Analysis & Synthesis report for synth
Thu Apr 04 07:47:29 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |synth|audio_interface:ai0|state
 12. State Machine - |synth|soc:soc0|soc_sdram:sdram|m_next
 13. State Machine - |synth|soc:soc0|soc_sdram:sdram|m_state
 14. State Machine - |synth|soc:soc0|soc_sdram:sdram|i_next
 15. State Machine - |synth|soc:soc0|soc_sdram:sdram|i_state
 16. State Machine - |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 17. State Machine - |synth|Initializer:init|State
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 26. Source assignments for soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 27. Source assignments for soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 28. Source assignments for soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 29. Source assignments for soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 30. Source assignments for soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 31. Source assignments for soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 32. Source assignments for soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 33. Source assignments for soc:soc0|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ejg1:auto_generated
 34. Source assignments for soc:soc0|soc_sample_clk:sample_clk
 35. Source assignments for soc:soc0|soc_sample_clk:sample_clk|soc_sample_clk_stdsync_sv6:stdsync2|soc_sample_clk_dffpipe_l2c:dffpipe3
 36. Source assignments for soc:soc0|soc_sdram:sdram
 37. Source assignments for soc:soc0|soc_sdram_pll:sdram_pll
 38. Source assignments for soc:soc0|soc_sdram_pll:sdram_pll|soc_sdram_pll_stdsync_sv6:stdsync2|soc_sdram_pll_dffpipe_l2c:dffpipe3
 39. Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux
 40. Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux_001
 41. Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux
 42. Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_001
 43. Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_002
 44. Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_003
 45. Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_004
 46. Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_005
 47. Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 48. Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 49. Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 50. Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 51. Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 52. Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 53. Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 54. Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 55. Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 56. Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 57. Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 58. Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 59. Source assignments for soc:soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 60. Source assignments for soc:soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 61. Source assignments for soc:soc0|altera_reset_controller:rst_controller_001
 62. Source assignments for soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 63. Source assignments for soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 64. Source assignments for soc:soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 65. Source assignments for soc:soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 66. Source assignments for NCO:osc0|rom:sine|altsyncram:memory_rtl_0|altsyncram_ne61:auto_generated
 67. Source assignments for rom:notelookup|altsyncram:memory_rtl_0|altsyncram_ad61:auto_generated
 68. Parameter Settings for User Entity Instance: NCO:osc0|rom:sine
 69. Parameter Settings for User Entity Instance: NCO:osc0|register:F
 70. Parameter Settings for User Entity Instance: NCO:osc0|register:Phase
 71. Parameter Settings for User Entity Instance: NCO:osc0|register:Amp
 72. Parameter Settings for User Entity Instance: rom:notelookup
 73. Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a
 74. Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 75. Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b
 76. Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 77. Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 78. Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram
 79. Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 80. Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 81. Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 82. Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 83. Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 84. Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy
 85. Parameter Settings for User Entity Instance: soc:soc0|soc_onchip_memory2_0:onchip_memory2_0
 86. Parameter Settings for User Entity Instance: soc:soc0|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 87. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 88. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 89. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 90. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 91. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sample_clk_pll_slave_translator
 92. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
 93. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 94. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator
 95. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:freq_s1_translator
 96. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amp_s1_translator
 97. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 98. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
 99. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
100. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
101. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
102. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
103. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
104. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
105. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
106. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
107. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_clk_pll_slave_agent
108. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_clk_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
109. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo
110. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
111. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
112. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
113. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
114. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent
117. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:freq_s1_agent
120. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:freq_s1_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amp_s1_agent
123. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amp_s1_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
126. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
129. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent
130. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|soc_mm_interconnect_0_router_default_decode:the_default_decode
133. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router_001|soc_mm_interconnect_0_router_default_decode:the_default_decode
134. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002|soc_mm_interconnect_0_router_002_default_decode:the_default_decode
135. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_003|soc_mm_interconnect_0_router_002_default_decode:the_default_decode
136. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_004|soc_mm_interconnect_0_router_002_default_decode:the_default_decode
137. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_005|soc_mm_interconnect_0_router_002_default_decode:the_default_decode
138. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_006|soc_mm_interconnect_0_router_002_default_decode:the_default_decode
139. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_007|soc_mm_interconnect_0_router_002_default_decode:the_default_decode
140. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_008|soc_mm_interconnect_0_router_002_default_decode:the_default_decode
141. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_009|soc_mm_interconnect_0_router_002_default_decode:the_default_decode
142. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_010|soc_mm_interconnect_0_router_002_default_decode:the_default_decode
143. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_011|soc_mm_interconnect_0_router_002_default_decode:the_default_decode
144. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
145. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
146. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
147. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
148. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
149. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
150. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
151. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
152. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
153. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
154. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
155. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
156. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
157. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
158. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
159. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
160. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb
161. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
162. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb
163. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
164. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
165. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
166. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
167. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
168. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
169. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
170. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
171. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
172. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
173. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
174. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
175. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
176. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
177. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
178. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
179. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
180. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
181. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
182. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
183. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
184. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
185. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
186. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
187. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
188. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
189. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
190. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
191. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
192. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
193. Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
194. Parameter Settings for User Entity Instance: soc:soc0|altera_reset_controller:rst_controller
195. Parameter Settings for User Entity Instance: soc:soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
196. Parameter Settings for User Entity Instance: soc:soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
197. Parameter Settings for User Entity Instance: soc:soc0|altera_reset_controller:rst_controller_001
198. Parameter Settings for User Entity Instance: soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
199. Parameter Settings for User Entity Instance: soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
200. Parameter Settings for User Entity Instance: soc:soc0|altera_reset_controller:rst_controller_002
201. Parameter Settings for User Entity Instance: soc:soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
202. Parameter Settings for User Entity Instance: soc:soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
203. Parameter Settings for Inferred Entity Instance: NCO:osc0|rom:sine|altsyncram:memory_rtl_0
204. Parameter Settings for Inferred Entity Instance: rom:notelookup|altsyncram:memory_rtl_0
205. Parameter Settings for Inferred Entity Instance: NCO:osc0|lpm_mult:Mult0
206. altsyncram Parameter Settings by Entity Instance
207. lpm_mult Parameter Settings by Entity Instance
208. Port Connectivity Checks: "audio_interface:ai0"
209. Port Connectivity Checks: "soc:soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
210. Port Connectivity Checks: "soc:soc0|altera_reset_controller:rst_controller_002"
211. Port Connectivity Checks: "soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
212. Port Connectivity Checks: "soc:soc0|altera_reset_controller:rst_controller_001"
213. Port Connectivity Checks: "soc:soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
214. Port Connectivity Checks: "soc:soc0|altera_reset_controller:rst_controller"
215. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
216. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
217. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
218. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
219. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
220. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
221. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002|soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
222. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|soc_mm_interconnect_0_router_default_decode:the_default_decode"
223. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
224. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent"
225. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
226. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
227. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
228. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo"
229. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amp_s1_agent"
230. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo"
231. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:freq_s1_agent"
232. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo"
233. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent"
234. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
235. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
236. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
237. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
238. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo"
239. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_clk_pll_slave_agent"
240. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
241. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
242. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
243. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
244. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
245. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
246. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
247. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
248. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amp_s1_translator"
249. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:freq_s1_translator"
250. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator"
251. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
252. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
253. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sample_clk_pll_slave_translator"
254. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
255. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
256. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
257. Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
258. Port Connectivity Checks: "soc:soc0|soc_sdram_pll:sdram_pll|soc_sdram_pll_altpll_lqa2:sd1"
259. Port Connectivity Checks: "soc:soc0|soc_sdram_pll:sdram_pll"
260. Port Connectivity Checks: "soc:soc0|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module"
261. Port Connectivity Checks: "soc:soc0|soc_sample_clk:sample_clk|soc_sample_clk_altpll_h842:sd1"
262. Port Connectivity Checks: "soc:soc0|soc_sample_clk:sample_clk"
263. Port Connectivity Checks: "soc:soc0|soc_onchip_memory2_0:onchip_memory2_0"
264. Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy"
265. Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
266. Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
267. Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_nios2_gen2_0_cpu_nios2_oci_pib"
268. Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_nios2_gen2_0_cpu_nios2_oci_fifo|soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
269. Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|soc_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
270. Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_nios2_gen2_0_cpu_nios2_oci_itrace"
271. Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
272. Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
273. Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug"
274. Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci"
275. Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_test_bench:the_soc_nios2_gen2_0_cpu_test_bench"
276. Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0"
277. Port Connectivity Checks: "soc:soc0"
278. Port Connectivity Checks: "rom:notelookup"
279. Port Connectivity Checks: "NCO:osc0|register:Phase"
280. Port Connectivity Checks: "NCO:osc0"
281. Post-Synthesis Netlist Statistics for Top Partition
282. Elapsed Time Per Partition
283. Analysis & Synthesis Messages
284. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 04 07:47:28 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; synth                                       ;
; Top-level Entity Name              ; synth                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,589                                       ;
;     Total combinational functions  ; 2,579                                       ;
;     Dedicated logic registers      ; 2,163                                       ;
; Total registers                    ; 2163                                        ;
; Total pins                         ; 171                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 87,040                                      ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; synth              ; synth              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                    ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                    ; Library     ;
+-------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+
; HexDriver.sv                                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/HexDriver.sv                                                                        ;             ;
; register.sv                                                                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/register.sv                                                                         ;             ;
; soc/synthesis/soc.v                                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Matt/ece-385/synth/soc/synthesis/soc.v                                                                 ; soc         ;
; soc/synthesis/submodules/altera_reset_controller.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_reset_controller.v                                  ; soc         ;
; soc/synthesis/submodules/altera_reset_synchronizer.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_reset_synchronizer.v                                ; soc         ;
; soc/synthesis/submodules/soc_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_irq_mapper.sv                                          ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v                                    ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                                 ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v                  ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; soc         ;
; soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                 ; soc         ;
; soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                           ; soc         ;
; soc/synthesis/submodules/altera_std_synchronizer_nocut.v                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_std_synchronizer_nocut.v                            ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv                           ; soc         ;
; soc/synthesis/submodules/altera_merlin_arbitrator.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_arbitrator.sv                                ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv                         ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv                           ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv                         ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv                        ; soc         ;
; soc/synthesis/submodules/soc_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv                            ; soc         ;
; soc/synthesis/submodules/altera_avalon_sc_fifo.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_avalon_sc_fifo.v                                    ; soc         ;
; soc/synthesis/submodules/altera_merlin_slave_agent.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_slave_agent.sv                               ; soc         ;
; soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                        ; soc         ;
; soc/synthesis/submodules/altera_merlin_master_agent.sv                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_master_agent.sv                              ; soc         ;
; soc/synthesis/submodules/altera_merlin_slave_translator.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_slave_translator.sv                          ; soc         ;
; soc/synthesis/submodules/altera_merlin_master_translator.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_master_translator.sv                         ; soc         ;
; soc/synthesis/submodules/soc_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sysid_qsys_0.v                                         ; soc         ;
; soc/synthesis/submodules/soc_sw.v                                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sw.v                                                   ; soc         ;
; soc/synthesis/submodules/soc_sdram_pll.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sdram_pll.v                                            ; soc         ;
; soc/synthesis/submodules/soc_sdram.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sdram.v                                                ; soc         ;
; soc/synthesis/submodules/soc_sample_clk.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sample_clk.v                                           ; soc         ;
; soc/synthesis/submodules/soc_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.hex                                   ; soc         ;
; soc/synthesis/submodules/soc_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v                                     ; soc         ;
; soc/synthesis/submodules/soc_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0.v                                         ; soc         ;
; soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v                                     ; soc         ;
; soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                                 ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; soc         ;
; soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                                 ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; soc         ;
; soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; soc         ;
; soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v                          ; soc         ;
; soc/synthesis/submodules/soc_led.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_led.v                                                  ; soc         ;
; soc/synthesis/submodules/soc_freq.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_freq.v                                                 ; soc         ;
; soc/synthesis/submodules/soc_amp.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_amp.v                                                  ; soc         ;
; synth.sv                                                                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/synth.sv                                                                            ;             ;
; audio_interface.vhd                                                                 ; yes             ; User VHDL File                                        ; C:/Users/Matt/ece-385/synth/audio_interface.vhd                                                                 ;             ;
; NCO.sv                                                                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/NCO.sv                                                                              ;             ;
; rom.sv                                                                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/rom.sv                                                                              ;             ;
; Initializer.sv                                                                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Matt/ece-385/synth/Initializer.sv                                                                      ;             ;
; altsyncram.tdf                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                           ;             ;
; stratix_ram_block.inc                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                    ;             ;
; lpm_mux.inc                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                              ;             ;
; lpm_decode.inc                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                           ;             ;
; aglobal181.inc                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                           ;             ;
; a_rdenreg.inc                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                            ;             ;
; altrom.inc                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                               ;             ;
; altram.inc                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                               ;             ;
; altdpram.inc                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                             ;             ;
; db/altsyncram_6mc1.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Matt/ece-385/synth/db/altsyncram_6mc1.tdf                                                              ;             ;
; altera_std_synchronizer.v                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                ;             ;
; db/altsyncram_ac71.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Matt/ece-385/synth/db/altsyncram_ac71.tdf                                                              ;             ;
; sld_virtual_jtag_basic.v                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                                       ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                        ;             ;
; db/altsyncram_ejg1.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Matt/ece-385/synth/db/altsyncram_ejg1.tdf                                                              ;             ;
; sld_hub.vhd                                                                         ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                              ; altera_sld  ;
; db/ip/sld2032f0e5/alt_sld_fab.v                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/Matt/ece-385/synth/db/ip/sld2032f0e5/alt_sld_fab.v                                                     ; alt_sld_fab ;
; db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab.v                              ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/Matt/ece-385/synth/db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab.v                              ; alt_sld_fab ;
; db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/Matt/ece-385/synth/db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv                       ; alt_sld_fab ;
; db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/Matt/ece-385/synth/db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                    ; alt_sld_fab ;
; db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/Matt/ece-385/synth/db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                  ; alt_sld_fab ;
; db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/Matt/ece-385/synth/db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                    ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                         ;             ;
; sld_rom_sr.vhd                                                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                           ;             ;
; db/altsyncram_ne61.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Matt/ece-385/synth/db/altsyncram_ne61.tdf                                                              ;             ;
; db/synth.ram0_rom_29b13b91.hdl.mif                                                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Matt/ece-385/synth/db/synth.ram0_rom_29b13b91.hdl.mif                                                  ;             ;
; db/altsyncram_ad61.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Matt/ece-385/synth/db/altsyncram_ad61.tdf                                                              ;             ;
; db/synth.ram0_rom_b188b48d.hdl.mif                                                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Matt/ece-385/synth/db/synth.ram0_rom_b188b48d.hdl.mif                                                  ;             ;
; lpm_mult.tdf                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                             ;             ;
; lpm_add_sub.inc                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                          ;             ;
; multcore.inc                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                             ;             ;
; bypassff.inc                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                             ;             ;
; altshift.inc                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                             ;             ;
; db/mult_7dt.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Matt/ece-385/synth/db/mult_7dt.tdf                                                                     ;             ;
+-------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 3,589          ;
;                                             ;                ;
; Total combinational functions               ; 2579           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1371           ;
;     -- 3 input functions                    ; 724            ;
;     -- <=2 input functions                  ; 484            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2453           ;
;     -- arithmetic mode                      ; 126            ;
;                                             ;                ;
; Total registers                             ; 2163           ;
;     -- Dedicated logic registers            ; 2163           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 171            ;
; Total memory bits                           ; 87040          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 2              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1267           ;
; Total fan-out                               ; 18094          ;
; Average fan-out                             ; 3.42           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                 ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; |synth                                                                                                                                  ; 2579 (0)            ; 2163 (0)                  ; 87040       ; 2            ; 0       ; 1         ; 171  ; 0            ; |synth                                                                                                                                                                                                                                                                                                                                                                  ; synth                                       ; work         ;
;    |HexDriver:hex_driver4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|HexDriver:hex_driver4                                                                                                                                                                                                                                                                                                                                            ; HexDriver                                   ; work         ;
;    |HexDriver:hex_driver5|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|HexDriver:hex_driver5                                                                                                                                                                                                                                                                                                                                            ; HexDriver                                   ; work         ;
;    |HexDriver:hex_driver6|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|HexDriver:hex_driver6                                                                                                                                                                                                                                                                                                                                            ; HexDriver                                   ; work         ;
;    |HexDriver:hex_driver7|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|HexDriver:hex_driver7                                                                                                                                                                                                                                                                                                                                            ; HexDriver                                   ; work         ;
;    |NCO:osc0|                                                                                                                           ; 56 (0)              ; 56 (0)                    ; 65536       ; 2            ; 0       ; 1         ; 0    ; 0            ; |synth|NCO:osc0                                                                                                                                                                                                                                                                                                                                                         ; NCO                                         ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |synth|NCO:osc0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                          ; lpm_mult                                    ; work         ;
;          |mult_7dt:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |synth|NCO:osc0|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                                                                                                                                                  ; mult_7dt                                    ; work         ;
;       |register:Amp|                                                                                                                    ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|NCO:osc0|register:Amp                                                                                                                                                                                                                                                                                                                                            ; register                                    ; work         ;
;       |register:F|                                                                                                                      ; 24 (24)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|NCO:osc0|register:F                                                                                                                                                                                                                                                                                                                                              ; register                                    ; work         ;
;       |register:Phase|                                                                                                                  ; 24 (24)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|NCO:osc0|register:Phase                                                                                                                                                                                                                                                                                                                                          ; register                                    ; work         ;
;       |rom:sine|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|NCO:osc0|rom:sine                                                                                                                                                                                                                                                                                                                                                ; rom                                         ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|NCO:osc0|rom:sine|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                        ; altsyncram                                  ; work         ;
;             |altsyncram_ne61:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|NCO:osc0|rom:sine|altsyncram:memory_rtl_0|altsyncram_ne61:auto_generated                                                                                                                                                                                                                                                                                         ; altsyncram_ne61                             ; work         ;
;    |audio_interface:ai0|                                                                                                                ; 63 (63)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|audio_interface:ai0                                                                                                                                                                                                                                                                                                                                              ; audio_interface                             ; work         ;
;    |rom:notelookup|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|rom:notelookup                                                                                                                                                                                                                                                                                                                                                   ; rom                                         ; work         ;
;       |altsyncram:memory_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|rom:notelookup|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                                           ; altsyncram                                  ; work         ;
;          |altsyncram_ad61:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|rom:notelookup|altsyncram:memory_rtl_0|altsyncram_ad61:auto_generated                                                                                                                                                                                                                                                                                            ; altsyncram_ad61                             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 117 (1)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                 ; sld_hub                                     ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 116 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                 ; alt_sld_fab_with_jtag_input                 ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 116 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                              ; alt_sld_fab                                 ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 116 (1)             ; 77 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                          ; alt_sld_fab_alt_sld_fab                     ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 115 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                              ; alt_sld_fab_alt_sld_fab_sldfabric           ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 115 (78)            ; 72 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                 ; sld_jtag_hub                                ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                         ; sld_rom_sr                                  ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                       ; sld_shadow_jsm                              ; altera_sld   ;
;    |soc:soc0|                                                                                                                           ; 2315 (0)            ; 1958 (0)                  ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0                                                                                                                                                                                                                                                                                                                                                         ; soc                                         ; soc          ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                     ; soc          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                   ; soc          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                   ; soc          ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 1 (1)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                     ; soc          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                   ; soc          ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                     ; soc          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                   ; soc          ;
;       |soc_amp:amp|                                                                                                                     ; 20 (20)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_amp:amp                                                                                                                                                                                                                                                                                                                                             ; soc_amp                                     ; soc          ;
;       |soc_freq:freq|                                                                                                                   ; 36 (36)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_freq:freq                                                                                                                                                                                                                                                                                                                                           ; soc_freq                                    ; soc          ;
;       |soc_led:led|                                                                                                                     ; 14 (14)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_led:led                                                                                                                                                                                                                                                                                                                                             ; soc_led                                     ; soc          ;
;       |soc_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 864 (0)             ; 940 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                 ; soc_mm_interconnect_0                       ; soc          ;
;          |altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|                                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|                                                                                 ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|                                                                    ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 185 (185)           ; 330 (330)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 40 (40)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                       ; soc          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser    ; soc          ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser              ; soc          ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut               ; soc          ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut               ; soc          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser    ; soc          ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser              ; soc          ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut               ; soc          ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut               ; soc          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser    ; soc          ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser              ; soc          ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut               ; soc          ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut               ; soc          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 136 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                ; altera_avalon_st_handshake_clock_crosser    ; soc          ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 136 (132)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                       ; altera_avalon_st_clock_crosser              ; soc          ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                  ; altera_std_synchronizer_nocut               ; soc          ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                  ; altera_std_synchronizer_nocut               ; soc          ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                  ; soc          ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                ; altera_merlin_master_agent                  ; soc          ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                             ; altera_merlin_master_translator             ; soc          ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 19 (19)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                      ; altera_merlin_master_translator             ; soc          ;
;          |altera_merlin_slave_agent:amp_s1_agent|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amp_s1_agent                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                   ; soc          ;
;          |altera_merlin_slave_agent:freq_s1_agent|                                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:freq_s1_agent                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                   ; soc          ;
;          |altera_merlin_slave_agent:led_s1_agent|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                   ; soc          ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                   ; soc          ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                   ; soc          ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                                                                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                   ; soc          ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                   ; soc          ;
;          |altera_merlin_slave_translator:amp_s1_translator|                                                                             ; 6 (6)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amp_s1_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator              ; soc          ;
;          |altera_merlin_slave_translator:freq_s1_translator|                                                                            ; 6 (6)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:freq_s1_translator                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator              ; soc          ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 6 (6)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator              ; soc          ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator              ; soc          ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator              ; soc          ;
;          |altera_merlin_slave_translator:sample_clk_pll_slave_translator|                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sample_clk_pll_slave_translator                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator              ; soc          ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator              ; soc          ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 8 (8)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator              ; soc          ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                            ; altera_merlin_slave_translator              ; soc          ;
;          |soc_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                                ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_cmd_demux             ; soc          ;
;          |soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                       ; soc_mm_interconnect_0_cmd_demux             ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                    ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                       ; soc_mm_interconnect_0_cmd_mux               ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                    ; 10 (6)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                       ; soc_mm_interconnect_0_cmd_mux               ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                                    ; 11 (7)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                       ; soc_mm_interconnect_0_cmd_mux               ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                                    ; 52 (48)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                       ; soc_mm_interconnect_0_cmd_mux               ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                                    ; 11 (7)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                       ; soc_mm_interconnect_0_cmd_mux               ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                                    ; 13 (9)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                       ; soc_mm_interconnect_0_cmd_mux               ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                                    ; 13 (9)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                       ; soc_mm_interconnect_0_cmd_mux               ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                                    ; 67 (63)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                       ; soc_mm_interconnect_0_cmd_mux               ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux:cmd_mux_009|                                                                                    ; 12 (8)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                       ; soc_mm_interconnect_0_cmd_mux               ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                        ; 13 (9)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                           ; soc_mm_interconnect_0_cmd_mux               ; soc          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                    ; soc          ;
;          |soc_mm_interconnect_0_router:router_001|                                                                                      ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                         ; soc_mm_interconnect_0_router                ; soc          ;
;          |soc_mm_interconnect_0_router:router|                                                                                          ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                             ; soc_mm_interconnect_0_router                ; soc          ;
;          |soc_mm_interconnect_0_router_002:router_010|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_010                                                                                                                                                                                                                                                                     ; soc_mm_interconnect_0_router_002            ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_rsp_demux             ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_rsp_demux             ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_rsp_demux             ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_rsp_demux             ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux:rsp_demux_005|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_rsp_demux             ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_rsp_demux             ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux:rsp_demux_007|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_rsp_demux             ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux:rsp_demux_008|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_rsp_demux             ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux:rsp_demux_009|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                   ; soc_mm_interconnect_0_rsp_demux             ; soc          ;
;          |soc_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                       ; soc_mm_interconnect_0_rsp_demux             ; soc          ;
;          |soc_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                                    ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                       ; soc_mm_interconnect_0_rsp_mux               ; soc          ;
;          |soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 102 (102)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                           ; soc_mm_interconnect_0_rsp_mux               ; soc          ;
;       |soc_nios2_gen2_0:nios2_gen2_0|                                                                                                   ; 1026 (0)            ; 583 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                           ; soc_nios2_gen2_0                            ; soc          ;
;          |soc_nios2_gen2_0_cpu:cpu|                                                                                                     ; 1026 (736)          ; 583 (315)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                  ; soc_nios2_gen2_0_cpu                        ; soc          ;
;             |soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|                                                         ; 290 (37)            ; 268 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                ; soc_nios2_gen2_0_cpu_nios2_oci              ; soc          ;
;                |soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|                                  ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                          ; soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; soc          ;
;                   |sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy|                                                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy                                                                              ; sld_virtual_jtag_basic                      ; work         ;
;                   |soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|                                 ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; soc          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                     ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                     ; work         ;
;                   |soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|                                       ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; soc_nios2_gen2_0_cpu_debug_slave_tck        ; soc          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                     ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                     ; work         ;
;                |soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|                                        ; 7 (7)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                ; soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; soc          ;
;                |soc_nios2_gen2_0_cpu_nios2_oci_break:the_soc_nios2_gen2_0_cpu_nios2_oci_break|                                          ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_break:the_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                  ; soc_nios2_gen2_0_cpu_nios2_oci_break        ; soc          ;
;                |soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|                                          ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                  ; soc_nios2_gen2_0_cpu_nios2_oci_debug        ; soc          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; altera_std_synchronizer                     ; work         ;
;                |soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|                                                ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                        ; soc_nios2_gen2_0_cpu_nios2_ocimem           ; soc          ;
;                   |soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; soc          ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                  ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                             ; work         ;
;             |soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                 ; soc_nios2_gen2_0_cpu_register_bank_a_module ; soc          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                        ; altsyncram_6mc1                             ; work         ;
;             |soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b|                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                 ; soc_nios2_gen2_0_cpu_register_bank_b_module ; soc          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                        ; altsyncram_6mc1                             ; work         ;
;       |soc_onchip_memory2_0:onchip_memory2_0|                                                                                           ; 1 (1)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                   ; soc_onchip_memory2_0                        ; soc          ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                         ; altsyncram                                  ; work         ;
;             |altsyncram_ejg1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ejg1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_ejg1                             ; work         ;
;       |soc_sample_clk:sample_clk|                                                                                                       ; 9 (8)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_sample_clk:sample_clk                                                                                                                                                                                                                                                                                                                               ; soc_sample_clk                              ; soc          ;
;          |soc_sample_clk_altpll_h842:sd1|                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_sample_clk:sample_clk|soc_sample_clk_altpll_h842:sd1                                                                                                                                                                                                                                                                                                ; soc_sample_clk_altpll_h842                  ; soc          ;
;          |soc_sample_clk_stdsync_sv6:stdsync2|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_sample_clk:sample_clk|soc_sample_clk_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                           ; soc_sample_clk_stdsync_sv6                  ; soc          ;
;             |soc_sample_clk_dffpipe_l2c:dffpipe3|                                                                                       ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_sample_clk:sample_clk|soc_sample_clk_stdsync_sv6:stdsync2|soc_sample_clk_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                       ; soc_sample_clk_dffpipe_l2c                  ; soc          ;
;       |soc_sdram:sdram|                                                                                                                 ; 322 (251)           ; 337 (209)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                         ; soc_sdram                                   ; soc          ;
;          |soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|                                                                ; 71 (71)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                           ; soc_sdram_input_efifo_module                ; soc          ;
;       |soc_sdram_pll:sdram_pll|                                                                                                         ; 7 (6)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                 ; soc_sdram_pll                               ; soc          ;
;          |soc_sdram_pll_altpll_lqa2:sd1|                                                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_sdram_pll:sdram_pll|soc_sdram_pll_altpll_lqa2:sd1                                                                                                                                                                                                                                                                                                   ; soc_sdram_pll_altpll_lqa2                   ; soc          ;
;          |soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_sdram_pll:sdram_pll|soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                              ; soc_sdram_pll_stdsync_sv6                   ; soc          ;
;             |soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                        ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_sdram_pll:sdram_pll|soc_sdram_pll_stdsync_sv6:stdsync2|soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                           ; soc_sdram_pll_dffpipe_l2c                   ; soc          ;
;       |soc_sw:sw|                                                                                                                       ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|soc:soc0|soc_sw:sw                                                                                                                                                                                                                                                                                                                                               ; soc_sw                                      ; soc          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------+
; NCO:osc0|rom:sine|altsyncram:memory_rtl_0|altsyncram_ne61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                        ; AUTO ; ROM              ; 4096         ; 16           ; --           ; --           ; 65536 ; db/synth.ram0_rom_29b13b91.hdl.mif ;
; rom:notelookup|altsyncram:memory_rtl_0|altsyncram_ad61:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                           ; AUTO ; ROM              ; 128          ; 24           ; --           ; --           ; 3072  ; db/synth.ram0_rom_b188b48d.hdl.mif ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                               ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                               ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                               ;
; soc:soc0|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ejg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                         ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; soc_onchip_memory2_0.hex           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |synth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |synth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |synth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |synth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |synth|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0                                                                                                                                                                                                                                                            ; soc.qsys        ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_amp:amp                                                                                                                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_freq:freq                                                                                                                                                                                                                                              ; soc.qsys        ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_irq_mapper:irq_mapper                                                                                                                                                                                                                                  ; soc.qsys        ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_led:led                                                                                                                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                    ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amp_s1_agent                                                                                                                                                                             ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo                                                                                                                                                                        ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amp_s1_translator                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                          ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                  ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                      ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                      ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                      ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                      ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                      ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                      ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                      ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                      ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; soc.qsys        ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                      ; soc.qsys        ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                              ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                      ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                              ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                               ; soc.qsys        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                               ; soc.qsys        ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                               ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:freq_s1_agent                                                                                                                                                                            ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo                                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:freq_s1_translator                                                                                                                                                                  ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                             ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                        ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                       ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                  ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                             ; soc.qsys        ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                   ; soc.qsys        ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                           ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                      ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router                                                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router_001                                                                                                                                                                            ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002                                                                                                                                                                        ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_003                                                                                                                                                                        ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_004                                                                                                                                                                        ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_005                                                                                                                                                                        ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_006                                                                                                                                                                        ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_007                                                                                                                                                                        ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_008                                                                                                                                                                        ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_009                                                                                                                                                                        ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_010                                                                                                                                                                        ; soc.qsys        ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_011                                                                                                                                                                        ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                      ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                      ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                      ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                      ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                      ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                      ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                      ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                      ; soc.qsys        ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                      ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                              ; soc.qsys        ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_clk_pll_slave_agent                                                                                                                                                               ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo                                                                                                                                                          ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sample_clk_pll_slave_translator                                                                                                                                                     ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                                                ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                           ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                      ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                           ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                    ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                      ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                              ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                    ; soc.qsys        ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                         ; soc.qsys        ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                    ; soc.qsys        ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                               ; soc.qsys        ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                              ; soc.qsys        ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                     ; soc.qsys        ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                      ; soc.qsys        ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|altera_reset_controller:rst_controller                                                                                                                                                                                                                     ; soc.qsys        ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                 ; soc.qsys        ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                 ; soc.qsys        ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_sample_clk:sample_clk                                                                                                                                                                                                                                  ; soc.qsys        ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_sdram:sdram                                                                                                                                                                                                                                            ; soc.qsys        ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                    ; soc.qsys        ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_sw:sw                                                                                                                                                                                                                                                  ; soc.qsys        ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |synth|soc:soc0|soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                              ; soc.qsys        ;
+--------+------------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |synth|audio_interface:ai0|state                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------+-------------+---------------+---------------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+------------------+
; Name             ; state.b_end ; state.b_stop1 ; state.b_stop0 ; state.d_ack ; state.d7 ; state.d6 ; state.d5 ; state.d4 ; state.d3 ; state.d2 ; state.d1 ; state.d0 ; state.a_ack ; state.a7 ; state.a6 ; state.a5 ; state.a4 ; state.a3 ; state.a2 ; state.a1 ; state.a0 ; state.b_ack ; state.b7 ; state.b6 ; state.b5 ; state.b4 ; state.b3 ; state.b2 ; state.b1 ; state.b0 ; state.start ; state.initialize ;
+------------------+-------------+---------------+---------------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+------------------+
; state.initialize ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0                ;
; state.start      ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ; 1                ;
; state.b0         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0           ; 1                ;
; state.b1         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0           ; 1                ;
; state.b2         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0           ; 1                ;
; state.b3         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b4         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b5         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b6         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b7         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_ack      ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a0         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a1         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a2         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a3         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a4         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a5         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a6         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a7         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a_ack      ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d0         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d1         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d2         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d3         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d4         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d5         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d6         ; 0           ; 0             ; 0             ; 0           ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d7         ; 0           ; 0             ; 0             ; 0           ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d_ack      ; 0           ; 0             ; 0             ; 1           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_stop0    ; 0           ; 0             ; 1             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_stop1    ; 0           ; 1             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_end      ; 1           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
+------------------+-------------+---------------+---------------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |synth|soc:soc0|soc_sdram:sdram|m_next                                       ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |synth|soc:soc0|soc_sdram:sdram|m_state                                                                                                                                               ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |synth|soc:soc0|soc_sdram:sdram|i_next         ;
+------------+------------+------------+------------+------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000 ;
+------------+------------+------------+------------+------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |synth|soc:soc0|soc_sdram:sdram|i_state                                         ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                     ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                     ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                     ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                     ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                     ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------+
; State Machine - |synth|Initializer:init|State ;
+------------+----------------------------------+
; Name       ; State.data                       ;
+------------+----------------------------------+
; State.init ; 0                                ;
; State.data ; 1                                ;
+------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc:soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc:soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                              ; yes                                                              ; yes                                        ;
; soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                               ; yes                                                              ; yes                                        ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 39                                                                                                                                                                                                                                                                                                                                ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,65..67,69,71,72,87..89]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,65..67,69,71,72,87..89]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65,69,71,72,86..89]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65,69,71,72,86..89]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[0,1]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0,1]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amp_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amp_s1_translator|av_chipselect_pre                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:freq_s1_translator|av_chipselect_pre                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sample_clk_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,10,24,25]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_sw:sw|readdata[8..31]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[0..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[0..31]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_im:the_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_im:the_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; NCO:osc0|register:Amp|Q[0..7]                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                 ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                 ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                 ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                 ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                 ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                 ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                 ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                 ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                 ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                 ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                 ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                 ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                 ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                 ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                 ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                 ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                 ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                 ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                 ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                 ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                ;
; audio_interface:ai0|LRDATA[15]                                                                                                                                                                                                                                                                                   ; Merged with audio_interface:ai0|LRDATA[31]                                                                                                                                                                                                                                                                                   ;
; audio_interface:ai0|LRDATA[14]                                                                                                                                                                                                                                                                                   ; Merged with audio_interface:ai0|LRDATA[30]                                                                                                                                                                                                                                                                                   ;
; audio_interface:ai0|LRDATA[13]                                                                                                                                                                                                                                                                                   ; Merged with audio_interface:ai0|LRDATA[29]                                                                                                                                                                                                                                                                                   ;
; audio_interface:ai0|LRDATA[12]                                                                                                                                                                                                                                                                                   ; Merged with audio_interface:ai0|LRDATA[28]                                                                                                                                                                                                                                                                                   ;
; audio_interface:ai0|LRDATA[11]                                                                                                                                                                                                                                                                                   ; Merged with audio_interface:ai0|LRDATA[27]                                                                                                                                                                                                                                                                                   ;
; audio_interface:ai0|LRDATA[10]                                                                                                                                                                                                                                                                                   ; Merged with audio_interface:ai0|LRDATA[26]                                                                                                                                                                                                                                                                                   ;
; audio_interface:ai0|LRDATA[9]                                                                                                                                                                                                                                                                                    ; Merged with audio_interface:ai0|LRDATA[25]                                                                                                                                                                                                                                                                                   ;
; audio_interface:ai0|LRDATA[8]                                                                                                                                                                                                                                                                                    ; Merged with audio_interface:ai0|LRDATA[24]                                                                                                                                                                                                                                                                                   ;
; audio_interface:ai0|LRDATA[7]                                                                                                                                                                                                                                                                                    ; Merged with audio_interface:ai0|LRDATA[23]                                                                                                                                                                                                                                                                                   ;
; audio_interface:ai0|LRDATA[6]                                                                                                                                                                                                                                                                                    ; Merged with audio_interface:ai0|LRDATA[22]                                                                                                                                                                                                                                                                                   ;
; audio_interface:ai0|LRDATA[5]                                                                                                                                                                                                                                                                                    ; Merged with audio_interface:ai0|LRDATA[21]                                                                                                                                                                                                                                                                                   ;
; audio_interface:ai0|LRDATA[4]                                                                                                                                                                                                                                                                                    ; Merged with audio_interface:ai0|LRDATA[20]                                                                                                                                                                                                                                                                                   ;
; audio_interface:ai0|LRDATA[3]                                                                                                                                                                                                                                                                                    ; Merged with audio_interface:ai0|LRDATA[19]                                                                                                                                                                                                                                                                                   ;
; audio_interface:ai0|LRDATA[2]                                                                                                                                                                                                                                                                                    ; Merged with audio_interface:ai0|LRDATA[18]                                                                                                                                                                                                                                                                                   ;
; audio_interface:ai0|LRDATA[1]                                                                                                                                                                                                                                                                                    ; Merged with audio_interface:ai0|LRDATA[17]                                                                                                                                                                                                                                                                                   ;
; audio_interface:ai0|LRDATA[0]                                                                                                                                                                                                                                                                                    ; Merged with audio_interface:ai0|LRDATA[16]                                                                                                                                                                                                                                                                                   ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                          ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                          ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                          ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                          ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                          ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                          ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                          ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                          ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                          ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                          ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                          ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                          ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                          ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                          ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                          ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                          ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                          ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                          ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                          ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                          ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                         ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                         ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                         ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                         ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                         ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                         ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                         ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                         ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                         ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                         ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                           ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                           ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                           ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                           ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                           ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                           ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                           ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                           ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                           ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                           ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                             ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                             ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                             ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                             ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                             ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                             ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                             ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                             ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                             ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                             ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                            ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                            ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                            ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                            ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                            ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                            ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                            ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                            ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                            ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                            ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                    ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                    ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                    ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                    ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                    ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                    ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                    ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                    ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                    ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                    ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                      ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                      ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                      ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                      ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                      ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                      ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                      ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                      ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                      ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                      ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,2,4,5,7,14..16,21,22,29]                                                                                                                                                 ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[31]                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[8,12,13,18,20]                                                                                                                                                             ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[28]                                                                                                                                                                        ;
; soc:soc0|soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                      ; Merged with soc:soc0|soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                              ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                               ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                      ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                                                     ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                      ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                               ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                      ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                      ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                      ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                 ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                      ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:freq_s1_translator|waitrequest_reset_override                                                                                                                                                                                    ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amp_s1_translator|waitrequest_reset_override                                                                                                                                                                                     ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sample_clk_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                       ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amp_s1_translator|waitrequest_reset_override                                                                                                                                                                                     ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|waitrequest_reset_override                                                                                                                                                                                      ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amp_s1_translator|waitrequest_reset_override                                                                                                                                                                                     ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                      ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                      ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                      ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                      ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                      ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                      ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                      ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                      ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                      ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                      ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                    ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                    ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                    ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                    ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                    ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                    ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                    ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                    ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                    ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                    ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                            ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                            ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                            ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                            ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                            ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                            ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                            ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                            ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                            ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                            ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                             ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                             ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                             ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                             ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                             ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                             ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                             ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                             ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                             ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                             ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                             ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                             ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                             ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                             ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                             ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                             ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                             ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                             ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                             ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                             ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                           ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                           ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                           ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                           ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                           ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                           ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                           ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                           ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                           ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                           ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                         ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                         ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                         ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                         ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                         ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                         ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                         ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                         ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                         ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                         ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                          ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                          ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                          ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                          ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                          ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                          ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                          ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                          ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                          ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                          ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3,6,9,17,19,23,26,27,30]                                                                                                                                                   ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[11]                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][88]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][88]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                        ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                          ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                          ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                          ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                          ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                          ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                          ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                          ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                          ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                          ; Merged with soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                          ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_break:the_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:freq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:freq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_clk_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_clk_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_break:the_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; audio_interface:ai0|flag1                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; soc:soc0|soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; Initializer:init|State~3                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; Initializer:init|State.data                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; audio_interface:ai0|Bcount[4]                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 805                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                        ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                           ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                        ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amp_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                           ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                       ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:freq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:freq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:freq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:freq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                          ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                         ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                            ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                           ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                           ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                          ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_clk_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_clk_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_clk_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_clk_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                             ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                  ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                     ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                    ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[1],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ;                           ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                        ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                  ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0]                                                                                                                                                                                                             ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                        ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_break:the_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                      ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                               ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                               ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                               ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                               ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                               ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                               ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                               ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                               ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                               ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                               ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                  ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                  ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                  ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                  ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                  ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                  ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                  ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[31]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[31]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[30]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[30]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[29]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[29]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[28]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[28]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[27]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[27]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[26]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[26]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[25]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[25]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[24]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[24]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[23]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[23]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[22]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[22]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[21]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[21]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[20]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[20]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[19]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[19]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[18]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[18]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[17]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[17]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[16]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[15]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[15]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[14]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[14]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[13]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[13]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[12]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[12]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[11]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[11]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[10]                                                                                                                                                                                                                                                                                ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[9]                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[9]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_sw:sw|readdata[8]                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[8]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                    ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                               ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                               ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                               ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                               ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                               ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                               ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                               ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                               ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                               ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_break:the_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                    ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                              ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                   ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                 ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                         ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                          ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                          ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                        ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                      ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                       ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                       ; Stuck at GND              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                               ; Stuck at VCC              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                   ; Stuck at VCC              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                               ; Stuck at VCC              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                               ; Stuck at VCC              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                               ; Stuck at VCC              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                               ; Stuck at VCC              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                               ; Stuck at VCC              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                               ; Stuck at VCC              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                               ; Stuck at VCC              ; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                  ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2163  ;
; Number of registers using Synchronous Clear  ; 85    ;
; Number of registers using Synchronous Load   ; 176   ;
; Number of registers using Asynchronous Clear ; 1297  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1143  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; audio_interface:ai0|Bcount[1]                                                                                                                                                                                                                                                                                                   ; 7       ;
; audio_interface:ai0|Bcount[0]                                                                                                                                                                                                                                                                                                   ; 8       ;
; audio_interface:ai0|Bcount[3]                                                                                                                                                                                                                                                                                                   ; 3       ;
; audio_interface:ai0|Bcount[2]                                                                                                                                                                                                                                                                                                   ; 2       ;
; soc:soc0|soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                               ; 2       ;
; soc:soc0|soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                               ; 1       ;
; soc:soc0|soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                               ; 2       ;
; soc:soc0|soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                               ; 2       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                     ; 20      ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                          ; 8       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                                                                                                                                                                                                                        ; 4       ;
; soc:soc0|soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                             ; 11      ;
; soc:soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                          ; 405     ;
; soc:soc0|soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                               ; 2       ;
; soc:soc0|soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                               ; 2       ;
; soc:soc0|soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                               ; 2       ;
; soc:soc0|soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                               ; 2       ;
; soc:soc0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                         ; 1       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                     ; 2       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amp_s1_translator|waitrequest_reset_override                                                                                                                                                                                                    ; 14      ;
; soc:soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; 1       ;
; soc:soc0|soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                                    ; 2       ;
; soc:soc0|soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                                    ; 2       ;
; soc:soc0|soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                                     ; 2       ;
; soc:soc0|soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                                     ; 2       ;
; soc:soc0|soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                                     ; 2       ;
; soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                      ; 1       ;
; soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                      ; 4       ;
; soc:soc0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                         ; 2       ;
; soc:soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                              ; 174     ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                     ; 2       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                     ; 2       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                     ; 2       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                     ; 2       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                     ; 2       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                         ; 2       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                     ; 2       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                     ; 2       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                     ; 2       ;
; soc:soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; 1       ;
; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                  ; 11      ;
; soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                      ; 1       ;
; soc:soc0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                         ; 1       ;
; soc:soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                               ; 1       ;
; soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                      ; 1       ;
; soc:soc0|soc_sample_clk:sample_clk|pfdena_reg                                                                                                                                                                                                                                                                                   ; 2       ;
; soc:soc0|soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                     ; 2       ;
; soc:soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                               ; 1       ;
; soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                          ; 2       ;
; soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                          ; 1       ;
; soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; 1       ;
; soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 54                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                          ;
+-------------------------------+--------------------------------+------+
; Register Name                 ; Megafunction                   ; Type ;
+-------------------------------+--------------------------------+------+
; NCO:osc0|rom:sine|data[0..15] ; NCO:osc0|rom:sine|memory_rtl_0 ; RAM  ;
; rom:notelookup|data[0..23]    ; rom:notelookup|memory_rtl_0    ; RAM  ;
+-------------------------------+--------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:freq_s1_translator|wait_latency_counter[0]                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amp_s1_translator|wait_latency_counter[1]                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                   ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|d_writedata[27]                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_alu_result[1]                                                                                                                                                                                                                              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                   ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_break:the_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |synth|soc:soc0|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |synth|soc:soc0|soc_sdram:sdram|m_dqm[3]                                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |synth|soc:soc0|soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |synth|soc:soc0|soc_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |synth|soc:soc0|soc_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |synth|soc:soc0|soc_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                           ;
; 7:1                ; 62 bits   ; 248 LEs       ; 0 LEs                ; 248 LEs                ; Yes        ; |synth|soc:soc0|soc_sdram:sdram|active_data[26]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |synth|audio_interface:ai0|Bcount[4]                                                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |synth|soc:soc0|soc_sdram:sdram|m_data[27]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|E_logic_result[8]                                                                                                                                                                                                                            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |synth|soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|src_channel[8]                                                                                                                                                                                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |synth|soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router_001|src_channel[8]                                                                                                                                                                                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |synth|soc:soc0|soc_sdram:sdram|Selector35                                                                                                                                                                                                                                                                          ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |synth|soc:soc0|soc_sdram:sdram|Selector28                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ejg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-----------------------------------------------------------+
; Source assignments for soc:soc0|soc_sample_clk:sample_clk ;
+----------------+-------+------+---------------------------+
; Assignment     ; Value ; From ; To                        ;
+----------------+-------+------+---------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                ;
+----------------+-------+------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_sample_clk:sample_clk|soc_sample_clk_stdsync_sv6:stdsync2|soc_sample_clk_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for soc:soc0|soc_sdram:sdram               ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+---------------------------------------------------------+
; Source assignments for soc:soc0|soc_sdram_pll:sdram_pll ;
+----------------+-------+------+-------------------------+
; Assignment     ; Value ; From ; To                      ;
+----------------+-------+------+-------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg              ;
+----------------+-------+------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_sdram_pll:sdram_pll|soc_sdram_pll_stdsync_sv6:stdsync2|soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for soc:soc0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-----------------------------------------+
; Assignment        ; Value ; From ; To                                      ;
+-------------------+-------+------+-----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]  ;
+-------------------+-------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc:soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for NCO:osc0|rom:sine|altsyncram:memory_rtl_0|altsyncram_ne61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom:notelookup|altsyncram:memory_rtl_0|altsyncram_ad61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO:osc0|rom:sine  ;
+----------------+-------------------------------+----------------+
; Parameter Name ; Value                         ; Type           ;
+----------------+-------------------------------+----------------+
; INPUT_MEM_FILE ; D:\yuh\ece-385\synth\sine.mem ; String         ;
; ADDRWIDTH      ; 12                            ; Signed Integer ;
; WIDTH          ; 16                            ; Signed Integer ;
+----------------+-------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO:osc0|register:F ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WIDTH          ; 24    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO:osc0|register:Phase ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 24    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO:osc0|register:Amp ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:notelookup      ;
+----------------+--------------------------------+----------------+
; Parameter Name ; Value                          ; Type           ;
+----------------+--------------------------------+----------------+
; INPUT_MEM_FILE ; D:\yuh\ece-385\synth\notes.mem ; String         ;
; ADDRWIDTH      ; 7                              ; Signed Integer ;
; WIDTH          ; 24                             ; Signed Integer ;
+----------------+--------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                        ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                        ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                        ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+--------------------------+-------------------------------------------------+
; Parameter Name ; Value                    ; Type                                            ;
+----------------+--------------------------+-------------------------------------------------+
; INIT_FILE      ; soc_onchip_memory2_0.hex ; String                                          ;
+----------------+--------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                  ;
+------------------------------------+--------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                               ;
; WIDTH_A                            ; 32                       ; Signed Integer                                        ;
; WIDTHAD_A                          ; 8                        ; Signed Integer                                        ;
; NUMWORDS_A                         ; 256                      ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                               ;
; WIDTH_B                            ; 1                        ; Untyped                                               ;
; WIDTHAD_B                          ; 1                        ; Untyped                                               ;
; NUMWORDS_B                         ; 1                        ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 4                        ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                               ;
; BYTE_SIZE                          ; 8                        ; Signed Integer                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                               ;
; INIT_FILE                          ; soc_onchip_memory2_0.hex ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 256                      ; Signed Integer                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_ejg1          ; Untyped                                               ;
+------------------------------------+--------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sample_clk_pll_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                       ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:freq_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                         ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amp_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                      ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                      ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                      ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                      ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                      ;
; ID                        ; 0     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                      ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                             ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                             ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                             ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                             ;
; ID                        ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_clk_pll_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_clk_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                  ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:freq_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                    ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:freq_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amp_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amp_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                     ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                   ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 8     ; Signed Integer                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                      ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router_001|soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 8     ; Signed Integer                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                          ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002|soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_003|soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_004|soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_005|soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_006|soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_007|soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_008|soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_009|soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_010|soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_011|soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 10     ; Signed Integer                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 20    ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 10     ; Signed Integer                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 20    ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 10    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                          ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                  ;
+---------------------------+----------+-------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                        ;
+---------------------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc:soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NCO:osc0|rom:sine|altsyncram:memory_rtl_0 ;
+------------------------------------+------------------------------------+------------------+
; Parameter Name                     ; Value                              ; Type             ;
+------------------------------------+------------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped          ;
; OPERATION_MODE                     ; ROM                                ; Untyped          ;
; WIDTH_A                            ; 16                                 ; Untyped          ;
; WIDTHAD_A                          ; 12                                 ; Untyped          ;
; NUMWORDS_A                         ; 4096                               ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped          ;
; WIDTH_B                            ; 1                                  ; Untyped          ;
; WIDTHAD_B                          ; 1                                  ; Untyped          ;
; NUMWORDS_B                         ; 1                                  ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped          ;
; BYTE_SIZE                          ; 8                                  ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped          ;
; INIT_FILE                          ; db/synth.ram0_rom_29b13b91.hdl.mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped          ;
; ENABLE_ECC                         ; FALSE                              ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_ne61                    ; Untyped          ;
+------------------------------------+------------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rom:notelookup|altsyncram:memory_rtl_0  ;
+------------------------------------+------------------------------------+----------------+
; Parameter Name                     ; Value                              ; Type           ;
+------------------------------------+------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped        ;
; OPERATION_MODE                     ; ROM                                ; Untyped        ;
; WIDTH_A                            ; 24                                 ; Untyped        ;
; WIDTHAD_A                          ; 7                                  ; Untyped        ;
; NUMWORDS_A                         ; 128                                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped        ;
; WIDTH_B                            ; 1                                  ; Untyped        ;
; WIDTHAD_B                          ; 1                                  ; Untyped        ;
; NUMWORDS_B                         ; 1                                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; INIT_FILE                          ; db/synth.ram0_rom_b188b48d.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ad61                    ; Untyped        ;
+------------------------------------+------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NCO:osc0|lpm_mult:Mult0            ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                                                                                                                                                                                ;
; Entity Instance                           ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; soc:soc0|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; NCO:osc0|rom:sine|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; rom:notelookup|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 24                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                  ;
+---------------------------------------+-------------------------+
; Name                                  ; Value                   ;
+---------------------------------------+-------------------------+
; Number of entity instances            ; 1                       ;
; Entity Instance                       ; NCO:osc0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                      ;
;     -- LPM_WIDTHB                     ; 16                      ;
;     -- LPM_WIDTHP                     ; 32                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                      ;
;     -- USE_EAB                        ; OFF                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                      ;
+---------------------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:ai0"                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; adc_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_over ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; adcdata   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+--------------------------------------------+
; Port           ; Type   ; Severity ; Details                                    ;
+----------------+--------+----------+--------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                     ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                               ;
+----------------+--------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+---------------------------------------------+
; Port           ; Type  ; Severity ; Details                                     ;
+----------------+-------+----------+---------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                ;
+----------------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                 ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------+
; Port           ; Type   ; Severity ; Details                                ;
+----------------+--------+----------+----------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                 ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                           ;
+----------------+--------+----------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                        ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; b[19..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002|soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amp_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amp_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:freq_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:freq_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_clk_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_clk_pll_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                           ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                    ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amp_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:freq_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sample_clk_pll_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_sdram_pll:sdram_pll|soc_sdram_pll_altpll_lqa2:sd1"                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_sdram_pll:sdram_pll"    ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected ;
; scandataout        ; Output ; Info     ; Explicitly unconnected ;
; areset             ; Input  ; Info     ; Stuck at GND           ;
; locked             ; Output ; Info     ; Explicitly unconnected ;
; phasedone          ; Output ; Info     ; Explicitly unconnected ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND           ;
; phasestep          ; Input  ; Info     ; Stuck at GND           ;
; scanclk            ; Input  ; Info     ; Stuck at GND           ;
; scanclkena         ; Input  ; Info     ; Stuck at GND           ;
; scandata           ; Input  ; Info     ; Stuck at GND           ;
; configupdate       ; Input  ; Info     ; Stuck at GND           ;
+--------------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module"     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_sample_clk:sample_clk|soc_sample_clk_altpll_h842:sd1"                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_sample_clk:sample_clk"  ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected ;
; scandataout        ; Output ; Info     ; Explicitly unconnected ;
; areset             ; Input  ; Info     ; Stuck at GND           ;
; locked             ; Output ; Info     ; Explicitly unconnected ;
; phasedone          ; Output ; Info     ; Explicitly unconnected ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND           ;
; phasestep          ; Input  ; Info     ; Stuck at GND           ;
; scanclk            ; Input  ; Info     ; Stuck at GND           ;
; scanclkena         ; Input  ; Info     ; Stuck at GND           ;
; scandata           ; Input  ; Info     ; Stuck at GND           ;
; configupdate       ; Input  ; Info     ; Stuck at GND           ;
+--------------------+--------+----------+------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                   ;
+--------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_nios2_gen2_0_cpu_nios2_oci_fifo|soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                              ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|soc_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                 ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                       ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                  ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                     ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; oci_ienable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_test_bench:the_soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                   ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+--------------------------------+
; Port          ; Type   ; Severity ; Details                        ;
+---------------+--------+----------+--------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected         ;
+---------------+--------+----------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc:soc0"                                                                                                                                                                         ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; freq_wire_export ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (24 bits) it drives; bit(s) "freq_wire_export[31..24]" have no fanouts                               ;
; freq_wire_export ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; led_wire_export  ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (9 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; amp_wire_export  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:notelookup"                                                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "NCO:osc0|register:Phase" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; Load ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "NCO:osc0"         ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; loadF      ; Input ; Info     ; Stuck at VCC ;
; loadA      ; Input ; Info     ; Stuck at VCC ;
; A_in[7..0] ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 198                         ;
; cycloneiii_ff         ; 2086                        ;
;     CLR               ; 646                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 80                          ;
;     ENA               ; 584                         ;
;     ENA CLR           ; 480                         ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SLD           ; 12                          ;
;     SCLR              ; 24                          ;
;     SLD               ; 10                          ;
;     plain             ; 183                         ;
; cycloneiii_io_obuf    ; 33                          ;
; cycloneiii_lcell_comb ; 2472                        ;
;     arith             ; 118                         ;
;         2 data inputs ; 62                          ;
;         3 data inputs ; 56                          ;
;     normal            ; 2354                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 41                          ;
;         2 data inputs ; 352                         ;
;         3 data inputs ; 645                         ;
;         4 data inputs ; 1313                        ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 168                         ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 3.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Apr 04 07:46:12 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off synth -c synth
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/Matt/ece-385/synth/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register.sv
    Info (12023): Found entity 1: register File: C:/Users/Matt/ece-385/synth/register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v
    Info (12023): Found entity 1: soc File: C:/Users/Matt/ece-385/synth/soc/synthesis/soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv
    Info (12023): Found entity 1: soc_irq_mapper File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_mm_interconnect_0 File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_mm_interconnect_0_avalon_st_adapter File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_rsp_mux File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_rsp_demux File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_cmd_mux File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_cmd_demux File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_router_002_default_decode File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_mm_interconnect_0_router_002 File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_mm_interconnect_0_router_default_decode File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_mm_interconnect_0_router File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sysid_qsys_0.v
    Info (12023): Found entity 1: soc_sysid_qsys_0 File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sw.v
    Info (12023): Found entity 1: soc_sw File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sw.v Line: 21
Info (12021): Found 4 design units, including 4 entities, in source file soc/synthesis/submodules/soc_sdram_pll.v
    Info (12023): Found entity 1: soc_sdram_pll_dffpipe_l2c File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: soc_sdram_pll_stdsync_sv6 File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: soc_sdram_pll_altpll_lqa2 File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: soc_sdram_pll File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_sdram.v
    Info (12023): Found entity 1: soc_sdram_input_efifo_module File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sdram.v Line: 21
    Info (12023): Found entity 2: soc_sdram File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sdram.v Line: 159
Info (12021): Found 4 design units, including 4 entities, in source file soc/synthesis/submodules/soc_sample_clk.v
    Info (12023): Found entity 1: soc_sample_clk_dffpipe_l2c File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sample_clk.v Line: 37
    Info (12023): Found entity 2: soc_sample_clk_stdsync_sv6 File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sample_clk.v Line: 98
    Info (12023): Found entity 3: soc_sample_clk_altpll_h842 File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sample_clk.v Line: 130
    Info (12023): Found entity 4: soc_sample_clk File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sample_clk.v Line: 213
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_onchip_memory2_0.v
    Info (12023): Found entity 1: soc_onchip_memory2_0 File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0.v
    Info (12023): Found entity 1: soc_nios2_gen2_0 File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: soc_nios2_gen2_0_cpu_nios2_oci File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: soc_nios2_gen2_0_cpu File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: soc_nios2_gen2_0_cpu_test_bench File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_led.v
    Info (12023): Found entity 1: soc_led File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_freq.v
    Info (12023): Found entity 1: soc_freq File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_freq.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_amp.v
    Info (12023): Found entity 1: soc_amp File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_amp.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file synth.sv
    Info (12023): Found entity 1: synth File: C:/Users/Matt/ece-385/synth/synth.sv Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file audio_interface.vhd
    Info (12022): Found design unit 1: audio_interface-Behavorial File: C:/Users/Matt/ece-385/synth/audio_interface.vhd Line: 40
    Info (12023): Found entity 1: audio_interface File: C:/Users/Matt/ece-385/synth/audio_interface.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nco.sv
    Info (12023): Found entity 1: NCO File: C:/Users/Matt/ece-385/synth/NCO.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom.sv
    Info (12023): Found entity 1: rom File: C:/Users/Matt/ece-385/synth/rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file initializer.sv
    Info (12023): Found entity 1: Initializer File: C:/Users/Matt/ece-385/synth/Initializer.sv Line: 19
Warning (10037): Verilog HDL or VHDL warning at soc_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at soc_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at soc_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at soc_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sdram.v Line: 682
Info (12127): Elaborating entity "synth" for the top level hierarchy
Warning (10034): Output port "LEDR" at synth.sv(5) has no driver File: C:/Users/Matt/ece-385/synth/synth.sv Line: 5
Warning (10034): Output port "HEX0" at synth.sv(8) has no driver File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
Warning (10034): Output port "HEX1" at synth.sv(8) has no driver File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
Warning (10034): Output port "HEX2" at synth.sv(8) has no driver File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
Warning (10034): Output port "HEX3" at synth.sv(8) has no driver File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
Info (12128): Elaborating entity "Initializer" for hierarchy "Initializer:init" File: C:/Users/Matt/ece-385/synth/synth.sv Line: 35
Info (12128): Elaborating entity "NCO" for hierarchy "NCO:osc0" File: C:/Users/Matt/ece-385/synth/synth.sv Line: 45
Info (12128): Elaborating entity "rom" for hierarchy "NCO:osc0|rom:sine" File: C:/Users/Matt/ece-385/synth/NCO.sv Line: 18
Warning (10030): Net "memory.data_a" at rom.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/Matt/ece-385/synth/rom.sv Line: 13
Warning (10030): Net "memory.waddr_a" at rom.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/Matt/ece-385/synth/rom.sv Line: 13
Warning (10030): Net "memory.we_a" at rom.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/Matt/ece-385/synth/rom.sv Line: 13
Info (12128): Elaborating entity "register" for hierarchy "NCO:osc0|register:F" File: C:/Users/Matt/ece-385/synth/NCO.sv Line: 22
Info (12128): Elaborating entity "register" for hierarchy "NCO:osc0|register:Amp" File: C:/Users/Matt/ece-385/synth/NCO.sv Line: 24
Info (12128): Elaborating entity "rom" for hierarchy "rom:notelookup" File: C:/Users/Matt/ece-385/synth/synth.sv Line: 51
Warning (10030): Net "memory.data_a" at rom.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/Matt/ece-385/synth/rom.sv Line: 13
Warning (10030): Net "memory.waddr_a" at rom.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/Matt/ece-385/synth/rom.sv Line: 13
Warning (10030): Net "memory.we_a" at rom.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/Matt/ece-385/synth/rom.sv Line: 13
Info (12128): Elaborating entity "soc" for hierarchy "soc:soc0" File: C:/Users/Matt/ece-385/synth/synth.sv Line: 73
Info (12128): Elaborating entity "soc_amp" for hierarchy "soc:soc0|soc_amp:amp" File: C:/Users/Matt/ece-385/synth/soc/synthesis/soc.v Line: 108
Info (12128): Elaborating entity "soc_freq" for hierarchy "soc:soc0|soc_freq:freq" File: C:/Users/Matt/ece-385/synth/soc/synthesis/soc.v Line: 119
Info (12128): Elaborating entity "soc_led" for hierarchy "soc:soc0|soc_led:led" File: C:/Users/Matt/ece-385/synth/soc/synthesis/soc.v Line: 130
Info (12128): Elaborating entity "soc_nios2_gen2_0" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0" File: C:/Users/Matt/ece-385/synth/soc/synthesis/soc.v Line: 159
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_test_bench" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_test_bench:the_soc_nios2_gen2_0_cpu_test_bench" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 3546
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 4063
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: C:/Users/Matt/ece-385/synth/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_a_module:soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_register_bank_b_module:soc_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 4081
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 4577
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_break:the_soc_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|soc_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_nios2_gen2_0_cpu_nios2_oci_fifo|soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_nios2_gen2_0_cpu_nios2_oci_fifo|soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_nios2_gen2_0_cpu_nios2_oci_fifo|soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_oci_im:the_soc_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/Users/Matt/ece-385/synth/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_nios2_ocimem:the_soc_nios2_gen2_0_cpu_nios2_ocimem|soc_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc:soc0|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "soc_onchip_memory2_0" for hierarchy "soc:soc0|soc_onchip_memory2_0:onchip_memory2_0" File: C:/Users/Matt/ece-385/synth/soc/synthesis/soc.v Line: 173
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc:soc0|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "soc:soc0|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "soc:soc0|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "256"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ejg1.tdf
    Info (12023): Found entity 1: altsyncram_ejg1 File: C:/Users/Matt/ece-385/synth/db/altsyncram_ejg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ejg1" for hierarchy "soc:soc0|soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ejg1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_sample_clk" for hierarchy "soc:soc0|soc_sample_clk:sample_clk" File: C:/Users/Matt/ece-385/synth/soc/synthesis/soc.v Line: 196
Info (12128): Elaborating entity "soc_sample_clk_stdsync_sv6" for hierarchy "soc:soc0|soc_sample_clk:sample_clk|soc_sample_clk_stdsync_sv6:stdsync2" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sample_clk.v Line: 276
Info (12128): Elaborating entity "soc_sample_clk_dffpipe_l2c" for hierarchy "soc:soc0|soc_sample_clk:sample_clk|soc_sample_clk_stdsync_sv6:stdsync2|soc_sample_clk_dffpipe_l2c:dffpipe3" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sample_clk.v Line: 116
Info (12128): Elaborating entity "soc_sample_clk_altpll_h842" for hierarchy "soc:soc0|soc_sample_clk:sample_clk|soc_sample_clk_altpll_h842:sd1" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sample_clk.v Line: 282
Info (12128): Elaborating entity "soc_sdram" for hierarchy "soc:soc0|soc_sdram:sdram" File: C:/Users/Matt/ece-385/synth/soc/synthesis/soc.v Line: 219
Info (12128): Elaborating entity "soc_sdram_input_efifo_module" for hierarchy "soc:soc0|soc_sdram:sdram|soc_sdram_input_efifo_module:the_soc_sdram_input_efifo_module" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sdram.v Line: 298
Info (12128): Elaborating entity "soc_sdram_pll" for hierarchy "soc:soc0|soc_sdram_pll:sdram_pll" File: C:/Users/Matt/ece-385/synth/soc/synthesis/soc.v Line: 243
Info (12128): Elaborating entity "soc_sdram_pll_stdsync_sv6" for hierarchy "soc:soc0|soc_sdram_pll:sdram_pll|soc_sdram_pll_stdsync_sv6:stdsync2" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sdram_pll.v Line: 282
Info (12128): Elaborating entity "soc_sdram_pll_dffpipe_l2c" for hierarchy "soc:soc0|soc_sdram_pll:sdram_pll|soc_sdram_pll_stdsync_sv6:stdsync2|soc_sdram_pll_dffpipe_l2c:dffpipe3" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "soc_sdram_pll_altpll_lqa2" for hierarchy "soc:soc0|soc_sdram_pll:sdram_pll|soc_sdram_pll_altpll_lqa2:sd1" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "soc_sw" for hierarchy "soc:soc0|soc_sw:sw" File: C:/Users/Matt/ece-385/synth/soc/synthesis/soc.v Line: 251
Info (12128): Elaborating entity "soc_sysid_qsys_0" for hierarchy "soc:soc0|soc_sysid_qsys_0:sysid_qsys_0" File: C:/Users/Matt/ece-385/synth/soc/synthesis/soc.v Line: 258
Info (12128): Elaborating entity "soc_mm_interconnect_0" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0" File: C:/Users/Matt/ece-385/synth/soc/synthesis/soc.v Line: 331
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 914
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 974
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1038
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1102
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sample_clk_pll_slave_translator" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1166
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1294
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1358
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1550
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1695
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1776
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1860
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 1901
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2901
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 2942
Info (12128): Elaborating entity "soc_mm_interconnect_0_router" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 3083
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_default_decode" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router:router|soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv Line: 193
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_002" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 3115
Info (12128): Elaborating entity "soc_mm_interconnect_0_router_002_default_decode" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_router_002:router_002|soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "soc_mm_interconnect_0_cmd_demux" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 3330
Info (12128): Elaborating entity "soc_mm_interconnect_0_cmd_mux" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 3424
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_mm_interconnect_0_rsp_demux" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 3654
Info (12128): Elaborating entity "soc_mm_interconnect_0_rsp_mux" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 3932
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv Line: 438
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 4037
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v Line: 4168
Info (12128): Elaborating entity "soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_irq_mapper" for hierarchy "soc:soc0|soc_irq_mapper:irq_mapper" File: C:/Users/Matt/ece-385/synth/soc/synthesis/soc.v Line: 337
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc:soc0|altera_reset_controller:rst_controller" File: C:/Users/Matt/ece-385/synth/soc/synthesis/soc.v Line: 400
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc:soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc:soc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc:soc0|altera_reset_controller:rst_controller_001" File: C:/Users/Matt/ece-385/synth/soc/synthesis/soc.v Line: 463
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc:soc0|altera_reset_controller:rst_controller_002" File: C:/Users/Matt/ece-385/synth/soc/synthesis/soc.v Line: 526
Info (12128): Elaborating entity "audio_interface" for hierarchy "audio_interface:ai0" File: C:/Users/Matt/ece-385/synth/synth.sv Line: 94
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_driver7" File: C:/Users/Matt/ece-385/synth/synth.sv Line: 96
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.04.04.07:46:52 Progress: Loading sld2032f0e5/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2032f0e5/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Matt/ece-385/synth/db/ip/sld2032f0e5/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Matt/ece-385/synth/db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Matt/ece-385/synth/db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Matt/ece-385/synth/db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Matt/ece-385/synth/db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Matt/ece-385/synth/db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Matt/ece-385/synth/db/ip/sld2032f0e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "soc:soc0|soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "NCO:osc0|rom:sine|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/synth.ram0_rom_29b13b91.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rom:notelookup|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/synth.ram0_rom_b188b48d.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "NCO:osc0|Mult0" File: C:/Users/Matt/ece-385/synth/NCO.sv Line: 26
Info (12130): Elaborated megafunction instantiation "NCO:osc0|rom:sine|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "NCO:osc0|rom:sine|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/synth.ram0_rom_29b13b91.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ne61.tdf
    Info (12023): Found entity 1: altsyncram_ne61 File: C:/Users/Matt/ece-385/synth/db/altsyncram_ne61.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "rom:notelookup|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "rom:notelookup|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/synth.ram0_rom_b188b48d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ad61.tdf
    Info (12023): Found entity 1: altsyncram_ad61 File: C:/Users/Matt/ece-385/synth/db/altsyncram_ad61.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "NCO:osc0|lpm_mult:Mult0" File: C:/Users/Matt/ece-385/synth/NCO.sv Line: 26
Info (12133): Instantiated megafunction "NCO:osc0|lpm_mult:Mult0" with the following parameter: File: C:/Users/Matt/ece-385/synth/NCO.sv Line: 26
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: C:/Users/Matt/ece-385/synth/db/mult_7dt.tdf Line: 28
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 4
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 5
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 5
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 5
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 5
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 5
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 5
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 5
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 5
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 5
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 5
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 5
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 5
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 5
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 5
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 5
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 5
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 5
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 5
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/Matt/ece-385/synth/synth.sv Line: 8
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/Matt/ece-385/synth/synth.sv Line: 12
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register audio_interface:ai0|Bcount[1] will power up to High File: C:/Users/Matt/ece-385/synth/audio_interface.vhd Line: 102
    Critical Warning (18010): Register audio_interface:ai0|Bcount[0] will power up to High File: C:/Users/Matt/ece-385/synth/audio_interface.vhd Line: 102
    Critical Warning (18010): Register audio_interface:ai0|Bcount[3] will power up to High File: C:/Users/Matt/ece-385/synth/audio_interface.vhd Line: 102
    Critical Warning (18010): Register audio_interface:ai0|Bcount[2] will power up to High File: C:/Users/Matt/ece-385/synth/audio_interface.vhd Line: 102
Info (17049): 34 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Matt/ece-385/synth/synth.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/Matt/ece-385/synth/synth.sv Line: 6
    Warning (15610): No output dependent on input pin "AUD_ADCLRCK" File: C:/Users/Matt/ece-385/synth/synth.sv Line: 6
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/Matt/ece-385/synth/synth.sv Line: 7
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Matt/ece-385/synth/synth.sv Line: 7
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Matt/ece-385/synth/synth.sv Line: 7
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Matt/ece-385/synth/synth.sv Line: 7
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Matt/ece-385/synth/synth.sv Line: 7
Info (21057): Implemented 4133 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 30 input pins
    Info (21059): Implemented 113 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 3785 logic cells
    Info (21064): Implemented 168 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 789 megabytes
    Info: Processing ended: Thu Apr 04 07:47:29 2019
    Info: Elapsed time: 00:01:17
    Info: Total CPU time (on all processors): 00:02:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Matt/ece-385/synth/synth.map.smsg.


