transition
circuit
circuits
predecessors
symbolic
checking
relations
sequences
generation
verification
temporal
dynamic
unmanageable
seq
synchronous
st
logic
relation
quences
designer
designers
hardware
magnitude
putation
transition relations
dynamic transition
transition relation
test sequence
model checking
p red
test sequences
sequence generation
p redd
partial assignment
symbolic model
partial transition
test generation
generation algorithm
full design
pi sub
next state
assignment oe
good coverage
predecessors of
backwards search
pci local
local bus
global transition
initial state
partial assignments
variable v
large circuits
input variables
logic ctl
static algorithm
sequences for
small critical
several large
dynamic validation
critical sub
relations can
sequence for
complete circuit
state variables
efficient test
circuits that
state machine
temporal logic
operator p
new method
unmanageable due
circuit input
operator ex
provide gains
previously unmanageable
simpler relations
states assignments
verify circuits
industrial circuits
generation failed
improve symbolic
intel circuits
dynamic transition relations
set of states
test generation algorithm
symbolic model checking
test sequence generation
partial transition relation
partial assignment oe
transition relation r
test sequence pi
set of predecessors
pci local bus
variables in i
transition relation is
global transition relation
test sequences that
test sequences for
number of variables
transition relations can
next state value
partial assignment over
test sequence for
assignment over u
transition relations and
set of test
set of variables
predecessors of a
variable v i
sets of states
states in a
initial state s
values to all
sequence for the
sequence of inputs
model checking the
inputs to the
method can provide
pi on i
using dynamic transition
state s init
transition relation into
transition relations the
partial transition relations
next state variables
u that agrees
generation algorithm that
transition relations to
method in smv
good coverage of
computation of p
finite state machine
variables in the
represents the set
time and space
state variables that
show that dynamic
temporal logic ctl
parts of the
algorithm is the
computes the set
common and most
space during verification
goes through these
often be smaller
exploit a partition
partitioned transition relations
p redd is
assignment oe 0
ffl sub circuits
agrees with s
full design that
implemented the new
value for variables
large circuits our
called p redd
previously unmanageable due
efficient test generation
small critical sub
transition relation and
sub circuit and
run it on
