m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/MentorGraphics/examples
T_opt
!s110 1520081310
VYTB<>Dz1GZF653UFJc1zE1
04 15 4 work test_SIMON_3264 fast 0
=1-0050569d4bc9-5a9a999d-3d4-f78c
o-quiet -auto_acc_if_foreign -work work
Z1 tCvgOpt 0
n@_opt
OL;O;10.6a;65
R0
vSIMON_128128
Z2 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z3 !s110 1523620086
!i10b 1
!s100 NI6ojO9iQlKd<BU8Tni6m1
I]=Q[]OMa:@H1e2A>Lm1z72
Z4 VDg1SIo80bB@j0V0VzS_@n1
!s105 SIMON_128128_sv_unit
S1
Z5 dC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation
w1523619901
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128128.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128128.sv
L0 1
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1523620086.000000
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128128.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128128.sv|
!i113 1
Z8 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@s@i@m@o@n_128128
vSIMON_128192
R2
R3
!i10b 1
!s100 <j;R_KIH7biN4QWf:TdTS2
I?[z=g`NSGgV]52IKz>Lol2
R4
!s105 SIMON_128192_sv_unit
S1
R5
w1523619906
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128192.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128192.sv
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128192.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128192.sv|
!i113 1
R8
R1
n@s@i@m@o@n_128192
vSIMON_128256
R2
R3
!i10b 1
!s100 a?J_P5j94m;g[GLEL1[oO2
IcSbKhW5SzHTk_3ATdbjg]2
R4
!s105 SIMON_128256_sv_unit
S1
R5
w1523619910
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128256.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128256.sv
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128256.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128256.sv|
!i113 1
R8
R1
n@s@i@m@o@n_128256
vSIMON_3264
R2
Z9 !s110 1523620085
!i10b 1
!s100 AJoz8_faf5i96f;oNmXCM2
I_YY35diXZ[HO^@gJYTL1[3
R4
!s105 SIMON_3264_sv_unit
S1
R5
w1523619871
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_3264.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_3264.sv
L0 1
R6
r1
!s85 0
31
Z10 !s108 1523620085.000000
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_3264.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_3264.sv|
!i113 1
R8
R1
n@s@i@m@o@n_3264
vSIMON_3264_PKT
R2
Z11 !s110 1523619862
!i10b 1
!s100 MSYYQcId=CNYD:h?bRoKZ2
IBBUZU2N[8eN<@O@XOdKC13
R4
!s105 SIMON_3264_PKT_sv_unit
S1
R5
w1523619708
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/SIMON_3264_PKT.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/SIMON_3264_PKT.sv
L0 1
R6
r1
!s85 0
31
Z12 !s108 1523619862.000000
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/SIMON_3264_PKT.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/SIMON_3264_PKT.sv|
!i113 1
R8
R1
n@s@i@m@o@n_3264_@p@k@t
vSIMON_4872
R2
R9
!i10b 1
!s100 `LX>RbWY2L^[A@UgMciU>1
IY4?BQRLJW^@6S6ze>lbd<0
R4
!s105 SIMON_4872_sv_unit
S1
R5
w1523619876
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4872.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4872.sv
L0 1
R6
r1
!s85 0
31
R10
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4872.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4872.sv|
!i113 1
R8
R1
n@s@i@m@o@n_4872
vSIMON_4896
R2
R9
!i10b 1
!s100 F:Gd1ShlDelo>XE?bGe9z0
IlRGNGm^i3@3`C?eR6d7hl2
R4
!s105 SIMON_4896_sv_unit
S1
R5
w1523619881
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4896.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4896.sv
L0 1
R6
r1
!s85 0
31
R10
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4896.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4896.sv|
!i113 1
R8
R1
n@s@i@m@o@n_4896
vSIMON_64128
R2
R9
!i10b 1
!s100 ]H7J?WXE]XC24Jc6IkM`c1
IA`J[YVlbX]A@=Q3K7[Sgg0
R4
!s105 SIMON_64128_sv_unit
S1
R5
w1523619892
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_64128.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_64128.sv
L0 1
R6
r1
!s85 0
31
R10
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_64128.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_64128.sv|
!i113 1
R8
R1
n@s@i@m@o@n_64128
vSIMON_6496
R2
R9
!i10b 1
!s100 VE<5=3z?EnR2c6T0]1VT40
I5L?B0eHaBSWK6lHUEhCW91
R4
!s105 SIMON_6496_sv_unit
S1
R5
w1523619885
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_6496.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_6496.sv
L0 1
R6
r1
!s85 0
31
R10
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_6496.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_6496.sv|
!i113 1
R8
R1
n@s@i@m@o@n_6496
vSIMON_96144
R2
R9
!i10b 1
!s100 :`E_BT`_JoF]RmZ3chcO@2
IVQzm=lIIFhgn<=^K;`U740
R4
!s105 SIMON_96144_sv_unit
S1
R5
w1523619897
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_96144.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_96144.sv
L0 1
R6
r1
!s85 0
31
R10
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_96144.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_96144.sv|
!i113 1
R8
R1
n@s@i@m@o@n_96144
vSIMON_9696
R2
R9
!i10b 1
!s100 XA@nAkTT]Q6OdJPY82kHo2
INNg[lO8CVNbMPd5E88SLU2
R4
!s105 SIMON_9696_sv_unit
S1
R5
w1523619889
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_9696.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_9696.sv
L0 1
R6
r1
!s85 0
31
R10
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_9696.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_9696.sv|
!i113 1
R8
R1
n@s@i@m@o@n_9696
vSIMON_control
R2
Z13 !s110 1523619859
!i10b 1
!s100 H:SFG:`Wdm8Q`:Q@jkSfY1
I[E]YbmaOHgA;MAHJ4:RH^2
R4
!s105 SIMON_control_sv_unit
S1
R5
w1523619750
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_control.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_control.sv
L0 1
R6
r1
!s85 0
31
Z14 !s108 1523619859.000000
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_control.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_control.sv|
!i113 1
R8
R1
n@s@i@m@o@n_control
vSIMON_dataIN
R2
!s110 1523633322
!i10b 1
!s100 C^Y:Io4GbK`z4bL0;4fAg1
IZUGjkXSnC0k[[B6jf73BN2
R4
!s105 SIMON_dataIN_sv_unit
S1
R5
w1523633284
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_dataIN.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_dataIN.sv
L0 1
R6
r1
!s85 0
31
!s108 1523633322.000000
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_dataIN.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_dataIN.sv|
!i113 1
R8
R1
n@s@i@m@o@n_data@i@n
vSIMON_dataOUT
R2
!s110 1523634957
!i10b 1
!s100 VZE]Ac=BGVke7UeQUTkh81
I^MBb59o3=`I5BVfE2NGnE0
R4
!s105 SIMON_dataOUT_sv_unit
S1
R5
w1523634950
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/SIMON_dataOUT.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/SIMON_dataOUT.sv
L0 1
R6
r1
!s85 0
31
!s108 1523634957.000000
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/SIMON_dataOUT.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/SIMON_dataOUT.sv|
!i113 1
R8
R1
n@s@i@m@o@n_data@o@u@t
vSIMON_function
R2
R13
!i10b 1
!s100 `B_Ij5z3BeP5]Z[Lk:EA>3
I7X;beX@i37LgE[@c:KzY90
R4
!s105 SIMON_function_sv_unit
S1
R5
Z15 w1520802117
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_function.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_function.sv
L0 1
R6
r1
!s85 0
31
R14
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_function.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_function.sv|
!i113 1
R8
R1
n@s@i@m@o@n_function
vSIMON_keyexpansion
R2
R13
!i10b 1
!s100 nDDngBWUiB^PJ;kdKjHM?2
IM^L?>IzS[We]K;MC4:NH`3
R4
!s105 SIMON_keyexpansion_sv_unit
S1
R5
R15
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_keyexpansion.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_keyexpansion.sv
L0 1
R6
r1
!s85 0
31
R14
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_keyexpansion.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_keyexpansion.sv|
!i113 1
R8
R1
n@s@i@m@o@n_keyexpansion
vSIMON_round
R2
R13
!i10b 1
!s100 o4RkODRK<Lg@5?;Vi4i6E2
I<2:`Ri5A466Vn]KZdaFl:1
R4
!s105 SIMON_round_sv_unit
S1
R5
R15
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_round.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_round.sv
L0 1
R6
r1
!s85 0
31
R14
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_round.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_round.sv|
!i113 1
R8
R1
n@s@i@m@o@n_round
vtest_SIMON_128128
R2
Z16 !s110 1523620087
!i10b 1
!s100 Z8YQ8<SY9Jdi133P]^aS02
IXIW_`R;gb4a<laT[9^<`Y0
R4
!s105 test_SIMON_128128_sv_unit
S1
R5
w1523620050
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128128.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128128.sv
L0 1
R6
r1
!s85 0
31
Z17 !s108 1523620087.000000
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128128.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128128.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_128128
vtest_SIMON_128192
R2
R16
!i10b 1
!s100 o[5EkocM26CBQ0AhTzN8a2
Io_MJ_eQ?YXWCh1_?a92`:1
R4
!s105 test_SIMON_128192_sv_unit
S1
R5
w1523620063
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128192.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128192.sv
L0 1
R6
r1
!s85 0
31
R17
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128192.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128192.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_128192
vtest_SIMON_128256
R2
R16
!i10b 1
!s100 H2Bo[=J85<8KR5i<X>^Kb2
IodQ:TQW@3B9X@3^P2WhIR0
R4
Z18 !s105 test_SIMON_128256_sv_unit
S1
R5
w1523620078
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128256.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128256.sv
L0 1
R6
r1
!s85 0
31
R17
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128256.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128256.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_128256
vtest_SIMON_3128256
R2
!s110 1520335059
!i10b 1
!s100 Me>h9lRIVfNobU776UO4R0
IN>bXW69<JjNCVC2jYm^LT2
R4
R18
S1
Z19 dC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation
w1520335056
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128256.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128256.sv
L0 1
R6
r1
!s85 0
31
!s108 1520335059.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128256.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128256.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_3128256
vtest_SIMON_3264
R2
R3
!i10b 1
!s100 h1lXYQCce1zj2PM]DKT4B2
ILBzOzJ`NMz>zT@z5^Ql>L1
R4
!s105 test_SIMON_3264_sv_unit
S1
R5
w1523619958
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_3264.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_3264.sv
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_3264.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_3264.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_3264
vtest_SIMON_3264_PKT
R2
R11
!i10b 1
!s100 n8>S];1dZ]n=CAJHk8Zc63
II4JBgZcBAhm8Be?9NHVi<2
R4
!s105 test_SIMON_3264_PKT_sv_unit
S1
R5
w1523544390
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_3264_PKT.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_3264_PKT.sv
L0 1
R6
r1
!s85 0
31
R12
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_3264_PKT.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_3264_PKT.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_3264_@p@k@t
vtest_SIMON_3896
R2
!s110 1520333602
!i10b 1
!s100 fkhIFC5o;Ye[dL36nH;a@3
IU^0HAIc:4G:e<Wb`[Az;k0
R4
Z20 !s105 test_SIMON_4896_sv_unit
S1
R19
w1520333599
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4896.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4896.sv
L0 1
R6
r1
!s85 0
31
!s108 1520333602.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4896.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4896.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_3896
vtest_SIMON_4872
R2
R3
!i10b 1
!s100 =J@0@kE5H5R@iRCX<Ih6o3
I9mRnHi<HizQC]3z8A1V_C3
R4
!s105 test_SIMON_4872_sv_unit
S1
R5
w1523619969
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4872.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4872.sv
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4872.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4872.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_4872
vtest_SIMON_4896
R2
R3
!i10b 1
!s100 M3Ca<mz?i]LN7gZl_X?6h0
IeX7j:ZeYFUP_7b_am:FBU0
R4
R20
S1
R5
w1523619982
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4896.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4896.sv
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4896.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4896.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_4896
vtest_SIMON_64128
R2
R3
!i10b 1
!s100 noJJ6H@cKG4d:`?ZjADPC2
I4L_3;RRj5SN7aJS]Tg97U0
R4
!s105 test_SIMON_64128_sv_unit
S1
R5
w1523620022
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_64128.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_64128.sv
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_64128.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_64128.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_64128
vtest_SIMON_6496
R2
R3
!i10b 1
!s100 oNiiOQKgR6KH9QgmcF5]i0
IINGcPl6fgUcN<^^;[_L[U3
R4
!s105 test_SIMON_6496_sv_unit
S1
R5
w1523620000
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_6496.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_6496.sv
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_6496.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_6496.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_6496
vtest_SIMON_96144
R2
R3
!i10b 1
!s100 2F;bbW3V5oGE3fRRaYb5d0
IJzhQVbOeg7lP6YaEh1im91
R4
!s105 test_SIMON_96144_sv_unit
S1
R5
w1523620036
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_96144.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_96144.sv
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_96144.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_96144.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_96144
vtest_SIMON_9696
R2
!s110 1523620110
!i10b 1
!s100 z:8FQLz8U1=ijiHj_[?l02
IQNZ<0`OEZa]I3ThO7cz7L0
R4
!s105 test_SIMON_9696_sv_unit
S1
R5
w1523620108
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_9696.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_9696.sv
L0 1
R6
r1
!s85 0
31
!s108 1523620110.000000
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_9696.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_9696.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_9696
vtest_SIMON_dataIN
R2
R11
!i10b 1
!s100 Y;WjSW^1AA79PiPMge<6Z1
If]dUoWl4eg`nmC<hUT7_?1
R4
!s105 test_SIMON_dataIN_sv_unit
S1
R5
w1523615541
8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataIN.sv
FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataIN.sv
L0 1
R6
r1
!s85 0
31
R12
!s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataIN.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataIN.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_data@i@n
Xtest_SIMON_dataIN_sv_unit
R2
!s110 1523027109
!i10b 1
!s100 gESoj5hgcW2T5_FkTILNK3
IV<c:V3G6BinWUHTEjB4:U3
VV<c:V3G6BinWUHTEjB4:U3
!i103 1
S1
R19
w1523027101
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataIN.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataIN.sv
L0 41
R6
r1
!s85 0
31
!s108 1523027109.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataIN.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataIN.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_data@i@n_sv_unit
vtest_SIMON_dataOUT
R2
!s110 1523634395
!i10b 1
!s100 HFJG7VZ;8LQN36]2QmTSm2
II1WchQcHL?SZlh`2ed;e_2
R4
!s105 test_SIMON_dataOUT_sv_unit
S1
R5
w1523634392
Z21 8C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataOUT.sv
Z22 FC:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataOUT.sv
L0 1
R6
r1
!s85 0
31
!s108 1523634395.000000
Z23 !s107 C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataOUT.sv|
Z24 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/COMP3200/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataOUT.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_data@o@u@t
Xtest_SIMON_dataOUT_sv_unit
R2
!s110 1523633525
!i10b 1
!s100 ZS5d<f7[2lD<`7]TJ8K`70
IzO@imE0lGj?_K`>Uli^NN3
VzO@imE0lGj?_K`>Uli^NN3
!i103 1
S1
R5
w1523633522
R21
R22
L0 21
R6
r1
!s85 0
31
!s108 1523633524.000000
R23
R24
!i113 1
R8
R1
ntest_@s@i@m@o@n_data@o@u@t_sv_unit
