Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/nios.qsys --synthesis=VERILOG --output-directory=/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/nios/synthesis --family="Cyclone IV E" --part=EP4CE22F17C8
Progress: Loading P2/nios.qsys
Progress: Reading input file
Progress: Adding btn [altera_avalon_pio 15.0]
Progress: Parameterizing module btn
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding lcd [altera_avalon_pio 15.0]
Progress: Parameterizing module lcd
Progress: Adding leds [altera_avalon_pio 15.0]
Progress: Parameterizing module leds
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding rs232_rx [altera_avalon_pio 15.0]
Progress: Parameterizing module rs232_rx
Progress: Adding rs232_tx [altera_avalon_pio 15.0]
Progress: Parameterizing module rs232_tx
Progress: Adding rx_options [altera_avalon_pio 15.0]
Progress: Parameterizing module rx_options
Progress: Adding rx_parity [altera_avalon_pio 15.0]
Progress: Parameterizing module rx_parity
Progress: Adding rx_read [altera_avalon_pio 15.0]
Progress: Parameterizing module rx_read
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.btn: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.rs232_rx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.rx_parity: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.rx_read: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: btn: Starting RTL generation for module 'nios_btn'
Info: btn:   Generation command is [exec /home/guiga/altera/15.0/quartus/linux64/perl/bin/perl -I /home/guiga/altera/15.0/quartus/linux64/perl/lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_btn --dir=/tmp/alt7715_3859855850487521815.dir/0042_btn_gen/ --quartus_dir=/home/guiga/altera/15.0/quartus --verilog --config=/tmp/alt7715_3859855850487521815.dir/0042_btn_gen//nios_btn_component_configuration.pl  --do_build_sim=0  ]
Info: btn: Done RTL generation for module 'nios_btn'
Info: btn: "nios" instantiated altera_avalon_pio "btn"
Info: jtag_uart_0: Starting RTL generation for module 'nios_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/guiga/altera/15.0/quartus/linux64/perl/bin/perl -I /home/guiga/altera/15.0/quartus/linux64/perl/lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart_0 --dir=/tmp/alt7715_3859855850487521815.dir/0043_jtag_uart_0_gen/ --quartus_dir=/home/guiga/altera/15.0/quartus --verilog --config=/tmp/alt7715_3859855850487521815.dir/0043_jtag_uart_0_gen//nios_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_jtag_uart_0'
Info: jtag_uart_0: "nios" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: lcd: Starting RTL generation for module 'nios_lcd'
Info: lcd:   Generation command is [exec /home/guiga/altera/15.0/quartus/linux64/perl/bin/perl -I /home/guiga/altera/15.0/quartus/linux64/perl/lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_lcd --dir=/tmp/alt7715_3859855850487521815.dir/0044_lcd_gen/ --quartus_dir=/home/guiga/altera/15.0/quartus --verilog --config=/tmp/alt7715_3859855850487521815.dir/0044_lcd_gen//nios_lcd_component_configuration.pl  --do_build_sim=0  ]
Info: lcd: Done RTL generation for module 'nios_lcd'
Info: lcd: "nios" instantiated altera_avalon_pio "lcd"
Info: leds: Starting RTL generation for module 'nios_leds'
Info: leds:   Generation command is [exec /home/guiga/altera/15.0/quartus/linux64/perl/bin/perl -I /home/guiga/altera/15.0/quartus/linux64/perl/lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_leds --dir=/tmp/alt7715_3859855850487521815.dir/0045_leds_gen/ --quartus_dir=/home/guiga/altera/15.0/quartus --verilog --config=/tmp/alt7715_3859855850487521815.dir/0045_leds_gen//nios_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'nios_leds'
Info: leds: "nios" instantiated altera_avalon_pio "leds"
Info: nios2_gen2_0: "nios" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/guiga/altera/15.0/quartus/linux64/perl/bin/perl -I /home/guiga/altera/15.0/quartus/linux64/perl/lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=/tmp/alt7715_3859855850487521815.dir/0046_onchip_memory2_0_gen/ --quartus_dir=/home/guiga/altera/15.0/quartus --verilog --config=/tmp/alt7715_3859855850487521815.dir/0046_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0: "nios" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: rs232_rx: Starting RTL generation for module 'nios_rs232_rx'
Info: rs232_rx:   Generation command is [exec /home/guiga/altera/15.0/quartus/linux64/perl/bin/perl -I /home/guiga/altera/15.0/quartus/linux64/perl/lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_rs232_rx --dir=/tmp/alt7715_3859855850487521815.dir/0047_rs232_rx_gen/ --quartus_dir=/home/guiga/altera/15.0/quartus --verilog --config=/tmp/alt7715_3859855850487521815.dir/0047_rs232_rx_gen//nios_rs232_rx_component_configuration.pl  --do_build_sim=0  ]
Info: rs232_rx: Done RTL generation for module 'nios_rs232_rx'
Info: rs232_rx: "nios" instantiated altera_avalon_pio "rs232_rx"
Info: rx_read: Starting RTL generation for module 'nios_rx_read'
Info: rx_read:   Generation command is [exec /home/guiga/altera/15.0/quartus/linux64/perl/bin/perl -I /home/guiga/altera/15.0/quartus/linux64/perl/lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_rx_read --dir=/tmp/alt7715_3859855850487521815.dir/0048_rx_read_gen/ --quartus_dir=/home/guiga/altera/15.0/quartus --verilog --config=/tmp/alt7715_3859855850487521815.dir/0048_rx_read_gen//nios_rx_read_component_configuration.pl  --do_build_sim=0  ]
Info: rx_read: Done RTL generation for module 'nios_rx_read'
Info: rx_read: "nios" instantiated altera_avalon_pio "rx_read"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/guiga/altera/15.0/quartus/linux64/eperlcmd -I /home/guiga/altera/15.0/quartus/linux64/perl/lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin -I /home/guiga/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/guiga/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/guiga/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/guiga/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/guiga/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_nios2_gen2_0_cpu --dir=/tmp/alt7715_3859855850487521815.dir/0051_cpu_gen/ --quartus_bindir=/home/guiga/altera/15.0/quartus/linux64 --verilog --config=/tmp/alt7715_3859855850487521815.dir/0051_cpu_gen//nios_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.07.03 02:26:55 (*) Starting Nios II generation
Info: cpu: # 2018.07.03 02:26:55 (*)   Checking for plaintext license.
Info: cpu: # 2018.07.03 02:26:57 (*)   Plaintext license not found.
Info: cpu: # 2018.07.03 02:26:57 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2018.07.03 02:26:57 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.07.03 02:26:57 (*)   Creating all objects for CPU
Info: cpu: # 2018.07.03 02:26:58 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.07.03 02:26:58 (*)   Creating plain-text RTL
Info: cpu: # 2018.07.03 02:27:00 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios: Done "nios" with 26 modules, 39 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
