// Seed: 1305096845
module module_0 #(
    parameter id_4 = 32'd5
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_0 = 0;
  generate
    assign id_2 = id_3;
    logic _id_4;
  endgenerate
  wire [id_4 : -1 'h0 <-> "" &&  1  ||  id_4] id_5;
  logic id_6;
  wand id_7;
  wire id_8;
  assign id_7 = 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd8,
    parameter id_13 = 32'd69,
    parameter id_8  = 32'd45
) (
    output uwire id_0,
    input supply1 id_1[id_8 : (  id_12  )],
    input supply1 id_2,
    input supply0 id_3,
    output uwire id_4,
    input tri0 id_5,
    input supply1 id_6
    , id_15,
    input tri0 id_7,
    input supply1 _id_8,
    output tri id_9,
    input supply0 id_10,
    input uwire id_11,
    input tri0 _id_12,
    input supply1 void _id_13
);
  logic id_16 = id_1;
  wire [id_13 : -1 'b0] id_17;
  assign id_9 = id_15;
  assign id_0 = id_16;
  module_0 modCall_1 (
      id_17,
      id_15,
      id_15
  );
  assign id_0.id_11 = ~id_12;
endmodule
