@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG364 :"C:\Users\raul.lora\Documents\shiftReg_Earendel\generator.v":6:7:6:15|Synthesizing module generator in library work.
@N: CG364 :"C:\Users\raul.lora\Documents\shiftReg_Earendel\receptor.v":6:7:6:14|Synthesizing module receptor in library work.
@N: CG364 :"C:\Users\raul.lora\Documents\shiftReg_Earendel\testRapido_TOP.v":5:7:5:9|Synthesizing module top in library work.
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\shiftReg_Earendel\testRapido_TOP.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\shiftReg_Earendel\testRapido_TOP.v":5:7:5:9|Selected library: work cell: top view verilog as top level

