/home/anmol/udemy_verilog/021_ripple_adder_structural/testbench_4bit_adder.v {1 {vlog -work work -stats=none /home/anmol/udemy_verilog/021_ripple_adder_structural/testbench_4bit_adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module testbench

Top level modules:
	testbench

} {} {}} /home/anmol/udemy_verilog/021_ripple_adder_structural/half_adder_structural.v {1 {vlog -work work -stats=none /home/anmol/udemy_verilog/021_ripple_adder_structural/half_adder_structural.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module half_adder_structural

Top level modules:
	half_adder_structural

} {} {}} /home/anmol/udemy_verilog/021_ripple_adder_structural/full_adder_structural.v {1 {vlog -work work -stats=none /home/anmol/udemy_verilog/021_ripple_adder_structural/full_adder_structural.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module full_adder_structural

Top level modules:
	full_adder_structural

} {} {}} /home/anmol/udemy_verilog/021_ripple_adder_structural/ripple_adder_4_bit_structural.v {1 {vlog -work work -stats=none /home/anmol/udemy_verilog/021_ripple_adder_structural/ripple_adder_4_bit_structural.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ripple_adder_4_bit_structural

Top level modules:
	ripple_adder_4_bit_structural

} {} {}}
