# EESchema Netlist Version 1.1 created  11/05/2010 21:45:03
(
 ( /4B96C947/4B8AE5FB OPTPAD  JP5 +3.3V {Lib=OPTION}
  (    1 VCC )
 )
 ( /4B96C947/4BB88501 1pin  POT3 CONN_1 {Lib=CONN_1}
  (    1 GND )
 )
 ( /4B96C947/4BB884FD 1pin  POT2 CONN_1 {Lib=CONN_1}
  (    1 /OSv4_logic/POSITION )
 )
 ( /4B96C947/4BB884D4 1pin  POT1 CONN_1 {Lib=CONN_1}
  (    1 VCC )
 )
 ( /4B96C947/4BB87672 EDGEPIN  P1-10 P1 {Lib=EDGEPIN}
  (    1 GND )
 )
 ( /4B96C947/4BB8766F EDGEPIN  P1-8 P1 {Lib=EDGEPIN}
  (    1 /OSv4_logic/SDA_host )
 )
 ( /4B96C947/4BB8766A EDGEPIN  P1-6 P1 {Lib=EDGEPIN}
  (    1 /OSv4_logic/SCL_host )
 )
 ( /4B96C947/4BB87660 EDGEPIN  P1-4 P1 {Lib=EDGEPIN}
  (    1 /OSv4_logic/PA6_(GPIO) )
 )
 ( /4B96C947/4BB87646 EDGEPIN  P1-2 P1 {Lib=EDGEPIN}
  (    1 +BATT )
 )
 ( /4B96C947/4BB87638 EDGEPIN  P1-9 P1 {Lib=EDGEPIN}
  (    1 GND )
 )
 ( /4B96C947/4BB87634 EDGEPIN  P1-7 P1 {Lib=EDGEPIN}
  (    1 /OSv4_logic/USART_1_RXD )
 )
 ( /4B96C947/4BB87631 EDGEPIN  P1-5 P1 {Lib=EDGEPIN}
  (    1 /OSv4_logic/PDI_DATA )
 )
 ( /4B96C947/4BB8762E EDGEPIN  P1-3 P1 {Lib=EDGEPIN}
  (    1 /OSv4_logic/RESET(PDI_CLK) )
 )
 ( /4B96C947/4BB87617 EDGEPIN  P1-1 P1 {Lib=EDGEPIN}
  (    1 +BATT )
 )
 ( /4B96C947/4BB5B742 SOT23-3  U2 MCP9701A {Lib=MCP9701A(SOT23-3)}
  (    1 VCC )
  (    2 /OSv4_logic/TEMPERATURE )
  (    3 GND )
 )
 ( /4B96C947/4BAAA6C0 CAY10-XXXJ4  RP1 R_PACK4 {Lib=R_PACK4}
  (    1 ? )
  (    2 ? )
  (    3 ? )
  (    4 ? )
  (    5 ? )
  (    6 ? )
  (    7 ? )
  (    8 ? )
 )
 ( /4B96C947/4B96D775 OPTPAD  JP3 SCL {Lib=OPTION}
  (    1 /OSv4_logic/SCL_onboard )
 )
 ( /4B96C947/4B96D74D OPTPAD  JP2 SDA {Lib=OPTION}
  (    1 /OSv4_logic/SDA_onboard )
 )
 ( /4B96C947/4B96CAE1 SM0402  C13 4.7uF_16V {Lib=CP1}
  (    1 VCC )
  (    2 GND )
 )
 ( /4B96C947/4B8AE5C3 OPTPAD  JP4 PB2 {Lib=OPTION}
  (    1 N-000039 )
 )
 ( /4B96C947/4B8AA902 OPTPAD  JP1 GND {Lib=OPTION}
  (    1 GND )
 )
 ( /4B96C947/4B8A9346 SM0402  C11 0.1uF {Lib=C}
  (    1 VCC )
  (    2 GND )
 )
 ( /4B96C947/4B8A9340 SM0402  C10 0.1uF {Lib=C}
  (    1 VCC )
  (    2 GND )
 )
 ( /4B96C947/4B8A92EF SM0402  C9 0.1uF {Lib=C}
  (    1 VCC )
  (    2 GND )
 )
 ( /4B96C947/4B8A8EA8 SM0402  R6 10.0K {Lib=R}
  (    1 VCC )
  (    2 /OSv4_logic/RESET(PDI_CLK) )
 )
 ( /4B96C947/4B8A8D44 SM0402  C8 0.1uF {Lib=C}
  (    1 +3.3VADC )
  (    2 GND )
 )
 ( /4B96C947/4B8A89A9 MLF1608E100K  L1 10uH {Lib=INDUCTOR}
  (    1 VCC )
  (    2 +3.3VADC )
 )
 ( /4B96C947/4B8A8908 VQFN44-XMEGA  U4 ATXMEGA32A4 {Lib=ATXMEGA32A4}
  (    1 ? )
  (    2 /OSv4_logic/PA6_(GPIO) )
  (    3 /OSv4_logic/USART_1_RXD )
  (    4 ? )
  (    5 ? )
  (    6 N-000039 )
  (    7 ? )
  (    8 GND )
  (    9 VCC )
  (   10 /OSv4_logic/SDA_host )
  (   11 /OSv4_logic/SCL_host )
  (   12 /OSv4_logic/USART_1_RXD )
  (   13 /OSv4_logic/PA6_(GPIO) )
  (   14 /OSv4_logic/PA6_(GPIO) )
  (   15 /OSv4_logic/USART_1_RXD )
  (   16 /OSv4_logic/SCL_host )
  (   17 /OSv4_logic/SDA_host )
  (   18 GND )
  (   19 VCC )
  (   20 /OSv4_logic/PWM_A )
  (   21 /OSv4_logic/PWM_B )
  (   22 /OSv4_logic/EN_A )
  (   23 /OSv4_logic/EN_B )
  (   24 ? )
  (   25 ? )
  (   26 ? )
  (   27 ? )
  (   28 /OSv4_logic/SDA_onboard )
  (   29 /OSv4_logic/SCL_onboard )
  (   30 GND )
  (   31 VCC )
  (   32 N-000020 )
  (   33 N-000020 )
  (   34 /OSv4_logic/PDI_DATA )
  (   35 /OSv4_logic/RESET(PDI_CLK) )
  (   36 ? )
  (   37 ? )
  (   38 GND )
  (   39 +3.3VADC )
  (   40 +3.3VADC )
  (   41 /OSv4_logic/TEMPERATURE )
  (   42 /OSv4_logic/BATTV )
  (   43 N-000002 )
  (   44 /OSv4_logic/POSITION )
 )
 ( /4B96C947/4B86F84F SOD-923  D1 DIODE {Lib=DIODE}
  (    1 +BATT )
  (    2 N-000033 )
 )
 ( /4B96C947/4B86F81A SM0603  C12 22uF_16V {Lib=CP1}
  (    1 N-000033 )
  (    2 GND )
 )
 ( /4B96C947/4B86B462 SOT23-3  U3 LM3480IM-3.3 {Lib=LM3480IM-3.3}
  (    1 VCC )
  (    2 N-000033 )
  (    3 GND )
 )
 ( /4B96C947/4B86AC31 SM0402  R5 10.0K {Lib=R}
  (    1 /OSv4_logic/BATTV )
  (    2 GND )
 )
 ( /4B96C947/4B86AC0F SM0402  R4 30.0K {Lib=R}
  (    1 +BATT )
  (    2 /OSv4_logic/BATTV )
 )
 ( /4B96C947/4B86AB20 SM0402  C6 0.1uF {Lib=C}
  (    1 VCC )
  (    2 GND )
 )
 ( /4B96C947/4B86A75C SM0402  C7 0.1uF {Lib=C}
  (    1 VCC )
  (    2 GND )
 )
 ( /4B96C926/4BB66F52 CAY10-XXXJ4  RP2 R_PACK4 {Lib=R_PACK4}
  (    1 /OSv4_logic/PWM_A )
  (    2 /OSv4_logic/EN_B )
  (    3 GND )
  (    4 GND )
  (    5 /OSv4_logic/EN_A )
  (    6 /OSv4_logic/PWM_B )
  (    7 GND )
  (    8 GND )
 )
 ( /4B96C926/4BB66CE3 1pin  M3 CONN_1 {Lib=CONN_1}
  (    1 GND )
 )
 ( /4B96C926/4BAFC8F5 SOIC8  U8 MOSFET {Lib=NP_MOSFET}
  (    1 GND )
  (    2 N-000013 )
  (    3 N-000012 )
  (    4 N-000004 )
  (    5 N-000003 )
  (    6 N-000003 )
  (    7 N-000003 )
  (    8 N-000003 )
 )
 ( /4B96C926/4BAFC7E3 SOIC8  U7 MOSFET {Lib=NP_MOSFET}
  (    1 GND )
  (    2 N-000007 )
  (    3 N-000012 )
  (    4 N-000006 )
  (    5 N-000001 )
  (    6 N-000001 )
  (    7 N-000001 )
  (    8 N-000001 )
 )
 ( /4B96C926/4BAA6F8E SOIC8  U6 TC4428A {Lib=TC4428A}
  (    1 ? )
  (    2 /OSv4_logic/PWM_B )
  (    3 GND )
  (    4 /OSv4_logic/EN_A )
  (    5 ? )
  (    6 N-000004 )
  (    7 +BATT )
  (    8 N-000013 )
 )
 ( /4B96C926/4BAA6F73 SOIC8  U5 TC4428A {Lib=TC4428A}
  (    1 ? )
  (    2 /OSv4_logic/PWM_A )
  (    3 GND )
  (    4 /OSv4_logic/EN_B )
  (    5 N-000007 )
  (    6 N-000006 )
  (    7 +BATT )
  (    8 N-000007 )
 )
 ( /4B96C926/4B9D203D SOD-123  D2 3.6V {Lib=ZENER}
  (    1 GND )
  (    2 N-000002 )
 )
 ( /4B96C926/4B8A7BDF SM0402  C5 0.1uF {Lib=C}
  (    1 N-000002 )
  (    2 GND )
 )
 ( /4B96C926/4B8A7AFF SM0402  R3 R {Lib=R}
  (    1 N-000002 )
  (    2 GND )
 )
 ( /4B96C926/4B8A7AF8 SM0402  R1 R {Lib=R}
  (    1 N-000014 )
  (    2 N-000002 )
 )
 ( /4B96C926/4B8A7A39 SM0402  C4 0.1uF {Lib=C}
  (    1 +BATT )
  (    2 GND )
 )
 ( /4B96C926/4B8A7A33 SM0603  C3 1uF {Lib=C}
  (    1 +BATT )
  (    2 GND )
 )
 ( /4B96C926/4B8A7A2B SM0805  C2 10uF {Lib=C}
  (    1 +BATT )
  (    2 GND )
 )
 ( /4B96C926/4B8A7A1E SM0805  C1 10uF {Lib=C}
  (    1 +BATT )
  (    2 GND )
 )
 ( /4B96C926/4B8A79C1 SM0805  R2 0.05 {Lib=R}
  (    1 +BATT )
  (    2 N-000012 )
 )
 ( /4B96C926/4B8A7932 SOT23-3  U1 ZXCT1009 {Lib=ZXCT1009}
  (    1 N-000014 )
  (    2 +BATT )
  (    3 N-000012 )
 )
 ( /4B96C926/4B89B5BD 1pin  M2 CONN_1 {Lib=CONN_1}
  (    1 N-000003 )
 )
 ( /4B96C926/4B89B5B6 1pin  M1 CONN_1 {Lib=CONN_1}
  (    1 N-000001 )
 )
)
*
{ Allowed footprints by component:
$component P1-10
 EDGEPIN
$endlist
$component P1-8
 EDGEPIN
$endlist
$component P1-6
 EDGEPIN
$endlist
$component P1-4
 EDGEPIN
$endlist
$component P1-2
 EDGEPIN
$endlist
$component P1-9
 EDGEPIN
$endlist
$component P1-7
 EDGEPIN
$endlist
$component P1-5
 EDGEPIN
$endlist
$component P1-3
 EDGEPIN
$endlist
$component P1-1
 EDGEPIN
$endlist
$component U2
 SOT23-3
$endlist
$component C13
 CP*
 SM*
$endlist
$component C11
 SM*
 C?
 C1-1
$endlist
$component C10
 SM*
 C?
 C1-1
$endlist
$component C9
 SM*
 C?
 C1-1
$endlist
$component R6
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C8
 SM*
 C?
 C1-1
$endlist
$component U4
 TQFP44
$endlist
$component D1
 D?
 S*
$endlist
$component C12
 CP*
 SM*
$endlist
$component U3
 SOT-23
$endlist
$component R5
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R4
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C6
 SM*
 C?
 C1-1
$endlist
$component C7
 SM*
 C?
 C1-1
$endlist
$component U8
 SOP8
 DPAK
$endlist
$component U7
 SOP8
 DPAK
$endlist
$component U6
 SOIC8
 PDIP8
 MSOP8
$endlist
$component U5
 SOIC8
 PDIP8
 MSOP8
$endlist
$component D2
 D?
 SO*
 SM*
$endlist
$component C5
 SM*
 C?
 C1-1
$endlist
$component R3
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R1
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C4
 SM*
 C?
 C1-1
$endlist
$component C3
 SM*
 C?
 C1-1
$endlist
$component C2
 SM*
 C?
 C1-1
$endlist
$component C1
 SM*
 C?
 C1-1
$endlist
$component R2
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component U1
 SOT-23
$endlist
$endfootprintlist
}
{ Pin List by Nets
Net 1 "" ""
 U7 8
 M1 1
 U7 7
 U7 5
 U7 6
Net 2 "" ""
 U4 43
 D2 2
 C5 1
 R3 1
 R1 2
Net 3 "" ""
 M2 1
 U8 5
 U8 6
 U8 7
 U8 8
Net 4 "" ""
 U6 6
 U8 4
Net 5 "+BATT" "+BATT"
 U1 2
 R2 1
 U5 7
 R4 1
 D1 1
 P1-1 1
 P1-2 1
 U6 7
 C4 1
 C3 1
 C2 1
 C1 1
Net 6 "" ""
 U7 4
 U5 6
Net 7 "" ""
 U5 8
 U5 5
 U7 2
Net 8 "/OSv4_logic/PWM_B" "PWM_B"
 U4 21
 RP2 6
 U6 2
Net 9 "/OSv4_logic/PWM_A" "PWM_A"
 U4 20
 RP2 1
 U5 2
Net 10 "/OSv4_logic/EN_B" "EN_B"
 RP2 2
 U5 4
 U4 23
Net 11 "GND" "GND"
 U4 8
 P1-10 1
 U4 18
 C9 2
 C10 2
 C11 2
 P1-9 1
 C7 2
 U4 38
 C12 2
 U3 3
 JP1 1
 U4 30
 POT3 1
 C8 2
 R5 2
 C6 2
 C5 2
 D2 1
 U5 3
 R3 2
 U6 3
 U8 1
 C13 2
 U7 1
 U2 3
 C1 2
 C2 2
 C3 2
 C4 2
 M3 1
 RP2 8
 RP2 7
 RP2 4
 RP2 3
Net 12 "" ""
 U8 3
 U7 3
 R2 2
 U1 3
Net 13 "" ""
 U8 2
 U6 8
Net 14 "" ""
 R1 1
 U1 1
Net 16 "/OSv4_logic/EN_A" "EN_A"
 U4 22
 U6 4
 RP2 5
Net 19 "/OSv4_logic/PA6_(GPIO)" "PA6_(GPIO)"
 U4 13
 U4 14
 U4 2
 P1-4 1
Net 20 "" ""
 U4 33
 U4 32
Net 30 "/OSv4_logic/POSITION" "POSITION"
 POT2 1
 U4 44
Net 31 "/OSv4_logic/TEMPERATURE" "TEMPERATURE"
 U4 41
 U2 2
Net 32 "VCC" "VCC"
 C11 1
 JP5 1
 L1 1
 R6 1
 POT1 1
 C9 1
 C10 1
 U2 1
 C13 1
 U3 1
 U4 19
 C7 1
 C6 1
 U4 31
 U4 9
Net 33 "" ""
 D1 2
 C12 1
 U3 2
Net 34 "+3.3VADC" "+3.3VADC"
 L1 2
 C8 1
 U4 39
 U4 40
Net 35 "/OSv4_logic/PDI_DATA" "PDI_DATA"
 P1-5 1
 U4 34
Net 36 "/OSv4_logic/SCL_host" "SCL_host"
 U4 11
 P1-6 1
 U4 16
Net 37 "/OSv4_logic/BATTV" "BATTV"
 U4 42
 R4 2
 R5 1
Net 38 "/OSv4_logic/RESET(PDI_CLK)" "RESET(PDI_CLK)"
 P1-3 1
 U4 35
 R6 2
Net 39 "" ""
 JP4 1
 U4 6
Net 40 "/OSv4_logic/SDA_host" "SDA_host"
 U4 17
 P1-8 1
 U4 10
Net 42 "/OSv4_logic/SCL_onboard" "SCL_onboard"
 JP3 1
 U4 29
Net 43 "/OSv4_logic/SDA_onboard" "SDA_onboard"
 JP2 1
 U4 28
Net 44 "/OSv4_logic/USART_1_RXD" "USART_1_RXD"
 U4 15
 P1-7 1
 U4 3
 U4 12
}
#End
