<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GT RoboCup SSL: /home/developer/mtrain-firmware/external/STM32F7xx_HAL_Drivers/Inc/stm32f7xx_ll_pwr.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rj_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GT RoboCup SSL
   </div>
   <div id="projectbrief">mTrain device firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f7xx__ll__pwr_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f7xx_ll_pwr.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f7xx__ll__pwr_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __STM32F7xx_LL_PWR_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STM32F7xx_LL_PWR_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx_8h.html">stm32f7xx.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#if defined(PWR)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define LL_PWR_CR1_CSBF                    PWR_CR1_CSBF            </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define LL_PWR_CR2_CWUF6                   PWR_CR2_CWUF6           </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define LL_PWR_CR2_CWUF5                   PWR_CR2_CWUF5           </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define LL_PWR_CR2_CWUF4                   PWR_CR2_CWUF4           </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define LL_PWR_CR2_CWUF3                   PWR_CR2_CWUF3           </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define LL_PWR_CR2_CWUF2                   PWR_CR2_CWUF2           </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define LL_PWR_CR2_CWUF1                   PWR_CR2_CWUF1           </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define LL_PWR_CSR1_WUIF                   PWR_CSR1_WUIF           </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define LL_PWR_CSR1_SBF                    PWR_CSR1_SBF            </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define LL_PWR_CSR1_PVDO                   PWR_CSR1_PVDO           </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define LL_PWR_CSR1_BRR                    PWR_CSR1_BRR            </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define LL_PWR_CSR1_VOSRDY                 PWR_CSR1_VOSRDY         </span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define LL_PWR_CSR1_ODRDY                  PWR_CSR1_ODRDY          </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define LL_PWR_CSR1_ODSWRDY                PWR_CSR1_ODSWRDY        </span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define LL_PWR_CSR1_UDRDY                  PWR_CSR1_UDRDY          </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define LL_PWR_CSR2_EWUP1                  PWR_CSR2_EWUP1          </span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define LL_PWR_CSR2_EWUP2                  PWR_CSR2_EWUP2          </span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define LL_PWR_CSR2_EWUP3                  PWR_CSR2_EWUP3          </span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define LL_PWR_CSR2_EWUP4                  PWR_CSR2_EWUP4          </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define LL_PWR_CSR2_EWUP5                  PWR_CSR2_EWUP5          </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define LL_PWR_CSR2_EWUP6                  PWR_CSR2_EWUP6          </span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define LL_PWR_MODE_STOP_MAINREGU                     0x00000000U                                    </span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define LL_PWR_MODE_STOP_MAINREGU_UNDERDRIVE          (PWR_CR1_MRUDS | PWR_CR1_FPDS)                 </span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define LL_PWR_MODE_STOP_LPREGU                       PWR_CR1_LPDS                                   </span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define LL_PWR_MODE_STOP_LPREGU_UNDERDRIVE            (PWR_CR1_LPDS | PWR_CR1_LPUDS | PWR_CR1_FPDS)  </span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define LL_PWR_MODE_STANDBY                           PWR_CR1_PDDS                                   </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define LL_PWR_REGU_VOLTAGE_SCALE3         PWR_CR1_VOS_0</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define LL_PWR_REGU_VOLTAGE_SCALE2         PWR_CR1_VOS_1</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define LL_PWR_REGU_VOLTAGE_SCALE1         (PWR_CR1_VOS_0 | PWR_CR1_VOS_1)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define LL_PWR_REGU_DSMODE_MAIN        0x00000000U                    </span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define LL_PWR_REGU_DSMODE_LOW_POWER   PWR_CR1_LPDS                   </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define LL_PWR_PVDLEVEL_0                  PWR_CR1_PLS_LEV0      </span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define LL_PWR_PVDLEVEL_1                  PWR_CR1_PLS_LEV1      </span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define LL_PWR_PVDLEVEL_2                  PWR_CR1_PLS_LEV2      </span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define LL_PWR_PVDLEVEL_3                  PWR_CR1_PLS_LEV3      </span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define LL_PWR_PVDLEVEL_4                  PWR_CR1_PLS_LEV4      </span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define LL_PWR_PVDLEVEL_5                  PWR_CR1_PLS_LEV5      </span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define LL_PWR_PVDLEVEL_6                  PWR_CR1_PLS_LEV6      </span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define LL_PWR_PVDLEVEL_7                  PWR_CR1_PLS_LEV7      </span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define LL_PWR_WAKEUP_PIN1                 PWR_CSR2_EWUP1        </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define LL_PWR_WAKEUP_PIN2                 PWR_CSR2_EWUP2        </span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define LL_PWR_WAKEUP_PIN3                 PWR_CSR2_EWUP3        </span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define LL_PWR_WAKEUP_PIN4                 PWR_CSR2_EWUP4        </span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define LL_PWR_WAKEUP_PIN5                 PWR_CSR2_EWUP5        </span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define LL_PWR_WAKEUP_PIN6                 PWR_CSR2_EWUP6        </span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR-&gt;__REG__, (__VALUE__))</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define LL_PWR_ReadReg(__REG__) READ_REG(PWR-&gt;__REG__)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_EnableUnderDriveMode(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;{</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#gae462863ec79bc72219fc3e0c3180b39a">PWR_CR1_UDEN</a>);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;}</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_DisableUnderDriveMode(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;{</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#gae462863ec79bc72219fc3e0c3180b39a">PWR_CR1_UDEN</a>);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;}</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsEnabledUnderDriveMode(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;{</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#gae462863ec79bc72219fc3e0c3180b39a">PWR_CR1_UDEN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gae462863ec79bc72219fc3e0c3180b39a">PWR_CR1_UDEN</a>));</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;}</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_EnableOverDriveSwitching(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;{</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga570acaf0a109bf1678acb3eebd7aa84b">PWR_CR1_ODSWEN</a>);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;}</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_DisableOverDriveSwitching(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;{</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga570acaf0a109bf1678acb3eebd7aa84b">PWR_CR1_ODSWEN</a>);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;}</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsEnabledOverDriveSwitching(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;{</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga570acaf0a109bf1678acb3eebd7aa84b">PWR_CR1_ODSWEN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga570acaf0a109bf1678acb3eebd7aa84b">PWR_CR1_ODSWEN</a>));</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;}</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_EnableOverDriveMode(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;{</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga034c9289598bc36001141083890598fa">PWR_CR1_ODEN</a>);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;}</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_DisableOverDriveMode(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;{</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga034c9289598bc36001141083890598fa">PWR_CR1_ODEN</a>);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;}</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsEnabledOverDriveMode(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;{</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga034c9289598bc36001141083890598fa">PWR_CR1_ODEN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga034c9289598bc36001141083890598fa">PWR_CR1_ODEN</a>));</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;}</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;{</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#gac0de060b7b7fbbb12926c28cf5252c61">PWR_CR1_VOS</a>, VoltageScaling);</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;}</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;__STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;{</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#gac0de060b7b7fbbb12926c28cf5252c61">PWR_CR1_VOS</a>));</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;}</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_EnableMainRegulatorDeepSleepUDMode(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;{</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3a2d9c42baced6964f88a2f5b82efb0a">PWR_CR1_MRUDS</a>);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;}</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_DisableMainRegulatorDeepSleepUDMode(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;{</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3a2d9c42baced6964f88a2f5b82efb0a">PWR_CR1_MRUDS</a>);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;}</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsEnabledMainRegulatorDeepSleepUDMode(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;{</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3a2d9c42baced6964f88a2f5b82efb0a">PWR_CR1_MRUDS</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga3a2d9c42baced6964f88a2f5b82efb0a">PWR_CR1_MRUDS</a>));</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;}</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_EnableLowPowerRegulatorDeepSleepUDMode(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;{</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3c513409a6f2017167955cb73c42654c">PWR_CR1_LPUDS</a>);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;}</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_DisableLowPowerRegulatorDeepSleepUDMode(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;{</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3c513409a6f2017167955cb73c42654c">PWR_CR1_LPUDS</a>);</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;}</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRegulatorDeepSleepUDMode(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;{</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3c513409a6f2017167955cb73c42654c">PWR_CR1_LPUDS</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga3c513409a6f2017167955cb73c42654c">PWR_CR1_LPUDS</a>));</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;}</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_EnableFlashPowerDown(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;{</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga07c7e0a09cbe9b8effd90818a2ee5241">PWR_CR1_FPDS</a>);</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;}</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_DisableFlashPowerDown(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;{</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga07c7e0a09cbe9b8effd90818a2ee5241">PWR_CR1_FPDS</a>);</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;}</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsEnabledFlashPowerDown(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;{</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga07c7e0a09cbe9b8effd90818a2ee5241">PWR_CR1_FPDS</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga07c7e0a09cbe9b8effd90818a2ee5241">PWR_CR1_FPDS</a>));</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;}</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_EnableBkUpAccess(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;{</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a>);</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;}</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_DisableBkUpAccess(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;{</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a>);</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;}</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;{</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a>));</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;}</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_EnableBkUpRegulator(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;{</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR1, <a class="code" href="group___peripheral___registers___bits___definition.html#gab542e8a04e110cf664c3f944bc90ef68">PWR_CSR1_BRE</a>);</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;}</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_DisableBkUpRegulator(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;{</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR1, <a class="code" href="group___peripheral___registers___bits___definition.html#gab542e8a04e110cf664c3f944bc90ef68">PWR_CSR1_BRE</a>);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;}</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpRegulator(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;{</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR1, <a class="code" href="group___peripheral___registers___bits___definition.html#gab542e8a04e110cf664c3f944bc90ef68">PWR_CSR1_BRE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gab542e8a04e110cf664c3f944bc90ef68">PWR_CSR1_BRE</a>));</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;}</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_SetRegulModeDS(uint32_t RegulMode)</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;{</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#gacc60f674740c4000a25b0e3e50ede47d">PWR_CR1_LPDS</a>, RegulMode);</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;}</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;__STATIC_INLINE uint32_t LL_PWR_GetRegulModeDS(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;{</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#gacc60f674740c4000a25b0e3e50ede47d">PWR_CR1_LPDS</a>));</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;}</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_SetPowerMode(uint32_t PDMode)</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;{</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, (<a class="code" href="group___peripheral___registers___bits___definition.html#gab8bf6fefe34d7c942240a31e404dd764">PWR_CR1_PDDS</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gacc60f674740c4000a25b0e3e50ede47d">PWR_CR1_LPDS</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga07c7e0a09cbe9b8effd90818a2ee5241">PWR_CR1_FPDS</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga3c513409a6f2017167955cb73c42654c">PWR_CR1_LPUDS</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga3a2d9c42baced6964f88a2f5b82efb0a">PWR_CR1_MRUDS</a>), PDMode);</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;}</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;__STATIC_INLINE uint32_t LL_PWR_GetPowerMode(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;{</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, (<a class="code" href="group___peripheral___registers___bits___definition.html#gab8bf6fefe34d7c942240a31e404dd764">PWR_CR1_PDDS</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gacc60f674740c4000a25b0e3e50ede47d">PWR_CR1_LPDS</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga07c7e0a09cbe9b8effd90818a2ee5241">PWR_CR1_FPDS</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga3c513409a6f2017167955cb73c42654c">PWR_CR1_LPUDS</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga3a2d9c42baced6964f88a2f5b82efb0a">PWR_CR1_MRUDS</a>)));</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;}</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_SetPVDLevel(uint32_t PVDLevel)</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;{</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf8de82702acc1034f6061ed9d70ec67f">PWR_CR1_PLS</a>, PVDLevel);</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;}</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;__STATIC_INLINE uint32_t LL_PWR_GetPVDLevel(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;{</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf8de82702acc1034f6061ed9d70ec67f">PWR_CR1_PLS</a>));</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;}</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_EnablePVD(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;{</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1941f1f21a820b12a72299a33d60328d">PWR_CR1_PVDE</a>);</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;}</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_DisablePVD(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;{</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1941f1f21a820b12a72299a33d60328d">PWR_CR1_PVDE</a>);</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;}</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsEnabledPVD(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;{</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1941f1f21a820b12a72299a33d60328d">PWR_CR1_PVDE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga1941f1f21a820b12a72299a33d60328d">PWR_CR1_PVDE</a>));</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;}</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_EnableWakeUpPin(uint32_t WakeUpPin)</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;{</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR2, WakeUpPin);</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;}</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_DisableWakeUpPin(uint32_t WakeUpPin)</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;{</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR2, WakeUpPin);</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;}</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsEnabledWakeUpPin(uint32_t WakeUpPin)</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;{</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR2, WakeUpPin) == (WakeUpPin));</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;}</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_SetWakeUpPinPolarityLow(uint32_t WakeUpPin)</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;{</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR2, WakeUpPin);</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;}</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_SetWakeUpPinPolarityHigh(uint32_t WakeUpPin)</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;{</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR2, WakeUpPin);</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;}</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsWakeUpPinPolarityLow(uint32_t WakeUpPin)</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;{</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR2, WakeUpPin) == (WakeUpPin));</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;}</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_EnableInternalWakeUp(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;{</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga334af2fb57636b3d8cf484a91ae77062">PWR_CSR1_EIWUP</a>);</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;}</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_DisableInternalWakeUp(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;{</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga334af2fb57636b3d8cf484a91ae77062">PWR_CSR1_EIWUP</a>);</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;}</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsEnabledInternalWakeUp(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;{</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga334af2fb57636b3d8cf484a91ae77062">PWR_CSR1_EIWUP</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga334af2fb57636b3d8cf484a91ae77062">PWR_CSR1_EIWUP</a>));</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;}</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU6(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;{</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR2, <a class="code" href="group___peripheral___registers___bits___definition.html#ga978383d85db8be197da1892b223b67ab">PWR_CSR2_WUPF6</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga978383d85db8be197da1892b223b67ab">PWR_CSR2_WUPF6</a>));</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;}</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU5(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;{</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR2, <a class="code" href="group___peripheral___registers___bits___definition.html#ga36a1f553a45b09295318eb8db6b51193">PWR_CSR2_WUPF5</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga36a1f553a45b09295318eb8db6b51193">PWR_CSR2_WUPF5</a>));</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;}</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU4(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;{</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR2, <a class="code" href="group___peripheral___registers___bits___definition.html#ga77b2db21ff7703a92fcc462a771041a1">PWR_CSR2_WUPF4</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga77b2db21ff7703a92fcc462a771041a1">PWR_CSR2_WUPF4</a>));</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;}</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU3(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;{</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR2, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa772158df6f3f266a40fc11c91a1f44d">PWR_CSR2_WUPF3</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaa772158df6f3f266a40fc11c91a1f44d">PWR_CSR2_WUPF3</a>));</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;}</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU2(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;{</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR2, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4ac752e520a530f84556121ae2685f47">PWR_CSR2_WUPF2</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga4ac752e520a530f84556121ae2685f47">PWR_CSR2_WUPF2</a>));</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;}</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU1(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;{</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR2, <a class="code" href="group___peripheral___registers___bits___definition.html#ga25f6a2abbccc4b65e1b531618927e71a">PWR_CSR2_WUPF1</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga25f6a2abbccc4b65e1b531618927e71a">PWR_CSR2_WUPF1</a>));</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;}</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_SB(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;{</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR1, <a class="code" href="group___peripheral___registers___bits___definition.html#gab880a9892c2b1a88de26232503c8f94f">PWR_CSR1_SBF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gab880a9892c2b1a88de26232503c8f94f">PWR_CSR1_SBF</a>));</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;}</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVDO(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;{</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR1, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf3e9a5812547f32576265e00802de3d0">PWR_CSR1_PVDO</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaf3e9a5812547f32576265e00802de3d0">PWR_CSR1_PVDO</a>));</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;}</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_BRR(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;{</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga917228a807ef4ab126e5b185fd2bd169">PWR_CSR1_BRR</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga917228a807ef4ab126e5b185fd2bd169">PWR_CSR1_BRR</a>));</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;}</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;{</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga8d6257579bf96da986e5491d2621470e">PWR_CSR1_VOSRDY</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga8d6257579bf96da986e5491d2621470e">PWR_CSR1_VOSRDY</a>));</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;}</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_OD(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;{</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR1, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf3b7be10191e6bc802d4162c62dc8468">PWR_CSR1_ODRDY</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaf3b7be10191e6bc802d4162c62dc8468">PWR_CSR1_ODRDY</a>));</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;}</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_ODSW(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;{</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR1, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa4a09d4af8e3a928f7ff8a681c936a0a">PWR_CSR1_ODSWRDY</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaa4a09d4af8e3a928f7ff8a681c936a0a">PWR_CSR1_ODSWRDY</a>));</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;}</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_UD(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;{</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR1, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa6ab041a43cb6409a0fad59c5d0df631">PWR_CSR1_UDRDY</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaa6ab041a43cb6409a0fad59c5d0df631">PWR_CSR1_UDRDY</a>));</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;}</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_ClearFlag_SB(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;{</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code" href="group___peripheral___registers___bits___definition.html#gabb29e1cf0e35e40dec161156921ebda4">PWR_CR1_CSBF</a>);</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;}</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_ClearFlag_WU6(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;{</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR2, <a class="code" href="group___peripheral___registers___bits___definition.html#ga77b48a1337047378a70239666d09e832">PWR_CR2_CWUPF6</a>);</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;}</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_ClearFlag_WU5(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;{</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR2, <a class="code" href="group___peripheral___registers___bits___definition.html#ga59abc46294a5ef071613552a44cafbde">PWR_CR2_CWUPF5</a>);</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;}</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_ClearFlag_WU4(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;{</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR2, <a class="code" href="group___peripheral___registers___bits___definition.html#gabbb885287254afe47dfd3c7414f1bc62">PWR_CR2_CWUPF4</a>);</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;}</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_ClearFlag_WU3(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;{</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR2, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1fac69d2ae9c6d834ddcfed21cf84e78">PWR_CR2_CWUPF3</a>);</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;}</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_ClearFlag_WU2(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;{</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR2, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1e88d49d50b8be3d86b240186534ee6f">PWR_CR2_CWUPF2</a>);</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;}</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_ClearFlag_WU1(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;{</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR2, <a class="code" href="group___peripheral___registers___bits___definition.html#gad272332ffd4ed62a49df5c10caeb170c">PWR_CR2_CWUPF1</a>);</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;}</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_PWR_ClearFlag_UD(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;{</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  <a class="code" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR1, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa6ab041a43cb6409a0fad59c5d0df631">PWR_CSR1_UDRDY</a>);</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;}</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_PWR_DeInit(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(PWR) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;}</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F7xx_LL_PWR_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___peripheral___registers___bits___definition_html_ga034c9289598bc36001141083890598fa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga034c9289598bc36001141083890598fa">PWR_CR1_ODEN</a></div><div class="ttdeci">#define PWR_CR1_ODEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10173</div></div>
<div class="ttc" id="group___exported__macro_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:204</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga77b2db21ff7703a92fcc462a771041a1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga77b2db21ff7703a92fcc462a771041a1">PWR_CSR2_WUPF4</a></div><div class="ttdeci">#define PWR_CSR2_WUPF4</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10266</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf3e9a5812547f32576265e00802de3d0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf3e9a5812547f32576265e00802de3d0">PWR_CSR1_PVDO</a></div><div class="ttdeci">#define PWR_CSR1_PVDO</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10192</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa4a09d4af8e3a928f7ff8a681c936a0a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa4a09d4af8e3a928f7ff8a681c936a0a">PWR_CSR1_ODSWRDY</a></div><div class="ttdeci">#define PWR_CSR1_ODSWRDY</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10210</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3c513409a6f2017167955cb73c42654c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3c513409a6f2017167955cb73c42654c">PWR_CR1_LPUDS</a></div><div class="ttdeci">#define PWR_CR1_LPUDS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10159</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga978383d85db8be197da1892b223b67ab"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga978383d85db8be197da1892b223b67ab">PWR_CSR2_WUPF6</a></div><div class="ttdeci">#define PWR_CSR2_WUPF6</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10272</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga1fac69d2ae9c6d834ddcfed21cf84e78"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1fac69d2ae9c6d834ddcfed21cf84e78">PWR_CR2_CWUPF3</a></div><div class="ttdeci">#define PWR_CR2_CWUPF3</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10225</div></div>
<div class="ttc" id="group___exported__macro_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:200</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga59abc46294a5ef071613552a44cafbde"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga59abc46294a5ef071613552a44cafbde">PWR_CR2_CWUPF5</a></div><div class="ttdeci">#define PWR_CR2_CWUPF5</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10231</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga334af2fb57636b3d8cf484a91ae77062"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga334af2fb57636b3d8cf484a91ae77062">PWR_CSR1_EIWUP</a></div><div class="ttdeci">#define PWR_CSR1_EIWUP</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10198</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga25f6a2abbccc4b65e1b531618927e71a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga25f6a2abbccc4b65e1b531618927e71a">PWR_CSR2_WUPF1</a></div><div class="ttdeci">#define PWR_CSR2_WUPF1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10257</div></div>
<div class="ttc" id="group___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:179</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga09950f76d292eb9d01f72dd825082f1b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a></div><div class="ttdeci">#define PWR_CR1_DBP</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10153</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3a2d9c42baced6964f88a2f5b82efb0a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3a2d9c42baced6964f88a2f5b82efb0a">PWR_CR1_MRUDS</a></div><div class="ttdeci">#define PWR_CR1_MRUDS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10162</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga36a1f553a45b09295318eb8db6b51193"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga36a1f553a45b09295318eb8db6b51193">PWR_CSR2_WUPF5</a></div><div class="ttdeci">#define PWR_CSR2_WUPF5</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10269</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab542e8a04e110cf664c3f944bc90ef68"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab542e8a04e110cf664c3f944bc90ef68">PWR_CSR1_BRE</a></div><div class="ttdeci">#define PWR_CSR1_BRE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10201</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gac0de060b7b7fbbb12926c28cf5252c61"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac0de060b7b7fbbb12926c28cf5252c61">PWR_CR1_VOS</a></div><div class="ttdeci">#define PWR_CR1_VOS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10168</div></div>
<div class="ttc" id="group___exported__macro_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:192</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gabb29e1cf0e35e40dec161156921ebda4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabb29e1cf0e35e40dec161156921ebda4">PWR_CR1_CSBF</a></div><div class="ttdeci">#define PWR_CR1_CSBF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10117</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab8bf6fefe34d7c942240a31e404dd764"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab8bf6fefe34d7c942240a31e404dd764">PWR_CR1_PDDS</a></div><div class="ttdeci">#define PWR_CR1_PDDS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10114</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae462863ec79bc72219fc3e0c3180b39a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae462863ec79bc72219fc3e0c3180b39a">PWR_CR1_UDEN</a></div><div class="ttdeci">#define PWR_CR1_UDEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10179</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga07c7e0a09cbe9b8effd90818a2ee5241"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga07c7e0a09cbe9b8effd90818a2ee5241">PWR_CR1_FPDS</a></div><div class="ttdeci">#define PWR_CR1_FPDS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10156</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gabbb885287254afe47dfd3c7414f1bc62"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabbb885287254afe47dfd3c7414f1bc62">PWR_CR2_CWUPF4</a></div><div class="ttdeci">#define PWR_CR2_CWUPF4</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10228</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga1941f1f21a820b12a72299a33d60328d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1941f1f21a820b12a72299a33d60328d">PWR_CR1_PVDE</a></div><div class="ttdeci">#define PWR_CR1_PVDE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10120</div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga04651c526497822a859942b928e57f8e"><div class="ttname"><a href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a></div><div class="ttdeci">#define PWR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1602</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4ac752e520a530f84556121ae2685f47"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4ac752e520a530f84556121ae2685f47">PWR_CSR2_WUPF2</a></div><div class="ttdeci">#define PWR_CSR2_WUPF2</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10260</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf8de82702acc1034f6061ed9d70ec67f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf8de82702acc1034f6061ed9d70ec67f">PWR_CR1_PLS</a></div><div class="ttdeci">#define PWR_CR1_PLS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10123</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa6ab041a43cb6409a0fad59c5d0df631"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa6ab041a43cb6409a0fad59c5d0df631">PWR_CSR1_UDRDY</a></div><div class="ttdeci">#define PWR_CSR1_UDRDY</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10213</div></div>
<div class="ttc" id="stm32f7xx_8h_html"><div class="ttname"><a href="stm32f7xx_8h.html">stm32f7xx.h</a></div><div class="ttdoc">CMSIS STM32F7xx Device Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga1e88d49d50b8be3d86b240186534ee6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e88d49d50b8be3d86b240186534ee6f">PWR_CR2_CWUPF2</a></div><div class="ttdeci">#define PWR_CR2_CWUPF2</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10222</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga77b48a1337047378a70239666d09e832"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga77b48a1337047378a70239666d09e832">PWR_CR2_CWUPF6</a></div><div class="ttdeci">#define PWR_CR2_CWUPF6</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10234</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8d6257579bf96da986e5491d2621470e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8d6257579bf96da986e5491d2621470e">PWR_CSR1_VOSRDY</a></div><div class="ttdeci">#define PWR_CSR1_VOSRDY</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10204</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacc60f674740c4000a25b0e3e50ede47d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacc60f674740c4000a25b0e3e50ede47d">PWR_CR1_LPDS</a></div><div class="ttdeci">#define PWR_CR1_LPDS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10111</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga570acaf0a109bf1678acb3eebd7aa84b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga570acaf0a109bf1678acb3eebd7aa84b">PWR_CR1_ODSWEN</a></div><div class="ttdeci">#define PWR_CR1_ODSWEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10176</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa772158df6f3f266a40fc11c91a1f44d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa772158df6f3f266a40fc11c91a1f44d">PWR_CSR2_WUPF3</a></div><div class="ttdeci">#define PWR_CSR2_WUPF3</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10263</div></div>
<div class="ttc" id="group___exported__macro_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:196</div></div>
<div class="ttc" id="group___exported__macro_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:194</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga917228a807ef4ab126e5b185fd2bd169"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga917228a807ef4ab126e5b185fd2bd169">PWR_CSR1_BRR</a></div><div class="ttdeci">#define PWR_CSR1_BRR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10195</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad272332ffd4ed62a49df5c10caeb170c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad272332ffd4ed62a49df5c10caeb170c">PWR_CR2_CWUPF1</a></div><div class="ttdeci">#define PWR_CR2_CWUPF1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10219</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf3b7be10191e6bc802d4162c62dc8468"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf3b7be10191e6bc802d4162c62dc8468">PWR_CSR1_ODRDY</a></div><div class="ttdeci">#define PWR_CSR1_ODRDY</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10207</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab880a9892c2b1a88de26232503c8f94f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab880a9892c2b1a88de26232503c8f94f">PWR_CSR1_SBF</a></div><div class="ttdeci">#define PWR_CSR1_SBF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10189</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_397d9aeee4af8edecac90968d93b57df.html">external</a></li><li class="navelem"><a class="el" href="dir_d44dc8085d5faa6a792c35ee8daf1893.html">STM32F7xx_HAL_Drivers</a></li><li class="navelem"><a class="el" href="dir_ad8ec080499984a8e3c23a7affdafd94.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f7xx__ll__pwr_8h.html">stm32f7xx_ll_pwr.h</a></li>
    <li class="footer">Generated on Sat Jul 4 2020 00:00:30 for GT RoboCup SSL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
