<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv</a>
time_elapsed: 0.087s
ram usage: 11644 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:1</a>: Unsupported: Ranges ignored in port-lists
module mh16([5:0] x, wire y);
                  ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:23</a>: syntax error, unexpected &#39;.&#39;, expecting &#39;[&#39;
module mh22 (input wire integer p_a, .p_b(s_b), p_c);
                                     ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p705.sv:25</a>: syntax error, unexpected endmodule
endmodule
^~~~~~~~~
%Error: Exiting due to 3 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>