0.6
2019.1
May 24 2019
15:06:07
H:/VIVA_PROJ/SRL_2/SRC/SRL_BIT.sv,1714645122,systemVerilog,,H:/VIVA_PROJ/SRL_2/SRC/SRL_BUS.sv,,SRL_BIT,,,,,,,,
H:/VIVA_PROJ/SRL_2/SRC/SRL_BUS.sv,1714645700,systemVerilog,,H:/VIVA_PROJ/SRL_2/TB/SRL_BUS_tb.sv,,SRL_BUS,,,,,,,,
H:/VIVA_PROJ/SRL_2/SRL_2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
H:/VIVA_PROJ/SRL_2/TB/SRL_BUS_tb.sv,1714645952,systemVerilog,,,,SRL_BUS_tb,,,,,,,,
