{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735747263774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735747263775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  1 19:01:03 2025 " "Processing started: Wed Jan  1 19:01:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735747263775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1735747263775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SSOOO_CPU -c SSOOO_CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SSOOO_CPU -c SSOOO_CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1735747263775 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1735747264269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1735747264269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssooo_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file ssooo_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSOOO_Sim " "Found entity 1: SSOOO_Sim" {  } { { "SSOOO_Sim.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747272421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1735747272421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SSOOO_Sim " "Elaborating entity \"SSOOO_Sim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1735747272455 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk SSOOO_Sim.v(40) " "Verilog HDL warning at SSOOO_Sim.v(40): assignments to clk create a combinational loop" {  } { { "SSOOO_Sim.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v" 40 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1735747272456 "|SSOOO_Sim"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "SSOOO_Sim.v(50) " "Verilog HDL warning at SSOOO_Sim.v(50): ignoring unsupported system task" {  } { { "SSOOO_Sim.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v" 50 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1735747272456 "|SSOOO_Sim"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "SSOOO_Sim.v(51) " "Verilog HDL warning at SSOOO_Sim.v(51): ignoring unsupported system task" {  } { { "SSOOO_Sim.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v" 51 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1735747272456 "|SSOOO_Sim"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Number of cycles consumed:           0 SSOOO_Sim.v(58) " "Verilog HDL Display System Task info at SSOOO_Sim.v(58): Number of cycles consumed:           0" {  } { { "SSOOO_Sim.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v" 58 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735747272456 "|SSOOO_Sim"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "SSOOO_Sim.v(59) " "Verilog HDL warning at SSOOO_Sim.v(59): ignoring unsupported system task" {  } { { "SSOOO_Sim.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v" 59 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1735747272456 "|SSOOO_Sim"}
{ "Warning" "WSGN_SEARCH_FILE" "ssooo_cpu.v 1 1 " "Using design file ssooo_cpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SSOOO_CPU " "Found entity 1: SSOOO_CPU" {  } { { "ssooo_cpu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747272476 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747272476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FU_Branch_Decision ssooo_cpu.v(225) " "Verilog HDL Implicit Net warning at ssooo_cpu.v(225): created implicit net for \"FU_Branch_Decision\"" {  } { { "ssooo_cpu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 225 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1735747272476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSOOO_CPU SSOOO_CPU:cpu " "Elaborating entity \"SSOOO_CPU\" for hierarchy \"SSOOO_CPU:cpu\"" {  } { { "SSOOO_Sim.v" "cpu" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747272477 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ROB_HLT ssooo_cpu.v(156) " "Verilog HDL or VHDL warning at ssooo_cpu.v(156): object \"ROB_HLT\" assigned a value but never read" {  } { { "ssooo_cpu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735747272482 "|SSOOO_Sim|SSOOO_CPU:cpu"}
{ "Warning" "WSGN_SEARCH_FILE" "pc_register.v 1 1 " "Using design file pc_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "pc_register.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/pc_register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747272502 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747272502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_register SSOOO_CPU:cpu\|PC_register:pcreg " "Elaborating entity \"PC_register\" for hierarchy \"SSOOO_CPU:cpu\|PC_register:pcreg\"" {  } { { "ssooo_cpu.v" "pcreg" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747272502 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instruction queue/instq.v 1 1 " "Using design file instruction queue/instq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InstQ " "Found entity 1: InstQ" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747272530 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747272530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstQ SSOOO_CPU:cpu\|InstQ:instq " "Elaborating entity \"InstQ\" for hierarchy \"SSOOO_CPU:cpu\|InstQ:instq\"" {  } { { "ssooo_cpu.v" "instq" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747272531 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.data_a 0 instq.v(14) " "Net \"InstMem.data_a\" at instq.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1735747272532 "|SSOOO_Sim|SSOOO_CPU:cpu|InstQ:instq"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.waddr_a 0 instq.v(14) " "Net \"InstMem.waddr_a\" at instq.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1735747272533 "|SSOOO_Sim|SSOOO_CPU:cpu|InstQ:instq"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.we_a 0 instq.v(14) " "Net \"InstMem.we_a\" at instq.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1735747272533 "|SSOOO_Sim|SSOOO_CPU:cpu|InstQ:instq"}
{ "Warning" "WSGN_SEARCH_FILE" "register file/regfile.v 1 1 " "Using design file register file/regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "regfile.v" "" { Text "d:/github repos/josdc-silicore/ssooo/register file/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747272554 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747272554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile SSOOO_CPU:cpu\|RegFile:regfile " "Elaborating entity \"RegFile\" for hierarchy \"SSOOO_CPU:cpu\|RegFile:regfile\"" {  } { { "ssooo_cpu.v" "regfile" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747272555 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(37) " "Verilog HDL Always Construct warning at regfile.v(37): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "d:/github repos/josdc-silicore/ssooo/register file/regfile.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735747272565 "|SSOOO_Sim|SSOOO_CPU:cpu|RegFile:regfile"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rob.v(184) " "Verilog HDL information at rob.v(184): always construct contains both blocking and non-blocking assignments" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 184 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1735747272587 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reorder buffer/rob.v 1 1 " "Using design file reorder buffer/rob.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROB " "Found entity 1: ROB" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747272587 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747272587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROB SSOOO_CPU:cpu\|ROB:rob " "Elaborating entity \"ROB\" for hierarchy \"SSOOO_CPU:cpu\|ROB:rob\"" {  } { { "ssooo_cpu.v" "rob" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747272589 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rob.v(141) " "Verilog HDL assignment warning at rob.v(141): truncated value with size 32 to match size of target (5)" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1735747272602 "|SSOOO_Sim|SSOOO_CPU:cpu|ROB:rob"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rob.v(220) " "Verilog HDL assignment warning at rob.v(220): truncated value with size 32 to match size of target (5)" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1735747272602 "|SSOOO_Sim|SSOOO_CPU:cpu|ROB:rob"}
{ "Warning" "WSGN_SEARCH_FILE" "functional unit/alu_oper.v 1 1 " "Using design file functional unit/alu_oper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_OPER " "Found entity 1: ALU_OPER" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747272622 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747272622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_OPER SSOOO_CPU:cpu\|ALU_OPER:alu_op " "Elaborating entity \"ALU_OPER\" for hierarchy \"SSOOO_CPU:cpu\|ALU_OPER:alu_op\"" {  } { { "ssooo_cpu.v" "alu_op" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747272623 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_oper.v(25) " "Verilog HDL Case Statement warning at alu_oper.v(25): incomplete case statement has no default case item" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1735747272624 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_OP alu_oper.v(25) " "Verilog HDL Always Construct warning at alu_oper.v(25): inferring latch(es) for variable \"ALU_OP\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1735747272624 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[0\] alu_oper.v(25) " "Inferred latch for \"ALU_OP\[0\]\" at alu_oper.v(25)" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272624 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[1\] alu_oper.v(25) " "Inferred latch for \"ALU_OP\[1\]\" at alu_oper.v(25)" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272624 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[2\] alu_oper.v(25) " "Inferred latch for \"ALU_OP\[2\]\" at alu_oper.v(25)" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272624 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[3\] alu_oper.v(25) " "Inferred latch for \"ALU_OP\[3\]\" at alu_oper.v(25)" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272624 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rs.v(89) " "Verilog HDL information at rs.v(89): always construct contains both blocking and non-blocking assignments" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 89 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1735747272647 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reservation station/rs.v 1 1 " "Using design file reservation station/rs.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RS " "Found entity 1: RS" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747272648 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747272648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS SSOOO_CPU:cpu\|RS:rs " "Elaborating entity \"RS\" for hierarchy \"SSOOO_CPU:cpu\|RS:rs\"" {  } { { "ssooo_cpu.v" "rs" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747272649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(92) " "Verilog HDL assignment warning at rs.v(92): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1735747272669 "|SSOOO_Sim|SSOOO_CPU:cpu|RS:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(109) " "Verilog HDL assignment warning at rs.v(109): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1735747272670 "|SSOOO_Sim|SSOOO_CPU:cpu|RS:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(136) " "Verilog HDL assignment warning at rs.v(136): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1735747272670 "|SSOOO_Sim|SSOOO_CPU:cpu|RS:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(177) " "Verilog HDL assignment warning at rs.v(177): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1735747272670 "|SSOOO_Sim|SSOOO_CPU:cpu|RS:rs"}
{ "Warning" "WSGN_SEARCH_FILE" "functional unit/alu.v 1 1 " "Using design file functional unit/alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747272690 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747272690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU SSOOO_CPU:cpu\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"SSOOO_CPU:cpu\|ALU:alu\"" {  } { { "ssooo_cpu.v" "alu" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747272690 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(37) " "Verilog HDL Case Statement warning at alu.v(37): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1735747272692 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Reg_res alu.v(37) " "Verilog HDL Always Construct warning at alu.v(37): inferring latch(es) for variable \"Reg_res\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1735747272692 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[0\] alu.v(37) " "Inferred latch for \"Reg_res\[0\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272692 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[1\] alu.v(37) " "Inferred latch for \"Reg_res\[1\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272692 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[2\] alu.v(37) " "Inferred latch for \"Reg_res\[2\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272692 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[3\] alu.v(37) " "Inferred latch for \"Reg_res\[3\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272692 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[4\] alu.v(37) " "Inferred latch for \"Reg_res\[4\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272692 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[5\] alu.v(37) " "Inferred latch for \"Reg_res\[5\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272692 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[6\] alu.v(37) " "Inferred latch for \"Reg_res\[6\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272692 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[7\] alu.v(37) " "Inferred latch for \"Reg_res\[7\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272692 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[8\] alu.v(37) " "Inferred latch for \"Reg_res\[8\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272692 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[9\] alu.v(37) " "Inferred latch for \"Reg_res\[9\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272692 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[10\] alu.v(37) " "Inferred latch for \"Reg_res\[10\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272692 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[11\] alu.v(37) " "Inferred latch for \"Reg_res\[11\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272692 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[12\] alu.v(37) " "Inferred latch for \"Reg_res\[12\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272692 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[13\] alu.v(37) " "Inferred latch for \"Reg_res\[13\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272692 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[14\] alu.v(37) " "Inferred latch for \"Reg_res\[14\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272692 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[15\] alu.v(37) " "Inferred latch for \"Reg_res\[15\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272692 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[16\] alu.v(37) " "Inferred latch for \"Reg_res\[16\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272692 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[17\] alu.v(37) " "Inferred latch for \"Reg_res\[17\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272692 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[18\] alu.v(37) " "Inferred latch for \"Reg_res\[18\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272692 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[19\] alu.v(37) " "Inferred latch for \"Reg_res\[19\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272693 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[20\] alu.v(37) " "Inferred latch for \"Reg_res\[20\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272693 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[21\] alu.v(37) " "Inferred latch for \"Reg_res\[21\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272693 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[22\] alu.v(37) " "Inferred latch for \"Reg_res\[22\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272693 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[23\] alu.v(37) " "Inferred latch for \"Reg_res\[23\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272693 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[24\] alu.v(37) " "Inferred latch for \"Reg_res\[24\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272693 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[25\] alu.v(37) " "Inferred latch for \"Reg_res\[25\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272693 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[26\] alu.v(37) " "Inferred latch for \"Reg_res\[26\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272693 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[27\] alu.v(37) " "Inferred latch for \"Reg_res\[27\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272693 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[28\] alu.v(37) " "Inferred latch for \"Reg_res\[28\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272693 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[29\] alu.v(37) " "Inferred latch for \"Reg_res\[29\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272693 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[30\] alu.v(37) " "Inferred latch for \"Reg_res\[30\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272693 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[31\] alu.v(37) " "Inferred latch for \"Reg_res\[31\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1735747272693 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Warning" "WSGN_SEARCH_FILE" "common data bus/cdb.v 1 1 " "Using design file common data bus/cdb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CDB " "Found entity 1: CDB" {  } { { "cdb.v" "" { Text "d:/github repos/josdc-silicore/ssooo/common data bus/cdb.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747272713 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747272713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CDB SSOOO_CPU:cpu\|CDB:cdb " "Elaborating entity \"CDB\" for hierarchy \"SSOOO_CPU:cpu\|CDB:cdb\"" {  } { { "ssooo_cpu.v" "cdb" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747272714 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addressunit&ld_st buffer/addressunit.v 1 1 " "Using design file addressunit&ld_st buffer/addressunit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AddressUnit " "Found entity 1: AddressUnit" {  } { { "addressunit.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/addressunit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747272734 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747272734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressUnit SSOOO_CPU:cpu\|AddressUnit:AU " "Elaborating entity \"AddressUnit\" for hierarchy \"SSOOO_CPU:cpu\|AddressUnit:AU\"" {  } { { "ssooo_cpu.v" "AU" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747272734 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ldstbuffer.v(115) " "Verilog HDL information at ldstbuffer.v(115): always construct contains both blocking and non-blocking assignments" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 115 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1735747272757 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addressunit&ld_st buffer/ldstbuffer.v 1 1 " "Using design file addressunit&ld_st buffer/ldstbuffer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LdStBuffer " "Found entity 1: LdStBuffer" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747272757 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747272757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LdStBuffer SSOOO_CPU:cpu\|LdStBuffer:ldstbuffer " "Elaborating entity \"LdStBuffer\" for hierarchy \"SSOOO_CPU:cpu\|LdStBuffer:ldstbuffer\"" {  } { { "ssooo_cpu.v" "ldstbuffer" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747272758 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k ldstbuffer.v(175) " "Verilog HDL or VHDL warning at ldstbuffer.v(175): object \"k\" assigned a value but never read" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1735747272761 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ldstbuffer.v(117) " "Verilog HDL assignment warning at ldstbuffer.v(117): truncated value with size 32 to match size of target (5)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1735747272763 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ldstbuffer.v(123) " "Verilog HDL assignment warning at ldstbuffer.v(123): truncated value with size 32 to match size of target (5)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1735747272764 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ldstbuffer.v(150) " "Verilog HDL assignment warning at ldstbuffer.v(150): truncated value with size 32 to match size of target (5)" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1735747272774 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Reg_Write_Data_test ldstbuffer.v(51) " "Output port \"Reg_Write_Data_test\" at ldstbuffer.v(51) has no driver" {  } { { "ldstbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/ldstbuffer.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1735747272814 "|SSOOO_Sim|SSOOO_CPU:cpu|LdStBuffer:ldstbuffer"}
{ "Warning" "WSGN_SEARCH_FILE" "memory unit/dm.v 1 1 " "Using design file memory unit/dm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "dm.v" "" { Text "d:/github repos/josdc-silicore/ssooo/memory unit/dm.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735747273094 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1735747273094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM SSOOO_CPU:cpu\|DM:datamemory " "Elaborating entity \"DM\" for hierarchy \"SSOOO_CPU:cpu\|DM:datamemory\"" {  } { { "ssooo_cpu.v" "datamemory" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/ssooo_cpu.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1735747273094 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "SSOOO_Sim.v" "clk" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735747273686 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1735747273686 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1735747274084 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.map.smsg " "Generated suppressed messages file D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1735747274114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735747274127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan  1 19:01:14 2025 " "Processing ended: Wed Jan  1 19:01:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735747274127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735747274127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735747274127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1735747274127 ""}
