// Seed: 1305599853
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3,
    output logic sample,
    input logic id_5,
    input logic id_6,
    output id_7,
    output id_8,
    output id_9
);
  assign id_1 = 1'b0;
  type_14(
      (id_8), 1
  );
  assign id_9 = id_2;
endmodule
