// Seed: 1017016827
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  initial $clog2(79);
  ;
endmodule
module module_1 #(
    parameter id_13 = 32'd34,
    parameter id_14 = 32'd90
) (
    output wire id_0,
    input supply1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri id_5,
    input supply0 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply0 id_9,
    input wor id_10,
    input wor id_11,
    output wire id_12,
    input supply0 _id_13,
    input tri0 _id_14
    , id_18,
    output wire id_15,
    output tri id_16
);
  wire id_19, id_20;
  xor primCall (id_15, id_8, id_4, id_18, id_11, id_9, id_1, id_10, id_7, id_19, id_6, id_5);
  module_0 modCall_1 (
      id_18,
      id_19,
      id_18,
      id_20,
      id_20
  );
  logic [id_13  &  id_14 : -1] id_21;
  ;
endmodule
