0.7
2020.2
Jun 10 2021
19:45:28
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/04-hardware-desc-lang/11_exercises/11_exercises.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/04-hardware-desc-lang/11_exercises/11_exercises.srcs/sim_1/new/exercise3_tb.sv,1633694426,systemVerilog,,,,exercise3_tb,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/04-hardware-desc-lang/11_exercises/11_exercises.srcs/sources_1/new/exercise3.sv,1633688959,systemVerilog,,/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/04-hardware-desc-lang/11_exercises/11_exercises.srcs/sim_1/new/exercise3_tb.sv,,exercise3,,uvm,,,,,,
