{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700183192608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700183192609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 22:06:32 2023 " "Processing started: Thu Nov 16 22:06:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700183192609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700183192609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controller -c controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off controller -c controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700183192609 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700183192839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700183192839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-ctrl_arch " "Found design unit 1: controller-ctrl_arch" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700183202597 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700183202597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700183202597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700183202621 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "avg controller.vhd(12) " "VHDL Signal Declaration warning at controller.vhd(12): used implicit default value for signal \"avg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700183202622 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(42) " "VHDL Process Statement warning at controller.vhd(42): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700183202622 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(45) " "VHDL Process Statement warning at controller.vhd(45): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700183202622 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(48) " "VHDL Process Statement warning at controller.vhd(48): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700183202622 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "at controller.vhd(53) " "VHDL Process Statement warning at controller.vhd(53): signal \"at\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700183202622 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(54) " "VHDL Process Statement warning at controller.vhd(54): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700183202622 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sat controller.vhd(55) " "VHDL Process Statement warning at controller.vhd(55): signal \"sat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700183202622 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(57) " "VHDL Process Statement warning at controller.vhd(57): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700183202622 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sat controller.vhd(58) " "VHDL Process Statement warning at controller.vhd(58): signal \"sat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sat controller.vhd(61) " "VHDL Process Statement warning at controller.vhd(61): signal \"sat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "at controller.vhd(65) " "VHDL Process Statement warning at controller.vhd(65): signal \"at\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(66) " "VHDL Process Statement warning at controller.vhd(66): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sat controller.vhd(67) " "VHDL Process Statement warning at controller.vhd(67): signal \"sat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(69) " "VHDL Process Statement warning at controller.vhd(69): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sat controller.vhd(70) " "VHDL Process Statement warning at controller.vhd(70): signal \"sat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cv controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): signal \"cv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sat controller.vhd(73) " "VHDL Process Statement warning at controller.vhd(73): signal \"sat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sat controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"sat\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cv controller.vhd(31) " "VHDL Process Statement warning at controller.vhd(31): inferring latch(es) for signal or variable \"cv\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "t controller.vhd(11) " "Output port \"t\" at controller.vhd(11) has no driver" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mc controller.vhd(11) " "Output port \"mc\" at controller.vhd(11) has no driver" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv\[0\] controller.vhd(31) " "Inferred latch for \"cv\[0\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cv\[1\] controller.vhd(31) " "Inferred latch for \"cv\[1\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sat\[0\] controller.vhd(31) " "Inferred latch for \"sat\[0\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sat\[1\] controller.vhd(31) " "Inferred latch for \"sat\[1\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sat\[2\] controller.vhd(31) " "Inferred latch for \"sat\[2\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sat\[3\] controller.vhd(31) " "Inferred latch for \"sat\[3\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sat\[4\] controller.vhd(31) " "Inferred latch for \"sat\[4\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sat\[5\] controller.vhd(31) " "Inferred latch for \"sat\[5\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sat\[6\] controller.vhd(31) " "Inferred latch for \"sat\[6\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sat\[7\] controller.vhd(31) " "Inferred latch for \"sat\[7\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sat\[8\] controller.vhd(31) " "Inferred latch for \"sat\[8\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sat\[9\] controller.vhd(31) " "Inferred latch for \"sat\[9\]\" at controller.vhd(31)" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700183202623 "|controller"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sat\[0\] " "Latch sat\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA as.S1 " "Ports D and ENA on the latch are fed by the same signal as.S1" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700183202936 ""}  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700183202936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sat\[1\] " "Latch sat\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA as.S1 " "Ports D and ENA on the latch are fed by the same signal as.S1" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700183202937 ""}  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700183202937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sat\[2\] " "Latch sat\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA as.S1 " "Ports D and ENA on the latch are fed by the same signal as.S1" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700183202937 ""}  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700183202937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sat\[3\] " "Latch sat\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA as.S1 " "Ports D and ENA on the latch are fed by the same signal as.S1" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700183202937 ""}  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700183202937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sat\[4\] " "Latch sat\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA as.S1 " "Ports D and ENA on the latch are fed by the same signal as.S1" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700183202937 ""}  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700183202937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sat\[5\] " "Latch sat\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA as.S1 " "Ports D and ENA on the latch are fed by the same signal as.S1" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700183202937 ""}  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700183202937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sat\[6\] " "Latch sat\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA as.S1 " "Ports D and ENA on the latch are fed by the same signal as.S1" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700183202937 ""}  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700183202937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sat\[7\] " "Latch sat\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA as.S1 " "Ports D and ENA on the latch are fed by the same signal as.S1" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700183202937 ""}  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700183202937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sat\[8\] " "Latch sat\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA as.S1 " "Ports D and ENA on the latch are fed by the same signal as.S1" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700183202937 ""}  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700183202937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sat\[9\] " "Latch sat\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA as.S1 " "Ports D and ENA on the latch are fed by the same signal as.S1" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700183202938 ""}  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700183202938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cv\[1\] " "Latch cv\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cv\[1\] " "Ports D and ENA on the latch are fed by the same signal cv\[1\]" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700183202938 ""}  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700183202938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cv\[0\] " "Latch cv\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cv\[1\] " "Ports D and ENA on the latch are fed by the same signal cv\[1\]" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700183202938 ""}  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700183202938 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "t\[0\] GND " "Pin \"t\[0\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700183202967 "|controller|t[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t\[1\] GND " "Pin \"t\[1\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700183202967 "|controller|t[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t\[2\] GND " "Pin \"t\[2\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700183202967 "|controller|t[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t\[3\] GND " "Pin \"t\[3\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700183202967 "|controller|t[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t\[4\] GND " "Pin \"t\[4\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700183202967 "|controller|t[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t\[5\] GND " "Pin \"t\[5\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700183202967 "|controller|t[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t\[6\] GND " "Pin \"t\[6\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700183202967 "|controller|t[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t\[7\] GND " "Pin \"t\[7\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700183202967 "|controller|t[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t\[8\] GND " "Pin \"t\[8\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700183202967 "|controller|t[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t\[9\] GND " "Pin \"t\[9\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700183202967 "|controller|t[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mc\[0\] GND " "Pin \"mc\[0\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700183202967 "|controller|mc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mc\[1\] GND " "Pin \"mc\[1\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700183202967 "|controller|mc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mc\[2\] GND " "Pin \"mc\[2\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700183202967 "|controller|mc[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mc\[3\] GND " "Pin \"mc\[3\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700183202967 "|controller|mc[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mc\[4\] GND " "Pin \"mc\[4\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700183202967 "|controller|mc[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mc\[5\] GND " "Pin \"mc\[5\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700183202967 "|controller|mc[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mc\[6\] GND " "Pin \"mc\[6\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700183202967 "|controller|mc[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mc\[7\] GND " "Pin \"mc\[7\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700183202967 "|controller|mc[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mc\[8\] GND " "Pin \"mc\[8\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700183202967 "|controller|mc[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mc\[9\] GND " "Pin \"mc\[9\]\" is stuck at GND" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700183202967 "|controller|mc[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avg GND " "Pin \"avg\" is stuck at GND" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700183202967 "|controller|avg"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700183202967 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700183203029 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700183203642 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700183203642 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700183203671 "|controller|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700183203671 "|controller|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700183203671 "|controller|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700183203671 "|controller|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700183203671 "|controller|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[4\] " "No output dependent on input pin \"A\[4\]\"" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700183203671 "|controller|A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[5\] " "No output dependent on input pin \"A\[5\]\"" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700183203671 "|controller|A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[6\] " "No output dependent on input pin \"A\[6\]\"" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700183203671 "|controller|A[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[7\] " "No output dependent on input pin \"A\[7\]\"" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700183203671 "|controller|A[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[8\] " "No output dependent on input pin \"A\[8\]\"" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700183203671 "|controller|A[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[9\] " "No output dependent on input pin \"A\[9\]\"" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700183203671 "|controller|A[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[10\] " "No output dependent on input pin \"A\[10\]\"" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700183203671 "|controller|A[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[11\] " "No output dependent on input pin \"A\[11\]\"" {  } { { "controller.vhd" "" { Text "E:/intelFPGA_lite/22.1std/Controller/controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700183203671 "|controller|A[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700183203671 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "186 " "Implemented 186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700183203672 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700183203672 ""} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Implemented 134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700183203672 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700183203672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700183203692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 22:06:43 2023 " "Processing ended: Thu Nov 16 22:06:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700183203692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700183203692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700183203692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700183203692 ""}
