// Seed: 1962084394
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    output id_3,
    input id_4
);
  assign id_0 = 1;
endmodule
