#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Mon Jun 22 16:13:10 2015
# Process ID: 4672
# Log file: D:/study/embled/project_BOSS_4/project_BOSS_4.runs/synth_2/design_1_wrapper.vds
# Journal file: D:/study/embled/project_BOSS_4/project_BOSS_4.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z010clg400-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# set_property ip_repo_paths D:/study/embled/ip_repo/led_ip1_1.0 [current_fileset]
# add_files D:/study/embled/project_BOSS_4/project_BOSS_4.srcs/sources_1/bd/design_1/design_1.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/study/embled/ip_repo/led_ip1_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/tools/Vivado/2014.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 223.316 ; gain = 46.613
# set_property used_in_implementation false [get_files -all d:/study/embled/project_BOSS_4/project_BOSS_4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all d:/study/embled/project_BOSS_4/project_BOSS_4.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/study/embled/project_BOSS_4/project_BOSS_4.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc]
# set_property used_in_implementation false [get_files -all d:/study/embled/project_BOSS_4/project_BOSS_4.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all d:/study/embled/project_BOSS_4/project_BOSS_4.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc]
# set_property used_in_implementation false [get_files -all d:/study/embled/project_BOSS_4/project_BOSS_4.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/study/embled/project_BOSS_4/project_BOSS_4.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc]
# set_property used_in_implementation false [get_files -all d:/study/embled/project_BOSS_4/project_BOSS_4.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/study/embled/project_BOSS_4/project_BOSS_4.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/study/embled/project_BOSS_4/project_BOSS_4.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4.xdc]
# set_property used_in_implementation false [get_files -all d:/study/embled/project_BOSS_4/project_BOSS_4.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4_board.xdc]
# set_property used_in_implementation false [get_files -all d:/study/embled/project_BOSS_4/project_BOSS_4.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/study/embled/project_BOSS_4/project_BOSS_4.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/study/embled/project_BOSS_4/project_BOSS_4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/study/embled/project_BOSS_4/project_BOSS_4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/study/embled/project_BOSS_4/project_BOSS_4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/study/embled/project_BOSS_4/project_BOSS_4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc]
# set_property used_in_implementation false [get_files -all D:/study/embled/project_BOSS_4/project_BOSS_4.srcs/sources_1/bd/design_1/design_1_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files D:/study/embled/project_BOSS_4/project_BOSS_4.srcs/sources_1/bd/design_1/design_1.bd]
# read_verilog -library xil_defaultlib D:/study/embled/project_BOSS_4/project_BOSS_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/study/embled/project_BOSS_4/project_BOSS_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v]
# read_xdc D:/study/embled/project_BOSS_4/project_BOSS_4.srcs/constrs_1/imports/lab2/lab2.xdc
# set_property used_in_implementation false [get_files D:/study/embled/project_BOSS_4/project_BOSS_4.srcs/constrs_1/imports/lab2/lab2.xdc]
# read_xdc D:/study/embled/project_BOSS_4/project_BOSS_4.srcs/constrs_1/imports/lab3/lab4_system.xdc
# set_property used_in_implementation false [get_files D:/study/embled/project_BOSS_4/project_BOSS_4.srcs/constrs_1/imports/lab3/lab4_system.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir D:/study/embled/project_BOSS_4/project_BOSS_4.cache/wt [current_project]
# set_property parent.project_dir D:/study/embled/project_BOSS_4 [current_project]
# catch { write_hwdef -file design_1_wrapper.hwdef }
# synth_design -top design_1_wrapper -part xc7z010clg400-1
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 282.977 ; gain = 151.832
---------------------------------------------------------------------------------
