
*** Running vivado
    with args -log design_1_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cnn_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_cnn_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2019/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25032 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 837.105 ; gain = 180.578
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_cnn_0_0' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/synth/design_1_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn.v:12]
	Parameter ap_ST_fsm_state1 bound to: 33'b000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 33'b000000000000000000000000000000010 
	Parameter ap_ST_fsm_state11 bound to: 33'b000000000000000000000000000000100 
	Parameter ap_ST_fsm_state12 bound to: 33'b000000000000000000000000000001000 
	Parameter ap_ST_fsm_state13 bound to: 33'b000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 33'b000000000000000000000000000100000 
	Parameter ap_ST_fsm_state21 bound to: 33'b000000000000000000000000001000000 
	Parameter ap_ST_fsm_state22 bound to: 33'b000000000000000000000000010000000 
	Parameter ap_ST_fsm_state23 bound to: 33'b000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 33'b000000000000000000000001000000000 
	Parameter ap_ST_fsm_state32 bound to: 33'b000000000000000000000010000000000 
	Parameter ap_ST_fsm_state33 bound to: 33'b000000000000000000000100000000000 
	Parameter ap_ST_fsm_state34 bound to: 33'b000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 33'b000000000000000000010000000000000 
	Parameter ap_ST_fsm_state37 bound to: 33'b000000000000000000100000000000000 
	Parameter ap_ST_fsm_state38 bound to: 33'b000000000000000001000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 33'b000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 33'b000000000000000100000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 33'b000000000000001000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 33'b000000000000010000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 33'b000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 33'b000000000001000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 33'b000000000010000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 33'b000000000100000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 33'b000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp6_stage0 bound to: 33'b000000010000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 33'b000000100000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 33'b000001000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 33'b000010000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 33'b000100000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 33'b001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp7_stage0 bound to: 33'b010000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 33'b100000000000000000000000000000000 
	Parameter C_S_AXI_CRTL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn.v:132]
INFO: [Synth 8-6157] synthesizing module 'cnn_CRTL_BUS_s_axi' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_CRTL_BUS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_CRTL_BUS_s_axi.v:184]
INFO: [Synth 8-6155] done synthesizing module 'cnn_CRTL_BUS_s_axi' (1#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_CRTL_BUS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_input_bxn' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_input_bxn.v:52]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_input_bxn_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_input_bxn.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 100 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_input_bxn.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_input_bxn_ram' (2#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_input_bxn.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_input_bxn' (3#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_input_bxn.v:52]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_input_byn' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_input_byn.v:52]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 90 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_input_byn_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_input_byn.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 90 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_input_byn.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_input_byn_ram' (4#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_input_byn.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_input_byn' (5#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_input_byn.v:52]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_input_bBo' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_input_bBo.v:52]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 81 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_input_bBo_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_input_bBo.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 81 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_input_bBo.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_input_bBo_ram' (6#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_input_bBo.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_input_bBo' (7#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_input_bBo.v:52]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_out_0_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_out_0_V.v:40]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 1352 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_out_0_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_out_0_V.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1352 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_out_0_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_out_0_V_ram' (8#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_out_0_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_out_0_V' (9#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_out_0_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_out_c_bGp' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_out_c_bGp.v:52]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 156 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_out_c_bGp_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_out_c_bGp.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 156 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_out_c_bGp.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_out_c_bGp_ram' (10#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_out_c_bGp.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_out_c_bGp' (11#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_1_out_c_bGp.v:52]
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_1_oub6t' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_1_oub6t.v:40]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 78 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_1_oub6t_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_1_oub6t.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 78 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_1_oub6t.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_1_oub6t_ram' (12#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_1_oub6t.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_1_oub6t' (13#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_1_oub6t.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_1_oucjv' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_1_oucjv.v:40]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_1_oucjv_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_1_oucjv.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_1_oucjv.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_1_oucjv_ram' (14#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_1_oucjv.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_1_oucjv' (15#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_1_oucjv.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_1_oucpw' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_1_oucpw.v:40]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_1_oucpw_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_1_oucpw.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_1_oucpw.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_1_oucpw_ram' (16#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_1_oucpw.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_1_oucpw' (17#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_1_oucpw.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_1_oucHz' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_1_oucHz.v:40]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_1_oucHz_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_1_oucHz.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_1_oucHz.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_1_oucHz_ram' (18#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_1_oucHz.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_1_oucHz' (19#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_1_oucHz.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_2_out_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_2_out_V.v:40]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 1936 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_2_out_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_2_out_V.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1936 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_2_out_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_2_out_V_ram' (20#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_2_out_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_2_out_V' (21#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_conv_2_out_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_2_oueNU' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_2_oueNU.v:56]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_2_oueNU_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_2_oueNU.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_2_oueNU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_2_oueNU_ram' (22#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_2_oueNU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_2_oueNU' (23#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_2_oueNU.v:56]
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_2_oueOU' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_2_oueOU.v:40]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_2_oueOU_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_2_oueOU.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_2_oueOU.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_2_oueOU_ram' (24#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_2_oueOU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_2_oueOU' (25#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_max_pool_2_oueOU.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_flat_array_c_ePU' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_flat_array_c_ePU.v:52]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_flat_array_c_ePU_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_flat_array_c_ePU.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_flat_array_c_ePU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_flat_array_c_ePU_ram' (26#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_flat_array_c_ePU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_flat_array_c_ePU' (27#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_flat_array_c_ePU.v:52]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_out_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_dense_1_out_V.v:40]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_out_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_dense_1_out_V.v:6]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 50 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_dense_1_out_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_out_V_ram' (28#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_dense_1_out_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_out_V' (29#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_dense_1_out_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_out_cfeY' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_dense_1_out_cfeY.v:52]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_out_cfeY_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_dense_1_out_cfeY.v:6]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_dense_1_out_cfeY.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_out_cfeY_ram' (30#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_dense_1_out_cfeY.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_out_cfeY' (31#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_dense_1_out_cfeY.v:52]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_out_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_dense_2_out_V.v:52]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_out_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_dense_2_out_V.v:6]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 30 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_dense_2_out_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_out_V_ram' (32#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_dense_2_out_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_out_V' (33#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_dense_2_out_V.v:52]
INFO: [Synth 8-6157] synthesizing module 'cnn_prediction_V' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_prediction_V.v:40]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_prediction_V_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_prediction_V.v:6]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_prediction_V.v:19]
INFO: [Synth 8-6155] done synthesizing module 'cnn_prediction_V_ram' (34#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_prediction_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_prediction_V' (35#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_prediction_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'conv_2' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state22 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:476]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiibs' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiibs.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiibs_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiibs.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiibs.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiibs_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiibs.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiibs_rom' (36#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiibs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiibs' (37#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiibs.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weijbC' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weijbC.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weijbC_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weijbC.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weijbC.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weijbC_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weijbC.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weijbC_rom' (38#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weijbC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weijbC' (39#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weijbC.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weikbM' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weikbM.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weikbM_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weikbM.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weikbM.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weikbM_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weikbM.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weikbM_rom' (40#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weikbM.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weikbM' (41#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weikbM.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weilbW' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weilbW.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weilbW_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weilbW.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weilbW.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weilbW_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weilbW.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weilbW_rom' (42#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weilbW.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weilbW' (43#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weilbW.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weimb6' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weimb6.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weimb6_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weimb6.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weimb6.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weimb6_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weimb6.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weimb6_rom' (44#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weimb6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weimb6' (45#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weimb6.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weincg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weincg.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weincg_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weincg.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weincg.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weincg_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weincg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weincg_rom' (46#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weincg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weincg' (47#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weincg.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiocq' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiocq.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiocq_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiocq.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiocq.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiocq_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiocq.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiocq_rom' (48#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiocq.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiocq' (49#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiocq.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weipcA' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weipcA.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weipcA_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weipcA.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weipcA.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weipcA_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weipcA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weipcA_rom' (50#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weipcA.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weipcA' (51#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weipcA.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiqcK' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiqcK.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiqcK_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiqcK.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiqcK.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiqcK_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiqcK.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiqcK_rom' (52#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiqcK.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiqcK' (53#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiqcK.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weircU' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weircU.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weircU_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weircU.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weircU.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weircU_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weircU.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weircU_rom' (54#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weircU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weircU' (55#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weircU.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weisc4' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weisc4.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weisc4_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weisc4.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weisc4.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weisc4_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weisc4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weisc4_rom' (56#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weisc4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weisc4' (57#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weisc4.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weitde' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weitde.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weitde_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weitde.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weitde.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weitde_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weitde.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weitde_rom' (58#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weitde.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weitde' (59#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weitde.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiudo' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiudo.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiudo_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiudo.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiudo.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiudo_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiudo.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiudo_rom' (60#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiudo.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiudo' (61#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiudo.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weivdy' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weivdy.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weivdy_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weivdy.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weivdy.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weivdy_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weivdy.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weivdy_rom' (62#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weivdy.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weivdy' (63#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weivdy.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiwdI' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiwdI.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiwdI_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiwdI.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiwdI.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiwdI_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiwdI.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiwdI_rom' (64#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiwdI.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiwdI' (65#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiwdI.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weixdS' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weixdS.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weixdS_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weixdS.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weixdS.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weixdS_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weixdS.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weixdS_rom' (66#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weixdS.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weixdS' (67#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weixdS.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiyd2' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiyd2.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiyd2_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiyd2.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiyd2.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiyd2_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiyd2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiyd2_rom' (68#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiyd2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiyd2' (69#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiyd2.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weizec' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weizec.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weizec_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weizec.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weizec.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weizec_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weizec.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weizec_rom' (70#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weizec.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weizec' (71#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weizec.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiAem' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiAem.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiAem_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiAem.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiAem.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiAem_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiAem.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiAem_rom' (72#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiAem.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiAem' (73#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiAem.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiBew' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiBew.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiBew_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiBew.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiBew.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiBew_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiBew.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiBew_rom' (74#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiBew.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiBew' (75#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiBew.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiCeG' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiCeG.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiCeG_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiCeG.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiCeG.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiCeG_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiCeG.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiCeG_rom' (76#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiCeG.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiCeG' (77#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiCeG.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiDeQ' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiDeQ.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiDeQ_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiDeQ.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiDeQ.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiDeQ_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiDeQ.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiDeQ_rom' (78#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiDeQ.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiDeQ' (79#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiDeQ.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiEe0' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiEe0.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiEe0_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiEe0.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiEe0.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiEe0_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiEe0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiEe0_rom' (80#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiEe0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiEe0' (81#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiEe0.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiFfa' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiFfa.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiFfa_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiFfa.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiFfa.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiFfa_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiFfa.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiFfa_rom' (82#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiFfa.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiFfa' (83#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiFfa.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiGfk' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiGfk.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiGfk_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiGfk.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiGfk.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiGfk_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiGfk.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiGfk_rom' (84#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiGfk.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiGfk' (85#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiGfk.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiHfu' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiHfu.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiHfu_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiHfu.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiHfu.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiHfu_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiHfu.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiHfu_rom' (86#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiHfu.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiHfu' (87#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiHfu.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiIfE' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiIfE.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiIfE_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiIfE.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiIfE.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiIfE_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiIfE.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiIfE_rom' (88#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiIfE.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiIfE' (89#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiIfE.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiJfO' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiJfO.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiJfO_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiJfO.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiJfO.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiJfO_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiJfO.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiJfO_rom' (90#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiJfO.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiJfO' (91#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiJfO.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiKfY' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiKfY.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiKfY_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiKfY.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiKfY.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiKfY_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiKfY.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiKfY_rom' (92#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiKfY.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiKfY' (93#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiKfY.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiLf8' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiLf8.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiLf8_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiLf8.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiLf8.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiLf8_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiLf8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiLf8_rom' (94#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiLf8.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiLf8' (95#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiLf8.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiMgi' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiMgi.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiMgi_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiMgi.v:6]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiMgi.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiMgi_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiMgi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiMgi_rom' (96#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiMgi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiMgi' (97#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiMgi.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiNgs.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiNgs_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiNgs.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiNgs_rom' (98#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiNgs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiNgs' (99#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiNgs.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiOgC.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiOgC_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiOgC.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiOgC_rom' (100#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiOgC.v:6]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiPgM.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiPgM_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiPgM.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiQgW.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiQgW_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiQgW.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiRg6.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiRg6_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiRg6.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiShg.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiShg_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiShg.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiThq.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiThq_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiThq.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiUhA.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiUhA_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiUhA.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiVhK.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiVhK_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiVhK.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiWhU.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiWhU_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiWhU.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiXh4.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiXh4_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiXh4.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiYie.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiYie_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiYie.v:21]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiZio.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiZio_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weiZio.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_wei0iy.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei0iy_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_wei0iy.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_wei1iI.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei1iI_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_wei1iI.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_wei2iS.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei2iS_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_wei2iS.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_wei3i2.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei3i2_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_wei3i2.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_wei4jc.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei4jc_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_wei4jc.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_wei5jm.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei5jm_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_wei5jm.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_wei6jw.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei6jw_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_wei6jw.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_wei7jG.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei7jG_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_wei7jG.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_wei8jQ.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei8jQ_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_wei8jQ.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_bia9j0.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_bia9j0_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_bia9j0.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weibak.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weibak_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2_conv_2_weibak.v:21]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dcmp_0_no_dsp_64' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/ip/cnn_ap_dcmp_0_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/ip/cnn_ap_dcmp_0_no_dsp_64.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dcmp_0_no_dsp_64' (156#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/ip/cnn_ap_dcmp_0_no_dsp_64.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
	Parameter in0_WIDTH bound to: 4 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
	Parameter in0_WIDTH bound to: 4 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
	Parameter cal_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[3].divisor_tmp_reg[4] was removed.  [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_urem_4ns_3ns_bbk.v:51]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:9172]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:9273]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:9379]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:9381]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:9383]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:9385]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:9387]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:9389]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:9391]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:9393]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:9395]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:9397]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:9399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:9401]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:9403]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:9405]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:9407]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:9409]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:9411]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:9735]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state17 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:214]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 54 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 54 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:96]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:97]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:98]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:99]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:100]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:101]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:102]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:103]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:104]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:105]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:106]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:107]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:108]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:109]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_weibkb_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:112]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_weibkb_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:113]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_weibkb_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:114]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_weibkb_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:115]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_weibkb_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:116]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_weibkb_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:117]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_weibkb_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:118]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_weibkb_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:119]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_weibkb_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:120]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_weibkb_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:121]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_weibkb_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:122]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_weibkb_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:123]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_weibkb_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:124]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_weibkb_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_weibkb.v:125]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_biacud.v:24]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_biacud.v:25]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_biacud_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_biacud.v:28]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_biacud_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1_conv_1_biacud.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
	Parameter cal_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[4].divisor_tmp_reg[5] was removed.  [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_urem_5ns_3ns_eOg.v:51]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5146]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5148]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5150]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5152]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5154]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5156]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5158]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5160]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5162]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5164]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5166]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5168]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5170]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5172]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5174]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5176]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5178]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5180]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5182]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5184]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5186]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5188]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5190]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5192]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5194]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5196]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5198]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5200]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5202]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5204]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5206]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5208]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5210]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5212]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5214]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5218]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5220]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5222]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5224]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5226]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5228]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5230]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5232]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5234]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5236]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5238]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5240]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5242]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5244]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5246]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5248]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5250]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5252]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5254]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5256]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5258]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5260]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5262]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5264]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5266]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5268]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5270]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5272]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5274]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5276]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5278]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5280]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5282]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5284]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5286]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5288]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5290]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5292]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5294]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5296]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5298]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5300]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5302]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:5304]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_state1 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_state2 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_state15 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_state16 bound to: 14'b10000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_1.v:405]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 20000 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 20000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_1_dense_1_wbil.v:30]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_1_dense_1_wbil.v:31]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_1_dense_1_wbil.v:32]
INFO: [Synth 8-3876] $readmem data file './dense_1_dense_1_wbil_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_1_dense_1_wbil.v:35]
INFO: [Synth 8-3876] $readmem data file './dense_1_dense_1_wbil_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_1_dense_1_wbil.v:36]
INFO: [Synth 8-3876] $readmem data file './dense_1_dense_1_wbil_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_1_dense_1_wbil.v:37]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 50 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_1_dense_1_bbjl.v:18]
INFO: [Synth 8-3876] $readmem data file './dense_1_dense_1_bbjl_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_1_dense_1_bbjl.v:21]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_phi_mux_indvars_iv97_phi_fu_1307_p4_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_1.v:2874]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 15'b100000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/max_pool_2.v:770]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state11 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_out.v:65]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 300 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 300 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_out_dense_obtn_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_out_dense_obtn.v:24]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_out_dense_obun.v:18]
INFO: [Synth 8-3876] $readmem data file './dense_out_dense_obun_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_out_dense_obun.v:21]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_out_dense_abvn.v:24]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state4 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state10 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state38 bound to: 7'b1000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './exp_15_7_s_f_x_lsbpm_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/exp_15_7_s_f_x_lsbpm.v:21]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './exp_15_7_s_exp_x_bqm_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/exp_15_7_s_exp_x_bqm.v:21]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file './exp_15_7_s_exp_x_brm_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/exp_15_7_s_exp_x_brm.v:21]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 26 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter in0_WIDTH bound to: 22 - type: integer 
	Parameter in1_WIDTH bound to: 14 - type: integer 
	Parameter out_WIDTH bound to: 14 - type: integer 
	Parameter in0_WIDTH bound to: 22 - type: integer 
	Parameter in1_WIDTH bound to: 14 - type: integer 
	Parameter out_WIDTH bound to: 14 - type: integer 
	Parameter cal_WIDTH bound to: 22 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[21].divisor_tmp_reg[22] was removed.  [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:56]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b001000 
	Parameter ap_ST_fsm_state7 bound to: 6'b010000 
	Parameter ap_ST_fsm_state8 bound to: 6'b100000 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 1500 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1500 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_2_dense_2_wbml_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_2_dense_2_wbml.v:35]
INFO: [Synth 8-3876] $readmem data file './dense_2_dense_2_wbml_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_2_dense_2_wbml.v:36]
INFO: [Synth 8-3876] $readmem data file './dense_2_dense_2_wbml_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_2_dense_2_wbml.v:37]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 30 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_2_dense_2_bbnm_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_2_dense_2_bbnm.v:21]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fpext_0_no_dsp_32' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fpext_0_no_dsp_32' (231#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
	Parameter in0_WIDTH bound to: 3 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
	Parameter in0_WIDTH bound to: 3 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
	Parameter cal_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[2].divisor_tmp_reg[3] was removed.  [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_urem_3ns_3ns_fkZ.v:51]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element icmp_ln37_reg_7683_pp1_iter1_reg_reg was removed.  [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn.v:8348]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln37_reg_7683_pp1_iter2_reg_reg was removed.  [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn.v:8357]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln37_reg_7683_pp1_iter3_reg_reg was removed.  [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn.v:8358]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln37_reg_7683_pp1_iter4_reg_reg was removed.  [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn.v:8359]
WARNING: [Synth 8-3331] design cnn_urem_4ns_3ns_bbk_div_u has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[31]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[30]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[29]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[28]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[27]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[26]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[25]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[24]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[23]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[22]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[21]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[20]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[19]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[18]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[17]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[16]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[15]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[14]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[13]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[12]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[11]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[10]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[9]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[8]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[7]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[6]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[5]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[4]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[3]
WARNING: [Synth 8-3331] design cnn_mux_332_14_1_1 has unconnected port din3[2]
WARNING: [Synth 8-3331] design cnn_urem_3ns_3ns_fkZ_div_u has unconnected port reset
WARNING: [Synth 8-3331] design cnn_urem_5ns_3ns_eOg_div_u has unconnected port reset
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized1 has unconnected port s_axis_b_tdata[25]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1202.828 ; gain = 546.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1203.301 ; gain = 546.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1203.301 ; gain = 546.773
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.runs/design_1_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.runs/design_1_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1310.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.637 . Memory (MB): peak = 1331.379 ; gain = 21.320
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1331.379 ; gain = 674.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1331.379 ; gain = 674.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.runs/design_1_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1331.379 ; gain = 674.852
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'cnn_CRTL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'cnn_CRTL_BUS_s_axi'
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '4' to '3' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_urem_4ns_3ns_bbk.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].dividend_tmp_reg[4]' and it is trimmed from '4' to '3' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_urem_4ns_3ns_bbk.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '4' to '3' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_urem_4ns_3ns_bbk.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '4' to '3' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_urem_4ns_3ns_bbk.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '4' to '3' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_urem_4ns_3ns_bbk.v:50]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_11_reg_5576_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5481]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_12_reg_5600_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5482]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_13_reg_5624_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5483]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_14_reg_5648_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5484]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_15_reg_5672_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5485]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_16_reg_5696_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5486]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_17_reg_5720_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5487]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_18_reg_5744_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5488]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_19_reg_5768_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5489]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_1_reg_5343_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5490]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_20_reg_5792_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5491]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_21_reg_5816_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5492]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_22_reg_5840_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5493]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_23_reg_5864_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5494]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_24_reg_5888_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5495]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_25_reg_5912_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5496]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_26_reg_5936_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5497]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_27_reg_5960_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5498]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_28_reg_5984_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5499]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_29_reg_6008_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5500]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_2_reg_5366_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5501]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_30_reg_6032_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5502]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_31_reg_6056_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5503]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_32_reg_6080_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5504]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_33_reg_6104_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5505]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_34_reg_6128_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5506]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_35_reg_6152_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5507]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_36_reg_6176_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5508]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_37_reg_6200_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5509]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_38_reg_6224_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5510]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_39_reg_6248_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5511]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_3_reg_5389_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5512]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_40_reg_6272_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5513]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_41_reg_6296_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5514]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_42_reg_6320_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5515]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_43_reg_6344_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5516]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_44_reg_6368_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5517]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_45_reg_6392_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5518]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_46_reg_6416_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5519]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_47_reg_6440_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5520]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_48_reg_6464_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5521]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_49_reg_6488_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5522]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_4_reg_5412_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5523]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_50_reg_6512_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5524]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_51_reg_6536_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5525]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_52_reg_6560_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5526]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_53_reg_6584_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5527]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_5_reg_5435_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5528]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_6_reg_5458_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5529]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_7_reg_5481_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5530]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_8_reg_5504_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5531]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_9_reg_5528_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5532]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_phi_ln1117_reg_5320_reg[13:0]' into 'ap_phi_reg_pp0_iter1_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5533]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_11_reg_5576_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5540]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_12_reg_5600_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5541]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_13_reg_5624_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5542]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_14_reg_5648_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5543]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_15_reg_5672_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5544]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_16_reg_5696_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5545]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_17_reg_5720_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5546]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_18_reg_5744_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5547]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_19_reg_5768_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5548]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_1_reg_5343_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5549]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_20_reg_5792_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5550]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_21_reg_5816_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5551]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_22_reg_5840_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5552]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_23_reg_5864_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5553]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_24_reg_5888_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5554]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_25_reg_5912_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5555]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_26_reg_5936_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5556]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_27_reg_5960_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5557]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_28_reg_5984_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5558]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_29_reg_6008_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5559]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_2_reg_5366_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5560]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_30_reg_6032_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5561]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_31_reg_6056_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5562]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_32_reg_6080_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5563]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_33_reg_6104_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5564]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_34_reg_6128_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5565]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_35_reg_6152_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5566]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_36_reg_6176_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5567]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_37_reg_6200_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5568]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_38_reg_6224_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5569]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_39_reg_6248_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5570]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_3_reg_5389_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5571]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_40_reg_6272_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5572]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_41_reg_6296_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5573]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_42_reg_6320_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5574]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_43_reg_6344_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5575]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_44_reg_6368_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5576]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_45_reg_6392_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5577]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_46_reg_6416_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5578]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_47_reg_6440_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5579]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_48_reg_6464_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5580]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_49_reg_6488_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5581]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_4_reg_5412_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5582]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_50_reg_6512_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5583]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_51_reg_6536_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5584]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_52_reg_6560_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5585]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_phi_ln1117_53_reg_6584_reg[13:0]' into 'ap_phi_reg_pp0_iter2_phi_ln1117_10_reg_5552_reg[13:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5586]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_14013_pp0_iter13_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5472]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_14013_pp0_iter12_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5471]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_14013_pp0_iter11_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5470]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_14013_pp0_iter10_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5469]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_14013_pp0_iter9_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5469]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_14013_pp0_iter8_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:5473]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_14013_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_2.v:6119]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram4". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram4". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram5". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram5". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram6". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram6". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram7". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram7". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram8". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram8". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram9". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram9". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram10". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram10". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram11". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram11". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram12". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram12". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram13". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '5' to '3' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_urem_5ns_3ns_eOg.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].dividend_tmp_reg[5]' and it is trimmed from '5' to '3' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_urem_5ns_3ns_eOg.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_urem_5ns_3ns_eOg.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_urem_5ns_3ns_eOg.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_urem_5ns_3ns_eOg.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_urem_5ns_3ns_eOg.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln1118_56_reg_7112_reg' and it is trimmed from '24' to '22' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:2433]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln1118_57_reg_7122_reg' and it is trimmed from '24' to '22' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:2434]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln1118_65_reg_7253_reg' and it is trimmed from '24' to '22' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:2435]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln1118_66_reg_7263_reg' and it is trimmed from '24' to '22' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:2436]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln1118_74_reg_7313_reg' and it is trimmed from '24' to '22' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:2437]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln1118_75_reg_7323_reg' and it is trimmed from '24' to '22' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/conv_1.v:2438]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln1116_30_reg_4532_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_1.v:2821]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/exp_15_7_s.v:424]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/exp_15_7_s.v:434]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '22' to '14' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].dividend_tmp_reg[22]' and it is trimmed from '22' to '14' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '22' to '21' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_sdiv_22ns_14sbsm.v:55]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_out.v:812]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_out.v:810]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_out.v:808]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_out.v:312]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_out.v:792]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_out.v:790]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_out.v:788]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_out.v:309]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_reg_2166_reg' and it is trimmed from '8' to '7' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/max_pool_1.v:798]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram2" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_2.v:360]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_2.v:357]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_2.v:354]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_2.v:351]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/dense_2.v:348]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '3' to '2' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_urem_3ns_3ns_fkZ.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '3' to '2' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn_urem_3ns_3ns_fkZ.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_32_reg_7972_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn.v:8460]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln203_66_reg_7929_reg' and it is trimmed from '10' to '9' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn.v:8480]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln68_2_reg_7885_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/cnn.v:8447]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'cnn_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'cnn_CRTL_BUS_s_axi'
INFO: [Synth 8-3971] The signal "cnn_max_pool_2_oueNU_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "dense_out_dense_abvn_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 1331.379 ; gain = 674.852
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'cnn_dcmp_64ns_64ndEe:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/cnn_fpext_32ns_64fjZ_U546/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/cnn_fpext_32ns_64fjZ_U546/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/cnn_fpext_32ns_64fjZ_U546/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/cnn_fpext_32ns_64fjZ_U546/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/cnn_fpext_32ns_64fjZ_U546/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/cnn_fpext_32ns_64fjZ_U546/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |conv_2__GB0   |           1|     32597|
|2     |conv_2__GB1   |           1|     18252|
|3     |cnn__GCB0     |           1|     27347|
|4     |cnn__GCB1     |           1|     14315|
|5     |cnn__GCB2     |           1|     14422|
|6     |cnn__GCB3     |           1|     12636|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Common 17-14] Message 'Synth 8-5542' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP cnn_mul_mul_14s_8bdk_U99/cnn_mul_mul_14s_8bdk_DSP48_4_U/p, operation Mode is: A2*B''.
DSP Report: register conv_2_weights_V_0_0_U/conv_2_conv_2_weibak_rom_U/q0_reg is absorbed into DSP cnn_mul_mul_14s_8bdk_U99/cnn_mul_mul_14s_8bdk_DSP48_4_U/p.
DSP Report: register conv_2_weights_V_0_0_17_reg_14085_reg is absorbed into DSP cnn_mul_mul_14s_8bdk_U99/cnn_mul_mul_14s_8bdk_DSP48_4_U/p.
DSP Report: register ap_phi_reg_pp0_iter9_phi_ln1117_reg_5320_reg is absorbed into DSP cnn_mul_mul_14s_8bdk_U99/cnn_mul_mul_14s_8bdk_DSP48_4_U/p.
DSP Report: operator cnn_mul_mul_14s_8bdk_U99/cnn_mul_mul_14s_8bdk_DSP48_4_U/p is absorbed into DSP cnn_mul_mul_14s_8bdk_U99/cnn_mul_mul_14s_8bdk_DSP48_4_U/p.
DSP Report: Generating DSP add_ln1192_fu_8577_p2, operation Mode is: C+A2*B''.
DSP Report: register conv_2_weights_V_0_0_1_U/conv_2_conv_2_weiibs_rom_U/q0_reg is absorbed into DSP add_ln1192_fu_8577_p2.
DSP Report: register conv_2_weights_V_0_0_7_reg_14090_reg is absorbed into DSP add_ln1192_fu_8577_p2.
DSP Report: register ap_phi_reg_pp0_iter9_phi_ln1117_1_reg_5343_reg is absorbed into DSP add_ln1192_fu_8577_p2.
DSP Report: operator add_ln1192_fu_8577_p2 is absorbed into DSP add_ln1192_fu_8577_p2.
DSP Report: operator cnn_mul_mul_9s_14bek_U100/cnn_mul_mul_9s_14bek_DSP48_5_U/p is absorbed into DSP add_ln1192_fu_8577_p2.
DSP Report: Generating DSP add_ln1192_68_fu_8620_p2, operation Mode is: C+A2*B2.
DSP Report: register conv_2_weights_V_0_0_2_U/conv_2_conv_2_weijbC_rom_U/q0_reg is absorbed into DSP add_ln1192_68_fu_8620_p2.
DSP Report: register ap_phi_reg_pp0_iter9_phi_ln1117_2_reg_5366_reg is absorbed into DSP add_ln1192_68_fu_8620_p2.
DSP Report: operator add_ln1192_68_fu_8620_p2 is absorbed into DSP add_ln1192_68_fu_8620_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U101/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_68_fu_8620_p2.
DSP Report: Generating DSP add_ln1192_69_fu_8663_p2, operation Mode is: C+A2*B2.
DSP Report: register conv_2_weights_V_0_0_3_U/conv_2_conv_2_weikbM_rom_U/q0_reg is absorbed into DSP add_ln1192_69_fu_8663_p2.
DSP Report: register ap_phi_reg_pp0_iter9_phi_ln1117_3_reg_5389_reg is absorbed into DSP add_ln1192_69_fu_8663_p2.
DSP Report: operator add_ln1192_69_fu_8663_p2 is absorbed into DSP add_ln1192_69_fu_8663_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U102/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_69_fu_8663_p2.
DSP Report: Generating DSP add_ln1192_70_fu_8706_p2, operation Mode is: C+A2*B2.
DSP Report: register conv_2_weights_V_0_0_4_U/conv_2_conv_2_weilbW_rom_U/q0_reg is absorbed into DSP add_ln1192_70_fu_8706_p2.
DSP Report: register ap_phi_reg_pp0_iter9_phi_ln1117_4_reg_5412_reg is absorbed into DSP add_ln1192_70_fu_8706_p2.
DSP Report: operator add_ln1192_70_fu_8706_p2 is absorbed into DSP add_ln1192_70_fu_8706_p2.
DSP Report: operator cnn_mul_mul_9s_14bek_U103/cnn_mul_mul_9s_14bek_DSP48_5_U/p is absorbed into DSP add_ln1192_70_fu_8706_p2.
DSP Report: Generating DSP add_ln1192_71_fu_8764_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register conv_2_weights_V_0_0_5_U/conv_2_conv_2_weimb6_rom_U/q0_reg is absorbed into DSP add_ln1192_71_fu_8764_p2.
DSP Report: register ap_phi_reg_pp0_iter9_phi_ln1117_5_reg_5435_reg is absorbed into DSP add_ln1192_71_fu_8764_p2.
DSP Report: register add_ln1192_71_fu_8764_p2 is absorbed into DSP add_ln1192_71_fu_8764_p2.
DSP Report: register mul_ln1118_5_reg_14130_reg is absorbed into DSP add_ln1192_71_fu_8764_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U104/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_71_fu_8764_p2.
DSP Report: operator add_ln1192_71_fu_8764_p2 is absorbed into DSP add_ln1192_71_fu_8764_p2.
DSP Report: Generating DSP add_ln1192_72_fu_8799_p2, operation Mode is: C+(A2*B2)'.
DSP Report: register conv_2_weights_V_0_1_U/conv_2_conv_2_weincg_rom_U/q0_reg is absorbed into DSP add_ln1192_72_fu_8799_p2.
DSP Report: register ap_phi_reg_pp0_iter9_phi_ln1117_6_reg_5458_reg is absorbed into DSP add_ln1192_72_fu_8799_p2.
DSP Report: register mul_ln1118_6_reg_14140_reg is absorbed into DSP add_ln1192_72_fu_8799_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U105/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_72_fu_8799_p2.
DSP Report: operator add_ln1192_72_fu_8799_p2 is absorbed into DSP add_ln1192_72_fu_8799_p2.
DSP Report: Generating DSP add_ln1192_73_fu_8834_p2, operation Mode is: C+(A2*B2)'.
DSP Report: register conv_2_weights_V_0_1_1_U/conv_2_conv_2_weiocq_rom_U/q0_reg is absorbed into DSP add_ln1192_73_fu_8834_p2.
DSP Report: register ap_phi_reg_pp0_iter9_phi_ln1117_7_reg_5481_reg is absorbed into DSP add_ln1192_73_fu_8834_p2.
DSP Report: register mul_ln1118_7_reg_14145_reg is absorbed into DSP add_ln1192_73_fu_8834_p2.
DSP Report: operator cnn_mul_mul_9s_14bek_U106/cnn_mul_mul_9s_14bek_DSP48_5_U/p is absorbed into DSP add_ln1192_73_fu_8834_p2.
DSP Report: operator add_ln1192_73_fu_8834_p2 is absorbed into DSP add_ln1192_73_fu_8834_p2.
DSP Report: Generating DSP add_ln1192_74_fu_8876_p2, operation Mode is: C+A''*B''.
DSP Report: register conv_2_weights_V_0_1_2_U/conv_2_conv_2_weipcA_rom_U/q0_reg is absorbed into DSP add_ln1192_74_fu_8876_p2.
DSP Report: register conv_2_weights_V_0_1_11_reg_14150_reg is absorbed into DSP add_ln1192_74_fu_8876_p2.
DSP Report: register ap_phi_reg_pp0_iter9_phi_ln1117_8_reg_5504_reg is absorbed into DSP add_ln1192_74_fu_8876_p2.
DSP Report: register phi_ln1117_8_reg_5504_reg is absorbed into DSP add_ln1192_74_fu_8876_p2.
DSP Report: operator add_ln1192_74_fu_8876_p2 is absorbed into DSP add_ln1192_74_fu_8876_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U107/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_74_fu_8876_p2.
DSP Report: Generating DSP add_ln1192_75_fu_8919_p2, operation Mode is: C+A''*B2.
DSP Report: register conv_2_weights_V_0_1_3_U/conv_2_conv_2_weiqcK_rom_U/q0_reg is absorbed into DSP add_ln1192_75_fu_8919_p2.
DSP Report: register ap_phi_reg_pp0_iter9_phi_ln1117_9_reg_5528_reg is absorbed into DSP add_ln1192_75_fu_8919_p2.
DSP Report: register phi_ln1117_9_reg_5528_reg is absorbed into DSP add_ln1192_75_fu_8919_p2.
DSP Report: operator add_ln1192_75_fu_8919_p2 is absorbed into DSP add_ln1192_75_fu_8919_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U108/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_75_fu_8919_p2.
DSP Report: Generating DSP add_ln1192_76_fu_8962_p2, operation Mode is: C+A''*B2.
DSP Report: register conv_2_weights_V_0_1_4_U/conv_2_conv_2_weircU_rom_U/q0_reg is absorbed into DSP add_ln1192_76_fu_8962_p2.
DSP Report: register ap_phi_reg_pp0_iter9_phi_ln1117_10_reg_5552_reg is absorbed into DSP add_ln1192_76_fu_8962_p2.
DSP Report: register phi_ln1117_10_reg_5552_reg is absorbed into DSP add_ln1192_76_fu_8962_p2.
DSP Report: operator add_ln1192_76_fu_8962_p2 is absorbed into DSP add_ln1192_76_fu_8962_p2.
DSP Report: operator cnn_mul_mul_9s_14bek_U109/cnn_mul_mul_9s_14bek_DSP48_5_U/p is absorbed into DSP add_ln1192_76_fu_8962_p2.
DSP Report: Generating DSP add_ln1192_77_fu_9005_p2, operation Mode is: C+A''*B2.
DSP Report: register conv_2_weights_V_0_1_5_U/conv_2_conv_2_weisc4_rom_U/q0_reg is absorbed into DSP add_ln1192_77_fu_9005_p2.
DSP Report: register ap_phi_reg_pp0_iter9_phi_ln1117_11_reg_5576_reg is absorbed into DSP add_ln1192_77_fu_9005_p2.
DSP Report: register phi_ln1117_11_reg_5576_reg is absorbed into DSP add_ln1192_77_fu_9005_p2.
DSP Report: operator add_ln1192_77_fu_9005_p2 is absorbed into DSP add_ln1192_77_fu_9005_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U110/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_77_fu_9005_p2.
DSP Report: Generating DSP add_ln1192_78_fu_9063_p2, operation Mode is: C'+(A''*B2)'.
DSP Report: register conv_2_weights_V_0_2_U/conv_2_conv_2_weitde_rom_U/q0_reg is absorbed into DSP add_ln1192_78_fu_9063_p2.
DSP Report: register ap_phi_reg_pp0_iter9_phi_ln1117_12_reg_5600_reg is absorbed into DSP add_ln1192_78_fu_9063_p2.
DSP Report: register phi_ln1117_12_reg_5600_reg is absorbed into DSP add_ln1192_78_fu_9063_p2.
DSP Report: register add_ln1192_78_fu_9063_p2 is absorbed into DSP add_ln1192_78_fu_9063_p2.
DSP Report: register mul_ln1118_12_reg_14190_reg is absorbed into DSP add_ln1192_78_fu_9063_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U111/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_78_fu_9063_p2.
DSP Report: operator add_ln1192_78_fu_9063_p2 is absorbed into DSP add_ln1192_78_fu_9063_p2.
DSP Report: Generating DSP add_ln1192_79_fu_9098_p2, operation Mode is: C+(A''*B2)'.
DSP Report: register conv_2_weights_V_0_2_1_U/conv_2_conv_2_weiudo_rom_U/q0_reg is absorbed into DSP add_ln1192_79_fu_9098_p2.
DSP Report: register ap_phi_reg_pp0_iter9_phi_ln1117_13_reg_5624_reg is absorbed into DSP add_ln1192_79_fu_9098_p2.
DSP Report: register phi_ln1117_13_reg_5624_reg is absorbed into DSP add_ln1192_79_fu_9098_p2.
DSP Report: register mul_ln1118_13_reg_14200_reg is absorbed into DSP add_ln1192_79_fu_9098_p2.
DSP Report: operator cnn_mul_mul_9s_14bek_U112/cnn_mul_mul_9s_14bek_DSP48_5_U/p is absorbed into DSP add_ln1192_79_fu_9098_p2.
DSP Report: operator add_ln1192_79_fu_9098_p2 is absorbed into DSP add_ln1192_79_fu_9098_p2.
DSP Report: Generating DSP add_ln1192_80_fu_9133_p2, operation Mode is: C+(A''*B2)'.
DSP Report: register conv_2_weights_V_0_2_2_U/conv_2_conv_2_weivdy_rom_U/q0_reg is absorbed into DSP add_ln1192_80_fu_9133_p2.
DSP Report: register ap_phi_reg_pp0_iter9_phi_ln1117_14_reg_5648_reg is absorbed into DSP add_ln1192_80_fu_9133_p2.
DSP Report: register phi_ln1117_14_reg_5648_reg is absorbed into DSP add_ln1192_80_fu_9133_p2.
DSP Report: register mul_ln1118_14_reg_14205_reg is absorbed into DSP add_ln1192_80_fu_9133_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U113/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_80_fu_9133_p2.
DSP Report: operator add_ln1192_80_fu_9133_p2 is absorbed into DSP add_ln1192_80_fu_9133_p2.
DSP Report: Generating DSP add_ln1192_81_fu_9175_p2, operation Mode is: C+A''*B''.
DSP Report: register conv_2_weights_V_0_2_3_U/conv_2_conv_2_weiwdI_rom_U/q0_reg is absorbed into DSP add_ln1192_81_fu_9175_p2.
DSP Report: register conv_2_weights_V_0_2_13_reg_14210_reg is absorbed into DSP add_ln1192_81_fu_9175_p2.
DSP Report: register phi_ln1117_15_reg_5672_reg is absorbed into DSP add_ln1192_81_fu_9175_p2.
DSP Report: register phi_ln1117_15_reg_5672_pp0_iter10_reg_reg is absorbed into DSP add_ln1192_81_fu_9175_p2.
DSP Report: operator add_ln1192_81_fu_9175_p2 is absorbed into DSP add_ln1192_81_fu_9175_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U114/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_81_fu_9175_p2.
DSP Report: Generating DSP add_ln1192_82_fu_9218_p2, operation Mode is: C+A''*B2.
DSP Report: register conv_2_weights_V_0_2_4_U/conv_2_conv_2_weixdS_rom_U/q0_reg is absorbed into DSP add_ln1192_82_fu_9218_p2.
DSP Report: register phi_ln1117_16_reg_5696_reg is absorbed into DSP add_ln1192_82_fu_9218_p2.
DSP Report: register phi_ln1117_16_reg_5696_pp0_iter10_reg_reg is absorbed into DSP add_ln1192_82_fu_9218_p2.
DSP Report: operator add_ln1192_82_fu_9218_p2 is absorbed into DSP add_ln1192_82_fu_9218_p2.
DSP Report: operator cnn_mul_mul_9s_14bek_U115/cnn_mul_mul_9s_14bek_DSP48_5_U/p is absorbed into DSP add_ln1192_82_fu_9218_p2.
DSP Report: Generating DSP add_ln1192_83_fu_9261_p2, operation Mode is: C+A''*B2.
DSP Report: register conv_2_weights_V_0_2_5_U/conv_2_conv_2_weiyd2_rom_U/q0_reg is absorbed into DSP add_ln1192_83_fu_9261_p2.
DSP Report: register phi_ln1117_17_reg_5720_reg is absorbed into DSP add_ln1192_83_fu_9261_p2.
DSP Report: register phi_ln1117_17_reg_5720_pp0_iter10_reg_reg is absorbed into DSP add_ln1192_83_fu_9261_p2.
DSP Report: operator add_ln1192_83_fu_9261_p2 is absorbed into DSP add_ln1192_83_fu_9261_p2.
DSP Report: operator cnn_mul_mul_9s_14bek_U116/cnn_mul_mul_9s_14bek_DSP48_5_U/p is absorbed into DSP add_ln1192_83_fu_9261_p2.
DSP Report: Generating DSP add_ln1192_84_fu_9304_p2, operation Mode is: C+A''*B2.
DSP Report: register conv_2_weights_V_1_0_U/conv_2_conv_2_weizec_rom_U/q0_reg is absorbed into DSP add_ln1192_84_fu_9304_p2.
DSP Report: register phi_ln1117_18_reg_5744_reg is absorbed into DSP add_ln1192_84_fu_9304_p2.
DSP Report: register phi_ln1117_18_reg_5744_pp0_iter10_reg_reg is absorbed into DSP add_ln1192_84_fu_9304_p2.
DSP Report: operator add_ln1192_84_fu_9304_p2 is absorbed into DSP add_ln1192_84_fu_9304_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U117/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_84_fu_9304_p2.
DSP Report: Generating DSP add_ln1192_85_fu_9362_p2, operation Mode is: C'+(A''*B2)'.
DSP Report: register conv_2_weights_V_1_0_1_U/conv_2_conv_2_weiAem_rom_U/q0_reg is absorbed into DSP add_ln1192_85_fu_9362_p2.
DSP Report: register phi_ln1117_19_reg_5768_reg is absorbed into DSP add_ln1192_85_fu_9362_p2.
DSP Report: register phi_ln1117_19_reg_5768_pp0_iter10_reg_reg is absorbed into DSP add_ln1192_85_fu_9362_p2.
DSP Report: register add_ln1192_85_fu_9362_p2 is absorbed into DSP add_ln1192_85_fu_9362_p2.
DSP Report: register mul_ln1118_19_reg_14250_reg is absorbed into DSP add_ln1192_85_fu_9362_p2.
DSP Report: operator cnn_mul_mul_9s_14bek_U118/cnn_mul_mul_9s_14bek_DSP48_5_U/p is absorbed into DSP add_ln1192_85_fu_9362_p2.
DSP Report: operator add_ln1192_85_fu_9362_p2 is absorbed into DSP add_ln1192_85_fu_9362_p2.
DSP Report: Generating DSP add_ln1192_86_fu_9397_p2, operation Mode is: C+(A''*B2)'.
DSP Report: register conv_2_weights_V_1_0_2_U/conv_2_conv_2_weiBew_rom_U/q0_reg is absorbed into DSP add_ln1192_86_fu_9397_p2.
DSP Report: register phi_ln1117_20_reg_5792_reg is absorbed into DSP add_ln1192_86_fu_9397_p2.
DSP Report: register phi_ln1117_20_reg_5792_pp0_iter10_reg_reg is absorbed into DSP add_ln1192_86_fu_9397_p2.
DSP Report: register mul_ln1118_20_reg_14260_reg is absorbed into DSP add_ln1192_86_fu_9397_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U119/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_86_fu_9397_p2.
DSP Report: operator add_ln1192_86_fu_9397_p2 is absorbed into DSP add_ln1192_86_fu_9397_p2.
DSP Report: Generating DSP add_ln1192_87_fu_9432_p2, operation Mode is: C+(A''*B2)'.
DSP Report: register conv_2_weights_V_1_0_3_U/conv_2_conv_2_weiCeG_rom_U/q0_reg is absorbed into DSP add_ln1192_87_fu_9432_p2.
DSP Report: register phi_ln1117_21_reg_5816_reg is absorbed into DSP add_ln1192_87_fu_9432_p2.
DSP Report: register phi_ln1117_21_reg_5816_pp0_iter10_reg_reg is absorbed into DSP add_ln1192_87_fu_9432_p2.
DSP Report: register mul_ln1118_21_reg_14265_reg is absorbed into DSP add_ln1192_87_fu_9432_p2.
DSP Report: operator cnn_mul_mul_9s_14bek_U120/cnn_mul_mul_9s_14bek_DSP48_5_U/p is absorbed into DSP add_ln1192_87_fu_9432_p2.
DSP Report: operator add_ln1192_87_fu_9432_p2 is absorbed into DSP add_ln1192_87_fu_9432_p2.
DSP Report: Generating DSP add_ln1192_88_fu_9474_p2, operation Mode is: C+A''*B''.
DSP Report: register conv_2_weights_V_1_0_4_U/conv_2_conv_2_weiDeQ_rom_U/q0_reg is absorbed into DSP add_ln1192_88_fu_9474_p2.
DSP Report: register conv_2_weights_V_1_0_15_reg_14270_reg is absorbed into DSP add_ln1192_88_fu_9474_p2.
DSP Report: register phi_ln1117_22_reg_5840_pp0_iter10_reg_reg is absorbed into DSP add_ln1192_88_fu_9474_p2.
DSP Report: register phi_ln1117_22_reg_5840_pp0_iter11_reg_reg is absorbed into DSP add_ln1192_88_fu_9474_p2.
DSP Report: operator add_ln1192_88_fu_9474_p2 is absorbed into DSP add_ln1192_88_fu_9474_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U121/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_88_fu_9474_p2.
DSP Report: Generating DSP add_ln1192_89_fu_9517_p2, operation Mode is: C+A''*B2.
DSP Report: register conv_2_weights_V_1_0_5_U/conv_2_conv_2_weiEe0_rom_U/q0_reg is absorbed into DSP add_ln1192_89_fu_9517_p2.
DSP Report: register phi_ln1117_23_reg_5864_pp0_iter10_reg_reg is absorbed into DSP add_ln1192_89_fu_9517_p2.
DSP Report: register phi_ln1117_23_reg_5864_pp0_iter11_reg_reg is absorbed into DSP add_ln1192_89_fu_9517_p2.
DSP Report: operator add_ln1192_89_fu_9517_p2 is absorbed into DSP add_ln1192_89_fu_9517_p2.
DSP Report: operator cnn_mul_mul_9s_14bek_U122/cnn_mul_mul_9s_14bek_DSP48_5_U/p is absorbed into DSP add_ln1192_89_fu_9517_p2.
DSP Report: Generating DSP add_ln1192_90_fu_9560_p2, operation Mode is: C+A''*B2.
DSP Report: register conv_2_weights_V_1_1_U/conv_2_conv_2_weiFfa_rom_U/q0_reg is absorbed into DSP add_ln1192_90_fu_9560_p2.
DSP Report: register phi_ln1117_24_reg_5888_pp0_iter10_reg_reg is absorbed into DSP add_ln1192_90_fu_9560_p2.
DSP Report: register phi_ln1117_24_reg_5888_pp0_iter11_reg_reg is absorbed into DSP add_ln1192_90_fu_9560_p2.
DSP Report: operator add_ln1192_90_fu_9560_p2 is absorbed into DSP add_ln1192_90_fu_9560_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U123/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_90_fu_9560_p2.
DSP Report: Generating DSP add_ln1192_91_fu_9603_p2, operation Mode is: C+A''*B2.
DSP Report: register conv_2_weights_V_1_1_1_U/conv_2_conv_2_weiGfk_rom_U/q0_reg is absorbed into DSP add_ln1192_91_fu_9603_p2.
DSP Report: register phi_ln1117_25_reg_5912_pp0_iter10_reg_reg is absorbed into DSP add_ln1192_91_fu_9603_p2.
DSP Report: register phi_ln1117_25_reg_5912_pp0_iter11_reg_reg is absorbed into DSP add_ln1192_91_fu_9603_p2.
DSP Report: operator add_ln1192_91_fu_9603_p2 is absorbed into DSP add_ln1192_91_fu_9603_p2.
DSP Report: operator cnn_mul_mul_9s_14bek_U124/cnn_mul_mul_9s_14bek_DSP48_5_U/p is absorbed into DSP add_ln1192_91_fu_9603_p2.
DSP Report: Generating DSP add_ln1192_92_fu_9661_p2, operation Mode is: C'+(A''*B2)'.
DSP Report: register conv_2_weights_V_1_1_2_U/conv_2_conv_2_weiHfu_rom_U/q0_reg is absorbed into DSP add_ln1192_92_fu_9661_p2.
DSP Report: register phi_ln1117_26_reg_5936_pp0_iter10_reg_reg is absorbed into DSP add_ln1192_92_fu_9661_p2.
DSP Report: register phi_ln1117_26_reg_5936_pp0_iter11_reg_reg is absorbed into DSP add_ln1192_92_fu_9661_p2.
DSP Report: register add_ln1192_92_fu_9661_p2 is absorbed into DSP add_ln1192_92_fu_9661_p2.
DSP Report: register mul_ln1118_26_reg_14310_reg is absorbed into DSP add_ln1192_92_fu_9661_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U125/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_92_fu_9661_p2.
DSP Report: operator add_ln1192_92_fu_9661_p2 is absorbed into DSP add_ln1192_92_fu_9661_p2.
DSP Report: Generating DSP add_ln1192_93_fu_9696_p2, operation Mode is: C+(A''*B2)'.
DSP Report: register conv_2_weights_V_1_1_3_U/conv_2_conv_2_weiIfE_rom_U/q0_reg is absorbed into DSP add_ln1192_93_fu_9696_p2.
DSP Report: register phi_ln1117_27_reg_5960_pp0_iter10_reg_reg is absorbed into DSP add_ln1192_93_fu_9696_p2.
DSP Report: register phi_ln1117_27_reg_5960_pp0_iter11_reg_reg is absorbed into DSP add_ln1192_93_fu_9696_p2.
DSP Report: register mul_ln1118_27_reg_14320_reg is absorbed into DSP add_ln1192_93_fu_9696_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U126/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_93_fu_9696_p2.
DSP Report: operator add_ln1192_93_fu_9696_p2 is absorbed into DSP add_ln1192_93_fu_9696_p2.
DSP Report: Generating DSP add_ln1192_94_fu_9731_p2, operation Mode is: C+(A''*B2)'.
DSP Report: register conv_2_weights_V_1_1_4_U/conv_2_conv_2_weiJfO_rom_U/q0_reg is absorbed into DSP add_ln1192_94_fu_9731_p2.
DSP Report: register phi_ln1117_28_reg_5984_pp0_iter10_reg_reg is absorbed into DSP add_ln1192_94_fu_9731_p2.
DSP Report: register phi_ln1117_28_reg_5984_pp0_iter11_reg_reg is absorbed into DSP add_ln1192_94_fu_9731_p2.
DSP Report: register mul_ln1118_28_reg_14325_reg is absorbed into DSP add_ln1192_94_fu_9731_p2.
DSP Report: operator cnn_mul_mul_10s_1bgk_U127/cnn_mul_mul_10s_1bgk_DSP48_7_U/p is absorbed into DSP add_ln1192_94_fu_9731_p2.
DSP Report: operator add_ln1192_94_fu_9731_p2 is absorbed into DSP add_ln1192_94_fu_9731_p2.
DSP Report: Generating DSP add_ln1192_95_fu_9773_p2, operation Mode is: C+A''*B''.
DSP Report: register conv_2_weights_V_1_1_5_U/conv_2_conv_2_weiKfY_rom_U/q0_reg is absorbed into DSP add_ln1192_95_fu_9773_p2.
DSP Report: register conv_2_weights_V_1_1_17_reg_14330_reg is absorbed into DSP add_ln1192_95_fu_9773_p2.
DSP Report: register phi_ln1117_29_reg_6008_pp0_iter11_reg_reg is absorbed into DSP add_ln1192_95_fu_9773_p2.
DSP Report: register phi_ln1117_29_reg_6008_pp0_iter12_reg_reg is absorbed into DSP add_ln1192_95_fu_9773_p2.
DSP Report: operator add_ln1192_95_fu_9773_p2 is absorbed into DSP add_ln1192_95_fu_9773_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U128/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_95_fu_9773_p2.
DSP Report: Generating DSP add_ln1192_96_fu_9816_p2, operation Mode is: C+A''*B2.
DSP Report: register conv_2_weights_V_1_2_U/conv_2_conv_2_weiLf8_rom_U/q0_reg is absorbed into DSP add_ln1192_96_fu_9816_p2.
DSP Report: register phi_ln1117_30_reg_6032_pp0_iter11_reg_reg is absorbed into DSP add_ln1192_96_fu_9816_p2.
DSP Report: register phi_ln1117_30_reg_6032_pp0_iter12_reg_reg is absorbed into DSP add_ln1192_96_fu_9816_p2.
DSP Report: operator add_ln1192_96_fu_9816_p2 is absorbed into DSP add_ln1192_96_fu_9816_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U129/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_96_fu_9816_p2.
DSP Report: Generating DSP add_ln1192_97_fu_9859_p2, operation Mode is: C+A''*B2.
DSP Report: register conv_2_weights_V_1_2_1_U/conv_2_conv_2_weiMgi_rom_U/q0_reg is absorbed into DSP add_ln1192_97_fu_9859_p2.
DSP Report: register phi_ln1117_31_reg_6056_pp0_iter11_reg_reg is absorbed into DSP add_ln1192_97_fu_9859_p2.
DSP Report: register phi_ln1117_31_reg_6056_pp0_iter12_reg_reg is absorbed into DSP add_ln1192_97_fu_9859_p2.
DSP Report: operator add_ln1192_97_fu_9859_p2 is absorbed into DSP add_ln1192_97_fu_9859_p2.
DSP Report: operator cnn_mul_mul_9s_14bek_U130/cnn_mul_mul_9s_14bek_DSP48_5_U/p is absorbed into DSP add_ln1192_97_fu_9859_p2.
DSP Report: Generating DSP add_ln1192_98_fu_9902_p2, operation Mode is: C+A''*B2.
DSP Report: register conv_2_weights_V_1_2_2_U/conv_2_conv_2_weiNgs_rom_U/q0_reg is absorbed into DSP add_ln1192_98_fu_9902_p2.
DSP Report: register phi_ln1117_32_reg_6080_pp0_iter11_reg_reg is absorbed into DSP add_ln1192_98_fu_9902_p2.
DSP Report: register phi_ln1117_32_reg_6080_pp0_iter12_reg_reg is absorbed into DSP add_ln1192_98_fu_9902_p2.
DSP Report: operator add_ln1192_98_fu_9902_p2 is absorbed into DSP add_ln1192_98_fu_9902_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U131/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_98_fu_9902_p2.
DSP Report: Generating DSP add_ln1192_99_fu_9960_p2, operation Mode is: C'+(A''*B2)'.
DSP Report: register conv_2_weights_V_1_2_3_U/conv_2_conv_2_weiOgC_rom_U/q0_reg is absorbed into DSP add_ln1192_99_fu_9960_p2.
DSP Report: register phi_ln1117_33_reg_6104_pp0_iter11_reg_reg is absorbed into DSP add_ln1192_99_fu_9960_p2.
DSP Report: register phi_ln1117_33_reg_6104_pp0_iter12_reg_reg is absorbed into DSP add_ln1192_99_fu_9960_p2.
DSP Report: register add_ln1192_99_fu_9960_p2 is absorbed into DSP add_ln1192_99_fu_9960_p2.
DSP Report: register mul_ln1118_33_reg_14370_reg is absorbed into DSP add_ln1192_99_fu_9960_p2.
DSP Report: operator cnn_mul_mul_9s_14bek_U132/cnn_mul_mul_9s_14bek_DSP48_5_U/p is absorbed into DSP add_ln1192_99_fu_9960_p2.
DSP Report: operator add_ln1192_99_fu_9960_p2 is absorbed into DSP add_ln1192_99_fu_9960_p2.
DSP Report: Generating DSP add_ln1192_100_fu_9995_p2, operation Mode is: C+(A''*B2)'.
DSP Report: register conv_2_weights_V_1_2_4_U/conv_2_conv_2_weiPgM_rom_U/q0_reg is absorbed into DSP add_ln1192_100_fu_9995_p2.
DSP Report: register phi_ln1117_34_reg_6128_pp0_iter11_reg_reg is absorbed into DSP add_ln1192_100_fu_9995_p2.
DSP Report: register phi_ln1117_34_reg_6128_pp0_iter12_reg_reg is absorbed into DSP add_ln1192_100_fu_9995_p2.
DSP Report: register mul_ln1118_34_reg_14380_reg is absorbed into DSP add_ln1192_100_fu_9995_p2.
DSP Report: operator cnn_mul_mul_9s_14bek_U133/cnn_mul_mul_9s_14bek_DSP48_5_U/p is absorbed into DSP add_ln1192_100_fu_9995_p2.
DSP Report: operator add_ln1192_100_fu_9995_p2 is absorbed into DSP add_ln1192_100_fu_9995_p2.
DSP Report: Generating DSP add_ln1192_101_fu_10030_p2, operation Mode is: C+(A''*B2)'.
DSP Report: register conv_2_weights_V_1_2_5_U/conv_2_conv_2_weiQgW_rom_U/q0_reg is absorbed into DSP add_ln1192_101_fu_10030_p2.
DSP Report: register phi_ln1117_35_reg_6152_pp0_iter11_reg_reg is absorbed into DSP add_ln1192_101_fu_10030_p2.
DSP Report: register phi_ln1117_35_reg_6152_pp0_iter12_reg_reg is absorbed into DSP add_ln1192_101_fu_10030_p2.
DSP Report: register mul_ln1118_35_reg_14385_reg is absorbed into DSP add_ln1192_101_fu_10030_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U134/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_101_fu_10030_p2.
DSP Report: operator add_ln1192_101_fu_10030_p2 is absorbed into DSP add_ln1192_101_fu_10030_p2.
DSP Report: Generating DSP add_ln1192_102_fu_10072_p2, operation Mode is: C+A''*B''.
DSP Report: register conv_2_weights_V_2_0_U/conv_2_conv_2_weiRg6_rom_U/q0_reg is absorbed into DSP add_ln1192_102_fu_10072_p2.
DSP Report: register conv_2_weights_V_2_0_7_reg_14390_reg is absorbed into DSP add_ln1192_102_fu_10072_p2.
DSP Report: register phi_ln1117_36_reg_6176_pp0_iter12_reg_reg is absorbed into DSP add_ln1192_102_fu_10072_p2.
DSP Report: register phi_ln1117_36_reg_6176_pp0_iter13_reg_reg is absorbed into DSP add_ln1192_102_fu_10072_p2.
DSP Report: operator add_ln1192_102_fu_10072_p2 is absorbed into DSP add_ln1192_102_fu_10072_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U135/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_102_fu_10072_p2.
DSP Report: Generating DSP add_ln1192_103_fu_10115_p2, operation Mode is: C+A''*B2.
DSP Report: register conv_2_weights_V_2_0_1_U/conv_2_conv_2_weiShg_rom_U/q0_reg is absorbed into DSP add_ln1192_103_fu_10115_p2.
DSP Report: register phi_ln1117_37_reg_6200_pp0_iter12_reg_reg is absorbed into DSP add_ln1192_103_fu_10115_p2.
DSP Report: register phi_ln1117_37_reg_6200_pp0_iter13_reg_reg is absorbed into DSP add_ln1192_103_fu_10115_p2.
DSP Report: operator add_ln1192_103_fu_10115_p2 is absorbed into DSP add_ln1192_103_fu_10115_p2.
DSP Report: operator cnn_mul_mul_9s_14bek_U136/cnn_mul_mul_9s_14bek_DSP48_5_U/p is absorbed into DSP add_ln1192_103_fu_10115_p2.
DSP Report: Generating DSP add_ln1192_104_fu_10158_p2, operation Mode is: C+A''*B2.
DSP Report: register conv_2_weights_V_2_0_2_U/conv_2_conv_2_weiThq_rom_U/q0_reg is absorbed into DSP add_ln1192_104_fu_10158_p2.
DSP Report: register phi_ln1117_38_reg_6224_pp0_iter12_reg_reg is absorbed into DSP add_ln1192_104_fu_10158_p2.
DSP Report: register phi_ln1117_38_reg_6224_pp0_iter13_reg_reg is absorbed into DSP add_ln1192_104_fu_10158_p2.
DSP Report: operator add_ln1192_104_fu_10158_p2 is absorbed into DSP add_ln1192_104_fu_10158_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U137/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_104_fu_10158_p2.
DSP Report: Generating DSP add_ln1192_105_fu_10201_p2, operation Mode is: C+A''*B2.
DSP Report: register conv_2_weights_V_2_0_3_U/conv_2_conv_2_weiUhA_rom_U/q0_reg is absorbed into DSP add_ln1192_105_fu_10201_p2.
DSP Report: register phi_ln1117_39_reg_6248_pp0_iter12_reg_reg is absorbed into DSP add_ln1192_105_fu_10201_p2.
DSP Report: register phi_ln1117_39_reg_6248_pp0_iter13_reg_reg is absorbed into DSP add_ln1192_105_fu_10201_p2.
DSP Report: operator add_ln1192_105_fu_10201_p2 is absorbed into DSP add_ln1192_105_fu_10201_p2.
DSP Report: operator cnn_mul_mul_9s_14bek_U138/cnn_mul_mul_9s_14bek_DSP48_5_U/p is absorbed into DSP add_ln1192_105_fu_10201_p2.
DSP Report: Generating DSP add_ln1192_106_fu_10267_p2, operation Mode is: C'+(A''*B2)'.
DSP Report: register conv_2_weights_V_2_0_4_U/conv_2_conv_2_weiVhK_rom_U/q0_reg is absorbed into DSP add_ln1192_106_fu_10267_p2.
DSP Report: register phi_ln1117_40_reg_6272_pp0_iter12_reg_reg is absorbed into DSP add_ln1192_106_fu_10267_p2.
DSP Report: register phi_ln1117_40_reg_6272_pp0_iter13_reg_reg is absorbed into DSP add_ln1192_106_fu_10267_p2.
DSP Report: register add_ln1192_106_fu_10267_p2 is absorbed into DSP add_ln1192_106_fu_10267_p2.
DSP Report: register mul_ln1118_40_reg_14430_reg is absorbed into DSP add_ln1192_106_fu_10267_p2.
DSP Report: operator cnn_mul_mul_9s_14bek_U139/cnn_mul_mul_9s_14bek_DSP48_5_U/p is absorbed into DSP add_ln1192_106_fu_10267_p2.
DSP Report: operator add_ln1192_106_fu_10267_p2 is absorbed into DSP add_ln1192_106_fu_10267_p2.
DSP Report: Generating DSP add_ln1192_107_fu_10302_p2, operation Mode is: C+(A''*B2)'.
DSP Report: register conv_2_weights_V_2_0_5_U/conv_2_conv_2_weiWhU_rom_U/q0_reg is absorbed into DSP add_ln1192_107_fu_10302_p2.
DSP Report: register phi_ln1117_41_reg_6296_pp0_iter12_reg_reg is absorbed into DSP add_ln1192_107_fu_10302_p2.
DSP Report: register phi_ln1117_41_reg_6296_pp0_iter13_reg_reg is absorbed into DSP add_ln1192_107_fu_10302_p2.
DSP Report: register mul_ln1118_41_reg_14440_reg is absorbed into DSP add_ln1192_107_fu_10302_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U140/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_107_fu_10302_p2.
DSP Report: operator add_ln1192_107_fu_10302_p2 is absorbed into DSP add_ln1192_107_fu_10302_p2.
DSP Report: Generating DSP add_ln1192_108_fu_10337_p2, operation Mode is: C+(A''*B2)'.
DSP Report: register conv_2_weights_V_2_1_U/conv_2_conv_2_weiXh4_rom_U/q0_reg is absorbed into DSP add_ln1192_108_fu_10337_p2.
DSP Report: register phi_ln1117_42_reg_6320_pp0_iter12_reg_reg is absorbed into DSP add_ln1192_108_fu_10337_p2.
DSP Report: register phi_ln1117_42_reg_6320_pp0_iter13_reg_reg is absorbed into DSP add_ln1192_108_fu_10337_p2.
DSP Report: register mul_ln1118_42_reg_14445_reg is absorbed into DSP add_ln1192_108_fu_10337_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U141/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_108_fu_10337_p2.
DSP Report: operator add_ln1192_108_fu_10337_p2 is absorbed into DSP add_ln1192_108_fu_10337_p2.
DSP Report: Generating DSP add_ln1192_109_fu_10372_p2, operation Mode is: C+(A''*B2)'.
DSP Report: register conv_2_weights_V_2_1_1_U/conv_2_conv_2_weiYie_rom_U/q0_reg is absorbed into DSP add_ln1192_109_fu_10372_p2.
DSP Report: register phi_ln1117_43_reg_6344_pp0_iter12_reg_reg is absorbed into DSP add_ln1192_109_fu_10372_p2.
DSP Report: register phi_ln1117_43_reg_6344_pp0_iter13_reg_reg is absorbed into DSP add_ln1192_109_fu_10372_p2.
DSP Report: register mul_ln1118_43_reg_14450_reg is absorbed into DSP add_ln1192_109_fu_10372_p2.
DSP Report: operator cnn_mul_mul_9s_14bek_U142/cnn_mul_mul_9s_14bek_DSP48_5_U/p is absorbed into DSP add_ln1192_109_fu_10372_p2.
DSP Report: operator add_ln1192_109_fu_10372_p2 is absorbed into DSP add_ln1192_109_fu_10372_p2.
DSP Report: Generating DSP cnn_mac_muladd_7sbhl_U143/cnn_mac_muladd_7sbhl_DSP48_8_U/p, operation Mode is: C+A''*B2.
DSP Report: register conv_2_weights_V_2_1_2_U/conv_2_conv_2_weiZio_rom_U/q0_reg is absorbed into DSP cnn_mac_muladd_7sbhl_U143/cnn_mac_muladd_7sbhl_DSP48_8_U/p.
DSP Report: register phi_ln1117_44_reg_6368_pp0_iter13_reg_reg is absorbed into DSP cnn_mac_muladd_7sbhl_U143/cnn_mac_muladd_7sbhl_DSP48_8_U/p.
DSP Report: register phi_ln1117_44_reg_6368_pp0_iter14_reg_reg is absorbed into DSP cnn_mac_muladd_7sbhl_U143/cnn_mac_muladd_7sbhl_DSP48_8_U/p.
DSP Report: operator cnn_mac_muladd_7sbhl_U143/cnn_mac_muladd_7sbhl_DSP48_8_U/p is absorbed into DSP cnn_mac_muladd_7sbhl_U143/cnn_mac_muladd_7sbhl_DSP48_8_U/p.
DSP Report: operator cnn_mac_muladd_7sbhl_U143/cnn_mac_muladd_7sbhl_DSP48_8_U/m is absorbed into DSP cnn_mac_muladd_7sbhl_U143/cnn_mac_muladd_7sbhl_DSP48_8_U/p.
DSP Report: Generating DSP add_ln1192_111_fu_10440_p2, operation Mode is: C+A''*B2.
DSP Report: register conv_2_weights_V_2_1_3_U/conv_2_conv_2_wei0iy_rom_U/q0_reg is absorbed into DSP add_ln1192_111_fu_10440_p2.
DSP Report: register phi_ln1117_45_reg_6392_pp0_iter13_reg_reg is absorbed into DSP add_ln1192_111_fu_10440_p2.
DSP Report: register phi_ln1117_45_reg_6392_pp0_iter14_reg_reg is absorbed into DSP add_ln1192_111_fu_10440_p2.
DSP Report: operator add_ln1192_111_fu_10440_p2 is absorbed into DSP add_ln1192_111_fu_10440_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U144/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_111_fu_10440_p2.
DSP Report: Generating DSP add_ln1192_112_fu_10483_p2, operation Mode is: C+A''*B2.
DSP Report: register conv_2_weights_V_2_1_4_U/conv_2_conv_2_wei1iI_rom_U/q0_reg is absorbed into DSP add_ln1192_112_fu_10483_p2.
DSP Report: register phi_ln1117_46_reg_6416_pp0_iter13_reg_reg is absorbed into DSP add_ln1192_112_fu_10483_p2.
DSP Report: register phi_ln1117_46_reg_6416_pp0_iter14_reg_reg is absorbed into DSP add_ln1192_112_fu_10483_p2.
DSP Report: operator add_ln1192_112_fu_10483_p2 is absorbed into DSP add_ln1192_112_fu_10483_p2.
DSP Report: operator cnn_mul_mul_9s_14bek_U145/cnn_mul_mul_9s_14bek_DSP48_5_U/p is absorbed into DSP add_ln1192_112_fu_10483_p2.
DSP Report: Generating DSP add_ln1192_113_fu_10541_p2, operation Mode is: C'+(A''*B2)'.
DSP Report: register conv_2_weights_V_2_1_5_U/conv_2_conv_2_wei2iS_rom_U/q0_reg is absorbed into DSP add_ln1192_113_fu_10541_p2.
DSP Report: register phi_ln1117_47_reg_6440_pp0_iter13_reg_reg is absorbed into DSP add_ln1192_113_fu_10541_p2.
DSP Report: register phi_ln1117_47_reg_6440_pp0_iter14_reg_reg is absorbed into DSP add_ln1192_113_fu_10541_p2.
DSP Report: register add_ln1192_113_fu_10541_p2 is absorbed into DSP add_ln1192_113_fu_10541_p2.
DSP Report: register mul_ln1118_47_reg_14510_reg is absorbed into DSP add_ln1192_113_fu_10541_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U146/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_113_fu_10541_p2.
DSP Report: operator add_ln1192_113_fu_10541_p2 is absorbed into DSP add_ln1192_113_fu_10541_p2.
DSP Report: Generating DSP add_ln1192_114_fu_10576_p2, operation Mode is: C+(A''*B2)'.
DSP Report: register conv_2_weights_V_2_2_U/conv_2_conv_2_wei3i2_rom_U/q0_reg is absorbed into DSP add_ln1192_114_fu_10576_p2.
DSP Report: register phi_ln1117_48_reg_6464_pp0_iter13_reg_reg is absorbed into DSP add_ln1192_114_fu_10576_p2.
DSP Report: register phi_ln1117_48_reg_6464_pp0_iter14_reg_reg is absorbed into DSP add_ln1192_114_fu_10576_p2.
DSP Report: register mul_ln1118_48_reg_14520_reg is absorbed into DSP add_ln1192_114_fu_10576_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U147/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_114_fu_10576_p2.
DSP Report: operator add_ln1192_114_fu_10576_p2 is absorbed into DSP add_ln1192_114_fu_10576_p2.
DSP Report: Generating DSP add_ln1192_115_fu_10611_p2, operation Mode is: C+(A''*B2)'.
DSP Report: register conv_2_weights_V_2_2_1_U/conv_2_conv_2_wei4jc_rom_U/q0_reg is absorbed into DSP add_ln1192_115_fu_10611_p2.
DSP Report: register phi_ln1117_49_reg_6488_pp0_iter13_reg_reg is absorbed into DSP add_ln1192_115_fu_10611_p2.
DSP Report: register phi_ln1117_49_reg_6488_pp0_iter14_reg_reg is absorbed into DSP add_ln1192_115_fu_10611_p2.
DSP Report: register mul_ln1118_49_reg_14525_reg is absorbed into DSP add_ln1192_115_fu_10611_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U148/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_115_fu_10611_p2.
DSP Report: operator add_ln1192_115_fu_10611_p2 is absorbed into DSP add_ln1192_115_fu_10611_p2.
DSP Report: Generating DSP add_ln1192_116_fu_10653_p2, operation Mode is: C+A''*B''.
DSP Report: register conv_2_weights_V_2_2_2_U/conv_2_conv_2_wei5jm_rom_U/q0_reg is absorbed into DSP add_ln1192_116_fu_10653_p2.
DSP Report: register conv_2_weights_V_2_2_11_reg_14530_reg is absorbed into DSP add_ln1192_116_fu_10653_p2.
DSP Report: register phi_ln1117_50_reg_6512_pp0_iter14_reg_reg is absorbed into DSP add_ln1192_116_fu_10653_p2.
DSP Report: register phi_ln1117_50_reg_6512_pp0_iter15_reg_reg is absorbed into DSP add_ln1192_116_fu_10653_p2.
DSP Report: operator add_ln1192_116_fu_10653_p2 is absorbed into DSP add_ln1192_116_fu_10653_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U149/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_116_fu_10653_p2.
DSP Report: Generating DSP add_ln1192_117_fu_10695_p2, operation Mode is: C+A''*B''.
DSP Report: register conv_2_weights_V_2_2_3_U/conv_2_conv_2_wei6jw_rom_U/q0_reg is absorbed into DSP add_ln1192_117_fu_10695_p2.
DSP Report: register conv_2_weights_V_2_2_13_reg_14535_reg is absorbed into DSP add_ln1192_117_fu_10695_p2.
DSP Report: register phi_ln1117_51_reg_6536_pp0_iter14_reg_reg is absorbed into DSP add_ln1192_117_fu_10695_p2.
DSP Report: register phi_ln1117_51_reg_6536_pp0_iter15_reg_reg is absorbed into DSP add_ln1192_117_fu_10695_p2.
DSP Report: operator add_ln1192_117_fu_10695_p2 is absorbed into DSP add_ln1192_117_fu_10695_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U150/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_117_fu_10695_p2.
DSP Report: Generating DSP add_ln1192_118_fu_10737_p2, operation Mode is: C+A''*B''.
DSP Report: register conv_2_weights_V_2_2_4_U/conv_2_conv_2_wei7jG_rom_U/q0_reg is absorbed into DSP add_ln1192_118_fu_10737_p2.
DSP Report: register conv_2_weights_V_2_2_15_reg_14540_reg is absorbed into DSP add_ln1192_118_fu_10737_p2.
DSP Report: register phi_ln1117_52_reg_6560_pp0_iter14_reg_reg is absorbed into DSP add_ln1192_118_fu_10737_p2.
DSP Report: register phi_ln1117_52_reg_6560_pp0_iter15_reg_reg is absorbed into DSP add_ln1192_118_fu_10737_p2.
DSP Report: operator add_ln1192_118_fu_10737_p2 is absorbed into DSP add_ln1192_118_fu_10737_p2.
DSP Report: operator cnn_mul_mul_9s_14bek_U151/cnn_mul_mul_9s_14bek_DSP48_5_U/p is absorbed into DSP add_ln1192_118_fu_10737_p2.
DSP Report: Generating DSP add_ln1192_119_fu_10779_p2, operation Mode is: C+A''*B''.
DSP Report: register conv_2_weights_V_2_2_5_U/conv_2_conv_2_wei8jQ_rom_U/q0_reg is absorbed into DSP add_ln1192_119_fu_10779_p2.
DSP Report: register conv_2_weights_V_2_2_17_reg_14545_reg is absorbed into DSP add_ln1192_119_fu_10779_p2.
DSP Report: register phi_ln1117_53_reg_6584_pp0_iter14_reg_reg is absorbed into DSP add_ln1192_119_fu_10779_p2.
DSP Report: register phi_ln1117_53_reg_6584_pp0_iter15_reg_reg is absorbed into DSP add_ln1192_119_fu_10779_p2.
DSP Report: operator add_ln1192_119_fu_10779_p2 is absorbed into DSP add_ln1192_119_fu_10779_p2.
DSP Report: operator cnn_mul_mul_8s_14bfk_U152/cnn_mul_mul_8s_14bfk_DSP48_6_U/p is absorbed into DSP add_ln1192_119_fu_10779_p2.
DSP Report: Generating DSP cnn_mac_muladd_5nbck_U98/cnn_mac_muladd_5nbck_DSP48_3_U/p, operation Mode is: C'+(A:0xb)*B''.
DSP Report: register cnn_mac_muladd_5nbck_U98/cnn_mac_muladd_5nbck_DSP48_3_U/p is absorbed into DSP cnn_mac_muladd_5nbck_U98/cnn_mac_muladd_5nbck_DSP48_3_U/p.
DSP Report: register cnn_mac_muladd_5nbck_U98/cnn_mac_muladd_5nbck_DSP48_3_U/p is absorbed into DSP cnn_mac_muladd_5nbck_U98/cnn_mac_muladd_5nbck_DSP48_3_U/p.
DSP Report: register cnn_mac_muladd_5nbck_U98/cnn_mac_muladd_5nbck_DSP48_3_U/p is absorbed into DSP cnn_mac_muladd_5nbck_U98/cnn_mac_muladd_5nbck_DSP48_3_U/p.
DSP Report: operator cnn_mac_muladd_5nbck_U98/cnn_mac_muladd_5nbck_DSP48_3_U/p is absorbed into DSP cnn_mac_muladd_5nbck_U98/cnn_mac_muladd_5nbck_DSP48_3_U/p.
DSP Report: operator cnn_mac_muladd_5nbck_U98/cnn_mac_muladd_5nbck_DSP48_3_U/m is absorbed into DSP cnn_mac_muladd_5nbck_U98/cnn_mac_muladd_5nbck_DSP48_3_U/p.
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[0]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cnn_urem_4ns_3ns_bbk_U96/\cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_urem_4ns_3ns_bbk_U96/\cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[2] )
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[0]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cnn_urem_4ns_3ns_bbk_U97/\cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_urem_4ns_3ns_bbk_U97/\cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[2] )
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[0]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cnn_urem_4ns_3ns_bbk_U95/\cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_urem_4ns_3ns_bbk_U95/\cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[2] )
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_urem_4ns_3ns_bbk_U96/\cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_urem_4ns_3ns_bbk_U97/\cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_urem_4ns_3ns_bbk_U95/\cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].divisor_tmp_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].divisor_tmp_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].divisor_tmp_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[1].divisor_tmp_reg[2][0]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[1].divisor_tmp_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[1].divisor_tmp_reg[2][0]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[1].divisor_tmp_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[1].divisor_tmp_reg[2][0]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[1].divisor_tmp_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[2].divisor_tmp_reg[3][0]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[2].divisor_tmp_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[2].divisor_tmp_reg[3][0]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[2].divisor_tmp_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[2].divisor_tmp_reg[3][0]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[2].divisor_tmp_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln893_reg_14596_reg[0]' (FDE) to 'sub_ln894_reg_14580_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln_reg_14586_reg[0]' (FDE) to 'icmp_ln908_reg_14591_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\or_ln_reg_14586_reg[31] )
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[5]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[6]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[7]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[8]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[9]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[10]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[11]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[12]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[13]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[14]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[15]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[16]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[17]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[18]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[19]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[20]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[21]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[22]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[23]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[24]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[25]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[26]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[27]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[28]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[29]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[30]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln894_reg_14580_reg[31]' (FDE) to 'sub_ln894_reg_14580_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\icmp_ln908_reg_14591_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[63] )
INFO: [Synth 8-3886] merging instance 'cnn_dcmp_64ns_64ndEe_U94/din0_buf1_reg[57]' (FD) to 'cnn_dcmp_64ns_64ndEe_U94/din0_buf1_reg[56]'
INFO: [Synth 8-3886] merging instance 'cnn_dcmp_64ns_64ndEe_U94/din0_buf1_reg[56]' (FD) to 'cnn_dcmp_64ns_64ndEe_U94/din0_buf1_reg[60]'
INFO: [Synth 8-3886] merging instance 'cnn_dcmp_64ns_64ndEe_U94/din0_buf1_reg[58]' (FD) to 'cnn_dcmp_64ns_64ndEe_U94/din0_buf1_reg[60]'
INFO: [Synth 8-3886] merging instance 'cnn_dcmp_64ns_64ndEe_U94/din0_buf1_reg[59]' (FD) to 'cnn_dcmp_64ns_64ndEe_U94/din0_buf1_reg[60]'
INFO: [Synth 8-3886] merging instance 'cnn_dcmp_64ns_64ndEe_U94/din0_buf1_reg[60]' (FD) to 'cnn_dcmp_64ns_64ndEe_U94/din0_buf1_reg[61]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dcmp_64ns_64ndEe_U94/din1_buf1_reg[56] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[2]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].remd_tmp_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].remd_tmp_reg[1][1]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].remd_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[2]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].remd_tmp_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].remd_tmp_reg[1][1]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].remd_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[2]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].remd_tmp_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].remd_tmp_reg[1][1]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].remd_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[1].divisor_tmp_reg[2][1]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[1].divisor_tmp_reg[2][2]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].remd_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[1].divisor_tmp_reg[2][1]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[1].divisor_tmp_reg[2][2]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].remd_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[1].divisor_tmp_reg[2][1]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[1].divisor_tmp_reg[2][2]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].remd_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].remd_tmp_reg[1][2]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[1].remd_tmp_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].remd_tmp_reg[1][2]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[1].remd_tmp_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[0].remd_tmp_reg[1][2]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[1].remd_tmp_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[2].divisor_tmp_reg[3][1]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[2].divisor_tmp_reg[3][2]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U96/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[1].remd_tmp_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[2].divisor_tmp_reg[3][1]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[2].divisor_tmp_reg[3][2]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U97/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[1].remd_tmp_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[2].divisor_tmp_reg[3][1]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[2].divisor_tmp_reg[3][2]' (FDE) to 'cnn_urem_4ns_3ns_bbk_U95/cnn_urem_4ns_3ns_bbk_div_U/cnn_urem_4ns_3ns_bbk_div_u_0/loop[1].remd_tmp_reg[2][2]'
DSP Report: Generating DSP cnn_mul_mul_14s_9fYi_U8/cnn_mul_mul_14s_9fYi_DSP48_0_U/p, operation Mode is: A*B2.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q0_reg is absorbed into DSP cnn_mul_mul_14s_9fYi_U8/cnn_mul_mul_14s_9fYi_DSP48_0_U/p.
DSP Report: operator cnn_mul_mul_14s_9fYi_U8/cnn_mul_mul_14s_9fYi_DSP48_0_U/p is absorbed into DSP cnn_mul_mul_14s_9fYi_U8/cnn_mul_mul_14s_9fYi_DSP48_0_U/p.
DSP Report: Generating DSP add_ln1192_fu_3220_p2, operation Mode is: C+A*B2.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q1_reg is absorbed into DSP add_ln1192_fu_3220_p2.
DSP Report: operator add_ln1192_fu_3220_p2 is absorbed into DSP add_ln1192_fu_3220_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U9/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_fu_3220_p2.
DSP Report: Generating DSP add_ln1192_120_fu_3263_p2, operation Mode is: C+A*B2.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q2_reg is absorbed into DSP add_ln1192_120_fu_3263_p2.
DSP Report: operator add_ln1192_120_fu_3263_p2 is absorbed into DSP add_ln1192_120_fu_3263_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U10/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_120_fu_3263_p2.
DSP Report: Generating DSP add_ln1192_121_fu_3465_p2, operation Mode is: C'+(A*B2)'.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q3_reg is absorbed into DSP add_ln1192_121_fu_3465_p2.
DSP Report: register add_ln1192_121_fu_3465_p2 is absorbed into DSP add_ln1192_121_fu_3465_p2.
DSP Report: register mul_ln1118_56_reg_7112_reg is absorbed into DSP add_ln1192_121_fu_3465_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U11/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_121_fu_3465_p2.
DSP Report: operator add_ln1192_121_fu_3465_p2 is absorbed into DSP add_ln1192_121_fu_3465_p2.
DSP Report: Generating DSP add_ln1192_122_fu_3500_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q4_reg is absorbed into DSP add_ln1192_122_fu_3500_p2.
DSP Report: register mul_ln1118_57_reg_7122_reg is absorbed into DSP add_ln1192_122_fu_3500_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U12/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_122_fu_3500_p2.
DSP Report: operator add_ln1192_122_fu_3500_p2 is absorbed into DSP add_ln1192_122_fu_3500_p2.
DSP Report: Generating DSP add_ln1192_123_fu_3542_p2, operation Mode is: C+A2*B''.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q5_reg is absorbed into DSP add_ln1192_123_fu_3542_p2.
DSP Report: register conv_1_weights_V_loa_13_reg_7127_reg is absorbed into DSP add_ln1192_123_fu_3542_p2.
DSP Report: register ap_phi_reg_pp0_iter10_phi_ln1117_58_reg_1586_reg is absorbed into DSP add_ln1192_123_fu_3542_p2.
DSP Report: operator add_ln1192_123_fu_3542_p2 is absorbed into DSP add_ln1192_123_fu_3542_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U13/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_123_fu_3542_p2.
DSP Report: Generating DSP add_ln1192_124_fu_3585_p2, operation Mode is: C+A2*B2.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q6_reg is absorbed into DSP add_ln1192_124_fu_3585_p2.
DSP Report: register ap_phi_reg_pp0_iter10_phi_ln1117_59_reg_1609_reg is absorbed into DSP add_ln1192_124_fu_3585_p2.
DSP Report: operator add_ln1192_124_fu_3585_p2 is absorbed into DSP add_ln1192_124_fu_3585_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U14/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_124_fu_3585_p2.
DSP Report: Generating DSP add_ln1192_125_fu_3628_p2, operation Mode is: C+A2*B2.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q7_reg is absorbed into DSP add_ln1192_125_fu_3628_p2.
DSP Report: register ap_phi_reg_pp0_iter10_phi_ln1117_60_reg_1632_reg is absorbed into DSP add_ln1192_125_fu_3628_p2.
DSP Report: operator add_ln1192_125_fu_3628_p2 is absorbed into DSP add_ln1192_125_fu_3628_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U15/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_125_fu_3628_p2.
DSP Report: Generating DSP add_ln1192_126_fu_3671_p2, operation Mode is: C+A2*B2.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q8_reg is absorbed into DSP add_ln1192_126_fu_3671_p2.
DSP Report: register ap_phi_reg_pp0_iter10_phi_ln1117_61_reg_1655_reg is absorbed into DSP add_ln1192_126_fu_3671_p2.
DSP Report: operator add_ln1192_126_fu_3671_p2 is absorbed into DSP add_ln1192_126_fu_3671_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U16/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_126_fu_3671_p2.
DSP Report: Generating DSP cnn_mul_mul_9s_14g8j_U17/cnn_mul_mul_9s_14g8j_DSP48_1_U/p, operation Mode is: A*B2.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q9_reg is absorbed into DSP cnn_mul_mul_9s_14g8j_U17/cnn_mul_mul_9s_14g8j_DSP48_1_U/p.
DSP Report: operator cnn_mul_mul_9s_14g8j_U17/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP cnn_mul_mul_9s_14g8j_U17/cnn_mul_mul_9s_14g8j_DSP48_1_U/p.
DSP Report: Generating DSP add_ln1192_127_fu_3871_p2, operation Mode is: C+A*B2.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q10_reg is absorbed into DSP add_ln1192_127_fu_3871_p2.
DSP Report: operator add_ln1192_127_fu_3871_p2 is absorbed into DSP add_ln1192_127_fu_3871_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U18/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_127_fu_3871_p2.
DSP Report: Generating DSP add_ln1192_128_fu_3970_p2, operation Mode is: C+A*B2.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q11_reg is absorbed into DSP add_ln1192_128_fu_3970_p2.
DSP Report: operator add_ln1192_128_fu_3970_p2 is absorbed into DSP add_ln1192_128_fu_3970_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U19/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_128_fu_3970_p2.
DSP Report: Generating DSP add_ln1192_129_fu_4673_p2, operation Mode is: C'+(A*B2)'.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q12_reg is absorbed into DSP add_ln1192_129_fu_4673_p2.
DSP Report: register add_ln1192_129_fu_4673_p2 is absorbed into DSP add_ln1192_129_fu_4673_p2.
DSP Report: register mul_ln1118_65_reg_7253_reg is absorbed into DSP add_ln1192_129_fu_4673_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U20/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_129_fu_4673_p2.
DSP Report: operator add_ln1192_129_fu_4673_p2 is absorbed into DSP add_ln1192_129_fu_4673_p2.
DSP Report: Generating DSP add_ln1192_130_fu_4708_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q13_reg is absorbed into DSP add_ln1192_130_fu_4708_p2.
DSP Report: register mul_ln1118_66_reg_7263_reg is absorbed into DSP add_ln1192_130_fu_4708_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U21/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_130_fu_4708_p2.
DSP Report: operator add_ln1192_130_fu_4708_p2 is absorbed into DSP add_ln1192_130_fu_4708_p2.
DSP Report: Generating DSP add_ln1192_131_fu_4749_p2, operation Mode is: C+A2*B''.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q14_reg is absorbed into DSP add_ln1192_131_fu_4749_p2.
DSP Report: register conv_1_weights_V_loa_5_reg_7268_reg is absorbed into DSP add_ln1192_131_fu_4749_p2.
DSP Report: register select_ln1117_47_reg_7273_reg is absorbed into DSP add_ln1192_131_fu_4749_p2.
DSP Report: operator add_ln1192_131_fu_4749_p2 is absorbed into DSP add_ln1192_131_fu_4749_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U27/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_131_fu_4749_p2.
DSP Report: Generating DSP add_ln1192_132_fu_4791_p2, operation Mode is: C+A2*B2.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q21_reg is absorbed into DSP add_ln1192_132_fu_4791_p2.
DSP Report: register select_ln1117_55_reg_7278_reg is absorbed into DSP add_ln1192_132_fu_4791_p2.
DSP Report: operator add_ln1192_132_fu_4791_p2 is absorbed into DSP add_ln1192_132_fu_4791_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U28/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_132_fu_4791_p2.
DSP Report: Generating DSP add_ln1192_133_fu_4833_p2, operation Mode is: C+A2*B2.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q22_reg is absorbed into DSP add_ln1192_133_fu_4833_p2.
DSP Report: register select_ln1117_63_reg_7283_reg is absorbed into DSP add_ln1192_133_fu_4833_p2.
DSP Report: operator add_ln1192_133_fu_4833_p2 is absorbed into DSP add_ln1192_133_fu_4833_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U29/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_133_fu_4833_p2.
DSP Report: Generating DSP add_ln1192_134_fu_4875_p2, operation Mode is: C+A2*B2.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q23_reg is absorbed into DSP add_ln1192_134_fu_4875_p2.
DSP Report: register select_ln1117_71_reg_7288_reg is absorbed into DSP add_ln1192_134_fu_4875_p2.
DSP Report: operator add_ln1192_134_fu_4875_p2 is absorbed into DSP add_ln1192_134_fu_4875_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U30/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_134_fu_4875_p2.
DSP Report: Generating DSP cnn_mul_mul_9s_14g8j_U22/cnn_mul_mul_9s_14g8j_DSP48_1_U/p, operation Mode is: A*B2.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q15_reg is absorbed into DSP cnn_mul_mul_9s_14g8j_U22/cnn_mul_mul_9s_14g8j_DSP48_1_U/p.
DSP Report: operator cnn_mul_mul_9s_14g8j_U22/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP cnn_mul_mul_9s_14g8j_U22/cnn_mul_mul_9s_14g8j_DSP48_1_U/p.
DSP Report: Generating DSP add_ln1192_135_fu_4402_p2, operation Mode is: C+A*B2.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q16_reg is absorbed into DSP add_ln1192_135_fu_4402_p2.
DSP Report: operator add_ln1192_135_fu_4402_p2 is absorbed into DSP add_ln1192_135_fu_4402_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U23/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_135_fu_4402_p2.
DSP Report: Generating DSP add_ln1192_136_fu_4441_p2, operation Mode is: C+A*B2.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q17_reg is absorbed into DSP add_ln1192_136_fu_4441_p2.
DSP Report: operator add_ln1192_136_fu_4441_p2 is absorbed into DSP add_ln1192_136_fu_4441_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U24/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_136_fu_4441_p2.
DSP Report: Generating DSP add_ln1192_137_fu_4909_p2, operation Mode is: C'+(A*B2)'.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q18_reg is absorbed into DSP add_ln1192_137_fu_4909_p2.
DSP Report: register add_ln1192_137_fu_4909_p2 is absorbed into DSP add_ln1192_137_fu_4909_p2.
DSP Report: register mul_ln1118_74_reg_7313_reg is absorbed into DSP add_ln1192_137_fu_4909_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U25/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_137_fu_4909_p2.
DSP Report: operator add_ln1192_137_fu_4909_p2 is absorbed into DSP add_ln1192_137_fu_4909_p2.
DSP Report: Generating DSP add_ln1192_138_fu_4944_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q19_reg is absorbed into DSP add_ln1192_138_fu_4944_p2.
DSP Report: register mul_ln1118_75_reg_7323_reg is absorbed into DSP add_ln1192_138_fu_4944_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U26/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_138_fu_4944_p2.
DSP Report: operator add_ln1192_138_fu_4944_p2 is absorbed into DSP add_ln1192_138_fu_4944_p2.
DSP Report: Generating DSP add_ln1192_139_fu_4982_p2, operation Mode is: C+A2*B''.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q20_reg is absorbed into DSP add_ln1192_139_fu_4982_p2.
DSP Report: register conv_1_weights_V_loa_22_reg_7328_reg is absorbed into DSP add_ln1192_139_fu_4982_p2.
DSP Report: register select_ln1117_47_reg_7273_reg is absorbed into DSP add_ln1192_139_fu_4982_p2.
DSP Report: operator add_ln1192_139_fu_4982_p2 is absorbed into DSP add_ln1192_139_fu_4982_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U31/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_139_fu_4982_p2.
DSP Report: Generating DSP add_ln1192_140_fu_5021_p2, operation Mode is: C+A2*B2.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q24_reg is absorbed into DSP add_ln1192_140_fu_5021_p2.
DSP Report: register select_ln1117_55_reg_7278_reg is absorbed into DSP add_ln1192_140_fu_5021_p2.
DSP Report: operator add_ln1192_140_fu_5021_p2 is absorbed into DSP add_ln1192_140_fu_5021_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U32/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_140_fu_5021_p2.
DSP Report: Generating DSP add_ln1192_141_fu_5060_p2, operation Mode is: C+A2*B2.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q25_reg is absorbed into DSP add_ln1192_141_fu_5060_p2.
DSP Report: register select_ln1117_63_reg_7283_reg is absorbed into DSP add_ln1192_141_fu_5060_p2.
DSP Report: operator add_ln1192_141_fu_5060_p2 is absorbed into DSP add_ln1192_141_fu_5060_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U33/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_141_fu_5060_p2.
DSP Report: Generating DSP add_ln1192_142_fu_5099_p2, operation Mode is: C+A2*B2.
DSP Report: register conv_1_weights_V_U/conv_1_conv_1_weibkb_rom_U/q26_reg is absorbed into DSP add_ln1192_142_fu_5099_p2.
DSP Report: register select_ln1117_71_reg_7288_reg is absorbed into DSP add_ln1192_142_fu_5099_p2.
DSP Report: operator add_ln1192_142_fu_5099_p2 is absorbed into DSP add_ln1192_142_fu_5099_p2.
DSP Report: operator cnn_mul_mul_9s_14g8j_U34/cnn_mul_mul_9s_14g8j_DSP48_1_U/p is absorbed into DSP add_ln1192_142_fu_5099_p2.
DSP Report: Generating DSP cnn_mac_muladd_6nhbi_U35/cnn_mac_muladd_6nhbi_DSP48_2_U/p, operation Mode is: C'+(A:0x1a)*B''.
DSP Report: register cnn_mac_muladd_6nhbi_U35/cnn_mac_muladd_6nhbi_DSP48_2_U/p is absorbed into DSP cnn_mac_muladd_6nhbi_U35/cnn_mac_muladd_6nhbi_DSP48_2_U/p.
DSP Report: register cnn_mac_muladd_6nhbi_U35/cnn_mac_muladd_6nhbi_DSP48_2_U/p is absorbed into DSP cnn_mac_muladd_6nhbi_U35/cnn_mac_muladd_6nhbi_DSP48_2_U/p.
DSP Report: register cnn_mac_muladd_6nhbi_U35/cnn_mac_muladd_6nhbi_DSP48_2_U/p is absorbed into DSP cnn_mac_muladd_6nhbi_U35/cnn_mac_muladd_6nhbi_DSP48_2_U/p.
DSP Report: operator cnn_mac_muladd_6nhbi_U35/cnn_mac_muladd_6nhbi_DSP48_2_U/p is absorbed into DSP cnn_mac_muladd_6nhbi_U35/cnn_mac_muladd_6nhbi_DSP48_2_U/p.
DSP Report: operator cnn_mac_muladd_6nhbi_U35/cnn_mac_muladd_6nhbi_DSP48_2_U/m is absorbed into DSP cnn_mac_muladd_6nhbi_U35/cnn_mac_muladd_6nhbi_DSP48_2_U/p.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'grp_conv_1_fu_5234/cnn_urem_5ns_3ns_eOg_U7/cnn_urem_5ns_3ns_eOg_div_U/divisor0_reg[0]' (FDE) to 'grp_conv_1_fu_5234/cnn_urem_5ns_3ns_eOg_U7/cnn_urem_5ns_3ns_eOg_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv_1_fu_5234/cnn_urem_5ns_3ns_eOg_U5/cnn_urem_5ns_3ns_eOg_div_U/divisor0_reg[0]' (FDE) to 'grp_conv_1_fu_5234/cnn_urem_5ns_3ns_eOg_U5/cnn_urem_5ns_3ns_eOg_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv_1_fu_5234/cnn_urem_5ns_3ns_eOg_U6/cnn_urem_5ns_3ns_eOg_div_U/divisor0_reg[0]' (FDE) to 'grp_conv_1_fu_5234/cnn_urem_5ns_3ns_eOg_U6/cnn_urem_5ns_3ns_eOg_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv_1_fu_5234/cnn_urem_5ns_3ns_eOg_U4/cnn_urem_5ns_3ns_eOg_div_U/divisor0_reg[0]' (FDE) to 'grp_conv_1_fu_5234/cnn_urem_5ns_3ns_eOg_U4/cnn_urem_5ns_3ns_eOg_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv_1_fu_5234/zext_ln1116_48_reg_7192_reg[2]' (FD) to 'grp_conv_1_fu_5234/add_ln14_1_reg_7185_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_conv_1_fu_5234/zext_ln1116_48_reg_7192_reg[1]' (FD) to 'grp_conv_1_fu_5234/add_ln14_1_reg_7185_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv_1_fu_5234/zext_ln1116_48_reg_7192_reg[0]' (FD) to 'grp_conv_1_fu_5234/add_ln14_1_reg_7185_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv_1_fu_5234/zext_ln1116_39_reg_7144_reg[2]' (FD) to 'grp_conv_1_fu_5234/add_ln14_reg_7137_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_conv_1_fu_5234/zext_ln1116_39_reg_7144_reg[1]' (FD) to 'grp_conv_1_fu_5234/add_ln14_reg_7137_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U423/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C'+A2*B2.
DSP Report: register reg_1351_reg is absorbed into DSP cnn_mac_muladd_9sbll_U423/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register flat_array_0_V_load_reg_4769_reg is absorbed into DSP cnn_mac_muladd_9sbll_U423/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register cnn_mac_muladd_9sbll_U423/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U423/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U423/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U423/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U423/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U423/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U424/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register reg_1355_reg is absorbed into DSP cnn_mac_muladd_9sbll_U424/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register flat_array_1_V_load_reg_4774_reg is absorbed into DSP cnn_mac_muladd_9sbll_U424/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U424/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U424/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U424/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U424/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U425/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register reg_1359_reg is absorbed into DSP cnn_mac_muladd_9sbll_U425/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register flat_array_2_V_load_reg_4779_reg is absorbed into DSP cnn_mac_muladd_9sbll_U425/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U425/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U425/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U425/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U425/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U426/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register reg_1363_reg is absorbed into DSP cnn_mac_muladd_9sbll_U426/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register flat_array_3_V_load_reg_4784_reg is absorbed into DSP cnn_mac_muladd_9sbll_U426/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U426/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U426/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U426/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U426/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U427/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register reg_1367_reg is absorbed into DSP cnn_mac_muladd_9sbll_U427/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register flat_array_4_V_load_reg_4789_reg is absorbed into DSP cnn_mac_muladd_9sbll_U427/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U427/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U427/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U427/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U427/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U428/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C'+A2*B2.
DSP Report: register reg_1351_reg is absorbed into DSP cnn_mac_muladd_9sbll_U428/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register flat_array_5_V_load_reg_4799_reg is absorbed into DSP cnn_mac_muladd_9sbll_U428/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register cnn_mac_muladd_9sbll_U428/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U428/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U428/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U428/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U428/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U428/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U429/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register reg_1355_reg is absorbed into DSP cnn_mac_muladd_9sbll_U429/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register flat_array_6_V_load_reg_4809_reg is absorbed into DSP cnn_mac_muladd_9sbll_U429/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U429/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U429/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U429/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U429/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U430/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register reg_1359_reg is absorbed into DSP cnn_mac_muladd_9sbll_U430/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register flat_array_7_V_load_reg_4819_reg is absorbed into DSP cnn_mac_muladd_9sbll_U430/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U430/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U430/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U430/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U430/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U431/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register reg_1363_reg is absorbed into DSP cnn_mac_muladd_9sbll_U431/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register flat_array_8_V_load_reg_4829_reg is absorbed into DSP cnn_mac_muladd_9sbll_U431/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U431/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U431/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U431/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U431/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U432/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register reg_1367_reg is absorbed into DSP cnn_mac_muladd_9sbll_U432/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register flat_array_9_V_load_reg_4839_reg is absorbed into DSP cnn_mac_muladd_9sbll_U432/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U432/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U432/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U432/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U432/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U433/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C'+A2*B2.
DSP Report: register flat_array_10_V_loa_reg_4844_reg is absorbed into DSP cnn_mac_muladd_9sbll_U433/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register cnn_mac_muladd_9sbll_U433/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U433/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1351_reg is absorbed into DSP cnn_mac_muladd_9sbll_U433/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U433/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U433/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U433/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U433/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U434/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_11_V_loa_reg_4849_reg is absorbed into DSP cnn_mac_muladd_9sbll_U434/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1355_reg is absorbed into DSP cnn_mac_muladd_9sbll_U434/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U434/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U434/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U434/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U434/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U435/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_12_V_loa_reg_4854_reg is absorbed into DSP cnn_mac_muladd_9sbll_U435/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1359_reg is absorbed into DSP cnn_mac_muladd_9sbll_U435/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U435/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U435/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U435/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U435/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U436/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_13_V_loa_reg_4859_reg is absorbed into DSP cnn_mac_muladd_9sbll_U436/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1363_reg is absorbed into DSP cnn_mac_muladd_9sbll_U436/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U436/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U436/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U436/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U436/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U437/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_14_V_loa_reg_4864_reg is absorbed into DSP cnn_mac_muladd_9sbll_U437/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1367_reg is absorbed into DSP cnn_mac_muladd_9sbll_U437/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U437/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U437/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U437/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U437/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U438/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C'+A2*B2.
DSP Report: register flat_array_15_V_loa_reg_4869_reg is absorbed into DSP cnn_mac_muladd_9sbll_U438/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register cnn_mac_muladd_9sbll_U438/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U438/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1351_reg is absorbed into DSP cnn_mac_muladd_9sbll_U438/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U438/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U438/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U438/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U438/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U439/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_16_V_loa_reg_4874_reg is absorbed into DSP cnn_mac_muladd_9sbll_U439/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1355_reg is absorbed into DSP cnn_mac_muladd_9sbll_U439/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U439/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U439/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U439/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U439/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U440/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_17_V_loa_reg_4879_reg is absorbed into DSP cnn_mac_muladd_9sbll_U440/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1359_reg is absorbed into DSP cnn_mac_muladd_9sbll_U440/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U440/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U440/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U440/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U440/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U441/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_18_V_loa_reg_4884_reg is absorbed into DSP cnn_mac_muladd_9sbll_U441/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1363_reg is absorbed into DSP cnn_mac_muladd_9sbll_U441/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U441/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U441/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U441/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U441/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U442/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_19_V_loa_reg_4889_reg is absorbed into DSP cnn_mac_muladd_9sbll_U442/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1367_reg is absorbed into DSP cnn_mac_muladd_9sbll_U442/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U442/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U442/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U442/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U442/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U443/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C'+A2*B2.
DSP Report: register flat_array_20_V_loa_reg_4894_reg is absorbed into DSP cnn_mac_muladd_9sbll_U443/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register cnn_mac_muladd_9sbll_U443/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U443/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1351_reg is absorbed into DSP cnn_mac_muladd_9sbll_U443/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U443/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U443/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U443/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U443/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U444/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_21_V_loa_reg_4899_reg is absorbed into DSP cnn_mac_muladd_9sbll_U444/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1355_reg is absorbed into DSP cnn_mac_muladd_9sbll_U444/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U444/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U444/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U444/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U444/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U445/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_22_V_loa_reg_4904_reg is absorbed into DSP cnn_mac_muladd_9sbll_U445/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1359_reg is absorbed into DSP cnn_mac_muladd_9sbll_U445/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U445/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U445/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U445/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U445/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U446/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_23_V_loa_reg_4909_reg is absorbed into DSP cnn_mac_muladd_9sbll_U446/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1363_reg is absorbed into DSP cnn_mac_muladd_9sbll_U446/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U446/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U446/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U446/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U446/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U447/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_24_V_loa_reg_4914_reg is absorbed into DSP cnn_mac_muladd_9sbll_U447/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1367_reg is absorbed into DSP cnn_mac_muladd_9sbll_U447/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U447/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U447/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U447/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U447/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U448/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C'+A2*B2.
DSP Report: register flat_array_0_V_load_1_reg_4919_reg is absorbed into DSP cnn_mac_muladd_9sbll_U448/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register cnn_mac_muladd_9sbll_U448/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U448/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1351_reg is absorbed into DSP cnn_mac_muladd_9sbll_U448/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U448/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U448/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U448/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U448/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U449/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_1_V_load_1_reg_4924_reg is absorbed into DSP cnn_mac_muladd_9sbll_U449/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1355_reg is absorbed into DSP cnn_mac_muladd_9sbll_U449/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U449/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U449/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U449/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U449/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U450/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_2_V_load_1_reg_4929_reg is absorbed into DSP cnn_mac_muladd_9sbll_U450/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1359_reg is absorbed into DSP cnn_mac_muladd_9sbll_U450/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U450/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U450/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U450/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U450/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U451/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_3_V_load_1_reg_4934_reg is absorbed into DSP cnn_mac_muladd_9sbll_U451/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1363_reg is absorbed into DSP cnn_mac_muladd_9sbll_U451/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U451/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U451/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U451/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U451/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U452/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_4_V_load_1_reg_4939_reg is absorbed into DSP cnn_mac_muladd_9sbll_U452/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1367_reg is absorbed into DSP cnn_mac_muladd_9sbll_U452/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U452/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U452/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U452/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U452/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U453/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C'+A2*B2.
DSP Report: register flat_array_5_V_load_1_reg_4944_reg is absorbed into DSP cnn_mac_muladd_9sbll_U453/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register cnn_mac_muladd_9sbll_U453/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U453/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1351_reg is absorbed into DSP cnn_mac_muladd_9sbll_U453/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U453/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U453/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U453/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U453/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U454/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_6_V_load_1_reg_4949_reg is absorbed into DSP cnn_mac_muladd_9sbll_U454/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1355_reg is absorbed into DSP cnn_mac_muladd_9sbll_U454/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U454/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U454/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U454/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U454/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U455/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_7_V_load_1_reg_4954_reg is absorbed into DSP cnn_mac_muladd_9sbll_U455/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1359_reg is absorbed into DSP cnn_mac_muladd_9sbll_U455/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U455/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U455/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U455/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U455/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U456/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_8_V_load_1_reg_4959_reg is absorbed into DSP cnn_mac_muladd_9sbll_U456/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1363_reg is absorbed into DSP cnn_mac_muladd_9sbll_U456/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U456/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U456/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U456/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U456/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U457/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_9_V_load_1_reg_4964_reg is absorbed into DSP cnn_mac_muladd_9sbll_U457/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1367_reg is absorbed into DSP cnn_mac_muladd_9sbll_U457/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U457/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U457/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U457/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U457/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U458/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C'+A2*B2.
DSP Report: register flat_array_10_V_loa_1_reg_4969_reg is absorbed into DSP cnn_mac_muladd_9sbll_U458/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register cnn_mac_muladd_9sbll_U458/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U458/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1351_reg is absorbed into DSP cnn_mac_muladd_9sbll_U458/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U458/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U458/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U458/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U458/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U459/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_11_V_loa_1_reg_4974_reg is absorbed into DSP cnn_mac_muladd_9sbll_U459/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1355_reg is absorbed into DSP cnn_mac_muladd_9sbll_U459/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U459/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U459/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U459/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U459/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U460/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_12_V_loa_1_reg_4979_reg is absorbed into DSP cnn_mac_muladd_9sbll_U460/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1359_reg is absorbed into DSP cnn_mac_muladd_9sbll_U460/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U460/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U460/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U460/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U460/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U461/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_13_V_loa_1_reg_4984_reg is absorbed into DSP cnn_mac_muladd_9sbll_U461/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1363_reg is absorbed into DSP cnn_mac_muladd_9sbll_U461/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U461/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U461/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U461/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U461/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U462/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_14_V_loa_1_reg_4989_reg is absorbed into DSP cnn_mac_muladd_9sbll_U462/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1367_reg is absorbed into DSP cnn_mac_muladd_9sbll_U462/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U462/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U462/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U462/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U462/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U463/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C'+A2*B2.
DSP Report: register flat_array_15_V_loa_1_reg_4994_reg is absorbed into DSP cnn_mac_muladd_9sbll_U463/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register cnn_mac_muladd_9sbll_U463/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U463/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1351_reg is absorbed into DSP cnn_mac_muladd_9sbll_U463/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U463/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U463/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U463/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U463/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U464/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_16_V_loa_1_reg_4999_reg is absorbed into DSP cnn_mac_muladd_9sbll_U464/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1355_reg is absorbed into DSP cnn_mac_muladd_9sbll_U464/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U464/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U464/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U464/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U464/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U465/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_17_V_loa_1_reg_5004_reg is absorbed into DSP cnn_mac_muladd_9sbll_U465/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1359_reg is absorbed into DSP cnn_mac_muladd_9sbll_U465/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U465/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U465/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U465/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U465/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U466/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_18_V_loa_1_reg_5009_reg is absorbed into DSP cnn_mac_muladd_9sbll_U466/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1363_reg is absorbed into DSP cnn_mac_muladd_9sbll_U466/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U466/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U466/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U466/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U466/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U467/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_19_V_loa_1_reg_5014_reg is absorbed into DSP cnn_mac_muladd_9sbll_U467/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1367_reg is absorbed into DSP cnn_mac_muladd_9sbll_U467/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U467/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U467/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U467/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U467/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U468/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C'+A2*B2.
DSP Report: register flat_array_20_V_loa_1_reg_5019_reg is absorbed into DSP cnn_mac_muladd_9sbll_U468/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register cnn_mac_muladd_9sbll_U468/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U468/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1351_reg is absorbed into DSP cnn_mac_muladd_9sbll_U468/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U468/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U468/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U468/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U468/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U469/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A2*B2.
DSP Report: register flat_array_21_V_loa_1_reg_5024_reg is absorbed into DSP cnn_mac_muladd_9sbll_U469/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: register reg_1355_reg is absorbed into DSP cnn_mac_muladd_9sbll_U469/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U469/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U469/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U469/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U469/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U470/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_1359_reg is absorbed into DSP cnn_mac_muladd_9sbll_U470/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U470/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U470/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U470/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U470/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U471/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_1363_reg is absorbed into DSP cnn_mac_muladd_9sbll_U471/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U471/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U471/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U471/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U471/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP cnn_mac_muladd_9sbll_U472/cnn_mac_muladd_9sbll_DSP48_10_U/p, operation Mode is: C+A*B2.
DSP Report: register reg_1367_reg is absorbed into DSP cnn_mac_muladd_9sbll_U472/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U472/cnn_mac_muladd_9sbll_DSP48_10_U/p is absorbed into DSP cnn_mac_muladd_9sbll_U472/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: operator cnn_mac_muladd_9sbll_U472/cnn_mac_muladd_9sbll_DSP48_10_U/m is absorbed into DSP cnn_mac_muladd_9sbll_U472/cnn_mac_muladd_9sbll_DSP48_10_U/p.
DSP Report: Generating DSP add_ln1117_54_reg_4734_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_54_reg_4734_reg is absorbed into DSP add_ln1117_54_reg_4734_reg.
DSP Report: register add_ln1117_54_reg_4734_reg is absorbed into DSP add_ln1117_54_reg_4734_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U418/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_54_reg_4734_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U418/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_54_reg_4734_reg.
DSP Report: Generating DSP add_ln1117_49_reg_4684_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_49_reg_4684_reg is absorbed into DSP add_ln1117_49_reg_4684_reg.
DSP Report: register add_ln1117_49_reg_4684_reg is absorbed into DSP add_ln1117_49_reg_4684_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U413/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_49_reg_4684_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U413/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_49_reg_4684_reg.
DSP Report: Generating DSP add_ln1117_44_reg_4634_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_44_reg_4634_reg is absorbed into DSP add_ln1117_44_reg_4634_reg.
DSP Report: register add_ln1117_44_reg_4634_reg is absorbed into DSP add_ln1117_44_reg_4634_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U408/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_44_reg_4634_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U408/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_44_reg_4634_reg.
DSP Report: Generating DSP add_ln1117_39_reg_4584_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_39_reg_4584_reg is absorbed into DSP add_ln1117_39_reg_4584_reg.
DSP Report: register add_ln1117_39_reg_4584_reg is absorbed into DSP add_ln1117_39_reg_4584_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U403/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_39_reg_4584_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U403/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_39_reg_4584_reg.
DSP Report: Generating DSP add_ln1117_34_reg_4527_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_34_reg_4527_reg is absorbed into DSP add_ln1117_34_reg_4527_reg.
DSP Report: register add_ln1117_34_reg_4527_reg is absorbed into DSP add_ln1117_34_reg_4527_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U398/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_34_reg_4527_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U398/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_34_reg_4527_reg.
DSP Report: Generating DSP add_ln1117_29_reg_4477_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_29_reg_4477_reg is absorbed into DSP add_ln1117_29_reg_4477_reg.
DSP Report: register add_ln1117_29_reg_4477_reg is absorbed into DSP add_ln1117_29_reg_4477_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U393/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_29_reg_4477_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U393/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_29_reg_4477_reg.
DSP Report: Generating DSP add_ln1117_24_reg_4427_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_24_reg_4427_reg is absorbed into DSP add_ln1117_24_reg_4427_reg.
DSP Report: register add_ln1117_24_reg_4427_reg is absorbed into DSP add_ln1117_24_reg_4427_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U388/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_24_reg_4427_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U388/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_24_reg_4427_reg.
DSP Report: Generating DSP add_ln1117_19_reg_4377_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_19_reg_4377_reg is absorbed into DSP add_ln1117_19_reg_4377_reg.
DSP Report: register add_ln1117_19_reg_4377_reg is absorbed into DSP add_ln1117_19_reg_4377_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U383/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_19_reg_4377_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U383/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_19_reg_4377_reg.
DSP Report: Generating DSP add_ln1117_14_reg_4327_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_14_reg_4327_reg is absorbed into DSP add_ln1117_14_reg_4327_reg.
DSP Report: register add_ln1117_14_reg_4327_reg is absorbed into DSP add_ln1117_14_reg_4327_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U378/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_14_reg_4327_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U378/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_14_reg_4327_reg.
DSP Report: Generating DSP cnn_mac_muladd_9nbkl_U373/cnn_mac_muladd_9nbkl_DSP48_9_U/p, operation Mode is: C'+A*(B:0x32).
DSP Report: register cnn_mac_muladd_9nbkl_U373/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP cnn_mac_muladd_9nbkl_U373/cnn_mac_muladd_9nbkl_DSP48_9_U/p.
DSP Report: operator cnn_mac_muladd_9nbkl_U373/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP cnn_mac_muladd_9nbkl_U373/cnn_mac_muladd_9nbkl_DSP48_9_U/p.
DSP Report: operator cnn_mac_muladd_9nbkl_U373/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP cnn_mac_muladd_9nbkl_U373/cnn_mac_muladd_9nbkl_DSP48_9_U/p.
DSP Report: Generating DSP add_ln1117_55_reg_4744_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_55_reg_4744_reg is absorbed into DSP add_ln1117_55_reg_4744_reg.
DSP Report: register add_ln1117_55_reg_4744_reg is absorbed into DSP add_ln1117_55_reg_4744_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U419/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_55_reg_4744_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U419/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_55_reg_4744_reg.
DSP Report: Generating DSP add_ln1117_50_reg_4694_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_50_reg_4694_reg is absorbed into DSP add_ln1117_50_reg_4694_reg.
DSP Report: register add_ln1117_50_reg_4694_reg is absorbed into DSP add_ln1117_50_reg_4694_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U414/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_50_reg_4694_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U414/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_50_reg_4694_reg.
DSP Report: Generating DSP add_ln1117_45_reg_4644_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_45_reg_4644_reg is absorbed into DSP add_ln1117_45_reg_4644_reg.
DSP Report: register add_ln1117_45_reg_4644_reg is absorbed into DSP add_ln1117_45_reg_4644_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U409/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_45_reg_4644_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U409/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_45_reg_4644_reg.
DSP Report: Generating DSP add_ln1117_40_reg_4594_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_40_reg_4594_reg is absorbed into DSP add_ln1117_40_reg_4594_reg.
DSP Report: register add_ln1117_40_reg_4594_reg is absorbed into DSP add_ln1117_40_reg_4594_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U404/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_40_reg_4594_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U404/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_40_reg_4594_reg.
DSP Report: Generating DSP add_ln1117_35_reg_4544_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_35_reg_4544_reg is absorbed into DSP add_ln1117_35_reg_4544_reg.
DSP Report: register add_ln1117_35_reg_4544_reg is absorbed into DSP add_ln1117_35_reg_4544_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U399/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_35_reg_4544_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U399/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_35_reg_4544_reg.
DSP Report: Generating DSP add_ln1117_30_reg_4487_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_30_reg_4487_reg is absorbed into DSP add_ln1117_30_reg_4487_reg.
DSP Report: register add_ln1117_30_reg_4487_reg is absorbed into DSP add_ln1117_30_reg_4487_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U394/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_30_reg_4487_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U394/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_30_reg_4487_reg.
DSP Report: Generating DSP add_ln1117_25_reg_4437_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_25_reg_4437_reg is absorbed into DSP add_ln1117_25_reg_4437_reg.
DSP Report: register add_ln1117_25_reg_4437_reg is absorbed into DSP add_ln1117_25_reg_4437_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U389/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_25_reg_4437_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U389/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_25_reg_4437_reg.
DSP Report: Generating DSP add_ln1117_20_reg_4387_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_20_reg_4387_reg is absorbed into DSP add_ln1117_20_reg_4387_reg.
DSP Report: register add_ln1117_20_reg_4387_reg is absorbed into DSP add_ln1117_20_reg_4387_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U384/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_20_reg_4387_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U384/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_20_reg_4387_reg.
DSP Report: Generating DSP add_ln1117_15_reg_4337_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_15_reg_4337_reg is absorbed into DSP add_ln1117_15_reg_4337_reg.
DSP Report: register add_ln1117_15_reg_4337_reg is absorbed into DSP add_ln1117_15_reg_4337_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U379/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_15_reg_4337_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U379/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_15_reg_4337_reg.
DSP Report: Generating DSP cnn_mac_muladd_9nbkl_U374/cnn_mac_muladd_9nbkl_DSP48_9_U/p, operation Mode is: C'+A*(B:0x32).
DSP Report: register cnn_mac_muladd_9nbkl_U374/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP cnn_mac_muladd_9nbkl_U374/cnn_mac_muladd_9nbkl_DSP48_9_U/p.
DSP Report: operator cnn_mac_muladd_9nbkl_U374/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP cnn_mac_muladd_9nbkl_U374/cnn_mac_muladd_9nbkl_DSP48_9_U/p.
DSP Report: operator cnn_mac_muladd_9nbkl_U374/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP cnn_mac_muladd_9nbkl_U374/cnn_mac_muladd_9nbkl_DSP48_9_U/p.
DSP Report: Generating DSP add_ln1117_56_reg_4754_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_56_reg_4754_reg is absorbed into DSP add_ln1117_56_reg_4754_reg.
DSP Report: register add_ln1117_56_reg_4754_reg is absorbed into DSP add_ln1117_56_reg_4754_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U420/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_56_reg_4754_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U420/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_56_reg_4754_reg.
DSP Report: Generating DSP add_ln1117_51_reg_4704_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_51_reg_4704_reg is absorbed into DSP add_ln1117_51_reg_4704_reg.
DSP Report: register add_ln1117_51_reg_4704_reg is absorbed into DSP add_ln1117_51_reg_4704_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U415/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_51_reg_4704_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U415/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_51_reg_4704_reg.
DSP Report: Generating DSP add_ln1117_46_reg_4654_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_46_reg_4654_reg is absorbed into DSP add_ln1117_46_reg_4654_reg.
DSP Report: register add_ln1117_46_reg_4654_reg is absorbed into DSP add_ln1117_46_reg_4654_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U410/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_46_reg_4654_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U410/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_46_reg_4654_reg.
DSP Report: Generating DSP add_ln1117_41_reg_4604_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_41_reg_4604_reg is absorbed into DSP add_ln1117_41_reg_4604_reg.
DSP Report: register add_ln1117_41_reg_4604_reg is absorbed into DSP add_ln1117_41_reg_4604_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U405/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_41_reg_4604_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U405/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_41_reg_4604_reg.
DSP Report: Generating DSP add_ln1117_36_reg_4554_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_36_reg_4554_reg is absorbed into DSP add_ln1117_36_reg_4554_reg.
DSP Report: register add_ln1117_36_reg_4554_reg is absorbed into DSP add_ln1117_36_reg_4554_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U400/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_36_reg_4554_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U400/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_36_reg_4554_reg.
DSP Report: Generating DSP add_ln1117_31_reg_4497_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_31_reg_4497_reg is absorbed into DSP add_ln1117_31_reg_4497_reg.
DSP Report: register add_ln1117_31_reg_4497_reg is absorbed into DSP add_ln1117_31_reg_4497_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U395/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_31_reg_4497_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U395/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_31_reg_4497_reg.
DSP Report: Generating DSP add_ln1117_26_reg_4447_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_26_reg_4447_reg is absorbed into DSP add_ln1117_26_reg_4447_reg.
DSP Report: register add_ln1117_26_reg_4447_reg is absorbed into DSP add_ln1117_26_reg_4447_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U390/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_26_reg_4447_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U390/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_26_reg_4447_reg.
DSP Report: Generating DSP add_ln1117_21_reg_4397_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_21_reg_4397_reg is absorbed into DSP add_ln1117_21_reg_4397_reg.
DSP Report: register add_ln1117_21_reg_4397_reg is absorbed into DSP add_ln1117_21_reg_4397_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U385/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_21_reg_4397_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U385/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_21_reg_4397_reg.
DSP Report: Generating DSP add_ln1117_16_reg_4347_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_16_reg_4347_reg is absorbed into DSP add_ln1117_16_reg_4347_reg.
DSP Report: register add_ln1117_16_reg_4347_reg is absorbed into DSP add_ln1117_16_reg_4347_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U380/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_16_reg_4347_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U380/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_16_reg_4347_reg.
DSP Report: Generating DSP cnn_mac_muladd_9nbkl_U375/cnn_mac_muladd_9nbkl_DSP48_9_U/p, operation Mode is: C'+A*(B:0x32).
DSP Report: register cnn_mac_muladd_9nbkl_U375/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP cnn_mac_muladd_9nbkl_U375/cnn_mac_muladd_9nbkl_DSP48_9_U/p.
DSP Report: operator cnn_mac_muladd_9nbkl_U375/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP cnn_mac_muladd_9nbkl_U375/cnn_mac_muladd_9nbkl_DSP48_9_U/p.
DSP Report: operator cnn_mac_muladd_9nbkl_U375/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP cnn_mac_muladd_9nbkl_U375/cnn_mac_muladd_9nbkl_DSP48_9_U/p.
DSP Report: Generating DSP add_ln1117_57_reg_4759_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_57_reg_4759_reg is absorbed into DSP add_ln1117_57_reg_4759_reg.
DSP Report: register add_ln1117_57_reg_4759_reg is absorbed into DSP add_ln1117_57_reg_4759_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U421/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_57_reg_4759_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U421/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_57_reg_4759_reg.
DSP Report: Generating DSP add_ln1117_52_reg_4714_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_52_reg_4714_reg is absorbed into DSP add_ln1117_52_reg_4714_reg.
DSP Report: register add_ln1117_52_reg_4714_reg is absorbed into DSP add_ln1117_52_reg_4714_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U416/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_52_reg_4714_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U416/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_52_reg_4714_reg.
DSP Report: Generating DSP add_ln1117_47_reg_4664_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_47_reg_4664_reg is absorbed into DSP add_ln1117_47_reg_4664_reg.
DSP Report: register add_ln1117_47_reg_4664_reg is absorbed into DSP add_ln1117_47_reg_4664_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U411/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_47_reg_4664_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U411/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_47_reg_4664_reg.
DSP Report: Generating DSP add_ln1117_42_reg_4614_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_42_reg_4614_reg is absorbed into DSP add_ln1117_42_reg_4614_reg.
DSP Report: register add_ln1117_42_reg_4614_reg is absorbed into DSP add_ln1117_42_reg_4614_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U406/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_42_reg_4614_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U406/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_42_reg_4614_reg.
DSP Report: Generating DSP add_ln1117_37_reg_4564_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_37_reg_4564_reg is absorbed into DSP add_ln1117_37_reg_4564_reg.
DSP Report: register add_ln1117_37_reg_4564_reg is absorbed into DSP add_ln1117_37_reg_4564_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U401/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_37_reg_4564_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U401/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_37_reg_4564_reg.
DSP Report: Generating DSP add_ln1117_32_reg_4507_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_32_reg_4507_reg is absorbed into DSP add_ln1117_32_reg_4507_reg.
DSP Report: register add_ln1117_32_reg_4507_reg is absorbed into DSP add_ln1117_32_reg_4507_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U396/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_32_reg_4507_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U396/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_32_reg_4507_reg.
DSP Report: Generating DSP add_ln1117_27_reg_4457_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_27_reg_4457_reg is absorbed into DSP add_ln1117_27_reg_4457_reg.
DSP Report: register add_ln1117_27_reg_4457_reg is absorbed into DSP add_ln1117_27_reg_4457_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U391/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_27_reg_4457_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U391/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_27_reg_4457_reg.
DSP Report: Generating DSP add_ln1117_22_reg_4407_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_22_reg_4407_reg is absorbed into DSP add_ln1117_22_reg_4407_reg.
DSP Report: register add_ln1117_22_reg_4407_reg is absorbed into DSP add_ln1117_22_reg_4407_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U386/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_22_reg_4407_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U386/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_22_reg_4407_reg.
DSP Report: Generating DSP add_ln1117_17_reg_4357_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_17_reg_4357_reg is absorbed into DSP add_ln1117_17_reg_4357_reg.
DSP Report: register add_ln1117_17_reg_4357_reg is absorbed into DSP add_ln1117_17_reg_4357_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U381/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_17_reg_4357_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U381/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_17_reg_4357_reg.
DSP Report: Generating DSP cnn_mac_muladd_9nbkl_U376/cnn_mac_muladd_9nbkl_DSP48_9_U/p, operation Mode is: C'+A*(B:0x32).
DSP Report: register cnn_mac_muladd_9nbkl_U376/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP cnn_mac_muladd_9nbkl_U376/cnn_mac_muladd_9nbkl_DSP48_9_U/p.
DSP Report: operator cnn_mac_muladd_9nbkl_U376/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP cnn_mac_muladd_9nbkl_U376/cnn_mac_muladd_9nbkl_DSP48_9_U/p.
DSP Report: operator cnn_mac_muladd_9nbkl_U376/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP cnn_mac_muladd_9nbkl_U376/cnn_mac_muladd_9nbkl_DSP48_9_U/p.
DSP Report: Generating DSP add_ln1117_58_reg_4764_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_58_reg_4764_reg is absorbed into DSP add_ln1117_58_reg_4764_reg.
DSP Report: register add_ln1117_58_reg_4764_reg is absorbed into DSP add_ln1117_58_reg_4764_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U422/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_58_reg_4764_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U422/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_58_reg_4764_reg.
DSP Report: Generating DSP add_ln1117_53_reg_4724_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_53_reg_4724_reg is absorbed into DSP add_ln1117_53_reg_4724_reg.
DSP Report: register add_ln1117_53_reg_4724_reg is absorbed into DSP add_ln1117_53_reg_4724_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U417/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_53_reg_4724_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U417/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_53_reg_4724_reg.
DSP Report: Generating DSP add_ln1117_48_reg_4674_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_48_reg_4674_reg is absorbed into DSP add_ln1117_48_reg_4674_reg.
DSP Report: register add_ln1117_48_reg_4674_reg is absorbed into DSP add_ln1117_48_reg_4674_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U412/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_48_reg_4674_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U412/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_48_reg_4674_reg.
DSP Report: Generating DSP add_ln1117_43_reg_4624_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_43_reg_4624_reg is absorbed into DSP add_ln1117_43_reg_4624_reg.
DSP Report: register add_ln1117_43_reg_4624_reg is absorbed into DSP add_ln1117_43_reg_4624_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U407/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_43_reg_4624_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U407/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_43_reg_4624_reg.
DSP Report: Generating DSP add_ln1117_38_reg_4574_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_38_reg_4574_reg is absorbed into DSP add_ln1117_38_reg_4574_reg.
DSP Report: register add_ln1117_38_reg_4574_reg is absorbed into DSP add_ln1117_38_reg_4574_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U402/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_38_reg_4574_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U402/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_38_reg_4574_reg.
DSP Report: Generating DSP add_ln1117_33_reg_4517_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_33_reg_4517_reg is absorbed into DSP add_ln1117_33_reg_4517_reg.
DSP Report: register add_ln1117_33_reg_4517_reg is absorbed into DSP add_ln1117_33_reg_4517_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U397/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_33_reg_4517_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U397/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_33_reg_4517_reg.
DSP Report: Generating DSP add_ln1117_28_reg_4467_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_28_reg_4467_reg is absorbed into DSP add_ln1117_28_reg_4467_reg.
DSP Report: register add_ln1117_28_reg_4467_reg is absorbed into DSP add_ln1117_28_reg_4467_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U392/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_28_reg_4467_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U392/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_28_reg_4467_reg.
DSP Report: Generating DSP add_ln1117_23_reg_4417_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_23_reg_4417_reg is absorbed into DSP add_ln1117_23_reg_4417_reg.
DSP Report: register add_ln1117_23_reg_4417_reg is absorbed into DSP add_ln1117_23_reg_4417_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U387/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_23_reg_4417_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U387/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_23_reg_4417_reg.
DSP Report: Generating DSP add_ln1117_18_reg_4367_reg, operation Mode is: C'+A*(B:0x32).
DSP Report: register add_ln1117_18_reg_4367_reg is absorbed into DSP add_ln1117_18_reg_4367_reg.
DSP Report: register add_ln1117_18_reg_4367_reg is absorbed into DSP add_ln1117_18_reg_4367_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U382/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP add_ln1117_18_reg_4367_reg.
DSP Report: operator cnn_mac_muladd_9nbkl_U382/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP add_ln1117_18_reg_4367_reg.
DSP Report: Generating DSP cnn_mac_muladd_9nbkl_U377/cnn_mac_muladd_9nbkl_DSP48_9_U/p, operation Mode is: C'+A*(B:0x32).
DSP Report: register cnn_mac_muladd_9nbkl_U377/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP cnn_mac_muladd_9nbkl_U377/cnn_mac_muladd_9nbkl_DSP48_9_U/p.
DSP Report: operator cnn_mac_muladd_9nbkl_U377/cnn_mac_muladd_9nbkl_DSP48_9_U/p is absorbed into DSP cnn_mac_muladd_9nbkl_U377/cnn_mac_muladd_9nbkl_DSP48_9_U/p.
DSP Report: operator cnn_mac_muladd_9nbkl_U377/cnn_mac_muladd_9nbkl_DSP48_9_U/m is absorbed into DSP cnn_mac_muladd_9nbkl_U377/cnn_mac_muladd_9nbkl_DSP48_9_U/p.
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln1494_reg_2079_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ipshared/6677/hdl/verilog/max_pool_1.v:825]
DSP Report: Generating DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U503/cnn_mac_muladd_9sbom_DSP48_11_U/p, operation Mode is: C'+A''*B2.
DSP Report: register grp_dense_2_fu_5452/reg_415_reg is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U503/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: register grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U503/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U503/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: register grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U503/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U503/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: register grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U503/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U503/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: operator grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U503/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U503/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: operator grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U503/cnn_mac_muladd_9sbom_DSP48_11_U/m is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U503/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: Generating DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U504/cnn_mac_muladd_9sbom_DSP48_11_U/p, operation Mode is: C+A''*B2.
DSP Report: register grp_dense_2_fu_5452/reg_419_reg is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U504/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: register grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U504/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U504/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: register grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U504/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U504/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: operator grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U504/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U504/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: operator grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U504/cnn_mac_muladd_9sbom_DSP48_11_U/m is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U504/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: Generating DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U505/cnn_mac_muladd_9sbom_DSP48_11_U/p, operation Mode is: C+A''*B2.
DSP Report: register grp_dense_2_fu_5452/reg_423_reg is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U505/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: register grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U505/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U505/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: register grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U505/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U505/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: operator grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U505/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U505/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: operator grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U505/cnn_mac_muladd_9sbom_DSP48_11_U/m is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U505/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: Generating DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U506/cnn_mac_muladd_9sbom_DSP48_11_U/p, operation Mode is: C+A''*B2.
DSP Report: register grp_dense_2_fu_5452/reg_427_reg is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U506/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: register grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U506/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U506/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: register grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U506/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U506/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: operator grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U506/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U506/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: operator grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U506/cnn_mac_muladd_9sbom_DSP48_11_U/m is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U506/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: Generating DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U507/cnn_mac_muladd_9sbom_DSP48_11_U/p, operation Mode is: C+A''*B2.
DSP Report: register grp_dense_2_fu_5452/reg_431_reg is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U507/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: register grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U507/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U507/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: register grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U507/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U507/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: operator grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U507/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U507/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: operator grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U507/cnn_mac_muladd_9sbom_DSP48_11_U/m is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U507/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: Generating DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U508/cnn_mac_muladd_9sbom_DSP48_11_U/p, operation Mode is: C'+A''*B2.
DSP Report: register grp_dense_2_fu_5452/reg_415_reg is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U508/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: register grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U508/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U508/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: register grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U508/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U508/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: register grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U508/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U508/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: operator grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U508/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U508/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: operator grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U508/cnn_mac_muladd_9sbom_DSP48_11_U/m is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U508/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: Generating DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U509/cnn_mac_muladd_9sbom_DSP48_11_U/p, operation Mode is: C+A''*B2.
DSP Report: register grp_dense_2_fu_5452/reg_419_reg is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U509/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: register grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U509/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U509/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: register grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U509/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U509/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: operator grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U509/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U509/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: operator grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U509/cnn_mac_muladd_9sbom_DSP48_11_U/m is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U509/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: Generating DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U510/cnn_mac_muladd_9sbom_DSP48_11_U/p, operation Mode is: C+A2*B2.
DSP Report: register grp_dense_2_fu_5452/reg_423_reg is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U510/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: register grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U510/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U510/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: operator grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U510/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U510/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: operator grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U510/cnn_mac_muladd_9sbom_DSP48_11_U/m is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U510/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: Generating DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U511/cnn_mac_muladd_9sbom_DSP48_11_U/p, operation Mode is: C+A2*B2.
DSP Report: register grp_dense_2_fu_5452/reg_427_reg is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U511/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: register grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U511/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U511/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: operator grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U511/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U511/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: operator grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U511/cnn_mac_muladd_9sbom_DSP48_11_U/m is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U511/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: Generating DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U512/cnn_mac_muladd_9sbom_DSP48_11_U/p, operation Mode is: C+A2*B2.
DSP Report: register grp_dense_2_fu_5452/reg_431_reg is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U512/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: register grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U512/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U512/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: operator grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U512/cnn_mac_muladd_9sbom_DSP48_11_U/p is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U512/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: operator grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U512/cnn_mac_muladd_9sbom_DSP48_11_U/m is absorbed into DSP grp_dense_2_fu_5452/cnn_mac_muladd_9sbom_U512/cnn_mac_muladd_9sbom_DSP48_11_U/p.
DSP Report: Generating DSP cnn_mac_muladd_5nflZ_U555/cnn_mac_muladd_5nflZ_DSP48_13_U/p, operation Mode is: C+A*(B:0x1a).
DSP Report: operator cnn_mac_muladd_5nflZ_U555/cnn_mac_muladd_5nflZ_DSP48_13_U/p is absorbed into DSP cnn_mac_muladd_5nflZ_U555/cnn_mac_muladd_5nflZ_DSP48_13_U/p.
DSP Report: operator cnn_mac_muladd_5nflZ_U555/cnn_mac_muladd_5nflZ_DSP48_13_U/m is absorbed into DSP cnn_mac_muladd_5nflZ_U555/cnn_mac_muladd_5nflZ_DSP48_13_U/p.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP grp_exp_15_7_s_fu_155/r_V_5_fu_436_p2, operation Mode is: A*B2.
DSP Report: register grp_exp_15_7_s_fu_155/r_V_5_fu_436_p2 is absorbed into DSP grp_exp_15_7_s_fu_155/r_V_5_fu_436_p2.
DSP Report: operator grp_exp_15_7_s_fu_155/r_V_5_fu_436_p2 is absorbed into DSP grp_exp_15_7_s_fu_155/r_V_5_fu_436_p2.
DSP Report: operator grp_exp_15_7_s_fu_155/r_V_5_fu_436_p2 is absorbed into DSP grp_exp_15_7_s_fu_155/r_V_5_fu_436_p2.
DSP Report: Generating DSP grp_exp_15_7_s_fu_155/r_V_5_fu_436_p2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register grp_exp_15_7_s_fu_155/exp_x_msb_2_m_1_tabl_U/exp_15_7_s_exp_x_bqm_rom_U/q0_reg is absorbed into DSP grp_exp_15_7_s_fu_155/r_V_5_fu_436_p2.
DSP Report: operator grp_exp_15_7_s_fu_155/r_V_5_fu_436_p2 is absorbed into DSP grp_exp_15_7_s_fu_155/r_V_5_fu_436_p2.
DSP Report: operator grp_exp_15_7_s_fu_155/r_V_5_fu_436_p2 is absorbed into DSP grp_exp_15_7_s_fu_155/r_V_5_fu_436_p2.
DSP Report: Generating DSP grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2, operation Mode is: A2*B2.
DSP Report: register grp_exp_15_7_s_fu_155/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_brm_rom_U/q0_reg is absorbed into DSP grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2.
DSP Report: register grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2.
DSP Report: operator grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2.
DSP Report: operator grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2.
DSP Report: Generating DSP grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2.
DSP Report: register grp_exp_15_7_s_fu_155/exp_x_msb_1_table_V_U/exp_15_7_s_exp_x_brm_rom_U/q0_reg is absorbed into DSP grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2.
DSP Report: operator grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2.
DSP Report: operator grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2.
DSP Report: Generating DSP grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2, operation Mode is: A2*B2.
DSP Report: register grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2.
DSP Report: register grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2.
DSP Report: operator grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2.
DSP Report: operator grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2.
DSP Report: Generating DSP grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2.
DSP Report: register grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2.
DSP Report: operator grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2.
DSP Report: operator grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2 is absorbed into DSP grp_exp_15_7_s_fu_155/r_V_6_fu_512_p2.
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP cnn_mac_muladd_13bwn_U530/cnn_mac_muladd_13bwn_DSP48_12_U/p, operation Mode is: C'+A*B2.
DSP Report: register dense_out_weights_V_U/dense_out_dense_obtn_rom_U/q0_reg is absorbed into DSP cnn_mac_muladd_13bwn_U530/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: register cnn_mac_muladd_13bwn_U530/cnn_mac_muladd_13bwn_DSP48_12_U/p is absorbed into DSP cnn_mac_muladd_13bwn_U530/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: operator cnn_mac_muladd_13bwn_U530/cnn_mac_muladd_13bwn_DSP48_12_U/p is absorbed into DSP cnn_mac_muladd_13bwn_U530/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: operator cnn_mac_muladd_13bwn_U530/cnn_mac_muladd_13bwn_DSP48_12_U/m is absorbed into DSP cnn_mac_muladd_13bwn_U530/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: Generating DSP cnn_mac_muladd_13bwn_U531/cnn_mac_muladd_13bwn_DSP48_12_U/p, operation Mode is: C+A*B2.
DSP Report: register dense_out_weights_V_U/dense_out_dense_obtn_rom_U/q1_reg is absorbed into DSP cnn_mac_muladd_13bwn_U531/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: operator cnn_mac_muladd_13bwn_U531/cnn_mac_muladd_13bwn_DSP48_12_U/p is absorbed into DSP cnn_mac_muladd_13bwn_U531/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: operator cnn_mac_muladd_13bwn_U531/cnn_mac_muladd_13bwn_DSP48_12_U/m is absorbed into DSP cnn_mac_muladd_13bwn_U531/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: Generating DSP cnn_mac_muladd_13bwn_U532/cnn_mac_muladd_13bwn_DSP48_12_U/p, operation Mode is: C'+A*B2.
DSP Report: register dense_out_weights_V_U/dense_out_dense_obtn_rom_U/q0_reg is absorbed into DSP cnn_mac_muladd_13bwn_U532/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: register cnn_mac_muladd_13bwn_U532/cnn_mac_muladd_13bwn_DSP48_12_U/p is absorbed into DSP cnn_mac_muladd_13bwn_U532/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: operator cnn_mac_muladd_13bwn_U532/cnn_mac_muladd_13bwn_DSP48_12_U/p is absorbed into DSP cnn_mac_muladd_13bwn_U532/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: operator cnn_mac_muladd_13bwn_U530/cnn_mac_muladd_13bwn_DSP48_12_U/m is absorbed into DSP cnn_mac_muladd_13bwn_U532/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: Generating DSP cnn_mac_muladd_13bwn_U533/cnn_mac_muladd_13bwn_DSP48_12_U/p, operation Mode is: C+A*B2.
DSP Report: register dense_out_weights_V_U/dense_out_dense_obtn_rom_U/q1_reg is absorbed into DSP cnn_mac_muladd_13bwn_U533/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: operator cnn_mac_muladd_13bwn_U533/cnn_mac_muladd_13bwn_DSP48_12_U/p is absorbed into DSP cnn_mac_muladd_13bwn_U533/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: operator cnn_mac_muladd_13bwn_U531/cnn_mac_muladd_13bwn_DSP48_12_U/m is absorbed into DSP cnn_mac_muladd_13bwn_U533/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: Generating DSP cnn_mac_muladd_13bwn_U534/cnn_mac_muladd_13bwn_DSP48_12_U/p, operation Mode is: C'+A*B2.
DSP Report: register cnn_mac_muladd_13bwn_U534/cnn_mac_muladd_13bwn_DSP48_12_U/p is absorbed into DSP cnn_mac_muladd_13bwn_U534/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: register dense_out_weights_V_U/dense_out_dense_obtn_rom_U/q0_reg is absorbed into DSP cnn_mac_muladd_13bwn_U534/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: operator cnn_mac_muladd_13bwn_U534/cnn_mac_muladd_13bwn_DSP48_12_U/p is absorbed into DSP cnn_mac_muladd_13bwn_U534/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: operator cnn_mac_muladd_13bwn_U530/cnn_mac_muladd_13bwn_DSP48_12_U/m is absorbed into DSP cnn_mac_muladd_13bwn_U534/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: Generating DSP cnn_mac_muladd_13bwn_U535/cnn_mac_muladd_13bwn_DSP48_12_U/p, operation Mode is: C+A*B2.
DSP Report: register dense_out_weights_V_U/dense_out_dense_obtn_rom_U/q1_reg is absorbed into DSP cnn_mac_muladd_13bwn_U535/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: operator cnn_mac_muladd_13bwn_U535/cnn_mac_muladd_13bwn_DSP48_12_U/p is absorbed into DSP cnn_mac_muladd_13bwn_U535/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: operator cnn_mac_muladd_13bwn_U531/cnn_mac_muladd_13bwn_DSP48_12_U/m is absorbed into DSP cnn_mac_muladd_13bwn_U535/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: Generating DSP cnn_mac_muladd_13bwn_U536/cnn_mac_muladd_13bwn_DSP48_12_U/p, operation Mode is: C'+A*B2.
DSP Report: register cnn_mac_muladd_13bwn_U536/cnn_mac_muladd_13bwn_DSP48_12_U/p is absorbed into DSP cnn_mac_muladd_13bwn_U536/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: register dense_out_weights_V_U/dense_out_dense_obtn_rom_U/q0_reg is absorbed into DSP cnn_mac_muladd_13bwn_U536/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: operator cnn_mac_muladd_13bwn_U536/cnn_mac_muladd_13bwn_DSP48_12_U/p is absorbed into DSP cnn_mac_muladd_13bwn_U536/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: operator cnn_mac_muladd_13bwn_U530/cnn_mac_muladd_13bwn_DSP48_12_U/m is absorbed into DSP cnn_mac_muladd_13bwn_U536/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: Generating DSP cnn_mac_muladd_13bwn_U537/cnn_mac_muladd_13bwn_DSP48_12_U/p, operation Mode is: C+A*B2.
DSP Report: register dense_out_weights_V_U/dense_out_dense_obtn_rom_U/q1_reg is absorbed into DSP cnn_mac_muladd_13bwn_U537/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: operator cnn_mac_muladd_13bwn_U537/cnn_mac_muladd_13bwn_DSP48_12_U/p is absorbed into DSP cnn_mac_muladd_13bwn_U537/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: operator cnn_mac_muladd_13bwn_U531/cnn_mac_muladd_13bwn_DSP48_12_U/m is absorbed into DSP cnn_mac_muladd_13bwn_U537/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: Generating DSP cnn_mac_muladd_13bwn_U538/cnn_mac_muladd_13bwn_DSP48_12_U/p, operation Mode is: C'+A*B2.
DSP Report: register cnn_mac_muladd_13bwn_U538/cnn_mac_muladd_13bwn_DSP48_12_U/p is absorbed into DSP cnn_mac_muladd_13bwn_U538/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: register dense_out_weights_V_U/dense_out_dense_obtn_rom_U/q0_reg is absorbed into DSP cnn_mac_muladd_13bwn_U538/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: operator cnn_mac_muladd_13bwn_U538/cnn_mac_muladd_13bwn_DSP48_12_U/p is absorbed into DSP cnn_mac_muladd_13bwn_U538/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: operator cnn_mac_muladd_13bwn_U530/cnn_mac_muladd_13bwn_DSP48_12_U/m is absorbed into DSP cnn_mac_muladd_13bwn_U538/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: Generating DSP cnn_mac_muladd_13bwn_U539/cnn_mac_muladd_13bwn_DSP48_12_U/p, operation Mode is: C+A*B2.
DSP Report: register dense_out_weights_V_U/dense_out_dense_obtn_rom_U/q1_reg is absorbed into DSP cnn_mac_muladd_13bwn_U539/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: operator cnn_mac_muladd_13bwn_U539/cnn_mac_muladd_13bwn_DSP48_12_U/p is absorbed into DSP cnn_mac_muladd_13bwn_U539/cnn_mac_muladd_13bwn_DSP48_12_U/p.
DSP Report: operator cnn_mac_muladd_13bwn_U531/cnn_mac_muladd_13bwn_DSP48_12_U/m is absorbed into DSP cnn_mac_muladd_13bwn_U539/cnn_mac_muladd_13bwn_DSP48_12_U/p.
INFO: [Synth 8-5544] ROM "data131" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP cnn_mac_muladd_4nfmZ_U556/cnn_mac_muladd_4nfmZ_DSP48_14_U/p, operation Mode is: C+A*(B:0xb).
DSP Report: operator cnn_mac_muladd_4nfmZ_U556/cnn_mac_muladd_4nfmZ_DSP48_14_U/p is absorbed into DSP cnn_mac_muladd_4nfmZ_U556/cnn_mac_muladd_4nfmZ_DSP48_14_U/p.
DSP Report: operator cnn_mac_muladd_4nfmZ_U556/cnn_mac_muladd_4nfmZ_DSP48_14_U/m is absorbed into DSP cnn_mac_muladd_4nfmZ_U556/cnn_mac_muladd_4nfmZ_DSP48_14_U/p.
INFO: [Synth 8-3971] The signal "grp_dense_out_fu_5393/dense_array_V_U/dense_out_dense_abvn_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "cnn__GCB3/max_pool_2_out_V_U/cnn_max_pool_2_oueNU_ram_U/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module cnn_CRTL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module cnn_CRTL_BUS_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:56 . Memory (MB): peak = 1331.379 ; gain = 674.852
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_0/conv_1_input_0_0_V_U/cnn_conv_1_input_bxn_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_0/conv_1_input_0_0_V_U/cnn_conv_1_input_bxn_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_1/conv_1_input_0_1_V_U/cnn_conv_1_input_byn_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_1/conv_1_input_0_1_V_U/cnn_conv_1_input_byn_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_2/conv_1_input_0_2_V_U/cnn_conv_1_input_byn_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_2/conv_1_input_0_2_V_U/cnn_conv_1_input_byn_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_3/conv_1_input_1_0_V_U/cnn_conv_1_input_byn_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_3/conv_1_input_1_0_V_U/cnn_conv_1_input_byn_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_4/conv_1_input_1_1_V_U/cnn_conv_1_input_bBo_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_4/conv_1_input_1_1_V_U/cnn_conv_1_input_bBo_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_5/conv_1_input_1_2_V_U/cnn_conv_1_input_bBo_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_5/conv_1_input_1_2_V_U/cnn_conv_1_input_bBo_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_6/conv_1_input_2_0_V_U/cnn_conv_1_input_byn_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_6/conv_1_input_2_0_V_U/cnn_conv_1_input_byn_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_7/conv_1_input_2_1_V_U/cnn_conv_1_input_bBo_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_7/conv_1_input_2_1_V_U/cnn_conv_1_input_bBo_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_8/conv_1_input_2_2_V_U/cnn_conv_1_input_bBo_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_8/conv_1_input_2_2_V_U/cnn_conv_1_input_bBo_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_9/conv_1_out_0_V_U/cnn_conv_1_out_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_10/conv_1_out_1_V_U/cnn_conv_1_out_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_0/i_12_11/conv_1_out_2_V_U/cnn_conv_1_out_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_0/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_0/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_0/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_0/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_0/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_0/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_0/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_0/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_0/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_1/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q1_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_1/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q1_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_1/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q1_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_1/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q1_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_1/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q1_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_1/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q1_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_1/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q1_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_1/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q1_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_1/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q1_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_2/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q2_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_2/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q2_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_2/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q2_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_2/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q2_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_2/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q2_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_2/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q2_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_2/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q2_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_2/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q2_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_2/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q2_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_3/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q3_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_3/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q3_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_3/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q3_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_3/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q3_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_3/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q3_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_3/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q3_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_3/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q3_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_3/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q3_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_3/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q3_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_4/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q4_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_4/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q4_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_4/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q4_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_4/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q4_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_4/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q4_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_4/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q4_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_4/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q4_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_4/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q4_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/grp_dense_1_fu_5254/dense_1_dense_1_wbil_rom_Ui_12_4/dense_1_weights_V_U/dense_1_dense_1_wbil_rom_U/q4_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/dense_2_dense_2_wbml_rom_Ui_12_0/grp_dense_2_fu_5452/dense_2_weights_V_U/dense_2_dense_2_wbml_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/dense_2_dense_2_wbml_rom_Ui_12_1/grp_dense_2_fu_5452/dense_2_weights_V_U/dense_2_dense_2_wbml_rom_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/dense_2_dense_2_wbml_rom_Ui_12_2/grp_dense_2_fu_5452/dense_2_weights_V_U/dense_2_dense_2_wbml_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/dense_2_dense_2_wbml_rom_Ui_12_3/grp_dense_2_fu_5452/dense_2_weights_V_U/dense_2_dense_2_wbml_rom_U/q3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/dense_2_dense_2_wbml_rom_Ui_12_4/grp_dense_2_fu_5452/dense_2_weights_V_U/dense_2_dense_2_wbml_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_5/max_pool_1_out_12_V_U/cnn_max_pool_1_oub6t_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_6/max_pool_1_out_11_V_U/cnn_max_pool_1_oub6t_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_7/max_pool_1_out_10_V_U/cnn_max_pool_1_oub6t_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_8/max_pool_1_out_9_V_U/cnn_max_pool_1_oub6t_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_9/max_pool_1_out_8_V_U/cnn_max_pool_1_oub6t_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_10/max_pool_1_out_7_V_U/cnn_max_pool_1_oub6t_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_11/max_pool_1_out_6_V_U/cnn_max_pool_1_oub6t_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_12/max_pool_1_out_5_V_U/cnn_max_pool_1_oub6t_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_13/max_pool_1_out_4_V_U/cnn_max_pool_1_oub6t_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_14/max_pool_1_out_3_V_U/cnn_max_pool_1_oub6t_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_15/max_pool_1_out_2_V_U/cnn_max_pool_1_oub6t_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_16/max_pool_1_out_1_V_U/cnn_max_pool_1_oub6t_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_17/max_pool_1_out_0_V_U/cnn_max_pool_1_oub6t_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_18/conv_1_out_c_25_V_U/cnn_conv_1_out_c_bGp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_18/conv_1_out_c_25_V_U/cnn_conv_1_out_c_bGp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_19/conv_1_out_c_24_V_U/cnn_conv_1_out_c_bGp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_19/conv_1_out_c_24_V_U/cnn_conv_1_out_c_bGp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_20/conv_1_out_c_23_V_U/cnn_conv_1_out_c_bGp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_20/conv_1_out_c_23_V_U/cnn_conv_1_out_c_bGp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_21/conv_1_out_c_22_V_U/cnn_conv_1_out_c_bGp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_21/conv_1_out_c_22_V_U/cnn_conv_1_out_c_bGp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_22/conv_1_out_c_21_V_U/cnn_conv_1_out_c_bGp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_22/conv_1_out_c_21_V_U/cnn_conv_1_out_c_bGp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_23/conv_1_out_c_20_V_U/cnn_conv_1_out_c_bGp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_23/conv_1_out_c_20_V_U/cnn_conv_1_out_c_bGp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_24/conv_1_out_c_19_V_U/cnn_conv_1_out_c_bGp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_24/conv_1_out_c_19_V_U/cnn_conv_1_out_c_bGp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_25/conv_1_out_c_18_V_U/cnn_conv_1_out_c_bGp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_12_1/i_12_25/conv_1_out_c_18_V_U/cnn_conv_1_out_c_bGp_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |conv_2__GB0   |           1|      9599|
|2     |conv_2__GB1   |           1|      5844|
|3     |cnn__GCB0     |           1|     11130|
|4     |cnn__GCB1     |           1|      9993|
|5     |cnn__GCB2     |           1|     15216|
|6     |cnn__GCB3     |           1|     10597|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:02:06 . Memory (MB): peak = 1371.523 ; gain = 714.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:02:18 . Memory (MB): peak = 1465.129 ; gain = 808.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |conv_2__GB0   |           1|      9584|
|2     |conv_2__GB1   |           1|      5844|
|3     |cnn__GCB0     |           1|     10901|
|4     |cnn__GCB1     |           1|      9989|
|5     |cnn__GCB2     |           1|     15216|
|6     |cnn__GCB3     |           1|     10287|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:51 ; elapsed = 00:02:41 . Memory (MB): peak = 1473.453 ; gain = 816.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |conv_2__GB0   |           1|      4807|
|2     |conv_2__GB1   |           1|      1863|
|3     |cnn__GCB0     |           1|      4546|
|4     |cnn__GCB1     |           1|      3494|
|5     |cnn__GCB2     |           1|      6326|
|6     |cnn__GCB3     |           1|      7674|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop grp_conv_2_fu_5065/sub_ln894_reg_14580_reg[3] is being inverted and renamed to grp_conv_2_fu_5065/sub_ln894_reg_14580_reg[3]_inv.
INFO: [Synth 8-5365] Flop grp_conv_1_fu_5234/sub_ln894_reg_7358_reg[3] is being inverted and renamed to grp_conv_1_fu_5234/sub_ln894_reg_7358_reg[3]_inv.
INFO: [Synth 8-5365] Flop grp_conv_1_fu_5234/sub_ln894_1_reg_7424_reg[3] is being inverted and renamed to grp_conv_1_fu_5234/sub_ln894_1_reg_7424_reg[3]_inv.
INFO: [Synth 8-5365] Flop grp_conv_1_fu_5234/sub_ln894_2_reg_7465_reg[3] is being inverted and renamed to grp_conv_1_fu_5234/sub_ln894_2_reg_7465_reg[3]_inv.
INFO: [Synth 8-5365] Flop sub_ln944_reg_8049_reg[0] is being inverted and renamed to sub_ln944_reg_8049_reg[0]_inv.
INFO: [Synth 8-5365] Flop sub_ln944_reg_8049_reg[2] is being inverted and renamed to sub_ln944_reg_8049_reg[2]_inv.
INFO: [Synth 8-6064] Net \grp_dense_1_fu_5254/dense_1_weights_V_ce0  is driving 45 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:00 ; elapsed = 00:02:50 . Memory (MB): peak = 1507.574 ; gain = 851.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:00 ; elapsed = 00:02:50 . Memory (MB): peak = 1507.574 ; gain = 851.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:05 ; elapsed = 00:02:55 . Memory (MB): peak = 1507.574 ; gain = 851.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:05 ; elapsed = 00:02:56 . Memory (MB): peak = 1507.574 ; gain = 851.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:06 ; elapsed = 00:02:56 . Memory (MB): peak = 1509.188 ; gain = 852.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:06 ; elapsed = 00:02:56 . Memory (MB): peak = 1509.188 ; gain = 852.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |   715|
|2     |DSP48E1     |     1|
|3     |DSP48E1_1   |     4|
|4     |DSP48E1_10  |     3|
|5     |DSP48E1_11  |     5|
|6     |DSP48E1_12  |     6|
|7     |DSP48E1_14  |     3|
|8     |DSP48E1_15  |     4|
|9     |DSP48E1_16  |     9|
|10    |DSP48E1_17  |    45|
|11    |DSP48E1_18  |     5|
|12    |DSP48E1_19  |    12|
|13    |DSP48E1_2   |    20|
|14    |DSP48E1_20  |     1|
|15    |DSP48E1_21  |     6|
|16    |DSP48E1_22  |     3|
|17    |DSP48E1_4   |     2|
|18    |DSP48E1_5   |     8|
|19    |DSP48E1_6   |    60|
|20    |DSP48E1_8   |    13|
|21    |DSP48E1_9   |     1|
|22    |LUT1        |   443|
|23    |LUT2        |  2104|
|24    |LUT3        |  2681|
|25    |LUT4        |  2465|
|26    |LUT5        |  2832|
|27    |LUT6        |  4980|
|28    |MUXCY       |   236|
|29    |MUXF7       |    37|
|30    |RAM16X1D    |   441|
|31    |RAM16X1S    |  2616|
|32    |RAM32X1S    |    13|
|33    |RAMB18E1    |    35|
|34    |RAMB18E1_1  |     1|
|35    |RAMB18E1_2  |    15|
|36    |RAMB18E1_3  |     1|
|37    |RAMB18E1_4  |     2|
|38    |RAMB18E1_5  |     1|
|39    |RAMB36E1    |     4|
|40    |RAMB36E1_1  |     1|
|41    |RAMB36E1_10 |     2|
|42    |RAMB36E1_11 |     2|
|43    |RAMB36E1_12 |     2|
|44    |RAMB36E1_13 |     2|
|45    |RAMB36E1_14 |     2|
|46    |RAMB36E1_15 |     2|
|47    |RAMB36E1_16 |     2|
|48    |RAMB36E1_17 |     2|
|49    |RAMB36E1_18 |     2|
|50    |RAMB36E1_2  |     1|
|51    |RAMB36E1_3  |     1|
|52    |RAMB36E1_4  |     1|
|53    |RAMB36E1_5  |     1|
|54    |RAMB36E1_6  |     1|
|55    |RAMB36E1_7  |     1|
|56    |RAMB36E1_8  |     1|
|57    |RAMB36E1_9  |     1|
|58    |SRL16E      |   364|
|59    |SRLC32E     |     7|
|60    |FDRE        |  7392|
|61    |FDSE        |    25|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:06 ; elapsed = 00:02:56 . Memory (MB): peak = 1509.188 ; gain = 852.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 274 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:39 ; elapsed = 00:02:47 . Memory (MB): peak = 1509.188 ; gain = 724.582
Synthesis Optimization Complete : Time (s): cpu = 00:02:06 ; elapsed = 00:02:57 . Memory (MB): peak = 1509.188 ; gain = 852.660
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4355 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1545.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3131 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 61 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 441 instances
  RAM16X1S => RAM32X1S (RAMS32): 2616 instances
  RAM32X1S => RAM32X1S (RAMS32): 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
1052 Infos, 266 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:18 ; elapsed = 00:03:11 . Memory (MB): peak = 1545.703 ; gain = 1159.805
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1545.703 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.runs/design_1_cnn_0_0_synth_1/design_1_cnn_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_cnn_0_0, cache-ID = 78b42a8dbf464815
INFO: [Coretcl 2-1174] Renamed 807 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1545.703 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.runs/design_1_cnn_0_0_synth_1/design_1_cnn_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_cnn_0_0_utilization_synth.rpt -pb design_1_cnn_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 13 18:58:41 2024...
