

================================================================
== Vitis HLS Report for 'kernel_main_Pipeline_VITIS_LOOP_10_1'
================================================================
* Date:           Mon Jul 14 10:25:26 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        kernel_main
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       16|       16|  53.328 ns|  53.328 ns|   12|   12|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |       14|       14|         4|          1|          1|    12|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.48>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 7 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shiftreg2 = alloca i32 1"   --->   Operation 8 'alloca' 'shiftreg2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_ln123 = alloca i32 1"   --->   Operation 9 'alloca' 'phi_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln10_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln10"   --->   Operation 10 'read' 'sext_ln10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln10_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln10_1"   --->   Operation 11 'read' 'sext_ln10_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln10_cast = sext i62 %sext_ln10_read"   --->   Operation 12 'sext' 'sext_ln10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln10_1_cast = sext i62 %sext_ln10_1_read"   --->   Operation 13 'sext' 'sext_ln10_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 64, i32 0, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i24 0, i24 %phi_ln123"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i24 0, i24 %shiftreg2"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %i1"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.split"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i1_load = load i4 %i1" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 19 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i4 %i1_load" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 20 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.43ns)   --->   "%icmp_ln12 = icmp_eq  i2 %trunc_ln10, i2 0" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 21 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%i = add i4 %i1_load, i4 1" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc.split._crit_edge, void" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 23 'br' 'br_ln12' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.43ns)   --->   "%icmp_ln12_1 = icmp_eq  i2 %trunc_ln10, i2 3" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 24 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12_1, void %._crit_edge, void" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 25 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%icmp_ln10 = icmp_eq  i4 %i1_load, i4 11" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 26 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln10 = store i4 %i, i4 %i1" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 27 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc.split, void %for.end.exitStub" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 28 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln10_cast" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 29 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.43ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 30 'read' 'gmem_addr_1_read' <Predicate = (icmp_ln12)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 1.13>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shiftreg2_load = load i24 %shiftreg2" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 31 'load' 'shiftreg2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i24 %shiftreg2_load" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 32 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln12 = br void %for.inc.split._crit_edge" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 33 'br' 'br_ln12' <Predicate = (icmp_ln12)> <Delay = 0.38>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty = phi i32 %gmem_addr_1_read, void, i32 %zext_ln10, void %for.inc.split" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 34 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%phi_ln123_load = load i24 %phi_ln123" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 35 'load' 'phi_ln123_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i32 %empty" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 36 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %empty, i32 8, i32 31" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 37 'partselect' 'trunc_ln12_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %trunc_ln12, i24 %phi_ln123_load" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 38 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%phi_ln123_load_1 = load i24 %phi_ln123" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 39 'load' 'phi_ln123_load_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %phi_ln123_load_1, i32 8, i32 23" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 40 'partselect' 'tmp_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln12, i16 %tmp_1" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 41 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.36ns)   --->   "%select_ln12 = select i1 %icmp_ln12_1, i24 0, i24 %tmp_2" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 42 'select' 'select_ln12' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln12 = store i24 %select_ln12, i24 %phi_ln123" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 43 'store' 'store_ln12' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln12 = store i24 %trunc_ln12_1, i24 %shiftreg2" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 44 'store' 'store_ln12' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln10_1_cast" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 46 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 47 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 49 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (2.43ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %or_ln, i4 15" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 50 'write' 'write_ln12' <Predicate = (icmp_ln12_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln12 = br void %._crit_edge" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 51 'br' 'br_ln12' <Predicate = (icmp_ln12_1)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln10)> <Delay = 0.38>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln10_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i1                     (alloca           ) [ 01000]
shiftreg2              (alloca           ) [ 01110]
phi_ln123              (alloca           ) [ 01110]
sext_ln10_read         (read             ) [ 00000]
sext_ln10_1_read       (read             ) [ 00000]
sext_ln10_cast         (sext             ) [ 01100]
sext_ln10_1_cast       (sext             ) [ 01111]
specinterface_ln0      (specinterface    ) [ 00000]
store_ln0              (store            ) [ 00000]
store_ln0              (store            ) [ 00000]
store_ln0              (store            ) [ 00000]
br_ln0                 (br               ) [ 00000]
i1_load                (load             ) [ 00000]
trunc_ln10             (trunc            ) [ 00000]
icmp_ln12              (icmp             ) [ 01111]
i                      (add              ) [ 00000]
br_ln12                (br               ) [ 01110]
icmp_ln12_1            (icmp             ) [ 01111]
br_ln12                (br               ) [ 00000]
icmp_ln10              (icmp             ) [ 01111]
store_ln10             (store            ) [ 00000]
br_ln10                (br               ) [ 00000]
gmem_addr_1            (getelementptr    ) [ 00000]
gmem_addr_1_read       (read             ) [ 01010]
shiftreg2_load         (load             ) [ 00000]
zext_ln10              (zext             ) [ 00000]
br_ln12                (br               ) [ 00000]
empty                  (phi              ) [ 01010]
phi_ln123_load         (load             ) [ 00000]
trunc_ln12             (trunc            ) [ 00000]
trunc_ln12_1           (partselect       ) [ 00000]
or_ln                  (bitconcatenate   ) [ 01001]
phi_ln123_load_1       (load             ) [ 00000]
tmp_1                  (partselect       ) [ 00000]
tmp_2                  (bitconcatenate   ) [ 00000]
select_ln12            (select           ) [ 00000]
store_ln12             (store            ) [ 00000]
store_ln12             (store            ) [ 00000]
specbitsmap_ln0        (specbitsmap      ) [ 00000]
gmem_addr              (getelementptr    ) [ 00000]
specpipeline_ln10      (specpipeline     ) [ 00000]
speclooptripcount_ln10 (speclooptripcount) [ 00000]
specloopname_ln10      (specloopname     ) [ 00000]
write_ln12             (write            ) [ 00000]
br_ln12                (br               ) [ 00000]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln10_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln10_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln10">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln10"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="i1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="shiftreg2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="phi_ln123_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln123/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sext_ln10_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="62" slack="0"/>
<pin id="86" dir="0" index="1" bw="62" slack="0"/>
<pin id="87" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln10_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sext_ln10_1_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="62" slack="0"/>
<pin id="92" dir="0" index="1" bw="62" slack="0"/>
<pin id="93" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln10_1_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="gmem_addr_1_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln12_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="32" slack="1"/>
<pin id="105" dir="0" index="3" bw="1" slack="0"/>
<pin id="106" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln12/4 "/>
</bind>
</comp>

<comp id="109" class="1005" name="empty_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="111" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="empty_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="24" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sext_ln10_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="62" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10_cast/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sext_ln10_1_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="62" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10_1_cast/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="24" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="24" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="4" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i1_load_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln10_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln12_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln12_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln10_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln10_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="4" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="gmem_addr_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="62" slack="1"/>
<pin id="180" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="shiftreg2_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="24" slack="2"/>
<pin id="185" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg2_load/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln10_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="24" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="phi_ln123_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="24" slack="2"/>
<pin id="193" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln123_load/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln12_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln12_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="24" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="0" index="3" bw="6" slack="0"/>
<pin id="203" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln12_1/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="or_ln_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="0" index="2" bw="24" slack="0"/>
<pin id="212" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="phi_ln123_load_1_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="24" slack="2"/>
<pin id="218" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln123_load_1/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="24" slack="0"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="0" index="3" bw="6" slack="0"/>
<pin id="224" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="24" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="0" index="2" bw="16" slack="0"/>
<pin id="233" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="select_ln12_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="2"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="24" slack="0"/>
<pin id="241" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln12_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="24" slack="0"/>
<pin id="246" dir="0" index="1" bw="24" slack="2"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln12_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="24" slack="0"/>
<pin id="251" dir="0" index="1" bw="24" slack="2"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="gmem_addr_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="62" slack="3"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/4 "/>
</bind>
</comp>

<comp id="260" class="1005" name="i1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="267" class="1005" name="shiftreg2_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="24" slack="0"/>
<pin id="269" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="phi_ln123_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="24" slack="0"/>
<pin id="276" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln123 "/>
</bind>
</comp>

<comp id="282" class="1005" name="sext_ln10_cast_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="1"/>
<pin id="284" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln10_cast "/>
</bind>
</comp>

<comp id="287" class="1005" name="sext_ln10_1_cast_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="3"/>
<pin id="289" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln10_1_cast "/>
</bind>
</comp>

<comp id="292" class="1005" name="icmp_ln12_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="296" class="1005" name="icmp_ln12_1_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="2"/>
<pin id="298" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln12_1 "/>
</bind>
</comp>

<comp id="301" class="1005" name="icmp_ln10_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="3"/>
<pin id="303" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="305" class="1005" name="gmem_addr_1_read_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="310" class="1005" name="or_ln_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="40" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="68" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="70" pin="0"/><net_sink comp="101" pin=3"/></net>

<net id="121"><net_src comp="84" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="90" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="141" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="141" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="144" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="141" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="154" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="177" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="197"><net_src comp="112" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="42" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="112" pin="4"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="194" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="191" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="225"><net_src comp="50" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="234"><net_src comp="54" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="194" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="219" pin="4"/><net_sink comp="229" pin=2"/></net>

<net id="242"><net_src comp="28" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="229" pin="3"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="237" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="198" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="0" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="254" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="263"><net_src comp="72" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="270"><net_src comp="76" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="277"><net_src comp="80" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="285"><net_src comp="118" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="290"><net_src comp="122" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="295"><net_src comp="148" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="160" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="304"><net_src comp="166" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="96" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="313"><net_src comp="208" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="101" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {4 }
 - Input state : 
	Port: kernel_main_Pipeline_VITIS_LOOP_10_1 : gmem | {2 }
	Port: kernel_main_Pipeline_VITIS_LOOP_10_1 : sext_ln10_1 | {1 }
	Port: kernel_main_Pipeline_VITIS_LOOP_10_1 : sext_ln10 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i1_load : 1
		trunc_ln10 : 2
		icmp_ln12 : 3
		i : 2
		br_ln12 : 4
		icmp_ln12_1 : 3
		br_ln12 : 4
		icmp_ln10 : 2
		store_ln10 : 3
		br_ln10 : 3
	State 2
		gmem_addr_1_read : 1
	State 3
		zext_ln10 : 1
		empty : 2
		trunc_ln12 : 3
		trunc_ln12_1 : 3
		or_ln : 4
		tmp_1 : 1
		tmp_2 : 4
		select_ln12 : 5
		store_ln12 : 6
		store_ln12 : 4
	State 4
		write_ln12 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln12_fu_148      |    0    |    9    |
|   icmp   |      icmp_ln12_1_fu_160     |    0    |    9    |
|          |       icmp_ln10_fu_166      |    0    |    12   |
|----------|-----------------------------|---------|---------|
|  select  |      select_ln12_fu_237     |    0    |    24   |
|----------|-----------------------------|---------|---------|
|    add   |           i_fu_154          |    0    |    12   |
|----------|-----------------------------|---------|---------|
|          |  sext_ln10_read_read_fu_84  |    0    |    0    |
|   read   | sext_ln10_1_read_read_fu_90 |    0    |    0    |
|          | gmem_addr_1_read_read_fu_96 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln12_write_fu_101   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln10_cast_fu_118    |    0    |    0    |
|          |   sext_ln10_1_cast_fu_122   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln10_fu_144      |    0    |    0    |
|          |      trunc_ln12_fu_194      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln10_fu_186      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|     trunc_ln12_1_fu_198     |    0    |    0    |
|          |         tmp_1_fu_219        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|         or_ln_fu_208        |    0    |    0    |
|          |         tmp_2_fu_229        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    66   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      empty_reg_109     |   32   |
|gmem_addr_1_read_reg_305|   32   |
|       i1_reg_260       |    4   |
|    icmp_ln10_reg_301   |    1   |
|   icmp_ln12_1_reg_296  |    1   |
|    icmp_ln12_reg_292   |    1   |
|      or_ln_reg_310     |   32   |
|    phi_ln123_reg_274   |   24   |
|sext_ln10_1_cast_reg_287|   64   |
| sext_ln10_cast_reg_282 |   64   |
|    shiftreg2_reg_267   |   24   |
+------------------------+--------+
|          Total         |   279  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   66   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   279  |    -   |
+-----------+--------+--------+
|   Total   |   279  |   66   |
+-----------+--------+--------+
