--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6097 paths analyzed, 885 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.878ns.
--------------------------------------------------------------------------------
Slack:                  14.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd21 (FF)
  Destination:          game_FSM/M_user_input_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.826ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.300 - 0.317)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd21 to game_FSM/M_user_input_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.AMUX    Tshcko                0.518   game_FSM/M_state_q_FSM_FFd25
                                                       game_FSM/M_state_q_FSM_FFd21
    SLICE_X13Y32.B2      net (fanout=4)        1.046   game_FSM/M_state_q_FSM_FFd20-In
    SLICE_X13Y32.B       Tilo                  0.259   M_game_FSM_led_out_3[1]
                                                       game_FSM/M_state_q_M_state_q<2>1
    SLICE_X17Y34.C1      net (fanout=5)        1.200   game_FSM/M_state_q_M_state_q[2]
    SLICE_X17Y34.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21-In
                                                       game_FSM/M_state_q_M_state_q<2>3_1
    SLICE_X21Y34.D2      net (fanout=8)        1.369   game_FSM/M_state_q_M_state_q<2>3
    SLICE_X21Y34.D       Tilo                  0.259   game_FSM/M_user_input_q[6]
                                                       game_FSM/Mmux__n03901011
    SLICE_X21Y34.B2      net (fanout=1)        0.543   game_FSM/_n0390[6]
    SLICE_X21Y34.CLK     Tas                   0.373   game_FSM/M_user_input_q[6]
                                                       game_FSM/M_user_input_q_6_dpot
                                                       game_FSM/M_user_input_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.826ns (1.668ns logic, 4.158ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  14.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd29 (FF)
  Destination:          game_FSM/M_user_input_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.761ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.300 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd29 to game_FSM/M_user_input_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y41.CQ      Tcko                  0.430   game_FSM/M_state_q_FSM_FFd29
                                                       game_FSM/M_state_q_FSM_FFd29
    SLICE_X13Y32.B3      net (fanout=4)        1.069   game_FSM/M_state_q_FSM_FFd29
    SLICE_X13Y32.B       Tilo                  0.259   M_game_FSM_led_out_3[1]
                                                       game_FSM/M_state_q_M_state_q<2>1
    SLICE_X17Y34.C1      net (fanout=5)        1.200   game_FSM/M_state_q_M_state_q[2]
    SLICE_X17Y34.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21-In
                                                       game_FSM/M_state_q_M_state_q<2>3_1
    SLICE_X21Y34.D2      net (fanout=8)        1.369   game_FSM/M_state_q_M_state_q<2>3
    SLICE_X21Y34.D       Tilo                  0.259   game_FSM/M_user_input_q[6]
                                                       game_FSM/Mmux__n03901011
    SLICE_X21Y34.B2      net (fanout=1)        0.543   game_FSM/_n0390[6]
    SLICE_X21Y34.CLK     Tas                   0.373   game_FSM/M_user_input_q[6]
                                                       game_FSM/M_user_input_q_6_dpot
                                                       game_FSM/M_user_input_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.761ns (1.580ns logic, 4.181ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  14.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd21 (FF)
  Destination:          game_FSM/M_user_input_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.684ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.300 - 0.317)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd21 to game_FSM/M_user_input_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.AMUX    Tshcko                0.518   game_FSM/M_state_q_FSM_FFd25
                                                       game_FSM/M_state_q_FSM_FFd21
    SLICE_X13Y32.B2      net (fanout=4)        1.046   game_FSM/M_state_q_FSM_FFd20-In
    SLICE_X13Y32.B       Tilo                  0.259   M_game_FSM_led_out_3[1]
                                                       game_FSM/M_state_q_M_state_q<2>1
    SLICE_X17Y34.C1      net (fanout=5)        1.200   game_FSM/M_state_q_M_state_q[2]
    SLICE_X17Y34.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21-In
                                                       game_FSM/M_state_q_M_state_q<2>3_1
    SLICE_X21Y34.C3      net (fanout=8)        1.228   game_FSM/M_state_q_M_state_q<2>3
    SLICE_X21Y34.C       Tilo                  0.259   game_FSM/M_user_input_q[6]
                                                       game_FSM/Mmux__n03901111
    SLICE_X21Y34.A2      net (fanout=1)        0.542   game_FSM/_n0390[5]
    SLICE_X21Y34.CLK     Tas                   0.373   game_FSM/M_user_input_q[6]
                                                       game_FSM/M_user_input_q_5_dpot
                                                       game_FSM/M_user_input_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.684ns (1.668ns logic, 4.016ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  14.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd12 (FF)
  Destination:          game_FSM/M_user_input_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.642ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.692 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd12 to game_FSM/M_user_input_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.BMUX    Tshcko                0.518   game_FSM/M_state_q_FSM_FFd11
                                                       game_FSM/M_state_q_FSM_FFd12
    SLICE_X13Y32.B6      net (fanout=4)        0.862   game_FSM/M_state_q_FSM_FFd12
    SLICE_X13Y32.B       Tilo                  0.259   M_game_FSM_led_out_3[1]
                                                       game_FSM/M_state_q_M_state_q<2>1
    SLICE_X17Y34.C1      net (fanout=5)        1.200   game_FSM/M_state_q_M_state_q[2]
    SLICE_X17Y34.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21-In
                                                       game_FSM/M_state_q_M_state_q<2>3_1
    SLICE_X21Y34.D2      net (fanout=8)        1.369   game_FSM/M_state_q_M_state_q<2>3
    SLICE_X21Y34.D       Tilo                  0.259   game_FSM/M_user_input_q[6]
                                                       game_FSM/Mmux__n03901011
    SLICE_X21Y34.B2      net (fanout=1)        0.543   game_FSM/_n0390[6]
    SLICE_X21Y34.CLK     Tas                   0.373   game_FSM/M_user_input_q[6]
                                                       game_FSM/M_user_input_q_6_dpot
                                                       game_FSM/M_user_input_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.642ns (1.668ns logic, 3.974ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  14.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd29 (FF)
  Destination:          game_FSM/M_user_input_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.619ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.300 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd29 to game_FSM/M_user_input_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y41.CQ      Tcko                  0.430   game_FSM/M_state_q_FSM_FFd29
                                                       game_FSM/M_state_q_FSM_FFd29
    SLICE_X13Y32.B3      net (fanout=4)        1.069   game_FSM/M_state_q_FSM_FFd29
    SLICE_X13Y32.B       Tilo                  0.259   M_game_FSM_led_out_3[1]
                                                       game_FSM/M_state_q_M_state_q<2>1
    SLICE_X17Y34.C1      net (fanout=5)        1.200   game_FSM/M_state_q_M_state_q[2]
    SLICE_X17Y34.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21-In
                                                       game_FSM/M_state_q_M_state_q<2>3_1
    SLICE_X21Y34.C3      net (fanout=8)        1.228   game_FSM/M_state_q_M_state_q<2>3
    SLICE_X21Y34.C       Tilo                  0.259   game_FSM/M_user_input_q[6]
                                                       game_FSM/Mmux__n03901111
    SLICE_X21Y34.A2      net (fanout=1)        0.542   game_FSM/_n0390[5]
    SLICE_X21Y34.CLK     Tas                   0.373   game_FSM/M_user_input_q[6]
                                                       game_FSM/M_user_input_q_5_dpot
                                                       game_FSM/M_user_input_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.619ns (1.580ns logic, 4.039ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  14.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd19 (FF)
  Destination:          game_FSM/M_user_input_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.570ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.300 - 0.317)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd19 to game_FSM/M_user_input_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.BQ      Tcko                  0.430   game_FSM/M_state_q_FSM_FFd25
                                                       game_FSM/M_state_q_FSM_FFd19
    SLICE_X13Y32.B4      net (fanout=4)        0.878   game_FSM/M_state_q_FSM_FFd19
    SLICE_X13Y32.B       Tilo                  0.259   M_game_FSM_led_out_3[1]
                                                       game_FSM/M_state_q_M_state_q<2>1
    SLICE_X17Y34.C1      net (fanout=5)        1.200   game_FSM/M_state_q_M_state_q[2]
    SLICE_X17Y34.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21-In
                                                       game_FSM/M_state_q_M_state_q<2>3_1
    SLICE_X21Y34.D2      net (fanout=8)        1.369   game_FSM/M_state_q_M_state_q<2>3
    SLICE_X21Y34.D       Tilo                  0.259   game_FSM/M_user_input_q[6]
                                                       game_FSM/Mmux__n03901011
    SLICE_X21Y34.B2      net (fanout=1)        0.543   game_FSM/_n0390[6]
    SLICE_X21Y34.CLK     Tas                   0.373   game_FSM/M_user_input_q[6]
                                                       game_FSM/M_user_input_q_6_dpot
                                                       game_FSM/M_user_input_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.570ns (1.580ns logic, 3.990ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  14.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_3/M_ctr_q_17 (FF)
  Destination:          game_FSM/M_user_input_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.574ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.302 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_3/M_ctr_q_17 to game_FSM/M_user_input_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.BQ      Tcko                  0.525   btn_cond_3/M_ctr_q[19]
                                                       btn_cond_3/M_ctr_q_17
    SLICE_X21Y42.A1      net (fanout=2)        0.733   btn_cond_3/M_ctr_q[17]
    SLICE_X21Y42.A       Tilo                  0.259   M_btn_cond_3_out_inv
                                                       btn_cond_3/out2
    SLICE_X21Y40.A6      net (fanout=4)        0.932   out1
    SLICE_X21Y40.A       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out4
    SLICE_X19Y35.A1      net (fanout=6)        1.410   M_btn_cond_3_out
    SLICE_X19Y35.A       Tilo                  0.259   game_FSM/M_user_input_q[2]
                                                       game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y33.A6      net (fanout=8)        0.824   game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y33.CLK     Tas                   0.373   game_FSM/M_user_input_q[14]
                                                       game_FSM/M_user_input_q_13_dpot
                                                       game_FSM/M_user_input_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.574ns (1.675ns logic, 3.899ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  14.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd5 (FF)
  Destination:          game_FSM/M_user_input_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.571ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.300 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd5 to game_FSM/M_user_input_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.BMUX    Tshcko                0.518   game_FSM/M_state_q_FSM_FFd6
                                                       game_FSM/M_state_q_FSM_FFd5
    SLICE_X13Y32.B1      net (fanout=4)        0.791   game_FSM/M_state_q_FSM_FFd5
    SLICE_X13Y32.B       Tilo                  0.259   M_game_FSM_led_out_3[1]
                                                       game_FSM/M_state_q_M_state_q<2>1
    SLICE_X17Y34.C1      net (fanout=5)        1.200   game_FSM/M_state_q_M_state_q[2]
    SLICE_X17Y34.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21-In
                                                       game_FSM/M_state_q_M_state_q<2>3_1
    SLICE_X21Y34.D2      net (fanout=8)        1.369   game_FSM/M_state_q_M_state_q<2>3
    SLICE_X21Y34.D       Tilo                  0.259   game_FSM/M_user_input_q[6]
                                                       game_FSM/Mmux__n03901011
    SLICE_X21Y34.B2      net (fanout=1)        0.543   game_FSM/_n0390[6]
    SLICE_X21Y34.CLK     Tas                   0.373   game_FSM/M_user_input_q[6]
                                                       game_FSM/M_user_input_q_6_dpot
                                                       game_FSM/M_user_input_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.571ns (1.668ns logic, 3.903ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  14.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_3/M_ctr_q_17 (FF)
  Destination:          game_FSM/M_user_input_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.574ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.302 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_3/M_ctr_q_17 to game_FSM/M_user_input_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.BQ      Tcko                  0.525   btn_cond_3/M_ctr_q[19]
                                                       btn_cond_3/M_ctr_q_17
    SLICE_X21Y42.A1      net (fanout=2)        0.733   btn_cond_3/M_ctr_q[17]
    SLICE_X21Y42.A       Tilo                  0.259   M_btn_cond_3_out_inv
                                                       btn_cond_3/out2
    SLICE_X21Y40.A6      net (fanout=4)        0.932   out1
    SLICE_X21Y40.A       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out4
    SLICE_X19Y35.A1      net (fanout=6)        1.410   M_btn_cond_3_out
    SLICE_X19Y35.A       Tilo                  0.259   game_FSM/M_user_input_q[2]
                                                       game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y33.B6      net (fanout=8)        0.824   game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y33.CLK     Tas                   0.373   game_FSM/M_user_input_q[14]
                                                       game_FSM/M_user_input_q_14_dpot
                                                       game_FSM/M_user_input_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.574ns (1.675ns logic, 3.899ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  14.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_3/M_ctr_q_8 (FF)
  Destination:          game_FSM/M_user_input_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.576ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.302 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_3/M_ctr_q_8 to game_FSM/M_user_input_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.525   btn_cond_3/M_ctr_q[11]
                                                       btn_cond_3/M_ctr_q_8
    SLICE_X21Y40.B2      net (fanout=2)        1.145   btn_cond_3/M_ctr_q[8]
    SLICE_X21Y40.B       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out3
    SLICE_X21Y40.A4      net (fanout=4)        0.522   out2
    SLICE_X21Y40.A       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out4
    SLICE_X19Y35.A1      net (fanout=6)        1.410   M_btn_cond_3_out
    SLICE_X19Y35.A       Tilo                  0.259   game_FSM/M_user_input_q[2]
                                                       game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y33.B6      net (fanout=8)        0.824   game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y33.CLK     Tas                   0.373   game_FSM/M_user_input_q[14]
                                                       game_FSM/M_user_input_q_14_dpot
                                                       game_FSM/M_user_input_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.576ns (1.675ns logic, 3.901ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  14.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_3/M_ctr_q_8 (FF)
  Destination:          game_FSM/M_user_input_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.576ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.302 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_3/M_ctr_q_8 to game_FSM/M_user_input_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.525   btn_cond_3/M_ctr_q[11]
                                                       btn_cond_3/M_ctr_q_8
    SLICE_X21Y40.B2      net (fanout=2)        1.145   btn_cond_3/M_ctr_q[8]
    SLICE_X21Y40.B       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out3
    SLICE_X21Y40.A4      net (fanout=4)        0.522   out2
    SLICE_X21Y40.A       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out4
    SLICE_X19Y35.A1      net (fanout=6)        1.410   M_btn_cond_3_out
    SLICE_X19Y35.A       Tilo                  0.259   game_FSM/M_user_input_q[2]
                                                       game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y33.A6      net (fanout=8)        0.824   game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y33.CLK     Tas                   0.373   game_FSM/M_user_input_q[14]
                                                       game_FSM/M_user_input_q_13_dpot
                                                       game_FSM/M_user_input_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.576ns (1.675ns logic, 3.901ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  14.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_3/M_ctr_q_17 (FF)
  Destination:          game_FSM/M_user_input_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.553ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.300 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_3/M_ctr_q_17 to game_FSM/M_user_input_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.BQ      Tcko                  0.525   btn_cond_3/M_ctr_q[19]
                                                       btn_cond_3/M_ctr_q_17
    SLICE_X21Y42.A1      net (fanout=2)        0.733   btn_cond_3/M_ctr_q[17]
    SLICE_X21Y42.A       Tilo                  0.259   M_btn_cond_3_out_inv
                                                       btn_cond_3/out2
    SLICE_X21Y40.A6      net (fanout=4)        0.932   out1
    SLICE_X21Y40.A       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out4
    SLICE_X19Y35.A1      net (fanout=6)        1.410   M_btn_cond_3_out
    SLICE_X19Y35.A       Tilo                  0.259   game_FSM/M_user_input_q[2]
                                                       game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y34.A6      net (fanout=8)        0.803   game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y34.CLK     Tas                   0.373   game_FSM/M_user_input_q[6]
                                                       game_FSM/M_user_input_q_5_dpot
                                                       game_FSM/M_user_input_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.553ns (1.675ns logic, 3.878ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  14.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_3/M_ctr_q_17 (FF)
  Destination:          game_FSM/M_user_input_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.553ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.300 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_3/M_ctr_q_17 to game_FSM/M_user_input_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.BQ      Tcko                  0.525   btn_cond_3/M_ctr_q[19]
                                                       btn_cond_3/M_ctr_q_17
    SLICE_X21Y42.A1      net (fanout=2)        0.733   btn_cond_3/M_ctr_q[17]
    SLICE_X21Y42.A       Tilo                  0.259   M_btn_cond_3_out_inv
                                                       btn_cond_3/out2
    SLICE_X21Y40.A6      net (fanout=4)        0.932   out1
    SLICE_X21Y40.A       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out4
    SLICE_X19Y35.A1      net (fanout=6)        1.410   M_btn_cond_3_out
    SLICE_X19Y35.A       Tilo                  0.259   game_FSM/M_user_input_q[2]
                                                       game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y34.B6      net (fanout=8)        0.803   game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y34.CLK     Tas                   0.373   game_FSM/M_user_input_q[6]
                                                       game_FSM/M_user_input_q_6_dpot
                                                       game_FSM/M_user_input_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.553ns (1.675ns logic, 3.878ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  14.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_3/M_ctr_q_8 (FF)
  Destination:          game_FSM/M_user_input_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.555ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.300 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_3/M_ctr_q_8 to game_FSM/M_user_input_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.525   btn_cond_3/M_ctr_q[11]
                                                       btn_cond_3/M_ctr_q_8
    SLICE_X21Y40.B2      net (fanout=2)        1.145   btn_cond_3/M_ctr_q[8]
    SLICE_X21Y40.B       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out3
    SLICE_X21Y40.A4      net (fanout=4)        0.522   out2
    SLICE_X21Y40.A       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out4
    SLICE_X19Y35.A1      net (fanout=6)        1.410   M_btn_cond_3_out
    SLICE_X19Y35.A       Tilo                  0.259   game_FSM/M_user_input_q[2]
                                                       game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y34.B6      net (fanout=8)        0.803   game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y34.CLK     Tas                   0.373   game_FSM/M_user_input_q[6]
                                                       game_FSM/M_user_input_q_6_dpot
                                                       game_FSM/M_user_input_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.555ns (1.675ns logic, 3.880ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  14.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_3/M_ctr_q_8 (FF)
  Destination:          game_FSM/M_user_input_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.555ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.300 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_3/M_ctr_q_8 to game_FSM/M_user_input_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.525   btn_cond_3/M_ctr_q[11]
                                                       btn_cond_3/M_ctr_q_8
    SLICE_X21Y40.B2      net (fanout=2)        1.145   btn_cond_3/M_ctr_q[8]
    SLICE_X21Y40.B       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out3
    SLICE_X21Y40.A4      net (fanout=4)        0.522   out2
    SLICE_X21Y40.A       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out4
    SLICE_X19Y35.A1      net (fanout=6)        1.410   M_btn_cond_3_out
    SLICE_X19Y35.A       Tilo                  0.259   game_FSM/M_user_input_q[2]
                                                       game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y34.A6      net (fanout=8)        0.803   game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y34.CLK     Tas                   0.373   game_FSM/M_user_input_q[6]
                                                       game_FSM/M_user_input_q_5_dpot
                                                       game_FSM/M_user_input_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.555ns (1.675ns logic, 3.880ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  14.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_3/M_ctr_q_17 (FF)
  Destination:          game_FSM/M_user_input_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.540ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.302 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_3/M_ctr_q_17 to game_FSM/M_user_input_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.BQ      Tcko                  0.525   btn_cond_3/M_ctr_q[19]
                                                       btn_cond_3/M_ctr_q_17
    SLICE_X21Y42.A1      net (fanout=2)        0.733   btn_cond_3/M_ctr_q[17]
    SLICE_X21Y42.A       Tilo                  0.259   M_btn_cond_3_out_inv
                                                       btn_cond_3/out2
    SLICE_X21Y40.A6      net (fanout=4)        0.932   out1
    SLICE_X21Y40.A       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out4
    SLICE_X19Y35.A1      net (fanout=6)        1.410   M_btn_cond_3_out
    SLICE_X19Y35.A       Tilo                  0.259   game_FSM/M_user_input_q[2]
                                                       game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X20Y33.B6      net (fanout=8)        0.824   game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X20Y33.CLK     Tas                   0.339   game_FSM/M_user_input_q[10]
                                                       game_FSM/M_user_input_q_10_dpot
                                                       game_FSM/M_user_input_q_10
    -------------------------------------------------  ---------------------------
    Total                                      5.540ns (1.641ns logic, 3.899ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  14.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_3/M_ctr_q_17 (FF)
  Destination:          game_FSM/M_user_input_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.540ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.302 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_3/M_ctr_q_17 to game_FSM/M_user_input_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.BQ      Tcko                  0.525   btn_cond_3/M_ctr_q[19]
                                                       btn_cond_3/M_ctr_q_17
    SLICE_X21Y42.A1      net (fanout=2)        0.733   btn_cond_3/M_ctr_q[17]
    SLICE_X21Y42.A       Tilo                  0.259   M_btn_cond_3_out_inv
                                                       btn_cond_3/out2
    SLICE_X21Y40.A6      net (fanout=4)        0.932   out1
    SLICE_X21Y40.A       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out4
    SLICE_X19Y35.A1      net (fanout=6)        1.410   M_btn_cond_3_out
    SLICE_X19Y35.A       Tilo                  0.259   game_FSM/M_user_input_q[2]
                                                       game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X20Y33.A6      net (fanout=8)        0.824   game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X20Y33.CLK     Tas                   0.339   game_FSM/M_user_input_q[10]
                                                       game_FSM/M_user_input_q_9_dpot
                                                       game_FSM/M_user_input_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.540ns (1.641ns logic, 3.899ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  14.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_3/M_ctr_q_8 (FF)
  Destination:          game_FSM/M_user_input_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.542ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.302 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_3/M_ctr_q_8 to game_FSM/M_user_input_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.525   btn_cond_3/M_ctr_q[11]
                                                       btn_cond_3/M_ctr_q_8
    SLICE_X21Y40.B2      net (fanout=2)        1.145   btn_cond_3/M_ctr_q[8]
    SLICE_X21Y40.B       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out3
    SLICE_X21Y40.A4      net (fanout=4)        0.522   out2
    SLICE_X21Y40.A       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out4
    SLICE_X19Y35.A1      net (fanout=6)        1.410   M_btn_cond_3_out
    SLICE_X19Y35.A       Tilo                  0.259   game_FSM/M_user_input_q[2]
                                                       game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X20Y33.B6      net (fanout=8)        0.824   game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X20Y33.CLK     Tas                   0.339   game_FSM/M_user_input_q[10]
                                                       game_FSM/M_user_input_q_10_dpot
                                                       game_FSM/M_user_input_q_10
    -------------------------------------------------  ---------------------------
    Total                                      5.542ns (1.641ns logic, 3.901ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  14.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_3/M_ctr_q_8 (FF)
  Destination:          game_FSM/M_user_input_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.542ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.302 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_3/M_ctr_q_8 to game_FSM/M_user_input_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.525   btn_cond_3/M_ctr_q[11]
                                                       btn_cond_3/M_ctr_q_8
    SLICE_X21Y40.B2      net (fanout=2)        1.145   btn_cond_3/M_ctr_q[8]
    SLICE_X21Y40.B       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out3
    SLICE_X21Y40.A4      net (fanout=4)        0.522   out2
    SLICE_X21Y40.A       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out4
    SLICE_X19Y35.A1      net (fanout=6)        1.410   M_btn_cond_3_out
    SLICE_X19Y35.A       Tilo                  0.259   game_FSM/M_user_input_q[2]
                                                       game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X20Y33.A6      net (fanout=8)        0.824   game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X20Y33.CLK     Tas                   0.339   game_FSM/M_user_input_q[10]
                                                       game_FSM/M_user_input_q_9_dpot
                                                       game_FSM/M_user_input_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.542ns (1.641ns logic, 3.901ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  14.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd12 (FF)
  Destination:          game_FSM/M_user_input_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.500ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.692 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd12 to game_FSM/M_user_input_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.BMUX    Tshcko                0.518   game_FSM/M_state_q_FSM_FFd11
                                                       game_FSM/M_state_q_FSM_FFd12
    SLICE_X13Y32.B6      net (fanout=4)        0.862   game_FSM/M_state_q_FSM_FFd12
    SLICE_X13Y32.B       Tilo                  0.259   M_game_FSM_led_out_3[1]
                                                       game_FSM/M_state_q_M_state_q<2>1
    SLICE_X17Y34.C1      net (fanout=5)        1.200   game_FSM/M_state_q_M_state_q[2]
    SLICE_X17Y34.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21-In
                                                       game_FSM/M_state_q_M_state_q<2>3_1
    SLICE_X21Y34.C3      net (fanout=8)        1.228   game_FSM/M_state_q_M_state_q<2>3
    SLICE_X21Y34.C       Tilo                  0.259   game_FSM/M_user_input_q[6]
                                                       game_FSM/Mmux__n03901111
    SLICE_X21Y34.A2      net (fanout=1)        0.542   game_FSM/_n0390[5]
    SLICE_X21Y34.CLK     Tas                   0.373   game_FSM/M_user_input_q[6]
                                                       game_FSM/M_user_input_q_5_dpot
                                                       game_FSM/M_user_input_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.500ns (1.668ns logic, 3.832ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  14.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd19 (FF)
  Destination:          game_FSM/M_user_input_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.428ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.300 - 0.317)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd19 to game_FSM/M_user_input_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.BQ      Tcko                  0.430   game_FSM/M_state_q_FSM_FFd25
                                                       game_FSM/M_state_q_FSM_FFd19
    SLICE_X13Y32.B4      net (fanout=4)        0.878   game_FSM/M_state_q_FSM_FFd19
    SLICE_X13Y32.B       Tilo                  0.259   M_game_FSM_led_out_3[1]
                                                       game_FSM/M_state_q_M_state_q<2>1
    SLICE_X17Y34.C1      net (fanout=5)        1.200   game_FSM/M_state_q_M_state_q[2]
    SLICE_X17Y34.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21-In
                                                       game_FSM/M_state_q_M_state_q<2>3_1
    SLICE_X21Y34.C3      net (fanout=8)        1.228   game_FSM/M_state_q_M_state_q<2>3
    SLICE_X21Y34.C       Tilo                  0.259   game_FSM/M_user_input_q[6]
                                                       game_FSM/Mmux__n03901111
    SLICE_X21Y34.A2      net (fanout=1)        0.542   game_FSM/_n0390[5]
    SLICE_X21Y34.CLK     Tas                   0.373   game_FSM/M_user_input_q[6]
                                                       game_FSM/M_user_input_q_5_dpot
                                                       game_FSM/M_user_input_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.428ns (1.580ns logic, 3.848ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  14.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd5 (FF)
  Destination:          game_FSM/M_user_input_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.429ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.300 - 0.315)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd5 to game_FSM/M_user_input_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.BMUX    Tshcko                0.518   game_FSM/M_state_q_FSM_FFd6
                                                       game_FSM/M_state_q_FSM_FFd5
    SLICE_X13Y32.B1      net (fanout=4)        0.791   game_FSM/M_state_q_FSM_FFd5
    SLICE_X13Y32.B       Tilo                  0.259   M_game_FSM_led_out_3[1]
                                                       game_FSM/M_state_q_M_state_q<2>1
    SLICE_X17Y34.C1      net (fanout=5)        1.200   game_FSM/M_state_q_M_state_q[2]
    SLICE_X17Y34.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21-In
                                                       game_FSM/M_state_q_M_state_q<2>3_1
    SLICE_X21Y34.C3      net (fanout=8)        1.228   game_FSM/M_state_q_M_state_q<2>3
    SLICE_X21Y34.C       Tilo                  0.259   game_FSM/M_user_input_q[6]
                                                       game_FSM/Mmux__n03901111
    SLICE_X21Y34.A2      net (fanout=1)        0.542   game_FSM/_n0390[5]
    SLICE_X21Y34.CLK     Tas                   0.373   game_FSM/M_user_input_q[6]
                                                       game_FSM/M_user_input_q_5_dpot
                                                       game_FSM/M_user_input_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.429ns (1.668ns logic, 3.761ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  14.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd28 (FF)
  Destination:          game_FSM/M_user_input_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.418ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.300 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd28 to game_FSM/M_user_input_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.BQ      Tcko                  0.430   M_game_FSM_led_out[3]
                                                       game_FSM/M_state_q_FSM_FFd28
    SLICE_X13Y32.B5      net (fanout=9)        0.726   M_game_FSM_led_out[2]
    SLICE_X13Y32.B       Tilo                  0.259   M_game_FSM_led_out_3[1]
                                                       game_FSM/M_state_q_M_state_q<2>1
    SLICE_X17Y34.C1      net (fanout=5)        1.200   game_FSM/M_state_q_M_state_q[2]
    SLICE_X17Y34.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21-In
                                                       game_FSM/M_state_q_M_state_q<2>3_1
    SLICE_X21Y34.D2      net (fanout=8)        1.369   game_FSM/M_state_q_M_state_q<2>3
    SLICE_X21Y34.D       Tilo                  0.259   game_FSM/M_user_input_q[6]
                                                       game_FSM/Mmux__n03901011
    SLICE_X21Y34.B2      net (fanout=1)        0.543   game_FSM/_n0390[6]
    SLICE_X21Y34.CLK     Tas                   0.373   game_FSM/M_user_input_q[6]
                                                       game_FSM/M_user_input_q_6_dpot
                                                       game_FSM/M_user_input_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.418ns (1.580ns logic, 3.838ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  14.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd21 (FF)
  Destination:          game_FSM/M_user_input_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.395ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.302 - 0.317)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd21 to game_FSM/M_user_input_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.AMUX    Tshcko                0.518   game_FSM/M_state_q_FSM_FFd25
                                                       game_FSM/M_state_q_FSM_FFd21
    SLICE_X13Y32.B2      net (fanout=4)        1.046   game_FSM/M_state_q_FSM_FFd20-In
    SLICE_X13Y32.B       Tilo                  0.259   M_game_FSM_led_out_3[1]
                                                       game_FSM/M_state_q_M_state_q<2>1
    SLICE_X17Y34.C1      net (fanout=5)        1.200   game_FSM/M_state_q_M_state_q[2]
    SLICE_X17Y34.C       Tilo                  0.259   game_FSM/M_state_q_FSM_FFd21-In
                                                       game_FSM/M_state_q_M_state_q<2>3_1
    SLICE_X21Y33.D5      net (fanout=8)        0.938   game_FSM/M_state_q_M_state_q<2>3
    SLICE_X21Y33.D       Tilo                  0.259   game_FSM/M_user_input_q[14]
                                                       game_FSM/Mmux__n0390211
    SLICE_X21Y33.B2      net (fanout=1)        0.543   game_FSM/_n0390[14]
    SLICE_X21Y33.CLK     Tas                   0.373   game_FSM/M_user_input_q[14]
                                                       game_FSM/M_user_input_q_14_dpot
                                                       game_FSM/M_user_input_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.395ns (1.668ns logic, 3.727ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  14.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_3/M_ctr_q_14 (FF)
  Destination:          game_FSM/M_user_input_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.394ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.302 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_3/M_ctr_q_14 to game_FSM/M_user_input_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y42.CQ      Tcko                  0.525   btn_cond_3/M_ctr_q[15]
                                                       btn_cond_3/M_ctr_q_14
    SLICE_X21Y42.A2      net (fanout=2)        0.553   btn_cond_3/M_ctr_q[14]
    SLICE_X21Y42.A       Tilo                  0.259   M_btn_cond_3_out_inv
                                                       btn_cond_3/out2
    SLICE_X21Y40.A6      net (fanout=4)        0.932   out1
    SLICE_X21Y40.A       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out4
    SLICE_X19Y35.A1      net (fanout=6)        1.410   M_btn_cond_3_out
    SLICE_X19Y35.A       Tilo                  0.259   game_FSM/M_user_input_q[2]
                                                       game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y33.A6      net (fanout=8)        0.824   game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y33.CLK     Tas                   0.373   game_FSM/M_user_input_q[14]
                                                       game_FSM/M_user_input_q_13_dpot
                                                       game_FSM/M_user_input_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.394ns (1.675ns logic, 3.719ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  14.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_3/M_ctr_q_14 (FF)
  Destination:          game_FSM/M_user_input_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.394ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.302 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_3/M_ctr_q_14 to game_FSM/M_user_input_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y42.CQ      Tcko                  0.525   btn_cond_3/M_ctr_q[15]
                                                       btn_cond_3/M_ctr_q_14
    SLICE_X21Y42.A2      net (fanout=2)        0.553   btn_cond_3/M_ctr_q[14]
    SLICE_X21Y42.A       Tilo                  0.259   M_btn_cond_3_out_inv
                                                       btn_cond_3/out2
    SLICE_X21Y40.A6      net (fanout=4)        0.932   out1
    SLICE_X21Y40.A       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out4
    SLICE_X19Y35.A1      net (fanout=6)        1.410   M_btn_cond_3_out
    SLICE_X19Y35.A       Tilo                  0.259   game_FSM/M_user_input_q[2]
                                                       game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y33.B6      net (fanout=8)        0.824   game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y33.CLK     Tas                   0.373   game_FSM/M_user_input_q[14]
                                                       game_FSM/M_user_input_q_14_dpot
                                                       game_FSM/M_user_input_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.394ns (1.675ns logic, 3.719ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  14.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_3/M_ctr_q_17 (FF)
  Destination:          game_FSM/M_check_state_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.371ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.294 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_3/M_ctr_q_17 to game_FSM/M_check_state_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.BQ      Tcko                  0.525   btn_cond_3/M_ctr_q[19]
                                                       btn_cond_3/M_ctr_q_17
    SLICE_X21Y42.A1      net (fanout=2)        0.733   btn_cond_3/M_ctr_q[17]
    SLICE_X21Y42.A       Tilo                  0.259   M_btn_cond_3_out_inv
                                                       btn_cond_3/out2
    SLICE_X21Y40.A6      net (fanout=4)        0.932   out1
    SLICE_X21Y40.A       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out4
    SLICE_X14Y35.C4      net (fanout=6)        1.540   M_btn_cond_3_out
    SLICE_X14Y35.C       Tilo                  0.235   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_state_q__n0710_inv1
    SLICE_X14Y35.A1      net (fanout=3)        0.539   game_FSM/_n0710_inv
    SLICE_X14Y35.CLK     Tas                   0.349   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_check_state_q_0_rstpot
                                                       game_FSM/M_check_state_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.371ns (1.627ns logic, 3.744ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  14.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_3/M_ctr_q_8 (FF)
  Destination:          game_FSM/M_check_state_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.373ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.294 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_3/M_ctr_q_8 to game_FSM/M_check_state_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.525   btn_cond_3/M_ctr_q[11]
                                                       btn_cond_3/M_ctr_q_8
    SLICE_X21Y40.B2      net (fanout=2)        1.145   btn_cond_3/M_ctr_q[8]
    SLICE_X21Y40.B       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out3
    SLICE_X21Y40.A4      net (fanout=4)        0.522   out2
    SLICE_X21Y40.A       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out4
    SLICE_X14Y35.C4      net (fanout=6)        1.540   M_btn_cond_3_out
    SLICE_X14Y35.C       Tilo                  0.235   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_state_q__n0710_inv1
    SLICE_X14Y35.A1      net (fanout=3)        0.539   game_FSM/_n0710_inv
    SLICE_X14Y35.CLK     Tas                   0.349   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_check_state_q_0_rstpot
                                                       game_FSM/M_check_state_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.373ns (1.627ns logic, 3.746ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  14.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_3/M_ctr_q_14 (FF)
  Destination:          game_FSM/M_user_input_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.373ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.300 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_3/M_ctr_q_14 to game_FSM/M_user_input_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y42.CQ      Tcko                  0.525   btn_cond_3/M_ctr_q[15]
                                                       btn_cond_3/M_ctr_q_14
    SLICE_X21Y42.A2      net (fanout=2)        0.553   btn_cond_3/M_ctr_q[14]
    SLICE_X21Y42.A       Tilo                  0.259   M_btn_cond_3_out_inv
                                                       btn_cond_3/out2
    SLICE_X21Y40.A6      net (fanout=4)        0.932   out1
    SLICE_X21Y40.A       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out4
    SLICE_X19Y35.A1      net (fanout=6)        1.410   M_btn_cond_3_out
    SLICE_X19Y35.A       Tilo                  0.259   game_FSM/M_user_input_q[2]
                                                       game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y34.A6      net (fanout=8)        0.803   game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y34.CLK     Tas                   0.373   game_FSM/M_user_input_q[6]
                                                       game_FSM/M_user_input_q_5_dpot
                                                       game_FSM/M_user_input_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.373ns (1.675ns logic, 3.698ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  14.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_3/M_ctr_q_14 (FF)
  Destination:          game_FSM/M_user_input_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.373ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.300 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_3/M_ctr_q_14 to game_FSM/M_user_input_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y42.CQ      Tcko                  0.525   btn_cond_3/M_ctr_q[15]
                                                       btn_cond_3/M_ctr_q_14
    SLICE_X21Y42.A2      net (fanout=2)        0.553   btn_cond_3/M_ctr_q[14]
    SLICE_X21Y42.A       Tilo                  0.259   M_btn_cond_3_out_inv
                                                       btn_cond_3/out2
    SLICE_X21Y40.A6      net (fanout=4)        0.932   out1
    SLICE_X21Y40.A       Tilo                  0.259   M_last_q
                                                       btn_cond_3/out4
    SLICE_X19Y35.A1      net (fanout=6)        1.410   M_btn_cond_3_out
    SLICE_X19Y35.A       Tilo                  0.259   game_FSM/M_user_input_q[2]
                                                       game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y34.B6      net (fanout=8)        0.803   game_FSM/M_state_q__n0443_inv1_rstpot
    SLICE_X21Y34.CLK     Tas                   0.373   game_FSM/M_user_input_q[6]
                                                       game_FSM/M_user_input_q_6_dpot
                                                       game_FSM/M_user_input_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.373ns (1.675ns logic, 3.698ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond_2/M_sync_out/CLK
  Logical resource: btn_cond_3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond_2/M_sync_out/CLK
  Logical resource: btn_cond_1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond_2/M_sync_out/CLK
  Logical resource: btn_cond_2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[3]/CLK
  Logical resource: btn_cond_3/M_ctr_q_0/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[3]/CLK
  Logical resource: btn_cond_3/M_ctr_q_1/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[3]/CLK
  Logical resource: btn_cond_3/M_ctr_q_2/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[3]/CLK
  Logical resource: btn_cond_3/M_ctr_q_3/CK
  Location pin: SLICE_X20Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[7]/CLK
  Logical resource: btn_cond_3/M_ctr_q_4/CK
  Location pin: SLICE_X20Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[7]/CLK
  Logical resource: btn_cond_3/M_ctr_q_5/CK
  Location pin: SLICE_X20Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[7]/CLK
  Logical resource: btn_cond_3/M_ctr_q_6/CK
  Location pin: SLICE_X20Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[7]/CLK
  Logical resource: btn_cond_3/M_ctr_q_7/CK
  Location pin: SLICE_X20Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[11]/CLK
  Logical resource: btn_cond_3/M_ctr_q_8/CK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[11]/CLK
  Logical resource: btn_cond_3/M_ctr_q_9/CK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[11]/CLK
  Logical resource: btn_cond_3/M_ctr_q_10/CK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[11]/CLK
  Logical resource: btn_cond_3/M_ctr_q_11/CK
  Location pin: SLICE_X20Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[15]/CLK
  Logical resource: btn_cond_3/M_ctr_q_12/CK
  Location pin: SLICE_X20Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[15]/CLK
  Logical resource: btn_cond_3/M_ctr_q_13/CK
  Location pin: SLICE_X20Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[15]/CLK
  Logical resource: btn_cond_3/M_ctr_q_14/CK
  Location pin: SLICE_X20Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[15]/CLK
  Logical resource: btn_cond_3/M_ctr_q_15/CK
  Location pin: SLICE_X20Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[19]/CLK
  Logical resource: btn_cond_3/M_ctr_q_16/CK
  Location pin: SLICE_X20Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[19]/CLK
  Logical resource: btn_cond_3/M_ctr_q_17/CK
  Location pin: SLICE_X20Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[19]/CLK
  Logical resource: btn_cond_3/M_ctr_q_18/CK
  Location pin: SLICE_X20Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[19]/CLK
  Logical resource: btn_cond_3/M_ctr_q_19/CK
  Location pin: SLICE_X20Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[3]/CLK
  Logical resource: btn_cond_1/M_ctr_q_0/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[3]/CLK
  Logical resource: btn_cond_1/M_ctr_q_1/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[3]/CLK
  Logical resource: btn_cond_1/M_ctr_q_2/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[3]/CLK
  Logical resource: btn_cond_1/M_ctr_q_3/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[7]/CLK
  Logical resource: btn_cond_1/M_ctr_q_4/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_1/M_ctr_q[7]/CLK
  Logical resource: btn_cond_1/M_ctr_q_5/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.878|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6097 paths, 0 nets, and 1160 connections

Design statistics:
   Minimum period:   5.878ns{1}   (Maximum frequency: 170.126MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 27 14:36:06 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4551 MB



