module top_module(
	output out);

	assign out = 0;   // Output is always logic low

endmodule
