// Generated by CIRCT firtool-1.75.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module DCache(	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
  input         clock,	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
  input         reset,	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
  input         auto_out_a_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_a_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_out_a_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_out_a_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [3:0]  auto_out_a_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_a_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [31:0] auto_out_a_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [7:0]  auto_out_a_bits_mask,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [63:0] auto_out_a_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_b_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_out_b_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [1:0]  auto_out_b_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]  auto_out_b_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_out_b_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [31:0] auto_out_b_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_out_c_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_c_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_out_c_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_out_c_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [3:0]  auto_out_c_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_c_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [31:0] auto_out_c_bits_address,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [63:0] auto_out_c_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_d_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_out_d_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_out_d_bits_opcode,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [1:0]  auto_out_d_bits_param,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [3:0]  auto_out_d_bits_size,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_out_d_bits_source,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [2:0]  auto_out_d_bits_sink,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_out_d_bits_denied,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input  [63:0] auto_out_d_bits_data,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  input         auto_out_e_ready,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        auto_out_e_valid,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output [2:0]  auto_out_e_bits_sink,	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25]
  output        io_cpu_req_ready,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_cpu_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [39:0] io_cpu_req_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [7:0]  io_cpu_req_bits_tag,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [4:0]  io_cpu_req_bits_cmd,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [1:0]  io_cpu_req_bits_size,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_cpu_req_bits_signed,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [1:0]  io_cpu_req_bits_dprv,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_cpu_req_bits_dv,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_cpu_req_bits_phys,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_cpu_s1_kill,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [63:0] io_cpu_s1_data_data,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [7:0]  io_cpu_s1_data_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_s2_nack,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output [39:0] io_cpu_resp_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output [7:0]  io_cpu_resp_bits_tag,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output [4:0]  io_cpu_resp_bits_cmd,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output [1:0]  io_cpu_resp_bits_size,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_resp_bits_signed,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output [1:0]  io_cpu_resp_bits_dprv,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_resp_bits_dv,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output [63:0] io_cpu_resp_bits_data,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output [7:0]  io_cpu_resp_bits_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_resp_bits_replay,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_resp_bits_has_data,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output [63:0] io_cpu_resp_bits_data_word_bypass,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output [63:0] io_cpu_resp_bits_data_raw,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output [63:0] io_cpu_resp_bits_store_data,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_replay_next,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_s2_xcpt_ma_ld,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_s2_xcpt_ma_st,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_s2_xcpt_pf_ld,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_s2_xcpt_pf_st,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_s2_xcpt_ae_ld,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_s2_xcpt_ae_st,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_ordered,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_perf_release,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_cpu_perf_grant,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_req_ready,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_ptw_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output [26:0] io_ptw_req_bits_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  output        io_ptw_req_bits_bits_need_gpa,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_resp_bits_ae_ptw,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_resp_bits_ae_final,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_resp_bits_pf,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_resp_bits_gf,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_resp_bits_hr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_resp_bits_hw,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_resp_bits_hx,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [43:0] io_ptw_resp_bits_pte_ppn,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_resp_bits_pte_d,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_resp_bits_pte_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_resp_bits_pte_g,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_resp_bits_pte_u,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_resp_bits_pte_x,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_resp_bits_pte_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_resp_bits_pte_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_resp_bits_pte_v,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [1:0]  io_ptw_resp_bits_level,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_resp_bits_homogeneous,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [3:0]  io_ptw_ptbr_mode,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_status_mxr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_status_sum,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_0_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [1:0]  io_ptw_pmp_0_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_0_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_0_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_0_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [29:0] io_ptw_pmp_0_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [31:0] io_ptw_pmp_0_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_1_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [1:0]  io_ptw_pmp_1_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_1_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_1_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_1_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [29:0] io_ptw_pmp_1_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [31:0] io_ptw_pmp_1_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_2_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [1:0]  io_ptw_pmp_2_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_2_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_2_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_2_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [29:0] io_ptw_pmp_2_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [31:0] io_ptw_pmp_2_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_3_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [1:0]  io_ptw_pmp_3_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_3_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_3_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_3_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [29:0] io_ptw_pmp_3_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [31:0] io_ptw_pmp_3_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_4_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [1:0]  io_ptw_pmp_4_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_4_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_4_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_4_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [29:0] io_ptw_pmp_4_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [31:0] io_ptw_pmp_4_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_5_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [1:0]  io_ptw_pmp_5_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_5_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_5_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_5_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [29:0] io_ptw_pmp_5_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [31:0] io_ptw_pmp_5_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_6_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [1:0]  io_ptw_pmp_6_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_6_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_6_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_6_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [29:0] io_ptw_pmp_6_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [31:0] io_ptw_pmp_6_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_7_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [1:0]  io_ptw_pmp_7_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_7_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_7_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input         io_ptw_pmp_7_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [29:0] io_ptw_pmp_7_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
  input  [31:0] io_ptw_pmp_7_mask	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
);

  wire [5:0]       metaArb_io_in_5_bits_idx;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1015:44]
  wire             io_cpu_s2_xcpt_ma_st_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:931:24]
  wire             io_cpu_s2_xcpt_ma_ld_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:931:24]
  wire             io_cpu_s2_xcpt_ae_st_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:931:24]
  wire             io_cpu_s2_xcpt_ae_ld_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:931:24]
  wire             io_cpu_s2_xcpt_pf_st_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:931:24]
  wire             io_cpu_s2_xcpt_pf_ld_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:931:24]
  wire [21:0]      metaArb_io_in_7_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:911:97]
  wire             metaArb_io_in_4_valid;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire [11:0]      dataArb_io_in_2_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:901:72]
  wire             dataArb_io_in_2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:898:41]
  wire [7:0]       releaseWay;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:811:14, :861:102, :875:18]
  wire [3:0]       nodeOut_c_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:857:48, :861:102, :862:52]
  wire [2:0]       nodeOut_c_bits_opcode;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:857:48, :861:102, :862:52]
  wire             nodeOut_c_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:808:18, :822:21, :824:28, :848:47, :849:22, :852:48, :853:22]
  wire [5:0]       metaArb_io_in_6_bits_idx;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:770:29, :839:44, :841:33]
  wire             metaArb_io_in_6_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:767:26, :839:44, :840:30]
  wire             s1_nack;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:569:36, :822:21, :837:24]
  wire             dataArb_io_in_1_bits_write;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:725:33, :750:68, :753:29]
  wire             dataArb_io_in_1_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:719:26, :750:68, :753:29, :755:32]
  wire             nodeOut_d_ready;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:669:18, :720:51, :722:20, :750:68, :751:22]
  wire [21:0]      metaArb_io_in_3_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:744:134]
  wire             metaArb_io_in_3_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:739:{43,53}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22]
  wire [11:0]      dataArb_io_in_1_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:726:32]
  wire [7:0]       dataArb_io_in_0_bits_eccMask;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:555:47]
  wire [63:0]      dataArb_io_in_0_bits_wdata;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:549:63]
  wire [7:0]       dataArb_io_in_0_bits_way_en;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:548:38]
  wire [11:0]      _dataArb_io_in_0_bits_wordMask_wordMask_T;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:547:36]
  wire             dataArb_io_in_0_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:515:44]
  wire             pstore_drain;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:515:44]
  wire [21:0]      metaArb_io_in_2_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:465:97]
  wire [5:0]       metaArb_io_in_3_bits_idx;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:451:76]
  wire [5:0]       metaArb_io_in_4_bits_idx;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1198:47]
  wire             metaArb_io_in_2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:444:62]
  wire [7:0]       s2_victim_or_hit_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:430:33]
  reg  [39:0]      s2_req_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  wire             rockettile_dcache_tag_array_s1_meta_en;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:312:59]
  wire             rockettile_dcache_tag_array_MPORT_en;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:308:27]
  wire [5:0]       metaArb_io_in_7_bits_idx;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:261:58]
  wire [11:0]      dataArb_io_in_3_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:243:30]
  wire             dataArb_io_in_3_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:240:46]
  reg  [7:0]       refill_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:227:23]
  reg              resetting;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:222:26]
  reg  [1:0]       s1_tlb_req_prv;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29]
  reg              s1_tlb_req_passthrough;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29]
  reg  [39:0]      s1_tlb_req_vaddr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29]
  wire [63:0]      _amoalus_0_io_out;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:980:26]
  wire [63:0]      _data_io_resp_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:143:20]
  wire [63:0]      _data_io_resp_1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:143:20]
  wire [63:0]      _data_io_resp_2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:143:20]
  wire [63:0]      _data_io_resp_3;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:143:20]
  wire [63:0]      _data_io_resp_4;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:143:20]
  wire [63:0]      _data_io_resp_5;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:143:20]
  wire [63:0]      _data_io_resp_6;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:143:20]
  wire [63:0]      _data_io_resp_7;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:143:20]
  wire [175:0]     _rockettile_dcache_tag_array_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire             _lfsr_prng_io_out_0;	// @[src/main/scala/chisel3/util/random/PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_1;	// @[src/main/scala/chisel3/util/random/PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_2;	// @[src/main/scala/chisel3/util/random/PRNG.scala:91:22]
  wire [19:0]      _tlb_entries_barrier_12_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_12_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_12_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_12_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_12_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_12_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_12_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_12_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_12_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _tlb_entries_barrier_11_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_11_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_11_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_11_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_11_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_11_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_11_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_11_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_11_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_11_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_11_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_11_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_11_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_11_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_11_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_11_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _tlb_entries_barrier_10_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_10_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_10_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_10_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_10_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_10_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_10_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_10_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_10_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_10_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_10_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_10_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_10_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_10_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_10_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_10_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _tlb_entries_barrier_9_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_9_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_9_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_9_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_9_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_9_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_9_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_9_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_9_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_9_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_9_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_9_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_9_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_9_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_9_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_9_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _tlb_entries_barrier_8_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_8_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_8_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_8_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_8_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_8_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_8_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_8_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_8_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_8_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_8_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_8_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_8_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_8_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_8_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_8_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _tlb_entries_barrier_7_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_7_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_7_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_7_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_7_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_7_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_7_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_7_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_7_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_7_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_7_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_7_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_7_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_7_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_7_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_7_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _tlb_entries_barrier_6_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_6_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_6_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_6_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_6_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_6_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_6_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_6_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_6_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_6_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_6_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_6_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_6_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_6_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_6_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_6_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _tlb_entries_barrier_5_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_5_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_5_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_5_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_5_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_5_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_5_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_5_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_5_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_5_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_5_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_5_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_5_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_5_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_5_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_5_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _tlb_entries_barrier_4_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_4_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_4_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_4_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_4_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_4_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_4_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_4_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_4_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_4_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_4_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_4_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_4_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_4_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_4_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_4_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _tlb_entries_barrier_3_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_3_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_3_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_3_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_3_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_3_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_3_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_3_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_3_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_3_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_3_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_3_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_3_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_3_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_3_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_3_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _tlb_entries_barrier_2_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_2_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_2_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_2_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_2_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_2_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_2_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_2_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_2_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_2_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_2_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_2_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_2_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_2_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_2_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_2_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _tlb_entries_barrier_1_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_1_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_1_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_1_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_1_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_1_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_1_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_1_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_1_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_1_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_1_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_1_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_1_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_1_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_1_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_1_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [19:0]      _tlb_entries_barrier_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_io_y_ae_ptw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_io_y_pf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_io_y_gf;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_io_y_sw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_io_y_sx;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_io_y_sr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_io_y_pw;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_io_y_pr;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_io_y_ppp;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_io_y_pal;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_io_y_paa;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_io_y_eff;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_entries_barrier_io_y_c;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _tlb_pma_io_resp_cacheable;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
  wire             _tlb_pma_io_resp_r;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
  wire             _tlb_pma_io_resp_w;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
  wire             _tlb_pma_io_resp_pp;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
  wire             _tlb_pma_io_resp_al;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
  wire             _tlb_pma_io_resp_aa;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
  wire             _tlb_pma_io_resp_x;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
  wire             _tlb_pma_io_resp_eff;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
  wire             _tlb_pmp_io_r;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:416:19]
  wire             _tlb_pmp_io_w;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:416:19]
  wire             _tlb_pmp_io_x;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:416:19]
  wire [19:0]      _tlb_mpu_ppn_barrier_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  reg  [26:0]      tlb_sectored_entries_0_0_tag_vpn;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_0_data_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_0_data_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_0_data_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_0_data_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_0_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_0_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_0_valid_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_0_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [26:0]      tlb_sectored_entries_0_1_tag_vpn;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb__0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_1_data_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_1_data_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_1_data_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_1_data_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_1_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_1_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_1_valid_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_1_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [26:0]      tlb_sectored_entries_0_2_tag_vpn;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb__1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_2_data_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_2_data_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_2_data_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_2_data_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_2_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_2_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_2_valid_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_2_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [26:0]      tlb_sectored_entries_0_3_tag_vpn;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb__2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_3_data_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_3_data_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_3_data_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_3_data_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_3_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_3_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_3_valid_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_3_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [26:0]      tlb_sectored_entries_0_4_tag_vpn;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb__3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_4_data_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_4_data_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_4_data_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_4_data_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_4_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_4_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_4_valid_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_4_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [26:0]      tlb_sectored_entries_0_5_tag_vpn;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb__4;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_5_data_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_5_data_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_5_data_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_5_data_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_5_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_5_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_5_valid_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_5_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [26:0]      tlb_sectored_entries_0_6_tag_vpn;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb__5;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_6_data_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_6_data_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_6_data_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_6_data_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_6_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_6_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_6_valid_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_6_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [26:0]      tlb_sectored_entries_0_7_tag_vpn;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb__6;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_7_data_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_7_data_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_7_data_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [41:0]      tlb_sectored_entries_0_7_data_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_7_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_7_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_7_valid_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg              tlb_sectored_entries_0_7_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
  reg  [1:0]       tlb_superpage_entries_0_level;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
  reg  [26:0]      tlb_superpage_entries_0_tag_vpn;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
  reg              tlb__7;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
  reg  [41:0]      tlb_superpage_entries_0_data_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
  reg              tlb_superpage_entries_0_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
  reg  [1:0]       tlb_superpage_entries_1_level;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
  reg  [26:0]      tlb_superpage_entries_1_tag_vpn;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
  reg              tlb__8;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
  reg  [41:0]      tlb_superpage_entries_1_data_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
  reg              tlb_superpage_entries_1_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
  reg  [1:0]       tlb_superpage_entries_2_level;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
  reg  [26:0]      tlb_superpage_entries_2_tag_vpn;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
  reg              tlb__9;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
  reg  [41:0]      tlb_superpage_entries_2_data_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
  reg              tlb_superpage_entries_2_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
  reg  [1:0]       tlb_superpage_entries_3_level;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
  reg  [26:0]      tlb_superpage_entries_3_tag_vpn;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
  reg              tlb__10;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
  reg  [41:0]      tlb_superpage_entries_3_data_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
  reg              tlb_superpage_entries_3_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
  reg  [1:0]       tlb_special_entry_level;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:346:56]
  reg  [26:0]      tlb_special_entry_tag_vpn;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:346:56]
  reg  [41:0]      tlb_special_entry_data_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:346:56]
  reg              tlb_special_entry_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:346:56]
  reg  [1:0]       tlb_state;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:352:22]
  reg  [26:0]      tlb_r_refill_tag;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:354:25]
  reg  [1:0]       tlb_waddr;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:355:34]
  reg  [2:0]       tlb_r_sectored_repl_addr;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:356:33]
  reg              tlb_r_sectored_hit_valid;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:357:27]
  reg  [2:0]       tlb_r_sectored_hit_bits;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:357:27]
  reg              tlb_r_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:361:23]
  wire             tlb_vm_enabled = io_ptw_ptbr_mode[3] & ~(s1_tlb_req_prv[1]) & ~s1_tlb_req_passthrough;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:372:27, :374:41, :399:{45,61,64}]
  wire             tlb__11 = tlb_state == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:352:22, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb_ignore_13 = tlb_special_entry_level == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:197:28, :346:56]
  wire [27:0]      tlb_mpu_ppn = io_ptw_resp_valid ? {8'h0, io_ptw_resp_bits_pte_ppn[19:0]} : tlb_vm_enabled ? {8'h0, _tlb_mpu_ppn_barrier_io_y_ppn[19:18], (tlb_ignore_13 ? s1_tlb_req_vaddr[29:21] : 9'h0) | _tlb_mpu_ppn_barrier_io_y_ppn[17:9], (tlb_special_entry_level[1] ? 9'h0 : s1_tlb_req_vaddr[20:12]) | _tlb_mpu_ppn_barrier_io_y_ppn[8:0]} : s1_tlb_req_vaddr[39:12];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:195:26, :197:28, :198:{28,47}, :335:30, :346:56, :399:{45,61}, :406:57, :412:20, :413:{20,146}, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [2:0]       tlb_mpu_priv = io_ptw_resp_valid | s1_tlb_req_passthrough ? 3'h1 : {io_ptw_status_debug, s1_tlb_req_prv};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:415:{27,52,103}]
  wire [24:0]      tlb__12 = tlb_sectored_entries_0_0_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :335:30, :339:29]
  wire [24:0]      tlb__13 = tlb_sectored_entries_0_1_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :335:30, :339:29]
  wire [24:0]      tlb__14 = tlb_sectored_entries_0_2_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :335:30, :339:29]
  wire [24:0]      tlb__15 = tlb_sectored_entries_0_3_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :335:30, :339:29]
  wire [24:0]      tlb__16 = tlb_sectored_entries_0_4_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :335:30, :339:29]
  wire [24:0]      tlb__17 = tlb_sectored_entries_0_5_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :335:30, :339:29]
  wire [24:0]      tlb__18 = tlb_sectored_entries_0_6_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :335:30, :339:29]
  wire [24:0]      tlb__19 = tlb_sectored_entries_0_7_tag_vpn[26:2] ^ s1_tlb_req_vaddr[38:14];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :335:30, :339:29]
  wire [17:0]      tlb__20 = tlb_superpage_entries_0_tag_vpn[26:9] ^ s1_tlb_req_vaddr[38:21];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:52, :335:30, :341:30]
  wire             tlb_ignore_1 = tlb_superpage_entries_0_level == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :341:30]
  wire [17:0]      tlb__21 = tlb_superpage_entries_1_tag_vpn[26:9] ^ s1_tlb_req_vaddr[38:21];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:52, :335:30, :341:30]
  wire             tlb_ignore_4 = tlb_superpage_entries_1_level == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :341:30]
  wire [17:0]      tlb__22 = tlb_superpage_entries_2_tag_vpn[26:9] ^ s1_tlb_req_vaddr[38:21];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:52, :335:30, :341:30]
  wire             tlb_ignore_7 = tlb_superpage_entries_2_level == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :341:30]
  wire [17:0]      tlb__23 = tlb_superpage_entries_3_tag_vpn[26:9] ^ s1_tlb_req_vaddr[38:21];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:52, :335:30, :341:30]
  wire             tlb_ignore_10 = tlb_superpage_entries_3_level == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:182:28, :341:30]
  wire [3:0]       _GEN = {{tlb_sectored_entries_0_0_valid_3}, {tlb_sectored_entries_0_0_valid_2}, {tlb_sectored_entries_0_0_valid_1}, {tlb_sectored_entries_0_0_valid_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:188:18, :339:29]
  wire             tlb_hitsVec_0 = tlb_vm_enabled & _GEN[s1_tlb_req_vaddr[13:12]] & tlb__12 == 25'h0 & ~tlb_;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, :188:18, :335:30, :339:29, :399:{45,61}, :440:44, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [3:0]       _GEN_0 = {{tlb_sectored_entries_0_1_valid_3}, {tlb_sectored_entries_0_1_valid_2}, {tlb_sectored_entries_0_1_valid_1}, {tlb_sectored_entries_0_1_valid_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:188:18, :339:29]
  wire             tlb_hitsVec_1 = tlb_vm_enabled & _GEN_0[s1_tlb_req_vaddr[13:12]] & tlb__13 == 25'h0 & ~tlb__0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, :188:18, :335:30, :339:29, :399:{45,61}, :440:44, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [3:0]       _GEN_1 = {{tlb_sectored_entries_0_2_valid_3}, {tlb_sectored_entries_0_2_valid_2}, {tlb_sectored_entries_0_2_valid_1}, {tlb_sectored_entries_0_2_valid_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:188:18, :339:29]
  wire             tlb_hitsVec_2 = tlb_vm_enabled & _GEN_1[s1_tlb_req_vaddr[13:12]] & tlb__14 == 25'h0 & ~tlb__1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, :188:18, :335:30, :339:29, :399:{45,61}, :440:44, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [3:0]       _GEN_2 = {{tlb_sectored_entries_0_3_valid_3}, {tlb_sectored_entries_0_3_valid_2}, {tlb_sectored_entries_0_3_valid_1}, {tlb_sectored_entries_0_3_valid_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:188:18, :339:29]
  wire             tlb_hitsVec_3 = tlb_vm_enabled & _GEN_2[s1_tlb_req_vaddr[13:12]] & tlb__15 == 25'h0 & ~tlb__2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, :188:18, :335:30, :339:29, :399:{45,61}, :440:44, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [3:0]       _GEN_3 = {{tlb_sectored_entries_0_4_valid_3}, {tlb_sectored_entries_0_4_valid_2}, {tlb_sectored_entries_0_4_valid_1}, {tlb_sectored_entries_0_4_valid_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:188:18, :339:29]
  wire             tlb_hitsVec_4 = tlb_vm_enabled & _GEN_3[s1_tlb_req_vaddr[13:12]] & tlb__16 == 25'h0 & ~tlb__3;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, :188:18, :335:30, :339:29, :399:{45,61}, :440:44, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [3:0]       _GEN_4 = {{tlb_sectored_entries_0_5_valid_3}, {tlb_sectored_entries_0_5_valid_2}, {tlb_sectored_entries_0_5_valid_1}, {tlb_sectored_entries_0_5_valid_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:188:18, :339:29]
  wire             tlb_hitsVec_5 = tlb_vm_enabled & _GEN_4[s1_tlb_req_vaddr[13:12]] & tlb__17 == 25'h0 & ~tlb__4;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, :188:18, :335:30, :339:29, :399:{45,61}, :440:44, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [3:0]       _GEN_5 = {{tlb_sectored_entries_0_6_valid_3}, {tlb_sectored_entries_0_6_valid_2}, {tlb_sectored_entries_0_6_valid_1}, {tlb_sectored_entries_0_6_valid_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:188:18, :339:29]
  wire             tlb_hitsVec_6 = tlb_vm_enabled & _GEN_5[s1_tlb_req_vaddr[13:12]] & tlb__18 == 25'h0 & ~tlb__5;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, :188:18, :335:30, :339:29, :399:{45,61}, :440:44, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [3:0]       _GEN_6 = {{tlb_sectored_entries_0_7_valid_3}, {tlb_sectored_entries_0_7_valid_2}, {tlb_sectored_entries_0_7_valid_1}, {tlb_sectored_entries_0_7_valid_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:188:18, :339:29]
  wire             tlb_hitsVec_7 = tlb_vm_enabled & _GEN_6[s1_tlb_req_vaddr[13:12]] & tlb__19 == 25'h0 & ~tlb__6;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, :188:18, :335:30, :339:29, :399:{45,61}, :440:44, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             tlb_hitsVec_8 = tlb_vm_enabled & tlb_superpage_entries_0_valid_0 & ~tlb__7 & tlb__20[17:9] == 9'h0 & (tlb_ignore_1 | tlb__20[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:178:{33,43}, :182:28, :183:{29,40,52,58,79}, :341:30, :399:{45,61}, :440:44]
  wire             tlb_hitsVec_9 = tlb_vm_enabled & tlb_superpage_entries_1_valid_0 & ~tlb__8 & tlb__21[17:9] == 9'h0 & (tlb_ignore_4 | tlb__21[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:178:{33,43}, :182:28, :183:{29,40,52,58,79}, :341:30, :399:{45,61}, :440:44]
  wire             tlb_hitsVec_10 = tlb_vm_enabled & tlb_superpage_entries_2_valid_0 & ~tlb__9 & tlb__22[17:9] == 9'h0 & (tlb_ignore_7 | tlb__22[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:178:{33,43}, :182:28, :183:{29,40,52,58,79}, :341:30, :399:{45,61}, :440:44]
  wire             tlb_hitsVec_11 = tlb_vm_enabled & tlb_superpage_entries_3_valid_0 & ~tlb__10 & tlb__23[17:9] == 9'h0 & (tlb_ignore_10 | tlb__23[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:178:{33,43}, :182:28, :183:{29,40,52,58,79}, :341:30, :399:{45,61}, :440:44]
  wire [26:0]      tlb__24 = tlb_special_entry_tag_vpn ^ s1_tlb_req_vaddr[38:12];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:52, :335:30, :346:56]
  wire             tlb_hitsVec_12 = tlb_vm_enabled & tlb_special_entry_valid_0 & tlb__24[26:18] == 9'h0 & (tlb_ignore_13 | tlb__24[17:9] == 9'h0) & (~(tlb_special_entry_level[1]) | tlb__24[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:{29,40,52,58,79}, :197:28, :346:56, :399:{45,61}, :440:44]
  wire [12:0]      tlb_real_hits = {tlb_hitsVec_12, tlb_hitsVec_11, tlb_hitsVec_10, tlb_hitsVec_9, tlb_hitsVec_8, tlb_hitsVec_7, tlb_hitsVec_6, tlb_hitsVec_5, tlb_hitsVec_4, tlb_hitsVec_3, tlb_hitsVec_2, tlb_hitsVec_1, tlb_hitsVec_0};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :178:33, :183:29, :188:18, :440:44, generators/rocket-chip/src/main/scala/util/package.scala:45:27]
  wire [3:0][41:0] _GEN_7 = {{tlb_sectored_entries_0_0_data_3}, {tlb_sectored_entries_0_0_data_2}, {tlb_sectored_entries_0_0_data_1}, {tlb_sectored_entries_0_0_data_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :339:29]
  wire [41:0]      tlb__entries_WIRE_1 = _GEN_7[s1_tlb_req_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :335:30, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [3:0][41:0] _GEN_8 = {{tlb_sectored_entries_0_1_data_3}, {tlb_sectored_entries_0_1_data_2}, {tlb_sectored_entries_0_1_data_1}, {tlb_sectored_entries_0_1_data_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :339:29]
  wire [41:0]      tlb__entries_WIRE_3 = _GEN_8[s1_tlb_req_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :335:30, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [3:0][41:0] _GEN_9 = {{tlb_sectored_entries_0_2_data_3}, {tlb_sectored_entries_0_2_data_2}, {tlb_sectored_entries_0_2_data_1}, {tlb_sectored_entries_0_2_data_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :339:29]
  wire [41:0]      tlb__entries_WIRE_5 = _GEN_9[s1_tlb_req_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :335:30, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [3:0][41:0] _GEN_10 = {{tlb_sectored_entries_0_3_data_3}, {tlb_sectored_entries_0_3_data_2}, {tlb_sectored_entries_0_3_data_1}, {tlb_sectored_entries_0_3_data_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :339:29]
  wire [41:0]      tlb__entries_WIRE_7 = _GEN_10[s1_tlb_req_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :335:30, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [3:0][41:0] _GEN_11 = {{tlb_sectored_entries_0_4_data_3}, {tlb_sectored_entries_0_4_data_2}, {tlb_sectored_entries_0_4_data_1}, {tlb_sectored_entries_0_4_data_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :339:29]
  wire [41:0]      tlb__entries_WIRE_9 = _GEN_11[s1_tlb_req_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :335:30, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [3:0][41:0] _GEN_12 = {{tlb_sectored_entries_0_5_data_3}, {tlb_sectored_entries_0_5_data_2}, {tlb_sectored_entries_0_5_data_1}, {tlb_sectored_entries_0_5_data_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :339:29]
  wire [41:0]      tlb__entries_WIRE_11 = _GEN_12[s1_tlb_req_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :335:30, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [3:0][41:0] _GEN_13 = {{tlb_sectored_entries_0_6_data_3}, {tlb_sectored_entries_0_6_data_2}, {tlb_sectored_entries_0_6_data_1}, {tlb_sectored_entries_0_6_data_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :339:29]
  wire [41:0]      tlb__entries_WIRE_13 = _GEN_13[s1_tlb_req_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :335:30, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [3:0][41:0] _GEN_14 = {{tlb_sectored_entries_0_7_data_3}, {tlb_sectored_entries_0_7_data_2}, {tlb_sectored_entries_0_7_data_1}, {tlb_sectored_entries_0_7_data_0}};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :339:29]
  wire [41:0]      tlb__entries_WIRE_15 = _GEN_14[s1_tlb_req_vaddr[13:12]];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :335:30, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [19:0]      tlb_ppn = (tlb_hitsVec_0 ? _tlb_entries_barrier_io_y_ppn : 20'h0) | (tlb_hitsVec_1 ? _tlb_entries_barrier_1_io_y_ppn : 20'h0) | (tlb_hitsVec_2 ? _tlb_entries_barrier_2_io_y_ppn : 20'h0) | (tlb_hitsVec_3 ? _tlb_entries_barrier_3_io_y_ppn : 20'h0) | (tlb_hitsVec_4 ? _tlb_entries_barrier_4_io_y_ppn : 20'h0) | (tlb_hitsVec_5 ? _tlb_entries_barrier_5_io_y_ppn : 20'h0) | (tlb_hitsVec_6 ? _tlb_entries_barrier_6_io_y_ppn : 20'h0) | (tlb_hitsVec_7 ? _tlb_entries_barrier_7_io_y_ppn : 20'h0) | (tlb_hitsVec_8 ? {_tlb_entries_barrier_8_io_y_ppn[19:18], (tlb_ignore_1 ? s1_tlb_req_vaddr[29:21] : 9'h0) | _tlb_entries_barrier_8_io_y_ppn[17:9], s1_tlb_req_vaddr[20:12] | _tlb_entries_barrier_8_io_y_ppn[8:0]} : 20'h0) | (tlb_hitsVec_9 ? {_tlb_entries_barrier_9_io_y_ppn[19:18], (tlb_ignore_4 ? s1_tlb_req_vaddr[29:21] : 9'h0) | _tlb_entries_barrier_9_io_y_ppn[17:9], s1_tlb_req_vaddr[20:12] | _tlb_entries_barrier_9_io_y_ppn[8:0]} : 20'h0) | (tlb_hitsVec_10 ? {_tlb_entries_barrier_10_io_y_ppn[19:18], (tlb_ignore_7 ? s1_tlb_req_vaddr[29:21] : 9'h0) | _tlb_entries_barrier_10_io_y_ppn[17:9], s1_tlb_req_vaddr[20:12] | _tlb_entries_barrier_10_io_y_ppn[8:0]} : 20'h0) | (tlb_hitsVec_11 ? {_tlb_entries_barrier_11_io_y_ppn[19:18], (tlb_ignore_10 ? s1_tlb_req_vaddr[29:21] : 9'h0) | _tlb_entries_barrier_11_io_y_ppn[17:9], s1_tlb_req_vaddr[20:12] | _tlb_entries_barrier_11_io_y_ppn[8:0]} : 20'h0) | (tlb_hitsVec_12 ? {_tlb_entries_barrier_12_io_y_ppn[19:18], (tlb_ignore_13 ? s1_tlb_req_vaddr[29:21] : 9'h0) | _tlb_entries_barrier_12_io_y_ppn[17:9], (tlb_special_entry_level[1] ? 9'h0 : s1_tlb_req_vaddr[20:12]) | _tlb_entries_barrier_12_io_y_ppn[8:0]} : 20'h0) | (tlb_vm_enabled ? 20'h0 : s1_tlb_req_vaddr[31:12]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :178:33, :182:28, :183:29, :188:18, :195:26, :197:28, :198:{18,28,47}, :335:30, :346:56, :399:{45,61}, :440:44, :502:125, generators/rocket-chip/src/main/scala/util/package.scala:267:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire             tlb_bad_va = tlb_vm_enabled & ~(s1_tlb_req_vaddr[39:38] == 2'h0 | (&(s1_tlb_req_vaddr[39:38])));	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:117:19, :206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:399:{45,61}, :559:43, :560:{37,51,59,86}, :568:34]
  wire             tlb_tlb_miss = tlb_vm_enabled & ~tlb_bad_va & tlb_real_hits == 13'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:399:{45,61}, :568:34, :611:40, :613:{53,56,64}, generators/rocket-chip/src/main/scala/util/package.scala:45:27]
  reg  [6:0]       tlb_state_vec_0;	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:305:17]
  reg  [2:0]       tlb_state_reg_1;	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70]
  wire             tlb_multipleHits_rightOne_1 = tlb_hitsVec_1 | tlb_hitsVec_2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :188:18, :440:44, generators/rocket-chip/src/main/scala/util/Misc.scala:183:16]
  wire             tlb_multipleHits_leftOne_2 = tlb_hitsVec_0 | tlb_multipleHits_rightOne_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :188:18, :440:44, generators/rocket-chip/src/main/scala/util/Misc.scala:183:16]
  wire             tlb_multipleHits_rightOne_3 = tlb_hitsVec_4 | tlb_hitsVec_5;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :188:18, :440:44, generators/rocket-chip/src/main/scala/util/Misc.scala:183:16]
  wire             tlb_multipleHits_rightOne_4 = tlb_hitsVec_3 | tlb_multipleHits_rightOne_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :188:18, :440:44, generators/rocket-chip/src/main/scala/util/Misc.scala:183:16]
  wire             tlb_multipleHits_rightOne_6 = tlb_hitsVec_7 | tlb_hitsVec_8;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :178:33, :183:29, :188:18, :440:44, generators/rocket-chip/src/main/scala/util/Misc.scala:183:16]
  wire             tlb_multipleHits_leftOne_8 = tlb_hitsVec_6 | tlb_multipleHits_rightOne_6;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :188:18, :440:44, generators/rocket-chip/src/main/scala/util/Misc.scala:183:16]
  wire             tlb_multipleHits_leftOne_10 = tlb_hitsVec_9 | tlb_hitsVec_10;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:178:33, :183:29, :440:44, generators/rocket-chip/src/main/scala/util/Misc.scala:183:16]
  wire             tlb_multipleHits_rightOne_9 = tlb_hitsVec_11 | tlb_hitsVec_12;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:178:33, :183:29, :440:44, generators/rocket-chip/src/main/scala/util/Misc.scala:183:16]
  wire             tlb_multipleHits_rightOne_10 = tlb_multipleHits_leftOne_10 | tlb_multipleHits_rightOne_9;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:183:16]
  wire             tlb_multipleHits = tlb_hitsVec_1 & tlb_hitsVec_2 | tlb_hitsVec_0 & tlb_multipleHits_rightOne_1 | tlb_hitsVec_4 & tlb_hitsVec_5 | tlb_hitsVec_3 & tlb_multipleHits_rightOne_3 | tlb_multipleHits_leftOne_2 & tlb_multipleHits_rightOne_4 | tlb_hitsVec_7 & tlb_hitsVec_8 | tlb_hitsVec_6 & tlb_multipleHits_rightOne_6 | tlb_hitsVec_9 & tlb_hitsVec_10 | tlb_hitsVec_11 & tlb_hitsVec_12 | tlb_multipleHits_leftOne_10 & tlb_multipleHits_rightOne_9 | tlb_multipleHits_leftOne_8 & tlb_multipleHits_rightOne_10 | (tlb_multipleHits_leftOne_2 | tlb_multipleHits_rightOne_4) & (tlb_multipleHits_leftOne_8 | tlb_multipleHits_rightOne_10);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :178:33, :183:29, :188:18, :440:44, generators/rocket-chip/src/main/scala/util/Misc.scala:183:{16,37,49,61}]
  wire             tlb_io_req_ready = tlb_state == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:352:22, :631:25]
  wire             _GEN_15 = metaArb_io_in_2_valid | metaArb_io_in_3_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:444:62, :739:{43,53}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22, src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19]
  wire             metaArb_io_out_bits_write = resetting | metaArb_io_in_2_valid | metaArb_io_in_3_valid | metaArb_io_in_4_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:222:26, :444:62, :739:{43,53}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19]
  wire             metaArb__grant_T_2 = resetting | metaArb_io_in_2_valid | metaArb_io_in_3_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:222:26, :444:62, :739:{43,53}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22, src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire             metaArb__grant_T_3 = metaArb__grant_T_2 | metaArb_io_in_4_valid;	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire             metaArb__grant_T_5 = metaArb__grant_T_3 | metaArb_io_in_6_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:767:26, :839:44, :840:30, src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire             metaArb_io_out_valid = metaArb__grant_T_5 | io_cpu_req_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :154:31]
  wire             dataArb__grant_T = dataArb_io_in_0_valid | dataArb_io_in_1_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:515:44, :719:26, :750:68, :753:29, :755:32, src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire             dataArb__grant_T_1 = dataArb__grant_T | dataArb_io_in_2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:898:41, src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire             dataArb_io_out_valid = dataArb__grant_T_1 | dataArb_io_in_3_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:240:46, src/main/scala/chisel3/util/Arbiter.scala:45:68, :154:31]
  reg              s1_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25]
  reg              s1_probe;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:181:25]
  reg  [1:0]       probe_bits_param;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29]
  reg  [3:0]       probe_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29]
  reg              probe_bits_source;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29]
  reg  [31:0]      probe_bits_address;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29]
  wire             s1_valid_masked = s1_valid & ~io_cpu_s1_kill;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25, :184:{34,37}]
  reg  [39:0]      s1_vaddr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  reg  [7:0]       s1_req_tag;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  reg  [4:0]       s1_req_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  reg  [1:0]       s1_req_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  reg              s1_req_signed;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  reg  [1:0]       s1_req_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  reg              s1_req_dv;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  reg              s1_req_no_alloc;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  reg              s1_req_no_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  reg  [7:0]       s1_req_mask;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  reg  [1:0]       s1_tlb_req_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29]
  reg  [4:0]       s1_tlb_req_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_1 = s1_req_cmd == 5'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_2 = s1_req_cmd == 5'h10;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_3 = s1_req_cmd == 5'h6;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_29 = s1_req_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_31 = s1_req_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_32 = s1_req_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_33 = s1_req_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_34 = s1_req_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_38 = s1_req_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_39 = s1_req_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_40 = s1_req_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_41 = s1_req_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_42 = s1_req_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             s1_read = _io_cpu_perf_canAcceptLoadThenLoad_T_1 | _io_cpu_perf_canAcceptLoadThenLoad_T_2 | _io_cpu_perf_canAcceptLoadThenLoad_T_3 | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_26 = s1_req_cmd == 5'h1;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:32, generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_51 = s1_req_cmd == 5'h11;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49, generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  wire             s1_write = _io_cpu_perf_canAcceptLoadThenLoad_T_26 | _io_cpu_perf_canAcceptLoadThenLoad_T_51 | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             s1_sfence = s1_req_cmd == 5'h14 | s1_req_cmd == 5'h15 | s1_req_cmd == 5'h16;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :211:{30,43,57,71,85}]
  reg              s1_flush_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:213:27]
  reg              cached_grant_wait;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:221:34]
  reg  [8:0]       flushCounter;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:223:29]
  reg              release_ack_wait;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:224:33]
  reg  [31:0]      release_ack_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:225:29]
  reg  [3:0]       release_state;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
  wire             _canAcceptCachedGrant_T = release_state == 4'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _inWriteback_T_1 = release_state == 4'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             inWriteback = _canAcceptCachedGrant_T | _inWriteback_T_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             _io_cpu_req_ready_T_4 = release_state == 4'h0 & ~cached_grant_wait & ~s1_nack;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:185:41, :221:34, :226:30, :231:{38,51,54,73}, :569:36, :822:21, :837:24]
  reg              uncachedInFlight_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:234:33]
  reg  [39:0]      uncachedReqs_0_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25]
  reg  [7:0]       uncachedReqs_0_tag;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25]
  reg  [1:0]       uncachedReqs_0_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25]
  reg              uncachedReqs_0_signed;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25]
  wire             _pstore_drain_opportunistic_T = io_cpu_req_bits_cmd == 5'h0;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_1 = io_cpu_req_bits_cmd == 5'h10;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_2 = io_cpu_req_bits_cmd == 5'h6;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_28 = io_cpu_req_bits_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_30 = io_cpu_req_bits_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_31 = io_cpu_req_bits_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_32 = io_cpu_req_bits_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_33 = io_cpu_req_bits_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_37 = io_cpu_req_bits_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_38 = io_cpu_req_bits_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_39 = io_cpu_req_bits_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_40 = io_cpu_req_bits_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_41 = io_cpu_req_bits_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_T_25 = io_cpu_req_bits_cmd == 5'h1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _pstore_drain_opportunistic_res_T_1 = io_cpu_req_bits_cmd == 5'h3;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _dataArb_io_in_3_valid_res_T_2 = _pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_res_T_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             _pstore_drain_opportunistic_T_50 = io_cpu_req_bits_cmd == 5'h11;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49]
  assign dataArb_io_in_3_valid = io_cpu_req_valid & ~_dataArb_io_in_3_valid_res_T_2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:240:46, :1183:15, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  assign dataArb_io_in_3_bits_addr = io_cpu_req_bits_addr[11:0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:243:30]
  wire             _GEN_16 = dataArb__grant_T_1 & (_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1 | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/rocket/DCache.scala:256:33, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, src/main/scala/chisel3/util/Arbiter.scala:45:68]
  reg              s1_did_read;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:257:30]
  assign metaArb_io_in_7_bits_idx = io_cpu_req_bits_addr[11:6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:261:58]
  wire             s1_cmd_uses_tlb = s1_read | s1_write | s1_req_cmd == 5'h5 & s1_req_size[0] | s1_req_cmd == 5'h17;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :210:30, :212:{34,50,64}, :268:{38,55,69}, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb_io_req_valid = s1_valid & ~io_cpu_s1_kill & s1_cmd_uses_tlb;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25, :184:37, :210:30, :268:{38,55}, :271:{52,71}]
  wire             _GEN_17 = ~tlb_io_req_ready & ~io_ptw_resp_valid & ~io_cpu_req_bits_phys;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:273:{9,27,30,53,56}, generators/rocket-chip/src/main/scala/rocket/TLB.scala:631:25]
  wire             _GEN_18 = s1_valid & s1_cmd_uses_tlb & (io_ptw_resp_valid | tlb_tlb_miss | tlb_multipleHits);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25, :210:30, :268:{38,55}, :274:{39,58}, generators/rocket-chip/src/main/scala/rocket/TLB.scala:613:{53,64}, :651:{52,64}, generators/rocket-chip/src/main/scala/util/Misc.scala:183:{37,49}]
  wire             tlb_io_sfence_valid = s1_valid & ~io_cpu_s1_kill & s1_sfence;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25, :184:37, :211:{43,71}, :276:{35,54}]
  assign rockettile_dcache_tag_array_MPORT_en = metaArb_io_out_valid & metaArb_io_out_bits_write;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:308:27, src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19, :154:31]
  assign rockettile_dcache_tag_array_s1_meta_en = metaArb_io_out_valid & ~metaArb_io_out_bits_write;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:188:43, :312:59, src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19, :154:31]
  wire             _s1_meta_hit_state_T = _rockettile_dcache_tag_array_RW0_rdata[19:0] == tlb_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:313:80, :315:83, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire             _s1_meta_hit_state_T_4 = _rockettile_dcache_tag_array_RW0_rdata[41:22] == tlb_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:313:80, :315:83, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire             _s1_meta_hit_state_T_8 = _rockettile_dcache_tag_array_RW0_rdata[63:44] == tlb_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:313:80, :315:83, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire             _s1_meta_hit_state_T_12 = _rockettile_dcache_tag_array_RW0_rdata[85:66] == tlb_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:313:80, :315:83, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire             _s1_meta_hit_state_T_16 = _rockettile_dcache_tag_array_RW0_rdata[107:88] == tlb_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:313:80, :315:83, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire             _s1_meta_hit_state_T_20 = _rockettile_dcache_tag_array_RW0_rdata[129:110] == tlb_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:313:80, :315:83, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire             _s1_meta_hit_state_T_24 = _rockettile_dcache_tag_array_RW0_rdata[151:132] == tlb_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:313:80, :315:83, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire             _s1_meta_hit_state_T_28 = _rockettile_dcache_tag_array_RW0_rdata[173:154] == tlb_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:313:80, :315:83, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [7:0]       s1_hit_way = {(|(_rockettile_dcache_tag_array_RW0_rdata[175:174])) & _s1_meta_hit_state_T_28, (|(_rockettile_dcache_tag_array_RW0_rdata[153:152])) & _s1_meta_hit_state_T_24, (|(_rockettile_dcache_tag_array_RW0_rdata[131:130])) & _s1_meta_hit_state_T_20, (|(_rockettile_dcache_tag_array_RW0_rdata[109:108])) & _s1_meta_hit_state_T_16, (|(_rockettile_dcache_tag_array_RW0_rdata[87:86])) & _s1_meta_hit_state_T_12, (|(_rockettile_dcache_tag_array_RW0_rdata[65:64])) & _s1_meta_hit_state_T_8, (|(_rockettile_dcache_tag_array_RW0_rdata[43:42])) & _s1_meta_hit_state_T_4, (|(_rockettile_dcache_tag_array_RW0_rdata[21:20])) & _s1_meta_hit_state_T};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:313:80, :315:{74,83}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:45, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, generators/rocket-chip/src/main/scala/util/package.scala:45:27]
  wire [1:0]       _s1_mask_xwr_T = {s1_vaddr[0] | (|s1_req_size), ~(s1_vaddr[0])};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:{27,42,53}, :21:22, :22:16, generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  wire [3:0]       _s1_mask_xwr_T_1 = {(s1_vaddr[1] ? _s1_mask_xwr_T : 2'h0) | {2{s1_req_size[1]}}, s1_vaddr[1] ? 2'h0 : _s1_mask_xwr_T};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:{22,27,42,47,53}, :21:22, :22:16, generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  wire [7:0]       s1_mask_xwr = {(s1_vaddr[2] ? _s1_mask_xwr_T_1 : 4'h0) | {4{&s1_req_size}}, s1_vaddr[2] ? 4'h0 : _s1_mask_xwr_T_1};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:20:{22,27,42,47,53}, :21:22, :22:16, generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
  reg              s2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:329:25]
  wire             s2_valid_no_xcpt = s2_valid & {io_cpu_s2_xcpt_ma_ld_0, io_cpu_s2_xcpt_ma_st_0, io_cpu_s2_xcpt_pf_ld_0, io_cpu_s2_xcpt_pf_st_0, io_cpu_s2_xcpt_ae_ld_0, io_cpu_s2_xcpt_ae_st_0} == 6'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:329:25, :330:{35,54,61}, :931:24]
  reg              s2_probe;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:331:25]
  wire [4:0]       _GEN_19 = {s1_probe | s2_probe, release_state};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:181:25, :226:30, :331:25, :332:{34,46,63}]
  reg              s2_not_nacked_in_s1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:333:36]
  wire             s2_valid_masked = s2_valid_no_xcpt & s2_not_nacked_in_s1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:330:35, :333:36, :335:42]
  reg  [7:0]       s2_req_tag;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  reg  [4:0]       s2_req_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  reg  [1:0]       s2_req_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  reg              s2_req_signed;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  reg  [1:0]       s2_req_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  reg              s2_req_dv;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  reg              s2_req_no_alloc;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  reg              s2_req_no_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  reg  [7:0]       s2_req_mask;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  reg              s2_tlb_xcpt_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24]
  reg              s2_tlb_xcpt_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24]
  reg              s2_tlb_xcpt_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24]
  reg              s2_tlb_xcpt_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24]
  reg              s2_tlb_xcpt_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24]
  reg              s2_tlb_xcpt_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24]
  reg              s2_pma_cacheable;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:341:19]
  reg              s2_pma_must_alloc;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:341:19]
  reg  [39:0]      s2_uncached_resp_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:342:34]
  reg  [39:0]      s2_vaddr_r;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:349:31]
  wire             s2_lr = s2_req_cmd == 5'h6;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             s2_sc = s2_req_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_store_pending_T_5 = s2_req_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_store_pending_T_6 = s2_req_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_store_pending_T_7 = s2_req_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_store_pending_T_8 = s2_req_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_store_pending_T_12 = s2_req_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_store_pending_T_13 = s2_req_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_store_pending_T_14 = s2_req_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_store_pending_T_15 = s2_req_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_cpu_store_pending_T_16 = s2_req_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             s2_read = s2_req_cmd == 5'h0 | s2_req_cmd == 5'h10 | s2_lr | s2_sc | _io_cpu_store_pending_T_5 | _io_cpu_store_pending_T_6 | _io_cpu_store_pending_T_7 | _io_cpu_store_pending_T_8 | _io_cpu_store_pending_T_12 | _io_cpu_store_pending_T_13 | _io_cpu_store_pending_T_14 | _io_cpu_store_pending_T_15 | _io_cpu_store_pending_T_16;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             _io_cpu_store_pending_T = s2_req_cmd == 5'h1;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:32, generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  wire             _io_cpu_store_pending_T_1 = s2_req_cmd == 5'h11;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49, generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  wire             s2_write = _io_cpu_store_pending_T | _io_cpu_store_pending_T_1 | s2_sc | _io_cpu_store_pending_T_5 | _io_cpu_store_pending_T_6 | _io_cpu_store_pending_T_7 | _io_cpu_store_pending_T_8 | _io_cpu_store_pending_T_12 | _io_cpu_store_pending_T_13 | _io_cpu_store_pending_T_14 | _io_cpu_store_pending_T_15 | _io_cpu_store_pending_T_16;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             s2_readwrite = s2_read | s2_write;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:352:30, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  reg              s2_flush_valid_pre_tag_ecc;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:353:43]
  reg  [21:0]      s2_meta_corrected_r;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:359:61]
  reg  [21:0]      s2_meta_corrected_r_1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:359:61]
  reg  [21:0]      s2_meta_corrected_r_2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:359:61]
  reg  [21:0]      s2_meta_corrected_r_3;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:359:61]
  reg  [21:0]      s2_meta_corrected_r_4;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:359:61]
  reg  [21:0]      s2_meta_corrected_r_5;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:359:61]
  reg  [21:0]      s2_meta_corrected_r_6;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:359:61]
  reg  [21:0]      s2_meta_corrected_r_7;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:359:61]
  reg  [63:0]      s2_data;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:377:18]
  reg  [7:0]       s2_probe_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:381:31]
  reg  [1:0]       s2_probe_state_state;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:382:33]
  reg  [7:0]       s2_hit_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:383:29]
  reg  [1:0]       s2_hit_state_state;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:384:31]
  wire             _metaArb_io_in_3_bits_data_c_cat_T_46 = s2_req_cmd == 5'h3;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:91:54, generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  wire [3:0]       _r_T = {_io_cpu_store_pending_T | _io_cpu_store_pending_T_1 | s2_sc | _io_cpu_store_pending_T_5 | _io_cpu_store_pending_T_6 | _io_cpu_store_pending_T_7 | _io_cpu_store_pending_T_8 | _io_cpu_store_pending_T_12 | _io_cpu_store_pending_T_13 | _io_cpu_store_pending_T_14 | _io_cpu_store_pending_T_15 | _io_cpu_store_pending_T_16, _io_cpu_store_pending_T | _io_cpu_store_pending_T_1 | s2_sc | _io_cpu_store_pending_T_5 | _io_cpu_store_pending_T_6 | _io_cpu_store_pending_T_7 | _io_cpu_store_pending_T_8 | _io_cpu_store_pending_T_12 | _io_cpu_store_pending_T_13 | _io_cpu_store_pending_T_14 | _io_cpu_store_pending_T_15 | _io_cpu_store_pending_T_16 | _metaArb_io_in_3_bits_data_c_cat_T_46 | s2_lr, s2_hit_state_state};	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,76}, :91:{47,54,64}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:384:31, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire [1:0]       _r_T_27 = {1'h0, _r_T == 4'hC};	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire             s2_hit = _r_T == 4'h3 | _r_T == 4'h2 | _r_T == 4'h1 | _r_T == 4'h7 | _r_T == 4'h6 | (&_r_T) | _r_T == 4'hE;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:9, :49:20]
  wire [15:0][1:0] _GEN_20 = {{2'h3}, {2'h3}, {2'h2}, {_r_T_27}, {_r_T_27}, {_r_T_27}, {_r_T_27}, {_r_T_27}, {2'h3}, {2'h2}, {2'h2}, {2'h1}, {2'h3}, {2'h2}, {2'h1}, {2'h0}};	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire             s2_valid_hit_maybe_flush_pre_data_ecc_and_waw = s2_valid_masked & s2_hit;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:335:42, :395:89, generators/rocket-chip/src/main/scala/util/Misc.scala:35:9]
  wire             s2_valid_hit_pre_data_ecc_and_waw = s2_valid_hit_maybe_flush_pre_data_ecc_and_waw & s2_readwrite;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:352:30, :395:89, :416:89]
  wire             s2_valid_flush_line = s2_valid_hit_maybe_flush_pre_data_ecc_and_waw & s2_req_cmd == 5'h5 & s2_req_size[0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, :338:{37,68}, :339:54, :395:89, :417:75]
  wire             s2_valid_miss = s2_valid_masked & s2_readwrite & ~s2_hit;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:335:42, :352:30, :421:{39,73,76}, generators/rocket-chip/src/main/scala/util/Misc.scala:35:9]
  wire             s2_uncached = ~s2_pma_cacheable | s2_req_no_alloc & ~s2_pma_must_alloc & s2_hit_state_state == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, :341:19, :384:31, :422:{21,39,58,61,80,83}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:45]
  wire             s2_valid_cached_miss = s2_valid_miss & ~s2_uncached & ~uncachedInFlight_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:234:33, :421:{39,73}, :422:39, :423:{44,47,60,63}]
  wire             s2_want_victimize = s2_valid_cached_miss | s2_valid_flush_line | s2_flush_valid_pre_tag_ecc;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:339:54, :353:43, :417:75, :423:60, :425:{77,123}]
  wire             s2_valid_uncached_pending = s2_valid_miss & s2_uncached & ~uncachedInFlight_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:234:33, :421:{39,73}, :422:39, :428:{49,64,67}]
  reg  [2:0]       s2_victim_way_r;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:429:41]
  assign s2_victim_or_hit_way = (|s2_hit_state_state) ? s2_hit_way : 8'h1 << s2_victim_way_r;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :383:29, :384:31, :429:41, :430:33, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:45, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire             _s2_victim_state_T = s2_victim_way_r == 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:429:41, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _s2_victim_state_T_1 = s2_victim_way_r == 3'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:429:41, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _s2_victim_state_T_2 = s2_victim_way_r == 3'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:429:41, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _s2_victim_state_T_3 = s2_victim_way_r == 3'h3;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:429:41, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _s2_victim_state_T_4 = s2_victim_way_r == 3'h4;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:429:41, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _s2_victim_state_T_5 = s2_victim_way_r == 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:429:41, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _s2_victim_state_T_6 = s2_victim_way_r == 3'h6;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:429:41, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire [1:0]       s2_victim_state_state = (|s2_hit_state_state) ? s2_hit_state_state : (_s2_victim_state_T ? s2_meta_corrected_r[21:20] : 2'h0) | (_s2_victim_state_T_1 ? s2_meta_corrected_r_1[21:20] : 2'h0) | (_s2_victim_state_T_2 ? s2_meta_corrected_r_2[21:20] : 2'h0) | (_s2_victim_state_T_3 ? s2_meta_corrected_r_3[21:20] : 2'h0) | (_s2_victim_state_T_4 ? s2_meta_corrected_r_4[21:20] : 2'h0) | (_s2_victim_state_T_5 ? s2_meta_corrected_r_5[21:20] : 2'h0) | (_s2_victim_state_T_6 ? s2_meta_corrected_r_6[21:20] : 2'h0) | ((&s2_victim_way_r) ? s2_meta_corrected_r_7[21:20] : 2'h0);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:359:{61,99}, :384:31, :429:41, :432:28, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:45, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  wire [3:0]       _r_T_59 = {probe_bits_param, s2_probe_state_state};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29, :382:33, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19]
  wire             _r_T_85 = _r_T_59 == 4'hB;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _r_T_88 = _r_T_59 == 4'h4;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _r_T_92 = _r_T_59 == 4'h5;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _r_T_96 = _r_T_59 == 4'h6;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _r_T_100 = _r_T_59 == 4'h7;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _r_T_104 = _r_T_59 == 4'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _r_T_108 = _r_T_59 == 4'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _r_T_112 = _r_T_59 == 4'h2;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _r_T_116 = _r_T_59 == 4'h3;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             s2_prb_ack_data = _r_T_116 | ~(_r_T_112 | _r_T_108 | _r_T_104) & (_r_T_100 | ~(_r_T_96 | _r_T_92 | _r_T_88) & _r_T_85);	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:38:9, :56:20]
  wire             _GEN_21 = _r_T_116 | _r_T_112;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:38:36, :56:20]
  wire             s2_victim_dirty = &s2_victim_state_state;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:432:28, generators/rocket-chip/src/main/scala/util/Misc.scala:38:9, :56:20]
  wire             io_cpu_s2_nack_0 = s2_valid_no_xcpt & ~(s2_valid_uncached_pending & auto_out_a_ready) & ~(s2_valid_masked & s2_req_cmd == 5'h17) & ~s2_valid_hit_pre_data_ecc_and_waw;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:330:35, :335:42, :337:19, :416:89, :428:{49,64}, :438:57, :439:61, :442:17, :443:{38,41,64,67,86,89}]
  assign metaArb_io_in_2_valid = s2_valid_hit_pre_data_ecc_and_waw & s2_hit_state_state != _GEN_20[_r_T];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:384:31, :416:89, :444:62, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:46:46, :47:40, :58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire             _GEN_22 = io_cpu_s2_nack_0 | metaArb_io_in_2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:443:{38,64,86}, :444:{24,62}]
  assign metaArb_io_in_4_bits_idx = probe_bits_address[11:6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29, :1198:47]
  assign metaArb_io_in_3_bits_idx = s2_req_addr[11:6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, :451:76]
  assign metaArb_io_in_2_bits_data = {_GEN_20[_r_T], s2_req_addr[31:12]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, :465:{68,97}, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:306:14, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  reg  [6:0]       lrscCount;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:470:26]
  reg  [33:0]      lrscAddr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:473:21]
  wire             s2_sc_fail = s2_sc & ~((|(lrscCount[6:2])) & lrscAddr == s2_req_addr[39:6]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, :470:26, :471:29, :473:21, :474:{32,49}, :475:{26,29,41}, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  reg  [4:0]       pstore1_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:490:30]
  reg  [39:0]      pstore1_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:491:31]
  reg  [63:0]      pstore1_data;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:492:31]
  reg  [7:0]       pstore1_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:493:30]
  reg  [7:0]       pstore1_mask;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:494:31]
  reg              pstore1_rmw;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:496:44]
  wire             _pstore1_held_T = s2_valid_hit_pre_data_ecc_and_waw & s2_write;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{42,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:416:89, :488:46, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  reg              pstore2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:499:30]
  wire             _pstore_drain_opportunistic_res_T_2 = _pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_res_T_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  reg              pstore_drain_on_miss_REG;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:501:56]
  reg              pstore1_held;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:502:29]
  wire             pstore1_valid_likely = s2_valid & s2_write | pstore1_held;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{42,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:329:25, :502:29, :503:{39,51}, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             pstore1_valid = _pstore1_held_T & ~s2_sc_fail | pstore1_held;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:475:26, :488:{46,58,61}, :502:29, :505:38]
  wire             pstore_drain_structural = pstore1_valid_likely & pstore2_valid & (s1_valid & s1_write | pstore1_rmw);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{42,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25, :496:44, :499:30, :503:51, :507:{54,71,85,98}, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _dataArb_io_in_0_valid_T_4 = s2_valid_hit_pre_data_ecc_and_waw & s2_write;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{42,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:416:89, :504:72, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _dataArb_io_in_0_valid_T_9 = ~(io_cpu_req_valid & ~_pstore_drain_opportunistic_res_T_2) | (|_GEN_19) | pstore_drain_on_miss_REG;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:332:{46,63}, :500:{36,55}, :501:{46,56}, :516:107, :1183:15, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  assign pstore_drain = pstore_drain_structural | ((_dataArb_io_in_0_valid_T_4 | pstore1_held) & ~pstore1_rmw | pstore2_valid) & _dataArb_io_in_0_valid_T_9;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:496:44, :499:30, :501:46, :502:29, :504:{72,96}, :507:{54,71}, :515:44, :516:{41,44,58,76,107}]
  reg  [39:0]      pstore2_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:522:31]
  reg  [7:0]       pstore2_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:523:30]
  reg  [7:0]       pstore2_storegen_data_r;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:22]
  reg  [7:0]       pstore2_storegen_data_r_1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:22]
  reg  [7:0]       pstore2_storegen_data_r_2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:22]
  reg  [7:0]       pstore2_storegen_data_r_3;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:22]
  reg  [7:0]       pstore2_storegen_data_r_4;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:22]
  reg  [7:0]       pstore2_storegen_data_r_5;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:22]
  reg  [7:0]       pstore2_storegen_data_r_6;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:22]
  reg  [7:0]       pstore2_storegen_data_r_7;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:22]
  reg  [7:0]       pstore2_storegen_mask;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:529:19]
  assign dataArb_io_in_0_valid = pstore_drain_structural | ((_dataArb_io_in_0_valid_T_4 | pstore1_held) & ~pstore1_rmw | pstore2_valid) & _dataArb_io_in_0_valid_T_9;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:496:44, :499:30, :501:46, :502:29, :504:{72,96}, :507:{54,71}, :515:44, :516:{41,44,58,76,107}]
  assign _dataArb_io_in_0_bits_wordMask_wordMask_T = pstore2_valid ? pstore2_addr[11:0] : pstore1_addr[11:0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:491:31, :499:30, :522:31, :547:36]
  assign dataArb_io_in_0_bits_way_en = pstore2_valid ? pstore2_way : pstore1_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:493:30, :499:30, :523:30, :548:38]
  assign dataArb_io_in_0_bits_wdata = pstore2_valid ? {pstore2_storegen_data_r_7, pstore2_storegen_data_r_6, pstore2_storegen_data_r_5, pstore2_storegen_data_r_4, pstore2_storegen_data_r_3, pstore2_storegen_data_r_2, pstore2_storegen_data_r_1, pstore2_storegen_data_r} : pstore1_data;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:492:31, :499:30, :526:22, :549:63, generators/rocket-chip/src/main/scala/util/package.scala:45:27]
  assign dataArb_io_in_0_bits_eccMask = pstore2_valid ? pstore2_storegen_mask : pstore1_mask;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:494:31, :499:30, :529:19, :555:47]
  wire             _GEN_23 = s1_valid & s1_read & (pstore1_valid_likely & pstore1_addr[11:3] == s1_vaddr[11:3] & (s1_write ? (|(pstore1_mask & s1_mask_xwr)) : (|(pstore1_mask & s1_mask_xwr))) | pstore2_valid & pstore2_addr[11:3] == s1_vaddr[11:3] & (s1_write ? (|(pstore2_storegen_mask & s1_mask_xwr)) : (|(pstore2_storegen_mask & s1_mask_xwr))));	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:22:16, generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25, :194:25, :491:31, :494:31, :499:30, :503:51, :522:31, :529:19, :559:{9,31,43,65}, :560:{8,38,66,77,92}, :562:{27,69}, :563:21, :564:31, :569:18, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             get_a_mask_sub_sub_size = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             get_a_mask_sub_sub_0_1 = (&s2_req_size) | get_a_mask_sub_sub_size & ~(s2_req_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire             get_a_mask_sub_sub_1_1 = (&s2_req_size) | get_a_mask_sub_sub_size & s2_req_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire             get_a_mask_sub_size = s2_req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             get_a_mask_sub_0_2 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             get_a_mask_sub_0_1 = get_a_mask_sub_sub_0_1 | get_a_mask_sub_size & get_a_mask_sub_0_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             get_a_mask_sub_1_2 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             get_a_mask_sub_1_1 = get_a_mask_sub_sub_0_1 | get_a_mask_sub_size & get_a_mask_sub_1_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             get_a_mask_sub_2_2 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             get_a_mask_sub_2_1 = get_a_mask_sub_sub_1_1 | get_a_mask_sub_size & get_a_mask_sub_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             get_a_mask_sub_3_2 = s2_req_addr[2] & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire             get_a_mask_sub_3_1 = get_a_mask_sub_sub_1_1 | get_a_mask_sub_size & get_a_mask_sub_3_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             put_a_mask_sub_sub_size = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             put_a_mask_sub_sub_0_1 = (&s2_req_size) | put_a_mask_sub_sub_size & ~(s2_req_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire             put_a_mask_sub_sub_1_1 = (&s2_req_size) | put_a_mask_sub_sub_size & s2_req_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire             put_a_mask_sub_size = s2_req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             put_a_mask_sub_0_2 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             put_a_mask_sub_0_1 = put_a_mask_sub_sub_0_1 | put_a_mask_sub_size & put_a_mask_sub_0_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             put_a_mask_sub_1_2 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             put_a_mask_sub_1_1 = put_a_mask_sub_sub_0_1 | put_a_mask_sub_size & put_a_mask_sub_1_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             put_a_mask_sub_2_2 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             put_a_mask_sub_2_1 = put_a_mask_sub_sub_1_1 | put_a_mask_sub_size & put_a_mask_sub_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             put_a_mask_sub_3_2 = s2_req_addr[2] & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire             put_a_mask_sub_3_1 = put_a_mask_sub_sub_1_1 | put_a_mask_sub_size & put_a_mask_sub_3_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_size = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_sub_0_1 = (&s2_req_size) | atomics_a_mask_sub_sub_size & ~(s2_req_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_1_1 = (&s2_req_size) | atomics_a_mask_sub_sub_size & s2_req_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire             atomics_a_mask_sub_size = s2_req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_0_2 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_0_1 = atomics_a_mask_sub_sub_0_1 | atomics_a_mask_sub_size & atomics_a_mask_sub_0_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_1_2 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_1_1 = atomics_a_mask_sub_sub_0_1 | atomics_a_mask_sub_size & atomics_a_mask_sub_1_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_2_2 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_2_1 = atomics_a_mask_sub_sub_1_1 | atomics_a_mask_sub_size & atomics_a_mask_sub_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_3_2 = s2_req_addr[2] & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire             atomics_a_mask_sub_3_1 = atomics_a_mask_sub_sub_1_1 | atomics_a_mask_sub_size & atomics_a_mask_sub_3_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_size_1 = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_sub_0_1_1 = (&s2_req_size) | atomics_a_mask_sub_sub_size_1 & ~(s2_req_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_1_1_1 = (&s2_req_size) | atomics_a_mask_sub_sub_size_1 & s2_req_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire             atomics_a_mask_sub_size_1 = s2_req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_0_2_1 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_0_1_1 = atomics_a_mask_sub_sub_0_1_1 | atomics_a_mask_sub_size_1 & atomics_a_mask_sub_0_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_1_2_1 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_1_1_1 = atomics_a_mask_sub_sub_0_1_1 | atomics_a_mask_sub_size_1 & atomics_a_mask_sub_1_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_2_2_1 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_2_1_1 = atomics_a_mask_sub_sub_1_1_1 | atomics_a_mask_sub_size_1 & atomics_a_mask_sub_2_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_3_2_1 = s2_req_addr[2] & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire             atomics_a_mask_sub_3_1_1 = atomics_a_mask_sub_sub_1_1_1 | atomics_a_mask_sub_size_1 & atomics_a_mask_sub_3_2_1;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_size_2 = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_sub_0_1_2 = (&s2_req_size) | atomics_a_mask_sub_sub_size_2 & ~(s2_req_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_1_1_2 = (&s2_req_size) | atomics_a_mask_sub_sub_size_2 & s2_req_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire             atomics_a_mask_sub_size_2 = s2_req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_0_2_2 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_0_1_2 = atomics_a_mask_sub_sub_0_1_2 | atomics_a_mask_sub_size_2 & atomics_a_mask_sub_0_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_1_2_2 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_1_1_2 = atomics_a_mask_sub_sub_0_1_2 | atomics_a_mask_sub_size_2 & atomics_a_mask_sub_1_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_2_2_2 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_2_1_2 = atomics_a_mask_sub_sub_1_1_2 | atomics_a_mask_sub_size_2 & atomics_a_mask_sub_2_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_3_2_2 = s2_req_addr[2] & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire             atomics_a_mask_sub_3_1_2 = atomics_a_mask_sub_sub_1_1_2 | atomics_a_mask_sub_size_2 & atomics_a_mask_sub_3_2_2;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_size_3 = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_sub_0_1_3 = (&s2_req_size) | atomics_a_mask_sub_sub_size_3 & ~(s2_req_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_1_1_3 = (&s2_req_size) | atomics_a_mask_sub_sub_size_3 & s2_req_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire             atomics_a_mask_sub_size_3 = s2_req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_0_2_3 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_0_1_3 = atomics_a_mask_sub_sub_0_1_3 | atomics_a_mask_sub_size_3 & atomics_a_mask_sub_0_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_1_2_3 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_1_1_3 = atomics_a_mask_sub_sub_0_1_3 | atomics_a_mask_sub_size_3 & atomics_a_mask_sub_1_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_2_2_3 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_2_1_3 = atomics_a_mask_sub_sub_1_1_3 | atomics_a_mask_sub_size_3 & atomics_a_mask_sub_2_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_3_2_3 = s2_req_addr[2] & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire             atomics_a_mask_sub_3_1_3 = atomics_a_mask_sub_sub_1_1_3 | atomics_a_mask_sub_size_3 & atomics_a_mask_sub_3_2_3;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_size_4 = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_sub_0_1_4 = (&s2_req_size) | atomics_a_mask_sub_sub_size_4 & ~(s2_req_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_1_1_4 = (&s2_req_size) | atomics_a_mask_sub_sub_size_4 & s2_req_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire             atomics_a_mask_sub_size_4 = s2_req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_0_2_4 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_0_1_4 = atomics_a_mask_sub_sub_0_1_4 | atomics_a_mask_sub_size_4 & atomics_a_mask_sub_0_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_1_2_4 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_1_1_4 = atomics_a_mask_sub_sub_0_1_4 | atomics_a_mask_sub_size_4 & atomics_a_mask_sub_1_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_2_2_4 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_2_1_4 = atomics_a_mask_sub_sub_1_1_4 | atomics_a_mask_sub_size_4 & atomics_a_mask_sub_2_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_3_2_4 = s2_req_addr[2] & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire             atomics_a_mask_sub_3_1_4 = atomics_a_mask_sub_sub_1_1_4 | atomics_a_mask_sub_size_4 & atomics_a_mask_sub_3_2_4;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_size_5 = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_sub_0_1_5 = (&s2_req_size) | atomics_a_mask_sub_sub_size_5 & ~(s2_req_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_1_1_5 = (&s2_req_size) | atomics_a_mask_sub_sub_size_5 & s2_req_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire             atomics_a_mask_sub_size_5 = s2_req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_0_2_5 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_0_1_5 = atomics_a_mask_sub_sub_0_1_5 | atomics_a_mask_sub_size_5 & atomics_a_mask_sub_0_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_1_2_5 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_1_1_5 = atomics_a_mask_sub_sub_0_1_5 | atomics_a_mask_sub_size_5 & atomics_a_mask_sub_1_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_2_2_5 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_2_1_5 = atomics_a_mask_sub_sub_1_1_5 | atomics_a_mask_sub_size_5 & atomics_a_mask_sub_2_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_3_2_5 = s2_req_addr[2] & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire             atomics_a_mask_sub_3_1_5 = atomics_a_mask_sub_sub_1_1_5 | atomics_a_mask_sub_size_5 & atomics_a_mask_sub_3_2_5;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_size_6 = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_sub_0_1_6 = (&s2_req_size) | atomics_a_mask_sub_sub_size_6 & ~(s2_req_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_1_1_6 = (&s2_req_size) | atomics_a_mask_sub_sub_size_6 & s2_req_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire             atomics_a_mask_sub_size_6 = s2_req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_0_2_6 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_0_1_6 = atomics_a_mask_sub_sub_0_1_6 | atomics_a_mask_sub_size_6 & atomics_a_mask_sub_0_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_1_2_6 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_1_1_6 = atomics_a_mask_sub_sub_0_1_6 | atomics_a_mask_sub_size_6 & atomics_a_mask_sub_1_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_2_2_6 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_2_1_6 = atomics_a_mask_sub_sub_1_1_6 | atomics_a_mask_sub_size_6 & atomics_a_mask_sub_2_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_3_2_6 = s2_req_addr[2] & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire             atomics_a_mask_sub_3_1_6 = atomics_a_mask_sub_sub_1_1_6 | atomics_a_mask_sub_size_6 & atomics_a_mask_sub_3_2_6;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_size_7 = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_sub_0_1_7 = (&s2_req_size) | atomics_a_mask_sub_sub_size_7 & ~(s2_req_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_1_1_7 = (&s2_req_size) | atomics_a_mask_sub_sub_size_7 & s2_req_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire             atomics_a_mask_sub_size_7 = s2_req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_0_2_7 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_0_1_7 = atomics_a_mask_sub_sub_0_1_7 | atomics_a_mask_sub_size_7 & atomics_a_mask_sub_0_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_1_2_7 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_1_1_7 = atomics_a_mask_sub_sub_0_1_7 | atomics_a_mask_sub_size_7 & atomics_a_mask_sub_1_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_2_2_7 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_2_1_7 = atomics_a_mask_sub_sub_1_1_7 | atomics_a_mask_sub_size_7 & atomics_a_mask_sub_2_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_3_2_7 = s2_req_addr[2] & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire             atomics_a_mask_sub_3_1_7 = atomics_a_mask_sub_sub_1_1_7 | atomics_a_mask_sub_size_7 & atomics_a_mask_sub_3_2_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_size_8 = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_sub_0_1_8 = (&s2_req_size) | atomics_a_mask_sub_sub_size_8 & ~(s2_req_addr[2]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}]
  wire             atomics_a_mask_sub_sub_1_1_8 = (&s2_req_size) | atomics_a_mask_sub_sub_size_8 & s2_req_addr[2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}]
  wire             atomics_a_mask_sub_size_8 = s2_req_size == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:209:26]
  wire             atomics_a_mask_sub_0_2_8 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_0_1_8 = atomics_a_mask_sub_sub_0_1_8 | atomics_a_mask_sub_size_8 & atomics_a_mask_sub_0_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_1_2_8 = ~(s2_req_addr[2]) & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_1_1_8 = atomics_a_mask_sub_sub_0_1_8 | atomics_a_mask_sub_size_8 & atomics_a_mask_sub_1_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_2_2_8 = s2_req_addr[2] & ~(s2_req_addr[1]);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27]
  wire             atomics_a_mask_sub_2_1_8 = atomics_a_mask_sub_sub_1_1_8 | atomics_a_mask_sub_size_8 & atomics_a_mask_sub_2_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire             atomics_a_mask_sub_3_2_8 = s2_req_addr[2] & s2_req_addr[1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :214:27]
  wire             atomics_a_mask_sub_3_1_8 = atomics_a_mask_sub_sub_1_1_8 | atomics_a_mask_sub_size_8 & atomics_a_mask_sub_3_2_8;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}]
  wire [7:0]       atomics_mask =
    _io_cpu_store_pending_T_16
      ? {atomics_a_mask_sub_3_1_8 | atomics_a_mask_sub_3_2_8 & s2_req_addr[0], atomics_a_mask_sub_3_1_8 | atomics_a_mask_sub_3_2_8 & ~(s2_req_addr[0]), atomics_a_mask_sub_2_1_8 | atomics_a_mask_sub_2_2_8 & s2_req_addr[0], atomics_a_mask_sub_2_1_8 | atomics_a_mask_sub_2_2_8 & ~(s2_req_addr[0]), atomics_a_mask_sub_1_1_8 | atomics_a_mask_sub_1_2_8 & s2_req_addr[0], atomics_a_mask_sub_1_1_8 | atomics_a_mask_sub_1_2_8 & ~(s2_req_addr[0]), atomics_a_mask_sub_0_1_8 | atomics_a_mask_sub_0_2_8 & s2_req_addr[0], atomics_a_mask_sub_0_1_8 | atomics_a_mask_sub_0_2_8 & ~(s2_req_addr[0])}
      : _io_cpu_store_pending_T_15
          ? {atomics_a_mask_sub_3_1_7 | atomics_a_mask_sub_3_2_7 & s2_req_addr[0], atomics_a_mask_sub_3_1_7 | atomics_a_mask_sub_3_2_7 & ~(s2_req_addr[0]), atomics_a_mask_sub_2_1_7 | atomics_a_mask_sub_2_2_7 & s2_req_addr[0], atomics_a_mask_sub_2_1_7 | atomics_a_mask_sub_2_2_7 & ~(s2_req_addr[0]), atomics_a_mask_sub_1_1_7 | atomics_a_mask_sub_1_2_7 & s2_req_addr[0], atomics_a_mask_sub_1_1_7 | atomics_a_mask_sub_1_2_7 & ~(s2_req_addr[0]), atomics_a_mask_sub_0_1_7 | atomics_a_mask_sub_0_2_7 & s2_req_addr[0], atomics_a_mask_sub_0_1_7 | atomics_a_mask_sub_0_2_7 & ~(s2_req_addr[0])}
          : _io_cpu_store_pending_T_14
              ? {atomics_a_mask_sub_3_1_6 | atomics_a_mask_sub_3_2_6 & s2_req_addr[0], atomics_a_mask_sub_3_1_6 | atomics_a_mask_sub_3_2_6 & ~(s2_req_addr[0]), atomics_a_mask_sub_2_1_6 | atomics_a_mask_sub_2_2_6 & s2_req_addr[0], atomics_a_mask_sub_2_1_6 | atomics_a_mask_sub_2_2_6 & ~(s2_req_addr[0]), atomics_a_mask_sub_1_1_6 | atomics_a_mask_sub_1_2_6 & s2_req_addr[0], atomics_a_mask_sub_1_1_6 | atomics_a_mask_sub_1_2_6 & ~(s2_req_addr[0]), atomics_a_mask_sub_0_1_6 | atomics_a_mask_sub_0_2_6 & s2_req_addr[0], atomics_a_mask_sub_0_1_6 | atomics_a_mask_sub_0_2_6 & ~(s2_req_addr[0])}
              : _io_cpu_store_pending_T_13
                  ? {atomics_a_mask_sub_3_1_5 | atomics_a_mask_sub_3_2_5 & s2_req_addr[0], atomics_a_mask_sub_3_1_5 | atomics_a_mask_sub_3_2_5 & ~(s2_req_addr[0]), atomics_a_mask_sub_2_1_5 | atomics_a_mask_sub_2_2_5 & s2_req_addr[0], atomics_a_mask_sub_2_1_5 | atomics_a_mask_sub_2_2_5 & ~(s2_req_addr[0]), atomics_a_mask_sub_1_1_5 | atomics_a_mask_sub_1_2_5 & s2_req_addr[0], atomics_a_mask_sub_1_1_5 | atomics_a_mask_sub_1_2_5 & ~(s2_req_addr[0]), atomics_a_mask_sub_0_1_5 | atomics_a_mask_sub_0_2_5 & s2_req_addr[0], atomics_a_mask_sub_0_1_5 | atomics_a_mask_sub_0_2_5 & ~(s2_req_addr[0])}
                  : _io_cpu_store_pending_T_12
                      ? {atomics_a_mask_sub_3_1_4 | atomics_a_mask_sub_3_2_4 & s2_req_addr[0], atomics_a_mask_sub_3_1_4 | atomics_a_mask_sub_3_2_4 & ~(s2_req_addr[0]), atomics_a_mask_sub_2_1_4 | atomics_a_mask_sub_2_2_4 & s2_req_addr[0], atomics_a_mask_sub_2_1_4 | atomics_a_mask_sub_2_2_4 & ~(s2_req_addr[0]), atomics_a_mask_sub_1_1_4 | atomics_a_mask_sub_1_2_4 & s2_req_addr[0], atomics_a_mask_sub_1_1_4 | atomics_a_mask_sub_1_2_4 & ~(s2_req_addr[0]), atomics_a_mask_sub_0_1_4 | atomics_a_mask_sub_0_2_4 & s2_req_addr[0], atomics_a_mask_sub_0_1_4 | atomics_a_mask_sub_0_2_4 & ~(s2_req_addr[0])}
                      : _io_cpu_store_pending_T_8
                          ? {atomics_a_mask_sub_3_1_3 | atomics_a_mask_sub_3_2_3 & s2_req_addr[0], atomics_a_mask_sub_3_1_3 | atomics_a_mask_sub_3_2_3 & ~(s2_req_addr[0]), atomics_a_mask_sub_2_1_3 | atomics_a_mask_sub_2_2_3 & s2_req_addr[0], atomics_a_mask_sub_2_1_3 | atomics_a_mask_sub_2_2_3 & ~(s2_req_addr[0]), atomics_a_mask_sub_1_1_3 | atomics_a_mask_sub_1_2_3 & s2_req_addr[0], atomics_a_mask_sub_1_1_3 | atomics_a_mask_sub_1_2_3 & ~(s2_req_addr[0]), atomics_a_mask_sub_0_1_3 | atomics_a_mask_sub_0_2_3 & s2_req_addr[0], atomics_a_mask_sub_0_1_3 | atomics_a_mask_sub_0_2_3 & ~(s2_req_addr[0])}
                          : _io_cpu_store_pending_T_7 ? {atomics_a_mask_sub_3_1_2 | atomics_a_mask_sub_3_2_2 & s2_req_addr[0], atomics_a_mask_sub_3_1_2 | atomics_a_mask_sub_3_2_2 & ~(s2_req_addr[0]), atomics_a_mask_sub_2_1_2 | atomics_a_mask_sub_2_2_2 & s2_req_addr[0], atomics_a_mask_sub_2_1_2 | atomics_a_mask_sub_2_2_2 & ~(s2_req_addr[0]), atomics_a_mask_sub_1_1_2 | atomics_a_mask_sub_1_2_2 & s2_req_addr[0], atomics_a_mask_sub_1_1_2 | atomics_a_mask_sub_1_2_2 & ~(s2_req_addr[0]), atomics_a_mask_sub_0_1_2 | atomics_a_mask_sub_0_2_2 & s2_req_addr[0], atomics_a_mask_sub_0_1_2 | atomics_a_mask_sub_0_2_2 & ~(s2_req_addr[0])} : _io_cpu_store_pending_T_6 ? {atomics_a_mask_sub_3_1_1 | atomics_a_mask_sub_3_2_1 & s2_req_addr[0], atomics_a_mask_sub_3_1_1 | atomics_a_mask_sub_3_2_1 & ~(s2_req_addr[0]), atomics_a_mask_sub_2_1_1 | atomics_a_mask_sub_2_2_1 & s2_req_addr[0], atomics_a_mask_sub_2_1_1 | atomics_a_mask_sub_2_2_1 & ~(s2_req_addr[0]), atomics_a_mask_sub_1_1_1 | atomics_a_mask_sub_1_2_1 & s2_req_addr[0], atomics_a_mask_sub_1_1_1 | atomics_a_mask_sub_1_2_1 & ~(s2_req_addr[0]), atomics_a_mask_sub_0_1_1 | atomics_a_mask_sub_0_2_1 & s2_req_addr[0], atomics_a_mask_sub_0_1_1 | atomics_a_mask_sub_0_2_1 & ~(s2_req_addr[0])} : _io_cpu_store_pending_T_5 ? {atomics_a_mask_sub_3_1 | atomics_a_mask_sub_3_2 & s2_req_addr[0], atomics_a_mask_sub_3_1 | atomics_a_mask_sub_3_2 & ~(s2_req_addr[0]), atomics_a_mask_sub_2_1 | atomics_a_mask_sub_2_2 & s2_req_addr[0], atomics_a_mask_sub_2_1 | atomics_a_mask_sub_2_2 & ~(s2_req_addr[0]), atomics_a_mask_sub_1_1 | atomics_a_mask_sub_1_2 & s2_req_addr[0], atomics_a_mask_sub_1_1 | atomics_a_mask_sub_1_2 & ~(s2_req_addr[0]), atomics_a_mask_sub_0_1 | atomics_a_mask_sub_0_2 & s2_req_addr[0], atomics_a_mask_sub_0_1 | atomics_a_mask_sub_0_2 & ~(s2_req_addr[0])} : 8'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19, :585:81, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, :215:29, :222:10, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tl_out_a_valid = s2_valid_uncached_pending | s2_valid_cached_miss & ~(release_ack_wait & (s2_req_addr[20:6] ^ release_ack_addr[20:6]) == 15'h0) & ~s2_victim_dirty;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:224:33, :225:29, :337:19, :423:60, :428:{49,64}, :602:32, :603:29, :604:{8,27,43,118,127}, :605:91, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:465:15, generators/rocket-chip/src/main/scala/util/Misc.scala:38:9]
  wire             _GEN_24 = ~s2_write | _io_cpu_store_pending_T_1 | ~s2_read | _io_cpu_store_pending_T_16 | _io_cpu_store_pending_T_15 | _io_cpu_store_pending_T_14 | _io_cpu_store_pending_T_13 | _io_cpu_store_pending_T_12 | _io_cpu_store_pending_T_8 | _io_cpu_store_pending_T_7 | _io_cpu_store_pending_T_6 | _io_cpu_store_pending_T_5;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,49,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:585:81, :607:8, :608:8, :609:8, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             _io_errors_bus_valid_T = nodeOut_d_ready & auto_out_d_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:669:18, :720:51, :722:20, :750:68, :751:22, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [26:0]      _r_beats1_decode_T = 27'hFFF << auto_out_d_bits_size;	// @[generators/rocket-chip/src/main/scala/util/package.scala:243:71]
  wire [8:0]       r_beats1 = auto_out_d_bits_opcode[0] ? ~(_r_beats1_decode_T[11:3]) : 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:106:36, :221:14, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}]
  reg  [8:0]       r_counter;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
  wire [8:0]       _r_counter1_T = r_counter - 9'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, :230:28]
  wire             d_last = r_counter == 9'h1 | r_beats1 == 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :229:27, :232:{25,33,43}]
  wire [8:0]       r_4 = r_beats1 & ~_r_counter1_T;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :230:28, :234:{25,27}]
  wire             grantIsUncachedData = auto_out_d_bits_opcode == 3'h1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             grantIsUncached = grantIsUncachedData | auto_out_d_bits_opcode == 3'h0 | auto_out_d_bits_opcode == 3'h2;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             grantIsRefill = auto_out_d_bits_opcode == 3'h5;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             grantIsCached = auto_out_d_bits_opcode == 3'h4 | grantIsRefill;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             grantIsVoluntary = auto_out_d_bits_opcode == 3'h6;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:663:32]
  reg              grantInProgress;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:665:32]
  reg  [2:0]       blockProbeAfterGrantCount;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:666:42]
  wire             _metaArb_io_in_4_valid_T = release_state == 4'h6;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _nodeOut_c_valid_T_1 = release_state == 4'h9;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _canAcceptCachedGrant_T_4 = _canAcceptCachedGrant_T | _metaArb_io_in_4_valid_T | _nodeOut_c_valid_T_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             _GEN_25 = _io_errors_bus_valid_T & grantIsCached;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:673:26, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_26 = auto_out_d_bits_source & d_last;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:684:17, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:232:33]
  wire             _GEN_27 = grantIsRefill & dataArb_io_in_0_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:515:44, :720:23, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             nodeOut_e_valid = ~_GEN_27 & auto_out_d_valid & ~(|r_counter) & grantIsCached & ~_canAcceptCachedGrant_T_4;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:668:30, :712:{18,36,47,64}, :720:{23,51}, :721:20, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, :231:25, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  assign dataArb_io_in_1_bits_addr = {s2_req_addr[11:6] | r_4[8:3], r_4[2:0], 3'h0};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, :726:{32,67}, :743:36, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:234:25]
  assign metaArb_io_in_3_valid = grantIsCached & d_last & _io_errors_bus_valid_T & ~auto_out_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:739:{43,53,56}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:232:33, :233:22, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [3:0]       _metaArb_io_in_3_bits_data_T_1 = {_io_cpu_store_pending_T | _io_cpu_store_pending_T_1 | s2_sc | _io_cpu_store_pending_T_5 | _io_cpu_store_pending_T_6 | _io_cpu_store_pending_T_7 | _io_cpu_store_pending_T_8 | _io_cpu_store_pending_T_12 | _io_cpu_store_pending_T_13 | _io_cpu_store_pending_T_14 | _io_cpu_store_pending_T_15 | _io_cpu_store_pending_T_16, _io_cpu_store_pending_T | _io_cpu_store_pending_T_1 | s2_sc | _io_cpu_store_pending_T_5 | _io_cpu_store_pending_T_6 | _io_cpu_store_pending_T_7 | _io_cpu_store_pending_T_8 | _io_cpu_store_pending_T_12 | _io_cpu_store_pending_T_13 | _io_cpu_store_pending_T_14 | _io_cpu_store_pending_T_15 | _io_cpu_store_pending_T_16 | _metaArb_io_in_3_bits_data_c_cat_T_46 | s2_lr, auto_out_d_bits_param};	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,49,59,76}, :91:{47,54,64}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:84:18, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  assign metaArb_io_in_3_bits_data = {_metaArb_io_in_3_bits_data_T_1 == 4'hC ? 2'h3 : _metaArb_io_in_3_bits_data_T_1 == 4'h4 | _metaArb_io_in_3_bits_data_T_1 == 4'h0 ? 2'h2 : {1'h0, _metaArb_io_in_3_bits_data_T_1 == 4'h1}, s2_req_addr[31:12]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, :465:68, :744:134, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:306:14, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:84:{18,38}]
  reg              blockUncachedGrant;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:748:33]
  wire             _GEN_28 = grantIsUncachedData & (blockUncachedGrant | s1_valid);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25, :748:33, :750:{31,54}, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  assign nodeOut_d_ready = ~(_GEN_28 | _GEN_27) & (~grantIsCached | ((|r_counter) | auto_out_e_ready) & ~_canAcceptCachedGrant_T_4);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:668:30, :669:{18,24,50,69}, :720:{23,51}, :722:20, :750:{31,68}, :751:22, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, :231:25, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             io_cpu_req_ready_0 = _GEN_28 ? ~(auto_out_d_valid | _GEN_17 | metaArb__grant_T_5 | _GEN_16) & _io_cpu_req_ready_T_4 : ~(_GEN_17 | metaArb__grant_T_5 | _GEN_16) & _io_cpu_req_ready_T_4;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:231:{20,51,73}, :256:{33,45,64}, :265:{34,53}, :273:{27,53,79,98}, :750:{31,68}, :753:29, :754:26, src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire             _GEN_29 = _GEN_28 & auto_out_d_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:719:26, :750:{31,68}, :753:29, :755:32]
  assign dataArb_io_in_1_valid = _GEN_29 | auto_out_d_valid & grantIsRefill & ~_canAcceptCachedGrant_T_4;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:668:30, :719:{26,44,61}, :750:68, :753:29, :755:32, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  assign dataArb_io_in_1_bits_write = ~_GEN_28 | ~auto_out_d_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:725:33, :750:{31,68}, :753:29, :756:37]
  wire             block_probe_for_core_progress = (|blockProbeAfterGrantCount) | (|(lrscCount[6:2]));	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:470:26, :471:29, :666:42, :667:35, :764:71]
  wire             nodeOut_b_ready = ~metaArb__grant_T_3 & ~(block_probe_for_core_progress | (|_GEN_19) | release_ack_wait & (auto_out_b_bits_address[20:6] ^ release_ack_addr[20:6]) == 15'h0 | grantInProgress | s1_valid | s2_valid);	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25, generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25, :224:33, :225:29, :329:25, :332:{46,63}, :665:32, :764:71, :765:{62,88,163}, :766:{50,89}, :768:{44,47,79,107,119}, src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}]
  wire             _io_cpu_perf_release_T = auto_out_c_ready & nodeOut_c_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:808:18, :822:21, :824:28, :848:47, :849:22, :852:48, :853:22, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [26:0]      _io_cpu_perf_release_beats1_decode_T = 27'hFFF << nodeOut_c_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:857:48, :861:102, :862:52, generators/rocket-chip/src/main/scala/util/package.scala:243:71]
  wire [8:0]       r_beats1_1 = nodeOut_c_bits_opcode[0] ? ~(_io_cpu_perf_release_beats1_decode_T[11:3]) : 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:857:48, :861:102, :862:52, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:102:36, :221:14, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}]
  reg  [8:0]       r_counter_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
  wire [8:0]       _r_counter1_T_1 = r_counter_1 - 9'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, :230:28]
  wire             c_first = r_counter_1 == 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, :231:25]
  wire             releaseDone = (r_counter_1 == 9'h1 | r_beats1_1 == 9'h0) & _io_cpu_perf_release_T;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :229:27, :232:{25,33,43}, :233:22, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg              s1_release_data_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:799:38]
  reg              s2_release_data_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:800:38]
  wire             releaseRejected = s2_release_data_valid & ~_io_cpu_perf_release_T;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:800:38, :801:{44,47}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [9:0]       _releaseDataBeat_T_5 = {1'h0, r_beats1_1 & ~_r_counter1_T_1} + {8'h0, releaseRejected ? 2'h0 : {1'h0, s1_release_data_valid} + {1'h0, s2_release_data_valid}};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :799:38, :800:38, :801:44, :802:{43,48,93}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :230:28, :234:{25,27}]
  assign s1_nack = s2_probe ? s2_prb_ack_data | (|s2_probe_state_state) | ~releaseDone | _GEN_23 | _GEN_22 | _GEN_18 : _GEN_23 | _GEN_22 | _GEN_18;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:274:{39,58,79}, :286:{75,85}, :331:25, :382:33, :444:{24,82,92}, :564:31, :569:{18,36,46}, :822:21, :823:34, :824:28, :826:36, :828:45, :834:{19,22}, :837:{24,34}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:45, generators/rocket-chip/src/main/scala/util/Misc.scala:38:9]
  wire             _GEN_30 = release_state == 4'h4;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :839:25]
  assign metaArb_io_in_6_valid = _GEN_30 | auto_out_b_valid & (~block_probe_for_core_progress | (|lrscCount) & lrscCount < 7'h4);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:470:26, :471:29, :472:{34,40,43}, :764:71, :767:{26,44,48,79}, :839:{25,44}, :840:30]
  assign metaArb_io_in_6_bits_idx = _GEN_30 ? metaArb_io_in_4_bits_idx : auto_out_b_bits_address[11:6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:770:29, :839:{25,44}, :841:33, :1198:47]
  wire             _GEN_31 = release_state == 4'h5;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :848:25]
  wire             _GEN_32 = release_state == 4'h3;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :852:25]
  assign nodeOut_c_valid = _GEN_32 | _GEN_31 | s2_probe & ~s2_prb_ack_data | s2_release_data_valid & ~(c_first & release_ack_wait);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:224:33, :331:25, :800:38, :808:{18,117,120,130}, :822:21, :824:28, :826:36, :828:45, :848:{25,47}, :849:22, :852:{25,48}, :853:22, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:231:25, generators/rocket-chip/src/main/scala/util/Misc.scala:38:9]
  wire             _GEN_33 = _canAcceptCachedGrant_T | _metaArb_io_in_4_valid_T | _nodeOut_c_valid_T_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  assign nodeOut_c_bits_opcode = _GEN_33 ? {2'h3, ~_nodeOut_c_valid_T_1} : {2'h2, _inWriteback_T_1};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:852:48, :857:48, :858:21, :861:102, :862:52, :863:23, :868:23, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  assign nodeOut_c_bits_size = _GEN_33 ? 4'h6 : probe_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29, :857:48, :861:102, :862:52, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  assign releaseWay = _GEN_33 ? s2_victim_or_hit_way : s2_probe_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:381:31, :430:33, :811:14, :861:102, :875:18, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  assign dataArb_io_in_2_valid = inWriteback & _releaseDataBeat_T_5 < 10'h8;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:802:43, :898:{41,60}, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  assign dataArb_io_in_2_bits_addr = {metaArb_io_in_4_bits_idx, _releaseDataBeat_T_5[2:0], 3'h0};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:802:43, :901:{72,90}, :1198:47]
  assign metaArb_io_in_4_valid = _metaArb_io_in_4_valid_T | release_state == 4'h7;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  assign metaArb_io_in_7_bits_data = {_GEN_33 ? 2'h0 : _GEN_21 ? 2'h2 : _r_T_108 ? 2'h1 : _r_T_104 ? 2'h0 : {1'h0, _r_T_100 | _r_T_96 | _r_T_92}, probe_bits_address[31:12]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29, :810:27, :861:102, :874:14, :911:{78,97}, generators/rocket-chip/src/main/scala/util/Misc.scala:38:{36,63}, :56:20, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  reg              io_cpu_s2_xcpt_REG;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:931:32]
  assign io_cpu_s2_xcpt_pf_ld_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24, :931:{24,32}]
  assign io_cpu_s2_xcpt_pf_st_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24, :931:{24,32}]
  assign io_cpu_s2_xcpt_ae_ld_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24, :931:{24,32}]
  assign io_cpu_s2_xcpt_ae_st_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24, :931:{24,32}]
  assign io_cpu_s2_xcpt_ma_ld_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24, :931:{24,32}]
  assign io_cpu_s2_xcpt_ma_st_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24, :931:{24,32}]
  reg              doUncachedResp;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:946:31]
  wire             io_cpu_replay_next_0 = _io_errors_bus_valid_T & grantIsUncachedData;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:948:39, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:719:13]
    wire _GEN_34 = _io_errors_bus_valid_T & ~grantIsCached;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:673:26, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:719:13]
      if (tlb_io_sfence_valid & ~reset & ~(~(s1_req_size[0]) | s1_vaddr[38:12] == s1_tlb_req_vaddr[38:12])) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :206:29, :212:64, :276:{35,54}, generators/rocket-chip/src/main/scala/rocket/TLB.scala:335:30, :719:{13,14,34,58,72}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:719:13]
          $error("Assertion failed\n    at TLB.scala:719 assert(!io.sfence.bits.rs1 || (io.sfence.bits.addr >> pgIdxBits) === vpn)\n");	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:719:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:719:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:719:13]
      end
      if (~reset & ~(~(_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1 | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41 | (_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_T_50 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41) & _pstore_drain_opportunistic_T_50) | ~_dataArb_io_in_3_valid_res_T_2)) begin	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,49,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:1183:15, :1184:{11,12,28}, :1188:21, :1189:23, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1184:11]
          $error("Assertion failed\n    at DCache.scala:1184 assert(!needsRead(req) || res)\n");	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1184:11]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1184:11]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1184:11]
      end
      if (~reset & ~(~(s1_valid_masked & _io_cpu_perf_canAcceptLoadThenLoad_T_51) | (&(s1_mask_xwr | ~io_cpu_s1_data_mask)))) begin	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:22:16, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49, generators/rocket-chip/src/main/scala/rocket/DCache.scala:184:34, :327:{9,10,28,53,69,71,93}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:327:9]
          $error("Assertion failed\n    at DCache.scala:327 assert(!(s1_valid_masked && s1_req.cmd === M_PWR) || (s1_mask_xwr | ~io.cpu.s1_data.mask).andR)\n");	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:327:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:327:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:327:9]
      end
      if (~reset & ~(~(_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1 | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41 | (_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_T_50 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41) & _pstore_drain_opportunistic_T_50) | ~_pstore_drain_opportunistic_res_T_2)) begin	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,49,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:1183:15, :1184:{11,12,28}, :1188:21, :1189:23, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1184:11]
          $error("Assertion failed\n    at DCache.scala:1184 assert(!needsRead(req) || res)\n");	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1184:11]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1184:11]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1184:11]
      end
      if (~reset & ~(pstore1_rmw | (_dataArb_io_in_0_valid_T_4 | pstore1_held) == pstore1_valid)) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:327:9, :496:44, :502:29, :504:{72,96}, :505:38, :508:{9,22,63}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:508:9]
          $error("Assertion failed\n    at DCache.scala:508 assert(pstore1_rmw || pstore1_valid_not_rmw(io.cpu.s2_kill) === pstore1_valid)\n");	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:508:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:508:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:508:9]
      end
      if (_GEN_25 & ~reset & ~cached_grant_wait) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:221:34, :327:9, :673:26, :675:13]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:675:13]
          $error("Assertion failed: A GrantData was unexpected by the dcache.\n    at DCache.scala:675 assert(cached_grant_wait, \"A GrantData was unexpected by the dcache.\")\n");	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:675:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:675:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:675:13]
      end
      if (_GEN_34 & grantIsUncached & _GEN_26 & ~reset & ~uncachedInFlight_0) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:234:33, :327:9, :673:26, :682:35, :684:{17,28}, :685:17, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:685:17]
          $error("Assertion failed: An AccessAck was unexpected by the dcache.\n    at DCache.scala:685 assert(f, \"An AccessAck was unexpected by the dcache.\") // TODO must handle Ack coming back on same cycle!\n");	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:685:17]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:685:17]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:685:17]
      end
      if (_GEN_34 & ~grantIsUncached & grantIsVoluntary & ~reset & ~release_ack_wait) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:224:33, :327:9, :663:32, :673:26, :682:35, :705:36, :706:13, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:706:13]
          $error("Assertion failed: A ReleaseAck was unexpected by the dcache.\n    at DCache.scala:706 assert(release_ack_wait, \"A ReleaseAck was unexpected by the dcache.\") // TODO should handle Ack coming back on same cycle!\n");	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:706:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:706:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:706:13]
      end
      if (~reset & (auto_out_e_ready & nodeOut_e_valid) != (_io_errors_bus_valid_T & ~(|r_counter) & grantIsCached)) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:327:9, :712:{18,36,47,64}, :714:{9,24,43,54}, :720:51, :721:20, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27, :231:25, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:714:9]
          $error("Assertion failed\n    at DCache.scala:714 assert(tl_out.e.fire === (tl_out.d.fire && d_first && grantIsCached))\n");	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:714:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:714:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:714:9]
      end
      if (s2_want_victimize & ~reset & ~(s2_valid_flush_line | s2_flush_valid_pre_tag_ecc | io_cpu_s2_nack_0)) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:327:9, :339:54, :353:43, :417:75, :425:{77,123}, :443:{38,64,86}, :815:{13,34,52}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:815:13]
          $error("Assertion failed\n    at DCache.scala:815 assert(s2_valid_flush_line || s2_flush_valid || io.cpu.s2_nack)\n");	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:815:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:815:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:815:13]
      end
      if (doUncachedResp & ~reset & s2_valid_hit_pre_data_ecc_and_waw) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:327:9, :416:89, :946:31, :950:11]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:950:11]
          $error("Assertion failed\n    at DCache.scala:950 assert(!s2_valid_hit)\n");	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:950:11]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:950:11]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:950:11]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [31:0]      io_cpu_resp_bits_data_zeroed = s2_req_addr[2] ? s2_data[63:32] : s2_data[31:0];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37,55}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, :377:18, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26]
  wire             _io_cpu_resp_bits_data_word_bypass_T_1 = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:45:26, generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
  wire [15:0]      io_cpu_resp_bits_data_zeroed_1 = s2_req_addr[1] ? io_cpu_resp_bits_data_zeroed[31:16] : io_cpu_resp_bits_data_zeroed[15:0];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37,55}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26]
  wire [7:0]       io_cpu_resp_bits_data_zeroed_2 = s2_sc ? 8'h0 : s2_req_addr[0] ? io_cpu_resp_bits_data_zeroed_1[15:8] : io_cpu_resp_bits_data_zeroed_1[7:0];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37,55}, :44:23, generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire [31:0]      io_cpu_resp_bits_data_word_bypass_zeroed = s2_req_addr[2] ? s2_data[63:32] : s2_data[31:0];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37,55}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, :377:18, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26]
  reg              REG;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1006:18]
  assign metaArb_io_in_5_bits_idx = flushCounter[5:0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:223:29, :1015:44]
  wire [8:0]       io_cpu_perf_release_beats1 = nodeOut_c_bits_opcode[0] ? ~(_io_cpu_perf_release_beats1_decode_T[11:3]) : 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:857:48, :861:102, :862:52, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:102:36, :221:14, generators/rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}]
  reg  [8:0]       io_cpu_perf_release_counter;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
  wire [2:0]       tlb__r_superpage_repl_addr_T_5 = ~{tlb_superpage_entries_2_valid_0, tlb_superpage_entries_1_valid_0, tlb_superpage_entries_0_valid_0};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30, :757:43, generators/rocket-chip/src/main/scala/util/package.scala:45:27]
  wire [39:0]      s0_req_addr = {resetting ? {io_cpu_req_bits_addr[39:12], metaArb_io_in_5_bits_idx} : _GEN_15 ? {io_cpu_req_bits_addr[39:12], s2_req_addr[11:6]} : metaArb_io_in_4_valid ? {io_cpu_req_bits_addr[39:12], probe_bits_address[11:6]} : metaArb_io_in_6_valid ? {io_cpu_req_bits_addr[39:32], _GEN_30 ? probe_bits_address[31:6] : auto_out_b_bits_address[31:6]} : io_cpu_req_bits_addr[39:6], io_cpu_req_bits_addr[5:0]};	// @[generators/diplomacy/diplomacy/src/diplomacy/lazymodule/LazyModuleImp.scala:106:25, generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29, :191:{21,84}, :222:26, :243:89, :337:19, :743:36, :767:26, :771:{30,36,58}, :839:{25,44}, :840:30, :842:{34,40}, :910:36, :1015:44, :1016:36, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19]
  wire [13:0]      tlb_hits = {~tlb_vm_enabled, tlb_hitsVec_12, tlb_hitsVec_11, tlb_hitsVec_10, tlb_hitsVec_9, tlb_hitsVec_8, tlb_hitsVec_7, tlb_hitsVec_6, tlb_hitsVec_5, tlb_hitsVec_4, tlb_hitsVec_3, tlb_hitsVec_2, tlb_hitsVec_1, tlb_hitsVec_0};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :178:33, :183:29, :188:18, :399:{45,61}, :440:44, :442:{17,18}]
  wire [13:0]      tlb_ptw_pf_array = {1'h0, _tlb_entries_barrier_12_io_y_pf, _tlb_entries_barrier_11_io_y_pf, _tlb_entries_barrier_10_io_y_pf, _tlb_entries_barrier_9_io_y_pf, _tlb_entries_barrier_8_io_y_pf, _tlb_entries_barrier_7_io_y_pf, _tlb_entries_barrier_6_io_y_pf, _tlb_entries_barrier_5_io_y_pf, _tlb_entries_barrier_4_io_y_pf, _tlb_entries_barrier_3_io_y_pf, _tlb_entries_barrier_2_io_y_pf, _tlb_entries_barrier_1_io_y_pf, _tlb_entries_barrier_io_y_pf};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:508:25, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [12:0]      tlb_priv_rw_ok = (~(s1_tlb_req_prv[0]) | io_ptw_status_sum ? {_tlb_entries_barrier_12_io_y_u, _tlb_entries_barrier_11_io_y_u, _tlb_entries_barrier_10_io_y_u, _tlb_entries_barrier_9_io_y_u, _tlb_entries_barrier_8_io_y_u, _tlb_entries_barrier_7_io_y_u, _tlb_entries_barrier_6_io_y_u, _tlb_entries_barrier_5_io_y_u, _tlb_entries_barrier_4_io_y_u, _tlb_entries_barrier_3_io_y_u, _tlb_entries_barrier_2_io_y_u, _tlb_entries_barrier_1_io_y_u, _tlb_entries_barrier_io_y_u} : 13'h0) | (s1_tlb_req_prv[0] ? ~{_tlb_entries_barrier_12_io_y_u, _tlb_entries_barrier_11_io_y_u, _tlb_entries_barrier_10_io_y_u, _tlb_entries_barrier_9_io_y_u, _tlb_entries_barrier_8_io_y_u, _tlb_entries_barrier_7_io_y_u, _tlb_entries_barrier_6_io_y_u, _tlb_entries_barrier_5_io_y_u, _tlb_entries_barrier_4_io_y_u, _tlb_entries_barrier_3_io_y_u, _tlb_entries_barrier_2_io_y_u, _tlb_entries_barrier_1_io_y_u, _tlb_entries_barrier_io_y_u} : 13'h0);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:370:20, :513:{23,24,32,70,75,84}, generators/rocket-chip/src/main/scala/util/package.scala:45:27, :267:25]
  wire             _GEN_35 = _tlb_entries_barrier_12_io_y_ae_ptw | _tlb_entries_barrier_12_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:529:104, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _GEN_36 = _tlb_entries_barrier_11_io_y_ae_ptw | _tlb_entries_barrier_11_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:529:104, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _GEN_37 = _tlb_entries_barrier_10_io_y_ae_ptw | _tlb_entries_barrier_10_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:529:104, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _GEN_38 = _tlb_entries_barrier_9_io_y_ae_ptw | _tlb_entries_barrier_9_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:529:104, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _GEN_39 = _tlb_entries_barrier_8_io_y_ae_ptw | _tlb_entries_barrier_8_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:529:104, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _GEN_40 = _tlb_entries_barrier_7_io_y_ae_ptw | _tlb_entries_barrier_7_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:529:104, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _GEN_41 = _tlb_entries_barrier_6_io_y_ae_ptw | _tlb_entries_barrier_6_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:529:104, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _GEN_42 = _tlb_entries_barrier_5_io_y_ae_ptw | _tlb_entries_barrier_5_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:529:104, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _GEN_43 = _tlb_entries_barrier_4_io_y_ae_ptw | _tlb_entries_barrier_4_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:529:104, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _GEN_44 = _tlb_entries_barrier_3_io_y_ae_ptw | _tlb_entries_barrier_3_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:529:104, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _GEN_45 = _tlb_entries_barrier_2_io_y_ae_ptw | _tlb_entries_barrier_2_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:529:104, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _GEN_46 = _tlb_entries_barrier_1_io_y_ae_ptw | _tlb_entries_barrier_1_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:529:104, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire             _GEN_47 = _tlb_entries_barrier_io_y_ae_ptw | _tlb_entries_barrier_io_y_ae_final;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:529:104, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [13:0]      tlb_lrscAllowed = {{2{_tlb_pma_io_resp_cacheable}}, _tlb_entries_barrier_11_io_y_c, _tlb_entries_barrier_10_io_y_c, _tlb_entries_barrier_9_io_y_c, _tlb_entries_barrier_8_io_y_c, _tlb_entries_barrier_7_io_y_c, _tlb_entries_barrier_6_io_y_c, _tlb_entries_barrier_5_io_y_c, _tlb_entries_barrier_4_io_y_c, _tlb_entries_barrier_3_io_y_c, _tlb_entries_barrier_2_io_y_c, _tlb_entries_barrier_1_io_y_c, _tlb_entries_barrier_io_y_c};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19, :537:{20,25}, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [13:0]      tlb_ppp_array = {{2{_tlb_pma_io_resp_pp}}, _tlb_entries_barrier_11_io_y_ppp, _tlb_entries_barrier_10_io_y_ppp, _tlb_entries_barrier_9_io_y_ppp, _tlb_entries_barrier_8_io_y_ppp, _tlb_entries_barrier_7_io_y_ppp, _tlb_entries_barrier_6_io_y_ppp, _tlb_entries_barrier_5_io_y_ppp, _tlb_entries_barrier_4_io_y_ppp, _tlb_entries_barrier_3_io_y_ppp, _tlb_entries_barrier_2_io_y_ppp, _tlb_entries_barrier_1_io_y_ppp, _tlb_entries_barrier_io_y_ppp};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19, :539:{22,27}, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [13:0]      tlb_paa_array = {{2{_tlb_pma_io_resp_aa}}, _tlb_entries_barrier_11_io_y_paa, _tlb_entries_barrier_10_io_y_paa, _tlb_entries_barrier_9_io_y_paa, _tlb_entries_barrier_8_io_y_paa, _tlb_entries_barrier_7_io_y_paa, _tlb_entries_barrier_6_io_y_paa, _tlb_entries_barrier_5_io_y_paa, _tlb_entries_barrier_4_io_y_paa, _tlb_entries_barrier_3_io_y_paa, _tlb_entries_barrier_2_io_y_paa, _tlb_entries_barrier_1_io_y_paa, _tlb_entries_barrier_io_y_paa};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19, :541:{22,27}, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [13:0]      tlb_pal_array = {{2{_tlb_pma_io_resp_al}}, _tlb_entries_barrier_11_io_y_pal, _tlb_entries_barrier_10_io_y_pal, _tlb_entries_barrier_9_io_y_pal, _tlb_entries_barrier_8_io_y_pal, _tlb_entries_barrier_7_io_y_pal, _tlb_entries_barrier_6_io_y_pal, _tlb_entries_barrier_5_io_y_pal, _tlb_entries_barrier_4_io_y_pal, _tlb_entries_barrier_3_io_y_pal, _tlb_entries_barrier_2_io_y_pal, _tlb_entries_barrier_1_io_y_pal, _tlb_entries_barrier_io_y_pal};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19, :543:{22,27}, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [3:0]       _GEN_48 = s1_tlb_req_vaddr[3:0] & (4'h1 << s1_tlb_req_size) - 4'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:550:{39,69}, src/main/scala/chisel3/util/OneHot.scala:58:35]
  wire             tlb__cmd_lrsc_T = s1_tlb_req_cmd == 5'h6;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb__cmd_lrsc_T_1 = s1_tlb_req_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb_cmd_lrsc = tlb__cmd_lrsc_T | tlb__cmd_lrsc_T_1;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             tlb__cmd_read_T_7 = s1_tlb_req_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb__cmd_read_T_8 = s1_tlb_req_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb__cmd_read_T_9 = s1_tlb_req_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb__cmd_read_T_10 = s1_tlb_req_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb_cmd_amo_logical = tlb__cmd_read_T_7 | tlb__cmd_read_T_8 | tlb__cmd_read_T_9 | tlb__cmd_read_T_10;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             tlb__cmd_read_T_14 = s1_tlb_req_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb__cmd_read_T_15 = s1_tlb_req_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb__cmd_read_T_16 = s1_tlb_req_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb__cmd_read_T_17 = s1_tlb_req_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb__cmd_read_T_18 = s1_tlb_req_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             tlb_cmd_amo_arithmetic = tlb__cmd_read_T_14 | tlb__cmd_read_T_15 | tlb__cmd_read_T_16 | tlb__cmd_read_T_17 | tlb__cmd_read_T_18;	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             tlb_cmd_put_partial = s1_tlb_req_cmd == 5'h11;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:573:41]
  wire             tlb_cmd_read = s1_tlb_req_cmd == 5'h0 | s1_tlb_req_cmd == 5'h10 | tlb__cmd_lrsc_T | tlb__cmd_lrsc_T_1 | tlb__cmd_read_T_7 | tlb__cmd_read_T_8 | tlb__cmd_read_T_9 | tlb__cmd_read_T_10 | tlb__cmd_read_T_14 | tlb__cmd_read_T_15 | tlb__cmd_read_T_16 | tlb__cmd_read_T_17 | tlb__cmd_read_T_18;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             tlb_cmd_write = s1_tlb_req_cmd == 5'h1 | tlb_cmd_put_partial | tlb__cmd_lrsc_T_1 | tlb__cmd_read_T_7 | tlb__cmd_read_T_8 | tlb__cmd_read_T_9 | tlb__cmd_read_T_10 | tlb__cmd_read_T_14 | tlb__cmd_read_T_15 | tlb__cmd_read_T_16 | tlb__cmd_read_T_17 | tlb__cmd_read_T_18;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{32,42,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:573:41, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             tlb_cmd_write_perms = tlb_cmd_write | s1_tlb_req_cmd == 5'h5 | s1_tlb_req_cmd == 5'h17;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{42,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:577:35, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire [13:0]      tlb_ae_array = ((|_GEN_48) ? {{2{_tlb_pma_io_resp_eff}}, _tlb_entries_barrier_11_io_y_eff, _tlb_entries_barrier_10_io_y_eff, _tlb_entries_barrier_9_io_y_eff, _tlb_entries_barrier_8_io_y_eff, _tlb_entries_barrier_7_io_y_eff, _tlb_entries_barrier_6_io_y_eff, _tlb_entries_barrier_5_io_y_eff, _tlb_entries_barrier_4_io_y_eff, _tlb_entries_barrier_3_io_y_eff, _tlb_entries_barrier_2_io_y_eff, _tlb_entries_barrier_1_io_y_eff, _tlb_entries_barrier_io_y_eff} : 14'h0) | (tlb_cmd_lrsc ? ~tlb_lrscAllowed : 14'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19, :535:{22,27}, :537:20, :550:{39,77}, :582:{8,37}, :583:{8,19}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, :267:25]
  wire [13:0]      tlb__pf_ld_array_T_2 = {1'h1, ~_tlb_entries_barrier_12_io_y_ae_ptw, ~_tlb_entries_barrier_11_io_y_ae_ptw, ~_tlb_entries_barrier_10_io_y_ae_ptw, ~_tlb_entries_barrier_9_io_y_ae_ptw, ~_tlb_entries_barrier_8_io_y_ae_ptw, ~_tlb_entries_barrier_7_io_y_ae_ptw, ~_tlb_entries_barrier_6_io_y_ae_ptw, ~_tlb_entries_barrier_5_io_y_ae_ptw, ~_tlb_entries_barrier_4_io_y_ae_ptw, ~_tlb_entries_barrier_3_io_y_ae_ptw, ~_tlb_entries_barrier_2_io_y_ae_ptw, ~_tlb_entries_barrier_1_io_y_ae_ptw, ~_tlb_entries_barrier_io_y_ae_ptw};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:506:25, :597:73, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [13:0]      tlb__pf_ld_array_T_5 = {1'h1, ~_tlb_entries_barrier_12_io_y_gf, ~_tlb_entries_barrier_11_io_y_gf, ~_tlb_entries_barrier_10_io_y_gf, ~_tlb_entries_barrier_9_io_y_gf, ~_tlb_entries_barrier_8_io_y_gf, ~_tlb_entries_barrier_7_io_y_gf, ~_tlb_entries_barrier_6_io_y_gf, ~_tlb_entries_barrier_5_io_y_gf, ~_tlb_entries_barrier_4_io_y_gf, ~_tlb_entries_barrier_3_io_y_gf, ~_tlb_entries_barrier_2_io_y_gf, ~_tlb_entries_barrier_1_io_y_gf, ~_tlb_entries_barrier_io_y_gf};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:509:25, :597:106, generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  wire [8:0]       _s2_data_T_1 = io_cpu_replay_next_0 | inWriteback | s1_did_read ? (~_io_errors_bus_valid_T | grantIsCached | ~(grantIsUncached & grantIsUncachedData) ? {1'h0, inWriteback ? releaseWay : s1_hit_way} : 9'h100) : 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:257:30, :321:{32,61}, :365:22, :375:27, :377:28, :629:24, :672:24, :673:26, :682:35, :689:34, :692:25, :811:14, :861:102, :875:18, :948:39, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :45:27, :81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [3:0]       _release_state_T_14 = s2_victim_dirty & ~(s2_valid_flush_line & s2_req_size[1]) ? 4'h1 : 4'h6;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, :339:54, :417:75, :816:{46,60}, :817:{27,44,47}, generators/rocket-chip/src/main/scala/util/Misc.scala:38:9]
  wire [3:0]       _release_state_T_16 = releaseDone ? 4'h0 : 4'h5;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:835:29, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22]
  wire [3:0]       _GEN_49 = s2_prb_ack_data ? 4'h2 : (|s2_probe_state_state) ? {1'h0, releaseDone, 2'h3} : _release_state_T_16;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:382:33, :826:36, :827:23, :828:45, :831:{23,29}, :835:{23,29}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:45, generators/rocket-chip/src/main/scala/util/Misc.scala:38:9]
  wire [3:0]       _GEN_50 = s2_prb_ack_data ? 4'h2 : (|s2_probe_state_state) ? 4'h3 : 4'h5;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:382:33, :826:36, :827:23, :828:45, :831:23, :835:23, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:45, generators/rocket-chip/src/main/scala/util/Misc.scala:38:9]
  wire             tlb_superpage_hits_1 = tlb_superpage_entries_1_valid_0 & ~tlb__8 & tlb__21[17:9] == 9'h0 & (tlb_ignore_4 | tlb__21[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:178:{33,43}, :182:28, :183:{29,40,52,58,79}, :341:30]
  wire             tlb_superpage_hits_2 = tlb_superpage_entries_2_valid_0 & ~tlb__9 & tlb__22[17:9] == 9'h0 & (tlb_ignore_7 | tlb__22[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:178:{33,43}, :182:28, :183:{29,40,52,58,79}, :341:30]
  wire             tlb_superpage_hits_3 = tlb_superpage_entries_3_valid_0 & ~tlb__10 & tlb__23[17:9] == 9'h0 & (tlb_ignore_10 | tlb__23[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:178:{33,43}, :182:28, :183:{29,40,52,58,79}, :341:30]
  wire             tlb__25 = tlb_io_req_valid & tlb_vm_enabled;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:271:{52,71}, generators/rocket-chip/src/main/scala/rocket/TLB.scala:399:{45,61}, :617:22]
  wire             _GEN_51 = _io_errors_bus_valid_T & grantIsCached & d_last;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:629:24, :672:24, :673:26, :676:20, :677:27, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:232:33, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_52 = _GEN_30 & ~metaArb__grant_T_3;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:822:21, :839:{25,44}, :843:37, :844:23, src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}]
  wire [9:0]       flushCounterNext = {1'h0, flushCounter} + 10'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:223:29, :1007:39]
  wire [1:0]       tlb_hi_4 = {tlb_superpage_hits_3, tlb_superpage_hits_2};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:178:33, :183:29, src/main/scala/chisel3/util/OneHot.scala:30:18]
  wire             tlb__26 = tlb_superpage_hits_3 | tlb_superpage_hits_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:178:33, :183:29, src/main/scala/chisel3/util/OneHot.scala:32:28]
  wire             _GEN_53 = _GEN_31 & releaseDone | _GEN_52;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:822:21, :839:44, :843:37, :844:23, :848:{25,47}, :850:{26,42}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22]
  wire             tlb_invalidate_refill = tlb__11 | (&tlb_state) | tlb_io_sfence_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:276:{35,54}, generators/rocket-chip/src/main/scala/rocket/TLB.scala:352:22, :410:88, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  wire             tlb_deny_access_to_debug = ~(tlb_mpu_priv[2]) & tlb_mpu_ppn == 28'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, generators/rocket-chip/src/main/scala/rocket/TLB.scala:412:20, :415:27, :428:{39,50}]
  wire             tlb_prot_r = _tlb_pma_io_resp_r & ~tlb_deny_access_to_debug & _tlb_pmp_io_r;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:416:19, :422:19, :428:50, :429:{30,33,55}]
  wire             tlb_prot_w = _tlb_pma_io_resp_w & ~tlb_deny_access_to_debug & _tlb_pmp_io_w;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:416:19, :422:19, :428:50, :429:33, :430:{30,55}]
  wire             tlb_prot_x = _tlb_pma_io_resp_x & ~tlb_deny_access_to_debug & _tlb_pmp_io_x;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:416:19, :422:19, :428:50, :429:33, :434:{30,55}]
  wire             tlb__sector_hits_T = tlb_sectored_entries_0_0_valid_0 | tlb_sectored_entries_0_0_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb_sector_hits_0 = (tlb__sector_hits_T | tlb_sectored_entries_0_0_valid_2 | tlb_sectored_entries_0_0_valid_3) & tlb__12 == 25'h0 & ~tlb_;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,95,105}, :339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb__sector_hits_T_8 = tlb_sectored_entries_0_1_valid_0 | tlb_sectored_entries_0_1_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb_sector_hits_1 = (tlb__sector_hits_T_8 | tlb_sectored_entries_0_1_valid_2 | tlb_sectored_entries_0_1_valid_3) & tlb__13 == 25'h0 & ~tlb__0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,95,105}, :339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb__sector_hits_T_16 = tlb_sectored_entries_0_2_valid_0 | tlb_sectored_entries_0_2_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb_sector_hits_2 = (tlb__sector_hits_T_16 | tlb_sectored_entries_0_2_valid_2 | tlb_sectored_entries_0_2_valid_3) & tlb__14 == 25'h0 & ~tlb__1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,95,105}, :339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb__sector_hits_T_24 = tlb_sectored_entries_0_3_valid_0 | tlb_sectored_entries_0_3_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb_sector_hits_3 = (tlb__sector_hits_T_24 | tlb_sectored_entries_0_3_valid_2 | tlb_sectored_entries_0_3_valid_3) & tlb__15 == 25'h0 & ~tlb__2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,95,105}, :339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb__sector_hits_T_32 = tlb_sectored_entries_0_4_valid_0 | tlb_sectored_entries_0_4_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb_sector_hits_4 = (tlb__sector_hits_T_32 | tlb_sectored_entries_0_4_valid_2 | tlb_sectored_entries_0_4_valid_3) & tlb__16 == 25'h0 & ~tlb__3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,95,105}, :339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb__sector_hits_T_40 = tlb_sectored_entries_0_5_valid_0 | tlb_sectored_entries_0_5_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb_sector_hits_5 = (tlb__sector_hits_T_40 | tlb_sectored_entries_0_5_valid_2 | tlb_sectored_entries_0_5_valid_3) & tlb__17 == 25'h0 & ~tlb__4;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,95,105}, :339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb__sector_hits_T_48 = tlb_sectored_entries_0_6_valid_0 | tlb_sectored_entries_0_6_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb_sector_hits_6 = (tlb__sector_hits_T_48 | tlb_sectored_entries_0_6_valid_2 | tlb_sectored_entries_0_6_valid_3) & tlb__18 == 25'h0 & ~tlb__5;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,95,105}, :339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb__sector_hits_T_56 = tlb_sectored_entries_0_7_valid_0 | tlb_sectored_entries_0_7_valid_1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb_sector_hits_7 = (tlb__sector_hits_T_56 | tlb_sectored_entries_0_7_valid_2 | tlb_sectored_entries_0_7_valid_3) & tlb__19 == 25'h0 & ~tlb__6;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:{61,86,95,105}, :339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb_newEntry_g = io_ptw_resp_bits_pte_g & io_ptw_resp_bits_pte_v;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:453:25]
  wire             tlb_newEntry_sr = io_ptw_resp_bits_pte_v & (io_ptw_resp_bits_pte_r | io_ptw_resp_bits_pte_x & ~io_ptw_resp_bits_pte_w) & io_ptw_resp_bits_pte_a & io_ptw_resp_bits_pte_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:141:{32,38,44,47,52}, :149:35]
  wire             tlb_newEntry_sw = io_ptw_resp_bits_pte_v & (io_ptw_resp_bits_pte_r | io_ptw_resp_bits_pte_x & ~io_ptw_resp_bits_pte_w) & io_ptw_resp_bits_pte_a & io_ptw_resp_bits_pte_w & io_ptw_resp_bits_pte_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:141:{32,38,44,47,52}, :151:{35,40}]
  wire             tlb_newEntry_sx = io_ptw_resp_bits_pte_v & (io_ptw_resp_bits_pte_r | io_ptw_resp_bits_pte_x & ~io_ptw_resp_bits_pte_w) & io_ptw_resp_bits_pte_a & io_ptw_resp_bits_pte_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:141:{32,38,44,47,52}, :153:35]
  wire             _GEN_54 = io_ptw_resp_valid & ~io_ptw_resp_bits_homogeneous;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, :346:56, :446:20, :474:{39,70}]
  wire             _GEN_55 = _GEN_54 | tlb_special_entry_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, :216:16, :346:56, :446:20, :474:70]
  wire             _GEN_56 = ~(io_ptw_resp_bits_level[1]) & tlb_waddr == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, :341:30, :355:34, :476:{40,58}, :478:{82,91}]
  wire             _GEN_57 = io_ptw_resp_valid & io_ptw_resp_bits_homogeneous & _GEN_56;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, :341:30, :446:20, :474:70, :476:58, :478:91]
  wire             _GEN_58 = _GEN_57 ? ~tlb_invalidate_refill : tlb_superpage_entries_0_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :341:30, :410:88, :446:20, :474:70, :476:58, :480:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_59 = ~(io_ptw_resp_bits_level[1]) & tlb_waddr == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, :341:30, :355:34, :476:{40,58}, :478:{82,91}]
  wire             _GEN_60 = io_ptw_resp_valid & io_ptw_resp_bits_homogeneous & _GEN_59;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, :341:30, :446:20, :474:70, :476:58, :478:91]
  wire             _GEN_61 = _GEN_60 ? ~tlb_invalidate_refill : tlb_superpage_entries_1_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :341:30, :410:88, :446:20, :474:70, :476:58, :480:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_62 = ~(io_ptw_resp_bits_level[1]) & tlb_waddr == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, :341:30, :355:34, :476:{40,58}, :478:{82,91}]
  wire             _GEN_63 = io_ptw_resp_valid & io_ptw_resp_bits_homogeneous & _GEN_62;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, :341:30, :446:20, :474:70, :476:58, :478:91]
  wire             _GEN_64 = _GEN_63 ? ~tlb_invalidate_refill : tlb_superpage_entries_2_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :341:30, :410:88, :446:20, :474:70, :476:58, :480:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_65 = ~(io_ptw_resp_bits_level[1]) & (&tlb_waddr);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, :341:30, :355:34, :476:{40,58}, :478:{82,91}]
  wire             _GEN_66 = io_ptw_resp_valid & io_ptw_resp_bits_homogeneous & _GEN_65;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, :341:30, :446:20, :474:70, :476:58, :478:91]
  wire             _GEN_67 = _GEN_66 ? ~tlb_invalidate_refill : tlb_superpage_entries_3_valid_0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :341:30, :410:88, :446:20, :474:70, :476:58, :480:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire [2:0]       tlb_waddr_1 = tlb_r_sectored_hit_valid ? tlb_r_sectored_hit_bits : tlb_r_sectored_repl_addr;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:356:33, :357:27, :485:22]
  wire             tlb__27 = tlb_waddr_1 == 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:485:22, :486:75]
  wire             _GEN_68 = ~io_ptw_resp_bits_homogeneous | ~(io_ptw_resp_bits_level[1]);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :474:{39,70}, :476:{40,58}, :486:84]
  wire             _GEN_69 = ~io_ptw_resp_valid | _GEN_68 | ~tlb__27;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
  wire             _GEN_70 = tlb_r_refill_tag[1:0] == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             _GEN_71 = tlb_r_refill_tag[1:0] == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             _GEN_72 = tlb_r_refill_tag[1:0] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [41:0]      tlb__sectored_entries_0_0_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_prot_w, tlb_prot_x, tlb_prot_r, _tlb_pma_io_resp_pp, _tlb_pma_io_resp_al, _tlb_pma_io_resp_aa, _tlb_pma_io_resp_eff, _tlb_pma_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:141:{32,52}, :149:35, :151:{35,40}, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :422:19, :429:{30,55}, :430:{30,55}, :434:{30,55}, :450:18, :453:25]
  wire             _GEN_73 = _GEN_69 ? tlb_sectored_entries_0_0_valid_0 : ~tlb_invalidate_refill & (_GEN_70 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_0_valid_0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_74 = _GEN_69 ? tlb_sectored_entries_0_0_valid_1 : ~tlb_invalidate_refill & (_GEN_71 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_0_valid_1);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_75 = _GEN_69 ? tlb_sectored_entries_0_0_valid_2 : ~tlb_invalidate_refill & (_GEN_72 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_0_valid_2);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_76 = _GEN_69 ? tlb_sectored_entries_0_0_valid_3 : ~tlb_invalidate_refill & ((&(tlb_r_refill_tag[1:0])) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_0_valid_3);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :354:25, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59, :163:13]
  wire             tlb__28 = tlb_waddr_1 == 3'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:485:22, :486:75]
  wire             _GEN_77 = ~io_ptw_resp_valid | _GEN_68 | ~tlb__28;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
  wire             _GEN_78 = tlb_r_refill_tag[1:0] == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             _GEN_79 = tlb_r_refill_tag[1:0] == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             _GEN_80 = tlb_r_refill_tag[1:0] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [41:0]      tlb__sectored_entries_0_1_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_prot_w, tlb_prot_x, tlb_prot_r, _tlb_pma_io_resp_pp, _tlb_pma_io_resp_al, _tlb_pma_io_resp_aa, _tlb_pma_io_resp_eff, _tlb_pma_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:141:{32,52}, :149:35, :151:{35,40}, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :422:19, :429:{30,55}, :430:{30,55}, :434:{30,55}, :450:18, :453:25]
  wire             _GEN_81 = _GEN_77 ? tlb_sectored_entries_0_1_valid_0 : ~tlb_invalidate_refill & (_GEN_78 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_1_valid_0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_82 = _GEN_77 ? tlb_sectored_entries_0_1_valid_1 : ~tlb_invalidate_refill & (_GEN_79 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_1_valid_1);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_83 = _GEN_77 ? tlb_sectored_entries_0_1_valid_2 : ~tlb_invalidate_refill & (_GEN_80 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_1_valid_2);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_84 = _GEN_77 ? tlb_sectored_entries_0_1_valid_3 : ~tlb_invalidate_refill & ((&(tlb_r_refill_tag[1:0])) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_1_valid_3);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :354:25, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59, :163:13]
  wire             tlb__29 = tlb_waddr_1 == 3'h2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:485:22, :486:75]
  wire             _GEN_85 = ~io_ptw_resp_valid | _GEN_68 | ~tlb__29;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
  wire             _GEN_86 = tlb_r_refill_tag[1:0] == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             _GEN_87 = tlb_r_refill_tag[1:0] == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             _GEN_88 = tlb_r_refill_tag[1:0] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [41:0]      tlb__sectored_entries_0_2_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_prot_w, tlb_prot_x, tlb_prot_r, _tlb_pma_io_resp_pp, _tlb_pma_io_resp_al, _tlb_pma_io_resp_aa, _tlb_pma_io_resp_eff, _tlb_pma_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:141:{32,52}, :149:35, :151:{35,40}, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :422:19, :429:{30,55}, :430:{30,55}, :434:{30,55}, :450:18, :453:25]
  wire             _GEN_89 = _GEN_85 ? tlb_sectored_entries_0_2_valid_0 : ~tlb_invalidate_refill & (_GEN_86 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_2_valid_0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_90 = _GEN_85 ? tlb_sectored_entries_0_2_valid_1 : ~tlb_invalidate_refill & (_GEN_87 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_2_valid_1);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_91 = _GEN_85 ? tlb_sectored_entries_0_2_valid_2 : ~tlb_invalidate_refill & (_GEN_88 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_2_valid_2);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_92 = _GEN_85 ? tlb_sectored_entries_0_2_valid_3 : ~tlb_invalidate_refill & ((&(tlb_r_refill_tag[1:0])) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_2_valid_3);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :354:25, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59, :163:13]
  wire             tlb__30 = tlb_waddr_1 == 3'h3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:485:22, :486:75]
  wire             _GEN_93 = ~io_ptw_resp_valid | _GEN_68 | ~tlb__30;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
  wire             _GEN_94 = tlb_r_refill_tag[1:0] == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             _GEN_95 = tlb_r_refill_tag[1:0] == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             _GEN_96 = tlb_r_refill_tag[1:0] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [41:0]      tlb__sectored_entries_0_3_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_prot_w, tlb_prot_x, tlb_prot_r, _tlb_pma_io_resp_pp, _tlb_pma_io_resp_al, _tlb_pma_io_resp_aa, _tlb_pma_io_resp_eff, _tlb_pma_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:141:{32,52}, :149:35, :151:{35,40}, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :422:19, :429:{30,55}, :430:{30,55}, :434:{30,55}, :450:18, :453:25]
  wire             _GEN_97 = _GEN_93 ? tlb_sectored_entries_0_3_valid_0 : ~tlb_invalidate_refill & (_GEN_94 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_3_valid_0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_98 = _GEN_93 ? tlb_sectored_entries_0_3_valid_1 : ~tlb_invalidate_refill & (_GEN_95 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_3_valid_1);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_99 = _GEN_93 ? tlb_sectored_entries_0_3_valid_2 : ~tlb_invalidate_refill & (_GEN_96 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_3_valid_2);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_100 = _GEN_93 ? tlb_sectored_entries_0_3_valid_3 : ~tlb_invalidate_refill & ((&(tlb_r_refill_tag[1:0])) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_3_valid_3);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :354:25, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59, :163:13]
  wire             tlb__31 = tlb_waddr_1 == 3'h4;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:485:22, :486:75]
  wire             _GEN_101 = ~io_ptw_resp_valid | _GEN_68 | ~tlb__31;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
  wire             _GEN_102 = tlb_r_refill_tag[1:0] == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             _GEN_103 = tlb_r_refill_tag[1:0] == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             _GEN_104 = tlb_r_refill_tag[1:0] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [41:0]      tlb__sectored_entries_0_4_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_prot_w, tlb_prot_x, tlb_prot_r, _tlb_pma_io_resp_pp, _tlb_pma_io_resp_al, _tlb_pma_io_resp_aa, _tlb_pma_io_resp_eff, _tlb_pma_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:141:{32,52}, :149:35, :151:{35,40}, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :422:19, :429:{30,55}, :430:{30,55}, :434:{30,55}, :450:18, :453:25]
  wire             _GEN_105 = _GEN_101 ? tlb_sectored_entries_0_4_valid_0 : ~tlb_invalidate_refill & (_GEN_102 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_4_valid_0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_106 = _GEN_101 ? tlb_sectored_entries_0_4_valid_1 : ~tlb_invalidate_refill & (_GEN_103 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_4_valid_1);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_107 = _GEN_101 ? tlb_sectored_entries_0_4_valid_2 : ~tlb_invalidate_refill & (_GEN_104 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_4_valid_2);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_108 = _GEN_101 ? tlb_sectored_entries_0_4_valid_3 : ~tlb_invalidate_refill & ((&(tlb_r_refill_tag[1:0])) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_4_valid_3);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :354:25, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59, :163:13]
  wire             tlb__32 = tlb_waddr_1 == 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:485:22, :486:75]
  wire             _GEN_109 = ~io_ptw_resp_valid | _GEN_68 | ~tlb__32;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
  wire             _GEN_110 = tlb_r_refill_tag[1:0] == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             _GEN_111 = tlb_r_refill_tag[1:0] == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             _GEN_112 = tlb_r_refill_tag[1:0] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [41:0]      tlb__sectored_entries_0_5_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_prot_w, tlb_prot_x, tlb_prot_r, _tlb_pma_io_resp_pp, _tlb_pma_io_resp_al, _tlb_pma_io_resp_aa, _tlb_pma_io_resp_eff, _tlb_pma_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:141:{32,52}, :149:35, :151:{35,40}, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :422:19, :429:{30,55}, :430:{30,55}, :434:{30,55}, :450:18, :453:25]
  wire             _GEN_113 = _GEN_109 ? tlb_sectored_entries_0_5_valid_0 : ~tlb_invalidate_refill & (_GEN_110 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_5_valid_0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_114 = _GEN_109 ? tlb_sectored_entries_0_5_valid_1 : ~tlb_invalidate_refill & (_GEN_111 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_5_valid_1);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_115 = _GEN_109 ? tlb_sectored_entries_0_5_valid_2 : ~tlb_invalidate_refill & (_GEN_112 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_5_valid_2);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_116 = _GEN_109 ? tlb_sectored_entries_0_5_valid_3 : ~tlb_invalidate_refill & ((&(tlb_r_refill_tag[1:0])) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_5_valid_3);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :354:25, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59, :163:13]
  wire             tlb__33 = tlb_waddr_1 == 3'h6;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:485:22, :486:75]
  wire             _GEN_117 = ~io_ptw_resp_valid | _GEN_68 | ~tlb__33;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
  wire             _GEN_118 = tlb_r_refill_tag[1:0] == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             _GEN_119 = tlb_r_refill_tag[1:0] == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             _GEN_120 = tlb_r_refill_tag[1:0] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [41:0]      tlb__sectored_entries_0_6_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_prot_w, tlb_prot_x, tlb_prot_r, _tlb_pma_io_resp_pp, _tlb_pma_io_resp_al, _tlb_pma_io_resp_aa, _tlb_pma_io_resp_eff, _tlb_pma_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:141:{32,52}, :149:35, :151:{35,40}, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :422:19, :429:{30,55}, :430:{30,55}, :434:{30,55}, :450:18, :453:25]
  wire             _GEN_121 = _GEN_117 ? tlb_sectored_entries_0_6_valid_0 : ~tlb_invalidate_refill & (_GEN_118 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_6_valid_0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_122 = _GEN_117 ? tlb_sectored_entries_0_6_valid_1 : ~tlb_invalidate_refill & (_GEN_119 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_6_valid_1);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_123 = _GEN_117 ? tlb_sectored_entries_0_6_valid_2 : ~tlb_invalidate_refill & (_GEN_120 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_6_valid_2);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_124 = _GEN_117 ? tlb_sectored_entries_0_6_valid_3 : ~tlb_invalidate_refill & ((&(tlb_r_refill_tag[1:0])) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_6_valid_3);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :354:25, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59, :163:13]
  wire             _GEN_125 = ~io_ptw_resp_valid | _GEN_68 | ~(&tlb_waddr_1);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :341:30, :446:20, :474:70, :476:58, :485:22, :486:{75,84}]
  wire             _GEN_126 = tlb_r_refill_tag[1:0] == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             _GEN_127 = tlb_r_refill_tag[1:0] == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             _GEN_128 = tlb_r_refill_tag[1:0] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :354:25, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire [41:0]      tlb__sectored_entries_0_7_data_T = {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_prot_w, tlb_prot_x, tlb_prot_r, _tlb_pma_io_resp_pp, _tlb_pma_io_resp_al, _tlb_pma_io_resp_aa, _tlb_pma_io_resp_eff, _tlb_pma_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:141:{32,52}, :149:35, :151:{35,40}, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :422:19, :429:{30,55}, :430:{30,55}, :434:{30,55}, :450:18, :453:25]
  wire             _GEN_129 = _GEN_125 ? tlb_sectored_entries_0_7_valid_0 : ~tlb_invalidate_refill & (_GEN_126 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_7_valid_0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_130 = _GEN_125 ? tlb_sectored_entries_0_7_valid_1 : ~tlb_invalidate_refill & (_GEN_127 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_7_valid_1);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_131 = _GEN_125 ? tlb_sectored_entries_0_7_valid_2 : ~tlb_invalidate_refill & (_GEN_128 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_7_valid_2);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             _GEN_132 = _GEN_125 ? tlb_sectored_entries_0_7_valid_3 : ~tlb_invalidate_refill & ((&(tlb_r_refill_tag[1:0])) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_7_valid_3);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :220:46, :339:29, :354:25, :357:27, :410:88, :446:20, :474:70, :476:58, :486:84, :487:38, :489:34, generators/rocket-chip/src/main/scala/util/package.scala:81:59, :163:13]
  wire [2:0]       _GEN_133 = {tlb_sector_hits_7, tlb_sector_hits_6, tlb_sector_hits_5};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:95, src/main/scala/chisel3/util/OneHot.scala:30:18]
  wire [2:0]       _GEN_134 = {tlb_sector_hits_3, tlb_sector_hits_2, tlb_sector_hits_1};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:95, src/main/scala/chisel3/util/OneHot.scala:31:18]
  wire             tlb__34 = tlb_io_req_ready & tlb_io_req_valid & tlb_tlb_miss;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:271:{52,71}, generators/rocket-chip/src/main/scala/rocket/TLB.scala:613:{53,64}, :631:25, :679:23, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             tlb__35 = tlb__12 == 25'h0 & ~tlb_;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, :339:29]
  wire             tlb__36 = s1_tlb_req_vaddr[13:12] == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:231:42, :335:30, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             _GEN_135 = tlb__35 & tlb__36;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             tlb__37 = s1_tlb_req_vaddr[13:12] == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:231:42, :335:30, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             _GEN_136 = tlb__35 & tlb__37;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             tlb__38 = s1_tlb_req_vaddr[13:12] == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:231:42, :335:30, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             _GEN_137 = tlb__35 & tlb__38;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             _GEN_138 = tlb__35 & (&(s1_tlb_req_vaddr[13:12]));	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :335:30, :446:20, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             tlb__39 = tlb__12[24:16] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :236:{28,63}]
  wire             tlb__40 = tlb__13 == 25'h0 & ~tlb__0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, :339:29]
  wire             _GEN_139 = tlb__40 & tlb__36;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             _GEN_140 = tlb__40 & tlb__37;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             _GEN_141 = tlb__40 & tlb__38;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             _GEN_142 = tlb__40 & (&(s1_tlb_req_vaddr[13:12]));	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :335:30, :446:20, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             tlb__41 = tlb__13[24:16] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :236:{28,63}]
  wire             tlb__42 = tlb__14 == 25'h0 & ~tlb__1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, :339:29]
  wire             _GEN_143 = tlb__42 & tlb__36;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             _GEN_144 = tlb__42 & tlb__37;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             _GEN_145 = tlb__42 & tlb__38;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             _GEN_146 = tlb__42 & (&(s1_tlb_req_vaddr[13:12]));	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :335:30, :446:20, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             tlb__43 = tlb__14[24:16] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :236:{28,63}]
  wire             tlb__44 = tlb__15 == 25'h0 & ~tlb__2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, :339:29]
  wire             _GEN_147 = tlb__44 & tlb__36;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             _GEN_148 = tlb__44 & tlb__37;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             _GEN_149 = tlb__44 & tlb__38;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             _GEN_150 = tlb__44 & (&(s1_tlb_req_vaddr[13:12]));	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :335:30, :446:20, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             tlb__45 = tlb__15[24:16] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :236:{28,63}]
  wire             tlb__46 = tlb__16 == 25'h0 & ~tlb__3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, :339:29]
  wire             _GEN_151 = tlb__46 & tlb__36;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             _GEN_152 = tlb__46 & tlb__37;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             _GEN_153 = tlb__46 & tlb__38;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             _GEN_154 = tlb__46 & (&(s1_tlb_req_vaddr[13:12]));	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :335:30, :446:20, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             tlb__47 = tlb__16[24:16] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :236:{28,63}]
  wire             tlb__48 = tlb__17 == 25'h0 & ~tlb__4;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, :339:29]
  wire             _GEN_155 = tlb__48 & tlb__36;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             _GEN_156 = tlb__48 & tlb__37;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             _GEN_157 = tlb__48 & tlb__38;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             _GEN_158 = tlb__48 & (&(s1_tlb_req_vaddr[13:12]));	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :335:30, :446:20, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             tlb__49 = tlb__17[24:16] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :236:{28,63}]
  wire             tlb__50 = tlb__18 == 25'h0 & ~tlb__5;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, :339:29]
  wire             _GEN_159 = tlb__50 & tlb__36;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             _GEN_160 = tlb__50 & tlb__37;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             _GEN_161 = tlb__50 & tlb__38;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             _GEN_162 = tlb__50 & (&(s1_tlb_req_vaddr[13:12]));	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :335:30, :446:20, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             tlb__51 = tlb__18[24:16] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :236:{28,63}]
  wire             tlb__52 = tlb__19 == 25'h0 & ~tlb__6;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:{61,86,95,105}, :339:29]
  wire             _GEN_163 = tlb__52 & tlb__36;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             _GEN_164 = tlb__52 & tlb__37;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             _GEN_165 = tlb__52 & tlb__38;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :446:20]
  wire             _GEN_166 = tlb__52 & (&(s1_tlb_req_vaddr[13:12]));	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:95, :229:43, :231:{35,42,62,66}, :335:30, :446:20, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
  wire             tlb__53 = tlb__19[24:16] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:174:61, :236:{28,63}]
  wire             tlb__54 = tlb__20[17:9] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:{52,58,79}]
  wire             tlb__55 = tlb_superpage_entries_0_valid_0 & ~tlb__7 & tlb__54 & (tlb_ignore_1 | tlb__20[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:178:{33,43}, :182:28, :183:{29,40,52,58,79}, :341:30]
  wire             tlb__56 = tlb__21[17:9] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:{52,58,79}]
  wire             tlb__57 = tlb_superpage_entries_1_valid_0 & ~tlb__8 & tlb__56 & (tlb_ignore_4 | tlb__21[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:178:{33,43}, :182:28, :183:{29,40,52,58,79}, :341:30]
  wire             tlb__58 = tlb__22[17:9] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:{52,58,79}]
  wire             tlb__59 = tlb_superpage_entries_2_valid_0 & ~tlb__9 & tlb__58 & (tlb_ignore_7 | tlb__22[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:178:{33,43}, :182:28, :183:{29,40,52,58,79}, :341:30]
  wire             tlb__60 = tlb__23[17:9] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:{52,58,79}]
  wire             tlb__61 = tlb_superpage_entries_3_valid_0 & ~tlb__10 & tlb__60 & (tlb_ignore_10 | tlb__23[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:178:{33,43}, :182:28, :183:{29,40,52,58,79}, :341:30]
  wire             tlb__62 = tlb__24[26:18] == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:{52,58,79}]
  wire             tlb__63 = tlb_special_entry_valid_0 & tlb__62 & (tlb_ignore_13 | tlb__24[17:9] == 9'h0) & (~(tlb_special_entry_level[1]) | tlb__24[8:0] == 9'h0);	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:183:{29,40,52,58,79}, :197:28, :346:56]
  wire             tlb__64 = tlb_multipleHits | reset;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:732:24, generators/rocket-chip/src/main/scala/util/Misc.scala:183:{37,49}]
  wire             _probe_bits_T = nodeOut_b_ready & auto_out_b_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:768:44, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             s1_valid_not_nacked = s1_valid & ~s1_nack;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25, :185:{38,41}, :569:36, :822:21, :837:24]
  wire             s0_clk_en = metaArb_io_out_valid & ~metaArb_io_out_bits_write;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:188:{40,43}, src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19, :154:31]
  wire [1:0]       _s1_meta_hit_state_T_38 = (_s1_meta_hit_state_T & ~s1_flush_valid ? _rockettile_dcache_tag_array_RW0_rdata[21:20] : 2'h0) | (_s1_meta_hit_state_T_4 & ~s1_flush_valid ? _rockettile_dcache_tag_array_RW0_rdata[43:42] : 2'h0) | (_s1_meta_hit_state_T_8 & ~s1_flush_valid ? _rockettile_dcache_tag_array_RW0_rdata[65:64] : 2'h0) | (_s1_meta_hit_state_T_12 & ~s1_flush_valid ? _rockettile_dcache_tag_array_RW0_rdata[87:86] : 2'h0) | (_s1_meta_hit_state_T_16 & ~s1_flush_valid ? _rockettile_dcache_tag_array_RW0_rdata[109:108] : 2'h0) | (_s1_meta_hit_state_T_20 & ~s1_flush_valid ? _rockettile_dcache_tag_array_RW0_rdata[131:130] : 2'h0) | (_s1_meta_hit_state_T_24 & ~s1_flush_valid ? _rockettile_dcache_tag_array_RW0_rdata[153:152] : 2'h0) | (_s1_meta_hit_state_T_28 & ~s1_flush_valid ? _rockettile_dcache_tag_array_RW0_rdata[175:174] : 2'h0);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:213:27, :313:80, :315:83, :317:{41,59,62}, :318:19, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire             _s2_victim_way_T = s1_valid_not_nacked | s1_flush_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:185:38, :213:27, :343:29]
  wire             _GEN_167 = s2_valid_hit_pre_data_ecc_and_waw & s2_lr & ~cached_grant_wait | s2_valid_cached_miss;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:221:34, :231:54, :416:89, :423:60, :476:{23,32,54}, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             advance_pstore1 = pstore1_valid & pstore2_valid == pstore_drain;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:499:30, :505:38, :515:44, :520:{61,79}]
  wire             _io_cpu_perf_acquire_T = auto_out_a_ready & tl_out_a_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:602:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_168 = _io_cpu_perf_acquire_T & s2_uncached;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:234:33, :422:39, :629:24, :630:24, :632:18, :633:13, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_169 = ~_io_errors_bus_valid_T | grantIsCached | ~(grantIsUncached & grantIsUncachedData);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:343:48, :629:24, :672:24, :673:26, :682:35, :689:34, :693:22, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             _GEN_170 = _GEN_33 & _io_cpu_perf_release_T & c_first;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:672:24, :861:102, :877:{27,39}, :878:26, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:231:25, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire             tlb__r_sectored_repl_addr_valids_T_2 = tlb__sector_hits_T | tlb_sectored_entries_0_0_valid_2 | tlb_sectored_entries_0_0_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb__r_sectored_repl_addr_valids_T_5 = tlb__sector_hits_T_8 | tlb_sectored_entries_0_1_valid_2 | tlb_sectored_entries_0_1_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb__r_sectored_repl_addr_valids_T_8 = tlb__sector_hits_T_16 | tlb_sectored_entries_0_2_valid_2 | tlb_sectored_entries_0_2_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb__r_sectored_repl_addr_valids_T_11 = tlb__sector_hits_T_24 | tlb_sectored_entries_0_3_valid_2 | tlb_sectored_entries_0_3_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb__r_sectored_repl_addr_valids_T_14 = tlb__sector_hits_T_32 | tlb_sectored_entries_0_4_valid_2 | tlb_sectored_entries_0_4_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb__r_sectored_repl_addr_valids_T_17 = tlb__sector_hits_T_40 | tlb_sectored_entries_0_5_valid_2 | tlb_sectored_entries_0_5_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire             tlb__r_sectored_repl_addr_valids_T_20 = tlb__sector_hits_T_48 | tlb_sectored_entries_0_6_valid_2 | tlb_sectored_entries_0_6_valid_3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  wire [6:0]       tlb__r_sectored_repl_addr_T_11 = ~{tlb__r_sectored_repl_addr_valids_T_20, tlb__r_sectored_repl_addr_valids_T_17, tlb__r_sectored_repl_addr_valids_T_14, tlb__r_sectored_repl_addr_valids_T_11, tlb__r_sectored_repl_addr_valids_T_8, tlb__r_sectored_repl_addr_valids_T_5, tlb__r_sectored_repl_addr_valids_T_2};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:757:43, generators/rocket-chip/src/main/scala/util/package.scala:45:27, :81:59]
  wire [2:0]       tlb__r_sectored_hit_bits_T_2 = _GEN_133 | _GEN_134;	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire [3:0]       tlb_hi_1 = {tlb_sector_hits_7, tlb_sector_hits_6, tlb_sector_hits_5, tlb_sector_hits_4};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:95, src/main/scala/chisel3/util/OneHot.scala:30:18]
  wire [2:0]       tlb__65 = _GEN_133 | _GEN_134;	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire             tlb__66 = tlb__65[2] | tlb__65[0];	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
    if (_GEN_69) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_0_tag_vpn <= tlb_r_refill_tag;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :354:25]
    tlb_ <= _GEN_69 & tlb_;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__27 & _GEN_70)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_0_data_0 <= tlb__sectored_entries_0_0_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__27 & _GEN_71)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_0_data_1 <= tlb__sectored_entries_0_0_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__27 & _GEN_72)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_0_data_2 <= tlb__sectored_entries_0_0_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__27 & (&(tlb_r_refill_tag[1:0])))) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :354:25, :446:20, :474:70, :476:58, :486:{75,84}, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_0_data_3 <= tlb__sectored_entries_0_0_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    tlb_sectored_entries_0_0_valid_0 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__39 ? ~(~tlb_ & tlb_sectored_entries_0_0_data_0[0] | _GEN_135) & _GEN_73 : ~_GEN_135 & _GEN_73) : s1_req_size[1] ? ~(~tlb_ & ~(tlb_sectored_entries_0_0_data_0[20])) & _GEN_73 : tlb_ & _GEN_73) : _GEN_73);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_0_valid_1 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__39 ? ~(~tlb_ & tlb_sectored_entries_0_0_data_1[0] | _GEN_136) & _GEN_74 : ~_GEN_136 & _GEN_74) : s1_req_size[1] ? ~(~tlb_ & ~(tlb_sectored_entries_0_0_data_1[20])) & _GEN_74 : tlb_ & _GEN_74) : _GEN_74);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_0_valid_2 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__39 ? ~(~tlb_ & tlb_sectored_entries_0_0_data_2[0] | _GEN_137) & _GEN_75 : ~_GEN_137 & _GEN_75) : s1_req_size[1] ? ~(~tlb_ & ~(tlb_sectored_entries_0_0_data_2[20])) & _GEN_75 : tlb_ & _GEN_75) : _GEN_75);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_0_valid_3 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__39 ? ~(~tlb_ & tlb_sectored_entries_0_0_data_3[0] | _GEN_138) & _GEN_76 : ~_GEN_138 & _GEN_76) : s1_req_size[1] ? ~(~tlb_ & ~(tlb_sectored_entries_0_0_data_3[20])) & _GEN_76 : tlb_ & _GEN_76) : _GEN_76);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    if (_GEN_77) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_1_tag_vpn <= tlb_r_refill_tag;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :354:25]
    tlb__0 <= _GEN_77 & tlb__0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__28 & _GEN_78)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_1_data_0 <= tlb__sectored_entries_0_1_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__28 & _GEN_79)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_1_data_1 <= tlb__sectored_entries_0_1_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__28 & _GEN_80)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_1_data_2 <= tlb__sectored_entries_0_1_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__28 & (&(tlb_r_refill_tag[1:0])))) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :354:25, :446:20, :474:70, :476:58, :486:{75,84}, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_1_data_3 <= tlb__sectored_entries_0_1_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    tlb_sectored_entries_0_1_valid_0 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__41 ? ~(~tlb__0 & tlb_sectored_entries_0_1_data_0[0] | _GEN_139) & _GEN_81 : ~_GEN_139 & _GEN_81) : s1_req_size[1] ? ~(~tlb__0 & ~(tlb_sectored_entries_0_1_data_0[20])) & _GEN_81 : tlb__0 & _GEN_81) : _GEN_81);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_1_valid_1 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__41 ? ~(~tlb__0 & tlb_sectored_entries_0_1_data_1[0] | _GEN_140) & _GEN_82 : ~_GEN_140 & _GEN_82) : s1_req_size[1] ? ~(~tlb__0 & ~(tlb_sectored_entries_0_1_data_1[20])) & _GEN_82 : tlb__0 & _GEN_82) : _GEN_82);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_1_valid_2 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__41 ? ~(~tlb__0 & tlb_sectored_entries_0_1_data_2[0] | _GEN_141) & _GEN_83 : ~_GEN_141 & _GEN_83) : s1_req_size[1] ? ~(~tlb__0 & ~(tlb_sectored_entries_0_1_data_2[20])) & _GEN_83 : tlb__0 & _GEN_83) : _GEN_83);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_1_valid_3 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__41 ? ~(~tlb__0 & tlb_sectored_entries_0_1_data_3[0] | _GEN_142) & _GEN_84 : ~_GEN_142 & _GEN_84) : s1_req_size[1] ? ~(~tlb__0 & ~(tlb_sectored_entries_0_1_data_3[20])) & _GEN_84 : tlb__0 & _GEN_84) : _GEN_84);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    if (_GEN_85) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_2_tag_vpn <= tlb_r_refill_tag;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :354:25]
    tlb__1 <= _GEN_85 & tlb__1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__29 & _GEN_86)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_2_data_0 <= tlb__sectored_entries_0_2_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__29 & _GEN_87)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_2_data_1 <= tlb__sectored_entries_0_2_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__29 & _GEN_88)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_2_data_2 <= tlb__sectored_entries_0_2_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__29 & (&(tlb_r_refill_tag[1:0])))) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :354:25, :446:20, :474:70, :476:58, :486:{75,84}, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_2_data_3 <= tlb__sectored_entries_0_2_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    tlb_sectored_entries_0_2_valid_0 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__43 ? ~(~tlb__1 & tlb_sectored_entries_0_2_data_0[0] | _GEN_143) & _GEN_89 : ~_GEN_143 & _GEN_89) : s1_req_size[1] ? ~(~tlb__1 & ~(tlb_sectored_entries_0_2_data_0[20])) & _GEN_89 : tlb__1 & _GEN_89) : _GEN_89);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_2_valid_1 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__43 ? ~(~tlb__1 & tlb_sectored_entries_0_2_data_1[0] | _GEN_144) & _GEN_90 : ~_GEN_144 & _GEN_90) : s1_req_size[1] ? ~(~tlb__1 & ~(tlb_sectored_entries_0_2_data_1[20])) & _GEN_90 : tlb__1 & _GEN_90) : _GEN_90);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_2_valid_2 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__43 ? ~(~tlb__1 & tlb_sectored_entries_0_2_data_2[0] | _GEN_145) & _GEN_91 : ~_GEN_145 & _GEN_91) : s1_req_size[1] ? ~(~tlb__1 & ~(tlb_sectored_entries_0_2_data_2[20])) & _GEN_91 : tlb__1 & _GEN_91) : _GEN_91);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_2_valid_3 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__43 ? ~(~tlb__1 & tlb_sectored_entries_0_2_data_3[0] | _GEN_146) & _GEN_92 : ~_GEN_146 & _GEN_92) : s1_req_size[1] ? ~(~tlb__1 & ~(tlb_sectored_entries_0_2_data_3[20])) & _GEN_92 : tlb__1 & _GEN_92) : _GEN_92);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    if (_GEN_93) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_3_tag_vpn <= tlb_r_refill_tag;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :354:25]
    tlb__2 <= _GEN_93 & tlb__2;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__30 & _GEN_94)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_3_data_0 <= tlb__sectored_entries_0_3_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__30 & _GEN_95)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_3_data_1 <= tlb__sectored_entries_0_3_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__30 & _GEN_96)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_3_data_2 <= tlb__sectored_entries_0_3_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__30 & (&(tlb_r_refill_tag[1:0])))) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :354:25, :446:20, :474:70, :476:58, :486:{75,84}, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_3_data_3 <= tlb__sectored_entries_0_3_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    tlb_sectored_entries_0_3_valid_0 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__45 ? ~(~tlb__2 & tlb_sectored_entries_0_3_data_0[0] | _GEN_147) & _GEN_97 : ~_GEN_147 & _GEN_97) : s1_req_size[1] ? ~(~tlb__2 & ~(tlb_sectored_entries_0_3_data_0[20])) & _GEN_97 : tlb__2 & _GEN_97) : _GEN_97);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_3_valid_1 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__45 ? ~(~tlb__2 & tlb_sectored_entries_0_3_data_1[0] | _GEN_148) & _GEN_98 : ~_GEN_148 & _GEN_98) : s1_req_size[1] ? ~(~tlb__2 & ~(tlb_sectored_entries_0_3_data_1[20])) & _GEN_98 : tlb__2 & _GEN_98) : _GEN_98);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_3_valid_2 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__45 ? ~(~tlb__2 & tlb_sectored_entries_0_3_data_2[0] | _GEN_149) & _GEN_99 : ~_GEN_149 & _GEN_99) : s1_req_size[1] ? ~(~tlb__2 & ~(tlb_sectored_entries_0_3_data_2[20])) & _GEN_99 : tlb__2 & _GEN_99) : _GEN_99);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_3_valid_3 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__45 ? ~(~tlb__2 & tlb_sectored_entries_0_3_data_3[0] | _GEN_150) & _GEN_100 : ~_GEN_150 & _GEN_100) : s1_req_size[1] ? ~(~tlb__2 & ~(tlb_sectored_entries_0_3_data_3[20])) & _GEN_100 : tlb__2 & _GEN_100) : _GEN_100);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    if (_GEN_101) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_4_tag_vpn <= tlb_r_refill_tag;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :354:25]
    tlb__3 <= _GEN_101 & tlb__3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__31 & _GEN_102)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_4_data_0 <= tlb__sectored_entries_0_4_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__31 & _GEN_103)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_4_data_1 <= tlb__sectored_entries_0_4_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__31 & _GEN_104)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_4_data_2 <= tlb__sectored_entries_0_4_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__31 & (&(tlb_r_refill_tag[1:0])))) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :354:25, :446:20, :474:70, :476:58, :486:{75,84}, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_4_data_3 <= tlb__sectored_entries_0_4_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    tlb_sectored_entries_0_4_valid_0 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__47 ? ~(~tlb__3 & tlb_sectored_entries_0_4_data_0[0] | _GEN_151) & _GEN_105 : ~_GEN_151 & _GEN_105) : s1_req_size[1] ? ~(~tlb__3 & ~(tlb_sectored_entries_0_4_data_0[20])) & _GEN_105 : tlb__3 & _GEN_105) : _GEN_105);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_4_valid_1 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__47 ? ~(~tlb__3 & tlb_sectored_entries_0_4_data_1[0] | _GEN_152) & _GEN_106 : ~_GEN_152 & _GEN_106) : s1_req_size[1] ? ~(~tlb__3 & ~(tlb_sectored_entries_0_4_data_1[20])) & _GEN_106 : tlb__3 & _GEN_106) : _GEN_106);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_4_valid_2 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__47 ? ~(~tlb__3 & tlb_sectored_entries_0_4_data_2[0] | _GEN_153) & _GEN_107 : ~_GEN_153 & _GEN_107) : s1_req_size[1] ? ~(~tlb__3 & ~(tlb_sectored_entries_0_4_data_2[20])) & _GEN_107 : tlb__3 & _GEN_107) : _GEN_107);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_4_valid_3 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__47 ? ~(~tlb__3 & tlb_sectored_entries_0_4_data_3[0] | _GEN_154) & _GEN_108 : ~_GEN_154 & _GEN_108) : s1_req_size[1] ? ~(~tlb__3 & ~(tlb_sectored_entries_0_4_data_3[20])) & _GEN_108 : tlb__3 & _GEN_108) : _GEN_108);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    if (_GEN_109) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_5_tag_vpn <= tlb_r_refill_tag;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :354:25]
    tlb__4 <= _GEN_109 & tlb__4;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__32 & _GEN_110)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_5_data_0 <= tlb__sectored_entries_0_5_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__32 & _GEN_111)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_5_data_1 <= tlb__sectored_entries_0_5_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__32 & _GEN_112)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_5_data_2 <= tlb__sectored_entries_0_5_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__32 & (&(tlb_r_refill_tag[1:0])))) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :354:25, :446:20, :474:70, :476:58, :486:{75,84}, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_5_data_3 <= tlb__sectored_entries_0_5_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    tlb_sectored_entries_0_5_valid_0 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__49 ? ~(~tlb__4 & tlb_sectored_entries_0_5_data_0[0] | _GEN_155) & _GEN_113 : ~_GEN_155 & _GEN_113) : s1_req_size[1] ? ~(~tlb__4 & ~(tlb_sectored_entries_0_5_data_0[20])) & _GEN_113 : tlb__4 & _GEN_113) : _GEN_113);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_5_valid_1 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__49 ? ~(~tlb__4 & tlb_sectored_entries_0_5_data_1[0] | _GEN_156) & _GEN_114 : ~_GEN_156 & _GEN_114) : s1_req_size[1] ? ~(~tlb__4 & ~(tlb_sectored_entries_0_5_data_1[20])) & _GEN_114 : tlb__4 & _GEN_114) : _GEN_114);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_5_valid_2 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__49 ? ~(~tlb__4 & tlb_sectored_entries_0_5_data_2[0] | _GEN_157) & _GEN_115 : ~_GEN_157 & _GEN_115) : s1_req_size[1] ? ~(~tlb__4 & ~(tlb_sectored_entries_0_5_data_2[20])) & _GEN_115 : tlb__4 & _GEN_115) : _GEN_115);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_5_valid_3 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__49 ? ~(~tlb__4 & tlb_sectored_entries_0_5_data_3[0] | _GEN_158) & _GEN_116 : ~_GEN_158 & _GEN_116) : s1_req_size[1] ? ~(~tlb__4 & ~(tlb_sectored_entries_0_5_data_3[20])) & _GEN_116 : tlb__4 & _GEN_116) : _GEN_116);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    if (_GEN_117) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_6_tag_vpn <= tlb_r_refill_tag;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :354:25]
    tlb__5 <= _GEN_117 & tlb__5;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__33 & _GEN_118)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_6_data_0 <= tlb__sectored_entries_0_6_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__33 & _GEN_119)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_6_data_1 <= tlb__sectored_entries_0_6_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__33 & _GEN_120)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_6_data_2 <= tlb__sectored_entries_0_6_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~(tlb__33 & (&(tlb_r_refill_tag[1:0])))) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :354:25, :446:20, :474:70, :476:58, :486:{75,84}, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_6_data_3 <= tlb__sectored_entries_0_6_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    tlb_sectored_entries_0_6_valid_0 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__51 ? ~(~tlb__5 & tlb_sectored_entries_0_6_data_0[0] | _GEN_159) & _GEN_121 : ~_GEN_159 & _GEN_121) : s1_req_size[1] ? ~(~tlb__5 & ~(tlb_sectored_entries_0_6_data_0[20])) & _GEN_121 : tlb__5 & _GEN_121) : _GEN_121);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_6_valid_1 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__51 ? ~(~tlb__5 & tlb_sectored_entries_0_6_data_1[0] | _GEN_160) & _GEN_122 : ~_GEN_160 & _GEN_122) : s1_req_size[1] ? ~(~tlb__5 & ~(tlb_sectored_entries_0_6_data_1[20])) & _GEN_122 : tlb__5 & _GEN_122) : _GEN_122);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_6_valid_2 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__51 ? ~(~tlb__5 & tlb_sectored_entries_0_6_data_2[0] | _GEN_161) & _GEN_123 : ~_GEN_161 & _GEN_123) : s1_req_size[1] ? ~(~tlb__5 & ~(tlb_sectored_entries_0_6_data_2[20])) & _GEN_123 : tlb__5 & _GEN_123) : _GEN_123);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_6_valid_3 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__51 ? ~(~tlb__5 & tlb_sectored_entries_0_6_data_3[0] | _GEN_162) & _GEN_124 : ~_GEN_162 & _GEN_124) : s1_req_size[1] ? ~(~tlb__5 & ~(tlb_sectored_entries_0_6_data_3[20])) & _GEN_124 : tlb__5 & _GEN_124) : _GEN_124);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    if (_GEN_125) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_7_tag_vpn <= tlb_r_refill_tag;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :354:25]
    tlb__6 <= _GEN_125 & tlb__6;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
    if (~io_ptw_resp_valid | _GEN_68 | ~((&tlb_waddr_1) & _GEN_126)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :485:22, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_7_data_0 <= tlb__sectored_entries_0_7_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~((&tlb_waddr_1) & _GEN_127)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :485:22, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_7_data_1 <= tlb__sectored_entries_0_7_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~((&tlb_waddr_1) & _GEN_128)) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :446:20, :474:70, :476:58, :485:22, :486:{75,84}]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_7_data_2 <= tlb__sectored_entries_0_7_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    if (~io_ptw_resp_valid | _GEN_68 | ~((&tlb_waddr_1) & (&(tlb_r_refill_tag[1:0])))) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:216:16, :217:15, :339:29, :341:30, :354:25, :446:20, :474:70, :476:58, :485:22, :486:{75,84}, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :446:20, :474:70, :476:58, :486:84]
      tlb_sectored_entries_0_7_data_3 <= tlb__sectored_entries_0_7_data_T;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :339:29]
    tlb_sectored_entries_0_7_valid_0 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__53 ? ~(~tlb__6 & tlb_sectored_entries_0_7_data_0[0] | _GEN_163) & _GEN_129 : ~_GEN_163 & _GEN_129) : s1_req_size[1] ? ~(~tlb__6 & ~(tlb_sectored_entries_0_7_data_0[20])) & _GEN_129 : tlb__6 & _GEN_129) : _GEN_129);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_7_valid_1 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__53 ? ~(~tlb__6 & tlb_sectored_entries_0_7_data_1[0] | _GEN_164) & _GEN_130 : ~_GEN_164 & _GEN_130) : s1_req_size[1] ? ~(~tlb__6 & ~(tlb_sectored_entries_0_7_data_1[20])) & _GEN_130 : tlb__6 & _GEN_130) : _GEN_130);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_7_valid_2 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__53 ? ~(~tlb__6 & tlb_sectored_entries_0_7_data_2[0] | _GEN_165) & _GEN_131 : ~_GEN_165 & _GEN_131) : s1_req_size[1] ? ~(~tlb__6 & ~(tlb_sectored_entries_0_7_data_2[20])) & _GEN_131 : tlb__6 & _GEN_131) : _GEN_131);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    tlb_sectored_entries_0_7_valid_3 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__53 ? ~(~tlb__6 & tlb_sectored_entries_0_7_data_3[0] | _GEN_166) & _GEN_132 : ~_GEN_166 & _GEN_132) : s1_req_size[1] ? ~(~tlb__6 & ~(tlb_sectored_entries_0_7_data_3[20])) & _GEN_132 : tlb__6 & _GEN_132) : _GEN_132);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :174:105, :220:46, :223:{32,36}, :229:43, :231:{35,62,66}, :236:{63,72}, :238:{33,60,64}, :243:{31,34,40,44}, :339:29, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    if (_GEN_57) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30, :446:20, :474:70, :476:58]
      tlb_superpage_entries_0_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:213:16, :341:30, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
      tlb_superpage_entries_0_tag_vpn <= tlb_r_refill_tag;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30, :354:25]
    end
    tlb__7 <= (~io_ptw_resp_valid | ~io_ptw_resp_bits_homogeneous | ~_GEN_56) & tlb__7;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, :212:16, :341:30, :446:20, :474:70, :476:58, :478:91]
    if (_GEN_57)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30, :446:20, :474:70, :476:58]
      tlb_superpage_entries_0_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_prot_w, tlb_prot_x, tlb_prot_r, _tlb_pma_io_resp_pp, _tlb_pma_io_resp_al, _tlb_pma_io_resp_aa, _tlb_pma_io_resp_eff, _tlb_pma_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:141:{32,52}, :149:35, :151:{35,40}, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :341:30, :422:19, :429:{30,55}, :430:{30,55}, :434:{30,55}, :450:18, :453:25]
    tlb_superpage_entries_0_valid_0 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__54 ? ~(~tlb__7 & tlb_superpage_entries_0_data_0[0] | tlb__55) & _GEN_58 : ~tlb__55 & _GEN_58) : s1_req_size[1] ? ~(~tlb__7 & ~(tlb_superpage_entries_0_data_0[20])) & _GEN_58 : tlb__7 & _GEN_58) : _GEN_58);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :178:{33,43}, :183:{29,79}, :220:46, :223:{32,36}, :227:32, :236:72, :238:{33,60,64}, :243:{31,34,40,44}, :341:30, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    if (_GEN_60) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30, :446:20, :474:70, :476:58]
      tlb_superpage_entries_1_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:213:16, :341:30, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
      tlb_superpage_entries_1_tag_vpn <= tlb_r_refill_tag;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30, :354:25]
    end
    tlb__8 <= (~io_ptw_resp_valid | ~io_ptw_resp_bits_homogeneous | ~_GEN_59) & tlb__8;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, :212:16, :341:30, :446:20, :474:70, :476:58, :478:91]
    if (_GEN_60)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30, :446:20, :474:70, :476:58]
      tlb_superpage_entries_1_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_prot_w, tlb_prot_x, tlb_prot_r, _tlb_pma_io_resp_pp, _tlb_pma_io_resp_al, _tlb_pma_io_resp_aa, _tlb_pma_io_resp_eff, _tlb_pma_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:141:{32,52}, :149:35, :151:{35,40}, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :341:30, :422:19, :429:{30,55}, :430:{30,55}, :434:{30,55}, :450:18, :453:25]
    tlb_superpage_entries_1_valid_0 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__56 ? ~(~tlb__8 & tlb_superpage_entries_1_data_0[0] | tlb__57) & _GEN_61 : ~tlb__57 & _GEN_61) : s1_req_size[1] ? ~(~tlb__8 & ~(tlb_superpage_entries_1_data_0[20])) & _GEN_61 : tlb__8 & _GEN_61) : _GEN_61);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :178:{33,43}, :183:{29,79}, :220:46, :223:{32,36}, :227:32, :236:72, :238:{33,60,64}, :243:{31,34,40,44}, :341:30, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    if (_GEN_63) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30, :446:20, :474:70, :476:58]
      tlb_superpage_entries_2_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:213:16, :341:30, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
      tlb_superpage_entries_2_tag_vpn <= tlb_r_refill_tag;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30, :354:25]
    end
    tlb__9 <= (~io_ptw_resp_valid | ~io_ptw_resp_bits_homogeneous | ~_GEN_62) & tlb__9;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, :212:16, :341:30, :446:20, :474:70, :476:58, :478:91]
    if (_GEN_63)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30, :446:20, :474:70, :476:58]
      tlb_superpage_entries_2_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_prot_w, tlb_prot_x, tlb_prot_r, _tlb_pma_io_resp_pp, _tlb_pma_io_resp_al, _tlb_pma_io_resp_aa, _tlb_pma_io_resp_eff, _tlb_pma_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:141:{32,52}, :149:35, :151:{35,40}, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :341:30, :422:19, :429:{30,55}, :430:{30,55}, :434:{30,55}, :450:18, :453:25]
    tlb_superpage_entries_2_valid_0 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__58 ? ~(~tlb__9 & tlb_superpage_entries_2_data_0[0] | tlb__59) & _GEN_64 : ~tlb__59 & _GEN_64) : s1_req_size[1] ? ~(~tlb__9 & ~(tlb_superpage_entries_2_data_0[20])) & _GEN_64 : tlb__9 & _GEN_64) : _GEN_64);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :178:{33,43}, :183:{29,79}, :220:46, :223:{32,36}, :227:32, :236:72, :238:{33,60,64}, :243:{31,34,40,44}, :341:30, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    if (_GEN_66) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30, :446:20, :474:70, :476:58]
      tlb_superpage_entries_3_level <= {1'h0, io_ptw_resp_bits_level[0]};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:213:16, :341:30, generators/rocket-chip/src/main/scala/util/package.scala:163:13]
      tlb_superpage_entries_3_tag_vpn <= tlb_r_refill_tag;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30, :354:25]
    end
    tlb__10 <= (~io_ptw_resp_valid | ~io_ptw_resp_bits_homogeneous | ~_GEN_65) & tlb__10;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, :212:16, :341:30, :446:20, :474:70, :476:58, :478:91]
    if (_GEN_66)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30, :446:20, :474:70, :476:58]
      tlb_superpage_entries_3_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_prot_w, tlb_prot_x, tlb_prot_r, _tlb_pma_io_resp_pp, _tlb_pma_io_resp_al, _tlb_pma_io_resp_aa, _tlb_pma_io_resp_eff, _tlb_pma_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:141:{32,52}, :149:35, :151:{35,40}, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :341:30, :422:19, :429:{30,55}, :430:{30,55}, :434:{30,55}, :450:18, :453:25]
    tlb_superpage_entries_3_valid_0 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__60 ? ~(~tlb__10 & tlb_superpage_entries_3_data_0[0] | tlb__61) & _GEN_67 : ~tlb__61 & _GEN_67) : s1_req_size[1] ? ~(~tlb__10 & ~(tlb_superpage_entries_3_data_0[20])) & _GEN_67 : tlb__10 & _GEN_67) : _GEN_67);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :178:{33,43}, :183:{29,79}, :220:46, :223:{32,36}, :227:32, :236:72, :238:{33,60,64}, :243:{31,34,40,44}, :341:30, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    if (_GEN_54) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:211:18, :346:56, :446:20, :474:70]
      tlb_special_entry_level <= io_ptw_resp_bits_level;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:346:56]
      tlb_special_entry_tag_vpn <= tlb_r_refill_tag;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:346:56, :354:25]
      tlb_special_entry_data_0 <= {io_ptw_resp_bits_pte_ppn[19:0], io_ptw_resp_bits_pte_u, tlb_newEntry_g, io_ptw_resp_bits_ae_ptw, io_ptw_resp_bits_ae_final, 1'h0, io_ptw_resp_bits_pf, io_ptw_resp_bits_gf, tlb_newEntry_sw, tlb_newEntry_sx, tlb_newEntry_sr, io_ptw_resp_bits_hw, io_ptw_resp_bits_hx, io_ptw_resp_bits_hr, tlb_prot_w, tlb_prot_x, tlb_prot_r, _tlb_pma_io_resp_pp, _tlb_pma_io_resp_al, _tlb_pma_io_resp_aa, _tlb_pma_io_resp_eff, _tlb_pma_io_resp_cacheable, 1'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:141:{32,52}, :149:35, :151:{35,40}, :153:35, generators/rocket-chip/src/main/scala/rocket/TLB.scala:217:24, :346:56, :422:19, :429:{30,55}, :430:{30,55}, :434:{30,55}, :450:18, :453:25]
    end
    tlb_special_entry_valid_0 <= ~tlb__64 & (tlb_io_sfence_valid ? (s1_req_size[0] ? (tlb__62 ? ~(tlb_special_entry_data_0[0] | tlb__63) & _GEN_55 : ~tlb__63 & _GEN_55) : s1_req_size[1] & tlb_special_entry_data_0[20] & _GEN_55) : _GEN_55);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :212:64, :276:{35,54}, :278:40, generators/rocket-chip/src/main/scala/rocket/TLB.scala:166:39, :183:{29,79}, :216:16, :220:46, :223:32, :227:32, :236:72, :238:{60,64}, :243:{40,44}, :346:56, :446:20, :474:70, :718:19, :723:42, :724:47, :728:46, :732:{24,41}]
    if (tlb__34) begin	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:679:23, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      tlb_r_refill_tag <= s1_tlb_req_vaddr[38:12];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:335:30, :354:25]
      tlb_waddr <= (&{tlb_superpage_entries_3_valid_0, tlb_superpage_entries_2_valid_0, tlb_superpage_entries_1_valid_0, tlb_superpage_entries_0_valid_0}) ? {tlb_state_reg_1[2], tlb_state_reg_1[2] ? tlb_state_reg_1[1] : tlb_state_reg_1[0]} : tlb__r_superpage_repl_addr_T_5[0] ? 2'h0 : tlb__r_superpage_repl_addr_T_5[1] ? 2'h1 : {1'h1, ~(tlb__r_superpage_repl_addr_T_5[2])};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30, :355:34, :757:{8,16,43}, generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :243:38, :245:38, :249:12, :250:16, generators/rocket-chip/src/main/scala/util/package.scala:45:27, :163:13, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45]
      tlb_r_sectored_repl_addr <= (&{tlb__sector_hits_T_56 | tlb_sectored_entries_0_7_valid_2 | tlb_sectored_entries_0_7_valid_3, tlb__r_sectored_repl_addr_valids_T_20, tlb__r_sectored_repl_addr_valids_T_17, tlb__r_sectored_repl_addr_valids_T_14, tlb__r_sectored_repl_addr_valids_T_11, tlb__r_sectored_repl_addr_valids_T_8, tlb__r_sectored_repl_addr_valids_T_5, tlb__r_sectored_repl_addr_valids_T_2}) ? {tlb_state_vec_0[6], tlb_state_vec_0[6] ? {tlb_state_vec_0[5], tlb_state_vec_0[5] ? tlb_state_vec_0[4] : tlb_state_vec_0[3]} : {tlb_state_vec_0[2], tlb_state_vec_0[2] ? tlb_state_vec_0[1] : tlb_state_vec_0[0]}} : tlb__r_sectored_repl_addr_T_11[0] ? 3'h0 : tlb__r_sectored_repl_addr_T_11[1] ? 3'h1 : tlb__r_sectored_repl_addr_T_11[2] ? 3'h2 : tlb__r_sectored_repl_addr_T_11[3] ? 3'h3 : tlb__r_sectored_repl_addr_T_11[4] ? 3'h4 : tlb__r_sectored_repl_addr_T_11[5] ? 3'h5 : {2'h3, ~(tlb__r_sectored_repl_addr_T_11[6])};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :356:33, :757:{8,16,43}, generators/rocket-chip/src/main/scala/util/Replacement.scala:243:38, :245:38, :249:12, :250:16, :305:17, generators/rocket-chip/src/main/scala/util/package.scala:45:27, :81:59, :163:13, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45]
      tlb_r_sectored_hit_valid <= tlb_sector_hits_0 | tlb_sector_hits_1 | tlb_sector_hits_2 | tlb_sector_hits_3 | tlb_sector_hits_4 | tlb_sector_hits_5 | tlb_sector_hits_6 | tlb_sector_hits_7;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:95, :357:27, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
      tlb_r_sectored_hit_bits <= {|{tlb_sector_hits_7, tlb_sector_hits_6, tlb_sector_hits_5, tlb_sector_hits_4}, |(tlb__r_sectored_hit_bits_T_2[2:1]), tlb__r_sectored_hit_bits_T_2[2] | tlb__r_sectored_hit_bits_T_2[0]};	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:95, :357:27, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}]
      tlb_r_need_gpa <= |tlb_real_hits;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:361:23, :610:43, generators/rocket-chip/src/main/scala/util/package.scala:45:27]
    end
    if (s2_want_victimize) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:425:{77,123}]
      probe_bits_param <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29]
      probe_bits_size <= 4'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29]
      probe_bits_address <= {s2_valid_flush_line ? s2_req_addr[31:12] : (_s2_victim_state_T ? s2_meta_corrected_r[19:0] : 20'h0) | (_s2_victim_state_T_1 ? s2_meta_corrected_r_1[19:0] : 20'h0) | (_s2_victim_state_T_2 ? s2_meta_corrected_r_2[19:0] : 20'h0) | (_s2_victim_state_T_3 ? s2_meta_corrected_r_3[19:0] : 20'h0) | (_s2_victim_state_T_4 ? s2_meta_corrected_r_4[19:0] : 20'h0) | (_s2_victim_state_T_5 ? s2_meta_corrected_r_5[19:0] : 20'h0) | (_s2_victim_state_T_6 ? s2_meta_corrected_r_6[19:0] : 20'h0) | ((&s2_victim_way_r) ? s2_meta_corrected_r_7[19:0] : 20'h0), s2_req_addr[11:6], 6'h0};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29, :337:19, :339:54, :359:{61,99}, :417:75, :429:41, :431:{26,82}, :820:{76,96}, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    end
    else if (_probe_bits_T) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      probe_bits_param <= auto_out_b_bits_param;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29]
      probe_bits_size <= auto_out_b_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29]
      probe_bits_address <= auto_out_b_bits_address;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29]
    end
    probe_bits_source <= ~s2_want_victimize & (_probe_bits_T ? auto_out_b_bits_source : probe_bits_source);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29, :425:{77,123}, :814:25, :820:18, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    if (s0_clk_en) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:188:40]
      s1_vaddr <= s0_req_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:191:21, :194:25]
      s1_req_tag <= io_cpu_req_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
      s1_req_cmd <= io_cpu_req_bits_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
      s1_req_size <= io_cpu_req_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
      s1_req_signed <= io_cpu_req_bits_signed;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
      s1_req_dprv <= io_cpu_req_bits_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
      s1_req_dv <= io_cpu_req_bits_dv;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
      s1_req_mask <= 8'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :194:25]
      s1_tlb_req_vaddr <= s0_req_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:191:21, :206:29]
      s1_tlb_req_passthrough <= metaArb__grant_T_5 | io_cpu_req_bits_phys;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:190:24, :193:{34,48}, :206:29, src/main/scala/chisel3/util/Arbiter.scala:45:68]
      s1_tlb_req_size <= io_cpu_req_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29]
      s1_tlb_req_cmd <= io_cpu_req_bits_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29]
      s1_tlb_req_prv <= io_cpu_req_bits_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29]
      s1_did_read <= ~dataArb__grant_T_1 & io_cpu_req_valid & (_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1 | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41 | (_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_T_50 | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41) & _pstore_drain_opportunistic_T_50);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,49,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:257:{30,54,75}, :1188:21, :1189:23, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59, src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}]
    end
    s1_req_no_alloc <= ~s0_clk_en & s1_req_no_alloc;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:188:40, :194:25]
    s1_req_no_xcpt <= ~s0_clk_en & s1_req_no_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:188:40, :194:25]
    s1_flush_valid <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:213:27]
    if (_GEN_170)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:672:24, :861:102, :877:{27,39}, :878:26]
      release_ack_addr <= probe_bits_address;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:182:29, :225:29]
    if (~_io_cpu_perf_acquire_T | s2_uncached) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:227:23, :422:39, :629:24, :630:24, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:227:23, :629:24, :630:24]
      refill_way <= s2_victim_or_hit_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:227:23, :430:33]
    if (_GEN_168) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:234:33, :629:24, :630:24, :632:18, :633:13]
      uncachedReqs_0_addr <= s2_req_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25, :337:19]
      uncachedReqs_0_tag <= s2_req_tag;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25, :337:19]
      uncachedReqs_0_size <= s2_req_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25, :337:19]
      uncachedReqs_0_signed <= s2_req_signed;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25, :337:19]
    end
    s2_not_nacked_in_s1 <= ~s1_nack;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:185:41, :333:36, :569:36, :822:21, :837:24]
    if (_GEN_169) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:343:48, :672:24, :673:26, :682:35]
      if (_s2_victim_way_T) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:343:29]
        s2_req_addr <= {8'h0, tlb_ppn, s1_vaddr[11:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :194:25, :195:78, :337:19, :345:17, src/main/scala/chisel3/util/Mux.scala:30:73]
        s2_req_tag <= s1_req_tag;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :337:19]
        s2_req_cmd <= s1_req_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :337:19]
        s2_req_size <= s1_req_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :337:19]
        s2_req_signed <= s1_req_signed;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :337:19]
      end
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:343:48, :672:24, :673:26, :682:35]
      s2_req_addr <= {8'h0, tlb_ppn, s1_vaddr[11:3], uncachedReqs_0_addr[2:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :194:25, :235:25, :337:19, :697:23, :699:41, :700:45, src/main/scala/chisel3/util/Mux.scala:30:73]
      s2_req_tag <= uncachedReqs_0_tag;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25, :337:19]
      s2_req_cmd <= 5'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19]
      s2_req_size <= uncachedReqs_0_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25, :337:19]
      s2_req_signed <= uncachedReqs_0_signed;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25, :337:19]
    end
    if (_s2_victim_way_T) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:343:29]
      s2_req_dprv <= s1_req_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :337:19]
      s2_req_dv <= s1_req_dv;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :337:19]
      s2_req_no_alloc <= s1_req_no_alloc;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :337:19]
      s2_req_no_xcpt <= s1_req_no_xcpt;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :337:19]
      s2_req_mask <= s1_req_mask;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :337:19]
      s2_tlb_xcpt_pf_ld <= |{tlb_bad_va & tlb_cmd_read, (tlb_cmd_read ? ({1'h0, ~(tlb_priv_rw_ok & ({_tlb_entries_barrier_12_io_y_sr, _tlb_entries_barrier_11_io_y_sr, _tlb_entries_barrier_10_io_y_sr, _tlb_entries_barrier_9_io_y_sr, _tlb_entries_barrier_8_io_y_sr, _tlb_entries_barrier_7_io_y_sr, _tlb_entries_barrier_6_io_y_sr, _tlb_entries_barrier_5_io_y_sr, _tlb_entries_barrier_4_io_y_sr, _tlb_entries_barrier_3_io_y_sr, _tlb_entries_barrier_2_io_y_sr, _tlb_entries_barrier_1_io_y_sr, _tlb_entries_barrier_io_y_sr} | (io_ptw_status_mxr ? {_tlb_entries_barrier_12_io_y_sx, _tlb_entries_barrier_11_io_y_sx, _tlb_entries_barrier_10_io_y_sx, _tlb_entries_barrier_9_io_y_sx, _tlb_entries_barrier_8_io_y_sx, _tlb_entries_barrier_7_io_y_sx, _tlb_entries_barrier_6_io_y_sx, _tlb_entries_barrier_5_io_y_sx, _tlb_entries_barrier_4_io_y_sx, _tlb_entries_barrier_3_io_y_sx, _tlb_entries_barrier_2_io_y_sx, _tlb_entries_barrier_1_io_y_sx, _tlb_entries_barrier_io_y_sx} : 13'h0)))} & tlb__pf_ld_array_T_2 | tlb_ptw_pf_array) & tlb__pf_ld_array_T_5 : 14'h0) & tlb_hits};	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24, generators/rocket-chip/src/main/scala/rocket/TLB.scala:442:17, :506:25, :508:25, :509:25, :513:70, :520:{20,41,69,74}, :568:34, :597:{24,37,71,88,104}, :633:{28,41,57,65}, generators/rocket-chip/src/main/scala/util/package.scala:45:27, :81:59, :267:25]
      s2_tlb_xcpt_pf_st <= |{tlb_bad_va & tlb_cmd_write_perms, (tlb_cmd_write_perms ? ({1'h0, ~(tlb_priv_rw_ok & {_tlb_entries_barrier_12_io_y_sw, _tlb_entries_barrier_11_io_y_sw, _tlb_entries_barrier_10_io_y_sw, _tlb_entries_barrier_9_io_y_sw, _tlb_entries_barrier_8_io_y_sw, _tlb_entries_barrier_7_io_y_sw, _tlb_entries_barrier_6_io_y_sw, _tlb_entries_barrier_5_io_y_sw, _tlb_entries_barrier_4_io_y_sw, _tlb_entries_barrier_3_io_y_sw, _tlb_entries_barrier_2_io_y_sw, _tlb_entries_barrier_1_io_y_sw, _tlb_entries_barrier_io_y_sw})} & tlb__pf_ld_array_T_2 | tlb_ptw_pf_array) & tlb__pf_ld_array_T_5 : 14'h0) & tlb_hits};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24, generators/rocket-chip/src/main/scala/rocket/TLB.scala:442:17, :506:25, :508:25, :509:25, :513:70, :521:{20,41}, :568:34, :577:35, :598:{24,44,53,70,86}, :634:{28,48,64,72}, generators/rocket-chip/src/main/scala/util/package.scala:45:27, :81:59, :267:25]
      s2_tlb_xcpt_ae_ld <= |((tlb_cmd_read ? tlb_ae_array | ~({{2{tlb_prot_r}}, _tlb_entries_barrier_11_io_y_pr, _tlb_entries_barrier_10_io_y_pr, _tlb_entries_barrier_9_io_y_pr, _tlb_entries_barrier_8_io_y_pr, _tlb_entries_barrier_7_io_y_pr, _tlb_entries_barrier_6_io_y_pr, _tlb_entries_barrier_5_io_y_pr, _tlb_entries_barrier_4_io_y_pr, _tlb_entries_barrier_3_io_y_pr, _tlb_entries_barrier_2_io_y_pr, _tlb_entries_barrier_1_io_y_pr, _tlb_entries_barrier_io_y_pr} & {1'h1, ~_GEN_35, ~_GEN_36, ~_GEN_37, ~_GEN_38, ~_GEN_39, ~_GEN_40, ~_GEN_41, ~_GEN_42, ~_GEN_43, ~_GEN_44, ~_GEN_45, ~_GEN_46, ~_GEN_47}) : 14'h0) & tlb_hits);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24, generators/rocket-chip/src/main/scala/rocket/TLB.scala:429:{30,55}, :442:17, :529:{21,26,87,89,104}, :582:37, :586:{24,44,46}, :641:{33,41}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, :267:25]
      s2_tlb_xcpt_ae_st <= |(((tlb_cmd_write_perms ? tlb_ae_array | ~({{2{tlb_prot_w}}, _tlb_entries_barrier_11_io_y_pw, _tlb_entries_barrier_10_io_y_pw, _tlb_entries_barrier_9_io_y_pw, _tlb_entries_barrier_8_io_y_pw, _tlb_entries_barrier_7_io_y_pw, _tlb_entries_barrier_6_io_y_pw, _tlb_entries_barrier_5_io_y_pw, _tlb_entries_barrier_4_io_y_pw, _tlb_entries_barrier_3_io_y_pw, _tlb_entries_barrier_2_io_y_pw, _tlb_entries_barrier_1_io_y_pw, _tlb_entries_barrier_io_y_pw} & {1'h1, ~_GEN_35, ~_GEN_36, ~_GEN_37, ~_GEN_38, ~_GEN_39, ~_GEN_40, ~_GEN_41, ~_GEN_42, ~_GEN_43, ~_GEN_44, ~_GEN_45, ~_GEN_46, ~_GEN_47}) : 14'h0) | (tlb_cmd_put_partial ? ~(tlb_ppp_array | tlb_lrscAllowed) : 14'h0) | (tlb_cmd_amo_logical ? ~(tlb_pal_array | tlb_lrscAllowed) : 14'h0) | (tlb_cmd_amo_arithmetic ? ~(tlb_paa_array | tlb_lrscAllowed) : 14'h0)) & tlb_hits);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24, generators/rocket-chip/src/main/scala/rocket/TLB.scala:430:{30,55}, :442:17, :529:{89,104}, :531:{21,26,87}, :537:20, :539:22, :541:22, :543:22, :544:39, :545:39, :546:39, :573:41, :577:35, :582:37, :588:{8,35,37,53}, :589:{8,26,53}, :590:{8,26,53}, :591:{8,29}, :642:{33,41}, generators/rocket-chip/src/main/scala/util/package.scala:81:59, :267:25]
      s2_tlb_xcpt_ma_ld <= (|_GEN_48) & tlb_cmd_read;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24, generators/rocket-chip/src/main/scala/rocket/TLB.scala:550:{39,77}, :645:31, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
      s2_tlb_xcpt_ma_st <= (|_GEN_48) & tlb_cmd_write;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{42,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:340:24, generators/rocket-chip/src/main/scala/rocket/TLB.scala:550:{39,77}, :646:31, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
      s2_pma_cacheable <= |(tlb_lrscAllowed & tlb_hits);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:341:19, generators/rocket-chip/src/main/scala/rocket/TLB.scala:442:17, :537:20, :648:{33,41}]
      s2_pma_must_alloc <= |(((tlb_cmd_put_partial ? ~tlb_ppp_array : 14'h0) | (tlb_cmd_amo_logical ? ~tlb_pal_array : 14'h0) | (tlb_cmd_amo_arithmetic ? ~tlb_paa_array : 14'h0) | {14{tlb_cmd_lrsc}}) & tlb_hits);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:341:19, generators/rocket-chip/src/main/scala/rocket/TLB.scala:442:17, :539:22, :541:22, :543:22, :573:41, :593:{8,26,43}, :594:{8,26,43}, :595:{8,29,46}, :596:8, :649:{43,51}, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
      s2_vaddr_r <= s1_vaddr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :349:31]
      s2_hit_state_state <= _s1_meta_hit_state_T_38;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:318:19, :384:31]
      s2_victim_way_r <= {_lfsr_prng_io_out_2, _lfsr_prng_io_out_1, _lfsr_prng_io_out_0};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:429:41, generators/rocket-chip/src/main/scala/util/package.scala:163:13, src/main/scala/chisel3/util/random/PRNG.scala:91:22]
    end
    if (_GEN_169) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:342:34, :343:48, :672:24, :673:26, :682:35]
    end
    else	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:342:34, :672:24, :673:26, :682:35]
      s2_uncached_resp_addr <= uncachedReqs_0_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:235:25, :342:34]
    s2_flush_valid_pre_tag_ecc <= s1_flush_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:213:27, :353:43]
    if (_s2_victim_way_T | s1_probe) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:181:25, :343:29, :355:62]
      s2_meta_corrected_r <= _rockettile_dcache_tag_array_RW0_rdata[21:0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:359:61, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
      s2_meta_corrected_r_1 <= _rockettile_dcache_tag_array_RW0_rdata[43:22];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:359:61, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
      s2_meta_corrected_r_2 <= _rockettile_dcache_tag_array_RW0_rdata[65:44];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:359:61, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
      s2_meta_corrected_r_3 <= _rockettile_dcache_tag_array_RW0_rdata[87:66];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:359:61, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
      s2_meta_corrected_r_4 <= _rockettile_dcache_tag_array_RW0_rdata[109:88];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:359:61, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
      s2_meta_corrected_r_5 <= _rockettile_dcache_tag_array_RW0_rdata[131:110];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:359:61, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
      s2_meta_corrected_r_6 <= _rockettile_dcache_tag_array_RW0_rdata[153:132];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:359:61, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
      s2_meta_corrected_r_7 <= _rockettile_dcache_tag_array_RW0_rdata[175:154];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:359:61, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    end
    if (s1_valid | inWriteback | io_cpu_replay_next_0)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25, :364:{23,38}, :948:39, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
      s2_data <= (_s2_data_T_1[0] ? _data_io_resp_0 : 64'h0) | (_s2_data_T_1[1] ? _data_io_resp_1 : 64'h0) | (_s2_data_T_1[2] ? _data_io_resp_2 : 64'h0) | (_s2_data_T_1[3] ? _data_io_resp_3 : 64'h0) | (_s2_data_T_1[4] ? _data_io_resp_4 : 64'h0) | (_s2_data_T_1[5] ? _data_io_resp_5 : 64'h0) | (_s2_data_T_1[6] ? _data_io_resp_6 : 64'h0) | (_s2_data_T_1[7] ? _data_io_resp_7 : 64'h0) | (_s2_data_T_1[8] ? auto_out_d_bits_data : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:143:20, :377:{18,28}, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    if (s1_probe) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:181:25]
      s2_probe_way <= s1_hit_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:381:31, generators/rocket-chip/src/main/scala/util/package.scala:45:27]
      s2_probe_state_state <= _s1_meta_hit_state_T_38;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:318:19, :382:33]
    end
    if (s1_valid_not_nacked)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:185:38]
      s2_hit_way <= s1_hit_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:383:29, generators/rocket-chip/src/main/scala/util/package.scala:45:27]
    if (_GEN_167)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:476:54]
      lrscAddr <= s2_req_addr[39:6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:337:19, :473:21, :474:49]
    if (s1_valid_not_nacked & s1_write) begin	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :90:{42,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:185:38, :490:63, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
      pstore1_cmd <= s1_req_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :490:30]
      pstore1_addr <= s1_vaddr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25, :491:31]
      pstore1_data <= io_cpu_s1_data_data;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:492:31]
      pstore1_way <= s1_hit_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:493:30, generators/rocket-chip/src/main/scala/util/package.scala:45:27]
      pstore1_mask <= _io_cpu_perf_canAcceptLoadThenLoad_T_51 ? io_cpu_s1_data_mask : s1_mask_xwr;	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:22:16, generators/rocket-chip/src/main/scala/rocket/Consts.scala:90:49, generators/rocket-chip/src/main/scala/rocket/DCache.scala:325:20, :494:31]
      pstore1_rmw <= _io_cpu_perf_canAcceptLoadThenLoad_T_1 | _io_cpu_perf_canAcceptLoadThenLoad_T_2 | _io_cpu_perf_canAcceptLoadThenLoad_T_3 | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42 | (_io_cpu_perf_canAcceptLoadThenLoad_T_26 | _io_cpu_perf_canAcceptLoadThenLoad_T_51 | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42) & _io_cpu_perf_canAcceptLoadThenLoad_T_51;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{32,42,49,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:496:44, :1188:21, :1189:23, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
    end
    pstore_drain_on_miss_REG <= io_cpu_s2_nack_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:443:{38,64,86}, :501:56]
    if (advance_pstore1) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:520:61]
      pstore2_addr <= pstore1_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:491:31, :522:31]
      pstore2_way <= pstore1_way;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:493:30, :523:30]
      pstore2_storegen_data_r <= _amoalus_0_io_out[7:0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:{22,44}, :980:26]
      pstore2_storegen_data_r_1 <= _amoalus_0_io_out[15:8];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:{22,44}, :980:26]
      pstore2_storegen_data_r_2 <= _amoalus_0_io_out[23:16];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:{22,44}, :980:26]
      pstore2_storegen_data_r_3 <= _amoalus_0_io_out[31:24];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:{22,44}, :980:26]
      pstore2_storegen_data_r_4 <= _amoalus_0_io_out[39:32];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:{22,44}, :980:26]
      pstore2_storegen_data_r_5 <= _amoalus_0_io_out[47:40];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:{22,44}, :980:26]
      pstore2_storegen_data_r_6 <= _amoalus_0_io_out[55:48];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:{22,44}, :980:26]
      pstore2_storegen_data_r_7 <= _amoalus_0_io_out[63:56];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:526:{22,44}, :980:26]
      pstore2_storegen_mask <= pstore1_mask;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:494:31, :529:19]
    end
    blockUncachedGrant <= _GEN_29 ? dataArb_io_in_0_valid : dataArb_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:515:44, :719:26, :748:33, :749:24, :750:68, :753:29, :755:32, :757:28, src/main/scala/chisel3/util/Arbiter.scala:154:31]
    s1_release_data_valid <= ~dataArb__grant_T & dataArb_io_in_2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:799:38, :898:41, src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    s2_release_data_valid <= s1_release_data_valid & ~releaseRejected;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:799:38, :800:{38,61,64}, :801:44]
    io_cpu_s2_xcpt_REG <= tlb_io_req_valid & ~s1_req_no_xcpt & ~s1_nack;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:185:41, :194:25, :271:{52,71}, :569:36, :822:21, :837:24, :927:35, :930:{40,65}, :931:32]
    doUncachedResp <= io_cpu_replay_next_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:946:31, :948:39]
    REG <= reset;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:1006:18]
    if (reset) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
      tlb_state <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:352:22]
      tlb_state_vec_0 <= 7'h0;	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:305:17]
      tlb_state_reg_1 <= 3'h0;	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70]
      s1_valid <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25]
      s1_probe <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:181:25]
      cached_grant_wait <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:221:34]
      resetting <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:222:26]
      flushCounter <= 9'h1C0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:223:29]
      release_ack_wait <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:224:33]
      release_state <= 4'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
      uncachedInFlight_0 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:234:33]
      s2_valid <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:329:25]
      s2_probe <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:331:25]
      lrscCount <= 7'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:470:26]
      pstore2_valid <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:499:30]
      pstore1_held <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:502:29]
      r_counter <= 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
      grantInProgress <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:665:32]
      blockProbeAfterGrantCount <= 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:666:42]
      r_counter_1 <= 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
      io_cpu_perf_release_counter <= 9'h0;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
      if (io_ptw_resp_valid)	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
        tlb_state <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:352:22]
      else if (tlb_state == 2'h2 & tlb_io_sfence_valid)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:276:{35,54}, generators/rocket-chip/src/main/scala/rocket/TLB.scala:352:22, :709:{17,28}]
        tlb_state <= 2'h3;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:352:22]
      else if (tlb__11) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
        if (io_ptw_req_ready)	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:243:14]
          tlb_state <= {1'h1, tlb_io_sfence_valid};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:276:{35,54}, generators/rocket-chip/src/main/scala/rocket/TLB.scala:352:22, :704:45]
        else if (tlb_io_sfence_valid)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:276:{35,54}]
          tlb_state <= 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:352:22]
        else if (tlb__34)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:679:23, src/main/scala/chisel3/util/Decoupled.scala:51:35]
          tlb_state <= 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:352:22]
      end
      else if (tlb__34)	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:679:23, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        tlb_state <= 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:352:22]
      if (tlb__25 & (tlb_sector_hits_0 | tlb_sector_hits_1 | tlb_sector_hits_2 | tlb_sector_hits_3 | tlb_sector_hits_4 | tlb_sector_hits_5 | tlb_sector_hits_6 | tlb_sector_hits_7))	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:172:55, :174:95, :617:{22,37}, :619:28, generators/rocket-chip/src/main/scala/util/Replacement.scala:305:17, :308:20, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        tlb_state_vec_0 <= {~(|tlb_hi_1), (|tlb_hi_1) ? {~(|(tlb__65[2:1])), (|(tlb__65[2:1])) ? ~tlb__66 : tlb_state_vec_0[4], (|(tlb__65[2:1])) ? tlb_state_vec_0[3] : ~tlb__66} : tlb_state_vec_0[5:3], (|tlb_hi_1) ? tlb_state_vec_0[2:0] : {~(|(tlb__65[2:1])), (|(tlb__65[2:1])) ? ~tlb__66 : tlb_state_vec_0[1], (|(tlb__65[2:1])) ? tlb_state_vec_0[0] : ~tlb__66}};	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:196:33, :198:38, :202:12, :203:16, :206:16, :218:7, :305:17, generators/rocket-chip/src/main/scala/util/package.scala:163:13, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{14,28}]
      if (tlb__25 & (tlb_superpage_entries_0_valid_0 & ~tlb__7 & tlb__20[17:9] == 9'h0 & (tlb_ignore_1 | tlb__20[8:0] == 9'h0) | tlb_superpage_hits_1 | tlb_superpage_hits_2 | tlb_superpage_hits_3))	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:178:{33,43}, :182:28, :183:{29,40,52,58,79}, :341:30, :617:{22,37}, :620:31, generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :172:15, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        tlb_state_reg_1 <= {~(|tlb_hi_4), (|tlb_hi_4) ? ~tlb__26 : tlb_state_reg_1[1], (|tlb_hi_4) ? tlb_state_reg_1[0] : ~tlb__26};	// @[generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :196:33, :198:38, :202:12, :203:16, :206:16, :218:7, generators/rocket-chip/src/main/scala/util/package.scala:163:13, src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{14,28}]
      s1_valid <= io_cpu_req_ready_0 & io_cpu_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:180:25, :273:79, :750:68, :753:29, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      s1_probe <= _GEN_52 | _probe_bits_T;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:181:25, :822:21, :839:44, :843:37, :844:23, :845:18, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      cached_grant_wait <= ~_GEN_51 & (_io_cpu_perf_acquire_T & ~s2_uncached | cached_grant_wait);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:221:34, :422:39, :629:24, :630:24, :639:25, :672:24, :673:26, :676:20, :677:27, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      resetting <= ~(resetting & flushCounterNext[9:6] == 4'h8) & (REG | resetting);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:222:26, :1006:{18,34,46}, :1007:39, :1008:{37,57}, :1049:20, :1051:22, :1052:17]
      if (resetting)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:222:26]
        flushCounter <= flushCounterNext[8:0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:223:29, :1007:39, :1050:18]
      release_ack_wait <= _GEN_170 | (~_io_errors_bus_valid_T | grantIsCached | grantIsUncached | ~grantIsVoluntary) & release_ack_wait;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:224:33, :629:24, :663:32, :672:24, :673:26, :682:35, :705:36, :707:24, :861:102, :877:{27,39}, :878:26, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (~metaArb__grant_T_2 & metaArb_io_in_4_valid)	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        release_state <= 4'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
      else if (_GEN_33) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:81:59]
        if (releaseDone)	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22]
          release_state <= 4'h6;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
        else if (_GEN_32) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:852:25]
          if (_GEN_31) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:848:25]
            if (releaseDone | _GEN_52)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:822:21, :839:44, :843:37, :844:23, :850:{26,42}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22]
              release_state <= 4'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
            else if (s2_probe)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:331:25]
              release_state <= _GEN_50;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :826:36, :827:23, :828:45]
            else if (s2_want_victimize)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:425:{77,123}]
              release_state <= _release_state_T_14;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :817:27]
          end
          else if (_GEN_52)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:822:21, :839:44, :843:37, :844:23]
            release_state <= 4'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
          else if (s2_probe)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:331:25]
            release_state <= s2_prb_ack_data ? 4'h2 : (|s2_probe_state_state) ? 4'h3 : _release_state_T_16;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :382:33, :826:36, :827:23, :828:45, :831:23, :835:{23,29}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:45, generators/rocket-chip/src/main/scala/util/Misc.scala:38:9]
          else if (s2_want_victimize)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:425:{77,123}]
            release_state <= _release_state_T_14;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :817:27]
        end
        else if (_GEN_53)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:822:21, :839:44, :843:37, :844:23, :848:47, :850:{26,42}]
          release_state <= 4'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
        else if (s2_probe)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:331:25]
          release_state <= _GEN_49;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :826:36, :827:23, :828:45]
        else if (s2_want_victimize)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:425:{77,123}]
          release_state <= _release_state_T_14;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :817:27]
      end
      else if (_inWriteback_T_1) begin	// @[generators/rocket-chip/src/main/scala/util/package.scala:16:47]
        if (releaseDone)	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22]
          release_state <= 4'h7;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
        else if (_GEN_53)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:822:21, :839:44, :843:37, :844:23, :848:47, :850:{26,42}]
          release_state <= 4'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
        else if (s2_probe)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:331:25]
          release_state <= _GEN_50;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :826:36, :827:23, :828:45]
        else if (s2_want_victimize)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:425:{77,123}]
          release_state <= _release_state_T_14;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :817:27]
      end
      else if (_GEN_32) begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:852:25]
        if (releaseDone)	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22]
          release_state <= 4'h7;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
        else if (_GEN_53)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:822:21, :839:44, :843:37, :844:23, :848:47, :850:{26,42}]
          release_state <= 4'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
        else if (s2_probe)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:331:25]
          release_state <= _GEN_50;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :826:36, :827:23, :828:45]
        else if (s2_want_victimize)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:425:{77,123}]
          release_state <= _release_state_T_14;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :817:27]
      end
      else if (_GEN_53)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:822:21, :839:44, :843:37, :844:23, :848:47, :850:{26,42}]
        release_state <= 4'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30]
      else if (s2_probe)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:331:25]
        release_state <= _GEN_49;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :826:36, :827:23, :828:45]
      else if (s2_want_victimize)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:425:{77,123}]
        release_state <= _release_state_T_14;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:226:30, :817:27]
      uncachedInFlight_0 <= (~_io_errors_bus_valid_T | grantIsCached | ~(grantIsUncached & _GEN_26)) & (_GEN_168 | uncachedInFlight_0);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:234:33, :629:24, :630:24, :632:18, :633:13, :672:24, :673:26, :682:35, :684:{17,28}, :686:13, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      s2_valid <= s1_valid_masked & ~s1_sfence;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:184:34, :211:{43,71}, :329:{25,42,45}]
      s2_probe <= s1_probe;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:181:25, :331:25]
      if (s1_probe)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:181:25]
        lrscCount <= 7'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:470:26]
      else if (s2_valid_masked & (|(lrscCount[6:2])))	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:335:42, :470:26, :471:29, :481:29]
        lrscCount <= 7'h3;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:470:26]
      else if (|lrscCount)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:470:26, :472:34]
        lrscCount <= lrscCount - 7'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:470:26, :480:51]
      else if (_GEN_167)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:476:54]
        lrscCount <= s2_hit ? 7'h4F : 7'h0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:470:26, :477:21, generators/rocket-chip/src/main/scala/util/Misc.scala:35:9]
      pstore2_valid <= pstore2_valid & ~pstore_drain | advance_pstore1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:499:30, :515:44, :519:91, :520:61, :521:{34,51}]
      pstore1_held <= (_pstore1_held_T & ~s2_sc_fail | pstore1_held) & pstore2_valid & ~pstore_drain;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:475:26, :488:{46,58,61}, :499:30, :502:29, :515:44, :519:{54,71,88,91}]
      if (_io_errors_bus_valid_T)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        r_counter <= (|r_counter) ? _r_counter1_T : r_beats1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :229:27, :230:28, :231:25, :236:21]
      if (_GEN_25)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:673:26]
        grantInProgress <= ~d_last;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:665:32, :674:23, :676:20, :678:25, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:232:33]
      if (_GEN_51)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:629:24, :672:24, :673:26, :676:20, :677:27]
        blockProbeAfterGrantCount <= 3'h7;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:666:42]
      else if (|blockProbeAfterGrantCount)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:666:42, :667:35]
        blockProbeAfterGrantCount <= blockProbeAfterGrantCount - 3'h1;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:666:42, :667:99]
      if (_io_cpu_perf_release_T) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        r_counter_1 <= c_first ? r_beats1_1 : _r_counter1_T_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :229:27, :230:28, :231:25, :236:21]
        io_cpu_perf_release_counter <= io_cpu_perf_release_counter == 9'h0 ? io_cpu_perf_release_beats1 : io_cpu_perf_release_counter - 9'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :229:27, :230:28, :231:25, :236:21]
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:186];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
    initial begin	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
        for (logic [7:0] i = 8'h0; i < 8'hBB; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
        end	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
        tlb_sectored_entries_0_0_tag_vpn = _RANDOM[8'h0][29:3];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_ = _RANDOM[8'h0][30];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_0_data_0 = {_RANDOM[8'h0][31], _RANDOM[8'h1], _RANDOM[8'h2][8:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_0_data_1 = {_RANDOM[8'h2][31:9], _RANDOM[8'h3][18:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_0_data_2 = {_RANDOM[8'h3][31:19], _RANDOM[8'h4][28:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_0_data_3 = {_RANDOM[8'h4][31:29], _RANDOM[8'h5], _RANDOM[8'h6][6:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_0_valid_0 = _RANDOM[8'h6][7];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_0_valid_1 = _RANDOM[8'h6][8];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_0_valid_2 = _RANDOM[8'h6][9];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_0_valid_3 = _RANDOM[8'h6][10];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_1_tag_vpn = {_RANDOM[8'h6][31:13], _RANDOM[8'h7][7:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb__0 = _RANDOM[8'h7][8];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_1_data_0 = {_RANDOM[8'h7][31:9], _RANDOM[8'h8][18:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_1_data_1 = {_RANDOM[8'h8][31:19], _RANDOM[8'h9][28:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_1_data_2 = {_RANDOM[8'h9][31:29], _RANDOM[8'hA], _RANDOM[8'hB][6:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_1_data_3 = {_RANDOM[8'hB][31:7], _RANDOM[8'hC][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_1_valid_0 = _RANDOM[8'hC][17];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_1_valid_1 = _RANDOM[8'hC][18];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_1_valid_2 = _RANDOM[8'hC][19];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_1_valid_3 = _RANDOM[8'hC][20];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_2_tag_vpn = {_RANDOM[8'hC][31:23], _RANDOM[8'hD][17:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb__1 = _RANDOM[8'hD][18];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_2_data_0 = {_RANDOM[8'hD][31:19], _RANDOM[8'hE][28:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_2_data_1 = {_RANDOM[8'hE][31:29], _RANDOM[8'hF], _RANDOM[8'h10][6:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_2_data_2 = {_RANDOM[8'h10][31:7], _RANDOM[8'h11][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_2_data_3 = {_RANDOM[8'h11][31:17], _RANDOM[8'h12][26:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_2_valid_0 = _RANDOM[8'h12][27];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_2_valid_1 = _RANDOM[8'h12][28];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_2_valid_2 = _RANDOM[8'h12][29];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_2_valid_3 = _RANDOM[8'h12][30];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_3_tag_vpn = _RANDOM[8'h13][27:1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb__2 = _RANDOM[8'h13][28];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_3_data_0 = {_RANDOM[8'h13][31:29], _RANDOM[8'h14], _RANDOM[8'h15][6:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_3_data_1 = {_RANDOM[8'h15][31:7], _RANDOM[8'h16][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_3_data_2 = {_RANDOM[8'h16][31:17], _RANDOM[8'h17][26:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_3_data_3 = {_RANDOM[8'h17][31:27], _RANDOM[8'h18], _RANDOM[8'h19][4:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_3_valid_0 = _RANDOM[8'h19][5];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_3_valid_1 = _RANDOM[8'h19][6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_3_valid_2 = _RANDOM[8'h19][7];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_3_valid_3 = _RANDOM[8'h19][8];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_4_tag_vpn = {_RANDOM[8'h19][31:11], _RANDOM[8'h1A][5:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb__3 = _RANDOM[8'h1A][6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_4_data_0 = {_RANDOM[8'h1A][31:7], _RANDOM[8'h1B][16:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_4_data_1 = {_RANDOM[8'h1B][31:17], _RANDOM[8'h1C][26:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_4_data_2 = {_RANDOM[8'h1C][31:27], _RANDOM[8'h1D], _RANDOM[8'h1E][4:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_4_data_3 = {_RANDOM[8'h1E][31:5], _RANDOM[8'h1F][14:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_4_valid_0 = _RANDOM[8'h1F][15];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_4_valid_1 = _RANDOM[8'h1F][16];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_4_valid_2 = _RANDOM[8'h1F][17];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_4_valid_3 = _RANDOM[8'h1F][18];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_5_tag_vpn = {_RANDOM[8'h1F][31:21], _RANDOM[8'h20][15:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb__4 = _RANDOM[8'h20][16];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_5_data_0 = {_RANDOM[8'h20][31:17], _RANDOM[8'h21][26:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_5_data_1 = {_RANDOM[8'h21][31:27], _RANDOM[8'h22], _RANDOM[8'h23][4:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_5_data_2 = {_RANDOM[8'h23][31:5], _RANDOM[8'h24][14:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_5_data_3 = {_RANDOM[8'h24][31:15], _RANDOM[8'h25][24:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_5_valid_0 = _RANDOM[8'h25][25];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_5_valid_1 = _RANDOM[8'h25][26];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_5_valid_2 = _RANDOM[8'h25][27];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_5_valid_3 = _RANDOM[8'h25][28];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_6_tag_vpn = {_RANDOM[8'h25][31], _RANDOM[8'h26][25:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb__5 = _RANDOM[8'h26][26];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_6_data_0 = {_RANDOM[8'h26][31:27], _RANDOM[8'h27], _RANDOM[8'h28][4:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_6_data_1 = {_RANDOM[8'h28][31:5], _RANDOM[8'h29][14:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_6_data_2 = {_RANDOM[8'h29][31:15], _RANDOM[8'h2A][24:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_6_data_3 = {_RANDOM[8'h2A][31:25], _RANDOM[8'h2B], _RANDOM[8'h2C][2:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_6_valid_0 = _RANDOM[8'h2C][3];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_6_valid_1 = _RANDOM[8'h2C][4];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_6_valid_2 = _RANDOM[8'h2C][5];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_6_valid_3 = _RANDOM[8'h2C][6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_7_tag_vpn = {_RANDOM[8'h2C][31:9], _RANDOM[8'h2D][3:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb__6 = _RANDOM[8'h2D][4];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_7_data_0 = {_RANDOM[8'h2D][31:5], _RANDOM[8'h2E][14:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_7_data_1 = {_RANDOM[8'h2E][31:15], _RANDOM[8'h2F][24:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_7_data_2 = {_RANDOM[8'h2F][31:25], _RANDOM[8'h30], _RANDOM[8'h31][2:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_7_data_3 = {_RANDOM[8'h31][31:3], _RANDOM[8'h32][12:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_7_valid_0 = _RANDOM[8'h32][13];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_7_valid_1 = _RANDOM[8'h32][14];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_7_valid_2 = _RANDOM[8'h32][15];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_sectored_entries_0_7_valid_3 = _RANDOM[8'h32][16];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29]
        tlb_superpage_entries_0_level = _RANDOM[8'h32][18:17];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :341:30]
        tlb_superpage_entries_0_tag_vpn = {_RANDOM[8'h32][31:19], _RANDOM[8'h33][13:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:339:29, :341:30]
        tlb__7 = _RANDOM[8'h33][14];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
        tlb_superpage_entries_0_data_0 = {_RANDOM[8'h33][31:15], _RANDOM[8'h34][24:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
        tlb_superpage_entries_0_valid_0 = _RANDOM[8'h34][25];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
        tlb_superpage_entries_1_level = _RANDOM[8'h34][27:26];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
        tlb_superpage_entries_1_tag_vpn = {_RANDOM[8'h34][31:28], _RANDOM[8'h35][22:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
        tlb__8 = _RANDOM[8'h35][23];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
        tlb_superpage_entries_1_data_0 = {_RANDOM[8'h35][31:24], _RANDOM[8'h36], _RANDOM[8'h37][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
        tlb_superpage_entries_1_valid_0 = _RANDOM[8'h37][2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
        tlb_superpage_entries_2_level = _RANDOM[8'h37][4:3];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
        tlb_superpage_entries_2_tag_vpn = _RANDOM[8'h37][31:5];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
        tlb__9 = _RANDOM[8'h38][0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
        tlb_superpage_entries_2_data_0 = {_RANDOM[8'h38][31:1], _RANDOM[8'h39][10:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
        tlb_superpage_entries_2_valid_0 = _RANDOM[8'h39][11];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
        tlb_superpage_entries_3_level = _RANDOM[8'h39][13:12];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
        tlb_superpage_entries_3_tag_vpn = {_RANDOM[8'h39][31:14], _RANDOM[8'h3A][8:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
        tlb__10 = _RANDOM[8'h3A][9];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
        tlb_superpage_entries_3_data_0 = {_RANDOM[8'h3A][31:10], _RANDOM[8'h3B][19:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
        tlb_superpage_entries_3_valid_0 = _RANDOM[8'h3B][20];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30]
        tlb_special_entry_level = _RANDOM[8'h3B][22:21];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30, :346:56]
        tlb_special_entry_tag_vpn = {_RANDOM[8'h3B][31:23], _RANDOM[8'h3C][17:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:341:30, :346:56]
        tlb_special_entry_data_0 = {_RANDOM[8'h3C][31:19], _RANDOM[8'h3D][28:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:346:56]
        tlb_special_entry_valid_0 = _RANDOM[8'h3D][29];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:346:56]
        tlb_state = _RANDOM[8'h3D][31:30];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:346:56, :352:22]
        tlb_r_refill_tag = _RANDOM[8'h3E][26:0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:354:25]
        tlb_waddr = _RANDOM[8'h3E][28:27];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:354:25, :355:34]
        tlb_r_sectored_repl_addr = _RANDOM[8'h3E][31:29];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:354:25, :356:33]
        tlb_r_sectored_hit_valid = _RANDOM[8'h3F][0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:357:27]
        tlb_r_sectored_hit_bits = _RANDOM[8'h3F][3:1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:357:27]
        tlb_r_need_gpa = _RANDOM[8'h3F][9];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:357:27, :361:23]
        tlb_state_vec_0 = _RANDOM[8'h41][28:22];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/util/Replacement.scala:305:17]
        tlb_state_reg_1 = _RANDOM[8'h41][31:29];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/util/Replacement.scala:168:70, :305:17]
        s1_valid = _RANDOM[8'h83][31];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :180:25]
        s1_probe = _RANDOM[8'h84][0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :181:25]
        probe_bits_param = _RANDOM[8'h84][5:4];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :181:25, :182:29]
        probe_bits_size = _RANDOM[8'h84][9:6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :181:25, :182:29]
        probe_bits_source = _RANDOM[8'h84][10];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :181:25, :182:29]
        probe_bits_address = {_RANDOM[8'h84][31:11], _RANDOM[8'h85][10:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :181:25, :182:29]
        s1_vaddr = {_RANDOM[8'h87][31:22], _RANDOM[8'h88][29:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :194:25]
        s1_req_tag = {_RANDOM[8'h88][31:30], _RANDOM[8'h89][5:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :194:25]
        s1_req_cmd = _RANDOM[8'h89][10:6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :194:25]
        s1_req_size = _RANDOM[8'h89][12:11];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :194:25]
        s1_req_signed = _RANDOM[8'h89][13];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :194:25]
        s1_req_dprv = _RANDOM[8'h89][15:14];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :194:25]
        s1_req_dv = _RANDOM[8'h89][16];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :194:25]
        s1_req_no_alloc = _RANDOM[8'h89][19];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :194:25]
        s1_req_no_xcpt = _RANDOM[8'h89][20];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :194:25]
        s1_req_mask = _RANDOM[8'h8B][28:21];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :194:25]
        s1_tlb_req_vaddr = {_RANDOM[8'h8B][31:29], _RANDOM[8'h8C], _RANDOM[8'h8D][4:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :194:25, :206:29]
        s1_tlb_req_passthrough = _RANDOM[8'h8D][5];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :206:29]
        s1_tlb_req_size = _RANDOM[8'h8D][7:6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :206:29]
        s1_tlb_req_cmd = _RANDOM[8'h8D][12:8];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :206:29]
        s1_tlb_req_prv = _RANDOM[8'h8D][14:13];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :206:29]
        s1_flush_valid = _RANDOM[8'h8D][16];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :206:29, :213:27]
        cached_grant_wait = _RANDOM[8'h91][26];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :221:34]
        resetting = _RANDOM[8'h91][27];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :221:34, :222:26]
        flushCounter = {_RANDOM[8'h91][31:28], _RANDOM[8'h92][4:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :221:34, :223:29]
        release_ack_wait = _RANDOM[8'h92][5];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :223:29, :224:33]
        release_ack_addr = {_RANDOM[8'h92][31:6], _RANDOM[8'h93][5:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :223:29, :225:29]
        release_state = _RANDOM[8'h93][9:6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :225:29, :226:30]
        refill_way = _RANDOM[8'h93][17:10];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :225:29, :227:23]
        uncachedInFlight_0 = _RANDOM[8'h93][18];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :225:29, :234:33]
        uncachedReqs_0_addr = {_RANDOM[8'h93][31:19], _RANDOM[8'h94][26:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :225:29, :235:25]
        uncachedReqs_0_tag = {_RANDOM[8'h94][31:27], _RANDOM[8'h95][2:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :235:25]
        uncachedReqs_0_size = _RANDOM[8'h95][9:8];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :235:25]
        uncachedReqs_0_signed = _RANDOM[8'h95][10];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :235:25]
        s1_did_read = _RANDOM[8'h97][26];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :257:30]
        s2_valid = _RANDOM[8'h97][28];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :257:30, :329:25]
        s2_probe = _RANDOM[8'h97][29];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :257:30, :331:25]
        s2_not_nacked_in_s1 = _RANDOM[8'h97][30];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :257:30, :333:36]
        s2_req_addr = {_RANDOM[8'h97][31], _RANDOM[8'h98], _RANDOM[8'h99][6:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :257:30, :337:19]
        s2_req_tag = _RANDOM[8'h99][14:7];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
        s2_req_cmd = _RANDOM[8'h99][19:15];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
        s2_req_size = _RANDOM[8'h99][21:20];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
        s2_req_signed = _RANDOM[8'h99][22];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
        s2_req_dprv = _RANDOM[8'h99][24:23];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
        s2_req_dv = _RANDOM[8'h99][25];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
        s2_req_no_alloc = _RANDOM[8'h99][28];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
        s2_req_no_xcpt = _RANDOM[8'h99][29];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
        s2_req_mask = {_RANDOM[8'h9B][31:30], _RANDOM[8'h9C][5:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
        s2_tlb_xcpt_pf_ld = _RANDOM[8'h9E][16];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :340:24]
        s2_tlb_xcpt_pf_st = _RANDOM[8'h9E][17];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :340:24]
        s2_tlb_xcpt_ae_ld = _RANDOM[8'h9E][22];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :340:24]
        s2_tlb_xcpt_ae_st = _RANDOM[8'h9E][23];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :340:24]
        s2_tlb_xcpt_ma_ld = _RANDOM[8'h9E][25];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :340:24]
        s2_tlb_xcpt_ma_st = _RANDOM[8'h9E][26];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :340:24]
        s2_pma_cacheable = _RANDOM[8'hA1][28];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :341:19]
        s2_pma_must_alloc = _RANDOM[8'hA1][29];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :341:19]
        s2_uncached_resp_addr = {_RANDOM[8'hA2][31:6], _RANDOM[8'hA3][13:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :342:34]
        s2_vaddr_r = {_RANDOM[8'hA3][31:14], _RANDOM[8'hA4][21:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :342:34, :349:31]
        s2_flush_valid_pre_tag_ecc = _RANDOM[8'hA4][22];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :349:31, :353:43]
        s2_meta_corrected_r = _RANDOM[8'hA5][28:7];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :359:61]
        s2_meta_corrected_r_1 = {_RANDOM[8'hA5][31:29], _RANDOM[8'hA6][18:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :359:61]
        s2_meta_corrected_r_2 = {_RANDOM[8'hA6][31:19], _RANDOM[8'hA7][8:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :359:61]
        s2_meta_corrected_r_3 = _RANDOM[8'hA7][30:9];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :359:61]
        s2_meta_corrected_r_4 = {_RANDOM[8'hA7][31], _RANDOM[8'hA8][20:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :359:61]
        s2_meta_corrected_r_5 = {_RANDOM[8'hA8][31:21], _RANDOM[8'hA9][10:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :359:61]
        s2_meta_corrected_r_6 = {_RANDOM[8'hA9][31:11], _RANDOM[8'hAA][0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :359:61]
        s2_meta_corrected_r_7 = _RANDOM[8'hAA][22:1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :359:61]
        s2_data = {_RANDOM[8'hAA][31:23], _RANDOM[8'hAB], _RANDOM[8'hAC][22:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :359:61, :377:18]
        s2_probe_way = _RANDOM[8'hAC][30:23];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :377:18, :381:31]
        s2_probe_state_state = {_RANDOM[8'hAC][31], _RANDOM[8'hAD][0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :377:18, :382:33]
        s2_hit_way = _RANDOM[8'hAD][8:1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :382:33, :383:29]
        s2_hit_state_state = _RANDOM[8'hAD][10:9];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :382:33, :384:31]
        s2_victim_way_r = _RANDOM[8'hAD][14:12];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :382:33, :429:41]
        lrscCount = _RANDOM[8'hAD][21:15];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :382:33, :470:26]
        lrscAddr = {_RANDOM[8'hAD][31:22], _RANDOM[8'hAE][23:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :382:33, :473:21]
        pstore1_cmd = _RANDOM[8'hAE][29:25];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :473:21, :490:30]
        pstore1_addr = {_RANDOM[8'hAE][31:30], _RANDOM[8'hAF], _RANDOM[8'hB0][5:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :473:21, :491:31]
        pstore1_data = {_RANDOM[8'hB0][31:6], _RANDOM[8'hB1], _RANDOM[8'hB2][5:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :491:31, :492:31]
        pstore1_way = _RANDOM[8'hB2][13:6];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :492:31, :493:30]
        pstore1_mask = _RANDOM[8'hB2][21:14];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :492:31, :494:31]
        pstore1_rmw = _RANDOM[8'hB2][22];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :492:31, :496:44]
        pstore2_valid = _RANDOM[8'hB2][23];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :492:31, :499:30]
        pstore_drain_on_miss_REG = _RANDOM[8'hB2][24];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :492:31, :501:56]
        pstore1_held = _RANDOM[8'hB2][25];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :492:31, :502:29]
        pstore2_addr = {_RANDOM[8'hB2][31:26], _RANDOM[8'hB3], _RANDOM[8'hB4][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :492:31, :522:31]
        pstore2_way = _RANDOM[8'hB4][9:2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :522:31, :523:30]
        pstore2_storegen_data_r = _RANDOM[8'hB4][17:10];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :522:31, :526:22]
        pstore2_storegen_data_r_1 = _RANDOM[8'hB4][25:18];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :522:31, :526:22]
        pstore2_storegen_data_r_2 = {_RANDOM[8'hB4][31:26], _RANDOM[8'hB5][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :522:31, :526:22]
        pstore2_storegen_data_r_3 = _RANDOM[8'hB5][9:2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :526:22]
        pstore2_storegen_data_r_4 = _RANDOM[8'hB5][17:10];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :526:22]
        pstore2_storegen_data_r_5 = _RANDOM[8'hB5][25:18];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :526:22]
        pstore2_storegen_data_r_6 = {_RANDOM[8'hB5][31:26], _RANDOM[8'hB6][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :526:22]
        pstore2_storegen_data_r_7 = _RANDOM[8'hB6][9:2];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :526:22]
        pstore2_storegen_mask = _RANDOM[8'hB6][17:10];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :526:22, :529:19]
        r_counter = _RANDOM[8'hB6][27:19];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :526:22, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
        grantInProgress = _RANDOM[8'hB6][28];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :526:22, :665:32]
        blockProbeAfterGrantCount = _RANDOM[8'hB6][31:29];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :526:22, :666:42]
        blockUncachedGrant = _RANDOM[8'hB7][0];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :748:33]
        r_counter_1 = _RANDOM[8'hB7][9:1];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :748:33, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
        s1_release_data_valid = _RANDOM[8'hB7][10];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :748:33, :799:38]
        s2_release_data_valid = _RANDOM[8'hB7][11];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :748:33, :800:38]
        io_cpu_s2_xcpt_REG = _RANDOM[8'hB7][12];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :748:33, :931:32]
        doUncachedResp = _RANDOM[8'hB9][13];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :946:31]
        REG = _RANDOM[8'hB9][14];	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :946:31, :1006:18]
        io_cpu_perf_release_counter = {_RANDOM[8'hB9][31:24], _RANDOM[8'hBA][0]};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :946:31, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:229:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  OptimizationBarrier_TLBEntryData tlb_mpu_ppn_barrier (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (tlb_special_entry_data_0[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_u        (tlb_special_entry_data_0[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_ae_ptw   (tlb_special_entry_data_0[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_ae_final (tlb_special_entry_data_0[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_pf       (tlb_special_entry_data_0[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_gf       (tlb_special_entry_data_0[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_sw       (tlb_special_entry_data_0[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_sx       (tlb_special_entry_data_0[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_sr       (tlb_special_entry_data_0[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_pw       (tlb_special_entry_data_0[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_px       (tlb_special_entry_data_0[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_pr       (tlb_special_entry_data_0[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_ppp      (tlb_special_entry_data_0[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_pal      (tlb_special_entry_data_0[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_paa      (tlb_special_entry_data_0[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_eff      (tlb_special_entry_data_0[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_c        (tlb_special_entry_data_0[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_y_ppn      (_tlb_mpu_ppn_barrier_io_y_ppn),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  PMPChecker_s3 tlb_pmp (	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:416:19]
    .io_prv         (tlb_mpu_priv[1:0]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:415:27, :420:14]
    .io_pmp_0_cfg_l (io_ptw_pmp_0_cfg_l),
    .io_pmp_0_cfg_a (io_ptw_pmp_0_cfg_a),
    .io_pmp_0_cfg_x (io_ptw_pmp_0_cfg_x),
    .io_pmp_0_cfg_w (io_ptw_pmp_0_cfg_w),
    .io_pmp_0_cfg_r (io_ptw_pmp_0_cfg_r),
    .io_pmp_0_addr  (io_ptw_pmp_0_addr),
    .io_pmp_0_mask  (io_ptw_pmp_0_mask),
    .io_pmp_1_cfg_l (io_ptw_pmp_1_cfg_l),
    .io_pmp_1_cfg_a (io_ptw_pmp_1_cfg_a),
    .io_pmp_1_cfg_x (io_ptw_pmp_1_cfg_x),
    .io_pmp_1_cfg_w (io_ptw_pmp_1_cfg_w),
    .io_pmp_1_cfg_r (io_ptw_pmp_1_cfg_r),
    .io_pmp_1_addr  (io_ptw_pmp_1_addr),
    .io_pmp_1_mask  (io_ptw_pmp_1_mask),
    .io_pmp_2_cfg_l (io_ptw_pmp_2_cfg_l),
    .io_pmp_2_cfg_a (io_ptw_pmp_2_cfg_a),
    .io_pmp_2_cfg_x (io_ptw_pmp_2_cfg_x),
    .io_pmp_2_cfg_w (io_ptw_pmp_2_cfg_w),
    .io_pmp_2_cfg_r (io_ptw_pmp_2_cfg_r),
    .io_pmp_2_addr  (io_ptw_pmp_2_addr),
    .io_pmp_2_mask  (io_ptw_pmp_2_mask),
    .io_pmp_3_cfg_l (io_ptw_pmp_3_cfg_l),
    .io_pmp_3_cfg_a (io_ptw_pmp_3_cfg_a),
    .io_pmp_3_cfg_x (io_ptw_pmp_3_cfg_x),
    .io_pmp_3_cfg_w (io_ptw_pmp_3_cfg_w),
    .io_pmp_3_cfg_r (io_ptw_pmp_3_cfg_r),
    .io_pmp_3_addr  (io_ptw_pmp_3_addr),
    .io_pmp_3_mask  (io_ptw_pmp_3_mask),
    .io_pmp_4_cfg_l (io_ptw_pmp_4_cfg_l),
    .io_pmp_4_cfg_a (io_ptw_pmp_4_cfg_a),
    .io_pmp_4_cfg_x (io_ptw_pmp_4_cfg_x),
    .io_pmp_4_cfg_w (io_ptw_pmp_4_cfg_w),
    .io_pmp_4_cfg_r (io_ptw_pmp_4_cfg_r),
    .io_pmp_4_addr  (io_ptw_pmp_4_addr),
    .io_pmp_4_mask  (io_ptw_pmp_4_mask),
    .io_pmp_5_cfg_l (io_ptw_pmp_5_cfg_l),
    .io_pmp_5_cfg_a (io_ptw_pmp_5_cfg_a),
    .io_pmp_5_cfg_x (io_ptw_pmp_5_cfg_x),
    .io_pmp_5_cfg_w (io_ptw_pmp_5_cfg_w),
    .io_pmp_5_cfg_r (io_ptw_pmp_5_cfg_r),
    .io_pmp_5_addr  (io_ptw_pmp_5_addr),
    .io_pmp_5_mask  (io_ptw_pmp_5_mask),
    .io_pmp_6_cfg_l (io_ptw_pmp_6_cfg_l),
    .io_pmp_6_cfg_a (io_ptw_pmp_6_cfg_a),
    .io_pmp_6_cfg_x (io_ptw_pmp_6_cfg_x),
    .io_pmp_6_cfg_w (io_ptw_pmp_6_cfg_w),
    .io_pmp_6_cfg_r (io_ptw_pmp_6_cfg_r),
    .io_pmp_6_addr  (io_ptw_pmp_6_addr),
    .io_pmp_6_mask  (io_ptw_pmp_6_mask),
    .io_pmp_7_cfg_l (io_ptw_pmp_7_cfg_l),
    .io_pmp_7_cfg_a (io_ptw_pmp_7_cfg_a),
    .io_pmp_7_cfg_x (io_ptw_pmp_7_cfg_x),
    .io_pmp_7_cfg_w (io_ptw_pmp_7_cfg_w),
    .io_pmp_7_cfg_r (io_ptw_pmp_7_cfg_r),
    .io_pmp_7_addr  (io_ptw_pmp_7_addr),
    .io_pmp_7_mask  (io_ptw_pmp_7_mask),
    .io_addr        ({tlb_mpu_ppn[19:0], s1_tlb_req_vaddr[11:0]}),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:412:20, :414:52, :417:15]
    .io_size        (s1_tlb_req_size),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29]
    .io_r           (_tlb_pmp_io_r),
    .io_w           (_tlb_pmp_io_w),
    .io_x           (_tlb_pmp_io_x)
  );	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:416:19]
  PMAChecker tlb_pma (	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
    .io_paddr          ({tlb_mpu_ppn, s1_tlb_req_vaddr[11:0]}),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:206:29, generators/rocket-chip/src/main/scala/rocket/TLB.scala:412:20, :414:{25,52}]
    .io_resp_cacheable (_tlb_pma_io_resp_cacheable),
    .io_resp_r         (_tlb_pma_io_resp_r),
    .io_resp_w         (_tlb_pma_io_resp_w),
    .io_resp_pp        (_tlb_pma_io_resp_pp),
    .io_resp_al        (_tlb_pma_io_resp_al),
    .io_resp_aa        (_tlb_pma_io_resp_aa),
    .io_resp_x         (_tlb_pma_io_resp_x),
    .io_resp_eff       (_tlb_pma_io_resp_eff)
  );	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (tlb__entries_WIRE_1[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (tlb__entries_WIRE_1[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_1[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (tlb__entries_WIRE_1[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (tlb__entries_WIRE_1[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (tlb__entries_WIRE_1[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (tlb__entries_WIRE_1[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (tlb__entries_WIRE_1[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (tlb__entries_WIRE_1[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (tlb__entries_WIRE_1[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (tlb__entries_WIRE_1[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (tlb__entries_WIRE_1[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (tlb__entries_WIRE_1[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (tlb__entries_WIRE_1[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (tlb__entries_WIRE_1[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (tlb__entries_WIRE_1[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (tlb__entries_WIRE_1[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_tlb_entries_barrier_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_tlb_entries_barrier_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_io_y_c)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_1 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (tlb__entries_WIRE_3[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (tlb__entries_WIRE_3[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_3[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (tlb__entries_WIRE_3[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (tlb__entries_WIRE_3[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (tlb__entries_WIRE_3[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (tlb__entries_WIRE_3[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (tlb__entries_WIRE_3[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (tlb__entries_WIRE_3[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (tlb__entries_WIRE_3[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (tlb__entries_WIRE_3[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (tlb__entries_WIRE_3[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (tlb__entries_WIRE_3[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (tlb__entries_WIRE_3[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (tlb__entries_WIRE_3[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (tlb__entries_WIRE_3[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (tlb__entries_WIRE_3[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_tlb_entries_barrier_1_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_1_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_1_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_1_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_1_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_1_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_1_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_1_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_1_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_1_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_tlb_entries_barrier_1_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_1_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_1_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_1_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_1_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_1_io_y_c)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_2 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (tlb__entries_WIRE_5[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (tlb__entries_WIRE_5[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_5[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (tlb__entries_WIRE_5[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (tlb__entries_WIRE_5[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (tlb__entries_WIRE_5[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (tlb__entries_WIRE_5[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (tlb__entries_WIRE_5[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (tlb__entries_WIRE_5[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (tlb__entries_WIRE_5[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (tlb__entries_WIRE_5[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (tlb__entries_WIRE_5[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (tlb__entries_WIRE_5[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (tlb__entries_WIRE_5[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (tlb__entries_WIRE_5[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (tlb__entries_WIRE_5[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (tlb__entries_WIRE_5[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_tlb_entries_barrier_2_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_2_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_2_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_2_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_2_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_2_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_2_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_2_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_2_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_2_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_tlb_entries_barrier_2_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_2_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_2_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_2_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_2_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_2_io_y_c)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_3 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (tlb__entries_WIRE_7[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (tlb__entries_WIRE_7[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_7[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (tlb__entries_WIRE_7[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (tlb__entries_WIRE_7[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (tlb__entries_WIRE_7[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (tlb__entries_WIRE_7[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (tlb__entries_WIRE_7[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (tlb__entries_WIRE_7[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (tlb__entries_WIRE_7[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (tlb__entries_WIRE_7[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (tlb__entries_WIRE_7[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (tlb__entries_WIRE_7[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (tlb__entries_WIRE_7[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (tlb__entries_WIRE_7[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (tlb__entries_WIRE_7[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (tlb__entries_WIRE_7[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_tlb_entries_barrier_3_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_3_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_3_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_3_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_3_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_3_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_3_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_3_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_3_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_3_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_tlb_entries_barrier_3_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_3_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_3_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_3_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_3_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_3_io_y_c)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_4 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (tlb__entries_WIRE_9[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (tlb__entries_WIRE_9[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_9[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (tlb__entries_WIRE_9[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (tlb__entries_WIRE_9[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (tlb__entries_WIRE_9[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (tlb__entries_WIRE_9[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (tlb__entries_WIRE_9[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (tlb__entries_WIRE_9[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (tlb__entries_WIRE_9[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (tlb__entries_WIRE_9[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (tlb__entries_WIRE_9[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (tlb__entries_WIRE_9[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (tlb__entries_WIRE_9[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (tlb__entries_WIRE_9[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (tlb__entries_WIRE_9[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (tlb__entries_WIRE_9[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_tlb_entries_barrier_4_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_4_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_4_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_4_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_4_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_4_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_4_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_4_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_4_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_4_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_tlb_entries_barrier_4_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_4_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_4_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_4_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_4_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_4_io_y_c)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_5 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (tlb__entries_WIRE_11[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (tlb__entries_WIRE_11[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_11[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (tlb__entries_WIRE_11[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (tlb__entries_WIRE_11[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (tlb__entries_WIRE_11[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (tlb__entries_WIRE_11[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (tlb__entries_WIRE_11[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (tlb__entries_WIRE_11[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (tlb__entries_WIRE_11[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (tlb__entries_WIRE_11[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (tlb__entries_WIRE_11[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (tlb__entries_WIRE_11[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (tlb__entries_WIRE_11[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (tlb__entries_WIRE_11[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (tlb__entries_WIRE_11[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (tlb__entries_WIRE_11[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_tlb_entries_barrier_5_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_5_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_5_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_5_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_5_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_5_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_5_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_5_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_5_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_5_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_tlb_entries_barrier_5_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_5_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_5_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_5_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_5_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_5_io_y_c)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_6 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (tlb__entries_WIRE_13[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (tlb__entries_WIRE_13[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_13[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (tlb__entries_WIRE_13[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (tlb__entries_WIRE_13[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (tlb__entries_WIRE_13[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (tlb__entries_WIRE_13[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (tlb__entries_WIRE_13[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (tlb__entries_WIRE_13[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (tlb__entries_WIRE_13[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (tlb__entries_WIRE_13[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (tlb__entries_WIRE_13[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (tlb__entries_WIRE_13[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (tlb__entries_WIRE_13[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (tlb__entries_WIRE_13[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (tlb__entries_WIRE_13[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (tlb__entries_WIRE_13[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_tlb_entries_barrier_6_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_6_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_6_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_6_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_6_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_6_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_6_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_6_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_6_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_6_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_tlb_entries_barrier_6_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_6_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_6_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_6_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_6_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_6_io_y_c)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_7 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (tlb__entries_WIRE_15[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_u        (tlb__entries_WIRE_15[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_ptw   (tlb__entries_WIRE_15[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ae_final (tlb__entries_WIRE_15[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pf       (tlb__entries_WIRE_15[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_gf       (tlb__entries_WIRE_15[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sw       (tlb__entries_WIRE_15[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sx       (tlb__entries_WIRE_15[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_sr       (tlb__entries_WIRE_15[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pw       (tlb__entries_WIRE_15[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_px       (tlb__entries_WIRE_15[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pr       (tlb__entries_WIRE_15[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_ppp      (tlb__entries_WIRE_15[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_pal      (tlb__entries_WIRE_15[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_paa      (tlb__entries_WIRE_15[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_eff      (tlb__entries_WIRE_15[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_x_c        (tlb__entries_WIRE_15[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77]
    .io_y_ppn      (_tlb_entries_barrier_7_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_7_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_7_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_7_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_7_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_7_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_7_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_7_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_7_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_7_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_tlb_entries_barrier_7_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_7_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_7_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_7_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_7_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_7_io_y_c)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_8 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (tlb_superpage_entries_0_data_0[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_u        (tlb_superpage_entries_0_data_0[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_ae_ptw   (tlb_superpage_entries_0_data_0[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_ae_final (tlb_superpage_entries_0_data_0[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_pf       (tlb_superpage_entries_0_data_0[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_gf       (tlb_superpage_entries_0_data_0[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_sw       (tlb_superpage_entries_0_data_0[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_sx       (tlb_superpage_entries_0_data_0[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_sr       (tlb_superpage_entries_0_data_0[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_pw       (tlb_superpage_entries_0_data_0[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_px       (tlb_superpage_entries_0_data_0[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_pr       (tlb_superpage_entries_0_data_0[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_ppp      (tlb_superpage_entries_0_data_0[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_pal      (tlb_superpage_entries_0_data_0[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_paa      (tlb_superpage_entries_0_data_0[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_eff      (tlb_superpage_entries_0_data_0[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_c        (tlb_superpage_entries_0_data_0[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_y_ppn      (_tlb_entries_barrier_8_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_8_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_8_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_8_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_8_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_8_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_8_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_8_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_8_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_8_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_tlb_entries_barrier_8_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_8_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_8_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_8_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_8_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_8_io_y_c)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_9 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (tlb_superpage_entries_1_data_0[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_u        (tlb_superpage_entries_1_data_0[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_ae_ptw   (tlb_superpage_entries_1_data_0[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_ae_final (tlb_superpage_entries_1_data_0[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_pf       (tlb_superpage_entries_1_data_0[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_gf       (tlb_superpage_entries_1_data_0[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_sw       (tlb_superpage_entries_1_data_0[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_sx       (tlb_superpage_entries_1_data_0[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_sr       (tlb_superpage_entries_1_data_0[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_pw       (tlb_superpage_entries_1_data_0[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_px       (tlb_superpage_entries_1_data_0[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_pr       (tlb_superpage_entries_1_data_0[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_ppp      (tlb_superpage_entries_1_data_0[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_pal      (tlb_superpage_entries_1_data_0[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_paa      (tlb_superpage_entries_1_data_0[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_eff      (tlb_superpage_entries_1_data_0[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_c        (tlb_superpage_entries_1_data_0[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_y_ppn      (_tlb_entries_barrier_9_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_9_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_9_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_9_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_9_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_9_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_9_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_9_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_9_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_9_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_tlb_entries_barrier_9_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_9_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_9_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_9_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_9_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_9_io_y_c)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_10 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (tlb_superpage_entries_2_data_0[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_u        (tlb_superpage_entries_2_data_0[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_ae_ptw   (tlb_superpage_entries_2_data_0[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_ae_final (tlb_superpage_entries_2_data_0[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_pf       (tlb_superpage_entries_2_data_0[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_gf       (tlb_superpage_entries_2_data_0[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_sw       (tlb_superpage_entries_2_data_0[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_sx       (tlb_superpage_entries_2_data_0[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_sr       (tlb_superpage_entries_2_data_0[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_pw       (tlb_superpage_entries_2_data_0[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_px       (tlb_superpage_entries_2_data_0[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_pr       (tlb_superpage_entries_2_data_0[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_ppp      (tlb_superpage_entries_2_data_0[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_pal      (tlb_superpage_entries_2_data_0[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_paa      (tlb_superpage_entries_2_data_0[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_eff      (tlb_superpage_entries_2_data_0[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_c        (tlb_superpage_entries_2_data_0[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_y_ppn      (_tlb_entries_barrier_10_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_10_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_10_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_10_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_10_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_10_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_10_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_10_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_10_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_10_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_tlb_entries_barrier_10_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_10_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_10_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_10_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_10_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_10_io_y_c)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_11 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (tlb_superpage_entries_3_data_0[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_u        (tlb_superpage_entries_3_data_0[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_ae_ptw   (tlb_superpage_entries_3_data_0[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_ae_final (tlb_superpage_entries_3_data_0[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_pf       (tlb_superpage_entries_3_data_0[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_gf       (tlb_superpage_entries_3_data_0[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_sw       (tlb_superpage_entries_3_data_0[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_sx       (tlb_superpage_entries_3_data_0[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_sr       (tlb_superpage_entries_3_data_0[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_pw       (tlb_superpage_entries_3_data_0[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_px       (tlb_superpage_entries_3_data_0[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_pr       (tlb_superpage_entries_3_data_0[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_ppp      (tlb_superpage_entries_3_data_0[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_pal      (tlb_superpage_entries_3_data_0[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_paa      (tlb_superpage_entries_3_data_0[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_eff      (tlb_superpage_entries_3_data_0[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_x_c        (tlb_superpage_entries_3_data_0[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :341:30]
    .io_y_ppn      (_tlb_entries_barrier_11_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_11_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_11_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_11_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_11_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_11_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_11_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_11_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_11_io_y_sr),
    .io_y_pw       (_tlb_entries_barrier_11_io_y_pw),
    .io_y_px       (/* unused */),
    .io_y_pr       (_tlb_entries_barrier_11_io_y_pr),
    .io_y_ppp      (_tlb_entries_barrier_11_io_y_ppp),
    .io_y_pal      (_tlb_entries_barrier_11_io_y_pal),
    .io_y_paa      (_tlb_entries_barrier_11_io_y_paa),
    .io_y_eff      (_tlb_entries_barrier_11_io_y_eff),
    .io_y_c        (_tlb_entries_barrier_11_io_y_c)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData tlb_entries_barrier_12 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (tlb_special_entry_data_0[41:22]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_u        (tlb_special_entry_data_0[21]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_ae_ptw   (tlb_special_entry_data_0[19]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_ae_final (tlb_special_entry_data_0[18]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_pf       (tlb_special_entry_data_0[16]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_gf       (tlb_special_entry_data_0[15]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_sw       (tlb_special_entry_data_0[14]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_sx       (tlb_special_entry_data_0[13]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_sr       (tlb_special_entry_data_0[12]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_pw       (tlb_special_entry_data_0[8]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_px       (tlb_special_entry_data_0[7]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_pr       (tlb_special_entry_data_0[6]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_ppp      (tlb_special_entry_data_0[5]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_pal      (tlb_special_entry_data_0[4]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_paa      (tlb_special_entry_data_0[3]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_eff      (tlb_special_entry_data_0[2]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_x_c        (tlb_special_entry_data_0[1]),	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:170:77, :346:56]
    .io_y_ppn      (_tlb_entries_barrier_12_io_y_ppn),
    .io_y_u        (_tlb_entries_barrier_12_io_y_u),
    .io_y_ae_ptw   (_tlb_entries_barrier_12_io_y_ae_ptw),
    .io_y_ae_final (_tlb_entries_barrier_12_io_y_ae_final),
    .io_y_pf       (_tlb_entries_barrier_12_io_y_pf),
    .io_y_gf       (_tlb_entries_barrier_12_io_y_gf),
    .io_y_sw       (_tlb_entries_barrier_12_io_y_sw),
    .io_y_sx       (_tlb_entries_barrier_12_io_y_sx),
    .io_y_sr       (_tlb_entries_barrier_12_io_y_sr),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  PMAChecker pma_checker_pma (	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
    .io_paddr          (s1_vaddr),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:194:25]
    .io_resp_cacheable (/* unused */),
    .io_resp_r         (/* unused */),
    .io_resp_w         (/* unused */),
    .io_resp_pp        (/* unused */),
    .io_resp_al        (/* unused */),
    .io_resp_aa        (/* unused */),
    .io_resp_x         (/* unused */),
    .io_resp_eff       (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/rocket/TLB.scala:422:19]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (20'h0),
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_ppn      (/* unused */),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier_1 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (20'h0),
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_ppn      (/* unused */),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier_2 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (20'h0),
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_ppn      (/* unused */),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier_3 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (20'h0),
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_ppn      (/* unused */),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier_4 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (20'h0),
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_ppn      (/* unused */),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier_5 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (20'h0),
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_ppn      (/* unused */),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier_6 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (20'h0),
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_ppn      (/* unused */),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier_7 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (20'h0),
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_ppn      (/* unused */),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier_8 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (20'h0),
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_ppn      (/* unused */),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier_9 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (20'h0),
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_ppn      (/* unused */),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier_10 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (20'h0),
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_ppn      (/* unused */),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  OptimizationBarrier_TLBEntryData pma_checker_entries_barrier_11 (	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
    .io_x_ppn      (20'h0),
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_ppn      (/* unused */),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// @[generators/rocket-chip/src/main/scala/util/package.scala:267:25]
  MaxPeriodFibonacciLFSR lfsr_prng (	// @[src/main/scala/chisel3/util/random/PRNG.scala:91:22]
    .clock        (clock),
    .reset        (reset),
    .io_increment (_GEN_25 & d_last),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:672:24, :673:26, :676:20, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:232:33, generators/rocket-chip/src/main/scala/util/Replacement.scala:38:11]
    .io_out_0     (_lfsr_prng_io_out_0),
    .io_out_1     (_lfsr_prng_io_out_1),
    .io_out_2     (_lfsr_prng_io_out_2),
    .io_out_3     (/* unused */),
    .io_out_4     (/* unused */),
    .io_out_5     (/* unused */),
    .io_out_6     (/* unused */),
    .io_out_7     (/* unused */),
    .io_out_8     (/* unused */),
    .io_out_9     (/* unused */),
    .io_out_10    (/* unused */),
    .io_out_11    (/* unused */),
    .io_out_12    (/* unused */),
    .io_out_13    (/* unused */),
    .io_out_14    (/* unused */),
    .io_out_15    (/* unused */)
  );	// @[src/main/scala/chisel3/util/random/PRNG.scala:91:22]
  rockettile_dcache_tag_array rockettile_dcache_tag_array (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (resetting ? metaArb_io_in_5_bits_idx : _GEN_15 ? metaArb_io_in_3_bits_idx : metaArb_io_in_4_valid ? metaArb_io_in_4_bits_idx : metaArb_io_in_6_valid ? metaArb_io_in_6_bits_idx : metaArb_io_in_7_bits_idx),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:222:26, :261:58, :451:76, :767:26, :770:29, :839:44, :840:30, :841:33, :1015:44, :1198:47, generators/rocket-chip/src/main/scala/util/package.scala:81:59, src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19]
    .RW0_en    (rockettile_dcache_tag_array_s1_meta_en | rockettile_dcache_tag_array_MPORT_en),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:308:27, :312:59, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_clk   (clock),
    .RW0_wmode (metaArb_io_out_bits_write),	// @[src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19]
    .RW0_wdata ({8{resetting ? 22'h0 : metaArb_io_in_2_valid ? metaArb_io_in_2_bits_data : metaArb_io_in_3_valid ? metaArb_io_in_3_bits_data : metaArb_io_in_7_bits_data}}),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:222:26, :444:62, :465:97, :739:{43,53}, :744:134, :911:97, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19]
    .RW0_rdata (_rockettile_dcache_tag_array_RW0_rdata),
    .RW0_wmask (resetting ? 8'hFF : metaArb_io_in_2_valid ? s2_victim_or_hit_way : metaArb_io_in_3_valid ? refill_way : releaseWay)	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:222:26, :227:23, :430:33, :444:62, :739:{43,53}, :811:14, :861:102, :875:18, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:233:22, src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19]
  );	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  DCacheDataArray data (	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:143:20]
    .clock               (clock),
    .io_req_valid        (dataArb_io_out_valid),	// @[src/main/scala/chisel3/util/Arbiter.scala:154:31]
    .io_req_bits_addr    (dataArb_io_in_0_valid ? _dataArb_io_in_0_bits_wordMask_wordMask_T : dataArb_io_in_1_valid ? dataArb_io_in_1_bits_addr : dataArb_io_in_2_valid ? dataArb_io_in_2_bits_addr : dataArb_io_in_3_bits_addr),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:243:30, :515:44, :547:36, :719:26, :726:32, :750:68, :753:29, :755:32, :898:41, :901:72, src/main/scala/chisel3/util/Arbiter.scala:143:15, :145:26, :147:19]
    .io_req_bits_write   (dataArb_io_in_0_valid ? pstore_drain : dataArb_io_in_1_valid & dataArb_io_in_1_bits_write),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:515:44, :719:26, :725:33, :750:68, :753:29, :755:32, src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19]
    .io_req_bits_wdata   (dataArb_io_in_0_valid ? dataArb_io_in_0_bits_wdata : auto_out_d_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:515:44, :549:63, src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19]
    .io_req_bits_eccMask (dataArb_io_in_0_valid ? dataArb_io_in_0_bits_eccMask : 8'hFF),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:515:44, :555:47, src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19]
    .io_req_bits_way_en  (dataArb_io_in_0_valid ? dataArb_io_in_0_bits_way_en : dataArb_io_in_1_valid ? refill_way : 8'hFF),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:227:23, :515:44, :548:38, :719:26, :750:68, :753:29, :755:32, src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19]
    .io_resp_0           (_data_io_resp_0),
    .io_resp_1           (_data_io_resp_1),
    .io_resp_2           (_data_io_resp_2),
    .io_resp_3           (_data_io_resp_3),
    .io_resp_4           (_data_io_resp_4),
    .io_resp_5           (_data_io_resp_5),
    .io_resp_6           (_data_io_resp_6),
    .io_resp_7           (_data_io_resp_7)
  );	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:143:20]
  AMOALU amoalus_0 (	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:980:26]
    .io_mask (pstore1_mask),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:494:31]
    .io_cmd  (pstore1_cmd),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:490:30]
    .io_lhs  (s2_data),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:377:18]
    .io_rhs  (pstore1_data),	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:492:31]
    .io_out  (_amoalus_0_io_out)
  );	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:980:26]
  assign auto_out_a_valid = tl_out_a_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :602:32]
  assign auto_out_a_bits_opcode = s2_uncached ? (s2_write ? (_io_cpu_store_pending_T_1 ? 3'h1 : s2_read ? (_io_cpu_store_pending_T_16 | _io_cpu_store_pending_T_15 | _io_cpu_store_pending_T_14 | _io_cpu_store_pending_T_13 | _io_cpu_store_pending_T_12 ? 3'h2 : _io_cpu_store_pending_T_8 | _io_cpu_store_pending_T_7 | _io_cpu_store_pending_T_6 | _io_cpu_store_pending_T_5 ? 3'h3 : 3'h0) : 3'h0) : 3'h4) : 3'h6;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,49,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :422:39, :585:81, :606:23, :607:8, :608:8, :609:8, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  assign auto_out_a_bits_param = s2_uncached ? (~s2_write | _io_cpu_store_pending_T_1 | ~s2_read ? 3'h0 : _io_cpu_store_pending_T_16 ? 3'h3 : _io_cpu_store_pending_T_15 ? 3'h2 : _io_cpu_store_pending_T_14 ? 3'h1 : _io_cpu_store_pending_T_13 ? 3'h0 : _io_cpu_store_pending_T_12 ? 3'h4 : _io_cpu_store_pending_T_8 ? 3'h2 : _io_cpu_store_pending_T_7 ? 3'h1 : _io_cpu_store_pending_T_6 | ~_io_cpu_store_pending_T_5 ? 3'h0 : 3'h3) : {1'h0, _GEN_20[_r_T]};	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,49,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :422:39, :585:81, :606:23, :607:{8,9}, :608:8, :609:{8,9}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:348:15, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  assign auto_out_a_bits_size = s2_uncached ? (_GEN_24 ? {2'h0, s2_req_size} : 4'h0) : 4'h6;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19, :422:39, :585:81, :606:23, :607:8, :608:8, :609:8, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:463:15]
  assign auto_out_a_bits_source = s2_uncached & (~s2_write | _io_cpu_store_pending_T_1 | ~s2_read | _io_cpu_store_pending_T_16 | _io_cpu_store_pending_T_15 | _io_cpu_store_pending_T_14 | _io_cpu_store_pending_T_13 | _io_cpu_store_pending_T_12 | _io_cpu_store_pending_T_8 | _io_cpu_store_pending_T_7 | _io_cpu_store_pending_T_6 | _io_cpu_store_pending_T_5);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,49,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :422:39, :585:81, :606:23, :607:{8,9}, :608:8, :609:{8,9}, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  assign auto_out_a_bits_address = s2_uncached ? (_GEN_24 ? s2_req_addr[31:0] : 32'h0) : {s2_req_addr[31:6], 6'h0};	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19, :422:39, :585:81, :606:23, :607:8, :608:8, :609:8, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:351:15, :465:15]
  assign auto_out_a_bits_mask = s2_uncached ? (s2_write ? (_io_cpu_store_pending_T_1 ? pstore1_mask : s2_read ? atomics_mask : {put_a_mask_sub_3_1 | put_a_mask_sub_3_2 & s2_req_addr[0], put_a_mask_sub_3_1 | put_a_mask_sub_3_2 & ~(s2_req_addr[0]), put_a_mask_sub_2_1 | put_a_mask_sub_2_2 & s2_req_addr[0], put_a_mask_sub_2_1 | put_a_mask_sub_2_2 & ~(s2_req_addr[0]), put_a_mask_sub_1_1 | put_a_mask_sub_1_2 & s2_req_addr[0], put_a_mask_sub_1_1 | put_a_mask_sub_1_2 & ~(s2_req_addr[0]), put_a_mask_sub_0_1 | put_a_mask_sub_0_2 & s2_req_addr[0], put_a_mask_sub_0_1 | put_a_mask_sub_0_2 & ~(s2_req_addr[0])}) : {get_a_mask_sub_3_1 | get_a_mask_sub_3_2 & s2_req_addr[0], get_a_mask_sub_3_1 | get_a_mask_sub_3_2 & ~(s2_req_addr[0]), get_a_mask_sub_2_1 | get_a_mask_sub_2_2 & s2_req_addr[0], get_a_mask_sub_2_1 | get_a_mask_sub_2_2 & ~(s2_req_addr[0]), get_a_mask_sub_1_1 | get_a_mask_sub_1_2 & s2_req_addr[0], get_a_mask_sub_1_1 | get_a_mask_sub_1_2 & ~(s2_req_addr[0]), get_a_mask_sub_0_1 | get_a_mask_sub_0_2 & s2_req_addr[0], get_a_mask_sub_0_1 | get_a_mask_sub_0_2 & ~(s2_req_addr[0])}) : 8'hFF;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,49,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19, :422:39, :494:31, :585:81, :606:23, :607:8, :608:8, :609:8, generators/rocket-chip/src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, :215:29, :222:10, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  assign auto_out_a_bits_data = s2_uncached & s2_write & (_io_cpu_store_pending_T_1 | ~s2_read | _io_cpu_store_pending_T_16 | _io_cpu_store_pending_T_15 | _io_cpu_store_pending_T_14 | _io_cpu_store_pending_T_13 | _io_cpu_store_pending_T_12 | _io_cpu_store_pending_T_8 | _io_cpu_store_pending_T_7 | _io_cpu_store_pending_T_6 | _io_cpu_store_pending_T_5) ? pstore1_data : 64'h0;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, :90:{42,49,59,76}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :422:39, :492:31, :585:81, :606:23, :607:8, :608:8, :609:8, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  assign auto_out_b_ready = nodeOut_b_ready;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :768:44]
  assign auto_out_c_valid = nodeOut_c_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :808:18, :822:21, :824:28, :848:47, :849:22, :852:48, :853:22]
  assign auto_out_c_bits_opcode = nodeOut_c_bits_opcode;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :857:48, :861:102, :862:52]
  assign auto_out_c_bits_param = _GEN_33 ? ((&s2_victim_state_state) | s2_victim_state_state == 2'h2 ? 3'h1 : s2_victim_state_state == 2'h1 ? 3'h2 : s2_victim_state_state == 2'h0 ? 3'h5 : 3'h0) : _inWriteback_T_1 | _GEN_32 | ~(~s2_probe | s2_prb_ack_data | ~(|s2_probe_state_state)) ? (_GEN_21 ? 3'h3 : _r_T_108 ? 3'h4 : _r_T_104 ? 3'h5 : _r_T_100 | _r_T_96 ? 3'h0 : _r_T_92 ? 3'h4 : _r_T_88 ? 3'h5 : _r_T_85 | _r_T_59 == 4'hA ? 3'h1 : _r_T_59 == 4'h9 ? 3'h2 : _r_T_59 == 4'h8 ? 3'h5 : 3'h0) : 3'h5;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :331:25, :382:33, :432:28, :809:17, :822:21, :824:28, :826:36, :828:45, :852:{25,48}, :854:21, :857:48, :858:21, :861:102, :862:52, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:45, :120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:38:{9,36}, :56:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :81:59]
  assign auto_out_c_bits_size = nodeOut_c_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :857:48, :861:102, :862:52]
  assign auto_out_c_bits_source = probe_bits_source;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :182:29]
  assign auto_out_c_bits_address = probe_bits_address;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :182:29]
  assign auto_out_c_bits_data = s2_data;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :377:18]
  assign auto_out_d_ready = nodeOut_d_ready;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :669:18, :720:51, :722:20, :750:68, :751:22]
  assign auto_out_e_valid = nodeOut_e_valid;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :712:{18,36,47,64}, :720:51, :721:20]
  assign auto_out_e_bits_sink = auto_out_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7]
  assign io_cpu_req_ready = io_cpu_req_ready_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :273:79, :750:68, :753:29]
  assign io_cpu_s2_nack = io_cpu_s2_nack_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :443:{38,64,86}]
  assign io_cpu_resp_valid = s2_valid_hit_pre_data_ecc_and_waw | doUncachedResp;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :416:89, :946:31, :947:51]
  assign io_cpu_resp_bits_addr = doUncachedResp ? s2_uncached_resp_addr : s2_req_addr;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19, :342:34, :915:37, :946:31, :949:25, :952:27]
  assign io_cpu_resp_bits_tag = s2_req_tag;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
  assign io_cpu_resp_bits_cmd = s2_req_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
  assign io_cpu_resp_bits_size = s2_req_size;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
  assign io_cpu_resp_bits_signed = s2_req_signed;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
  assign io_cpu_resp_bits_dprv = s2_req_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
  assign io_cpu_resp_bits_dv = s2_req_dv;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
  assign io_cpu_resp_bits_data = {s2_req_size == 2'h0 | s2_sc ? {56{s2_req_signed & io_cpu_resp_bits_data_zeroed_2[7]}} : {s2_req_size == 2'h1 ? {48{s2_req_signed & io_cpu_resp_bits_data_zeroed_1[15]}} : {_io_cpu_resp_bits_data_word_bypass_T_1 ? {32{s2_req_signed & io_cpu_resp_bits_data_zeroed[31]}} : s2_data[63:32], io_cpu_resp_bits_data_zeroed[31:16]}, io_cpu_resp_bits_data_zeroed_1[15:8]}, io_cpu_resp_bits_data_zeroed_2[7:1], io_cpu_resp_bits_data_zeroed_2[0] | s2_sc_fail};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37}, :44:23, :45:{20,26,34,49,72,81,94}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19, :377:18, :475:26, :972:41, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  assign io_cpu_resp_bits_mask = s2_req_mask;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19]
  assign io_cpu_resp_bits_replay = doUncachedResp;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :946:31]
  assign io_cpu_resp_bits_has_data = s2_read;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:44, :89:68, generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/util/package.scala:81:59]
  assign io_cpu_resp_bits_data_word_bypass = {_io_cpu_resp_bits_data_word_bypass_T_1 ? {32{s2_req_signed & io_cpu_resp_bits_data_word_bypass_zeroed[31]}} : s2_data[63:32], io_cpu_resp_bits_data_word_bypass_zeroed};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:42:{24,37}, :45:{16,20,26,49,72,81}, generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :337:19, :377:18]
  assign io_cpu_resp_bits_data_raw = s2_data;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :377:18]
  assign io_cpu_resp_bits_store_data = pstore1_data;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :492:31]
  assign io_cpu_replay_next = io_cpu_replay_next_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :948:39]
  assign io_cpu_s2_xcpt_ma_ld = io_cpu_s2_xcpt_ma_ld_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :931:24]
  assign io_cpu_s2_xcpt_ma_st = io_cpu_s2_xcpt_ma_st_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :931:24]
  assign io_cpu_s2_xcpt_pf_ld = io_cpu_s2_xcpt_pf_ld_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :931:24]
  assign io_cpu_s2_xcpt_pf_st = io_cpu_s2_xcpt_pf_st_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :931:24]
  assign io_cpu_s2_xcpt_ae_ld = io_cpu_s2_xcpt_ae_ld_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :931:24]
  assign io_cpu_s2_xcpt_ae_st = io_cpu_s2_xcpt_ae_st_0;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :931:24]
  assign io_cpu_ordered = ~(s1_valid & ~s1_req_no_xcpt | s2_valid & ~s2_req_no_xcpt | cached_grant_wait | uncachedInFlight_0);	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :180:25, :194:25, :221:34, :234:33, :329:25, :337:19, :927:{21,32,35,57,69,72,94,115}]
  assign io_cpu_perf_release = (io_cpu_perf_release_counter == 9'h1 | io_cpu_perf_release_beats1 == 9'h0) & _io_cpu_perf_release_T;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:221:14, :229:27, :232:{25,33,43}, :233:22, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign io_cpu_perf_grant = auto_out_d_valid & d_last;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, :1076:39, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:232:33]
  assign io_ptw_req_valid = tlb__11;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  assign io_ptw_req_bits_bits_addr = tlb_r_refill_tag;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:354:25]
  assign io_ptw_req_bits_bits_need_gpa = tlb_r_need_gpa;	// @[generators/rocket-chip/src/main/scala/rocket/DCache.scala:99:7, generators/rocket-chip/src/main/scala/rocket/TLB.scala:361:23]
endmodule

