// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toThreshold_Loop_GradientLoop_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rows,
        cols,
        sobelxMat_data_stream_0_V_dout,
        sobelxMat_data_stream_0_V_empty_n,
        sobelxMat_data_stream_0_V_read,
        sobelyMat_data_stream_0_V_dout,
        sobelyMat_data_stream_0_V_empty_n,
        sobelyMat_data_stream_0_V_read,
        absvalueMat_data_stream_0_V_din,
        absvalueMat_data_stream_0_V_full_n,
        absvalueMat_data_stream_0_V_write,
        angleMat_data_stream_0_V_din,
        angleMat_data_stream_0_V_full_n,
        angleMat_data_stream_0_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b1;
parameter    ap_ST_st2_fsm_1 = 4'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 4'b100;
parameter    ap_ST_st60_fsm_3 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv64_3FE921FB540D8D20 = 64'b11111111101001001000011111101101010100000011011000110100100000;
parameter    ap_const_lv64_406FE00000000000 = 64'b100000001101111111000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_3FD921FB5496FD7F = 64'b11111111011001001000011111101101010100100101101111110101111111;
parameter    ap_const_lv64_4005FDBBE9B14F3A = 64'b100000000000101111111011011101111101001101100010100111100111010;
parameter    ap_const_lv64_3FF2D97C80841EDE = 64'b11111111110010110110010111110010000000100001000001111011011110;
parameter    ap_const_lv64_3FFF6A7A29BCBCDF = 64'b11111111111111011010100111101000101001101111001011110011011111;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv64_3FF0000000000000 = 64'b11111111110000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv11_7FF = 11'b11111111111;
parameter    ap_const_lv52_0 = 52'b0000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv12_C01 = 12'b110000000001;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_3FF = 11'b1111111111;
parameter    ap_const_lv32_3B = 32'b111011;
parameter    ap_const_lv8_87 = 8'b10000111;
parameter    ap_const_lv8_5A = 8'b1011010;
parameter    ap_const_lv8_2D = 8'b101101;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv5_5 = 5'b101;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] rows;
input  [31:0] cols;
input  [7:0] sobelxMat_data_stream_0_V_dout;
input   sobelxMat_data_stream_0_V_empty_n;
output   sobelxMat_data_stream_0_V_read;
input  [7:0] sobelyMat_data_stream_0_V_dout;
input   sobelyMat_data_stream_0_V_empty_n;
output   sobelyMat_data_stream_0_V_read;
output  [7:0] absvalueMat_data_stream_0_V_din;
input   absvalueMat_data_stream_0_V_full_n;
output   absvalueMat_data_stream_0_V_write;
output  [7:0] angleMat_data_stream_0_V_din;
input   angleMat_data_stream_0_V_full_n;
output   angleMat_data_stream_0_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg sobelxMat_data_stream_0_V_read;
reg sobelyMat_data_stream_0_V_read;
reg absvalueMat_data_stream_0_V_write;
reg angleMat_data_stream_0_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm = 4'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_23;
reg   [11:0] col_reg_187;
wire   [11:0] tmp_fu_253_p1;
reg    ap_sig_bdd_55;
wire   [11:0] tmp_1_fu_257_p1;
wire   [0:0] exitcond6_fu_265_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_67;
wire   [10:0] row_1_fu_270_p2;
reg   [10:0] row_1_reg_591;
wire   [0:0] exitcond5_fu_276_p2;
reg   [0:0] exitcond5_reg_596;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_bdd_78;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_sig_bdd_89;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg    ap_reg_ppiten_pp0_it31 = 1'b0;
reg    ap_reg_ppiten_pp0_it32 = 1'b0;
reg    ap_reg_ppiten_pp0_it33 = 1'b0;
reg    ap_reg_ppiten_pp0_it34 = 1'b0;
reg    ap_reg_ppiten_pp0_it35 = 1'b0;
reg    ap_reg_ppiten_pp0_it36 = 1'b0;
reg    ap_reg_ppiten_pp0_it37 = 1'b0;
reg    ap_reg_ppiten_pp0_it38 = 1'b0;
reg    ap_reg_ppiten_pp0_it39 = 1'b0;
reg    ap_reg_ppiten_pp0_it40 = 1'b0;
reg    ap_reg_ppiten_pp0_it41 = 1'b0;
reg    ap_reg_ppiten_pp0_it42 = 1'b0;
reg    ap_reg_ppiten_pp0_it43 = 1'b0;
reg    ap_reg_ppiten_pp0_it44 = 1'b0;
reg    ap_reg_ppiten_pp0_it45 = 1'b0;
reg    ap_reg_ppiten_pp0_it46 = 1'b0;
reg    ap_reg_ppiten_pp0_it47 = 1'b0;
reg    ap_reg_ppiten_pp0_it48 = 1'b0;
reg    ap_reg_ppiten_pp0_it49 = 1'b0;
reg    ap_reg_ppiten_pp0_it50 = 1'b0;
reg    ap_reg_ppiten_pp0_it51 = 1'b0;
reg    ap_reg_ppiten_pp0_it52 = 1'b0;
reg    ap_reg_ppiten_pp0_it53 = 1'b0;
reg    ap_reg_ppiten_pp0_it54 = 1'b0;
reg    ap_reg_ppiten_pp0_it55 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it55;
reg    ap_sig_bdd_208;
reg    ap_reg_ppiten_pp0_it56 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it2;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it3;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it5;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it6;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it7;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it8;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it9;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it10;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it11;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it12;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it13;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it14;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it15;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it16;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it17;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it18;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it19;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it20;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it21;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it22;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it23;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it24;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it25;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it26;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it27;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it28;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it29;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it30;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it31;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it32;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it33;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it34;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it35;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it36;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it37;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it38;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it39;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it40;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it41;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it42;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it43;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it44;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it45;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it46;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it47;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it48;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it49;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it50;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it51;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it52;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it53;
reg   [0:0] ap_reg_ppstg_exitcond5_reg_596_pp0_it54;
wire   [11:0] col_1_fu_281_p2;
wire   [0:0] tmp_5_fu_287_p2;
reg   [0:0] tmp_5_reg_610;
reg   [0:0] ap_reg_ppstg_tmp_5_reg_610_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_5_reg_610_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_5_reg_610_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_5_reg_610_pp0_it5;
wire   [63:0] y1_fu_298_p3;
reg   [63:0] y1_reg_620;
wire   [63:0] grp_fu_250_p1;
reg   [63:0] tmp_7_reg_626;
wire   [63:0] grp_fu_199_p2;
reg   [63:0] tmp_8_reg_632;
wire   [63:0] grp_fu_203_p2;
reg   [63:0] abs_value_reg_637;
wire   [63:0] abs_value_to_int_fu_305_p1;
reg   [63:0] abs_value_to_int_reg_644;
wire   [0:0] tmp_13_fu_340_p2;
reg   [0:0] tmp_13_reg_649;
wire   [0:0] isNeg_fu_388_p3;
reg   [0:0] isNeg_reg_654;
reg   [0:0] tmp_32_reg_659;
reg   [7:0] tmp_30_reg_664;
wire   [7:0] result_V_fu_459_p3;
reg   [7:0] result_V_reg_669;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it15;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it16;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it17;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it18;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it19;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it20;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it21;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it22;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it23;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it24;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it25;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it26;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it27;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it28;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it29;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it30;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it31;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it32;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it33;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it34;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it35;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it36;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it37;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it38;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it39;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it40;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it41;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it42;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it43;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it44;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it45;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it46;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it47;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it48;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it49;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it50;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it51;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it52;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it53;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it54;
reg   [7:0] ap_reg_ppstg_result_V_reg_669_pp0_it55;
wire   [63:0] grp_fu_217_p2;
reg   [63:0] r_reg_674;
wire   [63:0] grp_fu_212_p2;
reg   [63:0] tmp_14_reg_679;
wire   [63:0] grp_fu_207_p2;
reg   [63:0] angle_reg_684;
wire   [0:0] tmp_19_fu_500_p2;
reg   [0:0] tmp_19_reg_693;
wire   [0:0] tmp_20_fu_231_p2;
reg   [0:0] tmp_20_reg_698;
wire   [0:0] tmp_23_fu_506_p2;
reg   [0:0] tmp_23_reg_703;
reg   [0:0] ap_reg_ppstg_tmp_23_reg_703_pp0_it55;
wire   [0:0] tmp_26_fu_512_p2;
reg   [0:0] tmp_26_reg_708;
wire   [0:0] tmp_21_fu_518_p2;
reg   [0:0] tmp_21_reg_713;
wire   [0:0] tmp9_demorgan_fu_522_p2;
reg   [0:0] tmp9_demorgan_reg_720;
reg   [10:0] row_reg_176;
reg    ap_sig_cseq_ST_st60_fsm_3;
reg    ap_sig_bdd_496;
wire   [63:0] grp_fu_199_p0;
wire   [63:0] grp_fu_199_p1;
wire   [63:0] grp_fu_203_p0;
wire   [63:0] grp_fu_203_p1;
wire   [63:0] grp_fu_207_p0;
wire   [63:0] grp_fu_207_p1;
wire   [63:0] grp_fu_212_p0;
wire   [63:0] grp_fu_212_p1;
wire   [63:0] grp_fu_217_p0;
wire   [63:0] grp_fu_217_p1;
wire   [63:0] tmp_12_fu_221_p0;
wire   [63:0] tmp_12_fu_221_p1;
wire   [63:0] tmp_18_fu_226_p0;
wire   [63:0] tmp_18_fu_226_p1;
wire   [63:0] tmp_20_fu_231_p0;
wire   [63:0] tmp_20_fu_231_p1;
wire   [63:0] tmp_22_fu_236_p0;
wire   [63:0] tmp_22_fu_236_p1;
wire   [63:0] tmp_25_fu_241_p0;
wire   [63:0] tmp_25_fu_241_p1;
wire   [7:0] grp_fu_246_p0;
wire   [31:0] grp_fu_250_p0;
wire   [11:0] row_cast_fu_261_p1;
wire   [63:0] grp_fu_246_p1;
wire   [10:0] tmp_9_fu_308_p4;
wire   [51:0] tmp_10_fu_318_p1;
wire   [0:0] notrhs_fu_328_p2;
wire   [0:0] notlhs_fu_322_p2;
wire   [0:0] tmp_11_fu_334_p2;
wire   [0:0] tmp_12_fu_221_p2;
wire   [63:0] p_Val2_s_fu_346_p3;
wire   [51:0] loc_V_1_fu_362_p1;
wire   [52:0] p_Result_s_fu_366_p3;
wire   [10:0] loc_V_fu_352_p4;
wire   [11:0] tmp_i_i_cast_i_fu_378_p1;
wire   [11:0] sh_assign_fu_382_p2;
wire   [10:0] tmp_i_i_fu_396_p2;
wire  signed [11:0] tmp_i_cast_i_41_fu_402_p1;
wire   [11:0] sh_assign_1_fu_406_p3;
wire  signed [31:0] sh_assign_1_i_cast_i_fu_414_p1;
wire   [52:0] tmp_85_i_cast_i_fu_418_p1;
wire   [59:0] tmp_i_cast_i_fu_374_p1;
wire   [59:0] tmp_87_i_cast_i_fu_428_p1;
wire   [52:0] tmp_86_i_i_fu_422_p2;
wire   [59:0] tmp_88_i_i_fu_432_p2;
wire   [7:0] tmp_28_fu_456_p1;
wire   [63:0] angle_to_int_fu_465_p1;
wire   [10:0] tmp_15_fu_468_p4;
wire   [51:0] tmp_16_fu_478_p1;
wire   [0:0] notrhs1_fu_488_p2;
wire   [0:0] notlhs1_fu_482_p2;
wire   [0:0] tmp_17_fu_494_p2;
wire   [0:0] tmp_18_fu_226_p2;
wire   [0:0] tmp_22_fu_236_p2;
wire   [0:0] tmp_25_fu_241_p2;
wire   [0:0] tmp9_fu_532_p2;
wire   [0:0] tmp_24_fu_527_p2;
wire   [0:0] sel_tmp2_fu_537_p2;
wire   [0:0] tmp_27_fu_550_p2;
wire   [7:0] sel_tmp3_fu_543_p3;
wire   [0:0] sel_tmp7_demorgan_fu_563_p2;
wire   [7:0] sel_tmp4_fu_555_p3;
reg    grp_fu_199_ce;
reg    grp_fu_203_ce;
reg    grp_fu_207_ce;
reg    grp_fu_212_ce;
reg    grp_fu_217_ce;
wire   [4:0] tmp_12_fu_221_opcode;
wire   [4:0] tmp_18_fu_226_opcode;
wire   [4:0] tmp_20_fu_231_opcode;
wire   [4:0] tmp_22_fu_236_opcode;
wire   [4:0] tmp_25_fu_241_opcode;
reg    grp_fu_246_ce;
reg    grp_fu_250_ce;
reg   [3:0] ap_NS_fsm;


toThreshold_dsub_64ns_64ns_64_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_199_p0 ),
    .din1( grp_fu_199_p1 ),
    .ce( grp_fu_199_ce ),
    .dout( grp_fu_199_p2 )
);

toThreshold_dadd_64ns_64ns_64_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_203_p0 ),
    .din1( grp_fu_203_p1 ),
    .ce( grp_fu_203_ce ),
    .dout( grp_fu_203_p2 )
);

toThreshold_dsub_64ns_64ns_64_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_207_p0 ),
    .din1( grp_fu_207_p1 ),
    .ce( grp_fu_207_ce ),
    .dout( grp_fu_207_p2 )
);

toThreshold_dmul_64ns_64ns_64_6_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_212_p0 ),
    .din1( grp_fu_212_p1 ),
    .ce( grp_fu_212_ce ),
    .dout( grp_fu_212_p2 )
);

toThreshold_ddiv_64ns_64ns_64_31 #(
    .ID( 1 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
toThreshold_ddiv_64ns_64ns_64_31_U87(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_217_p0 ),
    .din1( grp_fu_217_p1 ),
    .ce( grp_fu_217_ce ),
    .dout( grp_fu_217_p2 )
);

toThreshold_dcmp_64ns_64ns_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
toThreshold_dcmp_64ns_64ns_1_1_U88(
    .din0( tmp_12_fu_221_p0 ),
    .din1( tmp_12_fu_221_p1 ),
    .opcode( tmp_12_fu_221_opcode ),
    .dout( tmp_12_fu_221_p2 )
);

toThreshold_dcmp_64ns_64ns_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
toThreshold_dcmp_64ns_64ns_1_1_U89(
    .din0( tmp_18_fu_226_p0 ),
    .din1( tmp_18_fu_226_p1 ),
    .opcode( tmp_18_fu_226_opcode ),
    .dout( tmp_18_fu_226_p2 )
);

toThreshold_dcmp_64ns_64ns_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
toThreshold_dcmp_64ns_64ns_1_1_U90(
    .din0( tmp_20_fu_231_p0 ),
    .din1( tmp_20_fu_231_p1 ),
    .opcode( tmp_20_fu_231_opcode ),
    .dout( tmp_20_fu_231_p2 )
);

toThreshold_dcmp_64ns_64ns_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
toThreshold_dcmp_64ns_64ns_1_1_U91(
    .din0( tmp_22_fu_236_p0 ),
    .din1( tmp_22_fu_236_p1 ),
    .opcode( tmp_22_fu_236_opcode ),
    .dout( tmp_22_fu_236_p2 )
);

toThreshold_dcmp_64ns_64ns_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
toThreshold_dcmp_64ns_64ns_1_1_U92(
    .din0( tmp_25_fu_241_p0 ),
    .din1( tmp_25_fu_241_p1 ),
    .opcode( tmp_25_fu_241_opcode ),
    .dout( tmp_25_fu_241_p2 )
);

toThreshold_uitodp_8ns_64_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 8 ),
    .dout_WIDTH( 64 ))
toThreshold_uitodp_8ns_64_6_U93(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_246_p0 ),
    .ce( grp_fu_246_ce ),
    .dout( grp_fu_246_p1 )
);

toThreshold_sitodp_32ns_64_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
toThreshold_sitodp_32ns_64_6_U94(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_250_p0 ),
    .ce( grp_fu_250_ce ),
    .dout( grp_fu_250_p1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond6_fu_265_p2 == ap_const_lv1_0))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & ~(exitcond5_fu_276_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond6_fu_265_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & (exitcond5_fu_276_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond6_fu_265_p2 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & ~(exitcond5_fu_276_p2 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

/// ap_reg_ppiten_pp0_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

/// ap_reg_ppiten_pp0_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

/// ap_reg_ppiten_pp0_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

/// ap_reg_ppiten_pp0_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

/// ap_reg_ppiten_pp0_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

/// ap_reg_ppiten_pp0_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

/// ap_reg_ppiten_pp0_it19 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it20 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

/// ap_reg_ppiten_pp0_it21 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

/// ap_reg_ppiten_pp0_it22 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

/// ap_reg_ppiten_pp0_it23 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

/// ap_reg_ppiten_pp0_it24 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

/// ap_reg_ppiten_pp0_it25 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

/// ap_reg_ppiten_pp0_it26 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

/// ap_reg_ppiten_pp0_it27 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

/// ap_reg_ppiten_pp0_it28 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end
    end
end

/// ap_reg_ppiten_pp0_it29 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it30 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end
    end
end

/// ap_reg_ppiten_pp0_it31 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end
    end
end

/// ap_reg_ppiten_pp0_it32 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
        end
    end
end

/// ap_reg_ppiten_pp0_it33 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end
    end
end

/// ap_reg_ppiten_pp0_it34 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
        end
    end
end

/// ap_reg_ppiten_pp0_it35 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it35
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
        end
    end
end

/// ap_reg_ppiten_pp0_it36 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it36
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
        end
    end
end

/// ap_reg_ppiten_pp0_it37 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it37
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
        end
    end
end

/// ap_reg_ppiten_pp0_it38 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it38
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
        end
    end
end

/// ap_reg_ppiten_pp0_it39 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it39
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it40 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it40
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
        end
    end
end

/// ap_reg_ppiten_pp0_it41 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it41
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
        end
    end
end

/// ap_reg_ppiten_pp0_it42 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it42
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
        end
    end
end

/// ap_reg_ppiten_pp0_it43 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it43
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it43 <= ap_reg_ppiten_pp0_it42;
        end
    end
end

/// ap_reg_ppiten_pp0_it44 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it44
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it44 <= ap_reg_ppiten_pp0_it43;
        end
    end
end

/// ap_reg_ppiten_pp0_it45 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it45
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it45 <= ap_reg_ppiten_pp0_it44;
        end
    end
end

/// ap_reg_ppiten_pp0_it46 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it46
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it46 <= ap_reg_ppiten_pp0_it45;
        end
    end
end

/// ap_reg_ppiten_pp0_it47 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it47
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it47 <= ap_reg_ppiten_pp0_it46;
        end
    end
end

/// ap_reg_ppiten_pp0_it48 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it48
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it48 <= ap_reg_ppiten_pp0_it47;
        end
    end
end

/// ap_reg_ppiten_pp0_it49 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it49
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it49 <= ap_reg_ppiten_pp0_it48;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

/// ap_reg_ppiten_pp0_it50 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it50
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it50 <= ap_reg_ppiten_pp0_it49;
        end
    end
end

/// ap_reg_ppiten_pp0_it51 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it51
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it51 <= ap_reg_ppiten_pp0_it50;
        end
    end
end

/// ap_reg_ppiten_pp0_it52 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it52
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it52 <= ap_reg_ppiten_pp0_it51;
        end
    end
end

/// ap_reg_ppiten_pp0_it53 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it53
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it53 <= ap_reg_ppiten_pp0_it52;
        end
    end
end

/// ap_reg_ppiten_pp0_it54 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it54
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it54 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it54 <= ap_reg_ppiten_pp0_it53;
        end
    end
end

/// ap_reg_ppiten_pp0_it55 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it55
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it55 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it55 <= ap_reg_ppiten_pp0_it54;
        end
    end
end

/// ap_reg_ppiten_pp0_it56 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it56
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it56 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it56 <= ap_reg_ppiten_pp0_it55;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond6_fu_265_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it56 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & (exitcond5_fu_276_p2 == ap_const_lv1_0))) begin
        col_reg_187 <= col_1_fu_281_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond6_fu_265_p2 == ap_const_lv1_0))) begin
        col_reg_187 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st60_fsm_3)) begin
        row_reg_176 <= row_1_reg_591;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_55)) begin
        row_reg_176 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it10))) begin
        abs_value_reg_637 <= grp_fu_203_p2;
        tmp_8_reg_632 <= grp_fu_199_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it11))) begin
        abs_value_to_int_reg_644 <= abs_value_to_int_fu_305_p1;
        tmp_13_reg_649 <= tmp_13_fu_340_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it52))) begin
        angle_reg_684 <= grp_fu_207_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))))) begin
        ap_reg_ppstg_exitcond5_reg_596_pp0_it1 <= exitcond5_reg_596;
        exitcond5_reg_596 <= exitcond5_fu_276_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56)))) begin
        ap_reg_ppstg_exitcond5_reg_596_pp0_it10 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it9;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it11 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it10;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it12 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it11;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it13 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it12;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it14 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it13;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it15 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it14;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it16 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it15;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it17 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it16;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it18 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it17;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it19 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it18;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it2 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it1;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it20 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it19;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it21 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it20;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it22 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it21;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it23 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it22;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it24 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it23;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it25 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it24;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it26 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it25;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it27 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it26;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it28 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it27;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it29 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it28;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it3 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it2;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it30 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it29;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it31 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it30;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it32 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it31;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it33 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it32;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it34 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it33;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it35 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it34;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it36 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it35;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it37 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it36;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it38 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it37;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it39 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it38;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it4 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it3;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it40 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it39;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it41 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it40;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it42 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it41;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it43 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it42;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it44 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it43;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it45 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it44;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it46 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it45;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it47 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it46;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it48 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it47;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it49 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it48;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it5 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it4;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it50 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it49;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it51 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it50;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it52 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it51;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it53 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it52;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it54 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it53;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it55 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it54;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it6 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it5;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it7 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it6;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it8 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it7;
        ap_reg_ppstg_exitcond5_reg_596_pp0_it9 <= ap_reg_ppstg_exitcond5_reg_596_pp0_it8;
        ap_reg_ppstg_result_V_reg_669_pp0_it15 <= result_V_reg_669;
        ap_reg_ppstg_result_V_reg_669_pp0_it16 <= ap_reg_ppstg_result_V_reg_669_pp0_it15;
        ap_reg_ppstg_result_V_reg_669_pp0_it17 <= ap_reg_ppstg_result_V_reg_669_pp0_it16;
        ap_reg_ppstg_result_V_reg_669_pp0_it18 <= ap_reg_ppstg_result_V_reg_669_pp0_it17;
        ap_reg_ppstg_result_V_reg_669_pp0_it19 <= ap_reg_ppstg_result_V_reg_669_pp0_it18;
        ap_reg_ppstg_result_V_reg_669_pp0_it20 <= ap_reg_ppstg_result_V_reg_669_pp0_it19;
        ap_reg_ppstg_result_V_reg_669_pp0_it21 <= ap_reg_ppstg_result_V_reg_669_pp0_it20;
        ap_reg_ppstg_result_V_reg_669_pp0_it22 <= ap_reg_ppstg_result_V_reg_669_pp0_it21;
        ap_reg_ppstg_result_V_reg_669_pp0_it23 <= ap_reg_ppstg_result_V_reg_669_pp0_it22;
        ap_reg_ppstg_result_V_reg_669_pp0_it24 <= ap_reg_ppstg_result_V_reg_669_pp0_it23;
        ap_reg_ppstg_result_V_reg_669_pp0_it25 <= ap_reg_ppstg_result_V_reg_669_pp0_it24;
        ap_reg_ppstg_result_V_reg_669_pp0_it26 <= ap_reg_ppstg_result_V_reg_669_pp0_it25;
        ap_reg_ppstg_result_V_reg_669_pp0_it27 <= ap_reg_ppstg_result_V_reg_669_pp0_it26;
        ap_reg_ppstg_result_V_reg_669_pp0_it28 <= ap_reg_ppstg_result_V_reg_669_pp0_it27;
        ap_reg_ppstg_result_V_reg_669_pp0_it29 <= ap_reg_ppstg_result_V_reg_669_pp0_it28;
        ap_reg_ppstg_result_V_reg_669_pp0_it30 <= ap_reg_ppstg_result_V_reg_669_pp0_it29;
        ap_reg_ppstg_result_V_reg_669_pp0_it31 <= ap_reg_ppstg_result_V_reg_669_pp0_it30;
        ap_reg_ppstg_result_V_reg_669_pp0_it32 <= ap_reg_ppstg_result_V_reg_669_pp0_it31;
        ap_reg_ppstg_result_V_reg_669_pp0_it33 <= ap_reg_ppstg_result_V_reg_669_pp0_it32;
        ap_reg_ppstg_result_V_reg_669_pp0_it34 <= ap_reg_ppstg_result_V_reg_669_pp0_it33;
        ap_reg_ppstg_result_V_reg_669_pp0_it35 <= ap_reg_ppstg_result_V_reg_669_pp0_it34;
        ap_reg_ppstg_result_V_reg_669_pp0_it36 <= ap_reg_ppstg_result_V_reg_669_pp0_it35;
        ap_reg_ppstg_result_V_reg_669_pp0_it37 <= ap_reg_ppstg_result_V_reg_669_pp0_it36;
        ap_reg_ppstg_result_V_reg_669_pp0_it38 <= ap_reg_ppstg_result_V_reg_669_pp0_it37;
        ap_reg_ppstg_result_V_reg_669_pp0_it39 <= ap_reg_ppstg_result_V_reg_669_pp0_it38;
        ap_reg_ppstg_result_V_reg_669_pp0_it40 <= ap_reg_ppstg_result_V_reg_669_pp0_it39;
        ap_reg_ppstg_result_V_reg_669_pp0_it41 <= ap_reg_ppstg_result_V_reg_669_pp0_it40;
        ap_reg_ppstg_result_V_reg_669_pp0_it42 <= ap_reg_ppstg_result_V_reg_669_pp0_it41;
        ap_reg_ppstg_result_V_reg_669_pp0_it43 <= ap_reg_ppstg_result_V_reg_669_pp0_it42;
        ap_reg_ppstg_result_V_reg_669_pp0_it44 <= ap_reg_ppstg_result_V_reg_669_pp0_it43;
        ap_reg_ppstg_result_V_reg_669_pp0_it45 <= ap_reg_ppstg_result_V_reg_669_pp0_it44;
        ap_reg_ppstg_result_V_reg_669_pp0_it46 <= ap_reg_ppstg_result_V_reg_669_pp0_it45;
        ap_reg_ppstg_result_V_reg_669_pp0_it47 <= ap_reg_ppstg_result_V_reg_669_pp0_it46;
        ap_reg_ppstg_result_V_reg_669_pp0_it48 <= ap_reg_ppstg_result_V_reg_669_pp0_it47;
        ap_reg_ppstg_result_V_reg_669_pp0_it49 <= ap_reg_ppstg_result_V_reg_669_pp0_it48;
        ap_reg_ppstg_result_V_reg_669_pp0_it50 <= ap_reg_ppstg_result_V_reg_669_pp0_it49;
        ap_reg_ppstg_result_V_reg_669_pp0_it51 <= ap_reg_ppstg_result_V_reg_669_pp0_it50;
        ap_reg_ppstg_result_V_reg_669_pp0_it52 <= ap_reg_ppstg_result_V_reg_669_pp0_it51;
        ap_reg_ppstg_result_V_reg_669_pp0_it53 <= ap_reg_ppstg_result_V_reg_669_pp0_it52;
        ap_reg_ppstg_result_V_reg_669_pp0_it54 <= ap_reg_ppstg_result_V_reg_669_pp0_it53;
        ap_reg_ppstg_result_V_reg_669_pp0_it55 <= ap_reg_ppstg_result_V_reg_669_pp0_it54;
        ap_reg_ppstg_tmp_23_reg_703_pp0_it55 <= tmp_23_reg_703;
        ap_reg_ppstg_tmp_5_reg_610_pp0_it2 <= tmp_5_reg_610;
        ap_reg_ppstg_tmp_5_reg_610_pp0_it3 <= ap_reg_ppstg_tmp_5_reg_610_pp0_it2;
        ap_reg_ppstg_tmp_5_reg_610_pp0_it4 <= ap_reg_ppstg_tmp_5_reg_610_pp0_it3;
        ap_reg_ppstg_tmp_5_reg_610_pp0_it5 <= ap_reg_ppstg_tmp_5_reg_610_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it12))) begin
        isNeg_reg_654 <= sh_assign_fu_382_p2[ap_const_lv32_B];
        tmp_30_reg_664 <= {{tmp_88_i_i_fu_432_p2[ap_const_lv32_3B : ap_const_lv32_34]}};
        tmp_32_reg_659 <= tmp_86_i_i_fu_422_p2[ap_const_lv32_34];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it41))) begin
        r_reg_674 <= grp_fu_217_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it13))) begin
        result_V_reg_669 <= result_V_fu_459_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        row_1_reg_591 <= row_1_fu_270_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it54))) begin
        tmp9_demorgan_reg_720 <= tmp9_demorgan_fu_522_p2;
        tmp_21_reg_713 <= tmp_21_fu_518_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it47))) begin
        tmp_14_reg_679 <= grp_fu_212_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it53))) begin
        tmp_19_reg_693 <= tmp_19_fu_500_p2;
        tmp_20_reg_698 <= tmp_20_fu_231_p2;
        tmp_23_reg_703 <= tmp_23_fu_506_p2;
        tmp_26_reg_708 <= tmp_26_fu_512_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond5_reg_596 == ap_const_lv1_0) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))))) begin
        tmp_5_reg_610 <= tmp_5_fu_287_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it5))) begin
        tmp_7_reg_626 <= grp_fu_250_p1;
        y1_reg_620 <= y1_fu_298_p3;
    end
end

/// absvalueMat_data_stream_0_V_write assign process. ///
always @ (ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond5_reg_596_pp0_it55 or ap_sig_bdd_208 or ap_reg_ppiten_pp0_it56)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it55) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))))) begin
        absvalueMat_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        absvalueMat_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// angleMat_data_stream_0_V_write assign process. ///
always @ (ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond5_reg_596_pp0_it55 or ap_sig_bdd_208 or ap_reg_ppiten_pp0_it56)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it55) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))))) begin
        angleMat_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        angleMat_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or exitcond6_fu_265_p2 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond6_fu_265_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (exitcond6_fu_265_p2 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond6_fu_265_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_2 assign process. ///
always @ (ap_sig_bdd_78)
begin
    if (ap_sig_bdd_78) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_23)
begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_67)
begin
    if (ap_sig_bdd_67) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st60_fsm_3 assign process. ///
always @ (ap_sig_bdd_496)
begin
    if (ap_sig_bdd_496) begin
        ap_sig_cseq_ST_st60_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st60_fsm_3 = ap_const_logic_0;
    end
end

/// grp_fu_199_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_208 or ap_reg_ppiten_pp0_it56 or ap_reg_ppstg_exitcond5_reg_596_pp0_it6 or ap_reg_ppstg_exitcond5_reg_596_pp0_it7 or ap_reg_ppstg_exitcond5_reg_596_pp0_it8 or ap_reg_ppstg_exitcond5_reg_596_pp0_it9 or ap_reg_ppstg_exitcond5_reg_596_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it10) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it6) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it7) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it8) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it9)))) begin
        grp_fu_199_ce = ap_const_logic_1;
    end else begin
        grp_fu_199_ce = ap_const_logic_0;
    end
end

/// grp_fu_203_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_208 or ap_reg_ppiten_pp0_it56 or ap_reg_ppstg_exitcond5_reg_596_pp0_it6 or ap_reg_ppstg_exitcond5_reg_596_pp0_it7 or ap_reg_ppstg_exitcond5_reg_596_pp0_it8 or ap_reg_ppstg_exitcond5_reg_596_pp0_it9 or ap_reg_ppstg_exitcond5_reg_596_pp0_it10)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it10) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it6) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it7) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it8) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it9)))) begin
        grp_fu_203_ce = ap_const_logic_1;
    end else begin
        grp_fu_203_ce = ap_const_logic_0;
    end
end

/// grp_fu_207_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_208 or ap_reg_ppiten_pp0_it56 or ap_reg_ppstg_exitcond5_reg_596_pp0_it48 or ap_reg_ppstg_exitcond5_reg_596_pp0_it49 or ap_reg_ppstg_exitcond5_reg_596_pp0_it50 or ap_reg_ppstg_exitcond5_reg_596_pp0_it51 or ap_reg_ppstg_exitcond5_reg_596_pp0_it52)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it52) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it48) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it49) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it50) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it51)))) begin
        grp_fu_207_ce = ap_const_logic_1;
    end else begin
        grp_fu_207_ce = ap_const_logic_0;
    end
end

/// grp_fu_212_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_208 or ap_reg_ppiten_pp0_it56 or ap_reg_ppstg_exitcond5_reg_596_pp0_it42 or ap_reg_ppstg_exitcond5_reg_596_pp0_it43 or ap_reg_ppstg_exitcond5_reg_596_pp0_it44 or ap_reg_ppstg_exitcond5_reg_596_pp0_it45 or ap_reg_ppstg_exitcond5_reg_596_pp0_it46 or ap_reg_ppstg_exitcond5_reg_596_pp0_it47)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it47) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it42) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it43) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it44) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it45) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it46)))) begin
        grp_fu_212_ce = ap_const_logic_1;
    end else begin
        grp_fu_212_ce = ap_const_logic_0;
    end
end

/// grp_fu_217_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_208 or ap_reg_ppiten_pp0_it56 or ap_reg_ppstg_exitcond5_reg_596_pp0_it11 or ap_reg_ppstg_exitcond5_reg_596_pp0_it12 or ap_reg_ppstg_exitcond5_reg_596_pp0_it13 or ap_reg_ppstg_exitcond5_reg_596_pp0_it14 or ap_reg_ppstg_exitcond5_reg_596_pp0_it15 or ap_reg_ppstg_exitcond5_reg_596_pp0_it16 or ap_reg_ppstg_exitcond5_reg_596_pp0_it17 or ap_reg_ppstg_exitcond5_reg_596_pp0_it18 or ap_reg_ppstg_exitcond5_reg_596_pp0_it19 or ap_reg_ppstg_exitcond5_reg_596_pp0_it20 or ap_reg_ppstg_exitcond5_reg_596_pp0_it21 or ap_reg_ppstg_exitcond5_reg_596_pp0_it22 or ap_reg_ppstg_exitcond5_reg_596_pp0_it23 or ap_reg_ppstg_exitcond5_reg_596_pp0_it24 or ap_reg_ppstg_exitcond5_reg_596_pp0_it25 or ap_reg_ppstg_exitcond5_reg_596_pp0_it26 or ap_reg_ppstg_exitcond5_reg_596_pp0_it27 or ap_reg_ppstg_exitcond5_reg_596_pp0_it28 or ap_reg_ppstg_exitcond5_reg_596_pp0_it29 or ap_reg_ppstg_exitcond5_reg_596_pp0_it30 or ap_reg_ppstg_exitcond5_reg_596_pp0_it31 or ap_reg_ppstg_exitcond5_reg_596_pp0_it32 or ap_reg_ppstg_exitcond5_reg_596_pp0_it33 or ap_reg_ppstg_exitcond5_reg_596_pp0_it34 or ap_reg_ppstg_exitcond5_reg_596_pp0_it35 or ap_reg_ppstg_exitcond5_reg_596_pp0_it36 or ap_reg_ppstg_exitcond5_reg_596_pp0_it37 or ap_reg_ppstg_exitcond5_reg_596_pp0_it38 or ap_reg_ppstg_exitcond5_reg_596_pp0_it39 or ap_reg_ppstg_exitcond5_reg_596_pp0_it40 or ap_reg_ppstg_exitcond5_reg_596_pp0_it41)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it11) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it12) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it13) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it41) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it14) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it15) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it16) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it17) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it18) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it19) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it20) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it21) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it22) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it23) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it24) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it25) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it26) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it27) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it28) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it29) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it30) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it31) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it32) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it33) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it34) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it35) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it36) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it37) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it38) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it39) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it40)))) begin
        grp_fu_217_ce = ap_const_logic_1;
    end else begin
        grp_fu_217_ce = ap_const_logic_0;
    end
end

/// grp_fu_246_ce assign process. ///
always @ (exitcond5_reg_596 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_208 or ap_reg_ppiten_pp0_it56 or ap_reg_ppstg_exitcond5_reg_596_pp0_it1 or ap_reg_ppstg_exitcond5_reg_596_pp0_it2 or ap_reg_ppstg_exitcond5_reg_596_pp0_it3 or ap_reg_ppstg_exitcond5_reg_596_pp0_it4 or ap_reg_ppstg_exitcond5_reg_596_pp0_it5)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & ((exitcond5_reg_596 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it5) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it1) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it2) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it3) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it4)))) begin
        grp_fu_246_ce = ap_const_logic_1;
    end else begin
        grp_fu_246_ce = ap_const_logic_0;
    end
end

/// grp_fu_250_ce assign process. ///
always @ (exitcond5_reg_596 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_208 or ap_reg_ppiten_pp0_it56 or ap_reg_ppstg_exitcond5_reg_596_pp0_it1 or ap_reg_ppstg_exitcond5_reg_596_pp0_it2 or ap_reg_ppstg_exitcond5_reg_596_pp0_it3 or ap_reg_ppstg_exitcond5_reg_596_pp0_it4 or ap_reg_ppstg_exitcond5_reg_596_pp0_it5)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & ((exitcond5_reg_596 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it5) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it1) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it2) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it3) | (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it4)))) begin
        grp_fu_250_ce = ap_const_logic_1;
    end else begin
        grp_fu_250_ce = ap_const_logic_0;
    end
end

/// sobelxMat_data_stream_0_V_read assign process. ///
always @ (exitcond5_reg_596 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_208 or ap_reg_ppiten_pp0_it56)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond5_reg_596 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))))) begin
        sobelxMat_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        sobelxMat_data_stream_0_V_read = ap_const_logic_0;
    end
end

/// sobelyMat_data_stream_0_V_read assign process. ///
always @ (exitcond5_reg_596 or ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_208 or ap_reg_ppiten_pp0_it56)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond5_reg_596 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))))) begin
        sobelyMat_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        sobelyMat_data_stream_0_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_bdd_55 or exitcond6_fu_265_p2 or exitcond5_fu_276_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_89 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it55 or ap_sig_bdd_208 or ap_reg_ppiten_pp0_it56)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_55) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(exitcond6_fu_265_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it56) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it55)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & ~(exitcond5_fu_276_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it56) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it55)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_89 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_208 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it56))) & ~(exitcond5_fu_276_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st60_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_st60_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign abs_value_to_int_fu_305_p1 = abs_value_reg_637;
assign absvalueMat_data_stream_0_V_din = ap_reg_ppstg_result_V_reg_669_pp0_it55;
assign angleMat_data_stream_0_V_din = ((sel_tmp7_demorgan_fu_563_p2)? sel_tmp4_fu_555_p3: ap_const_lv8_2D);
assign angle_to_int_fu_465_p1 = angle_reg_684;

/// ap_sig_bdd_208 assign process. ///
always @ (absvalueMat_data_stream_0_V_full_n or angleMat_data_stream_0_V_full_n or ap_reg_ppstg_exitcond5_reg_596_pp0_it55)
begin
    ap_sig_bdd_208 = (((absvalueMat_data_stream_0_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it55)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond5_reg_596_pp0_it55) & (angleMat_data_stream_0_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_23 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_23 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_496 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_496 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_55 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_55 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_67 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_67 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_78 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_78 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_89 assign process. ///
always @ (sobelxMat_data_stream_0_V_empty_n or sobelyMat_data_stream_0_V_empty_n or exitcond5_reg_596)
begin
    ap_sig_bdd_89 = (((sobelxMat_data_stream_0_V_empty_n == ap_const_logic_0) & (exitcond5_reg_596 == ap_const_lv1_0)) | ((exitcond5_reg_596 == ap_const_lv1_0) & (sobelyMat_data_stream_0_V_empty_n == ap_const_logic_0)));
end
assign col_1_fu_281_p2 = (col_reg_187 + ap_const_lv12_1);
assign exitcond5_fu_276_p2 = (col_reg_187 == tmp_1_fu_257_p1? 1'b1: 1'b0);
assign exitcond6_fu_265_p2 = (row_cast_fu_261_p1 == tmp_fu_253_p1? 1'b1: 1'b0);
assign grp_fu_199_p0 = tmp_7_reg_626;
assign grp_fu_199_p1 = y1_reg_620;
assign grp_fu_203_p0 = tmp_7_reg_626;
assign grp_fu_203_p1 = y1_reg_620;
assign grp_fu_207_p0 = ap_const_lv64_3FE921FB540D8D20;
assign grp_fu_207_p1 = tmp_14_reg_679;
assign grp_fu_212_p0 = r_reg_674;
assign grp_fu_212_p1 = ap_const_lv64_3FE921FB540D8D20;
assign grp_fu_217_p0 = tmp_8_reg_632;
assign grp_fu_217_p1 = abs_value_reg_637;
assign grp_fu_246_p0 = sobelyMat_data_stream_0_V_dout;
assign grp_fu_250_p0 = sobelxMat_data_stream_0_V_dout;
assign isNeg_fu_388_p3 = sh_assign_fu_382_p2[ap_const_lv32_B];
assign loc_V_1_fu_362_p1 = p_Val2_s_fu_346_p3[51:0];
assign loc_V_fu_352_p4 = {{p_Val2_s_fu_346_p3[ap_const_lv32_3E : ap_const_lv32_34]}};
assign notlhs1_fu_482_p2 = (tmp_15_fu_468_p4 != ap_const_lv11_7FF? 1'b1: 1'b0);
assign notlhs_fu_322_p2 = (tmp_9_fu_308_p4 != ap_const_lv11_7FF? 1'b1: 1'b0);
assign notrhs1_fu_488_p2 = (tmp_16_fu_478_p1 == ap_const_lv52_0? 1'b1: 1'b0);
assign notrhs_fu_328_p2 = (tmp_10_fu_318_p1 == ap_const_lv52_0? 1'b1: 1'b0);
assign p_Result_s_fu_366_p3 = {{ap_const_lv1_1}, {loc_V_1_fu_362_p1}};
assign p_Val2_s_fu_346_p3 = ((tmp_13_reg_649)? ap_const_lv64_406FE00000000000: abs_value_to_int_reg_644);
assign result_V_fu_459_p3 = ((isNeg_reg_654)? tmp_28_fu_456_p1: tmp_30_reg_664);
assign row_1_fu_270_p2 = (row_reg_176 + ap_const_lv11_1);
assign row_cast_fu_261_p1 = row_reg_176;
assign sel_tmp2_fu_537_p2 = (tmp9_fu_532_p2 & tmp_24_fu_527_p2);
assign sel_tmp3_fu_543_p3 = ((tmp_21_reg_713)? ap_const_lv8_0: ap_const_lv8_87);
assign sel_tmp4_fu_555_p3 = ((tmp_27_fu_550_p2)? sel_tmp3_fu_543_p3: ap_const_lv8_5A);
assign sel_tmp7_demorgan_fu_563_p2 = (tmp_21_reg_713 | tmp_24_fu_527_p2);
assign sh_assign_1_fu_406_p3 = ((isNeg_fu_388_p3)? tmp_i_cast_i_41_fu_402_p1: sh_assign_fu_382_p2);
assign sh_assign_1_i_cast_i_fu_414_p1 = $signed(sh_assign_1_fu_406_p3);
assign sh_assign_fu_382_p2 = ($signed(tmp_i_i_cast_i_fu_378_p1) + $signed(ap_const_lv12_C01));
assign tmp9_demorgan_fu_522_p2 = (tmp_26_reg_708 | tmp_21_fu_518_p2);
assign tmp9_fu_532_p2 = (tmp9_demorgan_reg_720 ^ ap_const_lv1_1);
assign tmp_10_fu_318_p1 = abs_value_to_int_fu_305_p1[51:0];
assign tmp_11_fu_334_p2 = (notrhs_fu_328_p2 | notlhs_fu_322_p2);
assign tmp_12_fu_221_opcode = ap_const_lv5_2;
assign tmp_12_fu_221_p0 = abs_value_reg_637;
assign tmp_12_fu_221_p1 = ap_const_lv64_406FE00000000000;
assign tmp_13_fu_340_p2 = (tmp_11_fu_334_p2 & tmp_12_fu_221_p2);
assign tmp_15_fu_468_p4 = {{angle_to_int_fu_465_p1[ap_const_lv32_3E : ap_const_lv32_34]}};
assign tmp_16_fu_478_p1 = angle_to_int_fu_465_p1[51:0];
assign tmp_17_fu_494_p2 = (notrhs1_fu_488_p2 | notlhs1_fu_482_p2);
assign tmp_18_fu_226_opcode = ap_const_lv5_5;
assign tmp_18_fu_226_p0 = angle_reg_684;
assign tmp_18_fu_226_p1 = ap_const_lv64_3FD921FB5496FD7F;
assign tmp_19_fu_500_p2 = (tmp_17_fu_494_p2 & tmp_18_fu_226_p2);
assign tmp_1_fu_257_p1 = cols[11:0];
assign tmp_20_fu_231_opcode = ap_const_lv5_2;
assign tmp_20_fu_231_p0 = angle_reg_684;
assign tmp_20_fu_231_p1 = ap_const_lv64_4005FDBBE9B14F3A;
assign tmp_21_fu_518_p2 = (tmp_19_reg_693 & tmp_20_reg_698);
assign tmp_22_fu_236_opcode = ap_const_lv5_5;
assign tmp_22_fu_236_p0 = angle_reg_684;
assign tmp_22_fu_236_p1 = ap_const_lv64_3FF2D97C80841EDE;
assign tmp_23_fu_506_p2 = (tmp_17_fu_494_p2 & tmp_22_fu_236_p2);
assign tmp_24_fu_527_p2 = (ap_reg_ppstg_tmp_23_reg_703_pp0_it55 ^ ap_const_lv1_1);
assign tmp_25_fu_241_opcode = ap_const_lv5_5;
assign tmp_25_fu_241_p0 = angle_reg_684;
assign tmp_25_fu_241_p1 = ap_const_lv64_3FFF6A7A29BCBCDF;
assign tmp_26_fu_512_p2 = (tmp_17_fu_494_p2 & tmp_25_fu_241_p2);
assign tmp_27_fu_550_p2 = (tmp_21_reg_713 | sel_tmp2_fu_537_p2);
assign tmp_28_fu_456_p1 = tmp_32_reg_659;
assign tmp_5_fu_287_p2 = (sobelyMat_data_stream_0_V_dout == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_85_i_cast_i_fu_418_p1 = $unsigned(sh_assign_1_i_cast_i_fu_414_p1);
assign tmp_86_i_i_fu_422_p2 = p_Result_s_fu_366_p3 >> tmp_85_i_cast_i_fu_418_p1;
assign tmp_87_i_cast_i_fu_428_p1 = $unsigned(sh_assign_1_i_cast_i_fu_414_p1);
assign tmp_88_i_i_fu_432_p2 = tmp_i_cast_i_fu_374_p1 << tmp_87_i_cast_i_fu_428_p1;
assign tmp_9_fu_308_p4 = {{abs_value_to_int_fu_305_p1[ap_const_lv32_3E : ap_const_lv32_34]}};
assign tmp_fu_253_p1 = rows[11:0];
assign tmp_i_cast_i_41_fu_402_p1 = $signed(tmp_i_i_fu_396_p2);
assign tmp_i_cast_i_fu_374_p1 = p_Result_s_fu_366_p3;
assign tmp_i_i_cast_i_fu_378_p1 = loc_V_fu_352_p4;
assign tmp_i_i_fu_396_p2 = (ap_const_lv11_3FF - loc_V_fu_352_p4);
assign y1_fu_298_p3 = ((ap_reg_ppstg_tmp_5_reg_610_pp0_it5)? ap_const_lv64_3FF0000000000000: grp_fu_246_p1);


endmodule //toThreshold_Loop_GradientLoop_proc

