-- VHDL for IBM SMS ALD page 12.62.04.1
-- Title: CHECK AND CONDITION FOR E CHANNEL
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/17/2020 7:29:23 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_62_04_1_CHECK_AND_CONDITION_FOR_E_CHANNEL is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_E_CH_SELECT_UNIT_T:	 in STD_LOGIC;
		PS_E_CH_IN_PROCESS:	 in STD_LOGIC;
		PS_CONS_DATA_CHECK:	 in STD_LOGIC;
		PS_E_CH_CHECK_BUS:	 in STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_B:	 in STD_LOGIC;
		MS_1401_I_O_CHECK_RESET:	 in STD_LOGIC;
		PS_E_CYCLE:	 in STD_LOGIC;
		PS_ERROR_SAMPLE:	 in STD_LOGIC;
		PS_I_O_CHECK:	 in STD_LOGIC;
		PS_FILE_OP:	 in STD_LOGIC;
		MS_E_CH_RESET:	 in STD_LOGIC;
		MS_E_CH_2_CHAR_ONLY_OP_CODES:	 in STD_LOGIC;
		MS_E_CH_SELECT_UNIT_T_DOT_INPUT:	 in STD_LOGIC;
		PS_E_CH_READY_BUS:	 in STD_LOGIC;
		MS_E_CH_BUSY_BUS:	 in STD_LOGIC;
		MS_E_CH_SELECT_TAPE_DATA:	 in STD_LOGIC;
		PS_E_CH_STATUS_SAMPLE_A:	 in STD_LOGIC;
		MS_FILE_OP:	 in STD_LOGIC;
		PS_E_CH_COND_LATCH_STAR_SIF:	 in STD_LOGIC;
		PS_E_CH_CONDITION_BUS:	 in STD_LOGIC;
		MS_E_CH_SELECT_ANY_BUFFER:	 in STD_LOGIC;
		PS_1401_CARD_PR_ERR_SAMPLE:	 in STD_LOGIC;
		MS_1401_READ_TRIGGER:	 in STD_LOGIC;
		MS_E_CH_CHECK:	 out STD_LOGIC;
		PS_E_CH_CHECK:	 out STD_LOGIC;
		MS_E_CH_FILE_SET_CHECK_AT_A:	 out STD_LOGIC;
		MS_E_CH_CONDITION:	 out STD_LOGIC;
		PS_E_CH_CONDITION:	 out STD_LOGIC;
		LAMP_15A1E16:	 out STD_LOGIC;
		LAMP_15A1F16:	 out STD_LOGIC);
end ALD_12_62_04_1_CHECK_AND_CONDITION_FOR_E_CHANNEL;

architecture behavioral of ALD_12_62_04_1_CHECK_AND_CONDITION_FOR_E_CHANNEL is 

	signal OUT_5A_C: STD_LOGIC;
	signal OUT_3A_C: STD_LOGIC;
	signal OUT_2A_A: STD_LOGIC;
	signal OUT_4B_C: STD_LOGIC;
	signal OUT_4B_C_Latch: STD_LOGIC;
	signal OUT_3B_E: STD_LOGIC;
	signal OUT_3B_E_Latch: STD_LOGIC;
	signal OUT_2B_D: STD_LOGIC;
	signal OUT_5C_K: STD_LOGIC;
	signal OUT_2C_D: STD_LOGIC;
	signal OUT_5D_D: STD_LOGIC;
	signal OUT_3D_E: STD_LOGIC;
	signal OUT_5E_K: STD_LOGIC;
	signal OUT_3E_G: STD_LOGIC;
	signal OUT_5F_D: STD_LOGIC;
	signal OUT_4F_B: STD_LOGIC;
	signal OUT_2F_B: STD_LOGIC;
	signal OUT_5G_C: STD_LOGIC;
	signal OUT_4G_D: STD_LOGIC;
	signal OUT_4G_D_Latch: STD_LOGIC;
	signal OUT_3G_C: STD_LOGIC;
	signal OUT_3G_C_Latch: STD_LOGIC;
	signal OUT_2G_D: STD_LOGIC;
	signal OUT_5H_NoPin: STD_LOGIC;
	signal OUT_3H_P: STD_LOGIC;
	signal OUT_2H_C: STD_LOGIC;
	signal OUT_4I_D: STD_LOGIC;
	signal OUT_DOT_2D: STD_LOGIC;
	signal OUT_DOT_5G: STD_LOGIC;
	signal OUT_DOT_3G: STD_LOGIC;
	signal OUT_DOT_3B: STD_LOGIC;
	signal OUT_DOT_4G: STD_LOGIC;

begin

	OUT_5A_C <= NOT(PS_E_CH_SELECT_UNIT_T AND PS_E_CH_IN_PROCESS AND PS_CONS_DATA_CHECK );
	OUT_3A_C <= NOT(OUT_5A_C AND OUT_DOT_2D );
	OUT_2A_A <= NOT OUT_2B_D;
	LAMP_15A1E16 <= OUT_2A_A;
	OUT_4B_C_Latch <= NOT(OUT_DOT_3B AND MS_1401_I_O_CHECK_RESET AND MS_E_CH_RESET );
	OUT_3B_E_Latch <= NOT(OUT_4B_C AND OUT_5C_K AND OUT_5D_D );
	OUT_2B_D <= NOT OUT_DOT_3B;
	OUT_5C_K <= NOT(PS_E_CH_CHECK_BUS AND PS_E_CH_STATUS_SAMPLE_B );
	OUT_2C_D <= NOT OUT_4B_C;
	OUT_5D_D <= NOT(PS_ERROR_SAMPLE AND PS_I_O_CHECK AND PS_E_CYCLE );
	OUT_3D_E <= NOT(PS_E_CH_CHECK_BUS AND PS_FILE_OP AND PS_E_CH_STATUS_SAMPLE_A );
	OUT_5E_K <= NOT(MS_E_CH_2_CHAR_ONLY_OP_CODES AND MS_E_CH_SELECT_UNIT_T_DOT_INPUT );
	OUT_3E_G <= NOT(MS_E_CH_BUSY_BUS AND PS_E_CH_READY_BUS );
	OUT_5F_D <= NOT(MS_E_CH_BUSY_BUS AND PS_E_CH_READY_BUS AND MS_E_CH_SELECT_TAPE_DATA );
	OUT_4F_B <= NOT MS_1401_I_O_CHECK_RESET;
	OUT_2F_B <= NOT OUT_2G_D;
	LAMP_15A1F16 <= OUT_2F_B;
	OUT_5G_C <= NOT(PS_E_CH_STATUS_SAMPLE_A AND PS_E_CH_CONDITION_BUS AND MS_FILE_OP );
	OUT_4G_D_Latch <= NOT(MS_E_CH_RESET AND OUT_DOT_3G );
	OUT_3G_C_Latch <= NOT(OUT_DOT_5G AND OUT_DOT_4G AND OUT_5H_NoPin );
	OUT_2G_D <= NOT OUT_DOT_3G;
	OUT_5H_NoPin <= NOT(PS_E_CH_CONDITION_BUS AND PS_E_CH_STATUS_SAMPLE_B AND MS_E_CH_SELECT_ANY_BUFFER );
	OUT_3H_P <= NOT(OUT_4I_D );
	OUT_2H_C <= NOT OUT_DOT_4G;
	OUT_4I_D <= NOT(PS_1401_CARD_PR_ERR_SAMPLE AND PS_E_CH_CONDITION_BUS AND MS_1401_READ_TRIGGER );
	OUT_DOT_2D <= OUT_3D_E OR OUT_3E_G;
	OUT_DOT_5G <= OUT_5E_K OR OUT_5F_D OR OUT_5G_C;
	OUT_DOT_3G <= OUT_3G_C OR OUT_3H_P OR PS_E_CH_COND_LATCH_STAR_SIF;
	OUT_DOT_3B <= OUT_3A_C OR OUT_3B_E;
	OUT_DOT_4G <= OUT_4F_B OR OUT_4G_D;

	MS_E_CH_CHECK <= OUT_2B_D;
	PS_E_CH_CHECK <= OUT_2C_D;
	MS_E_CH_CONDITION <= OUT_2G_D;
	PS_E_CH_CONDITION <= OUT_2H_C;
	MS_E_CH_FILE_SET_CHECK_AT_A <= OUT_DOT_2D;

	Latch_4B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4B_C_Latch,
		Q => OUT_4B_C,
		QBar => OPEN );

	Latch_3B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3B_E_Latch,
		Q => OUT_3B_E,
		QBar => OPEN );

	Latch_4G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4G_D_Latch,
		Q => OUT_4G_D,
		QBar => OPEN );

	Latch_3G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3G_C_Latch,
		Q => OUT_3G_C,
		QBar => OPEN );


end;
