# aqed-dac2020-results
Source files to reproduce the results shown for A-QED at DAC 2020, paper "A-QED Verification of Hardware Accelerators".

## AES case study
See directory "AES_abstracted/cpp/bug{i}/BUG{i}/solution1/syn/verilog/" for the Verilog sources of the design with bug "i=0...3", which are bugs "v1...v4", respectively, as reported in Table 2 in the paper. 

The Verilog sources of the bugfree design are in directory "AES_abstracted/cpp/bugless/BUGLESS/solution1/syn/verilog"
.
