# aclk {FREQ_HZ 125000000 CLK_DOMAIN mb_preset_axi_pcie_0_0_axi_aclk_out PHASE 0.0}
# Clock Domain: mb_preset_axi_pcie_0_0_axi_aclk_out
create_clock -name aclk -period 8.000 [get_ports aclk]
# Generated clocks
