INFO: [VRFC 10-163] Analyzing VHDL file "H:/Users/Pravindu/Xilinx/UART_For_Basys3_FPGA/Baud_Rate_Gen/Baud_Rate_Gen.srcs/sim_1/new/BaudGenTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BaudGenTB'
