head	11.3;
access;
symbols
	ansi-20040405-merged:11.1.6.1
	postmerge-20040405-ansi:11.2
	premerge-20040404-ansi:11.2
	postmerge-autoconf:11.2
	autoconf-freeze:11.1.14.2
	premerge-autoconf:11.2
	ansi-20040316-freeze:11.1
	postmerge-20040315-windows:11.2
	premerge-20040315-windows:11.2
	windows-20040315-freeze:11.1.8.1
	autoconf-20031203:11.1
	autoconf-20031202:11.1
	autoconf-branch:11.1.0.14
	phong-branch:11.1.0.12
	photonmap-branch:11.1.0.10
	rel-6-1-DP:11.1
	windows-branch:11.1.0.8
	rel-6-0-2:11.1
	ansi-branch:11.1.0.6
	rel-6-0-1-branch:11.1.0.4
	hartley-6-0-post:11.1
	hartley-6-0-pre:11.1
	rel-6-0-1:11.1
	rel-6-0:11.1
	rel-5-4:11.1
	offsite-5-3-pre:11.1
	rel-5-3:11.1
	rel-5-2:11.1
	rel-5-1-branch:11.1.0.2
	rel-5-1:11.1
	rel-5-0:11.1
	rel-5-0-beta:11.1
	rel-4-5:11.1
	ctj-4-5-post:11.1
	ctj-4-5-pre:11.1
	rel-4-4:11.1
	rel-4-0:10.1
	rel-3-5:9.1
	rel-3-0:8.1
	rel-2-3:7.1
	rel-2-0:6.1
	rel-1-24:5.1
	rel-1-20:4.2
	rel-1-10:4.1;
locks; strict;
comment	@ * @;


11.3
date	2004.05.21.18.07.24;	author morrison;	state dead;
branches;
next	11.2;

11.2
date	2004.02.02.17.39.08;	author morrison;	state Exp;
branches;
next	11.1;

11.1
date	95.01.04.09.52.23;	author mike;	state Rel4_4;
branches
	11.1.6.1
	11.1.8.1
	11.1.14.1;
next	10.1;

10.1
date	91.10.12.06.37.08;	author mike;	state Rel4_0;
branches;
next	9.1;

9.1
date	89.05.19.05.47.19;	author mike;	state Rel3_5;
branches;
next	8.1;

8.1
date	88.10.05.00.27.11;	author mike;	state Rel3_0;
branches;
next	7.1;

7.1
date	87.11.02.23.25.47;	author mike;	state Rel;
branches;
next	6.1;

6.1
date	87.07.11.07.50.53;	author mike;	state Rel;
branches;
next	5.1;

5.1
date	87.06.24.21.50.50;	author mike;	state Rel;
branches;
next	4.2;

4.2
date	87.02.12.22.06.02;	author mike;	state Exp;
branches;
next	4.1;

4.1
date	86.12.29.03.42.10;	author mike;	state Rel1;
branches;
next	1.1;

1.1
date	86.10.02.02.13.55;	author mike;	state Exp;
branches;
next	;

11.1.6.1
date	2004.03.17.21.16.59;	author morrison;	state Exp;
branches;
next	;

11.1.8.1
date	2004.03.11.23.42.06;	author morrison;	state Exp;
branches;
next	;

11.1.14.1
date	2004.02.12.19.48.11;	author erikg;	state Exp;
branches;
next	11.1.14.2;

11.1.14.2
date	2004.03.15.14.06.19;	author erikg;	state Exp;
branches;
next	;


desc
@Adage RDS-3000 hardware-specific definitions
@


11.3
log
@moved to src/
@
text
@/*
  Authors -
	Mike J. Muuss
	Gary S. Moss

  Source -
	SECAD/VLD Computing Consortium, Bldg 394
	The U. S. Army Ballistic Research Laboratory
	Aberdeen Proving Ground, Maryland  21005-5066
  
  Copyright Notice -
	This software is Copyright (C) 1986-2004 by the United States Army.
	All rights reserved.

	$Header: /n/xoff/cvs/brlcad/libfb/adage.h,v 11.2 2004/02/02 17:39:08 morrison Exp $ (BRL)
 */
#ifdef vax
/* GSM : '' needed for Sys V emulation.					*/
#ifdef BSD
#define IKIOGETADDR	_IOR(I,13,caddr_t)/* addr of mapped UNIBUS regs */
#else
#define IKIOGETADDR	_IOR('I',13,caddr_t)/* addr of mapped UNIBUS regs */
#endif
#else
#define IKIOGETADDR	0	/**** Bogus for now ****/
#endif

/* useful macros for forming multibit values from smaller operands */

#define D1616(a,b) (((((long)a)&0177777)<<16)|(((long)b)&0177777))
#define D1410(a,b) (((((long)a)&037777)<<10)|(((long)b)&01777))
#define D101010(a,b,c) (((((((long)a)&01777)<<10)|(((long)b)&01777))<<10|(((long)c)&01777)))
#define D888(a,b,c) (((((((long)a)&0377)<<8)|(((long)b)&0377))<<8|(((long)c)&0377)))

#define RGB10(r,g,b) D101010(b,g,r)	/* Includes reversal!! */
#define RGB8(r,g,b) D888(b,g,r)

#define IK(h,l) D1410(h,l)
#define XY16(x,y) D1616(y,x)

/* definitions of important addresses in RDS-3000 system */

#define DR256	IK(0,0)		/* beginning of lo/hi res dr memory */
#define DR256W	IK(01000,0)	/* beginning of word res dr memory */
#define FBC	IK(030000,0)	/* beginning of FBC register block */
#define FBCVPL	IK(030000,0)	/* fbc viewport location (y,x) */
#define FBCVPS	IK(030000,1)	/* fbc viewport size (y,x) */
#define FBCWL	IK(030000,2)	/* fbc window location (y,x) */
#define FBCZOOM	IK(030000,3)	/* fbc zoom factor (y,x) */
#define FBCDRC	IK(030000,4)	/* fbc display rate control */
#define FBCVC	IK(030000,5)	/* fbc video control */
#define FBCCL	IK(030000,6)	/* cursor (y,x) location registers */
#define FBCCD	IK(030000,0400)	/* cursor bit map definition */
#define XBS	IK(030200,0)	/* beginning of 34 xbs registers */
#define LUVO	IK(020300,0)	/* beginning of luvo color tables */
#define LUVOXBS	IK(020301,0)	/* luvo channel crossbar switch */
#define BPS	IK(020500,0)	/* beginning of bps registers */
#define BPSPC	IK(020500,0)	/* bps program counter (read only) */
#define BPSSTAT	IK(020500,0)	/* bps status register (write only) */
#define SR	IK(020200,0)	/* beginnig of scratch pad registers */
#define MCM	IK(020000,0)	/* beginning of microcode memory */
#define MA	IK(020400,0)	/* beginning of multiplier/accumulator */
#define MACM	IK(020400,0)	/* ma coefficient memory */
#define MAMPM	IK(020401,0)	/* ma microprogram memory */
#define MAPA	IK(020402,0)	/* ma program address registers */
#define MAIOLIST IK(020402,1)	/* ma input/output list offset */
#define MALPCNT	IK(020402,2)	/* ma loop 0 counter */
#define MAZRANGE IK(020402,3)	/* ma zrange for clipping */
#define MARESULT IK(020403,0)	/* ma result registers */
#define MAXYREG	IK(020403,0)	/* ma x/y register */
#define MAZSHADE IK(020403,1)	/* ma z/shade register */
#define MAWREG	IK(020403,2)	/* ma w register */
#define MAPC	IK(020403,3)	/* pc readback register */
#define MASTART	IK(020402,7)	/* ma program start trigger */
#define MPC	IK(034000,0)	/* microprocessor controller */
#define MPCRAM	IK(034000,0)	/* microprocessor ram */
#define MPCIO	IK(034040,0)	/* microprocessor i/o space */
#define VI	IK(030100,0)	/* video input */
#define VIVPL	IK(030100,0)	/* vi viewport location (y,x) */
#define VIMF	IK(030100,1)	/* vi minification factor (y,x) */
#define VIWL	IK(030100,2)	/* vi window location (y,x) */
#define VIVPS	IK(030100,3)	/* vi viewport size (y,x) */
#define VICR	IK(030100,4)	/* vi control register */
#define VISFREQ	IK(030100,5)	/* vi sampling frequency */
#define CGM	IK(020100,0)	/* character generator module */
#define CGMFT	IK(020100,0)	/* cgm font table */
#define CGMS	IK(020200,0200)	/* cgm string */
#define CGMBCB	IK(020600,0)	/* cgm base control block */

/*
 * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
 *
 * Definitions relating to the Ikonas FBC (frame buffer controller).
 * This group of registers is write-only, and resides at
 * Ikonas address 30,000$0 (FBC).
 *
 * Mike Muuss, BRL, 10/26/83. 
 */
struct ik_fbc  {
	short	fbc_xviewport, fbc_yviewport;		/* Y<<16 | X */
	short	fbc_xsizeview, fbc_ysizeview;
	short	fbc_xwindow, fbc_ywindow;
	short	fbc_xzoom, fbc_yzoom;
	short	fbc_horiztime, fbc_nlines;
	short	fbc_Lcontrol, fbc_Hcontrol;
	short	fbc_xcursor, fbc_ycursor;
};

/* Definitions for features in fbc_Lcontrol */
#define FBC_CURSOR	(1<<2)		/* Set to turn cursor ON */
#define FBC_HIRES	(1<<3)		/* Set gives HIRES, else LORES */
#define FBC_AUTOCLEAR	(1<<5)		/* write only -- clear image mem */
#define FBC_EXTERNSYNC	(1<<6)		/* set=EXTERN, else horiztime+nlines */
#define FBC_CMAP2	(1<<7)		/* select 2nd color map */
#define FBC_RS343	(1<<9)		/* set for RS343, else RS170 */
#define FBC_NOINTERLACE	(1<<10)		/* set=repeat field, else interlace */
/* Definitions for features in fbc_Hcontrol */
#define FBCH_PIXELCLOCK(r) ((r)<<(16-16))  /* nanoseconds/pixel, 16-22 */
#define FBCH_EXTPIXELCLK	(1<<(22-16))		/* ?? */
#define FBCH_PROGSYN	(1<<(23-16))		/* ?? */
#define FBCH_DRIVEBPCK	(1<<(24-16))		/* ?? */

/* Seemingly, some small omissions from the interface command list */
#define IKWRITE 020
#define IKREAD	000

/* some CSR bits */
#define IKPIX		2	/* Pixel transfer mode */
#define IKINCR		0400	/* increment Ikonas address (Icsr) */
#define IKHIRES		1	/* Image is in hi-res mode */
#define IK_IO_INHIBIT	0200	/* Set invisible I/O.			*/
/* GSM : /usr/5include/sys/types.h uses 'ushort'.			*/
#if ! defined( _VLD_STD_H_ )
#if ! defined( BSD )
typedef unsigned short	u_short;
#else
#define u_short	unsigned short
#endif
#endif
struct ikdevice {
	short  ubwcount;	/* unibus word count (two's complement) */
	u_short ubaddr;		/* unibus address register (must be even) */
	u_short ubcomreg;	/* unibus status & command register */
	u_short datareg;		/* data i/o register */
	u_short ikloaddr;	/* ikonas lower address register */
	u_short ikhiaddr;	/* ikonas upper address register */
	u_short ikcomreg;	/* ikonas status & command register */
};
#define IKREADY 0000200
#define IKERROR	0100000

#define X_CURSOR_OFFSET		(-15)
#define Y_CURSOR_OFFSET		15
@


11.2
log
@update copyright to include span through 2003
@
text
@d15 1
a15 1
	$Header: /c/CVS/brlcad/libfb/adage.h,v 11.1 1995/01/04 09:52:23 mike Rel4_4 $ (BRL)
@


11.1
log
@Release_4.4
@
text
@d12 1
a12 1
	This software is Copyright (C) 1986 by the United States Army.
d15 1
a15 1
	$Header: /m/cad/libfb/RCS/adage.h,v 10.1 91/10/12 06:37:08 mike Rel4_0 $ (BRL)
@


11.1.6.1
log
@sync branch with HEAD
@
text
@d12 1
a12 1
	This software is Copyright (C) 1986-2004 by the United States Army.
d15 1
a15 1
	$Header$ (BRL)
@


11.1.8.1
log
@sync to HEAD...
@
text
@d12 1
a12 1
	This software is Copyright (C) 1986-2004 by the United States Army.
d15 1
a15 1
	$Header: /n/cad/c/CVS/brlcad/libfb/adage.h,v 11.2 2004/02/02 17:39:08 morrison Exp $ (BRL)
@


11.1.14.1
log
@merge from HEAD
@
text
@d12 1
a12 1
	This software is Copyright (C) 1986-2004 by the United States Army.
d15 1
a15 1
	$Header: /c/CVS/brlcad/libfb/adage.h,v 11.2 2004/02/02 17:39:08 morrison Exp $ (BRL)
@


11.1.14.2
log
@merge from head
@
text
@d15 1
a15 1
	$Header: /c/CVS/brlcad/libfb/adage.h,v 11.1.14.1 2004/02/12 19:48:11 erikg Exp $ (BRL)
@


10.1
log
@Release_4.0
@
text
@d15 1
a15 1
	$Header: adage.h,v 9.1 89/05/19 05:47:19 mike Rel3_5 $ (BRL)
@


9.1
log
@Release_3.5
@
text
@d15 1
a15 1
	$Header: adage.h,v 8.1 88/10/05 00:27:11 mike Rel3_0 $ (BRL)
@


8.1
log
@Release_3.0
@
text
@d15 1
a15 1
	$Header: adage.h,v 7.1 87/11/02 23:25:47 mike Rel $ (BRL)
@


7.1
log
@Release 2.3
@
text
@d15 1
a15 1
	$Header: adage.h,v 6.1 87/07/11 07:50:53 mike Rel $ (BRL)
@


6.1
log
@Release 2.0
@
text
@d15 1
a15 1
	$Header: adage.h,v 5.1 87/06/24 21:50:50 mike Rel $ (BRL)
@


5.1
log
@Release 1.24
@
text
@d15 1
a15 1
	$Header: adage.h,v 4.2 87/02/12 22:06:02 mike Exp $ (BRL)
@


4.2
log
@Release 1.20 -- First Formal Release
@
text
@d15 1
a15 1
	$Header: adage.h,v 4.1 86/12/29 03:42:10 mike Rel1 $ (BRL)
@


4.1
log
@BRL CAD Distribution Release 1.10
@
text
@d15 1
a15 1
	$Header: adage.h,v 1.1 86/10/02 02:13:55 mike Exp $ (BRL)
@


1.1
log
@Initial revision
@
text
@d15 1
a15 1
	$Header$ (BRL)
@
