GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/gowin_ip/ddr_fifo/temp/FIFO/fifo_define.v'
Analyzing Verilog file '/home/cyh/chiplab/fpga/gowin/gowin_ip/ddr_fifo/temp/FIFO/fifo_parameter.v'
Analyzing Verilog file '/home/cyh/gowin/IDE/ipcore/FIFO/data/edc.v'
Analyzing included file '**'("/home/cyh/gowin/IDE/ipcore/FIFO/data/edc.v":14373)
Back to file '**'("/home/cyh/gowin/IDE/ipcore/FIFO/data/edc.v":14373)
Undeclared symbol '**', assumed default net type '**'("/home/cyh/gowin/IDE/ipcore/FIFO/data/edc.v":14373)
Analyzing Verilog file '/home/cyh/gowin/IDE/ipcore/FIFO/data/fifo.v'
Analyzing included file '**'("/home/cyh/gowin/IDE/ipcore/FIFO/data/fifo.v":553)
Back to file '**'("/home/cyh/gowin/IDE/ipcore/FIFO/data/fifo.v":553)
Analyzing Verilog file '/home/cyh/gowin/IDE/ipcore/FIFO/data/fifo_top.v'
Analyzing included file 'fifo_define.v'("/home/cyh/gowin/IDE/ipcore/FIFO/data/fifo_top.v":1)
Back to file '/home/cyh/gowin/IDE/ipcore/FIFO/data/fifo_top.v'("/home/cyh/gowin/IDE/ipcore/FIFO/data/fifo_top.v":1)
Analyzing included file 'fifo_parameter.v'("/home/cyh/gowin/IDE/ipcore/FIFO/data/fifo_top.v":56)
Back to file '/home/cyh/gowin/IDE/ipcore/FIFO/data/fifo_top.v'("/home/cyh/gowin/IDE/ipcore/FIFO/data/fifo_top.v":56)
WARN  (EX2582) : Parameter 'WDEPTH' declared inside compilation unit '$unit_fifo_define_v' shall be treated as localparam("fifo_parameter.v":1)
WARN  (EX2582) : Parameter 'WDSIZE' declared inside compilation unit '$unit_fifo_define_v' shall be treated as localparam("fifo_parameter.v":2)
WARN  (EX2582) : Parameter 'RDEPTH' declared inside compilation unit '$unit_fifo_define_v' shall be treated as localparam("fifo_parameter.v":3)
WARN  (EX2582) : Parameter 'RDSIZE' declared inside compilation unit '$unit_fifo_define_v' shall be treated as localparam("fifo_parameter.v":4)
WARN  (EX2582) : Parameter 'ASIZE' declared inside compilation unit '$unit_fifo_define_v' shall be treated as localparam("fifo_parameter.v":5)
WARN  (EX2582) : Parameter 'RASIZE' declared inside compilation unit '$unit_fifo_define_v' shall be treated as localparam("fifo_parameter.v":6)
Compiling module 'ddr_fifo'("/home/cyh/gowin/IDE/ipcore/FIFO/data/fifo_top.v":3)
Compiling module '**'("/home/cyh/gowin/IDE/ipcore/FIFO/data/fifo.v":553)
Extracting RAM for identifier '**'("/home/cyh/gowin/IDE/ipcore/FIFO/data/fifo.v":553)
NOTE  (EX0101) : Current top module is "ddr_fifo"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/cyh/chiplab/fpga/gowin/gowin_ip/ddr_fifo/temp/FIFO/ddr_fifo.vg" completed
Generate template file "/home/cyh/chiplab/fpga/gowin/gowin_ip/ddr_fifo/temp/FIFO/ddr_fifo_tmp.v" completed
[100%] Generate report file "/home/cyh/chiplab/fpga/gowin/gowin_ip/ddr_fifo/temp/FIFO/ddr_fifo_syn.rpt.html" completed
GowinSynthesis finish
