<html><head></head><body><div id="job_id">J318856271</div><div id="citizenship_required">United States Citizenship</div><div id="job_city">Dayton</div><div id="job_category">Engineering</div><div id="url">https://ngc2.wd2.myworkdayjobs-impl.com/ACME_Engineering_External_Site/job/United-States-Ohio-Dayton/Principal-FPGA-ASIC-Design-and-Verification-Engineer-_R10092202</div><div id="ngbp_statement">Employees may be eligible for a discretionary bonus in addition to base pay. Annual bonuses are designed to reward individual contributions as well as allow employees to share in company results. Employees in Vice President or Director positions may be eligible for Long Term Incentives. In addition, ACME Engineering provides a variety of benefits including health insurance coverage, life and disability insurance, savings plan, Company paid holidays and paid time off (PTO) for vacation and/or personal business.</div><div id="number_to_hire">3</div><div id="job_country">United States of America</div><div id="clearance_type">None</div><div id="business_sector">Space Systems</div><div id="job_requisition_reason">Experienced > Experienced- New Position</div><div id="willingness_to_travel">Yes, 10% of the Time</div><div id="pay_range_minimum">107712</div><div id="title">Principal FPGA/ASIC Design and Verification Engineer,</div><div id="contest_number">R10092202</div><div id="job_shift">1st Shift</div><div id="job_description"><p></p><p>ACME Engineering Space Systems sector, located in Dayton, Ohio, is seeking a motivated candidate to join the Electronics and Payloads Directorate. The selected candidate will become an ASIC/FPGA Design and Verification Engineer at the Principal Level. The qualified applicant will work on digital designs for cutting edge space applications.</p><p></p><p>Primary responsibilities may include, but not limited to:</p><ul><li><p>Development of ASIC/FPGA architecture based on requirements</p></li><li><p>Development of RTL Design for digital systems</p></li><li><p><span>Perform simulation and emulation (lab integration), synthesis, timing analysis, logic equivalency check, etc</span></p></li><li><p><span><span><span>Development of verification plans and verification test benches using VHDL or System Verilog</span></span></span></p></li><li><p><span><span><span>Performing trace requirements as well as performing review and audits on the simulation test procedures and test environment</span></span></span></p></li></ul><p></p><p><b>Basic <span>Qualifications: </span></b><br />- STEM Bachelor’s degree from an accredited institution with a minimum of 5 years of experience; OR STEM Master’s degree with minimum 3 years of experience; OR STEM PhD. degree</p><p>- 3 years of experience in digital logic design or verification</p><p>- Must have the ability to obtain and maintain an <span>active Government</span> clearance<br /><br /><b>Preferred <span>Qualifications: </span></b><br />- Hands-on lab experience with design and integration of digital hardware is highly desired</p><p>- Experience with RTL design using Xilinx Vivado or Microchip Libero</p><p><span>- Experience in SystemVerilog/UVM methodology for verification</span></p><p>- Active DoD clearance</p><p></p><p>LosAngelesSpace</p><p>DigitalHardwareEngineering</p></div><div id="job_state">Ohio</div><div id="relocation_eligible">1</div><div id="virtual_telecommute">Yes-May consider hybrid teleworking for this position</div><div id="creation_date">2023-01-26</div><div id="creation_date_display">1/25/2023</div><div id="pay_range_maximum">161568</div><div id="creation_month">January</div></body></html>