Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Mon Feb 24 11:20:06 2025
| Host         : localhost.localdomain running 64-bit unknown
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblazev_mytimer_0_1'

1. Summary
----------

SUCCESS in the upgrade of microblazev_mytimer_0_1 (user.org:user:mytimer:1.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Wed Feb 19 17:22:14 2025
| Host         : 192.168.1.7 running 64-bit unknown
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblazev_mytimer_0_1'

1. Summary
----------

SUCCESS in the upgrade of microblazev_mytimer_0_1 (user.org:user:mytimer:1.0) from (Rev. 14) to (Rev. 15)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Mon Feb 17 21:29:04 2025
| Host         : 192.168.1.7 running 64-bit unknown
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblazev_mytimer_0_1'

1. Summary
----------

SUCCESS in the upgrade of microblazev_mytimer_0_1 (user.org:user:mytimer:1.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Mon Feb 17 20:51:36 2025
| Host         : 192.168.1.7 running 64-bit unknown
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblazev_mytimer_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of microblazev_mytimer_0_1 (user.org:user:mytimer:1.0) from (Rev. 12) to (Rev. 13)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'microblazev_mytimer_0_1'. These changes may impact your design.


-Upgrade has added port 'ack'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Mon Feb 17 20:10:42 2025
| Host         : 192.168.1.7 running 64-bit unknown
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblazev_mytimer_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of microblazev_mytimer_0_1 (user.org:user:mytimer:1.0) from (Rev. 11) to (Rev. 12)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'microblazev_mytimer_0_1'. These changes may impact your design.


-Upgrade has added port 'det_intr_w'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Mon Feb 17 19:59:46 2025
| Host         : 192.168.1.7 running 64-bit unknown
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblazev_mytimer_0_1'

1. Summary
----------

SUCCESS in the upgrade of microblazev_mytimer_0_1 (user.org:user:mytimer:1.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Mon Feb 17 19:58:41 2025
| Host         : 192.168.1.7 running 64-bit unknown
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblazev_mytimer_0_1'

1. Summary
----------

SUCCESS in the upgrade of microblazev_mytimer_0_1 (user.org:user:mytimer:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Sat Feb 15 00:41:33 2025
| Host         : 192.168.1.7 running 64-bit unknown
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblazev_mytimer_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of microblazev_mytimer_0_1 (user.org:user:mytimer:1.0) from (Rev. 8) to (Rev. 9)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'microblazev_mytimer_0_1'. These changes may impact your design.


-Upgrade has added port 'timer_interr'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Tue Feb 11 18:00:41 2025
| Host         : 192.168.1.17 running 64-bit unknown
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblazev_mytimer_0_1'

1. Summary
----------

SUCCESS in the upgrade of microblazev_mytimer_0_1 (user.org:user:mytimer:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Tue Feb 11 16:38:50 2025
| Host         : 192.168.1.17 running 64-bit unknown
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblazev_mytimer_0_1'

1. Summary
----------

SUCCESS in the upgrade of microblazev_mytimer_0_1 (user.org:user:mytimer:1.0) from (Rev. 5) to (Rev. 7)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Fri Jan 31 19:16:30 2025
| Host         : localhost.localdomain running 64-bit unknown
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblazev_mytimer_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of microblazev_mytimer_0_1 (user.org:user:mytimer:1.0) from (Rev. 4) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'microblazev_mytimer_0_1'. These changes may impact your design.


-Upgrade has removed port 'autoreload'

-Upgrade has removed port 'prescaler'

-Upgrade has removed port 'timer_clear'

-Upgrade has removed port 'timer_count'

-Upgrade has removed port 'timer_enable'

-Upgrade has removed port 'timer_event'

-Upgrade has removed port 'timer_interrupt'

-Upgrade has removed port 'timer_mode'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Fri Jan 31 19:12:45 2025
| Host         : localhost.localdomain running 64-bit unknown
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblazev_mytimer_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of microblazev_mytimer_0_1 (user.org:user:mytimer:1.0) from (Rev. 3) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'microblazev_mytimer_0_1'. These changes may impact your design.


-Upgrade has added port 'autoreload'

-Upgrade has added port 'prescaler'

-Upgrade has added port 'timer_clear'

-Upgrade has added port 'timer_count'

-Upgrade has added port 'timer_enable'

-Upgrade has added port 'timer_event'

-Upgrade has added port 'timer_interrupt'

-Upgrade has added port 'timer_mode'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Thu Jan 30 23:07:20 2025
| Host         : localhost.localdomain running 64-bit unknown
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblazev_mytimer_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of microblazev_mytimer_0_1 (user.org:user:mytimer:1.0) from (Rev. 1) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'microblazev_mytimer_0_1'. These changes may impact your design.


-Upgraded port order differs after port 's00_axi_aclk'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Thu Jan 30 22:55:42 2025
| Host         : localhost.localdomain running 64-bit unknown
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblazev_mytimer_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of microblazev_mytimer_0_0 (user.org:user:mytimer:1.0) from (Rev. 7) to (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'microblazev_mytimer_0_0'. These changes may impact your design.


-Upgraded port order differs after port 's00_axi_awaddr'







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Thu Jan 30 22:02:22 2025
| Host         : localhost.localdomain running 64-bit unknown
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblazev_mytimer_0_0'

1. Summary
----------

SUCCESS in the update of microblazev_mytimer_0_0 (user.org:user:mytimer:1.0 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Sat Jan 25 18:57:52 2025
| Host         : localhost.localdomain running 64-bit unknown
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblazev_mytimer_0_0'

1. Summary
----------

SUCCESS in the upgrade of microblazev_mytimer_0_0 (user.org:user:mytimer:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Sat Jan 25 17:52:13 2025
| Host         : localhost.localdomain running 64-bit unknown
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblazev_mytimer_0_0'

1. Summary
----------

SUCCESS in the upgrade of microblazev_mytimer_0_0 (user.org:user:mytimer:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Sat Jan 25 17:29:42 2025
| Host         : localhost.localdomain running 64-bit unknown
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblazev_mytimer_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of microblazev_mytimer_0_0 (user.org:user:mytimer:1.0) from (Rev. 4) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'microblazev_mytimer_0_0'.


-Upgrade has removed interface 'M00_AXI'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'microblazev_mytimer_0_0'. These changes may impact your design.


-Upgrade has removed port 'm00_axi_aclk'

-Upgrade has removed port 'm00_axi_araddr'

-Upgrade has removed port 'm00_axi_aresetn'

-Upgrade has removed port 'm00_axi_arprot'

-Upgrade has removed port 'm00_axi_arready'

-Upgrade has removed port 'm00_axi_arvalid'

-Upgrade has removed port 'm00_axi_awaddr'

-Upgrade has removed port 'm00_axi_awprot'

-Upgrade has removed port 'm00_axi_awready'

-Upgrade has removed port 'm00_axi_awvalid'

-Upgrade has removed port 'm00_axi_bready'

-Upgrade has removed port 'm00_axi_bresp'

-Upgrade has removed port 'm00_axi_bvalid'

-Upgrade has removed port 'm00_axi_error'

-Upgrade has removed port 'm00_axi_init_axi_txn'

-Upgrade has removed port 'm00_axi_rdata'

-Upgrade has removed port 'm00_axi_rready'

-Upgrade has removed port 'm00_axi_rresp'

-Upgrade has removed port 'm00_axi_rvalid'

-Upgrade has removed port 'm00_axi_txn_done'

-Upgrade has removed port 'm00_axi_wdata'

-Upgrade has removed port 'm00_axi_wready'

-Upgrade has removed port 'm00_axi_wstrb'

-Upgrade has removed port 'm00_axi_wvalid'


4. Addressing Information
-------------------------

Detected addressing differences while upgrading 'microblazev_mytimer_0_0'. These changes may impact your design.


-Upgrade has removed address space 'M00_AXI'


5. Customization warnings
-------------------------

Parameter 'C_M00_AXI_START_DATA_VALUE' is no longer present on the upgraded IP 'microblazev_mytimer_0_0', and cannot be set to '0xAA000000'

Parameter 'C_M00_AXI_TARGET_SLAVE_BASE_ADDR' is no longer present on the upgraded IP 'microblazev_mytimer_0_0', and cannot be set to '0x40000000'

Parameter 'C_M00_AXI_ADDR_WIDTH' is no longer present on the upgraded IP 'microblazev_mytimer_0_0', and cannot be set to '32'

Parameter 'C_M00_AXI_DATA_WIDTH' is no longer present on the upgraded IP 'microblazev_mytimer_0_0', and cannot be set to '32'

Parameter 'C_M00_AXI_TRANSACTIONS_NUM' is no longer present on the upgraded IP 'microblazev_mytimer_0_0', and cannot be set to '4'


6. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv user.org:user:mytimer:1.0 -user_name microblazev_mytimer_0_0
set_property -dict "\
  CONFIG.C_INTR_ACTIVE_STATE {0xFFFFFFFF} \
  CONFIG.C_INTR_SENSITIVITY {0xFFFFFFFF} \
  CONFIG.C_IRQ_ACTIVE_STATE {1} \
  CONFIG.C_IRQ_SENSITIVITY {1} \
  CONFIG.C_NUM_OF_INTR {1} \
  CONFIG.C_S00_AXI_ADDR_WIDTH {5} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.C_S_AXI_INTR_ADDR_WIDTH {5} \
  CONFIG.C_S_AXI_INTR_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S_AXI_INTR_DATA_WIDTH {32} \
  CONFIG.C_S_AXI_INTR_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {microblazev_mytimer_0_0} \
  CONFIG.IRQ.PortWidth {1} \
  CONFIG.IRQ.SENSITIVITY {LEVEL_HIGH} \
  CONFIG.S00_AXI.ADDR_WIDTH {5} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.0} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {5} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.0} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S_AXI_INTR.ADDR_WIDTH {5} \
  CONFIG.S_AXI_INTR.ARUSER_WIDTH {0} \
  CONFIG.S_AXI_INTR.AWUSER_WIDTH {0} \
  CONFIG.S_AXI_INTR.BUSER_WIDTH {0} \
  CONFIG.S_AXI_INTR.CLK_DOMAIN {} \
  CONFIG.S_AXI_INTR.DATA_WIDTH {32} \
  CONFIG.S_AXI_INTR.FREQ_HZ {100000000} \
  CONFIG.S_AXI_INTR.HAS_BRESP {1} \
  CONFIG.S_AXI_INTR.HAS_BURST {0} \
  CONFIG.S_AXI_INTR.HAS_CACHE {0} \
  CONFIG.S_AXI_INTR.HAS_LOCK {0} \
  CONFIG.S_AXI_INTR.HAS_PROT {1} \
  CONFIG.S_AXI_INTR.HAS_QOS {0} \
  CONFIG.S_AXI_INTR.HAS_REGION {0} \
  CONFIG.S_AXI_INTR.HAS_RRESP {1} \
  CONFIG.S_AXI_INTR.HAS_WSTRB {1} \
  CONFIG.S_AXI_INTR.ID_WIDTH {0} \
  CONFIG.S_AXI_INTR.INSERT_VIP {0} \
  CONFIG.S_AXI_INTR.MAX_BURST_LENGTH {1} \
  CONFIG.S_AXI_INTR.NUM_READ_OUTSTANDING {1} \
  CONFIG.S_AXI_INTR.NUM_READ_THREADS {1} \
  CONFIG.S_AXI_INTR.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S_AXI_INTR.NUM_WRITE_THREADS {1} \
  CONFIG.S_AXI_INTR.PHASE {0.0} \
  CONFIG.S_AXI_INTR.PROTOCOL {AXI4LITE} \
  CONFIG.S_AXI_INTR.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S_AXI_INTR.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_INTR.RUSER_WIDTH {0} \
  CONFIG.S_AXI_INTR.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S_AXI_INTR.WIZ_DATA_WIDTH {32} \
  CONFIG.S_AXI_INTR.WIZ_NUM_REG {5} \
  CONFIG.S_AXI_INTR.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S_AXI_INTR.WUSER_WIDTH {0} \
  CONFIG.S_AXI_INTR_CLK.ASSOCIATED_BUSIF {S_AXI_INTR} \
  CONFIG.S_AXI_INTR_CLK.ASSOCIATED_PORT {} \
  CONFIG.S_AXI_INTR_CLK.ASSOCIATED_RESET {s_axi_intr_aresetn} \
  CONFIG.S_AXI_INTR_CLK.CLK_DOMAIN {} \
  CONFIG.S_AXI_INTR_CLK.FREQ_HZ {100000000} \
  CONFIG.S_AXI_INTR_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S_AXI_INTR_CLK.INSERT_VIP {0} \
  CONFIG.S_AXI_INTR_CLK.PHASE {0.0} \
  CONFIG.S_AXI_INTR_RST.INSERT_VIP {0} \
  CONFIG.S_AXI_INTR_RST.POLARITY {ACTIVE_LOW} " [get_ips microblazev_mytimer_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Sat Jan 25 17:18:41 2025
| Host         : localhost.localdomain running 64-bit unknown
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblazev_mytimer_0_0'

1. Summary
----------

SUCCESS in the upgrade of microblazev_mytimer_0_0 (user.org:user:mytimer:1.0) from (Rev. 3) to (Rev. 4)

