// Seed: 3333325317
module module_0 (
    output supply0 id_0
    , id_5,
    input wire id_1,
    output wand id_2,
    input tri1 id_3
);
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input wand id_2,
    output logic id_3
);
  event id_5;
  always @(posedge id_2 == 1'b0) begin : LABEL_0
    assert (1 !=? id_0);
  end
  reg id_6;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
  always
    if ("")
      if (id_2) begin : LABEL_0
        id_5 <= 1;
        if (1'b0 < 1) begin : LABEL_0
          id_6 <= 1;
        end else begin : LABEL_0
          id_3 <= 1 == 1;
        end
      end
  wire id_7;
endmodule
