# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810/Lab1/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:20:50 on Sep 04,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810/Lab1/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 11:20:51 on Sep 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_mux2t1 -voptargs=+acc
# vsim work.tb_mux2t1 -voptargs="+acc" 
# Start time: 11:21:18 on Sep 04,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_mux2t1(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mux2t1(behavior)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
add wave -position insertpoint  \
sim:/tb_mux2t1/gCLK_HPER \
sim:/tb_mux2t1/CLK \
sim:/tb_mux2t1/D0 \
sim:/tb_mux2t1/D1 \
sim:/tb_mux2t1/S \
sim:/tb_mux2t1/O \
sim:/tb_mux2t1/cCLK_PER
run 200
# Load canceled
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810/Lab1/tb_mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:22:51 on Sep 04,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810/Lab1/tb_mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux2t1_N
# ** Warning: /home/zevang/Documents/CPRE3810/Lab1/tb_mux2t1_N.vhd(11): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# -- Compiling architecture mixed of tb_mux2t1_N
# End time: 11:22:51 on Sep 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810/Lab1/tb_mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:23:33 on Sep 04,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810/Lab1/tb_mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux2t1_N
# ** Error: /home/zevang/Documents/CPRE3810/Lab1/tb_mux2t1_N.vhd(11): near "gCLK_HPER": (vcom-1576) expecting '('.
# ** Note: /home/zevang/Documents/CPRE3810/Lab1/tb_mux2t1_N.vhd(11): VHDL Compiler exiting
# End time: 11:23:33 on Sep 04,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810/Lab1/tb_mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:23:51 on Sep 04,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810/Lab1/tb_mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux2t1_N
# ** Warning: /home/zevang/Documents/CPRE3810/Lab1/tb_mux2t1_N.vhd(11): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# -- Compiling architecture mixed of tb_mux2t1_N
# End time: 11:23:51 on Sep 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810/Lab1/tb_mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:25:53 on Sep 04,2025
# vcom -reportprogress 300 -work work /home/zevang/Documents/CPRE3810/Lab1/tb_mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_mux2t1_N
# -- Compiling architecture mixed of tb_mux2t1_N
# End time: 11:25:53 on Sep 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_mux2t1_n
# End time: 11:26:19 on Sep 04,2025, Elapsed time: 0:05:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_mux2t1_n 
# Start time: 11:26:19 on Sep 04,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_mux2t1_n(mixed)#1
# Loading work.mux2t1_n(structural)#1
# Loading ieee.numeric_std(body)
# Loading work.mux2t1(behavior)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
add wave -position insertpoint  \
sim:/tb_mux2t1_n/gCLK_HPER \
sim:/tb_mux2t1_n/DATA_WIDTH \
sim:/tb_mux2t1_n/si_S \
sim:/tb_mux2t1_n/si_D0 \
sim:/tb_mux2t1_n/si_D1 \
sim:/tb_mux2t1_n/so_O \
sim:/tb_mux2t1_n/cCLK_PER
	run 200
# End time: 11:27:32 on Sep 04,2025, Elapsed time: 0:01:13
# Errors: 0, Warnings: 1
