{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 26 08:41:55 2010 " "Info: Processing started: Fri Nov 26 08:41:55 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off behavioural -c behavioural --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off behavioural -c behavioural --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/behavioural.bdf" { { -568 24 192 -552 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register moore_state_machine:inst\|state.s2 moore_state_machine:inst\|state.s1 380.08 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 380.08 MHz between source register \"moore_state_machine:inst\|state.s2\" and destination register \"moore_state_machine:inst\|state.s1\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.009 ns + Longest register register " "Info: + Longest register to register delay is 1.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns moore_state_machine:inst\|state.s2 1 REG LCFF_X1_Y13_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N13; Fanout = 3; REG Node = 'moore_state_machine:inst\|state.s2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { moore_state_machine:inst|state.s2 } "NODE_NAME" } } { "moore_state_machine.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/moore_state_machine.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.322 ns) 0.913 ns moore_state_machine:inst\|state~13 2 COMB LCCOMB_X1_Y13_N22 1 " "Info: 2: + IC(0.591 ns) + CELL(0.322 ns) = 0.913 ns; Loc. = LCCOMB_X1_Y13_N22; Fanout = 1; COMB Node = 'moore_state_machine:inst\|state~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { moore_state_machine:inst|state.s2 moore_state_machine:inst|state~13 } "NODE_NAME" } } { "moore_state_machine.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/moore_state_machine.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.009 ns moore_state_machine:inst\|state.s1 3 REG LCFF_X1_Y13_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.009 ns; Loc. = LCFF_X1_Y13_N23; Fanout = 1; REG Node = 'moore_state_machine:inst\|state.s1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { moore_state_machine:inst|state~13 moore_state_machine:inst|state.s1 } "NODE_NAME" } } { "moore_state_machine.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/moore_state_machine.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.418 ns ( 41.43 % ) " "Info: Total cell delay = 0.418 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.591 ns ( 58.57 % ) " "Info: Total interconnect delay = 0.591 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { moore_state_machine:inst|state.s2 moore_state_machine:inst|state~13 moore_state_machine:inst|state.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.009 ns" { moore_state_machine:inst|state.s2 {} moore_state_machine:inst|state~13 {} moore_state_machine:inst|state.s1 {} } { 0.000ns 0.591ns 0.000ns } { 0.000ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.578 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/behavioural.bdf" { { -568 24 192 -552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns CLK~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/behavioural.bdf" { { -568 24 192 -552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.602 ns) 2.578 ns moore_state_machine:inst\|state.s1 3 REG LCFF_X1_Y13_N23 1 " "Info: 3: + IC(0.778 ns) + CELL(0.602 ns) = 2.578 ns; Loc. = LCFF_X1_Y13_N23; Fanout = 1; REG Node = 'moore_state_machine:inst\|state.s1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { CLK~clkctrl moore_state_machine:inst|state.s1 } "NODE_NAME" } } { "moore_state_machine.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/moore_state_machine.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.70 % ) " "Info: Total cell delay = 1.668 ns ( 64.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.910 ns ( 35.30 % ) " "Info: Total interconnect delay = 0.910 ns ( 35.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { CLK CLK~clkctrl moore_state_machine:inst|state.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { CLK {} CLK~combout {} CLK~clkctrl {} moore_state_machine:inst|state.s1 {} } { 0.000ns 0.000ns 0.132ns 0.778ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.578 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/behavioural.bdf" { { -568 24 192 -552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns CLK~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/behavioural.bdf" { { -568 24 192 -552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.602 ns) 2.578 ns moore_state_machine:inst\|state.s2 3 REG LCFF_X1_Y13_N13 3 " "Info: 3: + IC(0.778 ns) + CELL(0.602 ns) = 2.578 ns; Loc. = LCFF_X1_Y13_N13; Fanout = 3; REG Node = 'moore_state_machine:inst\|state.s2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { CLK~clkctrl moore_state_machine:inst|state.s2 } "NODE_NAME" } } { "moore_state_machine.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/moore_state_machine.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.70 % ) " "Info: Total cell delay = 1.668 ns ( 64.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.910 ns ( 35.30 % ) " "Info: Total interconnect delay = 0.910 ns ( 35.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { CLK CLK~clkctrl moore_state_machine:inst|state.s2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { CLK {} CLK~combout {} CLK~clkctrl {} moore_state_machine:inst|state.s2 {} } { 0.000ns 0.000ns 0.132ns 0.778ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { CLK CLK~clkctrl moore_state_machine:inst|state.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { CLK {} CLK~combout {} CLK~clkctrl {} moore_state_machine:inst|state.s1 {} } { 0.000ns 0.000ns 0.132ns 0.778ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { CLK CLK~clkctrl moore_state_machine:inst|state.s2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { CLK {} CLK~combout {} CLK~clkctrl {} moore_state_machine:inst|state.s2 {} } { 0.000ns 0.000ns 0.132ns 0.778ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "moore_state_machine.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/moore_state_machine.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "moore_state_machine.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/moore_state_machine.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { moore_state_machine:inst|state.s2 moore_state_machine:inst|state~13 moore_state_machine:inst|state.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.009 ns" { moore_state_machine:inst|state.s2 {} moore_state_machine:inst|state~13 {} moore_state_machine:inst|state.s1 {} } { 0.000ns 0.591ns 0.000ns } { 0.000ns 0.322ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { CLK CLK~clkctrl moore_state_machine:inst|state.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { CLK {} CLK~combout {} CLK~clkctrl {} moore_state_machine:inst|state.s1 {} } { 0.000ns 0.000ns 0.132ns 0.778ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { CLK CLK~clkctrl moore_state_machine:inst|state.s2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { CLK {} CLK~combout {} CLK~clkctrl {} moore_state_machine:inst|state.s2 {} } { 0.000ns 0.000ns 0.132ns 0.778ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { moore_state_machine:inst|state.s1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { moore_state_machine:inst|state.s1 {} } {  } {  } "" } } { "moore_state_machine.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/moore_state_machine.vhd" 32 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "moore_state_machine:inst\|state.s3 DATA_IN CLK 3.828 ns register " "Info: tsu for register \"moore_state_machine:inst\|state.s3\" (data pin = \"DATA_IN\", clock pin = \"CLK\") is 3.828 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.444 ns + Longest pin register " "Info: + Longest pin to register delay is 6.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns DATA_IN 1 PIN PIN_4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_4; Fanout = 4; PIN Node = 'DATA_IN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/behavioural.bdf" { { -552 24 192 -536 "DATA_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.873 ns) + CELL(0.521 ns) 6.348 ns moore_state_machine:inst\|state~12 2 COMB LCCOMB_X1_Y13_N2 1 " "Info: 2: + IC(4.873 ns) + CELL(0.521 ns) = 6.348 ns; Loc. = LCCOMB_X1_Y13_N2; Fanout = 1; COMB Node = 'moore_state_machine:inst\|state~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.394 ns" { DATA_IN moore_state_machine:inst|state~12 } "NODE_NAME" } } { "moore_state_machine.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/moore_state_machine.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.444 ns moore_state_machine:inst\|state.s3 3 REG LCFF_X1_Y13_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.444 ns; Loc. = LCFF_X1_Y13_N3; Fanout = 3; REG Node = 'moore_state_machine:inst\|state.s3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { moore_state_machine:inst|state~12 moore_state_machine:inst|state.s3 } "NODE_NAME" } } { "moore_state_machine.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/moore_state_machine.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.571 ns ( 24.38 % ) " "Info: Total cell delay = 1.571 ns ( 24.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.873 ns ( 75.62 % ) " "Info: Total interconnect delay = 4.873 ns ( 75.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.444 ns" { DATA_IN moore_state_machine:inst|state~12 moore_state_machine:inst|state.s3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.444 ns" { DATA_IN {} DATA_IN~combout {} moore_state_machine:inst|state~12 {} moore_state_machine:inst|state.s3 {} } { 0.000ns 0.000ns 4.873ns 0.000ns } { 0.000ns 0.954ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "moore_state_machine.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/moore_state_machine.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.578 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/behavioural.bdf" { { -568 24 192 -552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns CLK~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/behavioural.bdf" { { -568 24 192 -552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.602 ns) 2.578 ns moore_state_machine:inst\|state.s3 3 REG LCFF_X1_Y13_N3 3 " "Info: 3: + IC(0.778 ns) + CELL(0.602 ns) = 2.578 ns; Loc. = LCFF_X1_Y13_N3; Fanout = 3; REG Node = 'moore_state_machine:inst\|state.s3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { CLK~clkctrl moore_state_machine:inst|state.s3 } "NODE_NAME" } } { "moore_state_machine.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/moore_state_machine.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.70 % ) " "Info: Total cell delay = 1.668 ns ( 64.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.910 ns ( 35.30 % ) " "Info: Total interconnect delay = 0.910 ns ( 35.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { CLK CLK~clkctrl moore_state_machine:inst|state.s3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { CLK {} CLK~combout {} CLK~clkctrl {} moore_state_machine:inst|state.s3 {} } { 0.000ns 0.000ns 0.132ns 0.778ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.444 ns" { DATA_IN moore_state_machine:inst|state~12 moore_state_machine:inst|state.s3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.444 ns" { DATA_IN {} DATA_IN~combout {} moore_state_machine:inst|state~12 {} moore_state_machine:inst|state.s3 {} } { 0.000ns 0.000ns 4.873ns 0.000ns } { 0.000ns 0.954ns 0.521ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { CLK CLK~clkctrl moore_state_machine:inst|state.s3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { CLK {} CLK~combout {} CLK~clkctrl {} moore_state_machine:inst|state.s3 {} } { 0.000ns 0.000ns 0.132ns 0.778ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Y moore_state_machine:inst\|state.s4 6.367 ns register " "Info: tco from clock \"CLK\" to destination pin \"Y\" through register \"moore_state_machine:inst\|state.s4\" is 6.367 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.578 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/behavioural.bdf" { { -568 24 192 -552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns CLK~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/behavioural.bdf" { { -568 24 192 -552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.602 ns) 2.578 ns moore_state_machine:inst\|state.s4 3 REG LCFF_X1_Y13_N9 2 " "Info: 3: + IC(0.778 ns) + CELL(0.602 ns) = 2.578 ns; Loc. = LCFF_X1_Y13_N9; Fanout = 2; REG Node = 'moore_state_machine:inst\|state.s4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { CLK~clkctrl moore_state_machine:inst|state.s4 } "NODE_NAME" } } { "moore_state_machine.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/moore_state_machine.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.70 % ) " "Info: Total cell delay = 1.668 ns ( 64.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.910 ns ( 35.30 % ) " "Info: Total interconnect delay = 0.910 ns ( 35.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { CLK CLK~clkctrl moore_state_machine:inst|state.s4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { CLK {} CLK~combout {} CLK~clkctrl {} moore_state_machine:inst|state.s4 {} } { 0.000ns 0.000ns 0.132ns 0.778ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "moore_state_machine.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/moore_state_machine.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.512 ns + Longest register pin " "Info: + Longest register to pin delay is 3.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns moore_state_machine:inst\|state.s4 1 REG LCFF_X1_Y13_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N9; Fanout = 2; REG Node = 'moore_state_machine:inst\|state.s4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { moore_state_machine:inst|state.s4 } "NODE_NAME" } } { "moore_state_machine.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/moore_state_machine.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(2.930 ns) 3.512 ns Y 2 PIN PIN_3 0 " "Info: 2: + IC(0.582 ns) + CELL(2.930 ns) = 3.512 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'Y'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.512 ns" { moore_state_machine:inst|state.s4 Y } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/behavioural.bdf" { { -568 408 584 -552 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.930 ns ( 83.43 % ) " "Info: Total cell delay = 2.930 ns ( 83.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.582 ns ( 16.57 % ) " "Info: Total interconnect delay = 0.582 ns ( 16.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.512 ns" { moore_state_machine:inst|state.s4 Y } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.512 ns" { moore_state_machine:inst|state.s4 {} Y {} } { 0.000ns 0.582ns } { 0.000ns 2.930ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { CLK CLK~clkctrl moore_state_machine:inst|state.s4 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { CLK {} CLK~combout {} CLK~clkctrl {} moore_state_machine:inst|state.s4 {} } { 0.000ns 0.000ns 0.132ns 0.778ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.512 ns" { moore_state_machine:inst|state.s4 Y } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.512 ns" { moore_state_machine:inst|state.s4 {} Y {} } { 0.000ns 0.582ns } { 0.000ns 2.930ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "moore_state_machine:inst\|state.s2 DATA_IN CLK -3.518 ns register " "Info: th for register \"moore_state_machine:inst\|state.s2\" (data pin = \"DATA_IN\", clock pin = \"CLK\") is -3.518 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.578 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/behavioural.bdf" { { -568 24 192 -552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns CLK~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/behavioural.bdf" { { -568 24 192 -552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.602 ns) 2.578 ns moore_state_machine:inst\|state.s2 3 REG LCFF_X1_Y13_N13 3 " "Info: 3: + IC(0.778 ns) + CELL(0.602 ns) = 2.578 ns; Loc. = LCFF_X1_Y13_N13; Fanout = 3; REG Node = 'moore_state_machine:inst\|state.s2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { CLK~clkctrl moore_state_machine:inst|state.s2 } "NODE_NAME" } } { "moore_state_machine.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/moore_state_machine.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.70 % ) " "Info: Total cell delay = 1.668 ns ( 64.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.910 ns ( 35.30 % ) " "Info: Total interconnect delay = 0.910 ns ( 35.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { CLK CLK~clkctrl moore_state_machine:inst|state.s2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { CLK {} CLK~combout {} CLK~clkctrl {} moore_state_machine:inst|state.s2 {} } { 0.000ns 0.000ns 0.132ns 0.778ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "moore_state_machine.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/moore_state_machine.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.382 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns DATA_IN 1 PIN PIN_4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_4; Fanout = 4; PIN Node = 'DATA_IN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN } "NODE_NAME" } } { "behavioural.bdf" "" { Schematic "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/behavioural.bdf" { { -552 24 192 -536 "DATA_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.871 ns) + CELL(0.461 ns) 6.286 ns moore_state_machine:inst\|Selector0~0 2 COMB LCCOMB_X1_Y13_N12 1 " "Info: 2: + IC(4.871 ns) + CELL(0.461 ns) = 6.286 ns; Loc. = LCCOMB_X1_Y13_N12; Fanout = 1; COMB Node = 'moore_state_machine:inst\|Selector0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { DATA_IN moore_state_machine:inst|Selector0~0 } "NODE_NAME" } } { "moore_state_machine.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/moore_state_machine.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.382 ns moore_state_machine:inst\|state.s2 3 REG LCFF_X1_Y13_N13 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.382 ns; Loc. = LCFF_X1_Y13_N13; Fanout = 3; REG Node = 'moore_state_machine:inst\|state.s2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { moore_state_machine:inst|Selector0~0 moore_state_machine:inst|state.s2 } "NODE_NAME" } } { "moore_state_machine.vhd" "" { Text "C:/Users/noutram/Desktop/07 - Sequential Machines/tasks/Task 02-01 - FSM/moore_state_machine.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.511 ns ( 23.68 % ) " "Info: Total cell delay = 1.511 ns ( 23.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.871 ns ( 76.32 % ) " "Info: Total interconnect delay = 4.871 ns ( 76.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.382 ns" { DATA_IN moore_state_machine:inst|Selector0~0 moore_state_machine:inst|state.s2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.382 ns" { DATA_IN {} DATA_IN~combout {} moore_state_machine:inst|Selector0~0 {} moore_state_machine:inst|state.s2 {} } { 0.000ns 0.000ns 4.871ns 0.000ns } { 0.000ns 0.954ns 0.461ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { CLK CLK~clkctrl moore_state_machine:inst|state.s2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.578 ns" { CLK {} CLK~combout {} CLK~clkctrl {} moore_state_machine:inst|state.s2 {} } { 0.000ns 0.000ns 0.132ns 0.778ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.382 ns" { DATA_IN moore_state_machine:inst|Selector0~0 moore_state_machine:inst|state.s2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.382 ns" { DATA_IN {} DATA_IN~combout {} moore_state_machine:inst|Selector0~0 {} moore_state_machine:inst|state.s2 {} } { 0.000ns 0.000ns 4.871ns 0.000ns } { 0.000ns 0.954ns 0.461ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 26 08:41:56 2010 " "Info: Processing ended: Fri Nov 26 08:41:56 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
