--- verilog_synth
+++ uhdm_synth
@@ -1,13 +1,11 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:17.1-32.10" *)
+(* top =  1  *)
 module gold(x);
-(* src = "dut.sv:18.20-18.21" *)
+(* src = "dut.sv:17.13-17.14" *)
 output [15:0] x;
 wire [15:0] x;
-(* src = "dut.sv:20.11-20.12" *)
 wire [31:0] \gen.x ;
-(* src = "dut.sv:21.11-21.12" *)
 wire [31:0] \gen.z ;
 assign \gen.z  = 32'd10;
 assign \gen.x  = 32'd1920;
