-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    cols_non_t : IN STD_LOGIC_VECTOR (31 downto 0);
    mul_ln117 : IN STD_LOGIC_VECTOR (16 downto 0);
    M_e_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    M_e_ce0 : OUT STD_LOGIC;
    M_e_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    M_e_ce1 : OUT STD_LOGIC;
    M_e_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    j_1 : IN STD_LOGIC_VECTOR (16 downto 0);
    p_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_2_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv17_8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001000";
    constant ap_const_lv17_6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln115_fu_113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln117_fu_135_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln119_fu_164_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_2_fu_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_4_fu_215_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal c_3_fu_42 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal add_ln115_fu_119_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_sig_allocacmp_c : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal M_e_ce1_local : STD_LOGIC;
    signal M_e_ce0_local : STD_LOGIC;
    signal zext_ln115_fu_109_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln117_fu_125_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln117_fu_129_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln119_fu_140_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln119_2_fu_146_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln119_fu_152_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln119_1_fu_158_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln120_fu_183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln121_fu_189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln120_fu_195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln121_fu_201_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln118_fu_177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln120_fu_207_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    c_3_fu_42_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln115_fu_113_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    c_3_fu_42 <= add_ln115_fu_119_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    c_3_fu_42 <= ap_const_lv31_0;
                end if;
            end if; 
        end if;
    end process;

    p_2_fu_38_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_2_fu_38 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    p_2_fu_38 <= p_4_fu_215_p3;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    M_e_address0 <= zext_ln119_fu_164_p1(17 - 1 downto 0);
    M_e_address1 <= zext_ln117_fu_135_p1(17 - 1 downto 0);
    M_e_ce0 <= M_e_ce0_local;

    M_e_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            M_e_ce0_local <= ap_const_logic_1;
        else 
            M_e_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_ce1 <= M_e_ce1_local;

    M_e_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            M_e_ce1_local <= ap_const_logic_1;
        else 
            M_e_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln115_fu_119_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_c) + unsigned(ap_const_lv31_1));
    add_ln117_fu_129_p2 <= std_logic_vector(unsigned(mul_ln117) + unsigned(trunc_ln117_fu_125_p1));
    add_ln119_1_fu_158_p2 <= std_logic_vector(unsigned(add_ln119_fu_152_p2) + unsigned(trunc_ln117_fu_125_p1));
    add_ln119_fu_152_p2 <= std_logic_vector(unsigned(shl_ln119_fu_140_p2) + unsigned(shl_ln119_2_fu_146_p2));
    add_ln121_fu_201_p2 <= std_logic_vector(unsigned(p_2_fu_38) + unsigned(ap_const_lv32_1));
    and_ln120_fu_195_p2 <= (icmp_ln121_fu_189_p2 and icmp_ln120_fu_183_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln115_fu_113_p2)
    begin
        if (((icmp_ln115_fu_113_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_c_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, c_3_fu_42)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_c <= ap_const_lv31_0;
        else 
            ap_sig_allocacmp_c <= c_3_fu_42;
        end if; 
    end process;

    icmp_ln115_fu_113_p2 <= "1" when (signed(zext_ln115_fu_109_p1) < signed(cols_non_t)) else "0";
    icmp_ln118_fu_177_p2 <= "1" when (M_e_q1 = ap_const_lv32_0) else "0";
    icmp_ln120_fu_183_p2 <= "0" when (M_e_q0 = ap_const_lv32_0) else "1";
    icmp_ln121_fu_189_p2 <= "1" when (M_e_q1 = M_e_q0) else "0";
    p_2_out <= p_2_fu_38;

    p_2_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln115_fu_113_p2, ap_loop_exit_ready, ap_block_pp0_stage0_11001)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln115_fu_113_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_2_out_ap_vld <= ap_const_logic_1;
        else 
            p_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_4_fu_215_p3 <= 
        p_2_fu_38 when (icmp_ln118_fu_177_p2(0) = '1') else 
        select_ln120_fu_207_p3;
    select_ln120_fu_207_p3 <= 
        add_ln121_fu_201_p2 when (and_ln120_fu_195_p2(0) = '1') else 
        p_2_fu_38;
    shl_ln119_2_fu_146_p2 <= std_logic_vector(shift_left(unsigned(j_1),to_integer(unsigned('0' & ap_const_lv17_6(17-1 downto 0)))));
    shl_ln119_fu_140_p2 <= std_logic_vector(shift_left(unsigned(j_1),to_integer(unsigned('0' & ap_const_lv17_8(17-1 downto 0)))));
    trunc_ln117_fu_125_p1 <= ap_sig_allocacmp_c(17 - 1 downto 0);
    zext_ln115_fu_109_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_c),32));
    zext_ln117_fu_135_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln117_fu_129_p2),64));
    zext_ln119_fu_164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln119_1_fu_158_p2),64));
end behav;
