{
	"DESIGN_NAME": "user_project_wrapper",
	"VERILOG_FILES": [
		"dir::../../verilog/rtl/defines.v",
		"dir::../../verilog/rtl/ExperiarSoC_Core/ExperiarSoC/ExperiarSoC_top.v",
		"dir::../../verilog/rtl/user_project_wrapper.v"
	],
	"ROUTING_CORES": 12,
	"KLAYOUT_XOR_THREADS": 4,
	"CLOCK_PERIOD": 25,
	"CLOCK_PORT": "wb_clk_i",
	"CLOCK_NET": "mprj.clk",
	"FP_PDN_MACRO_HOOKS": [
		"art vccd1 vssd1 vccd1 vssd1,",
		"caravelHost vccd1 vssd1 vccd1 vssd1,",
		"experiarSoC/core0 vccd1 vssd1 vccd1 vssd1,",
		"experiarSoC/core1 vccd1 vssd1 vccd1 vssd1,",
		"experiarSoC/flash vccd1 vssd1 vccd1 vssd1,",
		"experiarSoC/peripherals vccd1 vssd1 vccd1 vssd1,",
		"experiarSoC/video vccd1 vssd1 vccd1 vssd1,",
		"experiarSoC/wishboneInterconnect vccd1 vssd1 vccd1 vssd1,",
		"experiarSoC/core0SRAM0 vccd1 vssd1 vccd1 vssd1,",
		"experiarSoC/core0SRAM1 vccd1 vssd1 vccd1 vssd1,",
		"experiarSoC/core1SRAM0 vccd1 vssd1 vccd1 vssd1,",
		"experiarSoC/core1SRAM1 vccd1 vssd1 vccd1 vssd1,",
		"experiarSoC/videoSRAM0 vccd1 vssd1 vccd1 vssd1,",
		"experiarSoC/videoSRAM1 vccd1 vssd1 vccd1 vssd1,",
		"experiarSoC/videoSRAM2 vccd1 vssd1 vccd1 vssd1,",
		"experiarSoC/videoSRAM3 vccd1 vssd1 vccd1 vssd1,",
		"experiarSoC/flashSRAM vccd1 vssd1 vccd1 vssd1"
	],
	"MACRO_PLACEMENT_CFG": "dir::macro.cfg",
	"MAGIC_DEF_LABELS": 0,
	"VERILOG_FILES_BLACKBOX": [
		"dir::../../verilog/rtl/defines.v",
		"dir::../../verilog/rtl/Art/Art_top.v",
		"dir::../../verilog/rtl/CaravelHost/CaravelHost_top.v",
		"dir::../../verilog/rtl/ExperiarSoC_Core/ExperiarCore/ExperiarCore_top.v",
		"dir::../../verilog/rtl/ExperiarSoC_Core/Flash/Flash_top.v",
		"dir::../../verilog/rtl/ExperiarSoC_Core/Peripherals/Peripherals_top.v",
		"dir::../../verilog/rtl/ExperiarSoC_Core/Video/Video_top.v",
		"dir::../../verilog/rtl/ExperiarSoC_Core/WishboneInterconnect/WishboneInterconnect_top.v",
		"pdk_dir::/libs.ref/sky130_sram_macros/verilog/sky130_sram_2kbyte_1rw1r_32x512_8.v"
	],
	"EXTRA_LEFS": [
		"dir::../../lef/Art.lef",
		"dir::../../lef/CaravelHost.lef",
		"dir::../../lef/ExperiarCore.lef",
		"dir::../../lef/Flash.lef",
		"dir::../../lef/Peripherals.lef",
		"dir::../../lef/Video.lef",
		"dir::../../lef/WishboneInterconnect.lef",
		"pdk_dir::/libs.ref/sky130_sram_macros/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef"
	],
	"EXTRA_GDS_FILES": [
		"dir::../../gds/Art.gds",
		"dir::../../gds/CaravelHost.gds",
		"dir::../../gds/ExperiarCore.gds",
		"dir::../../gds/Flash.gds",
		"dir::../../gds/Peripherals.gds",
		"dir::../../gds/Video.gds",
		"dir::../../gds/WishboneInterconnect.gds",
		"pdk_dir::/libs.ref/sky130_sram_macros/gds/sky130_sram_2kbyte_1rw1r_32x512_8.gds"
	],
	"GRT_OBS": [
		"met5 0.0 0.0 2920.0 3520.0,",
		"li1 210.0 2558.0 515.0 3308.0,",
		"met1 210.0 2558.0 515.0 3308.0,",
		"met2 210.0 2558.0 515.0 3308.0,",
		"met3 210.0 2558.0 515.0 3308.0,",
		"met4 210.0 2558.0 515.0 3308.0,",
		"met5 210.0 2558.0 515.0 3308.0,",
		"met3 900.0 200.0 1400.0 1200.0,",
		"met4 900.0 200.0 1400.0 1200.0,",
		"met5 900.0 200.0 1400.0 1200.0,",
		"met3 900.0 1320.0 1400.0 2320.0,",
		"met4 900.0 1320.0 1400.0 2320.0,",
		"met5 900.0 1320.0 1400.0 2320.0,",
		"met4 90.0 200.0 773.1 616.54,",
		"met5 90.0 200.0 773.1 616.54,",
		"met4 90.0 765.0 773.1 1181.54,",
		"met5 90.0 765.0 773.1 1181.54,",
		"met4 90.0 1350.0 773.1 1766.54,",
		"met5 90.0 1350.0 773.1 1766.54,",
		"met4 90.0 1915.0 773.1 2331.54,",
		"met5 90.0 1915.0 773.1 2331.54,",
		"met4 767.0 2450.0 1450.1 2866.54,",
		"met5 767.0 2450.0 1450.1 2866.54,",
		"met4 767.0 3000.0 1450.1 3416.54,",
		"met5 767.0 3000.0 1450.1 3416.54,",
		"met4 2150.0 2450.0 2833.1 2866.54,",
		"met5 2150.0 2450.0 2833.1 2866.54,",
		"met4 2150.0 3000.0 2833.1 3416.54,",
		"met5 2150.0 3000.0 2833.1 3416.54,",
		"met4 2150.0 200.0 2833.1 616.54,",
		"met5 2150.0 200.0 2833.1 616.54"
	],
	"BASE_SDC_FILE": "dir::base_user_project_wrapper.sdc",
	"IO_SYNC": 0,
	"FP_PDN_CHECK_NODES": 0,
	"SYNTH_ELABORATE_ONLY": 1,
	"PL_RANDOM_GLB_PLACEMENT": 1,
	"PL_RESIZER_DESIGN_OPTIMIZATIONS": 0,
	"PL_RESIZER_TIMING_OPTIMIZATIONS": 0,
	"PL_RESIZER_BUFFER_INPUT_PORTS": 0,
	"FP_PDN_ENABLE_RAILS": 0,
	"DIODE_INSERTION_STRATEGY": 0,
	"RUN_FILL_INSERTION": 0,
	"RUN_TAP_DECAP_INSERTION": 0,
	"FP_PDN_VPITCH": 180,
	"FP_PDN_HPITCH": 180,
	"CLOCK_TREE_SYNTH": 0,
	"FP_PDN_VOFFSET": 5,
	"FP_PDN_HOFFSET": 5,
	"MAGIC_ZEROIZE_ORIGIN": 0,
	"FP_SIZING": "absolute",
	"RUN_CVC": 0,
	"UNIT": 2.4,
	"FP_IO_VEXTEND": "expr::2 * $UNIT",
	"FP_IO_HEXTEND": "expr::2 * $UNIT",
	"FP_IO_VLENGTH": "expr::$UNIT",
	"FP_IO_HLENGTH": "expr::$UNIT",
	"FP_IO_VTHICKNESS_MULT": 4,
	"FP_IO_HTHICKNESS_MULT": 4,
	"FP_PDN_CORE_RING": 1,
	"FP_PDN_CORE_RING_VWIDTH": 3.1,
	"FP_PDN_CORE_RING_HWIDTH": 3.1,
	"FP_PDN_CORE_RING_VOFFSET": 12.45,
	"FP_PDN_CORE_RING_HOFFSET": 12.45,
	"FP_PDN_CORE_RING_VSPACING": 1.7,
	"FP_PDN_CORE_RING_HSPACING": 1.7,
	"FP_PDN_VWIDTH": 3.1,
	"FP_PDN_HWIDTH": 3.1,
	"FP_PDN_VSPACING": "expr::(5 * $FP_PDN_CORE_RING_VWIDTH)",
	"FP_PDN_HSPACING": "expr::(5 * $FP_PDN_CORE_RING_HWIDTH)",
	"GRT_OVERFLOW_ITERS": 200,
	"GRT_ADJUSTMENT": 0.25,
	"VDD_NETS": [
		"vccd1",
		"vccd2",
		"vdda1",
		"vdda2"
	],
	"GND_NETS": [
		"vssd1",
		"vssd2",
		"vssa1",
		"vssa2"
	],
	"SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
	"pdk::sky130*": {
		"RT_MAX_LAYER": "met4",
		"DIE_AREA": "0 0 2920 3520",
		"FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper.def",
		"scl::sky130_fd_sc_hd": {
			"CLOCK_PERIOD": 25
		},
		"scl::sky130_fd_sc_hdll": {
			"CLOCK_PERIOD": 10
		},
		"scl::sky130_fd_sc_hs": {
			"CLOCK_PERIOD": 8
		},
		"scl::sky130_fd_sc_ls": {
			"CLOCK_PERIOD": 10,
			"SYNTH_MAX_FANOUT": 5
		},
		"scl::sky130_fd_sc_ms": {
			"CLOCK_PERIOD": 10
		}
	},
	"pdk::gf180mcuC": {
		"STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
		"FP_PDN_CHECK_NODES": 0,
		"FP_PDN_ENABLE_RAILS": 0,
		"RT_MAX_LAYER": "Metal4",
		"DIE_AREA": "0 0 3000 3000",
		"FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper_gf180mcu.def",
		"PL_OPENPHYSYN_OPTIMIZATIONS": 0,
		"DIODE_INSERTION_STRATEGY": 0,
		"MAGIC_WRITE_FULL_LEF": 0
	},
	"RUN_MAGIC_DRC": 0
}