AArch64 S+po+ctrlisb
"PodWW Rfe DpCtrlIsbdW Wse"
Cycle=Rfe DpCtrlIsbdW Wse PodWW
Relax=
Safe=Rfe Wse PodWW DpCtrlIsbdW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Ws
Orig=PodWW Rfe DpCtrlIsbdW Wse
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0          | P1           ;
 MOV W0,#2   | LDR W0,[X1]  ;
 STR W0,[X1] | CBNZ W0,LC00 ;
 MOV W2,#1   | LC00:        ;
 STR W2,[X3] | ISB          ;
             | MOV W2,#1    ;
             | STR W2,[X3]  ;
exists
(x=2 /\ 1:X0=1)
