Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,48103
design__instance__area,779458
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,57
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,149
design__max_cap_violation__count__corner:nom_tt_025C_3v30,112
power__internal__total,0.015112923458218575
power__switching__total,0.005155707709491253
power__leakage__total,0.0000024154439870471833
power__total,0.020271046087145805
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.41393598054178665
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.4141762328111103
timing__hold__ws__corner:nom_tt_025C_3v30,0.5623253133410286
timing__setup__ws__corner:nom_tt_025C_3v30,10.1372886287957
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.562325
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,20.716383
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,1006
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,149
design__max_cap_violation__count__corner:nom_ss_125C_3v00,114
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.5637837023474224
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.5640248427951908
timing__hold__ws__corner:nom_ss_125C_3v00,1.4306654044170668
timing__setup__ws__corner:nom_ss_125C_3v00,-8.236711101864186
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-418.22822300251164
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-8.236711101864186
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.430665
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,95
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-8.236712
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,95
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,149
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,113
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.34701095756849604
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.34725254210548695
timing__hold__ws__corner:nom_ff_n40C_3v60,0.20487034870662899
timing__setup__ws__corner:nom_ff_n40C_3v60,12.696756005945911
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.204870
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,23.405331
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,1317
design__max_fanout_violation__count,149
design__max_cap_violation__count,169
clock__skew__worst_hold,-0.34122414193358
clock__skew__worst_setup,0.3414378598718647
timing__hold__ws,0.2025637492854327
timing__setup__ws,-10.704671230201532
timing__hold__tns,0.0
timing__setup__tns,-598.3750553307416
timing__hold__wns,0
timing__setup__wns,-10.704671230201532
timing__hold_vio__count,0
timing__hold_r2r__ws,0.202564
timing__hold_r2r_vio__count,0
timing__setup_vio__count,284
timing__setup_r2r__ws,-10.704671
timing__setup_r2r_vio__count,284
design__die__bbox,0.0 0.0 1075.76 736.96
design__core__bbox,3.36 3.92 1072.4 733.04
design__io,45
design__die__area,792792
design__core__area,779458
design__instance__count__stdcell,22696
design__instance__area__stdcell,520530
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.66781
design__instance__utilization__stdcell,0.66781
design__rows,186
design__rows:GF018hv5v_mcu_sc7,186
design__sites,355074
design__sites:GF018hv5v_mcu_sc7,355074
design__instance__count__class:tie_cell,3
design__instance__area__class:tie_cell,26.3424
design__instance__count__class:buffer,50
design__instance__area__class:buffer,702.464
design__instance__count__class:inverter,955
design__instance__area__class:inverter,11151.6
design__instance__count__class:sequential_cell,2440
design__instance__area__class:sequential_cell,174927
design__instance__count__class:multi_input_combinational_cell,11858
design__instance__area__class:multi_input_combinational_cell,243360
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,372
design__instance__area__class:endcap_cell,1633.23
design__instance__count__class:tap_cell,5080
design__instance__area__class:tap_cell,22303.2
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1617
design__instance__area__class:timing_repair_buffer,52434.5
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,870172
design__violations,0
design__instance__count__class:clock_buffer,231
design__instance__area__class:clock_buffer,12446.8
design__instance__count__class:clock_inverter,80
design__instance__area__class:clock_inverter,1501.52
design__instance__count__setup_buffer,8
design__instance__count__hold_buffer,0
global_route__vias,80
global_route__wirelength,1482516
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,7
design__instance__count__class:antenna_cell,10
design__instance__area__class:antenna_cell,43.904
route__net,17114
route__net__special,2
route__drc_errors__iter:0,100
route__wirelength__iter:0,1060006
route__drc_errors__iter:1,22
route__wirelength__iter:1,1059981
route__drc_errors__iter:2,17
route__wirelength__iter:2,1059974
route__drc_errors__iter:3,0
route__wirelength__iter:3,1059988
route__drc_errors__iter:4,22
route__wirelength__iter:4,1060391
route__drc_errors__iter:5,18
route__wirelength__iter:5,1060397
route__drc_errors__iter:6,0
route__wirelength__iter:6,1060394
route__drc_errors,0
route__wirelength,1059988
route__vias,123092
route__vias__singlecut,123092
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,1606.12
design__instance__count__class:fill_cell,25407
design__instance__area__class:fill_cell,258928
timing__unannotated_net__count__corner:nom_tt_025C_3v30,198
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,198
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,198
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,32
design__max_fanout_violation__count__corner:min_tt_025C_3v30,149
design__max_cap_violation__count__corner:min_tt_025C_3v30,81
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.4033950787586685
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.40360779749620274
timing__hold__ws__corner:min_tt_025C_3v30,0.5583342834992321
timing__setup__ws__corner:min_tt_025C_3v30,10.261395579247223
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.558334
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,20.905489
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,198
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,824
design__max_fanout_violation__count__corner:min_ss_125C_3v00,149
design__max_cap_violation__count__corner:min_ss_125C_3v00,83
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.5433409431722337
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.5435545500882127
timing__hold__ws__corner:min_ss_125C_3v00,1.4224253288952537
timing__setup__ws__corner:min_ss_125C_3v00,-6.440054005690337
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-294.74939234716584
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-6.440054005690337
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.422425
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,91
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-6.440054
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,91
timing__unannotated_net__count__corner:min_ss_125C_3v00,198
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,149
design__max_cap_violation__count__corner:min_ff_n40C_3v60,82
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.34122414193358
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.3414378598718647
timing__hold__ws__corner:min_ff_n40C_3v60,0.2025637492854327
timing__setup__ws__corner:min_ff_n40C_3v60,12.773363173168484
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.202564
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,23.520252
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,198
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,88
design__max_fanout_violation__count__corner:max_tt_025C_3v30,149
design__max_cap_violation__count__corner:max_tt_025C_3v30,166
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.42652590999710344
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.4268030216718871
timing__hold__ws__corner:max_tt_025C_3v30,0.566453788797161
timing__setup__ws__corner:max_tt_025C_3v30,9.987065679352705
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.566454
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,20.486296
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,198
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,1317
design__max_fanout_violation__count__corner:max_ss_125C_3v00,149
design__max_cap_violation__count__corner:max_ss_125C_3v00,169
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.588876963859686
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.5891549637129145
timing__hold__ws__corner:max_ss_125C_3v00,1.4377082153952632
timing__setup__ws__corner:max_ss_125C_3v00,-10.704671230201532
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-598.3750553307416
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-10.704671230201532
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.437708
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,98
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-10.704671
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,98
timing__unannotated_net__count__corner:max_ss_125C_3v00,198
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,3
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,149
design__max_cap_violation__count__corner:max_ff_n40C_3v60,167
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.3543629656677953
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.354641187565635
timing__hold__ws__corner:max_ff_n40C_3v60,0.20715096890831433
timing__setup__ws__corner:max_ff_n40C_3v60,12.604126099578792
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.207151
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,23.264149
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,198
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,198
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29996
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000410519
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000411486
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.00000878326
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000411486
design_powergrid__voltage__worst,0.0000411486
design_powergrid__voltage__worst__net:VPWR,3.29996
design_powergrid__drop__worst,0.0000411486
design_powergrid__drop__worst__net:VPWR,0.0000410519
design_powergrid__voltage__worst__net:VGND,0.0000411486
design_powergrid__drop__worst__net:VGND,0.0000411486
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.0000086500000000000001909063185312476207400322891771793365478515625
ir__drop__worst,0.0000411000000000000029047077243493646392380469478666782379150390625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
