===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 18.8597 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.9830 ( 17.5%)    3.9830 ( 21.1%)  FIR Parser
    6.7797 ( 29.7%)    4.7812 ( 25.4%)  'firrtl.circuit' Pipeline
    1.3585 (  6.0%)    0.6796 (  3.6%)    'firrtl.module' Pipeline
    1.1705 (  5.1%)    0.5881 (  3.1%)      CSE
    0.0016 (  0.0%)    0.0012 (  0.0%)        (A) DominanceInfo
    0.1837 (  0.8%)    0.0940 (  0.5%)      LowerCHIRRTL
    0.1234 (  0.5%)    0.1234 (  0.7%)    InferWidths
    0.4864 (  2.1%)    0.4864 (  2.6%)    InferResets
    0.0410 (  0.2%)    0.0410 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0415 (  0.2%)    0.0415 (  0.2%)    PrefixModules
    0.3825 (  1.7%)    0.3825 (  2.0%)    LowerFIRRTLTypes
    1.7954 (  7.9%)    0.8977 (  4.8%)    'firrtl.module' Pipeline
    0.6116 (  2.7%)    0.3111 (  1.6%)      ExpandWhens
    1.1798 (  5.2%)    0.5956 (  3.2%)      Canonicalizer
    0.2084 (  0.9%)    0.2084 (  1.1%)    Inliner
    1.2305 (  5.4%)    1.2305 (  6.5%)    IMConstProp
    0.0398 (  0.2%)    0.0398 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0008 (  0.0%)    0.0008 (  0.0%)    BlackBoxReader
    0.8426 (  3.7%)    0.4214 (  2.2%)    'firrtl.module' Pipeline
    0.8404 (  3.7%)    0.4202 (  2.2%)      Canonicalizer
    0.1733 (  0.8%)    0.1733 (  0.9%)    CreateSiFiveMetadata
    0.1298 (  0.6%)    0.1298 (  0.7%)    EmitOMIR
    0.0414 (  0.2%)    0.0414 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.3373 (  5.9%)    1.3373 (  7.1%)  LowerFIRRTLToHW
    0.2801 (  1.2%)    0.2801 (  1.5%)  HWMemSimImpl
    3.9177 ( 17.2%)    1.9615 ( 10.4%)  'hw.module' Pipeline
    0.3634 (  1.6%)    0.1877 (  1.0%)    HWCleanup
    0.8033 (  3.5%)    0.4066 (  2.2%)    CSE
    0.0014 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    2.2621 (  9.9%)    1.1553 (  6.1%)    Canonicalizer
    0.0151 (  0.1%)    0.0086 (  0.0%)    HWLegalizeModules
    0.4626 (  2.0%)    0.2455 (  1.3%)    PrettifyVerilog
    6.5060 ( 28.5%)    6.5060 ( 34.5%)  ExportVerilog
    0.0070 (  0.0%)    0.0070 (  0.0%)  Rest
   22.8145 (100.0%)   18.8597 (100.0%)  Total

{
  totalTime: 18.897,
  maxMemory: 826781696
}
