  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/fpga/simon/all_in_one/all_in_one 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=systolic_array.cpp' from C:/fpga/simon/all_in_one/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/fpga/simon/all_in_one/systolic_array.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/fpga/simon/asic_accelerator/overall_tb.cpp' from C:/fpga/simon/all_in_one/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/fpga/simon/asic_accelerator/overall_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=systolic_top_uart_4parallel' from C:/fpga/simon/all_in_one/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/fpga/simon/all_in_one/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu2cg-sfvc784-1-e' from C:/fpga/simon/all_in_one/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu2cg-sfvc784-1-e'
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/fpga/simon/all_in_one/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/fpga/simon/all_in_one/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 6.672 seconds; current allocated memory: 619.965 MB.
INFO: [HLS 200-10] Analyzing design file 'systolic_array.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.289 seconds; current allocated memory: 623.562 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,211 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,737 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,250 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,034 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,478 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,646 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,646 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,646 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,646 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,602 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,602 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,941 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,501 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,944 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,960 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,962 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/fpga/simon/all_in_one/all_in_one/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_431_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:431:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_436_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:436:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_515_3' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:515:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_122_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:122:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_137_3' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:137:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_139_4' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:139:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_166_6' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:166:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_172_7' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:172:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_188_9' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:188:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_183_8' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:183:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_195_10' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:195:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_201_11' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:201:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_215_13' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:215:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_209_12' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:209:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_229_15' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:229:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_224_14' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:224:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_155_5' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:155:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_2' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:67:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_1' is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:61:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_431_1' (systolic_array.cpp:431:27) in function 'systolic_top_uart_4parallel' completely with a factor of 4 (systolic_array.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_436_2' (systolic_array.cpp:436:31) in function 'systolic_top_uart_4parallel' completely with a factor of 9 (systolic_array.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_515_3' (systolic_array.cpp:515:27) in function 'systolic_top_uart_4parallel' completely with a factor of 4 (systolic_array.cpp:377:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_2' (systolic_array.cpp:122:35) in function 'systolic_array' completely with a factor of 9 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_137_3' (systolic_array.cpp:137:31) in function 'systolic_array' completely with a factor of 3 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_4' (systolic_array.cpp:139:20) in function 'systolic_array' completely with a factor of 3 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_166_6' (systolic_array.cpp:166:31) in function 'systolic_array' completely with a factor of 9 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_172_7' (systolic_array.cpp:172:31) in function 'systolic_array' completely with a factor of 9 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_9' (systolic_array.cpp:188:31) in function 'systolic_array' completely with a factor of 8 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_183_8' (systolic_array.cpp:183:31) in function 'systolic_array' completely with a factor of 8 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_195_10' (systolic_array.cpp:195:32) in function 'systolic_array' completely with a factor of 9 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_201_11' (systolic_array.cpp:201:32) in function 'systolic_array' completely with a factor of 9 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_13' (systolic_array.cpp:215:32) in function 'systolic_array' completely with a factor of 8 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_209_12' (systolic_array.cpp:209:32) in function 'systolic_array' completely with a factor of 9 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_15' (systolic_array.cpp:229:32) in function 'systolic_array' completely with a factor of 8 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_224_14' (systolic_array.cpp:224:32) in function 'systolic_array' completely with a factor of 8 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_155_5' (systolic_array.cpp:155:27) in function 'systolic_array' completely with a factor of 9 (systolic_array.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_2' (systolic_array.cpp:67:26) in function 'softmax' completely with a factor of 9 (systolic_array.cpp:59:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_1' (systolic_array.cpp:61:22) in function 'softmax' completely with a factor of 9 (systolic_array.cpp:59:0)
INFO: [HLS 214-178] Inlining function 'relu(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'systolic_array(bool, bool, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool&, systolic_state_t&, unsigned char)' (systolic_array.cpp:97:0)
INFO: [HLS 214-178] Inlining function 'leaky_relu(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'systolic_array(bool, bool, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool&, systolic_state_t&, unsigned char)' (systolic_array.cpp:97:0)
INFO: [HLS 214-364] Automatically inlining function 'uart_rx(bool, unsigned int&, bool&, bool, UartRxState&)' to improve effectiveness of pipeline pragma in function 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)' (systolic_array.cpp:468:5)
INFO: [HLS 214-364] Automatically inlining function 'uart_tx(bool&, bool, unsigned int, bool, UartTxState&)' to improve effectiveness of pipeline pragma in function 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)' (systolic_array.cpp:471:5)
INFO: [HLS 214-364] Automatically inlining function 'systolic_array(bool, bool, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool&, systolic_state_t&, unsigned char)' to improve effectiveness of pipeline pragma in function 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)' (systolic_array.cpp:517:2)
INFO: [HLS 214-364] Automatically inlining function 'softmax(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>*)' to improve effectiveness of pipeline pragma in function 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)' (systolic_array.cpp:178:13)
INFO: [HLS 214-364] Automatically inlining function 'sigmoid(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' to improve effectiveness of pipeline pragma in function 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)' (systolic_array.cpp:203:9)
INFO: [HLS 214-364] Automatically inlining function 'exp_fixed(ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' to improve effectiveness of pipeline pragma in function 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)' (systolic_array.cpp:62:19)
INFO: [HLS 214-421] Automatically partitioning small array '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.state' completely based on array size. (systolic_array.cpp:413:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.k' completely based on array size. (systolic_array.cpp:413:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.busy' completely based on array size. (systolic_array.cpp:413:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.partial_sum' dimension 1 completely based on constant index. (systolic_array.cpp:413:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.partial_sum' dimension 2 completely based on constant index. (systolic_array.cpp:413:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E10done_array' completely based on array size. (systolic_array.cpp:414:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)::done_array' due to pipeline pragma (systolic_array.cpp:397:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)::A' due to pipeline pragma (systolic_array.cpp:397:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)::B' due to pipeline pragma (systolic_array.cpp:397:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)::C' due to pipeline pragma (systolic_array.cpp:397:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)::states (.busy)' due to pipeline pragma (systolic_array.cpp:397:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)::states (.k)' due to pipeline pragma (systolic_array.cpp:397:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)::states (.partial_sum)' due to pipeline pragma (systolic_array.cpp:397:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)::states (.partial_sum)' due to pipeline pragma (systolic_array.cpp:397:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'systolic_top_uart_4parallel(bool, bool, bool, bool, bool, bool, bool, bool, bool&, bool&, bool&, bool&, bool&, bool&, bool&, bool&)::states (.state)' due to pipeline pragma (systolic_array.cpp:397:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.state': Complete partitioning on dimension 1. (systolic_array.cpp:413:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.partial_sum': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (systolic_array.cpp:413:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.k': Complete partitioning on dimension 1. (systolic_array.cpp:413:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E6states.busy': Complete partitioning on dimension 1. (systolic_array.cpp:413:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1C': Complete partitioning on dimension 1. (systolic_array.cpp:410:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B': Complete partitioning on dimension 1. (systolic_array.cpp:409:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A': Complete partitioning on dimension 1. (systolic_array.cpp:408:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E10done_array': Complete partitioning on dimension 1. (systolic_array.cpp:414:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 16.37 seconds; current allocated memory: 627.250 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 627.277 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 641.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 642.781 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'systolic_top_uart_4parallel' (systolic_array.cpp:358)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 665.785 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 665.789 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_top_uart_4parallel' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_top_uart_4parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'systolic_top_uart_4parallel'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'systolic_top_uart_4parallel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.6 seconds; current allocated memory: 679.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 681.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_top_uart_4parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/opcode_in0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/opcode_in1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/opcode_in2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/opcode_in3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/start_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/tx_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/clk_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/rst_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/done_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'done_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/busy_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'busy_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/rx_out' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'rx_out' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/out4' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out4' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/out5' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out5' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/out6' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out6' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/out7' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out7' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_top_uart_4parallel/out8' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out8' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'systolic_top_uart_4parallel' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1B_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rx_st_active' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rx_st_bitcount' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rx_st_sample_count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rx_st_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rx_data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'load_count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'send_count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'systolic_top_uart_4parallel_bool_bool_bool_bool_bool_bool_bool_bool_bool_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_E1A_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'fsm_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_busy' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_done' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_top_uart_4parallel' pipeline 'systolic_top_uart_4parallel' pipeline type 'function pipeline'
WARNING: [RTGEN 206-101] Port 'systolic_top_uart_4parallel/clk_in' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_28s_28s_52_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_19_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_31_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_37_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_43_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_49_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_55_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_61_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_67_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_73_6_32_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_4_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_top_uart_4parallel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.259 seconds; current allocated memory: 688.969 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.172 seconds; current allocated memory: 708.082 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 709.484 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for systolic_top_uart_4parallel.
INFO: [VLOG 209-307] Generating Verilog RTL for systolic_top_uart_4parallel.
INFO: [HLS 200-789] **** Estimated Fmax: 137.49 MHz
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 4 seconds. Total elapsed time: 53.332 seconds; peak allocated memory: 710.207 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 58s
