{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668120372362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668120372368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 10 14:46:12 2022 " "Processing started: Thu Nov 10 14:46:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668120372368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668120372368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668120372368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668120373770 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668120373770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "counter.v" "" { Text "Z:/COEN21/lab7/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668120379521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668120379521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file upcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 UpControl " "Found entity 1: UpControl" {  } { { "UpControl.v" "" { Text "Z:/COEN21/lab7/UpControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668120379535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668120379535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file downcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 DownControl " "Found entity 1: DownControl" {  } { { "DownControl.v" "" { Text "Z:/COEN21/lab7/DownControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668120379548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668120379548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "winlose.v 1 1 " "Found 1 design units, including 1 entities, in source file winlose.v" { { "Info" "ISGN_ENTITY_NAME" "1 WinLose " "Found entity 1: WinLose" {  } { { "WinLose.v" "" { Text "Z:/COEN21/lab7/WinLose.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668120379561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668120379561 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab7.v 1 1 " "Using design file lab7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "lab7.v" "" { Text "Z:/COEN21/lab7/lab7.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668120379733 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1668120379733 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "lab7 " "Found the following files while searching for definition of entity \"lab7\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "lab7.bdf " "File: lab7.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1668120379734 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1668120379734 "|lab7"}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7 " "Elaborating entity \"lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668120379736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:b2v_inst " "Elaborating entity \"Counter\" for hierarchy \"Counter:b2v_inst\"" {  } { { "lab7.v" "b2v_inst" { Text "Z:/COEN21/lab7/lab7.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668120379767 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.v(18) " "Verilog HDL assignment warning at counter.v(18): truncated value with size 32 to match size of target (3)" {  } { { "counter.v" "" { Text "Z:/COEN21/lab7/counter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668120379799 "|lab7|Counter:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.v(21) " "Verilog HDL assignment warning at counter.v(21): truncated value with size 32 to match size of target (3)" {  } { { "counter.v" "" { Text "Z:/COEN21/lab7/counter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668120379799 "|lab7|Counter:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DownControl DownControl:b2v_inst2 " "Elaborating entity \"DownControl\" for hierarchy \"DownControl:b2v_inst2\"" {  } { { "lab7.v" "b2v_inst2" { Text "Z:/COEN21/lab7/lab7.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668120379810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpControl UpControl:b2v_inst3 " "Elaborating entity \"UpControl\" for hierarchy \"UpControl:b2v_inst3\"" {  } { { "lab7.v" "b2v_inst3" { Text "Z:/COEN21/lab7/lab7.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668120379845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WinLose WinLose:b2v_inst4 " "Elaborating entity \"WinLose\" for hierarchy \"WinLose:b2v_inst4\"" {  } { { "lab7.v" "b2v_inst4" { Text "Z:/COEN21/lab7/lab7.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668120379889 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Win WinLose.v(14) " "Verilog HDL Always Construct warning at WinLose.v(14): inferring latch(es) for variable \"Win\", which holds its previous value in one or more paths through the always construct" {  } { { "WinLose.v" "" { Text "Z:/COEN21/lab7/WinLose.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668120379914 "|lab7|WinLose:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Lose WinLose.v(14) " "Verilog HDL Always Construct warning at WinLose.v(14): inferring latch(es) for variable \"Lose\", which holds its previous value in one or more paths through the always construct" {  } { { "WinLose.v" "" { Text "Z:/COEN21/lab7/WinLose.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668120379915 "|lab7|WinLose:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CntEn WinLose.v(14) " "Verilog HDL Always Construct warning at WinLose.v(14): inferring latch(es) for variable \"CntEn\", which holds its previous value in one or more paths through the always construct" {  } { { "WinLose.v" "" { Text "Z:/COEN21/lab7/WinLose.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668120379915 "|lab7|WinLose:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CntEn WinLose.v(14) " "Inferred latch for \"CntEn\" at WinLose.v(14)" {  } { { "WinLose.v" "" { Text "Z:/COEN21/lab7/WinLose.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668120379915 "|lab7|WinLose:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Lose WinLose.v(14) " "Inferred latch for \"Lose\" at WinLose.v(14)" {  } { { "WinLose.v" "" { Text "Z:/COEN21/lab7/WinLose.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668120379915 "|lab7|WinLose:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Win WinLose.v(14) " "Inferred latch for \"Win\" at WinLose.v(14)" {  } { { "WinLose.v" "" { Text "Z:/COEN21/lab7/WinLose.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668120379916 "|lab7|WinLose:inst4"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668120380585 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668120381421 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668120381421 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668120381765 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668120381765 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668120381765 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668120381765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668120381877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 10 14:46:21 2022 " "Processing ended: Thu Nov 10 14:46:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668120381877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668120381877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668120381877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668120381877 ""}
