
System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005364  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000880  08005520  08005520  00015520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005da0  08005da0  00015da0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08005da4  08005da4  00015da4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000048  20040000  08005da8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 ._os_stack    00008000  20000000  20000000  00030000  2**0
                  ALLOC
  7 ._system_pool 00008000  20008000  20008000  00030000  2**0
                  ALLOC
  8 .ram2         00000000  10000000  10000000  00020048  2**0
                  CONTENTS
  9 .bss          0004109c  20040048  08005df0  00020048  2**2
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY
 11 .debug_info   00029f12  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00004b27  00000000  00000000  00049f8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000fe3d  00000000  00000000  0004eab1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f40  00000000  00000000  0005e8f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001f10  00000000  00000000  0005f830  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000a110  00000000  00000000  00061740  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00005c81  00000000  00000000  0006b850  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  000714d1  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002e74  00000000  00000000  00071550  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stab         00000024  00000000  00000000  000743c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stabstr      0000003f  00000000  00000000  000743e8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20040048 	.word	0x20040048
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08005508 	.word	0x08005508

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	2004004c 	.word	0x2004004c
 80001f8:	08005508 	.word	0x08005508

080001fc <strcmp>:
 80001fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000200:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000204:	2a01      	cmp	r2, #1
 8000206:	bf28      	it	cs
 8000208:	429a      	cmpcs	r2, r3
 800020a:	d0f7      	beq.n	80001fc <strcmp>
 800020c:	1ad0      	subs	r0, r2, r3
 800020e:	4770      	bx	lr

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000220:	4b01      	ldr	r3, [pc, #4]	; (8000228 <HAL_GetTick+0x8>)
 8000222:	6818      	ldr	r0, [r3, #0]
}
 8000224:	4770      	bx	lr
 8000226:	bf00      	nop
 8000228:	200810dc 	.word	0x200810dc

0800022c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800022c:	4b18      	ldr	r3, [pc, #96]	; (8000290 <HAL_NVIC_SetPriority+0x64>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800022e:	b470      	push	{r4, r5, r6}
 8000230:	68dc      	ldr	r4, [r3, #12]
 8000232:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000236:	f1c4 0607 	rsb	r6, r4, #7
 800023a:	2e04      	cmp	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800023c:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000240:	bf28      	it	cs
 8000242:	2604      	movcs	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000244:	2b06      	cmp	r3, #6
 8000246:	d917      	bls.n	8000278 <HAL_NVIC_SetPriority+0x4c>
 8000248:	3c03      	subs	r4, #3
 800024a:	2501      	movs	r5, #1
 800024c:	40a5      	lsls	r5, r4
 800024e:	3d01      	subs	r5, #1
 8000250:	402a      	ands	r2, r5

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000252:	2301      	movs	r3, #1
 8000254:	40b3      	lsls	r3, r6
 8000256:	3b01      	subs	r3, #1
 8000258:	4019      	ands	r1, r3
 800025a:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) < 0)
 800025c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800025e:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) < 0)
 8000262:	db0c      	blt.n	800027e <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000264:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000268:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800026c:	0109      	lsls	r1, r1, #4
 800026e:	b2c9      	uxtb	r1, r1
 8000270:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000274:	bc70      	pop	{r4, r5, r6}
 8000276:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000278:	2200      	movs	r2, #0
 800027a:	4614      	mov	r4, r2
 800027c:	e7e9      	b.n	8000252 <HAL_NVIC_SetPriority+0x26>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800027e:	4b05      	ldr	r3, [pc, #20]	; (8000294 <HAL_NVIC_SetPriority+0x68>)
 8000280:	f000 000f 	and.w	r0, r0, #15
 8000284:	0109      	lsls	r1, r1, #4
 8000286:	4403      	add	r3, r0
 8000288:	b2c9      	uxtb	r1, r1
 800028a:	7619      	strb	r1, [r3, #24]
 800028c:	bc70      	pop	{r4, r5, r6}
 800028e:	4770      	bx	lr
 8000290:	e000ed00 	.word	0xe000ed00
 8000294:	e000ecfc 	.word	0xe000ecfc

08000298 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000298:	f000 011f 	and.w	r1, r0, #31
 800029c:	2301      	movs	r3, #1
 800029e:	0940      	lsrs	r0, r0, #5
 80002a0:	4a02      	ldr	r2, [pc, #8]	; (80002ac <HAL_NVIC_EnableIRQ+0x14>)
 80002a2:	408b      	lsls	r3, r1
 80002a4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 80002a8:	4770      	bx	lr
 80002aa:	bf00      	nop
 80002ac:	e000e100 	.word	0xe000e100

080002b0 <HAL_NVIC_DisableIRQ>:
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80002b0:	0943      	lsrs	r3, r0, #5
 80002b2:	3320      	adds	r3, #32
 80002b4:	f000 001f 	and.w	r0, r0, #31
 80002b8:	2201      	movs	r2, #1
 80002ba:	4903      	ldr	r1, [pc, #12]	; (80002c8 <HAL_NVIC_DisableIRQ+0x18>)
 80002bc:	fa02 f000 	lsl.w	r0, r2, r0
 80002c0:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 80002c4:	4770      	bx	lr
 80002c6:	bf00      	nop
 80002c8:	e000e100 	.word	0xe000e100

080002cc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80002cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef status = HAL_OK;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80002ce:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 80002d2:	2b02      	cmp	r3, #2
 80002d4:	d003      	beq.n	80002de <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80002d6:	2304      	movs	r3, #4
 80002d8:	63c3      	str	r3, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 80002da:	2001      	movs	r0, #1
 80002dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80002de:	6803      	ldr	r3, [r0, #0]
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80002e0:	6c87      	ldr	r7, [r0, #72]	; 0x48
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80002e2:	6819      	ldr	r1, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80002e4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80002e6:	6c06      	ldr	r6, [r0, #64]	; 0x40

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80002e8:	6cc5      	ldr	r5, [r0, #76]	; 0x4c

    if(hdma->DMAmuxRequestGen != 0U)
 80002ea:	6d44      	ldr	r4, [r0, #84]	; 0x54
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80002ec:	f021 010e 	bic.w	r1, r1, #14
 80002f0:	6019      	str	r1, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80002f2:	6819      	ldr	r1, [r3, #0]
 80002f4:	f021 0101 	bic.w	r1, r1, #1
 80002f8:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80002fa:	683b      	ldr	r3, [r7, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80002fc:	6d01      	ldr	r1, [r0, #80]	; 0x50
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80002fe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000302:	603b      	str	r3, [r7, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000304:	f002 021c 	and.w	r2, r2, #28
 8000308:	2301      	movs	r3, #1
 800030a:	4093      	lsls	r3, r2
 800030c:	6073      	str	r3, [r6, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800030e:	6069      	str	r1, [r5, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8000310:	b134      	cbz	r4, 8000320 <HAL_DMA_Abort_IT+0x54>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8000312:	6823      	ldr	r3, [r4, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000314:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8000316:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8000318:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800031c:	6023      	str	r3, [r4, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800031e:	6051      	str	r1, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000320:	6b83      	ldr	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8000322:	2201      	movs	r2, #1
    __HAL_UNLOCK(hdma);
 8000324:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8000326:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800032a:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if(hdma->XferAbortCallback != NULL)
 800032e:	b113      	cbz	r3, 8000336 <HAL_DMA_Abort_IT+0x6a>
    {
      hdma->XferAbortCallback(hdma);
 8000330:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000332:	4620      	mov	r0, r4
 8000334:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000336:	4618      	mov	r0, r3
    }
  }
  return status;
}
 8000338:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800033a:	bf00      	nop

0800033c <HAL_DMA_GetState>:
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
  /* Return DMA handle state */
  return hdma->State;
 800033c:	f890 0025 	ldrb.w	r0, [r0, #37]	; 0x25
}
 8000340:	4770      	bx	lr
 8000342:	bf00      	nop

08000344 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000348:	680f      	ldr	r7, [r1, #0]
{
 800034a:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800034c:	2f00      	cmp	r7, #0
 800034e:	f000 80d4 	beq.w	80004fa <HAL_GPIO_Init+0x1b6>
 8000352:	468b      	mov	fp, r1
 8000354:	2500      	movs	r5, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000356:	f8df a204 	ldr.w	sl, [pc, #516]	; 800055c <HAL_GPIO_Init+0x218>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800035a:	f8df 9204 	ldr.w	r9, [pc, #516]	; 8000560 <HAL_GPIO_Init+0x21c>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800035e:	9701      	str	r7, [sp, #4]
 8000360:	4629      	mov	r1, r5
 8000362:	46d8      	mov	r8, fp
 8000364:	e084      	b.n	8000470 <HAL_GPIO_Init+0x12c>
 8000366:	2203      	movs	r2, #3
 8000368:	40aa      	lsls	r2, r5
 800036a:	43d2      	mvns	r2, r2
        temp = GPIOx->PUPDR;
 800036c:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800036e:	ea06 0e02 	and.w	lr, r6, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000372:	f8d8 6008 	ldr.w	r6, [r8, #8]
 8000376:	40ae      	lsls	r6, r5
 8000378:	ea46 060e 	orr.w	r6, r6, lr
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800037c:	2b02      	cmp	r3, #2
        GPIOx->PUPDR = temp;
 800037e:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000380:	f000 808b 	beq.w	800049a <HAL_GPIO_Init+0x156>
 8000384:	40ab      	lsls	r3, r5
      temp = GPIOx->MODER;
 8000386:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000388:	4032      	ands	r2, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800038a:	4313      	orrs	r3, r2
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800038c:	f414 3f40 	tst.w	r4, #196608	; 0x30000
      GPIOx->MODER = temp;
 8000390:	6003      	str	r3, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000392:	d067      	beq.n	8000464 <HAL_GPIO_Init+0x120>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000394:	f8da 3060 	ldr.w	r3, [sl, #96]	; 0x60
 8000398:	f043 0301 	orr.w	r3, r3, #1
 800039c:	f8ca 3060 	str.w	r3, [sl, #96]	; 0x60
 80003a0:	f8da 3060 	ldr.w	r3, [sl, #96]	; 0x60
 80003a4:	f021 0603 	bic.w	r6, r1, #3
 80003a8:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80003ac:	f003 0301 	and.w	r3, r3, #1
 80003b0:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 80003b4:	9303      	str	r3, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80003b6:	f001 0303 	and.w	r3, r1, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003ba:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 80003bc:	f8d6 e008 	ldr.w	lr, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80003c0:	009b      	lsls	r3, r3, #2
 80003c2:	220f      	movs	r2, #15
 80003c4:	409a      	lsls	r2, r3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80003c6:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80003ca:	ea2e 0202 	bic.w	r2, lr, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80003ce:	f000 8097 	beq.w	8000500 <HAL_GPIO_Init+0x1bc>
 80003d2:	4f5b      	ldr	r7, [pc, #364]	; (8000540 <HAL_GPIO_Init+0x1fc>)
 80003d4:	42b8      	cmp	r0, r7
 80003d6:	f000 8095 	beq.w	8000504 <HAL_GPIO_Init+0x1c0>
 80003da:	4f5a      	ldr	r7, [pc, #360]	; (8000544 <HAL_GPIO_Init+0x200>)
 80003dc:	42b8      	cmp	r0, r7
 80003de:	f000 8096 	beq.w	800050e <HAL_GPIO_Init+0x1ca>
 80003e2:	4f59      	ldr	r7, [pc, #356]	; (8000548 <HAL_GPIO_Init+0x204>)
 80003e4:	42b8      	cmp	r0, r7
 80003e6:	f000 8097 	beq.w	8000518 <HAL_GPIO_Init+0x1d4>
 80003ea:	4f58      	ldr	r7, [pc, #352]	; (800054c <HAL_GPIO_Init+0x208>)
 80003ec:	42b8      	cmp	r0, r7
 80003ee:	f000 8098 	beq.w	8000522 <HAL_GPIO_Init+0x1de>
 80003f2:	4f57      	ldr	r7, [pc, #348]	; (8000550 <HAL_GPIO_Init+0x20c>)
 80003f4:	42b8      	cmp	r0, r7
 80003f6:	f000 8099 	beq.w	800052c <HAL_GPIO_Init+0x1e8>
 80003fa:	4f56      	ldr	r7, [pc, #344]	; (8000554 <HAL_GPIO_Init+0x210>)
 80003fc:	42b8      	cmp	r0, r7
 80003fe:	f000 809a 	beq.w	8000536 <HAL_GPIO_Init+0x1f2>
 8000402:	4f55      	ldr	r7, [pc, #340]	; (8000558 <HAL_GPIO_Init+0x214>)
 8000404:	42b8      	cmp	r0, r7
 8000406:	bf0c      	ite	eq
 8000408:	f04f 0e07 	moveq.w	lr, #7
 800040c:	f04f 0e08 	movne.w	lr, #8
 8000410:	fa0e f303 	lsl.w	r3, lr, r3
 8000414:	4313      	orrs	r3, r2
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000416:	60b3      	str	r3, [r6, #8]
        temp = EXTI->RTSR1;
 8000418:	f8d9 3008 	ldr.w	r3, [r9, #8]
        temp &= ~(iocurrent);
 800041c:	ea6f 060b 	mvn.w	r6, fp
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000420:	02e2      	lsls	r2, r4, #11
        temp &= ~(iocurrent);
 8000422:	bf54      	ite	pl
 8000424:	4033      	andpl	r3, r6
        {
          temp |= iocurrent;
 8000426:	ea4b 0303 	orrmi.w	r3, fp, r3
        }
        EXTI->RTSR1 = temp;
 800042a:	f8c9 3008 	str.w	r3, [r9, #8]

        temp = EXTI->FTSR1;
 800042e:	f8d9 200c 	ldr.w	r2, [r9, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000432:	02a3      	lsls	r3, r4, #10
        temp &= ~(iocurrent);
 8000434:	bf54      	ite	pl
 8000436:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 8000438:	ea4b 0202 	orrmi.w	r2, fp, r2
        }
        EXTI->FTSR1 = temp;
 800043c:	f8c9 200c 	str.w	r2, [r9, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000440:	f8d9 2004 	ldr.w	r2, [r9, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000444:	03a7      	lsls	r7, r4, #14
        temp &= ~(iocurrent);
 8000446:	bf54      	ite	pl
 8000448:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 800044a:	ea4b 0202 	orrmi.w	r2, fp, r2
        }
        EXTI->EMR1 = temp;
 800044e:	f8c9 2004 	str.w	r2, [r9, #4]

        temp = EXTI->IMR1;
 8000452:	f8d9 3000 	ldr.w	r3, [r9]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000456:	03e2      	lsls	r2, r4, #15
        temp &= ~(iocurrent);
 8000458:	bf54      	ite	pl
 800045a:	4033      	andpl	r3, r6
        {
          temp |= iocurrent;
 800045c:	ea4b 0303 	orrmi.w	r3, fp, r3
        }
        EXTI->IMR1 = temp;
 8000460:	f8c9 3000 	str.w	r3, [r9]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000464:	9b01      	ldr	r3, [sp, #4]
      }
    }

    position++;
 8000466:	3101      	adds	r1, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000468:	40cb      	lsrs	r3, r1
 800046a:	f105 0502 	add.w	r5, r5, #2
 800046e:	d044      	beq.n	80004fa <HAL_GPIO_Init+0x1b6>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000470:	f04f 0e01 	mov.w	lr, #1
    if (iocurrent != 0x00u)
 8000474:	9b01      	ldr	r3, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000476:	fa0e fe01 	lsl.w	lr, lr, r1
    if (iocurrent != 0x00u)
 800047a:	ea13 0b0e 	ands.w	fp, r3, lr
 800047e:	d0f1      	beq.n	8000464 <HAL_GPIO_Init+0x120>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000480:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8000484:	f004 0303 	and.w	r3, r4, #3
 8000488:	1e5a      	subs	r2, r3, #1
 800048a:	2a01      	cmp	r2, #1
 800048c:	d91e      	bls.n	80004cc <HAL_GPIO_Init+0x188>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800048e:	2b03      	cmp	r3, #3
 8000490:	f47f af69 	bne.w	8000366 <HAL_GPIO_Init+0x22>
 8000494:	40ab      	lsls	r3, r5
 8000496:	43da      	mvns	r2, r3
 8000498:	e775      	b.n	8000386 <HAL_GPIO_Init+0x42>
        temp = GPIOx->AFR[position >> 3u];
 800049a:	ea4f 0cd1 	mov.w	ip, r1, lsr #3
 800049e:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80004a2:	f001 0e07 	and.w	lr, r1, #7
        temp = GPIOx->AFR[position >> 3u];
 80004a6:	f8dc 6020 	ldr.w	r6, [ip, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80004aa:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80004ae:	270f      	movs	r7, #15
 80004b0:	fa07 f70e 	lsl.w	r7, r7, lr
 80004b4:	ea26 0607 	bic.w	r6, r6, r7
 80004b8:	4637      	mov	r7, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80004ba:	f8d8 6010 	ldr.w	r6, [r8, #16]
 80004be:	fa06 f60e 	lsl.w	r6, r6, lr
 80004c2:	433e      	orrs	r6, r7
 80004c4:	40ab      	lsls	r3, r5
        GPIOx->AFR[position >> 3u] = temp;
 80004c6:	f8cc 6020 	str.w	r6, [ip, #32]
 80004ca:	e75c      	b.n	8000386 <HAL_GPIO_Init+0x42>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80004cc:	2203      	movs	r2, #3
        temp = GPIOx->OSPEEDR;
 80004ce:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80004d0:	40aa      	lsls	r2, r5
 80004d2:	43d2      	mvns	r2, r2
 80004d4:	ea06 0c02 	and.w	ip, r6, r2
        temp |= (GPIO_Init->Speed << (position * 2u));
 80004d8:	f8d8 600c 	ldr.w	r6, [r8, #12]
 80004dc:	40ae      	lsls	r6, r5
 80004de:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->OSPEEDR = temp;
 80004e2:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 80004e4:	f8d0 c004 	ldr.w	ip, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80004e8:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80004ec:	ea2c 0e0e 	bic.w	lr, ip, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80004f0:	408e      	lsls	r6, r1
 80004f2:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->OTYPER = temp;
 80004f6:	6046      	str	r6, [r0, #4]
 80004f8:	e738      	b.n	800036c <HAL_GPIO_Init+0x28>
  }
}
 80004fa:	b005      	add	sp, #20
 80004fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000500:	2300      	movs	r3, #0
 8000502:	e787      	b.n	8000414 <HAL_GPIO_Init+0xd0>
 8000504:	f04f 0e01 	mov.w	lr, #1
 8000508:	fa0e f303 	lsl.w	r3, lr, r3
 800050c:	e782      	b.n	8000414 <HAL_GPIO_Init+0xd0>
 800050e:	f04f 0e02 	mov.w	lr, #2
 8000512:	fa0e f303 	lsl.w	r3, lr, r3
 8000516:	e77d      	b.n	8000414 <HAL_GPIO_Init+0xd0>
 8000518:	f04f 0e03 	mov.w	lr, #3
 800051c:	fa0e f303 	lsl.w	r3, lr, r3
 8000520:	e778      	b.n	8000414 <HAL_GPIO_Init+0xd0>
 8000522:	f04f 0e04 	mov.w	lr, #4
 8000526:	fa0e f303 	lsl.w	r3, lr, r3
 800052a:	e773      	b.n	8000414 <HAL_GPIO_Init+0xd0>
 800052c:	f04f 0e05 	mov.w	lr, #5
 8000530:	fa0e f303 	lsl.w	r3, lr, r3
 8000534:	e76e      	b.n	8000414 <HAL_GPIO_Init+0xd0>
 8000536:	f04f 0e06 	mov.w	lr, #6
 800053a:	fa0e f303 	lsl.w	r3, lr, r3
 800053e:	e769      	b.n	8000414 <HAL_GPIO_Init+0xd0>
 8000540:	48000400 	.word	0x48000400
 8000544:	48000800 	.word	0x48000800
 8000548:	48000c00 	.word	0x48000c00
 800054c:	48001000 	.word	0x48001000
 8000550:	48001400 	.word	0x48001400
 8000554:	48001800 	.word	0x48001800
 8000558:	48001c00 	.word	0x48001c00
 800055c:	40021000 	.word	0x40021000
 8000560:	40010400 	.word	0x40010400

08000564 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8000564:	6903      	ldr	r3, [r0, #16]
 8000566:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000568:	bf14      	ite	ne
 800056a:	2001      	movne	r0, #1
 800056c:	2000      	moveq	r0, #0
 800056e:	4770      	bx	lr

08000570 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000570:	b90a      	cbnz	r2, 8000576 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000572:	6281      	str	r1, [r0, #40]	; 0x28
 8000574:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000576:	6181      	str	r1, [r0, #24]
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8000584:	4603      	mov	r3, r0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000586:	2000      	movs	r0, #0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8000588:	681a      	ldr	r2, [r3, #0]
 800058a:	6811      	ldr	r1, [r2, #0]
{
 800058c:	b430      	push	{r4, r5}
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800058e:	f883 0042 	strb.w	r0, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8000592:	0448      	lsls	r0, r1, #17
 8000594:	d50d      	bpl.n	80005b2 <I2C_ITSlaveSeqCplt+0x2e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8000596:	6811      	ldr	r1, [r2, #0]
 8000598:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 800059c:	6011      	str	r1, [r2, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800059e:	f893 1041 	ldrb.w	r1, [r3, #65]	; 0x41
 80005a2:	2929      	cmp	r1, #41	; 0x29
 80005a4:	d00f      	beq.n	80005c6 <I2C_ITSlaveSeqCplt+0x42>
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80005a6:	f893 1041 	ldrb.w	r1, [r3, #65]	; 0x41
 80005aa:	292a      	cmp	r1, #42	; 0x2a
 80005ac:	d01d      	beq.n	80005ea <I2C_ITSlaveSeqCplt+0x66>
  }
  else
  {
    /* Nothing to do */
  }
}
 80005ae:	bc30      	pop	{r4, r5}
 80005b0:	4770      	bx	lr
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80005b2:	0409      	lsls	r1, r1, #16
 80005b4:	d5f3      	bpl.n	800059e <I2C_ITSlaveSeqCplt+0x1a>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80005b6:	6811      	ldr	r1, [r2, #0]
 80005b8:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 80005bc:	6011      	str	r1, [r2, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80005be:	f893 1041 	ldrb.w	r1, [r3, #65]	; 0x41
 80005c2:	2929      	cmp	r1, #41	; 0x29
 80005c4:	d1ef      	bne.n	80005a6 <I2C_ITSlaveSeqCplt+0x22>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80005c6:	2028      	movs	r0, #40	; 0x28
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80005c8:	2121      	movs	r1, #33	; 0x21
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80005ca:	f883 0041 	strb.w	r0, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80005ce:	6319      	str	r1, [r3, #48]	; 0x30
  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80005d0:	f893 0041 	ldrb.w	r0, [r3, #65]	; 0x41
    hi2c->SlaveTxCpltCallback(hi2c);
 80005d4:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80005d6:	6811      	ldr	r1, [r2, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80005d8:	f000 0028 	and.w	r0, r0, #40	; 0x28
 80005dc:	2828      	cmp	r0, #40	; 0x28
 80005de:	bf14      	ite	ne
 80005e0:	f06f 00f2 	mvnne.w	r0, #242	; 0xf2
 80005e4:	f06f 0042 	mvneq.w	r0, #66	; 0x42
 80005e8:	e010      	b.n	800060c <I2C_ITSlaveSeqCplt+0x88>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80005ea:	2028      	movs	r0, #40	; 0x28
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80005ec:	2122      	movs	r1, #34	; 0x22
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80005ee:	f883 0041 	strb.w	r0, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80005f2:	6319      	str	r1, [r3, #48]	; 0x30
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80005f4:	f893 0041 	ldrb.w	r0, [r3, #65]	; 0x41
    hi2c->SlaveRxCpltCallback(hi2c);
 80005f8:	6e1c      	ldr	r4, [r3, #96]	; 0x60
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80005fa:	6811      	ldr	r1, [r2, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80005fc:	f000 0028 	and.w	r0, r0, #40	; 0x28
 8000600:	2828      	cmp	r0, #40	; 0x28
 8000602:	bf14      	ite	ne
 8000604:	f06f 00f4 	mvnne.w	r0, #244	; 0xf4
 8000608:	f06f 0044 	mvneq.w	r0, #68	; 0x44
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800060c:	4001      	ands	r1, r0
    __HAL_UNLOCK(hi2c);
 800060e:	2500      	movs	r5, #0
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000610:	6011      	str	r1, [r2, #0]
    hi2c->SlaveRxCpltCallback(hi2c);
 8000612:	4618      	mov	r0, r3
    __HAL_UNLOCK(hi2c);
 8000614:	f883 5040 	strb.w	r5, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 8000618:	4623      	mov	r3, r4
}
 800061a:	bc30      	pop	{r4, r5}
    hi2c->SlaveRxCpltCallback(hi2c);
 800061c:	4718      	bx	r3
 800061e:	bf00      	nop

08000620 <I2C_ITListenCplt>:
{
 8000620:	4603      	mov	r3, r0
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000622:	4a19      	ldr	r2, [pc, #100]	; (8000688 <I2C_ITListenCplt+0x68>)
{
 8000624:	b470      	push	{r4, r5, r6}
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000626:	62c2      	str	r2, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8000628:	2200      	movs	r2, #0
  hi2c->State = HAL_I2C_STATE_READY;
 800062a:	2020      	movs	r0, #32
  hi2c->PreviousState = I2C_STATE_NONE;
 800062c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->XferISR = NULL;
 800062e:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->State = HAL_I2C_STATE_READY;
 8000630:	f883 0041 	strb.w	r0, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000634:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8000638:	074a      	lsls	r2, r1, #29
 800063a:	d512      	bpl.n	8000662 <I2C_ITListenCplt+0x42>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800063c:	6819      	ldr	r1, [r3, #0]
 800063e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000640:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8000642:	7011      	strb	r1, [r2, #0]
    hi2c->pBuffPtr++;
 8000644:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8000646:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    hi2c->pBuffPtr++;
 8000648:	3201      	adds	r2, #1
 800064a:	625a      	str	r2, [r3, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 800064c:	b149      	cbz	r1, 8000662 <I2C_ITListenCplt+0x42>
      hi2c->XferCount--;
 800064e:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8000650:	3a01      	subs	r2, #1
 8000652:	b292      	uxth	r2, r2
 8000654:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000656:	6c5a      	ldr	r2, [r3, #68]	; 0x44
      hi2c->XferSize--;
 8000658:	3901      	subs	r1, #1
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800065a:	f042 0204 	orr.w	r2, r2, #4
      hi2c->XferSize--;
 800065e:	8519      	strh	r1, [r3, #40]	; 0x28
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000660:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000662:	681a      	ldr	r2, [r3, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8000664:	f893 1041 	ldrb.w	r1, [r3, #65]	; 0x41
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8000668:	f893 1041 	ldrb.w	r1, [r3, #65]	; 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800066c:	6811      	ldr	r1, [r2, #0]
  hi2c->ListenCpltCallback(hi2c);
 800066e:	6e5c      	ldr	r4, [r3, #100]	; 0x64
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000670:	2610      	movs	r6, #16
  __HAL_UNLOCK(hi2c);
 8000672:	2500      	movs	r5, #0
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000674:	f021 01fe 	bic.w	r1, r1, #254	; 0xfe
 8000678:	6011      	str	r1, [r2, #0]
  hi2c->ListenCpltCallback(hi2c);
 800067a:	4618      	mov	r0, r3
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800067c:	61d6      	str	r6, [r2, #28]
  __HAL_UNLOCK(hi2c);
 800067e:	f883 5040 	strb.w	r5, [r3, #64]	; 0x40
  hi2c->ListenCpltCallback(hi2c);
 8000682:	4623      	mov	r3, r4
}
 8000684:	bc70      	pop	{r4, r5, r6}
  hi2c->ListenCpltCallback(hi2c);
 8000686:	4718      	bx	r3
 8000688:	ffff0000 	.word	0xffff0000

0800068c <I2C_TreatErrorCallback>:
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800068c:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8000690:	2a60      	cmp	r2, #96	; 0x60
 8000692:	d005      	beq.n	80006a0 <I2C_TreatErrorCallback+0x14>
    hi2c->PreviousState = I2C_STATE_NONE;
 8000694:	2200      	movs	r2, #0
 8000696:	6302      	str	r2, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8000698:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    hi2c->ErrorCallback(hi2c);
 800069c:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800069e:	4718      	bx	r3
    hi2c->PreviousState = I2C_STATE_NONE;
 80006a0:	2200      	movs	r2, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80006a2:	2120      	movs	r1, #32
 80006a4:	f880 1041 	strb.w	r1, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80006a8:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 80006ac:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->AbortCpltCallback(hi2c);
 80006ae:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80006b0:	4718      	bx	r3
 80006b2:	bf00      	nop

080006b4 <I2C_DMAAbort>:
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80006b4:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (hi2c->hdmatx != NULL)
 80006b6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80006b8:	b10b      	cbz	r3, 80006be <I2C_DMAAbort+0xa>
    hi2c->hdmatx->XferAbortCallback = NULL;
 80006ba:	2200      	movs	r2, #0
 80006bc:	639a      	str	r2, [r3, #56]	; 0x38
  if (hi2c->hdmarx != NULL)
 80006be:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80006c0:	b10b      	cbz	r3, 80006c6 <I2C_DMAAbort+0x12>
    hi2c->hdmarx->XferAbortCallback = NULL;
 80006c2:	2200      	movs	r2, #0
 80006c4:	639a      	str	r2, [r3, #56]	; 0x38
  I2C_TreatErrorCallback(hi2c);
 80006c6:	f7ff bfe1 	b.w	800068c <I2C_TreatErrorCallback>
 80006ca:	bf00      	nop

080006cc <I2C_ITError>:
{
 80006cc:	b570      	push	{r4, r5, r6, lr}
 80006ce:	4604      	mov	r4, r0
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80006d0:	2200      	movs	r2, #0
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80006d2:	4841      	ldr	r0, [pc, #260]	; (80007d8 <I2C_ITError+0x10c>)
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80006d4:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80006d8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80006dc:	62e0      	str	r0, [r4, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80006de:	8562      	strh	r2, [r4, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 80006e0:	6c62      	ldr	r2, [r4, #68]	; 0x44
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80006e2:	3b28      	subs	r3, #40	; 0x28
  hi2c->ErrorCode |= ErrorCode;
 80006e4:	4311      	orrs	r1, r2
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80006e6:	2b02      	cmp	r3, #2
  hi2c->ErrorCode |= ErrorCode;
 80006e8:	6461      	str	r1, [r4, #68]	; 0x44
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80006ea:	d82c      	bhi.n	8000746 <I2C_ITError+0x7a>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80006ec:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80006f0:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80006f4:	4839      	ldr	r0, [pc, #228]	; (80007dc <I2C_ITError+0x110>)
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80006f6:	f002 0228 	and.w	r2, r2, #40	; 0x28
 80006fa:	2a28      	cmp	r2, #40	; 0x28
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80006fc:	f003 0328 	and.w	r3, r3, #40	; 0x28
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8000700:	bf0c      	ite	eq
 8000702:	2246      	moveq	r2, #70	; 0x46
 8000704:	22f6      	movne	r2, #246	; 0xf6
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8000706:	2b28      	cmp	r3, #40	; 0x28
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000708:	6823      	ldr	r3, [r4, #0]
 800070a:	bf08      	it	eq
 800070c:	43d1      	mvneq	r1, r2
 800070e:	681a      	ldr	r2, [r3, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8000710:	bf18      	it	ne
 8000712:	f06f 01f6 	mvnne.w	r1, #246	; 0xf6
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000716:	2528      	movs	r5, #40	; 0x28
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000718:	400a      	ands	r2, r1
 800071a:	601a      	str	r2, [r3, #0]
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800071c:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8000720:	6360      	str	r0, [r4, #52]	; 0x34
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8000722:	6ba0      	ldr	r0, [r4, #56]	; 0x38
  tmppreviousstate = hi2c->PreviousState;
 8000724:	6b22      	ldr	r2, [r4, #48]	; 0x30
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8000726:	b118      	cbz	r0, 8000730 <I2C_ITError+0x64>
 8000728:	2a11      	cmp	r2, #17
 800072a:	d01f      	beq.n	800076c <I2C_ITError+0xa0>
 800072c:	2a21      	cmp	r2, #33	; 0x21
 800072e:	d01d      	beq.n	800076c <I2C_ITError+0xa0>
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8000730:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8000732:	b118      	cbz	r0, 800073c <I2C_ITError+0x70>
 8000734:	2a12      	cmp	r2, #18
 8000736:	d02e      	beq.n	8000796 <I2C_ITError+0xca>
 8000738:	2a22      	cmp	r2, #34	; 0x22
 800073a:	d02c      	beq.n	8000796 <I2C_ITError+0xca>
      I2C_TreatErrorCallback(hi2c);
 800073c:	4620      	mov	r0, r4
}
 800073e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      I2C_TreatErrorCallback(hi2c);
 8000742:	f7ff bfa3 	b.w	800068c <I2C_TreatErrorCallback>
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000746:	6823      	ldr	r3, [r4, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8000748:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800074c:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000750:	681a      	ldr	r2, [r3, #0]
 8000752:	f022 02fe 	bic.w	r2, r2, #254	; 0xfe
 8000756:	601a      	str	r2, [r3, #0]
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8000758:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 800075c:	2a60      	cmp	r2, #96	; 0x60
      hi2c->State         = HAL_I2C_STATE_READY;
 800075e:	bf1c      	itt	ne
 8000760:	2220      	movne	r2, #32
 8000762:	f884 2041 	strbne.w	r2, [r4, #65]	; 0x41
    hi2c->XferISR       = NULL;
 8000766:	2200      	movs	r2, #0
 8000768:	6362      	str	r2, [r4, #52]	; 0x34
 800076a:	e7da      	b.n	8000722 <I2C_ITError+0x56>
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800076c:	681a      	ldr	r2, [r3, #0]
 800076e:	0451      	lsls	r1, r2, #17
 8000770:	d503      	bpl.n	800077a <I2C_ITError+0xae>
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8000772:	681a      	ldr	r2, [r3, #0]
 8000774:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000778:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800077a:	f7ff fddf 	bl	800033c <HAL_DMA_GetState>
 800077e:	2801      	cmp	r0, #1
 8000780:	d0dc      	beq.n	800073c <I2C_ITError+0x70>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8000782:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000784:	4b16      	ldr	r3, [pc, #88]	; (80007e0 <I2C_ITError+0x114>)
 8000786:	6383      	str	r3, [r0, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8000788:	2300      	movs	r3, #0
 800078a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800078e:	f7ff fd9d 	bl	80002cc <HAL_DMA_Abort_IT>
 8000792:	b9d8      	cbnz	r0, 80007cc <I2C_ITError+0x100>
 8000794:	bd70      	pop	{r4, r5, r6, pc}
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8000796:	681a      	ldr	r2, [r3, #0]
 8000798:	0412      	lsls	r2, r2, #16
 800079a:	d412      	bmi.n	80007c2 <I2C_ITError+0xf6>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800079c:	f7ff fdce 	bl	800033c <HAL_DMA_GetState>
 80007a0:	2801      	cmp	r0, #1
 80007a2:	d0cb      	beq.n	800073c <I2C_ITError+0x70>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80007a4:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80007a6:	4b0e      	ldr	r3, [pc, #56]	; (80007e0 <I2C_ITError+0x114>)
 80007a8:	6383      	str	r3, [r0, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 80007aa:	2300      	movs	r3, #0
 80007ac:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80007b0:	f7ff fd8c 	bl	80002cc <HAL_DMA_Abort_IT>
 80007b4:	2800      	cmp	r0, #0
 80007b6:	d0ed      	beq.n	8000794 <I2C_ITError+0xc8>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80007b8:	6be0      	ldr	r0, [r4, #60]	; 0x3c
}
 80007ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80007be:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80007c0:	4718      	bx	r3
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80007c2:	681a      	ldr	r2, [r3, #0]
 80007c4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80007c8:	601a      	str	r2, [r3, #0]
 80007ca:	e7e7      	b.n	800079c <I2C_ITError+0xd0>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80007cc:	6ba0      	ldr	r0, [r4, #56]	; 0x38
}
 80007ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80007d2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80007d4:	4718      	bx	r3
 80007d6:	bf00      	nop
 80007d8:	ffff0000 	.word	0xffff0000
 80007dc:	08000b45 	.word	0x08000b45
 80007e0:	080006b5 	.word	0x080006b5

080007e4 <I2C_ITSlaveCplt>:
{
 80007e4:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80007e6:	6803      	ldr	r3, [r0, #0]
{
 80007e8:	4604      	mov	r4, r0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80007ea:	6818      	ldr	r0, [r3, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80007ec:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80007f0:	f002 02f7 	and.w	r2, r2, #247	; 0xf7
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80007f4:	2520      	movs	r5, #32
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80007f6:	2a21      	cmp	r2, #33	; 0x21
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80007f8:	61dd      	str	r5, [r3, #28]
{
 80007fa:	460d      	mov	r5, r1
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80007fc:	d078      	beq.n	80008f0 <I2C_ITSlaveCplt+0x10c>
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80007fe:	2a22      	cmp	r2, #34	; 0x22
 8000800:	d06e      	beq.n	80008e0 <I2C_ITSlaveCplt+0xfc>
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8000802:	6859      	ldr	r1, [r3, #4]
  I2C_RESET_CR2(hi2c);
 8000804:	4e49      	ldr	r6, [pc, #292]	; (800092c <I2C_ITSlaveCplt+0x148>)
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8000806:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 800080a:	6059      	str	r1, [r3, #4]
  I2C_RESET_CR2(hi2c);
 800080c:	685a      	ldr	r2, [r3, #4]
 800080e:	4032      	ands	r2, r6
 8000810:	605a      	str	r2, [r3, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8000812:	699a      	ldr	r2, [r3, #24]
 8000814:	0791      	lsls	r1, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 8000816:	bf44      	itt	mi
 8000818:	2200      	movmi	r2, #0
 800081a:	629a      	strmi	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800081c:	699a      	ldr	r2, [r3, #24]
 800081e:	07d2      	lsls	r2, r2, #31
 8000820:	d403      	bmi.n	800082a <I2C_ITSlaveCplt+0x46>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8000822:	699a      	ldr	r2, [r3, #24]
 8000824:	f042 0201 	orr.w	r2, r2, #1
 8000828:	619a      	str	r2, [r3, #24]
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800082a:	0446      	lsls	r6, r0, #17
 800082c:	d538      	bpl.n	80008a0 <I2C_ITSlaveCplt+0xbc>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800082e:	681a      	ldr	r2, [r3, #0]
    if (hi2c->hdmatx != NULL)
 8000830:	6ba1      	ldr	r1, [r4, #56]	; 0x38
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8000832:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000836:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmatx != NULL)
 8000838:	b119      	cbz	r1, 8000842 <I2C_ITSlaveCplt+0x5e>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800083a:	680a      	ldr	r2, [r1, #0]
 800083c:	6852      	ldr	r2, [r2, #4]
 800083e:	b292      	uxth	r2, r2
 8000840:	8562      	strh	r2, [r4, #42]	; 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8000842:	076a      	lsls	r2, r5, #29
 8000844:	d50a      	bpl.n	800085c <I2C_ITSlaveCplt+0x78>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000846:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800084a:	7013      	strb	r3, [r2, #0]
    hi2c->pBuffPtr++;
 800084c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 800084e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    hi2c->pBuffPtr++;
 8000850:	3301      	adds	r3, #1
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8000852:	f025 0504 	bic.w	r5, r5, #4
    hi2c->pBuffPtr++;
 8000856:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8000858:	2a00      	cmp	r2, #0
 800085a:	d13a      	bne.n	80008d2 <I2C_ITSlaveCplt+0xee>
  if (hi2c->XferCount != 0U)
 800085c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800085e:	b29b      	uxth	r3, r3
 8000860:	b11b      	cbz	r3, 800086a <I2C_ITSlaveCplt+0x86>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000862:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000864:	f043 0304 	orr.w	r3, r3, #4
 8000868:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800086a:	2300      	movs	r3, #0
 800086c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8000870:	6c66      	ldr	r6, [r4, #68]	; 0x44
  hi2c->XferISR = NULL;
 8000872:	6363      	str	r3, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8000874:	2e00      	cmp	r6, #0
 8000876:	d143      	bne.n	8000900 <I2C_ITSlaveCplt+0x11c>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8000878:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800087a:	4d2d      	ldr	r5, [pc, #180]	; (8000930 <I2C_ITSlaveCplt+0x14c>)
 800087c:	42ab      	cmp	r3, r5
 800087e:	d119      	bne.n	80008b4 <I2C_ITSlaveCplt+0xd0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8000880:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000884:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8000888:	2b22      	cmp	r3, #34	; 0x22
    hi2c->State = HAL_I2C_STATE_READY;
 800088a:	f04f 0320 	mov.w	r3, #32
 800088e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8000892:	d03e      	beq.n	8000912 <I2C_ITSlaveCplt+0x12e>
    hi2c->SlaveTxCpltCallback(hi2c);
 8000894:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    hi2c->PreviousState = I2C_STATE_NONE;
 8000896:	6326      	str	r6, [r4, #48]	; 0x30
    hi2c->SlaveTxCpltCallback(hi2c);
 8000898:	4620      	mov	r0, r4
}
 800089a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    hi2c->SlaveTxCpltCallback(hi2c);
 800089e:	4718      	bx	r3
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80008a0:	0401      	lsls	r1, r0, #16
 80008a2:	d5ce      	bpl.n	8000842 <I2C_ITSlaveCplt+0x5e>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80008a4:	681a      	ldr	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 80008a6:	6be1      	ldr	r1, [r4, #60]	; 0x3c
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80008a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80008ac:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 80008ae:	2900      	cmp	r1, #0
 80008b0:	d1c3      	bne.n	800083a <I2C_ITSlaveCplt+0x56>
 80008b2:	e7c6      	b.n	8000842 <I2C_ITSlaveCplt+0x5e>
    I2C_ITSlaveSeqCplt(hi2c);
 80008b4:	4620      	mov	r0, r4
 80008b6:	f7ff fe65 	bl	8000584 <I2C_ITSlaveSeqCplt>
    hi2c->State = HAL_I2C_STATE_READY;
 80008ba:	2320      	movs	r3, #32
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80008bc:	62e5      	str	r5, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hi2c);
 80008be:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 80008c2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->ListenCpltCallback(hi2c);
 80008c6:	4620      	mov	r0, r4
 80008c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
    hi2c->PreviousState = I2C_STATE_NONE;
 80008ca:	6326      	str	r6, [r4, #48]	; 0x30
}
 80008cc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    hi2c->ListenCpltCallback(hi2c);
 80008d0:	4718      	bx	r3
      hi2c->XferCount--;
 80008d2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80008d4:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 80008d6:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 80008d8:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80008da:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80008dc:	8563      	strh	r3, [r4, #42]	; 0x2a
 80008de:	e7bd      	b.n	800085c <I2C_ITSlaveCplt+0x78>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80008e0:	f894 1041 	ldrb.w	r1, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80008e4:	6819      	ldr	r1, [r3, #0]
 80008e6:	f021 01fc 	bic.w	r1, r1, #252	; 0xfc
 80008ea:	6019      	str	r1, [r3, #0]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80008ec:	6322      	str	r2, [r4, #48]	; 0x30
 80008ee:	e788      	b.n	8000802 <I2C_ITSlaveCplt+0x1e>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80008f0:	f894 1041 	ldrb.w	r1, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80008f4:	6819      	ldr	r1, [r3, #0]
 80008f6:	f021 01fa 	bic.w	r1, r1, #250	; 0xfa
 80008fa:	6019      	str	r1, [r3, #0]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80008fc:	6322      	str	r2, [r4, #48]	; 0x30
 80008fe:	e780      	b.n	8000802 <I2C_ITSlaveCplt+0x1e>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8000900:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8000902:	4620      	mov	r0, r4
 8000904:	f7ff fee2 	bl	80006cc <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8000908:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800090c:	2b28      	cmp	r3, #40	; 0x28
 800090e:	d006      	beq.n	800091e <I2C_ITSlaveCplt+0x13a>
 8000910:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->SlaveRxCpltCallback(hi2c);
 8000912:	6e23      	ldr	r3, [r4, #96]	; 0x60
    hi2c->PreviousState = I2C_STATE_NONE;
 8000914:	6326      	str	r6, [r4, #48]	; 0x30
    hi2c->SlaveRxCpltCallback(hi2c);
 8000916:	4620      	mov	r0, r4
}
 8000918:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    hi2c->SlaveRxCpltCallback(hi2c);
 800091c:	4718      	bx	r3
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800091e:	4629      	mov	r1, r5
 8000920:	4620      	mov	r0, r4
}
 8000922:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8000926:	f7ff be7b 	b.w	8000620 <I2C_ITListenCplt>
 800092a:	bf00      	nop
 800092c:	fe00e800 	.word	0xfe00e800
 8000930:	ffff0000 	.word	0xffff0000

08000934 <I2C_ITMasterCplt>:
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000934:	6803      	ldr	r3, [r0, #0]
{
 8000936:	b530      	push	{r4, r5, lr}
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000938:	2220      	movs	r2, #32
 800093a:	61da      	str	r2, [r3, #28]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800093c:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8000940:	2a21      	cmp	r2, #33	; 0x21
{
 8000942:	b083      	sub	sp, #12
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8000944:	d04e      	beq.n	80009e4 <I2C_ITMasterCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8000946:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 800094a:	2a22      	cmp	r2, #34	; 0x22
 800094c:	d05a      	beq.n	8000a04 <I2C_ITMasterCplt+0xd0>
  I2C_RESET_CR2(hi2c);
 800094e:	685a      	ldr	r2, [r3, #4]
 8000950:	4d3d      	ldr	r5, [pc, #244]	; (8000a48 <I2C_ITMasterCplt+0x114>)
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8000952:	4c3e      	ldr	r4, [pc, #248]	; (8000a4c <I2C_ITMasterCplt+0x118>)
  I2C_RESET_CR2(hi2c);
 8000954:	402a      	ands	r2, r5
  hi2c->XferISR       = NULL;
 8000956:	2500      	movs	r5, #0
  I2C_RESET_CR2(hi2c);
 8000958:	605a      	str	r2, [r3, #4]
  hi2c->XferISR       = NULL;
 800095a:	6345      	str	r5, [r0, #52]	; 0x34
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800095c:	06cd      	lsls	r5, r1, #27
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800095e:	62c4      	str	r4, [r0, #44]	; 0x2c
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8000960:	d505      	bpl.n	800096e <I2C_ITMasterCplt+0x3a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000962:	2210      	movs	r2, #16
 8000964:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000966:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8000968:	f042 0204 	orr.w	r2, r2, #4
 800096c:	6442      	str	r2, [r0, #68]	; 0x44
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800096e:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8000972:	2a60      	cmp	r2, #96	; 0x60
 8000974:	d02f      	beq.n	80009d6 <I2C_ITMasterCplt+0xa2>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8000976:	699a      	ldr	r2, [r3, #24]
 8000978:	0791      	lsls	r1, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 800097a:	bf44      	itt	mi
 800097c:	2200      	movmi	r2, #0
 800097e:	629a      	strmi	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000980:	699a      	ldr	r2, [r3, #24]
 8000982:	07d2      	lsls	r2, r2, #31
 8000984:	d403      	bmi.n	800098e <I2C_ITMasterCplt+0x5a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8000986:	699a      	ldr	r2, [r3, #24]
 8000988:	f042 0201 	orr.w	r2, r2, #1
 800098c:	619a      	str	r2, [r3, #24]
  tmperror = hi2c->ErrorCode;
 800098e:	6c43      	ldr	r3, [r0, #68]	; 0x44
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8000990:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8000994:	2a60      	cmp	r2, #96	; 0x60
 8000996:	d019      	beq.n	80009cc <I2C_ITMasterCplt+0x98>
 8000998:	b9c3      	cbnz	r3, 80009cc <I2C_ITMasterCplt+0x98>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800099a:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 800099e:	2a21      	cmp	r2, #33	; 0x21
 80009a0:	d040      	beq.n	8000a24 <I2C_ITMasterCplt+0xf0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80009a2:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 80009a6:	2a22      	cmp	r2, #34	; 0x22
 80009a8:	d10e      	bne.n	80009c8 <I2C_ITMasterCplt+0x94>
    hi2c->State = HAL_I2C_STATE_READY;
 80009aa:	2220      	movs	r2, #32
 80009ac:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80009b0:	6303      	str	r3, [r0, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80009b2:	f890 2042 	ldrb.w	r2, [r0, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80009b6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80009ba:	2a40      	cmp	r2, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80009bc:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
      hi2c->MemRxCpltCallback(hi2c);
 80009c0:	bf0c      	ite	eq
 80009c2:	6ec3      	ldreq	r3, [r0, #108]	; 0x6c
      hi2c->MasterRxCpltCallback(hi2c);
 80009c4:	6d83      	ldrne	r3, [r0, #88]	; 0x58
 80009c6:	4798      	blx	r3
}
 80009c8:	b003      	add	sp, #12
 80009ca:	bd30      	pop	{r4, r5, pc}
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80009cc:	6c41      	ldr	r1, [r0, #68]	; 0x44
 80009ce:	f7ff fe7d 	bl	80006cc <I2C_ITError>
}
 80009d2:	b003      	add	sp, #12
 80009d4:	bd30      	pop	{r4, r5, pc}
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80009d6:	074c      	lsls	r4, r1, #29
 80009d8:	d5cd      	bpl.n	8000976 <I2C_ITMasterCplt+0x42>
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80009da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80009dc:	b2d2      	uxtb	r2, r2
 80009de:	9201      	str	r2, [sp, #4]
    UNUSED(tmpreg);
 80009e0:	9a01      	ldr	r2, [sp, #4]
 80009e2:	e7c8      	b.n	8000976 <I2C_ITMasterCplt+0x42>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80009e4:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80009e8:	681a      	ldr	r2, [r3, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80009ea:	f004 0428 	and.w	r4, r4, #40	; 0x28
 80009ee:	2c28      	cmp	r4, #40	; 0x28
 80009f0:	bf14      	ite	ne
 80009f2:	f06f 04f2 	mvnne.w	r4, #242	; 0xf2
 80009f6:	f06f 0442 	mvneq.w	r4, #66	; 0x42
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80009fa:	4022      	ands	r2, r4
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80009fc:	2411      	movs	r4, #17
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80009fe:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8000a00:	6304      	str	r4, [r0, #48]	; 0x30
 8000a02:	e7a4      	b.n	800094e <I2C_ITMasterCplt+0x1a>
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8000a04:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000a08:	681a      	ldr	r2, [r3, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8000a0a:	f004 0428 	and.w	r4, r4, #40	; 0x28
 8000a0e:	2c28      	cmp	r4, #40	; 0x28
 8000a10:	bf14      	ite	ne
 8000a12:	f06f 04f4 	mvnne.w	r4, #244	; 0xf4
 8000a16:	f06f 0444 	mvneq.w	r4, #68	; 0x44
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000a1a:	4022      	ands	r2, r4
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8000a1c:	2412      	movs	r4, #18
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000a1e:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8000a20:	6304      	str	r4, [r0, #48]	; 0x30
 8000a22:	e794      	b.n	800094e <I2C_ITMasterCplt+0x1a>
    hi2c->State = HAL_I2C_STATE_READY;
 8000a24:	2220      	movs	r2, #32
 8000a26:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8000a2a:	6303      	str	r3, [r0, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8000a2c:	f890 2042 	ldrb.w	r2, [r0, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8000a30:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8000a34:	2a40      	cmp	r2, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000a36:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
      hi2c->MemTxCpltCallback(hi2c);
 8000a3a:	bf0c      	ite	eq
 8000a3c:	6e83      	ldreq	r3, [r0, #104]	; 0x68
      hi2c->MasterTxCpltCallback(hi2c);
 8000a3e:	6d43      	ldrne	r3, [r0, #84]	; 0x54
 8000a40:	4798      	blx	r3
}
 8000a42:	b003      	add	sp, #12
 8000a44:	bd30      	pop	{r4, r5, pc}
 8000a46:	bf00      	nop
 8000a48:	fe00e800 	.word	0xfe00e800
 8000a4c:	ffff0000 	.word	0xffff0000

08000a50 <I2C_ITMasterSeqCplt>:
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000a50:	2200      	movs	r2, #0
 8000a52:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8000a56:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 8000a5a:	2921      	cmp	r1, #33	; 0x21
{
 8000a5c:	b470      	push	{r4, r5, r6}
 8000a5e:	4603      	mov	r3, r0
    hi2c->State         = HAL_I2C_STATE_READY;
 8000a60:	f04f 0420 	mov.w	r4, #32
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8000a64:	d018      	beq.n	8000a98 <I2C_ITMasterSeqCplt+0x48>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8000a66:	2112      	movs	r1, #18
    hi2c->State         = HAL_I2C_STATE_READY;
 8000a68:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8000a6c:	6301      	str	r1, [r0, #48]	; 0x30
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8000a6e:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000a72:	6804      	ldr	r4, [r0, #0]
    hi2c->MasterRxCpltCallback(hi2c);
 8000a74:	6d85      	ldr	r5, [r0, #88]	; 0x58
    hi2c->XferISR       = NULL;
 8000a76:	6342      	str	r2, [r0, #52]	; 0x34
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8000a78:	f001 0128 	and.w	r1, r1, #40	; 0x28
 8000a7c:	2928      	cmp	r1, #40	; 0x28
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000a7e:	6821      	ldr	r1, [r4, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8000a80:	bf14      	ite	ne
 8000a82:	f06f 06f4 	mvnne.w	r6, #244	; 0xf4
 8000a86:	f06f 0644 	mvneq.w	r6, #68	; 0x44
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000a8a:	4031      	ands	r1, r6
 8000a8c:	6021      	str	r1, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8000a8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->MasterRxCpltCallback(hi2c);
 8000a92:	462b      	mov	r3, r5
}
 8000a94:	bc70      	pop	{r4, r5, r6}
    hi2c->MasterRxCpltCallback(hi2c);
 8000a96:	4718      	bx	r3
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8000a98:	2111      	movs	r1, #17
    hi2c->State         = HAL_I2C_STATE_READY;
 8000a9a:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8000a9e:	6301      	str	r1, [r0, #48]	; 0x30
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8000aa0:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000aa4:	6804      	ldr	r4, [r0, #0]
    hi2c->XferISR       = NULL;
 8000aa6:	6342      	str	r2, [r0, #52]	; 0x34
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8000aa8:	f001 0128 	and.w	r1, r1, #40	; 0x28
 8000aac:	2928      	cmp	r1, #40	; 0x28
    hi2c->MasterTxCpltCallback(hi2c);
 8000aae:	6d45      	ldr	r5, [r0, #84]	; 0x54
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000ab0:	6821      	ldr	r1, [r4, #0]
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8000ab2:	bf14      	ite	ne
 8000ab4:	f06f 06f2 	mvnne.w	r6, #242	; 0xf2
 8000ab8:	f06f 0642 	mvneq.w	r6, #66	; 0x42
 8000abc:	e7e5      	b.n	8000a8a <I2C_ITMasterSeqCplt+0x3a>
 8000abe:	bf00      	nop

08000ac0 <I2C_ITAddrCplt.isra.2.part.3>:
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 8000ac0:	b5f0      	push	{r4, r5, r6, r7, lr}
    transferdirection = I2C_GET_DIR(hi2c);
 8000ac2:	6804      	ldr	r4, [r0, #0]
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000ac4:	68c3      	ldr	r3, [r0, #12]
    transferdirection = I2C_GET_DIR(hi2c);
 8000ac6:	69a1      	ldr	r1, [r4, #24]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8000ac8:	69a2      	ldr	r2, [r4, #24]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8000aca:	68a6      	ldr	r6, [r4, #8]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8000acc:	68e7      	ldr	r7, [r4, #12]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8000ace:	0c12      	lsrs	r2, r2, #16
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000ad0:	2b02      	cmp	r3, #2
    transferdirection = I2C_GET_DIR(hi2c);
 8000ad2:	f3c1 4100 	ubfx	r1, r1, #16, #1
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8000ad6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000ada:	d10d      	bne.n	8000af8 <I2C_ITAddrCplt.isra.2.part.3+0x38>
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8000adc:	f3c6 0609 	ubfx	r6, r6, #0, #10
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8000ae0:	ea82 12d6 	eor.w	r2, r2, r6, lsr #7
 8000ae4:	f012 0306 	ands.w	r3, r2, #6
 8000ae8:	d112      	bne.n	8000b10 <I2C_ITAddrCplt.isra.2.part.3+0x50>
        hi2c->AddrEventCount++;
 8000aea:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8000aec:	3201      	adds	r2, #1
 8000aee:	6482      	str	r2, [r0, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8000af0:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8000af2:	2a02      	cmp	r2, #2
 8000af4:	d01b      	beq.n	8000b2e <I2C_ITAddrCplt.isra.2.part.3+0x6e>
 8000af6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000af8:	6823      	ldr	r3, [r4, #0]
      hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000afa:	6f86      	ldr	r6, [r0, #120]	; 0x78
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000afc:	f023 03b8 	bic.w	r3, r3, #184	; 0xb8
      __HAL_UNLOCK(hi2c);
 8000b00:	2700      	movs	r7, #0
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000b02:	6023      	str	r3, [r4, #0]
      __HAL_UNLOCK(hi2c);
 8000b04:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
      hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000b08:	4633      	mov	r3, r6
}
 8000b0a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000b0e:	4718      	bx	r3
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000b10:	6823      	ldr	r3, [r4, #0]
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000b12:	6f86      	ldr	r6, [r0, #120]	; 0x78
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000b14:	f023 03b8 	bic.w	r3, r3, #184	; 0xb8
        __HAL_UNLOCK(hi2c);
 8000b18:	f04f 0e00 	mov.w	lr, #0
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8000b1c:	6023      	str	r3, [r4, #0]
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000b1e:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
        __HAL_UNLOCK(hi2c);
 8000b22:	f880 e040 	strb.w	lr, [r0, #64]	; 0x40
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000b26:	4633      	mov	r3, r6
}
 8000b28:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000b2c:	4718      	bx	r3
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000b2e:	2708      	movs	r7, #8
          hi2c->AddrEventCount = 0U;
 8000b30:	6483      	str	r3, [r0, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000b32:	61e7      	str	r7, [r4, #28]
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000b34:	6f84      	ldr	r4, [r0, #120]	; 0x78
          __HAL_UNLOCK(hi2c);
 8000b36:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000b3a:	4632      	mov	r2, r6
 8000b3c:	4623      	mov	r3, r4
}
 8000b3e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000b42:	4718      	bx	r3

08000b44 <I2C_Slave_ISR_IT>:
{
 8000b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hi2c);
 8000b46:	f890 5040 	ldrb.w	r5, [r0, #64]	; 0x40
  uint32_t tmpoptions = hi2c->XferOptions;
 8000b4a:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 8000b4c:	2d01      	cmp	r5, #1
 8000b4e:	d072      	beq.n	8000c36 <I2C_Slave_ISR_IT+0xf2>
 8000b50:	4616      	mov	r6, r2
 8000b52:	2301      	movs	r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000b54:	068a      	lsls	r2, r1, #26
 8000b56:	460c      	mov	r4, r1
 8000b58:	4605      	mov	r5, r0
  __HAL_LOCK(hi2c);
 8000b5a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000b5e:	d501      	bpl.n	8000b64 <I2C_Slave_ISR_IT+0x20>
 8000b60:	06b3      	lsls	r3, r6, #26
 8000b62:	d46a      	bmi.n	8000c3a <I2C_Slave_ISR_IT+0xf6>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000b64:	06e2      	lsls	r2, r4, #27
 8000b66:	d421      	bmi.n	8000bac <I2C_Slave_ISR_IT+0x68>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000b68:	0762      	lsls	r2, r4, #29
 8000b6a:	d541      	bpl.n	8000bf0 <I2C_Slave_ISR_IT+0xac>
 8000b6c:	0773      	lsls	r3, r6, #29
 8000b6e:	d53f      	bpl.n	8000bf0 <I2C_Slave_ISR_IT+0xac>
    if (hi2c->XferCount > 0U)
 8000b70:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8000b72:	b29b      	uxth	r3, r3
 8000b74:	b16b      	cbz	r3, 8000b92 <I2C_Slave_ISR_IT+0x4e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000b76:	682a      	ldr	r2, [r5, #0]
 8000b78:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000b7a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000b7c:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8000b7e:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8000b80:	6a69      	ldr	r1, [r5, #36]	; 0x24
      hi2c->XferSize--;
 8000b82:	8d2a      	ldrh	r2, [r5, #40]	; 0x28
      hi2c->XferCount--;
 8000b84:	3b01      	subs	r3, #1
 8000b86:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 8000b88:	3101      	adds	r1, #1
      hi2c->XferSize--;
 8000b8a:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8000b8c:	856b      	strh	r3, [r5, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8000b8e:	6269      	str	r1, [r5, #36]	; 0x24
      hi2c->XferSize--;
 8000b90:	852a      	strh	r2, [r5, #40]	; 0x28
    if ((hi2c->XferCount == 0U) && \
 8000b92:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8000b94:	b29b      	uxth	r3, r3
 8000b96:	b92b      	cbnz	r3, 8000ba4 <I2C_Slave_ISR_IT+0x60>
 8000b98:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 8000b9c:	d002      	beq.n	8000ba4 <I2C_Slave_ISR_IT+0x60>
        I2C_ITSlaveSeqCplt(hi2c);
 8000b9e:	4628      	mov	r0, r5
 8000ba0:	f7ff fcf0 	bl	8000584 <I2C_ITSlaveSeqCplt>
  __HAL_UNLOCK(hi2c);
 8000ba4:	2000      	movs	r0, #0
 8000ba6:	f885 0040 	strb.w	r0, [r5, #64]	; 0x40
  return HAL_OK;
 8000baa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000bac:	06f3      	lsls	r3, r6, #27
 8000bae:	d5db      	bpl.n	8000b68 <I2C_Slave_ISR_IT+0x24>
    if (hi2c->XferCount == 0U)
 8000bb0:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8000bb2:	b29b      	uxth	r3, r3
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d143      	bne.n	8000c40 <I2C_Slave_ISR_IT+0xfc>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8000bb8:	f895 3041 	ldrb.w	r3, [r5, #65]	; 0x41
 8000bbc:	2b28      	cmp	r3, #40	; 0x28
 8000bbe:	d052      	beq.n	8000c66 <I2C_Slave_ISR_IT+0x122>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8000bc0:	f895 3041 	ldrb.w	r3, [r5, #65]	; 0x41
 8000bc4:	2b29      	cmp	r3, #41	; 0x29
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000bc6:	682b      	ldr	r3, [r5, #0]
 8000bc8:	f04f 0210 	mov.w	r2, #16
 8000bcc:	61da      	str	r2, [r3, #28]
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8000bce:	d1e9      	bne.n	8000ba4 <I2C_Slave_ISR_IT+0x60>
 8000bd0:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 8000bd4:	d0e6      	beq.n	8000ba4 <I2C_Slave_ISR_IT+0x60>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8000bd6:	699a      	ldr	r2, [r3, #24]
 8000bd8:	0790      	lsls	r0, r2, #30
    hi2c->Instance->TXDR = 0x00U;
 8000bda:	bf44      	itt	mi
 8000bdc:	2200      	movmi	r2, #0
 8000bde:	629a      	strmi	r2, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000be0:	699a      	ldr	r2, [r3, #24]
 8000be2:	07d1      	lsls	r1, r2, #31
 8000be4:	d4db      	bmi.n	8000b9e <I2C_Slave_ISR_IT+0x5a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8000be6:	699a      	ldr	r2, [r3, #24]
 8000be8:	f042 0201 	orr.w	r2, r2, #1
 8000bec:	619a      	str	r2, [r3, #24]
 8000bee:	e7d6      	b.n	8000b9e <I2C_Slave_ISR_IT+0x5a>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8000bf0:	0720      	lsls	r0, r4, #28
 8000bf2:	d50b      	bpl.n	8000c0c <I2C_Slave_ISR_IT+0xc8>
 8000bf4:	0731      	lsls	r1, r6, #28
 8000bf6:	d509      	bpl.n	8000c0c <I2C_Slave_ISR_IT+0xc8>
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8000bf8:	f895 3041 	ldrb.w	r3, [r5, #65]	; 0x41
 8000bfc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8000c00:	2b28      	cmp	r3, #40	; 0x28
 8000c02:	d038      	beq.n	8000c76 <I2C_Slave_ISR_IT+0x132>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000c04:	682b      	ldr	r3, [r5, #0]
 8000c06:	2208      	movs	r2, #8
 8000c08:	61da      	str	r2, [r3, #28]
 8000c0a:	e7cb      	b.n	8000ba4 <I2C_Slave_ISR_IT+0x60>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000c0c:	07a2      	lsls	r2, r4, #30
 8000c0e:	d5c9      	bpl.n	8000ba4 <I2C_Slave_ISR_IT+0x60>
 8000c10:	07b3      	lsls	r3, r6, #30
 8000c12:	d5c7      	bpl.n	8000ba4 <I2C_Slave_ISR_IT+0x60>
    if (hi2c->XferCount > 0U)
 8000c14:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	b30b      	cbz	r3, 8000c5e <I2C_Slave_ISR_IT+0x11a>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000c1a:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000c1c:	682b      	ldr	r3, [r5, #0]
 8000c1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8000c22:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8000c24:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
      hi2c->XferSize--;
 8000c26:	8d2a      	ldrh	r2, [r5, #40]	; 0x28
      hi2c->pBuffPtr++;
 8000c28:	6269      	str	r1, [r5, #36]	; 0x24
      hi2c->XferCount--;
 8000c2a:	3b01      	subs	r3, #1
 8000c2c:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8000c2e:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8000c30:	856b      	strh	r3, [r5, #42]	; 0x2a
      hi2c->XferSize--;
 8000c32:	852a      	strh	r2, [r5, #40]	; 0x28
 8000c34:	e7b6      	b.n	8000ba4 <I2C_Slave_ISR_IT+0x60>
  __HAL_LOCK(hi2c);
 8000c36:	2002      	movs	r0, #2
}
 8000c38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8000c3a:	f7ff fdd3 	bl	80007e4 <I2C_ITSlaveCplt>
 8000c3e:	e791      	b.n	8000b64 <I2C_Slave_ISR_IT+0x20>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000c40:	682b      	ldr	r3, [r5, #0]
 8000c42:	2210      	movs	r2, #16
 8000c44:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000c46:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8000c48:	f043 0304 	orr.w	r3, r3, #4
 8000c4c:	646b      	str	r3, [r5, #68]	; 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8000c4e:	f037 7380 	bics.w	r3, r7, #16777216	; 0x1000000
 8000c52:	d1a7      	bne.n	8000ba4 <I2C_Slave_ISR_IT+0x60>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8000c54:	6c69      	ldr	r1, [r5, #68]	; 0x44
 8000c56:	4628      	mov	r0, r5
 8000c58:	f7ff fd38 	bl	80006cc <I2C_ITError>
 8000c5c:	e7a2      	b.n	8000ba4 <I2C_Slave_ISR_IT+0x60>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8000c5e:	f037 7380 	bics.w	r3, r7, #16777216	; 0x1000000
 8000c62:	d09c      	beq.n	8000b9e <I2C_Slave_ISR_IT+0x5a>
 8000c64:	e79e      	b.n	8000ba4 <I2C_Slave_ISR_IT+0x60>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8000c66:	f1b7 7f00 	cmp.w	r7, #33554432	; 0x2000000
 8000c6a:	d1a9      	bne.n	8000bc0 <I2C_Slave_ISR_IT+0x7c>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8000c6c:	4621      	mov	r1, r4
 8000c6e:	4628      	mov	r0, r5
 8000c70:	f7ff fcd6 	bl	8000620 <I2C_ITListenCplt>
 8000c74:	e796      	b.n	8000ba4 <I2C_Slave_ISR_IT+0x60>
 8000c76:	4628      	mov	r0, r5
 8000c78:	f7ff ff22 	bl	8000ac0 <I2C_ITAddrCplt.isra.2.part.3>
 8000c7c:	e792      	b.n	8000ba4 <I2C_Slave_ISR_IT+0x60>
 8000c7e:	bf00      	nop

08000c80 <I2C_Master_ISR_IT>:
  __HAL_LOCK(hi2c);
 8000c80:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000c84:	2b01      	cmp	r3, #1
 8000c86:	d06c      	beq.n	8000d62 <I2C_Master_ISR_IT+0xe2>
{
 8000c88:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hi2c);
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000c90:	06cb      	lsls	r3, r1, #27
{
 8000c92:	b083      	sub	sp, #12
 8000c94:	4604      	mov	r4, r0
 8000c96:	460d      	mov	r5, r1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000c98:	d414      	bmi.n	8000cc4 <I2C_Master_ISR_IT+0x44>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8000c9a:	0769      	lsls	r1, r5, #29
 8000c9c:	d528      	bpl.n	8000cf0 <I2C_Master_ISR_IT+0x70>
 8000c9e:	0753      	lsls	r3, r2, #29
 8000ca0:	d526      	bpl.n	8000cf0 <I2C_Master_ISR_IT+0x70>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000ca2:	6821      	ldr	r1, [r4, #0]
 8000ca4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000ca6:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8000ca8:	7019      	strb	r1, [r3, #0]
    hi2c->XferCount--;
 8000caa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8000cac:	6a60      	ldr	r0, [r4, #36]	; 0x24
    hi2c->XferSize--;
 8000cae:	8d21      	ldrh	r1, [r4, #40]	; 0x28
    hi2c->XferCount--;
 8000cb0:	3b01      	subs	r3, #1
 8000cb2:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 8000cb4:	3001      	adds	r0, #1
    hi2c->XferSize--;
 8000cb6:	3901      	subs	r1, #1
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8000cb8:	f025 0504 	bic.w	r5, r5, #4
    hi2c->XferCount--;
 8000cbc:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8000cbe:	6260      	str	r0, [r4, #36]	; 0x24
    hi2c->XferSize--;
 8000cc0:	8521      	strh	r1, [r4, #40]	; 0x28
 8000cc2:	e026      	b.n	8000d12 <I2C_Master_ISR_IT+0x92>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000cc4:	06d7      	lsls	r7, r2, #27
 8000cc6:	d5e8      	bpl.n	8000c9a <I2C_Master_ISR_IT+0x1a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000cc8:	6803      	ldr	r3, [r0, #0]
 8000cca:	2110      	movs	r1, #16
 8000ccc:	61d9      	str	r1, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000cce:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8000cd0:	f041 0104 	orr.w	r1, r1, #4
 8000cd4:	6441      	str	r1, [r0, #68]	; 0x44
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8000cd6:	6999      	ldr	r1, [r3, #24]
 8000cd8:	078e      	lsls	r6, r1, #30
    hi2c->Instance->TXDR = 0x00U;
 8000cda:	bf44      	itt	mi
 8000cdc:	2100      	movmi	r1, #0
 8000cde:	6299      	strmi	r1, [r3, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000ce0:	6999      	ldr	r1, [r3, #24]
 8000ce2:	07c8      	lsls	r0, r1, #31
 8000ce4:	d415      	bmi.n	8000d12 <I2C_Master_ISR_IT+0x92>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8000ce6:	6999      	ldr	r1, [r3, #24]
 8000ce8:	f041 0101 	orr.w	r1, r1, #1
 8000cec:	6199      	str	r1, [r3, #24]
 8000cee:	e010      	b.n	8000d12 <I2C_Master_ISR_IT+0x92>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000cf0:	07af      	lsls	r7, r5, #30
 8000cf2:	d517      	bpl.n	8000d24 <I2C_Master_ISR_IT+0xa4>
 8000cf4:	0796      	lsls	r6, r2, #30
 8000cf6:	d515      	bpl.n	8000d24 <I2C_Master_ISR_IT+0xa4>
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000cf8:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8000cfa:	6823      	ldr	r3, [r4, #0]
 8000cfc:	f810 1b01 	ldrb.w	r1, [r0], #1
 8000d00:	6299      	str	r1, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8000d02:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize--;
 8000d04:	8d21      	ldrh	r1, [r4, #40]	; 0x28
    hi2c->pBuffPtr++;
 8000d06:	6260      	str	r0, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8000d08:	3b01      	subs	r3, #1
 8000d0a:	b29b      	uxth	r3, r3
    hi2c->XferSize--;
 8000d0c:	3901      	subs	r1, #1
    hi2c->XferCount--;
 8000d0e:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize--;
 8000d10:	8521      	strh	r1, [r4, #40]	; 0x28
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000d12:	06a9      	lsls	r1, r5, #26
 8000d14:	d501      	bpl.n	8000d1a <I2C_Master_ISR_IT+0x9a>
 8000d16:	0693      	lsls	r3, r2, #26
 8000d18:	d439      	bmi.n	8000d8e <I2C_Master_ISR_IT+0x10e>
  __HAL_UNLOCK(hi2c);
 8000d1a:	2000      	movs	r0, #0
 8000d1c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 8000d20:	b003      	add	sp, #12
 8000d22:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8000d24:	0628      	lsls	r0, r5, #24
 8000d26:	d51e      	bpl.n	8000d66 <I2C_Master_ISR_IT+0xe6>
 8000d28:	0651      	lsls	r1, r2, #25
 8000d2a:	d5f2      	bpl.n	8000d12 <I2C_Master_ISR_IT+0x92>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000d2c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000d2e:	b29b      	uxth	r3, r3
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d031      	beq.n	8000d98 <I2C_Master_ISR_IT+0x118>
 8000d34:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d12e      	bne.n	8000d98 <I2C_Master_ISR_IT+0x118>
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8000d3a:	6821      	ldr	r1, [r4, #0]
 8000d3c:	6848      	ldr	r0, [r1, #4]
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000d3e:	8d66      	ldrh	r6, [r4, #42]	; 0x2a
 8000d40:	b2b6      	uxth	r6, r6
 8000d42:	2eff      	cmp	r6, #255	; 0xff
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8000d44:	f3c0 0009 	ubfx	r0, r0, #0, #10
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000d48:	d937      	bls.n	8000dba <I2C_Master_ISR_IT+0x13a>
  MODIFY_REG(hi2c->Instance->CR2, \
 8000d4a:	684b      	ldr	r3, [r1, #4]
 8000d4c:	4e2a      	ldr	r6, [pc, #168]	; (8000df8 <I2C_Master_ISR_IT+0x178>)
 8000d4e:	4033      	ands	r3, r6
 8000d50:	f043 73ff 	orr.w	r3, r3, #33423360	; 0x1fe0000
 8000d54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d58:	4303      	orrs	r3, r0
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8000d5a:	20ff      	movs	r0, #255	; 0xff
 8000d5c:	8520      	strh	r0, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 8000d5e:	604b      	str	r3, [r1, #4]
 8000d60:	e7d7      	b.n	8000d12 <I2C_Master_ISR_IT+0x92>
  __HAL_LOCK(hi2c);
 8000d62:	2002      	movs	r0, #2
 8000d64:	4770      	bx	lr
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8000d66:	066f      	lsls	r7, r5, #25
 8000d68:	d5d3      	bpl.n	8000d12 <I2C_Master_ISR_IT+0x92>
 8000d6a:	0656      	lsls	r6, r2, #25
 8000d6c:	d5d1      	bpl.n	8000d12 <I2C_Master_ISR_IT+0x92>
    if (hi2c->XferCount == 0U)
 8000d6e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000d70:	b29b      	uxth	r3, r3
 8000d72:	b9db      	cbnz	r3, 8000dac <I2C_Master_ISR_IT+0x12c>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8000d74:	6823      	ldr	r3, [r4, #0]
 8000d76:	6859      	ldr	r1, [r3, #4]
 8000d78:	0188      	lsls	r0, r1, #6
 8000d7a:	d4ca      	bmi.n	8000d12 <I2C_Master_ISR_IT+0x92>
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8000d7c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000d7e:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 8000d82:	d10d      	bne.n	8000da0 <I2C_Master_ISR_IT+0x120>
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8000d84:	6859      	ldr	r1, [r3, #4]
 8000d86:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8000d8a:	6059      	str	r1, [r3, #4]
 8000d8c:	e7c1      	b.n	8000d12 <I2C_Master_ISR_IT+0x92>
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8000d8e:	4629      	mov	r1, r5
 8000d90:	4620      	mov	r0, r4
 8000d92:	f7ff fdcf 	bl	8000934 <I2C_ITMasterCplt>
 8000d96:	e7c0      	b.n	8000d1a <I2C_Master_ISR_IT+0x9a>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8000d98:	6823      	ldr	r3, [r4, #0]
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	019b      	lsls	r3, r3, #6
 8000d9e:	d405      	bmi.n	8000dac <I2C_Master_ISR_IT+0x12c>
        I2C_ITMasterSeqCplt(hi2c);
 8000da0:	4620      	mov	r0, r4
 8000da2:	9201      	str	r2, [sp, #4]
 8000da4:	f7ff fe54 	bl	8000a50 <I2C_ITMasterSeqCplt>
 8000da8:	9a01      	ldr	r2, [sp, #4]
 8000daa:	e7b2      	b.n	8000d12 <I2C_Master_ISR_IT+0x92>
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8000dac:	2140      	movs	r1, #64	; 0x40
 8000dae:	4620      	mov	r0, r4
 8000db0:	9201      	str	r2, [sp, #4]
 8000db2:	f7ff fc8b 	bl	80006cc <I2C_ITError>
 8000db6:	9a01      	ldr	r2, [sp, #4]
 8000db8:	e7ab      	b.n	8000d12 <I2C_Master_ISR_IT+0x92>
        hi2c->XferSize = hi2c->XferCount;
 8000dba:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8000dbc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
        hi2c->XferSize = hi2c->XferCount;
 8000dbe:	b29b      	uxth	r3, r3
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8000dc0:	f516 3f80 	cmn.w	r6, #65536	; 0x10000
        hi2c->XferSize = hi2c->XferCount;
 8000dc4:	8523      	strh	r3, [r4, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8000dc6:	d00c      	beq.n	8000de2 <I2C_Master_ISR_IT+0x162>
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8000dc8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
  MODIFY_REG(hi2c->Instance->CR2, \
 8000dca:	4e0b      	ldr	r6, [pc, #44]	; (8000df8 <I2C_Master_ISR_IT+0x178>)
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8000dcc:	b2db      	uxtb	r3, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8000dce:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
  MODIFY_REG(hi2c->Instance->CR2, \
 8000dd2:	6848      	ldr	r0, [r1, #4]
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8000dd4:	433b      	orrs	r3, r7
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8000dd6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
  MODIFY_REG(hi2c->Instance->CR2, \
 8000dda:	4030      	ands	r0, r6
 8000ddc:	4303      	orrs	r3, r0
 8000dde:	604b      	str	r3, [r1, #4]
 8000de0:	e797      	b.n	8000d12 <I2C_Master_ISR_IT+0x92>
 8000de2:	684e      	ldr	r6, [r1, #4]
 8000de4:	4f04      	ldr	r7, [pc, #16]	; (8000df8 <I2C_Master_ISR_IT+0x178>)
 8000de6:	403e      	ands	r6, r7
 8000de8:	f046 7600 	orr.w	r6, r6, #33554432	; 0x2000000
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8000dec:	b2db      	uxtb	r3, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 8000dee:	4330      	orrs	r0, r6
 8000df0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000df4:	604b      	str	r3, [r1, #4]
 8000df6:	e78c      	b.n	8000d12 <I2C_Master_ISR_IT+0x92>
 8000df8:	fc009c00 	.word	0xfc009c00

08000dfc <HAL_I2C_MspInit>:
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop

08000e00 <HAL_I2C_SlaveTxCpltCallback>:
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop

08000e04 <HAL_I2C_SlaveRxCpltCallback>:
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop

08000e08 <HAL_I2C_ListenCpltCallback>:
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop

08000e0c <HAL_I2C_MemTxCpltCallback>:
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop

08000e10 <HAL_I2C_MemRxCpltCallback>:
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop

08000e14 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8000e14:	2800      	cmp	r0, #0
 8000e16:	d069      	beq.n	8000eec <HAL_I2C_Init+0xd8>
{
 8000e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000e1a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8000e1e:	4604      	mov	r4, r0
 8000e20:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d040      	beq.n	8000eaa <HAL_I2C_Init+0x96>
  __HAL_I2C_DISABLE(hi2c);
 8000e28:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000e2a:	68e0      	ldr	r0, [r4, #12]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000e2c:	2224      	movs	r2, #36	; 0x24
 8000e2e:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8000e32:	6819      	ldr	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000e34:	6862      	ldr	r2, [r4, #4]
  __HAL_I2C_DISABLE(hi2c);
 8000e36:	f021 0101 	bic.w	r1, r1, #1
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000e3a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
  __HAL_I2C_DISABLE(hi2c);
 8000e3e:	6019      	str	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000e40:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000e42:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000e44:	2801      	cmp	r0, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000e46:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000e4a:	609a      	str	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000e4c:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000e4e:	d049      	beq.n	8000ee4 <HAL_I2C_Init+0xd0>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000e50:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000e54:	2802      	cmp	r0, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000e56:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000e58:	bf04      	itt	eq
 8000e5a:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8000e5e:	605a      	streq	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000e60:	6859      	ldr	r1, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000e62:	6922      	ldr	r2, [r4, #16]
 8000e64:	f8d4 e014 	ldr.w	lr, [r4, #20]
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000e68:	69a7      	ldr	r7, [r4, #24]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000e6a:	69e0      	ldr	r0, [r4, #28]
 8000e6c:	6a26      	ldr	r6, [r4, #32]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000e6e:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 8000e72:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8000e76:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000e78:	68dd      	ldr	r5, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000e7a:	ea42 020e 	orr.w	r2, r2, lr
 8000e7e:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000e82:	4330      	orrs	r0, r6
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000e84:	f425 4500 	bic.w	r5, r5, #32768	; 0x8000
 8000e88:	60dd      	str	r5, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000e8a:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000e8c:	6018      	str	r0, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8000e8e:	6819      	ldr	r1, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000e90:	2200      	movs	r2, #0
  __HAL_I2C_ENABLE(hi2c);
 8000e92:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 8000e96:	2520      	movs	r5, #32
  __HAL_I2C_ENABLE(hi2c);
 8000e98:	6019      	str	r1, [r3, #0]
  return HAL_OK;
 8000e9a:	4610      	mov	r0, r2
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000e9c:	6462      	str	r2, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000e9e:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000ea2:	6322      	str	r2, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ea4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  return HAL_OK;
 8000ea8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (hi2c->MspInitCallback == NULL)
 8000eaa:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
    hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */
 8000eac:	4d12      	ldr	r5, [pc, #72]	; (8000ef8 <HAL_I2C_Init+0xe4>)
    hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */
 8000eae:	4813      	ldr	r0, [pc, #76]	; (8000efc <HAL_I2C_Init+0xe8>)
    hi2c->SlaveTxCpltCallback  = HAL_I2C_SlaveTxCpltCallback;  /* Legacy weak SlaveTxCpltCallback  */
 8000eb0:	4913      	ldr	r1, [pc, #76]	; (8000f00 <HAL_I2C_Init+0xec>)
    hi2c->SlaveRxCpltCallback  = HAL_I2C_SlaveRxCpltCallback;  /* Legacy weak SlaveRxCpltCallback  */
 8000eb2:	f8df e06c 	ldr.w	lr, [pc, #108]	; 8000f20 <HAL_I2C_Init+0x10c>
    hi2c->ListenCpltCallback   = HAL_I2C_ListenCpltCallback;   /* Legacy weak ListenCpltCallback   */
 8000eb6:	4f13      	ldr	r7, [pc, #76]	; (8000f04 <HAL_I2C_Init+0xf0>)
    hi2c->Lock = HAL_UNLOCKED;
 8000eb8:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    hi2c->MemTxCpltCallback    = HAL_I2C_MemTxCpltCallback;    /* Legacy weak MemTxCpltCallback    */
 8000ebc:	4e12      	ldr	r6, [pc, #72]	; (8000f08 <HAL_I2C_Init+0xf4>)
    hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */
 8000ebe:	6565      	str	r5, [r4, #84]	; 0x54
    hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */
 8000ec0:	65a0      	str	r0, [r4, #88]	; 0x58
    hi2c->MemRxCpltCallback    = HAL_I2C_MemRxCpltCallback;    /* Legacy weak MemRxCpltCallback    */
 8000ec2:	4d12      	ldr	r5, [pc, #72]	; (8000f0c <HAL_I2C_Init+0xf8>)
    hi2c->ErrorCallback        = HAL_I2C_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8000ec4:	4812      	ldr	r0, [pc, #72]	; (8000f10 <HAL_I2C_Init+0xfc>)
    hi2c->SlaveTxCpltCallback  = HAL_I2C_SlaveTxCpltCallback;  /* Legacy weak SlaveTxCpltCallback  */
 8000ec6:	65e1      	str	r1, [r4, #92]	; 0x5c
    hi2c->AddrCallback         = HAL_I2C_AddrCallback;         /* Legacy weak AddrCallback         */
 8000ec8:	4a12      	ldr	r2, [pc, #72]	; (8000f14 <HAL_I2C_Init+0x100>)
    hi2c->AbortCpltCallback    = HAL_I2C_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8000eca:	4913      	ldr	r1, [pc, #76]	; (8000f18 <HAL_I2C_Init+0x104>)
    hi2c->SlaveRxCpltCallback  = HAL_I2C_SlaveRxCpltCallback;  /* Legacy weak SlaveRxCpltCallback  */
 8000ecc:	f8c4 e060 	str.w	lr, [r4, #96]	; 0x60
    hi2c->ListenCpltCallback   = HAL_I2C_ListenCpltCallback;   /* Legacy weak ListenCpltCallback   */
 8000ed0:	6667      	str	r7, [r4, #100]	; 0x64
    hi2c->MemTxCpltCallback    = HAL_I2C_MemTxCpltCallback;    /* Legacy weak MemTxCpltCallback    */
 8000ed2:	66a6      	str	r6, [r4, #104]	; 0x68
    hi2c->MemRxCpltCallback    = HAL_I2C_MemRxCpltCallback;    /* Legacy weak MemRxCpltCallback    */
 8000ed4:	66e5      	str	r5, [r4, #108]	; 0x6c
    hi2c->ErrorCallback        = HAL_I2C_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8000ed6:	6720      	str	r0, [r4, #112]	; 0x70
    hi2c->AbortCpltCallback    = HAL_I2C_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8000ed8:	6761      	str	r1, [r4, #116]	; 0x74
    hi2c->AddrCallback         = HAL_I2C_AddrCallback;         /* Legacy weak AddrCallback         */
 8000eda:	67a2      	str	r2, [r4, #120]	; 0x78
    if (hi2c->MspInitCallback == NULL)
 8000edc:	b143      	cbz	r3, 8000ef0 <HAL_I2C_Init+0xdc>
    hi2c->MspInitCallback(hi2c);
 8000ede:	4620      	mov	r0, r4
 8000ee0:	4798      	blx	r3
 8000ee2:	e7a1      	b.n	8000e28 <HAL_I2C_Init+0x14>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000ee4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000ee8:	609a      	str	r2, [r3, #8]
 8000eea:	e7b9      	b.n	8000e60 <HAL_I2C_Init+0x4c>
    return HAL_ERROR;
 8000eec:	2001      	movs	r0, #1
 8000eee:	4770      	bx	lr
      hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit  */
 8000ef0:	4b0a      	ldr	r3, [pc, #40]	; (8000f1c <HAL_I2C_Init+0x108>)
 8000ef2:	67e3      	str	r3, [r4, #124]	; 0x7c
 8000ef4:	e7f3      	b.n	8000ede <HAL_I2C_Init+0xca>
 8000ef6:	bf00      	nop
 8000ef8:	08003cf1 	.word	0x08003cf1
 8000efc:	08003d39 	.word	0x08003d39
 8000f00:	08000e01 	.word	0x08000e01
 8000f04:	08000e09 	.word	0x08000e09
 8000f08:	08000e0d 	.word	0x08000e0d
 8000f0c:	08000e11 	.word	0x08000e11
 8000f10:	08003d85 	.word	0x08003d85
 8000f14:	0800057d 	.word	0x0800057d
 8000f18:	08000581 	.word	0x08000581
 8000f1c:	08000dfd 	.word	0x08000dfd
 8000f20:	08000e05 	.word	0x08000e05

08000f24 <HAL_I2C_Master_Transmit_IT>:
{
 8000f24:	b4f0      	push	{r4, r5, r6, r7}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000f26:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8000f2a:	2c20      	cmp	r4, #32
 8000f2c:	d002      	beq.n	8000f34 <HAL_I2C_Master_Transmit_IT+0x10>
    return HAL_BUSY;
 8000f2e:	2002      	movs	r0, #2
}
 8000f30:	bcf0      	pop	{r4, r5, r6, r7}
 8000f32:	4770      	bx	lr
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8000f34:	6805      	ldr	r5, [r0, #0]
 8000f36:	69ac      	ldr	r4, [r5, #24]
 8000f38:	f414 4400 	ands.w	r4, r4, #32768	; 0x8000
 8000f3c:	d1f7      	bne.n	8000f2e <HAL_I2C_Master_Transmit_IT+0xa>
    __HAL_LOCK(hi2c);
 8000f3e:	f890 6040 	ldrb.w	r6, [r0, #64]	; 0x40
 8000f42:	2e01      	cmp	r6, #1
 8000f44:	d0f3      	beq.n	8000f2e <HAL_I2C_Master_Transmit_IT+0xa>
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8000f46:	2621      	movs	r6, #33	; 0x21
 8000f48:	f880 6041 	strb.w	r6, [r0, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8000f4c:	2710      	movs	r7, #16
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000f4e:	4e19      	ldr	r6, [pc, #100]	; (8000fb4 <HAL_I2C_Master_Transmit_IT+0x90>)
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8000f50:	f880 7042 	strb.w	r7, [r0, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8000f54:	6444      	str	r4, [r0, #68]	; 0x44
    hi2c->XferCount   = Size;
 8000f56:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000f58:	62c6      	str	r6, [r0, #44]	; 0x2c
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000f5a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8000f5c:	4c16      	ldr	r4, [pc, #88]	; (8000fb8 <HAL_I2C_Master_Transmit_IT+0x94>)
    hi2c->pBuffPtr    = pData;
 8000f5e:	6242      	str	r2, [r0, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000f60:	b29b      	uxth	r3, r3
    __HAL_LOCK(hi2c);
 8000f62:	2201      	movs	r2, #1
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000f64:	2bff      	cmp	r3, #255	; 0xff
    __HAL_LOCK(hi2c);
 8000f66:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8000f6a:	6344      	str	r4, [r0, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000f6c:	d919      	bls.n	8000fa2 <HAL_I2C_Master_Transmit_IT+0x7e>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000f6e:	23ff      	movs	r3, #255	; 0xff
 8000f70:	8503      	strh	r3, [r0, #40]	; 0x28
 8000f72:	f44f 047f 	mov.w	r4, #16711680	; 0xff0000
      xfermode = I2C_RELOAD_MODE;
 8000f76:	f04f 7780 	mov.w	r7, #16777216	; 0x1000000
  MODIFY_REG(hi2c->Instance->CR2, \
 8000f7a:	686a      	ldr	r2, [r5, #4]
 8000f7c:	4e0f      	ldr	r6, [pc, #60]	; (8000fbc <HAL_I2C_Master_Transmit_IT+0x98>)
 8000f7e:	f3c1 0309 	ubfx	r3, r1, #0, #10
 8000f82:	4032      	ands	r2, r6
 8000f84:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	433b      	orrs	r3, r7
 8000f8c:	4323      	orrs	r3, r4
 8000f8e:	606b      	str	r3, [r5, #4]
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8000f90:	682a      	ldr	r2, [r5, #0]
    __HAL_UNLOCK(hi2c);
 8000f92:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8000f94:	f042 02f2 	orr.w	r2, r2, #242	; 0xf2
    __HAL_UNLOCK(hi2c);
 8000f98:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_OK;
 8000f9c:	4618      	mov	r0, r3
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8000f9e:	602a      	str	r2, [r5, #0]
    return HAL_OK;
 8000fa0:	e7c6      	b.n	8000f30 <HAL_I2C_Master_Transmit_IT+0xc>
      hi2c->XferSize = hi2c->XferCount;
 8000fa2:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8000fa4:	b292      	uxth	r2, r2
 8000fa6:	b2d3      	uxtb	r3, r2
 8000fa8:	8502      	strh	r2, [r0, #40]	; 0x28
 8000faa:	041c      	lsls	r4, r3, #16
      xfermode = I2C_AUTOEND_MODE;
 8000fac:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 8000fb0:	e7e3      	b.n	8000f7a <HAL_I2C_Master_Transmit_IT+0x56>
 8000fb2:	bf00      	nop
 8000fb4:	ffff0000 	.word	0xffff0000
 8000fb8:	08000c81 	.word	0x08000c81
 8000fbc:	fc009800 	.word	0xfc009800

08000fc0 <HAL_I2C_Master_Receive_IT>:
{
 8000fc0:	b4f0      	push	{r4, r5, r6, r7}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000fc2:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8000fc6:	2c20      	cmp	r4, #32
 8000fc8:	d002      	beq.n	8000fd0 <HAL_I2C_Master_Receive_IT+0x10>
    return HAL_BUSY;
 8000fca:	2002      	movs	r0, #2
}
 8000fcc:	bcf0      	pop	{r4, r5, r6, r7}
 8000fce:	4770      	bx	lr
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8000fd0:	6805      	ldr	r5, [r0, #0]
 8000fd2:	69ac      	ldr	r4, [r5, #24]
 8000fd4:	f414 4400 	ands.w	r4, r4, #32768	; 0x8000
 8000fd8:	d1f7      	bne.n	8000fca <HAL_I2C_Master_Receive_IT+0xa>
    __HAL_LOCK(hi2c);
 8000fda:	f890 6040 	ldrb.w	r6, [r0, #64]	; 0x40
 8000fde:	2e01      	cmp	r6, #1
 8000fe0:	d0f3      	beq.n	8000fca <HAL_I2C_Master_Receive_IT+0xa>
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8000fe2:	2622      	movs	r6, #34	; 0x22
 8000fe4:	f880 6041 	strb.w	r6, [r0, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8000fe8:	2710      	movs	r7, #16
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000fea:	4e19      	ldr	r6, [pc, #100]	; (8001050 <HAL_I2C_Master_Receive_IT+0x90>)
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8000fec:	f880 7042 	strb.w	r7, [r0, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8000ff0:	6444      	str	r4, [r0, #68]	; 0x44
    hi2c->XferCount   = Size;
 8000ff2:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000ff4:	62c6      	str	r6, [r0, #44]	; 0x2c
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000ff6:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8000ff8:	4c16      	ldr	r4, [pc, #88]	; (8001054 <HAL_I2C_Master_Receive_IT+0x94>)
    hi2c->pBuffPtr    = pData;
 8000ffa:	6242      	str	r2, [r0, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000ffc:	b29b      	uxth	r3, r3
    __HAL_LOCK(hi2c);
 8000ffe:	2201      	movs	r2, #1
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001000:	2bff      	cmp	r3, #255	; 0xff
    __HAL_LOCK(hi2c);
 8001002:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    hi2c->XferISR     = I2C_Master_ISR_IT;
 8001006:	6344      	str	r4, [r0, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001008:	d919      	bls.n	800103e <HAL_I2C_Master_Receive_IT+0x7e>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800100a:	23ff      	movs	r3, #255	; 0xff
 800100c:	8503      	strh	r3, [r0, #40]	; 0x28
 800100e:	f44f 047f 	mov.w	r4, #16711680	; 0xff0000
      xfermode = I2C_RELOAD_MODE;
 8001012:	f04f 7780 	mov.w	r7, #16777216	; 0x1000000
  MODIFY_REG(hi2c->Instance->CR2, \
 8001016:	686a      	ldr	r2, [r5, #4]
 8001018:	4e0f      	ldr	r6, [pc, #60]	; (8001058 <HAL_I2C_Master_Receive_IT+0x98>)
 800101a:	f3c1 0309 	ubfx	r3, r1, #0, #10
 800101e:	4032      	ands	r2, r6
 8001020:	f443 5310 	orr.w	r3, r3, #9216	; 0x2400
 8001024:	4313      	orrs	r3, r2
 8001026:	433b      	orrs	r3, r7
 8001028:	4323      	orrs	r3, r4
 800102a:	606b      	str	r3, [r5, #4]
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800102c:	682a      	ldr	r2, [r5, #0]
    __HAL_UNLOCK(hi2c);
 800102e:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8001030:	f042 02f4 	orr.w	r2, r2, #244	; 0xf4
    __HAL_UNLOCK(hi2c);
 8001034:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_OK;
 8001038:	4618      	mov	r0, r3
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800103a:	602a      	str	r2, [r5, #0]
    return HAL_OK;
 800103c:	e7c6      	b.n	8000fcc <HAL_I2C_Master_Receive_IT+0xc>
      hi2c->XferSize = hi2c->XferCount;
 800103e:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8001040:	b292      	uxth	r2, r2
 8001042:	b2d3      	uxtb	r3, r2
 8001044:	8502      	strh	r2, [r0, #40]	; 0x28
 8001046:	041c      	lsls	r4, r3, #16
      xfermode = I2C_AUTOEND_MODE;
 8001048:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 800104c:	e7e3      	b.n	8001016 <HAL_I2C_Master_Receive_IT+0x56>
 800104e:	bf00      	nop
 8001050:	ffff0000 	.word	0xffff0000
 8001054:	08000c81 	.word	0x08000c81
 8001058:	fc009800 	.word	0xfc009800

0800105c <HAL_I2C_EV_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800105c:	6803      	ldr	r3, [r0, #0]
{
 800105e:	b410      	push	{r4}
  if (hi2c->XferISR != NULL)
 8001060:	6b44      	ldr	r4, [r0, #52]	; 0x34
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001062:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001064:	681a      	ldr	r2, [r3, #0]
  if (hi2c->XferISR != NULL)
 8001066:	b11c      	cbz	r4, 8001070 <HAL_I2C_EV_IRQHandler+0x14>
    hi2c->XferISR(hi2c, itflags, itsources);
 8001068:	4623      	mov	r3, r4
}
 800106a:	f85d 4b04 	ldr.w	r4, [sp], #4
    hi2c->XferISR(hi2c, itflags, itsources);
 800106e:	4718      	bx	r3
}
 8001070:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop

08001078 <HAL_I2C_ER_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001078:	6802      	ldr	r2, [r0, #0]
 800107a:	6993      	ldr	r3, [r2, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800107c:	6811      	ldr	r1, [r2, #0]
{
 800107e:	b410      	push	{r4}
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001080:	05dc      	lsls	r4, r3, #23
 8001082:	d51a      	bpl.n	80010ba <HAL_I2C_ER_IRQHandler+0x42>
 8001084:	060c      	lsls	r4, r1, #24
 8001086:	d524      	bpl.n	80010d2 <HAL_I2C_ER_IRQHandler+0x5a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8001088:	6c41      	ldr	r1, [r0, #68]	; 0x44
 800108a:	f041 0101 	orr.w	r1, r1, #1
 800108e:	6441      	str	r1, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001090:	f44f 7480 	mov.w	r4, #256	; 0x100
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001094:	0559      	lsls	r1, r3, #21
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001096:	61d4      	str	r4, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001098:	d529      	bpl.n	80010ee <HAL_I2C_ER_IRQHandler+0x76>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800109a:	6c41      	ldr	r1, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800109c:	f44f 6480 	mov.w	r4, #1024	; 0x400
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80010a0:	f041 0108 	orr.w	r1, r1, #8
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80010a4:	059b      	lsls	r3, r3, #22
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80010a6:	6441      	str	r1, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80010a8:	61d4      	str	r4, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80010aa:	d418      	bmi.n	80010de <HAL_I2C_ER_IRQHandler+0x66>
  tmperror = hi2c->ErrorCode;
 80010ac:	6c41      	ldr	r1, [r0, #68]	; 0x44
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80010ae:	f011 0f0b 	tst.w	r1, #11
 80010b2:	d10a      	bne.n	80010ca <HAL_I2C_ER_IRQHandler+0x52>
}
 80010b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80010b8:	4770      	bx	lr
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80010ba:	055c      	lsls	r4, r3, #21
 80010bc:	d50b      	bpl.n	80010d6 <HAL_I2C_ER_IRQHandler+0x5e>
 80010be:	0609      	lsls	r1, r1, #24
 80010c0:	d4eb      	bmi.n	800109a <HAL_I2C_ER_IRQHandler+0x22>
  tmperror = hi2c->ErrorCode;
 80010c2:	6c41      	ldr	r1, [r0, #68]	; 0x44
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80010c4:	f011 0f0b 	tst.w	r1, #11
 80010c8:	d0f4      	beq.n	80010b4 <HAL_I2C_ER_IRQHandler+0x3c>
}
 80010ca:	f85d 4b04 	ldr.w	r4, [sp], #4
    I2C_ITError(hi2c, tmperror);
 80010ce:	f7ff bafd 	b.w	80006cc <I2C_ITError>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80010d2:	055c      	lsls	r4, r3, #21
 80010d4:	d4ea      	bmi.n	80010ac <HAL_I2C_ER_IRQHandler+0x34>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80010d6:	059c      	lsls	r4, r3, #22
 80010d8:	d5e8      	bpl.n	80010ac <HAL_I2C_ER_IRQHandler+0x34>
 80010da:	060b      	lsls	r3, r1, #24
 80010dc:	d5e6      	bpl.n	80010ac <HAL_I2C_ER_IRQHandler+0x34>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80010de:	6c43      	ldr	r3, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80010e0:	f44f 7100 	mov.w	r1, #512	; 0x200
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80010e4:	f043 0302 	orr.w	r3, r3, #2
 80010e8:	6443      	str	r3, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80010ea:	61d1      	str	r1, [r2, #28]
 80010ec:	e7de      	b.n	80010ac <HAL_I2C_ER_IRQHandler+0x34>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80010ee:	059b      	lsls	r3, r3, #22
 80010f0:	d4f5      	bmi.n	80010de <HAL_I2C_ER_IRQHandler+0x66>
 80010f2:	e7db      	b.n	80010ac <HAL_I2C_ER_IRQHandler+0x34>

080010f4 <HAL_I2C_GetError>:
  return hi2c->ErrorCode;
 80010f4:	6c40      	ldr	r0, [r0, #68]	; 0x44
}
 80010f6:	4770      	bx	lr

080010f8 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80010f8:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	2b20      	cmp	r3, #32
 8001100:	d001      	beq.n	8001106 <HAL_I2CEx_ConfigAnalogFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001102:	2002      	movs	r0, #2
 8001104:	4770      	bx	lr
 8001106:	4602      	mov	r2, r0
    __HAL_LOCK(hi2c);
 8001108:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 800110c:	2801      	cmp	r0, #1
 800110e:	d0f8      	beq.n	8001102 <HAL_I2CEx_ConfigAnalogFilter+0xa>
{
 8001110:	b410      	push	{r4}
    __HAL_I2C_DISABLE(hi2c);
 8001112:	6810      	ldr	r0, [r2, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8001114:	2424      	movs	r4, #36	; 0x24
 8001116:	f882 4041 	strb.w	r4, [r2, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 800111a:	6804      	ldr	r4, [r0, #0]
 800111c:	f024 0401 	bic.w	r4, r4, #1
 8001120:	6004      	str	r4, [r0, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001122:	6804      	ldr	r4, [r0, #0]
 8001124:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8001128:	6004      	str	r4, [r0, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 800112a:	6804      	ldr	r4, [r0, #0]
 800112c:	4321      	orrs	r1, r4
 800112e:	6001      	str	r1, [r0, #0]
    __HAL_I2C_ENABLE(hi2c);
 8001130:	6801      	ldr	r1, [r0, #0]
    __HAL_UNLOCK(hi2c);
 8001132:	2400      	movs	r4, #0
    __HAL_I2C_ENABLE(hi2c);
 8001134:	f041 0101 	orr.w	r1, r1, #1
 8001138:	6001      	str	r1, [r0, #0]
    return HAL_OK;
 800113a:	4620      	mov	r0, r4
    __HAL_UNLOCK(hi2c);
 800113c:	f882 4040 	strb.w	r4, [r2, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8001140:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
  }
}
 8001144:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop

0800114c <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800114c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2b20      	cmp	r3, #32
 8001154:	d001      	beq.n	800115a <HAL_I2CEx_ConfigDigitalFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001156:	2002      	movs	r0, #2
 8001158:	4770      	bx	lr
 800115a:	4602      	mov	r2, r0
    __HAL_LOCK(hi2c);
 800115c:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8001160:	2801      	cmp	r0, #1
 8001162:	d0f8      	beq.n	8001156 <HAL_I2CEx_ConfigDigitalFilter+0xa>
{
 8001164:	b410      	push	{r4}
    __HAL_I2C_DISABLE(hi2c);
 8001166:	6810      	ldr	r0, [r2, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8001168:	2424      	movs	r4, #36	; 0x24
 800116a:	f882 4041 	strb.w	r4, [r2, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 800116e:	6804      	ldr	r4, [r0, #0]
 8001170:	f024 0401 	bic.w	r4, r4, #1
 8001174:	6004      	str	r4, [r0, #0]
    tmpreg = hi2c->Instance->CR1;
 8001176:	6804      	ldr	r4, [r0, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8001178:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
    tmpreg |= DigitalFilter << 8U;
 800117c:	ea44 2101 	orr.w	r1, r4, r1, lsl #8
    hi2c->Instance->CR1 = tmpreg;
 8001180:	6001      	str	r1, [r0, #0]
    __HAL_I2C_ENABLE(hi2c);
 8001182:	6801      	ldr	r1, [r0, #0]
    __HAL_UNLOCK(hi2c);
 8001184:	2400      	movs	r4, #0
    __HAL_I2C_ENABLE(hi2c);
 8001186:	f041 0101 	orr.w	r1, r1, #1
 800118a:	6001      	str	r1, [r0, #0]
    return HAL_OK;
 800118c:	4620      	mov	r0, r4
    __HAL_UNLOCK(hi2c);
 800118e:	f882 4040 	strb.w	r4, [r2, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8001192:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
  }
}
 8001196:	f85d 4b04 	ldr.w	r4, [sp], #4
 800119a:	4770      	bx	lr

0800119c <HAL_PWREx_GetVoltageRange>:
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800119c:	4b07      	ldr	r3, [pc, #28]	; (80011bc <HAL_PWREx_GetVoltageRange+0x20>)
 800119e:	6818      	ldr	r0, [r3, #0]
 80011a0:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 80011a4:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80011a8:	d007      	beq.n	80011ba <HAL_PWREx_GetVoltageRange+0x1e>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80011aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80011ae:	f413 7f80 	tst.w	r3, #256	; 0x100
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80011b2:	bf14      	ite	ne
 80011b4:	f44f 7000 	movne.w	r0, #512	; 0x200
 80011b8:	2000      	moveq	r0, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80011ba:	4770      	bx	lr
 80011bc:	40007000 	.word	0x40007000

080011c0 <HAL_PWREx_ControlVoltageScaling>:

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80011c0:	4a3b      	ldr	r2, [pc, #236]	; (80012b0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
{
 80011c2:	b410      	push	{r4}
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80011c4:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80011c6:	b968      	cbnz	r0, 80011e4 <HAL_PWREx_ControlVoltageScaling+0x24>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80011c8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80011cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80011d0:	d014      	beq.n	80011fc <HAL_PWREx_ControlVoltageScaling+0x3c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80011d2:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    }
  }
#endif

  return HAL_OK;
}
 80011d6:	f85d 4b04 	ldr.w	r4, [sp], #4
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80011da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80011de:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 80011e2:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80011e4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80011e8:	d031      	beq.n	800124e <HAL_PWREx_ControlVoltageScaling+0x8e>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80011ea:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80011ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80011f2:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80011f4:	2000      	movs	r0, #0
}
 80011f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80011fa:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80011fc:	f8d2 1080 	ldr.w	r1, [r2, #128]	; 0x80
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001200:	4b2c      	ldr	r3, [pc, #176]	; (80012b4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8001202:	482d      	ldr	r0, [pc, #180]	; (80012b8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001204:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8001208:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800120c:	6811      	ldr	r1, [r2, #0]
 800120e:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 8001212:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8001216:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001218:	681c      	ldr	r4, [r3, #0]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800121a:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800121c:	2332      	movs	r3, #50	; 0x32
 800121e:	fb03 f304 	mul.w	r3, r3, r4
 8001222:	fba0 0303 	umull	r0, r3, r0, r3
 8001226:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001228:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800122a:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800122e:	d506      	bpl.n	800123e <HAL_PWREx_ControlVoltageScaling+0x7e>
 8001230:	e000      	b.n	8001234 <HAL_PWREx_ControlVoltageScaling+0x74>
 8001232:	b123      	cbz	r3, 800123e <HAL_PWREx_ControlVoltageScaling+0x7e>
 8001234:	6951      	ldr	r1, [r2, #20]
 8001236:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8001238:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800123c:	d4f9      	bmi.n	8001232 <HAL_PWREx_ControlVoltageScaling+0x72>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800123e:	4b1c      	ldr	r3, [pc, #112]	; (80012b0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8001240:	695b      	ldr	r3, [r3, #20]
 8001242:	055c      	lsls	r4, r3, #21
 8001244:	d5d6      	bpl.n	80011f4 <HAL_PWREx_ControlVoltageScaling+0x34>
        return HAL_TIMEOUT;
 8001246:	2003      	movs	r0, #3
}
 8001248:	f85d 4b04 	ldr.w	r4, [sp], #4
 800124c:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800124e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001252:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001256:	d007      	beq.n	8001268 <HAL_PWREx_ControlVoltageScaling+0xa8>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001258:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 800125c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001260:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  return HAL_OK;
 8001264:	2000      	movs	r0, #0
 8001266:	e7c6      	b.n	80011f6 <HAL_PWREx_ControlVoltageScaling+0x36>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001268:	f8d2 1080 	ldr.w	r1, [r2, #128]	; 0x80
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800126c:	4b11      	ldr	r3, [pc, #68]	; (80012b4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 800126e:	4812      	ldr	r0, [pc, #72]	; (80012b8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001270:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001274:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001278:	6811      	ldr	r1, [r2, #0]
 800127a:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
 800127e:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8001282:	6011      	str	r1, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001284:	681c      	ldr	r4, [r3, #0]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001286:	6951      	ldr	r1, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001288:	2332      	movs	r3, #50	; 0x32
 800128a:	fb03 f304 	mul.w	r3, r3, r4
 800128e:	fba0 0303 	umull	r0, r3, r0, r3
 8001292:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001294:	0548      	lsls	r0, r1, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001296:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800129a:	d5d0      	bpl.n	800123e <HAL_PWREx_ControlVoltageScaling+0x7e>
 800129c:	e001      	b.n	80012a2 <HAL_PWREx_ControlVoltageScaling+0xe2>
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d0cd      	beq.n	800123e <HAL_PWREx_ControlVoltageScaling+0x7e>
 80012a2:	6951      	ldr	r1, [r2, #20]
 80012a4:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 80012a6:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80012aa:	d5c8      	bpl.n	800123e <HAL_PWREx_ControlVoltageScaling+0x7e>
 80012ac:	e7f7      	b.n	800129e <HAL_PWREx_ControlVoltageScaling+0xde>
 80012ae:	bf00      	nop
 80012b0:	40007000 	.word	0x40007000
 80012b4:	20040044 	.word	0x20040044
 80012b8:	431bde83 	.word	0x431bde83

080012bc <HAL_PWREx_EnableVddIO2>:
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80012bc:	4a02      	ldr	r2, [pc, #8]	; (80012c8 <HAL_PWREx_EnableVddIO2+0xc>)
 80012be:	6853      	ldr	r3, [r2, #4]
 80012c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012c4:	6053      	str	r3, [r2, #4]
 80012c6:	4770      	bx	lr
 80012c8:	40007000 	.word	0x40007000

080012cc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80012cc:	b530      	push	{r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80012ce:	4d1e      	ldr	r5, [pc, #120]	; (8001348 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 80012d0:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80012d2:	00db      	lsls	r3, r3, #3
{
 80012d4:	b083      	sub	sp, #12
 80012d6:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80012d8:	d519      	bpl.n	800130e <RCC_SetFlashLatencyFromMSIRange+0x42>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80012da:	f7ff ff5f 	bl	800119c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80012de:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80012e2:	d026      	beq.n	8001332 <RCC_SetFlashLatencyFromMSIRange+0x66>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80012e4:	2c7f      	cmp	r4, #127	; 0x7f
 80012e6:	d82b      	bhi.n	8001340 <RCC_SetFlashLatencyFromMSIRange+0x74>
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80012e8:	f1a4 0470 	sub.w	r4, r4, #112	; 0x70
 80012ec:	fab4 f484 	clz	r4, r4
 80012f0:	0964      	lsrs	r4, r4, #5
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80012f2:	4916      	ldr	r1, [pc, #88]	; (800134c <RCC_SetFlashLatencyFromMSIRange+0x80>)
 80012f4:	680b      	ldr	r3, [r1, #0]
 80012f6:	f023 030f 	bic.w	r3, r3, #15
 80012fa:	4323      	orrs	r3, r4
 80012fc:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80012fe:	6808      	ldr	r0, [r1, #0]
 8001300:	f000 000f 	and.w	r0, r0, #15
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8001304:	1b00      	subs	r0, r0, r4
 8001306:	bf18      	it	ne
 8001308:	2001      	movne	r0, #1
 800130a:	b003      	add	sp, #12
 800130c:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 800130e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001310:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001314:	65ab      	str	r3, [r5, #88]	; 0x58
 8001316:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001318:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800131c:	9301      	str	r3, [sp, #4]
 800131e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8001320:	f7ff ff3c 	bl	800119c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8001324:	6dab      	ldr	r3, [r5, #88]	; 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001326:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    __HAL_RCC_PWR_CLK_DISABLE();
 800132a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800132e:	65ab      	str	r3, [r5, #88]	; 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001330:	d1d8      	bne.n	80012e4 <RCC_SetFlashLatencyFromMSIRange+0x18>
    if(msirange > RCC_MSIRANGE_8)
 8001332:	2c80      	cmp	r4, #128	; 0x80
 8001334:	d906      	bls.n	8001344 <RCC_SetFlashLatencyFromMSIRange+0x78>
      if(msirange > RCC_MSIRANGE_10)
 8001336:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_1; /* 1WS */
 8001338:	bf8c      	ite	hi
 800133a:	2402      	movhi	r4, #2
 800133c:	2401      	movls	r4, #1
 800133e:	e7d8      	b.n	80012f2 <RCC_SetFlashLatencyFromMSIRange+0x26>
        latency = FLASH_LATENCY_2; /* 2WS */
 8001340:	2402      	movs	r4, #2
 8001342:	e7d6      	b.n	80012f2 <RCC_SetFlashLatencyFromMSIRange+0x26>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001344:	2400      	movs	r4, #0
 8001346:	e7d4      	b.n	80012f2 <RCC_SetFlashLatencyFromMSIRange+0x26>
 8001348:	40021000 	.word	0x40021000
 800134c:	40022000 	.word	0x40022000

08001350 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001350:	4a28      	ldr	r2, [pc, #160]	; (80013f4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001352:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001354:	68d2      	ldr	r2, [r2, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001356:	f013 030c 	ands.w	r3, r3, #12
 800135a:	d008      	beq.n	800136e <HAL_RCC_GetSysClockFreq+0x1e>
 800135c:	2b0c      	cmp	r3, #12
 800135e:	d038      	beq.n	80013d2 <HAL_RCC_GetSysClockFreq+0x82>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001360:	2b04      	cmp	r3, #4
 8001362:	d034      	beq.n	80013ce <HAL_RCC_GetSysClockFreq+0x7e>
 8001364:	2b08      	cmp	r3, #8
 8001366:	4824      	ldr	r0, [pc, #144]	; (80013f8 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001368:	bf18      	it	ne
 800136a:	2000      	movne	r0, #0
 800136c:	4770      	bx	lr
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800136e:	4a21      	ldr	r2, [pc, #132]	; (80013f4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001370:	6811      	ldr	r1, [r2, #0]
 8001372:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001374:	bf54      	ite	pl
 8001376:	f8d2 2094 	ldrpl.w	r2, [r2, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800137a:	6812      	ldrmi	r2, [r2, #0]
    msirange = MSIRangeTable[msirange];
 800137c:	491f      	ldr	r1, [pc, #124]	; (80013fc <HAL_RCC_GetSysClockFreq+0xac>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800137e:	bf54      	ite	pl
 8001380:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001384:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 8001388:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800138c:	b303      	cbz	r3, 80013d0 <HAL_RCC_GetSysClockFreq+0x80>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800138e:	2b0c      	cmp	r3, #12
 8001390:	d12d      	bne.n	80013ee <HAL_RCC_GetSysClockFreq+0x9e>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001392:	4b18      	ldr	r3, [pc, #96]	; (80013f4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001394:	68db      	ldr	r3, [r3, #12]
 8001396:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 800139a:	2b02      	cmp	r3, #2
 800139c:	d025      	beq.n	80013ea <HAL_RCC_GetSysClockFreq+0x9a>
      pllvco = HSE_VALUE;
 800139e:	4a16      	ldr	r2, [pc, #88]	; (80013f8 <HAL_RCC_GetSysClockFreq+0xa8>)
 80013a0:	2b03      	cmp	r3, #3
 80013a2:	bf08      	it	eq
 80013a4:	4610      	moveq	r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80013a6:	4b13      	ldr	r3, [pc, #76]	; (80013f4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80013a8:	68d9      	ldr	r1, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80013aa:	68da      	ldr	r2, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80013ac:	68db      	ldr	r3, [r3, #12]
 80013ae:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80013b2:	3301      	adds	r3, #1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80013b4:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80013b8:	f3c2 2206 	ubfx	r2, r2, #8, #7
 80013bc:	fb00 f202 	mul.w	r2, r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80013c0:	3101      	adds	r1, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80013c2:	0058      	lsls	r0, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80013c4:	fbb2 f3f1 	udiv	r3, r2, r1
    sysclockfreq = pllvco / pllr;
 80013c8:	fbb3 f0f0 	udiv	r0, r3, r0
 80013cc:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 80013ce:	480c      	ldr	r0, [pc, #48]	; (8001400 <HAL_RCC_GetSysClockFreq+0xb0>)
}
 80013d0:	4770      	bx	lr
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80013d2:	f002 0203 	and.w	r2, r2, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80013d6:	2a01      	cmp	r2, #1
 80013d8:	d0c9      	beq.n	800136e <HAL_RCC_GetSysClockFreq+0x1e>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80013da:	4b06      	ldr	r3, [pc, #24]	; (80013f4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80013dc:	68db      	ldr	r3, [r3, #12]
 80013de:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 80013e2:	2b02      	cmp	r3, #2
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80013e4:	f04f 0000 	mov.w	r0, #0
    switch (pllsource)
 80013e8:	d1d9      	bne.n	800139e <HAL_RCC_GetSysClockFreq+0x4e>
      pllvco = HSI_VALUE;
 80013ea:	4805      	ldr	r0, [pc, #20]	; (8001400 <HAL_RCC_GetSysClockFreq+0xb0>)
 80013ec:	e7db      	b.n	80013a6 <HAL_RCC_GetSysClockFreq+0x56>
 80013ee:	2000      	movs	r0, #0
  return sysclockfreq;
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	40021000 	.word	0x40021000
 80013f8:	007a1200 	.word	0x007a1200
 80013fc:	08005d70 	.word	0x08005d70
 8001400:	00f42400 	.word	0x00f42400

08001404 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8001404:	2800      	cmp	r0, #0
 8001406:	f000 826c 	beq.w	80018e2 <HAL_RCC_OscConfig+0x4de>
{
 800140a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800140e:	4a96      	ldr	r2, [pc, #600]	; (8001668 <HAL_RCC_OscConfig+0x264>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001410:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001412:	6895      	ldr	r5, [r2, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001414:	68d6      	ldr	r6, [r2, #12]
 8001416:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001418:	06d8      	lsls	r0, r3, #27
{
 800141a:	b082      	sub	sp, #8
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800141c:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001420:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001424:	d52e      	bpl.n	8001484 <HAL_RCC_OscConfig+0x80>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001426:	2d00      	cmp	r5, #0
 8001428:	f000 8127 	beq.w	800167a <HAL_RCC_OscConfig+0x276>
 800142c:	2d0c      	cmp	r5, #12
 800142e:	f000 8121 	beq.w	8001674 <HAL_RCC_OscConfig+0x270>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001432:	69a3      	ldr	r3, [r4, #24]
        __HAL_RCC_MSI_ENABLE();
 8001434:	4f8c      	ldr	r7, [pc, #560]	; (8001668 <HAL_RCC_OscConfig+0x264>)
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001436:	2b00      	cmp	r3, #0
 8001438:	f000 81a0 	beq.w	800177c <HAL_RCC_OscConfig+0x378>
        __HAL_RCC_MSI_ENABLE();
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	f043 0301 	orr.w	r3, r3, #1
 8001442:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8001444:	f7fe feec 	bl	8000220 <HAL_GetTick>
 8001448:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800144a:	e006      	b.n	800145a <HAL_RCC_OscConfig+0x56>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800144c:	f7fe fee8 	bl	8000220 <HAL_GetTick>
 8001450:	eba0 0008 	sub.w	r0, r0, r8
 8001454:	2802      	cmp	r0, #2
 8001456:	f200 81cb 	bhi.w	80017f0 <HAL_RCC_OscConfig+0x3ec>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	079b      	lsls	r3, r3, #30
 800145e:	d5f5      	bpl.n	800144c <HAL_RCC_OscConfig+0x48>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	f043 0308 	orr.w	r3, r3, #8
 8001466:	603b      	str	r3, [r7, #0]
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	6a22      	ldr	r2, [r4, #32]
 800146c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001470:	4313      	orrs	r3, r2
 8001472:	603b      	str	r3, [r7, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	69e2      	ldr	r2, [r4, #28]
 8001478:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800147c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001480:	607b      	str	r3, [r7, #4]
 8001482:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001484:	07d9      	lsls	r1, r3, #31
 8001486:	d51e      	bpl.n	80014c6 <HAL_RCC_OscConfig+0xc2>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001488:	2d08      	cmp	r5, #8
 800148a:	f000 818d 	beq.w	80017a8 <HAL_RCC_OscConfig+0x3a4>
 800148e:	2d0c      	cmp	r5, #12
 8001490:	f000 8187 	beq.w	80017a2 <HAL_RCC_OscConfig+0x39e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001494:	6862      	ldr	r2, [r4, #4]
 8001496:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800149a:	f000 81a3 	beq.w	80017e4 <HAL_RCC_OscConfig+0x3e0>
 800149e:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 80014a2:	f000 820b 	beq.w	80018bc <HAL_RCC_OscConfig+0x4b8>
 80014a6:	4970      	ldr	r1, [pc, #448]	; (8001668 <HAL_RCC_OscConfig+0x264>)
 80014a8:	6808      	ldr	r0, [r1, #0]
 80014aa:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 80014ae:	6008      	str	r0, [r1, #0]
 80014b0:	6808      	ldr	r0, [r1, #0]
 80014b2:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 80014b6:	6008      	str	r0, [r1, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014b8:	2a00      	cmp	r2, #0
 80014ba:	f000 8116 	beq.w	80016ea <HAL_RCC_OscConfig+0x2e6>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U) {};
 80014be:	496a      	ldr	r1, [pc, #424]	; (8001668 <HAL_RCC_OscConfig+0x264>)
 80014c0:	680a      	ldr	r2, [r1, #0]
 80014c2:	0397      	lsls	r7, r2, #14
 80014c4:	d5fc      	bpl.n	80014c0 <HAL_RCC_OscConfig+0xbc>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014c6:	079a      	lsls	r2, r3, #30
 80014c8:	d518      	bpl.n	80014fc <HAL_RCC_OscConfig+0xf8>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80014ca:	2d04      	cmp	r5, #4
 80014cc:	f000 8179 	beq.w	80017c2 <HAL_RCC_OscConfig+0x3be>
 80014d0:	2d0c      	cmp	r5, #12
 80014d2:	f000 8173 	beq.w	80017bc <HAL_RCC_OscConfig+0x3b8>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014d6:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 80014d8:	4963      	ldr	r1, [pc, #396]	; (8001668 <HAL_RCC_OscConfig+0x264>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014da:	2a00      	cmp	r2, #0
 80014dc:	f000 8143 	beq.w	8001766 <HAL_RCC_OscConfig+0x362>
        __HAL_RCC_HSI_ENABLE();
 80014e0:	680a      	ldr	r2, [r1, #0]
 80014e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80014e6:	600a      	str	r2, [r1, #0]
      	while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U){};
 80014e8:	680a      	ldr	r2, [r1, #0]
 80014ea:	0556      	lsls	r6, r2, #21
 80014ec:	d5fc      	bpl.n	80014e8 <HAL_RCC_OscConfig+0xe4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014ee:	684a      	ldr	r2, [r1, #4]
 80014f0:	6920      	ldr	r0, [r4, #16]
 80014f2:	f022 42fe 	bic.w	r2, r2, #2130706432	; 0x7f000000
 80014f6:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 80014fa:	604a      	str	r2, [r1, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014fc:	0719      	lsls	r1, r3, #28
 80014fe:	d50e      	bpl.n	800151e <HAL_RCC_OscConfig+0x11a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001500:	6962      	ldr	r2, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8001502:	4959      	ldr	r1, [pc, #356]	; (8001668 <HAL_RCC_OscConfig+0x264>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001504:	2a00      	cmp	r2, #0
 8001506:	f000 80f8 	beq.w	80016fa <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_LSI_ENABLE();
 800150a:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 800150e:	f042 0201 	orr.w	r2, r2, #1
 8001512:	f8c1 2094 	str.w	r2, [r1, #148]	; 0x94
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U){};
 8001516:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 800151a:	0797      	lsls	r7, r2, #30
 800151c:	d5fb      	bpl.n	8001516 <HAL_RCC_OscConfig+0x112>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800151e:	075a      	lsls	r2, r3, #29
 8001520:	d530      	bpl.n	8001584 <HAL_RCC_OscConfig+0x180>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001522:	4b51      	ldr	r3, [pc, #324]	; (8001668 <HAL_RCC_OscConfig+0x264>)
 8001524:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001526:	00d0      	lsls	r0, r2, #3
 8001528:	f140 80ff 	bpl.w	800172a <HAL_RCC_OscConfig+0x326>
    FlagStatus       pwrclkchanged = RESET;
 800152c:	2000      	movs	r0, #0
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800152e:	4a4f      	ldr	r2, [pc, #316]	; (800166c <HAL_RCC_OscConfig+0x268>)
 8001530:	6813      	ldr	r3, [r2, #0]
 8001532:	05d9      	lsls	r1, r3, #23
 8001534:	d406      	bmi.n	8001544 <HAL_RCC_OscConfig+0x140>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001536:	6813      	ldr	r3, [r2, #0]
 8001538:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800153c:	6013      	str	r3, [r2, #0]
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) {};
 800153e:	6813      	ldr	r3, [r2, #0]
 8001540:	05db      	lsls	r3, r3, #23
 8001542:	d5fc      	bpl.n	800153e <HAL_RCC_OscConfig+0x13a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001544:	68a3      	ldr	r3, [r4, #8]
 8001546:	2b01      	cmp	r3, #1
 8001548:	f000 815c 	beq.w	8001804 <HAL_RCC_OscConfig+0x400>
 800154c:	2b05      	cmp	r3, #5
 800154e:	f000 8161 	beq.w	8001814 <HAL_RCC_OscConfig+0x410>
 8001552:	4a45      	ldr	r2, [pc, #276]	; (8001668 <HAL_RCC_OscConfig+0x264>)
 8001554:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8001558:	f021 0101 	bic.w	r1, r1, #1
 800155c:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
 8001560:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8001564:	f021 0104 	bic.w	r1, r1, #4
 8001568:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800156c:	2b00      	cmp	r3, #0
 800156e:	f000 80d2 	beq.w	8001716 <HAL_RCC_OscConfig+0x312>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U){};
 8001572:	4a3d      	ldr	r2, [pc, #244]	; (8001668 <HAL_RCC_OscConfig+0x264>)
 8001574:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001578:	079f      	lsls	r7, r3, #30
 800157a:	d5fb      	bpl.n	8001574 <HAL_RCC_OscConfig+0x170>
    if(pwrclkchanged == SET)
 800157c:	2800      	cmp	r0, #0
 800157e:	f040 813b 	bne.w	80017f8 <HAL_RCC_OscConfig+0x3f4>
 8001582:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001584:	0698      	lsls	r0, r3, #26
 8001586:	d50e      	bpl.n	80015a6 <HAL_RCC_OscConfig+0x1a2>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001588:	6a63      	ldr	r3, [r4, #36]	; 0x24
      __HAL_RCC_HSI48_ENABLE();
 800158a:	4a37      	ldr	r2, [pc, #220]	; (8001668 <HAL_RCC_OscConfig+0x264>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800158c:	2b00      	cmp	r3, #0
 800158e:	f000 80d7 	beq.w	8001740 <HAL_RCC_OscConfig+0x33c>
      __HAL_RCC_HSI48_ENABLE();
 8001592:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8001596:	f043 0301 	orr.w	r3, r3, #1
 800159a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U){};
 800159e:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 80015a2:	0799      	lsls	r1, r3, #30
 80015a4:	d5fb      	bpl.n	800159e <HAL_RCC_OscConfig+0x19a>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80015a6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d044      	beq.n	8001636 <HAL_RCC_OscConfig+0x232>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80015ac:	2b02      	cmp	r3, #2
 80015ae:	d046      	beq.n	800163e <HAL_RCC_OscConfig+0x23a>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80015b0:	2d0c      	cmp	r5, #12
 80015b2:	d055      	beq.n	8001660 <HAL_RCC_OscConfig+0x25c>
        __HAL_RCC_PLL_DISABLE();
 80015b4:	4b2c      	ldr	r3, [pc, #176]	; (8001668 <HAL_RCC_OscConfig+0x264>)
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80015bc:	601a      	str	r2, [r3, #0]
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U){};
 80015be:	6818      	ldr	r0, [r3, #0]
 80015c0:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 80015c4:	d1fb      	bne.n	80015be <HAL_RCC_OscConfig+0x1ba>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80015c6:	68d9      	ldr	r1, [r3, #12]
 80015c8:	4a29      	ldr	r2, [pc, #164]	; (8001670 <HAL_RCC_OscConfig+0x26c>)
 80015ca:	400a      	ands	r2, r1
 80015cc:	60da      	str	r2, [r3, #12]
}
 80015ce:	b002      	add	sp, #8
 80015d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80015d4:	6b26      	ldr	r6, [r4, #48]	; 0x30
 80015d6:	f003 00f0 	and.w	r0, r3, #240	; 0xf0
 80015da:	3e01      	subs	r6, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80015dc:	ebb0 1f06 	cmp.w	r0, r6, lsl #4
 80015e0:	d134      	bne.n	800164c <HAL_RCC_OscConfig+0x248>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80015e2:	6b66      	ldr	r6, [r4, #52]	; 0x34
 80015e4:	f403 40fe 	and.w	r0, r3, #32512	; 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80015e8:	ebb0 2f06 	cmp.w	r0, r6, lsl #8
 80015ec:	d12e      	bne.n	800164c <HAL_RCC_OscConfig+0x248>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80015ee:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80015f0:	f003 4078 	and.w	r0, r3, #4160749568	; 0xf8000000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80015f4:	ebb0 6fc6 	cmp.w	r0, r6, lsl #27
 80015f8:	d128      	bne.n	800164c <HAL_RCC_OscConfig+0x248>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80015fa:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80015fc:	0840      	lsrs	r0, r0, #1
 80015fe:	3801      	subs	r0, #1
 8001600:	f403 06c0 	and.w	r6, r3, #6291456	; 0x600000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001604:	ebb6 5f40 	cmp.w	r6, r0, lsl #21
 8001608:	d120      	bne.n	800164c <HAL_RCC_OscConfig+0x248>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800160a:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800160c:	0840      	lsrs	r0, r0, #1
 800160e:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8001612:	3801      	subs	r0, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001614:	ebb3 6f40 	cmp.w	r3, r0, lsl #25
 8001618:	d118      	bne.n	800164c <HAL_RCC_OscConfig+0x248>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800161a:	6813      	ldr	r3, [r2, #0]
 800161c:	0199      	lsls	r1, r3, #6
 800161e:	d40a      	bmi.n	8001636 <HAL_RCC_OscConfig+0x232>
          __HAL_RCC_PLL_ENABLE();
 8001620:	6813      	ldr	r3, [r2, #0]
 8001622:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001626:	6013      	str	r3, [r2, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001628:	68d3      	ldr	r3, [r2, #12]
 800162a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800162e:	60d3      	str	r3, [r2, #12]
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U){};
 8001630:	6813      	ldr	r3, [r2, #0]
 8001632:	019b      	lsls	r3, r3, #6
 8001634:	d5fc      	bpl.n	8001630 <HAL_RCC_OscConfig+0x22c>
  return HAL_OK;
 8001636:	2000      	movs	r0, #0
}
 8001638:	b002      	add	sp, #8
 800163a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pll_config = RCC->PLLCFGR;
 800163e:	4a0a      	ldr	r2, [pc, #40]	; (8001668 <HAL_RCC_OscConfig+0x264>)
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001640:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
      pll_config = RCC->PLLCFGR;
 8001642:	68d3      	ldr	r3, [r2, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001644:	f003 0003 	and.w	r0, r3, #3
 8001648:	4288      	cmp	r0, r1
 800164a:	d0c3      	beq.n	80015d4 <HAL_RCC_OscConfig+0x1d0>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800164c:	2d0c      	cmp	r5, #12
 800164e:	d007      	beq.n	8001660 <HAL_RCC_OscConfig+0x25c>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001650:	4b05      	ldr	r3, [pc, #20]	; (8001668 <HAL_RCC_OscConfig+0x264>)
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	0157      	lsls	r7, r2, #5
 8001656:	d403      	bmi.n	8001660 <HAL_RCC_OscConfig+0x25c>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	00d6      	lsls	r6, r2, #3
 800165c:	f140 8100 	bpl.w	8001860 <HAL_RCC_OscConfig+0x45c>
    return HAL_ERROR;
 8001660:	2001      	movs	r0, #1
}
 8001662:	b002      	add	sp, #8
 8001664:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001668:	40021000 	.word	0x40021000
 800166c:	40007000 	.word	0x40007000
 8001670:	feeefffc 	.word	0xfeeefffc
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001674:	2e01      	cmp	r6, #1
 8001676:	f47f aedc 	bne.w	8001432 <HAL_RCC_OscConfig+0x2e>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800167a:	4b9b      	ldr	r3, [pc, #620]	; (80018e8 <HAL_RCC_OscConfig+0x4e4>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	0799      	lsls	r1, r3, #30
 8001680:	d46d      	bmi.n	800175e <HAL_RCC_OscConfig+0x35a>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001682:	4b99      	ldr	r3, [pc, #612]	; (80018e8 <HAL_RCC_OscConfig+0x4e4>)
 8001684:	6a20      	ldr	r0, [r4, #32]
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	0712      	lsls	r2, r2, #28
 800168a:	bf56      	itet	pl
 800168c:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	; 0x94
 8001690:	681b      	ldrmi	r3, [r3, #0]
 8001692:	091b      	lsrpl	r3, r3, #4
 8001694:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001698:	4283      	cmp	r3, r0
 800169a:	f0c0 80c9 	bcc.w	8001830 <HAL_RCC_OscConfig+0x42c>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800169e:	4b92      	ldr	r3, [pc, #584]	; (80018e8 <HAL_RCC_OscConfig+0x4e4>)
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	f042 0208 	orr.w	r2, r2, #8
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80016ae:	4302      	orrs	r2, r0
 80016b0:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016b2:	685a      	ldr	r2, [r3, #4]
 80016b4:	69e1      	ldr	r1, [r4, #28]
 80016b6:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80016ba:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80016be:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80016c0:	2d00      	cmp	r5, #0
 80016c2:	f000 8108 	beq.w	80018d6 <HAL_RCC_OscConfig+0x4d2>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80016c6:	f7ff fe43 	bl	8001350 <HAL_RCC_GetSysClockFreq>
 80016ca:	4b87      	ldr	r3, [pc, #540]	; (80018e8 <HAL_RCC_OscConfig+0x4e4>)
 80016cc:	4f87      	ldr	r7, [pc, #540]	; (80018ec <HAL_RCC_OscConfig+0x4e8>)
 80016ce:	689a      	ldr	r2, [r3, #8]
 80016d0:	4987      	ldr	r1, [pc, #540]	; (80018f0 <HAL_RCC_OscConfig+0x4ec>)
 80016d2:	6823      	ldr	r3, [r4, #0]
 80016d4:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80016d8:	5cba      	ldrb	r2, [r7, r2]
 80016da:	f002 021f 	and.w	r2, r2, #31
 80016de:	40d0      	lsrs	r0, r2
 80016e0:	6008      	str	r0, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016e2:	07d9      	lsls	r1, r3, #31
 80016e4:	f57f aeef 	bpl.w	80014c6 <HAL_RCC_OscConfig+0xc2>
 80016e8:	e6ce      	b.n	8001488 <HAL_RCC_OscConfig+0x84>
      	while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) {};
 80016ea:	680a      	ldr	r2, [r1, #0]
 80016ec:	0390      	lsls	r0, r2, #14
 80016ee:	f57f aeea 	bpl.w	80014c6 <HAL_RCC_OscConfig+0xc2>
 80016f2:	680a      	ldr	r2, [r1, #0]
 80016f4:	0390      	lsls	r0, r2, #14
 80016f6:	d4f8      	bmi.n	80016ea <HAL_RCC_OscConfig+0x2e6>
 80016f8:	e6e5      	b.n	80014c6 <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 80016fa:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 80016fe:	f022 0201 	bic.w	r2, r2, #1
 8001702:	f8c1 2094 	str.w	r2, [r1, #148]	; 0x94
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U){};
 8001706:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 800170a:	0796      	lsls	r6, r2, #30
 800170c:	d4fb      	bmi.n	8001706 <HAL_RCC_OscConfig+0x302>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800170e:	075a      	lsls	r2, r3, #29
 8001710:	f53f af07 	bmi.w	8001522 <HAL_RCC_OscConfig+0x11e>
 8001714:	e736      	b.n	8001584 <HAL_RCC_OscConfig+0x180>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U){};
 8001716:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800171a:	079e      	lsls	r6, r3, #30
 800171c:	f57f af2e 	bpl.w	800157c <HAL_RCC_OscConfig+0x178>
 8001720:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001724:	079e      	lsls	r6, r3, #30
 8001726:	d4f6      	bmi.n	8001716 <HAL_RCC_OscConfig+0x312>
 8001728:	e728      	b.n	800157c <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_PWR_CLK_ENABLE();
 800172a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800172c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001730:	659a      	str	r2, [r3, #88]	; 0x58
 8001732:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001734:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001738:	9301      	str	r3, [sp, #4]
 800173a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800173c:	2001      	movs	r0, #1
 800173e:	e6f6      	b.n	800152e <HAL_RCC_OscConfig+0x12a>
      __HAL_RCC_HSI48_DISABLE();
 8001740:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8001744:	f023 0301 	bic.w	r3, r3, #1
 8001748:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U){};
 800174c:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8001750:	079b      	lsls	r3, r3, #30
 8001752:	d4fb      	bmi.n	800174c <HAL_RCC_OscConfig+0x348>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001754:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001756:	2b00      	cmp	r3, #0
 8001758:	f47f af28 	bne.w	80015ac <HAL_RCC_OscConfig+0x1a8>
 800175c:	e76b      	b.n	8001636 <HAL_RCC_OscConfig+0x232>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800175e:	69a3      	ldr	r3, [r4, #24]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d18e      	bne.n	8001682 <HAL_RCC_OscConfig+0x27e>
 8001764:	e77c      	b.n	8001660 <HAL_RCC_OscConfig+0x25c>
        __HAL_RCC_HSI_DISABLE();
 8001766:	680a      	ldr	r2, [r1, #0]
 8001768:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800176c:	600a      	str	r2, [r1, #0]
      	while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U){};
 800176e:	680a      	ldr	r2, [r1, #0]
 8001770:	0550      	lsls	r0, r2, #21
 8001772:	d4fc      	bmi.n	800176e <HAL_RCC_OscConfig+0x36a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001774:	0719      	lsls	r1, r3, #28
 8001776:	f53f aec3 	bmi.w	8001500 <HAL_RCC_OscConfig+0xfc>
 800177a:	e6d0      	b.n	800151e <HAL_RCC_OscConfig+0x11a>
        __HAL_RCC_MSI_DISABLE();
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	f023 0301 	bic.w	r3, r3, #1
 8001782:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8001784:	f7fe fd4c 	bl	8000220 <HAL_GetTick>
 8001788:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800178a:	e005      	b.n	8001798 <HAL_RCC_OscConfig+0x394>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800178c:	f7fe fd48 	bl	8000220 <HAL_GetTick>
 8001790:	eba0 0008 	sub.w	r0, r0, r8
 8001794:	2802      	cmp	r0, #2
 8001796:	d82b      	bhi.n	80017f0 <HAL_RCC_OscConfig+0x3ec>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	0798      	lsls	r0, r3, #30
 800179c:	d4f6      	bmi.n	800178c <HAL_RCC_OscConfig+0x388>
 800179e:	6823      	ldr	r3, [r4, #0]
 80017a0:	e670      	b.n	8001484 <HAL_RCC_OscConfig+0x80>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80017a2:	2e03      	cmp	r6, #3
 80017a4:	f47f ae76 	bne.w	8001494 <HAL_RCC_OscConfig+0x90>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017a8:	4a4f      	ldr	r2, [pc, #316]	; (80018e8 <HAL_RCC_OscConfig+0x4e4>)
 80017aa:	6812      	ldr	r2, [r2, #0]
 80017ac:	0392      	lsls	r2, r2, #14
 80017ae:	f57f ae8a 	bpl.w	80014c6 <HAL_RCC_OscConfig+0xc2>
 80017b2:	6862      	ldr	r2, [r4, #4]
 80017b4:	2a00      	cmp	r2, #0
 80017b6:	f47f ae86 	bne.w	80014c6 <HAL_RCC_OscConfig+0xc2>
 80017ba:	e751      	b.n	8001660 <HAL_RCC_OscConfig+0x25c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80017bc:	2e02      	cmp	r6, #2
 80017be:	f47f ae8a 	bne.w	80014d6 <HAL_RCC_OscConfig+0xd2>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017c2:	4a49      	ldr	r2, [pc, #292]	; (80018e8 <HAL_RCC_OscConfig+0x4e4>)
 80017c4:	6812      	ldr	r2, [r2, #0]
 80017c6:	0557      	lsls	r7, r2, #21
 80017c8:	d503      	bpl.n	80017d2 <HAL_RCC_OscConfig+0x3ce>
 80017ca:	68e2      	ldr	r2, [r4, #12]
 80017cc:	2a00      	cmp	r2, #0
 80017ce:	f43f af47 	beq.w	8001660 <HAL_RCC_OscConfig+0x25c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017d2:	4945      	ldr	r1, [pc, #276]	; (80018e8 <HAL_RCC_OscConfig+0x4e4>)
 80017d4:	6920      	ldr	r0, [r4, #16]
 80017d6:	684a      	ldr	r2, [r1, #4]
 80017d8:	f022 42fe 	bic.w	r2, r2, #2130706432	; 0x7f000000
 80017dc:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 80017e0:	604a      	str	r2, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017e2:	e68b      	b.n	80014fc <HAL_RCC_OscConfig+0xf8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017e4:	4940      	ldr	r1, [pc, #256]	; (80018e8 <HAL_RCC_OscConfig+0x4e4>)
 80017e6:	680a      	ldr	r2, [r1, #0]
 80017e8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80017ec:	600a      	str	r2, [r1, #0]
 80017ee:	e666      	b.n	80014be <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
 80017f0:	2003      	movs	r0, #3
}
 80017f2:	b002      	add	sp, #8
 80017f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_DISABLE();
 80017f8:	4a3b      	ldr	r2, [pc, #236]	; (80018e8 <HAL_RCC_OscConfig+0x4e4>)
 80017fa:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80017fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001800:	6593      	str	r3, [r2, #88]	; 0x58
 8001802:	e6be      	b.n	8001582 <HAL_RCC_OscConfig+0x17e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001804:	4a38      	ldr	r2, [pc, #224]	; (80018e8 <HAL_RCC_OscConfig+0x4e4>)
 8001806:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800180a:	f043 0301 	orr.w	r3, r3, #1
 800180e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001812:	e6ae      	b.n	8001572 <HAL_RCC_OscConfig+0x16e>
 8001814:	4b34      	ldr	r3, [pc, #208]	; (80018e8 <HAL_RCC_OscConfig+0x4e4>)
 8001816:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800181a:	f042 0204 	orr.w	r2, r2, #4
 800181e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8001822:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8001826:	f042 0201 	orr.w	r2, r2, #1
 800182a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800182e:	e6a0      	b.n	8001572 <HAL_RCC_OscConfig+0x16e>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001830:	f7ff fd4c 	bl	80012cc <RCC_SetFlashLatencyFromMSIRange>
 8001834:	2800      	cmp	r0, #0
 8001836:	f47f af13 	bne.w	8001660 <HAL_RCC_OscConfig+0x25c>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800183a:	4b2b      	ldr	r3, [pc, #172]	; (80018e8 <HAL_RCC_OscConfig+0x4e4>)
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	f042 0208 	orr.w	r2, r2, #8
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	6a21      	ldr	r1, [r4, #32]
 8001848:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800184c:	430a      	orrs	r2, r1
 800184e:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001850:	685a      	ldr	r2, [r3, #4]
 8001852:	69e1      	ldr	r1, [r4, #28]
 8001854:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001858:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800185c:	605a      	str	r2, [r3, #4]
 800185e:	e732      	b.n	80016c6 <HAL_RCC_OscConfig+0x2c2>
            __HAL_RCC_PLL_DISABLE();
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8001866:	601a      	str	r2, [r3, #0]
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U){};
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	0195      	lsls	r5, r2, #6
 800186c:	d4fc      	bmi.n	8001868 <HAL_RCC_OscConfig+0x464>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800186e:	68d8      	ldr	r0, [r3, #12]
 8001870:	4a20      	ldr	r2, [pc, #128]	; (80018f4 <HAL_RCC_OscConfig+0x4f0>)
 8001872:	f8d4 e034 	ldr.w	lr, [r4, #52]	; 0x34
 8001876:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 8001878:	6b26      	ldr	r6, [r4, #48]	; 0x30
 800187a:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 800187c:	4002      	ands	r2, r0
 800187e:	430a      	orrs	r2, r1
 8001880:	6c20      	ldr	r0, [r4, #64]	; 0x40
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U){};
 8001882:	4919      	ldr	r1, [pc, #100]	; (80018e8 <HAL_RCC_OscConfig+0x4e4>)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001884:	ea42 220e 	orr.w	r2, r2, lr, lsl #8
 8001888:	ea42 62c7 	orr.w	r2, r2, r7, lsl #27
 800188c:	3e01      	subs	r6, #1
 800188e:	086c      	lsrs	r4, r5, #1
 8001890:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
 8001894:	3c01      	subs	r4, #1
 8001896:	0840      	lsrs	r0, r0, #1
 8001898:	ea42 5244 	orr.w	r2, r2, r4, lsl #21
 800189c:	3801      	subs	r0, #1
 800189e:	ea42 6240 	orr.w	r2, r2, r0, lsl #25
 80018a2:	60da      	str	r2, [r3, #12]
            __HAL_RCC_PLL_ENABLE();
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80018aa:	601a      	str	r2, [r3, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80018ac:	68da      	ldr	r2, [r3, #12]
 80018ae:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80018b2:	60da      	str	r2, [r3, #12]
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U){};
 80018b4:	680b      	ldr	r3, [r1, #0]
 80018b6:	0198      	lsls	r0, r3, #6
 80018b8:	d5fc      	bpl.n	80018b4 <HAL_RCC_OscConfig+0x4b0>
 80018ba:	e6bc      	b.n	8001636 <HAL_RCC_OscConfig+0x232>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018bc:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80018c0:	f5a2 323c 	sub.w	r2, r2, #192512	; 0x2f000
 80018c4:	6811      	ldr	r1, [r2, #0]
 80018c6:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
 80018ca:	6011      	str	r1, [r2, #0]
 80018cc:	6811      	ldr	r1, [r2, #0]
 80018ce:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 80018d2:	6011      	str	r1, [r2, #0]
 80018d4:	e5f3      	b.n	80014be <HAL_RCC_OscConfig+0xba>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80018d6:	f7ff fcf9 	bl	80012cc <RCC_SetFlashLatencyFromMSIRange>
 80018da:	2800      	cmp	r0, #0
 80018dc:	f43f aef3 	beq.w	80016c6 <HAL_RCC_OscConfig+0x2c2>
 80018e0:	e6be      	b.n	8001660 <HAL_RCC_OscConfig+0x25c>
    return HAL_ERROR;
 80018e2:	2001      	movs	r0, #1
}
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	40021000 	.word	0x40021000
 80018ec:	08005d58 	.word	0x08005d58
 80018f0:	20040044 	.word	0x20040044
 80018f4:	019d800c 	.word	0x019d800c

080018f8 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 80018f8:	b178      	cbz	r0, 800191a <HAL_RCC_ClockConfig+0x22>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018fa:	4a82      	ldr	r2, [pc, #520]	; (8001b04 <HAL_RCC_ClockConfig+0x20c>)
 80018fc:	6813      	ldr	r3, [r2, #0]
 80018fe:	f003 030f 	and.w	r3, r3, #15
 8001902:	428b      	cmp	r3, r1
 8001904:	d20c      	bcs.n	8001920 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001906:	6813      	ldr	r3, [r2, #0]
 8001908:	f023 030f 	bic.w	r3, r3, #15
 800190c:	430b      	orrs	r3, r1
 800190e:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001910:	6813      	ldr	r3, [r2, #0]
 8001912:	f003 030f 	and.w	r3, r3, #15
 8001916:	4299      	cmp	r1, r3
 8001918:	d002      	beq.n	8001920 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 800191a:	2301      	movs	r3, #1
}
 800191c:	4618      	mov	r0, r3
 800191e:	4770      	bx	lr
{
 8001920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001924:	460c      	mov	r4, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001926:	6801      	ldr	r1, [r0, #0]
 8001928:	4606      	mov	r6, r0
 800192a:	f011 0002 	ands.w	r0, r1, #2
 800192e:	d147      	bne.n	80019c0 <HAL_RCC_ClockConfig+0xc8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001930:	07ca      	lsls	r2, r1, #31
 8001932:	d531      	bpl.n	8001998 <HAL_RCC_ClockConfig+0xa0>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001934:	6872      	ldr	r2, [r6, #4]
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001936:	4b74      	ldr	r3, [pc, #464]	; (8001b08 <HAL_RCC_ClockConfig+0x210>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001938:	2a03      	cmp	r2, #3
 800193a:	f000 8088 	beq.w	8001a4e <HAL_RCC_ClockConfig+0x156>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800193e:	2a02      	cmp	r2, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001940:	681b      	ldr	r3, [r3, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001942:	f000 8081 	beq.w	8001a48 <HAL_RCC_ClockConfig+0x150>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001946:	2a00      	cmp	r2, #0
 8001948:	f040 80b4 	bne.w	8001ab4 <HAL_RCC_ClockConfig+0x1bc>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800194c:	079f      	lsls	r7, r3, #30
 800194e:	d533      	bpl.n	80019b8 <HAL_RCC_ClockConfig+0xc0>
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8001950:	f7ff fcfe 	bl	8001350 <HAL_RCC_GetSysClockFreq>
 8001954:	4b6d      	ldr	r3, [pc, #436]	; (8001b0c <HAL_RCC_ClockConfig+0x214>)
 8001956:	4298      	cmp	r0, r3
 8001958:	d905      	bls.n	8001966 <HAL_RCC_ClockConfig+0x6e>
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800195a:	4b6b      	ldr	r3, [pc, #428]	; (8001b08 <HAL_RCC_ClockConfig+0x210>)
 800195c:	689a      	ldr	r2, [r3, #8]
 800195e:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 8001962:	f000 80ab 	beq.w	8001abc <HAL_RCC_ClockConfig+0x1c4>
 8001966:	e896 0006 	ldmia.w	r6, {r1, r2}
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800196a:	2700      	movs	r7, #0
 800196c:	f001 0002 	and.w	r0, r1, #2
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001970:	4d65      	ldr	r5, [pc, #404]	; (8001b08 <HAL_RCC_ClockConfig+0x210>)
 8001972:	68ab      	ldr	r3, [r5, #8]
 8001974:	f023 0303 	bic.w	r3, r3, #3
 8001978:	4313      	orrs	r3, r2
 800197a:	60ab      	str	r3, [r5, #8]
 800197c:	0092      	lsls	r2, r2, #2
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)){};
 800197e:	68ab      	ldr	r3, [r5, #8]
 8001980:	f003 030c 	and.w	r3, r3, #12
 8001984:	4293      	cmp	r3, r2
 8001986:	d1fa      	bne.n	800197e <HAL_RCC_ClockConfig+0x86>
  if(hpre == RCC_SYSCLK_DIV2)
 8001988:	b11f      	cbz	r7, 8001992 <HAL_RCC_ClockConfig+0x9a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800198a:	68ab      	ldr	r3, [r5, #8]
 800198c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001990:	60ab      	str	r3, [r5, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001992:	2800      	cmp	r0, #0
 8001994:	f040 80b3 	bne.w	8001afe <HAL_RCC_ClockConfig+0x206>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001998:	4a5a      	ldr	r2, [pc, #360]	; (8001b04 <HAL_RCC_ClockConfig+0x20c>)
 800199a:	6813      	ldr	r3, [r2, #0]
 800199c:	f003 030f 	and.w	r3, r3, #15
 80019a0:	429c      	cmp	r4, r3
 80019a2:	d227      	bcs.n	80019f4 <HAL_RCC_ClockConfig+0xfc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019a4:	6813      	ldr	r3, [r2, #0]
 80019a6:	f023 030f 	bic.w	r3, r3, #15
 80019aa:	4323      	orrs	r3, r4
 80019ac:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019ae:	6813      	ldr	r3, [r2, #0]
 80019b0:	f003 030f 	and.w	r3, r3, #15
 80019b4:	429c      	cmp	r4, r3
 80019b6:	d01d      	beq.n	80019f4 <HAL_RCC_ClockConfig+0xfc>
    return HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80019c0:	4d51      	ldr	r5, [pc, #324]	; (8001b08 <HAL_RCC_ClockConfig+0x210>)
 80019c2:	68b2      	ldr	r2, [r6, #8]
 80019c4:	68ab      	ldr	r3, [r5, #8]
 80019c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80019ca:	429a      	cmp	r2, r3
 80019cc:	d836      	bhi.n	8001a3c <HAL_RCC_ClockConfig+0x144>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019ce:	07cb      	lsls	r3, r1, #31
 80019d0:	d4b0      	bmi.n	8001934 <HAL_RCC_ClockConfig+0x3c>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80019d2:	484d      	ldr	r0, [pc, #308]	; (8001b08 <HAL_RCC_ClockConfig+0x210>)
 80019d4:	6883      	ldr	r3, [r0, #8]
 80019d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80019da:	429a      	cmp	r2, r3
 80019dc:	d2dc      	bcs.n	8001998 <HAL_RCC_ClockConfig+0xa0>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019de:	6883      	ldr	r3, [r0, #8]
 80019e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80019e4:	431a      	orrs	r2, r3
 80019e6:	6082      	str	r2, [r0, #8]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80019e8:	4a46      	ldr	r2, [pc, #280]	; (8001b04 <HAL_RCC_ClockConfig+0x20c>)
 80019ea:	6813      	ldr	r3, [r2, #0]
 80019ec:	f003 030f 	and.w	r3, r3, #15
 80019f0:	429c      	cmp	r4, r3
 80019f2:	d3d7      	bcc.n	80019a4 <HAL_RCC_ClockConfig+0xac>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019f4:	0748      	lsls	r0, r1, #29
 80019f6:	d506      	bpl.n	8001a06 <HAL_RCC_ClockConfig+0x10e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019f8:	4a43      	ldr	r2, [pc, #268]	; (8001b08 <HAL_RCC_ClockConfig+0x210>)
 80019fa:	68f0      	ldr	r0, [r6, #12]
 80019fc:	6893      	ldr	r3, [r2, #8]
 80019fe:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001a02:	4303      	orrs	r3, r0
 8001a04:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a06:	0709      	lsls	r1, r1, #28
 8001a08:	d507      	bpl.n	8001a1a <HAL_RCC_ClockConfig+0x122>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a0a:	4a3f      	ldr	r2, [pc, #252]	; (8001b08 <HAL_RCC_ClockConfig+0x210>)
 8001a0c:	6931      	ldr	r1, [r6, #16]
 8001a0e:	6893      	ldr	r3, [r2, #8]
 8001a10:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001a14:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001a18:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001a1a:	f7ff fc99 	bl	8001350 <HAL_RCC_GetSysClockFreq>
 8001a1e:	4b3a      	ldr	r3, [pc, #232]	; (8001b08 <HAL_RCC_ClockConfig+0x210>)
 8001a20:	4c3b      	ldr	r4, [pc, #236]	; (8001b10 <HAL_RCC_ClockConfig+0x218>)
 8001a22:	689a      	ldr	r2, [r3, #8]
 8001a24:	493b      	ldr	r1, [pc, #236]	; (8001b14 <HAL_RCC_ClockConfig+0x21c>)
 8001a26:	f3c2 1203 	ubfx	r2, r2, #4, #4
  return status;
 8001a2a:	2300      	movs	r3, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001a2c:	5ca2      	ldrb	r2, [r4, r2]
 8001a2e:	f002 021f 	and.w	r2, r2, #31
 8001a32:	40d0      	lsrs	r0, r2
 8001a34:	6008      	str	r0, [r1, #0]
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a3c:	68ab      	ldr	r3, [r5, #8]
 8001a3e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001a42:	4313      	orrs	r3, r2
 8001a44:	60ab      	str	r3, [r5, #8]
 8001a46:	e7c2      	b.n	80019ce <HAL_RCC_ClockConfig+0xd6>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a48:	039b      	lsls	r3, r3, #14
 8001a4a:	d481      	bmi.n	8001950 <HAL_RCC_ClockConfig+0x58>
 8001a4c:	e7b4      	b.n	80019b8 <HAL_RCC_ClockConfig+0xc0>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a4e:	681d      	ldr	r5, [r3, #0]
 8001a50:	01af      	lsls	r7, r5, #6
 8001a52:	d5b1      	bpl.n	80019b8 <HAL_RCC_ClockConfig+0xc0>
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001a54:	68dd      	ldr	r5, [r3, #12]
 8001a56:	f005 0503 	and.w	r5, r5, #3

  switch (pllsource)
 8001a5a:	2d02      	cmp	r5, #2
 8001a5c:	d04d      	beq.n	8001afa <HAL_RCC_ClockConfig+0x202>
 8001a5e:	2d03      	cmp	r5, #3
 8001a60:	d049      	beq.n	8001af6 <HAL_RCC_ClockConfig+0x1fe>
 8001a62:	2d01      	cmp	r5, #1
 8001a64:	d038      	beq.n	8001ad8 <HAL_RCC_ClockConfig+0x1e0>
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
    break;
  default:
    /* unexpected */
    pllvco = 0;
 8001a66:	2500      	movs	r5, #0
    break;
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a68:	4f27      	ldr	r7, [pc, #156]	; (8001b08 <HAL_RCC_ClockConfig+0x210>)
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8001a6a:	f8df e0a0 	ldr.w	lr, [pc, #160]	; 8001b0c <HAL_RCC_ClockConfig+0x214>
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a6e:	f8d7 c00c 	ldr.w	ip, [r7, #12]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001a72:	f8d7 800c 	ldr.w	r8, [r7, #12]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	f3c3 6341 	ubfx	r3, r3, #25, #2
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a7c:	f3cc 1c03 	ubfx	ip, ip, #4, #4
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001a80:	f3c8 2806 	ubfx	r8, r8, #8, #7
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001a84:	3301      	adds	r3, #1
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a86:	f10c 0c01 	add.w	ip, ip, #1
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001a8a:	fb05 f508 	mul.w	r5, r5, r8
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001a8e:	005b      	lsls	r3, r3, #1
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001a90:	fbb5 f5fc 	udiv	r5, r5, ip
  sysclockfreq = pllvco / pllr;
 8001a94:	fbb5 f3f3 	udiv	r3, r5, r3
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8001a98:	4573      	cmp	r3, lr
 8001a9a:	d91b      	bls.n	8001ad4 <HAL_RCC_ClockConfig+0x1dc>
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 8001aa2:	d117      	bne.n	8001ad4 <HAL_RCC_ClockConfig+0x1dc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001aaa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001aae:	60bb      	str	r3, [r7, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001ab0:	2780      	movs	r7, #128	; 0x80
 8001ab2:	e75d      	b.n	8001970 <HAL_RCC_ClockConfig+0x78>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ab4:	055d      	lsls	r5, r3, #21
 8001ab6:	f57f af7f 	bpl.w	80019b8 <HAL_RCC_ClockConfig+0xc0>
 8001aba:	e749      	b.n	8001950 <HAL_RCC_ClockConfig+0x58>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001abc:	689a      	ldr	r2, [r3, #8]
 8001abe:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001ac2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001ac6:	609a      	str	r2, [r3, #8]
 8001ac8:	e896 0006 	ldmia.w	r6, {r1, r2}
          hpre = RCC_SYSCLK_DIV2;
 8001acc:	2780      	movs	r7, #128	; 0x80
 8001ace:	f001 0002 	and.w	r0, r1, #2
 8001ad2:	e74d      	b.n	8001970 <HAL_RCC_ClockConfig+0x78>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001ad4:	2700      	movs	r7, #0
 8001ad6:	e74b      	b.n	8001970 <HAL_RCC_ClockConfig+0x78>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001ad8:	681d      	ldr	r5, [r3, #0]
 8001ada:	072d      	lsls	r5, r5, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001adc:	bf54      	ite	pl
 8001ade:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001ae2:	681b      	ldrmi	r3, [r3, #0]
    pllvco = MSIRangeTable[msirange];
 8001ae4:	4d0c      	ldr	r5, [pc, #48]	; (8001b18 <HAL_RCC_ClockConfig+0x220>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001ae6:	bf54      	ite	pl
 8001ae8:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001aec:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
    pllvco = MSIRangeTable[msirange];
 8001af0:	f855 5023 	ldr.w	r5, [r5, r3, lsl #2]
 8001af4:	e7b8      	b.n	8001a68 <HAL_RCC_ClockConfig+0x170>
    pllvco = HSE_VALUE;
 8001af6:	4d09      	ldr	r5, [pc, #36]	; (8001b1c <HAL_RCC_ClockConfig+0x224>)
 8001af8:	e7b6      	b.n	8001a68 <HAL_RCC_ClockConfig+0x170>
    pllvco = HSI_VALUE;
 8001afa:	4d09      	ldr	r5, [pc, #36]	; (8001b20 <HAL_RCC_ClockConfig+0x228>)
 8001afc:	e7b4      	b.n	8001a68 <HAL_RCC_ClockConfig+0x170>
 8001afe:	68b2      	ldr	r2, [r6, #8]
 8001b00:	e767      	b.n	80019d2 <HAL_RCC_ClockConfig+0xda>
 8001b02:	bf00      	nop
 8001b04:	40022000 	.word	0x40022000
 8001b08:	40021000 	.word	0x40021000
 8001b0c:	04c4b400 	.word	0x04c4b400
 8001b10:	08005d58 	.word	0x08005d58
 8001b14:	20040044 	.word	0x20040044
 8001b18:	08005d70 	.word	0x08005d70
 8001b1c:	007a1200 	.word	0x007a1200
 8001b20:	00f42400 	.word	0x00f42400

08001b24 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001b24:	4b05      	ldr	r3, [pc, #20]	; (8001b3c <HAL_RCC_GetPCLK1Freq+0x18>)
 8001b26:	4a06      	ldr	r2, [pc, #24]	; (8001b40 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001b28:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8001b2a:	4906      	ldr	r1, [pc, #24]	; (8001b44 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001b2c:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001b30:	6808      	ldr	r0, [r1, #0]
 8001b32:	5cd3      	ldrb	r3, [r2, r3]
 8001b34:	f003 031f 	and.w	r3, r3, #31
}
 8001b38:	40d8      	lsrs	r0, r3
 8001b3a:	4770      	bx	lr
 8001b3c:	40021000 	.word	0x40021000
 8001b40:	08005d68 	.word	0x08005d68
 8001b44:	20040044 	.word	0x20040044

08001b48 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001b48:	4b05      	ldr	r3, [pc, #20]	; (8001b60 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001b4a:	4a06      	ldr	r2, [pc, #24]	; (8001b64 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001b4c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8001b4e:	4906      	ldr	r1, [pc, #24]	; (8001b68 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001b50:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001b54:	6808      	ldr	r0, [r1, #0]
 8001b56:	5cd3      	ldrb	r3, [r2, r3]
 8001b58:	f003 031f 	and.w	r3, r3, #31
}
 8001b5c:	40d8      	lsrs	r0, r3
 8001b5e:	4770      	bx	lr
 8001b60:	40021000 	.word	0x40021000
 8001b64:	08005d68 	.word	0x08005d68
 8001b68:	20040044 	.word	0x20040044

08001b6c <RCCEx_GetSAIxPeriphCLKFreq>:
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8001b6c:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
{
 8001b70:	b410      	push	{r4}
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8001b72:	d03a      	beq.n	8001bea <RCCEx_GetSAIxPeriphCLKFreq+0x7e>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8001b74:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8001b78:	d01c      	beq.n	8001bb4 <RCCEx_GetSAIxPeriphCLKFreq+0x48>
        frequency = (pllvco * plln) / pllp;
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8001b7a:	4b47      	ldr	r3, [pc, #284]	; (8001c98 <RCCEx_GetSAIxPeriphCLKFreq+0x12c>)
 8001b7c:	6818      	ldr	r0, [r3, #0]
 8001b7e:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8001b82:	d02f      	beq.n	8001be4 <RCCEx_GetSAIxPeriphCLKFreq+0x78>
 8001b84:	6918      	ldr	r0, [r3, #16]
 8001b86:	f410 3080 	ands.w	r0, r0, #65536	; 0x10000
 8001b8a:	d02b      	beq.n	8001be4 <RCCEx_GetSAIxPeriphCLKFreq+0x78>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8001b8c:	691a      	ldr	r2, [r3, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8001b8e:	6918      	ldr	r0, [r3, #16]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 8001b90:	691c      	ldr	r4, [r3, #16]
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8001b92:	f3c2 1203 	ubfx	r2, r2, #4, #4
#endif
        if(pllp == 0U)
 8001b96:	0ee4      	lsrs	r4, r4, #27
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8001b98:	f102 0201 	add.w	r2, r2, #1
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8001b9c:	f3c0 2006 	ubfx	r0, r0, #8, #7
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8001ba0:	fbb1 f1f2 	udiv	r1, r1, r2
        if(pllp == 0U)
 8001ba4:	d146      	bne.n	8001c34 <RCCEx_GetSAIxPeriphCLKFreq+0xc8>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8001ba6:	691b      	ldr	r3, [r3, #16]
          {
            pllp = 17U;
          }
          else
          {
            pllp = 7U;
 8001ba8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001bac:	bf14      	ite	ne
 8001bae:	2411      	movne	r4, #17
 8001bb0:	2407      	moveq	r4, #7
 8001bb2:	e03f      	b.n	8001c34 <RCCEx_GetSAIxPeriphCLKFreq+0xc8>
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8001bb4:	4b38      	ldr	r3, [pc, #224]	; (8001c98 <RCCEx_GetSAIxPeriphCLKFreq+0x12c>)
 8001bb6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001bba:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8001bbe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001bc2:	d03e      	beq.n	8001c42 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8001bc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001bc8:	d018      	beq.n	8001bfc <RCCEx_GetSAIxPeriphCLKFreq+0x90>
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d0d5      	beq.n	8001b7a <RCCEx_GetSAIxPeriphCLKFreq+0xe>
        }
        frequency = (pllvco * plln) / pllp;
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 8001bce:	2b80      	cmp	r3, #128	; 0x80
 8001bd0:	d03c      	beq.n	8001c4c <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
 8001bd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001bd6:	d039      	beq.n	8001c4c <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8001bd8:	2b20      	cmp	r3, #32
 8001bda:	d03f      	beq.n	8001c5c <RCCEx_GetSAIxPeriphCLKFreq+0xf0>
 8001bdc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001be0:	d03c      	beq.n	8001c5c <RCCEx_GetSAIxPeriphCLKFreq+0xf0>
 8001be2:	2000      	movs	r0, #0
    }
  }


  return frequency;
}
 8001be4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001be8:	4770      	bx	lr
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8001bea:	4b2b      	ldr	r3, [pc, #172]	; (8001c98 <RCCEx_GetSAIxPeriphCLKFreq+0x12c>)
 8001bec:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001bf0:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8001bf4:	2b60      	cmp	r3, #96	; 0x60
 8001bf6:	d024      	beq.n	8001c42 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8001bf8:	2b40      	cmp	r3, #64	; 0x40
 8001bfa:	d1e6      	bne.n	8001bca <RCCEx_GetSAIxPeriphCLKFreq+0x5e>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8001bfc:	4b26      	ldr	r3, [pc, #152]	; (8001c98 <RCCEx_GetSAIxPeriphCLKFreq+0x12c>)
 8001bfe:	6818      	ldr	r0, [r3, #0]
 8001c00:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8001c04:	d0ee      	beq.n	8001be4 <RCCEx_GetSAIxPeriphCLKFreq+0x78>
 8001c06:	68d8      	ldr	r0, [r3, #12]
 8001c08:	f410 3080 	ands.w	r0, r0, #65536	; 0x10000
 8001c0c:	d0ea      	beq.n	8001be4 <RCCEx_GetSAIxPeriphCLKFreq+0x78>
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8001c0e:	68da      	ldr	r2, [r3, #12]
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8001c10:	68d8      	ldr	r0, [r3, #12]
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8001c12:	68dc      	ldr	r4, [r3, #12]
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8001c14:	f3c2 1203 	ubfx	r2, r2, #4, #4
        if(pllp == 0U)
 8001c18:	0ee4      	lsrs	r4, r4, #27
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8001c1a:	f102 0201 	add.w	r2, r2, #1
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8001c1e:	f3c0 2006 	ubfx	r0, r0, #8, #7
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8001c22:	fbb1 f1f2 	udiv	r1, r1, r2
        if(pllp == 0U)
 8001c26:	d105      	bne.n	8001c34 <RCCEx_GetSAIxPeriphCLKFreq+0xc8>
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8001c28:	68db      	ldr	r3, [r3, #12]
            pllp = 7U;
 8001c2a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001c2e:	bf14      	ite	ne
 8001c30:	2411      	movne	r4, #17
 8001c32:	2407      	moveq	r4, #7
        frequency = (pllvco * plln) / pllp;
 8001c34:	fb00 f001 	mul.w	r0, r0, r1
 8001c38:	fbb0 f0f4 	udiv	r0, r0, r4
}
 8001c3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	f64b 3080 	movw	r0, #48000	; 0xbb80
 8001c46:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001c4a:	4770      	bx	lr
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8001c4c:	4b12      	ldr	r3, [pc, #72]	; (8001c98 <RCCEx_GetSAIxPeriphCLKFreq+0x12c>)
        frequency = HSI_VALUE;
 8001c4e:	4813      	ldr	r0, [pc, #76]	; (8001c9c <RCCEx_GetSAIxPeriphCLKFreq+0x130>)
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8001c50:	681b      	ldr	r3, [r3, #0]
        frequency = HSI_VALUE;
 8001c52:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001c56:	bf08      	it	eq
 8001c58:	2000      	moveq	r0, #0
 8001c5a:	e7c3      	b.n	8001be4 <RCCEx_GetSAIxPeriphCLKFreq+0x78>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8001c5c:	4a0e      	ldr	r2, [pc, #56]	; (8001c98 <RCCEx_GetSAIxPeriphCLKFreq+0x12c>)
 8001c5e:	6810      	ldr	r0, [r2, #0]
 8001c60:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8001c64:	d0be      	beq.n	8001be4 <RCCEx_GetSAIxPeriphCLKFreq+0x78>
 8001c66:	6950      	ldr	r0, [r2, #20]
 8001c68:	f410 3080 	ands.w	r0, r0, #65536	; 0x10000
 8001c6c:	d0ba      	beq.n	8001be4 <RCCEx_GetSAIxPeriphCLKFreq+0x78>
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 8001c6e:	6953      	ldr	r3, [r2, #20]
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8001c70:	6950      	ldr	r0, [r2, #20]
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 8001c72:	6954      	ldr	r4, [r2, #20]
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 8001c74:	f3c3 1303 	ubfx	r3, r3, #4, #4
        if(pllp == 0U)
 8001c78:	0ee4      	lsrs	r4, r4, #27
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 8001c7a:	f103 0301 	add.w	r3, r3, #1
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8001c7e:	f3c0 2006 	ubfx	r0, r0, #8, #7
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 8001c82:	fbb1 f1f3 	udiv	r1, r1, r3
        if(pllp == 0U)
 8001c86:	d1d5      	bne.n	8001c34 <RCCEx_GetSAIxPeriphCLKFreq+0xc8>
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8001c88:	6953      	ldr	r3, [r2, #20]
            pllp = 7U;
 8001c8a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001c8e:	bf14      	ite	ne
 8001c90:	2411      	movne	r4, #17
 8001c92:	2407      	moveq	r4, #7
 8001c94:	e7ce      	b.n	8001c34 <RCCEx_GetSAIxPeriphCLKFreq+0xc8>
 8001c96:	bf00      	nop
 8001c98:	40021000 	.word	0x40021000
 8001c9c:	00f42400 	.word	0x00f42400

08001ca0 <RCCEx_PLLSAI1_Config>:
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001ca0:	4a44      	ldr	r2, [pc, #272]	; (8001db4 <RCCEx_PLLSAI1_Config+0x114>)
{
 8001ca2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001ca4:	68d3      	ldr	r3, [r2, #12]
 8001ca6:	079b      	lsls	r3, r3, #30
 8001ca8:	d007      	beq.n	8001cba <RCCEx_PLLSAI1_Config+0x1a>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8001caa:	68d3      	ldr	r3, [r2, #12]
 8001cac:	6802      	ldr	r2, [r0, #0]
 8001cae:	f003 0303 	and.w	r3, r3, #3
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d00c      	beq.n	8001cd0 <RCCEx_PLLSAI1_Config+0x30>
 8001cb6:	2001      	movs	r0, #1
 8001cb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai1->PLLSAI1Source)
 8001cba:	6803      	ldr	r3, [r0, #0]
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d043      	beq.n	8001d48 <RCCEx_PLLSAI1_Config+0xa8>
 8001cc0:	2b03      	cmp	r3, #3
 8001cc2:	d04d      	beq.n	8001d60 <RCCEx_PLLSAI1_Config+0xc0>
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	d1f6      	bne.n	8001cb6 <RCCEx_PLLSAI1_Config+0x16>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001cc8:	6812      	ldr	r2, [r2, #0]
 8001cca:	0797      	lsls	r7, r2, #30
 8001ccc:	d5f3      	bpl.n	8001cb6 <RCCEx_PLLSAI1_Config+0x16>
 8001cce:	e03e      	b.n	8001d4e <RCCEx_PLLSAI1_Config+0xae>
       ||
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d0f0      	beq.n	8001cb6 <RCCEx_PLLSAI1_Config+0x16>
    __HAL_RCC_PLLSAI1_DISABLE();
 8001cd4:	4c37      	ldr	r4, [pc, #220]	; (8001db4 <RCCEx_PLLSAI1_Config+0x114>)
 8001cd6:	6823      	ldr	r3, [r4, #0]
 8001cd8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001cdc:	6023      	str	r3, [r4, #0]
 8001cde:	460f      	mov	r7, r1
 8001ce0:	4606      	mov	r6, r0
    tickstart = HAL_GetTick();
 8001ce2:	f7fe fa9d 	bl	8000220 <HAL_GetTick>
 8001ce6:	4605      	mov	r5, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8001ce8:	e004      	b.n	8001cf4 <RCCEx_PLLSAI1_Config+0x54>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001cea:	f7fe fa99 	bl	8000220 <HAL_GetTick>
 8001cee:	1b40      	subs	r0, r0, r5
 8001cf0:	2802      	cmp	r0, #2
 8001cf2:	d833      	bhi.n	8001d5c <RCCEx_PLLSAI1_Config+0xbc>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8001cf4:	6823      	ldr	r3, [r4, #0]
 8001cf6:	011a      	lsls	r2, r3, #4
 8001cf8:	d4f7      	bmi.n	8001cea <RCCEx_PLLSAI1_Config+0x4a>
      if(Divider == DIVIDER_P_UPDATE)
 8001cfa:	2f00      	cmp	r7, #0
 8001cfc:	d137      	bne.n	8001d6e <RCCEx_PLLSAI1_Config+0xce>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001cfe:	68f3      	ldr	r3, [r6, #12]
 8001d00:	68b5      	ldr	r5, [r6, #8]
 8001d02:	6920      	ldr	r0, [r4, #16]
 8001d04:	492c      	ldr	r1, [pc, #176]	; (8001db8 <RCCEx_PLLSAI1_Config+0x118>)
 8001d06:	6872      	ldr	r2, [r6, #4]
 8001d08:	06db      	lsls	r3, r3, #27
 8001d0a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8001d0e:	4001      	ands	r1, r0
 8001d10:	430b      	orrs	r3, r1
 8001d12:	3a01      	subs	r2, #1
 8001d14:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8001d18:	6123      	str	r3, [r4, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 8001d1a:	4c26      	ldr	r4, [pc, #152]	; (8001db4 <RCCEx_PLLSAI1_Config+0x114>)
 8001d1c:	6823      	ldr	r3, [r4, #0]
 8001d1e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001d22:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8001d24:	f7fe fa7c 	bl	8000220 <HAL_GetTick>
 8001d28:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001d2a:	e004      	b.n	8001d36 <RCCEx_PLLSAI1_Config+0x96>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001d2c:	f7fe fa78 	bl	8000220 <HAL_GetTick>
 8001d30:	1b40      	subs	r0, r0, r5
 8001d32:	2802      	cmp	r0, #2
 8001d34:	d812      	bhi.n	8001d5c <RCCEx_PLLSAI1_Config+0xbc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001d36:	6823      	ldr	r3, [r4, #0]
 8001d38:	011b      	lsls	r3, r3, #4
 8001d3a:	d5f7      	bpl.n	8001d2c <RCCEx_PLLSAI1_Config+0x8c>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8001d3c:	69b2      	ldr	r2, [r6, #24]
 8001d3e:	6923      	ldr	r3, [r4, #16]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	6123      	str	r3, [r4, #16]
 8001d44:	2000      	movs	r0, #0
}
 8001d46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001d48:	6812      	ldr	r2, [r2, #0]
 8001d4a:	0556      	lsls	r6, r2, #21
 8001d4c:	d5b3      	bpl.n	8001cb6 <RCCEx_PLLSAI1_Config+0x16>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8001d4e:	4c19      	ldr	r4, [pc, #100]	; (8001db4 <RCCEx_PLLSAI1_Config+0x114>)
 8001d50:	68e2      	ldr	r2, [r4, #12]
 8001d52:	f022 0203 	bic.w	r2, r2, #3
 8001d56:	4313      	orrs	r3, r2
 8001d58:	60e3      	str	r3, [r4, #12]
 8001d5a:	e7bb      	b.n	8001cd4 <RCCEx_PLLSAI1_Config+0x34>
        status = HAL_TIMEOUT;
 8001d5c:	2003      	movs	r0, #3
 8001d5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8001d60:	6814      	ldr	r4, [r2, #0]
 8001d62:	03a5      	lsls	r5, r4, #14
 8001d64:	d4f3      	bmi.n	8001d4e <RCCEx_PLLSAI1_Config+0xae>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001d66:	6812      	ldr	r2, [r2, #0]
 8001d68:	0354      	lsls	r4, r2, #13
 8001d6a:	d5a4      	bpl.n	8001cb6 <RCCEx_PLLSAI1_Config+0x16>
 8001d6c:	e7ef      	b.n	8001d4e <RCCEx_PLLSAI1_Config+0xae>
      else if(Divider == DIVIDER_Q_UPDATE)
 8001d6e:	2f01      	cmp	r7, #1
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001d70:	6925      	ldr	r5, [r4, #16]
      else if(Divider == DIVIDER_Q_UPDATE)
 8001d72:	d00f      	beq.n	8001d94 <RCCEx_PLLSAI1_Config+0xf4>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001d74:	4b11      	ldr	r3, [pc, #68]	; (8001dbc <RCCEx_PLLSAI1_Config+0x11c>)
 8001d76:	68b0      	ldr	r0, [r6, #8]
 8001d78:	6871      	ldr	r1, [r6, #4]
 8001d7a:	6972      	ldr	r2, [r6, #20]
 8001d7c:	402b      	ands	r3, r5
 8001d7e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8001d82:	3901      	subs	r1, #1
 8001d84:	0852      	lsrs	r2, r2, #1
 8001d86:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8001d8a:	3a01      	subs	r2, #1
 8001d8c:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8001d90:	6123      	str	r3, [r4, #16]
 8001d92:	e7c2      	b.n	8001d1a <RCCEx_PLLSAI1_Config+0x7a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001d94:	4b0a      	ldr	r3, [pc, #40]	; (8001dc0 <RCCEx_PLLSAI1_Config+0x120>)
 8001d96:	68b0      	ldr	r0, [r6, #8]
 8001d98:	6871      	ldr	r1, [r6, #4]
 8001d9a:	6932      	ldr	r2, [r6, #16]
 8001d9c:	402b      	ands	r3, r5
 8001d9e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8001da2:	3901      	subs	r1, #1
 8001da4:	0852      	lsrs	r2, r2, #1
 8001da6:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8001daa:	3a01      	subs	r2, #1
 8001dac:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8001db0:	6123      	str	r3, [r4, #16]
 8001db2:	e7b2      	b.n	8001d1a <RCCEx_PLLSAI1_Config+0x7a>
 8001db4:	40021000 	.word	0x40021000
 8001db8:	07ff800f 	.word	0x07ff800f
 8001dbc:	f9ff800f 	.word	0xf9ff800f
 8001dc0:	ff9f800f 	.word	0xff9f800f

08001dc4 <RCCEx_PLLSAI2_Config.constprop.1>:
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001dc4:	4a31      	ldr	r2, [pc, #196]	; (8001e8c <RCCEx_PLLSAI2_Config.constprop.1+0xc8>)
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
 8001dc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001dc8:	68d3      	ldr	r3, [r2, #12]
 8001dca:	079f      	lsls	r7, r3, #30
 8001dcc:	d007      	beq.n	8001dde <RCCEx_PLLSAI2_Config.constprop.1+0x1a>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8001dce:	68d3      	ldr	r3, [r2, #12]
 8001dd0:	6802      	ldr	r2, [r0, #0]
 8001dd2:	f003 0303 	and.w	r3, r3, #3
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d00c      	beq.n	8001df4 <RCCEx_PLLSAI2_Config.constprop.1+0x30>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001dda:	2001      	movs	r0, #1
 8001ddc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai2->PLLSAI2Source)
 8001dde:	6803      	ldr	r3, [r0, #0]
 8001de0:	2b02      	cmp	r3, #2
 8001de2:	d040      	beq.n	8001e66 <RCCEx_PLLSAI2_Config.constprop.1+0xa2>
 8001de4:	2b03      	cmp	r3, #3
 8001de6:	d04a      	beq.n	8001e7e <RCCEx_PLLSAI2_Config.constprop.1+0xba>
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d1f6      	bne.n	8001dda <RCCEx_PLLSAI2_Config.constprop.1+0x16>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001dec:	6812      	ldr	r2, [r2, #0]
 8001dee:	0796      	lsls	r6, r2, #30
 8001df0:	d5f3      	bpl.n	8001dda <RCCEx_PLLSAI2_Config.constprop.1+0x16>
 8001df2:	e03b      	b.n	8001e6c <RCCEx_PLLSAI2_Config.constprop.1+0xa8>
       ||
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d0f0      	beq.n	8001dda <RCCEx_PLLSAI2_Config.constprop.1+0x16>
    __HAL_RCC_PLLSAI2_DISABLE();
 8001df8:	4c24      	ldr	r4, [pc, #144]	; (8001e8c <RCCEx_PLLSAI2_Config.constprop.1+0xc8>)
 8001dfa:	6823      	ldr	r3, [r4, #0]
 8001dfc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e00:	6023      	str	r3, [r4, #0]
 8001e02:	4606      	mov	r6, r0
    tickstart = HAL_GetTick();
 8001e04:	f7fe fa0c 	bl	8000220 <HAL_GetTick>
 8001e08:	4605      	mov	r5, r0
 8001e0a:	e004      	b.n	8001e16 <RCCEx_PLLSAI2_Config.constprop.1+0x52>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8001e0c:	f7fe fa08 	bl	8000220 <HAL_GetTick>
 8001e10:	1b40      	subs	r0, r0, r5
 8001e12:	2802      	cmp	r0, #2
 8001e14:	d831      	bhi.n	8001e7a <RCCEx_PLLSAI2_Config.constprop.1+0xb6>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8001e16:	6823      	ldr	r3, [r4, #0]
 8001e18:	009a      	lsls	r2, r3, #2
 8001e1a:	d4f7      	bmi.n	8001e0c <RCCEx_PLLSAI2_Config.constprop.1+0x48>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8001e1c:	68f3      	ldr	r3, [r6, #12]
 8001e1e:	6967      	ldr	r7, [r4, #20]
 8001e20:	68b0      	ldr	r0, [r6, #8]
 8001e22:	491b      	ldr	r1, [pc, #108]	; (8001e90 <RCCEx_PLLSAI2_Config.constprop.1+0xcc>)
 8001e24:	6872      	ldr	r2, [r6, #4]
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8001e26:	4d19      	ldr	r5, [pc, #100]	; (8001e8c <RCCEx_PLLSAI2_Config.constprop.1+0xc8>)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8001e28:	06db      	lsls	r3, r3, #27
 8001e2a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8001e2e:	4039      	ands	r1, r7
 8001e30:	430b      	orrs	r3, r1
 8001e32:	3a01      	subs	r2, #1
 8001e34:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8001e38:	6163      	str	r3, [r4, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 8001e3a:	6823      	ldr	r3, [r4, #0]
 8001e3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e40:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8001e42:	f7fe f9ed 	bl	8000220 <HAL_GetTick>
 8001e46:	4604      	mov	r4, r0
 8001e48:	e004      	b.n	8001e54 <RCCEx_PLLSAI2_Config.constprop.1+0x90>
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8001e4a:	f7fe f9e9 	bl	8000220 <HAL_GetTick>
 8001e4e:	1b00      	subs	r0, r0, r4
 8001e50:	2802      	cmp	r0, #2
 8001e52:	d812      	bhi.n	8001e7a <RCCEx_PLLSAI2_Config.constprop.1+0xb6>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8001e54:	682b      	ldr	r3, [r5, #0]
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	d5f7      	bpl.n	8001e4a <RCCEx_PLLSAI2_Config.constprop.1+0x86>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8001e5a:	69b2      	ldr	r2, [r6, #24]
 8001e5c:	696b      	ldr	r3, [r5, #20]
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	616b      	str	r3, [r5, #20]
 8001e62:	2000      	movs	r0, #0
}
 8001e64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001e66:	6812      	ldr	r2, [r2, #0]
 8001e68:	0555      	lsls	r5, r2, #21
 8001e6a:	d5b6      	bpl.n	8001dda <RCCEx_PLLSAI2_Config.constprop.1+0x16>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8001e6c:	4907      	ldr	r1, [pc, #28]	; (8001e8c <RCCEx_PLLSAI2_Config.constprop.1+0xc8>)
 8001e6e:	68ca      	ldr	r2, [r1, #12]
 8001e70:	f022 0203 	bic.w	r2, r2, #3
 8001e74:	4313      	orrs	r3, r2
 8001e76:	60cb      	str	r3, [r1, #12]
 8001e78:	e7be      	b.n	8001df8 <RCCEx_PLLSAI2_Config.constprop.1+0x34>
        status = HAL_TIMEOUT;
 8001e7a:	2003      	movs	r0, #3
 8001e7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8001e7e:	6811      	ldr	r1, [r2, #0]
 8001e80:	038c      	lsls	r4, r1, #14
 8001e82:	d4f3      	bmi.n	8001e6c <RCCEx_PLLSAI2_Config.constprop.1+0xa8>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001e84:	6812      	ldr	r2, [r2, #0]
 8001e86:	0351      	lsls	r1, r2, #13
 8001e88:	d5a7      	bpl.n	8001dda <RCCEx_PLLSAI2_Config.constprop.1+0x16>
 8001e8a:	e7ef      	b.n	8001e6c <RCCEx_PLLSAI2_Config.constprop.1+0xa8>
 8001e8c:	40021000 	.word	0x40021000
 8001e90:	07ff800f 	.word	0x07ff800f

08001e94 <HAL_RCCEx_PeriphCLKConfig>:
{
 8001e94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001e98:	6803      	ldr	r3, [r0, #0]
 8001e9a:	f413 6600 	ands.w	r6, r3, #2048	; 0x800
{
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001ea2:	d013      	beq.n	8001ecc <HAL_RCCEx_PeriphCLKConfig+0x38>
    switch(PeriphClkInit->Sai1ClockSelection)
 8001ea4:	6ec1      	ldr	r1, [r0, #108]	; 0x6c
 8001ea6:	2940      	cmp	r1, #64	; 0x40
 8001ea8:	f000 81d8 	beq.w	800225c <HAL_RCCEx_PeriphCLKConfig+0x3c8>
 8001eac:	f200 8203 	bhi.w	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x422>
 8001eb0:	2900      	cmp	r1, #0
 8001eb2:	f000 81e2 	beq.w	800227a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8001eb6:	2920      	cmp	r1, #32
 8001eb8:	f040 8201 	bne.w	80022be <HAL_RCCEx_PeriphCLKConfig+0x42a>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001ebc:	3020      	adds	r0, #32
 8001ebe:	f7ff ff81 	bl	8001dc4 <RCCEx_PLLSAI2_Config.constprop.1>
 8001ec2:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8001ec4:	2e00      	cmp	r6, #0
 8001ec6:	f000 8203 	beq.w	80022d0 <HAL_RCCEx_PeriphCLKConfig+0x43c>
 8001eca:	6823      	ldr	r3, [r4, #0]
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001ecc:	04df      	lsls	r7, r3, #19
 8001ece:	f140 812e 	bpl.w	800212e <HAL_RCCEx_PeriphCLKConfig+0x29a>
    switch(PeriphClkInit->Sai2ClockSelection)
 8001ed2:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8001ed4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8001ed8:	f000 81de 	beq.w	8002298 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8001edc:	f200 811e 	bhi.w	800211c <HAL_RCCEx_PeriphCLKConfig+0x288>
 8001ee0:	2900      	cmp	r1, #0
 8001ee2:	f000 81cf 	beq.w	8002284 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 8001ee6:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8001eea:	f040 811f 	bne.w	800212c <HAL_RCCEx_PeriphCLKConfig+0x298>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001eee:	f104 0020 	add.w	r0, r4, #32
 8001ef2:	f7ff ff67 	bl	8001dc4 <RCCEx_PLLSAI2_Config.constprop.1>
 8001ef6:	6823      	ldr	r3, [r4, #0]
 8001ef8:	4607      	mov	r7, r0
    if(ret == HAL_OK)
 8001efa:	2f00      	cmp	r7, #0
 8001efc:	f040 81ca 	bne.w	8002294 <HAL_RCCEx_PeriphCLKConfig+0x400>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001f00:	49c4      	ldr	r1, [pc, #784]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001f02:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8001f04:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 8001f08:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001f0c:	4302      	orrs	r2, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f0e:	039d      	lsls	r5, r3, #14
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001f10:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f14:	f100 810f 	bmi.w	8002136 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001f18:	07d8      	lsls	r0, r3, #31
 8001f1a:	d508      	bpl.n	8001f2e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001f1c:	49bd      	ldr	r1, [pc, #756]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001f1e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8001f20:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001f24:	f022 0203 	bic.w	r2, r2, #3
 8001f28:	4302      	orrs	r2, r0
 8001f2a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001f2e:	0799      	lsls	r1, r3, #30
 8001f30:	d508      	bpl.n	8001f44 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001f32:	49b8      	ldr	r1, [pc, #736]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001f34:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001f36:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001f3a:	f022 020c 	bic.w	r2, r2, #12
 8001f3e:	4302      	orrs	r2, r0
 8001f40:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001f44:	075a      	lsls	r2, r3, #29
 8001f46:	d508      	bpl.n	8001f5a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001f48:	49b2      	ldr	r1, [pc, #712]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001f4a:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8001f4c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001f50:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8001f54:	4302      	orrs	r2, r0
 8001f56:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001f5a:	071f      	lsls	r7, r3, #28
 8001f5c:	d508      	bpl.n	8001f70 <HAL_RCCEx_PeriphCLKConfig+0xdc>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001f5e:	49ad      	ldr	r1, [pc, #692]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001f60:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001f62:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001f66:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8001f6a:	4302      	orrs	r2, r0
 8001f6c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001f70:	06dd      	lsls	r5, r3, #27
 8001f72:	d508      	bpl.n	8001f86 <HAL_RCCEx_PeriphCLKConfig+0xf2>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001f74:	49a7      	ldr	r1, [pc, #668]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001f76:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8001f78:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001f7c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001f80:	4302      	orrs	r2, r0
 8001f82:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001f86:	0698      	lsls	r0, r3, #26
 8001f88:	d508      	bpl.n	8001f9c <HAL_RCCEx_PeriphCLKConfig+0x108>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001f8a:	49a2      	ldr	r1, [pc, #648]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001f8c:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8001f8e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001f92:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001f96:	4302      	orrs	r2, r0
 8001f98:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001f9c:	0599      	lsls	r1, r3, #22
 8001f9e:	d508      	bpl.n	8001fb2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001fa0:	499c      	ldr	r1, [pc, #624]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001fa2:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8001fa4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001fa8:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8001fac:	4302      	orrs	r2, r0
 8001fae:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001fb2:	055a      	lsls	r2, r3, #21
 8001fb4:	d508      	bpl.n	8001fc8 <HAL_RCCEx_PeriphCLKConfig+0x134>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001fb6:	4997      	ldr	r1, [pc, #604]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001fb8:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8001fba:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001fbe:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001fc2:	4302      	orrs	r2, r0
 8001fc4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001fc8:	065f      	lsls	r7, r3, #25
 8001fca:	d508      	bpl.n	8001fde <HAL_RCCEx_PeriphCLKConfig+0x14a>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001fcc:	4991      	ldr	r1, [pc, #580]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001fce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001fd0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001fd4:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001fd8:	4302      	orrs	r2, r0
 8001fda:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001fde:	061d      	lsls	r5, r3, #24
 8001fe0:	d508      	bpl.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001fe2:	498c      	ldr	r1, [pc, #560]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001fe4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001fe6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001fea:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8001fee:	4302      	orrs	r2, r0
 8001ff0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001ff4:	05d8      	lsls	r0, r3, #23
 8001ff6:	d508      	bpl.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x176>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001ff8:	4986      	ldr	r1, [pc, #536]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8001ffa:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8001ffc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002000:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8002004:	4302      	orrs	r2, r0
 8002006:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800200a:	02d9      	lsls	r1, r3, #11
 800200c:	d508      	bpl.n	8002020 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800200e:	4981      	ldr	r1, [pc, #516]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8002010:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002012:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 8002016:	f022 0203 	bic.w	r2, r2, #3
 800201a:	4302      	orrs	r2, r0
 800201c:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002020:	049a      	lsls	r2, r3, #18
 8002022:	d510      	bpl.n	8002046 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002024:	487b      	ldr	r0, [pc, #492]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8002026:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8002028:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800202c:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8002030:	430a      	orrs	r2, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002032:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002036:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800203a:	f000 810a 	beq.w	8002252 <HAL_RCCEx_PeriphCLKConfig+0x3be>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800203e:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002042:	f000 8148 	beq.w	80022d6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002046:	031f      	lsls	r7, r3, #12
 8002048:	d51a      	bpl.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800204a:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 800204c:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8002050:	f000 80ee 	beq.w	8002230 <HAL_RCCEx_PeriphCLKConfig+0x39c>
 8002054:	496f      	ldr	r1, [pc, #444]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8002056:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 800205a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800205e:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
 8002062:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002066:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800206a:	4302      	orrs	r2, r0
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800206c:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002070:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002074:	f000 8127 	beq.w	80022c6 <HAL_RCCEx_PeriphCLKConfig+0x432>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002078:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 800207c:	f000 813b 	beq.w	80022f6 <HAL_RCCEx_PeriphCLKConfig+0x462>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002080:	035d      	lsls	r5, r3, #13
 8002082:	d510      	bpl.n	80020a6 <HAL_RCCEx_PeriphCLKConfig+0x212>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002084:	4863      	ldr	r0, [pc, #396]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8002086:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8002088:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800208c:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8002090:	430a      	orrs	r2, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002092:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002096:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800209a:	f000 80d5 	beq.w	8002248 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800209e:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80020a2:	f000 8120 	beq.w	80022e6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80020a6:	0458      	lsls	r0, r3, #17
 80020a8:	d50d      	bpl.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x232>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80020aa:	485a      	ldr	r0, [pc, #360]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 80020ac:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80020b0:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 80020b4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80020b8:	430a      	orrs	r2, r1
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80020ba:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80020be:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80020c2:	f000 80f0 	beq.w	80022a6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80020c6:	03d9      	lsls	r1, r3, #15
 80020c8:	d509      	bpl.n	80020de <HAL_RCCEx_PeriphCLKConfig+0x24a>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80020ca:	4952      	ldr	r1, [pc, #328]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 80020cc:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 80020d0:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 80020d4:	f022 0204 	bic.w	r2, r2, #4
 80020d8:	4302      	orrs	r2, r0
 80020da:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80020de:	029a      	lsls	r2, r3, #10
 80020e0:	d509      	bpl.n	80020f6 <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80020e2:	494c      	ldr	r1, [pc, #304]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 80020e4:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 80020e8:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 80020ec:	f022 0218 	bic.w	r2, r2, #24
 80020f0:	4302      	orrs	r2, r0
 80020f2:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80020f6:	01db      	lsls	r3, r3, #7
 80020f8:	d50c      	bpl.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0x280>
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80020fa:	4a46      	ldr	r2, [pc, #280]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 80020fc:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002100:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8002104:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002108:	430b      	orrs	r3, r1
    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800210a:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800210e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8002112:	d076      	beq.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x36e>
}
 8002114:	4630      	mov	r0, r6
 8002116:	b003      	add	sp, #12
 8002118:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->Sai2ClockSelection)
 800211c:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 8002120:	f000 80cf 	beq.w	80022c2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002124:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8002128:	f000 80cb 	beq.w	80022c2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      ret = HAL_ERROR;
 800212c:	2601      	movs	r6, #1
 800212e:	4637      	mov	r7, r6
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002130:	039d      	lsls	r5, r3, #14
 8002132:	f57f aef1 	bpl.w	8001f18 <HAL_RCCEx_PeriphCLKConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002136:	4b37      	ldr	r3, [pc, #220]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 8002138:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800213a:	00d0      	lsls	r0, r2, #3
 800213c:	d555      	bpl.n	80021ea <HAL_RCCEx_PeriphCLKConfig+0x356>
    FlagStatus       pwrclkchanged = RESET;
 800213e:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002142:	4d35      	ldr	r5, [pc, #212]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8002144:	682b      	ldr	r3, [r5, #0]
 8002146:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800214a:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800214c:	f7fe f868 	bl	8000220 <HAL_GetTick>
 8002150:	4681      	mov	r9, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002152:	e005      	b.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002154:	f7fe f864 	bl	8000220 <HAL_GetTick>
 8002158:	eba0 0009 	sub.w	r0, r0, r9
 800215c:	2802      	cmp	r0, #2
 800215e:	d85d      	bhi.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x388>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002160:	682b      	ldr	r3, [r5, #0]
 8002162:	05d9      	lsls	r1, r3, #23
 8002164:	d5f6      	bpl.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
    if(ret == HAL_OK)
 8002166:	2f00      	cmp	r7, #0
 8002168:	f040 80d7 	bne.w	800231a <HAL_RCCEx_PeriphCLKConfig+0x486>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800216c:	4a29      	ldr	r2, [pc, #164]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800216e:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002172:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002176:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800217a:	d029      	beq.n	80021d0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800217c:	428b      	cmp	r3, r1
 800217e:	f000 80c4 	beq.w	800230a <HAL_RCCEx_PeriphCLKConfig+0x476>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002182:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8002186:	f8d2 0090 	ldr.w	r0, [r2, #144]	; 0x90
 800218a:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 800218e:	f8c2 0090 	str.w	r0, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002192:	f8d2 0090 	ldr.w	r0, [r2, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002196:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 800219a:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 800219e:	f8c2 0090 	str.w	r0, [r2, #144]	; 0x90
        RCC->BDCR = tmpregister;
 80021a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80021a6:	07da      	lsls	r2, r3, #31
 80021a8:	d512      	bpl.n	80021d0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
        tickstart = HAL_GetTick();
 80021aa:	f7fe f839 	bl	8000220 <HAL_GetTick>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021ae:	4d19      	ldr	r5, [pc, #100]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
        tickstart = HAL_GetTick();
 80021b0:	4681      	mov	r9, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021b2:	f241 3788 	movw	r7, #5000	; 0x1388
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021b6:	e005      	b.n	80021c4 <HAL_RCCEx_PeriphCLKConfig+0x330>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021b8:	f7fe f832 	bl	8000220 <HAL_GetTick>
 80021bc:	eba0 0009 	sub.w	r0, r0, r9
 80021c0:	42b8      	cmp	r0, r7
 80021c2:	d82b      	bhi.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x388>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021c4:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80021c8:	079b      	lsls	r3, r3, #30
 80021ca:	d5f5      	bpl.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x324>
 80021cc:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021d0:	4a10      	ldr	r2, [pc, #64]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0x380>)
 80021d2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80021d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021da:	430b      	orrs	r3, r1
 80021dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    if(pwrclkchanged == SET)
 80021e0:	f1b8 0f00 	cmp.w	r8, #0
 80021e4:	d11e      	bne.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x390>
 80021e6:	6823      	ldr	r3, [r4, #0]
 80021e8:	e696      	b.n	8001f18 <HAL_RCCEx_PeriphCLKConfig+0x84>
      __HAL_RCC_PWR_CLK_ENABLE();
 80021ea:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80021ec:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80021f0:	659a      	str	r2, [r3, #88]	; 0x58
 80021f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021f8:	9301      	str	r3, [sp, #4]
 80021fa:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80021fc:	f04f 0801 	mov.w	r8, #1
 8002200:	e79f      	b.n	8002142 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002202:	68d3      	ldr	r3, [r2, #12]
}
 8002204:	4630      	mov	r0, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002206:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800220a:	60d3      	str	r3, [r2, #12]
}
 800220c:	b003      	add	sp, #12
 800220e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002212:	bf00      	nop
 8002214:	40021000 	.word	0x40021000
 8002218:	40007000 	.word	0x40007000
        ret = HAL_TIMEOUT;
 800221c:	2603      	movs	r6, #3
    if(pwrclkchanged == SET)
 800221e:	f1b8 0f00 	cmp.w	r8, #0
 8002222:	d0e0      	beq.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x352>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002224:	4a3e      	ldr	r2, [pc, #248]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 8002226:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002228:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800222c:	6593      	str	r3, [r2, #88]	; 0x58
 800222e:	e7da      	b.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x352>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002230:	4a3b      	ldr	r2, [pc, #236]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 8002232:	f8d2 109c 	ldr.w	r1, [r2, #156]	; 0x9c
 8002236:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800223a:	f8c2 109c 	str.w	r1, [r2, #156]	; 0x9c
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800223e:	68d1      	ldr	r1, [r2, #12]
 8002240:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8002244:	60d1      	str	r1, [r2, #12]
 8002246:	e71b      	b.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002248:	68c2      	ldr	r2, [r0, #12]
 800224a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800224e:	60c2      	str	r2, [r0, #12]
 8002250:	e729      	b.n	80020a6 <HAL_RCCEx_PeriphCLKConfig+0x212>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002252:	68c2      	ldr	r2, [r0, #12]
 8002254:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002258:	60c2      	str	r2, [r0, #12]
 800225a:	e6f4      	b.n	8002046 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800225c:	4830      	ldr	r0, [pc, #192]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800225e:	68c2      	ldr	r2, [r0, #12]
 8002260:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002264:	60c2      	str	r2, [r0, #12]
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002266:	482e      	ldr	r0, [pc, #184]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 8002268:	f8d0 209c 	ldr.w	r2, [r0, #156]	; 0x9c
 800226c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002270:	4311      	orrs	r1, r2
 8002272:	f8c0 109c 	str.w	r1, [r0, #156]	; 0x9c
 8002276:	2600      	movs	r6, #0
 8002278:	e628      	b.n	8001ecc <HAL_RCCEx_PeriphCLKConfig+0x38>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800227a:	3004      	adds	r0, #4
 800227c:	f7ff fd10 	bl	8001ca0 <RCCEx_PLLSAI1_Config>
 8002280:	4606      	mov	r6, r0
      break;
 8002282:	e61f      	b.n	8001ec4 <HAL_RCCEx_PeriphCLKConfig+0x30>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002284:	1d20      	adds	r0, r4, #4
 8002286:	f7ff fd0b 	bl	8001ca0 <RCCEx_PLLSAI1_Config>
 800228a:	4607      	mov	r7, r0
 800228c:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800228e:	2f00      	cmp	r7, #0
 8002290:	f43f ae36 	beq.w	8001f00 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8002294:	463e      	mov	r6, r7
 8002296:	e74b      	b.n	8002130 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002298:	4921      	ldr	r1, [pc, #132]	; (8002320 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800229a:	68ca      	ldr	r2, [r1, #12]
 800229c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80022a0:	60ca      	str	r2, [r1, #12]
      break;
 80022a2:	4637      	mov	r7, r6
 80022a4:	e629      	b.n	8001efa <HAL_RCCEx_PeriphCLKConfig+0x66>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80022a6:	2102      	movs	r1, #2
 80022a8:	1d20      	adds	r0, r4, #4
 80022aa:	f7ff fcf9 	bl	8001ca0 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80022ae:	b350      	cbz	r0, 8002306 <HAL_RCCEx_PeriphCLKConfig+0x472>
 80022b0:	4606      	mov	r6, r0
 80022b2:	6823      	ldr	r3, [r4, #0]
 80022b4:	e707      	b.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x232>
    switch(PeriphClkInit->Sai1ClockSelection)
 80022b6:	2960      	cmp	r1, #96	; 0x60
 80022b8:	d0d5      	beq.n	8002266 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
 80022ba:	2980      	cmp	r1, #128	; 0x80
 80022bc:	d0d3      	beq.n	8002266 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
      ret = HAL_ERROR;
 80022be:	2601      	movs	r6, #1
 80022c0:	e604      	b.n	8001ecc <HAL_RCCEx_PeriphCLKConfig+0x38>
    switch(PeriphClkInit->Sai2ClockSelection)
 80022c2:	4637      	mov	r7, r6
 80022c4:	e619      	b.n	8001efa <HAL_RCCEx_PeriphCLKConfig+0x66>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022c6:	68ca      	ldr	r2, [r1, #12]
 80022c8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80022cc:	60ca      	str	r2, [r1, #12]
 80022ce:	e6d7      	b.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 80022d0:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80022d2:	6823      	ldr	r3, [r4, #0]
 80022d4:	e7c7      	b.n	8002266 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80022d6:	2101      	movs	r1, #1
 80022d8:	1d20      	adds	r0, r4, #4
 80022da:	f7ff fce1 	bl	8001ca0 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 80022de:	b1b0      	cbz	r0, 800230e <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80022e0:	4606      	mov	r6, r0
 80022e2:	6823      	ldr	r3, [r4, #0]
 80022e4:	e6af      	b.n	8002046 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80022e6:	2101      	movs	r1, #1
 80022e8:	1d20      	adds	r0, r4, #4
 80022ea:	f7ff fcd9 	bl	8001ca0 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80022ee:	b180      	cbz	r0, 8002312 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 80022f0:	4606      	mov	r6, r0
 80022f2:	6823      	ldr	r3, [r4, #0]
 80022f4:	e6d7      	b.n	80020a6 <HAL_RCCEx_PeriphCLKConfig+0x212>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80022f6:	2101      	movs	r1, #1
 80022f8:	1d20      	adds	r0, r4, #4
 80022fa:	f7ff fcd1 	bl	8001ca0 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80022fe:	b150      	cbz	r0, 8002316 <HAL_RCCEx_PeriphCLKConfig+0x482>
 8002300:	4606      	mov	r6, r0
 8002302:	6823      	ldr	r3, [r4, #0]
 8002304:	e6bc      	b.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 8002306:	6823      	ldr	r3, [r4, #0]
 8002308:	e6dd      	b.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x232>
 800230a:	460b      	mov	r3, r1
 800230c:	e74b      	b.n	80021a6 <HAL_RCCEx_PeriphCLKConfig+0x312>
 800230e:	6823      	ldr	r3, [r4, #0]
 8002310:	e699      	b.n	8002046 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8002312:	6823      	ldr	r3, [r4, #0]
 8002314:	e6c7      	b.n	80020a6 <HAL_RCCEx_PeriphCLKConfig+0x212>
 8002316:	6823      	ldr	r3, [r4, #0]
 8002318:	e6b2      	b.n	8002080 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 800231a:	463e      	mov	r6, r7
 800231c:	e760      	b.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 800231e:	bf00      	nop
 8002320:	40021000 	.word	0x40021000

08002324 <HAL_RCCEx_GetPeriphCLKFreq>:
  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8002324:	f5b0 3f00 	cmp.w	r0, #131072	; 0x20000
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8002328:	4abf      	ldr	r2, [pc, #764]	; (8002628 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
  if(PeriphClk == RCC_PERIPHCLK_RTC)
 800232a:	d052      	beq.n	80023d2 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800232c:	68d3      	ldr	r3, [r2, #12]
 800232e:	f003 0303 	and.w	r3, r3, #3
    switch(pll_oscsource)
 8002332:	2b02      	cmp	r3, #2
 8002334:	f000 80bb 	beq.w	80024ae <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
 8002338:	2b03      	cmp	r3, #3
 800233a:	d05a      	beq.n	80023f2 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
 800233c:	2b01      	cmp	r3, #1
 800233e:	f000 80a2 	beq.w	8002486 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      pllvco = 0U;
 8002342:	2100      	movs	r1, #0
    switch(PeriphClk)
 8002344:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8002348:	f000 80b8 	beq.w	80024bc <HAL_RCCEx_GetPeriphCLKFreq+0x198>
 800234c:	d81c      	bhi.n	8002388 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 800234e:	2810      	cmp	r0, #16
 8002350:	f000 8200 	beq.w	8002754 <HAL_RCCEx_GetPeriphCLKFreq+0x430>
 8002354:	d954      	bls.n	8002400 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8002356:	2880      	cmp	r0, #128	; 0x80
 8002358:	f000 81b4 	beq.w	80026c4 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
 800235c:	f200 80e4 	bhi.w	8002528 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
 8002360:	2820      	cmp	r0, #32
 8002362:	f000 812a 	beq.w	80025ba <HAL_RCCEx_GetPeriphCLKFreq+0x296>
 8002366:	2840      	cmp	r0, #64	; 0x40
 8002368:	d141      	bne.n	80023ee <HAL_RCCEx_GetPeriphCLKFreq+0xca>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800236a:	4baf      	ldr	r3, [pc, #700]	; (8002628 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800236c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002370:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
        switch(srcclk)
 8002374:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002378:	d07c      	beq.n	8002474 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 800237a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800237e:	f000 8182 	beq.w	8002686 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
        switch(srcclk)
 8002382:	bba3      	cbnz	r3, 80023ee <HAL_RCCEx_GetPeriphCLKFreq+0xca>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002384:	f7ff bbce 	b.w	8001b24 <HAL_RCC_GetPCLK1Freq>
    switch(PeriphClk)
 8002388:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 800238c:	f000 81f6 	beq.w	800277c <HAL_RCCEx_GetPeriphCLKFreq+0x458>
{
 8002390:	b430      	push	{r4, r5}
    switch(PeriphClk)
 8002392:	d956      	bls.n	8002442 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
 8002394:	f5b0 1f80 	cmp.w	r0, #1048576	; 0x100000
 8002398:	f000 81a2 	beq.w	80026e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 800239c:	f240 80de 	bls.w	800255c <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 80023a0:	f5b0 1f00 	cmp.w	r0, #2097152	; 0x200000
 80023a4:	f000 80ad 	beq.w	8002502 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
 80023a8:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80023ac:	d10e      	bne.n	80023cc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80023ae:	4a9e      	ldr	r2, [pc, #632]	; (8002628 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80023b0:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 80023b4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
        switch(srcclk)
 80023b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80023bc:	f000 81e5 	beq.w	800278a <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 80023c0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80023c4:	f000 8233 	beq.w	800282e <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d052      	beq.n	8002472 <HAL_RCCEx_GetPeriphCLKFreq+0x14e>
  uint32_t frequency = 0U;
 80023cc:	2000      	movs	r0, #0
}
 80023ce:	bc30      	pop	{r4, r5}
 80023d0:	4770      	bx	lr
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80023d2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80023d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
    switch(srcclk)
 80023da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80023de:	f000 8087 	beq.w	80024f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>
 80023e2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80023e6:	d047      	beq.n	8002478 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80023e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023ec:	d077      	beq.n	80024de <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
  uint32_t frequency = 0U;
 80023ee:	2000      	movs	r0, #0
}
 80023f0:	4770      	bx	lr
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80023f2:	6813      	ldr	r3, [r2, #0]
        pllvco = HSE_VALUE;
 80023f4:	498d      	ldr	r1, [pc, #564]	; (800262c <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 80023f6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80023fa:	bf08      	it	eq
 80023fc:	2100      	moveq	r1, #0
 80023fe:	e7a1      	b.n	8002344 <HAL_RCCEx_GetPeriphCLKFreq+0x20>
    switch(PeriphClk)
 8002400:	2802      	cmp	r0, #2
 8002402:	f000 8181 	beq.w	8002708 <HAL_RCCEx_GetPeriphCLKFreq+0x3e4>
 8002406:	f240 814b 	bls.w	80026a0 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 800240a:	2804      	cmp	r0, #4
 800240c:	f000 80fc 	beq.w	8002608 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 8002410:	2808      	cmp	r0, #8
 8002412:	d1ec      	bne.n	80023ee <HAL_RCCEx_GetPeriphCLKFreq+0xca>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8002414:	4b84      	ldr	r3, [pc, #528]	; (8002628 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8002416:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800241a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
        switch(srcclk)
 800241e:	2b40      	cmp	r3, #64	; 0x40
 8002420:	d028      	beq.n	8002474 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8002422:	d9ae      	bls.n	8002382 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8002424:	2b80      	cmp	r3, #128	; 0x80
 8002426:	f000 812e 	beq.w	8002686 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
 800242a:	2bc0      	cmp	r3, #192	; 0xc0
 800242c:	d1df      	bne.n	80023ee <HAL_RCCEx_GetPeriphCLKFreq+0xca>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800242e:	4b7e      	ldr	r3, [pc, #504]	; (8002628 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8002430:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
        frequency = LSE_VALUE;
 8002434:	f013 0f02 	tst.w	r3, #2
 8002438:	bf0c      	ite	eq
 800243a:	2000      	moveq	r0, #0
 800243c:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 8002440:	4770      	bx	lr
    switch(PeriphClk)
 8002442:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8002446:	d06c      	beq.n	8002522 <HAL_RCCEx_GetPeriphCLKFreq+0x1fe>
 8002448:	f240 8125 	bls.w	8002696 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800244c:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8002450:	f000 80f4 	beq.w	800263c <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8002454:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8002458:	d1b8      	bne.n	80023cc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800245a:	4a73      	ldr	r2, [pc, #460]	; (8002628 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800245c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002460:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        switch(srcclk)
 8002464:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002468:	f000 81b6 	beq.w	80027d8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
 800246c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002470:	d1ac      	bne.n	80023cc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
}
 8002472:	bc30      	pop	{r4, r5}
          frequency = HAL_RCC_GetSysClockFreq();
 8002474:	f7fe bf6c 	b.w	8001350 <HAL_RCC_GetSysClockFreq>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002478:	6813      	ldr	r3, [r2, #0]
        frequency = HSE_VALUE / 32U;
 800247a:	486d      	ldr	r0, [pc, #436]	; (8002630 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
 800247c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002480:	bf08      	it	eq
 8002482:	2000      	moveq	r0, #0
 8002484:	4770      	bx	lr
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002486:	6811      	ldr	r1, [r2, #0]
 8002488:	f011 0102 	ands.w	r1, r1, #2
 800248c:	f43f af5a 	beq.w	8002344 <HAL_RCCEx_GetPeriphCLKFreq+0x20>
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002490:	6813      	ldr	r3, [r2, #0]
 8002492:	0719      	lsls	r1, r3, #28
 8002494:	bf4c      	ite	mi
 8002496:	6813      	ldrmi	r3, [r2, #0]
 8002498:	f8d2 3094 	ldrpl.w	r3, [r2, #148]	; 0x94
 800249c:	4a65      	ldr	r2, [pc, #404]	; (8002634 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800249e:	bf4c      	ite	mi
 80024a0:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
 80024a4:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
 80024a8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80024ac:	e74a      	b.n	8002344 <HAL_RCCEx_GetPeriphCLKFreq+0x20>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80024ae:	6813      	ldr	r3, [r2, #0]
        pllvco = HSI_VALUE;
 80024b0:	4961      	ldr	r1, [pc, #388]	; (8002638 <HAL_RCCEx_GetPeriphCLKFreq+0x314>)
 80024b2:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80024b6:	bf08      	it	eq
 80024b8:	2100      	moveq	r1, #0
 80024ba:	e743      	b.n	8002344 <HAL_RCCEx_GetPeriphCLKFreq+0x20>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80024bc:	4a5a      	ldr	r2, [pc, #360]	; (8002628 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80024be:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80024c2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
        switch(srcclk)
 80024c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80024ca:	d011      	beq.n	80024f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>
 80024cc:	f67f af59 	bls.w	8002382 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 80024d0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80024d4:	f000 8091 	beq.w	80025fa <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 80024d8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80024dc:	d187      	bne.n	80023ee <HAL_RCCEx_GetPeriphCLKFreq+0xca>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80024de:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
        frequency = LSE_VALUE;
 80024e2:	f013 0f02 	tst.w	r3, #2
 80024e6:	bf0c      	ite	eq
 80024e8:	2000      	moveq	r0, #0
 80024ea:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 80024ee:	4770      	bx	lr
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80024f0:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
              frequency = LSI_VALUE;
 80024f4:	f013 0f02 	tst.w	r3, #2
 80024f8:	bf0c      	ite	eq
 80024fa:	2000      	moveq	r0, #0
 80024fc:	f44f 40fa 	movne.w	r0, #32000	; 0x7d00
 8002500:	4770      	bx	lr
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8002502:	4a49      	ldr	r2, [pc, #292]	; (8002628 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8002504:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8002508:	f003 0318 	and.w	r3, r3, #24
        switch(srcclk)
 800250c:	2b08      	cmp	r3, #8
 800250e:	f000 80f4 	beq.w	80026fa <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8002512:	2b10      	cmp	r3, #16
 8002514:	f000 8139 	beq.w	800278a <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8002518:	2b00      	cmp	r3, #0
 800251a:	f47f af57 	bne.w	80023cc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800251e:	f44f 6000 	mov.w	r0, #2048	; 0x800
}
 8002522:	bc30      	pop	{r4, r5}
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8002524:	f7ff bb22 	b.w	8001b6c <RCCEx_GetSAIxPeriphCLKFreq>
    switch(PeriphClk)
 8002528:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 800252c:	d058      	beq.n	80025e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
 800252e:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8002532:	f47f af5c 	bne.w	80023ee <HAL_RCCEx_GetPeriphCLKFreq+0xca>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8002536:	4a3c      	ldr	r2, [pc, #240]	; (8002628 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8002538:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800253c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
        switch(srcclk)
 8002540:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002544:	d0d4      	beq.n	80024f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>
 8002546:	f67f af1c 	bls.w	8002382 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 800254a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800254e:	f000 809a 	beq.w	8002686 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
 8002552:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002556:	f43f af6a 	beq.w	800242e <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
 800255a:	e748      	b.n	80023ee <HAL_RCCEx_GetPeriphCLKFreq+0xca>
    switch(PeriphClk)
 800255c:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8002560:	d06c      	beq.n	800263c <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8002562:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 8002566:	f47f af31 	bne.w	80023cc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 800256a:	4b2f      	ldr	r3, [pc, #188]	; (8002628 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800256c:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002570:	0452      	lsls	r2, r2, #17
 8002572:	f140 811a 	bpl.w	80027aa <HAL_RCCEx_GetPeriphCLKFreq+0x486>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	019b      	lsls	r3, r3, #6
 800257a:	f57f af27 	bpl.w	80023cc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 800257e:	4a2a      	ldr	r2, [pc, #168]	; (8002628 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8002580:	68d0      	ldr	r0, [r2, #12]
 8002582:	f410 3080 	ands.w	r0, r0, #65536	; 0x10000
 8002586:	d016      	beq.n	80025b6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002588:	68d3      	ldr	r3, [r2, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800258a:	68d4      	ldr	r4, [r2, #12]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800258c:	68d5      	ldr	r5, [r2, #12]
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800258e:	f3c3 2306 	ubfx	r3, r3, #8, #7
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002592:	f3c4 1403 	ubfx	r4, r4, #4, #4
            if(pllp == 0U)
 8002596:	0eed      	lsrs	r5, r5, #27
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002598:	fb01 f003 	mul.w	r0, r1, r3
 800259c:	f104 0301 	add.w	r3, r4, #1
 80025a0:	fbb0 f0f3 	udiv	r0, r0, r3
            if(pllp == 0U)
 80025a4:	d105      	bne.n	80025b2 <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80025a6:	68d3      	ldr	r3, [r2, #12]
                pllp = 7U;
 80025a8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80025ac:	bf14      	ite	ne
 80025ae:	2511      	movne	r5, #17
 80025b0:	2507      	moveq	r5, #7
            frequency = (pllvco / pllp);
 80025b2:	fbb0 f0f5 	udiv	r0, r0, r5
}
 80025b6:	bc30      	pop	{r4, r5}
 80025b8:	4770      	bx	lr
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80025ba:	4b1b      	ldr	r3, [pc, #108]	; (8002628 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80025bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025c0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
        switch(srcclk)
 80025c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025c8:	f43f af54 	beq.w	8002474 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 80025cc:	f67f aed9 	bls.w	8002382 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 80025d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80025d4:	d057      	beq.n	8002686 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
 80025d6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80025da:	f43f af28 	beq.w	800242e <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
 80025de:	e706      	b.n	80023ee <HAL_RCCEx_GetPeriphCLKFreq+0xca>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80025e0:	4a11      	ldr	r2, [pc, #68]	; (8002628 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 80025e2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80025e6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
        switch(srcclk)
 80025ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025ee:	f43f af41 	beq.w	8002474 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 80025f2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80025f6:	f47f aec4 	bne.w	8002382 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80025fa:	6813      	ldr	r3, [r2, #0]
            frequency = HSI_VALUE;
 80025fc:	480e      	ldr	r0, [pc, #56]	; (8002638 <HAL_RCCEx_GetPeriphCLKFreq+0x314>)
 80025fe:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002602:	bf08      	it	eq
 8002604:	2000      	moveq	r0, #0
 8002606:	4770      	bx	lr
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8002608:	4b07      	ldr	r3, [pc, #28]	; (8002628 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800260a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800260e:	f003 0330 	and.w	r3, r3, #48	; 0x30
        switch(srcclk)
 8002612:	2b10      	cmp	r3, #16
 8002614:	f43f af2e 	beq.w	8002474 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8002618:	f67f aeb3 	bls.w	8002382 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 800261c:	2b20      	cmp	r3, #32
 800261e:	d032      	beq.n	8002686 <HAL_RCCEx_GetPeriphCLKFreq+0x362>
 8002620:	2b30      	cmp	r3, #48	; 0x30
 8002622:	f43f af04 	beq.w	800242e <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
 8002626:	e6e2      	b.n	80023ee <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 8002628:	40021000 	.word	0x40021000
 800262c:	007a1200 	.word	0x007a1200
 8002630:	0003d090 	.word	0x0003d090
 8002634:	08005d70 	.word	0x08005d70
 8002638:	00f42400 	.word	0x00f42400
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800263c:	4aad      	ldr	r2, [pc, #692]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800263e:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
 8002642:	f000 6040 	and.w	r0, r0, #201326592	; 0xc000000
        switch(srcclk)
 8002646:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 800264a:	f000 810e 	beq.w	800286a <HAL_RCCEx_GetPeriphCLKFreq+0x546>
 800264e:	f240 80e0 	bls.w	8002812 <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
 8002652:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
 8002656:	f000 8118 	beq.w	800288a <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 800265a:	f1b0 6f40 	cmp.w	r0, #201326592	; 0xc000000
 800265e:	f47f aeb5 	bne.w	80023cc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002662:	6810      	ldr	r0, [r2, #0]
 8002664:	f010 0002 	ands.w	r0, r0, #2
 8002668:	d0a5      	beq.n	80025b6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800266a:	6813      	ldr	r3, [r2, #0]
 800266c:	071d      	lsls	r5, r3, #28
 800266e:	bf4b      	itete	mi
 8002670:	6813      	ldrmi	r3, [r2, #0]
 8002672:	f8d2 3094 	ldrpl.w	r3, [r2, #148]	; 0x94
 8002676:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
 800267a:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800267e:	4a9e      	ldr	r2, [pc, #632]	; (80028f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8002680:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002684:	e797      	b.n	80025b6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002686:	4b9b      	ldr	r3, [pc, #620]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
            frequency = HSI_VALUE;
 8002688:	489c      	ldr	r0, [pc, #624]	; (80028fc <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800268a:	681b      	ldr	r3, [r3, #0]
            frequency = HSI_VALUE;
 800268c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002690:	bf08      	it	eq
 8002692:	2000      	moveq	r0, #0
 8002694:	4770      	bx	lr
    switch(PeriphClk)
 8002696:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 800269a:	f43f af42 	beq.w	8002522 <HAL_RCCEx_GetPeriphCLKFreq+0x1fe>
 800269e:	e695      	b.n	80023cc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
 80026a0:	2801      	cmp	r0, #1
 80026a2:	f47f aea4 	bne.w	80023ee <HAL_RCCEx_GetPeriphCLKFreq+0xca>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80026a6:	4a93      	ldr	r2, [pc, #588]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80026a8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80026ac:	f003 0303 	and.w	r3, r3, #3
        switch(srcclk)
 80026b0:	2b02      	cmp	r3, #2
 80026b2:	d0a2      	beq.n	80025fa <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 80026b4:	2b03      	cmp	r3, #3
 80026b6:	f43f af12 	beq.w	80024de <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	f43f aeda 	beq.w	8002474 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = HAL_RCC_GetPCLK2Freq();
 80026c0:	f7ff ba42 	b.w	8001b48 <HAL_RCC_GetPCLK2Freq>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80026c4:	4a8b      	ldr	r2, [pc, #556]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80026c6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80026ca:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
        switch(srcclk)
 80026ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80026d2:	f43f aecf 	beq.w	8002474 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 80026d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026da:	f47f ae52 	bne.w	8002382 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 80026de:	e78c      	b.n	80025fa <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80026e0:	4a84      	ldr	r2, [pc, #528]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80026e2:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 80026e6:	f003 0303 	and.w	r3, r3, #3
        switch(srcclk)
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	f43f aec1 	beq.w	8002472 <HAL_RCCEx_GetPeriphCLKFreq+0x14e>
 80026f0:	f0c0 809a 	bcc.w	8002828 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 80026f4:	2b02      	cmp	r3, #2
 80026f6:	f47f ae69 	bne.w	80023cc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80026fa:	6813      	ldr	r3, [r2, #0]
            frequency = HSI_VALUE;
 80026fc:	487f      	ldr	r0, [pc, #508]	; (80028fc <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 80026fe:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002702:	bf08      	it	eq
 8002704:	2000      	moveq	r0, #0
 8002706:	e756      	b.n	80025b6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8002708:	4b7a      	ldr	r3, [pc, #488]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800270a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800270e:	f003 030c 	and.w	r3, r3, #12
        switch(srcclk)
 8002712:	2b0c      	cmp	r3, #12
 8002714:	f63f ae6b 	bhi.w	80023ee <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 8002718:	a201      	add	r2, pc, #4	; (adr r2, 8002720 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>)
 800271a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800271e:	bf00      	nop
 8002720:	08002385 	.word	0x08002385
 8002724:	080023ef 	.word	0x080023ef
 8002728:	080023ef 	.word	0x080023ef
 800272c:	080023ef 	.word	0x080023ef
 8002730:	08002475 	.word	0x08002475
 8002734:	080023ef 	.word	0x080023ef
 8002738:	080023ef 	.word	0x080023ef
 800273c:	080023ef 	.word	0x080023ef
 8002740:	08002687 	.word	0x08002687
 8002744:	080023ef 	.word	0x080023ef
 8002748:	080023ef 	.word	0x080023ef
 800274c:	080023ef 	.word	0x080023ef
 8002750:	0800242f 	.word	0x0800242f
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8002754:	4a67      	ldr	r2, [pc, #412]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8002756:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800275a:	f403 7340 	and.w	r3, r3, #768	; 0x300
        switch(srcclk)
 800275e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002762:	f43f ae87 	beq.w	8002474 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8002766:	f67f ae0c 	bls.w	8002382 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 800276a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800276e:	f43f af44 	beq.w	80025fa <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 8002772:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002776:	f43f aeb2 	beq.w	80024de <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
 800277a:	e638      	b.n	80023ee <HAL_RCCEx_GetPeriphCLKFreq+0xca>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800277c:	4b5d      	ldr	r3, [pc, #372]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800277e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8002782:	0758      	lsls	r0, r3, #29
 8002784:	f53f ae76 	bmi.w	8002474 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8002788:	e79a      	b.n	80026c0 <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800278a:	6813      	ldr	r3, [r2, #0]
 800278c:	0799      	lsls	r1, r3, #30
 800278e:	f57f ae1d 	bpl.w	80023cc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002792:	4b58      	ldr	r3, [pc, #352]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	0712      	lsls	r2, r2, #28
 8002798:	bf4b      	itete	mi
 800279a:	681b      	ldrmi	r3, [r3, #0]
 800279c:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	; 0x94
 80027a0:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
 80027a4:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
 80027a8:	e769      	b.n	800267e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80027aa:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
 80027ae:	f000 6040 	and.w	r0, r0, #201326592	; 0xc000000
        switch(srcclk)
 80027b2:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 80027b6:	f000 8090 	beq.w	80028da <HAL_RCCEx_GetPeriphCLKFreq+0x5b6>
 80027ba:	d976      	bls.n	80028aa <HAL_RCCEx_GetPeriphCLKFreq+0x586>
 80027bc:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
 80027c0:	d07f      	beq.n	80028c2 <HAL_RCCEx_GetPeriphCLKFreq+0x59e>
 80027c2:	f1b0 6f40 	cmp.w	r0, #201326592	; 0xc000000
 80027c6:	f47f ae01 	bne.w	80023cc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80027ca:	4a4a      	ldr	r2, [pc, #296]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80027cc:	6813      	ldr	r3, [r2, #0]
 80027ce:	f013 0302 	ands.w	r3, r3, #2
 80027d2:	f47f af4a 	bne.w	800266a <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 80027d6:	e5f9      	b.n	80023cc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 80027d8:	6813      	ldr	r3, [r2, #0]
 80027da:	011c      	lsls	r4, r3, #4
 80027dc:	f57f adf6 	bpl.w	80023cc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
 80027e0:	4a44      	ldr	r2, [pc, #272]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80027e2:	6910      	ldr	r0, [r2, #16]
 80027e4:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 80027e8:	f43f aee5 	beq.w	80025b6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80027ec:	6910      	ldr	r0, [r2, #16]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80027ee:	6914      	ldr	r4, [r2, #16]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 80027f0:	6913      	ldr	r3, [r2, #16]
 80027f2:	f3c3 6341 	ubfx	r3, r3, #25, #2
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80027f6:	f3c0 2006 	ubfx	r0, r0, #8, #7
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80027fa:	f3c4 1203 	ubfx	r2, r4, #4, #4
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 80027fe:	3301      	adds	r3, #1
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002800:	fb01 f000 	mul.w	r0, r1, r0
 8002804:	3201      	adds	r2, #1
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8002806:	005b      	lsls	r3, r3, #1
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002808:	fbb0 f0f2 	udiv	r0, r0, r2
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800280c:	fbb0 f0f3 	udiv	r0, r0, r3
 8002810:	e6d1      	b.n	80025b6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
        switch(srcclk)
 8002812:	2800      	cmp	r0, #0
 8002814:	f47f adda 	bne.w	80023cc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8002818:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
            frequency = HSI48_VALUE;
 800281c:	4b38      	ldr	r3, [pc, #224]	; (8002900 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 800281e:	f012 0f02 	tst.w	r2, #2
 8002822:	bf18      	it	ne
 8002824:	4618      	movne	r0, r3
 8002826:	e6c6      	b.n	80025b6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
}
 8002828:	bc30      	pop	{r4, r5}
          frequency = HAL_RCC_GetPCLK1Freq();
 800282a:	f7ff b97b 	b.w	8001b24 <HAL_RCC_GetPCLK1Freq>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800282e:	4a31      	ldr	r2, [pc, #196]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8002830:	6810      	ldr	r0, [r2, #0]
 8002832:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8002836:	f43f aebe 	beq.w	80025b6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800283a:	68d0      	ldr	r0, [r2, #12]
 800283c:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
 8002840:	f43f aeb9 	beq.w	80025b6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002844:	68d4      	ldr	r4, [r2, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002846:	68d0      	ldr	r0, [r2, #12]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8002848:	68d3      	ldr	r3, [r2, #12]
 800284a:	f3c3 5341 	ubfx	r3, r3, #21, #2
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800284e:	f3c0 1203 	ubfx	r2, r0, #4, #4
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002852:	f3c4 2406 	ubfx	r4, r4, #8, #7
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8002856:	3301      	adds	r3, #1
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002858:	fb01 f004 	mul.w	r0, r1, r4
 800285c:	3201      	adds	r2, #1
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800285e:	005b      	lsls	r3, r3, #1
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002860:	fbb0 f0f2 	udiv	r0, r0, r2
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8002864:	fbb0 f0f3 	udiv	r0, r0, r3
 8002868:	e6a5      	b.n	80025b6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800286a:	6810      	ldr	r0, [r2, #0]
 800286c:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8002870:	f43f aea1 	beq.w	80025b6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8002874:	6910      	ldr	r0, [r2, #16]
 8002876:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
 800287a:	f43f ae9c 	beq.w	80025b6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800287e:	6910      	ldr	r0, [r2, #16]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002880:	6914      	ldr	r4, [r2, #16]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8002882:	6913      	ldr	r3, [r2, #16]
 8002884:	f3c3 5341 	ubfx	r3, r3, #21, #2
 8002888:	e7b5      	b.n	80027f6 <HAL_RCCEx_GetPeriphCLKFreq+0x4d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800288a:	6810      	ldr	r0, [r2, #0]
 800288c:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8002890:	f43f ae91 	beq.w	80025b6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8002894:	68d0      	ldr	r0, [r2, #12]
 8002896:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
 800289a:	f43f ae8c 	beq.w	80025b6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800289e:	68d0      	ldr	r0, [r2, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80028a0:	68d4      	ldr	r4, [r2, #12]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80028a2:	68d3      	ldr	r3, [r2, #12]
 80028a4:	f3c3 5341 	ubfx	r3, r3, #21, #2
 80028a8:	e7a5      	b.n	80027f6 <HAL_RCCEx_GetPeriphCLKFreq+0x4d2>
        switch(srcclk)
 80028aa:	2800      	cmp	r0, #0
 80028ac:	f47f ad8e 	bne.w	80023cc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 80028b0:	4a10      	ldr	r2, [pc, #64]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
            frequency = HSI48_VALUE;
 80028b2:	4b13      	ldr	r3, [pc, #76]	; (8002900 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 80028b4:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
            frequency = HSI48_VALUE;
 80028b8:	f012 0f02 	tst.w	r2, #2
 80028bc:	bf18      	it	ne
 80028be:	4618      	movne	r0, r3
 80028c0:	e679      	b.n	80025b6 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80028c2:	4a0c      	ldr	r2, [pc, #48]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80028c4:	6813      	ldr	r3, [r2, #0]
 80028c6:	f013 7300 	ands.w	r3, r3, #33554432	; 0x2000000
 80028ca:	f43f ad7f 	beq.w	80023cc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80028ce:	68d3      	ldr	r3, [r2, #12]
 80028d0:	f413 1380 	ands.w	r3, r3, #1048576	; 0x100000
 80028d4:	f43f ad7a 	beq.w	80023cc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
 80028d8:	e7e1      	b.n	800289e <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80028da:	4a06      	ldr	r2, [pc, #24]	; (80028f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80028dc:	6813      	ldr	r3, [r2, #0]
 80028de:	f013 6300 	ands.w	r3, r3, #134217728	; 0x8000000
 80028e2:	f43f ad73 	beq.w	80023cc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80028e6:	6913      	ldr	r3, [r2, #16]
 80028e8:	f413 1380 	ands.w	r3, r3, #1048576	; 0x100000
 80028ec:	f43f ad6e 	beq.w	80023cc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
 80028f0:	e7c5      	b.n	800287e <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
 80028f2:	bf00      	nop
 80028f4:	40021000 	.word	0x40021000
 80028f8:	08005d70 	.word	0x08005d70
 80028fc:	00f42400 	.word	0x00f42400
 8002900:	02dc6c00 	.word	0x02dc6c00

08002904 <console_init>:
	return 0;
}

// OJ
void console_init(void)
{
 8002904:	b530      	push	{r4, r5, lr}
	
	// ubN
	this = &console_ctl;
	
	// ubN
	memset(this, 0, sizeof(CONSOLE_CTL));
 8002906:	4d0e      	ldr	r5, [pc, #56]	; (8002940 <console_init+0x3c>)
{
 8002908:	b083      	sub	sp, #12
	memset(this, 0, sizeof(CONSOLE_CTL));
 800290a:	2100      	movs	r1, #0
	
	// ^XN
	this->tsk_id = kz_run(console_main, "console",  CONZOLE_PRI, CONSOLE_STACK, 0, NULL);
 800290c:	460c      	mov	r4, r1
	memset(this, 0, sizeof(CONSOLE_CTL));
 800290e:	f44f 7286 	mov.w	r2, #268	; 0x10c
 8002912:	4628      	mov	r0, r5
 8002914:	f002 fddf 	bl	80054d6 <memset>
	this->tsk_id = kz_run(console_main, "console",  CONZOLE_PRI, CONSOLE_STACK, 0, NULL);
 8002918:	9401      	str	r4, [sp, #4]
 800291a:	9400      	str	r4, [sp, #0]
 800291c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002920:	2203      	movs	r2, #3
 8002922:	4908      	ldr	r1, [pc, #32]	; (8002944 <console_init+0x40>)
 8002924:	4808      	ldr	r0, [pc, #32]	; (8002948 <console_init+0x44>)
 8002926:	f002 fc59 	bl	80051dc <kz_run>
	
	// bZ[WID
	this->msg_id = MSGBOX_ID_CONSOLE;

	// USARTI[v
	ret = usart_open(CONSOLE_USART_CH, CONSOLE_BAUDRATE);
 800292a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
	this->tsk_id = kz_run(console_main, "console",  CONZOLE_PRI, CONSOLE_STACK, 0, NULL);
 800292e:	6028      	str	r0, [r5, #0]
	ret = usart_open(CONSOLE_USART_CH, CONSOLE_BAUDRATE);
 8002930:	4620      	mov	r0, r4
	this->msg_id = MSGBOX_ID_CONSOLE;
 8002932:	712c      	strb	r4, [r5, #4]
	
	return;
}
 8002934:	b003      	add	sp, #12
 8002936:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	ret = usart_open(CONSOLE_USART_CH, CONSOLE_BAUDRATE);
 800293a:	f001 bd89 	b.w	8004450 <usart_open>
 800293e:	bf00      	nop
 8002940:	20040064 	.word	0x20040064
 8002944:	08005520 	.word	0x08005520
 8002948:	08002965 	.word	0x08002965

0800294c <console_str_send>:

// R\[M
uint8_t console_str_send(uint8_t *data)
{
 800294c:	b510      	push	{r4, lr}
 800294e:	4604      	mov	r4, r0
	int32_t ret;
	uint8_t len;
	
	// 
	len = strlen((char*)data);
 8002950:	f7fd fc5e 	bl	8000210 <strlen>
	
	// M
	ret = usart_send(CONSOLE_USART_CH, data, len);
 8002954:	4621      	mov	r1, r4
 8002956:	b2c2      	uxtb	r2, r0
 8002958:	2000      	movs	r0, #0
 800295a:	f001 fdf9 	bl	8004550 <usart_send>
	
	return ret;
}
 800295e:	b2c0      	uxtb	r0, r0
 8002960:	bd10      	pop	{r4, pc}
 8002962:	bf00      	nop

08002964 <console_main>:
{
 8002964:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002968:	4d3e      	ldr	r5, [pc, #248]	; (8002a64 <console_main+0x100>)
			console_str_send((uint8_t*)"command>");
 800296a:	f8df 8100 	ldr.w	r8, [pc, #256]	; 8002a6c <console_main+0x108>
 800296e:	f895 3085 	ldrb.w	r3, [r5, #133]	; 0x85
			console_str_send((uint8_t*)"\n");
 8002972:	4e3d      	ldr	r6, [pc, #244]	; (8002a68 <console_main+0x104>)
{
 8002974:	b083      	sub	sp, #12
				if (!strcmp(this->buf, cmd_info->input)) {
 8002976:	1d6f      	adds	r7, r5, #5
	size = usart_recv(CONSOLE_USART_CH, &data, 1);
 8002978:	2400      	movs	r4, #0
		if (this->buf_idx == 0) {
 800297a:	b32b      	cbz	r3, 80029c8 <console_main+0x64>
	size = usart_recv(CONSOLE_USART_CH, &data, 1);
 800297c:	2201      	movs	r2, #1
 800297e:	f10d 0103 	add.w	r1, sp, #3
 8002982:	2000      	movs	r0, #0
 8002984:	f001 fe3c 	bl	8004600 <usart_recv>
	return data;
 8002988:	f89d 3003 	ldrb.w	r3, [sp, #3]
		data[0] = console_recv();
 800298c:	f88d 3004 	strb.w	r3, [sp, #4]
		if (data[0] == '\r') data[0] = '\n';
 8002990:	2b0d      	cmp	r3, #13
 8002992:	bf08      	it	eq
 8002994:	230a      	moveq	r3, #10
		ret = console_str_send((uint8_t*)data);
 8002996:	a801      	add	r0, sp, #4
		if (data[0] == '\r') data[0] = '\n';
 8002998:	bf08      	it	eq
 800299a:	f88d 3004 	strbeq.w	r3, [sp, #4]
		data[1] = '\0';
 800299e:	f88d 4005 	strb.w	r4, [sp, #5]
		ret = console_str_send((uint8_t*)data);
 80029a2:	f7ff ffd3 	bl	800294c <console_str_send>
		console_analysis(data[0]);
 80029a6:	f89d 2004 	ldrb.w	r2, [sp, #4]
	switch (data) {
 80029aa:	2a09      	cmp	r2, #9
 80029ac:	d03d      	beq.n	8002a2a <console_main+0xc6>
 80029ae:	2a0a      	cmp	r2, #10
 80029b0:	d011      	beq.n	80029d6 <console_main+0x72>
 80029b2:	2a08      	cmp	r2, #8
 80029b4:	d00c      	beq.n	80029d0 <console_main+0x6c>
			this->buf[this->buf_idx++] = data;
 80029b6:	f895 1085 	ldrb.w	r1, [r5, #133]	; 0x85
 80029ba:	1c4b      	adds	r3, r1, #1
 80029bc:	4429      	add	r1, r5
 80029be:	b2db      	uxtb	r3, r3
 80029c0:	f885 3085 	strb.w	r3, [r5, #133]	; 0x85
 80029c4:	714a      	strb	r2, [r1, #5]
 80029c6:	e7d7      	b.n	8002978 <console_main+0x14>
			console_str_send((uint8_t*)"command>");
 80029c8:	4640      	mov	r0, r8
 80029ca:	f7ff ffbf 	bl	800294c <console_str_send>
 80029ce:	e7d5      	b.n	800297c <console_main+0x18>
 80029d0:	f895 3085 	ldrb.w	r3, [r5, #133]	; 0x85
 80029d4:	e7d1      	b.n	800297a <console_main+0x16>
			this->buf[this->buf_idx++] = '\0';
 80029d6:	f895 3085 	ldrb.w	r3, [r5, #133]	; 0x85
			for (i = 0; i < this->cmd_idx; i++) {
 80029da:	f895 2108 	ldrb.w	r2, [r5, #264]	; 0x108
			this->buf[this->buf_idx++] = '\0';
 80029de:	18e9      	adds	r1, r5, r3
 80029e0:	2400      	movs	r4, #0
 80029e2:	3301      	adds	r3, #1
 80029e4:	f885 3085 	strb.w	r3, [r5, #133]	; 0x85
 80029e8:	714c      	strb	r4, [r1, #5]
			for (i = 0; i < this->cmd_idx; i++) {
 80029ea:	b932      	cbnz	r2, 80029fa <console_main+0x96>
 80029ec:	e019      	b.n	8002a22 <console_main+0xbe>
 80029ee:	3401      	adds	r4, #1
 80029f0:	f895 3108 	ldrb.w	r3, [r5, #264]	; 0x108
 80029f4:	b2e4      	uxtb	r4, r4
 80029f6:	42a3      	cmp	r3, r4
 80029f8:	d913      	bls.n	8002a22 <console_main+0xbe>
				if (!strcmp(this->buf, cmd_info->input)) {
 80029fa:	f104 0911 	add.w	r9, r4, #17
 80029fe:	4638      	mov	r0, r7
 8002a00:	f855 1039 	ldr.w	r1, [r5, r9, lsl #3]
 8002a04:	f7fd fbfa 	bl	80001fc <strcmp>
 8002a08:	2800      	cmp	r0, #0
 8002a0a:	d1f0      	bne.n	80029ee <console_main+0x8a>
					cmd_info->func();
 8002a0c:	eb05 09c9 	add.w	r9, r5, r9, lsl #3
			for (i = 0; i < this->cmd_idx; i++) {
 8002a10:	3401      	adds	r4, #1
					cmd_info->func();
 8002a12:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002a16:	4798      	blx	r3
			for (i = 0; i < this->cmd_idx; i++) {
 8002a18:	f895 3108 	ldrb.w	r3, [r5, #264]	; 0x108
 8002a1c:	b2e4      	uxtb	r4, r4
 8002a1e:	42a3      	cmp	r3, r4
 8002a20:	d8eb      	bhi.n	80029fa <console_main+0x96>
			this->buf_idx = 0;
 8002a22:	2300      	movs	r3, #0
 8002a24:	f885 3085 	strb.w	r3, [r5, #133]	; 0x85
 8002a28:	e7a6      	b.n	8002978 <console_main+0x14>
			console_str_send((uint8_t*)"\n");
 8002a2a:	4630      	mov	r0, r6
 8002a2c:	f7ff ff8e 	bl	800294c <console_str_send>
			for (i = 0; i < this->cmd_idx; i++) {
 8002a30:	f895 3108 	ldrb.w	r3, [r5, #264]	; 0x108
 8002a34:	2400      	movs	r4, #0
 8002a36:	b173      	cbz	r3, 8002a56 <console_main+0xf2>
				console_str_send((uint8_t*)cmd_info->input);
 8002a38:	f104 0311 	add.w	r3, r4, #17
			for (i = 0; i < this->cmd_idx; i++) {
 8002a3c:	3401      	adds	r4, #1
				console_str_send((uint8_t*)cmd_info->input);
 8002a3e:	f855 0033 	ldr.w	r0, [r5, r3, lsl #3]
 8002a42:	f7ff ff83 	bl	800294c <console_str_send>
				console_str_send((uint8_t*)"\n");
 8002a46:	4630      	mov	r0, r6
 8002a48:	f7ff ff80 	bl	800294c <console_str_send>
			for (i = 0; i < this->cmd_idx; i++) {
 8002a4c:	f895 3108 	ldrb.w	r3, [r5, #264]	; 0x108
 8002a50:	b2e4      	uxtb	r4, r4
 8002a52:	42a3      	cmp	r3, r4
 8002a54:	d8f0      	bhi.n	8002a38 <console_main+0xd4>
			console_str_send((uint8_t*)"\n");
 8002a56:	4630      	mov	r0, r6
 8002a58:	f7ff ff78 	bl	800294c <console_str_send>
 8002a5c:	f895 3085 	ldrb.w	r3, [r5, #133]	; 0x85
 8002a60:	e78a      	b.n	8002978 <console_main+0x14>
 8002a62:	bf00      	nop
 8002a64:	20040064 	.word	0x20040064
 8002a68:	080056d0 	.word	0x080056d0
 8002a6c:	08005528 	.word	0x08005528

08002a70 <console_val_send>:
	
	// 
	memset(snd_data, '\0', sizeof(snd_data));
	
	// 
	hundreds = data/100;
 8002a70:	492b      	ldr	r1, [pc, #172]	; (8002b20 <console_val_send+0xb0>)
 8002a72:	fba1 3100 	umull	r3, r1, r1, r0
{
 8002a76:	b510      	push	{r4, lr}
	hundreds = data/100;
 8002a78:	0949      	lsrs	r1, r1, #5
	tens_place = (data - hundreds * 100)/10;
 8002a7a:	4c2a      	ldr	r4, [pc, #168]	; (8002b24 <console_val_send+0xb4>)
 8002a7c:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8002a80:	fb02 0201 	mla	r2, r2, r1, r0
 8002a84:	fb84 3402 	smull	r3, r4, r4, r2
 8002a88:	17d3      	asrs	r3, r2, #31
 8002a8a:	ebc3 03a4 	rsb	r3, r3, r4, asr #2
 8002a8e:	b2db      	uxtb	r3, r3
	ones_place = (data - hundreds * 100 - tens_place * 10);
 8002a90:	eb01 0481 	add.w	r4, r1, r1, lsl #2
 8002a94:	ebc1 04c4 	rsb	r4, r1, r4, lsl #3
 8002a98:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
 8002a9c:	ebc3 0282 	rsb	r2, r3, r2, lsl #2
{
 8002aa0:	b082      	sub	sp, #8
	ones_place = (data - hundreds * 100 - tens_place * 10);
 8002aa2:	eb00 0084 	add.w	r0, r0, r4, lsl #2
 8002aa6:	eb00 0042 	add.w	r0, r0, r2, lsl #1
	memset(snd_data, '\0', sizeof(snd_data));
 8002aaa:	2200      	movs	r2, #0
	ones_place = (data - hundreds * 100 - tens_place * 10);
 8002aac:	b2c0      	uxtb	r0, r0
	memset(snd_data, '\0', sizeof(snd_data));
 8002aae:	9201      	str	r2, [sp, #4]
	
	// 3H
	if (hundreds != 0) {
 8002ab0:	b1a9      	cbz	r1, 8002ade <console_val_send+0x6e>
	if (val > 9) {
 8002ab2:	2b09      	cmp	r3, #9
	return 0x30+val;
 8002ab4:	bf9a      	itte	ls
 8002ab6:	3330      	addls	r3, #48	; 0x30
 8002ab8:	b2db      	uxtbls	r3, r3
		return 0xFF;
 8002aba:	23ff      	movhi	r3, #255	; 0xff
	if (val > 9) {
 8002abc:	2809      	cmp	r0, #9
	return 0x30+val;
 8002abe:	bf9a      	itte	ls
 8002ac0:	3030      	addls	r0, #48	; 0x30
 8002ac2:	b2c0      	uxtbls	r0, r0
		return 0xFF;
 8002ac4:	20ff      	movhi	r0, #255	; 0xff
	return 0x30+val;
 8002ac6:	3130      	adds	r1, #48	; 0x30
		len = 4;
		snd_data[0] = val2ascii(hundreds);
		snd_data[1] = val2ascii(tens_place);
		snd_data[2] = val2ascii(ones_place);
 8002ac8:	f88d 0006 	strb.w	r0, [sp, #6]
		len = 2;
		snd_data[0] = val2ascii(ones_place);
	}
	
	// M
	ret = console_str_send(snd_data);
 8002acc:	a801      	add	r0, sp, #4
		snd_data[0] = val2ascii(hundreds);
 8002ace:	f88d 1004 	strb.w	r1, [sp, #4]
		snd_data[1] = val2ascii(tens_place);
 8002ad2:	f88d 3005 	strb.w	r3, [sp, #5]
	ret = console_str_send(snd_data);
 8002ad6:	f7ff ff39 	bl	800294c <console_str_send>
	
	return ret;
}
 8002ada:	b002      	add	sp, #8
 8002adc:	bd10      	pop	{r4, pc}
	} else if (tens_place != 0) {
 8002ade:	b193      	cbz	r3, 8002b06 <console_val_send+0x96>
	if (val > 9) {
 8002ae0:	2b09      	cmp	r3, #9
	return 0x30+val;
 8002ae2:	bf9a      	itte	ls
 8002ae4:	3330      	addls	r3, #48	; 0x30
 8002ae6:	b2db      	uxtbls	r3, r3
		return 0xFF;
 8002ae8:	23ff      	movhi	r3, #255	; 0xff
	if (val > 9) {
 8002aea:	2809      	cmp	r0, #9
	return 0x30+val;
 8002aec:	bf9a      	itte	ls
 8002aee:	3030      	addls	r0, #48	; 0x30
 8002af0:	b2c0      	uxtbls	r0, r0
		return 0xFF;
 8002af2:	20ff      	movhi	r0, #255	; 0xff
		snd_data[1] = val2ascii(ones_place);
 8002af4:	f88d 0005 	strb.w	r0, [sp, #5]
	ret = console_str_send(snd_data);
 8002af8:	a801      	add	r0, sp, #4
		snd_data[0] = val2ascii(tens_place);
 8002afa:	f88d 3004 	strb.w	r3, [sp, #4]
	ret = console_str_send(snd_data);
 8002afe:	f7ff ff25 	bl	800294c <console_str_send>
}
 8002b02:	b002      	add	sp, #8
 8002b04:	bd10      	pop	{r4, pc}
	if (val > 9) {
 8002b06:	2809      	cmp	r0, #9
	return 0x30+val;
 8002b08:	bf9a      	itte	ls
 8002b0a:	3030      	addls	r0, #48	; 0x30
 8002b0c:	b2c0      	uxtbls	r0, r0
		return 0xFF;
 8002b0e:	20ff      	movhi	r0, #255	; 0xff
		snd_data[0] = val2ascii(ones_place);
 8002b10:	f88d 0004 	strb.w	r0, [sp, #4]
	ret = console_str_send(snd_data);
 8002b14:	a801      	add	r0, sp, #4
 8002b16:	f7ff ff19 	bl	800294c <console_str_send>
}
 8002b1a:	b002      	add	sp, #8
 8002b1c:	bd10      	pop	{r4, pc}
 8002b1e:	bf00      	nop
 8002b20:	51eb851f 	.word	0x51eb851f
 8002b24:	66666667 	.word	0x66666667

08002b28 <console_set_command>:
int32_t console_set_command(COMMAND_INFO *cmd_info)
{
	CONSOLE_CTL *this;
	
	// R}hNULLG[I
	if (cmd_info == NULL) {
 8002b28:	b1a0      	cbz	r0, 8002b54 <console_set_command+0x2c>
	
	// ubN
	this = &console_ctl;
	
	// R}ho^G[I
	if (this->cmd_idx >= CONOLE_CMD_NUM) {
 8002b2a:	4a0c      	ldr	r2, [pc, #48]	; (8002b5c <console_set_command+0x34>)
 8002b2c:	f892 3108 	ldrb.w	r3, [r2, #264]	; 0x108
 8002b30:	2b0f      	cmp	r3, #15
 8002b32:	d80f      	bhi.n	8002b54 <console_set_command+0x2c>
{
 8002b34:	b430      	push	{r4, r5}
		return -1;
	}
	
	// o^
	this->cmd_info[this->cmd_idx].input = cmd_info->input;
 8002b36:	f103 0111 	add.w	r1, r3, #17
	this->cmd_info[this->cmd_idx].func = cmd_info->func;
 8002b3a:	eb02 04c1 	add.w	r4, r2, r1, lsl #3
	this->cmd_idx++;
 8002b3e:	3301      	adds	r3, #1
	this->cmd_info[this->cmd_idx].input = cmd_info->input;
 8002b40:	6805      	ldr	r5, [r0, #0]
	this->cmd_info[this->cmd_idx].func = cmd_info->func;
 8002b42:	6840      	ldr	r0, [r0, #4]
	this->cmd_idx++;
 8002b44:	f882 3108 	strb.w	r3, [r2, #264]	; 0x108
	this->cmd_info[this->cmd_idx].func = cmd_info->func;
 8002b48:	6060      	str	r0, [r4, #4]
	this->cmd_info[this->cmd_idx].input = cmd_info->input;
 8002b4a:	f842 5031 	str.w	r5, [r2, r1, lsl #3]
	
	return 0;
 8002b4e:	2000      	movs	r0, #0
}
 8002b50:	bc30      	pop	{r4, r5}
 8002b52:	4770      	bx	lr
		return -1;
 8002b54:	f04f 30ff 	mov.w	r0, #4294967295
 8002b58:	4770      	bx	lr
 8002b5a:	bf00      	nop
 8002b5c:	20040064 	.word	0x20040064

08002b60 <sound_app_main>:
	{{NULL,				ST_UNDEIFNED}, {NULL,					ST_UNDEIFNED}, {NULL,				ST_UNDEIFNED}},		// ST_UNDEIFNED
};

// 
static int sound_app_main(int argc, char *argv[])
{
 8002b60:	b530      	push	{r4, r5, lr}
 8002b62:	4c14      	ldr	r4, [pc, #80]	; (8002bb4 <sound_app_main+0x54>)
 8002b64:	4d14      	ldr	r5, [pc, #80]	; (8002bb8 <sound_app_main+0x58>)
 8002b66:	b085      	sub	sp, #20
	SOUND_APP_MSG tmp_msg;
	int32_t size;
	
	while(1){
		// 
		kz_recv(this->msg_id, &size, &msg);
 8002b68:	466a      	mov	r2, sp
 8002b6a:	a901      	add	r1, sp, #4
 8002b6c:	7a20      	ldrb	r0, [r4, #8]
 8002b6e:	f002 fb97 	bl	80052a0 <kz_recv>
		// 
		memcpy(&tmp_msg, msg, sizeof(SOUND_APP_MSG));
 8002b72:	9a00      	ldr	r2, [sp, #0]
 8002b74:	6810      	ldr	r0, [r2, #0]
 8002b76:	6851      	ldr	r1, [r2, #4]
 8002b78:	ab02      	add	r3, sp, #8
 8002b7a:	c303      	stmia	r3!, {r0, r1}
		// 
		kz_kmfree(msg);
 8002b7c:	4610      	mov	r0, r2
 8002b7e:	f002 fb75 	bl	800526c <kz_kmfree>
		// 
		if (fsm[this->state][msg->msg_type].func != NULL) {
 8002b82:	6822      	ldr	r2, [r4, #0]
 8002b84:	9900      	ldr	r1, [sp, #0]
 8002b86:	0053      	lsls	r3, r2, #1
 8002b88:	6808      	ldr	r0, [r1, #0]
 8002b8a:	1899      	adds	r1, r3, r2
 8002b8c:	4401      	add	r1, r0
 8002b8e:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8002b92:	b129      	cbz	r1, 8002ba0 <sound_app_main+0x40>
			fsm[this->state][msg->msg_type].func(tmp_msg.msg_data);
 8002b94:	9803      	ldr	r0, [sp, #12]
 8002b96:	4788      	blx	r1
 8002b98:	9b00      	ldr	r3, [sp, #0]
 8002b9a:	6822      	ldr	r2, [r4, #0]
 8002b9c:	6818      	ldr	r0, [r3, #0]
 8002b9e:	0053      	lsls	r3, r2, #1
		}
		// 
		if (fsm[this->state][msg->msg_type].nxt_state != ST_UNDEIFNED) {
 8002ba0:	4413      	add	r3, r2
 8002ba2:	4403      	add	r3, r0
 8002ba4:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8002ba8:	791b      	ldrb	r3, [r3, #4]
 8002baa:	2b03      	cmp	r3, #3
			this->state = fsm[this->state][msg->msg_type].nxt_state;
 8002bac:	bf18      	it	ne
 8002bae:	6023      	strne	r3, [r4, #0]
 8002bb0:	e7da      	b.n	8002b68 <sound_app_main+0x8>
 8002bb2:	bf00      	nop
 8002bb4:	20040170 	.word	0x20040170
 8002bb8:	08005574 	.word	0x08005574

08002bbc <sound_app_stp>:
{
 8002bbc:	b508      	push	{r3, lr}
	ret = pcm3060_stop();
 8002bbe:	f000 fee3 	bl	8003988 <pcm3060_stop>
	console_str_send((uint8_t*)"music end.\n");
 8002bc2:	4802      	ldr	r0, [pc, #8]	; (8002bcc <sound_app_stp+0x10>)
}
 8002bc4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	console_str_send((uint8_t*)"music end.\n");
 8002bc8:	f7ff bec0 	b.w	800294c <console_str_send>
 8002bcc:	08005644 	.word	0x08005644

08002bd0 <pcm3060_callback>:
	if (this->req_frame_r_idx > this->req_frame_w_idx) {
 8002bd0:	4914      	ldr	r1, [pc, #80]	; (8002c24 <pcm3060_callback+0x54>)
 8002bd2:	f8b1 2212 	ldrh.w	r2, [r1, #530]	; 0x212
 8002bd6:	f8b1 3210 	ldrh.w	r3, [r1, #528]	; 0x210
 8002bda:	429a      	cmp	r2, r3
		send_frame_num = (SOUND_FRAME_NUM - this->req_frame_r_idx) + this->req_frame_w_idx;
 8002bdc:	bf88      	it	hi
 8002bde:	331e      	addhi	r3, #30
		send_frame_num = this->req_frame_w_idx - this->req_frame_r_idx;
 8002be0:	1a9b      	subs	r3, r3, r2
 8002be2:	b29b      	uxth	r3, r3
	this->r_idx += send_frame_num*SOUND_DATA_NUM_PAR_FRAME;
 8002be4:	f8b1 220e 	ldrh.w	r2, [r1, #526]	; 0x20e
 8002be8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002bec:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002bf0:	eb02 1383 	add.w	r3, r2, r3, lsl #6
 8002bf4:	b29b      	uxth	r3, r3
	if (this->r_idx >= SOUND_FRAME_NUM*SOUND_DATA_NUM_PAR_FRAME) {
 8002bf6:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d907      	bls.n	8002c0e <pcm3060_callback+0x3e>
		this->r_idx = 0;
 8002bfe:	2300      	movs	r3, #0
	console_str_send((uint8_t*)"frame end.\n");
 8002c00:	4809      	ldr	r0, [pc, #36]	; (8002c28 <pcm3060_callback+0x58>)
		this->r_idx = 0;
 8002c02:	f8a1 320e 	strh.w	r3, [r1, #526]	; 0x20e
	this->cur_frame_idx = this->r_idx/SOUND_DATA_NUM_PAR_FRAME;
 8002c06:	f8a1 3214 	strh.w	r3, [r1, #532]	; 0x214
	console_str_send((uint8_t*)"frame end.\n");
 8002c0a:	f7ff be9f 	b.w	800294c <console_str_send>
 8002c0e:	4a07      	ldr	r2, [pc, #28]	; (8002c2c <pcm3060_callback+0x5c>)
	this->r_idx += send_frame_num*SOUND_DATA_NUM_PAR_FRAME;
 8002c10:	f8a1 320e 	strh.w	r3, [r1, #526]	; 0x20e
 8002c14:	fba2 2303 	umull	r2, r3, r2, r3
 8002c18:	0a5b      	lsrs	r3, r3, #9
	console_str_send((uint8_t*)"frame end.\n");
 8002c1a:	4803      	ldr	r0, [pc, #12]	; (8002c28 <pcm3060_callback+0x58>)
	this->cur_frame_idx = this->r_idx/SOUND_DATA_NUM_PAR_FRAME;
 8002c1c:	f8a1 3214 	strh.w	r3, [r1, #532]	; 0x214
	console_str_send((uint8_t*)"frame end.\n");
 8002c20:	f7ff be94 	b.w	800294c <console_str_send>
 8002c24:	2006ed70 	.word	0x2006ed70
 8002c28:	080055d4 	.word	0x080055d4
 8002c2c:	51eb851f 	.word	0x51eb851f

08002c30 <sound_app_sta_beep>:
{
 8002c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c32:	4604      	mov	r4, r0
	console_str_send((uint8_t*)"beep start\n");
 8002c34:	4815      	ldr	r0, [pc, #84]	; (8002c8c <sound_app_sta_beep+0x5c>)
 8002c36:	f7ff fe89 	bl	800294c <console_str_send>
	frame_cnt = play_time / SOUND_TIME_PER_FRAME;
 8002c3a:	f8df c060 	ldr.w	ip, [pc, #96]	; 8002c9c <sound_app_sta_beep+0x6c>
 8002c3e:	fbac 3c04 	umull	r3, ip, ip, r4
	for (i = 0; i < frame_cnt; i++) {
 8002c42:	ea5f 1c5c 	movs.w	ip, ip, lsr #5
 8002c46:	d018      	beq.n	8002c7a <sound_app_sta_beep+0x4a>
 8002c48:	4e11      	ldr	r6, [pc, #68]	; (8002c90 <sound_app_sta_beep+0x60>)
 8002c4a:	f44f 5ec8 	mov.w	lr, #6400	; 0x1900
 8002c4e:	fb0e 6e0c 	mla	lr, lr, ip, r6
 8002c52:	f506 57c8 	add.w	r7, r6, #6400	; 0x1900
			memcpy(&(this->data[i][j*16]), beep_1ms, sizeof(beep_1ms));
 8002c56:	4d0f      	ldr	r5, [pc, #60]	; (8002c94 <sound_app_sta_beep+0x64>)
 8002c58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c5a:	f106 040c 	add.w	r4, r6, #12
 8002c5e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c68:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002c6c:	3640      	adds	r6, #64	; 0x40
		for (j = 0; j < SOUND_TIME_PER_FRAME; j++) {
 8002c6e:	42be      	cmp	r6, r7
			memcpy(&(this->data[i][j*16]), beep_1ms, sizeof(beep_1ms));
 8002c70:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		for (j = 0; j < SOUND_TIME_PER_FRAME; j++) {
 8002c74:	d1ef      	bne.n	8002c56 <sound_app_sta_beep+0x26>
	for (i = 0; i < frame_cnt; i++) {
 8002c76:	45b6      	cmp	lr, r6
 8002c78:	d1eb      	bne.n	8002c52 <sound_app_sta_beep+0x22>
	pcm3060_play(this->data[0], frame_cnt*SOUND_DATA_NUM_PAR_FRAME*4);
 8002c7a:	f44f 51c8 	mov.w	r1, #6400	; 0x1900
 8002c7e:	fb01 f10c 	mul.w	r1, r1, ip
 8002c82:	4805      	ldr	r0, [pc, #20]	; (8002c98 <sound_app_sta_beep+0x68>)
}
 8002c84:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	pcm3060_play(this->data[0], frame_cnt*SOUND_DATA_NUM_PAR_FRAME*4);
 8002c88:	f000 be6a 	b.w	8003960 <pcm3060_play>
 8002c8c:	08005638 	.word	0x08005638
 8002c90:	20040170 	.word	0x20040170
 8002c94:	08005534 	.word	0x08005534
 8002c98:	2004017c 	.word	0x2004017c
 8002c9c:	51eb851f 	.word	0x51eb851f

08002ca0 <sound_app_sta>:
{
 8002ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	frame_w_idx = (par & 0xFFFF0000) >> 16;
 8002ca2:	0c06      	lsrs	r6, r0, #16
	if (frame_r_idx > frame_w_idx) {
 8002ca4:	b283      	uxth	r3, r0
 8002ca6:	429e      	cmp	r6, r3
{
 8002ca8:	4605      	mov	r5, r0
	if (frame_r_idx > frame_w_idx) {
 8002caa:	d31c      	bcc.n	8002ce6 <sound_app_sta+0x46>
 8002cac:	b284      	uxth	r4, r0
		frame_cnt = frame_w_idx - frame_r_idx;
 8002cae:	1b37      	subs	r7, r6, r4
	console_str_send((uint8_t*)"frame_r_idx:");
 8002cb0:	480f      	ldr	r0, [pc, #60]	; (8002cf0 <sound_app_sta+0x50>)
 8002cb2:	f7ff fe4b 	bl	800294c <console_str_send>
	console_val_send((uint8_t)frame_r_idx);
 8002cb6:	b2e8      	uxtb	r0, r5
 8002cb8:	f7ff feda 	bl	8002a70 <console_val_send>
	console_str_send((uint8_t*)" frame_w_idx:");
 8002cbc:	480d      	ldr	r0, [pc, #52]	; (8002cf4 <sound_app_sta+0x54>)
 8002cbe:	f7ff fe45 	bl	800294c <console_str_send>
	console_val_send((uint8_t)frame_w_idx);
 8002cc2:	b2f0      	uxtb	r0, r6
 8002cc4:	f7ff fed4 	bl	8002a70 <console_val_send>
	console_str_send((uint8_t*)"\n");
 8002cc8:	480b      	ldr	r0, [pc, #44]	; (8002cf8 <sound_app_sta+0x58>)
 8002cca:	f7ff fe3f 	bl	800294c <console_str_send>
	pcm3060_play(this->data[frame_r_idx], SOUND_DATA_NUM_PAR_FRAME*4*frame_cnt);
 8002cce:	480b      	ldr	r0, [pc, #44]	; (8002cfc <sound_app_sta+0x5c>)
 8002cd0:	f44f 51c8 	mov.w	r1, #6400	; 0x1900
 8002cd4:	fb01 0004 	mla	r0, r1, r4, r0
 8002cd8:	300c      	adds	r0, #12
 8002cda:	fb01 f107 	mul.w	r1, r1, r7
}
 8002cde:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	pcm3060_play(this->data[frame_r_idx], SOUND_DATA_NUM_PAR_FRAME*4*frame_cnt);
 8002ce2:	f000 be3d 	b.w	8003960 <pcm3060_play>
		frame_cnt = (SOUND_FRAME_NUM - frame_r_idx) + frame_w_idx;
 8002ce6:	f1c3 071e 	rsb	r7, r3, #30
 8002cea:	461c      	mov	r4, r3
 8002cec:	4437      	add	r7, r6
 8002cee:	e7df      	b.n	8002cb0 <sound_app_sta+0x10>
 8002cf0:	08005618 	.word	0x08005618
 8002cf4:	08005628 	.word	0x08005628
 8002cf8:	080056d0 	.word	0x080056d0
 8002cfc:	20040170 	.word	0x20040170

08002d00 <wav_end_callback>:
{
 8002d00:	b538      	push	{r3, r4, r5, lr}
	memset(this->data[0], 0, sizeof(this->data));
 8002d02:	4d11      	ldr	r5, [pc, #68]	; (8002d48 <wav_end_callback+0x48>)
 8002d04:	4a11      	ldr	r2, [pc, #68]	; (8002d4c <wav_end_callback+0x4c>)
 8002d06:	2100      	movs	r1, #0
 8002d08:	f105 000c 	add.w	r0, r5, #12
 8002d0c:	f002 fbe3 	bl	80054d6 <memset>
	this->w_idx = 0;
 8002d10:	f505 333b 	add.w	r3, r5, #191488	; 0x2ec00
 8002d14:	2400      	movs	r4, #0
	msg = kz_kmalloc(sizeof(SOUND_APP_MSG));
 8002d16:	2008      	movs	r0, #8
	this->w_idx = 0;
 8002d18:	f8a3 420c 	strh.w	r4, [r3, #524]	; 0x20c
	this->r_idx = 0;
 8002d1c:	f8a3 420e 	strh.w	r4, [r3, #526]	; 0x20e
	this->req_frame_w_idx = 0;
 8002d20:	f8a3 4210 	strh.w	r4, [r3, #528]	; 0x210
	this->req_frame_r_idx = 0;
 8002d24:	f8a3 4212 	strh.w	r4, [r3, #530]	; 0x212
	this->cur_frame_idx = 0;
 8002d28:	f8a3 4214 	strh.w	r4, [r3, #532]	; 0x214
	this->first_send_flag = 0;
 8002d2c:	f883 4216 	strb.w	r4, [r3, #534]	; 0x216
	msg = kz_kmalloc(sizeof(SOUND_APP_MSG));
 8002d30:	f002 fa8a 	bl	8005248 <kz_kmalloc>
 8002d34:	4602      	mov	r2, r0
	msg->msg_type = EVENT_SOUND_STP;
 8002d36:	2302      	movs	r3, #2
	msg->msg_data = 0;
 8002d38:	6044      	str	r4, [r0, #4]
	kz_send(this->msg_id, sizeof(SOUND_APP_MSG), msg);
 8002d3a:	2108      	movs	r1, #8
 8002d3c:	7a28      	ldrb	r0, [r5, #8]
	msg->msg_type = EVENT_SOUND_STP;
 8002d3e:	6013      	str	r3, [r2, #0]
}
 8002d40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	kz_send(this->msg_id, sizeof(SOUND_APP_MSG), msg);
 8002d44:	f002 ba9e 	b.w	8005284 <kz_send>
 8002d48:	20040170 	.word	0x20040170
 8002d4c:	0002ee00 	.word	0x0002ee00

08002d50 <wav_rcv_callback>:
{
 8002d50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	INTR_DISABLE;
 8002d54:	b672      	cpsid	i
	tmp_w_idx = this->w_idx + 1;
 8002d56:	f501 363b 	add.w	r6, r1, #191488	; 0x2ec00
	if (tmp_w_idx >= SOUND_FRAME_NUM*SOUND_DATA_NUM_PAR_FRAME) {
 8002d5a:	f64b 347f 	movw	r4, #47999	; 0xbb7f
	tmp_w_idx = this->w_idx + 1;
 8002d5e:	f8b6 320c 	ldrh.w	r3, [r6, #524]	; 0x20c
	tmp_r_idx = this->r_idx;
 8002d62:	f8b6 520e 	ldrh.w	r5, [r6, #526]	; 0x20e
	tmp_cur_frame_idx = this->cur_frame_idx;
 8002d66:	f8b6 e214 	ldrh.w	lr, [r6, #532]	; 0x214
	tmp_w_idx = this->w_idx + 1;
 8002d6a:	1c5a      	adds	r2, r3, #1
 8002d6c:	b292      	uxth	r2, r2
		tmp_w_idx = 0;
 8002d6e:	42a2      	cmp	r2, r4
 8002d70:	bf88      	it	hi
 8002d72:	2200      	movhi	r2, #0
	INTR_ENABLE;
 8002d74:	b662      	cpsie	i
	if (tmp_w_idx != tmp_r_idx) {
 8002d76:	42aa      	cmp	r2, r5
 8002d78:	d05c      	beq.n	8002e34 <wav_rcv_callback+0xe4>
		frame_w_idx = (uint16_t)(this->w_idx / SOUND_DATA_NUM_PAR_FRAME);
 8002d7a:	f8df c0c8 	ldr.w	ip, [pc, #200]	; 8002e44 <wav_rcv_callback+0xf4>
 8002d7e:	fbac 7403 	umull	r7, r4, ip, r3
 8002d82:	0a64      	lsrs	r4, r4, #9
		data_idx = this->w_idx - (frame_w_idx * SOUND_DATA_NUM_PAR_FRAME);
 8002d84:	ebc4 07c4 	rsb	r7, r4, r4, lsl #3
 8002d88:	ebc4 1707 	rsb	r7, r4, r7, lsl #4
 8002d8c:	eb07 07c7 	add.w	r7, r7, r7, lsl #3
 8002d90:	eb03 1387 	add.w	r3, r3, r7, lsl #6
		this->data[frame_w_idx][data_idx] = data;
 8002d94:	f44f 67c8 	mov.w	r7, #1600	; 0x640
 8002d98:	fb07 f704 	mul.w	r7, r7, r4
 8002d9c:	fa17 f383 	uxtah	r3, r7, r3
 8002da0:	eb01 0383 	add.w	r3, r1, r3, lsl #2
		frame_r_idx = (uint16_t)(tmp_r_idx / SOUND_DATA_NUM_PAR_FRAME);
 8002da4:	fbac 7505 	umull	r7, r5, ip, r5
 8002da8:	0a6d      	lsrs	r5, r5, #9
		this->data[frame_w_idx][data_idx] = data;
 8002daa:	60d8      	str	r0, [r3, #12]
	if (frame_r_idx > frame_w_idx) {
 8002dac:	42ac      	cmp	r4, r5
		frame_num = (SOUND_FRAME_NUM - frame_r_idx) + frame_w_idx;
 8002dae:	bf38      	it	cc
 8002db0:	f104 031e 	addcc.w	r3, r4, #30
		if ((this->first_send_flag == FALSE) && (stored_frame_num >= SOUND_FIRST_SEND_FRAME_NUM)) {
 8002db4:	f896 7216 	ldrb.w	r7, [r6, #534]	; 0x216
		this->w_idx = tmp_w_idx;
 8002db8:	f8a6 220c 	strh.w	r2, [r6, #524]	; 0x20c
		frame_num = (SOUND_FRAME_NUM - frame_r_idx) + frame_w_idx;
 8002dbc:	bf34      	ite	cc
 8002dbe:	1b5b      	subcc	r3, r3, r5
		frame_num = frame_w_idx - frame_r_idx;
 8002dc0:	1b63      	subcs	r3, r4, r5
 8002dc2:	b29b      	uxth	r3, r3
 8002dc4:	4688      	mov	r8, r1
		if ((this->first_send_flag == FALSE) && (stored_frame_num >= SOUND_FIRST_SEND_FRAME_NUM)) {
 8002dc6:	b90f      	cbnz	r7, 8002dcc <wav_rcv_callback+0x7c>
 8002dc8:	2b13      	cmp	r3, #19
 8002dca:	d81d      	bhi.n	8002e08 <wav_rcv_callback+0xb8>
		} else if ((stored_frame_num >= SOUND_SEND_FRAME_NUM) &&		// 10?
 8002dcc:	2b09      	cmp	r3, #9
 8002dce:	d903      	bls.n	8002dd8 <wav_rcv_callback+0x88>
 8002dd0:	f8b6 3210 	ldrh.w	r3, [r6, #528]	; 0x210
 8002dd4:	4573      	cmp	r3, lr
 8002dd6:	d001      	beq.n	8002ddc <wav_rcv_callback+0x8c>
 8002dd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				   (this->req_frame_w_idx == tmp_cur_frame_idx) &&		// ?
 8002ddc:	2f01      	cmp	r7, #1
 8002dde:	d1fb      	bne.n	8002dd8 <wav_rcv_callback+0x88>
			this->req_frame_w_idx = frame_w_idx;
 8002de0:	f8a6 4210 	strh.w	r4, [r6, #528]	; 0x210
			this->req_frame_r_idx = frame_r_idx;
 8002de4:	f8a6 5212 	strh.w	r5, [r6, #530]	; 0x212
			msg = kz_kmalloc(sizeof(SOUND_APP_MSG));
 8002de8:	2008      	movs	r0, #8
 8002dea:	f002 fa2d 	bl	8005248 <kz_kmalloc>
 8002dee:	4602      	mov	r2, r0
			msg->msg_data = (frame_w_idx << 16) | (frame_r_idx << 0);
 8002df0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
			msg->msg_type = EVENT_SOUND_STA;
 8002df4:	2300      	movs	r3, #0
			msg->msg_data = (frame_w_idx << 16) | (frame_r_idx << 0);
 8002df6:	6044      	str	r4, [r0, #4]
			kz_send(this->msg_id, sizeof(SOUND_APP_MSG), msg);
 8002df8:	2108      	movs	r1, #8
 8002dfa:	f898 0008 	ldrb.w	r0, [r8, #8]
			msg->msg_type = EVENT_SOUND_STA;
 8002dfe:	6013      	str	r3, [r2, #0]
}
 8002e00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			kz_send(this->msg_id, sizeof(SOUND_APP_MSG), msg);
 8002e04:	f002 ba3e 	b.w	8005284 <kz_send>
			this->first_send_flag = TRUE;
 8002e08:	2301      	movs	r3, #1
			this->req_frame_w_idx = frame_w_idx;
 8002e0a:	f8a6 4210 	strh.w	r4, [r6, #528]	; 0x210
			this->req_frame_r_idx = frame_r_idx;
 8002e0e:	f8a6 5212 	strh.w	r5, [r6, #530]	; 0x212
			this->first_send_flag = TRUE;
 8002e12:	f886 3216 	strb.w	r3, [r6, #534]	; 0x216
			msg = kz_kmalloc(sizeof(SOUND_APP_MSG));
 8002e16:	2008      	movs	r0, #8
 8002e18:	f002 fa16 	bl	8005248 <kz_kmalloc>
			msg->msg_data = (frame_w_idx << 16) | (frame_r_idx << 0);
 8002e1c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
			msg->msg_type = EVENT_SOUND_STA;
 8002e20:	6007      	str	r7, [r0, #0]
			msg->msg_data = (frame_w_idx << 16) | (frame_r_idx << 0);
 8002e22:	6044      	str	r4, [r0, #4]
			msg = kz_kmalloc(sizeof(SOUND_APP_MSG));
 8002e24:	4602      	mov	r2, r0
			kz_send(this->msg_id, sizeof(SOUND_APP_MSG), msg);
 8002e26:	2108      	movs	r1, #8
 8002e28:	f898 0008 	ldrb.w	r0, [r8, #8]
}
 8002e2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			kz_send(this->msg_id, sizeof(SOUND_APP_MSG), msg);
 8002e30:	f002 ba28 	b.w	8005284 <kz_send>
		console_str_send((uint8_t*)"sound app buffer full.\n");
 8002e34:	4802      	ldr	r0, [pc, #8]	; (8002e40 <wav_rcv_callback+0xf0>)
}
 8002e36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		console_str_send((uint8_t*)"sound app buffer full.\n");
 8002e3a:	f7ff bd87 	b.w	800294c <console_str_send>
 8002e3e:	bf00      	nop
 8002e40:	08005650 	.word	0x08005650
 8002e44:	51eb851f 	.word	0x51eb851f

08002e48 <sound_app_init>:
	return 0;
}

// 
void sound_app_init(void)
{
 8002e48:	b510      	push	{r4, lr}
	SOUND_APP_CTL *this = &sound_app_ctl;
	int32_t ret;
	
	// 
	memset(this, 0, sizeof(SOUND_APP_CTL));
 8002e4a:	4c12      	ldr	r4, [pc, #72]	; (8002e94 <sound_app_init+0x4c>)
 8002e4c:	4a12      	ldr	r2, [pc, #72]	; (8002e98 <sound_app_init+0x50>)
{
 8002e4e:	b082      	sub	sp, #8
	memset(this, 0, sizeof(SOUND_APP_CTL));
 8002e50:	4620      	mov	r0, r4
 8002e52:	2100      	movs	r1, #0
 8002e54:	f002 fb3f 	bl	80054d6 <memset>
	
	// ID
	this->msg_id = MSGBOX_ID_SOUND_APP;
 8002e58:	2302      	movs	r3, #2
	
	// wav
	ret = wav_open(wav_rcv_callback, wav_end_callback, this);
 8002e5a:	4622      	mov	r2, r4
 8002e5c:	490f      	ldr	r1, [pc, #60]	; (8002e9c <sound_app_init+0x54>)
 8002e5e:	4810      	ldr	r0, [pc, #64]	; (8002ea0 <sound_app_init+0x58>)
	this->msg_id = MSGBOX_ID_SOUND_APP;
 8002e60:	7223      	strb	r3, [r4, #8]
	ret = wav_open(wav_rcv_callback, wav_end_callback, this);
 8002e62:	f001 fdfb 	bl	8004a5c <wav_open>
	
	// 
	ret = pcm3060_open(SAMPLING_FREQUENCY, SOUND_DATA_WIDTH, pcm3060_callback, this);
 8002e66:	4623      	mov	r3, r4
 8002e68:	4a0e      	ldr	r2, [pc, #56]	; (8002ea4 <sound_app_init+0x5c>)
 8002e6a:	2110      	movs	r1, #16
 8002e6c:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 8002e70:	f000 fca0 	bl	80037b4 <pcm3060_open>
	
	// 
	this->tsk_id = kz_run(sound_app_main, "sound_app_main",  SOUND_APP_PRI, SOUND_APP_STACK, 0, NULL);
 8002e74:	2300      	movs	r3, #0
 8002e76:	9301      	str	r3, [sp, #4]
 8002e78:	9300      	str	r3, [sp, #0]
 8002e7a:	220a      	movs	r2, #10
 8002e7c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e80:	4909      	ldr	r1, [pc, #36]	; (8002ea8 <sound_app_init+0x60>)
 8002e82:	480a      	ldr	r0, [pc, #40]	; (8002eac <sound_app_init+0x64>)
 8002e84:	f002 f9aa 	bl	80051dc <kz_run>
	
	// 
	this->state = ST_IDLE;
 8002e88:	2301      	movs	r3, #1
	this->tsk_id = kz_run(sound_app_main, "sound_app_main",  SOUND_APP_PRI, SOUND_APP_STACK, 0, NULL);
 8002e8a:	6060      	str	r0, [r4, #4]
	this->state = ST_IDLE;
 8002e8c:	6023      	str	r3, [r4, #0]
	
	return;
}
 8002e8e:	b002      	add	sp, #8
 8002e90:	bd10      	pop	{r4, pc}
 8002e92:	bf00      	nop
 8002e94:	20040170 	.word	0x20040170
 8002e98:	0002ee18 	.word	0x0002ee18
 8002e9c:	08002d01 	.word	0x08002d01
 8002ea0:	08002d51 	.word	0x08002d51
 8002ea4:	08002bd1 	.word	0x08002bd1
 8002ea8:	080055e0 	.word	0x080055e0
 8002eac:	08002b61 	.word	0x08002b61

08002eb0 <sound_app_play_beep>:

// 
int32_t sound_app_play_beep(uint32_t play_time)
{
 8002eb0:	b570      	push	{r4, r5, r6, lr}
	SOUND_APP_CTL *this = &sound_app_ctl;
	SOUND_APP_MSG *msg;
	
	// 
	if (this->state != ST_IDLE) {
 8002eb2:	4d0a      	ldr	r5, [pc, #40]	; (8002edc <sound_app_play_beep+0x2c>)
 8002eb4:	682e      	ldr	r6, [r5, #0]
 8002eb6:	2e01      	cmp	r6, #1
 8002eb8:	d10c      	bne.n	8002ed4 <sound_app_play_beep+0x24>
 8002eba:	4604      	mov	r4, r0
		return -1;
	}
	
	msg = kz_kmalloc(sizeof(SOUND_APP_MSG));
 8002ebc:	2008      	movs	r0, #8
 8002ebe:	f002 f9c3 	bl	8005248 <kz_kmalloc>
	msg->msg_type = EVENT_SOUND_STA_BEEP;
	msg->msg_data = play_time;
	
	return kz_send(this->msg_id, sizeof(SOUND_APP_MSG), msg);
 8002ec2:	2108      	movs	r1, #8
	msg->msg_type = EVENT_SOUND_STA_BEEP;
 8002ec4:	6006      	str	r6, [r0, #0]
	msg->msg_data = play_time;
 8002ec6:	6044      	str	r4, [r0, #4]
	return kz_send(this->msg_id, sizeof(SOUND_APP_MSG), msg);
 8002ec8:	4602      	mov	r2, r0
 8002eca:	7a28      	ldrb	r0, [r5, #8]
}
 8002ecc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return kz_send(this->msg_id, sizeof(SOUND_APP_MSG), msg);
 8002ed0:	f002 b9d8 	b.w	8005284 <kz_send>
}
 8002ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ed8:	bd70      	pop	{r4, r5, r6, pc}
 8002eda:	bf00      	nop
 8002edc:	20040170 	.word	0x20040170

08002ee0 <sound_app_cmd_beep_3000ms>:

// 
static void sound_app_cmd_beep_3000ms(void)
{
	// 3000msbeep
	sound_app_play_beep(3000);
 8002ee0:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002ee4:	f7ff bfe4 	b.w	8002eb0 <sound_app_play_beep>

08002ee8 <sound_app_cmd_beep_1000ms>:
	sound_app_play_beep(1000);
 8002ee8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002eec:	f7ff bfe0 	b.w	8002eb0 <sound_app_play_beep>

08002ef0 <sound_app_set_cmd>:
}

// 
void sound_app_set_cmd(void)
{
 8002ef0:	b500      	push	{lr}
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "sound beep 1000ms";
 8002ef2:	4a09      	ldr	r2, [pc, #36]	; (8002f18 <sound_app_set_cmd+0x28>)
	cmd.func = sound_app_cmd_beep_1000ms;
 8002ef4:	4b09      	ldr	r3, [pc, #36]	; (8002f1c <sound_app_set_cmd+0x2c>)
{
 8002ef6:	b083      	sub	sp, #12
	console_set_command(&cmd);
 8002ef8:	4668      	mov	r0, sp
	cmd.func = sound_app_cmd_beep_1000ms;
 8002efa:	e88d 000c 	stmia.w	sp, {r2, r3}
	console_set_command(&cmd);
 8002efe:	f7ff fe13 	bl	8002b28 <console_set_command>
	cmd.input = "sound beep 3000ms";
 8002f02:	4a07      	ldr	r2, [pc, #28]	; (8002f20 <sound_app_set_cmd+0x30>)
	cmd.func = sound_app_cmd_beep_3000ms;
 8002f04:	4b07      	ldr	r3, [pc, #28]	; (8002f24 <sound_app_set_cmd+0x34>)
	console_set_command(&cmd);
 8002f06:	4668      	mov	r0, sp
	cmd.func = sound_app_cmd_beep_3000ms;
 8002f08:	e88d 000c 	stmia.w	sp, {r2, r3}
	console_set_command(&cmd);
 8002f0c:	f7ff fe0c 	bl	8002b28 <console_set_command>
}
 8002f10:	b003      	add	sp, #12
 8002f12:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f16:	bf00      	nop
 8002f18:	080055f0 	.word	0x080055f0
 8002f1c:	08002ee9 	.word	0x08002ee9
 8002f20:	08005604 	.word	0x08005604
 8002f24:	08002ee1 	.word	0x08002ee1

08002f28 <periferal_clock_init>:
}

// 
// 
void periferal_clock_init(void)
{
 8002f28:	b570      	push	{r4, r5, r6, lr}
 8002f2a:	b0ce      	sub	sp, #312	; 0x138
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f2c:	2294      	movs	r2, #148	; 0x94
 8002f2e:	2100      	movs	r1, #0
 8002f30:	a829      	add	r0, sp, #164	; 0xa4
 8002f32:	f002 fad0 	bl	80054d6 <memset>
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f36:	a818      	add	r0, sp, #96	; 0x60
 8002f38:	2244      	movs	r2, #68	; 0x44
 8002f3a:	2100      	movs	r1, #0
 8002f3c:	f002 facb 	bl	80054d6 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f40:	2300      	movs	r3, #0
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8002f42:	4618      	mov	r0, r3
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f44:	9314      	str	r3, [sp, #80]	; 0x50
 8002f46:	9313      	str	r3, [sp, #76]	; 0x4c
 8002f48:	9315      	str	r3, [sp, #84]	; 0x54
 8002f4a:	9316      	str	r3, [sp, #88]	; 0x58
 8002f4c:	9317      	str	r3, [sp, #92]	; 0x5c
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8002f4e:	f7fe f937 	bl	80011c0 <HAL_PWREx_ControlVoltageScaling>
 8002f52:	b100      	cbz	r0, 8002f56 <periferal_clock_init+0x2e>
 8002f54:	e7fe      	b.n	8002f54 <periferal_clock_init+0x2c>
 8002f56:	4603      	mov	r3, r0
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002f58:	2501      	movs	r5, #1
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f5a:	2402      	movs	r4, #2
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8002f5c:	2118      	movs	r1, #24
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002f5e:	2260      	movs	r2, #96	; 0x60
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8002f60:	931f      	str	r3, [sp, #124]	; 0x7c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f62:	a818      	add	r0, sp, #96	; 0x60
	RCC_OscInitStruct.PLL.PLLN = 60;
 8002f64:	233c      	movs	r3, #60	; 0x3c
 8002f66:	9325      	str	r3, [sp, #148]	; 0x94
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8002f68:	9118      	str	r1, [sp, #96]	; 0x60
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002f6a:	951d      	str	r5, [sp, #116]	; 0x74
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002f6c:	951e      	str	r5, [sp, #120]	; 0x78
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002f6e:	9523      	str	r5, [sp, #140]	; 0x8c
	RCC_OscInitStruct.PLL.PLLM = 1;
 8002f70:	9524      	str	r5, [sp, #144]	; 0x90
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002f72:	9220      	str	r2, [sp, #128]	; 0x80
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f74:	9422      	str	r4, [sp, #136]	; 0x88
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002f76:	9426      	str	r4, [sp, #152]	; 0x98
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002f78:	9427      	str	r4, [sp, #156]	; 0x9c
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002f7a:	9428      	str	r4, [sp, #160]	; 0xa0
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f7c:	f7fe fa42 	bl	8001404 <HAL_RCC_OscConfig>
 8002f80:	4603      	mov	r3, r0
 8002f82:	b100      	cbz	r0, 8002f86 <periferal_clock_init+0x5e>
 8002f84:	e7fe      	b.n	8002f84 <periferal_clock_init+0x5c>
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f86:	2203      	movs	r2, #3
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002f88:	a813      	add	r0, sp, #76	; 0x4c
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f8a:	260f      	movs	r6, #15
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002f8c:	2105      	movs	r1, #5
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f8e:	9315      	str	r3, [sp, #84]	; 0x54
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002f90:	9316      	str	r3, [sp, #88]	; 0x58
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002f92:	9317      	str	r3, [sp, #92]	; 0x5c
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f94:	9613      	str	r6, [sp, #76]	; 0x4c
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f96:	9214      	str	r2, [sp, #80]	; 0x50
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002f98:	f7fe fcae 	bl	80018f8 <HAL_RCC_ClockConfig>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	b100      	cbz	r0, 8002fa2 <periferal_clock_init+0x7a>
 8002fa0:	e7fe      	b.n	8002fa0 <periferal_clock_init+0x78>
	// 
	SystemClock_Config();
	
	// I2C
	// ch1
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002fa2:	2240      	movs	r2, #64	; 0x40
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002fa4:	a829      	add	r0, sp, #164	; 0xa4
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002fa6:	933e      	str	r3, [sp, #248]	; 0xf8
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002fa8:	9229      	str	r2, [sp, #164]	; 0xa4
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002faa:	f7fe ff73 	bl	8001e94 <HAL_RCCEx_PeriphCLKConfig>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	b100      	cbz	r0, 8002fb4 <periferal_clock_init+0x8c>
 8002fb2:	e7fe      	b.n	8002fb2 <periferal_clock_init+0x8a>
	{
		Error_Handler();
	}
	// ch2
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002fb4:	2280      	movs	r2, #128	; 0x80
	PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002fb6:	a829      	add	r0, sp, #164	; 0xa4
	PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002fb8:	933f      	str	r3, [sp, #252]	; 0xfc
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002fba:	9229      	str	r2, [sp, #164]	; 0xa4
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002fbc:	f7fe ff6a 	bl	8001e94 <HAL_RCCEx_PeriphCLKConfig>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	b100      	cbz	r0, 8002fc6 <periferal_clock_init+0x9e>
 8002fc4:	e7fe      	b.n	8002fc4 <periferal_clock_init+0x9c>
	{
		Error_Handler();
	}
	
	// SAI
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8002fc6:	f44f 6600 	mov.w	r6, #2048	; 0x800
	PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
	PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
	PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 8002fca:	210c      	movs	r1, #12
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8002fcc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002fd0:	a829      	add	r0, sp, #164	; 0xa4
	PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8002fd2:	9344      	str	r3, [sp, #272]	; 0x110
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002fd4:	952a      	str	r5, [sp, #168]	; 0xa8
	PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 8002fd6:	942b      	str	r4, [sp, #172]	; 0xac
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8002fd8:	942d      	str	r4, [sp, #180]	; 0xb4
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002fda:	942e      	str	r4, [sp, #184]	; 0xb8
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002fdc:	942f      	str	r4, [sp, #188]	; 0xbc
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8002fde:	9629      	str	r6, [sp, #164]	; 0xa4
	PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 8002fe0:	912c      	str	r1, [sp, #176]	; 0xb0
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8002fe2:	9230      	str	r2, [sp, #192]	; 0xc0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002fe4:	f7fe ff56 	bl	8001e94 <HAL_RCCEx_PeriphCLKConfig>
 8002fe8:	b100      	cbz	r0, 8002fec <periferal_clock_init+0xc4>
 8002fea:	e7fe      	b.n	8002fea <periferal_clock_init+0xc2>
	{
		Error_Handler();
	}
	
	// 
	__HAL_RCC_USART1_CLK_ENABLE();		// USART1
 8002fec:	4b60      	ldr	r3, [pc, #384]	; (8003170 <periferal_clock_init+0x248>)
 8002fee:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002ff0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ff4:	661a      	str	r2, [r3, #96]	; 0x60
 8002ff6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002ff8:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002ffc:	9200      	str	r2, [sp, #0]
 8002ffe:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_USART2_CLK_ENABLE();		// USART2
 8003000:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003002:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003006:	659a      	str	r2, [r3, #88]	; 0x58
 8003008:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800300a:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800300e:	9201      	str	r2, [sp, #4]
 8003010:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_USART3_CLK_ENABLE();		// USART3
 8003012:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003014:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003018:	659a      	str	r2, [r3, #88]	; 0x58
 800301a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800301c:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8003020:	9202      	str	r2, [sp, #8]
 8003022:	9a02      	ldr	r2, [sp, #8]
	__HAL_RCC_I2C1_CLK_ENABLE();		// I2C1
 8003024:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003026:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800302a:	659a      	str	r2, [r3, #88]	; 0x58
 800302c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800302e:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003032:	9203      	str	r2, [sp, #12]
 8003034:	9a03      	ldr	r2, [sp, #12]
	__HAL_RCC_I2C2_CLK_ENABLE();		// I2C2
 8003036:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003038:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800303c:	659a      	str	r2, [r3, #88]	; 0x58
 800303e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003040:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8003044:	9204      	str	r2, [sp, #16]
 8003046:	9a04      	ldr	r2, [sp, #16]
	__HAL_RCC_SAI1_CLK_ENABLE();		// SAI1
 8003048:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800304a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800304e:	661a      	str	r2, [r3, #96]	; 0x60
 8003050:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003052:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003056:	9205      	str	r2, [sp, #20]
 8003058:	9a05      	ldr	r2, [sp, #20]
	__HAL_RCC_TIM2_CLK_ENABLE();		// TIM2
 800305a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800305c:	f042 0201 	orr.w	r2, r2, #1
 8003060:	659a      	str	r2, [r3, #88]	; 0x58
 8003062:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003064:	f002 0201 	and.w	r2, r2, #1
 8003068:	9206      	str	r2, [sp, #24]
 800306a:	9a06      	ldr	r2, [sp, #24]
	__HAL_RCC_TIM3_CLK_ENABLE();		// TIM3
 800306c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800306e:	f042 0202 	orr.w	r2, r2, #2
 8003072:	659a      	str	r2, [r3, #88]	; 0x58
 8003074:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003076:	f002 0202 	and.w	r2, r2, #2
 800307a:	9207      	str	r2, [sp, #28]
 800307c:	9a07      	ldr	r2, [sp, #28]
	__HAL_RCC_TIM4_CLK_ENABLE();		// TIM4
 800307e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003080:	f042 0204 	orr.w	r2, r2, #4
 8003084:	659a      	str	r2, [r3, #88]	; 0x58
 8003086:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003088:	f002 0204 	and.w	r2, r2, #4
 800308c:	9208      	str	r2, [sp, #32]
 800308e:	9a08      	ldr	r2, [sp, #32]
	__HAL_RCC_TIM5_CLK_ENABLE();		// TIM5
 8003090:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003092:	f042 0208 	orr.w	r2, r2, #8
 8003096:	659a      	str	r2, [r3, #88]	; 0x58
 8003098:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800309a:	f002 0208 	and.w	r2, r2, #8
 800309e:	9209      	str	r2, [sp, #36]	; 0x24
 80030a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
	__HAL_RCC_TIM15_CLK_ENABLE();		// TIM15
 80030a2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80030a4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80030a8:	661a      	str	r2, [r3, #96]	; 0x60
 80030aa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80030ac:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 80030b0:	920a      	str	r2, [sp, #40]	; 0x28
 80030b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
	__HAL_RCC_TIM16_CLK_ENABLE();		// TIM16
 80030b4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80030b6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80030ba:	661a      	str	r2, [r3, #96]	; 0x60
 80030bc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80030be:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80030c2:	920b      	str	r2, [sp, #44]	; 0x2c
 80030c4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
	__HAL_RCC_TIM17_CLK_ENABLE();		// TIM17
 80030c6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80030c8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80030cc:	661a      	str	r2, [r3, #96]	; 0x60
 80030ce:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80030d0:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 80030d4:	920c      	str	r2, [sp, #48]	; 0x30
 80030d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	__HAL_RCC_DMA1_CLK_ENABLE();		// DMA1
 80030d8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80030da:	f042 0201 	orr.w	r2, r2, #1
 80030de:	649a      	str	r2, [r3, #72]	; 0x48
 80030e0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80030e2:	f002 0201 	and.w	r2, r2, #1
 80030e6:	920d      	str	r2, [sp, #52]	; 0x34
 80030e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
	__HAL_RCC_DMAMUX1_CLK_ENABLE();		// DMAMUX
 80030ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80030ec:	f042 0204 	orr.w	r2, r2, #4
 80030f0:	649a      	str	r2, [r3, #72]	; 0x48
 80030f2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80030f4:	f002 0204 	and.w	r2, r2, #4
 80030f8:	920e      	str	r2, [sp, #56]	; 0x38
 80030fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
	
	// GPIO
	__HAL_RCC_PWR_CLK_ENABLE();
 80030fc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80030fe:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003102:	659a      	str	r2, [r3, #88]	; 0x58
 8003104:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003106:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800310a:	920f      	str	r2, [sp, #60]	; 0x3c
 800310c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800310e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003110:	f042 0201 	orr.w	r2, r2, #1
 8003114:	64da      	str	r2, [r3, #76]	; 0x4c
 8003116:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003118:	f002 0201 	and.w	r2, r2, #1
 800311c:	9210      	str	r2, [sp, #64]	; 0x40
 800311e:	9a10      	ldr	r2, [sp, #64]	; 0x40
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003120:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003122:	f042 0202 	orr.w	r2, r2, #2
 8003126:	64da      	str	r2, [r3, #76]	; 0x4c
 8003128:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800312a:	f002 0202 	and.w	r2, r2, #2
 800312e:	9211      	str	r2, [sp, #68]	; 0x44
 8003130:	9a11      	ldr	r2, [sp, #68]	; 0x44
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8003132:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003134:	f042 0204 	orr.w	r2, r2, #4
 8003138:	64da      	str	r2, [r3, #76]	; 0x4c
 800313a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800313c:	f002 0204 	and.w	r2, r2, #4
 8003140:	9212      	str	r2, [sp, #72]	; 0x48
 8003142:	9a12      	ldr	r2, [sp, #72]	; 0x48
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8003144:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003146:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800314a:	64da      	str	r2, [r3, #76]	; 0x4c
 800314c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800314e:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8003152:	9213      	str	r2, [sp, #76]	; 0x4c
 8003154:	9a13      	ldr	r2, [sp, #76]	; 0x4c
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8003156:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003158:	f042 0210 	orr.w	r2, r2, #16
 800315c:	64da      	str	r2, [r3, #76]	; 0x4c
 800315e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003160:	f003 0310 	and.w	r3, r3, #16
 8003164:	9318      	str	r3, [sp, #96]	; 0x60
 8003166:	9b18      	ldr	r3, [sp, #96]	; 0x60
	HAL_PWREx_EnableVddIO2();
 8003168:	f7fe f8a8 	bl	80012bc <HAL_PWREx_EnableVddIO2>
 800316c:	b04e      	add	sp, #312	; 0x138
 800316e:	bd70      	pop	{r4, r5, r6, pc}
 8003170:	40021000 	.word	0x40021000

08003174 <bt_dev_sts_main>:
} DEBUG;
static DEBUG debug;
//debug
// BlueTooth
static int bt_dev_sts_main(int argc, char *argv[])
{
 8003174:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003176:	b089      	sub	sp, #36	; 0x24
	BT_CTL *this = &bt_ctl;
	BT_MSG *msg;
	BT_MSG tmp_msg;
	int32_t size;
	int32_t addr;
	volatile uint32_t a = 0;
 8003178:	2300      	movs	r3, #0
 800317a:	4e1a      	ldr	r6, [pc, #104]	; (80031e4 <bt_dev_sts_main+0x70>)
 800317c:	4d1a      	ldr	r5, [pc, #104]	; (80031e8 <bt_dev_sts_main+0x74>)
 800317e:	4f1b      	ldr	r7, [pc, #108]	; (80031ec <bt_dev_sts_main+0x78>)
 8003180:	9303      	str	r3, [sp, #12]
	
	while(1){
		// 
		kz_recv(this->msg_id, &size, &msg);
 8003182:	aa01      	add	r2, sp, #4
 8003184:	a902      	add	r1, sp, #8
 8003186:	7d30      	ldrb	r0, [r6, #20]
 8003188:	f002 f88a 	bl	80052a0 <kz_recv>
		// 
		INTR_DISABLE;
 800318c:	b672      	cpsid	i
		debug.addr[debug.rcv_idx] = (uint32_t)msg;
 800318e:	f895 3040 	ldrb.w	r3, [r5, #64]	; 0x40
 8003192:	9c01      	ldr	r4, [sp, #4]
 8003194:	f845 4023 	str.w	r4, [r5, r3, lsl #2]
		debug.rcv_idx++;
 8003198:	3301      	adds	r3, #1
		debug.rcv_idx = debug.rcv_idx&(DEBUG_INFO_NUM-1);
 800319a:	f003 030f 	and.w	r3, r3, #15
 800319e:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
		// 
		INTR_ENABLE;
 80031a2:	b662      	cpsie	i
		// 
		memcpy(&tmp_msg, msg, sizeof(BT_MSG));
 80031a4:	6820      	ldr	r0, [r4, #0]
 80031a6:	6861      	ldr	r1, [r4, #4]
 80031a8:	68a2      	ldr	r2, [r4, #8]
 80031aa:	68e3      	ldr	r3, [r4, #12]
 80031ac:	f10d 0e10 	add.w	lr, sp, #16
 80031b0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
		// 
		kz_kmfree(msg);
 80031b4:	4620      	mov	r0, r4
 80031b6:	f002 f859 	bl	800526c <kz_kmfree>
		// 
		if (fsm[this->state][tmp_msg.msg_type].func != NULL) {
 80031ba:	6833      	ldr	r3, [r6, #0]
 80031bc:	9a04      	ldr	r2, [sp, #16]
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	1899      	adds	r1, r3, r2
			fsm[this->state][tmp_msg.msg_type].func(&(tmp_msg.msg_data));
 80031c2:	a805      	add	r0, sp, #20
		if (fsm[this->state][tmp_msg.msg_type].func != NULL) {
 80031c4:	f857 1031 	ldr.w	r1, [r7, r1, lsl #3]
 80031c8:	b119      	cbz	r1, 80031d2 <bt_dev_sts_main+0x5e>
			fsm[this->state][tmp_msg.msg_type].func(&(tmp_msg.msg_data));
 80031ca:	4788      	blx	r1
 80031cc:	6833      	ldr	r3, [r6, #0]
 80031ce:	9a04      	ldr	r2, [sp, #16]
 80031d0:	009b      	lsls	r3, r3, #2
		}
		// 
		if (fsm[this->state][tmp_msg.msg_type].nxt_state != ST_UNDEIFNED) {
 80031d2:	4413      	add	r3, r2
 80031d4:	eb07 03c3 	add.w	r3, r7, r3, lsl #3
 80031d8:	791b      	ldrb	r3, [r3, #4]
 80031da:	2b04      	cmp	r3, #4
			this->state = fsm[this->state][tmp_msg.msg_type].nxt_state;
 80031dc:	bf18      	it	ne
 80031de:	6033      	strne	r3, [r6, #0]
 80031e0:	e7cf      	b.n	8003182 <bt_dev_sts_main+0xe>
 80031e2:	bf00      	nop
 80031e4:	2006ef88 	.word	0x2006ef88
 80031e8:	2006f1b0 	.word	0x2006f1b0
 80031ec:	0800581c 	.word	0x0800581c

080031f0 <bt_dev_msg_send>:
{
 80031f0:	b508      	push	{r3, lr}
	ret = snd_func[send_info->type](send_info->data, send_info->size);
 80031f2:	7802      	ldrb	r2, [r0, #0]
 80031f4:	4b07      	ldr	r3, [pc, #28]	; (8003214 <bt_dev_msg_send+0x24>)
 80031f6:	7a01      	ldrb	r1, [r0, #8]
 80031f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031fc:	6840      	ldr	r0, [r0, #4]
 80031fe:	4798      	blx	r3
	if (ret != 0) {
 8003200:	b110      	cbz	r0, 8003208 <bt_dev_msg_send+0x18>
		console_str_send((uint8_t*)"send failed\n");
 8003202:	4805      	ldr	r0, [pc, #20]	; (8003218 <bt_dev_msg_send+0x28>)
 8003204:	f7ff fba2 	bl	800294c <console_str_send>
	this->snd_buf.size = 0;
 8003208:	4b04      	ldr	r3, [pc, #16]	; (800321c <bt_dev_msg_send+0x2c>)
 800320a:	2200      	movs	r2, #0
 800320c:	f883 2215 	strb.w	r2, [r3, #533]	; 0x215
 8003210:	bd08      	pop	{r3, pc}
 8003212:	bf00      	nop
 8003214:	080058bc 	.word	0x080058bc
 8003218:	08005744 	.word	0x08005744
 800321c:	2006ef88 	.word	0x2006ef88

08003220 <bt_dev_msg_unconnected>:
{
 8003220:	b508      	push	{r3, lr}
	console_str_send((uint8_t*)"bluetooth device is unconnected\n");
 8003222:	4804      	ldr	r0, [pc, #16]	; (8003234 <bt_dev_msg_unconnected+0x14>)
 8003224:	f7ff fb92 	bl	800294c <console_str_send>
	this->snd_buf.size = 0;
 8003228:	4b03      	ldr	r3, [pc, #12]	; (8003238 <bt_dev_msg_unconnected+0x18>)
 800322a:	2200      	movs	r2, #0
 800322c:	f883 2215 	strb.w	r2, [r3, #533]	; 0x215
 8003230:	bd08      	pop	{r3, pc}
 8003232:	bf00      	nop
 8003234:	08005754 	.word	0x08005754
 8003238:	2006ef88 	.word	0x2006ef88

0800323c <bt_dev_msg_connected>:
	console_str_send((uint8_t*)"bluetooth device is connected\n");
 800323c:	4801      	ldr	r0, [pc, #4]	; (8003244 <bt_dev_msg_connected+0x8>)
 800323e:	f7ff bb85 	b.w	800294c <console_str_send>
 8003242:	bf00      	nop
 8003244:	08005724 	.word	0x08005724

08003248 <cmd_baudrate>:
	if (size != 1) {
 8003248:	2901      	cmp	r1, #1
 800324a:	d119      	bne.n	8003280 <cmd_baudrate+0x38>
	if ((*data >= BT_BAUDRATE_TYPE_MAX)||(*data <= BT_BAUDRATE_TYPE_NOT_USED)) {
 800324c:	7802      	ldrb	r2, [r0, #0]
 800324e:	1e53      	subs	r3, r2, #1
 8003250:	2b07      	cmp	r3, #7
 8003252:	d815      	bhi.n	8003280 <cmd_baudrate+0x38>
{
 8003254:	b530      	push	{r4, r5, lr}
 8003256:	460b      	mov	r3, r1
	memcpy(cmd, "AT+BAUD", 7);
 8003258:	490b      	ldr	r1, [pc, #44]	; (8003288 <cmd_baudrate+0x40>)
 800325a:	c903      	ldmia	r1, {r0, r1}
{
 800325c:	b083      	sub	sp, #12
	cmd[7] = *data + 0x30;
 800325e:	f102 0430 	add.w	r4, r2, #48	; 0x30
	memcpy(cmd, "AT+BAUD", 7);
 8003262:	9000      	str	r0, [sp, #0]
 8003264:	f8ad 1004 	strh.w	r1, [sp, #4]
 8003268:	0c0d      	lsrs	r5, r1, #16
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 8);
 800326a:	4618      	mov	r0, r3
 800326c:	2208      	movs	r2, #8
 800326e:	4669      	mov	r1, sp
	cmd[7] = *data + 0x30;
 8003270:	f88d 4007 	strb.w	r4, [sp, #7]
	memcpy(cmd, "AT+BAUD", 7);
 8003274:	f88d 5006 	strb.w	r5, [sp, #6]
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 8);
 8003278:	f001 f96a 	bl	8004550 <usart_send>
}
 800327c:	b003      	add	sp, #12
 800327e:	bd30      	pop	{r4, r5, pc}
		return -1;
 8003280:	f04f 30ff 	mov.w	r0, #4294967295
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	080057f4 	.word	0x080057f4

0800328c <cmd_version>:
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 10);
 800328c:	220a      	movs	r2, #10
 800328e:	4902      	ldr	r1, [pc, #8]	; (8003298 <cmd_version+0xc>)
 8003290:	2001      	movs	r0, #1
 8003292:	f001 b95d 	b.w	8004550 <usart_send>
 8003296:	bf00      	nop
 8003298:	08005810 	.word	0x08005810

0800329c <cmd_check>:
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 2);
 800329c:	2202      	movs	r2, #2
 800329e:	4902      	ldr	r1, [pc, #8]	; (80032a8 <cmd_check+0xc>)
 80032a0:	2001      	movs	r0, #1
 80032a2:	f001 b955 	b.w	8004550 <usart_send>
 80032a6:	bf00      	nop
 80032a8:	080057fc 	.word	0x080057fc

080032ac <send_data>:
	ret = usart_send(BT_USART_CH, data, size);
 80032ac:	460a      	mov	r2, r1
 80032ae:	4601      	mov	r1, r0
 80032b0:	2001      	movs	r0, #1
 80032b2:	f001 b94d 	b.w	8004550 <usart_send>
 80032b6:	bf00      	nop

080032b8 <bt_dev_msg_check_sts>:
{
 80032b8:	b538      	push	{r3, r4, r5, lr}
	status = HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_3);
 80032ba:	2108      	movs	r1, #8
	this->con_sts_bmp |= (status << this->check_sts_cnt);
 80032bc:	4c1d      	ldr	r4, [pc, #116]	; (8003334 <bt_dev_msg_check_sts+0x7c>)
	status = HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_3);
 80032be:	481e      	ldr	r0, [pc, #120]	; (8003338 <bt_dev_msg_check_sts+0x80>)
 80032c0:	f7fd f950 	bl	8000564 <HAL_GPIO_ReadPin>
	this->con_sts_bmp |= (status << this->check_sts_cnt);
 80032c4:	f894 321c 	ldrb.w	r3, [r4, #540]	; 0x21c
 80032c8:	f8d4 2218 	ldr.w	r2, [r4, #536]	; 0x218
 80032cc:	4098      	lsls	r0, r3
	this->check_sts_cnt++;
 80032ce:	3301      	adds	r3, #1
 80032d0:	b2db      	uxtb	r3, r3
	this->con_sts_bmp |= (status << this->check_sts_cnt);
 80032d2:	4310      	orrs	r0, r2
	if (this->check_sts_cnt < BT_STATUS_CHECK_CHATTER_NUM) {
 80032d4:	2b0f      	cmp	r3, #15
	this->con_sts_bmp |= (status << this->check_sts_cnt);
 80032d6:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
	if (this->check_sts_cnt < BT_STATUS_CHECK_CHATTER_NUM) {
 80032da:	d91c      	bls.n	8003316 <bt_dev_msg_check_sts+0x5e>
	if (this->con_sts_bmp == BT_CONNECTED) {
 80032dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
	this->check_sts_cnt = 0;
 80032e0:	2500      	movs	r5, #0
	if (this->con_sts_bmp == BT_CONNECTED) {
 80032e2:	4298      	cmp	r0, r3
	this->check_sts_cnt = 0;
 80032e4:	f884 521c 	strb.w	r5, [r4, #540]	; 0x21c
		if (this->state != ST_CONNECTED) {
 80032e8:	6823      	ldr	r3, [r4, #0]
	if (this->con_sts_bmp == BT_CONNECTED) {
 80032ea:	d017      	beq.n	800331c <bt_dev_msg_check_sts+0x64>
		if (this->state != ST_DISCONNECTED) {
 80032ec:	2b03      	cmp	r3, #3
 80032ee:	d00e      	beq.n	800330e <bt_dev_msg_check_sts+0x56>
	msg = kz_kmalloc(sizeof(BT_MSG));
 80032f0:	2010      	movs	r0, #16
 80032f2:	f001 ffa9 	bl	8005248 <kz_kmalloc>
	msg->msg_type = EVENT_DISCONNECT;
 80032f6:	4603      	mov	r3, r0
 80032f8:	2101      	movs	r1, #1
 80032fa:	f843 1b04 	str.w	r1, [r3], #4
	msg = kz_kmalloc(sizeof(BT_MSG));
 80032fe:	4602      	mov	r2, r0
	memset(&(msg->msg_data), 0, sizeof(BT_SEND_INFO));
 8003300:	6045      	str	r5, [r0, #4]
 8003302:	605d      	str	r5, [r3, #4]
 8003304:	609d      	str	r5, [r3, #8]
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 8003306:	7d20      	ldrb	r0, [r4, #20]
 8003308:	2110      	movs	r1, #16
 800330a:	f001 ffbb 	bl	8005284 <kz_send>
	this->con_sts_bmp = 0U;
 800330e:	2300      	movs	r3, #0
 8003310:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
 8003314:	bd38      	pop	{r3, r4, r5, pc}
	this->check_sts_cnt++;
 8003316:	f884 321c 	strb.w	r3, [r4, #540]	; 0x21c
 800331a:	bd38      	pop	{r3, r4, r5, pc}
		if (this->state != ST_CONNECTED) {
 800331c:	2b02      	cmp	r3, #2
 800331e:	d0f6      	beq.n	800330e <bt_dev_msg_check_sts+0x56>
	msg = kz_kmalloc(sizeof(BT_MSG));
 8003320:	2010      	movs	r0, #16
 8003322:	f001 ff91 	bl	8005248 <kz_kmalloc>
	msg->msg_type = EVENT_CONNECT;
 8003326:	4603      	mov	r3, r0
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 8003328:	4602      	mov	r2, r0
	msg->msg_type = EVENT_CONNECT;
 800332a:	f843 5b04 	str.w	r5, [r3], #4
	memset(&(msg->msg_data), 0, sizeof(BT_SEND_INFO));
 800332e:	6045      	str	r5, [r0, #4]
 8003330:	e7e7      	b.n	8003302 <bt_dev_msg_check_sts+0x4a>
 8003332:	bf00      	nop
 8003334:	2006ef88 	.word	0x2006ef88
 8003338:	48001800 	.word	0x48001800

0800333c <bt_dev_check_sts>:
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
}

// 
int32_t bt_dev_check_sts(void)
{
 800333c:	b508      	push	{r3, lr}
	BT_CTL *this = &bt_ctl;
	BT_MSG *msg;
	BT_MSG *tmp_msg;
	uint32_t i;
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 800333e:	2010      	movs	r0, #16
 8003340:	f001 ff82 	bl	8005248 <kz_kmalloc>
	msg->msg_type = EVENT_CHECK_STS;
	msg->msg_data.data = NULL;
	kz_send(this->msg_id,18, msg);
 8003344:	4b05      	ldr	r3, [pc, #20]	; (800335c <bt_dev_check_sts+0x20>)
	msg = kz_kmalloc(sizeof(BT_MSG));
 8003346:	4602      	mov	r2, r0
	msg->msg_data.data = NULL;
 8003348:	2100      	movs	r1, #0
	msg->msg_type = EVENT_CHECK_STS;
 800334a:	2003      	movs	r0, #3
 800334c:	6010      	str	r0, [r2, #0]
	msg->msg_data.data = NULL;
 800334e:	6091      	str	r1, [r2, #8]
	kz_send(this->msg_id,18, msg);
 8003350:	7d18      	ldrb	r0, [r3, #20]
 8003352:	2112      	movs	r1, #18
}
 8003354:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	kz_send(this->msg_id,18, msg);
 8003358:	f001 bf94 	b.w	8005284 <kz_send>
 800335c:	2006ef88 	.word	0x2006ef88

08003360 <bt_dev_rcv_main>:
{
 8003360:	b510      	push	{r4, lr}
 8003362:	4c0d      	ldr	r4, [pc, #52]	; (8003398 <bt_dev_rcv_main+0x38>)
 8003364:	b082      	sub	sp, #8
		size = usart_recv(BT_USART_CH, &data, 1);
 8003366:	2201      	movs	r2, #1
 8003368:	4610      	mov	r0, r2
 800336a:	f10d 0107 	add.w	r1, sp, #7
 800336e:	f001 f947 	bl	8004600 <usart_recv>
		if (this->state == ST_CONNECTED) {
 8003372:	6823      	ldr	r3, [r4, #0]
 8003374:	2b02      	cmp	r3, #2
			console_str_send(&data);
 8003376:	f10d 0007 	add.w	r0, sp, #7
		if (this->state == ST_CONNECTED) {
 800337a:	d109      	bne.n	8003390 <bt_dev_rcv_main+0x30>
			if (this->callback != NULL) {
 800337c:	f8d4 3220 	ldr.w	r3, [r4, #544]	; 0x220
 8003380:	2b00      	cmp	r3, #0
 8003382:	d0f0      	beq.n	8003366 <bt_dev_rcv_main+0x6>
				this->callback(data, this->callback_vp);
 8003384:	f8d4 1224 	ldr.w	r1, [r4, #548]	; 0x224
 8003388:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800338c:	4798      	blx	r3
 800338e:	e7ea      	b.n	8003366 <bt_dev_rcv_main+0x6>
			console_str_send(&data);
 8003390:	f7ff fadc 	bl	800294c <console_str_send>
 8003394:	e7e7      	b.n	8003366 <bt_dev_rcv_main+0x6>
 8003396:	bf00      	nop
 8003398:	2006ef88 	.word	0x2006ef88

0800339c <cmd_pin>:
	if (size != 4) {
 800339c:	2904      	cmp	r1, #4
 800339e:	d113      	bne.n	80033c8 <cmd_pin+0x2c>
{
 80033a0:	b538      	push	{r3, r4, r5, lr}
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 6);
 80033a2:	2206      	movs	r2, #6
 80033a4:	4605      	mov	r5, r0
 80033a6:	460c      	mov	r4, r1
 80033a8:	2001      	movs	r0, #1
 80033aa:	4909      	ldr	r1, [pc, #36]	; (80033d0 <cmd_pin+0x34>)
 80033ac:	f001 f8d0 	bl	8004550 <usart_send>
	if (ret != -1) {
 80033b0:	3001      	adds	r0, #1
 80033b2:	d006      	beq.n	80033c2 <cmd_pin+0x26>
		ret = usart_send(BT_USART_CH, data, size);
 80033b4:	4622      	mov	r2, r4
 80033b6:	4629      	mov	r1, r5
 80033b8:	2001      	movs	r0, #1
}
 80033ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		ret = usart_send(BT_USART_CH, data, size);
 80033be:	f001 b8c7 	b.w	8004550 <usart_send>
}
 80033c2:	f04f 30ff 	mov.w	r0, #4294967295
 80033c6:	bd38      	pop	{r3, r4, r5, pc}
 80033c8:	f04f 30ff 	mov.w	r0, #4294967295
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	08005808 	.word	0x08005808

080033d4 <bt_dev_cmd_change_baudrate>:
{
 80033d4:	b538      	push	{r3, r4, r5, lr}
	ret = usart_close(BT_USART_CH);
 80033d6:	2001      	movs	r0, #1
 80033d8:	f001 f886 	bl	80044e8 <usart_close>
	if (ret != 0) {
 80033dc:	bb38      	cbnz	r0, 800342e <bt_dev_cmd_change_baudrate+0x5a>
	if (this->baudrate == BT_BAUDRATE_9600) {
 80033de:	4d1b      	ldr	r5, [pc, #108]	; (800344c <bt_dev_cmd_change_baudrate+0x78>)
	console_str_send((uint8_t*)"uart closed!\n");
 80033e0:	481b      	ldr	r0, [pc, #108]	; (8003450 <bt_dev_cmd_change_baudrate+0x7c>)
 80033e2:	f7ff fab3 	bl	800294c <console_str_send>
	if (this->baudrate == BT_BAUDRATE_9600) {
 80033e6:	686b      	ldr	r3, [r5, #4]
 80033e8:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
		this->baudrate = BT_BAUDRATE_115200;
 80033ec:	bf0c      	ite	eq
 80033ee:	f44f 31e1 	moveq.w	r1, #115200	; 0x1c200
		this->baudrate = BT_BAUDRATE_9600;
 80033f2:	f44f 5116 	movne.w	r1, #9600	; 0x2580
	ret = usart_open(BT_USART_CH, this->baudrate);
 80033f6:	2001      	movs	r0, #1
		this->baudrate = BT_BAUDRATE_9600;
 80033f8:	6069      	str	r1, [r5, #4]
	ret = usart_open(BT_USART_CH, this->baudrate);
 80033fa:	f001 f829 	bl	8004450 <usart_open>
	if (ret != 0) {
 80033fe:	4604      	mov	r4, r0
 8003400:	b980      	cbnz	r0, 8003424 <bt_dev_cmd_change_baudrate+0x50>
	console_str_send((uint8_t*)"uart reopend!\n");
 8003402:	4814      	ldr	r0, [pc, #80]	; (8003454 <bt_dev_cmd_change_baudrate+0x80>)
 8003404:	f7ff faa2 	bl	800294c <console_str_send>
 8003408:	686a      	ldr	r2, [r5, #4]
 800340a:	4913      	ldr	r1, [pc, #76]	; (8003458 <bt_dev_cmd_change_baudrate+0x84>)
 800340c:	4620      	mov	r0, r4
 800340e:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8003412:	e001      	b.n	8003418 <bt_dev_cmd_change_baudrate+0x44>
 8003414:	f851 3030 	ldr.w	r3, [r1, r0, lsl #3]
		if (this->baudrate == baudrate_str[i].baudrate) {
 8003418:	429a      	cmp	r2, r3
 800341a:	d00d      	beq.n	8003438 <bt_dev_cmd_change_baudrate+0x64>
 800341c:	3001      	adds	r0, #1
	for (i = 0; i < sizeof(baudrate_str)/sizeof(baudrate_str[0]); i++) {
 800341e:	2809      	cmp	r0, #9
 8003420:	d1f8      	bne.n	8003414 <bt_dev_cmd_change_baudrate+0x40>
 8003422:	bd38      	pop	{r3, r4, r5, pc}
		console_str_send((uint8_t*)"uart reopen failed!\n");
 8003424:	480d      	ldr	r0, [pc, #52]	; (800345c <bt_dev_cmd_change_baudrate+0x88>)
}
 8003426:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		console_str_send((uint8_t*)"uart reopen failed!\n");
 800342a:	f7ff ba8f 	b.w	800294c <console_str_send>
		console_str_send((uint8_t*)"uart close failed!\n");
 800342e:	480c      	ldr	r0, [pc, #48]	; (8003460 <bt_dev_cmd_change_baudrate+0x8c>)
}
 8003430:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		console_str_send((uint8_t*)"uart close failed!\n");
 8003434:	f7ff ba8a 	b.w	800294c <console_str_send>
			console_str_send((uint8_t*)baudrate_str[i].str);
 8003438:	4b07      	ldr	r3, [pc, #28]	; (8003458 <bt_dev_cmd_change_baudrate+0x84>)
		if (this->baudrate == baudrate_str[i].baudrate) {
 800343a:	b2c0      	uxtb	r0, r0
			console_str_send((uint8_t*)baudrate_str[i].str);
 800343c:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
}
 8003440:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			console_str_send((uint8_t*)baudrate_str[i].str);
 8003444:	6840      	ldr	r0, [r0, #4]
 8003446:	f7ff ba81 	b.w	800294c <console_str_send>
 800344a:	bf00      	nop
 800344c:	2006ef88 	.word	0x2006ef88
 8003450:	080056c4 	.word	0x080056c4
 8003454:	080056ec 	.word	0x080056ec
 8003458:	08005668 	.word	0x08005668
 800345c:	080056d4 	.word	0x080056d4
 8003460:	080056b0 	.word	0x080056b0

08003464 <bt_dev_send.part.3>:
int32_t bt_dev_send(BT_SEND_TYPE type, uint8_t *data, uint8_t size)
 8003464:	b570      	push	{r4, r5, r6, lr}
 8003466:	4605      	mov	r5, r0
	msg = kz_kmalloc(sizeof(BT_MSG));
 8003468:	2010      	movs	r0, #16
int32_t bt_dev_send(BT_SEND_TYPE type, uint8_t *data, uint8_t size)
 800346a:	4616      	mov	r6, r2
 800346c:	460c      	mov	r4, r1
	msg = kz_kmalloc(sizeof(BT_MSG));
 800346e:	f001 feeb 	bl	8005248 <kz_kmalloc>
	msg->msg_type = EVENT_SEND;
 8003472:	2302      	movs	r3, #2
	msg = kz_kmalloc(sizeof(BT_MSG));
 8003474:	4602      	mov	r2, r0
	msg->msg_type = EVENT_SEND;
 8003476:	6003      	str	r3, [r0, #0]
	INTR_DISABLE;
 8003478:	b672      	cpsid	i
	for (i = 0; i < size; i++) {
 800347a:	b156      	cbz	r6, 8003492 <bt_dev_send.part.3+0x2e>
 800347c:	1e70      	subs	r0, r6, #1
 800347e:	b2c0      	uxtb	r0, r0
 8003480:	3001      	adds	r0, #1
 8003482:	4b0b      	ldr	r3, [pc, #44]	; (80034b0 <bt_dev_send.part.3+0x4c>)
 8003484:	4420      	add	r0, r4
		this->snd_buf.data[i] = *(data++);
 8003486:	f814 1b01 	ldrb.w	r1, [r4], #1
 800348a:	f803 1f01 	strb.w	r1, [r3, #1]!
	for (i = 0; i < size; i++) {
 800348e:	4284      	cmp	r4, r0
 8003490:	d1f9      	bne.n	8003486 <bt_dev_send.part.3+0x22>
	this->snd_buf.size = size;
 8003492:	4b08      	ldr	r3, [pc, #32]	; (80034b4 <bt_dev_send.part.3+0x50>)
 8003494:	f883 6215 	strb.w	r6, [r3, #533]	; 0x215
	INTR_ENABLE;
 8003498:	b662      	cpsie	i
	msg->msg_data.size = this->snd_buf.size;
 800349a:	7316      	strb	r6, [r2, #12]
	msg->msg_data.data = this->snd_buf.data;
 800349c:	f103 0115 	add.w	r1, r3, #21
	msg->msg_data.type = type;
 80034a0:	7115      	strb	r5, [r2, #4]
	msg->msg_data.data = this->snd_buf.data;
 80034a2:	6091      	str	r1, [r2, #8]
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 80034a4:	7d18      	ldrb	r0, [r3, #20]
 80034a6:	2110      	movs	r1, #16
}
 80034a8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 80034ac:	f001 beea 	b.w	8005284 <kz_send>
 80034b0:	2006ef9c 	.word	0x2006ef9c
 80034b4:	2006ef88 	.word	0x2006ef88

080034b8 <bt_dev_cmd_baudrate_9600>:
{
 80034b8:	b500      	push	{lr}
	if (this->state == ST_UNINITIALIZED) {
 80034ba:	4b0a      	ldr	r3, [pc, #40]	; (80034e4 <bt_dev_cmd_baudrate_9600+0x2c>)
{
 80034bc:	b083      	sub	sp, #12
	if (this->state == ST_UNINITIALIZED) {
 80034be:	681a      	ldr	r2, [r3, #0]
	uint8_t baudrate = BT_BAUDRATE_TYPE_9600;
 80034c0:	2004      	movs	r0, #4
 80034c2:	f88d 0007 	strb.w	r0, [sp, #7]
	if (this->state == ST_UNINITIALIZED) {
 80034c6:	b112      	cbz	r2, 80034ce <bt_dev_cmd_baudrate_9600+0x16>
	if (this->snd_buf.size != 0) {
 80034c8:	f893 3215 	ldrb.w	r3, [r3, #533]	; 0x215
 80034cc:	b113      	cbz	r3, 80034d4 <bt_dev_cmd_baudrate_9600+0x1c>
}
 80034ce:	b003      	add	sp, #12
 80034d0:	f85d fb04 	ldr.w	pc, [sp], #4
 80034d4:	2201      	movs	r2, #1
 80034d6:	f10d 0107 	add.w	r1, sp, #7
 80034da:	f7ff ffc3 	bl	8003464 <bt_dev_send.part.3>
 80034de:	b003      	add	sp, #12
 80034e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80034e4:	2006ef88 	.word	0x2006ef88

080034e8 <bt_dev_cmd_baudrate_115200>:
{
 80034e8:	b500      	push	{lr}
	if (this->state == ST_UNINITIALIZED) {
 80034ea:	4b0b      	ldr	r3, [pc, #44]	; (8003518 <bt_dev_cmd_baudrate_115200+0x30>)
{
 80034ec:	b083      	sub	sp, #12
	if (this->state == ST_UNINITIALIZED) {
 80034ee:	681a      	ldr	r2, [r3, #0]
	uint8_t baudrate = BT_BAUDRATE_TYPE_115200;
 80034f0:	2108      	movs	r1, #8
 80034f2:	f88d 1007 	strb.w	r1, [sp, #7]
	if (this->state == ST_UNINITIALIZED) {
 80034f6:	b112      	cbz	r2, 80034fe <bt_dev_cmd_baudrate_115200+0x16>
	if (this->snd_buf.size != 0) {
 80034f8:	f893 3215 	ldrb.w	r3, [r3, #533]	; 0x215
 80034fc:	b113      	cbz	r3, 8003504 <bt_dev_cmd_baudrate_115200+0x1c>
}
 80034fe:	b003      	add	sp, #12
 8003500:	f85d fb04 	ldr.w	pc, [sp], #4
 8003504:	2201      	movs	r2, #1
 8003506:	f10d 0107 	add.w	r1, sp, #7
 800350a:	2004      	movs	r0, #4
 800350c:	f7ff ffaa 	bl	8003464 <bt_dev_send.part.3>
 8003510:	b003      	add	sp, #12
 8003512:	f85d fb04 	ldr.w	pc, [sp], #4
 8003516:	bf00      	nop
 8003518:	2006ef88 	.word	0x2006ef88

0800351c <bt_dev_cmd_version>:
	if (this->state == ST_UNINITIALIZED) {
 800351c:	4b08      	ldr	r3, [pc, #32]	; (8003540 <bt_dev_cmd_version+0x24>)
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	b112      	cbz	r2, 8003528 <bt_dev_cmd_version+0xc>
	if (this->snd_buf.size != 0) {
 8003522:	f893 3215 	ldrb.w	r3, [r3, #533]	; 0x215
 8003526:	b103      	cbz	r3, 800352a <bt_dev_cmd_version+0xe>
 8003528:	4770      	bx	lr
{
 800352a:	b500      	push	{lr}
 800352c:	b083      	sub	sp, #12
 800352e:	2201      	movs	r2, #1
 8003530:	f10d 0107 	add.w	r1, sp, #7
 8003534:	2002      	movs	r0, #2
 8003536:	f7ff ff95 	bl	8003464 <bt_dev_send.part.3>
}
 800353a:	b003      	add	sp, #12
 800353c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003540:	2006ef88 	.word	0x2006ef88

08003544 <bt_dev_cmd_connect_check>:
	if (this->state == ST_UNINITIALIZED) {
 8003544:	4b08      	ldr	r3, [pc, #32]	; (8003568 <bt_dev_cmd_connect_check+0x24>)
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	b112      	cbz	r2, 8003550 <bt_dev_cmd_connect_check+0xc>
	if (this->snd_buf.size != 0) {
 800354a:	f893 3215 	ldrb.w	r3, [r3, #533]	; 0x215
 800354e:	b103      	cbz	r3, 8003552 <bt_dev_cmd_connect_check+0xe>
 8003550:	4770      	bx	lr
{
 8003552:	b500      	push	{lr}
 8003554:	2201      	movs	r2, #1
 8003556:	b083      	sub	sp, #12
 8003558:	4610      	mov	r0, r2
 800355a:	f10d 0107 	add.w	r1, sp, #7
 800355e:	f7ff ff81 	bl	8003464 <bt_dev_send.part.3>
}
 8003562:	b003      	add	sp, #12
 8003564:	f85d fb04 	ldr.w	pc, [sp], #4
 8003568:	2006ef88 	.word	0x2006ef88

0800356c <cmd_name>:
{
 800356c:	b538      	push	{r3, r4, r5, lr}
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 7);
 800356e:	2207      	movs	r2, #7
{
 8003570:	4604      	mov	r4, r0
 8003572:	460d      	mov	r5, r1
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 7);
 8003574:	2001      	movs	r0, #1
 8003576:	4906      	ldr	r1, [pc, #24]	; (8003590 <cmd_name+0x24>)
 8003578:	f000 ffea 	bl	8004550 <usart_send>
	if (ret != -1) {
 800357c:	1c43      	adds	r3, r0, #1
 800357e:	d006      	beq.n	800358e <cmd_name+0x22>
		ret = usart_send(BT_USART_CH, data, size);
 8003580:	462a      	mov	r2, r5
 8003582:	4621      	mov	r1, r4
 8003584:	2001      	movs	r0, #1
}
 8003586:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		ret = usart_send(BT_USART_CH, data, size);
 800358a:	f000 bfe1 	b.w	8004550 <usart_send>
}
 800358e:	bd38      	pop	{r3, r4, r5, pc}
 8003590:	08005800 	.word	0x08005800

08003594 <bt_dev_init>:
{
 8003594:	b570      	push	{r4, r5, r6, lr}
	memset(this, 0, sizeof(BT_CTL));
 8003596:	4d19      	ldr	r5, [pc, #100]	; (80035fc <bt_dev_init+0x68>)
{
 8003598:	b082      	sub	sp, #8
	memset(this, 0, sizeof(BT_CTL));
 800359a:	2100      	movs	r1, #0
 800359c:	f44f 720a 	mov.w	r2, #552	; 0x228
 80035a0:	4628      	mov	r0, r5
 80035a2:	f001 ff98 	bl	80054d6 <memset>
	this->baudrate = BT_BAUDRATE_115200;
 80035a6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
	ret = usart_open(BT_USART_CH, this->baudrate);
 80035aa:	4619      	mov	r1, r3
 80035ac:	2001      	movs	r0, #1
	this->baudrate = BT_BAUDRATE_115200;
 80035ae:	606b      	str	r3, [r5, #4]
	ret = usart_open(BT_USART_CH, this->baudrate);
 80035b0:	f000 ff4e 	bl	8004450 <usart_open>
	if (ret != 0) {
 80035b4:	b9f0      	cbnz	r0, 80035f4 <bt_dev_init+0x60>
 80035b6:	4604      	mov	r4, r0
	this->msg_id = MSGBOX_ID_BTMAIN;
 80035b8:	2601      	movs	r6, #1
	set_cyclic_message(bt_dev_check_sts, BT_STATUS_CHECK_PERIOD);
 80035ba:	210a      	movs	r1, #10
 80035bc:	4810      	ldr	r0, [pc, #64]	; (8003600 <bt_dev_init+0x6c>)
	this->msg_id = MSGBOX_ID_BTMAIN;
 80035be:	752e      	strb	r6, [r5, #20]
	set_cyclic_message(bt_dev_check_sts, BT_STATUS_CHECK_PERIOD);
 80035c0:	f001 f976 	bl	80048b0 <set_cyclic_message>
	this->tsk_rcv_id = kz_run(bt_dev_rcv_main, "bt_dev_rcv_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
 80035c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035c8:	2208      	movs	r2, #8
 80035ca:	490e      	ldr	r1, [pc, #56]	; (8003604 <bt_dev_init+0x70>)
 80035cc:	9401      	str	r4, [sp, #4]
 80035ce:	9400      	str	r4, [sp, #0]
 80035d0:	480d      	ldr	r0, [pc, #52]	; (8003608 <bt_dev_init+0x74>)
 80035d2:	f001 fe03 	bl	80051dc <kz_run>
	this->tsk_sts_id = kz_run(bt_dev_sts_main, "bt_dev_sts_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
 80035d6:	9401      	str	r4, [sp, #4]
	this->tsk_rcv_id = kz_run(bt_dev_rcv_main, "bt_dev_rcv_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
 80035d8:	60a8      	str	r0, [r5, #8]
	this->tsk_sts_id = kz_run(bt_dev_sts_main, "bt_dev_sts_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
 80035da:	9400      	str	r4, [sp, #0]
 80035dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035e0:	2208      	movs	r2, #8
 80035e2:	490a      	ldr	r1, [pc, #40]	; (800360c <bt_dev_init+0x78>)
 80035e4:	480a      	ldr	r0, [pc, #40]	; (8003610 <bt_dev_init+0x7c>)
 80035e6:	f001 fdf9 	bl	80051dc <kz_run>
	this->state = ST_INITIALIZED;
 80035ea:	602e      	str	r6, [r5, #0]
	this->tsk_sts_id = kz_run(bt_dev_sts_main, "bt_dev_sts_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
 80035ec:	60e8      	str	r0, [r5, #12]
}
 80035ee:	4620      	mov	r0, r4
 80035f0:	b002      	add	sp, #8
 80035f2:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
 80035f4:	f04f 34ff 	mov.w	r4, #4294967295
 80035f8:	e7f9      	b.n	80035ee <bt_dev_init+0x5a>
 80035fa:	bf00      	nop
 80035fc:	2006ef88 	.word	0x2006ef88
 8003600:	0800333d 	.word	0x0800333d
 8003604:	08005704 	.word	0x08005704
 8003608:	08003361 	.word	0x08003361
 800360c:	08005714 	.word	0x08005714
 8003610:	08003175 	.word	0x08003175

08003614 <bt_dev_reg_callback>:
	if (this->callback != NULL) {
 8003614:	4a06      	ldr	r2, [pc, #24]	; (8003630 <bt_dev_reg_callback+0x1c>)
 8003616:	f8d2 3220 	ldr.w	r3, [r2, #544]	; 0x220
 800361a:	b92b      	cbnz	r3, 8003628 <bt_dev_reg_callback+0x14>
	this->callback = callback;
 800361c:	f8c2 0220 	str.w	r0, [r2, #544]	; 0x220
	this->callback_vp = callback_vp;
 8003620:	f8c2 1224 	str.w	r1, [r2, #548]	; 0x224
	return 0;
 8003624:	4618      	mov	r0, r3
 8003626:	4770      	bx	lr
		return -1;
 8003628:	f04f 30ff 	mov.w	r0, #4294967295
}
 800362c:	4770      	bx	lr
 800362e:	bf00      	nop
 8003630:	2006ef88 	.word	0x2006ef88

08003634 <bt_dev_send>:
	if (data == NULL) {
 8003634:	b179      	cbz	r1, 8003656 <bt_dev_send+0x22>
	if (this->state == ST_UNINITIALIZED) {
 8003636:	4b09      	ldr	r3, [pc, #36]	; (800365c <bt_dev_send+0x28>)
{
 8003638:	b410      	push	{r4}
	if (this->state == ST_UNINITIALIZED) {
 800363a:	681c      	ldr	r4, [r3, #0]
 800363c:	b114      	cbz	r4, 8003644 <bt_dev_send+0x10>
	if (this->snd_buf.size != 0) {
 800363e:	f893 3215 	ldrb.w	r3, [r3, #533]	; 0x215
 8003642:	b123      	cbz	r3, 800364e <bt_dev_send+0x1a>
}
 8003644:	f04f 30ff 	mov.w	r0, #4294967295
 8003648:	f85d 4b04 	ldr.w	r4, [sp], #4
 800364c:	4770      	bx	lr
 800364e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003652:	f7ff bf07 	b.w	8003464 <bt_dev_send.part.3>
 8003656:	f04f 30ff 	mov.w	r0, #4294967295
 800365a:	4770      	bx	lr
 800365c:	2006ef88 	.word	0x2006ef88

08003660 <bt_dev_cmd_name>:
	bt_dev_send(SEND_TYPE_CMD_NAME, name, size);
 8003660:	2204      	movs	r2, #4
 8003662:	4902      	ldr	r1, [pc, #8]	; (800366c <bt_dev_cmd_name+0xc>)
 8003664:	2003      	movs	r0, #3
 8003666:	f7ff bfe5 	b.w	8003634 <bt_dev_send>
 800366a:	bf00      	nop
 800366c:	080056fc 	.word	0x080056fc

08003670 <bt_dev_set_cmd>:
	return 0;
}

// 
void bt_dev_set_cmd(void)
{
 8003670:	b500      	push	{lr}
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "bt_dev connect_check";
 8003672:	4a17      	ldr	r2, [pc, #92]	; (80036d0 <bt_dev_set_cmd+0x60>)
	cmd.func = bt_dev_cmd_connect_check;
 8003674:	4b17      	ldr	r3, [pc, #92]	; (80036d4 <bt_dev_set_cmd+0x64>)
{
 8003676:	b083      	sub	sp, #12
	console_set_command(&cmd);
 8003678:	4668      	mov	r0, sp
	cmd.func = bt_dev_cmd_connect_check;
 800367a:	e88d 000c 	stmia.w	sp, {r2, r3}
	console_set_command(&cmd);
 800367e:	f7ff fa53 	bl	8002b28 <console_set_command>
	cmd.input = "bt_dev version";
 8003682:	4a15      	ldr	r2, [pc, #84]	; (80036d8 <bt_dev_set_cmd+0x68>)
	cmd.func = bt_dev_cmd_version;
 8003684:	4b15      	ldr	r3, [pc, #84]	; (80036dc <bt_dev_set_cmd+0x6c>)
	console_set_command(&cmd);
 8003686:	4668      	mov	r0, sp
	cmd.func = bt_dev_cmd_version;
 8003688:	e88d 000c 	stmia.w	sp, {r2, r3}
	console_set_command(&cmd);
 800368c:	f7ff fa4c 	bl	8002b28 <console_set_command>
	cmd.input = "bt_dev name";
 8003690:	4a13      	ldr	r2, [pc, #76]	; (80036e0 <bt_dev_set_cmd+0x70>)
	cmd.func = bt_dev_cmd_name;
 8003692:	4b14      	ldr	r3, [pc, #80]	; (80036e4 <bt_dev_set_cmd+0x74>)
	console_set_command(&cmd);
 8003694:	4668      	mov	r0, sp
	cmd.func = bt_dev_cmd_name;
 8003696:	e88d 000c 	stmia.w	sp, {r2, r3}
	console_set_command(&cmd);
 800369a:	f7ff fa45 	bl	8002b28 <console_set_command>
	cmd.input = "bt_dev baudrate 115200";
 800369e:	4a12      	ldr	r2, [pc, #72]	; (80036e8 <bt_dev_set_cmd+0x78>)
	cmd.func = bt_dev_cmd_baudrate_115200;
 80036a0:	4b12      	ldr	r3, [pc, #72]	; (80036ec <bt_dev_set_cmd+0x7c>)
	console_set_command(&cmd);
 80036a2:	4668      	mov	r0, sp
	cmd.func = bt_dev_cmd_baudrate_115200;
 80036a4:	e88d 000c 	stmia.w	sp, {r2, r3}
	console_set_command(&cmd);
 80036a8:	f7ff fa3e 	bl	8002b28 <console_set_command>
	cmd.input = "bt_dev baudrate 9600";
 80036ac:	4a10      	ldr	r2, [pc, #64]	; (80036f0 <bt_dev_set_cmd+0x80>)
	cmd.func = bt_dev_cmd_baudrate_9600;
 80036ae:	4b11      	ldr	r3, [pc, #68]	; (80036f4 <bt_dev_set_cmd+0x84>)
	console_set_command(&cmd);
 80036b0:	4668      	mov	r0, sp
	cmd.func = bt_dev_cmd_baudrate_9600;
 80036b2:	e88d 000c 	stmia.w	sp, {r2, r3}
	console_set_command(&cmd);
 80036b6:	f7ff fa37 	bl	8002b28 <console_set_command>
	cmd.input = "bt_dev change baudrate";
 80036ba:	4a0f      	ldr	r2, [pc, #60]	; (80036f8 <bt_dev_set_cmd+0x88>)
	cmd.func = bt_dev_cmd_change_baudrate;
 80036bc:	4b0f      	ldr	r3, [pc, #60]	; (80036fc <bt_dev_set_cmd+0x8c>)
	console_set_command(&cmd);
 80036be:	4668      	mov	r0, sp
	cmd.func = bt_dev_cmd_change_baudrate;
 80036c0:	e88d 000c 	stmia.w	sp, {r2, r3}
	console_set_command(&cmd);
 80036c4:	f7ff fa30 	bl	8002b28 <console_set_command>
}
 80036c8:	b003      	add	sp, #12
 80036ca:	f85d fb04 	ldr.w	pc, [sp], #4
 80036ce:	bf00      	nop
 80036d0:	08005778 	.word	0x08005778
 80036d4:	08003545 	.word	0x08003545
 80036d8:	08005790 	.word	0x08005790
 80036dc:	0800351d 	.word	0x0800351d
 80036e0:	080057a0 	.word	0x080057a0
 80036e4:	08003661 	.word	0x08003661
 80036e8:	080057ac 	.word	0x080057ac
 80036ec:	080034e9 	.word	0x080034e9
 80036f0:	080057c4 	.word	0x080057c4
 80036f4:	080034b9 	.word	0x080034b9
 80036f8:	080057dc 	.word	0x080057dc
 80036fc:	080033d5 	.word	0x080033d5

08003700 <i2c_wrapper_snd_callback>:
static void i2c_wrapper_snd_callback(I2C_CH ch, int32_t ercd, void *vp)
{
	PCM3060_CTL *this = &pcm3060_ctl;
	
	// 
	send_cmp_flag = TRUE;
 8003700:	4a04      	ldr	r2, [pc, #16]	; (8003714 <i2c_wrapper_snd_callback+0x14>)
 8003702:	2301      	movs	r3, #1
 8003704:	7013      	strb	r3, [r2, #0]
	// 
	if (ercd != 0) {
 8003706:	b911      	cbnz	r1, 800370e <i2c_wrapper_snd_callback+0xe>
		err_flag = TRUE;
	} else {
		err_flag = FALSE;
 8003708:	4b03      	ldr	r3, [pc, #12]	; (8003718 <i2c_wrapper_snd_callback+0x18>)
 800370a:	7019      	strb	r1, [r3, #0]
 800370c:	4770      	bx	lr
		err_flag = TRUE;
 800370e:	4a02      	ldr	r2, [pc, #8]	; (8003718 <i2c_wrapper_snd_callback+0x18>)
 8003710:	7013      	strb	r3, [r2, #0]
 8003712:	4770      	bx	lr
 8003714:	2006f205 	.word	0x2006f205
 8003718:	2006f1f4 	.word	0x2006f1f4

0800371c <i2c_wrapper_rcv_callback>:
static void i2c_wrapper_rcv_callback(I2C_CH ch, int32_t ercd, uint8_t *data, uint32_t size, void *vp)
{
	PCM3060_CTL *this = &pcm3060_ctl;
	
	// 
	read_cmp_flag = TRUE;
 800371c:	4a04      	ldr	r2, [pc, #16]	; (8003730 <i2c_wrapper_rcv_callback+0x14>)
 800371e:	2301      	movs	r3, #1
 8003720:	7013      	strb	r3, [r2, #0]
	// 
	if (ercd != 0) {
 8003722:	b911      	cbnz	r1, 800372a <i2c_wrapper_rcv_callback+0xe>
		err_flag = TRUE;
	} else {
		err_flag = FALSE;
 8003724:	4b03      	ldr	r3, [pc, #12]	; (8003734 <i2c_wrapper_rcv_callback+0x18>)
 8003726:	7019      	strb	r1, [r3, #0]
 8003728:	4770      	bx	lr
		err_flag = TRUE;
 800372a:	4a02      	ldr	r2, [pc, #8]	; (8003734 <i2c_wrapper_rcv_callback+0x18>)
 800372c:	7013      	strb	r3, [r2, #0]
 800372e:	4770      	bx	lr
 8003730:	2006f204 	.word	0x2006f204
 8003734:	2006f1f4 	.word	0x2006f1f4

08003738 <sai_callback>:
	if (ch != PCM3060_USE_SAI_CH) {
 8003738:	b928      	cbnz	r0, 8003746 <sai_callback+0xe>
	if (this->callback) {
 800373a:	684b      	ldr	r3, [r1, #4]
	this->status = PCM3060_ST_OPEND;
 800373c:	2202      	movs	r2, #2
 800373e:	700a      	strb	r2, [r1, #0]
	if (this->callback) {
 8003740:	b10b      	cbz	r3, 8003746 <sai_callback+0xe>
		this->callback(this->callback_vp);
 8003742:	6888      	ldr	r0, [r1, #8]
 8003744:	4718      	bx	r3
 8003746:	4770      	bx	lr

08003748 <pcm3060_send_data.constprop.2>:
	}
}

//  (*)
static int32_t pcm3060_send_data(uint8_t *data, uint8_t size, uint8_t retry_cnt)
 8003748:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
{
	int32_t ret;
	uint8_t r_cnt = 0;
 800374c:	2500      	movs	r5, #0
 800374e:	4c11      	ldr	r4, [pc, #68]	; (8003794 <pcm3060_send_data.constprop.2+0x4c>)
 8003750:	f8df 9048 	ldr.w	r9, [pc, #72]	; 800379c <pcm3060_send_data.constprop.2+0x54>
static int32_t pcm3060_send_data(uint8_t *data, uint8_t size, uint8_t retry_cnt)
 8003754:	4680      	mov	r8, r0
 8003756:	460f      	mov	r7, r1
		//  (...)
		while (send_cmp_flag == FALSE) {};
		// 
		r_cnt++;
		// 
		send_cmp_flag = FALSE;
 8003758:	462e      	mov	r6, r5
		i2c_wrapper_send(PCM3060_USE_I2C_CH, PCM3060_SLAVE_ADDRESS, data, size);
 800375a:	463b      	mov	r3, r7
 800375c:	4642      	mov	r2, r8
 800375e:	2146      	movs	r1, #70	; 0x46
 8003760:	2001      	movs	r0, #1
 8003762:	f000 fbdb 	bl	8003f1c <i2c_wrapper_send>
		while (send_cmp_flag == FALSE) {};
 8003766:	7823      	ldrb	r3, [r4, #0]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d0fc      	beq.n	8003766 <pcm3060_send_data.constprop.2+0x1e>
		send_cmp_flag = FALSE;
 800376c:	7026      	strb	r6, [r4, #0]
	} while ((err_flag) && (r_cnt < retry_cnt));
 800376e:	f899 3000 	ldrb.w	r3, [r9]
		r_cnt++;
 8003772:	3501      	adds	r5, #1
 8003774:	b2ed      	uxtb	r5, r5
	} while ((err_flag) && (r_cnt < retry_cnt));
 8003776:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 800377a:	b13b      	cbz	r3, 800378c <pcm3060_send_data.constprop.2+0x44>
 800377c:	2d05      	cmp	r5, #5
 800377e:	d1ec      	bne.n	800375a <pcm3060_send_data.constprop.2+0x12>
	
	// 
	if (r_cnt >= PCM3060_RETRY_CNT) {
		console_str_send((uint8_t*)"The number of retries was sent, but communication was not possible.\n");
 8003780:	4805      	ldr	r0, [pc, #20]	; (8003798 <pcm3060_send_data.constprop.2+0x50>)
 8003782:	f7ff f8e3 	bl	800294c <console_str_send>
		return -1;
 8003786:	f04f 30ff 	mov.w	r0, #4294967295
 800378a:	e001      	b.n	8003790 <pcm3060_send_data.constprop.2+0x48>
	if (r_cnt >= PCM3060_RETRY_CNT) {
 800378c:	2d05      	cmp	r5, #5
 800378e:	d0f7      	beq.n	8003780 <pcm3060_send_data.constprop.2+0x38>
	}
	
	return 0;
}
 8003790:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003794:	2006f205 	.word	0x2006f205
 8003798:	08005930 	.word	0x08005930
 800379c:	2006f1f4 	.word	0x2006f1f4

080037a0 <pcm3060_init>:
void pcm3060_init(void)
{
	PCM3060_CTL *this = &pcm3060_ctl;
	
	// 
	memset(this, 0, sizeof(PCM3060_CTL));
 80037a0:	4b03      	ldr	r3, [pc, #12]	; (80037b0 <pcm3060_init+0x10>)
 80037a2:	2200      	movs	r2, #0
	
	// 
	this->status = PCM3060_ST_INITIALIZED;
 80037a4:	2101      	movs	r1, #1
	memset(this, 0, sizeof(PCM3060_CTL));
 80037a6:	601a      	str	r2, [r3, #0]
 80037a8:	605a      	str	r2, [r3, #4]
 80037aa:	609a      	str	r2, [r3, #8]
	this->status = PCM3060_ST_INITIALIZED;
 80037ac:	7019      	strb	r1, [r3, #0]
 80037ae:	4770      	bx	lr
 80037b0:	2006f1f8 	.word	0x2006f1f8

080037b4 <pcm3060_open>:
	return;
}

// PCM3060
int32_t pcm3060_open(uint32_t fs, uint8_t data_width, PCM3060_CALLBACK callback, void* callback_vp)
{
 80037b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int32_t ret;
	uint32_t cnt = 0;
	uint8_t retry_cnt = 0;
	
	// 
	if (this->status != PCM3060_ST_INITIALIZED) {
 80037b8:	f8df b174 	ldr.w	fp, [pc, #372]	; 8003930 <pcm3060_open+0x17c>
 80037bc:	f89b 4000 	ldrb.w	r4, [fp]
 80037c0:	2c01      	cmp	r4, #1
{
 80037c2:	b08b      	sub	sp, #44	; 0x2c
	if (this->status != PCM3060_ST_INITIALIZED) {
 80037c4:	f040 80a4 	bne.w	8003910 <pcm3060_open+0x15c>
 80037c8:	461f      	mov	r7, r3
 80037ca:	4616      	mov	r6, r2
 80037cc:	4688      	mov	r8, r1
 80037ce:	4681      	mov	r9, r0
		return -1;
	}
	
	// I2C
	ret = i2c_wrapper_open(PCM3060_USE_I2C_CH, &i2c_open_par, i2c_wrapper_snd_callback, i2c_wrapper_rcv_callback, this);
 80037d0:	f8cd b000 	str.w	fp, [sp]
 80037d4:	4620      	mov	r0, r4
 80037d6:	4b52      	ldr	r3, [pc, #328]	; (8003920 <pcm3060_open+0x16c>)
 80037d8:	4a52      	ldr	r2, [pc, #328]	; (8003924 <pcm3060_open+0x170>)
 80037da:	4953      	ldr	r1, [pc, #332]	; (8003928 <pcm3060_open+0x174>)
 80037dc:	f000 fb34 	bl	8003e48 <i2c_wrapper_open>
	if (ret != 0) {
 80037e0:	4604      	mov	r4, r0
 80037e2:	2800      	cmp	r0, #0
 80037e4:	f040 8094 	bne.w	8003910 <pcm3060_open+0x15c>
		return -1;
	}
	
	// SAI
	memcpy(&open_par, &sai_open_par, sizeof(SAI_OPEN));
 80037e8:	4b50      	ldr	r3, [pc, #320]	; (800392c <pcm3060_open+0x178>)
 80037ea:	f8df e168 	ldr.w	lr, [pc, #360]	; 8003954 <pcm3060_open+0x1a0>
 80037ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80037f0:	2508      	movs	r5, #8
 80037f2:	f10d 0c18 	add.w	ip, sp, #24
	// SAI
	for (i = 0; i < SAI_DATA_WIDTH_MAX; i++) {
		if (data_width == fs_conv_tbl[i]) {
 80037f6:	4545      	cmp	r5, r8
	memcpy(&open_par, &sai_open_par, sizeof(SAI_OPEN));
 80037f8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 80037fc:	b2e0      	uxtb	r0, r4
 80037fe:	f104 0401 	add.w	r4, r4, #1
		if (data_width == fs_conv_tbl[i]) {
 8003802:	d009      	beq.n	8003818 <pcm3060_open+0x64>
	for (i = 0; i < SAI_DATA_WIDTH_MAX; i++) {
 8003804:	2c06      	cmp	r4, #6
 8003806:	f000 8083 	beq.w	8003910 <pcm3060_open+0x15c>
 800380a:	f85e 5f04 	ldr.w	r5, [lr, #4]!
		if (data_width == fs_conv_tbl[i]) {
 800380e:	4545      	cmp	r5, r8
 8003810:	b2e0      	uxtb	r0, r4
 8003812:	f104 0401 	add.w	r4, r4, #1
 8003816:	d1f5      	bne.n	8003804 <pcm3060_open+0x50>
	// 
	if (i >= SAI_DATA_WIDTH_MAX) {
		return -1;
	}
	// 
	open_par.width = i;
 8003818:	f88d 001b 	strb.w	r0, [sp, #27]
	open_par.fs = fs;
#if DMA_USE // DMA
	// SAI
	ret = sai_open_dma(PCM3060_USE_SAI_CH, &open_par, sai_callback, this);
 800381c:	4661      	mov	r1, ip
 800381e:	4b44      	ldr	r3, [pc, #272]	; (8003930 <pcm3060_open+0x17c>)
 8003820:	4a44      	ldr	r2, [pc, #272]	; (8003934 <pcm3060_open+0x180>)
	open_par.fs = fs;
 8003822:	f8cd 9020 	str.w	r9, [sp, #32]
	ret = sai_open_dma(PCM3060_USE_SAI_CH, &open_par, sai_callback, this);
 8003826:	2000      	movs	r0, #0
 8003828:	f000 fd0c 	bl	8004244 <sai_open_dma>
	if (ret != 0) {
 800382c:	9003      	str	r0, [sp, #12]
 800382e:	2800      	cmp	r0, #0
 8003830:	d16e      	bne.n	8003910 <pcm3060_open+0x15c>
	// 
	this->callback = callback;
	this->callback_vp = callback_vp;
	
	// RST
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8003832:	2201      	movs	r2, #1
 8003834:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003838:	483f      	ldr	r0, [pc, #252]	; (8003938 <pcm3060_open+0x184>)
	this->callback = callback;
 800383a:	f8cb 6004 	str.w	r6, [fp, #4]
	this->callback_vp = callback_vp;
 800383e:	f8cb 7008 	str.w	r7, [fp, #8]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8003842:	f7fc fe95 	bl	8000570 <HAL_GPIO_WritePin>
	
	// 100wait
	busy_wait(100);
 8003846:	483d      	ldr	r0, [pc, #244]	; (800393c <pcm3060_open+0x188>)
 8003848:	f8df 810c 	ldr.w	r8, [pc, #268]	; 8003958 <pcm3060_open+0x1a4>
	console_str_send((uint8_t*)"\n");
 800384c:	f8df 910c 	ldr.w	r9, [pc, #268]	; 800395c <pcm3060_open+0x1a8>
 8003850:	4c3b      	ldr	r4, [pc, #236]	; (8003940 <pcm3060_open+0x18c>)
	busy_wait(100);
 8003852:	f001 f80f 	bl	8004874 <_busy_wait>
 8003856:	2340      	movs	r3, #64	; 0x40
	
	// PCM3060
	for (i = 0; i < sizeof(pcm3060_setting)/sizeof(pcm3060_setting[0]); i++) {
		// wait
		if (pcm3060_setting[i].reg == PCM3060_WAIT) {
 8003858:	2bff      	cmp	r3, #255	; 0xff
 800385a:	f108 0a28 	add.w	sl, r8, #40	; 0x28
	busy_wait(100);
 800385e:	f04f 0530 	mov.w	r5, #48	; 0x30
		if (pcm3060_setting[i].reg == PCM3060_WAIT) {
 8003862:	d045      	beq.n	80038f0 <pcm3060_open+0x13c>
			busy_wait(pcm3060_setting[i].data);
			continue;
		}
		// 
		pcm3060_send_data(&pcm3060_setting[i], 2, 5);
 8003864:	2102      	movs	r1, #2
 8003866:	4640      	mov	r0, r8
 8003868:	f7ff ff6e 	bl	8003748 <pcm3060_send_data.constprop.2>
	console_str_send((uint8_t*)pcm3060_setting[idx].reg_name);
 800386c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8003870:	4f34      	ldr	r7, [pc, #208]	; (8003944 <pcm3060_open+0x190>)
 8003872:	f7ff f86b 	bl	800294c <console_str_send>
	console_str_send((uint8_t*)"\n");
 8003876:	4648      	mov	r0, r9
 8003878:	f7ff f868 	bl	800294c <console_str_send>
	console_str_send((uint8_t*)" send : ");
 800387c:	4832      	ldr	r0, [pc, #200]	; (8003948 <pcm3060_open+0x194>)
 800387e:	f7ff f865 	bl	800294c <console_str_send>
	console_val_send(pcm3060_setting[idx].data);
 8003882:	4628      	mov	r0, r5
 8003884:	f7ff f8f4 	bl	8002a70 <console_val_send>
	console_str_send((uint8_t*)"\n");
 8003888:	4648      	mov	r0, r9
 800388a:	f7ff f85f 	bl	800294c <console_str_send>
	pcm3060_send_data(&pcm3060_setting[idx], 1, 5);
 800388e:	2101      	movs	r1, #1
 8003890:	4640      	mov	r0, r8
 8003892:	f7ff ff59 	bl	8003748 <pcm3060_send_data.constprop.2>
	uint8_t r_cnt = 0;
 8003896:	2500      	movs	r5, #0
		read_cmp_flag = FALSE;
 8003898:	462e      	mov	r6, r5
		i2c_wrapper_read(PCM3060_USE_I2C_CH, PCM3060_SLAVE_ADDRESS, data, 1);
 800389a:	2301      	movs	r3, #1
 800389c:	4618      	mov	r0, r3
 800389e:	f10d 0217 	add.w	r2, sp, #23
 80038a2:	2146      	movs	r1, #70	; 0x46
 80038a4:	f000 fb66 	bl	8003f74 <i2c_wrapper_read>
		while (read_cmp_flag == FALSE) {};
 80038a8:	7823      	ldrb	r3, [r4, #0]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d0fc      	beq.n	80038a8 <pcm3060_open+0xf4>
		read_cmp_flag = FALSE;
 80038ae:	7026      	strb	r6, [r4, #0]
	} while ((err_flag) && (r_cnt < retry_cnt));
 80038b0:	783b      	ldrb	r3, [r7, #0]
		r_cnt++;
 80038b2:	3501      	adds	r5, #1
 80038b4:	b2ed      	uxtb	r5, r5
	} while ((err_flag) && (r_cnt < retry_cnt));
 80038b6:	b12b      	cbz	r3, 80038c4 <pcm3060_open+0x110>
 80038b8:	2d05      	cmp	r5, #5
 80038ba:	d1ee      	bne.n	800389a <pcm3060_open+0xe6>
		console_str_send((uint8_t*)"The number of retries was sent, but communication was not possible.\n");
 80038bc:	4823      	ldr	r0, [pc, #140]	; (800394c <pcm3060_open+0x198>)
 80038be:	f7ff f845 	bl	800294c <console_str_send>
 80038c2:	e001      	b.n	80038c8 <pcm3060_open+0x114>
	if (r_cnt >= PCM3060_RETRY_CNT) {
 80038c4:	2d05      	cmp	r5, #5
 80038c6:	d0f9      	beq.n	80038bc <pcm3060_open+0x108>
	console_str_send((uint8_t*)" read : ");
 80038c8:	4821      	ldr	r0, [pc, #132]	; (8003950 <pcm3060_open+0x19c>)
 80038ca:	f7ff f83f 	bl	800294c <console_str_send>
	console_val_send(data);
 80038ce:	f89d 0017 	ldrb.w	r0, [sp, #23]
 80038d2:	f7ff f8cd 	bl	8002a70 <console_val_send>
	console_str_send((uint8_t*)"\n");
 80038d6:	4648      	mov	r0, r9
 80038d8:	f7ff f838 	bl	800294c <console_str_send>
	for (i = 0; i < sizeof(pcm3060_setting)/sizeof(pcm3060_setting[0]); i++) {
 80038dc:	45d0      	cmp	r8, sl
 80038de:	d010      	beq.n	8003902 <pcm3060_open+0x14e>
 80038e0:	f898 3008 	ldrb.w	r3, [r8, #8]
 80038e4:	f898 5009 	ldrb.w	r5, [r8, #9]
		if (pcm3060_setting[i].reg == PCM3060_WAIT) {
 80038e8:	2bff      	cmp	r3, #255	; 0xff
 80038ea:	f108 0808 	add.w	r8, r8, #8
 80038ee:	d1b9      	bne.n	8003864 <pcm3060_open+0xb0>
			busy_wait(pcm3060_setting[i].data);
 80038f0:	f247 5030 	movw	r0, #30000	; 0x7530
 80038f4:	fb00 f005 	mul.w	r0, r0, r5
 80038f8:	3001      	adds	r0, #1
 80038fa:	f000 ffbb 	bl	8004874 <_busy_wait>
	for (i = 0; i < sizeof(pcm3060_setting)/sizeof(pcm3060_setting[0]); i++) {
 80038fe:	45d0      	cmp	r8, sl
 8003900:	d1ee      	bne.n	80038e0 <pcm3060_open+0x12c>
	
	// 
 	this->status = PCM3060_ST_OPEND;
	
	return 0;
}
 8003902:	9803      	ldr	r0, [sp, #12]
 	this->status = PCM3060_ST_OPEND;
 8003904:	2302      	movs	r3, #2
 8003906:	f88b 3000 	strb.w	r3, [fp]
}
 800390a:	b00b      	add	sp, #44	; 0x2c
 800390c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return -1;
 8003910:	f04f 33ff 	mov.w	r3, #4294967295
 8003914:	9303      	str	r3, [sp, #12]
}
 8003916:	9803      	ldr	r0, [sp, #12]
 8003918:	b00b      	add	sp, #44	; 0x2c
 800391a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800391e:	bf00      	nop
 8003920:	0800371d 	.word	0x0800371d
 8003924:	08003701 	.word	0x08003701
 8003928:	08005914 	.word	0x08005914
 800392c:	080059a8 	.word	0x080059a8
 8003930:	2006f1f8 	.word	0x2006f1f8
 8003934:	08003739 	.word	0x08003739
 8003938:	48000800 	.word	0x48000800
 800393c:	002dc6c1 	.word	0x002dc6c1
 8003940:	2006f204 	.word	0x2006f204
 8003944:	2006f1f4 	.word	0x2006f1f4
 8003948:	08005918 	.word	0x08005918
 800394c:	08005930 	.word	0x08005930
 8003950:	08005924 	.word	0x08005924
 8003954:	080058fc 	.word	0x080058fc
 8003958:	08005978 	.word	0x08005978
 800395c:	080056d0 	.word	0x080056d0

08003960 <pcm3060_play>:

// PCM3060
// data32bit
// saibit
int32_t pcm3060_play(int32_t *data, uint32_t size)
{
 8003960:	b510      	push	{r4, lr}
	PCM3060_CTL *this = &pcm3060_ctl;
	int32_t ret;
	
	// 
	if (this->status != PCM3060_ST_OPEND) {
 8003962:	4c08      	ldr	r4, [pc, #32]	; (8003984 <pcm3060_play+0x24>)
 8003964:	7823      	ldrb	r3, [r4, #0]
 8003966:	2b02      	cmp	r3, #2
 8003968:	d108      	bne.n	800397c <pcm3060_play+0x1c>
 800396a:	460a      	mov	r2, r1
 800396c:	4601      	mov	r1, r0
		return -1;
	}
	
#if DMA_USE // DMA
	// 
	ret = sai_send_dma(PCM3060_USE_SAI_CH, data, size);
 800396e:	2000      	movs	r0, #0
 8003970:	f000 fc8c 	bl	800428c <sai_send_dma>
	if (ret != 0) {
 8003974:	b910      	cbnz	r0, 800397c <pcm3060_play+0x1c>
	if (ret != 0) {
		return -1;
	}
#endif
	// 
	this->status = PCM3060_ST_RUN;
 8003976:	2303      	movs	r3, #3
 8003978:	7023      	strb	r3, [r4, #0]
	
	return ret;
}
 800397a:	bd10      	pop	{r4, pc}
		return -1;
 800397c:	f04f 30ff 	mov.w	r0, #4294967295
 8003980:	bd10      	pop	{r4, pc}
 8003982:	bf00      	nop
 8003984:	2006f1f8 	.word	0x2006f1f8

08003988 <pcm3060_stop>:

// PCM3060
int32_t pcm3060_stop(void)
{
 8003988:	b508      	push	{r3, lr}
	PCM3060_CTL *this = &pcm3060_ctl;
	int32_t ret;
	
	// 
	if (this->status != PCM3060_ST_RUN) {
 800398a:	4b07      	ldr	r3, [pc, #28]	; (80039a8 <pcm3060_stop+0x20>)
 800398c:	781b      	ldrb	r3, [r3, #0]
 800398e:	2b03      	cmp	r3, #3
 8003990:	d107      	bne.n	80039a2 <pcm3060_stop+0x1a>
		return -1;
	}
	
#if DMA_USE // DMA
	// 
	ret = sai_stop_dma(PCM3060_USE_SAI_CH);
 8003992:	2000      	movs	r0, #0
 8003994:	f000 fcae 	bl	80042f4 <sai_stop_dma>
	if (ret != 0) {
 8003998:	3000      	adds	r0, #0
 800399a:	bf18      	it	ne
 800399c:	2001      	movne	r0, #1
 800399e:	4240      	negs	r0, r0
 80039a0:	bd08      	pop	{r3, pc}
		return -1;
 80039a2:	f04f 30ff 	mov.w	r0, #4294967295
#endif
	// 
	this->status != PCM3060_ST_OPEND;
	
	return ret;
}
 80039a6:	bd08      	pop	{r3, pc}
 80039a8:	2006f1f8 	.word	0x2006f1f8

080039ac <dma_common_handler>:
	39,		// DMA_RESOURCE_SAI2_B
};

// 
static void dma_common_handler(DMA_CH ch)
{
 80039ac:	b470      	push	{r4, r5, r6}
	DMA_CTL *this = get_myself(ch);
	uint32_t err_bit_pos = ((ch * 4) + 3);
	uint32_t comp_bit_pos = ((ch * 4) + 1);
	
	// 
	if (dma->isr & (1UL << err_bit_pos)) {
 80039ae:	4c17      	ldr	r4, [pc, #92]	; (8003a0c <dma_common_handler+0x60>)
	uint32_t err_bit_pos = ((ch * 4) + 3);
 80039b0:	0083      	lsls	r3, r0, #2
	if (dma->isr & (1UL << err_bit_pos)) {
 80039b2:	6821      	ldr	r1, [r4, #0]
	uint32_t err_bit_pos = ((ch * 4) + 3);
 80039b4:	1cdd      	adds	r5, r3, #3
	if (dma->isr & (1UL << err_bit_pos)) {
 80039b6:	40e9      	lsrs	r1, r5
 80039b8:	f011 0101 	ands.w	r1, r1, #1
 80039bc:	d115      	bne.n	80039ea <dma_common_handler+0x3e>
		this->callback(ch, -1, this->callback_vp);
		return;
	}
	
	// 
	if (dma->isr & (1UL << comp_bit_pos)) {
 80039be:	6825      	ldr	r5, [r4, #0]
 80039c0:	3301      	adds	r3, #1
 80039c2:	fa25 f303 	lsr.w	r3, r5, r3
 80039c6:	07db      	lsls	r3, r3, #31
 80039c8:	d401      	bmi.n	80039ce <dma_common_handler+0x22>
		// 
		this->callback(ch, 0, this->callback_vp);
	}
	
	return;
}
 80039ca:	bc70      	pop	{r4, r5, r6}
 80039cc:	4770      	bx	lr
		dma->ifcr |= (1UL << ch);
 80039ce:	6866      	ldr	r6, [r4, #4]
		this->callback(ch, 0, this->callback_vp);
 80039d0:	4d0f      	ldr	r5, [pc, #60]	; (8003a10 <dma_common_handler+0x64>)
		dma->ifcr |= (1UL << ch);
 80039d2:	2301      	movs	r3, #1
 80039d4:	4083      	lsls	r3, r0
		this->callback(ch, 0, this->callback_vp);
 80039d6:	eb00 0240 	add.w	r2, r0, r0, lsl #1
		dma->ifcr |= (1UL << ch);
 80039da:	4333      	orrs	r3, r6
		this->callback(ch, 0, this->callback_vp);
 80039dc:	eb05 0282 	add.w	r2, r5, r2, lsl #2
		dma->ifcr |= (1UL << ch);
 80039e0:	6063      	str	r3, [r4, #4]
		this->callback(ch, 0, this->callback_vp);
 80039e2:	6853      	ldr	r3, [r2, #4]
 80039e4:	6892      	ldr	r2, [r2, #8]
}
 80039e6:	bc70      	pop	{r4, r5, r6}
		this->callback(ch, 0, this->callback_vp);
 80039e8:	4718      	bx	r3
		dma->ifcr |= (1UL << ch);
 80039ea:	6865      	ldr	r5, [r4, #4]
		this->callback(ch, -1, this->callback_vp);
 80039ec:	4908      	ldr	r1, [pc, #32]	; (8003a10 <dma_common_handler+0x64>)
		dma->ifcr |= (1UL << ch);
 80039ee:	2301      	movs	r3, #1
 80039f0:	4083      	lsls	r3, r0
		this->callback(ch, -1, this->callback_vp);
 80039f2:	eb00 0240 	add.w	r2, r0, r0, lsl #1
		dma->ifcr |= (1UL << ch);
 80039f6:	432b      	orrs	r3, r5
		this->callback(ch, -1, this->callback_vp);
 80039f8:	eb01 0282 	add.w	r2, r1, r2, lsl #2
		dma->ifcr |= (1UL << ch);
 80039fc:	6063      	str	r3, [r4, #4]
		this->callback(ch, -1, this->callback_vp);
 80039fe:	6853      	ldr	r3, [r2, #4]
 8003a00:	6892      	ldr	r2, [r2, #8]
 8003a02:	f04f 31ff 	mov.w	r1, #4294967295
}
 8003a06:	bc70      	pop	{r4, r5, r6}
		this->callback(ch, -1, this->callback_vp);
 8003a08:	4718      	bx	r3
 8003a0a:	bf00      	nop
 8003a0c:	40020000 	.word	0x40020000
 8003a10:	2006f208 	.word	0x2006f208

08003a14 <dma1_handler>:

/*  */
void dma1_handler(void){
	dma_common_handler(DMA_CH1);
 8003a14:	2000      	movs	r0, #0
 8003a16:	f7ff bfc9 	b.w	80039ac <dma_common_handler>
 8003a1a:	bf00      	nop

08003a1c <dma2_handler>:
}

void dma2_handler(void){
	dma_common_handler(DMA_CH2);
 8003a1c:	2001      	movs	r0, #1
 8003a1e:	f7ff bfc5 	b.w	80039ac <dma_common_handler>
 8003a22:	bf00      	nop

08003a24 <dma3_handler>:
}

void dma3_handler(void){
	dma_common_handler(DMA_CH3);
 8003a24:	2002      	movs	r0, #2
 8003a26:	f7ff bfc1 	b.w	80039ac <dma_common_handler>
 8003a2a:	bf00      	nop

08003a2c <dma4_handler>:
}

void dma4_handler(void){
	dma_common_handler(DMA_CH4);
 8003a2c:	2003      	movs	r0, #3
 8003a2e:	f7ff bfbd 	b.w	80039ac <dma_common_handler>
 8003a32:	bf00      	nop

08003a34 <dma5_handler>:
}

void dma5_handler(void){
	dma_common_handler(DMA_CH5);
 8003a34:	2004      	movs	r0, #4
 8003a36:	f7ff bfb9 	b.w	80039ac <dma_common_handler>
 8003a3a:	bf00      	nop

08003a3c <dma6_handler>:
}

void dma6_handler(void){
	dma_common_handler(DMA_CH6);
 8003a3c:	2005      	movs	r0, #5
 8003a3e:	f7ff bfb5 	b.w	80039ac <dma_common_handler>
 8003a42:	bf00      	nop

08003a44 <dma7_handler>:
}

void dma7_handler(void){
	dma_common_handler(DMA_CH7);
 8003a44:	2006      	movs	r0, #6
 8003a46:	f7ff bfb1 	b.w	80039ac <dma_common_handler>
 8003a4a:	bf00      	nop

08003a4c <dma_init>:
}

// 
// DMA
void dma_init(void)
{
 8003a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a50:	4c0d      	ldr	r4, [pc, #52]	; (8003a88 <dma_init+0x3c>)
 8003a52:	4d0e      	ldr	r5, [pc, #56]	; (8003a8c <dma_init+0x40>)
 8003a54:	490e      	ldr	r1, [pc, #56]	; (8003a90 <dma_init+0x44>)
 8003a56:	f104 0854 	add.w	r8, r4, #84	; 0x54
 8003a5a:	201b      	movs	r0, #27
	
	for (ch = 0; ch < DMA_CH_MAX; ch++) {
		// 
		this = get_myself(ch);
		// 
		memset(this, 0, sizeof(DMA_CTL));
 8003a5c:	2600      	movs	r6, #0
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
		// 
		this->status = ST_INTIALIZED;
 8003a5e:	2701      	movs	r7, #1
 8003a60:	e003      	b.n	8003a6a <dma_init+0x1e>
 8003a62:	f855 0c08 	ldr.w	r0, [r5, #-8]
 8003a66:	f855 1c0c 	ldr.w	r1, [r5, #-12]
		memset(this, 0, sizeof(DMA_CTL));
 8003a6a:	6026      	str	r6, [r4, #0]
 8003a6c:	6066      	str	r6, [r4, #4]
 8003a6e:	60a6      	str	r6, [r4, #8]
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8003a70:	b200      	sxth	r0, r0
 8003a72:	f001 fc23 	bl	80052bc <kz_setintr>
		this->status = ST_INTIALIZED;
 8003a76:	f844 7b0c 	str.w	r7, [r4], #12
	for (ch = 0; ch < DMA_CH_MAX; ch++) {
 8003a7a:	4544      	cmp	r4, r8
 8003a7c:	f105 050c 	add.w	r5, r5, #12
 8003a80:	d1ef      	bne.n	8003a62 <dma_init+0x16>
 8003a82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a86:	bf00      	nop
 8003a88:	2006f208 	.word	0x2006f208
 8003a8c:	080059e0 	.word	0x080059e0
 8003a90:	08003a15 	.word	0x08003a15

08003a94 <dma_open>:
{
	DMA_CTL *this;
	volatile struct stm32l4_dmamux *dmamux = (struct stm32l4_dmamux*)DMAMUX1_BASE_ADDR;
	
	// 
	if (ch >= DMA_CH_MAX) {
 8003a94:	2806      	cmp	r0, #6
 8003a96:	d82a      	bhi.n	8003aee <dma_open+0x5a>
{
 8003a98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	
	// 
	this = get_myself(ch);
	
	// 
	if (this->status != ST_INTIALIZED) {
 8003a9c:	eb00 0440 	add.w	r4, r0, r0, lsl #1
 8003aa0:	00a4      	lsls	r4, r4, #2
 8003aa2:	4e14      	ldr	r6, [pc, #80]	; (8003af4 <dma_open+0x60>)
 8003aa4:	5935      	ldr	r5, [r6, r4]
 8003aa6:	2d01      	cmp	r5, #1
 8003aa8:	eb06 0704 	add.w	r7, r6, r4
 8003aac:	d11b      	bne.n	8003ae6 <dma_open+0x52>
		return -1;
	}
	
	// 
	if (resource >= DMA_RESOURCE_MAX) {
 8003aae:	2903      	cmp	r1, #3
 8003ab0:	d819      	bhi.n	8003ae6 <dma_open+0x52>
	
	// 
	dmamux->ccr[ch] = dma_resource_cnv_tbl[resource];
	
	// 
    HAL_NVIC_SetPriority(get_ire_type(ch), INTERRPUT_PRIORITY_5, 0);
 8003ab2:	f8df e04c 	ldr.w	lr, [pc, #76]	; 8003b00 <dma_open+0x6c>
	this->callback = callback;
 8003ab6:	607a      	str	r2, [r7, #4]
 8003ab8:	4605      	mov	r5, r0
	dmamux->ccr[ch] = dma_resource_cnv_tbl[resource];
 8003aba:	480f      	ldr	r0, [pc, #60]	; (8003af8 <dma_open+0x64>)
    HAL_NVIC_SetPriority(get_ire_type(ch), INTERRPUT_PRIORITY_5, 0);
 8003abc:	f91e 8004 	ldrsb.w	r8, [lr, r4]
	dmamux->ccr[ch] = dma_resource_cnv_tbl[resource];
 8003ac0:	4a0e      	ldr	r2, [pc, #56]	; (8003afc <dma_open+0x68>)
 8003ac2:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
	this->callback_vp = callback_vp;
 8003ac6:	60bb      	str	r3, [r7, #8]
    HAL_NVIC_SetPriority(get_ire_type(ch), INTERRPUT_PRIORITY_5, 0);
 8003ac8:	4640      	mov	r0, r8
	dmamux->ccr[ch] = dma_resource_cnv_tbl[resource];
 8003aca:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    HAL_NVIC_SetPriority(get_ire_type(ch), INTERRPUT_PRIORITY_5, 0);
 8003ace:	2200      	movs	r2, #0
 8003ad0:	2105      	movs	r1, #5
 8003ad2:	f7fc fbab 	bl	800022c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(get_ire_type(ch));
 8003ad6:	4640      	mov	r0, r8
 8003ad8:	f7fc fbde 	bl	8000298 <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 8003adc:	2302      	movs	r3, #2
 8003ade:	5133      	str	r3, [r6, r4]
	
	return 0;
 8003ae0:	2000      	movs	r0, #0
 8003ae2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
 8003ae6:	f04f 30ff 	mov.w	r0, #4294967295
}
 8003aea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
 8003aee:	f04f 30ff 	mov.w	r0, #4294967295
 8003af2:	4770      	bx	lr
 8003af4:	2006f208 	.word	0x2006f208
 8003af8:	08005a24 	.word	0x08005a24
 8003afc:	40020800 	.word	0x40020800
 8003b00:	080059d0 	.word	0x080059d0

08003b04 <dma_start>:
	volatile struct stm32l4_dma *dma = (struct stm32l4_dma*)DMA1_BASE_ADDR;
	DMA_CTL *this;
	DMA_TRANSFER_PTN trans_ptn;
	
	// 
	if (ch >= DMA_CH_MAX) {
 8003b04:	2806      	cmp	r0, #6
 8003b06:	f200 80a4 	bhi.w	8003c52 <dma_start+0x14e>
{
 8003b0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	// 
	this = get_myself(ch);
	
	// 
	if (this->status != ST_OPENED) {
 8003b0c:	0046      	lsls	r6, r0, #1
 8003b0e:	1833      	adds	r3, r6, r0
 8003b10:	4f51      	ldr	r7, [pc, #324]	; (8003c58 <dma_start+0x154>)
 8003b12:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	f040 8081 	bne.w	8003c1e <dma_start+0x11a>
 8003b1c:	4604      	mov	r4, r0
		return -1;
	}
	
	// 
	// RAM
	if (is_ram_addr(send_info->src_addr)) {
 8003b1e:	6808      	ldr	r0, [r1, #0]
 8003b20:	460d      	mov	r5, r1
 8003b22:	f001 fc65 	bl	80053f0 <is_ram_addr>
 8003b26:	2800      	cmp	r0, #0
 8003b28:	d04b      	beq.n	8003bc2 <dma_start+0xbe>
		// RAM
		if (is_ram_addr(send_info->dst_addr)) {
 8003b2a:	68a8      	ldr	r0, [r5, #8]
 8003b2c:	f001 fc60 	bl	80053f0 <is_ram_addr>
 8003b30:	2800      	cmp	r0, #0
 8003b32:	d077      	beq.n	8003c24 <dma_start+0x120>
	
	// /
	// 
	if ((trans_ptn == DMA_TRANSFER_PTN_M2M) || (trans_ptn == DMA_TRANSFER_PTN_M2P)) {
		// 
		dma->commonn_reg[ch].cmar = send_info->src_addr;
 8003b34:	00a3      	lsls	r3, r4, #2
 8003b36:	191a      	adds	r2, r3, r4
 8003b38:	0092      	lsls	r2, r2, #2
 8003b3a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8003b3e:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
 8003b42:	6829      	ldr	r1, [r5, #0]
 8003b44:	6151      	str	r1, [r2, #20]
		// 
		dma->commonn_reg[ch].cpar = send_info->dst_addr;
 8003b46:	68a9      	ldr	r1, [r5, #8]
 8003b48:	6111      	str	r1, [r2, #16]
		// 
		dma->commonn_reg[ch].cmar = send_info->dst_addr;
	}
	
	// 
	dma->commonn_reg[ch].cndtr = send_info->transfer_count;
 8003b4a:	6929      	ldr	r1, [r5, #16]
 8003b4c:	60d1      	str	r1, [r2, #12]
	//     0x03 0xDD --> 0x06 0x00
	//                   0x07 0xDD
	// 
	// Memory to Memory
	if (trans_ptn == DMA_TRANSFER_PTN_M2M) {
		dma->commonn_reg[ch].ccr = _CCR_MEM2MEM | _CCR_DIR;
 8003b4e:	f244 0110 	movw	r1, #16400	; 0x4010
 8003b52:	6091      	str	r1, [r2, #8]
	// 
	// Memory
	if ((trans_ptn == DMA_TRANSFER_PTN_M2M)||(trans_ptn == DMA_TRANSFER_PTN_M2P)) {
		// 
		
		if (send_info->src_addr_inc) {
 8003b54:	792a      	ldrb	r2, [r5, #4]
 8003b56:	b14a      	cbz	r2, 8003b6c <dma_start+0x68>
			dma->commonn_reg[ch].ccr |= _CCR_MINC;
 8003b58:	191a      	adds	r2, r3, r4
 8003b5a:	0092      	lsls	r2, r2, #2
 8003b5c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8003b60:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
 8003b64:	6891      	ldr	r1, [r2, #8]
 8003b66:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8003b6a:	6091      	str	r1, [r2, #8]
		}
		if (send_info->dst_addr_inc) {
 8003b6c:	7b2a      	ldrb	r2, [r5, #12]
 8003b6e:	b14a      	cbz	r2, 8003b84 <dma_start+0x80>
			dma->commonn_reg[ch].ccr |= _CCR_PINC;
 8003b70:	191a      	adds	r2, r3, r4
 8003b72:	0092      	lsls	r2, r2, #2
 8003b74:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8003b78:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
 8003b7c:	6891      	ldr	r1, [r2, #8]
 8003b7e:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8003b82:	6091      	str	r1, [r2, #8]
		if (send_info->dst_addr_inc) {
			dma->commonn_reg[ch].ccr |= _CCR_MINC;
		}
	}
	// 
	dma->commonn_reg[ch].ccr |= (_CCR_MSIZE(send_info->transfer_unit) | _CCR_PSIZE(send_info->transfer_unit));
 8003b84:	4423      	add	r3, r4
 8003b86:	009b      	lsls	r3, r3, #2
 8003b88:	7b69      	ldrb	r1, [r5, #13]
 8003b8a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003b8e:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8003b92:	028a      	lsls	r2, r1, #10
 8003b94:	0209      	lsls	r1, r1, #8
 8003b96:	6898      	ldr	r0, [r3, #8]
 8003b98:	f401 7140 	and.w	r1, r1, #768	; 0x300
 8003b9c:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8003ba0:	430a      	orrs	r2, r1
 8003ba2:	4302      	orrs	r2, r0
 8003ba4:	609a      	str	r2, [r3, #8]
	// ()
	dma->commonn_reg[ch].ccr |= (_CCR_TEIE | _CCR_TCIE);
 8003ba6:	689a      	ldr	r2, [r3, #8]
 8003ba8:	f042 020a 	orr.w	r2, r2, #10
 8003bac:	609a      	str	r2, [r3, #8]
	// 
	dma->commonn_reg[ch].ccr |= _CCR_EN;
 8003bae:	689a      	ldr	r2, [r3, #8]
	
	// 
	this->status = ST_RUN;
 8003bb0:	4434      	add	r4, r6
	dma->commonn_reg[ch].ccr |= _CCR_EN;
 8003bb2:	f042 0201 	orr.w	r2, r2, #1
	this->status = ST_RUN;
 8003bb6:	2103      	movs	r1, #3
	dma->commonn_reg[ch].ccr |= _CCR_EN;
 8003bb8:	609a      	str	r2, [r3, #8]
	
	return 0;
 8003bba:	2000      	movs	r0, #0
	this->status = ST_RUN;
 8003bbc:	f847 1024 	str.w	r1, [r7, r4, lsl #2]
	return 0;
 8003bc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	} else if (is_peri_addr(send_info->src_addr)) {
 8003bc2:	6828      	ldr	r0, [r5, #0]
 8003bc4:	f001 fc1c 	bl	8005400 <is_peri_addr>
 8003bc8:	b348      	cbz	r0, 8003c1e <dma_start+0x11a>
		if (is_ram_addr(send_info->dst_addr)) {
 8003bca:	68a8      	ldr	r0, [r5, #8]
 8003bcc:	f001 fc10 	bl	80053f0 <is_ram_addr>
 8003bd0:	b300      	cbz	r0, 8003c14 <dma_start+0x110>
		dma->commonn_reg[ch].cpar = send_info->src_addr;
 8003bd2:	00a3      	lsls	r3, r4, #2
 8003bd4:	191a      	adds	r2, r3, r4
 8003bd6:	0092      	lsls	r2, r2, #2
 8003bd8:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8003bdc:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
 8003be0:	6829      	ldr	r1, [r5, #0]
 8003be2:	6111      	str	r1, [r2, #16]
		dma->commonn_reg[ch].cmar = send_info->dst_addr;
 8003be4:	68a9      	ldr	r1, [r5, #8]
 8003be6:	6151      	str	r1, [r2, #20]
	dma->commonn_reg[ch].cndtr = send_info->transfer_count;
 8003be8:	6929      	ldr	r1, [r5, #16]
 8003bea:	60d1      	str	r1, [r2, #12]
		if (send_info->src_addr_inc) {
 8003bec:	7929      	ldrb	r1, [r5, #4]
 8003bee:	b119      	cbz	r1, 8003bf8 <dma_start+0xf4>
			dma->commonn_reg[ch].ccr |= _CCR_PINC;
 8003bf0:	6891      	ldr	r1, [r2, #8]
 8003bf2:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8003bf6:	6091      	str	r1, [r2, #8]
		if (send_info->dst_addr_inc) {
 8003bf8:	7b2a      	ldrb	r2, [r5, #12]
 8003bfa:	2a00      	cmp	r2, #0
 8003bfc:	d0c2      	beq.n	8003b84 <dma_start+0x80>
			dma->commonn_reg[ch].ccr |= _CCR_MINC;
 8003bfe:	191a      	adds	r2, r3, r4
 8003c00:	0092      	lsls	r2, r2, #2
 8003c02:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8003c06:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
 8003c0a:	6891      	ldr	r1, [r2, #8]
 8003c0c:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8003c10:	6091      	str	r1, [r2, #8]
 8003c12:	e7b7      	b.n	8003b84 <dma_start+0x80>
		} else if (is_peri_addr(send_info->dst_addr)) {
 8003c14:	68a8      	ldr	r0, [r5, #8]
 8003c16:	f001 fbf3 	bl	8005400 <is_peri_addr>
 8003c1a:	2800      	cmp	r0, #0
 8003c1c:	d1d9      	bne.n	8003bd2 <dma_start+0xce>
		return -1;
 8003c1e:	f04f 30ff 	mov.w	r0, #4294967295
 8003c22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		} else if (is_peri_addr(send_info->dst_addr)) {
 8003c24:	68a8      	ldr	r0, [r5, #8]
 8003c26:	f001 fbeb 	bl	8005400 <is_peri_addr>
 8003c2a:	2800      	cmp	r0, #0
 8003c2c:	d0f7      	beq.n	8003c1e <dma_start+0x11a>
		dma->commonn_reg[ch].cmar = send_info->src_addr;
 8003c2e:	00a3      	lsls	r3, r4, #2
 8003c30:	191a      	adds	r2, r3, r4
 8003c32:	0092      	lsls	r2, r2, #2
 8003c34:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8003c38:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
 8003c3c:	6829      	ldr	r1, [r5, #0]
 8003c3e:	6151      	str	r1, [r2, #20]
		dma->commonn_reg[ch].cpar = send_info->dst_addr;
 8003c40:	68a9      	ldr	r1, [r5, #8]
 8003c42:	6111      	str	r1, [r2, #16]
	dma->commonn_reg[ch].cndtr = send_info->transfer_count;
 8003c44:	6929      	ldr	r1, [r5, #16]
 8003c46:	60d1      	str	r1, [r2, #12]
		dma->commonn_reg[ch].ccr |= _CCR_DIR;
 8003c48:	6891      	ldr	r1, [r2, #8]
 8003c4a:	f041 0110 	orr.w	r1, r1, #16
 8003c4e:	6091      	str	r1, [r2, #8]
 8003c50:	e780      	b.n	8003b54 <dma_start+0x50>
		return -1;
 8003c52:	f04f 30ff 	mov.w	r0, #4294967295
}
 8003c56:	4770      	bx	lr
 8003c58:	2006f208 	.word	0x2006f208

08003c5c <dma_stop>:
	volatile struct stm32l4_dma *dma = (struct stm32l4_dma*)DMA1_BASE_ADDR;
	DMA_CTL *this;
	uint32_t err_bit_pos = ((ch * 4) + 3);
	
	// 
	if (ch >= DMA_CH_MAX) {
 8003c5c:	2806      	cmp	r0, #6
 8003c5e:	d828      	bhi.n	8003cb2 <dma_stop+0x56>
	
	// 
	this = get_myself(ch);
	
	// 
	if (this->status != ST_RUN) {
 8003c60:	0042      	lsls	r2, r0, #1
{
 8003c62:	b470      	push	{r4, r5, r6}
	if (this->status != ST_RUN) {
 8003c64:	1815      	adds	r5, r2, r0
 8003c66:	4c14      	ldr	r4, [pc, #80]	; (8003cb8 <dma_stop+0x5c>)
 8003c68:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 8003c6c:	2d03      	cmp	r5, #3
 8003c6e:	d11d      	bne.n	8003cac <dma_stop+0x50>
		return -1;
	}
	// 
	// (*) DMA
	if (dma->isr & (1UL << err_bit_pos)) {
 8003c70:	4d12      	ldr	r5, [pc, #72]	; (8003cbc <dma_stop+0x60>)
 8003c72:	0083      	lsls	r3, r0, #2
 8003c74:	6829      	ldr	r1, [r5, #0]
 8003c76:	1cde      	adds	r6, r3, #3
 8003c78:	40f1      	lsrs	r1, r6
 8003c7a:	07c9      	lsls	r1, r1, #31
 8003c7c:	d410      	bmi.n	8003ca0 <dma_stop+0x44>
		// 
		dma->ifcr |= (1UL << ch);
	}
	dma->commonn_reg[ch].ccr &= ~_CCR_EN;
 8003c7e:	4403      	add	r3, r0
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003c86:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
	
	// 
	this->status = ST_OPENED;
 8003c8a:	4402      	add	r2, r0
	dma->commonn_reg[ch].ccr &= ~_CCR_EN;
 8003c8c:	6899      	ldr	r1, [r3, #8]
	this->status = ST_OPENED;
 8003c8e:	2502      	movs	r5, #2
	dma->commonn_reg[ch].ccr &= ~_CCR_EN;
 8003c90:	f021 0101 	bic.w	r1, r1, #1
 8003c94:	6099      	str	r1, [r3, #8]
	this->status = ST_OPENED;
 8003c96:	f844 5022 	str.w	r5, [r4, r2, lsl #2]
	
	return 0;
 8003c9a:	2000      	movs	r0, #0
}
 8003c9c:	bc70      	pop	{r4, r5, r6}
 8003c9e:	4770      	bx	lr
		dma->ifcr |= (1UL << ch);
 8003ca0:	686e      	ldr	r6, [r5, #4]
 8003ca2:	2101      	movs	r1, #1
 8003ca4:	4081      	lsls	r1, r0
 8003ca6:	4331      	orrs	r1, r6
 8003ca8:	6069      	str	r1, [r5, #4]
 8003caa:	e7e8      	b.n	8003c7e <dma_stop+0x22>
		return -1;
 8003cac:	f04f 30ff 	mov.w	r0, #4294967295
 8003cb0:	e7f4      	b.n	8003c9c <dma_stop+0x40>
 8003cb2:	f04f 30ff 	mov.w	r0, #4294967295
 8003cb6:	4770      	bx	lr
 8003cb8:	2006f208 	.word	0x2006f208
 8003cbc:	40020000 	.word	0x40020000

08003cc0 <I2C2_ER_IRQHandler>:
	// 
	this = get_myself(I2C_CH2);
	
	/* USER CODE END I2C1_ER_IRQn 0 */
	if (&(this->hi2c1) != 0) {
		HAL_I2C_ER_IRQHandler(&(this->hi2c1));
 8003cc0:	4801      	ldr	r0, [pc, #4]	; (8003cc8 <I2C2_ER_IRQHandler+0x8>)
 8003cc2:	f7fd b9d9 	b.w	8001078 <HAL_I2C_ER_IRQHandler>
 8003cc6:	bf00      	nop
 8003cc8:	2006f2f4 	.word	0x2006f2f4

08003ccc <I2C1_ER_IRQHandler>:
		HAL_I2C_ER_IRQHandler(&(this->hi2c1));
 8003ccc:	4801      	ldr	r0, [pc, #4]	; (8003cd4 <I2C1_ER_IRQHandler+0x8>)
 8003cce:	f7fd b9d3 	b.w	8001078 <HAL_I2C_ER_IRQHandler>
 8003cd2:	bf00      	nop
 8003cd4:	2006f260 	.word	0x2006f260

08003cd8 <I2C2_EV_IRQHandler>:
		HAL_I2C_EV_IRQHandler(&(this->hi2c1));
 8003cd8:	4801      	ldr	r0, [pc, #4]	; (8003ce0 <I2C2_EV_IRQHandler+0x8>)
 8003cda:	f7fd b9bf 	b.w	800105c <HAL_I2C_EV_IRQHandler>
 8003cde:	bf00      	nop
 8003ce0:	2006f2f4 	.word	0x2006f2f4

08003ce4 <I2C1_EV_IRQHandler>:
		HAL_I2C_EV_IRQHandler(&(this->hi2c1));
 8003ce4:	4801      	ldr	r0, [pc, #4]	; (8003cec <I2C1_EV_IRQHandler+0x8>)
 8003ce6:	f7fd b9b9 	b.w	800105c <HAL_I2C_EV_IRQHandler>
 8003cea:	bf00      	nop
 8003cec:	2006f260 	.word	0x2006f260

08003cf0 <HAL_I2C_MasterTxCpltCallback>:
	
	// CH
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
		// 
		this = get_myself(ch);
		if (hi2c->Instance == i2c_cfg_tbl[ch].instance) {
 8003cf0:	6803      	ldr	r3, [r0, #0]
 8003cf2:	4a0e      	ldr	r2, [pc, #56]	; (8003d2c <HAL_I2C_MasterTxCpltCallback+0x3c>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d013      	beq.n	8003d20 <HAL_I2C_MasterTxCpltCallback+0x30>
 8003cf8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d000      	beq.n	8003d02 <HAL_I2C_MasterTxCpltCallback+0x12>
 8003d00:	e7fe      	b.n	8003d00 <HAL_I2C_MasterTxCpltCallback+0x10>
		this = get_myself(ch);
 8003d02:	4b0b      	ldr	r3, [pc, #44]	; (8003d30 <HAL_I2C_MasterTxCpltCallback+0x40>)
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8003d04:	2001      	movs	r0, #1
{
 8003d06:	b410      	push	{r4}
	
	// 
	this->state = ST_OPEND;
	
	// 
	if (this->snd_callback) {
 8003d08:	f8d3 4088 	ldr.w	r4, [r3, #136]	; 0x88
	this->state = ST_OPEND;
 8003d0c:	2202      	movs	r2, #2
 8003d0e:	601a      	str	r2, [r3, #0]
	if (this->snd_callback) {
 8003d10:	b14c      	cbz	r4, 8003d26 <HAL_I2C_MasterTxCpltCallback+0x36>
		this->snd_callback(ch, 0, this->callback_vp);
 8003d12:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003d16:	2100      	movs	r1, #0
 8003d18:	4623      	mov	r3, r4
	}
}
 8003d1a:	f85d 4b04 	ldr.w	r4, [sp], #4
		this->snd_callback(ch, 0, this->callback_vp);
 8003d1e:	4718      	bx	r3
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8003d20:	2000      	movs	r0, #0
		this = get_myself(ch);
 8003d22:	4b04      	ldr	r3, [pc, #16]	; (8003d34 <HAL_I2C_MasterTxCpltCallback+0x44>)
 8003d24:	e7ef      	b.n	8003d06 <HAL_I2C_MasterTxCpltCallback+0x16>
}
 8003d26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003d2a:	4770      	bx	lr
 8003d2c:	40005400 	.word	0x40005400
 8003d30:	2006f2f0 	.word	0x2006f2f0
 8003d34:	2006f25c 	.word	0x2006f25c

08003d38 <HAL_I2C_MasterRxCpltCallback>:
	
	// CH
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
		// 
		this = get_myself(ch);
		if (hi2c->Instance == i2c_cfg_tbl[ch].instance) {
 8003d38:	6803      	ldr	r3, [r0, #0]
 8003d3a:	4a0f      	ldr	r2, [pc, #60]	; (8003d78 <HAL_I2C_MasterRxCpltCallback+0x40>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d017      	beq.n	8003d70 <HAL_I2C_MasterRxCpltCallback+0x38>
 8003d40:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d000      	beq.n	8003d4a <HAL_I2C_MasterRxCpltCallback+0x12>
 8003d48:	e7fe      	b.n	8003d48 <HAL_I2C_MasterRxCpltCallback+0x10>
		this = get_myself(ch);
 8003d4a:	490c      	ldr	r1, [pc, #48]	; (8003d7c <HAL_I2C_MasterRxCpltCallback+0x44>)
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8003d4c:	2001      	movs	r0, #1
{
 8003d4e:	b510      	push	{r4, lr}
	
	// 
	this->state = ST_OPEND;
	
	// 
	if (this->rcv_callback) {
 8003d50:	f8d1 408c 	ldr.w	r4, [r1, #140]	; 0x8c
	this->state = ST_OPEND;
 8003d54:	2302      	movs	r3, #2
{
 8003d56:	b082      	sub	sp, #8
	this->state = ST_OPEND;
 8003d58:	600b      	str	r3, [r1, #0]
	if (this->rcv_callback) {
 8003d5a:	b13c      	cbz	r4, 8003d6c <HAL_I2C_MasterRxCpltCallback+0x34>
		this->rcv_callback(ch, 0, this->hi2c1.pBuffPtr, this->hi2c1.XferCount, this->callback_vp);
 8003d5c:	8dcb      	ldrh	r3, [r1, #46]	; 0x2e
 8003d5e:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8003d60:	f8d1 1090 	ldr.w	r1, [r1, #144]	; 0x90
 8003d64:	9100      	str	r1, [sp, #0]
 8003d66:	b29b      	uxth	r3, r3
 8003d68:	2100      	movs	r1, #0
 8003d6a:	47a0      	blx	r4
	}
}
 8003d6c:	b002      	add	sp, #8
 8003d6e:	bd10      	pop	{r4, pc}
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8003d70:	2000      	movs	r0, #0
		this = get_myself(ch);
 8003d72:	4903      	ldr	r1, [pc, #12]	; (8003d80 <HAL_I2C_MasterRxCpltCallback+0x48>)
 8003d74:	e7eb      	b.n	8003d4e <HAL_I2C_MasterRxCpltCallback+0x16>
 8003d76:	bf00      	nop
 8003d78:	40005400 	.word	0x40005400
 8003d7c:	2006f2f0 	.word	0x2006f2f0
 8003d80:	2006f25c 	.word	0x2006f25c

08003d84 <HAL_I2C_ErrorCallback>:
	
	// CH
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
		// 
		this = get_myself(ch);
		if (hi2c->Instance == i2c_cfg_tbl[ch].instance) {
 8003d84:	6803      	ldr	r3, [r0, #0]
 8003d86:	4a16      	ldr	r2, [pc, #88]	; (8003de0 <HAL_I2C_ErrorCallback+0x5c>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d025      	beq.n	8003dd8 <HAL_I2C_ErrorCallback+0x54>
 8003d8c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d000      	beq.n	8003d96 <HAL_I2C_ErrorCallback+0x12>
 8003d94:	e7fe      	b.n	8003d94 <HAL_I2C_ErrorCallback+0x10>
		this = get_myself(ch);
 8003d96:	4913      	ldr	r1, [pc, #76]	; (8003de4 <HAL_I2C_ErrorCallback+0x60>)
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8003d98:	2001      	movs	r0, #1
	if (ch >= I2C_CH_MAX) {
		while(1){};
	}
	
	// 
	if (this->state == ST_SENDING) {	
 8003d9a:	680b      	ldr	r3, [r1, #0]
 8003d9c:	2b04      	cmp	r3, #4
 8003d9e:	d011      	beq.n	8003dc4 <HAL_I2C_ErrorCallback+0x40>
{
 8003da0:	b510      	push	{r4, lr}
		}
	} else {
		// 
		this->state = ST_OPEND;
		// 
		if (this->rcv_callback) {
 8003da2:	f8d1 408c 	ldr.w	r4, [r1, #140]	; 0x8c
		this->state = ST_OPEND;
 8003da6:	2302      	movs	r3, #2
{
 8003da8:	b082      	sub	sp, #8
		this->state = ST_OPEND;
 8003daa:	600b      	str	r3, [r1, #0]
		if (this->rcv_callback) {
 8003dac:	b144      	cbz	r4, 8003dc0 <HAL_I2C_ErrorCallback+0x3c>
			this->rcv_callback(ch, -1, this->hi2c1.pBuffPtr, this->hi2c1.XferCount, this->callback_vp);
 8003dae:	8dcb      	ldrh	r3, [r1, #46]	; 0x2e
 8003db0:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8003db2:	f8d1 1090 	ldr.w	r1, [r1, #144]	; 0x90
 8003db6:	9100      	str	r1, [sp, #0]
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	f04f 31ff 	mov.w	r1, #4294967295
 8003dbe:	47a0      	blx	r4
		}
	}
}
 8003dc0:	b002      	add	sp, #8
 8003dc2:	bd10      	pop	{r4, pc}
		if (this->snd_callback) {
 8003dc4:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
		this->state = ST_OPEND;
 8003dc8:	2202      	movs	r2, #2
 8003dca:	600a      	str	r2, [r1, #0]
		if (this->snd_callback) {
 8003dcc:	b13b      	cbz	r3, 8003dde <HAL_I2C_ErrorCallback+0x5a>
			this->snd_callback(ch, -1, this->callback_vp);
 8003dce:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003dd2:	f04f 31ff 	mov.w	r1, #4294967295
 8003dd6:	4718      	bx	r3
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8003dd8:	2000      	movs	r0, #0
		this = get_myself(ch);
 8003dda:	4903      	ldr	r1, [pc, #12]	; (8003de8 <HAL_I2C_ErrorCallback+0x64>)
 8003ddc:	e7dd      	b.n	8003d9a <HAL_I2C_ErrorCallback+0x16>
 8003dde:	4770      	bx	lr
 8003de0:	40005400 	.word	0x40005400
 8003de4:	2006f2f0 	.word	0x2006f2f0
 8003de8:	2006f25c 	.word	0x2006f25c

08003dec <i2c_wrapper_init>:

// 
// I2C
void i2c_wrapper_init(void)
{
 8003dec:	b570      	push	{r4, r5, r6, lr}
	
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
		// 
		this = get_myself(ch);
		// 
		memset(this, 0, sizeof(I2C_CTL));
 8003dee:	4c11      	ldr	r4, [pc, #68]	; (8003e34 <i2c_wrapper_init+0x48>)
 8003df0:	2694      	movs	r6, #148	; 0x94
 8003df2:	4632      	mov	r2, r6
 8003df4:	2100      	movs	r1, #0
 8003df6:	4620      	mov	r0, r4
 8003df8:	f001 fb6d 	bl	80054d6 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8003dfc:	490e      	ldr	r1, [pc, #56]	; (8003e38 <i2c_wrapper_init+0x4c>)
 8003dfe:	202f      	movs	r0, #47	; 0x2f
 8003e00:	f001 fa5c 	bl	80052bc <kz_setintr>
		kz_setintr(get_err_vec_no(ch), get_err_handler(ch));
 8003e04:	490d      	ldr	r1, [pc, #52]	; (8003e3c <i2c_wrapper_init+0x50>)
 8003e06:	2030      	movs	r0, #48	; 0x30
 8003e08:	f001 fa58 	bl	80052bc <kz_setintr>
		// 
		this->state = ST_INITIALIZED;
 8003e0c:	4620      	mov	r0, r4
 8003e0e:	2501      	movs	r5, #1
		memset(this, 0, sizeof(I2C_CTL));
 8003e10:	4632      	mov	r2, r6
 8003e12:	2100      	movs	r1, #0
		this->state = ST_INITIALIZED;
 8003e14:	f840 5b94 	str.w	r5, [r0], #148
		memset(this, 0, sizeof(I2C_CTL));
 8003e18:	f001 fb5d 	bl	80054d6 <memset>
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8003e1c:	4908      	ldr	r1, [pc, #32]	; (8003e40 <i2c_wrapper_init+0x54>)
 8003e1e:	2031      	movs	r0, #49	; 0x31
 8003e20:	f001 fa4c 	bl	80052bc <kz_setintr>
		kz_setintr(get_err_vec_no(ch), get_err_handler(ch));
 8003e24:	4907      	ldr	r1, [pc, #28]	; (8003e44 <i2c_wrapper_init+0x58>)
 8003e26:	2032      	movs	r0, #50	; 0x32
 8003e28:	f001 fa48 	bl	80052bc <kz_setintr>
		this->state = ST_INITIALIZED;
 8003e2c:	f8c4 5094 	str.w	r5, [r4, #148]	; 0x94
 8003e30:	bd70      	pop	{r4, r5, r6, pc}
 8003e32:	bf00      	nop
 8003e34:	2006f25c 	.word	0x2006f25c
 8003e38:	08003ce5 	.word	0x08003ce5
 8003e3c:	08003ccd 	.word	0x08003ccd
 8003e40:	08003cd9 	.word	0x08003cd9
 8003e44:	08003cc1 	.word	0x08003cc1

08003e48 <i2c_wrapper_open>:
int32_t i2c_wrapper_open(I2C_CH ch, I2C_OPEN *open_par, I2C_WRAPPER_SND_CALLBACK snd_callback, I2C_WRAPPER_RCV_CALLBACK rcv_callback, void* callback_vp)
{
	I2C_CTL *this;
	
	// 
	if (ch >= I2C_CH_MAX) {
 8003e48:	2801      	cmp	r0, #1
 8003e4a:	d82e      	bhi.n	8003eaa <i2c_wrapper_open+0x62>
{
 8003e4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	// 
	this = get_myself(ch);
	
	// 
	if (this->state != ST_INITIALIZED) {
 8003e50:	2694      	movs	r6, #148	; 0x94
 8003e52:	fb06 f600 	mul.w	r6, r6, r0
 8003e56:	4f2e      	ldr	r7, [pc, #184]	; (8003f10 <i2c_wrapper_open+0xc8>)
 8003e58:	4691      	mov	r9, r2
 8003e5a:	59ba      	ldr	r2, [r7, r6]
 8003e5c:	2a01      	cmp	r2, #1
 8003e5e:	eb07 0406 	add.w	r4, r7, r6
 8003e62:	d12b      	bne.n	8003ebc <i2c_wrapper_open+0x74>
		return -1;
	}
	
	// 
	if (open_par->bps >= I2C_CH_MAX) {
 8003e64:	f891 e000 	ldrb.w	lr, [r1]
 8003e68:	f1be 0f01 	cmp.w	lr, #1
 8003e6c:	d826      	bhi.n	8003ebc <i2c_wrapper_open+0x74>
		return -1;
	}
	
	// 
	this->hi2c1.Instance = get_instance(ch);
 8003e6e:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 8003e72:	4928      	ldr	r1, [pc, #160]	; (8003f14 <i2c_wrapper_open+0xcc>)
	this->hi2c1.Init.Timing = i2c_bps_conv_tbl[open_par->bps];
	this->hi2c1.Init.OwnAddress1 = 0;
	this->hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003e74:	6122      	str	r2, [r4, #16]
 8003e76:	4698      	mov	r8, r3
	this->hi2c1.Instance = get_instance(ch);
 8003e78:	0083      	lsls	r3, r0, #2
	this->hi2c1.Init.Timing = i2c_bps_conv_tbl[open_par->bps];
 8003e7a:	4827      	ldr	r0, [pc, #156]	; (8003f18 <i2c_wrapper_open+0xd0>)
	this->hi2c1.Instance = get_instance(ch);
 8003e7c:	58cd      	ldr	r5, [r1, r3]
	this->hi2c1.Init.Timing = i2c_bps_conv_tbl[open_par->bps];
 8003e7e:	f850 202e 	ldr.w	r2, [r0, lr, lsl #2]
	this->hi2c1.Instance = get_instance(ch);
 8003e82:	6065      	str	r5, [r4, #4]
	this->hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
	this->hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
	this->hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
	
	// I2C
	if (HAL_I2C_Init(&(this->hi2c1)) != HAL_OK)
 8003e84:	f106 0a04 	add.w	sl, r6, #4
	this->hi2c1.Instance = get_instance(ch);
 8003e88:	eb01 0b03 	add.w	fp, r1, r3
	if (HAL_I2C_Init(&(this->hi2c1)) != HAL_OK)
 8003e8c:	44ba      	add	sl, r7
	this->hi2c1.Init.OwnAddress1 = 0;
 8003e8e:	2300      	movs	r3, #0
	if (HAL_I2C_Init(&(this->hi2c1)) != HAL_OK)
 8003e90:	4650      	mov	r0, sl
	this->hi2c1.Init.Timing = i2c_bps_conv_tbl[open_par->bps];
 8003e92:	60a2      	str	r2, [r4, #8]
	this->hi2c1.Init.OwnAddress1 = 0;
 8003e94:	60e3      	str	r3, [r4, #12]
	this->hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003e96:	6163      	str	r3, [r4, #20]
	this->hi2c1.Init.OwnAddress2 = 0;
 8003e98:	61a3      	str	r3, [r4, #24]
	this->hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003e9a:	61e3      	str	r3, [r4, #28]
	this->hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003e9c:	6223      	str	r3, [r4, #32]
	this->hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003e9e:	6263      	str	r3, [r4, #36]	; 0x24
	if (HAL_I2C_Init(&(this->hi2c1)) != HAL_OK)
 8003ea0:	f7fc ffb8 	bl	8000e14 <HAL_I2C_Init>
 8003ea4:	4601      	mov	r1, r0
 8003ea6:	b118      	cbz	r0, 8003eb0 <i2c_wrapper_open+0x68>
 8003ea8:	e7fe      	b.n	8003ea8 <i2c_wrapper_open+0x60>
		return -1;
 8003eaa:	f04f 30ff 	mov.w	r0, #4294967295
 8003eae:	4770      	bx	lr
	{
		Error_Handler();
	}
	/** Configure Analogue filter
	*/
	if (HAL_I2CEx_ConfigAnalogFilter(&(this->hi2c1), I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003eb0:	4650      	mov	r0, sl
 8003eb2:	f7fd f921 	bl	80010f8 <HAL_I2CEx_ConfigAnalogFilter>
 8003eb6:	4601      	mov	r1, r0
 8003eb8:	b120      	cbz	r0, 8003ec4 <i2c_wrapper_open+0x7c>
 8003eba:	e7fe      	b.n	8003eba <i2c_wrapper_open+0x72>
		return -1;
 8003ebc:	f04f 30ff 	mov.w	r0, #4294967295
	
	// 
	this->state = ST_OPEND;

	return 0;
}
 8003ec0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (HAL_I2CEx_ConfigDigitalFilter(&(this->hi2c1), 0) != HAL_OK)
 8003ec4:	4650      	mov	r0, sl
 8003ec6:	f7fd f941 	bl	800114c <HAL_I2CEx_ConfigDigitalFilter>
 8003eca:	4682      	mov	sl, r0
 8003ecc:	b100      	cbz	r0, 8003ed0 <i2c_wrapper_open+0x88>
 8003ece:	e7fe      	b.n	8003ece <i2c_wrapper_open+0x86>
	HAL_NVIC_SetPriority(get_irq_type(ch), INTERRPUT_PRIORITY_5, 0);
 8003ed0:	f99b 5004 	ldrsb.w	r5, [fp, #4]
	this->callback_vp = callback_vp;
 8003ed4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ed6:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
	HAL_NVIC_SetPriority(get_irq_type(ch), INTERRPUT_PRIORITY_5, 0);
 8003eda:	4652      	mov	r2, sl
	this->snd_callback = snd_callback;
 8003edc:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
	HAL_NVIC_SetPriority(get_irq_type(ch), INTERRPUT_PRIORITY_5, 0);
 8003ee0:	4628      	mov	r0, r5
	this->rcv_callback = rcv_callback;
 8003ee2:	f8c4 808c 	str.w	r8, [r4, #140]	; 0x8c
	HAL_NVIC_SetPriority(get_irq_type(ch), INTERRPUT_PRIORITY_5, 0);
 8003ee6:	2105      	movs	r1, #5
 8003ee8:	f7fc f9a0 	bl	800022c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(get_irq_type(ch));
 8003eec:	4628      	mov	r0, r5
 8003eee:	f7fc f9d3 	bl	8000298 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(get_err_irq_type(ch), INTERRPUT_PRIORITY_5, 0);
 8003ef2:	f99b 4010 	ldrsb.w	r4, [fp, #16]
 8003ef6:	4652      	mov	r2, sl
 8003ef8:	4620      	mov	r0, r4
 8003efa:	2105      	movs	r1, #5
 8003efc:	f7fc f996 	bl	800022c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(get_err_irq_type(ch));
 8003f00:	4620      	mov	r0, r4
 8003f02:	f7fc f9c9 	bl	8000298 <HAL_NVIC_EnableIRQ>
	this->state = ST_OPEND;
 8003f06:	2302      	movs	r3, #2
	return 0;
 8003f08:	4650      	mov	r0, sl
	this->state = ST_OPEND;
 8003f0a:	51bb      	str	r3, [r7, r6]
	return 0;
 8003f0c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f10:	2006f25c 	.word	0x2006f25c
 8003f14:	08005a3c 	.word	0x08005a3c
 8003f18:	08005a34 	.word	0x08005a34

08003f1c <i2c_wrapper_send>:
int32_t i2c_wrapper_send(I2C_CH ch, uint8_t slave_addr, uint8_t *data, uint32_t size) 
{
	I2C_CTL *this;
	
	// 
	if (ch >= I2C_CH_MAX) {
 8003f1c:	2801      	cmp	r0, #1
 8003f1e:	d820      	bhi.n	8003f62 <i2c_wrapper_send+0x46>
		return -1;
	}
	
	// NULL
	if (data == NULL) {
 8003f20:	b1fa      	cbz	r2, 8003f62 <i2c_wrapper_send+0x46>
{
 8003f22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	// 
	this = get_myself(ch);
	
	// 
	if (this->state != ST_OPEND) {
 8003f24:	2494      	movs	r4, #148	; 0x94
 8003f26:	fb04 f000 	mul.w	r0, r4, r0
 8003f2a:	4c11      	ldr	r4, [pc, #68]	; (8003f70 <i2c_wrapper_send+0x54>)
 8003f2c:	5825      	ldr	r5, [r4, r0]
 8003f2e:	2d02      	cmp	r5, #2
 8003f30:	d11a      	bne.n	8003f68 <i2c_wrapper_send+0x4c>
 8003f32:	4617      	mov	r7, r2
		return -1;
	}
	
	// 
	this->state = ST_SENDING;
 8003f34:	2204      	movs	r2, #4
 8003f36:	461d      	mov	r5, r3
 8003f38:	1883      	adds	r3, r0, r2
 8003f3a:	5022      	str	r2, [r4, r0]
 8003f3c:	004e      	lsls	r6, r1, #1
 8003f3e:	b2ad      	uxth	r5, r5
 8003f40:	441c      	add	r4, r3
	
	// (sample)
	while(HAL_I2C_Master_Transmit_IT(&(this->hi2c1), (uint16_t)(slave_addr << 1), data, size)!= HAL_OK) {
 8003f42:	e004      	b.n	8003f4e <i2c_wrapper_send+0x32>
		/* Error_Handler() function is called when Timout error occurs.
		 When Acknowledge failure ocucurs (Slave don't acknowledge it's address)
		 Master restarts communication */
		if (HAL_I2C_GetError(&(this->hi2c1)) != HAL_I2C_ERROR_AF) {
 8003f44:	4620      	mov	r0, r4
 8003f46:	f7fd f8d5 	bl	80010f4 <HAL_I2C_GetError>
 8003f4a:	2804      	cmp	r0, #4
 8003f4c:	d108      	bne.n	8003f60 <i2c_wrapper_send+0x44>
	while(HAL_I2C_Master_Transmit_IT(&(this->hi2c1), (uint16_t)(slave_addr << 1), data, size)!= HAL_OK) {
 8003f4e:	462b      	mov	r3, r5
 8003f50:	463a      	mov	r2, r7
 8003f52:	4631      	mov	r1, r6
 8003f54:	4620      	mov	r0, r4
 8003f56:	f7fc ffe5 	bl	8000f24 <HAL_I2C_Master_Transmit_IT>
 8003f5a:	2800      	cmp	r0, #0
 8003f5c:	d1f2      	bne.n	8003f44 <i2c_wrapper_send+0x28>
 8003f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f60:	e7fe      	b.n	8003f60 <i2c_wrapper_send+0x44>
		return -1;
 8003f62:	f04f 30ff 	mov.w	r0, #4294967295
 8003f66:	4770      	bx	lr
 8003f68:	f04f 30ff 	mov.w	r0, #4294967295
			Error_Handler();
		}
	}
	
	return 0;
}
 8003f6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f6e:	bf00      	nop
 8003f70:	2006f25c 	.word	0x2006f25c

08003f74 <i2c_wrapper_read>:
int32_t i2c_wrapper_read(I2C_CH ch, uint8_t slave_addr, uint8_t *data, uint32_t size) 
{
	I2C_CTL *this;
	
	// 
	if (ch >= I2C_CH_MAX) {
 8003f74:	2801      	cmp	r0, #1
 8003f76:	d820      	bhi.n	8003fba <i2c_wrapper_read+0x46>
		return -1;
	}
	
	// NULL
	if (data == NULL) {
 8003f78:	b1fa      	cbz	r2, 8003fba <i2c_wrapper_read+0x46>
{
 8003f7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	// 
	this = get_myself(ch);
	
	// 
	if (this->state != ST_OPEND) {
 8003f7c:	2494      	movs	r4, #148	; 0x94
 8003f7e:	fb04 f000 	mul.w	r0, r4, r0
 8003f82:	4c11      	ldr	r4, [pc, #68]	; (8003fc8 <i2c_wrapper_read+0x54>)
 8003f84:	5825      	ldr	r5, [r4, r0]
 8003f86:	2d02      	cmp	r5, #2
 8003f88:	d11a      	bne.n	8003fc0 <i2c_wrapper_read+0x4c>
 8003f8a:	461d      	mov	r5, r3
 8003f8c:	4617      	mov	r7, r2
 8003f8e:	1d03      	adds	r3, r0, #4
		return -1;
	}
	
	// 
	this->state = ST_RECEIVING;
 8003f90:	2203      	movs	r2, #3
 8003f92:	5022      	str	r2, [r4, r0]
 8003f94:	004e      	lsls	r6, r1, #1
 8003f96:	b2ad      	uxth	r5, r5
 8003f98:	441c      	add	r4, r3
	
	// (sample)
	while(HAL_I2C_Master_Receive_IT(&(this->hi2c1), (uint16_t)(slave_addr << 1), data, size)!= HAL_OK) {
 8003f9a:	e004      	b.n	8003fa6 <i2c_wrapper_read+0x32>
		/* Error_Handler() function is called when Timout error occurs.
		 When Acknowledge failure ocucurs (Slave don't acknowledge it's address)
		 Master restarts communication */
		if (HAL_I2C_GetError(&(this->hi2c1)) != HAL_I2C_ERROR_AF) {
 8003f9c:	4620      	mov	r0, r4
 8003f9e:	f7fd f8a9 	bl	80010f4 <HAL_I2C_GetError>
 8003fa2:	2804      	cmp	r0, #4
 8003fa4:	d108      	bne.n	8003fb8 <i2c_wrapper_read+0x44>
	while(HAL_I2C_Master_Receive_IT(&(this->hi2c1), (uint16_t)(slave_addr << 1), data, size)!= HAL_OK) {
 8003fa6:	462b      	mov	r3, r5
 8003fa8:	463a      	mov	r2, r7
 8003faa:	4631      	mov	r1, r6
 8003fac:	4620      	mov	r0, r4
 8003fae:	f7fd f807 	bl	8000fc0 <HAL_I2C_Master_Receive_IT>
 8003fb2:	2800      	cmp	r0, #0
 8003fb4:	d1f2      	bne.n	8003f9c <i2c_wrapper_read+0x28>
 8003fb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fb8:	e7fe      	b.n	8003fb8 <i2c_wrapper_read+0x44>
		return -1;
 8003fba:	f04f 30ff 	mov.w	r0, #4294967295
 8003fbe:	4770      	bx	lr
 8003fc0:	f04f 30ff 	mov.w	r0, #4294967295
			Error_Handler();
		}
	}
	
	return 0;
}
 8003fc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fc6:	bf00      	nop
 8003fc8:	2006f25c 	.word	0x2006f25c

08003fcc <sai_dma_callback>:
static SAI_CTL sai_ctl[SAI_CH_MAX];
#define get_myself(n) (&sai_ctl[(n)])

// DMA
static void sai_dma_callback(DMA_CH ch, int32_t ret, void *vp)
{
 8003fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fce:	4614      	mov	r4, r2
	volatile struct stm32l4_sai *sai_base_addr;
	SAI_CTL *this = (SAI_CTL*)vp;
	SAI_TX_INFO *tx_info = &(this->tx_info);
	
	// 
	sai_base_addr = get_reg(this->ch);
 8003fd0:	4a0e      	ldr	r2, [pc, #56]	; (800400c <sai_dma_callback+0x40>)
 8003fd2:	7823      	ldrb	r3, [r4, #0]
	
	// DMA
	sai_base_addr->acr1 &= ~ACR1_DMAEN;
	
	// DMA
	dma_stop(sai_dma_info[this->ch].ch);
 8003fd4:	4e0e      	ldr	r6, [pc, #56]	; (8004010 <sai_dma_callback+0x44>)
	sai_base_addr = get_reg(this->ch);
 8003fd6:	eb03 0783 	add.w	r7, r3, r3, lsl #2
{
 8003fda:	4605      	mov	r5, r0
	sai_base_addr = get_reg(this->ch);
 8003fdc:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
	dma_stop(sai_dma_info[this->ch].ch);
 8003fe0:	f816 0033 	ldrb.w	r0, [r6, r3, lsl #3]
	sai_base_addr->acr1 &= ~ACR1_DMAEN;
 8003fe4:	6853      	ldr	r3, [r2, #4]
 8003fe6:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
{
 8003fea:	460e      	mov	r6, r1
	sai_base_addr->acr1 &= ~ACR1_DMAEN;
 8003fec:	6053      	str	r3, [r2, #4]
	dma_stop(sai_dma_info[this->ch].ch);
 8003fee:	f7ff fe35 	bl	8003c5c <dma_stop>
	
	// DMA
	if (ret != 0) {
 8003ff2:	b94e      	cbnz	r6, 8004008 <sai_dma_callback+0x3c>
		// 
		while (1) {};
	} else {
		// 
		if (tx_info->callback) {
 8003ff4:	f504 3280 	add.w	r2, r4, #65536	; 0x10000
 8003ff8:	6993      	ldr	r3, [r2, #24]
 8003ffa:	b113      	cbz	r3, 8004002 <sai_dma_callback+0x36>
			tx_info->callback(ch, tx_info->callback_vp);
 8003ffc:	69d1      	ldr	r1, [r2, #28]
 8003ffe:	4628      	mov	r0, r5
 8004000:	4798      	blx	r3
		}
		// 
		this->status = ST_OPENED;
 8004002:	2302      	movs	r3, #2
 8004004:	7063      	strb	r3, [r4, #1]
 8004006:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004008:	e7fe      	b.n	8004008 <sai_dma_callback+0x3c>
 800400a:	bf00      	nop
 800400c:	08005a74 	.word	0x08005a74
 8004010:	08005ac4 	.word	0x08005ac4

08004014 <set_config>:
// 
// 
// SAI1chSAI_ASAI_B2BlockSAI_A
// I2SLSB-JustifiedMSB-Justified(SPIDFPDM)
static int32_t set_config(SAI_CH ch, SAI_OPEN *par)
{
 8004014:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint32_t tmp_acr2 = 0UL;
	uint32_t tmp_afrcr = 0UL;
	uint32_t tmp_aslotr = 0UL;
	
	// 
	if ((par->mode >= SAI_MODE_MAX) || (par->fmt >= SAI_FMT_MAX) || 
 8004018:	780b      	ldrb	r3, [r1, #0]
 800401a:	2b01      	cmp	r3, #1
 800401c:	f200 809f 	bhi.w	800415e <set_config+0x14a>
 8004020:	784b      	ldrb	r3, [r1, #1]
 8004022:	2b02      	cmp	r3, #2
 8004024:	f200 809b 	bhi.w	800415e <set_config+0x14a>
 8004028:	788b      	ldrb	r3, [r1, #2]
 800402a:	2b01      	cmp	r3, #1
 800402c:	f200 8097 	bhi.w	800415e <set_config+0x14a>
	    (par->packing >= SAI_PACK_MAX) || (par->width >= SAI_DATA_WIDTH_MAX) ||
 8004030:	78cb      	ldrb	r3, [r1, #3]
 8004032:	2b05      	cmp	r3, #5
 8004034:	f200 8093 	bhi.w	800415e <set_config+0x14a>
 8004038:	684b      	ldr	r3, [r1, #4]
 800403a:	2b02      	cmp	r3, #2
 800403c:	f200 808f 	bhi.w	800415e <set_config+0x14a>
	    (par->bick >=SAI_BICK_TYPE_MAX)){
		return -1;
	}
	
	// 
	sai_base_addr = get_reg(ch);
 8004040:	4b4c      	ldr	r3, [pc, #304]	; (8004174 <set_config+0x160>)
 8004042:	eb00 0280 	add.w	r2, r0, r0, lsl #2
 8004046:	460c      	mov	r4, r1
 8004048:	4605      	mov	r5, r0
	this = get_myself(ch);
	tx_info = &(this->tx_info);
	
	// 
	// SAI
	sai_clock = HAL_RCCEx_GetPeriphCLKFreq(get_clock_no(ch));
 800404a:	f44f 6000 	mov.w	r0, #2048	; 0x800
	sai_base_addr = get_reg(ch);
 800404e:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
	sai_clock = HAL_RCCEx_GetPeriphCLKFreq(get_clock_no(ch));
 8004052:	f7fe f967 	bl	8002324 <HAL_RCCEx_GetPeriphCLKFreq>
       - If NOMCK = 1 : MCLK
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NOMCK = 0 : MCLK
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
	// Master Clock
	if (par->is_mclk_used) {
 8004056:	7b23      	ldrb	r3, [r4, #12]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d060      	beq.n	800411e <set_config+0x10a>
		mckdiv = (uint32_t)((sai_clock/(par->fs * 256)) + 1U) & 0x1F;
		tmp_acr1 |= (mckdiv << ACR1_MCKDIV_POS);
		
		// BICK
		// (*)32bitbick32fs1ch16clok32bit
		if (sai_conv_data_width[par->width] > sai_conv_bick[par->bick]/2) {
 800405c:	6861      	ldr	r1, [r4, #4]
 800405e:	4b46      	ldr	r3, [pc, #280]	; (8004178 <set_config+0x164>)
 8004060:	f894 c003 	ldrb.w	ip, [r4, #3]
 8004064:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004068:	4944      	ldr	r1, [pc, #272]	; (800417c <set_config+0x168>)
		mckdiv = (uint32_t)((sai_clock/(par->fs * 256)) + 1U) & 0x1F;
 800406a:	68a2      	ldr	r2, [r4, #8]
		if (sai_conv_data_width[par->width] > sai_conv_bick[par->bick]/2) {
 800406c:	f851 702c 	ldr.w	r7, [r1, ip, lsl #2]
		mckdiv = (uint32_t)((sai_clock/(par->fs * 256)) + 1U) & 0x1F;
 8004070:	0212      	lsls	r2, r2, #8
		if (sai_conv_data_width[par->width] > sai_conv_bick[par->bick]/2) {
 8004072:	085b      	lsrs	r3, r3, #1
		mckdiv = (uint32_t)((sai_clock/(par->fs * 256)) + 1U) & 0x1F;
 8004074:	fbb0 f2f2 	udiv	r2, r0, r2
 8004078:	3201      	adds	r2, #1
		tmp_acr1 |= (mckdiv << ACR1_MCKDIV_POS);
 800407a:	0512      	lsls	r2, r2, #20
		if (sai_conv_data_width[par->width] > sai_conv_bick[par->bick]/2) {
 800407c:	429f      	cmp	r7, r3
		tmp_acr1 |= (mckdiv << ACR1_MCKDIV_POS);
 800407e:	f002 72f8 	and.w	r2, r2, #32505856	; 0x1f00000
		if (sai_conv_data_width[par->width] > sai_conv_bick[par->bick]/2) {
 8004082:	d86c      	bhi.n	800415e <set_config+0x14a>
		// 1ch
		flame_sync_active_length = sai_conv_bick[par->bick]/2;
		
		// 1ch32bit
		// (*) 1ch32bit32bit
		if (sai_conv_data_width[par->width] != SAI_SLOT_SIZE) {
 8004084:	2f20      	cmp	r7, #32
			// MSB First
			if (par->packing == SAI_PACK_MSB_FIRST) {
 8004086:	f894 e002 	ldrb.w	lr, [r4, #2]
		if (sai_conv_data_width[par->width] != SAI_SLOT_SIZE) {
 800408a:	d002      	beq.n	8004092 <set_config+0x7e>
			if (par->packing == SAI_PACK_MSB_FIRST) {
 800408c:	f1be 0f01 	cmp.w	lr, #1
 8004090:	d069      	beq.n	8004166 <set_config+0x152>
		// 
		mckdiv = (uint32_t)((sai_clock/(par->fs * (flame_sync_active_length * 2))) + 1U) & 0x1F;
	}
	
	// 
	if (par->mode == SAI_MODE_STEREO) {
 8004092:	7821      	ldrb	r1, [r4, #0]
			if (par->packing == SAI_PACK_MSB_FIRST) {
 8004094:	4f3a      	ldr	r7, [pc, #232]	; (8004180 <set_config+0x16c>)
		// 
		tmp_acr1 &= ~ACR1_MONO;
		tx_info->mode = SAI_MODE_STEREO;
 8004096:	483b      	ldr	r0, [pc, #236]	; (8004184 <set_config+0x170>)
 8004098:	ea4f 28c5 	mov.w	r8, r5, lsl #11
	if (par->mode == SAI_MODE_STEREO) {
 800409c:	2900      	cmp	r1, #0
 800409e:	d050      	beq.n	8004142 <set_config+0x12e>
	// 
	} else {
		// 
		tmp_acr1 |= ACR1_MONO;
		tx_info->mode = SAI_MODE_MONAURAL;
 80040a0:	eb08 0105 	add.w	r1, r8, r5
 80040a4:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 80040a8:	f04f 0901 	mov.w	r9, #1
		tmp_acr1 |= ACR1_MONO;
 80040ac:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
		tx_info->mode = SAI_MODE_MONAURAL;
 80040b0:	f881 9004 	strb.w	r9, [r1, #4]
	}
	
	// 
	// LSB First
	if (par->packing == SAI_PACK_LSB_FIRST) {
 80040b4:	f1be 0f00 	cmp.w	lr, #0
 80040b8:	d14e      	bne.n	8004158 <set_config+0x144>
		tmp_acr1 |= ACR1_LSBFIRST;
 80040ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
	tmp_acr2 |= 2UL;
	tx_info->fifo_empty_size = SAI_FIFO_SIZE/2;
	
	// Free Protocol
	// Master Transmit
	tmp_afrcr |= AFRCR_FSDEF | sai_protcol[par->fmt].fsoff | sai_protcol[par->fmt].fspol;
 80040be:	f894 e001 	ldrb.w	lr, [r4, #1]
 80040c2:	4931      	ldr	r1, [pc, #196]	; (8004188 <set_config+0x174>)
	
	// 
	tmp_afrcr |= ((flame_sync_active_length - 1U) << AFRCR_FSALL_POS) | ((flame_length - 1U) << AFRCR_FRL_POS);
	
	// 
	tmp_acr1 |= (sai_conv_ds_reg[par->width] << ACR1_DS_POS);
 80040c4:	4c31      	ldr	r4, [pc, #196]	; (800418c <set_config+0x178>)
	tmp_afrcr |= AFRCR_FSDEF | sai_protcol[par->fmt].fsoff | sai_protcol[par->fmt].fspol;
 80040c6:	f851 903e 	ldr.w	r9, [r1, lr, lsl #3]
	tmp_acr1 |= (sai_conv_ds_reg[par->width] << ACR1_DS_POS);
 80040ca:	f854 402c 	ldr.w	r4, [r4, ip, lsl #2]
	tmp_afrcr |= AFRCR_FSDEF | sai_protcol[par->fmt].fsoff | sai_protcol[par->fmt].fspol;
 80040ce:	eb01 0ece 	add.w	lr, r1, lr, lsl #3
	tx_info->fifo_empty_size = SAI_FIFO_SIZE/2;
 80040d2:	4445      	add	r5, r8
	tmp_afrcr |= AFRCR_FSDEF | sai_protcol[par->fmt].fsoff | sai_protcol[par->fmt].fspol;
 80040d4:	f8de 1004 	ldr.w	r1, [lr, #4]
 80040d8:	ea49 0101 	orr.w	r1, r9, r1
	tmp_afrcr |= ((flame_sync_active_length - 1U) << AFRCR_FSALL_POS) | ((flame_length - 1U) << AFRCR_FRL_POS);
 80040dc:	f103 3eff 	add.w	lr, r3, #4294967295
	tmp_afrcr |= AFRCR_FSDEF | sai_protcol[par->fmt].fsoff | sai_protcol[par->fmt].fspol;
 80040e0:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
	flame_length = flame_sync_active_length * 2;
 80040e4:	005b      	lsls	r3, r3, #1
	tx_info->fifo_empty_size = SAI_FIFO_SIZE/2;
 80040e6:	eb00 1045 	add.w	r0, r0, r5, lsl #5
 80040ea:	ea41 210e 	orr.w	r1, r1, lr, lsl #8
	tmp_afrcr |= ((flame_sync_active_length - 1U) << AFRCR_FSALL_POS) | ((flame_length - 1U) << AFRCR_FRL_POS);
 80040ee:	3b01      	subs	r3, #1
 80040f0:	430b      	orrs	r3, r1
	tx_info->fifo_empty_size = SAI_FIFO_SIZE/2;
 80040f2:	f04f 0e04 	mov.w	lr, #4
	tmp_acr1 |= (sai_conv_ds_reg[par->width] << ACR1_DS_POS);
 80040f6:	ea42 1444 	orr.w	r4, r2, r4, lsl #5
	// (*)MONAURAL12
	tmp_aslotr |= (3UL << ASLOTR_SLOTEN_POS) | (1UL << ASLOTR_NBSLOT_POS) | (2UL << ASLOTR_SLOTSZ_POS) | (fboff << ASLOTR_FBOFF_POS);
	
	// 
	sai_base_addr->acr1 = tmp_acr1;
	sai_base_addr->acr2 = tmp_acr2;
 80040fa:	2502      	movs	r5, #2
	tx_info->fifo_empty_size = SAI_FIFO_SIZE/2;
 80040fc:	f880 e006 	strb.w	lr, [r0, #6]
	sai_base_addr->afrcr = tmp_afrcr;
	sai_base_addr->aslotr = tmp_aslotr;
	
	// 
	HAL_NVIC_SetPriority(SAI1_IRQn, INTERRPUT_PRIORITY_5, 0);
 8004100:	2200      	movs	r2, #0
	sai_base_addr->acr1 = tmp_acr1;
 8004102:	6074      	str	r4, [r6, #4]
	HAL_NVIC_SetPriority(SAI1_IRQn, INTERRPUT_PRIORITY_5, 0);
 8004104:	2105      	movs	r1, #5
	sai_base_addr->acr2 = tmp_acr2;
 8004106:	60b5      	str	r5, [r6, #8]
	HAL_NVIC_SetPriority(SAI1_IRQn, INTERRPUT_PRIORITY_5, 0);
 8004108:	204a      	movs	r0, #74	; 0x4a
	sai_base_addr->afrcr = tmp_afrcr;
 800410a:	60f3      	str	r3, [r6, #12]
	sai_base_addr->aslotr = tmp_aslotr;
 800410c:	6137      	str	r7, [r6, #16]
	HAL_NVIC_SetPriority(SAI1_IRQn, INTERRPUT_PRIORITY_5, 0);
 800410e:	f7fc f88d 	bl	800022c <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8004112:	204a      	movs	r0, #74	; 0x4a
 8004114:	f7fc f8c0 	bl	8000298 <HAL_NVIC_EnableIRQ>
	
	return 0;
 8004118:	2000      	movs	r0, #0
}
 800411a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		flame_sync_active_length = sai_conv_bick[par->bick]/2;
 800411e:	6862      	ldr	r2, [r4, #4]
 8004120:	4b15      	ldr	r3, [pc, #84]	; (8004178 <set_config+0x164>)
 8004122:	f894 c003 	ldrb.w	ip, [r4, #3]
 8004126:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800412a:	f894 e002 	ldrb.w	lr, [r4, #2]
 800412e:	4f14      	ldr	r7, [pc, #80]	; (8004180 <set_config+0x16c>)
 8004130:	085b      	lsrs	r3, r3, #1
		tmp_acr1 |= ACR1_NOMCK;
 8004132:	f44f 2200 	mov.w	r2, #524288	; 0x80000
	if (par->mode == SAI_MODE_STEREO) {
 8004136:	7821      	ldrb	r1, [r4, #0]
		tx_info->mode = SAI_MODE_STEREO;
 8004138:	4812      	ldr	r0, [pc, #72]	; (8004184 <set_config+0x170>)
 800413a:	ea4f 28c5 	mov.w	r8, r5, lsl #11
	if (par->mode == SAI_MODE_STEREO) {
 800413e:	2900      	cmp	r1, #0
 8004140:	d1ae      	bne.n	80040a0 <set_config+0x8c>
		tx_info->mode = SAI_MODE_STEREO;
 8004142:	eb08 0905 	add.w	r9, r8, r5
 8004146:	eb00 1949 	add.w	r9, r0, r9, lsl #5
		tmp_acr1 &= ~ACR1_MONO;
 800414a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
		tx_info->mode = SAI_MODE_STEREO;
 800414e:	f889 1004 	strb.w	r1, [r9, #4]
	if (par->packing == SAI_PACK_LSB_FIRST) {
 8004152:	f1be 0f00 	cmp.w	lr, #0
 8004156:	d0b0      	beq.n	80040ba <set_config+0xa6>
		tmp_acr1 &= ~ACR1_LSBFIRST;
 8004158:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800415c:	e7af      	b.n	80040be <set_config+0xaa>
		return -1;
 800415e:	f04f 30ff 	mov.w	r0, #4294967295
 8004162:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				fboff = SAI_SLOT_SIZE - sai_conv_data_width[par->width];
 8004166:	f1c7 0720 	rsb	r7, r7, #32
 800416a:	f447 3740 	orr.w	r7, r7, #196608	; 0x30000
 800416e:	f447 77c0 	orr.w	r7, r7, #384	; 0x180
 8004172:	e7e0      	b.n	8004136 <set_config+0x122>
 8004174:	08005a74 	.word	0x08005a74
 8004178:	08005a88 	.word	0x08005a88
 800417c:	08005a94 	.word	0x08005a94
 8004180:	00030180 	.word	0x00030180
 8004184:	2006f384 	.word	0x2006f384
 8004188:	08005acc 	.word	0x08005acc
 800418c:	08005aac 	.word	0x08005aac

08004190 <sai1_handler>:
	sai_base_addr->aclrfr |= ACLRFR_COVRUDR;
 8004190:	4a1e      	ldr	r2, [pc, #120]	; (800420c <sai1_handler+0x7c>)
 8004192:	69d3      	ldr	r3, [r2, #28]
 8004194:	f043 0301 	orr.w	r3, r3, #1
 8004198:	61d3      	str	r3, [r2, #28]
	if ((sai_base_addr->aim & AIM_FRQIE) && (sai_base_addr->asr & ASR_FREQ)) {
 800419a:	6953      	ldr	r3, [r2, #20]
 800419c:	0719      	lsls	r1, r3, #28
 800419e:	d522      	bpl.n	80041e6 <sai1_handler+0x56>
 80041a0:	6993      	ldr	r3, [r2, #24]
 80041a2:	071b      	lsls	r3, r3, #28
 80041a4:	d51f      	bpl.n	80041e6 <sai1_handler+0x56>
void sai1_handler(void){
 80041a6:	b570      	push	{r4, r5, r6, lr}
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 80041a8:	4c19      	ldr	r4, [pc, #100]	; (8004210 <sai1_handler+0x80>)
 80041aa:	79a5      	ldrb	r5, [r4, #6]
 80041ac:	b36d      	cbz	r5, 800420a <sai1_handler+0x7a>
			if (buf_info->w_idx != buf_info->r_idx) {
 80041ae:	f248 010c 	movw	r1, #32780	; 0x800c
 80041b2:	f248 0308 	movw	r3, #32776	; 0x8008
 80041b6:	5866      	ldr	r6, [r4, r1]
 80041b8:	58e3      	ldr	r3, [r4, r3]
 80041ba:	429e      	cmp	r6, r3
 80041bc:	d017      	beq.n	80041ee <sai1_handler+0x5e>
				sai_base_addr->adr = buf_info->buf[buf_info->r_idx];
 80041be:	4611      	mov	r1, r2
			if (buf_info->w_idx != buf_info->r_idx) {
 80041c0:	2200      	movs	r2, #0
 80041c2:	e001      	b.n	80041c8 <sai1_handler+0x38>
 80041c4:	42b3      	cmp	r3, r6
 80041c6:	d00f      	beq.n	80041e8 <sai1_handler+0x58>
				sai_base_addr->adr = buf_info->buf[buf_info->r_idx];
 80041c8:	eb04 0083 	add.w	r0, r4, r3, lsl #2
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 80041cc:	3201      	adds	r2, #1
 80041ce:	b2d2      	uxtb	r2, r2
				sai_base_addr->adr = buf_info->buf[buf_info->r_idx];
 80041d0:	6880      	ldr	r0, [r0, #8]
 80041d2:	6208      	str	r0, [r1, #32]
				buf_info->r_idx = (buf_info->r_idx + 1U) & (SAI_BUF_SIZE - 1U);
 80041d4:	3301      	adds	r3, #1
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 80041d6:	4295      	cmp	r5, r2
				buf_info->r_idx = (buf_info->r_idx + 1U) & (SAI_BUF_SIZE - 1U);
 80041d8:	f3c3 030c 	ubfx	r3, r3, #0, #13
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 80041dc:	d1f2      	bne.n	80041c4 <sai1_handler+0x34>
 80041de:	f248 0208 	movw	r2, #32776	; 0x8008
 80041e2:	50a3      	str	r3, [r4, r2]
 80041e4:	bd70      	pop	{r4, r5, r6, pc}
 80041e6:	4770      	bx	lr
 80041e8:	f248 0208 	movw	r2, #32776	; 0x8008
 80041ec:	50a3      	str	r3, [r4, r2]
				sai_base_addr->aim &= ~AIM_FRQIE;
 80041ee:	4a07      	ldr	r2, [pc, #28]	; (800420c <sai1_handler+0x7c>)
				if (tx_info->callback) {
 80041f0:	4908      	ldr	r1, [pc, #32]	; (8004214 <sai1_handler+0x84>)
				sai_base_addr->aim &= ~AIM_FRQIE;
 80041f2:	6953      	ldr	r3, [r2, #20]
				if (tx_info->callback) {
 80041f4:	698d      	ldr	r5, [r1, #24]
				sai_base_addr->aim &= ~AIM_FRQIE;
 80041f6:	f023 0308 	bic.w	r3, r3, #8
 80041fa:	6153      	str	r3, [r2, #20]
				if (tx_info->callback) {
 80041fc:	b115      	cbz	r5, 8004204 <sai1_handler+0x74>
					tx_info->callback(ch, tx_info->callback_vp);
 80041fe:	69c9      	ldr	r1, [r1, #28]
 8004200:	2000      	movs	r0, #0
 8004202:	47a8      	blx	r5
				this->status = ST_OPENED;
 8004204:	2302      	movs	r3, #2
 8004206:	7063      	strb	r3, [r4, #1]
 8004208:	bd70      	pop	{r4, r5, r6, pc}
 800420a:	bd70      	pop	{r4, r5, r6, pc}
 800420c:	40015400 	.word	0x40015400
 8004210:	2006f384 	.word	0x2006f384
 8004214:	2007f384 	.word	0x2007f384

08004218 <sai_init>:

// 
// SAI
void sai_init(void)
{
 8004218:	b510      	push	{r4, lr}
	
	for (ch = 0; ch < SAI_CH_MAX; ch++) {
		// 
		this = get_myself(ch);
		// 
		memset(this, 0, sizeof(SAI_CTL));
 800421a:	4c07      	ldr	r4, [pc, #28]	; (8004238 <sai_init+0x20>)
 800421c:	4a07      	ldr	r2, [pc, #28]	; (800423c <sai_init+0x24>)
 800421e:	2100      	movs	r1, #0
 8004220:	4620      	mov	r0, r4
 8004222:	f001 f958 	bl	80054d6 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8004226:	4906      	ldr	r1, [pc, #24]	; (8004240 <sai_init+0x28>)
 8004228:	205a      	movs	r0, #90	; 0x5a
 800422a:	f001 f847 	bl	80052bc <kz_setintr>
		// 
		this->ch = ch;
 800422e:	2200      	movs	r2, #0
		// 
		this->status = ST_INTIALIZED;
 8004230:	2301      	movs	r3, #1
		this->ch = ch;
 8004232:	7022      	strb	r2, [r4, #0]
		this->status = ST_INTIALIZED;
 8004234:	7063      	strb	r3, [r4, #1]
 8004236:	bd10      	pop	{r4, pc}
 8004238:	2006f384 	.word	0x2006f384
 800423c:	00010020 	.word	0x00010020
 8004240:	08004191 	.word	0x08004191

08004244 <sai_open_dma>:
{
	SAI_CTL *this;
	int32_t ret;
	
	// ch
	if (ch >= SAI_CH_MAX) {
 8004244:	b9d0      	cbnz	r0, 800427c <sai_open_dma+0x38>
{
 8004246:	b570      	push	{r4, r5, r6, lr}
		return -1;
	}
	
	// parNULL
	if (par == NULL) {
 8004248:	b1a9      	cbz	r1, 8004276 <sai_open_dma+0x32>
	
	// 
	this = get_myself(ch);
	
	// 
	if (this->status != ST_INTIALIZED) {
 800424a:	4c0e      	ldr	r4, [pc, #56]	; (8004284 <sai_open_dma+0x40>)
 800424c:	7865      	ldrb	r5, [r4, #1]
 800424e:	2d01      	cmp	r5, #1
 8004250:	d111      	bne.n	8004276 <sai_open_dma+0x32>
 8004252:	461d      	mov	r5, r3
 8004254:	4616      	mov	r6, r2
		return -1;
	}
	
	// 
	if (set_config(ch, par) != 0) {
 8004256:	f7ff fedd 	bl	8004014 <set_config>
 800425a:	4601      	mov	r1, r0
 800425c:	b958      	cbnz	r0, 8004276 <sai_open_dma+0x32>
		return -1;
	}
	
	// DMA
	if (sai_dma_info[ch].ch != DMA_CH_MAX) {
		ret = dma_open(sai_dma_info[ch].ch, sai_dma_info[ch].resorce, sai_dma_callback, this);
 800425e:	4623      	mov	r3, r4
 8004260:	4a09      	ldr	r2, [pc, #36]	; (8004288 <sai_open_dma+0x44>)
 8004262:	f7ff fc17 	bl	8003a94 <dma_open>
		if (ret != 0) {
 8004266:	b930      	cbnz	r0, 8004276 <sai_open_dma+0x32>
	} else {
		return -1;
	}
	
	// 
	this->tx_info.callback = callback;
 8004268:	f504 3380 	add.w	r3, r4, #65536	; 0x10000
	this->tx_info.callback_vp = callback_vp;
	
	// 
	this->status = ST_OPENED;
 800426c:	2202      	movs	r2, #2
	this->tx_info.callback = callback;
 800426e:	619e      	str	r6, [r3, #24]
	this->tx_info.callback_vp = callback_vp;
 8004270:	61dd      	str	r5, [r3, #28]
	this->status = ST_OPENED;
 8004272:	7062      	strb	r2, [r4, #1]
	
	return 0;
}
 8004274:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
 8004276:	f04f 30ff 	mov.w	r0, #4294967295
 800427a:	bd70      	pop	{r4, r5, r6, pc}
 800427c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8004280:	4770      	bx	lr
 8004282:	bf00      	nop
 8004284:	2006f384 	.word	0x2006f384
 8004288:	08003fcd 	.word	0x08003fcd

0800428c <sai_send_dma>:
	SAI_CTL *this;
	DMA_SEND send_info;
	int32_t ret;
	
	// ch
	if (ch >= SAI_CH_MAX) {
 800428c:	bb40      	cbnz	r0, 80042e0 <sai_send_dma+0x54>
		return -1;
	}
	
	// parNULL
	if (data == NULL) {
 800428e:	b339      	cbz	r1, 80042e0 <sai_send_dma+0x54>
{
 8004290:	b570      	push	{r4, r5, r6, lr}
	
	// 
	this = get_myself(ch);
	
	// 
	if (this->status != ST_OPENED) {
 8004292:	4d15      	ldr	r5, [pc, #84]	; (80042e8 <sai_send_dma+0x5c>)
 8004294:	786e      	ldrb	r6, [r5, #1]
 8004296:	2e02      	cmp	r6, #2
{
 8004298:	b086      	sub	sp, #24
	if (this->status != ST_OPENED) {
 800429a:	d11d      	bne.n	80042d8 <sai_send_dma+0x4c>
 800429c:	460b      	mov	r3, r1
	send_info.src_addr       = (uint32_t)data;
	send_info.src_addr_inc   = TRUE;
	send_info.dst_addr       = (uint32_t)(&(sai_base_addr->adr));
	send_info.dst_addr_inc   = FALSE;
	send_info.transfer_unit  = DMA_TRANSFER_UNIT_32BIT;		// (*) 32bit
	send_info.transfer_count = size/4;
 800429e:	0892      	lsrs	r2, r2, #2
 80042a0:	9205      	str	r2, [sp, #20]
	send_info.src_addr       = (uint32_t)data;
 80042a2:	9301      	str	r3, [sp, #4]
	send_info.src_addr_inc   = TRUE;
 80042a4:	2201      	movs	r2, #1
	send_info.dst_addr       = (uint32_t)(&(sai_base_addr->adr));
 80042a6:	4b11      	ldr	r3, [pc, #68]	; (80042ec <sai_send_dma+0x60>)
	memset(&send_info, 0, sizeof(DMA_SEND));
 80042a8:	9002      	str	r0, [sp, #8]
	
	// DMA
	if (sai_dma_info[ch].ch != DMA_CH_MAX) {
		ret = dma_start(sai_dma_info[ch].ch, &send_info);
 80042aa:	a901      	add	r1, sp, #4
	memset(&send_info, 0, sizeof(DMA_SEND));
 80042ac:	9004      	str	r0, [sp, #16]
	send_info.src_addr_inc   = TRUE;
 80042ae:	f88d 2008 	strb.w	r2, [sp, #8]
	send_info.transfer_unit  = DMA_TRANSFER_UNIT_32BIT;		// (*) 32bit
 80042b2:	f88d 6011 	strb.w	r6, [sp, #17]
	send_info.dst_addr       = (uint32_t)(&(sai_base_addr->adr));
 80042b6:	9303      	str	r3, [sp, #12]
		ret = dma_start(sai_dma_info[ch].ch, &send_info);
 80042b8:	f7ff fc24 	bl	8003b04 <dma_start>
		if (ret != 0) {
 80042bc:	b960      	cbnz	r0, 80042d8 <sai_send_dma+0x4c>
	} else {
		return -1;
	}
	
	// DMA
	sai_base_addr->acr1 |= ACR1_DMAEN;
 80042be:	4b0c      	ldr	r3, [pc, #48]	; (80042f0 <sai_send_dma+0x64>)
 80042c0:	685a      	ldr	r2, [r3, #4]
 80042c2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80042c6:	605a      	str	r2, [r3, #4]
	
	// SAI
	sai_base_addr->acr1 |= ACR1_SAIEN;
 80042c8:	685a      	ldr	r2, [r3, #4]
	
	// 
	this->status = ST_RUN;
 80042ca:	2103      	movs	r1, #3
	sai_base_addr->acr1 |= ACR1_SAIEN;
 80042cc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80042d0:	605a      	str	r2, [r3, #4]
	this->status = ST_RUN;
 80042d2:	7069      	strb	r1, [r5, #1]
	
	return 0;
}
 80042d4:	b006      	add	sp, #24
 80042d6:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
 80042d8:	f04f 30ff 	mov.w	r0, #4294967295
}
 80042dc:	b006      	add	sp, #24
 80042de:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
 80042e0:	f04f 30ff 	mov.w	r0, #4294967295
}
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop
 80042e8:	2006f384 	.word	0x2006f384
 80042ec:	40015420 	.word	0x40015420
 80042f0:	40015400 	.word	0x40015400

080042f4 <sai_stop_dma>:
	volatile struct stm32l4_sai *sai_base_addr;
	SAI_CTL *this;
	int32_t ret;
	
	// ch
	if (ch >= SAI_CH_MAX) {
 80042f4:	b9b8      	cbnz	r0, 8004326 <sai_stop_dma+0x32>
{
 80042f6:	b538      	push	{r3, r4, r5, lr}
	
	// 
	this = get_myself(ch);
	
	// 
	if (this->status != ST_RUN) {
 80042f8:	4d0c      	ldr	r5, [pc, #48]	; (800432c <sai_stop_dma+0x38>)
 80042fa:	786a      	ldrb	r2, [r5, #1]
 80042fc:	2a03      	cmp	r2, #3
 80042fe:	d10f      	bne.n	8004320 <sai_stop_dma+0x2c>
	
	// 
	sai_base_addr = get_reg(ch);
	
	// DMA
	sai_base_addr->acr1 &= ~ACR1_DMAEN;
 8004300:	4b0b      	ldr	r3, [pc, #44]	; (8004330 <sai_stop_dma+0x3c>)
 8004302:	685a      	ldr	r2, [r3, #4]
 8004304:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004308:	605a      	str	r2, [r3, #4]
	
	// SAI
	sai_base_addr->acr1 &= ~ACR1_SAIEN;
 800430a:	685a      	ldr	r2, [r3, #4]
 800430c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004310:	605a      	str	r2, [r3, #4]
 8004312:	4604      	mov	r4, r0
	
	// DMA
	dma_stop(sai_dma_info[ch].ch);
 8004314:	f7ff fca2 	bl	8003c5c <dma_stop>
	
	// 
	this->status = ST_OPENED;
 8004318:	2302      	movs	r3, #2
	
	return 0;
 800431a:	4620      	mov	r0, r4
	this->status = ST_OPENED;
 800431c:	706b      	strb	r3, [r5, #1]
	return 0;
 800431e:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
 8004320:	f04f 30ff 	mov.w	r0, #4294967295
}
 8004324:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
 8004326:	f04f 30ff 	mov.w	r0, #4294967295
 800432a:	4770      	bx	lr
 800432c:	2006f384 	.word	0x2006f384
 8004330:	40015400 	.word	0x40015400

08004334 <usart_common_handler>:
	
	return empty_num;
}

/*  */
static void usart_common_handler(USART_CH ch){
 8004334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	RING_BUF *buf_info;
	volatile struct stm32l4_usart *usart_base_addr;
	uint8_t data;
	
	// 
	usart_base_addr = get_reg(ch);
 8004336:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 800433a:	4b2e      	ldr	r3, [pc, #184]	; (80043f4 <usart_common_handler+0xc0>)
 800433c:	f853 4032 	ldr.w	r4, [r3, r2, lsl #3]
	// 
	this = get_myself(ch);
	
	// 
	if (usart_base_addr->isr & (ISR_ORE | ISR_FE | ISR_PE)) {
 8004340:	69e3      	ldr	r3, [r4, #28]
		// 
		//while(1){};
	}
	
	// 
	if (usart_base_addr->isr & ISR_RXFNE) {
 8004342:	69e3      	ldr	r3, [r4, #28]
 8004344:	0699      	lsls	r1, r3, #26
static void usart_common_handler(USART_CH ch){
 8004346:	4605      	mov	r5, r0
	if (usart_base_addr->isr & ISR_RXFNE) {
 8004348:	d51d      	bpl.n	8004386 <usart_common_handler+0x52>
		// 
		data = usart_base_addr->rdr;
		// 
		buf_info = &(this->r_buf);
		// ?
		if (((buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U)) != buf_info->r_idx) {
 800434a:	4b2b      	ldr	r3, [pc, #172]	; (80043f8 <usart_common_handler+0xc4>)
		data = usart_base_addr->rdr;
 800434c:	6a67      	ldr	r7, [r4, #36]	; 0x24
		if (((buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U)) != buf_info->r_idx) {
 800434e:	f640 022c 	movw	r2, #2092	; 0x82c
 8004352:	fb02 3300 	mla	r3, r2, r0, r3
 8004356:	f8b3 1416 	ldrh.w	r1, [r3, #1046]	; 0x416
 800435a:	f8b3 6414 	ldrh.w	r6, [r3, #1044]	; 0x414
 800435e:	1c4a      	adds	r2, r1, #1
 8004360:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004364:	42b2      	cmp	r2, r6
 8004366:	d00e      	beq.n	8004386 <usart_common_handler+0x52>
			// 
			buf_info->buf[buf_info->w_idx] = data;
 8004368:	4419      	add	r1, r3
			// 
			buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
			// 
			if (this->rcv_tsk_id != 0) {
 800436a:	6858      	ldr	r0, [r3, #4]
		data = usart_base_addr->rdr;
 800436c:	750f      	strb	r7, [r1, #20]
			buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 800436e:	b292      	uxth	r2, r2
 8004370:	f8a3 2416 	strh.w	r2, [r3, #1046]	; 0x416
			if (this->rcv_tsk_id != 0) {
 8004374:	b138      	cbz	r0, 8004386 <usart_common_handler+0x52>
				// 
				if ((buf_info->w_idx - buf_info->r_idx) >= this->read_size) {
 8004376:	6899      	ldr	r1, [r3, #8]
 8004378:	1b92      	subs	r2, r2, r6
 800437a:	428a      	cmp	r2, r1
 800437c:	d303      	bcc.n	8004386 <usart_common_handler+0x52>
					// 
					this->read_size = 0;
 800437e:	2200      	movs	r2, #0
 8004380:	609a      	str	r2, [r3, #8]
					// 
					kx_wakeup(this->rcv_tsk_id);
 8004382:	f000 ffb5 	bl	80052f0 <kx_wakeup>
		}
	}
	
	// 
	// ?  ?
	if ((usart_base_addr->cr3 & CR3_TXFTIE) && (usart_base_addr->isr & ISR_TXFNF)) {
 8004386:	68a3      	ldr	r3, [r4, #8]
 8004388:	021a      	lsls	r2, r3, #8
 800438a:	d526      	bpl.n	80043da <usart_common_handler+0xa6>
 800438c:	69e3      	ldr	r3, [r4, #28]
 800438e:	061b      	lsls	r3, r3, #24
 8004390:	d523      	bpl.n	80043da <usart_common_handler+0xa6>
		// 
		buf_info = &(this->s_buf);
		if (buf_info->w_idx != buf_info->r_idx) {
 8004392:	4e19      	ldr	r6, [pc, #100]	; (80043f8 <usart_common_handler+0xc4>)
 8004394:	f640 022c 	movw	r2, #2092	; 0x82c
 8004398:	fb02 6205 	mla	r2, r2, r5, r6
 800439c:	f8b2 181a 	ldrh.w	r1, [r2, #2074]	; 0x81a
 80043a0:	f8b2 3818 	ldrh.w	r3, [r2, #2072]	; 0x818
 80043a4:	4299      	cmp	r1, r3
 80043a6:	d019      	beq.n	80043dc <usart_common_handler+0xa8>
			// 
			usart_base_addr->tdr = buf_info->buf[buf_info->r_idx];
 80043a8:	18d7      	adds	r7, r2, r3
			// 
			buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
			// 
			if (this->snd_tsk_id != 0) {
 80043aa:	68d0      	ldr	r0, [r2, #12]
			usart_base_addr->tdr = buf_info->buf[buf_info->r_idx];
 80043ac:	f897 7418 	ldrb.w	r7, [r7, #1048]	; 0x418
 80043b0:	62a7      	str	r7, [r4, #40]	; 0x28
			buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 80043b2:	3301      	adds	r3, #1
 80043b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043b8:	f8a2 3818 	strh.w	r3, [r2, #2072]	; 0x818
			if (this->snd_tsk_id != 0) {
 80043bc:	b168      	cbz	r0, 80043da <usart_common_handler+0xa6>
				// 
				if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) >= this->send_size) {
 80043be:	f640 022c 	movw	r2, #2092	; 0x82c
	if (r_idx > w_idx) {
 80043c2:	4299      	cmp	r1, r3
				if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) >= this->send_size) {
 80043c4:	fb02 6505 	mla	r5, r2, r5, r6
		empty_num = ((USART_BUF_SIZE - w_idx) + r_idx);
 80043c8:	bf2a      	itet	cs
 80043ca:	f5c1 6180 	rsbcs	r1, r1, #1024	; 0x400
		empty_num = r_idx - w_idx;
 80043ce:	1a5b      	subcc	r3, r3, r1
		empty_num = ((USART_BUF_SIZE - w_idx) + r_idx);
 80043d0:	185b      	addcs	r3, r3, r1
				if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) >= this->send_size) {
 80043d2:	692a      	ldr	r2, [r5, #16]
		empty_num = ((USART_BUF_SIZE - w_idx) + r_idx);
 80043d4:	b29b      	uxth	r3, r3
				if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) >= this->send_size) {
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d205      	bcs.n	80043e6 <usart_common_handler+0xb2>
 80043da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				}
			}
		// 
		} else {
			// 
			usart_base_addr->cr3 &= ~CR3_TXFTIE;
 80043dc:	68a3      	ldr	r3, [r4, #8]
 80043de:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80043e2:	60a3      	str	r3, [r4, #8]
 80043e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					this->send_size = 0;
 80043e6:	2300      	movs	r3, #0
 80043e8:	612b      	str	r3, [r5, #16]
		}
	}
}
 80043ea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
					kx_wakeup(this->snd_tsk_id);
 80043ee:	f000 bf7f 	b.w	80052f0 <kx_wakeup>
 80043f2:	bf00      	nop
 80043f4:	08005ae4 	.word	0x08005ae4
 80043f8:	2007f3a4 	.word	0x2007f3a4

080043fc <usart1_handler>:

/*  */
void usart1_handler(void){
	usart_common_handler(USART_CH1);
 80043fc:	2000      	movs	r0, #0
 80043fe:	f7ff bf99 	b.w	8004334 <usart_common_handler>
 8004402:	bf00      	nop

08004404 <usart2_handler>:
}

void usart2_handler(void){
	usart_common_handler(USART_CH2);
 8004404:	2001      	movs	r0, #1
 8004406:	f7ff bf95 	b.w	8004334 <usart_common_handler>
 800440a:	bf00      	nop

0800440c <usart_init>:
}

// 
// USART
void usart_init(void)
{
 800440c:	b570      	push	{r4, r5, r6, lr}
	
	for (ch = 0; ch < USART_CH_MAX; ch++) {
		// 
		this = get_myself(ch);
		// 
		memset(this, 0, sizeof(USART_CTL));
 800440e:	4c0d      	ldr	r4, [pc, #52]	; (8004444 <usart_init+0x38>)
 8004410:	f640 062c 	movw	r6, #2092	; 0x82c
 8004414:	4632      	mov	r2, r6
 8004416:	2100      	movs	r1, #0
 8004418:	4620      	mov	r0, r4
 800441a:	f001 f85c 	bl	80054d6 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
		// 
		this->status = ST_INTIALIZED;
 800441e:	2501      	movs	r5, #1
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8004420:	4909      	ldr	r1, [pc, #36]	; (8004448 <usart_init+0x3c>)
 8004422:	2035      	movs	r0, #53	; 0x35
 8004424:	f000 ff4a 	bl	80052bc <kz_setintr>
		memset(this, 0, sizeof(USART_CTL));
 8004428:	4632      	mov	r2, r6
 800442a:	2100      	movs	r1, #0
 800442c:	19a0      	adds	r0, r4, r6
		this->status = ST_INTIALIZED;
 800442e:	7025      	strb	r5, [r4, #0]
		memset(this, 0, sizeof(USART_CTL));
 8004430:	f001 f851 	bl	80054d6 <memset>
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8004434:	4905      	ldr	r1, [pc, #20]	; (800444c <usart_init+0x40>)
 8004436:	2036      	movs	r0, #54	; 0x36
 8004438:	f000 ff40 	bl	80052bc <kz_setintr>
		this->status = ST_INTIALIZED;
 800443c:	f884 582c 	strb.w	r5, [r4, #2092]	; 0x82c
 8004440:	bd70      	pop	{r4, r5, r6, pc}
 8004442:	bf00      	nop
 8004444:	2007f3a4 	.word	0x2007f3a4
 8004448:	080043fd 	.word	0x080043fd
 800444c:	08004405 	.word	0x08004405

08004450 <usart_open>:
{
	volatile struct stm32l4_usart *usart_base_addr;
	USART_CTL *this = get_myself(ch);
	
	// 
	if (ch >= USART_CH_MAX) {
 8004450:	2801      	cmp	r0, #1
 8004452:	d842      	bhi.n	80044da <usart_open+0x8a>
{
 8004454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		return -1;
	}
	
	// 
	if (this->status != ST_INTIALIZED) {
 8004458:	f640 062c 	movw	r6, #2092	; 0x82c
 800445c:	fb06 f600 	mul.w	r6, r6, r0
 8004460:	4f1f      	ldr	r7, [pc, #124]	; (80044e0 <usart_open+0x90>)
 8004462:	5dbb      	ldrb	r3, [r7, r6]
 8004464:	2b01      	cmp	r3, #1
 8004466:	d134      	bne.n	80044d2 <usart_open+0x82>
		return -1;
	}
	
	// 
	usart_base_addr = get_reg(ch);
 8004468:	4b1e      	ldr	r3, [pc, #120]	; (80044e4 <usart_open+0x94>)
 800446a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800446e:	00c0      	lsls	r0, r0, #3
 8004470:	eb03 0800 	add.w	r8, r3, r0
 8004474:	581c      	ldr	r4, [r3, r0]
	clk = HAL_RCCEx_GetPeriphCLKFreq(get_clk_no(ch));
 8004476:	f8d8 0014 	ldr.w	r0, [r8, #20]
 800447a:	460d      	mov	r5, r1
 800447c:	f7fd ff52 	bl	8002324 <HAL_RCCEx_GetPeriphCLKFreq>
	return (clk/baudrate);
 8004480:	fbb0 f0f5 	udiv	r0, r0, r5
	// 
	usart_base_addr->brr = calc_brr(ch, baudrate);
 8004484:	60e0      	str	r0, [r4, #12]
	// FIFO
	usart_base_addr->cr1 |= (CR1_FIFOEN | CR1_TE | CR1_RE);
 8004486:	6823      	ldr	r3, [r4, #0]
	
	// 
	usart_base_addr->cr3 |= CR3_RXFTIE;
	
	/*  */
    HAL_NVIC_SetPriority(get_ire_type(ch), get_int_prio(ch), 0);
 8004488:	f998 5004 	ldrsb.w	r5, [r8, #4]
 800448c:	f8d8 1010 	ldr.w	r1, [r8, #16]
	usart_base_addr->cr1 |= (CR1_FIFOEN | CR1_TE | CR1_RE);
 8004490:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004494:	f043 030c 	orr.w	r3, r3, #12
 8004498:	6023      	str	r3, [r4, #0]
	usart_base_addr->cr1 |= CR1_UE ;
 800449a:	6823      	ldr	r3, [r4, #0]
 800449c:	f043 0301 	orr.w	r3, r3, #1
 80044a0:	6023      	str	r3, [r4, #0]
	usart_base_addr->cr3 &= (~CR3_TXFTCFG | ~CR3_RXFTCFG);
 80044a2:	68a3      	ldr	r3, [r4, #8]
 80044a4:	60a3      	str	r3, [r4, #8]
	usart_base_addr->cr3 |= SET_CR3_TXFTCFG(5);
 80044a6:	68a3      	ldr	r3, [r4, #8]
 80044a8:	f043 4320 	orr.w	r3, r3, #2684354560	; 0xa0000000
 80044ac:	60a3      	str	r3, [r4, #8]
	usart_base_addr->cr3 |= SET_CR3_RXFTCFG(0);
 80044ae:	68a3      	ldr	r3, [r4, #8]
 80044b0:	60a3      	str	r3, [r4, #8]
	usart_base_addr->cr3 |= CR3_RXFTIE;
 80044b2:	68a3      	ldr	r3, [r4, #8]
 80044b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044b8:	60a3      	str	r3, [r4, #8]
    HAL_NVIC_SetPriority(get_ire_type(ch), get_int_prio(ch), 0);
 80044ba:	4628      	mov	r0, r5
 80044bc:	2200      	movs	r2, #0
 80044be:	f7fb feb5 	bl	800022c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(get_ire_type(ch));
 80044c2:	4628      	mov	r0, r5
 80044c4:	f7fb fee8 	bl	8000298 <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 80044c8:	2302      	movs	r3, #2
 80044ca:	55bb      	strb	r3, [r7, r6]
	
	return 0;
 80044cc:	2000      	movs	r0, #0
 80044ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
 80044d2:	f04f 30ff 	mov.w	r0, #4294967295
}
 80044d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
 80044da:	f04f 30ff 	mov.w	r0, #4294967295
 80044de:	4770      	bx	lr
 80044e0:	2007f3a4 	.word	0x2007f3a4
 80044e4:	08005ae4 	.word	0x08005ae4

080044e8 <usart_close>:
{
	volatile struct stm32l4_usart *usart_base_addr;
	USART_CTL *this = get_myself(ch);
	
	// 
	if (ch >= USART_CH_MAX) {
 80044e8:	2801      	cmp	r0, #1
 80044ea:	d829      	bhi.n	8004540 <usart_close+0x58>
{
 80044ec:	b570      	push	{r4, r5, r6, lr}
		return -1;
	}
	
	// 
	if (this->status != ST_OPENED) {
 80044ee:	f640 042c 	movw	r4, #2092	; 0x82c
 80044f2:	fb04 f400 	mul.w	r4, r4, r0
 80044f6:	4e14      	ldr	r6, [pc, #80]	; (8004548 <usart_close+0x60>)
 80044f8:	5d33      	ldrb	r3, [r6, r4]
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	d11d      	bne.n	800453a <usart_close+0x52>
		return -1;
	}
	
	// 
	usart_base_addr = get_reg(ch);
 80044fe:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8004502:	00c3      	lsls	r3, r0, #3
 8004504:	4811      	ldr	r0, [pc, #68]	; (800454c <usart_close+0x64>)
 8004506:	58c2      	ldr	r2, [r0, r3]
	
	// 
	usart_base_addr->cr3 &= ~CR3_RXFTIE;
 8004508:	6891      	ldr	r1, [r2, #8]
	// 
	usart_base_addr->brr = 0x00000000;
 800450a:	2500      	movs	r5, #0
	usart_base_addr->cr3 &= ~CR3_RXFTIE;
 800450c:	f021 5180 	bic.w	r1, r1, #268435456	; 0x10000000
 8004510:	6091      	str	r1, [r2, #8]
	usart_base_addr->brr = 0x00000000;
 8004512:	60d5      	str	r5, [r2, #12]
	// FIFO
	usart_base_addr->cr1 &= (~(CR1_FIFOEN | CR1_TE | CR1_RE));
 8004514:	6811      	ldr	r1, [r2, #0]
 8004516:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
 800451a:	f021 010c 	bic.w	r1, r1, #12
 800451e:	6011      	str	r1, [r2, #0]
	// USART1
	usart_base_addr->cr1 &= CR1_UE ;
 8004520:	6811      	ldr	r1, [r2, #0]
	usart_base_addr = get_reg(ch);
 8004522:	4403      	add	r3, r0
	usart_base_addr->cr1 &= CR1_UE ;
 8004524:	f001 0101 	and.w	r1, r1, #1
	
	/*  */
    HAL_NVIC_DisableIRQ(get_ire_type(ch));
 8004528:	f993 0004 	ldrsb.w	r0, [r3, #4]
	usart_base_addr->cr1 &= CR1_UE ;
 800452c:	6011      	str	r1, [r2, #0]
    HAL_NVIC_DisableIRQ(get_ire_type(ch));
 800452e:	f7fb febf 	bl	80002b0 <HAL_NVIC_DisableIRQ>
	
	// 
	this->status = ST_INTIALIZED;
 8004532:	2301      	movs	r3, #1
	
	return 0;
 8004534:	4628      	mov	r0, r5
	this->status = ST_INTIALIZED;
 8004536:	5533      	strb	r3, [r6, r4]
	return 0;
 8004538:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
 800453a:	f04f 30ff 	mov.w	r0, #4294967295
}
 800453e:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
 8004540:	f04f 30ff 	mov.w	r0, #4294967295
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop
 8004548:	2007f3a4 	.word	0x2007f3a4
 800454c:	08005ae4 	.word	0x08005ae4

08004550 <usart_send>:
	RING_BUF *buf_info;
	uint32_t i;
	volatile struct stm32l4_usart *usart_base_addr;
	
	// 
	if (ch >= USART_CH_MAX) {
 8004550:	2801      	cmp	r0, #1
 8004552:	d84a      	bhi.n	80045ea <usart_send+0x9a>
{
 8004554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004558:	460c      	mov	r4, r1
		return -1;
	}
	
	// NULL
	if (data == NULL) {
 800455a:	2900      	cmp	r1, #0
 800455c:	d048      	beq.n	80045f0 <usart_send+0xa0>
	
	// 
	this = get_myself(ch);
	
	// 
	if (this->status != ST_OPENED) {
 800455e:	f640 032c 	movw	r3, #2092	; 0x82c
 8004562:	fb03 f300 	mul.w	r3, r3, r0
 8004566:	4f24      	ldr	r7, [pc, #144]	; (80045f8 <usart_send+0xa8>)
 8004568:	4615      	mov	r5, r2
 800456a:	5cfa      	ldrb	r2, [r7, r3]
 800456c:	2a02      	cmp	r2, #2
 800456e:	4606      	mov	r6, r0
 8004570:	443b      	add	r3, r7
 8004572:	d13d      	bne.n	80045f0 <usart_send+0xa0>
	
	// 
	buf_info = &(this->s_buf);
	
	// 
	if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) < size) {
 8004574:	f8b3 2818 	ldrh.w	r2, [r3, #2072]	; 0x818
 8004578:	f8b3 381a 	ldrh.w	r3, [r3, #2074]	; 0x81a
	if (r_idx > w_idx) {
 800457c:	429a      	cmp	r2, r3
		empty_num = ((USART_BUF_SIZE - w_idx) + r_idx);
 800457e:	bf98      	it	ls
 8004580:	f502 6280 	addls.w	r2, r2, #1024	; 0x400
 8004584:	1ad2      	subs	r2, r2, r3
 8004586:	b292      	uxth	r2, r2
	if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) < size) {
 8004588:	42aa      	cmp	r2, r5
 800458a:	d321      	bcc.n	80045d0 <usart_send+0x80>
		// 
		kz_sleep();
	}
	
	// 
	INTR_DISABLE;
 800458c:	b672      	cpsid	i
	
	for (i = 0; i < size; i++) {
 800458e:	b195      	cbz	r5, 80045b6 <usart_send+0x66>
 8004590:	f640 012c 	movw	r1, #2092	; 0x82c
 8004594:	fb01 7106 	mla	r1, r1, r6, r7
 8004598:	1962      	adds	r2, r4, r5
 800459a:	f8b1 381a 	ldrh.w	r3, [r1, #2074]	; 0x81a
		// 
		buf_info->buf[buf_info->w_idx] = *(data++);
 800459e:	f814 5b01 	ldrb.w	r5, [r4], #1
 80045a2:	18c8      	adds	r0, r1, r3
		// 
		buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 80045a4:	3301      	adds	r3, #1
 80045a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
	for (i = 0; i < size; i++) {
 80045aa:	4294      	cmp	r4, r2
		buf_info->buf[buf_info->w_idx] = *(data++);
 80045ac:	f880 5418 	strb.w	r5, [r0, #1048]	; 0x418
		buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 80045b0:	f8a1 381a 	strh.w	r3, [r1, #2074]	; 0x81a
	for (i = 0; i < size; i++) {
 80045b4:	d1f3      	bne.n	800459e <usart_send+0x4e>
	}
	
	// 
	INTR_ENABLE;
 80045b6:	b662      	cpsie	i
	
	// USART
	usart_base_addr = get_reg(ch);
 80045b8:	4b10      	ldr	r3, [pc, #64]	; (80045fc <usart_send+0xac>)
 80045ba:	eb06 0646 	add.w	r6, r6, r6, lsl #1
	usart_base_addr->cr3 |= CR3_TXFTIE;
	
	return 0;
 80045be:	2000      	movs	r0, #0
	usart_base_addr = get_reg(ch);
 80045c0:	f853 2036 	ldr.w	r2, [r3, r6, lsl #3]
	usart_base_addr->cr3 |= CR3_TXFTIE;
 80045c4:	6893      	ldr	r3, [r2, #8]
 80045c6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80045ca:	6093      	str	r3, [r2, #8]
	return 0;
 80045cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		this->send_size = size;
 80045d0:	f640 082c 	movw	r8, #2092	; 0x82c
 80045d4:	fb08 7800 	mla	r8, r8, r0, r7
 80045d8:	f8c8 5010 	str.w	r5, [r8, #16]
		this->snd_tsk_id = kz_getid();
 80045dc:	f000 fe1e 	bl	800521c <kz_getid>
 80045e0:	f8c8 000c 	str.w	r0, [r8, #12]
		kz_sleep();
 80045e4:	f000 fe10 	bl	8005208 <kz_sleep>
 80045e8:	e7d0      	b.n	800458c <usart_send+0x3c>
		return -1;
 80045ea:	f04f 30ff 	mov.w	r0, #4294967295
 80045ee:	4770      	bx	lr
 80045f0:	f04f 30ff 	mov.w	r0, #4294967295
}
 80045f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045f8:	2007f3a4 	.word	0x2007f3a4
 80045fc:	08005ae4 	.word	0x08005ae4

08004600 <usart_recv>:
	RING_BUF *buf_info;
	uint32_t i;
	uint32_t cnt;
	
	// 
	if (ch >= USART_CH_MAX) {
 8004600:	2801      	cmp	r0, #1
 8004602:	d83f      	bhi.n	8004684 <usart_recv+0x84>
{
 8004604:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004608:	460d      	mov	r5, r1
		return -1;
	}
	
	// NULL
	if (data == NULL) {
 800460a:	2900      	cmp	r1, #0
 800460c:	d03d      	beq.n	800468a <usart_recv+0x8a>
	
	// 
	this = get_myself(ch);
	
	// 
	if (this->status != ST_OPENED) {
 800460e:	f640 082c 	movw	r8, #2092	; 0x82c
 8004612:	fb08 f800 	mul.w	r8, r8, r0
 8004616:	f8df 907c 	ldr.w	r9, [pc, #124]	; 8004694 <usart_recv+0x94>
 800461a:	f819 3008 	ldrb.w	r3, [r9, r8]
 800461e:	2b02      	cmp	r3, #2
 8004620:	4604      	mov	r4, r0
 8004622:	44c8      	add	r8, r9
 8004624:	d131      	bne.n	800468a <usart_recv+0x8a>
	
	// 
	buf_info = &(this->r_buf);
	
	// FIFO
	cnt = buf_info->w_idx - buf_info->r_idx;
 8004626:	f8b8 6416 	ldrh.w	r6, [r8, #1046]	; 0x416
 800462a:	f8b8 0414 	ldrh.w	r0, [r8, #1044]	; 0x414
 800462e:	1a36      	subs	r6, r6, r0
	
	// 
	this->read_size = 0;
	
	// sleep
	if (cnt < size) {
 8004630:	4296      	cmp	r6, r2
 8004632:	4617      	mov	r7, r2
 8004634:	d31c      	bcc.n	8004670 <usart_recv+0x70>
	this->read_size = 0;
 8004636:	2300      	movs	r3, #0
 8004638:	f8c8 3008 	str.w	r3, [r8, #8]
		// 
		kz_sleep();
	}
	
	// 
	INTR_DISABLE;
 800463c:	b672      	cpsid	i
	
	for (i = 0; i < size; i++) {
 800463e:	b19f      	cbz	r7, 8004668 <usart_recv+0x68>
 8004640:	f640 032c 	movw	r3, #2092	; 0x82c
 8004644:	fb03 9404 	mla	r4, r3, r4, r9
 8004648:	19ea      	adds	r2, r5, r7
 800464a:	f8b4 3414 	ldrh.w	r3, [r4, #1044]	; 0x414
		// 
		*data = buf_info->buf[buf_info->r_idx];
 800464e:	4423      	add	r3, r4
 8004650:	7d1b      	ldrb	r3, [r3, #20]
 8004652:	f805 3b01 	strb.w	r3, [r5], #1
		// 
		buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 8004656:	f8b4 3414 	ldrh.w	r3, [r4, #1044]	; 0x414
 800465a:	3301      	adds	r3, #1
 800465c:	f3c3 0309 	ubfx	r3, r3, #0, #10
	for (i = 0; i < size; i++) {
 8004660:	4295      	cmp	r5, r2
		buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 8004662:	f8a4 3414 	strh.w	r3, [r4, #1044]	; 0x414
	for (i = 0; i < size; i++) {
 8004666:	d1f2      	bne.n	800464e <usart_recv+0x4e>
		// 
		data++;
	}
	
	// 
	INTR_ENABLE;
 8004668:	b662      	cpsie	i
	
	return cnt;
 800466a:	4630      	mov	r0, r6
 800466c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		this->read_size = size - cnt;
 8004670:	1b93      	subs	r3, r2, r6
 8004672:	f8c8 3008 	str.w	r3, [r8, #8]
		this->rcv_tsk_id = kz_getid();
 8004676:	f000 fdd1 	bl	800521c <kz_getid>
 800467a:	f8c8 0004 	str.w	r0, [r8, #4]
		kz_sleep();
 800467e:	f000 fdc3 	bl	8005208 <kz_sleep>
 8004682:	e7db      	b.n	800463c <usart_recv+0x3c>
		return -1;
 8004684:	f04f 30ff 	mov.w	r0, #4294967295
 8004688:	4770      	bx	lr
 800468a:	f04f 30ff 	mov.w	r0, #4294967295
}
 800468e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004692:	bf00      	nop
 8004694:	2007f3a4 	.word	0x2007f3a4

08004698 <start_threads>:
}
#endif

/* VXeE^XN[UE^XNN */
static int start_threads(int argc, char *argv[])
{
 8004698:	b508      	push	{r3, lr}
	// ytF
	usart_init();
 800469a:	f7ff feb7 	bl	800440c <usart_init>
	i2c_wrapper_init();
 800469e:	f7ff fba5 	bl	8003dec <i2c_wrapper_init>
	sai_init();
 80046a2:	f7ff fdb9 	bl	8004218 <sai_init>
//	tim_init();
	dma_init();
 80046a6:	f7ff f9d1 	bl	8003a4c <dma_init>
	
	// foCX
	bt_dev_init();
 80046aa:	f7fe ff73 	bl	8003594 <bt_dev_init>
	pcm3060_init();
 80046ae:	f7ff f877 	bl	80037a0 <pcm3060_init>
	
	// }l[W
	wav_init();
 80046b2:	f000 f9c7 	bl	8004a44 <wav_init>
	cyc_init();
 80046b6:	f000 f915 	bl	80048e4 <cyc_init>
	
	// Av
	console_init();
 80046ba:	f7fe f923 	bl	8002904 <console_init>
	sound_app_init();
 80046be:	f7fe fbc3 	bl	8002e48 <sound_app_init>
	
	// R}h
	bt_dev_set_cmd();
 80046c2:	f7fe ffd5 	bl	8003670 <bt_dev_set_cmd>
	sound_app_set_cmd();
 80046c6:	f7fe fc13 	bl	8002ef0 <sound_app_set_cmd>
	//kz_run(BTN_dev_main, "BTN_dev_main",  3, 0x1000, 0, NULL);
	//kz_run(test_tsk1, "test_tsk1",  3, 0x1000, 0, NULL);
	//kz_run(test_tsk2, "test_tsk2",  2, 0x1000, 0, NULL);
	
	/* DCAChXbhs */
	kz_chpri(15); 
 80046ca:	200f      	movs	r0, #15
 80046cc:	f000 fdb0 	bl	8005230 <kz_chpri>
 80046d0:	e7fe      	b.n	80046d0 <start_threads+0x38>
 80046d2:	bf00      	nop

080046d4 <main>:
	
	return 0;
}

int main(void)
{	
 80046d4:	b510      	push	{r4, lr}
 80046d6:	b082      	sub	sp, #8
	periferal_clock_init();
	// st@NV
	pin_function_init();
	
	/* OSJn */
	kz_start(start_threads, "idle", 0, 0x1000, 0, NULL);
 80046d8:	2400      	movs	r4, #0
	periferal_clock_init();
 80046da:	f7fe fc25 	bl	8002f28 <periferal_clock_init>
	pin_function_init();
 80046de:	f000 fe13 	bl	8005308 <pin_function_init>
	kz_start(start_threads, "idle", 0, 0x1000, 0, NULL);
 80046e2:	9401      	str	r4, [sp, #4]
 80046e4:	9400      	str	r4, [sp, #0]
 80046e6:	4622      	mov	r2, r4
 80046e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80046ec:	4903      	ldr	r1, [pc, #12]	; (80046fc <main+0x28>)
 80046ee:	4804      	ldr	r0, [pc, #16]	; (8004700 <main+0x2c>)
 80046f0:	f000 fb4a 	bl	8004d88 <kz_start>
	
	/*  */
	
	return 0;
}
 80046f4:	4620      	mov	r0, r4
 80046f6:	b002      	add	sp, #8
 80046f8:	bd10      	pop	{r4, pc}
 80046fa:	bf00      	nop
 80046fc:	08005b14 	.word	0x08005b14
 8004700:	08004699 	.word	0x08004699

08004704 <dbg_init>:
// ()
static DBG_TSK_INFO dbg_dispatch_tsk_info;

// 
void dbg_init(void)
{
 8004704:	b508      	push	{r3, lr}
	DBG_INT_INFO *int_info = &dbg_int_info;
	DBG_INT_INFO *tsk_info = &dbg_tsk_info;
	
	memset(int_info, 0, sizeof(DBG_INT_INFO));
 8004706:	f44f 724d 	mov.w	r2, #820	; 0x334
 800470a:	2100      	movs	r1, #0
 800470c:	4805      	ldr	r0, [pc, #20]	; (8004724 <dbg_init+0x20>)
 800470e:	f000 fee2 	bl	80054d6 <memset>
	memset(tsk_info, 0, sizeof(DBG_TSK_INFO));
 8004712:	f44f 72a4 	mov.w	r2, #328	; 0x148
 8004716:	2100      	movs	r1, #0
 8004718:	4803      	ldr	r0, [pc, #12]	; (8004728 <dbg_init+0x24>)
}
 800471a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	memset(tsk_info, 0, sizeof(DBG_TSK_INFO));
 800471e:	f000 beda 	b.w	80054d6 <memset>
 8004722:	bf00      	nop
 8004724:	20080544 	.word	0x20080544
 8004728:	20080878 	.word	0x20080878

0800472c <dbg_save_int_info>:

// 
void dbg_save_int_info(softvec_type_t type, uint32_t svc_type, uint32_t sp)
{
 800472c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t *tmp_sp;
	
	tmp_sp = (uint32_t*)sp;
	
	// 
	int_info->last_hist_idx = int_info->all_cnt & (DBG_INT_HIST_NUM - 1);
 8004730:	4c26      	ldr	r4, [pc, #152]	; (80047cc <dbg_save_int_info+0xa0>)
 8004732:	f8d4 31ec 	ldr.w	r3, [r4, #492]	; 0x1ec
 8004736:	f003 030f 	and.w	r3, r3, #15
	int_info->int_hist[int_info->last_hist_idx].int_type = type;
 800473a:	009d      	lsls	r5, r3, #2
 800473c:	18ee      	adds	r6, r5, r3
 800473e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
	int_info->last_hist_idx = int_info->all_cnt & (DBG_INT_HIST_NUM - 1);
 8004742:	f884 3330 	strb.w	r3, [r4, #816]	; 0x330
	int_info->int_hist[int_info->last_hist_idx].pc = *(tmp_sp + DBG_PC_OFFSET);
 8004746:	6bd7      	ldr	r7, [r2, #60]	; 0x3c
 8004748:	f8c6 71f8 	str.w	r7, [r6, #504]	; 0x1f8
	int_info->int_hist[int_info->last_hist_idx].lr = *(tmp_sp + DBG_LR_OFFSET);
 800474c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800474e:	f8c6 21fc 	str.w	r2, [r6, #508]	; 0x1fc
	if ((type == SVCall_INTERRUPT_NO) || (type == PENDSV_INTERRUPT_NO)) {
 8004752:	280b      	cmp	r0, #11
{
 8004754:	4607      	mov	r7, r0
	int_info->int_hist[int_info->last_hist_idx].int_type = type;
 8004756:	f8a6 01f4 	strh.w	r0, [r6, #500]	; 0x1f4
{
 800475a:	4688      	mov	r8, r1
	if ((type == SVCall_INTERRUPT_NO) || (type == PENDSV_INTERRUPT_NO)) {
 800475c:	d02f      	beq.n	80047be <dbg_save_int_info+0x92>
 800475e:	280e      	cmp	r0, #14
 8004760:	d02d      	beq.n	80047be <dbg_save_int_info+0x92>
		int_info->int_hist[int_info->last_hist_idx].svc_type = svc_type;
	} else {
		int_info->int_hist[int_info->last_hist_idx].svc_type = KZ_SYSCALL_TYPE_MAX;
 8004762:	220d      	movs	r2, #13
 8004764:	f886 21f6 	strb.w	r2, [r6, #502]	; 0x1f6
	}
	int_info->int_hist[int_info->last_hist_idx].icsr = SCB->ICSR;
 8004768:	441d      	add	r5, r3
 800476a:	4b19      	ldr	r3, [pc, #100]	; (80047d0 <dbg_save_int_info+0xa4>)
 800476c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	f8c5 3200 	str.w	r3, [r5, #512]	; 0x200
	int_info->int_hist[int_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 8004776:	f000 fcbb 	bl	80050f0 <kz_get_time_s>
 800477a:	4606      	mov	r6, r0
 800477c:	f000 fcb2 	bl	80050e4 <kz_get_time_ms>
	
	
	// 
	int_info->all_cnt++;
 8004780:	f8d4 21ec 	ldr.w	r2, [r4, #492]	; 0x1ec
	
	// 
	int_info->int_cnt[type]++;
 8004784:	f854 3027 	ldr.w	r3, [r4, r7, lsl #2]
	int_info->int_hist[int_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 8004788:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800478c:	fb01 0006 	mla	r0, r1, r6, r0
	int_info->all_cnt++;
 8004790:	3201      	adds	r2, #1
	int_info->int_cnt[type]++;
 8004792:	3301      	adds	r3, #1
	
	// SVC or PendSV
	if ((type == SVCall_INTERRUPT_NO) || (type == PENDSV_INTERRUPT_NO)) {
 8004794:	2f0b      	cmp	r7, #11
	int_info->int_hist[int_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 8004796:	f8c5 01f0 	str.w	r0, [r5, #496]	; 0x1f0
	int_info->all_cnt++;
 800479a:	f8c4 21ec 	str.w	r2, [r4, #492]	; 0x1ec
	int_info->int_cnt[type]++;
 800479e:	f844 3027 	str.w	r3, [r4, r7, lsl #2]
	if ((type == SVCall_INTERRUPT_NO) || (type == PENDSV_INTERRUPT_NO)) {
 80047a2:	d003      	beq.n	80047ac <dbg_save_int_info+0x80>
 80047a4:	2f0e      	cmp	r7, #14
 80047a6:	d001      	beq.n	80047ac <dbg_save_int_info+0x80>
 80047a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		int_info->svc_type[svc_type]++;
 80047ac:	f108 086e 	add.w	r8, r8, #110	; 0x6e
 80047b0:	f854 3028 	ldr.w	r3, [r4, r8, lsl #2]
 80047b4:	3301      	adds	r3, #1
 80047b6:	f844 3028 	str.w	r3, [r4, r8, lsl #2]
 80047ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		int_info->int_hist[int_info->last_hist_idx].svc_type = svc_type;
 80047be:	18ea      	adds	r2, r5, r3
 80047c0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80047c4:	f882 81f6 	strb.w	r8, [r2, #502]	; 0x1f6
 80047c8:	e7ce      	b.n	8004768 <dbg_save_int_info+0x3c>
 80047ca:	bf00      	nop
 80047cc:	20080544 	.word	0x20080544
 80047d0:	e000ed00 	.word	0xe000ed00

080047d4 <dbg_save_tsk_info>:
	}
}

// 
void dbg_save_tsk_info(char *tsk_name)
{
 80047d4:	b570      	push	{r4, r5, r6, lr}
	DBG_TSK_INFO *tsk_info = &dbg_tsk_info;
	
	// 
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 80047d6:	4d0e      	ldr	r5, [pc, #56]	; (8004810 <dbg_save_tsk_info+0x3c>)
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 80047d8:	4a0e      	ldr	r2, [pc, #56]	; (8004814 <dbg_save_tsk_info+0x40>)
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 80047da:	682b      	ldr	r3, [r5, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 80047dc:	6852      	ldr	r2, [r2, #4]
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 80047de:	f003 030f 	and.w	r3, r3, #15
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
 80047e2:	eb03 0483 	add.w	r4, r3, r3, lsl #2
 80047e6:	eb05 0484 	add.w	r4, r5, r4, lsl #2
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 80047ea:	f885 3144 	strb.w	r3, [r5, #324]	; 0x144
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 80047ee:	6162      	str	r2, [r4, #20]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
 80047f0:	60a0      	str	r0, [r4, #8]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 80047f2:	f000 fc7d 	bl	80050f0 <kz_get_time_s>
 80047f6:	4606      	mov	r6, r0
 80047f8:	f000 fc74 	bl	80050e4 <kz_get_time_ms>
	
	tsk_info->all_cnt++;
 80047fc:	682b      	ldr	r3, [r5, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 80047fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
	tsk_info->all_cnt++;
 8004802:	3301      	adds	r3, #1
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 8004804:	fb02 0006 	mla	r0, r2, r6, r0
	tsk_info->all_cnt++;
 8004808:	602b      	str	r3, [r5, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 800480a:	6060      	str	r0, [r4, #4]
 800480c:	bd70      	pop	{r4, r5, r6, pc}
 800480e:	bf00      	nop
 8004810:	20080878 	.word	0x20080878
 8004814:	e000ed00 	.word	0xe000ed00

08004818 <dbg_save_dispatch_tsk_info>:
}

// 
void dbg_save_dispatch_tsk_info(char *tsk_name, uint32_t sp)
{
 8004818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t *tmp_sp;
	
	tmp_sp = (uint32_t*)sp;
	
	// 
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 800481a:	4c14      	ldr	r4, [pc, #80]	; (800486c <dbg_save_dispatch_tsk_info+0x54>)
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 800481c:	4a14      	ldr	r2, [pc, #80]	; (8004870 <dbg_save_dispatch_tsk_info+0x58>)
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 800481e:	6823      	ldr	r3, [r4, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 8004820:	6852      	ldr	r2, [r2, #4]
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 8004822:	f003 030f 	and.w	r3, r3, #15
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
 8004826:	eb03 0583 	add.w	r5, r3, r3, lsl #2
 800482a:	eb04 0585 	add.w	r5, r4, r5, lsl #2
{
 800482e:	460f      	mov	r7, r1
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 8004830:	616a      	str	r2, [r5, #20]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
 8004832:	60a8      	str	r0, [r5, #8]
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 8004834:	f884 3144 	strb.w	r3, [r4, #324]	; 0x144
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 8004838:	f000 fc5a 	bl	80050f0 <kz_get_time_s>
 800483c:	4606      	mov	r6, r0
 800483e:	f000 fc51 	bl	80050e4 <kz_get_time_ms>
	tsk_info->tsk_hist[tsk_info->last_hist_idx].pc = *(tmp_sp + DBG_PC_OFFSET);
	tsk_info->tsk_hist[tsk_info->last_hist_idx].lr = *(tmp_sp + DBG_LR_OFFSET);
	
	tsk_info->all_cnt++;
 8004842:	6822      	ldr	r2, [r4, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].pc = *(tmp_sp + DBG_PC_OFFSET);
 8004844:	f894 3144 	ldrb.w	r3, [r4, #324]	; 0x144
 8004848:	f8d7 e03c 	ldr.w	lr, [r7, #60]	; 0x3c
	tsk_info->tsk_hist[tsk_info->last_hist_idx].lr = *(tmp_sp + DBG_LR_OFFSET);
 800484c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
	tsk_info->all_cnt++;
 800484e:	3201      	adds	r2, #1
	tsk_info->tsk_hist[tsk_info->last_hist_idx].pc = *(tmp_sp + DBG_PC_OFFSET);
 8004850:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004854:	eb04 0383 	add.w	r3, r4, r3, lsl #2
	tsk_info->all_cnt++;
 8004858:	6022      	str	r2, [r4, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 800485a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800485e:	fb02 0006 	mla	r0, r2, r6, r0
 8004862:	6068      	str	r0, [r5, #4]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].pc = *(tmp_sp + DBG_PC_OFFSET);
 8004864:	f8c3 e00c 	str.w	lr, [r3, #12]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].lr = *(tmp_sp + DBG_LR_OFFSET);
 8004868:	6119      	str	r1, [r3, #16]
 800486a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800486c:	200803fc 	.word	0x200803fc
 8004870:	e000ed00 	.word	0xe000ed00

08004874 <_busy_wait>:
.section	.text._busy_wait
.weak	_busy_wait
.type	_busy_wait, %function

_busy_wait:
1:	sub		r0, #1		// r0 = r0 - 1				1cycle
 8004874:	f1a0 0001 	sub.w	r0, r0, #1
	nop					// no operation				1cycle
 8004878:	bf00      	nop
	cmp		r0, #0		// if (r0 != 0)				1cycle	
 800487a:	2800      	cmp	r0, #0
	bne.n	1b			// 1:				1cycle
 800487c:	d1fa      	bne.n	8004874 <_busy_wait>
	bx		lr			// return
 800487e:	4770      	bx	lr

08004880 <cycmsg_main>:
 @brief bZ[WM^XN
 @param [in] argc
 @param [in] *argv[]
 */
int cycmsg_main(int argc, char *argv[])
{
 8004880:	b538      	push	{r3, r4, r5, lr}
 8004882:	4d0a      	ldr	r5, [pc, #40]	; (80048ac <cycmsg_main+0x2c>)
	LIST *node;
	LIST *prev_node;
	
	while(1){
		// TASK_PERIODX[v
		kz_tsleep(CYC_TASK_PERIOD);
 8004884:	2005      	movs	r0, #5
 8004886:	f000 fd27 	bl	80052d8 <kz_tsleep>

		node = cycmsg_que[0].head;
 800488a:	682c      	ldr	r4, [r5, #0]
		prev_node = cycmsg_que[0].head;

		// R[^C~ObZ[W
		while (node != NULL) {
 800488c:	b92c      	cbnz	r4, 800489a <cycmsg_main+0x1a>
 800488e:	e7f9      	b.n	8004884 <cycmsg_main+0x4>
				//kz_kmfree(node);
				node->remain_period = node->period;
			// w
			} else {
				// w^XN
				node->remain_period -= CYC_TASK_PERIOD;
 8004890:	3b05      	subs	r3, #5
 8004892:	60e3      	str	r3, [r4, #12]
			}
			// XV
			prev_node = node;
			node = node->next;
 8004894:	6824      	ldr	r4, [r4, #0]
		while (node != NULL) {
 8004896:	2c00      	cmp	r4, #0
 8004898:	d0f4      	beq.n	8004884 <cycmsg_main+0x4>
			if (node->remain_period <= CYC_TASK_PERIOD) {
 800489a:	68e3      	ldr	r3, [r4, #12]
 800489c:	2b05      	cmp	r3, #5
 800489e:	d8f7      	bhi.n	8004890 <cycmsg_main+0x10>
				node->cyc_msg();
 80048a0:	6863      	ldr	r3, [r4, #4]
 80048a2:	4798      	blx	r3
				node->remain_period = node->period;
 80048a4:	68a3      	ldr	r3, [r4, #8]
 80048a6:	60e3      	str	r3, [r4, #12]
 80048a8:	e7f4      	b.n	8004894 <cycmsg_main+0x14>
 80048aa:	bf00      	nop
 80048ac:	200809c8 	.word	0x200809c8

080048b0 <set_cyclic_message>:
	LIST *new_node;
	LIST *node;
	
	// p[^`FbN
	// bZ[WNULLAG[I
	if (cyclic_message == NULL) {
 80048b0:	b188      	cbz	r0, 80048d6 <set_cyclic_message+0x26>
{
 80048b2:	b538      	push	{r3, r4, r5, lr}
 80048b4:	4604      	mov	r4, r0
		return -1;
	}
	
	// Vm[h
	new_node = kz_kmalloc(sizeof(LIST));
 80048b6:	2010      	movs	r0, #16
 80048b8:	460d      	mov	r5, r1
 80048ba:	f000 fcc5 	bl	8005248 <kz_kmalloc>
	new_node->cyc_msg       = cyclic_message;
	new_node->period        = period;
	new_node->remain_period = period;
	new_node->next          = NULL;
	
	if (cycmsg_que[0].tail) {
 80048be:	4b08      	ldr	r3, [pc, #32]	; (80048e0 <set_cyclic_message+0x30>)
	new_node->cyc_msg       = cyclic_message;
 80048c0:	6044      	str	r4, [r0, #4]
	if (cycmsg_que[0].tail) {
 80048c2:	685a      	ldr	r2, [r3, #4]
	new_node->period        = period;
 80048c4:	6085      	str	r5, [r0, #8]
	new_node->next          = NULL;
 80048c6:	2100      	movs	r1, #0
	new_node->remain_period = period;
 80048c8:	60c5      	str	r5, [r0, #12]
	new_node->next          = NULL;
 80048ca:	6001      	str	r1, [r0, #0]
	if (cycmsg_que[0].tail) {
 80048cc:	b132      	cbz	r2, 80048dc <set_cyclic_message+0x2c>
		cycmsg_que[0].tail->next = new_node;
 80048ce:	6010      	str	r0, [r2, #0]
	} else {
		cycmsg_que[0].head = new_node;
	}
	cycmsg_que[0].tail = new_node;
 80048d0:	6058      	str	r0, [r3, #4]
	
	return 0;
 80048d2:	2000      	movs	r0, #0
 80048d4:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
 80048d6:	f04f 30ff 	mov.w	r0, #4294967295
 80048da:	4770      	bx	lr
		cycmsg_que[0].head = new_node;
 80048dc:	6018      	str	r0, [r3, #0]
 80048de:	e7f7      	b.n	80048d0 <set_cyclic_message+0x20>
 80048e0:	200809c8 	.word	0x200809c8

080048e4 <cyc_init>:
 @brief 
 @param [in] 
 @return     
*/
void cyc_init(void)
{
 80048e4:	b530      	push	{r4, r5, lr}
 80048e6:	b083      	sub	sp, #12
	CYC_CTL *this = &cyc_ctl;
	int32_t ret;
	
	// ubN
	memset(this, 0, sizeof(CYC_CTL));
 80048e8:	4c08      	ldr	r4, [pc, #32]	; (800490c <cyc_init+0x28>)
	
	// ^XN
	this->tsk_id = kz_run(cycmsg_main, "cyc_main",  CYC_PRI, CYC_STACK, 0, NULL);
 80048ea:	4909      	ldr	r1, [pc, #36]	; (8004910 <cyc_init+0x2c>)
 80048ec:	4809      	ldr	r0, [pc, #36]	; (8004914 <cyc_init+0x30>)
	memset(this, 0, sizeof(CYC_CTL));
 80048ee:	2500      	movs	r5, #0
	this->tsk_id = kz_run(cycmsg_main, "cyc_main",  CYC_PRI, CYC_STACK, 0, NULL);
 80048f0:	9501      	str	r5, [sp, #4]
 80048f2:	9500      	str	r5, [sp, #0]
 80048f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80048f8:	2209      	movs	r2, #9
	memset(this, 0, sizeof(CYC_CTL));
 80048fa:	6025      	str	r5, [r4, #0]
 80048fc:	6065      	str	r5, [r4, #4]
	this->tsk_id = kz_run(cycmsg_main, "cyc_main",  CYC_PRI, CYC_STACK, 0, NULL);
 80048fe:	f000 fc6d 	bl	80051dc <kz_run>
	
	// XV
	this->state = ST_INITIALIZED;
 8004902:	2301      	movs	r3, #1
	this->tsk_id = kz_run(cycmsg_main, "cyc_main",  CYC_PRI, CYC_STACK, 0, NULL);
 8004904:	6060      	str	r0, [r4, #4]
	this->state = ST_INITIALIZED;
 8004906:	6023      	str	r3, [r4, #0]
}
 8004908:	b003      	add	sp, #12
 800490a:	bd30      	pop	{r4, r5, pc}
 800490c:	200809c0 	.word	0x200809c0
 8004910:	08005b1c 	.word	0x08005b1c
 8004914:	08004881 	.word	0x08004881

08004918 <bt_dev_callback>:
	WAV_CTL *this = (WAV_CTL*)vp;
	uint8_t byte_pos;
	int32_t ret;
	
	// I[vAAf[^M
	if ((this->status != ST_OPEND) &&
 8004918:	780b      	ldrb	r3, [r1, #0]
 800491a:	1e9a      	subs	r2, r3, #2
 800491c:	2a02      	cmp	r2, #2
 800491e:	d84b      	bhi.n	80049b8 <bt_dev_callback+0xa0>
		(this->status != ST_DATA_RECEIVING)) {
		return;
	}
	
	// f[^
	if (this->status != ST_DATA_RECEIVING) {
 8004920:	2b04      	cmp	r3, #4
{
 8004922:	b570      	push	{r4, r5, r6, lr}
 8004924:	460c      	mov	r4, r1
	if (this->status != ST_DATA_RECEIVING) {
 8004926:	d01f      	beq.n	8004968 <bt_dev_callback+0x50>
	this->rcv_buf.data[this->rcv_cnt++] = data;
 8004928:	4d40      	ldr	r5, [pc, #256]	; (8004a2c <bt_dev_callback+0x114>)
 800492a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 800492c:	1c5a      	adds	r2, r3, #1
 800492e:	18e9      	adds	r1, r5, r3
	if (this->rcv_cnt == 4) {
 8004930:	2a04      	cmp	r2, #4
	this->rcv_buf.data[this->rcv_cnt++] = data;
 8004932:	7408      	strb	r0, [r1, #16]
 8004934:	63ea      	str	r2, [r5, #60]	; 0x3c
	if (this->rcv_cnt == 4) {
 8004936:	d046      	beq.n	80049c6 <bt_dev_callback+0xae>
	} else if (this->rcv_cnt == 8) {
 8004938:	2a08      	cmp	r2, #8
 800493a:	d03e      	beq.n	80049ba <bt_dev_callback+0xa2>
	} else if (this->rcv_cnt == 12) {
 800493c:	2a0c      	cmp	r2, #12
 800493e:	d056      	beq.n	80049ee <bt_dev_callback+0xd6>
	} else if (this->rcv_cnt == 16) {
 8004940:	2a10      	cmp	r2, #16
 8004942:	d062      	beq.n	8004a0a <bt_dev_callback+0xf2>
	} else if (this->rcv_cnt == 20) {
 8004944:	3b13      	subs	r3, #19
 8004946:	2b0e      	cmp	r3, #14
 8004948:	d805      	bhi.n	8004956 <bt_dev_callback+0x3e>
 800494a:	f245 1115 	movw	r1, #20757	; 0x5115
 800494e:	fa21 f303 	lsr.w	r3, r1, r3
 8004952:	07db      	lsls	r3, r3, #31
 8004954:	d434      	bmi.n	80049c0 <bt_dev_callback+0xa8>
	} else if (this->rcv_cnt == 36) {
 8004956:	2a24      	cmp	r2, #36	; 0x24
 8004958:	d052      	beq.n	8004a00 <bt_dev_callback+0xe8>
	} else if (this->rcv_cnt == 40) {
 800495a:	2a28      	cmp	r2, #40	; 0x28
 800495c:	d05e      	beq.n	8004a1c <bt_dev_callback+0x104>
	} else if (this->rcv_cnt == 44) {
 800495e:	2a2c      	cmp	r2, #44	; 0x2c
 8004960:	d12e      	bne.n	80049c0 <bt_dev_callback+0xa8>
			// I[vXV
			this->status = ST_OPEND;
		// tH[}bgH
		} else if (ret == WAVE_FOMART_OK) {
			// f[^MXV
			this->status = ST_DATA_RECEIVING;
 8004962:	2304      	movs	r3, #4
 8004964:	7023      	strb	r3, [r4, #0]
 8004966:	bd70      	pop	{r4, r5, r6, pc}
		}
		return;
	}
	
	// f[^i[
	byte_pos = (this->sample_data_cnt++) % this->sample_data_size;
 8004968:	6c8b      	ldr	r3, [r1, #72]	; 0x48
 800496a:	f8b1 1044 	ldrh.w	r1, [r1, #68]	; 0x44
 800496e:	fbb3 f2f1 	udiv	r2, r3, r1
 8004972:	fb01 3212 	mls	r2, r1, r2, r3
	this->sample_data |= (data << (byte_pos * 8));
 8004976:	b2d2      	uxtb	r2, r2
 8004978:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800497a:	00d6      	lsls	r6, r2, #3
 800497c:	40b0      	lsls	r0, r6
	
	// 1Tv?
	if (byte_pos == (this->sample_data_size - 1)) {
 800497e:	3901      	subs	r1, #1
	byte_pos = (this->sample_data_cnt++) % this->sample_data_size;
 8004980:	3301      	adds	r3, #1
	this->sample_data |= (data << (byte_pos * 8));
 8004982:	4328      	orrs	r0, r5
	if (byte_pos == (this->sample_data_size - 1)) {
 8004984:	428a      	cmp	r2, r1
	byte_pos = (this->sample_data_cnt++) % this->sample_data_size;
 8004986:	64a3      	str	r3, [r4, #72]	; 0x48
	this->sample_data |= (data << (byte_pos * 8));
 8004988:	64e0      	str	r0, [r4, #76]	; 0x4c
	if (byte_pos == (this->sample_data_size - 1)) {
 800498a:	d028      	beq.n	80049de <bt_dev_callback+0xc6>
		// f[^NA
		this->sample_data = 0;
	}
	
	// Sf[^MH
	if (this->sample_data_cnt >= this->wave_data_size) {
 800498c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800498e:	4293      	cmp	r3, r2
 8004990:	d3e9      	bcc.n	8004966 <bt_dev_callback+0x4e>
		// R[obN
		if (this->end_callback != NULL) {
 8004992:	68a3      	ldr	r3, [r4, #8]
 8004994:	b10b      	cbz	r3, 800499a <bt_dev_callback+0x82>
			this->end_callback(this->callback_vp);
 8004996:	68e0      	ldr	r0, [r4, #12]
 8004998:	4798      	blx	r3
		}
		// NA
		memset(&(this->rcv_buf), 0, sizeof(WAV_HEADER));
 800499a:	222c      	movs	r2, #44	; 0x2c
 800499c:	2100      	movs	r1, #0
 800499e:	f104 0010 	add.w	r0, r4, #16
 80049a2:	f000 fd98 	bl	80054d6 <memset>
		this->rcv_cnt = 0;
		this->wave_data_size = 0;
		this->sample_data_size = 0;
		this->sample_data_cnt = 0;
		// XV
		this->status = ST_OPEND;
 80049a6:	2202      	movs	r2, #2
		this->rcv_cnt = 0;
 80049a8:	2300      	movs	r3, #0
		this->status = ST_OPEND;
 80049aa:	7022      	strb	r2, [r4, #0]
		this->rcv_cnt = 0;
 80049ac:	63e3      	str	r3, [r4, #60]	; 0x3c
		this->wave_data_size = 0;
 80049ae:	6423      	str	r3, [r4, #64]	; 0x40
		this->sample_data_size = 0;
 80049b0:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
		this->sample_data_cnt = 0;
 80049b4:	64a3      	str	r3, [r4, #72]	; 0x48
 80049b6:	bd70      	pop	{r4, r5, r6, pc}
 80049b8:	4770      	bx	lr
								(this->rcv_buf.info.size1[3] << 24 )) + 8 - sizeof(WAV_HEADER);
 80049ba:	696b      	ldr	r3, [r5, #20]
 80049bc:	3b24      	subs	r3, #36	; 0x24
		this->wave_data_size = ((this->rcv_buf.info.size1[0] << 0) | 
 80049be:	642b      	str	r3, [r5, #64]	; 0x40
			this->status = ST_FMT_ANLYSING;
 80049c0:	2303      	movs	r3, #3
 80049c2:	7023      	strb	r3, [r4, #0]
 80049c4:	bd70      	pop	{r4, r5, r6, pc}
		if (memcmp(this->rcv_buf.info.riff_str, "RIFF", 4)) {
 80049c6:	491a      	ldr	r1, [pc, #104]	; (8004a30 <bt_dev_callback+0x118>)
 80049c8:	f105 0010 	add.w	r0, r5, #16
 80049cc:	f000 fd74 	bl	80054b8 <memcmp>
 80049d0:	2800      	cmp	r0, #0
 80049d2:	d0f5      	beq.n	80049c0 <bt_dev_callback+0xa8>
			this->rcv_cnt = 0;
 80049d4:	2200      	movs	r2, #0
			this->status = ST_OPEND;
 80049d6:	2302      	movs	r3, #2
			this->rcv_cnt = 0;
 80049d8:	63ea      	str	r2, [r5, #60]	; 0x3c
			this->status = ST_OPEND;
 80049da:	7023      	strb	r3, [r4, #0]
 80049dc:	bd70      	pop	{r4, r5, r6, pc}
		if (this->rcv_callback != NULL) {
 80049de:	6862      	ldr	r2, [r4, #4]
 80049e0:	b112      	cbz	r2, 80049e8 <bt_dev_callback+0xd0>
			this->rcv_callback(this->sample_data, this->callback_vp);
 80049e2:	68e1      	ldr	r1, [r4, #12]
 80049e4:	4790      	blx	r2
 80049e6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
		this->sample_data = 0;
 80049e8:	2200      	movs	r2, #0
 80049ea:	64e2      	str	r2, [r4, #76]	; 0x4c
 80049ec:	e7ce      	b.n	800498c <bt_dev_callback+0x74>
		if (memcmp(this->rcv_buf.info.wave_str, "WAVE", 4)) {
 80049ee:	2204      	movs	r2, #4
 80049f0:	4910      	ldr	r1, [pc, #64]	; (8004a34 <bt_dev_callback+0x11c>)
 80049f2:	f105 0018 	add.w	r0, r5, #24
 80049f6:	f000 fd5f 	bl	80054b8 <memcmp>
 80049fa:	2800      	cmp	r0, #0
 80049fc:	d0e0      	beq.n	80049c0 <bt_dev_callback+0xa8>
 80049fe:	e7e9      	b.n	80049d4 <bt_dev_callback+0xbc>
		this->sample_data_size = ((this->rcv_buf.info.bit_par_sample[1] << 8)|(this->rcv_buf.info.bit_par_sample[0] << 0))/8;
 8004a00:	8e6b      	ldrh	r3, [r5, #50]	; 0x32
 8004a02:	10db      	asrs	r3, r3, #3
 8004a04:	f8a5 3044 	strh.w	r3, [r5, #68]	; 0x44
 8004a08:	e7da      	b.n	80049c0 <bt_dev_callback+0xa8>
		if (memcmp(this->rcv_buf.info.fmt_str, "fmt ", 4)) {
 8004a0a:	2204      	movs	r2, #4
 8004a0c:	490a      	ldr	r1, [pc, #40]	; (8004a38 <bt_dev_callback+0x120>)
 8004a0e:	f105 001c 	add.w	r0, r5, #28
 8004a12:	f000 fd51 	bl	80054b8 <memcmp>
 8004a16:	2800      	cmp	r0, #0
 8004a18:	d0d2      	beq.n	80049c0 <bt_dev_callback+0xa8>
 8004a1a:	e7db      	b.n	80049d4 <bt_dev_callback+0xbc>
		if (memcmp(this->rcv_buf.info.data_str, "data ", 4)) {
 8004a1c:	2204      	movs	r2, #4
 8004a1e:	4907      	ldr	r1, [pc, #28]	; (8004a3c <bt_dev_callback+0x124>)
 8004a20:	4807      	ldr	r0, [pc, #28]	; (8004a40 <bt_dev_callback+0x128>)
 8004a22:	f000 fd49 	bl	80054b8 <memcmp>
 8004a26:	2800      	cmp	r0, #0
 8004a28:	d0ca      	beq.n	80049c0 <bt_dev_callback+0xa8>
 8004a2a:	e7d3      	b.n	80049d4 <bt_dev_callback+0xbc>
 8004a2c:	200809d0 	.word	0x200809d0
 8004a30:	08005b28 	.word	0x08005b28
 8004a34:	08005b30 	.word	0x08005b30
 8004a38:	08005b38 	.word	0x08005b38
 8004a3c:	08005b40 	.word	0x08005b40
 8004a40:	20080a04 	.word	0x20080a04

08004a44 <wav_init>:
}

// OJ
// 
void wav_init(void)
{
 8004a44:	b510      	push	{r4, lr}
	WAV_CTL *this = &wav_ctl;
	
	// ubN
	memset(this, 0, sizeof(WAV_CTL));
 8004a46:	4c04      	ldr	r4, [pc, #16]	; (8004a58 <wav_init+0x14>)
 8004a48:	2250      	movs	r2, #80	; 0x50
 8004a4a:	4620      	mov	r0, r4
 8004a4c:	2100      	movs	r1, #0
 8004a4e:	f000 fd42 	bl	80054d6 <memset>
	
	// XV
	this->status = ST_INITIALIZED;
 8004a52:	2301      	movs	r3, #1
 8004a54:	7023      	strb	r3, [r4, #0]
 8004a56:	bd10      	pop	{r4, pc}
 8004a58:	200809d0 	.word	0x200809d0

08004a5c <wav_open>:
	return;
}

// I[v
int32_t wav_open(WAV_RCV_CALLBACK rcv_callback, WAV_END_CALLBACK end_callback, void *callback_vp)
{
 8004a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	WAV_CTL *this = &wav_ctl;
	int32_t ret;
	
	// R[obNo^
	ret = bt_dev_reg_callback(bt_dev_callback, this);
 8004a5e:	4c09      	ldr	r4, [pc, #36]	; (8004a84 <wav_open+0x28>)
{
 8004a60:	4607      	mov	r7, r0
 8004a62:	460e      	mov	r6, r1
	ret = bt_dev_reg_callback(bt_dev_callback, this);
 8004a64:	4808      	ldr	r0, [pc, #32]	; (8004a88 <wav_open+0x2c>)
 8004a66:	4621      	mov	r1, r4
{
 8004a68:	4615      	mov	r5, r2
	ret = bt_dev_reg_callback(bt_dev_callback, this);
 8004a6a:	f7fe fdd3 	bl	8003614 <bt_dev_reg_callback>
	if (ret != 0) {
 8004a6e:	b928      	cbnz	r0, 8004a7c <wav_open+0x20>
	this->rcv_callback = rcv_callback;
	this->end_callback = end_callback;
	this->callback_vp = callback_vp;
	
	// I[vXV
	this->status = ST_OPEND;
 8004a70:	2302      	movs	r3, #2
 8004a72:	7023      	strb	r3, [r4, #0]
	this->rcv_callback = rcv_callback;
 8004a74:	6067      	str	r7, [r4, #4]
	this->end_callback = end_callback;
 8004a76:	60a6      	str	r6, [r4, #8]
	this->callback_vp = callback_vp;
 8004a78:	60e5      	str	r5, [r4, #12]
	
	return 0;
 8004a7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -1;
 8004a7c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8004a80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a82:	bf00      	nop
 8004a84:	200809d0 	.word	0x200809d0
 8004a88:	08004919 	.word	0x08004919

08004a8c <_dispatch>:

    .section	.text._dispatch
	.weak	_dispatch
	.type	_dispatch, %function
_dispatch:
    MOV   R13, R0
 8004a8c:	4685      	mov	sp, r0
    LDR   R0,  [R13, #0]
 8004a8e:	9800      	ldr	r0, [sp, #0]
	LDR   R1,  [R13, #4]
 8004a90:	9901      	ldr	r1, [sp, #4]
	LDR   R2,  [R13, #8]
 8004a92:	9a02      	ldr	r2, [sp, #8]
	LDR   R3,  [R13, #12]
 8004a94:	9b03      	ldr	r3, [sp, #12]
	LDR   R4,  [R13, #16]
 8004a96:	9c04      	ldr	r4, [sp, #16]
	LDR   R5,  [R13, #20]
 8004a98:	9d05      	ldr	r5, [sp, #20]
	LDR   R6,  [R13, #24]
 8004a9a:	9e06      	ldr	r6, [sp, #24]
	LDR   R7,  [R13, #28]
 8004a9c:	9f07      	ldr	r7, [sp, #28]
	LDR   R8,  [R13, #32]
 8004a9e:	f8dd 8020 	ldr.w	r8, [sp, #32]
	LDR   R9,  [R13, #36]
 8004aa2:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
	LDR   R10, [R13, #40]
 8004aa6:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
	LDR   R11, [R13, #44]
 8004aaa:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
	LDR   R12, [R13, #48]
 8004aae:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
	ADD   R13, #52
 8004ab2:	b00d      	add	sp, #52	; 0x34
	pop {pc}
 8004ab4:	bd00      	pop	{pc}

08004ab6 <_dispatch_int>:

    .section	.text._dispatch_int
	.weak	_dispatch_int
	.type	_dispatch_int, %function
_dispatch_int:
    MOV   R13, R0
 8004ab6:	4685      	mov	sp, r0
    pop {r4-r11,pc}
 8004ab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004abc <vec_common>:
//.extern interrput
    .section	.text.vec_common
	.weak	vec_common
	.type	vec_common, %function
vec_common:
  push {r4-r11,LR}  /* Save all registers that are not saved */
 8004abc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  MRS   r0, IPSR    /* first argument = interrupt no         */
 8004ac0:	f3ef 8005 	mrs	r0, IPSR
  MRS   r1, MSP     /* second argument = stack pointer       */
 8004ac4:	f3ef 8108 	mrs	r1, MSP
  bl    thread_intr /* jump to thread_intr                   */
 8004ac8:	f000 f9e2 	bl	8004e90 <thread_intr>
  pop  {r4-r11,PC}
 8004acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004ad0 <putcurrent>:
}

/* JgEXbhfB[EL[q */
static int putcurrent(void)
{
	if (current == NULL) {
 8004ad0:	4b0e      	ldr	r3, [pc, #56]	; (8004b0c <putcurrent+0x3c>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	b1bb      	cbz	r3, 8004b06 <putcurrent+0x36>
		return -1;
	}
	if (current->flags & KZ_THREAD_FLAG_READY) {
 8004ad6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004ad8:	07d1      	lsls	r1, r2, #31
 8004ada:	d40f      	bmi.n	8004afc <putcurrent+0x2c>
{
 8004adc:	b430      	push	{r4, r5}
		/* L */
		return 1;
	}

	/* fB[EL[ */
	if (readyque[current->priority].tail) {
 8004ade:	69dd      	ldr	r5, [r3, #28]
 8004ae0:	490b      	ldr	r1, [pc, #44]	; (8004b10 <putcurrent+0x40>)
 8004ae2:	00e8      	lsls	r0, r5, #3
 8004ae4:	180c      	adds	r4, r1, r0
 8004ae6:	6864      	ldr	r4, [r4, #4]
 8004ae8:	b154      	cbz	r4, 8004b00 <putcurrent+0x30>
		readyque[current->priority].tail->next = current;
 8004aea:	6023      	str	r3, [r4, #0]
	} else {
		readyque[current->priority].head = current;
	}
	readyque[current->priority].tail = current;
 8004aec:	4401      	add	r1, r0
	current->flags |= KZ_THREAD_FLAG_READY;
 8004aee:	f042 0201 	orr.w	r2, r2, #1
	readyque[current->priority].tail = current;
 8004af2:	604b      	str	r3, [r1, #4]

	return 0;
 8004af4:	2000      	movs	r0, #0
	current->flags |= KZ_THREAD_FLAG_READY;
 8004af6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004af8:	bc30      	pop	{r4, r5}
 8004afa:	4770      	bx	lr
		return 1;
 8004afc:	2001      	movs	r0, #1
 8004afe:	4770      	bx	lr
		readyque[current->priority].head = current;
 8004b00:	f841 3035 	str.w	r3, [r1, r5, lsl #3]
 8004b04:	e7f2      	b.n	8004aec <putcurrent+0x1c>
		return -1;
 8004b06:	f04f 30ff 	mov.w	r0, #4294967295
 8004b0a:	4770      	bx	lr
 8004b0c:	20080a20 	.word	0x20080a20
 8004b10:	20080c58 	.word	0x20080c58

08004b14 <SysTick_Handler>:

/* Systick */
void SysTick_Handler(void)
{
	/*  */
	mng_time.time_ms++;
 8004b14:	4a2c      	ldr	r2, [pc, #176]	; (8004bc8 <SysTick_Handler+0xb4>)
 8004b16:	6813      	ldr	r3, [r2, #0]
 8004b18:	3301      	adds	r3, #1
	/* 1000mso */
	if(1000 == mng_time.time_ms){
 8004b1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
{
 8004b1e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	mng_time.time_ms++;
 8004b22:	6013      	str	r3, [r2, #0]
	if(1000 == mng_time.time_ms){
 8004b24:	d104      	bne.n	8004b30 <SysTick_Handler+0x1c>
		mng_time.time_s++;
 8004b26:	6853      	ldr	r3, [r2, #4]
		mng_time.time_ms = 0;
 8004b28:	2100      	movs	r1, #0
		mng_time.time_s++;
 8004b2a:	3301      	adds	r3, #1
		mng_time.time_ms = 0;
 8004b2c:	e882 000a 	stmia.w	r2, {r1, r3}
{
	int i;
	kz_thread *current_task;
	kz_thread *prev_task;
	
	current_task = timque[0].head;
 8004b30:	f8df e09c 	ldr.w	lr, [pc, #156]	; 8004bd0 <SysTick_Handler+0xbc>
 8004b34:	f8de 4000 	ldr.w	r4, [lr]
	prev_task = timque[0].head;
	
	while(NULL != current_task) {
 8004b38:	b344      	cbz	r4, 8004b8c <SysTick_Handler+0x78>
 8004b3a:	2700      	movs	r7, #0
 8004b3c:	f8de 5004 	ldr.w	r5, [lr, #4]
		if(0 == current_task->time){
			/* fB[L[*/
			if(readyque[current_task->priority].tail) {
 8004b40:	4822      	ldr	r0, [pc, #136]	; (8004bcc <SysTick_Handler+0xb8>)
	while(NULL != current_task) {
 8004b42:	46bc      	mov	ip, r7
			} else if (current_task == timque[0].tail) {
				/*   timqueO^XN */
				timque[0].tail = prev_task;
			}
			/* timqueOAfBXpb`^XNnext|C^NA */
			current_task->t_next = NULL;
 8004b44:	463e      	mov	r6, r7
	while(NULL != current_task) {
 8004b46:	46a0      	mov	r8, r4
 8004b48:	4623      	mov	r3, r4
		if(0 == current_task->time){
 8004b4a:	689a      	ldr	r2, [r3, #8]
 8004b4c:	bb02      	cbnz	r2, 8004b90 <SysTick_Handler+0x7c>
			if(readyque[current_task->priority].tail) {
 8004b4e:	f8d3 901c 	ldr.w	r9, [r3, #28]
 8004b52:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004b56:	1881      	adds	r1, r0, r2
 8004b58:	6849      	ldr	r1, [r1, #4]
 8004b5a:	b301      	cbz	r1, 8004b9e <SysTick_Handler+0x8a>
				readyque[current_task->priority].tail->next = current_task;
 8004b5c:	600b      	str	r3, [r1, #0]
			current_task->flags |= KZ_THREAD_FLAG_READY;
 8004b5e:	6a99      	ldr	r1, [r3, #40]	; 0x28
			prev_task->t_next = current_task->t_next;
 8004b60:	f8d3 9004 	ldr.w	r9, [r3, #4]
			readyque[current_task->priority].tail = current_task;
 8004b64:	4402      	add	r2, r0
			current_task->flags |= KZ_THREAD_FLAG_READY;
 8004b66:	f041 0101 	orr.w	r1, r1, #1
			if(current_task == timque[0].head) {
 8004b6a:	429c      	cmp	r4, r3
			readyque[current_task->priority].tail = current_task;
 8004b6c:	6053      	str	r3, [r2, #4]
			current_task->flags |= KZ_THREAD_FLAG_READY;
 8004b6e:	6299      	str	r1, [r3, #40]	; 0x28
			prev_task->t_next = current_task->t_next;
 8004b70:	f8c8 9004 	str.w	r9, [r8, #4]
			if(current_task == timque[0].head) {
 8004b74:	d016      	beq.n	8004ba4 <SysTick_Handler+0x90>
			} else if (current_task == timque[0].tail) {
 8004b76:	429d      	cmp	r5, r3
 8004b78:	d019      	beq.n	8004bae <SysTick_Handler+0x9a>
			current_task->t_next = NULL;
 8004b7a:	605e      	str	r6, [r3, #4]
			/* ^XNXV */
			current_task = prev_task->t_next;
 8004b7c:	f8d8 3004 	ldr.w	r3, [r8, #4]
	while(NULL != current_task) {
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d1e2      	bne.n	8004b4a <SysTick_Handler+0x36>
 8004b84:	f1bc 0f00 	cmp.w	ip, #0
 8004b88:	d118      	bne.n	8004bbc <SysTick_Handler+0xa8>
 8004b8a:	b9d7      	cbnz	r7, 8004bc2 <SysTick_Handler+0xae>
 8004b8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		} else {
			/* 1 */
			current_task->time--;
 8004b90:	3a01      	subs	r2, #1
 8004b92:	609a      	str	r2, [r3, #8]
			/* O^XNXV */
			prev_task = current_task;
			/* ^XNXV */
			current_task = current_task->t_next;
 8004b94:	4698      	mov	r8, r3
 8004b96:	685b      	ldr	r3, [r3, #4]
	while(NULL != current_task) {
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d1d6      	bne.n	8004b4a <SysTick_Handler+0x36>
 8004b9c:	e7f2      	b.n	8004b84 <SysTick_Handler+0x70>
				readyque[current_task->priority].head = current_task;
 8004b9e:	f840 3039 	str.w	r3, [r0, r9, lsl #3]
 8004ba2:	e7dc      	b.n	8004b5e <SysTick_Handler+0x4a>
				if(NULL == current_task->t_next) {
 8004ba4:	6864      	ldr	r4, [r4, #4]
 8004ba6:	b12c      	cbz	r4, 8004bb4 <SysTick_Handler+0xa0>
 8004ba8:	f04f 0c01 	mov.w	ip, #1
 8004bac:	e7e5      	b.n	8004b7a <SysTick_Handler+0x66>
			} else if (current_task == timque[0].tail) {
 8004bae:	4645      	mov	r5, r8
 8004bb0:	2701      	movs	r7, #1
 8004bb2:	e7e2      	b.n	8004b7a <SysTick_Handler+0x66>
				if(NULL == current_task->t_next) {
 8004bb4:	2701      	movs	r7, #1
 8004bb6:	46bc      	mov	ip, r7
					timque[0].tail = NULL;
 8004bb8:	4625      	mov	r5, r4
 8004bba:	e7de      	b.n	8004b7a <SysTick_Handler+0x66>
 8004bbc:	f8ce 4000 	str.w	r4, [lr]
 8004bc0:	e7e3      	b.n	8004b8a <SysTick_Handler+0x76>
 8004bc2:	f8ce 5004 	str.w	r5, [lr, #4]
 8004bc6:	e7e1      	b.n	8004b8c <SysTick_Handler+0x78>
 8004bc8:	20080be0 	.word	0x20080be0
 8004bcc:	20080c58 	.word	0x20080c58
 8004bd0:	200810d4 	.word	0x200810d4

08004bd4 <recvmsg>:
{
 8004bd4:	4603      	mov	r3, r0
	mp = mboxp->head;
 8004bd6:	6840      	ldr	r0, [r0, #4]
	mboxp->head = mp->next;
 8004bd8:	6802      	ldr	r2, [r0, #0]
{
 8004bda:	b410      	push	{r4}
	mboxp->head = mp->next;
 8004bdc:	605a      	str	r2, [r3, #4]
	if (mboxp->head == NULL)
 8004bde:	b19a      	cbz	r2, 8004c08 <recvmsg+0x34>
	p = mboxp->receiver->syscall.param;
 8004be0:	681a      	ldr	r2, [r3, #0]
	p->un.recv.ret = (kz_thread_id_t)mp->sender;
 8004be2:	6844      	ldr	r4, [r0, #4]
	p = mboxp->receiver->syscall.param;
 8004be4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
	mp->next = NULL;
 8004be6:	2100      	movs	r1, #0
 8004be8:	6001      	str	r1, [r0, #0]
	if (p->un.recv.sizep)
 8004bea:	6851      	ldr	r1, [r2, #4]
	p->un.recv.ret = (kz_thread_id_t)mp->sender;
 8004bec:	60d4      	str	r4, [r2, #12]
	if (p->un.recv.sizep)
 8004bee:	b109      	cbz	r1, 8004bf4 <recvmsg+0x20>
		*(p->un.recv.sizep) = mp->param.size;
 8004bf0:	6884      	ldr	r4, [r0, #8]
 8004bf2:	600c      	str	r4, [r1, #0]
	if (p->un.recv.pp)
 8004bf4:	6892      	ldr	r2, [r2, #8]
 8004bf6:	b10a      	cbz	r2, 8004bfc <recvmsg+0x28>
		*(p->un.recv.pp) = mp->param.p;
 8004bf8:	68c1      	ldr	r1, [r0, #12]
 8004bfa:	6011      	str	r1, [r2, #0]
	mboxp->receiver = NULL;
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	601a      	str	r2, [r3, #0]
}
 8004c00:	f85d 4b04 	ldr.w	r4, [sp], #4
	kzmem_free(mp);
 8004c04:	f000 bac8 	b.w	8005198 <kzmem_free>
		mboxp->tail = NULL;
 8004c08:	609a      	str	r2, [r3, #8]
 8004c0a:	e7e9      	b.n	8004be0 <recvmsg+0xc>

08004c0c <thread_run>:
{
 8004c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c10:	f8df 8158 	ldr.w	r8, [pc, #344]	; 8004d6c <thread_run+0x160>
 8004c14:	b083      	sub	sp, #12
 8004c16:	4647      	mov	r7, r8
	for (i = 0; i < THREAD_NUM; i++) {
 8004c18:	2400      	movs	r4, #0
		if (!thp->init.func) /*  */
 8004c1a:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8004c1c:	3744      	adds	r7, #68	; 0x44
 8004c1e:	b145      	cbz	r5, 8004c32 <thread_run+0x26>
	for (i = 0; i < THREAD_NUM; i++) {
 8004c20:	3401      	adds	r4, #1
 8004c22:	2c0f      	cmp	r4, #15
 8004c24:	d1f9      	bne.n	8004c1a <thread_run+0xe>
	return -1;
 8004c26:	f04f 35ff 	mov.w	r5, #4294967295
}
 8004c2a:	4628      	mov	r0, r5
 8004c2c:	b003      	add	sp, #12
 8004c2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c32:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8004c36:	4699      	mov	r9, r3
 8004c38:	eb0a 0304 	add.w	r3, sl, r4
 8004c3c:	ea4f 0b83 	mov.w	fp, r3, lsl #2
		thp = &threads[i];
 8004c40:	eb08 070b 	add.w	r7, r8, fp
 8004c44:	460e      	mov	r6, r1
 8004c46:	9201      	str	r2, [sp, #4]
 8004c48:	9000      	str	r0, [sp, #0]
	memset(thp, 0, sizeof(*thp));
 8004c4a:	2244      	movs	r2, #68	; 0x44
 8004c4c:	4629      	mov	r1, r5
 8004c4e:	4638      	mov	r0, r7
 8004c50:	f000 fc41 	bl	80054d6 <memset>
	strcpy(thp->name, name);
 8004c54:	f10b 000c 	add.w	r0, fp, #12
 8004c58:	4631      	mov	r1, r6
 8004c5a:	4440      	add	r0, r8
 8004c5c:	f000 fc43 	bl	80054e6 <strcpy>
	memset(thread_stack, 0, stacksize);
 8004c60:	4b3d      	ldr	r3, [pc, #244]	; (8004d58 <thread_run+0x14c>)
	thp->flags    = 0;
 8004c62:	62bd      	str	r5, [r7, #40]	; 0x28
	memset(thread_stack, 0, stacksize);
 8004c64:	681e      	ldr	r6, [r3, #0]
	thp->priority = priority;
 8004c66:	9b01      	ldr	r3, [sp, #4]
 8004c68:	61fb      	str	r3, [r7, #28]
	thp->init.func = func;
 8004c6a:	9b00      	ldr	r3, [sp, #0]
 8004c6c:	62fb      	str	r3, [r7, #44]	; 0x2c
	thp->init.argc = argc;
 8004c6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004c70:	633b      	str	r3, [r7, #48]	; 0x30
	thp->init.argv = argv;
 8004c72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c74:	637b      	str	r3, [r7, #52]	; 0x34
	memset(thread_stack, 0, stacksize);
 8004c76:	4630      	mov	r0, r6
 8004c78:	464a      	mov	r2, r9
 8004c7a:	4629      	mov	r1, r5
	thp->next     = NULL;
 8004c7c:	f848 500b 	str.w	r5, [r8, fp]
	memset(thread_stack, 0, stacksize);
 8004c80:	f000 fc29 	bl	80054d6 <memset>
	if(init_dispatch==0){
 8004c84:	4a35      	ldr	r2, [pc, #212]	; (8004d5c <thread_run+0x150>)
	thread_stack += stacksize;
 8004c86:	4934      	ldr	r1, [pc, #208]	; (8004d58 <thread_run+0x14c>)
	if(init_dispatch==0){
 8004c88:	6813      	ldr	r3, [r2, #0]
	thp->stack_size = stacksize;
 8004c8a:	f8c7 9024 	str.w	r9, [r7, #36]	; 0x24
	thread_stack += stacksize;
 8004c8e:	444e      	add	r6, r9
 8004c90:	600e      	str	r6, [r1, #0]
	thp->stack = thread_stack; /* X^bN */
 8004c92:	623e      	str	r6, [r7, #32]
	if(init_dispatch==0){
 8004c94:	bb93      	cbnz	r3, 8004cfc <thread_run+0xf0>
		*(--sp) = 0; /* r12 */
 8004c96:	f846 3c0c 	str.w	r3, [r6, #-12]
		*(--sp) = 0; /* r11 */
 8004c9a:	f846 3c10 	str.w	r3, [r6, #-16]
		*(--sp) = 0; /* r10 */
 8004c9e:	f846 3c14 	str.w	r3, [r6, #-20]
		*(--sp) = 0; /* r9  */
 8004ca2:	f846 3c18 	str.w	r3, [r6, #-24]
		*(--sp) = 0; /* r8  */
 8004ca6:	f846 3c1c 	str.w	r3, [r6, #-28]
		*(--sp) = 0; /* r7  */
 8004caa:	f846 3c20 	str.w	r3, [r6, #-32]
		*(--sp) = 0; /* r6  */
 8004cae:	f846 3c24 	str.w	r3, [r6, #-36]
		*(--sp) = 0; /* r5  */
 8004cb2:	f846 3c28 	str.w	r3, [r6, #-40]
		*(--sp) = 0; /* r4  */
 8004cb6:	f846 3c2c 	str.w	r3, [r6, #-44]
		*(--sp) = 0; /* r3  */
 8004cba:	f846 3c30 	str.w	r3, [r6, #-48]
		*(--sp) = 0; /* r2  */
 8004cbe:	f846 3c34 	str.w	r3, [r6, #-52]
		*(--sp) = 0; /* r1  */
 8004cc2:	f846 3c38 	str.w	r3, [r6, #-56]
		*(--sp) = (uint32_t)thread_end;
 8004cc6:	4826      	ldr	r0, [pc, #152]	; (8004d60 <thread_run+0x154>)
		*(--sp) = (uint32_t)thread_init;
 8004cc8:	4926      	ldr	r1, [pc, #152]	; (8004d64 <thread_run+0x158>)
		*(--sp) = (uint32_t)thp; /* r0  */
 8004cca:	f846 7c3c 	str.w	r7, [r6, #-60]
		init_dispatch = 1;
 8004cce:	2301      	movs	r3, #1
		*(--sp) = (uint32_t)thread_end;
 8004cd0:	f846 0c04 	str.w	r0, [r6, #-4]
		*(--sp) = (uint32_t)thread_init;
 8004cd4:	f846 1c08 	str.w	r1, [r6, #-8]
		init_dispatch = 1;
 8004cd8:	6013      	str	r3, [r2, #0]
		*(--sp) = (uint32_t)thp; /* r0  */
 8004cda:	3e3c      	subs	r6, #60	; 0x3c
 8004cdc:	463d      	mov	r5, r7
	thp->context.sp = (uint32)sp;
 8004cde:	4454      	add	r4, sl
 8004ce0:	eb08 0884 	add.w	r8, r8, r4, lsl #2
 8004ce4:	f8c8 6040 	str.w	r6, [r8, #64]	; 0x40
	putcurrent();
 8004ce8:	f7ff fef2 	bl	8004ad0 <putcurrent>
	current = thp;
 8004cec:	4b1e      	ldr	r3, [pc, #120]	; (8004d68 <thread_run+0x15c>)
 8004cee:	601f      	str	r7, [r3, #0]
	putcurrent();
 8004cf0:	f7ff feee 	bl	8004ad0 <putcurrent>
}
 8004cf4:	4628      	mov	r0, r5
 8004cf6:	b003      	add	sp, #12
 8004cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		*(--sp) = (uint32_t)thread_end;
 8004cfc:	4b18      	ldr	r3, [pc, #96]	; (8004d60 <thread_run+0x154>)
 8004cfe:	f846 3c04 	str.w	r3, [r6, #-4]
		*(--sp) = (uint32_t)thread_init; /* pc   */
 8004d02:	4a18      	ldr	r2, [pc, #96]	; (8004d64 <thread_run+0x158>)
		*(--sp) = 0;                     /* lr(Kv) */
 8004d04:	f846 5c10 	str.w	r5, [r6, #-16]
		*(--sp) = 0x1000000;             /* APSR */
 8004d08:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
		*(--sp) = (uint32_t)0xFFFFFFF9;
 8004d0c:	f06f 0306 	mvn.w	r3, #6
		*(--sp) = 0;                     /* r12  */
 8004d10:	f846 5c14 	str.w	r5, [r6, #-20]
		*(--sp) = 0;                     /* r3   */
 8004d14:	f846 5c18 	str.w	r5, [r6, #-24]
		*(--sp) = 0;                     /* r2   */
 8004d18:	f846 5c1c 	str.w	r5, [r6, #-28]
		*(--sp) = 0;                     /* r1   */
 8004d1c:	f846 5c20 	str.w	r5, [r6, #-32]
		*(--sp) = 0;                     /* r11  */
 8004d20:	f846 5c2c 	str.w	r5, [r6, #-44]
		*(--sp) = 0;                     /* r10  */
 8004d24:	f846 5c30 	str.w	r5, [r6, #-48]
		*(--sp) = 0;                     /* r9   */
 8004d28:	f846 5c34 	str.w	r5, [r6, #-52]
		*(--sp) = 0;                     /* r8   */
 8004d2c:	f846 5c38 	str.w	r5, [r6, #-56]
		*(--sp) = 0;                     /* r7   */
 8004d30:	f846 5c3c 	str.w	r5, [r6, #-60]
		*(--sp) = 0;                     /* r6   */
 8004d34:	f846 5c40 	str.w	r5, [r6, #-64]
		*(--sp) = 0;                     /* r5   */
 8004d38:	f846 5c44 	str.w	r5, [r6, #-68]
		*(--sp) = 0;                     /* r4   */
 8004d3c:	f846 5c48 	str.w	r5, [r6, #-72]
		*(--sp) = (uint32_t)thp;         /* r0(^XN) */
 8004d40:	f846 7c24 	str.w	r7, [r6, #-36]
		*(--sp) = 0x1000000;             /* APSR */
 8004d44:	f846 1c08 	str.w	r1, [r6, #-8]
		*(--sp) = (uint32_t)thread_init; /* pc   */
 8004d48:	f846 2c0c 	str.w	r2, [r6, #-12]
		*(--sp) = (uint32_t)0xFFFFFFF9;
 8004d4c:	f846 3c28 	str.w	r3, [r6, #-40]
		*(--sp) = (uint32_t)thp;         /* r0(^XN) */
 8004d50:	463d      	mov	r5, r7
		*(--sp) = 0;                     /* r4   */
 8004d52:	3e48      	subs	r6, #72	; 0x48
 8004d54:	e7c3      	b.n	8004cde <thread_run+0xd2>
 8004d56:	bf00      	nop
 8004d58:	20040000 	.word	0x20040000
 8004d5c:	20080bdc 	.word	0x20080bdc
 8004d60:	08004d71 	.word	0x08004d71
 8004d64:	08004d75 	.word	0x08004d75
 8004d68:	20080a20 	.word	0x20080a20
 8004d6c:	20080cd8 	.word	0x20080cd8

08004d70 <thread_end>:
	kz_exit();
 8004d70:	f000 ba46 	b.w	8005200 <kz_exit>

08004d74 <thread_init>:
{
 8004d74:	b508      	push	{r3, lr}
	thp->init.func(thp->init.argc, thp->init.argv);
 8004d76:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8004d78:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8004d7a:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8004d7c:	4798      	blx	r3
}
 8004d7e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	kz_exit();
 8004d82:	f000 ba3d 	b.w	8005200 <kz_exit>
 8004d86:	bf00      	nop

08004d88 <kz_start>:
{
 8004d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d8c:	b085      	sub	sp, #20
	current = NULL;
 8004d8e:	2400      	movs	r4, #0
 8004d90:	4e2e      	ldr	r6, [pc, #184]	; (8004e4c <kz_start+0xc4>)
{
 8004d92:	9303      	str	r3, [sp, #12]
	memset(handlers, 0, sizeof(handlers));
 8004d94:	4d2e      	ldr	r5, [pc, #184]	; (8004e50 <kz_start+0xc8>)
{
 8004d96:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 8004d9a:	f8dd a03c 	ldr.w	sl, [sp, #60]	; 0x3c
 8004d9e:	4688      	mov	r8, r1
 8004da0:	4691      	mov	r9, r2
 8004da2:	4607      	mov	r7, r0
	kzmem_init(); /* I */
 8004da4:	f000 f9aa 	bl	80050fc <kzmem_init>
	memset(readyque, 0, sizeof(readyque));
 8004da8:	4621      	mov	r1, r4
 8004daa:	2280      	movs	r2, #128	; 0x80
 8004dac:	4829      	ldr	r0, [pc, #164]	; (8004e54 <kz_start+0xcc>)
	current = NULL;
 8004dae:	6034      	str	r4, [r6, #0]
	memset(readyque, 0, sizeof(readyque));
 8004db0:	f000 fb91 	bl	80054d6 <memset>
	memset(threads,  0, sizeof(threads));
 8004db4:	4621      	mov	r1, r4
 8004db6:	f44f 727f 	mov.w	r2, #1020	; 0x3fc
 8004dba:	4827      	ldr	r0, [pc, #156]	; (8004e58 <kz_start+0xd0>)
 8004dbc:	f000 fb8b 	bl	80054d6 <memset>
	memset(handlers, 0, sizeof(handlers));
 8004dc0:	4621      	mov	r1, r4
 8004dc2:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8004dc6:	4628      	mov	r0, r5
 8004dc8:	f000 fb85 	bl	80054d6 <memset>
	memset(msgboxes, 0, sizeof(msgboxes));
 8004dcc:	4621      	mov	r1, r4
 8004dce:	2270      	movs	r2, #112	; 0x70
 8004dd0:	4822      	ldr	r0, [pc, #136]	; (8004e5c <kz_start+0xd4>)
 8004dd2:	f000 fb80 	bl	80054d6 <memset>
	memset(&mng_time, 0, sizeof(mng_time));
 8004dd6:	4922      	ldr	r1, [pc, #136]	; (8004e60 <kz_start+0xd8>)
	memset(timque, 0, sizeof(timque));
 8004dd8:	4a22      	ldr	r2, [pc, #136]	; (8004e64 <kz_start+0xdc>)
	memset(&mng_time, 0, sizeof(mng_time));
 8004dda:	600c      	str	r4, [r1, #0]
 8004ddc:	604c      	str	r4, [r1, #4]
	memset(timque, 0, sizeof(timque));
 8004dde:	6014      	str	r4, [r2, #0]
 8004de0:	6054      	str	r4, [r2, #4]
	dbg_init();
 8004de2:	f7ff fc8f 	bl	8004704 <dbg_init>
	handlers[type] = handler; /* OSonho^ */
 8004de6:	4a20      	ldr	r2, [pc, #128]	; (8004e68 <kz_start+0xe0>)
 8004de8:	62ea      	str	r2, [r5, #44]	; 0x2c
	putcurrent();
 8004dea:	f7ff fe71 	bl	8004ad0 <putcurrent>
	handlers[type] = handler; /* OSonho^ */
 8004dee:	4a1f      	ldr	r2, [pc, #124]	; (8004e6c <kz_start+0xe4>)
 8004df0:	63ea      	str	r2, [r5, #60]	; 0x3c
	putcurrent();
 8004df2:	f7ff fe6d 	bl	8004ad0 <putcurrent>
	HAL_NVIC_SetPriority(SVCall_IRQn, INTERRPUT_PRIORITY_4, 0);
 8004df6:	4622      	mov	r2, r4
 8004df8:	2104      	movs	r1, #4
 8004dfa:	f06f 0004 	mvn.w	r0, #4
 8004dfe:	f7fb fa15 	bl	800022c <HAL_NVIC_SetPriority>
	current = (kz_thread *)thread_run(func, name, priority, stacksize,
 8004e02:	9b03      	ldr	r3, [sp, #12]
 8004e04:	f8cd b000 	str.w	fp, [sp]
 8004e08:	464a      	mov	r2, r9
 8004e0a:	f8cd a004 	str.w	sl, [sp, #4]
 8004e0e:	4641      	mov	r1, r8
 8004e10:	4638      	mov	r0, r7
 8004e12:	f7ff fefb 	bl	8004c0c <thread_run>
	SysTick_Config(SystemCoreClock / 1000);
 8004e16:	4b16      	ldr	r3, [pc, #88]	; (8004e70 <kz_start+0xe8>)
 8004e18:	4a16      	ldr	r2, [pc, #88]	; (8004e74 <kz_start+0xec>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
	current = (kz_thread *)thread_run(func, name, priority, stacksize,
 8004e1c:	6030      	str	r0, [r6, #0]
	SysTick_Config(SystemCoreClock / 1000);
 8004e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e22:	099b      	lsrs	r3, r3, #6
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e24:	3b01      	subs	r3, #1
 8004e26:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004e2a:	d208      	bcs.n	8004e3e <kz_start+0xb6>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e2c:	4a12      	ldr	r2, [pc, #72]	; (8004e78 <kz_start+0xf0>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e2e:	4913      	ldr	r1, [pc, #76]	; (8004e7c <kz_start+0xf4>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e30:	6053      	str	r3, [r2, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e32:	2550      	movs	r5, #80	; 0x50
  NVIC_SetPriority (SysTick_IRQn, 5); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e34:	2307      	movs	r3, #7
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e36:	f881 5023 	strb.w	r5, [r1, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e3a:	6094      	str	r4, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e3c:	6013      	str	r3, [r2, #0]
	_dispatch(current->context);
 8004e3e:	6c00      	ldr	r0, [r0, #64]	; 0x40
}
 8004e40:	b005      	add	sp, #20
 8004e42:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	_dispatch(current->context);
 8004e46:	f7ff be21 	b.w	8004a8c <_dispatch>
 8004e4a:	bf00      	nop
 8004e4c:	20080a20 	.word	0x20080a20
 8004e50:	20080a24 	.word	0x20080a24
 8004e54:	20080c58 	.word	0x20080c58
 8004e58:	20080cd8 	.word	0x20080cd8
 8004e5c:	20080be8 	.word	0x20080be8
 8004e60:	20080be0 	.word	0x20080be0
 8004e64:	200810d4 	.word	0x200810d4
 8004e68:	0800507d 	.word	0x0800507d
 8004e6c:	08004b15 	.word	0x08004b15
 8004e70:	20040044 	.word	0x20040044
 8004e74:	10624dd3 	.word	0x10624dd3
 8004e78:	e000e010 	.word	0xe000e010
 8004e7c:	e000ed00 	.word	0xe000ed00

08004e80 <kz_sysdown>:
{
 8004e80:	b508      	push	{r3, lr}
	puts("system error!\n");
 8004e82:	4802      	ldr	r0, [pc, #8]	; (8004e8c <kz_sysdown+0xc>)
 8004e84:	f000 fada 	bl	800543c <puts>
 8004e88:	e7fe      	b.n	8004e88 <kz_sysdown+0x8>
 8004e8a:	bf00      	nop
 8004e8c:	08005b50 	.word	0x08005b50

08004e90 <thread_intr>:
{
 8004e90:	b538      	push	{r3, r4, r5, lr}
	current->context.sp = sp;
 8004e92:	4c13      	ldr	r4, [pc, #76]	; (8004ee0 <thread_intr+0x50>)
 8004e94:	6823      	ldr	r3, [r4, #0]
{
 8004e96:	460a      	mov	r2, r1
	current->context.sp = sp;
 8004e98:	6419      	str	r1, [r3, #64]	; 0x40
	dbg_save_int_info(type, current->syscall.type, sp);
 8004e9a:	f893 1038 	ldrb.w	r1, [r3, #56]	; 0x38
{
 8004e9e:	4605      	mov	r5, r0
	dbg_save_int_info(type, current->syscall.type, sp);
 8004ea0:	f7ff fc44 	bl	800472c <dbg_save_int_info>
	dbg_save_tsk_info(current->name);
 8004ea4:	6820      	ldr	r0, [r4, #0]
 8004ea6:	300c      	adds	r0, #12
 8004ea8:	f7ff fc94 	bl	80047d4 <dbg_save_tsk_info>
	if (handlers[type]) {
 8004eac:	4b0d      	ldr	r3, [pc, #52]	; (8004ee4 <thread_intr+0x54>)
 8004eae:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8004eb2:	b103      	cbz	r3, 8004eb6 <thread_intr+0x26>
		handlers[type]();
 8004eb4:	4798      	blx	r3
 8004eb6:	4a0c      	ldr	r2, [pc, #48]	; (8004ee8 <thread_intr+0x58>)
	for (i = 0; i < PRIORITY_NUM; i++) {
 8004eb8:	2300      	movs	r3, #0
		if (readyque[i].head) /*  */
 8004eba:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8004ebe:	b920      	cbnz	r0, 8004eca <thread_intr+0x3a>
	for (i = 0; i < PRIORITY_NUM; i++) {
 8004ec0:	3301      	adds	r3, #1
 8004ec2:	2b10      	cmp	r3, #16
 8004ec4:	d1f9      	bne.n	8004eba <thread_intr+0x2a>
	kz_sysdown();
 8004ec6:	f7ff ffdb 	bl	8004e80 <kz_sysdown>
	dbg_save_dispatch_tsk_info(current->name, current->context.sp);
 8004eca:	6c01      	ldr	r1, [r0, #64]	; 0x40
	current = readyque[i].head; /* JgEXbh */
 8004ecc:	6020      	str	r0, [r4, #0]
	dbg_save_dispatch_tsk_info(current->name, current->context.sp);
 8004ece:	300c      	adds	r0, #12
 8004ed0:	f7ff fca2 	bl	8004818 <dbg_save_dispatch_tsk_info>
	_dispatch_int(current->context);
 8004ed4:	6823      	ldr	r3, [r4, #0]
 8004ed6:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 8004ed8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	_dispatch_int(current->context);
 8004edc:	f7ff bdeb 	b.w	8004ab6 <_dispatch_int>
 8004ee0:	20080a20 	.word	0x20080a20
 8004ee4:	20080a24 	.word	0x20080a24
 8004ee8:	20080c58 	.word	0x20080c58

08004eec <call_functions>:
{
 8004eec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ef0:	460c      	mov	r4, r1
 8004ef2:	b082      	sub	sp, #8
	switch (type) {
 8004ef4:	280c      	cmp	r0, #12
 8004ef6:	d832      	bhi.n	8004f5e <call_functions+0x72>
 8004ef8:	e8df f000 	tbb	[pc, r0]
 8004efc:	5f5a4a41 	.word	0x5f5a4a41
 8004f00:	7d726c62 	.word	0x7d726c62
 8004f04:	a18d0785 	.word	0xa18d0785
 8004f08:	34          	.byte	0x34
 8004f09:	00          	.byte	0x00
	sendmsg(mboxp, current, size, p); /* bZ[WM */
 8004f0a:	f8df 8160 	ldr.w	r8, [pc, #352]	; 800506c <call_functions+0x180>
			p->un.send.ret = thread_send(p->un.send.id,
 8004f0e:	780d      	ldrb	r5, [r1, #0]
 8004f10:	684e      	ldr	r6, [r1, #4]
 8004f12:	f8d1 9008 	ldr.w	r9, [r1, #8]
	kz_msgbox *mboxp = &msgboxes[id];
 8004f16:	4f54      	ldr	r7, [pc, #336]	; (8005068 <call_functions+0x17c>)
	putcurrent();
 8004f18:	f7ff fdda 	bl	8004ad0 <putcurrent>
	mp = (kz_msgbuf *)kzmem_alloc(sizeof(*mp));
 8004f1c:	2010      	movs	r0, #16
	sendmsg(mboxp, current, size, p); /* bZ[WM */
 8004f1e:	f8d8 a000 	ldr.w	sl, [r8]
	mp = (kz_msgbuf *)kzmem_alloc(sizeof(*mp));
 8004f22:	f000 f913 	bl	800514c <kzmem_alloc>
	kz_msgbox *mboxp = &msgboxes[id];
 8004f26:	012d      	lsls	r5, r5, #4
 8004f28:	197b      	adds	r3, r7, r5
	if (mp == NULL)
 8004f2a:	2800      	cmp	r0, #0
 8004f2c:	f000 8099 	beq.w	8005062 <call_functions+0x176>
	mp->next       = NULL;
 8004f30:	2200      	movs	r2, #0
 8004f32:	6002      	str	r2, [r0, #0]
	if (mboxp->tail) {
 8004f34:	689a      	ldr	r2, [r3, #8]
	mp->sender     = thp;
 8004f36:	f8c0 a004 	str.w	sl, [r0, #4]
	mp->param.size = size;
 8004f3a:	6086      	str	r6, [r0, #8]
	mp->param.p    = p;
 8004f3c:	f8c0 900c 	str.w	r9, [r0, #12]
	if (mboxp->tail) {
 8004f40:	2a00      	cmp	r2, #0
 8004f42:	f000 808a 	beq.w	800505a <call_functions+0x16e>
		mboxp->tail->next = mp;
 8004f46:	6010      	str	r0, [r2, #0]
	mboxp->tail = mp;
 8004f48:	6098      	str	r0, [r3, #8]
	if (mboxp->receiver) {
 8004f4a:	597a      	ldr	r2, [r7, r5]
 8004f4c:	b132      	cbz	r2, 8004f5c <call_functions+0x70>
		recvmsg(mboxp); /* bZ[WM */
 8004f4e:	4618      	mov	r0, r3
		current = mboxp->receiver; /* MXbh */
 8004f50:	f8c8 2000 	str.w	r2, [r8]
		recvmsg(mboxp); /* bZ[WM */
 8004f54:	f7ff fe3e 	bl	8004bd4 <recvmsg>
		putcurrent(); /* M\CubN */
 8004f58:	f7ff fdba 	bl	8004ad0 <putcurrent>
			p->un.send.ret = thread_send(p->un.send.id,
 8004f5c:	60e6      	str	r6, [r4, #12]
}
 8004f5e:	b002      	add	sp, #8
 8004f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	current->time = time;
 8004f64:	4b41      	ldr	r3, [pc, #260]	; (800506c <call_functions+0x180>)
	if(timque[0].tail){
 8004f66:	4a42      	ldr	r2, [pc, #264]	; (8005070 <call_functions+0x184>)
	current->time = time;
 8004f68:	681b      	ldr	r3, [r3, #0]
	if(timque[0].tail){
 8004f6a:	6851      	ldr	r1, [r2, #4]
	current->time = time;
 8004f6c:	6820      	ldr	r0, [r4, #0]
 8004f6e:	6098      	str	r0, [r3, #8]
	if(timque[0].tail){
 8004f70:	2900      	cmp	r1, #0
 8004f72:	d074      	beq.n	800505e <call_functions+0x172>
		timque[0].tail->t_next = current;
 8004f74:	604b      	str	r3, [r1, #4]
			p->un.tsleep.ret = thread_tsleep(p->un.tsleep.time);
 8004f76:	2100      	movs	r1, #0
	timque[0].tail = current;
 8004f78:	6053      	str	r3, [r2, #4]
			p->un.tsleep.ret = thread_tsleep(p->un.tsleep.time);
 8004f7a:	6061      	str	r1, [r4, #4]
}
 8004f7c:	e7ef      	b.n	8004f5e <call_functions+0x72>
			p->un.run.ret = thread_run(p->un.run.func, p->un.run.name,
 8004f7e:	6966      	ldr	r6, [r4, #20]
 8004f80:	6925      	ldr	r5, [r4, #16]
 8004f82:	c90f      	ldmia	r1, {r0, r1, r2, r3}
 8004f84:	e88d 0060 	stmia.w	sp, {r5, r6}
 8004f88:	f7ff fe40 	bl	8004c0c <thread_run>
 8004f8c:	61a0      	str	r0, [r4, #24]
			break;
 8004f8e:	e7e6      	b.n	8004f5e <call_functions+0x72>
	puts(current->name);
 8004f90:	4c36      	ldr	r4, [pc, #216]	; (800506c <call_functions+0x180>)
 8004f92:	6820      	ldr	r0, [r4, #0]
 8004f94:	300c      	adds	r0, #12
 8004f96:	f000 fa51 	bl	800543c <puts>
	puts(" EXIT.\n");
 8004f9a:	4836      	ldr	r0, [pc, #216]	; (8005074 <call_functions+0x188>)
 8004f9c:	f000 fa4e 	bl	800543c <puts>
	memset(current, 0, sizeof(*current));
 8004fa0:	6820      	ldr	r0, [r4, #0]
 8004fa2:	2244      	movs	r2, #68	; 0x44
 8004fa4:	2100      	movs	r1, #0
}
 8004fa6:	b002      	add	sp, #8
 8004fa8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	memset(current, 0, sizeof(*current));
 8004fac:	f000 ba93 	b.w	80054d6 <memset>
	putcurrent();
 8004fb0:	f7ff fd8e 	bl	8004ad0 <putcurrent>
			p->un.wait.ret = thread_wait();
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	6023      	str	r3, [r4, #0]
			break;
 8004fb8:	e7d1      	b.n	8004f5e <call_functions+0x72>
			p->un.sleep.ret = thread_sleep();
 8004fba:	2300      	movs	r3, #0
 8004fbc:	600b      	str	r3, [r1, #0]
			break;
 8004fbe:	e7ce      	b.n	8004f5e <call_functions+0x72>
			p->un.wakeup.ret = thread_wakeup(p->un.wakeup.id);
 8004fc0:	680d      	ldr	r5, [r1, #0]
	putcurrent();
 8004fc2:	f7ff fd85 	bl	8004ad0 <putcurrent>
	current = (kz_thread *)id;
 8004fc6:	4b29      	ldr	r3, [pc, #164]	; (800506c <call_functions+0x180>)
 8004fc8:	601d      	str	r5, [r3, #0]
	putcurrent();
 8004fca:	f7ff fd81 	bl	8004ad0 <putcurrent>
			p->un.wakeup.ret = thread_wakeup(p->un.wakeup.id);
 8004fce:	2300      	movs	r3, #0
 8004fd0:	6063      	str	r3, [r4, #4]
			break;
 8004fd2:	e7c4      	b.n	8004f5e <call_functions+0x72>
	putcurrent();
 8004fd4:	f7ff fd7c 	bl	8004ad0 <putcurrent>
	return (kz_thread_id_t)current;
 8004fd8:	4b24      	ldr	r3, [pc, #144]	; (800506c <call_functions+0x180>)
			p->un.getid.ret = thread_getid();
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	6023      	str	r3, [r4, #0]
			break;
 8004fde:	e7be      	b.n	8004f5e <call_functions+0x72>
	int old = current->priority;
 8004fe0:	4b22      	ldr	r3, [pc, #136]	; (800506c <call_functions+0x180>)
			p->un.chpri.ret = thread_chpri(p->un.chpri.priority);
 8004fe2:	680a      	ldr	r2, [r1, #0]
	int old = current->priority;
 8004fe4:	681b      	ldr	r3, [r3, #0]
	if (priority >= 0)
 8004fe6:	2a00      	cmp	r2, #0
	int old = current->priority;
 8004fe8:	69dd      	ldr	r5, [r3, #28]
		current->priority = priority; /* DxX */
 8004fea:	bfa8      	it	ge
 8004fec:	61da      	strge	r2, [r3, #28]
	putcurrent(); /* VDxfB[EL[q */
 8004fee:	f7ff fd6f 	bl	8004ad0 <putcurrent>
			p->un.chpri.ret = thread_chpri(p->un.chpri.priority);
 8004ff2:	6065      	str	r5, [r4, #4]
			break;
 8004ff4:	e7b3      	b.n	8004f5e <call_functions+0x72>
			p->un.kmalloc.ret = thread_kmalloc(p->un.kmalloc.size);
 8004ff6:	680d      	ldr	r5, [r1, #0]
	putcurrent();
 8004ff8:	f7ff fd6a 	bl	8004ad0 <putcurrent>
	return kzmem_alloc(size);
 8004ffc:	4628      	mov	r0, r5
 8004ffe:	f000 f8a5 	bl	800514c <kzmem_alloc>
			p->un.kmalloc.ret = thread_kmalloc(p->un.kmalloc.size);
 8005002:	6060      	str	r0, [r4, #4]
			break;
 8005004:	e7ab      	b.n	8004f5e <call_functions+0x72>
	kzmem_free(p);
 8005006:	6808      	ldr	r0, [r1, #0]
 8005008:	f000 f8c6 	bl	8005198 <kzmem_free>
	putcurrent();
 800500c:	f7ff fd60 	bl	8004ad0 <putcurrent>
			p->un.kmfree.ret = thread_kmfree(p->un.kmfree.p);
 8005010:	2300      	movs	r3, #0
 8005012:	6063      	str	r3, [r4, #4]
			break;
 8005014:	e7a3      	b.n	8004f5e <call_functions+0x72>
			p->un.recv.ret = thread_recv(p->un.recv.id,
 8005016:	780b      	ldrb	r3, [r1, #0]
	if (mboxp->receiver) /* XbhM */
 8005018:	4a13      	ldr	r2, [pc, #76]	; (8005068 <call_functions+0x17c>)
 800501a:	011b      	lsls	r3, r3, #4
 800501c:	18d0      	adds	r0, r2, r3
 800501e:	58d1      	ldr	r1, [r2, r3]
 8005020:	b9f9      	cbnz	r1, 8005062 <call_functions+0x176>
	mboxp->receiver = current; /* MXbh */
 8005022:	4d12      	ldr	r5, [pc, #72]	; (800506c <call_functions+0x180>)
	if (mboxp->head == NULL) {
 8005024:	6841      	ldr	r1, [r0, #4]
	mboxp->receiver = current; /* MXbh */
 8005026:	682e      	ldr	r6, [r5, #0]
 8005028:	50d6      	str	r6, [r2, r3]
	if (mboxp->head == NULL) {
 800502a:	b199      	cbz	r1, 8005054 <call_functions+0x168>
	recvmsg(mboxp); /* bZ[WM */
 800502c:	f7ff fdd2 	bl	8004bd4 <recvmsg>
	putcurrent(); /* bZ[WMCfB[ */
 8005030:	f7ff fd4e 	bl	8004ad0 <putcurrent>
	return current->syscall.param->un.recv.ret;
 8005034:	682b      	ldr	r3, [r5, #0]
 8005036:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005038:	68db      	ldr	r3, [r3, #12]
			p->un.recv.ret = thread_recv(p->un.recv.id,
 800503a:	60e3      	str	r3, [r4, #12]
			break;
 800503c:	e78f      	b.n	8004f5e <call_functions+0x72>
	handlers[type] = handler; /* OSonho^ */
 800503e:	4b0e      	ldr	r3, [pc, #56]	; (8005078 <call_functions+0x18c>)
 8005040:	f9b1 2000 	ldrsh.w	r2, [r1]
			p->un.setintr.ret = thread_setintr(p->un.setintr.type,
 8005044:	6849      	ldr	r1, [r1, #4]
	handlers[type] = handler; /* OSonho^ */
 8005046:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	putcurrent();
 800504a:	f7ff fd41 	bl	8004ad0 <putcurrent>
			p->un.setintr.ret = thread_setintr(p->un.setintr.type,
 800504e:	2300      	movs	r3, #0
 8005050:	60a3      	str	r3, [r4, #8]
			break;
 8005052:	e784      	b.n	8004f5e <call_functions+0x72>
		return -1;
 8005054:	f04f 33ff 	mov.w	r3, #4294967295
 8005058:	e7ef      	b.n	800503a <call_functions+0x14e>
		mboxp->head = mp;
 800505a:	6058      	str	r0, [r3, #4]
 800505c:	e774      	b.n	8004f48 <call_functions+0x5c>
		timque[0].head = current;
 800505e:	6013      	str	r3, [r2, #0]
 8005060:	e789      	b.n	8004f76 <call_functions+0x8a>
		kz_sysdown();
 8005062:	f7ff ff0d 	bl	8004e80 <kz_sysdown>
 8005066:	bf00      	nop
 8005068:	20080be8 	.word	0x20080be8
 800506c:	20080a20 	.word	0x20080a20
 8005070:	200810d4 	.word	0x200810d4
 8005074:	08005b48 	.word	0x08005b48
 8005078:	20080a24 	.word	0x20080a24

0800507c <syscall_intr>:
	syscall_proc(current->syscall.type, current->syscall.param);
 800507c:	4b0e      	ldr	r3, [pc, #56]	; (80050b8 <syscall_intr+0x3c>)
 800507e:	681b      	ldr	r3, [r3, #0]
	if (!(current->flags & KZ_THREAD_FLAG_READY)) {
 8005080:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	syscall_proc(current->syscall.type, current->syscall.param);
 8005082:	f893 0038 	ldrb.w	r0, [r3, #56]	; 0x38
 8005086:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
	if (!(current->flags & KZ_THREAD_FLAG_READY)) {
 8005088:	f012 0f01 	tst.w	r2, #1
 800508c:	d00e      	beq.n	80050ac <syscall_intr+0x30>
{
 800508e:	b470      	push	{r4, r5, r6}
	readyque[current->priority].head = current->next;
 8005090:	69de      	ldr	r6, [r3, #28]
 8005092:	681c      	ldr	r4, [r3, #0]
 8005094:	4d09      	ldr	r5, [pc, #36]	; (80050bc <syscall_intr+0x40>)
 8005096:	f845 4036 	str.w	r4, [r5, r6, lsl #3]
	if (readyque[current->priority].head == NULL) {
 800509a:	b14c      	cbz	r4, 80050b0 <syscall_intr+0x34>
	current->next = NULL;
 800509c:	2400      	movs	r4, #0
	current->flags &= ~KZ_THREAD_FLAG_READY;
 800509e:	f022 0201 	bic.w	r2, r2, #1
	current->next = NULL;
 80050a2:	601c      	str	r4, [r3, #0]
	current->flags &= ~KZ_THREAD_FLAG_READY;
 80050a4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80050a6:	bc70      	pop	{r4, r5, r6}
	call_functions(type, p);
 80050a8:	f7ff bf20 	b.w	8004eec <call_functions>
 80050ac:	f7ff bf1e 	b.w	8004eec <call_functions>
		readyque[current->priority].tail = NULL;
 80050b0:	eb05 05c6 	add.w	r5, r5, r6, lsl #3
 80050b4:	606c      	str	r4, [r5, #4]
 80050b6:	e7f1      	b.n	800509c <syscall_intr+0x20>
 80050b8:	20080a20 	.word	0x20080a20
 80050bc:	20080c58 	.word	0x20080c58

080050c0 <kz_syscall>:
	current->syscall.type  = type;
 80050c0:	4b03      	ldr	r3, [pc, #12]	; (80050d0 <kz_syscall+0x10>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f883 0038 	strb.w	r0, [r3, #56]	; 0x38
	current->syscall.param = param;
 80050c8:	63d9      	str	r1, [r3, #60]	; 0x3c
	__asm volatile("    SVC %0 \n" : : "I" (0));
 80050ca:	df00      	svc	0
	__asm volatile("    NOP \n");
 80050cc:	bf00      	nop
 80050ce:	4770      	bx	lr
 80050d0:	20080a20 	.word	0x20080a20

080050d4 <kz_srvcall>:
	current = NULL;
 80050d4:	4b02      	ldr	r3, [pc, #8]	; (80050e0 <kz_srvcall+0xc>)
 80050d6:	2200      	movs	r2, #0
 80050d8:	601a      	str	r2, [r3, #0]
	call_functions(type, p);
 80050da:	f7ff bf07 	b.w	8004eec <call_functions>
 80050de:	bf00      	nop
 80050e0:	20080a20 	.word	0x20080a20

080050e4 <kz_get_time_ms>:
	return mng_time.time_ms;
 80050e4:	4b01      	ldr	r3, [pc, #4]	; (80050ec <kz_get_time_ms+0x8>)
}
 80050e6:	6818      	ldr	r0, [r3, #0]
 80050e8:	4770      	bx	lr
 80050ea:	bf00      	nop
 80050ec:	20080be0 	.word	0x20080be0

080050f0 <kz_get_time_s>:
	return mng_time.time_s;
 80050f0:	4b01      	ldr	r3, [pc, #4]	; (80050f8 <kz_get_time_s+0x8>)
}
 80050f2:	6858      	ldr	r0, [r3, #4]
 80050f4:	4770      	bx	lr
 80050f6:	bf00      	nop
 80050f8:	20080be0 	.word	0x20080be0

080050fc <kzmem_init>:
  return 0;
}

/* I */
int kzmem_init(void)
{
 80050fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050fe:	4c11      	ldr	r4, [pc, #68]	; (8005144 <kzmem_init+0x48>)
 8005100:	f8df e044 	ldr.w	lr, [pc, #68]	; 8005148 <kzmem_init+0x4c>
 8005104:	f104 0c3c 	add.w	ip, r4, #60	; 0x3c
    memset(mp, 0, sizeof(*mp));
 8005108:	2600      	movs	r6, #0
  for (i = 0; i < p->num; i++) {
 800510a:	f854 2c04 	ldr.w	r2, [r4, #-4]
  mp = (kzmem_block *)area;
 800510e:	f8de 3000 	ldr.w	r3, [lr]
  for (i = 0; i < p->num; i++) {
 8005112:	2a00      	cmp	r2, #0
 8005114:	dd10      	ble.n	8005138 <kzmem_init+0x3c>
 8005116:	4618      	mov	r0, r3
 8005118:	4625      	mov	r5, r4
 800511a:	2100      	movs	r1, #0
    *mpp = mp;
 800511c:	602b      	str	r3, [r5, #0]
    memset(mp, 0, sizeof(*mp));
 800511e:	605e      	str	r6, [r3, #4]
 8005120:	601e      	str	r6, [r3, #0]
  for (i = 0; i < p->num; i++) {
 8005122:	e914 0084 	ldmdb	r4, {r2, r7}
 8005126:	3101      	adds	r1, #1
    area += p->size;
 8005128:	4410      	add	r0, r2
  for (i = 0; i < p->num; i++) {
 800512a:	42b9      	cmp	r1, r7
    mp->size = p->size;
 800512c:	605a      	str	r2, [r3, #4]
    mpp = &(mp->next);
 800512e:	461d      	mov	r5, r3
    area += p->size;
 8005130:	f8ce 0000 	str.w	r0, [lr]
    mp = (kzmem_block *)((char *)mp + p->size);
 8005134:	4413      	add	r3, r2
  for (i = 0; i < p->num; i++) {
 8005136:	dbf1      	blt.n	800511c <kzmem_init+0x20>
 8005138:	340c      	adds	r4, #12
  int i;
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 800513a:	45a4      	cmp	ip, r4
 800513c:	d1e5      	bne.n	800510a <kzmem_init+0xe>
    kzmem_init_pool(&pool[i]); /* eEv[ */
  }
  return 0;
}
 800513e:	2000      	movs	r0, #0
 8005140:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005142:	bf00      	nop
 8005144:	20040010 	.word	0x20040010
 8005148:	20040004 	.word	0x20040004

0800514c <kzmem_alloc>:

/* Il */
void *kzmem_alloc(int size)
{
 800514c:	b510      	push	{r4, lr}
	kzmem_block *mp;
	kzmem_pool *p;
	
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
		p = &pool[i];
		if (size <= p->size - sizeof(kzmem_block)) {
 800514e:	4c11      	ldr	r4, [pc, #68]	; (8005194 <kzmem_alloc+0x48>)
 8005150:	6823      	ldr	r3, [r4, #0]
 8005152:	3b08      	subs	r3, #8
 8005154:	4283      	cmp	r3, r0
 8005156:	d20e      	bcs.n	8005176 <kzmem_alloc+0x2a>
 8005158:	4621      	mov	r1, r4
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 800515a:	2201      	movs	r2, #1
		if (size <= p->size - sizeof(kzmem_block)) {
 800515c:	68cb      	ldr	r3, [r1, #12]
 800515e:	3b08      	subs	r3, #8
 8005160:	4283      	cmp	r3, r0
 8005162:	f101 010c 	add.w	r1, r1, #12
 8005166:	d207      	bcs.n	8005178 <kzmem_alloc+0x2c>
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8005168:	3201      	adds	r2, #1
 800516a:	2a05      	cmp	r2, #5
 800516c:	d1f6      	bne.n	800515c <kzmem_alloc+0x10>
			if (p->free == NULL) { /* (EubNs) */
				kz_sysdown();
 800516e:	f7ff fe87 	bl	8004e80 <kz_sysdown>
				return NULL;
 8005172:	2000      	movs	r0, #0
 8005174:	bd10      	pop	{r4, pc}
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8005176:	2200      	movs	r2, #0
			if (p->free == NULL) { /* (EubNs) */
 8005178:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800517c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8005180:	6893      	ldr	r3, [r2, #8]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d0f3      	beq.n	800516e <kzmem_alloc+0x22>
			}
			/* NXg */
			mp = p->free;
			p->free = p->free->next;
			mp->next = NULL;
 8005186:	4618      	mov	r0, r3
			p->free = p->free->next;
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	6093      	str	r3, [r2, #8]
			mp->next = NULL;
 800518c:	2300      	movs	r3, #0
 800518e:	f840 3b08 	str.w	r3, [r0], #8
			
			/*
			* p\CEubN\
			* CAhXD
			*/
			return mp + 1;
 8005192:	bd10      	pop	{r4, pc}
 8005194:	20040008 	.word	0x20040008

08005198 <kzmem_free>:
	return NULL;
}

/*  */
void kzmem_free(void *mem)
{
 8005198:	b430      	push	{r4, r5}
	/* O()EubN\ */
	mp = ((kzmem_block *)mem - 1);

	for (i = 0; i < MEMORY_AREA_NUM; i++) {
		p = &pool[i];
		if (mp->size == p->size) {
 800519a:	4d0f      	ldr	r5, [pc, #60]	; (80051d8 <kzmem_free+0x40>)
 800519c:	f850 4c04 	ldr.w	r4, [r0, #-4]
 80051a0:	682b      	ldr	r3, [r5, #0]
 80051a2:	429c      	cmp	r4, r3
 80051a4:	d00c      	beq.n	80051c0 <kzmem_free+0x28>
 80051a6:	462a      	mov	r2, r5
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80051a8:	2301      	movs	r3, #1
		if (mp->size == p->size) {
 80051aa:	68d1      	ldr	r1, [r2, #12]
 80051ac:	42a1      	cmp	r1, r4
 80051ae:	f102 020c 	add.w	r2, r2, #12
 80051b2:	d006      	beq.n	80051c2 <kzmem_free+0x2a>
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80051b4:	3301      	adds	r3, #1
 80051b6:	2b05      	cmp	r3, #5
 80051b8:	d1f7      	bne.n	80051aa <kzmem_free+0x12>
			return;
		}
	}

  kz_sysdown();
}
 80051ba:	bc30      	pop	{r4, r5}
  kz_sysdown();
 80051bc:	f7ff be60 	b.w	8004e80 <kz_sysdown>
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80051c0:	2300      	movs	r3, #0
			mp->next = p->free;
 80051c2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80051c6:	eb05 0383 	add.w	r3, r5, r3, lsl #2
}
 80051ca:	bc30      	pop	{r4, r5}
			mp->next = p->free;
 80051cc:	689a      	ldr	r2, [r3, #8]
 80051ce:	f840 2d08 	str.w	r2, [r0, #-8]!
			p->free = mp;
 80051d2:	6098      	str	r0, [r3, #8]
}
 80051d4:	4770      	bx	lr
 80051d6:	bf00      	nop
 80051d8:	20040008 	.word	0x20040008

080051dc <kz_run>:

/* VXeER[ */

kz_thread_id_t kz_run(kz_func_t func, char *name, int priority, int stacksize,
		      int argc, char *argv[])
{
 80051dc:	b530      	push	{r4, r5, lr}
 80051de:	b089      	sub	sp, #36	; 0x24
  kz_syscall_param_t param;
  param.un.run.func = func;
 80051e0:	9001      	str	r0, [sp, #4]
  param.un.run.name = name;
 80051e2:	9102      	str	r1, [sp, #8]
{
 80051e4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80051e6:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  param.un.run.priority = priority;
 80051e8:	9203      	str	r2, [sp, #12]
  param.un.run.stacksize = stacksize;
  param.un.run.argc = argc;
  param.un.run.argv = argv;
  kz_syscall(KZ_SYSCALL_TYPE_RUN, &param);
 80051ea:	a901      	add	r1, sp, #4
 80051ec:	2000      	movs	r0, #0
  param.un.run.stacksize = stacksize;
 80051ee:	9304      	str	r3, [sp, #16]
  param.un.run.argc = argc;
 80051f0:	9505      	str	r5, [sp, #20]
  param.un.run.argv = argv;
 80051f2:	9406      	str	r4, [sp, #24]
  kz_syscall(KZ_SYSCALL_TYPE_RUN, &param);
 80051f4:	f7ff ff64 	bl	80050c0 <kz_syscall>
  return param.un.run.ret;
}
 80051f8:	9807      	ldr	r0, [sp, #28]
 80051fa:	b009      	add	sp, #36	; 0x24
 80051fc:	bd30      	pop	{r4, r5, pc}
 80051fe:	bf00      	nop

08005200 <kz_exit>:

void kz_exit(void)
{
  kz_syscall(KZ_SYSCALL_TYPE_EXIT, NULL);
 8005200:	2100      	movs	r1, #0
 8005202:	2001      	movs	r0, #1
 8005204:	f7ff bf5c 	b.w	80050c0 <kz_syscall>

08005208 <kz_sleep>:
  kz_syscall(KZ_SYSCALL_TYPE_WAIT, &param);
  return param.un.wait.ret;
}

int kz_sleep(void)
{
 8005208:	b500      	push	{lr}
 800520a:	b089      	sub	sp, #36	; 0x24
  kz_syscall_param_t param;
  kz_syscall(KZ_SYSCALL_TYPE_SLEEP, &param);
 800520c:	a901      	add	r1, sp, #4
 800520e:	2003      	movs	r0, #3
 8005210:	f7ff ff56 	bl	80050c0 <kz_syscall>
  return param.un.sleep.ret;
}
 8005214:	9801      	ldr	r0, [sp, #4]
 8005216:	b009      	add	sp, #36	; 0x24
 8005218:	f85d fb04 	ldr.w	pc, [sp], #4

0800521c <kz_getid>:
  kz_syscall(KZ_SYSCALL_TYPE_WAKEUP, &param);
  return param.un.wakeup.ret;
}

kz_thread_id_t kz_getid(void)
{
 800521c:	b500      	push	{lr}
 800521e:	b089      	sub	sp, #36	; 0x24
  kz_syscall_param_t param;
  kz_syscall(KZ_SYSCALL_TYPE_GETID, &param);
 8005220:	a901      	add	r1, sp, #4
 8005222:	2005      	movs	r0, #5
 8005224:	f7ff ff4c 	bl	80050c0 <kz_syscall>
  return param.un.getid.ret;
}
 8005228:	9801      	ldr	r0, [sp, #4]
 800522a:	b009      	add	sp, #36	; 0x24
 800522c:	f85d fb04 	ldr.w	pc, [sp], #4

08005230 <kz_chpri>:

int kz_chpri(int priority)
{
 8005230:	b500      	push	{lr}
 8005232:	b089      	sub	sp, #36	; 0x24
  kz_syscall_param_t param;
  param.un.chpri.priority = priority;
 8005234:	a908      	add	r1, sp, #32
 8005236:	f841 0d1c 	str.w	r0, [r1, #-28]!
  kz_syscall(KZ_SYSCALL_TYPE_CHPRI, &param);
 800523a:	2006      	movs	r0, #6
 800523c:	f7ff ff40 	bl	80050c0 <kz_syscall>
  return param.un.chpri.ret;
}
 8005240:	9802      	ldr	r0, [sp, #8]
 8005242:	b009      	add	sp, #36	; 0x24
 8005244:	f85d fb04 	ldr.w	pc, [sp], #4

08005248 <kz_kmalloc>:

void *kz_kmalloc(int size)
{
 8005248:	b500      	push	{lr}
 800524a:	4602      	mov	r2, r0
 800524c:	b089      	sub	sp, #36	; 0x24
	kz_syscall_param_t param;
	uint32_t result;
	
	__asm volatile ("MRS %0, basepri" : "=r" (result) );
 800524e:	f3ef 8311 	mrs	r3, BASEPRI
	param.un.kmalloc.size = size;
	param.un.kmalloc.ret = 0xAAAAAAAA;
 8005252:	f04f 33aa 	mov.w	r3, #2863311530	; 0xaaaaaaaa
	
	kz_syscall(KZ_SYSCALL_TYPE_KMALLOC, &param);
 8005256:	a901      	add	r1, sp, #4
 8005258:	2007      	movs	r0, #7
	param.un.kmalloc.size = size;
 800525a:	9201      	str	r2, [sp, #4]
	param.un.kmalloc.ret = 0xAAAAAAAA;
 800525c:	9302      	str	r3, [sp, #8]
	kz_syscall(KZ_SYSCALL_TYPE_KMALLOC, &param);
 800525e:	f7ff ff2f 	bl	80050c0 <kz_syscall>
	return param.un.kmalloc.ret;
}
 8005262:	9802      	ldr	r0, [sp, #8]
 8005264:	b009      	add	sp, #36	; 0x24
 8005266:	f85d fb04 	ldr.w	pc, [sp], #4
 800526a:	bf00      	nop

0800526c <kz_kmfree>:

int kz_kmfree(void *p)
{
 800526c:	b500      	push	{lr}
 800526e:	b089      	sub	sp, #36	; 0x24
  kz_syscall_param_t param;
  param.un.kmfree.p = p;
 8005270:	a908      	add	r1, sp, #32
 8005272:	f841 0d1c 	str.w	r0, [r1, #-28]!
  kz_syscall(KZ_SYSCALL_TYPE_KMFREE, &param);
 8005276:	2008      	movs	r0, #8
 8005278:	f7ff ff22 	bl	80050c0 <kz_syscall>
  return param.un.kmfree.ret;
}
 800527c:	9802      	ldr	r0, [sp, #8]
 800527e:	b009      	add	sp, #36	; 0x24
 8005280:	f85d fb04 	ldr.w	pc, [sp], #4

08005284 <kz_send>:

int kz_send(kz_msgbox_id_t id, int size, char *p)
{
 8005284:	b500      	push	{lr}
 8005286:	b089      	sub	sp, #36	; 0x24
	kz_syscall_param_t param;
	
	param.un.send.id = id;
 8005288:	f88d 0004 	strb.w	r0, [sp, #4]
	param.un.send.size = size;
 800528c:	9102      	str	r1, [sp, #8]
	param.un.send.p = p;
	
	kz_syscall(KZ_SYSCALL_TYPE_SEND, &param);
 800528e:	2009      	movs	r0, #9
 8005290:	a901      	add	r1, sp, #4
	param.un.send.p = p;
 8005292:	9203      	str	r2, [sp, #12]
	kz_syscall(KZ_SYSCALL_TYPE_SEND, &param);
 8005294:	f7ff ff14 	bl	80050c0 <kz_syscall>
	return param.un.send.ret;
}
 8005298:	9804      	ldr	r0, [sp, #16]
 800529a:	b009      	add	sp, #36	; 0x24
 800529c:	f85d fb04 	ldr.w	pc, [sp], #4

080052a0 <kz_recv>:

kz_thread_id_t kz_recv(kz_msgbox_id_t id, int *sizep, char **pp)
{
 80052a0:	b500      	push	{lr}
 80052a2:	b089      	sub	sp, #36	; 0x24
  kz_syscall_param_t param;
  param.un.recv.id = id;
 80052a4:	f88d 0004 	strb.w	r0, [sp, #4]
  param.un.recv.sizep = sizep;
 80052a8:	9102      	str	r1, [sp, #8]
  param.un.recv.pp = pp;
  kz_syscall(KZ_SYSCALL_TYPE_RECV, &param);
 80052aa:	200a      	movs	r0, #10
 80052ac:	a901      	add	r1, sp, #4
  param.un.recv.pp = pp;
 80052ae:	9203      	str	r2, [sp, #12]
  kz_syscall(KZ_SYSCALL_TYPE_RECV, &param);
 80052b0:	f7ff ff06 	bl	80050c0 <kz_syscall>
  return param.un.recv.ret;
}
 80052b4:	9804      	ldr	r0, [sp, #16]
 80052b6:	b009      	add	sp, #36	; 0x24
 80052b8:	f85d fb04 	ldr.w	pc, [sp], #4

080052bc <kz_setintr>:

int kz_setintr(softvec_type_t type, kz_handler_t handler)
{
 80052bc:	b500      	push	{lr}
 80052be:	b089      	sub	sp, #36	; 0x24
  kz_syscall_param_t param;
  param.un.setintr.type = type;
 80052c0:	f8ad 0004 	strh.w	r0, [sp, #4]
  param.un.setintr.handler = handler;
 80052c4:	9102      	str	r1, [sp, #8]
  kz_syscall(KZ_SYSCALL_TYPE_SETINTR, &param);
 80052c6:	200b      	movs	r0, #11
 80052c8:	a901      	add	r1, sp, #4
 80052ca:	f7ff fef9 	bl	80050c0 <kz_syscall>
  return param.un.setintr.ret;
}
 80052ce:	9803      	ldr	r0, [sp, #12]
 80052d0:	b009      	add	sp, #36	; 0x24
 80052d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80052d6:	bf00      	nop

080052d8 <kz_tsleep>:

int kz_tsleep(int time)
{
 80052d8:	b500      	push	{lr}
 80052da:	b089      	sub	sp, #36	; 0x24
  kz_syscall_param_t param;
  param.un.tsleep.time = time;
 80052dc:	a908      	add	r1, sp, #32
 80052de:	f841 0d1c 	str.w	r0, [r1, #-28]!
  kz_syscall(KZ_SYSCALL_TYPE_TSLEEP, &param);
 80052e2:	200c      	movs	r0, #12
 80052e4:	f7ff feec 	bl	80050c0 <kz_syscall>
  return param.un.tsleep.ret;
}
 80052e8:	9802      	ldr	r0, [sp, #8]
 80052ea:	b009      	add	sp, #36	; 0x24
 80052ec:	f85d fb04 	ldr.w	pc, [sp], #4

080052f0 <kx_wakeup>:

/* T[rXER[ */

int kx_wakeup(kz_thread_id_t id)
{
 80052f0:	b500      	push	{lr}
 80052f2:	b089      	sub	sp, #36	; 0x24
  kz_syscall_param_t param;
  param.un.wakeup.id = id;
 80052f4:	a908      	add	r1, sp, #32
 80052f6:	f841 0d1c 	str.w	r0, [r1, #-28]!
  kz_srvcall(KZ_SYSCALL_TYPE_WAKEUP, &param);
 80052fa:	2004      	movs	r0, #4
 80052fc:	f7ff feea 	bl	80050d4 <kz_srvcall>
  return param.un.wakeup.ret;
}
 8005300:	9802      	ldr	r0, [sp, #8]
 8005302:	b009      	add	sp, #36	; 0x24
 8005304:	f85d fb04 	ldr.w	pc, [sp], #4

08005308 <pin_function_init>:
};

// 
// 
void pin_function_init(void)
{
 8005308:	b570      	push	{r4, r5, r6, lr}
 800530a:	4c0f      	ldr	r4, [pc, #60]	; (8005348 <pin_function_init+0x40>)
 800530c:	2200      	movs	r2, #0
 800530e:	f04f 4590 	mov.w	r5, #1207959552	; 0x48000000
 8005312:	f504 76fc 	add.w	r6, r4, #504	; 0x1f8
	size = sizeof(pin_func)/sizeof(pin_func[0]);
	
	// 
	for (i = 0; i < size; i++) {
		// GPIO
		if (pin_func[i].pin_state) {
 8005316:	b95a      	cbnz	r2, 8005330 <pin_function_init+0x28>
			HAL_GPIO_WritePin(pin_func[i].pin_group, &(pin_func[i].pin_cfg), pin_func[i].pin_state);
		}
		// pin
		HAL_GPIO_Init(pin_func[i].pin_group, &(pin_func[i].pin_cfg));
 8005318:	4621      	mov	r1, r4
 800531a:	4628      	mov	r0, r5
 800531c:	341c      	adds	r4, #28
 800531e:	f7fb f811 	bl	8000344 <HAL_GPIO_Init>
	for (i = 0; i < size; i++) {
 8005322:	42a6      	cmp	r6, r4
 8005324:	d00f      	beq.n	8005346 <pin_function_init+0x3e>
 8005326:	7d22      	ldrb	r2, [r4, #20]
 8005328:	f854 5c04 	ldr.w	r5, [r4, #-4]
		if (pin_func[i].pin_state) {
 800532c:	2a00      	cmp	r2, #0
 800532e:	d0f3      	beq.n	8005318 <pin_function_init+0x10>
			HAL_GPIO_WritePin(pin_func[i].pin_group, &(pin_func[i].pin_cfg), pin_func[i].pin_state);
 8005330:	b2a1      	uxth	r1, r4
 8005332:	4628      	mov	r0, r5
 8005334:	f7fb f91c 	bl	8000570 <HAL_GPIO_WritePin>
		HAL_GPIO_Init(pin_func[i].pin_group, &(pin_func[i].pin_cfg));
 8005338:	4621      	mov	r1, r4
 800533a:	4628      	mov	r0, r5
 800533c:	341c      	adds	r4, #28
 800533e:	f7fb f801 	bl	8000344 <HAL_GPIO_Init>
	for (i = 0; i < size; i++) {
 8005342:	42a6      	cmp	r6, r4
 8005344:	d1ef      	bne.n	8005326 <pin_function_init+0x1e>
 8005346:	bd70      	pop	{r4, r5, r6, pc}
 8005348:	08005b64 	.word	0x08005b64

0800534c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800534c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005384 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8005350:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8005352:	e003      	b.n	800535c <LoopCopyDataInit>

08005354 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005354:	4b0c      	ldr	r3, [pc, #48]	; (8005388 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8005356:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8005358:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800535a:	3104      	adds	r1, #4

0800535c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800535c:	480b      	ldr	r0, [pc, #44]	; (800538c <LoopForever+0xa>)
	ldr	r3, =_edata
 800535e:	4b0c      	ldr	r3, [pc, #48]	; (8005390 <LoopForever+0xe>)
	adds	r2, r0, r1
 8005360:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8005362:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005364:	d3f6      	bcc.n	8005354 <CopyDataInit>
	ldr	r2, =_sbss
 8005366:	4a0b      	ldr	r2, [pc, #44]	; (8005394 <LoopForever+0x12>)
	b	LoopFillZerobss
 8005368:	e002      	b.n	8005370 <LoopFillZerobss>

0800536a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800536a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800536c:	f842 3b04 	str.w	r3, [r2], #4

08005370 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8005370:	4b09      	ldr	r3, [pc, #36]	; (8005398 <LoopForever+0x16>)
	cmp	r2, r3
 8005372:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8005374:	d3f9      	bcc.n	800536a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005376:	f000 f813 	bl	80053a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800537a:	f000 f879 	bl	8005470 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800537e:	f7ff f9a9 	bl	80046d4 <main>

08005382 <LoopForever>:

LoopForever:
    b LoopForever
 8005382:	e7fe      	b.n	8005382 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005384:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8005388:	08005da8 	.word	0x08005da8
	ldr	r0, =_sdata
 800538c:	20040000 	.word	0x20040000
	ldr	r3, =_edata
 8005390:	20040048 	.word	0x20040048
	ldr	r2, =_sbss
 8005394:	20040048 	.word	0x20040048
	ldr	r3, = _ebss
 8005398:	200810e4 	.word	0x200810e4

0800539c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800539c:	e7fe      	b.n	800539c <ADC1_IRQHandler>
	...

080053a0 <SystemInit>:
			
				1. PLLON
	*/
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80053a0:	4911      	ldr	r1, [pc, #68]	; (80053e8 <SystemInit+0x48>)
#endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set MSION bit */
	RCC->CR |= RCC_CR_MSION;
 80053a2:	4b12      	ldr	r3, [pc, #72]	; (80053ec <SystemInit+0x4c>)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80053a4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80053a8:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
{
 80053ac:	b410      	push	{r4}
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80053ae:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
	RCC->CR |= RCC_CR_MSION;
 80053b2:	681a      	ldr	r2, [r3, #0]
	/* Reset CFGR register */
	RCC->CFGR = 0x00000000U;
 80053b4:	2000      	movs	r0, #0
	RCC->CR |= RCC_CR_MSION;
 80053b6:	f042 0201 	orr.w	r2, r2, #1
 80053ba:	601a      	str	r2, [r3, #0]
	RCC->CFGR = 0x00000000U;
 80053bc:	6098      	str	r0, [r3, #8]
	/* Reset HSEON, CSSON , HSION, and PLLON bits */
	RCC->CR &= 0xEAF6FFFFU;
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 80053c4:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x00001000U;
 80053c8:	f44f 5480 	mov.w	r4, #4096	; 0x1000
	RCC->CR &= 0xEAF6FFFFU;
 80053cc:	601a      	str	r2, [r3, #0]
	RCC->PLLCFGR = 0x00001000U;
 80053ce:	60dc      	str	r4, [r3, #12]
	/* Reset HSEBYP bit */
	RCC->CR &= 0xFFFBFFFFU;
 80053d0:	681a      	ldr	r2, [r3, #0]
	RCC->CIER = 0x00000000U;
	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
	SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80053d2:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000
	RCC->CR &= 0xFFFBFFFFU;
 80053d6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80053da:	601a      	str	r2, [r3, #0]
	RCC->CIER = 0x00000000U;
 80053dc:	6198      	str	r0, [r3, #24]
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80053de:	608c      	str	r4, [r1, #8]
#endif
}
 80053e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80053e4:	4770      	bx	lr
 80053e6:	bf00      	nop
 80053e8:	e000ed00 	.word	0xe000ed00
 80053ec:	40021000 	.word	0x40021000

080053f0 <is_ram_addr>:
}

// RAM
uint8_t is_ram_addr(uint32_t addr) 
{
	if ((RAM1_START <= addr) && (addr < RAM3_END)) {
 80053f0:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
		return TRUE;
	}
	return FALSE;
}
 80053f4:	f5b0 2f20 	cmp.w	r0, #655360	; 0xa0000
 80053f8:	bf2c      	ite	cs
 80053fa:	2000      	movcs	r0, #0
 80053fc:	2001      	movcc	r0, #1
 80053fe:	4770      	bx	lr

08005400 <is_peri_addr>:

// RAM
uint8_t is_peri_addr(uint32_t addr) 
{
	if (((PERFERAL_APB1_START <= addr) && (addr < PERFERAL_APB1_END)) ||
 8005400:	f100 4340 	add.w	r3, r0, #3221225472	; 0xc0000000
 8005404:	f5b3 4f18 	cmp.w	r3, #38912	; 0x9800
 8005408:	d313      	bcc.n	8005432 <is_peri_addr+0x32>
		((PERFERAL_APB2_START <= addr) && (addr < PERFERAL_APB2_END)) ||
 800540a:	f100 433f 	add.w	r3, r0, #3204448256	; 0xbf000000
 800540e:	f503 027f 	add.w	r2, r3, #16711680	; 0xff0000
	if (((PERFERAL_APB1_START <= addr) && (addr < PERFERAL_APB1_END)) ||
 8005412:	f5b2 4fc8 	cmp.w	r2, #25600	; 0x6400
 8005416:	d30c      	bcc.n	8005432 <is_peri_addr+0x32>
		((PERFERAL_AHB1_START <= addr) && (addr < PERFERAL_AHB1_END)) ||
 8005418:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
		((PERFERAL_APB2_START <= addr) && (addr < PERFERAL_APB2_END)) ||
 800541c:	f5b3 4f88 	cmp.w	r3, #17408	; 0x4400
 8005420:	d307      	bcc.n	8005432 <is_peri_addr+0x32>
		((PERFERAL_AHB1_START <= addr) && (addr < PERFERAL_AHB1_END)) ||
 8005422:	4b05      	ldr	r3, [pc, #20]	; (8005438 <is_peri_addr+0x38>)
		((PERFERAL_AHB2_START <= addr) && (addr < PERFERAL_AHB2_END))) {
 8005424:	f100 4038 	add.w	r0, r0, #3087007744	; 0xb8000000
		return TRUE;
 8005428:	4298      	cmp	r0, r3
 800542a:	bf8c      	ite	hi
 800542c:	2000      	movhi	r0, #0
 800542e:	2001      	movls	r0, #1
 8005430:	4770      	bx	lr
 8005432:	2001      	movs	r0, #1
	}
	return FALSE;
}
 8005434:	4770      	bx	lr
 8005436:	bf00      	nop
 8005438:	08060bff 	.word	0x08060bff

0800543c <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 800543c:	b538      	push	{r3, r4, r5, lr}
 800543e:	4605      	mov	r5, r0
	int length = strlen(s);
 8005440:	f7fa fee6 	bl	8000210 <strlen>
	int numbytes = 0;
	int res;

	numbytes = _write(1, (char*)s, length);
 8005444:	4629      	mov	r1, r5
 8005446:	4602      	mov	r2, r0
	int length = strlen(s);
 8005448:	4604      	mov	r4, r0
	numbytes = _write(1, (char*)s, length);
 800544a:	2001      	movs	r0, #1
 800544c:	f000 f854 	bl	80054f8 <_write>
	numbytes += _write(1, "\n", 1);
 8005450:	2201      	movs	r2, #1
	numbytes = _write(1, (char*)s, length);
 8005452:	4605      	mov	r5, r0
	numbytes += _write(1, "\n", 1);
 8005454:	4905      	ldr	r1, [pc, #20]	; (800546c <puts+0x30>)
 8005456:	4610      	mov	r0, r2
 8005458:	f000 f84e 	bl	80054f8 <_write>

	if (numbytes == (length+1))
 800545c:	3401      	adds	r4, #1
	numbytes += _write(1, "\n", 1);
 800545e:	4428      	add	r0, r5
	{
		res = EOF;
	}

	return res;
}
 8005460:	1b00      	subs	r0, r0, r4
 8005462:	bf18      	it	ne
 8005464:	f04f 30ff 	movne.w	r0, #4294967295
 8005468:	bd38      	pop	{r3, r4, r5, pc}
 800546a:	bf00      	nop
 800546c:	080056d0 	.word	0x080056d0

08005470 <__libc_init_array>:
 8005470:	b570      	push	{r4, r5, r6, lr}
 8005472:	4e0d      	ldr	r6, [pc, #52]	; (80054a8 <__libc_init_array+0x38>)
 8005474:	4c0d      	ldr	r4, [pc, #52]	; (80054ac <__libc_init_array+0x3c>)
 8005476:	1ba4      	subs	r4, r4, r6
 8005478:	10a4      	asrs	r4, r4, #2
 800547a:	2500      	movs	r5, #0
 800547c:	42a5      	cmp	r5, r4
 800547e:	d109      	bne.n	8005494 <__libc_init_array+0x24>
 8005480:	4e0b      	ldr	r6, [pc, #44]	; (80054b0 <__libc_init_array+0x40>)
 8005482:	4c0c      	ldr	r4, [pc, #48]	; (80054b4 <__libc_init_array+0x44>)
 8005484:	f000 f840 	bl	8005508 <_init>
 8005488:	1ba4      	subs	r4, r4, r6
 800548a:	10a4      	asrs	r4, r4, #2
 800548c:	2500      	movs	r5, #0
 800548e:	42a5      	cmp	r5, r4
 8005490:	d105      	bne.n	800549e <__libc_init_array+0x2e>
 8005492:	bd70      	pop	{r4, r5, r6, pc}
 8005494:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005498:	4798      	blx	r3
 800549a:	3501      	adds	r5, #1
 800549c:	e7ee      	b.n	800547c <__libc_init_array+0xc>
 800549e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80054a2:	4798      	blx	r3
 80054a4:	3501      	adds	r5, #1
 80054a6:	e7f2      	b.n	800548e <__libc_init_array+0x1e>
 80054a8:	08005da0 	.word	0x08005da0
 80054ac:	08005da0 	.word	0x08005da0
 80054b0:	08005da0 	.word	0x08005da0
 80054b4:	08005da4 	.word	0x08005da4

080054b8 <memcmp>:
 80054b8:	b510      	push	{r4, lr}
 80054ba:	3901      	subs	r1, #1
 80054bc:	4402      	add	r2, r0
 80054be:	4290      	cmp	r0, r2
 80054c0:	d101      	bne.n	80054c6 <memcmp+0xe>
 80054c2:	2000      	movs	r0, #0
 80054c4:	bd10      	pop	{r4, pc}
 80054c6:	f810 3b01 	ldrb.w	r3, [r0], #1
 80054ca:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80054ce:	42a3      	cmp	r3, r4
 80054d0:	d0f5      	beq.n	80054be <memcmp+0x6>
 80054d2:	1b18      	subs	r0, r3, r4
 80054d4:	bd10      	pop	{r4, pc}

080054d6 <memset>:
 80054d6:	4402      	add	r2, r0
 80054d8:	4603      	mov	r3, r0
 80054da:	4293      	cmp	r3, r2
 80054dc:	d100      	bne.n	80054e0 <memset+0xa>
 80054de:	4770      	bx	lr
 80054e0:	f803 1b01 	strb.w	r1, [r3], #1
 80054e4:	e7f9      	b.n	80054da <memset+0x4>

080054e6 <strcpy>:
 80054e6:	4603      	mov	r3, r0
 80054e8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80054ec:	f803 2b01 	strb.w	r2, [r3], #1
 80054f0:	2a00      	cmp	r2, #0
 80054f2:	d1f9      	bne.n	80054e8 <strcpy+0x2>
 80054f4:	4770      	bx	lr
	...

080054f8 <_write>:
 80054f8:	4b02      	ldr	r3, [pc, #8]	; (8005504 <_write+0xc>)
 80054fa:	2258      	movs	r2, #88	; 0x58
 80054fc:	601a      	str	r2, [r3, #0]
 80054fe:	f04f 30ff 	mov.w	r0, #4294967295
 8005502:	4770      	bx	lr
 8005504:	200810e0 	.word	0x200810e0

08005508 <_init>:
 8005508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800550a:	bf00      	nop
 800550c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800550e:	bc08      	pop	{r3}
 8005510:	469e      	mov	lr, r3
 8005512:	4770      	bx	lr

08005514 <_fini>:
 8005514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005516:	bf00      	nop
 8005518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800551a:	bc08      	pop	{r3}
 800551c:	469e      	mov	lr, r3
 800551e:	4770      	bx	lr
