

================================================================
== Vivado HLS Report for 'conv_16_32_10_s'
================================================================
* Date:           Sun Nov  3 11:23:04 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.760 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   938593|   938593| 9.386 ms | 9.386 ms |  938593|  938593|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |   938592|   938592|     29331|          -|          -|    32|    no    |
        | + Loop 1.1                  |    29328|    29328|      3666|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1              |     3664|     3664|       458|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1          |      456|      456|       152|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1      |      150|      150|        50|          -|          -|     3|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |       48|       48|         3|          -|          -|    16|    no    |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    373|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       5|      3|    -|
|Multiplexer      |        -|      -|       -|    131|    -|
|Register         |        -|      -|     186|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     191|    507|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |threshold_conv2_V_U  |conv_16_32_10_s_tdEe  |        0|  5|   3|    0|    32|    5|     1|          160|
    |w_conv2_U            |conv_16_32_10_s_weOg  |        1|  0|   0|    0|  4608|    1|     1|         4608|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                      |        1|  5|   3|    0|  4640|    6|     2|         4768|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |accum_V_1_fu_573_p2   |     +    |      0|  0|  23|          16|          16|
    |accum_V_fu_332_p2     |     +    |      0|  0|  23|           9|          16|
    |add_ln68_1_fu_387_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln68_2_fu_425_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln68_3_fu_452_p2  |     +    |      0|  0|  13|          64|          64|
    |add_ln68_4_fu_543_p2  |     +    |      0|  0|  13|          14|          14|
    |add_ln68_5_fu_489_p2  |     +    |      0|  0|  13|           9|           9|
    |add_ln68_6_fu_495_p2  |     +    |      0|  0|  13|           9|           9|
    |add_ln68_7_fu_520_p2  |     +    |      0|  0|  13|          12|          12|
    |add_ln68_8_fu_526_p2  |     +    |      0|  0|  13|          12|          12|
    |add_ln68_fu_312_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln73_1_fu_361_p2  |     +    |      0|  0|  17|          13|          13|
    |add_ln73_fu_348_p2    |     +    |      0|  0|  14|          10|          10|
    |c_fu_306_p2           |     +    |      0|  0|  10|           2|           1|
    |m_fu_407_p2           |     +    |      0|  0|  15|           5|           1|
    |n_fu_237_p2           |     +    |      0|  0|  15|           6|           1|
    |r_fu_381_p2           |     +    |      0|  0|  10|           2|           1|
    |x_fu_274_p2           |     +    |      0|  0|  13|           4|           1|
    |y_fu_290_p2           |     +    |      0|  0|  13|           4|           1|
    |sub_ln68_1_fu_538_p2  |     -    |      0|  0|  13|          14|          14|
    |sub_ln68_fu_446_p2    |     -    |      0|  0|  13|          64|          64|
    |icmp_ln61_fu_231_p2   |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln62_fu_268_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln63_fu_284_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln65_fu_300_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln66_fu_375_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln67_fu_401_p2   |   icmp   |      0|  0|  11|           5|           6|
    |output_r_d0           |   icmp   |      0|  0|  13|          16|          16|
    |xor_ln68_1_fu_563_p2  |    xor   |      0|  0|   2|           1|           1|
    |xor_ln68_fu_557_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 373|         329|         324|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  50|         11|    1|         11|
    |c_0_reg_174      |   9|          2|    2|          4|
    |m_0_reg_220      |   9|          2|    5|         10|
    |n_0_reg_126      |   9|          2|    6|         12|
    |p_014_0_reg_162  |   9|          2|   16|         32|
    |p_014_1_reg_185  |   9|          2|   16|         32|
    |p_014_2_reg_208  |   9|          2|   16|         32|
    |r_0_reg_197      |   9|          2|    2|          4|
    |x_0_reg_138      |   9|          2|    4|          8|
    |y_0_reg_150      |   9|          2|    4|          8|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 131|         29|   72|        153|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln68_8_reg_682    |  12|   0|   12|          0|
    |ap_CS_fsm             |  10|   0|   10|          0|
    |c_0_reg_174           |   2|   0|    2|          0|
    |c_reg_631             |   2|   0|    2|          0|
    |m_0_reg_220           |   5|   0|    5|          0|
    |m_reg_667             |   5|   0|    5|          0|
    |n_0_reg_126           |   6|   0|    6|          0|
    |n_reg_582             |   6|   0|    6|          0|
    |p_014_0_reg_162       |  16|   0|   16|          0|
    |p_014_1_reg_185       |  16|   0|   16|          0|
    |p_014_2_reg_208       |  16|   0|   16|          0|
    |r_0_reg_197           |   2|   0|    2|          0|
    |r_reg_649             |   2|   0|    2|          0|
    |sext_ln62_reg_602     |  16|   0|   16|          0|
    |trunc_ln68_1_reg_677  |  12|   0|   12|          0|
    |trunc_ln68_reg_672    |  14|   0|   14|          0|
    |x_0_reg_138           |   4|   0|    4|          0|
    |x_reg_610             |   4|   0|    4|          0|
    |y_0_reg_150           |   4|   0|    4|          0|
    |y_reg_623             |   4|   0|    4|          0|
    |zext_ln63_reg_615     |   4|   0|   13|          9|
    |zext_ln66_1_reg_641   |   2|   0|   14|         12|
    |zext_ln68_1_reg_636   |   4|   0|   12|          8|
    |zext_ln68_2_reg_654   |   4|   0|    9|          5|
    |zext_ln68_3_reg_659   |   2|   0|   64|         62|
    |zext_ln73_reg_592     |   6|   0|   11|          5|
    |zext_ln895_reg_597    |   6|   0|   10|          4|
    +----------------------+----+----+-----+-----------+
    |Total                 | 186|   0|  291|        105|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | conv<16, 32, 10> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | conv<16, 32, 10> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | conv<16, 32, 10> | return value |
|ap_done            | out |    1| ap_ctrl_hs | conv<16, 32, 10> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | conv<16, 32, 10> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | conv<16, 32, 10> | return value |
|input_r_address0   | out |   11|  ap_memory |      input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |      input_r     |     array    |
|input_r_q0         |  in |    1|  ap_memory |      input_r     |     array    |
|output_r_address0  | out |   11|  ap_memory |     output_r     |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r     |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r     |     array    |
|output_r_d0        | out |    1|  ap_memory |     output_r     |     array    |
+-------------------+-----+-----+------------+------------------+--------------+

