<!-- Banner at the top -->
<p align="center">
  <img src="https://github.com/user-attachments/assets/311a73e8-8172-41c1-ad72-069ab81fbd36" alt="MasterHead" width="800px">
</p>

<!-- Typing animation title -->
<h1 align="center">
    <img src="https://readme-typing-svg.herokuapp.com/?font=Righteous&size=35&center=true&vCenter=true&width=600&height=70&lines=Hi+👋%2C+I'm+Skanda!;Building+Silicon+with+Precision!;Mastering+FPGA,+ASIC,+and+PD!" alt="Typing Animation" />
</h1>

<!-- Subtitle -->
<h3 align="center">
    A 2nd year ECE student at BMSCE.<br>
    Passionate About Silicon, Circuits & Innovation.
</h3>

---

<!-- About Me: Using a Table Layout for Clean Design -->
<table align="center">
  <tr>
    <td>
      <img src="https://github.com/user-attachments/assets/bfb500a9-3d81-48e3-9a38-2209832d3838" width="350px" alt="Coding">
    </td>
    <td>
      <ul>
        <li>🚀 <strong>Currently Working On:</strong> FPGA design, ASIC flow, and Physical Design (PnR).</li>
        <li>📚 <strong>Currently Learning:</strong> SystemVerilog, Python, and advanced ASIC methodologies.</li>
        <li>🤝 <strong>Looking to Collaborate On:</strong> VLSI, FPGA, and Physical Design projects.</li>
        <li>📩 <strong>Email:</strong> <a href="mailto:kmskanda29@gmail.com">kmskanda29@gmail.com</a></li>
      </ul>
    </td>
  </tr>
</table>

---

<!-- Connect with Me -->
### 🌍 **Connect with Me**
<p align="left">
  <a href="https://www.linkedin.com/in/skandakm29/" target="blank">
    <img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/linked-in-alt.svg" alt="Skanda LinkedIn" height="30" width="40" />
  </a>
  <a href="https://github.com/Skandakm29" target="blank">
    <img align="center" src="https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white" alt="GitHub" />
  </a>
  <a href="mailto:kmskanda29@gmail.com">
    <img align="center" src="https://img.shields.io/badge/Email-0078D4?style=for-the-badge&logo=gmail&logoColor=white" alt="Email" />
  </a>
</p>

---

<!-- Tech Stack -->
### 🔧 **Tech Stack**
<p align="left"> 
  <a href="https://www.verilog.com/" target="_blank"> 
    <img src="https://img.shields.io/badge/Verilog-00599C?style=for-the-badge&logoColor=white" alt="Verilog" /> 
  </a> 
  <a href="https://www.python.org/" target="_blank"> 
    <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white" alt="Python" /> 
  </a>
  <a href="https://github.com/The-OpenROAD-Project" target="_blank"> 
    <img src="https://img.shields.io/badge/OpenROAD-ff7f0e?style=for-the-badge&logoColor=white" alt="OpenROAD" /> 
  </a>
  <a href="https://www.yosyshq.net/" target="_blank">
    <img src="https://img.shields.io/badge/Yosys-0000FF?style=for-the-badge&logoColor=white" alt="Yosys Synthesis" />
  </a>
  <a href="https://www.xilinx.com/products/design-tools/vivado.html" target="_blank">
    <img src="https://img.shields.io/badge/Vivado-FFB600?style=for-the-badge&logo=xilinx&logoColor=black" alt="Vivado" />
  </a>
  <a href="https://www.intel.com/content/www/us/en/software/programmable/quartus-prime/overview.html" target="_blank">
    <img src="https://img.shields.io/badge/Quartus%20Prime-0071C5?style=for-the-badge&logo=intel&logoColor=white" alt="Quartus Prime" />
  </a>
</p>

---

<!-- GitHub Stats -->
### 📊 **GitHub Stats**
<p align="center">
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=Skandakm29&theme=dark" alt="GitHub Streak" />
</p>


