Analysis & Synthesis report for QamCarrier
Wed Jun 17 16:55:17 2020
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |BoardTst|QamCarrier:QamCarrier|DD:u6|q
 12. State Machine - |BoardTst|QamCarrier:QamCarrier|DD:u6|i
 13. State Machine - |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 14. State Machine - |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst
 22. Source assignments for QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core
 23. Source assignments for QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst
 24. Source assignments for QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core
 25. Source assignments for sld_signaltap:auto_signaltap_0
 26. Source assignments for QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|altshift_taps:din_4_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4
 27. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst
 28. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|mult8_8:u1|lpm_mult:lpm_mult_component
 29. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|mult8_8:u2|lpm_mult:lpm_mult_component
 30. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst
 31. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 32. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 33. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16
 34. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1
 35. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12
 36. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2
 37. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11
 38. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3
 39. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11
 40. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4
 41. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12
 42. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5
 43. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11
 44. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6
 45. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11
 46. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7
 47. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8
 48. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9
 49. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11
 50. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10
 51. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11
 52. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11
 53. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11
 54. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12
 55. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13
 56. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11
 57. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14
 58. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15
 59. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16
 60. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11
 61. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17
 62. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18
 63. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19
 64. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11
 65. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20
 66. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21
 67. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11
 68. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22
 69. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11
 70. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23
 71. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11
 72. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24
 73. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25
 74. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr26
 75. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11
 76. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27
 77. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11
 78. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28
 79. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12
 80. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29
 81. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11
 82. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_11
 83. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11
 84. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr30
 85. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr31
 86. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr31_q_12
 87. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr32
 88. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17
 89. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
 90. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst
 91. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 92. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 93. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16
 94. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1
 95. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12
 96. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2
 97. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11
 98. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3
 99. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11
100. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4
101. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12
102. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5
103. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11
104. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6
105. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11
106. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7
107. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8
108. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9
109. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11
110. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10
111. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11
112. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11
113. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11
114. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12
115. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13
116. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11
117. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14
118. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15
119. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16
120. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11
121. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17
122. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18
123. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19
124. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11
125. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20
126. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21
127. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11
128. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22
129. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11
130. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23
131. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11
132. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24
133. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25
134. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr26
135. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11
136. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27
137. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11
138. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28
139. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12
140. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29
141. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11
142. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_11
143. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11
144. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr30
145. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr31
146. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr31_q_12
147. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr32
148. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17
149. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
150. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u1|lpm_mult:lpm_mult_component
151. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u2|lpm_mult:lpm_mult_component
152. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u3|lpm_mult:lpm_mult_component
153. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|mult18_16:u1|lpm_mult:lpm_mult_component
154. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|mult18_16:u2|lpm_mult:lpm_mult_component
155. Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|mult18_16:u3|lpm_mult:lpm_mult_component
156. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
157. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
158. Parameter Settings for Inferred Entity Instance: QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|altshift_taps:din_4_rtl_0
159. lpm_mult Parameter Settings by Entity Instance
160. altpll Parameter Settings by Entity Instance
161. altshift_taps Parameter Settings by Entity Instance
162. Port Connectivity Checks: "QamCarrier:QamCarrier|Decision:Decision"
163. Port Connectivity Checks: "QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u3"
164. Port Connectivity Checks: "QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u2"
165. Port Connectivity Checks: "QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u1"
166. Port Connectivity Checks: "QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|gnco:u1"
167. Port Connectivity Checks: "QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1"
168. Port Connectivity Checks: "QamCarrier:QamCarrier|fir:fir_q"
169. Port Connectivity Checks: "QamCarrier:QamCarrier|fir:fir_i"
170. Port Connectivity Checks: "QamCarrier:QamCarrier|mult8_8:u2"
171. Port Connectivity Checks: "QamCarrier:QamCarrier|mult8_8:u1"
172. Port Connectivity Checks: "QamCarrier:QamCarrier|nco:u0"
173. Port Connectivity Checks: "QamCarrier:QamCarrier"
174. SignalTap II Logic Analyzer Settings
175. Post-Synthesis Netlist Statistics for Top Partition
176. Elapsed Time Per Partition
177. Connections to In-System Debugging Instance "auto_signaltap_0"
178. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 17 16:55:17 2020           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                      ; QamCarrier                                      ;
; Top-level Entity Name              ; BoardTst                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 7,963                                           ;
;     Total combinational functions  ; 5,767                                           ;
;     Dedicated logic registers      ; 6,663                                           ;
; Total registers                    ; 6663                                            ;
; Total pins                         ; 56                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 919,898                                         ;
; Embedded Multiplier 9-bit elements ; 14                                              ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; BoardTst           ; QamCarrier         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; source/DeCodeMap.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Administrator/Desktop/QamCarrierDD/source/DeCodeMap.v                                                 ;             ;
; source/Decision.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Administrator/Desktop/QamCarrierDD/source/Decision.v                                                  ;             ;
; mult18_16.v                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/Administrator/Desktop/QamCarrierDD/mult18_16.v                                                        ;             ;
; source/gnco.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Administrator/Desktop/QamCarrierDD/source/gnco.v                                                      ;             ;
; source/FpgaGardner.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/Administrator/Desktop/QamCarrierDD/source/FpgaGardner.v                                               ;             ;
; source/ErrorLp.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Administrator/Desktop/QamCarrierDD/source/ErrorLp.v                                                   ;             ;
; source/InterpolateFilter.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Administrator/Desktop/QamCarrierDD/source/InterpolateFilter.v                                         ;             ;
; source/DD.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Administrator/Desktop/QamCarrierDD/source/DD.v                                                        ;             ;
; source/QamCarrier.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Administrator/Desktop/QamCarrierDD/source/QamCarrier.v                                                ;             ;
; source/LoopFilter.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Administrator/Desktop/QamCarrierDD/source/LoopFilter.v                                                ;             ;
; nco_st.v                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/Administrator/Desktop/QamCarrierDD/nco_st.v                                                           ;             ;
; nco.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/Administrator/Desktop/QamCarrierDD/nco.v                                                              ;             ;
; mult8_8.v                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/Administrator/Desktop/QamCarrierDD/mult8_8.v                                                          ;             ;
; BitSync.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Administrator/Desktop/QamCarrierDD/BitSync.v                                                          ;             ;
; pll.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/Administrator/Desktop/QamCarrierDD/pll.v                                                              ;             ;
; source/BoardTst.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v                                                  ;             ;
; simulation/modelsim/tb_BoardTst.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Administrator/Desktop/QamCarrierDD/simulation/modelsim/tb_BoardTst.v                                  ;             ;
; fir.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/Administrator/Desktop/QamCarrierDD/fir.v                                                              ; fir         ;
; fir/dspba_library_package.vhd                                      ; yes             ; User VHDL File                               ; C:/Users/Administrator/Desktop/QamCarrierDD/fir/dspba_library_package.vhd                                      ; fir         ;
; fir/dspba_library.vhd                                              ; yes             ; User VHDL File                               ; C:/Users/Administrator/Desktop/QamCarrierDD/fir/dspba_library.vhd                                              ; fir         ;
; fir/auk_dspip_math_pkg_hpfir.vhd                                   ; yes             ; User VHDL File                               ; C:/Users/Administrator/Desktop/QamCarrierDD/fir/auk_dspip_math_pkg_hpfir.vhd                                   ; fir         ;
; fir/auk_dspip_lib_pkg_hpfir.vhd                                    ; yes             ; User VHDL File                               ; C:/Users/Administrator/Desktop/QamCarrierDD/fir/auk_dspip_lib_pkg_hpfir.vhd                                    ; fir         ;
; fir/auk_dspip_avalon_streaming_controller_hpfir.vhd                ; yes             ; User VHDL File                               ; C:/Users/Administrator/Desktop/QamCarrierDD/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd                ; fir         ;
; fir/auk_dspip_avalon_streaming_sink_hpfir.vhd                      ; yes             ; User VHDL File                               ; C:/Users/Administrator/Desktop/QamCarrierDD/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd                      ; fir         ;
; fir/auk_dspip_avalon_streaming_source_hpfir.vhd                    ; yes             ; User VHDL File                               ; C:/Users/Administrator/Desktop/QamCarrierDD/fir/auk_dspip_avalon_streaming_source_hpfir.vhd                    ; fir         ;
; fir/auk_dspip_roundsat_hpfir.vhd                                   ; yes             ; User VHDL File                               ; C:/Users/Administrator/Desktop/QamCarrierDD/fir/auk_dspip_roundsat_hpfir.vhd                                   ; fir         ;
; fir/fir_0002_rtl_core.vhd                                          ; yes             ; User VHDL File                               ; C:/Users/Administrator/Desktop/QamCarrierDD/fir/fir_0002_rtl_core.vhd                                          ; fir         ;
; fir/fir_0002_ast.vhd                                               ; yes             ; User VHDL File                               ; C:/Users/Administrator/Desktop/QamCarrierDD/fir/fir_0002_ast.vhd                                               ; fir         ;
; fir/fir_0002.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/Administrator/Desktop/QamCarrierDD/fir/fir_0002.vhd                                                   ; fir         ;
; simulation/modelsim/source.txt                                     ; yes             ; Auto-Found File                              ; C:/Users/Administrator/Desktop/QamCarrierDD/simulation/modelsim/source.txt                                     ;             ;
; asj_xnqg.v                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_xnqg.v                                             ;             ;
; segment_arr_tdl.v                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/segment_arr_tdl.v                                      ;             ;
; asj_nco_fxx.v                                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_nco_fxx.v                                          ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                 ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/addcore.inc                                                     ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/look_add.inc                                                    ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/bypassff.inc                                                    ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altshift.inc                                                    ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                         ;             ;
; aglobal160.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                  ;             ;
; db/add_sub_d8h.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/add_sub_d8h.tdf                                                 ;             ;
; asj_altqmcpipe.v                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_altqmcpipe.v                                       ;             ;
; db/add_sub_45i.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/add_sub_45i.tdf                                                 ;             ;
; asj_dxx_g.v                                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_dxx_g.v                                            ;             ;
; asj_dxx.v                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_dxx.v                                              ;             ;
; db/add_sub_tth.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/add_sub_tth.tdf                                                 ;             ;
; asj_nco_apr_dxx.v                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_nco_apr_dxx.v                                      ;             ;
; asj_gar.v                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_gar.v                                              ;             ;
; sid_2c_1p.v                                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/sid_2c_1p.v                                            ;             ;
; asj_nco_as_m_cen.v                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_nco_as_m_cen.v                                     ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                  ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc                                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altram.inc                                                      ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc                                                    ;             ;
; db/altsyncram_3p81.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/altsyncram_3p81.tdf                                             ;             ;
; nco_sin.hex                                                        ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/Administrator/Desktop/QamCarrierDD/nco_sin.hex                                                        ;             ;
; db/altsyncram_uo81.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/altsyncram_uo81.tdf                                             ;             ;
; nco_cos.hex                                                        ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/Administrator/Desktop/QamCarrierDD/nco_cos.hex                                                        ;             ;
; segment_sel.v                                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/segment_sel.v                                          ;             ;
; asj_nco_mob_rw.v                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_nco_mob_rw.v                                       ;             ;
; asj_nco_isdr.v                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_nco_isdr.v                                         ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                 ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_constant.inc                                                ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                 ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/cmpconst.inc                                                    ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_compare.inc                                                 ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.inc                                                 ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/dffeea.inc                                                      ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                         ;             ;
; db/cntr_ori.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/cntr_ori.tdf                                                    ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                    ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/multcore.inc                                                    ;             ;
; db/mult_i3p.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/mult_i3p.tdf                                                    ;             ;
; db/mult_i6p.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/mult_i6p.tdf                                                    ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf                                                      ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                                 ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                                               ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                               ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/pll_altpll.v                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                               ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                          ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                             ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                    ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                          ;             ;
; db/altsyncram_i124.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/altsyncram_i124.tdf                                             ;             ;
; db/decode_msa.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/decode_msa.tdf                                                  ;             ;
; db/mux_oob.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/mux_oob.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.tdf                                                    ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/others/maxplus2/memmodes.inc                                                  ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_hdffe.inc                                                     ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                             ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.inc                                                  ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                     ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/muxlut.inc                                                      ;             ;
; db/mux_qsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/mux_qsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                  ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/declut.inc                                                      ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/decode_dvf.tdf                                                  ;             ;
; db/cntr_kgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/cntr_kgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_gbj.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/cntr_gbj.tdf                                                    ;             ;
; db/cntr_dgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/cntr_dgi.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                               ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                     ; altera_sld  ;
; db/ip/sldb5f668d2/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Administrator/Desktop/QamCarrierDD/db/ip/sldb5f668d2/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldb5f668d2/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Administrator/Desktop/QamCarrierDD/db/ip/sldb5f668d2/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldb5f668d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Administrator/Desktop/QamCarrierDD/db/ip/sldb5f668d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldb5f668d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/ip/sldb5f668d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldb5f668d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Administrator/Desktop/QamCarrierDD/db/ip/sldb5f668d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldb5f668d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/ip/sldb5f668d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/altshift_taps.tdf                                               ;             ;
; db/shift_taps_akm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/shift_taps_akm.tdf                                              ;             ;
; db/altsyncram_p861.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/altsyncram_p861.tdf                                             ;             ;
; db/add_sub_24e.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/add_sub_24e.tdf                                                 ;             ;
; db/cntr_6pf.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/cntr_6pf.tdf                                                    ;             ;
; db/cmpr_ogc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/cmpr_ogc.tdf                                                    ;             ;
; db/cntr_p8h.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/cntr_p8h.tdf                                                    ;             ;
; fir_compiler-library/auk_dspip_lib_pkg_fir_121.vhd                 ; yes             ; Encrypted Altera IP File                     ; C:/Users/Administrator/Desktop/QamCarrierDD/fir_compiler-library/auk_dspip_lib_pkg_fir_121.vhd                 ;             ;
; fir_compiler-library/auk_dspip_math_pkg_fir_121.vhd                ; yes             ; Encrypted Altera IP File                     ; C:/Users/Administrator/Desktop/QamCarrierDD/fir_compiler-library/auk_dspip_math_pkg_fir_121.vhd                ;             ;
; fir_lpf_st.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Administrator/Desktop/QamCarrierDD/fir_lpf_st.v                                                       ;             ;
; fir_lpf_ast.vhd                                                    ; yes             ; User VHDL File                               ; C:/Users/Administrator/Desktop/QamCarrierDD/fir_lpf_ast.vhd                                                    ;             ;
; fir_lpf.v                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/Administrator/Desktop/QamCarrierDD/fir_lpf.v                                                          ;             ;
; auk_dspip_avalon_streaming_sink_fir_121.vhd                        ; yes             ; Encrypted Altera IP File                     ; auk_dspip_avalon_streaming_sink_fir_121.vhd                                                                    ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf                                                      ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_regfifo.inc                                                   ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                    ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                    ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_fffifo.inc                                                    ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                    ;             ;
; db/scfifo_c6j1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/scfifo_c6j1.tdf                                                 ;             ;
; db/a_dpfifo_0g81.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/a_dpfifo_0g81.tdf                                               ;             ;
; db/altsyncram_o8j1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/altsyncram_o8j1.tdf                                             ;             ;
; db/cmpr_gs8.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/cmpr_gs8.tdf                                                    ;             ;
; db/cntr_tnb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/cntr_tnb.tdf                                                    ;             ;
; db/cntr_ao7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/cntr_ao7.tdf                                                    ;             ;
; db/cntr_unb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Administrator/Desktop/QamCarrierDD/db/cntr_unb.tdf                                                    ;             ;
; auk_dspip_avalon_streaming_source_fir_121.vhd                      ; yes             ; Encrypted Altera IP File                     ; auk_dspip_avalon_streaming_source_fir_121.vhd                                                                  ;             ;
; auk_dspip_avalon_streaming_controller_fir_121.vhd                  ; yes             ; Encrypted Altera IP File                     ; auk_dspip_avalon_streaming_controller_fir_121.vhd                                                              ;             ;
; tdl_da_lc.v                                                        ; yes             ; Encrypted Altera IP File                     ; tdl_da_lc.v                                                                                                    ;             ;
; sadd_cen.v                                                         ; yes             ; Encrypted Altera IP File                     ; sadd_cen.v                                                                                                     ;             ;
; rom_lut_r_cen.v                                                    ; yes             ; Encrypted Altera IP File                     ; rom_lut_r_cen.v                                                                                                ;             ;
; sadd_lpm_cen.v                                                     ; yes             ; Encrypted Altera IP File                     ; sadd_lpm_cen.v                                                                                                 ;             ;
; mac_tl.v                                                           ; yes             ; Encrypted Altera IP File                     ; mac_tl.v                                                                                                       ;             ;
; par_ctrl.v                                                         ; yes             ; Encrypted Altera IP File                     ; par_ctrl.v                                                                                                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 7,963     ;
;                                             ;           ;
; Total combinational functions               ; 5767      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 514       ;
;     -- 3 input functions                    ; 4238      ;
;     -- <=2 input functions                  ; 1015      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1315      ;
;     -- arithmetic mode                      ; 4452      ;
;                                             ;           ;
; Total registers                             ; 6663      ;
;     -- Dedicated logic registers            ; 6663      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 56        ;
; Total memory bits                           ; 919898    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 14        ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; Rst~input ;
; Maximum fan-out                             ; 5871      ;
; Total fan-out                               ; 41165     ;
; Average fan-out                             ; 3.23      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |BoardTst                                                                                                                               ; 5767 (0)          ; 6663 (36)    ; 919898      ; 14           ; 2       ; 6         ; 56   ; 0            ; |BoardTst                                                                                                                                                                                                                                                                                                                                            ; BoardTst                                ; work         ;
;    |QamCarrier:QamCarrier|                                                                                                              ; 5092 (1)          ; 5774 (8)     ; 2394        ; 14           ; 2       ; 6         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier                                                                                                                                                                                                                                                                                                                      ; QamCarrier                              ; work         ;
;       |BitSync:u7|                                                                                                                      ; 648 (1)           ; 510 (33)     ; 90          ; 12           ; 0       ; 6         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7                                                                                                                                                                                                                                                                                                           ; BitSync                                 ; work         ;
;          |FpgaGardner:u1|                                                                                                               ; 647 (0)           ; 477 (32)     ; 90          ; 12           ; 0       ; 6         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1                                                                                                                                                                                                                                                                                            ; FpgaGardner                             ; work         ;
;             |ErrorLp:u4|                                                                                                                ; 196 (196)         ; 166 (166)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|ErrorLp:u4                                                                                                                                                                                                                                                                                 ; ErrorLp                                 ; work         ;
;             |InterpolateFilter:u2|                                                                                                      ; 202 (193)         ; 111 (105)    ; 90          ; 6            ; 0       ; 3         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2                                                                                                                                                                                                                                                                       ; InterpolateFilter                       ; work         ;
;                |altshift_taps:din_4_rtl_0|                                                                                              ; 9 (0)             ; 6 (0)        ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|altshift_taps:din_4_rtl_0                                                                                                                                                                                                                                             ; altshift_taps                           ; work         ;
;                   |shift_taps_akm:auto_generated|                                                                                       ; 9 (2)             ; 6 (3)        ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|altshift_taps:din_4_rtl_0|shift_taps_akm:auto_generated                                                                                                                                                                                                               ; shift_taps_akm                          ; work         ;
;                      |altsyncram_p861:altsyncram4|                                                                                      ; 0 (0)             ; 0 (0)        ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|altshift_taps:din_4_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4                                                                                                                                                                                   ; altsyncram_p861                         ; work         ;
;                      |cntr_6pf:cntr1|                                                                                                   ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|altshift_taps:din_4_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1                                                                                                                                                                                                ; cntr_6pf                                ; work         ;
;                      |cntr_p8h:cntr5|                                                                                                   ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|altshift_taps:din_4_rtl_0|shift_taps_akm:auto_generated|cntr_p8h:cntr5                                                                                                                                                                                                ; cntr_p8h                                ; work         ;
;                |mult18_16:u1|                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u1                                                                                                                                                                                                                                                          ; mult18_16                               ; work         ;
;                   |lpm_mult:lpm_mult_component|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;                      |mult_i6p:auto_generated|                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u1|lpm_mult:lpm_mult_component|mult_i6p:auto_generated                                                                                                                                                                                                      ; mult_i6p                                ; work         ;
;                |mult18_16:u2|                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u2                                                                                                                                                                                                                                                          ; mult18_16                               ; work         ;
;                   |lpm_mult:lpm_mult_component|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u2|lpm_mult:lpm_mult_component                                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;                      |mult_i6p:auto_generated|                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u2|lpm_mult:lpm_mult_component|mult_i6p:auto_generated                                                                                                                                                                                                      ; mult_i6p                                ; work         ;
;                |mult18_16:u3|                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u3                                                                                                                                                                                                                                                          ; mult18_16                               ; work         ;
;                   |lpm_mult:lpm_mult_component|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u3|lpm_mult:lpm_mult_component                                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;                      |mult_i6p:auto_generated|                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u3|lpm_mult:lpm_mult_component|mult_i6p:auto_generated                                                                                                                                                                                                      ; mult_i6p                                ; work         ;
;             |InterpolateFilter:u3|                                                                                                      ; 194 (194)         ; 135 (135)    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3                                                                                                                                                                                                                                                                       ; InterpolateFilter                       ; work         ;
;                |mult18_16:u1|                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|mult18_16:u1                                                                                                                                                                                                                                                          ; mult18_16                               ; work         ;
;                   |lpm_mult:lpm_mult_component|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|mult18_16:u1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;                      |mult_i6p:auto_generated|                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|mult18_16:u1|lpm_mult:lpm_mult_component|mult_i6p:auto_generated                                                                                                                                                                                                      ; mult_i6p                                ; work         ;
;                |mult18_16:u2|                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|mult18_16:u2                                                                                                                                                                                                                                                          ; mult18_16                               ; work         ;
;                   |lpm_mult:lpm_mult_component|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|mult18_16:u2|lpm_mult:lpm_mult_component                                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;                      |mult_i6p:auto_generated|                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|mult18_16:u2|lpm_mult:lpm_mult_component|mult_i6p:auto_generated                                                                                                                                                                                                      ; mult_i6p                                ; work         ;
;                |mult18_16:u3|                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|mult18_16:u3                                                                                                                                                                                                                                                          ; mult18_16                               ; work         ;
;                   |lpm_mult:lpm_mult_component|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|mult18_16:u3|lpm_mult:lpm_mult_component                                                                                                                                                                                                                              ; lpm_mult                                ; work         ;
;                      |mult_i6p:auto_generated|                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|mult18_16:u3|lpm_mult:lpm_mult_component|mult_i6p:auto_generated                                                                                                                                                                                                      ; mult_i6p                                ; work         ;
;             |gnco:u1|                                                                                                                   ; 55 (55)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|gnco:u1                                                                                                                                                                                                                                                                                    ; gnco                                    ; work         ;
;       |DD:u6|                                                                                                                           ; 505 (505)         ; 94 (94)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|DD:u6                                                                                                                                                                                                                                                                                                                ; DD                                      ; work         ;
;       |LoopFilter:u5|                                                                                                                   ; 73 (73)           ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|LoopFilter:u5                                                                                                                                                                                                                                                                                                        ; LoopFilter                              ; work         ;
;       |fir:fir_i|                                                                                                                       ; 1806 (0)          ; 2421 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i                                                                                                                                                                                                                                                                                                            ; fir                                     ; fir          ;
;          |fir_0002:fir_inst|                                                                                                            ; 1806 (0)          ; 2421 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst                                                                                                                                                                                                                                                                                          ; fir_0002                                ; fir          ;
;             |fir_0002_ast:fir_0002_ast_inst|                                                                                            ; 1806 (0)          ; 2421 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst                                                                                                                                                                                                                                                           ; fir_0002_ast                            ; fir          ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                                                                         ; 0 (0)             ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                                            ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;                |fir_0002_rtl_core:\real_passthrough:hpfircore_core|                                                                     ; 1806 (1806)       ; 2394 (1935)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                                                                        ; fir_0002_rtl_core                       ; fir          ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_11|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11                                                                                                                                                                   ; dspba_delay                             ; fir          ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|                                                                        ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12                                                                                                                                                           ; dspba_delay                             ; fir          ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr31_q_12|                                                                        ; 0 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr31_q_12                                                                                                                                                           ; dspba_delay                             ; fir          ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|                                                                     ; 0 (0)             ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16                                                                                                                                                        ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr10|                                                                               ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr11|                                                                               ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr12|                                                                               ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr13|                                                                               ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr14|                                                                               ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr15|                                                                               ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr16|                                                                               ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr17|                                                                               ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr18|                                                                               ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr19|                                                                               ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr1|                                                                                ; 0 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1                                                                                                                                                                   ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr20|                                                                               ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr21|                                                                               ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr22|                                                                               ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr23|                                                                               ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr24|                                                                               ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr25|                                                                               ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr26|                                                                               ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr26                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr27|                                                                               ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr28|                                                                               ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr29|                                                                               ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr30|                                                                               ; 0 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr30                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr31|                                                                               ; 0 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr31                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr32|                                                                               ; 0 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr32                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr7|                                                                                ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7                                                                                                                                                                   ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr8|                                                                                ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8                                                                                                                                                                   ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr9|                                                                                ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9                                                                                                                                                                   ; dspba_delay                             ; fir          ;
;       |fir:fir_q|                                                                                                                       ; 1806 (0)          ; 2420 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q                                                                                                                                                                                                                                                                                                            ; fir                                     ; fir          ;
;          |fir_0002:fir_inst|                                                                                                            ; 1806 (0)          ; 2420 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst                                                                                                                                                                                                                                                                                          ; fir_0002                                ; fir          ;
;             |fir_0002_ast:fir_0002_ast_inst|                                                                                            ; 1806 (0)          ; 2420 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst                                                                                                                                                                                                                                                           ; fir_0002_ast                            ; fir          ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                                                                         ; 0 (0)             ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                                            ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;                |fir_0002_rtl_core:\real_passthrough:hpfircore_core|                                                                     ; 1806 (1806)       ; 2393 (1935)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                                                                        ; fir_0002_rtl_core                       ; fir          ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|                                                                        ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12                                                                                                                                                           ; dspba_delay                             ; fir          ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr31_q_12|                                                                        ; 0 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr31_q_12                                                                                                                                                           ; dspba_delay                             ; fir          ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|                                                                     ; 0 (0)             ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16                                                                                                                                                        ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr10|                                                                               ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr11|                                                                               ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr12|                                                                               ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr13|                                                                               ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr14|                                                                               ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr15|                                                                               ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr16|                                                                               ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr17|                                                                               ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr18|                                                                               ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr19|                                                                               ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr1|                                                                                ; 0 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1                                                                                                                                                                   ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr20|                                                                               ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr21|                                                                               ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr22|                                                                               ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr23|                                                                               ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr24|                                                                               ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr25|                                                                               ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr26|                                                                               ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr26                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr27|                                                                               ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr28|                                                                               ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr29|                                                                               ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr30|                                                                               ; 0 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr30                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr31|                                                                               ; 0 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr31                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr32|                                                                               ; 0 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr32                                                                                                                                                                  ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr7|                                                                                ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7                                                                                                                                                                   ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr8|                                                                                ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8                                                                                                                                                                   ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr9|                                                                                ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9                                                                                                                                                                   ; dspba_delay                             ; fir          ;
;       |mult8_8:u1|                                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|mult8_8:u1                                                                                                                                                                                                                                                                                                           ; mult8_8                                 ; work         ;
;          |lpm_mult:lpm_mult_component|                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|mult8_8:u1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                               ; lpm_mult                                ; work         ;
;             |mult_i3p:auto_generated|                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|mult8_8:u1|lpm_mult:lpm_mult_component|mult_i3p:auto_generated                                                                                                                                                                                                                                                       ; mult_i3p                                ; work         ;
;       |mult8_8:u2|                                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|mult8_8:u2                                                                                                                                                                                                                                                                                                           ; mult8_8                                 ; work         ;
;          |lpm_mult:lpm_mult_component|                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|mult8_8:u2|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                               ; lpm_mult                                ; work         ;
;             |mult_i3p:auto_generated|                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|mult8_8:u2|lpm_mult:lpm_mult_component|mult_i3p:auto_generated                                                                                                                                                                                                                                                       ; mult_i3p                                ; work         ;
;       |nco:u0|                                                                                                                          ; 253 (0)           ; 250 (0)      ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0                                                                                                                                                                                                                                                                                                               ; nco                                     ; work         ;
;          |nco_st:nco_st_inst|                                                                                                           ; 253 (0)           ; 250 (0)      ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst                                                                                                                                                                                                                                                                                            ; nco_st                                  ; work         ;
;             |asj_altqmcpipe:ux000|                                                                                                      ; 72 (35)           ; 72 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                       ; asj_altqmcpipe                          ; work         ;
;                |lpm_add_sub:acc|                                                                                                        ; 37 (0)            ; 37 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                       ; lpm_add_sub                             ; work         ;
;                   |add_sub_45i:auto_generated|                                                                                          ; 37 (37)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_45i:auto_generated                                                                                                                                                                                                                            ; add_sub_45i                             ; work         ;
;             |asj_dxx:ux002|                                                                                                             ; 25 (10)           ; 20 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_dxx:ux002                                                                                                                                                                                                                                                                              ; asj_dxx                                 ; work         ;
;                |lpm_add_sub:ux014|                                                                                                      ; 15 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014                                                                                                                                                                                                                                                            ; lpm_add_sub                             ; work         ;
;                   |add_sub_tth:auto_generated|                                                                                          ; 15 (15)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_tth:auto_generated                                                                                                                                                                                                                                 ; add_sub_tth                             ; work         ;
;             |asj_dxx_g:ux001|                                                                                                           ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_dxx_g:ux001                                                                                                                                                                                                                                                                            ; asj_dxx_g                               ; work         ;
;             |asj_gar:ux007|                                                                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_gar:ux007                                                                                                                                                                                                                                                                              ; asj_gar                                 ; work         ;
;             |asj_nco_as_m_cen:ux0120|                                                                                                   ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                    ; asj_nco_as_m_cen                        ; work         ;
;                |altsyncram:altsyncram_component0|                                                                                       ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0                                                                                                                                                                                                                                   ; altsyncram                              ; work         ;
;                   |altsyncram_3p81:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_3p81:auto_generated                                                                                                                                                                                                    ; altsyncram_3p81                         ; work         ;
;             |asj_nco_as_m_cen:ux0121|                                                                                                   ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121                                                                                                                                                                                                                                                                    ; asj_nco_as_m_cen                        ; work         ;
;                |altsyncram:altsyncram_component0|                                                                                       ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0                                                                                                                                                                                                                                   ; altsyncram                              ; work         ;
;                   |altsyncram_uo81:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_uo81:auto_generated                                                                                                                                                                                                    ; altsyncram_uo81                         ; work         ;
;             |asj_nco_fxx:ux003|                                                                                                         ; 1 (0)             ; 35 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_fxx:ux003                                                                                                                                                                                                                                                                          ; asj_nco_fxx                             ; work         ;
;                |lpm_add_sub:acc|                                                                                                        ; 1 (0)             ; 35 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc                                                                                                                                                                                                                                                          ; lpm_add_sub                             ; work         ;
;                   |add_sub_d8h:auto_generated|                                                                                          ; 1 (1)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_d8h:auto_generated                                                                                                                                                                                                                               ; add_sub_d8h                             ; work         ;
;             |asj_nco_mob_rw:ux122|                                                                                                      ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                       ; asj_nco_mob_rw                          ; work         ;
;             |asj_nco_mob_rw:ux123|                                                                                                      ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_mob_rw:ux123                                                                                                                                                                                                                                                                       ; asj_nco_mob_rw                          ; work         ;
;             |segment_arr_tdl:tdl|                                                                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|segment_arr_tdl:tdl                                                                                                                                                                                                                                                                        ; segment_arr_tdl                         ; work         ;
;             |segment_sel:rot|                                                                                                           ; 46 (46)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|segment_sel:rot                                                                                                                                                                                                                                                                            ; segment_sel                             ; work         ;
;             |sid_2c_1p:sid2c|                                                                                                           ; 50 (50)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|sid_2c_1p:sid2c                                                                                                                                                                                                                                                                            ; sid_2c_1p                               ; work         ;
;    |pll:pll_inst|                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|pll:pll_inst                                                                                                                                                                                                                                                                                                                               ; pll                                     ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                       ; altpll                                  ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                             ; pll_altpll                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                 ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input             ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                             ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                 ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric       ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (82)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                            ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                              ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                          ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 552 (2)           ; 763 (56)     ; 917504      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                           ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 550 (0)           ; 707 (0)      ; 917504      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                      ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 550 (88)          ; 707 (202)    ; 917504      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                     ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 33 (0)            ; 94 (94)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                              ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                              ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                                 ; work         ;
;                   |mux_qsc:auto_generated|                                                                                              ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_qsc:auto_generated                                                                                                                              ; mux_qsc                                 ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 58 (0)            ; 2 (0)        ; 917504      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                              ; work         ;
;                |altsyncram_i124:auto_generated|                                                                                         ; 58 (0)            ; 2 (2)        ; 917504      ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated                                                                                                                                                 ; altsyncram_i124                         ; work         ;
;                   |decode_msa:decode2|                                                                                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|decode_msa:decode2                                                                                                                              ; decode_msa                              ; work         ;
;                   |mux_oob:mux3|                                                                                                        ; 54 (54)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|mux_oob:mux3                                                                                                                                    ; mux_oob                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                            ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                           ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 110 (110)         ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                      ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 67 (1)            ; 156 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                         ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 56 (0)            ; 140 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 56 (0)            ; 56 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                               ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 10 (10)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                            ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 133 (9)           ; 116 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                  ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                             ; work         ;
;                   |cntr_kgi:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated                                                             ; cntr_kgi                                ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                             ; work         ;
;                   |cntr_gbj:auto_generated|                                                                                             ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated                                                                                      ; cntr_gbj                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                             ; work         ;
;                   |cntr_dgi:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_dgi:auto_generated                                                                            ; cntr_dgi                                ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                             ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                                ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                            ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 30 (30)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                            ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|altshift_taps:din_4_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 3            ; 30           ; 3            ; 30           ; 90     ; None        ;
; QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_3p81:auto_generated|ALTSYNCRAM                                                    ; AUTO ; ROM              ; 128          ; 9            ; --           ; --           ; 1152   ; nco_sin.hex ;
; QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_uo81:auto_generated|ALTSYNCRAM                                                    ; AUTO ; ROM              ; 128          ; 9            ; --           ; --           ; 1152   ; nco_cos.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32768        ; 28           ; 32768        ; 28           ; 917504 ; None        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 2           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 14          ;
; Signed Embedded Multipliers           ; 8           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name           ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; altera_fir_compiler_ii ; 16.0    ; N/A          ; N/A          ; |BoardTst|QamCarrier:QamCarrier|fir:fir_i                                                                                                                                                                                                                                     ; fir.v           ;
; Altera ; altera_fir_compiler_ii ; 16.0    ; N/A          ; N/A          ; |BoardTst|QamCarrier:QamCarrier|fir:fir_q                                                                                                                                                                                                                                     ; fir.v           ;
; Altera ; NCO                    ; 12.1    ; N/A          ; N/A          ; |BoardTst|QamCarrier:QamCarrier|nco:u0                                                                                                                                                                                                                                        ; nco.v           ;
; Altera ; NCO                    ; N/A     ; Nov 2012     ; Licensed     ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|segment_sel:rot                                                                                                                                                                                                     ;                 ;
; Altera ; NCO                    ; N/A     ; Nov 2012     ; Licensed     ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|sid_2c_1p:sid2c                                                                                                                                                                                                     ;                 ;
; Altera ; NCO                    ; N/A     ; Nov 2012     ; Licensed     ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|segment_arr_tdl:tdl                                                                                                                                                                                                 ;                 ;
; Altera ; NCO                    ; N/A     ; Nov 2012     ; Licensed     ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_xnqg:u011                                                                                                                                                                                                       ;                 ;
; Altera ; NCO                    ; N/A     ; Nov 2012     ; Licensed     ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_altqmcpipe:ux000                                                                                                                                                                                                ;                 ;
; Altera ; NCO                    ; N/A     ; Nov 2012     ; Licensed     ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_dxx_g:ux001                                                                                                                                                                                                     ;                 ;
; Altera ; NCO                    ; N/A     ; Nov 2012     ; Licensed     ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_dxx:ux002                                                                                                                                                                                                       ;                 ;
; Altera ; NCO                    ; N/A     ; Nov 2012     ; Licensed     ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_fxx:ux003                                                                                                                                                                                                   ;                 ;
; Altera ; NCO                    ; N/A     ; Nov 2012     ; Licensed     ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_gar:ux007                                                                                                                                                                                                       ;                 ;
; Altera ; NCO                    ; N/A     ; Nov 2012     ; Licensed     ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120                                                                                                                                                                                             ;                 ;
; Altera ; NCO                    ; N/A     ; Nov 2012     ; Licensed     ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121                                                                                                                                                                                             ;                 ;
; Altera ; NCO                    ; N/A     ; Nov 2012     ; Licensed     ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_mob_rw:ux122                                                                                                                                                                                                ;                 ;
; Altera ; NCO                    ; N/A     ; Nov 2012     ; Licensed     ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_mob_rw:ux123                                                                                                                                                                                                ;                 ;
; Altera ; NCO                    ; N/A     ; Nov 2012     ; Licensed     ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_apr_dxx:ux0219                                                                                                                                                                                              ;                 ;
; Altera ; NCO                    ; N/A     ; Nov 2012     ; Licensed     ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr                                                                                                                                                                                              ;                 ;
; Altera ; LPM_MULT               ; 16.0    ; N/A          ; N/A          ; |BoardTst|QamCarrier:QamCarrier|mult8_8:u1                                                                                                                                                                                                                                    ; mult8_8.v       ;
; Altera ; LPM_MULT               ; 16.0    ; N/A          ; N/A          ; |BoardTst|QamCarrier:QamCarrier|mult8_8:u2                                                                                                                                                                                                                                    ; mult8_8.v       ;
; Altera ; LPM_MULT               ; 12.1    ; N/A          ; N/A          ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u1                                                                                                                                                                                   ; mult18_16.v     ;
; Altera ; LPM_MULT               ; 12.1    ; N/A          ; N/A          ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u2                                                                                                                                                                                   ; mult18_16.v     ;
; Altera ; LPM_MULT               ; 12.1    ; N/A          ; N/A          ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u3                                                                                                                                                                                   ; mult18_16.v     ;
; Altera ; LPM_MULT               ; 12.1    ; N/A          ; N/A          ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|mult18_16:u1                                                                                                                                                                                   ; mult18_16.v     ;
; Altera ; LPM_MULT               ; 12.1    ; N/A          ; N/A          ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|mult18_16:u2                                                                                                                                                                                   ; mult18_16.v     ;
; Altera ; LPM_MULT               ; 12.1    ; N/A          ; N/A          ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|mult18_16:u3                                                                                                                                                                                   ; mult18_16.v     ;
; Altera ; Signal Tap             ; N/A     ; N/A          ; Licensed     ; |BoardTst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap             ; N/A     ; N/A          ; Licensed     ; |BoardTst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap             ; N/A     ; N/A          ; Licensed     ; |BoardTst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap             ; N/A     ; N/A          ; Licensed     ; |BoardTst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap             ; N/A     ; N/A          ; Licensed     ; |BoardTst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL                 ; 16.0    ; N/A          ; N/A          ; |BoardTst|pll:pll_inst                                                                                                                                                                                                                                                        ; pll.v           ;
+--------+------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------+
; State Machine - |BoardTst|QamCarrier:QamCarrier|DD:u6|q ;
+-------+-------+-------+-------+-------+-----------------+
; Name  ; q.111 ; q.101 ; q.011 ; q.001 ; q.000           ;
+-------+-------+-------+-------+-------+-----------------+
; q.000 ; 0     ; 0     ; 0     ; 0     ; 0               ;
; q.001 ; 0     ; 0     ; 0     ; 1     ; 1               ;
; q.011 ; 0     ; 0     ; 1     ; 0     ; 1               ;
; q.101 ; 0     ; 1     ; 0     ; 0     ; 1               ;
; q.111 ; 1     ; 0     ; 0     ; 0     ; 1               ;
+-------+-------+-------+-------+-------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------+
; State Machine - |BoardTst|QamCarrier:QamCarrier|DD:u6|i ;
+-------+-------+-------+-------+-------+-----------------+
; Name  ; i.111 ; i.101 ; i.011 ; i.001 ; i.000           ;
+-------+-------+-------+-------+-------+-----------------+
; i.000 ; 0     ; 0     ; 0     ; 0     ; 0               ;
; i.001 ; 0     ; 0     ; 0     ; 1     ; 1               ;
; i.011 ; 0     ; 0     ; 1     ; 0     ; 1               ;
; i.101 ; 0     ; 1     ; 0     ; 0     ; 1               ;
; i.111 ; 1     ; 0     ; 0     ; 0     ; 1               ;
+-------+-------+-------+-------+-------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BoardTst|QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                  ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                 ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                 ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                 ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                 ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                 ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |BoardTst|QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                  ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                 ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                 ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                 ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                 ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                 ;
+-------------------+-----------------+-------------------+-----------------+------------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_1[0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_2[0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_1[0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_2[0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated|counter_reg_bit[0..3]                                                   ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_15_o[0]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[27..29]                                     ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_15_o[0]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[27..29]                                     ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|f2_u_2[33]                                                                                                                          ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|f2_u_1[33]                                                                                                                          ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|f2_u_2[33]                                                                                                                          ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|f2_u_1[33]                                                                                                                          ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_32_sub_1_o[0]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_1_o[0]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[27,28]                                      ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_1_o[0]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_sub_1_o[0]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_0_o[0]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[27,28]                                      ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_32_sub_1_o[0]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_1_o[0]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[27,28]                                      ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_1_o[0]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_sub_1_o[0]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_0_o[0]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[27,28]                                      ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_32_sub_1_o[1]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[27]                                         ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[27]                                         ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_sub_1_o[1]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_32_sub_1_o[1]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[27]                                         ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[27]                                         ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_sub_1_o[1]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_1[15]                                                                                                                             ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_1[15]                                                                                                                             ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_1[14]                                                                                                                             ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_1[14]                                                                                                                             ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_1[13]                                                                                                                             ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_1[13]                                                                                                                             ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_1[12]                                                                                                                             ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_1[12]                                                                                                                             ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_1[11]                                                                                                                             ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_1[11]                                                                                                                             ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_1[10]                                                                                                                             ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_1[10]                                                                                                                             ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_1[9]                                                                                                                              ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_1[9]                                                                                                                              ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_1[8]                                                                                                                              ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_1[8]                                                                                                                              ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_1[7]                                                                                                                              ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_1[7]                                                                                                                              ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_1[6]                                                                                                                              ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_1[6]                                                                                                                              ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_1[5]                                                                                                                              ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_1[5]                                                                                                                              ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_1[4]                                                                                                                              ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_1[4]                                                                                                                              ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_1[3]                                                                                                                              ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_1[3]                                                                                                                              ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_1[2]                                                                                                                              ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_1[2]                                                                                                                              ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_1[1]                                                                                                                              ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_1[1]                                                                                                                              ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_2[15]                                                                                                                             ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_2[15]                                                                                                                             ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_2[14]                                                                                                                             ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_2[14]                                                                                                                             ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_2[13]                                                                                                                             ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_2[13]                                                                                                                             ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_2[12]                                                                                                                             ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_2[12]                                                                                                                             ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_2[11]                                                                                                                             ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_2[11]                                                                                                                             ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_2[10]                                                                                                                             ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_2[10]                                                                                                                             ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_2[9]                                                                                                                              ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_2[9]                                                                                                                              ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_2[8]                                                                                                                              ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_2[8]                                                                                                                              ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_2[7]                                                                                                                              ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_2[7]                                                                                                                              ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_2[6]                                                                                                                              ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_2[6]                                                                                                                              ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_2[5]                                                                                                                              ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_2[5]                                                                                                                              ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_2[4]                                                                                                                              ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_2[4]                                                                                                                              ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_2[3]                                                                                                                              ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_2[3]                                                                                                                              ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_2[2]                                                                                                                              ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_2[2]                                                                                                                              ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_2[1]                                                                                                                              ; Merged with QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_2[1]                                                                                                                              ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][1]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][1]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][0]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][0]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][1]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_3_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][1]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_3_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][0]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][0]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][1]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[1]                                         ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][1]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[1]                                         ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][1]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[1]                                         ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][0]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[0]                                         ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][0]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[0]                                         ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][0]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[0]                                         ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[20]                                         ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[21]                                         ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][0]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][0]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][1]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_add_3_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][0]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_add_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_add_1_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][2]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_add_1_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_add_1_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][1]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_add_1_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_add_1_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_add_1_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_1_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][1]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_1_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_1_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_1_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][1]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_3_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][4]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_1_o[4]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][3]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_1_o[3]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][2]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_1_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][1]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_1_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][4]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[4]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][3]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[3]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][2]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][1]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][4]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_1_o[4]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][3]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_1_o[3]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][2]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_1_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][1]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_1_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[4]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][4]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[4]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[3]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][3]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[3]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][2]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][1]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_1_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][1]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_1_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_1_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_1_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][1]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_add_1_o[1]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_add_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_add_1_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][2]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_add_1_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[23]                                         ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[24]                                         ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr26|delay_signals[0][1]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_add_3_o[1]                                   ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr26|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_add_3_o[0]                                   ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_1_o[1]                                   ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_1_o[0]                                   ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[20]                                         ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[21]                                         ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][4]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][3]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][2]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][1]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][0]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][14]    ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][13]    ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][12]    ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][11]    ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][10]    ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][9]     ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][8]     ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][7]     ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][6]     ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][5]     ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][4]     ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][3]     ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][2]     ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_1_o[1]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][1]     ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_1_o[0]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][0]     ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][4]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][3]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][2]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][1]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][0]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][4]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][3]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][2]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][1]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][0]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][4]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][3]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][2]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][1]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][0]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][4]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][3]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][4]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][3]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][2]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][4]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][3]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][2]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][1]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][4]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][3]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][2]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][1]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][0]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][4]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][3]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][2]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][4]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][3]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][14]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][13]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][12]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][11]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][10]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][9]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][8]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][7]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][6]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][5]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][4]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][4]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][3]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][3]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][2]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][2]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][1]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][1]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][0]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][0]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][14]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][14]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][13]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][13]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][12]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][12]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][11]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][11]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][10]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][10]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][9]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][9]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][8]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][8]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][7]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][7]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][6]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][6]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][5]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][5]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][4]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][4]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][3]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][3]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][2]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][2]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][1]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][1]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][14]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][14]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][13]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][13]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][12]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][12]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][11]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][11]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][10]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][10]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][9]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][9]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][8]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][8]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][7]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][7]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][6]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][6]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][5]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][5]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][4]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][4]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][3]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][3]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][2]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][2]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][14]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][14]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][13]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][13]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][12]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][12]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][11]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][11]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][10]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][10]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][9]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][9]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][8]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][8]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][7]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][7]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][6]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][6]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][5]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][5]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][4]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][4]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][3]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][3]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][2]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][2]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][14]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][14]     ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][13]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][13]     ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][12]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][12]     ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][11]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][11]     ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][10]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][10]     ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][9]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][9]      ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][8]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][8]      ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][7]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][7]      ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][6]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][6]      ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][5]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][5]      ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][4]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][4]      ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][3]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][3]      ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][2]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][2]      ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][14]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][14]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][13]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][13]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][12]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][12]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][11]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][11]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][10]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][10]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][9]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][9]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][8]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][8]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][7]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][7]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][6]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][6]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][5]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][5]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][4]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][4]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][3]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][3]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][2]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][2]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][14]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][14]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][13]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][13]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][12]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][12]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][11]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][11]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][10]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][10]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][9]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][9]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][8]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][8]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][7]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][7]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][6]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][6]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][5]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][5]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][4]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][4]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][3]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][3]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][2]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][2]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][1]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][1]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][0]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][0]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][14]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][14]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][13]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][13]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][12]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][12]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][11]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][11]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][10]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][10]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][9]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][9]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][8]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][8]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][7]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][7]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][6]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][6]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][5]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][5]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][4]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][4]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][3]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][3]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][2]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][2]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][1]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][1]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][0]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][0]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][14]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][14]     ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][13]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][13]     ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][12]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][12]     ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][11]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][11]     ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][10]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][10]     ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][9]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][9]      ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][8]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][8]      ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][7]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][7]      ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][6]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][6]      ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][5]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][5]      ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][4]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][4]      ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][3]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][3]      ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][2]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][2]      ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][1]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][1]      ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][0]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][0]      ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][14] ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][14]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][13] ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][13]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][12] ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][12]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][11] ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][11]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][10] ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][10]            ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][9]  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][9]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][8]  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][8]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][7]  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][7]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][6]  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][6]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][5]  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][5]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][4]  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][4]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][3]  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][3]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][2]  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][2]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][1]  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][1]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][0]  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][0]             ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][14]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][14] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][13]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][13] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][12]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][12] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][11]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][11] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][10]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][10] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][9]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][9]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][8]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][8]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][7]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][7]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][6]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][6]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][5]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][5]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][4]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][4]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][3]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][3]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][2]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][2]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][1]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][1]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][0]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][0]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][14]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][14] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][13]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][13] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][12]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][12] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][11]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][11] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][10]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][10] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][9]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][9]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][8]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][8]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][7]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][7]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][6]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][6]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][5]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][5]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][4]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][4]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][3]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][3]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][2]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][2]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][1]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][1]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][0]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][0]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][14]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][14] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][13]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][13] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][12]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][12] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][11]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][11] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][10]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][10] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][9]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][9]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][8]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][8]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][7]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][7]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][6]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][6]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][5]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][5]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][4]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][4]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][3]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][3]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][2]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][2]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[1]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][1]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[1]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][1]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][0]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][0]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][14]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][14] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][13]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][13] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][12]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][12] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][11]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][11] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][10]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][10] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][9]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][9]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][8]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][8]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][7]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][7]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][6]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][6]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][5]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][5]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][4]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][4]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][3]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][3]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][2]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][2]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_3_o[1]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][1]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][0]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][14]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][14] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][13]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][13] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][12]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][12] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][11]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][11] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][10]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][10] ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][9]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][9]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][8]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][8]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][7]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][7]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][6]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][6]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][5]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][5]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][4]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][4]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][3]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][3]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][2]      ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][2]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[1]                                         ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][1]  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[0]                                         ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][0]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][1]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][1]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][0]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][0]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][1]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_3_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][1]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_3_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][0]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][0]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][1]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[1]                                         ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][1]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[1]                                         ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][1]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[1]                                         ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][0]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[0]                                         ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][0]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[0]                                         ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][0]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[0]                                         ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[20]                                         ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[21]                                         ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][0]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][0]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][1]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_add_3_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][0]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_add_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_add_1_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][2]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_add_1_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_add_1_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][1]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_add_1_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_add_1_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_add_1_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_1_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][1]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_1_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_1_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_1_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][1]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_3_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][4]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_1_o[4]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][3]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_1_o[3]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][2]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_1_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][1]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_1_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][4]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[4]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][3]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[3]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][2]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][1]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][4]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_1_o[4]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][3]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_1_o[3]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][2]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_1_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][1]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_1_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[4]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][4]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[4]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[3]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][3]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[3]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][2]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][1]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_1_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][1]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_1_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_1_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_1_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][1]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_add_1_o[1]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_add_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_add_1_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][2]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_add_1_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[23]                                         ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[24]                                         ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr26|delay_signals[0][1]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_add_3_o[1]                                   ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr26|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_add_3_o[0]                                   ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_1_o[1]                                   ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_1_o[0]                                   ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[20]                                         ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[21]                                         ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][4]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][3]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][2]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][1]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[1][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][0]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][14]    ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][13]    ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][12]    ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][11]    ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][10]    ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][9]     ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][8]     ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][7]     ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][6]     ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][5]     ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][4]     ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][3]     ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11|delay_signals[0][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][2]     ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_1_o[1]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][1]     ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_1_o[0]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][0]     ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][4]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][3]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][2]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][1]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][0]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][4]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][3]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][2]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][1]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][0]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][4]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][3]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][2]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][1]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][0]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][4]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][3]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][4]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][3]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][2]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][4]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][3]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][2]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][1]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][4]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][3]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][2]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][1]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][1]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][0]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][4]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][3]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][2]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][2]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][14]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][13]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][12]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][11]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][10]    ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][9]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][8]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][7]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][6]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][5]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][4]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][4]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11|delay_signals[0][3]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][3]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][14]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][14]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][13]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][13]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][12]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][12]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][11]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][11]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][10]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][10]           ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][9]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][9]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][8]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][8]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][7]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][7]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][6]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][6]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][5]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][5]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][4]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][4]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][3]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][3]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][2]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][2]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][1]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][1]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11|delay_signals[0][0]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][0]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][14]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][14]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][13]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][13]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][12]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][12]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][11]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][11]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][10]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][10]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][9]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][9]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][8]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][8]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][7]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][7]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][6]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][6]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][5]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][5]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][4]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][4]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][3]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][3]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][2]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][2]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][1]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][1]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][14]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][14]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][13]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][13]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][12]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][12]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][11]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][11]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][10]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][10]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][9]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][9]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][8]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][8]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][7]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][7]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][6]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][6]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][5]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][5]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][4]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][4]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][3]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][3]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][2]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][2]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][14]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][14]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][13]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][13]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][12]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][12]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][11]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][11]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][10]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][10]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][9]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][9]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][8]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][8]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][7]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][7]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][6]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][6]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][5]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][5]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][4]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][4]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][3]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][3]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[1][2]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][2]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][14]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][14]     ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][13]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][13]     ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][12]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][12]     ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][11]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][11]     ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][10]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][10]     ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][9]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][9]      ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][8]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][8]      ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][7]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][7]      ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][6]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][6]      ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][5]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][5]      ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][4]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][4]      ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][3]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][3]      ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][2]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][2]      ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][14]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][14]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][13]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][13]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][12]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][12]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][11]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][11]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][10]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][10]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][9]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][9]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][8]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][8]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][7]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][7]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][6]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][6]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][5]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][5]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][4]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][4]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][3]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][3]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][2]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][2]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][14]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][14]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][13]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][13]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][12]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][12]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][11]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][11]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][10]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][10]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][9]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][9]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][8]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][8]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][7]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][7]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][6]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][6]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][5]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][5]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][4]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][4]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][3]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][3]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][2]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][2]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][1]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][1]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][0]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][0]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][14]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][14]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][13]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][13]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][12]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][12]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][11]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][11]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][10]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][10]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][9]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][9]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][8]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][8]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][7]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][7]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][6]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][6]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][5]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][5]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][4]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][4]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][3]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][3]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][2]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][2]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][1]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][1]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[1][0]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][0]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][14]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][14]     ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][13]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][13]     ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][12]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][12]     ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][11]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][11]     ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][10]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][10]     ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][9]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][9]      ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][8]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][8]      ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][7]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][7]      ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][6]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][6]      ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][5]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][5]      ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][4]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][4]      ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][3]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][3]      ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][2]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][2]      ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][1]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][1]      ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][0]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][0]      ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][14] ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][14]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][13] ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][13]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][12] ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][12]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][11] ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][11]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][10] ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][10]            ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][9]  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][9]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][8]  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][8]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][7]  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][7]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][6]  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][6]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][5]  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][5]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][4]  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][4]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][3]  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][3]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][2]  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][2]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][1]  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][1]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[5][0]  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][0]             ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][14]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][14] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][13]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][13] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][12]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][12] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][11]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][11] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][10]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][10] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][9]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][9]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][8]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][8]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][7]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][7]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][6]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][6]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][5]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][5]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][4]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][4]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][3]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][3]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][2]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][2]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][1]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][1]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][0]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][0]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][14]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][14] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][13]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][13] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][12]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][12] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][11]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][11] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][10]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][10] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][9]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][9]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][8]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][8]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][7]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][7]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][6]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][6]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][5]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][5]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][4]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][4]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][3]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][3]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][2]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][2]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][1]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][1]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][0]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][0]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][14]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][14] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][13]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][13] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][12]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][12] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][11]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][11] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][10]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][10] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][9]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][9]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][8]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][8]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][7]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][7]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][6]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][6]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][5]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][5]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][4]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][4]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][3]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][3]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][2]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][2]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[1]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][1]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[1]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][1]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][0]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][0]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][14]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][14] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][13]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][13] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][12]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][12] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][11]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][11] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][10]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][10] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][9]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][9]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][8]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][8]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][7]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][7]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][6]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][6]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][5]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][5]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][4]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][4]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][3]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][3]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][2]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][2]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_3_o[1]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][1]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][0]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][14]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][14] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][13]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][13] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][12]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][12] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][11]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][11] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][10]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][10] ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][9]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][9]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][8]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][8]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][7]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][7]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][6]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][6]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][5]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][5]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][4]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][4]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][3]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][3]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][2]      ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][2]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[1]                                         ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][1]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[0]                                         ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][0]  ;
; QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_d8h:auto_generated|pipeline_dffe[33]                                                                           ; Merged with QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_d8h:auto_generated|pipeline_dffe[34]                                                                           ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[2]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[3]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[3]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[4]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[4]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[5]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[5]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[6]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[6]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[7]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[7]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[8]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[8]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[9]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[9]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[10]                                 ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[10]                                 ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[11]                                 ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[11]                                 ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[12]                                 ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[12]                                 ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[13]                                 ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[13]                                 ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[14]                                 ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[14]                                 ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[15]                                 ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[15]                                 ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[16]                                 ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[16]                                 ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[17]                                 ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[17]                                 ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11|delay_signals[0][0]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11|delay_signals[0][0]             ;
; QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[34]                                                                                                                 ; Merged with QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[33]                                                                                                                 ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[2]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[3]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[3]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[4]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[4]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[5]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[5]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[6]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[6]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[7]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[7]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[8]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[8]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[9]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[9]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[10]                                 ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[10]                                 ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[11]                                 ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[11]                                 ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[12]                                 ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[12]                                 ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[13]                                 ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[13]                                 ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[14]                                 ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[14]                                 ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[15]                                 ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[15]                                 ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[16]                                 ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[16]                                 ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_30_add_1_o[17]                                 ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[17]                                 ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[0]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_5_o[0]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[0]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_5_o[0]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_d8h:auto_generated|pipeline_dffe[36]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[36]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[0]                                          ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_32_sub_1_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_32_sub_1_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][0]  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_27_sub_0_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_32_sub_1_o[2]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_27_sub_2_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_add_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_1_o[1]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][0]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_sub_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_sub_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][1]             ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_sub_3_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_add_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[0]                                         ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[0]                                         ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_sub_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[0]                                         ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_sub_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[0]                                         ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_sub_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[0]                                         ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_sub_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[0]                                         ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_add_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[0]                                         ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_sub_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_sub_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_sub_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_sub_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_sub_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_sub_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_sub_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_add_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_1_o[0]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_sub_1_o[0]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_sub_3_o[0]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_3_o[0]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[0][1]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_sub_3_o[1]                                   ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_add_3_o[0]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[0]                                   ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_1_o[1]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[0]                                   ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_1_o[0]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_5_o[1]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_3_o[0]                                   ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_sub_0_o[0]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_3_o[0]                                   ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_sub_2_o[0]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_2_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[0]                                          ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_32_sub_1_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_32_sub_1_o[2]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][0]  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_27_sub_0_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_32_sub_1_o[2]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_27_sub_2_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_add_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_1_o[1]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][0]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_sub_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_sub_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][1]             ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_sub_3_o[1]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_add_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[0]                                         ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[0]                                         ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_sub_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[0]                                         ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_sub_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[0]                                         ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_sub_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[0]                                         ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_sub_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[0]                                         ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_add_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[0]                                         ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_sub_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_sub_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_sub_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_sub_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_sub_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_sub_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_sub_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_add_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_1_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[0]                                  ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_1_o[0]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[0]                                  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_sub_1_o[0]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_sub_3_o[0]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_3_o[0]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25|delay_signals[0][1]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_sub_3_o[1]                                   ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_add_3_o[0]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[0]                                   ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_1_o[1]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[0]                                   ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_1_o[0]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_5_o[1]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_3_o[0]                                   ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_sub_0_o[0]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_3_o[0]                                   ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][0]            ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_sub_2_o[0]                                   ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][0]     ; Merged with QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_2_o[0]                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                             ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                             ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                              ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                            ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                             ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                             ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                              ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                            ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                              ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                              ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|DD:u6|q~10                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|DD:u6|q~11                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|DD:u6|i~10                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|DD:u6|i~11                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|DD:u6|q.000                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                          ;
; QamCarrier:QamCarrier|DD:u6|i.000                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                          ;
; Total Number of Removed Registers = 1161                                                                                                                                                                 ;                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[29]       ; Lost Fanouts              ; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[28], ;
;                                                                                                                                                                        ;                           ; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[28], ;
;                                                                                                                                                                        ;                           ; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[27], ;
;                                                                                                                                                                        ;                           ; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[27], ;
;                                                                                                                                                                        ;                           ; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[27]  ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[29]       ; Lost Fanouts              ; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[28], ;
;                                                                                                                                                                        ;                           ; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[28], ;
;                                                                                                                                                                        ;                           ; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[27], ;
;                                                                                                                                                                        ;                           ; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[27], ;
;                                                                                                                                                                        ;                           ; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[27]  ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_1[0]                                                                                            ; Stuck at GND              ; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|u_2[0],                                                                                      ;
;                                                                                                                                                                        ; due to stuck port data_in ; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|f2_u_2[33],                                                                                  ;
;                                                                                                                                                                        ;                           ; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|f2_u_1[33]                                                                                   ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_1[0]                                                                                            ; Stuck at GND              ; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|u_2[0],                                                                                      ;
;                                                                                                                                                                        ; due to stuck port data_in ; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|f2_u_2[33],                                                                                  ;
;                                                                                                                                                                        ;                           ; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|f2_u_1[33]                                                                                   ;
; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_sub_1_o[0] ; Stuck at GND              ; QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_0_o[0]   ;
;                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                   ;
; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_sub_1_o[0] ; Stuck at GND              ; QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_0_o[0]   ;
;                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                   ;
; QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_d8h:auto_generated|pipeline_dffe[36]                                         ; Stuck at GND              ; QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[36]                                                                          ;
;                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6663  ;
; Number of registers using Synchronous Clear  ; 90    ;
; Number of registers using Synchronous Load   ; 132   ;
; Number of registers using Asynchronous Clear ; 5942  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 894   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|gnco:u1|nkt[14]                                                                                                                                                                                                                                                                 ; 4       ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|ErrorLp:u4|w[14]                                                                                                                                                                                                                                                                ; 4       ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|gnco:u1|nkt[13]                                                                                                                                                                                                                                                                 ; 5       ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|altshift_taps:din_4_rtl_0|shift_taps_akm:auto_generated|dffe6                                                                                                                                                                                              ; 30      ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|gnco:u1|ut[14]                                                                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 23                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                      ;
+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+
; Register Name                                                                     ; Megafunction                                                                     ; Type       ;
+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|din_6[1..15] ; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|din_4_rtl_0 ; SHIFT_TAPS ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|din_5[1..15] ; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|din_4_rtl_0 ; SHIFT_TAPS ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|din_4[1..15] ; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|din_4_rtl_0 ; SHIFT_TAPS ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|din_6[1..15] ; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|din_4_rtl_0 ; SHIFT_TAPS ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|din_5[1..15] ; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|din_4_rtl_0 ; SHIFT_TAPS ;
; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|din_4[1..15] ; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|din_4_rtl_0 ; SHIFT_TAPS ;
+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |BoardTst|QamCarrier:QamCarrier|DD:u6|pdout[6]                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_gar:ux007|rom_add[5] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|segment_sel:rot|sin_o[8] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|segment_sel:rot|cos_o[8] ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |BoardTst|QamCarrier:QamCarrier|DD:u6|q_yi[19]                                     ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |BoardTst|QamCarrier:QamCarrier|DD:u6|i_yq[22]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BoardTst|QamCarrier:QamCarrier|DD:u6|q                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BoardTst|QamCarrier:QamCarrier|DD:u6|q                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BoardTst|QamCarrier:QamCarrier|DD:u6|i                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |BoardTst|QamCarrier:QamCarrier|DD:u6|i                                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|ErrorLp:u4|erq[9]        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |BoardTst|QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|ErrorLp:u4|eri[0]        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |BoardTst|QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|segment_sel:rot|Mux17    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst ;
+-----------------+-------+------+------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                               ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst ;
+-----------------+-------+------+------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                      ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                               ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|altshift_taps:din_4_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst ;
+----------------+-------------+---------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                          ;
+----------------+-------------+---------------------------------------------------------------+
; mpr            ; 10          ; Signed Integer                                                ;
; apr            ; 37          ; Signed Integer                                                ;
; apri           ; 10          ; Signed Integer                                                ;
; aprf           ; 37          ; Signed Integer                                                ;
; aprp           ; 16          ; Signed Integer                                                ;
; aprid          ; 15          ; Signed Integer                                                ;
; dpri           ; 5           ; Signed Integer                                                ;
; rdw            ; 9           ; Signed Integer                                                ;
; raw            ; 7           ; Signed Integer                                                ;
; rnw            ; 128         ; Signed Integer                                                ;
; mxnb           ; 1152        ; Signed Integer                                                ;
; rsf            ; nco_sin.hex ; String                                                        ;
; rcf            ; nco_cos.hex ; String                                                        ;
; nc             ; 1           ; Signed Integer                                                ;
; pl             ; 1           ; Signed Integer                                                ;
; log2nc         ; 0           ; Signed Integer                                                ;
; outselinit     ; -1          ; Signed Integer                                                ;
; paci0          ; 0           ; Signed Integer                                                ;
; paci1          ; 0           ; Signed Integer                                                ;
; paci2          ; 0           ; Signed Integer                                                ;
; paci3          ; 0           ; Signed Integer                                                ;
; paci4          ; 0           ; Signed Integer                                                ;
; paci5          ; 0           ; Signed Integer                                                ;
; paci6          ; 0           ; Signed Integer                                                ;
; paci7          ; 0           ; Signed Integer                                                ;
+----------------+-------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|mult8_8:u1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                      ;
+------------------------------------------------+--------------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                            ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                            ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer                            ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                   ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                            ;
; LATENCY                                        ; 0            ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_i3p     ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                   ;
+------------------------------------------------+--------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|mult8_8:u2|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                      ;
+------------------------------------------------+--------------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                            ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                            ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer                            ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                   ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                            ;
; LATENCY                                        ; 0            ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_i3p     ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                   ;
+------------------------------------------------+--------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst ;
+---------------------+--------------+------------------------------------------------------------------------------------------+
; Parameter Name      ; Value        ; Type                                                                                     ;
+---------------------+--------------+------------------------------------------------------------------------------------------+
; INWIDTH             ; 15           ; Signed Integer                                                                           ;
; OUT_WIDTH_UNTRIMMED ; 31           ; Signed Integer                                                                           ;
; BANKINWIDTH         ; 0            ; Signed Integer                                                                           ;
; REM_LSB_BIT_g       ; 0            ; Signed Integer                                                                           ;
; REM_LSB_TYPE_g      ; trunc        ; String                                                                                   ;
; REM_MSB_BIT_g       ; 4            ; Signed Integer                                                                           ;
; REM_MSB_TYPE_g      ; trunc        ; String                                                                                   ;
; PHYSCHANIN          ; 1            ; Signed Integer                                                                           ;
; PHYSCHANOUT         ; 1            ; Signed Integer                                                                           ;
; CHANSPERPHYIN       ; 1            ; Signed Integer                                                                           ;
; CHANSPERPHYOUT      ; 1            ; Signed Integer                                                                           ;
; OUTPUTFIFODEPTH     ; 16           ; Signed Integer                                                                           ;
; USE_PACKETS         ; 0            ; Signed Integer                                                                           ;
; MODE_WIDTH          ; 0            ; Signed Integer                                                                           ;
; ENABLE_BACKPRESSURE ; false        ; Enumerated                                                                               ;
; LOG2_CHANSPERPHYOUT ; 1            ; Signed Integer                                                                           ;
; NUMCHANS            ; 1            ; Signed Integer                                                                           ;
; DEVICE_FAMILY       ; Cyclone IV E ; String                                                                                   ;
; COMPLEX_CONST       ; 1            ; Signed Integer                                                                           ;
+---------------------+--------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 15    ; Signed Integer                                                                                                                                 ;
; data_width      ; 15    ; Signed Integer                                                                                                                                 ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                 ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                         ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 27    ; Signed Integer                                                                                                                               ;
; data_width            ; 27    ; Signed Integer                                                                                                                               ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                               ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                               ;
; fifo_depth_g          ; 16    ; Signed Integer                                                                                                                               ;
; have_counter_g        ; false ; Enumerated                                                                                                                                   ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                               ;
; use_packets           ; 0     ; Signed Integer                                                                                                                               ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                   ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                          ;
; depth          ; 6     ; Signed Integer                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr26 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_11 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr30 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr31 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr31_q_12 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr32 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                               ;
; depth          ; 6     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 31    ; Signed Integer                                                                                                                                                          ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                          ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                  ;
; rem_msb_bit_g  ; 4     ; Signed Integer                                                                                                                                                          ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst ;
+---------------------+--------------+------------------------------------------------------------------------------------------+
; Parameter Name      ; Value        ; Type                                                                                     ;
+---------------------+--------------+------------------------------------------------------------------------------------------+
; INWIDTH             ; 15           ; Signed Integer                                                                           ;
; OUT_WIDTH_UNTRIMMED ; 31           ; Signed Integer                                                                           ;
; BANKINWIDTH         ; 0            ; Signed Integer                                                                           ;
; REM_LSB_BIT_g       ; 0            ; Signed Integer                                                                           ;
; REM_LSB_TYPE_g      ; trunc        ; String                                                                                   ;
; REM_MSB_BIT_g       ; 4            ; Signed Integer                                                                           ;
; REM_MSB_TYPE_g      ; trunc        ; String                                                                                   ;
; PHYSCHANIN          ; 1            ; Signed Integer                                                                           ;
; PHYSCHANOUT         ; 1            ; Signed Integer                                                                           ;
; CHANSPERPHYIN       ; 1            ; Signed Integer                                                                           ;
; CHANSPERPHYOUT      ; 1            ; Signed Integer                                                                           ;
; OUTPUTFIFODEPTH     ; 16           ; Signed Integer                                                                           ;
; USE_PACKETS         ; 0            ; Signed Integer                                                                           ;
; MODE_WIDTH          ; 0            ; Signed Integer                                                                           ;
; ENABLE_BACKPRESSURE ; false        ; Enumerated                                                                               ;
; LOG2_CHANSPERPHYOUT ; 1            ; Signed Integer                                                                           ;
; NUMCHANS            ; 1            ; Signed Integer                                                                           ;
; DEVICE_FAMILY       ; Cyclone IV E ; String                                                                                   ;
; COMPLEX_CONST       ; 1            ; Signed Integer                                                                           ;
+---------------------+--------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 15    ; Signed Integer                                                                                                                                 ;
; data_width      ; 15    ; Signed Integer                                                                                                                                 ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                 ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                         ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 27    ; Signed Integer                                                                                                                               ;
; data_width            ; 27    ; Signed Integer                                                                                                                               ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                               ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                               ;
; fifo_depth_g          ; 16    ; Signed Integer                                                                                                                               ;
; have_counter_g        ; false ; Enumerated                                                                                                                                   ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                               ;
; use_packets           ; 0     ; Signed Integer                                                                                                                               ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                   ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                          ;
; depth          ; 6     ; Signed Integer                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr9_q_11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr10_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr13_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr23_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr25 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr26 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr26_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr27_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr29_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_11 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr30 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr31 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr31_q_12 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                       ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                           ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr32 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                               ;
; depth          ; 6     ; Signed Integer                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|fir:fir_q|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 31    ; Signed Integer                                                                                                                                                          ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                          ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                  ;
; rem_msb_bit_g  ; 4     ; Signed Integer                                                                                                                                                          ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                       ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                             ;
; LPM_WIDTHA                                     ; 18           ; Signed Integer                                                                             ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                             ;
; LPM_WIDTHP                                     ; 34           ; Signed Integer                                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                    ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                    ;
; CBXI_PARAMETER                                 ; mult_i6p     ; Untyped                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                    ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u2|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                       ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                             ;
; LPM_WIDTHA                                     ; 18           ; Signed Integer                                                                             ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                             ;
; LPM_WIDTHP                                     ; 34           ; Signed Integer                                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                    ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                    ;
; CBXI_PARAMETER                                 ; mult_i6p     ; Untyped                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                    ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u3|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                       ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                             ;
; LPM_WIDTHA                                     ; 18           ; Signed Integer                                                                             ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                             ;
; LPM_WIDTHP                                     ; 34           ; Signed Integer                                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                    ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                    ;
; CBXI_PARAMETER                                 ; mult_i6p     ; Untyped                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                    ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|mult18_16:u1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                       ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                             ;
; LPM_WIDTHA                                     ; 18           ; Signed Integer                                                                             ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                             ;
; LPM_WIDTHP                                     ; 34           ; Signed Integer                                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                    ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                    ;
; CBXI_PARAMETER                                 ; mult_i6p     ; Untyped                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                    ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|mult18_16:u2|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                       ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                             ;
; LPM_WIDTHA                                     ; 18           ; Signed Integer                                                                             ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                             ;
; LPM_WIDTHP                                     ; 34           ; Signed Integer                                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                    ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                    ;
; CBXI_PARAMETER                                 ; mult_i6p     ; Untyped                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                    ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|mult18_16:u3|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                       ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                             ;
; LPM_WIDTHA                                     ; 18           ; Signed Integer                                                                             ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                             ;
; LPM_WIDTHP                                     ; 34           ; Signed Integer                                                                             ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                    ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                             ;
; LATENCY                                        ; 0            ; Untyped                                                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                    ;
; CBXI_PARAMETER                                 ; mult_i6p     ; Untyped                                                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                    ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 2                     ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 4                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 4                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 25                    ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 25                    ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 25                    ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 62500                 ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                      ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                             ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                                                                         ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                   ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 28                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 28                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                 ; Untyped        ;
; sld_sample_depth                                ; 32768                                                                                                             ; Untyped        ;
; sld_segment_size                                ; 32768                                                                                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                 ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                 ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                 ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 113                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 28                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                 ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                 ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|altshift_taps:din_4_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                          ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                       ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                       ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                       ;
; WIDTH          ; 30             ; Untyped                                                                                                       ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                       ;
; CBXI_PARAMETER ; shift_taps_akm ; Untyped                                                                                                       ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                        ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                         ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 8                                                                                                             ;
; Entity Instance                       ; QamCarrier:QamCarrier|mult8_8:u1|lpm_mult:lpm_mult_component                                                  ;
;     -- LPM_WIDTHA                     ; 8                                                                                                             ;
;     -- LPM_WIDTHB                     ; 8                                                                                                             ;
;     -- LPM_WIDTHP                     ; 16                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                            ;
; Entity Instance                       ; QamCarrier:QamCarrier|mult8_8:u2|lpm_mult:lpm_mult_component                                                  ;
;     -- LPM_WIDTHA                     ; 8                                                                                                             ;
;     -- LPM_WIDTHB                     ; 8                                                                                                             ;
;     -- LPM_WIDTHP                     ; 16                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                            ;
; Entity Instance                       ; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u1|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 18                                                                                                            ;
;     -- LPM_WIDTHB                     ; 16                                                                                                            ;
;     -- LPM_WIDTHP                     ; 34                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                            ;
; Entity Instance                       ; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u2|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 18                                                                                                            ;
;     -- LPM_WIDTHB                     ; 16                                                                                                            ;
;     -- LPM_WIDTHP                     ; 34                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                            ;
; Entity Instance                       ; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u3|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 18                                                                                                            ;
;     -- LPM_WIDTHB                     ; 16                                                                                                            ;
;     -- LPM_WIDTHP                     ; 34                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                            ;
; Entity Instance                       ; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|mult18_16:u1|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 18                                                                                                            ;
;     -- LPM_WIDTHB                     ; 16                                                                                                            ;
;     -- LPM_WIDTHP                     ; 34                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                            ;
; Entity Instance                       ; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|mult18_16:u2|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 18                                                                                                            ;
;     -- LPM_WIDTHB                     ; 16                                                                                                            ;
;     -- LPM_WIDTHP                     ; 34                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                            ;
; Entity Instance                       ; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u3|mult18_16:u3|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 18                                                                                                            ;
;     -- LPM_WIDTHB                     ; 16                                                                                                            ;
;     -- LPM_WIDTHP                     ; 34                                                                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                            ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                         ;
+----------------------------+------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                              ;
; Entity Instance            ; QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|altshift_taps:din_4_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                              ;
;     -- TAP_DISTANCE        ; 3                                                                                              ;
;     -- WIDTH               ; 30                                                                                             ;
+----------------------------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "QamCarrier:QamCarrier|Decision:Decision" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; di[8..0] ; Input ; Info     ; Stuck at GND                          ;
; dq[8..0] ; Input ; Info     ; Stuck at GND                          ;
+----------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u3"           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; result[14..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u2"           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; result[14..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u1"           ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; result[14..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result[33]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|gnco:u1"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; nk   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; u    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; w    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QamCarrier:QamCarrier|fir:fir_q"                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ast_sink_valid   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ast_sink_error   ; Input  ; Info     ; Stuck at GND                                                                        ;
; ast_source_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QamCarrier:QamCarrier|fir:fir_i"                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ast_sink_valid   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ast_sink_error   ; Input  ; Info     ; Stuck at GND                                                                        ;
; ast_source_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ast_source_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QamCarrier:QamCarrier|mult8_8:u2"                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; result[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QamCarrier:QamCarrier|mult8_8:u1"                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; result[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QamCarrier:QamCarrier|nco:u0"                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; phi_inc_i[34..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; phi_inc_i[36]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; phi_inc_i[35]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clken            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fsin_o[1..0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fcos_o[1..0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_valid        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QamCarrier:QamCarrier"                                                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; di[26..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; di[9..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dq[26..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dq[9..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; df         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout       ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 28                  ; 28               ; 32768        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 56                          ;
; cycloneiii_ff         ; 5810                        ;
;     CLR               ; 5149                        ;
;     CLR SLD           ; 43                          ;
;     ENA CLR           ; 436                         ;
;     ENA CLR SLD       ; 2                           ;
;     SCLR              ; 28                          ;
;     SCLR SLD          ; 14                          ;
;     SLD               ; 1                           ;
;     plain             ; 137                         ;
; cycloneiii_io_obuf    ; 4                           ;
; cycloneiii_lcell_comb ; 5094                        ;
;     arith             ; 4345                        ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 348                         ;
;         3 data inputs ; 3959                        ;
;     normal            ; 749                         ;
;         0 data inputs ; 76                          ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 360                         ;
;         3 data inputs ; 83                          ;
;         4 data inputs ; 202                         ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 2.77                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; CLK                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLK                                 ; N/A     ;
; DA[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[0]                             ; N/A     ;
; DA[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[0]                             ; N/A     ;
; DA[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[10]                            ; N/A     ;
; DA[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[10]                            ; N/A     ;
; DA[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[11]                            ; N/A     ;
; DA[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[11]                            ; N/A     ;
; DA[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[12]                            ; N/A     ;
; DA[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[12]                            ; N/A     ;
; DA[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[13]                            ; N/A     ;
; DA[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[13]                            ; N/A     ;
; DA[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[1]                             ; N/A     ;
; DA[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[1]                             ; N/A     ;
; DA[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[2]                             ; N/A     ;
; DA[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[2]                             ; N/A     ;
; DA[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[3]                             ; N/A     ;
; DA[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[3]                             ; N/A     ;
; DA[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[4]                             ; N/A     ;
; DA[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[4]                             ; N/A     ;
; DA[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[5]                             ; N/A     ;
; DA[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[5]                             ; N/A     ;
; DA[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[6]                             ; N/A     ;
; DA[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[6]                             ; N/A     ;
; DA[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[7]                             ; N/A     ;
; DA[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[7]                             ; N/A     ;
; DA[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[8]                             ; N/A     ;
; DA[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[8]                             ; N/A     ;
; DA[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[9]                             ; N/A     ;
; DA[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_di[9]                             ; N/A     ;
; DB[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[0]                             ; N/A     ;
; DB[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[0]                             ; N/A     ;
; DB[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[10]                            ; N/A     ;
; DB[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[10]                            ; N/A     ;
; DB[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[11]                            ; N/A     ;
; DB[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[11]                            ; N/A     ;
; DB[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[12]                            ; N/A     ;
; DB[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[12]                            ; N/A     ;
; DB[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[13]                            ; N/A     ;
; DB[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[13]                            ; N/A     ;
; DB[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[1]                             ; N/A     ;
; DB[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[1]                             ; N/A     ;
; DB[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[2]                             ; N/A     ;
; DB[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[2]                             ; N/A     ;
; DB[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[3]                             ; N/A     ;
; DB[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[3]                             ; N/A     ;
; DB[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[4]                             ; N/A     ;
; DB[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[4]                             ; N/A     ;
; DB[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[5]                             ; N/A     ;
; DB[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[5]                             ; N/A     ;
; DB[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[6]                             ; N/A     ;
; DB[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[6]                             ; N/A     ;
; DB[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[7]                             ; N/A     ;
; DB[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[7]                             ; N/A     ;
; DB[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[8]                             ; N/A     ;
; DB[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[8]                             ; N/A     ;
; DB[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[9]                             ; N/A     ;
; DB[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; r_dq[9]                             ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Wed Jun 17 16:53:56 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off QamCarrier -c QamCarrier
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file source/decodemap.v
    Info (12023): Found entity 1: DeCodeMap File: C:/Users/Administrator/Desktop/QamCarrierDD/source/DeCodeMap.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file source/decision.v
    Info (12023): Found entity 1: Decision File: C:/Users/Administrator/Desktop/QamCarrierDD/source/Decision.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file mult18_16.v
    Info (12023): Found entity 1: mult18_16 File: C:/Users/Administrator/Desktop/QamCarrierDD/mult18_16.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file source/gnco.v
    Info (12023): Found entity 1: gnco File: C:/Users/Administrator/Desktop/QamCarrierDD/source/gnco.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file source/fpgagardner.v
    Info (12023): Found entity 1: FpgaGardner File: C:/Users/Administrator/Desktop/QamCarrierDD/source/FpgaGardner.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file source/errorlp.v
    Info (12023): Found entity 1: ErrorLp File: C:/Users/Administrator/Desktop/QamCarrierDD/source/ErrorLp.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file source/interpolatefilter.v
    Info (12023): Found entity 1: InterpolateFilter File: C:/Users/Administrator/Desktop/QamCarrierDD/source/InterpolateFilter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file source/dd.v
    Info (12023): Found entity 1: DD File: C:/Users/Administrator/Desktop/QamCarrierDD/source/DD.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file source/qamcarrier.v
    Info (12023): Found entity 1: QamCarrier File: C:/Users/Administrator/Desktop/QamCarrierDD/source/QamCarrier.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file source/phasedetect.v
    Info (12023): Found entity 1: PhaseDetect File: C:/Users/Administrator/Desktop/QamCarrierDD/source/PhaseDetect.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file source/loopfilter.v
    Info (12023): Found entity 1: LoopFilter File: C:/Users/Administrator/Desktop/QamCarrierDD/source/LoopFilter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file source/polardetect.v
    Info (12023): Found entity 1: PolarDetect File: C:/Users/Administrator/Desktop/QamCarrierDD/source/PolarDetect.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file nco_st.v
    Info (12023): Found entity 1: nco_st File: C:/Users/Administrator/Desktop/QamCarrierDD/nco_st.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file nco.v
    Info (12023): Found entity 1: nco File: C:/Users/Administrator/Desktop/QamCarrierDD/nco.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file mult8_8.v
    Info (12023): Found entity 1: mult8_8 File: C:/Users/Administrator/Desktop/QamCarrierDD/mult8_8.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file bitsync.v
    Info (12023): Found entity 1: BitSync File: C:/Users/Administrator/Desktop/QamCarrierDD/BitSync.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/Administrator/Desktop/QamCarrierDD/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file source/boardtst.v
    Info (12023): Found entity 1: BoardTst File: C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file simulation/modelsim/tb_boardtst.v
    Info (12023): Found entity 1: tb_BoardTst File: C:/Users/Administrator/Desktop/QamCarrierDD/simulation/modelsim/tb_BoardTst.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fir.v
    Info (12023): Found entity 1: fir File: C:/Users/Administrator/Desktop/QamCarrierDD/fir.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fir/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fir) File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/dspba_library_package.vhd Line: 16
Info (12021): Found 4 design units, including 2 entities, in source file fir/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/dspba_library.vhd Line: 33
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/dspba_library.vhd Line: 115
    Info (12023): Found entity 1: dspba_delay File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/dspba_library.vhd Line: 17
    Info (12023): Found entity 2: dspba_sync_reg File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/dspba_library.vhd Line: 91
Info (12021): Found 2 design units, including 0 entities, in source file fir/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (fir) File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file fir/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (fir) File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file fir/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fir/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fir/fir_0002_rtl_core.vhd
    Info (12022): Found design unit 1: fir_0002_rtl_core-normal File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/fir_0002_rtl_core.vhd Line: 47
    Info (12023): Found entity 1: fir_0002_rtl_core File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/fir_0002_rtl_core.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file fir/fir_0002_ast.vhd
    Info (12022): Found design unit 1: fir_0002_ast-struct File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/fir_0002_ast.vhd Line: 55
    Info (12023): Found entity 1: fir_0002_ast File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/fir_0002_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file fir/fir_0002.vhd
    Info (12022): Found design unit 1: fir_0002-syn File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/fir_0002.vhd Line: 33
    Info (12023): Found entity 1: fir_0002 File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/fir_0002.vhd Line: 19
Info (12127): Elaborating entity "BoardTst" for the top level hierarchy
Info (12128): Elaborating entity "QamCarrier" for hierarchy "QamCarrier:QamCarrier" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v Line: 44
Info (12128): Elaborating entity "nco" for hierarchy "QamCarrier:QamCarrier|nco:u0" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/QamCarrier.v Line: 86
Info (12128): Elaborating entity "nco_st" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_xnqg.v
    Info (12023): Found entity 1: asj_xnqg File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_xnqg.v Line: 15
Info (12128): Elaborating entity "asj_xnqg" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_xnqg:u011" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco_st.v Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/segment_arr_tdl.v
    Info (12023): Found entity 1: segment_arr_tdl File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/segment_arr_tdl.v Line: 15
Info (12128): Elaborating entity "segment_arr_tdl" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|segment_arr_tdl:tdl" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco_st.v Line: 101
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_fxx.v
    Info (12023): Found entity 1: asj_nco_fxx File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_nco_fxx.v Line: 15
Info (12128): Elaborating entity "asj_nco_fxx" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_fxx:ux003" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco_st.v Line: 115
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_nco_fxx.v Line: 46
Info (12130): Elaborated megafunction instantiation "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_nco_fxx.v Line: 46
Info (12133): Instantiated megafunction "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc" with the following parameter: File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_nco_fxx.v Line: 46
    Info (12134): Parameter "lpm_width" = "37"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_d8h.tdf
    Info (12023): Found entity 1: add_sub_d8h File: C:/Users/Administrator/Desktop/QamCarrierDD/db/add_sub_d8h.tdf Line: 23
Info (12128): Elaborating entity "add_sub_d8h" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_d8h:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_altqmcpipe.v Line: 15
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_altqmcpipe:ux000" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco_st.v Line: 127
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_altqmcpipe.v Line: 52
Info (12130): Elaborated megafunction instantiation "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_altqmcpipe.v Line: 52
Info (12133): Instantiated megafunction "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc" with the following parameter: File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_altqmcpipe.v Line: 52
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "37"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_45i.tdf
    Info (12023): Found entity 1: add_sub_45i File: C:/Users/Administrator/Desktop/QamCarrierDD/db/add_sub_45i.tdf Line: 23
Info (12128): Elaborating entity "add_sub_45i" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_45i:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_dxx_g.v Line: 15
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_dxx_g:ux001" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco_st.v Line: 145
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_dxx.v Line: 15
Info (12128): Elaborating entity "asj_dxx" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_dxx:ux002" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco_st.v Line: 154
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_dxx.v Line: 41
Info (12130): Elaborated megafunction instantiation "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_dxx.v Line: 41
Info (12133): Instantiated megafunction "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014" with the following parameter: File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_dxx.v Line: 41
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "15"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tth.tdf
    Info (12023): Found entity 1: add_sub_tth File: C:/Users/Administrator/Desktop/QamCarrierDD/db/add_sub_tth.tdf Line: 23
Info (12128): Elaborating entity "add_sub_tth" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_tth:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_apr_dxx.v
    Info (12023): Found entity 1: asj_nco_apr_dxx File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_nco_apr_dxx.v Line: 15
Info (12128): Elaborating entity "asj_nco_apr_dxx" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_apr_dxx:ux0219" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco_st.v Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_gar.v
    Info (12023): Found entity 1: asj_gar File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_gar.v Line: 16
Info (12128): Elaborating entity "asj_gar" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_gar:ux007" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco_st.v Line: 172
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/sid_2c_1p.v
    Info (12023): Found entity 1: sid_2c_1p File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/sid_2c_1p.v Line: 16
Info (12128): Elaborating entity "sid_2c_1p" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|sid_2c_1p:sid2c" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco_st.v Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_nco_as_m_cen.v Line: 15
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco_st.v Line: 193
Info (12128): Elaborating entity "altsyncram" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_nco_as_m_cen.v Line: 39
Info (12130): Elaborated megafunction instantiation "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_nco_as_m_cen.v Line: 39
Info (12133): Instantiated megafunction "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0" with the following parameter: File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_nco_as_m_cen.v Line: 39
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "nco_sin.hex"
    Info (12134): Parameter "intended_device_family" = "CycloneII"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3p81.tdf
    Info (12023): Found entity 1: altsyncram_3p81 File: C:/Users/Administrator/Desktop/QamCarrierDD/db/altsyncram_3p81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3p81" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_3p81:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco_st.v Line: 206
Info (12128): Elaborating entity "altsyncram" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_nco_as_m_cen.v Line: 39
Info (12130): Elaborated megafunction instantiation "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_nco_as_m_cen.v Line: 39
Info (12133): Instantiated megafunction "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0" with the following parameter: File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_nco_as_m_cen.v Line: 39
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "nco_cos.hex"
    Info (12134): Parameter "intended_device_family" = "CycloneII"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uo81.tdf
    Info (12023): Found entity 1: altsyncram_uo81 File: C:/Users/Administrator/Desktop/QamCarrierDD/db/altsyncram_uo81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_uo81" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_uo81:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/segment_sel.v
    Info (12023): Found entity 1: segment_sel File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/segment_sel.v Line: 15
Info (12128): Elaborating entity "segment_sel" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|segment_sel:rot" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco_st.v Line: 225
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_mob_rw.v
    Info (12023): Found entity 1: asj_nco_mob_rw File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_nco_mob_rw.v Line: 15
Info (12128): Elaborating entity "asj_nco_mob_rw" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_mob_rw:ux122" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco_st.v Line: 234
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_nco_isdr.v Line: 15
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco_st.v Line: 254
Info (12128): Elaborating entity "lpm_counter" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_nco_isdr.v Line: 33
Info (12130): Elaborated megafunction instantiation "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_nco_isdr.v Line: 33
Info (12133): Instantiated megafunction "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter: File: C:/Users/Administrator/Desktop/QamCarrierDD/nco-library/asj_nco_isdr.v Line: 33
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ori.tdf
    Info (12023): Found entity 1: cntr_ori File: C:/Users/Administrator/Desktop/QamCarrierDD/db/cntr_ori.tdf Line: 26
Info (12128): Elaborating entity "cntr_ori" for hierarchy "QamCarrier:QamCarrier|nco:u0|nco_st:nco_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "mult8_8" for hierarchy "QamCarrier:QamCarrier|mult8_8:u1" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/QamCarrier.v Line: 94
Info (12128): Elaborating entity "lpm_mult" for hierarchy "QamCarrier:QamCarrier|mult8_8:u1|lpm_mult:lpm_mult_component" File: C:/Users/Administrator/Desktop/QamCarrierDD/mult8_8.v Line: 62
Info (12130): Elaborated megafunction instantiation "QamCarrier:QamCarrier|mult8_8:u1|lpm_mult:lpm_mult_component" File: C:/Users/Administrator/Desktop/QamCarrierDD/mult8_8.v Line: 62
Info (12133): Instantiated megafunction "QamCarrier:QamCarrier|mult8_8:u1|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Users/Administrator/Desktop/QamCarrierDD/mult8_8.v Line: 62
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widthp" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_i3p.tdf
    Info (12023): Found entity 1: mult_i3p File: C:/Users/Administrator/Desktop/QamCarrierDD/db/mult_i3p.tdf Line: 29
Info (12128): Elaborating entity "mult_i3p" for hierarchy "QamCarrier:QamCarrier|mult8_8:u1|lpm_mult:lpm_mult_component|mult_i3p:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "fir" for hierarchy "QamCarrier:QamCarrier|fir:fir_i" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/QamCarrier.v Line: 115
Info (12128): Elaborating entity "fir_0002" for hierarchy "QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst" File: C:/Users/Administrator/Desktop/QamCarrierDD/fir.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at fir_0002.vhd(54): object "coeff_in_read_sig" assigned a value but never read File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/fir_0002.vhd Line: 54
Info (12128): Elaborating entity "fir_0002_ast" for hierarchy "QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst" File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/fir_0002.vhd Line: 62
Warning (10541): VHDL Signal Declaration warning at fir_0002_ast.vhd(208): used implicit default value for signal "core_channel_out_core" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/fir_0002_ast.vhd Line: 208
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_hpfir" for hierarchy "QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink" File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/fir_0002_ast.vhd Line: 89
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_hpfir" for hierarchy "QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source" File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/fir_0002_ast.vhd Line: 109
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_hpfir" for hierarchy "QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/fir_0002_ast.vhd Line: 137
Info (12128): Elaborating entity "fir_0002_rtl_core" for hierarchy "QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core" File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/fir_0002_ast.vhd Line: 218
Info (12128): Elaborating entity "dspba_delay" for hierarchy "QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16" File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/fir_0002_rtl_core.vhd Line: 651
Info (12128): Elaborating entity "dspba_delay" for hierarchy "QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1" File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/fir_0002_rtl_core.vhd Line: 673
Info (12128): Elaborating entity "dspba_delay" for hierarchy "QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12" File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/fir_0002_rtl_core.vhd Line: 678
Info (12128): Elaborating entity "dspba_delay" for hierarchy "QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_11" File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/fir_0002_rtl_core.vhd Line: 2302
Info (12128): Elaborating entity "dspba_delay" for hierarchy "QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17" File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/fir_0002_rtl_core.vhd Line: 2464
Info (12128): Elaborating entity "auk_dspip_roundsat_hpfir" for hierarchy "QamCarrier:QamCarrier|fir:fir_i|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk" File: C:/Users/Administrator/Desktop/QamCarrierDD/fir/fir_0002_ast.vhd Line: 244
Info (12128): Elaborating entity "DD" for hierarchy "QamCarrier:QamCarrier|DD:u6" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/QamCarrier.v Line: 139
Info (12128): Elaborating entity "LoopFilter" for hierarchy "QamCarrier:QamCarrier|LoopFilter:u5" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/QamCarrier.v Line: 147
Info (12128): Elaborating entity "BitSync" for hierarchy "QamCarrier:QamCarrier|BitSync:u7" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/QamCarrier.v Line: 161
Info (12128): Elaborating entity "FpgaGardner" for hierarchy "QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1" File: C:/Users/Administrator/Desktop/QamCarrierDD/BitSync.v Line: 50
Info (12128): Elaborating entity "gnco" for hierarchy "QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|gnco:u1" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/FpgaGardner.v Line: 41
Info (12128): Elaborating entity "InterpolateFilter" for hierarchy "QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/FpgaGardner.v Line: 50
Info (12128): Elaborating entity "mult18_16" for hierarchy "QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u1" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/InterpolateFilter.v Line: 64
Info (12128): Elaborating entity "lpm_mult" for hierarchy "QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u1|lpm_mult:lpm_mult_component" File: C:/Users/Administrator/Desktop/QamCarrierDD/mult18_16.v Line: 60
Info (12130): Elaborated megafunction instantiation "QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u1|lpm_mult:lpm_mult_component" File: C:/Users/Administrator/Desktop/QamCarrierDD/mult18_16.v Line: 60
Info (12133): Instantiated megafunction "QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u1|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Users/Administrator/Desktop/QamCarrierDD/mult18_16.v Line: 60
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "18"
    Info (12134): Parameter "lpm_widthb" = "16"
    Info (12134): Parameter "lpm_widthp" = "34"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_i6p.tdf
    Info (12023): Found entity 1: mult_i6p File: C:/Users/Administrator/Desktop/QamCarrierDD/db/mult_i6p.tdf Line: 29
Info (12128): Elaborating entity "mult_i6p" for hierarchy "QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|mult18_16:u1|lpm_mult:lpm_mult_component|mult_i6p:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "ErrorLp" for hierarchy "QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|ErrorLp:u4" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/FpgaGardner.v Line: 72
Info (12128): Elaborating entity "Decision" for hierarchy "QamCarrier:QamCarrier|Decision:Decision" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/QamCarrier.v Line: 173
Info (12128): Elaborating entity "DeCodeMap" for hierarchy "QamCarrier:QamCarrier|DeCodeMap:DeCodeMap" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/QamCarrier.v Line: 183
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v Line: 53
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: C:/Users/Administrator/Desktop/QamCarrierDD/pll.v Line: 103
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: C:/Users/Administrator/Desktop/QamCarrierDD/pll.v Line: 103
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: C:/Users/Administrator/Desktop/QamCarrierDD/pll.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "4"
    Info (12134): Parameter "clk1_phase_shift" = "62500"
    Info (12134): Parameter "clk2_divide_by" = "25"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/Administrator/Desktop/QamCarrierDD/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12020): Port "cos_rom_d" on the entity instantiation of "rot" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored. File: C:/Users/Administrator/Desktop/QamCarrierDD/nco_st.v Line: 225
Warning (12020): Port "sin_rom_d" on the entity instantiation of "rot" is connected to a signal of width 10. The formal width of the signal in the module is 9.  The extra bits will be ignored. File: C:/Users/Administrator/Desktop/QamCarrierDD/nco_st.v Line: 225
Warning (12030): Port "pcc_d" on the entity instantiation of "ux0219" is connected to a signal of width 15. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/Administrator/Desktop/QamCarrierDD/nco_st.v Line: 161
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i124.tdf
    Info (12023): Found entity 1: altsyncram_i124 File: C:/Users/Administrator/Desktop/QamCarrierDD/db/altsyncram_i124.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: C:/Users/Administrator/Desktop/QamCarrierDD/db/decode_msa.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_oob.tdf
    Info (12023): Found entity 1: mux_oob File: C:/Users/Administrator/Desktop/QamCarrierDD/db/mux_oob.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qsc.tdf
    Info (12023): Found entity 1: mux_qsc File: C:/Users/Administrator/Desktop/QamCarrierDD/db/mux_qsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/Administrator/Desktop/QamCarrierDD/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf
    Info (12023): Found entity 1: cntr_kgi File: C:/Users/Administrator/Desktop/QamCarrierDD/db/cntr_kgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/Administrator/Desktop/QamCarrierDD/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gbj.tdf
    Info (12023): Found entity 1: cntr_gbj File: C:/Users/Administrator/Desktop/QamCarrierDD/db/cntr_gbj.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf
    Info (12023): Found entity 1: cntr_dgi File: C:/Users/Administrator/Desktop/QamCarrierDD/db/cntr_dgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/Administrator/Desktop/QamCarrierDD/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/Administrator/Desktop/QamCarrierDD/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2020.06.17.16:54:38 Progress: Loading sldb5f668d2/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb5f668d2/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Administrator/Desktop/QamCarrierDD/db/ip/sldb5f668d2/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb5f668d2/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Administrator/Desktop/QamCarrierDD/db/ip/sldb5f668d2/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb5f668d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Administrator/Desktop/QamCarrierDD/db/ip/sldb5f668d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb5f668d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Administrator/Desktop/QamCarrierDD/db/ip/sldb5f668d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb5f668d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Administrator/Desktop/QamCarrierDD/db/ip/sldb5f668d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 93
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Administrator/Desktop/QamCarrierDD/db/ip/sldb5f668d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb5f668d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Administrator/Desktop/QamCarrierDD/db/ip/sldb5f668d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|din_4_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 30
Info (12130): Elaborated megafunction instantiation "QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|altshift_taps:din_4_rtl_0"
Info (12133): Instantiated megafunction "QamCarrier:QamCarrier|BitSync:u7|FpgaGardner:u1|InterpolateFilter:u2|altshift_taps:din_4_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "30"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_akm.tdf
    Info (12023): Found entity 1: shift_taps_akm File: C:/Users/Administrator/Desktop/QamCarrierDD/db/shift_taps_akm.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p861.tdf
    Info (12023): Found entity 1: altsyncram_p861 File: C:/Users/Administrator/Desktop/QamCarrierDD/db/altsyncram_p861.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: C:/Users/Administrator/Desktop/QamCarrierDD/db/add_sub_24e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: C:/Users/Administrator/Desktop/QamCarrierDD/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: C:/Users/Administrator/Desktop/QamCarrierDD/db/cmpr_ogc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf
    Info (12023): Found entity 1: cntr_p8h File: C:/Users/Administrator/Desktop/QamCarrierDD/db/cntr_p8h.tdf Line: 26
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_A_N" and its non-tri-state driver. File: C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v Line: 15
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_A_P" and its non-tri-state driver. File: C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v Line: 16
    Warning (13035): Inserted always-enabled tri-state buffer between "AD_SCLK" and its non-tri-state driver. File: C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v Line: 17
    Warning (13035): Inserted always-enabled tri-state buffer between "AD_SDIO" and its non-tri-state driver. File: C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v Line: 19
Info (13000): Registers with preset signals will power-up high File: C:/Users/Administrator/Desktop/QamCarrierDD/db/shift_taps_akm.tdf Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "FPGA_CLK_A_N~synth" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v Line: 15
    Warning (13010): Node "FPGA_CLK_A_P~synth" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v Line: 16
    Warning (13010): Node "AD_SCLK~synth" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v Line: 17
    Warning (13010): Node "AD_SDIO~synth" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v Line: 19
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADA_OE" is stuck at GND File: C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v Line: 8
    Warning (13410): Pin "ADA_SPI_CS" is stuck at VCC File: C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v Line: 11
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 42 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 89 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADA_D[0]" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v Line: 7
    Warning (15610): No output dependent on input pin "ADA_D[1]" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v Line: 7
    Warning (15610): No output dependent on input pin "ADA_D[2]" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v Line: 7
    Warning (15610): No output dependent on input pin "ADA_D[3]" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v Line: 7
    Warning (15610): No output dependent on input pin "ADA_D[4]" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v Line: 7
    Warning (15610): No output dependent on input pin "ADA_D[5]" File: C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v Line: 7
Info (21057): Implemented 8234 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 33 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 7998 logic cells
    Info (21064): Implemented 160 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 14 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 5133 megabytes
    Info: Processing ended: Wed Jun 17 16:55:17 2020
    Info: Elapsed time: 00:01:21
    Info: Total CPU time (on all processors): 00:01:51


