{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747321155848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747321155848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 15 11:59:15 2025 " "Processing started: Thu May 15 11:59:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747321155848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321155848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CoProcessor -c CoProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off CoProcessor -c CoProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321155849 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747321155978 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747321155978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxModules/sum8bc2.v 1 1 " "Found 1 design units, including 1 entities, in source file auxModules/sum8bc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum8bc2 " "Found entity 1: sum8bc2" {  } { { "auxModules/sum8bc2.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/sum8bc2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747321159791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxModules/regOut.v 1 1 " "Found 1 design units, including 1 entities, in source file auxModules/regOut.v" { { "Info" "ISGN_ENTITY_NAME" "1 regOut " "Found entity 1: regOut" {  } { { "auxModules/regOut.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/regOut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747321159791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxModules/registerBank25.v 1 1 " "Found 1 design units, including 1 entities, in source file auxModules/registerBank25.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerBank25 " "Found entity 1: registerBank25" {  } { { "auxModules/registerBank25.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/registerBank25.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747321159792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxModules/reg8b.v 1 1 " "Found 1 design units, including 1 entities, in source file auxModules/reg8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg8b " "Found entity 1: reg8b" {  } { { "auxModules/reg8b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/reg8b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747321159792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxModules/negate8bc2.v 1 1 " "Found 1 design units, including 1 entities, in source file auxModules/negate8bc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate8bc2 " "Found entity 1: negate8bc2" {  } { { "auxModules/negate8bc2.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/negate8bc2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747321159792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxModules/mux3b.v 1 1 " "Found 1 design units, including 1 entities, in source file auxModules/mux3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3b " "Found entity 1: mux3b" {  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747321159792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxModules/mul8bc2.v 1 1 " "Found 1 design units, including 1 entities, in source file auxModules/mul8bc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul8bc2 " "Found entity 1: mul8bc2" {  } { { "auxModules/mul8bc2.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mul8bc2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747321159793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159793 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mac8bc2.v(38) " "Verilog HDL information at mac8bc2.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "auxModules/mac8bc2.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mac8bc2.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1747321159793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxModules/mac8bc2.v 1 1 " "Found 1 design units, including 1 entities, in source file auxModules/mac8bc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac8bc2 " "Found entity 1: mac8bc2" {  } { { "auxModules/mac8bc2.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mac8bc2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747321159793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxModules/demux3b.v 1 1 " "Found 1 design units, including 1 entities, in source file auxModules/demux3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux3b " "Found entity 1: demux3b" {  } { { "auxModules/demux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/demux3b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747321159793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxModules/demux1b.v 1 1 " "Found 1 design units, including 1 entities, in source file auxModules/demux1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1b " "Found entity 1: demux1b" {  } { { "auxModules/demux1b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/demux1b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747321159794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Overflow overflow ula.v(7) " "Verilog HDL Declaration information at ula.v(7): object \"Overflow\" differs only in case from object \"overflow\" in the same scope" {  } { { "ula.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/ula.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747321159794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747321159794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumMatrix.v 1 1 " "Found 1 design units, including 1 entities, in source file sumMatrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 sumMatrix " "Found entity 1: sumMatrix" {  } { { "sumMatrix.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/sumMatrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747321159794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negateMatrix.v 1 1 " "Found 1 design units, including 1 entities, in source file negateMatrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 negateMatrix " "Found entity 1: negateMatrix" {  } { { "negateMatrix.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/negateMatrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747321159794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mulMatrix.v 1 1 " "Found 1 design units, including 1 entities, in source file mulMatrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 mulMatrix " "Found entity 1: mulMatrix" {  } { { "mulMatrix.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/mulMatrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747321159795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mulEscMatrix.v 1 1 " "Found 1 design units, including 1 entities, in source file mulEscMatrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 mulEscMatrix " "Found entity 1: mulEscMatrix" {  } { { "mulEscMatrix.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/mulEscMatrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747321159795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coprocessador.v 1 1 " "Found 1 design units, including 1 entities, in source file coprocessador.v" { { "Info" "ISGN_ENTITY_NAME" "1 coprocessador " "Found entity 1: coprocessador" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747321159795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AddOrSub.v 1 1 " "Found 1 design units, including 1 entities, in source file AddOrSub.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddOrSub " "Found entity 1: AddOrSub" {  } { { "AddOrSub.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/AddOrSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747321159795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159795 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "negOverflow AddOrSub.v(10) " "Verilog HDL Implicit Net warning at AddOrSub.v(10): created implicit net for \"negOverflow\"" {  } { { "AddOrSub.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/AddOrSub.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747321159795 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addOverflow AddOrSub.v(11) " "Verilog HDL Implicit Net warning at AddOrSub.v(11): created implicit net for \"addOverflow\"" {  } { { "AddOrSub.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/AddOrSub.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747321159795 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "coprocessador " "Elaborating entity \"coprocessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747321159817 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 coprocessador.v(67) " "Verilog HDL assignment warning at coprocessador.v(67): truncated value with size 32 to match size of target (3)" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747321159817 "|coprocessador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 coprocessador.v(81) " "Verilog HDL assignment warning at coprocessador.v(81): truncated value with size 32 to match size of target (3)" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747321159818 "|coprocessador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 coprocessador.v(92) " "Verilog HDL assignment warning at coprocessador.v(92): truncated value with size 32 to match size of target (3)" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747321159818 "|coprocessador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 coprocessador.v(101) " "Verilog HDL assignment warning at coprocessador.v(101): truncated value with size 32 to match size of target (3)" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747321159818 "|coprocessador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 coprocessador.v(113) " "Verilog HDL assignment warning at coprocessador.v(113): truncated value with size 32 to match size of target (3)" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747321159818 "|coprocessador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 coprocessador.v(122) " "Verilog HDL assignment warning at coprocessador.v(122): truncated value with size 32 to match size of target (3)" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747321159818 "|coprocessador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 coprocessador.v(134) " "Verilog HDL assignment warning at coprocessador.v(134): truncated value with size 32 to match size of target (3)" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747321159818 "|coprocessador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 coprocessador.v(144) " "Verilog HDL assignment warning at coprocessador.v(144): truncated value with size 32 to match size of target (3)" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747321159818 "|coprocessador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 coprocessador.v(156) " "Verilog HDL assignment warning at coprocessador.v(156): truncated value with size 32 to match size of target (3)" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747321159818 "|coprocessador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 coprocessador.v(166) " "Verilog HDL assignment warning at coprocessador.v(166): truncated value with size 32 to match size of target (3)" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747321159818 "|coprocessador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 coprocessador.v(174) " "Verilog HDL assignment warning at coprocessador.v(174): truncated value with size 32 to match size of target (3)" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747321159818 "|coprocessador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1b demux1b:demux1b0 " "Elaborating entity \"demux1b\" for hierarchy \"demux1b:demux1b0\"" {  } { { "coprocessador.v" "demux1b0" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747321159829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerBank25 registerBank25:matA " "Elaborating entity \"registerBank25\" for hierarchy \"registerBank25:matA\"" {  } { { "coprocessador.v" "matA" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747321159831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux3b registerBank25:matA\|demux3b:row " "Elaborating entity \"demux3b\" for hierarchy \"registerBank25:matA\|demux3b:row\"" {  } { { "auxModules/registerBank25.v" "row" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/registerBank25.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747321159838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8b registerBank25:matA\|reg8b:register\[0\].regis " "Elaborating entity \"reg8b\" for hierarchy \"registerBank25:matA\|reg8b:register\[0\].regis\"" {  } { { "auxModules/registerBank25.v" "register\[0\].regis" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/registerBank25.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747321159840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ULA " "Elaborating entity \"ula\" for hierarchy \"ula:ULA\"" {  } { { "coprocessador.v" "ULA" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747321159846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddOrSub ula:ULA\|AddOrSub:adder " "Elaborating entity \"AddOrSub\" for hierarchy \"ula:ULA\|AddOrSub:adder\"" {  } { { "ula.v" "adder" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/ula.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747321159869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negateMatrix ula:ULA\|AddOrSub:adder\|negateMatrix:neg " "Elaborating entity \"negateMatrix\" for hierarchy \"ula:ULA\|AddOrSub:adder\|negateMatrix:neg\"" {  } { { "AddOrSub.v" "neg" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/AddOrSub.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747321159877 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "singOverflow\[25\] 0 negateMatrix.v(6) " "Net \"singOverflow\[25\]\" at negateMatrix.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "negateMatrix.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/negateMatrix.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747321159880 "|coprocessador|ula:ULA|AddOrSub:adder|negateMatrix:neg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate8bc2 ula:ULA\|AddOrSub:adder\|negateMatrix:neg\|negate8bc2:adder\[0\].neg " "Elaborating entity \"negate8bc2\" for hierarchy \"ula:ULA\|AddOrSub:adder\|negateMatrix:neg\|negate8bc2:adder\[0\].neg\"" {  } { { "negateMatrix.v" "adder\[0\].neg" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/negateMatrix.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747321159883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumMatrix ula:ULA\|AddOrSub:adder\|sumMatrix:sum " "Elaborating entity \"sumMatrix\" for hierarchy \"ula:ULA\|AddOrSub:adder\|sumMatrix:sum\"" {  } { { "AddOrSub.v" "sum" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/AddOrSub.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747321159888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum8bc2 ula:ULA\|AddOrSub:adder\|sumMatrix:sum\|sum8bc2:adder\[0\].sum " "Elaborating entity \"sum8bc2\" for hierarchy \"ula:ULA\|AddOrSub:adder\|sumMatrix:sum\|sum8bc2:adder\[0\].sum\"" {  } { { "sumMatrix.v" "adder\[0\].sum" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/sumMatrix.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747321159896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mulEscMatrix ula:ULA\|mulEscMatrix:mulEsc " "Elaborating entity \"mulEscMatrix\" for hierarchy \"ula:ULA\|mulEscMatrix:mulEsc\"" {  } { { "ula.v" "mulEsc" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/ula.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747321159910 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Overflow mulEscMatrix.v(5) " "Output port \"Overflow\" at mulEscMatrix.v(5) has no driver" {  } { { "mulEscMatrix.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/mulEscMatrix.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747321159911 "|coprocessador|ula:ULA|mulEscMatrix:mulEsc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mulMatrix ula:ULA\|mulMatrix:mulMat " "Elaborating entity \"mulMatrix\" for hierarchy \"ula:ULA\|mulMatrix:mulMat\"" {  } { { "ula.v" "mulMat" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/ula.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747321159913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac8bc2 ula:ULA\|mulMatrix:mulMat\|mac8bc2:mac1\[0\].mac2\[0\].mac " "Elaborating entity \"mac8bc2\" for hierarchy \"ula:ULA\|mulMatrix:mulMat\|mac8bc2:mac1\[0\].mac2\[0\].mac\"" {  } { { "mulMatrix.v" "mac1\[0\].mac2\[0\].mac" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/mulMatrix.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747321159929 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mac8bc2.v(57) " "Verilog HDL assignment warning at mac8bc2.v(57): truncated value with size 32 to match size of target (3)" {  } { { "auxModules/mac8bc2.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mac8bc2.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747321159930 "|coprocessador|ula:ULA|mulMatrix:mulMat|mac8bc2:mac1[0].mac2[0].mac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mac8bc2.v(62) " "Verilog HDL assignment warning at mac8bc2.v(62): truncated value with size 32 to match size of target (3)" {  } { { "auxModules/mac8bc2.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mac8bc2.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747321159930 "|coprocessador|ula:ULA|mulMatrix:mulMat|mac8bc2:mac1[0].mac2[0].mac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mac8bc2.v(67) " "Verilog HDL assignment warning at mac8bc2.v(67): truncated value with size 32 to match size of target (3)" {  } { { "auxModules/mac8bc2.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mac8bc2.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747321159930 "|coprocessador|ula:ULA|mulMatrix:mulMat|mac8bc2:mac1[0].mac2[0].mac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mac8bc2.v(72) " "Verilog HDL assignment warning at mac8bc2.v(72): truncated value with size 32 to match size of target (3)" {  } { { "auxModules/mac8bc2.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mac8bc2.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747321159930 "|coprocessador|ula:ULA|mulMatrix:mulMat|mac8bc2:mac1[0].mac2[0].mac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mac8bc2.v(77) " "Verilog HDL assignment warning at mac8bc2.v(77): truncated value with size 32 to match size of target (3)" {  } { { "auxModules/mac8bc2.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mac8bc2.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747321159930 "|coprocessador|ula:ULA|mulMatrix:mulMat|mac8bc2:mac1[0].mac2[0].mac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul8bc2 ula:ULA\|mulMatrix:mulMat\|mac8bc2:mac1\[0\].mac2\[0\].mac\|mul8bc2:mac_s\[0\].macs " "Elaborating entity \"mul8bc2\" for hierarchy \"ula:ULA\|mulMatrix:mulMat\|mac8bc2:mac1\[0\].mac2\[0\].mac\|mul8bc2:mac_s\[0\].macs\"" {  } { { "auxModules/mac8bc2.v" "mac_s\[0\].macs" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mac8bc2.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747321159934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mul8bc2.v(15) " "Verilog HDL assignment warning at mul8bc2.v(15): truncated value with size 32 to match size of target (8)" {  } { { "auxModules/mul8bc2.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mul8bc2.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747321159934 "|coprocessador|ula:ULA|mulMatrix:mulMat|mac8bc2:mac1[0].mac2[0].mac|mul8bc2:mac_s[0].macs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mul8bc2.v(16) " "Verilog HDL assignment warning at mul8bc2.v(16): truncated value with size 32 to match size of target (8)" {  } { { "auxModules/mul8bc2.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mul8bc2.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747321159934 "|coprocessador|ula:ULA|mulMatrix:mulMat|mac8bc2:mac1[0].mac2[0].mac|mul8bc2:mac_s[0].macs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mul8bc2.v(28) " "Verilog HDL assignment warning at mul8bc2.v(28): truncated value with size 32 to match size of target (16)" {  } { { "auxModules/mul8bc2.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mul8bc2.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747321159935 "|coprocessador|ula:ULA|mulMatrix:mulMat|mac8bc2:mac1[0].mac2[0].mac|mul8bc2:mac_s[0].macs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 mul8bc2.v(29) " "Verilog HDL assignment warning at mul8bc2.v(29): truncated value with size 16 to match size of target (8)" {  } { { "auxModules/mul8bc2.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mul8bc2.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747321159935 "|coprocessador|ula:ULA|mulMatrix:mulMat|mac8bc2:mac1[0].mac2[0].mac|mul8bc2:mac_s[0].macs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regOut regOut:matC " "Elaborating entity \"regOut\" for hierarchy \"regOut:matC\"" {  } { { "coprocessador.v" "matC" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747321159982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3b regOut:matC\|mux3b:col0 " "Elaborating entity \"mux3b\" for hierarchy \"regOut:matC\|mux3b:col0\"" {  } { { "auxModules/regOut.v" "col0" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/regOut.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747321159988 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data mux3b.v(8) " "Verilog HDL Always Construct warning at mux3b.v(8): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747321159988 "|coprocessador|regOut:matC|mux3b:col0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] mux3b.v(8) " "Inferred latch for \"data\[0\]\" at mux3b.v(8)" {  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159988 "|coprocessador|regOut:matC|mux3b:col0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] mux3b.v(8) " "Inferred latch for \"data\[1\]\" at mux3b.v(8)" {  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159989 "|coprocessador|regOut:matC|mux3b:col0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] mux3b.v(8) " "Inferred latch for \"data\[2\]\" at mux3b.v(8)" {  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159989 "|coprocessador|regOut:matC|mux3b:col0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] mux3b.v(8) " "Inferred latch for \"data\[3\]\" at mux3b.v(8)" {  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159989 "|coprocessador|regOut:matC|mux3b:col0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] mux3b.v(8) " "Inferred latch for \"data\[4\]\" at mux3b.v(8)" {  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159989 "|coprocessador|regOut:matC|mux3b:col0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] mux3b.v(8) " "Inferred latch for \"data\[5\]\" at mux3b.v(8)" {  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159989 "|coprocessador|regOut:matC|mux3b:col0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] mux3b.v(8) " "Inferred latch for \"data\[6\]\" at mux3b.v(8)" {  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159989 "|coprocessador|regOut:matC|mux3b:col0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] mux3b.v(8) " "Inferred latch for \"data\[7\]\" at mux3b.v(8)" {  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321159989 "|coprocessador|regOut:matC|mux3b:col0"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col4\|data\[0\] " "Latch regOut:matC\|mux3b:col4\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col4\|data\[1\] " "Latch regOut:matC\|mux3b:col4\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col4\|data\[2\] " "Latch regOut:matC\|mux3b:col4\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col4\|data\[3\] " "Latch regOut:matC\|mux3b:col4\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col4\|data\[4\] " "Latch regOut:matC\|mux3b:col4\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col4\|data\[5\] " "Latch regOut:matC\|mux3b:col4\|data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col4\|data\[6\] " "Latch regOut:matC\|mux3b:col4\|data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col4\|data\[7\] " "Latch regOut:matC\|mux3b:col4\|data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col3\|data\[0\] " "Latch regOut:matC\|mux3b:col3\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col3\|data\[1\] " "Latch regOut:matC\|mux3b:col3\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col3\|data\[2\] " "Latch regOut:matC\|mux3b:col3\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col3\|data\[3\] " "Latch regOut:matC\|mux3b:col3\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col3\|data\[4\] " "Latch regOut:matC\|mux3b:col3\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col3\|data\[5\] " "Latch regOut:matC\|mux3b:col3\|data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col3\|data\[6\] " "Latch regOut:matC\|mux3b:col3\|data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col3\|data\[7\] " "Latch regOut:matC\|mux3b:col3\|data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col2\|data\[0\] " "Latch regOut:matC\|mux3b:col2\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col2\|data\[1\] " "Latch regOut:matC\|mux3b:col2\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col2\|data\[2\] " "Latch regOut:matC\|mux3b:col2\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col2\|data\[3\] " "Latch regOut:matC\|mux3b:col2\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col2\|data\[4\] " "Latch regOut:matC\|mux3b:col2\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col2\|data\[5\] " "Latch regOut:matC\|mux3b:col2\|data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col2\|data\[6\] " "Latch regOut:matC\|mux3b:col2\|data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col2\|data\[7\] " "Latch regOut:matC\|mux3b:col2\|data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col1\|data\[0\] " "Latch regOut:matC\|mux3b:col1\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col1\|data\[1\] " "Latch regOut:matC\|mux3b:col1\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col1\|data\[2\] " "Latch regOut:matC\|mux3b:col1\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col1\|data\[3\] " "Latch regOut:matC\|mux3b:col1\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col1\|data\[4\] " "Latch regOut:matC\|mux3b:col1\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col1\|data\[5\] " "Latch regOut:matC\|mux3b:col1\|data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165645 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col1\|data\[6\] " "Latch regOut:matC\|mux3b:col1\|data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165646 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col1\|data\[7\] " "Latch regOut:matC\|mux3b:col1\|data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165646 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col0\|data\[0\] " "Latch regOut:matC\|mux3b:col0\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165646 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col0\|data\[1\] " "Latch regOut:matC\|mux3b:col0\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165646 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col0\|data\[2\] " "Latch regOut:matC\|mux3b:col0\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165646 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col0\|data\[3\] " "Latch regOut:matC\|mux3b:col0\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165646 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col0\|data\[4\] " "Latch regOut:matC\|mux3b:col0\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165646 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col0\|data\[5\] " "Latch regOut:matC\|mux3b:col0\|data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165646 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col0\|data\[6\] " "Latch regOut:matC\|mux3b:col0\|data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165646 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "regOut:matC\|mux3b:col0\|data\[7\] " "Latch regOut:matC\|mux3b:col0\|data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal instruction\[3\]~synth" {  } { { "coprocessador.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/coprocessador.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1747321165646 ""}  } { { "auxModules/mux3b.v" "" { Text "/home/professor/Documentos/TEC499_SD/CopMatri/auxModules/mux3b.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1747321165646 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747321170971 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/professor/Documentos/TEC499_SD/CopMatri/output_files/CoProcessor.map.smsg " "Generated suppressed messages file /home/professor/Documentos/TEC499_SD/CopMatri/output_files/CoProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321174999 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747321175746 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747321175746 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19012 " "Implemented 19012 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747321176372 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747321176372 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18973 " "Implemented 18973 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747321176372 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1747321176372 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747321176372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "678 " "Peak virtual memory: 678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747321176398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 15 11:59:36 2025 " "Processing ended: Thu May 15 11:59:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747321176398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747321176398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747321176398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747321176398 ""}
