// Seed: 2796111402
module module_0 (
    output wand id_0,
    input  wire id_1,
    input  wand id_2,
    input  tri  id_3
);
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input wor id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wand id_5
);
  wire id_7;
  module_0(
      id_4, id_5, id_5, id_2
  );
endmodule
module module_2 (
    output wand id_0,
    input wand id_1,
    input supply0 id_2,
    output tri1 id_3
);
  wire id_5;
  assign id_0 = 1'h0;
  wire id_6;
  module_0(
      id_3, id_2, id_2, id_1
  );
  assign id_5 = !id_1 ~^ 1'h0;
  wire id_7;
  wire id_8 = id_6;
endmodule
