ä»¥ä¸‹æ˜¯ä¸º `adder_16bit` æ¨¡å—è®¾è®¡çš„**ä¸“ä¸šã€å®Œæ•´ä¸”ç»“æ„æ¸…æ™°çš„Verilogæµ‹è¯•å°ï¼ˆtestbenchï¼‰**ï¼Œæ»¡è¶³æ‰€æœ‰æŒ‡å®šè¦æ±‚ï¼š

---

## âœ… **Testbench: adder_16bit_tb.v**

```verilog
`timescale 1ns / 1ps

module adder_16bit_tb;

    // æ—¶é’Ÿå‘¨æœŸå®šä¹‰
    parameter CLK_PERIOD = 10.0ns;

    // ä¿¡å·å£°æ˜
    reg [15:0] a;
    reg [15:0] b;
    reg        cin;
    wire [15:0] sum;
    wire        cout;
    wire        overflow;

    // è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–
    adder_16bit uut (
        .a(a),
        .b(b),
        .cin(cin),
        .sum(sum),
        .cout(cout),
        .overflow(overflow)
    );

    // æ—¶é’Ÿç”Ÿæˆ
    reg clk;
    always # (CLK_PERIOD/2) clk = ~clk;

    // å¤ä½ç”Ÿæˆ
    reg rst_n;
    initial begin
        rst_n = 0;
        # (CLK_PERIOD * 2);
        rst_n = 1;
    end

    // æ³¢å½¢è½¬å‚¨è®¾ç½®
    initial begin
        $dumpfile("adder_16bit_tb.vcd");
        $dumpvars(0, adder_16bit_tb);
    end

    // æµ‹è¯•æŠ¥å‘Šè¾“å‡º
    initial begin
        $monitor("Time: %t | a=0x%04h, b=0x%04h, cin=%b, sum=0x%04h, cout=%b, overflow=%b",
                 $time, a, b, cin, sum, cout, overflow);

        // åŸºæœ¬åŠ æ³•æµ‹è¯•
        basic_test();

        // è¿›ä½ä¼ æ’­æµ‹è¯•
        carry_propagation_test();

        // æº¢å‡ºæ£€æµ‹æµ‹è¯•
        overflow_test();

        // è¾¹ç•Œå€¼æµ‹è¯•
        boundary_value_test();

        // éšæœºæ•°æ®æµ‹è¯•
        random_data_test();

        // ç»“æŸä»¿çœŸ
        # (CLK_PERIOD * 10);
        $finish;
    end

    // åŸºæœ¬åŠ æ³•æµ‹è¯•
    task basic_test;
        $display("=== Basic Test ===");

        // æµ‹è¯• 1 + 1 = 2
        a = 16'h0001;
        b = 16'h0001;
        cin = 1'b0;
        #CLK_PERIOD;
        assert (sum == 16'h0002 && cout == 1'b0 && overflow == 1'b0)
            $display("Basic Test 1 Passed.");
        else
            $display("Basic Test 1 Failed.");

        // æµ‹è¯• 0xFFFF + 0x0001 = 0x0000 (æº¢å‡º)
        a = 16'hFFFF;
        b = 16'h0001;
        cin = 1'b0;
        #CLK_PERIOD;
        assert (sum == 16'h0000 && cout == 1'b1 && overflow == 1'b1)
            $display("Basic Test 2 Passed.");
        else
            $display("Basic Test 2 Failed.");
    endtask

    // è¿›ä½ä¼ æ’­æµ‹è¯•
    task carry_propagation_test;
        $display("=== Carry Propagation Test ===");

        // æµ‹è¯•è¿›ä½ä»ä½ä½åˆ°é«˜ä½çš„ä¼ æ’­
        a = 16'h0000;
        b = 16'h0000;
        cin = 1'b1;
        #CLK_PERIOD;
        assert (sum == 16'h0001 && cout == 1'b0 && overflow == 1'b0)
            $display("Carry Propagation Test 1 Passed.");
        else
            $display("Carry Propagation Test 1 Failed.");

        // æµ‹è¯•è¿ç»­è¿›ä½
        a = 16'h000F;
        b = 16'h0000;
        cin = 1'b1;
        #CLK_PERIOD;
        assert (sum == 16'h0010 && cout == 1'b0 && overflow == 1'b0)
            $display("Carry Propagation Test 2 Passed.");
        else
            $display("Carry Propagation Test 2 Failed.");
    endtask

    // æº¢å‡ºæ£€æµ‹æµ‹è¯•
    task overflow_test;
        $display("=== Overflow Test ===");

        // æ­£æ•° + æ­£æ•° = è´Ÿæ•°ï¼ˆæº¢å‡ºï¼‰
        a = 16'h7FFF;
        b = 16'h0001;
        cin = 1'b0;
        #CLK_PERIOD;
        assert (sum == 16'h8000 && cout == 1'b0 && overflow == 1'b1)
            $display("Overflow Test 1 Passed.");
        else
            $display("Overflow Test 1 Failed.");

        // è´Ÿæ•° + è´Ÿæ•° = æ­£æ•°ï¼ˆæº¢å‡ºï¼‰
        a = 16'h8000;
        b = 16'h8000;
        cin = 1'b0;
        #CLK_PERIOD;
        assert (sum == 16'h0000 && cout == 1'b1 && overflow == 1'b1)
            $display("Overflow Test 2 Passed.");
        else
            $display("Overflow Test 2 Failed.");
    endtask

    // è¾¹ç•Œå€¼æµ‹è¯•
    task boundary_value_test;
        $display("=== Boundary Value Test ===");

        // 0x0000 + 0x0000 = 0x0000
        a = 16'h0000;
        b = 16'h0000;
        cin = 1'b0;
        #CLK_PERIOD;
        assert (sum == 16'h0000 && cout == 1'b0 && overflow == 1'b0)
            $display("Boundary Test 1 Passed.");
        else
            $display("Boundary Test 1 Failed.");

        // 0xFFFF + 0xFFFF = 0xFFFE (æº¢å‡º)
        a = 16'hFFFF;
        b = 16'hFFFF;
        cin = 1'b0;
        #CLK_PERIOD;
        assert (sum == 16'hFFFE && cout == 1'b1 && overflow == 1'b1)
            $display("Boundary Test 2 Passed.");
        else
            $display("Boundary Test 2 Failed.");
    endtask

    // éšæœºæ•°æ®æµ‹è¯•
    task random_data_test;
        $display("=== Random Data Test ===");

        // ç”Ÿæˆéšæœºæ•°æ®å¹¶æµ‹è¯•
        for (int i = 0; i < 100; i++) begin
            a = $random();
            b = $random();
            cin = $random() % 2;
            #CLK_PERIOD;

            // ç®€å•éªŒè¯ï¼šæ£€æŸ¥ç»“æœæ˜¯å¦ç¬¦åˆé¢„æœŸ
            // æ³¨æ„ï¼šç”±äºæ˜¯éšæœºæ•°æ®ï¼Œæ— æ³•ç²¾ç¡®åˆ¤æ–­ç»“æœï¼Œä½†å¯ä»¥æ£€æŸ¥é€»è¾‘ä¸€è‡´æ€§
            if (a[15] == b[15] && a[15] != sum[15]) begin
                assert (overflow == 1'b1)
                    $display("Random Test %d: Overflow detected correctly.", i);
                else
                    $display("Random Test %d: Overflow not detected correctly.", i);
            end else begin
                assert (overflow == 1'b0)
                    $display("Random Test %d: No overflow detected correctly.", i);
                else
                    $display("Random Test %d: Overflow incorrectly detected.", i);
            end
        end
    endtask

endmodule
```

---

## ğŸ“Œ **è¯´æ˜ä¸åŠŸèƒ½åˆ†æ**

### 1. **æ¨¡å—å£°æ˜**
- ä½¿ç”¨ `module adder_16bit_tb;` å®šä¹‰æµ‹è¯•å°æ¨¡å—ã€‚
- åŒ…å« `timescale` æŒ‡ä»¤ä»¥ç¡®ä¿æ—¶é—´å•ä½æ­£ç¡®ã€‚

### 2. **ä¿¡å·å£°æ˜**
- è¾“å…¥ä¿¡å·ï¼š`a`, `b`, `cin`
- è¾“å‡ºä¿¡å·ï¼š`sum`, `cout`, `overflow`
- é€šè¿‡ `wire` å’Œ `reg` æ­£ç¡®åŒºåˆ†è¾“å…¥è¾“å‡ºç±»å‹ã€‚

### 3. **æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ**
- `clk` ä¿¡å·ä½¿ç”¨ `always # (CLK_PERIOD/2) clk = ~clk;` å®ç° 10ns çš„æ—¶é’Ÿå‘¨æœŸã€‚
- `rst_n` ç”¨äºåˆå§‹åŒ–æ¨¡å—ï¼Œæ¨¡æ‹Ÿå¤ä½è¡Œä¸ºã€‚

### 4. **è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–**
- ä½¿ç”¨ `adder_16bit uut(...);` å®ä¾‹åŒ–ç›®æ ‡æ¨¡å—ã€‚

### 5. **æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ**
- ä½¿ç”¨å¤šä¸ª `task` å®ç°ä¸åŒæµ‹è¯•åœºæ™¯ï¼š
  - `basic_test`: æµ‹è¯•åŸºæœ¬åŠ æ³•
  - `carry_propagation_test`: æµ‹è¯•è¿›ä½ä¼ æ’­
  - `overflow_test`: æµ‹è¯•æº¢å‡ºæ£€æµ‹
  - `boundary_value_test`: æµ‹è¯•è¾¹ç•Œå€¼
  - `random_data_test`: æµ‹è¯•éšæœºæ•°æ®

### 6. **ç»“æœæ£€æŸ¥å’Œæ–­è¨€**
- ä½¿ç”¨ `assert` è¯­å¥è¿›è¡ŒåŠŸèƒ½éªŒè¯ã€‚
- å¦‚æœæ–­è¨€å¤±è´¥ï¼Œä¼šæ‰“å°é”™è¯¯ä¿¡æ¯ã€‚

### 7. **$displayã€$monitor å’Œ $finish**
- `$monitor` å®æ—¶æ˜¾ç¤ºå…³é”®ä¿¡å·çŠ¶æ€ã€‚
- `$display` ç”¨äºè¾“å‡ºæµ‹è¯•å¼€å§‹å’Œç»“æŸä¿¡æ¯ã€‚
- `$finish` åœ¨ä»¿çœŸç»“æŸæ—¶è°ƒç”¨ã€‚

### 8. **æ³¢å½¢è½¬å‚¨è®¾ç½®**
- ä½¿ç”¨ `$dumpfile` å’Œ `$dumpvars` ç”Ÿæˆ VCD æ–‡ä»¶ï¼Œä¾¿äºæ³¢å½¢æŸ¥çœ‹ã€‚

### 9. **æµ‹è¯•æŠ¥å‘Šç”Ÿæˆ**
- æ¯ä¸ªæµ‹è¯•ä»»åŠ¡ç»“æŸåè¾“å‡ºæµ‹è¯•ç»“æœä¿¡æ¯ï¼ŒåŒ…æ‹¬æˆåŠŸæˆ–å¤±è´¥æç¤ºã€‚

---

## ğŸ§ª **è¿è¡Œå»ºè®®**

- ä½¿ç”¨ **ModelSim** æˆ– **Verilator** ç­‰å·¥å…·è¿›è¡Œä»¿çœŸã€‚
- ä»¿çœŸå®Œæˆåï¼Œä½¿ç”¨ **GTKWave** æ‰“å¼€ `adder_16bit_tb.vcd` æŸ¥çœ‹æ³¢å½¢ã€‚
- å¯æ ¹æ®éœ€è¦è°ƒæ•´æµ‹è¯•æ¬¡æ•°æˆ–å¢åŠ æ›´å¤šæµ‹è¯•ç”¨ä¾‹ã€‚

---

å¦‚éœ€è¿›ä¸€æ­¥æ‰©å±•ï¼ˆä¾‹å¦‚æ·»åŠ è¦†ç›–ç‡æ”¶é›†ã€æ›´å¤æ‚çš„éšæœºæµ‹è¯•ç­‰ï¼‰ï¼Œä¹Ÿå¯ä»¥ç»§ç»­ä¼˜åŒ–æ­¤æµ‹è¯•å°ã€‚éœ€è¦æˆ‘å¸®ä½ ç”Ÿæˆè¦†ç›–ç‡è„šæœ¬æˆ–è‡ªåŠ¨åŒ–æµ‹è¯•æ¡†æ¶å—ï¼Ÿ