#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5581fa0934a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5581fa161c50 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f72b64f1018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5581fa15e2a0_0 .net "clk", 0 0, o0x7f72b64f1018;  0 drivers
o0x7f72b64f1048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5581fa1629d0_0 .net "data_address", 31 0, o0x7f72b64f1048;  0 drivers
o0x7f72b64f1078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5581fa167c90_0 .net "data_read", 0 0, o0x7f72b64f1078;  0 drivers
v0x5581fa167fc0_0 .var "data_readdata", 31 0;
o0x7f72b64f10d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5581fa1690d0_0 .net "data_write", 0 0, o0x7f72b64f10d8;  0 drivers
o0x7f72b64f1108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5581fa16b0f0_0 .net "data_writedata", 31 0, o0x7f72b64f1108;  0 drivers
S_0x5581fa13c410 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f72b64f1258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5581fa182070_0 .net "instr_address", 31 0, o0x7f72b64f1258;  0 drivers
v0x5581fa182170_0 .var "instr_readdata", 31 0;
S_0x5581fa14ed00 .scope module, "or_tb" "or_tb" 5 1;
 .timescale 0 0;
v0x5581fa1907c0_0 .net "active", 0 0, L_0x5581fa1aab20;  1 drivers
v0x5581fa190880_0 .var "clk", 0 0;
v0x5581fa190920_0 .var "clk_enable", 0 0;
v0x5581fa190a10_0 .net "data_address", 31 0, L_0x5581fa1a86f0;  1 drivers
v0x5581fa190ab0_0 .net "data_read", 0 0, L_0x5581fa1a6270;  1 drivers
v0x5581fa190ba0_0 .var "data_readdata", 31 0;
v0x5581fa190c70_0 .net "data_write", 0 0, L_0x5581fa1a6090;  1 drivers
v0x5581fa190d40_0 .net "data_writedata", 31 0, L_0x5581fa1a83e0;  1 drivers
v0x5581fa190e10_0 .net "instr_address", 31 0, L_0x5581fa1a9a50;  1 drivers
v0x5581fa190f70_0 .var "instr_readdata", 31 0;
v0x5581fa191010_0 .net "register_v0", 31 0, L_0x5581fa1a8370;  1 drivers
v0x5581fa191100_0 .var "reset", 0 0;
S_0x5581fa14f0d0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x5581fa14ed00;
 .timescale 0 0;
v0x5581fa182340_0 .var "expected", 31 0;
v0x5581fa182440_0 .var "funct", 5 0;
v0x5581fa182520_0 .var "i", 4 0;
v0x5581fa1825e0_0 .var "imm", 15 0;
v0x5581fa1826c0_0 .var "imm_instr", 31 0;
v0x5581fa1827f0_0 .var "opcode", 5 0;
v0x5581fa1828d0_0 .var "r_instr", 31 0;
v0x5581fa1829b0_0 .var "rd", 4 0;
v0x5581fa182a90_0 .var "rs", 4 0;
v0x5581fa182b70_0 .var "rt", 4 0;
v0x5581fa182c50_0 .var "shamt", 4 0;
v0x5581fa182d30_0 .var "test", 31 0;
E_0x5581fa0db910 .event posedge, v0x5581fa184c60_0;
S_0x5581fa14f500 .scope module, "dut" "mips_cpu_harvard" 5 125, 6 1 0, S_0x5581fa14ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x5581fa15e180 .functor OR 1, L_0x5581fa1a1a70, L_0x5581fa1a1cf0, C4<0>, C4<0>;
L_0x5581fa0c8d80 .functor BUFZ 1, L_0x5581fa1a14d0, C4<0>, C4<0>, C4<0>;
L_0x5581fa167ea0 .functor BUFZ 1, L_0x5581fa1a1670, C4<0>, C4<0>, C4<0>;
L_0x5581fa168f30 .functor BUFZ 1, L_0x5581fa1a1670, C4<0>, C4<0>, C4<0>;
L_0x5581fa1a2230 .functor AND 1, L_0x5581fa1a14d0, L_0x5581fa1a2530, C4<1>, C4<1>;
L_0x5581fa16afd0 .functor OR 1, L_0x5581fa1a2230, L_0x5581fa1a2110, C4<0>, C4<0>;
L_0x5581fa10c9c0 .functor OR 1, L_0x5581fa16afd0, L_0x5581fa1a2340, C4<0>, C4<0>;
L_0x5581fa1a27d0 .functor OR 1, L_0x5581fa10c9c0, L_0x5581fa1a3e30, C4<0>, C4<0>;
L_0x5581fa1a28e0 .functor OR 1, L_0x5581fa1a27d0, L_0x5581fa1a3590, C4<0>, C4<0>;
L_0x5581fa1a29a0 .functor BUFZ 1, L_0x5581fa1a1790, C4<0>, C4<0>, C4<0>;
L_0x5581fa1a3480 .functor AND 1, L_0x5581fa1a2ef0, L_0x5581fa1a3250, C4<1>, C4<1>;
L_0x5581fa1a3590 .functor OR 1, L_0x5581fa1a2bf0, L_0x5581fa1a3480, C4<0>, C4<0>;
L_0x5581fa1a3e30 .functor AND 1, L_0x5581fa1a3960, L_0x5581fa1a3c10, C4<1>, C4<1>;
L_0x5581fa1a45e0 .functor OR 1, L_0x5581fa1a4080, L_0x5581fa1a43a0, C4<0>, C4<0>;
L_0x5581fa1a36f0 .functor OR 1, L_0x5581fa1a4b50, L_0x5581fa1a4e50, C4<0>, C4<0>;
L_0x5581fa1a4d30 .functor AND 1, L_0x5581fa1a4860, L_0x5581fa1a36f0, C4<1>, C4<1>;
L_0x5581fa1a5650 .functor OR 1, L_0x5581fa1a52e0, L_0x5581fa1a5560, C4<0>, C4<0>;
L_0x5581fa1a5950 .functor OR 1, L_0x5581fa1a5650, L_0x5581fa1a5760, C4<0>, C4<0>;
L_0x5581fa1a5b00 .functor AND 1, L_0x5581fa1a14d0, L_0x5581fa1a5950, C4<1>, C4<1>;
L_0x5581fa1a5cb0 .functor AND 1, L_0x5581fa1a14d0, L_0x5581fa1a5bc0, C4<1>, C4<1>;
L_0x5581fa1a5fd0 .functor AND 1, L_0x5581fa1a14d0, L_0x5581fa1a5a60, C4<1>, C4<1>;
L_0x5581fa1a6270 .functor BUFZ 1, L_0x5581fa167ea0, C4<0>, C4<0>, C4<0>;
L_0x5581fa1a6f00 .functor AND 1, L_0x5581fa1aab20, L_0x5581fa1a28e0, C4<1>, C4<1>;
L_0x5581fa1a7010 .functor OR 1, L_0x5581fa1a3590, L_0x5581fa1a3e30, C4<0>, C4<0>;
L_0x5581fa1a83e0 .functor BUFZ 32, L_0x5581fa1a8260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5581fa1a84a0 .functor BUFZ 32, L_0x5581fa1a71f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5581fa1a85f0 .functor BUFZ 32, L_0x5581fa1a8260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5581fa1a86f0 .functor BUFZ 32, v0x5581fa183cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5581fa1a96f0 .functor AND 1, v0x5581fa190920_0, L_0x5581fa1a5b00, C4<1>, C4<1>;
L_0x5581fa1a9760 .functor AND 1, L_0x5581fa1a96f0, v0x5581fa18d950_0, C4<1>, C4<1>;
L_0x5581fa1a9a50 .functor BUFZ 32, v0x5581fa184d20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5581fa1aab20 .functor BUFZ 1, v0x5581fa18d950_0, C4<0>, C4<0>, C4<0>;
L_0x5581fa1aaca0 .functor AND 1, v0x5581fa190920_0, v0x5581fa18d950_0, C4<1>, C4<1>;
v0x5581fa187a40_0 .net *"_ivl_100", 31 0, L_0x5581fa1a3760;  1 drivers
L_0x7f72b64a8498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581fa187b40_0 .net *"_ivl_103", 25 0, L_0x7f72b64a8498;  1 drivers
L_0x7f72b64a84e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581fa187c20_0 .net/2u *"_ivl_104", 31 0, L_0x7f72b64a84e0;  1 drivers
v0x5581fa187ce0_0 .net *"_ivl_106", 0 0, L_0x5581fa1a3960;  1 drivers
v0x5581fa187da0_0 .net *"_ivl_109", 5 0, L_0x5581fa1a3b70;  1 drivers
L_0x7f72b64a8528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5581fa187e80_0 .net/2u *"_ivl_110", 5 0, L_0x7f72b64a8528;  1 drivers
v0x5581fa187f60_0 .net *"_ivl_112", 0 0, L_0x5581fa1a3c10;  1 drivers
v0x5581fa188020_0 .net *"_ivl_116", 31 0, L_0x5581fa1a3f90;  1 drivers
L_0x7f72b64a8570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581fa188100_0 .net *"_ivl_119", 25 0, L_0x7f72b64a8570;  1 drivers
L_0x7f72b64a80a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x5581fa1881e0_0 .net/2u *"_ivl_12", 5 0, L_0x7f72b64a80a8;  1 drivers
L_0x7f72b64a85b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5581fa1882c0_0 .net/2u *"_ivl_120", 31 0, L_0x7f72b64a85b8;  1 drivers
v0x5581fa1883a0_0 .net *"_ivl_122", 0 0, L_0x5581fa1a4080;  1 drivers
v0x5581fa188460_0 .net *"_ivl_124", 31 0, L_0x5581fa1a42b0;  1 drivers
L_0x7f72b64a8600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581fa188540_0 .net *"_ivl_127", 25 0, L_0x7f72b64a8600;  1 drivers
L_0x7f72b64a8648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5581fa188620_0 .net/2u *"_ivl_128", 31 0, L_0x7f72b64a8648;  1 drivers
v0x5581fa188700_0 .net *"_ivl_130", 0 0, L_0x5581fa1a43a0;  1 drivers
v0x5581fa1887c0_0 .net *"_ivl_134", 31 0, L_0x5581fa1a4770;  1 drivers
L_0x7f72b64a8690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581fa1889b0_0 .net *"_ivl_137", 25 0, L_0x7f72b64a8690;  1 drivers
L_0x7f72b64a86d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581fa188a90_0 .net/2u *"_ivl_138", 31 0, L_0x7f72b64a86d8;  1 drivers
v0x5581fa188b70_0 .net *"_ivl_140", 0 0, L_0x5581fa1a4860;  1 drivers
v0x5581fa188c30_0 .net *"_ivl_143", 5 0, L_0x5581fa1a4ab0;  1 drivers
L_0x7f72b64a8720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5581fa188d10_0 .net/2u *"_ivl_144", 5 0, L_0x7f72b64a8720;  1 drivers
v0x5581fa188df0_0 .net *"_ivl_146", 0 0, L_0x5581fa1a4b50;  1 drivers
v0x5581fa188eb0_0 .net *"_ivl_149", 5 0, L_0x5581fa1a4db0;  1 drivers
L_0x7f72b64a8768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5581fa188f90_0 .net/2u *"_ivl_150", 5 0, L_0x7f72b64a8768;  1 drivers
v0x5581fa189070_0 .net *"_ivl_152", 0 0, L_0x5581fa1a4e50;  1 drivers
v0x5581fa189130_0 .net *"_ivl_155", 0 0, L_0x5581fa1a36f0;  1 drivers
v0x5581fa1891f0_0 .net *"_ivl_159", 1 0, L_0x5581fa1a51f0;  1 drivers
L_0x7f72b64a80f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x5581fa1892d0_0 .net/2u *"_ivl_16", 5 0, L_0x7f72b64a80f0;  1 drivers
L_0x7f72b64a87b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5581fa1893b0_0 .net/2u *"_ivl_160", 1 0, L_0x7f72b64a87b0;  1 drivers
v0x5581fa189490_0 .net *"_ivl_162", 0 0, L_0x5581fa1a52e0;  1 drivers
L_0x7f72b64a87f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x5581fa189550_0 .net/2u *"_ivl_164", 5 0, L_0x7f72b64a87f8;  1 drivers
v0x5581fa189630_0 .net *"_ivl_166", 0 0, L_0x5581fa1a5560;  1 drivers
v0x5581fa189900_0 .net *"_ivl_169", 0 0, L_0x5581fa1a5650;  1 drivers
L_0x7f72b64a8840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x5581fa1899c0_0 .net/2u *"_ivl_170", 5 0, L_0x7f72b64a8840;  1 drivers
v0x5581fa189aa0_0 .net *"_ivl_172", 0 0, L_0x5581fa1a5760;  1 drivers
v0x5581fa189b60_0 .net *"_ivl_175", 0 0, L_0x5581fa1a5950;  1 drivers
L_0x7f72b64a8888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x5581fa189c20_0 .net/2u *"_ivl_178", 5 0, L_0x7f72b64a8888;  1 drivers
v0x5581fa189d00_0 .net *"_ivl_180", 0 0, L_0x5581fa1a5bc0;  1 drivers
L_0x7f72b64a88d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x5581fa189dc0_0 .net/2u *"_ivl_184", 5 0, L_0x7f72b64a88d0;  1 drivers
v0x5581fa189ea0_0 .net *"_ivl_186", 0 0, L_0x5581fa1a5a60;  1 drivers
L_0x7f72b64a8918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5581fa189f60_0 .net/2u *"_ivl_190", 0 0, L_0x7f72b64a8918;  1 drivers
v0x5581fa18a040_0 .net *"_ivl_20", 31 0, L_0x5581fa1a1930;  1 drivers
L_0x7f72b64a8960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x5581fa18a120_0 .net/2u *"_ivl_200", 4 0, L_0x7f72b64a8960;  1 drivers
v0x5581fa18a200_0 .net *"_ivl_203", 4 0, L_0x5581fa1a6790;  1 drivers
v0x5581fa18a2e0_0 .net *"_ivl_205", 4 0, L_0x5581fa1a69b0;  1 drivers
v0x5581fa18a3c0_0 .net *"_ivl_206", 4 0, L_0x5581fa1a6a50;  1 drivers
v0x5581fa18a4a0_0 .net *"_ivl_213", 0 0, L_0x5581fa1a7010;  1 drivers
L_0x7f72b64a89a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5581fa18a560_0 .net/2u *"_ivl_214", 31 0, L_0x7f72b64a89a8;  1 drivers
v0x5581fa18a640_0 .net *"_ivl_216", 31 0, L_0x5581fa1a7150;  1 drivers
v0x5581fa18a720_0 .net *"_ivl_218", 31 0, L_0x5581fa1a7400;  1 drivers
v0x5581fa18a800_0 .net *"_ivl_220", 31 0, L_0x5581fa1a7590;  1 drivers
v0x5581fa18a8e0_0 .net *"_ivl_222", 31 0, L_0x5581fa1a78d0;  1 drivers
L_0x7f72b64a8138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581fa18a9c0_0 .net *"_ivl_23", 25 0, L_0x7f72b64a8138;  1 drivers
v0x5581fa18aaa0_0 .net *"_ivl_235", 0 0, L_0x5581fa1a96f0;  1 drivers
L_0x7f72b64a8ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5581fa18ab60_0 .net/2u *"_ivl_238", 31 0, L_0x7f72b64a8ac8;  1 drivers
L_0x7f72b64a8180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5581fa18ac40_0 .net/2u *"_ivl_24", 31 0, L_0x7f72b64a8180;  1 drivers
v0x5581fa18ad20_0 .net *"_ivl_243", 15 0, L_0x5581fa1a9bb0;  1 drivers
v0x5581fa18ae00_0 .net *"_ivl_244", 17 0, L_0x5581fa1a9e20;  1 drivers
L_0x7f72b64a8b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5581fa18aee0_0 .net *"_ivl_247", 1 0, L_0x7f72b64a8b10;  1 drivers
v0x5581fa18afc0_0 .net *"_ivl_250", 15 0, L_0x5581fa1a9f60;  1 drivers
L_0x7f72b64a8b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5581fa18b0a0_0 .net *"_ivl_252", 1 0, L_0x7f72b64a8b58;  1 drivers
v0x5581fa18b180_0 .net *"_ivl_255", 0 0, L_0x5581fa1aa370;  1 drivers
L_0x7f72b64a8ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x5581fa18b260_0 .net/2u *"_ivl_256", 13 0, L_0x7f72b64a8ba0;  1 drivers
L_0x7f72b64a8be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581fa18b340_0 .net/2u *"_ivl_258", 13 0, L_0x7f72b64a8be8;  1 drivers
v0x5581fa18b830_0 .net *"_ivl_26", 0 0, L_0x5581fa1a1a70;  1 drivers
v0x5581fa18b8f0_0 .net *"_ivl_260", 13 0, L_0x5581fa1aa650;  1 drivers
v0x5581fa18b9d0_0 .net *"_ivl_28", 31 0, L_0x5581fa1a1c00;  1 drivers
L_0x7f72b64a81c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581fa18bab0_0 .net *"_ivl_31", 25 0, L_0x7f72b64a81c8;  1 drivers
L_0x7f72b64a8210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5581fa18bb90_0 .net/2u *"_ivl_32", 31 0, L_0x7f72b64a8210;  1 drivers
v0x5581fa18bc70_0 .net *"_ivl_34", 0 0, L_0x5581fa1a1cf0;  1 drivers
v0x5581fa18bd30_0 .net *"_ivl_4", 31 0, L_0x5581fa191370;  1 drivers
v0x5581fa18be10_0 .net *"_ivl_45", 2 0, L_0x5581fa1a1fe0;  1 drivers
L_0x7f72b64a8258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5581fa18bef0_0 .net/2u *"_ivl_46", 2 0, L_0x7f72b64a8258;  1 drivers
v0x5581fa18bfd0_0 .net *"_ivl_51", 2 0, L_0x5581fa1a22a0;  1 drivers
L_0x7f72b64a82a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5581fa18c0b0_0 .net/2u *"_ivl_52", 2 0, L_0x7f72b64a82a0;  1 drivers
v0x5581fa18c190_0 .net *"_ivl_57", 0 0, L_0x5581fa1a2530;  1 drivers
v0x5581fa18c250_0 .net *"_ivl_59", 0 0, L_0x5581fa1a2230;  1 drivers
v0x5581fa18c310_0 .net *"_ivl_61", 0 0, L_0x5581fa16afd0;  1 drivers
v0x5581fa18c3d0_0 .net *"_ivl_63", 0 0, L_0x5581fa10c9c0;  1 drivers
v0x5581fa18c490_0 .net *"_ivl_65", 0 0, L_0x5581fa1a27d0;  1 drivers
L_0x7f72b64a8018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581fa18c550_0 .net *"_ivl_7", 25 0, L_0x7f72b64a8018;  1 drivers
v0x5581fa18c630_0 .net *"_ivl_70", 31 0, L_0x5581fa1a2ac0;  1 drivers
L_0x7f72b64a82e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581fa18c710_0 .net *"_ivl_73", 25 0, L_0x7f72b64a82e8;  1 drivers
L_0x7f72b64a8330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5581fa18c7f0_0 .net/2u *"_ivl_74", 31 0, L_0x7f72b64a8330;  1 drivers
v0x5581fa18c8d0_0 .net *"_ivl_76", 0 0, L_0x5581fa1a2bf0;  1 drivers
v0x5581fa18c990_0 .net *"_ivl_78", 31 0, L_0x5581fa1a2d60;  1 drivers
L_0x7f72b64a8060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581fa18ca70_0 .net/2u *"_ivl_8", 31 0, L_0x7f72b64a8060;  1 drivers
L_0x7f72b64a8378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581fa18cb50_0 .net *"_ivl_81", 25 0, L_0x7f72b64a8378;  1 drivers
L_0x7f72b64a83c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5581fa18cc30_0 .net/2u *"_ivl_82", 31 0, L_0x7f72b64a83c0;  1 drivers
v0x5581fa18cd10_0 .net *"_ivl_84", 0 0, L_0x5581fa1a2ef0;  1 drivers
v0x5581fa18cdd0_0 .net *"_ivl_87", 0 0, L_0x5581fa1a3060;  1 drivers
v0x5581fa18ceb0_0 .net *"_ivl_88", 31 0, L_0x5581fa1a2e00;  1 drivers
L_0x7f72b64a8408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581fa18cf90_0 .net *"_ivl_91", 30 0, L_0x7f72b64a8408;  1 drivers
L_0x7f72b64a8450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5581fa18d070_0 .net/2u *"_ivl_92", 31 0, L_0x7f72b64a8450;  1 drivers
v0x5581fa18d150_0 .net *"_ivl_94", 0 0, L_0x5581fa1a3250;  1 drivers
v0x5581fa18d210_0 .net *"_ivl_97", 0 0, L_0x5581fa1a3480;  1 drivers
v0x5581fa18d2d0_0 .net "active", 0 0, L_0x5581fa1aab20;  alias, 1 drivers
v0x5581fa18d390_0 .net "alu_op1", 31 0, L_0x5581fa1a84a0;  1 drivers
v0x5581fa18d450_0 .net "alu_op2", 31 0, L_0x5581fa1a85f0;  1 drivers
v0x5581fa18d510_0 .net "alui_instr", 0 0, L_0x5581fa1a2110;  1 drivers
v0x5581fa18d5d0_0 .net "b_flag", 0 0, v0x5581fa183820_0;  1 drivers
v0x5581fa18d670_0 .net "b_imm", 17 0, L_0x5581fa1aa230;  1 drivers
v0x5581fa18d730_0 .net "b_offset", 31 0, L_0x5581fa1aa7e0;  1 drivers
v0x5581fa18d810_0 .net "clk", 0 0, v0x5581fa190880_0;  1 drivers
v0x5581fa18d8b0_0 .net "clk_enable", 0 0, v0x5581fa190920_0;  1 drivers
v0x5581fa18d950_0 .var "cpu_active", 0 0;
v0x5581fa18d9f0_0 .net "curr_addr", 31 0, v0x5581fa184d20_0;  1 drivers
v0x5581fa18dae0_0 .net "curr_addr_p4", 31 0, L_0x5581fa1a99b0;  1 drivers
v0x5581fa18dba0_0 .net "data_address", 31 0, L_0x5581fa1a86f0;  alias, 1 drivers
v0x5581fa18dc80_0 .net "data_read", 0 0, L_0x5581fa1a6270;  alias, 1 drivers
v0x5581fa18dd40_0 .net "data_readdata", 31 0, v0x5581fa190ba0_0;  1 drivers
v0x5581fa18de20_0 .net "data_write", 0 0, L_0x5581fa1a6090;  alias, 1 drivers
v0x5581fa18dee0_0 .net "data_writedata", 31 0, L_0x5581fa1a83e0;  alias, 1 drivers
v0x5581fa18dfc0_0 .net "funct_code", 5 0, L_0x5581fa191240;  1 drivers
v0x5581fa18e0a0_0 .net "hi_out", 31 0, v0x5581fa1853e0_0;  1 drivers
v0x5581fa18e190_0 .net "hl_reg_enable", 0 0, L_0x5581fa1a9760;  1 drivers
v0x5581fa18e230_0 .net "instr_address", 31 0, L_0x5581fa1a9a50;  alias, 1 drivers
v0x5581fa18e2f0_0 .net "instr_opcode", 5 0, L_0x5581fa1911a0;  1 drivers
v0x5581fa18e3d0_0 .net "instr_readdata", 31 0, v0x5581fa190f70_0;  1 drivers
v0x5581fa18e490_0 .net "j_imm", 0 0, L_0x5581fa1a45e0;  1 drivers
v0x5581fa18e530_0 .net "j_reg", 0 0, L_0x5581fa1a4d30;  1 drivers
v0x5581fa18e5f0_0 .net "l_type", 0 0, L_0x5581fa1a2340;  1 drivers
v0x5581fa18e6b0_0 .net "link_const", 0 0, L_0x5581fa1a3590;  1 drivers
v0x5581fa18e770_0 .net "link_reg", 0 0, L_0x5581fa1a3e30;  1 drivers
v0x5581fa18e830_0 .net "lo_out", 31 0, v0x5581fa185c30_0;  1 drivers
v0x5581fa18e920_0 .net "lw", 0 0, L_0x5581fa1a1670;  1 drivers
v0x5581fa18e9c0_0 .net "mem_read", 0 0, L_0x5581fa167ea0;  1 drivers
v0x5581fa18ea80_0 .net "mem_to_reg", 0 0, L_0x5581fa168f30;  1 drivers
v0x5581fa18f350_0 .net "mem_write", 0 0, L_0x5581fa1a29a0;  1 drivers
v0x5581fa18f410_0 .net "memaddroffset", 31 0, v0x5581fa183cf0_0;  1 drivers
v0x5581fa18f500_0 .net "mfhi", 0 0, L_0x5581fa1a5cb0;  1 drivers
v0x5581fa18f5a0_0 .net "mflo", 0 0, L_0x5581fa1a5fd0;  1 drivers
v0x5581fa18f660_0 .net "movefrom", 0 0, L_0x5581fa15e180;  1 drivers
v0x5581fa18f720_0 .net "muldiv", 0 0, L_0x5581fa1a5b00;  1 drivers
v0x5581fa18f7e0_0 .var "next_instr_addr", 31 0;
v0x5581fa18f8d0_0 .net "pc_enable", 0 0, L_0x5581fa1aaca0;  1 drivers
v0x5581fa18f9a0_0 .net "r_format", 0 0, L_0x5581fa1a14d0;  1 drivers
v0x5581fa18fa40_0 .net "reg_a_read_data", 31 0, L_0x5581fa1a71f0;  1 drivers
v0x5581fa18fb10_0 .net "reg_a_read_index", 4 0, L_0x5581fa1a6440;  1 drivers
v0x5581fa18fbe0_0 .net "reg_b_read_data", 31 0, L_0x5581fa1a8260;  1 drivers
v0x5581fa18fcb0_0 .net "reg_b_read_index", 4 0, L_0x5581fa1a66a0;  1 drivers
v0x5581fa18fd80_0 .net "reg_dst", 0 0, L_0x5581fa0c8d80;  1 drivers
v0x5581fa18fe20_0 .net "reg_write", 0 0, L_0x5581fa1a28e0;  1 drivers
v0x5581fa18fee0_0 .net "reg_write_data", 31 0, L_0x5581fa1a7a60;  1 drivers
v0x5581fa18ffd0_0 .net "reg_write_enable", 0 0, L_0x5581fa1a6f00;  1 drivers
v0x5581fa1900a0_0 .net "reg_write_index", 4 0, L_0x5581fa1a6d70;  1 drivers
v0x5581fa190170_0 .net "register_v0", 31 0, L_0x5581fa1a8370;  alias, 1 drivers
v0x5581fa190240_0 .net "reset", 0 0, v0x5581fa191100_0;  1 drivers
v0x5581fa190370_0 .net "result", 31 0, v0x5581fa184150_0;  1 drivers
v0x5581fa190440_0 .net "result_hi", 31 0, v0x5581fa183a50_0;  1 drivers
v0x5581fa1904e0_0 .net "result_lo", 31 0, v0x5581fa183c10_0;  1 drivers
v0x5581fa190580_0 .net "sw", 0 0, L_0x5581fa1a1790;  1 drivers
E_0x5581fa0dd3d0/0 .event anyedge, v0x5581fa183820_0, v0x5581fa18dae0_0, v0x5581fa18d730_0, v0x5581fa18e490_0;
E_0x5581fa0dd3d0/1 .event anyedge, v0x5581fa183b30_0, v0x5581fa18e530_0, v0x5581fa186a20_0;
E_0x5581fa0dd3d0 .event/or E_0x5581fa0dd3d0/0, E_0x5581fa0dd3d0/1;
L_0x5581fa1911a0 .part v0x5581fa190f70_0, 26, 6;
L_0x5581fa191240 .part v0x5581fa190f70_0, 0, 6;
L_0x5581fa191370 .concat [ 6 26 0 0], L_0x5581fa1911a0, L_0x7f72b64a8018;
L_0x5581fa1a14d0 .cmp/eq 32, L_0x5581fa191370, L_0x7f72b64a8060;
L_0x5581fa1a1670 .cmp/eq 6, L_0x5581fa1911a0, L_0x7f72b64a80a8;
L_0x5581fa1a1790 .cmp/eq 6, L_0x5581fa1911a0, L_0x7f72b64a80f0;
L_0x5581fa1a1930 .concat [ 6 26 0 0], L_0x5581fa1911a0, L_0x7f72b64a8138;
L_0x5581fa1a1a70 .cmp/eq 32, L_0x5581fa1a1930, L_0x7f72b64a8180;
L_0x5581fa1a1c00 .concat [ 6 26 0 0], L_0x5581fa1911a0, L_0x7f72b64a81c8;
L_0x5581fa1a1cf0 .cmp/eq 32, L_0x5581fa1a1c00, L_0x7f72b64a8210;
L_0x5581fa1a1fe0 .part L_0x5581fa1911a0, 3, 3;
L_0x5581fa1a2110 .cmp/eq 3, L_0x5581fa1a1fe0, L_0x7f72b64a8258;
L_0x5581fa1a22a0 .part L_0x5581fa1911a0, 3, 3;
L_0x5581fa1a2340 .cmp/eq 3, L_0x5581fa1a22a0, L_0x7f72b64a82a0;
L_0x5581fa1a2530 .reduce/nor L_0x5581fa1a5b00;
L_0x5581fa1a2ac0 .concat [ 6 26 0 0], L_0x5581fa1911a0, L_0x7f72b64a82e8;
L_0x5581fa1a2bf0 .cmp/eq 32, L_0x5581fa1a2ac0, L_0x7f72b64a8330;
L_0x5581fa1a2d60 .concat [ 6 26 0 0], L_0x5581fa1911a0, L_0x7f72b64a8378;
L_0x5581fa1a2ef0 .cmp/eq 32, L_0x5581fa1a2d60, L_0x7f72b64a83c0;
L_0x5581fa1a3060 .part v0x5581fa190f70_0, 20, 1;
L_0x5581fa1a2e00 .concat [ 1 31 0 0], L_0x5581fa1a3060, L_0x7f72b64a8408;
L_0x5581fa1a3250 .cmp/eq 32, L_0x5581fa1a2e00, L_0x7f72b64a8450;
L_0x5581fa1a3760 .concat [ 6 26 0 0], L_0x5581fa1911a0, L_0x7f72b64a8498;
L_0x5581fa1a3960 .cmp/eq 32, L_0x5581fa1a3760, L_0x7f72b64a84e0;
L_0x5581fa1a3b70 .part v0x5581fa190f70_0, 0, 6;
L_0x5581fa1a3c10 .cmp/eq 6, L_0x5581fa1a3b70, L_0x7f72b64a8528;
L_0x5581fa1a3f90 .concat [ 6 26 0 0], L_0x5581fa1911a0, L_0x7f72b64a8570;
L_0x5581fa1a4080 .cmp/eq 32, L_0x5581fa1a3f90, L_0x7f72b64a85b8;
L_0x5581fa1a42b0 .concat [ 6 26 0 0], L_0x5581fa1911a0, L_0x7f72b64a8600;
L_0x5581fa1a43a0 .cmp/eq 32, L_0x5581fa1a42b0, L_0x7f72b64a8648;
L_0x5581fa1a4770 .concat [ 6 26 0 0], L_0x5581fa1911a0, L_0x7f72b64a8690;
L_0x5581fa1a4860 .cmp/eq 32, L_0x5581fa1a4770, L_0x7f72b64a86d8;
L_0x5581fa1a4ab0 .part v0x5581fa190f70_0, 0, 6;
L_0x5581fa1a4b50 .cmp/eq 6, L_0x5581fa1a4ab0, L_0x7f72b64a8720;
L_0x5581fa1a4db0 .part v0x5581fa190f70_0, 0, 6;
L_0x5581fa1a4e50 .cmp/eq 6, L_0x5581fa1a4db0, L_0x7f72b64a8768;
L_0x5581fa1a51f0 .part L_0x5581fa191240, 3, 2;
L_0x5581fa1a52e0 .cmp/eq 2, L_0x5581fa1a51f0, L_0x7f72b64a87b0;
L_0x5581fa1a5560 .cmp/eq 6, L_0x5581fa191240, L_0x7f72b64a87f8;
L_0x5581fa1a5760 .cmp/eq 6, L_0x5581fa191240, L_0x7f72b64a8840;
L_0x5581fa1a5bc0 .cmp/eq 6, L_0x5581fa191240, L_0x7f72b64a8888;
L_0x5581fa1a5a60 .cmp/eq 6, L_0x5581fa191240, L_0x7f72b64a88d0;
L_0x5581fa1a6090 .functor MUXZ 1, L_0x7f72b64a8918, L_0x5581fa1a29a0, L_0x5581fa1aab20, C4<>;
L_0x5581fa1a6440 .part v0x5581fa190f70_0, 21, 5;
L_0x5581fa1a66a0 .part v0x5581fa190f70_0, 16, 5;
L_0x5581fa1a6790 .part v0x5581fa190f70_0, 11, 5;
L_0x5581fa1a69b0 .part v0x5581fa190f70_0, 16, 5;
L_0x5581fa1a6a50 .functor MUXZ 5, L_0x5581fa1a69b0, L_0x5581fa1a6790, L_0x5581fa0c8d80, C4<>;
L_0x5581fa1a6d70 .functor MUXZ 5, L_0x5581fa1a6a50, L_0x7f72b64a8960, L_0x5581fa1a3590, C4<>;
L_0x5581fa1a7150 .arith/sum 32, L_0x5581fa1a99b0, L_0x7f72b64a89a8;
L_0x5581fa1a7400 .functor MUXZ 32, v0x5581fa184150_0, v0x5581fa190ba0_0, L_0x5581fa168f30, C4<>;
L_0x5581fa1a7590 .functor MUXZ 32, L_0x5581fa1a7400, v0x5581fa185c30_0, L_0x5581fa1a5fd0, C4<>;
L_0x5581fa1a78d0 .functor MUXZ 32, L_0x5581fa1a7590, v0x5581fa1853e0_0, L_0x5581fa1a5cb0, C4<>;
L_0x5581fa1a7a60 .functor MUXZ 32, L_0x5581fa1a78d0, L_0x5581fa1a7150, L_0x5581fa1a7010, C4<>;
L_0x5581fa1a99b0 .arith/sum 32, v0x5581fa184d20_0, L_0x7f72b64a8ac8;
L_0x5581fa1a9bb0 .part v0x5581fa190f70_0, 0, 16;
L_0x5581fa1a9e20 .concat [ 16 2 0 0], L_0x5581fa1a9bb0, L_0x7f72b64a8b10;
L_0x5581fa1a9f60 .part L_0x5581fa1a9e20, 0, 16;
L_0x5581fa1aa230 .concat [ 2 16 0 0], L_0x7f72b64a8b58, L_0x5581fa1a9f60;
L_0x5581fa1aa370 .part L_0x5581fa1aa230, 17, 1;
L_0x5581fa1aa650 .functor MUXZ 14, L_0x7f72b64a8be8, L_0x7f72b64a8ba0, L_0x5581fa1aa370, C4<>;
L_0x5581fa1aa7e0 .concat [ 18 14 0 0], L_0x5581fa1aa230, L_0x5581fa1aa650;
S_0x5581fa161880 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x5581fa14f500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5581fa1831b0_0 .net *"_ivl_10", 15 0, L_0x5581fa1a90b0;  1 drivers
L_0x7f72b64a8a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5581fa1832b0_0 .net/2u *"_ivl_14", 15 0, L_0x7f72b64a8a80;  1 drivers
v0x5581fa183390_0 .net *"_ivl_17", 15 0, L_0x5581fa1a9320;  1 drivers
v0x5581fa183450_0 .net *"_ivl_5", 0 0, L_0x5581fa1a8990;  1 drivers
v0x5581fa183530_0 .net *"_ivl_6", 15 0, L_0x5581fa1a8a30;  1 drivers
v0x5581fa183660_0 .net *"_ivl_9", 15 0, L_0x5581fa1a8e00;  1 drivers
v0x5581fa183740_0 .net "addr_rt", 4 0, L_0x5581fa1a9650;  1 drivers
v0x5581fa183820_0 .var "b_flag", 0 0;
v0x5581fa1838e0_0 .net "funct", 5 0, L_0x5581fa1a88f0;  1 drivers
v0x5581fa183a50_0 .var "hi", 31 0;
v0x5581fa183b30_0 .net "instructionword", 31 0, v0x5581fa190f70_0;  alias, 1 drivers
v0x5581fa183c10_0 .var "lo", 31 0;
v0x5581fa183cf0_0 .var "memaddroffset", 31 0;
v0x5581fa183dd0_0 .var "multresult", 63 0;
v0x5581fa183eb0_0 .net "op1", 31 0, L_0x5581fa1a84a0;  alias, 1 drivers
v0x5581fa183f90_0 .net "op2", 31 0, L_0x5581fa1a85f0;  alias, 1 drivers
v0x5581fa184070_0 .net "opcode", 5 0, L_0x5581fa1a8850;  1 drivers
v0x5581fa184150_0 .var "result", 31 0;
v0x5581fa184230_0 .net "shamt", 4 0, L_0x5581fa1a9550;  1 drivers
v0x5581fa184310_0 .net/s "sign_op1", 31 0, L_0x5581fa1a84a0;  alias, 1 drivers
v0x5581fa1843d0_0 .net/s "sign_op2", 31 0, L_0x5581fa1a85f0;  alias, 1 drivers
v0x5581fa184470_0 .net "simmediatedata", 31 0, L_0x5581fa1a9190;  1 drivers
v0x5581fa184530_0 .net "simmediatedatas", 31 0, L_0x5581fa1a9190;  alias, 1 drivers
v0x5581fa1845f0_0 .net "uimmediatedata", 31 0, L_0x5581fa1a9410;  1 drivers
v0x5581fa1846b0_0 .net "unsign_op1", 31 0, L_0x5581fa1a84a0;  alias, 1 drivers
v0x5581fa184770_0 .net "unsign_op2", 31 0, L_0x5581fa1a85f0;  alias, 1 drivers
v0x5581fa184880_0 .var "unsigned_result", 31 0;
E_0x5581fa0b57b0/0 .event anyedge, v0x5581fa184070_0, v0x5581fa1838e0_0, v0x5581fa183f90_0, v0x5581fa184230_0;
E_0x5581fa0b57b0/1 .event anyedge, v0x5581fa183eb0_0, v0x5581fa183dd0_0, v0x5581fa183740_0, v0x5581fa184470_0;
E_0x5581fa0b57b0/2 .event anyedge, v0x5581fa1845f0_0, v0x5581fa184880_0;
E_0x5581fa0b57b0 .event/or E_0x5581fa0b57b0/0, E_0x5581fa0b57b0/1, E_0x5581fa0b57b0/2;
L_0x5581fa1a8850 .part v0x5581fa190f70_0, 26, 6;
L_0x5581fa1a88f0 .part v0x5581fa190f70_0, 0, 6;
L_0x5581fa1a8990 .part v0x5581fa190f70_0, 15, 1;
LS_0x5581fa1a8a30_0_0 .concat [ 1 1 1 1], L_0x5581fa1a8990, L_0x5581fa1a8990, L_0x5581fa1a8990, L_0x5581fa1a8990;
LS_0x5581fa1a8a30_0_4 .concat [ 1 1 1 1], L_0x5581fa1a8990, L_0x5581fa1a8990, L_0x5581fa1a8990, L_0x5581fa1a8990;
LS_0x5581fa1a8a30_0_8 .concat [ 1 1 1 1], L_0x5581fa1a8990, L_0x5581fa1a8990, L_0x5581fa1a8990, L_0x5581fa1a8990;
LS_0x5581fa1a8a30_0_12 .concat [ 1 1 1 1], L_0x5581fa1a8990, L_0x5581fa1a8990, L_0x5581fa1a8990, L_0x5581fa1a8990;
L_0x5581fa1a8a30 .concat [ 4 4 4 4], LS_0x5581fa1a8a30_0_0, LS_0x5581fa1a8a30_0_4, LS_0x5581fa1a8a30_0_8, LS_0x5581fa1a8a30_0_12;
L_0x5581fa1a8e00 .part v0x5581fa190f70_0, 0, 16;
L_0x5581fa1a90b0 .concat [ 16 0 0 0], L_0x5581fa1a8e00;
L_0x5581fa1a9190 .concat [ 16 16 0 0], L_0x5581fa1a90b0, L_0x5581fa1a8a30;
L_0x5581fa1a9320 .part v0x5581fa190f70_0, 0, 16;
L_0x5581fa1a9410 .concat [ 16 16 0 0], L_0x5581fa1a9320, L_0x7f72b64a8a80;
L_0x5581fa1a9550 .part v0x5581fa190f70_0, 6, 5;
L_0x5581fa1a9650 .part v0x5581fa190f70_0, 16, 5;
S_0x5581fa184ab0 .scope module, "cpu_pc" "pc" 6 235, 8 1 0, S_0x5581fa14f500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x5581fa184c60_0 .net "clk", 0 0, v0x5581fa190880_0;  alias, 1 drivers
v0x5581fa184d20_0 .var "curr_addr", 31 0;
v0x5581fa184e00_0 .net "enable", 0 0, L_0x5581fa1aaca0;  alias, 1 drivers
v0x5581fa184ea0_0 .net "next_addr", 31 0, v0x5581fa18f7e0_0;  1 drivers
v0x5581fa184f80_0 .net "reset", 0 0, v0x5581fa191100_0;  alias, 1 drivers
S_0x5581fa185130 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x5581fa14f500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5581fa185310_0 .net "clk", 0 0, v0x5581fa190880_0;  alias, 1 drivers
v0x5581fa1853e0_0 .var "data", 31 0;
v0x5581fa1854a0_0 .net "data_in", 31 0, v0x5581fa183a50_0;  alias, 1 drivers
v0x5581fa1855a0_0 .net "data_out", 31 0, v0x5581fa1853e0_0;  alias, 1 drivers
v0x5581fa185660_0 .net "enable", 0 0, L_0x5581fa1a9760;  alias, 1 drivers
v0x5581fa185770_0 .net "reset", 0 0, v0x5581fa191100_0;  alias, 1 drivers
S_0x5581fa1858c0 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x5581fa14f500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5581fa185b20_0 .net "clk", 0 0, v0x5581fa190880_0;  alias, 1 drivers
v0x5581fa185c30_0 .var "data", 31 0;
v0x5581fa185d10_0 .net "data_in", 31 0, v0x5581fa183c10_0;  alias, 1 drivers
v0x5581fa185de0_0 .net "data_out", 31 0, v0x5581fa185c30_0;  alias, 1 drivers
v0x5581fa185ea0_0 .net "enable", 0 0, L_0x5581fa1a9760;  alias, 1 drivers
v0x5581fa185f90_0 .net "reset", 0 0, v0x5581fa191100_0;  alias, 1 drivers
S_0x5581fa186100 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x5581fa14f500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x5581fa1a71f0 .functor BUFZ 32, L_0x5581fa1a7e00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5581fa1a8260 .functor BUFZ 32, L_0x5581fa1a8080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5581fa186e80_2 .array/port v0x5581fa186e80, 2;
L_0x5581fa1a8370 .functor BUFZ 32, v0x5581fa186e80_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5581fa186330_0 .net *"_ivl_0", 31 0, L_0x5581fa1a7e00;  1 drivers
v0x5581fa186430_0 .net *"_ivl_10", 6 0, L_0x5581fa1a8120;  1 drivers
L_0x7f72b64a8a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5581fa186510_0 .net *"_ivl_13", 1 0, L_0x7f72b64a8a38;  1 drivers
v0x5581fa1865d0_0 .net *"_ivl_2", 6 0, L_0x5581fa1a7ea0;  1 drivers
L_0x7f72b64a89f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5581fa1866b0_0 .net *"_ivl_5", 1 0, L_0x7f72b64a89f0;  1 drivers
v0x5581fa1867e0_0 .net *"_ivl_8", 31 0, L_0x5581fa1a8080;  1 drivers
v0x5581fa1868c0_0 .net "r_clk", 0 0, v0x5581fa190880_0;  alias, 1 drivers
v0x5581fa186960_0 .net "r_clk_enable", 0 0, v0x5581fa190920_0;  alias, 1 drivers
v0x5581fa186a20_0 .net "read_data1", 31 0, L_0x5581fa1a71f0;  alias, 1 drivers
v0x5581fa186b00_0 .net "read_data2", 31 0, L_0x5581fa1a8260;  alias, 1 drivers
v0x5581fa186be0_0 .net "read_reg1", 4 0, L_0x5581fa1a6440;  alias, 1 drivers
v0x5581fa186cc0_0 .net "read_reg2", 4 0, L_0x5581fa1a66a0;  alias, 1 drivers
v0x5581fa186da0_0 .net "register_v0", 31 0, L_0x5581fa1a8370;  alias, 1 drivers
v0x5581fa186e80 .array "registers", 0 31, 31 0;
v0x5581fa187450_0 .net "reset", 0 0, v0x5581fa191100_0;  alias, 1 drivers
v0x5581fa1874f0_0 .net "write_control", 0 0, L_0x5581fa1a6f00;  alias, 1 drivers
v0x5581fa1875b0_0 .net "write_data", 31 0, L_0x5581fa1a7a60;  alias, 1 drivers
v0x5581fa1877a0_0 .net "write_reg", 4 0, L_0x5581fa1a6d70;  alias, 1 drivers
L_0x5581fa1a7e00 .array/port v0x5581fa186e80, L_0x5581fa1a7ea0;
L_0x5581fa1a7ea0 .concat [ 5 2 0 0], L_0x5581fa1a6440, L_0x7f72b64a89f0;
L_0x5581fa1a8080 .array/port v0x5581fa186e80, L_0x5581fa1a8120;
L_0x5581fa1a8120 .concat [ 5 2 0 0], L_0x5581fa1a66a0, L_0x7f72b64a8a38;
    .scope S_0x5581fa186100;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5581fa186e80, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x5581fa186100;
T_1 ;
    %wait E_0x5581fa0db910;
    %load/vec4 v0x5581fa187450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5581fa186960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5581fa1874f0_0;
    %load/vec4 v0x5581fa1877a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5581fa1875b0_0;
    %load/vec4 v0x5581fa1877a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581fa186e80, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5581fa161880;
T_2 ;
    %wait E_0x5581fa0b57b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581fa183820_0, 0, 1;
    %load/vec4 v0x5581fa184070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x5581fa1838e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x5581fa1843d0_0;
    %ix/getv 4, v0x5581fa184230_0;
    %shiftl 4;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x5581fa1843d0_0;
    %ix/getv 4, v0x5581fa184230_0;
    %shiftr 4;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x5581fa1843d0_0;
    %ix/getv 4, v0x5581fa184230_0;
    %shiftr/s 4;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x5581fa1843d0_0;
    %load/vec4 v0x5581fa1846b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x5581fa1843d0_0;
    %load/vec4 v0x5581fa1846b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x5581fa1843d0_0;
    %load/vec4 v0x5581fa1846b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x5581fa184310_0;
    %pad/s 64;
    %load/vec4 v0x5581fa1843d0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5581fa183dd0_0, 0, 64;
    %load/vec4 v0x5581fa183dd0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5581fa183a50_0, 0, 32;
    %load/vec4 v0x5581fa183dd0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5581fa183c10_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x5581fa1846b0_0;
    %pad/u 64;
    %load/vec4 v0x5581fa184770_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5581fa183dd0_0, 0, 64;
    %load/vec4 v0x5581fa183dd0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5581fa183a50_0, 0, 32;
    %load/vec4 v0x5581fa183dd0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5581fa183c10_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x5581fa184310_0;
    %load/vec4 v0x5581fa1843d0_0;
    %mod/s;
    %store/vec4 v0x5581fa183a50_0, 0, 32;
    %load/vec4 v0x5581fa184310_0;
    %load/vec4 v0x5581fa1843d0_0;
    %div/s;
    %store/vec4 v0x5581fa183c10_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x5581fa1846b0_0;
    %load/vec4 v0x5581fa184770_0;
    %mod;
    %store/vec4 v0x5581fa183a50_0, 0, 32;
    %load/vec4 v0x5581fa1846b0_0;
    %load/vec4 v0x5581fa184770_0;
    %div;
    %store/vec4 v0x5581fa183c10_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x5581fa183eb0_0;
    %store/vec4 v0x5581fa183a50_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x5581fa183eb0_0;
    %store/vec4 v0x5581fa183c10_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x5581fa184310_0;
    %load/vec4 v0x5581fa1843d0_0;
    %add;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x5581fa1846b0_0;
    %load/vec4 v0x5581fa184770_0;
    %add;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x5581fa1846b0_0;
    %load/vec4 v0x5581fa184770_0;
    %sub;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x5581fa1846b0_0;
    %load/vec4 v0x5581fa184770_0;
    %and;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x5581fa1846b0_0;
    %load/vec4 v0x5581fa184770_0;
    %or;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x5581fa1846b0_0;
    %load/vec4 v0x5581fa184770_0;
    %xor;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x5581fa1846b0_0;
    %load/vec4 v0x5581fa184770_0;
    %or;
    %inv;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x5581fa184310_0;
    %load/vec4 v0x5581fa1843d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x5581fa1846b0_0;
    %load/vec4 v0x5581fa184770_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x5581fa183740_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x5581fa184310_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581fa183820_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581fa183820_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x5581fa184310_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581fa183820_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581fa183820_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x5581fa184310_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581fa183820_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581fa183820_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x5581fa184310_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581fa183820_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581fa183820_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x5581fa184310_0;
    %load/vec4 v0x5581fa1843d0_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581fa183820_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581fa183820_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x5581fa184310_0;
    %load/vec4 v0x5581fa183f90_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581fa183820_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581fa183820_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x5581fa184310_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581fa183820_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581fa183820_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x5581fa184310_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581fa183820_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581fa183820_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x5581fa184310_0;
    %load/vec4 v0x5581fa184470_0;
    %add;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x5581fa1846b0_0;
    %load/vec4 v0x5581fa184470_0;
    %add;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x5581fa184310_0;
    %load/vec4 v0x5581fa184470_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x5581fa1846b0_0;
    %load/vec4 v0x5581fa184530_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x5581fa1846b0_0;
    %load/vec4 v0x5581fa1845f0_0;
    %and;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x5581fa1846b0_0;
    %load/vec4 v0x5581fa1845f0_0;
    %or;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x5581fa1846b0_0;
    %load/vec4 v0x5581fa1845f0_0;
    %xor;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x5581fa1845f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5581fa184880_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x5581fa184310_0;
    %load/vec4 v0x5581fa184470_0;
    %add;
    %store/vec4 v0x5581fa183cf0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x5581fa184310_0;
    %load/vec4 v0x5581fa184470_0;
    %add;
    %store/vec4 v0x5581fa183cf0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x5581fa184310_0;
    %load/vec4 v0x5581fa184470_0;
    %add;
    %store/vec4 v0x5581fa183cf0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x5581fa184310_0;
    %load/vec4 v0x5581fa184470_0;
    %add;
    %store/vec4 v0x5581fa183cf0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x5581fa184310_0;
    %load/vec4 v0x5581fa184470_0;
    %add;
    %store/vec4 v0x5581fa183cf0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x5581fa184310_0;
    %load/vec4 v0x5581fa184470_0;
    %add;
    %store/vec4 v0x5581fa183cf0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x5581fa184310_0;
    %load/vec4 v0x5581fa184470_0;
    %add;
    %store/vec4 v0x5581fa183cf0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x5581fa184310_0;
    %load/vec4 v0x5581fa184470_0;
    %add;
    %store/vec4 v0x5581fa183cf0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5581fa184880_0;
    %store/vec4 v0x5581fa184150_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5581fa1858c0;
T_3 ;
    %wait E_0x5581fa0db910;
    %load/vec4 v0x5581fa185f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581fa185c30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5581fa185ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5581fa185d10_0;
    %assign/vec4 v0x5581fa185c30_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5581fa185130;
T_4 ;
    %wait E_0x5581fa0db910;
    %load/vec4 v0x5581fa185770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5581fa1853e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5581fa185660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5581fa1854a0_0;
    %assign/vec4 v0x5581fa1853e0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5581fa184ab0;
T_5 ;
    %wait E_0x5581fa0db910;
    %load/vec4 v0x5581fa184f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5581fa184d20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5581fa184e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5581fa184ea0_0;
    %assign/vec4 v0x5581fa184d20_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5581fa14f500;
T_6 ;
    %wait E_0x5581fa0db910;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x5581fa190240_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x5581fa18e3d0_0, v0x5581fa18d2d0_0, v0x5581fa18fe20_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x5581fa18fb10_0, v0x5581fa18fcb0_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x5581fa18fa40_0, v0x5581fa18fbe0_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x5581fa18fee0_0, v0x5581fa190370_0, v0x5581fa1900a0_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x5581fa18f720_0, v0x5581fa1904e0_0, v0x5581fa190440_0, v0x5581fa18e830_0, v0x5581fa18e0a0_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x5581fa18d9f0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x5581fa14f500;
T_7 ;
    %wait E_0x5581fa0dd3d0;
    %load/vec4 v0x5581fa18d5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5581fa18dae0_0;
    %load/vec4 v0x5581fa18d730_0;
    %add;
    %store/vec4 v0x5581fa18f7e0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5581fa18e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5581fa18dae0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5581fa18e3d0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5581fa18f7e0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5581fa18e530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5581fa18fa40_0;
    %store/vec4 v0x5581fa18f7e0_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5581fa18dae0_0;
    %store/vec4 v0x5581fa18f7e0_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5581fa14f500;
T_8 ;
    %wait E_0x5581fa0db910;
    %load/vec4 v0x5581fa190240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581fa18d950_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5581fa18d9f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5581fa18d950_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5581fa14ed00;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581fa190880_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5581fa190880_0;
    %inv;
    %store/vec4 v0x5581fa190880_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x5581fa14ed00;
T_10 ;
    %fork t_1, S_0x5581fa14f0d0;
    %jmp t_0;
    .scope S_0x5581fa14f0d0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581fa191100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581fa190920_0, 0, 1;
    %wait E_0x5581fa0db910;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581fa191100_0, 0, 1;
    %wait E_0x5581fa0db910;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5581fa182520_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5581fa190ba0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5581fa1827f0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5581fa182a90_0, 0, 5;
    %load/vec4 v0x5581fa182520_0;
    %store/vec4 v0x5581fa182b70_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5581fa1825e0_0, 0, 16;
    %load/vec4 v0x5581fa1827f0_0;
    %load/vec4 v0x5581fa182a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581fa182b70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581fa1825e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5581fa1826c0_0, 0, 32;
    %load/vec4 v0x5581fa1826c0_0;
    %store/vec4 v0x5581fa190f70_0, 0, 32;
    %load/vec4 v0x5581fa190ba0_0;
    %load/vec4 v0x5581fa182520_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x5581fa190ba0_0, 0, 32;
    %wait E_0x5581fa0db910;
    %delay 2, 0;
    %load/vec4 v0x5581fa190c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x5581fa190ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x5581fa182520_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5581fa182520_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5581fa182520_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5581fa1827f0_0, 0, 6;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x5581fa182440_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5581fa182c50_0, 0, 5;
    %load/vec4 v0x5581fa182520_0;
    %subi 1, 0, 5;
    %store/vec4 v0x5581fa182a90_0, 0, 5;
    %load/vec4 v0x5581fa182520_0;
    %store/vec4 v0x5581fa182b70_0, 0, 5;
    %load/vec4 v0x5581fa182520_0;
    %addi 15, 0, 5;
    %store/vec4 v0x5581fa1829b0_0, 0, 5;
    %load/vec4 v0x5581fa1827f0_0;
    %load/vec4 v0x5581fa182a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581fa182b70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581fa1829b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581fa182c50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581fa182440_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5581fa1828d0_0, 0, 32;
    %load/vec4 v0x5581fa1828d0_0;
    %store/vec4 v0x5581fa190f70_0, 0, 32;
    %wait E_0x5581fa0db910;
    %delay 2, 0;
    %load/vec4 v0x5581fa182520_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5581fa182520_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5581fa182520_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5581fa182d30_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5581fa1827f0_0, 0, 6;
    %load/vec4 v0x5581fa182520_0;
    %addi 15, 0, 5;
    %store/vec4 v0x5581fa182a90_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5581fa182b70_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5581fa1825e0_0, 0, 16;
    %load/vec4 v0x5581fa1827f0_0;
    %load/vec4 v0x5581fa182a90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581fa182b70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5581fa1825e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5581fa1826c0_0, 0, 32;
    %load/vec4 v0x5581fa1826c0_0;
    %store/vec4 v0x5581fa190f70_0, 0, 32;
    %wait E_0x5581fa0db910;
    %delay 2, 0;
    %load/vec4 v0x5581fa182520_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %load/vec4 v0x5581fa182d30_0;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %load/vec4 v0x5581fa182d30_0;
    %load/vec4 v0x5581fa182520_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %or;
    %store/vec4 v0x5581fa182340_0, 0, 32;
    %load/vec4 v0x5581fa182d30_0;
    %load/vec4 v0x5581fa182520_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x5581fa182d30_0, 0, 32;
    %load/vec4 v0x5581fa191010_0;
    %load/vec4 v0x5581fa182340_0;
    %cmp/e;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 5 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x5581fa182340_0, v0x5581fa191010_0 {0 0 0};
T_10.13 ;
    %load/vec4 v0x5581fa182520_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5581fa182520_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5581fa14ed00;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/or_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
