
proyectoFinal_escarlina.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003cac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  08003e3c  08003e3c  00013e3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f70  08003f70  000200a0  2**0
                  CONTENTS
  4 .ARM          00000000  08003f70  08003f70  000200a0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003f70  08003f70  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f70  08003f70  00013f70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003f74  08003f74  00013f74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  08003f78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  200000a0  08004018  000200a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000378  08004018  00020378  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009155  00000000  00000000  00020113  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000171c  00000000  00000000  00029268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000750  00000000  00000000  0002a988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000058c  00000000  00000000  0002b0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b9b9  00000000  00000000  0002b664  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a1c5  00000000  00000000  0004701d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009dce0  00000000  00000000  000511e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002618  00000000  00000000  000eeec4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  000f14dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a0 	.word	0x200000a0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003e24 	.word	0x08003e24

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000a4 	.word	0x200000a4
 80001cc:	08003e24 	.word	0x08003e24

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <mostrar_pieza>:

 uint8_t limpiar_fila[8] = {
    0b00000000
};

 void mostrar_pieza( uint8_t piezas[8], int fila_inicial) {
 8000270:	b580      	push	{r7, lr}
 8000272:	b084      	sub	sp, #16
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
 8000278:	6039      	str	r1, [r7, #0]
     for (int i = 0; i < 8; i++) {
 800027a:	2300      	movs	r3, #0
 800027c:	60fb      	str	r3, [r7, #12]
 800027e:	e00f      	b.n	80002a0 <mostrar_pieza+0x30>
         setrow(fila_inicial - i, piezas[i]);
 8000280:	683b      	ldr	r3, [r7, #0]
 8000282:	b2da      	uxtb	r2, r3
 8000284:	68fb      	ldr	r3, [r7, #12]
 8000286:	b2db      	uxtb	r3, r3
 8000288:	1ad3      	subs	r3, r2, r3
 800028a:	b2d8      	uxtb	r0, r3
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	687a      	ldr	r2, [r7, #4]
 8000290:	4413      	add	r3, r2
 8000292:	781b      	ldrb	r3, [r3, #0]
 8000294:	4619      	mov	r1, r3
 8000296:	f000 fa45 	bl	8000724 <setrow>
     for (int i = 0; i < 8; i++) {
 800029a:	68fb      	ldr	r3, [r7, #12]
 800029c:	3301      	adds	r3, #1
 800029e:	60fb      	str	r3, [r7, #12]
 80002a0:	68fb      	ldr	r3, [r7, #12]
 80002a2:	2b07      	cmp	r3, #7
 80002a4:	ddec      	ble.n	8000280 <mostrar_pieza+0x10>
     }
 }
 80002a6:	bf00      	nop
 80002a8:	bf00      	nop
 80002aa:	3710      	adds	r7, #16
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bd80      	pop	{r7, pc}

080002b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002b0:	b5b0      	push	{r4, r5, r7, lr}
 80002b2:	b08c      	sub	sp, #48	; 0x30
 80002b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	srand((unsigned int)time(NULL));
 80002b6:	2000      	movs	r0, #0
 80002b8:	f002 fee6 	bl	8003088 <time>
 80002bc:	4602      	mov	r2, r0
 80002be:	460b      	mov	r3, r1
 80002c0:	4613      	mov	r3, r2
 80002c2:	4618      	mov	r0, r3
 80002c4:	f002 fd66 	bl	8002d94 <srand>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002c8:	f000 fc5c 	bl	8000b84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002cc:	f000 f882 	bl	80003d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002d0:	f000 f8f6 	bl	80004c0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80002d4:	f000 f8c4 	bl	8000460 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
   max_init(0x02);
 80002d8:	2002      	movs	r0, #2
 80002da:	f000 faa1 	bl	8000820 <max_init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  //aqui lo que hago es gnerar numeros aleatorios de 0 al 7 para seleccionar piezas
	      int piezas_ramdom = rand() % 7;
 80002de:	f002 fd87 	bl	8002df0 <rand>
 80002e2:	4602      	mov	r2, r0
 80002e4:	4b37      	ldr	r3, [pc, #220]	; (80003c4 <main+0x114>)
 80002e6:	fb83 1302 	smull	r1, r3, r3, r2
 80002ea:	4413      	add	r3, r2
 80002ec:	1099      	asrs	r1, r3, #2
 80002ee:	17d3      	asrs	r3, r2, #31
 80002f0:	1ac9      	subs	r1, r1, r3
 80002f2:	460b      	mov	r3, r1
 80002f4:	00db      	lsls	r3, r3, #3
 80002f6:	1a5b      	subs	r3, r3, r1
 80002f8:	1ad3      	subs	r3, r2, r3
 80002fa:	627b      	str	r3, [r7, #36]	; 0x24

	      // apunto al array de las piezas
	      const uint8_t *piezas[] = {pieza_1, pieza_2, pieza_3, pieza_4, pieza_5, pieza_6, pieza_7};
 80002fc:	4b32      	ldr	r3, [pc, #200]	; (80003c8 <main+0x118>)
 80002fe:	463c      	mov	r4, r7
 8000300:	461d      	mov	r5, r3
 8000302:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000304:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000306:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800030a:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	      //  aqui selecciono una pieza aleatoria del array
	      const uint8_t *sel_piezas = piezas[piezas_ramdom];
 800030e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000310:	009b      	lsls	r3, r3, #2
 8000312:	3330      	adds	r3, #48	; 0x30
 8000314:	443b      	add	r3, r7
 8000316:	f853 3c30 	ldr.w	r3, [r3, #-48]
 800031a:	623b      	str	r3, [r7, #32]

	      // aqui selecciono  una fila inicial aleatoria
	      int fila_inicial = 0; //aqui determino sonde inicia la pieza
 800031c:	2300      	movs	r3, #0
 800031e:	62fb      	str	r3, [r7, #44]	; 0x2c
	      int columna_inicial = rand() % 6; // aqui de forma aleatoria selecciono un acolumna
 8000320:	f002 fd66 	bl	8002df0 <rand>
 8000324:	4602      	mov	r2, r0
 8000326:	4b29      	ldr	r3, [pc, #164]	; (80003cc <main+0x11c>)
 8000328:	fb83 3102 	smull	r3, r1, r3, r2
 800032c:	17d3      	asrs	r3, r2, #31
 800032e:	1ac9      	subs	r1, r1, r3
 8000330:	460b      	mov	r3, r1
 8000332:	005b      	lsls	r3, r3, #1
 8000334:	440b      	add	r3, r1
 8000336:	005b      	lsls	r3, r3, #1
 8000338:	1ad3      	subs	r3, r2, r3
 800033a:	61fb      	str	r3, [r7, #28]

	      //aqui muestrio la pieza y la  hago descender
	      while (fila_inicial < 8) {
 800033c:	e039      	b.n	80003b2 <main+0x102>
	          // aqui verifico l aposicion actual y reviso si llego al fondo de l amatriz
	          if (fila_inicial == 8 || matriz_tablero[fila_inicial + 1][columna_inicial] != 0) {
 800033e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000340:	2b08      	cmp	r3, #8
 8000342:	d009      	beq.n	8000358 <main+0xa8>
 8000344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000346:	3301      	adds	r3, #1
 8000348:	4a21      	ldr	r2, [pc, #132]	; (80003d0 <main+0x120>)
 800034a:	00db      	lsls	r3, r3, #3
 800034c:	441a      	add	r2, r3
 800034e:	69fb      	ldr	r3, [r7, #28]
 8000350:	4413      	add	r3, r2
 8000352:	781b      	ldrb	r3, [r3, #0]
 8000354:	2b00      	cmp	r3, #0
 8000356:	d021      	beq.n	800039c <main+0xec>
	              //  aqui Agrego la pieza al tablero en la fila actual
	              for (int i = 0; i < 9; i++) {
 8000358:	2300      	movs	r3, #0
 800035a:	62bb      	str	r3, [r7, #40]	; 0x28
 800035c:	e01a      	b.n	8000394 <main+0xe4>
	                  matriz_tablero[fila_inicial][columna_inicial] |= sel_piezas[i];
 800035e:	4a1c      	ldr	r2, [pc, #112]	; (80003d0 <main+0x120>)
 8000360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000362:	00db      	lsls	r3, r3, #3
 8000364:	441a      	add	r2, r3
 8000366:	69fb      	ldr	r3, [r7, #28]
 8000368:	4413      	add	r3, r2
 800036a:	781a      	ldrb	r2, [r3, #0]
 800036c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800036e:	6a39      	ldr	r1, [r7, #32]
 8000370:	440b      	add	r3, r1
 8000372:	781b      	ldrb	r3, [r3, #0]
 8000374:	4313      	orrs	r3, r2
 8000376:	b2d9      	uxtb	r1, r3
 8000378:	4a15      	ldr	r2, [pc, #84]	; (80003d0 <main+0x120>)
 800037a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800037c:	00db      	lsls	r3, r3, #3
 800037e:	441a      	add	r2, r3
 8000380:	69fb      	ldr	r3, [r7, #28]
 8000382:	4413      	add	r3, r2
 8000384:	460a      	mov	r2, r1
 8000386:	701a      	strb	r2, [r3, #0]
	                  fila_inicial--;// aqui retrocedo un afila
 8000388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800038a:	3b01      	subs	r3, #1
 800038c:	62fb      	str	r3, [r7, #44]	; 0x2c
	              for (int i = 0; i < 9; i++) {
 800038e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000390:	3301      	adds	r3, #1
 8000392:	62bb      	str	r3, [r7, #40]	; 0x28
 8000394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000396:	2b08      	cmp	r3, #8
 8000398:	dde1      	ble.n	800035e <main+0xae>
	              }
	              break; // y salgo de mi bucle
 800039a:	e00d      	b.n	80003b8 <main+0x108>
	          } else {
	              // aqui muestro la pieza en la pocision actual de l amatriz
	              mostrar_pieza(sel_piezas, fila_inicial);
 800039c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800039e:	6a38      	ldr	r0, [r7, #32]
 80003a0:	f7ff ff66 	bl	8000270 <mostrar_pieza>


	              HAL_Delay(800);
 80003a4:	f44f 7048 	mov.w	r0, #800	; 0x320
 80003a8:	f000 fc52 	bl	8000c50 <HAL_Delay>


	              // aqui muevo la pieza un afila hacia abajo
	              fila_inicial++;
 80003ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80003ae:	3301      	adds	r3, #1
 80003b0:	62fb      	str	r3, [r7, #44]	; 0x2c
	      while (fila_inicial < 8) {
 80003b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80003b4:	2b07      	cmp	r3, #7
 80003b6:	ddc2      	ble.n	800033e <main+0x8e>
	          }
	      }


	      HAL_Delay(500);
 80003b8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80003bc:	f000 fc48 	bl	8000c50 <HAL_Delay>
  {
 80003c0:	e78d      	b.n	80002de <main+0x2e>
 80003c2:	bf00      	nop
 80003c4:	92492493 	.word	0x92492493
 80003c8:	08003e3c 	.word	0x08003e3c
 80003cc:	2aaaaaab 	.word	0x2aaaaaab
 80003d0:	20000144 	.word	0x20000144

080003d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b090      	sub	sp, #64	; 0x40
 80003d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003da:	f107 0318 	add.w	r3, r7, #24
 80003de:	2228      	movs	r2, #40	; 0x28
 80003e0:	2100      	movs	r1, #0
 80003e2:	4618      	mov	r0, r3
 80003e4:	f002 fe47 	bl	8003076 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003e8:	1d3b      	adds	r3, r7, #4
 80003ea:	2200      	movs	r2, #0
 80003ec:	601a      	str	r2, [r3, #0]
 80003ee:	605a      	str	r2, [r3, #4]
 80003f0:	609a      	str	r2, [r3, #8]
 80003f2:	60da      	str	r2, [r3, #12]
 80003f4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003f6:	2301      	movs	r3, #1
 80003f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003fe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000400:	2300      	movs	r3, #0
 8000402:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000404:	2301      	movs	r3, #1
 8000406:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000408:	2302      	movs	r3, #2
 800040a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800040c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000410:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000412:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000416:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000418:	f107 0318 	add.w	r3, r7, #24
 800041c:	4618      	mov	r0, r3
 800041e:	f000 feab 	bl	8001178 <HAL_RCC_OscConfig>
 8000422:	4603      	mov	r3, r0
 8000424:	2b00      	cmp	r3, #0
 8000426:	d001      	beq.n	800042c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000428:	f000 f8b2 	bl	8000590 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800042c:	230f      	movs	r3, #15
 800042e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000430:	2302      	movs	r3, #2
 8000432:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000434:	2300      	movs	r3, #0
 8000436:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000438:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800043c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800043e:	2300      	movs	r3, #0
 8000440:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000442:	1d3b      	adds	r3, r7, #4
 8000444:	2102      	movs	r1, #2
 8000446:	4618      	mov	r0, r3
 8000448:	f001 fed4 	bl	80021f4 <HAL_RCC_ClockConfig>
 800044c:	4603      	mov	r3, r0
 800044e:	2b00      	cmp	r3, #0
 8000450:	d001      	beq.n	8000456 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000452:	f000 f89d 	bl	8000590 <Error_Handler>
  }
}
 8000456:	bf00      	nop
 8000458:	3740      	adds	r7, #64	; 0x40
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}
	...

08000460 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000464:	4b14      	ldr	r3, [pc, #80]	; (80004b8 <MX_USART2_UART_Init+0x58>)
 8000466:	4a15      	ldr	r2, [pc, #84]	; (80004bc <MX_USART2_UART_Init+0x5c>)
 8000468:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800046a:	4b13      	ldr	r3, [pc, #76]	; (80004b8 <MX_USART2_UART_Init+0x58>)
 800046c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000470:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000472:	4b11      	ldr	r3, [pc, #68]	; (80004b8 <MX_USART2_UART_Init+0x58>)
 8000474:	2200      	movs	r2, #0
 8000476:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000478:	4b0f      	ldr	r3, [pc, #60]	; (80004b8 <MX_USART2_UART_Init+0x58>)
 800047a:	2200      	movs	r2, #0
 800047c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800047e:	4b0e      	ldr	r3, [pc, #56]	; (80004b8 <MX_USART2_UART_Init+0x58>)
 8000480:	2200      	movs	r2, #0
 8000482:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000484:	4b0c      	ldr	r3, [pc, #48]	; (80004b8 <MX_USART2_UART_Init+0x58>)
 8000486:	220c      	movs	r2, #12
 8000488:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800048a:	4b0b      	ldr	r3, [pc, #44]	; (80004b8 <MX_USART2_UART_Init+0x58>)
 800048c:	2200      	movs	r2, #0
 800048e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000490:	4b09      	ldr	r3, [pc, #36]	; (80004b8 <MX_USART2_UART_Init+0x58>)
 8000492:	2200      	movs	r2, #0
 8000494:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000496:	4b08      	ldr	r3, [pc, #32]	; (80004b8 <MX_USART2_UART_Init+0x58>)
 8000498:	2200      	movs	r2, #0
 800049a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800049c:	4b06      	ldr	r3, [pc, #24]	; (80004b8 <MX_USART2_UART_Init+0x58>)
 800049e:	2200      	movs	r2, #0
 80004a0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80004a2:	4805      	ldr	r0, [pc, #20]	; (80004b8 <MX_USART2_UART_Init+0x58>)
 80004a4:	f002 f8dc 	bl	8002660 <HAL_UART_Init>
 80004a8:	4603      	mov	r3, r0
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d001      	beq.n	80004b2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80004ae:	f000 f86f 	bl	8000590 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80004b2:	bf00      	nop
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	bf00      	nop
 80004b8:	200000bc 	.word	0x200000bc
 80004bc:	40004400 	.word	0x40004400

080004c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b08a      	sub	sp, #40	; 0x28
 80004c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004c6:	f107 0314 	add.w	r3, r7, #20
 80004ca:	2200      	movs	r2, #0
 80004cc:	601a      	str	r2, [r3, #0]
 80004ce:	605a      	str	r2, [r3, #4]
 80004d0:	609a      	str	r2, [r3, #8]
 80004d2:	60da      	str	r2, [r3, #12]
 80004d4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004d6:	4b2b      	ldr	r3, [pc, #172]	; (8000584 <MX_GPIO_Init+0xc4>)
 80004d8:	695b      	ldr	r3, [r3, #20]
 80004da:	4a2a      	ldr	r2, [pc, #168]	; (8000584 <MX_GPIO_Init+0xc4>)
 80004dc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80004e0:	6153      	str	r3, [r2, #20]
 80004e2:	4b28      	ldr	r3, [pc, #160]	; (8000584 <MX_GPIO_Init+0xc4>)
 80004e4:	695b      	ldr	r3, [r3, #20]
 80004e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80004ea:	613b      	str	r3, [r7, #16]
 80004ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80004ee:	4b25      	ldr	r3, [pc, #148]	; (8000584 <MX_GPIO_Init+0xc4>)
 80004f0:	695b      	ldr	r3, [r3, #20]
 80004f2:	4a24      	ldr	r2, [pc, #144]	; (8000584 <MX_GPIO_Init+0xc4>)
 80004f4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80004f8:	6153      	str	r3, [r2, #20]
 80004fa:	4b22      	ldr	r3, [pc, #136]	; (8000584 <MX_GPIO_Init+0xc4>)
 80004fc:	695b      	ldr	r3, [r3, #20]
 80004fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000502:	60fb      	str	r3, [r7, #12]
 8000504:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000506:	4b1f      	ldr	r3, [pc, #124]	; (8000584 <MX_GPIO_Init+0xc4>)
 8000508:	695b      	ldr	r3, [r3, #20]
 800050a:	4a1e      	ldr	r2, [pc, #120]	; (8000584 <MX_GPIO_Init+0xc4>)
 800050c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000510:	6153      	str	r3, [r2, #20]
 8000512:	4b1c      	ldr	r3, [pc, #112]	; (8000584 <MX_GPIO_Init+0xc4>)
 8000514:	695b      	ldr	r3, [r3, #20]
 8000516:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800051a:	60bb      	str	r3, [r7, #8]
 800051c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800051e:	4b19      	ldr	r3, [pc, #100]	; (8000584 <MX_GPIO_Init+0xc4>)
 8000520:	695b      	ldr	r3, [r3, #20]
 8000522:	4a18      	ldr	r2, [pc, #96]	; (8000584 <MX_GPIO_Init+0xc4>)
 8000524:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000528:	6153      	str	r3, [r2, #20]
 800052a:	4b16      	ldr	r3, [pc, #88]	; (8000584 <MX_GPIO_Init+0xc4>)
 800052c:	695b      	ldr	r3, [r3, #20]
 800052e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000532:	607b      	str	r3, [r7, #4]
 8000534:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|LED_Pin|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000536:	2200      	movs	r2, #0
 8000538:	f242 4130 	movw	r1, #9264	; 0x2430
 800053c:	4812      	ldr	r0, [pc, #72]	; (8000588 <MX_GPIO_Init+0xc8>)
 800053e:	f000 fe03 	bl	8001148 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000542:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000546:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000548:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800054c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800054e:	2300      	movs	r3, #0
 8000550:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000552:	f107 0314 	add.w	r3, r7, #20
 8000556:	4619      	mov	r1, r3
 8000558:	480c      	ldr	r0, [pc, #48]	; (800058c <MX_GPIO_Init+0xcc>)
 800055a:	f000 fc83 	bl	8000e64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 LED_Pin PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|LED_Pin|GPIO_PIN_4|GPIO_PIN_5;
 800055e:	f242 4330 	movw	r3, #9264	; 0x2430
 8000562:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000564:	2301      	movs	r3, #1
 8000566:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000568:	2300      	movs	r3, #0
 800056a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800056c:	2300      	movs	r3, #0
 800056e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000570:	f107 0314 	add.w	r3, r7, #20
 8000574:	4619      	mov	r1, r3
 8000576:	4804      	ldr	r0, [pc, #16]	; (8000588 <MX_GPIO_Init+0xc8>)
 8000578:	f000 fc74 	bl	8000e64 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800057c:	bf00      	nop
 800057e:	3728      	adds	r7, #40	; 0x28
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}
 8000584:	40021000 	.word	0x40021000
 8000588:	48000400 	.word	0x48000400
 800058c:	48000800 	.word	0x48000800

08000590 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000594:	b672      	cpsid	i
}
 8000596:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000598:	e7fe      	b.n	8000598 <Error_Handler+0x8>
	...

0800059c <write_byte>:




void write_byte (uint8_t byte)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	71fb      	strb	r3, [r7, #7]
	for (int i =0; i<8; i++)
 80005a6:	2300      	movs	r3, #0
 80005a8:	60fb      	str	r3, [r7, #12]
 80005aa:	e019      	b.n	80005e0 <write_byte+0x44>
	{
		HAL_GPIO_WritePin (maxport, clock_Pin, 0);  // pull the clock pin low
 80005ac:	2200      	movs	r2, #0
 80005ae:	2120      	movs	r1, #32
 80005b0:	480f      	ldr	r0, [pc, #60]	; (80005f0 <write_byte+0x54>)
 80005b2:	f000 fdc9 	bl	8001148 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin (maxport, data_Pin, byte&0x80);  // write the MS0b bit to the data pin
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80005bc:	b2db      	uxtb	r3, r3
 80005be:	461a      	mov	r2, r3
 80005c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005c4:	480a      	ldr	r0, [pc, #40]	; (80005f0 <write_byte+0x54>)
 80005c6:	f000 fdbf 	bl	8001148 <HAL_GPIO_WritePin>
		byte = byte<<1;  // shift left
 80005ca:	79fb      	ldrb	r3, [r7, #7]
 80005cc:	005b      	lsls	r3, r3, #1
 80005ce:	71fb      	strb	r3, [r7, #7]
		HAL_GPIO_WritePin (maxport, clock_Pin, 1);  // pull the clock pin HIGH
 80005d0:	2201      	movs	r2, #1
 80005d2:	2120      	movs	r1, #32
 80005d4:	4806      	ldr	r0, [pc, #24]	; (80005f0 <write_byte+0x54>)
 80005d6:	f000 fdb7 	bl	8001148 <HAL_GPIO_WritePin>
	for (int i =0; i<8; i++)
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	3301      	adds	r3, #1
 80005de:	60fb      	str	r3, [r7, #12]
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	2b07      	cmp	r3, #7
 80005e4:	dde2      	ble.n	80005ac <write_byte+0x10>
	}
}
 80005e6:	bf00      	nop
 80005e8:	bf00      	nop
 80005ea:	3710      	adds	r7, #16
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	48000400 	.word	0x48000400

080005f4 <write_max_cmd>:


void write_max_cmd (uint8_t address, uint8_t cmd)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b084      	sub	sp, #16
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	4603      	mov	r3, r0
 80005fc:	460a      	mov	r2, r1
 80005fe:	71fb      	strb	r3, [r7, #7]
 8000600:	4613      	mov	r3, r2
 8000602:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin (maxport, cs_Pin, 0);  // pull the CS pin LOW
 8000604:	2200      	movs	r2, #0
 8000606:	2110      	movs	r1, #16
 8000608:	4810      	ldr	r0, [pc, #64]	; (800064c <write_max_cmd+0x58>)
 800060a:	f000 fd9d 	bl	8001148 <HAL_GPIO_WritePin>
	for (int i=0;i<num; i++)
 800060e:	2300      	movs	r3, #0
 8000610:	60fb      	str	r3, [r7, #12]
 8000612:	e00a      	b.n	800062a <write_max_cmd+0x36>
	{
		write_byte (address);
 8000614:	79fb      	ldrb	r3, [r7, #7]
 8000616:	4618      	mov	r0, r3
 8000618:	f7ff ffc0 	bl	800059c <write_byte>
		write_byte (cmd); 
 800061c:	79bb      	ldrb	r3, [r7, #6]
 800061e:	4618      	mov	r0, r3
 8000620:	f7ff ffbc 	bl	800059c <write_byte>
	for (int i=0;i<num; i++)
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	3301      	adds	r3, #1
 8000628:	60fb      	str	r3, [r7, #12]
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	2b00      	cmp	r3, #0
 800062e:	ddf1      	ble.n	8000614 <write_max_cmd+0x20>
	}
	HAL_GPIO_WritePin (maxport, cs_Pin, 0);  // pull the CS pin LOW
 8000630:	2200      	movs	r2, #0
 8000632:	2110      	movs	r1, #16
 8000634:	4805      	ldr	r0, [pc, #20]	; (800064c <write_max_cmd+0x58>)
 8000636:	f000 fd87 	bl	8001148 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (maxport, cs_Pin, 1);  // pull the CS pin HIGH
 800063a:	2201      	movs	r2, #1
 800063c:	2110      	movs	r1, #16
 800063e:	4803      	ldr	r0, [pc, #12]	; (800064c <write_max_cmd+0x58>)
 8000640:	f000 fd82 	bl	8001148 <HAL_GPIO_WritePin>
}
 8000644:	bf00      	nop
 8000646:	3710      	adds	r7, #16
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	48000400 	.word	0x48000400

08000650 <setled>:


void setled(uint8_t row, uint8_t col, uint8_t value)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b086      	sub	sp, #24
 8000654:	af00      	add	r7, sp, #0
 8000656:	4603      	mov	r3, r0
 8000658:	71fb      	strb	r3, [r7, #7]
 800065a:	460b      	mov	r3, r1
 800065c:	71bb      	strb	r3, [r7, #6]
 800065e:	4613      	mov	r3, r2
 8000660:	717b      	strb	r3, [r7, #5]
  bitWrite(buffer[col], row, value);
 8000662:	797b      	ldrb	r3, [r7, #5]
 8000664:	2b00      	cmp	r3, #0
 8000666:	d00d      	beq.n	8000684 <setled+0x34>
 8000668:	79bb      	ldrb	r3, [r7, #6]
 800066a:	4a2c      	ldr	r2, [pc, #176]	; (800071c <setled+0xcc>)
 800066c:	5cd1      	ldrb	r1, [r2, r3]
 800066e:	79fb      	ldrb	r3, [r7, #7]
 8000670:	2201      	movs	r2, #1
 8000672:	fa02 f303 	lsl.w	r3, r2, r3
 8000676:	b2da      	uxtb	r2, r3
 8000678:	79bb      	ldrb	r3, [r7, #6]
 800067a:	430a      	orrs	r2, r1
 800067c:	b2d1      	uxtb	r1, r2
 800067e:	4a27      	ldr	r2, [pc, #156]	; (800071c <setled+0xcc>)
 8000680:	54d1      	strb	r1, [r2, r3]
 8000682:	e00e      	b.n	80006a2 <setled+0x52>
 8000684:	79bb      	ldrb	r3, [r7, #6]
 8000686:	4a25      	ldr	r2, [pc, #148]	; (800071c <setled+0xcc>)
 8000688:	5cd1      	ldrb	r1, [r2, r3]
 800068a:	79fb      	ldrb	r3, [r7, #7]
 800068c:	2201      	movs	r2, #1
 800068e:	fa02 f303 	lsl.w	r3, r2, r3
 8000692:	b2db      	uxtb	r3, r3
 8000694:	43db      	mvns	r3, r3
 8000696:	b2da      	uxtb	r2, r3
 8000698:	79bb      	ldrb	r3, [r7, #6]
 800069a:	400a      	ands	r2, r1
 800069c:	b2d1      	uxtb	r1, r2
 800069e:	4a1f      	ldr	r2, [pc, #124]	; (800071c <setled+0xcc>)
 80006a0:	54d1      	strb	r1, [r2, r3]

	int n = col / 8;
 80006a2:	79bb      	ldrb	r3, [r7, #6]
 80006a4:	08db      	lsrs	r3, r3, #3
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	613b      	str	r3, [r7, #16]
	int c = col % 8;
 80006aa:	79bb      	ldrb	r3, [r7, #6]
 80006ac:	f003 0307 	and.w	r3, r3, #7
 80006b0:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin (maxport, cs_Pin, 0);  // pull the CS pin LOW    
 80006b2:	2200      	movs	r2, #0
 80006b4:	2110      	movs	r1, #16
 80006b6:	481a      	ldr	r0, [pc, #104]	; (8000720 <setled+0xd0>)
 80006b8:	f000 fd46 	bl	8001148 <HAL_GPIO_WritePin>
	for (int i=0; i<num; i++) 
 80006bc:	2300      	movs	r3, #0
 80006be:	617b      	str	r3, [r7, #20]
 80006c0:	e01b      	b.n	80006fa <setled+0xaa>
	{
		if (i == (num-(n+1)))
 80006c2:	693b      	ldr	r3, [r7, #16]
 80006c4:	425b      	negs	r3, r3
 80006c6:	697a      	ldr	r2, [r7, #20]
 80006c8:	429a      	cmp	r2, r3
 80006ca:	d10d      	bne.n	80006e8 <setled+0x98>
		{
			write_byte (((c+1)));
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	3301      	adds	r3, #1
 80006d2:	b2db      	uxtb	r3, r3
 80006d4:	4618      	mov	r0, r3
 80006d6:	f7ff ff61 	bl	800059c <write_byte>
			write_byte (buffer[col]);
 80006da:	79bb      	ldrb	r3, [r7, #6]
 80006dc:	4a0f      	ldr	r2, [pc, #60]	; (800071c <setled+0xcc>)
 80006de:	5cd3      	ldrb	r3, [r2, r3]
 80006e0:	4618      	mov	r0, r3
 80006e2:	f7ff ff5b 	bl	800059c <write_byte>
 80006e6:	e005      	b.n	80006f4 <setled+0xa4>
		}
		else
		{
			write_byte (0);
 80006e8:	2000      	movs	r0, #0
 80006ea:	f7ff ff57 	bl	800059c <write_byte>
			write_byte (0);
 80006ee:	2000      	movs	r0, #0
 80006f0:	f7ff ff54 	bl	800059c <write_byte>
	for (int i=0; i<num; i++) 
 80006f4:	697b      	ldr	r3, [r7, #20]
 80006f6:	3301      	adds	r3, #1
 80006f8:	617b      	str	r3, [r7, #20]
 80006fa:	697b      	ldr	r3, [r7, #20]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	dde0      	ble.n	80006c2 <setled+0x72>
		}
	}
	HAL_GPIO_WritePin (maxport, cs_Pin, 0);  // pull the CS pin LOW 
 8000700:	2200      	movs	r2, #0
 8000702:	2110      	movs	r1, #16
 8000704:	4806      	ldr	r0, [pc, #24]	; (8000720 <setled+0xd0>)
 8000706:	f000 fd1f 	bl	8001148 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (maxport, cs_Pin, 1);  // pull the CS pin HIGH 
 800070a:	2201      	movs	r2, #1
 800070c:	2110      	movs	r1, #16
 800070e:	4804      	ldr	r0, [pc, #16]	; (8000720 <setled+0xd0>)
 8000710:	f000 fd1a 	bl	8001148 <HAL_GPIO_WritePin>
}
 8000714:	bf00      	nop
 8000716:	3718      	adds	r7, #24
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	20000184 	.word	0x20000184
 8000720:	48000400 	.word	0x48000400

08000724 <setrow>:


void setrow(uint8_t row, uint8_t value)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b088      	sub	sp, #32
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	460a      	mov	r2, r1
 800072e:	71fb      	strb	r3, [r7, #7]
 8000730:	4613      	mov	r3, r2
 8000732:	71bb      	strb	r3, [r7, #6]
	int n = row / 8;
 8000734:	79fb      	ldrb	r3, [r7, #7]
 8000736:	08db      	lsrs	r3, r3, #3
 8000738:	b2db      	uxtb	r3, r3
 800073a:	617b      	str	r3, [r7, #20]
	int r = row % 8;
 800073c:	79fb      	ldrb	r3, [r7, #7]
 800073e:	f003 0307 	and.w	r3, r3, #7
 8000742:	613b      	str	r3, [r7, #16]
	
	uint8_t store = value;
 8000744:	79bb      	ldrb	r3, [r7, #6]
 8000746:	73fb      	strb	r3, [r7, #15]
	for (int i=0; i<num; i++) 
 8000748:	2300      	movs	r3, #0
 800074a:	61fb      	str	r3, [r7, #28]
 800074c:	e02d      	b.n	80007aa <setrow+0x86>
	{
		if (i == ((n)))
 800074e:	69fa      	ldr	r2, [r7, #28]
 8000750:	697b      	ldr	r3, [r7, #20]
 8000752:	429a      	cmp	r2, r3
 8000754:	d120      	bne.n	8000798 <setrow+0x74>
		{
//			for (int col=0+(8*n); col<8+(8*n); col++)  // uncomment this if the character looks inverted about X axis
		for (int col=(7-0)+(8*n); col>=0+(8*n); col--)
 8000756:	697b      	ldr	r3, [r7, #20]
 8000758:	00db      	lsls	r3, r3, #3
 800075a:	3307      	adds	r3, #7
 800075c:	61bb      	str	r3, [r7, #24]
 800075e:	e015      	b.n	800078c <setrow+0x68>
			{
				bool b = value&0x80;
 8000760:	79bb      	ldrb	r3, [r7, #6]
 8000762:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000766:	2b00      	cmp	r3, #0
 8000768:	bf14      	ite	ne
 800076a:	2301      	movne	r3, #1
 800076c:	2300      	moveq	r3, #0
 800076e:	73bb      	strb	r3, [r7, #14]
				setled (r, col, b);
 8000770:	693b      	ldr	r3, [r7, #16]
 8000772:	b2db      	uxtb	r3, r3
 8000774:	69ba      	ldr	r2, [r7, #24]
 8000776:	b2d1      	uxtb	r1, r2
 8000778:	7bba      	ldrb	r2, [r7, #14]
 800077a:	4618      	mov	r0, r3
 800077c:	f7ff ff68 	bl	8000650 <setled>
				value<<=1;
 8000780:	79bb      	ldrb	r3, [r7, #6]
 8000782:	005b      	lsls	r3, r3, #1
 8000784:	71bb      	strb	r3, [r7, #6]
		for (int col=(7-0)+(8*n); col>=0+(8*n); col--)
 8000786:	69bb      	ldr	r3, [r7, #24]
 8000788:	3b01      	subs	r3, #1
 800078a:	61bb      	str	r3, [r7, #24]
 800078c:	697b      	ldr	r3, [r7, #20]
 800078e:	00db      	lsls	r3, r3, #3
 8000790:	69ba      	ldr	r2, [r7, #24]
 8000792:	429a      	cmp	r2, r3
 8000794:	dae4      	bge.n	8000760 <setrow+0x3c>
 8000796:	e005      	b.n	80007a4 <setrow+0x80>
			}
		}
		else
		{
			write_byte (0);
 8000798:	2000      	movs	r0, #0
 800079a:	f7ff feff 	bl	800059c <write_byte>
			write_byte (0);
 800079e:	2000      	movs	r0, #0
 80007a0:	f7ff fefc 	bl	800059c <write_byte>
	for (int i=0; i<num; i++) 
 80007a4:	69fb      	ldr	r3, [r7, #28]
 80007a6:	3301      	adds	r3, #1
 80007a8:	61fb      	str	r3, [r7, #28]
 80007aa:	69fb      	ldr	r3, [r7, #28]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	ddce      	ble.n	800074e <setrow+0x2a>
		}
	}
	buffer_row[row] = store;
 80007b0:	79fb      	ldrb	r3, [r7, #7]
 80007b2:	4903      	ldr	r1, [pc, #12]	; (80007c0 <setrow+0x9c>)
 80007b4:	7bfa      	ldrb	r2, [r7, #15]
 80007b6:	54ca      	strb	r2, [r1, r3]
}
 80007b8:	bf00      	nop
 80007ba:	3720      	adds	r7, #32
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	200001d4 	.word	0x200001d4

080007c4 <max_clear>:
}



void max_clear(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
	for (int i=0; i<num*8; i++) 
 80007ca:	2300      	movs	r3, #0
 80007cc:	607b      	str	r3, [r7, #4]
 80007ce:	e008      	b.n	80007e2 <max_clear+0x1e>
		setrow(i,0);
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	2100      	movs	r1, #0
 80007d6:	4618      	mov	r0, r3
 80007d8:	f7ff ffa4 	bl	8000724 <setrow>
	for (int i=0; i<num*8; i++) 
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	3301      	adds	r3, #1
 80007e0:	607b      	str	r3, [r7, #4]
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	2b07      	cmp	r3, #7
 80007e6:	ddf3      	ble.n	80007d0 <max_clear+0xc>
		
	for (int i=0; i<80; i++)
 80007e8:	2300      	movs	r3, #0
 80007ea:	603b      	str	r3, [r7, #0]
 80007ec:	e00c      	b.n	8000808 <max_clear+0x44>
	{
		buffer[i] = 0;
 80007ee:	4a0a      	ldr	r2, [pc, #40]	; (8000818 <max_clear+0x54>)
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	4413      	add	r3, r2
 80007f4:	2200      	movs	r2, #0
 80007f6:	701a      	strb	r2, [r3, #0]
	  buffer_row[i] = 0;
 80007f8:	4a08      	ldr	r2, [pc, #32]	; (800081c <max_clear+0x58>)
 80007fa:	683b      	ldr	r3, [r7, #0]
 80007fc:	4413      	add	r3, r2
 80007fe:	2200      	movs	r2, #0
 8000800:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<80; i++)
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	3301      	adds	r3, #1
 8000806:	603b      	str	r3, [r7, #0]
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	2b4f      	cmp	r3, #79	; 0x4f
 800080c:	ddef      	ble.n	80007ee <max_clear+0x2a>
	}
}
 800080e:	bf00      	nop
 8000810:	bf00      	nop
 8000812:	3708      	adds	r7, #8
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	20000184 	.word	0x20000184
 800081c:	200001d4 	.word	0x200001d4

08000820 <max_init>:
}



void max_init (uint8_t brightness)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
 8000826:	4603      	mov	r3, r0
 8000828:	71fb      	strb	r3, [r7, #7]
	write_max_cmd(0x09, 0x00);       //  no decoding
 800082a:	2100      	movs	r1, #0
 800082c:	2009      	movs	r0, #9
 800082e:	f7ff fee1 	bl	80005f4 <write_max_cmd>
	write_max_cmd(0x0b, 0x07);       //  scan limit = 8 LEDs
 8000832:	2107      	movs	r1, #7
 8000834:	200b      	movs	r0, #11
 8000836:	f7ff fedd 	bl	80005f4 <write_max_cmd>
	write_max_cmd(0x0c, 0x01);       //  power down =0,normal mode = 1
 800083a:	2101      	movs	r1, #1
 800083c:	200c      	movs	r0, #12
 800083e:	f7ff fed9 	bl	80005f4 <write_max_cmd>
	write_max_cmd(0x0f, 0x00);       //  no test display
 8000842:	2100      	movs	r1, #0
 8000844:	200f      	movs	r0, #15
 8000846:	f7ff fed5 	bl	80005f4 <write_max_cmd>
	
	max_clear ();
 800084a:	f7ff ffbb 	bl	80007c4 <max_clear>
	
	write_max_cmd(0x0a, brightness);       //  brightness intensity
 800084e:	79fb      	ldrb	r3, [r7, #7]
 8000850:	4619      	mov	r1, r3
 8000852:	200a      	movs	r0, #10
 8000854:	f7ff fece 	bl	80005f4 <write_max_cmd>
}
 8000858:	bf00      	nop
 800085a:	3708      	adds	r7, #8
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}

08000860 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000866:	4b0f      	ldr	r3, [pc, #60]	; (80008a4 <HAL_MspInit+0x44>)
 8000868:	699b      	ldr	r3, [r3, #24]
 800086a:	4a0e      	ldr	r2, [pc, #56]	; (80008a4 <HAL_MspInit+0x44>)
 800086c:	f043 0301 	orr.w	r3, r3, #1
 8000870:	6193      	str	r3, [r2, #24]
 8000872:	4b0c      	ldr	r3, [pc, #48]	; (80008a4 <HAL_MspInit+0x44>)
 8000874:	699b      	ldr	r3, [r3, #24]
 8000876:	f003 0301 	and.w	r3, r3, #1
 800087a:	607b      	str	r3, [r7, #4]
 800087c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800087e:	4b09      	ldr	r3, [pc, #36]	; (80008a4 <HAL_MspInit+0x44>)
 8000880:	69db      	ldr	r3, [r3, #28]
 8000882:	4a08      	ldr	r2, [pc, #32]	; (80008a4 <HAL_MspInit+0x44>)
 8000884:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000888:	61d3      	str	r3, [r2, #28]
 800088a:	4b06      	ldr	r3, [pc, #24]	; (80008a4 <HAL_MspInit+0x44>)
 800088c:	69db      	ldr	r3, [r3, #28]
 800088e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000892:	603b      	str	r3, [r7, #0]
 8000894:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000896:	2007      	movs	r0, #7
 8000898:	f000 fab0 	bl	8000dfc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800089c:	bf00      	nop
 800089e:	3708      	adds	r7, #8
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	40021000 	.word	0x40021000

080008a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b08a      	sub	sp, #40	; 0x28
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b0:	f107 0314 	add.w	r3, r7, #20
 80008b4:	2200      	movs	r2, #0
 80008b6:	601a      	str	r2, [r3, #0]
 80008b8:	605a      	str	r2, [r3, #4]
 80008ba:	609a      	str	r2, [r3, #8]
 80008bc:	60da      	str	r2, [r3, #12]
 80008be:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	4a17      	ldr	r2, [pc, #92]	; (8000924 <HAL_UART_MspInit+0x7c>)
 80008c6:	4293      	cmp	r3, r2
 80008c8:	d128      	bne.n	800091c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008ca:	4b17      	ldr	r3, [pc, #92]	; (8000928 <HAL_UART_MspInit+0x80>)
 80008cc:	69db      	ldr	r3, [r3, #28]
 80008ce:	4a16      	ldr	r2, [pc, #88]	; (8000928 <HAL_UART_MspInit+0x80>)
 80008d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008d4:	61d3      	str	r3, [r2, #28]
 80008d6:	4b14      	ldr	r3, [pc, #80]	; (8000928 <HAL_UART_MspInit+0x80>)
 80008d8:	69db      	ldr	r3, [r3, #28]
 80008da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008de:	613b      	str	r3, [r7, #16]
 80008e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e2:	4b11      	ldr	r3, [pc, #68]	; (8000928 <HAL_UART_MspInit+0x80>)
 80008e4:	695b      	ldr	r3, [r3, #20]
 80008e6:	4a10      	ldr	r2, [pc, #64]	; (8000928 <HAL_UART_MspInit+0x80>)
 80008e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008ec:	6153      	str	r3, [r2, #20]
 80008ee:	4b0e      	ldr	r3, [pc, #56]	; (8000928 <HAL_UART_MspInit+0x80>)
 80008f0:	695b      	ldr	r3, [r3, #20]
 80008f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008f6:	60fb      	str	r3, [r7, #12]
 80008f8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80008fa:	230c      	movs	r3, #12
 80008fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008fe:	2302      	movs	r3, #2
 8000900:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000902:	2300      	movs	r3, #0
 8000904:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000906:	2300      	movs	r3, #0
 8000908:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800090a:	2307      	movs	r3, #7
 800090c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800090e:	f107 0314 	add.w	r3, r7, #20
 8000912:	4619      	mov	r1, r3
 8000914:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000918:	f000 faa4 	bl	8000e64 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800091c:	bf00      	nop
 800091e:	3728      	adds	r7, #40	; 0x28
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}
 8000924:	40004400 	.word	0x40004400
 8000928:	40021000 	.word	0x40021000

0800092c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000930:	e7fe      	b.n	8000930 <NMI_Handler+0x4>

08000932 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000932:	b480      	push	{r7}
 8000934:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000936:	e7fe      	b.n	8000936 <HardFault_Handler+0x4>

08000938 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800093c:	e7fe      	b.n	800093c <MemManage_Handler+0x4>

0800093e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800093e:	b480      	push	{r7}
 8000940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000942:	e7fe      	b.n	8000942 <BusFault_Handler+0x4>

08000944 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000948:	e7fe      	b.n	8000948 <UsageFault_Handler+0x4>

0800094a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800094a:	b480      	push	{r7}
 800094c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800094e:	bf00      	nop
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr

08000958 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800095c:	bf00      	nop
 800095e:	46bd      	mov	sp, r7
 8000960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000964:	4770      	bx	lr

08000966 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000966:	b480      	push	{r7}
 8000968:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800096a:	bf00      	nop
 800096c:	46bd      	mov	sp, r7
 800096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000972:	4770      	bx	lr

08000974 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000978:	f000 f94a 	bl	8000c10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800097c:	bf00      	nop
 800097e:	bd80      	pop	{r7, pc}

08000980 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  return 1;
 8000984:	2301      	movs	r3, #1
}
 8000986:	4618      	mov	r0, r3
 8000988:	46bd      	mov	sp, r7
 800098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098e:	4770      	bx	lr

08000990 <_kill>:

int _kill(int pid, int sig)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
 8000998:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800099a:	f002 fbe7 	bl	800316c <__errno>
 800099e:	4603      	mov	r3, r0
 80009a0:	2216      	movs	r2, #22
 80009a2:	601a      	str	r2, [r3, #0]
  return -1;
 80009a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	3708      	adds	r7, #8
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}

080009b0 <_exit>:

void _exit (int status)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80009b8:	f04f 31ff 	mov.w	r1, #4294967295
 80009bc:	6878      	ldr	r0, [r7, #4]
 80009be:	f7ff ffe7 	bl	8000990 <_kill>
  while (1) {}    /* Make sure we hang here */
 80009c2:	e7fe      	b.n	80009c2 <_exit+0x12>

080009c4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b086      	sub	sp, #24
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	60f8      	str	r0, [r7, #12]
 80009cc:	60b9      	str	r1, [r7, #8]
 80009ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009d0:	2300      	movs	r3, #0
 80009d2:	617b      	str	r3, [r7, #20]
 80009d4:	e00a      	b.n	80009ec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009d6:	f3af 8000 	nop.w
 80009da:	4601      	mov	r1, r0
 80009dc:	68bb      	ldr	r3, [r7, #8]
 80009de:	1c5a      	adds	r2, r3, #1
 80009e0:	60ba      	str	r2, [r7, #8]
 80009e2:	b2ca      	uxtb	r2, r1
 80009e4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009e6:	697b      	ldr	r3, [r7, #20]
 80009e8:	3301      	adds	r3, #1
 80009ea:	617b      	str	r3, [r7, #20]
 80009ec:	697a      	ldr	r2, [r7, #20]
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	429a      	cmp	r2, r3
 80009f2:	dbf0      	blt.n	80009d6 <_read+0x12>
  }

  return len;
 80009f4:	687b      	ldr	r3, [r7, #4]
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	3718      	adds	r7, #24
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}

080009fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009fe:	b580      	push	{r7, lr}
 8000a00:	b086      	sub	sp, #24
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	60f8      	str	r0, [r7, #12]
 8000a06:	60b9      	str	r1, [r7, #8]
 8000a08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	617b      	str	r3, [r7, #20]
 8000a0e:	e009      	b.n	8000a24 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a10:	68bb      	ldr	r3, [r7, #8]
 8000a12:	1c5a      	adds	r2, r3, #1
 8000a14:	60ba      	str	r2, [r7, #8]
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	3301      	adds	r3, #1
 8000a22:	617b      	str	r3, [r7, #20]
 8000a24:	697a      	ldr	r2, [r7, #20]
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	429a      	cmp	r2, r3
 8000a2a:	dbf1      	blt.n	8000a10 <_write+0x12>
  }
  return len;
 8000a2c:	687b      	ldr	r3, [r7, #4]
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	3718      	adds	r7, #24
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}

08000a36 <_close>:

int _close(int file)
{
 8000a36:	b480      	push	{r7}
 8000a38:	b083      	sub	sp, #12
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	370c      	adds	r7, #12
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr

08000a4e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a4e:	b480      	push	{r7}
 8000a50:	b083      	sub	sp, #12
 8000a52:	af00      	add	r7, sp, #0
 8000a54:	6078      	str	r0, [r7, #4]
 8000a56:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a5e:	605a      	str	r2, [r3, #4]
  return 0;
 8000a60:	2300      	movs	r3, #0
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	370c      	adds	r7, #12
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr

08000a6e <_isatty>:

int _isatty(int file)
{
 8000a6e:	b480      	push	{r7}
 8000a70:	b083      	sub	sp, #12
 8000a72:	af00      	add	r7, sp, #0
 8000a74:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a76:	2301      	movs	r3, #1
}
 8000a78:	4618      	mov	r0, r3
 8000a7a:	370c      	adds	r7, #12
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a82:	4770      	bx	lr

08000a84 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a84:	b480      	push	{r7}
 8000a86:	b085      	sub	sp, #20
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	60f8      	str	r0, [r7, #12]
 8000a8c:	60b9      	str	r1, [r7, #8]
 8000a8e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a90:	2300      	movs	r3, #0
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	3714      	adds	r7, #20
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
	...

08000aa0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b086      	sub	sp, #24
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000aa8:	4a14      	ldr	r2, [pc, #80]	; (8000afc <_sbrk+0x5c>)
 8000aaa:	4b15      	ldr	r3, [pc, #84]	; (8000b00 <_sbrk+0x60>)
 8000aac:	1ad3      	subs	r3, r2, r3
 8000aae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ab4:	4b13      	ldr	r3, [pc, #76]	; (8000b04 <_sbrk+0x64>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d102      	bne.n	8000ac2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000abc:	4b11      	ldr	r3, [pc, #68]	; (8000b04 <_sbrk+0x64>)
 8000abe:	4a12      	ldr	r2, [pc, #72]	; (8000b08 <_sbrk+0x68>)
 8000ac0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ac2:	4b10      	ldr	r3, [pc, #64]	; (8000b04 <_sbrk+0x64>)
 8000ac4:	681a      	ldr	r2, [r3, #0]
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	4413      	add	r3, r2
 8000aca:	693a      	ldr	r2, [r7, #16]
 8000acc:	429a      	cmp	r2, r3
 8000ace:	d207      	bcs.n	8000ae0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ad0:	f002 fb4c 	bl	800316c <__errno>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	220c      	movs	r2, #12
 8000ad8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ada:	f04f 33ff 	mov.w	r3, #4294967295
 8000ade:	e009      	b.n	8000af4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ae0:	4b08      	ldr	r3, [pc, #32]	; (8000b04 <_sbrk+0x64>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ae6:	4b07      	ldr	r3, [pc, #28]	; (8000b04 <_sbrk+0x64>)
 8000ae8:	681a      	ldr	r2, [r3, #0]
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	4413      	add	r3, r2
 8000aee:	4a05      	ldr	r2, [pc, #20]	; (8000b04 <_sbrk+0x64>)
 8000af0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000af2:	68fb      	ldr	r3, [r7, #12]
}
 8000af4:	4618      	mov	r0, r3
 8000af6:	3718      	adds	r7, #24
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	20004000 	.word	0x20004000
 8000b00:	00000400 	.word	0x00000400
 8000b04:	20000224 	.word	0x20000224
 8000b08:	20000378 	.word	0x20000378

08000b0c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b10:	4b06      	ldr	r3, [pc, #24]	; (8000b2c <SystemInit+0x20>)
 8000b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b16:	4a05      	ldr	r2, [pc, #20]	; (8000b2c <SystemInit+0x20>)
 8000b18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b20:	bf00      	nop
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	e000ed00 	.word	0xe000ed00

08000b30 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000b30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b68 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b34:	f7ff ffea 	bl	8000b0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b38:	480c      	ldr	r0, [pc, #48]	; (8000b6c <LoopForever+0x6>)
  ldr r1, =_edata
 8000b3a:	490d      	ldr	r1, [pc, #52]	; (8000b70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b3c:	4a0d      	ldr	r2, [pc, #52]	; (8000b74 <LoopForever+0xe>)
  movs r3, #0
 8000b3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b40:	e002      	b.n	8000b48 <LoopCopyDataInit>

08000b42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b46:	3304      	adds	r3, #4

08000b48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b4c:	d3f9      	bcc.n	8000b42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b4e:	4a0a      	ldr	r2, [pc, #40]	; (8000b78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b50:	4c0a      	ldr	r4, [pc, #40]	; (8000b7c <LoopForever+0x16>)
  movs r3, #0
 8000b52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b54:	e001      	b.n	8000b5a <LoopFillZerobss>

08000b56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b58:	3204      	adds	r2, #4

08000b5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b5c:	d3fb      	bcc.n	8000b56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b5e:	f002 fb0b 	bl	8003178 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b62:	f7ff fba5 	bl	80002b0 <main>

08000b66 <LoopForever>:

LoopForever:
    b LoopForever
 8000b66:	e7fe      	b.n	8000b66 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000b68:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000b6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b70:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 8000b74:	08003f78 	.word	0x08003f78
  ldr r2, =_sbss
 8000b78:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 8000b7c:	20000378 	.word	0x20000378

08000b80 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b80:	e7fe      	b.n	8000b80 <ADC1_IRQHandler>
	...

08000b84 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b88:	4b08      	ldr	r3, [pc, #32]	; (8000bac <HAL_Init+0x28>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a07      	ldr	r2, [pc, #28]	; (8000bac <HAL_Init+0x28>)
 8000b8e:	f043 0310 	orr.w	r3, r3, #16
 8000b92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b94:	2003      	movs	r0, #3
 8000b96:	f000 f931 	bl	8000dfc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b9a:	2000      	movs	r0, #0
 8000b9c:	f000 f808 	bl	8000bb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ba0:	f7ff fe5e 	bl	8000860 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ba4:	2300      	movs	r3, #0
}
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	40022000 	.word	0x40022000

08000bb0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bb8:	4b12      	ldr	r3, [pc, #72]	; (8000c04 <HAL_InitTick+0x54>)
 8000bba:	681a      	ldr	r2, [r3, #0]
 8000bbc:	4b12      	ldr	r3, [pc, #72]	; (8000c08 <HAL_InitTick+0x58>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f000 f93b 	bl	8000e4a <HAL_SYSTICK_Config>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	e00e      	b.n	8000bfc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	2b0f      	cmp	r3, #15
 8000be2:	d80a      	bhi.n	8000bfa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000be4:	2200      	movs	r2, #0
 8000be6:	6879      	ldr	r1, [r7, #4]
 8000be8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bec:	f000 f911 	bl	8000e12 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bf0:	4a06      	ldr	r2, [pc, #24]	; (8000c0c <HAL_InitTick+0x5c>)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	e000      	b.n	8000bfc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bfa:	2301      	movs	r3, #1
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3708      	adds	r7, #8
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	20000038 	.word	0x20000038
 8000c08:	20000040 	.word	0x20000040
 8000c0c:	2000003c 	.word	0x2000003c

08000c10 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c14:	4b06      	ldr	r3, [pc, #24]	; (8000c30 <HAL_IncTick+0x20>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	461a      	mov	r2, r3
 8000c1a:	4b06      	ldr	r3, [pc, #24]	; (8000c34 <HAL_IncTick+0x24>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	4413      	add	r3, r2
 8000c20:	4a04      	ldr	r2, [pc, #16]	; (8000c34 <HAL_IncTick+0x24>)
 8000c22:	6013      	str	r3, [r2, #0]
}
 8000c24:	bf00      	nop
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	20000040 	.word	0x20000040
 8000c34:	20000228 	.word	0x20000228

08000c38 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c3c:	4b03      	ldr	r3, [pc, #12]	; (8000c4c <HAL_GetTick+0x14>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	20000228 	.word	0x20000228

08000c50 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c58:	f7ff ffee 	bl	8000c38 <HAL_GetTick>
 8000c5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	60fb      	str	r3, [r7, #12]

  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c68:	d005      	beq.n	8000c76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c6a:	4b0a      	ldr	r3, [pc, #40]	; (8000c94 <HAL_Delay+0x44>)
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	461a      	mov	r2, r3
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	4413      	add	r3, r2
 8000c74:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c76:	bf00      	nop
 8000c78:	f7ff ffde 	bl	8000c38 <HAL_GetTick>
 8000c7c:	4602      	mov	r2, r0
 8000c7e:	68bb      	ldr	r3, [r7, #8]
 8000c80:	1ad3      	subs	r3, r2, r3
 8000c82:	68fa      	ldr	r2, [r7, #12]
 8000c84:	429a      	cmp	r2, r3
 8000c86:	d8f7      	bhi.n	8000c78 <HAL_Delay+0x28>
  {
  }
}
 8000c88:	bf00      	nop
 8000c8a:	bf00      	nop
 8000c8c:	3710      	adds	r7, #16
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	20000040 	.word	0x20000040

08000c98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b085      	sub	sp, #20
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	f003 0307 	and.w	r3, r3, #7
 8000ca6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ca8:	4b0c      	ldr	r3, [pc, #48]	; (8000cdc <__NVIC_SetPriorityGrouping+0x44>)
 8000caa:	68db      	ldr	r3, [r3, #12]
 8000cac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cae:	68ba      	ldr	r2, [r7, #8]
 8000cb0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cca:	4a04      	ldr	r2, [pc, #16]	; (8000cdc <__NVIC_SetPriorityGrouping+0x44>)
 8000ccc:	68bb      	ldr	r3, [r7, #8]
 8000cce:	60d3      	str	r3, [r2, #12]
}
 8000cd0:	bf00      	nop
 8000cd2:	3714      	adds	r7, #20
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cda:	4770      	bx	lr
 8000cdc:	e000ed00 	.word	0xe000ed00

08000ce0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ce4:	4b04      	ldr	r3, [pc, #16]	; (8000cf8 <__NVIC_GetPriorityGrouping+0x18>)
 8000ce6:	68db      	ldr	r3, [r3, #12]
 8000ce8:	0a1b      	lsrs	r3, r3, #8
 8000cea:	f003 0307 	and.w	r3, r3, #7
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr
 8000cf8:	e000ed00 	.word	0xe000ed00

08000cfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b083      	sub	sp, #12
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	4603      	mov	r3, r0
 8000d04:	6039      	str	r1, [r7, #0]
 8000d06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	db0a      	blt.n	8000d26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	b2da      	uxtb	r2, r3
 8000d14:	490c      	ldr	r1, [pc, #48]	; (8000d48 <__NVIC_SetPriority+0x4c>)
 8000d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d1a:	0112      	lsls	r2, r2, #4
 8000d1c:	b2d2      	uxtb	r2, r2
 8000d1e:	440b      	add	r3, r1
 8000d20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d24:	e00a      	b.n	8000d3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	b2da      	uxtb	r2, r3
 8000d2a:	4908      	ldr	r1, [pc, #32]	; (8000d4c <__NVIC_SetPriority+0x50>)
 8000d2c:	79fb      	ldrb	r3, [r7, #7]
 8000d2e:	f003 030f 	and.w	r3, r3, #15
 8000d32:	3b04      	subs	r3, #4
 8000d34:	0112      	lsls	r2, r2, #4
 8000d36:	b2d2      	uxtb	r2, r2
 8000d38:	440b      	add	r3, r1
 8000d3a:	761a      	strb	r2, [r3, #24]
}
 8000d3c:	bf00      	nop
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr
 8000d48:	e000e100 	.word	0xe000e100
 8000d4c:	e000ed00 	.word	0xe000ed00

08000d50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b089      	sub	sp, #36	; 0x24
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	60f8      	str	r0, [r7, #12]
 8000d58:	60b9      	str	r1, [r7, #8]
 8000d5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	f003 0307 	and.w	r3, r3, #7
 8000d62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d64:	69fb      	ldr	r3, [r7, #28]
 8000d66:	f1c3 0307 	rsb	r3, r3, #7
 8000d6a:	2b04      	cmp	r3, #4
 8000d6c:	bf28      	it	cs
 8000d6e:	2304      	movcs	r3, #4
 8000d70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d72:	69fb      	ldr	r3, [r7, #28]
 8000d74:	3304      	adds	r3, #4
 8000d76:	2b06      	cmp	r3, #6
 8000d78:	d902      	bls.n	8000d80 <NVIC_EncodePriority+0x30>
 8000d7a:	69fb      	ldr	r3, [r7, #28]
 8000d7c:	3b03      	subs	r3, #3
 8000d7e:	e000      	b.n	8000d82 <NVIC_EncodePriority+0x32>
 8000d80:	2300      	movs	r3, #0
 8000d82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d84:	f04f 32ff 	mov.w	r2, #4294967295
 8000d88:	69bb      	ldr	r3, [r7, #24]
 8000d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8e:	43da      	mvns	r2, r3
 8000d90:	68bb      	ldr	r3, [r7, #8]
 8000d92:	401a      	ands	r2, r3
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d98:	f04f 31ff 	mov.w	r1, #4294967295
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000da2:	43d9      	mvns	r1, r3
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000da8:	4313      	orrs	r3, r2
         );
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	3724      	adds	r7, #36	; 0x24
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr
	...

08000db8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	3b01      	subs	r3, #1
 8000dc4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000dc8:	d301      	bcc.n	8000dce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dca:	2301      	movs	r3, #1
 8000dcc:	e00f      	b.n	8000dee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dce:	4a0a      	ldr	r2, [pc, #40]	; (8000df8 <SysTick_Config+0x40>)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	3b01      	subs	r3, #1
 8000dd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dd6:	210f      	movs	r1, #15
 8000dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ddc:	f7ff ff8e 	bl	8000cfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000de0:	4b05      	ldr	r3, [pc, #20]	; (8000df8 <SysTick_Config+0x40>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000de6:	4b04      	ldr	r3, [pc, #16]	; (8000df8 <SysTick_Config+0x40>)
 8000de8:	2207      	movs	r2, #7
 8000dea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dec:	2300      	movs	r3, #0
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	3708      	adds	r7, #8
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	e000e010 	.word	0xe000e010

08000dfc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e04:	6878      	ldr	r0, [r7, #4]
 8000e06:	f7ff ff47 	bl	8000c98 <__NVIC_SetPriorityGrouping>
}
 8000e0a:	bf00      	nop
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}

08000e12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	b086      	sub	sp, #24
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	4603      	mov	r3, r0
 8000e1a:	60b9      	str	r1, [r7, #8]
 8000e1c:	607a      	str	r2, [r7, #4]
 8000e1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e20:	2300      	movs	r3, #0
 8000e22:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e24:	f7ff ff5c 	bl	8000ce0 <__NVIC_GetPriorityGrouping>
 8000e28:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e2a:	687a      	ldr	r2, [r7, #4]
 8000e2c:	68b9      	ldr	r1, [r7, #8]
 8000e2e:	6978      	ldr	r0, [r7, #20]
 8000e30:	f7ff ff8e 	bl	8000d50 <NVIC_EncodePriority>
 8000e34:	4602      	mov	r2, r0
 8000e36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e3a:	4611      	mov	r1, r2
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f7ff ff5d 	bl	8000cfc <__NVIC_SetPriority>
}
 8000e42:	bf00      	nop
 8000e44:	3718      	adds	r7, #24
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}

08000e4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	b082      	sub	sp, #8
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e52:	6878      	ldr	r0, [r7, #4]
 8000e54:	f7ff ffb0 	bl	8000db8 <SysTick_Config>
 8000e58:	4603      	mov	r3, r0
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	3708      	adds	r7, #8
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
	...

08000e64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b087      	sub	sp, #28
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
 8000e6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e72:	e14e      	b.n	8001112 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	681a      	ldr	r2, [r3, #0]
 8000e78:	2101      	movs	r1, #1
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e80:	4013      	ands	r3, r2
 8000e82:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	f000 8140 	beq.w	800110c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	f003 0303 	and.w	r3, r3, #3
 8000e94:	2b01      	cmp	r3, #1
 8000e96:	d005      	beq.n	8000ea4 <HAL_GPIO_Init+0x40>
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	f003 0303 	and.w	r3, r3, #3
 8000ea0:	2b02      	cmp	r3, #2
 8000ea2:	d130      	bne.n	8000f06 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	689b      	ldr	r3, [r3, #8]
 8000ea8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	005b      	lsls	r3, r3, #1
 8000eae:	2203      	movs	r2, #3
 8000eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb4:	43db      	mvns	r3, r3
 8000eb6:	693a      	ldr	r2, [r7, #16]
 8000eb8:	4013      	ands	r3, r2
 8000eba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	68da      	ldr	r2, [r3, #12]
 8000ec0:	697b      	ldr	r3, [r7, #20]
 8000ec2:	005b      	lsls	r3, r3, #1
 8000ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec8:	693a      	ldr	r2, [r7, #16]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	693a      	ldr	r2, [r7, #16]
 8000ed2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000eda:	2201      	movs	r2, #1
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee2:	43db      	mvns	r3, r3
 8000ee4:	693a      	ldr	r2, [r7, #16]
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	091b      	lsrs	r3, r3, #4
 8000ef0:	f003 0201 	and.w	r2, r3, #1
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	4313      	orrs	r3, r2
 8000efe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	693a      	ldr	r2, [r7, #16]
 8000f04:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	f003 0303 	and.w	r3, r3, #3
 8000f0e:	2b03      	cmp	r3, #3
 8000f10:	d017      	beq.n	8000f42 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	68db      	ldr	r3, [r3, #12]
 8000f16:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	005b      	lsls	r3, r3, #1
 8000f1c:	2203      	movs	r2, #3
 8000f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f22:	43db      	mvns	r3, r3
 8000f24:	693a      	ldr	r2, [r7, #16]
 8000f26:	4013      	ands	r3, r2
 8000f28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	689a      	ldr	r2, [r3, #8]
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	005b      	lsls	r3, r3, #1
 8000f32:	fa02 f303 	lsl.w	r3, r2, r3
 8000f36:	693a      	ldr	r2, [r7, #16]
 8000f38:	4313      	orrs	r3, r2
 8000f3a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	685b      	ldr	r3, [r3, #4]
 8000f46:	f003 0303 	and.w	r3, r3, #3
 8000f4a:	2b02      	cmp	r3, #2
 8000f4c:	d123      	bne.n	8000f96 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	08da      	lsrs	r2, r3, #3
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	3208      	adds	r2, #8
 8000f56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f5a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	f003 0307 	and.w	r3, r3, #7
 8000f62:	009b      	lsls	r3, r3, #2
 8000f64:	220f      	movs	r2, #15
 8000f66:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6a:	43db      	mvns	r3, r3
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	4013      	ands	r3, r2
 8000f70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	691a      	ldr	r2, [r3, #16]
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	f003 0307 	and.w	r3, r3, #7
 8000f7c:	009b      	lsls	r3, r3, #2
 8000f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	4313      	orrs	r3, r2
 8000f86:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	08da      	lsrs	r2, r3, #3
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	3208      	adds	r2, #8
 8000f90:	6939      	ldr	r1, [r7, #16]
 8000f92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	005b      	lsls	r3, r3, #1
 8000fa0:	2203      	movs	r2, #3
 8000fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa6:	43db      	mvns	r3, r3
 8000fa8:	693a      	ldr	r2, [r7, #16]
 8000faa:	4013      	ands	r3, r2
 8000fac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	f003 0203 	and.w	r2, r3, #3
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	005b      	lsls	r3, r3, #1
 8000fba:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbe:	693a      	ldr	r2, [r7, #16]
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	693a      	ldr	r2, [r7, #16]
 8000fc8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	f000 809a 	beq.w	800110c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fd8:	4b55      	ldr	r3, [pc, #340]	; (8001130 <HAL_GPIO_Init+0x2cc>)
 8000fda:	699b      	ldr	r3, [r3, #24]
 8000fdc:	4a54      	ldr	r2, [pc, #336]	; (8001130 <HAL_GPIO_Init+0x2cc>)
 8000fde:	f043 0301 	orr.w	r3, r3, #1
 8000fe2:	6193      	str	r3, [r2, #24]
 8000fe4:	4b52      	ldr	r3, [pc, #328]	; (8001130 <HAL_GPIO_Init+0x2cc>)
 8000fe6:	699b      	ldr	r3, [r3, #24]
 8000fe8:	f003 0301 	and.w	r3, r3, #1
 8000fec:	60bb      	str	r3, [r7, #8]
 8000fee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000ff0:	4a50      	ldr	r2, [pc, #320]	; (8001134 <HAL_GPIO_Init+0x2d0>)
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	089b      	lsrs	r3, r3, #2
 8000ff6:	3302      	adds	r3, #2
 8000ff8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ffc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	f003 0303 	and.w	r3, r3, #3
 8001004:	009b      	lsls	r3, r3, #2
 8001006:	220f      	movs	r2, #15
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	43db      	mvns	r3, r3
 800100e:	693a      	ldr	r2, [r7, #16]
 8001010:	4013      	ands	r3, r2
 8001012:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800101a:	d013      	beq.n	8001044 <HAL_GPIO_Init+0x1e0>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	4a46      	ldr	r2, [pc, #280]	; (8001138 <HAL_GPIO_Init+0x2d4>)
 8001020:	4293      	cmp	r3, r2
 8001022:	d00d      	beq.n	8001040 <HAL_GPIO_Init+0x1dc>
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	4a45      	ldr	r2, [pc, #276]	; (800113c <HAL_GPIO_Init+0x2d8>)
 8001028:	4293      	cmp	r3, r2
 800102a:	d007      	beq.n	800103c <HAL_GPIO_Init+0x1d8>
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	4a44      	ldr	r2, [pc, #272]	; (8001140 <HAL_GPIO_Init+0x2dc>)
 8001030:	4293      	cmp	r3, r2
 8001032:	d101      	bne.n	8001038 <HAL_GPIO_Init+0x1d4>
 8001034:	2303      	movs	r3, #3
 8001036:	e006      	b.n	8001046 <HAL_GPIO_Init+0x1e2>
 8001038:	2305      	movs	r3, #5
 800103a:	e004      	b.n	8001046 <HAL_GPIO_Init+0x1e2>
 800103c:	2302      	movs	r3, #2
 800103e:	e002      	b.n	8001046 <HAL_GPIO_Init+0x1e2>
 8001040:	2301      	movs	r3, #1
 8001042:	e000      	b.n	8001046 <HAL_GPIO_Init+0x1e2>
 8001044:	2300      	movs	r3, #0
 8001046:	697a      	ldr	r2, [r7, #20]
 8001048:	f002 0203 	and.w	r2, r2, #3
 800104c:	0092      	lsls	r2, r2, #2
 800104e:	4093      	lsls	r3, r2
 8001050:	693a      	ldr	r2, [r7, #16]
 8001052:	4313      	orrs	r3, r2
 8001054:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001056:	4937      	ldr	r1, [pc, #220]	; (8001134 <HAL_GPIO_Init+0x2d0>)
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	089b      	lsrs	r3, r3, #2
 800105c:	3302      	adds	r3, #2
 800105e:	693a      	ldr	r2, [r7, #16]
 8001060:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001064:	4b37      	ldr	r3, [pc, #220]	; (8001144 <HAL_GPIO_Init+0x2e0>)
 8001066:	689b      	ldr	r3, [r3, #8]
 8001068:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	43db      	mvns	r3, r3
 800106e:	693a      	ldr	r2, [r7, #16]
 8001070:	4013      	ands	r3, r2
 8001072:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800107c:	2b00      	cmp	r3, #0
 800107e:	d003      	beq.n	8001088 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001080:	693a      	ldr	r2, [r7, #16]
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	4313      	orrs	r3, r2
 8001086:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001088:	4a2e      	ldr	r2, [pc, #184]	; (8001144 <HAL_GPIO_Init+0x2e0>)
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800108e:	4b2d      	ldr	r3, [pc, #180]	; (8001144 <HAL_GPIO_Init+0x2e0>)
 8001090:	68db      	ldr	r3, [r3, #12]
 8001092:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	43db      	mvns	r3, r3
 8001098:	693a      	ldr	r2, [r7, #16]
 800109a:	4013      	ands	r3, r2
 800109c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d003      	beq.n	80010b2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	4313      	orrs	r3, r2
 80010b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80010b2:	4a24      	ldr	r2, [pc, #144]	; (8001144 <HAL_GPIO_Init+0x2e0>)
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80010b8:	4b22      	ldr	r3, [pc, #136]	; (8001144 <HAL_GPIO_Init+0x2e0>)
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	43db      	mvns	r3, r3
 80010c2:	693a      	ldr	r2, [r7, #16]
 80010c4:	4013      	ands	r3, r2
 80010c6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d003      	beq.n	80010dc <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80010d4:	693a      	ldr	r2, [r7, #16]
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	4313      	orrs	r3, r2
 80010da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80010dc:	4a19      	ldr	r2, [pc, #100]	; (8001144 <HAL_GPIO_Init+0x2e0>)
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010e2:	4b18      	ldr	r3, [pc, #96]	; (8001144 <HAL_GPIO_Init+0x2e0>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	43db      	mvns	r3, r3
 80010ec:	693a      	ldr	r2, [r7, #16]
 80010ee:	4013      	ands	r3, r2
 80010f0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d003      	beq.n	8001106 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80010fe:	693a      	ldr	r2, [r7, #16]
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	4313      	orrs	r3, r2
 8001104:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001106:	4a0f      	ldr	r2, [pc, #60]	; (8001144 <HAL_GPIO_Init+0x2e0>)
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	3301      	adds	r3, #1
 8001110:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	fa22 f303 	lsr.w	r3, r2, r3
 800111c:	2b00      	cmp	r3, #0
 800111e:	f47f aea9 	bne.w	8000e74 <HAL_GPIO_Init+0x10>
  }
}
 8001122:	bf00      	nop
 8001124:	bf00      	nop
 8001126:	371c      	adds	r7, #28
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr
 8001130:	40021000 	.word	0x40021000
 8001134:	40010000 	.word	0x40010000
 8001138:	48000400 	.word	0x48000400
 800113c:	48000800 	.word	0x48000800
 8001140:	48000c00 	.word	0x48000c00
 8001144:	40010400 	.word	0x40010400

08001148 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001148:	b480      	push	{r7}
 800114a:	b083      	sub	sp, #12
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
 8001150:	460b      	mov	r3, r1
 8001152:	807b      	strh	r3, [r7, #2]
 8001154:	4613      	mov	r3, r2
 8001156:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001158:	787b      	ldrb	r3, [r7, #1]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d003      	beq.n	8001166 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800115e:	887a      	ldrh	r2, [r7, #2]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001164:	e002      	b.n	800116c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001166:	887a      	ldrh	r2, [r7, #2]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800116c:	bf00      	nop
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr

08001178 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800117e:	af00      	add	r7, sp, #0
 8001180:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001184:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001188:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800118a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800118e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d102      	bne.n	800119e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001198:	2301      	movs	r3, #1
 800119a:	f001 b823 	b.w	80021e4 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800119e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011a2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f003 0301 	and.w	r3, r3, #1
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	f000 817d 	beq.w	80014ae <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80011b4:	4bbc      	ldr	r3, [pc, #752]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	f003 030c 	and.w	r3, r3, #12
 80011bc:	2b04      	cmp	r3, #4
 80011be:	d00c      	beq.n	80011da <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80011c0:	4bb9      	ldr	r3, [pc, #740]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f003 030c 	and.w	r3, r3, #12
 80011c8:	2b08      	cmp	r3, #8
 80011ca:	d15c      	bne.n	8001286 <HAL_RCC_OscConfig+0x10e>
 80011cc:	4bb6      	ldr	r3, [pc, #728]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011d8:	d155      	bne.n	8001286 <HAL_RCC_OscConfig+0x10e>
 80011da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011de:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011e2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80011e6:	fa93 f3a3 	rbit	r3, r3
 80011ea:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80011ee:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011f2:	fab3 f383 	clz	r3, r3
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	095b      	lsrs	r3, r3, #5
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	f043 0301 	orr.w	r3, r3, #1
 8001200:	b2db      	uxtb	r3, r3
 8001202:	2b01      	cmp	r3, #1
 8001204:	d102      	bne.n	800120c <HAL_RCC_OscConfig+0x94>
 8001206:	4ba8      	ldr	r3, [pc, #672]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	e015      	b.n	8001238 <HAL_RCC_OscConfig+0xc0>
 800120c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001210:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001214:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8001218:	fa93 f3a3 	rbit	r3, r3
 800121c:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001220:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001224:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001228:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800122c:	fa93 f3a3 	rbit	r3, r3
 8001230:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8001234:	4b9c      	ldr	r3, [pc, #624]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 8001236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001238:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800123c:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8001240:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001244:	fa92 f2a2 	rbit	r2, r2
 8001248:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800124c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001250:	fab2 f282 	clz	r2, r2
 8001254:	b2d2      	uxtb	r2, r2
 8001256:	f042 0220 	orr.w	r2, r2, #32
 800125a:	b2d2      	uxtb	r2, r2
 800125c:	f002 021f 	and.w	r2, r2, #31
 8001260:	2101      	movs	r1, #1
 8001262:	fa01 f202 	lsl.w	r2, r1, r2
 8001266:	4013      	ands	r3, r2
 8001268:	2b00      	cmp	r3, #0
 800126a:	f000 811f 	beq.w	80014ac <HAL_RCC_OscConfig+0x334>
 800126e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001272:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	2b00      	cmp	r3, #0
 800127c:	f040 8116 	bne.w	80014ac <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8001280:	2301      	movs	r3, #1
 8001282:	f000 bfaf 	b.w	80021e4 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001286:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800128a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001296:	d106      	bne.n	80012a6 <HAL_RCC_OscConfig+0x12e>
 8001298:	4b83      	ldr	r3, [pc, #524]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a82      	ldr	r2, [pc, #520]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 800129e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012a2:	6013      	str	r3, [r2, #0]
 80012a4:	e036      	b.n	8001314 <HAL_RCC_OscConfig+0x19c>
 80012a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012aa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d10c      	bne.n	80012d0 <HAL_RCC_OscConfig+0x158>
 80012b6:	4b7c      	ldr	r3, [pc, #496]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4a7b      	ldr	r2, [pc, #492]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 80012bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012c0:	6013      	str	r3, [r2, #0]
 80012c2:	4b79      	ldr	r3, [pc, #484]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a78      	ldr	r2, [pc, #480]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 80012c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012cc:	6013      	str	r3, [r2, #0]
 80012ce:	e021      	b.n	8001314 <HAL_RCC_OscConfig+0x19c>
 80012d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012d4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012e0:	d10c      	bne.n	80012fc <HAL_RCC_OscConfig+0x184>
 80012e2:	4b71      	ldr	r3, [pc, #452]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a70      	ldr	r2, [pc, #448]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 80012e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012ec:	6013      	str	r3, [r2, #0]
 80012ee:	4b6e      	ldr	r3, [pc, #440]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a6d      	ldr	r2, [pc, #436]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 80012f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012f8:	6013      	str	r3, [r2, #0]
 80012fa:	e00b      	b.n	8001314 <HAL_RCC_OscConfig+0x19c>
 80012fc:	4b6a      	ldr	r3, [pc, #424]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a69      	ldr	r2, [pc, #420]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 8001302:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001306:	6013      	str	r3, [r2, #0]
 8001308:	4b67      	ldr	r3, [pc, #412]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a66      	ldr	r2, [pc, #408]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 800130e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001312:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001314:	4b64      	ldr	r3, [pc, #400]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 8001316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001318:	f023 020f 	bic.w	r2, r3, #15
 800131c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001320:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	689b      	ldr	r3, [r3, #8]
 8001328:	495f      	ldr	r1, [pc, #380]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 800132a:	4313      	orrs	r3, r2
 800132c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800132e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001332:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d059      	beq.n	80013f2 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800133e:	f7ff fc7b 	bl	8000c38 <HAL_GetTick>
 8001342:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001346:	e00a      	b.n	800135e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001348:	f7ff fc76 	bl	8000c38 <HAL_GetTick>
 800134c:	4602      	mov	r2, r0
 800134e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001352:	1ad3      	subs	r3, r2, r3
 8001354:	2b64      	cmp	r3, #100	; 0x64
 8001356:	d902      	bls.n	800135e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001358:	2303      	movs	r3, #3
 800135a:	f000 bf43 	b.w	80021e4 <HAL_RCC_OscConfig+0x106c>
 800135e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001362:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001366:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800136a:	fa93 f3a3 	rbit	r3, r3
 800136e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8001372:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001376:	fab3 f383 	clz	r3, r3
 800137a:	b2db      	uxtb	r3, r3
 800137c:	095b      	lsrs	r3, r3, #5
 800137e:	b2db      	uxtb	r3, r3
 8001380:	f043 0301 	orr.w	r3, r3, #1
 8001384:	b2db      	uxtb	r3, r3
 8001386:	2b01      	cmp	r3, #1
 8001388:	d102      	bne.n	8001390 <HAL_RCC_OscConfig+0x218>
 800138a:	4b47      	ldr	r3, [pc, #284]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	e015      	b.n	80013bc <HAL_RCC_OscConfig+0x244>
 8001390:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001394:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001398:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800139c:	fa93 f3a3 	rbit	r3, r3
 80013a0:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80013a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013a8:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80013ac:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80013b0:	fa93 f3a3 	rbit	r3, r3
 80013b4:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80013b8:	4b3b      	ldr	r3, [pc, #236]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 80013ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013bc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80013c0:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80013c4:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80013c8:	fa92 f2a2 	rbit	r2, r2
 80013cc:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80013d0:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80013d4:	fab2 f282 	clz	r2, r2
 80013d8:	b2d2      	uxtb	r2, r2
 80013da:	f042 0220 	orr.w	r2, r2, #32
 80013de:	b2d2      	uxtb	r2, r2
 80013e0:	f002 021f 	and.w	r2, r2, #31
 80013e4:	2101      	movs	r1, #1
 80013e6:	fa01 f202 	lsl.w	r2, r1, r2
 80013ea:	4013      	ands	r3, r2
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d0ab      	beq.n	8001348 <HAL_RCC_OscConfig+0x1d0>
 80013f0:	e05d      	b.n	80014ae <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013f2:	f7ff fc21 	bl	8000c38 <HAL_GetTick>
 80013f6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013fa:	e00a      	b.n	8001412 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013fc:	f7ff fc1c 	bl	8000c38 <HAL_GetTick>
 8001400:	4602      	mov	r2, r0
 8001402:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	2b64      	cmp	r3, #100	; 0x64
 800140a:	d902      	bls.n	8001412 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 800140c:	2303      	movs	r3, #3
 800140e:	f000 bee9 	b.w	80021e4 <HAL_RCC_OscConfig+0x106c>
 8001412:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001416:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800141a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800141e:	fa93 f3a3 	rbit	r3, r3
 8001422:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8001426:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800142a:	fab3 f383 	clz	r3, r3
 800142e:	b2db      	uxtb	r3, r3
 8001430:	095b      	lsrs	r3, r3, #5
 8001432:	b2db      	uxtb	r3, r3
 8001434:	f043 0301 	orr.w	r3, r3, #1
 8001438:	b2db      	uxtb	r3, r3
 800143a:	2b01      	cmp	r3, #1
 800143c:	d102      	bne.n	8001444 <HAL_RCC_OscConfig+0x2cc>
 800143e:	4b1a      	ldr	r3, [pc, #104]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	e015      	b.n	8001470 <HAL_RCC_OscConfig+0x2f8>
 8001444:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001448:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800144c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001450:	fa93 f3a3 	rbit	r3, r3
 8001454:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001458:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800145c:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001460:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001464:	fa93 f3a3 	rbit	r3, r3
 8001468:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800146c:	4b0e      	ldr	r3, [pc, #56]	; (80014a8 <HAL_RCC_OscConfig+0x330>)
 800146e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001470:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001474:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8001478:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800147c:	fa92 f2a2 	rbit	r2, r2
 8001480:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8001484:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8001488:	fab2 f282 	clz	r2, r2
 800148c:	b2d2      	uxtb	r2, r2
 800148e:	f042 0220 	orr.w	r2, r2, #32
 8001492:	b2d2      	uxtb	r2, r2
 8001494:	f002 021f 	and.w	r2, r2, #31
 8001498:	2101      	movs	r1, #1
 800149a:	fa01 f202 	lsl.w	r2, r1, r2
 800149e:	4013      	ands	r3, r2
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d1ab      	bne.n	80013fc <HAL_RCC_OscConfig+0x284>
 80014a4:	e003      	b.n	80014ae <HAL_RCC_OscConfig+0x336>
 80014a6:	bf00      	nop
 80014a8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014b2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f003 0302 	and.w	r3, r3, #2
 80014be:	2b00      	cmp	r3, #0
 80014c0:	f000 817d 	beq.w	80017be <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80014c4:	4ba6      	ldr	r3, [pc, #664]	; (8001760 <HAL_RCC_OscConfig+0x5e8>)
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f003 030c 	and.w	r3, r3, #12
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d00b      	beq.n	80014e8 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80014d0:	4ba3      	ldr	r3, [pc, #652]	; (8001760 <HAL_RCC_OscConfig+0x5e8>)
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	f003 030c 	and.w	r3, r3, #12
 80014d8:	2b08      	cmp	r3, #8
 80014da:	d172      	bne.n	80015c2 <HAL_RCC_OscConfig+0x44a>
 80014dc:	4ba0      	ldr	r3, [pc, #640]	; (8001760 <HAL_RCC_OscConfig+0x5e8>)
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d16c      	bne.n	80015c2 <HAL_RCC_OscConfig+0x44a>
 80014e8:	2302      	movs	r3, #2
 80014ea:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ee:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80014f2:	fa93 f3a3 	rbit	r3, r3
 80014f6:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80014fa:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014fe:	fab3 f383 	clz	r3, r3
 8001502:	b2db      	uxtb	r3, r3
 8001504:	095b      	lsrs	r3, r3, #5
 8001506:	b2db      	uxtb	r3, r3
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	b2db      	uxtb	r3, r3
 800150e:	2b01      	cmp	r3, #1
 8001510:	d102      	bne.n	8001518 <HAL_RCC_OscConfig+0x3a0>
 8001512:	4b93      	ldr	r3, [pc, #588]	; (8001760 <HAL_RCC_OscConfig+0x5e8>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	e013      	b.n	8001540 <HAL_RCC_OscConfig+0x3c8>
 8001518:	2302      	movs	r3, #2
 800151a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800151e:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001522:	fa93 f3a3 	rbit	r3, r3
 8001526:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800152a:	2302      	movs	r3, #2
 800152c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001530:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001534:	fa93 f3a3 	rbit	r3, r3
 8001538:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800153c:	4b88      	ldr	r3, [pc, #544]	; (8001760 <HAL_RCC_OscConfig+0x5e8>)
 800153e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001540:	2202      	movs	r2, #2
 8001542:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001546:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800154a:	fa92 f2a2 	rbit	r2, r2
 800154e:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8001552:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001556:	fab2 f282 	clz	r2, r2
 800155a:	b2d2      	uxtb	r2, r2
 800155c:	f042 0220 	orr.w	r2, r2, #32
 8001560:	b2d2      	uxtb	r2, r2
 8001562:	f002 021f 	and.w	r2, r2, #31
 8001566:	2101      	movs	r1, #1
 8001568:	fa01 f202 	lsl.w	r2, r1, r2
 800156c:	4013      	ands	r3, r2
 800156e:	2b00      	cmp	r3, #0
 8001570:	d00a      	beq.n	8001588 <HAL_RCC_OscConfig+0x410>
 8001572:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001576:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	691b      	ldr	r3, [r3, #16]
 800157e:	2b01      	cmp	r3, #1
 8001580:	d002      	beq.n	8001588 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8001582:	2301      	movs	r3, #1
 8001584:	f000 be2e 	b.w	80021e4 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001588:	4b75      	ldr	r3, [pc, #468]	; (8001760 <HAL_RCC_OscConfig+0x5e8>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001590:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001594:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	695b      	ldr	r3, [r3, #20]
 800159c:	21f8      	movs	r1, #248	; 0xf8
 800159e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015a2:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80015a6:	fa91 f1a1 	rbit	r1, r1
 80015aa:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80015ae:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80015b2:	fab1 f181 	clz	r1, r1
 80015b6:	b2c9      	uxtb	r1, r1
 80015b8:	408b      	lsls	r3, r1
 80015ba:	4969      	ldr	r1, [pc, #420]	; (8001760 <HAL_RCC_OscConfig+0x5e8>)
 80015bc:	4313      	orrs	r3, r2
 80015be:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015c0:	e0fd      	b.n	80017be <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015c6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	691b      	ldr	r3, [r3, #16]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	f000 8088 	beq.w	80016e4 <HAL_RCC_OscConfig+0x56c>
 80015d4:	2301      	movs	r3, #1
 80015d6:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015da:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80015de:	fa93 f3a3 	rbit	r3, r3
 80015e2:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80015e6:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015ea:	fab3 f383 	clz	r3, r3
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80015f4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	461a      	mov	r2, r3
 80015fc:	2301      	movs	r3, #1
 80015fe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001600:	f7ff fb1a 	bl	8000c38 <HAL_GetTick>
 8001604:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001608:	e00a      	b.n	8001620 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800160a:	f7ff fb15 	bl	8000c38 <HAL_GetTick>
 800160e:	4602      	mov	r2, r0
 8001610:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	2b02      	cmp	r3, #2
 8001618:	d902      	bls.n	8001620 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800161a:	2303      	movs	r3, #3
 800161c:	f000 bde2 	b.w	80021e4 <HAL_RCC_OscConfig+0x106c>
 8001620:	2302      	movs	r3, #2
 8001622:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001626:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800162a:	fa93 f3a3 	rbit	r3, r3
 800162e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8001632:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001636:	fab3 f383 	clz	r3, r3
 800163a:	b2db      	uxtb	r3, r3
 800163c:	095b      	lsrs	r3, r3, #5
 800163e:	b2db      	uxtb	r3, r3
 8001640:	f043 0301 	orr.w	r3, r3, #1
 8001644:	b2db      	uxtb	r3, r3
 8001646:	2b01      	cmp	r3, #1
 8001648:	d102      	bne.n	8001650 <HAL_RCC_OscConfig+0x4d8>
 800164a:	4b45      	ldr	r3, [pc, #276]	; (8001760 <HAL_RCC_OscConfig+0x5e8>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	e013      	b.n	8001678 <HAL_RCC_OscConfig+0x500>
 8001650:	2302      	movs	r3, #2
 8001652:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001656:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800165a:	fa93 f3a3 	rbit	r3, r3
 800165e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001662:	2302      	movs	r3, #2
 8001664:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001668:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800166c:	fa93 f3a3 	rbit	r3, r3
 8001670:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001674:	4b3a      	ldr	r3, [pc, #232]	; (8001760 <HAL_RCC_OscConfig+0x5e8>)
 8001676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001678:	2202      	movs	r2, #2
 800167a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800167e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001682:	fa92 f2a2 	rbit	r2, r2
 8001686:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800168a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800168e:	fab2 f282 	clz	r2, r2
 8001692:	b2d2      	uxtb	r2, r2
 8001694:	f042 0220 	orr.w	r2, r2, #32
 8001698:	b2d2      	uxtb	r2, r2
 800169a:	f002 021f 	and.w	r2, r2, #31
 800169e:	2101      	movs	r1, #1
 80016a0:	fa01 f202 	lsl.w	r2, r1, r2
 80016a4:	4013      	ands	r3, r2
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d0af      	beq.n	800160a <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016aa:	4b2d      	ldr	r3, [pc, #180]	; (8001760 <HAL_RCC_OscConfig+0x5e8>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	695b      	ldr	r3, [r3, #20]
 80016be:	21f8      	movs	r1, #248	; 0xf8
 80016c0:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016c4:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80016c8:	fa91 f1a1 	rbit	r1, r1
 80016cc:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80016d0:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80016d4:	fab1 f181 	clz	r1, r1
 80016d8:	b2c9      	uxtb	r1, r1
 80016da:	408b      	lsls	r3, r1
 80016dc:	4920      	ldr	r1, [pc, #128]	; (8001760 <HAL_RCC_OscConfig+0x5e8>)
 80016de:	4313      	orrs	r3, r2
 80016e0:	600b      	str	r3, [r1, #0]
 80016e2:	e06c      	b.n	80017be <HAL_RCC_OscConfig+0x646>
 80016e4:	2301      	movs	r3, #1
 80016e6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ea:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80016ee:	fa93 f3a3 	rbit	r3, r3
 80016f2:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80016f6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016fa:	fab3 f383 	clz	r3, r3
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001704:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001708:	009b      	lsls	r3, r3, #2
 800170a:	461a      	mov	r2, r3
 800170c:	2300      	movs	r3, #0
 800170e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001710:	f7ff fa92 	bl	8000c38 <HAL_GetTick>
 8001714:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001718:	e00a      	b.n	8001730 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800171a:	f7ff fa8d 	bl	8000c38 <HAL_GetTick>
 800171e:	4602      	mov	r2, r0
 8001720:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	2b02      	cmp	r3, #2
 8001728:	d902      	bls.n	8001730 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800172a:	2303      	movs	r3, #3
 800172c:	f000 bd5a 	b.w	80021e4 <HAL_RCC_OscConfig+0x106c>
 8001730:	2302      	movs	r3, #2
 8001732:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001736:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800173a:	fa93 f3a3 	rbit	r3, r3
 800173e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001742:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001746:	fab3 f383 	clz	r3, r3
 800174a:	b2db      	uxtb	r3, r3
 800174c:	095b      	lsrs	r3, r3, #5
 800174e:	b2db      	uxtb	r3, r3
 8001750:	f043 0301 	orr.w	r3, r3, #1
 8001754:	b2db      	uxtb	r3, r3
 8001756:	2b01      	cmp	r3, #1
 8001758:	d104      	bne.n	8001764 <HAL_RCC_OscConfig+0x5ec>
 800175a:	4b01      	ldr	r3, [pc, #4]	; (8001760 <HAL_RCC_OscConfig+0x5e8>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	e015      	b.n	800178c <HAL_RCC_OscConfig+0x614>
 8001760:	40021000 	.word	0x40021000
 8001764:	2302      	movs	r3, #2
 8001766:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800176a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800176e:	fa93 f3a3 	rbit	r3, r3
 8001772:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001776:	2302      	movs	r3, #2
 8001778:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800177c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001780:	fa93 f3a3 	rbit	r3, r3
 8001784:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001788:	4bc8      	ldr	r3, [pc, #800]	; (8001aac <HAL_RCC_OscConfig+0x934>)
 800178a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800178c:	2202      	movs	r2, #2
 800178e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001792:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001796:	fa92 f2a2 	rbit	r2, r2
 800179a:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800179e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80017a2:	fab2 f282 	clz	r2, r2
 80017a6:	b2d2      	uxtb	r2, r2
 80017a8:	f042 0220 	orr.w	r2, r2, #32
 80017ac:	b2d2      	uxtb	r2, r2
 80017ae:	f002 021f 	and.w	r2, r2, #31
 80017b2:	2101      	movs	r1, #1
 80017b4:	fa01 f202 	lsl.w	r2, r1, r2
 80017b8:	4013      	ands	r3, r2
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d1ad      	bne.n	800171a <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017c2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f003 0308 	and.w	r3, r3, #8
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	f000 8110 	beq.w	80019f4 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017d8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	699b      	ldr	r3, [r3, #24]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d079      	beq.n	80018d8 <HAL_RCC_OscConfig+0x760>
 80017e4:	2301      	movs	r3, #1
 80017e6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ea:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80017ee:	fa93 f3a3 	rbit	r3, r3
 80017f2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80017f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017fa:	fab3 f383 	clz	r3, r3
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	461a      	mov	r2, r3
 8001802:	4bab      	ldr	r3, [pc, #684]	; (8001ab0 <HAL_RCC_OscConfig+0x938>)
 8001804:	4413      	add	r3, r2
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	461a      	mov	r2, r3
 800180a:	2301      	movs	r3, #1
 800180c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800180e:	f7ff fa13 	bl	8000c38 <HAL_GetTick>
 8001812:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001816:	e00a      	b.n	800182e <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001818:	f7ff fa0e 	bl	8000c38 <HAL_GetTick>
 800181c:	4602      	mov	r2, r0
 800181e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001822:	1ad3      	subs	r3, r2, r3
 8001824:	2b02      	cmp	r3, #2
 8001826:	d902      	bls.n	800182e <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8001828:	2303      	movs	r3, #3
 800182a:	f000 bcdb 	b.w	80021e4 <HAL_RCC_OscConfig+0x106c>
 800182e:	2302      	movs	r3, #2
 8001830:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001834:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001838:	fa93 f3a3 	rbit	r3, r3
 800183c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001840:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001844:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001848:	2202      	movs	r2, #2
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001850:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	fa93 f2a3 	rbit	r2, r3
 800185a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800185e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001868:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800186c:	2202      	movs	r2, #2
 800186e:	601a      	str	r2, [r3, #0]
 8001870:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001874:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	fa93 f2a3 	rbit	r2, r3
 800187e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001882:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001886:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001888:	4b88      	ldr	r3, [pc, #544]	; (8001aac <HAL_RCC_OscConfig+0x934>)
 800188a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800188c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001890:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001894:	2102      	movs	r1, #2
 8001896:	6019      	str	r1, [r3, #0]
 8001898:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800189c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	fa93 f1a3 	rbit	r1, r3
 80018a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018aa:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80018ae:	6019      	str	r1, [r3, #0]
  return result;
 80018b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018b4:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	fab3 f383 	clz	r3, r3
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	f003 031f 	and.w	r3, r3, #31
 80018ca:	2101      	movs	r1, #1
 80018cc:	fa01 f303 	lsl.w	r3, r1, r3
 80018d0:	4013      	ands	r3, r2
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d0a0      	beq.n	8001818 <HAL_RCC_OscConfig+0x6a0>
 80018d6:	e08d      	b.n	80019f4 <HAL_RCC_OscConfig+0x87c>
 80018d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018dc:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80018e0:	2201      	movs	r2, #1
 80018e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018e8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	fa93 f2a3 	rbit	r2, r3
 80018f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018f6:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80018fa:	601a      	str	r2, [r3, #0]
  return result;
 80018fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001900:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001904:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001906:	fab3 f383 	clz	r3, r3
 800190a:	b2db      	uxtb	r3, r3
 800190c:	461a      	mov	r2, r3
 800190e:	4b68      	ldr	r3, [pc, #416]	; (8001ab0 <HAL_RCC_OscConfig+0x938>)
 8001910:	4413      	add	r3, r2
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	461a      	mov	r2, r3
 8001916:	2300      	movs	r3, #0
 8001918:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800191a:	f7ff f98d 	bl	8000c38 <HAL_GetTick>
 800191e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001922:	e00a      	b.n	800193a <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001924:	f7ff f988 	bl	8000c38 <HAL_GetTick>
 8001928:	4602      	mov	r2, r0
 800192a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	2b02      	cmp	r3, #2
 8001932:	d902      	bls.n	800193a <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8001934:	2303      	movs	r3, #3
 8001936:	f000 bc55 	b.w	80021e4 <HAL_RCC_OscConfig+0x106c>
 800193a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800193e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001942:	2202      	movs	r2, #2
 8001944:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001946:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800194a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	fa93 f2a3 	rbit	r2, r3
 8001954:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001958:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800195c:	601a      	str	r2, [r3, #0]
 800195e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001962:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001966:	2202      	movs	r2, #2
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800196e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	fa93 f2a3 	rbit	r2, r3
 8001978:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800197c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001980:	601a      	str	r2, [r3, #0]
 8001982:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001986:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800198a:	2202      	movs	r2, #2
 800198c:	601a      	str	r2, [r3, #0]
 800198e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001992:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	fa93 f2a3 	rbit	r2, r3
 800199c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019a0:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80019a4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019a6:	4b41      	ldr	r3, [pc, #260]	; (8001aac <HAL_RCC_OscConfig+0x934>)
 80019a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019ae:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80019b2:	2102      	movs	r1, #2
 80019b4:	6019      	str	r1, [r3, #0]
 80019b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019ba:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	fa93 f1a3 	rbit	r1, r3
 80019c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019c8:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80019cc:	6019      	str	r1, [r3, #0]
  return result;
 80019ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019d2:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	fab3 f383 	clz	r3, r3
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	f003 031f 	and.w	r3, r3, #31
 80019e8:	2101      	movs	r1, #1
 80019ea:	fa01 f303 	lsl.w	r3, r1, r3
 80019ee:	4013      	ands	r3, r2
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d197      	bne.n	8001924 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019f8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f003 0304 	and.w	r3, r3, #4
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	f000 81a1 	beq.w	8001d4c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a10:	4b26      	ldr	r3, [pc, #152]	; (8001aac <HAL_RCC_OscConfig+0x934>)
 8001a12:	69db      	ldr	r3, [r3, #28]
 8001a14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d116      	bne.n	8001a4a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a1c:	4b23      	ldr	r3, [pc, #140]	; (8001aac <HAL_RCC_OscConfig+0x934>)
 8001a1e:	69db      	ldr	r3, [r3, #28]
 8001a20:	4a22      	ldr	r2, [pc, #136]	; (8001aac <HAL_RCC_OscConfig+0x934>)
 8001a22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a26:	61d3      	str	r3, [r2, #28]
 8001a28:	4b20      	ldr	r3, [pc, #128]	; (8001aac <HAL_RCC_OscConfig+0x934>)
 8001a2a:	69db      	ldr	r3, [r3, #28]
 8001a2c:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001a30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a34:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001a38:	601a      	str	r2, [r3, #0]
 8001a3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a3e:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001a42:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001a44:	2301      	movs	r3, #1
 8001a46:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a4a:	4b1a      	ldr	r3, [pc, #104]	; (8001ab4 <HAL_RCC_OscConfig+0x93c>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d11a      	bne.n	8001a8c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a56:	4b17      	ldr	r3, [pc, #92]	; (8001ab4 <HAL_RCC_OscConfig+0x93c>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a16      	ldr	r2, [pc, #88]	; (8001ab4 <HAL_RCC_OscConfig+0x93c>)
 8001a5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a60:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a62:	f7ff f8e9 	bl	8000c38 <HAL_GetTick>
 8001a66:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a6a:	e009      	b.n	8001a80 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a6c:	f7ff f8e4 	bl	8000c38 <HAL_GetTick>
 8001a70:	4602      	mov	r2, r0
 8001a72:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a76:	1ad3      	subs	r3, r2, r3
 8001a78:	2b64      	cmp	r3, #100	; 0x64
 8001a7a:	d901      	bls.n	8001a80 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	e3b1      	b.n	80021e4 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a80:	4b0c      	ldr	r3, [pc, #48]	; (8001ab4 <HAL_RCC_OscConfig+0x93c>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d0ef      	beq.n	8001a6c <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a90:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d10d      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x940>
 8001a9c:	4b03      	ldr	r3, [pc, #12]	; (8001aac <HAL_RCC_OscConfig+0x934>)
 8001a9e:	6a1b      	ldr	r3, [r3, #32]
 8001aa0:	4a02      	ldr	r2, [pc, #8]	; (8001aac <HAL_RCC_OscConfig+0x934>)
 8001aa2:	f043 0301 	orr.w	r3, r3, #1
 8001aa6:	6213      	str	r3, [r2, #32]
 8001aa8:	e03c      	b.n	8001b24 <HAL_RCC_OscConfig+0x9ac>
 8001aaa:	bf00      	nop
 8001aac:	40021000 	.word	0x40021000
 8001ab0:	10908120 	.word	0x10908120
 8001ab4:	40007000 	.word	0x40007000
 8001ab8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001abc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d10c      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x96a>
 8001ac8:	4bc1      	ldr	r3, [pc, #772]	; (8001dd0 <HAL_RCC_OscConfig+0xc58>)
 8001aca:	6a1b      	ldr	r3, [r3, #32]
 8001acc:	4ac0      	ldr	r2, [pc, #768]	; (8001dd0 <HAL_RCC_OscConfig+0xc58>)
 8001ace:	f023 0301 	bic.w	r3, r3, #1
 8001ad2:	6213      	str	r3, [r2, #32]
 8001ad4:	4bbe      	ldr	r3, [pc, #760]	; (8001dd0 <HAL_RCC_OscConfig+0xc58>)
 8001ad6:	6a1b      	ldr	r3, [r3, #32]
 8001ad8:	4abd      	ldr	r2, [pc, #756]	; (8001dd0 <HAL_RCC_OscConfig+0xc58>)
 8001ada:	f023 0304 	bic.w	r3, r3, #4
 8001ade:	6213      	str	r3, [r2, #32]
 8001ae0:	e020      	b.n	8001b24 <HAL_RCC_OscConfig+0x9ac>
 8001ae2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ae6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	68db      	ldr	r3, [r3, #12]
 8001aee:	2b05      	cmp	r3, #5
 8001af0:	d10c      	bne.n	8001b0c <HAL_RCC_OscConfig+0x994>
 8001af2:	4bb7      	ldr	r3, [pc, #732]	; (8001dd0 <HAL_RCC_OscConfig+0xc58>)
 8001af4:	6a1b      	ldr	r3, [r3, #32]
 8001af6:	4ab6      	ldr	r2, [pc, #728]	; (8001dd0 <HAL_RCC_OscConfig+0xc58>)
 8001af8:	f043 0304 	orr.w	r3, r3, #4
 8001afc:	6213      	str	r3, [r2, #32]
 8001afe:	4bb4      	ldr	r3, [pc, #720]	; (8001dd0 <HAL_RCC_OscConfig+0xc58>)
 8001b00:	6a1b      	ldr	r3, [r3, #32]
 8001b02:	4ab3      	ldr	r2, [pc, #716]	; (8001dd0 <HAL_RCC_OscConfig+0xc58>)
 8001b04:	f043 0301 	orr.w	r3, r3, #1
 8001b08:	6213      	str	r3, [r2, #32]
 8001b0a:	e00b      	b.n	8001b24 <HAL_RCC_OscConfig+0x9ac>
 8001b0c:	4bb0      	ldr	r3, [pc, #704]	; (8001dd0 <HAL_RCC_OscConfig+0xc58>)
 8001b0e:	6a1b      	ldr	r3, [r3, #32]
 8001b10:	4aaf      	ldr	r2, [pc, #700]	; (8001dd0 <HAL_RCC_OscConfig+0xc58>)
 8001b12:	f023 0301 	bic.w	r3, r3, #1
 8001b16:	6213      	str	r3, [r2, #32]
 8001b18:	4bad      	ldr	r3, [pc, #692]	; (8001dd0 <HAL_RCC_OscConfig+0xc58>)
 8001b1a:	6a1b      	ldr	r3, [r3, #32]
 8001b1c:	4aac      	ldr	r2, [pc, #688]	; (8001dd0 <HAL_RCC_OscConfig+0xc58>)
 8001b1e:	f023 0304 	bic.w	r3, r3, #4
 8001b22:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b28:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	f000 8081 	beq.w	8001c38 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b36:	f7ff f87f 	bl	8000c38 <HAL_GetTick>
 8001b3a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b3e:	e00b      	b.n	8001b58 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b40:	f7ff f87a 	bl	8000c38 <HAL_GetTick>
 8001b44:	4602      	mov	r2, r0
 8001b46:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d901      	bls.n	8001b58 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8001b54:	2303      	movs	r3, #3
 8001b56:	e345      	b.n	80021e4 <HAL_RCC_OscConfig+0x106c>
 8001b58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b5c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001b60:	2202      	movs	r2, #2
 8001b62:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b68:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	fa93 f2a3 	rbit	r2, r3
 8001b72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b76:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b80:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001b84:	2202      	movs	r2, #2
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b8c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	fa93 f2a3 	rbit	r2, r3
 8001b96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b9a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001b9e:	601a      	str	r2, [r3, #0]
  return result;
 8001ba0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ba4:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001ba8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001baa:	fab3 f383 	clz	r3, r3
 8001bae:	b2db      	uxtb	r3, r3
 8001bb0:	095b      	lsrs	r3, r3, #5
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	f043 0302 	orr.w	r3, r3, #2
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	2b02      	cmp	r3, #2
 8001bbc:	d102      	bne.n	8001bc4 <HAL_RCC_OscConfig+0xa4c>
 8001bbe:	4b84      	ldr	r3, [pc, #528]	; (8001dd0 <HAL_RCC_OscConfig+0xc58>)
 8001bc0:	6a1b      	ldr	r3, [r3, #32]
 8001bc2:	e013      	b.n	8001bec <HAL_RCC_OscConfig+0xa74>
 8001bc4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bc8:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001bcc:	2202      	movs	r2, #2
 8001bce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bd4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	fa93 f2a3 	rbit	r2, r3
 8001bde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001be2:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001be6:	601a      	str	r2, [r3, #0]
 8001be8:	4b79      	ldr	r3, [pc, #484]	; (8001dd0 <HAL_RCC_OscConfig+0xc58>)
 8001bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bec:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bf0:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001bf4:	2102      	movs	r1, #2
 8001bf6:	6011      	str	r1, [r2, #0]
 8001bf8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bfc:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001c00:	6812      	ldr	r2, [r2, #0]
 8001c02:	fa92 f1a2 	rbit	r1, r2
 8001c06:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c0a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001c0e:	6011      	str	r1, [r2, #0]
  return result;
 8001c10:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c14:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001c18:	6812      	ldr	r2, [r2, #0]
 8001c1a:	fab2 f282 	clz	r2, r2
 8001c1e:	b2d2      	uxtb	r2, r2
 8001c20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001c24:	b2d2      	uxtb	r2, r2
 8001c26:	f002 021f 	and.w	r2, r2, #31
 8001c2a:	2101      	movs	r1, #1
 8001c2c:	fa01 f202 	lsl.w	r2, r1, r2
 8001c30:	4013      	ands	r3, r2
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d084      	beq.n	8001b40 <HAL_RCC_OscConfig+0x9c8>
 8001c36:	e07f      	b.n	8001d38 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c38:	f7fe fffe 	bl	8000c38 <HAL_GetTick>
 8001c3c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c40:	e00b      	b.n	8001c5a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c42:	f7fe fff9 	bl	8000c38 <HAL_GetTick>
 8001c46:	4602      	mov	r2, r0
 8001c48:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d901      	bls.n	8001c5a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8001c56:	2303      	movs	r3, #3
 8001c58:	e2c4      	b.n	80021e4 <HAL_RCC_OscConfig+0x106c>
 8001c5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c5e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8001c62:	2202      	movs	r2, #2
 8001c64:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c6a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	fa93 f2a3 	rbit	r2, r3
 8001c74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c78:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001c7c:	601a      	str	r2, [r3, #0]
 8001c7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c82:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001c86:	2202      	movs	r2, #2
 8001c88:	601a      	str	r2, [r3, #0]
 8001c8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c8e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	fa93 f2a3 	rbit	r2, r3
 8001c98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c9c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001ca0:	601a      	str	r2, [r3, #0]
  return result;
 8001ca2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ca6:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001caa:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cac:	fab3 f383 	clz	r3, r3
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	095b      	lsrs	r3, r3, #5
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	f043 0302 	orr.w	r3, r3, #2
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d102      	bne.n	8001cc6 <HAL_RCC_OscConfig+0xb4e>
 8001cc0:	4b43      	ldr	r3, [pc, #268]	; (8001dd0 <HAL_RCC_OscConfig+0xc58>)
 8001cc2:	6a1b      	ldr	r3, [r3, #32]
 8001cc4:	e013      	b.n	8001cee <HAL_RCC_OscConfig+0xb76>
 8001cc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cca:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001cce:	2202      	movs	r2, #2
 8001cd0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cd6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	fa93 f2a3 	rbit	r2, r3
 8001ce0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ce4:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	4b39      	ldr	r3, [pc, #228]	; (8001dd0 <HAL_RCC_OscConfig+0xc58>)
 8001cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cee:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001cf2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001cf6:	2102      	movs	r1, #2
 8001cf8:	6011      	str	r1, [r2, #0]
 8001cfa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001cfe:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001d02:	6812      	ldr	r2, [r2, #0]
 8001d04:	fa92 f1a2 	rbit	r1, r2
 8001d08:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001d0c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001d10:	6011      	str	r1, [r2, #0]
  return result;
 8001d12:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001d16:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001d1a:	6812      	ldr	r2, [r2, #0]
 8001d1c:	fab2 f282 	clz	r2, r2
 8001d20:	b2d2      	uxtb	r2, r2
 8001d22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d26:	b2d2      	uxtb	r2, r2
 8001d28:	f002 021f 	and.w	r2, r2, #31
 8001d2c:	2101      	movs	r1, #1
 8001d2e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d32:	4013      	ands	r3, r2
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d184      	bne.n	8001c42 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001d38:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d105      	bne.n	8001d4c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d40:	4b23      	ldr	r3, [pc, #140]	; (8001dd0 <HAL_RCC_OscConfig+0xc58>)
 8001d42:	69db      	ldr	r3, [r3, #28]
 8001d44:	4a22      	ldr	r2, [pc, #136]	; (8001dd0 <HAL_RCC_OscConfig+0xc58>)
 8001d46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d4a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d50:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	69db      	ldr	r3, [r3, #28]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	f000 8242 	beq.w	80021e2 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d5e:	4b1c      	ldr	r3, [pc, #112]	; (8001dd0 <HAL_RCC_OscConfig+0xc58>)
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f003 030c 	and.w	r3, r3, #12
 8001d66:	2b08      	cmp	r3, #8
 8001d68:	f000 8213 	beq.w	8002192 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d70:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	69db      	ldr	r3, [r3, #28]
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	f040 8162 	bne.w	8002042 <HAL_RCC_OscConfig+0xeca>
 8001d7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d82:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001d86:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001d8a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d90:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	fa93 f2a3 	rbit	r2, r3
 8001d9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d9e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001da2:	601a      	str	r2, [r3, #0]
  return result;
 8001da4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001da8:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001dac:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dae:	fab3 f383 	clz	r3, r3
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001db8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dc4:	f7fe ff38 	bl	8000c38 <HAL_GetTick>
 8001dc8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dcc:	e00c      	b.n	8001de8 <HAL_RCC_OscConfig+0xc70>
 8001dce:	bf00      	nop
 8001dd0:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dd4:	f7fe ff30 	bl	8000c38 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001dde:	1ad3      	subs	r3, r2, r3
 8001de0:	2b02      	cmp	r3, #2
 8001de2:	d901      	bls.n	8001de8 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8001de4:	2303      	movs	r3, #3
 8001de6:	e1fd      	b.n	80021e4 <HAL_RCC_OscConfig+0x106c>
 8001de8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dec:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001df0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001df4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dfa:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	fa93 f2a3 	rbit	r2, r3
 8001e04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e08:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001e0c:	601a      	str	r2, [r3, #0]
  return result;
 8001e0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e12:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001e16:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e18:	fab3 f383 	clz	r3, r3
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	095b      	lsrs	r3, r3, #5
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	f043 0301 	orr.w	r3, r3, #1
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	2b01      	cmp	r3, #1
 8001e2a:	d102      	bne.n	8001e32 <HAL_RCC_OscConfig+0xcba>
 8001e2c:	4bb0      	ldr	r3, [pc, #704]	; (80020f0 <HAL_RCC_OscConfig+0xf78>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	e027      	b.n	8001e82 <HAL_RCC_OscConfig+0xd0a>
 8001e32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e36:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001e3a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e3e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e44:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	fa93 f2a3 	rbit	r2, r3
 8001e4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e52:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001e56:	601a      	str	r2, [r3, #0]
 8001e58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e5c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001e60:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e64:	601a      	str	r2, [r3, #0]
 8001e66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e6a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	fa93 f2a3 	rbit	r2, r3
 8001e74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e78:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001e7c:	601a      	str	r2, [r3, #0]
 8001e7e:	4b9c      	ldr	r3, [pc, #624]	; (80020f0 <HAL_RCC_OscConfig+0xf78>)
 8001e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e82:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001e86:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001e8a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001e8e:	6011      	str	r1, [r2, #0]
 8001e90:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001e94:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001e98:	6812      	ldr	r2, [r2, #0]
 8001e9a:	fa92 f1a2 	rbit	r1, r2
 8001e9e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ea2:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001ea6:	6011      	str	r1, [r2, #0]
  return result;
 8001ea8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001eac:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001eb0:	6812      	ldr	r2, [r2, #0]
 8001eb2:	fab2 f282 	clz	r2, r2
 8001eb6:	b2d2      	uxtb	r2, r2
 8001eb8:	f042 0220 	orr.w	r2, r2, #32
 8001ebc:	b2d2      	uxtb	r2, r2
 8001ebe:	f002 021f 	and.w	r2, r2, #31
 8001ec2:	2101      	movs	r1, #1
 8001ec4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ec8:	4013      	ands	r3, r2
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d182      	bne.n	8001dd4 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ece:	4b88      	ldr	r3, [pc, #544]	; (80020f0 <HAL_RCC_OscConfig+0xf78>)
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001ed6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001eda:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001ee2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ee6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	6a1b      	ldr	r3, [r3, #32]
 8001eee:	430b      	orrs	r3, r1
 8001ef0:	497f      	ldr	r1, [pc, #508]	; (80020f0 <HAL_RCC_OscConfig+0xf78>)
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	604b      	str	r3, [r1, #4]
 8001ef6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001efa:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001efe:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001f02:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f08:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	fa93 f2a3 	rbit	r2, r3
 8001f12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f16:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001f1a:	601a      	str	r2, [r3, #0]
  return result;
 8001f1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f20:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001f24:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f26:	fab3 f383 	clz	r3, r3
 8001f2a:	b2db      	uxtb	r3, r3
 8001f2c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001f30:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	461a      	mov	r2, r3
 8001f38:	2301      	movs	r3, #1
 8001f3a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f3c:	f7fe fe7c 	bl	8000c38 <HAL_GetTick>
 8001f40:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f44:	e009      	b.n	8001f5a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f46:	f7fe fe77 	bl	8000c38 <HAL_GetTick>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	2b02      	cmp	r3, #2
 8001f54:	d901      	bls.n	8001f5a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8001f56:	2303      	movs	r3, #3
 8001f58:	e144      	b.n	80021e4 <HAL_RCC_OscConfig+0x106c>
 8001f5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f5e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001f62:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f66:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f6c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	fa93 f2a3 	rbit	r2, r3
 8001f76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f7a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001f7e:	601a      	str	r2, [r3, #0]
  return result;
 8001f80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f84:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001f88:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f8a:	fab3 f383 	clz	r3, r3
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	095b      	lsrs	r3, r3, #5
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	f043 0301 	orr.w	r3, r3, #1
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d102      	bne.n	8001fa4 <HAL_RCC_OscConfig+0xe2c>
 8001f9e:	4b54      	ldr	r3, [pc, #336]	; (80020f0 <HAL_RCC_OscConfig+0xf78>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	e027      	b.n	8001ff4 <HAL_RCC_OscConfig+0xe7c>
 8001fa4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fa8:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001fac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001fb0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fb6:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	fa93 f2a3 	rbit	r2, r3
 8001fc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fc4:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001fc8:	601a      	str	r2, [r3, #0]
 8001fca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fce:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001fd2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001fd6:	601a      	str	r2, [r3, #0]
 8001fd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fdc:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	fa93 f2a3 	rbit	r2, r3
 8001fe6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fea:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001fee:	601a      	str	r2, [r3, #0]
 8001ff0:	4b3f      	ldr	r3, [pc, #252]	; (80020f0 <HAL_RCC_OscConfig+0xf78>)
 8001ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ff8:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001ffc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002000:	6011      	str	r1, [r2, #0]
 8002002:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002006:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800200a:	6812      	ldr	r2, [r2, #0]
 800200c:	fa92 f1a2 	rbit	r1, r2
 8002010:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002014:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002018:	6011      	str	r1, [r2, #0]
  return result;
 800201a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800201e:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002022:	6812      	ldr	r2, [r2, #0]
 8002024:	fab2 f282 	clz	r2, r2
 8002028:	b2d2      	uxtb	r2, r2
 800202a:	f042 0220 	orr.w	r2, r2, #32
 800202e:	b2d2      	uxtb	r2, r2
 8002030:	f002 021f 	and.w	r2, r2, #31
 8002034:	2101      	movs	r1, #1
 8002036:	fa01 f202 	lsl.w	r2, r1, r2
 800203a:	4013      	ands	r3, r2
 800203c:	2b00      	cmp	r3, #0
 800203e:	d082      	beq.n	8001f46 <HAL_RCC_OscConfig+0xdce>
 8002040:	e0cf      	b.n	80021e2 <HAL_RCC_OscConfig+0x106a>
 8002042:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002046:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800204a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800204e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002050:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002054:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	fa93 f2a3 	rbit	r2, r3
 800205e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002062:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002066:	601a      	str	r2, [r3, #0]
  return result;
 8002068:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800206c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002070:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002072:	fab3 f383 	clz	r3, r3
 8002076:	b2db      	uxtb	r3, r3
 8002078:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800207c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	461a      	mov	r2, r3
 8002084:	2300      	movs	r3, #0
 8002086:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002088:	f7fe fdd6 	bl	8000c38 <HAL_GetTick>
 800208c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002090:	e009      	b.n	80020a6 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002092:	f7fe fdd1 	bl	8000c38 <HAL_GetTick>
 8002096:	4602      	mov	r2, r0
 8002098:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d901      	bls.n	80020a6 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e09e      	b.n	80021e4 <HAL_RCC_OscConfig+0x106c>
 80020a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020aa:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80020ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020b8:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	fa93 f2a3 	rbit	r2, r3
 80020c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020c6:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80020ca:	601a      	str	r2, [r3, #0]
  return result;
 80020cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020d0:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80020d4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020d6:	fab3 f383 	clz	r3, r3
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	095b      	lsrs	r3, r3, #5
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	f043 0301 	orr.w	r3, r3, #1
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d104      	bne.n	80020f4 <HAL_RCC_OscConfig+0xf7c>
 80020ea:	4b01      	ldr	r3, [pc, #4]	; (80020f0 <HAL_RCC_OscConfig+0xf78>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	e029      	b.n	8002144 <HAL_RCC_OscConfig+0xfcc>
 80020f0:	40021000 	.word	0x40021000
 80020f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020f8:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80020fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002100:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002102:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002106:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	fa93 f2a3 	rbit	r2, r3
 8002110:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002114:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8002118:	601a      	str	r2, [r3, #0]
 800211a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800211e:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002122:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002126:	601a      	str	r2, [r3, #0]
 8002128:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800212c:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	fa93 f2a3 	rbit	r2, r3
 8002136:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800213a:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800213e:	601a      	str	r2, [r3, #0]
 8002140:	4b2b      	ldr	r3, [pc, #172]	; (80021f0 <HAL_RCC_OscConfig+0x1078>)
 8002142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002144:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002148:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800214c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002150:	6011      	str	r1, [r2, #0]
 8002152:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002156:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800215a:	6812      	ldr	r2, [r2, #0]
 800215c:	fa92 f1a2 	rbit	r1, r2
 8002160:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002164:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002168:	6011      	str	r1, [r2, #0]
  return result;
 800216a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800216e:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002172:	6812      	ldr	r2, [r2, #0]
 8002174:	fab2 f282 	clz	r2, r2
 8002178:	b2d2      	uxtb	r2, r2
 800217a:	f042 0220 	orr.w	r2, r2, #32
 800217e:	b2d2      	uxtb	r2, r2
 8002180:	f002 021f 	and.w	r2, r2, #31
 8002184:	2101      	movs	r1, #1
 8002186:	fa01 f202 	lsl.w	r2, r1, r2
 800218a:	4013      	ands	r3, r2
 800218c:	2b00      	cmp	r3, #0
 800218e:	d180      	bne.n	8002092 <HAL_RCC_OscConfig+0xf1a>
 8002190:	e027      	b.n	80021e2 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002192:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002196:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	69db      	ldr	r3, [r3, #28]
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d101      	bne.n	80021a6 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e01e      	b.n	80021e4 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021a6:	4b12      	ldr	r3, [pc, #72]	; (80021f0 <HAL_RCC_OscConfig+0x1078>)
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80021ae:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80021b2:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80021b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021ba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	6a1b      	ldr	r3, [r3, #32]
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d10b      	bne.n	80021de <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80021c6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80021ca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80021ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021d2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80021da:	429a      	cmp	r2, r3
 80021dc:	d001      	beq.n	80021e2 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e000      	b.n	80021e4 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80021e2:	2300      	movs	r3, #0
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	40021000 	.word	0x40021000

080021f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b09e      	sub	sp, #120	; 0x78
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
 80021fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80021fe:	2300      	movs	r3, #0
 8002200:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d101      	bne.n	800220c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	e162      	b.n	80024d2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800220c:	4b90      	ldr	r3, [pc, #576]	; (8002450 <HAL_RCC_ClockConfig+0x25c>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0307 	and.w	r3, r3, #7
 8002214:	683a      	ldr	r2, [r7, #0]
 8002216:	429a      	cmp	r2, r3
 8002218:	d910      	bls.n	800223c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800221a:	4b8d      	ldr	r3, [pc, #564]	; (8002450 <HAL_RCC_ClockConfig+0x25c>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f023 0207 	bic.w	r2, r3, #7
 8002222:	498b      	ldr	r1, [pc, #556]	; (8002450 <HAL_RCC_ClockConfig+0x25c>)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	4313      	orrs	r3, r2
 8002228:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800222a:	4b89      	ldr	r3, [pc, #548]	; (8002450 <HAL_RCC_ClockConfig+0x25c>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f003 0307 	and.w	r3, r3, #7
 8002232:	683a      	ldr	r2, [r7, #0]
 8002234:	429a      	cmp	r2, r3
 8002236:	d001      	beq.n	800223c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e14a      	b.n	80024d2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 0302 	and.w	r3, r3, #2
 8002244:	2b00      	cmp	r3, #0
 8002246:	d008      	beq.n	800225a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002248:	4b82      	ldr	r3, [pc, #520]	; (8002454 <HAL_RCC_ClockConfig+0x260>)
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	497f      	ldr	r1, [pc, #508]	; (8002454 <HAL_RCC_ClockConfig+0x260>)
 8002256:	4313      	orrs	r3, r2
 8002258:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0301 	and.w	r3, r3, #1
 8002262:	2b00      	cmp	r3, #0
 8002264:	f000 80dc 	beq.w	8002420 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	2b01      	cmp	r3, #1
 800226e:	d13c      	bne.n	80022ea <HAL_RCC_ClockConfig+0xf6>
 8002270:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002274:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002276:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002278:	fa93 f3a3 	rbit	r3, r3
 800227c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800227e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002280:	fab3 f383 	clz	r3, r3
 8002284:	b2db      	uxtb	r3, r3
 8002286:	095b      	lsrs	r3, r3, #5
 8002288:	b2db      	uxtb	r3, r3
 800228a:	f043 0301 	orr.w	r3, r3, #1
 800228e:	b2db      	uxtb	r3, r3
 8002290:	2b01      	cmp	r3, #1
 8002292:	d102      	bne.n	800229a <HAL_RCC_ClockConfig+0xa6>
 8002294:	4b6f      	ldr	r3, [pc, #444]	; (8002454 <HAL_RCC_ClockConfig+0x260>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	e00f      	b.n	80022ba <HAL_RCC_ClockConfig+0xc6>
 800229a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800229e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80022a2:	fa93 f3a3 	rbit	r3, r3
 80022a6:	667b      	str	r3, [r7, #100]	; 0x64
 80022a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80022ac:	663b      	str	r3, [r7, #96]	; 0x60
 80022ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80022b0:	fa93 f3a3 	rbit	r3, r3
 80022b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80022b6:	4b67      	ldr	r3, [pc, #412]	; (8002454 <HAL_RCC_ClockConfig+0x260>)
 80022b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80022be:	65ba      	str	r2, [r7, #88]	; 0x58
 80022c0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80022c2:	fa92 f2a2 	rbit	r2, r2
 80022c6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80022c8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80022ca:	fab2 f282 	clz	r2, r2
 80022ce:	b2d2      	uxtb	r2, r2
 80022d0:	f042 0220 	orr.w	r2, r2, #32
 80022d4:	b2d2      	uxtb	r2, r2
 80022d6:	f002 021f 	and.w	r2, r2, #31
 80022da:	2101      	movs	r1, #1
 80022dc:	fa01 f202 	lsl.w	r2, r1, r2
 80022e0:	4013      	ands	r3, r2
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d17b      	bne.n	80023de <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e0f3      	b.n	80024d2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	2b02      	cmp	r3, #2
 80022f0:	d13c      	bne.n	800236c <HAL_RCC_ClockConfig+0x178>
 80022f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022f6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80022fa:	fa93 f3a3 	rbit	r3, r3
 80022fe:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002300:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002302:	fab3 f383 	clz	r3, r3
 8002306:	b2db      	uxtb	r3, r3
 8002308:	095b      	lsrs	r3, r3, #5
 800230a:	b2db      	uxtb	r3, r3
 800230c:	f043 0301 	orr.w	r3, r3, #1
 8002310:	b2db      	uxtb	r3, r3
 8002312:	2b01      	cmp	r3, #1
 8002314:	d102      	bne.n	800231c <HAL_RCC_ClockConfig+0x128>
 8002316:	4b4f      	ldr	r3, [pc, #316]	; (8002454 <HAL_RCC_ClockConfig+0x260>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	e00f      	b.n	800233c <HAL_RCC_ClockConfig+0x148>
 800231c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002320:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002322:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002324:	fa93 f3a3 	rbit	r3, r3
 8002328:	647b      	str	r3, [r7, #68]	; 0x44
 800232a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800232e:	643b      	str	r3, [r7, #64]	; 0x40
 8002330:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002332:	fa93 f3a3 	rbit	r3, r3
 8002336:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002338:	4b46      	ldr	r3, [pc, #280]	; (8002454 <HAL_RCC_ClockConfig+0x260>)
 800233a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800233c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002340:	63ba      	str	r2, [r7, #56]	; 0x38
 8002342:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002344:	fa92 f2a2 	rbit	r2, r2
 8002348:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800234a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800234c:	fab2 f282 	clz	r2, r2
 8002350:	b2d2      	uxtb	r2, r2
 8002352:	f042 0220 	orr.w	r2, r2, #32
 8002356:	b2d2      	uxtb	r2, r2
 8002358:	f002 021f 	and.w	r2, r2, #31
 800235c:	2101      	movs	r1, #1
 800235e:	fa01 f202 	lsl.w	r2, r1, r2
 8002362:	4013      	ands	r3, r2
 8002364:	2b00      	cmp	r3, #0
 8002366:	d13a      	bne.n	80023de <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e0b2      	b.n	80024d2 <HAL_RCC_ClockConfig+0x2de>
 800236c:	2302      	movs	r3, #2
 800236e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002372:	fa93 f3a3 	rbit	r3, r3
 8002376:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800237a:	fab3 f383 	clz	r3, r3
 800237e:	b2db      	uxtb	r3, r3
 8002380:	095b      	lsrs	r3, r3, #5
 8002382:	b2db      	uxtb	r3, r3
 8002384:	f043 0301 	orr.w	r3, r3, #1
 8002388:	b2db      	uxtb	r3, r3
 800238a:	2b01      	cmp	r3, #1
 800238c:	d102      	bne.n	8002394 <HAL_RCC_ClockConfig+0x1a0>
 800238e:	4b31      	ldr	r3, [pc, #196]	; (8002454 <HAL_RCC_ClockConfig+0x260>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	e00d      	b.n	80023b0 <HAL_RCC_ClockConfig+0x1bc>
 8002394:	2302      	movs	r3, #2
 8002396:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800239a:	fa93 f3a3 	rbit	r3, r3
 800239e:	627b      	str	r3, [r7, #36]	; 0x24
 80023a0:	2302      	movs	r3, #2
 80023a2:	623b      	str	r3, [r7, #32]
 80023a4:	6a3b      	ldr	r3, [r7, #32]
 80023a6:	fa93 f3a3 	rbit	r3, r3
 80023aa:	61fb      	str	r3, [r7, #28]
 80023ac:	4b29      	ldr	r3, [pc, #164]	; (8002454 <HAL_RCC_ClockConfig+0x260>)
 80023ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b0:	2202      	movs	r2, #2
 80023b2:	61ba      	str	r2, [r7, #24]
 80023b4:	69ba      	ldr	r2, [r7, #24]
 80023b6:	fa92 f2a2 	rbit	r2, r2
 80023ba:	617a      	str	r2, [r7, #20]
  return result;
 80023bc:	697a      	ldr	r2, [r7, #20]
 80023be:	fab2 f282 	clz	r2, r2
 80023c2:	b2d2      	uxtb	r2, r2
 80023c4:	f042 0220 	orr.w	r2, r2, #32
 80023c8:	b2d2      	uxtb	r2, r2
 80023ca:	f002 021f 	and.w	r2, r2, #31
 80023ce:	2101      	movs	r1, #1
 80023d0:	fa01 f202 	lsl.w	r2, r1, r2
 80023d4:	4013      	ands	r3, r2
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d101      	bne.n	80023de <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e079      	b.n	80024d2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023de:	4b1d      	ldr	r3, [pc, #116]	; (8002454 <HAL_RCC_ClockConfig+0x260>)
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f023 0203 	bic.w	r2, r3, #3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	491a      	ldr	r1, [pc, #104]	; (8002454 <HAL_RCC_ClockConfig+0x260>)
 80023ec:	4313      	orrs	r3, r2
 80023ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023f0:	f7fe fc22 	bl	8000c38 <HAL_GetTick>
 80023f4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023f6:	e00a      	b.n	800240e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023f8:	f7fe fc1e 	bl	8000c38 <HAL_GetTick>
 80023fc:	4602      	mov	r2, r0
 80023fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	f241 3288 	movw	r2, #5000	; 0x1388
 8002406:	4293      	cmp	r3, r2
 8002408:	d901      	bls.n	800240e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800240a:	2303      	movs	r3, #3
 800240c:	e061      	b.n	80024d2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800240e:	4b11      	ldr	r3, [pc, #68]	; (8002454 <HAL_RCC_ClockConfig+0x260>)
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	f003 020c 	and.w	r2, r3, #12
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	429a      	cmp	r2, r3
 800241e:	d1eb      	bne.n	80023f8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002420:	4b0b      	ldr	r3, [pc, #44]	; (8002450 <HAL_RCC_ClockConfig+0x25c>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 0307 	and.w	r3, r3, #7
 8002428:	683a      	ldr	r2, [r7, #0]
 800242a:	429a      	cmp	r2, r3
 800242c:	d214      	bcs.n	8002458 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800242e:	4b08      	ldr	r3, [pc, #32]	; (8002450 <HAL_RCC_ClockConfig+0x25c>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f023 0207 	bic.w	r2, r3, #7
 8002436:	4906      	ldr	r1, [pc, #24]	; (8002450 <HAL_RCC_ClockConfig+0x25c>)
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	4313      	orrs	r3, r2
 800243c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800243e:	4b04      	ldr	r3, [pc, #16]	; (8002450 <HAL_RCC_ClockConfig+0x25c>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 0307 	and.w	r3, r3, #7
 8002446:	683a      	ldr	r2, [r7, #0]
 8002448:	429a      	cmp	r2, r3
 800244a:	d005      	beq.n	8002458 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e040      	b.n	80024d2 <HAL_RCC_ClockConfig+0x2de>
 8002450:	40022000 	.word	0x40022000
 8002454:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f003 0304 	and.w	r3, r3, #4
 8002460:	2b00      	cmp	r3, #0
 8002462:	d008      	beq.n	8002476 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002464:	4b1d      	ldr	r3, [pc, #116]	; (80024dc <HAL_RCC_ClockConfig+0x2e8>)
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	491a      	ldr	r1, [pc, #104]	; (80024dc <HAL_RCC_ClockConfig+0x2e8>)
 8002472:	4313      	orrs	r3, r2
 8002474:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0308 	and.w	r3, r3, #8
 800247e:	2b00      	cmp	r3, #0
 8002480:	d009      	beq.n	8002496 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002482:	4b16      	ldr	r3, [pc, #88]	; (80024dc <HAL_RCC_ClockConfig+0x2e8>)
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	691b      	ldr	r3, [r3, #16]
 800248e:	00db      	lsls	r3, r3, #3
 8002490:	4912      	ldr	r1, [pc, #72]	; (80024dc <HAL_RCC_ClockConfig+0x2e8>)
 8002492:	4313      	orrs	r3, r2
 8002494:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002496:	f000 f829 	bl	80024ec <HAL_RCC_GetSysClockFreq>
 800249a:	4601      	mov	r1, r0
 800249c:	4b0f      	ldr	r3, [pc, #60]	; (80024dc <HAL_RCC_ClockConfig+0x2e8>)
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80024a4:	22f0      	movs	r2, #240	; 0xf0
 80024a6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024a8:	693a      	ldr	r2, [r7, #16]
 80024aa:	fa92 f2a2 	rbit	r2, r2
 80024ae:	60fa      	str	r2, [r7, #12]
  return result;
 80024b0:	68fa      	ldr	r2, [r7, #12]
 80024b2:	fab2 f282 	clz	r2, r2
 80024b6:	b2d2      	uxtb	r2, r2
 80024b8:	40d3      	lsrs	r3, r2
 80024ba:	4a09      	ldr	r2, [pc, #36]	; (80024e0 <HAL_RCC_ClockConfig+0x2ec>)
 80024bc:	5cd3      	ldrb	r3, [r2, r3]
 80024be:	fa21 f303 	lsr.w	r3, r1, r3
 80024c2:	4a08      	ldr	r2, [pc, #32]	; (80024e4 <HAL_RCC_ClockConfig+0x2f0>)
 80024c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80024c6:	4b08      	ldr	r3, [pc, #32]	; (80024e8 <HAL_RCC_ClockConfig+0x2f4>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7fe fb70 	bl	8000bb0 <HAL_InitTick>
  
  return HAL_OK;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3778      	adds	r7, #120	; 0x78
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	40021000 	.word	0x40021000
 80024e0:	08003e58 	.word	0x08003e58
 80024e4:	20000038 	.word	0x20000038
 80024e8:	2000003c 	.word	0x2000003c

080024ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b08b      	sub	sp, #44	; 0x2c
 80024f0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024f2:	2300      	movs	r3, #0
 80024f4:	61fb      	str	r3, [r7, #28]
 80024f6:	2300      	movs	r3, #0
 80024f8:	61bb      	str	r3, [r7, #24]
 80024fa:	2300      	movs	r3, #0
 80024fc:	627b      	str	r3, [r7, #36]	; 0x24
 80024fe:	2300      	movs	r3, #0
 8002500:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002502:	2300      	movs	r3, #0
 8002504:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002506:	4b29      	ldr	r3, [pc, #164]	; (80025ac <HAL_RCC_GetSysClockFreq+0xc0>)
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800250c:	69fb      	ldr	r3, [r7, #28]
 800250e:	f003 030c 	and.w	r3, r3, #12
 8002512:	2b04      	cmp	r3, #4
 8002514:	d002      	beq.n	800251c <HAL_RCC_GetSysClockFreq+0x30>
 8002516:	2b08      	cmp	r3, #8
 8002518:	d003      	beq.n	8002522 <HAL_RCC_GetSysClockFreq+0x36>
 800251a:	e03c      	b.n	8002596 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800251c:	4b24      	ldr	r3, [pc, #144]	; (80025b0 <HAL_RCC_GetSysClockFreq+0xc4>)
 800251e:	623b      	str	r3, [r7, #32]
      break;
 8002520:	e03c      	b.n	800259c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002528:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800252c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800252e:	68ba      	ldr	r2, [r7, #8]
 8002530:	fa92 f2a2 	rbit	r2, r2
 8002534:	607a      	str	r2, [r7, #4]
  return result;
 8002536:	687a      	ldr	r2, [r7, #4]
 8002538:	fab2 f282 	clz	r2, r2
 800253c:	b2d2      	uxtb	r2, r2
 800253e:	40d3      	lsrs	r3, r2
 8002540:	4a1c      	ldr	r2, [pc, #112]	; (80025b4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002542:	5cd3      	ldrb	r3, [r2, r3]
 8002544:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002546:	4b19      	ldr	r3, [pc, #100]	; (80025ac <HAL_RCC_GetSysClockFreq+0xc0>)
 8002548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800254a:	f003 030f 	and.w	r3, r3, #15
 800254e:	220f      	movs	r2, #15
 8002550:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002552:	693a      	ldr	r2, [r7, #16]
 8002554:	fa92 f2a2 	rbit	r2, r2
 8002558:	60fa      	str	r2, [r7, #12]
  return result;
 800255a:	68fa      	ldr	r2, [r7, #12]
 800255c:	fab2 f282 	clz	r2, r2
 8002560:	b2d2      	uxtb	r2, r2
 8002562:	40d3      	lsrs	r3, r2
 8002564:	4a14      	ldr	r2, [pc, #80]	; (80025b8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002566:	5cd3      	ldrb	r3, [r2, r3]
 8002568:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002570:	2b00      	cmp	r3, #0
 8002572:	d008      	beq.n	8002586 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002574:	4a0e      	ldr	r2, [pc, #56]	; (80025b0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	fbb2 f2f3 	udiv	r2, r2, r3
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	fb02 f303 	mul.w	r3, r2, r3
 8002582:	627b      	str	r3, [r7, #36]	; 0x24
 8002584:	e004      	b.n	8002590 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	4a0c      	ldr	r2, [pc, #48]	; (80025bc <HAL_RCC_GetSysClockFreq+0xd0>)
 800258a:	fb02 f303 	mul.w	r3, r2, r3
 800258e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002592:	623b      	str	r3, [r7, #32]
      break;
 8002594:	e002      	b.n	800259c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002596:	4b06      	ldr	r3, [pc, #24]	; (80025b0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002598:	623b      	str	r3, [r7, #32]
      break;
 800259a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800259c:	6a3b      	ldr	r3, [r7, #32]
}
 800259e:	4618      	mov	r0, r3
 80025a0:	372c      	adds	r7, #44	; 0x2c
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	40021000 	.word	0x40021000
 80025b0:	007a1200 	.word	0x007a1200
 80025b4:	08003e70 	.word	0x08003e70
 80025b8:	08003e80 	.word	0x08003e80
 80025bc:	003d0900 	.word	0x003d0900

080025c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025c4:	4b03      	ldr	r3, [pc, #12]	; (80025d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80025c6:	681b      	ldr	r3, [r3, #0]
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	20000038 	.word	0x20000038

080025d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80025de:	f7ff ffef 	bl	80025c0 <HAL_RCC_GetHCLKFreq>
 80025e2:	4601      	mov	r1, r0
 80025e4:	4b0b      	ldr	r3, [pc, #44]	; (8002614 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80025ec:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80025f0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	fa92 f2a2 	rbit	r2, r2
 80025f8:	603a      	str	r2, [r7, #0]
  return result;
 80025fa:	683a      	ldr	r2, [r7, #0]
 80025fc:	fab2 f282 	clz	r2, r2
 8002600:	b2d2      	uxtb	r2, r2
 8002602:	40d3      	lsrs	r3, r2
 8002604:	4a04      	ldr	r2, [pc, #16]	; (8002618 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002606:	5cd3      	ldrb	r3, [r2, r3]
 8002608:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800260c:	4618      	mov	r0, r3
 800260e:	3708      	adds	r7, #8
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}
 8002614:	40021000 	.word	0x40021000
 8002618:	08003e68 	.word	0x08003e68

0800261c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002622:	f7ff ffcd 	bl	80025c0 <HAL_RCC_GetHCLKFreq>
 8002626:	4601      	mov	r1, r0
 8002628:	4b0b      	ldr	r3, [pc, #44]	; (8002658 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002630:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002634:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	fa92 f2a2 	rbit	r2, r2
 800263c:	603a      	str	r2, [r7, #0]
  return result;
 800263e:	683a      	ldr	r2, [r7, #0]
 8002640:	fab2 f282 	clz	r2, r2
 8002644:	b2d2      	uxtb	r2, r2
 8002646:	40d3      	lsrs	r3, r2
 8002648:	4a04      	ldr	r2, [pc, #16]	; (800265c <HAL_RCC_GetPCLK2Freq+0x40>)
 800264a:	5cd3      	ldrb	r3, [r2, r3]
 800264c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002650:	4618      	mov	r0, r3
 8002652:	3708      	adds	r7, #8
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}
 8002658:	40021000 	.word	0x40021000
 800265c:	08003e68 	.word	0x08003e68

08002660 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e040      	b.n	80026f4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002676:	2b00      	cmp	r3, #0
 8002678:	d106      	bne.n	8002688 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2200      	movs	r2, #0
 800267e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f7fe f910 	bl	80008a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2224      	movs	r2, #36	; 0x24
 800268c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f022 0201 	bic.w	r2, r2, #1
 800269c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	f000 f82c 	bl	80026fc <UART_SetConfig>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d101      	bne.n	80026ae <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e022      	b.n	80026f4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d002      	beq.n	80026bc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80026b6:	6878      	ldr	r0, [r7, #4]
 80026b8:	f000 f956 	bl	8002968 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	685a      	ldr	r2, [r3, #4]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80026ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	689a      	ldr	r2, [r3, #8]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80026da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f042 0201 	orr.w	r2, r2, #1
 80026ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f000 f9dd 	bl	8002aac <UART_CheckIdleState>
 80026f2:	4603      	mov	r3, r0
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3708      	adds	r7, #8
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b088      	sub	sp, #32
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002704:	2300      	movs	r3, #0
 8002706:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	689a      	ldr	r2, [r3, #8]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	691b      	ldr	r3, [r3, #16]
 8002710:	431a      	orrs	r2, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	695b      	ldr	r3, [r3, #20]
 8002716:	431a      	orrs	r2, r3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	69db      	ldr	r3, [r3, #28]
 800271c:	4313      	orrs	r3, r2
 800271e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	4b8a      	ldr	r3, [pc, #552]	; (8002950 <UART_SetConfig+0x254>)
 8002728:	4013      	ands	r3, r2
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	6812      	ldr	r2, [r2, #0]
 800272e:	6979      	ldr	r1, [r7, #20]
 8002730:	430b      	orrs	r3, r1
 8002732:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	68da      	ldr	r2, [r3, #12]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	430a      	orrs	r2, r1
 8002748:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	699b      	ldr	r3, [r3, #24]
 800274e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	697a      	ldr	r2, [r7, #20]
 8002756:	4313      	orrs	r3, r2
 8002758:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	697a      	ldr	r2, [r7, #20]
 800276a:	430a      	orrs	r2, r1
 800276c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a78      	ldr	r2, [pc, #480]	; (8002954 <UART_SetConfig+0x258>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d120      	bne.n	80027ba <UART_SetConfig+0xbe>
 8002778:	4b77      	ldr	r3, [pc, #476]	; (8002958 <UART_SetConfig+0x25c>)
 800277a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800277c:	f003 0303 	and.w	r3, r3, #3
 8002780:	2b03      	cmp	r3, #3
 8002782:	d817      	bhi.n	80027b4 <UART_SetConfig+0xb8>
 8002784:	a201      	add	r2, pc, #4	; (adr r2, 800278c <UART_SetConfig+0x90>)
 8002786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800278a:	bf00      	nop
 800278c:	0800279d 	.word	0x0800279d
 8002790:	080027a9 	.word	0x080027a9
 8002794:	080027af 	.word	0x080027af
 8002798:	080027a3 	.word	0x080027a3
 800279c:	2300      	movs	r3, #0
 800279e:	77fb      	strb	r3, [r7, #31]
 80027a0:	e01d      	b.n	80027de <UART_SetConfig+0xe2>
 80027a2:	2302      	movs	r3, #2
 80027a4:	77fb      	strb	r3, [r7, #31]
 80027a6:	e01a      	b.n	80027de <UART_SetConfig+0xe2>
 80027a8:	2304      	movs	r3, #4
 80027aa:	77fb      	strb	r3, [r7, #31]
 80027ac:	e017      	b.n	80027de <UART_SetConfig+0xe2>
 80027ae:	2308      	movs	r3, #8
 80027b0:	77fb      	strb	r3, [r7, #31]
 80027b2:	e014      	b.n	80027de <UART_SetConfig+0xe2>
 80027b4:	2310      	movs	r3, #16
 80027b6:	77fb      	strb	r3, [r7, #31]
 80027b8:	e011      	b.n	80027de <UART_SetConfig+0xe2>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a67      	ldr	r2, [pc, #412]	; (800295c <UART_SetConfig+0x260>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d102      	bne.n	80027ca <UART_SetConfig+0xce>
 80027c4:	2300      	movs	r3, #0
 80027c6:	77fb      	strb	r3, [r7, #31]
 80027c8:	e009      	b.n	80027de <UART_SetConfig+0xe2>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a64      	ldr	r2, [pc, #400]	; (8002960 <UART_SetConfig+0x264>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d102      	bne.n	80027da <UART_SetConfig+0xde>
 80027d4:	2300      	movs	r3, #0
 80027d6:	77fb      	strb	r3, [r7, #31]
 80027d8:	e001      	b.n	80027de <UART_SetConfig+0xe2>
 80027da:	2310      	movs	r3, #16
 80027dc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	69db      	ldr	r3, [r3, #28]
 80027e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80027e6:	d15a      	bne.n	800289e <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 80027e8:	7ffb      	ldrb	r3, [r7, #31]
 80027ea:	2b08      	cmp	r3, #8
 80027ec:	d827      	bhi.n	800283e <UART_SetConfig+0x142>
 80027ee:	a201      	add	r2, pc, #4	; (adr r2, 80027f4 <UART_SetConfig+0xf8>)
 80027f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027f4:	08002819 	.word	0x08002819
 80027f8:	08002821 	.word	0x08002821
 80027fc:	08002829 	.word	0x08002829
 8002800:	0800283f 	.word	0x0800283f
 8002804:	0800282f 	.word	0x0800282f
 8002808:	0800283f 	.word	0x0800283f
 800280c:	0800283f 	.word	0x0800283f
 8002810:	0800283f 	.word	0x0800283f
 8002814:	08002837 	.word	0x08002837
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002818:	f7ff fede 	bl	80025d8 <HAL_RCC_GetPCLK1Freq>
 800281c:	61b8      	str	r0, [r7, #24]
        break;
 800281e:	e013      	b.n	8002848 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002820:	f7ff fefc 	bl	800261c <HAL_RCC_GetPCLK2Freq>
 8002824:	61b8      	str	r0, [r7, #24]
        break;
 8002826:	e00f      	b.n	8002848 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002828:	4b4e      	ldr	r3, [pc, #312]	; (8002964 <UART_SetConfig+0x268>)
 800282a:	61bb      	str	r3, [r7, #24]
        break;
 800282c:	e00c      	b.n	8002848 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800282e:	f7ff fe5d 	bl	80024ec <HAL_RCC_GetSysClockFreq>
 8002832:	61b8      	str	r0, [r7, #24]
        break;
 8002834:	e008      	b.n	8002848 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002836:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800283a:	61bb      	str	r3, [r7, #24]
        break;
 800283c:	e004      	b.n	8002848 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800283e:	2300      	movs	r3, #0
 8002840:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	77bb      	strb	r3, [r7, #30]
        break;
 8002846:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002848:	69bb      	ldr	r3, [r7, #24]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d074      	beq.n	8002938 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	005a      	lsls	r2, r3, #1
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	085b      	lsrs	r3, r3, #1
 8002858:	441a      	add	r2, r3
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002862:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	2b0f      	cmp	r3, #15
 8002868:	d916      	bls.n	8002898 <UART_SetConfig+0x19c>
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002870:	d212      	bcs.n	8002898 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	b29b      	uxth	r3, r3
 8002876:	f023 030f 	bic.w	r3, r3, #15
 800287a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	085b      	lsrs	r3, r3, #1
 8002880:	b29b      	uxth	r3, r3
 8002882:	f003 0307 	and.w	r3, r3, #7
 8002886:	b29a      	uxth	r2, r3
 8002888:	89fb      	ldrh	r3, [r7, #14]
 800288a:	4313      	orrs	r3, r2
 800288c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	89fa      	ldrh	r2, [r7, #14]
 8002894:	60da      	str	r2, [r3, #12]
 8002896:	e04f      	b.n	8002938 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	77bb      	strb	r3, [r7, #30]
 800289c:	e04c      	b.n	8002938 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800289e:	7ffb      	ldrb	r3, [r7, #31]
 80028a0:	2b08      	cmp	r3, #8
 80028a2:	d828      	bhi.n	80028f6 <UART_SetConfig+0x1fa>
 80028a4:	a201      	add	r2, pc, #4	; (adr r2, 80028ac <UART_SetConfig+0x1b0>)
 80028a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028aa:	bf00      	nop
 80028ac:	080028d1 	.word	0x080028d1
 80028b0:	080028d9 	.word	0x080028d9
 80028b4:	080028e1 	.word	0x080028e1
 80028b8:	080028f7 	.word	0x080028f7
 80028bc:	080028e7 	.word	0x080028e7
 80028c0:	080028f7 	.word	0x080028f7
 80028c4:	080028f7 	.word	0x080028f7
 80028c8:	080028f7 	.word	0x080028f7
 80028cc:	080028ef 	.word	0x080028ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80028d0:	f7ff fe82 	bl	80025d8 <HAL_RCC_GetPCLK1Freq>
 80028d4:	61b8      	str	r0, [r7, #24]
        break;
 80028d6:	e013      	b.n	8002900 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80028d8:	f7ff fea0 	bl	800261c <HAL_RCC_GetPCLK2Freq>
 80028dc:	61b8      	str	r0, [r7, #24]
        break;
 80028de:	e00f      	b.n	8002900 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80028e0:	4b20      	ldr	r3, [pc, #128]	; (8002964 <UART_SetConfig+0x268>)
 80028e2:	61bb      	str	r3, [r7, #24]
        break;
 80028e4:	e00c      	b.n	8002900 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80028e6:	f7ff fe01 	bl	80024ec <HAL_RCC_GetSysClockFreq>
 80028ea:	61b8      	str	r0, [r7, #24]
        break;
 80028ec:	e008      	b.n	8002900 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80028ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80028f2:	61bb      	str	r3, [r7, #24]
        break;
 80028f4:	e004      	b.n	8002900 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80028f6:	2300      	movs	r3, #0
 80028f8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	77bb      	strb	r3, [r7, #30]
        break;
 80028fe:	bf00      	nop
    }

    if (pclk != 0U)
 8002900:	69bb      	ldr	r3, [r7, #24]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d018      	beq.n	8002938 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	085a      	lsrs	r2, r3, #1
 800290c:	69bb      	ldr	r3, [r7, #24]
 800290e:	441a      	add	r2, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	fbb2 f3f3 	udiv	r3, r2, r3
 8002918:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	2b0f      	cmp	r3, #15
 800291e:	d909      	bls.n	8002934 <UART_SetConfig+0x238>
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002926:	d205      	bcs.n	8002934 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	b29a      	uxth	r2, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	60da      	str	r2, [r3, #12]
 8002932:	e001      	b.n	8002938 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002944:	7fbb      	ldrb	r3, [r7, #30]
}
 8002946:	4618      	mov	r0, r3
 8002948:	3720      	adds	r7, #32
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	efff69f3 	.word	0xefff69f3
 8002954:	40013800 	.word	0x40013800
 8002958:	40021000 	.word	0x40021000
 800295c:	40004400 	.word	0x40004400
 8002960:	40004800 	.word	0x40004800
 8002964:	007a1200 	.word	0x007a1200

08002968 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002974:	f003 0301 	and.w	r3, r3, #1
 8002978:	2b00      	cmp	r3, #0
 800297a:	d00a      	beq.n	8002992 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	430a      	orrs	r2, r1
 8002990:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002996:	f003 0302 	and.w	r3, r3, #2
 800299a:	2b00      	cmp	r3, #0
 800299c:	d00a      	beq.n	80029b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	430a      	orrs	r2, r1
 80029b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b8:	f003 0304 	and.w	r3, r3, #4
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d00a      	beq.n	80029d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	430a      	orrs	r2, r1
 80029d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029da:	f003 0308 	and.w	r3, r3, #8
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d00a      	beq.n	80029f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	430a      	orrs	r2, r1
 80029f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029fc:	f003 0310 	and.w	r3, r3, #16
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d00a      	beq.n	8002a1a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	430a      	orrs	r2, r1
 8002a18:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a1e:	f003 0320 	and.w	r3, r3, #32
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d00a      	beq.n	8002a3c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	430a      	orrs	r2, r1
 8002a3a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d01a      	beq.n	8002a7e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	430a      	orrs	r2, r1
 8002a5c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a66:	d10a      	bne.n	8002a7e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	430a      	orrs	r2, r1
 8002a7c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d00a      	beq.n	8002aa0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	430a      	orrs	r2, r1
 8002a9e:	605a      	str	r2, [r3, #4]
  }
}
 8002aa0:	bf00      	nop
 8002aa2:	370c      	adds	r7, #12
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aaa:	4770      	bx	lr

08002aac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b098      	sub	sp, #96	; 0x60
 8002ab0:	af02      	add	r7, sp, #8
 8002ab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002abc:	f7fe f8bc 	bl	8000c38 <HAL_GetTick>
 8002ac0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f003 0308 	and.w	r3, r3, #8
 8002acc:	2b08      	cmp	r3, #8
 8002ace:	d12e      	bne.n	8002b2e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ad0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002ad4:	9300      	str	r3, [sp, #0]
 8002ad6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f000 f88c 	bl	8002bfc <UART_WaitOnFlagUntilTimeout>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d021      	beq.n	8002b2e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002af2:	e853 3f00 	ldrex	r3, [r3]
 8002af6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002af8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002afa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002afe:	653b      	str	r3, [r7, #80]	; 0x50
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	461a      	mov	r2, r3
 8002b06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002b08:	647b      	str	r3, [r7, #68]	; 0x44
 8002b0a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b0c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002b0e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002b10:	e841 2300 	strex	r3, r2, [r1]
 8002b14:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002b16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d1e6      	bne.n	8002aea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2220      	movs	r2, #32
 8002b20:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e062      	b.n	8002bf4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 0304 	and.w	r3, r3, #4
 8002b38:	2b04      	cmp	r3, #4
 8002b3a:	d149      	bne.n	8002bd0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002b3c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002b40:	9300      	str	r3, [sp, #0]
 8002b42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b44:	2200      	movs	r2, #0
 8002b46:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f000 f856 	bl	8002bfc <UART_WaitOnFlagUntilTimeout>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d03c      	beq.n	8002bd0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5e:	e853 3f00 	ldrex	r3, [r3]
 8002b62:	623b      	str	r3, [r7, #32]
   return(result);
 8002b64:	6a3b      	ldr	r3, [r7, #32]
 8002b66:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002b6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	461a      	mov	r2, r3
 8002b72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b74:	633b      	str	r3, [r7, #48]	; 0x30
 8002b76:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b78:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002b7a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b7c:	e841 2300 	strex	r3, r2, [r1]
 8002b80:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d1e6      	bne.n	8002b56 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	3308      	adds	r3, #8
 8002b8e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	e853 3f00 	ldrex	r3, [r3]
 8002b96:	60fb      	str	r3, [r7, #12]
   return(result);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f023 0301 	bic.w	r3, r3, #1
 8002b9e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	3308      	adds	r3, #8
 8002ba6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002ba8:	61fa      	str	r2, [r7, #28]
 8002baa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bac:	69b9      	ldr	r1, [r7, #24]
 8002bae:	69fa      	ldr	r2, [r7, #28]
 8002bb0:	e841 2300 	strex	r3, r2, [r1]
 8002bb4:	617b      	str	r3, [r7, #20]
   return(result);
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d1e5      	bne.n	8002b88 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2220      	movs	r2, #32
 8002bc0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e011      	b.n	8002bf4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2220      	movs	r2, #32
 8002bd4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2220      	movs	r2, #32
 8002bda:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2200      	movs	r2, #0
 8002be2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2200      	movs	r2, #0
 8002be8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8002bf2:	2300      	movs	r3, #0
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3758      	adds	r7, #88	; 0x58
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}

08002bfc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b084      	sub	sp, #16
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	60b9      	str	r1, [r7, #8]
 8002c06:	603b      	str	r3, [r7, #0]
 8002c08:	4613      	mov	r3, r2
 8002c0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c0c:	e049      	b.n	8002ca2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c0e:	69bb      	ldr	r3, [r7, #24]
 8002c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c14:	d045      	beq.n	8002ca2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c16:	f7fe f80f 	bl	8000c38 <HAL_GetTick>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	1ad3      	subs	r3, r2, r3
 8002c20:	69ba      	ldr	r2, [r7, #24]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d302      	bcc.n	8002c2c <UART_WaitOnFlagUntilTimeout+0x30>
 8002c26:	69bb      	ldr	r3, [r7, #24]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d101      	bne.n	8002c30 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002c2c:	2303      	movs	r3, #3
 8002c2e:	e048      	b.n	8002cc2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0304 	and.w	r3, r3, #4
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d031      	beq.n	8002ca2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	69db      	ldr	r3, [r3, #28]
 8002c44:	f003 0308 	and.w	r3, r3, #8
 8002c48:	2b08      	cmp	r3, #8
 8002c4a:	d110      	bne.n	8002c6e <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2208      	movs	r2, #8
 8002c52:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8002c54:	68f8      	ldr	r0, [r7, #12]
 8002c56:	f000 f838 	bl	8002cca <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2208      	movs	r2, #8
 8002c5e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2200      	movs	r2, #0
 8002c66:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e029      	b.n	8002cc2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	69db      	ldr	r3, [r3, #28]
 8002c74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c78:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002c7c:	d111      	bne.n	8002ca2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002c88:	68f8      	ldr	r0, [r7, #12]
 8002c8a:	f000 f81e 	bl	8002cca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2220      	movs	r2, #32
 8002c92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e00f      	b.n	8002cc2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	69da      	ldr	r2, [r3, #28]
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	4013      	ands	r3, r2
 8002cac:	68ba      	ldr	r2, [r7, #8]
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	bf0c      	ite	eq
 8002cb2:	2301      	moveq	r3, #1
 8002cb4:	2300      	movne	r3, #0
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	461a      	mov	r2, r3
 8002cba:	79fb      	ldrb	r3, [r7, #7]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d0a6      	beq.n	8002c0e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002cc0:	2300      	movs	r3, #0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3710      	adds	r7, #16
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002cca:	b480      	push	{r7}
 8002ccc:	b095      	sub	sp, #84	; 0x54
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cda:	e853 3f00 	ldrex	r3, [r3]
 8002cde:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002ce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ce2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002ce6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	461a      	mov	r2, r3
 8002cee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002cf0:	643b      	str	r3, [r7, #64]	; 0x40
 8002cf2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cf4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002cf6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002cf8:	e841 2300 	strex	r3, r2, [r1]
 8002cfc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002cfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d1e6      	bne.n	8002cd2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	3308      	adds	r3, #8
 8002d0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d0c:	6a3b      	ldr	r3, [r7, #32]
 8002d0e:	e853 3f00 	ldrex	r3, [r3]
 8002d12:	61fb      	str	r3, [r7, #28]
   return(result);
 8002d14:	69fb      	ldr	r3, [r7, #28]
 8002d16:	f023 0301 	bic.w	r3, r3, #1
 8002d1a:	64bb      	str	r3, [r7, #72]	; 0x48
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	3308      	adds	r3, #8
 8002d22:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002d24:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002d26:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d2c:	e841 2300 	strex	r3, r2, [r1]
 8002d30:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d1e5      	bne.n	8002d04 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	d118      	bne.n	8002d72 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	e853 3f00 	ldrex	r3, [r3]
 8002d4c:	60bb      	str	r3, [r7, #8]
   return(result);
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	f023 0310 	bic.w	r3, r3, #16
 8002d54:	647b      	str	r3, [r7, #68]	; 0x44
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d5e:	61bb      	str	r3, [r7, #24]
 8002d60:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d62:	6979      	ldr	r1, [r7, #20]
 8002d64:	69ba      	ldr	r2, [r7, #24]
 8002d66:	e841 2300 	strex	r3, r2, [r1]
 8002d6a:	613b      	str	r3, [r7, #16]
   return(result);
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d1e6      	bne.n	8002d40 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2220      	movs	r2, #32
 8002d76:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	669a      	str	r2, [r3, #104]	; 0x68
}
 8002d86:	bf00      	nop
 8002d88:	3754      	adds	r7, #84	; 0x54
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr
	...

08002d94 <srand>:
 8002d94:	b538      	push	{r3, r4, r5, lr}
 8002d96:	4b10      	ldr	r3, [pc, #64]	; (8002dd8 <srand+0x44>)
 8002d98:	681d      	ldr	r5, [r3, #0]
 8002d9a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002d9c:	4604      	mov	r4, r0
 8002d9e:	b9b3      	cbnz	r3, 8002dce <srand+0x3a>
 8002da0:	2018      	movs	r0, #24
 8002da2:	f000 fa7b 	bl	800329c <malloc>
 8002da6:	4602      	mov	r2, r0
 8002da8:	6328      	str	r0, [r5, #48]	; 0x30
 8002daa:	b920      	cbnz	r0, 8002db6 <srand+0x22>
 8002dac:	4b0b      	ldr	r3, [pc, #44]	; (8002ddc <srand+0x48>)
 8002dae:	480c      	ldr	r0, [pc, #48]	; (8002de0 <srand+0x4c>)
 8002db0:	2146      	movs	r1, #70	; 0x46
 8002db2:	f000 fa09 	bl	80031c8 <__assert_func>
 8002db6:	490b      	ldr	r1, [pc, #44]	; (8002de4 <srand+0x50>)
 8002db8:	4b0b      	ldr	r3, [pc, #44]	; (8002de8 <srand+0x54>)
 8002dba:	e9c0 1300 	strd	r1, r3, [r0]
 8002dbe:	4b0b      	ldr	r3, [pc, #44]	; (8002dec <srand+0x58>)
 8002dc0:	6083      	str	r3, [r0, #8]
 8002dc2:	230b      	movs	r3, #11
 8002dc4:	8183      	strh	r3, [r0, #12]
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	2001      	movs	r0, #1
 8002dca:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8002dce:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	611c      	str	r4, [r3, #16]
 8002dd4:	615a      	str	r2, [r3, #20]
 8002dd6:	bd38      	pop	{r3, r4, r5, pc}
 8002dd8:	2000009c 	.word	0x2000009c
 8002ddc:	08003e90 	.word	0x08003e90
 8002de0:	08003ea7 	.word	0x08003ea7
 8002de4:	abcd330e 	.word	0xabcd330e
 8002de8:	e66d1234 	.word	0xe66d1234
 8002dec:	0005deec 	.word	0x0005deec

08002df0 <rand>:
 8002df0:	4b16      	ldr	r3, [pc, #88]	; (8002e4c <rand+0x5c>)
 8002df2:	b510      	push	{r4, lr}
 8002df4:	681c      	ldr	r4, [r3, #0]
 8002df6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002df8:	b9b3      	cbnz	r3, 8002e28 <rand+0x38>
 8002dfa:	2018      	movs	r0, #24
 8002dfc:	f000 fa4e 	bl	800329c <malloc>
 8002e00:	4602      	mov	r2, r0
 8002e02:	6320      	str	r0, [r4, #48]	; 0x30
 8002e04:	b920      	cbnz	r0, 8002e10 <rand+0x20>
 8002e06:	4b12      	ldr	r3, [pc, #72]	; (8002e50 <rand+0x60>)
 8002e08:	4812      	ldr	r0, [pc, #72]	; (8002e54 <rand+0x64>)
 8002e0a:	2152      	movs	r1, #82	; 0x52
 8002e0c:	f000 f9dc 	bl	80031c8 <__assert_func>
 8002e10:	4911      	ldr	r1, [pc, #68]	; (8002e58 <rand+0x68>)
 8002e12:	4b12      	ldr	r3, [pc, #72]	; (8002e5c <rand+0x6c>)
 8002e14:	e9c0 1300 	strd	r1, r3, [r0]
 8002e18:	4b11      	ldr	r3, [pc, #68]	; (8002e60 <rand+0x70>)
 8002e1a:	6083      	str	r3, [r0, #8]
 8002e1c:	230b      	movs	r3, #11
 8002e1e:	8183      	strh	r3, [r0, #12]
 8002e20:	2100      	movs	r1, #0
 8002e22:	2001      	movs	r0, #1
 8002e24:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8002e28:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002e2a:	480e      	ldr	r0, [pc, #56]	; (8002e64 <rand+0x74>)
 8002e2c:	690b      	ldr	r3, [r1, #16]
 8002e2e:	694c      	ldr	r4, [r1, #20]
 8002e30:	4a0d      	ldr	r2, [pc, #52]	; (8002e68 <rand+0x78>)
 8002e32:	4358      	muls	r0, r3
 8002e34:	fb02 0004 	mla	r0, r2, r4, r0
 8002e38:	fba3 3202 	umull	r3, r2, r3, r2
 8002e3c:	3301      	adds	r3, #1
 8002e3e:	eb40 0002 	adc.w	r0, r0, r2
 8002e42:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8002e46:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8002e4a:	bd10      	pop	{r4, pc}
 8002e4c:	2000009c 	.word	0x2000009c
 8002e50:	08003e90 	.word	0x08003e90
 8002e54:	08003ea7 	.word	0x08003ea7
 8002e58:	abcd330e 	.word	0xabcd330e
 8002e5c:	e66d1234 	.word	0xe66d1234
 8002e60:	0005deec 	.word	0x0005deec
 8002e64:	5851f42d 	.word	0x5851f42d
 8002e68:	4c957f2d 	.word	0x4c957f2d

08002e6c <std>:
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	b510      	push	{r4, lr}
 8002e70:	4604      	mov	r4, r0
 8002e72:	e9c0 3300 	strd	r3, r3, [r0]
 8002e76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002e7a:	6083      	str	r3, [r0, #8]
 8002e7c:	8181      	strh	r1, [r0, #12]
 8002e7e:	6643      	str	r3, [r0, #100]	; 0x64
 8002e80:	81c2      	strh	r2, [r0, #14]
 8002e82:	6183      	str	r3, [r0, #24]
 8002e84:	4619      	mov	r1, r3
 8002e86:	2208      	movs	r2, #8
 8002e88:	305c      	adds	r0, #92	; 0x5c
 8002e8a:	f000 f8f4 	bl	8003076 <memset>
 8002e8e:	4b0d      	ldr	r3, [pc, #52]	; (8002ec4 <std+0x58>)
 8002e90:	6263      	str	r3, [r4, #36]	; 0x24
 8002e92:	4b0d      	ldr	r3, [pc, #52]	; (8002ec8 <std+0x5c>)
 8002e94:	62a3      	str	r3, [r4, #40]	; 0x28
 8002e96:	4b0d      	ldr	r3, [pc, #52]	; (8002ecc <std+0x60>)
 8002e98:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002e9a:	4b0d      	ldr	r3, [pc, #52]	; (8002ed0 <std+0x64>)
 8002e9c:	6323      	str	r3, [r4, #48]	; 0x30
 8002e9e:	4b0d      	ldr	r3, [pc, #52]	; (8002ed4 <std+0x68>)
 8002ea0:	6224      	str	r4, [r4, #32]
 8002ea2:	429c      	cmp	r4, r3
 8002ea4:	d006      	beq.n	8002eb4 <std+0x48>
 8002ea6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8002eaa:	4294      	cmp	r4, r2
 8002eac:	d002      	beq.n	8002eb4 <std+0x48>
 8002eae:	33d0      	adds	r3, #208	; 0xd0
 8002eb0:	429c      	cmp	r4, r3
 8002eb2:	d105      	bne.n	8002ec0 <std+0x54>
 8002eb4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002eb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ebc:	f000 b980 	b.w	80031c0 <__retarget_lock_init_recursive>
 8002ec0:	bd10      	pop	{r4, pc}
 8002ec2:	bf00      	nop
 8002ec4:	08002ff1 	.word	0x08002ff1
 8002ec8:	08003013 	.word	0x08003013
 8002ecc:	0800304b 	.word	0x0800304b
 8002ed0:	0800306f 	.word	0x0800306f
 8002ed4:	2000022c 	.word	0x2000022c

08002ed8 <stdio_exit_handler>:
 8002ed8:	4a02      	ldr	r2, [pc, #8]	; (8002ee4 <stdio_exit_handler+0xc>)
 8002eda:	4903      	ldr	r1, [pc, #12]	; (8002ee8 <stdio_exit_handler+0x10>)
 8002edc:	4803      	ldr	r0, [pc, #12]	; (8002eec <stdio_exit_handler+0x14>)
 8002ede:	f000 b869 	b.w	8002fb4 <_fwalk_sglue>
 8002ee2:	bf00      	nop
 8002ee4:	20000044 	.word	0x20000044
 8002ee8:	08003511 	.word	0x08003511
 8002eec:	20000050 	.word	0x20000050

08002ef0 <cleanup_stdio>:
 8002ef0:	6841      	ldr	r1, [r0, #4]
 8002ef2:	4b0c      	ldr	r3, [pc, #48]	; (8002f24 <cleanup_stdio+0x34>)
 8002ef4:	4299      	cmp	r1, r3
 8002ef6:	b510      	push	{r4, lr}
 8002ef8:	4604      	mov	r4, r0
 8002efa:	d001      	beq.n	8002f00 <cleanup_stdio+0x10>
 8002efc:	f000 fb08 	bl	8003510 <_fflush_r>
 8002f00:	68a1      	ldr	r1, [r4, #8]
 8002f02:	4b09      	ldr	r3, [pc, #36]	; (8002f28 <cleanup_stdio+0x38>)
 8002f04:	4299      	cmp	r1, r3
 8002f06:	d002      	beq.n	8002f0e <cleanup_stdio+0x1e>
 8002f08:	4620      	mov	r0, r4
 8002f0a:	f000 fb01 	bl	8003510 <_fflush_r>
 8002f0e:	68e1      	ldr	r1, [r4, #12]
 8002f10:	4b06      	ldr	r3, [pc, #24]	; (8002f2c <cleanup_stdio+0x3c>)
 8002f12:	4299      	cmp	r1, r3
 8002f14:	d004      	beq.n	8002f20 <cleanup_stdio+0x30>
 8002f16:	4620      	mov	r0, r4
 8002f18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f1c:	f000 baf8 	b.w	8003510 <_fflush_r>
 8002f20:	bd10      	pop	{r4, pc}
 8002f22:	bf00      	nop
 8002f24:	2000022c 	.word	0x2000022c
 8002f28:	20000294 	.word	0x20000294
 8002f2c:	200002fc 	.word	0x200002fc

08002f30 <global_stdio_init.part.0>:
 8002f30:	b510      	push	{r4, lr}
 8002f32:	4b0b      	ldr	r3, [pc, #44]	; (8002f60 <global_stdio_init.part.0+0x30>)
 8002f34:	4c0b      	ldr	r4, [pc, #44]	; (8002f64 <global_stdio_init.part.0+0x34>)
 8002f36:	4a0c      	ldr	r2, [pc, #48]	; (8002f68 <global_stdio_init.part.0+0x38>)
 8002f38:	601a      	str	r2, [r3, #0]
 8002f3a:	4620      	mov	r0, r4
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	2104      	movs	r1, #4
 8002f40:	f7ff ff94 	bl	8002e6c <std>
 8002f44:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8002f48:	2201      	movs	r2, #1
 8002f4a:	2109      	movs	r1, #9
 8002f4c:	f7ff ff8e 	bl	8002e6c <std>
 8002f50:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002f54:	2202      	movs	r2, #2
 8002f56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f5a:	2112      	movs	r1, #18
 8002f5c:	f7ff bf86 	b.w	8002e6c <std>
 8002f60:	20000364 	.word	0x20000364
 8002f64:	2000022c 	.word	0x2000022c
 8002f68:	08002ed9 	.word	0x08002ed9

08002f6c <__sfp_lock_acquire>:
 8002f6c:	4801      	ldr	r0, [pc, #4]	; (8002f74 <__sfp_lock_acquire+0x8>)
 8002f6e:	f000 b928 	b.w	80031c2 <__retarget_lock_acquire_recursive>
 8002f72:	bf00      	nop
 8002f74:	2000036d 	.word	0x2000036d

08002f78 <__sfp_lock_release>:
 8002f78:	4801      	ldr	r0, [pc, #4]	; (8002f80 <__sfp_lock_release+0x8>)
 8002f7a:	f000 b923 	b.w	80031c4 <__retarget_lock_release_recursive>
 8002f7e:	bf00      	nop
 8002f80:	2000036d 	.word	0x2000036d

08002f84 <__sinit>:
 8002f84:	b510      	push	{r4, lr}
 8002f86:	4604      	mov	r4, r0
 8002f88:	f7ff fff0 	bl	8002f6c <__sfp_lock_acquire>
 8002f8c:	6a23      	ldr	r3, [r4, #32]
 8002f8e:	b11b      	cbz	r3, 8002f98 <__sinit+0x14>
 8002f90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f94:	f7ff bff0 	b.w	8002f78 <__sfp_lock_release>
 8002f98:	4b04      	ldr	r3, [pc, #16]	; (8002fac <__sinit+0x28>)
 8002f9a:	6223      	str	r3, [r4, #32]
 8002f9c:	4b04      	ldr	r3, [pc, #16]	; (8002fb0 <__sinit+0x2c>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d1f5      	bne.n	8002f90 <__sinit+0xc>
 8002fa4:	f7ff ffc4 	bl	8002f30 <global_stdio_init.part.0>
 8002fa8:	e7f2      	b.n	8002f90 <__sinit+0xc>
 8002faa:	bf00      	nop
 8002fac:	08002ef1 	.word	0x08002ef1
 8002fb0:	20000364 	.word	0x20000364

08002fb4 <_fwalk_sglue>:
 8002fb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002fb8:	4607      	mov	r7, r0
 8002fba:	4688      	mov	r8, r1
 8002fbc:	4614      	mov	r4, r2
 8002fbe:	2600      	movs	r6, #0
 8002fc0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002fc4:	f1b9 0901 	subs.w	r9, r9, #1
 8002fc8:	d505      	bpl.n	8002fd6 <_fwalk_sglue+0x22>
 8002fca:	6824      	ldr	r4, [r4, #0]
 8002fcc:	2c00      	cmp	r4, #0
 8002fce:	d1f7      	bne.n	8002fc0 <_fwalk_sglue+0xc>
 8002fd0:	4630      	mov	r0, r6
 8002fd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002fd6:	89ab      	ldrh	r3, [r5, #12]
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d907      	bls.n	8002fec <_fwalk_sglue+0x38>
 8002fdc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	d003      	beq.n	8002fec <_fwalk_sglue+0x38>
 8002fe4:	4629      	mov	r1, r5
 8002fe6:	4638      	mov	r0, r7
 8002fe8:	47c0      	blx	r8
 8002fea:	4306      	orrs	r6, r0
 8002fec:	3568      	adds	r5, #104	; 0x68
 8002fee:	e7e9      	b.n	8002fc4 <_fwalk_sglue+0x10>

08002ff0 <__sread>:
 8002ff0:	b510      	push	{r4, lr}
 8002ff2:	460c      	mov	r4, r1
 8002ff4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ff8:	f000 f894 	bl	8003124 <_read_r>
 8002ffc:	2800      	cmp	r0, #0
 8002ffe:	bfab      	itete	ge
 8003000:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003002:	89a3      	ldrhlt	r3, [r4, #12]
 8003004:	181b      	addge	r3, r3, r0
 8003006:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800300a:	bfac      	ite	ge
 800300c:	6563      	strge	r3, [r4, #84]	; 0x54
 800300e:	81a3      	strhlt	r3, [r4, #12]
 8003010:	bd10      	pop	{r4, pc}

08003012 <__swrite>:
 8003012:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003016:	461f      	mov	r7, r3
 8003018:	898b      	ldrh	r3, [r1, #12]
 800301a:	05db      	lsls	r3, r3, #23
 800301c:	4605      	mov	r5, r0
 800301e:	460c      	mov	r4, r1
 8003020:	4616      	mov	r6, r2
 8003022:	d505      	bpl.n	8003030 <__swrite+0x1e>
 8003024:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003028:	2302      	movs	r3, #2
 800302a:	2200      	movs	r2, #0
 800302c:	f000 f868 	bl	8003100 <_lseek_r>
 8003030:	89a3      	ldrh	r3, [r4, #12]
 8003032:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003036:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800303a:	81a3      	strh	r3, [r4, #12]
 800303c:	4632      	mov	r2, r6
 800303e:	463b      	mov	r3, r7
 8003040:	4628      	mov	r0, r5
 8003042:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003046:	f000 b87f 	b.w	8003148 <_write_r>

0800304a <__sseek>:
 800304a:	b510      	push	{r4, lr}
 800304c:	460c      	mov	r4, r1
 800304e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003052:	f000 f855 	bl	8003100 <_lseek_r>
 8003056:	1c43      	adds	r3, r0, #1
 8003058:	89a3      	ldrh	r3, [r4, #12]
 800305a:	bf15      	itete	ne
 800305c:	6560      	strne	r0, [r4, #84]	; 0x54
 800305e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003062:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003066:	81a3      	strheq	r3, [r4, #12]
 8003068:	bf18      	it	ne
 800306a:	81a3      	strhne	r3, [r4, #12]
 800306c:	bd10      	pop	{r4, pc}

0800306e <__sclose>:
 800306e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003072:	f000 b823 	b.w	80030bc <_close_r>

08003076 <memset>:
 8003076:	4402      	add	r2, r0
 8003078:	4603      	mov	r3, r0
 800307a:	4293      	cmp	r3, r2
 800307c:	d100      	bne.n	8003080 <memset+0xa>
 800307e:	4770      	bx	lr
 8003080:	f803 1b01 	strb.w	r1, [r3], #1
 8003084:	e7f9      	b.n	800307a <memset+0x4>
	...

08003088 <time>:
 8003088:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800308a:	4b0b      	ldr	r3, [pc, #44]	; (80030b8 <time+0x30>)
 800308c:	2200      	movs	r2, #0
 800308e:	4669      	mov	r1, sp
 8003090:	4604      	mov	r4, r0
 8003092:	6818      	ldr	r0, [r3, #0]
 8003094:	f000 f822 	bl	80030dc <_gettimeofday_r>
 8003098:	2800      	cmp	r0, #0
 800309a:	bfbe      	ittt	lt
 800309c:	f04f 32ff 	movlt.w	r2, #4294967295
 80030a0:	f04f 33ff 	movlt.w	r3, #4294967295
 80030a4:	e9cd 2300 	strdlt	r2, r3, [sp]
 80030a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80030ac:	b10c      	cbz	r4, 80030b2 <time+0x2a>
 80030ae:	e9c4 0100 	strd	r0, r1, [r4]
 80030b2:	b004      	add	sp, #16
 80030b4:	bd10      	pop	{r4, pc}
 80030b6:	bf00      	nop
 80030b8:	2000009c 	.word	0x2000009c

080030bc <_close_r>:
 80030bc:	b538      	push	{r3, r4, r5, lr}
 80030be:	4d06      	ldr	r5, [pc, #24]	; (80030d8 <_close_r+0x1c>)
 80030c0:	2300      	movs	r3, #0
 80030c2:	4604      	mov	r4, r0
 80030c4:	4608      	mov	r0, r1
 80030c6:	602b      	str	r3, [r5, #0]
 80030c8:	f7fd fcb5 	bl	8000a36 <_close>
 80030cc:	1c43      	adds	r3, r0, #1
 80030ce:	d102      	bne.n	80030d6 <_close_r+0x1a>
 80030d0:	682b      	ldr	r3, [r5, #0]
 80030d2:	b103      	cbz	r3, 80030d6 <_close_r+0x1a>
 80030d4:	6023      	str	r3, [r4, #0]
 80030d6:	bd38      	pop	{r3, r4, r5, pc}
 80030d8:	20000368 	.word	0x20000368

080030dc <_gettimeofday_r>:
 80030dc:	b538      	push	{r3, r4, r5, lr}
 80030de:	4d07      	ldr	r5, [pc, #28]	; (80030fc <_gettimeofday_r+0x20>)
 80030e0:	2300      	movs	r3, #0
 80030e2:	4604      	mov	r4, r0
 80030e4:	4608      	mov	r0, r1
 80030e6:	4611      	mov	r1, r2
 80030e8:	602b      	str	r3, [r5, #0]
 80030ea:	f000 fe93 	bl	8003e14 <_gettimeofday>
 80030ee:	1c43      	adds	r3, r0, #1
 80030f0:	d102      	bne.n	80030f8 <_gettimeofday_r+0x1c>
 80030f2:	682b      	ldr	r3, [r5, #0]
 80030f4:	b103      	cbz	r3, 80030f8 <_gettimeofday_r+0x1c>
 80030f6:	6023      	str	r3, [r4, #0]
 80030f8:	bd38      	pop	{r3, r4, r5, pc}
 80030fa:	bf00      	nop
 80030fc:	20000368 	.word	0x20000368

08003100 <_lseek_r>:
 8003100:	b538      	push	{r3, r4, r5, lr}
 8003102:	4d07      	ldr	r5, [pc, #28]	; (8003120 <_lseek_r+0x20>)
 8003104:	4604      	mov	r4, r0
 8003106:	4608      	mov	r0, r1
 8003108:	4611      	mov	r1, r2
 800310a:	2200      	movs	r2, #0
 800310c:	602a      	str	r2, [r5, #0]
 800310e:	461a      	mov	r2, r3
 8003110:	f7fd fcb8 	bl	8000a84 <_lseek>
 8003114:	1c43      	adds	r3, r0, #1
 8003116:	d102      	bne.n	800311e <_lseek_r+0x1e>
 8003118:	682b      	ldr	r3, [r5, #0]
 800311a:	b103      	cbz	r3, 800311e <_lseek_r+0x1e>
 800311c:	6023      	str	r3, [r4, #0]
 800311e:	bd38      	pop	{r3, r4, r5, pc}
 8003120:	20000368 	.word	0x20000368

08003124 <_read_r>:
 8003124:	b538      	push	{r3, r4, r5, lr}
 8003126:	4d07      	ldr	r5, [pc, #28]	; (8003144 <_read_r+0x20>)
 8003128:	4604      	mov	r4, r0
 800312a:	4608      	mov	r0, r1
 800312c:	4611      	mov	r1, r2
 800312e:	2200      	movs	r2, #0
 8003130:	602a      	str	r2, [r5, #0]
 8003132:	461a      	mov	r2, r3
 8003134:	f7fd fc46 	bl	80009c4 <_read>
 8003138:	1c43      	adds	r3, r0, #1
 800313a:	d102      	bne.n	8003142 <_read_r+0x1e>
 800313c:	682b      	ldr	r3, [r5, #0]
 800313e:	b103      	cbz	r3, 8003142 <_read_r+0x1e>
 8003140:	6023      	str	r3, [r4, #0]
 8003142:	bd38      	pop	{r3, r4, r5, pc}
 8003144:	20000368 	.word	0x20000368

08003148 <_write_r>:
 8003148:	b538      	push	{r3, r4, r5, lr}
 800314a:	4d07      	ldr	r5, [pc, #28]	; (8003168 <_write_r+0x20>)
 800314c:	4604      	mov	r4, r0
 800314e:	4608      	mov	r0, r1
 8003150:	4611      	mov	r1, r2
 8003152:	2200      	movs	r2, #0
 8003154:	602a      	str	r2, [r5, #0]
 8003156:	461a      	mov	r2, r3
 8003158:	f7fd fc51 	bl	80009fe <_write>
 800315c:	1c43      	adds	r3, r0, #1
 800315e:	d102      	bne.n	8003166 <_write_r+0x1e>
 8003160:	682b      	ldr	r3, [r5, #0]
 8003162:	b103      	cbz	r3, 8003166 <_write_r+0x1e>
 8003164:	6023      	str	r3, [r4, #0]
 8003166:	bd38      	pop	{r3, r4, r5, pc}
 8003168:	20000368 	.word	0x20000368

0800316c <__errno>:
 800316c:	4b01      	ldr	r3, [pc, #4]	; (8003174 <__errno+0x8>)
 800316e:	6818      	ldr	r0, [r3, #0]
 8003170:	4770      	bx	lr
 8003172:	bf00      	nop
 8003174:	2000009c 	.word	0x2000009c

08003178 <__libc_init_array>:
 8003178:	b570      	push	{r4, r5, r6, lr}
 800317a:	4d0d      	ldr	r5, [pc, #52]	; (80031b0 <__libc_init_array+0x38>)
 800317c:	4c0d      	ldr	r4, [pc, #52]	; (80031b4 <__libc_init_array+0x3c>)
 800317e:	1b64      	subs	r4, r4, r5
 8003180:	10a4      	asrs	r4, r4, #2
 8003182:	2600      	movs	r6, #0
 8003184:	42a6      	cmp	r6, r4
 8003186:	d109      	bne.n	800319c <__libc_init_array+0x24>
 8003188:	4d0b      	ldr	r5, [pc, #44]	; (80031b8 <__libc_init_array+0x40>)
 800318a:	4c0c      	ldr	r4, [pc, #48]	; (80031bc <__libc_init_array+0x44>)
 800318c:	f000 fe4a 	bl	8003e24 <_init>
 8003190:	1b64      	subs	r4, r4, r5
 8003192:	10a4      	asrs	r4, r4, #2
 8003194:	2600      	movs	r6, #0
 8003196:	42a6      	cmp	r6, r4
 8003198:	d105      	bne.n	80031a6 <__libc_init_array+0x2e>
 800319a:	bd70      	pop	{r4, r5, r6, pc}
 800319c:	f855 3b04 	ldr.w	r3, [r5], #4
 80031a0:	4798      	blx	r3
 80031a2:	3601      	adds	r6, #1
 80031a4:	e7ee      	b.n	8003184 <__libc_init_array+0xc>
 80031a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80031aa:	4798      	blx	r3
 80031ac:	3601      	adds	r6, #1
 80031ae:	e7f2      	b.n	8003196 <__libc_init_array+0x1e>
 80031b0:	08003f70 	.word	0x08003f70
 80031b4:	08003f70 	.word	0x08003f70
 80031b8:	08003f70 	.word	0x08003f70
 80031bc:	08003f74 	.word	0x08003f74

080031c0 <__retarget_lock_init_recursive>:
 80031c0:	4770      	bx	lr

080031c2 <__retarget_lock_acquire_recursive>:
 80031c2:	4770      	bx	lr

080031c4 <__retarget_lock_release_recursive>:
 80031c4:	4770      	bx	lr
	...

080031c8 <__assert_func>:
 80031c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80031ca:	4614      	mov	r4, r2
 80031cc:	461a      	mov	r2, r3
 80031ce:	4b09      	ldr	r3, [pc, #36]	; (80031f4 <__assert_func+0x2c>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4605      	mov	r5, r0
 80031d4:	68d8      	ldr	r0, [r3, #12]
 80031d6:	b14c      	cbz	r4, 80031ec <__assert_func+0x24>
 80031d8:	4b07      	ldr	r3, [pc, #28]	; (80031f8 <__assert_func+0x30>)
 80031da:	9100      	str	r1, [sp, #0]
 80031dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80031e0:	4906      	ldr	r1, [pc, #24]	; (80031fc <__assert_func+0x34>)
 80031e2:	462b      	mov	r3, r5
 80031e4:	f000 f9bc 	bl	8003560 <fiprintf>
 80031e8:	f000 f9dc 	bl	80035a4 <abort>
 80031ec:	4b04      	ldr	r3, [pc, #16]	; (8003200 <__assert_func+0x38>)
 80031ee:	461c      	mov	r4, r3
 80031f0:	e7f3      	b.n	80031da <__assert_func+0x12>
 80031f2:	bf00      	nop
 80031f4:	2000009c 	.word	0x2000009c
 80031f8:	08003eff 	.word	0x08003eff
 80031fc:	08003f0c 	.word	0x08003f0c
 8003200:	08003f3a 	.word	0x08003f3a

08003204 <_free_r>:
 8003204:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003206:	2900      	cmp	r1, #0
 8003208:	d044      	beq.n	8003294 <_free_r+0x90>
 800320a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800320e:	9001      	str	r0, [sp, #4]
 8003210:	2b00      	cmp	r3, #0
 8003212:	f1a1 0404 	sub.w	r4, r1, #4
 8003216:	bfb8      	it	lt
 8003218:	18e4      	addlt	r4, r4, r3
 800321a:	f000 f8e7 	bl	80033ec <__malloc_lock>
 800321e:	4a1e      	ldr	r2, [pc, #120]	; (8003298 <_free_r+0x94>)
 8003220:	9801      	ldr	r0, [sp, #4]
 8003222:	6813      	ldr	r3, [r2, #0]
 8003224:	b933      	cbnz	r3, 8003234 <_free_r+0x30>
 8003226:	6063      	str	r3, [r4, #4]
 8003228:	6014      	str	r4, [r2, #0]
 800322a:	b003      	add	sp, #12
 800322c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003230:	f000 b8e2 	b.w	80033f8 <__malloc_unlock>
 8003234:	42a3      	cmp	r3, r4
 8003236:	d908      	bls.n	800324a <_free_r+0x46>
 8003238:	6825      	ldr	r5, [r4, #0]
 800323a:	1961      	adds	r1, r4, r5
 800323c:	428b      	cmp	r3, r1
 800323e:	bf01      	itttt	eq
 8003240:	6819      	ldreq	r1, [r3, #0]
 8003242:	685b      	ldreq	r3, [r3, #4]
 8003244:	1949      	addeq	r1, r1, r5
 8003246:	6021      	streq	r1, [r4, #0]
 8003248:	e7ed      	b.n	8003226 <_free_r+0x22>
 800324a:	461a      	mov	r2, r3
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	b10b      	cbz	r3, 8003254 <_free_r+0x50>
 8003250:	42a3      	cmp	r3, r4
 8003252:	d9fa      	bls.n	800324a <_free_r+0x46>
 8003254:	6811      	ldr	r1, [r2, #0]
 8003256:	1855      	adds	r5, r2, r1
 8003258:	42a5      	cmp	r5, r4
 800325a:	d10b      	bne.n	8003274 <_free_r+0x70>
 800325c:	6824      	ldr	r4, [r4, #0]
 800325e:	4421      	add	r1, r4
 8003260:	1854      	adds	r4, r2, r1
 8003262:	42a3      	cmp	r3, r4
 8003264:	6011      	str	r1, [r2, #0]
 8003266:	d1e0      	bne.n	800322a <_free_r+0x26>
 8003268:	681c      	ldr	r4, [r3, #0]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	6053      	str	r3, [r2, #4]
 800326e:	440c      	add	r4, r1
 8003270:	6014      	str	r4, [r2, #0]
 8003272:	e7da      	b.n	800322a <_free_r+0x26>
 8003274:	d902      	bls.n	800327c <_free_r+0x78>
 8003276:	230c      	movs	r3, #12
 8003278:	6003      	str	r3, [r0, #0]
 800327a:	e7d6      	b.n	800322a <_free_r+0x26>
 800327c:	6825      	ldr	r5, [r4, #0]
 800327e:	1961      	adds	r1, r4, r5
 8003280:	428b      	cmp	r3, r1
 8003282:	bf04      	itt	eq
 8003284:	6819      	ldreq	r1, [r3, #0]
 8003286:	685b      	ldreq	r3, [r3, #4]
 8003288:	6063      	str	r3, [r4, #4]
 800328a:	bf04      	itt	eq
 800328c:	1949      	addeq	r1, r1, r5
 800328e:	6021      	streq	r1, [r4, #0]
 8003290:	6054      	str	r4, [r2, #4]
 8003292:	e7ca      	b.n	800322a <_free_r+0x26>
 8003294:	b003      	add	sp, #12
 8003296:	bd30      	pop	{r4, r5, pc}
 8003298:	20000370 	.word	0x20000370

0800329c <malloc>:
 800329c:	4b02      	ldr	r3, [pc, #8]	; (80032a8 <malloc+0xc>)
 800329e:	4601      	mov	r1, r0
 80032a0:	6818      	ldr	r0, [r3, #0]
 80032a2:	f000 b823 	b.w	80032ec <_malloc_r>
 80032a6:	bf00      	nop
 80032a8:	2000009c 	.word	0x2000009c

080032ac <sbrk_aligned>:
 80032ac:	b570      	push	{r4, r5, r6, lr}
 80032ae:	4e0e      	ldr	r6, [pc, #56]	; (80032e8 <sbrk_aligned+0x3c>)
 80032b0:	460c      	mov	r4, r1
 80032b2:	6831      	ldr	r1, [r6, #0]
 80032b4:	4605      	mov	r5, r0
 80032b6:	b911      	cbnz	r1, 80032be <sbrk_aligned+0x12>
 80032b8:	f000 f964 	bl	8003584 <_sbrk_r>
 80032bc:	6030      	str	r0, [r6, #0]
 80032be:	4621      	mov	r1, r4
 80032c0:	4628      	mov	r0, r5
 80032c2:	f000 f95f 	bl	8003584 <_sbrk_r>
 80032c6:	1c43      	adds	r3, r0, #1
 80032c8:	d00a      	beq.n	80032e0 <sbrk_aligned+0x34>
 80032ca:	1cc4      	adds	r4, r0, #3
 80032cc:	f024 0403 	bic.w	r4, r4, #3
 80032d0:	42a0      	cmp	r0, r4
 80032d2:	d007      	beq.n	80032e4 <sbrk_aligned+0x38>
 80032d4:	1a21      	subs	r1, r4, r0
 80032d6:	4628      	mov	r0, r5
 80032d8:	f000 f954 	bl	8003584 <_sbrk_r>
 80032dc:	3001      	adds	r0, #1
 80032de:	d101      	bne.n	80032e4 <sbrk_aligned+0x38>
 80032e0:	f04f 34ff 	mov.w	r4, #4294967295
 80032e4:	4620      	mov	r0, r4
 80032e6:	bd70      	pop	{r4, r5, r6, pc}
 80032e8:	20000374 	.word	0x20000374

080032ec <_malloc_r>:
 80032ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80032f0:	1ccd      	adds	r5, r1, #3
 80032f2:	f025 0503 	bic.w	r5, r5, #3
 80032f6:	3508      	adds	r5, #8
 80032f8:	2d0c      	cmp	r5, #12
 80032fa:	bf38      	it	cc
 80032fc:	250c      	movcc	r5, #12
 80032fe:	2d00      	cmp	r5, #0
 8003300:	4607      	mov	r7, r0
 8003302:	db01      	blt.n	8003308 <_malloc_r+0x1c>
 8003304:	42a9      	cmp	r1, r5
 8003306:	d905      	bls.n	8003314 <_malloc_r+0x28>
 8003308:	230c      	movs	r3, #12
 800330a:	603b      	str	r3, [r7, #0]
 800330c:	2600      	movs	r6, #0
 800330e:	4630      	mov	r0, r6
 8003310:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003314:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80033e8 <_malloc_r+0xfc>
 8003318:	f000 f868 	bl	80033ec <__malloc_lock>
 800331c:	f8d8 3000 	ldr.w	r3, [r8]
 8003320:	461c      	mov	r4, r3
 8003322:	bb5c      	cbnz	r4, 800337c <_malloc_r+0x90>
 8003324:	4629      	mov	r1, r5
 8003326:	4638      	mov	r0, r7
 8003328:	f7ff ffc0 	bl	80032ac <sbrk_aligned>
 800332c:	1c43      	adds	r3, r0, #1
 800332e:	4604      	mov	r4, r0
 8003330:	d155      	bne.n	80033de <_malloc_r+0xf2>
 8003332:	f8d8 4000 	ldr.w	r4, [r8]
 8003336:	4626      	mov	r6, r4
 8003338:	2e00      	cmp	r6, #0
 800333a:	d145      	bne.n	80033c8 <_malloc_r+0xdc>
 800333c:	2c00      	cmp	r4, #0
 800333e:	d048      	beq.n	80033d2 <_malloc_r+0xe6>
 8003340:	6823      	ldr	r3, [r4, #0]
 8003342:	4631      	mov	r1, r6
 8003344:	4638      	mov	r0, r7
 8003346:	eb04 0903 	add.w	r9, r4, r3
 800334a:	f000 f91b 	bl	8003584 <_sbrk_r>
 800334e:	4581      	cmp	r9, r0
 8003350:	d13f      	bne.n	80033d2 <_malloc_r+0xe6>
 8003352:	6821      	ldr	r1, [r4, #0]
 8003354:	1a6d      	subs	r5, r5, r1
 8003356:	4629      	mov	r1, r5
 8003358:	4638      	mov	r0, r7
 800335a:	f7ff ffa7 	bl	80032ac <sbrk_aligned>
 800335e:	3001      	adds	r0, #1
 8003360:	d037      	beq.n	80033d2 <_malloc_r+0xe6>
 8003362:	6823      	ldr	r3, [r4, #0]
 8003364:	442b      	add	r3, r5
 8003366:	6023      	str	r3, [r4, #0]
 8003368:	f8d8 3000 	ldr.w	r3, [r8]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d038      	beq.n	80033e2 <_malloc_r+0xf6>
 8003370:	685a      	ldr	r2, [r3, #4]
 8003372:	42a2      	cmp	r2, r4
 8003374:	d12b      	bne.n	80033ce <_malloc_r+0xe2>
 8003376:	2200      	movs	r2, #0
 8003378:	605a      	str	r2, [r3, #4]
 800337a:	e00f      	b.n	800339c <_malloc_r+0xb0>
 800337c:	6822      	ldr	r2, [r4, #0]
 800337e:	1b52      	subs	r2, r2, r5
 8003380:	d41f      	bmi.n	80033c2 <_malloc_r+0xd6>
 8003382:	2a0b      	cmp	r2, #11
 8003384:	d917      	bls.n	80033b6 <_malloc_r+0xca>
 8003386:	1961      	adds	r1, r4, r5
 8003388:	42a3      	cmp	r3, r4
 800338a:	6025      	str	r5, [r4, #0]
 800338c:	bf18      	it	ne
 800338e:	6059      	strne	r1, [r3, #4]
 8003390:	6863      	ldr	r3, [r4, #4]
 8003392:	bf08      	it	eq
 8003394:	f8c8 1000 	streq.w	r1, [r8]
 8003398:	5162      	str	r2, [r4, r5]
 800339a:	604b      	str	r3, [r1, #4]
 800339c:	4638      	mov	r0, r7
 800339e:	f104 060b 	add.w	r6, r4, #11
 80033a2:	f000 f829 	bl	80033f8 <__malloc_unlock>
 80033a6:	f026 0607 	bic.w	r6, r6, #7
 80033aa:	1d23      	adds	r3, r4, #4
 80033ac:	1af2      	subs	r2, r6, r3
 80033ae:	d0ae      	beq.n	800330e <_malloc_r+0x22>
 80033b0:	1b9b      	subs	r3, r3, r6
 80033b2:	50a3      	str	r3, [r4, r2]
 80033b4:	e7ab      	b.n	800330e <_malloc_r+0x22>
 80033b6:	42a3      	cmp	r3, r4
 80033b8:	6862      	ldr	r2, [r4, #4]
 80033ba:	d1dd      	bne.n	8003378 <_malloc_r+0x8c>
 80033bc:	f8c8 2000 	str.w	r2, [r8]
 80033c0:	e7ec      	b.n	800339c <_malloc_r+0xb0>
 80033c2:	4623      	mov	r3, r4
 80033c4:	6864      	ldr	r4, [r4, #4]
 80033c6:	e7ac      	b.n	8003322 <_malloc_r+0x36>
 80033c8:	4634      	mov	r4, r6
 80033ca:	6876      	ldr	r6, [r6, #4]
 80033cc:	e7b4      	b.n	8003338 <_malloc_r+0x4c>
 80033ce:	4613      	mov	r3, r2
 80033d0:	e7cc      	b.n	800336c <_malloc_r+0x80>
 80033d2:	230c      	movs	r3, #12
 80033d4:	603b      	str	r3, [r7, #0]
 80033d6:	4638      	mov	r0, r7
 80033d8:	f000 f80e 	bl	80033f8 <__malloc_unlock>
 80033dc:	e797      	b.n	800330e <_malloc_r+0x22>
 80033de:	6025      	str	r5, [r4, #0]
 80033e0:	e7dc      	b.n	800339c <_malloc_r+0xb0>
 80033e2:	605b      	str	r3, [r3, #4]
 80033e4:	deff      	udf	#255	; 0xff
 80033e6:	bf00      	nop
 80033e8:	20000370 	.word	0x20000370

080033ec <__malloc_lock>:
 80033ec:	4801      	ldr	r0, [pc, #4]	; (80033f4 <__malloc_lock+0x8>)
 80033ee:	f7ff bee8 	b.w	80031c2 <__retarget_lock_acquire_recursive>
 80033f2:	bf00      	nop
 80033f4:	2000036c 	.word	0x2000036c

080033f8 <__malloc_unlock>:
 80033f8:	4801      	ldr	r0, [pc, #4]	; (8003400 <__malloc_unlock+0x8>)
 80033fa:	f7ff bee3 	b.w	80031c4 <__retarget_lock_release_recursive>
 80033fe:	bf00      	nop
 8003400:	2000036c 	.word	0x2000036c

08003404 <__sflush_r>:
 8003404:	898a      	ldrh	r2, [r1, #12]
 8003406:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800340a:	4605      	mov	r5, r0
 800340c:	0710      	lsls	r0, r2, #28
 800340e:	460c      	mov	r4, r1
 8003410:	d458      	bmi.n	80034c4 <__sflush_r+0xc0>
 8003412:	684b      	ldr	r3, [r1, #4]
 8003414:	2b00      	cmp	r3, #0
 8003416:	dc05      	bgt.n	8003424 <__sflush_r+0x20>
 8003418:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800341a:	2b00      	cmp	r3, #0
 800341c:	dc02      	bgt.n	8003424 <__sflush_r+0x20>
 800341e:	2000      	movs	r0, #0
 8003420:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003424:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003426:	2e00      	cmp	r6, #0
 8003428:	d0f9      	beq.n	800341e <__sflush_r+0x1a>
 800342a:	2300      	movs	r3, #0
 800342c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003430:	682f      	ldr	r7, [r5, #0]
 8003432:	6a21      	ldr	r1, [r4, #32]
 8003434:	602b      	str	r3, [r5, #0]
 8003436:	d032      	beq.n	800349e <__sflush_r+0x9a>
 8003438:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800343a:	89a3      	ldrh	r3, [r4, #12]
 800343c:	075a      	lsls	r2, r3, #29
 800343e:	d505      	bpl.n	800344c <__sflush_r+0x48>
 8003440:	6863      	ldr	r3, [r4, #4]
 8003442:	1ac0      	subs	r0, r0, r3
 8003444:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003446:	b10b      	cbz	r3, 800344c <__sflush_r+0x48>
 8003448:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800344a:	1ac0      	subs	r0, r0, r3
 800344c:	2300      	movs	r3, #0
 800344e:	4602      	mov	r2, r0
 8003450:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003452:	6a21      	ldr	r1, [r4, #32]
 8003454:	4628      	mov	r0, r5
 8003456:	47b0      	blx	r6
 8003458:	1c43      	adds	r3, r0, #1
 800345a:	89a3      	ldrh	r3, [r4, #12]
 800345c:	d106      	bne.n	800346c <__sflush_r+0x68>
 800345e:	6829      	ldr	r1, [r5, #0]
 8003460:	291d      	cmp	r1, #29
 8003462:	d82b      	bhi.n	80034bc <__sflush_r+0xb8>
 8003464:	4a29      	ldr	r2, [pc, #164]	; (800350c <__sflush_r+0x108>)
 8003466:	410a      	asrs	r2, r1
 8003468:	07d6      	lsls	r6, r2, #31
 800346a:	d427      	bmi.n	80034bc <__sflush_r+0xb8>
 800346c:	2200      	movs	r2, #0
 800346e:	6062      	str	r2, [r4, #4]
 8003470:	04d9      	lsls	r1, r3, #19
 8003472:	6922      	ldr	r2, [r4, #16]
 8003474:	6022      	str	r2, [r4, #0]
 8003476:	d504      	bpl.n	8003482 <__sflush_r+0x7e>
 8003478:	1c42      	adds	r2, r0, #1
 800347a:	d101      	bne.n	8003480 <__sflush_r+0x7c>
 800347c:	682b      	ldr	r3, [r5, #0]
 800347e:	b903      	cbnz	r3, 8003482 <__sflush_r+0x7e>
 8003480:	6560      	str	r0, [r4, #84]	; 0x54
 8003482:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003484:	602f      	str	r7, [r5, #0]
 8003486:	2900      	cmp	r1, #0
 8003488:	d0c9      	beq.n	800341e <__sflush_r+0x1a>
 800348a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800348e:	4299      	cmp	r1, r3
 8003490:	d002      	beq.n	8003498 <__sflush_r+0x94>
 8003492:	4628      	mov	r0, r5
 8003494:	f7ff feb6 	bl	8003204 <_free_r>
 8003498:	2000      	movs	r0, #0
 800349a:	6360      	str	r0, [r4, #52]	; 0x34
 800349c:	e7c0      	b.n	8003420 <__sflush_r+0x1c>
 800349e:	2301      	movs	r3, #1
 80034a0:	4628      	mov	r0, r5
 80034a2:	47b0      	blx	r6
 80034a4:	1c41      	adds	r1, r0, #1
 80034a6:	d1c8      	bne.n	800343a <__sflush_r+0x36>
 80034a8:	682b      	ldr	r3, [r5, #0]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d0c5      	beq.n	800343a <__sflush_r+0x36>
 80034ae:	2b1d      	cmp	r3, #29
 80034b0:	d001      	beq.n	80034b6 <__sflush_r+0xb2>
 80034b2:	2b16      	cmp	r3, #22
 80034b4:	d101      	bne.n	80034ba <__sflush_r+0xb6>
 80034b6:	602f      	str	r7, [r5, #0]
 80034b8:	e7b1      	b.n	800341e <__sflush_r+0x1a>
 80034ba:	89a3      	ldrh	r3, [r4, #12]
 80034bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034c0:	81a3      	strh	r3, [r4, #12]
 80034c2:	e7ad      	b.n	8003420 <__sflush_r+0x1c>
 80034c4:	690f      	ldr	r7, [r1, #16]
 80034c6:	2f00      	cmp	r7, #0
 80034c8:	d0a9      	beq.n	800341e <__sflush_r+0x1a>
 80034ca:	0793      	lsls	r3, r2, #30
 80034cc:	680e      	ldr	r6, [r1, #0]
 80034ce:	bf08      	it	eq
 80034d0:	694b      	ldreq	r3, [r1, #20]
 80034d2:	600f      	str	r7, [r1, #0]
 80034d4:	bf18      	it	ne
 80034d6:	2300      	movne	r3, #0
 80034d8:	eba6 0807 	sub.w	r8, r6, r7
 80034dc:	608b      	str	r3, [r1, #8]
 80034de:	f1b8 0f00 	cmp.w	r8, #0
 80034e2:	dd9c      	ble.n	800341e <__sflush_r+0x1a>
 80034e4:	6a21      	ldr	r1, [r4, #32]
 80034e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80034e8:	4643      	mov	r3, r8
 80034ea:	463a      	mov	r2, r7
 80034ec:	4628      	mov	r0, r5
 80034ee:	47b0      	blx	r6
 80034f0:	2800      	cmp	r0, #0
 80034f2:	dc06      	bgt.n	8003502 <__sflush_r+0xfe>
 80034f4:	89a3      	ldrh	r3, [r4, #12]
 80034f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034fa:	81a3      	strh	r3, [r4, #12]
 80034fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003500:	e78e      	b.n	8003420 <__sflush_r+0x1c>
 8003502:	4407      	add	r7, r0
 8003504:	eba8 0800 	sub.w	r8, r8, r0
 8003508:	e7e9      	b.n	80034de <__sflush_r+0xda>
 800350a:	bf00      	nop
 800350c:	dfbffffe 	.word	0xdfbffffe

08003510 <_fflush_r>:
 8003510:	b538      	push	{r3, r4, r5, lr}
 8003512:	690b      	ldr	r3, [r1, #16]
 8003514:	4605      	mov	r5, r0
 8003516:	460c      	mov	r4, r1
 8003518:	b913      	cbnz	r3, 8003520 <_fflush_r+0x10>
 800351a:	2500      	movs	r5, #0
 800351c:	4628      	mov	r0, r5
 800351e:	bd38      	pop	{r3, r4, r5, pc}
 8003520:	b118      	cbz	r0, 800352a <_fflush_r+0x1a>
 8003522:	6a03      	ldr	r3, [r0, #32]
 8003524:	b90b      	cbnz	r3, 800352a <_fflush_r+0x1a>
 8003526:	f7ff fd2d 	bl	8002f84 <__sinit>
 800352a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d0f3      	beq.n	800351a <_fflush_r+0xa>
 8003532:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003534:	07d0      	lsls	r0, r2, #31
 8003536:	d404      	bmi.n	8003542 <_fflush_r+0x32>
 8003538:	0599      	lsls	r1, r3, #22
 800353a:	d402      	bmi.n	8003542 <_fflush_r+0x32>
 800353c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800353e:	f7ff fe40 	bl	80031c2 <__retarget_lock_acquire_recursive>
 8003542:	4628      	mov	r0, r5
 8003544:	4621      	mov	r1, r4
 8003546:	f7ff ff5d 	bl	8003404 <__sflush_r>
 800354a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800354c:	07da      	lsls	r2, r3, #31
 800354e:	4605      	mov	r5, r0
 8003550:	d4e4      	bmi.n	800351c <_fflush_r+0xc>
 8003552:	89a3      	ldrh	r3, [r4, #12]
 8003554:	059b      	lsls	r3, r3, #22
 8003556:	d4e1      	bmi.n	800351c <_fflush_r+0xc>
 8003558:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800355a:	f7ff fe33 	bl	80031c4 <__retarget_lock_release_recursive>
 800355e:	e7dd      	b.n	800351c <_fflush_r+0xc>

08003560 <fiprintf>:
 8003560:	b40e      	push	{r1, r2, r3}
 8003562:	b503      	push	{r0, r1, lr}
 8003564:	4601      	mov	r1, r0
 8003566:	ab03      	add	r3, sp, #12
 8003568:	4805      	ldr	r0, [pc, #20]	; (8003580 <fiprintf+0x20>)
 800356a:	f853 2b04 	ldr.w	r2, [r3], #4
 800356e:	6800      	ldr	r0, [r0, #0]
 8003570:	9301      	str	r3, [sp, #4]
 8003572:	f000 f847 	bl	8003604 <_vfiprintf_r>
 8003576:	b002      	add	sp, #8
 8003578:	f85d eb04 	ldr.w	lr, [sp], #4
 800357c:	b003      	add	sp, #12
 800357e:	4770      	bx	lr
 8003580:	2000009c 	.word	0x2000009c

08003584 <_sbrk_r>:
 8003584:	b538      	push	{r3, r4, r5, lr}
 8003586:	4d06      	ldr	r5, [pc, #24]	; (80035a0 <_sbrk_r+0x1c>)
 8003588:	2300      	movs	r3, #0
 800358a:	4604      	mov	r4, r0
 800358c:	4608      	mov	r0, r1
 800358e:	602b      	str	r3, [r5, #0]
 8003590:	f7fd fa86 	bl	8000aa0 <_sbrk>
 8003594:	1c43      	adds	r3, r0, #1
 8003596:	d102      	bne.n	800359e <_sbrk_r+0x1a>
 8003598:	682b      	ldr	r3, [r5, #0]
 800359a:	b103      	cbz	r3, 800359e <_sbrk_r+0x1a>
 800359c:	6023      	str	r3, [r4, #0]
 800359e:	bd38      	pop	{r3, r4, r5, pc}
 80035a0:	20000368 	.word	0x20000368

080035a4 <abort>:
 80035a4:	b508      	push	{r3, lr}
 80035a6:	2006      	movs	r0, #6
 80035a8:	f000 fb94 	bl	8003cd4 <raise>
 80035ac:	2001      	movs	r0, #1
 80035ae:	f7fd f9ff 	bl	80009b0 <_exit>

080035b2 <__sfputc_r>:
 80035b2:	6893      	ldr	r3, [r2, #8]
 80035b4:	3b01      	subs	r3, #1
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	b410      	push	{r4}
 80035ba:	6093      	str	r3, [r2, #8]
 80035bc:	da08      	bge.n	80035d0 <__sfputc_r+0x1e>
 80035be:	6994      	ldr	r4, [r2, #24]
 80035c0:	42a3      	cmp	r3, r4
 80035c2:	db01      	blt.n	80035c8 <__sfputc_r+0x16>
 80035c4:	290a      	cmp	r1, #10
 80035c6:	d103      	bne.n	80035d0 <__sfputc_r+0x1e>
 80035c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80035cc:	f000 bac4 	b.w	8003b58 <__swbuf_r>
 80035d0:	6813      	ldr	r3, [r2, #0]
 80035d2:	1c58      	adds	r0, r3, #1
 80035d4:	6010      	str	r0, [r2, #0]
 80035d6:	7019      	strb	r1, [r3, #0]
 80035d8:	4608      	mov	r0, r1
 80035da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80035de:	4770      	bx	lr

080035e0 <__sfputs_r>:
 80035e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035e2:	4606      	mov	r6, r0
 80035e4:	460f      	mov	r7, r1
 80035e6:	4614      	mov	r4, r2
 80035e8:	18d5      	adds	r5, r2, r3
 80035ea:	42ac      	cmp	r4, r5
 80035ec:	d101      	bne.n	80035f2 <__sfputs_r+0x12>
 80035ee:	2000      	movs	r0, #0
 80035f0:	e007      	b.n	8003602 <__sfputs_r+0x22>
 80035f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80035f6:	463a      	mov	r2, r7
 80035f8:	4630      	mov	r0, r6
 80035fa:	f7ff ffda 	bl	80035b2 <__sfputc_r>
 80035fe:	1c43      	adds	r3, r0, #1
 8003600:	d1f3      	bne.n	80035ea <__sfputs_r+0xa>
 8003602:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003604 <_vfiprintf_r>:
 8003604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003608:	460d      	mov	r5, r1
 800360a:	b09d      	sub	sp, #116	; 0x74
 800360c:	4614      	mov	r4, r2
 800360e:	4698      	mov	r8, r3
 8003610:	4606      	mov	r6, r0
 8003612:	b118      	cbz	r0, 800361c <_vfiprintf_r+0x18>
 8003614:	6a03      	ldr	r3, [r0, #32]
 8003616:	b90b      	cbnz	r3, 800361c <_vfiprintf_r+0x18>
 8003618:	f7ff fcb4 	bl	8002f84 <__sinit>
 800361c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800361e:	07d9      	lsls	r1, r3, #31
 8003620:	d405      	bmi.n	800362e <_vfiprintf_r+0x2a>
 8003622:	89ab      	ldrh	r3, [r5, #12]
 8003624:	059a      	lsls	r2, r3, #22
 8003626:	d402      	bmi.n	800362e <_vfiprintf_r+0x2a>
 8003628:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800362a:	f7ff fdca 	bl	80031c2 <__retarget_lock_acquire_recursive>
 800362e:	89ab      	ldrh	r3, [r5, #12]
 8003630:	071b      	lsls	r3, r3, #28
 8003632:	d501      	bpl.n	8003638 <_vfiprintf_r+0x34>
 8003634:	692b      	ldr	r3, [r5, #16]
 8003636:	b99b      	cbnz	r3, 8003660 <_vfiprintf_r+0x5c>
 8003638:	4629      	mov	r1, r5
 800363a:	4630      	mov	r0, r6
 800363c:	f000 faca 	bl	8003bd4 <__swsetup_r>
 8003640:	b170      	cbz	r0, 8003660 <_vfiprintf_r+0x5c>
 8003642:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003644:	07dc      	lsls	r4, r3, #31
 8003646:	d504      	bpl.n	8003652 <_vfiprintf_r+0x4e>
 8003648:	f04f 30ff 	mov.w	r0, #4294967295
 800364c:	b01d      	add	sp, #116	; 0x74
 800364e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003652:	89ab      	ldrh	r3, [r5, #12]
 8003654:	0598      	lsls	r0, r3, #22
 8003656:	d4f7      	bmi.n	8003648 <_vfiprintf_r+0x44>
 8003658:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800365a:	f7ff fdb3 	bl	80031c4 <__retarget_lock_release_recursive>
 800365e:	e7f3      	b.n	8003648 <_vfiprintf_r+0x44>
 8003660:	2300      	movs	r3, #0
 8003662:	9309      	str	r3, [sp, #36]	; 0x24
 8003664:	2320      	movs	r3, #32
 8003666:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800366a:	f8cd 800c 	str.w	r8, [sp, #12]
 800366e:	2330      	movs	r3, #48	; 0x30
 8003670:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8003824 <_vfiprintf_r+0x220>
 8003674:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003678:	f04f 0901 	mov.w	r9, #1
 800367c:	4623      	mov	r3, r4
 800367e:	469a      	mov	sl, r3
 8003680:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003684:	b10a      	cbz	r2, 800368a <_vfiprintf_r+0x86>
 8003686:	2a25      	cmp	r2, #37	; 0x25
 8003688:	d1f9      	bne.n	800367e <_vfiprintf_r+0x7a>
 800368a:	ebba 0b04 	subs.w	fp, sl, r4
 800368e:	d00b      	beq.n	80036a8 <_vfiprintf_r+0xa4>
 8003690:	465b      	mov	r3, fp
 8003692:	4622      	mov	r2, r4
 8003694:	4629      	mov	r1, r5
 8003696:	4630      	mov	r0, r6
 8003698:	f7ff ffa2 	bl	80035e0 <__sfputs_r>
 800369c:	3001      	adds	r0, #1
 800369e:	f000 80a9 	beq.w	80037f4 <_vfiprintf_r+0x1f0>
 80036a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80036a4:	445a      	add	r2, fp
 80036a6:	9209      	str	r2, [sp, #36]	; 0x24
 80036a8:	f89a 3000 	ldrb.w	r3, [sl]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	f000 80a1 	beq.w	80037f4 <_vfiprintf_r+0x1f0>
 80036b2:	2300      	movs	r3, #0
 80036b4:	f04f 32ff 	mov.w	r2, #4294967295
 80036b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80036bc:	f10a 0a01 	add.w	sl, sl, #1
 80036c0:	9304      	str	r3, [sp, #16]
 80036c2:	9307      	str	r3, [sp, #28]
 80036c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80036c8:	931a      	str	r3, [sp, #104]	; 0x68
 80036ca:	4654      	mov	r4, sl
 80036cc:	2205      	movs	r2, #5
 80036ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036d2:	4854      	ldr	r0, [pc, #336]	; (8003824 <_vfiprintf_r+0x220>)
 80036d4:	f7fc fd7c 	bl	80001d0 <memchr>
 80036d8:	9a04      	ldr	r2, [sp, #16]
 80036da:	b9d8      	cbnz	r0, 8003714 <_vfiprintf_r+0x110>
 80036dc:	06d1      	lsls	r1, r2, #27
 80036de:	bf44      	itt	mi
 80036e0:	2320      	movmi	r3, #32
 80036e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80036e6:	0713      	lsls	r3, r2, #28
 80036e8:	bf44      	itt	mi
 80036ea:	232b      	movmi	r3, #43	; 0x2b
 80036ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80036f0:	f89a 3000 	ldrb.w	r3, [sl]
 80036f4:	2b2a      	cmp	r3, #42	; 0x2a
 80036f6:	d015      	beq.n	8003724 <_vfiprintf_r+0x120>
 80036f8:	9a07      	ldr	r2, [sp, #28]
 80036fa:	4654      	mov	r4, sl
 80036fc:	2000      	movs	r0, #0
 80036fe:	f04f 0c0a 	mov.w	ip, #10
 8003702:	4621      	mov	r1, r4
 8003704:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003708:	3b30      	subs	r3, #48	; 0x30
 800370a:	2b09      	cmp	r3, #9
 800370c:	d94d      	bls.n	80037aa <_vfiprintf_r+0x1a6>
 800370e:	b1b0      	cbz	r0, 800373e <_vfiprintf_r+0x13a>
 8003710:	9207      	str	r2, [sp, #28]
 8003712:	e014      	b.n	800373e <_vfiprintf_r+0x13a>
 8003714:	eba0 0308 	sub.w	r3, r0, r8
 8003718:	fa09 f303 	lsl.w	r3, r9, r3
 800371c:	4313      	orrs	r3, r2
 800371e:	9304      	str	r3, [sp, #16]
 8003720:	46a2      	mov	sl, r4
 8003722:	e7d2      	b.n	80036ca <_vfiprintf_r+0xc6>
 8003724:	9b03      	ldr	r3, [sp, #12]
 8003726:	1d19      	adds	r1, r3, #4
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	9103      	str	r1, [sp, #12]
 800372c:	2b00      	cmp	r3, #0
 800372e:	bfbb      	ittet	lt
 8003730:	425b      	neglt	r3, r3
 8003732:	f042 0202 	orrlt.w	r2, r2, #2
 8003736:	9307      	strge	r3, [sp, #28]
 8003738:	9307      	strlt	r3, [sp, #28]
 800373a:	bfb8      	it	lt
 800373c:	9204      	strlt	r2, [sp, #16]
 800373e:	7823      	ldrb	r3, [r4, #0]
 8003740:	2b2e      	cmp	r3, #46	; 0x2e
 8003742:	d10c      	bne.n	800375e <_vfiprintf_r+0x15a>
 8003744:	7863      	ldrb	r3, [r4, #1]
 8003746:	2b2a      	cmp	r3, #42	; 0x2a
 8003748:	d134      	bne.n	80037b4 <_vfiprintf_r+0x1b0>
 800374a:	9b03      	ldr	r3, [sp, #12]
 800374c:	1d1a      	adds	r2, r3, #4
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	9203      	str	r2, [sp, #12]
 8003752:	2b00      	cmp	r3, #0
 8003754:	bfb8      	it	lt
 8003756:	f04f 33ff 	movlt.w	r3, #4294967295
 800375a:	3402      	adds	r4, #2
 800375c:	9305      	str	r3, [sp, #20]
 800375e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8003834 <_vfiprintf_r+0x230>
 8003762:	7821      	ldrb	r1, [r4, #0]
 8003764:	2203      	movs	r2, #3
 8003766:	4650      	mov	r0, sl
 8003768:	f7fc fd32 	bl	80001d0 <memchr>
 800376c:	b138      	cbz	r0, 800377e <_vfiprintf_r+0x17a>
 800376e:	9b04      	ldr	r3, [sp, #16]
 8003770:	eba0 000a 	sub.w	r0, r0, sl
 8003774:	2240      	movs	r2, #64	; 0x40
 8003776:	4082      	lsls	r2, r0
 8003778:	4313      	orrs	r3, r2
 800377a:	3401      	adds	r4, #1
 800377c:	9304      	str	r3, [sp, #16]
 800377e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003782:	4829      	ldr	r0, [pc, #164]	; (8003828 <_vfiprintf_r+0x224>)
 8003784:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003788:	2206      	movs	r2, #6
 800378a:	f7fc fd21 	bl	80001d0 <memchr>
 800378e:	2800      	cmp	r0, #0
 8003790:	d03f      	beq.n	8003812 <_vfiprintf_r+0x20e>
 8003792:	4b26      	ldr	r3, [pc, #152]	; (800382c <_vfiprintf_r+0x228>)
 8003794:	bb1b      	cbnz	r3, 80037de <_vfiprintf_r+0x1da>
 8003796:	9b03      	ldr	r3, [sp, #12]
 8003798:	3307      	adds	r3, #7
 800379a:	f023 0307 	bic.w	r3, r3, #7
 800379e:	3308      	adds	r3, #8
 80037a0:	9303      	str	r3, [sp, #12]
 80037a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037a4:	443b      	add	r3, r7
 80037a6:	9309      	str	r3, [sp, #36]	; 0x24
 80037a8:	e768      	b.n	800367c <_vfiprintf_r+0x78>
 80037aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80037ae:	460c      	mov	r4, r1
 80037b0:	2001      	movs	r0, #1
 80037b2:	e7a6      	b.n	8003702 <_vfiprintf_r+0xfe>
 80037b4:	2300      	movs	r3, #0
 80037b6:	3401      	adds	r4, #1
 80037b8:	9305      	str	r3, [sp, #20]
 80037ba:	4619      	mov	r1, r3
 80037bc:	f04f 0c0a 	mov.w	ip, #10
 80037c0:	4620      	mov	r0, r4
 80037c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80037c6:	3a30      	subs	r2, #48	; 0x30
 80037c8:	2a09      	cmp	r2, #9
 80037ca:	d903      	bls.n	80037d4 <_vfiprintf_r+0x1d0>
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d0c6      	beq.n	800375e <_vfiprintf_r+0x15a>
 80037d0:	9105      	str	r1, [sp, #20]
 80037d2:	e7c4      	b.n	800375e <_vfiprintf_r+0x15a>
 80037d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80037d8:	4604      	mov	r4, r0
 80037da:	2301      	movs	r3, #1
 80037dc:	e7f0      	b.n	80037c0 <_vfiprintf_r+0x1bc>
 80037de:	ab03      	add	r3, sp, #12
 80037e0:	9300      	str	r3, [sp, #0]
 80037e2:	462a      	mov	r2, r5
 80037e4:	4b12      	ldr	r3, [pc, #72]	; (8003830 <_vfiprintf_r+0x22c>)
 80037e6:	a904      	add	r1, sp, #16
 80037e8:	4630      	mov	r0, r6
 80037ea:	f3af 8000 	nop.w
 80037ee:	4607      	mov	r7, r0
 80037f0:	1c78      	adds	r0, r7, #1
 80037f2:	d1d6      	bne.n	80037a2 <_vfiprintf_r+0x19e>
 80037f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80037f6:	07d9      	lsls	r1, r3, #31
 80037f8:	d405      	bmi.n	8003806 <_vfiprintf_r+0x202>
 80037fa:	89ab      	ldrh	r3, [r5, #12]
 80037fc:	059a      	lsls	r2, r3, #22
 80037fe:	d402      	bmi.n	8003806 <_vfiprintf_r+0x202>
 8003800:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003802:	f7ff fcdf 	bl	80031c4 <__retarget_lock_release_recursive>
 8003806:	89ab      	ldrh	r3, [r5, #12]
 8003808:	065b      	lsls	r3, r3, #25
 800380a:	f53f af1d 	bmi.w	8003648 <_vfiprintf_r+0x44>
 800380e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003810:	e71c      	b.n	800364c <_vfiprintf_r+0x48>
 8003812:	ab03      	add	r3, sp, #12
 8003814:	9300      	str	r3, [sp, #0]
 8003816:	462a      	mov	r2, r5
 8003818:	4b05      	ldr	r3, [pc, #20]	; (8003830 <_vfiprintf_r+0x22c>)
 800381a:	a904      	add	r1, sp, #16
 800381c:	4630      	mov	r0, r6
 800381e:	f000 f879 	bl	8003914 <_printf_i>
 8003822:	e7e4      	b.n	80037ee <_vfiprintf_r+0x1ea>
 8003824:	08003f3b 	.word	0x08003f3b
 8003828:	08003f45 	.word	0x08003f45
 800382c:	00000000 	.word	0x00000000
 8003830:	080035e1 	.word	0x080035e1
 8003834:	08003f41 	.word	0x08003f41

08003838 <_printf_common>:
 8003838:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800383c:	4616      	mov	r6, r2
 800383e:	4699      	mov	r9, r3
 8003840:	688a      	ldr	r2, [r1, #8]
 8003842:	690b      	ldr	r3, [r1, #16]
 8003844:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003848:	4293      	cmp	r3, r2
 800384a:	bfb8      	it	lt
 800384c:	4613      	movlt	r3, r2
 800384e:	6033      	str	r3, [r6, #0]
 8003850:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003854:	4607      	mov	r7, r0
 8003856:	460c      	mov	r4, r1
 8003858:	b10a      	cbz	r2, 800385e <_printf_common+0x26>
 800385a:	3301      	adds	r3, #1
 800385c:	6033      	str	r3, [r6, #0]
 800385e:	6823      	ldr	r3, [r4, #0]
 8003860:	0699      	lsls	r1, r3, #26
 8003862:	bf42      	ittt	mi
 8003864:	6833      	ldrmi	r3, [r6, #0]
 8003866:	3302      	addmi	r3, #2
 8003868:	6033      	strmi	r3, [r6, #0]
 800386a:	6825      	ldr	r5, [r4, #0]
 800386c:	f015 0506 	ands.w	r5, r5, #6
 8003870:	d106      	bne.n	8003880 <_printf_common+0x48>
 8003872:	f104 0a19 	add.w	sl, r4, #25
 8003876:	68e3      	ldr	r3, [r4, #12]
 8003878:	6832      	ldr	r2, [r6, #0]
 800387a:	1a9b      	subs	r3, r3, r2
 800387c:	42ab      	cmp	r3, r5
 800387e:	dc26      	bgt.n	80038ce <_printf_common+0x96>
 8003880:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003884:	1e13      	subs	r3, r2, #0
 8003886:	6822      	ldr	r2, [r4, #0]
 8003888:	bf18      	it	ne
 800388a:	2301      	movne	r3, #1
 800388c:	0692      	lsls	r2, r2, #26
 800388e:	d42b      	bmi.n	80038e8 <_printf_common+0xb0>
 8003890:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003894:	4649      	mov	r1, r9
 8003896:	4638      	mov	r0, r7
 8003898:	47c0      	blx	r8
 800389a:	3001      	adds	r0, #1
 800389c:	d01e      	beq.n	80038dc <_printf_common+0xa4>
 800389e:	6823      	ldr	r3, [r4, #0]
 80038a0:	6922      	ldr	r2, [r4, #16]
 80038a2:	f003 0306 	and.w	r3, r3, #6
 80038a6:	2b04      	cmp	r3, #4
 80038a8:	bf02      	ittt	eq
 80038aa:	68e5      	ldreq	r5, [r4, #12]
 80038ac:	6833      	ldreq	r3, [r6, #0]
 80038ae:	1aed      	subeq	r5, r5, r3
 80038b0:	68a3      	ldr	r3, [r4, #8]
 80038b2:	bf0c      	ite	eq
 80038b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80038b8:	2500      	movne	r5, #0
 80038ba:	4293      	cmp	r3, r2
 80038bc:	bfc4      	itt	gt
 80038be:	1a9b      	subgt	r3, r3, r2
 80038c0:	18ed      	addgt	r5, r5, r3
 80038c2:	2600      	movs	r6, #0
 80038c4:	341a      	adds	r4, #26
 80038c6:	42b5      	cmp	r5, r6
 80038c8:	d11a      	bne.n	8003900 <_printf_common+0xc8>
 80038ca:	2000      	movs	r0, #0
 80038cc:	e008      	b.n	80038e0 <_printf_common+0xa8>
 80038ce:	2301      	movs	r3, #1
 80038d0:	4652      	mov	r2, sl
 80038d2:	4649      	mov	r1, r9
 80038d4:	4638      	mov	r0, r7
 80038d6:	47c0      	blx	r8
 80038d8:	3001      	adds	r0, #1
 80038da:	d103      	bne.n	80038e4 <_printf_common+0xac>
 80038dc:	f04f 30ff 	mov.w	r0, #4294967295
 80038e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038e4:	3501      	adds	r5, #1
 80038e6:	e7c6      	b.n	8003876 <_printf_common+0x3e>
 80038e8:	18e1      	adds	r1, r4, r3
 80038ea:	1c5a      	adds	r2, r3, #1
 80038ec:	2030      	movs	r0, #48	; 0x30
 80038ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80038f2:	4422      	add	r2, r4
 80038f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80038f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80038fc:	3302      	adds	r3, #2
 80038fe:	e7c7      	b.n	8003890 <_printf_common+0x58>
 8003900:	2301      	movs	r3, #1
 8003902:	4622      	mov	r2, r4
 8003904:	4649      	mov	r1, r9
 8003906:	4638      	mov	r0, r7
 8003908:	47c0      	blx	r8
 800390a:	3001      	adds	r0, #1
 800390c:	d0e6      	beq.n	80038dc <_printf_common+0xa4>
 800390e:	3601      	adds	r6, #1
 8003910:	e7d9      	b.n	80038c6 <_printf_common+0x8e>
	...

08003914 <_printf_i>:
 8003914:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003918:	7e0f      	ldrb	r7, [r1, #24]
 800391a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800391c:	2f78      	cmp	r7, #120	; 0x78
 800391e:	4691      	mov	r9, r2
 8003920:	4680      	mov	r8, r0
 8003922:	460c      	mov	r4, r1
 8003924:	469a      	mov	sl, r3
 8003926:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800392a:	d807      	bhi.n	800393c <_printf_i+0x28>
 800392c:	2f62      	cmp	r7, #98	; 0x62
 800392e:	d80a      	bhi.n	8003946 <_printf_i+0x32>
 8003930:	2f00      	cmp	r7, #0
 8003932:	f000 80d4 	beq.w	8003ade <_printf_i+0x1ca>
 8003936:	2f58      	cmp	r7, #88	; 0x58
 8003938:	f000 80c0 	beq.w	8003abc <_printf_i+0x1a8>
 800393c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003940:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003944:	e03a      	b.n	80039bc <_printf_i+0xa8>
 8003946:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800394a:	2b15      	cmp	r3, #21
 800394c:	d8f6      	bhi.n	800393c <_printf_i+0x28>
 800394e:	a101      	add	r1, pc, #4	; (adr r1, 8003954 <_printf_i+0x40>)
 8003950:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003954:	080039ad 	.word	0x080039ad
 8003958:	080039c1 	.word	0x080039c1
 800395c:	0800393d 	.word	0x0800393d
 8003960:	0800393d 	.word	0x0800393d
 8003964:	0800393d 	.word	0x0800393d
 8003968:	0800393d 	.word	0x0800393d
 800396c:	080039c1 	.word	0x080039c1
 8003970:	0800393d 	.word	0x0800393d
 8003974:	0800393d 	.word	0x0800393d
 8003978:	0800393d 	.word	0x0800393d
 800397c:	0800393d 	.word	0x0800393d
 8003980:	08003ac5 	.word	0x08003ac5
 8003984:	080039ed 	.word	0x080039ed
 8003988:	08003a7f 	.word	0x08003a7f
 800398c:	0800393d 	.word	0x0800393d
 8003990:	0800393d 	.word	0x0800393d
 8003994:	08003ae7 	.word	0x08003ae7
 8003998:	0800393d 	.word	0x0800393d
 800399c:	080039ed 	.word	0x080039ed
 80039a0:	0800393d 	.word	0x0800393d
 80039a4:	0800393d 	.word	0x0800393d
 80039a8:	08003a87 	.word	0x08003a87
 80039ac:	682b      	ldr	r3, [r5, #0]
 80039ae:	1d1a      	adds	r2, r3, #4
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	602a      	str	r2, [r5, #0]
 80039b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80039b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80039bc:	2301      	movs	r3, #1
 80039be:	e09f      	b.n	8003b00 <_printf_i+0x1ec>
 80039c0:	6820      	ldr	r0, [r4, #0]
 80039c2:	682b      	ldr	r3, [r5, #0]
 80039c4:	0607      	lsls	r7, r0, #24
 80039c6:	f103 0104 	add.w	r1, r3, #4
 80039ca:	6029      	str	r1, [r5, #0]
 80039cc:	d501      	bpl.n	80039d2 <_printf_i+0xbe>
 80039ce:	681e      	ldr	r6, [r3, #0]
 80039d0:	e003      	b.n	80039da <_printf_i+0xc6>
 80039d2:	0646      	lsls	r6, r0, #25
 80039d4:	d5fb      	bpl.n	80039ce <_printf_i+0xba>
 80039d6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80039da:	2e00      	cmp	r6, #0
 80039dc:	da03      	bge.n	80039e6 <_printf_i+0xd2>
 80039de:	232d      	movs	r3, #45	; 0x2d
 80039e0:	4276      	negs	r6, r6
 80039e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80039e6:	485a      	ldr	r0, [pc, #360]	; (8003b50 <_printf_i+0x23c>)
 80039e8:	230a      	movs	r3, #10
 80039ea:	e012      	b.n	8003a12 <_printf_i+0xfe>
 80039ec:	682b      	ldr	r3, [r5, #0]
 80039ee:	6820      	ldr	r0, [r4, #0]
 80039f0:	1d19      	adds	r1, r3, #4
 80039f2:	6029      	str	r1, [r5, #0]
 80039f4:	0605      	lsls	r5, r0, #24
 80039f6:	d501      	bpl.n	80039fc <_printf_i+0xe8>
 80039f8:	681e      	ldr	r6, [r3, #0]
 80039fa:	e002      	b.n	8003a02 <_printf_i+0xee>
 80039fc:	0641      	lsls	r1, r0, #25
 80039fe:	d5fb      	bpl.n	80039f8 <_printf_i+0xe4>
 8003a00:	881e      	ldrh	r6, [r3, #0]
 8003a02:	4853      	ldr	r0, [pc, #332]	; (8003b50 <_printf_i+0x23c>)
 8003a04:	2f6f      	cmp	r7, #111	; 0x6f
 8003a06:	bf0c      	ite	eq
 8003a08:	2308      	moveq	r3, #8
 8003a0a:	230a      	movne	r3, #10
 8003a0c:	2100      	movs	r1, #0
 8003a0e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003a12:	6865      	ldr	r5, [r4, #4]
 8003a14:	60a5      	str	r5, [r4, #8]
 8003a16:	2d00      	cmp	r5, #0
 8003a18:	bfa2      	ittt	ge
 8003a1a:	6821      	ldrge	r1, [r4, #0]
 8003a1c:	f021 0104 	bicge.w	r1, r1, #4
 8003a20:	6021      	strge	r1, [r4, #0]
 8003a22:	b90e      	cbnz	r6, 8003a28 <_printf_i+0x114>
 8003a24:	2d00      	cmp	r5, #0
 8003a26:	d04b      	beq.n	8003ac0 <_printf_i+0x1ac>
 8003a28:	4615      	mov	r5, r2
 8003a2a:	fbb6 f1f3 	udiv	r1, r6, r3
 8003a2e:	fb03 6711 	mls	r7, r3, r1, r6
 8003a32:	5dc7      	ldrb	r7, [r0, r7]
 8003a34:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003a38:	4637      	mov	r7, r6
 8003a3a:	42bb      	cmp	r3, r7
 8003a3c:	460e      	mov	r6, r1
 8003a3e:	d9f4      	bls.n	8003a2a <_printf_i+0x116>
 8003a40:	2b08      	cmp	r3, #8
 8003a42:	d10b      	bne.n	8003a5c <_printf_i+0x148>
 8003a44:	6823      	ldr	r3, [r4, #0]
 8003a46:	07de      	lsls	r6, r3, #31
 8003a48:	d508      	bpl.n	8003a5c <_printf_i+0x148>
 8003a4a:	6923      	ldr	r3, [r4, #16]
 8003a4c:	6861      	ldr	r1, [r4, #4]
 8003a4e:	4299      	cmp	r1, r3
 8003a50:	bfde      	ittt	le
 8003a52:	2330      	movle	r3, #48	; 0x30
 8003a54:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003a58:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003a5c:	1b52      	subs	r2, r2, r5
 8003a5e:	6122      	str	r2, [r4, #16]
 8003a60:	f8cd a000 	str.w	sl, [sp]
 8003a64:	464b      	mov	r3, r9
 8003a66:	aa03      	add	r2, sp, #12
 8003a68:	4621      	mov	r1, r4
 8003a6a:	4640      	mov	r0, r8
 8003a6c:	f7ff fee4 	bl	8003838 <_printf_common>
 8003a70:	3001      	adds	r0, #1
 8003a72:	d14a      	bne.n	8003b0a <_printf_i+0x1f6>
 8003a74:	f04f 30ff 	mov.w	r0, #4294967295
 8003a78:	b004      	add	sp, #16
 8003a7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a7e:	6823      	ldr	r3, [r4, #0]
 8003a80:	f043 0320 	orr.w	r3, r3, #32
 8003a84:	6023      	str	r3, [r4, #0]
 8003a86:	4833      	ldr	r0, [pc, #204]	; (8003b54 <_printf_i+0x240>)
 8003a88:	2778      	movs	r7, #120	; 0x78
 8003a8a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003a8e:	6823      	ldr	r3, [r4, #0]
 8003a90:	6829      	ldr	r1, [r5, #0]
 8003a92:	061f      	lsls	r7, r3, #24
 8003a94:	f851 6b04 	ldr.w	r6, [r1], #4
 8003a98:	d402      	bmi.n	8003aa0 <_printf_i+0x18c>
 8003a9a:	065f      	lsls	r7, r3, #25
 8003a9c:	bf48      	it	mi
 8003a9e:	b2b6      	uxthmi	r6, r6
 8003aa0:	07df      	lsls	r7, r3, #31
 8003aa2:	bf48      	it	mi
 8003aa4:	f043 0320 	orrmi.w	r3, r3, #32
 8003aa8:	6029      	str	r1, [r5, #0]
 8003aaa:	bf48      	it	mi
 8003aac:	6023      	strmi	r3, [r4, #0]
 8003aae:	b91e      	cbnz	r6, 8003ab8 <_printf_i+0x1a4>
 8003ab0:	6823      	ldr	r3, [r4, #0]
 8003ab2:	f023 0320 	bic.w	r3, r3, #32
 8003ab6:	6023      	str	r3, [r4, #0]
 8003ab8:	2310      	movs	r3, #16
 8003aba:	e7a7      	b.n	8003a0c <_printf_i+0xf8>
 8003abc:	4824      	ldr	r0, [pc, #144]	; (8003b50 <_printf_i+0x23c>)
 8003abe:	e7e4      	b.n	8003a8a <_printf_i+0x176>
 8003ac0:	4615      	mov	r5, r2
 8003ac2:	e7bd      	b.n	8003a40 <_printf_i+0x12c>
 8003ac4:	682b      	ldr	r3, [r5, #0]
 8003ac6:	6826      	ldr	r6, [r4, #0]
 8003ac8:	6961      	ldr	r1, [r4, #20]
 8003aca:	1d18      	adds	r0, r3, #4
 8003acc:	6028      	str	r0, [r5, #0]
 8003ace:	0635      	lsls	r5, r6, #24
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	d501      	bpl.n	8003ad8 <_printf_i+0x1c4>
 8003ad4:	6019      	str	r1, [r3, #0]
 8003ad6:	e002      	b.n	8003ade <_printf_i+0x1ca>
 8003ad8:	0670      	lsls	r0, r6, #25
 8003ada:	d5fb      	bpl.n	8003ad4 <_printf_i+0x1c0>
 8003adc:	8019      	strh	r1, [r3, #0]
 8003ade:	2300      	movs	r3, #0
 8003ae0:	6123      	str	r3, [r4, #16]
 8003ae2:	4615      	mov	r5, r2
 8003ae4:	e7bc      	b.n	8003a60 <_printf_i+0x14c>
 8003ae6:	682b      	ldr	r3, [r5, #0]
 8003ae8:	1d1a      	adds	r2, r3, #4
 8003aea:	602a      	str	r2, [r5, #0]
 8003aec:	681d      	ldr	r5, [r3, #0]
 8003aee:	6862      	ldr	r2, [r4, #4]
 8003af0:	2100      	movs	r1, #0
 8003af2:	4628      	mov	r0, r5
 8003af4:	f7fc fb6c 	bl	80001d0 <memchr>
 8003af8:	b108      	cbz	r0, 8003afe <_printf_i+0x1ea>
 8003afa:	1b40      	subs	r0, r0, r5
 8003afc:	6060      	str	r0, [r4, #4]
 8003afe:	6863      	ldr	r3, [r4, #4]
 8003b00:	6123      	str	r3, [r4, #16]
 8003b02:	2300      	movs	r3, #0
 8003b04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b08:	e7aa      	b.n	8003a60 <_printf_i+0x14c>
 8003b0a:	6923      	ldr	r3, [r4, #16]
 8003b0c:	462a      	mov	r2, r5
 8003b0e:	4649      	mov	r1, r9
 8003b10:	4640      	mov	r0, r8
 8003b12:	47d0      	blx	sl
 8003b14:	3001      	adds	r0, #1
 8003b16:	d0ad      	beq.n	8003a74 <_printf_i+0x160>
 8003b18:	6823      	ldr	r3, [r4, #0]
 8003b1a:	079b      	lsls	r3, r3, #30
 8003b1c:	d413      	bmi.n	8003b46 <_printf_i+0x232>
 8003b1e:	68e0      	ldr	r0, [r4, #12]
 8003b20:	9b03      	ldr	r3, [sp, #12]
 8003b22:	4298      	cmp	r0, r3
 8003b24:	bfb8      	it	lt
 8003b26:	4618      	movlt	r0, r3
 8003b28:	e7a6      	b.n	8003a78 <_printf_i+0x164>
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	4632      	mov	r2, r6
 8003b2e:	4649      	mov	r1, r9
 8003b30:	4640      	mov	r0, r8
 8003b32:	47d0      	blx	sl
 8003b34:	3001      	adds	r0, #1
 8003b36:	d09d      	beq.n	8003a74 <_printf_i+0x160>
 8003b38:	3501      	adds	r5, #1
 8003b3a:	68e3      	ldr	r3, [r4, #12]
 8003b3c:	9903      	ldr	r1, [sp, #12]
 8003b3e:	1a5b      	subs	r3, r3, r1
 8003b40:	42ab      	cmp	r3, r5
 8003b42:	dcf2      	bgt.n	8003b2a <_printf_i+0x216>
 8003b44:	e7eb      	b.n	8003b1e <_printf_i+0x20a>
 8003b46:	2500      	movs	r5, #0
 8003b48:	f104 0619 	add.w	r6, r4, #25
 8003b4c:	e7f5      	b.n	8003b3a <_printf_i+0x226>
 8003b4e:	bf00      	nop
 8003b50:	08003f4c 	.word	0x08003f4c
 8003b54:	08003f5d 	.word	0x08003f5d

08003b58 <__swbuf_r>:
 8003b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b5a:	460e      	mov	r6, r1
 8003b5c:	4614      	mov	r4, r2
 8003b5e:	4605      	mov	r5, r0
 8003b60:	b118      	cbz	r0, 8003b6a <__swbuf_r+0x12>
 8003b62:	6a03      	ldr	r3, [r0, #32]
 8003b64:	b90b      	cbnz	r3, 8003b6a <__swbuf_r+0x12>
 8003b66:	f7ff fa0d 	bl	8002f84 <__sinit>
 8003b6a:	69a3      	ldr	r3, [r4, #24]
 8003b6c:	60a3      	str	r3, [r4, #8]
 8003b6e:	89a3      	ldrh	r3, [r4, #12]
 8003b70:	071a      	lsls	r2, r3, #28
 8003b72:	d525      	bpl.n	8003bc0 <__swbuf_r+0x68>
 8003b74:	6923      	ldr	r3, [r4, #16]
 8003b76:	b31b      	cbz	r3, 8003bc0 <__swbuf_r+0x68>
 8003b78:	6823      	ldr	r3, [r4, #0]
 8003b7a:	6922      	ldr	r2, [r4, #16]
 8003b7c:	1a98      	subs	r0, r3, r2
 8003b7e:	6963      	ldr	r3, [r4, #20]
 8003b80:	b2f6      	uxtb	r6, r6
 8003b82:	4283      	cmp	r3, r0
 8003b84:	4637      	mov	r7, r6
 8003b86:	dc04      	bgt.n	8003b92 <__swbuf_r+0x3a>
 8003b88:	4621      	mov	r1, r4
 8003b8a:	4628      	mov	r0, r5
 8003b8c:	f7ff fcc0 	bl	8003510 <_fflush_r>
 8003b90:	b9e0      	cbnz	r0, 8003bcc <__swbuf_r+0x74>
 8003b92:	68a3      	ldr	r3, [r4, #8]
 8003b94:	3b01      	subs	r3, #1
 8003b96:	60a3      	str	r3, [r4, #8]
 8003b98:	6823      	ldr	r3, [r4, #0]
 8003b9a:	1c5a      	adds	r2, r3, #1
 8003b9c:	6022      	str	r2, [r4, #0]
 8003b9e:	701e      	strb	r6, [r3, #0]
 8003ba0:	6962      	ldr	r2, [r4, #20]
 8003ba2:	1c43      	adds	r3, r0, #1
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d004      	beq.n	8003bb2 <__swbuf_r+0x5a>
 8003ba8:	89a3      	ldrh	r3, [r4, #12]
 8003baa:	07db      	lsls	r3, r3, #31
 8003bac:	d506      	bpl.n	8003bbc <__swbuf_r+0x64>
 8003bae:	2e0a      	cmp	r6, #10
 8003bb0:	d104      	bne.n	8003bbc <__swbuf_r+0x64>
 8003bb2:	4621      	mov	r1, r4
 8003bb4:	4628      	mov	r0, r5
 8003bb6:	f7ff fcab 	bl	8003510 <_fflush_r>
 8003bba:	b938      	cbnz	r0, 8003bcc <__swbuf_r+0x74>
 8003bbc:	4638      	mov	r0, r7
 8003bbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003bc0:	4621      	mov	r1, r4
 8003bc2:	4628      	mov	r0, r5
 8003bc4:	f000 f806 	bl	8003bd4 <__swsetup_r>
 8003bc8:	2800      	cmp	r0, #0
 8003bca:	d0d5      	beq.n	8003b78 <__swbuf_r+0x20>
 8003bcc:	f04f 37ff 	mov.w	r7, #4294967295
 8003bd0:	e7f4      	b.n	8003bbc <__swbuf_r+0x64>
	...

08003bd4 <__swsetup_r>:
 8003bd4:	b538      	push	{r3, r4, r5, lr}
 8003bd6:	4b2a      	ldr	r3, [pc, #168]	; (8003c80 <__swsetup_r+0xac>)
 8003bd8:	4605      	mov	r5, r0
 8003bda:	6818      	ldr	r0, [r3, #0]
 8003bdc:	460c      	mov	r4, r1
 8003bde:	b118      	cbz	r0, 8003be8 <__swsetup_r+0x14>
 8003be0:	6a03      	ldr	r3, [r0, #32]
 8003be2:	b90b      	cbnz	r3, 8003be8 <__swsetup_r+0x14>
 8003be4:	f7ff f9ce 	bl	8002f84 <__sinit>
 8003be8:	89a3      	ldrh	r3, [r4, #12]
 8003bea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003bee:	0718      	lsls	r0, r3, #28
 8003bf0:	d422      	bmi.n	8003c38 <__swsetup_r+0x64>
 8003bf2:	06d9      	lsls	r1, r3, #27
 8003bf4:	d407      	bmi.n	8003c06 <__swsetup_r+0x32>
 8003bf6:	2309      	movs	r3, #9
 8003bf8:	602b      	str	r3, [r5, #0]
 8003bfa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003bfe:	81a3      	strh	r3, [r4, #12]
 8003c00:	f04f 30ff 	mov.w	r0, #4294967295
 8003c04:	e034      	b.n	8003c70 <__swsetup_r+0x9c>
 8003c06:	0758      	lsls	r0, r3, #29
 8003c08:	d512      	bpl.n	8003c30 <__swsetup_r+0x5c>
 8003c0a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003c0c:	b141      	cbz	r1, 8003c20 <__swsetup_r+0x4c>
 8003c0e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003c12:	4299      	cmp	r1, r3
 8003c14:	d002      	beq.n	8003c1c <__swsetup_r+0x48>
 8003c16:	4628      	mov	r0, r5
 8003c18:	f7ff faf4 	bl	8003204 <_free_r>
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	6363      	str	r3, [r4, #52]	; 0x34
 8003c20:	89a3      	ldrh	r3, [r4, #12]
 8003c22:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003c26:	81a3      	strh	r3, [r4, #12]
 8003c28:	2300      	movs	r3, #0
 8003c2a:	6063      	str	r3, [r4, #4]
 8003c2c:	6923      	ldr	r3, [r4, #16]
 8003c2e:	6023      	str	r3, [r4, #0]
 8003c30:	89a3      	ldrh	r3, [r4, #12]
 8003c32:	f043 0308 	orr.w	r3, r3, #8
 8003c36:	81a3      	strh	r3, [r4, #12]
 8003c38:	6923      	ldr	r3, [r4, #16]
 8003c3a:	b94b      	cbnz	r3, 8003c50 <__swsetup_r+0x7c>
 8003c3c:	89a3      	ldrh	r3, [r4, #12]
 8003c3e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003c42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c46:	d003      	beq.n	8003c50 <__swsetup_r+0x7c>
 8003c48:	4621      	mov	r1, r4
 8003c4a:	4628      	mov	r0, r5
 8003c4c:	f000 f884 	bl	8003d58 <__smakebuf_r>
 8003c50:	89a0      	ldrh	r0, [r4, #12]
 8003c52:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003c56:	f010 0301 	ands.w	r3, r0, #1
 8003c5a:	d00a      	beq.n	8003c72 <__swsetup_r+0x9e>
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	60a3      	str	r3, [r4, #8]
 8003c60:	6963      	ldr	r3, [r4, #20]
 8003c62:	425b      	negs	r3, r3
 8003c64:	61a3      	str	r3, [r4, #24]
 8003c66:	6923      	ldr	r3, [r4, #16]
 8003c68:	b943      	cbnz	r3, 8003c7c <__swsetup_r+0xa8>
 8003c6a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003c6e:	d1c4      	bne.n	8003bfa <__swsetup_r+0x26>
 8003c70:	bd38      	pop	{r3, r4, r5, pc}
 8003c72:	0781      	lsls	r1, r0, #30
 8003c74:	bf58      	it	pl
 8003c76:	6963      	ldrpl	r3, [r4, #20]
 8003c78:	60a3      	str	r3, [r4, #8]
 8003c7a:	e7f4      	b.n	8003c66 <__swsetup_r+0x92>
 8003c7c:	2000      	movs	r0, #0
 8003c7e:	e7f7      	b.n	8003c70 <__swsetup_r+0x9c>
 8003c80:	2000009c 	.word	0x2000009c

08003c84 <_raise_r>:
 8003c84:	291f      	cmp	r1, #31
 8003c86:	b538      	push	{r3, r4, r5, lr}
 8003c88:	4604      	mov	r4, r0
 8003c8a:	460d      	mov	r5, r1
 8003c8c:	d904      	bls.n	8003c98 <_raise_r+0x14>
 8003c8e:	2316      	movs	r3, #22
 8003c90:	6003      	str	r3, [r0, #0]
 8003c92:	f04f 30ff 	mov.w	r0, #4294967295
 8003c96:	bd38      	pop	{r3, r4, r5, pc}
 8003c98:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8003c9a:	b112      	cbz	r2, 8003ca2 <_raise_r+0x1e>
 8003c9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003ca0:	b94b      	cbnz	r3, 8003cb6 <_raise_r+0x32>
 8003ca2:	4620      	mov	r0, r4
 8003ca4:	f000 f830 	bl	8003d08 <_getpid_r>
 8003ca8:	462a      	mov	r2, r5
 8003caa:	4601      	mov	r1, r0
 8003cac:	4620      	mov	r0, r4
 8003cae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003cb2:	f000 b817 	b.w	8003ce4 <_kill_r>
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d00a      	beq.n	8003cd0 <_raise_r+0x4c>
 8003cba:	1c59      	adds	r1, r3, #1
 8003cbc:	d103      	bne.n	8003cc6 <_raise_r+0x42>
 8003cbe:	2316      	movs	r3, #22
 8003cc0:	6003      	str	r3, [r0, #0]
 8003cc2:	2001      	movs	r0, #1
 8003cc4:	e7e7      	b.n	8003c96 <_raise_r+0x12>
 8003cc6:	2400      	movs	r4, #0
 8003cc8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8003ccc:	4628      	mov	r0, r5
 8003cce:	4798      	blx	r3
 8003cd0:	2000      	movs	r0, #0
 8003cd2:	e7e0      	b.n	8003c96 <_raise_r+0x12>

08003cd4 <raise>:
 8003cd4:	4b02      	ldr	r3, [pc, #8]	; (8003ce0 <raise+0xc>)
 8003cd6:	4601      	mov	r1, r0
 8003cd8:	6818      	ldr	r0, [r3, #0]
 8003cda:	f7ff bfd3 	b.w	8003c84 <_raise_r>
 8003cde:	bf00      	nop
 8003ce0:	2000009c 	.word	0x2000009c

08003ce4 <_kill_r>:
 8003ce4:	b538      	push	{r3, r4, r5, lr}
 8003ce6:	4d07      	ldr	r5, [pc, #28]	; (8003d04 <_kill_r+0x20>)
 8003ce8:	2300      	movs	r3, #0
 8003cea:	4604      	mov	r4, r0
 8003cec:	4608      	mov	r0, r1
 8003cee:	4611      	mov	r1, r2
 8003cf0:	602b      	str	r3, [r5, #0]
 8003cf2:	f7fc fe4d 	bl	8000990 <_kill>
 8003cf6:	1c43      	adds	r3, r0, #1
 8003cf8:	d102      	bne.n	8003d00 <_kill_r+0x1c>
 8003cfa:	682b      	ldr	r3, [r5, #0]
 8003cfc:	b103      	cbz	r3, 8003d00 <_kill_r+0x1c>
 8003cfe:	6023      	str	r3, [r4, #0]
 8003d00:	bd38      	pop	{r3, r4, r5, pc}
 8003d02:	bf00      	nop
 8003d04:	20000368 	.word	0x20000368

08003d08 <_getpid_r>:
 8003d08:	f7fc be3a 	b.w	8000980 <_getpid>

08003d0c <__swhatbuf_r>:
 8003d0c:	b570      	push	{r4, r5, r6, lr}
 8003d0e:	460c      	mov	r4, r1
 8003d10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d14:	2900      	cmp	r1, #0
 8003d16:	b096      	sub	sp, #88	; 0x58
 8003d18:	4615      	mov	r5, r2
 8003d1a:	461e      	mov	r6, r3
 8003d1c:	da0d      	bge.n	8003d3a <__swhatbuf_r+0x2e>
 8003d1e:	89a3      	ldrh	r3, [r4, #12]
 8003d20:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003d24:	f04f 0100 	mov.w	r1, #0
 8003d28:	bf0c      	ite	eq
 8003d2a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8003d2e:	2340      	movne	r3, #64	; 0x40
 8003d30:	2000      	movs	r0, #0
 8003d32:	6031      	str	r1, [r6, #0]
 8003d34:	602b      	str	r3, [r5, #0]
 8003d36:	b016      	add	sp, #88	; 0x58
 8003d38:	bd70      	pop	{r4, r5, r6, pc}
 8003d3a:	466a      	mov	r2, sp
 8003d3c:	f000 f848 	bl	8003dd0 <_fstat_r>
 8003d40:	2800      	cmp	r0, #0
 8003d42:	dbec      	blt.n	8003d1e <__swhatbuf_r+0x12>
 8003d44:	9901      	ldr	r1, [sp, #4]
 8003d46:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003d4a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8003d4e:	4259      	negs	r1, r3
 8003d50:	4159      	adcs	r1, r3
 8003d52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d56:	e7eb      	b.n	8003d30 <__swhatbuf_r+0x24>

08003d58 <__smakebuf_r>:
 8003d58:	898b      	ldrh	r3, [r1, #12]
 8003d5a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003d5c:	079d      	lsls	r5, r3, #30
 8003d5e:	4606      	mov	r6, r0
 8003d60:	460c      	mov	r4, r1
 8003d62:	d507      	bpl.n	8003d74 <__smakebuf_r+0x1c>
 8003d64:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003d68:	6023      	str	r3, [r4, #0]
 8003d6a:	6123      	str	r3, [r4, #16]
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	6163      	str	r3, [r4, #20]
 8003d70:	b002      	add	sp, #8
 8003d72:	bd70      	pop	{r4, r5, r6, pc}
 8003d74:	ab01      	add	r3, sp, #4
 8003d76:	466a      	mov	r2, sp
 8003d78:	f7ff ffc8 	bl	8003d0c <__swhatbuf_r>
 8003d7c:	9900      	ldr	r1, [sp, #0]
 8003d7e:	4605      	mov	r5, r0
 8003d80:	4630      	mov	r0, r6
 8003d82:	f7ff fab3 	bl	80032ec <_malloc_r>
 8003d86:	b948      	cbnz	r0, 8003d9c <__smakebuf_r+0x44>
 8003d88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d8c:	059a      	lsls	r2, r3, #22
 8003d8e:	d4ef      	bmi.n	8003d70 <__smakebuf_r+0x18>
 8003d90:	f023 0303 	bic.w	r3, r3, #3
 8003d94:	f043 0302 	orr.w	r3, r3, #2
 8003d98:	81a3      	strh	r3, [r4, #12]
 8003d9a:	e7e3      	b.n	8003d64 <__smakebuf_r+0xc>
 8003d9c:	89a3      	ldrh	r3, [r4, #12]
 8003d9e:	6020      	str	r0, [r4, #0]
 8003da0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003da4:	81a3      	strh	r3, [r4, #12]
 8003da6:	9b00      	ldr	r3, [sp, #0]
 8003da8:	6163      	str	r3, [r4, #20]
 8003daa:	9b01      	ldr	r3, [sp, #4]
 8003dac:	6120      	str	r0, [r4, #16]
 8003dae:	b15b      	cbz	r3, 8003dc8 <__smakebuf_r+0x70>
 8003db0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003db4:	4630      	mov	r0, r6
 8003db6:	f000 f81d 	bl	8003df4 <_isatty_r>
 8003dba:	b128      	cbz	r0, 8003dc8 <__smakebuf_r+0x70>
 8003dbc:	89a3      	ldrh	r3, [r4, #12]
 8003dbe:	f023 0303 	bic.w	r3, r3, #3
 8003dc2:	f043 0301 	orr.w	r3, r3, #1
 8003dc6:	81a3      	strh	r3, [r4, #12]
 8003dc8:	89a3      	ldrh	r3, [r4, #12]
 8003dca:	431d      	orrs	r5, r3
 8003dcc:	81a5      	strh	r5, [r4, #12]
 8003dce:	e7cf      	b.n	8003d70 <__smakebuf_r+0x18>

08003dd0 <_fstat_r>:
 8003dd0:	b538      	push	{r3, r4, r5, lr}
 8003dd2:	4d07      	ldr	r5, [pc, #28]	; (8003df0 <_fstat_r+0x20>)
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	4604      	mov	r4, r0
 8003dd8:	4608      	mov	r0, r1
 8003dda:	4611      	mov	r1, r2
 8003ddc:	602b      	str	r3, [r5, #0]
 8003dde:	f7fc fe36 	bl	8000a4e <_fstat>
 8003de2:	1c43      	adds	r3, r0, #1
 8003de4:	d102      	bne.n	8003dec <_fstat_r+0x1c>
 8003de6:	682b      	ldr	r3, [r5, #0]
 8003de8:	b103      	cbz	r3, 8003dec <_fstat_r+0x1c>
 8003dea:	6023      	str	r3, [r4, #0]
 8003dec:	bd38      	pop	{r3, r4, r5, pc}
 8003dee:	bf00      	nop
 8003df0:	20000368 	.word	0x20000368

08003df4 <_isatty_r>:
 8003df4:	b538      	push	{r3, r4, r5, lr}
 8003df6:	4d06      	ldr	r5, [pc, #24]	; (8003e10 <_isatty_r+0x1c>)
 8003df8:	2300      	movs	r3, #0
 8003dfa:	4604      	mov	r4, r0
 8003dfc:	4608      	mov	r0, r1
 8003dfe:	602b      	str	r3, [r5, #0]
 8003e00:	f7fc fe35 	bl	8000a6e <_isatty>
 8003e04:	1c43      	adds	r3, r0, #1
 8003e06:	d102      	bne.n	8003e0e <_isatty_r+0x1a>
 8003e08:	682b      	ldr	r3, [r5, #0]
 8003e0a:	b103      	cbz	r3, 8003e0e <_isatty_r+0x1a>
 8003e0c:	6023      	str	r3, [r4, #0]
 8003e0e:	bd38      	pop	{r3, r4, r5, pc}
 8003e10:	20000368 	.word	0x20000368

08003e14 <_gettimeofday>:
 8003e14:	4b02      	ldr	r3, [pc, #8]	; (8003e20 <_gettimeofday+0xc>)
 8003e16:	2258      	movs	r2, #88	; 0x58
 8003e18:	601a      	str	r2, [r3, #0]
 8003e1a:	f04f 30ff 	mov.w	r0, #4294967295
 8003e1e:	4770      	bx	lr
 8003e20:	20000368 	.word	0x20000368

08003e24 <_init>:
 8003e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e26:	bf00      	nop
 8003e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e2a:	bc08      	pop	{r3}
 8003e2c:	469e      	mov	lr, r3
 8003e2e:	4770      	bx	lr

08003e30 <_fini>:
 8003e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e32:	bf00      	nop
 8003e34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e36:	bc08      	pop	{r3}
 8003e38:	469e      	mov	lr, r3
 8003e3a:	4770      	bx	lr
