<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>Upcoming topics</title>
  <meta name="description" content="The ZipCPU blog, featuring how to discussions of FPGA and CPU design. This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.
">

  <link rel="shortcut icon" type="image/x-icon" href="/img/GT.ico">
  <link rel="stylesheet" href="/css/main.css">
  <link rel="canonical" href="http://zipcpu.com/topics.html">
  <link rel="alternate" type="application/rss+xml" title="The ZipCPU by Gisselquist Technology" href="http://zipcpu.com/feed.xml">
</head>


  <body>

    <script>
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','https://www.google-analytics.com/analytics.js','ga');

  ga('create', 'UA-102570964-1', 'auto');
  ga('send', 'pageview');

</script>

    <header class="site-header">
  <div id="banner">
  <a href="/"><picture>
    <img height=120 id="site-logo" src="/img/fullgqtech.png" alt="Gisselquist Technology, LLC">
  </picture></A>
  </div>

  <div class="site-nav">
<ul>

<li><a HREF="/">Main/Blog</a>


<li><a HREF="/about/">About Us</a>


<li><a HREF="/fpga-hell.html">FPGA Hell</a>


<li><a HREF="/projects.html">Projects</a>


<li>Site Topics

<li><a HREF="https://www.patreon.com/ZipCPU">Support this Blog</a>
</ul>
</div>


</header>


    <div class="page-content">
      <div class="wrapper">
        <h1 id="blog-topics">Blog Topics</h1>

<p>I have a lot of things I would like to write about on this blog.  Indeed, there
are so many topics I’d like to write about, that I’m struggling to keep track
of them all.  Hence the list below.  I’ll keep track of upcoming topics on this
list below, so that I don’t forget any.  Topics that I have written about
will be placed into this list, so you can find the component articles of
any series here as part of this outline.  Further, as I commit to any new
topics, I’ll list them here as well.</p>

<h2 id="how-to-debug-an-fpga">How to Debug an FPGA</h2>

<p>If you are coming to the FPGA world from the big software world, you will
find that FPGA’s can be very difficult to debug.  In this series, we’ll work
through how to debug FPGA’s, from blinky to a networked debugging controller.</p>

<ul>
  <li>
    <p>We already started with <a href="/blog/2017/05/19/blinky.html">blinky</a>, and how
<a href="/blog/2017/05/19/blinky.html">blinky</a> can be used to debug an FPGA</p>
  </li>
  <li>
    <p>A <a href="/blog/2017/05/22/a-vision-for-controlling-fpgas.html">Vision for controlling (and debugging) an FPGA</a>, to outline where we wish to go</p>
  </li>
  <li>
    <p><a href="/blog/2017/05/24/serial-port.html">Getting that first UART working</a></p>
  </li>
  <li>
    <p><a href="/blog/2017/05/26/simpledbg.html">Debugging by simple bus address</a>, i.e. requesting and then reading values
from a bus telling you what things are doing now.  This includes discussing
CE</p>
  </li>
  <li>
    <p>An example discussing <a href="/digilent/2017/05/29/fft-debugging.html">how to debug an FFT</a></p>
  </li>
  <li>
    <p>Building a <a href="https://github.com/ZipCPU/dbgbus">debug control interface</a></p>

    <ul>
      <li>
        <p>An <a href="/blog/2017/06/05/wb-bridge-overview.html">overview of an example UART-wishbone
bridge</a> built
for debugging purposes</p>
      </li>
      <li>
        <p>How to <a href="/blog/2017/06/14/creating-words-from-bytes.html">build command words for our debuging wishbone
interface</a></p>
      </li>
      <li>
        <p>A <a href="/blog/2017/06/08/simple-wb-master.html">simple wishbone bus
master</a></p>
      </li>
      <li>
        <p>How to <a href="/blog/2017/06/15/words-back-to-bytes.html">turn responses from the wishbone bus into an output serial
 stream</a></p>
      </li>
      <li>
        <p>Adding <a href="//blog/2017/06/16/adding-ints.html">interrupt support</a> to the debug port</p>
      </li>
      <li>
        <p><a href="/blog/2017/06/19/debug-idles.html">Adding a debug port idle indicator</a>, so that we can tell this is a valid
  debug port</p>
      </li>
      <li>
        <p><a href="/blog/2017/06/20/dbg-put-together.html">Connecting stream components together</a></p>
      </li>
      <li>
        <p>A <a href="/blog/2017/06/22/simple-wb-interconnect.html">simple wishbone interconnect</a></p>
      </li>
      <li>
        <p>How to <a href="/blog/2017/06/26/dbgbus-verilator.html">set up a test
bench</a>
to prove this works</p>
      </li>
      <li>
        <p>An <a href="/blog/2017/06/16/dbg-bus-forest.html">outline of how the software controller will work</a></p>
      </li>
      <li>
        <p><a href="/blog/2017/06/29/sw-dbg-interface.html">How to build a software controller</a> for the debug interface</p>
      </li>
      <li>
        <p>How to <a href="/blog/2017/07/01/getting-started-with-wbscope.html">get started with a wishbone scope</a>, using our example design to read
internals of our logic and to write out
a <a href="https://en.wikipedia.org/wiki/Value_change_dump">VCD file</a> that we
can later examine.</p>
      </li>
    </ul>
  </li>
  <li>
    <p>How to place a logic analyzer within your design, and to get the most
use out of it</p>

    <p>o An <a href="/blog/2017/06/08/simple-scope.html">description</a>
  of how to build a <a href="https://github.com/ZipCPU/wbscope">bus-based scope</a></p>

    <p>o <a href="/blog/2017/07/31/vcd.html">How to write your own</a> <a href="https://en.wikipedia.org/wiki/Value_change_dump">VCD
  file</a> so that you can
  see the results of your own scope within
  <a href="http://gtkwave.sourceforge.net">GTKwave</a></p>
  </li>
  <li>
    <p>Contact Bounces</p>

    <p>o <a href="/blog/2017/08/02/debounce-teaser.html">Yes, button’s do bounce</a>.  This post presents a series of images, collected from tests that measured button bouncing.</p>

    <p>o <a href="/blog/2017/08/04/debouncing.html">How to debounce a button</a></p>

    <p>o How to measure how much and how often a button bounces</p>

    <p>o How to modify our debugging bus to get a button bouncing trace</p>
  </li>
  <li>
    <p>Getting rid of the umbilical: moving your debugging channel to TCP/IP</p>
  </li>
  <li>
    <p>How to run <a href="https://github.com/ZipCPU/zbasic/blob/master/sw/board/hello.c">Hello
World</a> using
the <a href="https://github.com/ZipCPU/zipcpu">ZipCPU</a> on the
<a href="https://github.com/ZipCPU/zbasic">ZBasic</a> system.</p>

    <p>While what I’d really like to do is to discuss how to debug a CPU in
general, in order to run the examples we’ll need to discuss how to get
the ZipCPU up and running.</p>

    <p>o How to build the compiler and tool chain</p>

    <p>o How to build <a href="https://github.com/ZipCPU/zbasic">ZBasic</a> using
    <a href="https://github.com/ZipCPU/autofpga">AutoFPGA</a></p>
  </li>
</ul>

<h2 id="how-to-build-and-debug-a-softcore-cpu">How to Build and Debug a Softcore CPU</h2>

<ul>
  <li>
    <p>How to debug a CPU core for an FPGA</p>

    <ul>
      <li>
        <p>Thinking about the <a href="/zipcpu/2017/07/14/cpu-debugging-needs.html">debug capabilities you will
need</a>,
before you build</p>
      </li>
      <li>
        <p><a href="/zipcpu/2017/07/26/cpu-sim-debugger.html">Debugging your CPU using Verilator</a></p>
      </li>
    </ul>

    <p>o Profiling your CPU using Verilator</p>

    <p>This will be about how I was able to measure, and optimize, <em>every</em>
  clock used by my CPU (as implemented on the
  <a href="https://github.com/ZipCPU/xulalx25soc">XuLA2-LX25</a> when running the
  <a href="https://en.wikipedia.org/wiki/Dhrystone">Dhrystone benchmark</a>.</p>

    <p>o Debugging your CPU while on the FPGA</p>

    <p>Here, we’ll discuss how the <a href="https://github.com/ZipCPU/zipcpu">ZipCPU</a>
  can be halted, stepped, and even reset from the debugging bus.</p>

    <p>o Debugging your CPU using a wishbone scope, when you have no debugging
  bus to work with</p>
  </li>
  <li>
    <p>How to debug the <a href="https://github.com/ZipCPU/zipcpu">ZipCPU</a> when running
the ZipOS found on the <a href="https://github.com/ZipCPU/s6soc">S6SoC</a></p>

    <p>o How a <em>really simple</em> Operating System works.</p>
  </li>
</ul>

<h2 id="wishbone-bus">Wishbone Bus</h2>

<ul>
  <li>
    <p><a href="/digilent/2017/05/22/moving-to-memory.html">Moving to Memory</a>, outlining why a bus is necessary</p>
  </li>
  <li>
    <p>Building a <a href="/zipcpu/2017/05/23/simplebus.html">very simple bus</a>, as a basis for building more complex bus structures</p>
  </li>
  <li>
    <p>How to build a <a href="/zipcpu/2017/05/29/simple-wishbone.html">Simple Wishbone Bus Slave</a></p>
  </li>
  <li>
    <p>The <a href="/zipcpu/2017/05/29/select-lines.html">Wishbone Bus Select Lines</a></p>
  </li>
  <li>
    <p>A <a href="/blog/2017/06/08/simple-wb-master.html">simple wishbone bus master</a></p>
  </li>
  <li>
    <p>A pipeline (input) aware wishbone bus master</p>
  </li>
  <li>
    <p>Building a DMA bus master</p>
  </li>
  <li>
    <p>Building a bus interconnect using autofpga</p>
  </li>
  <li>
    <p>Building a bus interconnect by hand</p>
  </li>
</ul>

<h2 id="dsp-topicsdspdsphtml"><a href="/dsp/dsp.html">DSP Topics</a></h2>

<ul>
  <li>
    <p><a href="/dsp/2017/06/15/no-pi-for-you.html">Representing angles within an FPGA</a></p>
  </li>
  <li>
    <p>Interpolation</p>

    <p>o <a href="/dsp/2017/06/06/simple-interpolator.html">Nearest Neighbour</a></p>

    <p>o <a href="/dsp/2017/07/29/series-linear-interpolation.html">Series: How to build a Linear Interpolator</a></p>

    <p>o Quadratic interpolator</p>

    <p>o Polynomial Interpolation a.la Harris</p>

    <p>o Why splines are entirely <em>inappropriate</em> for real-time DSP</p>
  </li>
</ul>

<p>o CIC upsampler</p>

<p>o CIC downsampler</p>

<ul>
  <li><a href="/dsp/2017/07/11/simplest-sinewave-generator.html">Table based sin/cos generation</a></li>
</ul>

<p>o What is a <a href="http://www.andraka.com/files/crdcsrvy.pdf">CORDIC</a>, and how do I use it?</p>

<p>o Generating Sin/Cos</p>

<p>o Downconverting an incoming signal</p>

<p>o Generating AM, FM, and QAM types of signals using it</p>

<p>o Using a CORDIC for a phase measuring device</p>

<ul>
  <li>
    <p>Some general topics on Filtering</p>

    <p>o CIC filter</p>

    <p>o FIR implementation</p>

    <p>o Optimizing an FIR implementation</p>

    <p>o Recursive Average Filtering</p>
  </li>
  <li>
    <p>Digital PLL design</p>
  </li>
  <li>
    <p>Discrete Fourier Transform Filter Banks.  (<a href="/dsp/freq-teaser.html">Teaser</a>)</p>
  </li>
</ul>


      </div>
    </div>

    <footer class="site-footer">

  <div class="wrapper">

    <h2 class="footer-heading">The ZipCPU by Gisselquist Technology</h2>
    
    <em>To every thing there is a season, and a time to every purpose under the heaven (Eccl 3:1)</em>
    

    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <!-- <li></li> -->
          <li><a href="mailto:zipcpu@gmail.com">zipcpu@gmail.com</a></li>
        </ul>
      </div>

      <div class="footer-col footer-col-2">
        <ul class="social-media-list">
          
          <li>
            <a href="https://github.com/ZipCPU"><span class="icon icon--github"><svg viewBox="0 0 16 16"><path fill="#828282" d="M7.999,0.431c-4.285,0-7.76,3.474-7.76,7.761 c0,3.428,2.223,6.337,5.307,7.363c0.388,0.071,0.53-0.168,0.53-0.374c0-0.184-0.007-0.672-0.01-1.32 c-2.159,0.469-2.614-1.04-2.614-1.04c-0.353-0.896-0.862-1.135-0.862-1.135c-0.705-0.481,0.053-0.472,0.053-0.472 c0.779,0.055,1.189,0.8,1.189,0.8c0.692,1.186,1.816,0.843,2.258,0.645c0.071-0.502,0.271-0.843,0.493-1.037 C4.86,11.425,3.049,10.76,3.049,7.786c0-0.847,0.302-1.54,0.799-2.082C3.768,5.507,3.501,4.718,3.924,3.65 c0,0,0.652-0.209,2.134,0.796C6.677,4.273,7.34,4.187,8,4.184c0.659,0.003,1.323,0.089,1.943,0.261 c1.482-1.004,2.132-0.796,2.132-0.796c0.423,1.068,0.157,1.857,0.077,2.054c0.497,0.542,0.798,1.235,0.798,2.082 c0,2.981-1.814,3.637-3.543,3.829c0.279,0.24,0.527,0.713,0.527,1.437c0,1.037-0.01,1.874-0.01,2.129 c0,0.208,0.14,0.449,0.534,0.373c3.081-1.028,5.302-3.935,5.302-7.362C15.76,3.906,12.285,0.431,7.999,0.431z"/></svg>
</span><span class="username">ZipCPU</span></a>

          </li>
          

          
          <li>
            <a href="https://twitter.com/zipcpu"><span class="icon icon--twitter"><svg viewBox="0 0 16 16"><path fill="#828282" d="M15.969,3.058c-0.586,0.26-1.217,0.436-1.878,0.515c0.675-0.405,1.194-1.045,1.438-1.809c-0.632,0.375-1.332,0.647-2.076,0.793c-0.596-0.636-1.446-1.033-2.387-1.033c-1.806,0-3.27,1.464-3.27,3.27 c0,0.256,0.029,0.506,0.085,0.745C5.163,5.404,2.753,4.102,1.14,2.124C0.859,2.607,0.698,3.168,0.698,3.767 c0,1.134,0.577,2.135,1.455,2.722C1.616,6.472,1.112,6.325,0.671,6.08c0,0.014,0,0.027,0,0.041c0,1.584,1.127,2.906,2.623,3.206 C3.02,9.402,2.731,9.442,2.433,9.442c-0.211,0-0.416-0.021-0.615-0.059c0.416,1.299,1.624,2.245,3.055,2.271 c-1.119,0.877-2.529,1.4-4.061,1.4c-0.264,0-0.524-0.015-0.78-0.046c1.447,0.928,3.166,1.469,5.013,1.469 c6.015,0,9.304-4.983,9.304-9.304c0-0.142-0.003-0.283-0.009-0.423C14.976,4.29,15.531,3.714,15.969,3.058z"/></svg>
</span><span class="username">zipcpu</span></a>

          </li>
          
        </ul>
      </div>

      <div class="footer-col footer-col-3">
        <p>The ZipCPU blog, featuring how to discussions of FPGA and CPU design. This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.
</p>
      </div>
    </div>

  </div>

</footer>


  </body>

</html>
