[{"commit":{"message":"Merge branch 'master' into tso-merge"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"a451ade2bd8dc6d0d802972120873daf9ee3d2f5"},{"commit":{"message":"Review comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"4279f9fca3b1123c77aaffd1cbebee17f4e42586"},{"commit":{"message":"Fixed ws"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"}],"sha":"0fdda550881fb2c388be94efd4f4d69e2f90e9e4"},{"commit":{"message":"Revert NC"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"413317a547eda2648ce7501972eae00b9c9818b3"},{"commit":{"message":"Fixed comment"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"e2c2daed86c421ac9b2222a672352daa82f8f039"},{"commit":{"message":"UseNewCode"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"72056740b4cb23efeeaa6246381b4694efda988a"}]