// Seed: 4022513209
module module_0 (
    output wor  id_0,
    input  tri  id_1,
    output tri1 id_2,
    input  tri1 id_3,
    output tri0 id_4
);
  uwire id_6 = -1'd0;
endmodule
module module_0 (
    input tri id_0,
    output logic id_1,
    input tri0 id_2,
    input tri id_3,
    input tri1 module_1,
    input wand id_5,
    output wand id_6,
    output tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    output uwire id_10,
    output tri1 id_11,
    input supply1 id_12,
    input wand id_13,
    input tri1 id_14,
    output supply0 id_15
);
  wire [-1 : -1] id_17;
  logic [7:0] id_18;
  tri0 id_19;
  wire id_20;
  assign id_1 = 1 == -1'h0 - -1 && id_17;
  assign id_1 = -1 == -1;
  logic id_21;
  assign id_18['b0] = id_3;
  always @* begin : LABEL_0
    for (id_19 = id_14; -1 >= id_17; id_1 = id_21 - id_2) begin : LABEL_1
      id_21 = (-1) + -1;
    end
  end
  module_0 modCall_1 (
      id_15,
      id_14,
      id_6,
      id_3,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
