INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Kushagra' on host 'desktop-7cm7rrt' (Windows NT_amd64 version 6.2) on Sat May 08 18:22:13 +0200 2021
INFO: [HLS 200-10] In directory 'C:/Users/Kushagra/Desktop/EPFL_Sem2/Advanced_Computer_Architecture/Git/HLS/hw3-kernels/kernel7'
Sourcing Tcl script 'C:/Users/Kushagra/Desktop/EPFL_Sem2/Advanced_Computer_Architecture/Git/HLS/hw3-kernels/kernel7/prj_kernel7/test/csynth.tcl'
INFO: [HLS 200-10] Opening project 'C:/Users/Kushagra/Desktop/EPFL_Sem2/Advanced_Computer_Architecture/Git/HLS/hw3-kernels/kernel7/prj_kernel7'.
INFO: [HLS 200-10] Adding design file 'kernel7.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'kernel7_test.cpp' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/Kushagra/Desktop/EPFL_Sem2/Advanced_Computer_Architecture/Git/HLS/hw3-kernels/kernel7/prj_kernel7/test'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel7.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.383 ; gain = 96.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.383 ; gain = 96.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.383 ; gain = 96.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.383 ; gain = 96.375
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.383 ; gain = 96.375
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sum' (kernel7.cpp:5).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.383 ; gain = 96.375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel7' (Loop: loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'store' operation ('sum_1_write_ln17', kernel7.cpp:17) of variable 'possible', kernel7.cpp:12 on local variable 'sum' and 'load' operation ('sum_1_load_1', kernel7.cpp:12) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel7' (Loop: loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'store' operation ('sum_1_write_ln17', kernel7.cpp:17) of variable 'possible', kernel7.cpp:12 on local variable 'sum' and 'load' operation ('sum_1_load_1', kernel7.cpp:12) on local variable 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'kernel7' (Loop: loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'store' operation ('sum_1_write_ln17', kernel7.cpp:17) of variable 'possible', kernel7.cpp:12 on local variable 'sum' and 'load' operation ('sum_1_load_1', kernel7.cpp:12) on local variable 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.572 seconds; current allocated memory: 101.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 102.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel7/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel7/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel7' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel7_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'kernel7_faddfsub_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel7_fcmp_32ns_32ns_1_2_1' to 'kernel7_fcmp_32nscud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'kernel7_faddfsub_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel7_fcmp_32nscud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel7'.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 102.552 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.383 ; gain = 96.375
INFO: [VHDL 208-304] Generating VHDL RTL for kernel7.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel7.
INFO: [HLS 200-112] Total elapsed time: 8.254 seconds; peak allocated memory: 102.552 MB.
