IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.36        Core1: 64.61        
Core2: 23.99        Core3: 121.72        
Core4: 21.62        Core5: 68.56        
Core6: 25.09        Core7: 129.03        
Core8: 27.74        Core9: 42.31        
Core10: 24.86        Core11: 121.19        
Core12: 30.35        Core13: 68.90        
Core14: 26.46        Core15: 125.76        
Core16: 10.91        Core17: 32.54        
Core18: 26.82        Core19: 28.07        
Core20: 21.05        Core21: 122.05        
Core22: 26.25        Core23: 61.20        
Core24: 26.21        Core25: 117.68        
Core26: 23.61        Core27: 111.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.78
Socket1: 75.77
DDR read Latency(ns)
Socket0: 22913.61
Socket1: 248.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.95        Core1: 61.99        
Core2: 19.58        Core3: 123.17        
Core4: 24.82        Core5: 70.24        
Core6: 24.09        Core7: 128.96        
Core8: 27.30        Core9: 44.57        
Core10: 31.10        Core11: 124.84        
Core12: 25.33        Core13: 66.64        
Core14: 26.35        Core15: 122.74        
Core16: 26.95        Core17: 33.07        
Core18: 25.72        Core19: 27.94        
Core20: 16.64        Core21: 121.93        
Core22: 31.32        Core23: 64.09        
Core24: 30.87        Core25: 117.44        
Core26: 30.67        Core27: 113.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.52
Socket1: 75.66
DDR read Latency(ns)
Socket0: 25005.15
Socket1: 249.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.71        Core1: 66.09        
Core2: 37.46        Core3: 120.13        
Core4: 22.34        Core5: 69.74        
Core6: 19.75        Core7: 131.31        
Core8: 30.28        Core9: 40.29        
Core10: 14.76        Core11: 127.22        
Core12: 24.80        Core13: 68.67        
Core14: 22.83        Core15: 124.30        
Core16: 26.47        Core17: 33.03        
Core18: 20.97        Core19: 32.79        
Core20: 15.29        Core21: 120.41        
Core22: 23.38        Core23: 62.34        
Core24: 20.30        Core25: 118.34        
Core26: 24.40        Core27: 113.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.23
Socket1: 77.81
DDR read Latency(ns)
Socket0: 23787.77
Socket1: 248.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.41        Core1: 63.30        
Core2: 27.55        Core3: 121.44        
Core4: 21.31        Core5: 69.96        
Core6: 15.82        Core7: 134.80        
Core8: 24.47        Core9: 44.70        
Core10: 20.89        Core11: 120.87        
Core12: 21.85        Core13: 72.56        
Core14: 26.64        Core15: 124.28        
Core16: 25.78        Core17: 31.72        
Core18: 26.23        Core19: 28.84        
Core20: 25.27        Core21: 123.19        
Core22: 24.88        Core23: 67.19        
Core24: 10.55        Core25: 118.24        
Core26: 24.76        Core27: 112.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.72
Socket1: 77.32
DDR read Latency(ns)
Socket0: 24266.68
Socket1: 248.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.40        Core1: 71.91        
Core2: 29.10        Core3: 124.51        
Core4: 24.64        Core5: 78.77        
Core6: 16.92        Core7: 133.33        
Core8: 22.17        Core9: 42.25        
Core10: 24.18        Core11: 121.65        
Core12: 25.68        Core13: 59.96        
Core14: 30.56        Core15: 125.93        
Core16: 25.93        Core17: 35.10        
Core18: 27.29        Core19: 33.95        
Core20: 27.05        Core21: 122.86        
Core22: 25.12        Core23: 76.01        
Core24: 10.31        Core25: 119.21        
Core26: 29.67        Core27: 112.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.63
Socket1: 80.61
DDR read Latency(ns)
Socket0: 23829.80
Socket1: 252.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.24        Core1: 69.04        
Core2: 25.86        Core3: 118.32        
Core4: 25.81        Core5: 73.09        
Core6: 28.43        Core7: 131.39        
Core8: 22.37        Core9: 38.52        
Core10: 25.35        Core11: 127.07        
Core12: 22.57        Core13: 54.42        
Core14: 27.54        Core15: 126.73        
Core16: 25.56        Core17: 29.37        
Core18: 27.32        Core19: 28.69        
Core20: 27.18        Core21: 120.98        
Core22: 26.80        Core23: 69.09        
Core24: 17.00        Core25: 115.96        
Core26: 22.46        Core27: 106.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.86
Socket1: 75.59
DDR read Latency(ns)
Socket0: 22407.92
Socket1: 249.07
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.90        Core1: 96.36        
Core2: 32.50        Core3: 128.10        
Core4: 29.24        Core5: 85.02        
Core6: 26.40        Core7: 123.21        
Core8: 27.68        Core9: 61.80        
Core10: 26.23        Core11: 127.96        
Core12: 25.04        Core13: 45.19        
Core14: 24.25        Core15: 122.66        
Core16: 10.43        Core17: 26.42        
Core18: 21.29        Core19: 34.37        
Core20: 21.61        Core21: 113.54        
Core22: 20.17        Core23: 57.23        
Core24: 17.20        Core25: 110.99        
Core26: 22.86        Core27: 119.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.89
Socket1: 77.62
DDR read Latency(ns)
Socket0: 21066.80
Socket1: 250.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.03        Core1: 98.16        
Core2: 27.19        Core3: 128.21        
Core4: 26.19        Core5: 85.04        
Core6: 24.52        Core7: 119.32        
Core8: 26.42        Core9: 60.67        
Core10: 26.30        Core11: 130.05        
Core12: 13.01        Core13: 42.74        
Core14: 21.35        Core15: 119.01        
Core16: 23.51        Core17: 30.56        
Core18: 28.40        Core19: 28.21        
Core20: 21.93        Core21: 113.28        
Core22: 22.98        Core23: 50.46        
Core24: 21.24        Core25: 108.37        
Core26: 23.81        Core27: 113.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.33
Socket1: 75.08
DDR read Latency(ns)
Socket0: 20326.40
Socket1: 254.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.74        Core1: 97.23        
Core2: 29.07        Core3: 124.97        
Core4: 30.70        Core5: 80.64        
Core6: 23.74        Core7: 119.75        
Core8: 26.47        Core9: 61.13        
Core10: 25.68        Core11: 126.25        
Core12: 23.83        Core13: 39.61        
Core14: 18.63        Core15: 120.54        
Core16: 22.24        Core17: 29.66        
Core18: 18.12        Core19: 32.55        
Core20: 23.68        Core21: 113.30        
Core22: 23.57        Core23: 46.68        
Core24: 23.85        Core25: 112.37        
Core26: 29.66        Core27: 115.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.04
Socket1: 74.92
DDR read Latency(ns)
Socket0: 20320.91
Socket1: 252.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.55        Core1: 95.97        
Core2: 30.06        Core3: 126.92        
Core4: 36.28        Core5: 78.21        
Core6: 30.44        Core7: 115.32        
Core8: 26.75        Core9: 55.53        
Core10: 25.58        Core11: 127.66        
Core12: 26.35        Core13: 37.22        
Core14: 29.13        Core15: 111.89        
Core16: 23.82        Core17: 31.40        
Core18: 11.30        Core19: 30.87        
Core20: 23.12        Core21: 103.50        
Core22: 20.21        Core23: 55.52        
Core24: 21.67        Core25: 97.56        
Core26: 23.86        Core27: 113.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.45
Socket1: 73.52
DDR read Latency(ns)
Socket0: 20118.88
Socket1: 251.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.62        Core1: 97.97        
Core2: 26.62        Core3: 122.16        
Core4: 14.99        Core5: 83.70        
Core6: 18.48        Core7: 119.03        
Core8: 26.35        Core9: 66.06        
Core10: 25.64        Core11: 124.66        
Core12: 25.14        Core13: 34.44        
Core14: 23.81        Core15: 118.29        
Core16: 11.07        Core17: 25.10        
Core18: 20.76        Core19: 29.30        
Core20: 26.83        Core21: 111.72        
Core22: 20.44        Core23: 53.23        
Core24: 22.56        Core25: 118.80        
Core26: 24.59        Core27: 124.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.07
Socket1: 74.14
DDR read Latency(ns)
Socket0: 21486.43
Socket1: 253.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.89        Core1: 95.61        
Core2: 26.22        Core3: 126.21        
Core4: 27.90        Core5: 84.82        
Core6: 24.64        Core7: 122.85        
Core8: 25.25        Core9: 66.20        
Core10: 25.98        Core11: 122.68        
Core12: 25.78        Core13: 45.24        
Core14: 25.22        Core15: 125.05        
Core16: 10.93        Core17: 29.33        
Core18: 20.24        Core19: 25.65        
Core20: 18.24        Core21: 109.07        
Core22: 19.11        Core23: 61.06        
Core24: 20.69        Core25: 114.89        
Core26: 22.22        Core27: 119.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.61
Socket1: 76.71
DDR read Latency(ns)
Socket0: 21560.81
Socket1: 254.50
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.31        Core1: 81.97        
Core2: 37.61        Core3: 116.89        
Core4: 25.45        Core5: 99.32        
Core6: 28.38        Core7: 129.88        
Core8: 11.12        Core9: 65.38        
Core10: 18.02        Core11: 127.71        
Core12: 26.69        Core13: 37.83        
Core14: 21.49        Core15: 122.83        
Core16: 26.59        Core17: 33.85        
Core18: 27.79        Core19: 32.41        
Core20: 30.43        Core21: 120.33        
Core22: 20.11        Core23: 36.86        
Core24: 28.54        Core25: 121.28        
Core26: 23.27        Core27: 112.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.21
Socket1: 75.58
DDR read Latency(ns)
Socket0: 22997.95
Socket1: 250.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.07        Core1: 89.99        
Core2: 27.86        Core3: 122.60        
Core4: 22.97        Core5: 103.56        
Core6: 24.22        Core7: 132.98        
Core8: 23.07        Core9: 58.58        
Core10: 23.95        Core11: 131.65        
Core12: 26.40        Core13: 42.78        
Core14: 26.04        Core15: 127.29        
Core16: 11.27        Core17: 40.83        
Core18: 21.42        Core19: 41.18        
Core20: 25.31        Core21: 124.41        
Core22: 23.86        Core23: 34.28        
Core24: 27.58        Core25: 123.66        
Core26: 22.44        Core27: 116.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.68
Socket1: 80.79
DDR read Latency(ns)
Socket0: 21872.89
Socket1: 256.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.58        Core1: 96.30        
Core2: 28.90        Core3: 123.60        
Core4: 27.19        Core5: 103.10        
Core6: 22.80        Core7: 135.69        
Core8: 23.25        Core9: 72.93        
Core10: 14.85        Core11: 131.04        
Core12: 26.75        Core13: 39.49        
Core14: 25.58        Core15: 130.63        
Core16: 24.01        Core17: 44.85        
Core18: 11.28        Core19: 45.08        
Core20: 24.17        Core21: 127.76        
Core22: 18.64        Core23: 34.47        
Core24: 21.69        Core25: 124.83        
Core26: 23.82        Core27: 117.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.52
Socket1: 82.86
DDR read Latency(ns)
Socket0: 22254.44
Socket1: 256.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.82        Core1: 83.85        
Core2: 25.28        Core3: 123.67        
Core4: 27.63        Core5: 100.25        
Core6: 16.87        Core7: 128.10        
Core8: 22.01        Core9: 64.21        
Core10: 25.49        Core11: 128.89        
Core12: 26.18        Core13: 38.64        
Core14: 11.02        Core15: 127.83        
Core16: 23.09        Core17: 31.23        
Core18: 25.03        Core19: 38.66        
Core20: 21.10        Core21: 123.73        
Core22: 24.58        Core23: 39.45        
Core24: 25.61        Core25: 125.89        
Core26: 22.11        Core27: 115.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.88
Socket1: 77.56
DDR read Latency(ns)
Socket0: 23477.46
Socket1: 255.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.23        Core1: 85.19        
Core2: 32.19        Core3: 121.61        
Core4: 26.49        Core5: 99.05        
Core6: 15.04        Core7: 124.95        
Core8: 21.89        Core9: 56.25        
Core10: 23.91        Core11: 125.94        
Core12: 26.01        Core13: 35.86        
Core14: 10.87        Core15: 126.90        
Core16: 22.89        Core17: 33.88        
Core18: 23.64        Core19: 37.95        
Core20: 23.29        Core21: 125.06        
Core22: 21.03        Core23: 39.52        
Core24: 24.76        Core25: 120.12        
Core26: 25.67        Core27: 111.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.14
Socket1: 76.80
DDR read Latency(ns)
Socket0: 23322.70
Socket1: 254.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.23        Core1: 87.08        
Core2: 38.30        Core3: 122.34        
Core4: 27.17        Core5: 102.78        
Core6: 28.19        Core7: 125.03        
Core8: 28.68        Core9: 54.57        
Core10: 29.25        Core11: 131.84        
Core12: 28.96        Core13: 38.83        
Core14: 31.49        Core15: 122.85        
Core16: 31.79        Core17: 31.61        
Core18: 31.14        Core19: 41.48        
Core20: 31.50        Core21: 121.62        
Core22: 31.25        Core23: 38.28        
Core24: 30.63        Core25: 121.89        
Core26: 30.41        Core27: 117.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.55
Socket1: 77.97
DDR read Latency(ns)
Socket0: 24165.17
Socket1: 253.74
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.97        Core1: 92.22        
Core2: 34.49        Core3: 125.79        
Core4: 22.01        Core5: 78.16        
Core6: 17.09        Core7: 129.28        
Core8: 32.03        Core9: 52.06        
Core10: 31.99        Core11: 121.48        
Core12: 31.36        Core13: 38.40        
Core14: 30.53        Core15: 121.40        
Core16: 29.69        Core17: 24.85        
Core18: 31.66        Core19: 31.28        
Core20: 26.00        Core21: 113.23        
Core22: 25.76        Core23: 64.19        
Core24: 23.93        Core25: 118.06        
Core26: 32.55        Core27: 118.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.67
Socket1: 75.12
DDR read Latency(ns)
Socket0: 19781.69
Socket1: 248.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.80        Core1: 98.76        
Core2: 32.90        Core3: 120.44        
Core4: 30.55        Core5: 78.39        
Core6: 10.93        Core7: 128.41        
Core8: 22.87        Core9: 58.80        
Core10: 19.66        Core11: 121.16        
Core12: 23.80        Core13: 39.59        
Core14: 24.76        Core15: 126.65        
Core16: 33.97        Core17: 23.16        
Core18: 31.49        Core19: 38.00        
Core20: 28.01        Core21: 110.46        
Core22: 27.87        Core23: 41.77        
Core24: 20.57        Core25: 115.20        
Core26: 29.54        Core27: 112.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.28
Socket1: 73.18
DDR read Latency(ns)
Socket0: 19855.98
Socket1: 250.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.25        Core1: 97.40        
Core2: 32.10        Core3: 125.45        
Core4: 25.43        Core5: 70.15        
Core6: 24.27        Core7: 132.12        
Core8: 25.82        Core9: 53.23        
Core10: 10.34        Core11: 113.98        
Core12: 23.19        Core13: 45.78        
Core14: 17.10        Core15: 126.38        
Core16: 20.41        Core17: 23.26        
Core18: 23.53        Core19: 33.26        
Core20: 26.70        Core21: 108.99        
Core22: 26.93        Core23: 50.98        
Core24: 26.73        Core25: 116.99        
Core26: 28.06        Core27: 114.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.64
Socket1: 73.46
DDR read Latency(ns)
Socket0: 18425.18
Socket1: 252.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.26        Core1: 98.82        
Core2: 28.68        Core3: 126.19        
Core4: 24.88        Core5: 76.67        
Core6: 24.43        Core7: 125.83        
Core8: 9.98        Core9: 59.68        
Core10: 22.61        Core11: 119.12        
Core12: 18.91        Core13: 41.86        
Core14: 21.43        Core15: 117.11        
Core16: 25.07        Core17: 24.18        
Core18: 25.62        Core19: 34.48        
Core20: 28.17        Core21: 110.73        
Core22: 27.41        Core23: 55.70        
Core24: 27.28        Core25: 118.99        
Core26: 23.55        Core27: 112.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.57
Socket1: 74.86
DDR read Latency(ns)
Socket0: 19465.89
Socket1: 252.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.26        Core1: 100.42        
Core2: 33.64        Core3: 120.53        
Core4: 21.11        Core5: 77.09        
Core6: 23.31        Core7: 129.98        
Core8: 10.09        Core9: 58.47        
Core10: 23.54        Core11: 122.11        
Core12: 27.05        Core13: 37.61        
Core14: 23.61        Core15: 123.54        
Core16: 14.99        Core17: 20.14        
Core18: 22.76        Core19: 35.13        
Core20: 28.51        Core21: 112.31        
Core22: 26.95        Core23: 53.22        
Core24: 22.28        Core25: 115.95        
Core26: 19.42        Core27: 118.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.17
Socket1: 73.48
DDR read Latency(ns)
Socket0: 19929.17
Socket1: 251.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.20        Core1: 98.56        
Core2: 35.86        Core3: 121.57        
Core4: 26.65        Core5: 70.93        
Core6: 16.23        Core7: 130.09        
Core8: 19.87        Core9: 54.85        
Core10: 10.31        Core11: 117.05        
Core12: 26.25        Core13: 40.31        
Core14: 25.59        Core15: 124.71        
Core16: 25.67        Core17: 20.28        
Core18: 25.46        Core19: 35.51        
Core20: 28.26        Core21: 109.36        
Core22: 27.61        Core23: 54.21        
Core24: 27.22        Core25: 111.95        
Core26: 23.62        Core27: 113.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.68
Socket1: 72.60
DDR read Latency(ns)
Socket0: 19711.68
Socket1: 252.43
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.97        Core1: 47.25        
Core2: 21.75        Core3: 124.48        
Core4: 27.60        Core5: 67.03        
Core6: 28.99        Core7: 129.25        
Core8: 28.12        Core9: 46.41        
Core10: 25.26        Core11: 116.80        
Core12: 26.11        Core13: 59.34        
Core14: 25.82        Core15: 127.32        
Core16: 10.88        Core17: 18.44        
Core18: 22.33        Core19: 50.23        
Core20: 26.12        Core21: 122.32        
Core22: 21.10        Core23: 63.73        
Core24: 24.65        Core25: 110.73        
Core26: 30.13        Core27: 120.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.05
Socket1: 72.85
DDR read Latency(ns)
Socket0: 20767.93
Socket1: 250.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.08        Core1: 46.69        
Core2: 33.54        Core3: 123.00        
Core4: 26.67        Core5: 67.55        
Core6: 26.87        Core7: 126.39        
Core8: 24.54        Core9: 48.75        
Core10: 26.06        Core11: 115.61        
Core12: 22.62        Core13: 54.48        
Core14: 25.14        Core15: 126.50        
Core16: 26.07        Core17: 19.40        
Core18: 29.64        Core19: 47.04        
Core20: 29.22        Core21: 117.81        
Core22: 32.55        Core23: 67.60        
Core24: 29.39        Core25: 115.69        
Core26: 28.27        Core27: 114.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.25
Socket1: 72.32
DDR read Latency(ns)
Socket0: 21767.02
Socket1: 250.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.88        Core1: 48.51        
Core2: 24.28        Core3: 124.95        
Core4: 28.14        Core5: 62.45        
Core6: 25.52        Core7: 126.26        
Core8: 24.55        Core9: 48.02        
Core10: 29.13        Core11: 108.56        
Core12: 31.37        Core13: 58.76        
Core14: 23.67        Core15: 129.69        
Core16: 26.98        Core17: 19.33        
Core18: 27.21        Core19: 44.05        
Core20: 21.15        Core21: 116.65        
Core22: 22.70        Core23: 72.31        
Core24: 23.41        Core25: 108.83        
Core26: 15.07        Core27: 125.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.05
Socket1: 72.34
DDR read Latency(ns)
Socket0: 21034.37
Socket1: 250.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.92        Core1: 49.89        
Core2: 25.40        Core3: 124.13        
Core4: 25.70        Core5: 70.38        
Core6: 20.84        Core7: 128.09        
Core8: 25.17        Core9: 49.65        
Core10: 24.23        Core11: 117.47        
Core12: 30.24        Core13: 53.48        
Core14: 22.96        Core15: 126.72        
Core16: 22.97        Core17: 21.84        
Core18: 23.11        Core19: 41.30        
Core20: 11.26        Core21: 116.58        
Core22: 21.66        Core23: 68.89        
Core24: 25.47        Core25: 115.95        
Core26: 26.61        Core27: 117.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.51
Socket1: 73.30
DDR read Latency(ns)
Socket0: 21315.79
Socket1: 252.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.38        Core1: 48.73        
Core2: 29.80        Core3: 121.01        
Core4: 25.49        Core5: 63.63        
Core6: 26.26        Core7: 128.03        
Core8: 26.06        Core9: 51.24        
Core10: 18.77        Core11: 116.94        
Core12: 21.21        Core13: 59.02        
Core14: 22.74        Core15: 128.66        
Core16: 20.86        Core17: 19.69        
Core18: 23.92        Core19: 44.31        
Core20: 24.62        Core21: 121.77        
Core22: 24.83        Core23: 62.82        
Core24: 10.39        Core25: 112.98        
Core26: 22.78        Core27: 115.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.26
Socket1: 72.03
DDR read Latency(ns)
Socket0: 21504.83
Socket1: 251.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.34        Core1: 48.22        
Core2: 11.55        Core3: 119.77        
Core4: 26.78        Core5: 66.97        
Core6: 23.45        Core7: 126.97        
Core8: 27.47        Core9: 50.44        
Core10: 25.38        Core11: 110.41        
Core12: 25.61        Core13: 58.89        
Core14: 23.06        Core15: 122.03        
Core16: 28.30        Core17: 20.62        
Core18: 27.92        Core19: 37.31        
Core20: 24.55        Core21: 115.13        
Core22: 25.65        Core23: 64.70        
Core24: 21.10        Core25: 105.67        
Core26: 23.48        Core27: 114.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.31
Socket1: 70.58
DDR read Latency(ns)
Socket0: 19860.48
Socket1: 252.52
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.85        Core1: 66.95        
Core2: 26.50        Core3: 113.36        
Core4: 26.05        Core5: 80.15        
Core6: 10.33        Core7: 132.99        
Core8: 20.70        Core9: 47.78        
Core10: 21.49        Core11: 121.00        
Core12: 14.14        Core13: 59.08        
Core14: 20.79        Core15: 127.18        
Core16: 26.42        Core17: 18.58        
Core18: 27.52        Core19: 56.47        
Core20: 26.90        Core21: 112.78        
Core22: 23.80        Core23: 46.66        
Core24: 22.95        Core25: 97.02        
Core26: 30.79        Core27: 115.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.80
Socket1: 73.47
DDR read Latency(ns)
Socket0: 23223.87
Socket1: 248.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.99        Core1: 69.46        
Core2: 25.62        Core3: 117.13        
Core4: 17.33        Core5: 72.71        
Core6: 10.45        Core7: 138.71        
Core8: 24.41        Core9: 50.21        
Core10: 22.32        Core11: 120.84        
Core12: 21.72        Core13: 65.48        
Core14: 24.16        Core15: 131.57        
Core16: 25.69        Core17: 20.22        
Core18: 26.14        Core19: 45.12        
Core20: 26.33        Core21: 115.97        
Core22: 19.19        Core23: 54.62        
Core24: 25.23        Core25: 101.50        
Core26: 25.26        Core27: 119.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.85
Socket1: 75.15
DDR read Latency(ns)
Socket0: 24201.03
Socket1: 251.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.76        Core1: 68.89        
Core2: 27.97        Core3: 116.00        
Core4: 21.78        Core5: 68.28        
Core6: 18.07        Core7: 129.67        
Core8: 10.61        Core9: 50.02        
Core10: 23.05        Core11: 114.69        
Core12: 21.38        Core13: 63.25        
Core14: 22.61        Core15: 129.00        
Core16: 25.47        Core17: 18.75        
Core18: 25.93        Core19: 45.67        
Core20: 25.99        Core21: 114.76        
Core22: 17.35        Core23: 60.43        
Core24: 24.78        Core25: 113.93        
Core26: 25.38        Core27: 119.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.39
Socket1: 74.99
DDR read Latency(ns)
Socket0: 23415.43
Socket1: 252.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.60        Core1: 72.82        
Core2: 34.75        Core3: 116.97        
Core4: 33.61        Core5: 81.72        
Core6: 25.55        Core7: 138.67        
Core8: 22.95        Core9: 51.99        
Core10: 22.18        Core11: 121.50        
Core12: 27.83        Core13: 57.16        
Core14: 28.93        Core15: 126.10        
Core16: 25.75        Core17: 22.06        
Core18: 26.74        Core19: 56.50        
Core20: 19.48        Core21: 117.48        
Core22: 26.24        Core23: 47.09        
Core24: 24.52        Core25: 110.35        
Core26: 22.79        Core27: 121.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.15
Socket1: 77.10
DDR read Latency(ns)
Socket0: 26033.99
Socket1: 252.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.94        Core1: 69.29        
Core2: 35.85        Core3: 117.93        
Core4: 33.82        Core5: 76.42        
Core6: 32.17        Core7: 135.25        
Core8: 33.44        Core9: 52.29        
Core10: 30.68        Core11: 121.17        
Core12: 9.27        Core13: 59.15        
Core14: 30.11        Core15: 123.41        
Core16: 25.96        Core17: 19.28        
Core18: 26.13        Core19: 55.50        
Core20: 20.22        Core21: 112.29        
Core22: 23.41        Core23: 43.14        
Core24: 20.73        Core25: 104.05        
Core26: 24.84        Core27: 122.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.27
Socket1: 74.55
DDR read Latency(ns)
Socket0: 24598.47
Socket1: 248.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.86        Core1: 67.87        
Core2: 30.41        Core3: 115.49        
Core4: 27.38        Core5: 75.11        
Core6: 27.31        Core7: 136.24        
Core8: 27.17        Core9: 50.01        
Core10: 27.18        Core11: 119.84        
Core12: 23.43        Core13: 54.57        
Core14: 10.97        Core15: 125.84        
Core16: 25.79        Core17: 18.14        
Core18: 21.70        Core19: 57.24        
Core20: 26.97        Core21: 111.85        
Core22: 24.23        Core23: 47.45        
Core24: 25.00        Core25: 97.80        
Core26: 20.73        Core27: 119.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.62
Socket1: 73.28
DDR read Latency(ns)
Socket0: 23581.25
Socket1: 248.94
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.77        Core1: 58.65        
Core2: 33.72        Core3: 118.09        
Core4: 29.89        Core5: 83.25        
Core6: 28.67        Core7: 125.41        
Core8: 28.97        Core9: 51.38        
Core10: 27.93        Core11: 120.81        
Core12: 28.92        Core13: 48.19        
Core14: 27.01        Core15: 119.22        
Core16: 28.79        Core17: 16.99        
Core18: 30.60        Core19: 65.99        
Core20: 24.92        Core21: 112.09        
Core22: 29.26        Core23: 35.19        
Core24: 30.93        Core25: 111.13        
Core26: 30.66        Core27: 128.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.94
Socket1: 71.66
DDR read Latency(ns)
Socket0: 21315.32
Socket1: 252.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.39        Core1: 58.65        
Core2: 27.00        Core3: 120.70        
Core4: 21.63        Core5: 81.34        
Core6: 22.23        Core7: 119.66        
Core8: 10.92        Core9: 52.02        
Core10: 22.67        Core11: 122.75        
Core12: 24.24        Core13: 59.52        
Core14: 26.18        Core15: 119.08        
Core16: 23.81        Core17: 19.64        
Core18: 24.74        Core19: 60.63        
Core20: 19.32        Core21: 112.38        
Core22: 28.27        Core23: 37.79        
Core24: 27.29        Core25: 117.98        
Core26: 30.25        Core27: 122.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.02
Socket1: 73.74
DDR read Latency(ns)
Socket0: 20364.64
Socket1: 253.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.73        Core1: 57.91        
Core2: 21.75        Core3: 115.04        
Core4: 21.86        Core5: 75.45        
Core6: 22.71        Core7: 122.25        
Core8: 10.61        Core9: 51.20        
Core10: 18.03        Core11: 120.83        
Core12: 21.83        Core13: 62.21        
Core14: 25.18        Core15: 108.65        
Core16: 26.32        Core17: 18.28        
Core18: 27.66        Core19: 64.18        
Core20: 21.89        Core21: 104.95        
Core22: 25.46        Core23: 35.01        
Core24: 26.79        Core25: 111.82        
Core26: 27.23        Core27: 126.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.94
Socket1: 71.36
DDR read Latency(ns)
Socket0: 18995.72
Socket1: 253.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.51        Core1: 60.58        
Core2: 31.53        Core3: 116.57        
Core4: 24.55        Core5: 84.19        
Core6: 17.98        Core7: 120.40        
Core8: 10.70        Core9: 53.58        
Core10: 20.83        Core11: 117.84        
Core12: 19.86        Core13: 51.98        
Core14: 23.31        Core15: 107.19        
Core16: 22.43        Core17: 24.61        
Core18: 24.32        Core19: 60.85        
Core20: 28.79        Core21: 99.22        
Core22: 31.82        Core23: 33.67        
Core24: 24.74        Core25: 110.96        
Core26: 18.39        Core27: 128.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.78
Socket1: 71.56
DDR read Latency(ns)
Socket0: 21057.29
Socket1: 254.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.22        Core1: 60.21        
Core2: 28.07        Core3: 118.28        
Core4: 21.38        Core5: 76.36        
Core6: 24.76        Core7: 116.88        
Core8: 10.22        Core9: 53.20        
Core10: 23.75        Core11: 115.02        
Core12: 26.84        Core13: 55.51        
Core14: 22.49        Core15: 110.91        
Core16: 18.42        Core17: 17.79        
Core18: 24.76        Core19: 48.69        
Core20: 22.49        Core21: 105.17        
Core22: 24.81        Core23: 39.14        
Core24: 23.37        Core25: 110.28        
Core26: 30.57        Core27: 121.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.51
Socket1: 69.17
DDR read Latency(ns)
Socket0: 20175.29
Socket1: 253.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.43        Core1: 58.37        
Core2: 33.85        Core3: 120.38        
Core4: 28.29        Core5: 84.85        
Core6: 28.19        Core7: 119.99        
Core8: 29.85        Core9: 53.41        
Core10: 28.70        Core11: 122.14        
Core12: 28.19        Core13: 55.62        
Core14: 28.00        Core15: 117.33        
Core16: 25.78        Core17: 20.06        
Core18: 24.38        Core19: 50.63        
Core20: 30.93        Core21: 111.93        
Core22: 30.77        Core23: 34.47        
Core24: 26.91        Core25: 112.72        
Core26: 29.29        Core27: 121.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.11
Socket1: 71.57
DDR read Latency(ns)
Socket0: 21312.25
Socket1: 252.43
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.73        Core1: 75.88        
Core2: 28.28        Core3: 132.06        
Core4: 28.07        Core5: 95.60        
Core6: 24.84        Core7: 130.54        
Core8: 24.10        Core9: 63.60        
Core10: 22.68        Core11: 120.76        
Core12: 24.35        Core13: 64.29        
Core14: 18.72        Core15: 130.01        
Core16: 29.62        Core17: 42.79        
Core18: 10.67        Core19: 37.19        
Core20: 23.21        Core21: 126.38        
Core22: 21.97        Core23: 53.00        
Core24: 31.80        Core25: 121.86        
Core26: 22.21        Core27: 126.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.21
Socket1: 84.31
DDR read Latency(ns)
Socket0: 22975.81
Socket1: 251.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.39        Core1: 80.54        
Core2: 28.89        Core3: 131.38        
Core4: 27.84        Core5: 92.99        
Core6: 28.20        Core7: 130.60        
Core8: 27.51        Core9: 71.04        
Core10: 27.52        Core11: 121.75        
Core12: 28.14        Core13: 63.50        
Core14: 27.42        Core15: 131.64        
Core16: 27.81        Core17: 43.34        
Core18: 26.62        Core19: 39.46        
Core20: 27.47        Core21: 126.47        
Core22: 28.70        Core23: 53.51        
Core24: 29.48        Core25: 121.62        
Core26: 29.12        Core27: 121.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.04
Socket1: 84.82
DDR read Latency(ns)
Socket0: 26454.03
Socket1: 255.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.84        Core1: 71.77        
Core2: 31.77        Core3: 131.94        
Core4: 28.31        Core5: 91.16        
Core6: 26.79        Core7: 122.46        
Core8: 13.05        Core9: 61.07        
Core10: 23.10        Core11: 117.26        
Core12: 22.13        Core13: 61.61        
Core14: 22.05        Core15: 122.34        
Core16: 19.57        Core17: 37.12        
Core18: 26.79        Core19: 34.59        
Core20: 27.89        Core21: 118.56        
Core22: 30.57        Core23: 55.92        
Core24: 27.89        Core25: 115.94        
Core26: 26.68        Core27: 120.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.47
Socket1: 80.17
DDR read Latency(ns)
Socket0: 21575.14
Socket1: 252.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.67        Core1: 74.05        
Core2: 30.07        Core3: 133.87        
Core4: 23.68        Core5: 90.67        
Core6: 23.51        Core7: 123.40        
Core8: 23.97        Core9: 59.74        
Core10: 26.29        Core11: 117.90        
Core12: 10.75        Core13: 61.83        
Core14: 20.37        Core15: 115.91        
Core16: 25.59        Core17: 42.31        
Core18: 23.57        Core19: 40.32        
Core20: 23.59        Core21: 119.19        
Core22: 24.28        Core23: 46.65        
Core24: 23.96        Core25: 115.33        
Core26: 30.24        Core27: 122.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.01
Socket1: 80.42
DDR read Latency(ns)
Socket0: 23985.50
Socket1: 254.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.94        Core1: 80.68        
Core2: 24.14        Core3: 130.75        
Core4: 31.43        Core5: 97.33        
Core6: 10.79        Core7: 134.37        
Core8: 23.36        Core9: 61.94        
Core10: 23.63        Core11: 123.75        
Core12: 25.95        Core13: 73.31        
Core14: 17.99        Core15: 130.28        
Core16: 19.99        Core17: 45.11        
Core18: 22.98        Core19: 38.37        
Core20: 20.77        Core21: 126.45        
Core22: 32.15        Core23: 52.11        
Core24: 22.71        Core25: 122.42        
Core26: 29.12        Core27: 123.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.49
Socket1: 86.76
DDR read Latency(ns)
Socket0: 27342.60
Socket1: 253.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.41        Core1: 78.51        
Core2: 30.69        Core3: 129.04        
Core4: 26.31        Core5: 95.00        
Core6: 23.11        Core7: 130.05        
Core8: 10.77        Core9: 59.75        
Core10: 21.60        Core11: 116.92        
Core12: 20.39        Core13: 66.72        
Core14: 19.99        Core15: 130.26        
Core16: 21.36        Core17: 41.30        
Core18: 22.70        Core19: 34.29        
Core20: 28.67        Core21: 126.75        
Core22: 22.62        Core23: 53.97        
Core24: 22.38        Core25: 124.22        
Core26: 28.61        Core27: 124.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.47
Socket1: 83.90
DDR read Latency(ns)
Socket0: 23901.61
Socket1: 253.94
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.32        Core1: 54.96        
Core2: 24.58        Core3: 126.21        
Core4: 26.64        Core5: 67.69        
Core6: 27.48        Core7: 122.25        
Core8: 21.95        Core9: 49.37        
Core10: 21.70        Core11: 122.58        
Core12: 25.70        Core13: 27.96        
Core14: 10.29        Core15: 126.85        
Core16: 23.28        Core17: 28.23        
Core18: 21.00        Core19: 35.85        
Core20: 23.27        Core21: 115.82        
Core22: 24.77        Core23: 79.02        
Core24: 26.92        Core25: 109.64        
Core26: 24.69        Core27: 113.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.96
Socket1: 70.85
DDR read Latency(ns)
Socket0: 21660.93
Socket1: 250.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.50        Core1: 54.88        
Core2: 30.61        Core3: 123.58        
Core4: 28.62        Core5: 63.32        
Core6: 22.60        Core7: 122.11        
Core8: 26.78        Core9: 49.70        
Core10: 27.49        Core11: 124.55        
Core12: 23.94        Core13: 28.12        
Core14: 29.98        Core15: 125.30        
Core16: 27.36        Core17: 31.47        
Core18: 29.52        Core19: 37.88        
Core20: 29.13        Core21: 114.97        
Core22: 28.28        Core23: 74.14        
Core24: 28.76        Core25: 109.97        
Core26: 30.86        Core27: 113.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.52
Socket1: 70.63
DDR read Latency(ns)
Socket0: 23765.61
Socket1: 252.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.70        Core1: 57.43        
Core2: 30.52        Core3: 123.17        
Core4: 26.35        Core5: 66.59        
Core6: 29.59        Core7: 123.92        
Core8: 27.33        Core9: 50.20        
Core10: 22.96        Core11: 125.79        
Core12: 28.76        Core13: 28.17        
Core14: 24.90        Core15: 126.83        
Core16: 25.07        Core17: 34.62        
Core18: 25.40        Core19: 36.76        
Core20: 22.43        Core21: 117.08        
Core22: 10.84        Core23: 78.54        
Core24: 21.09        Core25: 114.20        
Core26: 23.92        Core27: 114.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.90
Socket1: 72.61
DDR read Latency(ns)
Socket0: 21754.15
Socket1: 251.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.49        Core1: 58.41        
Core2: 27.05        Core3: 122.12        
Core4: 24.95        Core5: 62.79        
Core6: 28.32        Core7: 122.52        
Core8: 25.02        Core9: 50.85        
Core10: 28.74        Core11: 124.09        
Core12: 26.94        Core13: 27.17        
Core14: 23.37        Core15: 130.72        
Core16: 26.01        Core17: 31.89        
Core18: 22.57        Core19: 37.32        
Core20: 10.41        Core21: 115.42        
Core22: 20.89        Core23: 80.31        
Core24: 24.85        Core25: 108.29        
Core26: 25.31        Core27: 114.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.65
Socket1: 71.49
DDR read Latency(ns)
Socket0: 21910.54
Socket1: 253.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.59        Core1: 61.17        
Core2: 27.30        Core3: 126.97        
Core4: 24.98        Core5: 74.84        
Core6: 25.76        Core7: 126.47        
Core8: 27.22        Core9: 54.63        
Core10: 23.54        Core11: 124.87        
Core12: 22.42        Core13: 24.77        
Core14: 27.27        Core15: 124.87        
Core16: 27.97        Core17: 29.87        
Core18: 23.60        Core19: 35.88        
Core20: 26.22        Core21: 113.16        
Core22: 10.10        Core23: 79.69        
Core24: 29.49        Core25: 114.75        
Core26: 21.43        Core27: 112.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.01
Socket1: 72.24
DDR read Latency(ns)
Socket0: 22487.50
Socket1: 251.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.22        Core1: 53.44        
Core2: 31.80        Core3: 125.12        
Core4: 23.72        Core5: 64.74        
Core6: 19.15        Core7: 122.39        
Core8: 22.50        Core9: 51.28        
Core10: 25.43        Core11: 124.55        
Core12: 22.80        Core13: 30.56        
Core14: 27.15        Core15: 121.86        
Core16: 26.50        Core17: 34.38        
Core18: 25.79        Core19: 38.24        
Core20: 25.47        Core21: 112.21        
Core22: 16.20        Core23: 80.33        
Core24: 23.70        Core25: 112.72        
Core26: 10.94        Core27: 114.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.03
Socket1: 72.39
DDR read Latency(ns)
Socket0: 23085.66
Socket1: 253.46
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.99        Core1: 67.71        
Core2: 25.12        Core3: 120.43        
Core4: 25.34        Core5: 80.38        
Core6: 19.36        Core7: 116.95        
Core8: 22.52        Core9: 42.58        
Core10: 16.06        Core11: 112.83        
Core12: 20.50        Core13: 38.75        
Core14: 25.23        Core15: 124.21        
Core16: 10.69        Core17: 29.82        
Core18: 21.26        Core19: 33.63        
Core20: 19.79        Core21: 99.23        
Core22: 25.74        Core23: 81.00        
Core24: 25.51        Core25: 111.33        
Core26: 27.46        Core27: 125.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.89
Socket1: 75.38
DDR read Latency(ns)
Socket0: 19287.51
Socket1: 248.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.27        Core1: 73.98        
Core2: 30.16        Core3: 123.58        
Core4: 27.03        Core5: 87.81        
Core6: 19.68        Core7: 126.46        
Core8: 31.44        Core9: 40.63        
Core10: 25.47        Core11: 115.85        
Core12: 26.38        Core13: 42.96        
Core14: 26.90        Core15: 131.77        
Core16: 10.05        Core17: 33.37        
Core18: 22.18        Core19: 35.91        
Core20: 21.89        Core21: 116.07        
Core22: 20.73        Core23: 86.46        
Core24: 19.53        Core25: 116.61        
Core26: 23.74        Core27: 123.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.68
Socket1: 80.50
DDR read Latency(ns)
Socket0: 21370.78
Socket1: 252.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.21        Core1: 70.99        
Core2: 31.55        Core3: 119.47        
Core4: 29.97        Core5: 86.04        
Core6: 16.47        Core7: 124.33        
Core8: 18.48        Core9: 40.14        
Core10: 23.56        Core11: 114.64        
Core12: 23.92        Core13: 37.35        
Core14: 22.64        Core15: 123.35        
Core16: 25.99        Core17: 35.18        
Core18: 10.95        Core19: 33.94        
Core20: 20.40        Core21: 110.63        
Core22: 20.50        Core23: 85.14        
Core24: 17.70        Core25: 113.81        
Core26: 22.89        Core27: 123.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.59
Socket1: 78.13
DDR read Latency(ns)
Socket0: 20872.97
Socket1: 254.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.56        Core1: 73.40        
Core2: 34.01        Core3: 119.56        
Core4: 31.66        Core5: 85.36        
Core6: 31.99        Core7: 121.13        
Core8: 31.03        Core9: 38.12        
Core10: 30.79        Core11: 117.77        
Core12: 30.14        Core13: 40.27        
Core14: 29.65        Core15: 126.32        
Core16: 29.83        Core17: 32.77        
Core18: 28.22        Core19: 33.61        
Core20: 29.15        Core21: 117.59        
Core22: 27.92        Core23: 84.83        
Core24: 29.98        Core25: 118.12        
Core26: 23.61        Core27: 126.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.15
Socket1: 79.20
DDR read Latency(ns)
Socket0: 21950.42
Socket1: 252.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.49        Core1: 68.44        
Core2: 12.04        Core3: 118.20        
Core4: 26.11        Core5: 78.83        
Core6: 23.24        Core7: 122.42        
Core8: 25.73        Core9: 40.92        
Core10: 33.93        Core11: 111.95        
Core12: 23.90        Core13: 43.10        
Core14: 25.93        Core15: 119.50        
Core16: 26.63        Core17: 32.66        
Core18: 31.38        Core19: 35.58        
Core20: 22.54        Core21: 111.52        
Core22: 25.42        Core23: 84.40        
Core24: 23.55        Core25: 118.60        
Core26: 24.33        Core27: 122.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.53
Socket1: 77.65
DDR read Latency(ns)
Socket0: 21453.18
Socket1: 252.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.37        Core1: 72.09        
Core2: 26.56        Core3: 122.59        
Core4: 38.62        Core5: 81.62        
Core6: 41.47        Core7: 125.37        
Core8: 27.50        Core9: 45.87        
Core10: 33.36        Core11: 114.26        
Core12: 28.30        Core13: 45.01        
Core14: 26.26        Core15: 129.07        
Core16: 27.00        Core17: 32.27        
Core18: 15.49        Core19: 33.24        
Core20: 21.85        Core21: 114.98        
Core22: 11.81        Core23: 86.38        
Core24: 19.96        Core25: 119.31        
Core26: 22.74        Core27: 121.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.85
Socket1: 79.26
DDR read Latency(ns)
Socket0: 21844.89
Socket1: 253.96
