device {
	name = "ATtiny45"
	prog_size = 0x1000
	eeprom_size = 0x0100
	ram_size = 0x0100
	ram_start = 0x0060
}

interrupts {
	RESET = 0x00            ; External Pin, Power-on Reset, Brown-out Reset,Watchdog Reset
	INT0 = 0x01             ; External Interrupt 0
	PCINT0 = 0x02           ; Pin change Interrupt Request 0
	TIMER1_COMPA = 0x03     ; Timer/Counter1 Compare Match 1A
	TIMER1_OVF = 0x04       ; Timer/Counter1 Overflow
	TIMER0_OVF = 0x05       ; Timer/Counter0 Overflow
	EE_RDY = 0x06           ; EEPROM Ready
	ANA_COMP = 0x07         ; Analog comparator
	ADC = 0x08              ; ADC Conversion ready
	TIMER1_COMPB = 0x09     ; Timer/Counter1 Compare Match B
	TIMER0_COMPA = 0x0a     ; Timer/Counter0 Compare Match A
	TIMER0_COMPB = 0x0b     ; Timer/Counter0 Compare Match B
	WDT = 0x0c              ; Watchdog Time-out
	USI_START = 0x0d        ; USI START
	USI_OVF = 0x0e          ; USI Overflow
}

registers {
	ADCSRB(0x03) {          ; ADC Control and Status Register B
		ADTS0 = 0               ; ADC Auto Trigger Sources bit 0
		ADTS1 = 1               ; ADC Auto Trigger Sources bit 1
		ADTS2 = 2               ; ADC Auto Trigger Sources bit 2
		IPR = 5                 ; Input Polarity Mode
		ACME = 6                ; Analog Comparator Multiplexer Enable
		BIN = 7                 ; Bipolar Input Mode
	}
	ADC(0x04, 0x05)         ; ADC Data Register  Bytes
	ADCSRA(0x06) {          ; The ADC Control and Status register
		ADPS0 = 0               ; ADC  Prescaler Select Bits bit 0
		ADPS1 = 1               ; ADC  Prescaler Select Bits bit 1
		ADPS2 = 2               ; ADC  Prescaler Select Bits bit 2
		ADIE = 3                ; ADC Interrupt Enable
		ADIF = 4                ; ADC Interrupt Flag
		ADATE = 5               ; ADC Auto Trigger Enable
		ADSC = 6                ; ADC Start Conversion
		ADEN = 7                ; ADC Enable
	}
	ADMUX(0x07) {           ; The ADC multiplexer Selection Register
		MUX0 = 0                ; Analog Channel and Gain Selection Bits bit 0
		MUX1 = 1                ; Analog Channel and Gain Selection Bits bit 1
		MUX2 = 2                ; Analog Channel and Gain Selection Bits bit 2
		MUX3 = 3                ; Analog Channel and Gain Selection Bits bit 3
		REFS2 = 4               ; Reference Selection Bit 2
		ADLAR = 5               ; Left Adjust Result
		REFS0 = 6               ; Reference Selection Bits bit 0
		REFS1 = 7               ; Reference Selection Bits bit 1
	}
	ACSR(0x08) {            ; Analog Comparator Control And Status Register
		ACIS0 = 0               ; Analog Comparator Interrupt Mode Select bits bit 0
		ACIS1 = 1               ; Analog Comparator Interrupt Mode Select bits bit 1
		ACIE = 3                ; Analog Comparator Interrupt Enable
		ACI = 4                 ; Analog Comparator Interrupt Flag
		ACO = 5                 ; Analog Compare Output
		ACBG = 6                ; Analog Comparator Bandgap Select
		ACD = 7                 ; Analog Comparator Disable
	}
	USICR(0x0d) {           ; USI Control Register
		USITC = 0               ; Toggle Clock Port Pin
		USICLK = 1              ; Clock Strobe
		USICS0 = 2              ; USI Clock Source Select Bits bit 0
		USICS1 = 3              ; USI Clock Source Select Bits bit 1
		USIWM0 = 4              ; USI Wire Mode Bits bit 0
		USIWM1 = 5              ; USI Wire Mode Bits bit 1
		USIOIE = 6              ; Counter Overflow Interrupt Enable
		USISIE = 7              ; Start Condition Interrupt Enable
	}
	USISR(0x0e) {           ; USI Status Register
		USICNT0 = 0             ; USI Counter Value Bits bit 0
		USICNT1 = 1             ; USI Counter Value Bits bit 1
		USICNT2 = 2             ; USI Counter Value Bits bit 2
		USICNT3 = 3             ; USI Counter Value Bits bit 3
		USIDC = 4               ; Data Output Collision
		USIPF = 5               ; Stop Condition Flag
		USIOIF = 6              ; Counter Overflow Interrupt Flag
		USISIF = 7              ; Start Condition Interrupt Flag
	}
	USIDR(0x0f)             ; USI Data Register
	USIBR(0x10)             ; USI Buffer Register
	GPIOR0(0x11)            ; General purpose register 0
	GPIOR1(0x12)            ; General Purpose register 1
	GPIOR2(0x13)            ; General Purpose IO register 2
	DIDR0(0x14) {           ; Digital Input Disable Register 0
		AIN0D = 0               ; AIN0 Digital Input Disable
		AIN1D = 1               ; AIN1 Digital Input Disable
		ADC1D = 2               ; ADC1 Digital input Disable
		ADC3D = 3               ; ADC3 Digital input Disable
		ADC2D = 4               ; ADC2 Digital input Disable
		ADC0D = 5               ; ADC0 Digital input Disable
	}
	PCMSK(0x15)             ; Pin Change Enable Mask
	PINB(0x16)              ; Input Pins, Port B
	DDRB(0x17)              ; Data Direction Register, Port B
	PORTB(0x18)             ; Data Register, Port B
	EECR(0x1c) {            ; EEPROM Control Register
		EERE = 0                ; EEPROM Read Enable
		EEPE = 1                ; EEPROM Write Enable
		EEMPE = 2               ; EEPROM Master Write Enable
		EERIE = 3               ; EEPROM Ready Interrupt Enable
		EEPM0 = 4               ; EEPROM Programming Mode Bits bit 0
		EEPM1 = 5               ; EEPROM Programming Mode Bits bit 1
	}
	EEDR(0x1d)              ; EEPROM Data Register
	EEAR(0x1e, 0x1f)        ; EEPROM Address Register  Bytes
	PRR(0x20) {             ; Power Reduction Register
		PRADC = 0               ; Power Reduction ADC
		PRUSI = 1               ; Power Reduction USI
		PRTIM0 = 2              ; Power Reduction Timer/Counter0
		PRTIM1 = 3              ; Power Reduction Timer/Counter1
	}
	WDTCR(0x21) {           ; Watchdog Timer Control Register
		WDP0 = 0                ; Watchdog Timer Prescaler Bits bit 0
		WDP1 = 1                ; Watchdog Timer Prescaler Bits bit 1
		WDP2 = 2                ; Watchdog Timer Prescaler Bits bit 2
		WDE = 3                 ; Watch Dog Enable
		WDCE = 4                ; Watchdog Change Enable
		WDP3 = 5                ; Watchdog Timer Prescaler Bits bit 3
		WDIE = 6                ; Watchdog Timeout Interrupt Enable
		WDIF = 7                ; Watchdog Timeout Interrupt Flag
	}
	DWDR(0x22)              ; debugWire data register
	DTPS(0x23) {            ; Dead time prescaler register
		DTPS0 = 0               ; 
		DTPS1 = 1               ; 
	}
	DT1B(0x24) {            ; Dead time value B
		DTVL0 = 0               ; 
		DTVL1 = 1               ; 
		DTVL2 = 2               ; 
		DTVL3 = 3               ; 
		DTVH0 = 4               ; 
		DTVH1 = 5               ; 
		DTVH2 = 6               ; 
		DTVH3 = 7               ; 
	}
	DT1A(0x25) {            ; Dead time value register
		DTVL0 = 0               ; 
		DTVL1 = 1               ; 
		DTVL2 = 2               ; 
		DTVL3 = 3               ; 
		DTVH0 = 4               ; 
		DTVH1 = 5               ; 
		DTVH2 = 6               ; 
		DTVH3 = 7               ; 
	}
	CLKPR(0x26) {           ; Clock Prescale Register
		CLKPS0 = 0              ; Clock Prescaler Select Bits bit 0
		CLKPS1 = 1              ; Clock Prescaler Select Bits bit 1
		CLKPS2 = 2              ; Clock Prescaler Select Bits bit 2
		CLKPS3 = 3              ; Clock Prescaler Select Bits bit 3
		CLKPCE = 7              ; Clock Prescaler Change Enable
	}
	PLLCSR(0x27) {          ; PLL Control and status register
		PLOCK = 0               ; PLL Lock detector
		PLLE = 1                ; PLL Enable
		PCKE = 2                ; PCK Enable
		LSM = 7                 ; Low speed mode
	}
	OCR0B(0x28)             ; Timer/Counter0 Output Compare Register
	OCR0A(0x29)             ; Timer/Counter0 Output Compare Register
	TCCR0A(0x2a) {          ; Timer/Counter  Control Register A
		WGM00 = 0               ; Waveform Generation Mode bit 0
		WGM01 = 1               ; Waveform Generation Mode bit 1
		COM0B0 = 4              ; Compare Output Mode, Fast PWm bit 0
		COM0B1 = 5              ; Compare Output Mode, Fast PWm bit 1
		COM0A0 = 6              ; Compare Output Mode, Phase Correct PWM Mode bit 0
		COM0A1 = 7              ; Compare Output Mode, Phase Correct PWM Mode bit 1
	}
	OCR1B(0x2b)             ; Output Compare Register
	GTCCR(0x2c) {           ; General Timer/Counter Control Register
		PSR0 = 0                ; Prescaler Reset Timer/Counter1 and Timer/Counter0
		PSR1 = 1                ; Prescaler Reset Timer/Counter1
		FOC1A = 2               ; Force Output Compare 1A
		FOC1B = 3               ; Force Output Compare Match 1B
		COM1B0 = 4              ; Comparator B Output Mode bit 0
		COM1B1 = 5              ; Comparator B Output Mode bit 1
		PWM1B = 6               ; Pulse Width Modulator B Enable
		TSM = 7                 ; Timer/Counter Synchronization Mode
	}
	OCR1C(0x2d)             ; Output compare register
	OCR1A(0x2e)             ; Output Compare Register
	TCNT1(0x2f)             ; Timer/Counter Register
	TCCR1(0x30) {           ; Timer/Counter Control Register
		CS10 = 0                ; Clock Select Bits bit 0
		CS11 = 1                ; Clock Select Bits bit 1
		CS12 = 2                ; Clock Select Bits bit 2
		CS13 = 3                ; Clock Select Bits bit 3
		COM1A0 = 4              ; Compare Output Mode, Bits bit 0
		COM1A1 = 5              ; Compare Output Mode, Bits bit 1
		PWM1A = 6               ; Pulse Width Modulator Enable
		CTC1 = 7                ; Clear Timer/Counter on Compare Match
	}
	OSCCAL(0x31) {          ; Oscillator Calibration Register
		OSCCAL0 = 0             ; Oscillator Calibration  bit 0
		OSCCAL1 = 1             ; Oscillator Calibration  bit 1
		OSCCAL2 = 2             ; Oscillator Calibration  bit 2
		OSCCAL3 = 3             ; Oscillator Calibration  bit 3
		OSCCAL4 = 4             ; Oscillator Calibration  bit 4
		OSCCAL5 = 5             ; Oscillator Calibration  bit 5
		OSCCAL6 = 6             ; Oscillator Calibration  bit 6
		OSCCAL7 = 7             ; Oscillator Calibration  bit 7
	}
	TCNT0(0x32)             ; Timer/Counter0
	TCCR0B(0x33) {          ; Timer/Counter Control Register B
		CS00 = 0                ; Clock Select bit 0
		CS01 = 1                ; Clock Select bit 1
		CS02 = 2                ; Clock Select bit 2
		WGM02 = 3               ; 
		FOC0B = 6               ; Force Output Compare B
		FOC0A = 7               ; Force Output Compare A
	}
	MCUSR(0x34) {           ; MCU Status register
		PORF = 0                ; Power-On Reset Flag
		EXTRF = 1               ; External Reset Flag
		BORF = 2                ; Brown-out Reset Flag
		WDRF = 3                ; Watchdog Reset Flag
	}
	MCUCR(0x35) {           ; MCU Control Register
		ISC00 = 0               ; Interrupt Sense Control 0 Bit 0
		ISC00 = 0               ; Interrupt Sense Control 0 bits bit 0
		ISC01 = 1               ; Interrupt Sense Control 0 Bit 1
		ISC01 = 1               ; Interrupt Sense Control 0 bits bit 1
		BODSE = 2               ; BOD Sleep Enable
		SM0 = 3                 ; Sleep Mode Select Bits bit 0
		SM1 = 4                 ; Sleep Mode Select Bits bit 1
		SE = 5                  ; Sleep Enable
		PUD = 6                 ; Pull-up Disable
		BODS = 7                ; BOD Sleep
	}
	SPMCSR(0x37) {          ; Store Program Memory Control Register
		SPMEN = 0               ; Store Program Memory Enable
		PGERS = 1               ; Page Erase
		PGWRT = 2               ; Page Write
		RFLB = 3                ; Read fuse and lock bits
		CTPB = 4                ; Clear temporary page buffer
		RSIG = 5                ; Read Device Signature Imprint Table
	}
	TIFR(0x38) {            ; Timer/Counter0 Interrupt Flag register
		TOV0 = 1                ; Timer/Counter0 Overflow Flag
		TOV1 = 2                ; Timer/Counter1 Overflow Flag
		OCF0B = 3               ; Timer/Counter0 Output Compare Flag 0B
		OCF0A = 4               ; Timer/Counter0 Output Compare Flag 0A
		OCF1B = 5               ; Timer/Counter1 Output Compare Flag 1B
		OCF1A = 6               ; Timer/Counter1 Output Compare Flag 1A
	}
	TIMSK(0x39) {           ; Timer/Counter Interrupt Mask Register
		TOIE0 = 1               ; Timer/Counter0 Overflow Interrupt Enable
		TOIE1 = 2               ; Timer/Counter1 Overflow Interrupt Enable
		OCIE0B = 3              ; Timer/Counter0 Output Compare Match B Interrupt Enable
		OCIE0A = 4              ; Timer/Counter0 Output Compare Match A Interrupt Enable
		OCIE1B = 5              ; OCIE1A: Timer/Counter1 Output Compare B Interrupt Enable
		OCIE1A = 6              ; OCIE1A: Timer/Counter1 Output Compare Interrupt Enable
	}
	GIFR(0x3a) {            ; General Interrupt Flag register
		PCIF = 5                ; Pin Change Interrupt Flag
		INTF0 = 6               ; External Interrupt Flag 0
	}
	GIMSK(0x3b) {           ; General Interrupt Mask Register
		PCIE = 5                ; Pin Change Interrupt Enable
		INT0 = 6                ; External Interrupt Request 0 Enable
	}
	SP(0x3d, 0x3e)          ; Stack Pointer  Bytes
	SREG(0x3f) {            ; Status Register
		C = 0                   ; Carry Flag
		Z = 1                   ; Zero Flag
		N = 2                   ; Negative Flag
		V = 3                   ; Two's Complement Overflow Flag
		S = 4                   ; Sign Bit
		H = 5                   ; Half Carry Flag
		T = 6                   ; Bit Copy Storage
		I = 7                   ; Global Interrupt Enable
	}
}

