

================================================================
== Synthesis Summary Report of 'scheduler_hls'
================================================================
+ General Information: 
    * Date:           Sat Nov 29 02:11:05 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        scheduler_hls
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |       Modules      | Issue|      |      Latency     | Iteration|         | Trip |          |      |    |           |           |     |
    |       & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ scheduler_hls     |     -|  1.49|        1|  10.000|         -|        2|     -|        no|     -|   -|  578 (~0%)|  4003 (3%)|    -|
    | + run_single_head  |     -|  4.38|        0|   0.000|         -|        0|     -|        no|     -|   -|          -|  756 (~0%)|    -|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+--------------------+---------+-----------+----------+
| Port               | Mode    | Direction | Bitwidth |
+--------------------+---------+-----------+----------+
| STATE              | ap_vld  | out       | 32       |
| axis_in_last       | ap_none | in        | 1        |
| axis_in_ready      | ap_vld  | out       | 1        |
| axis_in_valid      | ap_none | in        | 1        |
| cntrl_busy         | ap_vld  | out       | 1        |
| cntrl_layer_idx    | ap_vld  | out       | 32       |
| cntrl_reset_n      | ap_none | in        | 1        |
| cntrl_start        | ap_none | in        | 1        |
| cntrl_start_out    | ap_vld  | out       | 1        |
| compute_done       | ap_none | in        | 1        |
| compute_op         | ap_vld  | out       | 32       |
| compute_ready      | ap_none | in        | 1        |
| compute_start      | ap_vld  | out       | 1        |
| debug_compute_done | ap_vld  | out       | 32       |
| dma_done           | ap_none | in        | 1        |
| done               | ap_vld  | out       | 1        |
| head_ctx_ref_0_i   | ap_ovld | in        | 66       |
| head_ctx_ref_0_o   | ap_ovld | out       | 66       |
| head_ctx_ref_1_i   | ap_ovld | in        | 66       |
| head_ctx_ref_1_o   | ap_ovld | out       | 66       |
| head_ctx_ref_2_i   | ap_ovld | in        | 66       |
| head_ctx_ref_2_o   | ap_ovld | out       | 66       |
| head_ctx_ref_3_i   | ap_ovld | in        | 66       |
| head_ctx_ref_3_o   | ap_ovld | out       | 66       |
| requant_done       | ap_none | in        | 1        |
| requant_op         | ap_vld  | out       | 32       |
| requant_ready      | ap_none | in        | 1        |
| requant_start      | ap_vld  | out       | 1        |
| stream_done        | ap_none | in        | 1        |
| stream_ready       | ap_none | in        | 1        |
| stream_start       | ap_vld  | out       | 1        |
| wl_addr_sel        | ap_vld  | out       | 32       |
| wl_head            | ap_vld  | out       | 32       |
| wl_layer           | ap_vld  | out       | 32       |
| wl_ready           | ap_none | in        | 1        |
| wl_start           | ap_vld  | out       | 1        |
| wl_tile            | ap_vld  | out       | 32       |
+--------------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------------+-----------+---------------+
| Argument           | Direction | Datatype      |
+--------------------+-----------+---------------+
| cntrl_start        | in        | bool          |
| cntrl_reset_n      | in        | bool          |
| cntrl_layer_idx    | out       | unsigned int& |
| cntrl_busy         | out       | bool&         |
| cntrl_start_out    | out       | bool&         |
| axis_in_valid      | in        | bool          |
| axis_in_last       | in        | bool          |
| axis_in_ready      | out       | bool&         |
| wl_ready           | in        | bool          |
| wl_start           | out       | bool&         |
| wl_addr_sel        | out       | int&          |
| wl_layer           | out       | int&          |
| wl_head            | out       | int&          |
| wl_tile            | out       | int&          |
| dma_done           | in        | bool          |
| compute_ready      | in        | bool          |
| compute_done       | in        | bool          |
| requant_ready      | in        | bool          |
| requant_done       | in        | bool          |
| head_ctx_ref       | inout     | HeadCtx&      |
| compute_start      | out       | bool&         |
| compute_op         | out       | int&          |
| requant_start      | out       | bool&         |
| requant_op         | out       | int&          |
| stream_ready       | in        | bool          |
| stream_start       | out       | bool&         |
| stream_done        | in        | bool          |
| done               | out       | bool&         |
| debug_compute_done | out       | unsigned int& |
| STATE              | out       | SchedState&   |
+--------------------+-----------+---------------+

* SW-to-HW Mapping
+--------------------+---------------------------+---------+
| Argument           | HW Interface              | HW Type |
+--------------------+---------------------------+---------+
| cntrl_start        | cntrl_start               | port    |
| cntrl_reset_n      | cntrl_reset_n             | port    |
| cntrl_layer_idx    | cntrl_layer_idx           | port    |
| cntrl_layer_idx    | cntrl_layer_idx_ap_vld    | port    |
| cntrl_busy         | cntrl_busy                | port    |
| cntrl_busy         | cntrl_busy_ap_vld         | port    |
| cntrl_start_out    | cntrl_start_out           | port    |
| cntrl_start_out    | cntrl_start_out_ap_vld    | port    |
| axis_in_valid      | axis_in_valid             | port    |
| axis_in_last       | axis_in_last              | port    |
| axis_in_ready      | axis_in_ready             | port    |
| axis_in_ready      | axis_in_ready_ap_vld      | port    |
| wl_ready           | wl_ready                  | port    |
| wl_start           | wl_start                  | port    |
| wl_start           | wl_start_ap_vld           | port    |
| wl_addr_sel        | wl_addr_sel               | port    |
| wl_addr_sel        | wl_addr_sel_ap_vld        | port    |
| wl_layer           | wl_layer                  | port    |
| wl_layer           | wl_layer_ap_vld           | port    |
| wl_head            | wl_head                   | port    |
| wl_head            | wl_head_ap_vld            | port    |
| wl_tile            | wl_tile                   | port    |
| wl_tile            | wl_tile_ap_vld            | port    |
| dma_done           | dma_done                  | port    |
| compute_ready      | compute_ready             | port    |
| compute_done       | compute_done              | port    |
| requant_ready      | requant_ready             | port    |
| requant_done       | requant_done              | port    |
| head_ctx_ref       | head_ctx_ref_0_i          | port    |
| head_ctx_ref       | head_ctx_ref_0_o          | port    |
| head_ctx_ref       | head_ctx_ref_0_o_ap_vld   | port    |
| head_ctx_ref       | head_ctx_ref_1_i          | port    |
| head_ctx_ref       | head_ctx_ref_1_o          | port    |
| head_ctx_ref       | head_ctx_ref_1_o_ap_vld   | port    |
| head_ctx_ref       | head_ctx_ref_2_i          | port    |
| head_ctx_ref       | head_ctx_ref_2_o          | port    |
| head_ctx_ref       | head_ctx_ref_2_o_ap_vld   | port    |
| head_ctx_ref       | head_ctx_ref_3_i          | port    |
| head_ctx_ref       | head_ctx_ref_3_o          | port    |
| head_ctx_ref       | head_ctx_ref_3_o_ap_vld   | port    |
| compute_start      | compute_start             | port    |
| compute_start      | compute_start_ap_vld      | port    |
| compute_op         | compute_op                | port    |
| compute_op         | compute_op_ap_vld         | port    |
| requant_start      | requant_start             | port    |
| requant_start      | requant_start_ap_vld      | port    |
| requant_op         | requant_op                | port    |
| requant_op         | requant_op_ap_vld         | port    |
| stream_ready       | stream_ready              | port    |
| stream_start       | stream_start              | port    |
| stream_start       | stream_start_ap_vld       | port    |
| stream_done        | stream_done               | port    |
| done               | done                      | port    |
| done               | done_ap_vld               | port    |
| debug_compute_done | debug_compute_done        | port    |
| debug_compute_done | debug_compute_done_ap_vld | port    |
| STATE              | STATE                     | port    |
| STATE              | STATE_ap_vld              | port    |
+--------------------+---------------------------+---------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+-----+--------+----------------------------------------+--------+----------+---------+
| Name                                                | DSP | Pragma | Variable                               | Op     | Impl     | Latency |
+-----------------------------------------------------+-----+--------+----------------------------------------+--------+----------+---------+
| + scheduler_hls                                     | 0   |        |                                        |        |          |         |
|   or_ln267_fu_8572_p2                               |     |        | or_ln267                               | or     | auto     | 0       |
|   or_ln265_fu_8579_p2                               |     |        | or_ln265                               | or     | auto     | 0       |
|   or_ln255_fu_8618_p2                               |     |        | or_ln255                               | or     | auto     | 0       |
|   or_ln253_fu_8625_p2                               |     |        | or_ln253                               | or     | auto     | 0       |
|   or_ln251_fu_8632_p2                               |     |        | or_ln251                               | or     | auto     | 0       |
|   or_ln249_fu_8639_p2                               |     |        | or_ln249                               | or     | auto     | 0       |
|   or_ln247_fu_8646_p2                               |     |        | or_ln247                               | or     | auto     | 0       |
|   add_ln631_fu_8705_p2                              |     |        | add_ln631                              | add    | fabric   | 0       |
|   icmp_ln631_fu_8721_p2                             |     |        | icmp_ln631                             | setlt  | auto     | 0       |
|   xor_ln618_fu_8751_p2                              |     |        | xor_ln618                              | xor    | auto     | 0       |
|   or_ln618_fu_8757_p2                               |     |        | or_ln618                               | or     | auto     | 0       |
|   and_ln623_fu_8769_p2                              |     |        | and_ln623                              | and    | auto     | 0       |
|   xor_ln605_fu_8787_p2                              |     |        | xor_ln605                              | xor    | auto     | 0       |
|   or_ln605_fu_8793_p2                               |     |        | or_ln605                               | or     | auto     | 0       |
|   and_ln610_fu_8805_p2                              |     |        | and_ln610                              | and    | auto     | 0       |
|   xor_ln560_fu_8831_p2                              |     |        | xor_ln560                              | xor    | auto     | 0       |
|   or_ln560_fu_8837_p2                               |     |        | or_ln560                               | or     | auto     | 0       |
|   and_ln565_fu_8849_p2                              |     |        | and_ln565                              | and    | auto     | 0       |
|   icmp_ln572_fu_8881_p2                             |     |        | icmp_ln572                             | setgt  | auto     | 0       |
|   xor_ln579_fu_8887_p2                              |     |        | xor_ln579                              | xor    | auto     | 0       |
|   or_ln579_fu_8893_p2                               |     |        | or_ln579                               | or     | auto     | 0       |
|   and_ln586_fu_8915_p2                              |     |        | and_ln586                              | and    | auto     | 0       |
|   and_ln589_fu_8925_p2                              |     |        | and_ln589                              | and    | auto     | 0       |
|   xor_ln594_fu_8931_p2                              |     |        | xor_ln594                              | xor    | auto     | 0       |
|   or_ln594_fu_8937_p2                               |     |        | or_ln594                               | or     | auto     | 0       |
|   or_ln594_1_fu_8943_p2                             |     |        | or_ln594_1                             | or     | auto     | 0       |
|   add_ln598_fu_8955_p2                              |     |        | add_ln598                              | add    | fabric   | 0       |
|   icmp_ln531_fu_9017_p2                             |     |        | icmp_ln531                             | setgt  | auto     | 0       |
|   xor_ln537_fu_9023_p2                              |     |        | xor_ln537                              | xor    | auto     | 0       |
|   or_ln537_fu_9029_p2                               |     |        | or_ln537                               | or     | auto     | 0       |
|   and_ln544_fu_9051_p2                              |     |        | and_ln544                              | and    | auto     | 0       |
|   and_ln547_fu_9061_p2                              |     |        | and_ln547                              | and    | auto     | 0       |
|   xor_ln552_fu_9067_p2                              |     |        | xor_ln552                              | xor    | auto     | 0       |
|   or_ln552_fu_9073_p2                               |     |        | or_ln552                               | or     | auto     | 0       |
|   or_ln552_1_fu_9079_p2                             |     |        | or_ln552_1                             | or     | auto     | 0       |
|   add_ln556_fu_9091_p2                              |     |        | add_ln556                              | add    | fabric   | 0       |
|   xor_ln515_fu_9133_p2                              |     |        | xor_ln515                              | xor    | auto     | 0       |
|   or_ln515_fu_9139_p2                               |     |        | or_ln515                               | or     | auto     | 0       |
|   and_ln520_fu_9151_p2                              |     |        | and_ln520                              | and    | auto     | 0       |
|   xor_ln502_fu_9169_p2                              |     |        | xor_ln502                              | xor    | auto     | 0       |
|   or_ln502_fu_9175_p2                               |     |        | or_ln502                               | or     | auto     | 0       |
|   and_ln507_fu_9187_p2                              |     |        | and_ln507                              | and    | auto     | 0       |
|   icmp_ln472_fu_9219_p2                             |     |        | icmp_ln472                             | setgt  | auto     | 0       |
|   xor_ln478_fu_9225_p2                              |     |        | xor_ln478                              | xor    | auto     | 0       |
|   or_ln478_fu_9231_p2                               |     |        | or_ln478                               | or     | auto     | 0       |
|   and_ln485_fu_9253_p2                              |     |        | and_ln485                              | and    | auto     | 0       |
|   and_ln488_fu_9263_p2                              |     |        | and_ln488                              | and    | auto     | 0       |
|   xor_ln493_fu_9269_p2                              |     |        | xor_ln493                              | xor    | auto     | 0       |
|   or_ln493_fu_9275_p2                               |     |        | or_ln493                               | or     | auto     | 0       |
|   or_ln493_1_fu_9281_p2                             |     |        | or_ln493_1                             | or     | auto     | 0       |
|   add_ln497_fu_9293_p2                              |     |        | add_ln497                              | add    | fabric   | 0       |
|   xor_ln459_fu_9335_p2                              |     |        | xor_ln459                              | xor    | auto     | 0       |
|   or_ln459_fu_9341_p2                               |     |        | or_ln459                               | or     | auto     | 0       |
|   and_ln464_fu_9353_p2                              |     |        | and_ln464                              | and    | auto     | 0       |
|   icmp_ln411_fu_9381_p2                             |     |        | icmp_ln411                             | setlt  | auto     | 0       |
|   icmp_ln412_fu_9387_p2                             |     |        | icmp_ln412                             | seteq  | auto     | 0       |
|   select_ln412_fu_9393_p3                           |     |        | select_ln412                           | select | auto_sel | 0       |
|   head_group_att_value_compute_done_0_fu_9569_p2    |     |        | head_group_att_value_compute_done_0    | and    | auto     | 0       |
|   head_group_softmax_compute_done_0_fu_9576_p2      |     |        | head_group_softmax_compute_done_0      | and    | auto     | 0       |
|   head_group_val_scale_compute_done_0_fu_9583_p2    |     |        | head_group_val_scale_compute_done_0    | and    | auto     | 0       |
|   head_group_att_scores_compute_done_0_fu_9590_p2   |     |        | head_group_att_scores_compute_done_0   | and    | auto     | 0       |
|   head_group_v_compute_done_0_fu_9597_p2            |     |        | head_group_v_compute_done_0            | and    | auto     | 0       |
|   head_group_k_compute_done_0_fu_9604_p2            |     |        | head_group_k_compute_done_0            | and    | auto     | 0       |
|   head_group_q_compute_done_0_fu_9611_p2            |     |        | head_group_q_compute_done_0            | and    | auto     | 0       |
|   head_group_att_value_started_0_fu_9618_p2         |     |        | head_group_att_value_started_0         | and    | auto     | 0       |
|   head_group_softmax_started_0_fu_9625_p2           |     |        | head_group_softmax_started_0           | and    | auto     | 0       |
|   head_group_val_scale_started_0_fu_9632_p2         |     |        | head_group_val_scale_started_0         | and    | auto     | 0       |
|   head_group_att_scores_started_0_fu_9639_p2        |     |        | head_group_att_scores_started_0        | and    | auto     | 0       |
|   head_group_v_started_0_fu_9646_p2                 |     |        | head_group_v_started_0                 | and    | auto     | 0       |
|   head_group_k_started_0_fu_9653_p2                 |     |        | head_group_k_started_0                 | and    | auto     | 0       |
|   head_group_q_started_0_fu_9660_p2                 |     |        | head_group_q_started_0                 | and    | auto     | 0       |
|   head_group_start_head_7_0_fu_9667_p2              |     |        | head_group_start_head_7_0              | and    | auto     | 0       |
|   head_group_compute_op_0_fu_9673_p3                |     |        | head_group_compute_op_0                | select | auto_sel | 0       |
|   head_group_compute_start_0_fu_9686_p2             |     |        | head_group_compute_start_0             | and    | auto     | 0       |
|   head_group_compute_done_0_fu_9692_p2              |     |        | head_group_compute_done_0              | and    | auto     | 0       |
|   head_group_compute_ready_0_fu_9699_p2             |     |        | head_group_compute_ready_0             | and    | auto     | 0       |
|   head_group_phase_0_fu_9706_p3                     |     |        | head_group_phase_0                     | select | auto_sel | 0       |
|   head_group_layer_stamp_2_fu_9719_p3               |     |        | head_group_layer_stamp_2               | select | auto_sel | 0       |
|   select_ln412_1_fu_9729_p3                         |     |        | select_ln412_1                         | select | auto_sel | 0       |
|   head_group_att_value_compute_done_4_0_fu_9905_p2  |     |        | head_group_att_value_compute_done_4_0  | and    | auto     | 0       |
|   head_group_softmax_compute_done_4_0_fu_9911_p2    |     |        | head_group_softmax_compute_done_4_0    | and    | auto     | 0       |
|   head_group_val_scale_compute_done_4_0_fu_9917_p2  |     |        | head_group_val_scale_compute_done_4_0  | and    | auto     | 0       |
|   head_group_att_scores_compute_done_4_0_fu_9923_p2 |     |        | head_group_att_scores_compute_done_4_0 | and    | auto     | 0       |
|   head_group_v_compute_done_4_0_fu_9929_p2          |     |        | head_group_v_compute_done_4_0          | and    | auto     | 0       |
|   head_group_k_compute_done_4_0_fu_9935_p2          |     |        | head_group_k_compute_done_4_0          | and    | auto     | 0       |
|   head_group_q_compute_done_4_0_fu_9941_p2          |     |        | head_group_q_compute_done_4_0          | and    | auto     | 0       |
|   head_group_att_value_started_4_0_fu_9947_p2       |     |        | head_group_att_value_started_4_0       | and    | auto     | 0       |
|   head_group_softmax_started_4_0_fu_9953_p2         |     |        | head_group_softmax_started_4_0         | and    | auto     | 0       |
|   head_group_val_scale_started_4_0_fu_9959_p2       |     |        | head_group_val_scale_started_4_0       | and    | auto     | 0       |
|   head_group_att_scores_started_4_0_fu_9965_p2      |     |        | head_group_att_scores_started_4_0      | and    | auto     | 0       |
|   head_group_v_started_4_0_fu_9971_p2               |     |        | head_group_v_started_4_0               | and    | auto     | 0       |
|   head_group_k_started_4_0_fu_9977_p2               |     |        | head_group_k_started_4_0               | and    | auto     | 0       |
|   head_group_q_started_4_0_fu_9983_p2               |     |        | head_group_q_started_4_0               | and    | auto     | 0       |
|   head_group_start_head_8_0_fu_9989_p2              |     |        | head_group_start_head_8_0              | and    | auto     | 0       |
|   head_group_compute_op_4_0_fu_9995_p3              |     |        | head_group_compute_op_4_0              | select | auto_sel | 0       |
|   head_group_compute_start_4_0_fu_10007_p2          |     |        | head_group_compute_start_4_0           | and    | auto     | 0       |
|   head_group_compute_done_4_0_fu_10013_p2           |     |        | head_group_compute_done_4_0            | and    | auto     | 0       |
|   head_group_compute_ready_4_0_fu_10019_p2          |     |        | head_group_compute_ready_4_0           | and    | auto     | 0       |
|   head_group_phase_4_0_fu_10025_p3                  |     |        | head_group_phase_4_0                   | select | auto_sel | 0       |
|   head_group_layer_stamp_6_fu_10037_p3              |     |        | head_group_layer_stamp_6               | select | auto_sel | 0       |
|   icmp_ln205_fu_10045_p2                            |     |        | icmp_ln205                             | seteq  | auto     | 0       |
|   icmp_ln206_fu_10051_p2                            |     |        | icmp_ln206                             | seteq  | auto     | 0       |
|   head_group_start_head_fu_10057_p2                 |     |        | head_group_start_head                  | and    | auto     | 0       |
|   icmp_ln205_1_fu_10345_p2                          |     |        | icmp_ln205_1                           | seteq  | auto     | 0       |
|   icmp_ln206_1_fu_10350_p2                          |     |        | icmp_ln206_1                           | seteq  | auto     | 0       |
|   head_group_start_head_4_fu_10355_p2               |     |        | head_group_start_head_4                | and    | auto     | 0       |
|   group_finished_2_fu_10366_p2                      |     |        | group_finished_2                       | and    | auto     | 0       |
|   xor_ln434_fu_10575_p2                             |     |        | xor_ln434                              | xor    | auto     | 0       |
|   add_ln442_fu_10582_p2                             |     |        | add_ln442                              | add    | fabric   | 0       |
|   icmp_ln444_fu_10588_p2                            |     |        | icmp_ln444                             | setgt  | auto     | 0       |
|   and_ln339_fu_10185_p2                             |     |        | and_ln339                              | and    | auto     | 0       |
|   xor_ln641_fu_10201_p2                             |     |        | xor_ln641                              | xor    | auto     | 0       |
|   or_ln641_fu_10207_p2                              |     |        | or_ln641                               | or     | auto     | 0       |
|   and_ln644_fu_10219_p2                             |     |        | and_ln644                              | and    | auto     | 0       |
|   wl_head                                           |     |        | select_ln223                           | select | auto_sel | 0       |
|  + run_single_head                                  | 0   |        |                                        |        |          |         |
|    icmp_ln50_fu_1596_p2                             |     |        | icmp_ln50                              | seteq  | auto     | 0       |
|    and_ln50_fu_1602_p2                              |     |        | and_ln50                               | and    | auto     | 0       |
|    and_ln50_1_fu_1635_p2                            |     |        | and_ln50_1                             | and    | auto     | 0       |
|    and_ln50_2_fu_1666_p2                            |     |        | and_ln50_2                             | and    | auto     | 0       |
|    and_ln50_3_fu_1697_p2                            |     |        | and_ln50_3                             | and    | auto     | 0       |
|    and_ln50_4_fu_1728_p2                            |     |        | and_ln50_4                             | and    | auto     | 0       |
|    and_ln50_5_fu_1759_p2                            |     |        | and_ln50_5                             | and    | auto     | 0       |
|    and_ln50_6_fu_1790_p2                            |     |        | and_ln50_6                             | and    | auto     | 0       |
|    and_ln50_7_fu_1821_p2                            |     |        | and_ln50_7                             | and    | auto     | 0       |
|    and_ln50_8_fu_1852_p2                            |     |        | and_ln50_8                             | and    | auto     | 0       |
|    and_ln50_9_fu_1858_p2                            |     |        | and_ln50_9                             | and    | auto     | 0       |
|    and_ln50_10_fu_1864_p2                           |     |        | and_ln50_10                            | and    | auto     | 0       |
|    and_ln50_11_fu_1870_p2                           |     |        | and_ln50_11                            | and    | auto     | 0       |
|    and_ln50_12_fu_1876_p2                           |     |        | and_ln50_12                            | and    | auto     | 0       |
|    and_ln50_13_fu_1882_p2                           |     |        | and_ln50_13                            | and    | auto     | 0       |
|    and_ln50_14_fu_1888_p2                           |     |        | and_ln50_14                            | and    | auto     | 0       |
|    select_ln50_fu_1894_p3                           |     |        | select_ln50                            | select | auto_sel | 0       |
|    and_ln50_15_fu_1902_p2                           |     |        | and_ln50_15                            | and    | auto     | 0       |
|    select_ln50_1_fu_1928_p3                         |     |        | select_ln50_1                          | select | auto_sel | 0       |
|    or_ln56_fu_1936_p2                               |     |        | or_ln56                                | and    | auto     | 0       |
|    ctx_q_compute_done_2_fu_1942_p2                  |     |        | ctx_q_compute_done_2                   | or     | auto     | 0       |
|    or_ln57_fu_1974_p2                               |     |        | or_ln57                                | and    | auto     | 0       |
|    ctx_k_compute_done_2_fu_1980_p2                  |     |        | ctx_k_compute_done_2                   | or     | auto     | 0       |
|    or_ln58_fu_2012_p2                               |     |        | or_ln58                                | and    | auto     | 0       |
|    ctx_v_compute_done_2_fu_2018_p2                  |     |        | ctx_v_compute_done_2                   | or     | auto     | 0       |
|    or_ln59_fu_2050_p2                               |     |        | or_ln59                                | and    | auto     | 0       |
|    ctx_att_scores_compute_done_2_fu_2056_p2         |     |        | ctx_att_scores_compute_done_2          | or     | auto     | 0       |
|    or_ln60_fu_2088_p2                               |     |        | or_ln60                                | and    | auto     | 0       |
|    ctx_val_scale_compute_done_2_fu_2094_p2          |     |        | ctx_val_scale_compute_done_2           | or     | auto     | 0       |
|    or_ln61_fu_2126_p2                               |     |        | or_ln61                                | and    | auto     | 0       |
|    ctx_softmax_compute_done_2_fu_2132_p2            |     |        | ctx_softmax_compute_done_2             | or     | auto     | 0       |
|    or_ln62_fu_2164_p2                               |     |        | or_ln62                                | and    | auto     | 0       |
|    ctx_att_value_compute_done_2_fu_2170_p2          |     |        | ctx_att_value_compute_done_2           | or     | auto     | 0       |
|    xor_ln168_fu_2252_p2                             |     |        | xor_ln168                              | xor    | auto     | 0       |
|    or_ln168_fu_2258_p2                              |     |        | or_ln168                               | or     | auto     | 0       |
|    select_ln172_fu_2264_p3                          |     |        | select_ln172                           | select | auto_sel | 0       |
|    xor_ln158_fu_2273_p2                             |     |        | xor_ln158                              | xor    | auto     | 0       |
|    or_ln158_fu_2279_p2                              |     |        | or_ln158                               | or     | auto     | 0       |
|    select_ln162_fu_2285_p3                          |     |        | select_ln162                           | select | auto_sel | 0       |
|    xor_ln148_fu_2294_p2                             |     |        | xor_ln148                              | xor    | auto     | 0       |
|    or_ln148_fu_2300_p2                              |     |        | or_ln148                               | or     | auto     | 0       |
|    select_ln152_fu_2306_p3                          |     |        | select_ln152                           | select | auto_sel | 0       |
|    xor_ln138_fu_2315_p2                             |     |        | xor_ln138                              | xor    | auto     | 0       |
|    or_ln138_fu_2321_p2                              |     |        | or_ln138                               | or     | auto     | 0       |
|    select_ln142_fu_2327_p3                          |     |        | select_ln142                           | select | auto_sel | 0       |
|    xor_ln118_fu_2336_p2                             |     |        | xor_ln118                              | xor    | auto     | 0       |
|    or_ln118_fu_2342_p2                              |     |        | or_ln118                               | or     | auto     | 0       |
|    select_ln123_fu_2348_p3                          |     |        | select_ln123                           | select | auto_sel | 0       |
|    xor_ln102_fu_2357_p2                             |     |        | xor_ln102                              | xor    | auto     | 0       |
|    or_ln102_fu_2363_p2                              |     |        | or_ln102                               | or     | auto     | 0       |
|    select_ln107_fu_2369_p3                          |     |        | select_ln107                           | select | auto_sel | 0       |
|    xor_ln91_fu_2378_p2                              |     |        | xor_ln91                               | xor    | auto     | 0       |
|    or_ln91_fu_2384_p2                               |     |        | or_ln91                                | or     | auto     | 0       |
|    select_ln96_fu_2390_p3                           |     |        | select_ln96                            | select | auto_sel | 0       |
|    xor_ln68_fu_2399_p2                              |     |        | xor_ln68                               | xor    | auto     | 0       |
|    and_ln68_fu_2405_p2                              |     |        | and_ln68                               | and    | auto     | 0       |
|    and_ln68_1_fu_2412_p2                            |     |        | and_ln68_1                             | and    | auto     | 0       |
|    and_ln68_2_fu_2419_p2                            |     |        | and_ln68_2                             | and    | auto     | 0       |
|    and_ln68_3_fu_2426_p2                            |     |        | and_ln68_3                             | and    | auto     | 0       |
|    and_ln68_4_fu_2433_p2                            |     |        | and_ln68_4                             | and    | auto     | 0       |
|    and_ln68_5_fu_2440_p2                            |     |        | and_ln68_5                             | and    | auto     | 0       |
|    and_ln68_6_fu_2447_p2                            |     |        | and_ln68_6                             | and    | auto     | 0       |
|    and_ln68_7_fu_2454_p2                            |     |        | and_ln68_7                             | and    | auto     | 0       |
|    and_ln68_8_fu_2461_p2                            |     |        | and_ln68_8                             | and    | auto     | 0       |
|    and_ln68_9_fu_2468_p2                            |     |        | and_ln68_9                             | and    | auto     | 0       |
|    and_ln68_10_fu_2475_p2                           |     |        | and_ln68_10                            | and    | auto     | 0       |
|    and_ln68_11_fu_2482_p2                           |     |        | and_ln68_11                            | and    | auto     | 0       |
|    and_ln68_12_fu_2489_p2                           |     |        | and_ln68_12                            | and    | auto     | 0       |
|    and_ln68_13_fu_2496_p2                           |     |        | and_ln68_13                            | and    | auto     | 0       |
|    and_ln68_14_fu_2503_p2                           |     |        | and_ln68_14                            | and    | auto     | 0       |
|    and_ln68_15_fu_2510_p2                           |     |        | and_ln68_15                            | and    | auto     | 0       |
|    and_ln186_fu_2530_p2                             |     |        | and_ln186                              | and    | auto     | 0       |
+-----------------------------------------------------+-----+--------+----------------------------------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Type            | Options                                  | Location                                                                                                                |
+-----------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| INLINE          | off                                      | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45 in run_single_head                       |
| ARRAY_PARTITION | variable=head_ctx_ref complete dim=1     | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:197 in drive_group_head_phase, head_ctx_ref |
| UNROLL          |                                          | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:202 in drive_group_head_phase               |
| ARRAY_PARTITION | variable = head_ctx_ref complete dim = 1 | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:78 in scheduler_hls                                     |
| RESET           | variable = st                            | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:82 in scheduler_hls                                     |
| RESET           | variable = layer_idx                     | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:84 in scheduler_hls                                     |
| RESET           | variable = attn_started                  | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:88 in scheduler_hls                                     |
| RESET           | variable = attn_done                     | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:90 in scheduler_hls                                     |
| RESET           | variable = attn_compute_done             | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:92 in scheduler_hls                                     |
| RESET           | variable = concat_compute_done           | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:94 in scheduler_hls                                     |
| RESET           | variable = outproj_compute_done          | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:96 in scheduler_hls                                     |
| RESET           | variable = resid0_compute_done           | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:98 in scheduler_hls                                     |
| RESET           | variable = ln0_compute_done              | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:100 in scheduler_hls                                    |
| RESET           | variable = ffn_w1_compute_done           | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:102 in scheduler_hls                                    |
| RESET           | variable = ffn_act_compute_done          | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:104 in scheduler_hls                                    |
| RESET           | variable = ffn_w2_compute_done           | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:106 in scheduler_hls                                    |
| RESET           | variable = resid1_compute_done           | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:108 in scheduler_hls                                    |
| RESET           | variable = ln1_compute_done              | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:110 in scheduler_hls                                    |
| RESET           | variable = attn_group_done               | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:115 in scheduler_hls                                    |
| RESET           | variable = group_idx                     | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:117 in scheduler_hls                                    |
| RESET           | variable = start_head_group              | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:119 in scheduler_hls                                    |
| RESET           | variable = concat_started                | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:125 in scheduler_hls                                    |
| RESET           | variable = outproj_started               | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:127 in scheduler_hls                                    |
| RESET           | variable = resid0_started                | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:129 in scheduler_hls                                    |
| RESET           | variable = ln0_started                   | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:131 in scheduler_hls                                    |
| RESET           | variable = ffn_stage                     | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:134 in scheduler_hls                                    |
| RESET           | variable = ffn_started                   | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:136 in scheduler_hls                                    |
| RESET           | variable = resid1_started                | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:138 in scheduler_hls                                    |
| RESET           | variable = ln1_started                   | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:140 in scheduler_hls                                    |
| RESET           | variable = stream_started                | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:142 in scheduler_hls                                    |
| RESET           | variable = wo_tile                       | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:144 in scheduler_hls                                    |
| RESET           | variable = wo_dma_busy                   | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:146 in scheduler_hls                                    |
| RESET           | variable = wo_comp_busy                  | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:148 in scheduler_hls                                    |
| RESET           | variable = w1_tile                       | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:150 in scheduler_hls                                    |
| RESET           | variable = w1_dma_busy                   | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:152 in scheduler_hls                                    |
| RESET           | variable = w1_comp_busy                  | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:154 in scheduler_hls                                    |
| RESET           | variable = w2_tile                       | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:156 in scheduler_hls                                    |
| RESET           | variable = w2_dma_busy                   | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:158 in scheduler_hls                                    |
| RESET           | variable = w2_comp_busy                  | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:160 in scheduler_hls                                    |
| UNROLL          |                                          | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:176 in scheduler_hls                                    |
| UNROLL          |                                          | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:355 in scheduler_hls                                    |
| ARRAY_PARTITION | variable = head_group complete dim = 1   | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:405 in scheduler_hls                                    |
| UNROLL          |                                          | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:409 in scheduler_hls                                    |
| UNROLL          |                                          | ../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:425 in scheduler_hls                                    |
+-----------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


