// Seed: 2003975402
module module_0 (
    input  tri1 id_0,
    input  wire id_1,
    output wire id_2
);
  assign id_2 = id_1;
  parameter id_4 = 1;
  assign id_2 = id_1 == 1;
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wand id_3,
    output wire id_4,
    input tri0 id_5,
    input uwire id_6,
    output wand id_7,
    input uwire id_8
    , id_13,
    input supply1 id_9,
    output tri1 id_10,
    output wor id_11
);
  always @(posedge id_6) begin : LABEL_0
    if (1 && 1'b0) begin : LABEL_1
      {1} = 1 == -1 < -1'b0;
    end
  end
  module_0 modCall_1 (
      id_0,
      id_5,
      id_4
  );
endmodule
