Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date             : Thu Jan 12 13:01:15 2017
| Host             : cpu06 running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command          : report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
| Design           : Top
| Device           : xc7k160tfbg676-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.285 |
| Dynamic (W)              | 0.162 |
| Device Static (W)        | 0.123 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 99.5  |
| Junction Temperature (C) | 25.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.022 |        3 |       --- |             --- |
| Slice Logic    |     0.028 |    14464 |       --- |             --- |
|   LUT as Logic |     0.026 |     9464 |    101400 |            9.33 |
|   CARRY4       |     0.001 |      266 |     25350 |            1.05 |
|   F7/F8 Muxes  |    <0.001 |      578 |    101400 |            0.57 |
|   Register     |    <0.001 |     2799 |    202800 |            1.38 |
|   BUFG         |    <0.001 |        2 |        32 |            6.25 |
|   Others       |     0.000 |       27 |       --- |             --- |
| Signals        |     0.052 |    11004 |       --- |             --- |
| Block RAM      |     0.045 |      194 |       325 |           59.69 |
| DSPs           |     0.001 |        1 |       600 |            0.17 |
| I/O            |     0.014 |       41 |       400 |           10.25 |
| Static Power   |     0.123 |          |           |                 |
| Total          |     0.285 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.187 |       0.143 |      0.043 |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.009 |       0.004 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------+--------+-----------------+
| Clock      | Domain | Constraint (ns) |
+------------+--------+-----------------+
| clk_100mhz | clk    |            10.0 |
+------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| Top                                          |     0.162 |
|   U0                                         |    <0.001 |
|   blk_mem_gen_0_ins                          |     0.004 |
|     U0                                       |     0.004 |
|       inst_blk_mem_gen                       |     0.004 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.004 |
|           valid.cstr                         |     0.004 |
|             has_mux_a.A                      |     0.002 |
|             ramloop[0].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[1].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|   bze                                        |     0.002 |
|     m0                                       |    <0.001 |
|     m1                                       |     0.001 |
|   kbd                                        |    <0.001 |
|     mm                                       |    <0.001 |
|       XLXI_1                                 |    <0.001 |
|       XLXI_2                                 |    <0.001 |
|       XLXI_3                                 |    <0.001 |
|         XLXI_1                               |     0.000 |
|         XLXI_3                               |    <0.001 |
|         XLXI_4                               |    <0.001 |
|   vga_display_ins                            |    <0.001 |
|   vga_sync_ins                               |     0.018 |
+----------------------------------------------+-----------+


