<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: coreduo.hh Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="../../dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="../../dir_99470ca5a260450ccff98c118f8595ec.html">intel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">coreduo.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#pragma once</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#include &lt;intel_priv.hh&gt;</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="keyword">namespace </span>optkit::intel::coreduo{</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;    <span class="keyword">enum</span> coreduo : uint64_t {</div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        UNHALTED_CORE_CYCLES = 0x3c, <span class="comment">// Unhalted core cycles</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        UNHALTED_REFERENCE_CYCLES = 0x13c, <span class="comment">// Unhalted reference cycles. Measures bus cycles</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        INSTRUCTION_RETIRED = 0xc0, <span class="comment">// Instructions retired</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        INSTRUCTIONS_RETIRED = 0xc0, <span class="comment">// This is an alias for INSTRUCTION_RETIRED</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        LLC_REFERENCES = 0x4f2e, <span class="comment">// Last level of cache references</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        LAST_LEVEL_CACHE_REFERENCES = 0x4f2e, <span class="comment">// This is an alias for LLC_REFERENCES</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        LLC_MISSES = 0x412e, <span class="comment">// Last level of cache misses</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        LAST_LEVEL_CACHE_MISSES = 0x412e, <span class="comment">// This is an alias for LLC_MISSES</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        BRANCH_INSTRUCTIONS_RETIRED = 0xc4, <span class="comment">// Branch instructions retired</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        MISPREDICTED_BRANCH_RETIRED = 0xc5, <span class="comment">// Mispredicted branch instruction retired</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        LD_BLOCKS = 0x3, <span class="comment">// Load operations delayed due to store buffer blocks. The preceding store may be blocked due to unknown address</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        SD_DRAINS = 0x4, <span class="comment">// Cycles while draining store buffers</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        MISALIGN_MEM_REF = 0x5, <span class="comment">// Misaligned data memory references (MOB splits of loads and stores).</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        SEG_REG_LOADS = 0x6, <span class="comment">// Segment register loads</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        SSE_PREFETCH = 0x7, <span class="comment">// Streaming SIMD Extensions (SSE) Prefetch instructions executed</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        SSE_PREFETCH__MASK__COREDUO_SSE_PREFETCH__NTA = 0x0, <span class="comment">// Streaming SIMD Extensions (SSE) Prefetch NTA instructions executed</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        SSE_PREFETCH__MASK__COREDUO_SSE_PREFETCH__T1 = 0x100, <span class="comment">// SSE software prefetch instruction PREFE0xTCT1 retired</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        SSE_PREFETCH__MASK__COREDUO_SSE_PREFETCH__T2 = 0x200, <span class="comment">// SSE software prefetch instruction PREFE0xTCT2 retired</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        SSE_NTSTORES_RET = 0x307, <span class="comment">// SSE streaming store instruction retired</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        FP_COMPS_OP_EXE = 0x10, <span class="comment">// FP computational Instruction executed. FADD</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        FP_ASSIST = 0x11, <span class="comment">// FP exceptions experienced microcode assists</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        MUL = 0x12, <span class="comment">// Multiply operations (a speculative count</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        DIV = 0x13, <span class="comment">// Divide operations (a speculative count</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        CYCLES_DIV_BUSY = 0x14, <span class="comment">// Cycles the divider is busy</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        L2_ADS = 0x21, <span class="comment">// L2 Address strobes</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        L2_ADS__MASK__COREDUO_L2_ADS__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        L2_ADS__MASK__COREDUO_L2_ADS__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        DBUS_BUSY = 0x22, <span class="comment">// Core cycle during which data bus was busy (increments by 4)</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        DBUS_BUSY__MASK__COREDUO_L2_ADS__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        DBUS_BUSY__MASK__COREDUO_L2_ADS__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        DBUS_BUSY_RD = 0x23, <span class="comment">// Cycles data bus is busy transferring data to a core (increments by 4)</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        DBUS_BUSY_RD__MASK__COREDUO_L2_ADS__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        DBUS_BUSY_RD__MASK__COREDUO_L2_ADS__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        L2_LINES_IN = 0x24, <span class="comment">// L2 cache lines allocated</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        L2_LINES_IN__MASK__COREDUO_L2_LINES_IN__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        L2_LINES_IN__MASK__COREDUO_L2_LINES_IN__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        L2_LINES_IN__MASK__COREDUO_L2_LINES_IN__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        L2_LINES_IN__MASK__COREDUO_L2_LINES_IN__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        L2_M_LINES_IN = 0x25, <span class="comment">// L2 Modified-state cache lines allocated</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        L2_M_LINES_IN__MASK__COREDUO_L2_ADS__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        L2_M_LINES_IN__MASK__COREDUO_L2_ADS__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        L2_LINES_OUT = 0x26, <span class="comment">// L2 cache lines evicted</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        L2_LINES_OUT__MASK__COREDUO_L2_LINES_IN__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        L2_LINES_OUT__MASK__COREDUO_L2_LINES_IN__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        L2_LINES_OUT__MASK__COREDUO_L2_LINES_IN__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        L2_LINES_OUT__MASK__COREDUO_L2_LINES_IN__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        L2_M_LINES_OUT = 0x27, <span class="comment">// L2 Modified-state cache lines evicted</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        L2_M_LINES_OUT__MASK__COREDUO_L2_LINES_IN__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        L2_M_LINES_OUT__MASK__COREDUO_L2_LINES_IN__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        L2_M_LINES_OUT__MASK__COREDUO_L2_LINES_IN__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        L2_M_LINES_OUT__MASK__COREDUO_L2_LINES_IN__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        L2_IFETCH = 0x28, <span class="comment">// L2 instruction fetches from instruction fetch unit (includes speculative fetches)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        L2_IFETCH__MASK__COREDUO_L2_IFETCH__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        L2_IFETCH__MASK__COREDUO_L2_IFETCH__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        L2_IFETCH__MASK__COREDUO_L2_IFETCH__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        L2_IFETCH__MASK__COREDUO_L2_IFETCH__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        L2_IFETCH__MASK__COREDUO_L2_IFETCH__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        L2_IFETCH__MASK__COREDUO_L2_IFETCH__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        L2_IFETCH__MASK__COREDUO_L2_IFETCH__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        L2_LD = 0x29, <span class="comment">// L2 cache reads (includes speculation)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        L2_LD__MASK__COREDUO_L2_IFETCH__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        L2_LD__MASK__COREDUO_L2_IFETCH__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        L2_LD__MASK__COREDUO_L2_IFETCH__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        L2_LD__MASK__COREDUO_L2_IFETCH__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        L2_LD__MASK__COREDUO_L2_IFETCH__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        L2_LD__MASK__COREDUO_L2_IFETCH__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        L2_LD__MASK__COREDUO_L2_IFETCH__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        L2_ST = 0x2a, <span class="comment">// L2 cache writes (includes speculation)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        L2_ST__MASK__COREDUO_L2_IFETCH__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        L2_ST__MASK__COREDUO_L2_IFETCH__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        L2_ST__MASK__COREDUO_L2_IFETCH__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        L2_ST__MASK__COREDUO_L2_IFETCH__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        L2_ST__MASK__COREDUO_L2_IFETCH__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        L2_ST__MASK__COREDUO_L2_IFETCH__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        L2_ST__MASK__COREDUO_L2_IFETCH__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        L2_RQSTS = 0x2e, <span class="comment">// L2 cache reference requests</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        L2_RQSTS__MASK__COREDUO_L2_RQSTS__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        L2_RQSTS__MASK__COREDUO_L2_RQSTS__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        L2_RQSTS__MASK__COREDUO_L2_RQSTS__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        L2_RQSTS__MASK__COREDUO_L2_RQSTS__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        L2_RQSTS__MASK__COREDUO_L2_RQSTS__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        L2_RQSTS__MASK__COREDUO_L2_RQSTS__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        L2_RQSTS__MASK__COREDUO_L2_RQSTS__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        L2_RQSTS__MASK__COREDUO_L2_RQSTS__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        L2_RQSTS__MASK__COREDUO_L2_RQSTS__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        L2_REJECT_CYCLES = 0x30, <span class="comment">// Cycles L2 is busy and rejecting new requests.</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        L2_REJECT_CYCLES__MASK__COREDUO_L2_RQSTS__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        L2_REJECT_CYCLES__MASK__COREDUO_L2_RQSTS__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        L2_REJECT_CYCLES__MASK__COREDUO_L2_RQSTS__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        L2_REJECT_CYCLES__MASK__COREDUO_L2_RQSTS__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        L2_REJECT_CYCLES__MASK__COREDUO_L2_RQSTS__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        L2_REJECT_CYCLES__MASK__COREDUO_L2_RQSTS__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        L2_REJECT_CYCLES__MASK__COREDUO_L2_RQSTS__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        L2_REJECT_CYCLES__MASK__COREDUO_L2_RQSTS__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        L2_REJECT_CYCLES__MASK__COREDUO_L2_RQSTS__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        L2_NO_REQUEST_CYCLES = 0x32, <span class="comment">// Cycles there is no request to access L2.</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        L2_NO_REQUEST_CYCLES__MASK__COREDUO_L2_RQSTS__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        L2_NO_REQUEST_CYCLES__MASK__COREDUO_L2_RQSTS__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        L2_NO_REQUEST_CYCLES__MASK__COREDUO_L2_RQSTS__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        L2_NO_REQUEST_CYCLES__MASK__COREDUO_L2_RQSTS__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        L2_NO_REQUEST_CYCLES__MASK__COREDUO_L2_RQSTS__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        L2_NO_REQUEST_CYCLES__MASK__COREDUO_L2_RQSTS__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        L2_NO_REQUEST_CYCLES__MASK__COREDUO_L2_RQSTS__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        L2_NO_REQUEST_CYCLES__MASK__COREDUO_L2_RQSTS__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        L2_NO_REQUEST_CYCLES__MASK__COREDUO_L2_RQSTS__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        EST_TRANS = 0x3a, <span class="comment">// Intel Enhanced SpeedStep(R) Technology transitions</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        EST_TRANS__MASK__COREDUO_EST_TRANS__ANY = 0x0, <span class="comment">// Any Intel Enhanced SpeedStep(R) Technology transitions</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        EST_TRANS__MASK__COREDUO_EST_TRANS__FREQ = 0x1000, <span class="comment">// Intel Enhanced SpeedStep Technology frequency transitions</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        THERMAL_TRIP = 0x3b, <span class="comment">// Duration in a thermal trip based on the current core clock</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        THERMAL_TRIP__MASK__COREDUO_THERMAL_TRIP__CYCLES = 0xc000, <span class="comment">// Duration in a thermal trip based on the current core clock</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        THERMAL_TRIP__MASK__COREDUO_THERMAL_TRIP__TRIPS = 0xc000 | INTEL_X86_MOD_EDGE, <span class="comment">// Number of thermal trips</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        CPU_CLK_UNHALTED = 0x3c, <span class="comment">// Core cycles when core is not halted</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        CPU_CLK_UNHALTED__MASK__COREDUO_CPU_CLK_UNHALTED__CORE_P = 0x0, <span class="comment">// Unhalted core cycles</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        CPU_CLK_UNHALTED__MASK__COREDUO_CPU_CLK_UNHALTED__NONHLT_REF_CYCLES = 0x100, <span class="comment">// Non-halted bus cycles</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        CPU_CLK_UNHALTED__MASK__COREDUO_CPU_CLK_UNHALTED__SERIAL_EXECUTION_CYCLES = 0x200, <span class="comment">// Non-halted bus cycles of this core executing code while the other core is halted</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        DCACHE_CACHE_LD = 0x40, <span class="comment">// L1 cacheable data read operations</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        DCACHE_CACHE_LD__MASK__COREDUO_DCACHE_CACHE_LD__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        DCACHE_CACHE_LD__MASK__COREDUO_DCACHE_CACHE_LD__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        DCACHE_CACHE_LD__MASK__COREDUO_DCACHE_CACHE_LD__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        DCACHE_CACHE_LD__MASK__COREDUO_DCACHE_CACHE_LD__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        DCACHE_CACHE_LD__MASK__COREDUO_DCACHE_CACHE_LD__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        DCACHE_CACHE_ST = 0x41, <span class="comment">// L1 cacheable data write operations</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        DCACHE_CACHE_ST__MASK__COREDUO_DCACHE_CACHE_LD__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        DCACHE_CACHE_ST__MASK__COREDUO_DCACHE_CACHE_LD__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        DCACHE_CACHE_ST__MASK__COREDUO_DCACHE_CACHE_LD__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        DCACHE_CACHE_ST__MASK__COREDUO_DCACHE_CACHE_LD__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        DCACHE_CACHE_ST__MASK__COREDUO_DCACHE_CACHE_LD__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        DCACHE_CACHE_LOCK = 0x42, <span class="comment">// L1 cacheable lock read operations to invalid state</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        DCACHE_CACHE_LOCK__MASK__COREDUO_DCACHE_CACHE_LD__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        DCACHE_CACHE_LOCK__MASK__COREDUO_DCACHE_CACHE_LD__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        DCACHE_CACHE_LOCK__MASK__COREDUO_DCACHE_CACHE_LD__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        DCACHE_CACHE_LOCK__MASK__COREDUO_DCACHE_CACHE_LD__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        DCACHE_CACHE_LOCK__MASK__COREDUO_DCACHE_CACHE_LD__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        DATA_MEM_REF = 0x143, <span class="comment">// L1 data read and writes of cacheable and non-cacheable types</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        DATA_MEM_CACHE_REF = 0x244, <span class="comment">// L1 data cacheable read and write operations.</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        DCACHE_REPL = 0xf45, <span class="comment">// L1 data cache line replacements</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        DCACHE_M_REPL = 0x46, <span class="comment">// L1 data M-state cache line  allocated</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        DCACHE_M_EVICT = 0x47, <span class="comment">// L1 data M-state cache line evicted</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        DCACHE_PEND_MISS = 0x48, <span class="comment">// Weighted cycles of L1 miss outstanding</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        DTLB_MISS = 0x49, <span class="comment">// Data references that missed TLB</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        SSE_PRE_MISS = 0x4b, <span class="comment">// Streaming SIMD Extensions (SSE) instructions missing all cache levels</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        SSE_PRE_MISS__MASK__COREDUO_SSE_PRE_MISS__NTA_MISS = 0x0, <span class="comment">// PREFETCHNTA missed all caches</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        SSE_PRE_MISS__MASK__COREDUO_SSE_PRE_MISS__T1_MISS = 0x100, <span class="comment">// PREFETCHT1 missed all caches</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        SSE_PRE_MISS__MASK__COREDUO_SSE_PRE_MISS__T2_MISS = 0x200, <span class="comment">// PREFETCHT2 missed all caches</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        SSE_PRE_MISS__MASK__COREDUO_SSE_PRE_MISS__STORES_MISS = 0x300, <span class="comment">// SSE streaming store instruction missed all caches</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        L1_PREF_REQ = 0x4f, <span class="comment">// L1 prefetch requests due to DCU cache misses</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        BUS_REQ_OUTSTANDING = 0x60, <span class="comment">// Weighted cycles of cacheable bus data read requests. This event counts full-line read request from DCU or HW prefetcher</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        BUS_REQ_OUTSTANDING__MASK__COREDUO_L2_LINES_IN__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        BUS_REQ_OUTSTANDING__MASK__COREDUO_L2_LINES_IN__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        BUS_REQ_OUTSTANDING__MASK__COREDUO_L2_LINES_IN__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        BUS_REQ_OUTSTANDING__MASK__COREDUO_L2_LINES_IN__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        BUS_BNR_CLOCKS = 0x61, <span class="comment">// External bus cycles while BNR asserted</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        BUS_DRDY_CLOCKS = 0x62, <span class="comment">// External bus cycles while DRDY asserted</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        BUS_DRDY_CLOCKS__MASK__COREDUO_BUS_DRDY_CLOCKS__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        BUS_DRDY_CLOCKS__MASK__COREDUO_BUS_DRDY_CLOCKS__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        BUS_LOCKS_CLOCKS = 0x63, <span class="comment">// External bus cycles while bus lock signal asserted</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        BUS_LOCKS_CLOCKS__MASK__COREDUO_L2_ADS__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        BUS_LOCKS_CLOCKS__MASK__COREDUO_L2_ADS__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        BUS_DATA_RCV = 0x4064, <span class="comment">// External bus cycles while bus lock signal asserted</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        BUS_TRANS_BRD = 0x65, <span class="comment">// Burst read bus transactions (data or code)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        BUS_TRANS_BRD__MASK__COREDUO_L2_ADS__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        BUS_TRANS_BRD__MASK__COREDUO_L2_ADS__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        BUS_TRANS_RFO = 0x66, <span class="comment">// Completed read for ownership</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        BUS_TRANS_RFO__MASK__COREDUO_L2_LINES_IN__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        BUS_TRANS_RFO__MASK__COREDUO_L2_LINES_IN__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        BUS_TRANS_RFO__MASK__COREDUO_L2_LINES_IN__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        BUS_TRANS_RFO__MASK__COREDUO_L2_LINES_IN__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        BUS_TRANS_IFETCH = 0x68, <span class="comment">// Completed instruction fetch transactions</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        BUS_TRANS_IFETCH__MASK__COREDUO_L2_LINES_IN__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        BUS_TRANS_IFETCH__MASK__COREDUO_L2_LINES_IN__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        BUS_TRANS_IFETCH__MASK__COREDUO_L2_LINES_IN__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        BUS_TRANS_IFETCH__MASK__COREDUO_L2_LINES_IN__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        BUS_TRANS_INVAL = 0x69, <span class="comment">// Completed invalidate transactions</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        BUS_TRANS_INVAL__MASK__COREDUO_L2_LINES_IN__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        BUS_TRANS_INVAL__MASK__COREDUO_L2_LINES_IN__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        BUS_TRANS_INVAL__MASK__COREDUO_L2_LINES_IN__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        BUS_TRANS_INVAL__MASK__COREDUO_L2_LINES_IN__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        BUS_TRANS_PWR = 0x6a, <span class="comment">// Completed partial write transactions</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        BUS_TRANS_PWR__MASK__COREDUO_L2_LINES_IN__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        BUS_TRANS_PWR__MASK__COREDUO_L2_LINES_IN__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        BUS_TRANS_PWR__MASK__COREDUO_L2_LINES_IN__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        BUS_TRANS_PWR__MASK__COREDUO_L2_LINES_IN__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        BUS_TRANS_P = 0x6b, <span class="comment">// Completed partial transactions (include partial read + partial write + line write)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        BUS_TRANS_P__MASK__COREDUO_L2_LINES_IN__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        BUS_TRANS_P__MASK__COREDUO_L2_LINES_IN__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        BUS_TRANS_P__MASK__COREDUO_L2_LINES_IN__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        BUS_TRANS_P__MASK__COREDUO_L2_LINES_IN__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        BUS_TRANS_IO = 0x6c, <span class="comment">// Completed I/O transactions (read and write)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        BUS_TRANS_IO__MASK__COREDUO_L2_LINES_IN__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        BUS_TRANS_IO__MASK__COREDUO_L2_LINES_IN__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        BUS_TRANS_IO__MASK__COREDUO_L2_LINES_IN__ANY = 0x3000, <span class="comment">// All inclusive</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        BUS_TRANS_IO__MASK__COREDUO_L2_LINES_IN__PREFETCH = 0x1000, <span class="comment">// Hardware prefetch only</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        BUS_TRANS_DEF = 0x206d, <span class="comment">// Completed defer transactions</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        BUS_TRANS_DEF__MASK__COREDUO_L2_ADS__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        BUS_TRANS_DEF__MASK__COREDUO_L2_ADS__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        BUS_TRANS_WB = 0xc067, <span class="comment">// Completed writeback transactions from DCU (does not include L2 writebacks)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        BUS_TRANS_WB__MASK__COREDUO_BUS_DRDY_CLOCKS__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        BUS_TRANS_WB__MASK__COREDUO_BUS_DRDY_CLOCKS__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        BUS_TRANS_BURST = 0xc06e, <span class="comment">// Completed burst transactions (full line transactions include reads</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        BUS_TRANS_BURST__MASK__COREDUO_BUS_DRDY_CLOCKS__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        BUS_TRANS_BURST__MASK__COREDUO_BUS_DRDY_CLOCKS__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        BUS_TRANS_MEM = 0xc06f, <span class="comment">// Completed memory transactions. This includes Bus_Trans_Burst + Bus_Trans_P + Bus_Trans_Inval.</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        BUS_TRANS_MEM__MASK__COREDUO_BUS_DRDY_CLOCKS__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        BUS_TRANS_MEM__MASK__COREDUO_BUS_DRDY_CLOCKS__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        BUS_TRANS_ANY = 0xc070, <span class="comment">// Any completed bus transactions</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        BUS_TRANS_ANY__MASK__COREDUO_BUS_DRDY_CLOCKS__THIS_AGENT = 0x0, <span class="comment">// This agent</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        BUS_TRANS_ANY__MASK__COREDUO_BUS_DRDY_CLOCKS__ALL_AGENTS = 0x2000, <span class="comment">// Any agent on the bus</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        BUS_SNOOPS = 0x77, <span class="comment">// External bus cycles while bus lock signal asserted</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        BUS_SNOOPS__MASK__COREDUO_L2_IFETCH__MESI = 0xf00, <span class="comment">// Any cacheline access</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        BUS_SNOOPS__MASK__COREDUO_L2_IFETCH__I_STATE = 0x100, <span class="comment">// Invalid cacheline</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        BUS_SNOOPS__MASK__COREDUO_L2_IFETCH__S_STATE = 0x200, <span class="comment">// Shared cacheline</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        BUS_SNOOPS__MASK__COREDUO_L2_IFETCH__E_STATE = 0x400, <span class="comment">// Exclusive cacheline</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        BUS_SNOOPS__MASK__COREDUO_L2_IFETCH__M_STATE = 0x800, <span class="comment">// Modified cacheline</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        BUS_SNOOPS__MASK__COREDUO_L2_IFETCH__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        BUS_SNOOPS__MASK__COREDUO_L2_IFETCH__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        DCU_SNOOP_TO_SHARE = 0x178, <span class="comment">// DCU snoops to share-state L1 cache line due to L1 misses</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        DCU_SNOOP_TO_SHARE__MASK__COREDUO_L2_ADS__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        DCU_SNOOP_TO_SHARE__MASK__COREDUO_L2_ADS__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        BUS_NOT_IN_USE = 0x7d, <span class="comment">// Number of cycles there is no transaction from the core</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        BUS_NOT_IN_USE__MASK__COREDUO_L2_ADS__SELF = 0x4000, <span class="comment">// This core</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        BUS_NOT_IN_USE__MASK__COREDUO_L2_ADS__BOTH_CORES = 0xc000, <span class="comment">// Both cores</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        BUS_SNOOP_STALL = 0x7e, <span class="comment">// Number of bus cycles while bus snoop is stalled</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        ICACHE_READS = 0x80, <span class="comment">// Number of instruction fetches from ICache</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        ICACHE_MISSES = 0x81, <span class="comment">// Number of instruction fetch misses from ICache</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        ITLB_MISSES = 0x85, <span class="comment">// Number of iITLB misses</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        IFU_MEM_STALL = 0x86, <span class="comment">// Cycles IFU is stalled while waiting for data from memory</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        ILD_STALL = 0x87, <span class="comment">// Number of instruction length decoder stalls (Counts number of LCP stalls)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        BR_INST_EXEC = 0x88, <span class="comment">// Branch instruction executed (includes speculation).</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        BR_MISSP_EXEC = 0x89, <span class="comment">// Branch instructions executed and mispredicted at execution  (includes branches that do not have prediction or mispredicted)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        BR_BAC_MISSP_EXEC = 0x8a, <span class="comment">// Branch instructions executed that were mispredicted at front end</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        BR_CND_EXEC = 0x8b, <span class="comment">// Conditional branch instructions executed</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        BR_CND_MISSP_EXEC = 0x8c, <span class="comment">// Conditional branch instructions executed that were mispredicted</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        BR_IND_EXEC = 0x8d, <span class="comment">// Indirect branch instructions executed</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        BR_IND_MISSP_EXEC = 0x8e, <span class="comment">// Indirect branch instructions executed that were mispredicted</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        BR_RET_EXEC = 0x8f, <span class="comment">// Return branch instructions executed</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        BR_RET_MISSP_EXEC = 0x90, <span class="comment">// Return branch instructions executed that were mispredicted</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        BR_RET_BAC_MISSP_EXEC = 0x91, <span class="comment">// Return branch instructions executed that were mispredicted at the front end</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        BR_CALL_EXEC = 0x92, <span class="comment">// Return call instructions executed</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        BR_CALL_MISSP_EXEC = 0x93, <span class="comment">// Return call instructions executed that were mispredicted</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        BR_IND_CALL_EXEC = 0x94, <span class="comment">// Indirect call branch instructions executed</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        RESOURCE_STALL = 0xa2, <span class="comment">// Cycles while there is a resource related stall (renaming</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        MMX_INSTR_EXEC = 0xb0, <span class="comment">// Number of MMX instructions executed (does not include MOVQ and MOVD stores)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        SIMD_INT_SAT_EXEC = 0xb1, <span class="comment">// Number of SIMD Integer saturating instructions executed</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        SIMD_INT_INSTRUCTIONS = 0xb3, <span class="comment">// Number of SIMD Integer instructions executed</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        SIMD_INT_INSTRUCTIONS__MASK__COREDUO_SIMD_INT_INSTRUCTIONS__MUL = 0x100, <span class="comment">// Number of SIMD Integer packed multiply instructions executed</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        SIMD_INT_INSTRUCTIONS__MASK__COREDUO_SIMD_INT_INSTRUCTIONS__SHIFT = 0x200, <span class="comment">// Number of SIMD Integer packed shift instructions executed</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        SIMD_INT_INSTRUCTIONS__MASK__COREDUO_SIMD_INT_INSTRUCTIONS__PACK = 0x400, <span class="comment">// Number of SIMD Integer pack operations instruction executed</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        SIMD_INT_INSTRUCTIONS__MASK__COREDUO_SIMD_INT_INSTRUCTIONS__UNPACK = 0x800, <span class="comment">// Number of SIMD Integer unpack instructions executed</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        SIMD_INT_INSTRUCTIONS__MASK__COREDUO_SIMD_INT_INSTRUCTIONS__LOGICAL = 0x1000, <span class="comment">// Number of SIMD Integer packed logical instructions executed</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        SIMD_INT_INSTRUCTIONS__MASK__COREDUO_SIMD_INT_INSTRUCTIONS__ARITHMETIC = 0x2000, <span class="comment">// Number of SIMD Integer packed arithmetic instructions executed</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        INSTR_RET = 0xc0, <span class="comment">// Number of instruction retired (Macro fused instruction count as 2)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        FP_COMP_INSTR_RET = 0xc1, <span class="comment">// Number of FP compute instructions retired (X87 instruction or instruction that contain X87 operations)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        UOPS_RET = 0xc2, <span class="comment">// Number of micro-ops retired (include fused uops)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        SMC_DETECTED = 0xc3, <span class="comment">// Number of times self-modifying code condition detected</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        BR_INSTR_RET = 0xc4, <span class="comment">// Number of branch instructions retired</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        BR_MISPRED_RET = 0xc5, <span class="comment">// Number of mispredicted branch instructions retired</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        CYCLES_INT_MASKED = 0xc6, <span class="comment">// Cycles while interrupt is disabled</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        CYCLES_INT_PEDNING_MASKED = 0xc7, <span class="comment">// Cycles while interrupt is disabled and interrupts are pending</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        HW_INT_RX = 0xc8, <span class="comment">// Number of hardware interrupts received</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        BR_TAKEN_RET = 0xc9, <span class="comment">// Number of taken branch instruction retired</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        BR_MISPRED_TAKEN_RET = 0xca, <span class="comment">// Number of taken and mispredicted branch instructions retired</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        MMX_FP_TRANS = 0xcc, <span class="comment">// Transitions from MMX (TM) Instructions to Floating Point Instructions</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        MMX_FP_TRANS__MASK__COREDUO_MMX_FP_TRANS__TO_FP = 0x0, <span class="comment">// Number of transitions from MMX to X87</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        MMX_FP_TRANS__MASK__COREDUO_MMX_FP_TRANS__TO_MMX = 0x100, <span class="comment">// Number of transitions from X87 to MMX</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        MMX_ASSIST = 0xcd, <span class="comment">// Number of EMMS executed</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        MMX_INSTR_RET = 0xce, <span class="comment">// Number of MMX instruction retired</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        INSTR_DECODED = 0xd0, <span class="comment">// Number of instruction decoded</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        ESP_UOPS = 0xd7, <span class="comment">// Number of ESP folding instruction decoded</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        SSE_INSTRUCTIONS_RETIRED = 0xd8, <span class="comment">// Number of SSE/SSE2 instructions retired (packed and scalar)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        SSE_INSTRUCTIONS_RETIRED__MASK__COREDUO_SSE_INSTRUCTIONS_RETIRED__SINGLE = 0x0, <span class="comment">// Number of SSE/SSE2 single precision instructions retired (packed and scalar)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        SSE_INSTRUCTIONS_RETIRED__MASK__COREDUO_SSE_INSTRUCTIONS_RETIRED__SCALAR_SINGLE = 0x100, <span class="comment">// Number of SSE/SSE2 scalar single precision instructions retired</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        SSE_INSTRUCTIONS_RETIRED__MASK__COREDUO_SSE_INSTRUCTIONS_RETIRED__PACKED_DOUBLE = 0x200, <span class="comment">// Number of SSE/SSE2 packed double precision instructions retired</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        SSE_INSTRUCTIONS_RETIRED__MASK__COREDUO_SSE_INSTRUCTIONS_RETIRED__DOUBLE = 0x300, <span class="comment">// Number of SSE/SSE2 scalar double precision instructions retired</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        SSE_INSTRUCTIONS_RETIRED__MASK__COREDUO_SSE_INSTRUCTIONS_RETIRED__INT_128 = 0x400, <span class="comment">// Number of SSE2 128 bit integer  instructions retired</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        SSE_COMP_INSTRUCTIONS_RETIRED = 0xd9, <span class="comment">// Number of computational SSE/SSE2 instructions retired (does not include AND</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        SSE_COMP_INSTRUCTIONS_RETIRED__MASK__COREDUO_SSE_COMP_INSTRUCTIONS_RETIRED__PACKED_SINGLE = 0x0, <span class="comment">// Number of SSE/SSE2 packed single precision compute instructions retired (does not include AND</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        SSE_COMP_INSTRUCTIONS_RETIRED__MASK__COREDUO_SSE_COMP_INSTRUCTIONS_RETIRED__SCALAR_SINGLE = 0x100, <span class="comment">// Number of SSE/SSE2 scalar single precision compute instructions retired (does not include AND</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        SSE_COMP_INSTRUCTIONS_RETIRED__MASK__COREDUO_SSE_COMP_INSTRUCTIONS_RETIRED__PACKED_DOUBLE = 0x200, <span class="comment">// Number of SSE/SSE2 packed double precision compute instructions retired (does not include AND</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        SSE_COMP_INSTRUCTIONS_RETIRED__MASK__COREDUO_SSE_COMP_INSTRUCTIONS_RETIRED__SCALAR_DOUBLE = 0x300, <span class="comment">// Number of SSE/SSE2 scalar double precision compute instructions retired (does not include AND</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        FUSED_UOPS = 0xda, <span class="comment">// Fused uops retired</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        FUSED_UOPS__MASK__COREDUO_FUSED_UOPS__ALL = 0x0, <span class="comment">// All fused uops retired</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        FUSED_UOPS__MASK__COREDUO_FUSED_UOPS__LOADS = 0x100, <span class="comment">// Fused load uops retired</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        FUSED_UOPS__MASK__COREDUO_FUSED_UOPS__STORES = 0x200, <span class="comment">// Fused load uops retired</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        UNFUSION = 0xdb, <span class="comment">// Number of unfusion events in the ROB (due to exception)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        BR_INSTR_DECODED = 0xe0, <span class="comment">// Branch instructions decoded</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        BTB_MISSES = 0xe2, <span class="comment">// Number of branches the BTB did not produce a prediction</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        BR_BOGUS = 0xe4, <span class="comment">// Number of bogus branches</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        BACLEARS = 0xe6, <span class="comment">// Number of BAClears asserted</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        PREF_RQSTS_UP = 0xf0, <span class="comment">// Number of hardware prefetch requests issued in forward streams</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        PREF_RQSTS_DN = 0xf8, <span class="comment">// Number of hardware prefetch requests issued in backward streams</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    };</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;};</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160; </div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="keyword">namespace </span>coreduo = optkit::intel::coreduo;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
