==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_out.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/max_pool_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:02:01 . Memory (MB): peak = 188.070 ; gain = 96.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:02:01 . Memory (MB): peak = 188.070 ; gain = 96.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:02:18 . Memory (MB): peak = 436.668 ; gain = 345.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_lp/dense_out.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_1' into 'cnn' (cnn_ap_lp/cnn.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_2' into 'cnn' (cnn_ap_lp/cnn.cpp:108) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_out' into 'cnn' (cnn_ap_lp/cnn.cpp:117) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:02:20 . Memory (MB): peak = 509.895 ; gain = 418.391
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter_Loop' (cnn_ap_lp/max_pool_2.cpp:11) in function 'max_pool_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter2_Loop' (cnn_ap_lp/conv_2.cpp:15) in function 'conv_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Loop' (cnn_ap_lp/max_pool_1.cpp:14) in function 'max_pool_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter1_Loop' (cnn_ap_lp/conv_1.cpp:15) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<15, 7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<15, 7>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<15, 7>' completely with a factor of 17.
INFO: [XFORM 203-501] Unrolling loop 'Flat_Loop' (cnn_ap_lp/dense_out.cpp:47) in function 'dense_out' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'FLAT_LOOP' (cnn_ap_lp/dense_2.cpp:13) in function 'dense_2' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'FLAT_LOOP' (cnn_ap_lp/dense_1.cpp:13) in function 'dense_1' partially with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Row_Loop' (cnn_ap_lp/max_pool_2.cpp:14) in function 'max_pool_2' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Col_Loop' (cnn_ap_lp/max_pool_2.cpp:17) in function 'max_pool_2' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Pool_Row_Loop' (cnn_ap_lp/max_pool_2.cpp:21) in function 'max_pool_2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Col_Loop' (cnn_ap_lp/max_pool_2.cpp:24) in function 'max_pool_2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (cnn_ap_lp/conv_2.cpp:19) in function 'conv_2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (cnn_ap_lp/conv_2.cpp:22) in function 'conv_2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (cnn_ap_lp/conv_2.cpp:25) in function 'conv_2' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Col_Loop' (cnn_ap_lp/max_pool_1.cpp:17) in function 'max_pool_1' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Pool_Row_Loop' (cnn_ap_lp/max_pool_1.cpp:21) in function 'max_pool_1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Col_Loop' (cnn_ap_lp/max_pool_1.cpp:24) in function 'max_pool_1' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Filter1_Loop' (cnn_ap_lp/conv_1.cpp:15) in function 'conv_1' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (cnn_ap_lp/conv_1.cpp:19) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (cnn_ap_lp/conv_1.cpp:22) in function 'conv_1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.2' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'conv_1_input.V' (cnn_ap_lp/cnn.cpp:19) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_1_out.V' (cnn_ap_lp/cnn.cpp:32) in dimension 3 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_1_out_c.V' (cnn_ap_lp/cnn.cpp:35) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out.V' (cnn_ap_lp/cnn.cpp:46) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out_c.V' (cnn_ap_lp/cnn.cpp:49) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_2_out_c.V' (cnn_ap_lp/cnn.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array_c.V' (cnn_ap_lp/cnn.cpp:91) in dimension 1 with a cyclic factor 25.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out_c.V' (cnn_ap_lp/cnn.cpp:101) in dimension 1 with a cyclic factor 5.
INFO: [XFORM 203-101] Partitioning array 'dense_2_out_c.V' (cnn_ap_lp/cnn.cpp:110) in dimension 1 with a cyclic factor 5.
INFO: [XFORM 203-101] Partitioning array 'conv_1_input.V' (cnn_ap_lp/cnn.cpp:19) in dimension 2 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out_c.V' (cnn_ap_lp/cnn.cpp:49) in dimension 2 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_2_out_c.V' (cnn_ap_lp/cnn.cpp:63) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out_c.V' (cnn_ap_lp/cnn.cpp:49) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_lp/dense_out.cpp:22) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<15, 7>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_2.cpp:34:21) to (cnn_ap_lp/conv_2.cpp:34:21) in function 'conv_2'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:34:13) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 118 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:14:36) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 118 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/cnn.cpp:26:4) to (cnn_ap_lp/cnn.cpp:27:4) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/cnn.cpp:119:33) to (cnn_ap_lp/cnn.cpp:119:28) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:02:27 . Memory (MB): peak = 674.633 ; gain = 583.129
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (cnn_ap_lp/max_pool_1.cpp:11:6) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn_ap_lp/flat.cpp:10:10) in function 'flat'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_lp/flat.cpp:7:6) in function 'flat'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Dense_Loop' (cnn_ap_lp/dense_out.cpp:42:6) in function 'dense_out' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_LOOP' (cnn_ap_lp/dense_2.cpp:9:31) in function 'dense_2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_LOOP' (cnn_ap_lp/dense_1.cpp:9:31) in function 'dense_1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn_ap_lp/conv_2.cpp:12:10) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_lp/conv_2.cpp:9:6) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn_ap_lp/conv_1.cpp:12:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_lp/conv_1.cpp:9:6) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (cnn_ap_lp/cnn.cpp:23:15) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Mp1L2' (cnn_ap_lp/cnn.cpp:52:43) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Mp1L1' (cnn_ap_lp/cnn.cpp:51:42) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Cov2L2' (cnn_ap_lp/cnn.cpp:66:38) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Cov2L1' (cnn_ap_lp/cnn.cpp:65:37) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Mp2L2' (cnn_ap_lp/cnn.cpp:80:43) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Mp2L1' (cnn_ap_lp/cnn.cpp:79:42) in function 'cnn'.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<15, 7>' to 'exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:02:39 . Memory (MB): peak = 837.000 ; gain = 745.496
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<15, 7>' to 'exp_15_7_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter1_Loop'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 160.248 seconds; current allocated memory: 748.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.595 seconds; current allocated memory: 751.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Row_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.79 seconds; current allocated memory: 753.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 754.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter2_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.156 seconds; current allocated memory: 761.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.316 seconds; current allocated memory: 768.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('max_pool_out_V_addr_2_write_ln36', cnn_ap_lp/max_pool_2.cpp:36) of variable 'select_ln29_11', cnn_ap_lp/max_pool_2.cpp:29 on array 'max_pool_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'max_pool_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.092 seconds; current allocated memory: 770.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 772.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 772.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 772.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FLAT_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 12.
WARNING: [SCHED 204-21] Estimated clock period (18.46ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_1' consists of the following:
	'mul' operation of DSP[67] ('mul_ln1192', cnn_ap_lp/dense_1.cpp:14) [65]  (3.36 ns)
	'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14) [67]  (3.02 ns)
	'add' operation of DSP[83] ('add_ln1192_19', cnn_ap_lp/dense_1.cpp:14) [83]  (3.02 ns)
	'add' operation of DSP[98] ('add_ln1192_20', cnn_ap_lp/dense_1.cpp:14) [98]  (3.02 ns)
	'add' operation of DSP[113] ('add_ln1192_21', cnn_ap_lp/dense_1.cpp:14) [113]  (3.02 ns)
	'add' operation of DSP[128] ('add_ln1192_22', cnn_ap_lp/dense_1.cpp:14) [128]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.246 seconds; current allocated memory: 774.808 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.023 seconds; current allocated memory: 777.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FLAT_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'dense_2' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation of DSP[142] ('add_ln1192_14', cnn_ap_lp/dense_2.cpp:14) and 'add' operation of DSP[50] ('add_ln1192', cnn_ap_lp/dense_2.cpp:14).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (18.46ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_2' consists of the following:
	'mul' operation of DSP[50] ('mul_ln1192', cnn_ap_lp/dense_2.cpp:14) [48]  (3.36 ns)
	'add' operation of DSP[50] ('add_ln1192', cnn_ap_lp/dense_2.cpp:14) [50]  (3.02 ns)
	'add' operation of DSP[69] ('add_ln1192_10', cnn_ap_lp/dense_2.cpp:14) [69]  (3.02 ns)
	'add' operation of DSP[87] ('add_ln1192_11', cnn_ap_lp/dense_2.cpp:14) [87]  (3.02 ns)
	'add' operation of DSP[105] ('add_ln1192_12', cnn_ap_lp/dense_2.cpp:14) [105]  (3.02 ns)
	'add' operation of DSP[123] ('add_ln1192_13', cnn_ap_lp/dense_2.cpp:14) [123]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.128 seconds; current allocated memory: 777.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 778.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<15, 7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 778.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 778.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Max_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Sum_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Prediction_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 779.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 779.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Flat_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'dense_out' (Loop: Flat_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation of DSP[146] ('add_ln1192_5', cnn_ap_lp/dense_out.cpp:48) and 'add' operation of DSP[50] ('add_ln1192', cnn_ap_lp/dense_out.cpp:48).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('dense_2_out_V_load_4', cnn_ap_lp/dense_out.cpp:48) on array 'dense_2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dense_2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 780.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 780.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_INPUT_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'Mp1L1_Mp1L2_Mp1L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Cov2L1_Cov2L2_Cov2L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Mp2L1_Mp2L2_Mp2L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'F1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'D1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'D3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.087 seconds; current allocated memory: 784.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.711 seconds; current allocated memory: 813.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_V' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_bias_V' to 'conv_1_conv_1_biacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dcmp_64ns_64ns_1_2_1' to 'cnn_dcmp_64ns_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_urem_5ns_3ns_3_9_1' to 'cnn_urem_5ns_3ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_9s_24_1_1' to 'cnn_mul_mul_14s_9fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_9s_14s_24_1_1' to 'cnn_mul_mul_9s_14g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_9fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_9s_14g8j': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_5ns_3ns_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 2.84 seconds; current allocated memory: 821.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 4.647 seconds; current allocated memory: 825.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_1' to 'conv_2_conv_2_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_2' to 'conv_2_conv_2_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_3' to 'conv_2_conv_2_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_4' to 'conv_2_conv_2_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_5' to 'conv_2_conv_2_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1' to 'conv_2_conv_2_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_1' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_2' to 'conv_2_conv_2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_3' to 'conv_2_conv_2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_4' to 'conv_2_conv_2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_5' to 'conv_2_conv_2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2' to 'conv_2_conv_2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_1' to 'conv_2_conv_2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_2' to 'conv_2_conv_2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_3' to 'conv_2_conv_2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_4' to 'conv_2_conv_2_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_5' to 'conv_2_conv_2_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0' to 'conv_2_conv_2_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_1' to 'conv_2_conv_2_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_2' to 'conv_2_conv_2_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_3' to 'conv_2_conv_2_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_4' to 'conv_2_conv_2_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_5' to 'conv_2_conv_2_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1' to 'conv_2_conv_2_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_1' to 'conv_2_conv_2_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_2' to 'conv_2_conv_2_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_3' to 'conv_2_conv_2_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_4' to 'conv_2_conv_2_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_5' to 'conv_2_conv_2_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2' to 'conv_2_conv_2_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_1' to 'conv_2_conv_2_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_2' to 'conv_2_conv_2_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_3' to 'conv_2_conv_2_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_4' to 'conv_2_conv_2_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_5' to 'conv_2_conv_2_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0' to 'conv_2_conv_2_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_1' to 'conv_2_conv_2_weiShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_2' to 'conv_2_conv_2_weiThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_3' to 'conv_2_conv_2_weiUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_4' to 'conv_2_conv_2_weiVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_5' to 'conv_2_conv_2_weiWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1' to 'conv_2_conv_2_weiXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_1' to 'conv_2_conv_2_weiYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_2' to 'conv_2_conv_2_weiZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_3' to 'conv_2_conv_2_wei0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_4' to 'conv_2_conv_2_wei1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_5' to 'conv_2_conv_2_wei2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2' to 'conv_2_conv_2_wei3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_1' to 'conv_2_conv_2_wei4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_2' to 'conv_2_conv_2_wei5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_3' to 'conv_2_conv_2_wei6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_4' to 'conv_2_conv_2_wei7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_5' to 'conv_2_conv_2_wei8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_bias_V' to 'conv_2_conv_2_bia9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0' to 'conv_2_conv_2_weibak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_urem_4ns_3ns_3_8_1' to 'cnn_urem_4ns_3ns_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_4ns_4ns_8_1_1' to 'cnn_mac_muladd_5nbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_8s_22_1_1' to 'cnn_mul_mul_14s_8bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_9s_14s_23_1_1' to 'cnn_mul_mul_9s_14bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_8s_14s_22_1_1' to 'cnn_mul_mul_8s_14bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_10s_14s_24_1_1' to 'cnn_mul_mul_10s_1bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_7s_14s_22ns_22_1_1' to 'cnn_mac_muladd_7sbhl' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nbck': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_7sbhl': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_10s_1bgk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_8bdk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_8s_14bfk': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_9s_14bek': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_4ns_3ns_bbk': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 2.49 seconds; current allocated memory: 835.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 8.754 seconds; current allocated memory: 841.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 2.424 seconds; current allocated memory: 843.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_weights_V' to 'dense_1_dense_1_wbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_bias_V' to 'dense_1_dense_1_bbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9ns_7ns_6ns_15_1_1' to 'cnn_mac_muladd_9nbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9s_14s_22ns_22_1_1' to 'cnn_mac_muladd_9sbll' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9nbkl': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9sbll': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 848.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V' to 'dense_2_dense_2_wbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_bias_V' to 'dense_2_dense_2_bbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9s_13ns_22ns_22_1_1' to 'cnn_mac_muladd_9sbom' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9sbom': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111]  Elapsed time: 3.026 seconds; current allocated memory: 850.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_f_x_lsb_table_V' to 'exp_15_7_s_f_x_lsbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_2_m_1_tabl' to 'exp_15_7_s_exp_x_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_1_table_V' to 'exp_15_7_s_exp_x_brm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_15_7_s'.
INFO: [HLS 200-111]  Elapsed time: 1.134 seconds; current allocated memory: 850.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_sdiv_22ns_14s_14_26_1' to 'cnn_sdiv_22ns_14sbsm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_sdiv_22ns_14sbsm': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'soft_max'.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 851.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_V' to 'dense_out_dense_obtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_bias_V' to 'dense_out_dense_obun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_array_V' to 'dense_out_dense_abvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_13ns_9s_22ns_22_1_1' to 'cnn_mac_muladd_13bwn' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_13bwn': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_out'.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 853.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/cnn_input' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction_output' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_0_V' to 'cnn_conv_1_input_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_1_V' to 'cnn_conv_1_input_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_2_V' to 'cnn_conv_1_input_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_0_V' to 'cnn_conv_1_input_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_1_V' to 'cnn_conv_1_input_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_2_V' to 'cnn_conv_1_input_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_0_V' to 'cnn_conv_1_input_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_1_V' to 'cnn_conv_1_input_bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_2_V' to 'cnn_conv_1_input_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_0_V' to 'cnn_conv_1_out_c_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_1_V' to 'cnn_conv_1_out_c_bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_2_V' to 'cnn_conv_1_out_c_bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_3_V' to 'cnn_conv_1_out_c_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_4_V' to 'cnn_conv_1_out_c_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_5_V' to 'cnn_conv_1_out_c_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_6_V' to 'cnn_conv_1_out_c_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_7_V' to 'cnn_conv_1_out_c_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_8_V' to 'cnn_conv_1_out_c_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_9_V' to 'cnn_conv_1_out_c_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_10_V' to 'cnn_conv_1_out_c_bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_11_V' to 'cnn_conv_1_out_c_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_12_V' to 'cnn_conv_1_out_c_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_13_V' to 'cnn_conv_1_out_c_bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_14_V' to 'cnn_conv_1_out_c_bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_15_V' to 'cnn_conv_1_out_c_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_16_V' to 'cnn_conv_1_out_c_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_17_V' to 'cnn_conv_1_out_c_bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_18_V' to 'cnn_conv_1_out_c_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_19_V' to 'cnn_conv_1_out_c_bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_20_V' to 'cnn_conv_1_out_c_b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_21_V' to 'cnn_conv_1_out_c_b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_22_V' to 'cnn_conv_1_out_c_b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_23_V' to 'cnn_conv_1_out_c_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_24_V' to 'cnn_conv_1_out_c_b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_25_V' to 'cnn_conv_1_out_c_b5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_V' to 'cnn_max_pool_1_oub6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_V' to 'cnn_max_pool_1_oub7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_V' to 'cnn_max_pool_1_oub8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_3_V' to 'cnn_max_pool_1_oub9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_4_V' to 'cnn_max_pool_1_oucau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_5_V' to 'cnn_max_pool_1_oucbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_6_V' to 'cnn_max_pool_1_ouccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_7_V' to 'cnn_max_pool_1_oucdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_8_V' to 'cnn_max_pool_1_ouceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_9_V' to 'cnn_max_pool_1_oucfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_10_V' to 'cnn_max_pool_1_oucgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_11_V' to 'cnn_max_pool_1_ouchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_12_V' to 'cnn_max_pool_1_ouciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_s' to 'cnn_max_pool_1_oucjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_2' to 'cnn_max_pool_1_ouckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_3' to 'cnn_max_pool_1_ouclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_4' to 'cnn_max_pool_1_oucmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_5' to 'cnn_max_pool_1_oucnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_6' to 'cnn_max_pool_1_oucow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_7' to 'cnn_max_pool_1_oucpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_8' to 'cnn_max_pool_1_oucqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_9' to 'cnn_max_pool_1_oucrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_10' to 'cnn_max_pool_1_oucsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_11' to 'cnn_max_pool_1_ouctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_12' to 'cnn_max_pool_1_oucux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_13' to 'cnn_max_pool_1_oucvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_14' to 'cnn_max_pool_1_oucwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_15' to 'cnn_max_pool_1_oucxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_16' to 'cnn_max_pool_1_oucyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_17' to 'cnn_max_pool_1_ouczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_18' to 'cnn_max_pool_1_oucAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_s' to 'cnn_max_pool_1_oucBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_1' to 'cnn_max_pool_1_oucCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_2' to 'cnn_max_pool_1_oucDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_3' to 'cnn_max_pool_1_oucEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_4' to 'cnn_max_pool_1_oucFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_5' to 'cnn_max_pool_1_oucGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_6' to 'cnn_max_pool_1_oucHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_7' to 'cnn_max_pool_1_oucIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_8' to 'cnn_max_pool_1_oucJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_9' to 'cnn_max_pool_1_oucKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_10' to 'cnn_max_pool_1_oucLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_11' to 'cnn_max_pool_1_oucMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_12' to 'cnn_max_pool_1_oucNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_13' to 'cnn_max_pool_1_oucOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_14' to 'cnn_max_pool_1_oucPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_15' to 'cnn_max_pool_1_oucQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_16' to 'cnn_max_pool_1_oucRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_17' to 'cnn_max_pool_1_oucSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_s' to 'cnn_max_pool_1_oucTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_1' to 'cnn_max_pool_1_oucUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_2' to 'cnn_max_pool_1_oucVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_3' to 'cnn_max_pool_1_oucWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_4' to 'cnn_max_pool_1_oucXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_5' to 'cnn_max_pool_1_oucYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_6' to 'cnn_max_pool_1_oucZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_7' to 'cnn_max_pool_1_ouc0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_8' to 'cnn_max_pool_1_ouc1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_9' to 'cnn_max_pool_1_ouc2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_10' to 'cnn_max_pool_1_ouc3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_11' to 'cnn_max_pool_1_ouc4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_12' to 'cnn_max_pool_1_ouc5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_13' to 'cnn_max_pool_1_ouc6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_14' to 'cnn_max_pool_1_ouc7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_15' to 'cnn_max_pool_1_ouc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_16' to 'cnn_max_pool_1_ouc9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_17' to 'cnn_max_pool_1_oudaE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_0_V' to 'cnn_conv_2_out_c_dbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_1_V' to 'cnn_conv_2_out_c_dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_2_V' to 'cnn_conv_2_out_c_ddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_3_V' to 'cnn_conv_2_out_c_deE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_4_V' to 'cnn_conv_2_out_c_dfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_5_V' to 'cnn_conv_2_out_c_dgE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_6_V' to 'cnn_conv_2_out_c_dhF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_7_V' to 'cnn_conv_2_out_c_diF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_8_V' to 'cnn_conv_2_out_c_djF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_9_V' to 'cnn_conv_2_out_c_dkF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_0_V' to 'cnn_conv_2_out_c_dlF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_1_V' to 'cnn_conv_2_out_c_dmF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_2_V' to 'cnn_conv_2_out_c_dnG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_3_V' to 'cnn_conv_2_out_c_doG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_4_V' to 'cnn_conv_2_out_c_dpG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_5_V' to 'cnn_conv_2_out_c_dqG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_6_V' to 'cnn_conv_2_out_c_drG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_7_V' to 'cnn_conv_2_out_c_dsG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_8_V' to 'cnn_conv_2_out_c_dtH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_9_V' to 'cnn_conv_2_out_c_duH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_0_V' to 'cnn_conv_2_out_c_dvH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_1_V' to 'cnn_conv_2_out_c_dwH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_2_V' to 'cnn_conv_2_out_c_dxH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_3_V' to 'cnn_conv_2_out_c_dyH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_4_V' to 'cnn_conv_2_out_c_dzI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_5_V' to 'cnn_conv_2_out_c_dAI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_6_V' to 'cnn_conv_2_out_c_dBI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_7_V' to 'cnn_conv_2_out_c_dCI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_8_V' to 'cnn_conv_2_out_c_dDI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_9_V' to 'cnn_conv_2_out_c_dEI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_0_V' to 'cnn_conv_2_out_c_dFJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_1_V' to 'cnn_conv_2_out_c_dGJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_2_V' to 'cnn_conv_2_out_c_dHJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_3_V' to 'cnn_conv_2_out_c_dIJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_4_V' to 'cnn_conv_2_out_c_dJJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_5_V' to 'cnn_conv_2_out_c_dKJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_6_V' to 'cnn_conv_2_out_c_dLJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_7_V' to 'cnn_conv_2_out_c_dMK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_8_V' to 'cnn_conv_2_out_c_dNK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_9_V' to 'cnn_conv_2_out_c_dOK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_0_V' to 'cnn_conv_2_out_c_dPK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_1_V' to 'cnn_conv_2_out_c_dQK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_2_V' to 'cnn_conv_2_out_c_dRK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_3_V' to 'cnn_conv_2_out_c_dSL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_4_V' to 'cnn_conv_2_out_c_dTL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_5_V' to 'cnn_conv_2_out_c_dUL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_6_V' to 'cnn_conv_2_out_c_dVL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_7_V' to 'cnn_conv_2_out_c_dWL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_8_V' to 'cnn_conv_2_out_c_dXL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_9_V' to 'cnn_conv_2_out_c_dYM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_0_V' to 'cnn_conv_2_out_c_dZM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_1_V' to 'cnn_conv_2_out_c_d0M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_2_V' to 'cnn_conv_2_out_c_d1M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_3_V' to 'cnn_conv_2_out_c_d2M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_4_V' to 'cnn_conv_2_out_c_d3M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_5_V' to 'cnn_conv_2_out_c_d4N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_6_V' to 'cnn_conv_2_out_c_d5N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_7_V' to 'cnn_conv_2_out_c_d6N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_8_V' to 'cnn_conv_2_out_c_d7N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_9_V' to 'cnn_conv_2_out_c_d8N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_0_V' to 'cnn_conv_2_out_c_d9N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_1_V' to 'cnn_conv_2_out_c_eaO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_2_V' to 'cnn_conv_2_out_c_ebO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_3_V' to 'cnn_conv_2_out_c_ecO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_4_V' to 'cnn_conv_2_out_c_edO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_5_V' to 'cnn_conv_2_out_c_eeO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_6_V' to 'cnn_conv_2_out_c_efO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_7_V' to 'cnn_conv_2_out_c_egO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_8_V' to 'cnn_conv_2_out_c_ehP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_9_V' to 'cnn_conv_2_out_c_eiP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_0_V' to 'cnn_conv_2_out_c_ejP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_1_V' to 'cnn_conv_2_out_c_ekP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_2_V' to 'cnn_conv_2_out_c_elP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_3_V' to 'cnn_conv_2_out_c_emP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_4_V' to 'cnn_conv_2_out_c_enQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_5_V' to 'cnn_conv_2_out_c_eoQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_6_V' to 'cnn_conv_2_out_c_epQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_7_V' to 'cnn_conv_2_out_c_eqQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_8_V' to 'cnn_conv_2_out_c_erQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_9_V' to 'cnn_conv_2_out_c_esQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_0_V' to 'cnn_conv_2_out_c_etR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_1_V' to 'cnn_conv_2_out_c_euR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_2_V' to 'cnn_conv_2_out_c_evR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_3_V' to 'cnn_conv_2_out_c_ewR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_4_V' to 'cnn_conv_2_out_c_exR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_5_V' to 'cnn_conv_2_out_c_eyR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_6_V' to 'cnn_conv_2_out_c_ezS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_7_V' to 'cnn_conv_2_out_c_eAS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_8_V' to 'cnn_conv_2_out_c_eBS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_9_V' to 'cnn_conv_2_out_c_eCS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_0_V' to 'cnn_conv_2_out_c_eDS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_1_V' to 'cnn_conv_2_out_c_eES' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_2_V' to 'cnn_conv_2_out_c_eFT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_3_V' to 'cnn_conv_2_out_c_eGT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_4_V' to 'cnn_conv_2_out_c_eHT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_5_V' to 'cnn_conv_2_out_c_eIT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_6_V' to 'cnn_conv_2_out_c_eJT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_7_V' to 'cnn_conv_2_out_c_eKT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_8_V' to 'cnn_conv_2_out_c_eLT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_9_V' to 'cnn_conv_2_out_c_eMU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_2_out_V' to 'cnn_max_pool_2_oueNU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_2_out_c_V' to 'cnn_max_pool_2_oueOU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_0_V' to 'cnn_flat_array_c_ePU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_1_V' to 'cnn_flat_array_c_eQU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_2_V' to 'cnn_flat_array_c_eRU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_3_V' to 'cnn_flat_array_c_eSV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_4_V' to 'cnn_flat_array_c_eTV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_5_V' to 'cnn_flat_array_c_eUV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_6_V' to 'cnn_flat_array_c_eVV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_7_V' to 'cnn_flat_array_c_eWV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_8_V' to 'cnn_flat_array_c_eXV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_9_V' to 'cnn_flat_array_c_eYW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_10_V' to 'cnn_flat_array_c_eZW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_11_V' to 'cnn_flat_array_c_e0W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_12_V' to 'cnn_flat_array_c_e1W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_13_V' to 'cnn_flat_array_c_e2W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_14_V' to 'cnn_flat_array_c_e3W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_15_V' to 'cnn_flat_array_c_e4X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_16_V' to 'cnn_flat_array_c_e5X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_17_V' to 'cnn_flat_array_c_e6X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_18_V' to 'cnn_flat_array_c_e7X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_19_V' to 'cnn_flat_array_c_e8X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_20_V' to 'cnn_flat_array_c_e9X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_21_V' to 'cnn_flat_array_c_faY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_22_V' to 'cnn_flat_array_c_fbY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_23_V' to 'cnn_flat_array_c_fcY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_24_V' to 'cnn_flat_array_c_fdY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_0_V' to 'cnn_dense_1_out_cfeY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_1_V' to 'cnn_dense_1_out_cffY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_2_V' to 'cnn_dense_1_out_cfgY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_3_V' to 'cnn_dense_1_out_cfhZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_4_V' to 'cnn_dense_1_out_cfiZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fpext_32ns_64_2_1' to 'cnn_fpext_32ns_64fjZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_4ns_5ns_4ns_8_1_1' to 'cnn_mac_muladd_4nfkZ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fpext_32ns_64fjZ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_4nfkZ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_134_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_332_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_4ns_3ns_bbk': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_5ns_3ns_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 9.624 seconds; current allocated memory: 867.689 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_urem_5ns_3ns_eOg_div'
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_biacud_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_urem_4ns_3ns_bbk_div'
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weijbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weikbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weilbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weimb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weincg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weipcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weircU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weisc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weitde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weivdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weixdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weizec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei1iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei2iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei3i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei7jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei8jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bia9j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_wbil_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_bbjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wbml_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_bbnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_f_x_lsbpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_bqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_brm_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_sdiv_22ns_14sbsm_div'
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_obtn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_obun_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_out_dense_abvn_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_bxn_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_byn_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_bBo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_c_bGp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oub6t_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oucjv_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oucpw_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oucHz_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_oueNU_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_oueOU_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_c_ePU_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_1_out_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_1_out_cfeY_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_2_out_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_prediction_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:32 ; elapsed = 00:04:08 . Memory (MB): peak = 1101.902 ; gain = 1010.398
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 248 seconds; peak allocated memory: 867.689 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_out.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/max_pool_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:02:00 . Memory (MB): peak = 187.723 ; gain = 96.180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:02:00 . Memory (MB): peak = 187.723 ; gain = 96.180
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:02:18 . Memory (MB): peak = 436.438 ; gain = 344.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_lp/dense_out.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_1' into 'cnn' (cnn_ap_lp/cnn.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_2' into 'cnn' (cnn_ap_lp/cnn.cpp:108) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_out' into 'cnn' (cnn_ap_lp/cnn.cpp:117) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:02:20 . Memory (MB): peak = 510.082 ; gain = 418.539
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter_Loop' (cnn_ap_lp/max_pool_2.cpp:11) in function 'max_pool_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter2_Loop' (cnn_ap_lp/conv_2.cpp:15) in function 'conv_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Loop' (cnn_ap_lp/max_pool_1.cpp:14) in function 'max_pool_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter1_Loop' (cnn_ap_lp/conv_1.cpp:15) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<15, 7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<15, 7>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<15, 7>' completely with a factor of 17.
INFO: [XFORM 203-501] Unrolling loop 'Flat_Loop' (cnn_ap_lp/dense_out.cpp:47) in function 'dense_out' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'FLAT_LOOP' (cnn_ap_lp/dense_2.cpp:13) in function 'dense_2' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'FLAT_LOOP' (cnn_ap_lp/dense_1.cpp:13) in function 'dense_1' partially with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Row_Loop' (cnn_ap_lp/max_pool_2.cpp:14) in function 'max_pool_2' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Col_Loop' (cnn_ap_lp/max_pool_2.cpp:17) in function 'max_pool_2' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Pool_Row_Loop' (cnn_ap_lp/max_pool_2.cpp:21) in function 'max_pool_2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Col_Loop' (cnn_ap_lp/max_pool_2.cpp:24) in function 'max_pool_2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (cnn_ap_lp/conv_2.cpp:19) in function 'conv_2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (cnn_ap_lp/conv_2.cpp:22) in function 'conv_2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (cnn_ap_lp/conv_2.cpp:25) in function 'conv_2' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Col_Loop' (cnn_ap_lp/max_pool_1.cpp:17) in function 'max_pool_1' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Pool_Row_Loop' (cnn_ap_lp/max_pool_1.cpp:21) in function 'max_pool_1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Col_Loop' (cnn_ap_lp/max_pool_1.cpp:24) in function 'max_pool_1' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Filter1_Loop' (cnn_ap_lp/conv_1.cpp:15) in function 'conv_1' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (cnn_ap_lp/conv_1.cpp:19) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (cnn_ap_lp/conv_1.cpp:22) in function 'conv_1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.2' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'conv_1_input.V' (cnn_ap_lp/cnn.cpp:19) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_1_out.V' (cnn_ap_lp/cnn.cpp:32) in dimension 3 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_1_out_c.V' (cnn_ap_lp/cnn.cpp:35) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out.V' (cnn_ap_lp/cnn.cpp:46) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out_c.V' (cnn_ap_lp/cnn.cpp:49) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_2_out_c.V' (cnn_ap_lp/cnn.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array_c.V' (cnn_ap_lp/cnn.cpp:91) in dimension 1 with a cyclic factor 25.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out_c.V' (cnn_ap_lp/cnn.cpp:101) in dimension 1 with a cyclic factor 5.
INFO: [XFORM 203-101] Partitioning array 'dense_2_out_c.V' (cnn_ap_lp/cnn.cpp:110) in dimension 1 with a cyclic factor 5.
INFO: [XFORM 203-101] Partitioning array 'conv_1_input.V' (cnn_ap_lp/cnn.cpp:19) in dimension 2 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out_c.V' (cnn_ap_lp/cnn.cpp:49) in dimension 2 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_2_out_c.V' (cnn_ap_lp/cnn.cpp:63) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out_c.V' (cnn_ap_lp/cnn.cpp:49) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_lp/dense_out.cpp:22) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<15, 7>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_2.cpp:34:21) to (cnn_ap_lp/conv_2.cpp:34:21) in function 'conv_2'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:34:13) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 118 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:14:36) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 118 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/cnn.cpp:26:4) to (cnn_ap_lp/cnn.cpp:27:4) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/cnn.cpp:119:33) to (cnn_ap_lp/cnn.cpp:119:28) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:02:28 . Memory (MB): peak = 675.992 ; gain = 584.449
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (cnn_ap_lp/max_pool_1.cpp:11:6) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn_ap_lp/flat.cpp:10:10) in function 'flat'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_lp/flat.cpp:7:6) in function 'flat'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Dense_Loop' (cnn_ap_lp/dense_out.cpp:42:6) in function 'dense_out' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_LOOP' (cnn_ap_lp/dense_2.cpp:9:31) in function 'dense_2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_LOOP' (cnn_ap_lp/dense_1.cpp:9:31) in function 'dense_1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn_ap_lp/conv_2.cpp:12:10) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_lp/conv_2.cpp:9:6) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn_ap_lp/conv_1.cpp:12:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_lp/conv_1.cpp:9:6) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (cnn_ap_lp/cnn.cpp:23:15) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Cov1L2' (cnn_ap_lp/cnn.cpp:38:38) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Cov1L1' (cnn_ap_lp/cnn.cpp:37:37) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Mp1L2' (cnn_ap_lp/cnn.cpp:52:43) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Mp1L1' (cnn_ap_lp/cnn.cpp:51:42) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Cov2L2' (cnn_ap_lp/cnn.cpp:66:38) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Cov2L1' (cnn_ap_lp/cnn.cpp:65:37) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Mp2L2' (cnn_ap_lp/cnn.cpp:80:43) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Mp2L1' (cnn_ap_lp/cnn.cpp:79:42) in function 'cnn'.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<15, 7>' to 'exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:02:41 . Memory (MB): peak = 836.918 ; gain = 745.375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<15, 7>' to 'exp_15_7_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter1_Loop'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 162.602 seconds; current allocated memory: 748.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.821 seconds; current allocated memory: 752.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Row_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.788 seconds; current allocated memory: 753.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 754.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter2_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.545 seconds; current allocated memory: 762.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.481 seconds; current allocated memory: 769.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('max_pool_out_V_addr_2_write_ln36', cnn_ap_lp/max_pool_2.cpp:36) of variable 'select_ln29_11', cnn_ap_lp/max_pool_2.cpp:29 on array 'max_pool_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'max_pool_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.846 seconds; current allocated memory: 770.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.063 seconds; current allocated memory: 772.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.948 seconds; current allocated memory: 773.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 773.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FLAT_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 12.
WARNING: [SCHED 204-21] Estimated clock period (18.46ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_1' consists of the following:
	'mul' operation of DSP[67] ('mul_ln1192', cnn_ap_lp/dense_1.cpp:14) [65]  (3.36 ns)
	'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14) [67]  (3.02 ns)
	'add' operation of DSP[83] ('add_ln1192_19', cnn_ap_lp/dense_1.cpp:14) [83]  (3.02 ns)
	'add' operation of DSP[98] ('add_ln1192_20', cnn_ap_lp/dense_1.cpp:14) [98]  (3.02 ns)
	'add' operation of DSP[113] ('add_ln1192_21', cnn_ap_lp/dense_1.cpp:14) [113]  (3.02 ns)
	'add' operation of DSP[128] ('add_ln1192_22', cnn_ap_lp/dense_1.cpp:14) [128]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.562 seconds; current allocated memory: 775.196 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.006 seconds; current allocated memory: 777.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FLAT_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'dense_2' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation of DSP[142] ('add_ln1192_14', cnn_ap_lp/dense_2.cpp:14) and 'add' operation of DSP[50] ('add_ln1192', cnn_ap_lp/dense_2.cpp:14).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (18.46ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_2' consists of the following:
	'mul' operation of DSP[50] ('mul_ln1192', cnn_ap_lp/dense_2.cpp:14) [48]  (3.36 ns)
	'add' operation of DSP[50] ('add_ln1192', cnn_ap_lp/dense_2.cpp:14) [50]  (3.02 ns)
	'add' operation of DSP[69] ('add_ln1192_10', cnn_ap_lp/dense_2.cpp:14) [69]  (3.02 ns)
	'add' operation of DSP[87] ('add_ln1192_11', cnn_ap_lp/dense_2.cpp:14) [87]  (3.02 ns)
	'add' operation of DSP[105] ('add_ln1192_12', cnn_ap_lp/dense_2.cpp:14) [105]  (3.02 ns)
	'add' operation of DSP[123] ('add_ln1192_13', cnn_ap_lp/dense_2.cpp:14) [123]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.243 seconds; current allocated memory: 778.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 778.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<15, 7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 779.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 779.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Max_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Sum_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Prediction_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 779.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 779.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Flat_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'dense_out' (Loop: Flat_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation of DSP[146] ('add_ln1192_5', cnn_ap_lp/dense_out.cpp:48) and 'add' operation of DSP[50] ('add_ln1192', cnn_ap_lp/dense_out.cpp:48).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('dense_2_out_V_load_4', cnn_ap_lp/dense_out.cpp:48) on array 'dense_2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dense_2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 780.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 781.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_INPUT_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'Cov1L1_Cov1L2_ConvL3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Mp1L1_Mp1L2_Mp1L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Cov2L1_Cov2L2_Cov2L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Mp2L1_Mp2L2_Mp2L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'F1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'D1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'D3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.304 seconds; current allocated memory: 785.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.121 seconds; current allocated memory: 813.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_V' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_bias_V' to 'conv_1_conv_1_biacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dcmp_64ns_64ns_1_2_1' to 'cnn_dcmp_64ns_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_urem_5ns_3ns_3_9_1' to 'cnn_urem_5ns_3ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_9s_24_1_1' to 'cnn_mul_mul_14s_9fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_9s_14s_24_1_1' to 'cnn_mul_mul_9s_14g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_9fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_9s_14g8j': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_5ns_3ns_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 3.093 seconds; current allocated memory: 821.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 5.471 seconds; current allocated memory: 825.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_1' to 'conv_2_conv_2_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_2' to 'conv_2_conv_2_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_3' to 'conv_2_conv_2_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_4' to 'conv_2_conv_2_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_5' to 'conv_2_conv_2_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1' to 'conv_2_conv_2_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_1' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_2' to 'conv_2_conv_2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_3' to 'conv_2_conv_2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_4' to 'conv_2_conv_2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_5' to 'conv_2_conv_2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2' to 'conv_2_conv_2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_1' to 'conv_2_conv_2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_2' to 'conv_2_conv_2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_3' to 'conv_2_conv_2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_4' to 'conv_2_conv_2_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_5' to 'conv_2_conv_2_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0' to 'conv_2_conv_2_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_1' to 'conv_2_conv_2_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_2' to 'conv_2_conv_2_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_3' to 'conv_2_conv_2_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_4' to 'conv_2_conv_2_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_5' to 'conv_2_conv_2_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1' to 'conv_2_conv_2_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_1' to 'conv_2_conv_2_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_2' to 'conv_2_conv_2_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_3' to 'conv_2_conv_2_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_4' to 'conv_2_conv_2_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_5' to 'conv_2_conv_2_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2' to 'conv_2_conv_2_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_1' to 'conv_2_conv_2_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_2' to 'conv_2_conv_2_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_3' to 'conv_2_conv_2_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_4' to 'conv_2_conv_2_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_5' to 'conv_2_conv_2_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0' to 'conv_2_conv_2_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_1' to 'conv_2_conv_2_weiShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_2' to 'conv_2_conv_2_weiThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_3' to 'conv_2_conv_2_weiUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_4' to 'conv_2_conv_2_weiVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_5' to 'conv_2_conv_2_weiWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1' to 'conv_2_conv_2_weiXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_1' to 'conv_2_conv_2_weiYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_2' to 'conv_2_conv_2_weiZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_3' to 'conv_2_conv_2_wei0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_4' to 'conv_2_conv_2_wei1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_5' to 'conv_2_conv_2_wei2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2' to 'conv_2_conv_2_wei3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_1' to 'conv_2_conv_2_wei4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_2' to 'conv_2_conv_2_wei5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_3' to 'conv_2_conv_2_wei6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_4' to 'conv_2_conv_2_wei7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_5' to 'conv_2_conv_2_wei8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_bias_V' to 'conv_2_conv_2_bia9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0' to 'conv_2_conv_2_weibak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_urem_4ns_3ns_3_8_1' to 'cnn_urem_4ns_3ns_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_4ns_4ns_8_1_1' to 'cnn_mac_muladd_5nbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_8s_22_1_1' to 'cnn_mul_mul_14s_8bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_9s_14s_23_1_1' to 'cnn_mul_mul_9s_14bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_8s_14s_22_1_1' to 'cnn_mul_mul_8s_14bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_10s_14s_24_1_1' to 'cnn_mul_mul_10s_1bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_7s_14s_22ns_22_1_1' to 'cnn_mac_muladd_7sbhl' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nbck': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_7sbhl': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_10s_1bgk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_8bdk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_8s_14bfk': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_9s_14bek': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_4ns_3ns_bbk': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 2.801 seconds; current allocated memory: 836.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 8.698 seconds; current allocated memory: 842.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 843.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_weights_V' to 'dense_1_dense_1_wbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_bias_V' to 'dense_1_dense_1_bbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9ns_7ns_6ns_15_1_1' to 'cnn_mac_muladd_9nbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9s_14s_22ns_22_1_1' to 'cnn_mac_muladd_9sbll' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9nbkl': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9sbll': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.693 seconds; current allocated memory: 848.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V' to 'dense_2_dense_2_wbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_bias_V' to 'dense_2_dense_2_bbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9s_13ns_22ns_22_1_1' to 'cnn_mac_muladd_9sbom' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9sbom': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111]  Elapsed time: 3.026 seconds; current allocated memory: 850.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_f_x_lsb_table_V' to 'exp_15_7_s_f_x_lsbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_2_m_1_tabl' to 'exp_15_7_s_exp_x_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_1_table_V' to 'exp_15_7_s_exp_x_brm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_15_7_s'.
INFO: [HLS 200-111]  Elapsed time: 1.152 seconds; current allocated memory: 851.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_sdiv_22ns_14s_14_26_1' to 'cnn_sdiv_22ns_14sbsm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_sdiv_22ns_14sbsm': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'soft_max'.
INFO: [HLS 200-111]  Elapsed time: 0.653 seconds; current allocated memory: 852.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_V' to 'dense_out_dense_obtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_bias_V' to 'dense_out_dense_obun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_array_V' to 'dense_out_dense_abvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_13ns_9s_22ns_22_1_1' to 'cnn_mac_muladd_13bwn' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_13bwn': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_out'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 853.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/cnn_input' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction_output' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_0_V' to 'cnn_conv_1_input_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_1_V' to 'cnn_conv_1_input_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_2_V' to 'cnn_conv_1_input_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_0_V' to 'cnn_conv_1_input_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_1_V' to 'cnn_conv_1_input_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_2_V' to 'cnn_conv_1_input_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_0_V' to 'cnn_conv_1_input_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_1_V' to 'cnn_conv_1_input_bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_2_V' to 'cnn_conv_1_input_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_0_V' to 'cnn_conv_1_out_c_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_1_V' to 'cnn_conv_1_out_c_bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_2_V' to 'cnn_conv_1_out_c_bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_3_V' to 'cnn_conv_1_out_c_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_4_V' to 'cnn_conv_1_out_c_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_5_V' to 'cnn_conv_1_out_c_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_6_V' to 'cnn_conv_1_out_c_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_7_V' to 'cnn_conv_1_out_c_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_8_V' to 'cnn_conv_1_out_c_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_9_V' to 'cnn_conv_1_out_c_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_10_V' to 'cnn_conv_1_out_c_bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_11_V' to 'cnn_conv_1_out_c_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_12_V' to 'cnn_conv_1_out_c_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_13_V' to 'cnn_conv_1_out_c_bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_14_V' to 'cnn_conv_1_out_c_bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_15_V' to 'cnn_conv_1_out_c_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_16_V' to 'cnn_conv_1_out_c_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_17_V' to 'cnn_conv_1_out_c_bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_18_V' to 'cnn_conv_1_out_c_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_19_V' to 'cnn_conv_1_out_c_bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_20_V' to 'cnn_conv_1_out_c_b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_21_V' to 'cnn_conv_1_out_c_b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_22_V' to 'cnn_conv_1_out_c_b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_23_V' to 'cnn_conv_1_out_c_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_24_V' to 'cnn_conv_1_out_c_b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_25_V' to 'cnn_conv_1_out_c_b5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_V' to 'cnn_max_pool_1_oub6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_V' to 'cnn_max_pool_1_oub7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_V' to 'cnn_max_pool_1_oub8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_3_V' to 'cnn_max_pool_1_oub9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_4_V' to 'cnn_max_pool_1_oucau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_5_V' to 'cnn_max_pool_1_oucbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_6_V' to 'cnn_max_pool_1_ouccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_7_V' to 'cnn_max_pool_1_oucdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_8_V' to 'cnn_max_pool_1_ouceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_9_V' to 'cnn_max_pool_1_oucfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_10_V' to 'cnn_max_pool_1_oucgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_11_V' to 'cnn_max_pool_1_ouchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_12_V' to 'cnn_max_pool_1_ouciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_s' to 'cnn_max_pool_1_oucjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_2' to 'cnn_max_pool_1_ouckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_3' to 'cnn_max_pool_1_ouclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_4' to 'cnn_max_pool_1_oucmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_5' to 'cnn_max_pool_1_oucnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_6' to 'cnn_max_pool_1_oucow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_7' to 'cnn_max_pool_1_oucpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_8' to 'cnn_max_pool_1_oucqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_9' to 'cnn_max_pool_1_oucrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_10' to 'cnn_max_pool_1_oucsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_11' to 'cnn_max_pool_1_ouctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_12' to 'cnn_max_pool_1_oucux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_13' to 'cnn_max_pool_1_oucvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_14' to 'cnn_max_pool_1_oucwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_15' to 'cnn_max_pool_1_oucxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_16' to 'cnn_max_pool_1_oucyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_17' to 'cnn_max_pool_1_ouczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_18' to 'cnn_max_pool_1_oucAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_s' to 'cnn_max_pool_1_oucBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_1' to 'cnn_max_pool_1_oucCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_2' to 'cnn_max_pool_1_oucDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_3' to 'cnn_max_pool_1_oucEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_4' to 'cnn_max_pool_1_oucFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_5' to 'cnn_max_pool_1_oucGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_6' to 'cnn_max_pool_1_oucHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_7' to 'cnn_max_pool_1_oucIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_8' to 'cnn_max_pool_1_oucJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_9' to 'cnn_max_pool_1_oucKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_10' to 'cnn_max_pool_1_oucLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_11' to 'cnn_max_pool_1_oucMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_12' to 'cnn_max_pool_1_oucNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_13' to 'cnn_max_pool_1_oucOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_14' to 'cnn_max_pool_1_oucPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_15' to 'cnn_max_pool_1_oucQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_16' to 'cnn_max_pool_1_oucRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_17' to 'cnn_max_pool_1_oucSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_s' to 'cnn_max_pool_1_oucTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_1' to 'cnn_max_pool_1_oucUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_2' to 'cnn_max_pool_1_oucVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_3' to 'cnn_max_pool_1_oucWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_4' to 'cnn_max_pool_1_oucXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_5' to 'cnn_max_pool_1_oucYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_6' to 'cnn_max_pool_1_oucZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_7' to 'cnn_max_pool_1_ouc0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_8' to 'cnn_max_pool_1_ouc1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_9' to 'cnn_max_pool_1_ouc2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_10' to 'cnn_max_pool_1_ouc3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_11' to 'cnn_max_pool_1_ouc4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_12' to 'cnn_max_pool_1_ouc5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_13' to 'cnn_max_pool_1_ouc6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_14' to 'cnn_max_pool_1_ouc7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_15' to 'cnn_max_pool_1_ouc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_16' to 'cnn_max_pool_1_ouc9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_17' to 'cnn_max_pool_1_oudaE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_0_V' to 'cnn_conv_2_out_c_dbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_1_V' to 'cnn_conv_2_out_c_dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_2_V' to 'cnn_conv_2_out_c_ddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_3_V' to 'cnn_conv_2_out_c_deE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_4_V' to 'cnn_conv_2_out_c_dfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_5_V' to 'cnn_conv_2_out_c_dgE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_6_V' to 'cnn_conv_2_out_c_dhF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_7_V' to 'cnn_conv_2_out_c_diF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_8_V' to 'cnn_conv_2_out_c_djF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_9_V' to 'cnn_conv_2_out_c_dkF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_0_V' to 'cnn_conv_2_out_c_dlF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_1_V' to 'cnn_conv_2_out_c_dmF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_2_V' to 'cnn_conv_2_out_c_dnG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_3_V' to 'cnn_conv_2_out_c_doG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_4_V' to 'cnn_conv_2_out_c_dpG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_5_V' to 'cnn_conv_2_out_c_dqG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_6_V' to 'cnn_conv_2_out_c_drG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_7_V' to 'cnn_conv_2_out_c_dsG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_8_V' to 'cnn_conv_2_out_c_dtH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_9_V' to 'cnn_conv_2_out_c_duH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_0_V' to 'cnn_conv_2_out_c_dvH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_1_V' to 'cnn_conv_2_out_c_dwH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_2_V' to 'cnn_conv_2_out_c_dxH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_3_V' to 'cnn_conv_2_out_c_dyH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_4_V' to 'cnn_conv_2_out_c_dzI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_5_V' to 'cnn_conv_2_out_c_dAI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_6_V' to 'cnn_conv_2_out_c_dBI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_7_V' to 'cnn_conv_2_out_c_dCI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_8_V' to 'cnn_conv_2_out_c_dDI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_9_V' to 'cnn_conv_2_out_c_dEI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_0_V' to 'cnn_conv_2_out_c_dFJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_1_V' to 'cnn_conv_2_out_c_dGJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_2_V' to 'cnn_conv_2_out_c_dHJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_3_V' to 'cnn_conv_2_out_c_dIJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_4_V' to 'cnn_conv_2_out_c_dJJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_5_V' to 'cnn_conv_2_out_c_dKJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_6_V' to 'cnn_conv_2_out_c_dLJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_7_V' to 'cnn_conv_2_out_c_dMK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_8_V' to 'cnn_conv_2_out_c_dNK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_9_V' to 'cnn_conv_2_out_c_dOK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_0_V' to 'cnn_conv_2_out_c_dPK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_1_V' to 'cnn_conv_2_out_c_dQK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_2_V' to 'cnn_conv_2_out_c_dRK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_3_V' to 'cnn_conv_2_out_c_dSL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_4_V' to 'cnn_conv_2_out_c_dTL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_5_V' to 'cnn_conv_2_out_c_dUL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_6_V' to 'cnn_conv_2_out_c_dVL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_7_V' to 'cnn_conv_2_out_c_dWL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_8_V' to 'cnn_conv_2_out_c_dXL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_9_V' to 'cnn_conv_2_out_c_dYM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_0_V' to 'cnn_conv_2_out_c_dZM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_1_V' to 'cnn_conv_2_out_c_d0M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_2_V' to 'cnn_conv_2_out_c_d1M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_3_V' to 'cnn_conv_2_out_c_d2M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_4_V' to 'cnn_conv_2_out_c_d3M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_5_V' to 'cnn_conv_2_out_c_d4N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_6_V' to 'cnn_conv_2_out_c_d5N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_7_V' to 'cnn_conv_2_out_c_d6N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_8_V' to 'cnn_conv_2_out_c_d7N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_9_V' to 'cnn_conv_2_out_c_d8N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_0_V' to 'cnn_conv_2_out_c_d9N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_1_V' to 'cnn_conv_2_out_c_eaO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_2_V' to 'cnn_conv_2_out_c_ebO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_3_V' to 'cnn_conv_2_out_c_ecO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_4_V' to 'cnn_conv_2_out_c_edO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_5_V' to 'cnn_conv_2_out_c_eeO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_6_V' to 'cnn_conv_2_out_c_efO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_7_V' to 'cnn_conv_2_out_c_egO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_8_V' to 'cnn_conv_2_out_c_ehP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_9_V' to 'cnn_conv_2_out_c_eiP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_0_V' to 'cnn_conv_2_out_c_ejP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_1_V' to 'cnn_conv_2_out_c_ekP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_2_V' to 'cnn_conv_2_out_c_elP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_3_V' to 'cnn_conv_2_out_c_emP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_4_V' to 'cnn_conv_2_out_c_enQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_5_V' to 'cnn_conv_2_out_c_eoQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_6_V' to 'cnn_conv_2_out_c_epQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_7_V' to 'cnn_conv_2_out_c_eqQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_8_V' to 'cnn_conv_2_out_c_erQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_9_V' to 'cnn_conv_2_out_c_esQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_0_V' to 'cnn_conv_2_out_c_etR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_1_V' to 'cnn_conv_2_out_c_euR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_2_V' to 'cnn_conv_2_out_c_evR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_3_V' to 'cnn_conv_2_out_c_ewR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_4_V' to 'cnn_conv_2_out_c_exR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_5_V' to 'cnn_conv_2_out_c_eyR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_6_V' to 'cnn_conv_2_out_c_ezS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_7_V' to 'cnn_conv_2_out_c_eAS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_8_V' to 'cnn_conv_2_out_c_eBS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_9_V' to 'cnn_conv_2_out_c_eCS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_0_V' to 'cnn_conv_2_out_c_eDS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_1_V' to 'cnn_conv_2_out_c_eES' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_2_V' to 'cnn_conv_2_out_c_eFT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_3_V' to 'cnn_conv_2_out_c_eGT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_4_V' to 'cnn_conv_2_out_c_eHT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_5_V' to 'cnn_conv_2_out_c_eIT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_6_V' to 'cnn_conv_2_out_c_eJT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_7_V' to 'cnn_conv_2_out_c_eKT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_8_V' to 'cnn_conv_2_out_c_eLT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_9_V' to 'cnn_conv_2_out_c_eMU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_2_out_V' to 'cnn_max_pool_2_oueNU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_2_out_c_V' to 'cnn_max_pool_2_oueOU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_0_V' to 'cnn_flat_array_c_ePU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_1_V' to 'cnn_flat_array_c_eQU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_2_V' to 'cnn_flat_array_c_eRU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_3_V' to 'cnn_flat_array_c_eSV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_4_V' to 'cnn_flat_array_c_eTV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_5_V' to 'cnn_flat_array_c_eUV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_6_V' to 'cnn_flat_array_c_eVV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_7_V' to 'cnn_flat_array_c_eWV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_8_V' to 'cnn_flat_array_c_eXV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_9_V' to 'cnn_flat_array_c_eYW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_10_V' to 'cnn_flat_array_c_eZW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_11_V' to 'cnn_flat_array_c_e0W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_12_V' to 'cnn_flat_array_c_e1W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_13_V' to 'cnn_flat_array_c_e2W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_14_V' to 'cnn_flat_array_c_e3W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_15_V' to 'cnn_flat_array_c_e4X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_16_V' to 'cnn_flat_array_c_e5X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_17_V' to 'cnn_flat_array_c_e6X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_18_V' to 'cnn_flat_array_c_e7X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_19_V' to 'cnn_flat_array_c_e8X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_20_V' to 'cnn_flat_array_c_e9X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_21_V' to 'cnn_flat_array_c_faY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_22_V' to 'cnn_flat_array_c_fbY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_23_V' to 'cnn_flat_array_c_fcY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_24_V' to 'cnn_flat_array_c_fdY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_0_V' to 'cnn_dense_1_out_cfeY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_1_V' to 'cnn_dense_1_out_cffY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_2_V' to 'cnn_dense_1_out_cfgY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_3_V' to 'cnn_dense_1_out_cfhZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_4_V' to 'cnn_dense_1_out_cfiZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fpext_32ns_64_2_1' to 'cnn_fpext_32ns_64fjZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_urem_3ns_3ns_3_7_1' to 'cnn_urem_3ns_3ns_fkZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_6ns_5ns_10_1_1' to 'cnn_mac_muladd_5nflZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_4ns_5ns_4ns_8_1_1' to 'cnn_mac_muladd_4nfmZ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fpext_32ns_64fjZ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_4nfmZ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nflZ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_134_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_332_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_3ns_3ns_fkZ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_4ns_3ns_bbk': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_5ns_3ns_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 9.024 seconds; current allocated memory: 868.399 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_urem_5ns_3ns_eOg_div'
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_biacud_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_urem_4ns_3ns_bbk_div'
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weijbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weikbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weilbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weimb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weincg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weipcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weircU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weisc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weitde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weivdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weixdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weizec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei1iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei2iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei3i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei7jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei8jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bia9j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_wbil_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_bbjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wbml_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_bbnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_f_x_lsbpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_bqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_brm_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_sdiv_22ns_14sbsm_div'
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_obtn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_obun_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_out_dense_abvn_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_urem_3ns_3ns_fkZ_div'
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_bxn_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_byn_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_bBo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_c_bGp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oub6t_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oucjv_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oucpw_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oucHz_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_oueNU_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_oueOU_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_c_ePU_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_1_out_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_1_out_cfeY_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_2_out_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_prediction_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:40 ; elapsed = 00:04:12 . Memory (MB): peak = 1099.512 ; gain = 1007.969
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 251.83 seconds; peak allocated memory: 868.399 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_out.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/max_pool_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:02:00 . Memory (MB): peak = 188.680 ; gain = 97.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:02:00 . Memory (MB): peak = 188.680 ; gain = 97.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:02:18 . Memory (MB): peak = 436.828 ; gain = 345.320
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_lp/dense_out.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_1' into 'cnn' (cnn_ap_lp/cnn.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_2' into 'cnn' (cnn_ap_lp/cnn.cpp:108) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_out' into 'cnn' (cnn_ap_lp/cnn.cpp:117) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:02:20 . Memory (MB): peak = 509.984 ; gain = 418.477
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter_Loop' (cnn_ap_lp/max_pool_2.cpp:11) in function 'max_pool_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter2_Loop' (cnn_ap_lp/conv_2.cpp:15) in function 'conv_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Loop' (cnn_ap_lp/max_pool_1.cpp:14) in function 'max_pool_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter1_Loop' (cnn_ap_lp/conv_1.cpp:15) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<15, 7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<15, 7>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<15, 7>' completely with a factor of 17.
INFO: [XFORM 203-501] Unrolling loop 'Flat_Loop' (cnn_ap_lp/dense_out.cpp:47) in function 'dense_out' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'FLAT_LOOP' (cnn_ap_lp/dense_2.cpp:13) in function 'dense_2' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'FLAT_LOOP' (cnn_ap_lp/dense_1.cpp:13) in function 'dense_1' partially with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Row_Loop' (cnn_ap_lp/max_pool_2.cpp:14) in function 'max_pool_2' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Col_Loop' (cnn_ap_lp/max_pool_2.cpp:17) in function 'max_pool_2' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Pool_Row_Loop' (cnn_ap_lp/max_pool_2.cpp:21) in function 'max_pool_2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Col_Loop' (cnn_ap_lp/max_pool_2.cpp:24) in function 'max_pool_2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (cnn_ap_lp/conv_2.cpp:19) in function 'conv_2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (cnn_ap_lp/conv_2.cpp:22) in function 'conv_2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (cnn_ap_lp/conv_2.cpp:25) in function 'conv_2' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Col_Loop' (cnn_ap_lp/max_pool_1.cpp:17) in function 'max_pool_1' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Pool_Row_Loop' (cnn_ap_lp/max_pool_1.cpp:21) in function 'max_pool_1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Col_Loop' (cnn_ap_lp/max_pool_1.cpp:24) in function 'max_pool_1' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Filter1_Loop' (cnn_ap_lp/conv_1.cpp:15) in function 'conv_1' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (cnn_ap_lp/conv_1.cpp:19) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (cnn_ap_lp/conv_1.cpp:22) in function 'conv_1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.2' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'conv_1_input.V' (cnn_ap_lp/cnn.cpp:19) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_1_out.V' (cnn_ap_lp/cnn.cpp:32) in dimension 3 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_1_out_c.V' (cnn_ap_lp/cnn.cpp:35) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out.V' (cnn_ap_lp/cnn.cpp:46) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out_c.V' (cnn_ap_lp/cnn.cpp:49) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_2_out_c.V' (cnn_ap_lp/cnn.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array_c.V' (cnn_ap_lp/cnn.cpp:91) in dimension 1 with a cyclic factor 25.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out_c.V' (cnn_ap_lp/cnn.cpp:101) in dimension 1 with a cyclic factor 5.
INFO: [XFORM 203-101] Partitioning array 'dense_2_out_c.V' (cnn_ap_lp/cnn.cpp:110) in dimension 1 with a cyclic factor 5.
INFO: [XFORM 203-101] Partitioning array 'conv_1_input.V' (cnn_ap_lp/cnn.cpp:19) in dimension 2 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out_c.V' (cnn_ap_lp/cnn.cpp:49) in dimension 2 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_2_out_c.V' (cnn_ap_lp/cnn.cpp:63) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out_c.V' (cnn_ap_lp/cnn.cpp:49) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_lp/dense_out.cpp:22) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<15, 7>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_2.cpp:34:21) to (cnn_ap_lp/conv_2.cpp:34:21) in function 'conv_2'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:34:13) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 118 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:14:36) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 118 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/cnn.cpp:26:4) to (cnn_ap_lp/cnn.cpp:27:4) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/cnn.cpp:119:33) to (cnn_ap_lp/cnn.cpp:119:28) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:02:28 . Memory (MB): peak = 675.492 ; gain = 583.984
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (cnn_ap_lp/max_pool_1.cpp:11:6) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn_ap_lp/flat.cpp:10:10) in function 'flat'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_lp/flat.cpp:7:6) in function 'flat'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Dense_Loop' (cnn_ap_lp/dense_out.cpp:42:6) in function 'dense_out' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_LOOP' (cnn_ap_lp/dense_2.cpp:9:31) in function 'dense_2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_LOOP' (cnn_ap_lp/dense_1.cpp:9:31) in function 'dense_1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn_ap_lp/conv_2.cpp:12:10) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_lp/conv_2.cpp:9:6) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn_ap_lp/conv_1.cpp:12:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_lp/conv_1.cpp:9:6) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (cnn_ap_lp/cnn.cpp:23:15) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Cov1L2' (cnn_ap_lp/cnn.cpp:38:38) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Cov1L1' (cnn_ap_lp/cnn.cpp:37:37) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Mp1L2' (cnn_ap_lp/cnn.cpp:52:43) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Mp1L1' (cnn_ap_lp/cnn.cpp:51:42) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Cov2L2' (cnn_ap_lp/cnn.cpp:66:38) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Cov2L1' (cnn_ap_lp/cnn.cpp:65:37) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Mp2L2' (cnn_ap_lp/cnn.cpp:80:43) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Mp2L1' (cnn_ap_lp/cnn.cpp:79:42) in function 'cnn'.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<15, 7>' to 'exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:02:40 . Memory (MB): peak = 835.598 ; gain = 744.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<15, 7>' to 'exp_15_7_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter1_Loop'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 161.736 seconds; current allocated memory: 748.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.611 seconds; current allocated memory: 752.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Row_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.782 seconds; current allocated memory: 753.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 754.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter2_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.285 seconds; current allocated memory: 762.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.245 seconds; current allocated memory: 769.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('max_pool_out_V_addr_2_write_ln36', cnn_ap_lp/max_pool_2.cpp:36) of variable 'select_ln29_11', cnn_ap_lp/max_pool_2.cpp:29 on array 'max_pool_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'max_pool_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.156 seconds; current allocated memory: 770.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.832 seconds; current allocated memory: 772.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.958 seconds; current allocated memory: 773.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 773.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FLAT_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 12.
WARNING: [SCHED 204-21] Estimated clock period (18.46ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_1' consists of the following:
	'mul' operation of DSP[67] ('mul_ln1192', cnn_ap_lp/dense_1.cpp:14) [65]  (3.36 ns)
	'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14) [67]  (3.02 ns)
	'add' operation of DSP[83] ('add_ln1192_19', cnn_ap_lp/dense_1.cpp:14) [83]  (3.02 ns)
	'add' operation of DSP[98] ('add_ln1192_20', cnn_ap_lp/dense_1.cpp:14) [98]  (3.02 ns)
	'add' operation of DSP[113] ('add_ln1192_21', cnn_ap_lp/dense_1.cpp:14) [113]  (3.02 ns)
	'add' operation of DSP[128] ('add_ln1192_22', cnn_ap_lp/dense_1.cpp:14) [128]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.253 seconds; current allocated memory: 775.196 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.039 seconds; current allocated memory: 777.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FLAT_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'dense_2' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation of DSP[142] ('add_ln1192_14', cnn_ap_lp/dense_2.cpp:14) and 'add' operation of DSP[50] ('add_ln1192', cnn_ap_lp/dense_2.cpp:14).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (18.46ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_2' consists of the following:
	'mul' operation of DSP[50] ('mul_ln1192', cnn_ap_lp/dense_2.cpp:14) [48]  (3.36 ns)
	'add' operation of DSP[50] ('add_ln1192', cnn_ap_lp/dense_2.cpp:14) [50]  (3.02 ns)
	'add' operation of DSP[69] ('add_ln1192_10', cnn_ap_lp/dense_2.cpp:14) [69]  (3.02 ns)
	'add' operation of DSP[87] ('add_ln1192_11', cnn_ap_lp/dense_2.cpp:14) [87]  (3.02 ns)
	'add' operation of DSP[105] ('add_ln1192_12', cnn_ap_lp/dense_2.cpp:14) [105]  (3.02 ns)
	'add' operation of DSP[123] ('add_ln1192_13', cnn_ap_lp/dense_2.cpp:14) [123]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.152 seconds; current allocated memory: 778.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 778.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<15, 7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 779.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 779.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Max_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Sum_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Prediction_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 779.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 779.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Flat_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'dense_out' (Loop: Flat_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation of DSP[146] ('add_ln1192_5', cnn_ap_lp/dense_out.cpp:48) and 'add' operation of DSP[50] ('add_ln1192', cnn_ap_lp/dense_out.cpp:48).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('dense_2_out_V_load_4', cnn_ap_lp/dense_out.cpp:48) on array 'dense_2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dense_2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 780.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 781.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_INPUT_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'Cov1L1_Cov1L2_ConvL3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Mp1L1_Mp1L2_Mp1L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Cov2L1_Cov2L2_Cov2L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Mp2L1_Mp2L2_Mp2L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'F1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'D1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'D3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.159 seconds; current allocated memory: 785.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.883 seconds; current allocated memory: 813.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_V' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_bias_V' to 'conv_1_conv_1_biacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dcmp_64ns_64ns_1_2_1' to 'cnn_dcmp_64ns_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_urem_5ns_3ns_3_9_1' to 'cnn_urem_5ns_3ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_9s_24_1_1' to 'cnn_mul_mul_14s_9fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_9s_14s_24_1_1' to 'cnn_mul_mul_9s_14g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_9fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_9s_14g8j': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_5ns_3ns_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 2.907 seconds; current allocated memory: 821.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 4.631 seconds; current allocated memory: 825.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_1' to 'conv_2_conv_2_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_2' to 'conv_2_conv_2_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_3' to 'conv_2_conv_2_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_4' to 'conv_2_conv_2_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_5' to 'conv_2_conv_2_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1' to 'conv_2_conv_2_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_1' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_2' to 'conv_2_conv_2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_3' to 'conv_2_conv_2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_4' to 'conv_2_conv_2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_5' to 'conv_2_conv_2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2' to 'conv_2_conv_2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_1' to 'conv_2_conv_2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_2' to 'conv_2_conv_2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_3' to 'conv_2_conv_2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_4' to 'conv_2_conv_2_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_5' to 'conv_2_conv_2_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0' to 'conv_2_conv_2_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_1' to 'conv_2_conv_2_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_2' to 'conv_2_conv_2_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_3' to 'conv_2_conv_2_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_4' to 'conv_2_conv_2_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_5' to 'conv_2_conv_2_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1' to 'conv_2_conv_2_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_1' to 'conv_2_conv_2_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_2' to 'conv_2_conv_2_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_3' to 'conv_2_conv_2_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_4' to 'conv_2_conv_2_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_5' to 'conv_2_conv_2_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2' to 'conv_2_conv_2_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_1' to 'conv_2_conv_2_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_2' to 'conv_2_conv_2_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_3' to 'conv_2_conv_2_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_4' to 'conv_2_conv_2_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_5' to 'conv_2_conv_2_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0' to 'conv_2_conv_2_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_1' to 'conv_2_conv_2_weiShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_2' to 'conv_2_conv_2_weiThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_3' to 'conv_2_conv_2_weiUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_4' to 'conv_2_conv_2_weiVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_5' to 'conv_2_conv_2_weiWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1' to 'conv_2_conv_2_weiXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_1' to 'conv_2_conv_2_weiYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_2' to 'conv_2_conv_2_weiZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_3' to 'conv_2_conv_2_wei0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_4' to 'conv_2_conv_2_wei1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_5' to 'conv_2_conv_2_wei2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2' to 'conv_2_conv_2_wei3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_1' to 'conv_2_conv_2_wei4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_2' to 'conv_2_conv_2_wei5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_3' to 'conv_2_conv_2_wei6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_4' to 'conv_2_conv_2_wei7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_5' to 'conv_2_conv_2_wei8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_bias_V' to 'conv_2_conv_2_bia9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0' to 'conv_2_conv_2_weibak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_urem_4ns_3ns_3_8_1' to 'cnn_urem_4ns_3ns_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_4ns_4ns_8_1_1' to 'cnn_mac_muladd_5nbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_8s_22_1_1' to 'cnn_mul_mul_14s_8bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_9s_14s_23_1_1' to 'cnn_mul_mul_9s_14bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_8s_14s_22_1_1' to 'cnn_mul_mul_8s_14bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_10s_14s_24_1_1' to 'cnn_mul_mul_10s_1bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_7s_14s_22ns_22_1_1' to 'cnn_mac_muladd_7sbhl' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nbck': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_7sbhl': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_10s_1bgk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_8bdk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_8s_14bfk': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_9s_14bek': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_4ns_3ns_bbk': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 2.553 seconds; current allocated memory: 836.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 8.736 seconds; current allocated memory: 842.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 2.387 seconds; current allocated memory: 843.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_weights_V' to 'dense_1_dense_1_wbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_bias_V' to 'dense_1_dense_1_bbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9ns_7ns_6ns_15_1_1' to 'cnn_mac_muladd_9nbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9s_14s_22ns_22_1_1' to 'cnn_mac_muladd_9sbll' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9nbkl': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9sbll': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 848.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V' to 'dense_2_dense_2_wbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_bias_V' to 'dense_2_dense_2_bbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9s_13ns_22ns_22_1_1' to 'cnn_mac_muladd_9sbom' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9sbom': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111]  Elapsed time: 2.921 seconds; current allocated memory: 850.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_f_x_lsb_table_V' to 'exp_15_7_s_f_x_lsbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_2_m_1_tabl' to 'exp_15_7_s_exp_x_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_1_table_V' to 'exp_15_7_s_exp_x_brm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_15_7_s'.
INFO: [HLS 200-111]  Elapsed time: 1.117 seconds; current allocated memory: 851.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_sdiv_22ns_14s_14_26_1' to 'cnn_sdiv_22ns_14sbsm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_sdiv_22ns_14sbsm': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'soft_max'.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 852.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_V' to 'dense_out_dense_obtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_bias_V' to 'dense_out_dense_obun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_array_V' to 'dense_out_dense_abvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_13ns_9s_22ns_22_1_1' to 'cnn_mac_muladd_13bwn' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_13bwn': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_out'.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 853.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/cnn_input' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction_output' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_0_V' to 'cnn_conv_1_input_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_1_V' to 'cnn_conv_1_input_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_2_V' to 'cnn_conv_1_input_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_0_V' to 'cnn_conv_1_input_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_1_V' to 'cnn_conv_1_input_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_2_V' to 'cnn_conv_1_input_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_0_V' to 'cnn_conv_1_input_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_1_V' to 'cnn_conv_1_input_bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_2_V' to 'cnn_conv_1_input_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_0_V' to 'cnn_conv_1_out_c_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_1_V' to 'cnn_conv_1_out_c_bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_2_V' to 'cnn_conv_1_out_c_bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_3_V' to 'cnn_conv_1_out_c_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_4_V' to 'cnn_conv_1_out_c_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_5_V' to 'cnn_conv_1_out_c_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_6_V' to 'cnn_conv_1_out_c_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_7_V' to 'cnn_conv_1_out_c_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_8_V' to 'cnn_conv_1_out_c_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_9_V' to 'cnn_conv_1_out_c_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_10_V' to 'cnn_conv_1_out_c_bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_11_V' to 'cnn_conv_1_out_c_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_12_V' to 'cnn_conv_1_out_c_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_13_V' to 'cnn_conv_1_out_c_bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_14_V' to 'cnn_conv_1_out_c_bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_15_V' to 'cnn_conv_1_out_c_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_16_V' to 'cnn_conv_1_out_c_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_17_V' to 'cnn_conv_1_out_c_bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_18_V' to 'cnn_conv_1_out_c_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_19_V' to 'cnn_conv_1_out_c_bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_20_V' to 'cnn_conv_1_out_c_b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_21_V' to 'cnn_conv_1_out_c_b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_22_V' to 'cnn_conv_1_out_c_b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_23_V' to 'cnn_conv_1_out_c_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_24_V' to 'cnn_conv_1_out_c_b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_25_V' to 'cnn_conv_1_out_c_b5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_V' to 'cnn_max_pool_1_oub6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_V' to 'cnn_max_pool_1_oub7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_V' to 'cnn_max_pool_1_oub8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_3_V' to 'cnn_max_pool_1_oub9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_4_V' to 'cnn_max_pool_1_oucau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_5_V' to 'cnn_max_pool_1_oucbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_6_V' to 'cnn_max_pool_1_ouccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_7_V' to 'cnn_max_pool_1_oucdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_8_V' to 'cnn_max_pool_1_ouceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_9_V' to 'cnn_max_pool_1_oucfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_10_V' to 'cnn_max_pool_1_oucgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_11_V' to 'cnn_max_pool_1_ouchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_12_V' to 'cnn_max_pool_1_ouciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_s' to 'cnn_max_pool_1_oucjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_2' to 'cnn_max_pool_1_ouckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_3' to 'cnn_max_pool_1_ouclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_4' to 'cnn_max_pool_1_oucmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_5' to 'cnn_max_pool_1_oucnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_6' to 'cnn_max_pool_1_oucow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_7' to 'cnn_max_pool_1_oucpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_8' to 'cnn_max_pool_1_oucqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_9' to 'cnn_max_pool_1_oucrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_10' to 'cnn_max_pool_1_oucsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_11' to 'cnn_max_pool_1_ouctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_12' to 'cnn_max_pool_1_oucux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_13' to 'cnn_max_pool_1_oucvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_14' to 'cnn_max_pool_1_oucwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_15' to 'cnn_max_pool_1_oucxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_16' to 'cnn_max_pool_1_oucyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_17' to 'cnn_max_pool_1_ouczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_18' to 'cnn_max_pool_1_oucAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_s' to 'cnn_max_pool_1_oucBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_1' to 'cnn_max_pool_1_oucCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_2' to 'cnn_max_pool_1_oucDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_3' to 'cnn_max_pool_1_oucEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_4' to 'cnn_max_pool_1_oucFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_5' to 'cnn_max_pool_1_oucGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_6' to 'cnn_max_pool_1_oucHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_7' to 'cnn_max_pool_1_oucIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_8' to 'cnn_max_pool_1_oucJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_9' to 'cnn_max_pool_1_oucKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_10' to 'cnn_max_pool_1_oucLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_11' to 'cnn_max_pool_1_oucMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_12' to 'cnn_max_pool_1_oucNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_13' to 'cnn_max_pool_1_oucOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_14' to 'cnn_max_pool_1_oucPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_15' to 'cnn_max_pool_1_oucQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_16' to 'cnn_max_pool_1_oucRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_17' to 'cnn_max_pool_1_oucSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_s' to 'cnn_max_pool_1_oucTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_1' to 'cnn_max_pool_1_oucUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_2' to 'cnn_max_pool_1_oucVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_3' to 'cnn_max_pool_1_oucWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_4' to 'cnn_max_pool_1_oucXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_5' to 'cnn_max_pool_1_oucYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_6' to 'cnn_max_pool_1_oucZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_7' to 'cnn_max_pool_1_ouc0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_8' to 'cnn_max_pool_1_ouc1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_9' to 'cnn_max_pool_1_ouc2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_10' to 'cnn_max_pool_1_ouc3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_11' to 'cnn_max_pool_1_ouc4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_12' to 'cnn_max_pool_1_ouc5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_13' to 'cnn_max_pool_1_ouc6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_14' to 'cnn_max_pool_1_ouc7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_15' to 'cnn_max_pool_1_ouc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_16' to 'cnn_max_pool_1_ouc9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_17' to 'cnn_max_pool_1_oudaE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_0_V' to 'cnn_conv_2_out_c_dbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_1_V' to 'cnn_conv_2_out_c_dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_2_V' to 'cnn_conv_2_out_c_ddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_3_V' to 'cnn_conv_2_out_c_deE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_4_V' to 'cnn_conv_2_out_c_dfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_5_V' to 'cnn_conv_2_out_c_dgE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_6_V' to 'cnn_conv_2_out_c_dhF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_7_V' to 'cnn_conv_2_out_c_diF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_8_V' to 'cnn_conv_2_out_c_djF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_9_V' to 'cnn_conv_2_out_c_dkF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_0_V' to 'cnn_conv_2_out_c_dlF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_1_V' to 'cnn_conv_2_out_c_dmF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_2_V' to 'cnn_conv_2_out_c_dnG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_3_V' to 'cnn_conv_2_out_c_doG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_4_V' to 'cnn_conv_2_out_c_dpG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_5_V' to 'cnn_conv_2_out_c_dqG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_6_V' to 'cnn_conv_2_out_c_drG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_7_V' to 'cnn_conv_2_out_c_dsG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_8_V' to 'cnn_conv_2_out_c_dtH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_9_V' to 'cnn_conv_2_out_c_duH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_0_V' to 'cnn_conv_2_out_c_dvH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_1_V' to 'cnn_conv_2_out_c_dwH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_2_V' to 'cnn_conv_2_out_c_dxH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_3_V' to 'cnn_conv_2_out_c_dyH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_4_V' to 'cnn_conv_2_out_c_dzI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_5_V' to 'cnn_conv_2_out_c_dAI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_6_V' to 'cnn_conv_2_out_c_dBI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_7_V' to 'cnn_conv_2_out_c_dCI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_8_V' to 'cnn_conv_2_out_c_dDI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_9_V' to 'cnn_conv_2_out_c_dEI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_0_V' to 'cnn_conv_2_out_c_dFJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_1_V' to 'cnn_conv_2_out_c_dGJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_2_V' to 'cnn_conv_2_out_c_dHJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_3_V' to 'cnn_conv_2_out_c_dIJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_4_V' to 'cnn_conv_2_out_c_dJJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_5_V' to 'cnn_conv_2_out_c_dKJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_6_V' to 'cnn_conv_2_out_c_dLJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_7_V' to 'cnn_conv_2_out_c_dMK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_8_V' to 'cnn_conv_2_out_c_dNK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_9_V' to 'cnn_conv_2_out_c_dOK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_0_V' to 'cnn_conv_2_out_c_dPK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_1_V' to 'cnn_conv_2_out_c_dQK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_2_V' to 'cnn_conv_2_out_c_dRK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_3_V' to 'cnn_conv_2_out_c_dSL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_4_V' to 'cnn_conv_2_out_c_dTL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_5_V' to 'cnn_conv_2_out_c_dUL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_6_V' to 'cnn_conv_2_out_c_dVL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_7_V' to 'cnn_conv_2_out_c_dWL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_8_V' to 'cnn_conv_2_out_c_dXL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_9_V' to 'cnn_conv_2_out_c_dYM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_0_V' to 'cnn_conv_2_out_c_dZM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_1_V' to 'cnn_conv_2_out_c_d0M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_2_V' to 'cnn_conv_2_out_c_d1M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_3_V' to 'cnn_conv_2_out_c_d2M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_4_V' to 'cnn_conv_2_out_c_d3M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_5_V' to 'cnn_conv_2_out_c_d4N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_6_V' to 'cnn_conv_2_out_c_d5N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_7_V' to 'cnn_conv_2_out_c_d6N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_8_V' to 'cnn_conv_2_out_c_d7N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_9_V' to 'cnn_conv_2_out_c_d8N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_0_V' to 'cnn_conv_2_out_c_d9N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_1_V' to 'cnn_conv_2_out_c_eaO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_2_V' to 'cnn_conv_2_out_c_ebO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_3_V' to 'cnn_conv_2_out_c_ecO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_4_V' to 'cnn_conv_2_out_c_edO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_5_V' to 'cnn_conv_2_out_c_eeO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_6_V' to 'cnn_conv_2_out_c_efO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_7_V' to 'cnn_conv_2_out_c_egO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_8_V' to 'cnn_conv_2_out_c_ehP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_9_V' to 'cnn_conv_2_out_c_eiP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_0_V' to 'cnn_conv_2_out_c_ejP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_1_V' to 'cnn_conv_2_out_c_ekP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_2_V' to 'cnn_conv_2_out_c_elP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_3_V' to 'cnn_conv_2_out_c_emP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_4_V' to 'cnn_conv_2_out_c_enQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_5_V' to 'cnn_conv_2_out_c_eoQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_6_V' to 'cnn_conv_2_out_c_epQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_7_V' to 'cnn_conv_2_out_c_eqQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_8_V' to 'cnn_conv_2_out_c_erQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_9_V' to 'cnn_conv_2_out_c_esQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_0_V' to 'cnn_conv_2_out_c_etR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_1_V' to 'cnn_conv_2_out_c_euR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_2_V' to 'cnn_conv_2_out_c_evR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_3_V' to 'cnn_conv_2_out_c_ewR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_4_V' to 'cnn_conv_2_out_c_exR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_5_V' to 'cnn_conv_2_out_c_eyR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_6_V' to 'cnn_conv_2_out_c_ezS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_7_V' to 'cnn_conv_2_out_c_eAS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_8_V' to 'cnn_conv_2_out_c_eBS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_9_V' to 'cnn_conv_2_out_c_eCS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_0_V' to 'cnn_conv_2_out_c_eDS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_1_V' to 'cnn_conv_2_out_c_eES' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_2_V' to 'cnn_conv_2_out_c_eFT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_3_V' to 'cnn_conv_2_out_c_eGT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_4_V' to 'cnn_conv_2_out_c_eHT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_5_V' to 'cnn_conv_2_out_c_eIT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_6_V' to 'cnn_conv_2_out_c_eJT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_7_V' to 'cnn_conv_2_out_c_eKT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_8_V' to 'cnn_conv_2_out_c_eLT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_9_V' to 'cnn_conv_2_out_c_eMU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_2_out_V' to 'cnn_max_pool_2_oueNU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_2_out_c_V' to 'cnn_max_pool_2_oueOU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_0_V' to 'cnn_flat_array_c_ePU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_1_V' to 'cnn_flat_array_c_eQU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_2_V' to 'cnn_flat_array_c_eRU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_3_V' to 'cnn_flat_array_c_eSV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_4_V' to 'cnn_flat_array_c_eTV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_5_V' to 'cnn_flat_array_c_eUV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_6_V' to 'cnn_flat_array_c_eVV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_7_V' to 'cnn_flat_array_c_eWV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_8_V' to 'cnn_flat_array_c_eXV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_9_V' to 'cnn_flat_array_c_eYW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_10_V' to 'cnn_flat_array_c_eZW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_11_V' to 'cnn_flat_array_c_e0W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_12_V' to 'cnn_flat_array_c_e1W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_13_V' to 'cnn_flat_array_c_e2W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_14_V' to 'cnn_flat_array_c_e3W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_15_V' to 'cnn_flat_array_c_e4X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_16_V' to 'cnn_flat_array_c_e5X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_17_V' to 'cnn_flat_array_c_e6X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_18_V' to 'cnn_flat_array_c_e7X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_19_V' to 'cnn_flat_array_c_e8X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_20_V' to 'cnn_flat_array_c_e9X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_21_V' to 'cnn_flat_array_c_faY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_22_V' to 'cnn_flat_array_c_fbY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_23_V' to 'cnn_flat_array_c_fcY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_24_V' to 'cnn_flat_array_c_fdY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_0_V' to 'cnn_dense_1_out_cfeY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_1_V' to 'cnn_dense_1_out_cffY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_2_V' to 'cnn_dense_1_out_cfgY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_3_V' to 'cnn_dense_1_out_cfhZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_4_V' to 'cnn_dense_1_out_cfiZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fpext_32ns_64_2_1' to 'cnn_fpext_32ns_64fjZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_urem_3ns_3ns_3_7_1' to 'cnn_urem_3ns_3ns_fkZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_6ns_5ns_10_1_1' to 'cnn_mac_muladd_5nflZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_4ns_5ns_4ns_8_1_1' to 'cnn_mac_muladd_4nfmZ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fpext_32ns_64fjZ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_4nfmZ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nflZ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_134_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_332_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_3ns_3ns_fkZ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_4ns_3ns_bbk': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_5ns_3ns_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 9.087 seconds; current allocated memory: 868.399 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_urem_5ns_3ns_eOg_div'
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_biacud_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_urem_4ns_3ns_bbk_div'
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weijbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weikbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weilbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weimb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weincg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weipcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weircU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weisc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weitde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weivdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weixdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weizec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei1iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei2iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei3i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei7jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei8jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bia9j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_wbil_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_bbjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wbml_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_bbnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_f_x_lsbpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_bqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_brm_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_sdiv_22ns_14sbsm_div'
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_obtn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_obun_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_out_dense_abvn_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_urem_3ns_3ns_fkZ_div'
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_bxn_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_byn_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_bBo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_c_bGp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oub6t_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oucjv_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oucpw_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oucHz_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_oueNU_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_oueOU_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_c_ePU_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_1_out_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_1_out_cfeY_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_2_out_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_prediction_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:35 ; elapsed = 00:04:07 . Memory (MB): peak = 1100.855 ; gain = 1009.348
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 247.349 seconds; peak allocated memory: 868.399 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_out.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/max_pool_2.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:02:00 . Memory (MB): peak = 187.344 ; gain = 95.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:02:00 . Memory (MB): peak = 187.344 ; gain = 95.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:02:18 . Memory (MB): peak = 437.203 ; gain = 345.684
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_lp/dense_out.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_1' into 'cnn' (cnn_ap_lp/cnn.cpp:99) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_2' into 'cnn' (cnn_ap_lp/cnn.cpp:108) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_out' into 'cnn' (cnn_ap_lp/cnn.cpp:117) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:02:20 . Memory (MB): peak = 511.430 ; gain = 419.910
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter_Loop' (cnn_ap_lp/max_pool_2.cpp:11) in function 'max_pool_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter2_Loop' (cnn_ap_lp/conv_2.cpp:15) in function 'conv_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Loop' (cnn_ap_lp/max_pool_1.cpp:14) in function 'max_pool_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter1_Loop' (cnn_ap_lp/conv_1.cpp:15) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<15, 7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<15, 7>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<15, 7>' completely with a factor of 17.
INFO: [XFORM 203-501] Unrolling loop 'Flat_Loop' (cnn_ap_lp/dense_out.cpp:47) in function 'dense_out' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'FLAT_LOOP' (cnn_ap_lp/dense_2.cpp:13) in function 'dense_2' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'FLAT_LOOP' (cnn_ap_lp/dense_1.cpp:13) in function 'dense_1' partially with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'Row_Loop' (cnn_ap_lp/max_pool_2.cpp:14) in function 'max_pool_2' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Col_Loop' (cnn_ap_lp/max_pool_2.cpp:17) in function 'max_pool_2' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Pool_Row_Loop' (cnn_ap_lp/max_pool_2.cpp:21) in function 'max_pool_2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Col_Loop' (cnn_ap_lp/max_pool_2.cpp:24) in function 'max_pool_2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (cnn_ap_lp/conv_2.cpp:19) in function 'conv_2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (cnn_ap_lp/conv_2.cpp:22) in function 'conv_2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (cnn_ap_lp/conv_2.cpp:25) in function 'conv_2' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Col_Loop' (cnn_ap_lp/max_pool_1.cpp:17) in function 'max_pool_1' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Pool_Row_Loop' (cnn_ap_lp/max_pool_1.cpp:21) in function 'max_pool_1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Col_Loop' (cnn_ap_lp/max_pool_1.cpp:24) in function 'max_pool_1' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Filter1_Loop' (cnn_ap_lp/conv_1.cpp:15) in function 'conv_1' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (cnn_ap_lp/conv_1.cpp:19) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (cnn_ap_lp/conv_1.cpp:22) in function 'conv_1' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.2' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'conv_1_input.V' (cnn_ap_lp/cnn.cpp:19) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_1_out.V' (cnn_ap_lp/cnn.cpp:32) in dimension 3 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_1_out_c.V' (cnn_ap_lp/cnn.cpp:35) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out.V' (cnn_ap_lp/cnn.cpp:46) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out_c.V' (cnn_ap_lp/cnn.cpp:49) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_2_out_c.V' (cnn_ap_lp/cnn.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array_c.V' (cnn_ap_lp/cnn.cpp:91) in dimension 1 with a cyclic factor 25.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out_c.V' (cnn_ap_lp/cnn.cpp:101) in dimension 1 with a cyclic factor 5.
INFO: [XFORM 203-101] Partitioning array 'dense_2_out_c.V' (cnn_ap_lp/cnn.cpp:110) in dimension 1 with a cyclic factor 5.
INFO: [XFORM 203-101] Partitioning array 'conv_1_input.V' (cnn_ap_lp/cnn.cpp:19) in dimension 2 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out_c.V' (cnn_ap_lp/cnn.cpp:49) in dimension 2 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'conv_2_out_c.V' (cnn_ap_lp/cnn.cpp:63) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out_c.V' (cnn_ap_lp/cnn.cpp:49) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_lp/dense_out.cpp:22) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<15, 7>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_2.cpp:34:21) to (cnn_ap_lp/conv_2.cpp:34:21) in function 'conv_2'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:34:13) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 118 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:14:36) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 118 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/cnn.cpp:26:4) to (cnn_ap_lp/cnn.cpp:27:4) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/cnn.cpp:119:33) to (cnn_ap_lp/cnn.cpp:119:28) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:02:28 . Memory (MB): peak = 678.324 ; gain = 586.805
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (cnn_ap_lp/max_pool_1.cpp:11:6) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn_ap_lp/flat.cpp:10:10) in function 'flat'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_lp/flat.cpp:7:6) in function 'flat'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Dense_Loop' (cnn_ap_lp/dense_out.cpp:42:6) in function 'dense_out' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_LOOP' (cnn_ap_lp/dense_2.cpp:9:31) in function 'dense_2' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'DENSE_LOOP' (cnn_ap_lp/dense_1.cpp:9:31) in function 'dense_1' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn_ap_lp/conv_2.cpp:12:10) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_lp/conv_2.cpp:9:6) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn_ap_lp/conv_1.cpp:12:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn_ap_lp/conv_1.cpp:9:6) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (cnn_ap_lp/cnn.cpp:23:15) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Cov1L2' (cnn_ap_lp/cnn.cpp:38:38) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Cov1L1' (cnn_ap_lp/cnn.cpp:37:37) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Mp1L2' (cnn_ap_lp/cnn.cpp:52:43) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Mp1L1' (cnn_ap_lp/cnn.cpp:51:42) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Cov2L2' (cnn_ap_lp/cnn.cpp:66:38) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Cov2L1' (cnn_ap_lp/cnn.cpp:65:37) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Mp2L2' (cnn_ap_lp/cnn.cpp:80:43) in function 'cnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'Mp2L1' (cnn_ap_lp/cnn.cpp:79:42) in function 'cnn'.
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<15, 7>' to 'exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:02:40 . Memory (MB): peak = 838.016 ; gain = 746.496
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<15, 7>' to 'exp_15_7_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter1_Loop'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 162.03 seconds; current allocated memory: 748.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.666 seconds; current allocated memory: 752.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Row_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.051 seconds; current allocated memory: 753.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 754.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter2_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.35 seconds; current allocated memory: 762.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.395 seconds; current allocated memory: 769.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('max_pool_out_V_addr_2_write_ln36', cnn_ap_lp/max_pool_2.cpp:36) of variable 'select_ln29_11', cnn_ap_lp/max_pool_2.cpp:29 on array 'max_pool_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'max_pool_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 13, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.683 seconds; current allocated memory: 771.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.204 seconds; current allocated memory: 773.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 773.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 773.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FLAT_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
WARNING: [SCHED 204-68] The II Violation in module 'dense_1' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'add' operation of DSP[744] ('add_ln1192_63', cnn_ap_lp/dense_1.cpp:14) and 'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 12.
WARNING: [SCHED 204-21] Estimated clock period (18.46ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_1' consists of the following:
	'mul' operation of DSP[67] ('mul_ln1192', cnn_ap_lp/dense_1.cpp:14) [65]  (3.36 ns)
	'add' operation of DSP[67] ('add_ln1192', cnn_ap_lp/dense_1.cpp:14) [67]  (3.02 ns)
	'add' operation of DSP[83] ('add_ln1192_19', cnn_ap_lp/dense_1.cpp:14) [83]  (3.02 ns)
	'add' operation of DSP[98] ('add_ln1192_20', cnn_ap_lp/dense_1.cpp:14) [98]  (3.02 ns)
	'add' operation of DSP[113] ('add_ln1192_21', cnn_ap_lp/dense_1.cpp:14) [113]  (3.02 ns)
	'add' operation of DSP[128] ('add_ln1192_22', cnn_ap_lp/dense_1.cpp:14) [128]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.492 seconds; current allocated memory: 775.555 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.168 seconds; current allocated memory: 777.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FLAT_LOOP'.
WARNING: [SCHED 204-68] The II Violation in module 'dense_2' (Loop: FLAT_LOOP): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation of DSP[142] ('add_ln1192_14', cnn_ap_lp/dense_2.cpp:14) and 'add' operation of DSP[50] ('add_ln1192', cnn_ap_lp/dense_2.cpp:14).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (18.46ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_2' consists of the following:
	'mul' operation of DSP[50] ('mul_ln1192', cnn_ap_lp/dense_2.cpp:14) [48]  (3.36 ns)
	'add' operation of DSP[50] ('add_ln1192', cnn_ap_lp/dense_2.cpp:14) [50]  (3.02 ns)
	'add' operation of DSP[69] ('add_ln1192_10', cnn_ap_lp/dense_2.cpp:14) [69]  (3.02 ns)
	'add' operation of DSP[87] ('add_ln1192_11', cnn_ap_lp/dense_2.cpp:14) [87]  (3.02 ns)
	'add' operation of DSP[105] ('add_ln1192_12', cnn_ap_lp/dense_2.cpp:14) [105]  (3.02 ns)
	'add' operation of DSP[123] ('add_ln1192_13', cnn_ap_lp/dense_2.cpp:14) [123]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.199 seconds; current allocated memory: 778.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 779.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<15, 7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 779.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 779.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Max_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Sum_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Prediction_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 779.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 780.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Flat_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'dense_out' (Loop: Flat_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation of DSP[146] ('add_ln1192_5', cnn_ap_lp/dense_out.cpp:48) and 'add' operation of DSP[50] ('add_ln1192', cnn_ap_lp/dense_out.cpp:48).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('dense_2_out_V_load_4', cnn_ap_lp/dense_out.cpp:48) on array 'dense_2_out_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dense_2_out_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 780.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 781.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_INPUT_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'Cov1L1_Cov1L2_ConvL3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Mp1L1_Mp1L2_Mp1L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Cov2L1_Cov2L2_Cov2L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Mp2L1_Mp2L2_Mp2L3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'F1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'D1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'D3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.238 seconds; current allocated memory: 785.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.196 seconds; current allocated memory: 814.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_V' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_bias_V' to 'conv_1_conv_1_biacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dcmp_64ns_64ns_1_2_1' to 'cnn_dcmp_64ns_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_urem_5ns_3ns_3_9_1' to 'cnn_urem_5ns_3ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_9s_24_1_1' to 'cnn_mul_mul_14s_9fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_9s_14s_24_1_1' to 'cnn_mul_mul_9s_14g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_9fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_9s_14g8j': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_5ns_3ns_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 3.142 seconds; current allocated memory: 821.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 5.216 seconds; current allocated memory: 826.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_1' to 'conv_2_conv_2_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_2' to 'conv_2_conv_2_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_3' to 'conv_2_conv_2_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_4' to 'conv_2_conv_2_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0_5' to 'conv_2_conv_2_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1' to 'conv_2_conv_2_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_1' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_2' to 'conv_2_conv_2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_3' to 'conv_2_conv_2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_4' to 'conv_2_conv_2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_1_5' to 'conv_2_conv_2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2' to 'conv_2_conv_2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_1' to 'conv_2_conv_2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_2' to 'conv_2_conv_2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_3' to 'conv_2_conv_2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_4' to 'conv_2_conv_2_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_2_5' to 'conv_2_conv_2_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0' to 'conv_2_conv_2_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_1' to 'conv_2_conv_2_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_2' to 'conv_2_conv_2_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_3' to 'conv_2_conv_2_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_4' to 'conv_2_conv_2_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_0_5' to 'conv_2_conv_2_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1' to 'conv_2_conv_2_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_1' to 'conv_2_conv_2_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_2' to 'conv_2_conv_2_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_3' to 'conv_2_conv_2_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_4' to 'conv_2_conv_2_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_1_5' to 'conv_2_conv_2_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2' to 'conv_2_conv_2_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_1' to 'conv_2_conv_2_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_2' to 'conv_2_conv_2_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_3' to 'conv_2_conv_2_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_4' to 'conv_2_conv_2_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_1_2_5' to 'conv_2_conv_2_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0' to 'conv_2_conv_2_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_1' to 'conv_2_conv_2_weiShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_2' to 'conv_2_conv_2_weiThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_3' to 'conv_2_conv_2_weiUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_4' to 'conv_2_conv_2_weiVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_0_5' to 'conv_2_conv_2_weiWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1' to 'conv_2_conv_2_weiXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_1' to 'conv_2_conv_2_weiYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_2' to 'conv_2_conv_2_weiZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_3' to 'conv_2_conv_2_wei0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_4' to 'conv_2_conv_2_wei1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_1_5' to 'conv_2_conv_2_wei2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2' to 'conv_2_conv_2_wei3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_1' to 'conv_2_conv_2_wei4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_2' to 'conv_2_conv_2_wei5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_3' to 'conv_2_conv_2_wei6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_4' to 'conv_2_conv_2_wei7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_2_2_5' to 'conv_2_conv_2_wei8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_bias_V' to 'conv_2_conv_2_bia9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V_0_0' to 'conv_2_conv_2_weibak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_urem_4ns_3ns_3_8_1' to 'cnn_urem_4ns_3ns_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_4ns_4ns_8_1_1' to 'cnn_mac_muladd_5nbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_8s_22_1_1' to 'cnn_mul_mul_14s_8bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_9s_14s_23_1_1' to 'cnn_mul_mul_9s_14bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_8s_14s_22_1_1' to 'cnn_mul_mul_8s_14bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_10s_14s_24_1_1' to 'cnn_mul_mul_10s_1bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_7s_14s_22ns_22_1_1' to 'cnn_mac_muladd_7sbhl' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nbck': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_7sbhl': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_10s_1bgk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_8bdk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_8s_14bfk': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_9s_14bek': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_4ns_3ns_bbk': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 2.821 seconds; current allocated memory: 836.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 9.5 seconds; current allocated memory: 842.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 2.631 seconds; current allocated memory: 844.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_weights_V' to 'dense_1_dense_1_wbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_bias_V' to 'dense_1_dense_1_bbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9ns_7ns_6ns_15_1_1' to 'cnn_mac_muladd_9nbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9s_14s_22ns_22_1_1' to 'cnn_mac_muladd_9sbll' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9nbkl': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9sbll': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.769 seconds; current allocated memory: 849.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V' to 'dense_2_dense_2_wbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_bias_V' to 'dense_2_dense_2_bbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9s_13ns_22ns_22_1_1' to 'cnn_mac_muladd_9sbom' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9sbom': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111]  Elapsed time: 3.132 seconds; current allocated memory: 851.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_f_x_lsb_table_V' to 'exp_15_7_s_f_x_lsbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_2_m_1_tabl' to 'exp_15_7_s_exp_x_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_1_table_V' to 'exp_15_7_s_exp_x_brm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_15_7_s'.
INFO: [HLS 200-111]  Elapsed time: 1.209 seconds; current allocated memory: 851.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_sdiv_22ns_14s_14_26_1' to 'cnn_sdiv_22ns_14sbsm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_sdiv_22ns_14sbsm': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'soft_max'.
INFO: [HLS 200-111]  Elapsed time: 0.675 seconds; current allocated memory: 852.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_V' to 'dense_out_dense_obtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_bias_V' to 'dense_out_dense_obun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_array_V' to 'dense_out_dense_abvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_13ns_9s_22ns_22_1_1' to 'cnn_mac_muladd_13bwn' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_13bwn': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_out'.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 854.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/cnn_input' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction_output' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_0_V' to 'cnn_conv_1_input_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_1_V' to 'cnn_conv_1_input_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_0_2_V' to 'cnn_conv_1_input_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_0_V' to 'cnn_conv_1_input_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_1_V' to 'cnn_conv_1_input_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_1_2_V' to 'cnn_conv_1_input_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_0_V' to 'cnn_conv_1_input_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_1_V' to 'cnn_conv_1_input_bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_input_2_2_V' to 'cnn_conv_1_input_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_0_V' to 'cnn_conv_1_out_c_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_1_V' to 'cnn_conv_1_out_c_bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_2_V' to 'cnn_conv_1_out_c_bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_3_V' to 'cnn_conv_1_out_c_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_4_V' to 'cnn_conv_1_out_c_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_5_V' to 'cnn_conv_1_out_c_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_6_V' to 'cnn_conv_1_out_c_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_7_V' to 'cnn_conv_1_out_c_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_8_V' to 'cnn_conv_1_out_c_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_9_V' to 'cnn_conv_1_out_c_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_10_V' to 'cnn_conv_1_out_c_bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_11_V' to 'cnn_conv_1_out_c_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_12_V' to 'cnn_conv_1_out_c_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_13_V' to 'cnn_conv_1_out_c_bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_14_V' to 'cnn_conv_1_out_c_bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_15_V' to 'cnn_conv_1_out_c_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_16_V' to 'cnn_conv_1_out_c_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_17_V' to 'cnn_conv_1_out_c_bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_18_V' to 'cnn_conv_1_out_c_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_19_V' to 'cnn_conv_1_out_c_bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_20_V' to 'cnn_conv_1_out_c_b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_21_V' to 'cnn_conv_1_out_c_b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_22_V' to 'cnn_conv_1_out_c_b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_23_V' to 'cnn_conv_1_out_c_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_24_V' to 'cnn_conv_1_out_c_b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_1_out_c_25_V' to 'cnn_conv_1_out_c_b5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_0_V' to 'cnn_max_pool_1_oub6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_1_V' to 'cnn_max_pool_1_oub7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_2_V' to 'cnn_max_pool_1_oub8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_3_V' to 'cnn_max_pool_1_oub9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_4_V' to 'cnn_max_pool_1_oucau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_5_V' to 'cnn_max_pool_1_oucbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_6_V' to 'cnn_max_pool_1_ouccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_7_V' to 'cnn_max_pool_1_oucdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_8_V' to 'cnn_max_pool_1_ouceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_9_V' to 'cnn_max_pool_1_oucfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_10_V' to 'cnn_max_pool_1_oucgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_11_V' to 'cnn_max_pool_1_ouchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_12_V' to 'cnn_max_pool_1_ouciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_s' to 'cnn_max_pool_1_oucjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_2' to 'cnn_max_pool_1_ouckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_3' to 'cnn_max_pool_1_ouclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_4' to 'cnn_max_pool_1_oucmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_5' to 'cnn_max_pool_1_oucnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_6' to 'cnn_max_pool_1_oucow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_7' to 'cnn_max_pool_1_oucpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_8' to 'cnn_max_pool_1_oucqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_9' to 'cnn_max_pool_1_oucrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_10' to 'cnn_max_pool_1_oucsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_11' to 'cnn_max_pool_1_ouctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_12' to 'cnn_max_pool_1_oucux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_13' to 'cnn_max_pool_1_oucvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_14' to 'cnn_max_pool_1_oucwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_15' to 'cnn_max_pool_1_oucxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_16' to 'cnn_max_pool_1_oucyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_17' to 'cnn_max_pool_1_ouczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_0_18' to 'cnn_max_pool_1_oucAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_s' to 'cnn_max_pool_1_oucBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_1' to 'cnn_max_pool_1_oucCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_2' to 'cnn_max_pool_1_oucDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_3' to 'cnn_max_pool_1_oucEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_4' to 'cnn_max_pool_1_oucFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_5' to 'cnn_max_pool_1_oucGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_6' to 'cnn_max_pool_1_oucHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_7' to 'cnn_max_pool_1_oucIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_8' to 'cnn_max_pool_1_oucJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_9' to 'cnn_max_pool_1_oucKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_10' to 'cnn_max_pool_1_oucLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_11' to 'cnn_max_pool_1_oucMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_12' to 'cnn_max_pool_1_oucNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_13' to 'cnn_max_pool_1_oucOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_14' to 'cnn_max_pool_1_oucPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_15' to 'cnn_max_pool_1_oucQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_16' to 'cnn_max_pool_1_oucRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_1_17' to 'cnn_max_pool_1_oucSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_s' to 'cnn_max_pool_1_oucTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_1' to 'cnn_max_pool_1_oucUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_2' to 'cnn_max_pool_1_oucVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_3' to 'cnn_max_pool_1_oucWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_4' to 'cnn_max_pool_1_oucXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_5' to 'cnn_max_pool_1_oucYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_6' to 'cnn_max_pool_1_oucZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_7' to 'cnn_max_pool_1_ouc0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_8' to 'cnn_max_pool_1_ouc1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_9' to 'cnn_max_pool_1_ouc2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_10' to 'cnn_max_pool_1_ouc3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_11' to 'cnn_max_pool_1_ouc4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_12' to 'cnn_max_pool_1_ouc5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_13' to 'cnn_max_pool_1_ouc6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_14' to 'cnn_max_pool_1_ouc7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_15' to 'cnn_max_pool_1_ouc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_16' to 'cnn_max_pool_1_ouc9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_c_2_17' to 'cnn_max_pool_1_oudaE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_0_V' to 'cnn_conv_2_out_c_dbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_1_V' to 'cnn_conv_2_out_c_dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_2_V' to 'cnn_conv_2_out_c_ddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_3_V' to 'cnn_conv_2_out_c_deE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_4_V' to 'cnn_conv_2_out_c_dfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_5_V' to 'cnn_conv_2_out_c_dgE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_6_V' to 'cnn_conv_2_out_c_dhF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_7_V' to 'cnn_conv_2_out_c_diF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_8_V' to 'cnn_conv_2_out_c_djF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_0_9_V' to 'cnn_conv_2_out_c_dkF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_0_V' to 'cnn_conv_2_out_c_dlF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_1_V' to 'cnn_conv_2_out_c_dmF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_2_V' to 'cnn_conv_2_out_c_dnG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_3_V' to 'cnn_conv_2_out_c_doG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_4_V' to 'cnn_conv_2_out_c_dpG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_5_V' to 'cnn_conv_2_out_c_dqG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_6_V' to 'cnn_conv_2_out_c_drG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_7_V' to 'cnn_conv_2_out_c_dsG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_8_V' to 'cnn_conv_2_out_c_dtH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_1_9_V' to 'cnn_conv_2_out_c_duH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_0_V' to 'cnn_conv_2_out_c_dvH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_1_V' to 'cnn_conv_2_out_c_dwH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_2_V' to 'cnn_conv_2_out_c_dxH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_3_V' to 'cnn_conv_2_out_c_dyH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_4_V' to 'cnn_conv_2_out_c_dzI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_5_V' to 'cnn_conv_2_out_c_dAI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_6_V' to 'cnn_conv_2_out_c_dBI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_7_V' to 'cnn_conv_2_out_c_dCI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_8_V' to 'cnn_conv_2_out_c_dDI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_2_9_V' to 'cnn_conv_2_out_c_dEI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_0_V' to 'cnn_conv_2_out_c_dFJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_1_V' to 'cnn_conv_2_out_c_dGJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_2_V' to 'cnn_conv_2_out_c_dHJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_3_V' to 'cnn_conv_2_out_c_dIJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_4_V' to 'cnn_conv_2_out_c_dJJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_5_V' to 'cnn_conv_2_out_c_dKJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_6_V' to 'cnn_conv_2_out_c_dLJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_7_V' to 'cnn_conv_2_out_c_dMK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_8_V' to 'cnn_conv_2_out_c_dNK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_3_9_V' to 'cnn_conv_2_out_c_dOK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_0_V' to 'cnn_conv_2_out_c_dPK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_1_V' to 'cnn_conv_2_out_c_dQK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_2_V' to 'cnn_conv_2_out_c_dRK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_3_V' to 'cnn_conv_2_out_c_dSL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_4_V' to 'cnn_conv_2_out_c_dTL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_5_V' to 'cnn_conv_2_out_c_dUL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_6_V' to 'cnn_conv_2_out_c_dVL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_7_V' to 'cnn_conv_2_out_c_dWL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_8_V' to 'cnn_conv_2_out_c_dXL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_4_9_V' to 'cnn_conv_2_out_c_dYM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_0_V' to 'cnn_conv_2_out_c_dZM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_1_V' to 'cnn_conv_2_out_c_d0M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_2_V' to 'cnn_conv_2_out_c_d1M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_3_V' to 'cnn_conv_2_out_c_d2M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_4_V' to 'cnn_conv_2_out_c_d3M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_5_V' to 'cnn_conv_2_out_c_d4N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_6_V' to 'cnn_conv_2_out_c_d5N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_7_V' to 'cnn_conv_2_out_c_d6N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_8_V' to 'cnn_conv_2_out_c_d7N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_5_9_V' to 'cnn_conv_2_out_c_d8N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_0_V' to 'cnn_conv_2_out_c_d9N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_1_V' to 'cnn_conv_2_out_c_eaO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_2_V' to 'cnn_conv_2_out_c_ebO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_3_V' to 'cnn_conv_2_out_c_ecO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_4_V' to 'cnn_conv_2_out_c_edO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_5_V' to 'cnn_conv_2_out_c_eeO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_6_V' to 'cnn_conv_2_out_c_efO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_7_V' to 'cnn_conv_2_out_c_egO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_8_V' to 'cnn_conv_2_out_c_ehP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_6_9_V' to 'cnn_conv_2_out_c_eiP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_0_V' to 'cnn_conv_2_out_c_ejP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_1_V' to 'cnn_conv_2_out_c_ekP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_2_V' to 'cnn_conv_2_out_c_elP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_3_V' to 'cnn_conv_2_out_c_emP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_4_V' to 'cnn_conv_2_out_c_enQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_5_V' to 'cnn_conv_2_out_c_eoQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_6_V' to 'cnn_conv_2_out_c_epQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_7_V' to 'cnn_conv_2_out_c_eqQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_8_V' to 'cnn_conv_2_out_c_erQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_7_9_V' to 'cnn_conv_2_out_c_esQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_0_V' to 'cnn_conv_2_out_c_etR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_1_V' to 'cnn_conv_2_out_c_euR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_2_V' to 'cnn_conv_2_out_c_evR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_3_V' to 'cnn_conv_2_out_c_ewR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_4_V' to 'cnn_conv_2_out_c_exR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_5_V' to 'cnn_conv_2_out_c_eyR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_6_V' to 'cnn_conv_2_out_c_ezS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_7_V' to 'cnn_conv_2_out_c_eAS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_8_V' to 'cnn_conv_2_out_c_eBS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_8_9_V' to 'cnn_conv_2_out_c_eCS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_0_V' to 'cnn_conv_2_out_c_eDS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_1_V' to 'cnn_conv_2_out_c_eES' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_2_V' to 'cnn_conv_2_out_c_eFT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_3_V' to 'cnn_conv_2_out_c_eGT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_4_V' to 'cnn_conv_2_out_c_eHT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_5_V' to 'cnn_conv_2_out_c_eIT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_6_V' to 'cnn_conv_2_out_c_eJT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_7_V' to 'cnn_conv_2_out_c_eKT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_8_V' to 'cnn_conv_2_out_c_eLT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_conv_2_out_c_9_9_V' to 'cnn_conv_2_out_c_eMU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_2_out_V' to 'cnn_max_pool_2_oueNU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_2_out_c_V' to 'cnn_max_pool_2_oueOU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_0_V' to 'cnn_flat_array_c_ePU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_1_V' to 'cnn_flat_array_c_eQU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_2_V' to 'cnn_flat_array_c_eRU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_3_V' to 'cnn_flat_array_c_eSV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_4_V' to 'cnn_flat_array_c_eTV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_5_V' to 'cnn_flat_array_c_eUV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_6_V' to 'cnn_flat_array_c_eVV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_7_V' to 'cnn_flat_array_c_eWV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_8_V' to 'cnn_flat_array_c_eXV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_9_V' to 'cnn_flat_array_c_eYW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_10_V' to 'cnn_flat_array_c_eZW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_11_V' to 'cnn_flat_array_c_e0W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_12_V' to 'cnn_flat_array_c_e1W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_13_V' to 'cnn_flat_array_c_e2W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_14_V' to 'cnn_flat_array_c_e3W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_15_V' to 'cnn_flat_array_c_e4X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_16_V' to 'cnn_flat_array_c_e5X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_17_V' to 'cnn_flat_array_c_e6X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_18_V' to 'cnn_flat_array_c_e7X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_19_V' to 'cnn_flat_array_c_e8X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_20_V' to 'cnn_flat_array_c_e9X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_21_V' to 'cnn_flat_array_c_faY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_22_V' to 'cnn_flat_array_c_fbY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_23_V' to 'cnn_flat_array_c_fcY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_flat_array_c_24_V' to 'cnn_flat_array_c_fdY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_0_V' to 'cnn_dense_1_out_cfeY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_1_V' to 'cnn_dense_1_out_cffY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_2_V' to 'cnn_dense_1_out_cfgY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_3_V' to 'cnn_dense_1_out_cfhZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_out_c_4_V' to 'cnn_dense_1_out_cfiZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fpext_32ns_64_2_1' to 'cnn_fpext_32ns_64fjZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_urem_3ns_3ns_3_7_1' to 'cnn_urem_3ns_3ns_fkZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_6ns_5ns_10_1_1' to 'cnn_mac_muladd_5nflZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_4ns_5ns_4ns_8_1_1' to 'cnn_mac_muladd_4nfmZ' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'cnn_fpext_32ns_64fjZ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_4nfmZ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nflZ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_134_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_332_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_3ns_3ns_fkZ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_4ns_3ns_bbk': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_urem_5ns_3ns_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 10.329 seconds; current allocated memory: 868.801 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_urem_5ns_3ns_eOg_div'
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_biacud_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_urem_4ns_3ns_bbk_div'
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weijbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weikbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weilbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weimb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weincg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weipcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weircU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weisc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weitde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weivdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weixdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weizec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei1iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei2iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei3i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei7jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei8jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bia9j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_wbil_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_bbjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wbml_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_bbnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_f_x_lsbpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_bqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_brm_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_sdiv_22ns_14sbsm_div'
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_obtn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_obun_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_out_dense_abvn_ram (RAM)' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_urem_3ns_3ns_fkZ_div'
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_bxn_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_byn_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_bBo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_c_bGp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oub6t_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oucjv_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oucpw_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oucHz_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_oueNU_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_oueOU_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_c_ePU_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_1_out_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_1_out_cfeY_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_2_out_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_prediction_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:42 ; elapsed = 00:04:16 . Memory (MB): peak = 1101.480 ; gain = 1009.961
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 256.312 seconds; peak allocated memory: 868.801 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
