library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity AritmeticUnit is
  port (operand1 : in std_logic_vector(8 downto 0);
        operand2 : in std_logic_vector(7 downto 0);
        operand3 : in std_logic_vector(7 downto 0);
        operand4 : in std_logic_vector(7 downto 0);
        Result   : out std_logic_vector(9 downto 0));
end AritmeticUnit;

architecture Behavioral of AritmeticUnit is
  begin
    adder8_1: entity work.Adder8(behavioral)
      port map (operand1 => operand1,
                operand2 => operand2,
                Result   => Result);
    adder8_2: entity work.Adder8(behavioral)
      port map (operand1 => Result,
                operand2 => operand3,
                Result   => Result);
    adder8_3: entity work.Adder8(behavioral)
      port map (operand1 => Result,
                operand2 => operand4,
                Result   => Result);
  end Behavioral;

  