vhdtdtfi -lib work D:/verilog/UART_TEST/uart_tx.v -lang verilog -prj UART_TEST -o uart_tx.spl -module uart_tx -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 uart_tx.spl D:/verilog/UART_TEST/uart_tx.sym 
vhdtdtfi -lang verilog -prj UART_TEST -o D:/verilog/UART_TEST/uart_tx.tfi -lib work D:/verilog/UART_TEST//uart_tx.v -module uart_tx -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
