@N: CD630 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":8:7:8:16|Synthesizing work.top_module.sample_arch.
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
@W: CD638 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Signal addr_i is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":8:7:8:27|Synthesizing work.i2c_master_controller.beh_i2c_master_controller.
@W: CD638 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Signal wb_dat_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":30:7:30:14|Signal wb_stb_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":31:7:31:14|Signal wb_cyc_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Signal wb_adr_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":33:7:33:13|Signal wb_we_i is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\efb_i2c_VHDL.vhd":14:7:14:18|Synthesizing work.efb_i2c_vhdl.structure.
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2302:10:2302:12|Synthesizing work.efb.syn_black_box.
Post processing for work.efb.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":106:10:106:11|Synthesizing work.bb.syn_black_box.
Post processing for work.bb.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":1490:10:1490:12|Synthesizing work.vlo.syn_black_box.
Post processing for work.vlo.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":1483:10:1483:12|Synthesizing work.vhi.syn_black_box.
Post processing for work.vhi.syn_black_box
Post processing for work.efb_i2c_vhdl.structure
Post processing for work.i2c_master_controller.beh_i2c_master_controller
@W: CL240 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":33:7:33:13|Signal wb_we_i is floating; a simulation mismatch is possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 0 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 1 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 2 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 3 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 4 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 5 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 6 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":32:7:32:14|Bit 7 of signal wb_adr_i is floating -- simulation mismatch possible.
@W: CL240 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":31:7:31:14|Signal wb_cyc_i is floating; a simulation mismatch is possible.
@W: CL240 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":30:7:30:14|Signal wb_stb_i is floating; a simulation mismatch is possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 0 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 1 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 2 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 3 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 4 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 5 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 6 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":29:7:29:14|Bit 7 of signal wb_dat_i is floating -- simulation mismatch possible.
@W: CL240 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":16:2:16:4|Signal rdy is floating; a simulation mismatch is possible.
@W: CL167 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Input wb_cyc_i of instance efb_i2c_Inst0 is floating
@W: CL167 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Input wb_stb_i of instance efb_i2c_Inst0 is floating
@W: CL167 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Input wb_we_i of instance efb_i2c_Inst0 is floating
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 0 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 1 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 2 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 3 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 4 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 5 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 6 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 7 of input wb_adr_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 0 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 1 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 2 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 3 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 4 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 5 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 6 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":56:0:56:12|Bit 7 of input wb_dat_i of instance efb_i2c_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\HeartBeat.vhd":7:7:7:15|Synthesizing work.heartbeat.beh_arch.
Post processing for work.heartbeat.beh_arch
@W: CL271 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\HeartBeat.vhd":27:1:27:2|Pruning unused bits 27 to 25 of iCounter(27 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.top_module.sample_arch
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 0 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 1 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 2 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 3 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 4 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 5 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 6 of signal addr_i is floating -- simulation mismatch possible.
@W: CL252 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":22:8:22:13|Bit 7 of signal addr_i is floating -- simulation mismatch possible.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 0 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 1 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 2 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 3 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 4 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 5 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 6 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\top_level.vhd":58:1:58:27|Bit 7 of input addr of instance i2c_master_controller_Inst0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":12:2:12:5|Input addr is unused.
@W: CL158 :"F:\TUHH\HiWi\FPGA\git_workDir\pico_dev_test\i2c_master_controller.vhd":13:2:13:5|Inout data is unused
