{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554128970008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554128970011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  1 14:29:29 2019 " "Processing started: Mon Apr  1 14:29:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554128970011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554128970011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off list_07_01_02_03_addsub -c list_07_01_02_03_addsub " "Command: quartus_eda --read_settings_files=off --write_settings_files=off list_07_01_02_03_addsub -c list_07_01_02_03_addsub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554128970012 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "list_07_01_02_03_addsub_7_1200mv_85c_slow.vho /home/vinicius.ls/DLP2/aula0104/pratica_cap7/simulation/modelsim/ simulation " "Generated file list_07_01_02_03_addsub_7_1200mv_85c_slow.vho in folder \"/home/vinicius.ls/DLP2/aula0104/pratica_cap7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554128970547 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "list_07_01_02_03_addsub_7_1200mv_0c_slow.vho /home/vinicius.ls/DLP2/aula0104/pratica_cap7/simulation/modelsim/ simulation " "Generated file list_07_01_02_03_addsub_7_1200mv_0c_slow.vho in folder \"/home/vinicius.ls/DLP2/aula0104/pratica_cap7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554128970590 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "list_07_01_02_03_addsub_min_1200mv_0c_fast.vho /home/vinicius.ls/DLP2/aula0104/pratica_cap7/simulation/modelsim/ simulation " "Generated file list_07_01_02_03_addsub_min_1200mv_0c_fast.vho in folder \"/home/vinicius.ls/DLP2/aula0104/pratica_cap7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554128970632 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "list_07_01_02_03_addsub.vho /home/vinicius.ls/DLP2/aula0104/pratica_cap7/simulation/modelsim/ simulation " "Generated file list_07_01_02_03_addsub.vho in folder \"/home/vinicius.ls/DLP2/aula0104/pratica_cap7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554128970675 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "list_07_01_02_03_addsub_7_1200mv_85c_vhd_slow.sdo /home/vinicius.ls/DLP2/aula0104/pratica_cap7/simulation/modelsim/ simulation " "Generated file list_07_01_02_03_addsub_7_1200mv_85c_vhd_slow.sdo in folder \"/home/vinicius.ls/DLP2/aula0104/pratica_cap7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554128970711 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "list_07_01_02_03_addsub_7_1200mv_0c_vhd_slow.sdo /home/vinicius.ls/DLP2/aula0104/pratica_cap7/simulation/modelsim/ simulation " "Generated file list_07_01_02_03_addsub_7_1200mv_0c_vhd_slow.sdo in folder \"/home/vinicius.ls/DLP2/aula0104/pratica_cap7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554128970745 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "list_07_01_02_03_addsub_min_1200mv_0c_vhd_fast.sdo /home/vinicius.ls/DLP2/aula0104/pratica_cap7/simulation/modelsim/ simulation " "Generated file list_07_01_02_03_addsub_min_1200mv_0c_vhd_fast.sdo in folder \"/home/vinicius.ls/DLP2/aula0104/pratica_cap7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554128970777 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "list_07_01_02_03_addsub_vhd.sdo /home/vinicius.ls/DLP2/aula0104/pratica_cap7/simulation/modelsim/ simulation " "Generated file list_07_01_02_03_addsub_vhd.sdo in folder \"/home/vinicius.ls/DLP2/aula0104/pratica_cap7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1554128970813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554128970918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  1 14:29:30 2019 " "Processing ended: Mon Apr  1 14:29:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554128970918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554128970918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554128970918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554128970918 ""}
