{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1615574788970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1615574788970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 12 15:46:28 2021 " "Processing started: Fri Mar 12 15:46:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1615574788970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1615574788970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off extend -c extend " "Command: quartus_map --read_settings_files=on --write_settings_files=off extend -c extend" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1615574788970 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1615574789638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-behavior " "Found design unit 1: extend-behavior" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615574790479 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615574790479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615574790479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_extend-teste " "Found design unit 1: tb_extend-teste" {  } { { "tb_extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/tb_extend.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615574790484 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_extend " "Found entity 1: tb_extend" {  } { { "tb_extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/tb_extend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615574790484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615574790484 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "extend " "Elaborating entity \"extend\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1615574790531 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD extend.vhd(25) " "VHDL Process Statement warning at extend.vhd(25): signal \"LOAD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615574790532 "|extend"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD extend.vhd(28) " "VHDL Process Statement warning at extend.vhd(28): signal \"LOAD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615574790532 "|extend"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD extend.vhd(31) " "VHDL Process Statement warning at extend.vhd(31): signal \"LOAD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1615574790532 "|extend"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data extend.vhd(21) " "VHDL Process Statement warning at extend.vhd(21): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1615574790533 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] extend.vhd(21) " "Inferred latch for \"data\[0\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790533 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] extend.vhd(21) " "Inferred latch for \"data\[1\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790533 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] extend.vhd(21) " "Inferred latch for \"data\[2\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790533 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] extend.vhd(21) " "Inferred latch for \"data\[3\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790533 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] extend.vhd(21) " "Inferred latch for \"data\[4\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790533 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] extend.vhd(21) " "Inferred latch for \"data\[5\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790533 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] extend.vhd(21) " "Inferred latch for \"data\[6\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790533 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] extend.vhd(21) " "Inferred latch for \"data\[7\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790533 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] extend.vhd(21) " "Inferred latch for \"data\[8\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790533 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] extend.vhd(21) " "Inferred latch for \"data\[9\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790533 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] extend.vhd(21) " "Inferred latch for \"data\[10\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790533 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] extend.vhd(21) " "Inferred latch for \"data\[11\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790533 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] extend.vhd(21) " "Inferred latch for \"data\[12\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790533 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] extend.vhd(21) " "Inferred latch for \"data\[13\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790533 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] extend.vhd(21) " "Inferred latch for \"data\[14\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790533 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] extend.vhd(21) " "Inferred latch for \"data\[15\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790533 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] extend.vhd(21) " "Inferred latch for \"data\[16\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790533 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] extend.vhd(21) " "Inferred latch for \"data\[17\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790534 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] extend.vhd(21) " "Inferred latch for \"data\[18\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790534 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] extend.vhd(21) " "Inferred latch for \"data\[19\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790534 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] extend.vhd(21) " "Inferred latch for \"data\[20\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790534 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] extend.vhd(21) " "Inferred latch for \"data\[21\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790534 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] extend.vhd(21) " "Inferred latch for \"data\[22\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790534 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] extend.vhd(21) " "Inferred latch for \"data\[23\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790534 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] extend.vhd(21) " "Inferred latch for \"data\[24\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790534 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] extend.vhd(21) " "Inferred latch for \"data\[25\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790534 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] extend.vhd(21) " "Inferred latch for \"data\[26\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790534 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] extend.vhd(21) " "Inferred latch for \"data\[27\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790534 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] extend.vhd(21) " "Inferred latch for \"data\[28\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790534 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] extend.vhd(21) " "Inferred latch for \"data\[29\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790534 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] extend.vhd(21) " "Inferred latch for \"data\[30\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790534 "|extend"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] extend.vhd(21) " "Inferred latch for \"data\[31\]\" at extend.vhd(21)" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615574790534 "|extend"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[8\] " "Latch data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790865 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[9\] " "Latch data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790866 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[10\] " "Latch data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790866 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[11\] " "Latch data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790866 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[12\] " "Latch data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790866 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[13\] " "Latch data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790866 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[14\] " "Latch data\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790866 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[15\] " "Latch data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790866 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[16\] " "Latch data\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790866 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[17\] " "Latch data\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790866 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[18\] " "Latch data\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790867 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[19\] " "Latch data\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[0\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[0\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790867 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[20\] " "Latch data\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790867 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[21\] " "Latch data\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790867 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[22\] " "Latch data\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790867 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[23\] " "Latch data\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790867 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[24\] " "Latch data\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790867 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[25\] " "Latch data\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790867 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[26\] " "Latch data\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790867 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[27\] " "Latch data\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790868 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[28\] " "Latch data\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790868 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[29\] " "Latch data\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790868 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[30\] " "Latch data\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790868 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[31\] " "Latch data\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ImmScr\[1\] " "Ports D and ENA on the latch are fed by the same signal ImmScr\[1\]" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1615574790868 ""}  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1615574790868 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[0\] GND " "Pin \"Q\[0\]\" is stuck at GND" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1615574790891 "|extend|Q[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[1\] GND " "Pin \"Q\[1\]\" is stuck at GND" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1615574790891 "|extend|Q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[2\] GND " "Pin \"Q\[2\]\" is stuck at GND" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1615574790891 "|extend|Q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[3\] GND " "Pin \"Q\[3\]\" is stuck at GND" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1615574790891 "|extend|Q[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[4\] GND " "Pin \"Q\[4\]\" is stuck at GND" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1615574790891 "|extend|Q[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[5\] GND " "Pin \"Q\[5\]\" is stuck at GND" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1615574790891 "|extend|Q[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[6\] GND " "Pin \"Q\[6\]\" is stuck at GND" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1615574790891 "|extend|Q[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[7\] GND " "Pin \"Q\[7\]\" is stuck at GND" {  } { { "extend.vhd" "" { Text "C:/Users/Pichau/Desktop/ARM Sicle Cycle/extend/extend.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1615574790891 "|extend|Q[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1615574790891 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1615574791065 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615574791065 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1615574791096 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1615574791096 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1615574791096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1615574791096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1615574791125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 12 15:46:31 2021 " "Processing ended: Fri Mar 12 15:46:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1615574791125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1615574791125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1615574791125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1615574791125 ""}
