
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: prog_reset (input port clocked by clk0)
Endpoint: cby_0__8_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.35   -0.15 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net205 (net)
                  0.04    0.00   -0.15 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.26    0.12 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net203 (net)
                  0.05    0.00    0.12 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.22    0.39    0.51 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     2    0.02                           net206 (net)
                  0.22    0.00    0.51 ^ input68/A (sky130_fd_sc_hd__clkbuf_1)
                  0.22    0.25    0.76 ^ input68/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.02                           net68 (net)
                  0.22    0.00    0.76 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.10    0.59    1.35 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net207 (net)
                  0.10    0.00    1.35 ^ hold2/A (sky130_fd_sc_hd__clkbuf_16)
                  0.82    0.59    1.94 ^ hold2/X (sky130_fd_sc_hd__clkbuf_16)
   244    0.82                           net204 (net)
                  0.90    0.21    2.16 ^ cby_0__8_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  2.16   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.13                           clknet_0_prog_clk (net)
                  0.15    0.01  100.32 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.18  100.50 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_0_0_prog_clk (net)
                  0.08    0.00  100.50 ^ cby_0__8_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.40   clock uncertainty
                          0.00  100.40   clock reconvergence pessimism
                         -0.09  100.31   library recovery time
                                100.31   data required time
-----------------------------------------------------------------------------
                                100.31   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                 98.16   slack (MET)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_0_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.35   -0.15 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net205 (net)
                  0.04    0.00   -0.15 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.26    0.12 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net203 (net)
                  0.05    0.00    0.12 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.22    0.39    0.51 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     2    0.02                           net206 (net)
                  0.22    0.00    0.51 ^ input68/A (sky130_fd_sc_hd__clkbuf_1)
                  0.22    0.25    0.76 ^ input68/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.02                           net68 (net)
                  0.22    0.00    0.76 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.10    0.59    1.35 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net207 (net)
                  0.10    0.00    1.35 ^ hold2/A (sky130_fd_sc_hd__clkbuf_16)
                  0.82    0.59    1.94 ^ hold2/X (sky130_fd_sc_hd__clkbuf_16)
   244    0.82                           net204 (net)
                  0.90    0.21    2.15 ^ cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  2.15   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.13                           clknet_0_prog_clk (net)
                  0.15    0.01  100.32 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.18  100.50 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_0_0_prog_clk (net)
                  0.08    0.00  100.50 ^ cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.40   clock uncertainty
                          0.00  100.40   clock reconvergence pessimism
                         -0.08  100.32   library recovery time
                                100.32   data required time
-----------------------------------------------------------------------------
                                100.32   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                 98.17   slack (MET)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: cby_0__8_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_0_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.35   -0.15 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net205 (net)
                  0.04    0.00   -0.15 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.26    0.12 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net203 (net)
                  0.05    0.00    0.12 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.22    0.39    0.51 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     2    0.02                           net206 (net)
                  0.22    0.00    0.51 ^ input68/A (sky130_fd_sc_hd__clkbuf_1)
                  0.22    0.25    0.76 ^ input68/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.02                           net68 (net)
                  0.22    0.00    0.76 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.10    0.59    1.35 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net207 (net)
                  0.10    0.00    1.35 ^ hold2/A (sky130_fd_sc_hd__clkbuf_16)
                  0.82    0.59    1.94 ^ hold2/X (sky130_fd_sc_hd__clkbuf_16)
   244    0.82                           net204 (net)
                  0.90    0.21    2.15 ^ cby_0__8_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  2.15   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.13                           clknet_0_prog_clk (net)
                  0.15    0.01  100.32 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.18  100.50 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_0_0_prog_clk (net)
                  0.08    0.00  100.50 ^ cby_0__8_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.40   clock uncertainty
                          0.00  100.40   clock reconvergence pessimism
                         -0.08  100.32   library recovery time
                                100.32   data required time
-----------------------------------------------------------------------------
                                100.32   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                 98.17   slack (MET)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: cby_0__8_.cby_0__1_.mem_right_ipin_3.sky130_fd_sc_hd__dfrtp_1_0_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.35   -0.15 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net205 (net)
                  0.04    0.00   -0.15 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.26    0.12 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net203 (net)
                  0.05    0.00    0.12 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.22    0.39    0.51 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     2    0.02                           net206 (net)
                  0.22    0.00    0.51 ^ input68/A (sky130_fd_sc_hd__clkbuf_1)
                  0.22    0.25    0.76 ^ input68/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.02                           net68 (net)
                  0.22    0.00    0.76 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.10    0.59    1.35 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net207 (net)
                  0.10    0.00    1.35 ^ hold2/A (sky130_fd_sc_hd__clkbuf_16)
                  0.82    0.59    1.94 ^ hold2/X (sky130_fd_sc_hd__clkbuf_16)
   244    0.82                           net204 (net)
                  0.89    0.20    2.15 ^ cby_0__8_.cby_0__1_.mem_right_ipin_3.sky130_fd_sc_hd__dfrtp_1_0_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  2.15   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.13                           clknet_0_prog_clk (net)
                  0.15    0.01  100.32 ^ clkbuf_4_2_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.18  100.50 ^ clkbuf_4_2_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_2_0_prog_clk (net)
                  0.08    0.00  100.50 ^ cby_0__8_.cby_0__1_.mem_right_ipin_3.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.40   clock uncertainty
                          0.00  100.40   clock reconvergence pessimism
                         -0.08  100.32   library recovery time
                                100.32   data required time
-----------------------------------------------------------------------------
                                100.32   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                 98.17   slack (MET)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: sb_0__8_.mem_right_track_0.sky130_fd_sc_hd__dfrtp_1_1_
          (recovery check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.35   -0.15 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net205 (net)
                  0.04    0.00   -0.15 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.26    0.12 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net203 (net)
                  0.05    0.00    0.12 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.22    0.39    0.51 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     2    0.02                           net206 (net)
                  0.22    0.00    0.51 ^ input68/A (sky130_fd_sc_hd__clkbuf_1)
                  0.22    0.25    0.76 ^ input68/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.02                           net68 (net)
                  0.22    0.00    0.76 ^ hold5/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.10    0.59    1.35 ^ hold5/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net207 (net)
                  0.10    0.00    1.35 ^ hold2/A (sky130_fd_sc_hd__clkbuf_16)
                  0.82    0.59    1.94 ^ hold2/X (sky130_fd_sc_hd__clkbuf_16)
   244    0.82                           net204 (net)
                  0.89    0.20    2.14 ^ sb_0__8_.mem_right_track_0.sky130_fd_sc_hd__dfrtp_1_1_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  2.14   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.13                           clknet_0_prog_clk (net)
                  0.15    0.00  100.31 ^ clkbuf_4_11_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.04    0.15  100.46 ^ clkbuf_4_11_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     4    0.01                           clknet_4_11_0_prog_clk (net)
                  0.04    0.00  100.46 ^ sb_0__8_.mem_right_track_0.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.10  100.36   clock uncertainty
                          0.00  100.36   clock reconvergence pessimism
                         -0.05  100.31   library recovery time
                                100.31   data required time
-----------------------------------------------------------------------------
                                100.31   data required time
                                 -2.14   data arrival time
-----------------------------------------------------------------------------
                                 98.17   slack (MET)


Startpoint: cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: gfpga_pad_io_soc_out[0] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.13                           clknet_0_prog_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.53 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_10_0_prog_clk (net)
                  0.06    0.00    0.54 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.16    0.43    0.97 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.02                           net82 (net)
                  0.16    0.00    0.97 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/A (sky130_fd_sc_hd__or2b_1)
                  0.16    0.22    1.19 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.gfpga_pad_io_soc_dir (net)
                  0.16    0.00    1.19 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.08    0.11    1.30 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.08    0.00    1.30 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.28    0.33    1.64 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           right_width_0_height_0_subtile_3__pin_inpad_0_ (net)
                  0.29    0.02    1.66 v sb_0__8_.mux_bottom_track_19.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.42    2.08 v sb_0__8_.mux_bottom_track_19.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__8_.mux_bottom_track_19.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.07    0.00    2.08 v sb_0__8_.mux_bottom_track_19.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36    2.44 v sb_0__8_.mux_bottom_track_19.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__8_.mux_bottom_track_19.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.09    0.00    2.44 v sb_0__8_.mux_bottom_track_19.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.14    0.25    2.69 v sb_0__8_.mux_bottom_track_19.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.03                           sb_0__8_.mux_bottom_track_19.out (net)
                  0.14    0.00    2.69 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l1_in_2_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.35    3.04 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.07    0.00    3.04 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    3.38 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__mux2_1_6_X (net)
                  0.07    0.00    3.38 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    3.71 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.07    0.00    3.71 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35    4.06 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.08    0.00    4.06 v cby_0__8_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.12    4.19 v cby_0__8_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cby_0__8_.cby_0__1_.left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_ (net)
                  0.04    0.00    4.19 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_1)
                  0.06    0.14    4.33 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.gfpga_pad_io_soc_out (net)
                  0.06    0.00    4.33 v _168_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.14    4.47 v _168_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net147 (net)
                  0.07    0.00    4.47 v output147/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.19    4.65 v output147/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[0] (net)
                  0.07    0.00    4.66 v gfpga_pad_io_soc_out[0] (out)
                                  4.66   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -4.66   data arrival time
-----------------------------------------------------------------------------
                                 92.24   slack (MET)


Startpoint: cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: gfpga_pad_io_soc_out[2] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.13                           clknet_0_prog_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.53 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_10_0_prog_clk (net)
                  0.06    0.00    0.54 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.37    0.90 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.ccff_tail (net)
                  0.08    0.00    0.90 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/A (sky130_fd_sc_hd__or2b_1)
                  0.17    0.20    1.10 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.gfpga_pad_io_soc_dir (net)
                  0.17    0.00    1.10 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.08    0.12    1.22 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.08    0.00    1.22 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.30    0.34    1.56 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           right_width_0_height_0_subtile_1__pin_inpad_0_ (net)
                  0.31    0.05    1.60 v sb_0__8_.mux_bottom_track_3.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.42    2.02 v sb_0__8_.mux_bottom_track_3.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__8_.mux_bottom_track_3.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.06    0.00    2.02 v sb_0__8_.mux_bottom_track_3.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36    2.38 v sb_0__8_.mux_bottom_track_3.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__8_.mux_bottom_track_3.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.09    0.00    2.38 v sb_0__8_.mux_bottom_track_3.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.12    0.19    2.58 v sb_0__8_.mux_bottom_track_3.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.02                           sb_0__8_.mux_bottom_track_3.out (net)
                  0.12    0.00    2.58 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    2.91 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.07    0.00    2.91 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.34    3.26 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.08    0.00    3.26 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    3.60 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.07    0.00    3.60 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.37    3.96 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.09    0.00    3.96 v cby_0__8_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.15    4.11 v cby_0__8_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cby_0__8_.cby_0__1_.left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_ (net)
                  0.07    0.00    4.11 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_1)
                  0.06    0.16    4.27 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.gfpga_pad_io_soc_out (net)
                  0.06    0.00    4.27 v _170_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14    4.41 v _170_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net149 (net)
                  0.05    0.00    4.41 v output149/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.18    4.59 v output149/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[2] (net)
                  0.07    0.00    4.60 v gfpga_pad_io_soc_out[2] (out)
                                  4.60   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -4.60   data arrival time
-----------------------------------------------------------------------------
                                 92.30   slack (MET)


Startpoint: cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: gfpga_pad_io_soc_out[3] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.13                           clknet_0_prog_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.53 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_10_0_prog_clk (net)
                  0.06    0.00    0.54 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.16    0.43    0.97 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.02                           net82 (net)
                  0.16    0.00    0.97 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/A (sky130_fd_sc_hd__or2b_1)
                  0.16    0.22    1.19 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.gfpga_pad_io_soc_dir (net)
                  0.16    0.00    1.19 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.08    0.11    1.30 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.08    0.00    1.30 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.28    0.33    1.64 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           right_width_0_height_0_subtile_3__pin_inpad_0_ (net)
                  0.29    0.03    1.67 v sb_0__8_.mux_bottom_track_1.mux_l1_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.41    2.08 v sb_0__8_.mux_bottom_track_1.mux_l1_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__8_.mux_bottom_track_1.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.06    0.00    2.08 v sb_0__8_.mux_bottom_track_1.mux_l2_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32    2.40 v sb_0__8_.mux_bottom_track_1.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__8_.mux_bottom_track_1.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.07    0.00    2.40 v sb_0__8_.mux_bottom_track_1.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.20    2.60 v sb_0__8_.mux_bottom_track_1.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_2)
     6    0.03                           sb_0__8_.mux_bottom_track_1.out (net)
                  0.12    0.00    2.60 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.33    2.94 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           cby_0__8_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.06    0.00    2.94 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    3.27 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.07    0.00    3.27 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    3.61 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.07    0.00    3.61 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36    3.96 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.09    0.00    3.96 v cby_0__8_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.13    4.10 v cby_0__8_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cby_0__8_.cby_0__1_.left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_ (net)
                  0.05    0.00    4.10 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_1)
                  0.07    0.16    4.26 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.gfpga_pad_io_soc_out (net)
                  0.07    0.00    4.26 v _171_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.15    4.41 v _171_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net150 (net)
                  0.05    0.00    4.41 v output150/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.18    4.59 v output150/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[3] (net)
                  0.07    0.00    4.59 v gfpga_pad_io_soc_out[3] (out)
                                  4.59   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -4.59   data arrival time
-----------------------------------------------------------------------------
                                 92.31   slack (MET)


Startpoint: cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: gfpga_pad_io_soc_out[1] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.13                           clknet_0_prog_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.53 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_10_0_prog_clk (net)
                  0.06    0.00    0.54 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.37    0.90 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.ccff_tail (net)
                  0.08    0.00    0.90 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/A (sky130_fd_sc_hd__or2b_1)
                  0.16    0.19    1.10 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.gfpga_pad_io_soc_dir (net)
                  0.16    0.00    1.10 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.11    1.20 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.07    0.00    1.20 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.29    0.33    1.54 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           right_width_0_height_0_subtile_2__pin_inpad_0_ (net)
                  0.30    0.03    1.57 v sb_0__8_.mux_bottom_track_11.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.42    1.99 v sb_0__8_.mux_bottom_track_11.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__8_.mux_bottom_track_11.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.07    0.00    1.99 v sb_0__8_.mux_bottom_track_11.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36    2.35 v sb_0__8_.mux_bottom_track_11.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__8_.mux_bottom_track_11.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.09    0.00    2.35 v sb_0__8_.mux_bottom_track_11.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.15    0.22    2.57 v sb_0__8_.mux_bottom_track_11.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     4    0.03                           sb_0__8_.mux_bottom_track_11.out (net)
                  0.15    0.00    2.57 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l1_in_1_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.35    2.92 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l1_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.07    0.00    2.92 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l2_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.32    3.25 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.07    0.00    3.25 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35    3.59 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.08    0.00    3.59 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.36    3.95 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.08    0.00    3.95 v cby_0__8_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.14    4.09 v cby_0__8_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cby_0__8_.cby_0__1_.left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_ (net)
                  0.06    0.00    4.09 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_1)
                  0.06    0.16    4.25 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.gfpga_pad_io_soc_out (net)
                  0.06    0.00    4.25 v _169_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.14    4.39 v _169_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.01                           net148 (net)
                  0.05    0.00    4.39 v output148/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.18    4.57 v output148/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           gfpga_pad_io_soc_out[1] (net)
                  0.07    0.00    4.57 v gfpga_pad_io_soc_out[1] (out)
                                  4.57   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -4.57   data arrival time
-----------------------------------------------------------------------------
                                 92.33   slack (MET)


Startpoint: cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: chany_bottom_out_0[4] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.13                           clknet_0_prog_clk (net)
                  0.15    0.00    0.35 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.53 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_10_0_prog_clk (net)
                  0.06    0.00    0.54 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.16    0.43    0.97 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.02                           net82 (net)
                  0.16    0.00    0.97 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/A (sky130_fd_sc_hd__or2b_1)
                  0.16    0.22    1.19 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_1)
     3    0.02                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.gfpga_pad_io_soc_dir (net)
                  0.16    0.00    1.19 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.08    0.11    1.30 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.08    0.00    1.30 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.77    0.62    1.92 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           right_width_0_height_0_subtile_3__pin_inpad_0_ (net)
                  0.77    0.02    1.95 ^ sb_0__8_.mux_bottom_track_51.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.14    0.33    2.27 ^ sb_0__8_.mux_bottom_track_51.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__8_.mux_bottom_track_51.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.14    0.00    2.27 ^ sb_0__8_.mux_bottom_track_51.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.19    2.47 ^ sb_0__8_.mux_bottom_track_51.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__8_.mux_bottom_track_51.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.08    0.00    2.47 ^ sb_0__8_.mux_bottom_track_51.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.22    0.22    2.69 ^ sb_0__8_.mux_bottom_track_51.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.02                           sb_0__8_.mux_bottom_track_51.out (net)
                  0.22    0.00    2.69 ^ _138_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.17    0.21    2.90 ^ _138_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net137 (net)
                  0.17    0.00    2.90 ^ output137/A (sky130_fd_sc_hd__buf_12)
                  0.14    0.22    3.12 ^ output137/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           chany_bottom_out_0[4] (net)
                  0.14    0.00    3.13 ^ chany_bottom_out_0[4] (out)
                                  3.13   data arrival time

                  0.00  100.00  100.00   clock clk0 (rise edge)
                          0.00  100.00   clock network delay (ideal)
                         -0.10   99.90   clock uncertainty
                          0.00   99.90   clock reconvergence pessimism
                         -3.00   96.90   output external delay
                                 96.90   data required time
-----------------------------------------------------------------------------
                                 96.90   data required time
                                 -3.13   data arrival time
-----------------------------------------------------------------------------
                                 93.77   slack (MET)


Startpoint: cby_0__8_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cby_0__8_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.13                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.20    0.55 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_0_0_prog_clk (net)
                  0.08    0.00    0.55 ^ cby_0__8_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.12    0.58    1.14 v cby_0__8_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_4)
    12    0.05                           cby_0__8_.cby_0__1_.mem_right_ipin_0.mem_out[0] (net)
                  0.12    0.00    1.14 v cby_0__8_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_2)
                                  1.14   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.13                           clknet_0_prog_clk (net)
                  0.15    0.01  100.32 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.18  100.50 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_0_0_prog_clk (net)
                  0.08    0.00  100.50 ^ cby_0__8_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.10  100.40   clock uncertainty
                          0.05  100.45   clock reconvergence pessimism
                         -0.14  100.31   library setup time
                                100.31   data required time
-----------------------------------------------------------------------------
                                100.31   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                 99.18   slack (MET)


Startpoint: cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_2_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.13                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.20    0.55 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_0_0_prog_clk (net)
                  0.08    0.00    0.55 ^ cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.10    0.57    1.12 v cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_4)
    10    0.04                           cby_0__8_.cby_0__1_.mem_right_ipin_2.mem_out[1] (net)
                  0.10    0.00    1.12 v cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_2_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.12   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.13                           clknet_0_prog_clk (net)
                  0.15    0.01  100.32 ^ clkbuf_4_2_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.18  100.50 ^ clkbuf_4_2_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_2_0_prog_clk (net)
                  0.08    0.00  100.50 ^ cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  100.40   clock uncertainty
                          0.03  100.43   clock reconvergence pessimism
                         -0.13  100.30   library setup time
                                100.30   data required time
-----------------------------------------------------------------------------
                                100.30   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                 99.18   slack (MET)


Startpoint: cby_0__8_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cby_0__8_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.13                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.20    0.55 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_0_0_prog_clk (net)
                  0.08    0.00    0.55 ^ cby_0__8_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.10    0.57    1.12 v cby_0__8_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_4)
     6    0.04                           cby_0__8_.cby_0__1_.mem_right_ipin_1.mem_out[0] (net)
                  0.10    0.00    1.12 v cby_0__8_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_2)
                                  1.12   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.13                           clknet_0_prog_clk (net)
                  0.15    0.01  100.32 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.18  100.50 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_0_0_prog_clk (net)
                  0.08    0.00  100.50 ^ cby_0__8_.cby_0__1_.mem_right_ipin_1.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.10  100.40   clock uncertainty
                          0.05  100.45   clock reconvergence pessimism
                         -0.13  100.32   library setup time
                                100.32   data required time
-----------------------------------------------------------------------------
                                100.32   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                 99.20   slack (MET)


Startpoint: cby_0__8_.cby_0__1_.mem_right_ipin_3.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cby_0__8_.cby_0__1_.mem_right_ipin_3.sky130_fd_sc_hd__dfrtp_1_2_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.13                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_2_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.20    0.55 ^ clkbuf_4_2_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_2_0_prog_clk (net)
                  0.08    0.00    0.55 ^ cby_0__8_.cby_0__1_.mem_right_ipin_3.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.10    0.57    1.12 v cby_0__8_.cby_0__1_.mem_right_ipin_3.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_4)
    10    0.04                           cby_0__8_.cby_0__1_.mem_right_ipin_3.mem_out[1] (net)
                  0.10    0.00    1.12 v cby_0__8_.cby_0__1_.mem_right_ipin_3.sky130_fd_sc_hd__dfrtp_1_2_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.12   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.13                           clknet_0_prog_clk (net)
                  0.15    0.01  100.32 ^ clkbuf_4_2_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.18  100.50 ^ clkbuf_4_2_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_2_0_prog_clk (net)
                  0.08    0.00  100.50 ^ cby_0__8_.cby_0__1_.mem_right_ipin_3.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  100.40   clock uncertainty
                          0.05  100.45   clock reconvergence pessimism
                         -0.13  100.32   library setup time
                                100.32   data required time
-----------------------------------------------------------------------------
                                100.32   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                 99.20   slack (MET)


Startpoint: cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.34 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.13                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.20    0.55 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_0_0_prog_clk (net)
                  0.08    0.00    0.55 ^ cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                  0.10    0.56    1.11 v cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_4)
     6    0.03                           cby_0__8_.cby_0__1_.mem_right_ipin_2.mem_out[0] (net)
                  0.10    0.00    1.11 v cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_4)
                                  1.11   data arrival time

                        100.00  100.00   clock prog_clk (rise edge)
                          0.00  100.00   clock source latency
                  0.50    0.00  100.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00  100.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  100.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.13                           clknet_0_prog_clk (net)
                  0.15    0.01  100.32 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.18  100.50 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    12    0.04                           clknet_4_0_0_prog_clk (net)
                  0.08    0.00  100.50 ^ cby_0__8_.cby_0__1_.mem_right_ipin_2.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  100.40   clock uncertainty
                          0.05  100.45   clock reconvergence pessimism
                         -0.13  100.32   library setup time
                                100.32   data required time
-----------------------------------------------------------------------------
                                100.32   data required time
                                 -1.11   data arrival time
-----------------------------------------------------------------------------
                                 99.21   slack (MET)


