{
  "module_name": "tpc7_qm_regs.h",
  "hash_id": "736edef97fa4c09166ecaf5d0c2331e6b567d4d046b00a7e1a79f6ba3d84f8ac",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/tpc7_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC7_QM_REGS_H_\n#define ASIC_REG_TPC7_QM_REGS_H_\n\n \n\n#define mmTPC7_QM_GLBL_CFG0                                          0xFC8000\n\n#define mmTPC7_QM_GLBL_CFG1                                          0xFC8004\n\n#define mmTPC7_QM_GLBL_PROT                                          0xFC8008\n\n#define mmTPC7_QM_GLBL_ERR_CFG                                       0xFC800C\n\n#define mmTPC7_QM_GLBL_ERR_ADDR_LO                                   0xFC8010\n\n#define mmTPC7_QM_GLBL_ERR_ADDR_HI                                   0xFC8014\n\n#define mmTPC7_QM_GLBL_ERR_WDATA                                     0xFC8018\n\n#define mmTPC7_QM_GLBL_SECURE_PROPS                                  0xFC801C\n\n#define mmTPC7_QM_GLBL_NON_SECURE_PROPS                              0xFC8020\n\n#define mmTPC7_QM_GLBL_STS0                                          0xFC8024\n\n#define mmTPC7_QM_GLBL_STS1                                          0xFC8028\n\n#define mmTPC7_QM_PQ_BASE_LO                                         0xFC8060\n\n#define mmTPC7_QM_PQ_BASE_HI                                         0xFC8064\n\n#define mmTPC7_QM_PQ_SIZE                                            0xFC8068\n\n#define mmTPC7_QM_PQ_PI                                              0xFC806C\n\n#define mmTPC7_QM_PQ_CI                                              0xFC8070\n\n#define mmTPC7_QM_PQ_CFG0                                            0xFC8074\n\n#define mmTPC7_QM_PQ_CFG1                                            0xFC8078\n\n#define mmTPC7_QM_PQ_ARUSER                                          0xFC807C\n\n#define mmTPC7_QM_PQ_PUSH0                                           0xFC8080\n\n#define mmTPC7_QM_PQ_PUSH1                                           0xFC8084\n\n#define mmTPC7_QM_PQ_PUSH2                                           0xFC8088\n\n#define mmTPC7_QM_PQ_PUSH3                                           0xFC808C\n\n#define mmTPC7_QM_PQ_STS0                                            0xFC8090\n\n#define mmTPC7_QM_PQ_STS1                                            0xFC8094\n\n#define mmTPC7_QM_PQ_RD_RATE_LIM_EN                                  0xFC80A0\n\n#define mmTPC7_QM_PQ_RD_RATE_LIM_RST_TOKEN                           0xFC80A4\n\n#define mmTPC7_QM_PQ_RD_RATE_LIM_SAT                                 0xFC80A8\n\n#define mmTPC7_QM_PQ_RD_RATE_LIM_TOUT                                0xFC80AC\n\n#define mmTPC7_QM_CQ_CFG0                                            0xFC80B0\n\n#define mmTPC7_QM_CQ_CFG1                                            0xFC80B4\n\n#define mmTPC7_QM_CQ_ARUSER                                          0xFC80B8\n\n#define mmTPC7_QM_CQ_PTR_LO                                          0xFC80C0\n\n#define mmTPC7_QM_CQ_PTR_HI                                          0xFC80C4\n\n#define mmTPC7_QM_CQ_TSIZE                                           0xFC80C8\n\n#define mmTPC7_QM_CQ_CTL                                             0xFC80CC\n\n#define mmTPC7_QM_CQ_PTR_LO_STS                                      0xFC80D4\n\n#define mmTPC7_QM_CQ_PTR_HI_STS                                      0xFC80D8\n\n#define mmTPC7_QM_CQ_TSIZE_STS                                       0xFC80DC\n\n#define mmTPC7_QM_CQ_CTL_STS                                         0xFC80E0\n\n#define mmTPC7_QM_CQ_STS0                                            0xFC80E4\n\n#define mmTPC7_QM_CQ_STS1                                            0xFC80E8\n\n#define mmTPC7_QM_CQ_RD_RATE_LIM_EN                                  0xFC80F0\n\n#define mmTPC7_QM_CQ_RD_RATE_LIM_RST_TOKEN                           0xFC80F4\n\n#define mmTPC7_QM_CQ_RD_RATE_LIM_SAT                                 0xFC80F8\n\n#define mmTPC7_QM_CQ_RD_RATE_LIM_TOUT                                0xFC80FC\n\n#define mmTPC7_QM_CQ_IFIFO_CNT                                       0xFC8108\n\n#define mmTPC7_QM_CP_MSG_BASE0_ADDR_LO                               0xFC8120\n\n#define mmTPC7_QM_CP_MSG_BASE0_ADDR_HI                               0xFC8124\n\n#define mmTPC7_QM_CP_MSG_BASE1_ADDR_LO                               0xFC8128\n\n#define mmTPC7_QM_CP_MSG_BASE1_ADDR_HI                               0xFC812C\n\n#define mmTPC7_QM_CP_MSG_BASE2_ADDR_LO                               0xFC8130\n\n#define mmTPC7_QM_CP_MSG_BASE2_ADDR_HI                               0xFC8134\n\n#define mmTPC7_QM_CP_MSG_BASE3_ADDR_LO                               0xFC8138\n\n#define mmTPC7_QM_CP_MSG_BASE3_ADDR_HI                               0xFC813C\n\n#define mmTPC7_QM_CP_LDMA_TSIZE_OFFSET                               0xFC8140\n\n#define mmTPC7_QM_CP_LDMA_SRC_BASE_LO_OFFSET                         0xFC8144\n\n#define mmTPC7_QM_CP_LDMA_SRC_BASE_HI_OFFSET                         0xFC8148\n\n#define mmTPC7_QM_CP_LDMA_DST_BASE_LO_OFFSET                         0xFC814C\n\n#define mmTPC7_QM_CP_LDMA_DST_BASE_HI_OFFSET                         0xFC8150\n\n#define mmTPC7_QM_CP_LDMA_COMMIT_OFFSET                              0xFC8154\n\n#define mmTPC7_QM_CP_FENCE0_RDATA                                    0xFC8158\n\n#define mmTPC7_QM_CP_FENCE1_RDATA                                    0xFC815C\n\n#define mmTPC7_QM_CP_FENCE2_RDATA                                    0xFC8160\n\n#define mmTPC7_QM_CP_FENCE3_RDATA                                    0xFC8164\n\n#define mmTPC7_QM_CP_FENCE0_CNT                                      0xFC8168\n\n#define mmTPC7_QM_CP_FENCE1_CNT                                      0xFC816C\n\n#define mmTPC7_QM_CP_FENCE2_CNT                                      0xFC8170\n\n#define mmTPC7_QM_CP_FENCE3_CNT                                      0xFC8174\n\n#define mmTPC7_QM_CP_STS                                             0xFC8178\n\n#define mmTPC7_QM_CP_CURRENT_INST_LO                                 0xFC817C\n\n#define mmTPC7_QM_CP_CURRENT_INST_HI                                 0xFC8180\n\n#define mmTPC7_QM_CP_BARRIER_CFG                                     0xFC8184\n\n#define mmTPC7_QM_CP_DBG_0                                           0xFC8188\n\n#define mmTPC7_QM_PQ_BUF_ADDR                                        0xFC8300\n\n#define mmTPC7_QM_PQ_BUF_RDATA                                       0xFC8304\n\n#define mmTPC7_QM_CQ_BUF_ADDR                                        0xFC8308\n\n#define mmTPC7_QM_CQ_BUF_RDATA                                       0xFC830C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}