rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/UnsizedConst/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/UnsizedConst/yosys_script.tcl)

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.29+42 (git sha1 43b807fe6, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_exe' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_ops' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `aigmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `alumacc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_eqn' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `assertpmux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `async2sync' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmvcp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `autoname' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `blackbox' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bugpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bwmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `check' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chformal' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chtype' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean_zerowidth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clk2fflogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clkbufmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect_rpc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connwrappers' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_fixup' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_sop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `copy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cutpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `debug' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `delete' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `deminout' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `demuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `design' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffinit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflegalize' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflibmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffunmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dump' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `echo' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ecp5_gsr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `edgetypes' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `efinix_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_induct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_make' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_mark' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_purge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_remove' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_simple' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_status' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_struct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `expose' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_counter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_fa' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extractinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flatten' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flowmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fmcombine' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `formalff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `freduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_detect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_expand' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_export' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_info' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_recode' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fst2tb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `gatemate_foldinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `glift' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `greenpak4_dffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `help' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hierarchy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hilomap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `history' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_braminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_wrapcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `insbuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `iopadmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `log' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `logger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ls' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ltp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `lut2mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `maccmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bmux2rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bram' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_collect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_libmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_memx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_narrow' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_nordff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_unpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `mutate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxcover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `nlutmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `onehot' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_demorgan' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_expr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_ffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut_ins' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_feedback' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_priority' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_widen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_merge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_muxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `paramap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `peepopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `plugin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmux2shiftx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmuxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `portlist' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `prep' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `printattrs' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_arst' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dlatch' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_init' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_memwr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_prune' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rmdead' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qbfsat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qwp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_liberty' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `recover_names' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rename' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rmports' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scatter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scratchpad' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `script' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `select' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setattr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setundef' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `show' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shregmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sim' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `simplemap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitcells' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitnets' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sta' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `stat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `submod' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `supercover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_achronix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_anlogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_coolrunner2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_easic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ecp5' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_efinix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_fabulous' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gatemate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gowin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_greenpak4' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ice40' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel_alm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_machxo2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_nexus' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_quicklogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_sf2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_xilinx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synthprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tcl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `techmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tee' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_abcloop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_autotb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_cell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_pmgen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `torder' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tribuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `uniquify' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verific' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defaults' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defines' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `viz' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wbflip' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wreduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_btor' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_cxxrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_edif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_file' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_firrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_intersynth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_simplecUsing Yosys read_systemverilog command
' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smt2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_spice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_table' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_xaiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dffopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_srl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `zinit' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/UnsizedConst/top.sv:3:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/UnsizedConst/top.sv:3:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/UnsizedConst/top.sv:3:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.out1), line:4:23, endln:4:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out1
    |vpiFullName:work@top.out1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.out2), line:5:17, endln:5:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out2
    |vpiFullName:work@top.out2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.out3), line:6:31, endln:6:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out3
    |vpiFullName:work@top.out3
  |vpiNet:
  \_logic_net: (work@top.out4), line:7:17, endln:7:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out4
    |vpiFullName:work@top.out4
    |vpiNetType:1
  |vpiPort:
  \_port: (out1), line:4:23, endln:4:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out1), line:4:23, endln:4:27
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:22
      |vpiRange:
      \_range: , line:4:17, endln:4:22
        |vpiLeftRange:
        \_constant: , line:4:18, endln:4:19
          |vpiParent:
          \_range: , line:4:17, endln:4:22
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:20, endln:4:21
          |vpiParent:
          \_range: , line:4:17, endln:4:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (out2), line:5:17, endln:5:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out2), line:5:17, endln:5:21
    |vpiTypedef:
    \_logic_typespec: , line:5:12, endln:5:16
  |vpiPort:
  \_port: (out3), line:6:31, endln:6:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out3), line:6:31, endln:6:35
    |vpiTypedef:
    \_struct_typespec: (my_struct_packed_t), line:1:9, endln:1:15
      |vpiParent:
      \_design: (work@top)
      |vpiName:my_struct_packed_t
      |vpiInstance:
      \_design: (work@top)
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (a), line:1:36, endln:1:37
        |vpiParent:
        \_struct_typespec: (my_struct_packed_t), line:1:9, endln:1:15
        |vpiName:a
        |vpiTypespec:
        \_logic_typespec: , line:1:24, endln:1:35
          |vpiParent:
          \_typespec_member: (a), line:1:36, endln:1:37
          |vpiRange:
          \_range: , line:1:30, endln:1:35
            |vpiParent:
            \_struct_typespec: (my_struct_packed_t), line:1:9, endln:1:15
            |vpiLeftRange:
            \_constant: , line:1:31, endln:1:32
              |vpiParent:
              \_range: , line:1:30, endln:1:35
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:1:33, endln:1:34
              |vpiParent:
              \_range: , line:1:30, endln:1:35
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiRefFile:UHDM-integration-tests/tests/UnsizedConst/top.sv
        |vpiRefLineNo:1
        |vpiRefColumnNo:24
        |vpiRefEndLineNo:1
        |vpiRefEndColumnNo:35
  |vpiPort:
  \_port: (out4), line:7:17, endln:7:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out4), line:7:17, endln:7:21
    |vpiTypedef:
    \_logic_typespec: , line:7:12, endln:7:16
  |vpiContAssign:
  \_cont_assign: , line:9:10, endln:9:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiRhs:
    \_constant: , line:9:19, endln:9:21
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:21
      |vpiDecompile:'1
      |vpiSize:-1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.out1), line:9:10, endln:9:14
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:21
      |vpiName:out1
      |vpiFullName:work@top.out1
      |vpiActual:
      \_logic_net: (work@top.out1), line:4:23, endln:4:27
  |vpiContAssign:
  \_cont_assign: , line:10:10, endln:10:36
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiRhs:
    \_operation: , line:10:20, endln:10:35
      |vpiParent:
      \_cont_assign: , line:10:10, endln:10:36
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@top.out1), line:10:20, endln:10:24
        |vpiParent:
        \_operation: , line:10:20, endln:10:35
        |vpiName:out1
        |vpiFullName:work@top.out1
        |vpiActual:
        \_logic_net: (work@top.out1), line:4:23, endln:4:27
      |vpiOperand:
      \_constant: , line:10:28, endln:10:35
        |vpiParent:
        \_operation: , line:10:20, endln:10:35
        |vpiDecompile:4'b1111
        |vpiSize:4
        |BIN:1111
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.out2), line:10:10, endln:10:14
      |vpiParent:
      \_cont_assign: , line:10:10, endln:10:36
      |vpiName:out2
      |vpiFullName:work@top.out2
      |vpiActual:
      \_logic_net: (work@top.out2), line:5:17, endln:5:21
  |vpiContAssign:
  \_cont_assign: , line:11:10, endln:11:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiRhs:
    \_constant: , line:11:19, endln:11:21
      |vpiParent:
      \_cont_assign: , line:11:10, endln:11:21
      |vpiDecompile:'1
      |vpiSize:-1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_hier_path: (out3.a), line:11:10, endln:11:16
      |vpiParent:
      \_cont_assign: , line:11:10, endln:11:21
      |vpiName:out3.a
      |vpiActual:
      \_ref_obj: (out3)
        |vpiParent:
        \_hier_path: (out3.a), line:11:10, endln:11:16
        |vpiName:out3
      |vpiActual:
      \_ref_obj: (a)
        |vpiParent:
        \_hier_path: (out3.a), line:11:10, endln:11:16
        |vpiName:a
  |vpiContAssign:
  \_cont_assign: , line:12:10, endln:12:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiRhs:
    \_operation: , line:12:20, endln:12:30
      |vpiParent:
      \_cont_assign: , line:12:10, endln:12:31
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@top.out3), line:12:20, endln:12:24
        |vpiParent:
        \_operation: , line:12:20, endln:12:30
        |vpiName:out3
        |vpiFullName:work@top.out3
        |vpiActual:
        \_struct_net: (work@top.out3), line:6:31, endln:6:35
      |vpiOperand:
      \_constant: , line:12:28, endln:12:30
        |vpiParent:
        \_operation: , line:12:20, endln:12:30
        |vpiDecompile:'1
        |vpiSize:-1
        |BIN:1
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.out4), line:12:10, endln:12:14
      |vpiParent:
      \_cont_assign: , line:12:10, endln:12:31
      |vpiName:out4
      |vpiFullName:work@top.out4
      |vpiActual:
      \_logic_net: (work@top.out4), line:7:17, endln:7:21
|vpiTypedef:
\_struct_typespec: (my_struct_packed_t), line:1:9, endln:1:15
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.out1), line:4:23, endln:4:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiTypespec:
    \_logic_typespec: , line:4:12, endln:4:22
      |vpiRange:
      \_range: , line:4:17, endln:4:22
        |vpiLeftRange:
        \_constant: , line:4:18, endln:4:19
          |vpiParent:
          \_range: , line:4:17, endln:4:22
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:20, endln:4:21
          |vpiParent:
          \_range: , line:4:17, endln:4:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:out1
    |vpiFullName:work@top.out1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.out2), line:5:17, endln:5:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiTypespec:
    \_logic_typespec: , line:5:12, endln:5:16
    |vpiName:out2
    |vpiFullName:work@top.out2
    |vpiNetType:1
  |vpiNet:
  \_struct_net: (work@top.out3), line:6:31, endln:6:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiTypespec:
    \_struct_typespec: (my_struct_packed_t), line:1:9, endln:1:15
    |vpiName:out3
    |vpiFullName:work@top.out3
  |vpiNet:
  \_logic_net: (work@top.out4), line:7:17, endln:7:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiTypespec:
    \_logic_typespec: , line:7:12, endln:7:16
    |vpiName:out4
    |vpiFullName:work@top.out4
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (out1), line:4:23, endln:4:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out1), line:4:23, endln:4:27
      |vpiName:out1
      |vpiFullName:work@top.out1
      |vpiActual:
      \_logic_net: (work@top.out1), line:4:23, endln:4:27
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:22
      |vpiRange:
      \_range: , line:4:17, endln:4:22
        |vpiParent:
        \_port: (out1), line:4:23, endln:4:27
        |vpiLeftRange:
        \_constant: , line:4:18, endln:4:19
          |vpiParent:
          \_range: , line:4:17, endln:4:22
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:20, endln:4:21
          |vpiParent:
          \_range: , line:4:17, endln:4:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (out2), line:5:17, endln:5:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out2), line:5:17, endln:5:21
      |vpiName:out2
      |vpiFullName:work@top.out2
      |vpiActual:
      \_logic_net: (work@top.out2), line:5:17, endln:5:21
    |vpiTypedef:
    \_logic_typespec: , line:5:12, endln:5:16
  |vpiPort:
  \_port: (out3), line:6:31, endln:6:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out3), line:6:31, endln:6:35
      |vpiName:out3
      |vpiFullName:work@top.out3
      |vpiActual:
      \_struct_net: (work@top.out3), line:6:31, endln:6:35
    |vpiTypedef:
    \_struct_typespec: (my_struct_packed_t), line:1:9, endln:1:15
  |vpiPort:
  \_port: (out4), line:7:17, endln:7:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/UnsizedConst/top.sv, line:3:1, endln:13:16
    |vpiName:out4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out4), line:7:17, endln:7:21
      |vpiName:out4
      |vpiFullName:work@top.out4
      |vpiActual:
      \_logic_net: (work@top.out4), line:7:17, endln:7:21
    |vpiTypedef:
    \_logic_typespec: , line:7:12, endln:7:16
  |vpiContAssign:
  \_cont_assign: , line:9:10, endln:9:21
    |vpiRhs:
    \_constant: , line:9:19, endln:9:21
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:21
      |vpiDecompile:15
      |vpiSize:4
      |UINT:15
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (out1), line:9:10, endln:9:14
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:21
      |vpiName:out1
  |vpiContAssign:
  \_cont_assign: , line:10:10, endln:10:36
    |vpiRhs:
    \_operation: , line:10:20, endln:10:35
      |vpiParent:
      \_cont_assign: , line:10:10, endln:10:36
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (out1), line:10:20, endln:10:24
        |vpiParent:
        \_operation: , line:10:20, endln:10:35
        |vpiName:out1
      |vpiOperand:
      \_constant: , line:10:28, endln:10:35
        |vpiParent:
        \_operation: , line:10:20, endln:10:35
        |vpiDecompile:4'b1111
        |vpiSize:4
        |BIN:1111
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (out2), line:10:10, endln:10:14
      |vpiParent:
      \_cont_assign: , line:10:10, endln:10:36
      |vpiName:out2
      |vpiActual:
      \_logic_net: (work@top.out2), line:5:17, endln:5:21
  |vpiContAssign:
  \_cont_assign: , line:11:10, endln:11:21
    |vpiRhs:
    \_constant: , line:11:19, endln:11:21
    |vpiLhs:
    \_hier_path: (out3.a), line:11:10, endln:11:16
      |vpiParent:
      \_cont_assign: , line:11:10, endln:11:21
      |vpiName:out3.a
      |vpiActual:
      \_ref_obj: (out3)
        |vpiParent:
        \_hier_path: (out3.a), line:11:10, endln:11:16
        |vpiName:out3
      |vpiActual:
      \_ref_obj: (a)
        |vpiParent:
        \_hier_path: (out3.a), line:11:10, endln:11:16
        |vpiName:a
  |vpiContAssign:
  \_cont_assign: , line:12:10, endln:12:31
    |vpiRhs:
    \_operation: , line:12:20, endln:12:30
      |vpiParent:
      \_cont_assign: , line:12:10, endln:12:31
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (out3), line:12:20, endln:12:24
        |vpiParent:
        \_operation: , line:12:20, endln:12:30
        |vpiName:out3
      |vpiOperand:
      \_constant: , line:12:28, endln:12:30
        |vpiParent:
        \_operation: , line:12:20, endln:12:30
        |vpiDecompile:'1
        |vpiSize:-1
        |BIN:1
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (out4), line:12:10, endln:12:14
      |vpiParent:
      \_cont_assign: , line:12:10, endln:12:31
      |vpiName:out4
      |vpiActual:
      \_logic_net: (work@top.out4), line:7:17, endln:7:21
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'out1' of type 'logic_net'
    Object 'out2' of type 'logic_net'
    Object 'out3' of type 'logic_net'
    Object 'out4' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'out1' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'out2' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out3' of type 'port'
      Object 'my_struct_packed_t' of type 'struct_typespec'
        Object 'a' of type 'typespec_member'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
    Object 'out4' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out1' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'out2' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out3' of type 'struct_net'
      Object 'my_struct_packed_t' of type 'struct_typespec'
        Object 'a' of type 'typespec_member'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
    Object 'out4' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object '' of type 'cont_assign'
      Object 'out1' of type 'ref_obj'
      Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out2' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'out1' of type 'ref_obj'
        Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out3.a' of type 'hier_path'
        Object 'out3' of type 'ref_obj'
        Object 'a' of type 'ref_obj'
      Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out4' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'out3' of type 'ref_obj'
        Object '' of type 'constant'
  Object 'my_struct_packed_t' of type 'struct_typespec'
    Object 'a' of type 'typespec_member'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/UnsizedConst/top.sv:3.1-13.16> str='\top'
      AST_WIRE <UHDM-integration-tests/tests/UnsizedConst/top.sv:4.23-4.27> str='\out1' output logic port=1 multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/UnsizedConst/top.sv:4.17-4.22> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/UnsizedConst/top.sv:5.17-5.21> str='\out2' output logic port=2 range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/UnsizedConst/top.sv:6.31-6.35> str='\out3' output logic basic_prep range=[3:0] multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> str='\my_struct_packed_t' bits='01011100011011010111100101011111011100110111010001110010011101010110001101110100010111110111000001100001011000110110101101100101011001000101111101110100'(152) basic_prep range=[151:0] int=1701076852
        AST_RANGE <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/UnsizedConst/top.sv:7.17-7.21> str='\out4' output logic port=4 range=[0:0]
      AST_ASSIGN <UHDM-integration-tests/tests/UnsizedConst/top.sv:9.10-9.21>
        AST_IDENTIFIER <UHDM-integration-tests/tests/UnsizedConst/top.sv:9.10-9.14> str='\out1'
        AST_CONSTANT <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> bits='1111'(4) range=[3:0] int=15
      AST_ASSIGN <UHDM-integration-tests/tests/UnsizedConst/top.sv:10.10-10.36>
        AST_IDENTIFIER <UHDM-integration-tests/tests/UnsizedConst/top.sv:10.10-10.14> str='\out2'
        AST_EQ <UHDM-integration-tests/tests/UnsizedConst/top.sv:10.20-10.35>
          AST_IDENTIFIER <UHDM-integration-tests/tests/UnsizedConst/top.sv:10.20-10.24> str='\out1'
          AST_CONSTANT <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> bits='1111'(4) range=[3:0] int=15
      AST_ASSIGN <UHDM-integration-tests/tests/UnsizedConst/top.sv:11.10-11.21>
        AST_IDENTIFIER <UHDM-integration-tests/tests/UnsizedConst/top.sv:11.10-11.16> str='\out3' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0>
            AST_CONSTANT <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
            AST_CONSTANT <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_CONSTANT <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> bits='1'(1) unsized range=[0:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/UnsizedConst/top.sv:12.10-12.31>
        AST_IDENTIFIER <UHDM-integration-tests/tests/UnsizedConst/top.sv:12.10-12.14> str='\out4'
        AST_EQ <UHDM-integration-tests/tests/UnsizedConst/top.sv:12.20-12.30>
          AST_IDENTIFIER <UHDM-integration-tests/tests/UnsizedConst/top.sv:12.20-12.24> str='\out3'
          AST_CONSTANT <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> bits='1'(1) unsized range=[0:0] int=1
      AST_TYPEDEF <UHDM-integration-tests/tests/UnsizedConst/top.sv:1.9-1.15> str='\my_struct_packed_t'
        AST_STRUCT <UHDM-integration-tests/tests/UnsizedConst/top.sv:1.9-1.15> basic_prep
          AST_STRUCT_ITEM <UHDM-integration-tests/tests/UnsizedConst/top.sv:1.36-1.37> str='a' logic basic_prep range=[3:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top(out1, out2, out3, out4);
      output [3:0] out1;
      output out2;
      (* wiretype = "\my_struct_packed_t" *)
      output [3:0] out3;
      output out4;
      assign out1 = 4'b 1111;
      assign out2 = (out1)==(4'b 1111);
      assign out3[3:0] = 1'b 1;
      assign out4 = (out3)==(1'b 1);
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/UnsizedConst/top.sv:3.1-13.16> str='\top' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/UnsizedConst/top.sv:4.23-4.27> str='\out1' output logic basic_prep port=1 range=[3:0] multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/UnsizedConst/top.sv:4.17-4.22> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/UnsizedConst/top.sv:5.17-5.21> str='\out2' output logic basic_prep port=2 range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/UnsizedConst/top.sv:6.31-6.35> str='\out3' output logic basic_prep range=[3:0] multirange=[ 0 4 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> str='\my_struct_packed_t' bits='01011100011011010111100101011111011100110111010001110010011101010110001101110100010111110111000001100001011000110110101101100101011001000101111101110100'(152) basic_prep range=[151:0] int=1701076852
        AST_RANGE <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> basic_prep range=[3:0]
          AST_CONSTANT <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/UnsizedConst/top.sv:7.17-7.21> str='\out4' output logic basic_prep port=4 range=[0:0]
      AST_ASSIGN <UHDM-integration-tests/tests/UnsizedConst/top.sv:9.10-9.21> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/UnsizedConst/top.sv:9.10-9.14> str='\out1' basic_prep
        AST_CONSTANT <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> bits='1111'(4) basic_prep range=[3:0] int=15
      AST_ASSIGN <UHDM-integration-tests/tests/UnsizedConst/top.sv:10.10-10.36> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/UnsizedConst/top.sv:10.10-10.14> str='\out2' basic_prep
        AST_EQ <UHDM-integration-tests/tests/UnsizedConst/top.sv:10.20-10.35> basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/UnsizedConst/top.sv:10.20-10.24> str='\out1' basic_prep
          AST_CONSTANT <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> bits='1111'(4) basic_prep range=[3:0] int=15
      AST_ASSIGN <UHDM-integration-tests/tests/UnsizedConst/top.sv:11.10-11.21> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/UnsizedConst/top.sv:11.10-11.16> str='\out3' basic_prep
          AST_RANGE <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> basic_prep range=[3:0]
            AST_CONSTANT <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed basic_prep range=[31:0] int=3
            AST_CONSTANT <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_CONSTANT <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> bits='1'(1) unsized basic_prep range=[0:0] int=1
      AST_ASSIGN <UHDM-integration-tests/tests/UnsizedConst/top.sv:12.10-12.31> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/UnsizedConst/top.sv:12.10-12.14> str='\out4' basic_prep
        AST_EQ <UHDM-integration-tests/tests/UnsizedConst/top.sv:12.20-12.30> basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/UnsizedConst/top.sv:12.20-12.24> str='\out3' basic_prep
          AST_CONSTANT <UHDM-integration-tests/tests/UnsizedConst/top.sv:0.0-0.0> bits='1'(1) unsized basic_prep range=[0:0] int=1
      AST_TYPEDEF <UHDM-integration-tests/tests/UnsizedConst/top.sv:1.9-1.15> str='\my_struct_packed_t' basic_prep
        AST_STRUCT <UHDM-integration-tests/tests/UnsizedConst/top.sv:1.9-1.15> basic_prep
          AST_STRUCT_ITEM <UHDM-integration-tests/tests/UnsizedConst/top.sv:1.36-1.37> str='a' logic basic_prep range=[3:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top(out1, out2, out3, out4);
      output [3:0] out1;
      output out2;
      (* wiretype = "\my_struct_packed_t" *)
      output [3:0] out3;
      output out4;
      assign out1 = 4'b 1111;
      assign out2 = (out1)==(4'b 1111);
      assign out3[3:0] = 1'b 1;
      assign out4 = (out3)==(1'b 1);
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---

2. Executing Verilog backend.

2.1. Executing BMUXMAP pass.

2.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.29+42 (git sha1 43b807fe6, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os) */
Dumping module `\top'.

(* cells_not_processed =  1  *)
(* src = "UHDM-integration-tests/tests/UnsizedConst/top.sv:3.1-13.16" *)
module top(out1, out2, out4, out3);
  (* src = "UHDM-integration-tests/tests/UnsizedConst/top.sv:10.20-10.35" *)
  wire _0_;
  (* src = "UHDM-integration-tests/tests/UnsizedConst/top.sv:12.20-12.30" *)
  wire _1_;
  (* src = "UHDM-integration-tests/tests/UnsizedConst/top.sv:4.23-4.27" *)
  output [3:0] out1;
  wire [3:0] out1;
  (* src = "UHDM-integration-tests/tests/UnsizedConst/top.sv:5.17-5.21" *)
  output out2;
  wire out2;
  (* src = "UHDM-integration-tests/tests/UnsizedConst/top.sv:6.31-6.35" *)
  (* wiretype = "\\my_struct_packed_t" *)
  output [3:0] out3;
  wire [3:0] out3;
  (* src = "UHDM-integration-tests/tests/UnsizedConst/top.sv:7.17-7.21" *)
  output out4;
  wire out4;
  assign _0_ = out1 == (* src = "UHDM-integration-tests/tests/UnsizedConst/top.sv:10.20-10.35" *) 4'hf;
  assign _1_ = out3 == (* src = "UHDM-integration-tests/tests/UnsizedConst/top.sv:12.20-12.30" *) 4'hf;
  assign out1 = 4'hf;
  assign out2 = _0_;
  assign out3 = 4'hf;
  assign out4 = _1_;
endmodule

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
Dumping module `\top'.


Yosys 0.29+42 (git sha1 43b807fe6, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os)

