{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 22 23:34:01 2022 " "Info: Processing started: Fri Apr 22 23:34:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LFSR -c LFSR " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LFSR -c LFSR" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leona/onedrive - ufpr.br/ic/projetos/quartus ii/lista 2/lfsr/lfsr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/leona/onedrive - ufpr.br/ic/projetos/quartus ii/lista 2/lfsr/lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-hardware " "Info: Found design unit 1: LFSR-hardware" {  } { { "../LFSR/LFSR.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/Lista 2/LFSR/LFSR.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Info: Found entity 1: LFSR" {  } { { "../LFSR/LFSR.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/Lista 2/LFSR/LFSR.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leona/onedrive - ufpr.br/ic/projetos/quartus ii/lista 2/lfsr/flipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/leona/onedrive - ufpr.br/ic/projetos/quartus ii/lista 2/lfsr/flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-hardware " "Info: Found design unit 1: flipflop-hardware" {  } { { "../LFSR/flipflop.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/Lista 2/LFSR/flipflop.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Info: Found entity 1: flipflop" {  } { { "../LFSR/flipflop.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/Lista 2/LFSR/flipflop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LFSR " "Info: Elaborating entity \"LFSR\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:flip_1 " "Info: Elaborating entity \"flipflop\" for hierarchy \"flipflop:flip_1\"" {  } { { "../LFSR/LFSR.vhd" "flip_1" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/Lista 2/LFSR/LFSR.vhd" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst flipflop.vhd(17) " "Warning (10492): VHDL Process Statement warning at flipflop.vhd(17): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LFSR/flipflop.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/Lista 2/LFSR/flipflop.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../LFSR/flipflop.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Projetos/Quartus II/Lista 2/LFSR/flipflop.vhd" 9 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Info: Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 22 23:34:05 2022 " "Info: Processing ended: Fri Apr 22 23:34:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
