$date
	Sat Oct 22 18:53:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#771759
b1101 !
1"
#771762
b1101 &
b1101 %
1$
#771763
0"
#771766
b101000 &
b101000 %
#771770
b10100 &
b10100 %
#771774
b1010 &
b1010 %
#771778
b101 &
b101 %
#771782
b10000 &
b10000 %
#771786
b1000 &
b1000 %
#771790
b100 &
b100 %
#771794
b10 &
b10 %
#771798
b1 &
1#
b1 %
#771802
b0 &
b0 %
0#
0$
#1864982
b1011 &
b1011 %
1$
b1011 !
1"
#1864983
0"
#1864986
b100010 &
b100010 %
#1864990
b10001 &
b10001 %
#1864994
b110100 &
b110100 %
#1864998
b11010 &
b11010 %
#1865002
b1101 &
b1101 %
#1865006
b101000 &
b101000 %
#1865010
b10100 &
b10100 %
#1865014
b1010 &
b1010 %
#1865018
b101 &
b101 %
#1865022
b10000 &
b10000 %
#1865026
b1000 &
b1000 %
#1865030
b100 &
b100 %
#1865034
b10 &
b10 %
#1865038
b1 &
1#
b1 %
#1865042
b0 &
b0 %
0#
0$
#2783914
b1000 &
b1000 %
1$
b1000 !
1"
#2783915
0"
#2783918
b100 &
b100 %
#2783922
b10 &
b10 %
#2783926
b1 &
1#
b1 %
#2783930
b0 &
b0 %
0#
0$
#4500012
