---
Created: [[2022-07-15]]
Aliases: 
Types: Card
Tags: 
- 
---
# Logic Synthesis
- transforming an **RTL** (register transfer level) description of a circuit in an HDL into an **optimized netlist** representing storage elements and combinational logic
- allowing exploration of the **cost/performance** trade-offs
![[Pasted image 20220617032042.png]]