// Seed: 3639217874
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_0 (
    input  tri0 id_0,
    output wand sample,
    output wand id_2
);
  wire id_4;
  logic [7:0]
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      module_1;
  module_0(
      id_4, id_4
  );
  wire id_35;
  wire id_36, id_37;
  assign id_1 = id_11[$display : 1];
endmodule
