Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 01:01:27 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 577         
LUTAR-1    Warning           LUT drives async reset alert                1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning           Missing input or output delay               9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (577)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1573)
5. checking no_input_delay (8)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (577)
--------------------------
 There are 577 register/latch pins with no clock driven by root clock pin: slow_counter/D_ctr_q_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1573)
---------------------------------------------------
 There are 1573 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     98.710        0.000                      0                    4        0.239        0.000                      0                    4       49.500        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              98.710        0.000                      0                    4        0.239        0.000                      0                    4       49.500        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       98.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.710ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.518ns (42.233%)  route 0.709ns (57.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.518     5.662 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=2, routed)           0.709     6.371    reset_cond/D_stage_d[3]
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.443   104.847    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
                         clock pessimism              0.297   105.144    
                         clock uncertainty           -0.035   105.109    
    SLICE_X54Y50         FDPE (Setup_fdpe_C_D)       -0.028   105.081    reset_cond/D_stage_q_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                        105.081    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                 98.710    

Slack (MET) :             98.789ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.518ns (45.800%)  route 0.613ns (54.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.518     5.662 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.613     6.275    reset_cond/D_stage_d[2]
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.443   104.847    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.297   105.144    
                         clock uncertainty           -0.035   105.109    
    SLICE_X54Y50         FDPE (Setup_fdpe_C_D)       -0.045   105.064    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        105.064    
                         arrival time                          -6.275    
  -------------------------------------------------------------------
                         slack                                 98.789    

Slack (MET) :             98.899ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.518     5.662 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=2, routed)           0.519     6.181    reset_cond/D_stage_d[3]
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.443   104.847    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.297   105.144    
                         clock uncertainty           -0.035   105.109    
    SLICE_X54Y50         FDPE (Setup_fdpe_C_D)       -0.028   105.081    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        105.081    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                 98.899    

Slack (MET) :             98.935ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y50         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDPE (Prop_fdpe_C_Q)         0.456     5.600 r  reset_cond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.520     6.120    reset_cond/D_stage_d[1]
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.443   104.847    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.275   105.122    
                         clock uncertainty           -0.035   105.087    
    SLICE_X54Y50         FDPE (Setup_fdpe_C_D)       -0.031   105.056    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        105.056    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                 98.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.565     1.509    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y50         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.650 r  reset_cond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.820    reset_cond/D_stage_d[1]
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.504     1.522    
    SLICE_X54Y50         FDPE (Hold_fdpe_C_D)         0.059     1.581    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.565     1.509    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.673 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=2, routed)           0.170     1.843    reset_cond/D_stage_d[3]
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.517     1.509    
    SLICE_X54Y50         FDPE (Hold_fdpe_C_D)         0.063     1.572    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.565     1.509    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.673 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.201     1.874    reset_cond/D_stage_d[2]
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.517     1.509    
    SLICE_X54Y50         FDPE (Hold_fdpe_C_D)         0.052     1.561    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.567%)  route 0.231ns (58.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.565     1.509    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.673 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=2, routed)           0.231     1.903    reset_cond/D_stage_d[3]
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
                         clock pessimism             -0.517     1.509    
    SLICE_X54Y50         FDPE (Hold_fdpe_C_D)         0.063     1.572    reset_cond/D_stage_q_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X55Y50   reset_cond/D_stage_q_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X54Y50   reset_cond/D_stage_q_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X54Y50   reset_cond/D_stage_q_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X54Y50   reset_cond/D_stage_q_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X54Y50   reset_cond/D_stage_q_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X55Y50   reset_cond/D_stage_q_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X55Y50   reset_cond/D_stage_q_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X54Y50   reset_cond/D_stage_q_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X54Y50   reset_cond/D_stage_q_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X54Y50   reset_cond/D_stage_q_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X54Y50   reset_cond/D_stage_q_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X54Y50   reset_cond/D_stage_q_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X54Y50   reset_cond/D_stage_q_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X54Y50   reset_cond/D_stage_q_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X54Y50   reset_cond/D_stage_q_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X55Y50   reset_cond/D_stage_q_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X55Y50   reset_cond/D_stage_q_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X54Y50   reset_cond/D_stage_q_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X54Y50   reset_cond/D_stage_q_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X54Y50   reset_cond/D_stage_q_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X54Y50   reset_cond/D_stage_q_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X54Y50   reset_cond/D_stage_q_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X54Y50   reset_cond/D_stage_q_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X54Y50   reset_cond/D_stage_q_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X54Y50   reset_cond/D_stage_q_reg[3]_lopt_replica/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1303 Endpoints
Min Delay          1303 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.327ns  (logic 11.179ns (30.773%)  route 25.148ns (69.227%))
  Logic Levels:           30  (CARRY4=6 FDRE=1 LUT2=3 LUT3=7 LUT4=2 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.121     2.540    L_reg/M_sm_timer[9]
    SLICE_X45Y32         LUT5 (Prop_lut5_I2_O)        0.297     2.837 r  L_reg/L_4f45c053_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.714     3.552    L_reg/L_4f45c053_remainder0_carry__1_i_8__0_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.676 f  L_reg/L_4f45c053_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.818     4.494    L_reg/L_4f45c053_remainder0_carry__1_i_7__0_n_0
    SLICE_X47Y33         LUT3 (Prop_lut3_I2_O)        0.152     4.646 f  L_reg/L_4f45c053_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669     5.314    L_reg/L_4f45c053_remainder0_carry_i_20__0_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.360     5.674 r  L_reg/L_4f45c053_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.874     6.549    L_reg/L_4f45c053_remainder0_carry_i_10__0_n_0
    SLICE_X46Y33         LUT4 (Prop_lut4_I1_O)        0.326     6.875 r  L_reg/L_4f45c053_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.875    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.453 f  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_carry/O[2]
                         net (fo=1, routed)           1.133     8.586    L_reg/L_4f45c053_remainder0_1[2]
    SLICE_X47Y34         LUT4 (Prop_lut4_I1_O)        0.301     8.887 r  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          0.993     9.880    L_reg/i__carry_i_13__2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.153    10.033 r  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.973    11.006    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I0_O)        0.331    11.337 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.593    11.931    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X44Y36         LUT3 (Prop_lut3_I1_O)        0.150    12.081 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.875    12.956    L_reg/i__carry_i_20__2_n_0
    SLICE_X45Y36         LUT3 (Prop_lut3_I1_O)        0.354    13.310 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.060    14.370    L_reg/i__carry_i_11__1_n_0
    SLICE_X49Y35         LUT2 (Prop_lut2_I1_O)        0.332    14.702 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.749    15.452    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X47Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.959 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.959    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.181 f  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.873    17.053    L_reg/L_4f45c053_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X46Y36         LUT3 (Prop_lut3_I2_O)        0.325    17.378 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=11, routed)          1.407    18.785    timerseg_driver/decimal_renderer/i__carry_i_23__1
    SLICE_X52Y37         LUT2 (Prop_lut2_I1_O)        0.328    19.113 f  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.458    20.571    L_reg/i__carry_i_13__1_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I0_O)        0.124    20.695 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.775    21.470    L_reg/i__carry_i_24__1_n_0
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124    21.594 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.510    22.104    L_reg/i__carry_i_13__1_n_0
    SLICE_X52Y34         LUT3 (Prop_lut3_I1_O)        0.117    22.221 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    22.738    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.348    23.086 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.086    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.619 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.619    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.736 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.736    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.955 f  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.819    24.774    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.295    25.069 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    25.866    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I1_O)        0.124    25.990 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.955    26.946    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y35         LUT3 (Prop_lut3_I1_O)        0.124    27.070 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.676    27.746    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I4_O)        0.124    27.870 f  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.287    29.156    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y35         LUT3 (Prop_lut3_I2_O)        0.124    29.280 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.500    32.780    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    36.327 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    36.327    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.304ns  (logic 11.176ns (30.784%)  route 25.128ns (69.216%))
  Logic Levels:           30  (CARRY4=6 FDRE=1 LUT2=3 LUT3=6 LUT4=3 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.121     2.540    L_reg/M_sm_timer[9]
    SLICE_X45Y32         LUT5 (Prop_lut5_I2_O)        0.297     2.837 r  L_reg/L_4f45c053_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.714     3.552    L_reg/L_4f45c053_remainder0_carry__1_i_8__0_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.676 f  L_reg/L_4f45c053_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.818     4.494    L_reg/L_4f45c053_remainder0_carry__1_i_7__0_n_0
    SLICE_X47Y33         LUT3 (Prop_lut3_I2_O)        0.152     4.646 f  L_reg/L_4f45c053_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669     5.314    L_reg/L_4f45c053_remainder0_carry_i_20__0_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.360     5.674 r  L_reg/L_4f45c053_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.874     6.549    L_reg/L_4f45c053_remainder0_carry_i_10__0_n_0
    SLICE_X46Y33         LUT4 (Prop_lut4_I1_O)        0.326     6.875 r  L_reg/L_4f45c053_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.875    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.453 f  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_carry/O[2]
                         net (fo=1, routed)           1.133     8.586    L_reg/L_4f45c053_remainder0_1[2]
    SLICE_X47Y34         LUT4 (Prop_lut4_I1_O)        0.301     8.887 r  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          0.993     9.880    L_reg/i__carry_i_13__2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.153    10.033 r  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.973    11.006    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I0_O)        0.331    11.337 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.593    11.931    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X44Y36         LUT3 (Prop_lut3_I1_O)        0.150    12.081 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.875    12.956    L_reg/i__carry_i_20__2_n_0
    SLICE_X45Y36         LUT3 (Prop_lut3_I1_O)        0.354    13.310 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.060    14.370    L_reg/i__carry_i_11__1_n_0
    SLICE_X49Y35         LUT2 (Prop_lut2_I1_O)        0.332    14.702 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.749    15.452    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X47Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.959 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.959    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.181 f  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.873    17.053    L_reg/L_4f45c053_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X46Y36         LUT3 (Prop_lut3_I2_O)        0.325    17.378 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=11, routed)          1.407    18.785    timerseg_driver/decimal_renderer/i__carry_i_23__1
    SLICE_X52Y37         LUT2 (Prop_lut2_I1_O)        0.328    19.113 f  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.458    20.571    L_reg/i__carry_i_13__1_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I0_O)        0.124    20.695 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.775    21.470    L_reg/i__carry_i_24__1_n_0
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124    21.594 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.510    22.104    L_reg/i__carry_i_13__1_n_0
    SLICE_X52Y34         LUT3 (Prop_lut3_I1_O)        0.117    22.221 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    22.738    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.348    23.086 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.086    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.619 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.619    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.736 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.736    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.955 f  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.819    24.774    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.295    25.069 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    25.866    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I1_O)        0.124    25.990 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.955    26.946    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y35         LUT3 (Prop_lut3_I1_O)        0.124    27.070 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.676    27.746    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I4_O)        0.124    27.870 f  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.268    29.137    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y35         LUT4 (Prop_lut4_I1_O)        0.124    29.261 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.499    32.760    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    36.304 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    36.304    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.164ns  (logic 11.158ns (30.853%)  route 25.006ns (69.147%))
  Logic Levels:           30  (CARRY4=6 FDRE=1 LUT2=3 LUT3=6 LUT4=3 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.121     2.540    L_reg/M_sm_timer[9]
    SLICE_X45Y32         LUT5 (Prop_lut5_I2_O)        0.297     2.837 r  L_reg/L_4f45c053_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.714     3.552    L_reg/L_4f45c053_remainder0_carry__1_i_8__0_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.676 f  L_reg/L_4f45c053_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.818     4.494    L_reg/L_4f45c053_remainder0_carry__1_i_7__0_n_0
    SLICE_X47Y33         LUT3 (Prop_lut3_I2_O)        0.152     4.646 f  L_reg/L_4f45c053_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669     5.314    L_reg/L_4f45c053_remainder0_carry_i_20__0_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.360     5.674 r  L_reg/L_4f45c053_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.874     6.549    L_reg/L_4f45c053_remainder0_carry_i_10__0_n_0
    SLICE_X46Y33         LUT4 (Prop_lut4_I1_O)        0.326     6.875 r  L_reg/L_4f45c053_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.875    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.453 f  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_carry/O[2]
                         net (fo=1, routed)           1.133     8.586    L_reg/L_4f45c053_remainder0_1[2]
    SLICE_X47Y34         LUT4 (Prop_lut4_I1_O)        0.301     8.887 r  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          0.993     9.880    L_reg/i__carry_i_13__2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.153    10.033 r  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.973    11.006    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I0_O)        0.331    11.337 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.593    11.931    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X44Y36         LUT3 (Prop_lut3_I1_O)        0.150    12.081 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.875    12.956    L_reg/i__carry_i_20__2_n_0
    SLICE_X45Y36         LUT3 (Prop_lut3_I1_O)        0.354    13.310 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.060    14.370    L_reg/i__carry_i_11__1_n_0
    SLICE_X49Y35         LUT2 (Prop_lut2_I1_O)        0.332    14.702 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.749    15.452    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X47Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.959 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.959    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.181 f  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.873    17.053    L_reg/L_4f45c053_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X46Y36         LUT3 (Prop_lut3_I2_O)        0.325    17.378 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=11, routed)          1.407    18.785    timerseg_driver/decimal_renderer/i__carry_i_23__1
    SLICE_X52Y37         LUT2 (Prop_lut2_I1_O)        0.328    19.113 f  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.458    20.571    L_reg/i__carry_i_13__1_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I0_O)        0.124    20.695 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.775    21.470    L_reg/i__carry_i_24__1_n_0
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124    21.594 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.510    22.104    L_reg/i__carry_i_13__1_n_0
    SLICE_X52Y34         LUT3 (Prop_lut3_I1_O)        0.117    22.221 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    22.738    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.348    23.086 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.086    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.619 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.619    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.736 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.736    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.955 f  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.819    24.774    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.295    25.069 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    25.866    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I1_O)        0.124    25.990 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.955    26.946    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y35         LUT3 (Prop_lut3_I1_O)        0.124    27.070 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    27.748    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I3_O)        0.124    27.872 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.242    29.113    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y35         LUT4 (Prop_lut4_I3_O)        0.124    29.237 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.401    32.638    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    36.164 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.164    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.092ns  (logic 11.437ns (31.690%)  route 24.654ns (68.310%))
  Logic Levels:           30  (CARRY4=6 FDRE=1 LUT2=3 LUT3=5 LUT4=3 LUT5=3 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.121     2.540    L_reg/M_sm_timer[9]
    SLICE_X45Y32         LUT5 (Prop_lut5_I2_O)        0.297     2.837 r  L_reg/L_4f45c053_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.714     3.552    L_reg/L_4f45c053_remainder0_carry__1_i_8__0_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.676 f  L_reg/L_4f45c053_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.818     4.494    L_reg/L_4f45c053_remainder0_carry__1_i_7__0_n_0
    SLICE_X47Y33         LUT3 (Prop_lut3_I2_O)        0.152     4.646 f  L_reg/L_4f45c053_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669     5.314    L_reg/L_4f45c053_remainder0_carry_i_20__0_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.360     5.674 r  L_reg/L_4f45c053_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.874     6.549    L_reg/L_4f45c053_remainder0_carry_i_10__0_n_0
    SLICE_X46Y33         LUT4 (Prop_lut4_I1_O)        0.326     6.875 r  L_reg/L_4f45c053_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.875    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.453 f  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_carry/O[2]
                         net (fo=1, routed)           1.133     8.586    L_reg/L_4f45c053_remainder0_1[2]
    SLICE_X47Y34         LUT4 (Prop_lut4_I1_O)        0.301     8.887 r  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          0.993     9.880    L_reg/i__carry_i_13__2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.153    10.033 r  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.973    11.006    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I0_O)        0.331    11.337 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.593    11.931    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X44Y36         LUT3 (Prop_lut3_I1_O)        0.150    12.081 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.875    12.956    L_reg/i__carry_i_20__2_n_0
    SLICE_X45Y36         LUT3 (Prop_lut3_I1_O)        0.354    13.310 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.060    14.370    L_reg/i__carry_i_11__1_n_0
    SLICE_X49Y35         LUT2 (Prop_lut2_I1_O)        0.332    14.702 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.749    15.452    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X47Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.959 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.959    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.181 f  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.873    17.053    L_reg/L_4f45c053_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X46Y36         LUT3 (Prop_lut3_I2_O)        0.325    17.378 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=11, routed)          1.407    18.785    timerseg_driver/decimal_renderer/i__carry_i_23__1
    SLICE_X52Y37         LUT2 (Prop_lut2_I1_O)        0.328    19.113 f  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.458    20.571    L_reg/i__carry_i_13__1_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I0_O)        0.124    20.695 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.775    21.470    L_reg/i__carry_i_24__1_n_0
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124    21.594 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.510    22.104    L_reg/i__carry_i_13__1_n_0
    SLICE_X52Y34         LUT3 (Prop_lut3_I1_O)        0.117    22.221 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    22.738    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.348    23.086 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.086    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.619 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.619    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.736 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.736    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.955 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.819    24.774    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.295    25.069 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    25.866    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I1_O)        0.124    25.990 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.953    26.944    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I2_O)        0.124    27.068 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.543    27.610    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.124    27.734 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.475    29.209    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y35         LUT4 (Prop_lut4_I1_O)        0.146    29.355 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.953    32.308    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.783    36.092 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    36.092    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.759ns  (logic 11.206ns (31.337%)  route 24.554ns (68.663%))
  Logic Levels:           30  (CARRY4=6 FDRE=1 LUT2=3 LUT3=5 LUT4=3 LUT5=3 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.121     2.540    L_reg/M_sm_timer[9]
    SLICE_X45Y32         LUT5 (Prop_lut5_I2_O)        0.297     2.837 r  L_reg/L_4f45c053_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.714     3.552    L_reg/L_4f45c053_remainder0_carry__1_i_8__0_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.676 f  L_reg/L_4f45c053_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.818     4.494    L_reg/L_4f45c053_remainder0_carry__1_i_7__0_n_0
    SLICE_X47Y33         LUT3 (Prop_lut3_I2_O)        0.152     4.646 f  L_reg/L_4f45c053_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669     5.314    L_reg/L_4f45c053_remainder0_carry_i_20__0_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.360     5.674 r  L_reg/L_4f45c053_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.874     6.549    L_reg/L_4f45c053_remainder0_carry_i_10__0_n_0
    SLICE_X46Y33         LUT4 (Prop_lut4_I1_O)        0.326     6.875 r  L_reg/L_4f45c053_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.875    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.453 f  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_carry/O[2]
                         net (fo=1, routed)           1.133     8.586    L_reg/L_4f45c053_remainder0_1[2]
    SLICE_X47Y34         LUT4 (Prop_lut4_I1_O)        0.301     8.887 r  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          0.993     9.880    L_reg/i__carry_i_13__2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.153    10.033 r  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.973    11.006    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I0_O)        0.331    11.337 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.593    11.931    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X44Y36         LUT3 (Prop_lut3_I1_O)        0.150    12.081 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.875    12.956    L_reg/i__carry_i_20__2_n_0
    SLICE_X45Y36         LUT3 (Prop_lut3_I1_O)        0.354    13.310 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.060    14.370    L_reg/i__carry_i_11__1_n_0
    SLICE_X49Y35         LUT2 (Prop_lut2_I1_O)        0.332    14.702 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.749    15.452    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X47Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.959 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.959    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.181 f  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.873    17.053    L_reg/L_4f45c053_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X46Y36         LUT3 (Prop_lut3_I2_O)        0.325    17.378 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=11, routed)          1.407    18.785    timerseg_driver/decimal_renderer/i__carry_i_23__1
    SLICE_X52Y37         LUT2 (Prop_lut2_I1_O)        0.328    19.113 f  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.458    20.571    L_reg/i__carry_i_13__1_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I0_O)        0.124    20.695 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.775    21.470    L_reg/i__carry_i_24__1_n_0
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124    21.594 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.510    22.104    L_reg/i__carry_i_13__1_n_0
    SLICE_X52Y34         LUT3 (Prop_lut3_I1_O)        0.117    22.221 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    22.738    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.348    23.086 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.086    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.619 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.619    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.736 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.736    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.955 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.819    24.774    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.295    25.069 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    25.866    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I1_O)        0.124    25.990 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.953    26.944    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I2_O)        0.124    27.068 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.543    27.610    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.124    27.734 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.475    29.209    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y35         LUT4 (Prop_lut4_I0_O)        0.124    29.333 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.852    32.186    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    35.759 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    35.759    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.720ns  (logic 11.391ns (31.889%)  route 24.329ns (68.111%))
  Logic Levels:           30  (CARRY4=6 FDRE=1 LUT2=3 LUT3=6 LUT4=3 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.121     2.540    L_reg/M_sm_timer[9]
    SLICE_X45Y32         LUT5 (Prop_lut5_I2_O)        0.297     2.837 r  L_reg/L_4f45c053_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.714     3.552    L_reg/L_4f45c053_remainder0_carry__1_i_8__0_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.676 f  L_reg/L_4f45c053_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.818     4.494    L_reg/L_4f45c053_remainder0_carry__1_i_7__0_n_0
    SLICE_X47Y33         LUT3 (Prop_lut3_I2_O)        0.152     4.646 f  L_reg/L_4f45c053_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669     5.314    L_reg/L_4f45c053_remainder0_carry_i_20__0_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.360     5.674 r  L_reg/L_4f45c053_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.874     6.549    L_reg/L_4f45c053_remainder0_carry_i_10__0_n_0
    SLICE_X46Y33         LUT4 (Prop_lut4_I1_O)        0.326     6.875 r  L_reg/L_4f45c053_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.875    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.453 f  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_carry/O[2]
                         net (fo=1, routed)           1.133     8.586    L_reg/L_4f45c053_remainder0_1[2]
    SLICE_X47Y34         LUT4 (Prop_lut4_I1_O)        0.301     8.887 r  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          0.993     9.880    L_reg/i__carry_i_13__2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.153    10.033 r  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.973    11.006    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I0_O)        0.331    11.337 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.593    11.931    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X44Y36         LUT3 (Prop_lut3_I1_O)        0.150    12.081 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.875    12.956    L_reg/i__carry_i_20__2_n_0
    SLICE_X45Y36         LUT3 (Prop_lut3_I1_O)        0.354    13.310 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.060    14.370    L_reg/i__carry_i_11__1_n_0
    SLICE_X49Y35         LUT2 (Prop_lut2_I1_O)        0.332    14.702 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.749    15.452    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X47Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.959 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.959    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.181 f  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.873    17.053    L_reg/L_4f45c053_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X46Y36         LUT3 (Prop_lut3_I2_O)        0.325    17.378 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=11, routed)          1.407    18.785    timerseg_driver/decimal_renderer/i__carry_i_23__1
    SLICE_X52Y37         LUT2 (Prop_lut2_I1_O)        0.328    19.113 f  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.458    20.571    L_reg/i__carry_i_13__1_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I0_O)        0.124    20.695 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.775    21.470    L_reg/i__carry_i_24__1_n_0
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124    21.594 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.510    22.104    L_reg/i__carry_i_13__1_n_0
    SLICE_X52Y34         LUT3 (Prop_lut3_I1_O)        0.117    22.221 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    22.738    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.348    23.086 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.086    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.619 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.619    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.736 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.736    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.955 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.819    24.774    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.295    25.069 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    25.866    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I1_O)        0.124    25.990 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.955    26.946    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y35         LUT3 (Prop_lut3_I1_O)        0.124    27.070 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.676    27.746    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I4_O)        0.124    27.870 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.268    29.137    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y35         LUT4 (Prop_lut4_I1_O)        0.153    29.290 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.700    31.990    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.730    35.720 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    35.720    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.589ns  (logic 11.401ns (32.035%)  route 24.188ns (67.965%))
  Logic Levels:           30  (CARRY4=6 FDRE=1 LUT2=3 LUT3=6 LUT4=3 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][9]/C
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.121     2.540    L_reg/M_sm_timer[9]
    SLICE_X45Y32         LUT5 (Prop_lut5_I2_O)        0.297     2.837 r  L_reg/L_4f45c053_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.714     3.552    L_reg/L_4f45c053_remainder0_carry__1_i_8__0_n_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.124     3.676 f  L_reg/L_4f45c053_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.818     4.494    L_reg/L_4f45c053_remainder0_carry__1_i_7__0_n_0
    SLICE_X47Y33         LUT3 (Prop_lut3_I2_O)        0.152     4.646 f  L_reg/L_4f45c053_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669     5.314    L_reg/L_4f45c053_remainder0_carry_i_20__0_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I4_O)        0.360     5.674 r  L_reg/L_4f45c053_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.874     6.549    L_reg/L_4f45c053_remainder0_carry_i_10__0_n_0
    SLICE_X46Y33         LUT4 (Prop_lut4_I1_O)        0.326     6.875 r  L_reg/L_4f45c053_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     6.875    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.453 f  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_carry/O[2]
                         net (fo=1, routed)           1.133     8.586    L_reg/L_4f45c053_remainder0_1[2]
    SLICE_X47Y34         LUT4 (Prop_lut4_I1_O)        0.301     8.887 r  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          0.993     9.880    L_reg/i__carry_i_13__2_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.153    10.033 r  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.973    11.006    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I0_O)        0.331    11.337 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.593    11.931    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X44Y36         LUT3 (Prop_lut3_I1_O)        0.150    12.081 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.875    12.956    L_reg/i__carry_i_20__2_n_0
    SLICE_X45Y36         LUT3 (Prop_lut3_I1_O)        0.354    13.310 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.060    14.370    L_reg/i__carry_i_11__1_n_0
    SLICE_X49Y35         LUT2 (Prop_lut2_I1_O)        0.332    14.702 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.749    15.452    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X47Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.959 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.959    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.181 f  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.873    17.053    L_reg/L_4f45c053_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X46Y36         LUT3 (Prop_lut3_I2_O)        0.325    17.378 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=11, routed)          1.407    18.785    timerseg_driver/decimal_renderer/i__carry_i_23__1
    SLICE_X52Y37         LUT2 (Prop_lut2_I1_O)        0.328    19.113 f  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.458    20.571    L_reg/i__carry_i_13__1_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I0_O)        0.124    20.695 f  L_reg/i__carry_i_24__1/O
                         net (fo=1, routed)           0.775    21.470    L_reg/i__carry_i_24__1_n_0
    SLICE_X52Y34         LUT6 (Prop_lut6_I4_O)        0.124    21.594 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.510    22.104    L_reg/i__carry_i_13__1_n_0
    SLICE_X52Y34         LUT3 (Prop_lut3_I1_O)        0.117    22.221 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    22.738    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X50Y35         LUT5 (Prop_lut5_I0_O)        0.348    23.086 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    23.086    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.619 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.619    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.736 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.736    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.955 r  timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.819    24.774    timerseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.295    25.069 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    25.866    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y36         LUT6 (Prop_lut6_I1_O)        0.124    25.990 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.955    26.946    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y35         LUT3 (Prop_lut3_I1_O)        0.124    27.070 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    27.748    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X53Y35         LUT6 (Prop_lut6_I3_O)        0.124    27.872 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.242    29.113    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y35         LUT4 (Prop_lut4_I2_O)        0.152    29.265 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.583    31.848    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.741    35.589 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    35.589    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.363ns  (logic 11.635ns (32.901%)  route 23.728ns (67.099%))
  Logic Levels:           33  (CARRY4=9 FDRE=1 LUT2=3 LUT3=5 LUT4=2 LUT5=3 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[3][9]/C
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.533     1.952    L_reg/M_sm_pbc[9]
    SLICE_X49Y29         LUT3 (Prop_lut3_I1_O)        0.299     2.251 r  L_reg/L_4f45c053_remainder0_carry_i_21/O
                         net (fo=3, routed)           1.240     3.490    L_reg/L_4f45c053_remainder0_carry_i_21_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.614 r  L_reg/L_4f45c053_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.269     4.883    L_reg/L_4f45c053_remainder0_carry__0_i_9_n_0
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.152     5.035 f  L_reg/L_4f45c053_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.436     5.471    L_reg/L_4f45c053_remainder0_carry_i_15_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.326     5.797 r  L_reg/L_4f45c053_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.077     6.874    L_reg/L_4f45c053_remainder0_carry_i_8_n_0
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.150     7.024 r  L_reg/L_4f45c053_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.740     7.764    bseg_driver/decimal_renderer/i__carry_i_6__1[2]
    SLICE_X51Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589     8.353 r  bseg_driver/decimal_renderer/L_4f45c053_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.353    bseg_driver/decimal_renderer/L_4f45c053_remainder0_carry_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.666 f  bseg_driver/decimal_renderer/L_4f45c053_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.994     9.660    L_reg/L_4f45c053_remainder0[7]
    SLICE_X51Y29         LUT5 (Prop_lut5_I2_O)        0.306     9.966 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.207    11.173    L_reg/i__carry__1_i_10_n_0
    SLICE_X50Y28         LUT4 (Prop_lut4_I0_O)        0.124    11.297 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.125    12.422    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.546 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.829    13.375    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I2_O)        0.148    13.523 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.849    14.372    L_reg/i__carry_i_20__0_n_0
    SLICE_X52Y27         LUT3 (Prop_lut3_I1_O)        0.354    14.726 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.758    15.484    L_reg/i__carry_i_11_n_0
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.328    15.812 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.489    16.300    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X53Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.807 r  bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.807    bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.921 r  bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.921    bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.255 f  bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.844    18.100    L_reg/L_4f45c053_remainder0_inferred__1/i__carry__2[1]
    SLICE_X54Y28         LUT5 (Prop_lut5_I4_O)        0.303    18.403 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.499    18.902    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X54Y28         LUT5 (Prop_lut5_I0_O)        0.124    19.026 f  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.237    20.262    L_reg/i__carry_i_14_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.150    20.412 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.674    21.086    L_reg/i__carry_i_25_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I0_O)        0.328    21.414 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.881    22.295    L_reg/i__carry_i_14_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I3_O)        0.124    22.419 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.676    23.094    L_reg/i__carry_i_13_n_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.152    23.246 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.542    23.789    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X55Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    24.520 r  bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.520    bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.634 r  bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.634    bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.748 r  bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.748    bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.970 r  bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    25.804    bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.299    26.103 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    26.694    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124    26.818 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.472    27.290    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I2_O)        0.124    27.414 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.591    28.005    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X56Y29         LUT6 (Prop_lut6_I5_O)        0.124    28.129 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.249    29.378    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y29         LUT4 (Prop_lut4_I0_O)        0.154    29.532 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.094    31.626    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    35.363 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    35.363    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.344ns  (logic 11.636ns (32.923%)  route 23.708ns (67.077%))
  Logic Levels:           33  (CARRY4=9 FDRE=1 LUT2=3 LUT3=6 LUT4=2 LUT5=3 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[3][9]/C
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.533     1.952    L_reg/M_sm_pbc[9]
    SLICE_X49Y29         LUT3 (Prop_lut3_I1_O)        0.299     2.251 r  L_reg/L_4f45c053_remainder0_carry_i_21/O
                         net (fo=3, routed)           1.240     3.490    L_reg/L_4f45c053_remainder0_carry_i_21_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.614 r  L_reg/L_4f45c053_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.269     4.883    L_reg/L_4f45c053_remainder0_carry__0_i_9_n_0
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.152     5.035 f  L_reg/L_4f45c053_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.436     5.471    L_reg/L_4f45c053_remainder0_carry_i_15_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.326     5.797 r  L_reg/L_4f45c053_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.077     6.874    L_reg/L_4f45c053_remainder0_carry_i_8_n_0
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.150     7.024 r  L_reg/L_4f45c053_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.740     7.764    bseg_driver/decimal_renderer/i__carry_i_6__1[2]
    SLICE_X51Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589     8.353 r  bseg_driver/decimal_renderer/L_4f45c053_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.353    bseg_driver/decimal_renderer/L_4f45c053_remainder0_carry_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.666 f  bseg_driver/decimal_renderer/L_4f45c053_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.994     9.660    L_reg/L_4f45c053_remainder0[7]
    SLICE_X51Y29         LUT5 (Prop_lut5_I2_O)        0.306     9.966 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.207    11.173    L_reg/i__carry__1_i_10_n_0
    SLICE_X50Y28         LUT4 (Prop_lut4_I0_O)        0.124    11.297 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.125    12.422    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.546 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.829    13.375    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I2_O)        0.148    13.523 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.849    14.372    L_reg/i__carry_i_20__0_n_0
    SLICE_X52Y27         LUT3 (Prop_lut3_I1_O)        0.354    14.726 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.758    15.484    L_reg/i__carry_i_11_n_0
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.328    15.812 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.489    16.300    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X53Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.807 r  bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.807    bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.921 r  bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.921    bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.255 f  bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.844    18.100    L_reg/L_4f45c053_remainder0_inferred__1/i__carry__2[1]
    SLICE_X54Y28         LUT5 (Prop_lut5_I4_O)        0.303    18.403 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.499    18.902    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X54Y28         LUT5 (Prop_lut5_I0_O)        0.124    19.026 f  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.237    20.262    L_reg/i__carry_i_14_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.150    20.412 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.674    21.086    L_reg/i__carry_i_25_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I0_O)        0.328    21.414 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.881    22.295    L_reg/i__carry_i_14_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I3_O)        0.124    22.419 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.676    23.094    L_reg/i__carry_i_13_n_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.152    23.246 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.542    23.789    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X55Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    24.520 r  bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.520    bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.634 r  bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.634    bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.748 r  bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.748    bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.970 f  bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    25.804    bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.299    26.103 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    26.694    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124    26.818 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.458    27.276    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y30         LUT3 (Prop_lut3_I1_O)        0.124    27.400 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.422    27.822    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I3_O)        0.124    27.946 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.106    29.052    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y29         LUT4 (Prop_lut4_I3_O)        0.152    29.204 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.400    31.604    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.740    35.344 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    35.344    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.060ns  (logic 11.634ns (33.184%)  route 23.426ns (66.816%))
  Logic Levels:           33  (CARRY4=9 FDRE=1 LUT2=3 LUT3=6 LUT4=2 LUT5=3 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[3][9]/C
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.533     1.952    L_reg/M_sm_pbc[9]
    SLICE_X49Y29         LUT3 (Prop_lut3_I1_O)        0.299     2.251 r  L_reg/L_4f45c053_remainder0_carry_i_21/O
                         net (fo=3, routed)           1.240     3.490    L_reg/L_4f45c053_remainder0_carry_i_21_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.614 r  L_reg/L_4f45c053_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.269     4.883    L_reg/L_4f45c053_remainder0_carry__0_i_9_n_0
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.152     5.035 f  L_reg/L_4f45c053_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.436     5.471    L_reg/L_4f45c053_remainder0_carry_i_15_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.326     5.797 r  L_reg/L_4f45c053_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.077     6.874    L_reg/L_4f45c053_remainder0_carry_i_8_n_0
    SLICE_X42Y28         LUT2 (Prop_lut2_I0_O)        0.150     7.024 r  L_reg/L_4f45c053_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.740     7.764    bseg_driver/decimal_renderer/i__carry_i_6__1[2]
    SLICE_X51Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589     8.353 r  bseg_driver/decimal_renderer/L_4f45c053_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.353    bseg_driver/decimal_renderer/L_4f45c053_remainder0_carry_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.666 f  bseg_driver/decimal_renderer/L_4f45c053_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.994     9.660    L_reg/L_4f45c053_remainder0[7]
    SLICE_X51Y29         LUT5 (Prop_lut5_I2_O)        0.306     9.966 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.207    11.173    L_reg/i__carry__1_i_10_n_0
    SLICE_X50Y28         LUT4 (Prop_lut4_I0_O)        0.124    11.297 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.125    12.422    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.546 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.829    13.375    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X52Y28         LUT3 (Prop_lut3_I2_O)        0.148    13.523 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.849    14.372    L_reg/i__carry_i_20__0_n_0
    SLICE_X52Y27         LUT3 (Prop_lut3_I1_O)        0.354    14.726 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.758    15.484    L_reg/i__carry_i_11_n_0
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.328    15.812 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.489    16.300    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X53Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.807 r  bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.807    bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.921 r  bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.921    bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.255 f  bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.844    18.100    L_reg/L_4f45c053_remainder0_inferred__1/i__carry__2[1]
    SLICE_X54Y28         LUT5 (Prop_lut5_I4_O)        0.303    18.403 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.499    18.902    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X54Y28         LUT5 (Prop_lut5_I0_O)        0.124    19.026 f  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.237    20.262    L_reg/i__carry_i_14_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.150    20.412 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.674    21.086    L_reg/i__carry_i_25_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I0_O)        0.328    21.414 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.881    22.295    L_reg/i__carry_i_14_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I3_O)        0.124    22.419 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.676    23.094    L_reg/i__carry_i_13_n_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I1_O)        0.152    23.246 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.542    23.789    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18[0]
    SLICE_X55Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.731    24.520 r  bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.520    bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.634 r  bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.634    bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.748 r  bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.748    bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.970 r  bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    25.804    bseg_driver/decimal_renderer/L_4f45c053_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X54Y30         LUT6 (Prop_lut6_I5_O)        0.299    26.103 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    26.694    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124    26.818 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.458    27.276    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y30         LUT3 (Prop_lut3_I1_O)        0.124    27.400 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.422    27.822    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I3_O)        0.124    27.946 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.113    29.059    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y29         LUT4 (Prop_lut4_I2_O)        0.152    29.211 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.111    31.322    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.738    35.060 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    35.060    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slow_counter/D_ctr_q_reg[0]/Q
                            (internal pin)
  Destination:            slow_counter/D_ctr_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.045ns (19.158%)  route 0.190ns (80.842%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE                         0.000     0.000 r  slow_counter/D_ctr_q_reg[0]/Q
                         net (fo=6, routed)           0.190     0.190    slow_counter/D_ctr_q_reg[0]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.235 r  slow_counter/D_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.235    slow_counter/p_0_in[1]
    SLICE_X36Y48         FDRE                                         r  slow_counter/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slow_counter/D_ctr_q_reg[0]/Q
                            (internal pin)
  Destination:            slow_counter/D_ctr_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.048ns (20.177%)  route 0.190ns (79.823%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE                         0.000     0.000 r  slow_counter/D_ctr_q_reg[0]/Q
                         net (fo=6, routed)           0.190     0.190    slow_counter/D_ctr_q_reg[0]
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.048     0.238 r  slow_counter/D_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.238    slow_counter/p_0_in[2]
    SLICE_X36Y48         FDRE                                         r  slow_counter/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gamecounter/D_ctr_q_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gameclk/D_last_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.427%)  route 0.133ns (48.573%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE                         0.000     0.000 r  gamecounter/D_ctr_q_reg[20]/C
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gamecounter/D_ctr_q_reg[20]/Q
                         net (fo=6, routed)           0.133     0.274    gameclk/M_gamecounter_value[0]
    SLICE_X47Y45         FDRE                                         r  gameclk/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sr1/D_waddr_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE                         0.000     0.000 r  sr1/D_waddr_q_reg[0]/C
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.103     0.244    sr1/waddr[0]
    SLICE_X30Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.289 r  sr1/D_waddr_q[1]_i_2__0/O
                         net (fo=1, routed)           0.000     0.289    sr1/D_waddr_q[1]_i_2__0_n_0
    SLICE_X30Y39         FDRE                                         r  sr1/D_waddr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/D_sclk_counter_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (62.095%)  route 0.114ns (37.905%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE                         0.000     0.000 r  display/D_sclk_counter_q_reg[0]/C
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/D_sclk_counter_q_reg[0]/Q
                         net (fo=15, routed)          0.114     0.255    display/D_sclk_counter_q_reg[0]
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.300 r  display/D_sclk_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.300    display/D_sclk_counter_d[5]
    SLICE_X38Y21         FDRE                                         r  display/D_sclk_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_accel_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm/accel_edge/D_last_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE                         0.000     0.000 r  sm/D_accel_q_reg[0]/C
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sm/D_accel_q_reg[0]/Q
                         net (fo=6, routed)           0.120     0.261    sm/accel_edge/D_accel_q_reg[3][0]
    SLICE_X49Y48         LUT5 (Prop_lut5_I4_O)        0.045     0.306 r  sm/accel_edge/D_last_q_i_1/O
                         net (fo=1, routed)           0.000     0.306    sm/accel_edge/M_accel_edge_in
    SLICE_X49Y48         FDRE                                         r  sm/accel_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slow_counter/D_ctr_q_reg[0]/Q
                            (internal pin)
  Destination:            slow_counter/D_ctr_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.045ns (14.541%)  route 0.264ns (85.459%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE                         0.000     0.000 f  slow_counter/D_ctr_q_reg[0]/Q
                         net (fo=6, routed)           0.264     0.264    slow_counter/D_ctr_q_reg[0]
    SLICE_X36Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.309 r  slow_counter/D_ctr_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.309    slow_counter/p_0_in[0]
    SLICE_X36Y48         FDRE                                         r  slow_counter/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sr3/D_raddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sr3/D_waddr_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.227ns (70.140%)  route 0.097ns (29.860%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE                         0.000     0.000 r  sr3/D_raddr_q_reg[0]/C
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sr3/D_raddr_q_reg[0]/Q
                         net (fo=5, routed)           0.097     0.225    sr3/D_raddr_q_reg_n_0_[0]
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.099     0.324 r  sr3/D_waddr_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.324    sr3/D_waddr_q[1]_i_1__0_n_0
    SLICE_X31Y41         FDRE                                         r  sr3/D_waddr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sr1/D_raddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sr1/D_waddr_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.227ns (69.982%)  route 0.097ns (30.018%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE                         0.000     0.000 r  sr1/D_raddr_q_reg[1]/C
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sr1/D_raddr_q_reg[1]/Q
                         net (fo=5, routed)           0.097     0.225    sr1/D_raddr_q[1]
    SLICE_X31Y39         LUT6 (Prop_lut6_I2_O)        0.099     0.324 r  sr1/D_waddr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.324    sr1/D_waddr_q[0]_i_1_n_0
    SLICE_X31Y39         FDRE                                         r  sr1/D_waddr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sr3/D_raddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sr3/D_waddr_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.227ns (69.924%)  route 0.098ns (30.076%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE                         0.000     0.000 r  sr3/D_raddr_q_reg[0]/C
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  sr3/D_raddr_q_reg[0]/Q
                         net (fo=5, routed)           0.098     0.226    sr3/D_raddr_q_reg_n_0_[0]
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.099     0.325 r  sr3/D_waddr_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.325    sr3/D_waddr_q[0]_i_1__0_n_0
    SLICE_X31Y41         FDRE                                         r  sr3/D_waddr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay           451 Endpoints
Min Delay           451 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.304ns  (logic 4.049ns (64.231%)  route 2.255ns (35.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.518     5.662 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.255     7.917    lopt
    L2                   OBUF (Prop_obuf_I_O)         3.531    11.448 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.448    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display/D_bram_addr_q_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.145ns  (logic 0.642ns (10.448%)  route 5.503ns (89.552%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.518     5.662 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=345, routed)         4.061     9.723    display/Q[0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.847 r  display/D_bram_addr_q[12]_i_1/O
                         net (fo=12, routed)          1.442    11.289    display/D_bram_addr_q[12]_i_1_n_0
    SLICE_X43Y26         FDRE                                         r  display/D_bram_addr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display/D_bram_addr_q_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.003ns  (logic 0.642ns (10.694%)  route 5.361ns (89.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.518     5.662 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=345, routed)         4.061     9.723    display/Q[0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.847 r  display/D_bram_addr_q[12]_i_1/O
                         net (fo=12, routed)          1.300    11.147    display/D_bram_addr_q[12]_i_1_n_0
    SLICE_X43Y25         FDRE                                         r  display/D_bram_addr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display/D_bram_addr_q_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.003ns  (logic 0.642ns (10.694%)  route 5.361ns (89.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.518     5.662 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=345, routed)         4.061     9.723    display/Q[0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.847 r  display/D_bram_addr_q[12]_i_1/O
                         net (fo=12, routed)          1.300    11.147    display/D_bram_addr_q[12]_i_1_n_0
    SLICE_X43Y25         FDRE                                         r  display/D_bram_addr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display/D_bram_addr_q_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.003ns  (logic 0.642ns (10.694%)  route 5.361ns (89.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.518     5.662 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=345, routed)         4.061     9.723    display/Q[0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.847 r  display/D_bram_addr_q[12]_i_1/O
                         net (fo=12, routed)          1.300    11.147    display/D_bram_addr_q[12]_i_1_n_0
    SLICE_X43Y25         FDRE                                         r  display/D_bram_addr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display/D_bram_addr_q_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.003ns  (logic 0.642ns (10.694%)  route 5.361ns (89.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.518     5.662 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=345, routed)         4.061     9.723    display/Q[0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.847 r  display/D_bram_addr_q[12]_i_1/O
                         net (fo=12, routed)          1.300    11.147    display/D_bram_addr_q[12]_i_1_n_0
    SLICE_X43Y25         FDRE                                         r  display/D_bram_addr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.930ns  (logic 0.642ns (10.826%)  route 5.288ns (89.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.518     5.662 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=345, routed)         4.518    10.180    bseg_driver/ctr/Q[0]
    SLICE_X51Y23         LUT5 (Prop_lut5_I0_O)        0.124    10.304 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.770    11.074    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X50Y25         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.930ns  (logic 0.642ns (10.826%)  route 5.288ns (89.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.518     5.662 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=345, routed)         4.518    10.180    bseg_driver/ctr/Q[0]
    SLICE_X51Y23         LUT5 (Prop_lut5_I0_O)        0.124    10.304 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.770    11.074    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X50Y25         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.811ns  (logic 0.642ns (11.048%)  route 5.169ns (88.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.518     5.662 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=345, routed)         4.518    10.180    bseg_driver/ctr/Q[0]
    SLICE_X51Y23         LUT5 (Prop_lut5_I0_O)        0.124    10.304 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.650    10.955    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X50Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.811ns  (logic 0.642ns (11.048%)  route 5.169ns (88.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.560     5.144    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.518     5.662 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=345, routed)         4.518    10.180    bseg_driver/ctr/Q[0]
    SLICE_X51Y23         LUT5 (Prop_lut5_I0_O)        0.124    10.304 r  bseg_driver/ctr/D_ctr_q[0]_i_1__0/O
                         net (fo=18, routed)          0.650    10.955    bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0
    SLICE_X50Y23         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_accel_q_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.164ns (34.515%)  route 0.311ns (65.485%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.565     1.509    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.673 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=345, routed)         0.311     1.984    sm/io_led_OBUF[2]
    SLICE_X48Y48         FDRE                                         r  sm/D_accel_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_accel_q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.164ns (34.515%)  route 0.311ns (65.485%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.565     1.509    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.673 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=345, routed)         0.311     1.984    sm/io_led_OBUF[2]
    SLICE_X48Y48         FDRE                                         r  sm/D_accel_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_accel_q_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.164ns (34.515%)  route 0.311ns (65.485%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.565     1.509    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.673 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=345, routed)         0.311     1.984    sm/io_led_OBUF[2]
    SLICE_X48Y48         FDRE                                         r  sm/D_accel_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_accel_q_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.164ns (34.515%)  route 0.311ns (65.485%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.565     1.509    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.673 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=345, routed)         0.311     1.984    sm/io_led_OBUF[2]
    SLICE_X48Y48         FDRE                                         r  sm/D_accel_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_buff4_q_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.164ns (30.070%)  route 0.381ns (69.930%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.565     1.509    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.673 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=345, routed)         0.381     2.054    io_led_OBUF[7]
    SLICE_X63Y59         FDRE                                         r  D_buff4_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_buff4_q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.164ns (30.070%)  route 0.381ns (69.930%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.565     1.509    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.673 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=345, routed)         0.381     2.054    io_led_OBUF[7]
    SLICE_X63Y59         FDRE                                         r  D_buff4_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_decrease_timer_q_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.164ns (27.429%)  route 0.434ns (72.571%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.565     1.509    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.673 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=345, routed)         0.434     2.107    sm/io_led_OBUF[2]
    SLICE_X46Y44         FDRE                                         r  sm/D_decrease_timer_q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_game_tick_q_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.164ns (27.429%)  route 0.434ns (72.571%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.565     1.509    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.673 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=345, routed)         0.434     2.107    sm/io_led_OBUF[2]
    SLICE_X46Y44         FDRE                                         r  sm/D_game_tick_q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_accel_selector_q_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.164ns (27.162%)  route 0.440ns (72.838%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.565     1.509    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.673 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=345, routed)         0.440     2.113    sm/io_led_OBUF[2]
    SLICE_X46Y48         FDRE                                         r  sm/D_accel_selector_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_accel_selector_q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.164ns (27.162%)  route 0.440ns (72.838%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.565     1.509    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.673 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=345, routed)         0.440     2.113    sm/io_led_OBUF[2]
    SLICE_X46Y48         FDRE                                         r  sm/D_accel_selector_q_reg[1]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 1.628ns (33.181%)  route 3.278ns (66.819%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.692     4.196    reset_cond/butt_reset_IBUF
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.320 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.586     4.906    reset_cond/M_reset_cond_in
    SLICE_X55Y50         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.443     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y50         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 1.628ns (33.181%)  route 3.278ns (66.819%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.692     4.196    reset_cond/butt_reset_IBUF
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.320 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.586     4.906    reset_cond/M_reset_cond_in
    SLICE_X54Y50         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.443     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 1.628ns (33.181%)  route 3.278ns (66.819%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.692     4.196    reset_cond/butt_reset_IBUF
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.320 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.586     4.906    reset_cond/M_reset_cond_in
    SLICE_X54Y50         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.443     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 1.628ns (33.181%)  route 3.278ns (66.819%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.692     4.196    reset_cond/butt_reset_IBUF
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.320 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.586     4.906    reset_cond/M_reset_cond_in
    SLICE_X54Y50         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.443     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.906ns  (logic 1.628ns (33.181%)  route 3.278ns (66.819%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.692     4.196    reset_cond/butt_reset_IBUF
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.320 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.586     4.906    reset_cond/M_reset_cond_in
    SLICE_X54Y50         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.443     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.316ns (19.369%)  route 1.317ns (80.631%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.128     1.400    reset_cond/butt_reset_IBUF
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.445 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.189     1.633    reset_cond/M_reset_cond_in
    SLICE_X55Y50         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y50         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.316ns (19.369%)  route 1.317ns (80.631%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.128     1.400    reset_cond/butt_reset_IBUF
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.445 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.189     1.633    reset_cond/M_reset_cond_in
    SLICE_X54Y50         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.316ns (19.369%)  route 1.317ns (80.631%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.128     1.400    reset_cond/butt_reset_IBUF
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.445 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.189     1.633    reset_cond/M_reset_cond_in
    SLICE_X54Y50         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.316ns (19.369%)  route 1.317ns (80.631%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.128     1.400    reset_cond/butt_reset_IBUF
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.445 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.189     1.633    reset_cond/M_reset_cond_in
    SLICE_X54Y50         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.316ns (19.369%)  route 1.317ns (80.631%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.128     1.400    reset_cond/butt_reset_IBUF
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.445 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.189     1.633    reset_cond/M_reset_cond_in
    SLICE_X54Y50         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





