-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\Trans_dq_alphabeta_123\Simulation\hdlsrc\Transformation_dq_alphabeta_123_V1\Trans_dq_alphabeta_123_ip_src_Trans_dq_alphabeta_123_fix_V1_pkg.vhd
-- Created: 2022-05-27 15:32:20
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

PACKAGE Trans_dq_alphabeta_123_ip_src_Trans_dq_alphabeta_123_fix_V1_pkg IS
  TYPE vector_of_signed16 IS ARRAY (NATURAL RANGE <>) OF signed(15 DOWNTO 0);
  TYPE vector_of_signed18 IS ARRAY (NATURAL RANGE <>) OF signed(17 DOWNTO 0);
  TYPE vector_of_signed17 IS ARRAY (NATURAL RANGE <>) OF signed(16 DOWNTO 0);
  TYPE vector_of_signed8 IS ARRAY (NATURAL RANGE <>) OF signed(7 DOWNTO 0);
END Trans_dq_alphabeta_123_ip_src_Trans_dq_alphabeta_123_fix_V1_pkg;

