---
layout: default
title: ControlTemplates/index.md
---

---

# ğŸ› ControlTemplates

åˆ¶å¾¡å·¥å­¦é–¢é€£ã® **æ•™è‚²ç”¨ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆé›†**  
*Educational template collection for control systems.*

---

## ğŸ“‚ å«ã¾ã‚Œã‚‹ã‚µãƒ–ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒª | Subdirectories

| ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒª | èª¬æ˜ |
|--------------|------|
| [FSM](./FSM) | **æœ‰é™çŠ¶æ…‹æ©Ÿæ¢° (FSM)** ã®ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆ<br>*Templates for finite state machines (Moore/Mealy, Verilog examples).* |
| [StepResponse](./StepResponse) | **ä¸€æ¬¡é…ã‚Œç³»ã®ã‚¹ãƒ†ãƒƒãƒ—å¿œç­”** ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆ<br>*Templates to simulate first-order step responses with Python.* |

---

## ğŸ¯ ç›®çš„ | Purpose
- FSM, ã‚¹ãƒ†ãƒƒãƒ—å¿œç­”ãªã©ã€åˆ¶å¾¡ç†è«–ã®åŸºæœ¬ã‚’å­¦ã¶ãŸã‚ã®ãƒŸãƒ‹ãƒãƒ«ãªã‚µãƒ³ãƒ—ãƒ«é›†  
  *Minimal examples for learning basics of control theory (FSM, step response, etc.)*  
- Python ã‚„ Verilog ã‚’ä½¿ã£ãŸã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã®å…¥ã‚Šå£  
  *Entry-level simulations using Python and Verilog*  
- ChatGPT ã¨çµ„ã¿åˆã‚ã›ã¦ **è§£èª¬ãƒ»ã‚«ã‚¹ã‚¿ãƒã‚¤ã‚º** å¯èƒ½  
  *Easily explained and customized with ChatGPT*  

---

## ğŸ“ ä»Šå¾Œã®æ‹¡å¼µ | Future Extensions
- PID åˆ¶å¾¡ãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆ  
  *PID control templates*  
- äºŒæ¬¡é…ã‚Œç³»ã®å¿œç­”ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³  
  *Second-order system step response*  
- çŠ¶æ…‹é·ç§»è¨­è¨ˆã¨è‡ªå‹•ã‚³ãƒ¼ãƒ‰ç”Ÿæˆ  
  *State machine design and auto code generation*  
