
Vocoder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033e8  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  08003570  08003570  00013570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800399c  0800399c  0001399c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080039a0  080039a0  000139a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000008c  20000000  080039a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002008c  2**0
                  CONTENTS
  7 .bss          000000b0  2000008c  2000008c  0002008c  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  2000013c  2000013c  0002008c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00008f82  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001400  00000000  00000000  0002903e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000c48  00000000  00000000  0002a440  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000b70  00000000  00000000  0002b088  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003be9  00000000  00000000  0002bbf8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000039cb  00000000  00000000  0002f7e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  000331ac  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000037d4  00000000  00000000  0003322c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00036a00  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000008c 	.word	0x2000008c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003558 	.word	0x08003558

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000090 	.word	0x20000090
 80001c4:	08003558 	.word	0x08003558

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__aeabi_d2f>:
 800095c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000960:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000964:	bf24      	itt	cs
 8000966:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800096a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800096e:	d90d      	bls.n	800098c <__aeabi_d2f+0x30>
 8000970:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000974:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000978:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800097c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000980:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000984:	bf08      	it	eq
 8000986:	f020 0001 	biceq.w	r0, r0, #1
 800098a:	4770      	bx	lr
 800098c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000990:	d121      	bne.n	80009d6 <__aeabi_d2f+0x7a>
 8000992:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000996:	bfbc      	itt	lt
 8000998:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800099c:	4770      	bxlt	lr
 800099e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009a6:	f1c2 0218 	rsb	r2, r2, #24
 80009aa:	f1c2 0c20 	rsb	ip, r2, #32
 80009ae:	fa10 f30c 	lsls.w	r3, r0, ip
 80009b2:	fa20 f002 	lsr.w	r0, r0, r2
 80009b6:	bf18      	it	ne
 80009b8:	f040 0001 	orrne.w	r0, r0, #1
 80009bc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009c4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009c8:	ea40 000c 	orr.w	r0, r0, ip
 80009cc:	fa23 f302 	lsr.w	r3, r3, r2
 80009d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009d4:	e7cc      	b.n	8000970 <__aeabi_d2f+0x14>
 80009d6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009da:	d107      	bne.n	80009ec <__aeabi_d2f+0x90>
 80009dc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e0:	bf1e      	ittt	ne
 80009e2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009e6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009ea:	4770      	bxne	lr
 80009ec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009f4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop

080009fc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a00:	4a16      	ldr	r2, [pc, #88]	; (8000a5c <SystemInit+0x60>)
 8000a02:	4b16      	ldr	r3, [pc, #88]	; (8000a5c <SystemInit+0x60>)
 8000a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000a10:	4a13      	ldr	r2, [pc, #76]	; (8000a60 <SystemInit+0x64>)
 8000a12:	4b13      	ldr	r3, [pc, #76]	; (8000a60 <SystemInit+0x64>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	f043 0301 	orr.w	r3, r3, #1
 8000a1a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000a1c:	4b10      	ldr	r3, [pc, #64]	; (8000a60 <SystemInit+0x64>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000a22:	4a0f      	ldr	r2, [pc, #60]	; (8000a60 <SystemInit+0x64>)
 8000a24:	4b0e      	ldr	r3, [pc, #56]	; (8000a60 <SystemInit+0x64>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000a2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a30:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000a32:	4b0b      	ldr	r3, [pc, #44]	; (8000a60 <SystemInit+0x64>)
 8000a34:	4a0b      	ldr	r2, [pc, #44]	; (8000a64 <SystemInit+0x68>)
 8000a36:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000a38:	4a09      	ldr	r2, [pc, #36]	; (8000a60 <SystemInit+0x64>)
 8000a3a:	4b09      	ldr	r3, [pc, #36]	; (8000a60 <SystemInit+0x64>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a42:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000a44:	4b06      	ldr	r3, [pc, #24]	; (8000a60 <SystemInit+0x64>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000a4a:	f000 f80d 	bl	8000a68 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a4e:	4b03      	ldr	r3, [pc, #12]	; (8000a5c <SystemInit+0x60>)
 8000a50:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a54:	609a      	str	r2, [r3, #8]
#endif
}
 8000a56:	bf00      	nop
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	e000ed00 	.word	0xe000ed00
 8000a60:	40023800 	.word	0x40023800
 8000a64:	24003010 	.word	0x24003010

08000a68 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b083      	sub	sp, #12
 8000a6c:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	607b      	str	r3, [r7, #4]
 8000a72:	2300      	movs	r3, #0
 8000a74:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000a76:	4a36      	ldr	r2, [pc, #216]	; (8000b50 <SetSysClock+0xe8>)
 8000a78:	4b35      	ldr	r3, [pc, #212]	; (8000b50 <SetSysClock+0xe8>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a80:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000a82:	4b33      	ldr	r3, [pc, #204]	; (8000b50 <SetSysClock+0xe8>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a8a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	3301      	adds	r3, #1
 8000a90:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d103      	bne.n	8000aa0 <SetSysClock+0x38>
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000a9e:	d1f0      	bne.n	8000a82 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000aa0:	4b2b      	ldr	r3, [pc, #172]	; (8000b50 <SetSysClock+0xe8>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d002      	beq.n	8000ab2 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000aac:	2301      	movs	r3, #1
 8000aae:	603b      	str	r3, [r7, #0]
 8000ab0:	e001      	b.n	8000ab6 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	2b01      	cmp	r3, #1
 8000aba:	d142      	bne.n	8000b42 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000abc:	4a24      	ldr	r2, [pc, #144]	; (8000b50 <SetSysClock+0xe8>)
 8000abe:	4b24      	ldr	r3, [pc, #144]	; (8000b50 <SetSysClock+0xe8>)
 8000ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ac6:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8000ac8:	4a22      	ldr	r2, [pc, #136]	; (8000b54 <SetSysClock+0xec>)
 8000aca:	4b22      	ldr	r3, [pc, #136]	; (8000b54 <SetSysClock+0xec>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000ad2:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000ad4:	4a1e      	ldr	r2, [pc, #120]	; (8000b50 <SetSysClock+0xe8>)
 8000ad6:	4b1e      	ldr	r3, [pc, #120]	; (8000b50 <SetSysClock+0xe8>)
 8000ad8:	689b      	ldr	r3, [r3, #8]
 8000ada:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000adc:	4a1c      	ldr	r2, [pc, #112]	; (8000b50 <SetSysClock+0xe8>)
 8000ade:	4b1c      	ldr	r3, [pc, #112]	; (8000b50 <SetSysClock+0xe8>)
 8000ae0:	689b      	ldr	r3, [r3, #8]
 8000ae2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ae6:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000ae8:	4a19      	ldr	r2, [pc, #100]	; (8000b50 <SetSysClock+0xe8>)
 8000aea:	4b19      	ldr	r3, [pc, #100]	; (8000b50 <SetSysClock+0xe8>)
 8000aec:	689b      	ldr	r3, [r3, #8]
 8000aee:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000af2:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000af4:	4b16      	ldr	r3, [pc, #88]	; (8000b50 <SetSysClock+0xe8>)
 8000af6:	4a18      	ldr	r2, [pc, #96]	; (8000b58 <SetSysClock+0xf0>)
 8000af8:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000afa:	4a15      	ldr	r2, [pc, #84]	; (8000b50 <SetSysClock+0xe8>)
 8000afc:	4b14      	ldr	r3, [pc, #80]	; (8000b50 <SetSysClock+0xe8>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000b04:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000b06:	bf00      	nop
 8000b08:	4b11      	ldr	r3, [pc, #68]	; (8000b50 <SetSysClock+0xe8>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d0f9      	beq.n	8000b08 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000b14:	4b11      	ldr	r3, [pc, #68]	; (8000b5c <SetSysClock+0xf4>)
 8000b16:	f240 6205 	movw	r2, #1541	; 0x605
 8000b1a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000b1c:	4a0c      	ldr	r2, [pc, #48]	; (8000b50 <SetSysClock+0xe8>)
 8000b1e:	4b0c      	ldr	r3, [pc, #48]	; (8000b50 <SetSysClock+0xe8>)
 8000b20:	689b      	ldr	r3, [r3, #8]
 8000b22:	f023 0303 	bic.w	r3, r3, #3
 8000b26:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000b28:	4a09      	ldr	r2, [pc, #36]	; (8000b50 <SetSysClock+0xe8>)
 8000b2a:	4b09      	ldr	r3, [pc, #36]	; (8000b50 <SetSysClock+0xe8>)
 8000b2c:	689b      	ldr	r3, [r3, #8]
 8000b2e:	f043 0302 	orr.w	r3, r3, #2
 8000b32:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000b34:	bf00      	nop
 8000b36:	4b06      	ldr	r3, [pc, #24]	; (8000b50 <SetSysClock+0xe8>)
 8000b38:	689b      	ldr	r3, [r3, #8]
 8000b3a:	f003 030c 	and.w	r3, r3, #12
 8000b3e:	2b08      	cmp	r3, #8
 8000b40:	d1f9      	bne.n	8000b36 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8000b42:	bf00      	nop
 8000b44:	370c      	adds	r7, #12
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	40023800 	.word	0x40023800
 8000b54:	40007000 	.word	0x40007000
 8000b58:	07405408 	.word	0x07405408
 8000b5c:	40023c00 	.word	0x40023c00

08000b60 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
}
 8000b64:	bf00      	nop
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop

08000b70 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000b74:	e7fe      	b.n	8000b74 <HardFault_Handler+0x4>
 8000b76:	bf00      	nop

08000b78 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000b7c:	e7fe      	b.n	8000b7c <MemManage_Handler+0x4>
 8000b7e:	bf00      	nop

08000b80 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8000b84:	e7fe      	b.n	8000b84 <BusFault_Handler+0x4>
 8000b86:	bf00      	nop

08000b88 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8000b8c:	e7fe      	b.n	8000b8c <UsageFault_Handler+0x4>
 8000b8e:	bf00      	nop

08000b90 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
}
 8000b94:	bf00      	nop
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
}
 8000bb4:	bf00      	nop
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop

08000bc0 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8000bc4:	bf00      	nop
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000bd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c08 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000bd4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000bd6:	e003      	b.n	8000be0 <LoopCopyDataInit>

08000bd8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000bd8:	4b0c      	ldr	r3, [pc, #48]	; (8000c0c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000bda:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000bdc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000bde:	3104      	adds	r1, #4

08000be0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000be0:	480b      	ldr	r0, [pc, #44]	; (8000c10 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000be2:	4b0c      	ldr	r3, [pc, #48]	; (8000c14 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000be4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000be6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000be8:	d3f6      	bcc.n	8000bd8 <CopyDataInit>
  ldr  r2, =_sbss
 8000bea:	4a0b      	ldr	r2, [pc, #44]	; (8000c18 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000bec:	e002      	b.n	8000bf4 <LoopFillZerobss>

08000bee <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000bee:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000bf0:	f842 3b04 	str.w	r3, [r2], #4

08000bf4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000bf4:	4b09      	ldr	r3, [pc, #36]	; (8000c1c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000bf6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000bf8:	d3f9      	bcc.n	8000bee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000bfa:	f7ff feff 	bl	80009fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bfe:	f001 fed3 	bl	80029a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c02:	f000 fc7f 	bl	8001504 <main>
  bx  lr    
 8000c06:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000c08:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8000c0c:	080039a4 	.word	0x080039a4
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000c10:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000c14:	2000008c 	.word	0x2000008c
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8000c18:	2000008c 	.word	0x2000008c
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000c1c:	2000013c 	.word	0x2000013c

08000c20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c20:	e7fe      	b.n	8000c20 <ADC_IRQHandler>
	...

08000c24 <initAudioOutDAC>:
/**
 * @brief Initialise the DAC in 12bit mode to output signal 
 * sampes. Also allow DMA access to the DAC.
 */
void initAudioOutDAC(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b084      	sub	sp, #16
 8000c28:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE);
 8000c2a:	2101      	movs	r1, #1
 8000c2c:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8000c30:	f001 f818 	bl	8001c64 <RCC_APB1PeriphClockCmd>
	DAC_InitTypeDef DACStruct;
	DACStruct.DAC_Trigger = DAC_Trigger_T4_TRGO;
 8000c34:	232c      	movs	r3, #44	; 0x2c
 8000c36:	603b      	str	r3, [r7, #0]
	DACStruct.DAC_WaveGeneration = DAC_WaveGeneration_None;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	607b      	str	r3, [r7, #4]
	DACStruct.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	60fb      	str	r3, [r7, #12]
	DAC_Init(DAC_Channel_1, &DACStruct);
 8000c40:	463b      	mov	r3, r7
 8000c42:	4619      	mov	r1, r3
 8000c44:	2000      	movs	r0, #0
 8000c46:	f001 fc05 	bl	8002454 <DAC_Init>
	DAC_DMACmd(DAC_Channel_1, ENABLE);
 8000c4a:	2101      	movs	r1, #1
 8000c4c:	2000      	movs	r0, #0
 8000c4e:	f001 fc77 	bl	8002540 <DAC_DMACmd>
	DAC_Cmd(DAC_Channel_1, ENABLE);
 8000c52:	2101      	movs	r1, #1
 8000c54:	2000      	movs	r0, #0
 8000c56:	f001 fc31 	bl	80024bc <DAC_Cmd>
}
 8000c5a:	bf00      	nop
 8000c5c:	3710      	adds	r7, #16
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop

08000c64 <initAudioOutGPIO>:
/**
 * @brief Initialise GPIO Pin A4 in analog mode to output
 * a signal from the DAC.
 */
void initAudioOutGPIO(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8000c6a:	2101      	movs	r1, #1
 8000c6c:	2001      	movs	r0, #1
 8000c6e:	f000 ffd9 	bl	8001c24 <RCC_AHB1PeriphClockCmd>
	GPIO_InitTypeDef GPIOStruct;
	GPIOStruct.GPIO_Pin = GPIO_Pin_4;//channel 1
 8000c72:	2310      	movs	r3, #16
 8000c74:	603b      	str	r3, [r7, #0]
	GPIOStruct.GPIO_Speed = GPIO_Mode_AN;
 8000c76:	2303      	movs	r3, #3
 8000c78:	717b      	strb	r3, [r7, #5]
	GPIOStruct.GPIO_Speed = GPIO_Speed_2MHz;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	717b      	strb	r3, [r7, #5]
	GPIOStruct.GPIO_OType = GPIO_OType_PP;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	71bb      	strb	r3, [r7, #6]
	GPIOStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000c82:	2300      	movs	r3, #0
 8000c84:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIOStruct);
 8000c86:	463b      	mov	r3, r7
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4803      	ldr	r0, [pc, #12]	; (8000c98 <initAudioOutGPIO+0x34>)
 8000c8c:	f001 f86a 	bl	8001d64 <GPIO_Init>
}
 8000c90:	bf00      	nop
 8000c92:	3708      	adds	r7, #8
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	40020000 	.word	0x40020000

08000c9c <initAudioOutTIM2>:
 * or pitch alterations.
 * @param arr The value the timer has to count up to before a timer
 * tick is generated. Timer frequency = (84MHz/(Prescaler+1))/Period.
 */
void initAudioOutTIM2(uint32_t arr)
{ 
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b086      	sub	sp, #24
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
	//Timer 4 Runs at 84MHz
	//Do not use Timer 6 for this - It is not able to trigger the DAC
	//Even though the documentation would have you believe otherwise.
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 8000ca4:	2101      	movs	r1, #1
 8000ca6:	2004      	movs	r0, #4
 8000ca8:	f000 ffdc 	bl	8001c64 <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseInitTypeDef TimerStruct;
	TimerStruct.TIM_Period = arr-1;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	3b01      	subs	r3, #1
 8000cb0:	613b      	str	r3, [r7, #16]
	TimerStruct.TIM_Prescaler = 1-1;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	81bb      	strh	r3, [r7, #12]
	TimerStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	82bb      	strh	r3, [r7, #20]
	TimerStruct.TIM_CounterMode = TIM_CounterMode_Up;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseInit(TIM4, &TimerStruct);
 8000cbe:	f107 030c 	add.w	r3, r7, #12
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	4807      	ldr	r0, [pc, #28]	; (8000ce4 <initAudioOutTIM2+0x48>)
 8000cc6:	f000 fed9 	bl	8001a7c <TIM_TimeBaseInit>
	TIM_SelectOutputTrigger(TIM4, TIM_TRGOSource_Update);
 8000cca:	2120      	movs	r1, #32
 8000ccc:	4805      	ldr	r0, [pc, #20]	; (8000ce4 <initAudioOutTIM2+0x48>)
 8000cce:	f000 ff61 	bl	8001b94 <TIM_SelectOutputTrigger>
	TIM_Cmd(TIM4, ENABLE);
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	4803      	ldr	r0, [pc, #12]	; (8000ce4 <initAudioOutTIM2+0x48>)
 8000cd6:	f000 ff3d 	bl	8001b54 <TIM_Cmd>
}
 8000cda:	bf00      	nop
 8000cdc:	3718      	adds	r7, #24
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	40000800 	.word	0x40000800

08000ce8 <initAudioOutNVIC>:
 * which is the stream being used to transfer signal data to the DAC.
 * In this case, the interupt will be triggered when the buffer has 
 * been emptied.
 */
void initAudioOutNVIC(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVICStruct;
	NVICStruct.NVIC_IRQChannel = DMA1_Stream5_IRQn;
 8000cee:	2310      	movs	r3, #16
 8000cf0:	713b      	strb	r3, [r7, #4]
	NVICStruct.NVIC_IRQChannelCmd = ENABLE;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	71fb      	strb	r3, [r7, #7]
	NVICStruct.NVIC_IRQChannelPreemptionPriority=0;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	717b      	strb	r3, [r7, #5]
	NVICStruct.NVIC_IRQChannelSubPriority=0;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVICStruct);
 8000cfe:	1d3b      	adds	r3, r7, #4
 8000d00:	4618      	mov	r0, r3
 8000d02:	f001 fdef 	bl	80028e4 <NVIC_Init>
}
 8000d06:	bf00      	nop
 8000d08:	3708      	adds	r7, #8
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop

08000d10 <initAudioOutDMA>:
 * @param buffer Pointer to the unsigned 16-bit integer signal buffer.
 * @param size Size of the signal buffer.

 */
void initAudioOutDMA(uint16_t* buffer, uint32_t size)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b092      	sub	sp, #72	; 0x48
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	6039      	str	r1, [r7, #0]
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1, ENABLE);
 8000d1a:	2101      	movs	r1, #1
 8000d1c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8000d20:	f000 ff80 	bl	8001c24 <RCC_AHB1PeriphClockCmd>
	DMA_DeInit(DMA1_Stream5);
 8000d24:	481d      	ldr	r0, [pc, #116]	; (8000d9c <initAudioOutDMA+0x8c>)
 8000d26:	f001 f8c5 	bl	8001eb4 <DMA_DeInit>
	DMA_InitTypeDef DMAStruct;
	DMA_StructInit(&DMAStruct);
 8000d2a:	f107 030c 	add.w	r3, r7, #12
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f001 f9ec 	bl	800210c <DMA_StructInit>
	DMAStruct.DMA_Channel = DMA_Channel_7;
 8000d34:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
 8000d38:	60fb      	str	r3, [r7, #12]
	DMAStruct.DMA_PeripheralBaseAddr =(uint32_t)(DAC_BASE + 0x08);
 8000d3a:	4b19      	ldr	r3, [pc, #100]	; (8000da0 <initAudioOutDMA+0x90>)
 8000d3c:	613b      	str	r3, [r7, #16]
	DMAStruct.DMA_Memory0BaseAddr = (uint32_t)(buffer);
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	617b      	str	r3, [r7, #20]
	DMAStruct.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8000d42:	2340      	movs	r3, #64	; 0x40
 8000d44:	61bb      	str	r3, [r7, #24]
	DMAStruct.DMA_BufferSize = size;
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	61fb      	str	r3, [r7, #28]
	DMAStruct.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 8000d4a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMAStruct.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8000d50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d54:	627b      	str	r3, [r7, #36]	; 0x24
	DMAStruct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 8000d56:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000d5a:	62bb      	str	r3, [r7, #40]	; 0x28
	DMAStruct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	623b      	str	r3, [r7, #32]
	DMAStruct.DMA_Mode = DMA_Mode_Normal;
 8000d60:	2300      	movs	r3, #0
 8000d62:	633b      	str	r3, [r7, #48]	; 0x30
	DMAStruct.DMA_FIFOMode = DMA_FIFOMode_Disable;
 8000d64:	2300      	movs	r3, #0
 8000d66:	63bb      	str	r3, [r7, #56]	; 0x38
	DMAStruct.DMA_Priority = DMA_Priority_High;
 8000d68:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d6c:	637b      	str	r3, [r7, #52]	; 0x34
	DMAStruct.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	643b      	str	r3, [r7, #64]	; 0x40
	DMAStruct.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8000d72:	2300      	movs	r3, #0
 8000d74:	647b      	str	r3, [r7, #68]	; 0x44
	DMA_ITConfig(DMA1_Stream5, DMA_IT_TC, ENABLE);
 8000d76:	2201      	movs	r2, #1
 8000d78:	2110      	movs	r1, #16
 8000d7a:	4808      	ldr	r0, [pc, #32]	; (8000d9c <initAudioOutDMA+0x8c>)
 8000d7c:	f001 fa9c 	bl	80022b8 <DMA_ITConfig>
	DMA_Init(DMA1_Stream5, &DMAStruct);
 8000d80:	f107 030c 	add.w	r3, r7, #12
 8000d84:	4619      	mov	r1, r3
 8000d86:	4805      	ldr	r0, [pc, #20]	; (8000d9c <initAudioOutDMA+0x8c>)
 8000d88:	f001 f968 	bl	800205c <DMA_Init>
	DMA_Cmd(DMA1_Stream5, ENABLE);
 8000d8c:	2101      	movs	r1, #1
 8000d8e:	4803      	ldr	r0, [pc, #12]	; (8000d9c <initAudioOutDMA+0x8c>)
 8000d90:	f001 f9f4 	bl	800217c <DMA_Cmd>
}
 8000d94:	bf00      	nop
 8000d96:	3748      	adds	r7, #72	; 0x48
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	40026088 	.word	0x40026088
 8000da0:	40007408 	.word	0x40007408

08000da4 <initAudioOut2>:
 * @param size Size of the signal buffer.
 * @param arr The value the timer has to count up to before a timer
 * tick is generated. Timer frequency = (84MHz/(Prescaler+1))/Period.
 */
void initAudioOut2(uint16_t* buffer, uint32_t size, uint32_t arr)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	60f8      	str	r0, [r7, #12]
 8000dac:	60b9      	str	r1, [r7, #8]
 8000dae:	607a      	str	r2, [r7, #4]
	DAC_DeInit();
 8000db0:	f001 fb42 	bl	8002438 <DAC_DeInit>
	TIM_DeInit(TIM4);
 8000db4:	480b      	ldr	r0, [pc, #44]	; (8000de4 <initAudioOut2+0x40>)
 8000db6:	f000 fd81 	bl	80018bc <TIM_DeInit>
	DMA_DeInit(DMA1_Stream5);
 8000dba:	480b      	ldr	r0, [pc, #44]	; (8000de8 <initAudioOut2+0x44>)
 8000dbc:	f001 f87a 	bl	8001eb4 <DMA_DeInit>
	initAudioOutDAC();
 8000dc0:	f7ff ff30 	bl	8000c24 <initAudioOutDAC>
	initAudioOutGPIO();
 8000dc4:	f7ff ff4e 	bl	8000c64 <initAudioOutGPIO>
	initAudioOutTIM2(arr);
 8000dc8:	6878      	ldr	r0, [r7, #4]
 8000dca:	f7ff ff67 	bl	8000c9c <initAudioOutTIM2>
	initAudioOutNVIC();
 8000dce:	f7ff ff8b 	bl	8000ce8 <initAudioOutNVIC>
	initAudioOutDMA(buffer,size);
 8000dd2:	68b9      	ldr	r1, [r7, #8]
 8000dd4:	68f8      	ldr	r0, [r7, #12]
 8000dd6:	f7ff ff9b 	bl	8000d10 <initAudioOutDMA>
}
 8000dda:	bf00      	nop
 8000ddc:	3710      	adds	r7, #16
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	40000800 	.word	0x40000800
 8000de8:	40026088 	.word	0x40026088

08000dec <initAudioInGPIO>:
/**
 * @brief Initialises GPIO Pin C2 in analog mode
 * to receive signal inputs via the ADC
 */
void initAudioInGPIO(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC,ENABLE);
 8000df2:	2101      	movs	r1, #1
 8000df4:	2004      	movs	r0, #4
 8000df6:	f000 ff15 	bl	8001c24 <RCC_AHB1PeriphClockCmd>

	GPIO_InitTypeDef GPIOStruct;
	GPIOStruct.GPIO_Mode = GPIO_Mode_AN;
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	713b      	strb	r3, [r7, #4]
	GPIOStruct.GPIO_Pin = GPIO_Pin_2;
 8000dfe:	2304      	movs	r3, #4
 8000e00:	603b      	str	r3, [r7, #0]
	GPIOStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000e02:	2300      	movs	r3, #0
 8000e04:	71fb      	strb	r3, [r7, #7]
	GPIOStruct.GPIO_Speed = GPIO_Speed_2MHz;
 8000e06:	2300      	movs	r3, #0
 8000e08:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOC, &GPIOStruct);
 8000e0a:	463b      	mov	r3, r7
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	4803      	ldr	r0, [pc, #12]	; (8000e1c <initAudioInGPIO+0x30>)
 8000e10:	f000 ffa8 	bl	8001d64 <GPIO_Init>
}
 8000e14:	bf00      	nop
 8000e16:	3708      	adds	r7, #8
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	40020800 	.word	0x40020800

08000e20 <initAudioInTIM>:
/**
 * @brief Initialises timer 2 with a tick rate of 16000Hz
 * to trigger the ADC to sample a signal at this rate
 */
void initAudioInTIM(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2,ENABLE);
 8000e26:	2101      	movs	r1, #1
 8000e28:	2001      	movs	r0, #1
 8000e2a:	f000 ff1b 	bl	8001c64 <RCC_APB1PeriphClockCmd>
	//Timer 2 is clocked at 84MHz
	TIM_TimeBaseInitTypeDef TimerStruct;
	TimerStruct.TIM_Period = 5250-1;
 8000e2e:	f241 4381 	movw	r3, #5249	; 0x1481
 8000e32:	60bb      	str	r3, [r7, #8]
	TimerStruct.TIM_Prescaler = 1-1;
 8000e34:	2300      	movs	r3, #0
 8000e36:	80bb      	strh	r3, [r7, #4]
	TimerStruct.TIM_CounterMode = TIM_CounterMode_Up;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	80fb      	strh	r3, [r7, #6]
	TimerStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseInit(TIM2, &TimerStruct);
 8000e40:	1d3b      	adds	r3, r7, #4
 8000e42:	4619      	mov	r1, r3
 8000e44:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000e48:	f000 fe18 	bl	8001a7c <TIM_TimeBaseInit>
	TIM_SelectOutputTrigger(TIM2,TIM_TRGOSource_Update);
 8000e4c:	2120      	movs	r1, #32
 8000e4e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000e52:	f000 fe9f 	bl	8001b94 <TIM_SelectOutputTrigger>
	TIM_Cmd(TIM2, ENABLE);
 8000e56:	2101      	movs	r1, #1
 8000e58:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000e5c:	f000 fe7a 	bl	8001b54 <TIM_Cmd>
}
 8000e60:	bf00      	nop
 8000e62:	3710      	adds	r7, #16
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}

08000e68 <initAudioInADC>:
 * @brief Initialises the ADC in 12 bit mode to sample a signal
 * on the positive edge of the timer 2 tick. DMA access is also 
 * allowed after a conversion.
 */
void initAudioInADC(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b08a      	sub	sp, #40	; 0x28
 8000e6c:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1,ENABLE);
 8000e6e:	2101      	movs	r1, #1
 8000e70:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000e74:	f000 ff16 	bl	8001ca4 <RCC_APB2PeriphClockCmd>
	ADC_CommonInitTypeDef ADCCommonStruct;
	ADCCommonStruct.ADC_Mode = ADC_Mode_Independent;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	61bb      	str	r3, [r7, #24]
	ADCCommonStruct.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	623b      	str	r3, [r7, #32]
	ADCCommonStruct.ADC_Prescaler = ADC_Prescaler_Div2;
 8000e80:	2300      	movs	r3, #0
 8000e82:	61fb      	str	r3, [r7, #28]
	ADCCommonStruct.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8000e84:	2300      	movs	r3, #0
 8000e86:	627b      	str	r3, [r7, #36]	; 0x24
	ADC_CommonInit(&ADCCommonStruct);
 8000e88:	f107 0318 	add.w	r3, r7, #24
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f001 fbe3 	bl	8002658 <ADC_CommonInit>

	ADC_InitTypeDef ADCStruct;
	ADCStruct.ADC_ContinuousConvMode = DISABLE;
 8000e92:	2300      	movs	r3, #0
 8000e94:	717b      	strb	r3, [r7, #5]
	ADCStruct.ADC_DataAlign = ADC_DataAlign_Right;
 8000e96:	2300      	movs	r3, #0
 8000e98:	613b      	str	r3, [r7, #16]
	ADCStruct.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T2_TRGO;
 8000e9a:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8000e9e:	60fb      	str	r3, [r7, #12]
	ADCStruct.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Rising;
 8000ea0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ea4:	60bb      	str	r3, [r7, #8]
	ADCStruct.ADC_NbrOfConversion = 1;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	753b      	strb	r3, [r7, #20]
	ADCStruct.ADC_Resolution = ADC_Resolution_12b;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	603b      	str	r3, [r7, #0]
	ADCStruct.ADC_ScanConvMode = DISABLE;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	713b      	strb	r3, [r7, #4]
	ADC_Init(ADC1, &ADCStruct);
 8000eb2:	463b      	mov	r3, r7
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	480c      	ldr	r0, [pc, #48]	; (8000ee8 <initAudioInADC+0x80>)
 8000eb8:	f001 fb78 	bl	80025ac <ADC_Init>

	ADC_RegularChannelConfig(ADC1, ADC_Channel_12, 1, ADC_SampleTime_15Cycles);
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	210c      	movs	r1, #12
 8000ec2:	4809      	ldr	r0, [pc, #36]	; (8000ee8 <initAudioInADC+0x80>)
 8000ec4:	f001 fc0c 	bl	80026e0 <ADC_RegularChannelConfig>
	ADC_DMARequestAfterLastTransferCmd(ADC1, ENABLE);
 8000ec8:	2101      	movs	r1, #1
 8000eca:	4807      	ldr	r0, [pc, #28]	; (8000ee8 <initAudioInADC+0x80>)
 8000ecc:	f001 fcee 	bl	80028ac <ADC_DMARequestAfterLastTransferCmd>
	ADC_DMACmd(ADC1, ENABLE);
 8000ed0:	2101      	movs	r1, #1
 8000ed2:	4805      	ldr	r0, [pc, #20]	; (8000ee8 <initAudioInADC+0x80>)
 8000ed4:	f001 fcce 	bl	8002874 <ADC_DMACmd>
	ADC_Cmd(ADC1, ENABLE);
 8000ed8:	2101      	movs	r1, #1
 8000eda:	4803      	ldr	r0, [pc, #12]	; (8000ee8 <initAudioInADC+0x80>)
 8000edc:	f001 fbe4 	bl	80026a8 <ADC_Cmd>
}
 8000ee0:	bf00      	nop
 8000ee2:	3728      	adds	r7, #40	; 0x28
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	40012000 	.word	0x40012000

08000eec <initAudioInNVIC>:
 * which is the stream being used to transfer ADC data to a buffer.
 * In this case, the interupt will be triggered when the buffer has 
 * been filled up.
 */
void initAudioInNVIC(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVICStruct;
	NVICStruct.NVIC_IRQChannel = DMA2_Stream0_IRQn;
 8000ef2:	2338      	movs	r3, #56	; 0x38
 8000ef4:	713b      	strb	r3, [r7, #4]
	NVICStruct.NVIC_IRQChannelCmd = ENABLE;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	71fb      	strb	r3, [r7, #7]
	NVICStruct.NVIC_IRQChannelPreemptionPriority=0;
 8000efa:	2300      	movs	r3, #0
 8000efc:	717b      	strb	r3, [r7, #5]
	NVICStruct.NVIC_IRQChannelSubPriority=0;
 8000efe:	2300      	movs	r3, #0
 8000f00:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVICStruct);
 8000f02:	1d3b      	adds	r3, r7, #4
 8000f04:	4618      	mov	r0, r3
 8000f06:	f001 fced 	bl	80028e4 <NVIC_Init>
}
 8000f0a:	bf00      	nop
 8000f0c:	3708      	adds	r7, #8
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop

08000f14 <initAudioInDMA>:
 * of an interrupt when the buffer has been filled.
 * @param buffer Pointer to the unsigned 16-bit integer signal buffer.
 * @param size Size of the signal buffer.
 */
void initAudioInDMA(uint16_t* buffer, uint32_t size)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b092      	sub	sp, #72	; 0x48
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	6039      	str	r1, [r7, #0]
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2 ,ENABLE);
 8000f1e:	2101      	movs	r1, #1
 8000f20:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000f24:	f000 fe7e 	bl	8001c24 <RCC_AHB1PeriphClockCmd>

	DMA_InitTypeDef DMAStruct;
	DMA_DeInit(DMA2_Stream0);
 8000f28:	481b      	ldr	r0, [pc, #108]	; (8000f98 <initAudioInDMA+0x84>)
 8000f2a:	f000 ffc3 	bl	8001eb4 <DMA_DeInit>
	DMAStruct.DMA_Channel = DMA_Channel_0;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	60fb      	str	r3, [r7, #12]
	DMAStruct.DMA_PeripheralBaseAddr = (uint32_t)(&ADC1->DR);
 8000f32:	4b1a      	ldr	r3, [pc, #104]	; (8000f9c <initAudioInDMA+0x88>)
 8000f34:	613b      	str	r3, [r7, #16]
	DMAStruct.DMA_Memory0BaseAddr = (uint32_t)(buffer);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	617b      	str	r3, [r7, #20]
	DMAStruct.DMA_DIR = DMA_DIR_PeripheralToMemory;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	61bb      	str	r3, [r7, #24]
	DMAStruct.DMA_BufferSize = size;
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	61fb      	str	r3, [r7, #28]
	DMAStruct.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 8000f42:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f46:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMAStruct.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8000f48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f4c:	627b      	str	r3, [r7, #36]	; 0x24
	DMAStruct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 8000f4e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f52:	62bb      	str	r3, [r7, #40]	; 0x28
	DMAStruct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8000f54:	2300      	movs	r3, #0
 8000f56:	623b      	str	r3, [r7, #32]
	DMAStruct.DMA_Mode = DMA_Mode_Normal;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	633b      	str	r3, [r7, #48]	; 0x30
	DMAStruct.DMA_Priority = DMA_Priority_High;
 8000f5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f60:	637b      	str	r3, [r7, #52]	; 0x34
	DMAStruct.DMA_FIFOMode = DMA_FIFOMode_Disable;
 8000f62:	2300      	movs	r3, #0
 8000f64:	63bb      	str	r3, [r7, #56]	; 0x38
	DMAStruct.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 8000f66:	2301      	movs	r3, #1
 8000f68:	63fb      	str	r3, [r7, #60]	; 0x3c
	DMAStruct.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	643b      	str	r3, [r7, #64]	; 0x40
	DMAStruct.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	647b      	str	r3, [r7, #68]	; 0x44
	DMA_Init(DMA2_Stream0, &DMAStruct);
 8000f72:	f107 030c 	add.w	r3, r7, #12
 8000f76:	4619      	mov	r1, r3
 8000f78:	4807      	ldr	r0, [pc, #28]	; (8000f98 <initAudioInDMA+0x84>)
 8000f7a:	f001 f86f 	bl	800205c <DMA_Init>
	DMA_ITConfig(DMA2_Stream0, DMA_IT_TC, ENABLE);
 8000f7e:	2201      	movs	r2, #1
 8000f80:	2110      	movs	r1, #16
 8000f82:	4805      	ldr	r0, [pc, #20]	; (8000f98 <initAudioInDMA+0x84>)
 8000f84:	f001 f998 	bl	80022b8 <DMA_ITConfig>
	DMA_Cmd(DMA2_Stream0, ENABLE);
 8000f88:	2101      	movs	r1, #1
 8000f8a:	4803      	ldr	r0, [pc, #12]	; (8000f98 <initAudioInDMA+0x84>)
 8000f8c:	f001 f8f6 	bl	800217c <DMA_Cmd>
}
 8000f90:	bf00      	nop
 8000f92:	3748      	adds	r7, #72	; 0x48
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	40026410 	.word	0x40026410
 8000f9c:	4001204c 	.word	0x4001204c

08000fa0 <initAudioIn>:
 * Initialises them using the above methods.
 * @param buffer Pointer to the unsigned 16-bit integer signal buffer.
 * @param size Size of the signal buffer.
 */
void initAudioIn(uint16_t* buffer, uint32_t size)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	6039      	str	r1, [r7, #0]
	TIM_DeInit(TIM2);
 8000faa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000fae:	f000 fc85 	bl	80018bc <TIM_DeInit>
	ADC_DeInit();
 8000fb2:	f001 faed 	bl	8002590 <ADC_DeInit>
	DMA_DeInit(DMA2_Stream0);
 8000fb6:	4809      	ldr	r0, [pc, #36]	; (8000fdc <initAudioIn+0x3c>)
 8000fb8:	f000 ff7c 	bl	8001eb4 <DMA_DeInit>
	initAudioInGPIO();
 8000fbc:	f7ff ff16 	bl	8000dec <initAudioInGPIO>
	initAudioInTIM();
 8000fc0:	f7ff ff2e 	bl	8000e20 <initAudioInTIM>
	initAudioInADC();
 8000fc4:	f7ff ff50 	bl	8000e68 <initAudioInADC>
	initAudioInNVIC();
 8000fc8:	f7ff ff90 	bl	8000eec <initAudioInNVIC>
	initAudioInDMA(buffer, size);
 8000fcc:	6839      	ldr	r1, [r7, #0]
 8000fce:	6878      	ldr	r0, [r7, #4]
 8000fd0:	f7ff ffa0 	bl	8000f14 <initAudioInDMA>
}
 8000fd4:	bf00      	nop
 8000fd6:	3708      	adds	r7, #8
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	40026410 	.word	0x40026410

08000fe0 <echo>:
 * @param size Size of the signal buffer.
 * @param ms Amount of time in milliseconds to delay the second
 * mixed in signal. 
 */
void echo(uint16_t* buffer, uint32_t size, uint16_t ms)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b086      	sub	sp, #24
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	60f8      	str	r0, [r7, #12]
 8000fe8:	60b9      	str	r1, [r7, #8]
 8000fea:	4613      	mov	r3, r2
 8000fec:	80fb      	strh	r3, [r7, #6]
	uint32_t samples = ms*16;
 8000fee:	88fb      	ldrh	r3, [r7, #6]
 8000ff0:	011b      	lsls	r3, r3, #4
 8000ff2:	613b      	str	r3, [r7, #16]
	if(samples>size)
 8000ff4:	693a      	ldr	r2, [r7, #16]
 8000ff6:	68bb      	ldr	r3, [r7, #8]
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	d90c      	bls.n	8001016 <echo+0x36>
	{
		STM_EVAL_LEDInit(LED5);
 8000ffc:	2002      	movs	r0, #2
 8000ffe:	f000 fbff 	bl	8001800 <STM_EVAL_LEDInit>
		STM_EVAL_LEDOn(LED5);
 8001002:	2002      	movs	r0, #2
 8001004:	f000 fc2a 	bl	800185c <STM_EVAL_LEDOn>
		STM_EVAL_LEDInit(LED6);
 8001008:	2003      	movs	r0, #3
 800100a:	f000 fbf9 	bl	8001800 <STM_EVAL_LEDInit>
		STM_EVAL_LEDOn(LED6);
 800100e:	2003      	movs	r0, #3
 8001010:	f000 fc24 	bl	800185c <STM_EVAL_LEDOn>
		return;
 8001014:	e020      	b.n	8001058 <echo+0x78>
	}
	uint32_t i;
	for(i=samples; i<size; i++)
 8001016:	693b      	ldr	r3, [r7, #16]
 8001018:	617b      	str	r3, [r7, #20]
 800101a:	e019      	b.n	8001050 <echo+0x70>
	{
		buffer[i] = buffer[i]/2 +buffer[i-samples]/2;
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	68fa      	ldr	r2, [r7, #12]
 8001022:	4413      	add	r3, r2
 8001024:	697a      	ldr	r2, [r7, #20]
 8001026:	0052      	lsls	r2, r2, #1
 8001028:	68f9      	ldr	r1, [r7, #12]
 800102a:	440a      	add	r2, r1
 800102c:	8812      	ldrh	r2, [r2, #0]
 800102e:	0852      	lsrs	r2, r2, #1
 8001030:	b291      	uxth	r1, r2
 8001032:	6978      	ldr	r0, [r7, #20]
 8001034:	693a      	ldr	r2, [r7, #16]
 8001036:	1a82      	subs	r2, r0, r2
 8001038:	0052      	lsls	r2, r2, #1
 800103a:	68f8      	ldr	r0, [r7, #12]
 800103c:	4402      	add	r2, r0
 800103e:	8812      	ldrh	r2, [r2, #0]
 8001040:	0852      	lsrs	r2, r2, #1
 8001042:	b292      	uxth	r2, r2
 8001044:	440a      	add	r2, r1
 8001046:	b292      	uxth	r2, r2
 8001048:	801a      	strh	r2, [r3, #0]
		STM_EVAL_LEDInit(LED6);
		STM_EVAL_LEDOn(LED6);
		return;
	}
	uint32_t i;
	for(i=samples; i<size; i++)
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	3301      	adds	r3, #1
 800104e:	617b      	str	r3, [r7, #20]
 8001050:	697a      	ldr	r2, [r7, #20]
 8001052:	68bb      	ldr	r3, [r7, #8]
 8001054:	429a      	cmp	r2, r3
 8001056:	d3e1      	bcc.n	800101c <echo+0x3c>
	{
		buffer[i] = buffer[i]/2 +buffer[i-samples]/2;
	}
}
 8001058:	3718      	adds	r7, #24
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop

08001060 <sineCarrier>:
 * @param buffer Pointer to the unsigned 16-bit integer signal buffer.
 * @param size Amount of time in milliseconds to delay the second
 * @param freq Frequency of the sine wave to modulate with
 */
void sineCarrier(uint16_t* buffer, uint32_t size, uint16_t freq)
{
 8001060:	b5b0      	push	{r4, r5, r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af00      	add	r7, sp, #0
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	60b9      	str	r1, [r7, #8]
 800106a:	4613      	mov	r3, r2
 800106c:	80fb      	strh	r3, [r7, #6]
	uint32_t i;
	for(i=0; i<size; i++)
 800106e:	2300      	movs	r3, #0
 8001070:	617b      	str	r3, [r7, #20]
 8001072:	e04e      	b.n	8001112 <sineCarrier+0xb2>
	{
		//The 1800 in this case is approximately the 1.5V offset on the input signal
		float temp = (sinf(TWOPI*i/16000.0*freq)) * (buffer[i]-1800);
 8001074:	6978      	ldr	r0, [r7, #20]
 8001076:	f7ff f9e9 	bl	800044c <__aeabi_ui2d>
 800107a:	a32d      	add	r3, pc, #180	; (adr r3, 8001130 <sineCarrier+0xd0>)
 800107c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001080:	f7ff fa5a 	bl	8000538 <__aeabi_dmul>
 8001084:	4603      	mov	r3, r0
 8001086:	460c      	mov	r4, r1
 8001088:	4618      	mov	r0, r3
 800108a:	4621      	mov	r1, r4
 800108c:	f04f 0200 	mov.w	r2, #0
 8001090:	4b25      	ldr	r3, [pc, #148]	; (8001128 <sineCarrier+0xc8>)
 8001092:	f7ff fb7b 	bl	800078c <__aeabi_ddiv>
 8001096:	4603      	mov	r3, r0
 8001098:	460c      	mov	r4, r1
 800109a:	4625      	mov	r5, r4
 800109c:	461c      	mov	r4, r3
 800109e:	88fb      	ldrh	r3, [r7, #6]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff f9e3 	bl	800046c <__aeabi_i2d>
 80010a6:	4602      	mov	r2, r0
 80010a8:	460b      	mov	r3, r1
 80010aa:	4620      	mov	r0, r4
 80010ac:	4629      	mov	r1, r5
 80010ae:	f7ff fa43 	bl	8000538 <__aeabi_dmul>
 80010b2:	4603      	mov	r3, r0
 80010b4:	460c      	mov	r4, r1
 80010b6:	4618      	mov	r0, r3
 80010b8:	4621      	mov	r1, r4
 80010ba:	f7ff fc4f 	bl	800095c <__aeabi_d2f>
 80010be:	4603      	mov	r3, r0
 80010c0:	ee00 3a10 	vmov	s0, r3
 80010c4:	f001 fd0e 	bl	8002ae4 <sinf>
 80010c8:	eeb0 7a40 	vmov.f32	s14, s0
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	68fa      	ldr	r2, [r7, #12]
 80010d2:	4413      	add	r3, r2
 80010d4:	881b      	ldrh	r3, [r3, #0]
 80010d6:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 80010da:	ee07 3a90 	vmov	s15, r3
 80010de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010e6:	edc7 7a04 	vstr	s15, [r7, #16]
		buffer[i] = temp+1800;
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	68fa      	ldr	r2, [r7, #12]
 80010f0:	4413      	add	r3, r2
 80010f2:	edd7 7a04 	vldr	s15, [r7, #16]
 80010f6:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 800112c <sineCarrier+0xcc>
 80010fa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80010fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001102:	edc7 7a00 	vstr	s15, [r7]
 8001106:	883a      	ldrh	r2, [r7, #0]
 8001108:	b292      	uxth	r2, r2
 800110a:	801a      	strh	r2, [r3, #0]
 * @param freq Frequency of the sine wave to modulate with
 */
void sineCarrier(uint16_t* buffer, uint32_t size, uint16_t freq)
{
	uint32_t i;
	for(i=0; i<size; i++)
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	3301      	adds	r3, #1
 8001110:	617b      	str	r3, [r7, #20]
 8001112:	697a      	ldr	r2, [r7, #20]
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	429a      	cmp	r2, r3
 8001118:	d3ac      	bcc.n	8001074 <sineCarrier+0x14>
	{
		//The 1800 in this case is approximately the 1.5V offset on the input signal
		float temp = (sinf(TWOPI*i/16000.0*freq)) * (buffer[i]-1800);
		buffer[i] = temp+1800;
	}
}
 800111a:	bf00      	nop
 800111c:	3718      	adds	r7, #24
 800111e:	46bd      	mov	sp, r7
 8001120:	bdb0      	pop	{r4, r5, r7, pc}
 8001122:	bf00      	nop
 8001124:	f3af 8000 	nop.w
 8001128:	40cf4000 	.word	0x40cf4000
 800112c:	44e10000 	.word	0x44e10000
 8001130:	54442eea 	.word	0x54442eea
 8001134:	401921fb 	.word	0x401921fb

08001138 <vader>:
 * to produce a darth vader like voice.
 * @param buffer Pointer to the unsigned 16-bit integer signal buffer.
 * @param size Amount of time in milliseconds to delay the second
 */
void vader(uint16_t* buffer, uint32_t size)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
	sineCarrier(buffer,size,42);
 8001142:	222a      	movs	r2, #42	; 0x2a
 8001144:	6839      	ldr	r1, [r7, #0]
 8001146:	6878      	ldr	r0, [r7, #4]
 8001148:	f7ff ff8a 	bl	8001060 <sineCarrier>
	echo(buffer, size, 50);
 800114c:	2232      	movs	r2, #50	; 0x32
 800114e:	6839      	ldr	r1, [r7, #0]
 8001150:	6878      	ldr	r0, [r7, #4]
 8001152:	f7ff ff45 	bl	8000fe0 <echo>
	//The method has to be called twice because of a quirk with the 
	//way audio input and output with DMA works.
	//Calling it twice resets all interrupt flags and set bits which 
	//would otherwise prevent it from starting.
	initAudioOut2(buffer,size,6800);
 8001156:	f641 2290 	movw	r2, #6800	; 0x1a90
 800115a:	6839      	ldr	r1, [r7, #0]
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f7ff fe21 	bl	8000da4 <initAudioOut2>
	initAudioOut2(buffer,size,6800);
 8001162:	f641 2290 	movw	r2, #6800	; 0x1a90
 8001166:	6839      	ldr	r1, [r7, #0]
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f7ff fe1b 	bl	8000da4 <initAudioOut2>
}
 800116e:	bf00      	nop
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop

08001178 <probeDroid>:
 * to produce an imperial probe droid like voice.
 * @param buffer Pointer to the unsigned 16-bit integer signal buffer.
 * @param size Amount of time in milliseconds to delay the second
 */
void probeDroid(uint16_t* buffer, uint32_t size)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	6039      	str	r1, [r7, #0]
	sineCarrier(buffer,size,1500);
 8001182:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001186:	6839      	ldr	r1, [r7, #0]
 8001188:	6878      	ldr	r0, [r7, #4]
 800118a:	f7ff ff69 	bl	8001060 <sineCarrier>
	echo(buffer, size, 20);
 800118e:	2214      	movs	r2, #20
 8001190:	6839      	ldr	r1, [r7, #0]
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff ff24 	bl	8000fe0 <echo>
	//The method has to be called twice because of a quirk with the 
	//way audio input and output with DMA works.
	//Calling it twice resets all interrupt flags and set bits which 
	//would otherwise prevent it from starting.
	initAudioOut2(buffer,size,5250);
 8001198:	f241 4282 	movw	r2, #5250	; 0x1482
 800119c:	6839      	ldr	r1, [r7, #0]
 800119e:	6878      	ldr	r0, [r7, #4]
 80011a0:	f7ff fe00 	bl	8000da4 <initAudioOut2>
	initAudioOut2(buffer,size,5250);
 80011a4:	f241 4282 	movw	r2, #5250	; 0x1482
 80011a8:	6839      	ldr	r1, [r7, #0]
 80011aa:	6878      	ldr	r0, [r7, #4]
 80011ac:	f7ff fdfa 	bl	8000da4 <initAudioOut2>
}
 80011b0:	bf00      	nop
 80011b2:	3708      	adds	r7, #8
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <initButtons>:
 * @brief Initialise Pins D0,D1 and D2 in input mode with pull up
 * resistors. The buttons connected to these pins are expected to be
 * hardware debounced and active high.
 */
void initButtons(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 80011be:	2101      	movs	r1, #1
 80011c0:	2008      	movs	r0, #8
 80011c2:	f000 fd2f 	bl	8001c24 <RCC_AHB1PeriphClockCmd>
	GPIO_InitTypeDef GPIOStruct;
	GPIOStruct.GPIO_Mode = GPIO_Mode_IN;
 80011c6:	2300      	movs	r3, #0
 80011c8:	713b      	strb	r3, [r7, #4]
	GPIOStruct.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2;
 80011ca:	2307      	movs	r3, #7
 80011cc:	603b      	str	r3, [r7, #0]
	GPIOStruct.GPIO_PuPd = GPIO_PuPd_UP;
 80011ce:	2301      	movs	r3, #1
 80011d0:	71fb      	strb	r3, [r7, #7]
	GPIOStruct.GPIO_Speed = GPIO_Speed_2MHz;
 80011d2:	2300      	movs	r3, #0
 80011d4:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOD, &GPIOStruct);
 80011d6:	463b      	mov	r3, r7
 80011d8:	4619      	mov	r1, r3
 80011da:	4803      	ldr	r0, [pc, #12]	; (80011e8 <initButtons+0x30>)
 80011dc:	f000 fdc2 	bl	8001d64 <GPIO_Init>
}
 80011e0:	bf00      	nop
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40020c00 	.word	0x40020c00

080011ec <checkButton>:
 * , Pin D1 corresponds to button 1 and pin D2 coresponds to button 2.
 * @returns 1 if the button is being pushed (voltage on the pin is high)
 * 0 otherwise.
 */
int8_t checkButton(uint8_t butno)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	4603      	mov	r3, r0
 80011f4:	71fb      	strb	r3, [r7, #7]
	if(butno==0)
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d106      	bne.n	800120a <checkButton+0x1e>
	{
		return GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_0);
 80011fc:	2101      	movs	r1, #1
 80011fe:	4810      	ldr	r0, [pc, #64]	; (8001240 <checkButton+0x54>)
 8001200:	f000 fe3e 	bl	8001e80 <GPIO_ReadInputDataBit>
 8001204:	4603      	mov	r3, r0
 8001206:	b25b      	sxtb	r3, r3
 8001208:	e015      	b.n	8001236 <checkButton+0x4a>
	}
	else if(butno==1)
 800120a:	79fb      	ldrb	r3, [r7, #7]
 800120c:	2b01      	cmp	r3, #1
 800120e:	d106      	bne.n	800121e <checkButton+0x32>
	{
		return GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_1);
 8001210:	2102      	movs	r1, #2
 8001212:	480b      	ldr	r0, [pc, #44]	; (8001240 <checkButton+0x54>)
 8001214:	f000 fe34 	bl	8001e80 <GPIO_ReadInputDataBit>
 8001218:	4603      	mov	r3, r0
 800121a:	b25b      	sxtb	r3, r3
 800121c:	e00b      	b.n	8001236 <checkButton+0x4a>
	}
	else if(butno==2)
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	2b02      	cmp	r3, #2
 8001222:	d106      	bne.n	8001232 <checkButton+0x46>
	{
		return GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_2);
 8001224:	2104      	movs	r1, #4
 8001226:	4806      	ldr	r0, [pc, #24]	; (8001240 <checkButton+0x54>)
 8001228:	f000 fe2a 	bl	8001e80 <GPIO_ReadInputDataBit>
 800122c:	4603      	mov	r3, r0
 800122e:	b25b      	sxtb	r3, r3
 8001230:	e001      	b.n	8001236 <checkButton+0x4a>
	}
	else
	{
		return -1;
 8001232:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8001236:	4618      	mov	r0, r3
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	40020c00 	.word	0x40020c00

08001244 <initLCD>:
void LCD_Digit(float freqFloat,int line);
void LCD_Freq(uint32_t freqInt, char * lcdLine2);


void initLCD(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
	initDiscovery();
 8001248:	f000 f900 	bl	800144c <initDiscovery>
	LCD_INIT();
 800124c:	f000 f802 	bl	8001254 <LCD_INIT>
}
 8001250:	bf00      	nop
 8001252:	bd80      	pop	{r7, pc}

08001254 <LCD_INIT>:

/*
 * @brief function which initializes the LCD
 */
void LCD_INIT()
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
    CMD_PORT &= ~(LCD_E);  //LCD_E = 0;                    //clear enable
 8001258:	4a1e      	ldr	r2, [pc, #120]	; (80012d4 <LCD_INIT+0x80>)
 800125a:	4b1e      	ldr	r3, [pc, #120]	; (80012d4 <LCD_INIT+0x80>)
 800125c:	695b      	ldr	r3, [r3, #20]
 800125e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001262:	6153      	str	r3, [r2, #20]
    CMD_PORT &= ~(LCD_RS); //LCD_RS = 0;                 //going to write command
 8001264:	4a1b      	ldr	r2, [pc, #108]	; (80012d4 <LCD_INIT+0x80>)
 8001266:	4b1b      	ldr	r3, [pc, #108]	; (80012d4 <LCD_INIT+0x80>)
 8001268:	695b      	ldr	r3, [r3, #20]
 800126a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800126e:	6153      	str	r3, [r2, #20]

    DelayMS(30);                //delay for LCD to initialise.
 8001270:	201e      	movs	r0, #30
 8001272:	f000 f8d3 	bl	800141c <DelayMS>
    LCD_NYB(0x30,0);              //Required for initialisation
 8001276:	2100      	movs	r1, #0
 8001278:	2030      	movs	r0, #48	; 0x30
 800127a:	f000 f863 	bl	8001344 <LCD_NYB>
    DelayMS(5);                 //required delay
 800127e:	2005      	movs	r0, #5
 8001280:	f000 f8cc 	bl	800141c <DelayMS>
    LCD_NYB(0x30,0);              //Required for initialisation
 8001284:	2100      	movs	r1, #0
 8001286:	2030      	movs	r0, #48	; 0x30
 8001288:	f000 f85c 	bl	8001344 <LCD_NYB>
    LCD_NYB(0x30,0);            //Required for initialisation
 800128c:	2100      	movs	r1, #0
 800128e:	2030      	movs	r0, #48	; 0x30
 8001290:	f000 f858 	bl	8001344 <LCD_NYB>
    DelayMS(5);                 //required delay
 8001294:	2005      	movs	r0, #5
 8001296:	f000 f8c1 	bl	800141c <DelayMS>
    LCD_NYB(0x30,0);            //Required for initialisation
 800129a:	2100      	movs	r1, #0
 800129c:	2030      	movs	r0, #48	; 0x30
 800129e:	f000 f851 	bl	8001344 <LCD_NYB>
    DelayMS(1);                 //required delay
 80012a2:	2001      	movs	r0, #1
 80012a4:	f000 f8ba 	bl	800141c <DelayMS>
    LCD_DATA(0x02,0);           //set to 4 bit interface, 1 line and 5*7 font
 80012a8:	2100      	movs	r1, #0
 80012aa:	2002      	movs	r0, #2
 80012ac:	f000 f814 	bl	80012d8 <LCD_DATA>
    LCD_DATA(0x28,0);           //set to 4 bit interface, 2 line and 5*10 font
 80012b0:	2100      	movs	r1, #0
 80012b2:	2028      	movs	r0, #40	; 0x28
 80012b4:	f000 f810 	bl	80012d8 <LCD_DATA>
    LCD_DATA(0x0c,0);           //set to 4 bit interface, 2 line and 5*7 font
 80012b8:	2100      	movs	r1, #0
 80012ba:	200c      	movs	r0, #12
 80012bc:	f000 f80c 	bl	80012d8 <LCD_DATA>
    LCD_DATA(0x01,0);           //clear display
 80012c0:	2100      	movs	r1, #0
 80012c2:	2001      	movs	r0, #1
 80012c4:	f000 f808 	bl	80012d8 <LCD_DATA>
    LCD_DATA(0x06,0);           //move cursor right after write
 80012c8:	2100      	movs	r1, #0
 80012ca:	2006      	movs	r0, #6
 80012cc:	f000 f804 	bl	80012d8 <LCD_DATA>
}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	40021000 	.word	0x40021000

080012d8 <LCD_DATA>:
/*
 * @brief function which writes a single character to LCD
 * @param 8 bit representation of the character ACSII
 * @param Mode of data sent to LCD.
 */
void LCD_DATA(unsigned char data,unsigned char type){
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	4603      	mov	r3, r0
 80012e0:	460a      	mov	r2, r1
 80012e2:	71fb      	strb	r3, [r7, #7]
 80012e4:	4613      	mov	r3, r2
 80012e6:	71bb      	strb	r3, [r7, #6]

    WaitLCDBusy();                  //TEST LCD FOR BUSY
 80012e8:	f000 f824 	bl	8001334 <WaitLCDBusy>

    if(type == CMD){
 80012ec:	79bb      	ldrb	r3, [r7, #6]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d106      	bne.n	8001300 <LCD_DATA+0x28>
        CMD_PORT &= ~(LCD_RS);                 //COMMAND MODE
 80012f2:	4a0f      	ldr	r2, [pc, #60]	; (8001330 <LCD_DATA+0x58>)
 80012f4:	4b0e      	ldr	r3, [pc, #56]	; (8001330 <LCD_DATA+0x58>)
 80012f6:	695b      	ldr	r3, [r3, #20]
 80012f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80012fc:	6153      	str	r3, [r2, #20]
 80012fe:	e005      	b.n	800130c <LCD_DATA+0x34>
    } else {
        CMD_PORT |= LCD_RS;                 //CHARACTER/DATA MODE
 8001300:	4a0b      	ldr	r2, [pc, #44]	; (8001330 <LCD_DATA+0x58>)
 8001302:	4b0b      	ldr	r3, [pc, #44]	; (8001330 <LCD_DATA+0x58>)
 8001304:	695b      	ldr	r3, [r3, #20]
 8001306:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800130a:	6153      	str	r3, [r2, #20]
    }

    LCD_NYB(data>>4,type);               //WRITE THE UPPER NIBBLE
 800130c:	79fb      	ldrb	r3, [r7, #7]
 800130e:	091b      	lsrs	r3, r3, #4
 8001310:	b2db      	uxtb	r3, r3
 8001312:	79ba      	ldrb	r2, [r7, #6]
 8001314:	4611      	mov	r1, r2
 8001316:	4618      	mov	r0, r3
 8001318:	f000 f814 	bl	8001344 <LCD_NYB>
    LCD_NYB(data,type);                  //WRITE THE LOWER NIBBLE
 800131c:	79ba      	ldrb	r2, [r7, #6]
 800131e:	79fb      	ldrb	r3, [r7, #7]
 8001320:	4611      	mov	r1, r2
 8001322:	4618      	mov	r0, r3
 8001324:	f000 f80e 	bl	8001344 <LCD_NYB>
}
 8001328:	bf00      	nop
 800132a:	3708      	adds	r7, #8
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	40021000 	.word	0x40021000

08001334 <WaitLCDBusy>:

/*
 * @brief function to wait some seconds in case the LCD is busy with something else
 */

void WaitLCDBusy(void){
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
    DelayMS(1);              //DELAY 1 MilliSeconds
 8001338:	2001      	movs	r0, #1
 800133a:	f000 f86f 	bl	800141c <DelayMS>
}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop

08001344 <LCD_NYB>:
 * @brief function to write 4 bits of data for a character to LCD
 * @param 4 bit (half of the 8) ASCII representation of character
 * @param whether command or data to display on LCD
 */

void LCD_NYB(unsigned char nyb,unsigned char type){
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	4603      	mov	r3, r0
 800134c:	460a      	mov	r2, r1
 800134e:	71fb      	strb	r3, [r7, #7]
 8001350:	4613      	mov	r3, r2
 8001352:	71bb      	strb	r3, [r7, #6]
    DATA_PORT &= DATA_CLR;    //LCD_PORT &= 0xF0;                     //CLEAR LOWER PORT NIBBLE
 8001354:	4a17      	ldr	r2, [pc, #92]	; (80013b4 <LCD_NYB+0x70>)
 8001356:	4b17      	ldr	r3, [pc, #92]	; (80013b4 <LCD_NYB+0x70>)
 8001358:	695b      	ldr	r3, [r3, #20]
 800135a:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
 800135e:	6153      	str	r3, [r2, #20]
    DATA_PORT |= (nyb<<DATA); //LCD_PORT |= (nyb & 0x0F);             //SEND DATA LINE THE INFO
 8001360:	4914      	ldr	r1, [pc, #80]	; (80013b4 <LCD_NYB+0x70>)
 8001362:	4b14      	ldr	r3, [pc, #80]	; (80013b4 <LCD_NYB+0x70>)
 8001364:	695b      	ldr	r3, [r3, #20]
 8001366:	79fa      	ldrb	r2, [r7, #7]
 8001368:	02d2      	lsls	r2, r2, #11
 800136a:	4313      	orrs	r3, r2
 800136c:	614b      	str	r3, [r1, #20]

    if(type == CMD){
 800136e:	79bb      	ldrb	r3, [r7, #6]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d106      	bne.n	8001382 <LCD_NYB+0x3e>
        CMD_PORT &= ~(LCD_RS);                 //COMMAND MODE
 8001374:	4a0f      	ldr	r2, [pc, #60]	; (80013b4 <LCD_NYB+0x70>)
 8001376:	4b0f      	ldr	r3, [pc, #60]	; (80013b4 <LCD_NYB+0x70>)
 8001378:	695b      	ldr	r3, [r3, #20]
 800137a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800137e:	6153      	str	r3, [r2, #20]
 8001380:	e005      	b.n	800138e <LCD_NYB+0x4a>
    } else {
        CMD_PORT |= LCD_RS;                 //CHARACTER/DATA MODE
 8001382:	4a0c      	ldr	r2, [pc, #48]	; (80013b4 <LCD_NYB+0x70>)
 8001384:	4b0b      	ldr	r3, [pc, #44]	; (80013b4 <LCD_NYB+0x70>)
 8001386:	695b      	ldr	r3, [r3, #20]
 8001388:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800138c:	6153      	str	r3, [r2, #20]
    }

    CMD_PORT |= LCD_E;    //LCD_E = 1;          //ENABLE LCD DATA LINE
 800138e:	4a09      	ldr	r2, [pc, #36]	; (80013b4 <LCD_NYB+0x70>)
 8001390:	4b08      	ldr	r3, [pc, #32]	; (80013b4 <LCD_NYB+0x70>)
 8001392:	695b      	ldr	r3, [r3, #20]
 8001394:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001398:	6153      	str	r3, [r2, #20]
    DelayMS(2);                //SMALL DELAY
 800139a:	2002      	movs	r0, #2
 800139c:	f000 f83e 	bl	800141c <DelayMS>
    CMD_PORT &= ~(LCD_E); //LCD_E = 0;       //DISABLE LCD DATA LINE
 80013a0:	4a04      	ldr	r2, [pc, #16]	; (80013b4 <LCD_NYB+0x70>)
 80013a2:	4b04      	ldr	r3, [pc, #16]	; (80013b4 <LCD_NYB+0x70>)
 80013a4:	695b      	ldr	r3, [r3, #20]
 80013a6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80013aa:	6153      	str	r3, [r2, #20]
}
 80013ac:	bf00      	nop
 80013ae:	3708      	adds	r7, #8
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	40021000 	.word	0x40021000

080013b8 <LCD_STR>:

/*
 *@brief function which takes pointer to text to get ASCII representation of each character
 *@param pointer to text
 */
void LCD_STR(const char *text){
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
    while(*text){
 80013c0:	e007      	b.n	80013d2 <LCD_STR+0x1a>
        LCD_DATA(*text++,1);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	1c5a      	adds	r2, r3, #1
 80013c6:	607a      	str	r2, [r7, #4]
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	2101      	movs	r1, #1
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff ff83 	bl	80012d8 <LCD_DATA>
/*
 *@brief function which takes pointer to text to get ASCII representation of each character
 *@param pointer to text
 */
void LCD_STR(const char *text){
    while(*text){
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d1f3      	bne.n	80013c2 <LCD_STR+0xa>
        LCD_DATA(*text++,1);
    }
}
 80013da:	bf00      	nop
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop

080013e4 <LCD_LINE>:
}
/*
 * @brief function to send a command to LCD showing the line to put next string on LCD
 * @param the line on which the next string is to be shown on the LCD (1 OR 2)
 */
void LCD_LINE(char line){
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	71fb      	strb	r3, [r7, #7]
    switch(line){
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	db0e      	blt.n	8001412 <LCD_LINE+0x2e>
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	dd02      	ble.n	80013fe <LCD_LINE+0x1a>
 80013f8:	2b02      	cmp	r3, #2
 80013fa:	d005      	beq.n	8001408 <LCD_LINE+0x24>
            break;
        case 2:
            LCD_DATA(LINE2,0);
            break;
    }
}
 80013fc:	e009      	b.n	8001412 <LCD_LINE+0x2e>
 */
void LCD_LINE(char line){
    switch(line){
        case 0:
        case 1:
            LCD_DATA(LINE1,0);
 80013fe:	2100      	movs	r1, #0
 8001400:	2080      	movs	r0, #128	; 0x80
 8001402:	f7ff ff69 	bl	80012d8 <LCD_DATA>
            break;
 8001406:	e004      	b.n	8001412 <LCD_LINE+0x2e>
        case 2:
            LCD_DATA(LINE2,0);
 8001408:	2100      	movs	r1, #0
 800140a:	20c0      	movs	r0, #192	; 0xc0
 800140c:	f7ff ff64 	bl	80012d8 <LCD_DATA>
            break;
 8001410:	bf00      	nop
    }
}
 8001412:	bf00      	nop
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop

0800141c <DelayMS>:
/*
 * @brief function to delay processor
 */
void DelayMS(uint32_t milli)
{
 800141c:	b480      	push	{r7}
 800141e:	b085      	sub	sp, #20
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
	//Volaltile so compiler leaves it alone
	volatile uint32_t delay = milli * 17612;              // approximate loops per ms at 168 MHz, Debug config
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f244 42cc 	movw	r2, #17612	; 0x44cc
 800142a:	fb02 f303 	mul.w	r3, r2, r3
 800142e:	60fb      	str	r3, [r7, #12]
	for(; delay != 0; delay--);
 8001430:	e002      	b.n	8001438 <DelayMS+0x1c>
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	3b01      	subs	r3, #1
 8001436:	60fb      	str	r3, [r7, #12]
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d1f9      	bne.n	8001432 <DelayMS+0x16>
}
 800143e:	bf00      	nop
 8001440:	3714      	adds	r7, #20
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop

0800144c <initDiscovery>:
/*
 * @brief function to initialise the peripherals to be used for the LCD
 */
void initDiscovery(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0

  RCC->AHB1ENR = RCC_AHB1ENR_GPIOEEN;
 8001450:	4b0f      	ldr	r3, [pc, #60]	; (8001490 <initDiscovery+0x44>)
 8001452:	2210      	movs	r2, #16
 8001454:	631a      	str	r2, [r3, #48]	; 0x30

  while((RCC->CR & RCC_CR_HSERDY)==0);
 8001456:	bf00      	nop
 8001458:	4b0d      	ldr	r3, [pc, #52]	; (8001490 <initDiscovery+0x44>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001460:	2b00      	cmp	r3, #0
 8001462:	d0f9      	beq.n	8001458 <initDiscovery+0xc>

  GPIOE->MODER |= 0x15540000; //using port A pins 9 to 14
 8001464:	4a0b      	ldr	r2, [pc, #44]	; (8001494 <initDiscovery+0x48>)
 8001466:	4b0b      	ldr	r3, [pc, #44]	; (8001494 <initDiscovery+0x48>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f043 53aa 	orr.w	r3, r3, #356515840	; 0x15400000
 800146e:	f443 13a0 	orr.w	r3, r3, #1310720	; 0x140000
 8001472:	6013      	str	r3, [r2, #0]

  GPIOE->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR9_1 | GPIO_OSPEEDER_OSPEEDR10_1 | GPIO_OSPEEDER_OSPEEDR11_1 | GPIO_OSPEEDER_OSPEEDR12_1
 8001474:	4a07      	ldr	r2, [pc, #28]	; (8001494 <initDiscovery+0x48>)
 8001476:	4b07      	ldr	r3, [pc, #28]	; (8001494 <initDiscovery+0x48>)
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	f043 532a 	orr.w	r3, r3, #713031680	; 0x2a800000
 800147e:	f443 1320 	orr.w	r3, r3, #2621440	; 0x280000
 8001482:	6093      	str	r3, [r2, #8]
		  	  	  	  | GPIO_OSPEEDER_OSPEEDR13_1 | GPIO_OSPEEDER_OSPEEDR14_1);

}
 8001484:	bf00      	nop
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	40023800 	.word	0x40023800
 8001494:	40021000 	.word	0x40021000

08001498 <DMA2_Stream0_IRQHandler>:
/**
 * @brief Interrupt handler which is triggered when DMA2_Stream0, or the ADC signal
 * input has filled the buffer.
 */
void DMA2_Stream0_IRQHandler(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
	if (DMA_GetITStatus(DMA2_Stream0, DMA_IT_TCIF0))
 800149c:	4909      	ldr	r1, [pc, #36]	; (80014c4 <DMA2_Stream0_IRQHandler+0x2c>)
 800149e:	480a      	ldr	r0, [pc, #40]	; (80014c8 <DMA2_Stream0_IRQHandler+0x30>)
 80014a0:	f000 ff44 	bl	800232c <DMA_GetITStatus>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d009      	beq.n	80014be <DMA2_Stream0_IRQHandler+0x26>
	{
		DMA_ClearITPendingBit(DMA2_Stream0, DMA_IT_TCIF0);
 80014aa:	4906      	ldr	r1, [pc, #24]	; (80014c4 <DMA2_Stream0_IRQHandler+0x2c>)
 80014ac:	4806      	ldr	r0, [pc, #24]	; (80014c8 <DMA2_Stream0_IRQHandler+0x30>)
 80014ae:	f000 ff95 	bl	80023dc <DMA_ClearITPendingBit>
		inputDone = 1;
 80014b2:	4b06      	ldr	r3, [pc, #24]	; (80014cc <DMA2_Stream0_IRQHandler+0x34>)
 80014b4:	2201      	movs	r2, #1
 80014b6:	701a      	strb	r2, [r3, #0]
		process = 1;
 80014b8:	4b05      	ldr	r3, [pc, #20]	; (80014d0 <DMA2_Stream0_IRQHandler+0x38>)
 80014ba:	2201      	movs	r2, #1
 80014bc:	701a      	strb	r2, [r3, #0]
	}
}
 80014be:	bf00      	nop
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	10008020 	.word	0x10008020
 80014c8:	40026410 	.word	0x40026410
 80014cc:	20000000 	.word	0x20000000
 80014d0:	200000a9 	.word	0x200000a9

080014d4 <DMA1_Stream5_IRQHandler>:
/**
 * @brief Interrupt handler which is triggered when DMA1_Stream5, or the DAC signal
 * output has gone through the buffer.
 */
void DMA1_Stream5_IRQHandler(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
	if (DMA_GetITStatus(DMA1_Stream5, DMA_IT_TCIF5))
 80014d8:	4907      	ldr	r1, [pc, #28]	; (80014f8 <DMA1_Stream5_IRQHandler+0x24>)
 80014da:	4808      	ldr	r0, [pc, #32]	; (80014fc <DMA1_Stream5_IRQHandler+0x28>)
 80014dc:	f000 ff26 	bl	800232c <DMA_GetITStatus>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d006      	beq.n	80014f4 <DMA1_Stream5_IRQHandler+0x20>
	{
		DMA_ClearITPendingBit(DMA1_Stream5, DMA_IT_TCIF5);
 80014e6:	4904      	ldr	r1, [pc, #16]	; (80014f8 <DMA1_Stream5_IRQHandler+0x24>)
 80014e8:	4804      	ldr	r0, [pc, #16]	; (80014fc <DMA1_Stream5_IRQHandler+0x28>)
 80014ea:	f000 ff77 	bl	80023dc <DMA_ClearITPendingBit>
		outputDone = 1;
 80014ee:	4b04      	ldr	r3, [pc, #16]	; (8001500 <DMA1_Stream5_IRQHandler+0x2c>)
 80014f0:	2201      	movs	r2, #1
 80014f2:	701a      	strb	r2, [r3, #0]
	}
}
 80014f4:	bf00      	nop
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	20008800 	.word	0x20008800
 80014fc:	40026088 	.word	0x40026088
 8001500:	20000001 	.word	0x20000001

08001504 <main>:
 * of input and for process flag to be set to begin audio processing,
 * Begin audio output when processing is done, reset all flags when
 * output is complete and wait once more for button input.
 */
int main(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
	buffer = (uint16_t*)malloc(sizeof(uint16_t)*size);
 8001508:	4b53      	ldr	r3, [pc, #332]	; (8001658 <main+0x154>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	005b      	lsls	r3, r3, #1
 800150e:	4618      	mov	r0, r3
 8001510:	f001 fa70 	bl	80029f4 <malloc>
 8001514:	4603      	mov	r3, r0
 8001516:	461a      	mov	r2, r3
 8001518:	4b50      	ldr	r3, [pc, #320]	; (800165c <main+0x158>)
 800151a:	601a      	str	r2, [r3, #0]
	initButtons();
 800151c:	f7ff fe4c 	bl	80011b8 <initButtons>
	initLCD();
 8001520:	f7ff fe90 	bl	8001244 <initLCD>

	while (1)
	{
		//Manages LCD screen display
		if(currentEffect==1)
 8001524:	4b4e      	ldr	r3, [pc, #312]	; (8001660 <main+0x15c>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	2b01      	cmp	r3, #1
 800152a:	d10c      	bne.n	8001546 <main+0x42>
		{
			LCD_LINE(1);
 800152c:	2001      	movs	r0, #1
 800152e:	f7ff ff59 	bl	80013e4 <LCD_LINE>
			LCD_STR("Imperial Probe");
 8001532:	484c      	ldr	r0, [pc, #304]	; (8001664 <main+0x160>)
 8001534:	f7ff ff40 	bl	80013b8 <LCD_STR>
			LCD_LINE(2);
 8001538:	2002      	movs	r0, #2
 800153a:	f7ff ff53 	bl	80013e4 <LCD_LINE>
			LCD_STR("Droid");
 800153e:	484a      	ldr	r0, [pc, #296]	; (8001668 <main+0x164>)
 8001540:	f7ff ff3a 	bl	80013b8 <LCD_STR>
 8001544:	e00f      	b.n	8001566 <main+0x62>
		}
		else if(currentEffect==0)
 8001546:	4b46      	ldr	r3, [pc, #280]	; (8001660 <main+0x15c>)
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d10b      	bne.n	8001566 <main+0x62>
		{
			LCD_LINE(1);
 800154e:	2001      	movs	r0, #1
 8001550:	f7ff ff48 	bl	80013e4 <LCD_LINE>
			LCD_STR("Darth Vader     ");
 8001554:	4845      	ldr	r0, [pc, #276]	; (800166c <main+0x168>)
 8001556:	f7ff ff2f 	bl	80013b8 <LCD_STR>
			LCD_LINE(2);
 800155a:	2002      	movs	r0, #2
 800155c:	f7ff ff42 	bl	80013e4 <LCD_LINE>
			LCD_STR("                ");
 8001560:	4843      	ldr	r0, [pc, #268]	; (8001670 <main+0x16c>)
 8001562:	f7ff ff29 	bl	80013b8 <LCD_STR>
		}

		//Manages the LED indicators
		if(inputDone && !process && outputDone)
 8001566:	4b43      	ldr	r3, [pc, #268]	; (8001674 <main+0x170>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d00e      	beq.n	800158c <main+0x88>
 800156e:	4b42      	ldr	r3, [pc, #264]	; (8001678 <main+0x174>)
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d10a      	bne.n	800158c <main+0x88>
 8001576:	4b41      	ldr	r3, [pc, #260]	; (800167c <main+0x178>)
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d006      	beq.n	800158c <main+0x88>
		{
			STM_EVAL_LEDInit(LED4);
 800157e:	2000      	movs	r0, #0
 8001580:	f000 f93e 	bl	8001800 <STM_EVAL_LEDInit>
			STM_EVAL_LEDOn(LED4);
 8001584:	2000      	movs	r0, #0
 8001586:	f000 f969 	bl	800185c <STM_EVAL_LEDOn>
 800158a:	e002      	b.n	8001592 <main+0x8e>
		}
		else
		{
			STM_EVAL_LEDOff(LED4);
 800158c:	2000      	movs	r0, #0
 800158e:	f000 f97d 	bl	800188c <STM_EVAL_LEDOff>
		}
		if(!inputDone)
 8001592:	4b38      	ldr	r3, [pc, #224]	; (8001674 <main+0x170>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d106      	bne.n	80015a8 <main+0xa4>
		{
			STM_EVAL_LEDInit(LED5);
 800159a:	2002      	movs	r0, #2
 800159c:	f000 f930 	bl	8001800 <STM_EVAL_LEDInit>
			STM_EVAL_LEDOn(LED5);
 80015a0:	2002      	movs	r0, #2
 80015a2:	f000 f95b 	bl	800185c <STM_EVAL_LEDOn>
 80015a6:	e002      	b.n	80015ae <main+0xaa>
		}
		else
		{
			STM_EVAL_LEDOff(LED5);
 80015a8:	2002      	movs	r0, #2
 80015aa:	f000 f96f 	bl	800188c <STM_EVAL_LEDOff>
		}
		if(!outputDone)
 80015ae:	4b33      	ldr	r3, [pc, #204]	; (800167c <main+0x178>)
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d106      	bne.n	80015c4 <main+0xc0>
		{
			STM_EVAL_LEDInit(LED6);
 80015b6:	2003      	movs	r0, #3
 80015b8:	f000 f922 	bl	8001800 <STM_EVAL_LEDInit>
			STM_EVAL_LEDOn(LED6);
 80015bc:	2003      	movs	r0, #3
 80015be:	f000 f94d 	bl	800185c <STM_EVAL_LEDOn>
 80015c2:	e002      	b.n	80015ca <main+0xc6>
		}
		else
		{
			STM_EVAL_LEDOff(LED6);
 80015c4:	2003      	movs	r0, #3
 80015c6:	f000 f961 	bl	800188c <STM_EVAL_LEDOff>
		}

		if(inputDone && !process && outputDone && checkButton(0)==1)
 80015ca:	4b2a      	ldr	r3, [pc, #168]	; (8001674 <main+0x170>)
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d01b      	beq.n	800160a <main+0x106>
 80015d2:	4b29      	ldr	r3, [pc, #164]	; (8001678 <main+0x174>)
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d117      	bne.n	800160a <main+0x106>
 80015da:	4b28      	ldr	r3, [pc, #160]	; (800167c <main+0x178>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d013      	beq.n	800160a <main+0x106>
 80015e2:	2000      	movs	r0, #0
 80015e4:	f7ff fe02 	bl	80011ec <checkButton>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	d10d      	bne.n	800160a <main+0x106>
		{
			inputDone = 0;
 80015ee:	4b21      	ldr	r3, [pc, #132]	; (8001674 <main+0x170>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	701a      	strb	r2, [r3, #0]
			outputDone = 0;
 80015f4:	4b21      	ldr	r3, [pc, #132]	; (800167c <main+0x178>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	701a      	strb	r2, [r3, #0]
			initAudioIn(buffer,size);
 80015fa:	4b18      	ldr	r3, [pc, #96]	; (800165c <main+0x158>)
 80015fc:	681a      	ldr	r2, [r3, #0]
 80015fe:	4b16      	ldr	r3, [pc, #88]	; (8001658 <main+0x154>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4619      	mov	r1, r3
 8001604:	4610      	mov	r0, r2
 8001606:	f7ff fccb 	bl	8000fa0 <initAudioIn>
		}
		if(process)
 800160a:	4b1b      	ldr	r3, [pc, #108]	; (8001678 <main+0x174>)
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d088      	beq.n	8001524 <main+0x20>
		{
			if(currentEffect)
 8001612:	4b13      	ldr	r3, [pc, #76]	; (8001660 <main+0x15c>)
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d008      	beq.n	800162c <main+0x128>
			{
				probeDroid(buffer,size);
 800161a:	4b10      	ldr	r3, [pc, #64]	; (800165c <main+0x158>)
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	4b0e      	ldr	r3, [pc, #56]	; (8001658 <main+0x154>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4619      	mov	r1, r3
 8001624:	4610      	mov	r0, r2
 8001626:	f7ff fda7 	bl	8001178 <probeDroid>
 800162a:	e007      	b.n	800163c <main+0x138>
			}
			else
			{
				vader(buffer,size);
 800162c:	4b0b      	ldr	r3, [pc, #44]	; (800165c <main+0x158>)
 800162e:	681a      	ldr	r2, [r3, #0]
 8001630:	4b09      	ldr	r3, [pc, #36]	; (8001658 <main+0x154>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4619      	mov	r1, r3
 8001636:	4610      	mov	r0, r2
 8001638:	f7ff fd7e 	bl	8001138 <vader>
			}
			currentEffect = !currentEffect;
 800163c:	4b08      	ldr	r3, [pc, #32]	; (8001660 <main+0x15c>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	2b00      	cmp	r3, #0
 8001642:	bf0c      	ite	eq
 8001644:	2301      	moveq	r3, #1
 8001646:	2300      	movne	r3, #0
 8001648:	b2db      	uxtb	r3, r3
 800164a:	461a      	mov	r2, r3
 800164c:	4b04      	ldr	r3, [pc, #16]	; (8001660 <main+0x15c>)
 800164e:	701a      	strb	r2, [r3, #0]
			process = 0;
 8001650:	4b09      	ldr	r3, [pc, #36]	; (8001678 <main+0x174>)
 8001652:	2200      	movs	r2, #0
 8001654:	701a      	strb	r2, [r3, #0]
		}

	}
 8001656:	e765      	b.n	8001524 <main+0x20>
 8001658:	20000004 	.word	0x20000004
 800165c:	200000b8 	.word	0x200000b8
 8001660:	200000a8 	.word	0x200000a8
 8001664:	08003570 	.word	0x08003570
 8001668:	08003580 	.word	0x08003580
 800166c:	08003588 	.word	0x08003588
 8001670:	0800359c 	.word	0x0800359c
 8001674:	20000000 	.word	0x20000000
 8001678:	200000a9 	.word	0x200000a9
 800167c:	20000001 	.word	0x20000001

08001680 <EVAL_AUDIO_TransferComplete_CallBack>:
}

void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){return;}
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	6039      	str	r1, [r7, #0]
 800168a:	bf00      	nop
 800168c:	370c      	adds	r7, #12
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop

08001698 <EVAL_AUDIO_GetSampleCallBack>:
uint16_t EVAL_AUDIO_GetSampleCallBack(void){return -1;}
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
 800169c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016a0:	4618      	mov	r0, r3
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop

080016ac <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 80016b0:	4b37      	ldr	r3, [pc, #220]	; (8001790 <Audio_MAL_IRQHandler+0xe4>)
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	4b37      	ldr	r3, [pc, #220]	; (8001794 <Audio_MAL_IRQHandler+0xe8>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4619      	mov	r1, r3
 80016ba:	4610      	mov	r0, r2
 80016bc:	f000 fd92 	bl	80021e4 <DMA_GetFlagStatus>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d062      	beq.n	800178c <Audio_MAL_IRQHandler+0xe0>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 80016c6:	4b34      	ldr	r3, [pc, #208]	; (8001798 <Audio_MAL_IRQHandler+0xec>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d04a      	beq.n	8001764 <Audio_MAL_IRQHandler+0xb8>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 80016ce:	bf00      	nop
 80016d0:	4b2f      	ldr	r3, [pc, #188]	; (8001790 <Audio_MAL_IRQHandler+0xe4>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4618      	mov	r0, r3
 80016d6:	f000 fd6d 	bl	80021b4 <DMA_GetCmdStatus>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d1f7      	bne.n	80016d0 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 80016e0:	4b2b      	ldr	r3, [pc, #172]	; (8001790 <Audio_MAL_IRQHandler+0xe4>)
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	4b2b      	ldr	r3, [pc, #172]	; (8001794 <Audio_MAL_IRQHandler+0xe8>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4619      	mov	r1, r3
 80016ea:	4610      	mov	r0, r2
 80016ec:	f000 fdb6 	bl	800225c <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 80016f0:	4b2a      	ldr	r3, [pc, #168]	; (800179c <Audio_MAL_IRQHandler+0xf0>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	461a      	mov	r2, r3
 80016f6:	4b2a      	ldr	r3, [pc, #168]	; (80017a0 <Audio_MAL_IRQHandler+0xf4>)
 80016f8:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 80016fa:	4b27      	ldr	r3, [pc, #156]	; (8001798 <Audio_MAL_IRQHandler+0xec>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001702:	4293      	cmp	r3, r2
 8001704:	bf28      	it	cs
 8001706:	4613      	movcs	r3, r2
 8001708:	4a25      	ldr	r2, [pc, #148]	; (80017a0 <Audio_MAL_IRQHandler+0xf4>)
 800170a:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 800170c:	4b20      	ldr	r3, [pc, #128]	; (8001790 <Audio_MAL_IRQHandler+0xe4>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4923      	ldr	r1, [pc, #140]	; (80017a0 <Audio_MAL_IRQHandler+0xf4>)
 8001712:	4618      	mov	r0, r3
 8001714:	f000 fca2 	bl	800205c <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8001718:	4b1d      	ldr	r3, [pc, #116]	; (8001790 <Audio_MAL_IRQHandler+0xe4>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	2101      	movs	r1, #1
 800171e:	4618      	mov	r0, r3
 8001720:	f000 fd2c 	bl	800217c <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8001724:	4b1d      	ldr	r3, [pc, #116]	; (800179c <Audio_MAL_IRQHandler+0xf0>)
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	4b1b      	ldr	r3, [pc, #108]	; (8001798 <Audio_MAL_IRQHandler+0xec>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001730:	428b      	cmp	r3, r1
 8001732:	bf28      	it	cs
 8001734:	460b      	movcs	r3, r1
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	4413      	add	r3, r2
 800173a:	4a18      	ldr	r2, [pc, #96]	; (800179c <Audio_MAL_IRQHandler+0xf0>)
 800173c:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 800173e:	4b16      	ldr	r3, [pc, #88]	; (8001798 <Audio_MAL_IRQHandler+0xec>)
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	4b15      	ldr	r3, [pc, #84]	; (8001798 <Audio_MAL_IRQHandler+0xec>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800174a:	428b      	cmp	r3, r1
 800174c:	bf28      	it	cs
 800174e:	460b      	movcs	r3, r1
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	4a11      	ldr	r2, [pc, #68]	; (8001798 <Audio_MAL_IRQHandler+0xec>)
 8001754:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8001756:	4b0e      	ldr	r3, [pc, #56]	; (8001790 <Audio_MAL_IRQHandler+0xe4>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	2101      	movs	r1, #1
 800175c:	4618      	mov	r0, r3
 800175e:	f000 fd0d 	bl	800217c <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8001762:	e013      	b.n	800178c <Audio_MAL_IRQHandler+0xe0>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
    }
    else
    {
      /* Disable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8001764:	4b0a      	ldr	r3, [pc, #40]	; (8001790 <Audio_MAL_IRQHandler+0xe4>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	2100      	movs	r1, #0
 800176a:	4618      	mov	r0, r3
 800176c:	f000 fd06 	bl	800217c <DMA_Cmd>
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8001770:	4b07      	ldr	r3, [pc, #28]	; (8001790 <Audio_MAL_IRQHandler+0xe4>)
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	4b07      	ldr	r3, [pc, #28]	; (8001794 <Audio_MAL_IRQHandler+0xe8>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4619      	mov	r1, r3
 800177a:	4610      	mov	r0, r2
 800177c:	f000 fd6e 	bl	800225c <DMA_ClearFlag>
      
      /* Manage the remaining file size and new address offset: This function 
      should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */  
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8001780:	4b06      	ldr	r3, [pc, #24]	; (800179c <Audio_MAL_IRQHandler+0xf0>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	2100      	movs	r1, #0
 8001786:	4618      	mov	r0, r3
 8001788:	f7ff ff7a 	bl	8001680 <EVAL_AUDIO_TransferComplete_CallBack>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 800178c:	bf00      	nop
 800178e:	bd80      	pop	{r7, pc}
 8001790:	20000010 	.word	0x20000010
 8001794:	20000014 	.word	0x20000014
 8001798:	20000008 	.word	0x20000008
 800179c:	200000bc 	.word	0x200000bc
 80017a0:	200000fc 	.word	0x200000fc

080017a4 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80017a8:	f7ff ff80 	bl	80016ac <Audio_MAL_IRQHandler>
}
 80017ac:	bf00      	nop
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80017b4:	f7ff ff7a 	bl	80016ac <Audio_MAL_IRQHandler>
}
 80017b8:	bf00      	nop
 80017ba:	bd80      	pop	{r7, pc}

080017bc <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 80017c0:	2102      	movs	r1, #2
 80017c2:	480d      	ldr	r0, [pc, #52]	; (80017f8 <SPI3_IRQHandler+0x3c>)
 80017c4:	f000 fa12 	bl	8001bec <SPI_I2S_GetFlagStatus>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d011      	beq.n	80017f2 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 80017ce:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <SPI3_IRQHandler+0x40>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2b02      	cmp	r3, #2
 80017d4:	d106      	bne.n	80017e4 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 80017d6:	f7ff ff5f 	bl	8001698 <EVAL_AUDIO_GetSampleCallBack>
 80017da:	4603      	mov	r3, r0
 80017dc:	4619      	mov	r1, r3
 80017de:	2004      	movs	r0, #4
 80017e0:	f000 fe92 	bl	8002508 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 80017e4:	f7ff ff58 	bl	8001698 <EVAL_AUDIO_GetSampleCallBack>
 80017e8:	4603      	mov	r3, r0
 80017ea:	4619      	mov	r1, r3
 80017ec:	4802      	ldr	r0, [pc, #8]	; (80017f8 <SPI3_IRQHandler+0x3c>)
 80017ee:	f000 f9ed 	bl	8001bcc <SPI_I2S_SendData>
  }
}
 80017f2:	bf00      	nop
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	40003c00 	.word	0x40003c00
 80017fc:	2000000c 	.word	0x2000000c

08001800 <STM_EVAL_LEDInit>:
  *     @arg LED5
  *     @arg LED6
  * @retval None
  */
void STM_EVAL_LEDInit(Led_TypeDef Led)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* Enable the GPIO_LED Clock */
  RCC_AHB1PeriphClockCmd(GPIO_CLK[Led], ENABLE);
 800180a:	79fb      	ldrb	r3, [r7, #7]
 800180c:	4a10      	ldr	r2, [pc, #64]	; (8001850 <STM_EVAL_LEDInit+0x50>)
 800180e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001812:	2101      	movs	r1, #1
 8001814:	4618      	mov	r0, r3
 8001816:	f000 fa05 	bl	8001c24 <RCC_AHB1PeriphClockCmd>

  /* Configure the GPIO_LED pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_PIN[Led];
 800181a:	79fb      	ldrb	r3, [r7, #7]
 800181c:	4a0d      	ldr	r2, [pc, #52]	; (8001854 <STM_EVAL_LEDInit+0x54>)
 800181e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001822:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001824:	2301      	movs	r3, #1
 8001826:	733b      	strb	r3, [r7, #12]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001828:	2300      	movs	r3, #0
 800182a:	73bb      	strb	r3, [r7, #14]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800182c:	2301      	movs	r3, #1
 800182e:	73fb      	strb	r3, [r7, #15]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001830:	2302      	movs	r3, #2
 8001832:	737b      	strb	r3, [r7, #13]
  GPIO_Init(GPIO_PORT[Led], &GPIO_InitStructure);
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	4a08      	ldr	r2, [pc, #32]	; (8001858 <STM_EVAL_LEDInit+0x58>)
 8001838:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800183c:	f107 0208 	add.w	r2, r7, #8
 8001840:	4611      	mov	r1, r2
 8001842:	4618      	mov	r0, r3
 8001844:	f000 fa8e 	bl	8001d64 <GPIO_Init>
}
 8001848:	bf00      	nop
 800184a:	3710      	adds	r7, #16
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	080035b8 	.word	0x080035b8
 8001854:	080035b0 	.word	0x080035b0
 8001858:	20000018 	.word	0x20000018

0800185c <STM_EVAL_LEDOn>:
  *     @arg LED5
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDOn(Led_TypeDef Led)
{
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	4603      	mov	r3, r0
 8001864:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRL = GPIO_PIN[Led];
 8001866:	79fb      	ldrb	r3, [r7, #7]
 8001868:	4a06      	ldr	r2, [pc, #24]	; (8001884 <STM_EVAL_LEDOn+0x28>)
 800186a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800186e:	79fa      	ldrb	r2, [r7, #7]
 8001870:	4905      	ldr	r1, [pc, #20]	; (8001888 <STM_EVAL_LEDOn+0x2c>)
 8001872:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001876:	831a      	strh	r2, [r3, #24]
}
 8001878:	bf00      	nop
 800187a:	370c      	adds	r7, #12
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr
 8001884:	20000018 	.word	0x20000018
 8001888:	080035b0 	.word	0x080035b0

0800188c <STM_EVAL_LEDOff>:
  *     @arg LED5
  *     @arg LED6 
  * @retval None
  */
void STM_EVAL_LEDOff(Led_TypeDef Led)
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	4603      	mov	r3, r0
 8001894:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRH = GPIO_PIN[Led];  
 8001896:	79fb      	ldrb	r3, [r7, #7]
 8001898:	4a06      	ldr	r2, [pc, #24]	; (80018b4 <STM_EVAL_LEDOff+0x28>)
 800189a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800189e:	79fa      	ldrb	r2, [r7, #7]
 80018a0:	4905      	ldr	r1, [pc, #20]	; (80018b8 <STM_EVAL_LEDOff+0x2c>)
 80018a2:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80018a6:	835a      	strh	r2, [r3, #26]
}
 80018a8:	bf00      	nop
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr
 80018b4:	20000018 	.word	0x20000018
 80018b8:	080035b0 	.word	0x080035b0

080018bc <TIM_DeInit>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	4a60      	ldr	r2, [pc, #384]	; (8001a48 <TIM_DeInit+0x18c>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d108      	bne.n	80018de <TIM_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 80018cc:	2101      	movs	r1, #1
 80018ce:	2001      	movs	r0, #1
 80018d0:	f000 fa28 	bl	8001d24 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 80018d4:	2100      	movs	r1, #0
 80018d6:	2001      	movs	r0, #1
 80018d8:	f000 fa24 	bl	8001d24 <RCC_APB2PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80018dc:	e0af      	b.n	8001a3e <TIM_DeInit+0x182>
  if (TIMx == TIM1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  } 
  else if (TIMx == TIM2) 
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018e4:	d108      	bne.n	80018f8 <TIM_DeInit+0x3c>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 80018e6:	2101      	movs	r1, #1
 80018e8:	2001      	movs	r0, #1
 80018ea:	f000 f9fb 	bl	8001ce4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 80018ee:	2100      	movs	r1, #0
 80018f0:	2001      	movs	r0, #1
 80018f2:	f000 f9f7 	bl	8001ce4 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80018f6:	e0a2      	b.n	8001a3e <TIM_DeInit+0x182>
  else if (TIMx == TIM2) 
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  }  
  else if (TIMx == TIM3)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	4a54      	ldr	r2, [pc, #336]	; (8001a4c <TIM_DeInit+0x190>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d108      	bne.n	8001912 <TIM_DeInit+0x56>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8001900:	2101      	movs	r1, #1
 8001902:	2002      	movs	r0, #2
 8001904:	f000 f9ee 	bl	8001ce4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8001908:	2100      	movs	r1, #0
 800190a:	2002      	movs	r0, #2
 800190c:	f000 f9ea 	bl	8001ce4 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8001910:	e095      	b.n	8001a3e <TIM_DeInit+0x182>
  else if (TIMx == TIM3)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  }  
  else if (TIMx == TIM4)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4a4e      	ldr	r2, [pc, #312]	; (8001a50 <TIM_DeInit+0x194>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d108      	bne.n	800192c <TIM_DeInit+0x70>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 800191a:	2101      	movs	r1, #1
 800191c:	2004      	movs	r0, #4
 800191e:	f000 f9e1 	bl	8001ce4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8001922:	2100      	movs	r1, #0
 8001924:	2004      	movs	r0, #4
 8001926:	f000 f9dd 	bl	8001ce4 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 800192a:	e088      	b.n	8001a3e <TIM_DeInit+0x182>
  else if (TIMx == TIM4)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  }  
  else if (TIMx == TIM5)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	4a49      	ldr	r2, [pc, #292]	; (8001a54 <TIM_DeInit+0x198>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d108      	bne.n	8001946 <TIM_DeInit+0x8a>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8001934:	2101      	movs	r1, #1
 8001936:	2008      	movs	r0, #8
 8001938:	f000 f9d4 	bl	8001ce4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 800193c:	2100      	movs	r1, #0
 800193e:	2008      	movs	r0, #8
 8001940:	f000 f9d0 	bl	8001ce4 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8001944:	e07b      	b.n	8001a3e <TIM_DeInit+0x182>
  else if (TIMx == TIM5)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
  }  
  else if (TIMx == TIM6)  
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4a43      	ldr	r2, [pc, #268]	; (8001a58 <TIM_DeInit+0x19c>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d108      	bne.n	8001960 <TIM_DeInit+0xa4>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 800194e:	2101      	movs	r1, #1
 8001950:	2010      	movs	r0, #16
 8001952:	f000 f9c7 	bl	8001ce4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8001956:	2100      	movs	r1, #0
 8001958:	2010      	movs	r0, #16
 800195a:	f000 f9c3 	bl	8001ce4 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 800195e:	e06e      	b.n	8001a3e <TIM_DeInit+0x182>
  else if (TIMx == TIM6)  
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
  }  
  else if (TIMx == TIM7)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	4a3e      	ldr	r2, [pc, #248]	; (8001a5c <TIM_DeInit+0x1a0>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d108      	bne.n	800197a <TIM_DeInit+0xbe>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8001968:	2101      	movs	r1, #1
 800196a:	2020      	movs	r0, #32
 800196c:	f000 f9ba 	bl	8001ce4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8001970:	2100      	movs	r1, #0
 8001972:	2020      	movs	r0, #32
 8001974:	f000 f9b6 	bl	8001ce4 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8001978:	e061      	b.n	8001a3e <TIM_DeInit+0x182>
  else if (TIMx == TIM7)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  }  
  else if (TIMx == TIM8)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4a38      	ldr	r2, [pc, #224]	; (8001a60 <TIM_DeInit+0x1a4>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d108      	bne.n	8001994 <TIM_DeInit+0xd8>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8001982:	2101      	movs	r1, #1
 8001984:	2002      	movs	r0, #2
 8001986:	f000 f9cd 	bl	8001d24 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 800198a:	2100      	movs	r1, #0
 800198c:	2002      	movs	r0, #2
 800198e:	f000 f9c9 	bl	8001d24 <RCC_APB2PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8001992:	e054      	b.n	8001a3e <TIM_DeInit+0x182>
  else if (TIMx == TIM8)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  }  
  else if (TIMx == TIM9)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	4a33      	ldr	r2, [pc, #204]	; (8001a64 <TIM_DeInit+0x1a8>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d10a      	bne.n	80019b2 <TIM_DeInit+0xf6>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 800199c:	2101      	movs	r1, #1
 800199e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80019a2:	f000 f9bf 	bl	8001d24 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 80019a6:	2100      	movs	r1, #0
 80019a8:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80019ac:	f000 f9ba 	bl	8001d24 <RCC_APB2PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80019b0:	e045      	b.n	8001a3e <TIM_DeInit+0x182>
  else if (TIMx == TIM9)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
   }  
  else if (TIMx == TIM10)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4a2c      	ldr	r2, [pc, #176]	; (8001a68 <TIM_DeInit+0x1ac>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d10a      	bne.n	80019d0 <TIM_DeInit+0x114>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 80019ba:	2101      	movs	r1, #1
 80019bc:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80019c0:	f000 f9b0 	bl	8001d24 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 80019c4:	2100      	movs	r1, #0
 80019c6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80019ca:	f000 f9ab 	bl	8001d24 <RCC_APB2PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80019ce:	e036      	b.n	8001a3e <TIM_DeInit+0x182>
  else if (TIMx == TIM10)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
  }  
  else if (TIMx == TIM11) 
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	4a26      	ldr	r2, [pc, #152]	; (8001a6c <TIM_DeInit+0x1b0>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d10a      	bne.n	80019ee <TIM_DeInit+0x132>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 80019d8:	2101      	movs	r1, #1
 80019da:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80019de:	f000 f9a1 	bl	8001d24 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 80019e2:	2100      	movs	r1, #0
 80019e4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80019e8:	f000 f99c 	bl	8001d24 <RCC_APB2PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80019ec:	e027      	b.n	8001a3e <TIM_DeInit+0x182>
  else if (TIMx == TIM11) 
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
  }  
  else if (TIMx == TIM12)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4a1f      	ldr	r2, [pc, #124]	; (8001a70 <TIM_DeInit+0x1b4>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d108      	bne.n	8001a08 <TIM_DeInit+0x14c>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 80019f6:	2101      	movs	r1, #1
 80019f8:	2040      	movs	r0, #64	; 0x40
 80019fa:	f000 f973 	bl	8001ce4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 80019fe:	2100      	movs	r1, #0
 8001a00:	2040      	movs	r0, #64	; 0x40
 8001a02:	f000 f96f 	bl	8001ce4 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8001a06:	e01a      	b.n	8001a3e <TIM_DeInit+0x182>
  else if (TIMx == TIM12)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
  }  
  else if (TIMx == TIM13) 
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	4a1a      	ldr	r2, [pc, #104]	; (8001a74 <TIM_DeInit+0x1b8>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d108      	bne.n	8001a22 <TIM_DeInit+0x166>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 8001a10:	2101      	movs	r1, #1
 8001a12:	2080      	movs	r0, #128	; 0x80
 8001a14:	f000 f966 	bl	8001ce4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8001a18:	2100      	movs	r1, #0
 8001a1a:	2080      	movs	r0, #128	; 0x80
 8001a1c:	f000 f962 	bl	8001ce4 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8001a20:	e00d      	b.n	8001a3e <TIM_DeInit+0x182>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
  }  
  else
  { 
    if (TIMx == TIM14) 
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4a14      	ldr	r2, [pc, #80]	; (8001a78 <TIM_DeInit+0x1bc>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d109      	bne.n	8001a3e <TIM_DeInit+0x182>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 8001a2a:	2101      	movs	r1, #1
 8001a2c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001a30:	f000 f958 	bl	8001ce4 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 8001a34:	2100      	movs	r1, #0
 8001a36:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001a3a:	f000 f953 	bl	8001ce4 <RCC_APB1PeriphResetCmd>
    }   
  }
}
 8001a3e:	bf00      	nop
 8001a40:	3708      	adds	r7, #8
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	40010000 	.word	0x40010000
 8001a4c:	40000400 	.word	0x40000400
 8001a50:	40000800 	.word	0x40000800
 8001a54:	40000c00 	.word	0x40000c00
 8001a58:	40001000 	.word	0x40001000
 8001a5c:	40001400 	.word	0x40001400
 8001a60:	40010400 	.word	0x40010400
 8001a64:	40014000 	.word	0x40014000
 8001a68:	40014400 	.word	0x40014400
 8001a6c:	40014800 	.word	0x40014800
 8001a70:	40001800 	.word	0x40001800
 8001a74:	40001c00 	.word	0x40001c00
 8001a78:	40002000 	.word	0x40002000

08001a7c <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b085      	sub	sp, #20
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8001a86:	2300      	movs	r3, #0
 8001a88:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	881b      	ldrh	r3, [r3, #0]
 8001a8e:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	4a29      	ldr	r2, [pc, #164]	; (8001b38 <TIM_TimeBaseInit+0xbc>)
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d013      	beq.n	8001ac0 <TIM_TimeBaseInit+0x44>
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	4a28      	ldr	r2, [pc, #160]	; (8001b3c <TIM_TimeBaseInit+0xc0>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d00f      	beq.n	8001ac0 <TIM_TimeBaseInit+0x44>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001aa6:	d00b      	beq.n	8001ac0 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	4a25      	ldr	r2, [pc, #148]	; (8001b40 <TIM_TimeBaseInit+0xc4>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d007      	beq.n	8001ac0 <TIM_TimeBaseInit+0x44>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	4a24      	ldr	r2, [pc, #144]	; (8001b44 <TIM_TimeBaseInit+0xc8>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d003      	beq.n	8001ac0 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	4a23      	ldr	r2, [pc, #140]	; (8001b48 <TIM_TimeBaseInit+0xcc>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d108      	bne.n	8001ad2 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8001ac0:	89fb      	ldrh	r3, [r7, #14]
 8001ac2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ac6:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	885a      	ldrh	r2, [r3, #2]
 8001acc:	89fb      	ldrh	r3, [r7, #14]
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	4a1d      	ldr	r2, [pc, #116]	; (8001b4c <TIM_TimeBaseInit+0xd0>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d00c      	beq.n	8001af4 <TIM_TimeBaseInit+0x78>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	4a1c      	ldr	r2, [pc, #112]	; (8001b50 <TIM_TimeBaseInit+0xd4>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d008      	beq.n	8001af4 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8001ae2:	89fb      	ldrh	r3, [r7, #14]
 8001ae4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ae8:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	891a      	ldrh	r2, [r3, #8]
 8001aee:	89fb      	ldrh	r3, [r7, #14]
 8001af0:	4313      	orrs	r3, r2
 8001af2:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	89fa      	ldrh	r2, [r7, #14]
 8001af8:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	685a      	ldr	r2, [r3, #4]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	881a      	ldrh	r2, [r3, #0]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4a0a      	ldr	r2, [pc, #40]	; (8001b38 <TIM_TimeBaseInit+0xbc>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d003      	beq.n	8001b1a <TIM_TimeBaseInit+0x9e>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a09      	ldr	r2, [pc, #36]	; (8001b3c <TIM_TimeBaseInit+0xc0>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d104      	bne.n	8001b24 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	7a9b      	ldrb	r3, [r3, #10]
 8001b1e:	b29a      	uxth	r2, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2201      	movs	r2, #1
 8001b28:	829a      	strh	r2, [r3, #20]
}
 8001b2a:	bf00      	nop
 8001b2c:	3714      	adds	r7, #20
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	40010000 	.word	0x40010000
 8001b3c:	40010400 	.word	0x40010400
 8001b40:	40000400 	.word	0x40000400
 8001b44:	40000800 	.word	0x40000800
 8001b48:	40000c00 	.word	0x40000c00
 8001b4c:	40001000 	.word	0x40001000
 8001b50:	40001400 	.word	0x40001400

08001b54 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001b60:	78fb      	ldrb	r3, [r7, #3]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d008      	beq.n	8001b78 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	881b      	ldrh	r3, [r3, #0]
 8001b6a:	b29b      	uxth	r3, r3
 8001b6c:	f043 0301 	orr.w	r3, r3, #1
 8001b70:	b29a      	uxth	r2, r3
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8001b76:	e007      	b.n	8001b88 <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	881b      	ldrh	r3, [r3, #0]
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	f023 0301 	bic.w	r3, r3, #1
 8001b82:	b29a      	uxth	r2, r3
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	801a      	strh	r2, [r3, #0]
  }
}
 8001b88:	bf00      	nop
 8001b8a:	370c      	adds	r7, #12
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <TIM_SelectOutputTrigger>:
  *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	889b      	ldrh	r3, [r3, #4]
 8001ba4:	b29b      	uxth	r3, r3
 8001ba6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001baa:	b29a      	uxth	r2, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	889b      	ldrh	r3, [r3, #4]
 8001bb4:	b29a      	uxth	r2, r3
 8001bb6:	887b      	ldrh	r3, [r7, #2]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	b29a      	uxth	r2, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	809a      	strh	r2, [r3, #4]
}
 8001bc0:	bf00      	nop
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr

08001bcc <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	887a      	ldrh	r2, [r7, #2]
 8001bdc:	819a      	strh	r2, [r3, #12]
}
 8001bde:	bf00      	nop
 8001be0:	370c      	adds	r7, #12
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop

08001bec <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	891b      	ldrh	r3, [r3, #8]
 8001c00:	b29a      	uxth	r2, r3
 8001c02:	887b      	ldrh	r3, [r7, #2]
 8001c04:	4013      	ands	r3, r2
 8001c06:	b29b      	uxth	r3, r3
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d002      	beq.n	8001c12 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	73fb      	strb	r3, [r7, #15]
 8001c10:	e001      	b.n	8001c16 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8001c12:	2300      	movs	r3, #0
 8001c14:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8001c16:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3714      	adds	r7, #20
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr

08001c24 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001c30:	78fb      	ldrb	r3, [r7, #3]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d006      	beq.n	8001c44 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8001c36:	490a      	ldr	r1, [pc, #40]	; (8001c60 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001c38:	4b09      	ldr	r3, [pc, #36]	; (8001c60 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001c3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8001c42:	e006      	b.n	8001c52 <RCC_AHB1PeriphClockCmd+0x2e>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001c44:	4906      	ldr	r1, [pc, #24]	; (8001c60 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001c46:	4b06      	ldr	r3, [pc, #24]	; (8001c60 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001c48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	43db      	mvns	r3, r3
 8001c4e:	4013      	ands	r3, r2
 8001c50:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 8001c52:	bf00      	nop
 8001c54:	370c      	adds	r7, #12
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop
 8001c60:	40023800 	.word	0x40023800

08001c64 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001c70:	78fb      	ldrb	r3, [r7, #3]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d006      	beq.n	8001c84 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001c76:	490a      	ldr	r1, [pc, #40]	; (8001ca0 <RCC_APB1PeriphClockCmd+0x3c>)
 8001c78:	4b09      	ldr	r3, [pc, #36]	; (8001ca0 <RCC_APB1PeriphClockCmd+0x3c>)
 8001c7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8001c82:	e006      	b.n	8001c92 <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001c84:	4906      	ldr	r1, [pc, #24]	; (8001ca0 <RCC_APB1PeriphClockCmd+0x3c>)
 8001c86:	4b06      	ldr	r3, [pc, #24]	; (8001ca0 <RCC_APB1PeriphClockCmd+0x3c>)
 8001c88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	43db      	mvns	r3, r3
 8001c8e:	4013      	ands	r3, r2
 8001c90:	640b      	str	r3, [r1, #64]	; 0x40
  }
}
 8001c92:	bf00      	nop
 8001c94:	370c      	adds	r7, #12
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	40023800 	.word	0x40023800

08001ca4 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	460b      	mov	r3, r1
 8001cae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001cb0:	78fb      	ldrb	r3, [r7, #3]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d006      	beq.n	8001cc4 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001cb6:	490a      	ldr	r1, [pc, #40]	; (8001ce0 <RCC_APB2PeriphClockCmd+0x3c>)
 8001cb8:	4b09      	ldr	r3, [pc, #36]	; (8001ce0 <RCC_APB2PeriphClockCmd+0x3c>)
 8001cba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001cc2:	e006      	b.n	8001cd2 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001cc4:	4906      	ldr	r1, [pc, #24]	; (8001ce0 <RCC_APB2PeriphClockCmd+0x3c>)
 8001cc6:	4b06      	ldr	r3, [pc, #24]	; (8001ce0 <RCC_APB2PeriphClockCmd+0x3c>)
 8001cc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	43db      	mvns	r3, r3
 8001cce:	4013      	ands	r3, r2
 8001cd0:	644b      	str	r3, [r1, #68]	; 0x44
  }
}
 8001cd2:	bf00      	nop
 8001cd4:	370c      	adds	r7, #12
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	40023800 	.word	0x40023800

08001ce4 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	460b      	mov	r3, r1
 8001cee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001cf0:	78fb      	ldrb	r3, [r7, #3]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d006      	beq.n	8001d04 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001cf6:	490a      	ldr	r1, [pc, #40]	; (8001d20 <RCC_APB1PeriphResetCmd+0x3c>)
 8001cf8:	4b09      	ldr	r3, [pc, #36]	; (8001d20 <RCC_APB1PeriphResetCmd+0x3c>)
 8001cfa:	6a1a      	ldr	r2, [r3, #32]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 8001d02:	e006      	b.n	8001d12 <RCC_APB1PeriphResetCmd+0x2e>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8001d04:	4906      	ldr	r1, [pc, #24]	; (8001d20 <RCC_APB1PeriphResetCmd+0x3c>)
 8001d06:	4b06      	ldr	r3, [pc, #24]	; (8001d20 <RCC_APB1PeriphResetCmd+0x3c>)
 8001d08:	6a1a      	ldr	r2, [r3, #32]
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	43db      	mvns	r3, r3
 8001d0e:	4013      	ands	r3, r2
 8001d10:	620b      	str	r3, [r1, #32]
  }
}
 8001d12:	bf00      	nop
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	40023800 	.word	0x40023800

08001d24 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001d30:	78fb      	ldrb	r3, [r7, #3]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d006      	beq.n	8001d44 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8001d36:	490a      	ldr	r1, [pc, #40]	; (8001d60 <RCC_APB2PeriphResetCmd+0x3c>)
 8001d38:	4b09      	ldr	r3, [pc, #36]	; (8001d60 <RCC_APB2PeriphResetCmd+0x3c>)
 8001d3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 8001d42:	e006      	b.n	8001d52 <RCC_APB2PeriphResetCmd+0x2e>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8001d44:	4906      	ldr	r1, [pc, #24]	; (8001d60 <RCC_APB2PeriphResetCmd+0x3c>)
 8001d46:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <RCC_APB2PeriphResetCmd+0x3c>)
 8001d48:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	43db      	mvns	r3, r3
 8001d4e:	4013      	ands	r3, r2
 8001d50:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 8001d52:	bf00      	nop
 8001d54:	370c      	adds	r7, #12
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	40023800 	.word	0x40023800

08001d64 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b087      	sub	sp, #28
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	617b      	str	r3, [r7, #20]
 8001d72:	2300      	movs	r3, #0
 8001d74:	613b      	str	r3, [r7, #16]
 8001d76:	2300      	movs	r3, #0
 8001d78:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	617b      	str	r3, [r7, #20]
 8001d7e:	e076      	b.n	8001e6e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8001d80:	2201      	movs	r2, #1
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	fa02 f303 	lsl.w	r3, r2, r3
 8001d88:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	4013      	ands	r3, r2
 8001d92:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8001d94:	68fa      	ldr	r2, [r7, #12]
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d165      	bne.n	8001e68 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	005b      	lsls	r3, r3, #1
 8001da4:	2103      	movs	r1, #3
 8001da6:	fa01 f303 	lsl.w	r3, r1, r3
 8001daa:	43db      	mvns	r3, r3
 8001dac:	401a      	ands	r2, r3
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	791b      	ldrb	r3, [r3, #4]
 8001dba:	4619      	mov	r1, r3
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	005b      	lsls	r3, r3, #1
 8001dc0:	fa01 f303 	lsl.w	r3, r1, r3
 8001dc4:	431a      	orrs	r2, r3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	791b      	ldrb	r3, [r3, #4]
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d003      	beq.n	8001dda <GPIO_Init+0x76>
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	791b      	ldrb	r3, [r3, #4]
 8001dd6:	2b02      	cmp	r3, #2
 8001dd8:	d12e      	bne.n	8001e38 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	689a      	ldr	r2, [r3, #8]
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	005b      	lsls	r3, r3, #1
 8001de2:	2103      	movs	r1, #3
 8001de4:	fa01 f303 	lsl.w	r3, r1, r3
 8001de8:	43db      	mvns	r3, r3
 8001dea:	401a      	ands	r2, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	689a      	ldr	r2, [r3, #8]
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	795b      	ldrb	r3, [r3, #5]
 8001df8:	4619      	mov	r1, r3
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8001e02:	431a      	orrs	r2, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	685a      	ldr	r2, [r3, #4]
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	b29b      	uxth	r3, r3
 8001e10:	2101      	movs	r1, #1
 8001e12:	fa01 f303 	lsl.w	r3, r1, r3
 8001e16:	43db      	mvns	r3, r3
 8001e18:	401a      	ands	r2, r3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	685a      	ldr	r2, [r3, #4]
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	799b      	ldrb	r3, [r3, #6]
 8001e26:	4619      	mov	r1, r3
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	b29b      	uxth	r3, r3
 8001e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e30:	b29b      	uxth	r3, r3
 8001e32:	431a      	orrs	r2, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	68da      	ldr	r2, [r3, #12]
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	b29b      	uxth	r3, r3
 8001e40:	005b      	lsls	r3, r3, #1
 8001e42:	2103      	movs	r1, #3
 8001e44:	fa01 f303 	lsl.w	r3, r1, r3
 8001e48:	43db      	mvns	r3, r3
 8001e4a:	401a      	ands	r2, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	68da      	ldr	r2, [r3, #12]
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	79db      	ldrb	r3, [r3, #7]
 8001e58:	4619      	mov	r1, r3
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	005b      	lsls	r3, r3, #1
 8001e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e62:	431a      	orrs	r2, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	617b      	str	r3, [r7, #20]
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	2b0f      	cmp	r3, #15
 8001e72:	d985      	bls.n	8001d80 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8001e74:	bf00      	nop
 8001e76:	371c      	adds	r7, #28
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b085      	sub	sp, #20
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	460b      	mov	r3, r1
 8001e8a:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	691a      	ldr	r2, [r3, #16]
 8001e94:	887b      	ldrh	r3, [r7, #2]
 8001e96:	4013      	ands	r3, r2
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d002      	beq.n	8001ea2 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	73fb      	strb	r3, [r7, #15]
 8001ea0:	e001      	b.n	8001ea6 <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ea6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3714      	adds	r7, #20
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr

08001eb4 <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f023 0201 	bic.w	r2, r3, #1
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2221      	movs	r2, #33	; 0x21
 8001eea:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	4a46      	ldr	r2, [pc, #280]	; (8002008 <DMA_DeInit+0x154>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d103      	bne.n	8001efc <DMA_DeInit+0x48>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 8001ef4:	4b45      	ldr	r3, [pc, #276]	; (800200c <DMA_DeInit+0x158>)
 8001ef6:	223d      	movs	r2, #61	; 0x3d
 8001ef8:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001efa:	e07e      	b.n	8001ffa <DMA_DeInit+0x146>
  if (DMAy_Streamx == DMA1_Stream0)
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream1)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	4a44      	ldr	r2, [pc, #272]	; (8002010 <DMA_DeInit+0x15c>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d104      	bne.n	8001f0e <DMA_DeInit+0x5a>
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 8001f04:	4b41      	ldr	r3, [pc, #260]	; (800200c <DMA_DeInit+0x158>)
 8001f06:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8001f0a:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001f0c:	e075      	b.n	8001ffa <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream1)
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream2)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4a40      	ldr	r2, [pc, #256]	; (8002014 <DMA_DeInit+0x160>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d104      	bne.n	8001f20 <DMA_DeInit+0x6c>
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 8001f16:	4b3d      	ldr	r3, [pc, #244]	; (800200c <DMA_DeInit+0x158>)
 8001f18:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8001f1c:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001f1e:	e06c      	b.n	8001ffa <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream2)
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream3)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	4a3d      	ldr	r2, [pc, #244]	; (8002018 <DMA_DeInit+0x164>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d104      	bne.n	8001f32 <DMA_DeInit+0x7e>
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 8001f28:	4b38      	ldr	r3, [pc, #224]	; (800200c <DMA_DeInit+0x158>)
 8001f2a:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8001f2e:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001f30:	e063      	b.n	8001ffa <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream3)
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream4)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4a39      	ldr	r2, [pc, #228]	; (800201c <DMA_DeInit+0x168>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d103      	bne.n	8001f42 <DMA_DeInit+0x8e>
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 8001f3a:	4b34      	ldr	r3, [pc, #208]	; (800200c <DMA_DeInit+0x158>)
 8001f3c:	4a38      	ldr	r2, [pc, #224]	; (8002020 <DMA_DeInit+0x16c>)
 8001f3e:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001f40:	e05b      	b.n	8001ffa <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream4)
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream5)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4a37      	ldr	r2, [pc, #220]	; (8002024 <DMA_DeInit+0x170>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d103      	bne.n	8001f52 <DMA_DeInit+0x9e>
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 8001f4a:	4b30      	ldr	r3, [pc, #192]	; (800200c <DMA_DeInit+0x158>)
 8001f4c:	4a36      	ldr	r2, [pc, #216]	; (8002028 <DMA_DeInit+0x174>)
 8001f4e:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001f50:	e053      	b.n	8001ffa <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream5)
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream6)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4a35      	ldr	r2, [pc, #212]	; (800202c <DMA_DeInit+0x178>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d103      	bne.n	8001f62 <DMA_DeInit+0xae>
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 8001f5a:	4b2c      	ldr	r3, [pc, #176]	; (800200c <DMA_DeInit+0x158>)
 8001f5c:	4a34      	ldr	r2, [pc, #208]	; (8002030 <DMA_DeInit+0x17c>)
 8001f5e:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001f60:	e04b      	b.n	8001ffa <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream6)
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream7)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4a33      	ldr	r2, [pc, #204]	; (8002034 <DMA_DeInit+0x180>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d104      	bne.n	8001f74 <DMA_DeInit+0xc0>
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 8001f6a:	4b28      	ldr	r3, [pc, #160]	; (800200c <DMA_DeInit+0x158>)
 8001f6c:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8001f70:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001f72:	e042      	b.n	8001ffa <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream7)
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream0)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	4a30      	ldr	r2, [pc, #192]	; (8002038 <DMA_DeInit+0x184>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d103      	bne.n	8001f84 <DMA_DeInit+0xd0>
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 8001f7c:	4b2f      	ldr	r3, [pc, #188]	; (800203c <DMA_DeInit+0x188>)
 8001f7e:	223d      	movs	r2, #61	; 0x3d
 8001f80:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001f82:	e03a      	b.n	8001ffa <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream0)
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream1)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	4a2e      	ldr	r2, [pc, #184]	; (8002040 <DMA_DeInit+0x18c>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d104      	bne.n	8001f96 <DMA_DeInit+0xe2>
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 8001f8c:	4b2b      	ldr	r3, [pc, #172]	; (800203c <DMA_DeInit+0x188>)
 8001f8e:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8001f92:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001f94:	e031      	b.n	8001ffa <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream1)
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream2)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a2a      	ldr	r2, [pc, #168]	; (8002044 <DMA_DeInit+0x190>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d104      	bne.n	8001fa8 <DMA_DeInit+0xf4>
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 8001f9e:	4b27      	ldr	r3, [pc, #156]	; (800203c <DMA_DeInit+0x188>)
 8001fa0:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8001fa4:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001fa6:	e028      	b.n	8001ffa <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream2)
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream3)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	4a27      	ldr	r2, [pc, #156]	; (8002048 <DMA_DeInit+0x194>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d104      	bne.n	8001fba <DMA_DeInit+0x106>
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8001fb0:	4b22      	ldr	r3, [pc, #136]	; (800203c <DMA_DeInit+0x188>)
 8001fb2:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8001fb6:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001fb8:	e01f      	b.n	8001ffa <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream3)
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream4)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a23      	ldr	r2, [pc, #140]	; (800204c <DMA_DeInit+0x198>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d103      	bne.n	8001fca <DMA_DeInit+0x116>
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 8001fc2:	4b1e      	ldr	r3, [pc, #120]	; (800203c <DMA_DeInit+0x188>)
 8001fc4:	4a16      	ldr	r2, [pc, #88]	; (8002020 <DMA_DeInit+0x16c>)
 8001fc6:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001fc8:	e017      	b.n	8001ffa <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream4)
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream5)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a20      	ldr	r2, [pc, #128]	; (8002050 <DMA_DeInit+0x19c>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d103      	bne.n	8001fda <DMA_DeInit+0x126>
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 8001fd2:	4b1a      	ldr	r3, [pc, #104]	; (800203c <DMA_DeInit+0x188>)
 8001fd4:	4a14      	ldr	r2, [pc, #80]	; (8002028 <DMA_DeInit+0x174>)
 8001fd6:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001fd8:	e00f      	b.n	8001ffa <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream5)
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream6)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4a1d      	ldr	r2, [pc, #116]	; (8002054 <DMA_DeInit+0x1a0>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d103      	bne.n	8001fea <DMA_DeInit+0x136>
  {
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 8001fe2:	4b16      	ldr	r3, [pc, #88]	; (800203c <DMA_DeInit+0x188>)
 8001fe4:	4a12      	ldr	r2, [pc, #72]	; (8002030 <DMA_DeInit+0x17c>)
 8001fe6:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001fe8:	e007      	b.n	8001ffa <DMA_DeInit+0x146>
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
  }
  else 
  {
    if (DMAy_Streamx == DMA2_Stream7)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4a1a      	ldr	r2, [pc, #104]	; (8002058 <DMA_DeInit+0x1a4>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d103      	bne.n	8001ffa <DMA_DeInit+0x146>
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 8001ff2:	4b12      	ldr	r3, [pc, #72]	; (800203c <DMA_DeInit+0x188>)
 8001ff4:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8001ff8:	60da      	str	r2, [r3, #12]
    }
  }
}
 8001ffa:	bf00      	nop
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	40026010 	.word	0x40026010
 800200c:	40026000 	.word	0x40026000
 8002010:	40026028 	.word	0x40026028
 8002014:	40026040 	.word	0x40026040
 8002018:	40026058 	.word	0x40026058
 800201c:	40026070 	.word	0x40026070
 8002020:	2000003d 	.word	0x2000003d
 8002024:	40026088 	.word	0x40026088
 8002028:	20000f40 	.word	0x20000f40
 800202c:	400260a0 	.word	0x400260a0
 8002030:	203d0000 	.word	0x203d0000
 8002034:	400260b8 	.word	0x400260b8
 8002038:	40026410 	.word	0x40026410
 800203c:	40026400 	.word	0x40026400
 8002040:	40026428 	.word	0x40026428
 8002044:	40026440 	.word	0x40026440
 8002048:	40026458 	.word	0x40026458
 800204c:	40026470 	.word	0x40026470
 8002050:	40026488 	.word	0x40026488
 8002054:	400264a0 	.word	0x400264a0
 8002058:	400264b8 	.word	0x400264b8

0800205c <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 800205c:	b480      	push	{r7}
 800205e:	b085      	sub	sp, #20
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8002066:	2300      	movs	r3, #0
 8002068:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002070:	68fa      	ldr	r2, [r7, #12]
 8002072:	4b25      	ldr	r3, [pc, #148]	; (8002108 <DMA_Init+0xac>)
 8002074:	4013      	ands	r3, r2
 8002076:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8002086:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	699b      	ldr	r3, [r3, #24]
 800208c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8002092:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	6a1b      	ldr	r3, [r3, #32]
 8002098:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800209e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80020aa:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020b0:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80020b2:	68fa      	ldr	r2, [r7, #12]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	68fa      	ldr	r2, [r7, #12]
 80020bc:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	695b      	ldr	r3, [r3, #20]
 80020c2:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	f023 0307 	bic.w	r3, r3, #7
 80020ca:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d4:	4313      	orrs	r3, r2
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	4313      	orrs	r3, r2
 80020da:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	68fa      	ldr	r2, [r7, #12]
 80020e0:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	691a      	ldr	r2, [r3, #16]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	685a      	ldr	r2, [r3, #4]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	689a      	ldr	r2, [r3, #8]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	60da      	str	r2, [r3, #12]
}
 80020fa:	bf00      	nop
 80020fc:	3714      	adds	r7, #20
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	f01c803f 	.word	0xf01c803f

0800210c <DMA_StructInit>:
  * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  /*-------------- Reset DMA init structure parameters values ----------------*/
  /* Initialize the DMA_Channel member */
  DMA_InitStruct->DMA_Channel = 0;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2200      	movs	r2, #0
 8002118:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA_Memory0BaseAddr member */
  DMA_InitStruct->DMA_Memory0BaseAddr = 0;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2200      	movs	r2, #0
 8002124:	609a      	str	r2, [r3, #8]

  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralToMemory;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	60da      	str	r2, [r3, #12]

  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2200      	movs	r2, #0
 8002130:	611a      	str	r2, [r3, #16]

  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2200      	movs	r2, #0
 8002136:	615a      	str	r2, [r3, #20]

  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2200      	movs	r2, #0
 800213c:	619a      	str	r2, [r3, #24]

  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2200      	movs	r2, #0
 8002142:	61da      	str	r2, [r3, #28]

  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2200      	movs	r2, #0
 8002148:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2200      	movs	r2, #0
 800214e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	629a      	str	r2, [r3, #40]	; 0x28

  /* Initialize the DMA_FIFOMode member */
  DMA_InitStruct->DMA_FIFOMode = DMA_FIFOMode_Disable;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2200      	movs	r2, #0
 800215a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the DMA_FIFOThreshold member */
  DMA_InitStruct->DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the DMA_MemoryBurst member */
  DMA_InitStruct->DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the DMA_PeripheralBurst member */
  DMA_InitStruct->DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2200      	movs	r2, #0
 800216c:	639a      	str	r2, [r3, #56]	; 0x38
}
 800216e:	bf00      	nop
 8002170:	370c      	adds	r7, #12
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop

0800217c <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	460b      	mov	r3, r1
 8002186:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002188:	78fb      	ldrb	r3, [r7, #3]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d006      	beq.n	800219c <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f043 0201 	orr.w	r2, r3, #1
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 800219a:	e005      	b.n	80021a8 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f023 0201 	bic.w	r2, r3, #1
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	601a      	str	r2, [r3, #0]
  }
}
 80021a8:	bf00      	nop
 80021aa:	370c      	adds	r7, #12
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b085      	sub	sp, #20
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80021bc:	2300      	movs	r3, #0
 80021be:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0301 	and.w	r3, r3, #1
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d002      	beq.n	80021d2 <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 80021cc:	2301      	movs	r3, #1
 80021ce:	73fb      	strb	r3, [r7, #15]
 80021d0:	e001      	b.n	80021d6 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 80021d2:	2300      	movs	r3, #0
 80021d4:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 80021d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3714      	adds	r7, #20
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b087      	sub	sp, #28
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80021ee:	2300      	movs	r3, #0
 80021f0:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 80021f2:	2300      	movs	r3, #0
 80021f4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a15      	ldr	r2, [pc, #84]	; (8002250 <DMA_GetFlagStatus+0x6c>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d802      	bhi.n	8002204 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80021fe:	4b15      	ldr	r3, [pc, #84]	; (8002254 <DMA_GetFlagStatus+0x70>)
 8002200:	613b      	str	r3, [r7, #16]
 8002202:	e001      	b.n	8002208 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8002204:	4b14      	ldr	r3, [pc, #80]	; (8002258 <DMA_GetFlagStatus+0x74>)
 8002206:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800220e:	2b00      	cmp	r3, #0
 8002210:	d003      	beq.n	800221a <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	60fb      	str	r3, [r7, #12]
 8002218:	e002      	b.n	8002220 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8002226:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800222a:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 800222c:	68fa      	ldr	r2, [r7, #12]
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	4013      	ands	r3, r2
 8002232:	2b00      	cmp	r3, #0
 8002234:	d002      	beq.n	800223c <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8002236:	2301      	movs	r3, #1
 8002238:	75fb      	strb	r3, [r7, #23]
 800223a:	e001      	b.n	8002240 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 800223c:	2300      	movs	r3, #0
 800223e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8002240:	7dfb      	ldrb	r3, [r7, #23]
}
 8002242:	4618      	mov	r0, r3
 8002244:	371c      	adds	r7, #28
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	4002640f 	.word	0x4002640f
 8002254:	40026000 	.word	0x40026000
 8002258:	40026400 	.word	0x40026400

0800225c <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 800225c:	b480      	push	{r7}
 800225e:	b085      	sub	sp, #20
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a10      	ldr	r2, [pc, #64]	; (80022ac <DMA_ClearFlag+0x50>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d802      	bhi.n	8002274 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800226e:	4b10      	ldr	r3, [pc, #64]	; (80022b0 <DMA_ClearFlag+0x54>)
 8002270:	60fb      	str	r3, [r7, #12]
 8002272:	e001      	b.n	8002278 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8002274:	4b0f      	ldr	r3, [pc, #60]	; (80022b4 <DMA_ClearFlag+0x58>)
 8002276:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d007      	beq.n	8002292 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8002288:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800228c:	68fa      	ldr	r2, [r7, #12]
 800228e:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8002290:	e006      	b.n	80022a0 <DMA_ClearFlag+0x44>
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8002298:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800229c:	68fa      	ldr	r2, [r7, #12]
 800229e:	6093      	str	r3, [r2, #8]
  }    
}
 80022a0:	bf00      	nop
 80022a2:	3714      	adds	r7, #20
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr
 80022ac:	4002640f 	.word	0x4002640f
 80022b0:	40026000 	.word	0x40026000
 80022b4:	40026400 	.word	0x40026400

080022b8 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b085      	sub	sp, #20
 80022bc:	af00      	add	r7, sp, #0
 80022be:	60f8      	str	r0, [r7, #12]
 80022c0:	60b9      	str	r1, [r7, #8]
 80022c2:	4613      	mov	r3, r2
 80022c4:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d00f      	beq.n	80022f0 <DMA_ITConfig+0x38>
  {
    if (NewState != DISABLE)
 80022d0:	79fb      	ldrb	r3, [r7, #7]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d006      	beq.n	80022e4 <DMA_ITConfig+0x2c>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	695b      	ldr	r3, [r3, #20]
 80022da:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	615a      	str	r2, [r3, #20]
 80022e2:	e005      	b.n	80022f0 <DMA_ITConfig+0x38>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	695b      	ldr	r3, [r3, #20]
 80022e8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	615a      	str	r2, [r3, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	2b80      	cmp	r3, #128	; 0x80
 80022f4:	d014      	beq.n	8002320 <DMA_ITConfig+0x68>
  {
    if (NewState != DISABLE)
 80022f6:	79fb      	ldrb	r3, [r7, #7]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d008      	beq.n	800230e <DMA_ITConfig+0x56>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	f003 031e 	and.w	r3, r3, #30
 8002306:	431a      	orrs	r2, r3
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	601a      	str	r2, [r3, #0]
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
    }    
  }
}
 800230c:	e008      	b.n	8002320 <DMA_ITConfig+0x68>
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
    }
    else
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	f003 031e 	and.w	r3, r3, #30
 8002318:	43db      	mvns	r3, r3
 800231a:	401a      	ands	r2, r3
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	601a      	str	r2, [r3, #0]
    }    
  }
}
 8002320:	bf00      	nop
 8002322:	3714      	adds	r7, #20
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr

0800232c <DMA_GetITStatus>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 800232c:	b480      	push	{r7}
 800232e:	b087      	sub	sp, #28
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 8002336:	2300      	movs	r3, #0
 8002338:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0, enablestatus = 0;
 800233a:	2300      	movs	r3, #0
 800233c:	60fb      	str	r3, [r7, #12]
 800233e:	2300      	movs	r3, #0
 8002340:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_IT(DMA_IT));
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a22      	ldr	r2, [pc, #136]	; (80023d0 <DMA_GetITStatus+0xa4>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d802      	bhi.n	8002350 <DMA_GetITStatus+0x24>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800234a:	4b22      	ldr	r3, [pc, #136]	; (80023d4 <DMA_GetITStatus+0xa8>)
 800234c:	613b      	str	r3, [r7, #16]
 800234e:	e001      	b.n	8002354 <DMA_GetITStatus+0x28>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8002350:	4b21      	ldr	r3, [pc, #132]	; (80023d8 <DMA_GetITStatus+0xac>)
 8002352:	613b      	str	r3, [r7, #16]
  }

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800235a:	f023 13c3 	bic.w	r3, r3, #12779715	; 0xc300c3
 800235e:	2b00      	cmp	r3, #0
 8002360:	d00a      	beq.n	8002378 <DMA_GetITStatus+0x4c>
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	0adb      	lsrs	r3, r3, #11
 8002366:	f003 031e 	and.w	r3, r3, #30
 800236a:	60fb      	str	r3, [r7, #12]
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681a      	ldr	r2, [r3, #0]
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	4013      	ands	r3, r2
 8002374:	60bb      	str	r3, [r7, #8]
 8002376:	e004      	b.n	8002382 <DMA_GetITStatus+0x56>
  }
  else 
  {
    /* Check the enable bit in FCR register */
    enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	695b      	ldr	r3, [r3, #20]
 800237c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002380:	60bb      	str	r3, [r7, #8]
  }
 
  /* Check if the interrupt pending flag is in LISR or HISR */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002388:	2b00      	cmp	r3, #0
 800238a:	d003      	beq.n	8002394 <DMA_GetITStatus+0x68>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR ;
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	60fb      	str	r3, [r7, #12]
 8002392:	e002      	b.n	800239a <DMA_GetITStatus+0x6e>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR ;
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	60fb      	str	r3, [r7, #12]
  } 

  /* mask all reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80023a0:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80023a4:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA interrupt */
  if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 80023a6:	68fa      	ldr	r2, [r7, #12]
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	4013      	ands	r3, r2
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d005      	beq.n	80023bc <DMA_GetITStatus+0x90>
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d002      	beq.n	80023bc <DMA_GetITStatus+0x90>
  {
    /* DMA_IT is set */
    bitstatus = SET;
 80023b6:	2301      	movs	r3, #1
 80023b8:	75fb      	strb	r3, [r7, #23]
 80023ba:	e001      	b.n	80023c0 <DMA_GetITStatus+0x94>
  }
  else
  {
    /* DMA_IT is reset */
    bitstatus = RESET;
 80023bc:	2300      	movs	r3, #0
 80023be:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_IT status */
  return  bitstatus;
 80023c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	371c      	adds	r7, #28
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	4002640f 	.word	0x4002640f
 80023d4:	40026000 	.word	0x40026000
 80023d8:	40026400 	.word	0x40026400

080023dc <DMA_ClearITPendingBit>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 80023dc:	b480      	push	{r7}
 80023de:	b085      	sub	sp, #20
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4a10      	ldr	r2, [pc, #64]	; (800242c <DMA_ClearITPendingBit+0x50>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d802      	bhi.n	80023f4 <DMA_ClearITPendingBit+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80023ee:	4b10      	ldr	r3, [pc, #64]	; (8002430 <DMA_ClearITPendingBit+0x54>)
 80023f0:	60fb      	str	r3, [r7, #12]
 80023f2:	e001      	b.n	80023f8 <DMA_ClearITPendingBit+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80023f4:	4b0f      	ldr	r3, [pc, #60]	; (8002434 <DMA_ClearITPendingBit+0x58>)
 80023f6:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d007      	beq.n	8002412 <DMA_ClearITPendingBit+0x36>
  {
    /* Set DMAy HIFCR register clear interrupt bits */
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8002408:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800240c:	68fa      	ldr	r2, [r7, #12]
 800240e:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
  }   
}
 8002410:	e006      	b.n	8002420 <DMA_ClearITPendingBit+0x44>
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
  }
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8002418:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800241c:	68fa      	ldr	r2, [r7, #12]
 800241e:	6093      	str	r3, [r2, #8]
  }   
}
 8002420:	bf00      	nop
 8002422:	3714      	adds	r7, #20
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr
 800242c:	4002640f 	.word	0x4002640f
 8002430:	40026000 	.word	0x40026000
 8002434:	40026400 	.word	0x40026400

08002438 <DAC_DeInit>:
  * @brief  Deinitializes the DAC peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void DAC_DeInit(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
 800243c:	2101      	movs	r1, #1
 800243e:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8002442:	f7ff fc4f 	bl	8001ce4 <RCC_APB1PeriphResetCmd>
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
 8002446:	2100      	movs	r1, #0
 8002448:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 800244c:	f7ff fc4a 	bl	8001ce4 <RCC_APB1PeriphResetCmd>
}
 8002450:	bf00      	nop
 8002452:	bd80      	pop	{r7, pc}

08002454 <DAC_Init>:
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that contains
  *         the configuration information for the  specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 8002454:	b480      	push	{r7}
 8002456:	b085      	sub	sp, #20
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 800245e:	2300      	movs	r3, #0
 8002460:	60fb      	str	r3, [r7, #12]
 8002462:	2300      	movs	r3, #0
 8002464:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 8002466:	4b14      	ldr	r3, [pc, #80]	; (80024b8 <DAC_Init+0x64>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	60fb      	str	r3, [r7, #12]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 800246c:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	fa02 f303 	lsl.w	r3, r2, r3
 8002476:	43db      	mvns	r3, r3
 8002478:	68fa      	ldr	r2, [r7, #12]
 800247a:	4013      	ands	r3, r2
 800247c:	60fb      	str	r3, [r7, #12]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	689b      	ldr	r3, [r3, #8]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 800248c:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
             DAC_InitStruct->DAC_OutputBuffer);
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	68db      	ldr	r3, [r3, #12]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8002492:	4313      	orrs	r3, r2
 8002494:	60bb      	str	r3, [r7, #8]
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
             DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 8002496:	68ba      	ldr	r2, [r7, #8]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	fa02 f303 	lsl.w	r3, r2, r3
 800249e:	68fa      	ldr	r2, [r7, #12]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	60fb      	str	r3, [r7, #12]
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 80024a4:	4a04      	ldr	r2, [pc, #16]	; (80024b8 <DAC_Init+0x64>)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	6013      	str	r3, [r2, #0]
}
 80024aa:	bf00      	nop
 80024ac:	3714      	adds	r7, #20
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
 80024b6:	bf00      	nop
 80024b8:	40007400 	.word	0x40007400

080024bc <DAC_Cmd>:
  *          This parameter can be: ENABLE or DISABLE.
  * @note   When the DAC channel is enabled the trigger source can no more be modified.
  * @retval None
  */
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	460b      	mov	r3, r1
 80024c6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80024c8:	78fb      	ldrb	r3, [r7, #3]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d009      	beq.n	80024e2 <DAC_Cmd+0x26>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
 80024ce:	490d      	ldr	r1, [pc, #52]	; (8002504 <DAC_Cmd+0x48>)
 80024d0:	4b0c      	ldr	r3, [pc, #48]	; (8002504 <DAC_Cmd+0x48>)
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	2001      	movs	r0, #1
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	fa00 f303 	lsl.w	r3, r0, r3
 80024dc:	4313      	orrs	r3, r2
 80024de:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
  }
}
 80024e0:	e009      	b.n	80024f6 <DAC_Cmd+0x3a>
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
 80024e2:	4908      	ldr	r1, [pc, #32]	; (8002504 <DAC_Cmd+0x48>)
 80024e4:	4b07      	ldr	r3, [pc, #28]	; (8002504 <DAC_Cmd+0x48>)
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	2001      	movs	r0, #1
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	fa00 f303 	lsl.w	r3, r0, r3
 80024f0:	43db      	mvns	r3, r3
 80024f2:	4013      	ands	r3, r2
 80024f4:	600b      	str	r3, [r1, #0]
  }
}
 80024f6:	bf00      	nop
 80024f8:	370c      	adds	r7, #12
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	40007400 	.word	0x40007400

08002508 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8002508:	b480      	push	{r7}
 800250a:	b085      	sub	sp, #20
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	460b      	mov	r3, r1
 8002512:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8002514:	2300      	movs	r3, #0
 8002516:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8002518:	4b08      	ldr	r3, [pc, #32]	; (800253c <DAC_SetChannel1Data+0x34>)
 800251a:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 800251c:	68fa      	ldr	r2, [r7, #12]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4413      	add	r3, r2
 8002522:	3308      	adds	r3, #8
 8002524:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	461a      	mov	r2, r3
 800252a:	887b      	ldrh	r3, [r7, #2]
 800252c:	6013      	str	r3, [r2, #0]
}
 800252e:	bf00      	nop
 8002530:	3714      	adds	r7, #20
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop
 800253c:	40007400 	.word	0x40007400

08002540 <DAC_DMACmd>:
  * @note   The DAC channel2 is mapped on DMA1 Stream 6 channel7 which must be
  *          already configured.    
  * @retval None
  */
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	460b      	mov	r3, r1
 800254a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800254c:	78fb      	ldrb	r3, [r7, #3]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d00a      	beq.n	8002568 <DAC_DMACmd+0x28>
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
 8002552:	490e      	ldr	r1, [pc, #56]	; (800258c <DAC_DMACmd+0x4c>)
 8002554:	4b0d      	ldr	r3, [pc, #52]	; (800258c <DAC_DMACmd+0x4c>)
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	fa00 f303 	lsl.w	r3, r0, r3
 8002562:	4313      	orrs	r3, r2
 8002564:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= (~(DAC_CR_DMAEN1 << DAC_Channel));
  }
}
 8002566:	e00a      	b.n	800257e <DAC_DMACmd+0x3e>
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
  }
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= (~(DAC_CR_DMAEN1 << DAC_Channel));
 8002568:	4908      	ldr	r1, [pc, #32]	; (800258c <DAC_DMACmd+0x4c>)
 800256a:	4b08      	ldr	r3, [pc, #32]	; (800258c <DAC_DMACmd+0x4c>)
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	fa00 f303 	lsl.w	r3, r0, r3
 8002578:	43db      	mvns	r3, r3
 800257a:	4013      	ands	r3, r2
 800257c:	600b      	str	r3, [r1, #0]
  }
}
 800257e:	bf00      	nop
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	40007400 	.word	0x40007400

08002590 <ADC_DeInit>:
  *         values.
  * @param  None
  * @retval None
  */
void ADC_DeInit(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	af00      	add	r7, sp, #0
  /* Enable all ADCs reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, ENABLE);
 8002594:	2101      	movs	r1, #1
 8002596:	f44f 7080 	mov.w	r0, #256	; 0x100
 800259a:	f7ff fbc3 	bl	8001d24 <RCC_APB2PeriphResetCmd>
  
  /* Release all ADCs from reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, DISABLE);
 800259e:	2100      	movs	r1, #0
 80025a0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80025a4:	f7ff fbbe 	bl	8001d24 <RCC_APB2PeriphResetCmd>
}
 80025a8:	bf00      	nop
 80025aa:	bd80      	pop	{r7, pc}

080025ac <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b085      	sub	sp, #20
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
 80025b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 80025b6:	2300      	movs	r3, #0
 80025b8:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 80025ba:	2300      	movs	r3, #0
 80025bc:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80025ca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80025ce:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	791b      	ldrb	r3, [r3, #4]
 80025d4:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80025da:	4313      	orrs	r3, r2
 80025dc:	68fa      	ldr	r2, [r7, #12]
 80025de:	4313      	orrs	r3, r2
 80025e0:	60fb      	str	r3, [r7, #12]
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	68fa      	ldr	r2, [r7, #12]
 80025e6:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 80025ee:	68fa      	ldr	r2, [r7, #12]
 80025f0:	4b18      	ldr	r3, [pc, #96]	; (8002654 <ADC_Init+0xa8>)
 80025f2:	4013      	ands	r3, r2
 80025f4:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	68db      	ldr	r3, [r3, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80025fe:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	689b      	ldr	r3, [r3, #8]
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8002604:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	795b      	ldrb	r3, [r3, #5]
 800260a:	005b      	lsls	r3, r3, #1
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800260c:	4313      	orrs	r3, r2
 800260e:	68fa      	ldr	r2, [r7, #12]
 8002610:	4313      	orrs	r3, r2
 8002612:	60fb      	str	r3, [r7, #12]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	68fa      	ldr	r2, [r7, #12]
 8002618:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800261e:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002626:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	7d1b      	ldrb	r3, [r3, #20]
 800262c:	3b01      	subs	r3, #1
 800262e:	b2da      	uxtb	r2, r3
 8002630:	7afb      	ldrb	r3, [r7, #11]
 8002632:	4313      	orrs	r3, r2
 8002634:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8002636:	7afb      	ldrb	r3, [r7, #11]
 8002638:	051b      	lsls	r3, r3, #20
 800263a:	68fa      	ldr	r2, [r7, #12]
 800263c:	4313      	orrs	r3, r2
 800263e:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	68fa      	ldr	r2, [r7, #12]
 8002644:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002646:	bf00      	nop
 8002648:	3714      	adds	r7, #20
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	c0fff7fd 	.word	0xc0fff7fd

08002658 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8002660:	2300      	movs	r3, #0
 8002662:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8002664:	4b0e      	ldr	r3, [pc, #56]	; (80026a0 <ADC_CommonInit+0x48>)
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 800266a:	68fa      	ldr	r2, [r7, #12]
 800266c:	4b0d      	ldr	r3, [pc, #52]	; (80026a4 <ADC_CommonInit+0x4c>)
 800266e:	4013      	ands	r3, r2
 8002670:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	685b      	ldr	r3, [r3, #4]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800267a:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	689b      	ldr	r3, [r3, #8]
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8002680:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	68db      	ldr	r3, [r3, #12]
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8002686:	4313      	orrs	r3, r2
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8002688:	68fa      	ldr	r2, [r7, #12]
 800268a:	4313      	orrs	r3, r2
 800268c:	60fb      	str	r3, [r7, #12]
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 800268e:	4a04      	ldr	r2, [pc, #16]	; (80026a0 <ADC_CommonInit+0x48>)
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	6053      	str	r3, [r2, #4]
}
 8002694:	bf00      	nop
 8002696:	3714      	adds	r7, #20
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr
 80026a0:	40012300 	.word	0x40012300
 80026a4:	fffc30e0 	.word	0xfffc30e0

080026a8 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	460b      	mov	r3, r1
 80026b2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80026b4:	78fb      	ldrb	r3, [r7, #3]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d006      	beq.n	80026c8 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	f043 0201 	orr.w	r2, r3, #1
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 80026c6:	e005      	b.n	80026d4 <ADC_Cmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	f023 0201 	bic.w	r2, r3, #1
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	609a      	str	r2, [r3, #8]
  }
}
 80026d4:	bf00      	nop
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr

080026e0 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b085      	sub	sp, #20
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	4608      	mov	r0, r1
 80026ea:	4611      	mov	r1, r2
 80026ec:	461a      	mov	r2, r3
 80026ee:	4603      	mov	r3, r0
 80026f0:	70fb      	strb	r3, [r7, #3]
 80026f2:	460b      	mov	r3, r1
 80026f4:	70bb      	strb	r3, [r7, #2]
 80026f6:	4613      	mov	r3, r2
 80026f8:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 80026fa:	2300      	movs	r3, #0
 80026fc:	60fb      	str	r3, [r7, #12]
 80026fe:	2300      	movs	r3, #0
 8002700:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8002702:	78fb      	ldrb	r3, [r7, #3]
 8002704:	2b09      	cmp	r3, #9
 8002706:	d923      	bls.n	8002750 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 800270e:	78fb      	ldrb	r3, [r7, #3]
 8002710:	f1a3 020a 	sub.w	r2, r3, #10
 8002714:	4613      	mov	r3, r2
 8002716:	005b      	lsls	r3, r3, #1
 8002718:	4413      	add	r3, r2
 800271a:	2207      	movs	r2, #7
 800271c:	fa02 f303 	lsl.w	r3, r2, r3
 8002720:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8002722:	68bb      	ldr	r3, [r7, #8]
 8002724:	43db      	mvns	r3, r3
 8002726:	68fa      	ldr	r2, [r7, #12]
 8002728:	4013      	ands	r3, r2
 800272a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 800272c:	7879      	ldrb	r1, [r7, #1]
 800272e:	78fb      	ldrb	r3, [r7, #3]
 8002730:	f1a3 020a 	sub.w	r2, r3, #10
 8002734:	4613      	mov	r3, r2
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	4413      	add	r3, r2
 800273a:	fa01 f303 	lsl.w	r3, r1, r3
 800273e:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8002740:	68fa      	ldr	r2, [r7, #12]
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	4313      	orrs	r3, r2
 8002746:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	68fa      	ldr	r2, [r7, #12]
 800274c:	60da      	str	r2, [r3, #12]
 800274e:	e01e      	b.n	800278e <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	691b      	ldr	r3, [r3, #16]
 8002754:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8002756:	78fa      	ldrb	r2, [r7, #3]
 8002758:	4613      	mov	r3, r2
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	4413      	add	r3, r2
 800275e:	2207      	movs	r2, #7
 8002760:	fa02 f303 	lsl.w	r3, r2, r3
 8002764:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	43db      	mvns	r3, r3
 800276a:	68fa      	ldr	r2, [r7, #12]
 800276c:	4013      	ands	r3, r2
 800276e:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8002770:	7879      	ldrb	r1, [r7, #1]
 8002772:	78fa      	ldrb	r2, [r7, #3]
 8002774:	4613      	mov	r3, r2
 8002776:	005b      	lsls	r3, r3, #1
 8002778:	4413      	add	r3, r2
 800277a:	fa01 f303 	lsl.w	r3, r1, r3
 800277e:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8002780:	68fa      	ldr	r2, [r7, #12]
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	4313      	orrs	r3, r2
 8002786:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	68fa      	ldr	r2, [r7, #12]
 800278c:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 800278e:	78bb      	ldrb	r3, [r7, #2]
 8002790:	2b06      	cmp	r3, #6
 8002792:	d821      	bhi.n	80027d8 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002798:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 800279a:	78bb      	ldrb	r3, [r7, #2]
 800279c:	1e5a      	subs	r2, r3, #1
 800279e:	4613      	mov	r3, r2
 80027a0:	009b      	lsls	r3, r3, #2
 80027a2:	4413      	add	r3, r2
 80027a4:	221f      	movs	r2, #31
 80027a6:	fa02 f303 	lsl.w	r3, r2, r3
 80027aa:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	43db      	mvns	r3, r3
 80027b0:	68fa      	ldr	r2, [r7, #12]
 80027b2:	4013      	ands	r3, r2
 80027b4:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80027b6:	78f9      	ldrb	r1, [r7, #3]
 80027b8:	78bb      	ldrb	r3, [r7, #2]
 80027ba:	1e5a      	subs	r2, r3, #1
 80027bc:	4613      	mov	r3, r2
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	4413      	add	r3, r2
 80027c2:	fa01 f303 	lsl.w	r3, r1, r3
 80027c6:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80027c8:	68fa      	ldr	r2, [r7, #12]
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	68fa      	ldr	r2, [r7, #12]
 80027d4:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80027d6:	e047      	b.n	8002868 <ADC_RegularChannelConfig+0x188>
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 80027d8:	78bb      	ldrb	r3, [r7, #2]
 80027da:	2b0c      	cmp	r3, #12
 80027dc:	d821      	bhi.n	8002822 <ADC_RegularChannelConfig+0x142>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e2:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 80027e4:	78bb      	ldrb	r3, [r7, #2]
 80027e6:	1fda      	subs	r2, r3, #7
 80027e8:	4613      	mov	r3, r2
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	4413      	add	r3, r2
 80027ee:	221f      	movs	r2, #31
 80027f0:	fa02 f303 	lsl.w	r3, r2, r3
 80027f4:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	43db      	mvns	r3, r3
 80027fa:	68fa      	ldr	r2, [r7, #12]
 80027fc:	4013      	ands	r3, r2
 80027fe:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8002800:	78f9      	ldrb	r1, [r7, #3]
 8002802:	78bb      	ldrb	r3, [r7, #2]
 8002804:	1fda      	subs	r2, r3, #7
 8002806:	4613      	mov	r3, r2
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	4413      	add	r3, r2
 800280c:	fa01 f303 	lsl.w	r3, r1, r3
 8002810:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	4313      	orrs	r3, r2
 8002818:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	68fa      	ldr	r2, [r7, #12]
 800281e:	631a      	str	r2, [r3, #48]	; 0x30
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8002820:	e022      	b.n	8002868 <ADC_RegularChannelConfig+0x188>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002826:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8002828:	78bb      	ldrb	r3, [r7, #2]
 800282a:	f1a3 020d 	sub.w	r2, r3, #13
 800282e:	4613      	mov	r3, r2
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	4413      	add	r3, r2
 8002834:	221f      	movs	r2, #31
 8002836:	fa02 f303 	lsl.w	r3, r2, r3
 800283a:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	43db      	mvns	r3, r3
 8002840:	68fa      	ldr	r2, [r7, #12]
 8002842:	4013      	ands	r3, r2
 8002844:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8002846:	78f9      	ldrb	r1, [r7, #3]
 8002848:	78bb      	ldrb	r3, [r7, #2]
 800284a:	f1a3 020d 	sub.w	r2, r3, #13
 800284e:	4613      	mov	r3, r2
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	4413      	add	r3, r2
 8002854:	fa01 f303 	lsl.w	r3, r1, r3
 8002858:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800285a:	68fa      	ldr	r2, [r7, #12]
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	4313      	orrs	r3, r2
 8002860:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	68fa      	ldr	r2, [r7, #12]
 8002866:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8002868:	bf00      	nop
 800286a:	3714      	adds	r7, #20
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr

08002874 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	460b      	mov	r3, r1
 800287e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002880:	78fb      	ldrb	r3, [r7, #3]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d006      	beq.n	8002894 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
  }
}
 8002892:	e005      	b.n	80028a0 <ADC_DMACmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	609a      	str	r2, [r3, #8]
  }
}
 80028a0:	bf00      	nop
 80028a2:	370c      	adds	r7, #12
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr

080028ac <ADC_DMARequestAfterLastTransferCmd>:
  * @param  NewState: new state of the selected ADC DMA request after last transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b083      	sub	sp, #12
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
 80028b4:	460b      	mov	r3, r1
 80028b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80028b8:	78fb      	ldrb	r3, [r7, #3]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d006      	beq.n	80028cc <ADC_DMARequestAfterLastTransferCmd+0x20>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
  }
}
 80028ca:	e005      	b.n	80028d8 <ADC_DMARequestAfterLastTransferCmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	609a      	str	r2, [r3, #8]
  }
}
 80028d8:	bf00      	nop
 80028da:	370c      	adds	r7, #12
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr

080028e4 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b085      	sub	sp, #20
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80028ec:	2300      	movs	r3, #0
 80028ee:	73fb      	strb	r3, [r7, #15]
 80028f0:	2300      	movs	r3, #0
 80028f2:	73bb      	strb	r3, [r7, #14]
 80028f4:	230f      	movs	r3, #15
 80028f6:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	78db      	ldrb	r3, [r3, #3]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d038      	beq.n	8002972 <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8002900:	4b27      	ldr	r3, [pc, #156]	; (80029a0 <NVIC_Init+0xbc>)
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	43db      	mvns	r3, r3
 8002906:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800290a:	0a1b      	lsrs	r3, r3, #8
 800290c:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 800290e:	7bfb      	ldrb	r3, [r7, #15]
 8002910:	f1c3 0304 	rsb	r3, r3, #4
 8002914:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8002916:	7b7a      	ldrb	r2, [r7, #13]
 8002918:	7bfb      	ldrb	r3, [r7, #15]
 800291a:	fa42 f303 	asr.w	r3, r2, r3
 800291e:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	785b      	ldrb	r3, [r3, #1]
 8002924:	461a      	mov	r2, r3
 8002926:	7bbb      	ldrb	r3, [r7, #14]
 8002928:	fa02 f303 	lsl.w	r3, r2, r3
 800292c:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	789a      	ldrb	r2, [r3, #2]
 8002932:	7b7b      	ldrb	r3, [r7, #13]
 8002934:	4013      	ands	r3, r2
 8002936:	b2da      	uxtb	r2, r3
 8002938:	7bfb      	ldrb	r3, [r7, #15]
 800293a:	4313      	orrs	r3, r2
 800293c:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 800293e:	7bfb      	ldrb	r3, [r7, #15]
 8002940:	011b      	lsls	r3, r3, #4
 8002942:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8002944:	4a17      	ldr	r2, [pc, #92]	; (80029a4 <NVIC_Init+0xc0>)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	781b      	ldrb	r3, [r3, #0]
 800294a:	4413      	add	r3, r2
 800294c:	7bfa      	ldrb	r2, [r7, #15]
 800294e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002952:	4a14      	ldr	r2, [pc, #80]	; (80029a4 <NVIC_Init+0xc0>)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	095b      	lsrs	r3, r3, #5
 800295a:	b2db      	uxtb	r3, r3
 800295c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	781b      	ldrb	r3, [r3, #0]
 8002962:	f003 031f 	and.w	r3, r3, #31
 8002966:	2101      	movs	r1, #1
 8002968:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800296c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8002970:	e00f      	b.n	8002992 <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002972:	490c      	ldr	r1, [pc, #48]	; (80029a4 <NVIC_Init+0xc0>)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	095b      	lsrs	r3, r3, #5
 800297a:	b2db      	uxtb	r3, r3
 800297c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	f003 031f 	and.w	r3, r3, #31
 8002986:	2201      	movs	r2, #1
 8002988:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800298a:	f100 0320 	add.w	r3, r0, #32
 800298e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8002992:	bf00      	nop
 8002994:	3714      	adds	r7, #20
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	e000ed00 	.word	0xe000ed00
 80029a4:	e000e100 	.word	0xe000e100

080029a8 <__libc_init_array>:
 80029a8:	b570      	push	{r4, r5, r6, lr}
 80029aa:	4b0e      	ldr	r3, [pc, #56]	; (80029e4 <__libc_init_array+0x3c>)
 80029ac:	4c0e      	ldr	r4, [pc, #56]	; (80029e8 <__libc_init_array+0x40>)
 80029ae:	1ae4      	subs	r4, r4, r3
 80029b0:	10a4      	asrs	r4, r4, #2
 80029b2:	2500      	movs	r5, #0
 80029b4:	461e      	mov	r6, r3
 80029b6:	42a5      	cmp	r5, r4
 80029b8:	d004      	beq.n	80029c4 <__libc_init_array+0x1c>
 80029ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80029be:	4798      	blx	r3
 80029c0:	3501      	adds	r5, #1
 80029c2:	e7f8      	b.n	80029b6 <__libc_init_array+0xe>
 80029c4:	f000 fdc8 	bl	8003558 <_init>
 80029c8:	4c08      	ldr	r4, [pc, #32]	; (80029ec <__libc_init_array+0x44>)
 80029ca:	4b09      	ldr	r3, [pc, #36]	; (80029f0 <__libc_init_array+0x48>)
 80029cc:	1ae4      	subs	r4, r4, r3
 80029ce:	10a4      	asrs	r4, r4, #2
 80029d0:	2500      	movs	r5, #0
 80029d2:	461e      	mov	r6, r3
 80029d4:	42a5      	cmp	r5, r4
 80029d6:	d004      	beq.n	80029e2 <__libc_init_array+0x3a>
 80029d8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80029dc:	4798      	blx	r3
 80029de:	3501      	adds	r5, #1
 80029e0:	e7f8      	b.n	80029d4 <__libc_init_array+0x2c>
 80029e2:	bd70      	pop	{r4, r5, r6, pc}
 80029e4:	0800399c 	.word	0x0800399c
 80029e8:	0800399c 	.word	0x0800399c
 80029ec:	080039a0 	.word	0x080039a0
 80029f0:	0800399c 	.word	0x0800399c

080029f4 <malloc>:
 80029f4:	4b02      	ldr	r3, [pc, #8]	; (8002a00 <malloc+0xc>)
 80029f6:	4601      	mov	r1, r0
 80029f8:	6818      	ldr	r0, [r3, #0]
 80029fa:	f000 b803 	b.w	8002a04 <_malloc_r>
 80029fe:	bf00      	nop
 8002a00:	20000088 	.word	0x20000088

08002a04 <_malloc_r>:
 8002a04:	b570      	push	{r4, r5, r6, lr}
 8002a06:	1ccd      	adds	r5, r1, #3
 8002a08:	f025 0503 	bic.w	r5, r5, #3
 8002a0c:	3508      	adds	r5, #8
 8002a0e:	2d0c      	cmp	r5, #12
 8002a10:	bf38      	it	cc
 8002a12:	250c      	movcc	r5, #12
 8002a14:	2d00      	cmp	r5, #0
 8002a16:	4606      	mov	r6, r0
 8002a18:	db01      	blt.n	8002a1e <_malloc_r+0x1a>
 8002a1a:	42a9      	cmp	r1, r5
 8002a1c:	d902      	bls.n	8002a24 <_malloc_r+0x20>
 8002a1e:	230c      	movs	r3, #12
 8002a20:	6033      	str	r3, [r6, #0]
 8002a22:	e046      	b.n	8002ab2 <_malloc_r+0xae>
 8002a24:	f000 f85c 	bl	8002ae0 <__malloc_lock>
 8002a28:	4b23      	ldr	r3, [pc, #140]	; (8002ab8 <_malloc_r+0xb4>)
 8002a2a:	681c      	ldr	r4, [r3, #0]
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	4621      	mov	r1, r4
 8002a30:	b1a1      	cbz	r1, 8002a5c <_malloc_r+0x58>
 8002a32:	680b      	ldr	r3, [r1, #0]
 8002a34:	1b5b      	subs	r3, r3, r5
 8002a36:	d40e      	bmi.n	8002a56 <_malloc_r+0x52>
 8002a38:	2b0b      	cmp	r3, #11
 8002a3a:	d903      	bls.n	8002a44 <_malloc_r+0x40>
 8002a3c:	600b      	str	r3, [r1, #0]
 8002a3e:	18cc      	adds	r4, r1, r3
 8002a40:	50cd      	str	r5, [r1, r3]
 8002a42:	e01e      	b.n	8002a82 <_malloc_r+0x7e>
 8002a44:	428c      	cmp	r4, r1
 8002a46:	bf0d      	iteet	eq
 8002a48:	6863      	ldreq	r3, [r4, #4]
 8002a4a:	684b      	ldrne	r3, [r1, #4]
 8002a4c:	6063      	strne	r3, [r4, #4]
 8002a4e:	6013      	streq	r3, [r2, #0]
 8002a50:	bf18      	it	ne
 8002a52:	460c      	movne	r4, r1
 8002a54:	e015      	b.n	8002a82 <_malloc_r+0x7e>
 8002a56:	460c      	mov	r4, r1
 8002a58:	6849      	ldr	r1, [r1, #4]
 8002a5a:	e7e9      	b.n	8002a30 <_malloc_r+0x2c>
 8002a5c:	4c17      	ldr	r4, [pc, #92]	; (8002abc <_malloc_r+0xb8>)
 8002a5e:	6823      	ldr	r3, [r4, #0]
 8002a60:	b91b      	cbnz	r3, 8002a6a <_malloc_r+0x66>
 8002a62:	4630      	mov	r0, r6
 8002a64:	f000 f82c 	bl	8002ac0 <_sbrk_r>
 8002a68:	6020      	str	r0, [r4, #0]
 8002a6a:	4629      	mov	r1, r5
 8002a6c:	4630      	mov	r0, r6
 8002a6e:	f000 f827 	bl	8002ac0 <_sbrk_r>
 8002a72:	1c43      	adds	r3, r0, #1
 8002a74:	d018      	beq.n	8002aa8 <_malloc_r+0xa4>
 8002a76:	1cc4      	adds	r4, r0, #3
 8002a78:	f024 0403 	bic.w	r4, r4, #3
 8002a7c:	42a0      	cmp	r0, r4
 8002a7e:	d10d      	bne.n	8002a9c <_malloc_r+0x98>
 8002a80:	6025      	str	r5, [r4, #0]
 8002a82:	4630      	mov	r0, r6
 8002a84:	f000 f82d 	bl	8002ae2 <__malloc_unlock>
 8002a88:	f104 000b 	add.w	r0, r4, #11
 8002a8c:	1d23      	adds	r3, r4, #4
 8002a8e:	f020 0007 	bic.w	r0, r0, #7
 8002a92:	1ac3      	subs	r3, r0, r3
 8002a94:	d00e      	beq.n	8002ab4 <_malloc_r+0xb0>
 8002a96:	425a      	negs	r2, r3
 8002a98:	50e2      	str	r2, [r4, r3]
 8002a9a:	bd70      	pop	{r4, r5, r6, pc}
 8002a9c:	1a21      	subs	r1, r4, r0
 8002a9e:	4630      	mov	r0, r6
 8002aa0:	f000 f80e 	bl	8002ac0 <_sbrk_r>
 8002aa4:	3001      	adds	r0, #1
 8002aa6:	d1eb      	bne.n	8002a80 <_malloc_r+0x7c>
 8002aa8:	230c      	movs	r3, #12
 8002aaa:	6033      	str	r3, [r6, #0]
 8002aac:	4630      	mov	r0, r6
 8002aae:	f000 f818 	bl	8002ae2 <__malloc_unlock>
 8002ab2:	2000      	movs	r0, #0
 8002ab4:	bd70      	pop	{r4, r5, r6, pc}
 8002ab6:	bf00      	nop
 8002ab8:	200000b0 	.word	0x200000b0
 8002abc:	200000ac 	.word	0x200000ac

08002ac0 <_sbrk_r>:
 8002ac0:	b538      	push	{r3, r4, r5, lr}
 8002ac2:	4c06      	ldr	r4, [pc, #24]	; (8002adc <_sbrk_r+0x1c>)
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	4605      	mov	r5, r0
 8002ac8:	4608      	mov	r0, r1
 8002aca:	6023      	str	r3, [r4, #0]
 8002acc:	f000 fd36 	bl	800353c <_sbrk>
 8002ad0:	1c43      	adds	r3, r0, #1
 8002ad2:	d102      	bne.n	8002ada <_sbrk_r+0x1a>
 8002ad4:	6823      	ldr	r3, [r4, #0]
 8002ad6:	b103      	cbz	r3, 8002ada <_sbrk_r+0x1a>
 8002ad8:	602b      	str	r3, [r5, #0]
 8002ada:	bd38      	pop	{r3, r4, r5, pc}
 8002adc:	20000138 	.word	0x20000138

08002ae0 <__malloc_lock>:
 8002ae0:	4770      	bx	lr

08002ae2 <__malloc_unlock>:
 8002ae2:	4770      	bx	lr

08002ae4 <sinf>:
 8002ae4:	ee10 3a10 	vmov	r3, s0
 8002ae8:	b507      	push	{r0, r1, r2, lr}
 8002aea:	4a1d      	ldr	r2, [pc, #116]	; (8002b60 <sinf+0x7c>)
 8002aec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002af0:	4293      	cmp	r3, r2
 8002af2:	dc03      	bgt.n	8002afc <sinf+0x18>
 8002af4:	2000      	movs	r0, #0
 8002af6:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8002b64 <sinf+0x80>
 8002afa:	e014      	b.n	8002b26 <sinf+0x42>
 8002afc:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8002b00:	db02      	blt.n	8002b08 <sinf+0x24>
 8002b02:	ee30 0a40 	vsub.f32	s0, s0, s0
 8002b06:	e028      	b.n	8002b5a <sinf+0x76>
 8002b08:	4668      	mov	r0, sp
 8002b0a:	f000 f82d 	bl	8002b68 <__ieee754_rem_pio2f>
 8002b0e:	f000 0003 	and.w	r0, r0, #3
 8002b12:	2801      	cmp	r0, #1
 8002b14:	d00a      	beq.n	8002b2c <sinf+0x48>
 8002b16:	2802      	cmp	r0, #2
 8002b18:	d00f      	beq.n	8002b3a <sinf+0x56>
 8002b1a:	b9b0      	cbnz	r0, 8002b4a <sinf+0x66>
 8002b1c:	eddd 0a01 	vldr	s1, [sp, #4]
 8002b20:	ed9d 0a00 	vldr	s0, [sp]
 8002b24:	2001      	movs	r0, #1
 8002b26:	f000 fc0d 	bl	8003344 <__kernel_sinf>
 8002b2a:	e016      	b.n	8002b5a <sinf+0x76>
 8002b2c:	eddd 0a01 	vldr	s1, [sp, #4]
 8002b30:	ed9d 0a00 	vldr	s0, [sp]
 8002b34:	f000 f942 	bl	8002dbc <__kernel_cosf>
 8002b38:	e00f      	b.n	8002b5a <sinf+0x76>
 8002b3a:	2001      	movs	r0, #1
 8002b3c:	eddd 0a01 	vldr	s1, [sp, #4]
 8002b40:	ed9d 0a00 	vldr	s0, [sp]
 8002b44:	f000 fbfe 	bl	8003344 <__kernel_sinf>
 8002b48:	e005      	b.n	8002b56 <sinf+0x72>
 8002b4a:	eddd 0a01 	vldr	s1, [sp, #4]
 8002b4e:	ed9d 0a00 	vldr	s0, [sp]
 8002b52:	f000 f933 	bl	8002dbc <__kernel_cosf>
 8002b56:	eeb1 0a40 	vneg.f32	s0, s0
 8002b5a:	b003      	add	sp, #12
 8002b5c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002b60:	3f490fd8 	.word	0x3f490fd8
 8002b64:	00000000 	.word	0x00000000

08002b68 <__ieee754_rem_pio2f>:
 8002b68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b6a:	ee10 6a10 	vmov	r6, s0
 8002b6e:	4b85      	ldr	r3, [pc, #532]	; (8002d84 <__ieee754_rem_pio2f+0x21c>)
 8002b70:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 8002b74:	429c      	cmp	r4, r3
 8002b76:	b087      	sub	sp, #28
 8002b78:	4605      	mov	r5, r0
 8002b7a:	dc04      	bgt.n	8002b86 <__ieee754_rem_pio2f+0x1e>
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	ed85 0a00 	vstr	s0, [r5]
 8002b82:	6043      	str	r3, [r0, #4]
 8002b84:	e0b7      	b.n	8002cf6 <__ieee754_rem_pio2f+0x18e>
 8002b86:	4b80      	ldr	r3, [pc, #512]	; (8002d88 <__ieee754_rem_pio2f+0x220>)
 8002b88:	429c      	cmp	r4, r3
 8002b8a:	dc37      	bgt.n	8002bfc <__ieee754_rem_pio2f+0x94>
 8002b8c:	2e00      	cmp	r6, #0
 8002b8e:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8002d8c <__ieee754_rem_pio2f+0x224>
 8002b92:	4b7f      	ldr	r3, [pc, #508]	; (8002d90 <__ieee754_rem_pio2f+0x228>)
 8002b94:	f024 040f 	bic.w	r4, r4, #15
 8002b98:	dd17      	ble.n	8002bca <__ieee754_rem_pio2f+0x62>
 8002b9a:	429c      	cmp	r4, r3
 8002b9c:	ee70 7a47 	vsub.f32	s15, s0, s14
 8002ba0:	bf09      	itett	eq
 8002ba2:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 8002d94 <__ieee754_rem_pio2f+0x22c>
 8002ba6:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 8002d98 <__ieee754_rem_pio2f+0x230>
 8002baa:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8002bae:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 8002d9c <__ieee754_rem_pio2f+0x234>
 8002bb2:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8002bb6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002bba:	edc0 6a00 	vstr	s13, [r0]
 8002bbe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002bc2:	edc0 7a01 	vstr	s15, [r0, #4]
 8002bc6:	2001      	movs	r0, #1
 8002bc8:	e0da      	b.n	8002d80 <__ieee754_rem_pio2f+0x218>
 8002bca:	429c      	cmp	r4, r3
 8002bcc:	ee70 7a07 	vadd.f32	s15, s0, s14
 8002bd0:	bf09      	itett	eq
 8002bd2:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 8002d94 <__ieee754_rem_pio2f+0x22c>
 8002bd6:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 8002d98 <__ieee754_rem_pio2f+0x230>
 8002bda:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8002bde:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 8002d9c <__ieee754_rem_pio2f+0x234>
 8002be2:	ee77 6a87 	vadd.f32	s13, s15, s14
 8002be6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002bea:	edc0 6a00 	vstr	s13, [r0]
 8002bee:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002bf2:	edc0 7a01 	vstr	s15, [r0, #4]
 8002bf6:	f04f 30ff 	mov.w	r0, #4294967295
 8002bfa:	e0c1      	b.n	8002d80 <__ieee754_rem_pio2f+0x218>
 8002bfc:	4b68      	ldr	r3, [pc, #416]	; (8002da0 <__ieee754_rem_pio2f+0x238>)
 8002bfe:	429c      	cmp	r4, r3
 8002c00:	dc70      	bgt.n	8002ce4 <__ieee754_rem_pio2f+0x17c>
 8002c02:	f000 fbe7 	bl	80033d4 <fabsf>
 8002c06:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8002da4 <__ieee754_rem_pio2f+0x23c>
 8002c0a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8002c0e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8002c12:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8002d8c <__ieee754_rem_pio2f+0x224>
 8002c16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c1a:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8002c1e:	ee17 0a90 	vmov	r0, s15
 8002c22:	eef1 7a46 	vneg.f32	s15, s12
 8002c26:	eea7 0a87 	vfma.f32	s0, s15, s14
 8002c2a:	281f      	cmp	r0, #31
 8002c2c:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8002d98 <__ieee754_rem_pio2f+0x230>
 8002c30:	ee26 7a07 	vmul.f32	s14, s12, s14
 8002c34:	ee70 6a47 	vsub.f32	s13, s0, s14
 8002c38:	ee16 3a90 	vmov	r3, s13
 8002c3c:	dc07      	bgt.n	8002c4e <__ieee754_rem_pio2f+0xe6>
 8002c3e:	1e47      	subs	r7, r0, #1
 8002c40:	4959      	ldr	r1, [pc, #356]	; (8002da8 <__ieee754_rem_pio2f+0x240>)
 8002c42:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8002c46:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 8002c4a:	428a      	cmp	r2, r1
 8002c4c:	d105      	bne.n	8002c5a <__ieee754_rem_pio2f+0xf2>
 8002c4e:	15e4      	asrs	r4, r4, #23
 8002c50:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8002c54:	1aa2      	subs	r2, r4, r2
 8002c56:	2a08      	cmp	r2, #8
 8002c58:	dc01      	bgt.n	8002c5e <__ieee754_rem_pio2f+0xf6>
 8002c5a:	602b      	str	r3, [r5, #0]
 8002c5c:	e02f      	b.n	8002cbe <__ieee754_rem_pio2f+0x156>
 8002c5e:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8002d94 <__ieee754_rem_pio2f+0x22c>
 8002c62:	eef0 6a40 	vmov.f32	s13, s0
 8002c66:	eee7 6a87 	vfma.f32	s13, s15, s14
 8002c6a:	ee30 0a66 	vsub.f32	s0, s0, s13
 8002c6e:	eea7 0a87 	vfma.f32	s0, s15, s14
 8002c72:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8002d9c <__ieee754_rem_pio2f+0x234>
 8002c76:	ee96 0a07 	vfnms.f32	s0, s12, s14
 8002c7a:	ee76 5ac0 	vsub.f32	s11, s13, s0
 8002c7e:	eeb0 7a40 	vmov.f32	s14, s0
 8002c82:	ee15 3a90 	vmov	r3, s11
 8002c86:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8002c8a:	1aa4      	subs	r4, r4, r2
 8002c8c:	2c19      	cmp	r4, #25
 8002c8e:	dc04      	bgt.n	8002c9a <__ieee754_rem_pio2f+0x132>
 8002c90:	edc5 5a00 	vstr	s11, [r5]
 8002c94:	eeb0 0a66 	vmov.f32	s0, s13
 8002c98:	e011      	b.n	8002cbe <__ieee754_rem_pio2f+0x156>
 8002c9a:	eddf 5a44 	vldr	s11, [pc, #272]	; 8002dac <__ieee754_rem_pio2f+0x244>
 8002c9e:	eeb0 0a66 	vmov.f32	s0, s13
 8002ca2:	eea7 0aa5 	vfma.f32	s0, s15, s11
 8002ca6:	ee36 7ac0 	vsub.f32	s14, s13, s0
 8002caa:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8002cae:	eddf 7a40 	vldr	s15, [pc, #256]	; 8002db0 <__ieee754_rem_pio2f+0x248>
 8002cb2:	ee96 7a27 	vfnms.f32	s14, s12, s15
 8002cb6:	ee70 7a47 	vsub.f32	s15, s0, s14
 8002cba:	edc5 7a00 	vstr	s15, [r5]
 8002cbe:	edd5 6a00 	vldr	s13, [r5]
 8002cc2:	ee70 7a66 	vsub.f32	s15, s0, s13
 8002cc6:	2e00      	cmp	r6, #0
 8002cc8:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8002ccc:	ed85 0a01 	vstr	s0, [r5, #4]
 8002cd0:	da56      	bge.n	8002d80 <__ieee754_rem_pio2f+0x218>
 8002cd2:	eef1 6a66 	vneg.f32	s13, s13
 8002cd6:	eeb1 0a40 	vneg.f32	s0, s0
 8002cda:	edc5 6a00 	vstr	s13, [r5]
 8002cde:	ed85 0a01 	vstr	s0, [r5, #4]
 8002ce2:	e04c      	b.n	8002d7e <__ieee754_rem_pio2f+0x216>
 8002ce4:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8002ce8:	db07      	blt.n	8002cfa <__ieee754_rem_pio2f+0x192>
 8002cea:	ee70 7a40 	vsub.f32	s15, s0, s0
 8002cee:	edc0 7a01 	vstr	s15, [r0, #4]
 8002cf2:	edc0 7a00 	vstr	s15, [r0]
 8002cf6:	2000      	movs	r0, #0
 8002cf8:	e042      	b.n	8002d80 <__ieee754_rem_pio2f+0x218>
 8002cfa:	15e2      	asrs	r2, r4, #23
 8002cfc:	3a86      	subs	r2, #134	; 0x86
 8002cfe:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 8002d02:	ee06 3a90 	vmov	s13, r3
 8002d06:	eebd 7ae6 	vcvt.s32.f32	s14, s13
 8002d0a:	eddf 7a2a 	vldr	s15, [pc, #168]	; 8002db4 <__ieee754_rem_pio2f+0x24c>
 8002d0e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002d12:	ed8d 7a03 	vstr	s14, [sp, #12]
 8002d16:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8002d1a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d1e:	eefd 6ac7 	vcvt.s32.f32	s13, s14
 8002d22:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8002d26:	ee37 7a66 	vsub.f32	s14, s14, s13
 8002d2a:	edcd 6a04 	vstr	s13, [sp, #16]
 8002d2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d32:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002d36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d3a:	edcd 7a05 	vstr	s15, [sp, #20]
 8002d3e:	d107      	bne.n	8002d50 <__ieee754_rem_pio2f+0x1e8>
 8002d40:	eef5 6a40 	vcmp.f32	s13, #0.0
 8002d44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d48:	bf14      	ite	ne
 8002d4a:	2302      	movne	r3, #2
 8002d4c:	2301      	moveq	r3, #1
 8002d4e:	e000      	b.n	8002d52 <__ieee754_rem_pio2f+0x1ea>
 8002d50:	2303      	movs	r3, #3
 8002d52:	4919      	ldr	r1, [pc, #100]	; (8002db8 <__ieee754_rem_pio2f+0x250>)
 8002d54:	9101      	str	r1, [sp, #4]
 8002d56:	2102      	movs	r1, #2
 8002d58:	9100      	str	r1, [sp, #0]
 8002d5a:	a803      	add	r0, sp, #12
 8002d5c:	4629      	mov	r1, r5
 8002d5e:	f000 f88b 	bl	8002e78 <__kernel_rem_pio2f>
 8002d62:	2e00      	cmp	r6, #0
 8002d64:	da0c      	bge.n	8002d80 <__ieee754_rem_pio2f+0x218>
 8002d66:	edd5 7a00 	vldr	s15, [r5]
 8002d6a:	eef1 7a67 	vneg.f32	s15, s15
 8002d6e:	edc5 7a00 	vstr	s15, [r5]
 8002d72:	edd5 7a01 	vldr	s15, [r5, #4]
 8002d76:	eef1 7a67 	vneg.f32	s15, s15
 8002d7a:	edc5 7a01 	vstr	s15, [r5, #4]
 8002d7e:	4240      	negs	r0, r0
 8002d80:	b007      	add	sp, #28
 8002d82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d84:	3f490fd8 	.word	0x3f490fd8
 8002d88:	4016cbe3 	.word	0x4016cbe3
 8002d8c:	3fc90f80 	.word	0x3fc90f80
 8002d90:	3fc90fd0 	.word	0x3fc90fd0
 8002d94:	37354400 	.word	0x37354400
 8002d98:	37354443 	.word	0x37354443
 8002d9c:	2e85a308 	.word	0x2e85a308
 8002da0:	43490f80 	.word	0x43490f80
 8002da4:	3f22f984 	.word	0x3f22f984
 8002da8:	080035cc 	.word	0x080035cc
 8002dac:	2e85a300 	.word	0x2e85a300
 8002db0:	248d3132 	.word	0x248d3132
 8002db4:	43800000 	.word	0x43800000
 8002db8:	0800364c 	.word	0x0800364c

08002dbc <__kernel_cosf>:
 8002dbc:	ee10 3a10 	vmov	r3, s0
 8002dc0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002dc4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8002dc8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002dcc:	da05      	bge.n	8002dda <__kernel_cosf+0x1e>
 8002dce:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8002dd2:	ee17 2a90 	vmov	r2, s15
 8002dd6:	2a00      	cmp	r2, #0
 8002dd8:	d03b      	beq.n	8002e52 <__kernel_cosf+0x96>
 8002dda:	ee20 7a00 	vmul.f32	s14, s0, s0
 8002dde:	ed9f 6a1e 	vldr	s12, [pc, #120]	; 8002e58 <__kernel_cosf+0x9c>
 8002de2:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8002e5c <__kernel_cosf+0xa0>
 8002de6:	eddf 5a1e 	vldr	s11, [pc, #120]	; 8002e60 <__kernel_cosf+0xa4>
 8002dea:	4a1e      	ldr	r2, [pc, #120]	; (8002e64 <__kernel_cosf+0xa8>)
 8002dec:	eea7 6a27 	vfma.f32	s12, s14, s15
 8002df0:	4293      	cmp	r3, r2
 8002df2:	ee60 0a20 	vmul.f32	s1, s0, s1
 8002df6:	eee7 5a06 	vfma.f32	s11, s14, s12
 8002dfa:	ed9f 6a1b 	vldr	s12, [pc, #108]	; 8002e68 <__kernel_cosf+0xac>
 8002dfe:	eea7 6a25 	vfma.f32	s12, s14, s11
 8002e02:	eddf 5a1a 	vldr	s11, [pc, #104]	; 8002e6c <__kernel_cosf+0xb0>
 8002e06:	eee7 5a06 	vfma.f32	s11, s14, s12
 8002e0a:	ed9f 6a19 	vldr	s12, [pc, #100]	; 8002e70 <__kernel_cosf+0xb4>
 8002e0e:	eea7 6a25 	vfma.f32	s12, s14, s11
 8002e12:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8002e16:	ee26 6a07 	vmul.f32	s12, s12, s14
 8002e1a:	dc06      	bgt.n	8002e2a <__kernel_cosf+0x6e>
 8002e1c:	eed7 0a06 	vfnms.f32	s1, s14, s12
 8002e20:	eed7 0a25 	vfnms.f32	s1, s14, s11
 8002e24:	ee36 0ae0 	vsub.f32	s0, s13, s1
 8002e28:	4770      	bx	lr
 8002e2a:	4a12      	ldr	r2, [pc, #72]	; (8002e74 <__kernel_cosf+0xb8>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	bfda      	itte	le
 8002e30:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8002e34:	ee07 3a90 	vmovle	s15, r3
 8002e38:	eef5 7a02 	vmovgt.f32	s15, #82	; 0x3e900000  0.2812500
 8002e3c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002e40:	eed7 0a06 	vfnms.f32	s1, s14, s12
 8002e44:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8002e48:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8002e4c:	ee36 0ae7 	vsub.f32	s0, s13, s15
 8002e50:	4770      	bx	lr
 8002e52:	eeb0 0a66 	vmov.f32	s0, s13
 8002e56:	4770      	bx	lr
 8002e58:	310f74f6 	.word	0x310f74f6
 8002e5c:	ad47d74e 	.word	0xad47d74e
 8002e60:	b493f27c 	.word	0xb493f27c
 8002e64:	3e999999 	.word	0x3e999999
 8002e68:	37d00d01 	.word	0x37d00d01
 8002e6c:	bab60b61 	.word	0xbab60b61
 8002e70:	3d2aaaab 	.word	0x3d2aaaab
 8002e74:	3f480000 	.word	0x3f480000

08002e78 <__kernel_rem_pio2f>:
 8002e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e7c:	ed2d 8b04 	vpush	{d8-d9}
 8002e80:	b0d5      	sub	sp, #340	; 0x154
 8002e82:	460f      	mov	r7, r1
 8002e84:	9000      	str	r0, [sp, #0]
 8002e86:	49cf      	ldr	r1, [pc, #828]	; (80031c4 <__kernel_rem_pio2f+0x34c>)
 8002e88:	9862      	ldr	r0, [sp, #392]	; 0x188
 8002e8a:	9e63      	ldr	r6, [sp, #396]	; 0x18c
 8002e8c:	f851 9020 	ldr.w	r9, [r1, r0, lsl #2]
 8002e90:	f103 3aff 	add.w	sl, r3, #4294967295
 8002e94:	1ed0      	subs	r0, r2, #3
 8002e96:	2408      	movs	r4, #8
 8002e98:	fb90 f0f4 	sdiv	r0, r0, r4
 8002e9c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8002ea0:	1c45      	adds	r5, r0, #1
 8002ea2:	ebca 0e00 	rsb	lr, sl, r0
 8002ea6:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 8002eaa:	eb09 0c0a 	add.w	ip, r9, sl
 8002eae:	ac18      	add	r4, sp, #96	; 0x60
 8002eb0:	eb06 088e 	add.w	r8, r6, lr, lsl #2
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	4562      	cmp	r2, ip
 8002eb8:	dc0e      	bgt.n	8002ed8 <__kernel_rem_pio2f+0x60>
 8002eba:	eb1e 0f02 	cmn.w	lr, r2
 8002ebe:	bf57      	itett	pl
 8002ec0:	f858 1022 	ldrpl.w	r1, [r8, r2, lsl #2]
 8002ec4:	eddf 7ac0 	vldrmi	s15, [pc, #768]	; 80031c8 <__kernel_rem_pio2f+0x350>
 8002ec8:	ee07 1a90 	vmovpl	s15, r1
 8002ecc:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8002ed0:	3201      	adds	r2, #1
 8002ed2:	ece4 7a01 	vstmia	r4!, {s15}
 8002ed6:	e7ee      	b.n	8002eb6 <__kernel_rem_pio2f+0x3e>
 8002ed8:	f50d 7c80 	add.w	ip, sp, #256	; 0x100
 8002edc:	2400      	movs	r4, #0
 8002ede:	454c      	cmp	r4, r9
 8002ee0:	dc18      	bgt.n	8002f14 <__kernel_rem_pio2f+0x9c>
 8002ee2:	191a      	adds	r2, r3, r4
 8002ee4:	a918      	add	r1, sp, #96	; 0x60
 8002ee6:	f8dd e000 	ldr.w	lr, [sp]
 8002eea:	eddf 7ab7 	vldr	s15, [pc, #732]	; 80031c8 <__kernel_rem_pio2f+0x350>
 8002eee:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8002ef2:	f04f 0800 	mov.w	r8, #0
 8002ef6:	45d0      	cmp	r8, sl
 8002ef8:	dc08      	bgt.n	8002f0c <__kernel_rem_pio2f+0x94>
 8002efa:	ecfe 6a01 	vldmia	lr!, {s13}
 8002efe:	ed32 7a01 	vldmdb	r2!, {s14}
 8002f02:	f108 0801 	add.w	r8, r8, #1
 8002f06:	eee6 7a87 	vfma.f32	s15, s13, s14
 8002f0a:	e7f4      	b.n	8002ef6 <__kernel_rem_pio2f+0x7e>
 8002f0c:	ecec 7a01 	vstmia	ip!, {s15}
 8002f10:	3401      	adds	r4, #1
 8002f12:	e7e4      	b.n	8002ede <__kernel_rem_pio2f+0x66>
 8002f14:	aa04      	add	r2, sp, #16
 8002f16:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 8002f1a:	9201      	str	r2, [sp, #4]
 8002f1c:	eddf 8aab 	vldr	s17, [pc, #684]	; 80031cc <__kernel_rem_pio2f+0x354>
 8002f20:	ed9f 9aab 	vldr	s18, [pc, #684]	; 80031d0 <__kernel_rem_pio2f+0x358>
 8002f24:	eb06 0280 	add.w	r2, r6, r0, lsl #2
 8002f28:	9202      	str	r2, [sp, #8]
 8002f2a:	464c      	mov	r4, r9
 8002f2c:	aa54      	add	r2, sp, #336	; 0x150
 8002f2e:	f104 4880 	add.w	r8, r4, #1073741824	; 0x40000000
 8002f32:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8002f36:	f108 38ff 	add.w	r8, r8, #4294967295
 8002f3a:	ed12 0a14 	vldr	s0, [r2, #-80]	; 0xffffffb0
 8002f3e:	ea4f 0888 	mov.w	r8, r8, lsl #2
 8002f42:	aa54      	add	r2, sp, #336	; 0x150
 8002f44:	eb02 0008 	add.w	r0, r2, r8
 8002f48:	384c      	subs	r0, #76	; 0x4c
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	1aa6      	subs	r6, r4, r2
 8002f4e:	2e00      	cmp	r6, #0
 8002f50:	dd14      	ble.n	8002f7c <__kernel_rem_pio2f+0x104>
 8002f52:	ee60 7a28 	vmul.f32	s15, s0, s17
 8002f56:	ae04      	add	r6, sp, #16
 8002f58:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f60:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8002f64:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8002f68:	ee10 1a10 	vmov	r1, s0
 8002f6c:	ed30 0a01 	vldmdb	r0!, {s0}
 8002f70:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 8002f74:	ee37 0a80 	vadd.f32	s0, s15, s0
 8002f78:	3201      	adds	r2, #1
 8002f7a:	e7e7      	b.n	8002f4c <__kernel_rem_pio2f+0xd4>
 8002f7c:	4628      	mov	r0, r5
 8002f7e:	9303      	str	r3, [sp, #12]
 8002f80:	f000 fa72 	bl	8003468 <scalbnf>
 8002f84:	eeb0 8a40 	vmov.f32	s16, s0
 8002f88:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8002f8c:	ee28 0a00 	vmul.f32	s0, s16, s0
 8002f90:	f000 fa28 	bl	80033e4 <floorf>
 8002f94:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8002f98:	eea0 8a67 	vfms.f32	s16, s0, s15
 8002f9c:	2d00      	cmp	r5, #0
 8002f9e:	9b03      	ldr	r3, [sp, #12]
 8002fa0:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8002fa4:	ee17 ba90 	vmov	fp, s15
 8002fa8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002fac:	ee38 8a67 	vsub.f32	s16, s16, s15
 8002fb0:	dd14      	ble.n	8002fdc <__kernel_rem_pio2f+0x164>
 8002fb2:	f104 3eff 	add.w	lr, r4, #4294967295
 8002fb6:	aa04      	add	r2, sp, #16
 8002fb8:	f1c5 0608 	rsb	r6, r5, #8
 8002fbc:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 8002fc0:	fa42 f006 	asr.w	r0, r2, r6
 8002fc4:	fa00 f606 	lsl.w	r6, r0, r6
 8002fc8:	a904      	add	r1, sp, #16
 8002fca:	1b92      	subs	r2, r2, r6
 8002fcc:	f1c5 0607 	rsb	r6, r5, #7
 8002fd0:	4483      	add	fp, r0
 8002fd2:	f841 202e 	str.w	r2, [r1, lr, lsl #2]
 8002fd6:	fa42 f606 	asr.w	r6, r2, r6
 8002fda:	e00f      	b.n	8002ffc <__kernel_rem_pio2f+0x184>
 8002fdc:	d105      	bne.n	8002fea <__kernel_rem_pio2f+0x172>
 8002fde:	1e62      	subs	r2, r4, #1
 8002fe0:	a904      	add	r1, sp, #16
 8002fe2:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 8002fe6:	1236      	asrs	r6, r6, #8
 8002fe8:	e008      	b.n	8002ffc <__kernel_rem_pio2f+0x184>
 8002fea:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8002fee:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8002ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ff6:	da04      	bge.n	8003002 <__kernel_rem_pio2f+0x18a>
 8002ff8:	2600      	movs	r6, #0
 8002ffa:	e03f      	b.n	800307c <__kernel_rem_pio2f+0x204>
 8002ffc:	2e00      	cmp	r6, #0
 8002ffe:	dc01      	bgt.n	8003004 <__kernel_rem_pio2f+0x18c>
 8003000:	e03c      	b.n	800307c <__kernel_rem_pio2f+0x204>
 8003002:	2602      	movs	r6, #2
 8003004:	2200      	movs	r2, #0
 8003006:	f10b 0b01 	add.w	fp, fp, #1
 800300a:	4610      	mov	r0, r2
 800300c:	4294      	cmp	r4, r2
 800300e:	dd0f      	ble.n	8003030 <__kernel_rem_pio2f+0x1b8>
 8003010:	a904      	add	r1, sp, #16
 8003012:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8003016:	b918      	cbnz	r0, 8003020 <__kernel_rem_pio2f+0x1a8>
 8003018:	b141      	cbz	r1, 800302c <__kernel_rem_pio2f+0x1b4>
 800301a:	f5c1 7080 	rsb	r0, r1, #256	; 0x100
 800301e:	e001      	b.n	8003024 <__kernel_rem_pio2f+0x1ac>
 8003020:	f1c1 00ff 	rsb	r0, r1, #255	; 0xff
 8003024:	a904      	add	r1, sp, #16
 8003026:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 800302a:	2001      	movs	r0, #1
 800302c:	3201      	adds	r2, #1
 800302e:	e7ed      	b.n	800300c <__kernel_rem_pio2f+0x194>
 8003030:	2d00      	cmp	r5, #0
 8003032:	dd15      	ble.n	8003060 <__kernel_rem_pio2f+0x1e8>
 8003034:	2d01      	cmp	r5, #1
 8003036:	d009      	beq.n	800304c <__kernel_rem_pio2f+0x1d4>
 8003038:	2d02      	cmp	r5, #2
 800303a:	d111      	bne.n	8003060 <__kernel_rem_pio2f+0x1e8>
 800303c:	f104 3eff 	add.w	lr, r4, #4294967295
 8003040:	aa04      	add	r2, sp, #16
 8003042:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 8003046:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800304a:	e006      	b.n	800305a <__kernel_rem_pio2f+0x1e2>
 800304c:	f104 3eff 	add.w	lr, r4, #4294967295
 8003050:	aa04      	add	r2, sp, #16
 8003052:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 8003056:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800305a:	a904      	add	r1, sp, #16
 800305c:	f841 202e 	str.w	r2, [r1, lr, lsl #2]
 8003060:	2e02      	cmp	r6, #2
 8003062:	d10b      	bne.n	800307c <__kernel_rem_pio2f+0x204>
 8003064:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003068:	ee30 8a48 	vsub.f32	s16, s0, s16
 800306c:	b130      	cbz	r0, 800307c <__kernel_rem_pio2f+0x204>
 800306e:	4628      	mov	r0, r5
 8003070:	9303      	str	r3, [sp, #12]
 8003072:	f000 f9f9 	bl	8003468 <scalbnf>
 8003076:	9b03      	ldr	r3, [sp, #12]
 8003078:	ee38 8a40 	vsub.f32	s16, s16, s0
 800307c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8003080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003084:	d154      	bne.n	8003130 <__kernel_rem_pio2f+0x2b8>
 8003086:	f104 3cff 	add.w	ip, r4, #4294967295
 800308a:	4660      	mov	r0, ip
 800308c:	2200      	movs	r2, #0
 800308e:	4548      	cmp	r0, r9
 8003090:	db05      	blt.n	800309e <__kernel_rem_pio2f+0x226>
 8003092:	a904      	add	r1, sp, #16
 8003094:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8003098:	3801      	subs	r0, #1
 800309a:	430a      	orrs	r2, r1
 800309c:	e7f7      	b.n	800308e <__kernel_rem_pio2f+0x216>
 800309e:	2a00      	cmp	r2, #0
 80030a0:	d13d      	bne.n	800311e <__kernel_rem_pio2f+0x2a6>
 80030a2:	2201      	movs	r2, #1
 80030a4:	f06f 0603 	mvn.w	r6, #3
 80030a8:	fb06 f002 	mul.w	r0, r6, r2
 80030ac:	9901      	ldr	r1, [sp, #4]
 80030ae:	5808      	ldr	r0, [r1, r0]
 80030b0:	b908      	cbnz	r0, 80030b6 <__kernel_rem_pio2f+0x23e>
 80030b2:	3201      	adds	r2, #1
 80030b4:	e7f8      	b.n	80030a8 <__kernel_rem_pio2f+0x230>
 80030b6:	eb03 0e04 	add.w	lr, r3, r4
 80030ba:	1c60      	adds	r0, r4, #1
 80030bc:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80030c0:	f108 0804 	add.w	r8, r8, #4
 80030c4:	2600      	movs	r6, #0
 80030c6:	4414      	add	r4, r2
 80030c8:	42a0      	cmp	r0, r4
 80030ca:	f73f af2f 	bgt.w	8002f2c <__kernel_rem_pio2f+0xb4>
 80030ce:	3604      	adds	r6, #4
 80030d0:	a918      	add	r1, sp, #96	; 0x60
 80030d2:	eb06 020e 	add.w	r2, r6, lr
 80030d6:	440a      	add	r2, r1
 80030d8:	9902      	ldr	r1, [sp, #8]
 80030da:	f8dd b000 	ldr.w	fp, [sp]
 80030de:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80030e2:	9103      	str	r1, [sp, #12]
 80030e4:	ee07 1a90 	vmov	s15, r1
 80030e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030ec:	f04f 0c00 	mov.w	ip, #0
 80030f0:	ed42 7a01 	vstr	s15, [r2, #-4]
 80030f4:	eddf 7a34 	vldr	s15, [pc, #208]	; 80031c8 <__kernel_rem_pio2f+0x350>
 80030f8:	45d4      	cmp	ip, sl
 80030fa:	dc08      	bgt.n	800310e <__kernel_rem_pio2f+0x296>
 80030fc:	ecfb 6a01 	vldmia	fp!, {s13}
 8003100:	ed32 7a01 	vldmdb	r2!, {s14}
 8003104:	f10c 0c01 	add.w	ip, ip, #1
 8003108:	eee6 7a87 	vfma.f32	s15, s13, s14
 800310c:	e7f4      	b.n	80030f8 <__kernel_rem_pio2f+0x280>
 800310e:	eb06 0208 	add.w	r2, r6, r8
 8003112:	a940      	add	r1, sp, #256	; 0x100
 8003114:	440a      	add	r2, r1
 8003116:	edc2 7a00 	vstr	s15, [r2]
 800311a:	3001      	adds	r0, #1
 800311c:	e7d4      	b.n	80030c8 <__kernel_rem_pio2f+0x250>
 800311e:	3d08      	subs	r5, #8
 8003120:	4664      	mov	r4, ip
 8003122:	ab04      	add	r3, sp, #16
 8003124:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8003128:	bb6b      	cbnz	r3, 8003186 <__kernel_rem_pio2f+0x30e>
 800312a:	3c01      	subs	r4, #1
 800312c:	3d08      	subs	r5, #8
 800312e:	e7f8      	b.n	8003122 <__kernel_rem_pio2f+0x2aa>
 8003130:	4268      	negs	r0, r5
 8003132:	eeb0 0a48 	vmov.f32	s0, s16
 8003136:	f000 f997 	bl	8003468 <scalbnf>
 800313a:	ed9f 7a25 	vldr	s14, [pc, #148]	; 80031d0 <__kernel_rem_pio2f+0x358>
 800313e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8003142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003146:	db17      	blt.n	8003178 <__kernel_rem_pio2f+0x300>
 8003148:	eddf 7a20 	vldr	s15, [pc, #128]	; 80031cc <__kernel_rem_pio2f+0x354>
 800314c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8003150:	aa04      	add	r2, sp, #16
 8003152:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003156:	3508      	adds	r5, #8
 8003158:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800315c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8003160:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003164:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8003168:	ee10 3a10 	vmov	r3, s0
 800316c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8003170:	3401      	adds	r4, #1
 8003172:	ee17 3a90 	vmov	r3, s15
 8003176:	e004      	b.n	8003182 <__kernel_rem_pio2f+0x30a>
 8003178:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800317c:	aa04      	add	r2, sp, #16
 800317e:	ee10 3a10 	vmov	r3, s0
 8003182:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8003186:	4628      	mov	r0, r5
 8003188:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800318c:	f000 f96c 	bl	8003468 <scalbnf>
 8003190:	00a3      	lsls	r3, r4, #2
 8003192:	a940      	add	r1, sp, #256	; 0x100
 8003194:	1d1a      	adds	r2, r3, #4
 8003196:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80031cc <__kernel_rem_pio2f+0x354>
 800319a:	1888      	adds	r0, r1, r2
 800319c:	4621      	mov	r1, r4
 800319e:	2900      	cmp	r1, #0
 80031a0:	db18      	blt.n	80031d4 <__kernel_rem_pio2f+0x35c>
 80031a2:	ad04      	add	r5, sp, #16
 80031a4:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
 80031a8:	9500      	str	r5, [sp, #0]
 80031aa:	ee07 5a90 	vmov	s15, r5
 80031ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031b2:	3901      	subs	r1, #1
 80031b4:	ee67 7a80 	vmul.f32	s15, s15, s0
 80031b8:	ee20 0a07 	vmul.f32	s0, s0, s14
 80031bc:	ed60 7a01 	vstmdb	r0!, {s15}
 80031c0:	e7ed      	b.n	800319e <__kernel_rem_pio2f+0x326>
 80031c2:	bf00      	nop
 80031c4:	08003964 	.word	0x08003964
 80031c8:	00000000 	.word	0x00000000
 80031cc:	3b800000 	.word	0x3b800000
 80031d0:	43800000 	.word	0x43800000
 80031d4:	f10d 0cb0 	add.w	ip, sp, #176	; 0xb0
 80031d8:	2100      	movs	r1, #0
 80031da:	1a65      	subs	r5, r4, r1
 80031dc:	d417      	bmi.n	800320e <__kernel_rem_pio2f+0x396>
 80031de:	a840      	add	r0, sp, #256	; 0x100
 80031e0:	f8df e15c 	ldr.w	lr, [pc, #348]	; 8003340 <__kernel_rem_pio2f+0x4c8>
 80031e4:	eddf 7a55 	vldr	s15, [pc, #340]	; 800333c <__kernel_rem_pio2f+0x4c4>
 80031e8:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 80031ec:	2000      	movs	r0, #0
 80031ee:	4548      	cmp	r0, r9
 80031f0:	dc09      	bgt.n	8003206 <__kernel_rem_pio2f+0x38e>
 80031f2:	4288      	cmp	r0, r1
 80031f4:	dc07      	bgt.n	8003206 <__kernel_rem_pio2f+0x38e>
 80031f6:	ecfe 6a01 	vldmia	lr!, {s13}
 80031fa:	ecb5 7a01 	vldmia	r5!, {s14}
 80031fe:	3001      	adds	r0, #1
 8003200:	eee6 7a87 	vfma.f32	s15, s13, s14
 8003204:	e7f3      	b.n	80031ee <__kernel_rem_pio2f+0x376>
 8003206:	ecec 7a01 	vstmia	ip!, {s15}
 800320a:	3101      	adds	r1, #1
 800320c:	e7e5      	b.n	80031da <__kernel_rem_pio2f+0x362>
 800320e:	9962      	ldr	r1, [sp, #392]	; 0x188
 8003210:	2903      	cmp	r1, #3
 8003212:	f200 808c 	bhi.w	800332e <__kernel_rem_pio2f+0x4b6>
 8003216:	e8df f001 	tbb	[pc, r1]
 800321a:	070d      	.short	0x070d
 800321c:	0207      	.short	0x0207
 800321e:	a92c      	add	r1, sp, #176	; 0xb0
 8003220:	440b      	add	r3, r1
 8003222:	4619      	mov	r1, r3
 8003224:	4620      	mov	r0, r4
 8003226:	e03b      	b.n	80032a0 <__kernel_rem_pio2f+0x428>
 8003228:	ab2c      	add	r3, sp, #176	; 0xb0
 800322a:	441a      	add	r2, r3
 800322c:	ed9f 7a43 	vldr	s14, [pc, #268]	; 800333c <__kernel_rem_pio2f+0x4c4>
 8003230:	4623      	mov	r3, r4
 8003232:	e011      	b.n	8003258 <__kernel_rem_pio2f+0x3e0>
 8003234:	ab2c      	add	r3, sp, #176	; 0xb0
 8003236:	eddf 7a41 	vldr	s15, [pc, #260]	; 800333c <__kernel_rem_pio2f+0x4c4>
 800323a:	441a      	add	r2, r3
 800323c:	2c00      	cmp	r4, #0
 800323e:	db05      	blt.n	800324c <__kernel_rem_pio2f+0x3d4>
 8003240:	ed32 7a01 	vldmdb	r2!, {s14}
 8003244:	3c01      	subs	r4, #1
 8003246:	ee77 7a87 	vadd.f32	s15, s15, s14
 800324a:	e7f7      	b.n	800323c <__kernel_rem_pio2f+0x3c4>
 800324c:	b10e      	cbz	r6, 8003252 <__kernel_rem_pio2f+0x3da>
 800324e:	eef1 7a67 	vneg.f32	s15, s15
 8003252:	edc7 7a00 	vstr	s15, [r7]
 8003256:	e06a      	b.n	800332e <__kernel_rem_pio2f+0x4b6>
 8003258:	2b00      	cmp	r3, #0
 800325a:	db05      	blt.n	8003268 <__kernel_rem_pio2f+0x3f0>
 800325c:	ed72 7a01 	vldmdb	r2!, {s15}
 8003260:	3b01      	subs	r3, #1
 8003262:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003266:	e7f7      	b.n	8003258 <__kernel_rem_pio2f+0x3e0>
 8003268:	b116      	cbz	r6, 8003270 <__kernel_rem_pio2f+0x3f8>
 800326a:	eef1 7a47 	vneg.f32	s15, s14
 800326e:	e001      	b.n	8003274 <__kernel_rem_pio2f+0x3fc>
 8003270:	eef0 7a47 	vmov.f32	s15, s14
 8003274:	edc7 7a00 	vstr	s15, [r7]
 8003278:	eddd 7a2c 	vldr	s15, [sp, #176]	; 0xb0
 800327c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003280:	aa2d      	add	r2, sp, #180	; 0xb4
 8003282:	2301      	movs	r3, #1
 8003284:	429c      	cmp	r4, r3
 8003286:	db05      	blt.n	8003294 <__kernel_rem_pio2f+0x41c>
 8003288:	ecb2 7a01 	vldmia	r2!, {s14}
 800328c:	3301      	adds	r3, #1
 800328e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003292:	e7f7      	b.n	8003284 <__kernel_rem_pio2f+0x40c>
 8003294:	b10e      	cbz	r6, 800329a <__kernel_rem_pio2f+0x422>
 8003296:	eef1 7a67 	vneg.f32	s15, s15
 800329a:	edc7 7a01 	vstr	s15, [r7, #4]
 800329e:	e046      	b.n	800332e <__kernel_rem_pio2f+0x4b6>
 80032a0:	2800      	cmp	r0, #0
 80032a2:	dd0f      	ble.n	80032c4 <__kernel_rem_pio2f+0x44c>
 80032a4:	ed71 7a01 	vldmdb	r1!, {s15}
 80032a8:	edd1 6a01 	vldr	s13, [r1, #4]
 80032ac:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80032b0:	3801      	subs	r0, #1
 80032b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80032b6:	ed81 7a00 	vstr	s14, [r1]
 80032ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032be:	edc1 7a01 	vstr	s15, [r1, #4]
 80032c2:	e7ed      	b.n	80032a0 <__kernel_rem_pio2f+0x428>
 80032c4:	4621      	mov	r1, r4
 80032c6:	2901      	cmp	r1, #1
 80032c8:	dd0f      	ble.n	80032ea <__kernel_rem_pio2f+0x472>
 80032ca:	ed73 7a01 	vldmdb	r3!, {s15}
 80032ce:	edd3 6a01 	vldr	s13, [r3, #4]
 80032d2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80032d6:	3901      	subs	r1, #1
 80032d8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80032dc:	ed83 7a00 	vstr	s14, [r3]
 80032e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032e4:	edc3 7a01 	vstr	s15, [r3, #4]
 80032e8:	e7ed      	b.n	80032c6 <__kernel_rem_pio2f+0x44e>
 80032ea:	ab2c      	add	r3, sp, #176	; 0xb0
 80032ec:	eddf 7a13 	vldr	s15, [pc, #76]	; 800333c <__kernel_rem_pio2f+0x4c4>
 80032f0:	441a      	add	r2, r3
 80032f2:	2c01      	cmp	r4, #1
 80032f4:	dd05      	ble.n	8003302 <__kernel_rem_pio2f+0x48a>
 80032f6:	ed32 7a01 	vldmdb	r2!, {s14}
 80032fa:	3c01      	subs	r4, #1
 80032fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003300:	e7f7      	b.n	80032f2 <__kernel_rem_pio2f+0x47a>
 8003302:	eddd 6a2c 	vldr	s13, [sp, #176]	; 0xb0
 8003306:	ed9d 7a2d 	vldr	s14, [sp, #180]	; 0xb4
 800330a:	b926      	cbnz	r6, 8003316 <__kernel_rem_pio2f+0x49e>
 800330c:	edc7 6a00 	vstr	s13, [r7]
 8003310:	ed87 7a01 	vstr	s14, [r7, #4]
 8003314:	e009      	b.n	800332a <__kernel_rem_pio2f+0x4b2>
 8003316:	eef1 6a66 	vneg.f32	s13, s13
 800331a:	eeb1 7a47 	vneg.f32	s14, s14
 800331e:	edc7 6a00 	vstr	s13, [r7]
 8003322:	ed87 7a01 	vstr	s14, [r7, #4]
 8003326:	eef1 7a67 	vneg.f32	s15, s15
 800332a:	edc7 7a02 	vstr	s15, [r7, #8]
 800332e:	f00b 0007 	and.w	r0, fp, #7
 8003332:	b055      	add	sp, #340	; 0x154
 8003334:	ecbd 8b04 	vpop	{d8-d9}
 8003338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800333c:	00000000 	.word	0x00000000
 8003340:	08003970 	.word	0x08003970

08003344 <__kernel_sinf>:
 8003344:	ee10 3a10 	vmov	r3, s0
 8003348:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800334c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8003350:	da04      	bge.n	800335c <__kernel_sinf+0x18>
 8003352:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8003356:	ee17 3a90 	vmov	r3, s15
 800335a:	b35b      	cbz	r3, 80033b4 <__kernel_sinf+0x70>
 800335c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8003360:	eddf 7a15 	vldr	s15, [pc, #84]	; 80033b8 <__kernel_sinf+0x74>
 8003364:	ed9f 6a15 	vldr	s12, [pc, #84]	; 80033bc <__kernel_sinf+0x78>
 8003368:	eea7 6a27 	vfma.f32	s12, s14, s15
 800336c:	eddf 7a14 	vldr	s15, [pc, #80]	; 80033c0 <__kernel_sinf+0x7c>
 8003370:	eee7 7a06 	vfma.f32	s15, s14, s12
 8003374:	ed9f 6a13 	vldr	s12, [pc, #76]	; 80033c4 <__kernel_sinf+0x80>
 8003378:	eea7 6a27 	vfma.f32	s12, s14, s15
 800337c:	eddf 7a12 	vldr	s15, [pc, #72]	; 80033c8 <__kernel_sinf+0x84>
 8003380:	ee60 6a07 	vmul.f32	s13, s0, s14
 8003384:	eee7 7a06 	vfma.f32	s15, s14, s12
 8003388:	b930      	cbnz	r0, 8003398 <__kernel_sinf+0x54>
 800338a:	ed9f 6a10 	vldr	s12, [pc, #64]	; 80033cc <__kernel_sinf+0x88>
 800338e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8003392:	eea6 0a86 	vfma.f32	s0, s13, s12
 8003396:	4770      	bx	lr
 8003398:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800339c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80033a0:	eee0 7a86 	vfma.f32	s15, s1, s12
 80033a4:	eed7 0a27 	vfnms.f32	s1, s14, s15
 80033a8:	eddf 7a09 	vldr	s15, [pc, #36]	; 80033d0 <__kernel_sinf+0x8c>
 80033ac:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80033b0:	ee30 0a60 	vsub.f32	s0, s0, s1
 80033b4:	4770      	bx	lr
 80033b6:	bf00      	nop
 80033b8:	2f2ec9d3 	.word	0x2f2ec9d3
 80033bc:	b2d72f34 	.word	0xb2d72f34
 80033c0:	3638ef1b 	.word	0x3638ef1b
 80033c4:	b9500d01 	.word	0xb9500d01
 80033c8:	3c088889 	.word	0x3c088889
 80033cc:	be2aaaab 	.word	0xbe2aaaab
 80033d0:	3e2aaaab 	.word	0x3e2aaaab

080033d4 <fabsf>:
 80033d4:	ee10 3a10 	vmov	r3, s0
 80033d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80033dc:	ee00 3a10 	vmov	s0, r3
 80033e0:	4770      	bx	lr
	...

080033e4 <floorf>:
 80033e4:	ee10 3a10 	vmov	r3, s0
 80033e8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80033ec:	0dca      	lsrs	r2, r1, #23
 80033ee:	3a7f      	subs	r2, #127	; 0x7f
 80033f0:	2a16      	cmp	r2, #22
 80033f2:	dc28      	bgt.n	8003446 <floorf+0x62>
 80033f4:	2a00      	cmp	r2, #0
 80033f6:	da0f      	bge.n	8003418 <floorf+0x34>
 80033f8:	eddf 7a18 	vldr	s15, [pc, #96]	; 800345c <floorf+0x78>
 80033fc:	ee30 0a27 	vadd.f32	s0, s0, s15
 8003400:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8003404:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003408:	dd24      	ble.n	8003454 <floorf+0x70>
 800340a:	2b00      	cmp	r3, #0
 800340c:	da21      	bge.n	8003452 <floorf+0x6e>
 800340e:	4a14      	ldr	r2, [pc, #80]	; (8003460 <floorf+0x7c>)
 8003410:	2900      	cmp	r1, #0
 8003412:	bf18      	it	ne
 8003414:	4613      	movne	r3, r2
 8003416:	e01d      	b.n	8003454 <floorf+0x70>
 8003418:	4912      	ldr	r1, [pc, #72]	; (8003464 <floorf+0x80>)
 800341a:	4111      	asrs	r1, r2
 800341c:	420b      	tst	r3, r1
 800341e:	d01b      	beq.n	8003458 <floorf+0x74>
 8003420:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800345c <floorf+0x78>
 8003424:	ee30 0a27 	vadd.f32	s0, s0, s15
 8003428:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800342c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003430:	dd10      	ble.n	8003454 <floorf+0x70>
 8003432:	2b00      	cmp	r3, #0
 8003434:	bfbe      	ittt	lt
 8003436:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800343a:	fa40 f202 	asrlt.w	r2, r0, r2
 800343e:	189b      	addlt	r3, r3, r2
 8003440:	ea23 0301 	bic.w	r3, r3, r1
 8003444:	e006      	b.n	8003454 <floorf+0x70>
 8003446:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800344a:	d305      	bcc.n	8003458 <floorf+0x74>
 800344c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8003450:	4770      	bx	lr
 8003452:	2300      	movs	r3, #0
 8003454:	ee00 3a10 	vmov	s0, r3
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	7149f2ca 	.word	0x7149f2ca
 8003460:	bf800000 	.word	0xbf800000
 8003464:	007fffff 	.word	0x007fffff

08003468 <scalbnf>:
 8003468:	b508      	push	{r3, lr}
 800346a:	ee10 2a10 	vmov	r2, s0
 800346e:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 8003472:	ed2d 8b02 	vpush	{d8}
 8003476:	eef0 0a40 	vmov.f32	s1, s0
 800347a:	d045      	beq.n	8003508 <scalbnf+0xa0>
 800347c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8003480:	d302      	bcc.n	8003488 <scalbnf+0x20>
 8003482:	ee30 0a00 	vadd.f32	s0, s0, s0
 8003486:	e03f      	b.n	8003508 <scalbnf+0xa0>
 8003488:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800348c:	d211      	bcs.n	80034b2 <scalbnf+0x4a>
 800348e:	4b20      	ldr	r3, [pc, #128]	; (8003510 <scalbnf+0xa8>)
 8003490:	eddf 7a20 	vldr	s15, [pc, #128]	; 8003514 <scalbnf+0xac>
 8003494:	4298      	cmp	r0, r3
 8003496:	ee60 0a27 	vmul.f32	s1, s0, s15
 800349a:	db05      	blt.n	80034a8 <scalbnf+0x40>
 800349c:	ee10 2a90 	vmov	r2, s1
 80034a0:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 80034a4:	3b19      	subs	r3, #25
 80034a6:	e005      	b.n	80034b4 <scalbnf+0x4c>
 80034a8:	ed9f 0a1b 	vldr	s0, [pc, #108]	; 8003518 <scalbnf+0xb0>
 80034ac:	ee20 0a80 	vmul.f32	s0, s1, s0
 80034b0:	e02a      	b.n	8003508 <scalbnf+0xa0>
 80034b2:	0ddb      	lsrs	r3, r3, #23
 80034b4:	4403      	add	r3, r0
 80034b6:	2bfe      	cmp	r3, #254	; 0xfe
 80034b8:	dc0f      	bgt.n	80034da <scalbnf+0x72>
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	dd06      	ble.n	80034cc <scalbnf+0x64>
 80034be:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 80034c2:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 80034c6:	ee00 3a10 	vmov	s0, r3
 80034ca:	e01d      	b.n	8003508 <scalbnf+0xa0>
 80034cc:	f113 0f16 	cmn.w	r3, #22
 80034d0:	da0f      	bge.n	80034f2 <scalbnf+0x8a>
 80034d2:	f24c 3350 	movw	r3, #50000	; 0xc350
 80034d6:	4298      	cmp	r0, r3
 80034d8:	dd02      	ble.n	80034e0 <scalbnf+0x78>
 80034da:	ed9f 8a10 	vldr	s16, [pc, #64]	; 800351c <scalbnf+0xb4>
 80034de:	e001      	b.n	80034e4 <scalbnf+0x7c>
 80034e0:	ed9f 8a0d 	vldr	s16, [pc, #52]	; 8003518 <scalbnf+0xb0>
 80034e4:	eeb0 0a48 	vmov.f32	s0, s16
 80034e8:	f000 f81c 	bl	8003524 <copysignf>
 80034ec:	ee20 0a08 	vmul.f32	s0, s0, s16
 80034f0:	e00a      	b.n	8003508 <scalbnf+0xa0>
 80034f2:	3319      	adds	r3, #25
 80034f4:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 80034f8:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 80034fc:	ee00 3a90 	vmov	s1, r3
 8003500:	eddf 7a07 	vldr	s15, [pc, #28]	; 8003520 <scalbnf+0xb8>
 8003504:	ee20 0aa7 	vmul.f32	s0, s1, s15
 8003508:	ecbd 8b02 	vpop	{d8}
 800350c:	bd08      	pop	{r3, pc}
 800350e:	bf00      	nop
 8003510:	ffff3cb0 	.word	0xffff3cb0
 8003514:	4c000000 	.word	0x4c000000
 8003518:	0da24260 	.word	0x0da24260
 800351c:	7149f2ca 	.word	0x7149f2ca
 8003520:	33000000 	.word	0x33000000

08003524 <copysignf>:
 8003524:	ee10 3a10 	vmov	r3, s0
 8003528:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800352c:	ee10 3a90 	vmov	r3, s1
 8003530:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003534:	4313      	orrs	r3, r2
 8003536:	ee00 3a10 	vmov	s0, r3
 800353a:	4770      	bx	lr

0800353c <_sbrk>:
 800353c:	4b04      	ldr	r3, [pc, #16]	; (8003550 <_sbrk+0x14>)
 800353e:	6819      	ldr	r1, [r3, #0]
 8003540:	4602      	mov	r2, r0
 8003542:	b909      	cbnz	r1, 8003548 <_sbrk+0xc>
 8003544:	4903      	ldr	r1, [pc, #12]	; (8003554 <_sbrk+0x18>)
 8003546:	6019      	str	r1, [r3, #0]
 8003548:	6818      	ldr	r0, [r3, #0]
 800354a:	4402      	add	r2, r0
 800354c:	601a      	str	r2, [r3, #0]
 800354e:	4770      	bx	lr
 8003550:	200000b4 	.word	0x200000b4
 8003554:	2000013c 	.word	0x2000013c

08003558 <_init>:
 8003558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800355a:	bf00      	nop
 800355c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800355e:	bc08      	pop	{r3}
 8003560:	469e      	mov	lr, r3
 8003562:	4770      	bx	lr

08003564 <_fini>:
 8003564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003566:	bf00      	nop
 8003568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800356a:	bc08      	pop	{r3}
 800356c:	469e      	mov	lr, r3
 800356e:	4770      	bx	lr
