{
	"PDK": "gf180mcuD",
	"DESIGN_NAME": "user_project_wrapper",
	"STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
	"VERILOG_FILES": [
		"dir::../../verilog/rtl/defines.v",
		"dir::../../verilog/rtl/user_project_wrapper.v"
	],
	"CLOCK_PORT": "wb_clk_i",
	"CLOCK_PERIOD": 25,
	"RUN_KLAYOUT_XOR": 0,
	"RUN_MAGIC_DRC": 0,
	"_commentPL_MACRO_HALO": "100 100",
	"_commentPL_RESIZER_HOLD_SLACK_MARGIN": 0.8,
	"MACRO_PLACEMENT_CFG": "dir::macro.cfg",
	"VERILOG_FILES_BLACKBOX": [
		"dir::../../verilog/gl/user_proj_example.v",
		"dir::../../verilog/gl/titan.v",
		"dir::../../verilog/gl/manchester_baby.v",
		"dir::../../verilog/gl/ram_5x32.v",
		"dir::../../verilog/gl/mos6502_decoder.v",
		"dir::../../verilog/gl/mos_wishbone_interface.v",
		"dir::../../verilog/gl/mos_la_interface.v",
		"dir::../../verilog/gl/ram_plexer.v",
		"dir::../../verilog/gl/spi_ram_interface.v",
		"dir::../../verilog/gl/constant_vectors.v",
		"dir::../../verilog/gl/mos_spi_interface.v"
	],
	"EXTRA_LEFS": [
		"dir::../../lef/user_proj_example.lef",
		"dir::../../lef/titan.lef",
		"dir::../../lef/manchester_baby.lef",
		"dir::../../lef/ram_5x32.lef",
		"dir::../../lef/mos6502_decoder.lef",
		"dir::../../lef/mos_wishbone_interface.lef",
		"dir::../../lef/mos_la_interface.lef",
		"dir::../../lef/ram_plexer.lef",
		"dir::../../lef/spi_ram_interface.lef",
		"dir::../../lef/constant_vectors.lef",
		"dir::../../lef/mos_spi_interface.lef"
	],

	"EXTRA_GDS_FILES": [
		"dir::../../gds/user_proj_example.gds",
		"dir::../../gds/titan.gds",
		"dir::../../gds/manchester_baby.gds",
		"dir::../../gds/ram_5x32.gds",
		"dir::../../gds/mos6502_decoder.gds",
		"dir::../../gds/mos_wishbone_interface.gds",
		"dir::../../gds/mos_la_interface.gds",
		"dir::../../gds/ram_plexer.gds",
		"dir::../../gds/spi_ram_interface.gds",
		"dir::../../gds/constant_vectors.gds",
		"dir::../../gds/mos_spi_interface.gds"
	],

	"EXTRA_LIBS": [
		"dir::../../lib/user_proj_example.lib",
		"dir::../../lib/titan.lib",
		"dir::../../lib/manchester_baby.lib",
		"dir::../../lib/ram_5x32.lib",
		"dir::../../lib/mos6502_decoder.lib",
		"dir::../../lib/mos_wishbone_interface.lib",
		"dir::../../lib/mos_la_interface.lib",
		"dir::../../lib/ram_plexer.lib",
		"dir::../../lib/spi_ram_interface.lib",
		"dir::../../lib/constant_vectors.lib",
		"dir::../../lib/mos_spi_interface.lib"
	],

	"EXTRA_SPEFS": [
		"mos6502_decoder",
		"dir::../../spef/multicorner/mos6502_decoder.min.spef",
		"dir::../../spef/multicorner/mos6502_decoder.nom.spef",
		"dir::../../spef/multicorner/mos6502_decoder.max.spef",
		"mos_la_interface",
		"dir::../../spef/multicorner/mos_la_interface.min.spef",
		"dir::../../spef/multicorner/mos_la_interface.nom.spef",
		"dir::../../spef/multicorner/mos_la_interface.max.spef",
		"manchester_baby",
		"dir::../../spef/multicorner/manchester_baby.min.spef",
		"dir::../../spef/multicorner/manchester_baby.nom.spef",
		"dir::../../spef/multicorner/manchester_baby.max.spef",
		"ram_5x32",
		"dir::../../spef/multicorner/ram_5x32.min.spef",
		"dir::../../spef/multicorner/ram_5x32.nom.spef",
		"dir::../../spef/multicorner/ram_5x32.max.spef",
		"constant_vectors",
		"dir::../../spef/multicorner/constant_vectors.min.spef",
		"dir::../../spef/multicorner/constant_vectors.nom.spef",
		"dir::../../spef/multicorner/constant_vectors.max.spef",
		"titan",
		"dir::../../spef/multicorner/titan.min.spef",
		"dir::../../spef/multicorner/titan.nom.spef",
		"dir::../../spef/multicorner/titan.max.spef",
		"spi_ram_interface",
		"dir::../../spef/multicorner/spi_ram_interface.min.spef",
		"dir::../../spef/multicorner/spi_ram_interface.nom.spef",
		"dir::../../spef/multicorner/spi_ram_interface.max.spef",
		"ram_plexer",
		"dir::../../spef/multicorner/ram_plexer.min.spef",
		"dir::../../spef/multicorner/ram_plexer.nom.spef",
		"dir::../../spef/multicorner/ram_plexer.max.spef",
		"mos_wishbone_interface",
		"dir::../../spef/multicorner/mos_wishbone_interface.min.spef",
		"dir::../../spef/multicorner/mos_wishbone_interface.nom.spef",
		"dir::../../spef/multicorner/mos_wishbone_interface.max.spef",
		"mos_spi_interface",
		"dir::../../spef/multicorner/mos_spi_interface.min.spef",
		"dir::../../spef/multicorner/mos_spi_interface.nom.spef",
		"dir::../../spef/multicorner/mos_spi_interface.max.spef"
		
		],
	"FP_PDN_MACRO_HOOKS": [
		"mos_la_mux vdd vss vdd vss,",
		"mos_decoder vdd vss vdd vss,",
		"manchester_baby_instance vdd vss vdd vss,",
		"ram_block vdd vss vdd vss,",
		"spi_ram_interface vdd vss vdd vss,",
		"ram_plex vdd vss vdd vss,",
		"consts vdd vss vdd vss,",
		"titan_instance vdd vss vdd vss,",
		"mos_decoder_wb vdd vss vdd vss,",
		"mos_decoder_spi vdd vss vdd vss"
	],

	"QUIT_ON_SYNTH_CHECKS": 0,
	"QUIT_ON_LINTER_ERRORS": 1,
	"FP_PDN_CHECK_NODES": 0,
	"SYNTH_ELABORATE_ONLY": 1,
	"PL_RANDOM_GLB_PLACEMENT": 1,
	"PL_RESIZER_DESIGN_OPTIMIZATIONS": 0,
	"PL_RESIZER_TIMING_OPTIMIZATIONS": 0,
	"GLB_RESIZER_DESIGN_OPTIMIZATIONS": 0,
	"GLB_RESIZER_TIMING_OPTIMIZATIONS": 0,
	"PL_RESIZER_BUFFER_INPUT_PORTS": 0,
	"FP_PDN_ENABLE_RAILS": 0,
	"GRT_REPAIR_ANTENNAS": 0,
	"DIODE_INSERTION_STRATEGY": 0,
	"DIODE_ON_PORTS": "None",
	"RUN_HEURISTIC_DIODE_INSERTION": 0,
	"RUN_FILL_INSERTION": 0,
	"RUN_TAP_DECAP_INSERTION": 0,
	"RUN_CTS": 0,
	"MAGIC_ZEROIZE_ORIGIN": 0,
	"FP_SIZING": "absolute",
	"DIE_AREA": "0 0 2980.2 2980.2",
	"CORE_AREA": "12 12 2968.2 2968.2",
	"RUN_CVC": 0,
	"FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
	"UNIT": 2.4,
	"FP_IO_VEXTEND": "expr::2 * $UNIT",
	"FP_IO_HEXTEND": "expr::2 * $UNIT",
	"FP_IO_VLENGTH": "expr::$UNIT",
	"FP_IO_HLENGTH": "expr::$UNIT",
	"FP_IO_VTHICKNESS_MULT": 4,
	"FP_IO_HTHICKNESS_MULT": 4,
	"FP_PDN_CORE_RING": 1,
	"FP_PDN_CORE_RING_VWIDTH": 3.1,
	"FP_PDN_CORE_RING_HWIDTH": 3.1,
	"FP_PDN_CORE_RING_VOFFSET": 14,
	"FP_PDN_CORE_RING_HOFFSET": 16,
	"FP_PDN_CORE_RING_VSPACING": 1.7,
	"FP_PDN_CORE_RING_HSPACING": 1.7,
	"FP_PDN_HOFFSET": 5,
	"FP_PDN_HPITCH_MULT": 1,
	"FP_PDN_HPITCH": "expr::60 + $FP_PDN_HPITCH_MULT * 30",
	"FP_PDN_VWIDTH": 3.1,
	"FP_PDN_HWIDTH": 3.1,
	"FP_PDN_VSPACING": "expr::5 * $FP_PDN_CORE_RING_VWIDTH",
	"FP_PDN_HSPACING": 26.9,
	"VDD_NETS": [
		"vdd"
	],
	"GND_NETS": [
		"vss"
	],
	"SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
	"RUN_LINTER": 0,
	"FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper.def",
    "BASE_SDC_FILE": "dir::base_user_project_wrapper.sdc",
    "SIGNOFF_SDC_FILE": "dir::signoff.sdc"
}