// Seed: 2659348765
module module_0 (
    input wire id_0,
    input wand id_1
);
  if (id_1) begin : id_3
    genvar id_4;
  end
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    output wire id_2,
    output tri1 id_3,
    output wire id_4,
    input uwire id_5
    , id_19,
    input tri0 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input wor id_9,
    output wor id_10,
    output uwire id_11,
    input tri1 id_12,
    output supply1 id_13,
    output wor id_14,
    input wor id_15,
    input supply0 id_16,
    input supply1 id_17
);
  module_0(
      id_9, id_6
  );
  wire id_20;
  id_21 :
  assert property (@(posedge (1 & 1)) id_15)
  else $display(1);
  and (id_10, id_19, id_6, id_7, id_8, id_16, id_15, id_5, id_17, id_12, id_9);
endmodule
