module lab3   
	(
			input logic clk, 
			input logic rst, 
			input logic SW0, 
			input logic KEY0, 
			input logic KEY1,  
			output logic [6:0] HEX0, 
			output logic [6:0] HEX1	);