{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 10:01:06 2018 " "Info: Processing started: Thu Nov 29 10:01:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off contador -c contador --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off contador -c contador --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iKEY\[0\] " "Info: Assuming node \"iKEY\[0\]\" is an undefined clock" {  } { { "contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "iKEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "flipflopT:cont6\|QB " "Info: Detected ripple clock \"flipflopT:cont6\|QB\" as buffer" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "flipflopT:cont6\|QB" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "flipflopT:cont7\|QB " "Info: Detected ripple clock \"flipflopT:cont7\|QB\" as buffer" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "flipflopT:cont7\|QB" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "flipflopT:cont5\|QB " "Info: Detected ripple clock \"flipflopT:cont5\|QB\" as buffer" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "flipflopT:cont5\|QB" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "flipflopT:cont2\|QB " "Info: Detected ripple clock \"flipflopT:cont2\|QB\" as buffer" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "flipflopT:cont2\|QB" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "flipflopT:cont3\|QB " "Info: Detected ripple clock \"flipflopT:cont3\|QB\" as buffer" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "flipflopT:cont3\|QB" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "flipflopT:cont4\|QB " "Info: Detected ripple clock \"flipflopT:cont4\|QB\" as buffer" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "flipflopT:cont4\|QB" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "flipflopT:cont1\|QB " "Info: Detected ripple clock \"flipflopT:cont1\|QB\" as buffer" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "flipflopT:cont1\|QB" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "iKEY\[0\] register register flipflopT:cont3\|QB flipflopT:cont3\|QB 450.05 MHz Internal " "Info: Clock \"iKEY\[0\]\" Internal fmax is restricted to 450.05 MHz between source register \"flipflopT:cont3\|QB\" and destination register \"flipflopT:cont3\|QB\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.949 ns + Longest register register " "Info: + Longest register to register delay is 0.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flipflopT:cont3\|QB 1 REG LCFF_X53_Y1_N23 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y1_N23; Fanout = 10; REG Node = 'flipflopT:cont3\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flipflopT:cont3|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.150 ns) 0.471 ns flipflopT:cont3\|QB~0 2 COMB LCCOMB_X53_Y1_N12 1 " "Info: 2: + IC(0.321 ns) + CELL(0.150 ns) = 0.471 ns; Loc. = LCCOMB_X53_Y1_N12; Fanout = 1; COMB Node = 'flipflopT:cont3\|QB~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { flipflopT:cont3|QB flipflopT:cont3|QB~0 } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 0.865 ns flipflopT:cont3\|QB~1 3 COMB LCCOMB_X53_Y1_N22 1 " "Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 0.865 ns; Loc. = LCCOMB_X53_Y1_N22; Fanout = 1; COMB Node = 'flipflopT:cont3\|QB~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { flipflopT:cont3|QB~0 flipflopT:cont3|QB~1 } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.949 ns flipflopT:cont3\|QB 4 REG LCFF_X53_Y1_N23 10 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 0.949 ns; Loc. = LCFF_X53_Y1_N23; Fanout = 10; REG Node = 'flipflopT:cont3\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { flipflopT:cont3|QB~1 flipflopT:cont3|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.384 ns ( 40.46 % ) " "Info: Total cell delay = 0.384 ns ( 40.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 59.54 % ) " "Info: Total interconnect delay = 0.565 ns ( 59.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.949 ns" { flipflopT:cont3|QB flipflopT:cont3|QB~0 flipflopT:cont3|QB~1 flipflopT:cont3|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.949 ns" { flipflopT:cont3|QB {} flipflopT:cont3|QB~0 {} flipflopT:cont3|QB~1 {} flipflopT:cont3|QB {} } { 0.000ns 0.321ns 0.244ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 6.573 ns + Shortest register " "Info: + Shortest clock path from clock \"iKEY\[0\]\" to destination register is 6.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.402 ns) + CELL(0.787 ns) 4.031 ns flipflopT:cont1\|QB 2 REG LCFF_X54_Y4_N1 12 " "Info: 2: + IC(2.402 ns) + CELL(0.787 ns) = 4.031 ns; Loc. = LCFF_X54_Y4_N1; Fanout = 12; REG Node = 'flipflopT:cont1\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.189 ns" { iKEY[0] flipflopT:cont1|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.787 ns) 5.117 ns flipflopT:cont2\|QB 3 REG LCFF_X54_Y4_N9 11 " "Info: 3: + IC(0.299 ns) + CELL(0.787 ns) = 5.117 ns; Loc. = LCFF_X54_Y4_N9; Fanout = 11; REG Node = 'flipflopT:cont2\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { flipflopT:cont1|QB flipflopT:cont2|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.537 ns) 6.573 ns flipflopT:cont3\|QB 4 REG LCFF_X53_Y1_N23 10 " "Info: 4: + IC(0.919 ns) + CELL(0.537 ns) = 6.573 ns; Loc. = LCFF_X53_Y1_N23; Fanout = 10; REG Node = 'flipflopT:cont3\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { flipflopT:cont2|QB flipflopT:cont3|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.953 ns ( 44.93 % ) " "Info: Total cell delay = 2.953 ns ( 44.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.620 ns ( 55.07 % ) " "Info: Total interconnect delay = 3.620 ns ( 55.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.573 ns" { iKEY[0] flipflopT:cont1|QB flipflopT:cont2|QB flipflopT:cont3|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.573 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont1|QB {} flipflopT:cont2|QB {} flipflopT:cont3|QB {} } { 0.000ns 0.000ns 2.402ns 0.299ns 0.919ns } { 0.000ns 0.842ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] source 6.573 ns - Longest register " "Info: - Longest clock path from clock \"iKEY\[0\]\" to source register is 6.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.402 ns) + CELL(0.787 ns) 4.031 ns flipflopT:cont1\|QB 2 REG LCFF_X54_Y4_N1 12 " "Info: 2: + IC(2.402 ns) + CELL(0.787 ns) = 4.031 ns; Loc. = LCFF_X54_Y4_N1; Fanout = 12; REG Node = 'flipflopT:cont1\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.189 ns" { iKEY[0] flipflopT:cont1|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.787 ns) 5.117 ns flipflopT:cont2\|QB 3 REG LCFF_X54_Y4_N9 11 " "Info: 3: + IC(0.299 ns) + CELL(0.787 ns) = 5.117 ns; Loc. = LCFF_X54_Y4_N9; Fanout = 11; REG Node = 'flipflopT:cont2\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { flipflopT:cont1|QB flipflopT:cont2|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.537 ns) 6.573 ns flipflopT:cont3\|QB 4 REG LCFF_X53_Y1_N23 10 " "Info: 4: + IC(0.919 ns) + CELL(0.537 ns) = 6.573 ns; Loc. = LCFF_X53_Y1_N23; Fanout = 10; REG Node = 'flipflopT:cont3\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { flipflopT:cont2|QB flipflopT:cont3|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.953 ns ( 44.93 % ) " "Info: Total cell delay = 2.953 ns ( 44.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.620 ns ( 55.07 % ) " "Info: Total interconnect delay = 3.620 ns ( 55.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.573 ns" { iKEY[0] flipflopT:cont1|QB flipflopT:cont2|QB flipflopT:cont3|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.573 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont1|QB {} flipflopT:cont2|QB {} flipflopT:cont3|QB {} } { 0.000ns 0.000ns 2.402ns 0.299ns 0.919ns } { 0.000ns 0.842ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.573 ns" { iKEY[0] flipflopT:cont1|QB flipflopT:cont2|QB flipflopT:cont3|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.573 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont1|QB {} flipflopT:cont2|QB {} flipflopT:cont3|QB {} } { 0.000ns 0.000ns 2.402ns 0.299ns 0.919ns } { 0.000ns 0.842ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.949 ns" { flipflopT:cont3|QB flipflopT:cont3|QB~0 flipflopT:cont3|QB~1 flipflopT:cont3|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.949 ns" { flipflopT:cont3|QB {} flipflopT:cont3|QB~0 {} flipflopT:cont3|QB~1 {} flipflopT:cont3|QB {} } { 0.000ns 0.321ns 0.244ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.573 ns" { iKEY[0] flipflopT:cont1|QB flipflopT:cont2|QB flipflopT:cont3|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.573 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont1|QB {} flipflopT:cont2|QB {} flipflopT:cont3|QB {} } { 0.000ns 0.000ns 2.402ns 0.299ns 0.919ns } { 0.000ns 0.842ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flipflopT:cont3|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { flipflopT:cont3|QB {} } {  } {  } "" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "iKEY\[0\] 26 " "Warning: Circuit may not operate. Detected 26 non-operational path(s) clocked by clock \"iKEY\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "flipflopT:cont1\|QB flipflopT:cont8\|QB iKEY\[0\] 6.637 ns " "Info: Found hold time violation between source  pin or register \"flipflopT:cont1\|QB\" and destination pin or register \"flipflopT:cont8\|QB\" for clock \"iKEY\[0\]\" (Hold time is 6.637 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.837 ns + Largest " "Info: + Largest clock skew is 8.837 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 12.618 ns + Longest register " "Info: + Longest clock path from clock \"iKEY\[0\]\" to destination register is 12.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.402 ns) + CELL(0.787 ns) 4.031 ns flipflopT:cont1\|QB 2 REG LCFF_X54_Y4_N1 12 " "Info: 2: + IC(2.402 ns) + CELL(0.787 ns) = 4.031 ns; Loc. = LCFF_X54_Y4_N1; Fanout = 12; REG Node = 'flipflopT:cont1\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.189 ns" { iKEY[0] flipflopT:cont1|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.787 ns) 5.117 ns flipflopT:cont2\|QB 3 REG LCFF_X54_Y4_N9 11 " "Info: 3: + IC(0.299 ns) + CELL(0.787 ns) = 5.117 ns; Loc. = LCFF_X54_Y4_N9; Fanout = 11; REG Node = 'flipflopT:cont2\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { flipflopT:cont1|QB flipflopT:cont2|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.787 ns) 6.823 ns flipflopT:cont3\|QB 4 REG LCFF_X53_Y1_N23 10 " "Info: 4: + IC(0.919 ns) + CELL(0.787 ns) = 6.823 ns; Loc. = LCFF_X53_Y1_N23; Fanout = 10; REG Node = 'flipflopT:cont3\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { flipflopT:cont2|QB flipflopT:cont3|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.787 ns) 7.914 ns flipflopT:cont4\|QB 5 REG LCFF_X53_Y1_N31 13 " "Info: 5: + IC(0.304 ns) + CELL(0.787 ns) = 7.914 ns; Loc. = LCFF_X53_Y1_N31; Fanout = 13; REG Node = 'flipflopT:cont4\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { flipflopT:cont3|QB flipflopT:cont4|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.787 ns) 9.162 ns flipflopT:cont5\|QB 6 REG LCFF_X52_Y1_N3 12 " "Info: 6: + IC(0.461 ns) + CELL(0.787 ns) = 9.162 ns; Loc. = LCFF_X52_Y1_N3; Fanout = 12; REG Node = 'flipflopT:cont5\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { flipflopT:cont4|QB flipflopT:cont5|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.787 ns) 10.249 ns flipflopT:cont6\|QB 7 REG LCFF_X52_Y1_N1 11 " "Info: 7: + IC(0.300 ns) + CELL(0.787 ns) = 10.249 ns; Loc. = LCFF_X52_Y1_N1; Fanout = 11; REG Node = 'flipflopT:cont6\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { flipflopT:cont5|QB flipflopT:cont6|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.787 ns) 11.755 ns flipflopT:cont7\|QB 8 REG LCFF_X54_Y1_N3 10 " "Info: 8: + IC(0.719 ns) + CELL(0.787 ns) = 11.755 ns; Loc. = LCFF_X54_Y1_N3; Fanout = 10; REG Node = 'flipflopT:cont7\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { flipflopT:cont6|QB flipflopT:cont7|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.537 ns) 12.618 ns flipflopT:cont8\|QB 9 REG LCFF_X54_Y1_N31 8 " "Info: 9: + IC(0.326 ns) + CELL(0.537 ns) = 12.618 ns; Loc. = LCFF_X54_Y1_N31; Fanout = 8; REG Node = 'flipflopT:cont8\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { flipflopT:cont7|QB flipflopT:cont8|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.888 ns ( 54.59 % ) " "Info: Total cell delay = 6.888 ns ( 54.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.730 ns ( 45.41 % ) " "Info: Total interconnect delay = 5.730 ns ( 45.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.618 ns" { iKEY[0] flipflopT:cont1|QB flipflopT:cont2|QB flipflopT:cont3|QB flipflopT:cont4|QB flipflopT:cont5|QB flipflopT:cont6|QB flipflopT:cont7|QB flipflopT:cont8|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.618 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont1|QB {} flipflopT:cont2|QB {} flipflopT:cont3|QB {} flipflopT:cont4|QB {} flipflopT:cont5|QB {} flipflopT:cont6|QB {} flipflopT:cont7|QB {} flipflopT:cont8|QB {} } { 0.000ns 0.000ns 2.402ns 0.299ns 0.919ns 0.304ns 0.461ns 0.300ns 0.719ns 0.326ns } { 0.000ns 0.842ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] source 3.781 ns - Shortest register " "Info: - Shortest clock path from clock \"iKEY\[0\]\" to source register is 3.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.402 ns) + CELL(0.537 ns) 3.781 ns flipflopT:cont1\|QB 2 REG LCFF_X54_Y4_N1 12 " "Info: 2: + IC(2.402 ns) + CELL(0.537 ns) = 3.781 ns; Loc. = LCFF_X54_Y4_N1; Fanout = 12; REG Node = 'flipflopT:cont1\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { iKEY[0] flipflopT:cont1|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 36.47 % ) " "Info: Total cell delay = 1.379 ns ( 36.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.402 ns ( 63.53 % ) " "Info: Total interconnect delay = 2.402 ns ( 63.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.781 ns" { iKEY[0] flipflopT:cont1|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.781 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont1|QB {} } { 0.000ns 0.000ns 2.402ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.618 ns" { iKEY[0] flipflopT:cont1|QB flipflopT:cont2|QB flipflopT:cont3|QB flipflopT:cont4|QB flipflopT:cont5|QB flipflopT:cont6|QB flipflopT:cont7|QB flipflopT:cont8|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.618 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont1|QB {} flipflopT:cont2|QB {} flipflopT:cont3|QB {} flipflopT:cont4|QB {} flipflopT:cont5|QB {} flipflopT:cont6|QB {} flipflopT:cont7|QB {} flipflopT:cont8|QB {} } { 0.000ns 0.000ns 2.402ns 0.299ns 0.919ns 0.304ns 0.461ns 0.300ns 0.719ns 0.326ns } { 0.000ns 0.842ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.781 ns" { iKEY[0] flipflopT:cont1|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.781 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont1|QB {} } { 0.000ns 0.000ns 2.402ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.216 ns - Shortest register register " "Info: - Shortest register to register delay is 2.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flipflopT:cont1\|QB 1 REG LCFF_X54_Y4_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y4_N1; Fanout = 12; REG Node = 'flipflopT:cont1\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flipflopT:cont1|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.275 ns) 1.224 ns e\[2\] 2 COMB LCCOMB_X53_Y1_N10 5 " "Info: 2: + IC(0.949 ns) + CELL(0.275 ns) = 1.224 ns; Loc. = LCCOMB_X53_Y1_N10; Fanout = 5; COMB Node = 'e\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { flipflopT:cont1|QB e[2] } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.438 ns) 2.132 ns flipflopT:cont8\|QB~1 3 COMB LCCOMB_X54_Y1_N30 1 " "Info: 3: + IC(0.470 ns) + CELL(0.438 ns) = 2.132 ns; Loc. = LCCOMB_X54_Y1_N30; Fanout = 1; COMB Node = 'flipflopT:cont8\|QB~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { e[2] flipflopT:cont8|QB~1 } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.216 ns flipflopT:cont8\|QB 4 REG LCFF_X54_Y1_N31 8 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.216 ns; Loc. = LCFF_X54_Y1_N31; Fanout = 8; REG Node = 'flipflopT:cont8\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { flipflopT:cont8|QB~1 flipflopT:cont8|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.797 ns ( 35.97 % ) " "Info: Total cell delay = 0.797 ns ( 35.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.419 ns ( 64.03 % ) " "Info: Total interconnect delay = 1.419 ns ( 64.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.216 ns" { flipflopT:cont1|QB e[2] flipflopT:cont8|QB~1 flipflopT:cont8|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.216 ns" { flipflopT:cont1|QB {} e[2] {} flipflopT:cont8|QB~1 {} flipflopT:cont8|QB {} } { 0.000ns 0.949ns 0.470ns 0.000ns } { 0.000ns 0.275ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.618 ns" { iKEY[0] flipflopT:cont1|QB flipflopT:cont2|QB flipflopT:cont3|QB flipflopT:cont4|QB flipflopT:cont5|QB flipflopT:cont6|QB flipflopT:cont7|QB flipflopT:cont8|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.618 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont1|QB {} flipflopT:cont2|QB {} flipflopT:cont3|QB {} flipflopT:cont4|QB {} flipflopT:cont5|QB {} flipflopT:cont6|QB {} flipflopT:cont7|QB {} flipflopT:cont8|QB {} } { 0.000ns 0.000ns 2.402ns 0.299ns 0.919ns 0.304ns 0.461ns 0.300ns 0.719ns 0.326ns } { 0.000ns 0.842ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.781 ns" { iKEY[0] flipflopT:cont1|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.781 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont1|QB {} } { 0.000ns 0.000ns 2.402ns } { 0.000ns 0.842ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.216 ns" { flipflopT:cont1|QB e[2] flipflopT:cont8|QB~1 flipflopT:cont8|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.216 ns" { flipflopT:cont1|QB {} e[2] {} flipflopT:cont8|QB~1 {} flipflopT:cont8|QB {} } { 0.000ns 0.949ns 0.470ns 0.000ns } { 0.000ns 0.275ns 0.438ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "flipflopT:cont1\|QB iSW\[1\] iKEY\[0\] 3.593 ns register " "Info: tsu for register \"flipflopT:cont1\|QB\" (data pin = \"iSW\[1\]\", clock pin = \"iKEY\[0\]\") is 3.593 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.410 ns + Longest pin register " "Info: + Longest pin to register delay is 7.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns iSW\[1\] 1 PIN PIN_AB26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 8; PIN Node = 'iSW\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[1] } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.096 ns) + CELL(0.398 ns) 7.326 ns flipflopT:cont1\|QB~0 2 COMB LCCOMB_X54_Y4_N0 1 " "Info: 2: + IC(6.096 ns) + CELL(0.398 ns) = 7.326 ns; Loc. = LCCOMB_X54_Y4_N0; Fanout = 1; COMB Node = 'flipflopT:cont1\|QB~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.494 ns" { iSW[1] flipflopT:cont1|QB~0 } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.410 ns flipflopT:cont1\|QB 3 REG LCFF_X54_Y4_N1 12 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.410 ns; Loc. = LCFF_X54_Y4_N1; Fanout = 12; REG Node = 'flipflopT:cont1\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { flipflopT:cont1|QB~0 flipflopT:cont1|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.314 ns ( 17.73 % ) " "Info: Total cell delay = 1.314 ns ( 17.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.096 ns ( 82.27 % ) " "Info: Total interconnect delay = 6.096 ns ( 82.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.410 ns" { iSW[1] flipflopT:cont1|QB~0 flipflopT:cont1|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.410 ns" { iSW[1] {} iSW[1]~combout {} flipflopT:cont1|QB~0 {} flipflopT:cont1|QB {} } { 0.000ns 0.000ns 6.096ns 0.000ns } { 0.000ns 0.832ns 0.398ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 3.781 ns - Shortest register " "Info: - Shortest clock path from clock \"iKEY\[0\]\" to destination register is 3.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.402 ns) + CELL(0.537 ns) 3.781 ns flipflopT:cont1\|QB 2 REG LCFF_X54_Y4_N1 12 " "Info: 2: + IC(2.402 ns) + CELL(0.537 ns) = 3.781 ns; Loc. = LCFF_X54_Y4_N1; Fanout = 12; REG Node = 'flipflopT:cont1\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { iKEY[0] flipflopT:cont1|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 36.47 % ) " "Info: Total cell delay = 1.379 ns ( 36.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.402 ns ( 63.53 % ) " "Info: Total interconnect delay = 2.402 ns ( 63.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.781 ns" { iKEY[0] flipflopT:cont1|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.781 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont1|QB {} } { 0.000ns 0.000ns 2.402ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.410 ns" { iSW[1] flipflopT:cont1|QB~0 flipflopT:cont1|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.410 ns" { iSW[1] {} iSW[1]~combout {} flipflopT:cont1|QB~0 {} flipflopT:cont1|QB {} } { 0.000ns 0.000ns 6.096ns 0.000ns } { 0.000ns 0.832ns 0.398ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.781 ns" { iKEY[0] flipflopT:cont1|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.781 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont1|QB {} } { 0.000ns 0.000ns 2.402ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iKEY\[0\] oHEX1_D\[5\] flipflopT:cont8\|QB 17.862 ns register " "Info: tco from clock \"iKEY\[0\]\" to destination pin \"oHEX1_D\[5\]\" through register \"flipflopT:cont8\|QB\" is 17.862 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] source 12.618 ns + Longest register " "Info: + Longest clock path from clock \"iKEY\[0\]\" to source register is 12.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.402 ns) + CELL(0.787 ns) 4.031 ns flipflopT:cont1\|QB 2 REG LCFF_X54_Y4_N1 12 " "Info: 2: + IC(2.402 ns) + CELL(0.787 ns) = 4.031 ns; Loc. = LCFF_X54_Y4_N1; Fanout = 12; REG Node = 'flipflopT:cont1\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.189 ns" { iKEY[0] flipflopT:cont1|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.787 ns) 5.117 ns flipflopT:cont2\|QB 3 REG LCFF_X54_Y4_N9 11 " "Info: 3: + IC(0.299 ns) + CELL(0.787 ns) = 5.117 ns; Loc. = LCFF_X54_Y4_N9; Fanout = 11; REG Node = 'flipflopT:cont2\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { flipflopT:cont1|QB flipflopT:cont2|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.787 ns) 6.823 ns flipflopT:cont3\|QB 4 REG LCFF_X53_Y1_N23 10 " "Info: 4: + IC(0.919 ns) + CELL(0.787 ns) = 6.823 ns; Loc. = LCFF_X53_Y1_N23; Fanout = 10; REG Node = 'flipflopT:cont3\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { flipflopT:cont2|QB flipflopT:cont3|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.787 ns) 7.914 ns flipflopT:cont4\|QB 5 REG LCFF_X53_Y1_N31 13 " "Info: 5: + IC(0.304 ns) + CELL(0.787 ns) = 7.914 ns; Loc. = LCFF_X53_Y1_N31; Fanout = 13; REG Node = 'flipflopT:cont4\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { flipflopT:cont3|QB flipflopT:cont4|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.787 ns) 9.162 ns flipflopT:cont5\|QB 6 REG LCFF_X52_Y1_N3 12 " "Info: 6: + IC(0.461 ns) + CELL(0.787 ns) = 9.162 ns; Loc. = LCFF_X52_Y1_N3; Fanout = 12; REG Node = 'flipflopT:cont5\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { flipflopT:cont4|QB flipflopT:cont5|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.787 ns) 10.249 ns flipflopT:cont6\|QB 7 REG LCFF_X52_Y1_N1 11 " "Info: 7: + IC(0.300 ns) + CELL(0.787 ns) = 10.249 ns; Loc. = LCFF_X52_Y1_N1; Fanout = 11; REG Node = 'flipflopT:cont6\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { flipflopT:cont5|QB flipflopT:cont6|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.787 ns) 11.755 ns flipflopT:cont7\|QB 8 REG LCFF_X54_Y1_N3 10 " "Info: 8: + IC(0.719 ns) + CELL(0.787 ns) = 11.755 ns; Loc. = LCFF_X54_Y1_N3; Fanout = 10; REG Node = 'flipflopT:cont7\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { flipflopT:cont6|QB flipflopT:cont7|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.537 ns) 12.618 ns flipflopT:cont8\|QB 9 REG LCFF_X54_Y1_N31 8 " "Info: 9: + IC(0.326 ns) + CELL(0.537 ns) = 12.618 ns; Loc. = LCFF_X54_Y1_N31; Fanout = 8; REG Node = 'flipflopT:cont8\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { flipflopT:cont7|QB flipflopT:cont8|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.888 ns ( 54.59 % ) " "Info: Total cell delay = 6.888 ns ( 54.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.730 ns ( 45.41 % ) " "Info: Total interconnect delay = 5.730 ns ( 45.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.618 ns" { iKEY[0] flipflopT:cont1|QB flipflopT:cont2|QB flipflopT:cont3|QB flipflopT:cont4|QB flipflopT:cont5|QB flipflopT:cont6|QB flipflopT:cont7|QB flipflopT:cont8|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.618 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont1|QB {} flipflopT:cont2|QB {} flipflopT:cont3|QB {} flipflopT:cont4|QB {} flipflopT:cont5|QB {} flipflopT:cont6|QB {} flipflopT:cont7|QB {} flipflopT:cont8|QB {} } { 0.000ns 0.000ns 2.402ns 0.299ns 0.919ns 0.304ns 0.461ns 0.300ns 0.719ns 0.326ns } { 0.000ns 0.842ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.994 ns + Longest register pin " "Info: + Longest register to pin delay is 4.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flipflopT:cont8\|QB 1 REG LCFF_X54_Y1_N31 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y1_N31; Fanout = 8; REG Node = 'flipflopT:cont8\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { flipflopT:cont8|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.413 ns) 0.928 ns BinToHex8:hex\|BinToHex4:display2\|oHEX0_D\[5\]~5 2 COMB LCCOMB_X54_Y1_N6 1 " "Info: 2: + IC(0.515 ns) + CELL(0.413 ns) = 0.928 ns; Loc. = LCCOMB_X54_Y1_N6; Fanout = 1; COMB Node = 'BinToHex8:hex\|BinToHex4:display2\|oHEX0_D\[5\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { flipflopT:cont8|QB BinToHex8:hex|BinToHex4:display2|oHEX0_D[5]~5 } "NODE_NAME" } } { "../BinToHex8/BinToHex4.vhd" "" { Text "C:/altera/luizagianshiro/BinToHex8/BinToHex4.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(2.778 ns) 4.994 ns oHEX1_D\[5\] 3 PIN PIN_AF17 0 " "Info: 3: + IC(1.288 ns) + CELL(2.778 ns) = 4.994 ns; Loc. = PIN_AF17; Fanout = 0; PIN Node = 'oHEX1_D\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.066 ns" { BinToHex8:hex|BinToHex4:display2|oHEX0_D[5]~5 oHEX1_D[5] } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.191 ns ( 63.90 % ) " "Info: Total cell delay = 3.191 ns ( 63.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.803 ns ( 36.10 % ) " "Info: Total interconnect delay = 1.803 ns ( 36.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.994 ns" { flipflopT:cont8|QB BinToHex8:hex|BinToHex4:display2|oHEX0_D[5]~5 oHEX1_D[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.994 ns" { flipflopT:cont8|QB {} BinToHex8:hex|BinToHex4:display2|oHEX0_D[5]~5 {} oHEX1_D[5] {} } { 0.000ns 0.515ns 1.288ns } { 0.000ns 0.413ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.618 ns" { iKEY[0] flipflopT:cont1|QB flipflopT:cont2|QB flipflopT:cont3|QB flipflopT:cont4|QB flipflopT:cont5|QB flipflopT:cont6|QB flipflopT:cont7|QB flipflopT:cont8|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.618 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont1|QB {} flipflopT:cont2|QB {} flipflopT:cont3|QB {} flipflopT:cont4|QB {} flipflopT:cont5|QB {} flipflopT:cont6|QB {} flipflopT:cont7|QB {} flipflopT:cont8|QB {} } { 0.000ns 0.000ns 2.402ns 0.299ns 0.919ns 0.304ns 0.461ns 0.300ns 0.719ns 0.326ns } { 0.000ns 0.842ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.994 ns" { flipflopT:cont8|QB BinToHex8:hex|BinToHex4:display2|oHEX0_D[5]~5 oHEX1_D[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.994 ns" { flipflopT:cont8|QB {} BinToHex8:hex|BinToHex4:display2|oHEX0_D[5]~5 {} oHEX1_D[5] {} } { 0.000ns 0.515ns 1.288ns } { 0.000ns 0.413ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "flipflopT:cont8\|QB iSW\[1\] iKEY\[0\] 5.583 ns register " "Info: th for register \"flipflopT:cont8\|QB\" (data pin = \"iSW\[1\]\", clock pin = \"iKEY\[0\]\") is 5.583 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iKEY\[0\] destination 12.618 ns + Longest register " "Info: + Longest clock path from clock \"iKEY\[0\]\" to destination register is 12.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns iKEY\[0\] 1 CLK PIN_T29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 1; CLK Node = 'iKEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iKEY[0] } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.402 ns) + CELL(0.787 ns) 4.031 ns flipflopT:cont1\|QB 2 REG LCFF_X54_Y4_N1 12 " "Info: 2: + IC(2.402 ns) + CELL(0.787 ns) = 4.031 ns; Loc. = LCFF_X54_Y4_N1; Fanout = 12; REG Node = 'flipflopT:cont1\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.189 ns" { iKEY[0] flipflopT:cont1|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.787 ns) 5.117 ns flipflopT:cont2\|QB 3 REG LCFF_X54_Y4_N9 11 " "Info: 3: + IC(0.299 ns) + CELL(0.787 ns) = 5.117 ns; Loc. = LCFF_X54_Y4_N9; Fanout = 11; REG Node = 'flipflopT:cont2\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { flipflopT:cont1|QB flipflopT:cont2|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.787 ns) 6.823 ns flipflopT:cont3\|QB 4 REG LCFF_X53_Y1_N23 10 " "Info: 4: + IC(0.919 ns) + CELL(0.787 ns) = 6.823 ns; Loc. = LCFF_X53_Y1_N23; Fanout = 10; REG Node = 'flipflopT:cont3\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { flipflopT:cont2|QB flipflopT:cont3|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.787 ns) 7.914 ns flipflopT:cont4\|QB 5 REG LCFF_X53_Y1_N31 13 " "Info: 5: + IC(0.304 ns) + CELL(0.787 ns) = 7.914 ns; Loc. = LCFF_X53_Y1_N31; Fanout = 13; REG Node = 'flipflopT:cont4\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { flipflopT:cont3|QB flipflopT:cont4|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.787 ns) 9.162 ns flipflopT:cont5\|QB 6 REG LCFF_X52_Y1_N3 12 " "Info: 6: + IC(0.461 ns) + CELL(0.787 ns) = 9.162 ns; Loc. = LCFF_X52_Y1_N3; Fanout = 12; REG Node = 'flipflopT:cont5\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { flipflopT:cont4|QB flipflopT:cont5|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.787 ns) 10.249 ns flipflopT:cont6\|QB 7 REG LCFF_X52_Y1_N1 11 " "Info: 7: + IC(0.300 ns) + CELL(0.787 ns) = 10.249 ns; Loc. = LCFF_X52_Y1_N1; Fanout = 11; REG Node = 'flipflopT:cont6\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { flipflopT:cont5|QB flipflopT:cont6|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.787 ns) 11.755 ns flipflopT:cont7\|QB 8 REG LCFF_X54_Y1_N3 10 " "Info: 8: + IC(0.719 ns) + CELL(0.787 ns) = 11.755 ns; Loc. = LCFF_X54_Y1_N3; Fanout = 10; REG Node = 'flipflopT:cont7\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { flipflopT:cont6|QB flipflopT:cont7|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.537 ns) 12.618 ns flipflopT:cont8\|QB 9 REG LCFF_X54_Y1_N31 8 " "Info: 9: + IC(0.326 ns) + CELL(0.537 ns) = 12.618 ns; Loc. = LCFF_X54_Y1_N31; Fanout = 8; REG Node = 'flipflopT:cont8\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { flipflopT:cont7|QB flipflopT:cont8|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.888 ns ( 54.59 % ) " "Info: Total cell delay = 6.888 ns ( 54.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.730 ns ( 45.41 % ) " "Info: Total interconnect delay = 5.730 ns ( 45.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.618 ns" { iKEY[0] flipflopT:cont1|QB flipflopT:cont2|QB flipflopT:cont3|QB flipflopT:cont4|QB flipflopT:cont5|QB flipflopT:cont6|QB flipflopT:cont7|QB flipflopT:cont8|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.618 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont1|QB {} flipflopT:cont2|QB {} flipflopT:cont3|QB {} flipflopT:cont4|QB {} flipflopT:cont5|QB {} flipflopT:cont6|QB {} flipflopT:cont7|QB {} flipflopT:cont8|QB {} } { 0.000ns 0.000ns 2.402ns 0.299ns 0.919ns 0.304ns 0.461ns 0.300ns 0.719ns 0.326ns } { 0.000ns 0.842ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.301 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns iSW\[1\] 1 PIN PIN_AB26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 8; PIN Node = 'iSW\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[1] } "NODE_NAME" } } { "contador.vhd" "" { Text "C:/altera/luizagianshiro/contador/contador.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.009 ns) + CELL(0.376 ns) 7.217 ns flipflopT:cont8\|QB~1 2 COMB LCCOMB_X54_Y1_N30 1 " "Info: 2: + IC(6.009 ns) + CELL(0.376 ns) = 7.217 ns; Loc. = LCCOMB_X54_Y1_N30; Fanout = 1; COMB Node = 'flipflopT:cont8\|QB~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.385 ns" { iSW[1] flipflopT:cont8|QB~1 } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.301 ns flipflopT:cont8\|QB 3 REG LCFF_X54_Y1_N31 8 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.301 ns; Loc. = LCFF_X54_Y1_N31; Fanout = 8; REG Node = 'flipflopT:cont8\|QB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { flipflopT:cont8|QB~1 flipflopT:cont8|QB } "NODE_NAME" } } { "../registrador/FlipFlopT.vhd" "" { Text "C:/altera/luizagianshiro/registrador/FlipFlopT.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.292 ns ( 17.70 % ) " "Info: Total cell delay = 1.292 ns ( 17.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.009 ns ( 82.30 % ) " "Info: Total interconnect delay = 6.009 ns ( 82.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.301 ns" { iSW[1] flipflopT:cont8|QB~1 flipflopT:cont8|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.301 ns" { iSW[1] {} iSW[1]~combout {} flipflopT:cont8|QB~1 {} flipflopT:cont8|QB {} } { 0.000ns 0.000ns 6.009ns 0.000ns } { 0.000ns 0.832ns 0.376ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.618 ns" { iKEY[0] flipflopT:cont1|QB flipflopT:cont2|QB flipflopT:cont3|QB flipflopT:cont4|QB flipflopT:cont5|QB flipflopT:cont6|QB flipflopT:cont7|QB flipflopT:cont8|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.618 ns" { iKEY[0] {} iKEY[0]~combout {} flipflopT:cont1|QB {} flipflopT:cont2|QB {} flipflopT:cont3|QB {} flipflopT:cont4|QB {} flipflopT:cont5|QB {} flipflopT:cont6|QB {} flipflopT:cont7|QB {} flipflopT:cont8|QB {} } { 0.000ns 0.000ns 2.402ns 0.299ns 0.919ns 0.304ns 0.461ns 0.300ns 0.719ns 0.326ns } { 0.000ns 0.842ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.301 ns" { iSW[1] flipflopT:cont8|QB~1 flipflopT:cont8|QB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.301 ns" { iSW[1] {} iSW[1]~combout {} flipflopT:cont8|QB~1 {} flipflopT:cont8|QB {} } { 0.000ns 0.000ns 6.009ns 0.000ns } { 0.000ns 0.832ns 0.376ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 10:01:06 2018 " "Info: Processing ended: Thu Nov 29 10:01:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
