

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_31_2'
================================================================
* Date:           Mon Aug 12 18:55:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        levmarq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.312 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      137|      137|  0.865 us|  0.865 us|  137|  137|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_2  |      135|      135|         9|          1|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:31]   --->   Operation 12 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv11_i2628 = alloca i32 1"   --->   Operation 13 'alloca' 'conv11_i2628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv11_i1730_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv11_i1730_reload"   --->   Operation 14 'read' 'conv11_i1730_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %conv11_i1730_reload_read, i16 %conv11_i2628"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln31 = store i8 0, i8 %i_1" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:31]   --->   Operation 16 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc16"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = load i8 %i_1" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:31]   --->   Operation 18 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.91ns)   --->   "%icmp_ln31 = icmp_eq  i8 %i, i8 128" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:31]   --->   Operation 19 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.91ns)   --->   "%add_ln31 = add i8 %i, i8 1" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:31]   --->   Operation 20 'add' 'add_ln31' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc16.split, void %for.inc26.preheader.exitStub" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:31]   --->   Operation 21 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv11_i2628_load = load i16 %conv11_i2628" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32]   --->   Operation 22 'load' 'conv11_i2628_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%trunc_ln11 = trunc i16 %conv11_i2628_load" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32]   --->   Operation 23 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i2628_load, i32 3" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32]   --->   Operation 24 'bitselect' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i2628_load, i32 2" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32]   --->   Operation 25 'bitselect' 'tmp_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %conv11_i2628_load, i32 5" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32]   --->   Operation 26 'bitselect' 'tmp_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lshr_ln11_s = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %conv11_i2628_load, i32 1, i32 15" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32]   --->   Operation 27 'partselect' 'lshr_ln11_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%xor_ln11 = xor i1 %tmp_1, i1 %tmp_2" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32]   --->   Operation 28 'xor' 'xor_ln11' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node xor_ln11_2)   --->   "%xor_ln11_1 = xor i1 %xor_ln11, i1 %tmp" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32]   --->   Operation 29 'xor' 'xor_ln11_1' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln11_2 = xor i1 %xor_ln11_1, i1 %trunc_ln11" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32]   --->   Operation 30 'xor' 'xor_ln11_2' <Predicate = (!icmp_ln31)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln11_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %xor_ln11_2, i15 %lshr_ln11_s" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32]   --->   Operation 31 'bitconcatenate' 'or_ln11_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln11 = store i16 %or_ln11_2, i16 %conv11_i2628" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32]   --->   Operation 32 'store' 'store_ln11' <Predicate = (!icmp_ln31)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln31 = store i8 %add_ln31, i8 %i_1" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:31]   --->   Operation 33 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.31>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i8 %i" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:31]   --->   Operation 34 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i16 %or_ln11_2" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32]   --->   Operation 35 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [7/7] (6.31ns)   --->   "%conv1 = uitofp i32 %zext_ln32" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32]   --->   Operation 36 'uitofp' 'conv1' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%d_addr = getelementptr i32 %d, i64 0, i64 %zext_ln31" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:33]   --->   Operation 37 'getelementptr' 'd_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 0, i7 %d_addr" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:33]   --->   Operation 38 'store' 'store_ln33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 3 <SV = 2> <Delay = 6.31>
ST_3 : Operation 39 [6/7] (6.31ns)   --->   "%conv1 = uitofp i32 %zext_ln32" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32]   --->   Operation 39 'uitofp' 'conv1' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.31>
ST_4 : Operation 40 [5/7] (6.31ns)   --->   "%conv1 = uitofp i32 %zext_ln32" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32]   --->   Operation 40 'uitofp' 'conv1' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.31>
ST_5 : Operation 41 [4/7] (6.31ns)   --->   "%conv1 = uitofp i32 %zext_ln32" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32]   --->   Operation 41 'uitofp' 'conv1' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.31>
ST_6 : Operation 42 [3/7] (6.31ns)   --->   "%conv1 = uitofp i32 %zext_ln32" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32]   --->   Operation 42 'uitofp' 'conv1' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.31>
ST_7 : Operation 43 [2/7] (6.31ns)   --->   "%conv1 = uitofp i32 %zext_ln32" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32]   --->   Operation 43 'uitofp' 'conv1' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.31>
ST_8 : Operation 44 [1/7] (6.31ns)   --->   "%conv1 = uitofp i32 %zext_ln32" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32]   --->   Operation 44 'uitofp' 'conv1' <Predicate = true> <Delay = 6.31> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 6.31> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:31]   --->   Operation 45 'specpipeline' 'specpipeline_ln31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:31]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:31]   --->   Operation 47 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%g_addr = getelementptr i32 %g, i64 0, i64 %zext_ln31" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32]   --->   Operation 48 'getelementptr' 'g_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln32 = store i32 %conv1, i7 %g_addr" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32]   --->   Operation 49 'store' 'store_ln32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.inc16" [benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:31]   --->   Operation 50 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 5.091ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln31', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:31) of constant 0 on local variable 'i', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:31 [8]  (1.588 ns)
	'load' operation 8 bit ('i', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:31) on local variable 'i', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:31 [11]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln31', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:31) [12]  (1.915 ns)
	'store' operation 0 bit ('store_ln11', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32) of variable 'or_ln11_2', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:11->benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32 on local variable 'conv11_i2628' [36]  (1.588 ns)

 <State 2>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv1', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32) [31]  (6.312 ns)

 <State 3>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv1', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32) [31]  (6.312 ns)

 <State 4>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv1', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32) [31]  (6.312 ns)

 <State 5>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv1', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32) [31]  (6.312 ns)

 <State 6>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv1', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32) [31]  (6.312 ns)

 <State 7>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv1', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32) [31]  (6.312 ns)

 <State 8>: 6.312ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('conv1', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32) [31]  (6.312 ns)

 <State 9>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 7 bit ('g_addr', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32) [32]  (0.000 ns)
	'store' operation 0 bit ('store_ln32', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32) of variable 'conv1', benchmarks/jianyicheng/levmarq/src/levmarq_tb.cpp:32 on array 'g' [33]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
