<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 23786, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  3165, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  2399, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  2448, user inline pragmas are applied</column>
            <column name="">(4) simplification,  1861, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,  1852, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  1851, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  1851, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  1851, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  2161, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  2181, loop and instruction simplification</column>
            <column name="">(2) parallelization,  2163, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  2070, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  1980, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  1840, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  2011, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="TopPL" col1="TopPL.cpp:331" col2="23786" col3="1861" col4="2161" col5="1980" col6="2011">
                    <row id="10" col0="SystemControl" col1="TopPL.cpp:293" col2="6002" col3="160" col4="174" col5="173" col6="217">
                        <row id="2" col0="fmax" col1="fmaxdouble.cpp:6" col2="5750" col2_disp="5,750 (2 calls)" col3="" col4="" col5="" col6="">
                            <row id="4" col0="generic_fmax&lt;double&gt;" col1="hls_fmax.h:19" col2="5746" col2_disp="5,746 (2 calls)" col3="" col4="" col5="" col6="">
                                <row id="5" col0="fp_struct" col1="x_hls_utils.h:456" col2="1248" col2_disp="1,248 (4 calls)" col3="" col4="" col5="" col6=""/>
                                <row id="15" col0="generic_isnan&lt;double&gt;" col1="hls_isnan.h:16" col2="2298" col2_disp="2,298 (6 calls)" col3="" col4="" col5="" col6="">
                                    <row id="5" col0="fp_struct" col1="x_hls_utils.h:456" col2="1872" col2_disp="1,872 (6 calls)" col3="" col4="" col5="" col6=""/>
                                </row>
                                <row id="18" col0="to_ieee" col1="x_hls_utils.h:509" col2="588" col2_disp="  588 (2 calls)" col3="" col4="" col5="" col6="">
                                    <row id="8" col0="to_double" col1="x_hls_utils.h:494" col2="584" col2_disp="  584 (2 calls)" col3="" col4="" col5="" col6="">
                                        <row id="7" col0="data" col1="x_hls_utils.h:475" col2="548" col2_disp="  548 (2 calls)" col3="" col4="" col5="" col6=""/>
                                    </row>
                                </row>
                                <row id="6" col0="to_int" col1="x_hls_utils.h:482" col2="1132" col2_disp="1,132 (4 calls)" col3="" col4="" col5="" col6="">
                                    <row id="7" col0="data" col1="x_hls_utils.h:475" col2="1096" col2_disp="1,096 (4 calls)" col3="" col4="" col5="" col6=""/>
                                </row>
                            </row>
                        </row>
                        <row id="3" col0="print" col1="hls_print.h:35" col2="24" col2_disp="   24 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="4" col0="generic_fmax&lt;double&gt;" col1="hls_fmax.h:19" col2="" col3="104" col3_disp=" 104 (2 calls)" col4="94" col4_disp="  94 (2 calls)" col5="94" col5_disp="  94 (2 calls)" col6="94" col6_disp="  94 (2 calls)"/>
                    </row>
                    <row id="12" col0="Send" col1="TopPL.cpp:159" col2="7603" col3="1010" col4="1293" col5="1185" col6="1079">
                        <row id="16" col0="send2AIE" col1="TopPL.cpp:94" col2="7520" col2_disp="7,520 (4 calls)" col3="984" col3_disp=" 984 (4 calls)" col4="1272" col4_disp="1,272 (4 calls)" col5="1164" col5_disp="1,164 (4 calls)" col6="522" col6_disp=" 522 (2 calls)">
                            <row id="1" col0="generateHeader" col1="TopPL.cpp:5" col2="1956" col2_disp="1,956 (4 calls)" col3="" col4="" col5="" col6=""/>
                        </row>
                    </row>
                    <row id="11" col0="RoundRobin" col1="TopPL.cpp:239" col2="423" col3="99" col4="138" col5="143" col6="216">
                        <row id="13" col0="DDR2FIFO" col1="TopPL.cpp:137" col2="69" col3="" col4="" col5="" col6=""/>
                        <row id="17" col0="FIFO2DDR" col1="TopPL.cpp:193" col2="119" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="20" col0="Receive" col1="TopPL.cpp:207" col2="9629" col3="519" col4="453" col5="376" col6="392">
                        <row id="14" col0="receive4AIE" col1="TopPL.cpp:59" col2="8200" col2_disp="8,200 (2 calls)" col3="364" col3_disp=" 364 (2 calls)" col4="324" col4_disp=" 324 (2 calls)" col5="272" col5_disp=" 272 (2 calls)" col6="">
                            <row id="2" col0="fmax" col1="fmaxdouble.cpp:6" col2="5750" col2_disp="5,750 (2 calls)" col3="" col4="" col5="" col6="">
                                <row id="4" col0="generic_fmax&lt;double&gt;" col1="hls_fmax.h:19" col2="5746" col2_disp="5,746 (2 calls)" col3="" col4="" col5="" col6="">
                                    <row id="5" col0="fp_struct" col1="x_hls_utils.h:456" col2="1248" col2_disp="1,248 (4 calls)" col3="" col4="" col5="" col6=""/>
                                    <row id="15" col0="generic_isnan&lt;double&gt;" col1="hls_isnan.h:16" col2="2298" col2_disp="2,298 (6 calls)" col3="" col4="" col5="" col6="">
                                        <row id="5" col0="fp_struct" col1="x_hls_utils.h:456" col2="1872" col2_disp="1,872 (6 calls)" col3="" col4="" col5="" col6=""/>
                                    </row>
                                    <row id="18" col0="to_ieee" col1="x_hls_utils.h:509" col2="588" col2_disp="  588 (2 calls)" col3="" col4="" col5="" col6="">
                                        <row id="8" col0="to_double" col1="x_hls_utils.h:494" col2="584" col2_disp="  584 (2 calls)" col3="" col4="" col5="" col6="">
                                            <row id="7" col0="data" col1="x_hls_utils.h:475" col2="548" col2_disp="  548 (2 calls)" col3="" col4="" col5="" col6=""/>
                                        </row>
                                    </row>
                                    <row id="6" col0="to_int" col1="x_hls_utils.h:482" col2="1132" col2_disp="1,132 (4 calls)" col3="" col4="" col5="" col6="">
                                        <row id="7" col0="data" col1="x_hls_utils.h:475" col2="1096" col2_disp="1,096 (4 calls)" col3="" col4="" col5="" col6=""/>
                                    </row>
                                </row>
                            </row>
                            <row id="4" col0="generic_fmax&lt;double&gt;" col1="hls_fmax.h:19" col2="" col3="104" col3_disp=" 104 (2 calls)" col4="94" col4_disp="  94 (2 calls)" col5="94" col5_disp="  94 (2 calls)" col6=""/>
                        </row>
                        <row id="19" col0="NormReceive" col1="TopPL.cpp:187" col2="1327" col3="" col4="" col5="" col6="">
                            <row id="9" col0="receive4DDR" col1="TopPL.cpp:26" col2="1316" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="9" col0="receive4DDR" col1="TopPL.cpp:26" col2="" col3="123" col4="107" col5="82" col6="82"/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

