Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov  8 17:32:28 2017
| Host         : pc-klas4-5.esat.kuleuven.be running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file hweval_adder_timing_summary_routed.rpt -rpx hweval_adder_timing_summary_routed.rpx
| Design       : hweval_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.445        0.000                      0                 3110        0.036        0.000                      0                 3110        4.500        0.000                       0                  2589  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_gen  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen             1.445        0.000                      0                 3110        0.036        0.000                      0                 3110        4.500        0.000                       0                  2589  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen
  To Clock:  clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        1.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 dut/a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/c_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 5.439ns (64.738%)  route 2.963ns (35.262%))
  Logic Levels:           35  (CARRY4=32 LUT2=1 LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        1.733     5.401    dut/clk_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  dut/a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.419     5.820 r  dut/a_reg[7]/Q
                         net (fo=4, routed)           1.534     7.354    dut/a_reg_n_0_[7]
    SLICE_X34Y37         LUT2 (Prop_lut2_I1_O)        0.299     7.653 r  dut/reg_result[393]_i_4/O
                         net (fo=1, routed)           0.000     7.653    dut/reg_result[393]_i_4_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.029 r  dut/reg_result_reg[393]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.029    dut/reg_result_reg[393]_i_2_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.146 r  dut/reg_result_reg[397]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.146    dut/reg_result_reg[397]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.263 r  dut/reg_result_reg[401]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.263    dut/reg_result_reg[401]_i_2_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.380 r  dut/reg_result_reg[405]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.380    dut/reg_result_reg[405]_i_2_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.497 r  dut/reg_result_reg[409]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.497    dut/reg_result_reg[409]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.614 r  dut/reg_result_reg[413]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.614    dut/reg_result_reg[413]_i_2_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.731 r  dut/reg_result_reg[417]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.731    dut/reg_result_reg[417]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.848 r  dut/reg_result_reg[421]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.848    dut/reg_result_reg[421]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.965 r  dut/reg_result_reg[425]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.965    dut/reg_result_reg[425]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.082 r  dut/reg_result_reg[429]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.082    dut/reg_result_reg[429]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.199 r  dut/reg_result_reg[433]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.199    dut/reg_result_reg[433]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.316 r  dut/reg_result_reg[437]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.316    dut/reg_result_reg[437]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.433 r  dut/reg_result_reg[441]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.434    dut/reg_result_reg[441]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.551 r  dut/reg_result_reg[445]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.551    dut/reg_result_reg[445]_i_2_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.668 r  dut/reg_result_reg[449]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.668    dut/reg_result_reg[449]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.785 r  dut/reg_result_reg[453]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.785    dut/reg_result_reg[453]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.902 r  dut/reg_result_reg[457]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.902    dut/reg_result_reg[457]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.019 r  dut/reg_result_reg[461]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.019    dut/reg_result_reg[461]_i_2_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.136 r  dut/reg_result_reg[465]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.136    dut/reg_result_reg[465]_i_2_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.253 r  dut/reg_result_reg[469]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.253    dut/reg_result_reg[469]_i_2_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.370 r  dut/reg_result_reg[473]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.370    dut/reg_result_reg[473]_i_2_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.487 r  dut/reg_result_reg[477]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.487    dut/reg_result_reg[477]_i_2_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.604 r  dut/reg_result_reg[481]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.604    dut/reg_result_reg[481]_i_2_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.721 r  dut/reg_result_reg[485]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.721    dut/reg_result_reg[485]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.838 r  dut/reg_result_reg[489]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.838    dut/reg_result_reg[489]_i_2_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.955 r  dut/reg_result_reg[493]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.955    dut/reg_result_reg[493]_i_2_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.072 r  dut/reg_result_reg[497]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.072    dut/reg_result_reg[497]_i_2_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  dut/reg_result_reg[501]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.189    dut/reg_result_reg[501]_i_2_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.306 r  dut/reg_result_reg[505]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.306    dut/reg_result_reg[505]_i_2_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.423 r  dut/reg_result_reg[509]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.423    dut/reg_result_reg[509]_i_2_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.540 r  dut/reg_result_reg[513]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.540    dut/reg_result_reg[513]_i_3_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.794 r  dut/c_reg_i_5/CO[0]
                         net (fo=1, routed)           1.428    13.222    dut/sub_out[128]
    SLICE_X32Y41         LUT4 (Prop_lut4_I3_O)        0.367    13.589 r  dut/c_i_3/O
                         net (fo=1, routed)           0.000    13.589    dut/c_i_3_n_0
    SLICE_X32Y41         MUXF7 (Prop_muxf7_I1_O)      0.214    13.803 r  dut/c_reg_i_1/O
                         net (fo=1, routed)           0.000    13.803    dut/c_reg_i_1_n_0
    SLICE_X32Y41         FDRE                                         r  dut/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        1.502    14.894    dut/clk_IBUF_BUFG
    SLICE_X32Y41         FDRE                                         r  dut/c_reg/C
                         clock pessimism              0.277    15.171    
                         clock uncertainty           -0.035    15.135    
    SLICE_X32Y41         FDRE (Setup_fdre_C_D)        0.113    15.248    dut/c_reg
  -------------------------------------------------------------------
                         required time                         15.248    
                         arrival time                         -13.803    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 dut/a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/reg_result_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        7.316ns  (logic 5.116ns (69.933%)  route 2.200ns (30.068%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        1.733     5.401    dut/clk_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  dut/a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.419     5.820 r  dut/a_reg[7]/Q
                         net (fo=4, routed)           1.534     7.354    dut/a_reg_n_0_[7]
    SLICE_X34Y37         LUT2 (Prop_lut2_I1_O)        0.299     7.653 r  dut/reg_result[393]_i_4/O
                         net (fo=1, routed)           0.000     7.653    dut/reg_result[393]_i_4_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.029 r  dut/reg_result_reg[393]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.029    dut/reg_result_reg[393]_i_2_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.146 r  dut/reg_result_reg[397]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.146    dut/reg_result_reg[397]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.263 r  dut/reg_result_reg[401]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.263    dut/reg_result_reg[401]_i_2_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.380 r  dut/reg_result_reg[405]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.380    dut/reg_result_reg[405]_i_2_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.497 r  dut/reg_result_reg[409]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.497    dut/reg_result_reg[409]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.614 r  dut/reg_result_reg[413]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.614    dut/reg_result_reg[413]_i_2_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.731 r  dut/reg_result_reg[417]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.731    dut/reg_result_reg[417]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.848 r  dut/reg_result_reg[421]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.848    dut/reg_result_reg[421]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.965 r  dut/reg_result_reg[425]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.965    dut/reg_result_reg[425]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.082 r  dut/reg_result_reg[429]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.082    dut/reg_result_reg[429]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.199 r  dut/reg_result_reg[433]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.199    dut/reg_result_reg[433]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.316 r  dut/reg_result_reg[437]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.316    dut/reg_result_reg[437]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.433 r  dut/reg_result_reg[441]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.434    dut/reg_result_reg[441]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.551 r  dut/reg_result_reg[445]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.551    dut/reg_result_reg[445]_i_2_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.668 r  dut/reg_result_reg[449]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.668    dut/reg_result_reg[449]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.785 r  dut/reg_result_reg[453]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.785    dut/reg_result_reg[453]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.902 r  dut/reg_result_reg[457]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.902    dut/reg_result_reg[457]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.019 r  dut/reg_result_reg[461]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.019    dut/reg_result_reg[461]_i_2_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.136 r  dut/reg_result_reg[465]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.136    dut/reg_result_reg[465]_i_2_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.253 r  dut/reg_result_reg[469]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.253    dut/reg_result_reg[469]_i_2_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.370 r  dut/reg_result_reg[473]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.370    dut/reg_result_reg[473]_i_2_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.487 r  dut/reg_result_reg[477]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.487    dut/reg_result_reg[477]_i_2_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.604 r  dut/reg_result_reg[481]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.604    dut/reg_result_reg[481]_i_2_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.721 r  dut/reg_result_reg[485]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.721    dut/reg_result_reg[485]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.838 r  dut/reg_result_reg[489]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.838    dut/reg_result_reg[489]_i_2_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.955 r  dut/reg_result_reg[493]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.955    dut/reg_result_reg[493]_i_2_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.072 r  dut/reg_result_reg[497]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.072    dut/reg_result_reg[497]_i_2_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  dut/reg_result_reg[501]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.189    dut/reg_result_reg[501]_i_2_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.306 r  dut/reg_result_reg[505]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.306    dut/reg_result_reg[505]_i_2_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.423 r  dut/reg_result_reg[509]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.423    dut/reg_result_reg[509]_i_2_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.746 r  dut/reg_result_reg[513]_i_3/O[1]
                         net (fo=1, routed)           0.665    12.411    dut/sub_out[125]
    SLICE_X33Y67         LUT5 (Prop_lut5_I0_O)        0.306    12.717 r  dut/reg_result[511]_i_1/O
                         net (fo=1, routed)           0.000    12.717    dut/reg_result[511]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  dut/reg_result_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        1.479    14.870    dut/clk_IBUF_BUFG
    SLICE_X33Y67         FDRE                                         r  dut/reg_result_reg[511]/C
                         clock pessimism              0.391    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.031    15.257    dut/reg_result_reg[511]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -12.717    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 dut/a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/reg_result_reg[513]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 5.109ns (70.707%)  route 2.117ns (29.293%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        1.733     5.401    dut/clk_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  dut/a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.419     5.820 r  dut/a_reg[7]/Q
                         net (fo=4, routed)           1.534     7.354    dut/a_reg_n_0_[7]
    SLICE_X34Y37         LUT2 (Prop_lut2_I1_O)        0.299     7.653 r  dut/reg_result[393]_i_4/O
                         net (fo=1, routed)           0.000     7.653    dut/reg_result[393]_i_4_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.029 r  dut/reg_result_reg[393]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.029    dut/reg_result_reg[393]_i_2_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.146 r  dut/reg_result_reg[397]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.146    dut/reg_result_reg[397]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.263 r  dut/reg_result_reg[401]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.263    dut/reg_result_reg[401]_i_2_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.380 r  dut/reg_result_reg[405]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.380    dut/reg_result_reg[405]_i_2_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.497 r  dut/reg_result_reg[409]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.497    dut/reg_result_reg[409]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.614 r  dut/reg_result_reg[413]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.614    dut/reg_result_reg[413]_i_2_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.731 r  dut/reg_result_reg[417]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.731    dut/reg_result_reg[417]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.848 r  dut/reg_result_reg[421]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.848    dut/reg_result_reg[421]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.965 r  dut/reg_result_reg[425]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.965    dut/reg_result_reg[425]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.082 r  dut/reg_result_reg[429]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.082    dut/reg_result_reg[429]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.199 r  dut/reg_result_reg[433]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.199    dut/reg_result_reg[433]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.316 r  dut/reg_result_reg[437]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.316    dut/reg_result_reg[437]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.433 r  dut/reg_result_reg[441]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.434    dut/reg_result_reg[441]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.551 r  dut/reg_result_reg[445]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.551    dut/reg_result_reg[445]_i_2_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.668 r  dut/reg_result_reg[449]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.668    dut/reg_result_reg[449]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.785 r  dut/reg_result_reg[453]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.785    dut/reg_result_reg[453]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.902 r  dut/reg_result_reg[457]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.902    dut/reg_result_reg[457]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.019 r  dut/reg_result_reg[461]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.019    dut/reg_result_reg[461]_i_2_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.136 r  dut/reg_result_reg[465]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.136    dut/reg_result_reg[465]_i_2_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.253 r  dut/reg_result_reg[469]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.253    dut/reg_result_reg[469]_i_2_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.370 r  dut/reg_result_reg[473]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.370    dut/reg_result_reg[473]_i_2_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.487 r  dut/reg_result_reg[477]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.487    dut/reg_result_reg[477]_i_2_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.604 r  dut/reg_result_reg[481]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.604    dut/reg_result_reg[481]_i_2_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.721 r  dut/reg_result_reg[485]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.721    dut/reg_result_reg[485]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.838 r  dut/reg_result_reg[489]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.838    dut/reg_result_reg[489]_i_2_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.955 r  dut/reg_result_reg[493]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.955    dut/reg_result_reg[493]_i_2_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.072 r  dut/reg_result_reg[497]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.072    dut/reg_result_reg[497]_i_2_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  dut/reg_result_reg[501]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.189    dut/reg_result_reg[501]_i_2_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.306 r  dut/reg_result_reg[505]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.306    dut/reg_result_reg[505]_i_2_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.423 r  dut/reg_result_reg[509]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.423    dut/reg_result_reg[509]_i_2_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.738 r  dut/reg_result_reg[513]_i_3/O[3]
                         net (fo=1, routed)           0.582    12.320    dut/sub_out[127]
    SLICE_X33Y67         LUT6 (Prop_lut6_I0_O)        0.307    12.627 r  dut/reg_result[513]_i_2/O
                         net (fo=1, routed)           0.000    12.627    dut/reg_result[513]_i_2_n_0
    SLICE_X33Y67         FDRE                                         r  dut/reg_result_reg[513]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        1.479    14.870    dut/clk_IBUF_BUFG
    SLICE_X33Y67         FDRE                                         r  dut/reg_result_reg[513]/C
                         clock pessimism              0.391    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.031    15.257    dut/reg_result_reg[513]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -12.627    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 dut/a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/reg_result_reg[507]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 4.999ns (69.444%)  route 2.200ns (30.556%))
  Logic Levels:           32  (CARRY4=30 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        1.733     5.401    dut/clk_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  dut/a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.419     5.820 r  dut/a_reg[7]/Q
                         net (fo=4, routed)           1.534     7.354    dut/a_reg_n_0_[7]
    SLICE_X34Y37         LUT2 (Prop_lut2_I1_O)        0.299     7.653 r  dut/reg_result[393]_i_4/O
                         net (fo=1, routed)           0.000     7.653    dut/reg_result[393]_i_4_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.029 r  dut/reg_result_reg[393]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.029    dut/reg_result_reg[393]_i_2_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.146 r  dut/reg_result_reg[397]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.146    dut/reg_result_reg[397]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.263 r  dut/reg_result_reg[401]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.263    dut/reg_result_reg[401]_i_2_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.380 r  dut/reg_result_reg[405]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.380    dut/reg_result_reg[405]_i_2_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.497 r  dut/reg_result_reg[409]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.497    dut/reg_result_reg[409]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.614 r  dut/reg_result_reg[413]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.614    dut/reg_result_reg[413]_i_2_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.731 r  dut/reg_result_reg[417]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.731    dut/reg_result_reg[417]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.848 r  dut/reg_result_reg[421]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.848    dut/reg_result_reg[421]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.965 r  dut/reg_result_reg[425]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.965    dut/reg_result_reg[425]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.082 r  dut/reg_result_reg[429]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.082    dut/reg_result_reg[429]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.199 r  dut/reg_result_reg[433]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.199    dut/reg_result_reg[433]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.316 r  dut/reg_result_reg[437]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.316    dut/reg_result_reg[437]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.433 r  dut/reg_result_reg[441]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.434    dut/reg_result_reg[441]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.551 r  dut/reg_result_reg[445]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.551    dut/reg_result_reg[445]_i_2_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.668 r  dut/reg_result_reg[449]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.668    dut/reg_result_reg[449]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.785 r  dut/reg_result_reg[453]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.785    dut/reg_result_reg[453]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.902 r  dut/reg_result_reg[457]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.902    dut/reg_result_reg[457]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.019 r  dut/reg_result_reg[461]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.019    dut/reg_result_reg[461]_i_2_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.136 r  dut/reg_result_reg[465]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.136    dut/reg_result_reg[465]_i_2_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.253 r  dut/reg_result_reg[469]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.253    dut/reg_result_reg[469]_i_2_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.370 r  dut/reg_result_reg[473]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.370    dut/reg_result_reg[473]_i_2_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.487 r  dut/reg_result_reg[477]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.487    dut/reg_result_reg[477]_i_2_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.604 r  dut/reg_result_reg[481]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.604    dut/reg_result_reg[481]_i_2_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.721 r  dut/reg_result_reg[485]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.721    dut/reg_result_reg[485]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.838 r  dut/reg_result_reg[489]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.838    dut/reg_result_reg[489]_i_2_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.955 r  dut/reg_result_reg[493]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.955    dut/reg_result_reg[493]_i_2_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.072 r  dut/reg_result_reg[497]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.072    dut/reg_result_reg[497]_i_2_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  dut/reg_result_reg[501]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.189    dut/reg_result_reg[501]_i_2_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.306 r  dut/reg_result_reg[505]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.306    dut/reg_result_reg[505]_i_2_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.629 r  dut/reg_result_reg[509]_i_2/O[1]
                         net (fo=1, routed)           0.665    12.294    dut/sub_out[121]
    SLICE_X33Y66         LUT5 (Prop_lut5_I0_O)        0.306    12.600 r  dut/reg_result[507]_i_1/O
                         net (fo=1, routed)           0.000    12.600    dut/reg_result[507]_i_1_n_0
    SLICE_X33Y66         FDRE                                         r  dut/reg_result_reg[507]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        1.480    14.871    dut/clk_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  dut/reg_result_reg[507]/C
                         clock pessimism              0.391    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X33Y66         FDRE (Setup_fdre_C_D)        0.031    15.258    dut/reg_result_reg[507]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 dut/a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/reg_result_reg[512]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 5.027ns (70.630%)  route 2.090ns (29.370%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        1.733     5.401    dut/clk_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  dut/a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.419     5.820 r  dut/a_reg[7]/Q
                         net (fo=4, routed)           1.534     7.354    dut/a_reg_n_0_[7]
    SLICE_X34Y37         LUT2 (Prop_lut2_I1_O)        0.299     7.653 r  dut/reg_result[393]_i_4/O
                         net (fo=1, routed)           0.000     7.653    dut/reg_result[393]_i_4_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.029 r  dut/reg_result_reg[393]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.029    dut/reg_result_reg[393]_i_2_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.146 r  dut/reg_result_reg[397]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.146    dut/reg_result_reg[397]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.263 r  dut/reg_result_reg[401]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.263    dut/reg_result_reg[401]_i_2_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.380 r  dut/reg_result_reg[405]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.380    dut/reg_result_reg[405]_i_2_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.497 r  dut/reg_result_reg[409]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.497    dut/reg_result_reg[409]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.614 r  dut/reg_result_reg[413]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.614    dut/reg_result_reg[413]_i_2_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.731 r  dut/reg_result_reg[417]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.731    dut/reg_result_reg[417]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.848 r  dut/reg_result_reg[421]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.848    dut/reg_result_reg[421]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.965 r  dut/reg_result_reg[425]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.965    dut/reg_result_reg[425]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.082 r  dut/reg_result_reg[429]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.082    dut/reg_result_reg[429]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.199 r  dut/reg_result_reg[433]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.199    dut/reg_result_reg[433]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.316 r  dut/reg_result_reg[437]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.316    dut/reg_result_reg[437]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.433 r  dut/reg_result_reg[441]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.434    dut/reg_result_reg[441]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.551 r  dut/reg_result_reg[445]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.551    dut/reg_result_reg[445]_i_2_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.668 r  dut/reg_result_reg[449]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.668    dut/reg_result_reg[449]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.785 r  dut/reg_result_reg[453]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.785    dut/reg_result_reg[453]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.902 r  dut/reg_result_reg[457]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.902    dut/reg_result_reg[457]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.019 r  dut/reg_result_reg[461]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.019    dut/reg_result_reg[461]_i_2_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.136 r  dut/reg_result_reg[465]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.136    dut/reg_result_reg[465]_i_2_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.253 r  dut/reg_result_reg[469]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.253    dut/reg_result_reg[469]_i_2_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.370 r  dut/reg_result_reg[473]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.370    dut/reg_result_reg[473]_i_2_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.487 r  dut/reg_result_reg[477]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.487    dut/reg_result_reg[477]_i_2_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.604 r  dut/reg_result_reg[481]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.604    dut/reg_result_reg[481]_i_2_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.721 r  dut/reg_result_reg[485]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.721    dut/reg_result_reg[485]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.838 r  dut/reg_result_reg[489]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.838    dut/reg_result_reg[489]_i_2_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.955 r  dut/reg_result_reg[493]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.955    dut/reg_result_reg[493]_i_2_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.072 r  dut/reg_result_reg[497]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.072    dut/reg_result_reg[497]_i_2_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  dut/reg_result_reg[501]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.189    dut/reg_result_reg[501]_i_2_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.306 r  dut/reg_result_reg[505]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.306    dut/reg_result_reg[505]_i_2_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.423 r  dut/reg_result_reg[509]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.423    dut/reg_result_reg[509]_i_2_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.662 r  dut/reg_result_reg[513]_i_3/O[2]
                         net (fo=1, routed)           0.556    12.218    dut/sub_out[126]
    SLICE_X33Y67         LUT6 (Prop_lut6_I0_O)        0.301    12.519 r  dut/reg_result[512]_i_1/O
                         net (fo=1, routed)           0.000    12.519    dut/reg_result[512]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  dut/reg_result_reg[512]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        1.479    14.870    dut/clk_IBUF_BUFG
    SLICE_X33Y67         FDRE                                         r  dut/reg_result_reg[512]/C
                         clock pessimism              0.391    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.032    15.258    dut/reg_result_reg[512]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -12.519    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 dut/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/reg_result_reg[397]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 0.766ns (10.912%)  route 6.254ns (89.088%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        1.735     5.403    dut/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  dut/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.921 r  dut/counter_reg[0]/Q
                         net (fo=11, routed)          1.008     6.930    dut/counter_reg__0[0]
    SLICE_X41Y62         LUT4 (Prop_lut4_I0_O)        0.124     7.054 r  dut/reg_result[411]_i_2/O
                         net (fo=103, routed)         5.245    12.299    dut/reg_result[411]_i_2_n_0
    SLICE_X33Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.423 r  dut/reg_result[397]_i_1/O
                         net (fo=1, routed)           0.000    12.423    dut/reg_result[397]_i_1_n_0
    SLICE_X33Y38         FDRE                                         r  dut/reg_result_reg[397]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        1.500    14.892    dut/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  dut/reg_result_reg[397]/C
                         clock pessimism              0.277    15.169    
                         clock uncertainty           -0.035    15.133    
    SLICE_X33Y38         FDRE (Setup_fdre_C_D)        0.032    15.165    dut/reg_result_reg[397]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -12.423    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 dut/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/reg_result_reg[393]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 0.766ns (10.958%)  route 6.224ns (89.042%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        1.735     5.403    dut/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  dut/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     5.921 r  dut/counter_reg[0]/Q
                         net (fo=11, routed)          1.008     6.930    dut/counter_reg__0[0]
    SLICE_X41Y62         LUT4 (Prop_lut4_I0_O)        0.124     7.054 r  dut/reg_result[411]_i_2/O
                         net (fo=103, routed)         5.216    12.269    dut/reg_result[411]_i_2_n_0
    SLICE_X33Y38         LUT5 (Prop_lut5_I4_O)        0.124    12.393 r  dut/reg_result[393]_i_1/O
                         net (fo=1, routed)           0.000    12.393    dut/reg_result[393]_i_1_n_0
    SLICE_X33Y38         FDRE                                         r  dut/reg_result_reg[393]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        1.500    14.892    dut/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  dut/reg_result_reg[393]/C
                         clock pessimism              0.277    15.169    
                         clock uncertainty           -0.035    15.133    
    SLICE_X33Y38         FDRE (Setup_fdre_C_D)        0.031    15.164    dut/reg_result_reg[393]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -12.393    
  -------------------------------------------------------------------
                         slack                                  2.771    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 dut/a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/reg_result_reg[503]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 4.882ns (68.939%)  route 2.200ns (31.061%))
  Logic Levels:           31  (CARRY4=29 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        1.733     5.401    dut/clk_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  dut/a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.419     5.820 r  dut/a_reg[7]/Q
                         net (fo=4, routed)           1.534     7.354    dut/a_reg_n_0_[7]
    SLICE_X34Y37         LUT2 (Prop_lut2_I1_O)        0.299     7.653 r  dut/reg_result[393]_i_4/O
                         net (fo=1, routed)           0.000     7.653    dut/reg_result[393]_i_4_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.029 r  dut/reg_result_reg[393]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.029    dut/reg_result_reg[393]_i_2_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.146 r  dut/reg_result_reg[397]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.146    dut/reg_result_reg[397]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.263 r  dut/reg_result_reg[401]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.263    dut/reg_result_reg[401]_i_2_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.380 r  dut/reg_result_reg[405]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.380    dut/reg_result_reg[405]_i_2_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.497 r  dut/reg_result_reg[409]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.497    dut/reg_result_reg[409]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.614 r  dut/reg_result_reg[413]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.614    dut/reg_result_reg[413]_i_2_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.731 r  dut/reg_result_reg[417]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.731    dut/reg_result_reg[417]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.848 r  dut/reg_result_reg[421]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.848    dut/reg_result_reg[421]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.965 r  dut/reg_result_reg[425]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.965    dut/reg_result_reg[425]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.082 r  dut/reg_result_reg[429]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.082    dut/reg_result_reg[429]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.199 r  dut/reg_result_reg[433]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.199    dut/reg_result_reg[433]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.316 r  dut/reg_result_reg[437]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.316    dut/reg_result_reg[437]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.433 r  dut/reg_result_reg[441]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.434    dut/reg_result_reg[441]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.551 r  dut/reg_result_reg[445]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.551    dut/reg_result_reg[445]_i_2_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.668 r  dut/reg_result_reg[449]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.668    dut/reg_result_reg[449]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.785 r  dut/reg_result_reg[453]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.785    dut/reg_result_reg[453]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.902 r  dut/reg_result_reg[457]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.902    dut/reg_result_reg[457]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.019 r  dut/reg_result_reg[461]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.019    dut/reg_result_reg[461]_i_2_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.136 r  dut/reg_result_reg[465]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.136    dut/reg_result_reg[465]_i_2_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.253 r  dut/reg_result_reg[469]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.253    dut/reg_result_reg[469]_i_2_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.370 r  dut/reg_result_reg[473]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.370    dut/reg_result_reg[473]_i_2_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.487 r  dut/reg_result_reg[477]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.487    dut/reg_result_reg[477]_i_2_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.604 r  dut/reg_result_reg[481]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.604    dut/reg_result_reg[481]_i_2_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.721 r  dut/reg_result_reg[485]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.721    dut/reg_result_reg[485]_i_2_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.838 r  dut/reg_result_reg[489]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.838    dut/reg_result_reg[489]_i_2_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.955 r  dut/reg_result_reg[493]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.955    dut/reg_result_reg[493]_i_2_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.072 r  dut/reg_result_reg[497]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.072    dut/reg_result_reg[497]_i_2_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  dut/reg_result_reg[501]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.189    dut/reg_result_reg[501]_i_2_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.512 r  dut/reg_result_reg[505]_i_2/O[1]
                         net (fo=1, routed)           0.665    12.177    dut/sub_out[117]
    SLICE_X33Y65         LUT5 (Prop_lut5_I0_O)        0.306    12.483 r  dut/reg_result[503]_i_1/O
                         net (fo=1, routed)           0.000    12.483    dut/reg_result[503]_i_1_n_0
    SLICE_X33Y65         FDRE                                         r  dut/reg_result_reg[503]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        1.481    14.872    dut/clk_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  dut/reg_result_reg[503]/C
                         clock pessimism              0.391    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X33Y65         FDRE (Setup_fdre_C_D)        0.031    15.259    dut/reg_result_reg[503]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -12.483    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 dut/a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/reg_result_reg[510]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        7.066ns  (logic 4.946ns (69.998%)  route 2.120ns (30.001%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        1.733     5.401    dut/clk_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  dut/a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.419     5.820 r  dut/a_reg[7]/Q
                         net (fo=4, routed)           1.517     7.337    dut/a_reg_n_0_[7]
    SLICE_X35Y37         LUT2 (Prop_lut2_I0_O)        0.299     7.636 r  dut/reg_result[393]_i_8/O
                         net (fo=1, routed)           0.000     7.636    dut/reg_result[393]_i_8_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.037 r  dut/reg_result_reg[393]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.037    dut/reg_result_reg[393]_i_3_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.151 r  dut/reg_result_reg[397]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.151    dut/reg_result_reg[397]_i_3_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.265 r  dut/reg_result_reg[401]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.265    dut/reg_result_reg[401]_i_3_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.379 r  dut/reg_result_reg[405]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.379    dut/reg_result_reg[405]_i_3_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.493 r  dut/reg_result_reg[409]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.493    dut/reg_result_reg[409]_i_3_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.607 r  dut/reg_result_reg[413]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.607    dut/reg_result_reg[413]_i_3_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.721 r  dut/reg_result_reg[417]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.721    dut/reg_result_reg[417]_i_3_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.835 r  dut/reg_result_reg[421]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.835    dut/reg_result_reg[421]_i_3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  dut/reg_result_reg[425]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.949    dut/reg_result_reg[425]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  dut/reg_result_reg[429]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.063    dut/reg_result_reg[429]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  dut/reg_result_reg[433]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.177    dut/reg_result_reg[433]_i_3_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.291 r  dut/reg_result_reg[437]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.291    dut/reg_result_reg[437]_i_3_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.405 r  dut/reg_result_reg[441]_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.406    dut/reg_result_reg[441]_i_3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  dut/reg_result_reg[445]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.520    dut/reg_result_reg[445]_i_3_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  dut/reg_result_reg[449]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.634    dut/reg_result_reg[449]_i_3_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  dut/reg_result_reg[453]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.748    dut/reg_result_reg[453]_i_3_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  dut/reg_result_reg[457]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.862    dut/reg_result_reg[457]_i_3_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  dut/reg_result_reg[461]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.976    dut/reg_result_reg[461]_i_3_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  dut/reg_result_reg[465]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.090    dut/reg_result_reg[465]_i_3_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  dut/reg_result_reg[469]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.204    dut/reg_result_reg[469]_i_3_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  dut/reg_result_reg[473]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.318    dut/reg_result_reg[473]_i_3_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.432 r  dut/reg_result_reg[477]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.432    dut/reg_result_reg[477]_i_3_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.546 r  dut/reg_result_reg[481]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.546    dut/reg_result_reg[481]_i_3_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.660 r  dut/reg_result_reg[485]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.660    dut/reg_result_reg[485]_i_3_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.774 r  dut/reg_result_reg[489]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.774    dut/reg_result_reg[489]_i_3_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.888 r  dut/reg_result_reg[493]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.888    dut/reg_result_reg[493]_i_3_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.002 r  dut/reg_result_reg[497]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.002    dut/reg_result_reg[497]_i_3_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.116 r  dut/reg_result_reg[501]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.116    dut/reg_result_reg[501]_i_3_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.230 r  dut/reg_result_reg[505]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.230    dut/reg_result_reg[505]_i_3_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.344 r  dut/reg_result_reg[509]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.344    dut/reg_result_reg[509]_i_3_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.566 r  dut/reg_result_reg[513]_i_4/O[0]
                         net (fo=1, routed)           0.603    12.168    dut/add_out[124]
    SLICE_X33Y67         LUT5 (Prop_lut5_I2_O)        0.299    12.467 r  dut/reg_result[510]_i_1/O
                         net (fo=1, routed)           0.000    12.467    dut/reg_result[510]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  dut/reg_result_reg[510]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        1.479    14.870    dut/clk_IBUF_BUFG
    SLICE_X33Y67         FDRE                                         r  dut/reg_result_reg[510]/C
                         clock pessimism              0.391    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X33Y67         FDRE (Setup_fdre_C_D)        0.029    15.255    dut/reg_result_reg[510]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 dut/a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/reg_result_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 4.930ns (69.923%)  route 2.121ns (30.077%))
  Logic Levels:           32  (CARRY4=30 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        1.733     5.401    dut/clk_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  dut/a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.419     5.820 r  dut/a_reg[7]/Q
                         net (fo=4, routed)           1.517     7.337    dut/a_reg_n_0_[7]
    SLICE_X35Y37         LUT2 (Prop_lut2_I0_O)        0.299     7.636 r  dut/reg_result[393]_i_8/O
                         net (fo=1, routed)           0.000     7.636    dut/reg_result[393]_i_8_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.037 r  dut/reg_result_reg[393]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.037    dut/reg_result_reg[393]_i_3_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.151 r  dut/reg_result_reg[397]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.151    dut/reg_result_reg[397]_i_3_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.265 r  dut/reg_result_reg[401]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.265    dut/reg_result_reg[401]_i_3_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.379 r  dut/reg_result_reg[405]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.379    dut/reg_result_reg[405]_i_3_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.493 r  dut/reg_result_reg[409]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.493    dut/reg_result_reg[409]_i_3_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.607 r  dut/reg_result_reg[413]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.607    dut/reg_result_reg[413]_i_3_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.721 r  dut/reg_result_reg[417]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.721    dut/reg_result_reg[417]_i_3_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.835 r  dut/reg_result_reg[421]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.835    dut/reg_result_reg[421]_i_3_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.949 r  dut/reg_result_reg[425]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.949    dut/reg_result_reg[425]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.063 r  dut/reg_result_reg[429]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.063    dut/reg_result_reg[429]_i_3_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.177 r  dut/reg_result_reg[433]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.177    dut/reg_result_reg[433]_i_3_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.291 r  dut/reg_result_reg[437]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.291    dut/reg_result_reg[437]_i_3_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.405 r  dut/reg_result_reg[441]_i_3/CO[3]
                         net (fo=1, routed)           0.001     9.406    dut/reg_result_reg[441]_i_3_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  dut/reg_result_reg[445]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.520    dut/reg_result_reg[445]_i_3_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  dut/reg_result_reg[449]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.634    dut/reg_result_reg[449]_i_3_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  dut/reg_result_reg[453]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.748    dut/reg_result_reg[453]_i_3_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  dut/reg_result_reg[457]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.862    dut/reg_result_reg[457]_i_3_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  dut/reg_result_reg[461]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.976    dut/reg_result_reg[461]_i_3_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  dut/reg_result_reg[465]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.090    dut/reg_result_reg[465]_i_3_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  dut/reg_result_reg[469]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.204    dut/reg_result_reg[469]_i_3_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  dut/reg_result_reg[473]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.318    dut/reg_result_reg[473]_i_3_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.432 r  dut/reg_result_reg[477]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.432    dut/reg_result_reg[477]_i_3_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.546 r  dut/reg_result_reg[481]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.546    dut/reg_result_reg[481]_i_3_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.660 r  dut/reg_result_reg[485]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.660    dut/reg_result_reg[485]_i_3_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.774 r  dut/reg_result_reg[489]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.774    dut/reg_result_reg[489]_i_3_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.888 r  dut/reg_result_reg[493]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.888    dut/reg_result_reg[493]_i_3_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.002 r  dut/reg_result_reg[497]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.002    dut/reg_result_reg[497]_i_3_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.116 r  dut/reg_result_reg[501]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.116    dut/reg_result_reg[501]_i_3_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.230 r  dut/reg_result_reg[505]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.230    dut/reg_result_reg[505]_i_3_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.543 r  dut/reg_result_reg[509]_i_3/O[3]
                         net (fo=1, routed)           0.603    12.146    dut/add_out[123]
    SLICE_X33Y66         LUT5 (Prop_lut5_I2_O)        0.306    12.452 r  dut/reg_result[509]_i_1/O
                         net (fo=1, routed)           0.000    12.452    dut/reg_result[509]_i_1_n_0
    SLICE_X33Y66         FDRE                                         r  dut/reg_result_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        1.480    14.871    dut/clk_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  dut/reg_result_reg[509]/C
                         clock pessimism              0.391    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X33Y66         FDRE (Setup_fdre_C_D)        0.032    15.259    dut/reg_result_reg[509]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -12.452    
  -------------------------------------------------------------------
                         slack                                  2.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dut/a_reg[190]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/a_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.210ns (51.643%)  route 0.197ns (48.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        0.566     1.478    dut/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  dut/a_reg[190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  dut/a_reg[190]/Q
                         net (fo=1, routed)           0.197     1.838    dut/a_reg_n_0_[190]
    SLICE_X31Y51         LUT3 (Prop_lut3_I1_O)        0.046     1.884 r  dut/a[62]_i_1/O
                         net (fo=1, routed)           0.000     1.884    dut/a[62]_i_1_n_0
    SLICE_X31Y51         FDRE                                         r  dut/a_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        0.829     1.988    dut/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  dut/a_reg[62]/C
                         clock pessimism             -0.247     1.741    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.107     1.848    dut/a_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 in_b_reg[180]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/b_reg[180]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.023%)  route 0.218ns (53.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        0.563     1.475    clk_IBUF_BUFG
    SLICE_X22Y49         FDRE                                         r  in_b_reg[180]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  in_b_reg[180]/Q
                         net (fo=2, routed)           0.218     1.834    dut/Q[180]
    SLICE_X22Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.879 r  dut/b[180]_i_1/O
                         net (fo=1, routed)           0.000     1.879    dut/p_1_in[180]
    SLICE_X22Y50         FDRE                                         r  dut/b_reg[180]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        0.826     1.985    dut/clk_IBUF_BUFG
    SLICE_X22Y50         FDRE                                         r  dut/b_reg[180]/C
                         clock pessimism             -0.247     1.738    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.091     1.829    dut/b_reg[180]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dut/a_reg[316]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/a_reg[188]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.529%)  route 0.231ns (52.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        0.566     1.478    dut/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  dut/a_reg[316]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  dut/a_reg[316]/Q
                         net (fo=1, routed)           0.231     1.872    dut/a_reg_n_0_[316]
    SLICE_X28Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.917 r  dut/a[188]_i_1/O
                         net (fo=1, routed)           0.000     1.917    dut/a[188]_i_1_n_0
    SLICE_X28Y50         FDRE                                         r  dut/a_reg[188]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        0.829     1.988    dut/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  dut/a_reg[188]/C
                         clock pessimism             -0.247     1.741    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.120     1.861    dut/a_reg[188]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dut/reg_result_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/reg_result_reg[173]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.980%)  route 0.218ns (51.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        0.593     1.505    dut/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  dut/reg_result_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  dut/reg_result_reg[175]/Q
                         net (fo=3, routed)           0.218     1.886    dut/result[175]
    SLICE_X41Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.931 r  dut/reg_result[173]_i_1/O
                         net (fo=1, routed)           0.000     1.931    dut/reg_result[173]_i_1_n_0
    SLICE_X41Y50         FDRE                                         r  dut/reg_result_reg[173]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        0.859     2.018    dut/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  dut/reg_result_reg[173]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.092     1.863    dut/reg_result_reg[173]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dut/reg_result_reg[183]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/reg_result_reg[181]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.209ns (44.180%)  route 0.264ns (55.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        0.587     1.499    dut/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  dut/reg_result_reg[183]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  dut/reg_result_reg[183]/Q
                         net (fo=3, routed)           0.264     1.927    dut/result[183]
    SLICE_X38Y49         LUT3 (Prop_lut3_I1_O)        0.045     1.972 r  dut/reg_result[181]_i_1/O
                         net (fo=1, routed)           0.000     1.972    dut/reg_result[181]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  dut/reg_result_reg[181]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        0.862     2.021    dut/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  dut/reg_result_reg[181]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.121     1.895    dut/reg_result_reg[181]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dut/reg_result_reg[179]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/reg_result_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.209ns (44.195%)  route 0.264ns (55.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        0.593     1.505    dut/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  dut/reg_result_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  dut/reg_result_reg[179]/Q
                         net (fo=3, routed)           0.264     1.933    dut/result[179]
    SLICE_X42Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.978 r  dut/reg_result[51]_i_1/O
                         net (fo=1, routed)           0.000     1.978    dut/reg_result[51]_i_1_n_0
    SLICE_X42Y51         FDRE                                         r  dut/reg_result_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        0.859     2.018    dut/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  dut/reg_result_reg[51]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.121     1.892    dut/reg_result_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dut/b_reg[186]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/b_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.230ns (47.891%)  route 0.250ns (52.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        0.566     1.478    dut/clk_IBUF_BUFG
    SLICE_X26Y48         FDRE                                         r  dut/b_reg[186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  dut/b_reg[186]/Q
                         net (fo=1, routed)           0.250     1.856    dut/b_reg_n_0_[186]
    SLICE_X30Y50         LUT3 (Prop_lut3_I1_O)        0.102     1.958 r  dut/b[58]_i_1/O
                         net (fo=1, routed)           0.000     1.958    dut/p_1_in[58]
    SLICE_X30Y50         FDRE                                         r  dut/b_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        0.829     1.988    dut/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  dut/b_reg[58]/C
                         clock pessimism             -0.247     1.741    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.131     1.872    dut/b_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dut/reg_result_reg[426]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/reg_result_reg[298]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.187ns (39.821%)  route 0.283ns (60.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        0.592     1.504    dut/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  dut/reg_result_reg[426]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  dut/reg_result_reg[426]/Q
                         net (fo=3, routed)           0.283     1.927    dut/result[426]
    SLICE_X43Y51         LUT3 (Prop_lut3_I0_O)        0.046     1.973 r  dut/reg_result[298]_i_1/O
                         net (fo=1, routed)           0.000     1.973    dut/reg_result[298]_i_1_n_0
    SLICE_X43Y51         FDRE                                         r  dut/reg_result_reg[298]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        0.859     2.018    dut/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  dut/reg_result_reg[298]/C
                         clock pessimism             -0.247     1.771    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.107     1.878    dut/reg_result_reg[298]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dut/reg_result_reg[293]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/reg_result_reg[291]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.231ns (45.936%)  route 0.272ns (54.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        0.589     1.501    dut/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  dut/reg_result_reg[293]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  dut/reg_result_reg[293]/Q
                         net (fo=3, routed)           0.272     1.901    dut/result[293]
    SLICE_X38Y48         LUT3 (Prop_lut3_I1_O)        0.103     2.004 r  dut/reg_result[291]_i_1/O
                         net (fo=1, routed)           0.000     2.004    dut/reg_result[291]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  dut/reg_result_reg[291]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        0.862     2.021    dut/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  dut/reg_result_reg[291]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.131     1.905    dut/reg_result_reg[291]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dut/reg_result_reg[309]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/reg_result_reg[307]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.249ns (49.145%)  route 0.258ns (50.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        0.587     1.499    dut/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  dut/reg_result_reg[309]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.148     1.647 r  dut/reg_result_reg[309]/Q
                         net (fo=3, routed)           0.258     1.904    dut/result[309]
    SLICE_X38Y49         LUT3 (Prop_lut3_I1_O)        0.101     2.005 r  dut/reg_result[307]_i_1/O
                         net (fo=1, routed)           0.000     2.005    dut/reg_result[307]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  dut/reg_result_reg[307]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2588, routed)        0.862     2.021    dut/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  dut/reg_result_reg[307]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.131     1.905    dut/reg_result_reg[307]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y42    dut/a_reg[164]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y42    dut/a_reg[165]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X26Y42    dut/a_reg[166]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X26Y42    dut/a_reg[167]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y43    dut/a_reg[168]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y43    dut/a_reg[169]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y41    dut/a_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X26Y44    dut/a_reg[170]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X26Y44    dut/a_reg[171]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y66    in_b_reg[364]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66    in_b_reg[365]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66    dut/a_reg[244]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66    dut/a_reg[245]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y67    dut/a_reg[500]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y67    dut/a_reg[501]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y66    dut/b_reg[364]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y66    dut/b_reg[365]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66    in_a_reg[244]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66    in_a_reg[245]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42    dut/a_reg[164]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42    dut/a_reg[165]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X26Y42    dut/a_reg[166]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X26Y42    dut/a_reg[167]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43    dut/a_reg[168]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43    dut/a_reg[168]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43    dut/a_reg[169]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43    dut/a_reg[169]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y41    dut/a_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X26Y44    dut/a_reg[170]/C



