#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Dec 14 20:24:46 2021
# Process ID: 12276
# Current directory: E:/Lab3/test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13108 E:\Lab3\test\test.xpr
# Log file: E:/Lab3/test/vivado.log
# Journal file: E:/Lab3/test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Lab3/test/test.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Lab3/test/test.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 1125.363 ; gain = 0.000
update_compile_order -fileset sources_1
set_property target_language VHDL [current_project]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Lab3/test/test.srcs/sources_1/new/test.vhd] -no_script -reset -force -quiet
remove_files  E:/Lab3/test/test.srcs/sources_1/new/test.vhd
file delete -force E:/Lab3/test/test.srcs/sources_1/new/test.vhd
set_property is_enabled false [get_files  E:/Lab3/test/test.srcs/sim_1/new/testbench.vhd]
set_property is_enabled true [get_files  E:/Lab3/test/test.srcs/sim_1/new/testbench.vhd]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shiftreg_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shiftreg_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shiftreg_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab3/test/test.srcs/sources_1/new/Dflipflop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Dflipflop'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab3/test/test.srcs/sources_1/new/mux4to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux4to1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shiftreg'
ERROR: [VRFC 10-3202] cannot read from 'out' object 'q' ; use 'buffer' or 'inout' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:37]
ERROR: [VRFC 10-8350] formal port 'w0' of mode 'in' cannot be associated with actual port 'q' of mode 'out' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:37]
ERROR: [VRFC 10-3031] 'q' with mode 'out' cannot be read [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:37]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'q' ; use 'buffer' or 'inout' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:39]
ERROR: [VRFC 10-8350] formal port 'w0' of mode 'in' cannot be associated with actual port 'q' of mode 'out' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:39]
ERROR: [VRFC 10-3031] 'q' with mode 'out' cannot be read [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:39]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'q' ; use 'buffer' or 'inout' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:41]
ERROR: [VRFC 10-8350] formal port 'w0' of mode 'in' cannot be associated with actual port 'q' of mode 'out' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:41]
ERROR: [VRFC 10-3031] 'q' with mode 'out' cannot be read [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:41]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'q' ; use 'buffer' or 'inout' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:43]
ERROR: [VRFC 10-8350] formal port 'w0' of mode 'in' cannot be associated with actual port 'q' of mode 'out' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:43]
ERROR: [VRFC 10-3031] 'q' with mode 'out' cannot be read [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:43]
ERROR: [VRFC 10-3782] unit 'structure' ignored due to previous errors [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:15]
INFO: [VRFC 10-3070] VHDL file 'E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Lab3/test/test.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Lab3/test/test.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shiftreg_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shiftreg_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shiftreg_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab3/test/test.srcs/sources_1/new/Dflipflop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Dflipflop'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab3/test/test.srcs/sources_1/new/mux4to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux4to1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shiftreg'
ERROR: [VRFC 10-3202] cannot read from 'out' object 'q' ; use 'buffer' or 'inout' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:37]
ERROR: [VRFC 10-8350] formal port 'w0' of mode 'in' cannot be associated with actual port 'q' of mode 'out' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:37]
ERROR: [VRFC 10-3031] 'q' with mode 'out' cannot be read [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:37]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'q' ; use 'buffer' or 'inout' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:39]
ERROR: [VRFC 10-8350] formal port 'w0' of mode 'in' cannot be associated with actual port 'q' of mode 'out' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:39]
ERROR: [VRFC 10-3031] 'q' with mode 'out' cannot be read [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:39]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'q' ; use 'buffer' or 'inout' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:41]
ERROR: [VRFC 10-8350] formal port 'w0' of mode 'in' cannot be associated with actual port 'q' of mode 'out' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:41]
ERROR: [VRFC 10-3031] 'q' with mode 'out' cannot be read [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:41]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'q' ; use 'buffer' or 'inout' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:43]
ERROR: [VRFC 10-8350] formal port 'w0' of mode 'in' cannot be associated with actual port 'q' of mode 'out' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:43]
ERROR: [VRFC 10-3031] 'q' with mode 'out' cannot be read [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:43]
ERROR: [VRFC 10-3782] unit 'structure' ignored due to previous errors [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:15]
INFO: [VRFC 10-3070] VHDL file 'E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Lab3/test/test.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Lab3/test/test.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shiftreg_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shiftreg_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shiftreg_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab3/test/test.srcs/sources_1/new/Dflipflop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Dflipflop'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab3/test/test.srcs/sources_1/new/mux4to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux4to1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shiftreg'
ERROR: [VRFC 10-3202] cannot read from 'out' object 'q' ; use 'buffer' or 'inout' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:37]
ERROR: [VRFC 10-8350] formal port 'w0' of mode 'in' cannot be associated with actual port 'q' of mode 'out' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:37]
ERROR: [VRFC 10-3031] 'q' with mode 'out' cannot be read [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:37]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'q' ; use 'buffer' or 'inout' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:39]
ERROR: [VRFC 10-8350] formal port 'w0' of mode 'in' cannot be associated with actual port 'q' of mode 'out' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:39]
ERROR: [VRFC 10-3031] 'q' with mode 'out' cannot be read [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:39]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'q' ; use 'buffer' or 'inout' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:41]
ERROR: [VRFC 10-8350] formal port 'w0' of mode 'in' cannot be associated with actual port 'q' of mode 'out' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:41]
ERROR: [VRFC 10-3031] 'q' with mode 'out' cannot be read [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:41]
ERROR: [VRFC 10-3202] cannot read from 'out' object 'q' ; use 'buffer' or 'inout' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:43]
ERROR: [VRFC 10-8350] formal port 'w0' of mode 'in' cannot be associated with actual port 'q' of mode 'out' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:43]
ERROR: [VRFC 10-3031] 'q' with mode 'out' cannot be read [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:43]
ERROR: [VRFC 10-3782] unit 'structure' ignored due to previous errors [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:15]
INFO: [VRFC 10-3070] VHDL file 'E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Lab3/test/test.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Lab3/test/test.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shiftreg_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shiftreg_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shiftreg_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab3/test/test.srcs/sources_1/new/Dflipflop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Dflipflop'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab3/test/test.srcs/sources_1/new/mux4to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux4to1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shiftreg'
ERROR: [VRFC 10-8350] formal port 'q' of mode 'out' cannot be associated with actual port 'q' of mode 'buffer' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:46]
ERROR: [VRFC 10-8350] formal port 'q' of mode 'out' cannot be associated with actual port 'q' of mode 'buffer' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:48]
ERROR: [VRFC 10-8350] formal port 'q' of mode 'out' cannot be associated with actual port 'q' of mode 'buffer' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:50]
ERROR: [VRFC 10-8350] formal port 'q' of mode 'out' cannot be associated with actual port 'q' of mode 'buffer' [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:52]
ERROR: [VRFC 10-3782] unit 'structure' ignored due to previous errors [E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd:15]
INFO: [VRFC 10-3070] VHDL file 'E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Lab3/test/test.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Lab3/test/test.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shiftreg_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shiftreg_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shiftreg_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab3/test/test.srcs/sources_1/new/Dflipflop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Dflipflop'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab3/test/test.srcs/sources_1/new/mux4to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux4to1'
ERROR: [VRFC 10-3549] near 'bffer' ; 0 visible identifiers match here [E:/Lab3/test/test.srcs/sources_1/new/mux4to1.vhd:11]
ERROR: [VRFC 10-2989] 'bffer' is not declared [E:/Lab3/test/test.srcs/sources_1/new/mux4to1.vhd:11]
ERROR: [VRFC 10-3782] unit 'mux4to1' ignored due to previous errors [E:/Lab3/test/test.srcs/sources_1/new/mux4to1.vhd:5]
INFO: [VRFC 10-3070] VHDL file 'E:/Lab3/test/test.srcs/sources_1/new/mux4to1.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Lab3/test/test.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Lab3/test/test.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shiftreg_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shiftreg_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shiftreg_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab3/test/test.srcs/sources_1/new/Dflipflop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Dflipflop'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab3/test/test.srcs/sources_1/new/mux4to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux4to1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab3/test/test.srcs/sources_1/new/shiftreg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shiftreg'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab3/test/test.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shiftreg_test'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
"xelab -wto 2bf3fbb363e64041ae7e14424610cfe3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shiftreg_test_behav xil_defaultlib.shiftreg_test -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2bf3fbb363e64041ae7e14424610cfe3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shiftreg_test_behav xil_defaultlib.shiftreg_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux4to1 [mux4to1_default]
Compiling architecture behavioral of entity xil_defaultlib.Dflipflop [dflipflop_default]
Compiling architecture structure of entity xil_defaultlib.shiftreg [shiftreg_default]
Compiling architecture behavior of entity xil_defaultlib.shiftreg_test
Built simulation snapshot shiftreg_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shiftreg_test_behav -key {Behavioral:sim_1:Functional:shiftreg_test} -tclbatch {shiftreg_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shiftreg_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shiftreg_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1125.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shiftreg_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shiftreg_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shiftreg_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab3/test/test.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shiftreg_test'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
"xelab -wto 2bf3fbb363e64041ae7e14424610cfe3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shiftreg_test_behav xil_defaultlib.shiftreg_test -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2bf3fbb363e64041ae7e14424610cfe3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shiftreg_test_behav xil_defaultlib.shiftreg_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux4to1 [mux4to1_default]
Compiling architecture behavioral of entity xil_defaultlib.Dflipflop [dflipflop_default]
Compiling architecture structure of entity xil_defaultlib.shiftreg [shiftreg_default]
Compiling architecture behavior of entity xil_defaultlib.shiftreg_test
Built simulation snapshot shiftreg_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shiftreg_test_behav -key {Behavioral:sim_1:Functional:shiftreg_test} -tclbatch {shiftreg_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shiftreg_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shiftreg_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1869.348 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shiftreg_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shiftreg_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shiftreg_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab3/test/test.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shiftreg_test'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
"xelab -wto 2bf3fbb363e64041ae7e14424610cfe3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shiftreg_test_behav xil_defaultlib.shiftreg_test -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2bf3fbb363e64041ae7e14424610cfe3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shiftreg_test_behav xil_defaultlib.shiftreg_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux4to1 [mux4to1_default]
Compiling architecture behavioral of entity xil_defaultlib.Dflipflop [dflipflop_default]
Compiling architecture structure of entity xil_defaultlib.shiftreg [shiftreg_default]
Compiling architecture behavior of entity xil_defaultlib.shiftreg_test
Built simulation snapshot shiftreg_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shiftreg_test_behav -key {Behavioral:sim_1:Functional:shiftreg_test} -tclbatch {shiftreg_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shiftreg_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shiftreg_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1945.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'shiftreg_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'shiftreg_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shiftreg_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab3/test/test.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shiftreg_test'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
"xelab -wto 2bf3fbb363e64041ae7e14424610cfe3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shiftreg_test_behav xil_defaultlib.shiftreg_test -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2bf3fbb363e64041ae7e14424610cfe3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shiftreg_test_behav xil_defaultlib.shiftreg_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux4to1 [mux4to1_default]
Compiling architecture behavioral of entity xil_defaultlib.Dflipflop [dflipflop_default]
Compiling architecture structure of entity xil_defaultlib.shiftreg [shiftreg_default]
Compiling architecture behavior of entity xil_defaultlib.shiftreg_test
Built simulation snapshot shiftreg_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Lab3/test/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shiftreg_test_behav -key {Behavioral:sim_1:Functional:shiftreg_test} -tclbatch {shiftreg_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source shiftreg_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shiftreg_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1945.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 14 21:06:43 2021...
