// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VVentus__Syms.h"


VL_ATTR_COLD void VVentus___024root__trace_init_sub__TOP__0(VVentus___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VVentus__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VVentus___024root__trace_init_sub__TOP__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+52619,"io_host_req_ready", false,-1);
    tracep->declBit(c+52620,"io_host_req_valid", false,-1);
    tracep->declBus(c+52621,"io_host_req_bits_host_wg_id", false,-1, 4,0);
    tracep->declBus(c+52622,"io_host_req_bits_host_num_wf", false,-1, 2,0);
    tracep->declBus(c+52623,"io_host_req_bits_host_wf_size", false,-1, 9,0);
    tracep->declBus(c+52624,"io_host_req_bits_host_start_pc", false,-1, 31,0);
    tracep->declBus(c+52625,"io_host_req_bits_host_vgpr_size_total", false,-1, 12,0);
    tracep->declBus(c+52626,"io_host_req_bits_host_sgpr_size_total", false,-1, 12,0);
    tracep->declBus(c+52627,"io_host_req_bits_host_lds_size_total", false,-1, 12,0);
    tracep->declBus(c+52628,"io_host_req_bits_host_gds_size_total", false,-1, 10,0);
    tracep->declBus(c+52629,"io_host_req_bits_host_vgpr_size_per_wf", false,-1, 12,0);
    tracep->declBus(c+52630,"io_host_req_bits_host_sgpr_size_per_wf", false,-1, 12,0);
    tracep->declBus(c+52631,"io_host_req_bits_host_gds_baseaddr", false,-1, 31,0);
    tracep->declBit(c+52632,"io_host_rsp_ready", false,-1);
    tracep->declBit(c+52633,"io_host_rsp_valid", false,-1);
    tracep->declBus(c+52634,"io_host_rsp_bits_inflight_wg_buffer_host_wf_done_wg_id", false,-1, 4,0);
    tracep->declBit(c+52635,"io_out_a_ready", false,-1);
    tracep->declBit(c+52636,"io_out_a_valid", false,-1);
    tracep->declBus(c+52637,"io_out_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+52638,"io_out_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+52639,"io_out_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+52640,"io_out_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+52641,"io_out_a_bits_mask", false,-1, 3,0);
    tracep->declArray(c+52642,"io_out_a_bits_data", false,-1, 127,0);
    tracep->declBit(c+52646,"io_out_d_ready", false,-1);
    tracep->declBit(c+52647,"io_out_d_valid", false,-1);
    tracep->declBus(c+52648,"io_out_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+52649,"io_out_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+52650,"io_out_d_bits_source", false,-1, 3,0);
    tracep->declArray(c+52651,"io_out_d_bits_data", false,-1, 127,0);
    tracep->pushNamePrefix("GPGPU_top ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+52619,"io_host_req_ready", false,-1);
    tracep->declBit(c+52620,"io_host_req_valid", false,-1);
    tracep->declBus(c+52621,"io_host_req_bits_host_wg_id", false,-1, 4,0);
    tracep->declBus(c+52622,"io_host_req_bits_host_num_wf", false,-1, 2,0);
    tracep->declBus(c+52623,"io_host_req_bits_host_wf_size", false,-1, 9,0);
    tracep->declBus(c+52624,"io_host_req_bits_host_start_pc", false,-1, 31,0);
    tracep->declBus(c+52625,"io_host_req_bits_host_vgpr_size_total", false,-1, 12,0);
    tracep->declBus(c+52626,"io_host_req_bits_host_sgpr_size_total", false,-1, 12,0);
    tracep->declBus(c+52627,"io_host_req_bits_host_lds_size_total", false,-1, 12,0);
    tracep->declBus(c+52628,"io_host_req_bits_host_gds_size_total", false,-1, 10,0);
    tracep->declBus(c+52629,"io_host_req_bits_host_vgpr_size_per_wf", false,-1, 12,0);
    tracep->declBus(c+52630,"io_host_req_bits_host_sgpr_size_per_wf", false,-1, 12,0);
    tracep->declBus(c+52631,"io_host_req_bits_host_gds_baseaddr", false,-1, 31,0);
    tracep->declBit(c+52632,"io_host_rsp_ready", false,-1);
    tracep->declBit(c+52633,"io_host_rsp_valid", false,-1);
    tracep->declBus(c+52634,"io_host_rsp_bits_inflight_wg_buffer_host_wf_done_wg_id", false,-1, 4,0);
    tracep->declBit(c+52635,"io_out_a_ready", false,-1);
    tracep->declBit(c+52636,"io_out_a_valid", false,-1);
    tracep->declBus(c+52637,"io_out_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+52638,"io_out_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+52639,"io_out_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+52640,"io_out_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+52641,"io_out_a_bits_mask", false,-1, 3,0);
    tracep->declArray(c+52642,"io_out_a_bits_data", false,-1, 127,0);
    tracep->declBit(c+52646,"io_out_d_ready", false,-1);
    tracep->declBit(c+52647,"io_out_d_valid", false,-1);
    tracep->declBus(c+52648,"io_out_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+52649,"io_out_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+52650,"io_out_d_bits_source", false,-1, 3,0);
    tracep->declArray(c+52651,"io_out_d_bits_data", false,-1, 127,0);
    tracep->declBit(c+52617,"cta_clock", false,-1);
    tracep->declBit(c+52618,"cta_reset", false,-1);
    tracep->declBit(c+52619,"cta_io_host2CTA_ready", false,-1);
    tracep->declBit(c+52620,"cta_io_host2CTA_valid", false,-1);
    tracep->declBus(c+52621,"cta_io_host2CTA_bits_host_wg_id", false,-1, 4,0);
    tracep->declBus(c+52622,"cta_io_host2CTA_bits_host_num_wf", false,-1, 2,0);
    tracep->declBus(c+52623,"cta_io_host2CTA_bits_host_wf_size", false,-1, 9,0);
    tracep->declBus(c+52624,"cta_io_host2CTA_bits_host_start_pc", false,-1, 31,0);
    tracep->declBus(c+52625,"cta_io_host2CTA_bits_host_vgpr_size_total", false,-1, 12,0);
    tracep->declBus(c+52626,"cta_io_host2CTA_bits_host_sgpr_size_total", false,-1, 12,0);
    tracep->declBus(c+52627,"cta_io_host2CTA_bits_host_lds_size_total", false,-1, 12,0);
    tracep->declBus(c+52628,"cta_io_host2CTA_bits_host_gds_size_total", false,-1, 10,0);
    tracep->declBus(c+52629,"cta_io_host2CTA_bits_host_vgpr_size_per_wf", false,-1, 12,0);
    tracep->declBus(c+52630,"cta_io_host2CTA_bits_host_sgpr_size_per_wf", false,-1, 12,0);
    tracep->declBus(c+52631,"cta_io_host2CTA_bits_host_gds_baseaddr", false,-1, 31,0);
    tracep->declBit(c+52632,"cta_io_CTA2host_ready", false,-1);
    tracep->declBit(c+52633,"cta_io_CTA2host_valid", false,-1);
    tracep->declBus(c+52634,"cta_io_CTA2host_bits_inflight_wg_buffer_host_wf_done_wg_id", false,-1, 4,0);
    tracep->declBit(c+373,"cta_io_CTA2warp_0_ready", false,-1);
    tracep->declBit(c+374,"cta_io_CTA2warp_0_valid", false,-1);
    tracep->declBus(c+375,"cta_io_CTA2warp_0_bits_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"cta_io_CTA2warp_0_bits_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"cta_io_CTA2warp_0_bits_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"cta_io_CTA2warp_0_bits_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"cta_io_CTA2warp_0_bits_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"cta_io_CTA2warp_0_bits_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"cta_io_CTA2warp_0_bits_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"cta_io_CTA2warp_0_bits_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+383,"cta_io_CTA2warp_1_ready", false,-1);
    tracep->declBit(c+384,"cta_io_CTA2warp_1_valid", false,-1);
    tracep->declBus(c+375,"cta_io_CTA2warp_1_bits_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"cta_io_CTA2warp_1_bits_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"cta_io_CTA2warp_1_bits_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"cta_io_CTA2warp_1_bits_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"cta_io_CTA2warp_1_bits_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"cta_io_CTA2warp_1_bits_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"cta_io_CTA2warp_1_bits_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"cta_io_CTA2warp_1_bits_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+385,"cta_io_warp2CTA_0_valid", false,-1);
    tracep->declBus(c+386,"cta_io_warp2CTA_0_bits_cu2dispatch_wf_tag_done", false,-1, 4,0);
    tracep->declBit(c+387,"cta_io_warp2CTA_1_valid", false,-1);
    tracep->declBus(c+388,"cta_io_warp2CTA_1_bits_cu2dispatch_wf_tag_done", false,-1, 4,0);
    tracep->declBit(c+52617,"SM_wrapper_clock", false,-1);
    tracep->declBit(c+52618,"SM_wrapper_reset", false,-1);
    tracep->declBit(c+373,"SM_wrapper_io_CTAreq_ready", false,-1);
    tracep->declBit(c+374,"SM_wrapper_io_CTAreq_valid", false,-1);
    tracep->declBus(c+375,"SM_wrapper_io_CTAreq_bits_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"SM_wrapper_io_CTAreq_bits_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"SM_wrapper_io_CTAreq_bits_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"SM_wrapper_io_CTAreq_bits_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"SM_wrapper_io_CTAreq_bits_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"SM_wrapper_io_CTAreq_bits_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"SM_wrapper_io_CTAreq_bits_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"SM_wrapper_io_CTAreq_bits_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+385,"SM_wrapper_io_CTArsp_valid", false,-1);
    tracep->declBus(c+386,"SM_wrapper_io_CTArsp_bits_cu2dispatch_wf_tag_done", false,-1, 4,0);
    tracep->declBit(c+389,"SM_wrapper_io_memRsp_ready", false,-1);
    tracep->declBit(c+390,"SM_wrapper_io_memRsp_valid", false,-1);
    tracep->declBus(c+391,"SM_wrapper_io_memRsp_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"SM_wrapper_io_memRsp_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"SM_wrapper_io_memRsp_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"SM_wrapper_io_memRsp_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"SM_wrapper_io_memRsp_bits_d_data_3", false,-1, 31,0);
    tracep->declBus(c+396,"SM_wrapper_io_memRsp_bits_d_source", false,-1, 2,0);
    tracep->declBit(c+5,"SM_wrapper_io_memReq_ready", false,-1);
    tracep->declBit(c+397,"SM_wrapper_io_memReq_valid", false,-1);
    tracep->declBus(c+398,"SM_wrapper_io_memReq_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+399,"SM_wrapper_io_memReq_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+400,"SM_wrapper_io_memReq_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+401,"SM_wrapper_io_memReq_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+402,"SM_wrapper_io_memReq_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+403,"SM_wrapper_io_memReq_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+404,"SM_wrapper_io_memReq_bits_a_mask_0", false,-1);
    tracep->declBit(c+405,"SM_wrapper_io_memReq_bits_a_mask_1", false,-1);
    tracep->declBit(c+406,"SM_wrapper_io_memReq_bits_a_mask_2", false,-1);
    tracep->declBit(c+407,"SM_wrapper_io_memReq_bits_a_mask_3", false,-1);
    tracep->declBus(c+408,"SM_wrapper_io_memReq_bits_a_source", false,-1, 2,0);
    tracep->declBit(c+52617,"SM_wrapper_1_clock", false,-1);
    tracep->declBit(c+52618,"SM_wrapper_1_reset", false,-1);
    tracep->declBit(c+383,"SM_wrapper_1_io_CTAreq_ready", false,-1);
    tracep->declBit(c+384,"SM_wrapper_1_io_CTAreq_valid", false,-1);
    tracep->declBus(c+375,"SM_wrapper_1_io_CTAreq_bits_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"SM_wrapper_1_io_CTAreq_bits_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"SM_wrapper_1_io_CTAreq_bits_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"SM_wrapper_1_io_CTAreq_bits_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"SM_wrapper_1_io_CTAreq_bits_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"SM_wrapper_1_io_CTAreq_bits_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"SM_wrapper_1_io_CTAreq_bits_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"SM_wrapper_1_io_CTAreq_bits_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+387,"SM_wrapper_1_io_CTArsp_valid", false,-1);
    tracep->declBus(c+388,"SM_wrapper_1_io_CTArsp_bits_cu2dispatch_wf_tag_done", false,-1, 4,0);
    tracep->declBit(c+409,"SM_wrapper_1_io_memRsp_ready", false,-1);
    tracep->declBit(c+410,"SM_wrapper_1_io_memRsp_valid", false,-1);
    tracep->declBus(c+391,"SM_wrapper_1_io_memRsp_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"SM_wrapper_1_io_memRsp_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"SM_wrapper_1_io_memRsp_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"SM_wrapper_1_io_memRsp_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"SM_wrapper_1_io_memRsp_bits_d_data_3", false,-1, 31,0);
    tracep->declBus(c+396,"SM_wrapper_1_io_memRsp_bits_d_source", false,-1, 2,0);
    tracep->declBit(c+6,"SM_wrapper_1_io_memReq_ready", false,-1);
    tracep->declBit(c+411,"SM_wrapper_1_io_memReq_valid", false,-1);
    tracep->declBus(c+412,"SM_wrapper_1_io_memReq_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+413,"SM_wrapper_1_io_memReq_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+414,"SM_wrapper_1_io_memReq_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+415,"SM_wrapper_1_io_memReq_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+416,"SM_wrapper_1_io_memReq_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+417,"SM_wrapper_1_io_memReq_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+418,"SM_wrapper_1_io_memReq_bits_a_mask_0", false,-1);
    tracep->declBit(c+419,"SM_wrapper_1_io_memReq_bits_a_mask_1", false,-1);
    tracep->declBit(c+420,"SM_wrapper_1_io_memReq_bits_a_mask_2", false,-1);
    tracep->declBit(c+421,"SM_wrapper_1_io_memReq_bits_a_mask_3", false,-1);
    tracep->declBus(c+422,"SM_wrapper_1_io_memReq_bits_a_source", false,-1, 2,0);
    tracep->declBit(c+52617,"l2cache_clock", false,-1);
    tracep->declBit(c+52618,"l2cache_reset", false,-1);
    tracep->declBit(c+5,"l2cache_io_in_a_ready", false,-1);
    tracep->declBit(c+423,"l2cache_io_in_a_valid", false,-1);
    tracep->declBus(c+424,"l2cache_io_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+425,"l2cache_io_in_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+426,"l2cache_io_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+427,"l2cache_io_in_a_bits_mask", false,-1, 3,0);
    tracep->declArray(c+428,"l2cache_io_in_a_bits_data", false,-1, 127,0);
    tracep->declBit(c+432,"l2cache_io_in_d_ready", false,-1);
    tracep->declBit(c+433,"l2cache_io_in_d_valid", false,-1);
    tracep->declBus(c+434,"l2cache_io_in_d_bits_source", false,-1, 3,0);
    tracep->declArray(c+435,"l2cache_io_in_d_bits_data", false,-1, 127,0);
    tracep->declBus(c+391,"l2cache_io_in_d_bits_address", false,-1, 31,0);
    tracep->declBit(c+52635,"l2cache_io_out_a_ready", false,-1);
    tracep->declBit(c+52636,"l2cache_io_out_a_valid", false,-1);
    tracep->declBus(c+52637,"l2cache_io_out_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+52638,"l2cache_io_out_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+52639,"l2cache_io_out_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+52640,"l2cache_io_out_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+52641,"l2cache_io_out_a_bits_mask", false,-1, 3,0);
    tracep->declArray(c+52642,"l2cache_io_out_a_bits_data", false,-1, 127,0);
    tracep->declBit(c+52647,"l2cache_io_out_d_valid", false,-1);
    tracep->declBus(c+52648,"l2cache_io_out_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+52650,"l2cache_io_out_d_bits_source", false,-1, 3,0);
    tracep->declArray(c+52651,"l2cache_io_out_d_bits_data", false,-1, 127,0);
    tracep->declBit(c+5,"sm2L2Arb_io_memReqVecIn_0_ready", false,-1);
    tracep->declBit(c+397,"sm2L2Arb_io_memReqVecIn_0_valid", false,-1);
    tracep->declBus(c+398,"sm2L2Arb_io_memReqVecIn_0_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+399,"sm2L2Arb_io_memReqVecIn_0_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+400,"sm2L2Arb_io_memReqVecIn_0_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+401,"sm2L2Arb_io_memReqVecIn_0_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+402,"sm2L2Arb_io_memReqVecIn_0_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+403,"sm2L2Arb_io_memReqVecIn_0_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+404,"sm2L2Arb_io_memReqVecIn_0_bits_a_mask_0", false,-1);
    tracep->declBit(c+405,"sm2L2Arb_io_memReqVecIn_0_bits_a_mask_1", false,-1);
    tracep->declBit(c+406,"sm2L2Arb_io_memReqVecIn_0_bits_a_mask_2", false,-1);
    tracep->declBit(c+407,"sm2L2Arb_io_memReqVecIn_0_bits_a_mask_3", false,-1);
    tracep->declBus(c+408,"sm2L2Arb_io_memReqVecIn_0_bits_a_source", false,-1, 2,0);
    tracep->declBit(c+6,"sm2L2Arb_io_memReqVecIn_1_ready", false,-1);
    tracep->declBit(c+411,"sm2L2Arb_io_memReqVecIn_1_valid", false,-1);
    tracep->declBus(c+412,"sm2L2Arb_io_memReqVecIn_1_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+413,"sm2L2Arb_io_memReqVecIn_1_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+414,"sm2L2Arb_io_memReqVecIn_1_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+415,"sm2L2Arb_io_memReqVecIn_1_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+416,"sm2L2Arb_io_memReqVecIn_1_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+417,"sm2L2Arb_io_memReqVecIn_1_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+418,"sm2L2Arb_io_memReqVecIn_1_bits_a_mask_0", false,-1);
    tracep->declBit(c+419,"sm2L2Arb_io_memReqVecIn_1_bits_a_mask_1", false,-1);
    tracep->declBit(c+420,"sm2L2Arb_io_memReqVecIn_1_bits_a_mask_2", false,-1);
    tracep->declBit(c+421,"sm2L2Arb_io_memReqVecIn_1_bits_a_mask_3", false,-1);
    tracep->declBus(c+422,"sm2L2Arb_io_memReqVecIn_1_bits_a_source", false,-1, 2,0);
    tracep->declBit(c+5,"sm2L2Arb_io_memReqOut_ready", false,-1);
    tracep->declBit(c+423,"sm2L2Arb_io_memReqOut_valid", false,-1);
    tracep->declBus(c+424,"sm2L2Arb_io_memReqOut_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+425,"sm2L2Arb_io_memReqOut_bits_source", false,-1, 3,0);
    tracep->declBus(c+426,"sm2L2Arb_io_memReqOut_bits_address", false,-1, 31,0);
    tracep->declBus(c+427,"sm2L2Arb_io_memReqOut_bits_mask", false,-1, 3,0);
    tracep->declArray(c+428,"sm2L2Arb_io_memReqOut_bits_data", false,-1, 127,0);
    tracep->declBit(c+432,"sm2L2Arb_io_memRspIn_ready", false,-1);
    tracep->declBit(c+433,"sm2L2Arb_io_memRspIn_valid", false,-1);
    tracep->declBus(c+434,"sm2L2Arb_io_memRspIn_bits_source", false,-1, 3,0);
    tracep->declArray(c+435,"sm2L2Arb_io_memRspIn_bits_data", false,-1, 127,0);
    tracep->declBus(c+391,"sm2L2Arb_io_memRspIn_bits_address", false,-1, 31,0);
    tracep->declBit(c+389,"sm2L2Arb_io_memRspVecOut_0_ready", false,-1);
    tracep->declBit(c+390,"sm2L2Arb_io_memRspVecOut_0_valid", false,-1);
    tracep->declBus(c+391,"sm2L2Arb_io_memRspVecOut_0_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"sm2L2Arb_io_memRspVecOut_0_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"sm2L2Arb_io_memRspVecOut_0_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"sm2L2Arb_io_memRspVecOut_0_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"sm2L2Arb_io_memRspVecOut_0_bits_d_data_3", false,-1, 31,0);
    tracep->declBus(c+396,"sm2L2Arb_io_memRspVecOut_0_bits_d_source", false,-1, 2,0);
    tracep->declBit(c+409,"sm2L2Arb_io_memRspVecOut_1_ready", false,-1);
    tracep->declBit(c+410,"sm2L2Arb_io_memRspVecOut_1_valid", false,-1);
    tracep->declBus(c+391,"sm2L2Arb_io_memRspVecOut_1_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"sm2L2Arb_io_memRspVecOut_1_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"sm2L2Arb_io_memRspVecOut_1_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"sm2L2Arb_io_memRspVecOut_1_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"sm2L2Arb_io_memRspVecOut_1_bits_d_data_3", false,-1, 31,0);
    tracep->declBus(c+396,"sm2L2Arb_io_memRspVecOut_1_bits_d_source", false,-1, 2,0);
    tracep->pushNamePrefix("cta ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+52619,"io_host2CTA_ready", false,-1);
    tracep->declBit(c+52620,"io_host2CTA_valid", false,-1);
    tracep->declBus(c+52621,"io_host2CTA_bits_host_wg_id", false,-1, 4,0);
    tracep->declBus(c+52622,"io_host2CTA_bits_host_num_wf", false,-1, 2,0);
    tracep->declBus(c+52623,"io_host2CTA_bits_host_wf_size", false,-1, 9,0);
    tracep->declBus(c+52624,"io_host2CTA_bits_host_start_pc", false,-1, 31,0);
    tracep->declBus(c+52625,"io_host2CTA_bits_host_vgpr_size_total", false,-1, 12,0);
    tracep->declBus(c+52626,"io_host2CTA_bits_host_sgpr_size_total", false,-1, 12,0);
    tracep->declBus(c+52627,"io_host2CTA_bits_host_lds_size_total", false,-1, 12,0);
    tracep->declBus(c+52628,"io_host2CTA_bits_host_gds_size_total", false,-1, 10,0);
    tracep->declBus(c+52629,"io_host2CTA_bits_host_vgpr_size_per_wf", false,-1, 12,0);
    tracep->declBus(c+52630,"io_host2CTA_bits_host_sgpr_size_per_wf", false,-1, 12,0);
    tracep->declBus(c+52631,"io_host2CTA_bits_host_gds_baseaddr", false,-1, 31,0);
    tracep->declBit(c+52632,"io_CTA2host_ready", false,-1);
    tracep->declBit(c+52633,"io_CTA2host_valid", false,-1);
    tracep->declBus(c+52634,"io_CTA2host_bits_inflight_wg_buffer_host_wf_done_wg_id", false,-1, 4,0);
    tracep->declBit(c+373,"io_CTA2warp_0_ready", false,-1);
    tracep->declBit(c+374,"io_CTA2warp_0_valid", false,-1);
    tracep->declBus(c+375,"io_CTA2warp_0_bits_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_CTA2warp_0_bits_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_CTA2warp_0_bits_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_CTA2warp_0_bits_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_CTA2warp_0_bits_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_CTA2warp_0_bits_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"io_CTA2warp_0_bits_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"io_CTA2warp_0_bits_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+383,"io_CTA2warp_1_ready", false,-1);
    tracep->declBit(c+384,"io_CTA2warp_1_valid", false,-1);
    tracep->declBus(c+375,"io_CTA2warp_1_bits_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_CTA2warp_1_bits_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_CTA2warp_1_bits_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_CTA2warp_1_bits_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_CTA2warp_1_bits_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_CTA2warp_1_bits_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"io_CTA2warp_1_bits_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"io_CTA2warp_1_bits_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+385,"io_warp2CTA_0_valid", false,-1);
    tracep->declBus(c+386,"io_warp2CTA_0_bits_cu2dispatch_wf_tag_done", false,-1, 4,0);
    tracep->declBit(c+387,"io_warp2CTA_1_valid", false,-1);
    tracep->declBus(c+388,"io_warp2CTA_1_bits_cu2dispatch_wf_tag_done", false,-1, 4,0);
    tracep->declBit(c+52617,"cta_sche_clock", false,-1);
    tracep->declBit(c+52618,"cta_sche_reset", false,-1);
    tracep->declBit(c+52620,"cta_sche_io_host_wg_valid", false,-1);
    tracep->declBus(c+52621,"cta_sche_io_host_wg_id", false,-1, 4,0);
    tracep->declBus(c+52622,"cta_sche_io_host_num_wf", false,-1, 2,0);
    tracep->declBus(c+52623,"cta_sche_io_host_wf_size", false,-1, 9,0);
    tracep->declBus(c+52624,"cta_sche_io_host_start_pc", false,-1, 31,0);
    tracep->declBus(c+52631,"cta_sche_io_host_gds_baseaddr", false,-1, 31,0);
    tracep->declBus(c+52625,"cta_sche_io_host_vgpr_size_total", false,-1, 12,0);
    tracep->declBus(c+52626,"cta_sche_io_host_sgpr_size_total", false,-1, 12,0);
    tracep->declBus(c+52627,"cta_sche_io_host_lds_size_total", false,-1, 12,0);
    tracep->declBus(c+52628,"cta_sche_io_host_gds_size_total", false,-1, 10,0);
    tracep->declBus(c+52629,"cta_sche_io_host_vgpr_size_per_wf", false,-1, 12,0);
    tracep->declBus(c+52630,"cta_sche_io_host_sgpr_size_per_wf", false,-1, 12,0);
    tracep->declBit(c+52619,"cta_sche_io_inflight_wg_buffer_host_rcvd_ack", false,-1);
    tracep->declBit(c+439,"cta_sche_io_inflight_wg_buffer_host_wf_done", false,-1);
    tracep->declBus(c+440,"cta_sche_io_inflight_wg_buffer_host_wf_done_wg_id", false,-1, 4,0);
    tracep->declBus(c+441,"cta_sche_io_dispatch2cu_wf_dispatch", false,-1, 1,0);
    tracep->declBus(c+375,"cta_sche_io_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"cta_sche_io_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"cta_sche_io_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"cta_sche_io_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"cta_sche_io_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"cta_sche_io_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"cta_sche_io_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"cta_sche_io_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+442,"cta_sche_io_cu2dispatch_wf_done", false,-1, 1,0);
    tracep->declBus(c+386,"cta_sche_io_cu2dispatch_wf_tag_done_0", false,-1, 4,0);
    tracep->declBus(c+388,"cta_sche_io_cu2dispatch_wf_tag_done_1", false,-1, 4,0);
    tracep->declBit(c+373,"cta_sche_io_cu2dispatch_ready_for_dispatch_0", false,-1);
    tracep->declBit(c+383,"cta_sche_io_cu2dispatch_ready_for_dispatch_1", false,-1);
    tracep->declBit(c+52617,"wf_done_interface_clock", false,-1);
    tracep->declBit(c+52618,"wf_done_interface_reset", false,-1);
    tracep->declBit(c+439,"wf_done_interface_io_wf_done", false,-1);
    tracep->declBus(c+440,"wf_done_interface_io_wf_done_wg_id", false,-1, 4,0);
    tracep->declBit(c+52632,"wf_done_interface_io_host_wf_done_ready", false,-1);
    tracep->declBit(c+52633,"wf_done_interface_io_host_wf_done_valid", false,-1);
    tracep->declBus(c+52634,"wf_done_interface_io_host_wf_done_wg_id", false,-1, 4,0);
    tracep->pushNamePrefix("cta_sche ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+52620,"io_host_wg_valid", false,-1);
    tracep->declBus(c+52621,"io_host_wg_id", false,-1, 4,0);
    tracep->declBus(c+52622,"io_host_num_wf", false,-1, 2,0);
    tracep->declBus(c+52623,"io_host_wf_size", false,-1, 9,0);
    tracep->declBus(c+52624,"io_host_start_pc", false,-1, 31,0);
    tracep->declBus(c+52631,"io_host_gds_baseaddr", false,-1, 31,0);
    tracep->declBus(c+52625,"io_host_vgpr_size_total", false,-1, 12,0);
    tracep->declBus(c+52626,"io_host_sgpr_size_total", false,-1, 12,0);
    tracep->declBus(c+52627,"io_host_lds_size_total", false,-1, 12,0);
    tracep->declBus(c+52628,"io_host_gds_size_total", false,-1, 10,0);
    tracep->declBus(c+52629,"io_host_vgpr_size_per_wf", false,-1, 12,0);
    tracep->declBus(c+52630,"io_host_sgpr_size_per_wf", false,-1, 12,0);
    tracep->declBit(c+52619,"io_inflight_wg_buffer_host_rcvd_ack", false,-1);
    tracep->declBit(c+439,"io_inflight_wg_buffer_host_wf_done", false,-1);
    tracep->declBus(c+440,"io_inflight_wg_buffer_host_wf_done_wg_id", false,-1, 4,0);
    tracep->declBus(c+441,"io_dispatch2cu_wf_dispatch", false,-1, 1,0);
    tracep->declBus(c+375,"io_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"io_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"io_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+442,"io_cu2dispatch_wf_done", false,-1, 1,0);
    tracep->declBus(c+386,"io_cu2dispatch_wf_tag_done_0", false,-1, 4,0);
    tracep->declBus(c+388,"io_cu2dispatch_wf_tag_done_1", false,-1, 4,0);
    tracep->declBit(c+373,"io_cu2dispatch_ready_for_dispatch_0", false,-1);
    tracep->declBit(c+383,"io_cu2dispatch_ready_for_dispatch_1", false,-1);
    tracep->declBit(c+52617,"allocator_neo_i_clock", false,-1);
    tracep->declBit(c+52618,"allocator_neo_i_reset", false,-1);
    tracep->declBit(c+443,"allocator_neo_i_io_allocator_cu_valid", false,-1);
    tracep->declBit(c+444,"allocator_neo_i_io_allocator_cu_rejected", false,-1);
    tracep->declBus(c+445,"allocator_neo_i_io_allocator_wg_id_out", false,-1, 4,0);
    tracep->declBus(c+446,"allocator_neo_i_io_allocator_cu_id_out", false,-1, 1,0);
    tracep->declBus(c+447,"allocator_neo_i_io_allocator_wf_count", false,-1, 2,0);
    tracep->declBus(c+448,"allocator_neo_i_io_allocator_vgpr_size_out", false,-1, 12,0);
    tracep->declBus(c+449,"allocator_neo_i_io_allocator_sgpr_size_out", false,-1, 12,0);
    tracep->declBus(c+450,"allocator_neo_i_io_allocator_lds_size_out", false,-1, 12,0);
    tracep->declBus(c+451,"allocator_neo_i_io_allocator_vgpr_start_out", false,-1, 11,0);
    tracep->declBus(c+452,"allocator_neo_i_io_allocator_sgpr_start_out", false,-1, 11,0);
    tracep->declBus(c+453,"allocator_neo_i_io_allocator_lds_start_out", false,-1, 11,0);
    tracep->declBus(c+454,"allocator_neo_i_io_inflight_wg_buffer_alloc_wg_id", false,-1, 4,0);
    tracep->declBus(c+455,"allocator_neo_i_io_inflight_wg_buffer_alloc_num_wf", false,-1, 2,0);
    tracep->declBus(c+456,"allocator_neo_i_io_inflight_wg_buffer_alloc_vgpr_size", false,-1, 12,0);
    tracep->declBus(c+457,"allocator_neo_i_io_inflight_wg_buffer_alloc_sgpr_size", false,-1, 12,0);
    tracep->declBus(c+458,"allocator_neo_i_io_inflight_wg_buffer_alloc_lds_size", false,-1, 12,0);
    tracep->declBus(c+459,"allocator_neo_i_io_dis_controller_cu_busy", false,-1, 1,0);
    tracep->declBit(c+460,"allocator_neo_i_io_dis_controller_alloc_ack", false,-1);
    tracep->declBit(c+461,"allocator_neo_i_io_dis_controller_start_alloc", false,-1);
    tracep->declBit(c+462,"allocator_neo_i_io_grt_cam_up_valid", false,-1);
    tracep->declBus(c+463,"allocator_neo_i_io_grt_cam_up_cu_id", false,-1, 1,0);
    tracep->declBus(c+464,"allocator_neo_i_io_grt_cam_up_vgpr_strt", false,-1, 11,0);
    tracep->declBus(c+465,"allocator_neo_i_io_grt_cam_up_vgpr_size", false,-1, 12,0);
    tracep->declBus(c+466,"allocator_neo_i_io_grt_cam_up_sgpr_strt", false,-1, 11,0);
    tracep->declBus(c+467,"allocator_neo_i_io_grt_cam_up_sgpr_size", false,-1, 12,0);
    tracep->declBus(c+468,"allocator_neo_i_io_grt_cam_up_lds_strt", false,-1, 11,0);
    tracep->declBus(c+469,"allocator_neo_i_io_grt_cam_up_lds_size", false,-1, 12,0);
    tracep->declBus(c+470,"allocator_neo_i_io_grt_cam_up_wf_count", false,-1, 2,0);
    tracep->declBus(c+471,"allocator_neo_i_io_grt_cam_up_wg_count", false,-1, 2,0);
    tracep->declBit(c+52617,"top_resource_table_i_clock", false,-1);
    tracep->declBit(c+52618,"top_resource_table_i_reset", false,-1);
    tracep->declBit(c+462,"top_resource_table_i_io_grt_cam_up_valid", false,-1);
    tracep->declBus(c+470,"top_resource_table_i_io_grt_cam_up_wf_count", false,-1, 2,0);
    tracep->declBus(c+463,"top_resource_table_i_io_grt_cam_up_cu_id", false,-1, 1,0);
    tracep->declBus(c+464,"top_resource_table_i_io_grt_cam_up_vgpr_strt", false,-1, 11,0);
    tracep->declBus(c+465,"top_resource_table_i_io_grt_cam_up_vgpr_size", false,-1, 12,0);
    tracep->declBus(c+466,"top_resource_table_i_io_grt_cam_up_sgpr_strt", false,-1, 11,0);
    tracep->declBus(c+467,"top_resource_table_i_io_grt_cam_up_sgpr_size", false,-1, 12,0);
    tracep->declBus(c+468,"top_resource_table_i_io_grt_cam_up_lds_strt", false,-1, 11,0);
    tracep->declBus(c+469,"top_resource_table_i_io_grt_cam_up_lds_size", false,-1, 12,0);
    tracep->declBus(c+471,"top_resource_table_i_io_grt_cam_up_wg_count", false,-1, 2,0);
    tracep->declBit(c+472,"top_resource_table_i_io_grt_wg_alloc_done", false,-1);
    tracep->declBus(c+463,"top_resource_table_i_io_grt_wg_alloc_cu_id", false,-1, 1,0);
    tracep->declBit(c+473,"top_resource_table_i_io_grt_wg_dealloc_done", false,-1);
    tracep->declBus(c+463,"top_resource_table_i_io_grt_wg_dealloc_cu_id", false,-1, 1,0);
    tracep->declBus(c+474,"top_resource_table_i_io_gpu_interface_cu_id", false,-1, 1,0);
    tracep->declBus(c+475,"top_resource_table_i_io_gpu_interface_dealloc_wg_id", false,-1, 4,0);
    tracep->declBit(c+476,"top_resource_table_i_io_dis_controller_wg_alloc_valid", false,-1);
    tracep->declBit(c+477,"top_resource_table_i_io_dis_controller_wg_dealloc_valid", false,-1);
    tracep->declBus(c+445,"top_resource_table_i_io_allocator_wg_id_out", false,-1, 4,0);
    tracep->declBus(c+447,"top_resource_table_i_io_allocator_wf_count", false,-1, 2,0);
    tracep->declBus(c+446,"top_resource_table_i_io_allocator_cu_id_out", false,-1, 1,0);
    tracep->declBus(c+451,"top_resource_table_i_io_allocator_vgpr_start_out", false,-1, 11,0);
    tracep->declBus(c+478,"top_resource_table_i_io_allocator_vgpr_size_out", false,-1, 12,0);
    tracep->declBus(c+452,"top_resource_table_i_io_allocator_sgpr_start_out", false,-1, 11,0);
    tracep->declBus(c+479,"top_resource_table_i_io_allocator_sgpr_size_out", false,-1, 12,0);
    tracep->declBus(c+453,"top_resource_table_i_io_allocator_lds_start_out", false,-1, 11,0);
    tracep->declBus(c+480,"top_resource_table_i_io_allocator_lds_size_out", false,-1, 12,0);
    tracep->declBit(c+52617,"inflight_wg_buffer_i_clock", false,-1);
    tracep->declBit(c+52618,"inflight_wg_buffer_i_reset", false,-1);
    tracep->declBit(c+52620,"inflight_wg_buffer_i_io_host_wg_valid", false,-1);
    tracep->declBus(c+52621,"inflight_wg_buffer_i_io_host_wg_id", false,-1, 4,0);
    tracep->declBus(c+52622,"inflight_wg_buffer_i_io_host_num_wf", false,-1, 2,0);
    tracep->declBus(c+52623,"inflight_wg_buffer_i_io_host_wf_size", false,-1, 9,0);
    tracep->declBus(c+52624,"inflight_wg_buffer_i_io_host_start_pc", false,-1, 31,0);
    tracep->declBus(c+52631,"inflight_wg_buffer_i_io_host_gds_baseaddr", false,-1, 31,0);
    tracep->declBus(c+52625,"inflight_wg_buffer_i_io_host_vgpr_size_total", false,-1, 12,0);
    tracep->declBus(c+52626,"inflight_wg_buffer_i_io_host_sgpr_size_total", false,-1, 12,0);
    tracep->declBus(c+52627,"inflight_wg_buffer_i_io_host_lds_size_total", false,-1, 12,0);
    tracep->declBus(c+52628,"inflight_wg_buffer_i_io_host_gds_size_total", false,-1, 10,0);
    tracep->declBus(c+52629,"inflight_wg_buffer_i_io_host_vgpr_size_per_wf", false,-1, 12,0);
    tracep->declBus(c+52630,"inflight_wg_buffer_i_io_host_sgpr_size_per_wf", false,-1, 12,0);
    tracep->declBit(c+476,"inflight_wg_buffer_i_io_dis_controller_wg_alloc_valid", false,-1);
    tracep->declBit(c+461,"inflight_wg_buffer_i_io_dis_controller_start_alloc", false,-1);
    tracep->declBit(c+477,"inflight_wg_buffer_i_io_dis_controller_wg_dealloc_valid", false,-1);
    tracep->declBit(c+481,"inflight_wg_buffer_i_io_dis_controller_wg_rejected_valid", false,-1);
    tracep->declBus(c+445,"inflight_wg_buffer_i_io_allocator_wg_id_out", false,-1, 4,0);
    tracep->declBus(c+475,"inflight_wg_buffer_i_io_gpu_interface_dealloc_wg_id", false,-1, 4,0);
    tracep->declBit(c+52619,"inflight_wg_buffer_i_io_inflight_wg_buffer_host_rcvd_ack", false,-1);
    tracep->declBit(c+439,"inflight_wg_buffer_i_io_inflight_wg_buffer_host_wf_done", false,-1);
    tracep->declBus(c+440,"inflight_wg_buffer_i_io_inflight_wg_buffer_host_wf_done_wg_id", false,-1, 4,0);
    tracep->declBit(c+482,"inflight_wg_buffer_i_io_inflight_wg_buffer_alloc_valid", false,-1);
    tracep->declBit(c+483,"inflight_wg_buffer_i_io_inflight_wg_buffer_alloc_available", false,-1);
    tracep->declBus(c+454,"inflight_wg_buffer_i_io_inflight_wg_buffer_alloc_wg_id", false,-1, 4,0);
    tracep->declBus(c+455,"inflight_wg_buffer_i_io_inflight_wg_buffer_alloc_num_wf", false,-1, 2,0);
    tracep->declBus(c+456,"inflight_wg_buffer_i_io_inflight_wg_buffer_alloc_vgpr_size", false,-1, 12,0);
    tracep->declBus(c+457,"inflight_wg_buffer_i_io_inflight_wg_buffer_alloc_sgpr_size", false,-1, 12,0);
    tracep->declBus(c+458,"inflight_wg_buffer_i_io_inflight_wg_buffer_alloc_lds_size", false,-1, 12,0);
    tracep->declBit(c+484,"inflight_wg_buffer_i_io_inflight_wg_buffer_gpu_valid", false,-1);
    tracep->declBus(c+485,"inflight_wg_buffer_i_io_inflight_wg_buffer_gpu_vgpr_size_per_wf", false,-1, 12,0);
    tracep->declBus(c+486,"inflight_wg_buffer_i_io_inflight_wg_buffer_gpu_sgpr_size_per_wf", false,-1, 12,0);
    tracep->declBus(c+487,"inflight_wg_buffer_i_io_inflight_wg_buffer_gpu_wf_size", false,-1, 9,0);
    tracep->declBus(c+488,"inflight_wg_buffer_i_io_inflight_wg_buffer_start_pc", false,-1, 31,0);
    tracep->declBit(c+52617,"gpu_interface_i_clock", false,-1);
    tracep->declBit(c+52618,"gpu_interface_i_reset", false,-1);
    tracep->declBit(c+484,"gpu_interface_i_io_inflight_wg_buffer_gpu_valid", false,-1);
    tracep->declBus(c+487,"gpu_interface_i_io_inflight_wg_buffer_gpu_wf_size", false,-1, 9,0);
    tracep->declBus(c+488,"gpu_interface_i_io_inflight_wg_buffer_start_pc", false,-1, 31,0);
    tracep->declBus(c+52631,"gpu_interface_i_io_inflight_wg_buffer_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+489,"gpu_interface_i_io_inflight_wg_buffer_gpu_vgpr_size_per_wf", false,-1, 11,0);
    tracep->declBus(c+490,"gpu_interface_i_io_inflight_wg_buffer_gpu_sgpr_size_per_wf", false,-1, 11,0);
    tracep->declBus(c+445,"gpu_interface_i_io_allocator_wg_id_out", false,-1, 4,0);
    tracep->declBus(c+446,"gpu_interface_i_io_allocator_cu_id_out", false,-1, 1,0);
    tracep->declBus(c+447,"gpu_interface_i_io_allocator_wf_count", false,-1, 2,0);
    tracep->declBus(c+451,"gpu_interface_i_io_allocator_vgpr_start_out", false,-1, 11,0);
    tracep->declBus(c+452,"gpu_interface_i_io_allocator_sgpr_start_out", false,-1, 11,0);
    tracep->declBus(c+453,"gpu_interface_i_io_allocator_lds_start_out", false,-1, 11,0);
    tracep->declBit(c+476,"gpu_interface_i_io_dis_controller_wg_alloc_valid", false,-1);
    tracep->declBit(c+477,"gpu_interface_i_io_dis_controller_wg_dealloc_valid", false,-1);
    tracep->declBit(c+491,"gpu_interface_i_io_gpu_interface_alloc_available", false,-1);
    tracep->declBit(c+492,"gpu_interface_i_io_gpu_interface_dealloc_available", false,-1);
    tracep->declBus(c+474,"gpu_interface_i_io_gpu_interface_cu_id", false,-1, 1,0);
    tracep->declBus(c+475,"gpu_interface_i_io_gpu_interface_dealloc_wg_id", false,-1, 4,0);
    tracep->declBus(c+441,"gpu_interface_i_io_dispatch2cu_wf_dispatch", false,-1, 1,0);
    tracep->declBus(c+375,"gpu_interface_i_io_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"gpu_interface_i_io_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"gpu_interface_i_io_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"gpu_interface_i_io_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"gpu_interface_i_io_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"gpu_interface_i_io_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"gpu_interface_i_io_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"gpu_interface_i_io_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+442,"gpu_interface_i_io_cu2dispatch_wf_done", false,-1, 1,0);
    tracep->declBus(c+386,"gpu_interface_i_io_cu2dispatch_wf_tag_done_0", false,-1, 4,0);
    tracep->declBus(c+388,"gpu_interface_i_io_cu2dispatch_wf_tag_done_1", false,-1, 4,0);
    tracep->declBit(c+373,"gpu_interface_i_io_cu2dispatch_ready_for_dispatch_0", false,-1);
    tracep->declBit(c+383,"gpu_interface_i_io_cu2dispatch_ready_for_dispatch_1", false,-1);
    tracep->declBit(c+52617,"dis_controller_i_clock", false,-1);
    tracep->declBit(c+52618,"dis_controller_i_reset", false,-1);
    tracep->declBit(c+461,"dis_controller_i_io_dis_controller_start_alloc", false,-1);
    tracep->declBit(c+460,"dis_controller_i_io_dis_controller_alloc_ack", false,-1);
    tracep->declBit(c+476,"dis_controller_i_io_dis_controller_wg_alloc_valid", false,-1);
    tracep->declBit(c+477,"dis_controller_i_io_dis_controller_wg_dealloc_valid", false,-1);
    tracep->declBit(c+481,"dis_controller_i_io_dis_controller_wg_rejected_valid", false,-1);
    tracep->declBus(c+459,"dis_controller_i_io_dis_controller_cu_busy", false,-1, 1,0);
    tracep->declBit(c+482,"dis_controller_i_io_inflight_wg_buffer_alloc_valid", false,-1);
    tracep->declBit(c+483,"dis_controller_i_io_inflight_wg_buffer_alloc_available", false,-1);
    tracep->declBit(c+443,"dis_controller_i_io_allocator_cu_valid", false,-1);
    tracep->declBit(c+444,"dis_controller_i_io_allocator_cu_rejected", false,-1);
    tracep->declBus(c+446,"dis_controller_i_io_allocator_cu_id_out", false,-1, 1,0);
    tracep->declBit(c+472,"dis_controller_i_io_grt_wg_alloc_done", false,-1);
    tracep->declBit(c+473,"dis_controller_i_io_grt_wg_dealloc_done", false,-1);
    tracep->declBus(c+463,"dis_controller_i_io_grt_wg_alloc_cu_id", false,-1, 1,0);
    tracep->declBus(c+463,"dis_controller_i_io_grt_wg_dealloc_cu_id", false,-1, 1,0);
    tracep->declBit(c+491,"dis_controller_i_io_gpu_interface_alloc_available", false,-1);
    tracep->declBit(c+492,"dis_controller_i_io_gpu_interface_dealloc_available", false,-1);
    tracep->declBus(c+474,"dis_controller_i_io_gpu_interface_cu_id", false,-1, 1,0);
    tracep->declBus(c+485,"inflight_wg_buffer_gpu_vgpr_size_per_wf", false,-1, 12,0);
    tracep->declBus(c+486,"inflight_wg_buffer_gpu_sgpr_size_per_wf", false,-1, 12,0);
    tracep->declBus(c+493,"allocator_vgpr_size_out", false,-1, 11,0);
    tracep->declBus(c+494,"allocator_sgpr_size_out", false,-1, 11,0);
    tracep->declBus(c+495,"allocator_lds_size_out", false,-1, 11,0);
    tracep->pushNamePrefix("allocator_neo_i ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+443,"io_allocator_cu_valid", false,-1);
    tracep->declBit(c+444,"io_allocator_cu_rejected", false,-1);
    tracep->declBus(c+445,"io_allocator_wg_id_out", false,-1, 4,0);
    tracep->declBus(c+446,"io_allocator_cu_id_out", false,-1, 1,0);
    tracep->declBus(c+447,"io_allocator_wf_count", false,-1, 2,0);
    tracep->declBus(c+448,"io_allocator_vgpr_size_out", false,-1, 12,0);
    tracep->declBus(c+449,"io_allocator_sgpr_size_out", false,-1, 12,0);
    tracep->declBus(c+450,"io_allocator_lds_size_out", false,-1, 12,0);
    tracep->declBus(c+451,"io_allocator_vgpr_start_out", false,-1, 11,0);
    tracep->declBus(c+452,"io_allocator_sgpr_start_out", false,-1, 11,0);
    tracep->declBus(c+453,"io_allocator_lds_start_out", false,-1, 11,0);
    tracep->declBus(c+454,"io_inflight_wg_buffer_alloc_wg_id", false,-1, 4,0);
    tracep->declBus(c+455,"io_inflight_wg_buffer_alloc_num_wf", false,-1, 2,0);
    tracep->declBus(c+456,"io_inflight_wg_buffer_alloc_vgpr_size", false,-1, 12,0);
    tracep->declBus(c+457,"io_inflight_wg_buffer_alloc_sgpr_size", false,-1, 12,0);
    tracep->declBus(c+458,"io_inflight_wg_buffer_alloc_lds_size", false,-1, 12,0);
    tracep->declBus(c+459,"io_dis_controller_cu_busy", false,-1, 1,0);
    tracep->declBit(c+460,"io_dis_controller_alloc_ack", false,-1);
    tracep->declBit(c+461,"io_dis_controller_start_alloc", false,-1);
    tracep->declBit(c+462,"io_grt_cam_up_valid", false,-1);
    tracep->declBus(c+463,"io_grt_cam_up_cu_id", false,-1, 1,0);
    tracep->declBus(c+464,"io_grt_cam_up_vgpr_strt", false,-1, 11,0);
    tracep->declBus(c+465,"io_grt_cam_up_vgpr_size", false,-1, 12,0);
    tracep->declBus(c+466,"io_grt_cam_up_sgpr_strt", false,-1, 11,0);
    tracep->declBus(c+467,"io_grt_cam_up_sgpr_size", false,-1, 12,0);
    tracep->declBus(c+468,"io_grt_cam_up_lds_strt", false,-1, 11,0);
    tracep->declBus(c+469,"io_grt_cam_up_lds_size", false,-1, 12,0);
    tracep->declBus(c+470,"io_grt_cam_up_wf_count", false,-1, 2,0);
    tracep->declBus(c+471,"io_grt_cam_up_wg_count", false,-1, 2,0);
    tracep->declBit(c+52617,"vgpr_cam_clock", false,-1);
    tracep->declBit(c+52618,"vgpr_cam_reset", false,-1);
    tracep->declBus(c+496,"vgpr_cam_io_res_search_out", false,-1, 1,0);
    tracep->declBit(c+497,"vgpr_cam_io_res_search_en", false,-1);
    tracep->declBus(c+498,"vgpr_cam_io_res_search_out_start_0", false,-1, 11,0);
    tracep->declBus(c+499,"vgpr_cam_io_res_search_out_start_1", false,-1, 11,0);
    tracep->declBus(c+500,"vgpr_cam_io_res_search_size", false,-1, 12,0);
    tracep->declBit(c+501,"vgpr_cam_io_cam_wr_en", false,-1);
    tracep->declBus(c+502,"vgpr_cam_io_cam_wr_addr", false,-1, 1,0);
    tracep->declBus(c+503,"vgpr_cam_io_cam_wr_data", false,-1, 12,0);
    tracep->declBus(c+504,"vgpr_cam_io_cam_wr_start", false,-1, 11,0);
    tracep->declBit(c+52617,"sgpr_cam_clock", false,-1);
    tracep->declBit(c+52618,"sgpr_cam_reset", false,-1);
    tracep->declBus(c+505,"sgpr_cam_io_res_search_out", false,-1, 1,0);
    tracep->declBit(c+497,"sgpr_cam_io_res_search_en", false,-1);
    tracep->declBus(c+506,"sgpr_cam_io_res_search_out_start_0", false,-1, 11,0);
    tracep->declBus(c+507,"sgpr_cam_io_res_search_out_start_1", false,-1, 11,0);
    tracep->declBus(c+508,"sgpr_cam_io_res_search_size", false,-1, 12,0);
    tracep->declBit(c+501,"sgpr_cam_io_cam_wr_en", false,-1);
    tracep->declBus(c+502,"sgpr_cam_io_cam_wr_addr", false,-1, 1,0);
    tracep->declBus(c+509,"sgpr_cam_io_cam_wr_data", false,-1, 12,0);
    tracep->declBus(c+510,"sgpr_cam_io_cam_wr_start", false,-1, 11,0);
    tracep->declBit(c+52617,"lds_cam_clock", false,-1);
    tracep->declBit(c+52618,"lds_cam_reset", false,-1);
    tracep->declBus(c+511,"lds_cam_io_res_search_out", false,-1, 1,0);
    tracep->declBit(c+497,"lds_cam_io_res_search_en", false,-1);
    tracep->declBus(c+512,"lds_cam_io_res_search_out_start_0", false,-1, 11,0);
    tracep->declBus(c+513,"lds_cam_io_res_search_out_start_1", false,-1, 11,0);
    tracep->declBus(c+514,"lds_cam_io_res_search_size", false,-1, 12,0);
    tracep->declBit(c+501,"lds_cam_io_cam_wr_en", false,-1);
    tracep->declBus(c+502,"lds_cam_io_cam_wr_addr", false,-1, 1,0);
    tracep->declBus(c+515,"lds_cam_io_cam_wr_data", false,-1, 12,0);
    tracep->declBus(c+516,"lds_cam_io_cam_wr_start", false,-1, 11,0);
    tracep->declBit(c+52617,"wf_cam_clock", false,-1);
    tracep->declBit(c+52618,"wf_cam_reset", false,-1);
    tracep->declBus(c+517,"wf_cam_io_res_search_out", false,-1, 1,0);
    tracep->declBit(c+497,"wf_cam_io_res_search_en", false,-1);
    tracep->declBus(c+518,"wf_cam_io_res_search_size", false,-1, 3,0);
    tracep->declBit(c+501,"wf_cam_io_cam_wr_en", false,-1);
    tracep->declBus(c+502,"wf_cam_io_cam_wr_addr", false,-1, 1,0);
    tracep->declBus(c+519,"wf_cam_io_cam_wr_data", false,-1, 3,0);
    tracep->declBit(c+52617,"wg_cam_clock", false,-1);
    tracep->declBit(c+52618,"wg_cam_reset", false,-1);
    tracep->declBus(c+520,"wg_cam_io_res_search_out", false,-1, 1,0);
    tracep->declBit(c+497,"wg_cam_io_res_search_en", false,-1);
    tracep->declBus(c+52666,"wg_cam_io_res_search_size", false,-1, 3,0);
    tracep->declBit(c+501,"wg_cam_io_cam_wr_en", false,-1);
    tracep->declBus(c+502,"wg_cam_io_cam_wr_addr", false,-1, 1,0);
    tracep->declBus(c+521,"wg_cam_io_cam_wr_data", false,-1, 3,0);
    tracep->declBit(c+522,"prefer_select_io_signal_0", false,-1);
    tracep->declBit(c+523,"prefer_select_io_signal_1", false,-1);
    tracep->declBus(c+524,"prefer_select_io_prefer", false,-1, 1,0);
    tracep->declBit(c+525,"prefer_select_io_valid", false,-1);
    tracep->declBus(c+526,"prefer_select_io_id", false,-1, 1,0);
    tracep->declBit(c+497,"alloc_valid_i", false,-1);
    tracep->declBus(c+527,"alloc_wg_id_i", false,-1, 4,0);
    tracep->declBus(c+528,"alloc_num_wf_i", false,-1, 2,0);
    tracep->declBus(c+500,"alloc_vgpr_size_i", false,-1, 12,0);
    tracep->declBus(c+508,"alloc_sgpr_size_i", false,-1, 12,0);
    tracep->declBus(c+514,"alloc_lds_size_i", false,-1, 12,0);
    tracep->declBus(c+529,"dis_controller_cu_busy_i", false,-1, 1,0);
    tracep->declBit(c+501,"cam_up_valid_i", false,-1);
    tracep->declBus(c+502,"cam_up_cu_id_i", false,-1, 1,0);
    tracep->declBus(c+504,"cam_up_vgpr_strt_i", false,-1, 11,0);
    tracep->declBus(c+503,"cam_up_vgpr_size_i", false,-1, 12,0);
    tracep->declBus(c+510,"cam_up_sgpr_strt_i", false,-1, 11,0);
    tracep->declBus(c+509,"cam_up_sgpr_size_i", false,-1, 12,0);
    tracep->declBus(c+516,"cam_up_lds_strt_i", false,-1, 11,0);
    tracep->declBus(c+515,"cam_up_lds_size_i", false,-1, 12,0);
    tracep->declBus(c+530,"cam_up_wf_count_i", false,-1, 2,0);
    tracep->declBus(c+531,"cam_up_wg_count_i", false,-1, 2,0);
    tracep->declBit(c+532,"cam_wait_valid", false,-1);
    tracep->declBus(c+533,"cam_wait_wg_id", false,-1, 4,0);
    tracep->declBus(c+534,"cam_wait_wf_count", false,-1, 2,0);
    tracep->declBus(c+535,"cam_wait_vgpr_size", false,-1, 12,0);
    tracep->declBus(c+536,"cam_wait_sgpr_size", false,-1, 12,0);
    tracep->declBus(c+537,"cam_wait_lds_size", false,-1, 12,0);
    tracep->declBus(c+538,"cam_wait_dis_controller_cu_busy", false,-1, 1,0);
    tracep->declBit(c+539,"anded_cam_out_valid", false,-1);
    tracep->declBus(c+540,"anded_cam_out", false,-1, 1,0);
    tracep->declBus(c+541,"anded_cam_wg_id", false,-1, 4,0);
    tracep->declBus(c+542,"anded_cam_wf_count", false,-1, 2,0);
    tracep->declBus(c+543,"anded_cam_vgpr_size", false,-1, 12,0);
    tracep->declBus(c+544,"anded_cam_sgpr_size", false,-1, 12,0);
    tracep->declBus(c+545,"anded_cam_lds_size", false,-1, 12,0);
    tracep->declBit(c+546,"encoded_cu_out_valid", false,-1);
    tracep->declBit(c+547,"encoded_cu_found_valid", false,-1);
    tracep->declBus(c+548,"encoded_cu_id", false,-1, 1,0);
    tracep->declBus(c+549,"encoded_cu_wg_id", false,-1, 4,0);
    tracep->declBus(c+550,"encoded_wf_count", false,-1, 2,0);
    tracep->declBus(c+551,"encoded_vgpr_size", false,-1, 12,0);
    tracep->declBus(c+552,"encoded_sgpr_size", false,-1, 12,0);
    tracep->declBus(c+553,"encoded_lds_size", false,-1, 12,0);
    tracep->declBus(c+554,"encoded_vgpr_start", false,-1, 11,0);
    tracep->declBus(c+555,"encoded_sgpr_start", false,-1, 11,0);
    tracep->declBus(c+556,"encoded_lds_start", false,-1, 11,0);
    tracep->declBit(c+443,"size_ram_valid", false,-1);
    tracep->declBit(c+557,"size_ram_cu_id_found", false,-1);
    tracep->declBus(c+446,"cu_id_out", false,-1, 1,0);
    tracep->declBus(c+558,"vgpr_start_out", false,-1, 11,0);
    tracep->declBus(c+559,"sgpr_start_out", false,-1, 11,0);
    tracep->declBus(c+560,"lds_start_out", false,-1, 11,0);
    tracep->declBus(c+445,"wg_id_out", false,-1, 4,0);
    tracep->declBus(c+447,"wf_count_out", false,-1, 2,0);
    tracep->declBus(c+448,"vgpr_size_out", false,-1, 12,0);
    tracep->declBus(c+449,"sgpr_size_out", false,-1, 12,0);
    tracep->declBus(c+450,"lds_size_out", false,-1, 12,0);
    tracep->declBit(c+561,"cu_initialized_0", false,-1);
    tracep->declBit(c+562,"cu_initialized_1", false,-1);
    tracep->declBit(c+563,"pipeline_waiting", false,-1);
    tracep->declBus(c+496,"vgpr_search_out", false,-1, 1,0);
    tracep->declBus(c+505,"sgpr_search_out", false,-1, 1,0);
    tracep->declBus(c+511,"lds_search_out", false,-1, 1,0);
    tracep->declBus(c+517,"wf_search_out", false,-1, 1,0);
    tracep->declBus(c+520,"wg_search_out", false,-1, 1,0);
    tracep->declBit(c+525,"encoded_cu_found_valid_comb", false,-1);
    tracep->declBus(c+526,"encoded_cu_id_comb", false,-1, 1,0);
    tracep->declBus(c+513,"lds_cam_start_vec_1", false,-1, 11,0);
    tracep->declBus(c+512,"lds_cam_start_vec_0", false,-1, 11,0);
    tracep->declBus(c+499,"vgpr_cam_start_vec_1", false,-1, 11,0);
    tracep->declBus(c+498,"vgpr_cam_start_vec_0", false,-1, 11,0);
    tracep->declBus(c+507,"sgpr_cam_start_vec_1", false,-1, 11,0);
    tracep->declBus(c+506,"sgpr_cam_start_vec_0", false,-1, 11,0);
    tracep->pushNamePrefix("lds_cam ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+511,"io_res_search_out", false,-1, 1,0);
    tracep->declBit(c+497,"io_res_search_en", false,-1);
    tracep->declBus(c+512,"io_res_search_out_start_0", false,-1, 11,0);
    tracep->declBus(c+513,"io_res_search_out_start_1", false,-1, 11,0);
    tracep->declBus(c+514,"io_res_search_size", false,-1, 12,0);
    tracep->declBit(c+501,"io_cam_wr_en", false,-1);
    tracep->declBus(c+502,"io_cam_wr_addr", false,-1, 1,0);
    tracep->declBus(c+515,"io_cam_wr_data", false,-1, 12,0);
    tracep->declBus(c+516,"io_cam_wr_start", false,-1, 11,0);
    tracep->declBit(c+564,"res_search_en_i", false,-1);
    tracep->declBus(c+565,"res_search_size_i", false,-1, 12,0);
    tracep->declBit(c+566,"cam_valid_entry_0", false,-1);
    tracep->declBit(c+567,"cam_valid_entry_1", false,-1);
    tracep->declBus(c+568,"cam_ram_0", false,-1, 12,0);
    tracep->declBus(c+569,"cam_ram_1", false,-1, 12,0);
    tracep->declBus(c+512,"cam_ram_start_0", false,-1, 11,0);
    tracep->declBus(c+513,"cam_ram_start_1", false,-1, 11,0);
    tracep->declBit(c+570,"decoded_output_0", false,-1);
    tracep->declBit(c+571,"decoded_output_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("prefer_select ");
    tracep->declBit(c+522,"io_signal_0", false,-1);
    tracep->declBit(c+523,"io_signal_1", false,-1);
    tracep->declBus(c+524,"io_prefer", false,-1, 1,0);
    tracep->declBit(c+525,"io_valid", false,-1);
    tracep->declBus(c+526,"io_id", false,-1, 1,0);
    tracep->declBus(c+572,"found_id", false,-1, 2,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sgpr_cam ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+505,"io_res_search_out", false,-1, 1,0);
    tracep->declBit(c+497,"io_res_search_en", false,-1);
    tracep->declBus(c+506,"io_res_search_out_start_0", false,-1, 11,0);
    tracep->declBus(c+507,"io_res_search_out_start_1", false,-1, 11,0);
    tracep->declBus(c+508,"io_res_search_size", false,-1, 12,0);
    tracep->declBit(c+501,"io_cam_wr_en", false,-1);
    tracep->declBus(c+502,"io_cam_wr_addr", false,-1, 1,0);
    tracep->declBus(c+509,"io_cam_wr_data", false,-1, 12,0);
    tracep->declBus(c+510,"io_cam_wr_start", false,-1, 11,0);
    tracep->declBit(c+564,"res_search_en_i", false,-1);
    tracep->declBus(c+573,"res_search_size_i", false,-1, 12,0);
    tracep->declBit(c+574,"cam_valid_entry_0", false,-1);
    tracep->declBit(c+575,"cam_valid_entry_1", false,-1);
    tracep->declBus(c+576,"cam_ram_0", false,-1, 12,0);
    tracep->declBus(c+577,"cam_ram_1", false,-1, 12,0);
    tracep->declBus(c+506,"cam_ram_start_0", false,-1, 11,0);
    tracep->declBus(c+507,"cam_ram_start_1", false,-1, 11,0);
    tracep->declBit(c+578,"decoded_output_0", false,-1);
    tracep->declBit(c+579,"decoded_output_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("vgpr_cam ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+496,"io_res_search_out", false,-1, 1,0);
    tracep->declBit(c+497,"io_res_search_en", false,-1);
    tracep->declBus(c+498,"io_res_search_out_start_0", false,-1, 11,0);
    tracep->declBus(c+499,"io_res_search_out_start_1", false,-1, 11,0);
    tracep->declBus(c+500,"io_res_search_size", false,-1, 12,0);
    tracep->declBit(c+501,"io_cam_wr_en", false,-1);
    tracep->declBus(c+502,"io_cam_wr_addr", false,-1, 1,0);
    tracep->declBus(c+503,"io_cam_wr_data", false,-1, 12,0);
    tracep->declBus(c+504,"io_cam_wr_start", false,-1, 11,0);
    tracep->declBit(c+564,"res_search_en_i", false,-1);
    tracep->declBus(c+580,"res_search_size_i", false,-1, 12,0);
    tracep->declBit(c+581,"cam_valid_entry_0", false,-1);
    tracep->declBit(c+582,"cam_valid_entry_1", false,-1);
    tracep->declBus(c+583,"cam_ram_0", false,-1, 12,0);
    tracep->declBus(c+584,"cam_ram_1", false,-1, 12,0);
    tracep->declBus(c+498,"cam_ram_start_0", false,-1, 11,0);
    tracep->declBus(c+499,"cam_ram_start_1", false,-1, 11,0);
    tracep->declBit(c+585,"decoded_output_0", false,-1);
    tracep->declBit(c+586,"decoded_output_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("wf_cam ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+517,"io_res_search_out", false,-1, 1,0);
    tracep->declBit(c+497,"io_res_search_en", false,-1);
    tracep->declBus(c+518,"io_res_search_size", false,-1, 3,0);
    tracep->declBit(c+501,"io_cam_wr_en", false,-1);
    tracep->declBus(c+502,"io_cam_wr_addr", false,-1, 1,0);
    tracep->declBus(c+519,"io_cam_wr_data", false,-1, 3,0);
    tracep->declBit(c+564,"res_search_en_i", false,-1);
    tracep->declBus(c+587,"res_search_size_i", false,-1, 3,0);
    tracep->declBit(c+588,"cam_valid_entry_0", false,-1);
    tracep->declBit(c+589,"cam_valid_entry_1", false,-1);
    tracep->declBus(c+590,"cam_ram_0", false,-1, 3,0);
    tracep->declBus(c+591,"cam_ram_1", false,-1, 3,0);
    tracep->declBit(c+592,"decoded_output_0", false,-1);
    tracep->declBit(c+593,"decoded_output_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("wg_cam ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+520,"io_res_search_out", false,-1, 1,0);
    tracep->declBit(c+497,"io_res_search_en", false,-1);
    tracep->declBus(c+52666,"io_res_search_size", false,-1, 3,0);
    tracep->declBit(c+501,"io_cam_wr_en", false,-1);
    tracep->declBus(c+502,"io_cam_wr_addr", false,-1, 1,0);
    tracep->declBus(c+521,"io_cam_wr_data", false,-1, 3,0);
    tracep->declBit(c+564,"res_search_en_i", false,-1);
    tracep->declBus(c+594,"res_search_size_i", false,-1, 3,0);
    tracep->declBit(c+595,"cam_valid_entry_0", false,-1);
    tracep->declBit(c+596,"cam_valid_entry_1", false,-1);
    tracep->declBus(c+597,"cam_ram_0", false,-1, 3,0);
    tracep->declBus(c+598,"cam_ram_1", false,-1, 3,0);
    tracep->declBit(c+599,"decoded_output_0", false,-1);
    tracep->declBit(c+600,"decoded_output_1", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("dis_controller_i ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+461,"io_dis_controller_start_alloc", false,-1);
    tracep->declBit(c+460,"io_dis_controller_alloc_ack", false,-1);
    tracep->declBit(c+476,"io_dis_controller_wg_alloc_valid", false,-1);
    tracep->declBit(c+477,"io_dis_controller_wg_dealloc_valid", false,-1);
    tracep->declBit(c+481,"io_dis_controller_wg_rejected_valid", false,-1);
    tracep->declBus(c+459,"io_dis_controller_cu_busy", false,-1, 1,0);
    tracep->declBit(c+482,"io_inflight_wg_buffer_alloc_valid", false,-1);
    tracep->declBit(c+483,"io_inflight_wg_buffer_alloc_available", false,-1);
    tracep->declBit(c+443,"io_allocator_cu_valid", false,-1);
    tracep->declBit(c+444,"io_allocator_cu_rejected", false,-1);
    tracep->declBus(c+446,"io_allocator_cu_id_out", false,-1, 1,0);
    tracep->declBit(c+472,"io_grt_wg_alloc_done", false,-1);
    tracep->declBit(c+473,"io_grt_wg_dealloc_done", false,-1);
    tracep->declBus(c+463,"io_grt_wg_alloc_cu_id", false,-1, 1,0);
    tracep->declBus(c+463,"io_grt_wg_dealloc_cu_id", false,-1, 1,0);
    tracep->declBit(c+491,"io_gpu_interface_alloc_available", false,-1);
    tracep->declBit(c+492,"io_gpu_interface_dealloc_available", false,-1);
    tracep->declBus(c+474,"io_gpu_interface_cu_id", false,-1, 1,0);
    tracep->declBus(c+601,"alloc_st", false,-1, 3,0);
    tracep->declBit(c+602,"cu_groups_allocating_0", false,-1);
    tracep->declBit(c+603,"cu_groups_allocating_1", false,-1);
    tracep->declBus(c+604,"alloc_waiting_cu_id", false,-1, 1,0);
    tracep->declBit(c+605,"alloc_waiting", false,-1);
    tracep->declBit(c+461,"dis_controller_start_alloc_i", false,-1);
    tracep->declBit(c+460,"dis_controller_alloc_ack_i", false,-1);
    tracep->declBit(c+476,"dis_controller_wg_alloc_valid_i", false,-1);
    tracep->declBit(c+477,"dis_controller_wg_dealloc_valid_i", false,-1);
    tracep->declBit(c+481,"dis_controller_wg_rejected_valid_i", false,-1);
    tracep->declBit(c+606,"gpu_interface_cu_res_tbl_addr", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("gpu_interface_i ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+484,"io_inflight_wg_buffer_gpu_valid", false,-1);
    tracep->declBus(c+487,"io_inflight_wg_buffer_gpu_wf_size", false,-1, 9,0);
    tracep->declBus(c+488,"io_inflight_wg_buffer_start_pc", false,-1, 31,0);
    tracep->declBus(c+52631,"io_inflight_wg_buffer_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+489,"io_inflight_wg_buffer_gpu_vgpr_size_per_wf", false,-1, 11,0);
    tracep->declBus(c+490,"io_inflight_wg_buffer_gpu_sgpr_size_per_wf", false,-1, 11,0);
    tracep->declBus(c+445,"io_allocator_wg_id_out", false,-1, 4,0);
    tracep->declBus(c+446,"io_allocator_cu_id_out", false,-1, 1,0);
    tracep->declBus(c+447,"io_allocator_wf_count", false,-1, 2,0);
    tracep->declBus(c+451,"io_allocator_vgpr_start_out", false,-1, 11,0);
    tracep->declBus(c+452,"io_allocator_sgpr_start_out", false,-1, 11,0);
    tracep->declBus(c+453,"io_allocator_lds_start_out", false,-1, 11,0);
    tracep->declBit(c+476,"io_dis_controller_wg_alloc_valid", false,-1);
    tracep->declBit(c+477,"io_dis_controller_wg_dealloc_valid", false,-1);
    tracep->declBit(c+491,"io_gpu_interface_alloc_available", false,-1);
    tracep->declBit(c+492,"io_gpu_interface_dealloc_available", false,-1);
    tracep->declBus(c+474,"io_gpu_interface_cu_id", false,-1, 1,0);
    tracep->declBus(c+475,"io_gpu_interface_dealloc_wg_id", false,-1, 4,0);
    tracep->declBus(c+441,"io_dispatch2cu_wf_dispatch", false,-1, 1,0);
    tracep->declBus(c+375,"io_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"io_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"io_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+442,"io_cu2dispatch_wf_done", false,-1, 1,0);
    tracep->declBus(c+386,"io_cu2dispatch_wf_tag_done_0", false,-1, 4,0);
    tracep->declBus(c+388,"io_cu2dispatch_wf_tag_done_1", false,-1, 4,0);
    tracep->declBit(c+373,"io_cu2dispatch_ready_for_dispatch_0", false,-1);
    tracep->declBit(c+383,"io_cu2dispatch_ready_for_dispatch_1", false,-1);
    tracep->declBit(c+52617,"cu_handler_clock", false,-1);
    tracep->declBit(c+52618,"cu_handler_reset", false,-1);
    tracep->declBit(c+607,"cu_handler_io_wg_alloc_en", false,-1);
    tracep->declBus(c+608,"cu_handler_io_wg_alloc_wg_id", false,-1, 4,0);
    tracep->declBus(c+609,"cu_handler_io_wg_alloc_wf_count", false,-1, 2,0);
    tracep->declBit(c+373,"cu_handler_io_ready_for_dispatch2cu", false,-1);
    tracep->declBit(c+610,"cu_handler_io_dispatch2cu_wf_dispatch", false,-1);
    tracep->declBus(c+611,"cu_handler_io_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBit(c+612,"cu_handler_io_cu2dispatch_wf_done_i", false,-1);
    tracep->declBus(c+613,"cu_handler_io_cu2dispatch_wf_tag_done_i", false,-1, 4,0);
    tracep->declBit(c+614,"cu_handler_io_wg_done_ack", false,-1);
    tracep->declBit(c+615,"cu_handler_io_wg_done_valid", false,-1);
    tracep->declBus(c+616,"cu_handler_io_wg_done_wg_id", false,-1, 4,0);
    tracep->declBit(c+617,"cu_handler_io_invalid_due_to_not_ready", false,-1);
    tracep->declBit(c+52617,"cu_handler_1_clock", false,-1);
    tracep->declBit(c+52618,"cu_handler_1_reset", false,-1);
    tracep->declBit(c+618,"cu_handler_1_io_wg_alloc_en", false,-1);
    tracep->declBus(c+619,"cu_handler_1_io_wg_alloc_wg_id", false,-1, 4,0);
    tracep->declBus(c+620,"cu_handler_1_io_wg_alloc_wf_count", false,-1, 2,0);
    tracep->declBit(c+383,"cu_handler_1_io_ready_for_dispatch2cu", false,-1);
    tracep->declBit(c+621,"cu_handler_1_io_dispatch2cu_wf_dispatch", false,-1);
    tracep->declBus(c+622,"cu_handler_1_io_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBit(c+623,"cu_handler_1_io_cu2dispatch_wf_done_i", false,-1);
    tracep->declBus(c+624,"cu_handler_1_io_cu2dispatch_wf_tag_done_i", false,-1, 4,0);
    tracep->declBit(c+625,"cu_handler_1_io_wg_done_ack", false,-1);
    tracep->declBit(c+626,"cu_handler_1_io_wg_done_valid", false,-1);
    tracep->declBus(c+627,"cu_handler_1_io_wg_done_wg_id", false,-1, 4,0);
    tracep->declBit(c+628,"cu_handler_1_io_invalid_due_to_not_ready", false,-1);
    tracep->declBit(c+492,"gpu_interface_dealloc_available_i", false,-1);
    tracep->declBit(c+629,"dis_controller_wg_dealloc_valid_i", false,-1);
    tracep->declBit(c+614,"handler_wg_done_ack_0", false,-1);
    tracep->declBit(c+625,"handler_wg_done_ack_1", false,-1);
    tracep->declBit(c+630,"chosen_done_cu_valid", false,-1);
    tracep->declBus(c+631,"chosen_done_cu_id", false,-1, 1,0);
    tracep->declBit(c+632,"handler_wg_done_valid_0", false,-1);
    tracep->declBit(c+633,"handler_wg_done_valid_1", false,-1);
    tracep->declBus(c+634,"handler_wg_done_wg_id_0", false,-1, 4,0);
    tracep->declBus(c+635,"handler_wg_done_wg_id_1", false,-1, 4,0);
    tracep->declBit(c+612,"cu2dispatch_wf_done_i_0", false,-1);
    tracep->declBit(c+623,"cu2dispatch_wf_done_i_1", false,-1);
    tracep->declBus(c+613,"cu2dispatch_wf_tag_done_i_0", false,-1, 4,0);
    tracep->declBus(c+624,"cu2dispatch_wf_tag_done_i_1", false,-1, 4,0);
    tracep->declBus(c+636,"dealloc_st", false,-1, 4,0);
    tracep->declBit(c+637,"dis_controller_wg_alloc_valid_i", false,-1);
    tracep->declBit(c+638,"inflight_wg_buffer_gpu_valid_i", false,-1);
    tracep->declBus(c+639,"inflight_wg_buffer_gpu_wf_size_i", false,-1, 9,0);
    tracep->declBus(c+640,"inflight_wg_buffer_start_pc_i", false,-1, 31,0);
    tracep->declBus(c+641,"inflight_wg_buffer_gds_base_dispatch_i", false,-1, 31,0);
    tracep->declBus(c+642,"inflight_wg_buffer_gpu_vgpr_size_per_wf_i", false,-1, 11,0);
    tracep->declBus(c+643,"inflight_wg_buffer_gpu_sgpr_size_per_wf_i", false,-1, 11,0);
    tracep->declBus(c+644,"allocator_wg_id_out_i", false,-1, 4,0);
    tracep->declBus(c+645,"allocator_cu_id_out_i", false,-1, 1,0);
    tracep->declBus(c+646,"allocator_wf_count_i", false,-1, 2,0);
    tracep->declBus(c+647,"allocator_vgpr_start_out_i", false,-1, 11,0);
    tracep->declBus(c+648,"allocator_sgpr_start_out_i", false,-1, 11,0);
    tracep->declBus(c+649,"allocator_lds_start_out_i", false,-1, 11,0);
    tracep->declBit(c+491,"gpu_interface_alloc_available_i", false,-1);
    tracep->declBus(c+474,"gpu_interface_cu_id_i", false,-1, 1,0);
    tracep->declBus(c+475,"gpu_interface_dealloc_wg_id_i", false,-1, 4,0);
    tracep->declBit(c+650,"dispatch2cu_wf_dispatch_handlers_0", false,-1);
    tracep->declBit(c+651,"dispatch2cu_wf_dispatch_handlers_1", false,-1);
    tracep->declBit(c+652,"invalid_due_to_not_ready_handlers_0", false,-1);
    tracep->declBit(c+653,"invalid_due_to_not_ready_handlers_1", false,-1);
    tracep->declBus(c+654,"dispatch2cu_wf_tag_dispatch_handlers_0", false,-1, 4,0);
    tracep->declBus(c+655,"dispatch2cu_wf_tag_dispatch_handlers_1", false,-1, 4,0);
    tracep->declBit(c+607,"handler_wg_alloc_en_0", false,-1);
    tracep->declBit(c+618,"handler_wg_alloc_en_1", false,-1);
    tracep->declBus(c+608,"handler_wg_alloc_wg_id_0", false,-1, 4,0);
    tracep->declBus(c+619,"handler_wg_alloc_wg_id_1", false,-1, 4,0);
    tracep->declBus(c+609,"handler_wg_alloc_wf_count_0", false,-1, 2,0);
    tracep->declBus(c+620,"handler_wg_alloc_wf_count_1", false,-1, 2,0);
    tracep->declBus(c+441,"dispatch2cu_wf_dispatch_i", false,-1, 1,0);
    tracep->declBus(c+375,"dispatch2cu_wg_wf_count_i", false,-1, 2,0);
    tracep->declBus(c+376,"dispatch2cu_wf_size_dispatch_i", false,-1, 9,0);
    tracep->declBus(c+377,"dispatch2cu_sgpr_base_dispatch_i", false,-1, 12,0);
    tracep->declBus(c+378,"dispatch2cu_vgpr_base_dispatch_i", false,-1, 12,0);
    tracep->declBus(c+379,"dispatch2cu_wf_tag_dispatch_i", false,-1, 4,0);
    tracep->declBus(c+380,"dispatch2cu_lds_base_dispatch_i", false,-1, 12,0);
    tracep->declBus(c+381,"dispatch2cu_start_pc_dispatch_i", false,-1, 31,0);
    tracep->declBus(c+382,"dispatch2cu_gds_base_dispatch_i", false,-1, 31,0);
    tracep->declBus(c+656,"alloc_st", false,-1, 3,0);
    tracep->declBit(c+657,"cu_found_valid", false,-1);
    tracep->declBus(c+658,"cu_found", false,-1, 1,0);
    tracep->pushNamePrefix("cu_handler ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+607,"io_wg_alloc_en", false,-1);
    tracep->declBus(c+608,"io_wg_alloc_wg_id", false,-1, 4,0);
    tracep->declBus(c+609,"io_wg_alloc_wf_count", false,-1, 2,0);
    tracep->declBit(c+373,"io_ready_for_dispatch2cu", false,-1);
    tracep->declBit(c+610,"io_dispatch2cu_wf_dispatch", false,-1);
    tracep->declBus(c+611,"io_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBit(c+612,"io_cu2dispatch_wf_done_i", false,-1);
    tracep->declBus(c+613,"io_cu2dispatch_wf_tag_done_i", false,-1, 4,0);
    tracep->declBit(c+614,"io_wg_done_ack", false,-1);
    tracep->declBit(c+615,"io_wg_done_valid", false,-1);
    tracep->declBus(c+616,"io_wg_done_wg_id", false,-1, 4,0);
    tracep->declBit(c+617,"io_invalid_due_to_not_ready", false,-1);
    tracep->declBit(c+52617,"info_ram_clock", false,-1);
    tracep->declBit(c+52618,"info_ram_reset", false,-1);
    tracep->declBus(c+659,"info_ram_io_rd_addr", false,-1, 1,0);
    tracep->declBus(c+660,"info_ram_io_wr_addr", false,-1, 1,0);
    tracep->declBus(c+661,"info_ram_io_wr_word", false,-1, 7,0);
    tracep->declBus(c+662,"info_ram_io_rd_word", false,-1, 7,0);
    tracep->declBit(c+663,"info_ram_io_wr_en", false,-1);
    tracep->declBit(c+664,"info_ram_io_rd_en", false,-1);
    tracep->declBus(c+665,"next_free_slot", false,-1, 1,0);
    tracep->declBit(c+666,"used_slot_bitmap_0", false,-1);
    tracep->declBit(c+667,"used_slot_bitmap_1", false,-1);
    tracep->declBit(c+668,"used_slot_bitmap_2", false,-1);
    tracep->declBit(c+669,"used_slot_bitmap_3", false,-1);
    tracep->declBit(c+670,"pending_wg_bitmap_0", false,-1);
    tracep->declBit(c+671,"pending_wg_bitmap_1", false,-1);
    tracep->declBit(c+672,"pending_wg_bitmap_2", false,-1);
    tracep->declBit(c+673,"pending_wg_bitmap_3", false,-1);
    tracep->declBus(c+674,"pending_wf_count_0", false,-1, 2,0);
    tracep->declBus(c+675,"pending_wf_count_1", false,-1, 2,0);
    tracep->declBus(c+676,"pending_wf_count_2", false,-1, 2,0);
    tracep->declBus(c+677,"pending_wf_count_3", false,-1, 2,0);
    tracep->declBus(c+678,"curr_alloc_wf_count", false,-1, 2,0);
    tracep->declBus(c+679,"curr_alloc_wf_slot", false,-1, 1,0);
    tracep->declBit(c+610,"dispatch2cu_wf_dispatch_i", false,-1);
    tracep->declBus(c+611,"dispatch2cu_wf_tag_dispatch_i", false,-1, 4,0);
    tracep->declBit(c+680,"next_served_dealloc_valid", false,-1);
    tracep->declBus(c+681,"next_served_dealloc", false,-1, 1,0);
    tracep->declBus(c+659,"curr_dealloc_wg_slot", false,-1, 1,0);
    tracep->declBit(c+664,"info_ram_rd_en", false,-1);
    tracep->declBit(c+682,"info_ram_rd_valid", false,-1);
    tracep->declBit(c+663,"info_ram_wr_en", false,-1);
    tracep->declBus(c+660,"info_ram_wr_addr", false,-1, 1,0);
    tracep->declBus(c+661,"info_ram_wr_reg", false,-1, 7,0);
    tracep->declBit(c+615,"wg_done_valid_i", false,-1);
    tracep->declBus(c+616,"wg_done_wg_id_i", false,-1, 4,0);
    tracep->declBus(c+683,"curr_wf_count", false,-1, 2,0);
    tracep->declBus(c+684,"alloc_st", false,-1, 1,0);
    tracep->declBus(c+685,"dealloc_st", false,-1, 2,0);
    tracep->declBit(c+617,"invalid_due_to_not_ready_i", false,-1);
    tracep->declBit(c+686,"next_free_slot_valid", false,-1);
    tracep->declBus(c+662,"info_ram_rd_reg", false,-1, 7,0);
    tracep->declBit(c+687,"found_free_slot_valid", false,-1);
    tracep->declBit(c+688,"found_free_slot_valid2", false,-1);
    tracep->pushNamePrefix("info_ram ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+659,"io_rd_addr", false,-1, 1,0);
    tracep->declBus(c+660,"io_wr_addr", false,-1, 1,0);
    tracep->declBus(c+661,"io_wr_word", false,-1, 7,0);
    tracep->declBus(c+662,"io_rd_word", false,-1, 7,0);
    tracep->declBit(c+663,"io_wr_en", false,-1);
    tracep->declBit(c+664,"io_rd_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+689+i*1,"mem", true,(i+0), 7,0);
    }
    tracep->declBit(c+664,"mem_rd_word_reg_MPORT_en", false,-1);
    tracep->declBus(c+659,"mem_rd_word_reg_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+693,"mem_rd_word_reg_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+661,"mem_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+660,"mem_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"mem_MPORT_mask", false,-1);
    tracep->declBit(c+663,"mem_MPORT_en", false,-1);
    tracep->declBus(c+662,"rd_word_reg", false,-1, 7,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("cu_handler_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+618,"io_wg_alloc_en", false,-1);
    tracep->declBus(c+619,"io_wg_alloc_wg_id", false,-1, 4,0);
    tracep->declBus(c+620,"io_wg_alloc_wf_count", false,-1, 2,0);
    tracep->declBit(c+383,"io_ready_for_dispatch2cu", false,-1);
    tracep->declBit(c+621,"io_dispatch2cu_wf_dispatch", false,-1);
    tracep->declBus(c+622,"io_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBit(c+623,"io_cu2dispatch_wf_done_i", false,-1);
    tracep->declBus(c+624,"io_cu2dispatch_wf_tag_done_i", false,-1, 4,0);
    tracep->declBit(c+625,"io_wg_done_ack", false,-1);
    tracep->declBit(c+626,"io_wg_done_valid", false,-1);
    tracep->declBus(c+627,"io_wg_done_wg_id", false,-1, 4,0);
    tracep->declBit(c+628,"io_invalid_due_to_not_ready", false,-1);
    tracep->declBit(c+52617,"info_ram_clock", false,-1);
    tracep->declBit(c+52618,"info_ram_reset", false,-1);
    tracep->declBus(c+694,"info_ram_io_rd_addr", false,-1, 1,0);
    tracep->declBus(c+695,"info_ram_io_wr_addr", false,-1, 1,0);
    tracep->declBus(c+696,"info_ram_io_wr_word", false,-1, 7,0);
    tracep->declBus(c+697,"info_ram_io_rd_word", false,-1, 7,0);
    tracep->declBit(c+698,"info_ram_io_wr_en", false,-1);
    tracep->declBit(c+699,"info_ram_io_rd_en", false,-1);
    tracep->declBus(c+700,"next_free_slot", false,-1, 1,0);
    tracep->declBit(c+701,"used_slot_bitmap_0", false,-1);
    tracep->declBit(c+702,"used_slot_bitmap_1", false,-1);
    tracep->declBit(c+703,"used_slot_bitmap_2", false,-1);
    tracep->declBit(c+704,"used_slot_bitmap_3", false,-1);
    tracep->declBit(c+705,"pending_wg_bitmap_0", false,-1);
    tracep->declBit(c+706,"pending_wg_bitmap_1", false,-1);
    tracep->declBit(c+707,"pending_wg_bitmap_2", false,-1);
    tracep->declBit(c+708,"pending_wg_bitmap_3", false,-1);
    tracep->declBus(c+709,"pending_wf_count_0", false,-1, 2,0);
    tracep->declBus(c+710,"pending_wf_count_1", false,-1, 2,0);
    tracep->declBus(c+711,"pending_wf_count_2", false,-1, 2,0);
    tracep->declBus(c+712,"pending_wf_count_3", false,-1, 2,0);
    tracep->declBus(c+713,"curr_alloc_wf_count", false,-1, 2,0);
    tracep->declBus(c+714,"curr_alloc_wf_slot", false,-1, 1,0);
    tracep->declBit(c+621,"dispatch2cu_wf_dispatch_i", false,-1);
    tracep->declBus(c+622,"dispatch2cu_wf_tag_dispatch_i", false,-1, 4,0);
    tracep->declBit(c+715,"next_served_dealloc_valid", false,-1);
    tracep->declBus(c+716,"next_served_dealloc", false,-1, 1,0);
    tracep->declBus(c+694,"curr_dealloc_wg_slot", false,-1, 1,0);
    tracep->declBit(c+699,"info_ram_rd_en", false,-1);
    tracep->declBit(c+717,"info_ram_rd_valid", false,-1);
    tracep->declBit(c+698,"info_ram_wr_en", false,-1);
    tracep->declBus(c+695,"info_ram_wr_addr", false,-1, 1,0);
    tracep->declBus(c+696,"info_ram_wr_reg", false,-1, 7,0);
    tracep->declBit(c+626,"wg_done_valid_i", false,-1);
    tracep->declBus(c+627,"wg_done_wg_id_i", false,-1, 4,0);
    tracep->declBus(c+718,"curr_wf_count", false,-1, 2,0);
    tracep->declBus(c+719,"alloc_st", false,-1, 1,0);
    tracep->declBus(c+720,"dealloc_st", false,-1, 2,0);
    tracep->declBit(c+628,"invalid_due_to_not_ready_i", false,-1);
    tracep->declBit(c+721,"next_free_slot_valid", false,-1);
    tracep->declBus(c+697,"info_ram_rd_reg", false,-1, 7,0);
    tracep->declBit(c+722,"found_free_slot_valid", false,-1);
    tracep->declBit(c+723,"found_free_slot_valid2", false,-1);
    tracep->pushNamePrefix("info_ram ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+694,"io_rd_addr", false,-1, 1,0);
    tracep->declBus(c+695,"io_wr_addr", false,-1, 1,0);
    tracep->declBus(c+696,"io_wr_word", false,-1, 7,0);
    tracep->declBus(c+697,"io_rd_word", false,-1, 7,0);
    tracep->declBit(c+698,"io_wr_en", false,-1);
    tracep->declBit(c+699,"io_rd_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+724+i*1,"mem", true,(i+0), 7,0);
    }
    tracep->declBit(c+699,"mem_rd_word_reg_MPORT_en", false,-1);
    tracep->declBus(c+694,"mem_rd_word_reg_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+728,"mem_rd_word_reg_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+696,"mem_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+695,"mem_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"mem_MPORT_mask", false,-1);
    tracep->declBit(c+698,"mem_MPORT_en", false,-1);
    tracep->declBus(c+697,"rd_word_reg", false,-1, 7,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("inflight_wg_buffer_i ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+52620,"io_host_wg_valid", false,-1);
    tracep->declBus(c+52621,"io_host_wg_id", false,-1, 4,0);
    tracep->declBus(c+52622,"io_host_num_wf", false,-1, 2,0);
    tracep->declBus(c+52623,"io_host_wf_size", false,-1, 9,0);
    tracep->declBus(c+52624,"io_host_start_pc", false,-1, 31,0);
    tracep->declBus(c+52631,"io_host_gds_baseaddr", false,-1, 31,0);
    tracep->declBus(c+52625,"io_host_vgpr_size_total", false,-1, 12,0);
    tracep->declBus(c+52626,"io_host_sgpr_size_total", false,-1, 12,0);
    tracep->declBus(c+52627,"io_host_lds_size_total", false,-1, 12,0);
    tracep->declBus(c+52628,"io_host_gds_size_total", false,-1, 10,0);
    tracep->declBus(c+52629,"io_host_vgpr_size_per_wf", false,-1, 12,0);
    tracep->declBus(c+52630,"io_host_sgpr_size_per_wf", false,-1, 12,0);
    tracep->declBit(c+476,"io_dis_controller_wg_alloc_valid", false,-1);
    tracep->declBit(c+461,"io_dis_controller_start_alloc", false,-1);
    tracep->declBit(c+477,"io_dis_controller_wg_dealloc_valid", false,-1);
    tracep->declBit(c+481,"io_dis_controller_wg_rejected_valid", false,-1);
    tracep->declBus(c+445,"io_allocator_wg_id_out", false,-1, 4,0);
    tracep->declBus(c+475,"io_gpu_interface_dealloc_wg_id", false,-1, 4,0);
    tracep->declBit(c+52619,"io_inflight_wg_buffer_host_rcvd_ack", false,-1);
    tracep->declBit(c+439,"io_inflight_wg_buffer_host_wf_done", false,-1);
    tracep->declBus(c+440,"io_inflight_wg_buffer_host_wf_done_wg_id", false,-1, 4,0);
    tracep->declBit(c+482,"io_inflight_wg_buffer_alloc_valid", false,-1);
    tracep->declBit(c+483,"io_inflight_wg_buffer_alloc_available", false,-1);
    tracep->declBus(c+454,"io_inflight_wg_buffer_alloc_wg_id", false,-1, 4,0);
    tracep->declBus(c+455,"io_inflight_wg_buffer_alloc_num_wf", false,-1, 2,0);
    tracep->declBus(c+456,"io_inflight_wg_buffer_alloc_vgpr_size", false,-1, 12,0);
    tracep->declBus(c+457,"io_inflight_wg_buffer_alloc_sgpr_size", false,-1, 12,0);
    tracep->declBus(c+458,"io_inflight_wg_buffer_alloc_lds_size", false,-1, 12,0);
    tracep->declBit(c+484,"io_inflight_wg_buffer_gpu_valid", false,-1);
    tracep->declBus(c+485,"io_inflight_wg_buffer_gpu_vgpr_size_per_wf", false,-1, 12,0);
    tracep->declBus(c+486,"io_inflight_wg_buffer_gpu_sgpr_size_per_wf", false,-1, 12,0);
    tracep->declBus(c+487,"io_inflight_wg_buffer_gpu_wf_size", false,-1, 9,0);
    tracep->declBus(c+488,"io_inflight_wg_buffer_start_pc", false,-1, 31,0);
    tracep->declBit(c+52617,"ram_wg_waiting_allocation_clock", false,-1);
    tracep->declBit(c+52618,"ram_wg_waiting_allocation_reset", false,-1);
    tracep->declBit(c+729,"ram_wg_waiting_allocation_io_rd_addr", false,-1);
    tracep->declBit(c+730,"ram_wg_waiting_allocation_io_wr_addr", false,-1);
    tracep->declQuad(c+731,"ram_wg_waiting_allocation_io_wr_word", false,-1, 57,0);
    tracep->declQuad(c+733,"ram_wg_waiting_allocation_io_rd_word", false,-1, 57,0);
    tracep->declBit(c+735,"ram_wg_waiting_allocation_io_wr_en", false,-1);
    tracep->declBit(c+736,"ram_wg_waiting_allocation_io_rd_en", false,-1);
    tracep->declBit(c+52617,"ram_wg_ready_start_clock", false,-1);
    tracep->declBit(c+52618,"ram_wg_ready_start_reset", false,-1);
    tracep->declBit(c+729,"ram_wg_ready_start_io_rd_addr", false,-1);
    tracep->declBit(c+730,"ram_wg_ready_start_io_wr_addr", false,-1);
    tracep->declArray(c+737,"ram_wg_ready_start_io_wr_word", false,-1, 104,0);
    tracep->declArray(c+741,"ram_wg_ready_start_io_rd_word", false,-1, 104,0);
    tracep->declBit(c+735,"ram_wg_ready_start_io_wr_en", false,-1);
    tracep->declBit(c+736,"ram_wg_ready_start_io_rd_en", false,-1);
    tracep->declBit(c+745,"host_wg_valid_i", false,-1);
    tracep->declBus(c+746,"host_wg_id_i", false,-1, 4,0);
    tracep->declBus(c+747,"host_num_wf_i", false,-1, 2,0);
    tracep->declBus(c+748,"host_wf_size_i", false,-1, 9,0);
    tracep->declBus(c+749,"host_start_pc_i", false,-1, 31,0);
    tracep->declBus(c+750,"host_gds_baseaddr_i", false,-1, 31,0);
    tracep->declBus(c+751,"host_vgpr_size_total_i", false,-1, 12,0);
    tracep->declBus(c+752,"host_sgpr_size_total_i", false,-1, 12,0);
    tracep->declBus(c+753,"host_vgpr_size_per_wf_i", false,-1, 12,0);
    tracep->declBus(c+754,"host_sgpr_size_per_wf_i", false,-1, 12,0);
    tracep->declBus(c+755,"host_lds_size_total_i", false,-1, 12,0);
    tracep->declBus(c+756,"host_gds_size_total_i", false,-1, 10,0);
    tracep->declBit(c+757,"dis_controller_start_alloc_i", false,-1);
    tracep->declBit(c+758,"dis_controller_wg_alloc_valid_i", false,-1);
    tracep->declBit(c+629,"dis_controller_wg_dealloc_valid_i", false,-1);
    tracep->declBit(c+759,"dis_controller_wg_rejected_valid_i", false,-1);
    tracep->declBus(c+760,"gpu_interface_dealloc_wg_id_i", false,-1, 4,0);
    tracep->declBus(c+761,"inflight_tbl_alloc_st", false,-1, 7,0);
    tracep->declBus(c+762,"inflight_tbl_rd_host_st", false,-1, 3,0);
    tracep->declBus(c+763,"allocator_wg_id_out_i", false,-1, 4,0);
    tracep->declBit(c+439,"inflight_wg_buffer_host_wf_done_i", false,-1);
    tracep->declBus(c+440,"inflight_wg_buffer_host_wf_done_wg_id_i", false,-1, 4,0);
    tracep->declBit(c+764,"waiting_tbl_valid_0", false,-1);
    tracep->declBit(c+765,"waiting_tbl_valid_1", false,-1);
    tracep->declBit(c+735,"new_index_wr_en", false,-1);
    tracep->declQuad(c+731,"new_entry_wg_reg", false,-1, 57,0);
    tracep->declArray(c+737,"ready_tbl_wr_reg", false,-1, 104,0);
    tracep->declBit(c+766,"inflight_wg_buffer_host_rcvd_ack_i", false,-1);
    tracep->declBit(c+730,"new_index", false,-1);
    tracep->declBit(c+767,"waiting_tbl_pending_0", false,-1);
    tracep->declBit(c+768,"waiting_tbl_pending_1", false,-1);
    tracep->declBit(c+769,"chosen_entry", false,-1);
    tracep->declBit(c+770,"chosen_entry_by_allocator", false,-1);
    tracep->declBit(c+771,"chosen_entry_is_valid", false,-1);
    tracep->declBit(c+772,"wait_tbl_busy", false,-1);
    tracep->declBit(c+773,"valid_not_pending_0", false,-1);
    tracep->declBit(c+774,"valid_not_pending_1", false,-1);
    tracep->declBus(c+775,"tbl_walk_wg_id_searched", false,-1, 4,0);
    tracep->declBit(c+736,"tbl_walk_rd_en", false,-1);
    tracep->declBit(c+729,"tbl_walk_idx", false,-1);
    tracep->declBit(c+776,"tbl_walk_rd_valid", false,-1);
    tracep->declBit(c+484,"inflight_wg_buffer_gpu_valid_i", false,-1);
    tracep->declBus(c+485,"inflight_wg_buffer_gpu_vgpr_size_per_wf_i", false,-1, 12,0);
    tracep->declBus(c+486,"inflight_wg_buffer_gpu_sgpr_size_per_wf_i", false,-1, 12,0);
    tracep->declBus(c+487,"inflight_wg_buffer_gpu_wf_size_i", false,-1, 9,0);
    tracep->declBus(c+488,"inflight_wg_buffer_start_pc_i", false,-1, 31,0);
    tracep->declBus(c+454,"inflight_wg_buffer_alloc_wg_id_i", false,-1, 4,0);
    tracep->declBus(c+455,"inflight_wg_buffer_alloc_num_wf_i", false,-1, 2,0);
    tracep->declBus(c+456,"inflight_wg_buffer_alloc_vgpr_size_i", false,-1, 12,0);
    tracep->declBus(c+457,"inflight_wg_buffer_alloc_sgpr_size_i", false,-1, 12,0);
    tracep->declBus(c+458,"inflight_wg_buffer_alloc_lds_size_i", false,-1, 12,0);
    tracep->declBit(c+482,"wg_waiting_alloc_valid", false,-1);
    tracep->declBit(c+777,"last_chosen_entry_rr", false,-1);
    tracep->declQuad(c+733,"table_walk_rd_reg", false,-1, 57,0);
    tracep->declArray(c+741,"ready_tbl_rd_reg", false,-1, 104,0);
    tracep->declBus(c+778,"left_degree", false,-1, 1,0);
    tracep->declBit(c+779,"waiting_tbl_valid_rotated_0", false,-1);
    tracep->declBit(c+780,"waiting_tbl_valid_rotated_1", false,-1);
    tracep->declBit(c+781,"found_entry_valid_c", false,-1);
    tracep->pushNamePrefix("ram_wg_ready_start ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+729,"io_rd_addr", false,-1);
    tracep->declBit(c+730,"io_wr_addr", false,-1);
    tracep->declArray(c+737,"io_wr_word", false,-1, 104,0);
    tracep->declArray(c+741,"io_rd_word", false,-1, 104,0);
    tracep->declBit(c+735,"io_wr_en", false,-1);
    tracep->declBit(c+736,"io_rd_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declArray(c+782+i*4,"mem", true,(i+0), 104,0);
    }
    tracep->declBit(c+736,"mem_rd_word_reg_MPORT_en", false,-1);
    tracep->declBit(c+729,"mem_rd_word_reg_MPORT_addr", false,-1);
    tracep->declArray(c+790,"mem_rd_word_reg_MPORT_data", false,-1, 104,0);
    tracep->declArray(c+737,"mem_MPORT_data", false,-1, 104,0);
    tracep->declBit(c+730,"mem_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"mem_MPORT_mask", false,-1);
    tracep->declBit(c+735,"mem_MPORT_en", false,-1);
    tracep->declArray(c+741,"rd_word_reg", false,-1, 104,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ram_wg_waiting_allocation ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+729,"io_rd_addr", false,-1);
    tracep->declBit(c+730,"io_wr_addr", false,-1);
    tracep->declQuad(c+731,"io_wr_word", false,-1, 57,0);
    tracep->declQuad(c+733,"io_rd_word", false,-1, 57,0);
    tracep->declBit(c+735,"io_wr_en", false,-1);
    tracep->declBit(c+736,"io_rd_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declQuad(c+794+i*2,"mem", true,(i+0), 57,0);
    }
    tracep->declBit(c+736,"mem_rd_word_reg_MPORT_en", false,-1);
    tracep->declBit(c+729,"mem_rd_word_reg_MPORT_addr", false,-1);
    tracep->declQuad(c+798,"mem_rd_word_reg_MPORT_data", false,-1, 57,0);
    tracep->declQuad(c+731,"mem_MPORT_data", false,-1, 57,0);
    tracep->declBit(c+730,"mem_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"mem_MPORT_mask", false,-1);
    tracep->declBit(c+735,"mem_MPORT_en", false,-1);
    tracep->declQuad(c+733,"rd_word_reg", false,-1, 57,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("top_resource_table_i ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+462,"io_grt_cam_up_valid", false,-1);
    tracep->declBus(c+470,"io_grt_cam_up_wf_count", false,-1, 2,0);
    tracep->declBus(c+463,"io_grt_cam_up_cu_id", false,-1, 1,0);
    tracep->declBus(c+464,"io_grt_cam_up_vgpr_strt", false,-1, 11,0);
    tracep->declBus(c+465,"io_grt_cam_up_vgpr_size", false,-1, 12,0);
    tracep->declBus(c+466,"io_grt_cam_up_sgpr_strt", false,-1, 11,0);
    tracep->declBus(c+467,"io_grt_cam_up_sgpr_size", false,-1, 12,0);
    tracep->declBus(c+468,"io_grt_cam_up_lds_strt", false,-1, 11,0);
    tracep->declBus(c+469,"io_grt_cam_up_lds_size", false,-1, 12,0);
    tracep->declBus(c+471,"io_grt_cam_up_wg_count", false,-1, 2,0);
    tracep->declBit(c+472,"io_grt_wg_alloc_done", false,-1);
    tracep->declBus(c+463,"io_grt_wg_alloc_cu_id", false,-1, 1,0);
    tracep->declBit(c+473,"io_grt_wg_dealloc_done", false,-1);
    tracep->declBus(c+463,"io_grt_wg_dealloc_cu_id", false,-1, 1,0);
    tracep->declBus(c+474,"io_gpu_interface_cu_id", false,-1, 1,0);
    tracep->declBus(c+475,"io_gpu_interface_dealloc_wg_id", false,-1, 4,0);
    tracep->declBit(c+476,"io_dis_controller_wg_alloc_valid", false,-1);
    tracep->declBit(c+477,"io_dis_controller_wg_dealloc_valid", false,-1);
    tracep->declBus(c+445,"io_allocator_wg_id_out", false,-1, 4,0);
    tracep->declBus(c+447,"io_allocator_wf_count", false,-1, 2,0);
    tracep->declBus(c+446,"io_allocator_cu_id_out", false,-1, 1,0);
    tracep->declBus(c+451,"io_allocator_vgpr_start_out", false,-1, 11,0);
    tracep->declBus(c+478,"io_allocator_vgpr_size_out", false,-1, 12,0);
    tracep->declBus(c+452,"io_allocator_sgpr_start_out", false,-1, 11,0);
    tracep->declBus(c+479,"io_allocator_sgpr_size_out", false,-1, 12,0);
    tracep->declBus(c+453,"io_allocator_lds_start_out", false,-1, 11,0);
    tracep->declBus(c+480,"io_allocator_lds_size_out", false,-1, 12,0);
    tracep->declBit(c+52617,"rt_group_clock", false,-1);
    tracep->declBit(c+52618,"rt_group_reset", false,-1);
    tracep->declBit(c+800,"rt_group_io_alloc_en", false,-1);
    tracep->declBit(c+801,"rt_group_io_dealloc_en", false,-1);
    tracep->declBus(c+802,"rt_group_io_wg_id", false,-1, 4,0);
    tracep->declBit(c+803,"rt_group_io_sub_cu_id", false,-1);
    tracep->declBit(c+804,"rt_group_io_res_tbl_done", false,-1);
    tracep->declBus(c+805,"rt_group_io_lds_start", false,-1, 12,0);
    tracep->declBus(c+806,"rt_group_io_lds_size", false,-1, 12,0);
    tracep->declBus(c+807,"rt_group_io_vgpr_start", false,-1, 12,0);
    tracep->declBus(c+808,"rt_group_io_vgpr_size", false,-1, 12,0);
    tracep->declBus(c+809,"rt_group_io_sgpr_start", false,-1, 12,0);
    tracep->declBus(c+810,"rt_group_io_sgpr_size", false,-1, 12,0);
    tracep->declBus(c+811,"rt_group_io_wf_count", false,-1, 2,0);
    tracep->declBus(c+812,"rt_group_io_wg_count", false,-1, 2,0);
    tracep->declBus(c+813,"rt_group_io_lds_start_in", false,-1, 12,0);
    tracep->declBus(c+480,"rt_group_io_lds_size_in", false,-1, 12,0);
    tracep->declBus(c+814,"rt_group_io_vgpr_start_in", false,-1, 12,0);
    tracep->declBus(c+478,"rt_group_io_vgpr_size_in", false,-1, 12,0);
    tracep->declBus(c+815,"rt_group_io_sgpr_start_in", false,-1, 12,0);
    tracep->declBus(c+479,"rt_group_io_sgpr_size_in", false,-1, 12,0);
    tracep->declBus(c+447,"rt_group_io_wf_count_in", false,-1, 2,0);
    tracep->declBit(c+816,"rt_group_io_done_cancelled", false,-1);
    tracep->declBit(c+817,"done_array_0", false,-1);
    tracep->declBus(c+470,"wf_count_array_0", false,-1, 2,0);
    tracep->declBus(c+471,"wg_count_array_0", false,-1, 2,0);
    tracep->declBus(c+818,"vgpr_start_array_0", false,-1, 12,0);
    tracep->declBus(c+465,"vgpr_size_array_0", false,-1, 12,0);
    tracep->declBus(c+819,"sgpr_start_array_0", false,-1, 12,0);
    tracep->declBus(c+467,"sgpr_size_array_0", false,-1, 12,0);
    tracep->declBus(c+820,"lds_start_array_0", false,-1, 12,0);
    tracep->declBus(c+469,"lds_size_array_0", false,-1, 12,0);
    tracep->declBus(c+463,"cu_id_array_0", false,-1, 1,0);
    tracep->declBit(c+821,"serviced_array_0", false,-1);
    tracep->declBit(c+822,"is_alloc_array_0", false,-1);
    tracep->declBit(c+816,"done_cancelled_array_0", false,-1);
    tracep->declBit(c+823,"command_serviced_array_cancelled_0", false,-1);
    tracep->declBit(c+824,"serviced_id_valid", false,-1);
    tracep->declBit(c+462,"grt_cam_up_valid_i", false,-1);
    tracep->declBit(c+472,"grt_wg_alloc_done", false,-1);
    tracep->declBit(c+473,"grt_wg_dealloc_done", false,-1);
    tracep->pushNamePrefix("rt_group ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+800,"io_alloc_en", false,-1);
    tracep->declBit(c+801,"io_dealloc_en", false,-1);
    tracep->declBus(c+802,"io_wg_id", false,-1, 4,0);
    tracep->declBit(c+803,"io_sub_cu_id", false,-1);
    tracep->declBit(c+804,"io_res_tbl_done", false,-1);
    tracep->declBus(c+805,"io_lds_start", false,-1, 12,0);
    tracep->declBus(c+806,"io_lds_size", false,-1, 12,0);
    tracep->declBus(c+807,"io_vgpr_start", false,-1, 12,0);
    tracep->declBus(c+808,"io_vgpr_size", false,-1, 12,0);
    tracep->declBus(c+809,"io_sgpr_start", false,-1, 12,0);
    tracep->declBus(c+810,"io_sgpr_size", false,-1, 12,0);
    tracep->declBus(c+811,"io_wf_count", false,-1, 2,0);
    tracep->declBus(c+812,"io_wg_count", false,-1, 2,0);
    tracep->declBus(c+813,"io_lds_start_in", false,-1, 12,0);
    tracep->declBus(c+480,"io_lds_size_in", false,-1, 12,0);
    tracep->declBus(c+814,"io_vgpr_start_in", false,-1, 12,0);
    tracep->declBus(c+478,"io_vgpr_size_in", false,-1, 12,0);
    tracep->declBus(c+815,"io_sgpr_start_in", false,-1, 12,0);
    tracep->declBus(c+479,"io_sgpr_size_in", false,-1, 12,0);
    tracep->declBus(c+447,"io_wf_count_in", false,-1, 2,0);
    tracep->declBit(c+816,"io_done_cancelled", false,-1);
    tracep->declBit(c+52617,"lds_res_tbl_clock", false,-1);
    tracep->declBit(c+52618,"lds_res_tbl_reset", false,-1);
    tracep->declBit(c+825,"lds_res_tbl_io_res_table_done_o", false,-1);
    tracep->declBus(c+826,"lds_res_tbl_io_cam_biggest_space_size", false,-1, 13,0);
    tracep->declBus(c+827,"lds_res_tbl_io_cam_biggest_space_addr", false,-1, 12,0);
    tracep->declBit(c+828,"lds_res_tbl_io_alloc_res_en", false,-1);
    tracep->declBit(c+829,"lds_res_tbl_io_dealloc_res_en", false,-1);
    tracep->declBit(c+830,"lds_res_tbl_io_alloc_cu_id", false,-1);
    tracep->declBit(c+830,"lds_res_tbl_io_dealloc_cu_id", false,-1);
    tracep->declBus(c+831,"lds_res_tbl_io_alloc_wg_slot_id", false,-1, 1,0);
    tracep->declBus(c+832,"lds_res_tbl_io_dealloc_wg_slot_id", false,-1, 1,0);
    tracep->declBus(c+833,"lds_res_tbl_io_alloc_res_size", false,-1, 13,0);
    tracep->declBus(c+834,"lds_res_tbl_io_alloc_res_start", false,-1, 12,0);
    tracep->declBit(c+52617,"vgpr_res_tbl_clock", false,-1);
    tracep->declBit(c+52618,"vgpr_res_tbl_reset", false,-1);
    tracep->declBit(c+835,"vgpr_res_tbl_io_res_table_done_o", false,-1);
    tracep->declBus(c+836,"vgpr_res_tbl_io_cam_biggest_space_size", false,-1, 13,0);
    tracep->declBus(c+837,"vgpr_res_tbl_io_cam_biggest_space_addr", false,-1, 12,0);
    tracep->declBit(c+828,"vgpr_res_tbl_io_alloc_res_en", false,-1);
    tracep->declBit(c+829,"vgpr_res_tbl_io_dealloc_res_en", false,-1);
    tracep->declBit(c+830,"vgpr_res_tbl_io_alloc_cu_id", false,-1);
    tracep->declBit(c+830,"vgpr_res_tbl_io_dealloc_cu_id", false,-1);
    tracep->declBus(c+831,"vgpr_res_tbl_io_alloc_wg_slot_id", false,-1, 1,0);
    tracep->declBus(c+832,"vgpr_res_tbl_io_dealloc_wg_slot_id", false,-1, 1,0);
    tracep->declBus(c+838,"vgpr_res_tbl_io_alloc_res_size", false,-1, 13,0);
    tracep->declBus(c+839,"vgpr_res_tbl_io_alloc_res_start", false,-1, 12,0);
    tracep->declBit(c+52617,"sgpr_res_tbl_clock", false,-1);
    tracep->declBit(c+52618,"sgpr_res_tbl_reset", false,-1);
    tracep->declBit(c+840,"sgpr_res_tbl_io_res_table_done_o", false,-1);
    tracep->declBus(c+841,"sgpr_res_tbl_io_cam_biggest_space_size", false,-1, 13,0);
    tracep->declBus(c+842,"sgpr_res_tbl_io_cam_biggest_space_addr", false,-1, 12,0);
    tracep->declBit(c+828,"sgpr_res_tbl_io_alloc_res_en", false,-1);
    tracep->declBit(c+829,"sgpr_res_tbl_io_dealloc_res_en", false,-1);
    tracep->declBit(c+830,"sgpr_res_tbl_io_alloc_cu_id", false,-1);
    tracep->declBit(c+830,"sgpr_res_tbl_io_dealloc_cu_id", false,-1);
    tracep->declBus(c+831,"sgpr_res_tbl_io_alloc_wg_slot_id", false,-1, 1,0);
    tracep->declBus(c+832,"sgpr_res_tbl_io_dealloc_wg_slot_id", false,-1, 1,0);
    tracep->declBus(c+843,"sgpr_res_tbl_io_alloc_res_size", false,-1, 13,0);
    tracep->declBus(c+844,"sgpr_res_tbl_io_alloc_res_start", false,-1, 12,0);
    tracep->declBit(c+52617,"wf_res_tbl_clock", false,-1);
    tracep->declBit(c+52618,"wf_res_tbl_reset", false,-1);
    tracep->declBus(c+811,"wf_res_tbl_io_wf_count_out", false,-1, 2,0);
    tracep->declBit(c+830,"wf_res_tbl_io_cu_id", false,-1);
    tracep->declBit(c+828,"wf_res_tbl_io_alloc_en", false,-1);
    tracep->declBit(c+829,"wf_res_tbl_io_dealloc_en", false,-1);
    tracep->declBus(c+845,"wf_res_tbl_io_wf_count_in", false,-1, 2,0);
    tracep->declBus(c+831,"wf_res_tbl_io_alloc_wg_slot_id", false,-1, 1,0);
    tracep->declBus(c+832,"wf_res_tbl_io_dealloc_wg_slot_id", false,-1, 1,0);
    tracep->declBit(c+52617,"wf_slot_id_gen_clock", false,-1);
    tracep->declBit(c+52618,"wf_slot_id_gen_reset", false,-1);
    tracep->declBus(c+802,"wf_slot_id_gen_io_wg_id", false,-1, 4,0);
    tracep->declBit(c+803,"wf_slot_id_gen_io_cu_id", false,-1);
    tracep->declBus(c+831,"wf_slot_id_gen_io_wg_slot_id_gen", false,-1, 1,0);
    tracep->declBus(c+832,"wf_slot_id_gen_io_wg_slot_id_find", false,-1, 1,0);
    tracep->declBit(c+801,"wf_slot_id_gen_io_find_and_cancel", false,-1);
    tracep->declBit(c+800,"wf_slot_id_gen_io_generate", false,-1);
    tracep->declBit(c+52617,"wg_throttling_clock", false,-1);
    tracep->declBit(c+52618,"wg_throttling_reset", false,-1);
    tracep->declBit(c+830,"wg_throttling_io_cu_id", false,-1);
    tracep->declBit(c+828,"wg_throttling_io_alloc_en", false,-1);
    tracep->declBit(c+829,"wg_throttling_io_dealloc_en", false,-1);
    tracep->declBus(c+812,"wg_throttling_io_wg_count_available", false,-1, 2,0);
    tracep->declBit(c+828,"alloc_en_1", false,-1);
    tracep->declBit(c+829,"dealloc_en_1", false,-1);
    tracep->declBit(c+830,"cu_id_1", false,-1);
    tracep->declBus(c+846,"lds_size1", false,-1, 12,0);
    tracep->declBus(c+847,"vgpr_size1", false,-1, 12,0);
    tracep->declBus(c+848,"sgpr_size1", false,-1, 12,0);
    tracep->declBus(c+845,"wf_count1", false,-1, 2,0);
    tracep->declBus(c+834,"lds_start1", false,-1, 12,0);
    tracep->declBus(c+839,"vgpr_start1", false,-1, 12,0);
    tracep->declBus(c+844,"sgpr_start1", false,-1, 12,0);
    tracep->declBit(c+849,"lds_done_out", false,-1);
    tracep->declBit(c+850,"vgpr_done_out", false,-1);
    tracep->declBit(c+851,"sgpr_done_out", false,-1);
    tracep->declBus(c+806,"lds_size_out", false,-1, 12,0);
    tracep->declBus(c+808,"vgpr_size_out", false,-1, 12,0);
    tracep->declBus(c+810,"sgpr_size_out", false,-1, 12,0);
    tracep->declBus(c+805,"lds_start_out", false,-1, 12,0);
    tracep->declBus(c+807,"vgpr_start_out", false,-1, 12,0);
    tracep->declBus(c+809,"sgpr_start_out", false,-1, 12,0);
    tracep->pushNamePrefix("wf_res_tbl ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+811,"io_wf_count_out", false,-1, 2,0);
    tracep->declBit(c+830,"io_cu_id", false,-1);
    tracep->declBit(c+828,"io_alloc_en", false,-1);
    tracep->declBit(c+829,"io_dealloc_en", false,-1);
    tracep->declBus(c+845,"io_wf_count_in", false,-1, 2,0);
    tracep->declBus(c+831,"io_alloc_wg_slot_id", false,-1, 1,0);
    tracep->declBus(c+832,"io_dealloc_wg_slot_id", false,-1, 1,0);
    tracep->declBus(c+852,"wf_count_out_i_0", false,-1, 2,0);
    tracep->declBus(c+853,"wf_count_out_i_1", false,-1, 2,0);
    tracep->declBus(c+854,"wf_count_per_wg_slot_0_0", false,-1, 2,0);
    tracep->declBus(c+855,"wf_count_per_wg_slot_0_1", false,-1, 2,0);
    tracep->declBus(c+856,"wf_count_per_wg_slot_0_2", false,-1, 2,0);
    tracep->declBus(c+857,"wf_count_per_wg_slot_0_3", false,-1, 2,0);
    tracep->declBus(c+858,"wf_count_per_wg_slot_1_0", false,-1, 2,0);
    tracep->declBus(c+859,"wf_count_per_wg_slot_1_1", false,-1, 2,0);
    tracep->declBus(c+860,"wf_count_per_wg_slot_1_2", false,-1, 2,0);
    tracep->declBus(c+861,"wf_count_per_wg_slot_1_3", false,-1, 2,0);
    tracep->declBit(c+862,"cu_id_delay", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("wf_slot_id_gen ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+802,"io_wg_id", false,-1, 4,0);
    tracep->declBit(c+803,"io_cu_id", false,-1);
    tracep->declBus(c+831,"io_wg_slot_id_gen", false,-1, 1,0);
    tracep->declBus(c+832,"io_wg_slot_id_find", false,-1, 1,0);
    tracep->declBit(c+801,"io_find_and_cancel", false,-1);
    tracep->declBit(c+800,"io_generate", false,-1);
    tracep->declBus(c+832,"wg_slot_id_find_i", false,-1, 1,0);
    tracep->declBus(c+831,"wg_slot_id_gen_i", false,-1, 1,0);
    tracep->declBit(c+863,"wg_slot_id_bitmap_0_0", false,-1);
    tracep->declBit(c+864,"wg_slot_id_bitmap_0_1", false,-1);
    tracep->declBit(c+865,"wg_slot_id_bitmap_0_2", false,-1);
    tracep->declBit(c+866,"wg_slot_id_bitmap_0_3", false,-1);
    tracep->declBit(c+867,"wg_slot_id_bitmap_1_0", false,-1);
    tracep->declBit(c+868,"wg_slot_id_bitmap_1_1", false,-1);
    tracep->declBit(c+869,"wg_slot_id_bitmap_1_2", false,-1);
    tracep->declBit(c+870,"wg_slot_id_bitmap_1_3", false,-1);
    tracep->declBus(c+871,"first_slot_id", false,-1, 1,0);
    tracep->declBit(c+872,"first_slot_id_valid", false,-1);
    tracep->declBus(c+873,"wg_slot_id_find_ram_cam_0_1", false,-1, 4,0);
    tracep->declBus(c+874,"wg_slot_id_find_ram_cam_0_2", false,-1, 4,0);
    tracep->declBus(c+875,"wg_slot_id_find_ram_cam_0_3", false,-1, 4,0);
    tracep->declBus(c+876,"wg_slot_id_find_ram_cam_1_0", false,-1, 4,0);
    tracep->declBus(c+877,"wg_slot_id_find_ram_cam_1_1", false,-1, 4,0);
    tracep->declBus(c+878,"wg_slot_id_find_ram_cam_1_2", false,-1, 4,0);
    tracep->declBus(c+879,"wg_slot_id_find_ram_cam_1_3", false,-1, 4,0);
    tracep->declBit(c+880,"cu_id_cancel", false,-1);
    tracep->declBit(c+881,"cancel_valid", false,-1);
    tracep->declBus(c+882,"found_wg_id", false,-1, 4,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("wg_throttling ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+830,"io_cu_id", false,-1);
    tracep->declBit(c+828,"io_alloc_en", false,-1);
    tracep->declBit(c+829,"io_dealloc_en", false,-1);
    tracep->declBus(c+812,"io_wg_count_available", false,-1, 2,0);
    tracep->declBus(c+883,"actual_wg_count_array_0", false,-1, 2,0);
    tracep->declBus(c+884,"actual_wg_count_array_1", false,-1, 2,0);
    tracep->declBit(c+885,"cu_id_i", false,-1);
    tracep->declBit(c+886,"alloc_en_i", false,-1);
    tracep->declBit(c+887,"dealloc_en_i", false,-1);
    tracep->declBus(c+812,"wg_count_available_i", false,-1, 2,0);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("wf_done_interface ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+439,"io_wf_done", false,-1);
    tracep->declBus(c+440,"io_wf_done_wg_id", false,-1, 4,0);
    tracep->declBit(c+52632,"io_host_wf_done_ready", false,-1);
    tracep->declBit(c+52633,"io_host_wf_done_valid", false,-1);
    tracep->declBus(c+52634,"io_host_wf_done_wg_id", false,-1, 4,0);
    tracep->declBit(c+52617,"buffer_clock", false,-1);
    tracep->declBit(c+52618,"buffer_reset", false,-1);
    tracep->declBit(c+888,"buffer_io_enq_ready", false,-1);
    tracep->declBit(c+439,"buffer_io_enq_valid", false,-1);
    tracep->declBus(c+440,"buffer_io_enq_bits", false,-1, 4,0);
    tracep->declBit(c+52632,"buffer_io_deq_ready", false,-1);
    tracep->declBit(c+52633,"buffer_io_deq_valid", false,-1);
    tracep->declBus(c+52634,"buffer_io_deq_bits", false,-1, 4,0);
    tracep->pushNamePrefix("buffer ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+888,"io_enq_ready", false,-1);
    tracep->declBit(c+439,"io_enq_valid", false,-1);
    tracep->declBus(c+440,"io_enq_bits", false,-1, 4,0);
    tracep->declBit(c+52632,"io_deq_ready", false,-1);
    tracep->declBit(c+52633,"io_deq_valid", false,-1);
    tracep->declBus(c+52634,"io_deq_bits", false,-1, 4,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+889+i*1,"ram", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+897,"ram_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+52634,"ram_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+440,"ram_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+898,"ram_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+52667,"ram_MPORT_mask", false,-1);
    tracep->declBit(c+899,"ram_MPORT_en", false,-1);
    tracep->declBus(c+898,"enq_ptr_value", false,-1, 2,0);
    tracep->declBus(c+897,"deq_ptr_value", false,-1, 2,0);
    tracep->declBit(c+900,"maybe_full", false,-1);
    tracep->declBit(c+901,"ptr_match", false,-1);
    tracep->declBit(c+902,"empty", false,-1);
    tracep->declBit(c+903,"full", false,-1);
    tracep->declBit(c+899,"do_enq", false,-1);
    tracep->declBit(c+7,"do_deq", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("l2cache ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+5,"io_in_a_ready", false,-1);
    tracep->declBit(c+423,"io_in_a_valid", false,-1);
    tracep->declBus(c+424,"io_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+425,"io_in_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+426,"io_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+427,"io_in_a_bits_mask", false,-1, 3,0);
    tracep->declArray(c+428,"io_in_a_bits_data", false,-1, 127,0);
    tracep->declBit(c+432,"io_in_d_ready", false,-1);
    tracep->declBit(c+433,"io_in_d_valid", false,-1);
    tracep->declBus(c+434,"io_in_d_bits_source", false,-1, 3,0);
    tracep->declArray(c+435,"io_in_d_bits_data", false,-1, 127,0);
    tracep->declBus(c+391,"io_in_d_bits_address", false,-1, 31,0);
    tracep->declBit(c+52635,"io_out_a_ready", false,-1);
    tracep->declBit(c+52636,"io_out_a_valid", false,-1);
    tracep->declBus(c+52637,"io_out_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+52638,"io_out_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+52639,"io_out_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+52640,"io_out_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+52641,"io_out_a_bits_mask", false,-1, 3,0);
    tracep->declArray(c+52642,"io_out_a_bits_data", false,-1, 127,0);
    tracep->declBit(c+52647,"io_out_d_valid", false,-1);
    tracep->declBus(c+52648,"io_out_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+52650,"io_out_d_bits_source", false,-1, 3,0);
    tracep->declArray(c+52651,"io_out_d_bits_data", false,-1, 127,0);
    tracep->declBit(c+52635,"sourceA_io_req_ready", false,-1);
    tracep->declBit(c+52636,"sourceA_io_req_valid", false,-1);
    tracep->declBus(c+52637,"sourceA_io_req_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+52638,"sourceA_io_req_bits_size", false,-1, 3,0);
    tracep->declBus(c+52639,"sourceA_io_req_bits_source", false,-1, 3,0);
    tracep->declBus(c+8,"sourceA_io_req_bits_tag", false,-1, 26,0);
    tracep->declBus(c+9,"sourceA_io_req_bits_offset", false,-1, 3,0);
    tracep->declArray(c+52642,"sourceA_io_req_bits_data", false,-1, 127,0);
    tracep->declBus(c+52641,"sourceA_io_req_bits_mask", false,-1, 3,0);
    tracep->declBit(c+10,"sourceA_io_req_bits_set", false,-1);
    tracep->declBit(c+52635,"sourceA_io_a_ready", false,-1);
    tracep->declBit(c+52636,"sourceA_io_a_valid", false,-1);
    tracep->declBus(c+52637,"sourceA_io_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+52638,"sourceA_io_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+52639,"sourceA_io_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+52640,"sourceA_io_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+52641,"sourceA_io_a_bits_mask", false,-1, 3,0);
    tracep->declArray(c+52642,"sourceA_io_a_bits_data", false,-1, 127,0);
    tracep->declBit(c+52617,"sourceD_clock", false,-1);
    tracep->declBit(c+52618,"sourceD_reset", false,-1);
    tracep->declBit(c+904,"sourceD_io_req_ready", false,-1);
    tracep->declBit(c+11,"sourceD_io_req_valid", false,-1);
    tracep->declBus(c+12,"sourceD_io_req_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+13,"sourceD_io_req_bits_size", false,-1, 3,0);
    tracep->declBus(c+14,"sourceD_io_req_bits_source", false,-1, 3,0);
    tracep->declBus(c+15,"sourceD_io_req_bits_tag", false,-1, 26,0);
    tracep->declBus(c+16,"sourceD_io_req_bits_offset", false,-1, 3,0);
    tracep->declBus(c+17,"sourceD_io_req_bits_put", false,-1, 1,0);
    tracep->declArray(c+18,"sourceD_io_req_bits_data", false,-1, 127,0);
    tracep->declBus(c+22,"sourceD_io_req_bits_mask", false,-1, 3,0);
    tracep->declBit(c+23,"sourceD_io_req_bits_set", false,-1);
    tracep->declBit(c+24,"sourceD_io_req_bits_hit", false,-1);
    tracep->declBus(c+25,"sourceD_io_req_bits_way", false,-1, 1,0);
    tracep->declBit(c+26,"sourceD_io_req_bits_from_mem", false,-1);
    tracep->declBit(c+432,"sourceD_io_d_ready", false,-1);
    tracep->declBit(c+433,"sourceD_io_d_valid", false,-1);
    tracep->declBus(c+434,"sourceD_io_d_bits_source", false,-1, 3,0);
    tracep->declArray(c+435,"sourceD_io_d_bits_data", false,-1, 127,0);
    tracep->declBus(c+391,"sourceD_io_d_bits_address", false,-1, 31,0);
    tracep->declBit(c+27,"sourceD_io_pb_pop_valid", false,-1);
    tracep->declBus(c+17,"sourceD_io_pb_pop_bits_index", false,-1, 1,0);
    tracep->declArray(c+28,"sourceD_io_pb_beat_data", false,-1, 127,0);
    tracep->declBus(c+32,"sourceD_io_pb_beat_mask", false,-1, 3,0);
    tracep->declBit(c+33,"sourceD_io_bs_radr_valid", false,-1);
    tracep->declBus(c+34,"sourceD_io_bs_radr_bits_way", false,-1, 1,0);
    tracep->declBit(c+35,"sourceD_io_bs_radr_bits_set", false,-1);
    tracep->declBus(c+36,"sourceD_io_bs_radr_bits_mask", false,-1, 3,0);
    tracep->declArray(c+905,"sourceD_io_bs_rdat_data", false,-1, 127,0);
    tracep->declBit(c+37,"sourceD_io_bs_wadr_valid", false,-1);
    tracep->declBus(c+34,"sourceD_io_bs_wadr_bits_way", false,-1, 1,0);
    tracep->declBit(c+35,"sourceD_io_bs_wadr_bits_set", false,-1);
    tracep->declBus(c+38,"sourceD_io_bs_wadr_bits_mask", false,-1, 3,0);
    tracep->declArray(c+39,"sourceD_io_bs_wdat_data", false,-1, 127,0);
    tracep->declBit(c+909,"sourceD_io_a_ready", false,-1);
    tracep->declBit(c+43,"sourceD_io_a_valid", false,-1);
    tracep->declBus(c+44,"sourceD_io_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+45,"sourceD_io_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+46,"sourceD_io_a_bits_tag", false,-1, 26,0);
    tracep->declBus(c+47,"sourceD_io_a_bits_offset", false,-1, 3,0);
    tracep->declArray(c+48,"sourceD_io_a_bits_data", false,-1, 127,0);
    tracep->declBus(c+36,"sourceD_io_a_bits_mask", false,-1, 3,0);
    tracep->declBit(c+35,"sourceD_io_a_bits_set", false,-1);
    tracep->declBit(c+52617,"sinkA_clock", false,-1);
    tracep->declBit(c+52618,"sinkA_reset", false,-1);
    tracep->declBit(c+52,"sinkA_io_req_ready", false,-1);
    tracep->declBit(c+910,"sinkA_io_req_valid", false,-1);
    tracep->declBus(c+424,"sinkA_io_req_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+425,"sinkA_io_req_bits_source", false,-1, 3,0);
    tracep->declBus(c+911,"sinkA_io_req_bits_tag", false,-1, 26,0);
    tracep->declBus(c+912,"sinkA_io_req_bits_offset", false,-1, 3,0);
    tracep->declBus(c+913,"sinkA_io_req_bits_put", false,-1, 1,0);
    tracep->declArray(c+428,"sinkA_io_req_bits_data", false,-1, 127,0);
    tracep->declBus(c+427,"sinkA_io_req_bits_mask", false,-1, 3,0);
    tracep->declBit(c+914,"sinkA_io_req_bits_set", false,-1);
    tracep->declBit(c+5,"sinkA_io_a_ready", false,-1);
    tracep->declBit(c+423,"sinkA_io_a_valid", false,-1);
    tracep->declBus(c+424,"sinkA_io_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+425,"sinkA_io_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+426,"sinkA_io_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+427,"sinkA_io_a_bits_mask", false,-1, 3,0);
    tracep->declArray(c+428,"sinkA_io_a_bits_data", false,-1, 127,0);
    tracep->declBit(c+53,"sinkA_io_pb_pop_ready", false,-1);
    tracep->declBit(c+27,"sinkA_io_pb_pop_valid", false,-1);
    tracep->declBus(c+17,"sinkA_io_pb_pop_bits_index", false,-1, 1,0);
    tracep->declArray(c+28,"sinkA_io_pb_beat_data", false,-1, 127,0);
    tracep->declBus(c+32,"sinkA_io_pb_beat_mask", false,-1, 3,0);
    tracep->declBit(c+54,"sinkA_io_pb_pop2_ready", false,-1);
    tracep->declBit(c+52655,"sinkA_io_pb_pop2_valid", false,-1);
    tracep->declBus(c+55,"sinkA_io_pb_pop2_bits_index", false,-1, 1,0);
    tracep->declArray(c+56,"sinkA_io_pb_beat2_data", false,-1, 127,0);
    tracep->declBus(c+60,"sinkA_io_pb_beat2_mask", false,-1, 3,0);
    tracep->declBit(c+52617,"sinkD_clock", false,-1);
    tracep->declBit(c+52647,"sinkD_io_resp_valid", false,-1);
    tracep->declBus(c+52648,"sinkD_io_resp_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+52650,"sinkD_io_resp_bits_source", false,-1, 3,0);
    tracep->declArray(c+61,"sinkD_io_resp_bits_data", false,-1, 127,0);
    tracep->declBit(c+52667,"sinkD_io_d_ready", false,-1);
    tracep->declBit(c+52647,"sinkD_io_d_valid", false,-1);
    tracep->declBus(c+52648,"sinkD_io_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+52650,"sinkD_io_d_bits_source", false,-1, 3,0);
    tracep->declArray(c+52651,"sinkD_io_d_bits_data", false,-1, 127,0);
    tracep->declBus(c+65,"sinkD_io_source", false,-1, 3,0);
    tracep->declBus(c+66,"sinkD_io_way", false,-1, 1,0);
    tracep->declBit(c+67,"sinkD_io_set", false,-1);
    tracep->declBus(c+68,"sinkD_io_opcode", false,-1, 2,0);
    tracep->declBus(c+55,"sinkD_io_put", false,-1, 1,0);
    tracep->declBit(c+52647,"sinkD_io_bs_adr_valid", false,-1);
    tracep->declBus(c+66,"sinkD_io_bs_adr_bits_way", false,-1, 1,0);
    tracep->declBit(c+67,"sinkD_io_bs_adr_bits_set", false,-1);
    tracep->declArray(c+61,"sinkD_io_bs_dat_data", false,-1, 127,0);
    tracep->declBit(c+52655,"sinkD_io_pb_pop_valid", false,-1);
    tracep->declBus(c+55,"sinkD_io_pb_pop_bits_index", false,-1, 1,0);
    tracep->declArray(c+56,"sinkD_io_pb_beat_data", false,-1, 127,0);
    tracep->declBus(c+60,"sinkD_io_pb_beat_mask", false,-1, 3,0);
    tracep->declBit(c+52617,"directory_clock", false,-1);
    tracep->declBit(c+52618,"directory_reset", false,-1);
    tracep->declBit(c+915,"directory_io_write_ready", false,-1);
    tracep->declBit(c+69,"directory_io_write_valid", false,-1);
    tracep->declBus(c+70,"directory_io_write_bits_way", false,-1, 1,0);
    tracep->declBus(c+71,"directory_io_write_bits_data_tag", false,-1, 26,0);
    tracep->declBit(c+72,"directory_io_write_bits_data_valid", false,-1);
    tracep->declBit(c+73,"directory_io_write_bits_set", false,-1);
    tracep->declBit(c+74,"directory_io_read_ready", false,-1);
    tracep->declBit(c+910,"directory_io_read_valid", false,-1);
    tracep->declBus(c+424,"directory_io_read_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+425,"directory_io_read_bits_source", false,-1, 3,0);
    tracep->declBus(c+911,"directory_io_read_bits_tag", false,-1, 26,0);
    tracep->declBus(c+912,"directory_io_read_bits_offset", false,-1, 3,0);
    tracep->declBus(c+913,"directory_io_read_bits_put", false,-1, 1,0);
    tracep->declArray(c+428,"directory_io_read_bits_data", false,-1, 127,0);
    tracep->declBus(c+427,"directory_io_read_bits_mask", false,-1, 3,0);
    tracep->declBit(c+914,"directory_io_read_bits_set", false,-1);
    tracep->declBit(c+916,"directory_io_result_valid", false,-1);
    tracep->declBus(c+917,"directory_io_result_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+918,"directory_io_result_bits_source", false,-1, 3,0);
    tracep->declBus(c+919,"directory_io_result_bits_tag", false,-1, 26,0);
    tracep->declBus(c+920,"directory_io_result_bits_offset", false,-1, 3,0);
    tracep->declBus(c+921,"directory_io_result_bits_put", false,-1, 1,0);
    tracep->declArray(c+922,"directory_io_result_bits_data", false,-1, 127,0);
    tracep->declBus(c+926,"directory_io_result_bits_mask", false,-1, 3,0);
    tracep->declBit(c+927,"directory_io_result_bits_set", false,-1);
    tracep->declBit(c+75,"directory_io_result_bits_hit", false,-1);
    tracep->declBus(c+76,"directory_io_result_bits_way", false,-1, 1,0);
    tracep->declBit(c+52617,"bankedStore_clock", false,-1);
    tracep->declBit(c+52618,"bankedStore_reset", false,-1);
    tracep->declBit(c+52647,"bankedStore_io_sinkD_adr_valid", false,-1);
    tracep->declBus(c+66,"bankedStore_io_sinkD_adr_bits_way", false,-1, 1,0);
    tracep->declBit(c+67,"bankedStore_io_sinkD_adr_bits_set", false,-1);
    tracep->declArray(c+61,"bankedStore_io_sinkD_dat_data", false,-1, 127,0);
    tracep->declBit(c+33,"bankedStore_io_sourceD_radr_valid", false,-1);
    tracep->declBus(c+34,"bankedStore_io_sourceD_radr_bits_way", false,-1, 1,0);
    tracep->declBit(c+35,"bankedStore_io_sourceD_radr_bits_set", false,-1);
    tracep->declBus(c+36,"bankedStore_io_sourceD_radr_bits_mask", false,-1, 3,0);
    tracep->declArray(c+905,"bankedStore_io_sourceD_rdat_data", false,-1, 127,0);
    tracep->declBit(c+37,"bankedStore_io_sourceD_wadr_valid", false,-1);
    tracep->declBus(c+34,"bankedStore_io_sourceD_wadr_bits_way", false,-1, 1,0);
    tracep->declBit(c+35,"bankedStore_io_sourceD_wadr_bits_set", false,-1);
    tracep->declBus(c+38,"bankedStore_io_sourceD_wadr_bits_mask", false,-1, 3,0);
    tracep->declArray(c+39,"bankedStore_io_sourceD_wdat_data", false,-1, 127,0);
    tracep->declBit(c+52617,"requests_clock", false,-1);
    tracep->declBit(c+52618,"requests_reset", false,-1);
    tracep->declBit(c+928,"requests_io_push_ready", false,-1);
    tracep->declBit(c+77,"requests_io_push_valid", false,-1);
    tracep->declBus(c+78,"requests_io_push_bits_index", false,-1, 1,0);
    tracep->declBus(c+918,"requests_io_push_bits_data", false,-1, 3,0);
    tracep->declBus(c+929,"requests_io_valid", false,-1, 3,0);
    tracep->declBit(c+79,"requests_io_pop_valid", false,-1);
    tracep->declBus(c+80,"requests_io_pop_bits", false,-1, 1,0);
    tracep->declBus(c+81,"requests_io_data", false,-1, 3,0);
    tracep->declBit(c+52617,"mshrs_0_clock", false,-1);
    tracep->declBit(c+52618,"mshrs_0_reset", false,-1);
    tracep->declBit(c+82,"mshrs_0_io_allocate_valid", false,-1);
    tracep->declBus(c+83,"mshrs_0_io_allocate_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+84,"mshrs_0_io_allocate_bits_tag", false,-1, 26,0);
    tracep->declBus(c+85,"mshrs_0_io_allocate_bits_offset", false,-1, 3,0);
    tracep->declBus(c+86,"mshrs_0_io_allocate_bits_put", false,-1, 1,0);
    tracep->declArray(c+87,"mshrs_0_io_allocate_bits_data", false,-1, 127,0);
    tracep->declBus(c+91,"mshrs_0_io_allocate_bits_mask", false,-1, 3,0);
    tracep->declBit(c+92,"mshrs_0_io_allocate_bits_set", false,-1);
    tracep->declBus(c+93,"mshrs_0_io_allocate_bits_way", false,-1, 1,0);
    tracep->declBus(c+930,"mshrs_0_io_status_opcode", false,-1, 2,0);
    tracep->declBus(c+931,"mshrs_0_io_status_tag", false,-1, 26,0);
    tracep->declBus(c+932,"mshrs_0_io_status_put", false,-1, 1,0);
    tracep->declBit(c+933,"mshrs_0_io_status_set", false,-1);
    tracep->declBus(c+934,"mshrs_0_io_status_way", false,-1, 1,0);
    tracep->declBit(c+935,"mshrs_0_io_valid", false,-1);
    tracep->declBit(c+52656,"mshrs_0_io_schedule_a_ready", false,-1);
    tracep->declBit(c+936,"mshrs_0_io_schedule_a_valid", false,-1);
    tracep->declBus(c+931,"mshrs_0_io_schedule_a_bits_tag", false,-1, 26,0);
    tracep->declBus(c+937,"mshrs_0_io_schedule_a_bits_offset", false,-1, 3,0);
    tracep->declArray(c+938,"mshrs_0_io_schedule_a_bits_data", false,-1, 127,0);
    tracep->declBit(c+933,"mshrs_0_io_schedule_a_bits_set", false,-1);
    tracep->declBit(c+942,"mshrs_0_io_schedule_d_valid", false,-1);
    tracep->declBus(c+930,"mshrs_0_io_schedule_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+931,"mshrs_0_io_schedule_d_bits_tag", false,-1, 26,0);
    tracep->declBus(c+937,"mshrs_0_io_schedule_d_bits_offset", false,-1, 3,0);
    tracep->declBus(c+932,"mshrs_0_io_schedule_d_bits_put", false,-1, 1,0);
    tracep->declArray(c+94,"mshrs_0_io_schedule_d_bits_data", false,-1, 127,0);
    tracep->declBus(c+943,"mshrs_0_io_schedule_d_bits_mask", false,-1, 3,0);
    tracep->declBit(c+933,"mshrs_0_io_schedule_d_bits_set", false,-1);
    tracep->declBus(c+934,"mshrs_0_io_schedule_d_bits_way", false,-1, 1,0);
    tracep->declBit(c+98,"mshrs_0_io_schedule_dir_ready", false,-1);
    tracep->declBit(c+944,"mshrs_0_io_schedule_dir_valid", false,-1);
    tracep->declBus(c+934,"mshrs_0_io_schedule_dir_bits_way", false,-1, 1,0);
    tracep->declBus(c+931,"mshrs_0_io_schedule_dir_bits_data_tag", false,-1, 26,0);
    tracep->declBit(c+933,"mshrs_0_io_schedule_dir_bits_set", false,-1);
    tracep->declBit(c+1,"mshrs_0_io_sinkd_valid", false,-1);
    tracep->declArray(c+61,"mshrs_0_io_sinkd_bits_data", false,-1, 127,0);
    tracep->declBit(c+52617,"mshrs_1_clock", false,-1);
    tracep->declBit(c+52618,"mshrs_1_reset", false,-1);
    tracep->declBit(c+99,"mshrs_1_io_allocate_valid", false,-1);
    tracep->declBus(c+100,"mshrs_1_io_allocate_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+101,"mshrs_1_io_allocate_bits_tag", false,-1, 26,0);
    tracep->declBus(c+102,"mshrs_1_io_allocate_bits_offset", false,-1, 3,0);
    tracep->declBus(c+103,"mshrs_1_io_allocate_bits_put", false,-1, 1,0);
    tracep->declArray(c+104,"mshrs_1_io_allocate_bits_data", false,-1, 127,0);
    tracep->declBus(c+108,"mshrs_1_io_allocate_bits_mask", false,-1, 3,0);
    tracep->declBit(c+109,"mshrs_1_io_allocate_bits_set", false,-1);
    tracep->declBus(c+110,"mshrs_1_io_allocate_bits_way", false,-1, 1,0);
    tracep->declBus(c+945,"mshrs_1_io_status_opcode", false,-1, 2,0);
    tracep->declBus(c+946,"mshrs_1_io_status_tag", false,-1, 26,0);
    tracep->declBus(c+947,"mshrs_1_io_status_put", false,-1, 1,0);
    tracep->declBit(c+948,"mshrs_1_io_status_set", false,-1);
    tracep->declBus(c+949,"mshrs_1_io_status_way", false,-1, 1,0);
    tracep->declBit(c+950,"mshrs_1_io_valid", false,-1);
    tracep->declBit(c+52657,"mshrs_1_io_schedule_a_ready", false,-1);
    tracep->declBit(c+951,"mshrs_1_io_schedule_a_valid", false,-1);
    tracep->declBus(c+946,"mshrs_1_io_schedule_a_bits_tag", false,-1, 26,0);
    tracep->declBus(c+952,"mshrs_1_io_schedule_a_bits_offset", false,-1, 3,0);
    tracep->declArray(c+953,"mshrs_1_io_schedule_a_bits_data", false,-1, 127,0);
    tracep->declBit(c+948,"mshrs_1_io_schedule_a_bits_set", false,-1);
    tracep->declBit(c+957,"mshrs_1_io_schedule_d_valid", false,-1);
    tracep->declBus(c+945,"mshrs_1_io_schedule_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+946,"mshrs_1_io_schedule_d_bits_tag", false,-1, 26,0);
    tracep->declBus(c+952,"mshrs_1_io_schedule_d_bits_offset", false,-1, 3,0);
    tracep->declBus(c+947,"mshrs_1_io_schedule_d_bits_put", false,-1, 1,0);
    tracep->declArray(c+111,"mshrs_1_io_schedule_d_bits_data", false,-1, 127,0);
    tracep->declBus(c+958,"mshrs_1_io_schedule_d_bits_mask", false,-1, 3,0);
    tracep->declBit(c+948,"mshrs_1_io_schedule_d_bits_set", false,-1);
    tracep->declBus(c+949,"mshrs_1_io_schedule_d_bits_way", false,-1, 1,0);
    tracep->declBit(c+115,"mshrs_1_io_schedule_dir_ready", false,-1);
    tracep->declBit(c+959,"mshrs_1_io_schedule_dir_valid", false,-1);
    tracep->declBus(c+949,"mshrs_1_io_schedule_dir_bits_way", false,-1, 1,0);
    tracep->declBus(c+946,"mshrs_1_io_schedule_dir_bits_data_tag", false,-1, 26,0);
    tracep->declBit(c+948,"mshrs_1_io_schedule_dir_bits_set", false,-1);
    tracep->declBit(c+2,"mshrs_1_io_sinkd_valid", false,-1);
    tracep->declArray(c+61,"mshrs_1_io_sinkd_bits_data", false,-1, 127,0);
    tracep->declBit(c+52617,"mshrs_2_clock", false,-1);
    tracep->declBit(c+52618,"mshrs_2_reset", false,-1);
    tracep->declBit(c+116,"mshrs_2_io_allocate_valid", false,-1);
    tracep->declBus(c+117,"mshrs_2_io_allocate_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+118,"mshrs_2_io_allocate_bits_tag", false,-1, 26,0);
    tracep->declBus(c+119,"mshrs_2_io_allocate_bits_offset", false,-1, 3,0);
    tracep->declBus(c+120,"mshrs_2_io_allocate_bits_put", false,-1, 1,0);
    tracep->declArray(c+121,"mshrs_2_io_allocate_bits_data", false,-1, 127,0);
    tracep->declBus(c+125,"mshrs_2_io_allocate_bits_mask", false,-1, 3,0);
    tracep->declBit(c+126,"mshrs_2_io_allocate_bits_set", false,-1);
    tracep->declBus(c+127,"mshrs_2_io_allocate_bits_way", false,-1, 1,0);
    tracep->declBus(c+960,"mshrs_2_io_status_opcode", false,-1, 2,0);
    tracep->declBus(c+961,"mshrs_2_io_status_tag", false,-1, 26,0);
    tracep->declBus(c+962,"mshrs_2_io_status_put", false,-1, 1,0);
    tracep->declBit(c+963,"mshrs_2_io_status_set", false,-1);
    tracep->declBus(c+964,"mshrs_2_io_status_way", false,-1, 1,0);
    tracep->declBit(c+965,"mshrs_2_io_valid", false,-1);
    tracep->declBit(c+52658,"mshrs_2_io_schedule_a_ready", false,-1);
    tracep->declBit(c+966,"mshrs_2_io_schedule_a_valid", false,-1);
    tracep->declBus(c+961,"mshrs_2_io_schedule_a_bits_tag", false,-1, 26,0);
    tracep->declBus(c+967,"mshrs_2_io_schedule_a_bits_offset", false,-1, 3,0);
    tracep->declArray(c+968,"mshrs_2_io_schedule_a_bits_data", false,-1, 127,0);
    tracep->declBit(c+963,"mshrs_2_io_schedule_a_bits_set", false,-1);
    tracep->declBit(c+972,"mshrs_2_io_schedule_d_valid", false,-1);
    tracep->declBus(c+960,"mshrs_2_io_schedule_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+961,"mshrs_2_io_schedule_d_bits_tag", false,-1, 26,0);
    tracep->declBus(c+967,"mshrs_2_io_schedule_d_bits_offset", false,-1, 3,0);
    tracep->declBus(c+962,"mshrs_2_io_schedule_d_bits_put", false,-1, 1,0);
    tracep->declArray(c+128,"mshrs_2_io_schedule_d_bits_data", false,-1, 127,0);
    tracep->declBus(c+973,"mshrs_2_io_schedule_d_bits_mask", false,-1, 3,0);
    tracep->declBit(c+963,"mshrs_2_io_schedule_d_bits_set", false,-1);
    tracep->declBus(c+964,"mshrs_2_io_schedule_d_bits_way", false,-1, 1,0);
    tracep->declBit(c+132,"mshrs_2_io_schedule_dir_ready", false,-1);
    tracep->declBit(c+974,"mshrs_2_io_schedule_dir_valid", false,-1);
    tracep->declBus(c+964,"mshrs_2_io_schedule_dir_bits_way", false,-1, 1,0);
    tracep->declBus(c+961,"mshrs_2_io_schedule_dir_bits_data_tag", false,-1, 26,0);
    tracep->declBit(c+963,"mshrs_2_io_schedule_dir_bits_set", false,-1);
    tracep->declBit(c+3,"mshrs_2_io_sinkd_valid", false,-1);
    tracep->declArray(c+61,"mshrs_2_io_sinkd_bits_data", false,-1, 127,0);
    tracep->declBit(c+52617,"mshrs_3_clock", false,-1);
    tracep->declBit(c+52618,"mshrs_3_reset", false,-1);
    tracep->declBit(c+133,"mshrs_3_io_allocate_valid", false,-1);
    tracep->declBus(c+134,"mshrs_3_io_allocate_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+135,"mshrs_3_io_allocate_bits_tag", false,-1, 26,0);
    tracep->declBus(c+136,"mshrs_3_io_allocate_bits_offset", false,-1, 3,0);
    tracep->declBus(c+137,"mshrs_3_io_allocate_bits_put", false,-1, 1,0);
    tracep->declArray(c+138,"mshrs_3_io_allocate_bits_data", false,-1, 127,0);
    tracep->declBus(c+142,"mshrs_3_io_allocate_bits_mask", false,-1, 3,0);
    tracep->declBit(c+143,"mshrs_3_io_allocate_bits_set", false,-1);
    tracep->declBus(c+144,"mshrs_3_io_allocate_bits_way", false,-1, 1,0);
    tracep->declBus(c+975,"mshrs_3_io_status_opcode", false,-1, 2,0);
    tracep->declBus(c+976,"mshrs_3_io_status_tag", false,-1, 26,0);
    tracep->declBus(c+977,"mshrs_3_io_status_put", false,-1, 1,0);
    tracep->declBit(c+978,"mshrs_3_io_status_set", false,-1);
    tracep->declBus(c+979,"mshrs_3_io_status_way", false,-1, 1,0);
    tracep->declBit(c+980,"mshrs_3_io_valid", false,-1);
    tracep->declBit(c+52659,"mshrs_3_io_schedule_a_ready", false,-1);
    tracep->declBit(c+981,"mshrs_3_io_schedule_a_valid", false,-1);
    tracep->declBus(c+976,"mshrs_3_io_schedule_a_bits_tag", false,-1, 26,0);
    tracep->declBus(c+982,"mshrs_3_io_schedule_a_bits_offset", false,-1, 3,0);
    tracep->declArray(c+983,"mshrs_3_io_schedule_a_bits_data", false,-1, 127,0);
    tracep->declBit(c+978,"mshrs_3_io_schedule_a_bits_set", false,-1);
    tracep->declBit(c+987,"mshrs_3_io_schedule_d_valid", false,-1);
    tracep->declBus(c+975,"mshrs_3_io_schedule_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+976,"mshrs_3_io_schedule_d_bits_tag", false,-1, 26,0);
    tracep->declBus(c+982,"mshrs_3_io_schedule_d_bits_offset", false,-1, 3,0);
    tracep->declBus(c+977,"mshrs_3_io_schedule_d_bits_put", false,-1, 1,0);
    tracep->declArray(c+145,"mshrs_3_io_schedule_d_bits_data", false,-1, 127,0);
    tracep->declBus(c+988,"mshrs_3_io_schedule_d_bits_mask", false,-1, 3,0);
    tracep->declBit(c+978,"mshrs_3_io_schedule_d_bits_set", false,-1);
    tracep->declBus(c+979,"mshrs_3_io_schedule_d_bits_way", false,-1, 1,0);
    tracep->declBit(c+149,"mshrs_3_io_schedule_dir_ready", false,-1);
    tracep->declBit(c+989,"mshrs_3_io_schedule_dir_valid", false,-1);
    tracep->declBus(c+979,"mshrs_3_io_schedule_dir_bits_way", false,-1, 1,0);
    tracep->declBus(c+976,"mshrs_3_io_schedule_dir_bits_data_tag", false,-1, 26,0);
    tracep->declBit(c+978,"mshrs_3_io_schedule_dir_bits_set", false,-1);
    tracep->declBit(c+4,"mshrs_3_io_sinkd_valid", false,-1);
    tracep->declArray(c+61,"mshrs_3_io_sinkd_bits_data", false,-1, 127,0);
    tracep->declBit(c+52617,"write_buffer_clock", false,-1);
    tracep->declBit(c+52618,"write_buffer_reset", false,-1);
    tracep->declBit(c+909,"write_buffer_io_enq_ready", false,-1);
    tracep->declBit(c+43,"write_buffer_io_enq_valid", false,-1);
    tracep->declBus(c+44,"write_buffer_io_enq_bits_size", false,-1, 3,0);
    tracep->declBus(c+45,"write_buffer_io_enq_bits_source", false,-1, 3,0);
    tracep->declBus(c+46,"write_buffer_io_enq_bits_tag", false,-1, 26,0);
    tracep->declBus(c+47,"write_buffer_io_enq_bits_offset", false,-1, 3,0);
    tracep->declArray(c+48,"write_buffer_io_enq_bits_data", false,-1, 127,0);
    tracep->declBus(c+36,"write_buffer_io_enq_bits_mask", false,-1, 3,0);
    tracep->declBit(c+35,"write_buffer_io_enq_bits_set", false,-1);
    tracep->declBit(c+52660,"write_buffer_io_deq_ready", false,-1);
    tracep->declBit(c+990,"write_buffer_io_deq_valid", false,-1);
    tracep->declBus(c+991,"write_buffer_io_deq_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+992,"write_buffer_io_deq_bits_size", false,-1, 3,0);
    tracep->declBus(c+993,"write_buffer_io_deq_bits_source", false,-1, 3,0);
    tracep->declBus(c+994,"write_buffer_io_deq_bits_tag", false,-1, 26,0);
    tracep->declBus(c+995,"write_buffer_io_deq_bits_offset", false,-1, 3,0);
    tracep->declArray(c+996,"write_buffer_io_deq_bits_data", false,-1, 127,0);
    tracep->declBus(c+1000,"write_buffer_io_deq_bits_mask", false,-1, 3,0);
    tracep->declBit(c+1001,"write_buffer_io_deq_bits_set", false,-1);
    tracep->declBit(c+52617,"dir_result_buffer_clock", false,-1);
    tracep->declBit(c+52618,"dir_result_buffer_reset", false,-1);
    tracep->declBit(c+1002,"dir_result_buffer_io_enq_ready", false,-1);
    tracep->declBit(c+150,"dir_result_buffer_io_enq_valid", false,-1);
    tracep->declBus(c+917,"dir_result_buffer_io_enq_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+918,"dir_result_buffer_io_enq_bits_source", false,-1, 3,0);
    tracep->declBus(c+919,"dir_result_buffer_io_enq_bits_tag", false,-1, 26,0);
    tracep->declBus(c+920,"dir_result_buffer_io_enq_bits_offset", false,-1, 3,0);
    tracep->declBus(c+921,"dir_result_buffer_io_enq_bits_put", false,-1, 1,0);
    tracep->declArray(c+922,"dir_result_buffer_io_enq_bits_data", false,-1, 127,0);
    tracep->declBus(c+926,"dir_result_buffer_io_enq_bits_mask", false,-1, 3,0);
    tracep->declBit(c+927,"dir_result_buffer_io_enq_bits_set", false,-1);
    tracep->declBit(c+75,"dir_result_buffer_io_enq_bits_hit", false,-1);
    tracep->declBus(c+76,"dir_result_buffer_io_enq_bits_way", false,-1, 1,0);
    tracep->declBit(c+151,"dir_result_buffer_io_deq_ready", false,-1);
    tracep->declBit(c+1003,"dir_result_buffer_io_deq_valid", false,-1);
    tracep->declBus(c+1004,"dir_result_buffer_io_deq_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+1005,"dir_result_buffer_io_deq_bits_size", false,-1, 3,0);
    tracep->declBus(c+1006,"dir_result_buffer_io_deq_bits_source", false,-1, 3,0);
    tracep->declBus(c+1007,"dir_result_buffer_io_deq_bits_tag", false,-1, 26,0);
    tracep->declBus(c+1008,"dir_result_buffer_io_deq_bits_offset", false,-1, 3,0);
    tracep->declBus(c+1009,"dir_result_buffer_io_deq_bits_put", false,-1, 1,0);
    tracep->declArray(c+1010,"dir_result_buffer_io_deq_bits_data", false,-1, 127,0);
    tracep->declBus(c+1014,"dir_result_buffer_io_deq_bits_mask", false,-1, 3,0);
    tracep->declBit(c+1015,"dir_result_buffer_io_deq_bits_set", false,-1);
    tracep->declBit(c+1016,"dir_result_buffer_io_deq_bits_hit", false,-1);
    tracep->declBus(c+1017,"dir_result_buffer_io_deq_bits_way", false,-1, 1,0);
    tracep->declBus(c+152,"mshr_request", false,-1, 3,0);
    tracep->declBus(c+1018,"robin_filter", false,-1, 3,0);
    tracep->declBus(c+153,"robin_request", false,-1, 7,0);
    tracep->declBus(c+154,"mshr_selectOH2", false,-1, 8,0);
    tracep->declBus(c+155,"mshr_selectOH", false,-1, 3,0);
    tracep->declBus(c+156,"mshr_select_hi", false,-1, 1,0);
    tracep->declBus(c+157,"mshr_select_lo", false,-1, 1,0);
    tracep->declBus(c+80,"mshr_select", false,-1, 1,0);
    tracep->declBus(c+70,"schedule_d_bits_way", false,-1, 1,0);
    tracep->declBit(c+73,"schedule_d_bits_set", false,-1);
    tracep->declBus(c+158,"schedule_d_bits_mask", false,-1, 3,0);
    tracep->declArray(c+159,"schedule_d_bits_data", false,-1, 127,0);
    tracep->declBus(c+163,"schedule_d_bits_put", false,-1, 1,0);
    tracep->declBus(c+164,"schedule_d_bits_offset", false,-1, 3,0);
    tracep->declBus(c+71,"schedule_d_bits_tag", false,-1, 26,0);
    tracep->declBus(c+165,"schedule_d_bits_opcode", false,-1, 2,0);
    tracep->declBit(c+26,"schedule_d_valid", false,-1);
    tracep->declBit(c+73,"schedule_a_bits_set", false,-1);
    tracep->declBus(c+166,"schedule_a_bits_mask", false,-1, 3,0);
    tracep->declArray(c+167,"schedule_a_bits_data", false,-1, 127,0);
    tracep->declBus(c+164,"schedule_a_bits_offset", false,-1, 3,0);
    tracep->declBus(c+71,"schedule_a_bits_tag", false,-1, 26,0);
    tracep->declBus(c+171,"schedule_a_bits_opcode", false,-1, 2,0);
    tracep->declBit(c+172,"schedule_a_valid", false,-1);
    tracep->declBus(c+173,"schedule_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+174,"tagMatches", false,-1, 3,0);
    tracep->declBit(c+175,"alloc", false,-1);
    tracep->declBit(c+1019,"mshr_free", false,-1);
    tracep->declBus(c+1020,"mshr_insertOH", false,-1, 4,0);
    tracep->declBit(c+176,"requests_io_push_bits_index_hi", false,-1);
    tracep->declBus(c+177,"requests_io_push_bits_index_lo", false,-1, 3,0);
    tracep->declBus(c+178,"requests_io_push_bits_index_hi_1", false,-1, 1,0);
    tracep->declBus(c+179,"requests_io_push_bits_index_lo_1", false,-1, 1,0);
    tracep->declBus(c+424,"request_bits_opcode", false,-1, 2,0);
    tracep->pushNamePrefix("bankedStore ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+52647,"io_sinkD_adr_valid", false,-1);
    tracep->declBus(c+66,"io_sinkD_adr_bits_way", false,-1, 1,0);
    tracep->declBit(c+67,"io_sinkD_adr_bits_set", false,-1);
    tracep->declArray(c+61,"io_sinkD_dat_data", false,-1, 127,0);
    tracep->declBit(c+33,"io_sourceD_radr_valid", false,-1);
    tracep->declBus(c+34,"io_sourceD_radr_bits_way", false,-1, 1,0);
    tracep->declBit(c+35,"io_sourceD_radr_bits_set", false,-1);
    tracep->declBus(c+36,"io_sourceD_radr_bits_mask", false,-1, 3,0);
    tracep->declArray(c+905,"io_sourceD_rdat_data", false,-1, 127,0);
    tracep->declBit(c+37,"io_sourceD_wadr_valid", false,-1);
    tracep->declBus(c+34,"io_sourceD_wadr_bits_way", false,-1, 1,0);
    tracep->declBit(c+35,"io_sourceD_wadr_bits_set", false,-1);
    tracep->declBus(c+38,"io_sourceD_wadr_bits_mask", false,-1, 3,0);
    tracep->declArray(c+39,"io_sourceD_wdat_data", false,-1, 127,0);
    tracep->declBit(c+52617,"cc_banks_0_clock", false,-1);
    tracep->declBit(c+52618,"cc_banks_0_reset", false,-1);
    tracep->declBit(c+180,"cc_banks_0_io_r_req_valid", false,-1);
    tracep->declBus(c+181,"cc_banks_0_io_r_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+1021,"cc_banks_0_io_r_resp_data_0", false,-1, 31,0);
    tracep->declBit(c+182,"cc_banks_0_io_w_req_valid", false,-1);
    tracep->declBus(c+181,"cc_banks_0_io_w_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+183,"cc_banks_0_io_w_req_bits_data_0", false,-1, 31,0);
    tracep->declBit(c+52617,"cc_banks_1_clock", false,-1);
    tracep->declBit(c+52618,"cc_banks_1_reset", false,-1);
    tracep->declBit(c+184,"cc_banks_1_io_r_req_valid", false,-1);
    tracep->declBus(c+185,"cc_banks_1_io_r_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+1022,"cc_banks_1_io_r_resp_data_0", false,-1, 31,0);
    tracep->declBit(c+186,"cc_banks_1_io_w_req_valid", false,-1);
    tracep->declBus(c+185,"cc_banks_1_io_w_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+187,"cc_banks_1_io_w_req_bits_data_0", false,-1, 31,0);
    tracep->declBit(c+52617,"cc_banks_2_clock", false,-1);
    tracep->declBit(c+52618,"cc_banks_2_reset", false,-1);
    tracep->declBit(c+188,"cc_banks_2_io_r_req_valid", false,-1);
    tracep->declBus(c+189,"cc_banks_2_io_r_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+1023,"cc_banks_2_io_r_resp_data_0", false,-1, 31,0);
    tracep->declBit(c+190,"cc_banks_2_io_w_req_valid", false,-1);
    tracep->declBus(c+189,"cc_banks_2_io_w_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+191,"cc_banks_2_io_w_req_bits_data_0", false,-1, 31,0);
    tracep->declBit(c+52617,"cc_banks_3_clock", false,-1);
    tracep->declBit(c+52618,"cc_banks_3_reset", false,-1);
    tracep->declBit(c+192,"cc_banks_3_io_r_req_valid", false,-1);
    tracep->declBus(c+193,"cc_banks_3_io_r_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+1024,"cc_banks_3_io_r_resp_data_0", false,-1, 31,0);
    tracep->declBit(c+194,"cc_banks_3_io_w_req_valid", false,-1);
    tracep->declBus(c+193,"cc_banks_3_io_w_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+195,"cc_banks_3_io_w_req_bits_data_0", false,-1, 31,0);
    tracep->declBit(c+52617,"cc_banks_4_clock", false,-1);
    tracep->declBit(c+52618,"cc_banks_4_reset", false,-1);
    tracep->declBit(c+196,"cc_banks_4_io_r_req_valid", false,-1);
    tracep->declBus(c+197,"cc_banks_4_io_r_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+1025,"cc_banks_4_io_r_resp_data_0", false,-1, 31,0);
    tracep->declBit(c+198,"cc_banks_4_io_w_req_valid", false,-1);
    tracep->declBus(c+197,"cc_banks_4_io_w_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+199,"cc_banks_4_io_w_req_bits_data_0", false,-1, 31,0);
    tracep->declBit(c+52617,"cc_banks_5_clock", false,-1);
    tracep->declBit(c+52618,"cc_banks_5_reset", false,-1);
    tracep->declBit(c+200,"cc_banks_5_io_r_req_valid", false,-1);
    tracep->declBus(c+201,"cc_banks_5_io_r_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+1026,"cc_banks_5_io_r_resp_data_0", false,-1, 31,0);
    tracep->declBit(c+202,"cc_banks_5_io_w_req_valid", false,-1);
    tracep->declBus(c+201,"cc_banks_5_io_w_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+203,"cc_banks_5_io_w_req_bits_data_0", false,-1, 31,0);
    tracep->declBit(c+52617,"cc_banks_6_clock", false,-1);
    tracep->declBit(c+52618,"cc_banks_6_reset", false,-1);
    tracep->declBit(c+204,"cc_banks_6_io_r_req_valid", false,-1);
    tracep->declBus(c+205,"cc_banks_6_io_r_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+1027,"cc_banks_6_io_r_resp_data_0", false,-1, 31,0);
    tracep->declBit(c+206,"cc_banks_6_io_w_req_valid", false,-1);
    tracep->declBus(c+205,"cc_banks_6_io_w_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+207,"cc_banks_6_io_w_req_bits_data_0", false,-1, 31,0);
    tracep->declBit(c+52617,"cc_banks_7_clock", false,-1);
    tracep->declBit(c+52618,"cc_banks_7_reset", false,-1);
    tracep->declBit(c+208,"cc_banks_7_io_r_req_valid", false,-1);
    tracep->declBus(c+209,"cc_banks_7_io_r_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+1028,"cc_banks_7_io_r_resp_data_0", false,-1, 31,0);
    tracep->declBit(c+210,"cc_banks_7_io_w_req_valid", false,-1);
    tracep->declBus(c+209,"cc_banks_7_io_w_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+211,"cc_banks_7_io_w_req_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+212,"sinkD_req_words_0", false,-1, 31,0);
    tracep->declBus(c+213,"sinkD_req_words_1", false,-1, 31,0);
    tracep->declBus(c+214,"sinkD_req_words_2", false,-1, 31,0);
    tracep->declBus(c+215,"sinkD_req_words_3", false,-1, 31,0);
    tracep->declBus(c+216,"sinkD_req_a", false,-1, 2,0);
    tracep->declBit(c+67,"sinkD_req_select_shiftAmount", false,-1);
    tracep->declBus(c+217,"sinkD_req_select", false,-1, 1,0);
    tracep->declBus(c+66,"reqs_0_index", false,-1, 1,0);
    tracep->declBus(c+52661,"reqs_0_bankSel", false,-1, 7,0);
    tracep->declBus(c+218,"sourceD_rreq_a", false,-1, 2,0);
    tracep->declBit(c+35,"sourceD_rreq_select_shiftAmount", false,-1);
    tracep->declBus(c+219,"sourceD_rreq_select", false,-1, 1,0);
    tracep->declBus(c+218,"sourceD_wreq_a", false,-1, 2,0);
    tracep->declBit(c+35,"sourceD_wreq_select_shiftAmount", false,-1);
    tracep->declBus(c+219,"sourceD_wreq_select", false,-1, 1,0);
    tracep->declBus(c+220,"reqs_1_bankSel", false,-1, 7,0);
    tracep->declBus(c+221,"reqs_2_bankSum", false,-1, 7,0);
    tracep->declBus(c+222,"sourceD_rreq_ready", false,-1, 1,0);
    tracep->declBus(c+34,"reqs_2_index", false,-1, 1,0);
    tracep->declBus(c+223,"reqs_2_bankSel", false,-1, 7,0);
    tracep->declBus(c+224,"reqs_2_bankEn", false,-1, 7,0);
    tracep->declBus(c+225,"sourceD_wreq_words_0", false,-1, 31,0);
    tracep->declBus(c+226,"sourceD_wreq_words_1", false,-1, 31,0);
    tracep->declBus(c+227,"sourceD_wreq_words_2", false,-1, 31,0);
    tracep->declBus(c+228,"sourceD_wreq_words_3", false,-1, 31,0);
    tracep->declBus(c+229,"sourceD_wreq_ready", false,-1, 1,0);
    tracep->declBus(c+34,"reqs_1_index", false,-1, 1,0);
    tracep->declBus(c+230,"reqs_1_bankEn", false,-1, 7,0);
    tracep->declBit(c+231,"regout_en", false,-1);
    tracep->declBit(c+232,"regout_sel_1", false,-1);
    tracep->declBit(c+233,"regout_wen", false,-1);
    tracep->declBit(c+1029,"regout_REG", false,-1);
    tracep->declBus(c+1030,"regout_r", false,-1, 31,0);
    tracep->declBit(c+234,"regout_en_1", false,-1);
    tracep->declBit(c+235,"regout_sel_1_1", false,-1);
    tracep->declBit(c+236,"regout_wen_1", false,-1);
    tracep->declBit(c+1031,"regout_REG_1", false,-1);
    tracep->declBus(c+1032,"regout_r_1", false,-1, 31,0);
    tracep->declBit(c+237,"regout_en_2", false,-1);
    tracep->declBit(c+238,"regout_sel_1_2", false,-1);
    tracep->declBit(c+239,"regout_wen_2", false,-1);
    tracep->declBit(c+1033,"regout_REG_2", false,-1);
    tracep->declBus(c+1034,"regout_r_2", false,-1, 31,0);
    tracep->declBit(c+240,"regout_en_3", false,-1);
    tracep->declBit(c+241,"regout_sel_1_3", false,-1);
    tracep->declBit(c+242,"regout_wen_3", false,-1);
    tracep->declBit(c+1035,"regout_REG_3", false,-1);
    tracep->declBus(c+1036,"regout_r_3", false,-1, 31,0);
    tracep->declBit(c+243,"regout_en_4", false,-1);
    tracep->declBit(c+244,"regout_sel_1_4", false,-1);
    tracep->declBit(c+245,"regout_wen_4", false,-1);
    tracep->declBit(c+1037,"regout_REG_4", false,-1);
    tracep->declBus(c+1038,"regout_r_4", false,-1, 31,0);
    tracep->declBit(c+246,"regout_en_5", false,-1);
    tracep->declBit(c+247,"regout_sel_1_5", false,-1);
    tracep->declBit(c+248,"regout_wen_5", false,-1);
    tracep->declBit(c+1039,"regout_REG_5", false,-1);
    tracep->declBus(c+1040,"regout_r_5", false,-1, 31,0);
    tracep->declBit(c+249,"regout_en_6", false,-1);
    tracep->declBit(c+250,"regout_sel_1_6", false,-1);
    tracep->declBit(c+251,"regout_wen_6", false,-1);
    tracep->declBit(c+1041,"regout_REG_6", false,-1);
    tracep->declBus(c+1042,"regout_r_6", false,-1, 31,0);
    tracep->declBit(c+252,"regout_en_7", false,-1);
    tracep->declBit(c+253,"regout_sel_1_7", false,-1);
    tracep->declBit(c+254,"regout_wen_7", false,-1);
    tracep->declBit(c+1043,"regout_REG_7", false,-1);
    tracep->declBus(c+1044,"regout_r_7", false,-1, 31,0);
    tracep->declBus(c+1045,"regsel_sourceD_REG", false,-1, 7,0);
    tracep->declBus(c+1046,"regsel_sourceD", false,-1, 7,0);
    tracep->declBus(c+1047,"decodeDX_0", false,-1, 31,0);
    tracep->declBus(c+1048,"decodeDX_1", false,-1, 31,0);
    tracep->declBus(c+1049,"decodeDX_2", false,-1, 31,0);
    tracep->declBus(c+1050,"decodeDX_3", false,-1, 31,0);
    tracep->declQuad(c+1051,"io_sourceD_rdat_data_lo", false,-1, 63,0);
    tracep->declQuad(c+1053,"io_sourceD_rdat_data_hi", false,-1, 63,0);
    tracep->pushNamePrefix("cc_banks_0 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+180,"io_r_req_valid", false,-1);
    tracep->declBus(c+181,"io_r_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+1021,"io_r_resp_data_0", false,-1, 31,0);
    tracep->declBit(c+182,"io_w_req_valid", false,-1);
    tracep->declBus(c+181,"io_w_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+183,"io_w_req_bits_data_0", false,-1, 31,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1055+i*1,"array_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+1059,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+1060,"array_0_raw_rdata_addr", false,-1, 1,0);
    tracep->declBus(c+1061,"array_0_raw_rdata_data", false,-1, 31,0);
    tracep->declBus(c+255,"array_0_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+256,"array_0_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+257,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+1059,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+1060,"array_0_raw_rdata_addr_pipe_0", false,-1, 1,0);
    tracep->declBit(c+1062,"resetState", false,-1);
    tracep->declBus(c+1063,"resetSet", false,-1, 1,0);
    tracep->declBit(c+1064,"wrap_wrap", false,-1);
    tracep->declBit(c+1065,"resetFinish", false,-1);
    tracep->declQuad(c+1066,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+1068,"bypass_wdata_xor", false,-1);
    tracep->declBit(c+1069,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+1070,"bypass_mask_waddr_reg", false,-1, 1,0);
    tracep->declBus(c+1071,"bypass_mask_raddr_reg", false,-1, 1,0);
    tracep->declBit(c+1072,"bypass_mask_bypass", false,-1);
    tracep->declBus(c+1073,"bypass_wdata_0", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("cc_banks_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+184,"io_r_req_valid", false,-1);
    tracep->declBus(c+185,"io_r_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+1022,"io_r_resp_data_0", false,-1, 31,0);
    tracep->declBit(c+186,"io_w_req_valid", false,-1);
    tracep->declBus(c+185,"io_w_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+187,"io_w_req_bits_data_0", false,-1, 31,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1074+i*1,"array_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+1078,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+1079,"array_0_raw_rdata_addr", false,-1, 1,0);
    tracep->declBus(c+1080,"array_0_raw_rdata_data", false,-1, 31,0);
    tracep->declBus(c+258,"array_0_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+259,"array_0_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+260,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+1078,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+1079,"array_0_raw_rdata_addr_pipe_0", false,-1, 1,0);
    tracep->declBit(c+1081,"resetState", false,-1);
    tracep->declBus(c+1082,"resetSet", false,-1, 1,0);
    tracep->declBit(c+1083,"wrap_wrap", false,-1);
    tracep->declBit(c+1084,"resetFinish", false,-1);
    tracep->declQuad(c+1085,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+1087,"bypass_wdata_xor", false,-1);
    tracep->declBit(c+1088,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+1089,"bypass_mask_waddr_reg", false,-1, 1,0);
    tracep->declBus(c+1090,"bypass_mask_raddr_reg", false,-1, 1,0);
    tracep->declBit(c+1091,"bypass_mask_bypass", false,-1);
    tracep->declBus(c+1092,"bypass_wdata_0", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("cc_banks_2 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+188,"io_r_req_valid", false,-1);
    tracep->declBus(c+189,"io_r_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+1023,"io_r_resp_data_0", false,-1, 31,0);
    tracep->declBit(c+190,"io_w_req_valid", false,-1);
    tracep->declBus(c+189,"io_w_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+191,"io_w_req_bits_data_0", false,-1, 31,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1093+i*1,"array_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+1097,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+1098,"array_0_raw_rdata_addr", false,-1, 1,0);
    tracep->declBus(c+1099,"array_0_raw_rdata_data", false,-1, 31,0);
    tracep->declBus(c+261,"array_0_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+262,"array_0_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+263,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+1097,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+1098,"array_0_raw_rdata_addr_pipe_0", false,-1, 1,0);
    tracep->declBit(c+1100,"resetState", false,-1);
    tracep->declBus(c+1101,"resetSet", false,-1, 1,0);
    tracep->declBit(c+1102,"wrap_wrap", false,-1);
    tracep->declBit(c+1103,"resetFinish", false,-1);
    tracep->declQuad(c+1104,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+1106,"bypass_wdata_xor", false,-1);
    tracep->declBit(c+1107,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+1108,"bypass_mask_waddr_reg", false,-1, 1,0);
    tracep->declBus(c+1108,"bypass_mask_raddr_reg", false,-1, 1,0);
    tracep->declBit(c+1107,"bypass_mask_bypass", false,-1);
    tracep->declBus(c+1109,"bypass_wdata_0", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("cc_banks_3 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+192,"io_r_req_valid", false,-1);
    tracep->declBus(c+193,"io_r_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+1024,"io_r_resp_data_0", false,-1, 31,0);
    tracep->declBit(c+194,"io_w_req_valid", false,-1);
    tracep->declBus(c+193,"io_w_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+195,"io_w_req_bits_data_0", false,-1, 31,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1110+i*1,"array_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+1114,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+1115,"array_0_raw_rdata_addr", false,-1, 1,0);
    tracep->declBus(c+1116,"array_0_raw_rdata_data", false,-1, 31,0);
    tracep->declBus(c+264,"array_0_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+265,"array_0_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+266,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+1114,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+1115,"array_0_raw_rdata_addr_pipe_0", false,-1, 1,0);
    tracep->declBit(c+1117,"resetState", false,-1);
    tracep->declBus(c+1118,"resetSet", false,-1, 1,0);
    tracep->declBit(c+1119,"wrap_wrap", false,-1);
    tracep->declBit(c+1120,"resetFinish", false,-1);
    tracep->declQuad(c+1121,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+1123,"bypass_wdata_xor", false,-1);
    tracep->declBit(c+1124,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+1125,"bypass_mask_waddr_reg", false,-1, 1,0);
    tracep->declBus(c+1126,"bypass_mask_raddr_reg", false,-1, 1,0);
    tracep->declBit(c+1127,"bypass_mask_bypass", false,-1);
    tracep->declBus(c+1128,"bypass_wdata_0", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("cc_banks_4 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+196,"io_r_req_valid", false,-1);
    tracep->declBus(c+197,"io_r_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+1025,"io_r_resp_data_0", false,-1, 31,0);
    tracep->declBit(c+198,"io_w_req_valid", false,-1);
    tracep->declBus(c+197,"io_w_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+199,"io_w_req_bits_data_0", false,-1, 31,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1129+i*1,"array_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+1133,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+1134,"array_0_raw_rdata_addr", false,-1, 1,0);
    tracep->declBus(c+1135,"array_0_raw_rdata_data", false,-1, 31,0);
    tracep->declBus(c+267,"array_0_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+268,"array_0_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+269,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+1133,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+1134,"array_0_raw_rdata_addr_pipe_0", false,-1, 1,0);
    tracep->declBit(c+1136,"resetState", false,-1);
    tracep->declBus(c+1137,"resetSet", false,-1, 1,0);
    tracep->declBit(c+1138,"wrap_wrap", false,-1);
    tracep->declBit(c+1139,"resetFinish", false,-1);
    tracep->declQuad(c+1140,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+1142,"bypass_wdata_xor", false,-1);
    tracep->declBit(c+1143,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+1144,"bypass_mask_waddr_reg", false,-1, 1,0);
    tracep->declBus(c+1145,"bypass_mask_raddr_reg", false,-1, 1,0);
    tracep->declBit(c+1146,"bypass_mask_bypass", false,-1);
    tracep->declBus(c+1147,"bypass_wdata_0", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("cc_banks_5 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+200,"io_r_req_valid", false,-1);
    tracep->declBus(c+201,"io_r_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+1026,"io_r_resp_data_0", false,-1, 31,0);
    tracep->declBit(c+202,"io_w_req_valid", false,-1);
    tracep->declBus(c+201,"io_w_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+203,"io_w_req_bits_data_0", false,-1, 31,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1148+i*1,"array_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+1152,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+1153,"array_0_raw_rdata_addr", false,-1, 1,0);
    tracep->declBus(c+1154,"array_0_raw_rdata_data", false,-1, 31,0);
    tracep->declBus(c+270,"array_0_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+271,"array_0_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+272,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+1152,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+1153,"array_0_raw_rdata_addr_pipe_0", false,-1, 1,0);
    tracep->declBit(c+1155,"resetState", false,-1);
    tracep->declBus(c+1156,"resetSet", false,-1, 1,0);
    tracep->declBit(c+1157,"wrap_wrap", false,-1);
    tracep->declBit(c+1158,"resetFinish", false,-1);
    tracep->declQuad(c+1159,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+1161,"bypass_wdata_xor", false,-1);
    tracep->declBit(c+1162,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+1163,"bypass_mask_waddr_reg", false,-1, 1,0);
    tracep->declBus(c+1164,"bypass_mask_raddr_reg", false,-1, 1,0);
    tracep->declBit(c+1165,"bypass_mask_bypass", false,-1);
    tracep->declBus(c+1166,"bypass_wdata_0", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("cc_banks_6 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+204,"io_r_req_valid", false,-1);
    tracep->declBus(c+205,"io_r_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+1027,"io_r_resp_data_0", false,-1, 31,0);
    tracep->declBit(c+206,"io_w_req_valid", false,-1);
    tracep->declBus(c+205,"io_w_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+207,"io_w_req_bits_data_0", false,-1, 31,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1167+i*1,"array_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+1171,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+1172,"array_0_raw_rdata_addr", false,-1, 1,0);
    tracep->declBus(c+1173,"array_0_raw_rdata_data", false,-1, 31,0);
    tracep->declBus(c+273,"array_0_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+274,"array_0_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+275,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+1171,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+1172,"array_0_raw_rdata_addr_pipe_0", false,-1, 1,0);
    tracep->declBit(c+1174,"resetState", false,-1);
    tracep->declBus(c+1175,"resetSet", false,-1, 1,0);
    tracep->declBit(c+1176,"wrap_wrap", false,-1);
    tracep->declBit(c+1177,"resetFinish", false,-1);
    tracep->declQuad(c+1178,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+1180,"bypass_wdata_xor", false,-1);
    tracep->declBit(c+1181,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+1182,"bypass_mask_waddr_reg", false,-1, 1,0);
    tracep->declBus(c+1182,"bypass_mask_raddr_reg", false,-1, 1,0);
    tracep->declBit(c+1181,"bypass_mask_bypass", false,-1);
    tracep->declBus(c+1183,"bypass_wdata_0", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("cc_banks_7 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+208,"io_r_req_valid", false,-1);
    tracep->declBus(c+209,"io_r_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+1028,"io_r_resp_data_0", false,-1, 31,0);
    tracep->declBit(c+210,"io_w_req_valid", false,-1);
    tracep->declBus(c+209,"io_w_req_bits_setIdx", false,-1, 1,0);
    tracep->declBus(c+211,"io_w_req_bits_data_0", false,-1, 31,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1184+i*1,"array_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+1188,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+1189,"array_0_raw_rdata_addr", false,-1, 1,0);
    tracep->declBus(c+1190,"array_0_raw_rdata_data", false,-1, 31,0);
    tracep->declBus(c+276,"array_0_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+277,"array_0_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+278,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+1188,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+1189,"array_0_raw_rdata_addr_pipe_0", false,-1, 1,0);
    tracep->declBit(c+1191,"resetState", false,-1);
    tracep->declBus(c+1192,"resetSet", false,-1, 1,0);
    tracep->declBit(c+1193,"wrap_wrap", false,-1);
    tracep->declBit(c+1194,"resetFinish", false,-1);
    tracep->declQuad(c+1195,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+1197,"bypass_wdata_xor", false,-1);
    tracep->declBit(c+1198,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+1199,"bypass_mask_waddr_reg", false,-1, 1,0);
    tracep->declBus(c+1200,"bypass_mask_raddr_reg", false,-1, 1,0);
    tracep->declBit(c+1201,"bypass_mask_bypass", false,-1);
    tracep->declBus(c+1202,"bypass_wdata_0", false,-1, 31,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("dir_result_buffer ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+1002,"io_enq_ready", false,-1);
    tracep->declBit(c+150,"io_enq_valid", false,-1);
    tracep->declBus(c+917,"io_enq_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+918,"io_enq_bits_source", false,-1, 3,0);
    tracep->declBus(c+919,"io_enq_bits_tag", false,-1, 26,0);
    tracep->declBus(c+920,"io_enq_bits_offset", false,-1, 3,0);
    tracep->declBus(c+921,"io_enq_bits_put", false,-1, 1,0);
    tracep->declArray(c+922,"io_enq_bits_data", false,-1, 127,0);
    tracep->declBus(c+926,"io_enq_bits_mask", false,-1, 3,0);
    tracep->declBit(c+927,"io_enq_bits_set", false,-1);
    tracep->declBit(c+75,"io_enq_bits_hit", false,-1);
    tracep->declBus(c+76,"io_enq_bits_way", false,-1, 1,0);
    tracep->declBit(c+151,"io_deq_ready", false,-1);
    tracep->declBit(c+1003,"io_deq_valid", false,-1);
    tracep->declBus(c+1004,"io_deq_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+1005,"io_deq_bits_size", false,-1, 3,0);
    tracep->declBus(c+1006,"io_deq_bits_source", false,-1, 3,0);
    tracep->declBus(c+1007,"io_deq_bits_tag", false,-1, 26,0);
    tracep->declBus(c+1008,"io_deq_bits_offset", false,-1, 3,0);
    tracep->declBus(c+1009,"io_deq_bits_put", false,-1, 1,0);
    tracep->declArray(c+1010,"io_deq_bits_data", false,-1, 127,0);
    tracep->declBus(c+1014,"io_deq_bits_mask", false,-1, 3,0);
    tracep->declBit(c+1015,"io_deq_bits_set", false,-1);
    tracep->declBit(c+1016,"io_deq_bits_hit", false,-1);
    tracep->declBus(c+1017,"io_deq_bits_way", false,-1, 1,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1203+i*1,"ram_opcode", true,(i+0), 2,0);
    }
    tracep->declBit(c+52667,"ram_opcode_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+1207,"ram_opcode_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+1004,"ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBus(c+917,"ram_opcode_MPORT_data", false,-1, 2,0);
    tracep->declBus(c+1208,"ram_opcode_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_opcode_MPORT_mask", false,-1);
    tracep->declBit(c+279,"ram_opcode_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1209+i*1,"ram_size", true,(i+0), 3,0);
    }
    tracep->declBit(c+52667,"ram_size_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+1207,"ram_size_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+1005,"ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+52668,"ram_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+1208,"ram_size_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_size_MPORT_mask", false,-1);
    tracep->declBit(c+279,"ram_size_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1213+i*1,"ram_source", true,(i+0), 3,0);
    }
    tracep->declBit(c+52667,"ram_source_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+1207,"ram_source_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+1006,"ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+918,"ram_source_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+1208,"ram_source_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_source_MPORT_mask", false,-1);
    tracep->declBit(c+279,"ram_source_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1217+i*1,"ram_tag", true,(i+0), 26,0);
    }
    tracep->declBit(c+52667,"ram_tag_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+1207,"ram_tag_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+1007,"ram_tag_io_deq_bits_MPORT_data", false,-1, 26,0);
    tracep->declBus(c+919,"ram_tag_MPORT_data", false,-1, 26,0);
    tracep->declBus(c+1208,"ram_tag_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_tag_MPORT_mask", false,-1);
    tracep->declBit(c+279,"ram_tag_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1221+i*1,"ram_offset", true,(i+0), 3,0);
    }
    tracep->declBit(c+52667,"ram_offset_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+1207,"ram_offset_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+1008,"ram_offset_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+920,"ram_offset_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+1208,"ram_offset_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_offset_MPORT_mask", false,-1);
    tracep->declBit(c+279,"ram_offset_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1225+i*1,"ram_put", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_put_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+1207,"ram_put_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+1009,"ram_put_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+921,"ram_put_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+1208,"ram_put_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_put_MPORT_mask", false,-1);
    tracep->declBit(c+279,"ram_put_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declArray(c+1229+i*4,"ram_data", true,(i+0), 127,0);
    }
    tracep->declBit(c+52667,"ram_data_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+1207,"ram_data_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declArray(c+1010,"ram_data_io_deq_bits_MPORT_data", false,-1, 127,0);
    tracep->declArray(c+922,"ram_data_MPORT_data", false,-1, 127,0);
    tracep->declBus(c+1208,"ram_data_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+279,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1245+i*1,"ram_mask", true,(i+0), 3,0);
    }
    tracep->declBit(c+52667,"ram_mask_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+1207,"ram_mask_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+1014,"ram_mask_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+926,"ram_mask_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+1208,"ram_mask_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_mask_MPORT_mask", false,-1);
    tracep->declBit(c+279,"ram_mask_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+1249+i*1,"ram_set", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_set_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+1207,"ram_set_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+1015,"ram_set_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+927,"ram_set_MPORT_data", false,-1);
    tracep->declBus(c+1208,"ram_set_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_set_MPORT_mask", false,-1);
    tracep->declBit(c+279,"ram_set_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+1253+i*1,"ram_hit", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_hit_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+1207,"ram_hit_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+1016,"ram_hit_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+75,"ram_hit_MPORT_data", false,-1);
    tracep->declBus(c+1208,"ram_hit_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_hit_MPORT_mask", false,-1);
    tracep->declBit(c+279,"ram_hit_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1257+i*1,"ram_way", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_way_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+1207,"ram_way_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+1017,"ram_way_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+76,"ram_way_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+1208,"ram_way_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_way_MPORT_mask", false,-1);
    tracep->declBit(c+279,"ram_way_MPORT_en", false,-1);
    tracep->declBus(c+1208,"enq_ptr_value", false,-1, 1,0);
    tracep->declBus(c+1207,"deq_ptr_value", false,-1, 1,0);
    tracep->declBit(c+1261,"maybe_full", false,-1);
    tracep->declBit(c+1262,"ptr_match", false,-1);
    tracep->declBit(c+1263,"empty", false,-1);
    tracep->declBit(c+1264,"full", false,-1);
    tracep->declBit(c+279,"do_enq", false,-1);
    tracep->declBit(c+280,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("directory ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+915,"io_write_ready", false,-1);
    tracep->declBit(c+69,"io_write_valid", false,-1);
    tracep->declBus(c+70,"io_write_bits_way", false,-1, 1,0);
    tracep->declBus(c+71,"io_write_bits_data_tag", false,-1, 26,0);
    tracep->declBit(c+72,"io_write_bits_data_valid", false,-1);
    tracep->declBit(c+73,"io_write_bits_set", false,-1);
    tracep->declBit(c+74,"io_read_ready", false,-1);
    tracep->declBit(c+910,"io_read_valid", false,-1);
    tracep->declBus(c+424,"io_read_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+425,"io_read_bits_source", false,-1, 3,0);
    tracep->declBus(c+911,"io_read_bits_tag", false,-1, 26,0);
    tracep->declBus(c+912,"io_read_bits_offset", false,-1, 3,0);
    tracep->declBus(c+913,"io_read_bits_put", false,-1, 1,0);
    tracep->declArray(c+428,"io_read_bits_data", false,-1, 127,0);
    tracep->declBus(c+427,"io_read_bits_mask", false,-1, 3,0);
    tracep->declBit(c+914,"io_read_bits_set", false,-1);
    tracep->declBit(c+916,"io_result_valid", false,-1);
    tracep->declBus(c+917,"io_result_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+918,"io_result_bits_source", false,-1, 3,0);
    tracep->declBus(c+919,"io_result_bits_tag", false,-1, 26,0);
    tracep->declBus(c+920,"io_result_bits_offset", false,-1, 3,0);
    tracep->declBus(c+921,"io_result_bits_put", false,-1, 1,0);
    tracep->declArray(c+922,"io_result_bits_data", false,-1, 127,0);
    tracep->declBus(c+926,"io_result_bits_mask", false,-1, 3,0);
    tracep->declBit(c+927,"io_result_bits_set", false,-1);
    tracep->declBit(c+75,"io_result_bits_hit", false,-1);
    tracep->declBus(c+76,"io_result_bits_way", false,-1, 1,0);
    tracep->declBit(c+52617,"cc_dir_clock", false,-1);
    tracep->declBit(c+52618,"cc_dir_reset", false,-1);
    tracep->declBit(c+281,"cc_dir_io_r_req_valid", false,-1);
    tracep->declBit(c+914,"cc_dir_io_r_req_bits_setIdx", false,-1);
    tracep->declBus(c+1265,"cc_dir_io_r_resp_data_0", false,-1, 27,0);
    tracep->declBus(c+1266,"cc_dir_io_r_resp_data_1", false,-1, 27,0);
    tracep->declBus(c+1267,"cc_dir_io_r_resp_data_2", false,-1, 27,0);
    tracep->declBus(c+1268,"cc_dir_io_r_resp_data_3", false,-1, 27,0);
    tracep->declBit(c+282,"cc_dir_io_w_req_valid", false,-1);
    tracep->declBit(c+283,"cc_dir_io_w_req_bits_setIdx", false,-1);
    tracep->declBus(c+284,"cc_dir_io_w_req_bits_data_0", false,-1, 27,0);
    tracep->declBus(c+284,"cc_dir_io_w_req_bits_data_1", false,-1, 27,0);
    tracep->declBus(c+284,"cc_dir_io_w_req_bits_data_2", false,-1, 27,0);
    tracep->declBus(c+284,"cc_dir_io_w_req_bits_data_3", false,-1, 27,0);
    tracep->declBus(c+285,"cc_dir_io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBus(c+1269,"wipeCount", false,-1, 1,0);
    tracep->declBit(c+1270,"wipeOff", false,-1);
    tracep->declBit(c+915,"wipeDone", false,-1);
    tracep->declBit(c+1271,"wipeSet", false,-1);
    tracep->declBit(c+286,"ren", false,-1);
    tracep->declBit(c+916,"ren1", false,-1);
    tracep->declBit(c+1272,"wen1", false,-1);
    tracep->declBus(c+1273,"tag", false,-1, 26,0);
    tracep->declBit(c+1274,"set", false,-1);
    tracep->declBit(c+1275,"state_reg", false,-1);
    tracep->declBit(c+1276,"state_reg_1", false,-1);
    tracep->declBit(c+287,"setQuash_1", false,-1);
    tracep->declBit(c+288,"setQuash", false,-1);
    tracep->declBit(c+289,"tagMatch_1", false,-1);
    tracep->declBit(c+290,"tagMatch", false,-1);
    tracep->declBus(c+1277,"writeWay1", false,-1, 1,0);
    tracep->declBit(c+1278,"ways_0_valid", false,-1);
    tracep->declBus(c+1279,"ways_0_tag", false,-1, 26,0);
    tracep->declBit(c+1280,"ways_1_valid", false,-1);
    tracep->declBus(c+1281,"ways_1_tag", false,-1, 26,0);
    tracep->declBit(c+1282,"ways_2_valid", false,-1);
    tracep->declBus(c+1283,"ways_2_tag", false,-1, 26,0);
    tracep->declBit(c+1284,"ways_3_valid", false,-1);
    tracep->declBus(c+1285,"ways_3_tag", false,-1, 26,0);
    tracep->declBus(c+291,"hits", false,-1, 3,0);
    tracep->declBit(c+292,"hit", false,-1);
    tracep->declBus(c+293,"hitWay_hi", false,-1, 1,0);
    tracep->declBus(c+294,"hitWay_lo", false,-1, 1,0);
    tracep->declBus(c+295,"hitWay", false,-1, 1,0);
    tracep->declBit(c+1286,"writeSet1", false,-1);
    tracep->declBit(c+1287,"state_reg_touch_way_sized", false,-1);
    tracep->declBit(c+296,"state_reg_touch_way_sized_1", false,-1);
    tracep->declBit(c+297,"x6_shiftAmount", false,-1);
    tracep->declBus(c+298,"x6", false,-1, 1,0);
    tracep->declBus(c+921,"io_result_bits_put_REG", false,-1, 1,0);
    tracep->declArray(c+922,"io_result_bits_data_REG", false,-1, 127,0);
    tracep->declBus(c+920,"io_result_bits_offset_REG", false,-1, 3,0);
    tracep->declBit(c+927,"io_result_bits_set_REG", false,-1);
    tracep->declBus(c+918,"io_result_bits_source_REG", false,-1, 3,0);
    tracep->declBus(c+919,"io_result_bits_tag_REG", false,-1, 26,0);
    tracep->declBus(c+917,"io_result_bits_opcode_REG", false,-1, 2,0);
    tracep->declBus(c+926,"io_result_bits_mask_REG", false,-1, 3,0);
    tracep->pushNamePrefix("cc_dir ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+281,"io_r_req_valid", false,-1);
    tracep->declBit(c+914,"io_r_req_bits_setIdx", false,-1);
    tracep->declBus(c+1265,"io_r_resp_data_0", false,-1, 27,0);
    tracep->declBus(c+1266,"io_r_resp_data_1", false,-1, 27,0);
    tracep->declBus(c+1267,"io_r_resp_data_2", false,-1, 27,0);
    tracep->declBus(c+1268,"io_r_resp_data_3", false,-1, 27,0);
    tracep->declBit(c+282,"io_w_req_valid", false,-1);
    tracep->declBit(c+283,"io_w_req_bits_setIdx", false,-1);
    tracep->declBus(c+284,"io_w_req_bits_data_0", false,-1, 27,0);
    tracep->declBus(c+284,"io_w_req_bits_data_1", false,-1, 27,0);
    tracep->declBus(c+284,"io_w_req_bits_data_2", false,-1, 27,0);
    tracep->declBus(c+284,"io_w_req_bits_data_3", false,-1, 27,0);
    tracep->declBus(c+285,"io_w_req_bits_waymask", false,-1, 3,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+1288+i*1,"array_0", true,(i+0), 27,0);
    }
    tracep->declBit(c+1290,"array_0_raw_rdata_en", false,-1);
    tracep->declBit(c+1291,"array_0_raw_rdata_addr", false,-1);
    tracep->declBus(c+1292,"array_0_raw_rdata_data", false,-1, 27,0);
    tracep->declBus(c+299,"array_0_MPORT_data", false,-1, 27,0);
    tracep->declBit(c+300,"array_0_MPORT_addr", false,-1);
    tracep->declBit(c+301,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+302,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+1290,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBit(c+1291,"array_0_raw_rdata_addr_pipe_0", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+1293+i*1,"array_1", true,(i+0), 27,0);
    }
    tracep->declBit(c+1295,"array_1_raw_rdata_en", false,-1);
    tracep->declBit(c+1296,"array_1_raw_rdata_addr", false,-1);
    tracep->declBus(c+1297,"array_1_raw_rdata_data", false,-1, 27,0);
    tracep->declBus(c+299,"array_1_MPORT_data", false,-1, 27,0);
    tracep->declBit(c+300,"array_1_MPORT_addr", false,-1);
    tracep->declBit(c+303,"array_1_MPORT_mask", false,-1);
    tracep->declBit(c+302,"array_1_MPORT_en", false,-1);
    tracep->declBit(c+1295,"array_1_raw_rdata_en_pipe_0", false,-1);
    tracep->declBit(c+1296,"array_1_raw_rdata_addr_pipe_0", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+1298+i*1,"array_2", true,(i+0), 27,0);
    }
    tracep->declBit(c+1300,"array_2_raw_rdata_en", false,-1);
    tracep->declBit(c+1301,"array_2_raw_rdata_addr", false,-1);
    tracep->declBus(c+1302,"array_2_raw_rdata_data", false,-1, 27,0);
    tracep->declBus(c+299,"array_2_MPORT_data", false,-1, 27,0);
    tracep->declBit(c+300,"array_2_MPORT_addr", false,-1);
    tracep->declBit(c+1303,"array_2_MPORT_mask", false,-1);
    tracep->declBit(c+302,"array_2_MPORT_en", false,-1);
    tracep->declBit(c+1300,"array_2_raw_rdata_en_pipe_0", false,-1);
    tracep->declBit(c+1301,"array_2_raw_rdata_addr_pipe_0", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+1304+i*1,"array_3", true,(i+0), 27,0);
    }
    tracep->declBit(c+1306,"array_3_raw_rdata_en", false,-1);
    tracep->declBit(c+1307,"array_3_raw_rdata_addr", false,-1);
    tracep->declBus(c+1308,"array_3_raw_rdata_data", false,-1, 27,0);
    tracep->declBus(c+299,"array_3_MPORT_data", false,-1, 27,0);
    tracep->declBit(c+300,"array_3_MPORT_addr", false,-1);
    tracep->declBit(c+1303,"array_3_MPORT_mask", false,-1);
    tracep->declBit(c+302,"array_3_MPORT_en", false,-1);
    tracep->declBit(c+1306,"array_3_raw_rdata_en_pipe_0", false,-1);
    tracep->declBit(c+1307,"array_3_raw_rdata_addr_pipe_0", false,-1);
    tracep->declBit(c+1303,"resetState", false,-1);
    tracep->declBit(c+1309,"wrap_wrap", false,-1);
    tracep->declBit(c+1310,"resetFinish", false,-1);
    tracep->declBus(c+304,"waymask", false,-1, 3,0);
    tracep->declBus(c+1311,"bypass_wdata_REG_0", false,-1, 27,0);
    tracep->declBus(c+1312,"bypass_wdata_REG_1", false,-1, 27,0);
    tracep->declBus(c+1313,"bypass_wdata_REG_2", false,-1, 27,0);
    tracep->declBus(c+1314,"bypass_wdata_REG_3", false,-1, 27,0);
    tracep->declBit(c+1315,"bypass_mask_need_check", false,-1);
    tracep->declBit(c+1316,"bypass_mask_waddr_reg", false,-1);
    tracep->declBit(c+1317,"bypass_mask_raddr_reg", false,-1);
    tracep->declBus(c+1318,"bypass_mask_bypass_REG", false,-1, 3,0);
    tracep->declBus(c+1319,"bypass_mask_bypass", false,-1, 3,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("mshrs_0 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+82,"io_allocate_valid", false,-1);
    tracep->declBus(c+83,"io_allocate_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+84,"io_allocate_bits_tag", false,-1, 26,0);
    tracep->declBus(c+85,"io_allocate_bits_offset", false,-1, 3,0);
    tracep->declBus(c+86,"io_allocate_bits_put", false,-1, 1,0);
    tracep->declArray(c+87,"io_allocate_bits_data", false,-1, 127,0);
    tracep->declBus(c+91,"io_allocate_bits_mask", false,-1, 3,0);
    tracep->declBit(c+92,"io_allocate_bits_set", false,-1);
    tracep->declBus(c+93,"io_allocate_bits_way", false,-1, 1,0);
    tracep->declBus(c+930,"io_status_opcode", false,-1, 2,0);
    tracep->declBus(c+931,"io_status_tag", false,-1, 26,0);
    tracep->declBus(c+932,"io_status_put", false,-1, 1,0);
    tracep->declBit(c+933,"io_status_set", false,-1);
    tracep->declBus(c+934,"io_status_way", false,-1, 1,0);
    tracep->declBit(c+935,"io_valid", false,-1);
    tracep->declBit(c+52656,"io_schedule_a_ready", false,-1);
    tracep->declBit(c+936,"io_schedule_a_valid", false,-1);
    tracep->declBus(c+931,"io_schedule_a_bits_tag", false,-1, 26,0);
    tracep->declBus(c+937,"io_schedule_a_bits_offset", false,-1, 3,0);
    tracep->declArray(c+938,"io_schedule_a_bits_data", false,-1, 127,0);
    tracep->declBit(c+933,"io_schedule_a_bits_set", false,-1);
    tracep->declBit(c+942,"io_schedule_d_valid", false,-1);
    tracep->declBus(c+930,"io_schedule_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+931,"io_schedule_d_bits_tag", false,-1, 26,0);
    tracep->declBus(c+937,"io_schedule_d_bits_offset", false,-1, 3,0);
    tracep->declBus(c+932,"io_schedule_d_bits_put", false,-1, 1,0);
    tracep->declArray(c+94,"io_schedule_d_bits_data", false,-1, 127,0);
    tracep->declBus(c+943,"io_schedule_d_bits_mask", false,-1, 3,0);
    tracep->declBit(c+933,"io_schedule_d_bits_set", false,-1);
    tracep->declBus(c+934,"io_schedule_d_bits_way", false,-1, 1,0);
    tracep->declBit(c+98,"io_schedule_dir_ready", false,-1);
    tracep->declBit(c+944,"io_schedule_dir_valid", false,-1);
    tracep->declBus(c+934,"io_schedule_dir_bits_way", false,-1, 1,0);
    tracep->declBus(c+931,"io_schedule_dir_bits_data_tag", false,-1, 26,0);
    tracep->declBit(c+933,"io_schedule_dir_bits_set", false,-1);
    tracep->declBit(c+1,"io_sinkd_valid", false,-1);
    tracep->declArray(c+61,"io_sinkd_bits_data", false,-1, 127,0);
    tracep->declBus(c+930,"request_opcode", false,-1, 2,0);
    tracep->declBus(c+931,"request_tag", false,-1, 26,0);
    tracep->declBus(c+937,"request_offset", false,-1, 3,0);
    tracep->declBus(c+932,"request_put", false,-1, 1,0);
    tracep->declArray(c+938,"request_data", false,-1, 127,0);
    tracep->declBus(c+943,"request_mask", false,-1, 3,0);
    tracep->declBit(c+933,"request_set", false,-1);
    tracep->declBus(c+934,"request_way", false,-1, 1,0);
    tracep->declBit(c+936,"sche_a_valid", false,-1);
    tracep->declBit(c+944,"sche_dir_valid", false,-1);
    tracep->declBit(c+1320,"sink_d_reg", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mshrs_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+99,"io_allocate_valid", false,-1);
    tracep->declBus(c+100,"io_allocate_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+101,"io_allocate_bits_tag", false,-1, 26,0);
    tracep->declBus(c+102,"io_allocate_bits_offset", false,-1, 3,0);
    tracep->declBus(c+103,"io_allocate_bits_put", false,-1, 1,0);
    tracep->declArray(c+104,"io_allocate_bits_data", false,-1, 127,0);
    tracep->declBus(c+108,"io_allocate_bits_mask", false,-1, 3,0);
    tracep->declBit(c+109,"io_allocate_bits_set", false,-1);
    tracep->declBus(c+110,"io_allocate_bits_way", false,-1, 1,0);
    tracep->declBus(c+945,"io_status_opcode", false,-1, 2,0);
    tracep->declBus(c+946,"io_status_tag", false,-1, 26,0);
    tracep->declBus(c+947,"io_status_put", false,-1, 1,0);
    tracep->declBit(c+948,"io_status_set", false,-1);
    tracep->declBus(c+949,"io_status_way", false,-1, 1,0);
    tracep->declBit(c+950,"io_valid", false,-1);
    tracep->declBit(c+52657,"io_schedule_a_ready", false,-1);
    tracep->declBit(c+951,"io_schedule_a_valid", false,-1);
    tracep->declBus(c+946,"io_schedule_a_bits_tag", false,-1, 26,0);
    tracep->declBus(c+952,"io_schedule_a_bits_offset", false,-1, 3,0);
    tracep->declArray(c+953,"io_schedule_a_bits_data", false,-1, 127,0);
    tracep->declBit(c+948,"io_schedule_a_bits_set", false,-1);
    tracep->declBit(c+957,"io_schedule_d_valid", false,-1);
    tracep->declBus(c+945,"io_schedule_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+946,"io_schedule_d_bits_tag", false,-1, 26,0);
    tracep->declBus(c+952,"io_schedule_d_bits_offset", false,-1, 3,0);
    tracep->declBus(c+947,"io_schedule_d_bits_put", false,-1, 1,0);
    tracep->declArray(c+111,"io_schedule_d_bits_data", false,-1, 127,0);
    tracep->declBus(c+958,"io_schedule_d_bits_mask", false,-1, 3,0);
    tracep->declBit(c+948,"io_schedule_d_bits_set", false,-1);
    tracep->declBus(c+949,"io_schedule_d_bits_way", false,-1, 1,0);
    tracep->declBit(c+115,"io_schedule_dir_ready", false,-1);
    tracep->declBit(c+959,"io_schedule_dir_valid", false,-1);
    tracep->declBus(c+949,"io_schedule_dir_bits_way", false,-1, 1,0);
    tracep->declBus(c+946,"io_schedule_dir_bits_data_tag", false,-1, 26,0);
    tracep->declBit(c+948,"io_schedule_dir_bits_set", false,-1);
    tracep->declBit(c+2,"io_sinkd_valid", false,-1);
    tracep->declArray(c+61,"io_sinkd_bits_data", false,-1, 127,0);
    tracep->declBus(c+945,"request_opcode", false,-1, 2,0);
    tracep->declBus(c+946,"request_tag", false,-1, 26,0);
    tracep->declBus(c+952,"request_offset", false,-1, 3,0);
    tracep->declBus(c+947,"request_put", false,-1, 1,0);
    tracep->declArray(c+953,"request_data", false,-1, 127,0);
    tracep->declBus(c+958,"request_mask", false,-1, 3,0);
    tracep->declBit(c+948,"request_set", false,-1);
    tracep->declBus(c+949,"request_way", false,-1, 1,0);
    tracep->declBit(c+951,"sche_a_valid", false,-1);
    tracep->declBit(c+959,"sche_dir_valid", false,-1);
    tracep->declBit(c+1321,"sink_d_reg", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mshrs_2 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+116,"io_allocate_valid", false,-1);
    tracep->declBus(c+117,"io_allocate_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+118,"io_allocate_bits_tag", false,-1, 26,0);
    tracep->declBus(c+119,"io_allocate_bits_offset", false,-1, 3,0);
    tracep->declBus(c+120,"io_allocate_bits_put", false,-1, 1,0);
    tracep->declArray(c+121,"io_allocate_bits_data", false,-1, 127,0);
    tracep->declBus(c+125,"io_allocate_bits_mask", false,-1, 3,0);
    tracep->declBit(c+126,"io_allocate_bits_set", false,-1);
    tracep->declBus(c+127,"io_allocate_bits_way", false,-1, 1,0);
    tracep->declBus(c+960,"io_status_opcode", false,-1, 2,0);
    tracep->declBus(c+961,"io_status_tag", false,-1, 26,0);
    tracep->declBus(c+962,"io_status_put", false,-1, 1,0);
    tracep->declBit(c+963,"io_status_set", false,-1);
    tracep->declBus(c+964,"io_status_way", false,-1, 1,0);
    tracep->declBit(c+965,"io_valid", false,-1);
    tracep->declBit(c+52658,"io_schedule_a_ready", false,-1);
    tracep->declBit(c+966,"io_schedule_a_valid", false,-1);
    tracep->declBus(c+961,"io_schedule_a_bits_tag", false,-1, 26,0);
    tracep->declBus(c+967,"io_schedule_a_bits_offset", false,-1, 3,0);
    tracep->declArray(c+968,"io_schedule_a_bits_data", false,-1, 127,0);
    tracep->declBit(c+963,"io_schedule_a_bits_set", false,-1);
    tracep->declBit(c+972,"io_schedule_d_valid", false,-1);
    tracep->declBus(c+960,"io_schedule_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+961,"io_schedule_d_bits_tag", false,-1, 26,0);
    tracep->declBus(c+967,"io_schedule_d_bits_offset", false,-1, 3,0);
    tracep->declBus(c+962,"io_schedule_d_bits_put", false,-1, 1,0);
    tracep->declArray(c+128,"io_schedule_d_bits_data", false,-1, 127,0);
    tracep->declBus(c+973,"io_schedule_d_bits_mask", false,-1, 3,0);
    tracep->declBit(c+963,"io_schedule_d_bits_set", false,-1);
    tracep->declBus(c+964,"io_schedule_d_bits_way", false,-1, 1,0);
    tracep->declBit(c+132,"io_schedule_dir_ready", false,-1);
    tracep->declBit(c+974,"io_schedule_dir_valid", false,-1);
    tracep->declBus(c+964,"io_schedule_dir_bits_way", false,-1, 1,0);
    tracep->declBus(c+961,"io_schedule_dir_bits_data_tag", false,-1, 26,0);
    tracep->declBit(c+963,"io_schedule_dir_bits_set", false,-1);
    tracep->declBit(c+3,"io_sinkd_valid", false,-1);
    tracep->declArray(c+61,"io_sinkd_bits_data", false,-1, 127,0);
    tracep->declBus(c+960,"request_opcode", false,-1, 2,0);
    tracep->declBus(c+961,"request_tag", false,-1, 26,0);
    tracep->declBus(c+967,"request_offset", false,-1, 3,0);
    tracep->declBus(c+962,"request_put", false,-1, 1,0);
    tracep->declArray(c+968,"request_data", false,-1, 127,0);
    tracep->declBus(c+973,"request_mask", false,-1, 3,0);
    tracep->declBit(c+963,"request_set", false,-1);
    tracep->declBus(c+964,"request_way", false,-1, 1,0);
    tracep->declBit(c+966,"sche_a_valid", false,-1);
    tracep->declBit(c+974,"sche_dir_valid", false,-1);
    tracep->declBit(c+1322,"sink_d_reg", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mshrs_3 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+133,"io_allocate_valid", false,-1);
    tracep->declBus(c+134,"io_allocate_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+135,"io_allocate_bits_tag", false,-1, 26,0);
    tracep->declBus(c+136,"io_allocate_bits_offset", false,-1, 3,0);
    tracep->declBus(c+137,"io_allocate_bits_put", false,-1, 1,0);
    tracep->declArray(c+138,"io_allocate_bits_data", false,-1, 127,0);
    tracep->declBus(c+142,"io_allocate_bits_mask", false,-1, 3,0);
    tracep->declBit(c+143,"io_allocate_bits_set", false,-1);
    tracep->declBus(c+144,"io_allocate_bits_way", false,-1, 1,0);
    tracep->declBus(c+975,"io_status_opcode", false,-1, 2,0);
    tracep->declBus(c+976,"io_status_tag", false,-1, 26,0);
    tracep->declBus(c+977,"io_status_put", false,-1, 1,0);
    tracep->declBit(c+978,"io_status_set", false,-1);
    tracep->declBus(c+979,"io_status_way", false,-1, 1,0);
    tracep->declBit(c+980,"io_valid", false,-1);
    tracep->declBit(c+52659,"io_schedule_a_ready", false,-1);
    tracep->declBit(c+981,"io_schedule_a_valid", false,-1);
    tracep->declBus(c+976,"io_schedule_a_bits_tag", false,-1, 26,0);
    tracep->declBus(c+982,"io_schedule_a_bits_offset", false,-1, 3,0);
    tracep->declArray(c+983,"io_schedule_a_bits_data", false,-1, 127,0);
    tracep->declBit(c+978,"io_schedule_a_bits_set", false,-1);
    tracep->declBit(c+987,"io_schedule_d_valid", false,-1);
    tracep->declBus(c+975,"io_schedule_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+976,"io_schedule_d_bits_tag", false,-1, 26,0);
    tracep->declBus(c+982,"io_schedule_d_bits_offset", false,-1, 3,0);
    tracep->declBus(c+977,"io_schedule_d_bits_put", false,-1, 1,0);
    tracep->declArray(c+145,"io_schedule_d_bits_data", false,-1, 127,0);
    tracep->declBus(c+988,"io_schedule_d_bits_mask", false,-1, 3,0);
    tracep->declBit(c+978,"io_schedule_d_bits_set", false,-1);
    tracep->declBus(c+979,"io_schedule_d_bits_way", false,-1, 1,0);
    tracep->declBit(c+149,"io_schedule_dir_ready", false,-1);
    tracep->declBit(c+989,"io_schedule_dir_valid", false,-1);
    tracep->declBus(c+979,"io_schedule_dir_bits_way", false,-1, 1,0);
    tracep->declBus(c+976,"io_schedule_dir_bits_data_tag", false,-1, 26,0);
    tracep->declBit(c+978,"io_schedule_dir_bits_set", false,-1);
    tracep->declBit(c+4,"io_sinkd_valid", false,-1);
    tracep->declArray(c+61,"io_sinkd_bits_data", false,-1, 127,0);
    tracep->declBus(c+975,"request_opcode", false,-1, 2,0);
    tracep->declBus(c+976,"request_tag", false,-1, 26,0);
    tracep->declBus(c+982,"request_offset", false,-1, 3,0);
    tracep->declBus(c+977,"request_put", false,-1, 1,0);
    tracep->declArray(c+983,"request_data", false,-1, 127,0);
    tracep->declBus(c+988,"request_mask", false,-1, 3,0);
    tracep->declBit(c+978,"request_set", false,-1);
    tracep->declBus(c+979,"request_way", false,-1, 1,0);
    tracep->declBit(c+981,"sche_a_valid", false,-1);
    tracep->declBit(c+989,"sche_dir_valid", false,-1);
    tracep->declBit(c+1323,"sink_d_reg", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("requests ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+928,"io_push_ready", false,-1);
    tracep->declBit(c+77,"io_push_valid", false,-1);
    tracep->declBus(c+78,"io_push_bits_index", false,-1, 1,0);
    tracep->declBus(c+918,"io_push_bits_data", false,-1, 3,0);
    tracep->declBus(c+929,"io_valid", false,-1, 3,0);
    tracep->declBit(c+79,"io_pop_valid", false,-1);
    tracep->declBus(c+80,"io_pop_bits", false,-1, 1,0);
    tracep->declBus(c+81,"io_data", false,-1, 3,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1324+i*1,"head", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"head_pop_head_en", false,-1);
    tracep->declBus(c+80,"head_pop_head_addr", false,-1, 1,0);
    tracep->declBus(c+305,"head_pop_head_data", false,-1, 1,0);
    tracep->declBus(c+1328,"head_MPORT_2_data", false,-1, 1,0);
    tracep->declBus(c+78,"head_MPORT_2_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"head_MPORT_2_mask", false,-1);
    tracep->declBit(c+306,"head_MPORT_2_en", false,-1);
    tracep->declBus(c+307,"head_MPORT_6_data", false,-1, 1,0);
    tracep->declBus(c+80,"head_MPORT_6_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"head_MPORT_6_mask", false,-1);
    tracep->declBit(c+79,"head_MPORT_6_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1329+i*1,"tail", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"tail_push_tail_en", false,-1);
    tracep->declBus(c+78,"tail_push_tail_addr", false,-1, 1,0);
    tracep->declBus(c+308,"tail_push_tail_data", false,-1, 1,0);
    tracep->declBit(c+79,"tail_MPORT_4_en", false,-1);
    tracep->declBus(c+80,"tail_MPORT_4_addr", false,-1, 1,0);
    tracep->declBus(c+309,"tail_MPORT_4_data", false,-1, 1,0);
    tracep->declBus(c+1328,"tail_MPORT_3_data", false,-1, 1,0);
    tracep->declBus(c+78,"tail_MPORT_3_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"tail_MPORT_3_mask", false,-1);
    tracep->declBit(c+310,"tail_MPORT_3_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1333+i*1,"next", true,(i+0), 1,0);
    }
    tracep->declBit(c+79,"next_MPORT_5_en", false,-1);
    tracep->declBus(c+305,"next_MPORT_5_addr", false,-1, 1,0);
    tracep->declBus(c+311,"next_MPORT_5_data", false,-1, 1,0);
    tracep->declBus(c+1328,"next_MPORT_1_data", false,-1, 1,0);
    tracep->declBus(c+308,"next_MPORT_1_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"next_MPORT_1_mask", false,-1);
    tracep->declBit(c+312,"next_MPORT_1_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1337+i*1,"data", true,(i+0), 3,0);
    }
    tracep->declBit(c+52667,"data_io_data_MPORT_en", false,-1);
    tracep->declBus(c+305,"data_io_data_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+81,"data_io_data_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+918,"data_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+1328,"data_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"data_MPORT_mask", false,-1);
    tracep->declBit(c+310,"data_MPORT_en", false,-1);
    tracep->declBus(c+929,"valid", false,-1, 3,0);
    tracep->declBus(c+1341,"used", false,-1, 3,0);
    tracep->declBus(c+1342,"freeOH", false,-1, 4,0);
    tracep->declBit(c+1343,"freeIdx_hi", false,-1);
    tracep->declBus(c+1344,"freeIdx_lo", false,-1, 3,0);
    tracep->declBus(c+1345,"freeIdx_hi_1", false,-1, 1,0);
    tracep->declBus(c+1346,"freeIdx_lo_1", false,-1, 1,0);
    tracep->declBus(c+1347,"freeIdx", false,-1, 2,0);
    tracep->declBit(c+313,"push_valid", false,-1);
    tracep->declBus(c+314,"valid_set", false,-1, 3,0);
    tracep->declBus(c+305,"used_clr_shiftAmount", false,-1, 1,0);
    tracep->declBus(c+315,"used_clr", false,-1, 3,0);
    tracep->declBus(c+316,"valid_clr", false,-1, 3,0);
    tracep->declBus(c+317,"used_set", false,-1, 3,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sinkA ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+52,"io_req_ready", false,-1);
    tracep->declBit(c+910,"io_req_valid", false,-1);
    tracep->declBus(c+424,"io_req_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+425,"io_req_bits_source", false,-1, 3,0);
    tracep->declBus(c+911,"io_req_bits_tag", false,-1, 26,0);
    tracep->declBus(c+912,"io_req_bits_offset", false,-1, 3,0);
    tracep->declBus(c+913,"io_req_bits_put", false,-1, 1,0);
    tracep->declArray(c+428,"io_req_bits_data", false,-1, 127,0);
    tracep->declBus(c+427,"io_req_bits_mask", false,-1, 3,0);
    tracep->declBit(c+914,"io_req_bits_set", false,-1);
    tracep->declBit(c+5,"io_a_ready", false,-1);
    tracep->declBit(c+423,"io_a_valid", false,-1);
    tracep->declBus(c+424,"io_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+425,"io_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+426,"io_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+427,"io_a_bits_mask", false,-1, 3,0);
    tracep->declArray(c+428,"io_a_bits_data", false,-1, 127,0);
    tracep->declBit(c+53,"io_pb_pop_ready", false,-1);
    tracep->declBit(c+27,"io_pb_pop_valid", false,-1);
    tracep->declBus(c+17,"io_pb_pop_bits_index", false,-1, 1,0);
    tracep->declArray(c+28,"io_pb_beat_data", false,-1, 127,0);
    tracep->declBus(c+32,"io_pb_beat_mask", false,-1, 3,0);
    tracep->declBit(c+54,"io_pb_pop2_ready", false,-1);
    tracep->declBit(c+52655,"io_pb_pop2_valid", false,-1);
    tracep->declBus(c+55,"io_pb_pop2_bits_index", false,-1, 1,0);
    tracep->declArray(c+56,"io_pb_beat2_data", false,-1, 127,0);
    tracep->declBus(c+60,"io_pb_beat2_mask", false,-1, 3,0);
    tracep->declBit(c+52617,"putbuffer_clock", false,-1);
    tracep->declBit(c+52618,"putbuffer_reset", false,-1);
    tracep->declBit(c+1348,"putbuffer_io_push_ready", false,-1);
    tracep->declBit(c+318,"putbuffer_io_push_valid", false,-1);
    tracep->declBus(c+913,"putbuffer_io_push_bits_index", false,-1, 1,0);
    tracep->declArray(c+428,"putbuffer_io_push_bits_data_data", false,-1, 127,0);
    tracep->declBus(c+427,"putbuffer_io_push_bits_data_mask", false,-1, 3,0);
    tracep->declBus(c+1349,"putbuffer_io_valid", false,-1, 3,0);
    tracep->declBit(c+319,"putbuffer_io_pop_valid", false,-1);
    tracep->declBus(c+17,"putbuffer_io_pop_bits", false,-1, 1,0);
    tracep->declArray(c+28,"putbuffer_io_data_data", false,-1, 127,0);
    tracep->declBus(c+32,"putbuffer_io_data_mask", false,-1, 3,0);
    tracep->declBit(c+320,"putbuffer_io_pop2_valid", false,-1);
    tracep->declBus(c+55,"putbuffer_io_pop2_bits", false,-1, 1,0);
    tracep->declArray(c+56,"putbuffer_io_data2_data", false,-1, 127,0);
    tracep->declBus(c+60,"putbuffer_io_data2_mask", false,-1, 3,0);
    tracep->declBus(c+1350,"lists", false,-1, 3,0);
    tracep->declBit(c+1351,"hasData", false,-1);
    tracep->declBit(c+321,"req_block", false,-1);
    tracep->declBit(c+1352,"buf_block", false,-1);
    tracep->declBus(c+1353,"freeOH", false,-1, 3,0);
    tracep->declBus(c+322,"lists_set", false,-1, 3,0);
    tracep->declBus(c+323,"lists_clr", false,-1, 3,0);
    tracep->declBit(c+1354,"free", false,-1);
    tracep->declBus(c+1355,"freeIdx_hi", false,-1, 1,0);
    tracep->declBus(c+1356,"freeIdx_lo", false,-1, 1,0);
    tracep->declBit(c+1357,"set_block", false,-1);
    tracep->declBus(c+1358,"set", false,-1, 27,0);
    tracep->pushNamePrefix("putbuffer ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+1348,"io_push_ready", false,-1);
    tracep->declBit(c+318,"io_push_valid", false,-1);
    tracep->declBus(c+913,"io_push_bits_index", false,-1, 1,0);
    tracep->declArray(c+428,"io_push_bits_data_data", false,-1, 127,0);
    tracep->declBus(c+427,"io_push_bits_data_mask", false,-1, 3,0);
    tracep->declBus(c+1349,"io_valid", false,-1, 3,0);
    tracep->declBit(c+319,"io_pop_valid", false,-1);
    tracep->declBus(c+17,"io_pop_bits", false,-1, 1,0);
    tracep->declArray(c+28,"io_data_data", false,-1, 127,0);
    tracep->declBus(c+32,"io_data_mask", false,-1, 3,0);
    tracep->declBit(c+320,"io_pop2_valid", false,-1);
    tracep->declBus(c+55,"io_pop2_bits", false,-1, 1,0);
    tracep->declArray(c+56,"io_data2_data", false,-1, 127,0);
    tracep->declBus(c+60,"io_data2_mask", false,-1, 3,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1359+i*1,"head", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"head_pop_head_en", false,-1);
    tracep->declBus(c+17,"head_pop_head_addr", false,-1, 1,0);
    tracep->declBus(c+324,"head_pop_head_data", false,-1, 1,0);
    tracep->declBit(c+52667,"head_pop_head2_MPORT_en", false,-1);
    tracep->declBus(c+55,"head_pop_head2_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+325,"head_pop_head2_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+1363,"head_MPORT_2_data", false,-1, 1,0);
    tracep->declBus(c+913,"head_MPORT_2_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"head_MPORT_2_mask", false,-1);
    tracep->declBit(c+326,"head_MPORT_2_en", false,-1);
    tracep->declBus(c+327,"head_MPORT_6_data", false,-1, 1,0);
    tracep->declBus(c+17,"head_MPORT_6_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"head_MPORT_6_mask", false,-1);
    tracep->declBit(c+319,"head_MPORT_6_en", false,-1);
    tracep->declBus(c+328,"head_MPORT_9_data", false,-1, 1,0);
    tracep->declBus(c+55,"head_MPORT_9_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"head_MPORT_9_mask", false,-1);
    tracep->declBit(c+320,"head_MPORT_9_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1364+i*1,"tail", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"tail_push_tail_en", false,-1);
    tracep->declBus(c+913,"tail_push_tail_addr", false,-1, 1,0);
    tracep->declBus(c+1368,"tail_push_tail_data", false,-1, 1,0);
    tracep->declBit(c+319,"tail_MPORT_4_en", false,-1);
    tracep->declBus(c+17,"tail_MPORT_4_addr", false,-1, 1,0);
    tracep->declBus(c+329,"tail_MPORT_4_data", false,-1, 1,0);
    tracep->declBit(c+320,"tail_MPORT_7_en", false,-1);
    tracep->declBus(c+55,"tail_MPORT_7_addr", false,-1, 1,0);
    tracep->declBus(c+330,"tail_MPORT_7_data", false,-1, 1,0);
    tracep->declBus(c+1363,"tail_MPORT_3_data", false,-1, 1,0);
    tracep->declBus(c+913,"tail_MPORT_3_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"tail_MPORT_3_mask", false,-1);
    tracep->declBit(c+331,"tail_MPORT_3_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1369+i*1,"next", true,(i+0), 1,0);
    }
    tracep->declBit(c+319,"next_MPORT_5_en", false,-1);
    tracep->declBus(c+324,"next_MPORT_5_addr", false,-1, 1,0);
    tracep->declBus(c+332,"next_MPORT_5_data", false,-1, 1,0);
    tracep->declBit(c+320,"next_MPORT_8_en", false,-1);
    tracep->declBus(c+325,"next_MPORT_8_addr", false,-1, 1,0);
    tracep->declBus(c+333,"next_MPORT_8_data", false,-1, 1,0);
    tracep->declBus(c+1363,"next_MPORT_1_data", false,-1, 1,0);
    tracep->declBus(c+1368,"next_MPORT_1_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"next_MPORT_1_mask", false,-1);
    tracep->declBit(c+334,"next_MPORT_1_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declArray(c+1373+i*5,"data", true,(i+0), 131,0);
    }
    tracep->declBit(c+52667,"data_io_data2_MPORT_en", false,-1);
    tracep->declBus(c+325,"data_io_data2_MPORT_addr", false,-1, 1,0);
    tracep->declArray(c+335,"data_io_data2_MPORT_data", false,-1, 131,0);
    tracep->declBit(c+52667,"data_io_data_MPORT_en", false,-1);
    tracep->declBus(c+324,"data_io_data_MPORT_addr", false,-1, 1,0);
    tracep->declArray(c+340,"data_io_data_MPORT_data", false,-1, 131,0);
    tracep->declArray(c+1393,"data_MPORT_data", false,-1, 131,0);
    tracep->declBus(c+1363,"data_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"data_MPORT_mask", false,-1);
    tracep->declBit(c+331,"data_MPORT_en", false,-1);
    tracep->declBus(c+1349,"valid", false,-1, 3,0);
    tracep->declBus(c+1398,"used", false,-1, 3,0);
    tracep->declBus(c+1399,"freeOH", false,-1, 4,0);
    tracep->declBit(c+1400,"freeIdx_hi", false,-1);
    tracep->declBus(c+1401,"freeIdx_lo", false,-1, 3,0);
    tracep->declBus(c+1402,"freeIdx_hi_1", false,-1, 1,0);
    tracep->declBus(c+1403,"freeIdx_lo_1", false,-1, 1,0);
    tracep->declBus(c+1404,"freeIdx", false,-1, 2,0);
    tracep->declBit(c+1405,"push_valid", false,-1);
    tracep->declBus(c+345,"valid_set", false,-1, 3,0);
    tracep->declBus(c+324,"used_clr_shiftAmount", false,-1, 1,0);
    tracep->declBus(c+346,"used_clr", false,-1, 3,0);
    tracep->declBus(c+347,"valid_clr", false,-1, 3,0);
    tracep->declBus(c+325,"pop_head2", false,-1, 1,0);
    tracep->declBus(c+348,"used_clr_2", false,-1, 3,0);
    tracep->declBus(c+349,"valid_clr_2", false,-1, 3,0);
    tracep->declBus(c+350,"used_set", false,-1, 3,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sinkD ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52647,"io_resp_valid", false,-1);
    tracep->declBus(c+52648,"io_resp_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+52650,"io_resp_bits_source", false,-1, 3,0);
    tracep->declArray(c+61,"io_resp_bits_data", false,-1, 127,0);
    tracep->declBit(c+52667,"io_d_ready", false,-1);
    tracep->declBit(c+52647,"io_d_valid", false,-1);
    tracep->declBus(c+52648,"io_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+52650,"io_d_bits_source", false,-1, 3,0);
    tracep->declArray(c+52651,"io_d_bits_data", false,-1, 127,0);
    tracep->declBus(c+65,"io_source", false,-1, 3,0);
    tracep->declBus(c+66,"io_way", false,-1, 1,0);
    tracep->declBit(c+67,"io_set", false,-1);
    tracep->declBus(c+68,"io_opcode", false,-1, 2,0);
    tracep->declBus(c+55,"io_put", false,-1, 1,0);
    tracep->declBit(c+52647,"io_bs_adr_valid", false,-1);
    tracep->declBus(c+66,"io_bs_adr_bits_way", false,-1, 1,0);
    tracep->declBit(c+67,"io_bs_adr_bits_set", false,-1);
    tracep->declArray(c+61,"io_bs_dat_data", false,-1, 127,0);
    tracep->declBit(c+52655,"io_pb_pop_valid", false,-1);
    tracep->declBus(c+55,"io_pb_pop_bits_index", false,-1, 1,0);
    tracep->declArray(c+56,"io_pb_beat_data", false,-1, 127,0);
    tracep->declBus(c+60,"io_pb_beat_mask", false,-1, 3,0);
    tracep->declBus(c+1406,"io_source_r", false,-1, 3,0);
    tracep->declArray(c+351,"full_mask", false,-1, 127,0);
    tracep->declArray(c+52662,"merge_data", false,-1, 127,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sourceA ");
    tracep->declBit(c+52635,"io_req_ready", false,-1);
    tracep->declBit(c+52636,"io_req_valid", false,-1);
    tracep->declBus(c+52637,"io_req_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+52638,"io_req_bits_size", false,-1, 3,0);
    tracep->declBus(c+52639,"io_req_bits_source", false,-1, 3,0);
    tracep->declBus(c+8,"io_req_bits_tag", false,-1, 26,0);
    tracep->declBus(c+9,"io_req_bits_offset", false,-1, 3,0);
    tracep->declArray(c+52642,"io_req_bits_data", false,-1, 127,0);
    tracep->declBus(c+52641,"io_req_bits_mask", false,-1, 3,0);
    tracep->declBit(c+10,"io_req_bits_set", false,-1);
    tracep->declBit(c+52635,"io_a_ready", false,-1);
    tracep->declBit(c+52636,"io_a_valid", false,-1);
    tracep->declBus(c+52637,"io_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+52638,"io_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+52639,"io_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+52640,"io_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+52641,"io_a_bits_mask", false,-1, 3,0);
    tracep->declArray(c+52642,"io_a_bits_data", false,-1, 127,0);
    tracep->declBus(c+355,"io_a_bits_address_base_hi", false,-1, 27,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sourceD ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+904,"io_req_ready", false,-1);
    tracep->declBit(c+11,"io_req_valid", false,-1);
    tracep->declBus(c+12,"io_req_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+13,"io_req_bits_size", false,-1, 3,0);
    tracep->declBus(c+14,"io_req_bits_source", false,-1, 3,0);
    tracep->declBus(c+15,"io_req_bits_tag", false,-1, 26,0);
    tracep->declBus(c+16,"io_req_bits_offset", false,-1, 3,0);
    tracep->declBus(c+17,"io_req_bits_put", false,-1, 1,0);
    tracep->declArray(c+18,"io_req_bits_data", false,-1, 127,0);
    tracep->declBus(c+22,"io_req_bits_mask", false,-1, 3,0);
    tracep->declBit(c+23,"io_req_bits_set", false,-1);
    tracep->declBit(c+24,"io_req_bits_hit", false,-1);
    tracep->declBus(c+25,"io_req_bits_way", false,-1, 1,0);
    tracep->declBit(c+26,"io_req_bits_from_mem", false,-1);
    tracep->declBit(c+432,"io_d_ready", false,-1);
    tracep->declBit(c+433,"io_d_valid", false,-1);
    tracep->declBus(c+434,"io_d_bits_source", false,-1, 3,0);
    tracep->declArray(c+435,"io_d_bits_data", false,-1, 127,0);
    tracep->declBus(c+391,"io_d_bits_address", false,-1, 31,0);
    tracep->declBit(c+27,"io_pb_pop_valid", false,-1);
    tracep->declBus(c+17,"io_pb_pop_bits_index", false,-1, 1,0);
    tracep->declArray(c+28,"io_pb_beat_data", false,-1, 127,0);
    tracep->declBus(c+32,"io_pb_beat_mask", false,-1, 3,0);
    tracep->declBit(c+33,"io_bs_radr_valid", false,-1);
    tracep->declBus(c+34,"io_bs_radr_bits_way", false,-1, 1,0);
    tracep->declBit(c+35,"io_bs_radr_bits_set", false,-1);
    tracep->declBus(c+36,"io_bs_radr_bits_mask", false,-1, 3,0);
    tracep->declArray(c+905,"io_bs_rdat_data", false,-1, 127,0);
    tracep->declBit(c+37,"io_bs_wadr_valid", false,-1);
    tracep->declBus(c+34,"io_bs_wadr_bits_way", false,-1, 1,0);
    tracep->declBit(c+35,"io_bs_wadr_bits_set", false,-1);
    tracep->declBus(c+38,"io_bs_wadr_bits_mask", false,-1, 3,0);
    tracep->declArray(c+39,"io_bs_wdat_data", false,-1, 127,0);
    tracep->declBit(c+909,"io_a_ready", false,-1);
    tracep->declBit(c+43,"io_a_valid", false,-1);
    tracep->declBus(c+44,"io_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+45,"io_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+46,"io_a_bits_tag", false,-1, 26,0);
    tracep->declBus(c+47,"io_a_bits_offset", false,-1, 3,0);
    tracep->declArray(c+48,"io_a_bits_data", false,-1, 127,0);
    tracep->declBus(c+36,"io_a_bits_mask", false,-1, 3,0);
    tracep->declBit(c+35,"io_a_bits_set", false,-1);
    tracep->declArray(c+1407,"pb_beat_reg_data", false,-1, 127,0);
    tracep->declBus(c+1411,"pb_beat_reg_mask", false,-1, 3,0);
    tracep->declBus(c+1412,"stateReg", false,-1, 1,0);
    tracep->declBus(c+1413,"s1_req_reg_opcode", false,-1, 2,0);
    tracep->declBus(c+1414,"s1_req_reg_size", false,-1, 3,0);
    tracep->declBus(c+1415,"s1_req_reg_source", false,-1, 3,0);
    tracep->declBus(c+1416,"s1_req_reg_tag", false,-1, 26,0);
    tracep->declBus(c+1417,"s1_req_reg_offset", false,-1, 3,0);
    tracep->declArray(c+1418,"s1_req_reg_data", false,-1, 127,0);
    tracep->declBus(c+1422,"s1_req_reg_mask", false,-1, 3,0);
    tracep->declBit(c+1423,"s1_req_reg_set", false,-1);
    tracep->declBit(c+1424,"s1_req_reg_hit", false,-1);
    tracep->declBus(c+1425,"s1_req_reg_way", false,-1, 1,0);
    tracep->declBit(c+1426,"s1_req_reg_from_mem", false,-1);
    tracep->declBit(c+1427,"busy", false,-1);
    tracep->declBit(c+356,"s1_need_w", false,-1);
    tracep->declBit(c+357,"s1_need_r", false,-1);
    tracep->declBit(c+1428,"read_sent_reg", false,-1);
    tracep->declBit(c+358,"read_sent", false,-1);
    tracep->declBit(c+1429,"sourceA_sent_reg", false,-1);
    tracep->declBit(c+359,"sourceA_sent", false,-1);
    tracep->declBit(c+1430,"write_sent_reg", false,-1);
    tracep->declBit(c+360,"write_sent", false,-1);
    tracep->declBus(c+1431,"s_final_req_opcode", false,-1, 2,0);
    tracep->declBus(c+434,"s_final_req_source", false,-1, 3,0);
    tracep->declBus(c+1432,"s_final_req_tag", false,-1, 26,0);
    tracep->declBus(c+1433,"s_final_req_offset", false,-1, 3,0);
    tracep->declBit(c+1434,"s_final_req_set", false,-1);
    tracep->declBit(c+433,"io_d_valid_REG", false,-1);
    tracep->declBus(c+1435,"io_d_bits_address_base_hi", false,-1, 27,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("write_buffer ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+909,"io_enq_ready", false,-1);
    tracep->declBit(c+43,"io_enq_valid", false,-1);
    tracep->declBus(c+44,"io_enq_bits_size", false,-1, 3,0);
    tracep->declBus(c+45,"io_enq_bits_source", false,-1, 3,0);
    tracep->declBus(c+46,"io_enq_bits_tag", false,-1, 26,0);
    tracep->declBus(c+47,"io_enq_bits_offset", false,-1, 3,0);
    tracep->declArray(c+48,"io_enq_bits_data", false,-1, 127,0);
    tracep->declBus(c+36,"io_enq_bits_mask", false,-1, 3,0);
    tracep->declBit(c+35,"io_enq_bits_set", false,-1);
    tracep->declBit(c+52660,"io_deq_ready", false,-1);
    tracep->declBit(c+990,"io_deq_valid", false,-1);
    tracep->declBus(c+991,"io_deq_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+992,"io_deq_bits_size", false,-1, 3,0);
    tracep->declBus(c+993,"io_deq_bits_source", false,-1, 3,0);
    tracep->declBus(c+994,"io_deq_bits_tag", false,-1, 26,0);
    tracep->declBus(c+995,"io_deq_bits_offset", false,-1, 3,0);
    tracep->declArray(c+996,"io_deq_bits_data", false,-1, 127,0);
    tracep->declBus(c+1000,"io_deq_bits_mask", false,-1, 3,0);
    tracep->declBit(c+1001,"io_deq_bits_set", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1436+i*1,"ram_opcode", true,(i+0), 2,0);
    }
    tracep->declBit(c+52667,"ram_opcode_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+1440,"ram_opcode_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+991,"ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBus(c+52669,"ram_opcode_MPORT_data", false,-1, 2,0);
    tracep->declBus(c+1441,"ram_opcode_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_opcode_MPORT_mask", false,-1);
    tracep->declBit(c+361,"ram_opcode_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1442+i*1,"ram_size", true,(i+0), 3,0);
    }
    tracep->declBit(c+52667,"ram_size_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+1440,"ram_size_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+992,"ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+44,"ram_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+1441,"ram_size_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_size_MPORT_mask", false,-1);
    tracep->declBit(c+361,"ram_size_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1446+i*1,"ram_source", true,(i+0), 3,0);
    }
    tracep->declBit(c+52667,"ram_source_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+1440,"ram_source_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+993,"ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+45,"ram_source_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+1441,"ram_source_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_source_MPORT_mask", false,-1);
    tracep->declBit(c+361,"ram_source_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1450+i*1,"ram_tag", true,(i+0), 26,0);
    }
    tracep->declBit(c+52667,"ram_tag_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+1440,"ram_tag_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+994,"ram_tag_io_deq_bits_MPORT_data", false,-1, 26,0);
    tracep->declBus(c+46,"ram_tag_MPORT_data", false,-1, 26,0);
    tracep->declBus(c+1441,"ram_tag_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_tag_MPORT_mask", false,-1);
    tracep->declBit(c+361,"ram_tag_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1454+i*1,"ram_offset", true,(i+0), 3,0);
    }
    tracep->declBit(c+52667,"ram_offset_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+1440,"ram_offset_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+995,"ram_offset_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+47,"ram_offset_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+1441,"ram_offset_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_offset_MPORT_mask", false,-1);
    tracep->declBit(c+361,"ram_offset_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declArray(c+1458+i*4,"ram_data", true,(i+0), 127,0);
    }
    tracep->declBit(c+52667,"ram_data_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+1440,"ram_data_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declArray(c+996,"ram_data_io_deq_bits_MPORT_data", false,-1, 127,0);
    tracep->declArray(c+48,"ram_data_MPORT_data", false,-1, 127,0);
    tracep->declBus(c+1441,"ram_data_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+361,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+1474+i*1,"ram_mask", true,(i+0), 3,0);
    }
    tracep->declBit(c+52667,"ram_mask_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+1440,"ram_mask_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+1000,"ram_mask_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+36,"ram_mask_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+1441,"ram_mask_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_mask_MPORT_mask", false,-1);
    tracep->declBit(c+361,"ram_mask_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+1478+i*1,"ram_set", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_set_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+1440,"ram_set_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+1001,"ram_set_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+35,"ram_set_MPORT_data", false,-1);
    tracep->declBus(c+1441,"ram_set_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_set_MPORT_mask", false,-1);
    tracep->declBit(c+361,"ram_set_MPORT_en", false,-1);
    tracep->declBus(c+1441,"enq_ptr_value", false,-1, 1,0);
    tracep->declBus(c+1440,"deq_ptr_value", false,-1, 1,0);
    tracep->declBit(c+1482,"maybe_full", false,-1);
    tracep->declBit(c+1483,"ptr_match", false,-1);
    tracep->declBit(c+1484,"empty", false,-1);
    tracep->declBit(c+1485,"full", false,-1);
    tracep->declBit(c+361,"do_enq", false,-1);
    tracep->declBit(c+362,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sm2L2Arb ");
    tracep->declBit(c+5,"io_memReqVecIn_0_ready", false,-1);
    tracep->declBit(c+397,"io_memReqVecIn_0_valid", false,-1);
    tracep->declBus(c+398,"io_memReqVecIn_0_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+399,"io_memReqVecIn_0_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+400,"io_memReqVecIn_0_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+401,"io_memReqVecIn_0_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+402,"io_memReqVecIn_0_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+403,"io_memReqVecIn_0_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+404,"io_memReqVecIn_0_bits_a_mask_0", false,-1);
    tracep->declBit(c+405,"io_memReqVecIn_0_bits_a_mask_1", false,-1);
    tracep->declBit(c+406,"io_memReqVecIn_0_bits_a_mask_2", false,-1);
    tracep->declBit(c+407,"io_memReqVecIn_0_bits_a_mask_3", false,-1);
    tracep->declBus(c+408,"io_memReqVecIn_0_bits_a_source", false,-1, 2,0);
    tracep->declBit(c+6,"io_memReqVecIn_1_ready", false,-1);
    tracep->declBit(c+411,"io_memReqVecIn_1_valid", false,-1);
    tracep->declBus(c+412,"io_memReqVecIn_1_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+413,"io_memReqVecIn_1_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+414,"io_memReqVecIn_1_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+415,"io_memReqVecIn_1_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+416,"io_memReqVecIn_1_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+417,"io_memReqVecIn_1_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+418,"io_memReqVecIn_1_bits_a_mask_0", false,-1);
    tracep->declBit(c+419,"io_memReqVecIn_1_bits_a_mask_1", false,-1);
    tracep->declBit(c+420,"io_memReqVecIn_1_bits_a_mask_2", false,-1);
    tracep->declBit(c+421,"io_memReqVecIn_1_bits_a_mask_3", false,-1);
    tracep->declBus(c+422,"io_memReqVecIn_1_bits_a_source", false,-1, 2,0);
    tracep->declBit(c+5,"io_memReqOut_ready", false,-1);
    tracep->declBit(c+423,"io_memReqOut_valid", false,-1);
    tracep->declBus(c+424,"io_memReqOut_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+425,"io_memReqOut_bits_source", false,-1, 3,0);
    tracep->declBus(c+426,"io_memReqOut_bits_address", false,-1, 31,0);
    tracep->declBus(c+427,"io_memReqOut_bits_mask", false,-1, 3,0);
    tracep->declArray(c+428,"io_memReqOut_bits_data", false,-1, 127,0);
    tracep->declBit(c+432,"io_memRspIn_ready", false,-1);
    tracep->declBit(c+433,"io_memRspIn_valid", false,-1);
    tracep->declBus(c+434,"io_memRspIn_bits_source", false,-1, 3,0);
    tracep->declArray(c+435,"io_memRspIn_bits_data", false,-1, 127,0);
    tracep->declBus(c+391,"io_memRspIn_bits_address", false,-1, 31,0);
    tracep->declBit(c+389,"io_memRspVecOut_0_ready", false,-1);
    tracep->declBit(c+390,"io_memRspVecOut_0_valid", false,-1);
    tracep->declBus(c+391,"io_memRspVecOut_0_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"io_memRspVecOut_0_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"io_memRspVecOut_0_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"io_memRspVecOut_0_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"io_memRspVecOut_0_bits_d_data_3", false,-1, 31,0);
    tracep->declBus(c+396,"io_memRspVecOut_0_bits_d_source", false,-1, 2,0);
    tracep->declBit(c+409,"io_memRspVecOut_1_ready", false,-1);
    tracep->declBit(c+410,"io_memRspVecOut_1_valid", false,-1);
    tracep->declBus(c+391,"io_memRspVecOut_1_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"io_memRspVecOut_1_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"io_memRspVecOut_1_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"io_memRspVecOut_1_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"io_memRspVecOut_1_bits_d_data_3", false,-1, 31,0);
    tracep->declBus(c+396,"io_memRspVecOut_1_bits_d_source", false,-1, 2,0);
    tracep->declBit(c+5,"memReqArb_io_in_0_ready", false,-1);
    tracep->declBit(c+397,"memReqArb_io_in_0_valid", false,-1);
    tracep->declBus(c+398,"memReqArb_io_in_0_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+1486,"memReqArb_io_in_0_bits_source", false,-1, 3,0);
    tracep->declBus(c+399,"memReqArb_io_in_0_bits_address", false,-1, 31,0);
    tracep->declBus(c+1487,"memReqArb_io_in_0_bits_mask", false,-1, 3,0);
    tracep->declArray(c+1488,"memReqArb_io_in_0_bits_data", false,-1, 127,0);
    tracep->declBit(c+6,"memReqArb_io_in_1_ready", false,-1);
    tracep->declBit(c+411,"memReqArb_io_in_1_valid", false,-1);
    tracep->declBus(c+412,"memReqArb_io_in_1_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+1492,"memReqArb_io_in_1_bits_source", false,-1, 3,0);
    tracep->declBus(c+413,"memReqArb_io_in_1_bits_address", false,-1, 31,0);
    tracep->declBus(c+1493,"memReqArb_io_in_1_bits_mask", false,-1, 3,0);
    tracep->declArray(c+1494,"memReqArb_io_in_1_bits_data", false,-1, 127,0);
    tracep->declBit(c+5,"memReqArb_io_out_ready", false,-1);
    tracep->declBit(c+423,"memReqArb_io_out_valid", false,-1);
    tracep->declBus(c+424,"memReqArb_io_out_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+425,"memReqArb_io_out_bits_source", false,-1, 3,0);
    tracep->declBus(c+426,"memReqArb_io_out_bits_address", false,-1, 31,0);
    tracep->declBus(c+427,"memReqArb_io_out_bits_mask", false,-1, 3,0);
    tracep->declArray(c+428,"memReqArb_io_out_bits_data", false,-1, 127,0);
    tracep->declBus(c+1498,"memReqArb_io_in_0_bits_mask_lo", false,-1, 1,0);
    tracep->declBus(c+1499,"memReqArb_io_in_0_bits_mask_hi", false,-1, 1,0);
    tracep->declQuad(c+1500,"memReqArb_io_in_0_bits_data_lo", false,-1, 63,0);
    tracep->declQuad(c+1502,"memReqArb_io_in_0_bits_data_hi", false,-1, 63,0);
    tracep->declBus(c+1504,"memReqArb_io_in_1_bits_mask_lo", false,-1, 1,0);
    tracep->declBus(c+1505,"memReqArb_io_in_1_bits_mask_hi", false,-1, 1,0);
    tracep->declQuad(c+1506,"memReqArb_io_in_1_bits_data_lo", false,-1, 63,0);
    tracep->declQuad(c+1508,"memReqArb_io_in_1_bits_data_hi", false,-1, 63,0);
    tracep->pushNamePrefix("memReqArb ");
    tracep->declBit(c+5,"io_in_0_ready", false,-1);
    tracep->declBit(c+397,"io_in_0_valid", false,-1);
    tracep->declBus(c+398,"io_in_0_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+1486,"io_in_0_bits_source", false,-1, 3,0);
    tracep->declBus(c+399,"io_in_0_bits_address", false,-1, 31,0);
    tracep->declBus(c+1487,"io_in_0_bits_mask", false,-1, 3,0);
    tracep->declArray(c+1488,"io_in_0_bits_data", false,-1, 127,0);
    tracep->declBit(c+6,"io_in_1_ready", false,-1);
    tracep->declBit(c+411,"io_in_1_valid", false,-1);
    tracep->declBus(c+412,"io_in_1_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+1492,"io_in_1_bits_source", false,-1, 3,0);
    tracep->declBus(c+413,"io_in_1_bits_address", false,-1, 31,0);
    tracep->declBus(c+1493,"io_in_1_bits_mask", false,-1, 3,0);
    tracep->declArray(c+1494,"io_in_1_bits_data", false,-1, 127,0);
    tracep->declBit(c+5,"io_out_ready", false,-1);
    tracep->declBit(c+423,"io_out_valid", false,-1);
    tracep->declBus(c+424,"io_out_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+425,"io_out_bits_source", false,-1, 3,0);
    tracep->declBus(c+426,"io_out_bits_address", false,-1, 31,0);
    tracep->declBus(c+427,"io_out_bits_mask", false,-1, 3,0);
    tracep->declArray(c+428,"io_out_bits_data", false,-1, 127,0);
    tracep->declBit(c+1510,"grant_1", false,-1);
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void VVentus___024root__trace_init_sub__TOP__GPGPU_top__DOT__SM_wrapper__0(VVentus___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VVentus__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VVentus___024root__trace_init_sub__TOP__GPGPU_top__DOT__SM_wrapper__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+373,"io_CTAreq_ready", false,-1);
    tracep->declBit(c+374,"io_CTAreq_valid", false,-1);
    tracep->declBus(c+375,"io_CTAreq_bits_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_CTAreq_bits_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_CTAreq_bits_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_CTAreq_bits_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_CTAreq_bits_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_CTAreq_bits_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"io_CTAreq_bits_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"io_CTAreq_bits_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+385,"io_CTArsp_valid", false,-1);
    tracep->declBus(c+386,"io_CTArsp_bits_cu2dispatch_wf_tag_done", false,-1, 4,0);
    tracep->declBit(c+389,"io_memRsp_ready", false,-1);
    tracep->declBit(c+390,"io_memRsp_valid", false,-1);
    tracep->declBus(c+391,"io_memRsp_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"io_memRsp_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"io_memRsp_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"io_memRsp_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"io_memRsp_bits_d_data_3", false,-1, 31,0);
    tracep->declBus(c+396,"io_memRsp_bits_d_source", false,-1, 2,0);
    tracep->declBit(c+5,"io_memReq_ready", false,-1);
    tracep->declBit(c+397,"io_memReq_valid", false,-1);
    tracep->declBus(c+398,"io_memReq_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+399,"io_memReq_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+400,"io_memReq_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+401,"io_memReq_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+402,"io_memReq_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+403,"io_memReq_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+404,"io_memReq_bits_a_mask_0", false,-1);
    tracep->declBit(c+405,"io_memReq_bits_a_mask_1", false,-1);
    tracep->declBit(c+406,"io_memReq_bits_a_mask_2", false,-1);
    tracep->declBit(c+407,"io_memReq_bits_a_mask_3", false,-1);
    tracep->declBus(c+408,"io_memReq_bits_a_source", false,-1, 2,0);
    tracep->declBit(c+52617,"cta2warp_clock", false,-1);
    tracep->declBit(c+52618,"cta2warp_reset", false,-1);
    tracep->declBit(c+373,"cta2warp_io_CTAreq_ready", false,-1);
    tracep->declBit(c+374,"cta2warp_io_CTAreq_valid", false,-1);
    tracep->declBus(c+375,"cta2warp_io_CTAreq_bits_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"cta2warp_io_CTAreq_bits_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"cta2warp_io_CTAreq_bits_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"cta2warp_io_CTAreq_bits_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"cta2warp_io_CTAreq_bits_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"cta2warp_io_CTAreq_bits_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"cta2warp_io_CTAreq_bits_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"cta2warp_io_CTAreq_bits_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+385,"cta2warp_io_CTArsp_valid", false,-1);
    tracep->declBus(c+386,"cta2warp_io_CTArsp_bits_cu2dispatch_wf_tag_done", false,-1, 4,0);
    tracep->declBit(c+1511,"cta2warp_io_warpReq_valid", false,-1);
    tracep->declBus(c+375,"cta2warp_io_warpReq_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"cta2warp_io_warpReq_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"cta2warp_io_warpReq_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"cta2warp_io_warpReq_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"cta2warp_io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"cta2warp_io_warpReq_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"cta2warp_io_warpReq_bits_CTAdata_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"cta2warp_io_warpReq_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+1512,"cta2warp_io_warpReq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+52667,"cta2warp_io_warpRsp_ready", false,-1);
    tracep->declBit(c+385,"cta2warp_io_warpRsp_valid", false,-1);
    tracep->declBus(c+1513,"cta2warp_io_warpRsp_bits_wid", false,-1, 1,0);
    tracep->declBus(c+1514,"cta2warp_io_wg_id_lookup", false,-1, 1,0);
    tracep->declBus(c+1515,"cta2warp_io_wg_id_tag", false,-1, 4,0);
    tracep->declBit(c+52617,"pipe_clock", false,-1);
    tracep->declBit(c+52618,"pipe_reset", false,-1);
    tracep->declBit(c+1516,"pipe_io_icache_req_valid", false,-1);
    tracep->declBus(c+1517,"pipe_io_icache_req_bits_addr", false,-1, 31,0);
    tracep->declBus(c+1518,"pipe_io_icache_req_bits_warpid", false,-1, 1,0);
    tracep->declBit(c+1519,"pipe_io_icache_rsp_valid", false,-1);
    tracep->declBus(c+1520,"pipe_io_icache_rsp_bits_addr", false,-1, 31,0);
    tracep->declBus(c+1521,"pipe_io_icache_rsp_bits_data", false,-1, 31,0);
    tracep->declBus(c+1522,"pipe_io_icache_rsp_bits_warpid", false,-1, 1,0);
    tracep->declBus(c+1523,"pipe_io_icache_rsp_bits_status", false,-1, 1,0);
    tracep->declBit(c+1524,"pipe_io_externalFlushPipe_valid", false,-1);
    tracep->declBus(c+1525,"pipe_io_externalFlushPipe_bits", false,-1, 1,0);
    tracep->declBit(c+1526,"pipe_io_dcache_req_ready", false,-1);
    tracep->declBit(c+1527,"pipe_io_dcache_req_valid", false,-1);
    tracep->declBus(c+1528,"pipe_io_dcache_req_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+1529,"pipe_io_dcache_req_bits_isWrite", false,-1);
    tracep->declBus(c+1530,"pipe_io_dcache_req_bits_tag", false,-1, 22,0);
    tracep->declBus(c+1531,"pipe_io_dcache_req_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+1532,"pipe_io_dcache_req_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+1533,"pipe_io_dcache_req_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1534,"pipe_io_dcache_req_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+1535,"pipe_io_dcache_req_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1536,"pipe_io_dcache_req_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+1537,"pipe_io_dcache_req_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1538,"pipe_io_dcache_req_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1539,"pipe_io_dcache_req_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1540,"pipe_io_dcache_req_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1541,"pipe_io_dcache_req_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1542,"pipe_io_dcache_req_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1543,"pipe_io_dcache_req_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1544,"pipe_io_dcache_rsp_ready", false,-1);
    tracep->declBit(c+1545,"pipe_io_dcache_rsp_valid", false,-1);
    tracep->declBus(c+1546,"pipe_io_dcache_rsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1547,"pipe_io_dcache_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1548,"pipe_io_dcache_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1549,"pipe_io_dcache_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1550,"pipe_io_dcache_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1551,"pipe_io_dcache_rsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+1552,"pipe_io_dcache_rsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+1553,"pipe_io_dcache_rsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+1554,"pipe_io_dcache_rsp_bits_activeMask_3", false,-1);
    tracep->declBit(c+1555,"pipe_io_shared_req_ready", false,-1);
    tracep->declBit(c+1556,"pipe_io_shared_req_valid", false,-1);
    tracep->declBus(c+1528,"pipe_io_shared_req_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+1529,"pipe_io_shared_req_bits_isWrite", false,-1);
    tracep->declBus(c+1531,"pipe_io_shared_req_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+1532,"pipe_io_shared_req_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+1533,"pipe_io_shared_req_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1534,"pipe_io_shared_req_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+1535,"pipe_io_shared_req_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1536,"pipe_io_shared_req_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+1537,"pipe_io_shared_req_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1538,"pipe_io_shared_req_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1539,"pipe_io_shared_req_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1540,"pipe_io_shared_req_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1541,"pipe_io_shared_req_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1542,"pipe_io_shared_req_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1543,"pipe_io_shared_req_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1557,"pipe_io_shared_rsp_ready", false,-1);
    tracep->declBit(c+1558,"pipe_io_shared_rsp_valid", false,-1);
    tracep->declBus(c+1559,"pipe_io_shared_rsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1560,"pipe_io_shared_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1561,"pipe_io_shared_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1562,"pipe_io_shared_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1563,"pipe_io_shared_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1564,"pipe_io_shared_rsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+1565,"pipe_io_shared_rsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+1566,"pipe_io_shared_rsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+1567,"pipe_io_shared_rsp_bits_activeMask_3", false,-1);
    tracep->declBit(c+1568,"pipe_io_pc_reset", false,-1);
    tracep->declBit(c+1511,"pipe_io_warpReq_valid", false,-1);
    tracep->declBus(c+375,"pipe_io_warpReq_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"pipe_io_warpReq_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"pipe_io_warpReq_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"pipe_io_warpReq_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"pipe_io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"pipe_io_warpReq_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"pipe_io_warpReq_bits_CTAdata_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"pipe_io_warpReq_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+1512,"pipe_io_warpReq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+385,"pipe_io_warpRsp_valid", false,-1);
    tracep->declBus(c+1513,"pipe_io_warpRsp_bits_wid", false,-1, 1,0);
    tracep->declBus(c+1514,"pipe_io_wg_id_lookup", false,-1, 1,0);
    tracep->declBus(c+1515,"pipe_io_wg_id_tag", false,-1, 4,0);
    tracep->declBit(c+5,"l1Cache2L2Arb_io_memReqVecIn_0_ready", false,-1);
    tracep->declBit(c+1569,"l1Cache2L2Arb_io_memReqVecIn_0_valid", false,-1);
    tracep->declBus(c+1570,"l1Cache2L2Arb_io_memReqVecIn_0_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+1571,"l1Cache2L2Arb_io_memReqVecIn_0_bits_a_addr", false,-1, 31,0);
    tracep->declBit(c+363,"l1Cache2L2Arb_io_memReqVecIn_1_ready", false,-1);
    tracep->declBit(c+1572,"l1Cache2L2Arb_io_memReqVecIn_1_valid", false,-1);
    tracep->declBus(c+1573,"l1Cache2L2Arb_io_memReqVecIn_1_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+1574,"l1Cache2L2Arb_io_memReqVecIn_1_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+1575,"l1Cache2L2Arb_io_memReqVecIn_1_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+1576,"l1Cache2L2Arb_io_memReqVecIn_1_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+1577,"l1Cache2L2Arb_io_memReqVecIn_1_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+1578,"l1Cache2L2Arb_io_memReqVecIn_1_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+1579,"l1Cache2L2Arb_io_memReqVecIn_1_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+1580,"l1Cache2L2Arb_io_memReqVecIn_1_bits_a_mask_0", false,-1);
    tracep->declBit(c+1581,"l1Cache2L2Arb_io_memReqVecIn_1_bits_a_mask_1", false,-1);
    tracep->declBit(c+1582,"l1Cache2L2Arb_io_memReqVecIn_1_bits_a_mask_2", false,-1);
    tracep->declBit(c+1583,"l1Cache2L2Arb_io_memReqVecIn_1_bits_a_mask_3", false,-1);
    tracep->declBit(c+5,"l1Cache2L2Arb_io_memReqOut_ready", false,-1);
    tracep->declBit(c+397,"l1Cache2L2Arb_io_memReqOut_valid", false,-1);
    tracep->declBus(c+398,"l1Cache2L2Arb_io_memReqOut_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+399,"l1Cache2L2Arb_io_memReqOut_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+400,"l1Cache2L2Arb_io_memReqOut_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+401,"l1Cache2L2Arb_io_memReqOut_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+402,"l1Cache2L2Arb_io_memReqOut_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+403,"l1Cache2L2Arb_io_memReqOut_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+404,"l1Cache2L2Arb_io_memReqOut_bits_a_mask_0", false,-1);
    tracep->declBit(c+405,"l1Cache2L2Arb_io_memReqOut_bits_a_mask_1", false,-1);
    tracep->declBit(c+406,"l1Cache2L2Arb_io_memReqOut_bits_a_mask_2", false,-1);
    tracep->declBit(c+407,"l1Cache2L2Arb_io_memReqOut_bits_a_mask_3", false,-1);
    tracep->declBus(c+408,"l1Cache2L2Arb_io_memReqOut_bits_a_source", false,-1, 2,0);
    tracep->declBit(c+389,"l1Cache2L2Arb_io_memRspIn_ready", false,-1);
    tracep->declBit(c+390,"l1Cache2L2Arb_io_memRspIn_valid", false,-1);
    tracep->declBus(c+391,"l1Cache2L2Arb_io_memRspIn_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"l1Cache2L2Arb_io_memRspIn_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"l1Cache2L2Arb_io_memRspIn_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"l1Cache2L2Arb_io_memRspIn_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"l1Cache2L2Arb_io_memRspIn_bits_d_data_3", false,-1, 31,0);
    tracep->declBus(c+396,"l1Cache2L2Arb_io_memRspIn_bits_d_source", false,-1, 2,0);
    tracep->declBit(c+1584,"l1Cache2L2Arb_io_memRspVecOut_0_ready", false,-1);
    tracep->declBit(c+1585,"l1Cache2L2Arb_io_memRspVecOut_0_valid", false,-1);
    tracep->declBus(c+391,"l1Cache2L2Arb_io_memRspVecOut_0_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"l1Cache2L2Arb_io_memRspVecOut_0_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"l1Cache2L2Arb_io_memRspVecOut_0_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"l1Cache2L2Arb_io_memRspVecOut_0_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"l1Cache2L2Arb_io_memRspVecOut_0_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+1586,"l1Cache2L2Arb_io_memRspVecOut_1_ready", false,-1);
    tracep->declBit(c+1587,"l1Cache2L2Arb_io_memRspVecOut_1_valid", false,-1);
    tracep->declBus(c+391,"l1Cache2L2Arb_io_memRspVecOut_1_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"l1Cache2L2Arb_io_memRspVecOut_1_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"l1Cache2L2Arb_io_memRspVecOut_1_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"l1Cache2L2Arb_io_memRspVecOut_1_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"l1Cache2L2Arb_io_memRspVecOut_1_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+52617,"icache_clock", false,-1);
    tracep->declBit(c+52618,"icache_reset", false,-1);
    tracep->declBit(c+52667,"icache_io_coreReq_ready", false,-1);
    tracep->declBit(c+1516,"icache_io_coreReq_valid", false,-1);
    tracep->declBus(c+1517,"icache_io_coreReq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+1518,"icache_io_coreReq_bits_warpid", false,-1, 1,0);
    tracep->declBit(c+1524,"icache_io_externalFlushPipe_valid", false,-1);
    tracep->declBus(c+1525,"icache_io_externalFlushPipe_bits_warpid", false,-1, 1,0);
    tracep->declBit(c+1519,"icache_io_coreRsp_valid", false,-1);
    tracep->declBus(c+1520,"icache_io_coreRsp_bits_addr", false,-1, 31,0);
    tracep->declBus(c+1521,"icache_io_coreRsp_bits_data", false,-1, 31,0);
    tracep->declBus(c+1522,"icache_io_coreRsp_bits_warpid", false,-1, 1,0);
    tracep->declBus(c+1523,"icache_io_coreRsp_bits_status", false,-1, 1,0);
    tracep->declBit(c+1584,"icache_io_memRsp_ready", false,-1);
    tracep->declBit(c+1585,"icache_io_memRsp_valid", false,-1);
    tracep->declBus(c+391,"icache_io_memRsp_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"icache_io_memRsp_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"icache_io_memRsp_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"icache_io_memRsp_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"icache_io_memRsp_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+5,"icache_io_memReq_ready", false,-1);
    tracep->declBit(c+1569,"icache_io_memReq_valid", false,-1);
    tracep->declBus(c+1570,"icache_io_memReq_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+1571,"icache_io_memReq_bits_a_addr", false,-1, 31,0);
    tracep->declBit(c+52617,"dcache_clock", false,-1);
    tracep->declBit(c+52618,"dcache_reset", false,-1);
    tracep->declBit(c+1526,"dcache_io_coreReq_ready", false,-1);
    tracep->declBit(c+1527,"dcache_io_coreReq_valid", false,-1);
    tracep->declBus(c+1528,"dcache_io_coreReq_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+1529,"dcache_io_coreReq_bits_isWrite", false,-1);
    tracep->declBus(c+1530,"dcache_io_coreReq_bits_tag", false,-1, 22,0);
    tracep->declBus(c+1531,"dcache_io_coreReq_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+1532,"dcache_io_coreReq_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+1533,"dcache_io_coreReq_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1534,"dcache_io_coreReq_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+1535,"dcache_io_coreReq_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1536,"dcache_io_coreReq_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+1537,"dcache_io_coreReq_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1538,"dcache_io_coreReq_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1539,"dcache_io_coreReq_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1540,"dcache_io_coreReq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1541,"dcache_io_coreReq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1542,"dcache_io_coreReq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1543,"dcache_io_coreReq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1544,"dcache_io_coreRsp_ready", false,-1);
    tracep->declBit(c+1545,"dcache_io_coreRsp_valid", false,-1);
    tracep->declBus(c+1546,"dcache_io_coreRsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1547,"dcache_io_coreRsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1548,"dcache_io_coreRsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1549,"dcache_io_coreRsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1550,"dcache_io_coreRsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1551,"dcache_io_coreRsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+1552,"dcache_io_coreRsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+1553,"dcache_io_coreRsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+1554,"dcache_io_coreRsp_bits_activeMask_3", false,-1);
    tracep->declBit(c+1586,"dcache_io_memRsp_ready", false,-1);
    tracep->declBit(c+1587,"dcache_io_memRsp_valid", false,-1);
    tracep->declBus(c+391,"dcache_io_memRsp_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"dcache_io_memRsp_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"dcache_io_memRsp_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"dcache_io_memRsp_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"dcache_io_memRsp_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+363,"dcache_io_memReq_ready", false,-1);
    tracep->declBit(c+1572,"dcache_io_memReq_valid", false,-1);
    tracep->declBus(c+1573,"dcache_io_memReq_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+1574,"dcache_io_memReq_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+1575,"dcache_io_memReq_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+1576,"dcache_io_memReq_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+1577,"dcache_io_memReq_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+1578,"dcache_io_memReq_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+1579,"dcache_io_memReq_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+1580,"dcache_io_memReq_bits_a_mask_0", false,-1);
    tracep->declBit(c+1581,"dcache_io_memReq_bits_a_mask_1", false,-1);
    tracep->declBit(c+1582,"dcache_io_memReq_bits_a_mask_2", false,-1);
    tracep->declBit(c+1583,"dcache_io_memReq_bits_a_mask_3", false,-1);
    tracep->declBit(c+52617,"sharedmem_clock", false,-1);
    tracep->declBit(c+52618,"sharedmem_reset", false,-1);
    tracep->declBit(c+1555,"sharedmem_io_coreReq_ready", false,-1);
    tracep->declBit(c+1556,"sharedmem_io_coreReq_valid", false,-1);
    tracep->declBus(c+1528,"sharedmem_io_coreReq_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+1529,"sharedmem_io_coreReq_bits_isWrite", false,-1);
    tracep->declBus(c+1588,"sharedmem_io_coreReq_bits_setIdx", false,-1, 6,0);
    tracep->declBit(c+1532,"sharedmem_io_coreReq_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+1533,"sharedmem_io_coreReq_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1534,"sharedmem_io_coreReq_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+1535,"sharedmem_io_coreReq_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1536,"sharedmem_io_coreReq_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+1537,"sharedmem_io_coreReq_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1538,"sharedmem_io_coreReq_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1539,"sharedmem_io_coreReq_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1540,"sharedmem_io_coreReq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1541,"sharedmem_io_coreReq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1542,"sharedmem_io_coreReq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1543,"sharedmem_io_coreReq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1557,"sharedmem_io_coreRsp_ready", false,-1);
    tracep->declBit(c+1558,"sharedmem_io_coreRsp_valid", false,-1);
    tracep->declBus(c+1559,"sharedmem_io_coreRsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1560,"sharedmem_io_coreRsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1561,"sharedmem_io_coreRsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1562,"sharedmem_io_coreRsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1563,"sharedmem_io_coreRsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1564,"sharedmem_io_coreRsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+1565,"sharedmem_io_coreRsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+1566,"sharedmem_io_coreRsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+1567,"sharedmem_io_coreRsp_bits_activeMask_3", false,-1);
    tracep->declBus(c+1589,"value", false,-1, 3,0);
    tracep->declBit(c+1590,"wrap", false,-1);
    tracep->pushNamePrefix("cta2warp ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+373,"io_CTAreq_ready", false,-1);
    tracep->declBit(c+374,"io_CTAreq_valid", false,-1);
    tracep->declBus(c+375,"io_CTAreq_bits_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_CTAreq_bits_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_CTAreq_bits_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_CTAreq_bits_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_CTAreq_bits_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_CTAreq_bits_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"io_CTAreq_bits_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"io_CTAreq_bits_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+385,"io_CTArsp_valid", false,-1);
    tracep->declBus(c+386,"io_CTArsp_bits_cu2dispatch_wf_tag_done", false,-1, 4,0);
    tracep->declBit(c+1511,"io_warpReq_valid", false,-1);
    tracep->declBus(c+375,"io_warpReq_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_warpReq_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_warpReq_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_warpReq_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_warpReq_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"io_warpReq_bits_CTAdata_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"io_warpReq_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+1512,"io_warpReq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+52667,"io_warpRsp_ready", false,-1);
    tracep->declBit(c+385,"io_warpRsp_valid", false,-1);
    tracep->declBus(c+1513,"io_warpRsp_bits_wid", false,-1, 1,0);
    tracep->declBus(c+1514,"io_wg_id_lookup", false,-1, 1,0);
    tracep->declBus(c+1515,"io_wg_id_tag", false,-1, 4,0);
    tracep->declBus(c+1591,"idx_using", false,-1, 3,0);
    tracep->declBus(c+1592,"data_0", false,-1, 4,0);
    tracep->declBus(c+1593,"data_1", false,-1, 4,0);
    tracep->declBus(c+1594,"data_2", false,-1, 4,0);
    tracep->declBus(c+1595,"data_3", false,-1, 4,0);
    tracep->declBus(c+1512,"idx_next_allocate", false,-1, 1,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("dcache ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+1526,"io_coreReq_ready", false,-1);
    tracep->declBit(c+1527,"io_coreReq_valid", false,-1);
    tracep->declBus(c+1528,"io_coreReq_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+1529,"io_coreReq_bits_isWrite", false,-1);
    tracep->declBus(c+1530,"io_coreReq_bits_tag", false,-1, 22,0);
    tracep->declBus(c+1531,"io_coreReq_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+1532,"io_coreReq_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+1533,"io_coreReq_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1534,"io_coreReq_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+1535,"io_coreReq_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1536,"io_coreReq_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+1537,"io_coreReq_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1538,"io_coreReq_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1539,"io_coreReq_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1540,"io_coreReq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1541,"io_coreReq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1542,"io_coreReq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1543,"io_coreReq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1544,"io_coreRsp_ready", false,-1);
    tracep->declBit(c+1545,"io_coreRsp_valid", false,-1);
    tracep->declBus(c+1546,"io_coreRsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1547,"io_coreRsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1548,"io_coreRsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1549,"io_coreRsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1550,"io_coreRsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1551,"io_coreRsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+1552,"io_coreRsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+1553,"io_coreRsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+1554,"io_coreRsp_bits_activeMask_3", false,-1);
    tracep->declBit(c+1586,"io_memRsp_ready", false,-1);
    tracep->declBit(c+1587,"io_memRsp_valid", false,-1);
    tracep->declBus(c+391,"io_memRsp_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"io_memRsp_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"io_memRsp_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"io_memRsp_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"io_memRsp_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+363,"io_memReq_ready", false,-1);
    tracep->declBit(c+1572,"io_memReq_valid", false,-1);
    tracep->declBus(c+1573,"io_memReq_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+1574,"io_memReq_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+1575,"io_memReq_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+1576,"io_memReq_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+1577,"io_memReq_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+1578,"io_memReq_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+1579,"io_memReq_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+1580,"io_memReq_bits_a_mask_0", false,-1);
    tracep->declBit(c+1581,"io_memReq_bits_a_mask_1", false,-1);
    tracep->declBit(c+1582,"io_memReq_bits_a_mask_2", false,-1);
    tracep->declBit(c+1583,"io_memReq_bits_a_mask_3", false,-1);
    tracep->declBit(c+52617,"BankConfArb_clock", false,-1);
    tracep->declBit(c+52618,"BankConfArb_reset", false,-1);
    tracep->declBit(c+1596,"BankConfArb_io_coreReqArb_isWrite", false,-1);
    tracep->declBit(c+1597,"BankConfArb_io_coreReqArb_enable", false,-1);
    tracep->declBit(c+1598,"BankConfArb_io_coreReqArb_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+1599,"BankConfArb_io_coreReqArb_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1600,"BankConfArb_io_coreReqArb_perLaneAddr_0_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1601,"BankConfArb_io_coreReqArb_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+1602,"BankConfArb_io_coreReqArb_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1603,"BankConfArb_io_coreReqArb_perLaneAddr_1_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1604,"BankConfArb_io_coreReqArb_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+1605,"BankConfArb_io_coreReqArb_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1606,"BankConfArb_io_coreReqArb_perLaneAddr_2_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1607,"BankConfArb_io_coreReqArb_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1608,"BankConfArb_io_coreReqArb_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1609,"BankConfArb_io_coreReqArb_perLaneAddr_3_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+1610,"BankConfArb_io_dataCrsbarSel1H_0", false,-1, 3,0);
    tracep->declBus(c+1611,"BankConfArb_io_dataCrsbarSel1H_1", false,-1, 3,0);
    tracep->declBus(c+1612,"BankConfArb_io_dataCrsbarSel1H_2", false,-1, 3,0);
    tracep->declBus(c+1613,"BankConfArb_io_dataCrsbarSel1H_3", false,-1, 3,0);
    tracep->declBus(c+1614,"BankConfArb_io_addrCrsbarOut_0_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+1615,"BankConfArb_io_addrCrsbarOut_1_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+1616,"BankConfArb_io_addrCrsbarOut_2_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+1617,"BankConfArb_io_addrCrsbarOut_3_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1618,"BankConfArb_io_dataArrayEn_0", false,-1);
    tracep->declBit(c+1619,"BankConfArb_io_dataArrayEn_1", false,-1);
    tracep->declBit(c+1620,"BankConfArb_io_dataArrayEn_2", false,-1);
    tracep->declBit(c+1621,"BankConfArb_io_dataArrayEn_3", false,-1);
    tracep->declBit(c+1622,"BankConfArb_io_activeLane_0", false,-1);
    tracep->declBit(c+1623,"BankConfArb_io_activeLane_1", false,-1);
    tracep->declBit(c+1624,"BankConfArb_io_activeLane_2", false,-1);
    tracep->declBit(c+1625,"BankConfArb_io_activeLane_3", false,-1);
    tracep->declBit(c+1626,"BankConfArb_io_bankConflict", false,-1);
    tracep->declBit(c+52617,"MshrAccess_clock", false,-1);
    tracep->declBit(c+52618,"MshrAccess_reset", false,-1);
    tracep->declBit(c+1627,"MshrAccess_io_missReq_ready", false,-1);
    tracep->declBit(c+1628,"MshrAccess_io_missReq_valid", false,-1);
    tracep->declBus(c+1629,"MshrAccess_io_missReq_bits_blockAddr", false,-1, 27,0);
    tracep->declBus(c+1630,"MshrAccess_io_missReq_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1631,"MshrAccess_io_missReq_bits_targetInfo", false,-1, 28,0);
    tracep->declBit(c+1632,"MshrAccess_io_missRspIn_ready", false,-1);
    tracep->declBit(c+1633,"MshrAccess_io_missRspIn_valid", false,-1);
    tracep->declBus(c+1634,"MshrAccess_io_missRspIn_bits_blockAddr", false,-1, 27,0);
    tracep->declBit(c+1635,"MshrAccess_io_missRspOut_ready", false,-1);
    tracep->declBit(c+1636,"MshrAccess_io_missRspOut_valid", false,-1);
    tracep->declBus(c+1637,"MshrAccess_io_missRspOut_bits_targetInfo", false,-1, 28,0);
    tracep->declBus(c+1638,"MshrAccess_io_missRspOut_bits_blockAddr", false,-1, 27,0);
    tracep->declBus(c+1639,"MshrAccess_io_missRspOut_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+363,"MshrAccess_io_miss2mem_ready", false,-1);
    tracep->declBit(c+1640,"MshrAccess_io_miss2mem_valid", false,-1);
    tracep->declBus(c+1641,"MshrAccess_io_miss2mem_bits_blockAddr", false,-1, 27,0);
    tracep->declBus(c+1639,"MshrAccess_io_miss2mem_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+52617,"TagAccess_clock", false,-1);
    tracep->declBit(c+52618,"TagAccess_reset", false,-1);
    tracep->declBit(c+1642,"TagAccess_io_r_req_valid", false,-1);
    tracep->declBus(c+1531,"TagAccess_io_r_req_bits_setIdx", false,-1, 4,0);
    tracep->declBus(c+1643,"TagAccess_io_tagFromCore_st1", false,-1, 22,0);
    tracep->declBit(c+1526,"TagAccess_io_coreReqReady", false,-1);
    tracep->declBit(c+1644,"TagAccess_io_w_req_valid", false,-1);
    tracep->declBus(c+1645,"TagAccess_io_w_req_bits_setIdx", false,-1, 4,0);
    tracep->declBus(c+1646,"TagAccess_io_w_req_bits_data_0", false,-1, 22,0);
    tracep->declBus(c+1646,"TagAccess_io_w_req_bits_data_1", false,-1, 22,0);
    tracep->declBus(c+1647,"TagAccess_io_waymaskReplacement", false,-1, 1,0);
    tracep->declBus(c+1648,"TagAccess_io_waymaskHit_st1", false,-1, 1,0);
    tracep->declBit(c+1649,"TagAccess_io_hit_st1", false,-1);
    tracep->declBus(c+1650,"DataCorssBar_io_DataIn_0", false,-1, 31,0);
    tracep->declBus(c+1651,"DataCorssBar_io_DataIn_1", false,-1, 31,0);
    tracep->declBus(c+1652,"DataCorssBar_io_DataIn_2", false,-1, 31,0);
    tracep->declBus(c+1653,"DataCorssBar_io_DataIn_3", false,-1, 31,0);
    tracep->declBus(c+1654,"DataCorssBar_io_DataOut_0", false,-1, 31,0);
    tracep->declBus(c+1655,"DataCorssBar_io_DataOut_1", false,-1, 31,0);
    tracep->declBus(c+1656,"DataCorssBar_io_DataOut_2", false,-1, 31,0);
    tracep->declBus(c+1657,"DataCorssBar_io_DataOut_3", false,-1, 31,0);
    tracep->declBus(c+1658,"DataCorssBar_io_Select1H_0", false,-1, 3,0);
    tracep->declBus(c+1659,"DataCorssBar_io_Select1H_1", false,-1, 3,0);
    tracep->declBus(c+1660,"DataCorssBar_io_Select1H_2", false,-1, 3,0);
    tracep->declBus(c+1661,"DataCorssBar_io_Select1H_3", false,-1, 3,0);
    tracep->declBit(c+52617,"WriteDataBuf_clock", false,-1);
    tracep->declBit(c+52618,"WriteDataBuf_reset", false,-1);
    tracep->declBit(c+1662,"WriteDataBuf_io_inputBus_ready", false,-1);
    tracep->declBit(c+1663,"WriteDataBuf_io_inputBus_valid", false,-1);
    tracep->declBus(c+1664,"WriteDataBuf_io_inputBus_bits_mask_0", false,-1, 3,0);
    tracep->declBus(c+1665,"WriteDataBuf_io_inputBus_bits_mask_1", false,-1, 3,0);
    tracep->declBus(c+1666,"WriteDataBuf_io_inputBus_bits_mask_2", false,-1, 3,0);
    tracep->declBus(c+1667,"WriteDataBuf_io_inputBus_bits_mask_3", false,-1, 3,0);
    tracep->declBus(c+1668,"WriteDataBuf_io_inputBus_bits_addr", false,-1, 31,0);
    tracep->declBus(c+1669,"WriteDataBuf_io_inputBus_bits_data_0_0", false,-1, 7,0);
    tracep->declBus(c+1670,"WriteDataBuf_io_inputBus_bits_data_0_1", false,-1, 7,0);
    tracep->declBus(c+1671,"WriteDataBuf_io_inputBus_bits_data_0_2", false,-1, 7,0);
    tracep->declBus(c+1672,"WriteDataBuf_io_inputBus_bits_data_0_3", false,-1, 7,0);
    tracep->declBus(c+1673,"WriteDataBuf_io_inputBus_bits_data_1_0", false,-1, 7,0);
    tracep->declBus(c+1674,"WriteDataBuf_io_inputBus_bits_data_1_1", false,-1, 7,0);
    tracep->declBus(c+1675,"WriteDataBuf_io_inputBus_bits_data_1_2", false,-1, 7,0);
    tracep->declBus(c+1676,"WriteDataBuf_io_inputBus_bits_data_1_3", false,-1, 7,0);
    tracep->declBus(c+1677,"WriteDataBuf_io_inputBus_bits_data_2_0", false,-1, 7,0);
    tracep->declBus(c+1678,"WriteDataBuf_io_inputBus_bits_data_2_1", false,-1, 7,0);
    tracep->declBus(c+1679,"WriteDataBuf_io_inputBus_bits_data_2_2", false,-1, 7,0);
    tracep->declBus(c+1680,"WriteDataBuf_io_inputBus_bits_data_2_3", false,-1, 7,0);
    tracep->declBus(c+1681,"WriteDataBuf_io_inputBus_bits_data_3_0", false,-1, 7,0);
    tracep->declBus(c+1682,"WriteDataBuf_io_inputBus_bits_data_3_1", false,-1, 7,0);
    tracep->declBus(c+1683,"WriteDataBuf_io_inputBus_bits_data_3_2", false,-1, 7,0);
    tracep->declBus(c+1684,"WriteDataBuf_io_inputBus_bits_data_3_3", false,-1, 7,0);
    tracep->declBus(c+1685,"WriteDataBuf_io_inputBus_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+1686,"WriteDataBuf_io_inputBus_bits_bankConflict", false,-1);
    tracep->declBit(c+1687,"WriteDataBuf_io_inputBus_bits_subWordMissReq", false,-1);
    tracep->declBit(c+1688,"WriteDataBuf_io_inputBus_bits_subWordMissRsp", false,-1);
    tracep->declBit(c+364,"WriteDataBuf_io_outputBus_ready", false,-1);
    tracep->declBit(c+1689,"WriteDataBuf_io_outputBus_valid", false,-1);
    tracep->declBit(c+1690,"WriteDataBuf_io_outputBus_bits_mask_0", false,-1);
    tracep->declBit(c+1691,"WriteDataBuf_io_outputBus_bits_mask_1", false,-1);
    tracep->declBit(c+1692,"WriteDataBuf_io_outputBus_bits_mask_2", false,-1);
    tracep->declBit(c+1693,"WriteDataBuf_io_outputBus_bits_mask_3", false,-1);
    tracep->declBus(c+1694,"WriteDataBuf_io_outputBus_bits_addr", false,-1, 31,0);
    tracep->declBus(c+1695,"WriteDataBuf_io_outputBus_bits_data_0_0", false,-1, 7,0);
    tracep->declBus(c+1696,"WriteDataBuf_io_outputBus_bits_data_0_1", false,-1, 7,0);
    tracep->declBus(c+1697,"WriteDataBuf_io_outputBus_bits_data_0_2", false,-1, 7,0);
    tracep->declBus(c+1698,"WriteDataBuf_io_outputBus_bits_data_0_3", false,-1, 7,0);
    tracep->declBus(c+1699,"WriteDataBuf_io_outputBus_bits_data_1_0", false,-1, 7,0);
    tracep->declBus(c+1700,"WriteDataBuf_io_outputBus_bits_data_1_1", false,-1, 7,0);
    tracep->declBus(c+1701,"WriteDataBuf_io_outputBus_bits_data_1_2", false,-1, 7,0);
    tracep->declBus(c+1702,"WriteDataBuf_io_outputBus_bits_data_1_3", false,-1, 7,0);
    tracep->declBus(c+1703,"WriteDataBuf_io_outputBus_bits_data_2_0", false,-1, 7,0);
    tracep->declBus(c+1704,"WriteDataBuf_io_outputBus_bits_data_2_1", false,-1, 7,0);
    tracep->declBus(c+1705,"WriteDataBuf_io_outputBus_bits_data_2_2", false,-1, 7,0);
    tracep->declBus(c+1706,"WriteDataBuf_io_outputBus_bits_data_2_3", false,-1, 7,0);
    tracep->declBus(c+1707,"WriteDataBuf_io_outputBus_bits_data_3_0", false,-1, 7,0);
    tracep->declBus(c+1708,"WriteDataBuf_io_outputBus_bits_data_3_1", false,-1, 7,0);
    tracep->declBus(c+1709,"WriteDataBuf_io_outputBus_bits_data_3_2", false,-1, 7,0);
    tracep->declBus(c+1710,"WriteDataBuf_io_outputBus_bits_data_3_3", false,-1, 7,0);
    tracep->declBus(c+1711,"WriteDataBuf_io_outputBus_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+1712,"WriteDataBuf_io_wdbAlmostFull", false,-1);
    tracep->declBit(c+52617,"coreRsp_Q_clock", false,-1);
    tracep->declBit(c+52618,"coreRsp_Q_reset", false,-1);
    tracep->declBit(c+1713,"coreRsp_Q_io_enq_ready", false,-1);
    tracep->declBit(c+1714,"coreRsp_Q_io_enq_valid", false,-1);
    tracep->declBus(c+1715,"coreRsp_Q_io_enq_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1654,"coreRsp_Q_io_enq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1655,"coreRsp_Q_io_enq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1656,"coreRsp_Q_io_enq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1657,"coreRsp_Q_io_enq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1716,"coreRsp_Q_io_enq_bits_activeMask_0", false,-1);
    tracep->declBit(c+1717,"coreRsp_Q_io_enq_bits_activeMask_1", false,-1);
    tracep->declBit(c+1718,"coreRsp_Q_io_enq_bits_activeMask_2", false,-1);
    tracep->declBit(c+1719,"coreRsp_Q_io_enq_bits_activeMask_3", false,-1);
    tracep->declBit(c+1544,"coreRsp_Q_io_deq_ready", false,-1);
    tracep->declBit(c+1545,"coreRsp_Q_io_deq_valid", false,-1);
    tracep->declBus(c+1546,"coreRsp_Q_io_deq_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1547,"coreRsp_Q_io_deq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1548,"coreRsp_Q_io_deq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1549,"coreRsp_Q_io_deq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1550,"coreRsp_Q_io_deq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1551,"coreRsp_Q_io_deq_bits_activeMask_0", false,-1);
    tracep->declBit(c+1552,"coreRsp_Q_io_deq_bits_activeMask_1", false,-1);
    tracep->declBit(c+1553,"coreRsp_Q_io_deq_bits_activeMask_2", false,-1);
    tracep->declBit(c+1554,"coreRsp_Q_io_deq_bits_activeMask_3", false,-1);
    tracep->declBus(c+1720,"coreRsp_Q_io_count", false,-1, 2,0);
    tracep->declBit(c+52617,"memRsp_Q_clock", false,-1);
    tracep->declBit(c+52618,"memRsp_Q_reset", false,-1);
    tracep->declBit(c+1586,"memRsp_Q_io_enq_ready", false,-1);
    tracep->declBit(c+1587,"memRsp_Q_io_enq_valid", false,-1);
    tracep->declBus(c+391,"memRsp_Q_io_enq_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"memRsp_Q_io_enq_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"memRsp_Q_io_enq_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"memRsp_Q_io_enq_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"memRsp_Q_io_enq_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+1721,"memRsp_Q_io_deq_ready", false,-1);
    tracep->declBit(c+1722,"memRsp_Q_io_deq_valid", false,-1);
    tracep->declBus(c+1723,"memRsp_Q_io_deq_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+1724,"memRsp_Q_io_deq_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+1725,"memRsp_Q_io_deq_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+1726,"memRsp_Q_io_deq_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+1727,"memRsp_Q_io_deq_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+52617,"DataAccessesRRsp_DataAccess_clock", false,-1);
    tracep->declBit(c+52618,"DataAccessesRRsp_DataAccess_reset", false,-1);
    tracep->declBit(c+1728,"DataAccessesRRsp_DataAccess_io_r_req_valid", false,-1);
    tracep->declBus(c+1729,"DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+1730,"DataAccessesRRsp_DataAccess_io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+1731,"DataAccessesRRsp_DataAccess_io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+1732,"DataAccessesRRsp_DataAccess_io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+1733,"DataAccessesRRsp_DataAccess_io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+1734,"DataAccessesRRsp_DataAccess_io_w_req_valid", false,-1);
    tracep->declBus(c+1735,"DataAccessesRRsp_DataAccess_io_w_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+1736,"DataAccessesRRsp_DataAccess_io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+1737,"DataAccessesRRsp_DataAccess_io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+1738,"DataAccessesRRsp_DataAccess_io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+1739,"DataAccessesRRsp_DataAccess_io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+1740,"DataAccessesRRsp_DataAccess_io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+52617,"DataAccessesRRsp_DataAccess_1_clock", false,-1);
    tracep->declBit(c+52618,"DataAccessesRRsp_DataAccess_1_reset", false,-1);
    tracep->declBit(c+1741,"DataAccessesRRsp_DataAccess_1_io_r_req_valid", false,-1);
    tracep->declBus(c+1729,"DataAccessesRRsp_DataAccess_1_io_r_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+1742,"DataAccessesRRsp_DataAccess_1_io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+1743,"DataAccessesRRsp_DataAccess_1_io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+1744,"DataAccessesRRsp_DataAccess_1_io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+1745,"DataAccessesRRsp_DataAccess_1_io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+1746,"DataAccessesRRsp_DataAccess_1_io_w_req_valid", false,-1);
    tracep->declBus(c+1735,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+1747,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+1748,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+1749,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+1750,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+1751,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+52617,"DataAccessesRRsp_DataAccess_2_clock", false,-1);
    tracep->declBit(c+52618,"DataAccessesRRsp_DataAccess_2_reset", false,-1);
    tracep->declBit(c+1752,"DataAccessesRRsp_DataAccess_2_io_r_req_valid", false,-1);
    tracep->declBus(c+1729,"DataAccessesRRsp_DataAccess_2_io_r_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+1753,"DataAccessesRRsp_DataAccess_2_io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+1754,"DataAccessesRRsp_DataAccess_2_io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+1755,"DataAccessesRRsp_DataAccess_2_io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+1756,"DataAccessesRRsp_DataAccess_2_io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+1757,"DataAccessesRRsp_DataAccess_2_io_w_req_valid", false,-1);
    tracep->declBus(c+1735,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+1758,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+1759,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+1760,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+1761,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+1762,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+52617,"DataAccessesRRsp_DataAccess_3_clock", false,-1);
    tracep->declBit(c+52618,"DataAccessesRRsp_DataAccess_3_reset", false,-1);
    tracep->declBit(c+1763,"DataAccessesRRsp_DataAccess_3_io_r_req_valid", false,-1);
    tracep->declBus(c+1729,"DataAccessesRRsp_DataAccess_3_io_r_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+1764,"DataAccessesRRsp_DataAccess_3_io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+1765,"DataAccessesRRsp_DataAccess_3_io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+1766,"DataAccessesRRsp_DataAccess_3_io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+1767,"DataAccessesRRsp_DataAccess_3_io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+1768,"DataAccessesRRsp_DataAccess_3_io_w_req_valid", false,-1);
    tracep->declBus(c+1735,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+1769,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+1770,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+1771,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+1772,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+1773,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+363,"MemReqArb_io_in_0_ready", false,-1);
    tracep->declBit(c+1640,"MemReqArb_io_in_0_valid", false,-1);
    tracep->declBus(c+1639,"MemReqArb_io_in_0_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+1774,"MemReqArb_io_in_0_bits_a_addr", false,-1, 31,0);
    tracep->declBit(c+364,"MemReqArb_io_in_1_ready", false,-1);
    tracep->declBit(c+1689,"MemReqArb_io_in_1_valid", false,-1);
    tracep->declBus(c+1775,"MemReqArb_io_in_1_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+1711,"MemReqArb_io_in_1_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+1694,"MemReqArb_io_in_1_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+1776,"MemReqArb_io_in_1_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+1777,"MemReqArb_io_in_1_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+1778,"MemReqArb_io_in_1_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+1779,"MemReqArb_io_in_1_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+1690,"MemReqArb_io_in_1_bits_a_mask_0", false,-1);
    tracep->declBit(c+1691,"MemReqArb_io_in_1_bits_a_mask_1", false,-1);
    tracep->declBit(c+1692,"MemReqArb_io_in_1_bits_a_mask_2", false,-1);
    tracep->declBit(c+1693,"MemReqArb_io_in_1_bits_a_mask_3", false,-1);
    tracep->declBit(c+363,"MemReqArb_io_out_ready", false,-1);
    tracep->declBit(c+1572,"MemReqArb_io_out_valid", false,-1);
    tracep->declBus(c+1573,"MemReqArb_io_out_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+1574,"MemReqArb_io_out_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+1575,"MemReqArb_io_out_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+1576,"MemReqArb_io_out_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+1577,"MemReqArb_io_out_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+1578,"MemReqArb_io_out_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+1579,"MemReqArb_io_out_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+1580,"MemReqArb_io_out_bits_a_mask_0", false,-1);
    tracep->declBit(c+1581,"MemReqArb_io_out_bits_a_mask_1", false,-1);
    tracep->declBit(c+1582,"MemReqArb_io_out_bits_a_mask_2", false,-1);
    tracep->declBit(c+1583,"MemReqArb_io_out_bits_a_mask_3", false,-1);
    tracep->declBus(c+1630,"coreReq_st1_instrId", false,-1, 1,0);
    tracep->declBit(c+1780,"coreReq_st1_isWrite", false,-1);
    tracep->declBus(c+1643,"coreReq_st1_tag", false,-1, 22,0);
    tracep->declBus(c+1781,"coreReq_st1_setIdx", false,-1, 4,0);
    tracep->declBit(c+1782,"coreReq_st1_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+1783,"coreReq_st1_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1784,"coreReq_st1_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+1785,"coreReq_st1_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1786,"coreReq_st1_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+1787,"coreReq_st1_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1788,"coreReq_st1_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1789,"coreReq_st1_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1790,"coreReq_st1_data_0", false,-1, 31,0);
    tracep->declBus(c+1791,"coreReq_st1_data_1", false,-1, 31,0);
    tracep->declBus(c+1792,"coreReq_st1_data_2", false,-1, 31,0);
    tracep->declBus(c+1793,"coreReq_st1_data_3", false,-1, 31,0);
    tracep->declBus(c+1685,"coreReq_st2_instrId", false,-1, 1,0);
    tracep->declBit(c+1794,"coreReq_st2_isWrite", false,-1);
    tracep->declBus(c+1795,"coreReq_st2_tag", false,-1, 22,0);
    tracep->declBus(c+1796,"coreReq_st2_setIdx", false,-1, 4,0);
    tracep->declBit(c+1797,"coreReq_st2_perLaneAddr_0_activeMask", false,-1);
    tracep->declBit(c+1798,"coreReq_st2_perLaneAddr_1_activeMask", false,-1);
    tracep->declBit(c+1799,"coreReq_st2_perLaneAddr_2_activeMask", false,-1);
    tracep->declBit(c+1800,"coreReq_st2_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1801,"coreReq_st2_data_0", false,-1, 31,0);
    tracep->declBus(c+1802,"coreReq_st2_data_1", false,-1, 31,0);
    tracep->declBus(c+1803,"coreReq_st2_data_2", false,-1, 31,0);
    tracep->declBus(c+1804,"coreReq_st2_data_3", false,-1, 31,0);
    tracep->declBus(c+1805,"coreReqInstrId_st3", false,-1, 1,0);
    tracep->declBit(c+1806,"writeMiss_st3", false,-1);
    tracep->declBit(c+1807,"coreReqActvMask_st3_REG_0", false,-1);
    tracep->declBit(c+1808,"coreReqActvMask_st3_REG_1", false,-1);
    tracep->declBit(c+1809,"coreReqActvMask_st3_REG_2", false,-1);
    tracep->declBit(c+1810,"coreReqActvMask_st3_REG_3", false,-1);
    tracep->declBit(c+1811,"coreReqActvMask_st3_r__0", false,-1);
    tracep->declBit(c+1812,"coreReqActvMask_st3_r__1", false,-1);
    tracep->declBit(c+1813,"coreReqActvMask_st3_r__2", false,-1);
    tracep->declBit(c+1814,"coreReqActvMask_st3_r__3", false,-1);
    tracep->declBit(c+1815,"coreReqActvMask_st3_r_1_0", false,-1);
    tracep->declBit(c+1816,"coreReqActvMask_st3_r_1_1", false,-1);
    tracep->declBit(c+1817,"coreReqActvMask_st3_r_1_2", false,-1);
    tracep->declBit(c+1818,"coreReqActvMask_st3_r_1_3", false,-1);
    tracep->declBit(c+1819,"coreReqActvMask_st3_0", false,-1);
    tracep->declBit(c+1820,"coreReqActvMask_st3_1", false,-1);
    tracep->declBit(c+1821,"coreReqActvMask_st3_2", false,-1);
    tracep->declBit(c+1822,"coreReqActvMask_st3_3", false,-1);
    tracep->declBit(c+1636,"missRspFromMshr_st1", false,-1);
    tracep->declBit(c+1823,"missRspTI_st1_isWrite", false,-1);
    tracep->declBit(c+1824,"cacheHit_st1_REG", false,-1);
    tracep->declBit(c+1825,"cacheHit_st1", false,-1);
    tracep->declBit(c+1826,"missRspTI_st1_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+1827,"missRspTI_st1_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1828,"missRspTI_st1_perLaneAddr_0_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1829,"missRspTI_st1_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+1830,"missRspTI_st1_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1831,"missRspTI_st1_perLaneAddr_1_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1832,"missRspTI_st1_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+1833,"missRspTI_st1_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1834,"missRspTI_st1_perLaneAddr_2_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1835,"missRspTI_st1_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1836,"missRspTI_st1_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1837,"missRspTI_st1_perLaneAddr_3_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1838,"cacheMiss_st1_r", false,-1);
    tracep->declBit(c+1839,"cacheMiss_st1", false,-1);
    tracep->declBit(c+1840,"wayIdxAtHit_st1", false,-1);
    tracep->declBit(c+1841,"wayIdxAtHit_st2", false,-1);
    tracep->declBit(c+1842,"wayIdxReplace_st0", false,-1);
    tracep->declBus(c+1843,"writeFullWordBank_st1", false,-1, 3,0);
    tracep->declBus(c+1844,"writeTouchBank_st1", false,-1, 3,0);
    tracep->declBus(c+1845,"writeSubWordBank_st1", false,-1, 3,0);
    tracep->declBit(c+1846,"byteEn_st1", false,-1);
    tracep->declBit(c+1847,"readHit_st1", false,-1);
    tracep->declBit(c+1848,"writeHit_st1", false,-1);
    tracep->declBit(c+1849,"writeMiss_st1", false,-1);
    tracep->declBit(c+1850,"writeHitSubWord_st1", false,-1);
    tracep->declBit(c+1851,"writeMiss_st2", false,-1);
    tracep->declBit(c+1687,"writeMissSubWord_st2", false,-1);
    tracep->declBit(c+1852,"cacheHit_st2", false,-1);
    tracep->declBit(c+1853,"cacheHit_st2_REG", false,-1);
    tracep->declBit(c+1854,"readHit_st2", false,-1);
    tracep->declBit(c+1855,"readHit_st3", false,-1);
    tracep->declBit(c+1856,"writeHit_st2", false,-1);
    tracep->declBit(c+1857,"writeHit_st3", false,-1);
    tracep->declBit(c+1686,"bankConflict_st2", false,-1);
    tracep->declBus(c+1858,"arbDataCrsbarSel1H_st2_0", false,-1, 3,0);
    tracep->declBus(c+1859,"arbDataCrsbarSel1H_st2_1", false,-1, 3,0);
    tracep->declBus(c+1860,"arbDataCrsbarSel1H_st2_2", false,-1, 3,0);
    tracep->declBus(c+1861,"arbDataCrsbarSel1H_st2_3", false,-1, 3,0);
    tracep->declBus(c+1862,"arbAddrCrsbarOut_st2_0_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+1863,"arbAddrCrsbarOut_st2_1_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+1864,"arbAddrCrsbarOut_st2_2_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+1865,"arbAddrCrsbarOut_st2_3_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1866,"arbArrayEn_st2_0", false,-1);
    tracep->declBit(c+1867,"arbArrayEn_st2_1", false,-1);
    tracep->declBit(c+1868,"arbArrayEn_st2_2", false,-1);
    tracep->declBit(c+1869,"arbArrayEn_st2_3", false,-1);
    tracep->declBus(c+1870,"arbDataCrsbarSel1H_st3_0", false,-1, 3,0);
    tracep->declBus(c+1871,"arbDataCrsbarSel1H_st3_1", false,-1, 3,0);
    tracep->declBus(c+1872,"arbDataCrsbarSel1H_st3_2", false,-1, 3,0);
    tracep->declBus(c+1873,"arbDataCrsbarSel1H_st3_3", false,-1, 3,0);
    tracep->declBit(c+1874,"memRsp_Q_io_deq_ready_r", false,-1);
    tracep->declBit(c+1875,"memRsp_Q_io_deq_ready_r_1", false,-1);
    tracep->declBus(c+1876,"r_0_0", false,-1, 31,0);
    tracep->declBus(c+1877,"r_0_1", false,-1, 31,0);
    tracep->declBus(c+1878,"r_0_2", false,-1, 31,0);
    tracep->declBus(c+1879,"r_0_3", false,-1, 31,0);
    tracep->declBus(c+1724,"memRspData_st1_0_0", false,-1, 31,0);
    tracep->declBus(c+1725,"memRspData_st1_0_1", false,-1, 31,0);
    tracep->declBus(c+1726,"memRspData_st1_0_2", false,-1, 31,0);
    tracep->declBus(c+1727,"memRspData_st1_0_3", false,-1, 31,0);
    tracep->declBus(c+1880,"MshrAccess_io_missReq_bits_targetInfo_lo", false,-1, 13,0);
    tracep->declBus(c+1881,"MshrAccess_io_missReq_bits_targetInfo_hi", false,-1, 14,0);
    tracep->declBit(c+1882,"MshrAccess_io_missRspIn_valid_r", false,-1);
    tracep->declBit(c+1883,"MshrAccess_io_missRspIn_valid_r_1", false,-1);
    tracep->declBit(c+1884,"missRspTILaneMask_st2_0", false,-1);
    tracep->declBit(c+1885,"missRspTILaneMask_st2_1", false,-1);
    tracep->declBit(c+1886,"missRspTILaneMask_st2_2", false,-1);
    tracep->declBit(c+1887,"missRspTILaneMask_st2_3", false,-1);
    tracep->declBus(c+1888,"memRspInstrId_st2", false,-1, 1,0);
    tracep->declBit(c+1889,"readMissRspCnter", false,-1);
    tracep->declBit(c+1890,"coreRsp_QAlmstFull", false,-1);
    tracep->declBit(c+1891,"readMissRsp_st2", false,-1);
    tracep->declBit(c+1892,"writeMissRsp_st2", false,-1);
    tracep->declBit(c+1893,"REG", false,-1);
    tracep->declBus(c+1894,"REG_1", false,-1, 27,0);
    tracep->declBit(c+1895,"missRspWriteEnable_REG", false,-1);
    tracep->declBus(c+1896,"missRspWriteEnable_REG_1", false,-1, 27,0);
    tracep->declBit(c+1644,"missRspWriteEnable", false,-1);
    tracep->declBus(c+1897,"DataAccessesRRsp_DAWtSetIdxMissRspCase_st1", false,-1, 5,0);
    tracep->declBus(c+1898,"DataAccessesRRsp_DAWtSetIdxWtHitCase_st2", false,-1, 5,0);
    tracep->declBus(c+1899,"DataAccessesRRsp_0", false,-1, 31,0);
    tracep->declBus(c+1900,"DataAccessesRRsp_1", false,-1, 31,0);
    tracep->declBus(c+1901,"DataAccessesRRsp_2", false,-1, 31,0);
    tracep->declBus(c+1902,"DataAccessesRRsp_3", false,-1, 31,0);
    tracep->declBus(c+1903,"dataAccess_data_st3_0", false,-1, 31,0);
    tracep->declBus(c+1904,"dataAccess_data_st3_1", false,-1, 31,0);
    tracep->declBus(c+1905,"dataAccess_data_st3_2", false,-1, 31,0);
    tracep->declBus(c+1906,"dataAccess_data_st3_3", false,-1, 31,0);
    tracep->declBit(c+1907,"io_coreReq_ready_r", false,-1);
    tracep->declBit(c+1908,"io_coreReq_ready_r_1", false,-1);
    tracep->declBus(c+1909,"DataCrsbarToWdb_st2_0_0", false,-1, 7,0);
    tracep->declBus(c+1910,"DataCrsbarToWdb_st2_0_1", false,-1, 7,0);
    tracep->declBus(c+1911,"DataCrsbarToWdb_st2_0_2", false,-1, 7,0);
    tracep->declBus(c+1912,"DataCrsbarToWdb_st2_0_3", false,-1, 7,0);
    tracep->declBus(c+1913,"DataCrsbarToWdb_st2_1_0", false,-1, 7,0);
    tracep->declBus(c+1914,"DataCrsbarToWdb_st2_1_1", false,-1, 7,0);
    tracep->declBus(c+1915,"DataCrsbarToWdb_st2_1_2", false,-1, 7,0);
    tracep->declBus(c+1916,"DataCrsbarToWdb_st2_1_3", false,-1, 7,0);
    tracep->declBus(c+1917,"DataCrsbarToWdb_st2_2_0", false,-1, 7,0);
    tracep->declBus(c+1918,"DataCrsbarToWdb_st2_2_1", false,-1, 7,0);
    tracep->declBus(c+1919,"DataCrsbarToWdb_st2_2_2", false,-1, 7,0);
    tracep->declBus(c+1920,"DataCrsbarToWdb_st2_2_3", false,-1, 7,0);
    tracep->declBus(c+1921,"DataCrsbarToWdb_st2_3_0", false,-1, 7,0);
    tracep->declBus(c+1922,"DataCrsbarToWdb_st2_3_1", false,-1, 7,0);
    tracep->declBus(c+1923,"DataCrsbarToWdb_st2_3_2", false,-1, 7,0);
    tracep->declBus(c+1924,"DataCrsbarToWdb_st2_3_3", false,-1, 7,0);
    tracep->declBus(c+1925,"perWordByteMask_0", false,-1, 3,0);
    tracep->declBus(c+1926,"perWordByteMask_1", false,-1, 3,0);
    tracep->declBus(c+1927,"perWordByteMask_2", false,-1, 3,0);
    tracep->declBus(c+1928,"perWordByteMask_3", false,-1, 3,0);
    tracep->declBus(c+1929,"WriteDataBuf_io_inputBus_bits_addr_hi", false,-1, 27,0);
    tracep->declQuad(c+1930,"lo_1", false,-1, 63,0);
    tracep->pushNamePrefix("BankConfArb ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+1596,"io_coreReqArb_isWrite", false,-1);
    tracep->declBit(c+1597,"io_coreReqArb_enable", false,-1);
    tracep->declBit(c+1598,"io_coreReqArb_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+1599,"io_coreReqArb_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1600,"io_coreReqArb_perLaneAddr_0_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1601,"io_coreReqArb_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+1602,"io_coreReqArb_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1603,"io_coreReqArb_perLaneAddr_1_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1604,"io_coreReqArb_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+1605,"io_coreReqArb_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1606,"io_coreReqArb_perLaneAddr_2_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1607,"io_coreReqArb_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1608,"io_coreReqArb_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1609,"io_coreReqArb_perLaneAddr_3_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+1610,"io_dataCrsbarSel1H_0", false,-1, 3,0);
    tracep->declBus(c+1611,"io_dataCrsbarSel1H_1", false,-1, 3,0);
    tracep->declBus(c+1612,"io_dataCrsbarSel1H_2", false,-1, 3,0);
    tracep->declBus(c+1613,"io_dataCrsbarSel1H_3", false,-1, 3,0);
    tracep->declBus(c+1614,"io_addrCrsbarOut_0_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+1615,"io_addrCrsbarOut_1_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+1616,"io_addrCrsbarOut_2_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+1617,"io_addrCrsbarOut_3_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1618,"io_dataArrayEn_0", false,-1);
    tracep->declBit(c+1619,"io_dataArrayEn_1", false,-1);
    tracep->declBit(c+1620,"io_dataArrayEn_2", false,-1);
    tracep->declBit(c+1621,"io_dataArrayEn_3", false,-1);
    tracep->declBit(c+1622,"io_activeLane_0", false,-1);
    tracep->declBit(c+1623,"io_activeLane_1", false,-1);
    tracep->declBit(c+1624,"io_activeLane_2", false,-1);
    tracep->declBit(c+1625,"io_activeLane_3", false,-1);
    tracep->declBit(c+1626,"io_bankConflict", false,-1);
    tracep->declBit(c+1932,"bankConflict_reg", false,-1);
    tracep->declBit(c+1933,"conflictReqIsW_reg", false,-1);
    tracep->declBit(c+1934,"perLaneConflictReq_reg_0_activeMask", false,-1);
    tracep->declBus(c+1935,"perLaneConflictReq_reg_0_bankIdx", false,-1, 1,0);
    tracep->declBus(c+1936,"perLaneConflictReq_reg_0_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1937,"perLaneConflictReq_reg_1_activeMask", false,-1);
    tracep->declBus(c+1938,"perLaneConflictReq_reg_1_bankIdx", false,-1, 1,0);
    tracep->declBus(c+1939,"perLaneConflictReq_reg_1_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1940,"perLaneConflictReq_reg_2_activeMask", false,-1);
    tracep->declBus(c+1941,"perLaneConflictReq_reg_2_bankIdx", false,-1, 1,0);
    tracep->declBus(c+1942,"perLaneConflictReq_reg_2_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1943,"perLaneConflictReq_reg_3_activeMask", false,-1);
    tracep->declBus(c+1944,"perLaneConflictReq_reg_3_bankIdx", false,-1, 1,0);
    tracep->declBus(c+1945,"perLaneConflictReq_reg_3_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1946,"isWrite", false,-1);
    tracep->declBus(c+1947,"perLaneConflictReq_0_bankIdx", false,-1, 1,0);
    tracep->declBus(c+1948,"bankIdx1H_0", false,-1, 3,0);
    tracep->declBit(c+1949,"perLaneConflictReq_0_activeMask", false,-1);
    tracep->declBus(c+1950,"bankIdxMasked_0", false,-1, 3,0);
    tracep->declBus(c+1951,"perLaneConflictReq_1_bankIdx", false,-1, 1,0);
    tracep->declBus(c+1952,"bankIdx1H_1", false,-1, 3,0);
    tracep->declBit(c+1953,"perLaneConflictReq_1_activeMask", false,-1);
    tracep->declBus(c+1954,"bankIdxMasked_1", false,-1, 3,0);
    tracep->declBus(c+1955,"perLaneConflictReq_2_bankIdx", false,-1, 1,0);
    tracep->declBus(c+1956,"bankIdx1H_2", false,-1, 3,0);
    tracep->declBit(c+1957,"perLaneConflictReq_2_activeMask", false,-1);
    tracep->declBus(c+1958,"bankIdxMasked_2", false,-1, 3,0);
    tracep->declBus(c+1959,"perLaneConflictReq_3_bankIdx", false,-1, 1,0);
    tracep->declBus(c+1960,"bankIdx1H_3", false,-1, 3,0);
    tracep->declBit(c+1961,"perLaneConflictReq_3_activeMask", false,-1);
    tracep->declBus(c+1962,"bankIdxMasked_3", false,-1, 3,0);
    tracep->declBus(c+1963,"perBankReq_Bin_0", false,-1, 3,0);
    tracep->declBus(c+1964,"perBankReqCount_0", false,-1, 2,0);
    tracep->declBus(c+1965,"perBankReq_Bin_1", false,-1, 3,0);
    tracep->declBus(c+1966,"perBankReqCount_1", false,-1, 2,0);
    tracep->declBus(c+1967,"perBankReq_Bin_2", false,-1, 3,0);
    tracep->declBus(c+1968,"perBankReqCount_2", false,-1, 2,0);
    tracep->declBus(c+1969,"perBankReq_Bin_3", false,-1, 3,0);
    tracep->declBus(c+1970,"perBankReqCount_3", false,-1, 2,0);
    tracep->declBit(c+1971,"perBankReqConflict_0", false,-1);
    tracep->declBit(c+1972,"perBankReqConflict_1", false,-1);
    tracep->declBit(c+1973,"perBankReqConflict_2", false,-1);
    tracep->declBit(c+1974,"perBankReqConflict_3", false,-1);
    tracep->declBit(c+1626,"bankConflict", false,-1);
    tracep->declBus(c+1975,"perBankActiveLaneWhenConflict1H_0", false,-1, 3,0);
    tracep->declBus(c+1976,"perBankActiveLaneWhenConflict1H_1", false,-1, 3,0);
    tracep->declBus(c+1977,"perBankActiveLaneWhenConflict1H_2", false,-1, 3,0);
    tracep->declBus(c+1978,"perBankActiveLaneWhenConflict1H_3", false,-1, 3,0);
    tracep->declBit(c+1622,"ActiveLaneWhenConflict1H_0", false,-1);
    tracep->declBit(c+1623,"ActiveLaneWhenConflict1H_1", false,-1);
    tracep->declBit(c+1624,"ActiveLaneWhenConflict1H_2", false,-1);
    tracep->declBit(c+1625,"ActiveLaneWhenConflict1H_3", false,-1);
    tracep->declBit(c+1979,"ReserveLaneWhenConflict1H_3", false,-1);
    tracep->declBit(c+1980,"ReserveLaneWhenConflict1H_2", false,-1);
    tracep->declBit(c+1981,"ReserveLaneWhenConflict1H_1", false,-1);
    tracep->declBit(c+1982,"ReserveLaneWhenConflict1H_0", false,-1);
    tracep->declBus(c+1983,"perLaneConflictReq_0_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+1984,"perLaneConflictReq_1_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+1985,"perLaneConflictReq_2_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+1986,"perLaneConflictReq_3_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("DataAccessesRRsp_DataAccess ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+1728,"io_r_req_valid", false,-1);
    tracep->declBus(c+1729,"io_r_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+1730,"io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+1731,"io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+1732,"io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+1733,"io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+1734,"io_w_req_valid", false,-1);
    tracep->declBus(c+1735,"io_w_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+1736,"io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+1737,"io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+1738,"io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+1739,"io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+1740,"io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+1987,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+1988,"array_0_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+1989,"array_0_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+1736,"array_0_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+1735,"array_0_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+1990,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+1734,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+1987,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+1988,"array_0_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+1991,"array_1_raw_rdata_en", false,-1);
    tracep->declBus(c+1988,"array_1_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+1992,"array_1_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+1737,"array_1_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+1735,"array_1_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+1993,"array_1_MPORT_mask", false,-1);
    tracep->declBit(c+1734,"array_1_MPORT_en", false,-1);
    tracep->declBit(c+1991,"array_1_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+1988,"array_1_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+1994,"array_2_raw_rdata_en", false,-1);
    tracep->declBus(c+1988,"array_2_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+1995,"array_2_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+1738,"array_2_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+1735,"array_2_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+1996,"array_2_MPORT_mask", false,-1);
    tracep->declBit(c+1734,"array_2_MPORT_en", false,-1);
    tracep->declBit(c+1994,"array_2_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+1988,"array_2_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+1997,"array_3_raw_rdata_en", false,-1);
    tracep->declBus(c+1988,"array_3_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+1998,"array_3_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+1739,"array_3_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+1735,"array_3_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+1999,"array_3_MPORT_mask", false,-1);
    tracep->declBit(c+1734,"array_3_MPORT_en", false,-1);
    tracep->declBit(c+1997,"array_3_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+1988,"array_3_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declQuad(c+2000,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+2002,"bypass_wdata_xor", false,-1);
    tracep->declQuad(c+2003,"bypass_wdata_lfsr_1", false,-1, 63,0);
    tracep->declBit(c+2005,"bypass_wdata_xor_1", false,-1);
    tracep->declQuad(c+2006,"bypass_wdata_lfsr_2", false,-1, 63,0);
    tracep->declBit(c+2008,"bypass_wdata_xor_2", false,-1);
    tracep->declQuad(c+2009,"bypass_wdata_lfsr_3", false,-1, 63,0);
    tracep->declBit(c+2011,"bypass_wdata_xor_3", false,-1);
    tracep->declBit(c+2012,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+2013,"bypass_mask_waddr_reg", false,-1, 5,0);
    tracep->declBus(c+2014,"bypass_mask_raddr_reg", false,-1, 5,0);
    tracep->declBus(c+2015,"bypass_mask_bypass_REG", false,-1, 3,0);
    tracep->declBus(c+2016,"bypass_mask_bypass", false,-1, 3,0);
    tracep->declBus(c+2017,"bypass_wdata_0", false,-1, 7,0);
    tracep->declBus(c+2018,"bypass_wdata_1", false,-1, 7,0);
    tracep->declBus(c+2019,"bypass_wdata_2", false,-1, 7,0);
    tracep->declBus(c+2020,"bypass_wdata_3", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("DataAccessesRRsp_DataAccess_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+1741,"io_r_req_valid", false,-1);
    tracep->declBus(c+1729,"io_r_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+1742,"io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+1743,"io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+1744,"io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+1745,"io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+1746,"io_w_req_valid", false,-1);
    tracep->declBus(c+1735,"io_w_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+1747,"io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+1748,"io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+1749,"io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+1750,"io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+1751,"io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+2021,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+2022,"array_0_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+2023,"array_0_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+1747,"array_0_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+1735,"array_0_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+2024,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+1746,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+2021,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+2022,"array_0_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+2025,"array_1_raw_rdata_en", false,-1);
    tracep->declBus(c+2022,"array_1_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+2026,"array_1_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+1748,"array_1_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+1735,"array_1_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+2027,"array_1_MPORT_mask", false,-1);
    tracep->declBit(c+1746,"array_1_MPORT_en", false,-1);
    tracep->declBit(c+2025,"array_1_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+2022,"array_1_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+2028,"array_2_raw_rdata_en", false,-1);
    tracep->declBus(c+2022,"array_2_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+2029,"array_2_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+1749,"array_2_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+1735,"array_2_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+2030,"array_2_MPORT_mask", false,-1);
    tracep->declBit(c+1746,"array_2_MPORT_en", false,-1);
    tracep->declBit(c+2028,"array_2_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+2022,"array_2_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+2031,"array_3_raw_rdata_en", false,-1);
    tracep->declBus(c+2022,"array_3_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+2032,"array_3_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+1750,"array_3_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+1735,"array_3_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+2033,"array_3_MPORT_mask", false,-1);
    tracep->declBit(c+1746,"array_3_MPORT_en", false,-1);
    tracep->declBit(c+2031,"array_3_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+2022,"array_3_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declQuad(c+2034,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+2036,"bypass_wdata_xor", false,-1);
    tracep->declQuad(c+2037,"bypass_wdata_lfsr_1", false,-1, 63,0);
    tracep->declBit(c+2039,"bypass_wdata_xor_1", false,-1);
    tracep->declQuad(c+2040,"bypass_wdata_lfsr_2", false,-1, 63,0);
    tracep->declBit(c+2042,"bypass_wdata_xor_2", false,-1);
    tracep->declQuad(c+2043,"bypass_wdata_lfsr_3", false,-1, 63,0);
    tracep->declBit(c+2045,"bypass_wdata_xor_3", false,-1);
    tracep->declBit(c+2046,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+2013,"bypass_mask_waddr_reg", false,-1, 5,0);
    tracep->declBus(c+2014,"bypass_mask_raddr_reg", false,-1, 5,0);
    tracep->declBus(c+2047,"bypass_mask_bypass_REG", false,-1, 3,0);
    tracep->declBus(c+2048,"bypass_mask_bypass", false,-1, 3,0);
    tracep->declBus(c+2049,"bypass_wdata_0", false,-1, 7,0);
    tracep->declBus(c+2050,"bypass_wdata_1", false,-1, 7,0);
    tracep->declBus(c+2051,"bypass_wdata_2", false,-1, 7,0);
    tracep->declBus(c+2052,"bypass_wdata_3", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("DataAccessesRRsp_DataAccess_2 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+1752,"io_r_req_valid", false,-1);
    tracep->declBus(c+1729,"io_r_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+1753,"io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+1754,"io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+1755,"io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+1756,"io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+1757,"io_w_req_valid", false,-1);
    tracep->declBus(c+1735,"io_w_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+1758,"io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+1759,"io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+1760,"io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+1761,"io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+1762,"io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+2053,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+2054,"array_0_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+2055,"array_0_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+1758,"array_0_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+1735,"array_0_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+2056,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+1757,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+2053,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+2054,"array_0_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+2057,"array_1_raw_rdata_en", false,-1);
    tracep->declBus(c+2054,"array_1_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+2058,"array_1_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+1759,"array_1_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+1735,"array_1_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+2059,"array_1_MPORT_mask", false,-1);
    tracep->declBit(c+1757,"array_1_MPORT_en", false,-1);
    tracep->declBit(c+2057,"array_1_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+2054,"array_1_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+2060,"array_2_raw_rdata_en", false,-1);
    tracep->declBus(c+2054,"array_2_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+2061,"array_2_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+1760,"array_2_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+1735,"array_2_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+2062,"array_2_MPORT_mask", false,-1);
    tracep->declBit(c+1757,"array_2_MPORT_en", false,-1);
    tracep->declBit(c+2060,"array_2_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+2054,"array_2_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+2063,"array_3_raw_rdata_en", false,-1);
    tracep->declBus(c+2054,"array_3_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+2064,"array_3_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+1761,"array_3_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+1735,"array_3_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+2065,"array_3_MPORT_mask", false,-1);
    tracep->declBit(c+1757,"array_3_MPORT_en", false,-1);
    tracep->declBit(c+2063,"array_3_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+2054,"array_3_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declQuad(c+2066,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+2068,"bypass_wdata_xor", false,-1);
    tracep->declQuad(c+2069,"bypass_wdata_lfsr_1", false,-1, 63,0);
    tracep->declBit(c+2071,"bypass_wdata_xor_1", false,-1);
    tracep->declQuad(c+2072,"bypass_wdata_lfsr_2", false,-1, 63,0);
    tracep->declBit(c+2074,"bypass_wdata_xor_2", false,-1);
    tracep->declQuad(c+2075,"bypass_wdata_lfsr_3", false,-1, 63,0);
    tracep->declBit(c+2077,"bypass_wdata_xor_3", false,-1);
    tracep->declBit(c+2078,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+2013,"bypass_mask_waddr_reg", false,-1, 5,0);
    tracep->declBus(c+2014,"bypass_mask_raddr_reg", false,-1, 5,0);
    tracep->declBus(c+2079,"bypass_mask_bypass_REG", false,-1, 3,0);
    tracep->declBus(c+2080,"bypass_mask_bypass", false,-1, 3,0);
    tracep->declBus(c+2081,"bypass_wdata_0", false,-1, 7,0);
    tracep->declBus(c+2082,"bypass_wdata_1", false,-1, 7,0);
    tracep->declBus(c+2083,"bypass_wdata_2", false,-1, 7,0);
    tracep->declBus(c+2084,"bypass_wdata_3", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("DataAccessesRRsp_DataAccess_3 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+1763,"io_r_req_valid", false,-1);
    tracep->declBus(c+1729,"io_r_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+1764,"io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+1765,"io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+1766,"io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+1767,"io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+1768,"io_w_req_valid", false,-1);
    tracep->declBus(c+1735,"io_w_req_bits_setIdx", false,-1, 5,0);
    tracep->declBus(c+1769,"io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+1770,"io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+1771,"io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+1772,"io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+1773,"io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+2085,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+2086,"array_0_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+2087,"array_0_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+1769,"array_0_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+1735,"array_0_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+2088,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+1768,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+2085,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+2086,"array_0_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+2089,"array_1_raw_rdata_en", false,-1);
    tracep->declBus(c+2086,"array_1_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+2090,"array_1_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+1770,"array_1_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+1735,"array_1_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+2091,"array_1_MPORT_mask", false,-1);
    tracep->declBit(c+1768,"array_1_MPORT_en", false,-1);
    tracep->declBit(c+2089,"array_1_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+2086,"array_1_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+2092,"array_2_raw_rdata_en", false,-1);
    tracep->declBus(c+2086,"array_2_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+2093,"array_2_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+1771,"array_2_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+1735,"array_2_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+2094,"array_2_MPORT_mask", false,-1);
    tracep->declBit(c+1768,"array_2_MPORT_en", false,-1);
    tracep->declBit(c+2092,"array_2_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+2086,"array_2_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declBit(c+2095,"array_3_raw_rdata_en", false,-1);
    tracep->declBus(c+2086,"array_3_raw_rdata_addr", false,-1, 5,0);
    tracep->declBus(c+2096,"array_3_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+1772,"array_3_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+1735,"array_3_MPORT_addr", false,-1, 5,0);
    tracep->declBit(c+2097,"array_3_MPORT_mask", false,-1);
    tracep->declBit(c+1768,"array_3_MPORT_en", false,-1);
    tracep->declBit(c+2095,"array_3_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+2086,"array_3_raw_rdata_addr_pipe_0", false,-1, 5,0);
    tracep->declQuad(c+2098,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+2100,"bypass_wdata_xor", false,-1);
    tracep->declQuad(c+2101,"bypass_wdata_lfsr_1", false,-1, 63,0);
    tracep->declBit(c+2103,"bypass_wdata_xor_1", false,-1);
    tracep->declQuad(c+2104,"bypass_wdata_lfsr_2", false,-1, 63,0);
    tracep->declBit(c+2106,"bypass_wdata_xor_2", false,-1);
    tracep->declQuad(c+2107,"bypass_wdata_lfsr_3", false,-1, 63,0);
    tracep->declBit(c+2109,"bypass_wdata_xor_3", false,-1);
    tracep->declBit(c+2110,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+2013,"bypass_mask_waddr_reg", false,-1, 5,0);
    tracep->declBus(c+2014,"bypass_mask_raddr_reg", false,-1, 5,0);
    tracep->declBus(c+2111,"bypass_mask_bypass_REG", false,-1, 3,0);
    tracep->declBus(c+2112,"bypass_mask_bypass", false,-1, 3,0);
    tracep->declBus(c+2113,"bypass_wdata_0", false,-1, 7,0);
    tracep->declBus(c+2114,"bypass_wdata_1", false,-1, 7,0);
    tracep->declBus(c+2115,"bypass_wdata_2", false,-1, 7,0);
    tracep->declBus(c+2116,"bypass_wdata_3", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("DataCorssBar ");
    tracep->declBus(c+1650,"io_DataIn_0", false,-1, 31,0);
    tracep->declBus(c+1651,"io_DataIn_1", false,-1, 31,0);
    tracep->declBus(c+1652,"io_DataIn_2", false,-1, 31,0);
    tracep->declBus(c+1653,"io_DataIn_3", false,-1, 31,0);
    tracep->declBus(c+1654,"io_DataOut_0", false,-1, 31,0);
    tracep->declBus(c+1655,"io_DataOut_1", false,-1, 31,0);
    tracep->declBus(c+1656,"io_DataOut_2", false,-1, 31,0);
    tracep->declBus(c+1657,"io_DataOut_3", false,-1, 31,0);
    tracep->declBus(c+1658,"io_Select1H_0", false,-1, 3,0);
    tracep->declBus(c+1659,"io_Select1H_1", false,-1, 3,0);
    tracep->declBus(c+1660,"io_Select1H_2", false,-1, 3,0);
    tracep->declBus(c+1661,"io_Select1H_3", false,-1, 3,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("MemReqArb ");
    tracep->declBit(c+363,"io_in_0_ready", false,-1);
    tracep->declBit(c+1640,"io_in_0_valid", false,-1);
    tracep->declBus(c+1639,"io_in_0_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+1774,"io_in_0_bits_a_addr", false,-1, 31,0);
    tracep->declBit(c+364,"io_in_1_ready", false,-1);
    tracep->declBit(c+1689,"io_in_1_valid", false,-1);
    tracep->declBus(c+1775,"io_in_1_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+1711,"io_in_1_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+1694,"io_in_1_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+1776,"io_in_1_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+1777,"io_in_1_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+1778,"io_in_1_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+1779,"io_in_1_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+1690,"io_in_1_bits_a_mask_0", false,-1);
    tracep->declBit(c+1691,"io_in_1_bits_a_mask_1", false,-1);
    tracep->declBit(c+1692,"io_in_1_bits_a_mask_2", false,-1);
    tracep->declBit(c+1693,"io_in_1_bits_a_mask_3", false,-1);
    tracep->declBit(c+363,"io_out_ready", false,-1);
    tracep->declBit(c+1572,"io_out_valid", false,-1);
    tracep->declBus(c+1573,"io_out_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+1574,"io_out_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+1575,"io_out_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+1576,"io_out_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+1577,"io_out_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+1578,"io_out_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+1579,"io_out_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+1580,"io_out_bits_a_mask_0", false,-1);
    tracep->declBit(c+1581,"io_out_bits_a_mask_1", false,-1);
    tracep->declBit(c+1582,"io_out_bits_a_mask_2", false,-1);
    tracep->declBit(c+1583,"io_out_bits_a_mask_3", false,-1);
    tracep->declBit(c+2117,"grant_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("MshrAccess ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+1627,"io_missReq_ready", false,-1);
    tracep->declBit(c+1628,"io_missReq_valid", false,-1);
    tracep->declBus(c+1629,"io_missReq_bits_blockAddr", false,-1, 27,0);
    tracep->declBus(c+1630,"io_missReq_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1631,"io_missReq_bits_targetInfo", false,-1, 28,0);
    tracep->declBit(c+1632,"io_missRspIn_ready", false,-1);
    tracep->declBit(c+1633,"io_missRspIn_valid", false,-1);
    tracep->declBus(c+1634,"io_missRspIn_bits_blockAddr", false,-1, 27,0);
    tracep->declBit(c+1635,"io_missRspOut_ready", false,-1);
    tracep->declBit(c+1636,"io_missRspOut_valid", false,-1);
    tracep->declBus(c+1637,"io_missRspOut_bits_targetInfo", false,-1, 28,0);
    tracep->declBus(c+1638,"io_missRspOut_bits_blockAddr", false,-1, 27,0);
    tracep->declBus(c+1639,"io_missRspOut_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+363,"io_miss2mem_ready", false,-1);
    tracep->declBit(c+1640,"io_miss2mem_valid", false,-1);
    tracep->declBus(c+1641,"io_miss2mem_bits_blockAddr", false,-1, 27,0);
    tracep->declBus(c+1639,"io_miss2mem_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+2118,"subentryStatus_io_valid_list", false,-1, 3,0);
    tracep->declBit(c+2119,"subentryStatus_io_full", false,-1);
    tracep->declBus(c+2120,"subentryStatus_io_next", false,-1, 1,0);
    tracep->declBus(c+2121,"subentryStatus_io_used", false,-1, 2,0);
    tracep->declBus(c+2122,"entryStatus_io_valid_list", false,-1, 3,0);
    tracep->declBit(c+2123,"entryStatus_io_full", false,-1);
    tracep->declBus(c+2124,"entryStatus_io_next", false,-1, 1,0);
    tracep->declBus(c+2125,"entryStatus_io_used", false,-1, 2,0);
    tracep->declBus(c+2126,"hasSendStatus_io_valid_list", false,-1, 3,0);
    tracep->declBit(c+2127,"hasSendStatus_io_full", false,-1);
    tracep->declBus(c+2128,"hasSendStatus_io_next", false,-1, 1,0);
    tracep->declBus(c+2129,"hasSendStatus_io_used", false,-1, 2,0);
    tracep->declBus(c+2130,"blockAddr_Access_0", false,-1, 27,0);
    tracep->declBus(c+2131,"blockAddr_Access_1", false,-1, 27,0);
    tracep->declBus(c+2132,"blockAddr_Access_2", false,-1, 27,0);
    tracep->declBus(c+2133,"blockAddr_Access_3", false,-1, 27,0);
    tracep->declBus(c+2134,"instrId_Access_0_0", false,-1, 1,0);
    tracep->declBus(c+2135,"instrId_Access_0_1", false,-1, 1,0);
    tracep->declBus(c+2136,"instrId_Access_0_2", false,-1, 1,0);
    tracep->declBus(c+2137,"instrId_Access_0_3", false,-1, 1,0);
    tracep->declBus(c+2138,"instrId_Access_1_0", false,-1, 1,0);
    tracep->declBus(c+2139,"instrId_Access_1_1", false,-1, 1,0);
    tracep->declBus(c+2140,"instrId_Access_1_2", false,-1, 1,0);
    tracep->declBus(c+2141,"instrId_Access_1_3", false,-1, 1,0);
    tracep->declBus(c+2142,"instrId_Access_2_0", false,-1, 1,0);
    tracep->declBus(c+2143,"instrId_Access_2_1", false,-1, 1,0);
    tracep->declBus(c+2144,"instrId_Access_2_2", false,-1, 1,0);
    tracep->declBus(c+2145,"instrId_Access_2_3", false,-1, 1,0);
    tracep->declBus(c+2146,"instrId_Access_3_0", false,-1, 1,0);
    tracep->declBus(c+2147,"instrId_Access_3_1", false,-1, 1,0);
    tracep->declBus(c+2148,"instrId_Access_3_2", false,-1, 1,0);
    tracep->declBus(c+2149,"instrId_Access_3_3", false,-1, 1,0);
    tracep->declBus(c+2150,"targetInfo_Accesss_0_0", false,-1, 28,0);
    tracep->declBus(c+2151,"targetInfo_Accesss_0_1", false,-1, 28,0);
    tracep->declBus(c+2152,"targetInfo_Accesss_0_2", false,-1, 28,0);
    tracep->declBus(c+2153,"targetInfo_Accesss_0_3", false,-1, 28,0);
    tracep->declBus(c+2154,"targetInfo_Accesss_1_0", false,-1, 28,0);
    tracep->declBus(c+2155,"targetInfo_Accesss_1_1", false,-1, 28,0);
    tracep->declBus(c+2156,"targetInfo_Accesss_1_2", false,-1, 28,0);
    tracep->declBus(c+2157,"targetInfo_Accesss_1_3", false,-1, 28,0);
    tracep->declBus(c+2158,"targetInfo_Accesss_2_0", false,-1, 28,0);
    tracep->declBus(c+2159,"targetInfo_Accesss_2_1", false,-1, 28,0);
    tracep->declBus(c+2160,"targetInfo_Accesss_2_2", false,-1, 28,0);
    tracep->declBus(c+2161,"targetInfo_Accesss_2_3", false,-1, 28,0);
    tracep->declBus(c+2162,"targetInfo_Accesss_3_0", false,-1, 28,0);
    tracep->declBus(c+2163,"targetInfo_Accesss_3_1", false,-1, 28,0);
    tracep->declBus(c+2164,"targetInfo_Accesss_3_2", false,-1, 28,0);
    tracep->declBus(c+2165,"targetInfo_Accesss_3_3", false,-1, 28,0);
    tracep->declBit(c+2166,"subentry_valid_0_0", false,-1);
    tracep->declBit(c+2167,"subentry_valid_0_1", false,-1);
    tracep->declBit(c+2168,"subentry_valid_0_2", false,-1);
    tracep->declBit(c+2169,"subentry_valid_0_3", false,-1);
    tracep->declBit(c+2170,"subentry_valid_1_0", false,-1);
    tracep->declBit(c+2171,"subentry_valid_1_1", false,-1);
    tracep->declBit(c+2172,"subentry_valid_1_2", false,-1);
    tracep->declBit(c+2173,"subentry_valid_1_3", false,-1);
    tracep->declBit(c+2174,"subentry_valid_2_0", false,-1);
    tracep->declBit(c+2175,"subentry_valid_2_1", false,-1);
    tracep->declBit(c+2176,"subentry_valid_2_2", false,-1);
    tracep->declBit(c+2177,"subentry_valid_2_3", false,-1);
    tracep->declBit(c+2178,"subentry_valid_3_0", false,-1);
    tracep->declBit(c+2179,"subentry_valid_3_1", false,-1);
    tracep->declBit(c+2180,"subentry_valid_3_2", false,-1);
    tracep->declBit(c+2181,"subentry_valid_3_3", false,-1);
    tracep->declBit(c+2182,"missRspBusy", false,-1);
    tracep->declBus(c+2183,"firedRspInBlockAddr", false,-1, 27,0);
    tracep->declBus(c+2184,"muxedRspInBlockAddr", false,-1, 27,0);
    tracep->declBus(c+2185,"entry_valid", false,-1, 3,0);
    tracep->declBus(c+2186,"entryMatchMissRsp", false,-1, 3,0);
    tracep->declBus(c+2187,"subentry_selected_hi", false,-1, 1,0);
    tracep->declBus(c+2188,"subentry_selected_lo", false,-1, 1,0);
    tracep->declBus(c+2189,"subentry_next2cancel", false,-1, 1,0);
    tracep->declBus(c+2190,"entryMatchMissReq", false,-1, 3,0);
    tracep->declBit(c+2191,"secondary_miss", false,-1);
    tracep->declBit(c+2192,"primary_miss", false,-1);
    tracep->declBit(c+2193,"missReq_fire", false,-1);
    tracep->declBus(c+2194,"real_SRAMAddrUp_hi", false,-1, 1,0);
    tracep->declBus(c+2195,"real_SRAMAddrUp_lo", false,-1, 1,0);
    tracep->declBus(c+2196,"real_SRAMAddrUp", false,-1, 1,0);
    tracep->declBus(c+2197,"real_SRAMAddrDown", false,-1, 1,0);
    tracep->declBit(c+2198,"has_send2mem_0", false,-1);
    tracep->declBit(c+2199,"has_send2mem_1", false,-1);
    tracep->declBit(c+2200,"has_send2mem_2", false,-1);
    tracep->declBit(c+2201,"has_send2mem_3", false,-1);
    tracep->declBit(c+365,"miss2mem_fire", false,-1);
    tracep->pushNamePrefix("entryStatus ");
    tracep->declBus(c+2122,"io_valid_list", false,-1, 3,0);
    tracep->declBit(c+2123,"io_full", false,-1);
    tracep->declBus(c+2124,"io_next", false,-1, 1,0);
    tracep->declBus(c+2125,"io_used", false,-1, 2,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("hasSendStatus ");
    tracep->declBus(c+2126,"io_valid_list", false,-1, 3,0);
    tracep->declBit(c+2127,"io_full", false,-1);
    tracep->declBus(c+2128,"io_next", false,-1, 1,0);
    tracep->declBus(c+2129,"io_used", false,-1, 2,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("subentryStatus ");
    tracep->declBus(c+2118,"io_valid_list", false,-1, 3,0);
    tracep->declBit(c+2119,"io_full", false,-1);
    tracep->declBus(c+2120,"io_next", false,-1, 1,0);
    tracep->declBus(c+2121,"io_used", false,-1, 2,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("WriteDataBuf ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+1662,"io_inputBus_ready", false,-1);
    tracep->declBit(c+1663,"io_inputBus_valid", false,-1);
    tracep->declBus(c+1664,"io_inputBus_bits_mask_0", false,-1, 3,0);
    tracep->declBus(c+1665,"io_inputBus_bits_mask_1", false,-1, 3,0);
    tracep->declBus(c+1666,"io_inputBus_bits_mask_2", false,-1, 3,0);
    tracep->declBus(c+1667,"io_inputBus_bits_mask_3", false,-1, 3,0);
    tracep->declBus(c+1668,"io_inputBus_bits_addr", false,-1, 31,0);
    tracep->declBus(c+1669,"io_inputBus_bits_data_0_0", false,-1, 7,0);
    tracep->declBus(c+1670,"io_inputBus_bits_data_0_1", false,-1, 7,0);
    tracep->declBus(c+1671,"io_inputBus_bits_data_0_2", false,-1, 7,0);
    tracep->declBus(c+1672,"io_inputBus_bits_data_0_3", false,-1, 7,0);
    tracep->declBus(c+1673,"io_inputBus_bits_data_1_0", false,-1, 7,0);
    tracep->declBus(c+1674,"io_inputBus_bits_data_1_1", false,-1, 7,0);
    tracep->declBus(c+1675,"io_inputBus_bits_data_1_2", false,-1, 7,0);
    tracep->declBus(c+1676,"io_inputBus_bits_data_1_3", false,-1, 7,0);
    tracep->declBus(c+1677,"io_inputBus_bits_data_2_0", false,-1, 7,0);
    tracep->declBus(c+1678,"io_inputBus_bits_data_2_1", false,-1, 7,0);
    tracep->declBus(c+1679,"io_inputBus_bits_data_2_2", false,-1, 7,0);
    tracep->declBus(c+1680,"io_inputBus_bits_data_2_3", false,-1, 7,0);
    tracep->declBus(c+1681,"io_inputBus_bits_data_3_0", false,-1, 7,0);
    tracep->declBus(c+1682,"io_inputBus_bits_data_3_1", false,-1, 7,0);
    tracep->declBus(c+1683,"io_inputBus_bits_data_3_2", false,-1, 7,0);
    tracep->declBus(c+1684,"io_inputBus_bits_data_3_3", false,-1, 7,0);
    tracep->declBus(c+1685,"io_inputBus_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+1686,"io_inputBus_bits_bankConflict", false,-1);
    tracep->declBit(c+1687,"io_inputBus_bits_subWordMissReq", false,-1);
    tracep->declBit(c+1688,"io_inputBus_bits_subWordMissRsp", false,-1);
    tracep->declBit(c+364,"io_outputBus_ready", false,-1);
    tracep->declBit(c+1689,"io_outputBus_valid", false,-1);
    tracep->declBit(c+1690,"io_outputBus_bits_mask_0", false,-1);
    tracep->declBit(c+1691,"io_outputBus_bits_mask_1", false,-1);
    tracep->declBit(c+1692,"io_outputBus_bits_mask_2", false,-1);
    tracep->declBit(c+1693,"io_outputBus_bits_mask_3", false,-1);
    tracep->declBus(c+1694,"io_outputBus_bits_addr", false,-1, 31,0);
    tracep->declBus(c+1695,"io_outputBus_bits_data_0_0", false,-1, 7,0);
    tracep->declBus(c+1696,"io_outputBus_bits_data_0_1", false,-1, 7,0);
    tracep->declBus(c+1697,"io_outputBus_bits_data_0_2", false,-1, 7,0);
    tracep->declBus(c+1698,"io_outputBus_bits_data_0_3", false,-1, 7,0);
    tracep->declBus(c+1699,"io_outputBus_bits_data_1_0", false,-1, 7,0);
    tracep->declBus(c+1700,"io_outputBus_bits_data_1_1", false,-1, 7,0);
    tracep->declBus(c+1701,"io_outputBus_bits_data_1_2", false,-1, 7,0);
    tracep->declBus(c+1702,"io_outputBus_bits_data_1_3", false,-1, 7,0);
    tracep->declBus(c+1703,"io_outputBus_bits_data_2_0", false,-1, 7,0);
    tracep->declBus(c+1704,"io_outputBus_bits_data_2_1", false,-1, 7,0);
    tracep->declBus(c+1705,"io_outputBus_bits_data_2_2", false,-1, 7,0);
    tracep->declBus(c+1706,"io_outputBus_bits_data_2_3", false,-1, 7,0);
    tracep->declBus(c+1707,"io_outputBus_bits_data_3_0", false,-1, 7,0);
    tracep->declBus(c+1708,"io_outputBus_bits_data_3_1", false,-1, 7,0);
    tracep->declBus(c+1709,"io_outputBus_bits_data_3_2", false,-1, 7,0);
    tracep->declBus(c+1710,"io_outputBus_bits_data_3_3", false,-1, 7,0);
    tracep->declBus(c+1711,"io_outputBus_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+1712,"io_wdbAlmostFull", false,-1);
    tracep->declBit(c+2202,"enqPtr_w_Gen_io_entryValidList_0", false,-1);
    tracep->declBit(c+2203,"enqPtr_w_Gen_io_entryValidList_1", false,-1);
    tracep->declBit(c+2204,"enqPtr_w_Gen_io_entryValidList_2", false,-1);
    tracep->declBit(c+2205,"enqPtr_w_Gen_io_entryValidList_3", false,-1);
    tracep->declBus(c+2206,"enqPtr_w_Gen_io_enqPtr_cs", false,-1, 1,0);
    tracep->declBus(c+2207,"enqPtr_w_Gen_io_enqPtr_ns", false,-1, 1,0);
    tracep->declBit(c+2202,"deqPtr_w_Gen_io_entryValidList_0", false,-1);
    tracep->declBit(c+2203,"deqPtr_w_Gen_io_entryValidList_1", false,-1);
    tracep->declBit(c+2204,"deqPtr_w_Gen_io_entryValidList_2", false,-1);
    tracep->declBit(c+2205,"deqPtr_w_Gen_io_entryValidList_3", false,-1);
    tracep->declBit(c+2208,"deqPtr_w_Gen_io_entryFrozenList_0", false,-1);
    tracep->declBit(c+2209,"deqPtr_w_Gen_io_entryFrozenList_1", false,-1);
    tracep->declBit(c+2210,"deqPtr_w_Gen_io_entryFrozenList_2", false,-1);
    tracep->declBit(c+2211,"deqPtr_w_Gen_io_entryFrozenList_3", false,-1);
    tracep->declBus(c+2212,"deqPtr_w_Gen_io_deqPtr_cs", false,-1, 1,0);
    tracep->declBus(c+2213,"deqPtr_w_Gen_io_deqPtr_ns", false,-1, 1,0);
    tracep->declBit(c+2214,"mask_ram_0_0", false,-1);
    tracep->declBit(c+2215,"mask_ram_0_1", false,-1);
    tracep->declBit(c+2216,"mask_ram_0_2", false,-1);
    tracep->declBit(c+2217,"mask_ram_0_3", false,-1);
    tracep->declBit(c+2218,"mask_ram_1_0", false,-1);
    tracep->declBit(c+2219,"mask_ram_1_1", false,-1);
    tracep->declBit(c+2220,"mask_ram_1_2", false,-1);
    tracep->declBit(c+2221,"mask_ram_1_3", false,-1);
    tracep->declBit(c+2222,"mask_ram_2_0", false,-1);
    tracep->declBit(c+2223,"mask_ram_2_1", false,-1);
    tracep->declBit(c+2224,"mask_ram_2_2", false,-1);
    tracep->declBit(c+2225,"mask_ram_2_3", false,-1);
    tracep->declBit(c+2226,"mask_ram_3_0", false,-1);
    tracep->declBit(c+2227,"mask_ram_3_1", false,-1);
    tracep->declBit(c+2228,"mask_ram_3_2", false,-1);
    tracep->declBit(c+2229,"mask_ram_3_3", false,-1);
    tracep->declBus(c+2230,"addr_ram_0", false,-1, 31,0);
    tracep->declBus(c+2231,"addr_ram_1", false,-1, 31,0);
    tracep->declBus(c+2232,"addr_ram_2", false,-1, 31,0);
    tracep->declBus(c+2233,"addr_ram_3", false,-1, 31,0);
    tracep->declBus(c+2234,"data_ram_0_0_0", false,-1, 7,0);
    tracep->declBus(c+2235,"data_ram_0_0_1", false,-1, 7,0);
    tracep->declBus(c+2236,"data_ram_0_0_2", false,-1, 7,0);
    tracep->declBus(c+2237,"data_ram_0_0_3", false,-1, 7,0);
    tracep->declBus(c+2238,"data_ram_0_1_0", false,-1, 7,0);
    tracep->declBus(c+2239,"data_ram_0_1_1", false,-1, 7,0);
    tracep->declBus(c+2240,"data_ram_0_1_2", false,-1, 7,0);
    tracep->declBus(c+2241,"data_ram_0_1_3", false,-1, 7,0);
    tracep->declBus(c+2242,"data_ram_0_2_0", false,-1, 7,0);
    tracep->declBus(c+2243,"data_ram_0_2_1", false,-1, 7,0);
    tracep->declBus(c+2244,"data_ram_0_2_2", false,-1, 7,0);
    tracep->declBus(c+2245,"data_ram_0_2_3", false,-1, 7,0);
    tracep->declBus(c+2246,"data_ram_0_3_0", false,-1, 7,0);
    tracep->declBus(c+2247,"data_ram_0_3_1", false,-1, 7,0);
    tracep->declBus(c+2248,"data_ram_0_3_2", false,-1, 7,0);
    tracep->declBus(c+2249,"data_ram_0_3_3", false,-1, 7,0);
    tracep->declBus(c+2250,"data_ram_1_0_0", false,-1, 7,0);
    tracep->declBus(c+2251,"data_ram_1_0_1", false,-1, 7,0);
    tracep->declBus(c+2252,"data_ram_1_0_2", false,-1, 7,0);
    tracep->declBus(c+2253,"data_ram_1_0_3", false,-1, 7,0);
    tracep->declBus(c+2254,"data_ram_1_1_0", false,-1, 7,0);
    tracep->declBus(c+2255,"data_ram_1_1_1", false,-1, 7,0);
    tracep->declBus(c+2256,"data_ram_1_1_2", false,-1, 7,0);
    tracep->declBus(c+2257,"data_ram_1_1_3", false,-1, 7,0);
    tracep->declBus(c+2258,"data_ram_1_2_0", false,-1, 7,0);
    tracep->declBus(c+2259,"data_ram_1_2_1", false,-1, 7,0);
    tracep->declBus(c+2260,"data_ram_1_2_2", false,-1, 7,0);
    tracep->declBus(c+2261,"data_ram_1_2_3", false,-1, 7,0);
    tracep->declBus(c+2262,"data_ram_1_3_0", false,-1, 7,0);
    tracep->declBus(c+2263,"data_ram_1_3_1", false,-1, 7,0);
    tracep->declBus(c+2264,"data_ram_1_3_2", false,-1, 7,0);
    tracep->declBus(c+2265,"data_ram_1_3_3", false,-1, 7,0);
    tracep->declBus(c+2266,"data_ram_2_0_0", false,-1, 7,0);
    tracep->declBus(c+2267,"data_ram_2_0_1", false,-1, 7,0);
    tracep->declBus(c+2268,"data_ram_2_0_2", false,-1, 7,0);
    tracep->declBus(c+2269,"data_ram_2_0_3", false,-1, 7,0);
    tracep->declBus(c+2270,"data_ram_2_1_0", false,-1, 7,0);
    tracep->declBus(c+2271,"data_ram_2_1_1", false,-1, 7,0);
    tracep->declBus(c+2272,"data_ram_2_1_2", false,-1, 7,0);
    tracep->declBus(c+2273,"data_ram_2_1_3", false,-1, 7,0);
    tracep->declBus(c+2274,"data_ram_2_2_0", false,-1, 7,0);
    tracep->declBus(c+2275,"data_ram_2_2_1", false,-1, 7,0);
    tracep->declBus(c+2276,"data_ram_2_2_2", false,-1, 7,0);
    tracep->declBus(c+2277,"data_ram_2_2_3", false,-1, 7,0);
    tracep->declBus(c+2278,"data_ram_2_3_0", false,-1, 7,0);
    tracep->declBus(c+2279,"data_ram_2_3_1", false,-1, 7,0);
    tracep->declBus(c+2280,"data_ram_2_3_2", false,-1, 7,0);
    tracep->declBus(c+2281,"data_ram_2_3_3", false,-1, 7,0);
    tracep->declBus(c+2282,"data_ram_3_0_0", false,-1, 7,0);
    tracep->declBus(c+2283,"data_ram_3_0_1", false,-1, 7,0);
    tracep->declBus(c+2284,"data_ram_3_0_2", false,-1, 7,0);
    tracep->declBus(c+2285,"data_ram_3_0_3", false,-1, 7,0);
    tracep->declBus(c+2286,"data_ram_3_1_0", false,-1, 7,0);
    tracep->declBus(c+2287,"data_ram_3_1_1", false,-1, 7,0);
    tracep->declBus(c+2288,"data_ram_3_1_2", false,-1, 7,0);
    tracep->declBus(c+2289,"data_ram_3_1_3", false,-1, 7,0);
    tracep->declBus(c+2290,"data_ram_3_2_0", false,-1, 7,0);
    tracep->declBus(c+2291,"data_ram_3_2_1", false,-1, 7,0);
    tracep->declBus(c+2292,"data_ram_3_2_2", false,-1, 7,0);
    tracep->declBus(c+2293,"data_ram_3_2_3", false,-1, 7,0);
    tracep->declBus(c+2294,"data_ram_3_3_0", false,-1, 7,0);
    tracep->declBus(c+2295,"data_ram_3_3_1", false,-1, 7,0);
    tracep->declBus(c+2296,"data_ram_3_3_2", false,-1, 7,0);
    tracep->declBus(c+2297,"data_ram_3_3_3", false,-1, 7,0);
    tracep->declBus(c+2298,"instrId_ram_0", false,-1, 1,0);
    tracep->declBus(c+2299,"instrId_ram_1", false,-1, 1,0);
    tracep->declBus(c+2300,"instrId_ram_2", false,-1, 1,0);
    tracep->declBus(c+2301,"instrId_ram_3", false,-1, 1,0);
    tracep->declBus(c+2206,"enqPtr", false,-1, 1,0);
    tracep->declBus(c+2212,"deqPtr", false,-1, 1,0);
    tracep->declBit(c+2202,"entryValid_0", false,-1);
    tracep->declBit(c+2203,"entryValid_1", false,-1);
    tracep->declBit(c+2204,"entryValid_2", false,-1);
    tracep->declBit(c+2205,"entryValid_3", false,-1);
    tracep->declBit(c+2208,"entryFrozen_0", false,-1);
    tracep->declBit(c+2209,"entryFrozen_1", false,-1);
    tracep->declBit(c+2210,"entryFrozen_2", false,-1);
    tracep->declBit(c+2211,"entryFrozen_3", false,-1);
    tracep->declBit(c+2302,"doEnq", false,-1);
    tracep->declBit(c+366,"doDeq", false,-1);
    tracep->declBus(c+2207,"enqPtr_w", false,-1, 1,0);
    tracep->declBus(c+2213,"deqPtr_w", false,-1, 1,0);
    tracep->declBit(c+2303,"meltMatch_0", false,-1);
    tracep->declBit(c+2304,"meltMatch_1", false,-1);
    tracep->declBit(c+2305,"meltMatch_2", false,-1);
    tracep->declBit(c+2306,"meltMatch_3", false,-1);
    tracep->declBus(c+2307,"meltPtr_w_hi_1", false,-1, 1,0);
    tracep->declBus(c+2308,"meltPtr_w_lo_1", false,-1, 1,0);
    tracep->declBus(c+2309,"meltPtr_w", false,-1, 1,0);
    tracep->declBit(c+2310,"full", false,-1);
    tracep->declBus(c+2311,"unfrozenCount", false,-1, 2,0);
    tracep->declBit(c+2312,"empty", false,-1);
    tracep->pushNamePrefix("deqPtr_w_Gen ");
    tracep->declBit(c+2202,"io_entryValidList_0", false,-1);
    tracep->declBit(c+2203,"io_entryValidList_1", false,-1);
    tracep->declBit(c+2204,"io_entryValidList_2", false,-1);
    tracep->declBit(c+2205,"io_entryValidList_3", false,-1);
    tracep->declBit(c+2208,"io_entryFrozenList_0", false,-1);
    tracep->declBit(c+2209,"io_entryFrozenList_1", false,-1);
    tracep->declBit(c+2210,"io_entryFrozenList_2", false,-1);
    tracep->declBit(c+2211,"io_entryFrozenList_3", false,-1);
    tracep->declBus(c+2212,"io_deqPtr_cs", false,-1, 1,0);
    tracep->declBus(c+2213,"io_deqPtr_ns", false,-1, 1,0);
    tracep->declBus(c+2313,"UnfrozenValidList", false,-1, 3,0);
    tracep->declBus(c+2314,"muxSel", false,-1, 1,0);
    tracep->declBit(c+2315,"cyclicValidList_0", false,-1);
    tracep->declBus(c+2316,"muxSel_1", false,-1, 1,0);
    tracep->declBit(c+2317,"cyclicValidList_1", false,-1);
    tracep->declBus(c+2318,"muxSel_2", false,-1, 1,0);
    tracep->declBit(c+2319,"cyclicValidList_2", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("enqPtr_w_Gen ");
    tracep->declBit(c+2202,"io_entryValidList_0", false,-1);
    tracep->declBit(c+2203,"io_entryValidList_1", false,-1);
    tracep->declBit(c+2204,"io_entryValidList_2", false,-1);
    tracep->declBit(c+2205,"io_entryValidList_3", false,-1);
    tracep->declBus(c+2206,"io_enqPtr_cs", false,-1, 1,0);
    tracep->declBus(c+2207,"io_enqPtr_ns", false,-1, 1,0);
    tracep->declBus(c+2320,"muxSel", false,-1, 1,0);
    tracep->declBit(c+2321,"cyclicValidList_0", false,-1);
    tracep->declBus(c+2322,"muxSel_1", false,-1, 1,0);
    tracep->declBit(c+2323,"cyclicValidList_1", false,-1);
    tracep->declBus(c+2324,"muxSel_2", false,-1, 1,0);
    tracep->declBit(c+2325,"cyclicValidList_2", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("coreRsp_Q ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+1713,"io_enq_ready", false,-1);
    tracep->declBit(c+1714,"io_enq_valid", false,-1);
    tracep->declBus(c+1715,"io_enq_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1654,"io_enq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1655,"io_enq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1656,"io_enq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1657,"io_enq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1716,"io_enq_bits_activeMask_0", false,-1);
    tracep->declBit(c+1717,"io_enq_bits_activeMask_1", false,-1);
    tracep->declBit(c+1718,"io_enq_bits_activeMask_2", false,-1);
    tracep->declBit(c+1719,"io_enq_bits_activeMask_3", false,-1);
    tracep->declBit(c+1544,"io_deq_ready", false,-1);
    tracep->declBit(c+1545,"io_deq_valid", false,-1);
    tracep->declBus(c+1546,"io_deq_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1547,"io_deq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1548,"io_deq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1549,"io_deq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1550,"io_deq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1551,"io_deq_bits_activeMask_0", false,-1);
    tracep->declBit(c+1552,"io_deq_bits_activeMask_1", false,-1);
    tracep->declBit(c+1553,"io_deq_bits_activeMask_2", false,-1);
    tracep->declBit(c+1554,"io_deq_bits_activeMask_3", false,-1);
    tracep->declBus(c+1720,"io_count", false,-1, 2,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+2326+i*1,"ram_instrId", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_instrId_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+2330,"ram_instrId_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+1546,"ram_instrId_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+1715,"ram_instrId_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+2331,"ram_instrId_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_instrId_MPORT_mask", false,-1);
    tracep->declBit(c+2332,"ram_instrId_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+2333+i*1,"ram_data_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_data_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+2330,"ram_data_0_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+1547,"ram_data_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+1654,"ram_data_0_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2331,"ram_data_0_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_data_0_MPORT_mask", false,-1);
    tracep->declBit(c+2332,"ram_data_0_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+2337+i*1,"ram_data_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_data_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+2330,"ram_data_1_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+1548,"ram_data_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+1655,"ram_data_1_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2331,"ram_data_1_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_data_1_MPORT_mask", false,-1);
    tracep->declBit(c+2332,"ram_data_1_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+2341+i*1,"ram_data_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_data_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+2330,"ram_data_2_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+1549,"ram_data_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+1656,"ram_data_2_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2331,"ram_data_2_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_data_2_MPORT_mask", false,-1);
    tracep->declBit(c+2332,"ram_data_2_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+2345+i*1,"ram_data_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_data_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+2330,"ram_data_3_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+1550,"ram_data_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+1657,"ram_data_3_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2331,"ram_data_3_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_data_3_MPORT_mask", false,-1);
    tracep->declBit(c+2332,"ram_data_3_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+2349+i*1,"ram_activeMask_0", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_activeMask_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+2330,"ram_activeMask_0_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+1551,"ram_activeMask_0_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+1716,"ram_activeMask_0_MPORT_data", false,-1);
    tracep->declBus(c+2331,"ram_activeMask_0_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_activeMask_0_MPORT_mask", false,-1);
    tracep->declBit(c+2332,"ram_activeMask_0_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+2353+i*1,"ram_activeMask_1", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_activeMask_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+2330,"ram_activeMask_1_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+1552,"ram_activeMask_1_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+1717,"ram_activeMask_1_MPORT_data", false,-1);
    tracep->declBus(c+2331,"ram_activeMask_1_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_activeMask_1_MPORT_mask", false,-1);
    tracep->declBit(c+2332,"ram_activeMask_1_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+2357+i*1,"ram_activeMask_2", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_activeMask_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+2330,"ram_activeMask_2_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+1553,"ram_activeMask_2_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+1718,"ram_activeMask_2_MPORT_data", false,-1);
    tracep->declBus(c+2331,"ram_activeMask_2_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_activeMask_2_MPORT_mask", false,-1);
    tracep->declBit(c+2332,"ram_activeMask_2_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+2361+i*1,"ram_activeMask_3", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_activeMask_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+2330,"ram_activeMask_3_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+1554,"ram_activeMask_3_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+1719,"ram_activeMask_3_MPORT_data", false,-1);
    tracep->declBus(c+2331,"ram_activeMask_3_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_activeMask_3_MPORT_mask", false,-1);
    tracep->declBit(c+2332,"ram_activeMask_3_MPORT_en", false,-1);
    tracep->declBus(c+2331,"enq_ptr_value", false,-1, 1,0);
    tracep->declBus(c+2330,"deq_ptr_value", false,-1, 1,0);
    tracep->declBit(c+2365,"maybe_full", false,-1);
    tracep->declBit(c+2366,"ptr_match", false,-1);
    tracep->declBit(c+2367,"empty", false,-1);
    tracep->declBit(c+2368,"full", false,-1);
    tracep->declBit(c+2332,"do_enq", false,-1);
    tracep->declBit(c+2369,"do_deq", false,-1);
    tracep->declBus(c+2370,"ptr_diff", false,-1, 1,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("memRsp_Q ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+1586,"io_enq_ready", false,-1);
    tracep->declBit(c+1587,"io_enq_valid", false,-1);
    tracep->declBus(c+391,"io_enq_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"io_enq_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"io_enq_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"io_enq_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"io_enq_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+1721,"io_deq_ready", false,-1);
    tracep->declBit(c+1722,"io_deq_valid", false,-1);
    tracep->declBus(c+1723,"io_deq_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+1724,"io_deq_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+1725,"io_deq_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+1726,"io_deq_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+1727,"io_deq_bits_d_data_3", false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+2371+i*1,"ram_d_addr", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_d_addr_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+2373,"ram_d_addr_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+1723,"ram_d_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+391,"ram_d_addr_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+2374,"ram_d_addr_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_d_addr_MPORT_mask", false,-1);
    tracep->declBit(c+2375,"ram_d_addr_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+2376+i*1,"ram_d_data_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_d_data_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+2373,"ram_d_data_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+1724,"ram_d_data_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+392,"ram_d_data_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+2374,"ram_d_data_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_d_data_0_MPORT_mask", false,-1);
    tracep->declBit(c+2375,"ram_d_data_0_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+2378+i*1,"ram_d_data_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_d_data_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+2373,"ram_d_data_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+1725,"ram_d_data_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+393,"ram_d_data_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+2374,"ram_d_data_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_d_data_1_MPORT_mask", false,-1);
    tracep->declBit(c+2375,"ram_d_data_1_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+2380+i*1,"ram_d_data_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_d_data_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+2373,"ram_d_data_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+1726,"ram_d_data_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+394,"ram_d_data_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+2374,"ram_d_data_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_d_data_2_MPORT_mask", false,-1);
    tracep->declBit(c+2375,"ram_d_data_2_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+2382+i*1,"ram_d_data_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_d_data_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+2373,"ram_d_data_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+1727,"ram_d_data_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+395,"ram_d_data_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+2374,"ram_d_data_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_d_data_3_MPORT_mask", false,-1);
    tracep->declBit(c+2375,"ram_d_data_3_MPORT_en", false,-1);
    tracep->declBit(c+2374,"enq_ptr_value", false,-1);
    tracep->declBit(c+2373,"deq_ptr_value", false,-1);
    tracep->declBit(c+2384,"maybe_full", false,-1);
    tracep->declBit(c+2385,"ptr_match", false,-1);
    tracep->declBit(c+2386,"empty", false,-1);
    tracep->declBit(c+2387,"full", false,-1);
    tracep->declBit(c+2375,"do_enq", false,-1);
    tracep->declBit(c+2388,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("icache ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+52667,"io_coreReq_ready", false,-1);
    tracep->declBit(c+1516,"io_coreReq_valid", false,-1);
    tracep->declBus(c+1517,"io_coreReq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+1518,"io_coreReq_bits_warpid", false,-1, 1,0);
    tracep->declBit(c+1524,"io_externalFlushPipe_valid", false,-1);
    tracep->declBus(c+1525,"io_externalFlushPipe_bits_warpid", false,-1, 1,0);
    tracep->declBit(c+1519,"io_coreRsp_valid", false,-1);
    tracep->declBus(c+1520,"io_coreRsp_bits_addr", false,-1, 31,0);
    tracep->declBus(c+1521,"io_coreRsp_bits_data", false,-1, 31,0);
    tracep->declBus(c+1522,"io_coreRsp_bits_warpid", false,-1, 1,0);
    tracep->declBus(c+1523,"io_coreRsp_bits_status", false,-1, 1,0);
    tracep->declBit(c+1584,"io_memRsp_ready", false,-1);
    tracep->declBit(c+1585,"io_memRsp_valid", false,-1);
    tracep->declBus(c+391,"io_memRsp_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"io_memRsp_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"io_memRsp_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"io_memRsp_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"io_memRsp_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+5,"io_memReq_ready", false,-1);
    tracep->declBit(c+1569,"io_memReq_valid", false,-1);
    tracep->declBus(c+1570,"io_memReq_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+1571,"io_memReq_bits_a_addr", false,-1, 31,0);
    tracep->declBit(c+52617,"tagAccess_clock", false,-1);
    tracep->declBit(c+52618,"tagAccess_reset", false,-1);
    tracep->declBit(c+2389,"tagAccess_io_r_req_valid", false,-1);
    tracep->declBus(c+2390,"tagAccess_io_r_req_bits_setIdx", false,-1, 4,0);
    tracep->declBus(c+2391,"tagAccess_io_tagFromCore_st1", false,-1, 22,0);
    tracep->declBit(c+52667,"tagAccess_io_coreReqReady", false,-1);
    tracep->declBit(c+2392,"tagAccess_io_w_req_valid", false,-1);
    tracep->declBus(c+2393,"tagAccess_io_w_req_bits_setIdx", false,-1, 4,0);
    tracep->declBus(c+2394,"tagAccess_io_w_req_bits_data_0", false,-1, 22,0);
    tracep->declBus(c+2394,"tagAccess_io_w_req_bits_data_1", false,-1, 22,0);
    tracep->declBus(c+2395,"tagAccess_io_waymaskReplacement", false,-1, 1,0);
    tracep->declBus(c+2396,"tagAccess_io_waymaskHit_st1", false,-1, 1,0);
    tracep->declBit(c+2397,"tagAccess_io_hit_st1", false,-1);
    tracep->declBit(c+52617,"dataAccess_clock", false,-1);
    tracep->declBit(c+52618,"dataAccess_reset", false,-1);
    tracep->declBit(c+2389,"dataAccess_io_r_req_valid", false,-1);
    tracep->declBus(c+2390,"dataAccess_io_r_req_bits_setIdx", false,-1, 4,0);
    tracep->declArray(c+2398,"dataAccess_io_r_resp_data_0", false,-1, 127,0);
    tracep->declArray(c+2402,"dataAccess_io_r_resp_data_1", false,-1, 127,0);
    tracep->declBit(c+2392,"dataAccess_io_w_req_valid", false,-1);
    tracep->declBus(c+2393,"dataAccess_io_w_req_bits_setIdx", false,-1, 4,0);
    tracep->declArray(c+2406,"dataAccess_io_w_req_bits_data_0", false,-1, 127,0);
    tracep->declArray(c+2406,"dataAccess_io_w_req_bits_data_1", false,-1, 127,0);
    tracep->declBus(c+2395,"dataAccess_io_w_req_bits_waymask", false,-1, 1,0);
    tracep->declBit(c+52617,"mshrAccess_clock", false,-1);
    tracep->declBit(c+52618,"mshrAccess_reset", false,-1);
    tracep->declBit(c+2410,"mshrAccess_io_missReq_ready", false,-1);
    tracep->declBit(c+2411,"mshrAccess_io_missReq_valid", false,-1);
    tracep->declBus(c+2412,"mshrAccess_io_missReq_bits_blockAddr", false,-1, 27,0);
    tracep->declBus(c+2413,"mshrAccess_io_missReq_bits_targetInfo", false,-1, 1,0);
    tracep->declBit(c+2414,"mshrAccess_io_missRspIn_ready", false,-1);
    tracep->declBit(c+2415,"mshrAccess_io_missRspIn_valid", false,-1);
    tracep->declBus(c+2416,"mshrAccess_io_missRspIn_bits_blockAddr", false,-1, 27,0);
    tracep->declBit(c+2417,"mshrAccess_io_missRspOut_valid", false,-1);
    tracep->declBus(c+2418,"mshrAccess_io_missRspOut_bits_blockAddr", false,-1, 27,0);
    tracep->declBit(c+5,"mshrAccess_io_miss2mem_ready", false,-1);
    tracep->declBit(c+1569,"mshrAccess_io_miss2mem_valid", false,-1);
    tracep->declBus(c+2419,"mshrAccess_io_miss2mem_bits_blockAddr", false,-1, 27,0);
    tracep->declBus(c+1570,"mshrAccess_io_miss2mem_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+52617,"memRsp_Q_clock", false,-1);
    tracep->declBit(c+52618,"memRsp_Q_reset", false,-1);
    tracep->declBit(c+1584,"memRsp_Q_io_enq_ready", false,-1);
    tracep->declBit(c+1585,"memRsp_Q_io_enq_valid", false,-1);
    tracep->declBus(c+391,"memRsp_Q_io_enq_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"memRsp_Q_io_enq_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"memRsp_Q_io_enq_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"memRsp_Q_io_enq_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"memRsp_Q_io_enq_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+2414,"memRsp_Q_io_deq_ready", false,-1);
    tracep->declBit(c+2415,"memRsp_Q_io_deq_valid", false,-1);
    tracep->declBus(c+2420,"memRsp_Q_io_deq_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+2421,"memRsp_Q_io_deq_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+2422,"memRsp_Q_io_deq_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+2423,"memRsp_Q_io_deq_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+2424,"memRsp_Q_io_deq_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+2425,"ShouldFlushCoreRsp_st0", false,-1);
    tracep->declBit(c+2426,"coreReqFire_st1", false,-1);
    tracep->declBus(c+2427,"warpid_st1", false,-1, 1,0);
    tracep->declBit(c+2428,"ShouldFlushCoreRsp_st1", false,-1);
    tracep->declBit(c+2429,"coreReqFire_st2", false,-1);
    tracep->declBit(c+2411,"cacheMiss_st1", false,-1);
    tracep->declBit(c+2430,"wayidx_hit_st1", false,-1);
    tracep->declBus(c+1522,"warpid_st2", false,-1, 1,0);
    tracep->declBus(c+2431,"addr_st1", false,-1, 31,0);
    tracep->declBus(c+1520,"addr_st2", false,-1, 31,0);
    tracep->declBus(c+2432,"pipeReqAddr_st1", false,-1, 31,0);
    tracep->declQuad(c+2433,"memRsp_QData_lo", false,-1, 63,0);
    tracep->declQuad(c+2435,"memRsp_QData_hi", false,-1, 63,0);
    tracep->declArray(c+2398,"dataAccess_data_0", false,-1, 127,0);
    tracep->declArray(c+2402,"dataAccess_data_1", false,-1, 127,0);
    tracep->declBus(c+2437,"blockOffset_sel_st1", false,-1, 1,0);
    tracep->declBus(c+1521,"data_after_blockOffset_st2", false,-1, 31,0);
    tracep->declBit(c+2438,"OrderViolation_st2", false,-1);
    tracep->declBit(c+2439,"Status_st1_REG", false,-1);
    tracep->declBit(c+2440,"warpIdMatch2_st1", false,-1);
    tracep->declBit(c+2441,"cacheMiss_st2", false,-1);
    tracep->declBus(c+2442,"warpid_st3", false,-1, 1,0);
    tracep->declBit(c+2443,"warpIdMatch3_st1", false,-1);
    tracep->declBit(c+2444,"cacheMiss_st3", false,-1);
    tracep->declBit(c+2445,"OrderViolation_st3", false,-1);
    tracep->declBit(c+2446,"OrderViolation_st1", false,-1);
    tracep->declBit(c+2447,"Status_st2_REG", false,-1);
    tracep->declBus(c+2448,"Status_st2_REG_1", false,-1, 1,0);
    tracep->pushNamePrefix("dataAccess ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+2389,"io_r_req_valid", false,-1);
    tracep->declBus(c+2390,"io_r_req_bits_setIdx", false,-1, 4,0);
    tracep->declArray(c+2398,"io_r_resp_data_0", false,-1, 127,0);
    tracep->declArray(c+2402,"io_r_resp_data_1", false,-1, 127,0);
    tracep->declBit(c+2392,"io_w_req_valid", false,-1);
    tracep->declBus(c+2393,"io_w_req_bits_setIdx", false,-1, 4,0);
    tracep->declArray(c+2406,"io_w_req_bits_data_0", false,-1, 127,0);
    tracep->declArray(c+2406,"io_w_req_bits_data_1", false,-1, 127,0);
    tracep->declBus(c+2395,"io_w_req_bits_waymask", false,-1, 1,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declArray(c+2449+i*4,"array_0", true,(i+0), 127,0);
    }
    tracep->declBit(c+2577,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+2578,"array_0_raw_rdata_addr", false,-1, 4,0);
    tracep->declArray(c+2579,"array_0_raw_rdata_data", false,-1, 127,0);
    tracep->declArray(c+2406,"array_0_MPORT_data", false,-1, 127,0);
    tracep->declBus(c+2393,"array_0_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+2583,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+2392,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+2577,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+2578,"array_0_raw_rdata_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declArray(c+2584+i*4,"array_1", true,(i+0), 127,0);
    }
    tracep->declBit(c+2712,"array_1_raw_rdata_en", false,-1);
    tracep->declBus(c+2713,"array_1_raw_rdata_addr", false,-1, 4,0);
    tracep->declArray(c+2714,"array_1_raw_rdata_data", false,-1, 127,0);
    tracep->declArray(c+2406,"array_1_MPORT_data", false,-1, 127,0);
    tracep->declBus(c+2393,"array_1_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+2718,"array_1_MPORT_mask", false,-1);
    tracep->declBit(c+2392,"array_1_MPORT_en", false,-1);
    tracep->declBit(c+2712,"array_1_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+2713,"array_1_raw_rdata_addr_pipe_0", false,-1, 4,0);
    tracep->declQuad(c+2719,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+2721,"bypass_wdata_xor", false,-1);
    tracep->declQuad(c+2722,"bypass_wdata_lfsr_1", false,-1, 63,0);
    tracep->declBit(c+2724,"bypass_wdata_xor_1", false,-1);
    tracep->declBit(c+2725,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+2726,"bypass_mask_waddr_reg", false,-1, 4,0);
    tracep->declBus(c+2727,"bypass_mask_raddr_reg", false,-1, 4,0);
    tracep->declBus(c+2728,"bypass_mask_bypass_REG", false,-1, 1,0);
    tracep->declBus(c+2729,"bypass_mask_bypass", false,-1, 1,0);
    tracep->declArray(c+2730,"bypass_wdata_0", false,-1, 127,0);
    tracep->declArray(c+2734,"bypass_wdata_1", false,-1, 127,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("memRsp_Q ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+1584,"io_enq_ready", false,-1);
    tracep->declBit(c+1585,"io_enq_valid", false,-1);
    tracep->declBus(c+391,"io_enq_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"io_enq_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"io_enq_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"io_enq_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"io_enq_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+2414,"io_deq_ready", false,-1);
    tracep->declBit(c+2415,"io_deq_valid", false,-1);
    tracep->declBus(c+2420,"io_deq_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+2421,"io_deq_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+2422,"io_deq_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+2423,"io_deq_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+2424,"io_deq_bits_d_data_3", false,-1, 31,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+2738+i*1,"ram_d_addr", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_d_addr_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+2740,"ram_d_addr_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2420,"ram_d_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+391,"ram_d_addr_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+2741,"ram_d_addr_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_d_addr_MPORT_mask", false,-1);
    tracep->declBit(c+2742,"ram_d_addr_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+2743+i*1,"ram_d_data_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_d_data_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+2740,"ram_d_data_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2421,"ram_d_data_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+392,"ram_d_data_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+2741,"ram_d_data_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_d_data_0_MPORT_mask", false,-1);
    tracep->declBit(c+2742,"ram_d_data_0_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+2745+i*1,"ram_d_data_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_d_data_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+2740,"ram_d_data_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2422,"ram_d_data_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+393,"ram_d_data_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+2741,"ram_d_data_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_d_data_1_MPORT_mask", false,-1);
    tracep->declBit(c+2742,"ram_d_data_1_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+2747+i*1,"ram_d_data_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_d_data_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+2740,"ram_d_data_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2423,"ram_d_data_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+394,"ram_d_data_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+2741,"ram_d_data_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_d_data_2_MPORT_mask", false,-1);
    tracep->declBit(c+2742,"ram_d_data_2_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+2749+i*1,"ram_d_data_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_d_data_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+2740,"ram_d_data_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2424,"ram_d_data_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+395,"ram_d_data_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+2741,"ram_d_data_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_d_data_3_MPORT_mask", false,-1);
    tracep->declBit(c+2742,"ram_d_data_3_MPORT_en", false,-1);
    tracep->declBit(c+2741,"enq_ptr_value", false,-1);
    tracep->declBit(c+2740,"deq_ptr_value", false,-1);
    tracep->declBit(c+2751,"maybe_full", false,-1);
    tracep->declBit(c+2752,"ptr_match", false,-1);
    tracep->declBit(c+2753,"empty", false,-1);
    tracep->declBit(c+2754,"full", false,-1);
    tracep->declBit(c+2742,"do_enq", false,-1);
    tracep->declBit(c+2392,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mshrAccess ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+2410,"io_missReq_ready", false,-1);
    tracep->declBit(c+2411,"io_missReq_valid", false,-1);
    tracep->declBus(c+2412,"io_missReq_bits_blockAddr", false,-1, 27,0);
    tracep->declBus(c+2413,"io_missReq_bits_targetInfo", false,-1, 1,0);
    tracep->declBit(c+2414,"io_missRspIn_ready", false,-1);
    tracep->declBit(c+2415,"io_missRspIn_valid", false,-1);
    tracep->declBus(c+2416,"io_missRspIn_bits_blockAddr", false,-1, 27,0);
    tracep->declBit(c+2417,"io_missRspOut_valid", false,-1);
    tracep->declBus(c+2418,"io_missRspOut_bits_blockAddr", false,-1, 27,0);
    tracep->declBit(c+5,"io_miss2mem_ready", false,-1);
    tracep->declBit(c+1569,"io_miss2mem_valid", false,-1);
    tracep->declBus(c+2419,"io_miss2mem_bits_blockAddr", false,-1, 27,0);
    tracep->declBus(c+1570,"io_miss2mem_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+2755,"subentryStatus_io_valid_list", false,-1, 3,0);
    tracep->declBit(c+2756,"subentryStatus_io_full", false,-1);
    tracep->declBus(c+2757,"subentryStatus_io_next", false,-1, 1,0);
    tracep->declBus(c+2758,"subentryStatus_io_used", false,-1, 2,0);
    tracep->declBus(c+2759,"entryStatus_io_valid_list", false,-1, 3,0);
    tracep->declBit(c+2760,"entryStatus_io_full", false,-1);
    tracep->declBus(c+2761,"entryStatus_io_next", false,-1, 1,0);
    tracep->declBus(c+2762,"entryStatus_io_used", false,-1, 2,0);
    tracep->declBus(c+2763,"hasSendStatus_io_valid_list", false,-1, 3,0);
    tracep->declBit(c+2764,"hasSendStatus_io_full", false,-1);
    tracep->declBus(c+2765,"hasSendStatus_io_next", false,-1, 1,0);
    tracep->declBus(c+2766,"hasSendStatus_io_used", false,-1, 2,0);
    tracep->declBus(c+2767,"blockAddr_Access_0", false,-1, 27,0);
    tracep->declBus(c+2768,"blockAddr_Access_1", false,-1, 27,0);
    tracep->declBus(c+2769,"blockAddr_Access_2", false,-1, 27,0);
    tracep->declBus(c+2770,"blockAddr_Access_3", false,-1, 27,0);
    tracep->declBus(c+2771,"targetInfo_Accesss_0_0", false,-1, 1,0);
    tracep->declBus(c+2772,"targetInfo_Accesss_1_0", false,-1, 1,0);
    tracep->declBus(c+2773,"targetInfo_Accesss_2_0", false,-1, 1,0);
    tracep->declBus(c+2774,"targetInfo_Accesss_3_0", false,-1, 1,0);
    tracep->declBit(c+2775,"subentry_valid_0_0", false,-1);
    tracep->declBit(c+2776,"subentry_valid_0_1", false,-1);
    tracep->declBit(c+2777,"subentry_valid_0_2", false,-1);
    tracep->declBit(c+2778,"subentry_valid_0_3", false,-1);
    tracep->declBit(c+2779,"subentry_valid_1_0", false,-1);
    tracep->declBit(c+2780,"subentry_valid_1_1", false,-1);
    tracep->declBit(c+2781,"subentry_valid_1_2", false,-1);
    tracep->declBit(c+2782,"subentry_valid_1_3", false,-1);
    tracep->declBit(c+2783,"subentry_valid_2_0", false,-1);
    tracep->declBit(c+2784,"subentry_valid_2_1", false,-1);
    tracep->declBit(c+2785,"subentry_valid_2_2", false,-1);
    tracep->declBit(c+2786,"subentry_valid_2_3", false,-1);
    tracep->declBit(c+2787,"subentry_valid_3_0", false,-1);
    tracep->declBit(c+2788,"subentry_valid_3_1", false,-1);
    tracep->declBit(c+2789,"subentry_valid_3_2", false,-1);
    tracep->declBit(c+2790,"subentry_valid_3_3", false,-1);
    tracep->declBit(c+2791,"missRsqBusy", false,-1);
    tracep->declBus(c+2792,"missRspInHoldingbA_REG", false,-1, 27,0);
    tracep->declBus(c+2793,"missRspInHoldingbA", false,-1, 27,0);
    tracep->declBus(c+2794,"entry_valid", false,-1, 3,0);
    tracep->declBus(c+2795,"entryMatchMissRsp", false,-1, 3,0);
    tracep->declBus(c+2796,"subentry_selected_hi", false,-1, 1,0);
    tracep->declBus(c+2797,"subentry_selected_lo", false,-1, 1,0);
    tracep->declBus(c+2798,"subentry_next2cancel", false,-1, 1,0);
    tracep->declBus(c+2799,"entryMatchMissReq", false,-1, 3,0);
    tracep->declBit(c+2800,"secondary_miss", false,-1);
    tracep->declBit(c+2801,"primary_miss", false,-1);
    tracep->declBit(c+2802,"ReqConflictWithRsp", false,-1);
    tracep->declBus(c+2803,"tAEntryIdx_hi", false,-1, 1,0);
    tracep->declBus(c+2804,"tAEntryIdx_lo", false,-1, 1,0);
    tracep->declBus(c+2805,"tAEntryIdx", false,-1, 1,0);
    tracep->declBus(c+2806,"tASubEntryIdx", false,-1, 1,0);
    tracep->declBit(c+2807,"has_send2mem_0", false,-1);
    tracep->declBit(c+2808,"has_send2mem_1", false,-1);
    tracep->declBit(c+2809,"has_send2mem_2", false,-1);
    tracep->declBit(c+2810,"has_send2mem_3", false,-1);
    tracep->declBit(c+367,"miss2mem_fire", false,-1);
    tracep->pushNamePrefix("entryStatus ");
    tracep->declBus(c+2759,"io_valid_list", false,-1, 3,0);
    tracep->declBit(c+2760,"io_full", false,-1);
    tracep->declBus(c+2761,"io_next", false,-1, 1,0);
    tracep->declBus(c+2762,"io_used", false,-1, 2,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("hasSendStatus ");
    tracep->declBus(c+2763,"io_valid_list", false,-1, 3,0);
    tracep->declBit(c+2764,"io_full", false,-1);
    tracep->declBus(c+2765,"io_next", false,-1, 1,0);
    tracep->declBus(c+2766,"io_used", false,-1, 2,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("subentryStatus ");
    tracep->declBus(c+2755,"io_valid_list", false,-1, 3,0);
    tracep->declBit(c+2756,"io_full", false,-1);
    tracep->declBus(c+2757,"io_next", false,-1, 1,0);
    tracep->declBus(c+2758,"io_used", false,-1, 2,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("l1Cache2L2Arb ");
    tracep->declBit(c+5,"io_memReqVecIn_0_ready", false,-1);
    tracep->declBit(c+1569,"io_memReqVecIn_0_valid", false,-1);
    tracep->declBus(c+1570,"io_memReqVecIn_0_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+1571,"io_memReqVecIn_0_bits_a_addr", false,-1, 31,0);
    tracep->declBit(c+363,"io_memReqVecIn_1_ready", false,-1);
    tracep->declBit(c+1572,"io_memReqVecIn_1_valid", false,-1);
    tracep->declBus(c+1573,"io_memReqVecIn_1_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+1574,"io_memReqVecIn_1_bits_a_source", false,-1, 1,0);
    tracep->declBus(c+1575,"io_memReqVecIn_1_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+1576,"io_memReqVecIn_1_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+1577,"io_memReqVecIn_1_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+1578,"io_memReqVecIn_1_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+1579,"io_memReqVecIn_1_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+1580,"io_memReqVecIn_1_bits_a_mask_0", false,-1);
    tracep->declBit(c+1581,"io_memReqVecIn_1_bits_a_mask_1", false,-1);
    tracep->declBit(c+1582,"io_memReqVecIn_1_bits_a_mask_2", false,-1);
    tracep->declBit(c+1583,"io_memReqVecIn_1_bits_a_mask_3", false,-1);
    tracep->declBit(c+5,"io_memReqOut_ready", false,-1);
    tracep->declBit(c+397,"io_memReqOut_valid", false,-1);
    tracep->declBus(c+398,"io_memReqOut_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+399,"io_memReqOut_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+400,"io_memReqOut_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+401,"io_memReqOut_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+402,"io_memReqOut_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+403,"io_memReqOut_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+404,"io_memReqOut_bits_a_mask_0", false,-1);
    tracep->declBit(c+405,"io_memReqOut_bits_a_mask_1", false,-1);
    tracep->declBit(c+406,"io_memReqOut_bits_a_mask_2", false,-1);
    tracep->declBit(c+407,"io_memReqOut_bits_a_mask_3", false,-1);
    tracep->declBus(c+408,"io_memReqOut_bits_a_source", false,-1, 2,0);
    tracep->declBit(c+389,"io_memRspIn_ready", false,-1);
    tracep->declBit(c+390,"io_memRspIn_valid", false,-1);
    tracep->declBus(c+391,"io_memRspIn_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"io_memRspIn_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"io_memRspIn_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"io_memRspIn_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"io_memRspIn_bits_d_data_3", false,-1, 31,0);
    tracep->declBus(c+396,"io_memRspIn_bits_d_source", false,-1, 2,0);
    tracep->declBit(c+1584,"io_memRspVecOut_0_ready", false,-1);
    tracep->declBit(c+1585,"io_memRspVecOut_0_valid", false,-1);
    tracep->declBus(c+391,"io_memRspVecOut_0_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"io_memRspVecOut_0_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"io_memRspVecOut_0_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"io_memRspVecOut_0_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"io_memRspVecOut_0_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+1586,"io_memRspVecOut_1_ready", false,-1);
    tracep->declBit(c+1587,"io_memRspVecOut_1_valid", false,-1);
    tracep->declBus(c+391,"io_memRspVecOut_1_bits_d_addr", false,-1, 31,0);
    tracep->declBus(c+392,"io_memRspVecOut_1_bits_d_data_0", false,-1, 31,0);
    tracep->declBus(c+393,"io_memRspVecOut_1_bits_d_data_1", false,-1, 31,0);
    tracep->declBus(c+394,"io_memRspVecOut_1_bits_d_data_2", false,-1, 31,0);
    tracep->declBus(c+395,"io_memRspVecOut_1_bits_d_data_3", false,-1, 31,0);
    tracep->declBit(c+5,"memReqArb_io_in_0_ready", false,-1);
    tracep->declBit(c+1569,"memReqArb_io_in_0_valid", false,-1);
    tracep->declBus(c+1571,"memReqArb_io_in_0_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+2811,"memReqArb_io_in_0_bits_a_source", false,-1, 2,0);
    tracep->declBit(c+363,"memReqArb_io_in_1_ready", false,-1);
    tracep->declBit(c+1572,"memReqArb_io_in_1_valid", false,-1);
    tracep->declBus(c+1573,"memReqArb_io_in_1_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+1575,"memReqArb_io_in_1_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+1576,"memReqArb_io_in_1_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+1577,"memReqArb_io_in_1_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+1578,"memReqArb_io_in_1_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+1579,"memReqArb_io_in_1_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+1580,"memReqArb_io_in_1_bits_a_mask_0", false,-1);
    tracep->declBit(c+1581,"memReqArb_io_in_1_bits_a_mask_1", false,-1);
    tracep->declBit(c+1582,"memReqArb_io_in_1_bits_a_mask_2", false,-1);
    tracep->declBit(c+1583,"memReqArb_io_in_1_bits_a_mask_3", false,-1);
    tracep->declBus(c+2812,"memReqArb_io_in_1_bits_a_source", false,-1, 2,0);
    tracep->declBit(c+5,"memReqArb_io_out_ready", false,-1);
    tracep->declBit(c+397,"memReqArb_io_out_valid", false,-1);
    tracep->declBus(c+398,"memReqArb_io_out_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+399,"memReqArb_io_out_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+400,"memReqArb_io_out_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+401,"memReqArb_io_out_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+402,"memReqArb_io_out_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+403,"memReqArb_io_out_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+404,"memReqArb_io_out_bits_a_mask_0", false,-1);
    tracep->declBit(c+405,"memReqArb_io_out_bits_a_mask_1", false,-1);
    tracep->declBit(c+406,"memReqArb_io_out_bits_a_mask_2", false,-1);
    tracep->declBit(c+407,"memReqArb_io_out_bits_a_mask_3", false,-1);
    tracep->declBus(c+408,"memReqArb_io_out_bits_a_source", false,-1, 2,0);
    tracep->pushNamePrefix("memReqArb ");
    tracep->declBit(c+5,"io_in_0_ready", false,-1);
    tracep->declBit(c+1569,"io_in_0_valid", false,-1);
    tracep->declBus(c+1571,"io_in_0_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+2811,"io_in_0_bits_a_source", false,-1, 2,0);
    tracep->declBit(c+363,"io_in_1_ready", false,-1);
    tracep->declBit(c+1572,"io_in_1_valid", false,-1);
    tracep->declBus(c+1573,"io_in_1_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+1575,"io_in_1_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+1576,"io_in_1_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+1577,"io_in_1_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+1578,"io_in_1_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+1579,"io_in_1_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+1580,"io_in_1_bits_a_mask_0", false,-1);
    tracep->declBit(c+1581,"io_in_1_bits_a_mask_1", false,-1);
    tracep->declBit(c+1582,"io_in_1_bits_a_mask_2", false,-1);
    tracep->declBit(c+1583,"io_in_1_bits_a_mask_3", false,-1);
    tracep->declBus(c+2812,"io_in_1_bits_a_source", false,-1, 2,0);
    tracep->declBit(c+5,"io_out_ready", false,-1);
    tracep->declBit(c+397,"io_out_valid", false,-1);
    tracep->declBus(c+398,"io_out_bits_a_opcode", false,-1, 2,0);
    tracep->declBus(c+399,"io_out_bits_a_addr", false,-1, 31,0);
    tracep->declBus(c+400,"io_out_bits_a_data_0", false,-1, 31,0);
    tracep->declBus(c+401,"io_out_bits_a_data_1", false,-1, 31,0);
    tracep->declBus(c+402,"io_out_bits_a_data_2", false,-1, 31,0);
    tracep->declBus(c+403,"io_out_bits_a_data_3", false,-1, 31,0);
    tracep->declBit(c+404,"io_out_bits_a_mask_0", false,-1);
    tracep->declBit(c+405,"io_out_bits_a_mask_1", false,-1);
    tracep->declBit(c+406,"io_out_bits_a_mask_2", false,-1);
    tracep->declBit(c+407,"io_out_bits_a_mask_3", false,-1);
    tracep->declBus(c+408,"io_out_bits_a_source", false,-1, 2,0);
    tracep->declBit(c+2813,"grant_1", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("pipe ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+1516,"io_icache_req_valid", false,-1);
    tracep->declBus(c+1517,"io_icache_req_bits_addr", false,-1, 31,0);
    tracep->declBus(c+1518,"io_icache_req_bits_warpid", false,-1, 1,0);
    tracep->declBit(c+1519,"io_icache_rsp_valid", false,-1);
    tracep->declBus(c+1520,"io_icache_rsp_bits_addr", false,-1, 31,0);
    tracep->declBus(c+1521,"io_icache_rsp_bits_data", false,-1, 31,0);
    tracep->declBus(c+1522,"io_icache_rsp_bits_warpid", false,-1, 1,0);
    tracep->declBus(c+1523,"io_icache_rsp_bits_status", false,-1, 1,0);
    tracep->declBit(c+1524,"io_externalFlushPipe_valid", false,-1);
    tracep->declBus(c+1525,"io_externalFlushPipe_bits", false,-1, 1,0);
    tracep->declBit(c+1526,"io_dcache_req_ready", false,-1);
    tracep->declBit(c+1527,"io_dcache_req_valid", false,-1);
    tracep->declBus(c+1528,"io_dcache_req_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+1529,"io_dcache_req_bits_isWrite", false,-1);
    tracep->declBus(c+1530,"io_dcache_req_bits_tag", false,-1, 22,0);
    tracep->declBus(c+1531,"io_dcache_req_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+1532,"io_dcache_req_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+1533,"io_dcache_req_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1534,"io_dcache_req_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+1535,"io_dcache_req_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1536,"io_dcache_req_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+1537,"io_dcache_req_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1538,"io_dcache_req_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1539,"io_dcache_req_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1540,"io_dcache_req_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1541,"io_dcache_req_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1542,"io_dcache_req_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1543,"io_dcache_req_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1544,"io_dcache_rsp_ready", false,-1);
    tracep->declBit(c+1545,"io_dcache_rsp_valid", false,-1);
    tracep->declBus(c+1546,"io_dcache_rsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1547,"io_dcache_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1548,"io_dcache_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1549,"io_dcache_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1550,"io_dcache_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1551,"io_dcache_rsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+1552,"io_dcache_rsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+1553,"io_dcache_rsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+1554,"io_dcache_rsp_bits_activeMask_3", false,-1);
    tracep->declBit(c+1555,"io_shared_req_ready", false,-1);
    tracep->declBit(c+1556,"io_shared_req_valid", false,-1);
    tracep->declBus(c+1528,"io_shared_req_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+1529,"io_shared_req_bits_isWrite", false,-1);
    tracep->declBus(c+1531,"io_shared_req_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+1532,"io_shared_req_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+1533,"io_shared_req_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1534,"io_shared_req_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+1535,"io_shared_req_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1536,"io_shared_req_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+1537,"io_shared_req_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1538,"io_shared_req_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1539,"io_shared_req_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1540,"io_shared_req_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1541,"io_shared_req_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1542,"io_shared_req_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1543,"io_shared_req_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1557,"io_shared_rsp_ready", false,-1);
    tracep->declBit(c+1558,"io_shared_rsp_valid", false,-1);
    tracep->declBus(c+1559,"io_shared_rsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1560,"io_shared_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1561,"io_shared_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1562,"io_shared_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1563,"io_shared_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1564,"io_shared_rsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+1565,"io_shared_rsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+1566,"io_shared_rsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+1567,"io_shared_rsp_bits_activeMask_3", false,-1);
    tracep->declBit(c+1568,"io_pc_reset", false,-1);
    tracep->declBit(c+1511,"io_warpReq_valid", false,-1);
    tracep->declBus(c+375,"io_warpReq_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_warpReq_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_warpReq_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_warpReq_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_warpReq_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"io_warpReq_bits_CTAdata_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"io_warpReq_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+1512,"io_warpReq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+385,"io_warpRsp_valid", false,-1);
    tracep->declBus(c+1513,"io_warpRsp_bits_wid", false,-1, 1,0);
    tracep->declBus(c+1514,"io_wg_id_lookup", false,-1, 1,0);
    tracep->declBus(c+1515,"io_wg_id_tag", false,-1, 4,0);
    tracep->declBit(c+52617,"warp_sche_clock", false,-1);
    tracep->declBit(c+52618,"warp_sche_reset", false,-1);
    tracep->declBit(c+1568,"warp_sche_io_pc_reset", false,-1);
    tracep->declBit(c+52667,"warp_sche_io_warpReq_ready", false,-1);
    tracep->declBit(c+1511,"warp_sche_io_warpReq_valid", false,-1);
    tracep->declBus(c+375,"warp_sche_io_warpReq_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"warp_sche_io_warpReq_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"warp_sche_io_warpReq_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"warp_sche_io_warpReq_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"warp_sche_io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"warp_sche_io_warpReq_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"warp_sche_io_warpReq_bits_CTAdata_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"warp_sche_io_warpReq_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+1512,"warp_sche_io_warpReq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+385,"warp_sche_io_warpRsp_valid", false,-1);
    tracep->declBus(c+1513,"warp_sche_io_warpRsp_bits_wid", false,-1, 1,0);
    tracep->declBus(c+1514,"warp_sche_io_wg_id_lookup", false,-1, 1,0);
    tracep->declBus(c+1515,"warp_sche_io_wg_id_tag", false,-1, 4,0);
    tracep->declBit(c+1516,"warp_sche_io_pc_req_valid", false,-1);
    tracep->declBus(c+1517,"warp_sche_io_pc_req_bits_addr", false,-1, 31,0);
    tracep->declBus(c+1518,"warp_sche_io_pc_req_bits_warpid", false,-1, 1,0);
    tracep->declBit(c+1519,"warp_sche_io_pc_rsp_valid", false,-1);
    tracep->declBus(c+1520,"warp_sche_io_pc_rsp_bits_addr", false,-1, 31,0);
    tracep->declBus(c+1522,"warp_sche_io_pc_rsp_bits_warpid", false,-1, 1,0);
    tracep->declBus(c+2814,"warp_sche_io_pc_rsp_bits_status", false,-1, 1,0);
    tracep->declBit(c+2815,"warp_sche_io_branch_ready", false,-1);
    tracep->declBit(c+2816,"warp_sche_io_branch_valid", false,-1);
    tracep->declBus(c+2817,"warp_sche_io_branch_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2818,"warp_sche_io_branch_bits_jump", false,-1);
    tracep->declBus(c+2819,"warp_sche_io_branch_bits_new_pc", false,-1, 31,0);
    tracep->declBit(c+2820,"warp_sche_io_warp_control_ready", false,-1);
    tracep->declBit(c+2821,"warp_sche_io_warp_control_valid", false,-1);
    tracep->declBus(c+1513,"warp_sche_io_warp_control_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2822,"warp_sche_io_warp_control_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+2823,"warp_sche_io_warp_control_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+2824,"warp_sche_io_scoreboard_busy", false,-1, 3,0);
    tracep->declBus(c+2825,"warp_sche_io_exe_busy", false,-1, 3,0);
    tracep->declBit(c+2826,"warp_sche_io_pc_ibuffer_ready_0", false,-1);
    tracep->declBit(c+2827,"warp_sche_io_pc_ibuffer_ready_1", false,-1);
    tracep->declBit(c+2828,"warp_sche_io_pc_ibuffer_ready_2", false,-1);
    tracep->declBit(c+2829,"warp_sche_io_pc_ibuffer_ready_3", false,-1);
    tracep->declBus(c+2830,"warp_sche_io_warp_ready", false,-1, 3,0);
    tracep->declBit(c+2831,"warp_sche_io_flush_valid", false,-1);
    tracep->declBus(c+2832,"warp_sche_io_flush_bits", false,-1, 1,0);
    tracep->declBit(c+2833,"warp_sche_io_flushCache_valid", false,-1);
    tracep->declBus(c+1522,"warp_sche_io_flushCache_bits", false,-1, 1,0);
    tracep->declBit(c+1511,"warp_sche_io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"warp_sche_io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"warp_sche_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"warp_sche_io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"warp_sche_io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"warp_sche_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"warp_sche_io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"warp_sche_io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+1512,"warp_sche_io_CTA2csr_bits_wid", false,-1, 1,0);
    tracep->declBus(c+1521,"control_io_inst", false,-1, 31,0);
    tracep->declBus(c+1520,"control_io_pc", false,-1, 31,0);
    tracep->declBus(c+1522,"control_io_wid", false,-1, 1,0);
    tracep->declBus(c+1521,"control_io_control_inst", false,-1, 31,0);
    tracep->declBus(c+1522,"control_io_control_wid", false,-1, 1,0);
    tracep->declBit(c+2834,"control_io_control_fp", false,-1);
    tracep->declBus(c+2835,"control_io_control_branch", false,-1, 1,0);
    tracep->declBit(c+2836,"control_io_control_simt_stack", false,-1);
    tracep->declBit(c+2837,"control_io_control_simt_stack_op", false,-1);
    tracep->declBit(c+2838,"control_io_control_barrier", false,-1);
    tracep->declBus(c+2839,"control_io_control_csr", false,-1, 1,0);
    tracep->declBit(c+2840,"control_io_control_reverse", false,-1);
    tracep->declBus(c+2841,"control_io_control_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2842,"control_io_control_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2843,"control_io_control_isvec", false,-1);
    tracep->declBus(c+2844,"control_io_control_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2845,"control_io_control_mask", false,-1);
    tracep->declBus(c+2846,"control_io_control_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2847,"control_io_control_mem_unsigned", false,-1);
    tracep->declBus(c+2848,"control_io_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2849,"control_io_control_mem", false,-1);
    tracep->declBit(c+2850,"control_io_control_mul", false,-1);
    tracep->declBus(c+2851,"control_io_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2852,"control_io_control_mop", false,-1, 1,0);
    tracep->declBus(c+2853,"control_io_control_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2854,"control_io_control_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2855,"control_io_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2856,"control_io_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2857,"control_io_control_wfd", false,-1);
    tracep->declBit(c+2858,"control_io_control_fence", false,-1);
    tracep->declBit(c+2859,"control_io_control_sfu", false,-1);
    tracep->declBit(c+2860,"control_io_control_readmask", false,-1);
    tracep->declBit(c+2861,"control_io_control_writemask", false,-1);
    tracep->declBit(c+2862,"control_io_control_wxd", false,-1);
    tracep->declBus(c+1520,"control_io_control_pc", false,-1, 31,0);
    tracep->declBus(c+1520,"control_io_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+1521,"control_io_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"operand_collector_clock", false,-1);
    tracep->declBit(c+52618,"operand_collector_reset", false,-1);
    tracep->declBit(c+2863,"operand_collector_io_control_ready", false,-1);
    tracep->declBit(c+2864,"operand_collector_io_control_valid", false,-1);
    tracep->declBus(c+2865,"operand_collector_io_control_bits_inst", false,-1, 31,0);
    tracep->declBus(c+2866,"operand_collector_io_control_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2867,"operand_collector_io_control_bits_fp", false,-1);
    tracep->declBus(c+2868,"operand_collector_io_control_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2869,"operand_collector_io_control_bits_simt_stack", false,-1);
    tracep->declBit(c+2870,"operand_collector_io_control_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2871,"operand_collector_io_control_bits_barrier", false,-1);
    tracep->declBus(c+2872,"operand_collector_io_control_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2873,"operand_collector_io_control_bits_reverse", false,-1);
    tracep->declBus(c+2874,"operand_collector_io_control_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2875,"operand_collector_io_control_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2876,"operand_collector_io_control_bits_isvec", false,-1);
    tracep->declBus(c+2877,"operand_collector_io_control_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2878,"operand_collector_io_control_bits_mask", false,-1);
    tracep->declBus(c+2879,"operand_collector_io_control_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2880,"operand_collector_io_control_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2881,"operand_collector_io_control_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2882,"operand_collector_io_control_bits_mem", false,-1);
    tracep->declBit(c+2883,"operand_collector_io_control_bits_mul", false,-1);
    tracep->declBus(c+2884,"operand_collector_io_control_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2885,"operand_collector_io_control_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2886,"operand_collector_io_control_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2887,"operand_collector_io_control_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2888,"operand_collector_io_control_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2889,"operand_collector_io_control_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"operand_collector_io_control_bits_wfd", false,-1);
    tracep->declBit(c+2891,"operand_collector_io_control_bits_sfu", false,-1);
    tracep->declBit(c+2892,"operand_collector_io_control_bits_readmask", false,-1);
    tracep->declBit(c+2893,"operand_collector_io_control_bits_writemask", false,-1);
    tracep->declBit(c+2894,"operand_collector_io_control_bits_wxd", false,-1);
    tracep->declBus(c+2895,"operand_collector_io_control_bits_pc", false,-1, 31,0);
    tracep->declBus(c+2896,"operand_collector_io_control_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2897,"operand_collector_io_control_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2898,"operand_collector_io_out_ready", false,-1);
    tracep->declBit(c+2899,"operand_collector_io_out_valid", false,-1);
    tracep->declBus(c+2900,"operand_collector_io_out_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+2901,"operand_collector_io_out_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+2902,"operand_collector_io_out_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+2903,"operand_collector_io_out_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+2904,"operand_collector_io_out_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+2905,"operand_collector_io_out_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+2906,"operand_collector_io_out_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+2907,"operand_collector_io_out_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+2908,"operand_collector_io_out_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+2909,"operand_collector_io_out_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+2910,"operand_collector_io_out_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+2911,"operand_collector_io_out_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+2912,"operand_collector_io_out_bits_mask_0", false,-1);
    tracep->declBit(c+2913,"operand_collector_io_out_bits_mask_1", false,-1);
    tracep->declBit(c+2914,"operand_collector_io_out_bits_mask_2", false,-1);
    tracep->declBit(c+2915,"operand_collector_io_out_bits_mask_3", false,-1);
    tracep->declBus(c+2916,"operand_collector_io_out_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+2917,"operand_collector_io_out_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+2918,"operand_collector_io_out_bits_control_fp", false,-1);
    tracep->declBus(c+2919,"operand_collector_io_out_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+2920,"operand_collector_io_out_bits_control_simt_stack", false,-1);
    tracep->declBit(c+2921,"operand_collector_io_out_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+2922,"operand_collector_io_out_bits_control_barrier", false,-1);
    tracep->declBus(c+2923,"operand_collector_io_out_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+2924,"operand_collector_io_out_bits_control_reverse", false,-1);
    tracep->declBit(c+2925,"operand_collector_io_out_bits_control_isvec", false,-1);
    tracep->declBit(c+2926,"operand_collector_io_out_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+2927,"operand_collector_io_out_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2928,"operand_collector_io_out_bits_control_mem", false,-1);
    tracep->declBit(c+2929,"operand_collector_io_out_bits_control_mul", false,-1);
    tracep->declBus(c+2930,"operand_collector_io_out_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2931,"operand_collector_io_out_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+2932,"operand_collector_io_out_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2933,"operand_collector_io_out_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2934,"operand_collector_io_out_bits_control_wfd", false,-1);
    tracep->declBit(c+2935,"operand_collector_io_out_bits_control_sfu", false,-1);
    tracep->declBit(c+2936,"operand_collector_io_out_bits_control_readmask", false,-1);
    tracep->declBit(c+2937,"operand_collector_io_out_bits_control_writemask", false,-1);
    tracep->declBit(c+2938,"operand_collector_io_out_bits_control_wxd", false,-1);
    tracep->declBus(c+2939,"operand_collector_io_out_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+2940,"operand_collector_io_out_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2941,"operand_collector_io_out_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2942,"operand_collector_io_writeScalarCtrl_valid", false,-1);
    tracep->declBus(c+2943,"operand_collector_io_writeScalarCtrl_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+2944,"operand_collector_io_writeScalarCtrl_bits_wxd", false,-1);
    tracep->declBus(c+2945,"operand_collector_io_writeScalarCtrl_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+2946,"operand_collector_io_writeScalarCtrl_bits_warp_id", false,-1, 1,0);
    tracep->declBit(c+2947,"operand_collector_io_writeVecCtrl_valid", false,-1);
    tracep->declBus(c+2948,"operand_collector_io_writeVecCtrl_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+2949,"operand_collector_io_writeVecCtrl_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+2950,"operand_collector_io_writeVecCtrl_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+2951,"operand_collector_io_writeVecCtrl_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+2952,"operand_collector_io_writeVecCtrl_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+2953,"operand_collector_io_writeVecCtrl_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+2954,"operand_collector_io_writeVecCtrl_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+2955,"operand_collector_io_writeVecCtrl_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+2956,"operand_collector_io_writeVecCtrl_bits_wvd", false,-1);
    tracep->declBus(c+2957,"operand_collector_io_writeVecCtrl_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+2958,"operand_collector_io_writeVecCtrl_bits_warp_id", false,-1, 1,0);
    tracep->declBit(c+52617,"issue_clock", false,-1);
    tracep->declBit(c+52618,"issue_reset", false,-1);
    tracep->declBit(c+2959,"issue_io_in_ready", false,-1);
    tracep->declBit(c+2960,"issue_io_in_valid", false,-1);
    tracep->declBus(c+2961,"issue_io_in_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"issue_io_in_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"issue_io_in_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"issue_io_in_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"issue_io_in_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"issue_io_in_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"issue_io_in_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"issue_io_in_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+2969,"issue_io_in_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+2970,"issue_io_in_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+2971,"issue_io_in_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+2972,"issue_io_in_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+2973,"issue_io_in_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"issue_io_in_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"issue_io_in_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"issue_io_in_bits_mask_3", false,-1);
    tracep->declBus(c+2977,"issue_io_in_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+1513,"issue_io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2978,"issue_io_in_bits_ctrl_fp", false,-1);
    tracep->declBus(c+2979,"issue_io_in_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+2980,"issue_io_in_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+2822,"issue_io_in_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+2823,"issue_io_in_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+2981,"issue_io_in_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2982,"issue_io_in_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+2983,"issue_io_in_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+2984,"issue_io_in_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+2985,"issue_io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2986,"issue_io_in_bits_ctrl_mem", false,-1);
    tracep->declBit(c+2987,"issue_io_in_bits_ctrl_mul", false,-1);
    tracep->declBus(c+2988,"issue_io_in_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2989,"issue_io_in_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+2990,"issue_io_in_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2991,"issue_io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"issue_io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2993,"issue_io_in_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+2994,"issue_io_in_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+2995,"issue_io_in_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+2996,"issue_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2997,"issue_io_in_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+2998,"issue_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"issue_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3000,"issue_io_out_sALU_ready", false,-1);
    tracep->declBit(c+3001,"issue_io_out_sALU_valid", false,-1);
    tracep->declBus(c+2961,"issue_io_out_sALU_bits_in1", false,-1, 31,0);
    tracep->declBus(c+2965,"issue_io_out_sALU_bits_in2", false,-1, 31,0);
    tracep->declBus(c+2969,"issue_io_out_sALU_bits_in3", false,-1, 31,0);
    tracep->declBus(c+1513,"issue_io_out_sALU_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+2979,"issue_io_out_sALU_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBus(c+2985,"issue_io_out_sALU_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"issue_io_out_sALU_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2996,"issue_io_out_sALU_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"issue_io_out_sALU_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"issue_io_out_sALU_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3002,"issue_io_out_vALU_ready", false,-1);
    tracep->declBit(c+3003,"issue_io_out_vALU_valid", false,-1);
    tracep->declBus(c+2961,"issue_io_out_vALU_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"issue_io_out_vALU_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"issue_io_out_vALU_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"issue_io_out_vALU_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"issue_io_out_vALU_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"issue_io_out_vALU_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"issue_io_out_vALU_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"issue_io_out_vALU_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+2973,"issue_io_out_vALU_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"issue_io_out_vALU_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"issue_io_out_vALU_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"issue_io_out_vALU_bits_mask_3", false,-1);
    tracep->declBus(c+1513,"issue_io_out_vALU_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2980,"issue_io_out_vALU_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+2982,"issue_io_out_vALU_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+2985,"issue_io_out_vALU_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"issue_io_out_vALU_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"issue_io_out_vALU_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2994,"issue_io_out_vALU_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+2995,"issue_io_out_vALU_bits_ctrl_writemask", false,-1);
    tracep->declBus(c+2998,"issue_io_out_vALU_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"issue_io_out_vALU_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3004,"issue_io_out_vFPU_ready", false,-1);
    tracep->declBit(c+3005,"issue_io_out_vFPU_valid", false,-1);
    tracep->declBus(c+2961,"issue_io_out_vFPU_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"issue_io_out_vFPU_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"issue_io_out_vFPU_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"issue_io_out_vFPU_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"issue_io_out_vFPU_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"issue_io_out_vFPU_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"issue_io_out_vFPU_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"issue_io_out_vFPU_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+2969,"issue_io_out_vFPU_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+2970,"issue_io_out_vFPU_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+2971,"issue_io_out_vFPU_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+2972,"issue_io_out_vFPU_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+2973,"issue_io_out_vFPU_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"issue_io_out_vFPU_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"issue_io_out_vFPU_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"issue_io_out_vFPU_bits_mask_3", false,-1);
    tracep->declBus(c+1513,"issue_io_out_vFPU_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2982,"issue_io_out_vFPU_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+2985,"issue_io_out_vFPU_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"issue_io_out_vFPU_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"issue_io_out_vFPU_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2996,"issue_io_out_vFPU_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"issue_io_out_vFPU_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"issue_io_out_vFPU_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3006,"issue_io_out_LSU_ready", false,-1);
    tracep->declBit(c+3007,"issue_io_out_LSU_valid", false,-1);
    tracep->declBus(c+2961,"issue_io_out_LSU_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"issue_io_out_LSU_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"issue_io_out_LSU_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"issue_io_out_LSU_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"issue_io_out_LSU_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"issue_io_out_LSU_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"issue_io_out_LSU_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"issue_io_out_LSU_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+2969,"issue_io_out_LSU_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+2970,"issue_io_out_LSU_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+2971,"issue_io_out_LSU_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+2972,"issue_io_out_LSU_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+2973,"issue_io_out_LSU_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"issue_io_out_LSU_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"issue_io_out_LSU_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"issue_io_out_LSU_bits_mask_3", false,-1);
    tracep->declBus(c+2977,"issue_io_out_LSU_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+1513,"issue_io_out_LSU_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2978,"issue_io_out_LSU_bits_ctrl_fp", false,-1);
    tracep->declBus(c+2979,"issue_io_out_LSU_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+2980,"issue_io_out_LSU_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+2822,"issue_io_out_LSU_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+2823,"issue_io_out_LSU_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+2981,"issue_io_out_LSU_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2982,"issue_io_out_LSU_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+2983,"issue_io_out_LSU_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+2984,"issue_io_out_LSU_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+2985,"issue_io_out_LSU_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2986,"issue_io_out_LSU_bits_ctrl_mem", false,-1);
    tracep->declBit(c+2987,"issue_io_out_LSU_bits_ctrl_mul", false,-1);
    tracep->declBus(c+2988,"issue_io_out_LSU_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2989,"issue_io_out_LSU_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+2990,"issue_io_out_LSU_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2991,"issue_io_out_LSU_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"issue_io_out_LSU_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2993,"issue_io_out_LSU_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+2994,"issue_io_out_LSU_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+2995,"issue_io_out_LSU_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+2996,"issue_io_out_LSU_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2997,"issue_io_out_LSU_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+2998,"issue_io_out_LSU_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"issue_io_out_LSU_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3008,"issue_io_out_SFU_ready", false,-1);
    tracep->declBit(c+3009,"issue_io_out_SFU_valid", false,-1);
    tracep->declBus(c+2961,"issue_io_out_SFU_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"issue_io_out_SFU_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"issue_io_out_SFU_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"issue_io_out_SFU_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"issue_io_out_SFU_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"issue_io_out_SFU_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"issue_io_out_SFU_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"issue_io_out_SFU_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+2973,"issue_io_out_SFU_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"issue_io_out_SFU_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"issue_io_out_SFU_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"issue_io_out_SFU_bits_mask_3", false,-1);
    tracep->declBus(c+1513,"issue_io_out_SFU_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2978,"issue_io_out_SFU_bits_ctrl_fp", false,-1);
    tracep->declBit(c+2982,"issue_io_out_SFU_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+2983,"issue_io_out_SFU_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+2985,"issue_io_out_SFU_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"issue_io_out_SFU_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"issue_io_out_SFU_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2996,"issue_io_out_SFU_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"issue_io_out_SFU_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"issue_io_out_SFU_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3010,"issue_io_out_SIMT_ready", false,-1);
    tracep->declBit(c+3011,"issue_io_out_SIMT_valid", false,-1);
    tracep->declBit(c+2822,"issue_io_out_SIMT_bits_opcode", false,-1);
    tracep->declBus(c+1513,"issue_io_out_SIMT_bits_wid", false,-1, 1,0);
    tracep->declBus(c+2969,"issue_io_out_SIMT_bits_PC_branch", false,-1, 31,0);
    tracep->declBus(c+3012,"issue_io_out_SIMT_bits_mask_init", false,-1, 3,0);
    tracep->declBus(c+2998,"issue_io_out_SIMT_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"issue_io_out_SIMT_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2820,"issue_io_out_warpscheduler_ready", false,-1);
    tracep->declBit(c+2821,"issue_io_out_warpscheduler_valid", false,-1);
    tracep->declBus(c+1513,"issue_io_out_warpscheduler_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2822,"issue_io_out_warpscheduler_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+2823,"issue_io_out_warpscheduler_bits_ctrl_barrier", false,-1);
    tracep->declBit(c+3013,"issue_io_out_CSR_ready", false,-1);
    tracep->declBit(c+3014,"issue_io_out_CSR_valid", false,-1);
    tracep->declBus(c+2977,"issue_io_out_CSR_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+1513,"issue_io_out_CSR_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+2981,"issue_io_out_CSR_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2983,"issue_io_out_CSR_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+2991,"issue_io_out_CSR_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2996,"issue_io_out_CSR_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"issue_io_out_CSR_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"issue_io_out_CSR_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+2961,"issue_io_out_CSR_bits_in1", false,-1, 31,0);
    tracep->declBit(c+3015,"issue_io_out_MUL_ready", false,-1);
    tracep->declBit(c+3016,"issue_io_out_MUL_valid", false,-1);
    tracep->declBus(c+2961,"issue_io_out_MUL_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"issue_io_out_MUL_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"issue_io_out_MUL_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"issue_io_out_MUL_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"issue_io_out_MUL_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"issue_io_out_MUL_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"issue_io_out_MUL_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"issue_io_out_MUL_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+2969,"issue_io_out_MUL_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+2970,"issue_io_out_MUL_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+2971,"issue_io_out_MUL_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+2972,"issue_io_out_MUL_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+2973,"issue_io_out_MUL_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"issue_io_out_MUL_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"issue_io_out_MUL_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"issue_io_out_MUL_bits_mask_3", false,-1);
    tracep->declBus(c+1513,"issue_io_out_MUL_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2982,"issue_io_out_MUL_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+2985,"issue_io_out_MUL_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"issue_io_out_MUL_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"issue_io_out_MUL_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2996,"issue_io_out_MUL_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"issue_io_out_MUL_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"issue_io_out_MUL_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"alu_clock", false,-1);
    tracep->declBit(c+52618,"alu_reset", false,-1);
    tracep->declBit(c+3000,"alu_io_in_ready", false,-1);
    tracep->declBit(c+3001,"alu_io_in_valid", false,-1);
    tracep->declBus(c+2961,"alu_io_in_bits_in1", false,-1, 31,0);
    tracep->declBus(c+2965,"alu_io_in_bits_in2", false,-1, 31,0);
    tracep->declBus(c+2969,"alu_io_in_bits_in3", false,-1, 31,0);
    tracep->declBus(c+1513,"alu_io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+2979,"alu_io_in_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBus(c+2985,"alu_io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"alu_io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2996,"alu_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"alu_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"alu_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3017,"alu_io_out_valid", false,-1);
    tracep->declBus(c+3018,"alu_io_out_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3019,"alu_io_out_bits_wxd", false,-1);
    tracep->declBus(c+3020,"alu_io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3021,"alu_io_out_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3022,"alu_io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3023,"alu_io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2815,"alu_io_out2br_ready", false,-1);
    tracep->declBit(c+3024,"alu_io_out2br_valid", false,-1);
    tracep->declBus(c+3025,"alu_io_out2br_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3026,"alu_io_out2br_bits_jump", false,-1);
    tracep->declBus(c+3027,"alu_io_out2br_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+3028,"alu_io_out2br_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3029,"alu_io_out2br_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"valu_clock", false,-1);
    tracep->declBit(c+52618,"valu_reset", false,-1);
    tracep->declBit(c+3002,"valu_io_in_ready", false,-1);
    tracep->declBit(c+3003,"valu_io_in_valid", false,-1);
    tracep->declBus(c+2961,"valu_io_in_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"valu_io_in_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"valu_io_in_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"valu_io_in_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"valu_io_in_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"valu_io_in_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"valu_io_in_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"valu_io_in_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+2973,"valu_io_in_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"valu_io_in_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"valu_io_in_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"valu_io_in_bits_mask_3", false,-1);
    tracep->declBus(c+1513,"valu_io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2980,"valu_io_in_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+2982,"valu_io_in_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+2985,"valu_io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"valu_io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"valu_io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2994,"valu_io_in_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+2995,"valu_io_in_bits_ctrl_writemask", false,-1);
    tracep->declBus(c+2998,"valu_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"valu_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3030,"valu_io_out_valid", false,-1);
    tracep->declBus(c+3031,"valu_io_out_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3032,"valu_io_out_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3033,"valu_io_out_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3034,"valu_io_out_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3035,"valu_io_out_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3036,"valu_io_out_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3037,"valu_io_out_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3038,"valu_io_out_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3039,"valu_io_out_bits_wvd", false,-1);
    tracep->declBus(c+3040,"valu_io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3041,"valu_io_out_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3042,"valu_io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3043,"valu_io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3044,"valu_io_out2simt_stack_ready", false,-1);
    tracep->declBit(c+3045,"valu_io_out2simt_stack_valid", false,-1);
    tracep->declBus(c+3046,"valu_io_out2simt_stack_bits_if_mask", false,-1, 3,0);
    tracep->declBus(c+3047,"valu_io_out2simt_stack_bits_wid", false,-1, 1,0);
    tracep->declBit(c+52617,"fpu_clock", false,-1);
    tracep->declBit(c+52618,"fpu_reset", false,-1);
    tracep->declBit(c+3004,"fpu_io_in_ready", false,-1);
    tracep->declBit(c+3005,"fpu_io_in_valid", false,-1);
    tracep->declBus(c+2961,"fpu_io_in_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"fpu_io_in_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"fpu_io_in_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"fpu_io_in_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"fpu_io_in_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"fpu_io_in_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"fpu_io_in_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"fpu_io_in_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+2969,"fpu_io_in_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+2970,"fpu_io_in_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+2971,"fpu_io_in_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+2972,"fpu_io_in_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+2973,"fpu_io_in_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"fpu_io_in_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"fpu_io_in_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"fpu_io_in_bits_mask_3", false,-1);
    tracep->declBus(c+1513,"fpu_io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2982,"fpu_io_in_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+2985,"fpu_io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"fpu_io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"fpu_io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2996,"fpu_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"fpu_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"fpu_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3048,"fpu_io_rm", false,-1, 2,0);
    tracep->declBit(c+3049,"fpu_io_out_x_ready", false,-1);
    tracep->declBit(c+3050,"fpu_io_out_x_valid", false,-1);
    tracep->declBus(c+3051,"fpu_io_out_x_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3052,"fpu_io_out_x_bits_wxd", false,-1);
    tracep->declBus(c+3053,"fpu_io_out_x_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3054,"fpu_io_out_x_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3055,"fpu_io_out_x_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3056,"fpu_io_out_x_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3057,"fpu_io_out_v_ready", false,-1);
    tracep->declBit(c+3058,"fpu_io_out_v_valid", false,-1);
    tracep->declBus(c+3051,"fpu_io_out_v_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3059,"fpu_io_out_v_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3060,"fpu_io_out_v_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3061,"fpu_io_out_v_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3062,"fpu_io_out_v_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3063,"fpu_io_out_v_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3064,"fpu_io_out_v_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3065,"fpu_io_out_v_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3066,"fpu_io_out_v_bits_wvd", false,-1);
    tracep->declBus(c+3053,"fpu_io_out_v_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3054,"fpu_io_out_v_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3055,"fpu_io_out_v_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3056,"fpu_io_out_v_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"lsu_clock", false,-1);
    tracep->declBit(c+52618,"lsu_reset", false,-1);
    tracep->declBit(c+3006,"lsu_io_lsu_req_ready", false,-1);
    tracep->declBit(c+3007,"lsu_io_lsu_req_valid", false,-1);
    tracep->declBus(c+2961,"lsu_io_lsu_req_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"lsu_io_lsu_req_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"lsu_io_lsu_req_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"lsu_io_lsu_req_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"lsu_io_lsu_req_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"lsu_io_lsu_req_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"lsu_io_lsu_req_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"lsu_io_lsu_req_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+2969,"lsu_io_lsu_req_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+2970,"lsu_io_lsu_req_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+2971,"lsu_io_lsu_req_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+2972,"lsu_io_lsu_req_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+2973,"lsu_io_lsu_req_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"lsu_io_lsu_req_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"lsu_io_lsu_req_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"lsu_io_lsu_req_bits_mask_3", false,-1);
    tracep->declBus(c+2977,"lsu_io_lsu_req_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+1513,"lsu_io_lsu_req_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2978,"lsu_io_lsu_req_bits_ctrl_fp", false,-1);
    tracep->declBus(c+2979,"lsu_io_lsu_req_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+2980,"lsu_io_lsu_req_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+2822,"lsu_io_lsu_req_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+2823,"lsu_io_lsu_req_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+2981,"lsu_io_lsu_req_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2982,"lsu_io_lsu_req_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+2983,"lsu_io_lsu_req_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+2984,"lsu_io_lsu_req_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+2985,"lsu_io_lsu_req_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2986,"lsu_io_lsu_req_bits_ctrl_mem", false,-1);
    tracep->declBit(c+2987,"lsu_io_lsu_req_bits_ctrl_mul", false,-1);
    tracep->declBus(c+2988,"lsu_io_lsu_req_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2989,"lsu_io_lsu_req_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+2990,"lsu_io_lsu_req_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2991,"lsu_io_lsu_req_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"lsu_io_lsu_req_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2993,"lsu_io_lsu_req_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+2994,"lsu_io_lsu_req_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+2995,"lsu_io_lsu_req_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+2996,"lsu_io_lsu_req_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2997,"lsu_io_lsu_req_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+2998,"lsu_io_lsu_req_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"lsu_io_lsu_req_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+1544,"lsu_io_dcache_rsp_ready", false,-1);
    tracep->declBit(c+1545,"lsu_io_dcache_rsp_valid", false,-1);
    tracep->declBus(c+1546,"lsu_io_dcache_rsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1547,"lsu_io_dcache_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1548,"lsu_io_dcache_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1549,"lsu_io_dcache_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1550,"lsu_io_dcache_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1551,"lsu_io_dcache_rsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+1552,"lsu_io_dcache_rsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+1553,"lsu_io_dcache_rsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+1554,"lsu_io_dcache_rsp_bits_activeMask_3", false,-1);
    tracep->declBit(c+3067,"lsu_io_lsu_rsp_ready", false,-1);
    tracep->declBit(c+3068,"lsu_io_lsu_rsp_valid", false,-1);
    tracep->declBus(c+3069,"lsu_io_lsu_rsp_bits_tag_warp_id", false,-1, 1,0);
    tracep->declBit(c+3070,"lsu_io_lsu_rsp_bits_tag_wfd", false,-1);
    tracep->declBit(c+3071,"lsu_io_lsu_rsp_bits_tag_wxd", false,-1);
    tracep->declBus(c+3072,"lsu_io_lsu_rsp_bits_tag_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3073,"lsu_io_lsu_rsp_bits_tag_mask_0", false,-1);
    tracep->declBit(c+3074,"lsu_io_lsu_rsp_bits_tag_mask_1", false,-1);
    tracep->declBit(c+3075,"lsu_io_lsu_rsp_bits_tag_mask_2", false,-1);
    tracep->declBit(c+3076,"lsu_io_lsu_rsp_bits_tag_mask_3", false,-1);
    tracep->declBit(c+3077,"lsu_io_lsu_rsp_bits_tag_isWrite", false,-1);
    tracep->declBus(c+3078,"lsu_io_lsu_rsp_bits_tag_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3079,"lsu_io_lsu_rsp_bits_tag_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3080,"lsu_io_lsu_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+3081,"lsu_io_lsu_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+3082,"lsu_io_lsu_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+3083,"lsu_io_lsu_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1526,"lsu_io_dcache_req_ready", false,-1);
    tracep->declBit(c+1527,"lsu_io_dcache_req_valid", false,-1);
    tracep->declBus(c+1528,"lsu_io_dcache_req_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+1529,"lsu_io_dcache_req_bits_isWrite", false,-1);
    tracep->declBus(c+1530,"lsu_io_dcache_req_bits_tag", false,-1, 22,0);
    tracep->declBus(c+1531,"lsu_io_dcache_req_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+1532,"lsu_io_dcache_req_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+1533,"lsu_io_dcache_req_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1534,"lsu_io_dcache_req_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+1535,"lsu_io_dcache_req_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1536,"lsu_io_dcache_req_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+1537,"lsu_io_dcache_req_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1538,"lsu_io_dcache_req_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1539,"lsu_io_dcache_req_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1540,"lsu_io_dcache_req_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1541,"lsu_io_dcache_req_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1542,"lsu_io_dcache_req_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1543,"lsu_io_dcache_req_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1555,"lsu_io_shared_req_ready", false,-1);
    tracep->declBit(c+1556,"lsu_io_shared_req_valid", false,-1);
    tracep->declBus(c+1528,"lsu_io_shared_req_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+1529,"lsu_io_shared_req_bits_isWrite", false,-1);
    tracep->declBus(c+1531,"lsu_io_shared_req_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+1532,"lsu_io_shared_req_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+1533,"lsu_io_shared_req_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1534,"lsu_io_shared_req_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+1535,"lsu_io_shared_req_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1536,"lsu_io_shared_req_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+1537,"lsu_io_shared_req_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1538,"lsu_io_shared_req_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1539,"lsu_io_shared_req_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1540,"lsu_io_shared_req_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1541,"lsu_io_shared_req_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1542,"lsu_io_shared_req_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1543,"lsu_io_shared_req_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1557,"lsu_io_shared_rsp_ready", false,-1);
    tracep->declBit(c+1558,"lsu_io_shared_rsp_valid", false,-1);
    tracep->declBus(c+1559,"lsu_io_shared_rsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1560,"lsu_io_shared_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1561,"lsu_io_shared_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1562,"lsu_io_shared_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1563,"lsu_io_shared_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1564,"lsu_io_shared_rsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+1565,"lsu_io_shared_rsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+1566,"lsu_io_shared_rsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+1567,"lsu_io_shared_rsp_bits_activeMask_3", false,-1);
    tracep->declBus(c+3084,"lsu_io_fence_end", false,-1, 3,0);
    tracep->declBit(c+52617,"sfu_clock", false,-1);
    tracep->declBit(c+52618,"sfu_reset", false,-1);
    tracep->declBit(c+3008,"sfu_io_in_ready", false,-1);
    tracep->declBit(c+3009,"sfu_io_in_valid", false,-1);
    tracep->declBus(c+2961,"sfu_io_in_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"sfu_io_in_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"sfu_io_in_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"sfu_io_in_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"sfu_io_in_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"sfu_io_in_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"sfu_io_in_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"sfu_io_in_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+2973,"sfu_io_in_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"sfu_io_in_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"sfu_io_in_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"sfu_io_in_bits_mask_3", false,-1);
    tracep->declBus(c+1513,"sfu_io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2978,"sfu_io_in_bits_ctrl_fp", false,-1);
    tracep->declBit(c+2982,"sfu_io_in_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+2983,"sfu_io_in_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+2985,"sfu_io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"sfu_io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"sfu_io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2996,"sfu_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"sfu_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"sfu_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3048,"sfu_io_rm", false,-1, 2,0);
    tracep->declBit(c+3085,"sfu_io_out_x_ready", false,-1);
    tracep->declBit(c+3086,"sfu_io_out_x_valid", false,-1);
    tracep->declBus(c+3087,"sfu_io_out_x_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3088,"sfu_io_out_x_bits_wxd", false,-1);
    tracep->declBus(c+3089,"sfu_io_out_x_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3090,"sfu_io_out_x_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3091,"sfu_io_out_x_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3092,"sfu_io_out_x_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3093,"sfu_io_out_v_ready", false,-1);
    tracep->declBit(c+3094,"sfu_io_out_v_valid", false,-1);
    tracep->declBus(c+3095,"sfu_io_out_v_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3096,"sfu_io_out_v_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3097,"sfu_io_out_v_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3098,"sfu_io_out_v_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3099,"sfu_io_out_v_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3100,"sfu_io_out_v_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3101,"sfu_io_out_v_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3102,"sfu_io_out_v_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3103,"sfu_io_out_v_bits_wvd", false,-1);
    tracep->declBus(c+3104,"sfu_io_out_v_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3105,"sfu_io_out_v_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3106,"sfu_io_out_v_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3107,"sfu_io_out_v_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"mul_clock", false,-1);
    tracep->declBit(c+52618,"mul_reset", false,-1);
    tracep->declBit(c+3015,"mul_io_in_ready", false,-1);
    tracep->declBit(c+3016,"mul_io_in_valid", false,-1);
    tracep->declBus(c+2961,"mul_io_in_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"mul_io_in_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"mul_io_in_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"mul_io_in_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"mul_io_in_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"mul_io_in_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"mul_io_in_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"mul_io_in_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+2969,"mul_io_in_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+2970,"mul_io_in_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+2971,"mul_io_in_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+2972,"mul_io_in_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+2973,"mul_io_in_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"mul_io_in_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"mul_io_in_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"mul_io_in_bits_mask_3", false,-1);
    tracep->declBus(c+1513,"mul_io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2982,"mul_io_in_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+2985,"mul_io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"mul_io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"mul_io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2996,"mul_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"mul_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"mul_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3108,"mul_io_out_x_ready", false,-1);
    tracep->declBit(c+3109,"mul_io_out_x_valid", false,-1);
    tracep->declBus(c+3110,"mul_io_out_x_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3111,"mul_io_out_x_bits_wxd", false,-1);
    tracep->declBus(c+3112,"mul_io_out_x_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3113,"mul_io_out_x_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3114,"mul_io_out_x_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3115,"mul_io_out_x_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3116,"mul_io_out_v_ready", false,-1);
    tracep->declBit(c+3117,"mul_io_out_v_valid", false,-1);
    tracep->declBus(c+3118,"mul_io_out_v_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3119,"mul_io_out_v_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3120,"mul_io_out_v_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3121,"mul_io_out_v_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3122,"mul_io_out_v_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3123,"mul_io_out_v_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3124,"mul_io_out_v_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3125,"mul_io_out_v_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3126,"mul_io_out_v_bits_wvd", false,-1);
    tracep->declBus(c+3127,"mul_io_out_v_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3128,"mul_io_out_v_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3129,"mul_io_out_v_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3130,"mul_io_out_v_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3067,"lsu2wb_io_lsu_rsp_ready", false,-1);
    tracep->declBit(c+3068,"lsu2wb_io_lsu_rsp_valid", false,-1);
    tracep->declBus(c+3069,"lsu2wb_io_lsu_rsp_bits_tag_warp_id", false,-1, 1,0);
    tracep->declBit(c+3070,"lsu2wb_io_lsu_rsp_bits_tag_wfd", false,-1);
    tracep->declBit(c+3071,"lsu2wb_io_lsu_rsp_bits_tag_wxd", false,-1);
    tracep->declBus(c+3072,"lsu2wb_io_lsu_rsp_bits_tag_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3073,"lsu2wb_io_lsu_rsp_bits_tag_mask_0", false,-1);
    tracep->declBit(c+3074,"lsu2wb_io_lsu_rsp_bits_tag_mask_1", false,-1);
    tracep->declBit(c+3075,"lsu2wb_io_lsu_rsp_bits_tag_mask_2", false,-1);
    tracep->declBit(c+3076,"lsu2wb_io_lsu_rsp_bits_tag_mask_3", false,-1);
    tracep->declBit(c+3077,"lsu2wb_io_lsu_rsp_bits_tag_isWrite", false,-1);
    tracep->declBus(c+3078,"lsu2wb_io_lsu_rsp_bits_tag_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3079,"lsu2wb_io_lsu_rsp_bits_tag_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3080,"lsu2wb_io_lsu_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+3081,"lsu2wb_io_lsu_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+3082,"lsu2wb_io_lsu_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+3083,"lsu2wb_io_lsu_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+3131,"lsu2wb_io_out_x_ready", false,-1);
    tracep->declBit(c+3132,"lsu2wb_io_out_x_valid", false,-1);
    tracep->declBus(c+3080,"lsu2wb_io_out_x_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3071,"lsu2wb_io_out_x_bits_wxd", false,-1);
    tracep->declBus(c+3072,"lsu2wb_io_out_x_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3069,"lsu2wb_io_out_x_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3078,"lsu2wb_io_out_x_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3079,"lsu2wb_io_out_x_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3133,"lsu2wb_io_out_v_ready", false,-1);
    tracep->declBit(c+3134,"lsu2wb_io_out_v_valid", false,-1);
    tracep->declBus(c+3080,"lsu2wb_io_out_v_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3081,"lsu2wb_io_out_v_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3082,"lsu2wb_io_out_v_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3083,"lsu2wb_io_out_v_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3073,"lsu2wb_io_out_v_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3074,"lsu2wb_io_out_v_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3075,"lsu2wb_io_out_v_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3076,"lsu2wb_io_out_v_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3070,"lsu2wb_io_out_v_bits_wvd", false,-1);
    tracep->declBus(c+3072,"lsu2wb_io_out_v_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3069,"lsu2wb_io_out_v_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3078,"lsu2wb_io_out_v_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3079,"lsu2wb_io_out_v_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"wb_clock", false,-1);
    tracep->declBit(c+52618,"wb_reset", false,-1);
    tracep->declBit(c+52667,"wb_io_out_v_ready", false,-1);
    tracep->declBit(c+2947,"wb_io_out_v_valid", false,-1);
    tracep->declBus(c+2948,"wb_io_out_v_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+2949,"wb_io_out_v_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+2950,"wb_io_out_v_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+2951,"wb_io_out_v_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+2952,"wb_io_out_v_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+2953,"wb_io_out_v_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+2954,"wb_io_out_v_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+2955,"wb_io_out_v_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+2956,"wb_io_out_v_bits_wvd", false,-1);
    tracep->declBus(c+2957,"wb_io_out_v_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+2958,"wb_io_out_v_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3135,"wb_io_out_v_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3136,"wb_io_out_v_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52667,"wb_io_out_x_ready", false,-1);
    tracep->declBit(c+2942,"wb_io_out_x_valid", false,-1);
    tracep->declBus(c+2943,"wb_io_out_x_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+2944,"wb_io_out_x_bits_wxd", false,-1);
    tracep->declBus(c+2945,"wb_io_out_x_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+2946,"wb_io_out_x_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3137,"wb_io_out_x_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3138,"wb_io_out_x_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3017,"wb_io_in_x_0_valid", false,-1);
    tracep->declBus(c+3018,"wb_io_in_x_0_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3019,"wb_io_in_x_0_bits_wxd", false,-1);
    tracep->declBus(c+3020,"wb_io_in_x_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3021,"wb_io_in_x_0_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3022,"wb_io_in_x_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3023,"wb_io_in_x_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3049,"wb_io_in_x_1_ready", false,-1);
    tracep->declBit(c+3050,"wb_io_in_x_1_valid", false,-1);
    tracep->declBus(c+3051,"wb_io_in_x_1_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3052,"wb_io_in_x_1_bits_wxd", false,-1);
    tracep->declBus(c+3053,"wb_io_in_x_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3054,"wb_io_in_x_1_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3055,"wb_io_in_x_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3056,"wb_io_in_x_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3131,"wb_io_in_x_2_ready", false,-1);
    tracep->declBit(c+3132,"wb_io_in_x_2_valid", false,-1);
    tracep->declBus(c+3080,"wb_io_in_x_2_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3071,"wb_io_in_x_2_bits_wxd", false,-1);
    tracep->declBus(c+3072,"wb_io_in_x_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3069,"wb_io_in_x_2_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3078,"wb_io_in_x_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3079,"wb_io_in_x_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3139,"wb_io_in_x_3_ready", false,-1);
    tracep->declBit(c+3140,"wb_io_in_x_3_valid", false,-1);
    tracep->declBus(c+3141,"wb_io_in_x_3_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3142,"wb_io_in_x_3_bits_wxd", false,-1);
    tracep->declBus(c+3143,"wb_io_in_x_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3144,"wb_io_in_x_3_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3145,"wb_io_in_x_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3146,"wb_io_in_x_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3085,"wb_io_in_x_4_ready", false,-1);
    tracep->declBit(c+3086,"wb_io_in_x_4_valid", false,-1);
    tracep->declBus(c+3087,"wb_io_in_x_4_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3088,"wb_io_in_x_4_bits_wxd", false,-1);
    tracep->declBus(c+3089,"wb_io_in_x_4_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3090,"wb_io_in_x_4_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3091,"wb_io_in_x_4_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3092,"wb_io_in_x_4_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3108,"wb_io_in_x_5_ready", false,-1);
    tracep->declBit(c+3109,"wb_io_in_x_5_valid", false,-1);
    tracep->declBus(c+3110,"wb_io_in_x_5_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3111,"wb_io_in_x_5_bits_wxd", false,-1);
    tracep->declBus(c+3112,"wb_io_in_x_5_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3113,"wb_io_in_x_5_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3114,"wb_io_in_x_5_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3115,"wb_io_in_x_5_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3030,"wb_io_in_v_0_valid", false,-1);
    tracep->declBus(c+3031,"wb_io_in_v_0_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3032,"wb_io_in_v_0_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3033,"wb_io_in_v_0_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3034,"wb_io_in_v_0_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3035,"wb_io_in_v_0_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3036,"wb_io_in_v_0_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3037,"wb_io_in_v_0_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3038,"wb_io_in_v_0_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3039,"wb_io_in_v_0_bits_wvd", false,-1);
    tracep->declBus(c+3040,"wb_io_in_v_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3041,"wb_io_in_v_0_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3042,"wb_io_in_v_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3043,"wb_io_in_v_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3057,"wb_io_in_v_1_ready", false,-1);
    tracep->declBit(c+3058,"wb_io_in_v_1_valid", false,-1);
    tracep->declBus(c+3051,"wb_io_in_v_1_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3059,"wb_io_in_v_1_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3060,"wb_io_in_v_1_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3061,"wb_io_in_v_1_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3062,"wb_io_in_v_1_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3063,"wb_io_in_v_1_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3064,"wb_io_in_v_1_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3065,"wb_io_in_v_1_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3066,"wb_io_in_v_1_bits_wvd", false,-1);
    tracep->declBus(c+3053,"wb_io_in_v_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3054,"wb_io_in_v_1_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3055,"wb_io_in_v_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3056,"wb_io_in_v_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3133,"wb_io_in_v_2_ready", false,-1);
    tracep->declBit(c+3134,"wb_io_in_v_2_valid", false,-1);
    tracep->declBus(c+3080,"wb_io_in_v_2_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3081,"wb_io_in_v_2_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3082,"wb_io_in_v_2_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3083,"wb_io_in_v_2_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3073,"wb_io_in_v_2_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3074,"wb_io_in_v_2_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3075,"wb_io_in_v_2_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3076,"wb_io_in_v_2_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3070,"wb_io_in_v_2_bits_wvd", false,-1);
    tracep->declBus(c+3072,"wb_io_in_v_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3069,"wb_io_in_v_2_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3078,"wb_io_in_v_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3079,"wb_io_in_v_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3093,"wb_io_in_v_3_ready", false,-1);
    tracep->declBit(c+3094,"wb_io_in_v_3_valid", false,-1);
    tracep->declBus(c+3095,"wb_io_in_v_3_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3096,"wb_io_in_v_3_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3097,"wb_io_in_v_3_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3098,"wb_io_in_v_3_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3099,"wb_io_in_v_3_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3100,"wb_io_in_v_3_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3101,"wb_io_in_v_3_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3102,"wb_io_in_v_3_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3103,"wb_io_in_v_3_bits_wvd", false,-1);
    tracep->declBus(c+3104,"wb_io_in_v_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3105,"wb_io_in_v_3_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3106,"wb_io_in_v_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3107,"wb_io_in_v_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3116,"wb_io_in_v_4_ready", false,-1);
    tracep->declBit(c+3117,"wb_io_in_v_4_valid", false,-1);
    tracep->declBus(c+3118,"wb_io_in_v_4_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3119,"wb_io_in_v_4_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3120,"wb_io_in_v_4_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3121,"wb_io_in_v_4_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3122,"wb_io_in_v_4_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3123,"wb_io_in_v_4_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3124,"wb_io_in_v_4_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3125,"wb_io_in_v_4_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3126,"wb_io_in_v_4_bits_wvd", false,-1);
    tracep->declBus(c+3127,"wb_io_in_v_4_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3128,"wb_io_in_v_4_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3129,"wb_io_in_v_4_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3130,"wb_io_in_v_4_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"Scoreboard_clock", false,-1);
    tracep->declBit(c+52618,"Scoreboard_reset", false,-1);
    tracep->declBus(c+3147,"Scoreboard_io_ibuffer_if_ctrl_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3148,"Scoreboard_io_ibuffer_if_ctrl_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3149,"Scoreboard_io_ibuffer_if_ctrl_isvec", false,-1);
    tracep->declBus(c+3150,"Scoreboard_io_ibuffer_if_ctrl_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3151,"Scoreboard_io_ibuffer_if_ctrl_mask", false,-1);
    tracep->declBit(c+3152,"Scoreboard_io_ibuffer_if_ctrl_mem", false,-1);
    tracep->declBus(c+3153,"Scoreboard_io_ibuffer_if_ctrl_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3154,"Scoreboard_io_ibuffer_if_ctrl_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3155,"Scoreboard_io_ibuffer_if_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3156,"Scoreboard_io_ibuffer_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3157,"Scoreboard_io_ibuffer_if_ctrl_wfd", false,-1);
    tracep->declBit(c+3158,"Scoreboard_io_ibuffer_if_ctrl_wxd", false,-1);
    tracep->declBus(c+2868,"Scoreboard_io_if_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+2871,"Scoreboard_io_if_ctrl_barrier", false,-1);
    tracep->declBus(c+2889,"Scoreboard_io_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"Scoreboard_io_if_ctrl_wfd", false,-1);
    tracep->declBit(c+3159,"Scoreboard_io_if_ctrl_fence", false,-1);
    tracep->declBit(c+2894,"Scoreboard_io_if_ctrl_wxd", false,-1);
    tracep->declBit(c+2956,"Scoreboard_io_wb_v_ctrl_wvd", false,-1);
    tracep->declBus(c+2957,"Scoreboard_io_wb_v_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2944,"Scoreboard_io_wb_x_ctrl_wxd", false,-1);
    tracep->declBus(c+2945,"Scoreboard_io_wb_x_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3160,"Scoreboard_io_if_fire", false,-1);
    tracep->declBit(c+3161,"Scoreboard_io_br_ctrl", false,-1);
    tracep->declBit(c+3162,"Scoreboard_io_fence_end", false,-1);
    tracep->declBit(c+3163,"Scoreboard_io_wb_v_fire", false,-1);
    tracep->declBit(c+3164,"Scoreboard_io_wb_x_fire", false,-1);
    tracep->declBit(c+3165,"Scoreboard_io_delay", false,-1);
    tracep->declBit(c+3166,"Scoreboard_io_op_col_in_fire", false,-1);
    tracep->declBit(c+3167,"Scoreboard_io_op_col_out_fire", false,-1);
    tracep->declBit(c+52617,"Scoreboard_1_clock", false,-1);
    tracep->declBit(c+52618,"Scoreboard_1_reset", false,-1);
    tracep->declBus(c+3168,"Scoreboard_1_io_ibuffer_if_ctrl_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3169,"Scoreboard_1_io_ibuffer_if_ctrl_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3170,"Scoreboard_1_io_ibuffer_if_ctrl_isvec", false,-1);
    tracep->declBus(c+3171,"Scoreboard_1_io_ibuffer_if_ctrl_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3172,"Scoreboard_1_io_ibuffer_if_ctrl_mask", false,-1);
    tracep->declBit(c+3173,"Scoreboard_1_io_ibuffer_if_ctrl_mem", false,-1);
    tracep->declBus(c+3174,"Scoreboard_1_io_ibuffer_if_ctrl_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3175,"Scoreboard_1_io_ibuffer_if_ctrl_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3176,"Scoreboard_1_io_ibuffer_if_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3177,"Scoreboard_1_io_ibuffer_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3178,"Scoreboard_1_io_ibuffer_if_ctrl_wfd", false,-1);
    tracep->declBit(c+3179,"Scoreboard_1_io_ibuffer_if_ctrl_wxd", false,-1);
    tracep->declBus(c+2868,"Scoreboard_1_io_if_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+2871,"Scoreboard_1_io_if_ctrl_barrier", false,-1);
    tracep->declBus(c+2889,"Scoreboard_1_io_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"Scoreboard_1_io_if_ctrl_wfd", false,-1);
    tracep->declBit(c+3159,"Scoreboard_1_io_if_ctrl_fence", false,-1);
    tracep->declBit(c+2894,"Scoreboard_1_io_if_ctrl_wxd", false,-1);
    tracep->declBit(c+2956,"Scoreboard_1_io_wb_v_ctrl_wvd", false,-1);
    tracep->declBus(c+2957,"Scoreboard_1_io_wb_v_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2944,"Scoreboard_1_io_wb_x_ctrl_wxd", false,-1);
    tracep->declBus(c+2945,"Scoreboard_1_io_wb_x_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3180,"Scoreboard_1_io_if_fire", false,-1);
    tracep->declBit(c+3181,"Scoreboard_1_io_br_ctrl", false,-1);
    tracep->declBit(c+3182,"Scoreboard_1_io_fence_end", false,-1);
    tracep->declBit(c+3183,"Scoreboard_1_io_wb_v_fire", false,-1);
    tracep->declBit(c+3184,"Scoreboard_1_io_wb_x_fire", false,-1);
    tracep->declBit(c+3185,"Scoreboard_1_io_delay", false,-1);
    tracep->declBit(c+3186,"Scoreboard_1_io_op_col_in_fire", false,-1);
    tracep->declBit(c+3187,"Scoreboard_1_io_op_col_out_fire", false,-1);
    tracep->declBit(c+52617,"Scoreboard_2_clock", false,-1);
    tracep->declBit(c+52618,"Scoreboard_2_reset", false,-1);
    tracep->declBus(c+3188,"Scoreboard_2_io_ibuffer_if_ctrl_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3189,"Scoreboard_2_io_ibuffer_if_ctrl_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3190,"Scoreboard_2_io_ibuffer_if_ctrl_isvec", false,-1);
    tracep->declBus(c+3191,"Scoreboard_2_io_ibuffer_if_ctrl_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3192,"Scoreboard_2_io_ibuffer_if_ctrl_mask", false,-1);
    tracep->declBit(c+3193,"Scoreboard_2_io_ibuffer_if_ctrl_mem", false,-1);
    tracep->declBus(c+3194,"Scoreboard_2_io_ibuffer_if_ctrl_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3195,"Scoreboard_2_io_ibuffer_if_ctrl_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3196,"Scoreboard_2_io_ibuffer_if_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3197,"Scoreboard_2_io_ibuffer_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3198,"Scoreboard_2_io_ibuffer_if_ctrl_wfd", false,-1);
    tracep->declBit(c+3199,"Scoreboard_2_io_ibuffer_if_ctrl_wxd", false,-1);
    tracep->declBus(c+2868,"Scoreboard_2_io_if_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+2871,"Scoreboard_2_io_if_ctrl_barrier", false,-1);
    tracep->declBus(c+2889,"Scoreboard_2_io_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"Scoreboard_2_io_if_ctrl_wfd", false,-1);
    tracep->declBit(c+3159,"Scoreboard_2_io_if_ctrl_fence", false,-1);
    tracep->declBit(c+2894,"Scoreboard_2_io_if_ctrl_wxd", false,-1);
    tracep->declBit(c+2956,"Scoreboard_2_io_wb_v_ctrl_wvd", false,-1);
    tracep->declBus(c+2957,"Scoreboard_2_io_wb_v_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2944,"Scoreboard_2_io_wb_x_ctrl_wxd", false,-1);
    tracep->declBus(c+2945,"Scoreboard_2_io_wb_x_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3200,"Scoreboard_2_io_if_fire", false,-1);
    tracep->declBit(c+3201,"Scoreboard_2_io_br_ctrl", false,-1);
    tracep->declBit(c+3202,"Scoreboard_2_io_fence_end", false,-1);
    tracep->declBit(c+3203,"Scoreboard_2_io_wb_v_fire", false,-1);
    tracep->declBit(c+3204,"Scoreboard_2_io_wb_x_fire", false,-1);
    tracep->declBit(c+3205,"Scoreboard_2_io_delay", false,-1);
    tracep->declBit(c+52670,"Scoreboard_2_io_op_col_in_fire", false,-1);
    tracep->declBit(c+52670,"Scoreboard_2_io_op_col_out_fire", false,-1);
    tracep->declBit(c+52617,"Scoreboard_3_clock", false,-1);
    tracep->declBit(c+52618,"Scoreboard_3_reset", false,-1);
    tracep->declBus(c+3206,"Scoreboard_3_io_ibuffer_if_ctrl_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3207,"Scoreboard_3_io_ibuffer_if_ctrl_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3208,"Scoreboard_3_io_ibuffer_if_ctrl_isvec", false,-1);
    tracep->declBus(c+3209,"Scoreboard_3_io_ibuffer_if_ctrl_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3210,"Scoreboard_3_io_ibuffer_if_ctrl_mask", false,-1);
    tracep->declBit(c+3211,"Scoreboard_3_io_ibuffer_if_ctrl_mem", false,-1);
    tracep->declBus(c+3212,"Scoreboard_3_io_ibuffer_if_ctrl_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3213,"Scoreboard_3_io_ibuffer_if_ctrl_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3214,"Scoreboard_3_io_ibuffer_if_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3215,"Scoreboard_3_io_ibuffer_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3216,"Scoreboard_3_io_ibuffer_if_ctrl_wfd", false,-1);
    tracep->declBit(c+3217,"Scoreboard_3_io_ibuffer_if_ctrl_wxd", false,-1);
    tracep->declBus(c+2868,"Scoreboard_3_io_if_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+2871,"Scoreboard_3_io_if_ctrl_barrier", false,-1);
    tracep->declBus(c+2889,"Scoreboard_3_io_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"Scoreboard_3_io_if_ctrl_wfd", false,-1);
    tracep->declBit(c+3159,"Scoreboard_3_io_if_ctrl_fence", false,-1);
    tracep->declBit(c+2894,"Scoreboard_3_io_if_ctrl_wxd", false,-1);
    tracep->declBit(c+2956,"Scoreboard_3_io_wb_v_ctrl_wvd", false,-1);
    tracep->declBus(c+2957,"Scoreboard_3_io_wb_v_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2944,"Scoreboard_3_io_wb_x_ctrl_wxd", false,-1);
    tracep->declBus(c+2945,"Scoreboard_3_io_wb_x_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3218,"Scoreboard_3_io_if_fire", false,-1);
    tracep->declBit(c+3219,"Scoreboard_3_io_br_ctrl", false,-1);
    tracep->declBit(c+3220,"Scoreboard_3_io_fence_end", false,-1);
    tracep->declBit(c+3221,"Scoreboard_3_io_wb_v_fire", false,-1);
    tracep->declBit(c+3222,"Scoreboard_3_io_wb_x_fire", false,-1);
    tracep->declBit(c+3223,"Scoreboard_3_io_delay", false,-1);
    tracep->declBit(c+52670,"Scoreboard_3_io_op_col_in_fire", false,-1);
    tracep->declBit(c+52670,"Scoreboard_3_io_op_col_out_fire", false,-1);
    tracep->declBit(c+52617,"ibuffer_clock", false,-1);
    tracep->declBit(c+52618,"ibuffer_reset", false,-1);
    tracep->declBit(c+3224,"ibuffer_io_in_ready", false,-1);
    tracep->declBit(c+3225,"ibuffer_io_in_valid", false,-1);
    tracep->declBus(c+1521,"ibuffer_io_in_bits_inst", false,-1, 31,0);
    tracep->declBus(c+1522,"ibuffer_io_in_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2834,"ibuffer_io_in_bits_fp", false,-1);
    tracep->declBus(c+2835,"ibuffer_io_in_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2836,"ibuffer_io_in_bits_simt_stack", false,-1);
    tracep->declBit(c+2837,"ibuffer_io_in_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2838,"ibuffer_io_in_bits_barrier", false,-1);
    tracep->declBus(c+2839,"ibuffer_io_in_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2840,"ibuffer_io_in_bits_reverse", false,-1);
    tracep->declBus(c+2841,"ibuffer_io_in_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2842,"ibuffer_io_in_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2843,"ibuffer_io_in_bits_isvec", false,-1);
    tracep->declBus(c+2844,"ibuffer_io_in_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2845,"ibuffer_io_in_bits_mask", false,-1);
    tracep->declBus(c+2846,"ibuffer_io_in_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2847,"ibuffer_io_in_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2848,"ibuffer_io_in_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2849,"ibuffer_io_in_bits_mem", false,-1);
    tracep->declBit(c+2850,"ibuffer_io_in_bits_mul", false,-1);
    tracep->declBus(c+2851,"ibuffer_io_in_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2852,"ibuffer_io_in_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2853,"ibuffer_io_in_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2854,"ibuffer_io_in_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2855,"ibuffer_io_in_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2856,"ibuffer_io_in_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2857,"ibuffer_io_in_bits_wfd", false,-1);
    tracep->declBit(c+2858,"ibuffer_io_in_bits_fence", false,-1);
    tracep->declBit(c+2859,"ibuffer_io_in_bits_sfu", false,-1);
    tracep->declBit(c+2860,"ibuffer_io_in_bits_readmask", false,-1);
    tracep->declBit(c+2861,"ibuffer_io_in_bits_writemask", false,-1);
    tracep->declBit(c+2862,"ibuffer_io_in_bits_wxd", false,-1);
    tracep->declBus(c+1520,"ibuffer_io_in_bits_pc", false,-1, 31,0);
    tracep->declBus(c+1520,"ibuffer_io_in_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+1521,"ibuffer_io_in_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2831,"ibuffer_io_flush_valid", false,-1);
    tracep->declBus(c+2832,"ibuffer_io_flush_bits", false,-1, 1,0);
    tracep->declBit(c+3226,"ibuffer_io_out_0_ready", false,-1);
    tracep->declBit(c+3227,"ibuffer_io_out_0_valid", false,-1);
    tracep->declBus(c+3228,"ibuffer_io_out_0_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3229,"ibuffer_io_out_0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3230,"ibuffer_io_out_0_bits_fp", false,-1);
    tracep->declBus(c+3231,"ibuffer_io_out_0_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3232,"ibuffer_io_out_0_bits_simt_stack", false,-1);
    tracep->declBit(c+3233,"ibuffer_io_out_0_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3234,"ibuffer_io_out_0_bits_barrier", false,-1);
    tracep->declBus(c+3235,"ibuffer_io_out_0_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3236,"ibuffer_io_out_0_bits_reverse", false,-1);
    tracep->declBus(c+3147,"ibuffer_io_out_0_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3148,"ibuffer_io_out_0_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3149,"ibuffer_io_out_0_bits_isvec", false,-1);
    tracep->declBus(c+3150,"ibuffer_io_out_0_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3151,"ibuffer_io_out_0_bits_mask", false,-1);
    tracep->declBus(c+3237,"ibuffer_io_out_0_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3238,"ibuffer_io_out_0_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3239,"ibuffer_io_out_0_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3152,"ibuffer_io_out_0_bits_mem", false,-1);
    tracep->declBit(c+3240,"ibuffer_io_out_0_bits_mul", false,-1);
    tracep->declBus(c+3241,"ibuffer_io_out_0_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3242,"ibuffer_io_out_0_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3153,"ibuffer_io_out_0_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3154,"ibuffer_io_out_0_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3155,"ibuffer_io_out_0_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3156,"ibuffer_io_out_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3157,"ibuffer_io_out_0_bits_wfd", false,-1);
    tracep->declBit(c+3243,"ibuffer_io_out_0_bits_fence", false,-1);
    tracep->declBit(c+3244,"ibuffer_io_out_0_bits_sfu", false,-1);
    tracep->declBit(c+3245,"ibuffer_io_out_0_bits_readmask", false,-1);
    tracep->declBit(c+3246,"ibuffer_io_out_0_bits_writemask", false,-1);
    tracep->declBit(c+3158,"ibuffer_io_out_0_bits_wxd", false,-1);
    tracep->declBus(c+3247,"ibuffer_io_out_0_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3248,"ibuffer_io_out_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3249,"ibuffer_io_out_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3250,"ibuffer_io_out_1_ready", false,-1);
    tracep->declBit(c+3251,"ibuffer_io_out_1_valid", false,-1);
    tracep->declBus(c+3252,"ibuffer_io_out_1_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3253,"ibuffer_io_out_1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3254,"ibuffer_io_out_1_bits_fp", false,-1);
    tracep->declBus(c+3255,"ibuffer_io_out_1_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3256,"ibuffer_io_out_1_bits_simt_stack", false,-1);
    tracep->declBit(c+3257,"ibuffer_io_out_1_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3258,"ibuffer_io_out_1_bits_barrier", false,-1);
    tracep->declBus(c+3259,"ibuffer_io_out_1_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3260,"ibuffer_io_out_1_bits_reverse", false,-1);
    tracep->declBus(c+3168,"ibuffer_io_out_1_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3169,"ibuffer_io_out_1_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3170,"ibuffer_io_out_1_bits_isvec", false,-1);
    tracep->declBus(c+3171,"ibuffer_io_out_1_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3172,"ibuffer_io_out_1_bits_mask", false,-1);
    tracep->declBus(c+3261,"ibuffer_io_out_1_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3262,"ibuffer_io_out_1_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3263,"ibuffer_io_out_1_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3173,"ibuffer_io_out_1_bits_mem", false,-1);
    tracep->declBit(c+3264,"ibuffer_io_out_1_bits_mul", false,-1);
    tracep->declBus(c+3265,"ibuffer_io_out_1_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3266,"ibuffer_io_out_1_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3174,"ibuffer_io_out_1_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3175,"ibuffer_io_out_1_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3176,"ibuffer_io_out_1_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3177,"ibuffer_io_out_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3178,"ibuffer_io_out_1_bits_wfd", false,-1);
    tracep->declBit(c+3267,"ibuffer_io_out_1_bits_fence", false,-1);
    tracep->declBit(c+3268,"ibuffer_io_out_1_bits_sfu", false,-1);
    tracep->declBit(c+3269,"ibuffer_io_out_1_bits_readmask", false,-1);
    tracep->declBit(c+3270,"ibuffer_io_out_1_bits_writemask", false,-1);
    tracep->declBit(c+3179,"ibuffer_io_out_1_bits_wxd", false,-1);
    tracep->declBus(c+3271,"ibuffer_io_out_1_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3272,"ibuffer_io_out_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3273,"ibuffer_io_out_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3274,"ibuffer_io_out_2_ready", false,-1);
    tracep->declBit(c+3275,"ibuffer_io_out_2_valid", false,-1);
    tracep->declBus(c+3276,"ibuffer_io_out_2_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3277,"ibuffer_io_out_2_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3278,"ibuffer_io_out_2_bits_fp", false,-1);
    tracep->declBus(c+3279,"ibuffer_io_out_2_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3280,"ibuffer_io_out_2_bits_simt_stack", false,-1);
    tracep->declBit(c+3281,"ibuffer_io_out_2_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3282,"ibuffer_io_out_2_bits_barrier", false,-1);
    tracep->declBus(c+3283,"ibuffer_io_out_2_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3284,"ibuffer_io_out_2_bits_reverse", false,-1);
    tracep->declBus(c+3188,"ibuffer_io_out_2_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3189,"ibuffer_io_out_2_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3190,"ibuffer_io_out_2_bits_isvec", false,-1);
    tracep->declBus(c+3191,"ibuffer_io_out_2_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3192,"ibuffer_io_out_2_bits_mask", false,-1);
    tracep->declBus(c+3285,"ibuffer_io_out_2_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3286,"ibuffer_io_out_2_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3287,"ibuffer_io_out_2_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3193,"ibuffer_io_out_2_bits_mem", false,-1);
    tracep->declBit(c+3288,"ibuffer_io_out_2_bits_mul", false,-1);
    tracep->declBus(c+3289,"ibuffer_io_out_2_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3290,"ibuffer_io_out_2_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3194,"ibuffer_io_out_2_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3195,"ibuffer_io_out_2_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3196,"ibuffer_io_out_2_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3197,"ibuffer_io_out_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3198,"ibuffer_io_out_2_bits_wfd", false,-1);
    tracep->declBit(c+3291,"ibuffer_io_out_2_bits_fence", false,-1);
    tracep->declBit(c+3292,"ibuffer_io_out_2_bits_sfu", false,-1);
    tracep->declBit(c+3293,"ibuffer_io_out_2_bits_readmask", false,-1);
    tracep->declBit(c+3294,"ibuffer_io_out_2_bits_writemask", false,-1);
    tracep->declBit(c+3199,"ibuffer_io_out_2_bits_wxd", false,-1);
    tracep->declBus(c+3295,"ibuffer_io_out_2_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3296,"ibuffer_io_out_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3297,"ibuffer_io_out_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3298,"ibuffer_io_out_3_ready", false,-1);
    tracep->declBit(c+3299,"ibuffer_io_out_3_valid", false,-1);
    tracep->declBus(c+3300,"ibuffer_io_out_3_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3301,"ibuffer_io_out_3_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3302,"ibuffer_io_out_3_bits_fp", false,-1);
    tracep->declBus(c+3303,"ibuffer_io_out_3_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3304,"ibuffer_io_out_3_bits_simt_stack", false,-1);
    tracep->declBit(c+3305,"ibuffer_io_out_3_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3306,"ibuffer_io_out_3_bits_barrier", false,-1);
    tracep->declBus(c+3307,"ibuffer_io_out_3_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3308,"ibuffer_io_out_3_bits_reverse", false,-1);
    tracep->declBus(c+3206,"ibuffer_io_out_3_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3207,"ibuffer_io_out_3_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3208,"ibuffer_io_out_3_bits_isvec", false,-1);
    tracep->declBus(c+3209,"ibuffer_io_out_3_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3210,"ibuffer_io_out_3_bits_mask", false,-1);
    tracep->declBus(c+3309,"ibuffer_io_out_3_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3310,"ibuffer_io_out_3_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3311,"ibuffer_io_out_3_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3211,"ibuffer_io_out_3_bits_mem", false,-1);
    tracep->declBit(c+3312,"ibuffer_io_out_3_bits_mul", false,-1);
    tracep->declBus(c+3313,"ibuffer_io_out_3_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3314,"ibuffer_io_out_3_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3212,"ibuffer_io_out_3_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3213,"ibuffer_io_out_3_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3214,"ibuffer_io_out_3_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3215,"ibuffer_io_out_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3216,"ibuffer_io_out_3_bits_wfd", false,-1);
    tracep->declBit(c+3315,"ibuffer_io_out_3_bits_fence", false,-1);
    tracep->declBit(c+3316,"ibuffer_io_out_3_bits_sfu", false,-1);
    tracep->declBit(c+3317,"ibuffer_io_out_3_bits_readmask", false,-1);
    tracep->declBit(c+3318,"ibuffer_io_out_3_bits_writemask", false,-1);
    tracep->declBit(c+3217,"ibuffer_io_out_3_bits_wxd", false,-1);
    tracep->declBus(c+3319,"ibuffer_io_out_3_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3320,"ibuffer_io_out_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3321,"ibuffer_io_out_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2826,"ibuffer_io_ibuffer_ready_0", false,-1);
    tracep->declBit(c+2827,"ibuffer_io_ibuffer_ready_1", false,-1);
    tracep->declBit(c+2828,"ibuffer_io_ibuffer_ready_2", false,-1);
    tracep->declBit(c+2829,"ibuffer_io_ibuffer_ready_3", false,-1);
    tracep->declBit(c+52617,"ibuffer2issue_clock", false,-1);
    tracep->declBit(c+3322,"ibuffer2issue_io_in_0_ready", false,-1);
    tracep->declBit(c+3323,"ibuffer2issue_io_in_0_valid", false,-1);
    tracep->declBus(c+3228,"ibuffer2issue_io_in_0_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3229,"ibuffer2issue_io_in_0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3230,"ibuffer2issue_io_in_0_bits_fp", false,-1);
    tracep->declBus(c+3231,"ibuffer2issue_io_in_0_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3232,"ibuffer2issue_io_in_0_bits_simt_stack", false,-1);
    tracep->declBit(c+3233,"ibuffer2issue_io_in_0_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3234,"ibuffer2issue_io_in_0_bits_barrier", false,-1);
    tracep->declBus(c+3235,"ibuffer2issue_io_in_0_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3236,"ibuffer2issue_io_in_0_bits_reverse", false,-1);
    tracep->declBus(c+3147,"ibuffer2issue_io_in_0_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3148,"ibuffer2issue_io_in_0_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3149,"ibuffer2issue_io_in_0_bits_isvec", false,-1);
    tracep->declBus(c+3150,"ibuffer2issue_io_in_0_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3151,"ibuffer2issue_io_in_0_bits_mask", false,-1);
    tracep->declBus(c+3237,"ibuffer2issue_io_in_0_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3238,"ibuffer2issue_io_in_0_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3239,"ibuffer2issue_io_in_0_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3152,"ibuffer2issue_io_in_0_bits_mem", false,-1);
    tracep->declBit(c+3240,"ibuffer2issue_io_in_0_bits_mul", false,-1);
    tracep->declBus(c+3241,"ibuffer2issue_io_in_0_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3242,"ibuffer2issue_io_in_0_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3153,"ibuffer2issue_io_in_0_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3154,"ibuffer2issue_io_in_0_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3155,"ibuffer2issue_io_in_0_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3156,"ibuffer2issue_io_in_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3157,"ibuffer2issue_io_in_0_bits_wfd", false,-1);
    tracep->declBit(c+3243,"ibuffer2issue_io_in_0_bits_fence", false,-1);
    tracep->declBit(c+3244,"ibuffer2issue_io_in_0_bits_sfu", false,-1);
    tracep->declBit(c+3245,"ibuffer2issue_io_in_0_bits_readmask", false,-1);
    tracep->declBit(c+3246,"ibuffer2issue_io_in_0_bits_writemask", false,-1);
    tracep->declBit(c+3158,"ibuffer2issue_io_in_0_bits_wxd", false,-1);
    tracep->declBus(c+3247,"ibuffer2issue_io_in_0_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3248,"ibuffer2issue_io_in_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3249,"ibuffer2issue_io_in_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3324,"ibuffer2issue_io_in_1_ready", false,-1);
    tracep->declBit(c+3325,"ibuffer2issue_io_in_1_valid", false,-1);
    tracep->declBus(c+3252,"ibuffer2issue_io_in_1_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3253,"ibuffer2issue_io_in_1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3254,"ibuffer2issue_io_in_1_bits_fp", false,-1);
    tracep->declBus(c+3255,"ibuffer2issue_io_in_1_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3256,"ibuffer2issue_io_in_1_bits_simt_stack", false,-1);
    tracep->declBit(c+3257,"ibuffer2issue_io_in_1_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3258,"ibuffer2issue_io_in_1_bits_barrier", false,-1);
    tracep->declBus(c+3259,"ibuffer2issue_io_in_1_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3260,"ibuffer2issue_io_in_1_bits_reverse", false,-1);
    tracep->declBus(c+3168,"ibuffer2issue_io_in_1_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3169,"ibuffer2issue_io_in_1_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3170,"ibuffer2issue_io_in_1_bits_isvec", false,-1);
    tracep->declBus(c+3171,"ibuffer2issue_io_in_1_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3172,"ibuffer2issue_io_in_1_bits_mask", false,-1);
    tracep->declBus(c+3261,"ibuffer2issue_io_in_1_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3262,"ibuffer2issue_io_in_1_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3263,"ibuffer2issue_io_in_1_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3173,"ibuffer2issue_io_in_1_bits_mem", false,-1);
    tracep->declBit(c+3264,"ibuffer2issue_io_in_1_bits_mul", false,-1);
    tracep->declBus(c+3265,"ibuffer2issue_io_in_1_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3266,"ibuffer2issue_io_in_1_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3174,"ibuffer2issue_io_in_1_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3175,"ibuffer2issue_io_in_1_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3176,"ibuffer2issue_io_in_1_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3177,"ibuffer2issue_io_in_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3178,"ibuffer2issue_io_in_1_bits_wfd", false,-1);
    tracep->declBit(c+3267,"ibuffer2issue_io_in_1_bits_fence", false,-1);
    tracep->declBit(c+3268,"ibuffer2issue_io_in_1_bits_sfu", false,-1);
    tracep->declBit(c+3269,"ibuffer2issue_io_in_1_bits_readmask", false,-1);
    tracep->declBit(c+3270,"ibuffer2issue_io_in_1_bits_writemask", false,-1);
    tracep->declBit(c+3179,"ibuffer2issue_io_in_1_bits_wxd", false,-1);
    tracep->declBus(c+3271,"ibuffer2issue_io_in_1_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3272,"ibuffer2issue_io_in_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3273,"ibuffer2issue_io_in_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3326,"ibuffer2issue_io_in_2_ready", false,-1);
    tracep->declBit(c+3327,"ibuffer2issue_io_in_2_valid", false,-1);
    tracep->declBus(c+3276,"ibuffer2issue_io_in_2_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3277,"ibuffer2issue_io_in_2_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3278,"ibuffer2issue_io_in_2_bits_fp", false,-1);
    tracep->declBus(c+3279,"ibuffer2issue_io_in_2_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3280,"ibuffer2issue_io_in_2_bits_simt_stack", false,-1);
    tracep->declBit(c+3281,"ibuffer2issue_io_in_2_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3282,"ibuffer2issue_io_in_2_bits_barrier", false,-1);
    tracep->declBus(c+3283,"ibuffer2issue_io_in_2_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3284,"ibuffer2issue_io_in_2_bits_reverse", false,-1);
    tracep->declBus(c+3188,"ibuffer2issue_io_in_2_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3189,"ibuffer2issue_io_in_2_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3190,"ibuffer2issue_io_in_2_bits_isvec", false,-1);
    tracep->declBus(c+3191,"ibuffer2issue_io_in_2_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3192,"ibuffer2issue_io_in_2_bits_mask", false,-1);
    tracep->declBus(c+3285,"ibuffer2issue_io_in_2_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3286,"ibuffer2issue_io_in_2_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3287,"ibuffer2issue_io_in_2_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3193,"ibuffer2issue_io_in_2_bits_mem", false,-1);
    tracep->declBit(c+3288,"ibuffer2issue_io_in_2_bits_mul", false,-1);
    tracep->declBus(c+3289,"ibuffer2issue_io_in_2_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3290,"ibuffer2issue_io_in_2_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3194,"ibuffer2issue_io_in_2_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3195,"ibuffer2issue_io_in_2_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3196,"ibuffer2issue_io_in_2_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3197,"ibuffer2issue_io_in_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3198,"ibuffer2issue_io_in_2_bits_wfd", false,-1);
    tracep->declBit(c+3291,"ibuffer2issue_io_in_2_bits_fence", false,-1);
    tracep->declBit(c+3292,"ibuffer2issue_io_in_2_bits_sfu", false,-1);
    tracep->declBit(c+3293,"ibuffer2issue_io_in_2_bits_readmask", false,-1);
    tracep->declBit(c+3294,"ibuffer2issue_io_in_2_bits_writemask", false,-1);
    tracep->declBit(c+3199,"ibuffer2issue_io_in_2_bits_wxd", false,-1);
    tracep->declBus(c+3295,"ibuffer2issue_io_in_2_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3296,"ibuffer2issue_io_in_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3297,"ibuffer2issue_io_in_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3328,"ibuffer2issue_io_in_3_ready", false,-1);
    tracep->declBit(c+3329,"ibuffer2issue_io_in_3_valid", false,-1);
    tracep->declBus(c+3300,"ibuffer2issue_io_in_3_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3301,"ibuffer2issue_io_in_3_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3302,"ibuffer2issue_io_in_3_bits_fp", false,-1);
    tracep->declBus(c+3303,"ibuffer2issue_io_in_3_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3304,"ibuffer2issue_io_in_3_bits_simt_stack", false,-1);
    tracep->declBit(c+3305,"ibuffer2issue_io_in_3_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3306,"ibuffer2issue_io_in_3_bits_barrier", false,-1);
    tracep->declBus(c+3307,"ibuffer2issue_io_in_3_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3308,"ibuffer2issue_io_in_3_bits_reverse", false,-1);
    tracep->declBus(c+3206,"ibuffer2issue_io_in_3_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3207,"ibuffer2issue_io_in_3_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3208,"ibuffer2issue_io_in_3_bits_isvec", false,-1);
    tracep->declBus(c+3209,"ibuffer2issue_io_in_3_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3210,"ibuffer2issue_io_in_3_bits_mask", false,-1);
    tracep->declBus(c+3309,"ibuffer2issue_io_in_3_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3310,"ibuffer2issue_io_in_3_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3311,"ibuffer2issue_io_in_3_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3211,"ibuffer2issue_io_in_3_bits_mem", false,-1);
    tracep->declBit(c+3312,"ibuffer2issue_io_in_3_bits_mul", false,-1);
    tracep->declBus(c+3313,"ibuffer2issue_io_in_3_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3314,"ibuffer2issue_io_in_3_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3212,"ibuffer2issue_io_in_3_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3213,"ibuffer2issue_io_in_3_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3214,"ibuffer2issue_io_in_3_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3215,"ibuffer2issue_io_in_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3216,"ibuffer2issue_io_in_3_bits_wfd", false,-1);
    tracep->declBit(c+3315,"ibuffer2issue_io_in_3_bits_fence", false,-1);
    tracep->declBit(c+3316,"ibuffer2issue_io_in_3_bits_sfu", false,-1);
    tracep->declBit(c+3317,"ibuffer2issue_io_in_3_bits_readmask", false,-1);
    tracep->declBit(c+3318,"ibuffer2issue_io_in_3_bits_writemask", false,-1);
    tracep->declBit(c+3217,"ibuffer2issue_io_in_3_bits_wxd", false,-1);
    tracep->declBus(c+3319,"ibuffer2issue_io_in_3_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3320,"ibuffer2issue_io_in_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3321,"ibuffer2issue_io_in_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2863,"ibuffer2issue_io_out_ready", false,-1);
    tracep->declBit(c+2864,"ibuffer2issue_io_out_valid", false,-1);
    tracep->declBus(c+2865,"ibuffer2issue_io_out_bits_inst", false,-1, 31,0);
    tracep->declBus(c+2866,"ibuffer2issue_io_out_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2867,"ibuffer2issue_io_out_bits_fp", false,-1);
    tracep->declBus(c+2868,"ibuffer2issue_io_out_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2869,"ibuffer2issue_io_out_bits_simt_stack", false,-1);
    tracep->declBit(c+2870,"ibuffer2issue_io_out_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2871,"ibuffer2issue_io_out_bits_barrier", false,-1);
    tracep->declBus(c+2872,"ibuffer2issue_io_out_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2873,"ibuffer2issue_io_out_bits_reverse", false,-1);
    tracep->declBus(c+2874,"ibuffer2issue_io_out_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2875,"ibuffer2issue_io_out_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2876,"ibuffer2issue_io_out_bits_isvec", false,-1);
    tracep->declBus(c+2877,"ibuffer2issue_io_out_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2878,"ibuffer2issue_io_out_bits_mask", false,-1);
    tracep->declBus(c+2879,"ibuffer2issue_io_out_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2880,"ibuffer2issue_io_out_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2881,"ibuffer2issue_io_out_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2882,"ibuffer2issue_io_out_bits_mem", false,-1);
    tracep->declBit(c+2883,"ibuffer2issue_io_out_bits_mul", false,-1);
    tracep->declBus(c+2884,"ibuffer2issue_io_out_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2885,"ibuffer2issue_io_out_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2886,"ibuffer2issue_io_out_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2887,"ibuffer2issue_io_out_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2888,"ibuffer2issue_io_out_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2889,"ibuffer2issue_io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"ibuffer2issue_io_out_bits_wfd", false,-1);
    tracep->declBit(c+3159,"ibuffer2issue_io_out_bits_fence", false,-1);
    tracep->declBit(c+2891,"ibuffer2issue_io_out_bits_sfu", false,-1);
    tracep->declBit(c+2892,"ibuffer2issue_io_out_bits_readmask", false,-1);
    tracep->declBit(c+2893,"ibuffer2issue_io_out_bits_writemask", false,-1);
    tracep->declBit(c+2894,"ibuffer2issue_io_out_bits_wxd", false,-1);
    tracep->declBus(c+2895,"ibuffer2issue_io_out_bits_pc", false,-1, 31,0);
    tracep->declBus(c+2896,"ibuffer2issue_io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2897,"ibuffer2issue_io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"exe_data_clock", false,-1);
    tracep->declBit(c+52618,"exe_data_reset", false,-1);
    tracep->declBit(c+2898,"exe_data_io_enq_ready", false,-1);
    tracep->declBit(c+2899,"exe_data_io_enq_valid", false,-1);
    tracep->declBus(c+2900,"exe_data_io_enq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2901,"exe_data_io_enq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2902,"exe_data_io_enq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2903,"exe_data_io_enq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2904,"exe_data_io_enq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2905,"exe_data_io_enq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2906,"exe_data_io_enq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2907,"exe_data_io_enq_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+2908,"exe_data_io_enq_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+2909,"exe_data_io_enq_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+2910,"exe_data_io_enq_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+2911,"exe_data_io_enq_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+3330,"exe_data_io_enq_bits_mask_0", false,-1);
    tracep->declBit(c+3331,"exe_data_io_enq_bits_mask_1", false,-1);
    tracep->declBit(c+3332,"exe_data_io_enq_bits_mask_2", false,-1);
    tracep->declBit(c+3333,"exe_data_io_enq_bits_mask_3", false,-1);
    tracep->declBus(c+2916,"exe_data_io_enq_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+2917,"exe_data_io_enq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2918,"exe_data_io_enq_bits_ctrl_fp", false,-1);
    tracep->declBus(c+2919,"exe_data_io_enq_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+2920,"exe_data_io_enq_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+2921,"exe_data_io_enq_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+2922,"exe_data_io_enq_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+2923,"exe_data_io_enq_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2924,"exe_data_io_enq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+2925,"exe_data_io_enq_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+2926,"exe_data_io_enq_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+2927,"exe_data_io_enq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2928,"exe_data_io_enq_bits_ctrl_mem", false,-1);
    tracep->declBit(c+2929,"exe_data_io_enq_bits_ctrl_mul", false,-1);
    tracep->declBus(c+2930,"exe_data_io_enq_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2931,"exe_data_io_enq_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+2932,"exe_data_io_enq_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2933,"exe_data_io_enq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2934,"exe_data_io_enq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2935,"exe_data_io_enq_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+2936,"exe_data_io_enq_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+2937,"exe_data_io_enq_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+2938,"exe_data_io_enq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2939,"exe_data_io_enq_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+2940,"exe_data_io_enq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2941,"exe_data_io_enq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2959,"exe_data_io_deq_ready", false,-1);
    tracep->declBit(c+2960,"exe_data_io_deq_valid", false,-1);
    tracep->declBus(c+2961,"exe_data_io_deq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"exe_data_io_deq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"exe_data_io_deq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"exe_data_io_deq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"exe_data_io_deq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"exe_data_io_deq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"exe_data_io_deq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"exe_data_io_deq_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+2969,"exe_data_io_deq_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+2970,"exe_data_io_deq_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+2971,"exe_data_io_deq_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+2972,"exe_data_io_deq_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+2973,"exe_data_io_deq_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"exe_data_io_deq_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"exe_data_io_deq_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"exe_data_io_deq_bits_mask_3", false,-1);
    tracep->declBus(c+2977,"exe_data_io_deq_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+1513,"exe_data_io_deq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2978,"exe_data_io_deq_bits_ctrl_fp", false,-1);
    tracep->declBus(c+2979,"exe_data_io_deq_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+2980,"exe_data_io_deq_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+2822,"exe_data_io_deq_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+2823,"exe_data_io_deq_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+2981,"exe_data_io_deq_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2982,"exe_data_io_deq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+2983,"exe_data_io_deq_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+2984,"exe_data_io_deq_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+2985,"exe_data_io_deq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2986,"exe_data_io_deq_bits_ctrl_mem", false,-1);
    tracep->declBit(c+2987,"exe_data_io_deq_bits_ctrl_mul", false,-1);
    tracep->declBus(c+2988,"exe_data_io_deq_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2989,"exe_data_io_deq_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+2990,"exe_data_io_deq_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2991,"exe_data_io_deq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"exe_data_io_deq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2993,"exe_data_io_deq_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+2994,"exe_data_io_deq_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+2995,"exe_data_io_deq_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+2996,"exe_data_io_deq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2997,"exe_data_io_deq_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+2998,"exe_data_io_deq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"exe_data_io_deq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"simt_stack_clock", false,-1);
    tracep->declBit(c+52618,"simt_stack_reset", false,-1);
    tracep->declBit(c+3010,"simt_stack_io_branch_ctl_ready", false,-1);
    tracep->declBit(c+3011,"simt_stack_io_branch_ctl_valid", false,-1);
    tracep->declBit(c+2822,"simt_stack_io_branch_ctl_bits_opcode", false,-1);
    tracep->declBus(c+1513,"simt_stack_io_branch_ctl_bits_wid", false,-1, 1,0);
    tracep->declBus(c+2969,"simt_stack_io_branch_ctl_bits_PC_branch", false,-1, 31,0);
    tracep->declBus(c+3012,"simt_stack_io_branch_ctl_bits_mask_init", false,-1, 3,0);
    tracep->declBus(c+2998,"simt_stack_io_branch_ctl_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"simt_stack_io_branch_ctl_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3044,"simt_stack_io_if_mask_ready", false,-1);
    tracep->declBit(c+3045,"simt_stack_io_if_mask_valid", false,-1);
    tracep->declBus(c+3046,"simt_stack_io_if_mask_bits_if_mask", false,-1, 3,0);
    tracep->declBus(c+3047,"simt_stack_io_if_mask_bits_wid", false,-1, 1,0);
    tracep->declBus(c+2917,"simt_stack_io_input_wid", false,-1, 1,0);
    tracep->declBus(c+3334,"simt_stack_io_out_mask", false,-1, 3,0);
    tracep->declBit(c+3335,"simt_stack_io_complete_valid", false,-1);
    tracep->declBus(c+3336,"simt_stack_io_complete_bits", false,-1, 1,0);
    tracep->declBit(c+3337,"simt_stack_io_fetch_ctl_ready", false,-1);
    tracep->declBit(c+3338,"simt_stack_io_fetch_ctl_valid", false,-1);
    tracep->declBus(c+3339,"simt_stack_io_fetch_ctl_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3340,"simt_stack_io_fetch_ctl_bits_jump", false,-1);
    tracep->declBus(c+3341,"simt_stack_io_fetch_ctl_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+3342,"simt_stack_io_fetch_ctl_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3343,"simt_stack_io_fetch_ctl_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"branch_back_clock", false,-1);
    tracep->declBit(c+52618,"branch_back_reset", false,-1);
    tracep->declBit(c+2815,"branch_back_io_out_ready", false,-1);
    tracep->declBit(c+2816,"branch_back_io_out_valid", false,-1);
    tracep->declBus(c+2817,"branch_back_io_out_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2818,"branch_back_io_out_bits_jump", false,-1);
    tracep->declBus(c+2819,"branch_back_io_out_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+3344,"branch_back_io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3345,"branch_back_io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2815,"branch_back_io_in0_ready", false,-1);
    tracep->declBit(c+3024,"branch_back_io_in0_valid", false,-1);
    tracep->declBus(c+3025,"branch_back_io_in0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3026,"branch_back_io_in0_bits_jump", false,-1);
    tracep->declBus(c+3027,"branch_back_io_in0_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+3028,"branch_back_io_in0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3029,"branch_back_io_in0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3337,"branch_back_io_in1_ready", false,-1);
    tracep->declBit(c+3338,"branch_back_io_in1_valid", false,-1);
    tracep->declBus(c+3339,"branch_back_io_in1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3340,"branch_back_io_in1_bits_jump", false,-1);
    tracep->declBus(c+3341,"branch_back_io_in1_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+3342,"branch_back_io_in1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3343,"branch_back_io_in1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"csrfile_clock", false,-1);
    tracep->declBit(c+52618,"csrfile_reset", false,-1);
    tracep->declBit(c+3013,"csrfile_io_in_ready", false,-1);
    tracep->declBit(c+3014,"csrfile_io_in_valid", false,-1);
    tracep->declBus(c+2977,"csrfile_io_in_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+1513,"csrfile_io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+2981,"csrfile_io_in_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2983,"csrfile_io_in_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+2991,"csrfile_io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2996,"csrfile_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"csrfile_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"csrfile_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+2961,"csrfile_io_in_bits_in1", false,-1, 31,0);
    tracep->declBit(c+3139,"csrfile_io_out_ready", false,-1);
    tracep->declBit(c+3140,"csrfile_io_out_valid", false,-1);
    tracep->declBus(c+3141,"csrfile_io_out_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3142,"csrfile_io_out_bits_wxd", false,-1);
    tracep->declBus(c+3143,"csrfile_io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3144,"csrfile_io_out_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3145,"csrfile_io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3146,"csrfile_io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+1513,"csrfile_io_frm_wid", false,-1, 1,0);
    tracep->declBus(c+3048,"csrfile_io_frm", false,-1, 2,0);
    tracep->declBit(c+1511,"csrfile_io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"csrfile_io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"csrfile_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"csrfile_io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"csrfile_io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"csrfile_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"csrfile_io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"csrfile_io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+1512,"csrfile_io_CTA2csr_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3185,"scoreb_1_delay", false,-1);
    tracep->declBit(c+3165,"scoreb_0_delay", false,-1);
    tracep->declBus(c+3346,"warp_sche_io_scoreboard_busy_lo", false,-1, 1,0);
    tracep->declBit(c+3223,"scoreb_3_delay", false,-1);
    tracep->declBit(c+3205,"scoreb_2_delay", false,-1);
    tracep->declBus(c+3347,"warp_sche_io_scoreboard_busy_hi", false,-1, 1,0);
    tracep->declBit(c+3348,"ibuffer_ready_1", false,-1);
    tracep->declBit(c+3349,"ibuffer_ready_0", false,-1);
    tracep->declBit(c+3350,"ibuffer_ready_3", false,-1);
    tracep->declBit(c+3351,"ibuffer_ready_2", false,-1);
    tracep->declBit(c+3352,"op_col_in_wid", false,-1);
    tracep->declBit(c+3353,"op_col_out_wid", false,-1);
    tracep->pushNamePrefix("Scoreboard ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+3147,"io_ibuffer_if_ctrl_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3148,"io_ibuffer_if_ctrl_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3149,"io_ibuffer_if_ctrl_isvec", false,-1);
    tracep->declBus(c+3150,"io_ibuffer_if_ctrl_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3151,"io_ibuffer_if_ctrl_mask", false,-1);
    tracep->declBit(c+3152,"io_ibuffer_if_ctrl_mem", false,-1);
    tracep->declBus(c+3153,"io_ibuffer_if_ctrl_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3154,"io_ibuffer_if_ctrl_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3155,"io_ibuffer_if_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3156,"io_ibuffer_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3157,"io_ibuffer_if_ctrl_wfd", false,-1);
    tracep->declBit(c+3158,"io_ibuffer_if_ctrl_wxd", false,-1);
    tracep->declBus(c+2868,"io_if_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+2871,"io_if_ctrl_barrier", false,-1);
    tracep->declBus(c+2889,"io_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"io_if_ctrl_wfd", false,-1);
    tracep->declBit(c+3159,"io_if_ctrl_fence", false,-1);
    tracep->declBit(c+2894,"io_if_ctrl_wxd", false,-1);
    tracep->declBit(c+2956,"io_wb_v_ctrl_wvd", false,-1);
    tracep->declBus(c+2957,"io_wb_v_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2944,"io_wb_x_ctrl_wxd", false,-1);
    tracep->declBus(c+2945,"io_wb_x_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3160,"io_if_fire", false,-1);
    tracep->declBit(c+3161,"io_br_ctrl", false,-1);
    tracep->declBit(c+3162,"io_fence_end", false,-1);
    tracep->declBit(c+3163,"io_wb_v_fire", false,-1);
    tracep->declBit(c+3164,"io_wb_x_fire", false,-1);
    tracep->declBit(c+3165,"io_delay", false,-1);
    tracep->declBit(c+3166,"io_op_col_in_fire", false,-1);
    tracep->declBit(c+3167,"io_op_col_out_fire", false,-1);
    tracep->declBus(c+3354,"r", false,-1, 31,0);
    tracep->declBit(c+3355,"readb", false,-1);
    tracep->declBit(c+3356,"read_op_col", false,-1);
    tracep->declBit(c+3357,"read1", false,-1);
    tracep->declBit(c+3358,"read2", false,-1);
    tracep->declBit(c+3359,"read3", false,-1);
    tracep->declBit(c+3360,"readm", false,-1);
    tracep->declBit(c+3361,"readw", false,-1);
    tracep->declBit(c+3362,"readf", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Scoreboard_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+3168,"io_ibuffer_if_ctrl_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3169,"io_ibuffer_if_ctrl_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3170,"io_ibuffer_if_ctrl_isvec", false,-1);
    tracep->declBus(c+3171,"io_ibuffer_if_ctrl_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3172,"io_ibuffer_if_ctrl_mask", false,-1);
    tracep->declBit(c+3173,"io_ibuffer_if_ctrl_mem", false,-1);
    tracep->declBus(c+3174,"io_ibuffer_if_ctrl_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3175,"io_ibuffer_if_ctrl_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3176,"io_ibuffer_if_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3177,"io_ibuffer_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3178,"io_ibuffer_if_ctrl_wfd", false,-1);
    tracep->declBit(c+3179,"io_ibuffer_if_ctrl_wxd", false,-1);
    tracep->declBus(c+2868,"io_if_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+2871,"io_if_ctrl_barrier", false,-1);
    tracep->declBus(c+2889,"io_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"io_if_ctrl_wfd", false,-1);
    tracep->declBit(c+3159,"io_if_ctrl_fence", false,-1);
    tracep->declBit(c+2894,"io_if_ctrl_wxd", false,-1);
    tracep->declBit(c+2956,"io_wb_v_ctrl_wvd", false,-1);
    tracep->declBus(c+2957,"io_wb_v_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2944,"io_wb_x_ctrl_wxd", false,-1);
    tracep->declBus(c+2945,"io_wb_x_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3180,"io_if_fire", false,-1);
    tracep->declBit(c+3181,"io_br_ctrl", false,-1);
    tracep->declBit(c+3182,"io_fence_end", false,-1);
    tracep->declBit(c+3183,"io_wb_v_fire", false,-1);
    tracep->declBit(c+3184,"io_wb_x_fire", false,-1);
    tracep->declBit(c+3185,"io_delay", false,-1);
    tracep->declBit(c+3186,"io_op_col_in_fire", false,-1);
    tracep->declBit(c+3187,"io_op_col_out_fire", false,-1);
    tracep->declBus(c+3363,"r", false,-1, 31,0);
    tracep->declBit(c+3364,"readb", false,-1);
    tracep->declBit(c+3365,"read_op_col", false,-1);
    tracep->declBit(c+3366,"read1", false,-1);
    tracep->declBit(c+3367,"read2", false,-1);
    tracep->declBit(c+3368,"read3", false,-1);
    tracep->declBit(c+3369,"readm", false,-1);
    tracep->declBit(c+3370,"readw", false,-1);
    tracep->declBit(c+3371,"readf", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Scoreboard_2 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+3188,"io_ibuffer_if_ctrl_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3189,"io_ibuffer_if_ctrl_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3190,"io_ibuffer_if_ctrl_isvec", false,-1);
    tracep->declBus(c+3191,"io_ibuffer_if_ctrl_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3192,"io_ibuffer_if_ctrl_mask", false,-1);
    tracep->declBit(c+3193,"io_ibuffer_if_ctrl_mem", false,-1);
    tracep->declBus(c+3194,"io_ibuffer_if_ctrl_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3195,"io_ibuffer_if_ctrl_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3196,"io_ibuffer_if_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3197,"io_ibuffer_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3198,"io_ibuffer_if_ctrl_wfd", false,-1);
    tracep->declBit(c+3199,"io_ibuffer_if_ctrl_wxd", false,-1);
    tracep->declBus(c+2868,"io_if_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+2871,"io_if_ctrl_barrier", false,-1);
    tracep->declBus(c+2889,"io_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"io_if_ctrl_wfd", false,-1);
    tracep->declBit(c+3159,"io_if_ctrl_fence", false,-1);
    tracep->declBit(c+2894,"io_if_ctrl_wxd", false,-1);
    tracep->declBit(c+2956,"io_wb_v_ctrl_wvd", false,-1);
    tracep->declBus(c+2957,"io_wb_v_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2944,"io_wb_x_ctrl_wxd", false,-1);
    tracep->declBus(c+2945,"io_wb_x_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3200,"io_if_fire", false,-1);
    tracep->declBit(c+3201,"io_br_ctrl", false,-1);
    tracep->declBit(c+3202,"io_fence_end", false,-1);
    tracep->declBit(c+3203,"io_wb_v_fire", false,-1);
    tracep->declBit(c+3204,"io_wb_x_fire", false,-1);
    tracep->declBit(c+3205,"io_delay", false,-1);
    tracep->declBit(c+52670,"io_op_col_in_fire", false,-1);
    tracep->declBit(c+52670,"io_op_col_out_fire", false,-1);
    tracep->declBus(c+3372,"r", false,-1, 31,0);
    tracep->declBit(c+3373,"readb", false,-1);
    tracep->declBit(c+3374,"read_op_col", false,-1);
    tracep->declBit(c+3375,"read1", false,-1);
    tracep->declBit(c+3376,"read2", false,-1);
    tracep->declBit(c+3377,"read3", false,-1);
    tracep->declBit(c+3378,"readm", false,-1);
    tracep->declBit(c+3379,"readw", false,-1);
    tracep->declBit(c+3380,"readf", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Scoreboard_3 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+3206,"io_ibuffer_if_ctrl_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3207,"io_ibuffer_if_ctrl_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3208,"io_ibuffer_if_ctrl_isvec", false,-1);
    tracep->declBus(c+3209,"io_ibuffer_if_ctrl_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3210,"io_ibuffer_if_ctrl_mask", false,-1);
    tracep->declBit(c+3211,"io_ibuffer_if_ctrl_mem", false,-1);
    tracep->declBus(c+3212,"io_ibuffer_if_ctrl_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3213,"io_ibuffer_if_ctrl_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3214,"io_ibuffer_if_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3215,"io_ibuffer_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3216,"io_ibuffer_if_ctrl_wfd", false,-1);
    tracep->declBit(c+3217,"io_ibuffer_if_ctrl_wxd", false,-1);
    tracep->declBus(c+2868,"io_if_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+2871,"io_if_ctrl_barrier", false,-1);
    tracep->declBus(c+2889,"io_if_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"io_if_ctrl_wfd", false,-1);
    tracep->declBit(c+3159,"io_if_ctrl_fence", false,-1);
    tracep->declBit(c+2894,"io_if_ctrl_wxd", false,-1);
    tracep->declBit(c+2956,"io_wb_v_ctrl_wvd", false,-1);
    tracep->declBus(c+2957,"io_wb_v_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2944,"io_wb_x_ctrl_wxd", false,-1);
    tracep->declBus(c+2945,"io_wb_x_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3218,"io_if_fire", false,-1);
    tracep->declBit(c+3219,"io_br_ctrl", false,-1);
    tracep->declBit(c+3220,"io_fence_end", false,-1);
    tracep->declBit(c+3221,"io_wb_v_fire", false,-1);
    tracep->declBit(c+3222,"io_wb_x_fire", false,-1);
    tracep->declBit(c+3223,"io_delay", false,-1);
    tracep->declBit(c+52670,"io_op_col_in_fire", false,-1);
    tracep->declBit(c+52670,"io_op_col_out_fire", false,-1);
    tracep->declBus(c+3381,"r", false,-1, 31,0);
    tracep->declBit(c+3382,"readb", false,-1);
    tracep->declBit(c+3383,"read_op_col", false,-1);
    tracep->declBit(c+3384,"read1", false,-1);
    tracep->declBit(c+3385,"read2", false,-1);
    tracep->declBit(c+3386,"read3", false,-1);
    tracep->declBit(c+3387,"readm", false,-1);
    tracep->declBit(c+3388,"readw", false,-1);
    tracep->declBit(c+3389,"readf", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("alu ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3000,"io_in_ready", false,-1);
    tracep->declBit(c+3001,"io_in_valid", false,-1);
    tracep->declBus(c+2961,"io_in_bits_in1", false,-1, 31,0);
    tracep->declBus(c+2965,"io_in_bits_in2", false,-1, 31,0);
    tracep->declBus(c+2969,"io_in_bits_in3", false,-1, 31,0);
    tracep->declBus(c+1513,"io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+2979,"io_in_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBus(c+2985,"io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2996,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3017,"io_out_valid", false,-1);
    tracep->declBus(c+3018,"io_out_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3019,"io_out_bits_wxd", false,-1);
    tracep->declBus(c+3020,"io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3021,"io_out_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3022,"io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3023,"io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2815,"io_out2br_ready", false,-1);
    tracep->declBit(c+3024,"io_out2br_valid", false,-1);
    tracep->declBus(c+3025,"io_out2br_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3026,"io_out2br_bits_jump", false,-1);
    tracep->declBus(c+3027,"io_out2br_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+3028,"io_out2br_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3029,"io_out2br_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3390,"alu_io_func", false,-1, 4,0);
    tracep->declBus(c+2965,"alu_io_in2", false,-1, 31,0);
    tracep->declBus(c+2961,"alu_io_in1", false,-1, 31,0);
    tracep->declBus(c+3391,"alu_io_out", false,-1, 31,0);
    tracep->declBit(c+3392,"alu_io_cmp_out", false,-1);
    tracep->declBit(c+52617,"result_clock", false,-1);
    tracep->declBit(c+52618,"result_reset", false,-1);
    tracep->declBit(c+52667,"result_io_enq_ready", false,-1);
    tracep->declBit(c+3393,"result_io_enq_valid", false,-1);
    tracep->declBus(c+3391,"result_io_enq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+2996,"result_io_enq_bits_wxd", false,-1);
    tracep->declBus(c+2991,"result_io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+1513,"result_io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+2998,"result_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"result_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52667,"result_io_deq_ready", false,-1);
    tracep->declBit(c+3017,"result_io_deq_valid", false,-1);
    tracep->declBus(c+3018,"result_io_deq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3019,"result_io_deq_bits_wxd", false,-1);
    tracep->declBus(c+3020,"result_io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3021,"result_io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3022,"result_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3023,"result_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"result_br_clock", false,-1);
    tracep->declBit(c+52618,"result_br_reset", false,-1);
    tracep->declBit(c+3394,"result_br_io_enq_ready", false,-1);
    tracep->declBit(c+3395,"result_br_io_enq_valid", false,-1);
    tracep->declBus(c+1513,"result_br_io_enq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3396,"result_br_io_enq_bits_jump", false,-1);
    tracep->declBus(c+2969,"result_br_io_enq_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+2998,"result_br_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"result_br_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2815,"result_br_io_deq_ready", false,-1);
    tracep->declBit(c+3024,"result_br_io_deq_valid", false,-1);
    tracep->declBus(c+3025,"result_br_io_deq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3026,"result_br_io_deq_bits_jump", false,-1);
    tracep->declBus(c+3027,"result_br_io_deq_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+3028,"result_br_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3029,"result_br_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->pushNamePrefix("alu ");
    tracep->declBus(c+3390,"io_func", false,-1, 4,0);
    tracep->declBus(c+2965,"io_in2", false,-1, 31,0);
    tracep->declBus(c+2961,"io_in1", false,-1, 31,0);
    tracep->declBus(c+3391,"io_out", false,-1, 31,0);
    tracep->declBit(c+3392,"io_cmp_out", false,-1);
    tracep->declBus(c+3397,"in2_inv", false,-1, 31,0);
    tracep->declBus(c+3398,"adder_out", false,-1, 31,0);
    tracep->declBus(c+3399,"in1_xor_in2", false,-1, 31,0);
    tracep->declBit(c+3400,"slt", false,-1);
    tracep->declBus(c+3401,"shamt", false,-1, 4,0);
    tracep->declBus(c+3402,"shin", false,-1, 31,0);
    tracep->declBus(c+3403,"shout_r", false,-1, 31,0);
    tracep->declBus(c+3404,"shout_l", false,-1, 31,0);
    tracep->declBus(c+3405,"shout", false,-1, 31,0);
    tracep->declBus(c+3406,"logic_", false,-1, 31,0);
    tracep->declBus(c+3407,"shift_logic_cmp", false,-1, 31,0);
    tracep->declBus(c+3408,"out", false,-1, 31,0);
    tracep->declBus(c+3409,"minu", false,-1, 31,0);
    tracep->declBus(c+3410,"maxu", false,-1, 31,0);
    tracep->declBus(c+3411,"mins", false,-1, 31,0);
    tracep->declBus(c+3412,"maxs", false,-1, 31,0);
    tracep->declBus(c+3413,"minmaxout", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("result ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+52667,"io_enq_ready", false,-1);
    tracep->declBit(c+3393,"io_enq_valid", false,-1);
    tracep->declBus(c+3391,"io_enq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+2996,"io_enq_bits_wxd", false,-1);
    tracep->declBus(c+2991,"io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+1513,"io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+2998,"io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52667,"io_deq_ready", false,-1);
    tracep->declBit(c+3017,"io_deq_valid", false,-1);
    tracep->declBus(c+3018,"io_deq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3019,"io_deq_bits_wxd", false,-1);
    tracep->declBus(c+3020,"io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3021,"io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3022,"io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3023,"io_deq_bits_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3414+i*1,"ram_wb_wxd_rd", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wxd_rd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wxd_rd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3018,"ram_wb_wxd_rd_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+3391,"ram_wb_wxd_rd_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wxd_rd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wxd_rd_MPORT_mask", false,-1);
    tracep->declBit(c+3393,"ram_wb_wxd_rd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3415+i*1,"ram_wxd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wxd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wxd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3019,"ram_wxd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2996,"ram_wxd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wxd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wxd_MPORT_mask", false,-1);
    tracep->declBit(c+3393,"ram_wxd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3416+i*1,"ram_reg_idxw", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_reg_idxw_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_reg_idxw_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3020,"ram_reg_idxw_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+2991,"ram_reg_idxw_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_reg_idxw_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_reg_idxw_MPORT_mask", false,-1);
    tracep->declBit(c+3393,"ram_reg_idxw_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3417+i*1,"ram_warp_id", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_warp_id_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_warp_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3021,"ram_warp_id_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+1513,"ram_warp_id_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_warp_id_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_warp_id_MPORT_mask", false,-1);
    tracep->declBit(c+3393,"ram_warp_id_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3418+i*1,"ram_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3022,"ram_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2998,"ram_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+3393,"ram_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3419+i*1,"ram_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3023,"ram_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2999,"ram_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+3393,"ram_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+3017,"maybe_full", false,-1);
    tracep->declBit(c+3049,"empty", false,-1);
    tracep->declBit(c+3393,"do_enq", false,-1);
    tracep->declBit(c+3017,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("result_br ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3394,"io_enq_ready", false,-1);
    tracep->declBit(c+3395,"io_enq_valid", false,-1);
    tracep->declBus(c+1513,"io_enq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3396,"io_enq_bits_jump", false,-1);
    tracep->declBus(c+2969,"io_enq_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+2998,"io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2815,"io_deq_ready", false,-1);
    tracep->declBit(c+3024,"io_deq_valid", false,-1);
    tracep->declBus(c+3025,"io_deq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3026,"io_deq_bits_jump", false,-1);
    tracep->declBus(c+3027,"io_deq_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+3028,"io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3029,"io_deq_bits_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3420+i*1,"ram_wid", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_wid_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wid_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3025,"ram_wid_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+1513,"ram_wid_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_wid_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wid_MPORT_mask", false,-1);
    tracep->declBit(c+3421,"ram_wid_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3422+i*1,"ram_jump", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_jump_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_jump_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3026,"ram_jump_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+3396,"ram_jump_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_jump_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_jump_MPORT_mask", false,-1);
    tracep->declBit(c+3421,"ram_jump_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3423+i*1,"ram_new_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_new_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_new_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3027,"ram_new_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2969,"ram_new_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_new_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_new_pc_MPORT_mask", false,-1);
    tracep->declBit(c+3421,"ram_new_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3424+i*1,"ram_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3028,"ram_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2998,"ram_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+3421,"ram_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3425+i*1,"ram_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3029,"ram_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2999,"ram_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+3421,"ram_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+3024,"maybe_full", false,-1);
    tracep->declBit(c+3426,"empty", false,-1);
    tracep->declBit(c+3421,"do_enq", false,-1);
    tracep->declBit(c+3427,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("branch_back ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+2815,"io_out_ready", false,-1);
    tracep->declBit(c+2816,"io_out_valid", false,-1);
    tracep->declBus(c+2817,"io_out_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2818,"io_out_bits_jump", false,-1);
    tracep->declBus(c+2819,"io_out_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+3344,"io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3345,"io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2815,"io_in0_ready", false,-1);
    tracep->declBit(c+3024,"io_in0_valid", false,-1);
    tracep->declBus(c+3025,"io_in0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3026,"io_in0_bits_jump", false,-1);
    tracep->declBus(c+3027,"io_in0_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+3028,"io_in0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3029,"io_in0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3337,"io_in1_ready", false,-1);
    tracep->declBit(c+3338,"io_in1_valid", false,-1);
    tracep->declBus(c+3339,"io_in1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3340,"io_in1_bits_jump", false,-1);
    tracep->declBus(c+3341,"io_in1_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+3342,"io_in1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3343,"io_in1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2815,"arbiter_io_in_0_ready", false,-1);
    tracep->declBit(c+3024,"arbiter_io_in_0_valid", false,-1);
    tracep->declBus(c+3025,"arbiter_io_in_0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3026,"arbiter_io_in_0_bits_jump", false,-1);
    tracep->declBus(c+3027,"arbiter_io_in_0_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+3028,"arbiter_io_in_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3029,"arbiter_io_in_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3337,"arbiter_io_in_1_ready", false,-1);
    tracep->declBit(c+3338,"arbiter_io_in_1_valid", false,-1);
    tracep->declBus(c+3339,"arbiter_io_in_1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3340,"arbiter_io_in_1_bits_jump", false,-1);
    tracep->declBus(c+3341,"arbiter_io_in_1_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+3342,"arbiter_io_in_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3343,"arbiter_io_in_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2815,"arbiter_io_out_ready", false,-1);
    tracep->declBit(c+2816,"arbiter_io_out_valid", false,-1);
    tracep->declBus(c+2817,"arbiter_io_out_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2818,"arbiter_io_out_bits_jump", false,-1);
    tracep->declBus(c+2819,"arbiter_io_out_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+3344,"arbiter_io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3345,"arbiter_io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->pushNamePrefix("arbiter ");
    tracep->declBit(c+2815,"io_in_0_ready", false,-1);
    tracep->declBit(c+3024,"io_in_0_valid", false,-1);
    tracep->declBus(c+3025,"io_in_0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3026,"io_in_0_bits_jump", false,-1);
    tracep->declBus(c+3027,"io_in_0_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+3028,"io_in_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3029,"io_in_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3337,"io_in_1_ready", false,-1);
    tracep->declBit(c+3338,"io_in_1_valid", false,-1);
    tracep->declBus(c+3339,"io_in_1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3340,"io_in_1_bits_jump", false,-1);
    tracep->declBus(c+3341,"io_in_1_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+3342,"io_in_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3343,"io_in_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2815,"io_out_ready", false,-1);
    tracep->declBit(c+2816,"io_out_valid", false,-1);
    tracep->declBus(c+2817,"io_out_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2818,"io_out_bits_jump", false,-1);
    tracep->declBus(c+2819,"io_out_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+3344,"io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3345,"io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3426,"grant_1", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("control ");
    tracep->declBus(c+1521,"io_inst", false,-1, 31,0);
    tracep->declBus(c+1520,"io_pc", false,-1, 31,0);
    tracep->declBus(c+1522,"io_wid", false,-1, 1,0);
    tracep->declBus(c+1521,"io_control_inst", false,-1, 31,0);
    tracep->declBus(c+1522,"io_control_wid", false,-1, 1,0);
    tracep->declBit(c+2834,"io_control_fp", false,-1);
    tracep->declBus(c+2835,"io_control_branch", false,-1, 1,0);
    tracep->declBit(c+2836,"io_control_simt_stack", false,-1);
    tracep->declBit(c+2837,"io_control_simt_stack_op", false,-1);
    tracep->declBit(c+2838,"io_control_barrier", false,-1);
    tracep->declBus(c+2839,"io_control_csr", false,-1, 1,0);
    tracep->declBit(c+2840,"io_control_reverse", false,-1);
    tracep->declBus(c+2841,"io_control_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2842,"io_control_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2843,"io_control_isvec", false,-1);
    tracep->declBus(c+2844,"io_control_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2845,"io_control_mask", false,-1);
    tracep->declBus(c+2846,"io_control_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2847,"io_control_mem_unsigned", false,-1);
    tracep->declBus(c+2848,"io_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2849,"io_control_mem", false,-1);
    tracep->declBit(c+2850,"io_control_mul", false,-1);
    tracep->declBus(c+2851,"io_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2852,"io_control_mop", false,-1, 1,0);
    tracep->declBus(c+2853,"io_control_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2854,"io_control_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2855,"io_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2856,"io_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2857,"io_control_wfd", false,-1);
    tracep->declBit(c+2858,"io_control_fence", false,-1);
    tracep->declBit(c+2859,"io_control_sfu", false,-1);
    tracep->declBit(c+2860,"io_control_readmask", false,-1);
    tracep->declBit(c+2861,"io_control_writemask", false,-1);
    tracep->declBit(c+2862,"io_control_wxd", false,-1);
    tracep->declBus(c+1520,"io_control_pc", false,-1, 31,0);
    tracep->declBus(c+1520,"io_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+1521,"io_control_spike_info_inst", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("csrfile ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3013,"io_in_ready", false,-1);
    tracep->declBit(c+3014,"io_in_valid", false,-1);
    tracep->declBus(c+2977,"io_in_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+1513,"io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+2981,"io_in_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2983,"io_in_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+2991,"io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2996,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+2961,"io_in_bits_in1", false,-1, 31,0);
    tracep->declBit(c+3139,"io_out_ready", false,-1);
    tracep->declBit(c+3140,"io_out_valid", false,-1);
    tracep->declBus(c+3141,"io_out_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3142,"io_out_bits_wxd", false,-1);
    tracep->declBus(c+3143,"io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3144,"io_out_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3145,"io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3146,"io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+1513,"io_frm_wid", false,-1, 1,0);
    tracep->declBus(c+3048,"io_frm", false,-1, 2,0);
    tracep->declBit(c+1511,"io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+1512,"io_CTA2csr_bits_wid", false,-1, 1,0);
    tracep->declBit(c+52617,"CSRFile_clock", false,-1);
    tracep->declBit(c+52618,"CSRFile_reset", false,-1);
    tracep->declBus(c+2977,"CSRFile_io_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+2981,"CSRFile_io_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2983,"CSRFile_io_ctrl_isvec", false,-1);
    tracep->declBus(c+2961,"CSRFile_io_in1", false,-1, 31,0);
    tracep->declBit(c+3428,"CSRFile_io_write", false,-1);
    tracep->declBus(c+3429,"CSRFile_io_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+3430,"CSRFile_io_frm", false,-1, 2,0);
    tracep->declBit(c+3431,"CSRFile_io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"CSRFile_io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"CSRFile_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"CSRFile_io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"CSRFile_io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"CSRFile_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"CSRFile_io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"CSRFile_io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+52617,"CSRFile_1_clock", false,-1);
    tracep->declBit(c+52618,"CSRFile_1_reset", false,-1);
    tracep->declBus(c+2977,"CSRFile_1_io_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+2981,"CSRFile_1_io_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2983,"CSRFile_1_io_ctrl_isvec", false,-1);
    tracep->declBus(c+2961,"CSRFile_1_io_in1", false,-1, 31,0);
    tracep->declBit(c+3432,"CSRFile_1_io_write", false,-1);
    tracep->declBus(c+3433,"CSRFile_1_io_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+3434,"CSRFile_1_io_frm", false,-1, 2,0);
    tracep->declBit(c+3435,"CSRFile_1_io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"CSRFile_1_io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"CSRFile_1_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"CSRFile_1_io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"CSRFile_1_io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"CSRFile_1_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"CSRFile_1_io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"CSRFile_1_io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+52617,"CSRFile_2_clock", false,-1);
    tracep->declBit(c+52618,"CSRFile_2_reset", false,-1);
    tracep->declBus(c+2977,"CSRFile_2_io_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+2981,"CSRFile_2_io_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2983,"CSRFile_2_io_ctrl_isvec", false,-1);
    tracep->declBus(c+2961,"CSRFile_2_io_in1", false,-1, 31,0);
    tracep->declBit(c+3436,"CSRFile_2_io_write", false,-1);
    tracep->declBus(c+3437,"CSRFile_2_io_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+3438,"CSRFile_2_io_frm", false,-1, 2,0);
    tracep->declBit(c+3439,"CSRFile_2_io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"CSRFile_2_io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"CSRFile_2_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"CSRFile_2_io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"CSRFile_2_io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"CSRFile_2_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"CSRFile_2_io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"CSRFile_2_io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+52617,"CSRFile_3_clock", false,-1);
    tracep->declBit(c+52618,"CSRFile_3_reset", false,-1);
    tracep->declBus(c+2977,"CSRFile_3_io_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+2981,"CSRFile_3_io_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2983,"CSRFile_3_io_ctrl_isvec", false,-1);
    tracep->declBus(c+2961,"CSRFile_3_io_in1", false,-1, 31,0);
    tracep->declBit(c+3440,"CSRFile_3_io_write", false,-1);
    tracep->declBus(c+3441,"CSRFile_3_io_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+3442,"CSRFile_3_io_frm", false,-1, 2,0);
    tracep->declBit(c+3443,"CSRFile_3_io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"CSRFile_3_io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"CSRFile_3_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"CSRFile_3_io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"CSRFile_3_io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"CSRFile_3_io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"CSRFile_3_io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"CSRFile_3_io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+52617,"result_clock", false,-1);
    tracep->declBit(c+52618,"result_reset", false,-1);
    tracep->declBit(c+3444,"result_io_enq_ready", false,-1);
    tracep->declBit(c+3014,"result_io_enq_valid", false,-1);
    tracep->declBus(c+3445,"result_io_enq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+2996,"result_io_enq_bits_wxd", false,-1);
    tracep->declBus(c+2991,"result_io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+1513,"result_io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+2998,"result_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"result_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3139,"result_io_deq_ready", false,-1);
    tracep->declBit(c+3140,"result_io_deq_valid", false,-1);
    tracep->declBus(c+3141,"result_io_deq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3142,"result_io_deq_bits_wxd", false,-1);
    tracep->declBus(c+3143,"result_io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3144,"result_io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3145,"result_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3146,"result_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3429,"vCSR_0_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+3433,"vCSR_1_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+3437,"vCSR_2_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+3441,"vCSR_3_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+3430,"vCSR_0_frm", false,-1, 2,0);
    tracep->declBus(c+3434,"vCSR_1_frm", false,-1, 2,0);
    tracep->declBus(c+3438,"vCSR_2_frm", false,-1, 2,0);
    tracep->declBus(c+3442,"vCSR_3_frm", false,-1, 2,0);
    tracep->pushNamePrefix("CSRFile ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+2977,"io_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+2981,"io_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2983,"io_ctrl_isvec", false,-1);
    tracep->declBus(c+2961,"io_in1", false,-1, 31,0);
    tracep->declBit(c+3428,"io_write", false,-1);
    tracep->declBus(c+3429,"io_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+3430,"io_frm", false,-1, 2,0);
    tracep->declBit(c+3431,"io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+3446,"MTIP", false,-1);
    tracep->declBit(c+3447,"MTIE", false,-1);
    tracep->declBit(c+3448,"MSIP", false,-1);
    tracep->declBit(c+3449,"MSIE", false,-1);
    tracep->declBit(c+3450,"MEIP", false,-1);
    tracep->declBit(c+3451,"MEIE", false,-1);
    tracep->declBus(c+3452,"mip", false,-1, 31,0);
    tracep->declBus(c+3453,"mie", false,-1, 31,0);
    tracep->declBit(c+3454,"MIE", false,-1);
    tracep->declBit(c+3455,"MPIE", false,-1);
    tracep->declBus(c+3456,"mstatus", false,-1, 31,0);
    tracep->declBus(c+3457,"mscratch", false,-1, 31,0);
    tracep->declBus(c+3458,"mepc", false,-1, 31,0);
    tracep->declBus(c+3459,"mcause", false,-1, 31,0);
    tracep->declBus(c+3460,"mtval", false,-1, 31,0);
    tracep->declBus(c+3461,"threadid", false,-1, 31,0);
    tracep->declBus(c+3462,"gds_baseaddr", false,-1, 31,0);
    tracep->declBus(c+3463,"wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+3464,"wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+3465,"sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+3466,"vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+3467,"wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+3468,"lds_base_dispatch", false,-1, 12,0);
    tracep->declBit(c+3469,"NV", false,-1);
    tracep->declBit(c+3470,"DZ", false,-1);
    tracep->declBit(c+3471,"OF", false,-1);
    tracep->declBit(c+3472,"UF", false,-1);
    tracep->declBit(c+3473,"NX", false,-1);
    tracep->declBus(c+3474,"fflags", false,-1, 4,0);
    tracep->declBus(c+3430,"frm", false,-1, 2,0);
    tracep->declBus(c+3475,"fcsr", false,-1, 31,0);
    tracep->declBus(c+3476,"csr_addr", false,-1, 11,0);
    tracep->declBit(c+3477,"wen", false,-1);
    tracep->declBus(c+3478,"csr_rdata", false,-1, 31,0);
    tracep->declBus(c+3479,"csr_wdata", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("CSRFile_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+2977,"io_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+2981,"io_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2983,"io_ctrl_isvec", false,-1);
    tracep->declBus(c+2961,"io_in1", false,-1, 31,0);
    tracep->declBit(c+3432,"io_write", false,-1);
    tracep->declBus(c+3433,"io_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+3434,"io_frm", false,-1, 2,0);
    tracep->declBit(c+3435,"io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+3480,"MTIP", false,-1);
    tracep->declBit(c+3481,"MTIE", false,-1);
    tracep->declBit(c+3482,"MSIP", false,-1);
    tracep->declBit(c+3483,"MSIE", false,-1);
    tracep->declBit(c+3484,"MEIP", false,-1);
    tracep->declBit(c+3485,"MEIE", false,-1);
    tracep->declBus(c+3486,"mip", false,-1, 31,0);
    tracep->declBus(c+3487,"mie", false,-1, 31,0);
    tracep->declBit(c+3488,"MIE", false,-1);
    tracep->declBit(c+3489,"MPIE", false,-1);
    tracep->declBus(c+3490,"mstatus", false,-1, 31,0);
    tracep->declBus(c+3491,"mscratch", false,-1, 31,0);
    tracep->declBus(c+3492,"mepc", false,-1, 31,0);
    tracep->declBus(c+3493,"mcause", false,-1, 31,0);
    tracep->declBus(c+3494,"mtval", false,-1, 31,0);
    tracep->declBus(c+3495,"threadid", false,-1, 31,0);
    tracep->declBus(c+3496,"gds_baseaddr", false,-1, 31,0);
    tracep->declBus(c+3497,"wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+3498,"wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+3499,"sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+3500,"vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+3501,"wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+3502,"lds_base_dispatch", false,-1, 12,0);
    tracep->declBit(c+3503,"NV", false,-1);
    tracep->declBit(c+3504,"DZ", false,-1);
    tracep->declBit(c+3505,"OF", false,-1);
    tracep->declBit(c+3506,"UF", false,-1);
    tracep->declBit(c+3507,"NX", false,-1);
    tracep->declBus(c+3508,"fflags", false,-1, 4,0);
    tracep->declBus(c+3434,"frm", false,-1, 2,0);
    tracep->declBus(c+3509,"fcsr", false,-1, 31,0);
    tracep->declBus(c+3476,"csr_addr", false,-1, 11,0);
    tracep->declBit(c+3510,"wen", false,-1);
    tracep->declBus(c+3511,"csr_rdata", false,-1, 31,0);
    tracep->declBus(c+3512,"csr_wdata", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("CSRFile_2 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+2977,"io_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+2981,"io_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2983,"io_ctrl_isvec", false,-1);
    tracep->declBus(c+2961,"io_in1", false,-1, 31,0);
    tracep->declBit(c+3436,"io_write", false,-1);
    tracep->declBus(c+3437,"io_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+3438,"io_frm", false,-1, 2,0);
    tracep->declBit(c+3439,"io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+3513,"MTIP", false,-1);
    tracep->declBit(c+3514,"MTIE", false,-1);
    tracep->declBit(c+3515,"MSIP", false,-1);
    tracep->declBit(c+3516,"MSIE", false,-1);
    tracep->declBit(c+3517,"MEIP", false,-1);
    tracep->declBit(c+3518,"MEIE", false,-1);
    tracep->declBus(c+3519,"mip", false,-1, 31,0);
    tracep->declBus(c+3520,"mie", false,-1, 31,0);
    tracep->declBit(c+3521,"MIE", false,-1);
    tracep->declBit(c+3522,"MPIE", false,-1);
    tracep->declBus(c+3523,"mstatus", false,-1, 31,0);
    tracep->declBus(c+3524,"mscratch", false,-1, 31,0);
    tracep->declBus(c+3525,"mepc", false,-1, 31,0);
    tracep->declBus(c+3526,"mcause", false,-1, 31,0);
    tracep->declBus(c+3527,"mtval", false,-1, 31,0);
    tracep->declBus(c+3528,"threadid", false,-1, 31,0);
    tracep->declBus(c+3529,"gds_baseaddr", false,-1, 31,0);
    tracep->declBus(c+3530,"wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+3531,"wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+3532,"sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+3533,"vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+3534,"wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+3535,"lds_base_dispatch", false,-1, 12,0);
    tracep->declBit(c+3536,"NV", false,-1);
    tracep->declBit(c+3537,"DZ", false,-1);
    tracep->declBit(c+3538,"OF", false,-1);
    tracep->declBit(c+3539,"UF", false,-1);
    tracep->declBit(c+3540,"NX", false,-1);
    tracep->declBus(c+3541,"fflags", false,-1, 4,0);
    tracep->declBus(c+3438,"frm", false,-1, 2,0);
    tracep->declBus(c+3542,"fcsr", false,-1, 31,0);
    tracep->declBus(c+3476,"csr_addr", false,-1, 11,0);
    tracep->declBit(c+3543,"wen", false,-1);
    tracep->declBus(c+3544,"csr_rdata", false,-1, 31,0);
    tracep->declBus(c+3545,"csr_wdata", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("CSRFile_3 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+2977,"io_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+2981,"io_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2983,"io_ctrl_isvec", false,-1);
    tracep->declBus(c+2961,"io_in1", false,-1, 31,0);
    tracep->declBit(c+3440,"io_write", false,-1);
    tracep->declBus(c+3441,"io_wb_wxd_rd", false,-1, 31,0);
    tracep->declBus(c+3442,"io_frm", false,-1, 2,0);
    tracep->declBit(c+3443,"io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBit(c+3546,"MTIP", false,-1);
    tracep->declBit(c+3547,"MTIE", false,-1);
    tracep->declBit(c+3548,"MSIP", false,-1);
    tracep->declBit(c+3549,"MSIE", false,-1);
    tracep->declBit(c+3550,"MEIP", false,-1);
    tracep->declBit(c+3551,"MEIE", false,-1);
    tracep->declBus(c+3552,"mip", false,-1, 31,0);
    tracep->declBus(c+3553,"mie", false,-1, 31,0);
    tracep->declBit(c+3554,"MIE", false,-1);
    tracep->declBit(c+3555,"MPIE", false,-1);
    tracep->declBus(c+3556,"mstatus", false,-1, 31,0);
    tracep->declBus(c+3557,"mscratch", false,-1, 31,0);
    tracep->declBus(c+3558,"mepc", false,-1, 31,0);
    tracep->declBus(c+3559,"mcause", false,-1, 31,0);
    tracep->declBus(c+3560,"mtval", false,-1, 31,0);
    tracep->declBus(c+3561,"threadid", false,-1, 31,0);
    tracep->declBus(c+3562,"gds_baseaddr", false,-1, 31,0);
    tracep->declBus(c+3563,"wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+3564,"wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+3565,"sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+3566,"vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+3567,"wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+3568,"lds_base_dispatch", false,-1, 12,0);
    tracep->declBit(c+3569,"NV", false,-1);
    tracep->declBit(c+3570,"DZ", false,-1);
    tracep->declBit(c+3571,"OF", false,-1);
    tracep->declBit(c+3572,"UF", false,-1);
    tracep->declBit(c+3573,"NX", false,-1);
    tracep->declBus(c+3574,"fflags", false,-1, 4,0);
    tracep->declBus(c+3442,"frm", false,-1, 2,0);
    tracep->declBus(c+3575,"fcsr", false,-1, 31,0);
    tracep->declBus(c+3476,"csr_addr", false,-1, 11,0);
    tracep->declBit(c+3576,"wen", false,-1);
    tracep->declBus(c+3577,"csr_rdata", false,-1, 31,0);
    tracep->declBus(c+3578,"csr_wdata", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("result ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3444,"io_enq_ready", false,-1);
    tracep->declBit(c+3014,"io_enq_valid", false,-1);
    tracep->declBus(c+3445,"io_enq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+2996,"io_enq_bits_wxd", false,-1);
    tracep->declBus(c+2991,"io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+1513,"io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+2998,"io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3139,"io_deq_ready", false,-1);
    tracep->declBit(c+3140,"io_deq_valid", false,-1);
    tracep->declBus(c+3141,"io_deq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3142,"io_deq_bits_wxd", false,-1);
    tracep->declBus(c+3143,"io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3144,"io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3145,"io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3146,"io_deq_bits_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3579+i*1,"ram_wb_wxd_rd", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wxd_rd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wxd_rd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3141,"ram_wb_wxd_rd_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+3445,"ram_wb_wxd_rd_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wxd_rd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wxd_rd_MPORT_mask", false,-1);
    tracep->declBit(c+3580,"ram_wb_wxd_rd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3581+i*1,"ram_wxd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wxd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wxd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3142,"ram_wxd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2996,"ram_wxd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wxd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wxd_MPORT_mask", false,-1);
    tracep->declBit(c+3580,"ram_wxd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3582+i*1,"ram_reg_idxw", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_reg_idxw_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_reg_idxw_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3143,"ram_reg_idxw_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+2991,"ram_reg_idxw_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_reg_idxw_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_reg_idxw_MPORT_mask", false,-1);
    tracep->declBit(c+3580,"ram_reg_idxw_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3583+i*1,"ram_warp_id", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_warp_id_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_warp_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3144,"ram_warp_id_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+1513,"ram_warp_id_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_warp_id_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_warp_id_MPORT_mask", false,-1);
    tracep->declBit(c+3580,"ram_warp_id_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3584+i*1,"ram_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3145,"ram_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2998,"ram_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+3580,"ram_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3585+i*1,"ram_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3146,"ram_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2999,"ram_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+3580,"ram_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+3140,"maybe_full", false,-1);
    tracep->declBit(c+3586,"empty", false,-1);
    tracep->declBit(c+3580,"do_enq", false,-1);
    tracep->declBit(c+3587,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("exe_data ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+2898,"io_enq_ready", false,-1);
    tracep->declBit(c+2899,"io_enq_valid", false,-1);
    tracep->declBus(c+2900,"io_enq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2901,"io_enq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2902,"io_enq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2903,"io_enq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2904,"io_enq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2905,"io_enq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2906,"io_enq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2907,"io_enq_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+2908,"io_enq_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+2909,"io_enq_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+2910,"io_enq_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+2911,"io_enq_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+3330,"io_enq_bits_mask_0", false,-1);
    tracep->declBit(c+3331,"io_enq_bits_mask_1", false,-1);
    tracep->declBit(c+3332,"io_enq_bits_mask_2", false,-1);
    tracep->declBit(c+3333,"io_enq_bits_mask_3", false,-1);
    tracep->declBus(c+2916,"io_enq_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+2917,"io_enq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2918,"io_enq_bits_ctrl_fp", false,-1);
    tracep->declBus(c+2919,"io_enq_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+2920,"io_enq_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+2921,"io_enq_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+2922,"io_enq_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+2923,"io_enq_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2924,"io_enq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+2925,"io_enq_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+2926,"io_enq_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+2927,"io_enq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2928,"io_enq_bits_ctrl_mem", false,-1);
    tracep->declBit(c+2929,"io_enq_bits_ctrl_mul", false,-1);
    tracep->declBus(c+2930,"io_enq_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2931,"io_enq_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+2932,"io_enq_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2933,"io_enq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2934,"io_enq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2935,"io_enq_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+2936,"io_enq_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+2937,"io_enq_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+2938,"io_enq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2939,"io_enq_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+2940,"io_enq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2941,"io_enq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2959,"io_deq_ready", false,-1);
    tracep->declBit(c+2960,"io_deq_valid", false,-1);
    tracep->declBus(c+2961,"io_deq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"io_deq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"io_deq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"io_deq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"io_deq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"io_deq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"io_deq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"io_deq_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+2969,"io_deq_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+2970,"io_deq_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+2971,"io_deq_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+2972,"io_deq_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+2973,"io_deq_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"io_deq_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"io_deq_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"io_deq_bits_mask_3", false,-1);
    tracep->declBus(c+2977,"io_deq_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+1513,"io_deq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2978,"io_deq_bits_ctrl_fp", false,-1);
    tracep->declBus(c+2979,"io_deq_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+2980,"io_deq_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+2822,"io_deq_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+2823,"io_deq_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+2981,"io_deq_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2982,"io_deq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+2983,"io_deq_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+2984,"io_deq_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+2985,"io_deq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2986,"io_deq_bits_ctrl_mem", false,-1);
    tracep->declBit(c+2987,"io_deq_bits_ctrl_mul", false,-1);
    tracep->declBus(c+2988,"io_deq_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2989,"io_deq_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+2990,"io_deq_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2991,"io_deq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"io_deq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2993,"io_deq_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+2994,"io_deq_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+2995,"io_deq_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+2996,"io_deq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2997,"io_deq_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+2998,"io_deq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_deq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3588+i*1,"ram_in1_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2961,"ram_in1_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2900,"ram_in1_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_0_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_in1_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3590+i*1,"ram_in1_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2962,"ram_in1_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2901,"ram_in1_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_1_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_in1_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3591+i*1,"ram_in1_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2963,"ram_in1_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2902,"ram_in1_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_2_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_in1_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3592+i*1,"ram_in1_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2964,"ram_in1_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2903,"ram_in1_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_3_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_in1_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3593+i*1,"ram_in2_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2965,"ram_in2_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2904,"ram_in2_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_0_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_in2_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3594+i*1,"ram_in2_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2966,"ram_in2_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2905,"ram_in2_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_1_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_in2_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3595+i*1,"ram_in2_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2967,"ram_in2_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2906,"ram_in2_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_2_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_in2_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3596+i*1,"ram_in2_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2968,"ram_in2_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2907,"ram_in2_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_3_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_in2_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3597+i*1,"ram_in3_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in3_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in3_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2969,"ram_in3_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2908,"ram_in3_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in3_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in3_0_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_in3_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3598+i*1,"ram_in3_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in3_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in3_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2970,"ram_in3_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2909,"ram_in3_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in3_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in3_1_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_in3_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3599+i*1,"ram_in3_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in3_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in3_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2971,"ram_in3_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2910,"ram_in3_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in3_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in3_2_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_in3_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3600+i*1,"ram_in3_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in3_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in3_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2972,"ram_in3_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2911,"ram_in3_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in3_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in3_3_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_in3_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3601+i*1,"ram_mask_0", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+2973,"ram_mask_0_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+3330,"ram_mask_0_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_0_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_mask_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3602+i*1,"ram_mask_1", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+2974,"ram_mask_1_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+3331,"ram_mask_1_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_1_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_mask_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3603+i*1,"ram_mask_2", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+2975,"ram_mask_2_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+3332,"ram_mask_2_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_2_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_mask_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3604+i*1,"ram_mask_3", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+2976,"ram_mask_3_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+3333,"ram_mask_3_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_3_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_mask_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3605+i*1,"ram_ctrl_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2977,"ram_ctrl_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2916,"ram_ctrl_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_inst_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_inst_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3606+i*1,"ram_ctrl_wid", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_wid_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wid_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+1513,"ram_ctrl_wid_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+2917,"ram_ctrl_wid_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_wid_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wid_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_wid_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3607+i*1,"ram_ctrl_fp", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_fp_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_fp_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+2978,"ram_ctrl_fp_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2918,"ram_ctrl_fp_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_fp_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_fp_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_fp_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3608+i*1,"ram_ctrl_branch", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_branch_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_branch_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2979,"ram_ctrl_branch_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+2919,"ram_ctrl_branch_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_branch_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_branch_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_branch_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3609+i*1,"ram_ctrl_simt_stack", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_simt_stack_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_simt_stack_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+2980,"ram_ctrl_simt_stack_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2920,"ram_ctrl_simt_stack_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_simt_stack_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_simt_stack_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_simt_stack_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3610+i*1,"ram_ctrl_simt_stack_op", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_simt_stack_op_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_simt_stack_op_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+2822,"ram_ctrl_simt_stack_op_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2921,"ram_ctrl_simt_stack_op_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_simt_stack_op_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_simt_stack_op_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_simt_stack_op_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3611+i*1,"ram_ctrl_barrier", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_barrier_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_barrier_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+2823,"ram_ctrl_barrier_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2922,"ram_ctrl_barrier_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_barrier_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_barrier_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_barrier_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3612+i*1,"ram_ctrl_csr", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_csr_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_csr_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2981,"ram_ctrl_csr_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+2923,"ram_ctrl_csr_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_csr_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_csr_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_csr_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3613+i*1,"ram_ctrl_reverse", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_reverse_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_reverse_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+2982,"ram_ctrl_reverse_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2924,"ram_ctrl_reverse_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_reverse_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_reverse_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_reverse_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3614+i*1,"ram_ctrl_isvec", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_isvec_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_isvec_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+2983,"ram_ctrl_isvec_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2925,"ram_ctrl_isvec_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_isvec_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_isvec_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_isvec_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3615+i*1,"ram_ctrl_mem_unsigned", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_mem_unsigned_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mem_unsigned_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+2984,"ram_ctrl_mem_unsigned_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2926,"ram_ctrl_mem_unsigned_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mem_unsigned_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_mem_unsigned_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_mem_unsigned_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3616+i*1,"ram_ctrl_alu_fn", true,(i+0), 5,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_alu_fn_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_alu_fn_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2985,"ram_ctrl_alu_fn_io_deq_bits_MPORT_data", false,-1, 5,0);
    tracep->declBus(c+2927,"ram_ctrl_alu_fn_MPORT_data", false,-1, 5,0);
    tracep->declBit(c+52670,"ram_ctrl_alu_fn_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_alu_fn_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_alu_fn_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3617+i*1,"ram_ctrl_mem", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_mem_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mem_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+2986,"ram_ctrl_mem_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2928,"ram_ctrl_mem_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mem_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_mem_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_mem_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3618+i*1,"ram_ctrl_mul", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_mul_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mul_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+2987,"ram_ctrl_mul_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2929,"ram_ctrl_mul_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mul_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_mul_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_mul_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3619+i*1,"ram_ctrl_mem_cmd", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_mem_cmd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mem_cmd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2988,"ram_ctrl_mem_cmd_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+2930,"ram_ctrl_mem_cmd_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_mem_cmd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_mem_cmd_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_mem_cmd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3620+i*1,"ram_ctrl_mop", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_mop_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mop_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2989,"ram_ctrl_mop_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+2931,"ram_ctrl_mop_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_mop_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_mop_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_mop_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3621+i*1,"ram_ctrl_reg_idx3", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_reg_idx3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_reg_idx3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2990,"ram_ctrl_reg_idx3_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+2932,"ram_ctrl_reg_idx3_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_ctrl_reg_idx3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_reg_idx3_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_reg_idx3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3622+i*1,"ram_ctrl_reg_idxw", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_reg_idxw_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_reg_idxw_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2991,"ram_ctrl_reg_idxw_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+2933,"ram_ctrl_reg_idxw_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_ctrl_reg_idxw_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_reg_idxw_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_reg_idxw_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3623+i*1,"ram_ctrl_wfd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_wfd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wfd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+2992,"ram_ctrl_wfd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2934,"ram_ctrl_wfd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wfd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wfd_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_wfd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3624+i*1,"ram_ctrl_sfu", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_sfu_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_sfu_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+2993,"ram_ctrl_sfu_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2935,"ram_ctrl_sfu_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_sfu_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_sfu_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_sfu_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3625+i*1,"ram_ctrl_readmask", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_readmask_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_readmask_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+2994,"ram_ctrl_readmask_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2936,"ram_ctrl_readmask_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_readmask_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_readmask_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_readmask_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3626+i*1,"ram_ctrl_writemask", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_writemask_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_writemask_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+2995,"ram_ctrl_writemask_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2937,"ram_ctrl_writemask_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_writemask_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_writemask_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_writemask_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3627+i*1,"ram_ctrl_wxd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_wxd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wxd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+2996,"ram_ctrl_wxd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2938,"ram_ctrl_wxd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wxd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wxd_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_wxd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3628+i*1,"ram_ctrl_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2997,"ram_ctrl_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2939,"ram_ctrl_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_pc_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3629+i*1,"ram_ctrl_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2998,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2940,"ram_ctrl_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3630+i*1,"ram_ctrl_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+2999,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2941,"ram_ctrl_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+3589,"ram_ctrl_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+2960,"maybe_full", false,-1);
    tracep->declBit(c+3631,"empty", false,-1);
    tracep->declBit(c+3589,"do_enq", false,-1);
    tracep->declBit(c+3632,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("fpu ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3004,"io_in_ready", false,-1);
    tracep->declBit(c+3005,"io_in_valid", false,-1);
    tracep->declBus(c+2961,"io_in_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"io_in_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"io_in_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"io_in_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"io_in_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"io_in_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"io_in_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"io_in_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+2969,"io_in_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+2970,"io_in_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+2971,"io_in_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+2972,"io_in_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+2973,"io_in_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"io_in_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"io_in_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"io_in_bits_mask_3", false,-1);
    tracep->declBus(c+1513,"io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2982,"io_in_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+2985,"io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2996,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3048,"io_rm", false,-1, 2,0);
    tracep->declBit(c+3049,"io_out_x_ready", false,-1);
    tracep->declBit(c+3050,"io_out_x_valid", false,-1);
    tracep->declBus(c+3051,"io_out_x_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3052,"io_out_x_bits_wxd", false,-1);
    tracep->declBus(c+3053,"io_out_x_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3054,"io_out_x_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3055,"io_out_x_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3056,"io_out_x_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3057,"io_out_v_ready", false,-1);
    tracep->declBit(c+3058,"io_out_v_valid", false,-1);
    tracep->declBus(c+3051,"io_out_v_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3059,"io_out_v_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3060,"io_out_v_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3061,"io_out_v_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3062,"io_out_v_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3063,"io_out_v_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3064,"io_out_v_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3065,"io_out_v_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3066,"io_out_v_bits_wvd", false,-1);
    tracep->declBus(c+3053,"io_out_v_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3054,"io_out_v_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3055,"io_out_v_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3056,"io_out_v_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"fpu_clock", false,-1);
    tracep->declBit(c+52618,"fpu_reset", false,-1);
    tracep->declBit(c+3004,"fpu_io_in_ready", false,-1);
    tracep->declBit(c+3005,"fpu_io_in_valid", false,-1);
    tracep->declBus(c+3633,"fpu_io_in_bits_data_0_op", false,-1, 5,0);
    tracep->declBus(c+3634,"fpu_io_in_bits_data_0_a", false,-1, 31,0);
    tracep->declBus(c+3635,"fpu_io_in_bits_data_0_b", false,-1, 31,0);
    tracep->declBus(c+3636,"fpu_io_in_bits_data_0_c", false,-1, 31,0);
    tracep->declBus(c+3048,"fpu_io_in_bits_data_0_rm", false,-1, 2,0);
    tracep->declBus(c+3633,"fpu_io_in_bits_data_1_op", false,-1, 5,0);
    tracep->declBus(c+3637,"fpu_io_in_bits_data_1_a", false,-1, 31,0);
    tracep->declBus(c+3638,"fpu_io_in_bits_data_1_b", false,-1, 31,0);
    tracep->declBus(c+3639,"fpu_io_in_bits_data_1_c", false,-1, 31,0);
    tracep->declBus(c+3048,"fpu_io_in_bits_data_1_rm", false,-1, 2,0);
    tracep->declBus(c+3633,"fpu_io_in_bits_data_2_op", false,-1, 5,0);
    tracep->declBus(c+3640,"fpu_io_in_bits_data_2_a", false,-1, 31,0);
    tracep->declBus(c+3641,"fpu_io_in_bits_data_2_b", false,-1, 31,0);
    tracep->declBus(c+3642,"fpu_io_in_bits_data_2_c", false,-1, 31,0);
    tracep->declBus(c+3048,"fpu_io_in_bits_data_2_rm", false,-1, 2,0);
    tracep->declBus(c+3633,"fpu_io_in_bits_data_3_op", false,-1, 5,0);
    tracep->declBus(c+3643,"fpu_io_in_bits_data_3_a", false,-1, 31,0);
    tracep->declBus(c+3644,"fpu_io_in_bits_data_3_b", false,-1, 31,0);
    tracep->declBus(c+3645,"fpu_io_in_bits_data_3_c", false,-1, 31,0);
    tracep->declBus(c+3048,"fpu_io_in_bits_data_3_rm", false,-1, 2,0);
    tracep->declBus(c+2991,"fpu_io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+1513,"fpu_io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3012,"fpu_io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+2992,"fpu_io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+2996,"fpu_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"fpu_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"fpu_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3646,"fpu_io_out_ready", false,-1);
    tracep->declBit(c+3647,"fpu_io_out_valid", false,-1);
    tracep->declQuad(c+3648,"fpu_io_out_bits_data_0_result", false,-1, 63,0);
    tracep->declQuad(c+3650,"fpu_io_out_bits_data_1_result", false,-1, 63,0);
    tracep->declQuad(c+3652,"fpu_io_out_bits_data_2_result", false,-1, 63,0);
    tracep->declQuad(c+3654,"fpu_io_out_bits_data_3_result", false,-1, 63,0);
    tracep->declBus(c+3053,"fpu_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3054,"fpu_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3656,"fpu_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3066,"fpu_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3052,"fpu_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3055,"fpu_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3056,"fpu_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3657,"fpu_io_in_bits_ctrl_vecMask_lo", false,-1, 1,0);
    tracep->declBus(c+3658,"fpu_io_in_bits_ctrl_vecMask_hi", false,-1, 1,0);
    tracep->pushNamePrefix("fpu ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3004,"io_in_ready", false,-1);
    tracep->declBit(c+3005,"io_in_valid", false,-1);
    tracep->declBus(c+3633,"io_in_bits_data_0_op", false,-1, 5,0);
    tracep->declBus(c+3634,"io_in_bits_data_0_a", false,-1, 31,0);
    tracep->declBus(c+3635,"io_in_bits_data_0_b", false,-1, 31,0);
    tracep->declBus(c+3636,"io_in_bits_data_0_c", false,-1, 31,0);
    tracep->declBus(c+3048,"io_in_bits_data_0_rm", false,-1, 2,0);
    tracep->declBus(c+3633,"io_in_bits_data_1_op", false,-1, 5,0);
    tracep->declBus(c+3637,"io_in_bits_data_1_a", false,-1, 31,0);
    tracep->declBus(c+3638,"io_in_bits_data_1_b", false,-1, 31,0);
    tracep->declBus(c+3639,"io_in_bits_data_1_c", false,-1, 31,0);
    tracep->declBus(c+3048,"io_in_bits_data_1_rm", false,-1, 2,0);
    tracep->declBus(c+3633,"io_in_bits_data_2_op", false,-1, 5,0);
    tracep->declBus(c+3640,"io_in_bits_data_2_a", false,-1, 31,0);
    tracep->declBus(c+3641,"io_in_bits_data_2_b", false,-1, 31,0);
    tracep->declBus(c+3642,"io_in_bits_data_2_c", false,-1, 31,0);
    tracep->declBus(c+3048,"io_in_bits_data_2_rm", false,-1, 2,0);
    tracep->declBus(c+3633,"io_in_bits_data_3_op", false,-1, 5,0);
    tracep->declBus(c+3643,"io_in_bits_data_3_a", false,-1, 31,0);
    tracep->declBus(c+3644,"io_in_bits_data_3_b", false,-1, 31,0);
    tracep->declBus(c+3645,"io_in_bits_data_3_c", false,-1, 31,0);
    tracep->declBus(c+3048,"io_in_bits_data_3_rm", false,-1, 2,0);
    tracep->declBus(c+2991,"io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+1513,"io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3012,"io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+2992,"io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+2996,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3646,"io_out_ready", false,-1);
    tracep->declBit(c+3647,"io_out_valid", false,-1);
    tracep->declQuad(c+3648,"io_out_bits_data_0_result", false,-1, 63,0);
    tracep->declQuad(c+3650,"io_out_bits_data_1_result", false,-1, 63,0);
    tracep->declQuad(c+3652,"io_out_bits_data_2_result", false,-1, 63,0);
    tracep->declQuad(c+3654,"io_out_bits_data_3_result", false,-1, 63,0);
    tracep->declBus(c+3053,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3054,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3656,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3066,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3052,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3055,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3056,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"FPUArray_0_clock", false,-1);
    tracep->declBit(c+52618,"FPUArray_0_reset", false,-1);
    tracep->declBit(c+3004,"FPUArray_0_io_in_ready", false,-1);
    tracep->declBit(c+3005,"FPUArray_0_io_in_valid", false,-1);
    tracep->declBus(c+3633,"FPUArray_0_io_in_bits_op", false,-1, 5,0);
    tracep->declBus(c+3634,"FPUArray_0_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+3635,"FPUArray_0_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+3636,"FPUArray_0_io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+3048,"FPUArray_0_io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+2991,"FPUArray_0_io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+1513,"FPUArray_0_io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3012,"FPUArray_0_io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+2992,"FPUArray_0_io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+2996,"FPUArray_0_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"FPUArray_0_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"FPUArray_0_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3646,"FPUArray_0_io_out_ready", false,-1);
    tracep->declBit(c+3647,"FPUArray_0_io_out_valid", false,-1);
    tracep->declQuad(c+3648,"FPUArray_0_io_out_bits_result", false,-1, 63,0);
    tracep->declBus(c+3053,"FPUArray_0_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3054,"FPUArray_0_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3656,"FPUArray_0_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3066,"FPUArray_0_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3052,"FPUArray_0_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3055,"FPUArray_0_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3056,"FPUArray_0_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"FPUArray_1_clock", false,-1);
    tracep->declBit(c+52618,"FPUArray_1_reset", false,-1);
    tracep->declBit(c+3005,"FPUArray_1_io_in_valid", false,-1);
    tracep->declBus(c+3633,"FPUArray_1_io_in_bits_op", false,-1, 5,0);
    tracep->declBus(c+3637,"FPUArray_1_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+3638,"FPUArray_1_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+3639,"FPUArray_1_io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+3048,"FPUArray_1_io_in_bits_rm", false,-1, 2,0);
    tracep->declBit(c+3646,"FPUArray_1_io_out_ready", false,-1);
    tracep->declQuad(c+3650,"FPUArray_1_io_out_bits_result", false,-1, 63,0);
    tracep->declBit(c+52617,"FPUArray_2_clock", false,-1);
    tracep->declBit(c+52618,"FPUArray_2_reset", false,-1);
    tracep->declBit(c+3005,"FPUArray_2_io_in_valid", false,-1);
    tracep->declBus(c+3633,"FPUArray_2_io_in_bits_op", false,-1, 5,0);
    tracep->declBus(c+3640,"FPUArray_2_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+3641,"FPUArray_2_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+3642,"FPUArray_2_io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+3048,"FPUArray_2_io_in_bits_rm", false,-1, 2,0);
    tracep->declBit(c+3646,"FPUArray_2_io_out_ready", false,-1);
    tracep->declQuad(c+3652,"FPUArray_2_io_out_bits_result", false,-1, 63,0);
    tracep->declBit(c+52617,"FPUArray_3_clock", false,-1);
    tracep->declBit(c+52618,"FPUArray_3_reset", false,-1);
    tracep->declBit(c+3005,"FPUArray_3_io_in_valid", false,-1);
    tracep->declBus(c+3633,"FPUArray_3_io_in_bits_op", false,-1, 5,0);
    tracep->declBus(c+3643,"FPUArray_3_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+3644,"FPUArray_3_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+3645,"FPUArray_3_io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+3048,"FPUArray_3_io_in_bits_rm", false,-1, 2,0);
    tracep->declBit(c+3646,"FPUArray_3_io_out_ready", false,-1);
    tracep->declQuad(c+3654,"FPUArray_3_io_out_bits_result", false,-1, 63,0);
    tracep->pushNamePrefix("FPUArray_0 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3004,"io_in_ready", false,-1);
    tracep->declBit(c+3005,"io_in_valid", false,-1);
    tracep->declBus(c+3633,"io_in_bits_op", false,-1, 5,0);
    tracep->declBus(c+3634,"io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+3635,"io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+3636,"io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+3048,"io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+2991,"io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+1513,"io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3012,"io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+2992,"io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+2996,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3646,"io_out_ready", false,-1);
    tracep->declBit(c+3647,"io_out_valid", false,-1);
    tracep->declQuad(c+3648,"io_out_bits_result", false,-1, 63,0);
    tracep->declBus(c+3053,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3054,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3656,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3066,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3052,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3055,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3056,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"FMA_clock", false,-1);
    tracep->declBit(c+52618,"FMA_reset", false,-1);
    tracep->declBit(c+3659,"FMA_io_in_ready", false,-1);
    tracep->declBit(c+3660,"FMA_io_in_valid", false,-1);
    tracep->declBus(c+3661,"FMA_io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+3662,"FMA_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+3663,"FMA_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+3664,"FMA_io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+3665,"FMA_io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+3666,"FMA_io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3667,"FMA_io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3668,"FMA_io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3669,"FMA_io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3670,"FMA_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3671,"FMA_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3672,"FMA_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3646,"FMA_io_out_ready", false,-1);
    tracep->declBit(c+3673,"FMA_io_out_valid", false,-1);
    tracep->declBus(c+3674,"FMA_io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+3675,"FMA_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3676,"FMA_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3677,"FMA_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3678,"FMA_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3679,"FMA_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3680,"FMA_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3681,"FMA_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"FCMP_clock", false,-1);
    tracep->declBit(c+52618,"FCMP_reset", false,-1);
    tracep->declBit(c+3682,"FCMP_io_in_ready", false,-1);
    tracep->declBit(c+3683,"FCMP_io_in_valid", false,-1);
    tracep->declBus(c+3684,"FCMP_io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+3685,"FCMP_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+3686,"FCMP_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+3687,"FCMP_io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3688,"FCMP_io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3689,"FCMP_io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3690,"FCMP_io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3691,"FCMP_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3692,"FCMP_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3693,"FCMP_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3694,"FCMP_io_out_ready", false,-1);
    tracep->declBit(c+3695,"FCMP_io_out_valid", false,-1);
    tracep->declBus(c+3696,"FCMP_io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+3697,"FCMP_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3698,"FCMP_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3699,"FCMP_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3700,"FCMP_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3701,"FCMP_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3702,"FCMP_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3703,"FCMP_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"FPMV_clock", false,-1);
    tracep->declBit(c+52618,"FPMV_reset", false,-1);
    tracep->declBit(c+3704,"FPMV_io_in_ready", false,-1);
    tracep->declBit(c+3705,"FPMV_io_in_valid", false,-1);
    tracep->declBus(c+3706,"FPMV_io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+3707,"FPMV_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+3708,"FPMV_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+3709,"FPMV_io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3710,"FPMV_io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3711,"FPMV_io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3712,"FPMV_io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3713,"FPMV_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3714,"FPMV_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3715,"FPMV_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3716,"FPMV_io_out_ready", false,-1);
    tracep->declBit(c+3717,"FPMV_io_out_valid", false,-1);
    tracep->declBus(c+3718,"FPMV_io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+3719,"FPMV_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3720,"FPMV_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3721,"FPMV_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3722,"FPMV_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3723,"FPMV_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3724,"FPMV_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3725,"FPMV_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"FPToInt_clock", false,-1);
    tracep->declBit(c+52618,"FPToInt_reset", false,-1);
    tracep->declBit(c+3726,"FPToInt_io_in_ready", false,-1);
    tracep->declBit(c+3727,"FPToInt_io_in_valid", false,-1);
    tracep->declBus(c+3728,"FPToInt_io_in_bits_op", false,-1, 2,0);
    tracep->declQuad(c+3729,"FPToInt_io_in_bits_a", false,-1, 63,0);
    tracep->declBus(c+3731,"FPToInt_io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+3732,"FPToInt_io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3733,"FPToInt_io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3734,"FPToInt_io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3735,"FPToInt_io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3736,"FPToInt_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3737,"FPToInt_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3738,"FPToInt_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3739,"FPToInt_io_out_ready", false,-1);
    tracep->declBit(c+3740,"FPToInt_io_out_valid", false,-1);
    tracep->declQuad(c+3741,"FPToInt_io_out_bits_result", false,-1, 63,0);
    tracep->declBus(c+3743,"FPToInt_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3744,"FPToInt_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3745,"FPToInt_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3746,"FPToInt_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3747,"FPToInt_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3748,"FPToInt_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3749,"FPToInt_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"IntToFP_clock", false,-1);
    tracep->declBit(c+52618,"IntToFP_reset", false,-1);
    tracep->declBit(c+3750,"IntToFP_io_in_ready", false,-1);
    tracep->declBit(c+3751,"IntToFP_io_in_valid", false,-1);
    tracep->declBus(c+3752,"IntToFP_io_in_bits_op", false,-1, 2,0);
    tracep->declQuad(c+3753,"IntToFP_io_in_bits_a", false,-1, 63,0);
    tracep->declBus(c+3755,"IntToFP_io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+3756,"IntToFP_io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3757,"IntToFP_io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3758,"IntToFP_io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3759,"IntToFP_io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3760,"IntToFP_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3761,"IntToFP_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3762,"IntToFP_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3763,"IntToFP_io_out_ready", false,-1);
    tracep->declBit(c+3764,"IntToFP_io_out_valid", false,-1);
    tracep->declQuad(c+3765,"IntToFP_io_out_bits_result", false,-1, 63,0);
    tracep->declBus(c+3767,"IntToFP_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3768,"IntToFP_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3769,"IntToFP_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3770,"IntToFP_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3771,"IntToFP_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3772,"IntToFP_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3773,"IntToFP_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3646,"outArbiter_io_in_0_ready", false,-1);
    tracep->declBit(c+3673,"outArbiter_io_in_0_valid", false,-1);
    tracep->declQuad(c+3774,"outArbiter_io_in_0_bits_result", false,-1, 63,0);
    tracep->declBus(c+3675,"outArbiter_io_in_0_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3676,"outArbiter_io_in_0_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3677,"outArbiter_io_in_0_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3678,"outArbiter_io_in_0_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3679,"outArbiter_io_in_0_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3680,"outArbiter_io_in_0_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3681,"outArbiter_io_in_0_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3694,"outArbiter_io_in_1_ready", false,-1);
    tracep->declBit(c+3695,"outArbiter_io_in_1_valid", false,-1);
    tracep->declQuad(c+3776,"outArbiter_io_in_1_bits_result", false,-1, 63,0);
    tracep->declBus(c+3697,"outArbiter_io_in_1_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3698,"outArbiter_io_in_1_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3699,"outArbiter_io_in_1_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3700,"outArbiter_io_in_1_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3701,"outArbiter_io_in_1_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3702,"outArbiter_io_in_1_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3703,"outArbiter_io_in_1_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3716,"outArbiter_io_in_2_ready", false,-1);
    tracep->declBit(c+3717,"outArbiter_io_in_2_valid", false,-1);
    tracep->declQuad(c+3778,"outArbiter_io_in_2_bits_result", false,-1, 63,0);
    tracep->declBus(c+3719,"outArbiter_io_in_2_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3720,"outArbiter_io_in_2_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3721,"outArbiter_io_in_2_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3722,"outArbiter_io_in_2_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3723,"outArbiter_io_in_2_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3724,"outArbiter_io_in_2_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3725,"outArbiter_io_in_2_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3739,"outArbiter_io_in_3_ready", false,-1);
    tracep->declBit(c+3740,"outArbiter_io_in_3_valid", false,-1);
    tracep->declQuad(c+3741,"outArbiter_io_in_3_bits_result", false,-1, 63,0);
    tracep->declBus(c+3743,"outArbiter_io_in_3_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3744,"outArbiter_io_in_3_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3745,"outArbiter_io_in_3_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3746,"outArbiter_io_in_3_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3747,"outArbiter_io_in_3_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3748,"outArbiter_io_in_3_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3749,"outArbiter_io_in_3_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3763,"outArbiter_io_in_4_ready", false,-1);
    tracep->declBit(c+3764,"outArbiter_io_in_4_valid", false,-1);
    tracep->declQuad(c+3765,"outArbiter_io_in_4_bits_result", false,-1, 63,0);
    tracep->declBus(c+3767,"outArbiter_io_in_4_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3768,"outArbiter_io_in_4_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3769,"outArbiter_io_in_4_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3770,"outArbiter_io_in_4_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3771,"outArbiter_io_in_4_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3772,"outArbiter_io_in_4_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3773,"outArbiter_io_in_4_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3646,"outArbiter_io_out_ready", false,-1);
    tracep->declBit(c+3647,"outArbiter_io_out_valid", false,-1);
    tracep->declQuad(c+3648,"outArbiter_io_out_bits_result", false,-1, 63,0);
    tracep->declBus(c+3053,"outArbiter_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3054,"outArbiter_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3656,"outArbiter_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3066,"outArbiter_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3052,"outArbiter_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3055,"outArbiter_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3056,"outArbiter_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3780,"fu", false,-1, 2,0);
    tracep->pushNamePrefix("FCMP ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3682,"io_in_ready", false,-1);
    tracep->declBit(c+3683,"io_in_valid", false,-1);
    tracep->declBus(c+3684,"io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+3685,"io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+3686,"io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+3687,"io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3688,"io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3689,"io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3690,"io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3691,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3692,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3693,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3694,"io_out_ready", false,-1);
    tracep->declBit(c+3695,"io_out_valid", false,-1);
    tracep->declBus(c+3696,"io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+3697,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3698,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3699,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3700,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3701,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3702,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3703,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3685,"FCMPCore_io_a", false,-1, 31,0);
    tracep->declBus(c+3686,"FCMPCore_io_b", false,-1, 31,0);
    tracep->declBit(c+3781,"FCMPCore_io_eq", false,-1);
    tracep->declBit(c+3782,"FCMPCore_io_le", false,-1);
    tracep->declBit(c+3783,"FCMPCore_io_lt", false,-1);
    tracep->declBus(c+3784,"FCMPCore_io_fflags", false,-1, 4,0);
    tracep->declBit(c+3785,"REG", false,-1);
    tracep->declBit(c+3695,"REG_1", false,-1);
    tracep->declBit(c+3786,"eq", false,-1);
    tracep->declBit(c+3787,"le", false,-1);
    tracep->declBit(c+3788,"lt", false,-1);
    tracep->declBus(c+3789,"fflags", false,-1, 4,0);
    tracep->declBus(c+3790,"op", false,-1, 2,0);
    tracep->declBus(c+3791,"a", false,-1, 31,0);
    tracep->declBus(c+3792,"b", false,-1, 31,0);
    tracep->declBus(c+3793,"max", false,-1, 31,0);
    tracep->declBus(c+3794,"io_out_bits_ctrl_r_regIndex", false,-1, 4,0);
    tracep->declBus(c+3795,"io_out_bits_ctrl_r_warpID", false,-1, 1,0);
    tracep->declBus(c+3796,"io_out_bits_ctrl_r_vecMask", false,-1, 3,0);
    tracep->declBit(c+3797,"io_out_bits_ctrl_r_wvd", false,-1);
    tracep->declBit(c+3798,"io_out_bits_ctrl_r_wxd", false,-1);
    tracep->declBus(c+3799,"io_out_bits_ctrl_r_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3800,"io_out_bits_ctrl_r_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3697,"io_out_bits_ctrl_r_1_regIndex", false,-1, 4,0);
    tracep->declBus(c+3698,"io_out_bits_ctrl_r_1_warpID", false,-1, 1,0);
    tracep->declBus(c+3699,"io_out_bits_ctrl_r_1_vecMask", false,-1, 3,0);
    tracep->declBit(c+3700,"io_out_bits_ctrl_r_1_wvd", false,-1);
    tracep->declBit(c+3701,"io_out_bits_ctrl_r_1_wxd", false,-1);
    tracep->declBus(c+3702,"io_out_bits_ctrl_r_1_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3703,"io_out_bits_ctrl_r_1_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3696,"io_out_bits_result_r", false,-1, 31,0);
    tracep->pushNamePrefix("FCMPCore ");
    tracep->declBus(c+3685,"io_a", false,-1, 31,0);
    tracep->declBus(c+3686,"io_b", false,-1, 31,0);
    tracep->declBit(c+3781,"io_eq", false,-1);
    tracep->declBit(c+3782,"io_le", false,-1);
    tracep->declBit(c+3783,"io_lt", false,-1);
    tracep->declBus(c+3784,"io_fflags", false,-1, 4,0);
    tracep->declBit(c+3801,"fp_a_sign", false,-1);
    tracep->declBus(c+3802,"fp_a_exp", false,-1, 7,0);
    tracep->declBus(c+3803,"fp_a_sig", false,-1, 22,0);
    tracep->declBit(c+3804,"fp_b_sign", false,-1);
    tracep->declBus(c+3805,"fp_b_exp", false,-1, 7,0);
    tracep->declBus(c+3806,"fp_b_sig", false,-1, 22,0);
    tracep->declBit(c+3807,"decode_a_expNotZero", false,-1);
    tracep->declBit(c+3808,"decode_a_expIsOnes", false,-1);
    tracep->declBit(c+3809,"decode_a_sigNotZero", false,-1);
    tracep->declBit(c+3810,"decode_a__expIsZero", false,-1);
    tracep->declBit(c+3811,"decode_a__sigIsZero", false,-1);
    tracep->declBit(c+3812,"decode_a__isZero", false,-1);
    tracep->declBit(c+3813,"decode_a__isNaN", false,-1);
    tracep->declBit(c+3814,"decode_a__isSNaN", false,-1);
    tracep->declBit(c+3815,"decode_b_expNotZero", false,-1);
    tracep->declBit(c+3816,"decode_b_expIsOnes", false,-1);
    tracep->declBit(c+3817,"decode_b_sigNotZero", false,-1);
    tracep->declBit(c+3818,"decode_b__expIsZero", false,-1);
    tracep->declBit(c+3819,"decode_b__sigIsZero", false,-1);
    tracep->declBit(c+3820,"decode_b__isZero", false,-1);
    tracep->declBit(c+3821,"decode_b__isNaN", false,-1);
    tracep->declBit(c+3822,"decode_b__isSNaN", false,-1);
    tracep->declBit(c+3823,"hasNaN", false,-1);
    tracep->declBit(c+3824,"hasSNaN", false,-1);
    tracep->declBit(c+3825,"bothZero", false,-1);
    tracep->declBit(c+3826,"same_sign", false,-1);
    tracep->declQuad(c+3827,"a_minus_b", false,-1, 32,0);
    tracep->declBit(c+3829,"uint_eq", false,-1);
    tracep->declBit(c+3830,"uint_less", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("FMA ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3659,"io_in_ready", false,-1);
    tracep->declBit(c+3660,"io_in_valid", false,-1);
    tracep->declBus(c+3661,"io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+3662,"io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+3663,"io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+3664,"io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+3665,"io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+3666,"io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3667,"io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3668,"io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3669,"io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3670,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3671,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3672,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3646,"io_out_ready", false,-1);
    tracep->declBit(c+3673,"io_out_valid", false,-1);
    tracep->declBus(c+3674,"io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+3675,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3676,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3677,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3678,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3679,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3680,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3681,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"mulPipe_clock", false,-1);
    tracep->declBit(c+52618,"mulPipe_reset", false,-1);
    tracep->declBit(c+3831,"mulPipe_io_in_ready", false,-1);
    tracep->declBit(c+3832,"mulPipe_io_in_valid", false,-1);
    tracep->declBus(c+3661,"mulPipe_io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+3662,"mulPipe_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+3663,"mulPipe_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+3664,"mulPipe_io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+3665,"mulPipe_io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+3666,"mulPipe_io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3667,"mulPipe_io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3668,"mulPipe_io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3669,"mulPipe_io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3670,"mulPipe_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3671,"mulPipe_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3672,"mulPipe_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3833,"mulPipe_io_out_ready", false,-1);
    tracep->declBit(c+3834,"mulPipe_io_out_valid", false,-1);
    tracep->declBus(c+3835,"mulPipe_io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+3836,"mulPipe_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3837,"mulPipe_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3838,"mulPipe_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3839,"mulPipe_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3840,"mulPipe_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3841,"mulPipe_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3842,"mulPipe_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3843,"mulPipe_toAdd_mulOutput_fp_prod_sign", false,-1);
    tracep->declBus(c+3844,"mulPipe_toAdd_mulOutput_fp_prod_exp", false,-1, 7,0);
    tracep->declQuad(c+3845,"mulPipe_toAdd_mulOutput_fp_prod_sig", false,-1, 46,0);
    tracep->declBit(c+3847,"mulPipe_toAdd_mulOutput_inter_flags_isNaN", false,-1);
    tracep->declBit(c+3848,"mulPipe_toAdd_mulOutput_inter_flags_isInf", false,-1);
    tracep->declBit(c+3849,"mulPipe_toAdd_mulOutput_inter_flags_overflow", false,-1);
    tracep->declBus(c+3850,"mulPipe_toAdd_addAnother", false,-1, 31,0);
    tracep->declBus(c+3851,"mulPipe_toAdd_op", false,-1, 2,0);
    tracep->declBus(c+3836,"mulPipe_toAdd_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3837,"mulPipe_toAdd_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3838,"mulPipe_toAdd_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3839,"mulPipe_toAdd_ctrl_wvd", false,-1);
    tracep->declBit(c+3840,"mulPipe_toAdd_ctrl_wxd", false,-1);
    tracep->declBus(c+3841,"mulPipe_toAdd_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3842,"mulPipe_toAdd_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"addPipe_clock", false,-1);
    tracep->declBit(c+52618,"addPipe_reset", false,-1);
    tracep->declBit(c+3852,"addPipe_io_in_ready", false,-1);
    tracep->declBit(c+3853,"addPipe_io_in_valid", false,-1);
    tracep->declBus(c+3854,"addPipe_io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+3662,"addPipe_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+3663,"addPipe_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+3665,"addPipe_io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+3855,"addPipe_io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3856,"addPipe_io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3857,"addPipe_io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3858,"addPipe_io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3859,"addPipe_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3860,"addPipe_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3861,"addPipe_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3862,"addPipe_io_out_ready", false,-1);
    tracep->declBit(c+3863,"addPipe_io_out_valid", false,-1);
    tracep->declBus(c+3864,"addPipe_io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+3865,"addPipe_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3866,"addPipe_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3867,"addPipe_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3868,"addPipe_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3869,"addPipe_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3870,"addPipe_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3871,"addPipe_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3843,"addPipe_fromMul_mulOutput_fp_prod_sign", false,-1);
    tracep->declBus(c+3844,"addPipe_fromMul_mulOutput_fp_prod_exp", false,-1, 7,0);
    tracep->declQuad(c+3845,"addPipe_fromMul_mulOutput_fp_prod_sig", false,-1, 46,0);
    tracep->declBit(c+3847,"addPipe_fromMul_mulOutput_inter_flags_isNaN", false,-1);
    tracep->declBit(c+3848,"addPipe_fromMul_mulOutput_inter_flags_isInf", false,-1);
    tracep->declBit(c+3849,"addPipe_fromMul_mulOutput_inter_flags_overflow", false,-1);
    tracep->declBus(c+3850,"addPipe_fromMul_addAnother", false,-1, 31,0);
    tracep->declBit(c+3852,"toAddArbiter_io_in_0_ready", false,-1);
    tracep->declBit(c+3872,"toAddArbiter_io_in_0_valid", false,-1);
    tracep->declBus(c+3851,"toAddArbiter_io_in_0_bits_op", false,-1, 2,0);
    tracep->declBus(c+3836,"toAddArbiter_io_in_0_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3837,"toAddArbiter_io_in_0_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3838,"toAddArbiter_io_in_0_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3839,"toAddArbiter_io_in_0_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3840,"toAddArbiter_io_in_0_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3841,"toAddArbiter_io_in_0_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3842,"toAddArbiter_io_in_0_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3873,"toAddArbiter_io_in_1_ready", false,-1);
    tracep->declBit(c+3874,"toAddArbiter_io_in_1_valid", false,-1);
    tracep->declBus(c+3666,"toAddArbiter_io_in_1_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3667,"toAddArbiter_io_in_1_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3668,"toAddArbiter_io_in_1_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3669,"toAddArbiter_io_in_1_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3670,"toAddArbiter_io_in_1_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3671,"toAddArbiter_io_in_1_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3672,"toAddArbiter_io_in_1_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3852,"toAddArbiter_io_out_ready", false,-1);
    tracep->declBit(c+3853,"toAddArbiter_io_out_valid", false,-1);
    tracep->declBus(c+3854,"toAddArbiter_io_out_bits_op", false,-1, 2,0);
    tracep->declBus(c+3855,"toAddArbiter_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3856,"toAddArbiter_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3857,"toAddArbiter_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3858,"toAddArbiter_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3859,"toAddArbiter_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3860,"toAddArbiter_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3861,"toAddArbiter_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"mulFIFO_clock", false,-1);
    tracep->declBit(c+52618,"mulFIFO_reset", false,-1);
    tracep->declBit(c+3875,"mulFIFO_io_enq_ready", false,-1);
    tracep->declBit(c+3876,"mulFIFO_io_enq_valid", false,-1);
    tracep->declBus(c+3835,"mulFIFO_io_enq_bits_result", false,-1, 31,0);
    tracep->declBus(c+3836,"mulFIFO_io_enq_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3837,"mulFIFO_io_enq_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3838,"mulFIFO_io_enq_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3839,"mulFIFO_io_enq_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3840,"mulFIFO_io_enq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3841,"mulFIFO_io_enq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3842,"mulFIFO_io_enq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3877,"mulFIFO_io_deq_ready", false,-1);
    tracep->declBit(c+3878,"mulFIFO_io_deq_valid", false,-1);
    tracep->declBus(c+3879,"mulFIFO_io_deq_bits_result", false,-1, 31,0);
    tracep->declBus(c+3880,"mulFIFO_io_deq_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3881,"mulFIFO_io_deq_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3882,"mulFIFO_io_deq_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3883,"mulFIFO_io_deq_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3884,"mulFIFO_io_deq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3885,"mulFIFO_io_deq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3886,"mulFIFO_io_deq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"addFIFO_clock", false,-1);
    tracep->declBit(c+52618,"addFIFO_reset", false,-1);
    tracep->declBit(c+3862,"addFIFO_io_enq_ready", false,-1);
    tracep->declBit(c+3863,"addFIFO_io_enq_valid", false,-1);
    tracep->declBus(c+3864,"addFIFO_io_enq_bits_result", false,-1, 31,0);
    tracep->declBus(c+3865,"addFIFO_io_enq_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3866,"addFIFO_io_enq_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3867,"addFIFO_io_enq_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3868,"addFIFO_io_enq_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3869,"addFIFO_io_enq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3870,"addFIFO_io_enq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3871,"addFIFO_io_enq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3646,"addFIFO_io_deq_ready", false,-1);
    tracep->declBit(c+3887,"addFIFO_io_deq_valid", false,-1);
    tracep->declBus(c+3888,"addFIFO_io_deq_bits_result", false,-1, 31,0);
    tracep->declBus(c+3889,"addFIFO_io_deq_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3890,"addFIFO_io_deq_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3891,"addFIFO_io_deq_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3892,"addFIFO_io_deq_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3893,"addFIFO_io_deq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3894,"addFIFO_io_deq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3895,"addFIFO_io_deq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3646,"toOutArbiter_io_in_0_ready", false,-1);
    tracep->declBit(c+3887,"toOutArbiter_io_in_0_valid", false,-1);
    tracep->declBus(c+3888,"toOutArbiter_io_in_0_bits_result", false,-1, 31,0);
    tracep->declBus(c+3889,"toOutArbiter_io_in_0_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3890,"toOutArbiter_io_in_0_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3891,"toOutArbiter_io_in_0_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3892,"toOutArbiter_io_in_0_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3893,"toOutArbiter_io_in_0_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3894,"toOutArbiter_io_in_0_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3895,"toOutArbiter_io_in_0_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3877,"toOutArbiter_io_in_1_ready", false,-1);
    tracep->declBit(c+3878,"toOutArbiter_io_in_1_valid", false,-1);
    tracep->declBus(c+3879,"toOutArbiter_io_in_1_bits_result", false,-1, 31,0);
    tracep->declBus(c+3880,"toOutArbiter_io_in_1_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3881,"toOutArbiter_io_in_1_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3882,"toOutArbiter_io_in_1_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3883,"toOutArbiter_io_in_1_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3884,"toOutArbiter_io_in_1_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3885,"toOutArbiter_io_in_1_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3886,"toOutArbiter_io_in_1_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3646,"toOutArbiter_io_out_ready", false,-1);
    tracep->declBit(c+3673,"toOutArbiter_io_out_valid", false,-1);
    tracep->declBus(c+3674,"toOutArbiter_io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+3675,"toOutArbiter_io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3676,"toOutArbiter_io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3677,"toOutArbiter_io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3678,"toOutArbiter_io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3679,"toOutArbiter_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3680,"toOutArbiter_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3681,"toOutArbiter_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->pushNamePrefix("addFIFO ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3862,"io_enq_ready", false,-1);
    tracep->declBit(c+3863,"io_enq_valid", false,-1);
    tracep->declBus(c+3864,"io_enq_bits_result", false,-1, 31,0);
    tracep->declBus(c+3865,"io_enq_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3866,"io_enq_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3867,"io_enq_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3868,"io_enq_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3869,"io_enq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3870,"io_enq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3871,"io_enq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3646,"io_deq_ready", false,-1);
    tracep->declBit(c+3887,"io_deq_valid", false,-1);
    tracep->declBus(c+3888,"io_deq_bits_result", false,-1, 31,0);
    tracep->declBus(c+3889,"io_deq_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3890,"io_deq_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3891,"io_deq_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3892,"io_deq_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3893,"io_deq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3894,"io_deq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3895,"io_deq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3896+i*1,"ram_result", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_result_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_result_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3888,"ram_result_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+3864,"ram_result_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_result_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_result_MPORT_mask", false,-1);
    tracep->declBit(c+3897,"ram_result_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3898+i*1,"ram_ctrl_regIndex", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_regIndex_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_regIndex_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3889,"ram_ctrl_regIndex_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+3865,"ram_ctrl_regIndex_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_ctrl_regIndex_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_regIndex_MPORT_mask", false,-1);
    tracep->declBit(c+3897,"ram_ctrl_regIndex_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3899+i*1,"ram_ctrl_warpID", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_warpID_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_warpID_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3890,"ram_ctrl_warpID_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+3866,"ram_ctrl_warpID_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_warpID_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_warpID_MPORT_mask", false,-1);
    tracep->declBit(c+3897,"ram_ctrl_warpID_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3900+i*1,"ram_ctrl_vecMask", true,(i+0), 3,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_vecMask_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_vecMask_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3891,"ram_ctrl_vecMask_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+3867,"ram_ctrl_vecMask_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+52670,"ram_ctrl_vecMask_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_vecMask_MPORT_mask", false,-1);
    tracep->declBit(c+3897,"ram_ctrl_vecMask_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3901+i*1,"ram_ctrl_wvd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_wvd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wvd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3892,"ram_ctrl_wvd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+3868,"ram_ctrl_wvd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wvd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wvd_MPORT_mask", false,-1);
    tracep->declBit(c+3897,"ram_ctrl_wvd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+3902+i*1,"ram_ctrl_wxd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_wxd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wxd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3893,"ram_ctrl_wxd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+3869,"ram_ctrl_wxd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wxd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wxd_MPORT_mask", false,-1);
    tracep->declBit(c+3897,"ram_ctrl_wxd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3903+i*1,"ram_ctrl_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3894,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+3870,"ram_ctrl_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+3897,"ram_ctrl_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+3904+i*1,"ram_ctrl_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3895,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+3871,"ram_ctrl_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+3897,"ram_ctrl_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+3887,"maybe_full", false,-1);
    tracep->declBit(c+3905,"empty", false,-1);
    tracep->declBit(c+3897,"do_enq", false,-1);
    tracep->declBit(c+3906,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("addPipe ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3852,"io_in_ready", false,-1);
    tracep->declBit(c+3853,"io_in_valid", false,-1);
    tracep->declBus(c+3854,"io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+3662,"io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+3663,"io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+3665,"io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+3855,"io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3856,"io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3857,"io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3858,"io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3859,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3860,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3861,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3862,"io_out_ready", false,-1);
    tracep->declBit(c+3863,"io_out_valid", false,-1);
    tracep->declBus(c+3864,"io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+3865,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3866,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3867,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3868,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3869,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3870,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3871,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3843,"fromMul_mulOutput_fp_prod_sign", false,-1);
    tracep->declBus(c+3844,"fromMul_mulOutput_fp_prod_exp", false,-1, 7,0);
    tracep->declQuad(c+3845,"fromMul_mulOutput_fp_prod_sig", false,-1, 46,0);
    tracep->declBit(c+3847,"fromMul_mulOutput_inter_flags_isNaN", false,-1);
    tracep->declBit(c+3848,"fromMul_mulOutput_inter_flags_isInf", false,-1);
    tracep->declBit(c+3849,"fromMul_mulOutput_inter_flags_overflow", false,-1);
    tracep->declBus(c+3850,"fromMul_addAnother", false,-1, 31,0);
    tracep->declQuad(c+3907,"s1_io_a", false,-1, 55,0);
    tracep->declQuad(c+3909,"s1_io_b", false,-1, 55,0);
    tracep->declBit(c+3911,"s1_io_b_inter_valid", false,-1);
    tracep->declBit(c+3912,"s1_io_b_inter_flags_isNaN", false,-1);
    tracep->declBit(c+3913,"s1_io_b_inter_flags_isInf", false,-1);
    tracep->declBit(c+3914,"s1_io_b_inter_flags_overflow", false,-1);
    tracep->declBus(c+3915,"s1_io_rm", false,-1, 2,0);
    tracep->declBus(c+3915,"s1_io_out_rm", false,-1, 2,0);
    tracep->declBit(c+3916,"s1_io_out_far_path_out_sign", false,-1);
    tracep->declBus(c+3917,"s1_io_out_far_path_out_exp", false,-1, 7,0);
    tracep->declBus(c+3918,"s1_io_out_far_path_out_sig", false,-1, 26,0);
    tracep->declBit(c+3919,"s1_io_out_near_path_out_sign", false,-1);
    tracep->declBus(c+3920,"s1_io_out_near_path_out_exp", false,-1, 7,0);
    tracep->declBus(c+3921,"s1_io_out_near_path_out_sig", false,-1, 26,0);
    tracep->declBit(c+3922,"s1_io_out_special_case_valid", false,-1);
    tracep->declBit(c+3923,"s1_io_out_special_case_bits_nan", false,-1);
    tracep->declBit(c+3924,"s1_io_out_special_case_bits_inf_sign", false,-1);
    tracep->declBit(c+3925,"s1_io_out_far_path_mul_of", false,-1);
    tracep->declBit(c+3926,"s1_io_out_near_path_sig_is_zero", false,-1);
    tracep->declBit(c+3927,"s1_io_out_sel_far_path", false,-1);
    tracep->declBus(c+3928,"s2_io_in_rm", false,-1, 2,0);
    tracep->declBit(c+3929,"s2_io_in_far_path_out_sign", false,-1);
    tracep->declBus(c+3930,"s2_io_in_far_path_out_exp", false,-1, 7,0);
    tracep->declBus(c+3931,"s2_io_in_far_path_out_sig", false,-1, 26,0);
    tracep->declBit(c+3932,"s2_io_in_near_path_out_sign", false,-1);
    tracep->declBus(c+3933,"s2_io_in_near_path_out_exp", false,-1, 7,0);
    tracep->declBus(c+3934,"s2_io_in_near_path_out_sig", false,-1, 26,0);
    tracep->declBit(c+3935,"s2_io_in_special_case_valid", false,-1);
    tracep->declBit(c+3936,"s2_io_in_special_case_bits_nan", false,-1);
    tracep->declBit(c+3937,"s2_io_in_special_case_bits_inf_sign", false,-1);
    tracep->declBit(c+3938,"s2_io_in_far_path_mul_of", false,-1);
    tracep->declBit(c+3939,"s2_io_in_near_path_sig_is_zero", false,-1);
    tracep->declBit(c+3940,"s2_io_in_sel_far_path", false,-1);
    tracep->declBus(c+3864,"s2_io_result", false,-1, 31,0);
    tracep->declBit(c+3941,"REG", false,-1);
    tracep->declBit(c+3863,"REG_1", false,-1);
    tracep->declBit(c+3942,"isFMA", false,-1);
    tracep->declBus(c+3943,"srcB", false,-1, 31,0);
    tracep->declBit(c+3944,"invAdd", false,-1);
    tracep->declQuad(c+3945,"add2", false,-1, 55,0);
    tracep->declQuad(c+3907,"s1_io_a_r", false,-1, 55,0);
    tracep->declQuad(c+3909,"s1_io_b_r", false,-1, 55,0);
    tracep->declBit(c+3911,"s1_io_b_inter_valid_r", false,-1);
    tracep->declBit(c+3912,"s1_io_b_inter_flags_r_isNaN", false,-1);
    tracep->declBit(c+3913,"s1_io_b_inter_flags_r_isInf", false,-1);
    tracep->declBit(c+3914,"s1_io_b_inter_flags_r_overflow", false,-1);
    tracep->declBus(c+3915,"s1_io_rm_r", false,-1, 2,0);
    tracep->declBus(c+3928,"s2_io_in_r_rm", false,-1, 2,0);
    tracep->declBit(c+3929,"s2_io_in_r_far_path_out_sign", false,-1);
    tracep->declBus(c+3930,"s2_io_in_r_far_path_out_exp", false,-1, 7,0);
    tracep->declBus(c+3931,"s2_io_in_r_far_path_out_sig", false,-1, 26,0);
    tracep->declBit(c+3932,"s2_io_in_r_near_path_out_sign", false,-1);
    tracep->declBus(c+3933,"s2_io_in_r_near_path_out_exp", false,-1, 7,0);
    tracep->declBus(c+3934,"s2_io_in_r_near_path_out_sig", false,-1, 26,0);
    tracep->declBit(c+3935,"s2_io_in_r_special_case_valid", false,-1);
    tracep->declBit(c+3936,"s2_io_in_r_special_case_bits_nan", false,-1);
    tracep->declBit(c+3937,"s2_io_in_r_special_case_bits_inf_sign", false,-1);
    tracep->declBit(c+3938,"s2_io_in_r_far_path_mul_of", false,-1);
    tracep->declBit(c+3939,"s2_io_in_r_near_path_sig_is_zero", false,-1);
    tracep->declBit(c+3940,"s2_io_in_r_sel_far_path", false,-1);
    tracep->declBus(c+3947,"io_out_bits_ctrl_r_regIndex", false,-1, 4,0);
    tracep->declBus(c+3948,"io_out_bits_ctrl_r_warpID", false,-1, 1,0);
    tracep->declBus(c+3949,"io_out_bits_ctrl_r_vecMask", false,-1, 3,0);
    tracep->declBit(c+3950,"io_out_bits_ctrl_r_wvd", false,-1);
    tracep->declBit(c+3951,"io_out_bits_ctrl_r_wxd", false,-1);
    tracep->declBus(c+3952,"io_out_bits_ctrl_r_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3953,"io_out_bits_ctrl_r_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3865,"io_out_bits_ctrl_r_1_regIndex", false,-1, 4,0);
    tracep->declBus(c+3866,"io_out_bits_ctrl_r_1_warpID", false,-1, 1,0);
    tracep->declBus(c+3867,"io_out_bits_ctrl_r_1_vecMask", false,-1, 3,0);
    tracep->declBit(c+3868,"io_out_bits_ctrl_r_1_wvd", false,-1);
    tracep->declBit(c+3869,"io_out_bits_ctrl_r_1_wxd", false,-1);
    tracep->declBus(c+3870,"io_out_bits_ctrl_r_1_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3871,"io_out_bits_ctrl_r_1_spike_info_inst", false,-1, 31,0);
    tracep->pushNamePrefix("s2 ");
    tracep->declBus(c+3928,"io_in_rm", false,-1, 2,0);
    tracep->declBit(c+3929,"io_in_far_path_out_sign", false,-1);
    tracep->declBus(c+3930,"io_in_far_path_out_exp", false,-1, 7,0);
    tracep->declBus(c+3931,"io_in_far_path_out_sig", false,-1, 26,0);
    tracep->declBit(c+3932,"io_in_near_path_out_sign", false,-1);
    tracep->declBus(c+3933,"io_in_near_path_out_exp", false,-1, 7,0);
    tracep->declBus(c+3934,"io_in_near_path_out_sig", false,-1, 26,0);
    tracep->declBit(c+3935,"io_in_special_case_valid", false,-1);
    tracep->declBit(c+3936,"io_in_special_case_bits_nan", false,-1);
    tracep->declBit(c+3937,"io_in_special_case_bits_inf_sign", false,-1);
    tracep->declBit(c+3938,"io_in_far_path_mul_of", false,-1);
    tracep->declBit(c+3939,"io_in_near_path_sig_is_zero", false,-1);
    tracep->declBit(c+3940,"io_in_sel_far_path", false,-1);
    tracep->declBus(c+3864,"io_result", false,-1, 31,0);
    tracep->declBit(c+3929,"far_path_tininess_rounder_io_in_sign", false,-1);
    tracep->declBus(c+3931,"far_path_tininess_rounder_io_in_sig", false,-1, 26,0);
    tracep->declBus(c+3928,"far_path_tininess_rounder_io_rm", false,-1, 2,0);
    tracep->declBus(c+3954,"far_path_rounder_io_in", false,-1, 22,0);
    tracep->declBit(c+3955,"far_path_rounder_io_roundIn", false,-1);
    tracep->declBit(c+3956,"far_path_rounder_io_stickyIn", false,-1);
    tracep->declBit(c+3929,"far_path_rounder_io_signIn", false,-1);
    tracep->declBus(c+3928,"far_path_rounder_io_rm", false,-1, 2,0);
    tracep->declBus(c+3957,"far_path_rounder_io_out", false,-1, 22,0);
    tracep->declBit(c+3958,"far_path_rounder_io_cout", false,-1);
    tracep->declBit(c+3932,"near_path_tininess_rounder_io_in_sign", false,-1);
    tracep->declBus(c+3934,"near_path_tininess_rounder_io_in_sig", false,-1, 26,0);
    tracep->declBus(c+3928,"near_path_tininess_rounder_io_rm", false,-1, 2,0);
    tracep->declBus(c+3959,"near_path_rounder_io_in", false,-1, 22,0);
    tracep->declBit(c+3960,"near_path_rounder_io_roundIn", false,-1);
    tracep->declBit(c+3961,"near_path_rounder_io_stickyIn", false,-1);
    tracep->declBit(c+3932,"near_path_rounder_io_signIn", false,-1);
    tracep->declBus(c+3928,"near_path_rounder_io_rm", false,-1, 2,0);
    tracep->declBus(c+3962,"near_path_rounder_io_out", false,-1, 22,0);
    tracep->declBit(c+3963,"near_path_rounder_io_cout", false,-1);
    tracep->declBus(c+3964,"special_path_result", false,-1, 31,0);
    tracep->declBus(c+3965,"far_path_exp_rounded", false,-1, 7,0);
    tracep->declBit(c+3966,"far_path_of_before_round", false,-1);
    tracep->declBit(c+3967,"far_path_of_after_round", false,-1);
    tracep->declBit(c+3968,"far_path_of", false,-1);
    tracep->declBus(c+3969,"far_path_result", false,-1, 31,0);
    tracep->declBit(c+3970,"near_path_is_zero", false,-1);
    tracep->declBus(c+3971,"near_path_exp_rounded", false,-1, 7,0);
    tracep->declBit(c+3972,"near_path_zero_sign", false,-1);
    tracep->declBus(c+3973,"near_path_result", false,-1, 31,0);
    tracep->declBit(c+3974,"near_path_of", false,-1);
    tracep->declBit(c+3975,"common_overflow", false,-1);
    tracep->declBit(c+3976,"common_overflow_sign", false,-1);
    tracep->declBit(c+3977,"rmin", false,-1);
    tracep->declBus(c+3978,"common_overflow_exp", false,-1, 7,0);
    tracep->declBus(c+3979,"common_overflow_sig", false,-1, 22,0);
    tracep->pushNamePrefix("far_path_rounder ");
    tracep->declBus(c+3954,"io_in", false,-1, 22,0);
    tracep->declBit(c+3955,"io_roundIn", false,-1);
    tracep->declBit(c+3956,"io_stickyIn", false,-1);
    tracep->declBit(c+3929,"io_signIn", false,-1);
    tracep->declBus(c+3928,"io_rm", false,-1, 2,0);
    tracep->declBus(c+3957,"io_out", false,-1, 22,0);
    tracep->declBit(c+3958,"io_cout", false,-1);
    tracep->declBit(c+3980,"g", false,-1);
    tracep->declBit(c+3981,"inexact", false,-1);
    tracep->declBit(c+3982,"r_up", false,-1);
    tracep->declBus(c+3983,"out_r_up", false,-1, 22,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("far_path_tininess_rounder ");
    tracep->declBit(c+3929,"io_in_sign", false,-1);
    tracep->declBus(c+3931,"io_in_sig", false,-1, 26,0);
    tracep->declBus(c+3928,"io_rm", false,-1, 2,0);
    tracep->declBus(c+3984,"rounder_io_in", false,-1, 22,0);
    tracep->declBit(c+3985,"rounder_io_roundIn", false,-1);
    tracep->declBit(c+3986,"rounder_io_stickyIn", false,-1);
    tracep->declBit(c+3929,"rounder_io_signIn", false,-1);
    tracep->declBus(c+3928,"rounder_io_rm", false,-1, 2,0);
    tracep->declBus(c+3987,"rounder_io_out", false,-1, 22,0);
    tracep->declBit(c+3988,"rounder_io_cout", false,-1);
    tracep->pushNamePrefix("rounder ");
    tracep->declBus(c+3984,"io_in", false,-1, 22,0);
    tracep->declBit(c+3985,"io_roundIn", false,-1);
    tracep->declBit(c+3986,"io_stickyIn", false,-1);
    tracep->declBit(c+3929,"io_signIn", false,-1);
    tracep->declBus(c+3928,"io_rm", false,-1, 2,0);
    tracep->declBus(c+3987,"io_out", false,-1, 22,0);
    tracep->declBit(c+3988,"io_cout", false,-1);
    tracep->declBit(c+3955,"g", false,-1);
    tracep->declBit(c+3989,"inexact", false,-1);
    tracep->declBit(c+3990,"r_up", false,-1);
    tracep->declBus(c+3991,"out_r_up", false,-1, 22,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("near_path_rounder ");
    tracep->declBus(c+3959,"io_in", false,-1, 22,0);
    tracep->declBit(c+3960,"io_roundIn", false,-1);
    tracep->declBit(c+3961,"io_stickyIn", false,-1);
    tracep->declBit(c+3932,"io_signIn", false,-1);
    tracep->declBus(c+3928,"io_rm", false,-1, 2,0);
    tracep->declBus(c+3962,"io_out", false,-1, 22,0);
    tracep->declBit(c+3963,"io_cout", false,-1);
    tracep->declBit(c+3992,"g", false,-1);
    tracep->declBit(c+3993,"inexact", false,-1);
    tracep->declBit(c+3994,"r_up", false,-1);
    tracep->declBus(c+3995,"out_r_up", false,-1, 22,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("near_path_tininess_rounder ");
    tracep->declBit(c+3932,"io_in_sign", false,-1);
    tracep->declBus(c+3934,"io_in_sig", false,-1, 26,0);
    tracep->declBus(c+3928,"io_rm", false,-1, 2,0);
    tracep->declBus(c+3996,"rounder_io_in", false,-1, 22,0);
    tracep->declBit(c+3997,"rounder_io_roundIn", false,-1);
    tracep->declBit(c+3998,"rounder_io_stickyIn", false,-1);
    tracep->declBit(c+3932,"rounder_io_signIn", false,-1);
    tracep->declBus(c+3928,"rounder_io_rm", false,-1, 2,0);
    tracep->declBus(c+3999,"rounder_io_out", false,-1, 22,0);
    tracep->declBit(c+4000,"rounder_io_cout", false,-1);
    tracep->pushNamePrefix("rounder ");
    tracep->declBus(c+3996,"io_in", false,-1, 22,0);
    tracep->declBit(c+3997,"io_roundIn", false,-1);
    tracep->declBit(c+3998,"io_stickyIn", false,-1);
    tracep->declBit(c+3932,"io_signIn", false,-1);
    tracep->declBus(c+3928,"io_rm", false,-1, 2,0);
    tracep->declBus(c+3999,"io_out", false,-1, 22,0);
    tracep->declBit(c+4000,"io_cout", false,-1);
    tracep->declBit(c+3960,"g", false,-1);
    tracep->declBit(c+4001,"inexact", false,-1);
    tracep->declBit(c+4002,"r_up", false,-1);
    tracep->declBus(c+4003,"out_r_up", false,-1, 22,0);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("mulFIFO ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3875,"io_enq_ready", false,-1);
    tracep->declBit(c+3876,"io_enq_valid", false,-1);
    tracep->declBus(c+3835,"io_enq_bits_result", false,-1, 31,0);
    tracep->declBus(c+3836,"io_enq_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3837,"io_enq_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3838,"io_enq_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3839,"io_enq_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3840,"io_enq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3841,"io_enq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3842,"io_enq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3877,"io_deq_ready", false,-1);
    tracep->declBit(c+3878,"io_deq_valid", false,-1);
    tracep->declBus(c+3879,"io_deq_bits_result", false,-1, 31,0);
    tracep->declBus(c+3880,"io_deq_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3881,"io_deq_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3882,"io_deq_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3883,"io_deq_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3884,"io_deq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3885,"io_deq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3886,"io_deq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4004+i*1,"ram_result", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_result_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_result_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3879,"ram_result_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+3835,"ram_result_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_result_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_result_MPORT_mask", false,-1);
    tracep->declBit(c+4005,"ram_result_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4006+i*1,"ram_ctrl_regIndex", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_regIndex_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_regIndex_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3880,"ram_ctrl_regIndex_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+3836,"ram_ctrl_regIndex_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_ctrl_regIndex_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_regIndex_MPORT_mask", false,-1);
    tracep->declBit(c+4005,"ram_ctrl_regIndex_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4007+i*1,"ram_ctrl_warpID", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_warpID_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_warpID_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3881,"ram_ctrl_warpID_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+3837,"ram_ctrl_warpID_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_warpID_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_warpID_MPORT_mask", false,-1);
    tracep->declBit(c+4005,"ram_ctrl_warpID_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4008+i*1,"ram_ctrl_vecMask", true,(i+0), 3,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_vecMask_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_vecMask_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3882,"ram_ctrl_vecMask_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+3838,"ram_ctrl_vecMask_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+52670,"ram_ctrl_vecMask_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_vecMask_MPORT_mask", false,-1);
    tracep->declBit(c+4005,"ram_ctrl_vecMask_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4009+i*1,"ram_ctrl_wvd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_wvd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wvd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3883,"ram_ctrl_wvd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+3839,"ram_ctrl_wvd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wvd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wvd_MPORT_mask", false,-1);
    tracep->declBit(c+4005,"ram_ctrl_wvd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4010+i*1,"ram_ctrl_wxd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_wxd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wxd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3884,"ram_ctrl_wxd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+3840,"ram_ctrl_wxd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wxd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wxd_MPORT_mask", false,-1);
    tracep->declBit(c+4005,"ram_ctrl_wxd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4011+i*1,"ram_ctrl_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3885,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+3841,"ram_ctrl_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+4005,"ram_ctrl_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4012+i*1,"ram_ctrl_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3886,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+3842,"ram_ctrl_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+4005,"ram_ctrl_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+3878,"maybe_full", false,-1);
    tracep->declBit(c+4013,"empty", false,-1);
    tracep->declBit(c+4005,"do_enq", false,-1);
    tracep->declBit(c+4014,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mulPipe ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3831,"io_in_ready", false,-1);
    tracep->declBit(c+3832,"io_in_valid", false,-1);
    tracep->declBus(c+3661,"io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+3662,"io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+3663,"io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+3664,"io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+3665,"io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+3666,"io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3667,"io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3668,"io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3669,"io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3670,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3671,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3672,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3833,"io_out_ready", false,-1);
    tracep->declBit(c+3834,"io_out_valid", false,-1);
    tracep->declBus(c+3835,"io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+3836,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3837,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3838,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3839,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3840,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3841,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3842,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3843,"toAdd_mulOutput_fp_prod_sign", false,-1);
    tracep->declBus(c+3844,"toAdd_mulOutput_fp_prod_exp", false,-1, 7,0);
    tracep->declQuad(c+3845,"toAdd_mulOutput_fp_prod_sig", false,-1, 46,0);
    tracep->declBit(c+3847,"toAdd_mulOutput_inter_flags_isNaN", false,-1);
    tracep->declBit(c+3848,"toAdd_mulOutput_inter_flags_isInf", false,-1);
    tracep->declBit(c+3849,"toAdd_mulOutput_inter_flags_overflow", false,-1);
    tracep->declBus(c+3850,"toAdd_addAnother", false,-1, 31,0);
    tracep->declBus(c+3851,"toAdd_op", false,-1, 2,0);
    tracep->declBus(c+3836,"toAdd_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3837,"toAdd_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3838,"toAdd_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3839,"toAdd_ctrl_wvd", false,-1);
    tracep->declBit(c+3840,"toAdd_ctrl_wxd", false,-1);
    tracep->declBus(c+3841,"toAdd_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3842,"toAdd_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"multiplier_clock", false,-1);
    tracep->declBus(c+4015,"multiplier_io_a", false,-1, 24,0);
    tracep->declBus(c+4016,"multiplier_io_b", false,-1, 24,0);
    tracep->declBit(c+4017,"multiplier_io_regEnables_0", false,-1);
    tracep->declQuad(c+4018,"multiplier_io_result", false,-1, 49,0);
    tracep->declBus(c+3662,"s1_io_a", false,-1, 31,0);
    tracep->declBus(c+4020,"s1_io_b", false,-1, 31,0);
    tracep->declBus(c+3665,"s1_io_rm", false,-1, 2,0);
    tracep->declBit(c+4021,"s1_io_out_special_case_valid", false,-1);
    tracep->declBit(c+4022,"s1_io_out_special_case_bits_nan", false,-1);
    tracep->declBit(c+4023,"s1_io_out_special_case_bits_inf", false,-1);
    tracep->declBit(c+4024,"s1_io_out_special_case_bits_hasZero", false,-1);
    tracep->declBit(c+4025,"s1_io_out_early_overflow", false,-1);
    tracep->declBit(c+4026,"s1_io_out_prod_sign", false,-1);
    tracep->declBus(c+4027,"s1_io_out_shift_amt", false,-1, 8,0);
    tracep->declBus(c+4028,"s1_io_out_exp_shifted", false,-1, 8,0);
    tracep->declBit(c+4029,"s1_io_out_may_be_subnormal", false,-1);
    tracep->declBus(c+3665,"s1_io_out_rm", false,-1, 2,0);
    tracep->declBit(c+4030,"s2_io_in_special_case_valid", false,-1);
    tracep->declBit(c+4031,"s2_io_in_special_case_bits_nan", false,-1);
    tracep->declBit(c+4032,"s2_io_in_special_case_bits_inf", false,-1);
    tracep->declBit(c+4033,"s2_io_in_special_case_bits_hasZero", false,-1);
    tracep->declBit(c+4034,"s2_io_in_early_overflow", false,-1);
    tracep->declBit(c+4035,"s2_io_in_prod_sign", false,-1);
    tracep->declBus(c+4036,"s2_io_in_shift_amt", false,-1, 8,0);
    tracep->declBus(c+4037,"s2_io_in_exp_shifted", false,-1, 8,0);
    tracep->declBit(c+4038,"s2_io_in_may_be_subnormal", false,-1);
    tracep->declBus(c+4039,"s2_io_in_rm", false,-1, 2,0);
    tracep->declQuad(c+4040,"s2_io_prod", false,-1, 47,0);
    tracep->declBit(c+4030,"s2_io_out_special_case_valid", false,-1);
    tracep->declBit(c+4031,"s2_io_out_special_case_bits_nan", false,-1);
    tracep->declBit(c+4032,"s2_io_out_special_case_bits_inf", false,-1);
    tracep->declBit(c+4033,"s2_io_out_special_case_bits_hasZero", false,-1);
    tracep->declBit(c+4034,"s2_io_out_early_overflow", false,-1);
    tracep->declQuad(c+4040,"s2_io_out_prod", false,-1, 47,0);
    tracep->declBit(c+4035,"s2_io_out_prod_sign", false,-1);
    tracep->declBus(c+4036,"s2_io_out_shift_amt", false,-1, 8,0);
    tracep->declBus(c+4037,"s2_io_out_exp_shifted", false,-1, 8,0);
    tracep->declBit(c+4038,"s2_io_out_may_be_subnormal", false,-1);
    tracep->declBus(c+4039,"s2_io_out_rm", false,-1, 2,0);
    tracep->declBit(c+4042,"s3_io_in_special_case_valid", false,-1);
    tracep->declBit(c+3847,"s3_io_in_special_case_bits_nan", false,-1);
    tracep->declBit(c+4043,"s3_io_in_special_case_bits_inf", false,-1);
    tracep->declBit(c+4044,"s3_io_in_special_case_bits_hasZero", false,-1);
    tracep->declBit(c+4045,"s3_io_in_early_overflow", false,-1);
    tracep->declQuad(c+4046,"s3_io_in_prod", false,-1, 47,0);
    tracep->declBit(c+3843,"s3_io_in_prod_sign", false,-1);
    tracep->declBus(c+4048,"s3_io_in_shift_amt", false,-1, 8,0);
    tracep->declBus(c+4049,"s3_io_in_exp_shifted", false,-1, 8,0);
    tracep->declBit(c+4050,"s3_io_in_may_be_subnormal", false,-1);
    tracep->declBus(c+4051,"s3_io_in_rm", false,-1, 2,0);
    tracep->declBus(c+3835,"s3_io_result", false,-1, 31,0);
    tracep->declBit(c+3843,"s3_io_to_fadd_fp_prod_sign", false,-1);
    tracep->declBus(c+3844,"s3_io_to_fadd_fp_prod_exp", false,-1, 7,0);
    tracep->declQuad(c+3845,"s3_io_to_fadd_fp_prod_sig", false,-1, 46,0);
    tracep->declBit(c+3847,"s3_io_to_fadd_inter_flags_isNaN", false,-1);
    tracep->declBit(c+3848,"s3_io_to_fadd_inter_flags_isInf", false,-1);
    tracep->declBit(c+3849,"s3_io_to_fadd_inter_flags_overflow", false,-1);
    tracep->declBit(c+4052,"REG", false,-1);
    tracep->declBit(c+3834,"REG_1", false,-1);
    tracep->declBit(c+4053,"invProd", false,-1);
    tracep->declBit(c+4030,"s2_io_in_r_special_case_valid", false,-1);
    tracep->declBit(c+4031,"s2_io_in_r_special_case_bits_nan", false,-1);
    tracep->declBit(c+4032,"s2_io_in_r_special_case_bits_inf", false,-1);
    tracep->declBit(c+4033,"s2_io_in_r_special_case_bits_hasZero", false,-1);
    tracep->declBit(c+4034,"s2_io_in_r_early_overflow", false,-1);
    tracep->declBit(c+4035,"s2_io_in_r_prod_sign", false,-1);
    tracep->declBus(c+4036,"s2_io_in_r_shift_amt", false,-1, 8,0);
    tracep->declBus(c+4037,"s2_io_in_r_exp_shifted", false,-1, 8,0);
    tracep->declBit(c+4038,"s2_io_in_r_may_be_subnormal", false,-1);
    tracep->declBus(c+4039,"s2_io_in_r_rm", false,-1, 2,0);
    tracep->declBit(c+4042,"s3_io_in_r_special_case_valid", false,-1);
    tracep->declBit(c+3847,"s3_io_in_r_special_case_bits_nan", false,-1);
    tracep->declBit(c+4043,"s3_io_in_r_special_case_bits_inf", false,-1);
    tracep->declBit(c+4044,"s3_io_in_r_special_case_bits_hasZero", false,-1);
    tracep->declBit(c+4045,"s3_io_in_r_early_overflow", false,-1);
    tracep->declQuad(c+4046,"s3_io_in_r_prod", false,-1, 47,0);
    tracep->declBit(c+3843,"s3_io_in_r_prod_sign", false,-1);
    tracep->declBus(c+4048,"s3_io_in_r_shift_amt", false,-1, 8,0);
    tracep->declBus(c+4049,"s3_io_in_r_exp_shifted", false,-1, 8,0);
    tracep->declBit(c+4050,"s3_io_in_r_may_be_subnormal", false,-1);
    tracep->declBus(c+4051,"s3_io_in_r_rm", false,-1, 2,0);
    tracep->declBus(c+4054,"raw_a_fp_exp", false,-1, 7,0);
    tracep->declBus(c+4055,"raw_a_fp_sig", false,-1, 22,0);
    tracep->declBit(c+4056,"raw_a_raw_nz", false,-1);
    tracep->declBus(c+4057,"raw_a_sig", false,-1, 23,0);
    tracep->declBus(c+4058,"raw_b_fp_exp", false,-1, 7,0);
    tracep->declBus(c+4059,"raw_b_fp_sig", false,-1, 22,0);
    tracep->declBit(c+4060,"raw_b_raw_nz", false,-1);
    tracep->declBus(c+4061,"raw_b_sig", false,-1, 23,0);
    tracep->declBus(c+4062,"toAdd_ctrl_r_regIndex", false,-1, 4,0);
    tracep->declBus(c+4063,"toAdd_ctrl_r_warpID", false,-1, 1,0);
    tracep->declBus(c+4064,"toAdd_ctrl_r_vecMask", false,-1, 3,0);
    tracep->declBit(c+4065,"toAdd_ctrl_r_wvd", false,-1);
    tracep->declBit(c+4066,"toAdd_ctrl_r_wxd", false,-1);
    tracep->declBus(c+4067,"toAdd_ctrl_r_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4068,"toAdd_ctrl_r_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3836,"toAdd_ctrl_r_1_regIndex", false,-1, 4,0);
    tracep->declBus(c+3837,"toAdd_ctrl_r_1_warpID", false,-1, 1,0);
    tracep->declBus(c+3838,"toAdd_ctrl_r_1_vecMask", false,-1, 3,0);
    tracep->declBit(c+3839,"toAdd_ctrl_r_1_wvd", false,-1);
    tracep->declBit(c+3840,"toAdd_ctrl_r_1_wxd", false,-1);
    tracep->declBus(c+3841,"toAdd_ctrl_r_1_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3842,"toAdd_ctrl_r_1_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+4069,"toAdd_addAnother_r", false,-1, 31,0);
    tracep->declBus(c+3850,"toAdd_addAnother_r_1", false,-1, 31,0);
    tracep->declBus(c+4070,"toAdd_op_r", false,-1, 2,0);
    tracep->declBus(c+3851,"toAdd_op_r_1", false,-1, 2,0);
    tracep->pushNamePrefix("multiplier ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBus(c+4015,"io_a", false,-1, 24,0);
    tracep->declBus(c+4016,"io_b", false,-1, 24,0);
    tracep->declBit(c+4017,"io_regEnables_0", false,-1);
    tracep->declQuad(c+4018,"io_result", false,-1, 49,0);
    tracep->declBus(c+4071,"io_result_r", false,-1, 24,0);
    tracep->declBus(c+4072,"io_result_r_1", false,-1, 24,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("s1 ");
    tracep->declBus(c+3662,"io_a", false,-1, 31,0);
    tracep->declBus(c+4020,"io_b", false,-1, 31,0);
    tracep->declBus(c+3665,"io_rm", false,-1, 2,0);
    tracep->declBit(c+4021,"io_out_special_case_valid", false,-1);
    tracep->declBit(c+4022,"io_out_special_case_bits_nan", false,-1);
    tracep->declBit(c+4023,"io_out_special_case_bits_inf", false,-1);
    tracep->declBit(c+4024,"io_out_special_case_bits_hasZero", false,-1);
    tracep->declBit(c+4025,"io_out_early_overflow", false,-1);
    tracep->declBit(c+4026,"io_out_prod_sign", false,-1);
    tracep->declBus(c+4027,"io_out_shift_amt", false,-1, 8,0);
    tracep->declBus(c+4028,"io_out_exp_shifted", false,-1, 8,0);
    tracep->declBit(c+4029,"io_out_may_be_subnormal", false,-1);
    tracep->declBus(c+3665,"io_out_rm", false,-1, 2,0);
    tracep->declQuad(c+4073,"lzc_clz_io_in", false,-1, 49,0);
    tracep->declBus(c+4075,"lzc_clz_io_out", false,-1, 5,0);
    tracep->declBit(c+4076,"fp_a_sign", false,-1);
    tracep->declBus(c+4054,"fp_a_exp", false,-1, 7,0);
    tracep->declBus(c+4055,"fp_a_sig", false,-1, 22,0);
    tracep->declBit(c+4077,"fp_b_sign", false,-1);
    tracep->declBus(c+4058,"fp_b_exp", false,-1, 7,0);
    tracep->declBus(c+4059,"fp_b_sig", false,-1, 22,0);
    tracep->declBit(c+4056,"expNotZero", false,-1);
    tracep->declBit(c+4078,"expIsOnes", false,-1);
    tracep->declBit(c+4079,"sigNotZero", false,-1);
    tracep->declBit(c+4080,"decode_a_expIsZero", false,-1);
    tracep->declBit(c+4081,"decode_a_sigIsZero", false,-1);
    tracep->declBit(c+4082,"decode_a_isInf", false,-1);
    tracep->declBit(c+4083,"decode_a_isZero", false,-1);
    tracep->declBit(c+4084,"decode_a_isNaN", false,-1);
    tracep->declBit(c+4060,"expNotZero_1", false,-1);
    tracep->declBit(c+4085,"expIsOnes_1", false,-1);
    tracep->declBit(c+4086,"sigNotZero_1", false,-1);
    tracep->declBit(c+4087,"decode_b_expIsZero", false,-1);
    tracep->declBit(c+4088,"decode_b_sigIsZero", false,-1);
    tracep->declBit(c+4089,"decode_b_isInf", false,-1);
    tracep->declBit(c+4090,"decode_b_isZero", false,-1);
    tracep->declBit(c+4091,"decode_b_isNaN", false,-1);
    tracep->declBus(c+4092,"raw_a_exp", false,-1, 7,0);
    tracep->declBus(c+4057,"raw_a_sig", false,-1, 23,0);
    tracep->declBus(c+4093,"raw_b_exp", false,-1, 7,0);
    tracep->declBus(c+4061,"raw_b_sig", false,-1, 23,0);
    tracep->declBus(c+4094,"exp_sum", false,-1, 8,0);
    tracep->declBus(c+4095,"prod_exp", false,-1, 8,0);
    tracep->declBus(c+4096,"shift_lim_sub", false,-1, 9,0);
    tracep->declBit(c+4097,"prod_exp_uf", false,-1);
    tracep->declBus(c+4098,"shift_lim", false,-1, 8,0);
    tracep->declBus(c+4099,"subnormal_sig", false,-1, 23,0);
    tracep->declBit(c+4100,"exceed_lim", false,-1);
    tracep->declBus(c+4027,"shift_amt", false,-1, 8,0);
    tracep->declBit(c+4024,"hasZero", false,-1);
    tracep->declBit(c+4101,"hasNaN", false,-1);
    tracep->declBit(c+4023,"hasInf", false,-1);
    tracep->declBit(c+4102,"zero_mul_inf", false,-1);
    tracep->pushNamePrefix("lzc_clz ");
    tracep->declQuad(c+4073,"io_in", false,-1, 49,0);
    tracep->declBus(c+4075,"io_out", false,-1, 5,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("s2 ");
    tracep->declBit(c+4030,"io_in_special_case_valid", false,-1);
    tracep->declBit(c+4031,"io_in_special_case_bits_nan", false,-1);
    tracep->declBit(c+4032,"io_in_special_case_bits_inf", false,-1);
    tracep->declBit(c+4033,"io_in_special_case_bits_hasZero", false,-1);
    tracep->declBit(c+4034,"io_in_early_overflow", false,-1);
    tracep->declBit(c+4035,"io_in_prod_sign", false,-1);
    tracep->declBus(c+4036,"io_in_shift_amt", false,-1, 8,0);
    tracep->declBus(c+4037,"io_in_exp_shifted", false,-1, 8,0);
    tracep->declBit(c+4038,"io_in_may_be_subnormal", false,-1);
    tracep->declBus(c+4039,"io_in_rm", false,-1, 2,0);
    tracep->declQuad(c+4040,"io_prod", false,-1, 47,0);
    tracep->declBit(c+4030,"io_out_special_case_valid", false,-1);
    tracep->declBit(c+4031,"io_out_special_case_bits_nan", false,-1);
    tracep->declBit(c+4032,"io_out_special_case_bits_inf", false,-1);
    tracep->declBit(c+4033,"io_out_special_case_bits_hasZero", false,-1);
    tracep->declBit(c+4034,"io_out_early_overflow", false,-1);
    tracep->declQuad(c+4040,"io_out_prod", false,-1, 47,0);
    tracep->declBit(c+4035,"io_out_prod_sign", false,-1);
    tracep->declBus(c+4036,"io_out_shift_amt", false,-1, 8,0);
    tracep->declBus(c+4037,"io_out_exp_shifted", false,-1, 8,0);
    tracep->declBit(c+4038,"io_out_may_be_subnormal", false,-1);
    tracep->declBus(c+4039,"io_out_rm", false,-1, 2,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("s3 ");
    tracep->declBit(c+4042,"io_in_special_case_valid", false,-1);
    tracep->declBit(c+3847,"io_in_special_case_bits_nan", false,-1);
    tracep->declBit(c+4043,"io_in_special_case_bits_inf", false,-1);
    tracep->declBit(c+4044,"io_in_special_case_bits_hasZero", false,-1);
    tracep->declBit(c+4045,"io_in_early_overflow", false,-1);
    tracep->declQuad(c+4046,"io_in_prod", false,-1, 47,0);
    tracep->declBit(c+3843,"io_in_prod_sign", false,-1);
    tracep->declBus(c+4048,"io_in_shift_amt", false,-1, 8,0);
    tracep->declBus(c+4049,"io_in_exp_shifted", false,-1, 8,0);
    tracep->declBit(c+4050,"io_in_may_be_subnormal", false,-1);
    tracep->declBus(c+4051,"io_in_rm", false,-1, 2,0);
    tracep->declBus(c+3835,"io_result", false,-1, 31,0);
    tracep->declBit(c+3843,"io_to_fadd_fp_prod_sign", false,-1);
    tracep->declBus(c+3844,"io_to_fadd_fp_prod_exp", false,-1, 7,0);
    tracep->declQuad(c+3845,"io_to_fadd_fp_prod_sig", false,-1, 46,0);
    tracep->declBit(c+3847,"io_to_fadd_inter_flags_isNaN", false,-1);
    tracep->declBit(c+3848,"io_to_fadd_inter_flags_isInf", false,-1);
    tracep->declBit(c+3849,"io_to_fadd_inter_flags_overflow", false,-1);
    tracep->declBit(c+3843,"tininess_rounder_io_in_sign", false,-1);
    tracep->declBus(c+4103,"tininess_rounder_io_in_sig", false,-1, 26,0);
    tracep->declBus(c+4051,"tininess_rounder_io_rm", false,-1, 2,0);
    tracep->declBus(c+4104,"rounder_io_in", false,-1, 22,0);
    tracep->declBit(c+4105,"rounder_io_roundIn", false,-1);
    tracep->declBit(c+4106,"rounder_io_stickyIn", false,-1);
    tracep->declBit(c+3843,"rounder_io_signIn", false,-1);
    tracep->declBus(c+4051,"rounder_io_rm", false,-1, 2,0);
    tracep->declBus(c+4107,"rounder_io_out", false,-1, 22,0);
    tracep->declBit(c+4108,"rounder_io_cout", false,-1);
    tracep->declArray(c+4109,"sig_shifter_in", false,-1, 73,0);
    tracep->declArray(c+4112,"sig_shifted_raw", false,-1, 73,0);
    tracep->declBit(c+4115,"exp_is_subnormal", false,-1);
    tracep->declBit(c+4116,"no_extra_shift", false,-1);
    tracep->declBus(c+4117,"exp_pre_round", false,-1, 8,0);
    tracep->declArray(c+4118,"sig_shifted", false,-1, 73,0);
    tracep->declBus(c+4103,"raw_in_sig", false,-1, 26,0);
    tracep->declBus(c+4121,"raw_in_exp", false,-1, 7,0);
    tracep->declBus(c+4122,"exp_rounded", false,-1, 7,0);
    tracep->declBit(c+4123,"common_of", false,-1);
    tracep->declBit(c+4124,"rmin", false,-1);
    tracep->declBus(c+4125,"of_exp", false,-1, 7,0);
    tracep->declBus(c+4126,"common_exp", false,-1, 7,0);
    tracep->declBus(c+4127,"common_sig", false,-1, 22,0);
    tracep->declBus(c+4128,"common_result", false,-1, 31,0);
    tracep->declBus(c+4129,"special_result", false,-1, 31,0);
    tracep->pushNamePrefix("rounder ");
    tracep->declBus(c+4104,"io_in", false,-1, 22,0);
    tracep->declBit(c+4105,"io_roundIn", false,-1);
    tracep->declBit(c+4106,"io_stickyIn", false,-1);
    tracep->declBit(c+3843,"io_signIn", false,-1);
    tracep->declBus(c+4051,"io_rm", false,-1, 2,0);
    tracep->declBus(c+4107,"io_out", false,-1, 22,0);
    tracep->declBit(c+4108,"io_cout", false,-1);
    tracep->declBit(c+4130,"g", false,-1);
    tracep->declBit(c+4131,"inexact", false,-1);
    tracep->declBit(c+4132,"r_up", false,-1);
    tracep->declBus(c+4133,"out_r_up", false,-1, 22,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("tininess_rounder ");
    tracep->declBit(c+3843,"io_in_sign", false,-1);
    tracep->declBus(c+4103,"io_in_sig", false,-1, 26,0);
    tracep->declBus(c+4051,"io_rm", false,-1, 2,0);
    tracep->declBus(c+4134,"rounder_io_in", false,-1, 22,0);
    tracep->declBit(c+4135,"rounder_io_roundIn", false,-1);
    tracep->declBit(c+4136,"rounder_io_stickyIn", false,-1);
    tracep->declBit(c+3843,"rounder_io_signIn", false,-1);
    tracep->declBus(c+4051,"rounder_io_rm", false,-1, 2,0);
    tracep->declBus(c+4137,"rounder_io_out", false,-1, 22,0);
    tracep->declBit(c+4138,"rounder_io_cout", false,-1);
    tracep->pushNamePrefix("rounder ");
    tracep->declBus(c+4134,"io_in", false,-1, 22,0);
    tracep->declBit(c+4135,"io_roundIn", false,-1);
    tracep->declBit(c+4136,"io_stickyIn", false,-1);
    tracep->declBit(c+3843,"io_signIn", false,-1);
    tracep->declBus(c+4051,"io_rm", false,-1, 2,0);
    tracep->declBus(c+4137,"io_out", false,-1, 22,0);
    tracep->declBit(c+4138,"io_cout", false,-1);
    tracep->declBit(c+4105,"g", false,-1);
    tracep->declBit(c+4139,"inexact", false,-1);
    tracep->declBit(c+4140,"r_up", false,-1);
    tracep->declBus(c+4141,"out_r_up", false,-1, 22,0);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("toAddArbiter ");
    tracep->declBit(c+3852,"io_in_0_ready", false,-1);
    tracep->declBit(c+3872,"io_in_0_valid", false,-1);
    tracep->declBus(c+3851,"io_in_0_bits_op", false,-1, 2,0);
    tracep->declBus(c+3836,"io_in_0_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3837,"io_in_0_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3838,"io_in_0_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3839,"io_in_0_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3840,"io_in_0_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3841,"io_in_0_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3842,"io_in_0_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3873,"io_in_1_ready", false,-1);
    tracep->declBit(c+3874,"io_in_1_valid", false,-1);
    tracep->declBus(c+3666,"io_in_1_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3667,"io_in_1_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3668,"io_in_1_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3669,"io_in_1_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3670,"io_in_1_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3671,"io_in_1_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3672,"io_in_1_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3852,"io_out_ready", false,-1);
    tracep->declBit(c+3853,"io_out_valid", false,-1);
    tracep->declBus(c+3854,"io_out_bits_op", false,-1, 2,0);
    tracep->declBus(c+3855,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3856,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3857,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3858,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3859,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3860,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3861,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4142,"grant_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("toOutArbiter ");
    tracep->declBit(c+3646,"io_in_0_ready", false,-1);
    tracep->declBit(c+3887,"io_in_0_valid", false,-1);
    tracep->declBus(c+3888,"io_in_0_bits_result", false,-1, 31,0);
    tracep->declBus(c+3889,"io_in_0_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3890,"io_in_0_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3891,"io_in_0_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3892,"io_in_0_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3893,"io_in_0_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3894,"io_in_0_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3895,"io_in_0_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3877,"io_in_1_ready", false,-1);
    tracep->declBit(c+3878,"io_in_1_valid", false,-1);
    tracep->declBus(c+3879,"io_in_1_bits_result", false,-1, 31,0);
    tracep->declBus(c+3880,"io_in_1_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3881,"io_in_1_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3882,"io_in_1_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3883,"io_in_1_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3884,"io_in_1_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3885,"io_in_1_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3886,"io_in_1_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3646,"io_out_ready", false,-1);
    tracep->declBit(c+3673,"io_out_valid", false,-1);
    tracep->declBus(c+3674,"io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+3675,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3676,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3677,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3678,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3679,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3680,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3681,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3905,"grant_1", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("FPMV ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3704,"io_in_ready", false,-1);
    tracep->declBit(c+3705,"io_in_valid", false,-1);
    tracep->declBus(c+3706,"io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+3707,"io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+3708,"io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+3709,"io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3710,"io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3711,"io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3712,"io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3713,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3714,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3715,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3716,"io_out_ready", false,-1);
    tracep->declBit(c+3717,"io_out_valid", false,-1);
    tracep->declBus(c+3718,"io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+3719,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3720,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3721,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3722,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3723,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3724,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3725,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4143,"REG", false,-1);
    tracep->declBit(c+3717,"REG_1", false,-1);
    tracep->declBus(c+4144,"resSign", false,-1, 31,0);
    tracep->declQuad(c+4145,"a", false,-1, 62,0);
    tracep->declBus(c+4147,"s1_op", false,-1, 2,0);
    tracep->declBit(c+4148,"classifyOut_float_sign", false,-1);
    tracep->declBus(c+4149,"classifyOut_float_exp", false,-1, 7,0);
    tracep->declBus(c+4150,"classifyOut_float_sig", false,-1, 22,0);
    tracep->declBit(c+4151,"classifyOut_decode_expNotZero", false,-1);
    tracep->declBit(c+4152,"classifyOut_decode_expIsOnes", false,-1);
    tracep->declBit(c+4153,"classifyOut_decode_sigNotZero", false,-1);
    tracep->declBit(c+4154,"classifyOut_decode__expIsZero", false,-1);
    tracep->declBit(c+4155,"classifyOut_decode__sigIsZero", false,-1);
    tracep->declBit(c+4156,"classifyOut_decode__isSubnormal", false,-1);
    tracep->declBit(c+4157,"classifyOut_decode__isInf", false,-1);
    tracep->declBit(c+4158,"classifyOut_decode__isZero", false,-1);
    tracep->declBit(c+4159,"classifyOut_decode__isNaN", false,-1);
    tracep->declBit(c+4160,"classifyOut_decode__isSNaN", false,-1);
    tracep->declBit(c+4161,"classifyOut_decode__isQNaN", false,-1);
    tracep->declBit(c+4162,"classifyOut_isNormal", false,-1);
    tracep->declBus(c+4163,"classifyOut", false,-1, 9,0);
    tracep->declQuad(c+4164,"io_out_bits_result_r", false,-1, 62,0);
    tracep->declBus(c+4166,"io_out_bits_ctrl_r_regIndex", false,-1, 4,0);
    tracep->declBus(c+4167,"io_out_bits_ctrl_r_warpID", false,-1, 1,0);
    tracep->declBus(c+4168,"io_out_bits_ctrl_r_vecMask", false,-1, 3,0);
    tracep->declBit(c+4169,"io_out_bits_ctrl_r_wvd", false,-1);
    tracep->declBit(c+4170,"io_out_bits_ctrl_r_wxd", false,-1);
    tracep->declBus(c+4171,"io_out_bits_ctrl_r_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4172,"io_out_bits_ctrl_r_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3719,"io_out_bits_ctrl_r_1_regIndex", false,-1, 4,0);
    tracep->declBus(c+3720,"io_out_bits_ctrl_r_1_warpID", false,-1, 1,0);
    tracep->declBus(c+3721,"io_out_bits_ctrl_r_1_vecMask", false,-1, 3,0);
    tracep->declBit(c+3722,"io_out_bits_ctrl_r_1_wvd", false,-1);
    tracep->declBit(c+3723,"io_out_bits_ctrl_r_1_wxd", false,-1);
    tracep->declBus(c+3724,"io_out_bits_ctrl_r_1_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3725,"io_out_bits_ctrl_r_1_spike_info_inst", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("FPToInt ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3726,"io_in_ready", false,-1);
    tracep->declBit(c+3727,"io_in_valid", false,-1);
    tracep->declBus(c+3728,"io_in_bits_op", false,-1, 2,0);
    tracep->declQuad(c+3729,"io_in_bits_a", false,-1, 63,0);
    tracep->declBus(c+3731,"io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+3732,"io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3733,"io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3734,"io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3735,"io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3736,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3737,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3738,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3739,"io_out_ready", false,-1);
    tracep->declBit(c+3740,"io_out_valid", false,-1);
    tracep->declQuad(c+3741,"io_out_bits_result", false,-1, 63,0);
    tracep->declBus(c+3743,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3744,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3745,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3746,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3747,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3748,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3749,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+4173,"F2ICore_io_a", false,-1, 31,0);
    tracep->declBus(c+4174,"F2ICore_io_rm", false,-1, 2,0);
    tracep->declBus(c+4175,"F2ICore_io_op", false,-1, 1,0);
    tracep->declQuad(c+4176,"F2ICore_io_result", false,-1, 63,0);
    tracep->declBit(c+4178,"REG", false,-1);
    tracep->declBit(c+3740,"REG_1", false,-1);
    tracep->declBit(c+4179,"isSingle", false,-1);
    tracep->declBus(c+4175,"coreOp", false,-1, 1,0);
    tracep->declQuad(c+4180,"src", false,-1, 63,0);
    tracep->declBus(c+4174,"rm", false,-1, 2,0);
    tracep->declBit(c+4182,"io_out_bits_result_r", false,-1);
    tracep->declQuad(c+4183,"io_out_bits_result_r_1", false,-1, 63,0);
    tracep->declBus(c+4185,"io_out_bits_ctrl_r_regIndex", false,-1, 4,0);
    tracep->declBus(c+4186,"io_out_bits_ctrl_r_warpID", false,-1, 1,0);
    tracep->declBus(c+4187,"io_out_bits_ctrl_r_vecMask", false,-1, 3,0);
    tracep->declBit(c+4188,"io_out_bits_ctrl_r_wvd", false,-1);
    tracep->declBit(c+4189,"io_out_bits_ctrl_r_wxd", false,-1);
    tracep->declBus(c+4190,"io_out_bits_ctrl_r_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4191,"io_out_bits_ctrl_r_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3743,"io_out_bits_ctrl_r_1_regIndex", false,-1, 4,0);
    tracep->declBus(c+3744,"io_out_bits_ctrl_r_1_warpID", false,-1, 1,0);
    tracep->declBus(c+3745,"io_out_bits_ctrl_r_1_vecMask", false,-1, 3,0);
    tracep->declBit(c+3746,"io_out_bits_ctrl_r_1_wvd", false,-1);
    tracep->declBit(c+3747,"io_out_bits_ctrl_r_1_wxd", false,-1);
    tracep->declBus(c+3748,"io_out_bits_ctrl_r_1_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3749,"io_out_bits_ctrl_r_1_spike_info_inst", false,-1, 31,0);
    tracep->pushNamePrefix("F2ICore ");
    tracep->declBus(c+4173,"io_a", false,-1, 31,0);
    tracep->declBus(c+4174,"io_rm", false,-1, 2,0);
    tracep->declBus(c+4175,"io_op", false,-1, 1,0);
    tracep->declQuad(c+4176,"io_result", false,-1, 63,0);
    tracep->declBus(c+4192,"shiftRightJam_io_in", false,-1, 24,0);
    tracep->declBus(c+4193,"shiftRightJam_io_shamt", false,-1, 7,0);
    tracep->declBus(c+4194,"shiftRightJam_io_out", false,-1, 24,0);
    tracep->declBit(c+4195,"shiftRightJam_io_sticky", false,-1);
    tracep->declBus(c+4196,"rpath_rounder_io_in", false,-1, 23,0);
    tracep->declBit(c+4197,"rpath_rounder_io_roundIn", false,-1);
    tracep->declBit(c+4195,"rpath_rounder_io_stickyIn", false,-1);
    tracep->declBit(c+4198,"rpath_rounder_io_signIn", false,-1);
    tracep->declBus(c+4174,"rpath_rounder_io_rm", false,-1, 2,0);
    tracep->declBus(c+4199,"rpath_rounder_io_out", false,-1, 23,0);
    tracep->declBit(c+4200,"rpath_rounder_io_cout", false,-1);
    tracep->declBit(c+4201,"is_signed_int", false,-1);
    tracep->declBit(c+4202,"is_long_int", false,-1);
    tracep->declBit(c+4198,"fp_a_sign", false,-1);
    tracep->declBus(c+4203,"fp_a_exp", false,-1, 7,0);
    tracep->declBus(c+4204,"fp_a_sig", false,-1, 22,0);
    tracep->declBit(c+4205,"decode_a_expNotZero", false,-1);
    tracep->declBit(c+4206,"decode_a_expIsOnes", false,-1);
    tracep->declBit(c+4207,"decode_a_sigNotZero", false,-1);
    tracep->declBit(c+4208,"decode_a__expIsZero", false,-1);
    tracep->declBit(c+4209,"decode_a__isNaN", false,-1);
    tracep->declBus(c+4210,"raw_a_exp", false,-1, 7,0);
    tracep->declBus(c+4211,"raw_a_sig", false,-1, 23,0);
    tracep->declBus(c+4212,"max_int_exp", false,-1, 7,0);
    tracep->declBit(c+4213,"exp_of", false,-1);
    tracep->declBus(c+4214,"lpath_shamt", false,-1, 7,0);
    tracep->declQuad(c+4215,"lpath_sig_shifted", false,-1, 63,0);
    tracep->declBit(c+4217,"lpath_iv", false,-1);
    tracep->declBit(c+4218,"lpath_may_of", false,-1);
    tracep->declBit(c+4219,"lpath_pos_of", false,-1);
    tracep->declBit(c+4220,"lpath_neg_of", false,-1);
    tracep->declBit(c+4221,"lpath_of", false,-1);
    tracep->declQuad(c+4222,"rpath_sig", false,-1, 63,0);
    tracep->declBit(c+4224,"rpath_iv", false,-1);
    tracep->declBit(c+4225,"sel_lpath", false,-1);
    tracep->declBit(c+4226,"of", false,-1);
    tracep->declBit(c+4227,"iv", false,-1);
    tracep->declQuad(c+4228,"int_abs", false,-1, 63,0);
    tracep->declQuad(c+4230,"int_", false,-1, 63,0);
    tracep->declQuad(c+4232,"max_int64", false,-1, 63,0);
    tracep->declQuad(c+4234,"min_int64", false,-1, 63,0);
    tracep->declQuad(c+4236,"max_int32", false,-1, 63,0);
    tracep->declQuad(c+4238,"min_int32", false,-1, 63,0);
    tracep->pushNamePrefix("rpath_rounder ");
    tracep->declBus(c+4196,"io_in", false,-1, 23,0);
    tracep->declBit(c+4197,"io_roundIn", false,-1);
    tracep->declBit(c+4195,"io_stickyIn", false,-1);
    tracep->declBit(c+4198,"io_signIn", false,-1);
    tracep->declBus(c+4174,"io_rm", false,-1, 2,0);
    tracep->declBus(c+4199,"io_out", false,-1, 23,0);
    tracep->declBit(c+4200,"io_cout", false,-1);
    tracep->declBit(c+4240,"g", false,-1);
    tracep->declBit(c+4241,"inexact", false,-1);
    tracep->declBit(c+4242,"r_up", false,-1);
    tracep->declBus(c+4243,"out_r_up", false,-1, 23,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("shiftRightJam ");
    tracep->declBus(c+4192,"io_in", false,-1, 24,0);
    tracep->declBus(c+4193,"io_shamt", false,-1, 7,0);
    tracep->declBus(c+4194,"io_out", false,-1, 24,0);
    tracep->declBit(c+4195,"io_sticky", false,-1);
    tracep->declBit(c+4244,"exceed_max_shift", false,-1);
    tracep->declBus(c+4245,"shamt", false,-1, 4,0);
    tracep->declBus(c+4246,"sticky_mask", false,-1, 24,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("IntToFP ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3750,"io_in_ready", false,-1);
    tracep->declBit(c+3751,"io_in_valid", false,-1);
    tracep->declBus(c+3752,"io_in_bits_op", false,-1, 2,0);
    tracep->declQuad(c+3753,"io_in_bits_a", false,-1, 63,0);
    tracep->declBus(c+3755,"io_in_bits_rm", false,-1, 2,0);
    tracep->declBus(c+3756,"io_in_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3757,"io_in_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3758,"io_in_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3759,"io_in_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3760,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3761,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3762,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3763,"io_out_ready", false,-1);
    tracep->declBit(c+3764,"io_out_valid", false,-1);
    tracep->declQuad(c+3765,"io_out_bits_result", false,-1, 63,0);
    tracep->declBus(c+3767,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3768,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3769,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3770,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3771,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3772,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3773,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declQuad(c+4247,"IntToFP_prenorm_io_in_int", false,-1, 63,0);
    tracep->declBit(c+4249,"IntToFP_prenorm_io_in_sign", false,-1);
    tracep->declBit(c+4250,"IntToFP_prenorm_io_in_long", false,-1);
    tracep->declQuad(c+4251,"IntToFP_prenorm_io_out_norm_int", false,-1, 62,0);
    tracep->declBus(c+4253,"IntToFP_prenorm_io_out_lzc", false,-1, 5,0);
    tracep->declBit(c+4254,"IntToFP_prenorm_io_out_is_zero", false,-1);
    tracep->declBit(c+4255,"IntToFP_prenorm_io_out_sign", false,-1);
    tracep->declQuad(c+4256,"IntToFP_postnorm_io_in_norm_int", false,-1, 62,0);
    tracep->declBus(c+4258,"IntToFP_postnorm_io_in_lzc", false,-1, 5,0);
    tracep->declBit(c+4259,"IntToFP_postnorm_io_in_is_zero", false,-1);
    tracep->declBit(c+4260,"IntToFP_postnorm_io_in_sign", false,-1);
    tracep->declBus(c+4261,"IntToFP_postnorm_io_rm", false,-1, 2,0);
    tracep->declBus(c+4262,"IntToFP_postnorm_io_result", false,-1, 31,0);
    tracep->declBit(c+4263,"REG", false,-1);
    tracep->declBit(c+3764,"REG_1", false,-1);
    tracep->declBit(c+4264,"isSingle", false,-1);
    tracep->declBit(c+4265,"s2_isSingle_r", false,-1);
    tracep->declBit(c+4266,"s2_isSingle", false,-1);
    tracep->declQuad(c+4256,"r_norm_int", false,-1, 62,0);
    tracep->declBus(c+4258,"r_lzc", false,-1, 5,0);
    tracep->declBit(c+4259,"r_is_zero", false,-1);
    tracep->declBit(c+4260,"r_sign", false,-1);
    tracep->declBus(c+4261,"r_1", false,-1, 2,0);
    tracep->declBus(c+4267,"io_out_bits_result_r", false,-1, 31,0);
    tracep->declBus(c+4268,"io_out_bits_ctrl_r_regIndex", false,-1, 4,0);
    tracep->declBus(c+4269,"io_out_bits_ctrl_r_warpID", false,-1, 1,0);
    tracep->declBus(c+4270,"io_out_bits_ctrl_r_vecMask", false,-1, 3,0);
    tracep->declBit(c+4271,"io_out_bits_ctrl_r_wvd", false,-1);
    tracep->declBit(c+4272,"io_out_bits_ctrl_r_wxd", false,-1);
    tracep->declBus(c+4273,"io_out_bits_ctrl_r_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4274,"io_out_bits_ctrl_r_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3767,"io_out_bits_ctrl_r_1_regIndex", false,-1, 4,0);
    tracep->declBus(c+3768,"io_out_bits_ctrl_r_1_warpID", false,-1, 1,0);
    tracep->declBus(c+3769,"io_out_bits_ctrl_r_1_vecMask", false,-1, 3,0);
    tracep->declBit(c+3770,"io_out_bits_ctrl_r_1_wvd", false,-1);
    tracep->declBit(c+3771,"io_out_bits_ctrl_r_1_wxd", false,-1);
    tracep->declBus(c+3772,"io_out_bits_ctrl_r_1_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3773,"io_out_bits_ctrl_r_1_spike_info_inst", false,-1, 31,0);
    tracep->pushNamePrefix("IntToFP_postnorm ");
    tracep->declQuad(c+4256,"io_in_norm_int", false,-1, 62,0);
    tracep->declBus(c+4258,"io_in_lzc", false,-1, 5,0);
    tracep->declBit(c+4259,"io_in_is_zero", false,-1);
    tracep->declBit(c+4260,"io_in_sign", false,-1);
    tracep->declBus(c+4261,"io_rm", false,-1, 2,0);
    tracep->declBus(c+4262,"io_result", false,-1, 31,0);
    tracep->declBus(c+4275,"rounder_io_in", false,-1, 22,0);
    tracep->declBit(c+4276,"rounder_io_roundIn", false,-1);
    tracep->declBit(c+4277,"rounder_io_stickyIn", false,-1);
    tracep->declBit(c+4260,"rounder_io_signIn", false,-1);
    tracep->declBus(c+4261,"rounder_io_rm", false,-1, 2,0);
    tracep->declBus(c+4278,"rounder_io_out", false,-1, 22,0);
    tracep->declBit(c+4279,"rounder_io_cout", false,-1);
    tracep->declBus(c+4280,"exp_raw", false,-1, 7,0);
    tracep->declBus(c+4281,"exp", false,-1, 7,0);
    tracep->declBus(c+4282,"io_result_hi", false,-1, 8,0);
    tracep->pushNamePrefix("rounder ");
    tracep->declBus(c+4275,"io_in", false,-1, 22,0);
    tracep->declBit(c+4276,"io_roundIn", false,-1);
    tracep->declBit(c+4277,"io_stickyIn", false,-1);
    tracep->declBit(c+4260,"io_signIn", false,-1);
    tracep->declBus(c+4261,"io_rm", false,-1, 2,0);
    tracep->declBus(c+4278,"io_out", false,-1, 22,0);
    tracep->declBit(c+4279,"io_cout", false,-1);
    tracep->declBit(c+4283,"g", false,-1);
    tracep->declBit(c+4284,"inexact", false,-1);
    tracep->declBit(c+4285,"r_up", false,-1);
    tracep->declBus(c+4286,"out_r_up", false,-1, 22,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("IntToFP_prenorm ");
    tracep->declQuad(c+4247,"io_in_int", false,-1, 63,0);
    tracep->declBit(c+4249,"io_in_sign", false,-1);
    tracep->declBit(c+4250,"io_in_long", false,-1);
    tracep->declQuad(c+4251,"io_out_norm_int", false,-1, 62,0);
    tracep->declBus(c+4253,"io_out_lzc", false,-1, 5,0);
    tracep->declBit(c+4254,"io_out_is_zero", false,-1);
    tracep->declBit(c+4255,"io_out_sign", false,-1);
    tracep->declQuad(c+4287,"lza_io_b", false,-1, 63,0);
    tracep->declQuad(c+4289,"lza_io_f", false,-1, 63,0);
    tracep->declQuad(c+4247,"pos_lzc_clz_io_in", false,-1, 63,0);
    tracep->declBus(c+4291,"pos_lzc_clz_io_out", false,-1, 5,0);
    tracep->declQuad(c+4289,"neg_lzc_clz_io_in", false,-1, 63,0);
    tracep->declBus(c+4292,"neg_lzc_clz_io_out", false,-1, 5,0);
    tracep->declBit(c+4255,"in_sign", false,-1);
    tracep->declQuad(c+4293,"in_sext", false,-1, 63,0);
    tracep->declQuad(c+4295,"in_raw", false,-1, 63,0);
    tracep->declQuad(c+4297,"in_abs", false,-1, 63,0);
    tracep->declBus(c+4299,"lzc", false,-1, 5,0);
    tracep->declBus(c+4300,"one_mask_lo_lo_lo", false,-1, 7,0);
    tracep->declBus(c+4301,"one_mask_lo_lo", false,-1, 15,0);
    tracep->declBus(c+4302,"one_mask_lo_hi_lo", false,-1, 7,0);
    tracep->declBus(c+4303,"one_mask_lo", false,-1, 31,0);
    tracep->declBus(c+4304,"one_mask_hi_lo_lo", false,-1, 7,0);
    tracep->declBus(c+4305,"one_mask_hi_lo", false,-1, 15,0);
    tracep->declBus(c+4306,"one_mask_hi_hi_lo", false,-1, 7,0);
    tracep->declBus(c+4307,"one_mask_hi", false,-1, 31,0);
    tracep->declQuad(c+4308,"one_mask", false,-1, 63,0);
    tracep->declBit(c+4310,"lzc_error", false,-1);
    tracep->declQuad(c+4311,"in_shift_s1", false,-1, 62,0);
    tracep->pushNamePrefix("lza ");
    tracep->declQuad(c+4287,"io_b", false,-1, 63,0);
    tracep->declQuad(c+4289,"io_f", false,-1, 63,0);
    tracep->declBit(c+4313,"p_0", false,-1);
    tracep->declBit(c+4314,"k_0", false,-1);
    tracep->declBit(c+4315,"p_1", false,-1);
    tracep->declBit(c+4316,"k_1", false,-1);
    tracep->declBit(c+4317,"f_1", false,-1);
    tracep->declBit(c+4318,"p_2", false,-1);
    tracep->declBit(c+4319,"k_2", false,-1);
    tracep->declBit(c+4320,"f_2", false,-1);
    tracep->declBit(c+4321,"p_3", false,-1);
    tracep->declBit(c+4322,"k_3", false,-1);
    tracep->declBit(c+4323,"f_3", false,-1);
    tracep->declBit(c+4324,"p_4", false,-1);
    tracep->declBit(c+4325,"k_4", false,-1);
    tracep->declBit(c+4326,"f_4", false,-1);
    tracep->declBit(c+4327,"p_5", false,-1);
    tracep->declBit(c+4328,"k_5", false,-1);
    tracep->declBit(c+4329,"f_5", false,-1);
    tracep->declBit(c+4330,"p_6", false,-1);
    tracep->declBit(c+4331,"k_6", false,-1);
    tracep->declBit(c+4332,"f_6", false,-1);
    tracep->declBit(c+4333,"p_7", false,-1);
    tracep->declBit(c+4334,"k_7", false,-1);
    tracep->declBit(c+4335,"f_7", false,-1);
    tracep->declBit(c+4336,"p_8", false,-1);
    tracep->declBit(c+4337,"k_8", false,-1);
    tracep->declBit(c+4338,"f_8", false,-1);
    tracep->declBit(c+4339,"p_9", false,-1);
    tracep->declBit(c+4340,"k_9", false,-1);
    tracep->declBit(c+4341,"f_9", false,-1);
    tracep->declBit(c+4342,"p_10", false,-1);
    tracep->declBit(c+4343,"k_10", false,-1);
    tracep->declBit(c+4344,"f_10", false,-1);
    tracep->declBit(c+4345,"p_11", false,-1);
    tracep->declBit(c+4346,"k_11", false,-1);
    tracep->declBit(c+4347,"f_11", false,-1);
    tracep->declBit(c+4348,"p_12", false,-1);
    tracep->declBit(c+4349,"k_12", false,-1);
    tracep->declBit(c+4350,"f_12", false,-1);
    tracep->declBit(c+4351,"p_13", false,-1);
    tracep->declBit(c+4352,"k_13", false,-1);
    tracep->declBit(c+4353,"f_13", false,-1);
    tracep->declBit(c+4354,"p_14", false,-1);
    tracep->declBit(c+4355,"k_14", false,-1);
    tracep->declBit(c+4356,"f_14", false,-1);
    tracep->declBit(c+4357,"p_15", false,-1);
    tracep->declBit(c+4358,"k_15", false,-1);
    tracep->declBit(c+4359,"f_15", false,-1);
    tracep->declBit(c+4360,"p_16", false,-1);
    tracep->declBit(c+4361,"k_16", false,-1);
    tracep->declBit(c+4362,"f_16", false,-1);
    tracep->declBit(c+4363,"p_17", false,-1);
    tracep->declBit(c+4364,"k_17", false,-1);
    tracep->declBit(c+4365,"f_17", false,-1);
    tracep->declBit(c+4366,"p_18", false,-1);
    tracep->declBit(c+4367,"k_18", false,-1);
    tracep->declBit(c+4368,"f_18", false,-1);
    tracep->declBit(c+4369,"p_19", false,-1);
    tracep->declBit(c+4370,"k_19", false,-1);
    tracep->declBit(c+4371,"f_19", false,-1);
    tracep->declBit(c+4372,"p_20", false,-1);
    tracep->declBit(c+4373,"k_20", false,-1);
    tracep->declBit(c+4374,"f_20", false,-1);
    tracep->declBit(c+4375,"p_21", false,-1);
    tracep->declBit(c+4376,"k_21", false,-1);
    tracep->declBit(c+4377,"f_21", false,-1);
    tracep->declBit(c+4378,"p_22", false,-1);
    tracep->declBit(c+4379,"k_22", false,-1);
    tracep->declBit(c+4380,"f_22", false,-1);
    tracep->declBit(c+4381,"p_23", false,-1);
    tracep->declBit(c+4382,"k_23", false,-1);
    tracep->declBit(c+4383,"f_23", false,-1);
    tracep->declBit(c+4384,"p_24", false,-1);
    tracep->declBit(c+4385,"k_24", false,-1);
    tracep->declBit(c+4386,"f_24", false,-1);
    tracep->declBit(c+4387,"p_25", false,-1);
    tracep->declBit(c+4388,"k_25", false,-1);
    tracep->declBit(c+4389,"f_25", false,-1);
    tracep->declBit(c+4390,"p_26", false,-1);
    tracep->declBit(c+4391,"k_26", false,-1);
    tracep->declBit(c+4392,"f_26", false,-1);
    tracep->declBit(c+4393,"p_27", false,-1);
    tracep->declBit(c+4394,"k_27", false,-1);
    tracep->declBit(c+4395,"f_27", false,-1);
    tracep->declBit(c+4396,"p_28", false,-1);
    tracep->declBit(c+4397,"k_28", false,-1);
    tracep->declBit(c+4398,"f_28", false,-1);
    tracep->declBit(c+4399,"p_29", false,-1);
    tracep->declBit(c+4400,"k_29", false,-1);
    tracep->declBit(c+4401,"f_29", false,-1);
    tracep->declBit(c+4402,"p_30", false,-1);
    tracep->declBit(c+4403,"k_30", false,-1);
    tracep->declBit(c+4404,"f_30", false,-1);
    tracep->declBit(c+4405,"p_31", false,-1);
    tracep->declBit(c+4406,"k_31", false,-1);
    tracep->declBit(c+4407,"f_31", false,-1);
    tracep->declBit(c+4408,"p_32", false,-1);
    tracep->declBit(c+4409,"k_32", false,-1);
    tracep->declBit(c+4410,"f_32", false,-1);
    tracep->declBit(c+4411,"p_33", false,-1);
    tracep->declBit(c+4412,"k_33", false,-1);
    tracep->declBit(c+4413,"f_33", false,-1);
    tracep->declBit(c+4414,"p_34", false,-1);
    tracep->declBit(c+4415,"k_34", false,-1);
    tracep->declBit(c+4416,"f_34", false,-1);
    tracep->declBit(c+4417,"p_35", false,-1);
    tracep->declBit(c+4418,"k_35", false,-1);
    tracep->declBit(c+4419,"f_35", false,-1);
    tracep->declBit(c+4420,"p_36", false,-1);
    tracep->declBit(c+4421,"k_36", false,-1);
    tracep->declBit(c+4422,"f_36", false,-1);
    tracep->declBit(c+4423,"p_37", false,-1);
    tracep->declBit(c+4424,"k_37", false,-1);
    tracep->declBit(c+4425,"f_37", false,-1);
    tracep->declBit(c+4426,"p_38", false,-1);
    tracep->declBit(c+4427,"k_38", false,-1);
    tracep->declBit(c+4428,"f_38", false,-1);
    tracep->declBit(c+4429,"p_39", false,-1);
    tracep->declBit(c+4430,"k_39", false,-1);
    tracep->declBit(c+4431,"f_39", false,-1);
    tracep->declBit(c+4432,"p_40", false,-1);
    tracep->declBit(c+4433,"k_40", false,-1);
    tracep->declBit(c+4434,"f_40", false,-1);
    tracep->declBit(c+4435,"p_41", false,-1);
    tracep->declBit(c+4436,"k_41", false,-1);
    tracep->declBit(c+4437,"f_41", false,-1);
    tracep->declBit(c+4438,"p_42", false,-1);
    tracep->declBit(c+4439,"k_42", false,-1);
    tracep->declBit(c+4440,"f_42", false,-1);
    tracep->declBit(c+4441,"p_43", false,-1);
    tracep->declBit(c+4442,"k_43", false,-1);
    tracep->declBit(c+4443,"f_43", false,-1);
    tracep->declBit(c+4444,"p_44", false,-1);
    tracep->declBit(c+4445,"k_44", false,-1);
    tracep->declBit(c+4446,"f_44", false,-1);
    tracep->declBit(c+4447,"p_45", false,-1);
    tracep->declBit(c+4448,"k_45", false,-1);
    tracep->declBit(c+4449,"f_45", false,-1);
    tracep->declBit(c+4450,"p_46", false,-1);
    tracep->declBit(c+4451,"k_46", false,-1);
    tracep->declBit(c+4452,"f_46", false,-1);
    tracep->declBit(c+4453,"p_47", false,-1);
    tracep->declBit(c+4454,"k_47", false,-1);
    tracep->declBit(c+4455,"f_47", false,-1);
    tracep->declBit(c+4456,"p_48", false,-1);
    tracep->declBit(c+4457,"k_48", false,-1);
    tracep->declBit(c+4458,"f_48", false,-1);
    tracep->declBit(c+4459,"p_49", false,-1);
    tracep->declBit(c+4460,"k_49", false,-1);
    tracep->declBit(c+4461,"f_49", false,-1);
    tracep->declBit(c+4462,"p_50", false,-1);
    tracep->declBit(c+4463,"k_50", false,-1);
    tracep->declBit(c+4464,"f_50", false,-1);
    tracep->declBit(c+4465,"p_51", false,-1);
    tracep->declBit(c+4466,"k_51", false,-1);
    tracep->declBit(c+4467,"f_51", false,-1);
    tracep->declBit(c+4468,"p_52", false,-1);
    tracep->declBit(c+4469,"k_52", false,-1);
    tracep->declBit(c+4470,"f_52", false,-1);
    tracep->declBit(c+4471,"p_53", false,-1);
    tracep->declBit(c+4472,"k_53", false,-1);
    tracep->declBit(c+4473,"f_53", false,-1);
    tracep->declBit(c+4474,"p_54", false,-1);
    tracep->declBit(c+4475,"k_54", false,-1);
    tracep->declBit(c+4476,"f_54", false,-1);
    tracep->declBit(c+4477,"p_55", false,-1);
    tracep->declBit(c+4478,"k_55", false,-1);
    tracep->declBit(c+4479,"f_55", false,-1);
    tracep->declBit(c+4480,"p_56", false,-1);
    tracep->declBit(c+4481,"k_56", false,-1);
    tracep->declBit(c+4482,"f_56", false,-1);
    tracep->declBit(c+4483,"p_57", false,-1);
    tracep->declBit(c+4484,"k_57", false,-1);
    tracep->declBit(c+4485,"f_57", false,-1);
    tracep->declBit(c+4486,"p_58", false,-1);
    tracep->declBit(c+4487,"k_58", false,-1);
    tracep->declBit(c+4488,"f_58", false,-1);
    tracep->declBit(c+4489,"p_59", false,-1);
    tracep->declBit(c+4490,"k_59", false,-1);
    tracep->declBit(c+4491,"f_59", false,-1);
    tracep->declBit(c+4492,"p_60", false,-1);
    tracep->declBit(c+4493,"k_60", false,-1);
    tracep->declBit(c+4494,"f_60", false,-1);
    tracep->declBit(c+4495,"p_61", false,-1);
    tracep->declBit(c+4496,"k_61", false,-1);
    tracep->declBit(c+4497,"f_61", false,-1);
    tracep->declBit(c+4498,"p_62", false,-1);
    tracep->declBit(c+4499,"k_62", false,-1);
    tracep->declBit(c+4500,"f_62", false,-1);
    tracep->declBit(c+4501,"p_63", false,-1);
    tracep->declBit(c+4502,"f_63", false,-1);
    tracep->declBus(c+4503,"io_f_lo_lo_lo", false,-1, 7,0);
    tracep->declBus(c+4504,"io_f_lo_lo", false,-1, 15,0);
    tracep->declBus(c+4505,"io_f_lo_hi_lo", false,-1, 7,0);
    tracep->declBus(c+4506,"io_f_lo", false,-1, 31,0);
    tracep->declBus(c+4507,"io_f_hi_lo_lo", false,-1, 7,0);
    tracep->declBus(c+4508,"io_f_hi_lo", false,-1, 15,0);
    tracep->declBus(c+4509,"io_f_hi_hi_lo", false,-1, 7,0);
    tracep->declBus(c+4510,"io_f_hi", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("neg_lzc_clz ");
    tracep->declQuad(c+4289,"io_in", false,-1, 63,0);
    tracep->declBus(c+4292,"io_out", false,-1, 5,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("pos_lzc_clz ");
    tracep->declQuad(c+4247,"io_in", false,-1, 63,0);
    tracep->declBus(c+4291,"io_out", false,-1, 5,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("outArbiter ");
    tracep->declBit(c+3646,"io_in_0_ready", false,-1);
    tracep->declBit(c+3673,"io_in_0_valid", false,-1);
    tracep->declQuad(c+3774,"io_in_0_bits_result", false,-1, 63,0);
    tracep->declBus(c+3675,"io_in_0_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3676,"io_in_0_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3677,"io_in_0_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3678,"io_in_0_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3679,"io_in_0_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3680,"io_in_0_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3681,"io_in_0_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3694,"io_in_1_ready", false,-1);
    tracep->declBit(c+3695,"io_in_1_valid", false,-1);
    tracep->declQuad(c+3776,"io_in_1_bits_result", false,-1, 63,0);
    tracep->declBus(c+3697,"io_in_1_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3698,"io_in_1_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3699,"io_in_1_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3700,"io_in_1_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3701,"io_in_1_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3702,"io_in_1_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3703,"io_in_1_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3716,"io_in_2_ready", false,-1);
    tracep->declBit(c+3717,"io_in_2_valid", false,-1);
    tracep->declQuad(c+3778,"io_in_2_bits_result", false,-1, 63,0);
    tracep->declBus(c+3719,"io_in_2_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3720,"io_in_2_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3721,"io_in_2_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3722,"io_in_2_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3723,"io_in_2_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3724,"io_in_2_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3725,"io_in_2_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3739,"io_in_3_ready", false,-1);
    tracep->declBit(c+3740,"io_in_3_valid", false,-1);
    tracep->declQuad(c+3741,"io_in_3_bits_result", false,-1, 63,0);
    tracep->declBus(c+3743,"io_in_3_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3744,"io_in_3_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3745,"io_in_3_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3746,"io_in_3_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3747,"io_in_3_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3748,"io_in_3_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3749,"io_in_3_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3763,"io_in_4_ready", false,-1);
    tracep->declBit(c+3764,"io_in_4_valid", false,-1);
    tracep->declQuad(c+3765,"io_in_4_bits_result", false,-1, 63,0);
    tracep->declBus(c+3767,"io_in_4_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3768,"io_in_4_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3769,"io_in_4_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3770,"io_in_4_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3771,"io_in_4_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3772,"io_in_4_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3773,"io_in_4_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3646,"io_out_ready", false,-1);
    tracep->declBit(c+3647,"io_out_valid", false,-1);
    tracep->declQuad(c+3648,"io_out_bits_result", false,-1, 63,0);
    tracep->declBus(c+3053,"io_out_bits_ctrl_regIndex", false,-1, 4,0);
    tracep->declBus(c+3054,"io_out_bits_ctrl_warpID", false,-1, 1,0);
    tracep->declBus(c+3656,"io_out_bits_ctrl_vecMask", false,-1, 3,0);
    tracep->declBit(c+3066,"io_out_bits_ctrl_wvd", false,-1);
    tracep->declBit(c+3052,"io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+3055,"io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3056,"io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4511,"grant_1", false,-1);
    tracep->declBit(c+4512,"grant_2", false,-1);
    tracep->declBit(c+4513,"grant_3", false,-1);
    tracep->declBit(c+4514,"grant_4", false,-1);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("ibuffer ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3224,"io_in_ready", false,-1);
    tracep->declBit(c+3225,"io_in_valid", false,-1);
    tracep->declBus(c+1521,"io_in_bits_inst", false,-1, 31,0);
    tracep->declBus(c+1522,"io_in_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2834,"io_in_bits_fp", false,-1);
    tracep->declBus(c+2835,"io_in_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2836,"io_in_bits_simt_stack", false,-1);
    tracep->declBit(c+2837,"io_in_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2838,"io_in_bits_barrier", false,-1);
    tracep->declBus(c+2839,"io_in_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2840,"io_in_bits_reverse", false,-1);
    tracep->declBus(c+2841,"io_in_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2842,"io_in_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2843,"io_in_bits_isvec", false,-1);
    tracep->declBus(c+2844,"io_in_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2845,"io_in_bits_mask", false,-1);
    tracep->declBus(c+2846,"io_in_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2847,"io_in_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2848,"io_in_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2849,"io_in_bits_mem", false,-1);
    tracep->declBit(c+2850,"io_in_bits_mul", false,-1);
    tracep->declBus(c+2851,"io_in_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2852,"io_in_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2853,"io_in_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2854,"io_in_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2855,"io_in_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2856,"io_in_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2857,"io_in_bits_wfd", false,-1);
    tracep->declBit(c+2858,"io_in_bits_fence", false,-1);
    tracep->declBit(c+2859,"io_in_bits_sfu", false,-1);
    tracep->declBit(c+2860,"io_in_bits_readmask", false,-1);
    tracep->declBit(c+2861,"io_in_bits_writemask", false,-1);
    tracep->declBit(c+2862,"io_in_bits_wxd", false,-1);
    tracep->declBus(c+1520,"io_in_bits_pc", false,-1, 31,0);
    tracep->declBus(c+1520,"io_in_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+1521,"io_in_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2831,"io_flush_valid", false,-1);
    tracep->declBus(c+2832,"io_flush_bits", false,-1, 1,0);
    tracep->declBit(c+3226,"io_out_0_ready", false,-1);
    tracep->declBit(c+3227,"io_out_0_valid", false,-1);
    tracep->declBus(c+3228,"io_out_0_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3229,"io_out_0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3230,"io_out_0_bits_fp", false,-1);
    tracep->declBus(c+3231,"io_out_0_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3232,"io_out_0_bits_simt_stack", false,-1);
    tracep->declBit(c+3233,"io_out_0_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3234,"io_out_0_bits_barrier", false,-1);
    tracep->declBus(c+3235,"io_out_0_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3236,"io_out_0_bits_reverse", false,-1);
    tracep->declBus(c+3147,"io_out_0_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3148,"io_out_0_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3149,"io_out_0_bits_isvec", false,-1);
    tracep->declBus(c+3150,"io_out_0_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3151,"io_out_0_bits_mask", false,-1);
    tracep->declBus(c+3237,"io_out_0_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3238,"io_out_0_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3239,"io_out_0_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3152,"io_out_0_bits_mem", false,-1);
    tracep->declBit(c+3240,"io_out_0_bits_mul", false,-1);
    tracep->declBus(c+3241,"io_out_0_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3242,"io_out_0_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3153,"io_out_0_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3154,"io_out_0_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3155,"io_out_0_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3156,"io_out_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3157,"io_out_0_bits_wfd", false,-1);
    tracep->declBit(c+3243,"io_out_0_bits_fence", false,-1);
    tracep->declBit(c+3244,"io_out_0_bits_sfu", false,-1);
    tracep->declBit(c+3245,"io_out_0_bits_readmask", false,-1);
    tracep->declBit(c+3246,"io_out_0_bits_writemask", false,-1);
    tracep->declBit(c+3158,"io_out_0_bits_wxd", false,-1);
    tracep->declBus(c+3247,"io_out_0_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3248,"io_out_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3249,"io_out_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3250,"io_out_1_ready", false,-1);
    tracep->declBit(c+3251,"io_out_1_valid", false,-1);
    tracep->declBus(c+3252,"io_out_1_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3253,"io_out_1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3254,"io_out_1_bits_fp", false,-1);
    tracep->declBus(c+3255,"io_out_1_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3256,"io_out_1_bits_simt_stack", false,-1);
    tracep->declBit(c+3257,"io_out_1_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3258,"io_out_1_bits_barrier", false,-1);
    tracep->declBus(c+3259,"io_out_1_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3260,"io_out_1_bits_reverse", false,-1);
    tracep->declBus(c+3168,"io_out_1_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3169,"io_out_1_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3170,"io_out_1_bits_isvec", false,-1);
    tracep->declBus(c+3171,"io_out_1_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3172,"io_out_1_bits_mask", false,-1);
    tracep->declBus(c+3261,"io_out_1_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3262,"io_out_1_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3263,"io_out_1_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3173,"io_out_1_bits_mem", false,-1);
    tracep->declBit(c+3264,"io_out_1_bits_mul", false,-1);
    tracep->declBus(c+3265,"io_out_1_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3266,"io_out_1_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3174,"io_out_1_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3175,"io_out_1_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3176,"io_out_1_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3177,"io_out_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3178,"io_out_1_bits_wfd", false,-1);
    tracep->declBit(c+3267,"io_out_1_bits_fence", false,-1);
    tracep->declBit(c+3268,"io_out_1_bits_sfu", false,-1);
    tracep->declBit(c+3269,"io_out_1_bits_readmask", false,-1);
    tracep->declBit(c+3270,"io_out_1_bits_writemask", false,-1);
    tracep->declBit(c+3179,"io_out_1_bits_wxd", false,-1);
    tracep->declBus(c+3271,"io_out_1_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3272,"io_out_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3273,"io_out_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3274,"io_out_2_ready", false,-1);
    tracep->declBit(c+3275,"io_out_2_valid", false,-1);
    tracep->declBus(c+3276,"io_out_2_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3277,"io_out_2_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3278,"io_out_2_bits_fp", false,-1);
    tracep->declBus(c+3279,"io_out_2_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3280,"io_out_2_bits_simt_stack", false,-1);
    tracep->declBit(c+3281,"io_out_2_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3282,"io_out_2_bits_barrier", false,-1);
    tracep->declBus(c+3283,"io_out_2_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3284,"io_out_2_bits_reverse", false,-1);
    tracep->declBus(c+3188,"io_out_2_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3189,"io_out_2_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3190,"io_out_2_bits_isvec", false,-1);
    tracep->declBus(c+3191,"io_out_2_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3192,"io_out_2_bits_mask", false,-1);
    tracep->declBus(c+3285,"io_out_2_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3286,"io_out_2_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3287,"io_out_2_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3193,"io_out_2_bits_mem", false,-1);
    tracep->declBit(c+3288,"io_out_2_bits_mul", false,-1);
    tracep->declBus(c+3289,"io_out_2_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3290,"io_out_2_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3194,"io_out_2_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3195,"io_out_2_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3196,"io_out_2_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3197,"io_out_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3198,"io_out_2_bits_wfd", false,-1);
    tracep->declBit(c+3291,"io_out_2_bits_fence", false,-1);
    tracep->declBit(c+3292,"io_out_2_bits_sfu", false,-1);
    tracep->declBit(c+3293,"io_out_2_bits_readmask", false,-1);
    tracep->declBit(c+3294,"io_out_2_bits_writemask", false,-1);
    tracep->declBit(c+3199,"io_out_2_bits_wxd", false,-1);
    tracep->declBus(c+3295,"io_out_2_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3296,"io_out_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3297,"io_out_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3298,"io_out_3_ready", false,-1);
    tracep->declBit(c+3299,"io_out_3_valid", false,-1);
    tracep->declBus(c+3300,"io_out_3_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3301,"io_out_3_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3302,"io_out_3_bits_fp", false,-1);
    tracep->declBus(c+3303,"io_out_3_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3304,"io_out_3_bits_simt_stack", false,-1);
    tracep->declBit(c+3305,"io_out_3_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3306,"io_out_3_bits_barrier", false,-1);
    tracep->declBus(c+3307,"io_out_3_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3308,"io_out_3_bits_reverse", false,-1);
    tracep->declBus(c+3206,"io_out_3_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3207,"io_out_3_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3208,"io_out_3_bits_isvec", false,-1);
    tracep->declBus(c+3209,"io_out_3_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3210,"io_out_3_bits_mask", false,-1);
    tracep->declBus(c+3309,"io_out_3_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3310,"io_out_3_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3311,"io_out_3_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3211,"io_out_3_bits_mem", false,-1);
    tracep->declBit(c+3312,"io_out_3_bits_mul", false,-1);
    tracep->declBus(c+3313,"io_out_3_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3314,"io_out_3_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3212,"io_out_3_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3213,"io_out_3_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3214,"io_out_3_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3215,"io_out_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3216,"io_out_3_bits_wfd", false,-1);
    tracep->declBit(c+3315,"io_out_3_bits_fence", false,-1);
    tracep->declBit(c+3316,"io_out_3_bits_sfu", false,-1);
    tracep->declBit(c+3317,"io_out_3_bits_readmask", false,-1);
    tracep->declBit(c+3318,"io_out_3_bits_writemask", false,-1);
    tracep->declBit(c+3217,"io_out_3_bits_wxd", false,-1);
    tracep->declBus(c+3319,"io_out_3_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3320,"io_out_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3321,"io_out_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2826,"io_ibuffer_ready_0", false,-1);
    tracep->declBit(c+2827,"io_ibuffer_ready_1", false,-1);
    tracep->declBit(c+2828,"io_ibuffer_ready_2", false,-1);
    tracep->declBit(c+2829,"io_ibuffer_ready_3", false,-1);
    tracep->declBit(c+52617,"fifo_0_clock", false,-1);
    tracep->declBit(c+52618,"fifo_0_reset", false,-1);
    tracep->declBit(c+2826,"fifo_0_io_enq_ready", false,-1);
    tracep->declBit(c+4515,"fifo_0_io_enq_valid", false,-1);
    tracep->declBus(c+1521,"fifo_0_io_enq_bits_inst", false,-1, 31,0);
    tracep->declBus(c+1522,"fifo_0_io_enq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2834,"fifo_0_io_enq_bits_fp", false,-1);
    tracep->declBus(c+2835,"fifo_0_io_enq_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2836,"fifo_0_io_enq_bits_simt_stack", false,-1);
    tracep->declBit(c+2837,"fifo_0_io_enq_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2838,"fifo_0_io_enq_bits_barrier", false,-1);
    tracep->declBus(c+2839,"fifo_0_io_enq_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2840,"fifo_0_io_enq_bits_reverse", false,-1);
    tracep->declBus(c+2841,"fifo_0_io_enq_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2842,"fifo_0_io_enq_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2843,"fifo_0_io_enq_bits_isvec", false,-1);
    tracep->declBus(c+2844,"fifo_0_io_enq_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2845,"fifo_0_io_enq_bits_mask", false,-1);
    tracep->declBus(c+2846,"fifo_0_io_enq_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2847,"fifo_0_io_enq_bits_mem_unsigned", false,-1);
}

VL_ATTR_COLD void VVentus___024root__trace_init_sub__TOP__GPGPU_top__DOT__SM_wrapper__1(VVentus___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VVentus__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VVentus___024root__trace_init_sub__TOP__GPGPU_top__DOT__SM_wrapper__1\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+2848,"fifo_0_io_enq_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2849,"fifo_0_io_enq_bits_mem", false,-1);
    tracep->declBit(c+2850,"fifo_0_io_enq_bits_mul", false,-1);
    tracep->declBus(c+2851,"fifo_0_io_enq_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2852,"fifo_0_io_enq_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2853,"fifo_0_io_enq_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2854,"fifo_0_io_enq_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2855,"fifo_0_io_enq_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2856,"fifo_0_io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2857,"fifo_0_io_enq_bits_wfd", false,-1);
    tracep->declBit(c+2858,"fifo_0_io_enq_bits_fence", false,-1);
    tracep->declBit(c+2859,"fifo_0_io_enq_bits_sfu", false,-1);
    tracep->declBit(c+2860,"fifo_0_io_enq_bits_readmask", false,-1);
    tracep->declBit(c+2861,"fifo_0_io_enq_bits_writemask", false,-1);
    tracep->declBit(c+2862,"fifo_0_io_enq_bits_wxd", false,-1);
    tracep->declBus(c+1520,"fifo_0_io_enq_bits_pc", false,-1, 31,0);
    tracep->declBus(c+1520,"fifo_0_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+1521,"fifo_0_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3226,"fifo_0_io_deq_ready", false,-1);
    tracep->declBit(c+3227,"fifo_0_io_deq_valid", false,-1);
    tracep->declBus(c+3228,"fifo_0_io_deq_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3229,"fifo_0_io_deq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3230,"fifo_0_io_deq_bits_fp", false,-1);
    tracep->declBus(c+3231,"fifo_0_io_deq_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3232,"fifo_0_io_deq_bits_simt_stack", false,-1);
    tracep->declBit(c+3233,"fifo_0_io_deq_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3234,"fifo_0_io_deq_bits_barrier", false,-1);
    tracep->declBus(c+3235,"fifo_0_io_deq_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3236,"fifo_0_io_deq_bits_reverse", false,-1);
    tracep->declBus(c+3147,"fifo_0_io_deq_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3148,"fifo_0_io_deq_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3149,"fifo_0_io_deq_bits_isvec", false,-1);
    tracep->declBus(c+3150,"fifo_0_io_deq_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3151,"fifo_0_io_deq_bits_mask", false,-1);
    tracep->declBus(c+3237,"fifo_0_io_deq_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3238,"fifo_0_io_deq_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3239,"fifo_0_io_deq_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3152,"fifo_0_io_deq_bits_mem", false,-1);
    tracep->declBit(c+3240,"fifo_0_io_deq_bits_mul", false,-1);
    tracep->declBus(c+3241,"fifo_0_io_deq_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3242,"fifo_0_io_deq_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3153,"fifo_0_io_deq_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3154,"fifo_0_io_deq_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3155,"fifo_0_io_deq_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3156,"fifo_0_io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3157,"fifo_0_io_deq_bits_wfd", false,-1);
    tracep->declBit(c+3243,"fifo_0_io_deq_bits_fence", false,-1);
    tracep->declBit(c+3244,"fifo_0_io_deq_bits_sfu", false,-1);
    tracep->declBit(c+3245,"fifo_0_io_deq_bits_readmask", false,-1);
    tracep->declBit(c+3246,"fifo_0_io_deq_bits_writemask", false,-1);
    tracep->declBit(c+3158,"fifo_0_io_deq_bits_wxd", false,-1);
    tracep->declBus(c+3247,"fifo_0_io_deq_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3248,"fifo_0_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3249,"fifo_0_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4516,"fifo_0_io_flush", false,-1);
    tracep->declBit(c+52617,"fifo_1_clock", false,-1);
    tracep->declBit(c+52618,"fifo_1_reset", false,-1);
    tracep->declBit(c+2827,"fifo_1_io_enq_ready", false,-1);
    tracep->declBit(c+4517,"fifo_1_io_enq_valid", false,-1);
    tracep->declBus(c+1521,"fifo_1_io_enq_bits_inst", false,-1, 31,0);
    tracep->declBus(c+1522,"fifo_1_io_enq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2834,"fifo_1_io_enq_bits_fp", false,-1);
    tracep->declBus(c+2835,"fifo_1_io_enq_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2836,"fifo_1_io_enq_bits_simt_stack", false,-1);
    tracep->declBit(c+2837,"fifo_1_io_enq_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2838,"fifo_1_io_enq_bits_barrier", false,-1);
    tracep->declBus(c+2839,"fifo_1_io_enq_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2840,"fifo_1_io_enq_bits_reverse", false,-1);
    tracep->declBus(c+2841,"fifo_1_io_enq_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2842,"fifo_1_io_enq_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2843,"fifo_1_io_enq_bits_isvec", false,-1);
    tracep->declBus(c+2844,"fifo_1_io_enq_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2845,"fifo_1_io_enq_bits_mask", false,-1);
    tracep->declBus(c+2846,"fifo_1_io_enq_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2847,"fifo_1_io_enq_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2848,"fifo_1_io_enq_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2849,"fifo_1_io_enq_bits_mem", false,-1);
    tracep->declBit(c+2850,"fifo_1_io_enq_bits_mul", false,-1);
    tracep->declBus(c+2851,"fifo_1_io_enq_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2852,"fifo_1_io_enq_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2853,"fifo_1_io_enq_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2854,"fifo_1_io_enq_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2855,"fifo_1_io_enq_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2856,"fifo_1_io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2857,"fifo_1_io_enq_bits_wfd", false,-1);
    tracep->declBit(c+2858,"fifo_1_io_enq_bits_fence", false,-1);
    tracep->declBit(c+2859,"fifo_1_io_enq_bits_sfu", false,-1);
    tracep->declBit(c+2860,"fifo_1_io_enq_bits_readmask", false,-1);
    tracep->declBit(c+2861,"fifo_1_io_enq_bits_writemask", false,-1);
    tracep->declBit(c+2862,"fifo_1_io_enq_bits_wxd", false,-1);
    tracep->declBus(c+1520,"fifo_1_io_enq_bits_pc", false,-1, 31,0);
    tracep->declBus(c+1520,"fifo_1_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+1521,"fifo_1_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3250,"fifo_1_io_deq_ready", false,-1);
    tracep->declBit(c+3251,"fifo_1_io_deq_valid", false,-1);
    tracep->declBus(c+3252,"fifo_1_io_deq_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3253,"fifo_1_io_deq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3254,"fifo_1_io_deq_bits_fp", false,-1);
    tracep->declBus(c+3255,"fifo_1_io_deq_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3256,"fifo_1_io_deq_bits_simt_stack", false,-1);
    tracep->declBit(c+3257,"fifo_1_io_deq_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3258,"fifo_1_io_deq_bits_barrier", false,-1);
    tracep->declBus(c+3259,"fifo_1_io_deq_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3260,"fifo_1_io_deq_bits_reverse", false,-1);
    tracep->declBus(c+3168,"fifo_1_io_deq_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3169,"fifo_1_io_deq_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3170,"fifo_1_io_deq_bits_isvec", false,-1);
    tracep->declBus(c+3171,"fifo_1_io_deq_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3172,"fifo_1_io_deq_bits_mask", false,-1);
    tracep->declBus(c+3261,"fifo_1_io_deq_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3262,"fifo_1_io_deq_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3263,"fifo_1_io_deq_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3173,"fifo_1_io_deq_bits_mem", false,-1);
    tracep->declBit(c+3264,"fifo_1_io_deq_bits_mul", false,-1);
    tracep->declBus(c+3265,"fifo_1_io_deq_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3266,"fifo_1_io_deq_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3174,"fifo_1_io_deq_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3175,"fifo_1_io_deq_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3176,"fifo_1_io_deq_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3177,"fifo_1_io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3178,"fifo_1_io_deq_bits_wfd", false,-1);
    tracep->declBit(c+3267,"fifo_1_io_deq_bits_fence", false,-1);
    tracep->declBit(c+3268,"fifo_1_io_deq_bits_sfu", false,-1);
    tracep->declBit(c+3269,"fifo_1_io_deq_bits_readmask", false,-1);
    tracep->declBit(c+3270,"fifo_1_io_deq_bits_writemask", false,-1);
    tracep->declBit(c+3179,"fifo_1_io_deq_bits_wxd", false,-1);
    tracep->declBus(c+3271,"fifo_1_io_deq_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3272,"fifo_1_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3273,"fifo_1_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4518,"fifo_1_io_flush", false,-1);
    tracep->declBit(c+52617,"fifo_2_clock", false,-1);
    tracep->declBit(c+52618,"fifo_2_reset", false,-1);
    tracep->declBit(c+2828,"fifo_2_io_enq_ready", false,-1);
    tracep->declBit(c+4519,"fifo_2_io_enq_valid", false,-1);
    tracep->declBus(c+1521,"fifo_2_io_enq_bits_inst", false,-1, 31,0);
    tracep->declBus(c+1522,"fifo_2_io_enq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2834,"fifo_2_io_enq_bits_fp", false,-1);
    tracep->declBus(c+2835,"fifo_2_io_enq_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2836,"fifo_2_io_enq_bits_simt_stack", false,-1);
    tracep->declBit(c+2837,"fifo_2_io_enq_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2838,"fifo_2_io_enq_bits_barrier", false,-1);
    tracep->declBus(c+2839,"fifo_2_io_enq_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2840,"fifo_2_io_enq_bits_reverse", false,-1);
    tracep->declBus(c+2841,"fifo_2_io_enq_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2842,"fifo_2_io_enq_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2843,"fifo_2_io_enq_bits_isvec", false,-1);
    tracep->declBus(c+2844,"fifo_2_io_enq_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2845,"fifo_2_io_enq_bits_mask", false,-1);
    tracep->declBus(c+2846,"fifo_2_io_enq_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2847,"fifo_2_io_enq_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2848,"fifo_2_io_enq_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2849,"fifo_2_io_enq_bits_mem", false,-1);
    tracep->declBit(c+2850,"fifo_2_io_enq_bits_mul", false,-1);
    tracep->declBus(c+2851,"fifo_2_io_enq_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2852,"fifo_2_io_enq_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2853,"fifo_2_io_enq_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2854,"fifo_2_io_enq_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2855,"fifo_2_io_enq_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2856,"fifo_2_io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2857,"fifo_2_io_enq_bits_wfd", false,-1);
    tracep->declBit(c+2858,"fifo_2_io_enq_bits_fence", false,-1);
    tracep->declBit(c+2859,"fifo_2_io_enq_bits_sfu", false,-1);
    tracep->declBit(c+2860,"fifo_2_io_enq_bits_readmask", false,-1);
    tracep->declBit(c+2861,"fifo_2_io_enq_bits_writemask", false,-1);
    tracep->declBit(c+2862,"fifo_2_io_enq_bits_wxd", false,-1);
    tracep->declBus(c+1520,"fifo_2_io_enq_bits_pc", false,-1, 31,0);
    tracep->declBus(c+1520,"fifo_2_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+1521,"fifo_2_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3274,"fifo_2_io_deq_ready", false,-1);
    tracep->declBit(c+3275,"fifo_2_io_deq_valid", false,-1);
    tracep->declBus(c+3276,"fifo_2_io_deq_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3277,"fifo_2_io_deq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3278,"fifo_2_io_deq_bits_fp", false,-1);
    tracep->declBus(c+3279,"fifo_2_io_deq_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3280,"fifo_2_io_deq_bits_simt_stack", false,-1);
    tracep->declBit(c+3281,"fifo_2_io_deq_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3282,"fifo_2_io_deq_bits_barrier", false,-1);
    tracep->declBus(c+3283,"fifo_2_io_deq_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3284,"fifo_2_io_deq_bits_reverse", false,-1);
    tracep->declBus(c+3188,"fifo_2_io_deq_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3189,"fifo_2_io_deq_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3190,"fifo_2_io_deq_bits_isvec", false,-1);
    tracep->declBus(c+3191,"fifo_2_io_deq_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3192,"fifo_2_io_deq_bits_mask", false,-1);
    tracep->declBus(c+3285,"fifo_2_io_deq_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3286,"fifo_2_io_deq_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3287,"fifo_2_io_deq_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3193,"fifo_2_io_deq_bits_mem", false,-1);
    tracep->declBit(c+3288,"fifo_2_io_deq_bits_mul", false,-1);
    tracep->declBus(c+3289,"fifo_2_io_deq_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3290,"fifo_2_io_deq_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3194,"fifo_2_io_deq_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3195,"fifo_2_io_deq_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3196,"fifo_2_io_deq_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3197,"fifo_2_io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3198,"fifo_2_io_deq_bits_wfd", false,-1);
    tracep->declBit(c+3291,"fifo_2_io_deq_bits_fence", false,-1);
    tracep->declBit(c+3292,"fifo_2_io_deq_bits_sfu", false,-1);
    tracep->declBit(c+3293,"fifo_2_io_deq_bits_readmask", false,-1);
    tracep->declBit(c+3294,"fifo_2_io_deq_bits_writemask", false,-1);
    tracep->declBit(c+3199,"fifo_2_io_deq_bits_wxd", false,-1);
    tracep->declBus(c+3295,"fifo_2_io_deq_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3296,"fifo_2_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3297,"fifo_2_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4520,"fifo_2_io_flush", false,-1);
    tracep->declBit(c+52617,"fifo_3_clock", false,-1);
    tracep->declBit(c+52618,"fifo_3_reset", false,-1);
    tracep->declBit(c+2829,"fifo_3_io_enq_ready", false,-1);
    tracep->declBit(c+4521,"fifo_3_io_enq_valid", false,-1);
    tracep->declBus(c+1521,"fifo_3_io_enq_bits_inst", false,-1, 31,0);
    tracep->declBus(c+1522,"fifo_3_io_enq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2834,"fifo_3_io_enq_bits_fp", false,-1);
    tracep->declBus(c+2835,"fifo_3_io_enq_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2836,"fifo_3_io_enq_bits_simt_stack", false,-1);
    tracep->declBit(c+2837,"fifo_3_io_enq_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2838,"fifo_3_io_enq_bits_barrier", false,-1);
    tracep->declBus(c+2839,"fifo_3_io_enq_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2840,"fifo_3_io_enq_bits_reverse", false,-1);
    tracep->declBus(c+2841,"fifo_3_io_enq_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2842,"fifo_3_io_enq_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2843,"fifo_3_io_enq_bits_isvec", false,-1);
    tracep->declBus(c+2844,"fifo_3_io_enq_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2845,"fifo_3_io_enq_bits_mask", false,-1);
    tracep->declBus(c+2846,"fifo_3_io_enq_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2847,"fifo_3_io_enq_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2848,"fifo_3_io_enq_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2849,"fifo_3_io_enq_bits_mem", false,-1);
    tracep->declBit(c+2850,"fifo_3_io_enq_bits_mul", false,-1);
    tracep->declBus(c+2851,"fifo_3_io_enq_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2852,"fifo_3_io_enq_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2853,"fifo_3_io_enq_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2854,"fifo_3_io_enq_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2855,"fifo_3_io_enq_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2856,"fifo_3_io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2857,"fifo_3_io_enq_bits_wfd", false,-1);
    tracep->declBit(c+2858,"fifo_3_io_enq_bits_fence", false,-1);
    tracep->declBit(c+2859,"fifo_3_io_enq_bits_sfu", false,-1);
    tracep->declBit(c+2860,"fifo_3_io_enq_bits_readmask", false,-1);
    tracep->declBit(c+2861,"fifo_3_io_enq_bits_writemask", false,-1);
    tracep->declBit(c+2862,"fifo_3_io_enq_bits_wxd", false,-1);
    tracep->declBus(c+1520,"fifo_3_io_enq_bits_pc", false,-1, 31,0);
    tracep->declBus(c+1520,"fifo_3_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+1521,"fifo_3_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3298,"fifo_3_io_deq_ready", false,-1);
    tracep->declBit(c+3299,"fifo_3_io_deq_valid", false,-1);
    tracep->declBus(c+3300,"fifo_3_io_deq_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3301,"fifo_3_io_deq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3302,"fifo_3_io_deq_bits_fp", false,-1);
    tracep->declBus(c+3303,"fifo_3_io_deq_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3304,"fifo_3_io_deq_bits_simt_stack", false,-1);
    tracep->declBit(c+3305,"fifo_3_io_deq_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3306,"fifo_3_io_deq_bits_barrier", false,-1);
    tracep->declBus(c+3307,"fifo_3_io_deq_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3308,"fifo_3_io_deq_bits_reverse", false,-1);
    tracep->declBus(c+3206,"fifo_3_io_deq_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3207,"fifo_3_io_deq_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3208,"fifo_3_io_deq_bits_isvec", false,-1);
    tracep->declBus(c+3209,"fifo_3_io_deq_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3210,"fifo_3_io_deq_bits_mask", false,-1);
    tracep->declBus(c+3309,"fifo_3_io_deq_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3310,"fifo_3_io_deq_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3311,"fifo_3_io_deq_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3211,"fifo_3_io_deq_bits_mem", false,-1);
    tracep->declBit(c+3312,"fifo_3_io_deq_bits_mul", false,-1);
    tracep->declBus(c+3313,"fifo_3_io_deq_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3314,"fifo_3_io_deq_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3212,"fifo_3_io_deq_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3213,"fifo_3_io_deq_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3214,"fifo_3_io_deq_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3215,"fifo_3_io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3216,"fifo_3_io_deq_bits_wfd", false,-1);
    tracep->declBit(c+3315,"fifo_3_io_deq_bits_fence", false,-1);
    tracep->declBit(c+3316,"fifo_3_io_deq_bits_sfu", false,-1);
    tracep->declBit(c+3317,"fifo_3_io_deq_bits_readmask", false,-1);
    tracep->declBit(c+3318,"fifo_3_io_deq_bits_writemask", false,-1);
    tracep->declBit(c+3217,"fifo_3_io_deq_bits_wxd", false,-1);
    tracep->declBus(c+3319,"fifo_3_io_deq_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3320,"fifo_3_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3321,"fifo_3_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4522,"fifo_3_io_flush", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ibuffer2issue ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+3322,"io_in_0_ready", false,-1);
    tracep->declBit(c+3323,"io_in_0_valid", false,-1);
    tracep->declBus(c+3228,"io_in_0_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3229,"io_in_0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3230,"io_in_0_bits_fp", false,-1);
    tracep->declBus(c+3231,"io_in_0_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3232,"io_in_0_bits_simt_stack", false,-1);
    tracep->declBit(c+3233,"io_in_0_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3234,"io_in_0_bits_barrier", false,-1);
    tracep->declBus(c+3235,"io_in_0_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3236,"io_in_0_bits_reverse", false,-1);
    tracep->declBus(c+3147,"io_in_0_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3148,"io_in_0_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3149,"io_in_0_bits_isvec", false,-1);
    tracep->declBus(c+3150,"io_in_0_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3151,"io_in_0_bits_mask", false,-1);
    tracep->declBus(c+3237,"io_in_0_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3238,"io_in_0_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3239,"io_in_0_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3152,"io_in_0_bits_mem", false,-1);
    tracep->declBit(c+3240,"io_in_0_bits_mul", false,-1);
    tracep->declBus(c+3241,"io_in_0_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3242,"io_in_0_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3153,"io_in_0_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3154,"io_in_0_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3155,"io_in_0_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3156,"io_in_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3157,"io_in_0_bits_wfd", false,-1);
    tracep->declBit(c+3243,"io_in_0_bits_fence", false,-1);
    tracep->declBit(c+3244,"io_in_0_bits_sfu", false,-1);
    tracep->declBit(c+3245,"io_in_0_bits_readmask", false,-1);
    tracep->declBit(c+3246,"io_in_0_bits_writemask", false,-1);
    tracep->declBit(c+3158,"io_in_0_bits_wxd", false,-1);
    tracep->declBus(c+3247,"io_in_0_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3248,"io_in_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3249,"io_in_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3324,"io_in_1_ready", false,-1);
    tracep->declBit(c+3325,"io_in_1_valid", false,-1);
    tracep->declBus(c+3252,"io_in_1_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3253,"io_in_1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3254,"io_in_1_bits_fp", false,-1);
    tracep->declBus(c+3255,"io_in_1_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3256,"io_in_1_bits_simt_stack", false,-1);
    tracep->declBit(c+3257,"io_in_1_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3258,"io_in_1_bits_barrier", false,-1);
    tracep->declBus(c+3259,"io_in_1_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3260,"io_in_1_bits_reverse", false,-1);
    tracep->declBus(c+3168,"io_in_1_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3169,"io_in_1_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3170,"io_in_1_bits_isvec", false,-1);
    tracep->declBus(c+3171,"io_in_1_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3172,"io_in_1_bits_mask", false,-1);
    tracep->declBus(c+3261,"io_in_1_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3262,"io_in_1_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3263,"io_in_1_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3173,"io_in_1_bits_mem", false,-1);
    tracep->declBit(c+3264,"io_in_1_bits_mul", false,-1);
    tracep->declBus(c+3265,"io_in_1_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3266,"io_in_1_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3174,"io_in_1_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3175,"io_in_1_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3176,"io_in_1_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3177,"io_in_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3178,"io_in_1_bits_wfd", false,-1);
    tracep->declBit(c+3267,"io_in_1_bits_fence", false,-1);
    tracep->declBit(c+3268,"io_in_1_bits_sfu", false,-1);
    tracep->declBit(c+3269,"io_in_1_bits_readmask", false,-1);
    tracep->declBit(c+3270,"io_in_1_bits_writemask", false,-1);
    tracep->declBit(c+3179,"io_in_1_bits_wxd", false,-1);
    tracep->declBus(c+3271,"io_in_1_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3272,"io_in_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3273,"io_in_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3326,"io_in_2_ready", false,-1);
    tracep->declBit(c+3327,"io_in_2_valid", false,-1);
    tracep->declBus(c+3276,"io_in_2_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3277,"io_in_2_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3278,"io_in_2_bits_fp", false,-1);
    tracep->declBus(c+3279,"io_in_2_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3280,"io_in_2_bits_simt_stack", false,-1);
    tracep->declBit(c+3281,"io_in_2_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3282,"io_in_2_bits_barrier", false,-1);
    tracep->declBus(c+3283,"io_in_2_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3284,"io_in_2_bits_reverse", false,-1);
    tracep->declBus(c+3188,"io_in_2_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3189,"io_in_2_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3190,"io_in_2_bits_isvec", false,-1);
    tracep->declBus(c+3191,"io_in_2_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3192,"io_in_2_bits_mask", false,-1);
    tracep->declBus(c+3285,"io_in_2_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3286,"io_in_2_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3287,"io_in_2_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3193,"io_in_2_bits_mem", false,-1);
    tracep->declBit(c+3288,"io_in_2_bits_mul", false,-1);
    tracep->declBus(c+3289,"io_in_2_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3290,"io_in_2_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3194,"io_in_2_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3195,"io_in_2_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3196,"io_in_2_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3197,"io_in_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3198,"io_in_2_bits_wfd", false,-1);
    tracep->declBit(c+3291,"io_in_2_bits_fence", false,-1);
    tracep->declBit(c+3292,"io_in_2_bits_sfu", false,-1);
    tracep->declBit(c+3293,"io_in_2_bits_readmask", false,-1);
    tracep->declBit(c+3294,"io_in_2_bits_writemask", false,-1);
    tracep->declBit(c+3199,"io_in_2_bits_wxd", false,-1);
    tracep->declBus(c+3295,"io_in_2_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3296,"io_in_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3297,"io_in_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3328,"io_in_3_ready", false,-1);
    tracep->declBit(c+3329,"io_in_3_valid", false,-1);
    tracep->declBus(c+3300,"io_in_3_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3301,"io_in_3_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3302,"io_in_3_bits_fp", false,-1);
    tracep->declBus(c+3303,"io_in_3_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3304,"io_in_3_bits_simt_stack", false,-1);
    tracep->declBit(c+3305,"io_in_3_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3306,"io_in_3_bits_barrier", false,-1);
    tracep->declBus(c+3307,"io_in_3_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3308,"io_in_3_bits_reverse", false,-1);
    tracep->declBus(c+3206,"io_in_3_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3207,"io_in_3_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3208,"io_in_3_bits_isvec", false,-1);
    tracep->declBus(c+3209,"io_in_3_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3210,"io_in_3_bits_mask", false,-1);
    tracep->declBus(c+3309,"io_in_3_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3310,"io_in_3_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3311,"io_in_3_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3211,"io_in_3_bits_mem", false,-1);
    tracep->declBit(c+3312,"io_in_3_bits_mul", false,-1);
    tracep->declBus(c+3313,"io_in_3_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3314,"io_in_3_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3212,"io_in_3_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3213,"io_in_3_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3214,"io_in_3_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3215,"io_in_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3216,"io_in_3_bits_wfd", false,-1);
    tracep->declBit(c+3315,"io_in_3_bits_fence", false,-1);
    tracep->declBit(c+3316,"io_in_3_bits_sfu", false,-1);
    tracep->declBit(c+3317,"io_in_3_bits_readmask", false,-1);
    tracep->declBit(c+3318,"io_in_3_bits_writemask", false,-1);
    tracep->declBit(c+3217,"io_in_3_bits_wxd", false,-1);
    tracep->declBus(c+3319,"io_in_3_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3320,"io_in_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3321,"io_in_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2863,"io_out_ready", false,-1);
    tracep->declBit(c+2864,"io_out_valid", false,-1);
    tracep->declBus(c+2865,"io_out_bits_inst", false,-1, 31,0);
    tracep->declBus(c+2866,"io_out_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2867,"io_out_bits_fp", false,-1);
    tracep->declBus(c+2868,"io_out_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2869,"io_out_bits_simt_stack", false,-1);
    tracep->declBit(c+2870,"io_out_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2871,"io_out_bits_barrier", false,-1);
    tracep->declBus(c+2872,"io_out_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2873,"io_out_bits_reverse", false,-1);
    tracep->declBus(c+2874,"io_out_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2875,"io_out_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2876,"io_out_bits_isvec", false,-1);
    tracep->declBus(c+2877,"io_out_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2878,"io_out_bits_mask", false,-1);
    tracep->declBus(c+2879,"io_out_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2880,"io_out_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2881,"io_out_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2882,"io_out_bits_mem", false,-1);
    tracep->declBit(c+2883,"io_out_bits_mul", false,-1);
    tracep->declBus(c+2884,"io_out_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2885,"io_out_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2886,"io_out_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2887,"io_out_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2888,"io_out_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2889,"io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"io_out_bits_wfd", false,-1);
    tracep->declBit(c+3159,"io_out_bits_fence", false,-1);
    tracep->declBit(c+2891,"io_out_bits_sfu", false,-1);
    tracep->declBit(c+2892,"io_out_bits_readmask", false,-1);
    tracep->declBit(c+2893,"io_out_bits_writemask", false,-1);
    tracep->declBit(c+2894,"io_out_bits_wxd", false,-1);
    tracep->declBus(c+2895,"io_out_bits_pc", false,-1, 31,0);
    tracep->declBus(c+2896,"io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2897,"io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"rrarbit_clock", false,-1);
    tracep->declBit(c+3322,"rrarbit_io_in_0_ready", false,-1);
    tracep->declBit(c+3323,"rrarbit_io_in_0_valid", false,-1);
    tracep->declBus(c+3228,"rrarbit_io_in_0_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3229,"rrarbit_io_in_0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3230,"rrarbit_io_in_0_bits_fp", false,-1);
    tracep->declBus(c+3231,"rrarbit_io_in_0_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3232,"rrarbit_io_in_0_bits_simt_stack", false,-1);
    tracep->declBit(c+3233,"rrarbit_io_in_0_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3234,"rrarbit_io_in_0_bits_barrier", false,-1);
    tracep->declBus(c+3235,"rrarbit_io_in_0_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3236,"rrarbit_io_in_0_bits_reverse", false,-1);
    tracep->declBus(c+3147,"rrarbit_io_in_0_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3148,"rrarbit_io_in_0_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3149,"rrarbit_io_in_0_bits_isvec", false,-1);
    tracep->declBus(c+3150,"rrarbit_io_in_0_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3151,"rrarbit_io_in_0_bits_mask", false,-1);
    tracep->declBus(c+3237,"rrarbit_io_in_0_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3238,"rrarbit_io_in_0_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3239,"rrarbit_io_in_0_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3152,"rrarbit_io_in_0_bits_mem", false,-1);
    tracep->declBit(c+3240,"rrarbit_io_in_0_bits_mul", false,-1);
    tracep->declBus(c+3241,"rrarbit_io_in_0_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3242,"rrarbit_io_in_0_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3153,"rrarbit_io_in_0_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3154,"rrarbit_io_in_0_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3155,"rrarbit_io_in_0_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3156,"rrarbit_io_in_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3157,"rrarbit_io_in_0_bits_wfd", false,-1);
    tracep->declBit(c+3243,"rrarbit_io_in_0_bits_fence", false,-1);
    tracep->declBit(c+3244,"rrarbit_io_in_0_bits_sfu", false,-1);
    tracep->declBit(c+3245,"rrarbit_io_in_0_bits_readmask", false,-1);
    tracep->declBit(c+3246,"rrarbit_io_in_0_bits_writemask", false,-1);
    tracep->declBit(c+3158,"rrarbit_io_in_0_bits_wxd", false,-1);
    tracep->declBus(c+3247,"rrarbit_io_in_0_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3248,"rrarbit_io_in_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3249,"rrarbit_io_in_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3324,"rrarbit_io_in_1_ready", false,-1);
    tracep->declBit(c+3325,"rrarbit_io_in_1_valid", false,-1);
    tracep->declBus(c+3252,"rrarbit_io_in_1_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3253,"rrarbit_io_in_1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3254,"rrarbit_io_in_1_bits_fp", false,-1);
    tracep->declBus(c+3255,"rrarbit_io_in_1_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3256,"rrarbit_io_in_1_bits_simt_stack", false,-1);
    tracep->declBit(c+3257,"rrarbit_io_in_1_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3258,"rrarbit_io_in_1_bits_barrier", false,-1);
    tracep->declBus(c+3259,"rrarbit_io_in_1_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3260,"rrarbit_io_in_1_bits_reverse", false,-1);
    tracep->declBus(c+3168,"rrarbit_io_in_1_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3169,"rrarbit_io_in_1_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3170,"rrarbit_io_in_1_bits_isvec", false,-1);
    tracep->declBus(c+3171,"rrarbit_io_in_1_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3172,"rrarbit_io_in_1_bits_mask", false,-1);
    tracep->declBus(c+3261,"rrarbit_io_in_1_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3262,"rrarbit_io_in_1_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3263,"rrarbit_io_in_1_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3173,"rrarbit_io_in_1_bits_mem", false,-1);
    tracep->declBit(c+3264,"rrarbit_io_in_1_bits_mul", false,-1);
    tracep->declBus(c+3265,"rrarbit_io_in_1_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3266,"rrarbit_io_in_1_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3174,"rrarbit_io_in_1_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3175,"rrarbit_io_in_1_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3176,"rrarbit_io_in_1_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3177,"rrarbit_io_in_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3178,"rrarbit_io_in_1_bits_wfd", false,-1);
    tracep->declBit(c+3267,"rrarbit_io_in_1_bits_fence", false,-1);
    tracep->declBit(c+3268,"rrarbit_io_in_1_bits_sfu", false,-1);
    tracep->declBit(c+3269,"rrarbit_io_in_1_bits_readmask", false,-1);
    tracep->declBit(c+3270,"rrarbit_io_in_1_bits_writemask", false,-1);
    tracep->declBit(c+3179,"rrarbit_io_in_1_bits_wxd", false,-1);
    tracep->declBus(c+3271,"rrarbit_io_in_1_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3272,"rrarbit_io_in_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3273,"rrarbit_io_in_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3326,"rrarbit_io_in_2_ready", false,-1);
    tracep->declBit(c+3327,"rrarbit_io_in_2_valid", false,-1);
    tracep->declBus(c+3276,"rrarbit_io_in_2_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3277,"rrarbit_io_in_2_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3278,"rrarbit_io_in_2_bits_fp", false,-1);
    tracep->declBus(c+3279,"rrarbit_io_in_2_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3280,"rrarbit_io_in_2_bits_simt_stack", false,-1);
    tracep->declBit(c+3281,"rrarbit_io_in_2_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3282,"rrarbit_io_in_2_bits_barrier", false,-1);
    tracep->declBus(c+3283,"rrarbit_io_in_2_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3284,"rrarbit_io_in_2_bits_reverse", false,-1);
    tracep->declBus(c+3188,"rrarbit_io_in_2_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3189,"rrarbit_io_in_2_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3190,"rrarbit_io_in_2_bits_isvec", false,-1);
    tracep->declBus(c+3191,"rrarbit_io_in_2_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3192,"rrarbit_io_in_2_bits_mask", false,-1);
    tracep->declBus(c+3285,"rrarbit_io_in_2_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3286,"rrarbit_io_in_2_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3287,"rrarbit_io_in_2_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3193,"rrarbit_io_in_2_bits_mem", false,-1);
    tracep->declBit(c+3288,"rrarbit_io_in_2_bits_mul", false,-1);
    tracep->declBus(c+3289,"rrarbit_io_in_2_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3290,"rrarbit_io_in_2_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3194,"rrarbit_io_in_2_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3195,"rrarbit_io_in_2_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3196,"rrarbit_io_in_2_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3197,"rrarbit_io_in_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3198,"rrarbit_io_in_2_bits_wfd", false,-1);
    tracep->declBit(c+3291,"rrarbit_io_in_2_bits_fence", false,-1);
    tracep->declBit(c+3292,"rrarbit_io_in_2_bits_sfu", false,-1);
    tracep->declBit(c+3293,"rrarbit_io_in_2_bits_readmask", false,-1);
    tracep->declBit(c+3294,"rrarbit_io_in_2_bits_writemask", false,-1);
    tracep->declBit(c+3199,"rrarbit_io_in_2_bits_wxd", false,-1);
    tracep->declBus(c+3295,"rrarbit_io_in_2_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3296,"rrarbit_io_in_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3297,"rrarbit_io_in_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3328,"rrarbit_io_in_3_ready", false,-1);
    tracep->declBit(c+3329,"rrarbit_io_in_3_valid", false,-1);
    tracep->declBus(c+3300,"rrarbit_io_in_3_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3301,"rrarbit_io_in_3_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3302,"rrarbit_io_in_3_bits_fp", false,-1);
    tracep->declBus(c+3303,"rrarbit_io_in_3_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3304,"rrarbit_io_in_3_bits_simt_stack", false,-1);
    tracep->declBit(c+3305,"rrarbit_io_in_3_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3306,"rrarbit_io_in_3_bits_barrier", false,-1);
    tracep->declBus(c+3307,"rrarbit_io_in_3_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3308,"rrarbit_io_in_3_bits_reverse", false,-1);
    tracep->declBus(c+3206,"rrarbit_io_in_3_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3207,"rrarbit_io_in_3_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3208,"rrarbit_io_in_3_bits_isvec", false,-1);
    tracep->declBus(c+3209,"rrarbit_io_in_3_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3210,"rrarbit_io_in_3_bits_mask", false,-1);
    tracep->declBus(c+3309,"rrarbit_io_in_3_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3310,"rrarbit_io_in_3_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3311,"rrarbit_io_in_3_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3211,"rrarbit_io_in_3_bits_mem", false,-1);
    tracep->declBit(c+3312,"rrarbit_io_in_3_bits_mul", false,-1);
    tracep->declBus(c+3313,"rrarbit_io_in_3_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3314,"rrarbit_io_in_3_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3212,"rrarbit_io_in_3_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3213,"rrarbit_io_in_3_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3214,"rrarbit_io_in_3_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3215,"rrarbit_io_in_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3216,"rrarbit_io_in_3_bits_wfd", false,-1);
    tracep->declBit(c+3315,"rrarbit_io_in_3_bits_fence", false,-1);
    tracep->declBit(c+3316,"rrarbit_io_in_3_bits_sfu", false,-1);
    tracep->declBit(c+3317,"rrarbit_io_in_3_bits_readmask", false,-1);
    tracep->declBit(c+3318,"rrarbit_io_in_3_bits_writemask", false,-1);
    tracep->declBit(c+3217,"rrarbit_io_in_3_bits_wxd", false,-1);
    tracep->declBus(c+3319,"rrarbit_io_in_3_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3320,"rrarbit_io_in_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3321,"rrarbit_io_in_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2863,"rrarbit_io_out_ready", false,-1);
    tracep->declBit(c+2864,"rrarbit_io_out_valid", false,-1);
    tracep->declBus(c+2865,"rrarbit_io_out_bits_inst", false,-1, 31,0);
    tracep->declBus(c+2866,"rrarbit_io_out_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2867,"rrarbit_io_out_bits_fp", false,-1);
    tracep->declBus(c+2868,"rrarbit_io_out_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2869,"rrarbit_io_out_bits_simt_stack", false,-1);
    tracep->declBit(c+2870,"rrarbit_io_out_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2871,"rrarbit_io_out_bits_barrier", false,-1);
    tracep->declBus(c+2872,"rrarbit_io_out_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2873,"rrarbit_io_out_bits_reverse", false,-1);
    tracep->declBus(c+2874,"rrarbit_io_out_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2875,"rrarbit_io_out_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2876,"rrarbit_io_out_bits_isvec", false,-1);
    tracep->declBus(c+2877,"rrarbit_io_out_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2878,"rrarbit_io_out_bits_mask", false,-1);
    tracep->declBus(c+2879,"rrarbit_io_out_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2880,"rrarbit_io_out_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2881,"rrarbit_io_out_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2882,"rrarbit_io_out_bits_mem", false,-1);
    tracep->declBit(c+2883,"rrarbit_io_out_bits_mul", false,-1);
    tracep->declBus(c+2884,"rrarbit_io_out_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2885,"rrarbit_io_out_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2886,"rrarbit_io_out_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2887,"rrarbit_io_out_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2888,"rrarbit_io_out_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2889,"rrarbit_io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"rrarbit_io_out_bits_wfd", false,-1);
    tracep->declBit(c+3159,"rrarbit_io_out_bits_fence", false,-1);
    tracep->declBit(c+2891,"rrarbit_io_out_bits_sfu", false,-1);
    tracep->declBit(c+2892,"rrarbit_io_out_bits_readmask", false,-1);
    tracep->declBit(c+2893,"rrarbit_io_out_bits_writemask", false,-1);
    tracep->declBit(c+2894,"rrarbit_io_out_bits_wxd", false,-1);
    tracep->declBus(c+2895,"rrarbit_io_out_bits_pc", false,-1, 31,0);
    tracep->declBus(c+2896,"rrarbit_io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2897,"rrarbit_io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+4523,"rrarbit_io_chosen", false,-1, 1,0);
    tracep->pushNamePrefix("rrarbit ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+3322,"io_in_0_ready", false,-1);
    tracep->declBit(c+3323,"io_in_0_valid", false,-1);
    tracep->declBus(c+3228,"io_in_0_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3229,"io_in_0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3230,"io_in_0_bits_fp", false,-1);
    tracep->declBus(c+3231,"io_in_0_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3232,"io_in_0_bits_simt_stack", false,-1);
    tracep->declBit(c+3233,"io_in_0_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3234,"io_in_0_bits_barrier", false,-1);
    tracep->declBus(c+3235,"io_in_0_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3236,"io_in_0_bits_reverse", false,-1);
    tracep->declBus(c+3147,"io_in_0_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3148,"io_in_0_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3149,"io_in_0_bits_isvec", false,-1);
    tracep->declBus(c+3150,"io_in_0_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3151,"io_in_0_bits_mask", false,-1);
    tracep->declBus(c+3237,"io_in_0_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3238,"io_in_0_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3239,"io_in_0_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3152,"io_in_0_bits_mem", false,-1);
    tracep->declBit(c+3240,"io_in_0_bits_mul", false,-1);
    tracep->declBus(c+3241,"io_in_0_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3242,"io_in_0_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3153,"io_in_0_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3154,"io_in_0_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3155,"io_in_0_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3156,"io_in_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3157,"io_in_0_bits_wfd", false,-1);
    tracep->declBit(c+3243,"io_in_0_bits_fence", false,-1);
    tracep->declBit(c+3244,"io_in_0_bits_sfu", false,-1);
    tracep->declBit(c+3245,"io_in_0_bits_readmask", false,-1);
    tracep->declBit(c+3246,"io_in_0_bits_writemask", false,-1);
    tracep->declBit(c+3158,"io_in_0_bits_wxd", false,-1);
    tracep->declBus(c+3247,"io_in_0_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3248,"io_in_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3249,"io_in_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3324,"io_in_1_ready", false,-1);
    tracep->declBit(c+3325,"io_in_1_valid", false,-1);
    tracep->declBus(c+3252,"io_in_1_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3253,"io_in_1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3254,"io_in_1_bits_fp", false,-1);
    tracep->declBus(c+3255,"io_in_1_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3256,"io_in_1_bits_simt_stack", false,-1);
    tracep->declBit(c+3257,"io_in_1_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3258,"io_in_1_bits_barrier", false,-1);
    tracep->declBus(c+3259,"io_in_1_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3260,"io_in_1_bits_reverse", false,-1);
    tracep->declBus(c+3168,"io_in_1_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3169,"io_in_1_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3170,"io_in_1_bits_isvec", false,-1);
    tracep->declBus(c+3171,"io_in_1_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3172,"io_in_1_bits_mask", false,-1);
    tracep->declBus(c+3261,"io_in_1_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3262,"io_in_1_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3263,"io_in_1_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3173,"io_in_1_bits_mem", false,-1);
    tracep->declBit(c+3264,"io_in_1_bits_mul", false,-1);
    tracep->declBus(c+3265,"io_in_1_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3266,"io_in_1_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3174,"io_in_1_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3175,"io_in_1_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3176,"io_in_1_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3177,"io_in_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3178,"io_in_1_bits_wfd", false,-1);
    tracep->declBit(c+3267,"io_in_1_bits_fence", false,-1);
    tracep->declBit(c+3268,"io_in_1_bits_sfu", false,-1);
    tracep->declBit(c+3269,"io_in_1_bits_readmask", false,-1);
    tracep->declBit(c+3270,"io_in_1_bits_writemask", false,-1);
    tracep->declBit(c+3179,"io_in_1_bits_wxd", false,-1);
    tracep->declBus(c+3271,"io_in_1_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3272,"io_in_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3273,"io_in_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3326,"io_in_2_ready", false,-1);
    tracep->declBit(c+3327,"io_in_2_valid", false,-1);
    tracep->declBus(c+3276,"io_in_2_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3277,"io_in_2_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3278,"io_in_2_bits_fp", false,-1);
    tracep->declBus(c+3279,"io_in_2_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3280,"io_in_2_bits_simt_stack", false,-1);
    tracep->declBit(c+3281,"io_in_2_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3282,"io_in_2_bits_barrier", false,-1);
    tracep->declBus(c+3283,"io_in_2_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3284,"io_in_2_bits_reverse", false,-1);
    tracep->declBus(c+3188,"io_in_2_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3189,"io_in_2_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3190,"io_in_2_bits_isvec", false,-1);
    tracep->declBus(c+3191,"io_in_2_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3192,"io_in_2_bits_mask", false,-1);
    tracep->declBus(c+3285,"io_in_2_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3286,"io_in_2_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3287,"io_in_2_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3193,"io_in_2_bits_mem", false,-1);
    tracep->declBit(c+3288,"io_in_2_bits_mul", false,-1);
    tracep->declBus(c+3289,"io_in_2_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3290,"io_in_2_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3194,"io_in_2_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3195,"io_in_2_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3196,"io_in_2_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3197,"io_in_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3198,"io_in_2_bits_wfd", false,-1);
    tracep->declBit(c+3291,"io_in_2_bits_fence", false,-1);
    tracep->declBit(c+3292,"io_in_2_bits_sfu", false,-1);
    tracep->declBit(c+3293,"io_in_2_bits_readmask", false,-1);
    tracep->declBit(c+3294,"io_in_2_bits_writemask", false,-1);
    tracep->declBit(c+3199,"io_in_2_bits_wxd", false,-1);
    tracep->declBus(c+3295,"io_in_2_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3296,"io_in_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3297,"io_in_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3328,"io_in_3_ready", false,-1);
    tracep->declBit(c+3329,"io_in_3_valid", false,-1);
    tracep->declBus(c+3300,"io_in_3_bits_inst", false,-1, 31,0);
    tracep->declBus(c+3301,"io_in_3_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3302,"io_in_3_bits_fp", false,-1);
    tracep->declBus(c+3303,"io_in_3_bits_branch", false,-1, 1,0);
    tracep->declBit(c+3304,"io_in_3_bits_simt_stack", false,-1);
    tracep->declBit(c+3305,"io_in_3_bits_simt_stack_op", false,-1);
    tracep->declBit(c+3306,"io_in_3_bits_barrier", false,-1);
    tracep->declBus(c+3307,"io_in_3_bits_csr", false,-1, 1,0);
    tracep->declBit(c+3308,"io_in_3_bits_reverse", false,-1);
    tracep->declBus(c+3206,"io_in_3_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+3207,"io_in_3_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+3208,"io_in_3_bits_isvec", false,-1);
    tracep->declBus(c+3209,"io_in_3_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+3210,"io_in_3_bits_mask", false,-1);
    tracep->declBus(c+3309,"io_in_3_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+3310,"io_in_3_bits_mem_unsigned", false,-1);
    tracep->declBus(c+3311,"io_in_3_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+3211,"io_in_3_bits_mem", false,-1);
    tracep->declBit(c+3312,"io_in_3_bits_mul", false,-1);
    tracep->declBus(c+3313,"io_in_3_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+3314,"io_in_3_bits_mop", false,-1, 1,0);
    tracep->declBus(c+3212,"io_in_3_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+3213,"io_in_3_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+3214,"io_in_3_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+3215,"io_in_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3216,"io_in_3_bits_wfd", false,-1);
    tracep->declBit(c+3315,"io_in_3_bits_fence", false,-1);
    tracep->declBit(c+3316,"io_in_3_bits_sfu", false,-1);
    tracep->declBit(c+3317,"io_in_3_bits_readmask", false,-1);
    tracep->declBit(c+3318,"io_in_3_bits_writemask", false,-1);
    tracep->declBit(c+3217,"io_in_3_bits_wxd", false,-1);
    tracep->declBus(c+3319,"io_in_3_bits_pc", false,-1, 31,0);
    tracep->declBus(c+3320,"io_in_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3321,"io_in_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2863,"io_out_ready", false,-1);
    tracep->declBit(c+2864,"io_out_valid", false,-1);
    tracep->declBus(c+2865,"io_out_bits_inst", false,-1, 31,0);
    tracep->declBus(c+2866,"io_out_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2867,"io_out_bits_fp", false,-1);
    tracep->declBus(c+2868,"io_out_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2869,"io_out_bits_simt_stack", false,-1);
    tracep->declBit(c+2870,"io_out_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2871,"io_out_bits_barrier", false,-1);
    tracep->declBus(c+2872,"io_out_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2873,"io_out_bits_reverse", false,-1);
    tracep->declBus(c+2874,"io_out_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2875,"io_out_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2876,"io_out_bits_isvec", false,-1);
    tracep->declBus(c+2877,"io_out_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2878,"io_out_bits_mask", false,-1);
    tracep->declBus(c+2879,"io_out_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2880,"io_out_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2881,"io_out_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2882,"io_out_bits_mem", false,-1);
    tracep->declBit(c+2883,"io_out_bits_mul", false,-1);
    tracep->declBus(c+2884,"io_out_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2885,"io_out_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2886,"io_out_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2887,"io_out_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2888,"io_out_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2889,"io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"io_out_bits_wfd", false,-1);
    tracep->declBit(c+3159,"io_out_bits_fence", false,-1);
    tracep->declBit(c+2891,"io_out_bits_sfu", false,-1);
    tracep->declBit(c+2892,"io_out_bits_readmask", false,-1);
    tracep->declBit(c+2893,"io_out_bits_writemask", false,-1);
    tracep->declBit(c+2894,"io_out_bits_wxd", false,-1);
    tracep->declBus(c+2895,"io_out_bits_pc", false,-1, 31,0);
    tracep->declBus(c+2896,"io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2897,"io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+4523,"io_chosen", false,-1, 1,0);
    tracep->declBus(c+4524,"lastGrant", false,-1, 1,0);
    tracep->declBit(c+4525,"grantMask_1", false,-1);
    tracep->declBit(c+4526,"grantMask_2", false,-1);
    tracep->declBit(c+4527,"grantMask_3", false,-1);
    tracep->declBit(c+4528,"validMask_1", false,-1);
    tracep->declBit(c+4529,"validMask_2", false,-1);
    tracep->declBit(c+4530,"validMask_3", false,-1);
    tracep->declBit(c+4531,"ctrl_2", false,-1);
    tracep->declBit(c+4532,"ctrl_3", false,-1);
    tracep->declBit(c+4533,"ctrl_4", false,-1);
    tracep->declBit(c+4534,"ctrl_5", false,-1);
    tracep->declBit(c+4535,"ctrl_6", false,-1);
    tracep->declBit(c+4536,"ctrl_7", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("issue ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+2959,"io_in_ready", false,-1);
    tracep->declBit(c+2960,"io_in_valid", false,-1);
    tracep->declBus(c+2961,"io_in_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"io_in_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"io_in_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"io_in_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"io_in_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"io_in_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"io_in_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"io_in_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+2969,"io_in_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+2970,"io_in_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+2971,"io_in_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+2972,"io_in_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+2973,"io_in_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"io_in_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"io_in_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"io_in_bits_mask_3", false,-1);
    tracep->declBus(c+2977,"io_in_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+1513,"io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2978,"io_in_bits_ctrl_fp", false,-1);
    tracep->declBus(c+2979,"io_in_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+2980,"io_in_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+2822,"io_in_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+2823,"io_in_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+2981,"io_in_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2982,"io_in_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+2983,"io_in_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+2984,"io_in_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+2985,"io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2986,"io_in_bits_ctrl_mem", false,-1);
    tracep->declBit(c+2987,"io_in_bits_ctrl_mul", false,-1);
    tracep->declBus(c+2988,"io_in_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2989,"io_in_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+2990,"io_in_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2991,"io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2993,"io_in_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+2994,"io_in_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+2995,"io_in_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+2996,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2997,"io_in_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+2998,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3000,"io_out_sALU_ready", false,-1);
    tracep->declBit(c+3001,"io_out_sALU_valid", false,-1);
    tracep->declBus(c+2961,"io_out_sALU_bits_in1", false,-1, 31,0);
    tracep->declBus(c+2965,"io_out_sALU_bits_in2", false,-1, 31,0);
    tracep->declBus(c+2969,"io_out_sALU_bits_in3", false,-1, 31,0);
    tracep->declBus(c+1513,"io_out_sALU_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+2979,"io_out_sALU_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBus(c+2985,"io_out_sALU_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"io_out_sALU_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2996,"io_out_sALU_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"io_out_sALU_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_out_sALU_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3002,"io_out_vALU_ready", false,-1);
    tracep->declBit(c+3003,"io_out_vALU_valid", false,-1);
    tracep->declBus(c+2961,"io_out_vALU_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"io_out_vALU_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"io_out_vALU_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"io_out_vALU_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"io_out_vALU_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"io_out_vALU_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"io_out_vALU_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"io_out_vALU_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+2973,"io_out_vALU_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"io_out_vALU_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"io_out_vALU_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"io_out_vALU_bits_mask_3", false,-1);
    tracep->declBus(c+1513,"io_out_vALU_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2980,"io_out_vALU_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+2982,"io_out_vALU_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+2985,"io_out_vALU_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"io_out_vALU_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"io_out_vALU_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2994,"io_out_vALU_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+2995,"io_out_vALU_bits_ctrl_writemask", false,-1);
    tracep->declBus(c+2998,"io_out_vALU_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_out_vALU_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3004,"io_out_vFPU_ready", false,-1);
    tracep->declBit(c+3005,"io_out_vFPU_valid", false,-1);
    tracep->declBus(c+2961,"io_out_vFPU_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"io_out_vFPU_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"io_out_vFPU_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"io_out_vFPU_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"io_out_vFPU_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"io_out_vFPU_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"io_out_vFPU_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"io_out_vFPU_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+2969,"io_out_vFPU_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+2970,"io_out_vFPU_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+2971,"io_out_vFPU_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+2972,"io_out_vFPU_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+2973,"io_out_vFPU_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"io_out_vFPU_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"io_out_vFPU_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"io_out_vFPU_bits_mask_3", false,-1);
    tracep->declBus(c+1513,"io_out_vFPU_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2982,"io_out_vFPU_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+2985,"io_out_vFPU_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"io_out_vFPU_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"io_out_vFPU_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2996,"io_out_vFPU_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"io_out_vFPU_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_out_vFPU_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3006,"io_out_LSU_ready", false,-1);
    tracep->declBit(c+3007,"io_out_LSU_valid", false,-1);
    tracep->declBus(c+2961,"io_out_LSU_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"io_out_LSU_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"io_out_LSU_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"io_out_LSU_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"io_out_LSU_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"io_out_LSU_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"io_out_LSU_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"io_out_LSU_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+2969,"io_out_LSU_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+2970,"io_out_LSU_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+2971,"io_out_LSU_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+2972,"io_out_LSU_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+2973,"io_out_LSU_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"io_out_LSU_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"io_out_LSU_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"io_out_LSU_bits_mask_3", false,-1);
    tracep->declBus(c+2977,"io_out_LSU_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+1513,"io_out_LSU_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2978,"io_out_LSU_bits_ctrl_fp", false,-1);
    tracep->declBus(c+2979,"io_out_LSU_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+2980,"io_out_LSU_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+2822,"io_out_LSU_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+2823,"io_out_LSU_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+2981,"io_out_LSU_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2982,"io_out_LSU_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+2983,"io_out_LSU_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+2984,"io_out_LSU_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+2985,"io_out_LSU_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2986,"io_out_LSU_bits_ctrl_mem", false,-1);
    tracep->declBit(c+2987,"io_out_LSU_bits_ctrl_mul", false,-1);
    tracep->declBus(c+2988,"io_out_LSU_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2989,"io_out_LSU_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+2990,"io_out_LSU_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2991,"io_out_LSU_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"io_out_LSU_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2993,"io_out_LSU_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+2994,"io_out_LSU_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+2995,"io_out_LSU_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+2996,"io_out_LSU_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2997,"io_out_LSU_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+2998,"io_out_LSU_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_out_LSU_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3008,"io_out_SFU_ready", false,-1);
    tracep->declBit(c+3009,"io_out_SFU_valid", false,-1);
    tracep->declBus(c+2961,"io_out_SFU_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"io_out_SFU_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"io_out_SFU_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"io_out_SFU_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"io_out_SFU_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"io_out_SFU_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"io_out_SFU_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"io_out_SFU_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+2973,"io_out_SFU_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"io_out_SFU_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"io_out_SFU_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"io_out_SFU_bits_mask_3", false,-1);
    tracep->declBus(c+1513,"io_out_SFU_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2978,"io_out_SFU_bits_ctrl_fp", false,-1);
    tracep->declBit(c+2982,"io_out_SFU_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+2983,"io_out_SFU_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+2985,"io_out_SFU_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"io_out_SFU_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"io_out_SFU_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2996,"io_out_SFU_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"io_out_SFU_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_out_SFU_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3010,"io_out_SIMT_ready", false,-1);
    tracep->declBit(c+3011,"io_out_SIMT_valid", false,-1);
    tracep->declBit(c+2822,"io_out_SIMT_bits_opcode", false,-1);
    tracep->declBus(c+1513,"io_out_SIMT_bits_wid", false,-1, 1,0);
    tracep->declBus(c+2969,"io_out_SIMT_bits_PC_branch", false,-1, 31,0);
    tracep->declBus(c+3012,"io_out_SIMT_bits_mask_init", false,-1, 3,0);
    tracep->declBus(c+2998,"io_out_SIMT_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_out_SIMT_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2820,"io_out_warpscheduler_ready", false,-1);
    tracep->declBit(c+2821,"io_out_warpscheduler_valid", false,-1);
    tracep->declBus(c+1513,"io_out_warpscheduler_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2822,"io_out_warpscheduler_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+2823,"io_out_warpscheduler_bits_ctrl_barrier", false,-1);
    tracep->declBit(c+3013,"io_out_CSR_ready", false,-1);
    tracep->declBit(c+3014,"io_out_CSR_valid", false,-1);
    tracep->declBus(c+2977,"io_out_CSR_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+1513,"io_out_CSR_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+2981,"io_out_CSR_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2983,"io_out_CSR_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+2991,"io_out_CSR_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2996,"io_out_CSR_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"io_out_CSR_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_out_CSR_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+2961,"io_out_CSR_bits_in1", false,-1, 31,0);
    tracep->declBit(c+3015,"io_out_MUL_ready", false,-1);
    tracep->declBit(c+3016,"io_out_MUL_valid", false,-1);
    tracep->declBus(c+2961,"io_out_MUL_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"io_out_MUL_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"io_out_MUL_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"io_out_MUL_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"io_out_MUL_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"io_out_MUL_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"io_out_MUL_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"io_out_MUL_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+2969,"io_out_MUL_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+2970,"io_out_MUL_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+2971,"io_out_MUL_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+2972,"io_out_MUL_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+2973,"io_out_MUL_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"io_out_MUL_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"io_out_MUL_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"io_out_MUL_bits_mask_3", false,-1);
    tracep->declBus(c+1513,"io_out_MUL_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2982,"io_out_MUL_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+2985,"io_out_MUL_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"io_out_MUL_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"io_out_MUL_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2996,"io_out_MUL_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"io_out_MUL_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_out_MUL_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3657,"io_out_SIMT_bits_mask_init_lo", false,-1, 1,0);
    tracep->declBus(c+3658,"io_out_SIMT_bits_mask_init_hi", false,-1, 1,0);
    tracep->declBit(c+4537,"beqv_ready", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("lsu ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3006,"io_lsu_req_ready", false,-1);
    tracep->declBit(c+3007,"io_lsu_req_valid", false,-1);
    tracep->declBus(c+2961,"io_lsu_req_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"io_lsu_req_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"io_lsu_req_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"io_lsu_req_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"io_lsu_req_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"io_lsu_req_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"io_lsu_req_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"io_lsu_req_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+2969,"io_lsu_req_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+2970,"io_lsu_req_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+2971,"io_lsu_req_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+2972,"io_lsu_req_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+2973,"io_lsu_req_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"io_lsu_req_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"io_lsu_req_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"io_lsu_req_bits_mask_3", false,-1);
    tracep->declBus(c+2977,"io_lsu_req_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+1513,"io_lsu_req_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2978,"io_lsu_req_bits_ctrl_fp", false,-1);
    tracep->declBus(c+2979,"io_lsu_req_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+2980,"io_lsu_req_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+2822,"io_lsu_req_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+2823,"io_lsu_req_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+2981,"io_lsu_req_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2982,"io_lsu_req_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+2983,"io_lsu_req_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+2984,"io_lsu_req_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+2985,"io_lsu_req_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2986,"io_lsu_req_bits_ctrl_mem", false,-1);
    tracep->declBit(c+2987,"io_lsu_req_bits_ctrl_mul", false,-1);
    tracep->declBus(c+2988,"io_lsu_req_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2989,"io_lsu_req_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+2990,"io_lsu_req_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2991,"io_lsu_req_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"io_lsu_req_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2993,"io_lsu_req_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+2994,"io_lsu_req_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+2995,"io_lsu_req_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+2996,"io_lsu_req_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2997,"io_lsu_req_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+2998,"io_lsu_req_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_lsu_req_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+1544,"io_dcache_rsp_ready", false,-1);
    tracep->declBit(c+1545,"io_dcache_rsp_valid", false,-1);
    tracep->declBus(c+1546,"io_dcache_rsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1547,"io_dcache_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1548,"io_dcache_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1549,"io_dcache_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1550,"io_dcache_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1551,"io_dcache_rsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+1552,"io_dcache_rsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+1553,"io_dcache_rsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+1554,"io_dcache_rsp_bits_activeMask_3", false,-1);
    tracep->declBit(c+3067,"io_lsu_rsp_ready", false,-1);
    tracep->declBit(c+3068,"io_lsu_rsp_valid", false,-1);
    tracep->declBus(c+3069,"io_lsu_rsp_bits_tag_warp_id", false,-1, 1,0);
    tracep->declBit(c+3070,"io_lsu_rsp_bits_tag_wfd", false,-1);
    tracep->declBit(c+3071,"io_lsu_rsp_bits_tag_wxd", false,-1);
    tracep->declBus(c+3072,"io_lsu_rsp_bits_tag_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3073,"io_lsu_rsp_bits_tag_mask_0", false,-1);
    tracep->declBit(c+3074,"io_lsu_rsp_bits_tag_mask_1", false,-1);
    tracep->declBit(c+3075,"io_lsu_rsp_bits_tag_mask_2", false,-1);
    tracep->declBit(c+3076,"io_lsu_rsp_bits_tag_mask_3", false,-1);
    tracep->declBit(c+3077,"io_lsu_rsp_bits_tag_isWrite", false,-1);
    tracep->declBus(c+3078,"io_lsu_rsp_bits_tag_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3079,"io_lsu_rsp_bits_tag_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3080,"io_lsu_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+3081,"io_lsu_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+3082,"io_lsu_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+3083,"io_lsu_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1526,"io_dcache_req_ready", false,-1);
    tracep->declBit(c+1527,"io_dcache_req_valid", false,-1);
    tracep->declBus(c+1528,"io_dcache_req_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+1529,"io_dcache_req_bits_isWrite", false,-1);
    tracep->declBus(c+1530,"io_dcache_req_bits_tag", false,-1, 22,0);
    tracep->declBus(c+1531,"io_dcache_req_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+1532,"io_dcache_req_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+1533,"io_dcache_req_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1534,"io_dcache_req_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+1535,"io_dcache_req_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1536,"io_dcache_req_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+1537,"io_dcache_req_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1538,"io_dcache_req_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1539,"io_dcache_req_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1540,"io_dcache_req_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1541,"io_dcache_req_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1542,"io_dcache_req_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1543,"io_dcache_req_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1555,"io_shared_req_ready", false,-1);
    tracep->declBit(c+1556,"io_shared_req_valid", false,-1);
    tracep->declBus(c+1528,"io_shared_req_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+1529,"io_shared_req_bits_isWrite", false,-1);
    tracep->declBus(c+1531,"io_shared_req_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+1532,"io_shared_req_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+1533,"io_shared_req_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1534,"io_shared_req_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+1535,"io_shared_req_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1536,"io_shared_req_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+1537,"io_shared_req_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1538,"io_shared_req_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1539,"io_shared_req_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1540,"io_shared_req_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1541,"io_shared_req_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1542,"io_shared_req_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1543,"io_shared_req_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1557,"io_shared_rsp_ready", false,-1);
    tracep->declBit(c+1558,"io_shared_rsp_valid", false,-1);
    tracep->declBus(c+1559,"io_shared_rsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1560,"io_shared_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1561,"io_shared_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1562,"io_shared_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1563,"io_shared_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1564,"io_shared_rsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+1565,"io_shared_rsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+1566,"io_shared_rsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+1567,"io_shared_rsp_bits_activeMask_3", false,-1);
    tracep->declBus(c+3084,"io_fence_end", false,-1, 3,0);
    tracep->declBit(c+52617,"InputFIFO_clock", false,-1);
    tracep->declBit(c+52618,"InputFIFO_reset", false,-1);
    tracep->declBit(c+4538,"InputFIFO_io_enq_ready", false,-1);
    tracep->declBit(c+4539,"InputFIFO_io_enq_valid", false,-1);
    tracep->declBus(c+2961,"InputFIFO_io_enq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"InputFIFO_io_enq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"InputFIFO_io_enq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"InputFIFO_io_enq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"InputFIFO_io_enq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"InputFIFO_io_enq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"InputFIFO_io_enq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"InputFIFO_io_enq_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+2969,"InputFIFO_io_enq_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+2970,"InputFIFO_io_enq_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+2971,"InputFIFO_io_enq_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+2972,"InputFIFO_io_enq_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+2973,"InputFIFO_io_enq_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"InputFIFO_io_enq_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"InputFIFO_io_enq_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"InputFIFO_io_enq_bits_mask_3", false,-1);
    tracep->declBus(c+2977,"InputFIFO_io_enq_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+1513,"InputFIFO_io_enq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2978,"InputFIFO_io_enq_bits_ctrl_fp", false,-1);
    tracep->declBus(c+2979,"InputFIFO_io_enq_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+2980,"InputFIFO_io_enq_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+2822,"InputFIFO_io_enq_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+2823,"InputFIFO_io_enq_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+2981,"InputFIFO_io_enq_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2982,"InputFIFO_io_enq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+2983,"InputFIFO_io_enq_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+2984,"InputFIFO_io_enq_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+2985,"InputFIFO_io_enq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2986,"InputFIFO_io_enq_bits_ctrl_mem", false,-1);
    tracep->declBit(c+2987,"InputFIFO_io_enq_bits_ctrl_mul", false,-1);
    tracep->declBus(c+2988,"InputFIFO_io_enq_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2989,"InputFIFO_io_enq_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+2990,"InputFIFO_io_enq_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2991,"InputFIFO_io_enq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"InputFIFO_io_enq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2993,"InputFIFO_io_enq_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+2994,"InputFIFO_io_enq_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+2995,"InputFIFO_io_enq_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+2996,"InputFIFO_io_enq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2997,"InputFIFO_io_enq_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+2998,"InputFIFO_io_enq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"InputFIFO_io_enq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4540,"InputFIFO_io_deq_ready", false,-1);
    tracep->declBit(c+4541,"InputFIFO_io_deq_valid", false,-1);
    tracep->declBus(c+4542,"InputFIFO_io_deq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+4543,"InputFIFO_io_deq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+4544,"InputFIFO_io_deq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+4545,"InputFIFO_io_deq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+4546,"InputFIFO_io_deq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+4547,"InputFIFO_io_deq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+4548,"InputFIFO_io_deq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+4549,"InputFIFO_io_deq_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+4550,"InputFIFO_io_deq_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+4551,"InputFIFO_io_deq_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+4552,"InputFIFO_io_deq_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+4553,"InputFIFO_io_deq_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+4554,"InputFIFO_io_deq_bits_mask_0", false,-1);
    tracep->declBit(c+4555,"InputFIFO_io_deq_bits_mask_1", false,-1);
    tracep->declBit(c+4556,"InputFIFO_io_deq_bits_mask_2", false,-1);
    tracep->declBit(c+4557,"InputFIFO_io_deq_bits_mask_3", false,-1);
    tracep->declBus(c+4558,"InputFIFO_io_deq_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+4559,"InputFIFO_io_deq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+4560,"InputFIFO_io_deq_bits_ctrl_fp", false,-1);
    tracep->declBus(c+4561,"InputFIFO_io_deq_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+4562,"InputFIFO_io_deq_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+4563,"InputFIFO_io_deq_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+4564,"InputFIFO_io_deq_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+4565,"InputFIFO_io_deq_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+4566,"InputFIFO_io_deq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+4567,"InputFIFO_io_deq_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+4568,"InputFIFO_io_deq_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+4569,"InputFIFO_io_deq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+4570,"InputFIFO_io_deq_bits_ctrl_mem", false,-1);
    tracep->declBit(c+4571,"InputFIFO_io_deq_bits_ctrl_mul", false,-1);
    tracep->declBus(c+4572,"InputFIFO_io_deq_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+4573,"InputFIFO_io_deq_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+4574,"InputFIFO_io_deq_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+4575,"InputFIFO_io_deq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+4576,"InputFIFO_io_deq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+4577,"InputFIFO_io_deq_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+4578,"InputFIFO_io_deq_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+4579,"InputFIFO_io_deq_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+4580,"InputFIFO_io_deq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+4581,"InputFIFO_io_deq_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+4582,"InputFIFO_io_deq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4583,"InputFIFO_io_deq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"AddrCalc_clock", false,-1);
    tracep->declBit(c+52618,"AddrCalc_reset", false,-1);
    tracep->declBit(c+4540,"AddrCalc_io_from_fifo_ready", false,-1);
    tracep->declBit(c+4541,"AddrCalc_io_from_fifo_valid", false,-1);
    tracep->declBus(c+4542,"AddrCalc_io_from_fifo_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+4543,"AddrCalc_io_from_fifo_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+4544,"AddrCalc_io_from_fifo_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+4545,"AddrCalc_io_from_fifo_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+4546,"AddrCalc_io_from_fifo_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+4547,"AddrCalc_io_from_fifo_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+4548,"AddrCalc_io_from_fifo_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+4549,"AddrCalc_io_from_fifo_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+4550,"AddrCalc_io_from_fifo_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+4551,"AddrCalc_io_from_fifo_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+4552,"AddrCalc_io_from_fifo_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+4553,"AddrCalc_io_from_fifo_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+4554,"AddrCalc_io_from_fifo_bits_mask_0", false,-1);
    tracep->declBit(c+4555,"AddrCalc_io_from_fifo_bits_mask_1", false,-1);
    tracep->declBit(c+4556,"AddrCalc_io_from_fifo_bits_mask_2", false,-1);
    tracep->declBit(c+4557,"AddrCalc_io_from_fifo_bits_mask_3", false,-1);
    tracep->declBus(c+4559,"AddrCalc_io_from_fifo_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+4567,"AddrCalc_io_from_fifo_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+4568,"AddrCalc_io_from_fifo_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+4572,"AddrCalc_io_from_fifo_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+4573,"AddrCalc_io_from_fifo_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+4575,"AddrCalc_io_from_fifo_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+4576,"AddrCalc_io_from_fifo_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+4580,"AddrCalc_io_from_fifo_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+4582,"AddrCalc_io_from_fifo_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4583,"AddrCalc_io_from_fifo_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4584,"AddrCalc_io_to_mshr_ready", false,-1);
    tracep->declBit(c+4585,"AddrCalc_io_to_mshr_valid", false,-1);
    tracep->declBus(c+4586,"AddrCalc_io_to_mshr_bits_tag_warp_id", false,-1, 1,0);
    tracep->declBit(c+4587,"AddrCalc_io_to_mshr_bits_tag_wfd", false,-1);
    tracep->declBit(c+4588,"AddrCalc_io_to_mshr_bits_tag_wxd", false,-1);
    tracep->declBus(c+4589,"AddrCalc_io_to_mshr_bits_tag_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+4590,"AddrCalc_io_to_mshr_bits_tag_mask_0", false,-1);
    tracep->declBit(c+4591,"AddrCalc_io_to_mshr_bits_tag_mask_1", false,-1);
    tracep->declBit(c+4592,"AddrCalc_io_to_mshr_bits_tag_mask_2", false,-1);
    tracep->declBit(c+4593,"AddrCalc_io_to_mshr_bits_tag_mask_3", false,-1);
    tracep->declBit(c+4594,"AddrCalc_io_to_mshr_bits_tag_unsigned", false,-1);
    tracep->declBit(c+4595,"AddrCalc_io_to_mshr_bits_tag_isvec", false,-1);
    tracep->declBit(c+1529,"AddrCalc_io_to_mshr_bits_tag_isWrite", false,-1);
    tracep->declBus(c+4596,"AddrCalc_io_to_mshr_bits_tag_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4597,"AddrCalc_io_to_mshr_bits_tag_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+4598,"AddrCalc_io_idx_entry", false,-1, 1,0);
    tracep->declBit(c+1526,"AddrCalc_io_to_dcache_ready", false,-1);
    tracep->declBit(c+1527,"AddrCalc_io_to_dcache_valid", false,-1);
    tracep->declBus(c+1528,"AddrCalc_io_to_dcache_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+1529,"AddrCalc_io_to_dcache_bits_isWrite", false,-1);
    tracep->declBus(c+1530,"AddrCalc_io_to_dcache_bits_tag", false,-1, 22,0);
    tracep->declBus(c+1531,"AddrCalc_io_to_dcache_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+1532,"AddrCalc_io_to_dcache_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+1533,"AddrCalc_io_to_dcache_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1534,"AddrCalc_io_to_dcache_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+1535,"AddrCalc_io_to_dcache_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1536,"AddrCalc_io_to_dcache_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+1537,"AddrCalc_io_to_dcache_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1538,"AddrCalc_io_to_dcache_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1539,"AddrCalc_io_to_dcache_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1540,"AddrCalc_io_to_dcache_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1541,"AddrCalc_io_to_dcache_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1542,"AddrCalc_io_to_dcache_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1543,"AddrCalc_io_to_dcache_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1555,"AddrCalc_io_to_shared_ready", false,-1);
    tracep->declBit(c+1556,"AddrCalc_io_to_shared_valid", false,-1);
    tracep->declBus(c+1528,"AddrCalc_io_to_shared_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+1529,"AddrCalc_io_to_shared_bits_isWrite", false,-1);
    tracep->declBus(c+1531,"AddrCalc_io_to_shared_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+1532,"AddrCalc_io_to_shared_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+1533,"AddrCalc_io_to_shared_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1534,"AddrCalc_io_to_shared_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+1535,"AddrCalc_io_to_shared_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1536,"AddrCalc_io_to_shared_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+1537,"AddrCalc_io_to_shared_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1538,"AddrCalc_io_to_shared_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1539,"AddrCalc_io_to_shared_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1540,"AddrCalc_io_to_shared_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1541,"AddrCalc_io_to_shared_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1542,"AddrCalc_io_to_shared_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1543,"AddrCalc_io_to_shared_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1544,"rspArbiter_io_in_0_ready", false,-1);
    tracep->declBit(c+1545,"rspArbiter_io_in_0_valid", false,-1);
    tracep->declBus(c+1546,"rspArbiter_io_in_0_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1547,"rspArbiter_io_in_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1548,"rspArbiter_io_in_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1549,"rspArbiter_io_in_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1550,"rspArbiter_io_in_0_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1551,"rspArbiter_io_in_0_bits_activeMask_0", false,-1);
    tracep->declBit(c+1552,"rspArbiter_io_in_0_bits_activeMask_1", false,-1);
    tracep->declBit(c+1553,"rspArbiter_io_in_0_bits_activeMask_2", false,-1);
    tracep->declBit(c+1554,"rspArbiter_io_in_0_bits_activeMask_3", false,-1);
    tracep->declBit(c+1557,"rspArbiter_io_in_1_ready", false,-1);
    tracep->declBit(c+1558,"rspArbiter_io_in_1_valid", false,-1);
    tracep->declBus(c+1559,"rspArbiter_io_in_1_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1560,"rspArbiter_io_in_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1561,"rspArbiter_io_in_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1562,"rspArbiter_io_in_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1563,"rspArbiter_io_in_1_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1564,"rspArbiter_io_in_1_bits_activeMask_0", false,-1);
    tracep->declBit(c+1565,"rspArbiter_io_in_1_bits_activeMask_1", false,-1);
    tracep->declBit(c+1566,"rspArbiter_io_in_1_bits_activeMask_2", false,-1);
    tracep->declBit(c+1567,"rspArbiter_io_in_1_bits_activeMask_3", false,-1);
    tracep->declBit(c+1544,"rspArbiter_io_out_ready", false,-1);
    tracep->declBit(c+4599,"rspArbiter_io_out_valid", false,-1);
    tracep->declBus(c+4600,"rspArbiter_io_out_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+4601,"rspArbiter_io_out_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4602,"rspArbiter_io_out_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4603,"rspArbiter_io_out_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4604,"rspArbiter_io_out_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+4605,"rspArbiter_io_out_bits_activeMask_0", false,-1);
    tracep->declBit(c+4606,"rspArbiter_io_out_bits_activeMask_1", false,-1);
    tracep->declBit(c+4607,"rspArbiter_io_out_bits_activeMask_2", false,-1);
    tracep->declBit(c+4608,"rspArbiter_io_out_bits_activeMask_3", false,-1);
    tracep->declBit(c+52617,"Coalscer_clock", false,-1);
    tracep->declBit(c+52618,"Coalscer_reset", false,-1);
    tracep->declBit(c+4584,"Coalscer_io_from_addr_ready", false,-1);
    tracep->declBit(c+4585,"Coalscer_io_from_addr_valid", false,-1);
    tracep->declBus(c+4586,"Coalscer_io_from_addr_bits_tag_warp_id", false,-1, 1,0);
    tracep->declBit(c+4587,"Coalscer_io_from_addr_bits_tag_wfd", false,-1);
    tracep->declBit(c+4588,"Coalscer_io_from_addr_bits_tag_wxd", false,-1);
    tracep->declBus(c+4589,"Coalscer_io_from_addr_bits_tag_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+4590,"Coalscer_io_from_addr_bits_tag_mask_0", false,-1);
    tracep->declBit(c+4591,"Coalscer_io_from_addr_bits_tag_mask_1", false,-1);
    tracep->declBit(c+4592,"Coalscer_io_from_addr_bits_tag_mask_2", false,-1);
    tracep->declBit(c+4593,"Coalscer_io_from_addr_bits_tag_mask_3", false,-1);
    tracep->declBit(c+4594,"Coalscer_io_from_addr_bits_tag_unsigned", false,-1);
    tracep->declBit(c+4595,"Coalscer_io_from_addr_bits_tag_isvec", false,-1);
    tracep->declBit(c+1529,"Coalscer_io_from_addr_bits_tag_isWrite", false,-1);
    tracep->declBus(c+4596,"Coalscer_io_from_addr_bits_tag_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4597,"Coalscer_io_from_addr_bits_tag_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+4598,"Coalscer_io_idx_entry", false,-1, 1,0);
    tracep->declBit(c+1544,"Coalscer_io_from_dcache_ready", false,-1);
    tracep->declBit(c+4599,"Coalscer_io_from_dcache_valid", false,-1);
    tracep->declBus(c+4600,"Coalscer_io_from_dcache_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+4601,"Coalscer_io_from_dcache_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4602,"Coalscer_io_from_dcache_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4603,"Coalscer_io_from_dcache_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4604,"Coalscer_io_from_dcache_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+4605,"Coalscer_io_from_dcache_bits_activeMask_0", false,-1);
    tracep->declBit(c+4606,"Coalscer_io_from_dcache_bits_activeMask_1", false,-1);
    tracep->declBit(c+4607,"Coalscer_io_from_dcache_bits_activeMask_2", false,-1);
    tracep->declBit(c+4608,"Coalscer_io_from_dcache_bits_activeMask_3", false,-1);
    tracep->declBit(c+3067,"Coalscer_io_to_pipe_ready", false,-1);
    tracep->declBit(c+3068,"Coalscer_io_to_pipe_valid", false,-1);
    tracep->declBus(c+3069,"Coalscer_io_to_pipe_bits_tag_warp_id", false,-1, 1,0);
    tracep->declBit(c+3070,"Coalscer_io_to_pipe_bits_tag_wfd", false,-1);
    tracep->declBit(c+3071,"Coalscer_io_to_pipe_bits_tag_wxd", false,-1);
    tracep->declBus(c+3072,"Coalscer_io_to_pipe_bits_tag_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3073,"Coalscer_io_to_pipe_bits_tag_mask_0", false,-1);
    tracep->declBit(c+3074,"Coalscer_io_to_pipe_bits_tag_mask_1", false,-1);
    tracep->declBit(c+3075,"Coalscer_io_to_pipe_bits_tag_mask_2", false,-1);
    tracep->declBit(c+3076,"Coalscer_io_to_pipe_bits_tag_mask_3", false,-1);
    tracep->declBit(c+3077,"Coalscer_io_to_pipe_bits_tag_isWrite", false,-1);
    tracep->declBus(c+3078,"Coalscer_io_to_pipe_bits_tag_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3079,"Coalscer_io_to_pipe_bits_tag_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3080,"Coalscer_io_to_pipe_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+3081,"Coalscer_io_to_pipe_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+3082,"Coalscer_io_to_pipe_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+3083,"Coalscer_io_to_pipe_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+52617,"ShiftBoard_clock", false,-1);
    tracep->declBit(c+52618,"ShiftBoard_reset", false,-1);
    tracep->declBit(c+4609,"ShiftBoard_io_left", false,-1);
    tracep->declBit(c+4610,"ShiftBoard_io_right", false,-1);
    tracep->declBit(c+4611,"ShiftBoard_io_full", false,-1);
    tracep->declBit(c+3162,"ShiftBoard_io_empty", false,-1);
    tracep->declBit(c+52617,"ShiftBoard_1_clock", false,-1);
    tracep->declBit(c+52618,"ShiftBoard_1_reset", false,-1);
    tracep->declBit(c+4612,"ShiftBoard_1_io_left", false,-1);
    tracep->declBit(c+4613,"ShiftBoard_1_io_right", false,-1);
    tracep->declBit(c+4614,"ShiftBoard_1_io_full", false,-1);
    tracep->declBit(c+3182,"ShiftBoard_1_io_empty", false,-1);
    tracep->declBit(c+52617,"ShiftBoard_2_clock", false,-1);
    tracep->declBit(c+52618,"ShiftBoard_2_reset", false,-1);
    tracep->declBit(c+4615,"ShiftBoard_2_io_left", false,-1);
    tracep->declBit(c+4616,"ShiftBoard_2_io_right", false,-1);
    tracep->declBit(c+4617,"ShiftBoard_2_io_full", false,-1);
    tracep->declBit(c+3202,"ShiftBoard_2_io_empty", false,-1);
    tracep->declBit(c+52617,"ShiftBoard_3_clock", false,-1);
    tracep->declBit(c+52618,"ShiftBoard_3_reset", false,-1);
    tracep->declBit(c+4618,"ShiftBoard_3_io_left", false,-1);
    tracep->declBit(c+4619,"ShiftBoard_3_io_right", false,-1);
    tracep->declBit(c+4620,"ShiftBoard_3_io_full", false,-1);
    tracep->declBit(c+3220,"ShiftBoard_3_io_empty", false,-1);
    tracep->declBit(c+3182,"shiftBoard_1_empty", false,-1);
    tracep->declBit(c+3162,"shiftBoard_0_empty", false,-1);
    tracep->declBus(c+4621,"io_fence_end_lo", false,-1, 1,0);
    tracep->declBit(c+3220,"shiftBoard_3_empty", false,-1);
    tracep->declBit(c+3202,"shiftBoard_2_empty", false,-1);
    tracep->declBus(c+4622,"io_fence_end_hi", false,-1, 1,0);
    tracep->declBit(c+4611,"shiftBoard_0_full", false,-1);
    tracep->declBit(c+4614,"shiftBoard_1_full", false,-1);
    tracep->declBit(c+4617,"shiftBoard_2_full", false,-1);
    tracep->declBit(c+4620,"shiftBoard_3_full", false,-1);
    tracep->pushNamePrefix("AddrCalc ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+4540,"io_from_fifo_ready", false,-1);
    tracep->declBit(c+4541,"io_from_fifo_valid", false,-1);
    tracep->declBus(c+4542,"io_from_fifo_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+4543,"io_from_fifo_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+4544,"io_from_fifo_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+4545,"io_from_fifo_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+4546,"io_from_fifo_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+4547,"io_from_fifo_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+4548,"io_from_fifo_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+4549,"io_from_fifo_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+4550,"io_from_fifo_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+4551,"io_from_fifo_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+4552,"io_from_fifo_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+4553,"io_from_fifo_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+4554,"io_from_fifo_bits_mask_0", false,-1);
    tracep->declBit(c+4555,"io_from_fifo_bits_mask_1", false,-1);
    tracep->declBit(c+4556,"io_from_fifo_bits_mask_2", false,-1);
    tracep->declBit(c+4557,"io_from_fifo_bits_mask_3", false,-1);
    tracep->declBus(c+4559,"io_from_fifo_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+4567,"io_from_fifo_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+4568,"io_from_fifo_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+4572,"io_from_fifo_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+4573,"io_from_fifo_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+4575,"io_from_fifo_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+4576,"io_from_fifo_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+4580,"io_from_fifo_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+4582,"io_from_fifo_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4583,"io_from_fifo_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4584,"io_to_mshr_ready", false,-1);
    tracep->declBit(c+4585,"io_to_mshr_valid", false,-1);
    tracep->declBus(c+4586,"io_to_mshr_bits_tag_warp_id", false,-1, 1,0);
    tracep->declBit(c+4587,"io_to_mshr_bits_tag_wfd", false,-1);
    tracep->declBit(c+4588,"io_to_mshr_bits_tag_wxd", false,-1);
    tracep->declBus(c+4589,"io_to_mshr_bits_tag_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+4590,"io_to_mshr_bits_tag_mask_0", false,-1);
    tracep->declBit(c+4591,"io_to_mshr_bits_tag_mask_1", false,-1);
    tracep->declBit(c+4592,"io_to_mshr_bits_tag_mask_2", false,-1);
    tracep->declBit(c+4593,"io_to_mshr_bits_tag_mask_3", false,-1);
    tracep->declBit(c+4594,"io_to_mshr_bits_tag_unsigned", false,-1);
    tracep->declBit(c+4595,"io_to_mshr_bits_tag_isvec", false,-1);
    tracep->declBit(c+1529,"io_to_mshr_bits_tag_isWrite", false,-1);
    tracep->declBus(c+4596,"io_to_mshr_bits_tag_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4597,"io_to_mshr_bits_tag_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+4598,"io_idx_entry", false,-1, 1,0);
    tracep->declBit(c+1526,"io_to_dcache_ready", false,-1);
    tracep->declBit(c+1527,"io_to_dcache_valid", false,-1);
    tracep->declBus(c+1528,"io_to_dcache_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+1529,"io_to_dcache_bits_isWrite", false,-1);
    tracep->declBus(c+1530,"io_to_dcache_bits_tag", false,-1, 22,0);
    tracep->declBus(c+1531,"io_to_dcache_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+1532,"io_to_dcache_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+1533,"io_to_dcache_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1534,"io_to_dcache_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+1535,"io_to_dcache_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1536,"io_to_dcache_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+1537,"io_to_dcache_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1538,"io_to_dcache_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1539,"io_to_dcache_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1540,"io_to_dcache_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1541,"io_to_dcache_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1542,"io_to_dcache_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1543,"io_to_dcache_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1555,"io_to_shared_ready", false,-1);
    tracep->declBit(c+1556,"io_to_shared_valid", false,-1);
    tracep->declBus(c+1528,"io_to_shared_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+1529,"io_to_shared_bits_isWrite", false,-1);
    tracep->declBus(c+1531,"io_to_shared_bits_setIdx", false,-1, 4,0);
    tracep->declBit(c+1532,"io_to_shared_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+1533,"io_to_shared_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1534,"io_to_shared_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+1535,"io_to_shared_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1536,"io_to_shared_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+1537,"io_to_shared_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1538,"io_to_shared_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1539,"io_to_shared_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1540,"io_to_shared_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1541,"io_to_shared_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1542,"io_to_shared_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1543,"io_to_shared_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4623,"state", false,-1, 1,0);
    tracep->declBus(c+4624,"reg_save_in1_0", false,-1, 31,0);
    tracep->declBus(c+4625,"reg_save_in1_1", false,-1, 31,0);
    tracep->declBus(c+4626,"reg_save_in1_2", false,-1, 31,0);
    tracep->declBus(c+4627,"reg_save_in1_3", false,-1, 31,0);
    tracep->declBus(c+4628,"reg_save_in2_0", false,-1, 31,0);
    tracep->declBus(c+4629,"reg_save_in2_1", false,-1, 31,0);
    tracep->declBus(c+4630,"reg_save_in2_2", false,-1, 31,0);
    tracep->declBus(c+4631,"reg_save_in2_3", false,-1, 31,0);
    tracep->declBus(c+1540,"reg_save_in3_0", false,-1, 31,0);
    tracep->declBus(c+1541,"reg_save_in3_1", false,-1, 31,0);
    tracep->declBus(c+1542,"reg_save_in3_2", false,-1, 31,0);
    tracep->declBus(c+1543,"reg_save_in3_3", false,-1, 31,0);
    tracep->declBit(c+4590,"reg_save_mask_0", false,-1);
    tracep->declBit(c+4591,"reg_save_mask_1", false,-1);
    tracep->declBit(c+4592,"reg_save_mask_2", false,-1);
    tracep->declBit(c+4593,"reg_save_mask_3", false,-1);
    tracep->declBus(c+4586,"reg_save_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+4595,"reg_save_ctrl_isvec", false,-1);
    tracep->declBit(c+4594,"reg_save_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+4632,"reg_save_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+4633,"reg_save_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+4589,"reg_save_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+4587,"reg_save_ctrl_wfd", false,-1);
    tracep->declBit(c+4588,"reg_save_ctrl_wxd", false,-1);
    tracep->declBus(c+4596,"reg_save_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4597,"reg_save_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+1528,"reg_entryID", false,-1, 1,0);
    tracep->declBus(c+4634,"addr_0", false,-1, 31,0);
    tracep->declBit(c+4635,"is_shared_0", false,-1);
    tracep->declBus(c+4636,"addr_1", false,-1, 31,0);
    tracep->declBit(c+4637,"is_shared_1", false,-1);
    tracep->declBus(c+4638,"addr_2", false,-1, 31,0);
    tracep->declBit(c+4639,"is_shared_2", false,-1);
    tracep->declBus(c+4640,"addr_3", false,-1, 31,0);
    tracep->declBit(c+4641,"is_shared_3", false,-1);
    tracep->declBit(c+4642,"all_shared", false,-1);
    tracep->declBus(c+4643,"addr_wire", false,-1, 31,0);
    tracep->declBus(c+1530,"tag", false,-1, 22,0);
    tracep->declBus(c+1531,"setIdx", false,-1, 4,0);
    tracep->declBit(c+4644,"mask_next_0", false,-1);
    tracep->declBit(c+4645,"mask_next_1", false,-1);
    tracep->declBit(c+4646,"mask_next_2", false,-1);
    tracep->declBit(c+4647,"mask_next_3", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Coalscer ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+4584,"io_from_addr_ready", false,-1);
    tracep->declBit(c+4585,"io_from_addr_valid", false,-1);
    tracep->declBus(c+4586,"io_from_addr_bits_tag_warp_id", false,-1, 1,0);
    tracep->declBit(c+4587,"io_from_addr_bits_tag_wfd", false,-1);
    tracep->declBit(c+4588,"io_from_addr_bits_tag_wxd", false,-1);
    tracep->declBus(c+4589,"io_from_addr_bits_tag_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+4590,"io_from_addr_bits_tag_mask_0", false,-1);
    tracep->declBit(c+4591,"io_from_addr_bits_tag_mask_1", false,-1);
    tracep->declBit(c+4592,"io_from_addr_bits_tag_mask_2", false,-1);
    tracep->declBit(c+4593,"io_from_addr_bits_tag_mask_3", false,-1);
    tracep->declBit(c+4594,"io_from_addr_bits_tag_unsigned", false,-1);
    tracep->declBit(c+4595,"io_from_addr_bits_tag_isvec", false,-1);
    tracep->declBit(c+1529,"io_from_addr_bits_tag_isWrite", false,-1);
    tracep->declBus(c+4596,"io_from_addr_bits_tag_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4597,"io_from_addr_bits_tag_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+4598,"io_idx_entry", false,-1, 1,0);
    tracep->declBit(c+1544,"io_from_dcache_ready", false,-1);
    tracep->declBit(c+4599,"io_from_dcache_valid", false,-1);
    tracep->declBus(c+4600,"io_from_dcache_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+4601,"io_from_dcache_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4602,"io_from_dcache_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4603,"io_from_dcache_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4604,"io_from_dcache_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+4605,"io_from_dcache_bits_activeMask_0", false,-1);
    tracep->declBit(c+4606,"io_from_dcache_bits_activeMask_1", false,-1);
    tracep->declBit(c+4607,"io_from_dcache_bits_activeMask_2", false,-1);
    tracep->declBit(c+4608,"io_from_dcache_bits_activeMask_3", false,-1);
    tracep->declBit(c+3067,"io_to_pipe_ready", false,-1);
    tracep->declBit(c+3068,"io_to_pipe_valid", false,-1);
    tracep->declBus(c+3069,"io_to_pipe_bits_tag_warp_id", false,-1, 1,0);
    tracep->declBit(c+3070,"io_to_pipe_bits_tag_wfd", false,-1);
    tracep->declBit(c+3071,"io_to_pipe_bits_tag_wxd", false,-1);
    tracep->declBus(c+3072,"io_to_pipe_bits_tag_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3073,"io_to_pipe_bits_tag_mask_0", false,-1);
    tracep->declBit(c+3074,"io_to_pipe_bits_tag_mask_1", false,-1);
    tracep->declBit(c+3075,"io_to_pipe_bits_tag_mask_2", false,-1);
    tracep->declBit(c+3076,"io_to_pipe_bits_tag_mask_3", false,-1);
    tracep->declBit(c+3077,"io_to_pipe_bits_tag_isWrite", false,-1);
    tracep->declBus(c+3078,"io_to_pipe_bits_tag_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3079,"io_to_pipe_bits_tag_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3080,"io_to_pipe_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+3081,"io_to_pipe_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+3082,"io_to_pipe_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+3083,"io_to_pipe_bits_data_3", false,-1, 31,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4648+i*1,"data_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"data_0_raw_data_en", false,-1);
    tracep->declBus(c+4652,"data_0_raw_data_addr", false,-1, 1,0);
    tracep->declBus(c+4653,"data_0_raw_data_data", false,-1, 31,0);
    tracep->declBus(c+4601,"data_0_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+4600,"data_0_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+4605,"data_0_MPORT_mask", false,-1);
    tracep->declBit(c+4654,"data_0_MPORT_en", false,-1);
    tracep->declBus(c+52671,"data_0_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+4655,"data_0_MPORT_2_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"data_0_MPORT_2_mask", false,-1);
    tracep->declBit(c+4656,"data_0_MPORT_2_en", false,-1);
    tracep->declBus(c+52671,"data_0_MPORT_4_data", false,-1, 31,0);
    tracep->declBus(c+4655,"data_0_MPORT_4_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"data_0_MPORT_4_mask", false,-1);
    tracep->declBit(c+4657,"data_0_MPORT_4_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4658+i*1,"data_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"data_1_raw_data_en", false,-1);
    tracep->declBus(c+4652,"data_1_raw_data_addr", false,-1, 1,0);
    tracep->declBus(c+4662,"data_1_raw_data_data", false,-1, 31,0);
    tracep->declBus(c+4602,"data_1_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+4600,"data_1_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+4606,"data_1_MPORT_mask", false,-1);
    tracep->declBit(c+4654,"data_1_MPORT_en", false,-1);
    tracep->declBus(c+52671,"data_1_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+4655,"data_1_MPORT_2_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"data_1_MPORT_2_mask", false,-1);
    tracep->declBit(c+4656,"data_1_MPORT_2_en", false,-1);
    tracep->declBus(c+52671,"data_1_MPORT_4_data", false,-1, 31,0);
    tracep->declBus(c+4655,"data_1_MPORT_4_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"data_1_MPORT_4_mask", false,-1);
    tracep->declBit(c+4657,"data_1_MPORT_4_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4663+i*1,"data_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"data_2_raw_data_en", false,-1);
    tracep->declBus(c+4652,"data_2_raw_data_addr", false,-1, 1,0);
    tracep->declBus(c+4667,"data_2_raw_data_data", false,-1, 31,0);
    tracep->declBus(c+4603,"data_2_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+4600,"data_2_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+4607,"data_2_MPORT_mask", false,-1);
    tracep->declBit(c+4654,"data_2_MPORT_en", false,-1);
    tracep->declBus(c+52671,"data_2_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+4655,"data_2_MPORT_2_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"data_2_MPORT_2_mask", false,-1);
    tracep->declBit(c+4656,"data_2_MPORT_2_en", false,-1);
    tracep->declBus(c+52671,"data_2_MPORT_4_data", false,-1, 31,0);
    tracep->declBus(c+4655,"data_2_MPORT_4_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"data_2_MPORT_4_mask", false,-1);
    tracep->declBit(c+4657,"data_2_MPORT_4_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+4668+i*1,"data_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"data_3_raw_data_en", false,-1);
    tracep->declBus(c+4652,"data_3_raw_data_addr", false,-1, 1,0);
    tracep->declBus(c+4672,"data_3_raw_data_data", false,-1, 31,0);
    tracep->declBus(c+4604,"data_3_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+4600,"data_3_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+4608,"data_3_MPORT_mask", false,-1);
    tracep->declBit(c+4654,"data_3_MPORT_en", false,-1);
    tracep->declBus(c+52671,"data_3_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+4655,"data_3_MPORT_2_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"data_3_MPORT_2_mask", false,-1);
    tracep->declBit(c+4656,"data_3_MPORT_2_en", false,-1);
    tracep->declBus(c+52671,"data_3_MPORT_4_data", false,-1, 31,0);
    tracep->declBus(c+4655,"data_3_MPORT_4_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"data_3_MPORT_4_mask", false,-1);
    tracep->declBit(c+4657,"data_3_MPORT_4_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declArray(c+4673+i*3,"tag", true,(i+0), 95,0);
    }
    tracep->declBit(c+52667,"tag_output_tag_MPORT_en", false,-1);
    tracep->declBus(c+4652,"tag_output_tag_MPORT_addr", false,-1, 1,0);
    tracep->declArray(c+4685,"tag_output_tag_MPORT_data", false,-1, 95,0);
    tracep->declArray(c+4688,"tag_MPORT_1_data", false,-1, 95,0);
    tracep->declBus(c+4655,"tag_MPORT_1_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"tag_MPORT_1_mask", false,-1);
    tracep->declBit(c+4656,"tag_MPORT_1_en", false,-1);
    tracep->declArray(c+4688,"tag_MPORT_3_data", false,-1, 95,0);
    tracep->declBus(c+4655,"tag_MPORT_3_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"tag_MPORT_3_mask", false,-1);
    tracep->declBit(c+4657,"tag_MPORT_3_en", false,-1);
    tracep->declBus(c+4691,"currentMask_0", false,-1, 3,0);
    tracep->declBus(c+4692,"currentMask_1", false,-1, 3,0);
    tracep->declBus(c+4693,"currentMask_2", false,-1, 3,0);
    tracep->declBus(c+4694,"currentMask_3", false,-1, 3,0);
    tracep->declBus(c+4695,"inv_activeMask", false,-1, 3,0);
    tracep->declBus(c+4696,"used", false,-1, 3,0);
    tracep->declBus(c+4697,"complete", false,-1, 3,0);
    tracep->declBus(c+4652,"output_entry", false,-1, 1,0);
    tracep->declBus(c+4655,"valid_entry", false,-1, 1,0);
    tracep->declBit(c+4698,"reg_req_mask_0", false,-1);
    tracep->declBit(c+4699,"reg_req_mask_1", false,-1);
    tracep->declBit(c+4700,"reg_req_mask_2", false,-1);
    tracep->declBit(c+4701,"reg_req_mask_3", false,-1);
    tracep->declBus(c+4702,"state", false,-1, 1,0);
    tracep->declArray(c+4703,"lo_1", false,-1, 81,0);
    tracep->declBus(c+4706,"hi_1", false,-1, 13,0);
    tracep->declBus(c+3079,"output_tag_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3078,"output_tag_spike_info_pc", false,-1, 31,0);
    tracep->declBit(c+3077,"output_tag_isWrite", false,-1);
    tracep->declBus(c+4707,"output_tag_wordOffset1H_0", false,-1, 3,0);
    tracep->declBus(c+4708,"output_tag_wordOffset1H_1", false,-1, 3,0);
    tracep->declBus(c+4709,"output_tag_wordOffset1H_2", false,-1, 3,0);
    tracep->declBus(c+4710,"output_tag_wordOffset1H_3", false,-1, 3,0);
    tracep->declBit(c+4711,"output_tag_isvec", false,-1);
    tracep->declBit(c+4712,"output_tag_unsigned", false,-1);
    tracep->declBit(c+3073,"output_tag_mask_0", false,-1);
    tracep->declBit(c+3074,"output_tag_mask_1", false,-1);
    tracep->declBit(c+3075,"output_tag_mask_2", false,-1);
    tracep->declBit(c+3076,"output_tag_mask_3", false,-1);
    tracep->declBus(c+3072,"output_tag_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3071,"output_tag_wxd", false,-1);
    tracep->declBit(c+3070,"output_tag_wfd", false,-1);
    tracep->declBus(c+3069,"output_tag_warp_id", false,-1, 1,0);
    tracep->declBus(c+4713,"output_data_0_result", false,-1, 31,0);
    tracep->declBus(c+4714,"output_data_1_result", false,-1, 31,0);
    tracep->declBus(c+4715,"output_data_2_result", false,-1, 31,0);
    tracep->declBus(c+4716,"output_data_3_result", false,-1, 31,0);
    tracep->declArray(c+4717,"io_to_pipe_bits_tag_lo", false,-1, 81,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("InputFIFO ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+4538,"io_enq_ready", false,-1);
    tracep->declBit(c+4539,"io_enq_valid", false,-1);
    tracep->declBus(c+2961,"io_enq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"io_enq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"io_enq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"io_enq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"io_enq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"io_enq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"io_enq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"io_enq_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+2969,"io_enq_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+2970,"io_enq_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+2971,"io_enq_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+2972,"io_enq_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+2973,"io_enq_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"io_enq_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"io_enq_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"io_enq_bits_mask_3", false,-1);
    tracep->declBus(c+2977,"io_enq_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+1513,"io_enq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2978,"io_enq_bits_ctrl_fp", false,-1);
    tracep->declBus(c+2979,"io_enq_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+2980,"io_enq_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+2822,"io_enq_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+2823,"io_enq_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+2981,"io_enq_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+2982,"io_enq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+2983,"io_enq_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+2984,"io_enq_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+2985,"io_enq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2986,"io_enq_bits_ctrl_mem", false,-1);
    tracep->declBit(c+2987,"io_enq_bits_ctrl_mul", false,-1);
    tracep->declBus(c+2988,"io_enq_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2989,"io_enq_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+2990,"io_enq_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2991,"io_enq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"io_enq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2993,"io_enq_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+2994,"io_enq_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+2995,"io_enq_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+2996,"io_enq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2997,"io_enq_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+2998,"io_enq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_enq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4540,"io_deq_ready", false,-1);
    tracep->declBit(c+4541,"io_deq_valid", false,-1);
    tracep->declBus(c+4542,"io_deq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+4543,"io_deq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+4544,"io_deq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+4545,"io_deq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+4546,"io_deq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+4547,"io_deq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+4548,"io_deq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+4549,"io_deq_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+4550,"io_deq_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+4551,"io_deq_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+4552,"io_deq_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+4553,"io_deq_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+4554,"io_deq_bits_mask_0", false,-1);
    tracep->declBit(c+4555,"io_deq_bits_mask_1", false,-1);
    tracep->declBit(c+4556,"io_deq_bits_mask_2", false,-1);
    tracep->declBit(c+4557,"io_deq_bits_mask_3", false,-1);
    tracep->declBus(c+4558,"io_deq_bits_ctrl_inst", false,-1, 31,0);
    tracep->declBus(c+4559,"io_deq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+4560,"io_deq_bits_ctrl_fp", false,-1);
    tracep->declBus(c+4561,"io_deq_bits_ctrl_branch", false,-1, 1,0);
    tracep->declBit(c+4562,"io_deq_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+4563,"io_deq_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+4564,"io_deq_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+4565,"io_deq_bits_ctrl_csr", false,-1, 1,0);
    tracep->declBit(c+4566,"io_deq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+4567,"io_deq_bits_ctrl_isvec", false,-1);
    tracep->declBit(c+4568,"io_deq_bits_ctrl_mem_unsigned", false,-1);
    tracep->declBus(c+4569,"io_deq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBit(c+4570,"io_deq_bits_ctrl_mem", false,-1);
    tracep->declBit(c+4571,"io_deq_bits_ctrl_mul", false,-1);
    tracep->declBus(c+4572,"io_deq_bits_ctrl_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+4573,"io_deq_bits_ctrl_mop", false,-1, 1,0);
    tracep->declBus(c+4574,"io_deq_bits_ctrl_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+4575,"io_deq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+4576,"io_deq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+4577,"io_deq_bits_ctrl_sfu", false,-1);
    tracep->declBit(c+4578,"io_deq_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+4579,"io_deq_bits_ctrl_writemask", false,-1);
    tracep->declBit(c+4580,"io_deq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+4581,"io_deq_bits_ctrl_pc", false,-1, 31,0);
    tracep->declBus(c+4582,"io_deq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4583,"io_deq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4720+i*1,"ram_in1_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4542,"ram_in1_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2961,"ram_in1_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_0_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_in1_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4722+i*1,"ram_in1_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4543,"ram_in1_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2962,"ram_in1_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_1_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_in1_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4723+i*1,"ram_in1_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4544,"ram_in1_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2963,"ram_in1_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_2_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_in1_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4724+i*1,"ram_in1_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4545,"ram_in1_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2964,"ram_in1_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_3_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_in1_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4725+i*1,"ram_in2_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4546,"ram_in2_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2965,"ram_in2_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_0_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_in2_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4726+i*1,"ram_in2_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4547,"ram_in2_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2966,"ram_in2_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_1_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_in2_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4727+i*1,"ram_in2_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4548,"ram_in2_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2967,"ram_in2_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_2_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_in2_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4728+i*1,"ram_in2_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4549,"ram_in2_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2968,"ram_in2_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_3_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_in2_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4729+i*1,"ram_in3_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in3_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in3_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4550,"ram_in3_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2969,"ram_in3_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in3_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in3_0_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_in3_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4730+i*1,"ram_in3_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in3_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in3_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4551,"ram_in3_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2970,"ram_in3_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in3_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in3_1_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_in3_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4731+i*1,"ram_in3_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in3_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in3_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4552,"ram_in3_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2971,"ram_in3_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in3_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in3_2_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_in3_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4732+i*1,"ram_in3_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in3_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in3_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4553,"ram_in3_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2972,"ram_in3_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in3_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in3_3_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_in3_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4733+i*1,"ram_mask_0", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+4554,"ram_mask_0_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2973,"ram_mask_0_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_0_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_mask_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4734+i*1,"ram_mask_1", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+4555,"ram_mask_1_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2974,"ram_mask_1_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_1_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_mask_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4735+i*1,"ram_mask_2", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+4556,"ram_mask_2_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2975,"ram_mask_2_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_2_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_mask_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4736+i*1,"ram_mask_3", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+4557,"ram_mask_3_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2976,"ram_mask_3_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_3_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_mask_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4737+i*1,"ram_ctrl_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4558,"ram_ctrl_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2977,"ram_ctrl_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_inst_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_inst_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4738+i*1,"ram_ctrl_wid", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_wid_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wid_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4559,"ram_ctrl_wid_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+1513,"ram_ctrl_wid_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_wid_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wid_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_wid_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4739+i*1,"ram_ctrl_fp", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_fp_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_fp_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+4560,"ram_ctrl_fp_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2978,"ram_ctrl_fp_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_fp_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_fp_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_fp_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4740+i*1,"ram_ctrl_branch", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_branch_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_branch_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4561,"ram_ctrl_branch_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+2979,"ram_ctrl_branch_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_branch_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_branch_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_branch_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4741+i*1,"ram_ctrl_simt_stack", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_simt_stack_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_simt_stack_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+4562,"ram_ctrl_simt_stack_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2980,"ram_ctrl_simt_stack_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_simt_stack_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_simt_stack_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_simt_stack_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4742+i*1,"ram_ctrl_simt_stack_op", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_simt_stack_op_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_simt_stack_op_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+4563,"ram_ctrl_simt_stack_op_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2822,"ram_ctrl_simt_stack_op_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_simt_stack_op_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_simt_stack_op_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_simt_stack_op_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4743+i*1,"ram_ctrl_barrier", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_barrier_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_barrier_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+4564,"ram_ctrl_barrier_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2823,"ram_ctrl_barrier_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_barrier_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_barrier_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_barrier_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4744+i*1,"ram_ctrl_csr", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_csr_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_csr_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4565,"ram_ctrl_csr_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+2981,"ram_ctrl_csr_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_csr_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_csr_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_csr_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4745+i*1,"ram_ctrl_reverse", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_reverse_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_reverse_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+4566,"ram_ctrl_reverse_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2982,"ram_ctrl_reverse_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_reverse_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_reverse_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_reverse_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4746+i*1,"ram_ctrl_isvec", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_isvec_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_isvec_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+4567,"ram_ctrl_isvec_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2983,"ram_ctrl_isvec_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_isvec_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_isvec_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_isvec_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4747+i*1,"ram_ctrl_mem_unsigned", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_mem_unsigned_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mem_unsigned_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+4568,"ram_ctrl_mem_unsigned_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2984,"ram_ctrl_mem_unsigned_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mem_unsigned_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_mem_unsigned_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_mem_unsigned_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4748+i*1,"ram_ctrl_alu_fn", true,(i+0), 5,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_alu_fn_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_alu_fn_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4569,"ram_ctrl_alu_fn_io_deq_bits_MPORT_data", false,-1, 5,0);
    tracep->declBus(c+2985,"ram_ctrl_alu_fn_MPORT_data", false,-1, 5,0);
    tracep->declBit(c+52670,"ram_ctrl_alu_fn_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_alu_fn_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_alu_fn_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4749+i*1,"ram_ctrl_mem", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_mem_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mem_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+4570,"ram_ctrl_mem_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2986,"ram_ctrl_mem_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mem_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_mem_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_mem_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4750+i*1,"ram_ctrl_mul", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_mul_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mul_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+4571,"ram_ctrl_mul_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2987,"ram_ctrl_mul_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mul_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_mul_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_mul_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4751+i*1,"ram_ctrl_mem_cmd", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_mem_cmd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mem_cmd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4572,"ram_ctrl_mem_cmd_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+2988,"ram_ctrl_mem_cmd_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_mem_cmd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_mem_cmd_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_mem_cmd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4752+i*1,"ram_ctrl_mop", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_mop_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_mop_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4573,"ram_ctrl_mop_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+2989,"ram_ctrl_mop_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_mop_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_mop_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_mop_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4753+i*1,"ram_ctrl_reg_idx3", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_reg_idx3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_reg_idx3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4574,"ram_ctrl_reg_idx3_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+2990,"ram_ctrl_reg_idx3_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_ctrl_reg_idx3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_reg_idx3_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_reg_idx3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4754+i*1,"ram_ctrl_reg_idxw", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_reg_idxw_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_reg_idxw_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4575,"ram_ctrl_reg_idxw_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+2991,"ram_ctrl_reg_idxw_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_ctrl_reg_idxw_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_reg_idxw_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_reg_idxw_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4755+i*1,"ram_ctrl_wfd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_wfd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wfd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+4576,"ram_ctrl_wfd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2992,"ram_ctrl_wfd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wfd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wfd_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_wfd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4756+i*1,"ram_ctrl_sfu", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_sfu_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_sfu_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+4577,"ram_ctrl_sfu_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2993,"ram_ctrl_sfu_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_sfu_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_sfu_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_sfu_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4757+i*1,"ram_ctrl_readmask", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_readmask_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_readmask_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+4578,"ram_ctrl_readmask_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2994,"ram_ctrl_readmask_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_readmask_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_readmask_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_readmask_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4758+i*1,"ram_ctrl_writemask", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_writemask_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_writemask_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+4579,"ram_ctrl_writemask_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2995,"ram_ctrl_writemask_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_writemask_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_writemask_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_writemask_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4759+i*1,"ram_ctrl_wxd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_wxd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wxd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+4580,"ram_ctrl_wxd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2996,"ram_ctrl_wxd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wxd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wxd_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_wxd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4760+i*1,"ram_ctrl_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4581,"ram_ctrl_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2997,"ram_ctrl_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_pc_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4761+i*1,"ram_ctrl_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4582,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2998,"ram_ctrl_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4762+i*1,"ram_ctrl_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+4583,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2999,"ram_ctrl_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+4721,"ram_ctrl_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+4541,"maybe_full", false,-1);
    tracep->declBit(c+4763,"empty", false,-1);
    tracep->declBit(c+4721,"do_enq", false,-1);
    tracep->declBit(c+4764,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ShiftBoard ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+4609,"io_left", false,-1);
    tracep->declBit(c+4610,"io_right", false,-1);
    tracep->declBit(c+4611,"io_full", false,-1);
    tracep->declBit(c+3162,"io_empty", false,-1);
    tracep->declBit(c+4765,"taps_0", false,-1);
    tracep->declBit(c+4766,"taps_1", false,-1);
    tracep->declBit(c+4767,"taps_2", false,-1);
    tracep->declBit(c+4611,"taps_3", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ShiftBoard_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+4612,"io_left", false,-1);
    tracep->declBit(c+4613,"io_right", false,-1);
    tracep->declBit(c+4614,"io_full", false,-1);
    tracep->declBit(c+3182,"io_empty", false,-1);
    tracep->declBit(c+4768,"taps_0", false,-1);
    tracep->declBit(c+4769,"taps_1", false,-1);
    tracep->declBit(c+4770,"taps_2", false,-1);
    tracep->declBit(c+4614,"taps_3", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ShiftBoard_2 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+4615,"io_left", false,-1);
    tracep->declBit(c+4616,"io_right", false,-1);
    tracep->declBit(c+4617,"io_full", false,-1);
    tracep->declBit(c+3202,"io_empty", false,-1);
    tracep->declBit(c+4771,"taps_0", false,-1);
    tracep->declBit(c+4772,"taps_1", false,-1);
    tracep->declBit(c+4773,"taps_2", false,-1);
    tracep->declBit(c+4617,"taps_3", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ShiftBoard_3 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+4618,"io_left", false,-1);
    tracep->declBit(c+4619,"io_right", false,-1);
    tracep->declBit(c+4620,"io_full", false,-1);
    tracep->declBit(c+3220,"io_empty", false,-1);
    tracep->declBit(c+4774,"taps_0", false,-1);
    tracep->declBit(c+4775,"taps_1", false,-1);
    tracep->declBit(c+4776,"taps_2", false,-1);
    tracep->declBit(c+4620,"taps_3", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("rspArbiter ");
    tracep->declBit(c+1544,"io_in_0_ready", false,-1);
    tracep->declBit(c+1545,"io_in_0_valid", false,-1);
    tracep->declBus(c+1546,"io_in_0_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1547,"io_in_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1548,"io_in_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1549,"io_in_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1550,"io_in_0_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1551,"io_in_0_bits_activeMask_0", false,-1);
    tracep->declBit(c+1552,"io_in_0_bits_activeMask_1", false,-1);
    tracep->declBit(c+1553,"io_in_0_bits_activeMask_2", false,-1);
    tracep->declBit(c+1554,"io_in_0_bits_activeMask_3", false,-1);
    tracep->declBit(c+1557,"io_in_1_ready", false,-1);
    tracep->declBit(c+1558,"io_in_1_valid", false,-1);
    tracep->declBus(c+1559,"io_in_1_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1560,"io_in_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1561,"io_in_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1562,"io_in_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1563,"io_in_1_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1564,"io_in_1_bits_activeMask_0", false,-1);
    tracep->declBit(c+1565,"io_in_1_bits_activeMask_1", false,-1);
    tracep->declBit(c+1566,"io_in_1_bits_activeMask_2", false,-1);
    tracep->declBit(c+1567,"io_in_1_bits_activeMask_3", false,-1);
    tracep->declBit(c+1544,"io_out_ready", false,-1);
    tracep->declBit(c+4599,"io_out_valid", false,-1);
    tracep->declBus(c+4600,"io_out_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+4601,"io_out_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4602,"io_out_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4603,"io_out_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4604,"io_out_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+4605,"io_out_bits_activeMask_0", false,-1);
    tracep->declBit(c+4606,"io_out_bits_activeMask_1", false,-1);
    tracep->declBit(c+4607,"io_out_bits_activeMask_2", false,-1);
    tracep->declBit(c+4608,"io_out_bits_activeMask_3", false,-1);
    tracep->declBit(c+2367,"grant_1", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("lsu2wb ");
    tracep->declBit(c+3067,"io_lsu_rsp_ready", false,-1);
    tracep->declBit(c+3068,"io_lsu_rsp_valid", false,-1);
    tracep->declBus(c+3069,"io_lsu_rsp_bits_tag_warp_id", false,-1, 1,0);
    tracep->declBit(c+3070,"io_lsu_rsp_bits_tag_wfd", false,-1);
    tracep->declBit(c+3071,"io_lsu_rsp_bits_tag_wxd", false,-1);
    tracep->declBus(c+3072,"io_lsu_rsp_bits_tag_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+3073,"io_lsu_rsp_bits_tag_mask_0", false,-1);
    tracep->declBit(c+3074,"io_lsu_rsp_bits_tag_mask_1", false,-1);
    tracep->declBit(c+3075,"io_lsu_rsp_bits_tag_mask_2", false,-1);
    tracep->declBit(c+3076,"io_lsu_rsp_bits_tag_mask_3", false,-1);
    tracep->declBit(c+3077,"io_lsu_rsp_bits_tag_isWrite", false,-1);
    tracep->declBus(c+3078,"io_lsu_rsp_bits_tag_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3079,"io_lsu_rsp_bits_tag_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3080,"io_lsu_rsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+3081,"io_lsu_rsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+3082,"io_lsu_rsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+3083,"io_lsu_rsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+3131,"io_out_x_ready", false,-1);
    tracep->declBit(c+3132,"io_out_x_valid", false,-1);
    tracep->declBus(c+3080,"io_out_x_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3071,"io_out_x_bits_wxd", false,-1);
    tracep->declBus(c+3072,"io_out_x_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3069,"io_out_x_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3078,"io_out_x_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3079,"io_out_x_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3133,"io_out_v_ready", false,-1);
    tracep->declBit(c+3134,"io_out_v_valid", false,-1);
    tracep->declBus(c+3080,"io_out_v_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3081,"io_out_v_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3082,"io_out_v_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3083,"io_out_v_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3073,"io_out_v_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3074,"io_out_v_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3075,"io_out_v_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3076,"io_out_v_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3070,"io_out_v_bits_wvd", false,-1);
    tracep->declBus(c+3072,"io_out_v_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3069,"io_out_v_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3078,"io_out_v_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3079,"io_out_v_bits_spike_info_inst", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("mul ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3015,"io_in_ready", false,-1);
    tracep->declBit(c+3016,"io_in_valid", false,-1);
    tracep->declBus(c+2961,"io_in_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"io_in_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"io_in_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"io_in_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"io_in_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"io_in_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"io_in_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"io_in_bits_in2_3", false,-1, 31,0);
    tracep->declBus(c+2969,"io_in_bits_in3_0", false,-1, 31,0);
    tracep->declBus(c+2970,"io_in_bits_in3_1", false,-1, 31,0);
    tracep->declBus(c+2971,"io_in_bits_in3_2", false,-1, 31,0);
    tracep->declBus(c+2972,"io_in_bits_in3_3", false,-1, 31,0);
    tracep->declBit(c+2973,"io_in_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"io_in_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"io_in_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"io_in_bits_mask_3", false,-1);
    tracep->declBus(c+1513,"io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2982,"io_in_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+2985,"io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2996,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3108,"io_out_x_ready", false,-1);
    tracep->declBit(c+3109,"io_out_x_valid", false,-1);
    tracep->declBus(c+3110,"io_out_x_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3111,"io_out_x_bits_wxd", false,-1);
    tracep->declBus(c+3112,"io_out_x_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3113,"io_out_x_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3114,"io_out_x_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3115,"io_out_x_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3116,"io_out_v_ready", false,-1);
    tracep->declBit(c+3117,"io_out_v_valid", false,-1);
    tracep->declBus(c+3118,"io_out_v_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3119,"io_out_v_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3120,"io_out_v_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3121,"io_out_v_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3122,"io_out_v_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3123,"io_out_v_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3124,"io_out_v_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3125,"io_out_v_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3126,"io_out_v_bits_wvd", false,-1);
    tracep->declBus(c+3127,"io_out_v_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3128,"io_out_v_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3129,"io_out_v_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3130,"io_out_v_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"ArrayMultiplier_clock", false,-1);
    tracep->declBit(c+52618,"ArrayMultiplier_reset", false,-1);
    tracep->declBit(c+3015,"ArrayMultiplier_io_in_ready", false,-1);
    tracep->declBit(c+3016,"ArrayMultiplier_io_in_valid", false,-1);
    tracep->declBit(c+2973,"ArrayMultiplier_io_in_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"ArrayMultiplier_io_in_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"ArrayMultiplier_io_in_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"ArrayMultiplier_io_in_bits_mask_3", false,-1);
    tracep->declBus(c+4777,"ArrayMultiplier_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+4778,"ArrayMultiplier_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+2969,"ArrayMultiplier_io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+1513,"ArrayMultiplier_io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+2985,"ArrayMultiplier_io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"ArrayMultiplier_io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"ArrayMultiplier_io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2996,"ArrayMultiplier_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"ArrayMultiplier_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"ArrayMultiplier_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4779,"ArrayMultiplier_io_out_ready", false,-1);
    tracep->declBit(c+4780,"ArrayMultiplier_io_out_valid", false,-1);
    tracep->declBit(c+4781,"ArrayMultiplier_io_out_bits_mask_0", false,-1);
    tracep->declBit(c+4782,"ArrayMultiplier_io_out_bits_mask_1", false,-1);
    tracep->declBit(c+4783,"ArrayMultiplier_io_out_bits_mask_2", false,-1);
    tracep->declBit(c+4784,"ArrayMultiplier_io_out_bits_mask_3", false,-1);
    tracep->declBus(c+4785,"ArrayMultiplier_io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+4786,"ArrayMultiplier_io_out_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+4787,"ArrayMultiplier_io_out_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+4788,"ArrayMultiplier_io_out_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+4789,"ArrayMultiplier_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+4790,"ArrayMultiplier_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4791,"ArrayMultiplier_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"ArrayMultiplier_1_clock", false,-1);
    tracep->declBit(c+52618,"ArrayMultiplier_1_reset", false,-1);
    tracep->declBit(c+4792,"ArrayMultiplier_1_io_in_ready", false,-1);
    tracep->declBit(c+3016,"ArrayMultiplier_1_io_in_valid", false,-1);
    tracep->declBit(c+2973,"ArrayMultiplier_1_io_in_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"ArrayMultiplier_1_io_in_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"ArrayMultiplier_1_io_in_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"ArrayMultiplier_1_io_in_bits_mask_3", false,-1);
    tracep->declBus(c+4793,"ArrayMultiplier_1_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+4794,"ArrayMultiplier_1_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+2970,"ArrayMultiplier_1_io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+1513,"ArrayMultiplier_1_io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+2985,"ArrayMultiplier_1_io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"ArrayMultiplier_1_io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"ArrayMultiplier_1_io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2996,"ArrayMultiplier_1_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"ArrayMultiplier_1_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"ArrayMultiplier_1_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4795,"ArrayMultiplier_1_io_out_ready", false,-1);
    tracep->declBit(c+4796,"ArrayMultiplier_1_io_out_valid", false,-1);
    tracep->declBit(c+4797,"ArrayMultiplier_1_io_out_bits_mask_0", false,-1);
    tracep->declBit(c+4798,"ArrayMultiplier_1_io_out_bits_mask_1", false,-1);
    tracep->declBit(c+4799,"ArrayMultiplier_1_io_out_bits_mask_2", false,-1);
    tracep->declBit(c+4800,"ArrayMultiplier_1_io_out_bits_mask_3", false,-1);
    tracep->declBus(c+4801,"ArrayMultiplier_1_io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+4802,"ArrayMultiplier_1_io_out_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+4803,"ArrayMultiplier_1_io_out_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+4804,"ArrayMultiplier_1_io_out_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+4805,"ArrayMultiplier_1_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+4806,"ArrayMultiplier_1_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4807,"ArrayMultiplier_1_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"ArrayMultiplier_2_clock", false,-1);
    tracep->declBit(c+52618,"ArrayMultiplier_2_reset", false,-1);
    tracep->declBit(c+4808,"ArrayMultiplier_2_io_in_ready", false,-1);
    tracep->declBit(c+3016,"ArrayMultiplier_2_io_in_valid", false,-1);
    tracep->declBit(c+2973,"ArrayMultiplier_2_io_in_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"ArrayMultiplier_2_io_in_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"ArrayMultiplier_2_io_in_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"ArrayMultiplier_2_io_in_bits_mask_3", false,-1);
    tracep->declBus(c+4809,"ArrayMultiplier_2_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+4810,"ArrayMultiplier_2_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+2971,"ArrayMultiplier_2_io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+1513,"ArrayMultiplier_2_io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+2985,"ArrayMultiplier_2_io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"ArrayMultiplier_2_io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"ArrayMultiplier_2_io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2996,"ArrayMultiplier_2_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"ArrayMultiplier_2_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"ArrayMultiplier_2_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4811,"ArrayMultiplier_2_io_out_ready", false,-1);
    tracep->declBit(c+4812,"ArrayMultiplier_2_io_out_valid", false,-1);
    tracep->declBit(c+4813,"ArrayMultiplier_2_io_out_bits_mask_0", false,-1);
    tracep->declBit(c+4814,"ArrayMultiplier_2_io_out_bits_mask_1", false,-1);
    tracep->declBit(c+4815,"ArrayMultiplier_2_io_out_bits_mask_2", false,-1);
    tracep->declBit(c+4816,"ArrayMultiplier_2_io_out_bits_mask_3", false,-1);
    tracep->declBus(c+4817,"ArrayMultiplier_2_io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+4818,"ArrayMultiplier_2_io_out_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+4819,"ArrayMultiplier_2_io_out_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+4820,"ArrayMultiplier_2_io_out_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+4821,"ArrayMultiplier_2_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+4822,"ArrayMultiplier_2_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4823,"ArrayMultiplier_2_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"ArrayMultiplier_3_clock", false,-1);
    tracep->declBit(c+52618,"ArrayMultiplier_3_reset", false,-1);
    tracep->declBit(c+4824,"ArrayMultiplier_3_io_in_ready", false,-1);
    tracep->declBit(c+3016,"ArrayMultiplier_3_io_in_valid", false,-1);
    tracep->declBit(c+2973,"ArrayMultiplier_3_io_in_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"ArrayMultiplier_3_io_in_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"ArrayMultiplier_3_io_in_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"ArrayMultiplier_3_io_in_bits_mask_3", false,-1);
    tracep->declBus(c+4825,"ArrayMultiplier_3_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+4826,"ArrayMultiplier_3_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+2972,"ArrayMultiplier_3_io_in_bits_c", false,-1, 31,0);
    tracep->declBus(c+1513,"ArrayMultiplier_3_io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+2985,"ArrayMultiplier_3_io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"ArrayMultiplier_3_io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"ArrayMultiplier_3_io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2996,"ArrayMultiplier_3_io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"ArrayMultiplier_3_io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"ArrayMultiplier_3_io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4827,"ArrayMultiplier_3_io_out_ready", false,-1);
    tracep->declBit(c+4828,"ArrayMultiplier_3_io_out_valid", false,-1);
    tracep->declBit(c+4829,"ArrayMultiplier_3_io_out_bits_mask_0", false,-1);
    tracep->declBit(c+4830,"ArrayMultiplier_3_io_out_bits_mask_1", false,-1);
    tracep->declBit(c+4831,"ArrayMultiplier_3_io_out_bits_mask_2", false,-1);
    tracep->declBit(c+4832,"ArrayMultiplier_3_io_out_bits_mask_3", false,-1);
    tracep->declBus(c+4833,"ArrayMultiplier_3_io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+4834,"ArrayMultiplier_3_io_out_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBus(c+4835,"ArrayMultiplier_3_io_out_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+4836,"ArrayMultiplier_3_io_out_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+4837,"ArrayMultiplier_3_io_out_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+4838,"ArrayMultiplier_3_io_out_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4839,"ArrayMultiplier_3_io_out_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"result_x_clock", false,-1);
    tracep->declBit(c+52618,"result_x_reset", false,-1);
    tracep->declBit(c+4840,"result_x_io_enq_ready", false,-1);
    tracep->declBit(c+4841,"result_x_io_enq_valid", false,-1);
    tracep->declBus(c+4785,"result_x_io_enq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+4789,"result_x_io_enq_bits_wxd", false,-1);
    tracep->declBus(c+4787,"result_x_io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+4786,"result_x_io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+4790,"result_x_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4791,"result_x_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3108,"result_x_io_deq_ready", false,-1);
    tracep->declBit(c+3109,"result_x_io_deq_valid", false,-1);
    tracep->declBus(c+3110,"result_x_io_deq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3111,"result_x_io_deq_bits_wxd", false,-1);
    tracep->declBus(c+3112,"result_x_io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3113,"result_x_io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3114,"result_x_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3115,"result_x_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"result_v_clock", false,-1);
    tracep->declBit(c+52618,"result_v_reset", false,-1);
    tracep->declBit(c+4842,"result_v_io_enq_ready", false,-1);
    tracep->declBit(c+4843,"result_v_io_enq_valid", false,-1);
    tracep->declBus(c+4785,"result_v_io_enq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+4801,"result_v_io_enq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+4817,"result_v_io_enq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+4833,"result_v_io_enq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+4781,"result_v_io_enq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+4782,"result_v_io_enq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+4783,"result_v_io_enq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+4784,"result_v_io_enq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+4788,"result_v_io_enq_bits_wvd", false,-1);
    tracep->declBus(c+4787,"result_v_io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+4786,"result_v_io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+4790,"result_v_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4791,"result_v_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3116,"result_v_io_deq_ready", false,-1);
    tracep->declBit(c+3117,"result_v_io_deq_valid", false,-1);
    tracep->declBus(c+3118,"result_v_io_deq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3119,"result_v_io_deq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3120,"result_v_io_deq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3121,"result_v_io_deq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3122,"result_v_io_deq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3123,"result_v_io_deq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3124,"result_v_io_deq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3125,"result_v_io_deq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3126,"result_v_io_deq_bits_wvd", false,-1);
    tracep->declBus(c+3127,"result_v_io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3128,"result_v_io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3129,"result_v_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3130,"result_v_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4789,"mul_0_out_bits_ctrl_wxd", false,-1);
    tracep->declBit(c+4805,"mul_1_out_bits_ctrl_wxd", false,-1);
    tracep->declBit(c+4821,"mul_2_out_bits_ctrl_wxd", false,-1);
    tracep->declBit(c+4837,"mul_3_out_bits_ctrl_wxd", false,-1);
    tracep->declBit(c+4780,"mul_0_out_valid", false,-1);
    tracep->declBit(c+4788,"mul_0_out_bits_ctrl_wfd", false,-1);
    tracep->pushNamePrefix("result_v ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+4842,"io_enq_ready", false,-1);
    tracep->declBit(c+4843,"io_enq_valid", false,-1);
    tracep->declBus(c+4785,"io_enq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+4801,"io_enq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+4817,"io_enq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+4833,"io_enq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+4781,"io_enq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+4782,"io_enq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+4783,"io_enq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+4784,"io_enq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+4788,"io_enq_bits_wvd", false,-1);
    tracep->declBus(c+4787,"io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+4786,"io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+4790,"io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4791,"io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3116,"io_deq_ready", false,-1);
    tracep->declBit(c+3117,"io_deq_valid", false,-1);
    tracep->declBus(c+3118,"io_deq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3119,"io_deq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3120,"io_deq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3121,"io_deq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3122,"io_deq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3123,"io_deq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3124,"io_deq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3125,"io_deq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3126,"io_deq_bits_wvd", false,-1);
    tracep->declBus(c+3127,"io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3128,"io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3129,"io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3130,"io_deq_bits_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4844+i*1,"ram_wb_wvd_rd_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3118,"ram_wb_wvd_rd_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+4785,"ram_wb_wvd_rd_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_0_MPORT_mask", false,-1);
    tracep->declBit(c+4845,"ram_wb_wvd_rd_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4846+i*1,"ram_wb_wvd_rd_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3119,"ram_wb_wvd_rd_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+4801,"ram_wb_wvd_rd_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_1_MPORT_mask", false,-1);
    tracep->declBit(c+4845,"ram_wb_wvd_rd_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4847+i*1,"ram_wb_wvd_rd_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3120,"ram_wb_wvd_rd_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+4817,"ram_wb_wvd_rd_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_2_MPORT_mask", false,-1);
    tracep->declBit(c+4845,"ram_wb_wvd_rd_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4848+i*1,"ram_wb_wvd_rd_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3121,"ram_wb_wvd_rd_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+4833,"ram_wb_wvd_rd_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_3_MPORT_mask", false,-1);
    tracep->declBit(c+4845,"ram_wb_wvd_rd_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4849+i*1,"ram_wvd_mask_0", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3122,"ram_wvd_mask_0_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+4781,"ram_wvd_mask_0_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_0_MPORT_mask", false,-1);
    tracep->declBit(c+4845,"ram_wvd_mask_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4850+i*1,"ram_wvd_mask_1", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3123,"ram_wvd_mask_1_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+4782,"ram_wvd_mask_1_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_1_MPORT_mask", false,-1);
    tracep->declBit(c+4845,"ram_wvd_mask_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4851+i*1,"ram_wvd_mask_2", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3124,"ram_wvd_mask_2_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+4783,"ram_wvd_mask_2_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_2_MPORT_mask", false,-1);
    tracep->declBit(c+4845,"ram_wvd_mask_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4852+i*1,"ram_wvd_mask_3", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3125,"ram_wvd_mask_3_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+4784,"ram_wvd_mask_3_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_3_MPORT_mask", false,-1);
    tracep->declBit(c+4845,"ram_wvd_mask_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4853+i*1,"ram_wvd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3126,"ram_wvd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+4788,"ram_wvd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_MPORT_mask", false,-1);
    tracep->declBit(c+4845,"ram_wvd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4854+i*1,"ram_reg_idxw", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_reg_idxw_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_reg_idxw_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3127,"ram_reg_idxw_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+4787,"ram_reg_idxw_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_reg_idxw_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_reg_idxw_MPORT_mask", false,-1);
    tracep->declBit(c+4845,"ram_reg_idxw_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4855+i*1,"ram_warp_id", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_warp_id_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_warp_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3128,"ram_warp_id_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+4786,"ram_warp_id_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_warp_id_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_warp_id_MPORT_mask", false,-1);
    tracep->declBit(c+4845,"ram_warp_id_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4856+i*1,"ram_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3129,"ram_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+4790,"ram_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+4845,"ram_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4857+i*1,"ram_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3130,"ram_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+4791,"ram_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+4845,"ram_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+3117,"maybe_full", false,-1);
    tracep->declBit(c+4858,"empty", false,-1);
    tracep->declBit(c+4845,"do_enq", false,-1);
    tracep->declBit(c+4859,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("result_x ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+4840,"io_enq_ready", false,-1);
    tracep->declBit(c+4841,"io_enq_valid", false,-1);
    tracep->declBus(c+4785,"io_enq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+4789,"io_enq_bits_wxd", false,-1);
    tracep->declBus(c+4787,"io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+4786,"io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+4790,"io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4791,"io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3108,"io_deq_ready", false,-1);
    tracep->declBit(c+3109,"io_deq_valid", false,-1);
    tracep->declBus(c+3110,"io_deq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3111,"io_deq_bits_wxd", false,-1);
    tracep->declBus(c+3112,"io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3113,"io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3114,"io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3115,"io_deq_bits_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4860+i*1,"ram_wb_wxd_rd", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wxd_rd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wxd_rd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3110,"ram_wb_wxd_rd_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+4785,"ram_wb_wxd_rd_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wxd_rd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wxd_rd_MPORT_mask", false,-1);
    tracep->declBit(c+4861,"ram_wb_wxd_rd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+4862+i*1,"ram_wxd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wxd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wxd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3111,"ram_wxd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+4789,"ram_wxd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wxd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wxd_MPORT_mask", false,-1);
    tracep->declBit(c+4861,"ram_wxd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4863+i*1,"ram_reg_idxw", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_reg_idxw_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_reg_idxw_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3112,"ram_reg_idxw_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+4787,"ram_reg_idxw_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_reg_idxw_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_reg_idxw_MPORT_mask", false,-1);
    tracep->declBit(c+4861,"ram_reg_idxw_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4864+i*1,"ram_warp_id", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_warp_id_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_warp_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3113,"ram_warp_id_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+4786,"ram_warp_id_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_warp_id_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_warp_id_MPORT_mask", false,-1);
    tracep->declBit(c+4861,"ram_warp_id_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4865+i*1,"ram_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3114,"ram_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+4790,"ram_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+4861,"ram_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+4866+i*1,"ram_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3115,"ram_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+4791,"ram_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+4861,"ram_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+3109,"maybe_full", false,-1);
    tracep->declBit(c+4867,"empty", false,-1);
    tracep->declBit(c+4861,"do_enq", false,-1);
    tracep->declBit(c+4868,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("operand_collector ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+2863,"io_control_ready", false,-1);
    tracep->declBit(c+2864,"io_control_valid", false,-1);
    tracep->declBus(c+2865,"io_control_bits_inst", false,-1, 31,0);
    tracep->declBus(c+2866,"io_control_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2867,"io_control_bits_fp", false,-1);
    tracep->declBus(c+2868,"io_control_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2869,"io_control_bits_simt_stack", false,-1);
    tracep->declBit(c+2870,"io_control_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2871,"io_control_bits_barrier", false,-1);
    tracep->declBus(c+2872,"io_control_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2873,"io_control_bits_reverse", false,-1);
    tracep->declBus(c+2874,"io_control_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2875,"io_control_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2876,"io_control_bits_isvec", false,-1);
    tracep->declBus(c+2877,"io_control_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2878,"io_control_bits_mask", false,-1);
    tracep->declBus(c+2879,"io_control_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2880,"io_control_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2881,"io_control_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2882,"io_control_bits_mem", false,-1);
    tracep->declBit(c+2883,"io_control_bits_mul", false,-1);
    tracep->declBus(c+2884,"io_control_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2885,"io_control_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2886,"io_control_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2887,"io_control_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2888,"io_control_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2889,"io_control_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"io_control_bits_wfd", false,-1);
    tracep->declBit(c+2891,"io_control_bits_sfu", false,-1);
    tracep->declBit(c+2892,"io_control_bits_readmask", false,-1);
    tracep->declBit(c+2893,"io_control_bits_writemask", false,-1);
    tracep->declBit(c+2894,"io_control_bits_wxd", false,-1);
    tracep->declBus(c+2895,"io_control_bits_pc", false,-1, 31,0);
    tracep->declBus(c+2896,"io_control_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2897,"io_control_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2898,"io_out_ready", false,-1);
    tracep->declBit(c+2899,"io_out_valid", false,-1);
    tracep->declBus(c+2900,"io_out_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+2901,"io_out_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+2902,"io_out_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+2903,"io_out_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+2904,"io_out_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+2905,"io_out_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+2906,"io_out_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+2907,"io_out_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+2908,"io_out_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+2909,"io_out_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+2910,"io_out_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+2911,"io_out_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+2912,"io_out_bits_mask_0", false,-1);
    tracep->declBit(c+2913,"io_out_bits_mask_1", false,-1);
    tracep->declBit(c+2914,"io_out_bits_mask_2", false,-1);
    tracep->declBit(c+2915,"io_out_bits_mask_3", false,-1);
    tracep->declBus(c+2916,"io_out_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+2917,"io_out_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+2918,"io_out_bits_control_fp", false,-1);
    tracep->declBus(c+2919,"io_out_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+2920,"io_out_bits_control_simt_stack", false,-1);
    tracep->declBit(c+2921,"io_out_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+2922,"io_out_bits_control_barrier", false,-1);
    tracep->declBus(c+2923,"io_out_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+2924,"io_out_bits_control_reverse", false,-1);
    tracep->declBit(c+2925,"io_out_bits_control_isvec", false,-1);
    tracep->declBit(c+2926,"io_out_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+2927,"io_out_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2928,"io_out_bits_control_mem", false,-1);
    tracep->declBit(c+2929,"io_out_bits_control_mul", false,-1);
    tracep->declBus(c+2930,"io_out_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2931,"io_out_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+2932,"io_out_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2933,"io_out_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2934,"io_out_bits_control_wfd", false,-1);
    tracep->declBit(c+2935,"io_out_bits_control_sfu", false,-1);
    tracep->declBit(c+2936,"io_out_bits_control_readmask", false,-1);
    tracep->declBit(c+2937,"io_out_bits_control_writemask", false,-1);
    tracep->declBit(c+2938,"io_out_bits_control_wxd", false,-1);
    tracep->declBus(c+2939,"io_out_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+2940,"io_out_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2941,"io_out_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2942,"io_writeScalarCtrl_valid", false,-1);
    tracep->declBus(c+2943,"io_writeScalarCtrl_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+2944,"io_writeScalarCtrl_bits_wxd", false,-1);
    tracep->declBus(c+2945,"io_writeScalarCtrl_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+2946,"io_writeScalarCtrl_bits_warp_id", false,-1, 1,0);
    tracep->declBit(c+2947,"io_writeVecCtrl_valid", false,-1);
    tracep->declBus(c+2948,"io_writeVecCtrl_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+2949,"io_writeVecCtrl_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+2950,"io_writeVecCtrl_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+2951,"io_writeVecCtrl_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+2952,"io_writeVecCtrl_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+2953,"io_writeVecCtrl_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+2954,"io_writeVecCtrl_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+2955,"io_writeVecCtrl_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+2956,"io_writeVecCtrl_bits_wvd", false,-1);
    tracep->declBus(c+2957,"io_writeVecCtrl_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+2958,"io_writeVecCtrl_bits_warp_id", false,-1, 1,0);
    tracep->declBit(c+52617,"collectorUnit_clock", false,-1);
    tracep->declBit(c+52618,"collectorUnit_reset", false,-1);
    tracep->declBit(c+4869,"collectorUnit_io_control_ready", false,-1);
    tracep->declBit(c+4870,"collectorUnit_io_control_valid", false,-1);
    tracep->declBus(c+2865,"collectorUnit_io_control_bits_inst", false,-1, 31,0);
    tracep->declBus(c+2866,"collectorUnit_io_control_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2867,"collectorUnit_io_control_bits_fp", false,-1);
    tracep->declBus(c+2868,"collectorUnit_io_control_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2869,"collectorUnit_io_control_bits_simt_stack", false,-1);
    tracep->declBit(c+2870,"collectorUnit_io_control_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2871,"collectorUnit_io_control_bits_barrier", false,-1);
    tracep->declBus(c+2872,"collectorUnit_io_control_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2873,"collectorUnit_io_control_bits_reverse", false,-1);
    tracep->declBus(c+2874,"collectorUnit_io_control_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2875,"collectorUnit_io_control_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2876,"collectorUnit_io_control_bits_isvec", false,-1);
    tracep->declBus(c+2877,"collectorUnit_io_control_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2878,"collectorUnit_io_control_bits_mask", false,-1);
    tracep->declBus(c+2879,"collectorUnit_io_control_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2880,"collectorUnit_io_control_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2881,"collectorUnit_io_control_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2882,"collectorUnit_io_control_bits_mem", false,-1);
    tracep->declBit(c+2883,"collectorUnit_io_control_bits_mul", false,-1);
    tracep->declBus(c+2884,"collectorUnit_io_control_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2885,"collectorUnit_io_control_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2886,"collectorUnit_io_control_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2887,"collectorUnit_io_control_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2888,"collectorUnit_io_control_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2889,"collectorUnit_io_control_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"collectorUnit_io_control_bits_wfd", false,-1);
    tracep->declBit(c+2891,"collectorUnit_io_control_bits_sfu", false,-1);
    tracep->declBit(c+2892,"collectorUnit_io_control_bits_readmask", false,-1);
    tracep->declBit(c+2893,"collectorUnit_io_control_bits_writemask", false,-1);
    tracep->declBit(c+2894,"collectorUnit_io_control_bits_wxd", false,-1);
    tracep->declBus(c+2895,"collectorUnit_io_control_bits_pc", false,-1, 31,0);
    tracep->declBus(c+2896,"collectorUnit_io_control_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2897,"collectorUnit_io_control_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4871,"collectorUnit_io_bankIn_0_ready", false,-1);
    tracep->declBit(c+4872,"collectorUnit_io_bankIn_0_valid", false,-1);
    tracep->declBus(c+4873,"collectorUnit_io_bankIn_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4874,"collectorUnit_io_bankIn_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4875,"collectorUnit_io_bankIn_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4876,"collectorUnit_io_bankIn_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4877,"collectorUnit_io_bankIn_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4878,"collectorUnit_io_bankIn_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+4879,"collectorUnit_io_bankIn_1_ready", false,-1);
    tracep->declBit(c+4880,"collectorUnit_io_bankIn_1_valid", false,-1);
    tracep->declBus(c+4881,"collectorUnit_io_bankIn_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4882,"collectorUnit_io_bankIn_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4883,"collectorUnit_io_bankIn_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4884,"collectorUnit_io_bankIn_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4885,"collectorUnit_io_bankIn_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4886,"collectorUnit_io_bankIn_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+4887,"collectorUnit_io_bankIn_2_ready", false,-1);
    tracep->declBit(c+4888,"collectorUnit_io_bankIn_2_valid", false,-1);
    tracep->declBus(c+4889,"collectorUnit_io_bankIn_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4890,"collectorUnit_io_bankIn_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4891,"collectorUnit_io_bankIn_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4892,"collectorUnit_io_bankIn_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4893,"collectorUnit_io_bankIn_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4894,"collectorUnit_io_bankIn_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+4895,"collectorUnit_io_bankIn_3_ready", false,-1);
    tracep->declBit(c+4896,"collectorUnit_io_bankIn_3_valid", false,-1);
    tracep->declBus(c+4897,"collectorUnit_io_bankIn_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4898,"collectorUnit_io_bankIn_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4899,"collectorUnit_io_bankIn_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4900,"collectorUnit_io_bankIn_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4901,"collectorUnit_io_bankIn_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4902,"collectorUnit_io_bankIn_3_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+2898,"collectorUnit_io_issue_ready", false,-1);
    tracep->declBit(c+4903,"collectorUnit_io_issue_valid", false,-1);
    tracep->declBus(c+4904,"collectorUnit_io_issue_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+4905,"collectorUnit_io_issue_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+4906,"collectorUnit_io_issue_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+4907,"collectorUnit_io_issue_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+4908,"collectorUnit_io_issue_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+4909,"collectorUnit_io_issue_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+4910,"collectorUnit_io_issue_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+4911,"collectorUnit_io_issue_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+4912,"collectorUnit_io_issue_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+4913,"collectorUnit_io_issue_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+4914,"collectorUnit_io_issue_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+4915,"collectorUnit_io_issue_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+4916,"collectorUnit_io_issue_bits_mask_0", false,-1);
    tracep->declBit(c+4917,"collectorUnit_io_issue_bits_mask_1", false,-1);
    tracep->declBit(c+4918,"collectorUnit_io_issue_bits_mask_2", false,-1);
    tracep->declBit(c+4919,"collectorUnit_io_issue_bits_mask_3", false,-1);
    tracep->declBus(c+4920,"collectorUnit_io_issue_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+4921,"collectorUnit_io_issue_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+4922,"collectorUnit_io_issue_bits_control_fp", false,-1);
    tracep->declBus(c+4923,"collectorUnit_io_issue_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+4924,"collectorUnit_io_issue_bits_control_simt_stack", false,-1);
    tracep->declBit(c+4925,"collectorUnit_io_issue_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+4926,"collectorUnit_io_issue_bits_control_barrier", false,-1);
    tracep->declBus(c+4927,"collectorUnit_io_issue_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+4928,"collectorUnit_io_issue_bits_control_reverse", false,-1);
    tracep->declBit(c+4929,"collectorUnit_io_issue_bits_control_isvec", false,-1);
    tracep->declBit(c+4930,"collectorUnit_io_issue_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+4931,"collectorUnit_io_issue_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+4932,"collectorUnit_io_issue_bits_control_mem", false,-1);
    tracep->declBit(c+4933,"collectorUnit_io_issue_bits_control_mul", false,-1);
    tracep->declBus(c+4934,"collectorUnit_io_issue_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+4935,"collectorUnit_io_issue_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+4936,"collectorUnit_io_issue_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+4937,"collectorUnit_io_issue_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+4938,"collectorUnit_io_issue_bits_control_wfd", false,-1);
    tracep->declBit(c+4939,"collectorUnit_io_issue_bits_control_sfu", false,-1);
    tracep->declBit(c+4940,"collectorUnit_io_issue_bits_control_readmask", false,-1);
    tracep->declBit(c+4941,"collectorUnit_io_issue_bits_control_writemask", false,-1);
    tracep->declBit(c+4942,"collectorUnit_io_issue_bits_control_wxd", false,-1);
    tracep->declBus(c+4943,"collectorUnit_io_issue_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+4944,"collectorUnit_io_issue_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4945,"collectorUnit_io_issue_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4946,"collectorUnit_io_outArbiterIO_0_valid", false,-1);
    tracep->declBus(c+4947,"collectorUnit_io_outArbiterIO_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4948,"collectorUnit_io_outArbiterIO_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+4949,"collectorUnit_io_outArbiterIO_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+4950,"collectorUnit_io_outArbiterIO_1_valid", false,-1);
    tracep->declBus(c+4951,"collectorUnit_io_outArbiterIO_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4952,"collectorUnit_io_outArbiterIO_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+4953,"collectorUnit_io_outArbiterIO_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+4954,"collectorUnit_io_outArbiterIO_2_valid", false,-1);
    tracep->declBus(c+4955,"collectorUnit_io_outArbiterIO_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4956,"collectorUnit_io_outArbiterIO_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+4957,"collectorUnit_io_outArbiterIO_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+4958,"collectorUnit_io_outArbiterIO_3_valid", false,-1);
    tracep->declBus(c+4959,"collectorUnit_io_outArbiterIO_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4960,"collectorUnit_io_outArbiterIO_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+52617,"collectorUnit_1_clock", false,-1);
    tracep->declBit(c+52618,"collectorUnit_1_reset", false,-1);
    tracep->declBit(c+4961,"collectorUnit_1_io_control_ready", false,-1);
    tracep->declBit(c+4962,"collectorUnit_1_io_control_valid", false,-1);
    tracep->declBus(c+2865,"collectorUnit_1_io_control_bits_inst", false,-1, 31,0);
    tracep->declBus(c+2866,"collectorUnit_1_io_control_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2867,"collectorUnit_1_io_control_bits_fp", false,-1);
    tracep->declBus(c+2868,"collectorUnit_1_io_control_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2869,"collectorUnit_1_io_control_bits_simt_stack", false,-1);
    tracep->declBit(c+2870,"collectorUnit_1_io_control_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2871,"collectorUnit_1_io_control_bits_barrier", false,-1);
    tracep->declBus(c+2872,"collectorUnit_1_io_control_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2873,"collectorUnit_1_io_control_bits_reverse", false,-1);
    tracep->declBus(c+2874,"collectorUnit_1_io_control_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2875,"collectorUnit_1_io_control_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2876,"collectorUnit_1_io_control_bits_isvec", false,-1);
    tracep->declBus(c+2877,"collectorUnit_1_io_control_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2878,"collectorUnit_1_io_control_bits_mask", false,-1);
    tracep->declBus(c+2879,"collectorUnit_1_io_control_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2880,"collectorUnit_1_io_control_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2881,"collectorUnit_1_io_control_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2882,"collectorUnit_1_io_control_bits_mem", false,-1);
    tracep->declBit(c+2883,"collectorUnit_1_io_control_bits_mul", false,-1);
    tracep->declBus(c+2884,"collectorUnit_1_io_control_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2885,"collectorUnit_1_io_control_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2886,"collectorUnit_1_io_control_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2887,"collectorUnit_1_io_control_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2888,"collectorUnit_1_io_control_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2889,"collectorUnit_1_io_control_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"collectorUnit_1_io_control_bits_wfd", false,-1);
    tracep->declBit(c+2891,"collectorUnit_1_io_control_bits_sfu", false,-1);
    tracep->declBit(c+2892,"collectorUnit_1_io_control_bits_readmask", false,-1);
    tracep->declBit(c+2893,"collectorUnit_1_io_control_bits_writemask", false,-1);
    tracep->declBit(c+2894,"collectorUnit_1_io_control_bits_wxd", false,-1);
    tracep->declBus(c+2895,"collectorUnit_1_io_control_bits_pc", false,-1, 31,0);
    tracep->declBus(c+2896,"collectorUnit_1_io_control_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2897,"collectorUnit_1_io_control_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4963,"collectorUnit_1_io_bankIn_0_ready", false,-1);
    tracep->declBit(c+4964,"collectorUnit_1_io_bankIn_0_valid", false,-1);
    tracep->declBus(c+4965,"collectorUnit_1_io_bankIn_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4966,"collectorUnit_1_io_bankIn_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4967,"collectorUnit_1_io_bankIn_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4968,"collectorUnit_1_io_bankIn_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4969,"collectorUnit_1_io_bankIn_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4970,"collectorUnit_1_io_bankIn_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+4971,"collectorUnit_1_io_bankIn_1_ready", false,-1);
    tracep->declBit(c+4972,"collectorUnit_1_io_bankIn_1_valid", false,-1);
    tracep->declBus(c+4973,"collectorUnit_1_io_bankIn_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4974,"collectorUnit_1_io_bankIn_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4975,"collectorUnit_1_io_bankIn_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4976,"collectorUnit_1_io_bankIn_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4977,"collectorUnit_1_io_bankIn_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4978,"collectorUnit_1_io_bankIn_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+4979,"collectorUnit_1_io_bankIn_2_ready", false,-1);
    tracep->declBit(c+4980,"collectorUnit_1_io_bankIn_2_valid", false,-1);
    tracep->declBus(c+4981,"collectorUnit_1_io_bankIn_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4982,"collectorUnit_1_io_bankIn_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4983,"collectorUnit_1_io_bankIn_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4984,"collectorUnit_1_io_bankIn_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4985,"collectorUnit_1_io_bankIn_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4986,"collectorUnit_1_io_bankIn_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+4987,"collectorUnit_1_io_bankIn_3_ready", false,-1);
    tracep->declBit(c+4988,"collectorUnit_1_io_bankIn_3_valid", false,-1);
    tracep->declBus(c+4989,"collectorUnit_1_io_bankIn_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4990,"collectorUnit_1_io_bankIn_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4991,"collectorUnit_1_io_bankIn_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4992,"collectorUnit_1_io_bankIn_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4993,"collectorUnit_1_io_bankIn_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4994,"collectorUnit_1_io_bankIn_3_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+4995,"collectorUnit_1_io_issue_ready", false,-1);
    tracep->declBit(c+4996,"collectorUnit_1_io_issue_valid", false,-1);
    tracep->declBus(c+4997,"collectorUnit_1_io_issue_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+4998,"collectorUnit_1_io_issue_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+4999,"collectorUnit_1_io_issue_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+5000,"collectorUnit_1_io_issue_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+5001,"collectorUnit_1_io_issue_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+5002,"collectorUnit_1_io_issue_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+5003,"collectorUnit_1_io_issue_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+5004,"collectorUnit_1_io_issue_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+5005,"collectorUnit_1_io_issue_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+5006,"collectorUnit_1_io_issue_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+5007,"collectorUnit_1_io_issue_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+5008,"collectorUnit_1_io_issue_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+5009,"collectorUnit_1_io_issue_bits_mask_0", false,-1);
    tracep->declBit(c+5010,"collectorUnit_1_io_issue_bits_mask_1", false,-1);
    tracep->declBit(c+5011,"collectorUnit_1_io_issue_bits_mask_2", false,-1);
    tracep->declBit(c+5012,"collectorUnit_1_io_issue_bits_mask_3", false,-1);
    tracep->declBus(c+5013,"collectorUnit_1_io_issue_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+5014,"collectorUnit_1_io_issue_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+5015,"collectorUnit_1_io_issue_bits_control_fp", false,-1);
    tracep->declBus(c+5016,"collectorUnit_1_io_issue_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+5017,"collectorUnit_1_io_issue_bits_control_simt_stack", false,-1);
    tracep->declBit(c+5018,"collectorUnit_1_io_issue_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+5019,"collectorUnit_1_io_issue_bits_control_barrier", false,-1);
    tracep->declBus(c+5020,"collectorUnit_1_io_issue_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+5021,"collectorUnit_1_io_issue_bits_control_reverse", false,-1);
    tracep->declBit(c+5022,"collectorUnit_1_io_issue_bits_control_isvec", false,-1);
    tracep->declBit(c+5023,"collectorUnit_1_io_issue_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+5024,"collectorUnit_1_io_issue_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+5025,"collectorUnit_1_io_issue_bits_control_mem", false,-1);
    tracep->declBit(c+5026,"collectorUnit_1_io_issue_bits_control_mul", false,-1);
    tracep->declBus(c+5027,"collectorUnit_1_io_issue_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+5028,"collectorUnit_1_io_issue_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+5029,"collectorUnit_1_io_issue_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+5030,"collectorUnit_1_io_issue_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+5031,"collectorUnit_1_io_issue_bits_control_wfd", false,-1);
    tracep->declBit(c+5032,"collectorUnit_1_io_issue_bits_control_sfu", false,-1);
    tracep->declBit(c+5033,"collectorUnit_1_io_issue_bits_control_readmask", false,-1);
    tracep->declBit(c+5034,"collectorUnit_1_io_issue_bits_control_writemask", false,-1);
    tracep->declBit(c+5035,"collectorUnit_1_io_issue_bits_control_wxd", false,-1);
    tracep->declBus(c+5036,"collectorUnit_1_io_issue_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+5037,"collectorUnit_1_io_issue_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+5038,"collectorUnit_1_io_issue_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+5039,"collectorUnit_1_io_outArbiterIO_0_valid", false,-1);
    tracep->declBus(c+5040,"collectorUnit_1_io_outArbiterIO_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5041,"collectorUnit_1_io_outArbiterIO_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5042,"collectorUnit_1_io_outArbiterIO_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5043,"collectorUnit_1_io_outArbiterIO_1_valid", false,-1);
    tracep->declBus(c+5044,"collectorUnit_1_io_outArbiterIO_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5045,"collectorUnit_1_io_outArbiterIO_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5046,"collectorUnit_1_io_outArbiterIO_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5047,"collectorUnit_1_io_outArbiterIO_2_valid", false,-1);
    tracep->declBus(c+5048,"collectorUnit_1_io_outArbiterIO_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5049,"collectorUnit_1_io_outArbiterIO_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5050,"collectorUnit_1_io_outArbiterIO_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5051,"collectorUnit_1_io_outArbiterIO_3_valid", false,-1);
    tracep->declBus(c+5052,"collectorUnit_1_io_outArbiterIO_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5053,"collectorUnit_1_io_outArbiterIO_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+52617,"collectorUnit_2_clock", false,-1);
    tracep->declBit(c+52618,"collectorUnit_2_reset", false,-1);
    tracep->declBit(c+5054,"collectorUnit_2_io_control_ready", false,-1);
    tracep->declBit(c+5055,"collectorUnit_2_io_control_valid", false,-1);
    tracep->declBus(c+2865,"collectorUnit_2_io_control_bits_inst", false,-1, 31,0);
    tracep->declBus(c+2866,"collectorUnit_2_io_control_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2867,"collectorUnit_2_io_control_bits_fp", false,-1);
    tracep->declBus(c+2868,"collectorUnit_2_io_control_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2869,"collectorUnit_2_io_control_bits_simt_stack", false,-1);
    tracep->declBit(c+2870,"collectorUnit_2_io_control_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2871,"collectorUnit_2_io_control_bits_barrier", false,-1);
    tracep->declBus(c+2872,"collectorUnit_2_io_control_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2873,"collectorUnit_2_io_control_bits_reverse", false,-1);
    tracep->declBus(c+2874,"collectorUnit_2_io_control_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2875,"collectorUnit_2_io_control_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2876,"collectorUnit_2_io_control_bits_isvec", false,-1);
    tracep->declBus(c+2877,"collectorUnit_2_io_control_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2878,"collectorUnit_2_io_control_bits_mask", false,-1);
    tracep->declBus(c+2879,"collectorUnit_2_io_control_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2880,"collectorUnit_2_io_control_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2881,"collectorUnit_2_io_control_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2882,"collectorUnit_2_io_control_bits_mem", false,-1);
    tracep->declBit(c+2883,"collectorUnit_2_io_control_bits_mul", false,-1);
    tracep->declBus(c+2884,"collectorUnit_2_io_control_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2885,"collectorUnit_2_io_control_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2886,"collectorUnit_2_io_control_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2887,"collectorUnit_2_io_control_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2888,"collectorUnit_2_io_control_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2889,"collectorUnit_2_io_control_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"collectorUnit_2_io_control_bits_wfd", false,-1);
    tracep->declBit(c+2891,"collectorUnit_2_io_control_bits_sfu", false,-1);
    tracep->declBit(c+2892,"collectorUnit_2_io_control_bits_readmask", false,-1);
    tracep->declBit(c+2893,"collectorUnit_2_io_control_bits_writemask", false,-1);
    tracep->declBit(c+2894,"collectorUnit_2_io_control_bits_wxd", false,-1);
    tracep->declBus(c+2895,"collectorUnit_2_io_control_bits_pc", false,-1, 31,0);
    tracep->declBus(c+2896,"collectorUnit_2_io_control_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2897,"collectorUnit_2_io_control_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+5056,"collectorUnit_2_io_bankIn_0_ready", false,-1);
    tracep->declBit(c+5057,"collectorUnit_2_io_bankIn_0_valid", false,-1);
    tracep->declBus(c+5058,"collectorUnit_2_io_bankIn_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5059,"collectorUnit_2_io_bankIn_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5060,"collectorUnit_2_io_bankIn_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5061,"collectorUnit_2_io_bankIn_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5062,"collectorUnit_2_io_bankIn_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5063,"collectorUnit_2_io_bankIn_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5064,"collectorUnit_2_io_bankIn_1_ready", false,-1);
    tracep->declBit(c+5065,"collectorUnit_2_io_bankIn_1_valid", false,-1);
    tracep->declBus(c+5066,"collectorUnit_2_io_bankIn_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5067,"collectorUnit_2_io_bankIn_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5068,"collectorUnit_2_io_bankIn_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5069,"collectorUnit_2_io_bankIn_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5070,"collectorUnit_2_io_bankIn_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5071,"collectorUnit_2_io_bankIn_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5072,"collectorUnit_2_io_bankIn_2_ready", false,-1);
    tracep->declBit(c+5073,"collectorUnit_2_io_bankIn_2_valid", false,-1);
    tracep->declBus(c+5074,"collectorUnit_2_io_bankIn_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5075,"collectorUnit_2_io_bankIn_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5076,"collectorUnit_2_io_bankIn_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5077,"collectorUnit_2_io_bankIn_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5078,"collectorUnit_2_io_bankIn_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5079,"collectorUnit_2_io_bankIn_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5080,"collectorUnit_2_io_bankIn_3_ready", false,-1);
    tracep->declBit(c+5081,"collectorUnit_2_io_bankIn_3_valid", false,-1);
    tracep->declBus(c+5082,"collectorUnit_2_io_bankIn_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5083,"collectorUnit_2_io_bankIn_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5084,"collectorUnit_2_io_bankIn_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5085,"collectorUnit_2_io_bankIn_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5086,"collectorUnit_2_io_bankIn_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5087,"collectorUnit_2_io_bankIn_3_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5088,"collectorUnit_2_io_issue_ready", false,-1);
    tracep->declBit(c+5089,"collectorUnit_2_io_issue_valid", false,-1);
    tracep->declBus(c+5090,"collectorUnit_2_io_issue_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+5091,"collectorUnit_2_io_issue_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+5092,"collectorUnit_2_io_issue_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+5093,"collectorUnit_2_io_issue_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+5094,"collectorUnit_2_io_issue_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+5095,"collectorUnit_2_io_issue_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+5096,"collectorUnit_2_io_issue_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+5097,"collectorUnit_2_io_issue_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+5098,"collectorUnit_2_io_issue_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+5099,"collectorUnit_2_io_issue_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+5100,"collectorUnit_2_io_issue_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+5101,"collectorUnit_2_io_issue_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+5102,"collectorUnit_2_io_issue_bits_mask_0", false,-1);
    tracep->declBit(c+5103,"collectorUnit_2_io_issue_bits_mask_1", false,-1);
    tracep->declBit(c+5104,"collectorUnit_2_io_issue_bits_mask_2", false,-1);
    tracep->declBit(c+5105,"collectorUnit_2_io_issue_bits_mask_3", false,-1);
    tracep->declBus(c+5106,"collectorUnit_2_io_issue_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+5107,"collectorUnit_2_io_issue_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+5108,"collectorUnit_2_io_issue_bits_control_fp", false,-1);
    tracep->declBus(c+5109,"collectorUnit_2_io_issue_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+5110,"collectorUnit_2_io_issue_bits_control_simt_stack", false,-1);
    tracep->declBit(c+5111,"collectorUnit_2_io_issue_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+5112,"collectorUnit_2_io_issue_bits_control_barrier", false,-1);
    tracep->declBus(c+5113,"collectorUnit_2_io_issue_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+5114,"collectorUnit_2_io_issue_bits_control_reverse", false,-1);
    tracep->declBit(c+5115,"collectorUnit_2_io_issue_bits_control_isvec", false,-1);
    tracep->declBit(c+5116,"collectorUnit_2_io_issue_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+5117,"collectorUnit_2_io_issue_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+5118,"collectorUnit_2_io_issue_bits_control_mem", false,-1);
    tracep->declBit(c+5119,"collectorUnit_2_io_issue_bits_control_mul", false,-1);
    tracep->declBus(c+5120,"collectorUnit_2_io_issue_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+5121,"collectorUnit_2_io_issue_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+5122,"collectorUnit_2_io_issue_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+5123,"collectorUnit_2_io_issue_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+5124,"collectorUnit_2_io_issue_bits_control_wfd", false,-1);
    tracep->declBit(c+5125,"collectorUnit_2_io_issue_bits_control_sfu", false,-1);
    tracep->declBit(c+5126,"collectorUnit_2_io_issue_bits_control_readmask", false,-1);
    tracep->declBit(c+5127,"collectorUnit_2_io_issue_bits_control_writemask", false,-1);
    tracep->declBit(c+5128,"collectorUnit_2_io_issue_bits_control_wxd", false,-1);
    tracep->declBus(c+5129,"collectorUnit_2_io_issue_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+5130,"collectorUnit_2_io_issue_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+5131,"collectorUnit_2_io_issue_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+5132,"collectorUnit_2_io_outArbiterIO_0_valid", false,-1);
    tracep->declBus(c+5133,"collectorUnit_2_io_outArbiterIO_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5134,"collectorUnit_2_io_outArbiterIO_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5135,"collectorUnit_2_io_outArbiterIO_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5136,"collectorUnit_2_io_outArbiterIO_1_valid", false,-1);
    tracep->declBus(c+5137,"collectorUnit_2_io_outArbiterIO_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5138,"collectorUnit_2_io_outArbiterIO_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5139,"collectorUnit_2_io_outArbiterIO_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5140,"collectorUnit_2_io_outArbiterIO_2_valid", false,-1);
    tracep->declBus(c+5141,"collectorUnit_2_io_outArbiterIO_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5142,"collectorUnit_2_io_outArbiterIO_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5143,"collectorUnit_2_io_outArbiterIO_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5144,"collectorUnit_2_io_outArbiterIO_3_valid", false,-1);
    tracep->declBus(c+5145,"collectorUnit_2_io_outArbiterIO_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5146,"collectorUnit_2_io_outArbiterIO_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+52617,"collectorUnit_3_clock", false,-1);
    tracep->declBit(c+52618,"collectorUnit_3_reset", false,-1);
    tracep->declBit(c+5147,"collectorUnit_3_io_control_ready", false,-1);
    tracep->declBit(c+5148,"collectorUnit_3_io_control_valid", false,-1);
    tracep->declBus(c+2865,"collectorUnit_3_io_control_bits_inst", false,-1, 31,0);
    tracep->declBus(c+2866,"collectorUnit_3_io_control_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2867,"collectorUnit_3_io_control_bits_fp", false,-1);
    tracep->declBus(c+2868,"collectorUnit_3_io_control_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2869,"collectorUnit_3_io_control_bits_simt_stack", false,-1);
    tracep->declBit(c+2870,"collectorUnit_3_io_control_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2871,"collectorUnit_3_io_control_bits_barrier", false,-1);
    tracep->declBus(c+2872,"collectorUnit_3_io_control_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2873,"collectorUnit_3_io_control_bits_reverse", false,-1);
    tracep->declBus(c+2874,"collectorUnit_3_io_control_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2875,"collectorUnit_3_io_control_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2876,"collectorUnit_3_io_control_bits_isvec", false,-1);
    tracep->declBus(c+2877,"collectorUnit_3_io_control_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2878,"collectorUnit_3_io_control_bits_mask", false,-1);
    tracep->declBus(c+2879,"collectorUnit_3_io_control_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2880,"collectorUnit_3_io_control_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2881,"collectorUnit_3_io_control_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2882,"collectorUnit_3_io_control_bits_mem", false,-1);
    tracep->declBit(c+2883,"collectorUnit_3_io_control_bits_mul", false,-1);
    tracep->declBus(c+2884,"collectorUnit_3_io_control_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2885,"collectorUnit_3_io_control_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2886,"collectorUnit_3_io_control_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2887,"collectorUnit_3_io_control_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2888,"collectorUnit_3_io_control_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2889,"collectorUnit_3_io_control_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"collectorUnit_3_io_control_bits_wfd", false,-1);
    tracep->declBit(c+2891,"collectorUnit_3_io_control_bits_sfu", false,-1);
    tracep->declBit(c+2892,"collectorUnit_3_io_control_bits_readmask", false,-1);
    tracep->declBit(c+2893,"collectorUnit_3_io_control_bits_writemask", false,-1);
    tracep->declBit(c+2894,"collectorUnit_3_io_control_bits_wxd", false,-1);
    tracep->declBus(c+2895,"collectorUnit_3_io_control_bits_pc", false,-1, 31,0);
    tracep->declBus(c+2896,"collectorUnit_3_io_control_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2897,"collectorUnit_3_io_control_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+5149,"collectorUnit_3_io_bankIn_0_ready", false,-1);
    tracep->declBit(c+5150,"collectorUnit_3_io_bankIn_0_valid", false,-1);
    tracep->declBus(c+5151,"collectorUnit_3_io_bankIn_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5152,"collectorUnit_3_io_bankIn_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5153,"collectorUnit_3_io_bankIn_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5154,"collectorUnit_3_io_bankIn_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5155,"collectorUnit_3_io_bankIn_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5156,"collectorUnit_3_io_bankIn_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5157,"collectorUnit_3_io_bankIn_1_ready", false,-1);
    tracep->declBit(c+5158,"collectorUnit_3_io_bankIn_1_valid", false,-1);
    tracep->declBus(c+5159,"collectorUnit_3_io_bankIn_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5160,"collectorUnit_3_io_bankIn_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5161,"collectorUnit_3_io_bankIn_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5162,"collectorUnit_3_io_bankIn_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5163,"collectorUnit_3_io_bankIn_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5164,"collectorUnit_3_io_bankIn_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5165,"collectorUnit_3_io_bankIn_2_ready", false,-1);
    tracep->declBit(c+5166,"collectorUnit_3_io_bankIn_2_valid", false,-1);
    tracep->declBus(c+5167,"collectorUnit_3_io_bankIn_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5168,"collectorUnit_3_io_bankIn_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5169,"collectorUnit_3_io_bankIn_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5170,"collectorUnit_3_io_bankIn_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5171,"collectorUnit_3_io_bankIn_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5172,"collectorUnit_3_io_bankIn_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5173,"collectorUnit_3_io_bankIn_3_ready", false,-1);
    tracep->declBit(c+5174,"collectorUnit_3_io_bankIn_3_valid", false,-1);
    tracep->declBus(c+5175,"collectorUnit_3_io_bankIn_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5176,"collectorUnit_3_io_bankIn_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5177,"collectorUnit_3_io_bankIn_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5178,"collectorUnit_3_io_bankIn_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5179,"collectorUnit_3_io_bankIn_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5180,"collectorUnit_3_io_bankIn_3_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5181,"collectorUnit_3_io_issue_ready", false,-1);
    tracep->declBit(c+5182,"collectorUnit_3_io_issue_valid", false,-1);
    tracep->declBus(c+5183,"collectorUnit_3_io_issue_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+5184,"collectorUnit_3_io_issue_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+5185,"collectorUnit_3_io_issue_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+5186,"collectorUnit_3_io_issue_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+5187,"collectorUnit_3_io_issue_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+5188,"collectorUnit_3_io_issue_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+5189,"collectorUnit_3_io_issue_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+5190,"collectorUnit_3_io_issue_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+5191,"collectorUnit_3_io_issue_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+5192,"collectorUnit_3_io_issue_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+5193,"collectorUnit_3_io_issue_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+5194,"collectorUnit_3_io_issue_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+5195,"collectorUnit_3_io_issue_bits_mask_0", false,-1);
    tracep->declBit(c+5196,"collectorUnit_3_io_issue_bits_mask_1", false,-1);
    tracep->declBit(c+5197,"collectorUnit_3_io_issue_bits_mask_2", false,-1);
    tracep->declBit(c+5198,"collectorUnit_3_io_issue_bits_mask_3", false,-1);
    tracep->declBus(c+5199,"collectorUnit_3_io_issue_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+5200,"collectorUnit_3_io_issue_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+5201,"collectorUnit_3_io_issue_bits_control_fp", false,-1);
    tracep->declBus(c+5202,"collectorUnit_3_io_issue_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+5203,"collectorUnit_3_io_issue_bits_control_simt_stack", false,-1);
    tracep->declBit(c+5204,"collectorUnit_3_io_issue_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+5205,"collectorUnit_3_io_issue_bits_control_barrier", false,-1);
    tracep->declBus(c+5206,"collectorUnit_3_io_issue_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+5207,"collectorUnit_3_io_issue_bits_control_reverse", false,-1);
    tracep->declBit(c+5208,"collectorUnit_3_io_issue_bits_control_isvec", false,-1);
    tracep->declBit(c+5209,"collectorUnit_3_io_issue_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+5210,"collectorUnit_3_io_issue_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+5211,"collectorUnit_3_io_issue_bits_control_mem", false,-1);
    tracep->declBit(c+5212,"collectorUnit_3_io_issue_bits_control_mul", false,-1);
    tracep->declBus(c+5213,"collectorUnit_3_io_issue_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+5214,"collectorUnit_3_io_issue_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+5215,"collectorUnit_3_io_issue_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+5216,"collectorUnit_3_io_issue_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+5217,"collectorUnit_3_io_issue_bits_control_wfd", false,-1);
    tracep->declBit(c+5218,"collectorUnit_3_io_issue_bits_control_sfu", false,-1);
    tracep->declBit(c+5219,"collectorUnit_3_io_issue_bits_control_readmask", false,-1);
    tracep->declBit(c+5220,"collectorUnit_3_io_issue_bits_control_writemask", false,-1);
    tracep->declBit(c+5221,"collectorUnit_3_io_issue_bits_control_wxd", false,-1);
    tracep->declBus(c+5222,"collectorUnit_3_io_issue_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+5223,"collectorUnit_3_io_issue_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+5224,"collectorUnit_3_io_issue_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+5225,"collectorUnit_3_io_outArbiterIO_0_valid", false,-1);
    tracep->declBus(c+5226,"collectorUnit_3_io_outArbiterIO_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5227,"collectorUnit_3_io_outArbiterIO_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5228,"collectorUnit_3_io_outArbiterIO_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5229,"collectorUnit_3_io_outArbiterIO_1_valid", false,-1);
    tracep->declBus(c+5230,"collectorUnit_3_io_outArbiterIO_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5231,"collectorUnit_3_io_outArbiterIO_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5232,"collectorUnit_3_io_outArbiterIO_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5233,"collectorUnit_3_io_outArbiterIO_2_valid", false,-1);
    tracep->declBus(c+5234,"collectorUnit_3_io_outArbiterIO_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5235,"collectorUnit_3_io_outArbiterIO_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5236,"collectorUnit_3_io_outArbiterIO_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5237,"collectorUnit_3_io_outArbiterIO_3_valid", false,-1);
    tracep->declBus(c+5238,"collectorUnit_3_io_outArbiterIO_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5239,"collectorUnit_3_io_outArbiterIO_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+52617,"Arbiter_clock", false,-1);
    tracep->declBit(c+4946,"Arbiter_io_readArbiterIO_0_0_valid", false,-1);
    tracep->declBus(c+4947,"Arbiter_io_readArbiterIO_0_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4948,"Arbiter_io_readArbiterIO_0_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+4949,"Arbiter_io_readArbiterIO_0_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+4950,"Arbiter_io_readArbiterIO_0_1_valid", false,-1);
    tracep->declBus(c+4951,"Arbiter_io_readArbiterIO_0_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4952,"Arbiter_io_readArbiterIO_0_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+4953,"Arbiter_io_readArbiterIO_0_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+4954,"Arbiter_io_readArbiterIO_0_2_valid", false,-1);
    tracep->declBus(c+4955,"Arbiter_io_readArbiterIO_0_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4956,"Arbiter_io_readArbiterIO_0_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+4957,"Arbiter_io_readArbiterIO_0_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+4958,"Arbiter_io_readArbiterIO_0_3_valid", false,-1);
    tracep->declBus(c+4959,"Arbiter_io_readArbiterIO_0_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4960,"Arbiter_io_readArbiterIO_0_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+5039,"Arbiter_io_readArbiterIO_1_0_valid", false,-1);
    tracep->declBus(c+5040,"Arbiter_io_readArbiterIO_1_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5041,"Arbiter_io_readArbiterIO_1_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5042,"Arbiter_io_readArbiterIO_1_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5043,"Arbiter_io_readArbiterIO_1_1_valid", false,-1);
    tracep->declBus(c+5044,"Arbiter_io_readArbiterIO_1_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5045,"Arbiter_io_readArbiterIO_1_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5046,"Arbiter_io_readArbiterIO_1_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5047,"Arbiter_io_readArbiterIO_1_2_valid", false,-1);
    tracep->declBus(c+5048,"Arbiter_io_readArbiterIO_1_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5049,"Arbiter_io_readArbiterIO_1_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5050,"Arbiter_io_readArbiterIO_1_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5051,"Arbiter_io_readArbiterIO_1_3_valid", false,-1);
    tracep->declBus(c+5052,"Arbiter_io_readArbiterIO_1_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5053,"Arbiter_io_readArbiterIO_1_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+5132,"Arbiter_io_readArbiterIO_2_0_valid", false,-1);
    tracep->declBus(c+5133,"Arbiter_io_readArbiterIO_2_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5134,"Arbiter_io_readArbiterIO_2_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5135,"Arbiter_io_readArbiterIO_2_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5136,"Arbiter_io_readArbiterIO_2_1_valid", false,-1);
    tracep->declBus(c+5137,"Arbiter_io_readArbiterIO_2_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5138,"Arbiter_io_readArbiterIO_2_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5139,"Arbiter_io_readArbiterIO_2_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5140,"Arbiter_io_readArbiterIO_2_2_valid", false,-1);
    tracep->declBus(c+5141,"Arbiter_io_readArbiterIO_2_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5142,"Arbiter_io_readArbiterIO_2_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5143,"Arbiter_io_readArbiterIO_2_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5144,"Arbiter_io_readArbiterIO_2_3_valid", false,-1);
    tracep->declBus(c+5145,"Arbiter_io_readArbiterIO_2_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5146,"Arbiter_io_readArbiterIO_2_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+5225,"Arbiter_io_readArbiterIO_3_0_valid", false,-1);
    tracep->declBus(c+5226,"Arbiter_io_readArbiterIO_3_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5227,"Arbiter_io_readArbiterIO_3_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5228,"Arbiter_io_readArbiterIO_3_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5229,"Arbiter_io_readArbiterIO_3_1_valid", false,-1);
    tracep->declBus(c+5230,"Arbiter_io_readArbiterIO_3_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5231,"Arbiter_io_readArbiterIO_3_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5232,"Arbiter_io_readArbiterIO_3_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5233,"Arbiter_io_readArbiterIO_3_2_valid", false,-1);
    tracep->declBus(c+5234,"Arbiter_io_readArbiterIO_3_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5235,"Arbiter_io_readArbiterIO_3_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5236,"Arbiter_io_readArbiterIO_3_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5237,"Arbiter_io_readArbiterIO_3_3_valid", false,-1);
    tracep->declBus(c+5238,"Arbiter_io_readArbiterIO_3_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5239,"Arbiter_io_readArbiterIO_3_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+5240,"Arbiter_io_readArbiterOut_0_valid", false,-1);
    tracep->declBus(c+5241,"Arbiter_io_readArbiterOut_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5242,"Arbiter_io_readArbiterOut_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5243,"Arbiter_io_readArbiterOut_1_valid", false,-1);
    tracep->declBus(c+5244,"Arbiter_io_readArbiterOut_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5245,"Arbiter_io_readArbiterOut_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5246,"Arbiter_io_readArbiterOut_2_valid", false,-1);
    tracep->declBus(c+5247,"Arbiter_io_readArbiterOut_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5248,"Arbiter_io_readArbiterOut_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5249,"Arbiter_io_readArbiterOut_3_valid", false,-1);
    tracep->declBus(c+5250,"Arbiter_io_readArbiterOut_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5251,"Arbiter_io_readArbiterOut_3_bits_rsType", false,-1, 1,0);
    tracep->declBus(c+5252,"Arbiter_io_readchosen_0", false,-1, 3,0);
    tracep->declBus(c+5253,"Arbiter_io_readchosen_1", false,-1, 3,0);
    tracep->declBus(c+5254,"Arbiter_io_readchosen_2", false,-1, 3,0);
    tracep->declBus(c+5255,"Arbiter_io_readchosen_3", false,-1, 3,0);
    tracep->declBit(c+52617,"FloatRegFileBank_clock", false,-1);
    tracep->declBus(c+5256,"FloatRegFileBank_io_v0_0", false,-1, 31,0);
    tracep->declBus(c+5257,"FloatRegFileBank_io_rs_0", false,-1, 31,0);
    tracep->declBus(c+5258,"FloatRegFileBank_io_rs_1", false,-1, 31,0);
    tracep->declBus(c+5259,"FloatRegFileBank_io_rs_2", false,-1, 31,0);
    tracep->declBus(c+5260,"FloatRegFileBank_io_rs_3", false,-1, 31,0);
    tracep->declBus(c+5241,"FloatRegFileBank_io_rsidx", false,-1, 4,0);
    tracep->declBus(c+2948,"FloatRegFileBank_io_rd_0", false,-1, 31,0);
    tracep->declBus(c+2949,"FloatRegFileBank_io_rd_1", false,-1, 31,0);
    tracep->declBus(c+2950,"FloatRegFileBank_io_rd_2", false,-1, 31,0);
    tracep->declBus(c+2951,"FloatRegFileBank_io_rd_3", false,-1, 31,0);
    tracep->declBus(c+5261,"FloatRegFileBank_io_rdidx", false,-1, 4,0);
    tracep->declBit(c+5262,"FloatRegFileBank_io_rdwen", false,-1);
    tracep->declBit(c+2952,"FloatRegFileBank_io_rdwmask_0", false,-1);
    tracep->declBit(c+2953,"FloatRegFileBank_io_rdwmask_1", false,-1);
    tracep->declBit(c+2954,"FloatRegFileBank_io_rdwmask_2", false,-1);
    tracep->declBit(c+2955,"FloatRegFileBank_io_rdwmask_3", false,-1);
    tracep->declBit(c+52617,"FloatRegFileBank_1_clock", false,-1);
    tracep->declBus(c+5263,"FloatRegFileBank_1_io_v0_0", false,-1, 31,0);
    tracep->declBus(c+5264,"FloatRegFileBank_1_io_rs_0", false,-1, 31,0);
    tracep->declBus(c+5265,"FloatRegFileBank_1_io_rs_1", false,-1, 31,0);
    tracep->declBus(c+5266,"FloatRegFileBank_1_io_rs_2", false,-1, 31,0);
    tracep->declBus(c+5267,"FloatRegFileBank_1_io_rs_3", false,-1, 31,0);
    tracep->declBus(c+5244,"FloatRegFileBank_1_io_rsidx", false,-1, 4,0);
    tracep->declBus(c+2948,"FloatRegFileBank_1_io_rd_0", false,-1, 31,0);
    tracep->declBus(c+2949,"FloatRegFileBank_1_io_rd_1", false,-1, 31,0);
    tracep->declBus(c+2950,"FloatRegFileBank_1_io_rd_2", false,-1, 31,0);
    tracep->declBus(c+2951,"FloatRegFileBank_1_io_rd_3", false,-1, 31,0);
    tracep->declBus(c+5261,"FloatRegFileBank_1_io_rdidx", false,-1, 4,0);
    tracep->declBit(c+5268,"FloatRegFileBank_1_io_rdwen", false,-1);
    tracep->declBit(c+2952,"FloatRegFileBank_1_io_rdwmask_0", false,-1);
    tracep->declBit(c+2953,"FloatRegFileBank_1_io_rdwmask_1", false,-1);
    tracep->declBit(c+2954,"FloatRegFileBank_1_io_rdwmask_2", false,-1);
    tracep->declBit(c+2955,"FloatRegFileBank_1_io_rdwmask_3", false,-1);
    tracep->declBit(c+52617,"FloatRegFileBank_2_clock", false,-1);
    tracep->declBus(c+5269,"FloatRegFileBank_2_io_v0_0", false,-1, 31,0);
    tracep->declBus(c+5270,"FloatRegFileBank_2_io_rs_0", false,-1, 31,0);
    tracep->declBus(c+5271,"FloatRegFileBank_2_io_rs_1", false,-1, 31,0);
    tracep->declBus(c+5272,"FloatRegFileBank_2_io_rs_2", false,-1, 31,0);
    tracep->declBus(c+5273,"FloatRegFileBank_2_io_rs_3", false,-1, 31,0);
    tracep->declBus(c+5247,"FloatRegFileBank_2_io_rsidx", false,-1, 4,0);
    tracep->declBus(c+2948,"FloatRegFileBank_2_io_rd_0", false,-1, 31,0);
    tracep->declBus(c+2949,"FloatRegFileBank_2_io_rd_1", false,-1, 31,0);
    tracep->declBus(c+2950,"FloatRegFileBank_2_io_rd_2", false,-1, 31,0);
    tracep->declBus(c+2951,"FloatRegFileBank_2_io_rd_3", false,-1, 31,0);
    tracep->declBus(c+5261,"FloatRegFileBank_2_io_rdidx", false,-1, 4,0);
    tracep->declBit(c+5274,"FloatRegFileBank_2_io_rdwen", false,-1);
    tracep->declBit(c+2952,"FloatRegFileBank_2_io_rdwmask_0", false,-1);
    tracep->declBit(c+2953,"FloatRegFileBank_2_io_rdwmask_1", false,-1);
    tracep->declBit(c+2954,"FloatRegFileBank_2_io_rdwmask_2", false,-1);
    tracep->declBit(c+2955,"FloatRegFileBank_2_io_rdwmask_3", false,-1);
    tracep->declBit(c+52617,"FloatRegFileBank_3_clock", false,-1);
    tracep->declBus(c+5275,"FloatRegFileBank_3_io_v0_0", false,-1, 31,0);
    tracep->declBus(c+5276,"FloatRegFileBank_3_io_rs_0", false,-1, 31,0);
    tracep->declBus(c+5277,"FloatRegFileBank_3_io_rs_1", false,-1, 31,0);
    tracep->declBus(c+5278,"FloatRegFileBank_3_io_rs_2", false,-1, 31,0);
    tracep->declBus(c+5279,"FloatRegFileBank_3_io_rs_3", false,-1, 31,0);
    tracep->declBus(c+5250,"FloatRegFileBank_3_io_rsidx", false,-1, 4,0);
    tracep->declBus(c+2948,"FloatRegFileBank_3_io_rd_0", false,-1, 31,0);
    tracep->declBus(c+2949,"FloatRegFileBank_3_io_rd_1", false,-1, 31,0);
    tracep->declBus(c+2950,"FloatRegFileBank_3_io_rd_2", false,-1, 31,0);
    tracep->declBus(c+2951,"FloatRegFileBank_3_io_rd_3", false,-1, 31,0);
    tracep->declBus(c+5261,"FloatRegFileBank_3_io_rdidx", false,-1, 4,0);
    tracep->declBit(c+5280,"FloatRegFileBank_3_io_rdwen", false,-1);
    tracep->declBit(c+2952,"FloatRegFileBank_3_io_rdwmask_0", false,-1);
    tracep->declBit(c+2953,"FloatRegFileBank_3_io_rdwmask_1", false,-1);
    tracep->declBit(c+2954,"FloatRegFileBank_3_io_rdwmask_2", false,-1);
    tracep->declBit(c+2955,"FloatRegFileBank_3_io_rdwmask_3", false,-1);
    tracep->declBit(c+52617,"RegFileBank_clock", false,-1);
    tracep->declBus(c+5281,"RegFileBank_io_rs", false,-1, 31,0);
    tracep->declBus(c+5241,"RegFileBank_io_rsidx", false,-1, 4,0);
    tracep->declBus(c+2943,"RegFileBank_io_rd", false,-1, 31,0);
    tracep->declBus(c+5282,"RegFileBank_io_rdidx", false,-1, 4,0);
    tracep->declBit(c+5283,"RegFileBank_io_rdwen", false,-1);
    tracep->declBit(c+52617,"RegFileBank_1_clock", false,-1);
    tracep->declBus(c+5284,"RegFileBank_1_io_rs", false,-1, 31,0);
    tracep->declBus(c+5244,"RegFileBank_1_io_rsidx", false,-1, 4,0);
    tracep->declBus(c+2943,"RegFileBank_1_io_rd", false,-1, 31,0);
    tracep->declBus(c+5282,"RegFileBank_1_io_rdidx", false,-1, 4,0);
    tracep->declBit(c+5285,"RegFileBank_1_io_rdwen", false,-1);
    tracep->declBit(c+52617,"RegFileBank_2_clock", false,-1);
    tracep->declBus(c+5286,"RegFileBank_2_io_rs", false,-1, 31,0);
    tracep->declBus(c+5247,"RegFileBank_2_io_rsidx", false,-1, 4,0);
    tracep->declBus(c+2943,"RegFileBank_2_io_rd", false,-1, 31,0);
    tracep->declBus(c+5282,"RegFileBank_2_io_rdidx", false,-1, 4,0);
    tracep->declBit(c+5287,"RegFileBank_2_io_rdwen", false,-1);
    tracep->declBit(c+52617,"RegFileBank_3_clock", false,-1);
    tracep->declBus(c+5288,"RegFileBank_3_io_rs", false,-1, 31,0);
    tracep->declBus(c+5250,"RegFileBank_3_io_rsidx", false,-1, 4,0);
    tracep->declBus(c+2943,"RegFileBank_3_io_rd", false,-1, 31,0);
    tracep->declBus(c+5282,"RegFileBank_3_io_rdidx", false,-1, 4,0);
    tracep->declBit(c+5289,"RegFileBank_3_io_rdwen", false,-1);
    tracep->declBus(c+5290,"crossBar_io_chosen_0", false,-1, 3,0);
    tracep->declBus(c+5291,"crossBar_io_chosen_1", false,-1, 3,0);
    tracep->declBus(c+5292,"crossBar_io_chosen_2", false,-1, 3,0);
    tracep->declBus(c+5293,"crossBar_io_chosen_3", false,-1, 3,0);
    tracep->declBit(c+5294,"crossBar_io_validArbiter_0", false,-1);
    tracep->declBit(c+5295,"crossBar_io_validArbiter_1", false,-1);
    tracep->declBit(c+5296,"crossBar_io_validArbiter_2", false,-1);
    tracep->declBit(c+5297,"crossBar_io_validArbiter_3", false,-1);
    tracep->declBus(c+5298,"crossBar_io_dataIn_rs_0_0", false,-1, 31,0);
    tracep->declBus(c+5299,"crossBar_io_dataIn_rs_0_1", false,-1, 31,0);
    tracep->declBus(c+5300,"crossBar_io_dataIn_rs_0_2", false,-1, 31,0);
    tracep->declBus(c+5301,"crossBar_io_dataIn_rs_0_3", false,-1, 31,0);
    tracep->declBus(c+5302,"crossBar_io_dataIn_rs_1_0", false,-1, 31,0);
    tracep->declBus(c+5303,"crossBar_io_dataIn_rs_1_1", false,-1, 31,0);
    tracep->declBus(c+5304,"crossBar_io_dataIn_rs_1_2", false,-1, 31,0);
    tracep->declBus(c+5305,"crossBar_io_dataIn_rs_1_3", false,-1, 31,0);
    tracep->declBus(c+5306,"crossBar_io_dataIn_rs_2_0", false,-1, 31,0);
    tracep->declBus(c+5307,"crossBar_io_dataIn_rs_2_1", false,-1, 31,0);
    tracep->declBus(c+5308,"crossBar_io_dataIn_rs_2_2", false,-1, 31,0);
    tracep->declBus(c+5309,"crossBar_io_dataIn_rs_2_3", false,-1, 31,0);
    tracep->declBus(c+5310,"crossBar_io_dataIn_rs_3_0", false,-1, 31,0);
    tracep->declBus(c+5311,"crossBar_io_dataIn_rs_3_1", false,-1, 31,0);
    tracep->declBus(c+5312,"crossBar_io_dataIn_rs_3_2", false,-1, 31,0);
    tracep->declBus(c+5313,"crossBar_io_dataIn_rs_3_3", false,-1, 31,0);
    tracep->declBus(c+5314,"crossBar_io_dataIn_v0_0_0", false,-1, 31,0);
    tracep->declBus(c+5315,"crossBar_io_dataIn_v0_1_0", false,-1, 31,0);
    tracep->declBus(c+5316,"crossBar_io_dataIn_v0_2_0", false,-1, 31,0);
    tracep->declBus(c+5317,"crossBar_io_dataIn_v0_3_0", false,-1, 31,0);
    tracep->declBit(c+4872,"crossBar_io_out_0_0_valid", false,-1);
    tracep->declBus(c+4873,"crossBar_io_out_0_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4874,"crossBar_io_out_0_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4875,"crossBar_io_out_0_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4876,"crossBar_io_out_0_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4877,"crossBar_io_out_0_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4878,"crossBar_io_out_0_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+4880,"crossBar_io_out_0_1_valid", false,-1);
    tracep->declBus(c+4881,"crossBar_io_out_0_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4882,"crossBar_io_out_0_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4883,"crossBar_io_out_0_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4884,"crossBar_io_out_0_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4885,"crossBar_io_out_0_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4886,"crossBar_io_out_0_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+4888,"crossBar_io_out_0_2_valid", false,-1);
    tracep->declBus(c+4889,"crossBar_io_out_0_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4890,"crossBar_io_out_0_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4891,"crossBar_io_out_0_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4892,"crossBar_io_out_0_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4893,"crossBar_io_out_0_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4894,"crossBar_io_out_0_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+4896,"crossBar_io_out_0_3_valid", false,-1);
    tracep->declBus(c+4897,"crossBar_io_out_0_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4898,"crossBar_io_out_0_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4899,"crossBar_io_out_0_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4900,"crossBar_io_out_0_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4901,"crossBar_io_out_0_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4902,"crossBar_io_out_0_3_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+4964,"crossBar_io_out_1_0_valid", false,-1);
    tracep->declBus(c+4965,"crossBar_io_out_1_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4966,"crossBar_io_out_1_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4967,"crossBar_io_out_1_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4968,"crossBar_io_out_1_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4969,"crossBar_io_out_1_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4970,"crossBar_io_out_1_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+4972,"crossBar_io_out_1_1_valid", false,-1);
    tracep->declBus(c+4973,"crossBar_io_out_1_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4974,"crossBar_io_out_1_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4975,"crossBar_io_out_1_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4976,"crossBar_io_out_1_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4977,"crossBar_io_out_1_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4978,"crossBar_io_out_1_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+4980,"crossBar_io_out_1_2_valid", false,-1);
    tracep->declBus(c+4981,"crossBar_io_out_1_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4982,"crossBar_io_out_1_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4983,"crossBar_io_out_1_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4984,"crossBar_io_out_1_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4985,"crossBar_io_out_1_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4986,"crossBar_io_out_1_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+4988,"crossBar_io_out_1_3_valid", false,-1);
    tracep->declBus(c+4989,"crossBar_io_out_1_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4990,"crossBar_io_out_1_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4991,"crossBar_io_out_1_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4992,"crossBar_io_out_1_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4993,"crossBar_io_out_1_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4994,"crossBar_io_out_1_3_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5057,"crossBar_io_out_2_0_valid", false,-1);
    tracep->declBus(c+5058,"crossBar_io_out_2_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5059,"crossBar_io_out_2_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5060,"crossBar_io_out_2_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5061,"crossBar_io_out_2_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5062,"crossBar_io_out_2_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5063,"crossBar_io_out_2_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5065,"crossBar_io_out_2_1_valid", false,-1);
    tracep->declBus(c+5066,"crossBar_io_out_2_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5067,"crossBar_io_out_2_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5068,"crossBar_io_out_2_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5069,"crossBar_io_out_2_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5070,"crossBar_io_out_2_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5071,"crossBar_io_out_2_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5073,"crossBar_io_out_2_2_valid", false,-1);
    tracep->declBus(c+5074,"crossBar_io_out_2_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5075,"crossBar_io_out_2_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5076,"crossBar_io_out_2_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5077,"crossBar_io_out_2_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5078,"crossBar_io_out_2_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5079,"crossBar_io_out_2_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5081,"crossBar_io_out_2_3_valid", false,-1);
    tracep->declBus(c+5082,"crossBar_io_out_2_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5083,"crossBar_io_out_2_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5084,"crossBar_io_out_2_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5085,"crossBar_io_out_2_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5086,"crossBar_io_out_2_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5087,"crossBar_io_out_2_3_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5150,"crossBar_io_out_3_0_valid", false,-1);
    tracep->declBus(c+5151,"crossBar_io_out_3_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5152,"crossBar_io_out_3_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5153,"crossBar_io_out_3_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5154,"crossBar_io_out_3_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5155,"crossBar_io_out_3_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5156,"crossBar_io_out_3_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5158,"crossBar_io_out_3_1_valid", false,-1);
    tracep->declBus(c+5159,"crossBar_io_out_3_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5160,"crossBar_io_out_3_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5161,"crossBar_io_out_3_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5162,"crossBar_io_out_3_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5163,"crossBar_io_out_3_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5164,"crossBar_io_out_3_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5166,"crossBar_io_out_3_2_valid", false,-1);
    tracep->declBus(c+5167,"crossBar_io_out_3_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5168,"crossBar_io_out_3_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5169,"crossBar_io_out_3_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5170,"crossBar_io_out_3_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5171,"crossBar_io_out_3_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5172,"crossBar_io_out_3_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5174,"crossBar_io_out_3_3_valid", false,-1);
    tracep->declBus(c+5175,"crossBar_io_out_3_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5176,"crossBar_io_out_3_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5177,"crossBar_io_out_3_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5178,"crossBar_io_out_3_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5179,"crossBar_io_out_3_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5180,"crossBar_io_out_3_3_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+2863,"Demux_io_in_ready", false,-1);
    tracep->declBit(c+2864,"Demux_io_in_valid", false,-1);
    tracep->declBus(c+2865,"Demux_io_in_bits_inst", false,-1, 31,0);
    tracep->declBus(c+2866,"Demux_io_in_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2867,"Demux_io_in_bits_fp", false,-1);
    tracep->declBus(c+2868,"Demux_io_in_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2869,"Demux_io_in_bits_simt_stack", false,-1);
    tracep->declBit(c+2870,"Demux_io_in_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2871,"Demux_io_in_bits_barrier", false,-1);
    tracep->declBus(c+2872,"Demux_io_in_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2873,"Demux_io_in_bits_reverse", false,-1);
    tracep->declBus(c+2874,"Demux_io_in_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2875,"Demux_io_in_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2876,"Demux_io_in_bits_isvec", false,-1);
    tracep->declBus(c+2877,"Demux_io_in_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2878,"Demux_io_in_bits_mask", false,-1);
    tracep->declBus(c+2879,"Demux_io_in_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2880,"Demux_io_in_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2881,"Demux_io_in_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2882,"Demux_io_in_bits_mem", false,-1);
    tracep->declBit(c+2883,"Demux_io_in_bits_mul", false,-1);
    tracep->declBus(c+2884,"Demux_io_in_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2885,"Demux_io_in_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2886,"Demux_io_in_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2887,"Demux_io_in_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2888,"Demux_io_in_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2889,"Demux_io_in_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"Demux_io_in_bits_wfd", false,-1);
    tracep->declBit(c+2891,"Demux_io_in_bits_sfu", false,-1);
    tracep->declBit(c+2892,"Demux_io_in_bits_readmask", false,-1);
    tracep->declBit(c+2893,"Demux_io_in_bits_writemask", false,-1);
    tracep->declBit(c+2894,"Demux_io_in_bits_wxd", false,-1);
    tracep->declBus(c+2895,"Demux_io_in_bits_pc", false,-1, 31,0);
    tracep->declBus(c+2896,"Demux_io_in_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2897,"Demux_io_in_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4869,"Demux_io_out_0_ready", false,-1);
    tracep->declBit(c+4870,"Demux_io_out_0_valid", false,-1);
    tracep->declBus(c+2865,"Demux_io_out_0_bits_inst", false,-1, 31,0);
    tracep->declBus(c+2866,"Demux_io_out_0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2867,"Demux_io_out_0_bits_fp", false,-1);
    tracep->declBus(c+2868,"Demux_io_out_0_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2869,"Demux_io_out_0_bits_simt_stack", false,-1);
    tracep->declBit(c+2870,"Demux_io_out_0_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2871,"Demux_io_out_0_bits_barrier", false,-1);
    tracep->declBus(c+2872,"Demux_io_out_0_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2873,"Demux_io_out_0_bits_reverse", false,-1);
    tracep->declBus(c+2874,"Demux_io_out_0_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2875,"Demux_io_out_0_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2876,"Demux_io_out_0_bits_isvec", false,-1);
    tracep->declBus(c+2877,"Demux_io_out_0_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2878,"Demux_io_out_0_bits_mask", false,-1);
    tracep->declBus(c+2879,"Demux_io_out_0_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2880,"Demux_io_out_0_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2881,"Demux_io_out_0_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2882,"Demux_io_out_0_bits_mem", false,-1);
    tracep->declBit(c+2883,"Demux_io_out_0_bits_mul", false,-1);
    tracep->declBus(c+2884,"Demux_io_out_0_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2885,"Demux_io_out_0_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2886,"Demux_io_out_0_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2887,"Demux_io_out_0_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2888,"Demux_io_out_0_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2889,"Demux_io_out_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"Demux_io_out_0_bits_wfd", false,-1);
    tracep->declBit(c+2891,"Demux_io_out_0_bits_sfu", false,-1);
    tracep->declBit(c+2892,"Demux_io_out_0_bits_readmask", false,-1);
    tracep->declBit(c+2893,"Demux_io_out_0_bits_writemask", false,-1);
    tracep->declBit(c+2894,"Demux_io_out_0_bits_wxd", false,-1);
    tracep->declBus(c+2895,"Demux_io_out_0_bits_pc", false,-1, 31,0);
    tracep->declBus(c+2896,"Demux_io_out_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2897,"Demux_io_out_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4961,"Demux_io_out_1_ready", false,-1);
    tracep->declBit(c+4962,"Demux_io_out_1_valid", false,-1);
    tracep->declBus(c+2865,"Demux_io_out_1_bits_inst", false,-1, 31,0);
    tracep->declBus(c+2866,"Demux_io_out_1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2867,"Demux_io_out_1_bits_fp", false,-1);
    tracep->declBus(c+2868,"Demux_io_out_1_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2869,"Demux_io_out_1_bits_simt_stack", false,-1);
    tracep->declBit(c+2870,"Demux_io_out_1_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2871,"Demux_io_out_1_bits_barrier", false,-1);
    tracep->declBus(c+2872,"Demux_io_out_1_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2873,"Demux_io_out_1_bits_reverse", false,-1);
    tracep->declBus(c+2874,"Demux_io_out_1_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2875,"Demux_io_out_1_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2876,"Demux_io_out_1_bits_isvec", false,-1);
    tracep->declBus(c+2877,"Demux_io_out_1_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2878,"Demux_io_out_1_bits_mask", false,-1);
    tracep->declBus(c+2879,"Demux_io_out_1_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2880,"Demux_io_out_1_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2881,"Demux_io_out_1_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2882,"Demux_io_out_1_bits_mem", false,-1);
    tracep->declBit(c+2883,"Demux_io_out_1_bits_mul", false,-1);
    tracep->declBus(c+2884,"Demux_io_out_1_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2885,"Demux_io_out_1_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2886,"Demux_io_out_1_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2887,"Demux_io_out_1_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2888,"Demux_io_out_1_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2889,"Demux_io_out_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"Demux_io_out_1_bits_wfd", false,-1);
    tracep->declBit(c+2891,"Demux_io_out_1_bits_sfu", false,-1);
    tracep->declBit(c+2892,"Demux_io_out_1_bits_readmask", false,-1);
    tracep->declBit(c+2893,"Demux_io_out_1_bits_writemask", false,-1);
    tracep->declBit(c+2894,"Demux_io_out_1_bits_wxd", false,-1);
    tracep->declBus(c+2895,"Demux_io_out_1_bits_pc", false,-1, 31,0);
    tracep->declBus(c+2896,"Demux_io_out_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2897,"Demux_io_out_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+5054,"Demux_io_out_2_ready", false,-1);
    tracep->declBit(c+5055,"Demux_io_out_2_valid", false,-1);
    tracep->declBus(c+2865,"Demux_io_out_2_bits_inst", false,-1, 31,0);
    tracep->declBus(c+2866,"Demux_io_out_2_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2867,"Demux_io_out_2_bits_fp", false,-1);
    tracep->declBus(c+2868,"Demux_io_out_2_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2869,"Demux_io_out_2_bits_simt_stack", false,-1);
    tracep->declBit(c+2870,"Demux_io_out_2_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2871,"Demux_io_out_2_bits_barrier", false,-1);
    tracep->declBus(c+2872,"Demux_io_out_2_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2873,"Demux_io_out_2_bits_reverse", false,-1);
    tracep->declBus(c+2874,"Demux_io_out_2_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2875,"Demux_io_out_2_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2876,"Demux_io_out_2_bits_isvec", false,-1);
    tracep->declBus(c+2877,"Demux_io_out_2_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2878,"Demux_io_out_2_bits_mask", false,-1);
    tracep->declBus(c+2879,"Demux_io_out_2_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2880,"Demux_io_out_2_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2881,"Demux_io_out_2_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2882,"Demux_io_out_2_bits_mem", false,-1);
    tracep->declBit(c+2883,"Demux_io_out_2_bits_mul", false,-1);
    tracep->declBus(c+2884,"Demux_io_out_2_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2885,"Demux_io_out_2_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2886,"Demux_io_out_2_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2887,"Demux_io_out_2_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2888,"Demux_io_out_2_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2889,"Demux_io_out_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"Demux_io_out_2_bits_wfd", false,-1);
    tracep->declBit(c+2891,"Demux_io_out_2_bits_sfu", false,-1);
    tracep->declBit(c+2892,"Demux_io_out_2_bits_readmask", false,-1);
    tracep->declBit(c+2893,"Demux_io_out_2_bits_writemask", false,-1);
    tracep->declBit(c+2894,"Demux_io_out_2_bits_wxd", false,-1);
    tracep->declBus(c+2895,"Demux_io_out_2_bits_pc", false,-1, 31,0);
    tracep->declBus(c+2896,"Demux_io_out_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2897,"Demux_io_out_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+5147,"Demux_io_out_3_ready", false,-1);
    tracep->declBit(c+5148,"Demux_io_out_3_valid", false,-1);
    tracep->declBus(c+2865,"Demux_io_out_3_bits_inst", false,-1, 31,0);
    tracep->declBus(c+2866,"Demux_io_out_3_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2867,"Demux_io_out_3_bits_fp", false,-1);
    tracep->declBus(c+2868,"Demux_io_out_3_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2869,"Demux_io_out_3_bits_simt_stack", false,-1);
    tracep->declBit(c+2870,"Demux_io_out_3_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2871,"Demux_io_out_3_bits_barrier", false,-1);
    tracep->declBus(c+2872,"Demux_io_out_3_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2873,"Demux_io_out_3_bits_reverse", false,-1);
    tracep->declBus(c+2874,"Demux_io_out_3_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2875,"Demux_io_out_3_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2876,"Demux_io_out_3_bits_isvec", false,-1);
    tracep->declBus(c+2877,"Demux_io_out_3_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2878,"Demux_io_out_3_bits_mask", false,-1);
    tracep->declBus(c+2879,"Demux_io_out_3_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2880,"Demux_io_out_3_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2881,"Demux_io_out_3_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2882,"Demux_io_out_3_bits_mem", false,-1);
    tracep->declBit(c+2883,"Demux_io_out_3_bits_mul", false,-1);
    tracep->declBus(c+2884,"Demux_io_out_3_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2885,"Demux_io_out_3_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2886,"Demux_io_out_3_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2887,"Demux_io_out_3_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2888,"Demux_io_out_3_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2889,"Demux_io_out_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"Demux_io_out_3_bits_wfd", false,-1);
    tracep->declBit(c+2891,"Demux_io_out_3_bits_sfu", false,-1);
    tracep->declBit(c+2892,"Demux_io_out_3_bits_readmask", false,-1);
    tracep->declBit(c+2893,"Demux_io_out_3_bits_writemask", false,-1);
    tracep->declBit(c+2894,"Demux_io_out_3_bits_wxd", false,-1);
    tracep->declBus(c+2895,"Demux_io_out_3_bits_pc", false,-1, 31,0);
    tracep->declBus(c+2896,"Demux_io_out_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2897,"Demux_io_out_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2898,"issueArbiter_io_in_0_ready", false,-1);
    tracep->declBit(c+4903,"issueArbiter_io_in_0_valid", false,-1);
    tracep->declBus(c+4904,"issueArbiter_io_in_0_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+4905,"issueArbiter_io_in_0_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+4906,"issueArbiter_io_in_0_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+4907,"issueArbiter_io_in_0_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+4908,"issueArbiter_io_in_0_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+4909,"issueArbiter_io_in_0_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+4910,"issueArbiter_io_in_0_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+4911,"issueArbiter_io_in_0_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+4912,"issueArbiter_io_in_0_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+4913,"issueArbiter_io_in_0_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+4914,"issueArbiter_io_in_0_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+4915,"issueArbiter_io_in_0_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+4916,"issueArbiter_io_in_0_bits_mask_0", false,-1);
    tracep->declBit(c+4917,"issueArbiter_io_in_0_bits_mask_1", false,-1);
    tracep->declBit(c+4918,"issueArbiter_io_in_0_bits_mask_2", false,-1);
    tracep->declBit(c+4919,"issueArbiter_io_in_0_bits_mask_3", false,-1);
    tracep->declBus(c+4920,"issueArbiter_io_in_0_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+4921,"issueArbiter_io_in_0_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+4922,"issueArbiter_io_in_0_bits_control_fp", false,-1);
    tracep->declBus(c+4923,"issueArbiter_io_in_0_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+4924,"issueArbiter_io_in_0_bits_control_simt_stack", false,-1);
    tracep->declBit(c+4925,"issueArbiter_io_in_0_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+4926,"issueArbiter_io_in_0_bits_control_barrier", false,-1);
    tracep->declBus(c+4927,"issueArbiter_io_in_0_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+4928,"issueArbiter_io_in_0_bits_control_reverse", false,-1);
    tracep->declBit(c+4929,"issueArbiter_io_in_0_bits_control_isvec", false,-1);
    tracep->declBit(c+4930,"issueArbiter_io_in_0_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+4931,"issueArbiter_io_in_0_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+4932,"issueArbiter_io_in_0_bits_control_mem", false,-1);
    tracep->declBit(c+4933,"issueArbiter_io_in_0_bits_control_mul", false,-1);
    tracep->declBus(c+4934,"issueArbiter_io_in_0_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+4935,"issueArbiter_io_in_0_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+4936,"issueArbiter_io_in_0_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+4937,"issueArbiter_io_in_0_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+4938,"issueArbiter_io_in_0_bits_control_wfd", false,-1);
    tracep->declBit(c+4939,"issueArbiter_io_in_0_bits_control_sfu", false,-1);
    tracep->declBit(c+4940,"issueArbiter_io_in_0_bits_control_readmask", false,-1);
    tracep->declBit(c+4941,"issueArbiter_io_in_0_bits_control_writemask", false,-1);
    tracep->declBit(c+4942,"issueArbiter_io_in_0_bits_control_wxd", false,-1);
    tracep->declBus(c+4943,"issueArbiter_io_in_0_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+4944,"issueArbiter_io_in_0_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4945,"issueArbiter_io_in_0_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4995,"issueArbiter_io_in_1_ready", false,-1);
    tracep->declBit(c+4996,"issueArbiter_io_in_1_valid", false,-1);
    tracep->declBus(c+4997,"issueArbiter_io_in_1_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+4998,"issueArbiter_io_in_1_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+4999,"issueArbiter_io_in_1_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+5000,"issueArbiter_io_in_1_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+5001,"issueArbiter_io_in_1_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+5002,"issueArbiter_io_in_1_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+5003,"issueArbiter_io_in_1_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+5004,"issueArbiter_io_in_1_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+5005,"issueArbiter_io_in_1_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+5006,"issueArbiter_io_in_1_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+5007,"issueArbiter_io_in_1_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+5008,"issueArbiter_io_in_1_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+5009,"issueArbiter_io_in_1_bits_mask_0", false,-1);
    tracep->declBit(c+5010,"issueArbiter_io_in_1_bits_mask_1", false,-1);
    tracep->declBit(c+5011,"issueArbiter_io_in_1_bits_mask_2", false,-1);
    tracep->declBit(c+5012,"issueArbiter_io_in_1_bits_mask_3", false,-1);
    tracep->declBus(c+5013,"issueArbiter_io_in_1_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+5014,"issueArbiter_io_in_1_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+5015,"issueArbiter_io_in_1_bits_control_fp", false,-1);
    tracep->declBus(c+5016,"issueArbiter_io_in_1_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+5017,"issueArbiter_io_in_1_bits_control_simt_stack", false,-1);
    tracep->declBit(c+5018,"issueArbiter_io_in_1_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+5019,"issueArbiter_io_in_1_bits_control_barrier", false,-1);
    tracep->declBus(c+5020,"issueArbiter_io_in_1_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+5021,"issueArbiter_io_in_1_bits_control_reverse", false,-1);
    tracep->declBit(c+5022,"issueArbiter_io_in_1_bits_control_isvec", false,-1);
    tracep->declBit(c+5023,"issueArbiter_io_in_1_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+5024,"issueArbiter_io_in_1_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+5025,"issueArbiter_io_in_1_bits_control_mem", false,-1);
    tracep->declBit(c+5026,"issueArbiter_io_in_1_bits_control_mul", false,-1);
    tracep->declBus(c+5027,"issueArbiter_io_in_1_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+5028,"issueArbiter_io_in_1_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+5029,"issueArbiter_io_in_1_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+5030,"issueArbiter_io_in_1_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+5031,"issueArbiter_io_in_1_bits_control_wfd", false,-1);
    tracep->declBit(c+5032,"issueArbiter_io_in_1_bits_control_sfu", false,-1);
    tracep->declBit(c+5033,"issueArbiter_io_in_1_bits_control_readmask", false,-1);
    tracep->declBit(c+5034,"issueArbiter_io_in_1_bits_control_writemask", false,-1);
    tracep->declBit(c+5035,"issueArbiter_io_in_1_bits_control_wxd", false,-1);
    tracep->declBus(c+5036,"issueArbiter_io_in_1_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+5037,"issueArbiter_io_in_1_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+5038,"issueArbiter_io_in_1_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+5088,"issueArbiter_io_in_2_ready", false,-1);
    tracep->declBit(c+5089,"issueArbiter_io_in_2_valid", false,-1);
    tracep->declBus(c+5090,"issueArbiter_io_in_2_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+5091,"issueArbiter_io_in_2_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+5092,"issueArbiter_io_in_2_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+5093,"issueArbiter_io_in_2_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+5094,"issueArbiter_io_in_2_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+5095,"issueArbiter_io_in_2_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+5096,"issueArbiter_io_in_2_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+5097,"issueArbiter_io_in_2_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+5098,"issueArbiter_io_in_2_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+5099,"issueArbiter_io_in_2_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+5100,"issueArbiter_io_in_2_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+5101,"issueArbiter_io_in_2_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+5102,"issueArbiter_io_in_2_bits_mask_0", false,-1);
    tracep->declBit(c+5103,"issueArbiter_io_in_2_bits_mask_1", false,-1);
    tracep->declBit(c+5104,"issueArbiter_io_in_2_bits_mask_2", false,-1);
    tracep->declBit(c+5105,"issueArbiter_io_in_2_bits_mask_3", false,-1);
    tracep->declBus(c+5106,"issueArbiter_io_in_2_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+5107,"issueArbiter_io_in_2_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+5108,"issueArbiter_io_in_2_bits_control_fp", false,-1);
    tracep->declBus(c+5109,"issueArbiter_io_in_2_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+5110,"issueArbiter_io_in_2_bits_control_simt_stack", false,-1);
    tracep->declBit(c+5111,"issueArbiter_io_in_2_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+5112,"issueArbiter_io_in_2_bits_control_barrier", false,-1);
    tracep->declBus(c+5113,"issueArbiter_io_in_2_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+5114,"issueArbiter_io_in_2_bits_control_reverse", false,-1);
    tracep->declBit(c+5115,"issueArbiter_io_in_2_bits_control_isvec", false,-1);
    tracep->declBit(c+5116,"issueArbiter_io_in_2_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+5117,"issueArbiter_io_in_2_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+5118,"issueArbiter_io_in_2_bits_control_mem", false,-1);
    tracep->declBit(c+5119,"issueArbiter_io_in_2_bits_control_mul", false,-1);
    tracep->declBus(c+5120,"issueArbiter_io_in_2_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+5121,"issueArbiter_io_in_2_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+5122,"issueArbiter_io_in_2_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+5123,"issueArbiter_io_in_2_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+5124,"issueArbiter_io_in_2_bits_control_wfd", false,-1);
    tracep->declBit(c+5125,"issueArbiter_io_in_2_bits_control_sfu", false,-1);
    tracep->declBit(c+5126,"issueArbiter_io_in_2_bits_control_readmask", false,-1);
    tracep->declBit(c+5127,"issueArbiter_io_in_2_bits_control_writemask", false,-1);
    tracep->declBit(c+5128,"issueArbiter_io_in_2_bits_control_wxd", false,-1);
    tracep->declBus(c+5129,"issueArbiter_io_in_2_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+5130,"issueArbiter_io_in_2_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+5131,"issueArbiter_io_in_2_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+5181,"issueArbiter_io_in_3_ready", false,-1);
    tracep->declBit(c+5182,"issueArbiter_io_in_3_valid", false,-1);
    tracep->declBus(c+5183,"issueArbiter_io_in_3_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+5184,"issueArbiter_io_in_3_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+5185,"issueArbiter_io_in_3_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+5186,"issueArbiter_io_in_3_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+5187,"issueArbiter_io_in_3_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+5188,"issueArbiter_io_in_3_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+5189,"issueArbiter_io_in_3_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+5190,"issueArbiter_io_in_3_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+5191,"issueArbiter_io_in_3_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+5192,"issueArbiter_io_in_3_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+5193,"issueArbiter_io_in_3_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+5194,"issueArbiter_io_in_3_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+5195,"issueArbiter_io_in_3_bits_mask_0", false,-1);
    tracep->declBit(c+5196,"issueArbiter_io_in_3_bits_mask_1", false,-1);
    tracep->declBit(c+5197,"issueArbiter_io_in_3_bits_mask_2", false,-1);
    tracep->declBit(c+5198,"issueArbiter_io_in_3_bits_mask_3", false,-1);
    tracep->declBus(c+5199,"issueArbiter_io_in_3_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+5200,"issueArbiter_io_in_3_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+5201,"issueArbiter_io_in_3_bits_control_fp", false,-1);
    tracep->declBus(c+5202,"issueArbiter_io_in_3_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+5203,"issueArbiter_io_in_3_bits_control_simt_stack", false,-1);
    tracep->declBit(c+5204,"issueArbiter_io_in_3_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+5205,"issueArbiter_io_in_3_bits_control_barrier", false,-1);
    tracep->declBus(c+5206,"issueArbiter_io_in_3_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+5207,"issueArbiter_io_in_3_bits_control_reverse", false,-1);
    tracep->declBit(c+5208,"issueArbiter_io_in_3_bits_control_isvec", false,-1);
    tracep->declBit(c+5209,"issueArbiter_io_in_3_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+5210,"issueArbiter_io_in_3_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+5211,"issueArbiter_io_in_3_bits_control_mem", false,-1);
    tracep->declBit(c+5212,"issueArbiter_io_in_3_bits_control_mul", false,-1);
    tracep->declBus(c+5213,"issueArbiter_io_in_3_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+5214,"issueArbiter_io_in_3_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+5215,"issueArbiter_io_in_3_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+5216,"issueArbiter_io_in_3_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+5217,"issueArbiter_io_in_3_bits_control_wfd", false,-1);
    tracep->declBit(c+5218,"issueArbiter_io_in_3_bits_control_sfu", false,-1);
    tracep->declBit(c+5219,"issueArbiter_io_in_3_bits_control_readmask", false,-1);
    tracep->declBit(c+5220,"issueArbiter_io_in_3_bits_control_writemask", false,-1);
    tracep->declBit(c+5221,"issueArbiter_io_in_3_bits_control_wxd", false,-1);
    tracep->declBus(c+5222,"issueArbiter_io_in_3_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+5223,"issueArbiter_io_in_3_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+5224,"issueArbiter_io_in_3_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2898,"issueArbiter_io_out_ready", false,-1);
    tracep->declBit(c+2899,"issueArbiter_io_out_valid", false,-1);
    tracep->declBus(c+2900,"issueArbiter_io_out_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+2901,"issueArbiter_io_out_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+2902,"issueArbiter_io_out_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+2903,"issueArbiter_io_out_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+2904,"issueArbiter_io_out_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+2905,"issueArbiter_io_out_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+2906,"issueArbiter_io_out_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+2907,"issueArbiter_io_out_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+2908,"issueArbiter_io_out_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+2909,"issueArbiter_io_out_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+2910,"issueArbiter_io_out_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+2911,"issueArbiter_io_out_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+2912,"issueArbiter_io_out_bits_mask_0", false,-1);
    tracep->declBit(c+2913,"issueArbiter_io_out_bits_mask_1", false,-1);
    tracep->declBit(c+2914,"issueArbiter_io_out_bits_mask_2", false,-1);
    tracep->declBit(c+2915,"issueArbiter_io_out_bits_mask_3", false,-1);
    tracep->declBus(c+2916,"issueArbiter_io_out_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+2917,"issueArbiter_io_out_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+2918,"issueArbiter_io_out_bits_control_fp", false,-1);
    tracep->declBus(c+2919,"issueArbiter_io_out_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+2920,"issueArbiter_io_out_bits_control_simt_stack", false,-1);
    tracep->declBit(c+2921,"issueArbiter_io_out_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+2922,"issueArbiter_io_out_bits_control_barrier", false,-1);
    tracep->declBus(c+2923,"issueArbiter_io_out_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+2924,"issueArbiter_io_out_bits_control_reverse", false,-1);
    tracep->declBit(c+2925,"issueArbiter_io_out_bits_control_isvec", false,-1);
    tracep->declBit(c+2926,"issueArbiter_io_out_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+2927,"issueArbiter_io_out_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2928,"issueArbiter_io_out_bits_control_mem", false,-1);
    tracep->declBit(c+2929,"issueArbiter_io_out_bits_control_mul", false,-1);
    tracep->declBus(c+2930,"issueArbiter_io_out_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2931,"issueArbiter_io_out_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+2932,"issueArbiter_io_out_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2933,"issueArbiter_io_out_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2934,"issueArbiter_io_out_bits_control_wfd", false,-1);
    tracep->declBit(c+2935,"issueArbiter_io_out_bits_control_sfu", false,-1);
    tracep->declBit(c+2936,"issueArbiter_io_out_bits_control_readmask", false,-1);
    tracep->declBit(c+2937,"issueArbiter_io_out_bits_control_writemask", false,-1);
    tracep->declBit(c+2938,"issueArbiter_io_out_bits_control_wxd", false,-1);
    tracep->declBus(c+2939,"issueArbiter_io_out_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+2940,"issueArbiter_io_out_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2941,"issueArbiter_io_out_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+5290,"REG__0", false,-1, 3,0);
    tracep->declBus(c+5291,"REG__1", false,-1, 3,0);
    tracep->declBus(c+5292,"REG__2", false,-1, 3,0);
    tracep->declBus(c+5293,"REG__3", false,-1, 3,0);
    tracep->declBit(c+5294,"REG_1_0", false,-1);
    tracep->declBit(c+5295,"REG_1_1", false,-1);
    tracep->declBit(c+5296,"REG_1_2", false,-1);
    tracep->declBit(c+5297,"REG_1_3", false,-1);
    tracep->declBit(c+5318,"REG_2", false,-1);
    tracep->declBit(c+5319,"REG_3", false,-1);
    tracep->declBus(c+5257,"vectorBank_0_rs_0", false,-1, 31,0);
    tracep->declBus(c+5258,"vectorBank_0_rs_1", false,-1, 31,0);
    tracep->declBus(c+5259,"vectorBank_0_rs_2", false,-1, 31,0);
    tracep->declBus(c+5260,"vectorBank_0_rs_3", false,-1, 31,0);
    tracep->declBus(c+5256,"vectorBank_0_v0_0", false,-1, 31,0);
    tracep->declBus(c+5281,"scalarBank_0_rs", false,-1, 31,0);
    tracep->declBit(c+5320,"REG_4", false,-1);
    tracep->declBit(c+5321,"REG_5", false,-1);
    tracep->declBus(c+5264,"vectorBank_1_rs_0", false,-1, 31,0);
    tracep->declBus(c+5265,"vectorBank_1_rs_1", false,-1, 31,0);
    tracep->declBus(c+5266,"vectorBank_1_rs_2", false,-1, 31,0);
    tracep->declBus(c+5267,"vectorBank_1_rs_3", false,-1, 31,0);
    tracep->declBus(c+5263,"vectorBank_1_v0_0", false,-1, 31,0);
    tracep->declBus(c+5284,"scalarBank_1_rs", false,-1, 31,0);
    tracep->declBit(c+5322,"REG_6", false,-1);
    tracep->declBit(c+5323,"REG_7", false,-1);
    tracep->declBus(c+5270,"vectorBank_2_rs_0", false,-1, 31,0);
    tracep->declBus(c+5271,"vectorBank_2_rs_1", false,-1, 31,0);
    tracep->declBus(c+5272,"vectorBank_2_rs_2", false,-1, 31,0);
    tracep->declBus(c+5273,"vectorBank_2_rs_3", false,-1, 31,0);
    tracep->declBus(c+5269,"vectorBank_2_v0_0", false,-1, 31,0);
    tracep->declBus(c+5286,"scalarBank_2_rs", false,-1, 31,0);
    tracep->declBit(c+5324,"REG_8", false,-1);
    tracep->declBit(c+5325,"REG_9", false,-1);
    tracep->declBus(c+5276,"vectorBank_3_rs_0", false,-1, 31,0);
    tracep->declBus(c+5277,"vectorBank_3_rs_1", false,-1, 31,0);
    tracep->declBus(c+5278,"vectorBank_3_rs_2", false,-1, 31,0);
    tracep->declBus(c+5279,"vectorBank_3_rs_3", false,-1, 31,0);
    tracep->declBus(c+5275,"vectorBank_3_v0_0", false,-1, 31,0);
    tracep->declBus(c+5288,"scalarBank_3_rs", false,-1, 31,0);
    tracep->declBus(c+5326,"wbVecBankId", false,-1, 1,0);
    tracep->declBus(c+5327,"wbScaBankId", false,-1, 1,0);
    tracep->pushNamePrefix("Arbiter ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+4946,"io_readArbiterIO_0_0_valid", false,-1);
    tracep->declBus(c+4947,"io_readArbiterIO_0_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4948,"io_readArbiterIO_0_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+4949,"io_readArbiterIO_0_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+4950,"io_readArbiterIO_0_1_valid", false,-1);
    tracep->declBus(c+4951,"io_readArbiterIO_0_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4952,"io_readArbiterIO_0_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+4953,"io_readArbiterIO_0_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+4954,"io_readArbiterIO_0_2_valid", false,-1);
    tracep->declBus(c+4955,"io_readArbiterIO_0_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4956,"io_readArbiterIO_0_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+4957,"io_readArbiterIO_0_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+4958,"io_readArbiterIO_0_3_valid", false,-1);
    tracep->declBus(c+4959,"io_readArbiterIO_0_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4960,"io_readArbiterIO_0_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+5039,"io_readArbiterIO_1_0_valid", false,-1);
    tracep->declBus(c+5040,"io_readArbiterIO_1_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5041,"io_readArbiterIO_1_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5042,"io_readArbiterIO_1_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5043,"io_readArbiterIO_1_1_valid", false,-1);
    tracep->declBus(c+5044,"io_readArbiterIO_1_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5045,"io_readArbiterIO_1_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5046,"io_readArbiterIO_1_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5047,"io_readArbiterIO_1_2_valid", false,-1);
    tracep->declBus(c+5048,"io_readArbiterIO_1_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5049,"io_readArbiterIO_1_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5050,"io_readArbiterIO_1_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5051,"io_readArbiterIO_1_3_valid", false,-1);
    tracep->declBus(c+5052,"io_readArbiterIO_1_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5053,"io_readArbiterIO_1_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+5132,"io_readArbiterIO_2_0_valid", false,-1);
    tracep->declBus(c+5133,"io_readArbiterIO_2_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5134,"io_readArbiterIO_2_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5135,"io_readArbiterIO_2_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5136,"io_readArbiterIO_2_1_valid", false,-1);
    tracep->declBus(c+5137,"io_readArbiterIO_2_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5138,"io_readArbiterIO_2_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5139,"io_readArbiterIO_2_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5140,"io_readArbiterIO_2_2_valid", false,-1);
    tracep->declBus(c+5141,"io_readArbiterIO_2_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5142,"io_readArbiterIO_2_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5143,"io_readArbiterIO_2_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5144,"io_readArbiterIO_2_3_valid", false,-1);
    tracep->declBus(c+5145,"io_readArbiterIO_2_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5146,"io_readArbiterIO_2_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+5225,"io_readArbiterIO_3_0_valid", false,-1);
    tracep->declBus(c+5226,"io_readArbiterIO_3_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5227,"io_readArbiterIO_3_0_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5228,"io_readArbiterIO_3_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5229,"io_readArbiterIO_3_1_valid", false,-1);
    tracep->declBus(c+5230,"io_readArbiterIO_3_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5231,"io_readArbiterIO_3_1_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5232,"io_readArbiterIO_3_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5233,"io_readArbiterIO_3_2_valid", false,-1);
    tracep->declBus(c+5234,"io_readArbiterIO_3_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5235,"io_readArbiterIO_3_2_bits_bankID", false,-1, 1,0);
    tracep->declBus(c+5236,"io_readArbiterIO_3_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5237,"io_readArbiterIO_3_3_valid", false,-1);
    tracep->declBus(c+5238,"io_readArbiterIO_3_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5239,"io_readArbiterIO_3_3_bits_bankID", false,-1, 1,0);
    tracep->declBit(c+5240,"io_readArbiterOut_0_valid", false,-1);
    tracep->declBus(c+5241,"io_readArbiterOut_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5242,"io_readArbiterOut_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5243,"io_readArbiterOut_1_valid", false,-1);
    tracep->declBus(c+5244,"io_readArbiterOut_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5245,"io_readArbiterOut_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5246,"io_readArbiterOut_2_valid", false,-1);
    tracep->declBus(c+5247,"io_readArbiterOut_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5248,"io_readArbiterOut_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5249,"io_readArbiterOut_3_valid", false,-1);
    tracep->declBus(c+5250,"io_readArbiterOut_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5251,"io_readArbiterOut_3_bits_rsType", false,-1, 1,0);
    tracep->declBus(c+5252,"io_readchosen_0", false,-1, 3,0);
    tracep->declBus(c+5253,"io_readchosen_1", false,-1, 3,0);
    tracep->declBus(c+5254,"io_readchosen_2", false,-1, 3,0);
    tracep->declBus(c+5255,"io_readchosen_3", false,-1, 3,0);
    tracep->declBit(c+52617,"bankArbiterScalar_0_clock", false,-1);
    tracep->declBit(c+5328,"bankArbiterScalar_0_io_in_0_valid", false,-1);
    tracep->declBus(c+4947,"bankArbiterScalar_0_io_in_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4949,"bankArbiterScalar_0_io_in_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5329,"bankArbiterScalar_0_io_in_1_valid", false,-1);
    tracep->declBus(c+4951,"bankArbiterScalar_0_io_in_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4953,"bankArbiterScalar_0_io_in_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5330,"bankArbiterScalar_0_io_in_2_valid", false,-1);
    tracep->declBus(c+4955,"bankArbiterScalar_0_io_in_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4957,"bankArbiterScalar_0_io_in_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5331,"bankArbiterScalar_0_io_in_3_valid", false,-1);
    tracep->declBus(c+4959,"bankArbiterScalar_0_io_in_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5332,"bankArbiterScalar_0_io_in_4_valid", false,-1);
    tracep->declBus(c+5040,"bankArbiterScalar_0_io_in_4_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5042,"bankArbiterScalar_0_io_in_4_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5333,"bankArbiterScalar_0_io_in_5_valid", false,-1);
    tracep->declBus(c+5044,"bankArbiterScalar_0_io_in_5_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5046,"bankArbiterScalar_0_io_in_5_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5334,"bankArbiterScalar_0_io_in_6_valid", false,-1);
    tracep->declBus(c+5048,"bankArbiterScalar_0_io_in_6_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5050,"bankArbiterScalar_0_io_in_6_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5335,"bankArbiterScalar_0_io_in_7_valid", false,-1);
    tracep->declBus(c+5052,"bankArbiterScalar_0_io_in_7_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5336,"bankArbiterScalar_0_io_in_8_valid", false,-1);
    tracep->declBus(c+5133,"bankArbiterScalar_0_io_in_8_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5135,"bankArbiterScalar_0_io_in_8_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5337,"bankArbiterScalar_0_io_in_9_valid", false,-1);
    tracep->declBus(c+5137,"bankArbiterScalar_0_io_in_9_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5139,"bankArbiterScalar_0_io_in_9_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5338,"bankArbiterScalar_0_io_in_10_valid", false,-1);
    tracep->declBus(c+5141,"bankArbiterScalar_0_io_in_10_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5143,"bankArbiterScalar_0_io_in_10_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5339,"bankArbiterScalar_0_io_in_11_valid", false,-1);
    tracep->declBus(c+5145,"bankArbiterScalar_0_io_in_11_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5340,"bankArbiterScalar_0_io_in_12_valid", false,-1);
    tracep->declBus(c+5226,"bankArbiterScalar_0_io_in_12_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5228,"bankArbiterScalar_0_io_in_12_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5341,"bankArbiterScalar_0_io_in_13_valid", false,-1);
    tracep->declBus(c+5230,"bankArbiterScalar_0_io_in_13_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5232,"bankArbiterScalar_0_io_in_13_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5342,"bankArbiterScalar_0_io_in_14_valid", false,-1);
    tracep->declBus(c+5234,"bankArbiterScalar_0_io_in_14_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5236,"bankArbiterScalar_0_io_in_14_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5343,"bankArbiterScalar_0_io_in_15_valid", false,-1);
    tracep->declBus(c+5238,"bankArbiterScalar_0_io_in_15_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5240,"bankArbiterScalar_0_io_out_valid", false,-1);
    tracep->declBus(c+5241,"bankArbiterScalar_0_io_out_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5242,"bankArbiterScalar_0_io_out_bits_rsType", false,-1, 1,0);
    tracep->declBus(c+5252,"bankArbiterScalar_0_io_chosen", false,-1, 3,0);
    tracep->declBit(c+52617,"bankArbiterScalar_1_clock", false,-1);
    tracep->declBit(c+5344,"bankArbiterScalar_1_io_in_0_valid", false,-1);
    tracep->declBus(c+4947,"bankArbiterScalar_1_io_in_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4949,"bankArbiterScalar_1_io_in_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5345,"bankArbiterScalar_1_io_in_1_valid", false,-1);
    tracep->declBus(c+4951,"bankArbiterScalar_1_io_in_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4953,"bankArbiterScalar_1_io_in_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5346,"bankArbiterScalar_1_io_in_2_valid", false,-1);
    tracep->declBus(c+4955,"bankArbiterScalar_1_io_in_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4957,"bankArbiterScalar_1_io_in_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5347,"bankArbiterScalar_1_io_in_3_valid", false,-1);
    tracep->declBus(c+4959,"bankArbiterScalar_1_io_in_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5348,"bankArbiterScalar_1_io_in_4_valid", false,-1);
    tracep->declBus(c+5040,"bankArbiterScalar_1_io_in_4_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5042,"bankArbiterScalar_1_io_in_4_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5349,"bankArbiterScalar_1_io_in_5_valid", false,-1);
    tracep->declBus(c+5044,"bankArbiterScalar_1_io_in_5_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5046,"bankArbiterScalar_1_io_in_5_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5350,"bankArbiterScalar_1_io_in_6_valid", false,-1);
    tracep->declBus(c+5048,"bankArbiterScalar_1_io_in_6_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5050,"bankArbiterScalar_1_io_in_6_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5351,"bankArbiterScalar_1_io_in_7_valid", false,-1);
    tracep->declBus(c+5052,"bankArbiterScalar_1_io_in_7_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5352,"bankArbiterScalar_1_io_in_8_valid", false,-1);
    tracep->declBus(c+5133,"bankArbiterScalar_1_io_in_8_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5135,"bankArbiterScalar_1_io_in_8_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5353,"bankArbiterScalar_1_io_in_9_valid", false,-1);
    tracep->declBus(c+5137,"bankArbiterScalar_1_io_in_9_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5139,"bankArbiterScalar_1_io_in_9_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5354,"bankArbiterScalar_1_io_in_10_valid", false,-1);
    tracep->declBus(c+5141,"bankArbiterScalar_1_io_in_10_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5143,"bankArbiterScalar_1_io_in_10_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5355,"bankArbiterScalar_1_io_in_11_valid", false,-1);
    tracep->declBus(c+5145,"bankArbiterScalar_1_io_in_11_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5356,"bankArbiterScalar_1_io_in_12_valid", false,-1);
    tracep->declBus(c+5226,"bankArbiterScalar_1_io_in_12_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5228,"bankArbiterScalar_1_io_in_12_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5357,"bankArbiterScalar_1_io_in_13_valid", false,-1);
    tracep->declBus(c+5230,"bankArbiterScalar_1_io_in_13_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5232,"bankArbiterScalar_1_io_in_13_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5358,"bankArbiterScalar_1_io_in_14_valid", false,-1);
    tracep->declBus(c+5234,"bankArbiterScalar_1_io_in_14_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5236,"bankArbiterScalar_1_io_in_14_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5359,"bankArbiterScalar_1_io_in_15_valid", false,-1);
    tracep->declBus(c+5238,"bankArbiterScalar_1_io_in_15_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5243,"bankArbiterScalar_1_io_out_valid", false,-1);
    tracep->declBus(c+5244,"bankArbiterScalar_1_io_out_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5245,"bankArbiterScalar_1_io_out_bits_rsType", false,-1, 1,0);
    tracep->declBus(c+5253,"bankArbiterScalar_1_io_chosen", false,-1, 3,0);
    tracep->declBit(c+52617,"bankArbiterScalar_2_clock", false,-1);
    tracep->declBit(c+5360,"bankArbiterScalar_2_io_in_0_valid", false,-1);
    tracep->declBus(c+4947,"bankArbiterScalar_2_io_in_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4949,"bankArbiterScalar_2_io_in_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5361,"bankArbiterScalar_2_io_in_1_valid", false,-1);
    tracep->declBus(c+4951,"bankArbiterScalar_2_io_in_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4953,"bankArbiterScalar_2_io_in_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5362,"bankArbiterScalar_2_io_in_2_valid", false,-1);
    tracep->declBus(c+4955,"bankArbiterScalar_2_io_in_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4957,"bankArbiterScalar_2_io_in_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5363,"bankArbiterScalar_2_io_in_3_valid", false,-1);
    tracep->declBus(c+4959,"bankArbiterScalar_2_io_in_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5364,"bankArbiterScalar_2_io_in_4_valid", false,-1);
    tracep->declBus(c+5040,"bankArbiterScalar_2_io_in_4_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5042,"bankArbiterScalar_2_io_in_4_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5365,"bankArbiterScalar_2_io_in_5_valid", false,-1);
    tracep->declBus(c+5044,"bankArbiterScalar_2_io_in_5_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5046,"bankArbiterScalar_2_io_in_5_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5366,"bankArbiterScalar_2_io_in_6_valid", false,-1);
    tracep->declBus(c+5048,"bankArbiterScalar_2_io_in_6_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5050,"bankArbiterScalar_2_io_in_6_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5367,"bankArbiterScalar_2_io_in_7_valid", false,-1);
    tracep->declBus(c+5052,"bankArbiterScalar_2_io_in_7_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5368,"bankArbiterScalar_2_io_in_8_valid", false,-1);
    tracep->declBus(c+5133,"bankArbiterScalar_2_io_in_8_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5135,"bankArbiterScalar_2_io_in_8_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5369,"bankArbiterScalar_2_io_in_9_valid", false,-1);
    tracep->declBus(c+5137,"bankArbiterScalar_2_io_in_9_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5139,"bankArbiterScalar_2_io_in_9_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5370,"bankArbiterScalar_2_io_in_10_valid", false,-1);
    tracep->declBus(c+5141,"bankArbiterScalar_2_io_in_10_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5143,"bankArbiterScalar_2_io_in_10_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5371,"bankArbiterScalar_2_io_in_11_valid", false,-1);
    tracep->declBus(c+5145,"bankArbiterScalar_2_io_in_11_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5372,"bankArbiterScalar_2_io_in_12_valid", false,-1);
    tracep->declBus(c+5226,"bankArbiterScalar_2_io_in_12_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5228,"bankArbiterScalar_2_io_in_12_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5373,"bankArbiterScalar_2_io_in_13_valid", false,-1);
    tracep->declBus(c+5230,"bankArbiterScalar_2_io_in_13_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5232,"bankArbiterScalar_2_io_in_13_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5374,"bankArbiterScalar_2_io_in_14_valid", false,-1);
    tracep->declBus(c+5234,"bankArbiterScalar_2_io_in_14_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5236,"bankArbiterScalar_2_io_in_14_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5375,"bankArbiterScalar_2_io_in_15_valid", false,-1);
    tracep->declBus(c+5238,"bankArbiterScalar_2_io_in_15_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5246,"bankArbiterScalar_2_io_out_valid", false,-1);
    tracep->declBus(c+5247,"bankArbiterScalar_2_io_out_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5248,"bankArbiterScalar_2_io_out_bits_rsType", false,-1, 1,0);
    tracep->declBus(c+5254,"bankArbiterScalar_2_io_chosen", false,-1, 3,0);
    tracep->declBit(c+52617,"bankArbiterScalar_3_clock", false,-1);
    tracep->declBit(c+5376,"bankArbiterScalar_3_io_in_0_valid", false,-1);
    tracep->declBus(c+4947,"bankArbiterScalar_3_io_in_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4949,"bankArbiterScalar_3_io_in_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5377,"bankArbiterScalar_3_io_in_1_valid", false,-1);
    tracep->declBus(c+4951,"bankArbiterScalar_3_io_in_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4953,"bankArbiterScalar_3_io_in_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5378,"bankArbiterScalar_3_io_in_2_valid", false,-1);
    tracep->declBus(c+4955,"bankArbiterScalar_3_io_in_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4957,"bankArbiterScalar_3_io_in_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5379,"bankArbiterScalar_3_io_in_3_valid", false,-1);
    tracep->declBus(c+4959,"bankArbiterScalar_3_io_in_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5380,"bankArbiterScalar_3_io_in_4_valid", false,-1);
    tracep->declBus(c+5040,"bankArbiterScalar_3_io_in_4_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5042,"bankArbiterScalar_3_io_in_4_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5381,"bankArbiterScalar_3_io_in_5_valid", false,-1);
    tracep->declBus(c+5044,"bankArbiterScalar_3_io_in_5_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5046,"bankArbiterScalar_3_io_in_5_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5382,"bankArbiterScalar_3_io_in_6_valid", false,-1);
    tracep->declBus(c+5048,"bankArbiterScalar_3_io_in_6_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5050,"bankArbiterScalar_3_io_in_6_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5383,"bankArbiterScalar_3_io_in_7_valid", false,-1);
    tracep->declBus(c+5052,"bankArbiterScalar_3_io_in_7_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5384,"bankArbiterScalar_3_io_in_8_valid", false,-1);
    tracep->declBus(c+5133,"bankArbiterScalar_3_io_in_8_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5135,"bankArbiterScalar_3_io_in_8_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5385,"bankArbiterScalar_3_io_in_9_valid", false,-1);
    tracep->declBus(c+5137,"bankArbiterScalar_3_io_in_9_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5139,"bankArbiterScalar_3_io_in_9_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5386,"bankArbiterScalar_3_io_in_10_valid", false,-1);
    tracep->declBus(c+5141,"bankArbiterScalar_3_io_in_10_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5143,"bankArbiterScalar_3_io_in_10_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5387,"bankArbiterScalar_3_io_in_11_valid", false,-1);
    tracep->declBus(c+5145,"bankArbiterScalar_3_io_in_11_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5388,"bankArbiterScalar_3_io_in_12_valid", false,-1);
    tracep->declBus(c+5226,"bankArbiterScalar_3_io_in_12_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5228,"bankArbiterScalar_3_io_in_12_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5389,"bankArbiterScalar_3_io_in_13_valid", false,-1);
    tracep->declBus(c+5230,"bankArbiterScalar_3_io_in_13_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5232,"bankArbiterScalar_3_io_in_13_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5390,"bankArbiterScalar_3_io_in_14_valid", false,-1);
    tracep->declBus(c+5234,"bankArbiterScalar_3_io_in_14_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5236,"bankArbiterScalar_3_io_in_14_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5391,"bankArbiterScalar_3_io_in_15_valid", false,-1);
    tracep->declBus(c+5238,"bankArbiterScalar_3_io_in_15_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5249,"bankArbiterScalar_3_io_out_valid", false,-1);
    tracep->declBus(c+5250,"bankArbiterScalar_3_io_out_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5251,"bankArbiterScalar_3_io_out_bits_rsType", false,-1, 1,0);
    tracep->declBus(c+5255,"bankArbiterScalar_3_io_chosen", false,-1, 3,0);
    tracep->pushNamePrefix("bankArbiterScalar_0 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+5328,"io_in_0_valid", false,-1);
    tracep->declBus(c+4947,"io_in_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4949,"io_in_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5329,"io_in_1_valid", false,-1);
    tracep->declBus(c+4951,"io_in_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4953,"io_in_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5330,"io_in_2_valid", false,-1);
    tracep->declBus(c+4955,"io_in_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4957,"io_in_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5331,"io_in_3_valid", false,-1);
    tracep->declBus(c+4959,"io_in_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5332,"io_in_4_valid", false,-1);
    tracep->declBus(c+5040,"io_in_4_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5042,"io_in_4_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5333,"io_in_5_valid", false,-1);
    tracep->declBus(c+5044,"io_in_5_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5046,"io_in_5_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5334,"io_in_6_valid", false,-1);
    tracep->declBus(c+5048,"io_in_6_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5050,"io_in_6_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5335,"io_in_7_valid", false,-1);
    tracep->declBus(c+5052,"io_in_7_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5336,"io_in_8_valid", false,-1);
    tracep->declBus(c+5133,"io_in_8_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5135,"io_in_8_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5337,"io_in_9_valid", false,-1);
    tracep->declBus(c+5137,"io_in_9_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5139,"io_in_9_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5338,"io_in_10_valid", false,-1);
    tracep->declBus(c+5141,"io_in_10_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5143,"io_in_10_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5339,"io_in_11_valid", false,-1);
    tracep->declBus(c+5145,"io_in_11_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5340,"io_in_12_valid", false,-1);
    tracep->declBus(c+5226,"io_in_12_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5228,"io_in_12_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5341,"io_in_13_valid", false,-1);
    tracep->declBus(c+5230,"io_in_13_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5232,"io_in_13_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5342,"io_in_14_valid", false,-1);
    tracep->declBus(c+5234,"io_in_14_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5236,"io_in_14_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5343,"io_in_15_valid", false,-1);
    tracep->declBus(c+5238,"io_in_15_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5240,"io_out_valid", false,-1);
    tracep->declBus(c+5241,"io_out_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5242,"io_out_bits_rsType", false,-1, 1,0);
    tracep->declBus(c+5252,"io_chosen", false,-1, 3,0);
    tracep->declBus(c+5392,"lastGrant", false,-1, 3,0);
    tracep->declBit(c+5393,"grantMask_1", false,-1);
    tracep->declBit(c+5394,"grantMask_2", false,-1);
    tracep->declBit(c+5395,"grantMask_3", false,-1);
    tracep->declBit(c+5396,"grantMask_4", false,-1);
    tracep->declBit(c+5397,"grantMask_5", false,-1);
    tracep->declBit(c+5398,"grantMask_6", false,-1);
    tracep->declBit(c+5399,"grantMask_7", false,-1);
    tracep->declBit(c+5400,"grantMask_8", false,-1);
    tracep->declBit(c+5401,"grantMask_9", false,-1);
    tracep->declBit(c+5402,"grantMask_10", false,-1);
    tracep->declBit(c+5403,"grantMask_11", false,-1);
    tracep->declBit(c+5404,"grantMask_12", false,-1);
    tracep->declBit(c+5405,"grantMask_13", false,-1);
    tracep->declBit(c+5406,"grantMask_14", false,-1);
    tracep->declBit(c+5407,"grantMask_15", false,-1);
    tracep->declBit(c+5408,"validMask_1", false,-1);
    tracep->declBit(c+5409,"validMask_2", false,-1);
    tracep->declBit(c+5410,"validMask_3", false,-1);
    tracep->declBit(c+5411,"validMask_4", false,-1);
    tracep->declBit(c+5412,"validMask_5", false,-1);
    tracep->declBit(c+5413,"validMask_6", false,-1);
    tracep->declBit(c+5414,"validMask_7", false,-1);
    tracep->declBit(c+5415,"validMask_8", false,-1);
    tracep->declBit(c+5416,"validMask_9", false,-1);
    tracep->declBit(c+5417,"validMask_10", false,-1);
    tracep->declBit(c+5418,"validMask_11", false,-1);
    tracep->declBit(c+5419,"validMask_12", false,-1);
    tracep->declBit(c+5420,"validMask_13", false,-1);
    tracep->declBit(c+5421,"validMask_14", false,-1);
    tracep->declBit(c+5422,"validMask_15", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("bankArbiterScalar_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+5344,"io_in_0_valid", false,-1);
    tracep->declBus(c+4947,"io_in_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4949,"io_in_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5345,"io_in_1_valid", false,-1);
    tracep->declBus(c+4951,"io_in_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4953,"io_in_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5346,"io_in_2_valid", false,-1);
    tracep->declBus(c+4955,"io_in_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4957,"io_in_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5347,"io_in_3_valid", false,-1);
    tracep->declBus(c+4959,"io_in_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5348,"io_in_4_valid", false,-1);
    tracep->declBus(c+5040,"io_in_4_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5042,"io_in_4_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5349,"io_in_5_valid", false,-1);
    tracep->declBus(c+5044,"io_in_5_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5046,"io_in_5_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5350,"io_in_6_valid", false,-1);
    tracep->declBus(c+5048,"io_in_6_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5050,"io_in_6_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5351,"io_in_7_valid", false,-1);
    tracep->declBus(c+5052,"io_in_7_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5352,"io_in_8_valid", false,-1);
    tracep->declBus(c+5133,"io_in_8_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5135,"io_in_8_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5353,"io_in_9_valid", false,-1);
    tracep->declBus(c+5137,"io_in_9_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5139,"io_in_9_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5354,"io_in_10_valid", false,-1);
    tracep->declBus(c+5141,"io_in_10_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5143,"io_in_10_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5355,"io_in_11_valid", false,-1);
    tracep->declBus(c+5145,"io_in_11_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5356,"io_in_12_valid", false,-1);
    tracep->declBus(c+5226,"io_in_12_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5228,"io_in_12_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5357,"io_in_13_valid", false,-1);
    tracep->declBus(c+5230,"io_in_13_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5232,"io_in_13_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5358,"io_in_14_valid", false,-1);
    tracep->declBus(c+5234,"io_in_14_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5236,"io_in_14_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5359,"io_in_15_valid", false,-1);
    tracep->declBus(c+5238,"io_in_15_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5243,"io_out_valid", false,-1);
    tracep->declBus(c+5244,"io_out_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5245,"io_out_bits_rsType", false,-1, 1,0);
    tracep->declBus(c+5253,"io_chosen", false,-1, 3,0);
    tracep->declBus(c+5423,"lastGrant", false,-1, 3,0);
    tracep->declBit(c+5424,"grantMask_1", false,-1);
    tracep->declBit(c+5425,"grantMask_2", false,-1);
    tracep->declBit(c+5426,"grantMask_3", false,-1);
    tracep->declBit(c+5427,"grantMask_4", false,-1);
    tracep->declBit(c+5428,"grantMask_5", false,-1);
    tracep->declBit(c+5429,"grantMask_6", false,-1);
    tracep->declBit(c+5430,"grantMask_7", false,-1);
    tracep->declBit(c+5431,"grantMask_8", false,-1);
    tracep->declBit(c+5432,"grantMask_9", false,-1);
    tracep->declBit(c+5433,"grantMask_10", false,-1);
    tracep->declBit(c+5434,"grantMask_11", false,-1);
    tracep->declBit(c+5435,"grantMask_12", false,-1);
    tracep->declBit(c+5436,"grantMask_13", false,-1);
    tracep->declBit(c+5437,"grantMask_14", false,-1);
    tracep->declBit(c+5438,"grantMask_15", false,-1);
    tracep->declBit(c+5439,"validMask_1", false,-1);
    tracep->declBit(c+5440,"validMask_2", false,-1);
    tracep->declBit(c+5441,"validMask_3", false,-1);
    tracep->declBit(c+5442,"validMask_4", false,-1);
    tracep->declBit(c+5443,"validMask_5", false,-1);
    tracep->declBit(c+5444,"validMask_6", false,-1);
    tracep->declBit(c+5445,"validMask_7", false,-1);
    tracep->declBit(c+5446,"validMask_8", false,-1);
    tracep->declBit(c+5447,"validMask_9", false,-1);
    tracep->declBit(c+5448,"validMask_10", false,-1);
    tracep->declBit(c+5449,"validMask_11", false,-1);
    tracep->declBit(c+5450,"validMask_12", false,-1);
    tracep->declBit(c+5451,"validMask_13", false,-1);
    tracep->declBit(c+5452,"validMask_14", false,-1);
    tracep->declBit(c+5453,"validMask_15", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("bankArbiterScalar_2 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+5360,"io_in_0_valid", false,-1);
    tracep->declBus(c+4947,"io_in_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4949,"io_in_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5361,"io_in_1_valid", false,-1);
    tracep->declBus(c+4951,"io_in_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4953,"io_in_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5362,"io_in_2_valid", false,-1);
    tracep->declBus(c+4955,"io_in_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4957,"io_in_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5363,"io_in_3_valid", false,-1);
    tracep->declBus(c+4959,"io_in_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5364,"io_in_4_valid", false,-1);
    tracep->declBus(c+5040,"io_in_4_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5042,"io_in_4_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5365,"io_in_5_valid", false,-1);
    tracep->declBus(c+5044,"io_in_5_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5046,"io_in_5_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5366,"io_in_6_valid", false,-1);
    tracep->declBus(c+5048,"io_in_6_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5050,"io_in_6_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5367,"io_in_7_valid", false,-1);
    tracep->declBus(c+5052,"io_in_7_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5368,"io_in_8_valid", false,-1);
    tracep->declBus(c+5133,"io_in_8_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5135,"io_in_8_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5369,"io_in_9_valid", false,-1);
    tracep->declBus(c+5137,"io_in_9_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5139,"io_in_9_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5370,"io_in_10_valid", false,-1);
    tracep->declBus(c+5141,"io_in_10_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5143,"io_in_10_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5371,"io_in_11_valid", false,-1);
    tracep->declBus(c+5145,"io_in_11_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5372,"io_in_12_valid", false,-1);
    tracep->declBus(c+5226,"io_in_12_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5228,"io_in_12_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5373,"io_in_13_valid", false,-1);
    tracep->declBus(c+5230,"io_in_13_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5232,"io_in_13_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5374,"io_in_14_valid", false,-1);
    tracep->declBus(c+5234,"io_in_14_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5236,"io_in_14_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5375,"io_in_15_valid", false,-1);
    tracep->declBus(c+5238,"io_in_15_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5246,"io_out_valid", false,-1);
    tracep->declBus(c+5247,"io_out_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5248,"io_out_bits_rsType", false,-1, 1,0);
    tracep->declBus(c+5254,"io_chosen", false,-1, 3,0);
    tracep->declBus(c+5454,"lastGrant", false,-1, 3,0);
    tracep->declBit(c+5455,"grantMask_1", false,-1);
    tracep->declBit(c+5456,"grantMask_2", false,-1);
    tracep->declBit(c+5457,"grantMask_3", false,-1);
    tracep->declBit(c+5458,"grantMask_4", false,-1);
    tracep->declBit(c+5459,"grantMask_5", false,-1);
    tracep->declBit(c+5460,"grantMask_6", false,-1);
    tracep->declBit(c+5461,"grantMask_7", false,-1);
    tracep->declBit(c+5462,"grantMask_8", false,-1);
    tracep->declBit(c+5463,"grantMask_9", false,-1);
    tracep->declBit(c+5464,"grantMask_10", false,-1);
    tracep->declBit(c+5465,"grantMask_11", false,-1);
    tracep->declBit(c+5466,"grantMask_12", false,-1);
    tracep->declBit(c+5467,"grantMask_13", false,-1);
    tracep->declBit(c+5468,"grantMask_14", false,-1);
    tracep->declBit(c+5469,"grantMask_15", false,-1);
    tracep->declBit(c+5470,"validMask_1", false,-1);
    tracep->declBit(c+5471,"validMask_2", false,-1);
    tracep->declBit(c+5472,"validMask_3", false,-1);
    tracep->declBit(c+5473,"validMask_4", false,-1);
    tracep->declBit(c+5474,"validMask_5", false,-1);
    tracep->declBit(c+5475,"validMask_6", false,-1);
    tracep->declBit(c+5476,"validMask_7", false,-1);
    tracep->declBit(c+5477,"validMask_8", false,-1);
    tracep->declBit(c+5478,"validMask_9", false,-1);
    tracep->declBit(c+5479,"validMask_10", false,-1);
    tracep->declBit(c+5480,"validMask_11", false,-1);
    tracep->declBit(c+5481,"validMask_12", false,-1);
    tracep->declBit(c+5482,"validMask_13", false,-1);
    tracep->declBit(c+5483,"validMask_14", false,-1);
    tracep->declBit(c+5484,"validMask_15", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("bankArbiterScalar_3 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+5376,"io_in_0_valid", false,-1);
    tracep->declBus(c+4947,"io_in_0_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4949,"io_in_0_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5377,"io_in_1_valid", false,-1);
    tracep->declBus(c+4951,"io_in_1_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4953,"io_in_1_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5378,"io_in_2_valid", false,-1);
    tracep->declBus(c+4955,"io_in_2_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+4957,"io_in_2_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5379,"io_in_3_valid", false,-1);
    tracep->declBus(c+4959,"io_in_3_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5380,"io_in_4_valid", false,-1);
    tracep->declBus(c+5040,"io_in_4_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5042,"io_in_4_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5381,"io_in_5_valid", false,-1);
    tracep->declBus(c+5044,"io_in_5_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5046,"io_in_5_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5382,"io_in_6_valid", false,-1);
    tracep->declBus(c+5048,"io_in_6_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5050,"io_in_6_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5383,"io_in_7_valid", false,-1);
    tracep->declBus(c+5052,"io_in_7_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5384,"io_in_8_valid", false,-1);
    tracep->declBus(c+5133,"io_in_8_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5135,"io_in_8_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5385,"io_in_9_valid", false,-1);
    tracep->declBus(c+5137,"io_in_9_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5139,"io_in_9_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5386,"io_in_10_valid", false,-1);
    tracep->declBus(c+5141,"io_in_10_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5143,"io_in_10_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5387,"io_in_11_valid", false,-1);
    tracep->declBus(c+5145,"io_in_11_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5388,"io_in_12_valid", false,-1);
    tracep->declBus(c+5226,"io_in_12_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5228,"io_in_12_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5389,"io_in_13_valid", false,-1);
    tracep->declBus(c+5230,"io_in_13_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5232,"io_in_13_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5390,"io_in_14_valid", false,-1);
    tracep->declBus(c+5234,"io_in_14_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5236,"io_in_14_bits_rsType", false,-1, 1,0);
    tracep->declBit(c+5391,"io_in_15_valid", false,-1);
    tracep->declBus(c+5238,"io_in_15_bits_rsAddr", false,-1, 4,0);
    tracep->declBit(c+5249,"io_out_valid", false,-1);
    tracep->declBus(c+5250,"io_out_bits_rsAddr", false,-1, 4,0);
    tracep->declBus(c+5251,"io_out_bits_rsType", false,-1, 1,0);
    tracep->declBus(c+5255,"io_chosen", false,-1, 3,0);
    tracep->declBus(c+5485,"lastGrant", false,-1, 3,0);
    tracep->declBit(c+5486,"grantMask_1", false,-1);
    tracep->declBit(c+5487,"grantMask_2", false,-1);
    tracep->declBit(c+5488,"grantMask_3", false,-1);
    tracep->declBit(c+5489,"grantMask_4", false,-1);
    tracep->declBit(c+5490,"grantMask_5", false,-1);
    tracep->declBit(c+5491,"grantMask_6", false,-1);
    tracep->declBit(c+5492,"grantMask_7", false,-1);
    tracep->declBit(c+5493,"grantMask_8", false,-1);
    tracep->declBit(c+5494,"grantMask_9", false,-1);
    tracep->declBit(c+5495,"grantMask_10", false,-1);
    tracep->declBit(c+5496,"grantMask_11", false,-1);
    tracep->declBit(c+5497,"grantMask_12", false,-1);
    tracep->declBit(c+5498,"grantMask_13", false,-1);
    tracep->declBit(c+5499,"grantMask_14", false,-1);
    tracep->declBit(c+5500,"grantMask_15", false,-1);
    tracep->declBit(c+5501,"validMask_1", false,-1);
    tracep->declBit(c+5502,"validMask_2", false,-1);
    tracep->declBit(c+5503,"validMask_3", false,-1);
    tracep->declBit(c+5504,"validMask_4", false,-1);
    tracep->declBit(c+5505,"validMask_5", false,-1);
    tracep->declBit(c+5506,"validMask_6", false,-1);
    tracep->declBit(c+5507,"validMask_7", false,-1);
    tracep->declBit(c+5508,"validMask_8", false,-1);
    tracep->declBit(c+5509,"validMask_9", false,-1);
    tracep->declBit(c+5510,"validMask_10", false,-1);
    tracep->declBit(c+5511,"validMask_11", false,-1);
    tracep->declBit(c+5512,"validMask_12", false,-1);
    tracep->declBit(c+5513,"validMask_13", false,-1);
    tracep->declBit(c+5514,"validMask_14", false,-1);
    tracep->declBit(c+5515,"validMask_15", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("Demux ");
    tracep->declBit(c+2863,"io_in_ready", false,-1);
    tracep->declBit(c+2864,"io_in_valid", false,-1);
    tracep->declBus(c+2865,"io_in_bits_inst", false,-1, 31,0);
    tracep->declBus(c+2866,"io_in_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2867,"io_in_bits_fp", false,-1);
    tracep->declBus(c+2868,"io_in_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2869,"io_in_bits_simt_stack", false,-1);
    tracep->declBit(c+2870,"io_in_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2871,"io_in_bits_barrier", false,-1);
    tracep->declBus(c+2872,"io_in_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2873,"io_in_bits_reverse", false,-1);
    tracep->declBus(c+2874,"io_in_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2875,"io_in_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2876,"io_in_bits_isvec", false,-1);
    tracep->declBus(c+2877,"io_in_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2878,"io_in_bits_mask", false,-1);
    tracep->declBus(c+2879,"io_in_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2880,"io_in_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2881,"io_in_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2882,"io_in_bits_mem", false,-1);
    tracep->declBit(c+2883,"io_in_bits_mul", false,-1);
    tracep->declBus(c+2884,"io_in_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2885,"io_in_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2886,"io_in_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2887,"io_in_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2888,"io_in_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2889,"io_in_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"io_in_bits_wfd", false,-1);
    tracep->declBit(c+2891,"io_in_bits_sfu", false,-1);
    tracep->declBit(c+2892,"io_in_bits_readmask", false,-1);
    tracep->declBit(c+2893,"io_in_bits_writemask", false,-1);
    tracep->declBit(c+2894,"io_in_bits_wxd", false,-1);
    tracep->declBus(c+2895,"io_in_bits_pc", false,-1, 31,0);
    tracep->declBus(c+2896,"io_in_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2897,"io_in_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4869,"io_out_0_ready", false,-1);
    tracep->declBit(c+4870,"io_out_0_valid", false,-1);
    tracep->declBus(c+2865,"io_out_0_bits_inst", false,-1, 31,0);
    tracep->declBus(c+2866,"io_out_0_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2867,"io_out_0_bits_fp", false,-1);
    tracep->declBus(c+2868,"io_out_0_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2869,"io_out_0_bits_simt_stack", false,-1);
    tracep->declBit(c+2870,"io_out_0_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2871,"io_out_0_bits_barrier", false,-1);
    tracep->declBus(c+2872,"io_out_0_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2873,"io_out_0_bits_reverse", false,-1);
    tracep->declBus(c+2874,"io_out_0_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2875,"io_out_0_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2876,"io_out_0_bits_isvec", false,-1);
    tracep->declBus(c+2877,"io_out_0_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2878,"io_out_0_bits_mask", false,-1);
    tracep->declBus(c+2879,"io_out_0_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2880,"io_out_0_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2881,"io_out_0_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2882,"io_out_0_bits_mem", false,-1);
    tracep->declBit(c+2883,"io_out_0_bits_mul", false,-1);
    tracep->declBus(c+2884,"io_out_0_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2885,"io_out_0_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2886,"io_out_0_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2887,"io_out_0_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2888,"io_out_0_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2889,"io_out_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"io_out_0_bits_wfd", false,-1);
    tracep->declBit(c+2891,"io_out_0_bits_sfu", false,-1);
    tracep->declBit(c+2892,"io_out_0_bits_readmask", false,-1);
    tracep->declBit(c+2893,"io_out_0_bits_writemask", false,-1);
    tracep->declBit(c+2894,"io_out_0_bits_wxd", false,-1);
    tracep->declBus(c+2895,"io_out_0_bits_pc", false,-1, 31,0);
    tracep->declBus(c+2896,"io_out_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2897,"io_out_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4961,"io_out_1_ready", false,-1);
    tracep->declBit(c+4962,"io_out_1_valid", false,-1);
    tracep->declBus(c+2865,"io_out_1_bits_inst", false,-1, 31,0);
    tracep->declBus(c+2866,"io_out_1_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2867,"io_out_1_bits_fp", false,-1);
    tracep->declBus(c+2868,"io_out_1_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2869,"io_out_1_bits_simt_stack", false,-1);
    tracep->declBit(c+2870,"io_out_1_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2871,"io_out_1_bits_barrier", false,-1);
    tracep->declBus(c+2872,"io_out_1_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2873,"io_out_1_bits_reverse", false,-1);
    tracep->declBus(c+2874,"io_out_1_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2875,"io_out_1_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2876,"io_out_1_bits_isvec", false,-1);
    tracep->declBus(c+2877,"io_out_1_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2878,"io_out_1_bits_mask", false,-1);
    tracep->declBus(c+2879,"io_out_1_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2880,"io_out_1_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2881,"io_out_1_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2882,"io_out_1_bits_mem", false,-1);
    tracep->declBit(c+2883,"io_out_1_bits_mul", false,-1);
    tracep->declBus(c+2884,"io_out_1_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2885,"io_out_1_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2886,"io_out_1_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2887,"io_out_1_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2888,"io_out_1_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2889,"io_out_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"io_out_1_bits_wfd", false,-1);
    tracep->declBit(c+2891,"io_out_1_bits_sfu", false,-1);
    tracep->declBit(c+2892,"io_out_1_bits_readmask", false,-1);
    tracep->declBit(c+2893,"io_out_1_bits_writemask", false,-1);
    tracep->declBit(c+2894,"io_out_1_bits_wxd", false,-1);
    tracep->declBus(c+2895,"io_out_1_bits_pc", false,-1, 31,0);
    tracep->declBus(c+2896,"io_out_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2897,"io_out_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+5054,"io_out_2_ready", false,-1);
    tracep->declBit(c+5055,"io_out_2_valid", false,-1);
    tracep->declBus(c+2865,"io_out_2_bits_inst", false,-1, 31,0);
    tracep->declBus(c+2866,"io_out_2_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2867,"io_out_2_bits_fp", false,-1);
    tracep->declBus(c+2868,"io_out_2_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2869,"io_out_2_bits_simt_stack", false,-1);
    tracep->declBit(c+2870,"io_out_2_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2871,"io_out_2_bits_barrier", false,-1);
    tracep->declBus(c+2872,"io_out_2_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2873,"io_out_2_bits_reverse", false,-1);
    tracep->declBus(c+2874,"io_out_2_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2875,"io_out_2_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2876,"io_out_2_bits_isvec", false,-1);
    tracep->declBus(c+2877,"io_out_2_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2878,"io_out_2_bits_mask", false,-1);
    tracep->declBus(c+2879,"io_out_2_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2880,"io_out_2_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2881,"io_out_2_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2882,"io_out_2_bits_mem", false,-1);
    tracep->declBit(c+2883,"io_out_2_bits_mul", false,-1);
    tracep->declBus(c+2884,"io_out_2_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2885,"io_out_2_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2886,"io_out_2_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2887,"io_out_2_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2888,"io_out_2_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2889,"io_out_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"io_out_2_bits_wfd", false,-1);
    tracep->declBit(c+2891,"io_out_2_bits_sfu", false,-1);
    tracep->declBit(c+2892,"io_out_2_bits_readmask", false,-1);
    tracep->declBit(c+2893,"io_out_2_bits_writemask", false,-1);
    tracep->declBit(c+2894,"io_out_2_bits_wxd", false,-1);
    tracep->declBus(c+2895,"io_out_2_bits_pc", false,-1, 31,0);
    tracep->declBus(c+2896,"io_out_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2897,"io_out_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+5147,"io_out_3_ready", false,-1);
    tracep->declBit(c+5148,"io_out_3_valid", false,-1);
    tracep->declBus(c+2865,"io_out_3_bits_inst", false,-1, 31,0);
    tracep->declBus(c+2866,"io_out_3_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2867,"io_out_3_bits_fp", false,-1);
    tracep->declBus(c+2868,"io_out_3_bits_branch", false,-1, 1,0);
    tracep->declBit(c+2869,"io_out_3_bits_simt_stack", false,-1);
    tracep->declBit(c+2870,"io_out_3_bits_simt_stack_op", false,-1);
    tracep->declBit(c+2871,"io_out_3_bits_barrier", false,-1);
    tracep->declBus(c+2872,"io_out_3_bits_csr", false,-1, 1,0);
    tracep->declBit(c+2873,"io_out_3_bits_reverse", false,-1);
    tracep->declBus(c+2874,"io_out_3_bits_sel_alu2", false,-1, 1,0);
    tracep->declBus(c+2875,"io_out_3_bits_sel_alu1", false,-1, 1,0);
    tracep->declBit(c+2876,"io_out_3_bits_isvec", false,-1);
    tracep->declBus(c+2877,"io_out_3_bits_sel_alu3", false,-1, 1,0);
    tracep->declBit(c+2878,"io_out_3_bits_mask", false,-1);
    tracep->declBus(c+2879,"io_out_3_bits_sel_imm", false,-1, 2,0);
    tracep->declBit(c+2880,"io_out_3_bits_mem_unsigned", false,-1);
    tracep->declBus(c+2881,"io_out_3_bits_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2882,"io_out_3_bits_mem", false,-1);
    tracep->declBit(c+2883,"io_out_3_bits_mul", false,-1);
    tracep->declBus(c+2884,"io_out_3_bits_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2885,"io_out_3_bits_mop", false,-1, 1,0);
    tracep->declBus(c+2886,"io_out_3_bits_reg_idx1", false,-1, 4,0);
    tracep->declBus(c+2887,"io_out_3_bits_reg_idx2", false,-1, 4,0);
    tracep->declBus(c+2888,"io_out_3_bits_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2889,"io_out_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2890,"io_out_3_bits_wfd", false,-1);
    tracep->declBit(c+2891,"io_out_3_bits_sfu", false,-1);
    tracep->declBit(c+2892,"io_out_3_bits_readmask", false,-1);
    tracep->declBit(c+2893,"io_out_3_bits_writemask", false,-1);
    tracep->declBit(c+2894,"io_out_3_bits_wxd", false,-1);
    tracep->declBus(c+2895,"io_out_3_bits_pc", false,-1, 31,0);
    tracep->declBus(c+2896,"io_out_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2897,"io_out_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("FloatRegFileBank ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBus(c+5256,"io_v0_0", false,-1, 31,0);
    tracep->declBus(c+5257,"io_rs_0", false,-1, 31,0);
    tracep->declBus(c+5258,"io_rs_1", false,-1, 31,0);
    tracep->declBus(c+5259,"io_rs_2", false,-1, 31,0);
    tracep->declBus(c+5260,"io_rs_3", false,-1, 31,0);
    tracep->declBus(c+5241,"io_rsidx", false,-1, 4,0);
    tracep->declBus(c+2948,"io_rd_0", false,-1, 31,0);
    tracep->declBus(c+2949,"io_rd_1", false,-1, 31,0);
    tracep->declBus(c+2950,"io_rd_2", false,-1, 31,0);
    tracep->declBus(c+2951,"io_rd_3", false,-1, 31,0);
    tracep->declBus(c+5261,"io_rdidx", false,-1, 4,0);
    tracep->declBit(c+5262,"io_rdwen", false,-1);
    tracep->declBit(c+2952,"io_rdwmask_0", false,-1);
    tracep->declBit(c+2953,"io_rdwmask_1", false,-1);
    tracep->declBit(c+2954,"io_rdwmask_2", false,-1);
    tracep->declBit(c+2955,"io_rdwmask_3", false,-1);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+5516+i*1,"regs_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+5548,"regs_0_MPORT_en", false,-1);
    tracep->declBus(c+5549,"regs_0_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+5550,"regs_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+5551,"regs_0_MPORT_1_en", false,-1);
    tracep->declBus(c+5552,"regs_0_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+5256,"regs_0_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+2948,"regs_0_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+5261,"regs_0_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+2952,"regs_0_MPORT_2_mask", false,-1);
    tracep->declBit(c+5262,"regs_0_MPORT_2_en", false,-1);
    tracep->declBit(c+5548,"regs_0_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+5549,"regs_0_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+5551,"regs_0_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+5552,"regs_0_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+5553+i*1,"regs_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+5585,"regs_1_MPORT_en", false,-1);
    tracep->declBus(c+5586,"regs_1_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+5587,"regs_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+5588,"regs_1_MPORT_1_en", false,-1);
    tracep->declBus(c+5589,"regs_1_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+5590,"regs_1_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+2949,"regs_1_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+5261,"regs_1_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+2953,"regs_1_MPORT_2_mask", false,-1);
    tracep->declBit(c+5262,"regs_1_MPORT_2_en", false,-1);
    tracep->declBit(c+5585,"regs_1_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+5586,"regs_1_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+5588,"regs_1_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+5589,"regs_1_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+5591+i*1,"regs_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+5623,"regs_2_MPORT_en", false,-1);
    tracep->declBus(c+5624,"regs_2_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+5625,"regs_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+5626,"regs_2_MPORT_1_en", false,-1);
    tracep->declBus(c+5627,"regs_2_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+5628,"regs_2_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+2950,"regs_2_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+5261,"regs_2_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+2954,"regs_2_MPORT_2_mask", false,-1);
    tracep->declBit(c+5262,"regs_2_MPORT_2_en", false,-1);
    tracep->declBit(c+5623,"regs_2_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+5624,"regs_2_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+5626,"regs_2_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+5627,"regs_2_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+5629+i*1,"regs_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+5661,"regs_3_MPORT_en", false,-1);
    tracep->declBus(c+5662,"regs_3_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+5663,"regs_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+5664,"regs_3_MPORT_1_en", false,-1);
    tracep->declBus(c+5665,"regs_3_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+5666,"regs_3_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+2951,"regs_3_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+5261,"regs_3_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+2955,"regs_3_MPORT_2_mask", false,-1);
    tracep->declBit(c+5262,"regs_3_MPORT_2_en", false,-1);
    tracep->declBit(c+5661,"regs_3_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+5662,"regs_3_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+5664,"regs_3_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+5665,"regs_3_MPORT_1_addr_pipe_0", false,-1, 4,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("FloatRegFileBank_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBus(c+5263,"io_v0_0", false,-1, 31,0);
    tracep->declBus(c+5264,"io_rs_0", false,-1, 31,0);
    tracep->declBus(c+5265,"io_rs_1", false,-1, 31,0);
    tracep->declBus(c+5266,"io_rs_2", false,-1, 31,0);
    tracep->declBus(c+5267,"io_rs_3", false,-1, 31,0);
    tracep->declBus(c+5244,"io_rsidx", false,-1, 4,0);
    tracep->declBus(c+2948,"io_rd_0", false,-1, 31,0);
    tracep->declBus(c+2949,"io_rd_1", false,-1, 31,0);
    tracep->declBus(c+2950,"io_rd_2", false,-1, 31,0);
    tracep->declBus(c+2951,"io_rd_3", false,-1, 31,0);
    tracep->declBus(c+5261,"io_rdidx", false,-1, 4,0);
    tracep->declBit(c+5268,"io_rdwen", false,-1);
    tracep->declBit(c+2952,"io_rdwmask_0", false,-1);
    tracep->declBit(c+2953,"io_rdwmask_1", false,-1);
    tracep->declBit(c+2954,"io_rdwmask_2", false,-1);
    tracep->declBit(c+2955,"io_rdwmask_3", false,-1);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+5667+i*1,"regs_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+5699,"regs_0_MPORT_en", false,-1);
    tracep->declBus(c+5700,"regs_0_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+5701,"regs_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+5702,"regs_0_MPORT_1_en", false,-1);
    tracep->declBus(c+5703,"regs_0_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+5263,"regs_0_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+2948,"regs_0_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+5261,"regs_0_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+2952,"regs_0_MPORT_2_mask", false,-1);
    tracep->declBit(c+5268,"regs_0_MPORT_2_en", false,-1);
    tracep->declBit(c+5699,"regs_0_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+5700,"regs_0_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+5702,"regs_0_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+5703,"regs_0_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+5704+i*1,"regs_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+5736,"regs_1_MPORT_en", false,-1);
    tracep->declBus(c+5737,"regs_1_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+5738,"regs_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+5739,"regs_1_MPORT_1_en", false,-1);
    tracep->declBus(c+5740,"regs_1_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+5741,"regs_1_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+2949,"regs_1_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+5261,"regs_1_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+2953,"regs_1_MPORT_2_mask", false,-1);
    tracep->declBit(c+5268,"regs_1_MPORT_2_en", false,-1);
    tracep->declBit(c+5736,"regs_1_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+5737,"regs_1_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+5739,"regs_1_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+5740,"regs_1_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+5742+i*1,"regs_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+5774,"regs_2_MPORT_en", false,-1);
    tracep->declBus(c+5775,"regs_2_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+5776,"regs_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+5777,"regs_2_MPORT_1_en", false,-1);
    tracep->declBus(c+5778,"regs_2_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+5779,"regs_2_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+2950,"regs_2_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+5261,"regs_2_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+2954,"regs_2_MPORT_2_mask", false,-1);
    tracep->declBit(c+5268,"regs_2_MPORT_2_en", false,-1);
    tracep->declBit(c+5774,"regs_2_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+5775,"regs_2_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+5777,"regs_2_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+5778,"regs_2_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+5780+i*1,"regs_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+5812,"regs_3_MPORT_en", false,-1);
    tracep->declBus(c+5813,"regs_3_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+5814,"regs_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+5815,"regs_3_MPORT_1_en", false,-1);
    tracep->declBus(c+5816,"regs_3_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+5817,"regs_3_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+2951,"regs_3_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+5261,"regs_3_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+2955,"regs_3_MPORT_2_mask", false,-1);
    tracep->declBit(c+5268,"regs_3_MPORT_2_en", false,-1);
    tracep->declBit(c+5812,"regs_3_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+5813,"regs_3_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+5815,"regs_3_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+5816,"regs_3_MPORT_1_addr_pipe_0", false,-1, 4,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("FloatRegFileBank_2 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBus(c+5269,"io_v0_0", false,-1, 31,0);
    tracep->declBus(c+5270,"io_rs_0", false,-1, 31,0);
    tracep->declBus(c+5271,"io_rs_1", false,-1, 31,0);
    tracep->declBus(c+5272,"io_rs_2", false,-1, 31,0);
    tracep->declBus(c+5273,"io_rs_3", false,-1, 31,0);
    tracep->declBus(c+5247,"io_rsidx", false,-1, 4,0);
    tracep->declBus(c+2948,"io_rd_0", false,-1, 31,0);
    tracep->declBus(c+2949,"io_rd_1", false,-1, 31,0);
    tracep->declBus(c+2950,"io_rd_2", false,-1, 31,0);
    tracep->declBus(c+2951,"io_rd_3", false,-1, 31,0);
    tracep->declBus(c+5261,"io_rdidx", false,-1, 4,0);
    tracep->declBit(c+5274,"io_rdwen", false,-1);
    tracep->declBit(c+2952,"io_rdwmask_0", false,-1);
    tracep->declBit(c+2953,"io_rdwmask_1", false,-1);
    tracep->declBit(c+2954,"io_rdwmask_2", false,-1);
    tracep->declBit(c+2955,"io_rdwmask_3", false,-1);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+5818+i*1,"regs_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+5850,"regs_0_MPORT_en", false,-1);
    tracep->declBus(c+5851,"regs_0_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+5852,"regs_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+5853,"regs_0_MPORT_1_en", false,-1);
    tracep->declBus(c+5854,"regs_0_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+5269,"regs_0_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+2948,"regs_0_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+5261,"regs_0_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+2952,"regs_0_MPORT_2_mask", false,-1);
    tracep->declBit(c+5274,"regs_0_MPORT_2_en", false,-1);
    tracep->declBit(c+5850,"regs_0_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+5851,"regs_0_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+5853,"regs_0_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+5854,"regs_0_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+5855+i*1,"regs_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+5887,"regs_1_MPORT_en", false,-1);
    tracep->declBus(c+5888,"regs_1_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+5889,"regs_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+5890,"regs_1_MPORT_1_en", false,-1);
    tracep->declBus(c+5891,"regs_1_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+5892,"regs_1_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+2949,"regs_1_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+5261,"regs_1_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+2953,"regs_1_MPORT_2_mask", false,-1);
    tracep->declBit(c+5274,"regs_1_MPORT_2_en", false,-1);
    tracep->declBit(c+5887,"regs_1_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+5888,"regs_1_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+5890,"regs_1_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+5891,"regs_1_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+5893+i*1,"regs_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+5925,"regs_2_MPORT_en", false,-1);
    tracep->declBus(c+5926,"regs_2_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+5927,"regs_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+5928,"regs_2_MPORT_1_en", false,-1);
    tracep->declBus(c+5929,"regs_2_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+5930,"regs_2_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+2950,"regs_2_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+5261,"regs_2_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+2954,"regs_2_MPORT_2_mask", false,-1);
    tracep->declBit(c+5274,"regs_2_MPORT_2_en", false,-1);
    tracep->declBit(c+5925,"regs_2_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+5926,"regs_2_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+5928,"regs_2_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+5929,"regs_2_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+5931+i*1,"regs_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+5963,"regs_3_MPORT_en", false,-1);
    tracep->declBus(c+5964,"regs_3_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+5965,"regs_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+5966,"regs_3_MPORT_1_en", false,-1);
    tracep->declBus(c+5967,"regs_3_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+5968,"regs_3_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+2951,"regs_3_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+5261,"regs_3_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+2955,"regs_3_MPORT_2_mask", false,-1);
    tracep->declBit(c+5274,"regs_3_MPORT_2_en", false,-1);
    tracep->declBit(c+5963,"regs_3_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+5964,"regs_3_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+5966,"regs_3_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+5967,"regs_3_MPORT_1_addr_pipe_0", false,-1, 4,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("FloatRegFileBank_3 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBus(c+5275,"io_v0_0", false,-1, 31,0);
    tracep->declBus(c+5276,"io_rs_0", false,-1, 31,0);
    tracep->declBus(c+5277,"io_rs_1", false,-1, 31,0);
    tracep->declBus(c+5278,"io_rs_2", false,-1, 31,0);
    tracep->declBus(c+5279,"io_rs_3", false,-1, 31,0);
    tracep->declBus(c+5250,"io_rsidx", false,-1, 4,0);
    tracep->declBus(c+2948,"io_rd_0", false,-1, 31,0);
    tracep->declBus(c+2949,"io_rd_1", false,-1, 31,0);
    tracep->declBus(c+2950,"io_rd_2", false,-1, 31,0);
    tracep->declBus(c+2951,"io_rd_3", false,-1, 31,0);
    tracep->declBus(c+5261,"io_rdidx", false,-1, 4,0);
    tracep->declBit(c+5280,"io_rdwen", false,-1);
    tracep->declBit(c+2952,"io_rdwmask_0", false,-1);
    tracep->declBit(c+2953,"io_rdwmask_1", false,-1);
    tracep->declBit(c+2954,"io_rdwmask_2", false,-1);
    tracep->declBit(c+2955,"io_rdwmask_3", false,-1);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+5969+i*1,"regs_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+6001,"regs_0_MPORT_en", false,-1);
    tracep->declBus(c+6002,"regs_0_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+6003,"regs_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+6004,"regs_0_MPORT_1_en", false,-1);
    tracep->declBus(c+6005,"regs_0_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+5275,"regs_0_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+2948,"regs_0_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+5261,"regs_0_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+2952,"regs_0_MPORT_2_mask", false,-1);
    tracep->declBit(c+5280,"regs_0_MPORT_2_en", false,-1);
    tracep->declBit(c+6001,"regs_0_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+6002,"regs_0_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+6004,"regs_0_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+6005,"regs_0_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+6006+i*1,"regs_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+6038,"regs_1_MPORT_en", false,-1);
    tracep->declBus(c+6039,"regs_1_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+6040,"regs_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+6041,"regs_1_MPORT_1_en", false,-1);
    tracep->declBus(c+6042,"regs_1_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+6043,"regs_1_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+2949,"regs_1_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+5261,"regs_1_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+2953,"regs_1_MPORT_2_mask", false,-1);
    tracep->declBit(c+5280,"regs_1_MPORT_2_en", false,-1);
    tracep->declBit(c+6038,"regs_1_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+6039,"regs_1_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+6041,"regs_1_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+6042,"regs_1_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+6044+i*1,"regs_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+6076,"regs_2_MPORT_en", false,-1);
    tracep->declBus(c+6077,"regs_2_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+6078,"regs_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+6079,"regs_2_MPORT_1_en", false,-1);
    tracep->declBus(c+6080,"regs_2_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+6081,"regs_2_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+2950,"regs_2_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+5261,"regs_2_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+2954,"regs_2_MPORT_2_mask", false,-1);
    tracep->declBit(c+5280,"regs_2_MPORT_2_en", false,-1);
    tracep->declBit(c+6076,"regs_2_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+6077,"regs_2_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+6079,"regs_2_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+6080,"regs_2_MPORT_1_addr_pipe_0", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+6082+i*1,"regs_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+6114,"regs_3_MPORT_en", false,-1);
    tracep->declBus(c+6115,"regs_3_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+6116,"regs_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+6117,"regs_3_MPORT_1_en", false,-1);
    tracep->declBus(c+6118,"regs_3_MPORT_1_addr", false,-1, 4,0);
    tracep->declBus(c+6119,"regs_3_MPORT_1_data", false,-1, 31,0);
    tracep->declBus(c+2951,"regs_3_MPORT_2_data", false,-1, 31,0);
    tracep->declBus(c+5261,"regs_3_MPORT_2_addr", false,-1, 4,0);
    tracep->declBit(c+2955,"regs_3_MPORT_2_mask", false,-1);
    tracep->declBit(c+5280,"regs_3_MPORT_2_en", false,-1);
    tracep->declBit(c+6114,"regs_3_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+6115,"regs_3_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->declBit(c+6117,"regs_3_MPORT_1_en_pipe_0", false,-1);
    tracep->declBus(c+6118,"regs_3_MPORT_1_addr_pipe_0", false,-1, 4,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegFileBank ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBus(c+5281,"io_rs", false,-1, 31,0);
    tracep->declBus(c+5241,"io_rsidx", false,-1, 4,0);
    tracep->declBus(c+2943,"io_rd", false,-1, 31,0);
    tracep->declBus(c+5282,"io_rdidx", false,-1, 4,0);
    tracep->declBit(c+5283,"io_rdwen", false,-1);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+6120+i*1,"regs", true,(i+0), 31,0);
    }
    tracep->declBit(c+6152,"regs_io_rs_MPORT_en", false,-1);
    tracep->declBus(c+6153,"regs_io_rs_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+6154,"regs_io_rs_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2943,"regs_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+5282,"regs_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+52667,"regs_MPORT_mask", false,-1);
    tracep->declBit(c+6155,"regs_MPORT_en", false,-1);
    tracep->declBit(c+6152,"regs_io_rs_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+6153,"regs_io_rs_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegFileBank_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBus(c+5284,"io_rs", false,-1, 31,0);
    tracep->declBus(c+5244,"io_rsidx", false,-1, 4,0);
    tracep->declBus(c+2943,"io_rd", false,-1, 31,0);
    tracep->declBus(c+5282,"io_rdidx", false,-1, 4,0);
    tracep->declBit(c+5285,"io_rdwen", false,-1);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+6156+i*1,"regs", true,(i+0), 31,0);
    }
    tracep->declBit(c+6188,"regs_io_rs_MPORT_en", false,-1);
    tracep->declBus(c+6189,"regs_io_rs_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+6190,"regs_io_rs_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2943,"regs_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+5282,"regs_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+52667,"regs_MPORT_mask", false,-1);
    tracep->declBit(c+6191,"regs_MPORT_en", false,-1);
    tracep->declBit(c+6188,"regs_io_rs_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+6189,"regs_io_rs_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegFileBank_2 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBus(c+5286,"io_rs", false,-1, 31,0);
    tracep->declBus(c+5247,"io_rsidx", false,-1, 4,0);
    tracep->declBus(c+2943,"io_rd", false,-1, 31,0);
    tracep->declBus(c+5282,"io_rdidx", false,-1, 4,0);
    tracep->declBit(c+5287,"io_rdwen", false,-1);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+6192+i*1,"regs", true,(i+0), 31,0);
    }
    tracep->declBit(c+6224,"regs_io_rs_MPORT_en", false,-1);
    tracep->declBus(c+6225,"regs_io_rs_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+6226,"regs_io_rs_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2943,"regs_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+5282,"regs_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+52667,"regs_MPORT_mask", false,-1);
    tracep->declBit(c+6227,"regs_MPORT_en", false,-1);
    tracep->declBit(c+6224,"regs_io_rs_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+6225,"regs_io_rs_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegFileBank_3 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBus(c+5288,"io_rs", false,-1, 31,0);
    tracep->declBus(c+5250,"io_rsidx", false,-1, 4,0);
    tracep->declBus(c+2943,"io_rd", false,-1, 31,0);
    tracep->declBus(c+5282,"io_rdidx", false,-1, 4,0);
    tracep->declBit(c+5289,"io_rdwen", false,-1);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+6228+i*1,"regs", true,(i+0), 31,0);
    }
    tracep->declBit(c+6260,"regs_io_rs_MPORT_en", false,-1);
    tracep->declBus(c+6261,"regs_io_rs_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+6262,"regs_io_rs_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2943,"regs_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+5282,"regs_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+52667,"regs_MPORT_mask", false,-1);
    tracep->declBit(c+6263,"regs_MPORT_en", false,-1);
    tracep->declBit(c+6260,"regs_io_rs_MPORT_en_pipe_0", false,-1);
    tracep->declBus(c+6261,"regs_io_rs_MPORT_addr_pipe_0", false,-1, 4,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("crossBar ");
    tracep->declBus(c+5290,"io_chosen_0", false,-1, 3,0);
    tracep->declBus(c+5291,"io_chosen_1", false,-1, 3,0);
    tracep->declBus(c+5292,"io_chosen_2", false,-1, 3,0);
    tracep->declBus(c+5293,"io_chosen_3", false,-1, 3,0);
    tracep->declBit(c+5294,"io_validArbiter_0", false,-1);
    tracep->declBit(c+5295,"io_validArbiter_1", false,-1);
    tracep->declBit(c+5296,"io_validArbiter_2", false,-1);
    tracep->declBit(c+5297,"io_validArbiter_3", false,-1);
    tracep->declBus(c+5298,"io_dataIn_rs_0_0", false,-1, 31,0);
    tracep->declBus(c+5299,"io_dataIn_rs_0_1", false,-1, 31,0);
    tracep->declBus(c+5300,"io_dataIn_rs_0_2", false,-1, 31,0);
    tracep->declBus(c+5301,"io_dataIn_rs_0_3", false,-1, 31,0);
    tracep->declBus(c+5302,"io_dataIn_rs_1_0", false,-1, 31,0);
    tracep->declBus(c+5303,"io_dataIn_rs_1_1", false,-1, 31,0);
    tracep->declBus(c+5304,"io_dataIn_rs_1_2", false,-1, 31,0);
    tracep->declBus(c+5305,"io_dataIn_rs_1_3", false,-1, 31,0);
    tracep->declBus(c+5306,"io_dataIn_rs_2_0", false,-1, 31,0);
    tracep->declBus(c+5307,"io_dataIn_rs_2_1", false,-1, 31,0);
    tracep->declBus(c+5308,"io_dataIn_rs_2_2", false,-1, 31,0);
    tracep->declBus(c+5309,"io_dataIn_rs_2_3", false,-1, 31,0);
    tracep->declBus(c+5310,"io_dataIn_rs_3_0", false,-1, 31,0);
    tracep->declBus(c+5311,"io_dataIn_rs_3_1", false,-1, 31,0);
    tracep->declBus(c+5312,"io_dataIn_rs_3_2", false,-1, 31,0);
    tracep->declBus(c+5313,"io_dataIn_rs_3_3", false,-1, 31,0);
    tracep->declBus(c+5314,"io_dataIn_v0_0_0", false,-1, 31,0);
    tracep->declBus(c+5315,"io_dataIn_v0_1_0", false,-1, 31,0);
    tracep->declBus(c+5316,"io_dataIn_v0_2_0", false,-1, 31,0);
    tracep->declBus(c+5317,"io_dataIn_v0_3_0", false,-1, 31,0);
    tracep->declBit(c+4872,"io_out_0_0_valid", false,-1);
    tracep->declBus(c+4873,"io_out_0_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4874,"io_out_0_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4875,"io_out_0_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4876,"io_out_0_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4877,"io_out_0_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4878,"io_out_0_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+4880,"io_out_0_1_valid", false,-1);
    tracep->declBus(c+4881,"io_out_0_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4882,"io_out_0_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4883,"io_out_0_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4884,"io_out_0_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4885,"io_out_0_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4886,"io_out_0_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+4888,"io_out_0_2_valid", false,-1);
    tracep->declBus(c+4889,"io_out_0_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4890,"io_out_0_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4891,"io_out_0_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4892,"io_out_0_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4893,"io_out_0_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4894,"io_out_0_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+4896,"io_out_0_3_valid", false,-1);
    tracep->declBus(c+4897,"io_out_0_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4898,"io_out_0_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4899,"io_out_0_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4900,"io_out_0_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4901,"io_out_0_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4902,"io_out_0_3_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+4964,"io_out_1_0_valid", false,-1);
    tracep->declBus(c+4965,"io_out_1_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4966,"io_out_1_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4967,"io_out_1_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4968,"io_out_1_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4969,"io_out_1_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4970,"io_out_1_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+4972,"io_out_1_1_valid", false,-1);
    tracep->declBus(c+4973,"io_out_1_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4974,"io_out_1_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4975,"io_out_1_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4976,"io_out_1_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4977,"io_out_1_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4978,"io_out_1_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+4980,"io_out_1_2_valid", false,-1);
    tracep->declBus(c+4981,"io_out_1_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4982,"io_out_1_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4983,"io_out_1_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4984,"io_out_1_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4985,"io_out_1_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4986,"io_out_1_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+4988,"io_out_1_3_valid", false,-1);
    tracep->declBus(c+4989,"io_out_1_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+4990,"io_out_1_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+4991,"io_out_1_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+4992,"io_out_1_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+4993,"io_out_1_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+4994,"io_out_1_3_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5057,"io_out_2_0_valid", false,-1);
    tracep->declBus(c+5058,"io_out_2_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5059,"io_out_2_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5060,"io_out_2_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5061,"io_out_2_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5062,"io_out_2_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5063,"io_out_2_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5065,"io_out_2_1_valid", false,-1);
    tracep->declBus(c+5066,"io_out_2_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5067,"io_out_2_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5068,"io_out_2_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5069,"io_out_2_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5070,"io_out_2_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5071,"io_out_2_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5073,"io_out_2_2_valid", false,-1);
    tracep->declBus(c+5074,"io_out_2_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5075,"io_out_2_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5076,"io_out_2_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5077,"io_out_2_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5078,"io_out_2_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5079,"io_out_2_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5081,"io_out_2_3_valid", false,-1);
    tracep->declBus(c+5082,"io_out_2_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5083,"io_out_2_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5084,"io_out_2_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5085,"io_out_2_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5086,"io_out_2_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5087,"io_out_2_3_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5150,"io_out_3_0_valid", false,-1);
    tracep->declBus(c+5151,"io_out_3_0_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5152,"io_out_3_0_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5153,"io_out_3_0_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5154,"io_out_3_0_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5155,"io_out_3_0_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5156,"io_out_3_0_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5158,"io_out_3_1_valid", false,-1);
    tracep->declBus(c+5159,"io_out_3_1_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5160,"io_out_3_1_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5161,"io_out_3_1_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5162,"io_out_3_1_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5163,"io_out_3_1_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5164,"io_out_3_1_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5166,"io_out_3_2_valid", false,-1);
    tracep->declBus(c+5167,"io_out_3_2_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5168,"io_out_3_2_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5169,"io_out_3_2_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5170,"io_out_3_2_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5171,"io_out_3_2_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5172,"io_out_3_2_bits_v0_0", false,-1, 31,0);
    tracep->declBit(c+5174,"io_out_3_3_valid", false,-1);
    tracep->declBus(c+5175,"io_out_3_3_bits_regOrder", false,-1, 1,0);
    tracep->declBus(c+5176,"io_out_3_3_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+5177,"io_out_3_3_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+5178,"io_out_3_3_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+5179,"io_out_3_3_bits_data_3", false,-1, 31,0);
    tracep->declBus(c+5180,"io_out_3_3_bits_v0_0", false,-1, 31,0);
    tracep->declBus(c+6264,"CUId_0", false,-1, 1,0);
    tracep->declBus(c+6265,"regOrder_0", false,-1, 1,0);
    tracep->declBus(c+6266,"CUId_1", false,-1, 1,0);
    tracep->declBus(c+6267,"regOrder_1", false,-1, 1,0);
    tracep->declBus(c+6268,"CUId_2", false,-1, 1,0);
    tracep->declBus(c+6269,"regOrder_2", false,-1, 1,0);
    tracep->declBus(c+6270,"CUId_3", false,-1, 1,0);
    tracep->declBus(c+6271,"regOrder_3", false,-1, 1,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("issueArbiter ");
    tracep->declBit(c+2898,"io_in_0_ready", false,-1);
    tracep->declBit(c+4903,"io_in_0_valid", false,-1);
    tracep->declBus(c+4904,"io_in_0_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+4905,"io_in_0_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+4906,"io_in_0_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+4907,"io_in_0_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+4908,"io_in_0_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+4909,"io_in_0_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+4910,"io_in_0_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+4911,"io_in_0_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+4912,"io_in_0_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+4913,"io_in_0_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+4914,"io_in_0_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+4915,"io_in_0_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+4916,"io_in_0_bits_mask_0", false,-1);
    tracep->declBit(c+4917,"io_in_0_bits_mask_1", false,-1);
    tracep->declBit(c+4918,"io_in_0_bits_mask_2", false,-1);
    tracep->declBit(c+4919,"io_in_0_bits_mask_3", false,-1);
    tracep->declBus(c+4920,"io_in_0_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+4921,"io_in_0_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+4922,"io_in_0_bits_control_fp", false,-1);
    tracep->declBus(c+4923,"io_in_0_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+4924,"io_in_0_bits_control_simt_stack", false,-1);
    tracep->declBit(c+4925,"io_in_0_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+4926,"io_in_0_bits_control_barrier", false,-1);
    tracep->declBus(c+4927,"io_in_0_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+4928,"io_in_0_bits_control_reverse", false,-1);
    tracep->declBit(c+4929,"io_in_0_bits_control_isvec", false,-1);
    tracep->declBit(c+4930,"io_in_0_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+4931,"io_in_0_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+4932,"io_in_0_bits_control_mem", false,-1);
    tracep->declBit(c+4933,"io_in_0_bits_control_mul", false,-1);
    tracep->declBus(c+4934,"io_in_0_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+4935,"io_in_0_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+4936,"io_in_0_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+4937,"io_in_0_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+4938,"io_in_0_bits_control_wfd", false,-1);
    tracep->declBit(c+4939,"io_in_0_bits_control_sfu", false,-1);
    tracep->declBit(c+4940,"io_in_0_bits_control_readmask", false,-1);
    tracep->declBit(c+4941,"io_in_0_bits_control_writemask", false,-1);
    tracep->declBit(c+4942,"io_in_0_bits_control_wxd", false,-1);
    tracep->declBus(c+4943,"io_in_0_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+4944,"io_in_0_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+4945,"io_in_0_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+4995,"io_in_1_ready", false,-1);
    tracep->declBit(c+4996,"io_in_1_valid", false,-1);
    tracep->declBus(c+4997,"io_in_1_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+4998,"io_in_1_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+4999,"io_in_1_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+5000,"io_in_1_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+5001,"io_in_1_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+5002,"io_in_1_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+5003,"io_in_1_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+5004,"io_in_1_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+5005,"io_in_1_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+5006,"io_in_1_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+5007,"io_in_1_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+5008,"io_in_1_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+5009,"io_in_1_bits_mask_0", false,-1);
    tracep->declBit(c+5010,"io_in_1_bits_mask_1", false,-1);
    tracep->declBit(c+5011,"io_in_1_bits_mask_2", false,-1);
    tracep->declBit(c+5012,"io_in_1_bits_mask_3", false,-1);
    tracep->declBus(c+5013,"io_in_1_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+5014,"io_in_1_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+5015,"io_in_1_bits_control_fp", false,-1);
    tracep->declBus(c+5016,"io_in_1_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+5017,"io_in_1_bits_control_simt_stack", false,-1);
    tracep->declBit(c+5018,"io_in_1_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+5019,"io_in_1_bits_control_barrier", false,-1);
    tracep->declBus(c+5020,"io_in_1_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+5021,"io_in_1_bits_control_reverse", false,-1);
    tracep->declBit(c+5022,"io_in_1_bits_control_isvec", false,-1);
    tracep->declBit(c+5023,"io_in_1_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+5024,"io_in_1_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+5025,"io_in_1_bits_control_mem", false,-1);
    tracep->declBit(c+5026,"io_in_1_bits_control_mul", false,-1);
    tracep->declBus(c+5027,"io_in_1_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+5028,"io_in_1_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+5029,"io_in_1_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+5030,"io_in_1_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+5031,"io_in_1_bits_control_wfd", false,-1);
    tracep->declBit(c+5032,"io_in_1_bits_control_sfu", false,-1);
    tracep->declBit(c+5033,"io_in_1_bits_control_readmask", false,-1);
    tracep->declBit(c+5034,"io_in_1_bits_control_writemask", false,-1);
    tracep->declBit(c+5035,"io_in_1_bits_control_wxd", false,-1);
    tracep->declBus(c+5036,"io_in_1_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+5037,"io_in_1_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+5038,"io_in_1_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+5088,"io_in_2_ready", false,-1);
    tracep->declBit(c+5089,"io_in_2_valid", false,-1);
    tracep->declBus(c+5090,"io_in_2_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+5091,"io_in_2_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+5092,"io_in_2_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+5093,"io_in_2_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+5094,"io_in_2_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+5095,"io_in_2_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+5096,"io_in_2_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+5097,"io_in_2_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+5098,"io_in_2_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+5099,"io_in_2_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+5100,"io_in_2_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+5101,"io_in_2_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+5102,"io_in_2_bits_mask_0", false,-1);
    tracep->declBit(c+5103,"io_in_2_bits_mask_1", false,-1);
    tracep->declBit(c+5104,"io_in_2_bits_mask_2", false,-1);
    tracep->declBit(c+5105,"io_in_2_bits_mask_3", false,-1);
    tracep->declBus(c+5106,"io_in_2_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+5107,"io_in_2_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+5108,"io_in_2_bits_control_fp", false,-1);
    tracep->declBus(c+5109,"io_in_2_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+5110,"io_in_2_bits_control_simt_stack", false,-1);
    tracep->declBit(c+5111,"io_in_2_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+5112,"io_in_2_bits_control_barrier", false,-1);
    tracep->declBus(c+5113,"io_in_2_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+5114,"io_in_2_bits_control_reverse", false,-1);
    tracep->declBit(c+5115,"io_in_2_bits_control_isvec", false,-1);
    tracep->declBit(c+5116,"io_in_2_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+5117,"io_in_2_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+5118,"io_in_2_bits_control_mem", false,-1);
    tracep->declBit(c+5119,"io_in_2_bits_control_mul", false,-1);
    tracep->declBus(c+5120,"io_in_2_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+5121,"io_in_2_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+5122,"io_in_2_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+5123,"io_in_2_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+5124,"io_in_2_bits_control_wfd", false,-1);
    tracep->declBit(c+5125,"io_in_2_bits_control_sfu", false,-1);
    tracep->declBit(c+5126,"io_in_2_bits_control_readmask", false,-1);
    tracep->declBit(c+5127,"io_in_2_bits_control_writemask", false,-1);
    tracep->declBit(c+5128,"io_in_2_bits_control_wxd", false,-1);
    tracep->declBus(c+5129,"io_in_2_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+5130,"io_in_2_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+5131,"io_in_2_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+5181,"io_in_3_ready", false,-1);
    tracep->declBit(c+5182,"io_in_3_valid", false,-1);
    tracep->declBus(c+5183,"io_in_3_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+5184,"io_in_3_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+5185,"io_in_3_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+5186,"io_in_3_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+5187,"io_in_3_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+5188,"io_in_3_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+5189,"io_in_3_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+5190,"io_in_3_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+5191,"io_in_3_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+5192,"io_in_3_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+5193,"io_in_3_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+5194,"io_in_3_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+5195,"io_in_3_bits_mask_0", false,-1);
    tracep->declBit(c+5196,"io_in_3_bits_mask_1", false,-1);
    tracep->declBit(c+5197,"io_in_3_bits_mask_2", false,-1);
    tracep->declBit(c+5198,"io_in_3_bits_mask_3", false,-1);
    tracep->declBus(c+5199,"io_in_3_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+5200,"io_in_3_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+5201,"io_in_3_bits_control_fp", false,-1);
    tracep->declBus(c+5202,"io_in_3_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+5203,"io_in_3_bits_control_simt_stack", false,-1);
    tracep->declBit(c+5204,"io_in_3_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+5205,"io_in_3_bits_control_barrier", false,-1);
    tracep->declBus(c+5206,"io_in_3_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+5207,"io_in_3_bits_control_reverse", false,-1);
    tracep->declBit(c+5208,"io_in_3_bits_control_isvec", false,-1);
    tracep->declBit(c+5209,"io_in_3_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+5210,"io_in_3_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+5211,"io_in_3_bits_control_mem", false,-1);
    tracep->declBit(c+5212,"io_in_3_bits_control_mul", false,-1);
    tracep->declBus(c+5213,"io_in_3_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+5214,"io_in_3_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+5215,"io_in_3_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+5216,"io_in_3_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+5217,"io_in_3_bits_control_wfd", false,-1);
    tracep->declBit(c+5218,"io_in_3_bits_control_sfu", false,-1);
    tracep->declBit(c+5219,"io_in_3_bits_control_readmask", false,-1);
    tracep->declBit(c+5220,"io_in_3_bits_control_writemask", false,-1);
    tracep->declBit(c+5221,"io_in_3_bits_control_wxd", false,-1);
    tracep->declBus(c+5222,"io_in_3_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+5223,"io_in_3_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+5224,"io_in_3_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2898,"io_out_ready", false,-1);
    tracep->declBit(c+2899,"io_out_valid", false,-1);
    tracep->declBus(c+2900,"io_out_bits_alu_src1_0", false,-1, 31,0);
    tracep->declBus(c+2901,"io_out_bits_alu_src1_1", false,-1, 31,0);
    tracep->declBus(c+2902,"io_out_bits_alu_src1_2", false,-1, 31,0);
    tracep->declBus(c+2903,"io_out_bits_alu_src1_3", false,-1, 31,0);
    tracep->declBus(c+2904,"io_out_bits_alu_src2_0", false,-1, 31,0);
    tracep->declBus(c+2905,"io_out_bits_alu_src2_1", false,-1, 31,0);
    tracep->declBus(c+2906,"io_out_bits_alu_src2_2", false,-1, 31,0);
    tracep->declBus(c+2907,"io_out_bits_alu_src2_3", false,-1, 31,0);
    tracep->declBus(c+2908,"io_out_bits_alu_src3_0", false,-1, 31,0);
    tracep->declBus(c+2909,"io_out_bits_alu_src3_1", false,-1, 31,0);
    tracep->declBus(c+2910,"io_out_bits_alu_src3_2", false,-1, 31,0);
    tracep->declBus(c+2911,"io_out_bits_alu_src3_3", false,-1, 31,0);
    tracep->declBit(c+2912,"io_out_bits_mask_0", false,-1);
    tracep->declBit(c+2913,"io_out_bits_mask_1", false,-1);
    tracep->declBit(c+2914,"io_out_bits_mask_2", false,-1);
    tracep->declBit(c+2915,"io_out_bits_mask_3", false,-1);
    tracep->declBus(c+2916,"io_out_bits_control_inst", false,-1, 31,0);
    tracep->declBus(c+2917,"io_out_bits_control_wid", false,-1, 1,0);
    tracep->declBit(c+2918,"io_out_bits_control_fp", false,-1);
    tracep->declBus(c+2919,"io_out_bits_control_branch", false,-1, 1,0);
    tracep->declBit(c+2920,"io_out_bits_control_simt_stack", false,-1);
    tracep->declBit(c+2921,"io_out_bits_control_simt_stack_op", false,-1);
    tracep->declBit(c+2922,"io_out_bits_control_barrier", false,-1);
    tracep->declBus(c+2923,"io_out_bits_control_csr", false,-1, 1,0);
    tracep->declBit(c+2924,"io_out_bits_control_reverse", false,-1);
    tracep->declBit(c+2925,"io_out_bits_control_isvec", false,-1);
    tracep->declBit(c+2926,"io_out_bits_control_mem_unsigned", false,-1);
    tracep->declBus(c+2927,"io_out_bits_control_alu_fn", false,-1, 5,0);
    tracep->declBit(c+2928,"io_out_bits_control_mem", false,-1);
    tracep->declBit(c+2929,"io_out_bits_control_mul", false,-1);
    tracep->declBus(c+2930,"io_out_bits_control_mem_cmd", false,-1, 1,0);
    tracep->declBus(c+2931,"io_out_bits_control_mop", false,-1, 1,0);
    tracep->declBus(c+2932,"io_out_bits_control_reg_idx3", false,-1, 4,0);
    tracep->declBus(c+2933,"io_out_bits_control_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2934,"io_out_bits_control_wfd", false,-1);
    tracep->declBit(c+2935,"io_out_bits_control_sfu", false,-1);
    tracep->declBit(c+2936,"io_out_bits_control_readmask", false,-1);
    tracep->declBit(c+2937,"io_out_bits_control_writemask", false,-1);
    tracep->declBit(c+2938,"io_out_bits_control_wxd", false,-1);
    tracep->declBus(c+2939,"io_out_bits_control_pc", false,-1, 31,0);
    tracep->declBus(c+2940,"io_out_bits_control_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2941,"io_out_bits_control_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+6272,"grant_1", false,-1);
    tracep->declBit(c+6273,"grant_2", false,-1);
    tracep->declBit(c+6274,"grant_3", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sfu ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3008,"io_in_ready", false,-1);
    tracep->declBit(c+3009,"io_in_valid", false,-1);
    tracep->declBus(c+2961,"io_in_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"io_in_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"io_in_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"io_in_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"io_in_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"io_in_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"io_in_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"io_in_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+2973,"io_in_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"io_in_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"io_in_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"io_in_bits_mask_3", false,-1);
    tracep->declBus(c+1513,"io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2978,"io_in_bits_ctrl_fp", false,-1);
    tracep->declBit(c+2982,"io_in_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+2983,"io_in_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+2985,"io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2996,"io_in_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBus(c+3048,"io_rm", false,-1, 2,0);
    tracep->declBit(c+3085,"io_out_x_ready", false,-1);
    tracep->declBit(c+3086,"io_out_x_valid", false,-1);
    tracep->declBus(c+3087,"io_out_x_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3088,"io_out_x_bits_wxd", false,-1);
    tracep->declBus(c+3089,"io_out_x_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3090,"io_out_x_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3091,"io_out_x_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3092,"io_out_x_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3093,"io_out_v_ready", false,-1);
    tracep->declBit(c+3094,"io_out_v_valid", false,-1);
    tracep->declBus(c+3095,"io_out_v_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3096,"io_out_v_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3097,"io_out_v_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3098,"io_out_v_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3099,"io_out_v_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3100,"io_out_v_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3101,"io_out_v_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3102,"io_out_v_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3103,"io_out_v_bits_wvd", false,-1);
    tracep->declBus(c+3104,"io_out_v_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3105,"io_out_v_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3106,"io_out_v_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3107,"io_out_v_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"result_x_clock", false,-1);
    tracep->declBit(c+52618,"result_x_reset", false,-1);
    tracep->declBit(c+6275,"result_x_io_enq_ready", false,-1);
    tracep->declBit(c+6276,"result_x_io_enq_valid", false,-1);
    tracep->declBus(c+6277,"result_x_io_enq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+6278,"result_x_io_enq_bits_wxd", false,-1);
    tracep->declBus(c+6279,"result_x_io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+6280,"result_x_io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+6281,"result_x_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+6282,"result_x_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3085,"result_x_io_deq_ready", false,-1);
    tracep->declBit(c+3086,"result_x_io_deq_valid", false,-1);
    tracep->declBus(c+3087,"result_x_io_deq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3088,"result_x_io_deq_bits_wxd", false,-1);
    tracep->declBus(c+3089,"result_x_io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3090,"result_x_io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3091,"result_x_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3092,"result_x_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"result_v_clock", false,-1);
    tracep->declBit(c+52618,"result_v_reset", false,-1);
    tracep->declBit(c+6283,"result_v_io_enq_ready", false,-1);
    tracep->declBit(c+6284,"result_v_io_enq_valid", false,-1);
    tracep->declBus(c+6277,"result_v_io_enq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+6285,"result_v_io_enq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+6286,"result_v_io_enq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+6287,"result_v_io_enq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+6288,"result_v_io_enq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+6289,"result_v_io_enq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+6290,"result_v_io_enq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+6291,"result_v_io_enq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+6292,"result_v_io_enq_bits_wvd", false,-1);
    tracep->declBus(c+6279,"result_v_io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+6280,"result_v_io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+6281,"result_v_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+6282,"result_v_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3093,"result_v_io_deq_ready", false,-1);
    tracep->declBit(c+3094,"result_v_io_deq_valid", false,-1);
    tracep->declBus(c+3095,"result_v_io_deq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3096,"result_v_io_deq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3097,"result_v_io_deq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3098,"result_v_io_deq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3099,"result_v_io_deq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3100,"result_v_io_deq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3101,"result_v_io_deq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3102,"result_v_io_deq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3103,"result_v_io_deq_bits_wvd", false,-1);
    tracep->declBus(c+3104,"result_v_io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3105,"result_v_io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3106,"result_v_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3107,"result_v_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"data_buffer_clock", false,-1);
    tracep->declBit(c+52618,"data_buffer_reset", false,-1);
    tracep->declBit(c+3008,"data_buffer_io_enq_ready", false,-1);
    tracep->declBit(c+3009,"data_buffer_io_enq_valid", false,-1);
    tracep->declBus(c+2961,"data_buffer_io_enq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"data_buffer_io_enq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"data_buffer_io_enq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"data_buffer_io_enq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"data_buffer_io_enq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"data_buffer_io_enq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"data_buffer_io_enq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"data_buffer_io_enq_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+2973,"data_buffer_io_enq_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"data_buffer_io_enq_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"data_buffer_io_enq_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"data_buffer_io_enq_bits_mask_3", false,-1);
    tracep->declBus(c+1513,"data_buffer_io_enq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2978,"data_buffer_io_enq_bits_ctrl_fp", false,-1);
    tracep->declBit(c+2982,"data_buffer_io_enq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+2983,"data_buffer_io_enq_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+2985,"data_buffer_io_enq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"data_buffer_io_enq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"data_buffer_io_enq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2996,"data_buffer_io_enq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"data_buffer_io_enq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"data_buffer_io_enq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+6293,"data_buffer_io_deq_ready", false,-1);
    tracep->declBit(c+6294,"data_buffer_io_deq_valid", false,-1);
    tracep->declBus(c+6295,"data_buffer_io_deq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+6296,"data_buffer_io_deq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+6297,"data_buffer_io_deq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+6298,"data_buffer_io_deq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+6299,"data_buffer_io_deq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+6300,"data_buffer_io_deq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+6301,"data_buffer_io_deq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+6302,"data_buffer_io_deq_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+6288,"data_buffer_io_deq_bits_mask_0", false,-1);
    tracep->declBit(c+6289,"data_buffer_io_deq_bits_mask_1", false,-1);
    tracep->declBit(c+6290,"data_buffer_io_deq_bits_mask_2", false,-1);
    tracep->declBit(c+6291,"data_buffer_io_deq_bits_mask_3", false,-1);
    tracep->declBus(c+6280,"data_buffer_io_deq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+6303,"data_buffer_io_deq_bits_ctrl_fp", false,-1);
    tracep->declBit(c+6304,"data_buffer_io_deq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+6305,"data_buffer_io_deq_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+6306,"data_buffer_io_deq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+6279,"data_buffer_io_deq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+6292,"data_buffer_io_deq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+6278,"data_buffer_io_deq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+6281,"data_buffer_io_deq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+6282,"data_buffer_io_deq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"IntDivMod_clock", false,-1);
    tracep->declBit(c+52618,"IntDivMod_reset", false,-1);
    tracep->declBit(c+6307,"IntDivMod_io_in_ready", false,-1);
    tracep->declBit(c+6308,"IntDivMod_io_in_valid", false,-1);
    tracep->declBus(c+6309,"IntDivMod_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+6310,"IntDivMod_io_in_bits_d", false,-1, 31,0);
    tracep->declBit(c+6311,"IntDivMod_io_in_bits_signed", false,-1);
    tracep->declBit(c+6312,"IntDivMod_io_out_ready", false,-1);
    tracep->declBit(c+6313,"IntDivMod_io_out_valid", false,-1);
    tracep->declBus(c+6314,"IntDivMod_io_out_bits_q", false,-1, 31,0);
    tracep->declBus(c+6315,"IntDivMod_io_out_bits_r", false,-1, 31,0);
    tracep->declBit(c+52617,"FloatDivSqrt_clock", false,-1);
    tracep->declBit(c+52618,"FloatDivSqrt_reset", false,-1);
    tracep->declBit(c+6316,"FloatDivSqrt_io_in_ready", false,-1);
    tracep->declBit(c+6317,"FloatDivSqrt_io_in_valid", false,-1);
    tracep->declBus(c+6318,"FloatDivSqrt_io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+6319,"FloatDivSqrt_io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+6320,"FloatDivSqrt_io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+3048,"FloatDivSqrt_io_in_bits_rm", false,-1, 2,0);
    tracep->declBit(c+6321,"FloatDivSqrt_io_out_ready", false,-1);
    tracep->declBit(c+6322,"FloatDivSqrt_io_out_valid", false,-1);
    tracep->declBus(c+6323,"FloatDivSqrt_io_out_bits_result", false,-1, 31,0);
    tracep->declBit(c+6312,"Arbiter_io_in_0_ready", false,-1);
    tracep->declBit(c+6313,"Arbiter_io_in_0_valid", false,-1);
    tracep->declBus(c+6324,"Arbiter_io_in_0_bits", false,-1, 31,0);
    tracep->declBit(c+6321,"Arbiter_io_in_1_ready", false,-1);
    tracep->declBit(c+6322,"Arbiter_io_in_1_valid", false,-1);
    tracep->declBus(c+6323,"Arbiter_io_in_1_bits", false,-1, 31,0);
    tracep->declBit(c+6312,"Arbiter_io_out_ready", false,-1);
    tracep->declBit(c+6312,"Arbiter_io_out_valid", false,-1);
    tracep->declBus(c+6325,"Arbiter_io_out_bits", false,-1, 31,0);
    tracep->declBus(c+6326,"state", false,-1, 1,0);
    tracep->declBus(c+6327,"mask", false,-1, 3,0);
    tracep->declBit(c+6328,"mask_grp_0", false,-1);
    tracep->declBit(c+6329,"mask_grp_1", false,-1);
    tracep->declBit(c+6330,"mask_grp_2", false,-1);
    tracep->declBus(c+6277,"out_data_0", false,-1, 31,0);
    tracep->declBus(c+6285,"out_data_1", false,-1, 31,0);
    tracep->declBus(c+6286,"out_data_2", false,-1, 31,0);
    tracep->declBus(c+6287,"out_data_3", false,-1, 31,0);
    tracep->declBus(c+6331,"i_cnt", false,-1, 1,0);
    tracep->declBit(c+6332,"i_valid", false,-1);
    tracep->declBus(c+6299,"i_2_0", false,-1, 31,0);
    tracep->declBus(c+6295,"i_1_0", false,-1, 31,0);
    tracep->declBus(c+6300,"i_2_1_0", false,-1, 31,0);
    tracep->declBus(c+6296,"i_1_1_0", false,-1, 31,0);
    tracep->declBus(c+6301,"i_2_2_0", false,-1, 31,0);
    tracep->declBus(c+6297,"i_1_2_0", false,-1, 31,0);
    tracep->declBus(c+6302,"i_2_3_0", false,-1, 31,0);
    tracep->declBus(c+6298,"i_1_3_0", false,-1, 31,0);
    tracep->declBus(c+6333,"i_data1_0", false,-1, 31,0);
    tracep->declBus(c+6334,"i_data2_0", false,-1, 31,0);
    tracep->declBit(c+6335,"i_mask_0", false,-1);
    tracep->declBit(c+6336,"o_ready", false,-1);
    tracep->declBus(c+6315,"intDiv_0_out_bits_r", false,-1, 31,0);
    tracep->declBus(c+6314,"intDiv_0_out_bits_q", false,-1, 31,0);
    tracep->declBit(c+6316,"floatDiv_0_in_ready", false,-1);
    tracep->declBit(c+6307,"intDiv_0_in_ready", false,-1);
    tracep->declBit(c+6337,"i_ready", false,-1);
    tracep->declBit(c+6312,"alu_out_arbiter_0_out_valid", false,-1);
    tracep->declBus(c+6338,"next_mask", false,-1, 31,0);
    tracep->declBus(c+6325,"alu_out_arbiter_0_out_bits", false,-1, 31,0);
    tracep->declQuad(c+6339,"next_mask_1", false,-1, 32,0);
    tracep->declQuad(c+6341,"next_mask_2", false,-1, 33,0);
    tracep->declQuad(c+6343,"next_mask_3", false,-1, 34,0);
    tracep->pushNamePrefix("Arbiter ");
    tracep->declBit(c+6312,"io_in_0_ready", false,-1);
    tracep->declBit(c+6313,"io_in_0_valid", false,-1);
    tracep->declBus(c+6324,"io_in_0_bits", false,-1, 31,0);
    tracep->declBit(c+6321,"io_in_1_ready", false,-1);
    tracep->declBit(c+6322,"io_in_1_valid", false,-1);
    tracep->declBus(c+6323,"io_in_1_bits", false,-1, 31,0);
    tracep->declBit(c+6312,"io_out_ready", false,-1);
    tracep->declBit(c+6312,"io_out_valid", false,-1);
    tracep->declBus(c+6325,"io_out_bits", false,-1, 31,0);
    tracep->declBit(c+6345,"grant_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("FloatDivSqrt ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+6316,"io_in_ready", false,-1);
    tracep->declBit(c+6317,"io_in_valid", false,-1);
    tracep->declBus(c+6318,"io_in_bits_op", false,-1, 2,0);
    tracep->declBus(c+6319,"io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+6320,"io_in_bits_b", false,-1, 31,0);
    tracep->declBus(c+3048,"io_in_bits_rm", false,-1, 2,0);
    tracep->declBit(c+6321,"io_out_ready", false,-1);
    tracep->declBit(c+6322,"io_out_valid", false,-1);
    tracep->declBus(c+6323,"io_out_bits_result", false,-1, 31,0);
    tracep->declBus(c+6319,"classify_a_io_in", false,-1, 31,0);
    tracep->declBit(c+6346,"classify_a_io_isPosInf", false,-1);
    tracep->declBit(c+6347,"classify_a_io_isSNaN", false,-1);
    tracep->declBit(c+6348,"classify_a_io_isNaN", false,-1);
    tracep->declBit(c+6349,"classify_a_io_isInf", false,-1);
    tracep->declBit(c+6350,"classify_a_io_isInfOrNaN", false,-1);
    tracep->declBit(c+6351,"classify_a_io_isSubnormal", false,-1);
    tracep->declBit(c+6352,"classify_a_io_isZero", false,-1);
    tracep->declBit(c+6353,"classify_a_io_isSubnormalOrZero", false,-1);
    tracep->declBus(c+6320,"classify_b_io_in", false,-1, 31,0);
    tracep->declBit(c+6354,"classify_b_io_isPosInf", false,-1);
    tracep->declBit(c+6355,"classify_b_io_isSNaN", false,-1);
    tracep->declBit(c+6356,"classify_b_io_isNaN", false,-1);
    tracep->declBit(c+6357,"classify_b_io_isInf", false,-1);
    tracep->declBit(c+6358,"classify_b_io_isInfOrNaN", false,-1);
    tracep->declBit(c+6359,"classify_b_io_isSubnormal", false,-1);
    tracep->declBit(c+6360,"classify_b_io_isZero", false,-1);
    tracep->declBit(c+6361,"classify_b_io_isSubnormalOrZero", false,-1);
    tracep->declBit(c+52617,"fracDivSqrt_clock", false,-1);
    tracep->declBit(c+52618,"fracDivSqrt_reset", false,-1);
    tracep->declBit(c+6362,"fracDivSqrt_io_in_ready", false,-1);
    tracep->declBit(c+6363,"fracDivSqrt_io_in_valid", false,-1);
    tracep->declBus(c+6364,"fracDivSqrt_io_in_bits_a", false,-1, 27,0);
    tracep->declBus(c+6365,"fracDivSqrt_io_in_bits_b", false,-1, 27,0);
    tracep->declBit(c+6366,"fracDivSqrt_io_in_bits_isDiv", false,-1);
    tracep->declBit(c+52667,"fracDivSqrt_io_out_ready", false,-1);
    tracep->declBit(c+6367,"fracDivSqrt_io_out_valid", false,-1);
    tracep->declBus(c+6368,"fracDivSqrt_io_out_bits_quot", false,-1, 27,0);
    tracep->declBit(c+6369,"fracDivSqrt_io_out_bits_isZeroRem", false,-1);
    tracep->declBus(c+6370,"rounding_io_in_rm", false,-1, 2,0);
    tracep->declBus(c+6371,"rounding_io_in_frac", false,-1, 23,0);
    tracep->declBit(c+6372,"rounding_io_in_sign", false,-1);
    tracep->declBit(c+6373,"rounding_io_in_guard", false,-1);
    tracep->declBit(c+6374,"rounding_io_in_round", false,-1);
    tracep->declBit(c+6375,"rounding_io_in_sticky", false,-1);
    tracep->declBus(c+6376,"rounding_io_out_fracRounded", false,-1, 23,0);
    tracep->declBit(c+6377,"rounding_io_out_fracCout", false,-1);
    tracep->declBus(c+6378,"state", false,-1, 2,0);
    tracep->declBus(c+6370,"rmReg", false,-1, 2,0);
    tracep->declBit(c+6379,"isDiv", false,-1);
    tracep->declBit(c+6366,"isDivReg", false,-1);
    tracep->declBus(c+6380,"f32_frac", false,-1, 22,0);
    tracep->declBus(c+6381,"f32_exp", false,-1, 7,0);
    tracep->declBit(c+6382,"f32_sign", false,-1);
    tracep->declBus(c+6383,"aFrac", false,-1, 23,0);
    tracep->declBus(c+6384,"aExp", false,-1, 8,0);
    tracep->declBus(c+6385,"f32_1_frac", false,-1, 22,0);
    tracep->declBus(c+6386,"f32_1_exp", false,-1, 7,0);
    tracep->declBit(c+6387,"f32_1_sign", false,-1);
    tracep->declBus(c+6388,"bFrac", false,-1, 23,0);
    tracep->declBus(c+6389,"bExp", false,-1, 8,0);
    tracep->declBit(c+6390,"resSign", false,-1);
    tracep->declBit(c+6372,"resSignReg", false,-1);
    tracep->declBus(c+6391,"aExpReg", false,-1, 9,0);
    tracep->declBus(c+6371,"aFracReg", false,-1, 23,0);
    tracep->declBit(c+6392,"aIsOddExp", false,-1);
    tracep->declBus(c+6393,"bExpReg", false,-1, 9,0);
    tracep->declBus(c+6394,"bFracReg", false,-1, 23,0);
    tracep->declBit(c+6395,"aIsSubnormalReg", false,-1);
    tracep->declBit(c+6396,"bIsSubnormalReg", false,-1);
    tracep->declBit(c+6397,"hasNaN", false,-1);
    tracep->declBit(c+6398,"bothZero", false,-1);
    tracep->declBit(c+6399,"bothInf", false,-1);
    tracep->declBit(c+6400,"sqrtSpecial", false,-1);
    tracep->declBit(c+6401,"divInvalid", false,-1);
    tracep->declBit(c+6402,"divSpecial", false,-1);
    tracep->declBus(c+6403,"divSpecialResSel", false,-1, 2,0);
    tracep->declBus(c+6404,"sqrtSpecialResSel", false,-1, 2,0);
    tracep->declBit(c+6405,"specialCase", false,-1);
    tracep->declBit(c+6406,"specialCaseReg", false,-1);
    tracep->declBus(c+6407,"specialResSel", false,-1, 2,0);
    tracep->declBit(c+6408,"sel_Zero", false,-1);
    tracep->declBit(c+6409,"sel_NaN", false,-1);
    tracep->declBus(c+6410,"specialResult", false,-1, 31,0);
    tracep->declBus(c+6411,"aFracLEZ", false,-1, 4,0);
    tracep->declBus(c+6412,"bFracLEZ", false,-1, 4,0);
    tracep->declBit(c+6413,"needNormalize", false,-1);
    tracep->declBus(c+6414,"fracNorm", false,-1, 26,0);
    tracep->declBus(c+6415,"expNorm", false,-1, 9,0);
    tracep->declBus(c+6416,"denormShift", false,-1, 9,0);
    tracep->declBus(c+6417,"fracShifted_realShiftAmt", false,-1, 4,0);
    tracep->declBus(c+6418,"fracShifted_mask", false,-1, 26,0);
    tracep->declBus(c+6419,"fracShifted_x_shifted", false,-1, 26,0);
    tracep->declBus(c+6420,"fracShifted", false,-1, 26,0);
    tracep->declBus(c+6421,"fracPostNorm", false,-1, 23,0);
    tracep->declBit(c+6373,"gReg", false,-1);
    tracep->declBit(c+6374,"rReg", false,-1);
    tracep->declBit(c+6375,"sReg", false,-1);
    tracep->declBit(c+6422,"fracCout", false,-1);
    tracep->declBit(c+6423,"isZeroResult", false,-1);
    tracep->declBus(c+6424,"expRounded", false,-1, 9,0);
    tracep->declBus(c+6425,"commonResult", false,-1, 31,0);
    tracep->pushNamePrefix("classify_a ");
    tracep->declBus(c+6319,"io_in", false,-1, 31,0);
    tracep->declBit(c+6346,"io_isPosInf", false,-1);
    tracep->declBit(c+6347,"io_isSNaN", false,-1);
    tracep->declBit(c+6348,"io_isNaN", false,-1);
    tracep->declBit(c+6349,"io_isInf", false,-1);
    tracep->declBit(c+6350,"io_isInfOrNaN", false,-1);
    tracep->declBit(c+6351,"io_isSubnormal", false,-1);
    tracep->declBit(c+6352,"io_isZero", false,-1);
    tracep->declBit(c+6353,"io_isSubnormalOrZero", false,-1);
    tracep->declBus(c+6380,"flpt_frac", false,-1, 22,0);
    tracep->declBus(c+6381,"flpt_exp", false,-1, 7,0);
    tracep->declBit(c+6382,"flpt_sign", false,-1);
    tracep->declBit(c+6353,"isSubnormalOrZero", false,-1);
    tracep->declBit(c+6426,"fracIsZero", false,-1);
    tracep->declBit(c+6350,"isInfOrNaN", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("classify_b ");
    tracep->declBus(c+6320,"io_in", false,-1, 31,0);
    tracep->declBit(c+6354,"io_isPosInf", false,-1);
    tracep->declBit(c+6355,"io_isSNaN", false,-1);
    tracep->declBit(c+6356,"io_isNaN", false,-1);
    tracep->declBit(c+6357,"io_isInf", false,-1);
    tracep->declBit(c+6358,"io_isInfOrNaN", false,-1);
    tracep->declBit(c+6359,"io_isSubnormal", false,-1);
    tracep->declBit(c+6360,"io_isZero", false,-1);
    tracep->declBit(c+6361,"io_isSubnormalOrZero", false,-1);
    tracep->declBus(c+6385,"flpt_frac", false,-1, 22,0);
    tracep->declBus(c+6386,"flpt_exp", false,-1, 7,0);
    tracep->declBit(c+6387,"flpt_sign", false,-1);
    tracep->declBit(c+6361,"isSubnormalOrZero", false,-1);
    tracep->declBit(c+6427,"fracIsZero", false,-1);
    tracep->declBit(c+6358,"isInfOrNaN", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("fracDivSqrt ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+6362,"io_in_ready", false,-1);
    tracep->declBit(c+6363,"io_in_valid", false,-1);
    tracep->declBus(c+6364,"io_in_bits_a", false,-1, 27,0);
    tracep->declBus(c+6365,"io_in_bits_b", false,-1, 27,0);
    tracep->declBit(c+6366,"io_in_bits_isDiv", false,-1);
    tracep->declBit(c+52667,"io_out_ready", false,-1);
    tracep->declBit(c+6367,"io_out_valid", false,-1);
    tracep->declBus(c+6368,"io_out_bits_quot", false,-1, 27,0);
    tracep->declBit(c+6369,"io_out_bits_isZeroRem", false,-1);
    tracep->declBus(c+6428,"table__io_d", false,-1, 2,0);
    tracep->declBus(c+6429,"table__io_y", false,-1, 7,0);
    tracep->declBus(c+6430,"table__io_q", false,-1, 2,0);
    tracep->declBit(c+52617,"conv_clock", false,-1);
    tracep->declBit(c+6431,"conv_io_resetSqrt", false,-1);
    tracep->declBit(c+6432,"conv_io_resetDiv", false,-1);
    tracep->declBit(c+6433,"conv_io_enable", false,-1);
    tracep->declBus(c+6430,"conv_io_qi", false,-1, 2,0);
    tracep->declBus(c+6434,"conv_io_QM", false,-1, 30,0);
    tracep->declBus(c+6435,"conv_io_Q", false,-1, 30,0);
    tracep->declBus(c+6436,"conv_io_F", false,-1, 30,0);
    tracep->declBus(c+6437,"csa_io_in_0", false,-1, 31,0);
    tracep->declBus(c+6438,"csa_io_in_1", false,-1, 31,0);
    tracep->declBus(c+6439,"csa_io_in_2", false,-1, 31,0);
    tracep->declBus(c+6440,"csa_io_out_0", false,-1, 31,0);
    tracep->declBus(c+6441,"csa_io_out_1", false,-1, 31,0);
    tracep->declBit(c+6442,"isDivReg", false,-1);
    tracep->declBus(c+6443,"divisor", false,-1, 27,0);
    tracep->declBus(c+6444,"state", false,-1, 1,0);
    tracep->declBus(c+6445,"cnt", false,-1, 3,0);
    tracep->declBus(c+6446,"cnt_next", false,-1, 3,0);
    tracep->declBit(c+6447,"firstCycle", false,-1);
    tracep->declBus(c+6437,"ws", false,-1, 31,0);
    tracep->declBus(c+6448,"wc", false,-1, 31,0);
    tracep->declBus(c+6449,"S", false,-1, 28,0);
    tracep->declBit(c+6450,"s4", false,-1);
    tracep->declBit(c+6451,"s3", false,-1);
    tracep->declBit(c+6452,"s2", false,-1);
    tracep->declBit(c+6453,"s0", false,-1);
    tracep->declBus(c+6454,"sqrt_d", false,-1, 2,0);
    tracep->declBus(c+6455,"div_d", false,-1, 2,0);
    tracep->declBus(c+6456,"sqrt_y", false,-1, 7,0);
    tracep->declBus(c+6457,"div_y", false,-1, 7,0);
    tracep->declBus(c+6458,"dx1", false,-1, 31,0);
    tracep->declBus(c+6459,"neg_dx1", false,-1, 31,0);
    tracep->declBus(c+6460,"dx2", false,-1, 31,0);
    tracep->declBus(c+6461,"neg_dx2", false,-1, 31,0);
    tracep->declBus(c+6462,"divCsaIn", false,-1, 31,0);
    tracep->declBus(c+6463,"sqrtWsInit", false,-1, 31,0);
    tracep->declBus(c+6464,"rem", false,-1, 31,0);
    tracep->declBit(c+6465,"remSignReg", false,-1);
    tracep->declBit(c+6369,"isZeroRemReg", false,-1);
    tracep->pushNamePrefix("conv ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+6431,"io_resetSqrt", false,-1);
    tracep->declBit(c+6432,"io_resetDiv", false,-1);
    tracep->declBit(c+6433,"io_enable", false,-1);
    tracep->declBus(c+6430,"io_qi", false,-1, 2,0);
    tracep->declBus(c+6434,"io_QM", false,-1, 30,0);
    tracep->declBus(c+6435,"io_Q", false,-1, 30,0);
    tracep->declBus(c+6436,"io_F", false,-1, 30,0);
    tracep->declBus(c+6435,"Q", false,-1, 30,0);
    tracep->declBus(c+6434,"QM", false,-1, 30,0);
    tracep->declBus(c+6466,"mask", false,-1, 30,0);
    tracep->declBus(c+6467,"b_111", false,-1, 30,0);
    tracep->declBus(c+6468,"b_1100", false,-1, 30,0);
    tracep->declBus(c+6469,"b_01", false,-1, 27,0);
    tracep->declBus(c+6470,"b_10", false,-1, 27,0);
    tracep->declBus(c+6471,"b_11", false,-1, 27,0);
    tracep->declBus(c+6472,"negQ", false,-1, 30,0);
    tracep->declQuad(c+6473,"sqrtToCsa", false,-1, 33,0);
    tracep->declBus(c+6475,"Q_load_01", false,-1, 30,0);
    tracep->declBus(c+6476,"Q_load_10", false,-1, 30,0);
    tracep->declBus(c+6477,"QM_load_01", false,-1, 30,0);
    tracep->declBus(c+6478,"QM_load_10", false,-1, 30,0);
    tracep->declBus(c+6479,"QM_load_11", false,-1, 30,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("csa ");
    tracep->declBus(c+6437,"io_in_0", false,-1, 31,0);
    tracep->declBus(c+6438,"io_in_1", false,-1, 31,0);
    tracep->declBus(c+6439,"io_in_2", false,-1, 31,0);
    tracep->declBus(c+6440,"io_out_0", false,-1, 31,0);
    tracep->declBus(c+6441,"io_out_1", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("table_ ");
    tracep->declBus(c+6428,"io_d", false,-1, 2,0);
    tracep->declBus(c+6429,"io_y", false,-1, 7,0);
    tracep->declBus(c+6430,"io_q", false,-1, 2,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("rounding ");
    tracep->declBus(c+6370,"io_in_rm", false,-1, 2,0);
    tracep->declBus(c+6371,"io_in_frac", false,-1, 23,0);
    tracep->declBit(c+6372,"io_in_sign", false,-1);
    tracep->declBit(c+6373,"io_in_guard", false,-1);
    tracep->declBit(c+6374,"io_in_round", false,-1);
    tracep->declBit(c+6375,"io_in_sticky", false,-1);
    tracep->declBus(c+6376,"io_out_fracRounded", false,-1, 23,0);
    tracep->declBit(c+6377,"io_out_fracCout", false,-1);
    tracep->declBit(c+6480,"inexact", false,-1);
    tracep->declBit(c+6481,"lsb", false,-1);
    tracep->declBit(c+6482,"roundUp", false,-1);
    tracep->declBus(c+6483,"fracRoundUp", false,-1, 24,0);
    tracep->declBit(c+6484,"cout", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("IntDivMod ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+6307,"io_in_ready", false,-1);
    tracep->declBit(c+6308,"io_in_valid", false,-1);
    tracep->declBus(c+6309,"io_in_bits_a", false,-1, 31,0);
    tracep->declBus(c+6310,"io_in_bits_d", false,-1, 31,0);
    tracep->declBit(c+6311,"io_in_bits_signed", false,-1);
    tracep->declBit(c+6312,"io_out_ready", false,-1);
    tracep->declBit(c+6313,"io_out_valid", false,-1);
    tracep->declBus(c+6314,"io_out_bits_q", false,-1, 31,0);
    tracep->declBus(c+6315,"io_out_bits_r", false,-1, 31,0);
    tracep->declBus(c+6485,"state", false,-1, 2,0);
    tracep->declBit(c+6486,"aSign", false,-1);
    tracep->declBit(c+6487,"dSign", false,-1);
    tracep->declBit(c+6488,"qSignReg", false,-1);
    tracep->declBit(c+6489,"rSignReg", false,-1);
    tracep->declBit(c+6490,"overflow", false,-1);
    tracep->declBit(c+6491,"divByZero", false,-1);
    tracep->declBus(c+6492,"rawAReg", false,-1, 31,0);
    tracep->declBus(c+6493,"unsignedAReg", false,-1, 31,0);
    tracep->declBus(c+6494,"unsignedDReg", false,-1, 31,0);
    tracep->declBit(c+6495,"overflowReg", false,-1);
    tracep->declBit(c+6496,"divByZeroReg", false,-1);
    tracep->declBus(c+6497,"aLez", false,-1, 4,0);
    tracep->declBus(c+6498,"dLez", false,-1, 4,0);
    tracep->declBus(c+6499,"iter", false,-1, 4,0);
    tracep->declQuad(c+6500,"aReg", false,-1, 33,0);
    tracep->declQuad(c+6502,"dReg", false,-1, 33,0);
    tracep->declQuad(c+6504,"aNorm", false,-1, 33,0);
    tracep->declQuad(c+6506,"dNorm", false,-1, 33,0);
    tracep->declQuad(c+6508,"dNegNorm", false,-1, 33,0);
    tracep->declBit(c+6510,"zeroQReg", false,-1);
    tracep->declBus(c+6511,"cnt", false,-1, 4,0);
    tracep->declBus(c+6512,"cnt_next", false,-1, 4,0);
    tracep->declBus(c+6513,"Q", false,-1, 31,0);
    tracep->declBus(c+6514,"QN", false,-1, 31,0);
    tracep->declBit(c+6515,"sel_pos", false,-1);
    tracep->declBit(c+6516,"sel_neg", false,-1);
    tracep->declQuad(c+6517,"aShift", false,-1, 33,0);
    tracep->declQuad(c+6519,"aNext", false,-1, 33,0);
    tracep->declBit(c+6521,"remIsNeg", false,-1);
    tracep->declBus(c+6522,"commonQReg", false,-1, 31,0);
    tracep->declBus(c+6523,"recoveryR", false,-1, 31,0);
    tracep->declBus(c+6524,"commonRReg", false,-1, 31,0);
    tracep->declBus(c+6525,"signedQ", false,-1, 31,0);
    tracep->declBus(c+6526,"signedR", false,-1, 31,0);
    tracep->declBus(c+6527,"specialQ", false,-1, 31,0);
    tracep->declBus(c+6528,"specialR", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("data_buffer ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3008,"io_enq_ready", false,-1);
    tracep->declBit(c+3009,"io_enq_valid", false,-1);
    tracep->declBus(c+2961,"io_enq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"io_enq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"io_enq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"io_enq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"io_enq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"io_enq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"io_enq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"io_enq_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+2973,"io_enq_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"io_enq_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"io_enq_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"io_enq_bits_mask_3", false,-1);
    tracep->declBus(c+1513,"io_enq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2978,"io_enq_bits_ctrl_fp", false,-1);
    tracep->declBit(c+2982,"io_enq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+2983,"io_enq_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+2985,"io_enq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"io_enq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"io_enq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2996,"io_enq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+2998,"io_enq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_enq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+6293,"io_deq_ready", false,-1);
    tracep->declBit(c+6294,"io_deq_valid", false,-1);
    tracep->declBus(c+6295,"io_deq_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+6296,"io_deq_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+6297,"io_deq_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+6298,"io_deq_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+6299,"io_deq_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+6300,"io_deq_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+6301,"io_deq_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+6302,"io_deq_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+6288,"io_deq_bits_mask_0", false,-1);
    tracep->declBit(c+6289,"io_deq_bits_mask_1", false,-1);
    tracep->declBit(c+6290,"io_deq_bits_mask_2", false,-1);
    tracep->declBit(c+6291,"io_deq_bits_mask_3", false,-1);
    tracep->declBus(c+6280,"io_deq_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+6303,"io_deq_bits_ctrl_fp", false,-1);
    tracep->declBit(c+6304,"io_deq_bits_ctrl_reverse", false,-1);
    tracep->declBit(c+6305,"io_deq_bits_ctrl_isvec", false,-1);
    tracep->declBus(c+6306,"io_deq_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+6279,"io_deq_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+6292,"io_deq_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+6278,"io_deq_bits_ctrl_wxd", false,-1);
    tracep->declBus(c+6281,"io_deq_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+6282,"io_deq_bits_ctrl_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6529+i*1,"ram_in1_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+6295,"ram_in1_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2961,"ram_in1_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_0_MPORT_mask", false,-1);
    tracep->declBit(c+6530,"ram_in1_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6531+i*1,"ram_in1_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+6296,"ram_in1_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2962,"ram_in1_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_1_MPORT_mask", false,-1);
    tracep->declBit(c+6530,"ram_in1_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6532+i*1,"ram_in1_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+6297,"ram_in1_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2963,"ram_in1_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_2_MPORT_mask", false,-1);
    tracep->declBit(c+6530,"ram_in1_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6533+i*1,"ram_in1_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in1_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in1_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+6298,"ram_in1_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2964,"ram_in1_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in1_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in1_3_MPORT_mask", false,-1);
    tracep->declBit(c+6530,"ram_in1_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6534+i*1,"ram_in2_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+6299,"ram_in2_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2965,"ram_in2_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_0_MPORT_mask", false,-1);
    tracep->declBit(c+6530,"ram_in2_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6535+i*1,"ram_in2_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+6300,"ram_in2_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2966,"ram_in2_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_1_MPORT_mask", false,-1);
    tracep->declBit(c+6530,"ram_in2_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6536+i*1,"ram_in2_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+6301,"ram_in2_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2967,"ram_in2_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_2_MPORT_mask", false,-1);
    tracep->declBit(c+6530,"ram_in2_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6537+i*1,"ram_in2_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_in2_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_in2_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+6302,"ram_in2_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2968,"ram_in2_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_in2_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_in2_3_MPORT_mask", false,-1);
    tracep->declBit(c+6530,"ram_in2_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+6538+i*1,"ram_mask_0", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+6288,"ram_mask_0_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2973,"ram_mask_0_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_0_MPORT_mask", false,-1);
    tracep->declBit(c+6530,"ram_mask_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+6539+i*1,"ram_mask_1", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+6289,"ram_mask_1_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2974,"ram_mask_1_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_1_MPORT_mask", false,-1);
    tracep->declBit(c+6530,"ram_mask_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+6540+i*1,"ram_mask_2", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+6290,"ram_mask_2_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2975,"ram_mask_2_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_2_MPORT_mask", false,-1);
    tracep->declBit(c+6530,"ram_mask_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+6541+i*1,"ram_mask_3", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_mask_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+6291,"ram_mask_3_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2976,"ram_mask_3_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_mask_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_3_MPORT_mask", false,-1);
    tracep->declBit(c+6530,"ram_mask_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6542+i*1,"ram_ctrl_wid", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_wid_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wid_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+6280,"ram_ctrl_wid_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+1513,"ram_ctrl_wid_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_ctrl_wid_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wid_MPORT_mask", false,-1);
    tracep->declBit(c+6530,"ram_ctrl_wid_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+6543+i*1,"ram_ctrl_fp", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_fp_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_fp_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+6303,"ram_ctrl_fp_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2978,"ram_ctrl_fp_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_fp_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_fp_MPORT_mask", false,-1);
    tracep->declBit(c+6530,"ram_ctrl_fp_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+6544+i*1,"ram_ctrl_reverse", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_reverse_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_reverse_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+6304,"ram_ctrl_reverse_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2982,"ram_ctrl_reverse_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_reverse_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_reverse_MPORT_mask", false,-1);
    tracep->declBit(c+6530,"ram_ctrl_reverse_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+6545+i*1,"ram_ctrl_isvec", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_isvec_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_isvec_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+6305,"ram_ctrl_isvec_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2983,"ram_ctrl_isvec_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_isvec_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_isvec_MPORT_mask", false,-1);
    tracep->declBit(c+6530,"ram_ctrl_isvec_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6546+i*1,"ram_ctrl_alu_fn", true,(i+0), 5,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_alu_fn_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_alu_fn_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+6306,"ram_ctrl_alu_fn_io_deq_bits_MPORT_data", false,-1, 5,0);
    tracep->declBus(c+2985,"ram_ctrl_alu_fn_MPORT_data", false,-1, 5,0);
    tracep->declBit(c+52670,"ram_ctrl_alu_fn_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_alu_fn_MPORT_mask", false,-1);
    tracep->declBit(c+6530,"ram_ctrl_alu_fn_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6547+i*1,"ram_ctrl_reg_idxw", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_reg_idxw_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_reg_idxw_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+6279,"ram_ctrl_reg_idxw_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+2991,"ram_ctrl_reg_idxw_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_ctrl_reg_idxw_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_reg_idxw_MPORT_mask", false,-1);
    tracep->declBit(c+6530,"ram_ctrl_reg_idxw_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+6548+i*1,"ram_ctrl_wfd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_wfd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wfd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+6292,"ram_ctrl_wfd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2992,"ram_ctrl_wfd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wfd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wfd_MPORT_mask", false,-1);
    tracep->declBit(c+6530,"ram_ctrl_wfd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+6549+i*1,"ram_ctrl_wxd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_ctrl_wxd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wxd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+6278,"ram_ctrl_wxd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2996,"ram_ctrl_wxd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_wxd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_wxd_MPORT_mask", false,-1);
    tracep->declBit(c+6530,"ram_ctrl_wxd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6550+i*1,"ram_ctrl_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+6281,"ram_ctrl_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2998,"ram_ctrl_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+6530,"ram_ctrl_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6551+i*1,"ram_ctrl_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+6282,"ram_ctrl_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2999,"ram_ctrl_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_ctrl_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_ctrl_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+6530,"ram_ctrl_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+6294,"maybe_full", false,-1);
    tracep->declBit(c+3008,"empty", false,-1);
    tracep->declBit(c+6530,"do_enq", false,-1);
    tracep->declBit(c+6552,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("result_v ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+6283,"io_enq_ready", false,-1);
    tracep->declBit(c+6284,"io_enq_valid", false,-1);
    tracep->declBus(c+6277,"io_enq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+6285,"io_enq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+6286,"io_enq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+6287,"io_enq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+6288,"io_enq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+6289,"io_enq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+6290,"io_enq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+6291,"io_enq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+6292,"io_enq_bits_wvd", false,-1);
    tracep->declBus(c+6279,"io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+6280,"io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+6281,"io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+6282,"io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3093,"io_deq_ready", false,-1);
    tracep->declBit(c+3094,"io_deq_valid", false,-1);
    tracep->declBus(c+3095,"io_deq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3096,"io_deq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3097,"io_deq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3098,"io_deq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3099,"io_deq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3100,"io_deq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3101,"io_deq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3102,"io_deq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3103,"io_deq_bits_wvd", false,-1);
    tracep->declBus(c+3104,"io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3105,"io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3106,"io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3107,"io_deq_bits_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6553+i*1,"ram_wb_wvd_rd_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3095,"ram_wb_wvd_rd_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+6277,"ram_wb_wvd_rd_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_0_MPORT_mask", false,-1);
    tracep->declBit(c+6554,"ram_wb_wvd_rd_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6555+i*1,"ram_wb_wvd_rd_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3096,"ram_wb_wvd_rd_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+6285,"ram_wb_wvd_rd_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_1_MPORT_mask", false,-1);
    tracep->declBit(c+6554,"ram_wb_wvd_rd_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6556+i*1,"ram_wb_wvd_rd_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3097,"ram_wb_wvd_rd_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+6286,"ram_wb_wvd_rd_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_2_MPORT_mask", false,-1);
    tracep->declBit(c+6554,"ram_wb_wvd_rd_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6557+i*1,"ram_wb_wvd_rd_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3098,"ram_wb_wvd_rd_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+6287,"ram_wb_wvd_rd_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_3_MPORT_mask", false,-1);
    tracep->declBit(c+6554,"ram_wb_wvd_rd_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+6558+i*1,"ram_wvd_mask_0", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3099,"ram_wvd_mask_0_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+6288,"ram_wvd_mask_0_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_0_MPORT_mask", false,-1);
    tracep->declBit(c+6554,"ram_wvd_mask_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+6559+i*1,"ram_wvd_mask_1", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3100,"ram_wvd_mask_1_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+6289,"ram_wvd_mask_1_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_1_MPORT_mask", false,-1);
    tracep->declBit(c+6554,"ram_wvd_mask_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+6560+i*1,"ram_wvd_mask_2", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3101,"ram_wvd_mask_2_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+6290,"ram_wvd_mask_2_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_2_MPORT_mask", false,-1);
    tracep->declBit(c+6554,"ram_wvd_mask_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+6561+i*1,"ram_wvd_mask_3", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3102,"ram_wvd_mask_3_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+6291,"ram_wvd_mask_3_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_3_MPORT_mask", false,-1);
    tracep->declBit(c+6554,"ram_wvd_mask_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+6562+i*1,"ram_wvd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3103,"ram_wvd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+6292,"ram_wvd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_MPORT_mask", false,-1);
    tracep->declBit(c+6554,"ram_wvd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6563+i*1,"ram_reg_idxw", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_reg_idxw_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_reg_idxw_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3104,"ram_reg_idxw_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+6279,"ram_reg_idxw_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_reg_idxw_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_reg_idxw_MPORT_mask", false,-1);
    tracep->declBit(c+6554,"ram_reg_idxw_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6564+i*1,"ram_warp_id", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_warp_id_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_warp_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3105,"ram_warp_id_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+6280,"ram_warp_id_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_warp_id_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_warp_id_MPORT_mask", false,-1);
    tracep->declBit(c+6554,"ram_warp_id_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6565+i*1,"ram_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3106,"ram_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+6281,"ram_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+6554,"ram_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6566+i*1,"ram_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3107,"ram_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+6282,"ram_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+6554,"ram_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+3094,"maybe_full", false,-1);
    tracep->declBit(c+6567,"empty", false,-1);
    tracep->declBit(c+6554,"do_enq", false,-1);
    tracep->declBit(c+6568,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("result_x ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+6275,"io_enq_ready", false,-1);
    tracep->declBit(c+6276,"io_enq_valid", false,-1);
    tracep->declBus(c+6277,"io_enq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+6278,"io_enq_bits_wxd", false,-1);
    tracep->declBus(c+6279,"io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+6280,"io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+6281,"io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+6282,"io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3085,"io_deq_ready", false,-1);
    tracep->declBit(c+3086,"io_deq_valid", false,-1);
    tracep->declBus(c+3087,"io_deq_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3088,"io_deq_bits_wxd", false,-1);
    tracep->declBus(c+3089,"io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3090,"io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3091,"io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3092,"io_deq_bits_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6569+i*1,"ram_wb_wxd_rd", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wxd_rd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wxd_rd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3087,"ram_wb_wxd_rd_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+6277,"ram_wb_wxd_rd_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wxd_rd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wxd_rd_MPORT_mask", false,-1);
    tracep->declBit(c+6570,"ram_wb_wxd_rd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+6571+i*1,"ram_wxd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wxd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wxd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3088,"ram_wxd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+6278,"ram_wxd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wxd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wxd_MPORT_mask", false,-1);
    tracep->declBit(c+6570,"ram_wxd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6572+i*1,"ram_reg_idxw", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_reg_idxw_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_reg_idxw_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3089,"ram_reg_idxw_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+6279,"ram_reg_idxw_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_reg_idxw_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_reg_idxw_MPORT_mask", false,-1);
    tracep->declBit(c+6570,"ram_reg_idxw_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6573+i*1,"ram_warp_id", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_warp_id_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_warp_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3090,"ram_warp_id_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+6280,"ram_warp_id_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_warp_id_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_warp_id_MPORT_mask", false,-1);
    tracep->declBit(c+6570,"ram_warp_id_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6574+i*1,"ram_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3091,"ram_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+6281,"ram_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+6570,"ram_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6575+i*1,"ram_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3092,"ram_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+6282,"ram_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+6570,"ram_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+3086,"maybe_full", false,-1);
    tracep->declBit(c+6576,"empty", false,-1);
    tracep->declBit(c+6570,"do_enq", false,-1);
    tracep->declBit(c+6577,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("simt_stack ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3010,"io_branch_ctl_ready", false,-1);
    tracep->declBit(c+3011,"io_branch_ctl_valid", false,-1);
    tracep->declBit(c+2822,"io_branch_ctl_bits_opcode", false,-1);
    tracep->declBus(c+1513,"io_branch_ctl_bits_wid", false,-1, 1,0);
    tracep->declBus(c+2969,"io_branch_ctl_bits_PC_branch", false,-1, 31,0);
    tracep->declBus(c+3012,"io_branch_ctl_bits_mask_init", false,-1, 3,0);
    tracep->declBus(c+2998,"io_branch_ctl_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_branch_ctl_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3044,"io_if_mask_ready", false,-1);
    tracep->declBit(c+3045,"io_if_mask_valid", false,-1);
    tracep->declBus(c+3046,"io_if_mask_bits_if_mask", false,-1, 3,0);
    tracep->declBus(c+3047,"io_if_mask_bits_wid", false,-1, 1,0);
    tracep->declBus(c+2917,"io_input_wid", false,-1, 1,0);
    tracep->declBus(c+3334,"io_out_mask", false,-1, 3,0);
    tracep->declBit(c+3335,"io_complete_valid", false,-1);
    tracep->declBus(c+3336,"io_complete_bits", false,-1, 1,0);
    tracep->declBit(c+3337,"io_fetch_ctl_ready", false,-1);
    tracep->declBit(c+3338,"io_fetch_ctl_valid", false,-1);
    tracep->declBus(c+3339,"io_fetch_ctl_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3340,"io_fetch_ctl_bits_jump", false,-1);
    tracep->declBus(c+3341,"io_fetch_ctl_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+3342,"io_fetch_ctl_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3343,"io_fetch_ctl_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"branch_ctl_buf_clock", false,-1);
    tracep->declBit(c+52618,"branch_ctl_buf_reset", false,-1);
    tracep->declBit(c+3010,"branch_ctl_buf_io_enq_ready", false,-1);
    tracep->declBit(c+3011,"branch_ctl_buf_io_enq_valid", false,-1);
    tracep->declBit(c+2822,"branch_ctl_buf_io_enq_bits_opcode", false,-1);
    tracep->declBus(c+1513,"branch_ctl_buf_io_enq_bits_wid", false,-1, 1,0);
    tracep->declBus(c+2969,"branch_ctl_buf_io_enq_bits_PC_branch", false,-1, 31,0);
    tracep->declBus(c+3012,"branch_ctl_buf_io_enq_bits_mask_init", false,-1, 3,0);
    tracep->declBus(c+2998,"branch_ctl_buf_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"branch_ctl_buf_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+6578,"branch_ctl_buf_io_deq_ready", false,-1);
    tracep->declBit(c+6579,"branch_ctl_buf_io_deq_valid", false,-1);
    tracep->declBit(c+6580,"branch_ctl_buf_io_deq_bits_opcode", false,-1);
    tracep->declBus(c+3336,"branch_ctl_buf_io_deq_bits_wid", false,-1, 1,0);
    tracep->declBus(c+6581,"branch_ctl_buf_io_deq_bits_PC_branch", false,-1, 31,0);
    tracep->declBus(c+6582,"branch_ctl_buf_io_deq_bits_mask_init", false,-1, 3,0);
    tracep->declBus(c+6583,"branch_ctl_buf_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+6584,"branch_ctl_buf_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"fetch_ctl_buf_clock", false,-1);
    tracep->declBit(c+52618,"fetch_ctl_buf_reset", false,-1);
    tracep->declBit(c+3044,"fetch_ctl_buf_io_enq_ready", false,-1);
    tracep->declBit(c+6585,"fetch_ctl_buf_io_enq_valid", false,-1);
    tracep->declBus(c+6586,"fetch_ctl_buf_io_enq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+6587,"fetch_ctl_buf_io_enq_bits_jump", false,-1);
    tracep->declBus(c+6588,"fetch_ctl_buf_io_enq_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+6583,"fetch_ctl_buf_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+6584,"fetch_ctl_buf_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3337,"fetch_ctl_buf_io_deq_ready", false,-1);
    tracep->declBit(c+3338,"fetch_ctl_buf_io_deq_valid", false,-1);
    tracep->declBus(c+3339,"fetch_ctl_buf_io_deq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3340,"fetch_ctl_buf_io_deq_bits_jump", false,-1);
    tracep->declBus(c+3341,"fetch_ctl_buf_io_deq_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+3342,"fetch_ctl_buf_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3343,"fetch_ctl_buf_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"ipdom_stack_clock", false,-1);
    tracep->declBit(c+52618,"ipdom_stack_reset", false,-1);
    tracep->declBit(c+6589,"ipdom_stack_io_push", false,-1);
    tracep->declBit(c+6590,"ipdom_stack_io_pop", false,-1);
    tracep->declBit(c+6591,"ipdom_stack_io_pair", false,-1);
    tracep->declBit(c+6592,"ipdom_stack_io_branchImm", false,-1);
    tracep->declQuad(c+6593,"ipdom_stack_io_q1", false,-1, 35,0);
    tracep->declQuad(c+6595,"ipdom_stack_io_q2", false,-1, 35,0);
    tracep->declQuad(c+6597,"ipdom_stack_io_d", false,-1, 35,0);
    tracep->declBit(c+6599,"ipdom_stack_io_index", false,-1);
    tracep->declBit(c+6600,"ipdom_stack_io_pairo", false,-1);
    tracep->declBit(c+52617,"ipdom_stack_1_clock", false,-1);
    tracep->declBit(c+52618,"ipdom_stack_1_reset", false,-1);
    tracep->declBit(c+6601,"ipdom_stack_1_io_push", false,-1);
    tracep->declBit(c+6602,"ipdom_stack_1_io_pop", false,-1);
    tracep->declBit(c+6591,"ipdom_stack_1_io_pair", false,-1);
    tracep->declBit(c+6592,"ipdom_stack_1_io_branchImm", false,-1);
    tracep->declQuad(c+6593,"ipdom_stack_1_io_q1", false,-1, 35,0);
    tracep->declQuad(c+6595,"ipdom_stack_1_io_q2", false,-1, 35,0);
    tracep->declQuad(c+6603,"ipdom_stack_1_io_d", false,-1, 35,0);
    tracep->declBit(c+6605,"ipdom_stack_1_io_index", false,-1);
    tracep->declBit(c+6606,"ipdom_stack_1_io_pairo", false,-1);
    tracep->declBit(c+52617,"ipdom_stack_2_clock", false,-1);
    tracep->declBit(c+52618,"ipdom_stack_2_reset", false,-1);
    tracep->declBit(c+6607,"ipdom_stack_2_io_push", false,-1);
    tracep->declBit(c+6608,"ipdom_stack_2_io_pop", false,-1);
    tracep->declBit(c+6591,"ipdom_stack_2_io_pair", false,-1);
    tracep->declBit(c+6592,"ipdom_stack_2_io_branchImm", false,-1);
    tracep->declQuad(c+6593,"ipdom_stack_2_io_q1", false,-1, 35,0);
    tracep->declQuad(c+6595,"ipdom_stack_2_io_q2", false,-1, 35,0);
    tracep->declQuad(c+6609,"ipdom_stack_2_io_d", false,-1, 35,0);
    tracep->declBit(c+6611,"ipdom_stack_2_io_index", false,-1);
    tracep->declBit(c+6612,"ipdom_stack_2_io_pairo", false,-1);
    tracep->declBit(c+52617,"ipdom_stack_3_clock", false,-1);
    tracep->declBit(c+52618,"ipdom_stack_3_reset", false,-1);
    tracep->declBit(c+6613,"ipdom_stack_3_io_push", false,-1);
    tracep->declBit(c+6614,"ipdom_stack_3_io_pop", false,-1);
    tracep->declBit(c+6591,"ipdom_stack_3_io_pair", false,-1);
    tracep->declBit(c+6592,"ipdom_stack_3_io_branchImm", false,-1);
    tracep->declQuad(c+6593,"ipdom_stack_3_io_q1", false,-1, 35,0);
    tracep->declQuad(c+6595,"ipdom_stack_3_io_q2", false,-1, 35,0);
    tracep->declQuad(c+6615,"ipdom_stack_3_io_d", false,-1, 35,0);
    tracep->declBit(c+6617,"ipdom_stack_3_io_index", false,-1);
    tracep->declBit(c+6618,"ipdom_stack_3_io_pairo", false,-1);
    tracep->declBus(c+6619,"thread_masks_0", false,-1, 3,0);
    tracep->declBus(c+6620,"thread_masks_1", false,-1, 3,0);
    tracep->declBus(c+6621,"thread_masks_2", false,-1, 3,0);
    tracep->declBus(c+6622,"thread_masks_3", false,-1, 3,0);
    tracep->declBit(c+6580,"opcode", false,-1);
    tracep->declBit(c+3044,"if_mask_buf_ready", false,-1);
    tracep->declBus(c+6623,"if_mask", false,-1, 3,0);
    tracep->declBus(c+6624,"else_mask", false,-1, 3,0);
    tracep->declBus(c+3336,"warp_id", false,-1, 1,0);
    tracep->declBit(c+6592,"elseOnly", false,-1);
    tracep->declBus(c+6581,"PC_branch", false,-1, 31,0);
    tracep->declBit(c+6599,"ipdom_stack_4_0_index", false,-1);
    tracep->declBit(c+6625,"ipdom_index_0", false,-1);
    tracep->declBit(c+6605,"ipdom_stack_4_1_index", false,-1);
    tracep->declBit(c+6626,"ipdom_index_1", false,-1);
    tracep->declBit(c+6611,"ipdom_stack_4_2_index", false,-1);
    tracep->declBit(c+6627,"ipdom_index_2", false,-1);
    tracep->declBit(c+6617,"ipdom_stack_4_3_index", false,-1);
    tracep->declBit(c+6628,"ipdom_index_3", false,-1);
    tracep->declQuad(c+6597,"ipdom_stack_4_0_d", false,-1, 35,0);
    tracep->declQuad(c+6603,"ipdom_stack_4_1_d", false,-1, 35,0);
    tracep->declQuad(c+6609,"ipdom_stack_4_2_d", false,-1, 35,0);
    tracep->declQuad(c+6615,"ipdom_stack_4_3_d", false,-1, 35,0);
    tracep->declBus(c+6629,"join_pc", false,-1, 31,0);
    tracep->declBus(c+6630,"join_tm", false,-1, 3,0);
    tracep->declBit(c+6631,"join_index", false,-1);
    tracep->declBit(c+6600,"ipdom_stack_4_0_pairo", false,-1);
    tracep->declBit(c+6606,"ipdom_stack_4_1_pairo", false,-1);
    tracep->declBit(c+6612,"ipdom_stack_4_2_pairo", false,-1);
    tracep->declBit(c+6618,"ipdom_stack_4_3_pairo", false,-1);
    tracep->declBit(c+6632,"join_pair", false,-1);
    tracep->pushNamePrefix("branch_ctl_buf ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3010,"io_enq_ready", false,-1);
    tracep->declBit(c+3011,"io_enq_valid", false,-1);
    tracep->declBit(c+2822,"io_enq_bits_opcode", false,-1);
    tracep->declBus(c+1513,"io_enq_bits_wid", false,-1, 1,0);
    tracep->declBus(c+2969,"io_enq_bits_PC_branch", false,-1, 31,0);
    tracep->declBus(c+3012,"io_enq_bits_mask_init", false,-1, 3,0);
    tracep->declBus(c+2998,"io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+6578,"io_deq_ready", false,-1);
    tracep->declBit(c+6579,"io_deq_valid", false,-1);
    tracep->declBit(c+6580,"io_deq_bits_opcode", false,-1);
    tracep->declBus(c+3336,"io_deq_bits_wid", false,-1, 1,0);
    tracep->declBus(c+6581,"io_deq_bits_PC_branch", false,-1, 31,0);
    tracep->declBus(c+6582,"io_deq_bits_mask_init", false,-1, 3,0);
    tracep->declBus(c+6583,"io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+6584,"io_deq_bits_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+6633+i*1,"ram_opcode", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_opcode_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_opcode_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+6634,"ram_opcode_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2822,"ram_opcode_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_opcode_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_opcode_MPORT_mask", false,-1);
    tracep->declBit(c+6635,"ram_opcode_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6636+i*1,"ram_wid", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_wid_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wid_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+6637,"ram_wid_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+1513,"ram_wid_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_wid_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wid_MPORT_mask", false,-1);
    tracep->declBit(c+6635,"ram_wid_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6638+i*1,"ram_PC_branch", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_PC_branch_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_PC_branch_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+6639,"ram_PC_branch_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2969,"ram_PC_branch_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_PC_branch_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_PC_branch_MPORT_mask", false,-1);
    tracep->declBit(c+6635,"ram_PC_branch_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6640+i*1,"ram_mask_init", true,(i+0), 3,0);
    }
    tracep->declBit(c+52667,"ram_mask_init_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_mask_init_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+6641,"ram_mask_init_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+3012,"ram_mask_init_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+52670,"ram_mask_init_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_mask_init_MPORT_mask", false,-1);
    tracep->declBit(c+6635,"ram_mask_init_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6642+i*1,"ram_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+6643,"ram_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2998,"ram_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+6635,"ram_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6644+i*1,"ram_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+6645,"ram_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2999,"ram_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+6635,"ram_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+6646,"maybe_full", false,-1);
    tracep->declBit(c+3010,"empty", false,-1);
    tracep->declBit(c+6635,"do_enq", false,-1);
    tracep->declBit(c+6647,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("fetch_ctl_buf ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3044,"io_enq_ready", false,-1);
    tracep->declBit(c+6585,"io_enq_valid", false,-1);
    tracep->declBus(c+6586,"io_enq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+6587,"io_enq_bits_jump", false,-1);
    tracep->declBus(c+6588,"io_enq_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+6583,"io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+6584,"io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3337,"io_deq_ready", false,-1);
    tracep->declBit(c+3338,"io_deq_valid", false,-1);
    tracep->declBus(c+3339,"io_deq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3340,"io_deq_bits_jump", false,-1);
    tracep->declBus(c+3341,"io_deq_bits_new_pc", false,-1, 31,0);
    tracep->declBus(c+3342,"io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3343,"io_deq_bits_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6648+i*1,"ram_wid", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_wid_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wid_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+6649,"ram_wid_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+6586,"ram_wid_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_wid_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wid_MPORT_mask", false,-1);
    tracep->declBit(c+6650,"ram_wid_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+6651+i*1,"ram_jump", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_jump_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_jump_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+6652,"ram_jump_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+6587,"ram_jump_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_jump_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_jump_MPORT_mask", false,-1);
    tracep->declBit(c+6650,"ram_jump_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6653+i*1,"ram_new_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_new_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_new_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+6654,"ram_new_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+6588,"ram_new_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_new_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_new_pc_MPORT_mask", false,-1);
    tracep->declBit(c+6650,"ram_new_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6655+i*1,"ram_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+6656,"ram_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+6583,"ram_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+6650,"ram_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6657+i*1,"ram_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+6658,"ram_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+6584,"ram_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+6650,"ram_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+6659,"maybe_full", false,-1);
    tracep->declBit(c+3044,"empty", false,-1);
    tracep->declBit(c+6650,"do_enq", false,-1);
    tracep->declBit(c+6660,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ipdom_stack ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+6589,"io_push", false,-1);
    tracep->declBit(c+6590,"io_pop", false,-1);
    tracep->declBit(c+6591,"io_pair", false,-1);
    tracep->declBit(c+6592,"io_branchImm", false,-1);
    tracep->declQuad(c+6593,"io_q1", false,-1, 35,0);
    tracep->declQuad(c+6595,"io_q2", false,-1, 35,0);
    tracep->declQuad(c+6597,"io_d", false,-1, 35,0);
    tracep->declBit(c+6599,"io_index", false,-1);
    tracep->declBit(c+6600,"io_pairo", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declArray(c+6661+i*3,"stack_mem", true,(i+0), 71,0);
    }
    tracep->declBit(c+52667,"stack_mem_dout_MPORT_en", false,-1);
    tracep->declBus(c+6673,"stack_mem_dout_MPORT_addr", false,-1, 1,0);
    tracep->declArray(c+6674,"stack_mem_dout_MPORT_data", false,-1, 71,0);
    tracep->declArray(c+6677,"stack_mem_MPORT_data", false,-1, 71,0);
    tracep->declBus(c+6680,"stack_mem_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"stack_mem_MPORT_mask", false,-1);
    tracep->declBit(c+6589,"stack_mem_MPORT_en", false,-1);
    tracep->declBit(c+6681,"is_part_0", false,-1);
    tracep->declBit(c+6682,"is_part_1", false,-1);
    tracep->declBit(c+6683,"is_part_2", false,-1);
    tracep->declBit(c+6684,"is_part_3", false,-1);
    tracep->declBus(c+6685,"rd_ptr", false,-1, 2,0);
    tracep->declBus(c+6686,"wr_ptr", false,-1, 2,0);
    tracep->declBit(c+6687,"pair_mem_0", false,-1);
    tracep->declBit(c+6688,"pair_mem_1", false,-1);
    tracep->declBit(c+6689,"pair_mem_2", false,-1);
    tracep->declBit(c+6690,"pair_mem_3", false,-1);
    tracep->declBit(c+6691,"diverge", false,-1);
    tracep->declArray(c+6674,"dout", false,-1, 71,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ipdom_stack_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+6601,"io_push", false,-1);
    tracep->declBit(c+6602,"io_pop", false,-1);
    tracep->declBit(c+6591,"io_pair", false,-1);
    tracep->declBit(c+6592,"io_branchImm", false,-1);
    tracep->declQuad(c+6593,"io_q1", false,-1, 35,0);
    tracep->declQuad(c+6595,"io_q2", false,-1, 35,0);
    tracep->declQuad(c+6603,"io_d", false,-1, 35,0);
    tracep->declBit(c+6605,"io_index", false,-1);
    tracep->declBit(c+6606,"io_pairo", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declArray(c+6692+i*3,"stack_mem", true,(i+0), 71,0);
    }
    tracep->declBit(c+52667,"stack_mem_dout_MPORT_en", false,-1);
    tracep->declBus(c+6704,"stack_mem_dout_MPORT_addr", false,-1, 1,0);
    tracep->declArray(c+6705,"stack_mem_dout_MPORT_data", false,-1, 71,0);
    tracep->declArray(c+6677,"stack_mem_MPORT_data", false,-1, 71,0);
    tracep->declBus(c+6708,"stack_mem_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"stack_mem_MPORT_mask", false,-1);
    tracep->declBit(c+6601,"stack_mem_MPORT_en", false,-1);
    tracep->declBit(c+6709,"is_part_0", false,-1);
    tracep->declBit(c+6710,"is_part_1", false,-1);
    tracep->declBit(c+6711,"is_part_2", false,-1);
    tracep->declBit(c+6712,"is_part_3", false,-1);
    tracep->declBus(c+6713,"rd_ptr", false,-1, 2,0);
    tracep->declBus(c+6714,"wr_ptr", false,-1, 2,0);
    tracep->declBit(c+6715,"pair_mem_0", false,-1);
    tracep->declBit(c+6716,"pair_mem_1", false,-1);
    tracep->declBit(c+6717,"pair_mem_2", false,-1);
    tracep->declBit(c+6718,"pair_mem_3", false,-1);
    tracep->declBit(c+6691,"diverge", false,-1);
    tracep->declArray(c+6705,"dout", false,-1, 71,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ipdom_stack_2 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+6607,"io_push", false,-1);
    tracep->declBit(c+6608,"io_pop", false,-1);
    tracep->declBit(c+6591,"io_pair", false,-1);
    tracep->declBit(c+6592,"io_branchImm", false,-1);
    tracep->declQuad(c+6593,"io_q1", false,-1, 35,0);
    tracep->declQuad(c+6595,"io_q2", false,-1, 35,0);
    tracep->declQuad(c+6609,"io_d", false,-1, 35,0);
    tracep->declBit(c+6611,"io_index", false,-1);
    tracep->declBit(c+6612,"io_pairo", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declArray(c+6719+i*3,"stack_mem", true,(i+0), 71,0);
    }
    tracep->declBit(c+52667,"stack_mem_dout_MPORT_en", false,-1);
    tracep->declBus(c+6731,"stack_mem_dout_MPORT_addr", false,-1, 1,0);
    tracep->declArray(c+6732,"stack_mem_dout_MPORT_data", false,-1, 71,0);
    tracep->declArray(c+6677,"stack_mem_MPORT_data", false,-1, 71,0);
    tracep->declBus(c+6735,"stack_mem_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"stack_mem_MPORT_mask", false,-1);
    tracep->declBit(c+6607,"stack_mem_MPORT_en", false,-1);
    tracep->declBit(c+6736,"is_part_0", false,-1);
    tracep->declBit(c+6737,"is_part_1", false,-1);
    tracep->declBit(c+6738,"is_part_2", false,-1);
    tracep->declBit(c+6739,"is_part_3", false,-1);
    tracep->declBus(c+6740,"rd_ptr", false,-1, 2,0);
    tracep->declBus(c+6741,"wr_ptr", false,-1, 2,0);
    tracep->declBit(c+6742,"pair_mem_0", false,-1);
    tracep->declBit(c+6743,"pair_mem_1", false,-1);
    tracep->declBit(c+6744,"pair_mem_2", false,-1);
    tracep->declBit(c+6745,"pair_mem_3", false,-1);
    tracep->declBit(c+6691,"diverge", false,-1);
    tracep->declArray(c+6732,"dout", false,-1, 71,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ipdom_stack_3 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+6613,"io_push", false,-1);
    tracep->declBit(c+6614,"io_pop", false,-1);
    tracep->declBit(c+6591,"io_pair", false,-1);
    tracep->declBit(c+6592,"io_branchImm", false,-1);
    tracep->declQuad(c+6593,"io_q1", false,-1, 35,0);
    tracep->declQuad(c+6595,"io_q2", false,-1, 35,0);
    tracep->declQuad(c+6615,"io_d", false,-1, 35,0);
    tracep->declBit(c+6617,"io_index", false,-1);
    tracep->declBit(c+6618,"io_pairo", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declArray(c+6746+i*3,"stack_mem", true,(i+0), 71,0);
    }
    tracep->declBit(c+52667,"stack_mem_dout_MPORT_en", false,-1);
    tracep->declBus(c+6758,"stack_mem_dout_MPORT_addr", false,-1, 1,0);
    tracep->declArray(c+6759,"stack_mem_dout_MPORT_data", false,-1, 71,0);
    tracep->declArray(c+6677,"stack_mem_MPORT_data", false,-1, 71,0);
    tracep->declBus(c+6762,"stack_mem_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"stack_mem_MPORT_mask", false,-1);
    tracep->declBit(c+6613,"stack_mem_MPORT_en", false,-1);
    tracep->declBit(c+6763,"is_part_0", false,-1);
    tracep->declBit(c+6764,"is_part_1", false,-1);
    tracep->declBit(c+6765,"is_part_2", false,-1);
    tracep->declBit(c+6766,"is_part_3", false,-1);
    tracep->declBus(c+6767,"rd_ptr", false,-1, 2,0);
    tracep->declBus(c+6768,"wr_ptr", false,-1, 2,0);
    tracep->declBit(c+6769,"pair_mem_0", false,-1);
    tracep->declBit(c+6770,"pair_mem_1", false,-1);
    tracep->declBit(c+6771,"pair_mem_2", false,-1);
    tracep->declBit(c+6772,"pair_mem_3", false,-1);
    tracep->declBit(c+6691,"diverge", false,-1);
    tracep->declArray(c+6759,"dout", false,-1, 71,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valu ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+3002,"io_in_ready", false,-1);
    tracep->declBit(c+3003,"io_in_valid", false,-1);
    tracep->declBus(c+2961,"io_in_bits_in1_0", false,-1, 31,0);
    tracep->declBus(c+2962,"io_in_bits_in1_1", false,-1, 31,0);
    tracep->declBus(c+2963,"io_in_bits_in1_2", false,-1, 31,0);
    tracep->declBus(c+2964,"io_in_bits_in1_3", false,-1, 31,0);
    tracep->declBus(c+2965,"io_in_bits_in2_0", false,-1, 31,0);
    tracep->declBus(c+2966,"io_in_bits_in2_1", false,-1, 31,0);
    tracep->declBus(c+2967,"io_in_bits_in2_2", false,-1, 31,0);
    tracep->declBus(c+2968,"io_in_bits_in2_3", false,-1, 31,0);
    tracep->declBit(c+2973,"io_in_bits_mask_0", false,-1);
    tracep->declBit(c+2974,"io_in_bits_mask_1", false,-1);
    tracep->declBit(c+2975,"io_in_bits_mask_2", false,-1);
    tracep->declBit(c+2976,"io_in_bits_mask_3", false,-1);
    tracep->declBus(c+1513,"io_in_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2980,"io_in_bits_ctrl_simt_stack", false,-1);
    tracep->declBit(c+2982,"io_in_bits_ctrl_reverse", false,-1);
    tracep->declBus(c+2985,"io_in_bits_ctrl_alu_fn", false,-1, 5,0);
    tracep->declBus(c+2991,"io_in_bits_ctrl_reg_idxw", false,-1, 4,0);
    tracep->declBit(c+2992,"io_in_bits_ctrl_wfd", false,-1);
    tracep->declBit(c+2994,"io_in_bits_ctrl_readmask", false,-1);
    tracep->declBit(c+2995,"io_in_bits_ctrl_writemask", false,-1);
    tracep->declBus(c+2998,"io_in_bits_ctrl_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_in_bits_ctrl_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3030,"io_out_valid", false,-1);
    tracep->declBus(c+3031,"io_out_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3032,"io_out_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3033,"io_out_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3034,"io_out_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3035,"io_out_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3036,"io_out_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3037,"io_out_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3038,"io_out_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3039,"io_out_bits_wvd", false,-1);
    tracep->declBus(c+3040,"io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3041,"io_out_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3042,"io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3043,"io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3044,"io_out2simt_stack_ready", false,-1);
    tracep->declBit(c+3045,"io_out2simt_stack_valid", false,-1);
    tracep->declBus(c+3046,"io_out2simt_stack_bits_if_mask", false,-1, 3,0);
    tracep->declBus(c+3047,"io_out2simt_stack_bits_wid", false,-1, 1,0);
    tracep->declBus(c+6773,"ScalarALU_io_func", false,-1, 4,0);
    tracep->declBus(c+4778,"ScalarALU_io_in2", false,-1, 31,0);
    tracep->declBus(c+6774,"ScalarALU_io_in1", false,-1, 31,0);
    tracep->declBus(c+6775,"ScalarALU_io_out", false,-1, 31,0);
    tracep->declBit(c+6776,"ScalarALU_io_cmp_out", false,-1);
    tracep->declBus(c+6773,"ScalarALU_1_io_func", false,-1, 4,0);
    tracep->declBus(c+4794,"ScalarALU_1_io_in2", false,-1, 31,0);
    tracep->declBus(c+6777,"ScalarALU_1_io_in1", false,-1, 31,0);
    tracep->declBus(c+6778,"ScalarALU_1_io_out", false,-1, 31,0);
    tracep->declBit(c+6779,"ScalarALU_1_io_cmp_out", false,-1);
    tracep->declBus(c+6773,"ScalarALU_2_io_func", false,-1, 4,0);
    tracep->declBus(c+4810,"ScalarALU_2_io_in2", false,-1, 31,0);
    tracep->declBus(c+6780,"ScalarALU_2_io_in1", false,-1, 31,0);
    tracep->declBus(c+6781,"ScalarALU_2_io_out", false,-1, 31,0);
    tracep->declBit(c+6782,"ScalarALU_2_io_cmp_out", false,-1);
    tracep->declBus(c+6773,"ScalarALU_3_io_func", false,-1, 4,0);
    tracep->declBus(c+4826,"ScalarALU_3_io_in2", false,-1, 31,0);
    tracep->declBus(c+6783,"ScalarALU_3_io_in1", false,-1, 31,0);
    tracep->declBus(c+6784,"ScalarALU_3_io_out", false,-1, 31,0);
    tracep->declBit(c+6785,"ScalarALU_3_io_cmp_out", false,-1);
    tracep->declBit(c+52617,"result_clock", false,-1);
    tracep->declBit(c+52618,"result_reset", false,-1);
    tracep->declBit(c+52667,"result_io_enq_ready", false,-1);
    tracep->declBit(c+6786,"result_io_enq_valid", false,-1);
    tracep->declBus(c+6787,"result_io_enq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+6788,"result_io_enq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+6789,"result_io_enq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+6790,"result_io_enq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+2973,"result_io_enq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+2974,"result_io_enq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+2975,"result_io_enq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+2976,"result_io_enq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+2992,"result_io_enq_bits_wvd", false,-1);
    tracep->declBus(c+2991,"result_io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+1513,"result_io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+2998,"result_io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"result_io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52667,"result_io_deq_ready", false,-1);
    tracep->declBit(c+3030,"result_io_deq_valid", false,-1);
    tracep->declBus(c+3031,"result_io_deq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3032,"result_io_deq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3033,"result_io_deq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3034,"result_io_deq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3035,"result_io_deq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3036,"result_io_deq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3037,"result_io_deq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3038,"result_io_deq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3039,"result_io_deq_bits_wvd", false,-1);
    tracep->declBus(c+3040,"result_io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3041,"result_io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3042,"result_io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3043,"result_io_deq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52617,"result2simt_clock", false,-1);
    tracep->declBit(c+52618,"result2simt_reset", false,-1);
    tracep->declBit(c+6791,"result2simt_io_enq_ready", false,-1);
    tracep->declBit(c+6792,"result2simt_io_enq_valid", false,-1);
    tracep->declBus(c+6793,"result2simt_io_enq_bits_if_mask", false,-1, 3,0);
    tracep->declBus(c+1513,"result2simt_io_enq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3044,"result2simt_io_deq_ready", false,-1);
    tracep->declBit(c+3045,"result2simt_io_deq_valid", false,-1);
    tracep->declBus(c+3046,"result2simt_io_deq_bits_if_mask", false,-1, 3,0);
    tracep->declBus(c+3047,"result2simt_io_deq_bits_wid", false,-1, 1,0);
    tracep->declBus(c+6775,"alu_0_out", false,-1, 31,0);
    tracep->declBus(c+6778,"alu_1_out", false,-1, 31,0);
    tracep->declBus(c+6781,"alu_2_out", false,-1, 31,0);
    tracep->declBus(c+6784,"alu_3_out", false,-1, 31,0);
    tracep->declBit(c+6779,"alu_1_cmp_out", false,-1);
    tracep->declBit(c+6776,"alu_0_cmp_out", false,-1);
    tracep->declBit(c+6785,"alu_3_cmp_out", false,-1);
    tracep->declBit(c+6782,"alu_2_cmp_out", false,-1);
    tracep->pushNamePrefix("ScalarALU ");
    tracep->declBus(c+6773,"io_func", false,-1, 4,0);
    tracep->declBus(c+4778,"io_in2", false,-1, 31,0);
    tracep->declBus(c+6774,"io_in1", false,-1, 31,0);
    tracep->declBus(c+6775,"io_out", false,-1, 31,0);
    tracep->declBit(c+6776,"io_cmp_out", false,-1);
    tracep->declBus(c+6794,"in2_inv", false,-1, 31,0);
    tracep->declBus(c+6795,"adder_out", false,-1, 31,0);
    tracep->declBus(c+6796,"in1_xor_in2", false,-1, 31,0);
    tracep->declBit(c+6797,"slt", false,-1);
    tracep->declBus(c+6798,"shamt", false,-1, 4,0);
    tracep->declBus(c+6799,"shin", false,-1, 31,0);
    tracep->declBus(c+6800,"shout_r", false,-1, 31,0);
    tracep->declBus(c+6801,"shout_l", false,-1, 31,0);
    tracep->declBus(c+6802,"shout", false,-1, 31,0);
    tracep->declBus(c+6803,"logic_", false,-1, 31,0);
    tracep->declBus(c+6804,"shift_logic_cmp", false,-1, 31,0);
    tracep->declBus(c+6805,"out", false,-1, 31,0);
    tracep->declBus(c+6806,"minu", false,-1, 31,0);
    tracep->declBus(c+6807,"maxu", false,-1, 31,0);
    tracep->declBus(c+6808,"mins", false,-1, 31,0);
    tracep->declBus(c+6809,"maxs", false,-1, 31,0);
    tracep->declBus(c+6810,"minmaxout", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ScalarALU_1 ");
    tracep->declBus(c+6773,"io_func", false,-1, 4,0);
    tracep->declBus(c+4794,"io_in2", false,-1, 31,0);
    tracep->declBus(c+6777,"io_in1", false,-1, 31,0);
    tracep->declBus(c+6778,"io_out", false,-1, 31,0);
    tracep->declBit(c+6779,"io_cmp_out", false,-1);
    tracep->declBus(c+6811,"in2_inv", false,-1, 31,0);
    tracep->declBus(c+6812,"adder_out", false,-1, 31,0);
    tracep->declBus(c+6813,"in1_xor_in2", false,-1, 31,0);
    tracep->declBit(c+6814,"slt", false,-1);
    tracep->declBus(c+6815,"shamt", false,-1, 4,0);
    tracep->declBus(c+6816,"shin", false,-1, 31,0);
    tracep->declBus(c+6817,"shout_r", false,-1, 31,0);
    tracep->declBus(c+6818,"shout_l", false,-1, 31,0);
    tracep->declBus(c+6819,"shout", false,-1, 31,0);
    tracep->declBus(c+6820,"logic_", false,-1, 31,0);
    tracep->declBus(c+6821,"shift_logic_cmp", false,-1, 31,0);
    tracep->declBus(c+6822,"out", false,-1, 31,0);
    tracep->declBus(c+6823,"minu", false,-1, 31,0);
    tracep->declBus(c+6824,"maxu", false,-1, 31,0);
    tracep->declBus(c+6825,"mins", false,-1, 31,0);
    tracep->declBus(c+6826,"maxs", false,-1, 31,0);
    tracep->declBus(c+6827,"minmaxout", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ScalarALU_2 ");
    tracep->declBus(c+6773,"io_func", false,-1, 4,0);
    tracep->declBus(c+4810,"io_in2", false,-1, 31,0);
    tracep->declBus(c+6780,"io_in1", false,-1, 31,0);
    tracep->declBus(c+6781,"io_out", false,-1, 31,0);
    tracep->declBit(c+6782,"io_cmp_out", false,-1);
    tracep->declBus(c+6828,"in2_inv", false,-1, 31,0);
    tracep->declBus(c+6829,"adder_out", false,-1, 31,0);
    tracep->declBus(c+6830,"in1_xor_in2", false,-1, 31,0);
    tracep->declBit(c+6831,"slt", false,-1);
    tracep->declBus(c+6832,"shamt", false,-1, 4,0);
    tracep->declBus(c+6833,"shin", false,-1, 31,0);
    tracep->declBus(c+6834,"shout_r", false,-1, 31,0);
    tracep->declBus(c+6835,"shout_l", false,-1, 31,0);
    tracep->declBus(c+6836,"shout", false,-1, 31,0);
    tracep->declBus(c+6837,"logic_", false,-1, 31,0);
    tracep->declBus(c+6838,"shift_logic_cmp", false,-1, 31,0);
    tracep->declBus(c+6839,"out", false,-1, 31,0);
    tracep->declBus(c+6840,"minu", false,-1, 31,0);
    tracep->declBus(c+6841,"maxu", false,-1, 31,0);
    tracep->declBus(c+6842,"mins", false,-1, 31,0);
    tracep->declBus(c+6843,"maxs", false,-1, 31,0);
    tracep->declBus(c+6844,"minmaxout", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ScalarALU_3 ");
    tracep->declBus(c+6773,"io_func", false,-1, 4,0);
    tracep->declBus(c+4826,"io_in2", false,-1, 31,0);
    tracep->declBus(c+6783,"io_in1", false,-1, 31,0);
    tracep->declBus(c+6784,"io_out", false,-1, 31,0);
    tracep->declBit(c+6785,"io_cmp_out", false,-1);
    tracep->declBus(c+6845,"in2_inv", false,-1, 31,0);
    tracep->declBus(c+6846,"adder_out", false,-1, 31,0);
    tracep->declBus(c+6847,"in1_xor_in2", false,-1, 31,0);
    tracep->declBit(c+6848,"slt", false,-1);
    tracep->declBus(c+6849,"shamt", false,-1, 4,0);
    tracep->declBus(c+6850,"shin", false,-1, 31,0);
    tracep->declBus(c+6851,"shout_r", false,-1, 31,0);
    tracep->declBus(c+6852,"shout_l", false,-1, 31,0);
    tracep->declBus(c+6853,"shout", false,-1, 31,0);
    tracep->declBus(c+6854,"logic_", false,-1, 31,0);
    tracep->declBus(c+6855,"shift_logic_cmp", false,-1, 31,0);
    tracep->declBus(c+6856,"out", false,-1, 31,0);
    tracep->declBus(c+6857,"minu", false,-1, 31,0);
    tracep->declBus(c+6858,"maxu", false,-1, 31,0);
    tracep->declBus(c+6859,"mins", false,-1, 31,0);
    tracep->declBus(c+6860,"maxs", false,-1, 31,0);
    tracep->declBus(c+6861,"minmaxout", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("result ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+52667,"io_enq_ready", false,-1);
    tracep->declBit(c+6786,"io_enq_valid", false,-1);
    tracep->declBus(c+6787,"io_enq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+6788,"io_enq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+6789,"io_enq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+6790,"io_enq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+2973,"io_enq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+2974,"io_enq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+2975,"io_enq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+2976,"io_enq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+2992,"io_enq_bits_wvd", false,-1);
    tracep->declBus(c+2991,"io_enq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+1513,"io_enq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+2998,"io_enq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+2999,"io_enq_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52667,"io_deq_ready", false,-1);
    tracep->declBit(c+3030,"io_deq_valid", false,-1);
    tracep->declBus(c+3031,"io_deq_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3032,"io_deq_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3033,"io_deq_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3034,"io_deq_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3035,"io_deq_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3036,"io_deq_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3037,"io_deq_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3038,"io_deq_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3039,"io_deq_bits_wvd", false,-1);
    tracep->declBus(c+3040,"io_deq_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3041,"io_deq_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3042,"io_deq_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3043,"io_deq_bits_spike_info_inst", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6862+i*1,"ram_wb_wvd_rd_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3031,"ram_wb_wvd_rd_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+6787,"ram_wb_wvd_rd_0_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_0_MPORT_mask", false,-1);
    tracep->declBit(c+6786,"ram_wb_wvd_rd_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6863+i*1,"ram_wb_wvd_rd_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3032,"ram_wb_wvd_rd_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+6788,"ram_wb_wvd_rd_1_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_1_MPORT_mask", false,-1);
    tracep->declBit(c+6786,"ram_wb_wvd_rd_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6864+i*1,"ram_wb_wvd_rd_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3033,"ram_wb_wvd_rd_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+6789,"ram_wb_wvd_rd_2_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_2_MPORT_mask", false,-1);
    tracep->declBit(c+6786,"ram_wb_wvd_rd_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6865+i*1,"ram_wb_wvd_rd_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_wb_wvd_rd_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3034,"ram_wb_wvd_rd_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+6790,"ram_wb_wvd_rd_3_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_wb_wvd_rd_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wb_wvd_rd_3_MPORT_mask", false,-1);
    tracep->declBit(c+6786,"ram_wb_wvd_rd_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+6866+i*1,"ram_wvd_mask_0", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_0_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3035,"ram_wvd_mask_0_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2973,"ram_wvd_mask_0_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_0_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_0_MPORT_mask", false,-1);
    tracep->declBit(c+6786,"ram_wvd_mask_0_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+6867+i*1,"ram_wvd_mask_1", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_1_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3036,"ram_wvd_mask_1_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2974,"ram_wvd_mask_1_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_1_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_1_MPORT_mask", false,-1);
    tracep->declBit(c+6786,"ram_wvd_mask_1_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+6868+i*1,"ram_wvd_mask_2", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_2_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3037,"ram_wvd_mask_2_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2975,"ram_wvd_mask_2_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_2_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_2_MPORT_mask", false,-1);
    tracep->declBit(c+6786,"ram_wvd_mask_2_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+6869+i*1,"ram_wvd_mask_3", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_mask_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_3_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3038,"ram_wvd_mask_3_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2976,"ram_wvd_mask_3_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_mask_3_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_mask_3_MPORT_mask", false,-1);
    tracep->declBit(c+6786,"ram_wvd_mask_3_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+6870+i*1,"ram_wvd", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_wvd_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wvd_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+3039,"ram_wvd_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+2992,"ram_wvd_MPORT_data", false,-1);
    tracep->declBit(c+52670,"ram_wvd_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wvd_MPORT_mask", false,-1);
    tracep->declBit(c+6786,"ram_wvd_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6871+i*1,"ram_reg_idxw", true,(i+0), 4,0);
    }
    tracep->declBit(c+52667,"ram_reg_idxw_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_reg_idxw_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3040,"ram_reg_idxw_io_deq_bits_MPORT_data", false,-1, 4,0);
    tracep->declBus(c+2991,"ram_reg_idxw_MPORT_data", false,-1, 4,0);
    tracep->declBit(c+52670,"ram_reg_idxw_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_reg_idxw_MPORT_mask", false,-1);
    tracep->declBit(c+6786,"ram_reg_idxw_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6872+i*1,"ram_warp_id", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_warp_id_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_warp_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3041,"ram_warp_id_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+1513,"ram_warp_id_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_warp_id_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_warp_id_MPORT_mask", false,-1);
    tracep->declBit(c+6786,"ram_warp_id_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6873+i*1,"ram_spike_info_pc", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_pc_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_pc_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3042,"ram_spike_info_pc_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2998,"ram_spike_info_pc_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_pc_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_pc_MPORT_mask", false,-1);
    tracep->declBit(c+6786,"ram_spike_info_pc_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6874+i*1,"ram_spike_info_inst", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_spike_info_inst_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_spike_info_inst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3043,"ram_spike_info_inst_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+2999,"ram_spike_info_inst_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+52670,"ram_spike_info_inst_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_spike_info_inst_MPORT_mask", false,-1);
    tracep->declBit(c+6786,"ram_spike_info_inst_MPORT_en", false,-1);
    tracep->declBit(c+3030,"maybe_full", false,-1);
    tracep->declBit(c+3057,"empty", false,-1);
    tracep->declBit(c+6786,"do_enq", false,-1);
    tracep->declBit(c+3030,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("result2simt ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+6791,"io_enq_ready", false,-1);
    tracep->declBit(c+6792,"io_enq_valid", false,-1);
    tracep->declBus(c+6793,"io_enq_bits_if_mask", false,-1, 3,0);
    tracep->declBus(c+1513,"io_enq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+3044,"io_deq_ready", false,-1);
    tracep->declBit(c+3045,"io_deq_valid", false,-1);
    tracep->declBus(c+3046,"io_deq_bits_if_mask", false,-1, 3,0);
    tracep->declBus(c+3047,"io_deq_bits_wid", false,-1, 1,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6875+i*1,"ram_if_mask", true,(i+0), 3,0);
    }
    tracep->declBit(c+52667,"ram_if_mask_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_if_mask_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3046,"ram_if_mask_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+6793,"ram_if_mask_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+52670,"ram_if_mask_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_if_mask_MPORT_mask", false,-1);
    tracep->declBit(c+6876,"ram_if_mask_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+6877+i*1,"ram_wid", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_wid_io_deq_bits_MPORT_en", false,-1);
    tracep->declBit(c+52670,"ram_wid_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+3047,"ram_wid_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+1513,"ram_wid_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+52670,"ram_wid_MPORT_addr", false,-1);
    tracep->declBit(c+52667,"ram_wid_MPORT_mask", false,-1);
    tracep->declBit(c+6876,"ram_wid_MPORT_en", false,-1);
    tracep->declBit(c+3045,"maybe_full", false,-1);
    tracep->declBit(c+6878,"empty", false,-1);
    tracep->declBit(c+6876,"do_enq", false,-1);
    tracep->declBit(c+6879,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("warp_sche ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+1568,"io_pc_reset", false,-1);
    tracep->declBit(c+52667,"io_warpReq_ready", false,-1);
    tracep->declBit(c+1511,"io_warpReq_valid", false,-1);
    tracep->declBus(c+375,"io_warpReq_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_warpReq_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_warpReq_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_warpReq_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_warpReq_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_warpReq_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+381,"io_warpReq_bits_CTAdata_dispatch2cu_start_pc_dispatch", false,-1, 31,0);
    tracep->declBus(c+382,"io_warpReq_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+1512,"io_warpReq_bits_wid", false,-1, 1,0);
    tracep->declBit(c+385,"io_warpRsp_valid", false,-1);
    tracep->declBus(c+1513,"io_warpRsp_bits_wid", false,-1, 1,0);
    tracep->declBus(c+1514,"io_wg_id_lookup", false,-1, 1,0);
    tracep->declBus(c+1515,"io_wg_id_tag", false,-1, 4,0);
    tracep->declBit(c+1516,"io_pc_req_valid", false,-1);
    tracep->declBus(c+1517,"io_pc_req_bits_addr", false,-1, 31,0);
    tracep->declBus(c+1518,"io_pc_req_bits_warpid", false,-1, 1,0);
    tracep->declBit(c+1519,"io_pc_rsp_valid", false,-1);
    tracep->declBus(c+1520,"io_pc_rsp_bits_addr", false,-1, 31,0);
    tracep->declBus(c+1522,"io_pc_rsp_bits_warpid", false,-1, 1,0);
    tracep->declBus(c+2814,"io_pc_rsp_bits_status", false,-1, 1,0);
    tracep->declBit(c+2815,"io_branch_ready", false,-1);
    tracep->declBit(c+2816,"io_branch_valid", false,-1);
    tracep->declBus(c+2817,"io_branch_bits_wid", false,-1, 1,0);
    tracep->declBit(c+2818,"io_branch_bits_jump", false,-1);
    tracep->declBus(c+2819,"io_branch_bits_new_pc", false,-1, 31,0);
    tracep->declBit(c+2820,"io_warp_control_ready", false,-1);
    tracep->declBit(c+2821,"io_warp_control_valid", false,-1);
    tracep->declBus(c+1513,"io_warp_control_bits_ctrl_wid", false,-1, 1,0);
    tracep->declBit(c+2822,"io_warp_control_bits_ctrl_simt_stack_op", false,-1);
    tracep->declBit(c+2823,"io_warp_control_bits_ctrl_barrier", false,-1);
    tracep->declBus(c+2824,"io_scoreboard_busy", false,-1, 3,0);
    tracep->declBus(c+2825,"io_exe_busy", false,-1, 3,0);
    tracep->declBit(c+2826,"io_pc_ibuffer_ready_0", false,-1);
    tracep->declBit(c+2827,"io_pc_ibuffer_ready_1", false,-1);
    tracep->declBit(c+2828,"io_pc_ibuffer_ready_2", false,-1);
    tracep->declBit(c+2829,"io_pc_ibuffer_ready_3", false,-1);
    tracep->declBus(c+2830,"io_warp_ready", false,-1, 3,0);
    tracep->declBit(c+2831,"io_flush_valid", false,-1);
    tracep->declBus(c+2832,"io_flush_bits", false,-1, 1,0);
    tracep->declBit(c+2833,"io_flushCache_valid", false,-1);
    tracep->declBus(c+1522,"io_flushCache_bits", false,-1, 1,0);
    tracep->declBit(c+1511,"io_CTA2csr_valid", false,-1);
    tracep->declBus(c+375,"io_CTA2csr_bits_CTAdata_dispatch2cu_wg_wf_count", false,-1, 2,0);
    tracep->declBus(c+376,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_size_dispatch", false,-1, 9,0);
    tracep->declBus(c+377,"io_CTA2csr_bits_CTAdata_dispatch2cu_sgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+378,"io_CTA2csr_bits_CTAdata_dispatch2cu_vgpr_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+379,"io_CTA2csr_bits_CTAdata_dispatch2cu_wf_tag_dispatch", false,-1, 4,0);
    tracep->declBus(c+380,"io_CTA2csr_bits_CTAdata_dispatch2cu_lds_base_dispatch", false,-1, 12,0);
    tracep->declBus(c+382,"io_CTA2csr_bits_CTAdata_dispatch2cu_gds_base_dispatch", false,-1, 31,0);
    tracep->declBus(c+1512,"io_CTA2csr_bits_wid", false,-1, 1,0);
    tracep->declBit(c+52617,"PCcontrol_clock", false,-1);
    tracep->declBit(c+52618,"PCcontrol_reset", false,-1);
    tracep->declBus(c+6880,"PCcontrol_io_New_PC", false,-1, 31,0);
    tracep->declBit(c+6881,"PCcontrol_io_PC_replay", false,-1);
    tracep->declBus(c+6882,"PCcontrol_io_PC_src", false,-1, 1,0);
    tracep->declBus(c+6883,"PCcontrol_io_PC_next", false,-1, 31,0);
    tracep->declBit(c+52617,"PCcontrol_1_clock", false,-1);
    tracep->declBit(c+52618,"PCcontrol_1_reset", false,-1);
    tracep->declBus(c+6884,"PCcontrol_1_io_New_PC", false,-1, 31,0);
    tracep->declBit(c+6885,"PCcontrol_1_io_PC_replay", false,-1);
    tracep->declBus(c+6886,"PCcontrol_1_io_PC_src", false,-1, 1,0);
    tracep->declBus(c+6887,"PCcontrol_1_io_PC_next", false,-1, 31,0);
    tracep->declBit(c+52617,"PCcontrol_2_clock", false,-1);
    tracep->declBit(c+52618,"PCcontrol_2_reset", false,-1);
    tracep->declBus(c+6888,"PCcontrol_2_io_New_PC", false,-1, 31,0);
    tracep->declBit(c+6889,"PCcontrol_2_io_PC_replay", false,-1);
    tracep->declBus(c+6890,"PCcontrol_2_io_PC_src", false,-1, 1,0);
    tracep->declBus(c+6891,"PCcontrol_2_io_PC_next", false,-1, 31,0);
    tracep->declBit(c+52617,"PCcontrol_3_clock", false,-1);
    tracep->declBit(c+52618,"PCcontrol_3_reset", false,-1);
    tracep->declBus(c+6892,"PCcontrol_3_io_New_PC", false,-1, 31,0);
    tracep->declBit(c+6893,"PCcontrol_3_io_PC_replay", false,-1);
    tracep->declBus(c+6894,"PCcontrol_3_io_PC_src", false,-1, 1,0);
    tracep->declBus(c+6895,"PCcontrol_3_io_PC_next", false,-1, 31,0);
    tracep->declBit(c+385,"warp_end", false,-1);
    tracep->declBus(c+6896,"current_warp", false,-1, 1,0);
    tracep->declBus(c+6897,"warp_active", false,-1, 3,0);
    tracep->declBit(c+6898,"pc_ready_0", false,-1);
    tracep->declBit(c+6899,"pc_ready_1", false,-1);
    tracep->declBit(c+6900,"pc_ready_2", false,-1);
    tracep->declBit(c+6901,"pc_ready_3", false,-1);
    tracep->declBus(c+1518,"next_warp", false,-1, 1,0);
    tracep->declBus(c+6883,"pcControl_0_PC_next", false,-1, 31,0);
    tracep->declBus(c+6887,"pcControl_1_PC_next", false,-1, 31,0);
    tracep->declBus(c+6891,"pcControl_2_PC_next", false,-1, 31,0);
    tracep->declBus(c+6895,"pcControl_3_PC_next", false,-1, 31,0);
    tracep->declBus(c+6902,"warp_bar_cur_0", false,-1, 3,0);
    tracep->declBus(c+6903,"warp_bar_cur_1", false,-1, 3,0);
    tracep->declBus(c+6904,"warp_bar_cur_2", false,-1, 3,0);
    tracep->declBus(c+6905,"warp_bar_cur_3", false,-1, 3,0);
    tracep->declBus(c+6906,"warp_bar_exp_0", false,-1, 3,0);
    tracep->declBus(c+6907,"warp_bar_exp_1", false,-1, 3,0);
    tracep->declBus(c+6908,"warp_bar_exp_2", false,-1, 3,0);
    tracep->declBus(c+6909,"warp_bar_exp_3", false,-1, 3,0);
    tracep->declBit(c+6910,"warp_bar_lock_0", false,-1);
    tracep->declBit(c+6911,"warp_bar_lock_1", false,-1);
    tracep->declBit(c+6912,"warp_bar_lock_2", false,-1);
    tracep->declBit(c+6913,"warp_bar_lock_3", false,-1);
    tracep->declBus(c+6914,"new_wg_id", false,-1, 1,0);
    tracep->declBus(c+6915,"end_wg_id", false,-1, 1,0);
    tracep->declBus(c+6916,"end_wf_id", false,-1, 2,0);
    tracep->declBus(c+6917,"warp_bar_data", false,-1, 3,0);
    tracep->declBus(c+6918,"warp_bar_belong_0", false,-1, 3,0);
    tracep->declBus(c+6919,"warp_bar_belong_1", false,-1, 3,0);
    tracep->declBus(c+6920,"warp_bar_belong_2", false,-1, 3,0);
    tracep->declBus(c+6921,"warp_bar_belong_3", false,-1, 3,0);
    tracep->pushNamePrefix("PCcontrol ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+6880,"io_New_PC", false,-1, 31,0);
    tracep->declBit(c+6881,"io_PC_replay", false,-1);
    tracep->declBus(c+6882,"io_PC_src", false,-1, 1,0);
    tracep->declBus(c+6883,"io_PC_next", false,-1, 31,0);
    tracep->declBus(c+6883,"pout", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("PCcontrol_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+6884,"io_New_PC", false,-1, 31,0);
    tracep->declBit(c+6885,"io_PC_replay", false,-1);
    tracep->declBus(c+6886,"io_PC_src", false,-1, 1,0);
    tracep->declBus(c+6887,"io_PC_next", false,-1, 31,0);
    tracep->declBus(c+6887,"pout", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("PCcontrol_2 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+6888,"io_New_PC", false,-1, 31,0);
    tracep->declBit(c+6889,"io_PC_replay", false,-1);
    tracep->declBus(c+6890,"io_PC_src", false,-1, 1,0);
    tracep->declBus(c+6891,"io_PC_next", false,-1, 31,0);
    tracep->declBus(c+6891,"pout", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("PCcontrol_3 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBus(c+6892,"io_New_PC", false,-1, 31,0);
    tracep->declBit(c+6893,"io_PC_replay", false,-1);
    tracep->declBus(c+6894,"io_PC_src", false,-1, 1,0);
    tracep->declBus(c+6895,"io_PC_next", false,-1, 31,0);
    tracep->declBus(c+6895,"pout", false,-1, 31,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("wb ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+52667,"io_out_v_ready", false,-1);
    tracep->declBit(c+2947,"io_out_v_valid", false,-1);
    tracep->declBus(c+2948,"io_out_v_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+2949,"io_out_v_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+2950,"io_out_v_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+2951,"io_out_v_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+2952,"io_out_v_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+2953,"io_out_v_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+2954,"io_out_v_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+2955,"io_out_v_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+2956,"io_out_v_bits_wvd", false,-1);
    tracep->declBus(c+2957,"io_out_v_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+2958,"io_out_v_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3135,"io_out_v_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3136,"io_out_v_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+52667,"io_out_x_ready", false,-1);
    tracep->declBit(c+2942,"io_out_x_valid", false,-1);
    tracep->declBus(c+2943,"io_out_x_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+2944,"io_out_x_bits_wxd", false,-1);
    tracep->declBus(c+2945,"io_out_x_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+2946,"io_out_x_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3137,"io_out_x_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3138,"io_out_x_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3017,"io_in_x_0_valid", false,-1);
    tracep->declBus(c+3018,"io_in_x_0_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3019,"io_in_x_0_bits_wxd", false,-1);
    tracep->declBus(c+3020,"io_in_x_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3021,"io_in_x_0_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3022,"io_in_x_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3023,"io_in_x_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3049,"io_in_x_1_ready", false,-1);
    tracep->declBit(c+3050,"io_in_x_1_valid", false,-1);
    tracep->declBus(c+3051,"io_in_x_1_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3052,"io_in_x_1_bits_wxd", false,-1);
    tracep->declBus(c+3053,"io_in_x_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3054,"io_in_x_1_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3055,"io_in_x_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3056,"io_in_x_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3131,"io_in_x_2_ready", false,-1);
    tracep->declBit(c+3132,"io_in_x_2_valid", false,-1);
    tracep->declBus(c+3080,"io_in_x_2_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3071,"io_in_x_2_bits_wxd", false,-1);
    tracep->declBus(c+3072,"io_in_x_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3069,"io_in_x_2_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3078,"io_in_x_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3079,"io_in_x_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3139,"io_in_x_3_ready", false,-1);
    tracep->declBit(c+3140,"io_in_x_3_valid", false,-1);
    tracep->declBus(c+3141,"io_in_x_3_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3142,"io_in_x_3_bits_wxd", false,-1);
    tracep->declBus(c+3143,"io_in_x_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3144,"io_in_x_3_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3145,"io_in_x_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3146,"io_in_x_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3085,"io_in_x_4_ready", false,-1);
    tracep->declBit(c+3086,"io_in_x_4_valid", false,-1);
    tracep->declBus(c+3087,"io_in_x_4_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3088,"io_in_x_4_bits_wxd", false,-1);
    tracep->declBus(c+3089,"io_in_x_4_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3090,"io_in_x_4_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3091,"io_in_x_4_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3092,"io_in_x_4_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3108,"io_in_x_5_ready", false,-1);
    tracep->declBit(c+3109,"io_in_x_5_valid", false,-1);
    tracep->declBus(c+3110,"io_in_x_5_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3111,"io_in_x_5_bits_wxd", false,-1);
    tracep->declBus(c+3112,"io_in_x_5_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3113,"io_in_x_5_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3114,"io_in_x_5_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3115,"io_in_x_5_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3030,"io_in_v_0_valid", false,-1);
    tracep->declBus(c+3031,"io_in_v_0_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3032,"io_in_v_0_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3033,"io_in_v_0_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3034,"io_in_v_0_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3035,"io_in_v_0_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3036,"io_in_v_0_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3037,"io_in_v_0_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3038,"io_in_v_0_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3039,"io_in_v_0_bits_wvd", false,-1);
    tracep->declBus(c+3040,"io_in_v_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3041,"io_in_v_0_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3042,"io_in_v_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3043,"io_in_v_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3057,"io_in_v_1_ready", false,-1);
    tracep->declBit(c+3058,"io_in_v_1_valid", false,-1);
    tracep->declBus(c+3051,"io_in_v_1_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3059,"io_in_v_1_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3060,"io_in_v_1_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3061,"io_in_v_1_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3062,"io_in_v_1_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3063,"io_in_v_1_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3064,"io_in_v_1_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3065,"io_in_v_1_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3066,"io_in_v_1_bits_wvd", false,-1);
    tracep->declBus(c+3053,"io_in_v_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3054,"io_in_v_1_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3055,"io_in_v_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3056,"io_in_v_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3133,"io_in_v_2_ready", false,-1);
    tracep->declBit(c+3134,"io_in_v_2_valid", false,-1);
    tracep->declBus(c+3080,"io_in_v_2_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3081,"io_in_v_2_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3082,"io_in_v_2_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3083,"io_in_v_2_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3073,"io_in_v_2_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3074,"io_in_v_2_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3075,"io_in_v_2_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3076,"io_in_v_2_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3070,"io_in_v_2_bits_wvd", false,-1);
    tracep->declBus(c+3072,"io_in_v_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3069,"io_in_v_2_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3078,"io_in_v_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3079,"io_in_v_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3093,"io_in_v_3_ready", false,-1);
    tracep->declBit(c+3094,"io_in_v_3_valid", false,-1);
    tracep->declBus(c+3095,"io_in_v_3_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3096,"io_in_v_3_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3097,"io_in_v_3_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3098,"io_in_v_3_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3099,"io_in_v_3_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3100,"io_in_v_3_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3101,"io_in_v_3_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3102,"io_in_v_3_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3103,"io_in_v_3_bits_wvd", false,-1);
    tracep->declBus(c+3104,"io_in_v_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3105,"io_in_v_3_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3106,"io_in_v_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3107,"io_in_v_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3116,"io_in_v_4_ready", false,-1);
    tracep->declBit(c+3117,"io_in_v_4_valid", false,-1);
    tracep->declBus(c+3118,"io_in_v_4_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3119,"io_in_v_4_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3120,"io_in_v_4_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3121,"io_in_v_4_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3122,"io_in_v_4_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3123,"io_in_v_4_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3124,"io_in_v_4_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3125,"io_in_v_4_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3126,"io_in_v_4_bits_wvd", false,-1);
    tracep->declBus(c+3127,"io_in_v_4_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3128,"io_in_v_4_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3129,"io_in_v_4_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3130,"io_in_v_4_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3017,"arbiter_x_io_in_0_valid", false,-1);
    tracep->declBus(c+3018,"arbiter_x_io_in_0_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3019,"arbiter_x_io_in_0_bits_wxd", false,-1);
    tracep->declBus(c+3020,"arbiter_x_io_in_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3021,"arbiter_x_io_in_0_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3022,"arbiter_x_io_in_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3023,"arbiter_x_io_in_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3049,"arbiter_x_io_in_1_ready", false,-1);
    tracep->declBit(c+3050,"arbiter_x_io_in_1_valid", false,-1);
    tracep->declBus(c+3051,"arbiter_x_io_in_1_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3052,"arbiter_x_io_in_1_bits_wxd", false,-1);
    tracep->declBus(c+3053,"arbiter_x_io_in_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3054,"arbiter_x_io_in_1_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3055,"arbiter_x_io_in_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3056,"arbiter_x_io_in_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3131,"arbiter_x_io_in_2_ready", false,-1);
    tracep->declBit(c+3132,"arbiter_x_io_in_2_valid", false,-1);
    tracep->declBus(c+3080,"arbiter_x_io_in_2_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3071,"arbiter_x_io_in_2_bits_wxd", false,-1);
    tracep->declBus(c+3072,"arbiter_x_io_in_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3069,"arbiter_x_io_in_2_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3078,"arbiter_x_io_in_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3079,"arbiter_x_io_in_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3139,"arbiter_x_io_in_3_ready", false,-1);
    tracep->declBit(c+3140,"arbiter_x_io_in_3_valid", false,-1);
    tracep->declBus(c+3141,"arbiter_x_io_in_3_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3142,"arbiter_x_io_in_3_bits_wxd", false,-1);
    tracep->declBus(c+3143,"arbiter_x_io_in_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3144,"arbiter_x_io_in_3_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3145,"arbiter_x_io_in_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3146,"arbiter_x_io_in_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3085,"arbiter_x_io_in_4_ready", false,-1);
    tracep->declBit(c+3086,"arbiter_x_io_in_4_valid", false,-1);
    tracep->declBus(c+3087,"arbiter_x_io_in_4_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3088,"arbiter_x_io_in_4_bits_wxd", false,-1);
    tracep->declBus(c+3089,"arbiter_x_io_in_4_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3090,"arbiter_x_io_in_4_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3091,"arbiter_x_io_in_4_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3092,"arbiter_x_io_in_4_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3108,"arbiter_x_io_in_5_ready", false,-1);
    tracep->declBit(c+3109,"arbiter_x_io_in_5_valid", false,-1);
    tracep->declBus(c+3110,"arbiter_x_io_in_5_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3111,"arbiter_x_io_in_5_bits_wxd", false,-1);
    tracep->declBus(c+3112,"arbiter_x_io_in_5_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3113,"arbiter_x_io_in_5_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3114,"arbiter_x_io_in_5_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3115,"arbiter_x_io_in_5_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2942,"arbiter_x_io_out_valid", false,-1);
    tracep->declBus(c+2943,"arbiter_x_io_out_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+2944,"arbiter_x_io_out_bits_wxd", false,-1);
    tracep->declBus(c+2945,"arbiter_x_io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+2946,"arbiter_x_io_out_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3137,"arbiter_x_io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3138,"arbiter_x_io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3030,"arbiter_v_io_in_0_valid", false,-1);
    tracep->declBus(c+3031,"arbiter_v_io_in_0_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3032,"arbiter_v_io_in_0_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3033,"arbiter_v_io_in_0_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3034,"arbiter_v_io_in_0_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3035,"arbiter_v_io_in_0_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3036,"arbiter_v_io_in_0_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3037,"arbiter_v_io_in_0_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3038,"arbiter_v_io_in_0_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3039,"arbiter_v_io_in_0_bits_wvd", false,-1);
    tracep->declBus(c+3040,"arbiter_v_io_in_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3041,"arbiter_v_io_in_0_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3042,"arbiter_v_io_in_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3043,"arbiter_v_io_in_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3057,"arbiter_v_io_in_1_ready", false,-1);
    tracep->declBit(c+3058,"arbiter_v_io_in_1_valid", false,-1);
    tracep->declBus(c+3051,"arbiter_v_io_in_1_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3059,"arbiter_v_io_in_1_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3060,"arbiter_v_io_in_1_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3061,"arbiter_v_io_in_1_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3062,"arbiter_v_io_in_1_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3063,"arbiter_v_io_in_1_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3064,"arbiter_v_io_in_1_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3065,"arbiter_v_io_in_1_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3066,"arbiter_v_io_in_1_bits_wvd", false,-1);
    tracep->declBus(c+3053,"arbiter_v_io_in_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3054,"arbiter_v_io_in_1_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3055,"arbiter_v_io_in_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3056,"arbiter_v_io_in_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3133,"arbiter_v_io_in_2_ready", false,-1);
    tracep->declBit(c+3134,"arbiter_v_io_in_2_valid", false,-1);
    tracep->declBus(c+3080,"arbiter_v_io_in_2_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3081,"arbiter_v_io_in_2_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3082,"arbiter_v_io_in_2_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3083,"arbiter_v_io_in_2_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3073,"arbiter_v_io_in_2_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3074,"arbiter_v_io_in_2_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3075,"arbiter_v_io_in_2_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3076,"arbiter_v_io_in_2_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3070,"arbiter_v_io_in_2_bits_wvd", false,-1);
    tracep->declBus(c+3072,"arbiter_v_io_in_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3069,"arbiter_v_io_in_2_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3078,"arbiter_v_io_in_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3079,"arbiter_v_io_in_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3093,"arbiter_v_io_in_3_ready", false,-1);
    tracep->declBit(c+3094,"arbiter_v_io_in_3_valid", false,-1);
    tracep->declBus(c+3095,"arbiter_v_io_in_3_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3096,"arbiter_v_io_in_3_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3097,"arbiter_v_io_in_3_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3098,"arbiter_v_io_in_3_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3099,"arbiter_v_io_in_3_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3100,"arbiter_v_io_in_3_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3101,"arbiter_v_io_in_3_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3102,"arbiter_v_io_in_3_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3103,"arbiter_v_io_in_3_bits_wvd", false,-1);
    tracep->declBus(c+3104,"arbiter_v_io_in_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3105,"arbiter_v_io_in_3_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3106,"arbiter_v_io_in_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3107,"arbiter_v_io_in_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3116,"arbiter_v_io_in_4_ready", false,-1);
    tracep->declBit(c+3117,"arbiter_v_io_in_4_valid", false,-1);
    tracep->declBus(c+3118,"arbiter_v_io_in_4_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3119,"arbiter_v_io_in_4_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3120,"arbiter_v_io_in_4_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3121,"arbiter_v_io_in_4_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3122,"arbiter_v_io_in_4_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3123,"arbiter_v_io_in_4_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3124,"arbiter_v_io_in_4_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3125,"arbiter_v_io_in_4_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3126,"arbiter_v_io_in_4_bits_wvd", false,-1);
    tracep->declBus(c+3127,"arbiter_v_io_in_4_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3128,"arbiter_v_io_in_4_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3129,"arbiter_v_io_in_4_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3130,"arbiter_v_io_in_4_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2947,"arbiter_v_io_out_valid", false,-1);
    tracep->declBus(c+2948,"arbiter_v_io_out_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+2949,"arbiter_v_io_out_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+2950,"arbiter_v_io_out_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+2951,"arbiter_v_io_out_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+2952,"arbiter_v_io_out_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+2953,"arbiter_v_io_out_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+2954,"arbiter_v_io_out_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+2955,"arbiter_v_io_out_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+2956,"arbiter_v_io_out_bits_wvd", false,-1);
    tracep->declBus(c+2957,"arbiter_v_io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+2958,"arbiter_v_io_out_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3135,"arbiter_v_io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3136,"arbiter_v_io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->pushNamePrefix("arbiter_v ");
    tracep->declBit(c+3030,"io_in_0_valid", false,-1);
    tracep->declBus(c+3031,"io_in_0_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3032,"io_in_0_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3033,"io_in_0_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3034,"io_in_0_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3035,"io_in_0_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3036,"io_in_0_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3037,"io_in_0_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3038,"io_in_0_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3039,"io_in_0_bits_wvd", false,-1);
    tracep->declBus(c+3040,"io_in_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3041,"io_in_0_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3042,"io_in_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3043,"io_in_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3057,"io_in_1_ready", false,-1);
    tracep->declBit(c+3058,"io_in_1_valid", false,-1);
    tracep->declBus(c+3051,"io_in_1_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3059,"io_in_1_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3060,"io_in_1_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3061,"io_in_1_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3062,"io_in_1_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3063,"io_in_1_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3064,"io_in_1_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3065,"io_in_1_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3066,"io_in_1_bits_wvd", false,-1);
    tracep->declBus(c+3053,"io_in_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3054,"io_in_1_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3055,"io_in_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3056,"io_in_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3133,"io_in_2_ready", false,-1);
    tracep->declBit(c+3134,"io_in_2_valid", false,-1);
    tracep->declBus(c+3080,"io_in_2_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3081,"io_in_2_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3082,"io_in_2_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3083,"io_in_2_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3073,"io_in_2_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3074,"io_in_2_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3075,"io_in_2_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3076,"io_in_2_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3070,"io_in_2_bits_wvd", false,-1);
    tracep->declBus(c+3072,"io_in_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3069,"io_in_2_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3078,"io_in_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3079,"io_in_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3093,"io_in_3_ready", false,-1);
    tracep->declBit(c+3094,"io_in_3_valid", false,-1);
    tracep->declBus(c+3095,"io_in_3_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3096,"io_in_3_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3097,"io_in_3_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3098,"io_in_3_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3099,"io_in_3_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3100,"io_in_3_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3101,"io_in_3_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3102,"io_in_3_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3103,"io_in_3_bits_wvd", false,-1);
    tracep->declBus(c+3104,"io_in_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3105,"io_in_3_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3106,"io_in_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3107,"io_in_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3116,"io_in_4_ready", false,-1);
    tracep->declBit(c+3117,"io_in_4_valid", false,-1);
    tracep->declBus(c+3118,"io_in_4_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+3119,"io_in_4_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+3120,"io_in_4_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+3121,"io_in_4_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+3122,"io_in_4_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+3123,"io_in_4_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+3124,"io_in_4_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+3125,"io_in_4_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+3126,"io_in_4_bits_wvd", false,-1);
    tracep->declBus(c+3127,"io_in_4_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3128,"io_in_4_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3129,"io_in_4_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3130,"io_in_4_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2947,"io_out_valid", false,-1);
    tracep->declBus(c+2948,"io_out_bits_wb_wvd_rd_0", false,-1, 31,0);
    tracep->declBus(c+2949,"io_out_bits_wb_wvd_rd_1", false,-1, 31,0);
    tracep->declBus(c+2950,"io_out_bits_wb_wvd_rd_2", false,-1, 31,0);
    tracep->declBus(c+2951,"io_out_bits_wb_wvd_rd_3", false,-1, 31,0);
    tracep->declBit(c+2952,"io_out_bits_wvd_mask_0", false,-1);
    tracep->declBit(c+2953,"io_out_bits_wvd_mask_1", false,-1);
    tracep->declBit(c+2954,"io_out_bits_wvd_mask_2", false,-1);
    tracep->declBit(c+2955,"io_out_bits_wvd_mask_3", false,-1);
    tracep->declBit(c+2956,"io_out_bits_wvd", false,-1);
    tracep->declBus(c+2957,"io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+2958,"io_out_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3135,"io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3136,"io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3116,"grant_4", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("arbiter_x ");
    tracep->declBit(c+3017,"io_in_0_valid", false,-1);
    tracep->declBus(c+3018,"io_in_0_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3019,"io_in_0_bits_wxd", false,-1);
    tracep->declBus(c+3020,"io_in_0_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3021,"io_in_0_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3022,"io_in_0_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3023,"io_in_0_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3049,"io_in_1_ready", false,-1);
    tracep->declBit(c+3050,"io_in_1_valid", false,-1);
    tracep->declBus(c+3051,"io_in_1_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3052,"io_in_1_bits_wxd", false,-1);
    tracep->declBus(c+3053,"io_in_1_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3054,"io_in_1_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3055,"io_in_1_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3056,"io_in_1_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3131,"io_in_2_ready", false,-1);
    tracep->declBit(c+3132,"io_in_2_valid", false,-1);
    tracep->declBus(c+3080,"io_in_2_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3071,"io_in_2_bits_wxd", false,-1);
    tracep->declBus(c+3072,"io_in_2_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3069,"io_in_2_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3078,"io_in_2_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3079,"io_in_2_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3139,"io_in_3_ready", false,-1);
    tracep->declBit(c+3140,"io_in_3_valid", false,-1);
    tracep->declBus(c+3141,"io_in_3_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3142,"io_in_3_bits_wxd", false,-1);
    tracep->declBus(c+3143,"io_in_3_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3144,"io_in_3_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3145,"io_in_3_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3146,"io_in_3_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3085,"io_in_4_ready", false,-1);
    tracep->declBit(c+3086,"io_in_4_valid", false,-1);
    tracep->declBus(c+3087,"io_in_4_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3088,"io_in_4_bits_wxd", false,-1);
    tracep->declBus(c+3089,"io_in_4_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3090,"io_in_4_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3091,"io_in_4_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3092,"io_in_4_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3108,"io_in_5_ready", false,-1);
    tracep->declBit(c+3109,"io_in_5_valid", false,-1);
    tracep->declBus(c+3110,"io_in_5_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+3111,"io_in_5_bits_wxd", false,-1);
    tracep->declBus(c+3112,"io_in_5_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+3113,"io_in_5_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3114,"io_in_5_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3115,"io_in_5_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+2942,"io_out_valid", false,-1);
    tracep->declBus(c+2943,"io_out_bits_wb_wxd_rd", false,-1, 31,0);
    tracep->declBit(c+2944,"io_out_bits_wxd", false,-1);
    tracep->declBus(c+2945,"io_out_bits_reg_idxw", false,-1, 4,0);
    tracep->declBus(c+2946,"io_out_bits_warp_id", false,-1, 1,0);
    tracep->declBus(c+3137,"io_out_bits_spike_info_pc", false,-1, 31,0);
    tracep->declBus(c+3138,"io_out_bits_spike_info_inst", false,-1, 31,0);
    tracep->declBit(c+3108,"grant_5", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sharedmem ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+1555,"io_coreReq_ready", false,-1);
    tracep->declBit(c+1556,"io_coreReq_valid", false,-1);
    tracep->declBus(c+1528,"io_coreReq_bits_instrId", false,-1, 1,0);
    tracep->declBit(c+1529,"io_coreReq_bits_isWrite", false,-1);
    tracep->declBus(c+1588,"io_coreReq_bits_setIdx", false,-1, 6,0);
    tracep->declBit(c+1532,"io_coreReq_bits_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+1533,"io_coreReq_bits_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1534,"io_coreReq_bits_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+1535,"io_coreReq_bits_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1536,"io_coreReq_bits_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+1537,"io_coreReq_bits_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBit(c+1538,"io_coreReq_bits_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1539,"io_coreReq_bits_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+1540,"io_coreReq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1541,"io_coreReq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1542,"io_coreReq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1543,"io_coreReq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1557,"io_coreRsp_ready", false,-1);
    tracep->declBit(c+1558,"io_coreRsp_valid", false,-1);
    tracep->declBus(c+1559,"io_coreRsp_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1560,"io_coreRsp_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1561,"io_coreRsp_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1562,"io_coreRsp_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1563,"io_coreRsp_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1564,"io_coreRsp_bits_activeMask_0", false,-1);
    tracep->declBit(c+1565,"io_coreRsp_bits_activeMask_1", false,-1);
    tracep->declBit(c+1566,"io_coreRsp_bits_activeMask_2", false,-1);
    tracep->declBit(c+1567,"io_coreRsp_bits_activeMask_3", false,-1);
    tracep->declBit(c+52617,"BankConfArb_clock", false,-1);
    tracep->declBit(c+52618,"BankConfArb_reset", false,-1);
    tracep->declBit(c+6922,"BankConfArb_io_coreReqArb_isWrite", false,-1);
    tracep->declBit(c+6923,"BankConfArb_io_coreReqArb_enable", false,-1);
    tracep->declBit(c+1532,"BankConfArb_io_coreReqArb_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+1533,"BankConfArb_io_coreReqArb_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBus(c+52672,"BankConfArb_io_coreReqArb_perLaneAddr_0_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1534,"BankConfArb_io_coreReqArb_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+1535,"BankConfArb_io_coreReqArb_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBus(c+52672,"BankConfArb_io_coreReqArb_perLaneAddr_1_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1536,"BankConfArb_io_coreReqArb_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+1537,"BankConfArb_io_coreReqArb_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBus(c+52672,"BankConfArb_io_coreReqArb_perLaneAddr_2_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1538,"BankConfArb_io_coreReqArb_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1539,"BankConfArb_io_coreReqArb_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+52672,"BankConfArb_io_coreReqArb_perLaneAddr_3_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+6924,"BankConfArb_io_dataCrsbarSel1H_0", false,-1, 3,0);
    tracep->declBus(c+6925,"BankConfArb_io_dataCrsbarSel1H_1", false,-1, 3,0);
    tracep->declBus(c+6926,"BankConfArb_io_dataCrsbarSel1H_2", false,-1, 3,0);
    tracep->declBus(c+6927,"BankConfArb_io_dataCrsbarSel1H_3", false,-1, 3,0);
    tracep->declBus(c+6928,"BankConfArb_io_addrCrsbarOut_0_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+6929,"BankConfArb_io_addrCrsbarOut_1_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+6930,"BankConfArb_io_addrCrsbarOut_2_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+6931,"BankConfArb_io_addrCrsbarOut_3_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+6932,"BankConfArb_io_dataArrayEn_0", false,-1);
    tracep->declBit(c+6933,"BankConfArb_io_dataArrayEn_1", false,-1);
    tracep->declBit(c+6934,"BankConfArb_io_dataArrayEn_2", false,-1);
    tracep->declBit(c+6935,"BankConfArb_io_dataArrayEn_3", false,-1);
    tracep->declBit(c+6936,"BankConfArb_io_activeLane_0", false,-1);
    tracep->declBit(c+6937,"BankConfArb_io_activeLane_1", false,-1);
    tracep->declBit(c+6938,"BankConfArb_io_activeLane_2", false,-1);
    tracep->declBit(c+6939,"BankConfArb_io_activeLane_3", false,-1);
    tracep->declBit(c+6940,"BankConfArb_io_bankConflict", false,-1);
    tracep->declBus(c+6941,"DataCorssBarForWrite_io_DataIn_0", false,-1, 31,0);
    tracep->declBus(c+6942,"DataCorssBarForWrite_io_DataIn_1", false,-1, 31,0);
    tracep->declBus(c+6943,"DataCorssBarForWrite_io_DataIn_2", false,-1, 31,0);
    tracep->declBus(c+6944,"DataCorssBarForWrite_io_DataIn_3", false,-1, 31,0);
    tracep->declBus(c+6945,"DataCorssBarForWrite_io_DataOut_0", false,-1, 31,0);
    tracep->declBus(c+6946,"DataCorssBarForWrite_io_DataOut_1", false,-1, 31,0);
    tracep->declBus(c+6947,"DataCorssBarForWrite_io_DataOut_2", false,-1, 31,0);
    tracep->declBus(c+6948,"DataCorssBarForWrite_io_DataOut_3", false,-1, 31,0);
    tracep->declBus(c+6949,"DataCorssBarForWrite_io_Select1H_0", false,-1, 3,0);
    tracep->declBus(c+6950,"DataCorssBarForWrite_io_Select1H_1", false,-1, 3,0);
    tracep->declBus(c+6951,"DataCorssBarForWrite_io_Select1H_2", false,-1, 3,0);
    tracep->declBus(c+6952,"DataCorssBarForWrite_io_Select1H_3", false,-1, 3,0);
    tracep->declBus(c+6953,"DataCorssBarForRead_io_DataIn_0", false,-1, 31,0);
    tracep->declBus(c+6954,"DataCorssBarForRead_io_DataIn_1", false,-1, 31,0);
    tracep->declBus(c+6955,"DataCorssBarForRead_io_DataIn_2", false,-1, 31,0);
    tracep->declBus(c+6956,"DataCorssBarForRead_io_DataIn_3", false,-1, 31,0);
    tracep->declBus(c+6957,"DataCorssBarForRead_io_DataOut_0", false,-1, 31,0);
    tracep->declBus(c+6958,"DataCorssBarForRead_io_DataOut_1", false,-1, 31,0);
    tracep->declBus(c+6959,"DataCorssBarForRead_io_DataOut_2", false,-1, 31,0);
    tracep->declBus(c+6960,"DataCorssBarForRead_io_DataOut_3", false,-1, 31,0);
    tracep->declBus(c+6961,"DataCorssBarForRead_io_Select1H_0", false,-1, 3,0);
    tracep->declBus(c+6962,"DataCorssBarForRead_io_Select1H_1", false,-1, 3,0);
    tracep->declBus(c+6963,"DataCorssBarForRead_io_Select1H_2", false,-1, 3,0);
    tracep->declBus(c+6964,"DataCorssBarForRead_io_Select1H_3", false,-1, 3,0);
    tracep->declBit(c+52617,"coreRsp_Q_clock", false,-1);
    tracep->declBit(c+52618,"coreRsp_Q_reset", false,-1);
    tracep->declBit(c+6965,"coreRsp_Q_io_enq_ready", false,-1);
    tracep->declBit(c+6966,"coreRsp_Q_io_enq_valid", false,-1);
    tracep->declBus(c+6967,"coreRsp_Q_io_enq_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+6957,"coreRsp_Q_io_enq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+6958,"coreRsp_Q_io_enq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+6959,"coreRsp_Q_io_enq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+6960,"coreRsp_Q_io_enq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+6968,"coreRsp_Q_io_enq_bits_activeMask_0", false,-1);
    tracep->declBit(c+6969,"coreRsp_Q_io_enq_bits_activeMask_1", false,-1);
    tracep->declBit(c+6970,"coreRsp_Q_io_enq_bits_activeMask_2", false,-1);
    tracep->declBit(c+6971,"coreRsp_Q_io_enq_bits_activeMask_3", false,-1);
    tracep->declBit(c+1557,"coreRsp_Q_io_deq_ready", false,-1);
    tracep->declBit(c+1558,"coreRsp_Q_io_deq_valid", false,-1);
    tracep->declBus(c+1559,"coreRsp_Q_io_deq_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1560,"coreRsp_Q_io_deq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1561,"coreRsp_Q_io_deq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1562,"coreRsp_Q_io_deq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1563,"coreRsp_Q_io_deq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1564,"coreRsp_Q_io_deq_bits_activeMask_0", false,-1);
    tracep->declBit(c+1565,"coreRsp_Q_io_deq_bits_activeMask_1", false,-1);
    tracep->declBit(c+1566,"coreRsp_Q_io_deq_bits_activeMask_2", false,-1);
    tracep->declBit(c+1567,"coreRsp_Q_io_deq_bits_activeMask_3", false,-1);
    tracep->declBus(c+6972,"coreRsp_Q_io_count", false,-1, 2,0);
    tracep->declBit(c+52617,"DataAccessesRRsp_DataAccess_clock", false,-1);
    tracep->declBit(c+52618,"DataAccessesRRsp_DataAccess_reset", false,-1);
    tracep->declBit(c+6973,"DataAccessesRRsp_DataAccess_io_r_req_valid", false,-1);
    tracep->declBus(c+1588,"DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+6974,"DataAccessesRRsp_DataAccess_io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+6975,"DataAccessesRRsp_DataAccess_io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+6976,"DataAccessesRRsp_DataAccess_io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+6977,"DataAccessesRRsp_DataAccess_io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+6978,"DataAccessesRRsp_DataAccess_io_w_req_valid", false,-1);
    tracep->declBus(c+6979,"DataAccessesRRsp_DataAccess_io_w_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+6980,"DataAccessesRRsp_DataAccess_io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+6981,"DataAccessesRRsp_DataAccess_io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+6982,"DataAccessesRRsp_DataAccess_io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+6983,"DataAccessesRRsp_DataAccess_io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+6984,"DataAccessesRRsp_DataAccess_io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+52617,"DataAccessesRRsp_DataAccess_1_clock", false,-1);
    tracep->declBit(c+52618,"DataAccessesRRsp_DataAccess_1_reset", false,-1);
    tracep->declBit(c+6973,"DataAccessesRRsp_DataAccess_1_io_r_req_valid", false,-1);
    tracep->declBus(c+1588,"DataAccessesRRsp_DataAccess_1_io_r_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+6985,"DataAccessesRRsp_DataAccess_1_io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+6986,"DataAccessesRRsp_DataAccess_1_io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+6987,"DataAccessesRRsp_DataAccess_1_io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+6988,"DataAccessesRRsp_DataAccess_1_io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+6978,"DataAccessesRRsp_DataAccess_1_io_w_req_valid", false,-1);
    tracep->declBus(c+6979,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+6989,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+6990,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+6991,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+6992,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+6993,"DataAccessesRRsp_DataAccess_1_io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+52617,"DataAccessesRRsp_DataAccess_2_clock", false,-1);
    tracep->declBit(c+52618,"DataAccessesRRsp_DataAccess_2_reset", false,-1);
    tracep->declBit(c+6973,"DataAccessesRRsp_DataAccess_2_io_r_req_valid", false,-1);
    tracep->declBus(c+1588,"DataAccessesRRsp_DataAccess_2_io_r_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+6994,"DataAccessesRRsp_DataAccess_2_io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+6995,"DataAccessesRRsp_DataAccess_2_io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+6996,"DataAccessesRRsp_DataAccess_2_io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+6997,"DataAccessesRRsp_DataAccess_2_io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+6978,"DataAccessesRRsp_DataAccess_2_io_w_req_valid", false,-1);
    tracep->declBus(c+6979,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+6998,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+6999,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+7000,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+7001,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+7002,"DataAccessesRRsp_DataAccess_2_io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+52617,"DataAccessesRRsp_DataAccess_3_clock", false,-1);
    tracep->declBit(c+52618,"DataAccessesRRsp_DataAccess_3_reset", false,-1);
    tracep->declBit(c+6973,"DataAccessesRRsp_DataAccess_3_io_r_req_valid", false,-1);
    tracep->declBus(c+1588,"DataAccessesRRsp_DataAccess_3_io_r_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+7003,"DataAccessesRRsp_DataAccess_3_io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+7004,"DataAccessesRRsp_DataAccess_3_io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+7005,"DataAccessesRRsp_DataAccess_3_io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+7006,"DataAccessesRRsp_DataAccess_3_io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+6978,"DataAccessesRRsp_DataAccess_3_io_w_req_valid", false,-1);
    tracep->declBus(c+6979,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+7007,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+7008,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+7009,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+7010,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+7011,"DataAccessesRRsp_DataAccess_3_io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBus(c+7012,"coreReq_st1_instrId", false,-1, 1,0);
    tracep->declBit(c+7013,"coreReq_st1_isWrite", false,-1);
    tracep->declBus(c+6979,"coreReq_st1_setIdx", false,-1, 6,0);
    tracep->declBus(c+6941,"coreReq_st1_data_0", false,-1, 31,0);
    tracep->declBus(c+6942,"coreReq_st1_data_1", false,-1, 31,0);
    tracep->declBus(c+6943,"coreReq_st1_data_2", false,-1, 31,0);
    tracep->declBus(c+6944,"coreReq_st1_data_3", false,-1, 31,0);
    tracep->declBit(c+7014,"BankConfArb_io_coreReqArb_isWrite_REG", false,-1);
    tracep->declBit(c+6978,"coreReqisValidWrite_st1", false,-1);
    tracep->declBit(c+7015,"coreReqisValidWrite_st1_REG", false,-1);
    tracep->declBit(c+7016,"coreReqisValidRead_st1", false,-1);
    tracep->declBit(c+7017,"coreReqisValidRead_st1_REG", false,-1);
    tracep->declBit(c+7018,"coreReqisValidRead_st2", false,-1);
    tracep->declBit(c+7019,"coreReqisValidWrite_st2", false,-1);
    tracep->declBus(c+6967,"coreReqInstrId_st2", false,-1, 1,0);
    tracep->declBit(c+7020,"coreReqActvMask_st2_r_0", false,-1);
    tracep->declBit(c+7021,"coreReqActvMask_st2_r_1", false,-1);
    tracep->declBit(c+7022,"coreReqActvMask_st2_r_2", false,-1);
    tracep->declBit(c+7023,"coreReqActvMask_st2_r_3", false,-1);
    tracep->declBit(c+6968,"coreReqActvMask_st2_0", false,-1);
    tracep->declBit(c+6969,"coreReqActvMask_st2_1", false,-1);
    tracep->declBit(c+6970,"coreReqActvMask_st2_2", false,-1);
    tracep->declBit(c+6971,"coreReqActvMask_st2_3", false,-1);
    tracep->declBus(c+6984,"arbAddrCrsbarOut_st1_0_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+6993,"arbAddrCrsbarOut_st1_1_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+7002,"arbAddrCrsbarOut_st1_2_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+7011,"arbAddrCrsbarOut_st1_3_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+6949,"arbDataCrsbarSel1H_st1_0", false,-1, 3,0);
    tracep->declBus(c+6950,"arbDataCrsbarSel1H_st1_1", false,-1, 3,0);
    tracep->declBus(c+6951,"arbDataCrsbarSel1H_st1_2", false,-1, 3,0);
    tracep->declBus(c+6952,"arbDataCrsbarSel1H_st1_3", false,-1, 3,0);
    tracep->declBus(c+6961,"arbDataCrsbarSel1H_st2_0", false,-1, 3,0);
    tracep->declBus(c+6962,"arbDataCrsbarSel1H_st2_1", false,-1, 3,0);
    tracep->declBus(c+6963,"arbDataCrsbarSel1H_st2_2", false,-1, 3,0);
    tracep->declBus(c+6964,"arbDataCrsbarSel1H_st2_3", false,-1, 3,0);
    tracep->declBus(c+7024,"DataAccessesRRsp_0", false,-1, 31,0);
    tracep->declBus(c+7025,"DataAccessesRRsp_1", false,-1, 31,0);
    tracep->declBus(c+7026,"DataAccessesRRsp_2", false,-1, 31,0);
    tracep->declBus(c+7027,"DataAccessesRRsp_3", false,-1, 31,0);
    tracep->declBus(c+6953,"dataAccess_data_st2_0", false,-1, 31,0);
    tracep->declBus(c+6954,"dataAccess_data_st2_1", false,-1, 31,0);
    tracep->declBus(c+6955,"dataAccess_data_st2_2", false,-1, 31,0);
    tracep->declBus(c+6956,"dataAccess_data_st2_3", false,-1, 31,0);
    tracep->declBit(c+7028,"coreRsp_QAlmstFull", false,-1);
    tracep->declBit(c+7029,"io_coreReq_ready_REG", false,-1);
    tracep->pushNamePrefix("BankConfArb ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+6922,"io_coreReqArb_isWrite", false,-1);
    tracep->declBit(c+6923,"io_coreReqArb_enable", false,-1);
    tracep->declBit(c+1532,"io_coreReqArb_perLaneAddr_0_activeMask", false,-1);
    tracep->declBus(c+1533,"io_coreReqArb_perLaneAddr_0_blockOffset", false,-1, 1,0);
    tracep->declBus(c+52672,"io_coreReqArb_perLaneAddr_0_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1534,"io_coreReqArb_perLaneAddr_1_activeMask", false,-1);
    tracep->declBus(c+1535,"io_coreReqArb_perLaneAddr_1_blockOffset", false,-1, 1,0);
    tracep->declBus(c+52672,"io_coreReqArb_perLaneAddr_1_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1536,"io_coreReqArb_perLaneAddr_2_activeMask", false,-1);
    tracep->declBus(c+1537,"io_coreReqArb_perLaneAddr_2_blockOffset", false,-1, 1,0);
    tracep->declBus(c+52672,"io_coreReqArb_perLaneAddr_2_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+1538,"io_coreReqArb_perLaneAddr_3_activeMask", false,-1);
    tracep->declBus(c+1539,"io_coreReqArb_perLaneAddr_3_blockOffset", false,-1, 1,0);
    tracep->declBus(c+52672,"io_coreReqArb_perLaneAddr_3_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+6924,"io_dataCrsbarSel1H_0", false,-1, 3,0);
    tracep->declBus(c+6925,"io_dataCrsbarSel1H_1", false,-1, 3,0);
    tracep->declBus(c+6926,"io_dataCrsbarSel1H_2", false,-1, 3,0);
    tracep->declBus(c+6927,"io_dataCrsbarSel1H_3", false,-1, 3,0);
    tracep->declBus(c+6928,"io_addrCrsbarOut_0_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+6929,"io_addrCrsbarOut_1_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+6930,"io_addrCrsbarOut_2_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+6931,"io_addrCrsbarOut_3_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+6932,"io_dataArrayEn_0", false,-1);
    tracep->declBit(c+6933,"io_dataArrayEn_1", false,-1);
    tracep->declBit(c+6934,"io_dataArrayEn_2", false,-1);
    tracep->declBit(c+6935,"io_dataArrayEn_3", false,-1);
    tracep->declBit(c+6936,"io_activeLane_0", false,-1);
    tracep->declBit(c+6937,"io_activeLane_1", false,-1);
    tracep->declBit(c+6938,"io_activeLane_2", false,-1);
    tracep->declBit(c+6939,"io_activeLane_3", false,-1);
    tracep->declBit(c+6940,"io_bankConflict", false,-1);
    tracep->declBit(c+7030,"bankConflict_reg", false,-1);
    tracep->declBit(c+7031,"conflictReqIsW_reg", false,-1);
    tracep->declBit(c+7032,"perLaneConflictReq_reg_0_activeMask", false,-1);
    tracep->declBus(c+7033,"perLaneConflictReq_reg_0_bankIdx", false,-1, 1,0);
    tracep->declBus(c+7034,"perLaneConflictReq_reg_0_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7035,"perLaneConflictReq_reg_1_activeMask", false,-1);
    tracep->declBus(c+7036,"perLaneConflictReq_reg_1_bankIdx", false,-1, 1,0);
    tracep->declBus(c+7037,"perLaneConflictReq_reg_1_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7038,"perLaneConflictReq_reg_2_activeMask", false,-1);
    tracep->declBus(c+7039,"perLaneConflictReq_reg_2_bankIdx", false,-1, 1,0);
    tracep->declBus(c+7040,"perLaneConflictReq_reg_2_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7041,"perLaneConflictReq_reg_3_activeMask", false,-1);
    tracep->declBus(c+7042,"perLaneConflictReq_reg_3_bankIdx", false,-1, 1,0);
    tracep->declBus(c+7043,"perLaneConflictReq_reg_3_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBit(c+7044,"isWrite", false,-1);
    tracep->declBus(c+7045,"perLaneConflictReq_0_bankIdx", false,-1, 1,0);
    tracep->declBus(c+7046,"bankIdx1H_0", false,-1, 3,0);
    tracep->declBit(c+7047,"perLaneConflictReq_0_activeMask", false,-1);
    tracep->declBus(c+7048,"bankIdxMasked_0", false,-1, 3,0);
    tracep->declBus(c+7049,"perLaneConflictReq_1_bankIdx", false,-1, 1,0);
    tracep->declBus(c+7050,"bankIdx1H_1", false,-1, 3,0);
    tracep->declBit(c+7051,"perLaneConflictReq_1_activeMask", false,-1);
    tracep->declBus(c+7052,"bankIdxMasked_1", false,-1, 3,0);
    tracep->declBus(c+7053,"perLaneConflictReq_2_bankIdx", false,-1, 1,0);
    tracep->declBus(c+7054,"bankIdx1H_2", false,-1, 3,0);
    tracep->declBit(c+7055,"perLaneConflictReq_2_activeMask", false,-1);
    tracep->declBus(c+7056,"bankIdxMasked_2", false,-1, 3,0);
    tracep->declBus(c+7057,"perLaneConflictReq_3_bankIdx", false,-1, 1,0);
    tracep->declBus(c+7058,"bankIdx1H_3", false,-1, 3,0);
    tracep->declBit(c+7059,"perLaneConflictReq_3_activeMask", false,-1);
    tracep->declBus(c+7060,"bankIdxMasked_3", false,-1, 3,0);
    tracep->declBus(c+7061,"perBankReq_Bin_0", false,-1, 3,0);
    tracep->declBus(c+7062,"perBankReqCount_0", false,-1, 2,0);
    tracep->declBus(c+7063,"perBankReq_Bin_1", false,-1, 3,0);
    tracep->declBus(c+7064,"perBankReqCount_1", false,-1, 2,0);
    tracep->declBus(c+7065,"perBankReq_Bin_2", false,-1, 3,0);
    tracep->declBus(c+7066,"perBankReqCount_2", false,-1, 2,0);
    tracep->declBus(c+7067,"perBankReq_Bin_3", false,-1, 3,0);
    tracep->declBus(c+7068,"perBankReqCount_3", false,-1, 2,0);
    tracep->declBit(c+7069,"perBankReqConflict_0", false,-1);
    tracep->declBit(c+7070,"perBankReqConflict_1", false,-1);
    tracep->declBit(c+7071,"perBankReqConflict_2", false,-1);
    tracep->declBit(c+7072,"perBankReqConflict_3", false,-1);
    tracep->declBit(c+6940,"bankConflict", false,-1);
    tracep->declBus(c+7073,"perBankActiveLaneWhenConflict1H_0", false,-1, 3,0);
    tracep->declBus(c+7074,"perBankActiveLaneWhenConflict1H_1", false,-1, 3,0);
    tracep->declBus(c+7075,"perBankActiveLaneWhenConflict1H_2", false,-1, 3,0);
    tracep->declBus(c+7076,"perBankActiveLaneWhenConflict1H_3", false,-1, 3,0);
    tracep->declBit(c+6936,"ActiveLaneWhenConflict1H_0", false,-1);
    tracep->declBit(c+6937,"ActiveLaneWhenConflict1H_1", false,-1);
    tracep->declBit(c+6938,"ActiveLaneWhenConflict1H_2", false,-1);
    tracep->declBit(c+6939,"ActiveLaneWhenConflict1H_3", false,-1);
    tracep->declBit(c+7077,"ReserveLaneWhenConflict1H_3", false,-1);
    tracep->declBit(c+7078,"ReserveLaneWhenConflict1H_2", false,-1);
    tracep->declBit(c+7079,"ReserveLaneWhenConflict1H_1", false,-1);
    tracep->declBit(c+7080,"ReserveLaneWhenConflict1H_0", false,-1);
    tracep->declBus(c+7081,"perLaneConflictReq_0_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+7082,"perLaneConflictReq_1_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+7083,"perLaneConflictReq_2_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->declBus(c+7084,"perLaneConflictReq_3_AddrBundle_wordOffset1H", false,-1, 3,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("DataAccessesRRsp_DataAccess ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+6973,"io_r_req_valid", false,-1);
    tracep->declBus(c+1588,"io_r_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+6974,"io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+6975,"io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+6976,"io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+6977,"io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+6978,"io_w_req_valid", false,-1);
    tracep->declBus(c+6979,"io_w_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+6980,"io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+6981,"io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+6982,"io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+6983,"io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+6984,"io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+7085,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+7086,"array_0_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+7087,"array_0_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+6980,"array_0_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+6979,"array_0_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+7088,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+6978,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+7085,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7086,"array_0_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+7089,"array_1_raw_rdata_en", false,-1);
    tracep->declBus(c+7090,"array_1_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+7091,"array_1_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+6981,"array_1_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+6979,"array_1_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+7092,"array_1_MPORT_mask", false,-1);
    tracep->declBit(c+6978,"array_1_MPORT_en", false,-1);
    tracep->declBit(c+7089,"array_1_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7090,"array_1_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+7093,"array_2_raw_rdata_en", false,-1);
    tracep->declBus(c+7094,"array_2_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+7095,"array_2_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+6982,"array_2_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+6979,"array_2_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+7096,"array_2_MPORT_mask", false,-1);
    tracep->declBit(c+6978,"array_2_MPORT_en", false,-1);
    tracep->declBit(c+7093,"array_2_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7094,"array_2_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+7097,"array_3_raw_rdata_en", false,-1);
    tracep->declBus(c+7098,"array_3_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+7099,"array_3_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+6983,"array_3_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+6979,"array_3_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+7100,"array_3_MPORT_mask", false,-1);
    tracep->declBit(c+6978,"array_3_MPORT_en", false,-1);
    tracep->declBit(c+7097,"array_3_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7098,"array_3_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declQuad(c+7101,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+7103,"bypass_wdata_xor", false,-1);
    tracep->declQuad(c+7104,"bypass_wdata_lfsr_1", false,-1, 63,0);
    tracep->declBit(c+7106,"bypass_wdata_xor_1", false,-1);
    tracep->declQuad(c+7107,"bypass_wdata_lfsr_2", false,-1, 63,0);
    tracep->declBit(c+7109,"bypass_wdata_xor_2", false,-1);
    tracep->declQuad(c+7110,"bypass_wdata_lfsr_3", false,-1, 63,0);
    tracep->declBit(c+7112,"bypass_wdata_xor_3", false,-1);
    tracep->declBit(c+7113,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+7114,"bypass_mask_waddr_reg", false,-1, 6,0);
    tracep->declBus(c+7115,"bypass_mask_raddr_reg", false,-1, 6,0);
    tracep->declBus(c+7116,"bypass_mask_bypass_REG", false,-1, 3,0);
    tracep->declBus(c+7117,"bypass_mask_bypass", false,-1, 3,0);
    tracep->declBus(c+7118,"bypass_wdata_0", false,-1, 7,0);
    tracep->declBus(c+7119,"bypass_wdata_1", false,-1, 7,0);
    tracep->declBus(c+7120,"bypass_wdata_2", false,-1, 7,0);
    tracep->declBus(c+7121,"bypass_wdata_3", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("DataAccessesRRsp_DataAccess_1 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+6973,"io_r_req_valid", false,-1);
    tracep->declBus(c+1588,"io_r_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+6985,"io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+6986,"io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+6987,"io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+6988,"io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+6978,"io_w_req_valid", false,-1);
    tracep->declBus(c+6979,"io_w_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+6989,"io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+6990,"io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+6991,"io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+6992,"io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+6993,"io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+7122,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+7123,"array_0_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+7124,"array_0_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+6989,"array_0_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+6979,"array_0_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+7125,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+6978,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+7122,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7123,"array_0_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+7126,"array_1_raw_rdata_en", false,-1);
    tracep->declBus(c+7127,"array_1_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+7128,"array_1_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+6990,"array_1_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+6979,"array_1_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+7129,"array_1_MPORT_mask", false,-1);
    tracep->declBit(c+6978,"array_1_MPORT_en", false,-1);
    tracep->declBit(c+7126,"array_1_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7127,"array_1_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+7130,"array_2_raw_rdata_en", false,-1);
    tracep->declBus(c+7131,"array_2_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+7132,"array_2_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+6991,"array_2_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+6979,"array_2_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+7133,"array_2_MPORT_mask", false,-1);
    tracep->declBit(c+6978,"array_2_MPORT_en", false,-1);
    tracep->declBit(c+7130,"array_2_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7131,"array_2_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+7134,"array_3_raw_rdata_en", false,-1);
    tracep->declBus(c+7135,"array_3_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+7136,"array_3_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+6992,"array_3_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+6979,"array_3_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+7137,"array_3_MPORT_mask", false,-1);
    tracep->declBit(c+6978,"array_3_MPORT_en", false,-1);
    tracep->declBit(c+7134,"array_3_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7135,"array_3_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declQuad(c+7138,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+7140,"bypass_wdata_xor", false,-1);
    tracep->declQuad(c+7141,"bypass_wdata_lfsr_1", false,-1, 63,0);
    tracep->declBit(c+7143,"bypass_wdata_xor_1", false,-1);
    tracep->declQuad(c+7144,"bypass_wdata_lfsr_2", false,-1, 63,0);
    tracep->declBit(c+7146,"bypass_wdata_xor_2", false,-1);
    tracep->declQuad(c+7147,"bypass_wdata_lfsr_3", false,-1, 63,0);
    tracep->declBit(c+7149,"bypass_wdata_xor_3", false,-1);
    tracep->declBit(c+7150,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+7151,"bypass_mask_waddr_reg", false,-1, 6,0);
    tracep->declBus(c+7152,"bypass_mask_raddr_reg", false,-1, 6,0);
    tracep->declBus(c+7153,"bypass_mask_bypass_REG", false,-1, 3,0);
    tracep->declBus(c+7154,"bypass_mask_bypass", false,-1, 3,0);
    tracep->declBus(c+7155,"bypass_wdata_0", false,-1, 7,0);
    tracep->declBus(c+7156,"bypass_wdata_1", false,-1, 7,0);
    tracep->declBus(c+7157,"bypass_wdata_2", false,-1, 7,0);
    tracep->declBus(c+7158,"bypass_wdata_3", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("DataAccessesRRsp_DataAccess_2 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+6973,"io_r_req_valid", false,-1);
    tracep->declBus(c+1588,"io_r_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+6994,"io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+6995,"io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+6996,"io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+6997,"io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+6978,"io_w_req_valid", false,-1);
    tracep->declBus(c+6979,"io_w_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+6998,"io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+6999,"io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+7000,"io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+7001,"io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+7002,"io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+7159,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+7160,"array_0_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+7161,"array_0_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+6998,"array_0_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+6979,"array_0_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+7162,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+6978,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+7159,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7160,"array_0_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+7163,"array_1_raw_rdata_en", false,-1);
    tracep->declBus(c+7164,"array_1_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+7165,"array_1_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+6999,"array_1_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+6979,"array_1_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+7166,"array_1_MPORT_mask", false,-1);
    tracep->declBit(c+6978,"array_1_MPORT_en", false,-1);
    tracep->declBit(c+7163,"array_1_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7164,"array_1_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+7167,"array_2_raw_rdata_en", false,-1);
    tracep->declBus(c+7168,"array_2_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+7169,"array_2_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+7000,"array_2_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+6979,"array_2_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+7170,"array_2_MPORT_mask", false,-1);
    tracep->declBit(c+6978,"array_2_MPORT_en", false,-1);
    tracep->declBit(c+7167,"array_2_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7168,"array_2_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+7171,"array_3_raw_rdata_en", false,-1);
    tracep->declBus(c+7172,"array_3_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+7173,"array_3_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+7001,"array_3_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+6979,"array_3_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+7174,"array_3_MPORT_mask", false,-1);
    tracep->declBit(c+6978,"array_3_MPORT_en", false,-1);
    tracep->declBit(c+7171,"array_3_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7172,"array_3_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declQuad(c+7175,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+7177,"bypass_wdata_xor", false,-1);
    tracep->declQuad(c+7178,"bypass_wdata_lfsr_1", false,-1, 63,0);
    tracep->declBit(c+7180,"bypass_wdata_xor_1", false,-1);
    tracep->declQuad(c+7181,"bypass_wdata_lfsr_2", false,-1, 63,0);
    tracep->declBit(c+7183,"bypass_wdata_xor_2", false,-1);
    tracep->declQuad(c+7184,"bypass_wdata_lfsr_3", false,-1, 63,0);
    tracep->declBit(c+7186,"bypass_wdata_xor_3", false,-1);
    tracep->declBit(c+7187,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+7188,"bypass_mask_waddr_reg", false,-1, 6,0);
    tracep->declBus(c+7189,"bypass_mask_raddr_reg", false,-1, 6,0);
    tracep->declBus(c+7190,"bypass_mask_bypass_REG", false,-1, 3,0);
    tracep->declBus(c+7191,"bypass_mask_bypass", false,-1, 3,0);
    tracep->declBus(c+7192,"bypass_wdata_0", false,-1, 7,0);
    tracep->declBus(c+7193,"bypass_wdata_1", false,-1, 7,0);
    tracep->declBus(c+7194,"bypass_wdata_2", false,-1, 7,0);
    tracep->declBus(c+7195,"bypass_wdata_3", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("DataAccessesRRsp_DataAccess_3 ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+6973,"io_r_req_valid", false,-1);
    tracep->declBus(c+1588,"io_r_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+7003,"io_r_resp_data_0", false,-1, 7,0);
    tracep->declBus(c+7004,"io_r_resp_data_1", false,-1, 7,0);
    tracep->declBus(c+7005,"io_r_resp_data_2", false,-1, 7,0);
    tracep->declBus(c+7006,"io_r_resp_data_3", false,-1, 7,0);
    tracep->declBit(c+6978,"io_w_req_valid", false,-1);
    tracep->declBus(c+6979,"io_w_req_bits_setIdx", false,-1, 6,0);
    tracep->declBus(c+7007,"io_w_req_bits_data_0", false,-1, 7,0);
    tracep->declBus(c+7008,"io_w_req_bits_data_1", false,-1, 7,0);
    tracep->declBus(c+7009,"io_w_req_bits_data_2", false,-1, 7,0);
    tracep->declBus(c+7010,"io_w_req_bits_data_3", false,-1, 7,0);
    tracep->declBus(c+7011,"io_w_req_bits_waymask", false,-1, 3,0);
    tracep->declBit(c+7196,"array_0_raw_rdata_en", false,-1);
    tracep->declBus(c+7197,"array_0_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+7198,"array_0_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+7007,"array_0_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+6979,"array_0_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+7199,"array_0_MPORT_mask", false,-1);
    tracep->declBit(c+6978,"array_0_MPORT_en", false,-1);
    tracep->declBit(c+7196,"array_0_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7197,"array_0_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+7200,"array_1_raw_rdata_en", false,-1);
    tracep->declBus(c+7201,"array_1_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+7202,"array_1_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+7008,"array_1_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+6979,"array_1_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+7203,"array_1_MPORT_mask", false,-1);
    tracep->declBit(c+6978,"array_1_MPORT_en", false,-1);
    tracep->declBit(c+7200,"array_1_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7201,"array_1_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+7204,"array_2_raw_rdata_en", false,-1);
    tracep->declBus(c+7205,"array_2_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+7206,"array_2_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+7009,"array_2_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+6979,"array_2_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+7207,"array_2_MPORT_mask", false,-1);
    tracep->declBit(c+6978,"array_2_MPORT_en", false,-1);
    tracep->declBit(c+7204,"array_2_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7205,"array_2_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declBit(c+7208,"array_3_raw_rdata_en", false,-1);
    tracep->declBus(c+7209,"array_3_raw_rdata_addr", false,-1, 6,0);
    tracep->declBus(c+7210,"array_3_raw_rdata_data", false,-1, 7,0);
    tracep->declBus(c+7010,"array_3_MPORT_data", false,-1, 7,0);
    tracep->declBus(c+6979,"array_3_MPORT_addr", false,-1, 6,0);
    tracep->declBit(c+7211,"array_3_MPORT_mask", false,-1);
    tracep->declBit(c+6978,"array_3_MPORT_en", false,-1);
    tracep->declBit(c+7208,"array_3_raw_rdata_en_pipe_0", false,-1);
    tracep->declBus(c+7209,"array_3_raw_rdata_addr_pipe_0", false,-1, 6,0);
    tracep->declQuad(c+7212,"bypass_wdata_lfsr", false,-1, 63,0);
    tracep->declBit(c+7214,"bypass_wdata_xor", false,-1);
    tracep->declQuad(c+7215,"bypass_wdata_lfsr_1", false,-1, 63,0);
    tracep->declBit(c+7217,"bypass_wdata_xor_1", false,-1);
    tracep->declQuad(c+7218,"bypass_wdata_lfsr_2", false,-1, 63,0);
    tracep->declBit(c+7220,"bypass_wdata_xor_2", false,-1);
    tracep->declQuad(c+7221,"bypass_wdata_lfsr_3", false,-1, 63,0);
    tracep->declBit(c+7223,"bypass_wdata_xor_3", false,-1);
    tracep->declBit(c+7224,"bypass_mask_need_check", false,-1);
    tracep->declBus(c+7225,"bypass_mask_waddr_reg", false,-1, 6,0);
    tracep->declBus(c+7226,"bypass_mask_raddr_reg", false,-1, 6,0);
    tracep->declBus(c+7227,"bypass_mask_bypass_REG", false,-1, 3,0);
    tracep->declBus(c+7228,"bypass_mask_bypass", false,-1, 3,0);
    tracep->declBus(c+7229,"bypass_wdata_0", false,-1, 7,0);
    tracep->declBus(c+7230,"bypass_wdata_1", false,-1, 7,0);
    tracep->declBus(c+7231,"bypass_wdata_2", false,-1, 7,0);
    tracep->declBus(c+7232,"bypass_wdata_3", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("DataCorssBarForRead ");
    tracep->declBus(c+6953,"io_DataIn_0", false,-1, 31,0);
    tracep->declBus(c+6954,"io_DataIn_1", false,-1, 31,0);
    tracep->declBus(c+6955,"io_DataIn_2", false,-1, 31,0);
    tracep->declBus(c+6956,"io_DataIn_3", false,-1, 31,0);
    tracep->declBus(c+6957,"io_DataOut_0", false,-1, 31,0);
    tracep->declBus(c+6958,"io_DataOut_1", false,-1, 31,0);
    tracep->declBus(c+6959,"io_DataOut_2", false,-1, 31,0);
    tracep->declBus(c+6960,"io_DataOut_3", false,-1, 31,0);
    tracep->declBus(c+6961,"io_Select1H_0", false,-1, 3,0);
    tracep->declBus(c+6962,"io_Select1H_1", false,-1, 3,0);
    tracep->declBus(c+6963,"io_Select1H_2", false,-1, 3,0);
    tracep->declBus(c+6964,"io_Select1H_3", false,-1, 3,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("DataCorssBarForWrite ");
    tracep->declBus(c+6941,"io_DataIn_0", false,-1, 31,0);
    tracep->declBus(c+6942,"io_DataIn_1", false,-1, 31,0);
    tracep->declBus(c+6943,"io_DataIn_2", false,-1, 31,0);
    tracep->declBus(c+6944,"io_DataIn_3", false,-1, 31,0);
    tracep->declBus(c+6945,"io_DataOut_0", false,-1, 31,0);
    tracep->declBus(c+6946,"io_DataOut_1", false,-1, 31,0);
    tracep->declBus(c+6947,"io_DataOut_2", false,-1, 31,0);
    tracep->declBus(c+6948,"io_DataOut_3", false,-1, 31,0);
    tracep->declBus(c+6949,"io_Select1H_0", false,-1, 3,0);
    tracep->declBus(c+6950,"io_Select1H_1", false,-1, 3,0);
    tracep->declBus(c+6951,"io_Select1H_2", false,-1, 3,0);
    tracep->declBus(c+6952,"io_Select1H_3", false,-1, 3,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("coreRsp_Q ");
    tracep->declBit(c+52617,"clock", false,-1);
    tracep->declBit(c+52618,"reset", false,-1);
    tracep->declBit(c+6965,"io_enq_ready", false,-1);
    tracep->declBit(c+6966,"io_enq_valid", false,-1);
    tracep->declBus(c+6967,"io_enq_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+6957,"io_enq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+6958,"io_enq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+6959,"io_enq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+6960,"io_enq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+6968,"io_enq_bits_activeMask_0", false,-1);
    tracep->declBit(c+6969,"io_enq_bits_activeMask_1", false,-1);
    tracep->declBit(c+6970,"io_enq_bits_activeMask_2", false,-1);
    tracep->declBit(c+6971,"io_enq_bits_activeMask_3", false,-1);
    tracep->declBit(c+1557,"io_deq_ready", false,-1);
    tracep->declBit(c+1558,"io_deq_valid", false,-1);
    tracep->declBus(c+1559,"io_deq_bits_instrId", false,-1, 1,0);
    tracep->declBus(c+1560,"io_deq_bits_data_0", false,-1, 31,0);
    tracep->declBus(c+1561,"io_deq_bits_data_1", false,-1, 31,0);
    tracep->declBus(c+1562,"io_deq_bits_data_2", false,-1, 31,0);
    tracep->declBus(c+1563,"io_deq_bits_data_3", false,-1, 31,0);
    tracep->declBit(c+1564,"io_deq_bits_activeMask_0", false,-1);
    tracep->declBit(c+1565,"io_deq_bits_activeMask_1", false,-1);
    tracep->declBit(c+1566,"io_deq_bits_activeMask_2", false,-1);
    tracep->declBit(c+1567,"io_deq_bits_activeMask_3", false,-1);
    tracep->declBus(c+6972,"io_count", false,-1, 2,0);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+7233+i*1,"ram_instrId", true,(i+0), 1,0);
    }
    tracep->declBit(c+52667,"ram_instrId_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+7237,"ram_instrId_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+1559,"ram_instrId_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+6967,"ram_instrId_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+7238,"ram_instrId_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_instrId_MPORT_mask", false,-1);
    tracep->declBit(c+7239,"ram_instrId_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+7240+i*1,"ram_data_0", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_data_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+7237,"ram_data_0_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+1560,"ram_data_0_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+6957,"ram_data_0_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+7238,"ram_data_0_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_data_0_MPORT_mask", false,-1);
    tracep->declBit(c+7239,"ram_data_0_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+7244+i*1,"ram_data_1", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_data_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+7237,"ram_data_1_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+1561,"ram_data_1_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+6958,"ram_data_1_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+7238,"ram_data_1_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_data_1_MPORT_mask", false,-1);
    tracep->declBit(c+7239,"ram_data_1_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+7248+i*1,"ram_data_2", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_data_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+7237,"ram_data_2_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+1562,"ram_data_2_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+6959,"ram_data_2_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+7238,"ram_data_2_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_data_2_MPORT_mask", false,-1);
    tracep->declBit(c+7239,"ram_data_2_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+7252+i*1,"ram_data_3", true,(i+0), 31,0);
    }
    tracep->declBit(c+52667,"ram_data_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+7237,"ram_data_3_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+1563,"ram_data_3_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+6960,"ram_data_3_MPORT_data", false,-1, 31,0);
    tracep->declBus(c+7238,"ram_data_3_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_data_3_MPORT_mask", false,-1);
    tracep->declBit(c+7239,"ram_data_3_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+7256+i*1,"ram_activeMask_0", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_activeMask_0_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+7237,"ram_activeMask_0_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+1564,"ram_activeMask_0_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+6968,"ram_activeMask_0_MPORT_data", false,-1);
    tracep->declBus(c+7238,"ram_activeMask_0_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_activeMask_0_MPORT_mask", false,-1);
    tracep->declBit(c+7239,"ram_activeMask_0_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+7260+i*1,"ram_activeMask_1", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_activeMask_1_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+7237,"ram_activeMask_1_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+1565,"ram_activeMask_1_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+6969,"ram_activeMask_1_MPORT_data", false,-1);
    tracep->declBus(c+7238,"ram_activeMask_1_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_activeMask_1_MPORT_mask", false,-1);
    tracep->declBit(c+7239,"ram_activeMask_1_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+7264+i*1,"ram_activeMask_2", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_activeMask_2_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+7237,"ram_activeMask_2_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+1566,"ram_activeMask_2_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+6970,"ram_activeMask_2_MPORT_data", false,-1);
    tracep->declBus(c+7238,"ram_activeMask_2_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_activeMask_2_MPORT_mask", false,-1);
    tracep->declBit(c+7239,"ram_activeMask_2_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+7268+i*1,"ram_activeMask_3", true,(i+0));
    }
    tracep->declBit(c+52667,"ram_activeMask_3_io_deq_bits_MPORT_en", false,-1);
    tracep->declBus(c+7237,"ram_activeMask_3_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+1567,"ram_activeMask_3_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+6971,"ram_activeMask_3_MPORT_data", false,-1);
    tracep->declBus(c+7238,"ram_activeMask_3_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+52667,"ram_activeMask_3_MPORT_mask", false,-1);
    tracep->declBit(c+7239,"ram_activeMask_3_MPORT_en", false,-1);
    tracep->declBus(c+7238,"enq_ptr_value", false,-1, 1,0);
    tracep->declBus(c+7237,"deq_ptr_value", false,-1, 1,0);
    tracep->declBit(c+7272,"maybe_full", false,-1);
    tracep->declBit(c+7273,"ptr_match", false,-1);
    tracep->declBit(c+7274,"empty", false,-1);
    tracep->declBit(c+7275,"full", false,-1);
    tracep->declBit(c+7239,"do_enq", false,-1);
    tracep->declBit(c+7276,"do_deq", false,-1);
    tracep->declBus(c+7277,"ptr_diff", false,-1, 1,0);
    tracep->popNamePrefix(2);
}
