Reading OpenROAD database at '/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/41-openroad-repairantennas/1-diodeinsertion/asic_top.odb'…
Reading library file at '/Users/prahalad/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/1shp1i9i4na0sqd794l2lhbyka37r5wh-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4.0
[INFO] Setting input delay to: 4.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   asic_top
Die area:                 ( 0 0 ) ( 814290 825010 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     34051
Number of terminals:      155
Number of snets:          2
Number of nets:           23327

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 639.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 888763.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 118101.
[INFO DRT-0033] via shape region query size = 8880.
[INFO DRT-0033] met2 shape region query size = 5411.
[INFO DRT-0033] via2 shape region query size = 7104.
[INFO DRT-0033] met3 shape region query size = 5398.
[INFO DRT-0033] via3 shape region query size = 7104.
[INFO DRT-0033] met4 shape region query size = 1872.
[INFO DRT-0033] via4 shape region query size = 72.
[INFO DRT-0033] met5 shape region query size = 96.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2545 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0079]   Complete 600 unique inst patterns.
[INFO DRT-0081]   Complete 633 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 14769 groups.
#scanned instances     = 34051
#unique  instances     = 639
#stdCellGenAp          = 19116
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 14532
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 78022
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:12:20, elapsed time = 00:00:59, memory = 301.37 (MB), peak = 306.04 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     180385

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 118 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 119 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 59867.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 49881.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 27484.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 3079.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1072.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 23.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88423 vertical wires in 3 frboxes and 52983 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 9337 vertical wires in 3 frboxes and 17623 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:12, memory = 402.95 (MB), peak = 602.69 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 426.75 (MB), peak = 602.69 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:06, memory = 954.53 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:19, memory = 1210.68 (MB).
    Completing 30% with 3135 violations.
    elapsed time = 00:00:29, memory = 1114.41 (MB).
    Completing 40% with 3135 violations.
    elapsed time = 00:00:39, memory = 1379.50 (MB).
    Completing 50% with 3135 violations.
    elapsed time = 00:00:54, memory = 1399.39 (MB).
    Completing 60% with 6151 violations.
    elapsed time = 00:01:12, memory = 1545.50 (MB).
    Completing 70% with 6151 violations.
    elapsed time = 00:01:27, memory = 1140.48 (MB).
    Completing 80% with 9285 violations.
    elapsed time = 00:01:45, memory = 1223.04 (MB).
    Completing 90% with 9285 violations.
    elapsed time = 00:02:10, memory = 1403.15 (MB).
    Completing 100% with 12282 violations.
    elapsed time = 00:02:30, memory = 1070.14 (MB).
[INFO DRT-0199]   Number of violations = 14118.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   met5
Cut Spacing          0      5      0      0      0      0      0      0
Metal Spacing      195      0   2148      0    556     48      3      3
Min Hole             0      0     98      0      1      0      0      0
NS Metal             1      0      0      0      0      0      0      0
Recheck              4      0   1233      0    543     18     35      3
Short                0      3   8103     21   1042     51      4      0
[INFO DRT-0267] cpu time = 00:26:16, elapsed time = 00:02:32, memory = 1157.70 (MB), peak = 1574.24 (MB)
Total wire length = 1406910 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 519405 um.
Total wire length on LAYER met2 = 533257 um.
Total wire length on LAYER met3 = 203025 um.
Total wire length on LAYER met4 = 146739 um.
Total wire length on LAYER met5 = 4482 um.
Total number of vias = 172032.
Up-via summary (total 172032):

-------------------------
 FR_MASTERSLICE         0
            li1     75583
           met1     89350
           met2      5033
           met3      2030
           met4        36
-------------------------
                   172032


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 14118 violations.
    elapsed time = 00:00:08, memory = 1647.45 (MB).
    Completing 20% with 14118 violations.
    elapsed time = 00:00:23, memory = 1725.66 (MB).
    Completing 30% with 12253 violations.
    elapsed time = 00:00:36, memory = 1581.03 (MB).
    Completing 40% with 12253 violations.
    elapsed time = 00:00:52, memory = 1810.77 (MB).
    Completing 50% with 12253 violations.
    elapsed time = 00:01:06, memory = 1464.98 (MB).
    Completing 60% with 10614 violations.
    elapsed time = 00:01:23, memory = 1855.55 (MB).
    Completing 70% with 10614 violations.
    elapsed time = 00:01:38, memory = 1867.39 (MB).
    Completing 80% with 8566 violations.
    elapsed time = 00:01:54, memory = 1806.42 (MB).
    Completing 90% with 8566 violations.
    elapsed time = 00:02:11, memory = 1880.27 (MB).
    Completing 100% with 6671 violations.
    elapsed time = 00:02:32, memory = 1376.70 (MB).
[INFO DRT-0199]   Number of violations = 6727.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          8      0      0      0      0      0
Metal Spacing        0    920      0    272     21      1
Min Hole             0     54      0      0      0      0
Recheck              0     38      0     17      1      0
Short                0   5008      1    370     13      3
[INFO DRT-0267] cpu time = 00:25:03, elapsed time = 00:02:34, memory = 1442.08 (MB), peak = 1931.62 (MB)
Total wire length = 1401531 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 516551 um.
Total wire length on LAYER met2 = 530448 um.
Total wire length on LAYER met3 = 203403 um.
Total wire length on LAYER met4 = 146672 um.
Total wire length on LAYER met5 = 4455 um.
Total number of vias = 171098.
Up-via summary (total 171098):

-------------------------
 FR_MASTERSLICE         0
            li1     75540
           met1     88421
           met2      5095
           met3      2008
           met4        34
-------------------------
                   171098


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6727 violations.
    elapsed time = 00:00:09, memory = 1901.30 (MB).
    Completing 20% with 6727 violations.
    elapsed time = 00:00:19, memory = 1960.87 (MB).
    Completing 30% with 6672 violations.
    elapsed time = 00:00:31, memory = 1859.33 (MB).
    Completing 40% with 6672 violations.
    elapsed time = 00:00:43, memory = 1941.92 (MB).
    Completing 50% with 6672 violations.
    elapsed time = 00:00:58, memory = 1588.55 (MB).
    Completing 60% with 6628 violations.
    elapsed time = 00:01:08, memory = 1958.75 (MB).
    Completing 70% with 6628 violations.
    elapsed time = 00:01:18, memory = 2016.46 (MB).
    Completing 80% with 6352 violations.
    elapsed time = 00:01:36, memory = 1974.03 (MB).
    Completing 90% with 6352 violations.
    elapsed time = 00:01:47, memory = 2029.82 (MB).
    Completing 100% with 6114 violations.
    elapsed time = 00:02:01, memory = 1584.47 (MB).
[INFO DRT-0199]   Number of violations = 6148.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          6      0      0      0      0
Metal Spacing        0    825    249     13      2
Min Hole             0     62      0      0      0
Recheck              0     28      6      0      0
Short                0   4646    303      5      3
[INFO DRT-0267] cpu time = 00:21:31, elapsed time = 00:02:03, memory = 1647.07 (MB), peak = 2110.79 (MB)
Total wire length = 1400356 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 515424 um.
Total wire length on LAYER met2 = 530321 um.
Total wire length on LAYER met3 = 203514 um.
Total wire length on LAYER met4 = 146640 um.
Total wire length on LAYER met5 = 4455 um.
Total number of vias = 170865.
Up-via summary (total 170865):

-------------------------
 FR_MASTERSLICE         0
            li1     75539
           met1     88181
           met2      5060
           met3      2051
           met4        34
-------------------------
                   170865


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6148 violations.
    elapsed time = 00:00:03, memory = 2005.91 (MB).
    Completing 20% with 6148 violations.
    elapsed time = 00:00:09, memory = 2175.89 (MB).
    Completing 30% with 4726 violations.
    elapsed time = 00:00:24, memory = 1658.09 (MB).
    Completing 40% with 4726 violations.
    elapsed time = 00:00:28, memory = 2162.05 (MB).
    Completing 50% with 4726 violations.
    elapsed time = 00:00:37, memory = 2083.51 (MB).
    Completing 60% with 3298 violations.
    elapsed time = 00:00:47, memory = 2160.21 (MB).
    Completing 70% with 3298 violations.
    elapsed time = 00:00:53, memory = 2232.15 (MB).
    Completing 80% with 1957 violations.
    elapsed time = 00:01:04, memory = 2121.85 (MB).
    Completing 90% with 1957 violations.
    elapsed time = 00:01:09, memory = 2307.64 (MB).
    Completing 100% with 517 violations.
    elapsed time = 00:01:24, memory = 1776.62 (MB).
[INFO DRT-0199]   Number of violations = 536.
Viol/Layer        met1    via   met2   met3
Metal Spacing      121      0     51      3
Min Hole             6      0      0      0
NS Metal             1      0      0      0
Recheck             16      0      3      0
Short              281      1     48      5
[INFO DRT-0267] cpu time = 00:13:07, elapsed time = 00:01:25, memory = 1808.72 (MB), peak = 2346.46 (MB)
Total wire length = 1400138 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 496110 um.
Total wire length on LAYER met2 = 530291 um.
Total wire length on LAYER met3 = 221461 um.
Total wire length on LAYER met4 = 147854 um.
Total wire length on LAYER met5 = 4421 um.
Total number of vias = 174716.
Up-via summary (total 174716):

-------------------------
 FR_MASTERSLICE         0
            li1     75539
           met1     89477
           met2      7514
           met3      2152
           met4        34
-------------------------
                   174716


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 536 violations.
    elapsed time = 00:00:00, memory = 1808.73 (MB).
    Completing 20% with 536 violations.
    elapsed time = 00:00:00, memory = 2166.61 (MB).
    Completing 30% with 427 violations.
    elapsed time = 00:00:04, memory = 1780.08 (MB).
    Completing 40% with 427 violations.
    elapsed time = 00:00:04, memory = 1780.08 (MB).
    Completing 50% with 427 violations.
    elapsed time = 00:00:04, memory = 2035.18 (MB).
    Completing 60% with 342 violations.
    elapsed time = 00:00:06, memory = 1801.32 (MB).
    Completing 70% with 342 violations.
    elapsed time = 00:00:06, memory = 1801.47 (MB).
    Completing 80% with 161 violations.
    elapsed time = 00:00:08, memory = 1778.79 (MB).
    Completing 90% with 161 violations.
    elapsed time = 00:00:08, memory = 1778.58 (MB).
    Completing 100% with 47 violations.
    elapsed time = 00:00:16, memory = 1779.64 (MB).
[INFO DRT-0199]   Number of violations = 49.
Viol/Layer        met1   met2
Metal Spacing       15      4
Recheck              2      0
Short               22      6
[INFO DRT-0267] cpu time = 00:01:32, elapsed time = 00:00:16, memory = 1808.52 (MB), peak = 2346.46 (MB)
Total wire length = 1400066 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 495486 um.
Total wire length on LAYER met2 = 530308 um.
Total wire length on LAYER met3 = 221960 um.
Total wire length on LAYER met4 = 147888 um.
Total wire length on LAYER met5 = 4421 um.
Total number of vias = 174771.
Up-via summary (total 174771):

-------------------------
 FR_MASTERSLICE         0
            li1     75539
           met1     89513
           met2      7533
           met3      2152
           met4        34
-------------------------
                   174771


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 49 violations.
    elapsed time = 00:00:00, memory = 1808.52 (MB).
    Completing 20% with 49 violations.
    elapsed time = 00:00:00, memory = 1808.56 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:00, memory = 1802.59 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:00, memory = 1802.59 (MB).
    Completing 50% with 32 violations.
    elapsed time = 00:00:02, memory = 1810.36 (MB).
    Completing 60% with 32 violations.
    elapsed time = 00:00:02, memory = 1810.18 (MB).
    Completing 70% with 32 violations.
    elapsed time = 00:00:02, memory = 1810.18 (MB).
    Completing 80% with 27 violations.
    elapsed time = 00:00:02, memory = 1799.42 (MB).
    Completing 90% with 27 violations.
    elapsed time = 00:00:02, memory = 1799.42 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:03, memory = 1831.64 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1
Metal Spacing        3
Short                5
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:03, memory = 1809.82 (MB), peak = 2346.46 (MB)
Total wire length = 1400059 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 495358 um.
Total wire length on LAYER met2 = 530269 um.
Total wire length on LAYER met3 = 222084 um.
Total wire length on LAYER met4 = 147926 um.
Total wire length on LAYER met5 = 4421 um.
Total number of vias = 174781.
Up-via summary (total 174781):

-------------------------
 FR_MASTERSLICE         0
            li1     75539
           met1     89512
           met2      7544
           met3      2152
           met4        34
-------------------------
                   174781


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 1809.82 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 1809.82 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 1809.82 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 1809.82 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:01, memory = 1808.86 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:01, memory = 1808.81 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:01, memory = 1808.81 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:01, memory = 1808.81 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:01, memory = 1808.81 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:01, memory = 1808.81 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Short                2
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:01, memory = 1809.90 (MB), peak = 2346.46 (MB)
Total wire length = 1400052 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 495329 um.
Total wire length on LAYER met2 = 530245 um.
Total wire length on LAYER met3 = 222105 um.
Total wire length on LAYER met4 = 147950 um.
Total wire length on LAYER met5 = 4421 um.
Total number of vias = 174783.
Up-via summary (total 174783):

-------------------------
 FR_MASTERSLICE         0
            li1     75539
           met1     89512
           met2      7544
           met3      2154
           met4        34
-------------------------
                   174783


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 1809.90 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 1809.90 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 1809.90 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 1809.90 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 1801.14 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 1801.06 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 1801.06 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1801.06 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1801.06 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1801.06 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:01, memory = 1809.92 (MB), peak = 2346.46 (MB)
Total wire length = 1400055 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 495334 um.
Total wire length on LAYER met2 = 530243 um.
Total wire length on LAYER met3 = 222103 um.
Total wire length on LAYER met4 = 147950 um.
Total wire length on LAYER met5 = 4421 um.
Total number of vias = 174782.
Up-via summary (total 174782):

-------------------------
 FR_MASTERSLICE         0
            li1     75539
           met1     89513
           met2      7542
           met3      2154
           met4        34
-------------------------
                   174782


[INFO DRT-0198] Complete detail routing.
Total wire length = 1400055 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 495334 um.
Total wire length on LAYER met2 = 530243 um.
Total wire length on LAYER met3 = 222103 um.
Total wire length on LAYER met4 = 147950 um.
Total wire length on LAYER met5 = 4421 um.
Total number of vias = 174782.
Up-via summary (total 174782):

-------------------------
 FR_MASTERSLICE         0
            li1     75539
           met1     89513
           met2      7542
           met3      2154
           met4        34
-------------------------
                   174782


[INFO DRT-0267] cpu time = 01:28:09, elapsed time = 00:08:59, memory = 1809.93 (MB), peak = 2346.46 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               590    2214.62
  Tap cell                               9207   11519.80
  Antenna cell                            656    1641.57
  Clock buffer                            441    6257.25
  Timing Repair Buffer                   4259   37534.75
  Inverter                                318    1221.17
  Clock inverter                          295    3867.46
  Sequential cell                        2978   74113.58
  Multi-Input combinational cell        15307  151428.98
  Total                                 34051  289799.19
Writing OpenROAD database to '/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/43-openroad-detailedrouting/asic_top.odb'…
Writing netlist to '/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/43-openroad-detailedrouting/asic_top.nl.v'…
Writing powered netlist to '/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/43-openroad-detailedrouting/asic_top.pnl.v'…
Writing layout to '/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/43-openroad-detailedrouting/asic_top.def'…
Writing timing constraints to '/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/43-openroad-detailedrouting/asic_top.sdc'…
