/*
 * Copyright (c) 2025 hpmicro
 *
 * SPDX-License-Identifier: BSD-3-Clause
 * 
 * 
 * Automatically generated by HPM Pinmux Tool at Mon, 16 Jun 2025 12:36:14 GMT
 * The code apply to SDK 1.9.0
 * 
 * 
 * Note:
 * PY and PZ IOs: if any SOC pin function needs to be routed to these IOs,
 * besides of IOC, PIOC/BIOC needs to be configured SOC_GPIO_X_xx, so that
 * expected SoC function can be enabled on these IOs.
 */

#include "pinmux.h"
#include "board.h"
#include "hpm_gpio_drv.h"
#include "hpm_gpiom_drv.h"
#include "hpm_trgm_drv.h"

#define INPUT_V IOC_PAD_PD06
#define INPUT_I IOC_PAD_PD07
#define OUTPUT_I IOC_PAD_PD08
#define OUTPUT_V IOC_PAD_PD09
#define BTN1 IOC_PAD_PD21
#define BTN2 IOC_PAD_PD20
#define CPENP IOC_PAD_PA16
#define CPENN IOC_PAD_PA18
#define CP_INP IOC_PAD_PA17
#define CP_INN IOC_PAD_PA19
#define LED1 IOC_PAD_PY00
#define LED2 IOC_PAD_PY01
#define LED3 IOC_PAD_PY02
#define S1 IOC_PAD_PA12
#define S2 IOC_PAD_PA13
#define S3 IOC_PAD_PA14
#define S4 IOC_PAD_PA15
#define JTDI IOC_PAD_PA05
#define JTDO IOC_PAD_PA04
#define JTCK IOC_PAD_PA06
#define JTMS IOC_PAD_PA07
#define LCD_DC IOC_PAD_PD27
#define LCD_RES IOC_PAD_PD26
#define LCD_BKL IOC_PAD_PA00
#define BUZ IOC_PAD_PY03
#define TSEN_ALERT IOC_PAD_PD23
#define EEPROM_nWC IOC_PAD_PD22

void init_adc_pins(void)
{
    HPM_IOC->PAD[INPUT_V].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK;

    HPM_IOC->PAD[INPUT_I].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK;

    HPM_IOC->PAD[OUTPUT_I].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK;

    HPM_IOC->PAD[OUTPUT_V].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK;
}

void init_btn_pins(void)
{
    HPM_IOC->PAD[BTN1].FUNC_CTL = IOC_PD21_FUNC_CTL_GPIO_D_21;
    HPM_IOC->PAD[BTN1].PAD_CTL = IOC_PAD_PAD_CTL_HYS_SET(1) | IOC_PAD_PAD_CTL_PE_SET(1) | IOC_PAD_PAD_CTL_PS_SET(1) | IOC_PAD_PAD_CTL_PRS_SET(3) | IOC_PAD_PAD_CTL_OD_SET(0);

    gpiom_set_pin_controller(HPM_GPIOM, GPIOM_ASSIGN_GPIOD, 21, gpiom_soc_gpio0);
    gpio_set_pin_input(HPM_GPIO0, GPIO_OE_GPIOD, 21);
    gpio_config_pin_interrupt(HPM_GPIO0, GPIO_DI_GPIOD, 21, gpio_interrupt_trigger_edge_falling);
    gpio_enable_pin_interrupt(HPM_GPIO0, GPIO_IE_GPIOD, 21);

    HPM_IOC->PAD[BTN2].FUNC_CTL = IOC_PD20_FUNC_CTL_GPIO_D_20;
    HPM_IOC->PAD[BTN2].PAD_CTL = IOC_PAD_PAD_CTL_HYS_SET(1) | IOC_PAD_PAD_CTL_PE_SET(1) | IOC_PAD_PAD_CTL_PS_SET(1) | IOC_PAD_PAD_CTL_PRS_SET(3) | IOC_PAD_PAD_CTL_OD_SET(0);

    gpiom_set_pin_controller(HPM_GPIOM, GPIOM_ASSIGN_GPIOD, 20, gpiom_soc_gpio0);
    gpio_set_pin_input(HPM_GPIO0, GPIO_OE_GPIOD, 20);
    gpio_config_pin_interrupt(HPM_GPIO0, GPIO_DI_GPIOD, 20, gpio_interrupt_trigger_edge_falling);
    gpio_enable_pin_interrupt(HPM_GPIO0, GPIO_IE_GPIOD, 20);
}


void init_can_pins(void)
{
    HPM_IOC->PAD[IOC_PAD_PB14].FUNC_CTL = IOC_PB14_FUNC_CTL_MCAN1_RXD;

    HPM_IOC->PAD[IOC_PAD_PB15].FUNC_CTL = IOC_PB15_FUNC_CTL_MCAN1_TXD;

    HPM_IOC->PAD[IOC_PAD_PC13].FUNC_CTL = IOC_PC13_FUNC_CTL_MCAN1_STBY;
}

void init_gdrive_cp_pins(void)
{
    HPM_IOC->PAD[CPENP].FUNC_CTL = IOC_PA16_FUNC_CTL_GPIO_A_16;
    HPM_IOC->PAD[CPENP].PAD_CTL = IOC_PAD_PAD_CTL_HYS_SET(0) | IOC_PAD_PAD_CTL_PE_SET(0) | IOC_PAD_PAD_CTL_DS_SET(0) | IOC_PAD_PAD_CTL_OD_SET(0) | IOC_PAD_PAD_CTL_KE_SET(0) | IOC_PAD_PAD_CTL_SR_SET(0) | IOC_PAD_PAD_CTL_SPD_SET(0);

    gpiom_set_pin_controller(HPM_GPIOM, GPIOM_ASSIGN_GPIOA, 16, gpiom_soc_gpio0);
    gpio_set_pin_output(HPM_GPIO0, GPIO_OE_GPIOA, 16);
    gpio_write_pin(HPM_GPIO0, GPIO_DO_GPIOA, 16, 0);

    HPM_IOC->PAD[CPENN].FUNC_CTL = IOC_PA18_FUNC_CTL_GPIO_A_18;
    HPM_IOC->PAD[CPENN].PAD_CTL = IOC_PAD_PAD_CTL_HYS_SET(0) | IOC_PAD_PAD_CTL_PE_SET(0) | IOC_PAD_PAD_CTL_DS_SET(0) | IOC_PAD_PAD_CTL_OD_SET(0) | IOC_PAD_PAD_CTL_KE_SET(0) | IOC_PAD_PAD_CTL_SR_SET(0) | IOC_PAD_PAD_CTL_SPD_SET(0);

    gpiom_set_pin_controller(HPM_GPIOM, GPIOM_ASSIGN_GPIOA, 18, gpiom_soc_gpio0);
    gpio_set_pin_output(HPM_GPIO0, GPIO_OE_GPIOA, 18);
    gpio_write_pin(HPM_GPIO0, GPIO_DO_GPIOA, 18, 0);

    HPM_IOC->PAD[CP_INP].FUNC_CTL = IOC_PA17_FUNC_CTL_PWM2_P_1;
    HPM_IOC->PAD[CP_INP].PAD_CTL = IOC_PAD_PAD_CTL_HYS_SET(0) | IOC_PAD_PAD_CTL_PE_SET(0) | IOC_PAD_PAD_CTL_DS_SET(0) | IOC_PAD_PAD_CTL_OD_SET(0) | IOC_PAD_PAD_CTL_KE_SET(0) | IOC_PAD_PAD_CTL_SR_SET(0) | IOC_PAD_PAD_CTL_SPD_SET(0);

    HPM_IOC->PAD[CP_INN].FUNC_CTL = IOC_PA19_FUNC_CTL_PWM2_P_3;
    HPM_IOC->PAD[CP_INN].PAD_CTL = IOC_PAD_PAD_CTL_HYS_SET(0) | IOC_PAD_PAD_CTL_PE_SET(0) | IOC_PAD_PAD_CTL_DS_SET(0) | IOC_PAD_PAD_CTL_OD_SET(0) | IOC_PAD_PAD_CTL_KE_SET(0) | IOC_PAD_PAD_CTL_SR_SET(0) | IOC_PAD_PAD_CTL_SPD_SET(0);
}

void init_i2c_pins(void)
{
    HPM_IOC->PAD[IOC_PAD_PD24].FUNC_CTL = IOC_PD24_FUNC_CTL_I2C0_SCL | IOC_PAD_FUNC_CTL_LOOP_BACK_MASK;
    HPM_IOC->PAD[IOC_PAD_PD24].PAD_CTL = IOC_PAD_PAD_CTL_PE_SET(1) | IOC_PAD_PAD_CTL_PS_SET(1) | IOC_PAD_PAD_CTL_OD_SET(1) | IOC_PAD_PAD_CTL_PRS_SET(3) | IOC_PAD_PAD_CTL_DS_SET(7);

    HPM_IOC->PAD[IOC_PAD_PD25].FUNC_CTL = IOC_PD25_FUNC_CTL_I2C0_SDA;
    HPM_IOC->PAD[IOC_PAD_PD25].PAD_CTL = IOC_PAD_PAD_CTL_PE_SET(1) | IOC_PAD_PAD_CTL_PS_SET(1) | IOC_PAD_PAD_CTL_OD_SET(1) | IOC_PAD_PAD_CTL_PRS_SET(3) | IOC_PAD_PAD_CTL_DS_SET(7);

    HPM_IOC->PAD[EEPROM_nWC].FUNC_CTL = IOC_PD22_FUNC_CTL_GPIO_D_22;

    gpiom_set_pin_controller(HPM_GPIOM, GPIOM_ASSIGN_GPIOD, 22, gpiom_soc_gpio0);
    gpio_set_pin_output(HPM_GPIO0, GPIO_OE_GPIOD, 22);
    gpio_write_pin(HPM_GPIO0, GPIO_DO_GPIOD, 22, 0);
}

void init_led_pins_as_gpio(void)
{
    HPM_PIOC->PAD[LED1].FUNC_CTL = PIOC_PY00_FUNC_CTL_SOC_PY_00;
    HPM_IOC->PAD[LED1].FUNC_CTL = IOC_PY00_FUNC_CTL_GPIO_Y_00;

    gpiom_set_pin_controller(HPM_GPIOM, GPIOM_ASSIGN_GPIOY, 0, gpiom_soc_gpio0);
    gpio_set_pin_output(HPM_GPIO0, GPIO_OE_GPIOY, 0);
    gpio_write_pin(HPM_GPIO0, GPIO_DO_GPIOY, 0, 1);

    HPM_PIOC->PAD[LED2].FUNC_CTL = PIOC_PY01_FUNC_CTL_SOC_PY_01;
    HPM_IOC->PAD[LED2].FUNC_CTL = IOC_PY01_FUNC_CTL_GPIO_Y_01;

    gpiom_set_pin_controller(HPM_GPIOM, GPIOM_ASSIGN_GPIOY, 1, gpiom_soc_gpio0);
    gpio_set_pin_output(HPM_GPIO0, GPIO_OE_GPIOY, 1);
    gpio_write_pin(HPM_GPIO0, GPIO_DO_GPIOY, 1, 1);

    HPM_PIOC->PAD[LED3].FUNC_CTL = PIOC_PY02_FUNC_CTL_SOC_PY_02;
    HPM_IOC->PAD[LED3].FUNC_CTL = IOC_PY02_FUNC_CTL_GPIO_Y_02;

    gpiom_set_pin_controller(HPM_GPIOM, GPIOM_ASSIGN_GPIOY, 2, gpiom_soc_gpio0);
    gpio_set_pin_output(HPM_GPIO0, GPIO_OE_GPIOY, 2);
    gpio_write_pin(HPM_GPIO0, GPIO_DO_GPIOY, 2, 1);
}

void init_pins(void)
{
    HPM_IOC->PAD[INPUT_V].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK;

    HPM_IOC->PAD[INPUT_I].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK;

    HPM_IOC->PAD[OUTPUT_I].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK;

    HPM_IOC->PAD[OUTPUT_V].FUNC_CTL = IOC_PAD_FUNC_CTL_ANALOG_MASK;

    HPM_IOC->PAD[IOC_PAD_PD24].FUNC_CTL = IOC_PD24_FUNC_CTL_I2C0_SCL | IOC_PAD_FUNC_CTL_LOOP_BACK_MASK;
    HPM_IOC->PAD[IOC_PAD_PD24].PAD_CTL = IOC_PAD_PAD_CTL_OD_SET(1) | IOC_PAD_PAD_CTL_PE_SET(1) | IOC_PAD_PAD_CTL_PS_SET(1);

    HPM_IOC->PAD[IOC_PAD_PD25].FUNC_CTL = IOC_PD25_FUNC_CTL_I2C0_SDA;
    HPM_IOC->PAD[IOC_PAD_PD25].PAD_CTL = IOC_PAD_PAD_CTL_OD_SET(1) | IOC_PAD_PAD_CTL_PE_SET(1) | IOC_PAD_PAD_CTL_PS_SET(1);

    HPM_IOC->PAD[IOC_PAD_PB01].FUNC_CTL = IOC_PB01_FUNC_CTL_TRGM_P_30;

    HPM_IOC->PAD[IOC_PAD_PB00].FUNC_CTL = IOC_PB00_FUNC_CTL_TRGM_P_31;

    HPM_IOC->PAD[CPENN].FUNC_CTL = IOC_PA18_FUNC_CTL_GPIO_A_18;

    gpiom_set_pin_controller(HPM_GPIOM, GPIOM_ASSIGN_GPIOA, 18, gpiom_soc_gpio0);
    gpio_set_pin_input(HPM_GPIO0, GPIO_OE_GPIOA, 18);
    gpio_disable_pin_interrupt(HPM_GPIO0, GPIO_IE_GPIOA, 18);

    HPM_IOC->PAD[CP_INP].FUNC_CTL = IOC_PA17_FUNC_CTL_PWM2_P_1;

    HPM_IOC->PAD[S1].FUNC_CTL = IOC_PA12_FUNC_CTL_PWM1_P_4;

    HPM_IOC->PAD[S2].FUNC_CTL = IOC_PA13_FUNC_CTL_PWM1_P_5;

    HPM_IOC->PAD[S3].FUNC_CTL = IOC_PA14_FUNC_CTL_PWM1_P_6;

    HPM_IOC->PAD[S4].FUNC_CTL = IOC_PA15_FUNC_CTL_PWM1_P_7;

    HPM_IOC->PAD[JTDI].FUNC_CTL = IOC_PA05_FUNC_CTL_JTAG_TDI;

    HPM_IOC->PAD[JTDO].FUNC_CTL = IOC_PA04_FUNC_CTL_JTAG_TDO;

    HPM_IOC->PAD[JTCK].FUNC_CTL = IOC_PA06_FUNC_CTL_JTAG_TCK;

    HPM_IOC->PAD[JTMS].FUNC_CTL = IOC_PA07_FUNC_CTL_JTAG_TMS;

    HPM_IOC->PAD[IOC_PAD_PA10].FUNC_CTL = IOC_PA10_FUNC_CTL_UART2_DE;

    HPM_IOC->PAD[IOC_PAD_PA09].FUNC_CTL = IOC_PA09_FUNC_CTL_UART2_RXD;

    HPM_IOC->PAD[IOC_PAD_PA08].FUNC_CTL = IOC_PA08_FUNC_CTL_UART2_TXD;

    HPM_IOC->PAD[CP_INN].FUNC_CTL = IOC_PA19_FUNC_CTL_PWM2_P_3;

    HPM_IOC->PAD[CPENP].FUNC_CTL = IOC_PA16_FUNC_CTL_GPIO_A_16;

    gpiom_set_pin_controller(HPM_GPIOM, GPIOM_ASSIGN_GPIOA, 16, gpiom_soc_gpio0);
    gpio_set_pin_input(HPM_GPIO0, GPIO_OE_GPIOA, 16);
    gpio_disable_pin_interrupt(HPM_GPIO0, GPIO_IE_GPIOA, 16);

    HPM_IOC->PAD[IOC_PAD_PB14].FUNC_CTL = IOC_PB14_FUNC_CTL_MCAN1_RXD;

    HPM_IOC->PAD[IOC_PAD_PB15].FUNC_CTL = IOC_PB15_FUNC_CTL_MCAN1_TXD;

    HPM_IOC->PAD[IOC_PAD_PC13].FUNC_CTL = IOC_PC13_FUNC_CTL_MCAN1_STBY;

    HPM_IOC->PAD[IOC_PAD_PB13].FUNC_CTL = IOC_PB13_FUNC_CTL_SPI0_MOSI;

    HPM_IOC->PAD[IOC_PAD_PB04].FUNC_CTL = IOC_PB04_FUNC_CTL_SPI0_SCLK | IOC_PAD_FUNC_CTL_LOOP_BACK_MASK;

    HPM_IOC->PAD[IOC_PAD_PB03].FUNC_CTL = IOC_PB03_FUNC_CTL_SPI0_CS_3;

    HPM_IOC->PAD[LCD_DC].FUNC_CTL = IOC_PD27_FUNC_CTL_GPIO_D_27;

    gpiom_set_pin_controller(HPM_GPIOM, GPIOM_ASSIGN_GPIOD, 27, gpiom_soc_gpio0);
    gpio_set_pin_input(HPM_GPIO0, GPIO_OE_GPIOD, 27);
    gpio_disable_pin_interrupt(HPM_GPIO0, GPIO_IE_GPIOD, 27);

    HPM_IOC->PAD[LCD_RES].FUNC_CTL = IOC_PD26_FUNC_CTL_GPIO_D_26;

    gpiom_set_pin_controller(HPM_GPIOM, GPIOM_ASSIGN_GPIOD, 26, gpiom_soc_gpio0);
    gpio_set_pin_input(HPM_GPIO0, GPIO_OE_GPIOD, 26);
    gpio_disable_pin_interrupt(HPM_GPIO0, GPIO_IE_GPIOD, 26);

    HPM_IOC->PAD[LCD_BKL].FUNC_CTL = IOC_PA00_FUNC_CTL_PWM0_P_0;

    HPM_PIOC->PAD[BUZ].FUNC_CTL = PIOC_PY03_FUNC_CTL_PTMR_COMP_3;

    HPM_IOC->PAD[TSEN_ALERT].FUNC_CTL = IOC_PD23_FUNC_CTL_GPIO_D_23;

    gpiom_set_pin_controller(HPM_GPIOM, GPIOM_ASSIGN_GPIOD, 23, gpiom_soc_gpio0);
    gpio_set_pin_output(HPM_GPIO0, GPIO_OE_GPIOD, 23);
    gpio_write_pin(HPM_GPIO0, GPIO_DO_GPIOD, 23, 0);

    HPM_PIOC->PAD[LED1].FUNC_CTL = PIOC_PY00_FUNC_CTL_SOC_PY_00;
    HPM_IOC->PAD[LED1].FUNC_CTL = IOC_PY00_FUNC_CTL_GPIO_Y_00;

    gpiom_set_pin_controller(HPM_GPIOM, GPIOM_ASSIGN_GPIOY, 0, gpiom_soc_gpio0);
    gpio_set_pin_output(HPM_GPIO0, GPIO_OE_GPIOY, 0);
    gpio_write_pin(HPM_GPIO0, GPIO_DO_GPIOY, 0, 0);

    HPM_PIOC->PAD[LED2].FUNC_CTL = PIOC_PY01_FUNC_CTL_SOC_PY_01;
    HPM_IOC->PAD[LED2].FUNC_CTL = IOC_PY01_FUNC_CTL_GPIO_Y_01;

    gpiom_set_pin_controller(HPM_GPIOM, GPIOM_ASSIGN_GPIOY, 1, gpiom_soc_gpio0);
    gpio_set_pin_output(HPM_GPIO0, GPIO_OE_GPIOY, 1);
    gpio_write_pin(HPM_GPIO0, GPIO_DO_GPIOY, 1, 0);

    HPM_PIOC->PAD[LED3].FUNC_CTL = PIOC_PY02_FUNC_CTL_SOC_PY_02;
    HPM_IOC->PAD[LED3].FUNC_CTL = IOC_PY02_FUNC_CTL_GPIO_Y_02;

    gpiom_set_pin_controller(HPM_GPIOM, GPIOM_ASSIGN_GPIOY, 2, gpiom_soc_gpio0);
    gpio_set_pin_output(HPM_GPIO0, GPIO_OE_GPIOY, 2);
    gpio_write_pin(HPM_GPIO0, GPIO_DO_GPIOY, 2, 0);

    HPM_IOC->PAD[EEPROM_nWC].FUNC_CTL = IOC_PD22_FUNC_CTL_GPIO_D_22;

    gpiom_set_pin_controller(HPM_GPIOM, GPIOM_ASSIGN_GPIOD, 22, gpiom_soc_gpio0);
    gpio_set_pin_output(HPM_GPIO0, GPIO_OE_GPIOD, 22);
    gpio_write_pin(HPM_GPIO0, GPIO_DO_GPIOD, 22, 0);

    HPM_IOC->PAD[BTN2].FUNC_CTL = IOC_PD20_FUNC_CTL_GPIO_D_20;

    gpiom_set_pin_controller(HPM_GPIOM, GPIOM_ASSIGN_GPIOD, 20, gpiom_core0_fast);
    gpio_set_pin_input(HPM_FGPIO, GPIO_OE_GPIOD, 20);
    gpio_disable_pin_interrupt(HPM_FGPIO, GPIO_IE_GPIOD, 20);

    HPM_IOC->PAD[BTN1].FUNC_CTL = IOC_PD21_FUNC_CTL_GPIO_D_21;

    gpiom_set_pin_controller(HPM_GPIOM, GPIOM_ASSIGN_GPIOD, 21, gpiom_core0_fast);
    gpio_set_pin_input(HPM_FGPIO, GPIO_OE_GPIOD, 21);
    gpio_disable_pin_interrupt(HPM_FGPIO, GPIO_IE_GPIOD, 21);
}

void init_pwm_pins(void)
{
    HPM_IOC->PAD[S1].FUNC_CTL = IOC_PA12_FUNC_CTL_PWM1_P_4;
    HPM_IOC->PAD[S1].PAD_CTL = IOC_PAD_PAD_CTL_HYS_SET(0) | IOC_PAD_PAD_CTL_PE_SET(0) | IOC_PAD_PAD_CTL_DS_SET(5) | IOC_PAD_PAD_CTL_SR_SET(1) | IOC_PAD_PAD_CTL_SPD_SET(3) | IOC_PAD_PAD_CTL_OD_SET(0) | IOC_PAD_PAD_CTL_KE_SET(0);

    HPM_IOC->PAD[S2].FUNC_CTL = IOC_PA13_FUNC_CTL_PWM1_P_5;
    HPM_IOC->PAD[S2].PAD_CTL = IOC_PAD_PAD_CTL_HYS_SET(0) | IOC_PAD_PAD_CTL_PE_SET(0) | IOC_PAD_PAD_CTL_DS_SET(5) | IOC_PAD_PAD_CTL_OD_SET(0) | IOC_PAD_PAD_CTL_KE_SET(0) | IOC_PAD_PAD_CTL_SR_SET(1) | IOC_PAD_PAD_CTL_SPD_SET(3);

    HPM_IOC->PAD[S3].FUNC_CTL = IOC_PA14_FUNC_CTL_PWM1_P_6;
    HPM_IOC->PAD[S3].PAD_CTL = IOC_PAD_PAD_CTL_HYS_SET(0) | IOC_PAD_PAD_CTL_PE_SET(0) | IOC_PAD_PAD_CTL_DS_SET(5) | IOC_PAD_PAD_CTL_OD_SET(0) | IOC_PAD_PAD_CTL_KE_SET(0) | IOC_PAD_PAD_CTL_SR_SET(1) | IOC_PAD_PAD_CTL_SPD_SET(3);

    HPM_IOC->PAD[S4].FUNC_CTL = IOC_PA15_FUNC_CTL_PWM1_P_7;
    HPM_IOC->PAD[S4].PAD_CTL = IOC_PAD_PAD_CTL_HYS_SET(0) | IOC_PAD_PAD_CTL_PE_SET(0) | IOC_PAD_PAD_CTL_DS_SET(5) | IOC_PAD_PAD_CTL_OD_SET(0) | IOC_PAD_PAD_CTL_KE_SET(0) | IOC_PAD_PAD_CTL_SR_SET(1) | IOC_PAD_PAD_CTL_SPD_SET(3);
}

void init_trgm_out_as_synt_2_5(void)
{
    HPM_IOC->PAD[IOC_PAD_PB00].FUNC_CTL = IOC_PB00_FUNC_CTL_TRGM_P_31;
    HPM_IOC->PAD[IOC_PAD_PB00].PAD_CTL = IOC_PAD_PAD_CTL_HYS_SET(0) | IOC_PAD_PAD_CTL_PE_SET(0) | IOC_PAD_PAD_CTL_DS_SET(7) | IOC_PAD_PAD_CTL_OD_SET(0) | IOC_PAD_PAD_CTL_KE_SET(0) | IOC_PAD_PAD_CTL_SR_SET(1) | IOC_PAD_PAD_CTL_SPD_SET(3);

    HPM_IOC->PAD[IOC_PAD_PB01].FUNC_CTL = IOC_PB01_FUNC_CTL_TRGM_P_30;
    HPM_IOC->PAD[IOC_PAD_PB01].PAD_CTL = IOC_PAD_PAD_CTL_HYS_SET(0) | IOC_PAD_PAD_CTL_PE_SET(0) | IOC_PAD_PAD_CTL_DS_SET(7) | IOC_PAD_PAD_CTL_OD_SET(0) | IOC_PAD_PAD_CTL_KE_SET(0) | IOC_PAD_PAD_CTL_SR_SET(1) | IOC_PAD_PAD_CTL_SPD_SET(3);
    
    trgm_output_t trgm0_io_config0 = {0};
    trgm0_io_config0.invert = 0;
    trgm0_io_config0.type = trgm_output_same_as_input;
    trgm0_io_config0.input = HPM_TRGM0_INPUT_SRC_PWM1_TRGO_0;
    trgm_output_config(HPM_TRGM0, HPM_TRGM0_OUTPUT_SRC_TRGM0_P31, &trgm0_io_config0);
    
    trgm_enable_io_output(HPM_TRGM0, 1 << 31);
    
    trgm_output_t trgm0_io_config1 = {0};
    trgm0_io_config1.invert = 0;
    trgm0_io_config1.type = trgm_output_same_as_input;
    trgm0_io_config1.input = HPM_TRGM0_INPUT_SRC_PWM1_TRGO_1;
    trgm_output_config(HPM_TRGM0, HPM_TRGM0_OUTPUT_SRC_TRGM0_P30, &trgm0_io_config1);
    
    trgm_enable_io_output(HPM_TRGM0, 1 << 30);
}

void init_uart_pins(void)
{
    HPM_IOC->PAD[IOC_PAD_PA08].FUNC_CTL = IOC_PA08_FUNC_CTL_UART2_TXD;

    HPM_IOC->PAD[IOC_PAD_PA09].FUNC_CTL = IOC_PA09_FUNC_CTL_UART2_RXD;

    HPM_IOC->PAD[IOC_PAD_PA10].FUNC_CTL = IOC_PA10_FUNC_CTL_UART2_DE;
}

void lcd_init_pins(void)
{
    HPM_IOC->PAD[LCD_RES].FUNC_CTL = IOC_PD26_FUNC_CTL_GPIO_D_26;

    gpiom_set_pin_controller(HPM_GPIOM, GPIOM_ASSIGN_GPIOD, 26, gpiom_soc_gpio0);
    gpio_set_pin_output(HPM_GPIO0, GPIO_OE_GPIOD, 26);
    gpio_write_pin(HPM_GPIO0, GPIO_DO_GPIOD, 26, 1);

    HPM_IOC->PAD[LCD_BKL].FUNC_CTL = IOC_PA00_FUNC_CTL_GPIO_A_00;

    gpiom_set_pin_controller(HPM_GPIOM, GPIOM_ASSIGN_GPIOA, 0, gpiom_soc_gpio0);
    gpio_set_pin_output(HPM_GPIO0, GPIO_OE_GPIOA, 0);
    gpio_write_pin(HPM_GPIO0, GPIO_DO_GPIOA, 0, 1);

    HPM_IOC->PAD[LCD_DC].FUNC_CTL = IOC_PD27_FUNC_CTL_GPIO_D_27;

    gpiom_set_pin_controller(HPM_GPIOM, GPIOM_ASSIGN_GPIOD, 27, gpiom_core0_fast);
    gpio_set_pin_output(HPM_FGPIO, GPIO_OE_GPIOD, 27);
    gpio_write_pin(HPM_FGPIO, GPIO_DO_GPIOD, 27, 0);

    HPM_IOC->PAD[IOC_PAD_PB13].FUNC_CTL = IOC_PB13_FUNC_CTL_SPI0_MOSI;
    HPM_IOC->PAD[IOC_PAD_PB13].PAD_CTL = IOC_PAD_PAD_CTL_HYS_SET(1) | IOC_PAD_PAD_CTL_PE_SET(0) | IOC_PAD_PAD_CTL_SR_SET(1) | IOC_PAD_PAD_CTL_SPD_SET(3) | IOC_PAD_PAD_CTL_DS_SET(0) | IOC_PAD_PAD_CTL_KE_SET(0) | IOC_PAD_PAD_CTL_OD_SET(0);

    HPM_IOC->PAD[IOC_PAD_PB04].FUNC_CTL = IOC_PB04_FUNC_CTL_SPI0_SCLK | IOC_PAD_FUNC_CTL_LOOP_BACK_MASK;
    HPM_IOC->PAD[IOC_PAD_PB04].PAD_CTL = IOC_PAD_PAD_CTL_HYS_SET(0) | IOC_PAD_PAD_CTL_PE_SET(0) | IOC_PAD_PAD_CTL_DS_SET(0) | IOC_PAD_PAD_CTL_OD_SET(0) | IOC_PAD_PAD_CTL_KE_SET(0) | IOC_PAD_PAD_CTL_SR_SET(1) | IOC_PAD_PAD_CTL_SPD_SET(3);

    HPM_IOC->PAD[IOC_PAD_PB03].FUNC_CTL = IOC_PB03_FUNC_CTL_SPI0_CS_3;
    HPM_IOC->PAD[IOC_PAD_PB03].PAD_CTL = IOC_PAD_PAD_CTL_HYS_SET(0) | IOC_PAD_PAD_CTL_PE_SET(0) | IOC_PAD_PAD_CTL_DS_SET(0) | IOC_PAD_PAD_CTL_OD_SET(0) | IOC_PAD_PAD_CTL_KE_SET(0) | IOC_PAD_PAD_CTL_SR_SET(1) | IOC_PAD_PAD_CTL_SPD_SET(3);
}