#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b05fc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b06150 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1b11200 .functor NOT 1, L_0x1b3bf30, C4<0>, C4<0>, C4<0>;
L_0x1b3bc90 .functor XOR 1, L_0x1b3bb30, L_0x1b3bbf0, C4<0>, C4<0>;
L_0x1b3be20 .functor XOR 1, L_0x1b3bc90, L_0x1b3bd50, C4<0>, C4<0>;
v0x1b38020_0 .net *"_ivl_10", 0 0, L_0x1b3bd50;  1 drivers
v0x1b38120_0 .net *"_ivl_12", 0 0, L_0x1b3be20;  1 drivers
v0x1b38200_0 .net *"_ivl_2", 0 0, L_0x1b3abe0;  1 drivers
v0x1b382c0_0 .net *"_ivl_4", 0 0, L_0x1b3bb30;  1 drivers
v0x1b383a0_0 .net *"_ivl_6", 0 0, L_0x1b3bbf0;  1 drivers
v0x1b384d0_0 .net *"_ivl_8", 0 0, L_0x1b3bc90;  1 drivers
v0x1b385b0_0 .var "clk", 0 0;
v0x1b38650_0 .net "f_dut", 0 0, L_0x1b3b8d0;  1 drivers
v0x1b386f0_0 .net "f_ref", 0 0, L_0x1b396c0;  1 drivers
v0x1b38790_0 .var/2u "stats1", 159 0;
v0x1b38830_0 .var/2u "strobe", 0 0;
v0x1b388d0_0 .net "tb_match", 0 0, L_0x1b3bf30;  1 drivers
v0x1b38990_0 .net "tb_mismatch", 0 0, L_0x1b11200;  1 drivers
v0x1b38a50_0 .net "wavedrom_enable", 0 0, v0x1b356b0_0;  1 drivers
v0x1b38af0_0 .net "wavedrom_title", 511 0, v0x1b35770_0;  1 drivers
v0x1b38bc0_0 .net "x1", 0 0, v0x1b35830_0;  1 drivers
v0x1b38c60_0 .net "x2", 0 0, v0x1b358d0_0;  1 drivers
v0x1b38d00_0 .net "x3", 0 0, v0x1b359c0_0;  1 drivers
L_0x1b3abe0 .concat [ 1 0 0 0], L_0x1b396c0;
L_0x1b3bb30 .concat [ 1 0 0 0], L_0x1b396c0;
L_0x1b3bbf0 .concat [ 1 0 0 0], L_0x1b3b8d0;
L_0x1b3bd50 .concat [ 1 0 0 0], L_0x1b396c0;
L_0x1b3bf30 .cmp/eeq 1, L_0x1b3abe0, L_0x1b3be20;
S_0x1b062e0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1b06150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1af1e70 .functor NOT 1, v0x1b359c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b06a00 .functor AND 1, L_0x1af1e70, v0x1b358d0_0, C4<1>, C4<1>;
L_0x1b11270 .functor NOT 1, v0x1b35830_0, C4<0>, C4<0>, C4<0>;
L_0x1b38fa0 .functor AND 1, L_0x1b06a00, L_0x1b11270, C4<1>, C4<1>;
L_0x1b39070 .functor NOT 1, v0x1b359c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b390e0 .functor AND 1, L_0x1b39070, v0x1b358d0_0, C4<1>, C4<1>;
L_0x1b39190 .functor AND 1, L_0x1b390e0, v0x1b35830_0, C4<1>, C4<1>;
L_0x1b39250 .functor OR 1, L_0x1b38fa0, L_0x1b39190, C4<0>, C4<0>;
L_0x1b393b0 .functor NOT 1, v0x1b358d0_0, C4<0>, C4<0>, C4<0>;
L_0x1b39420 .functor AND 1, v0x1b359c0_0, L_0x1b393b0, C4<1>, C4<1>;
L_0x1b39540 .functor AND 1, L_0x1b39420, v0x1b35830_0, C4<1>, C4<1>;
L_0x1b395b0 .functor OR 1, L_0x1b39250, L_0x1b39540, C4<0>, C4<0>;
L_0x1b39730 .functor AND 1, v0x1b359c0_0, v0x1b358d0_0, C4<1>, C4<1>;
L_0x1b397a0 .functor AND 1, L_0x1b39730, v0x1b35830_0, C4<1>, C4<1>;
L_0x1b396c0 .functor OR 1, L_0x1b395b0, L_0x1b397a0, C4<0>, C4<0>;
v0x1b11470_0 .net *"_ivl_0", 0 0, L_0x1af1e70;  1 drivers
v0x1b11510_0 .net *"_ivl_10", 0 0, L_0x1b390e0;  1 drivers
v0x1af1ee0_0 .net *"_ivl_12", 0 0, L_0x1b39190;  1 drivers
v0x1b34010_0 .net *"_ivl_14", 0 0, L_0x1b39250;  1 drivers
v0x1b340f0_0 .net *"_ivl_16", 0 0, L_0x1b393b0;  1 drivers
v0x1b34220_0 .net *"_ivl_18", 0 0, L_0x1b39420;  1 drivers
v0x1b34300_0 .net *"_ivl_2", 0 0, L_0x1b06a00;  1 drivers
v0x1b343e0_0 .net *"_ivl_20", 0 0, L_0x1b39540;  1 drivers
v0x1b344c0_0 .net *"_ivl_22", 0 0, L_0x1b395b0;  1 drivers
v0x1b34630_0 .net *"_ivl_24", 0 0, L_0x1b39730;  1 drivers
v0x1b34710_0 .net *"_ivl_26", 0 0, L_0x1b397a0;  1 drivers
v0x1b347f0_0 .net *"_ivl_4", 0 0, L_0x1b11270;  1 drivers
v0x1b348d0_0 .net *"_ivl_6", 0 0, L_0x1b38fa0;  1 drivers
v0x1b349b0_0 .net *"_ivl_8", 0 0, L_0x1b39070;  1 drivers
v0x1b34a90_0 .net "f", 0 0, L_0x1b396c0;  alias, 1 drivers
v0x1b34b50_0 .net "x1", 0 0, v0x1b35830_0;  alias, 1 drivers
v0x1b34c10_0 .net "x2", 0 0, v0x1b358d0_0;  alias, 1 drivers
v0x1b34cd0_0 .net "x3", 0 0, v0x1b359c0_0;  alias, 1 drivers
S_0x1b34e10 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x1b06150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1b355f0_0 .net "clk", 0 0, v0x1b385b0_0;  1 drivers
v0x1b356b0_0 .var "wavedrom_enable", 0 0;
v0x1b35770_0 .var "wavedrom_title", 511 0;
v0x1b35830_0 .var "x1", 0 0;
v0x1b358d0_0 .var "x2", 0 0;
v0x1b359c0_0 .var "x3", 0 0;
E_0x1b00e60/0 .event negedge, v0x1b355f0_0;
E_0x1b00e60/1 .event posedge, v0x1b355f0_0;
E_0x1b00e60 .event/or E_0x1b00e60/0, E_0x1b00e60/1;
E_0x1b00bf0 .event negedge, v0x1b355f0_0;
E_0x1aeb9f0 .event posedge, v0x1b355f0_0;
S_0x1b350f0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1b34e10;
 .timescale -12 -12;
v0x1b352f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b353f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1b34e10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b35ac0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1b06150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1b399d0 .functor NOT 1, v0x1b359c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b39b50 .functor NOT 1, v0x1b358d0_0, C4<0>, C4<0>, C4<0>;
L_0x1b39cf0 .functor AND 1, L_0x1b399d0, L_0x1b39b50, C4<1>, C4<1>;
L_0x1b39e00 .functor NOT 1, v0x1b35830_0, C4<0>, C4<0>, C4<0>;
L_0x1b39fb0 .functor AND 1, L_0x1b39cf0, L_0x1b39e00, C4<1>, C4<1>;
L_0x1b3a0c0 .functor NOT 1, v0x1b359c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b3a170 .functor NOT 1, v0x1b358d0_0, C4<0>, C4<0>, C4<0>;
L_0x1b3a1e0 .functor AND 1, L_0x1b3a0c0, L_0x1b3a170, C4<1>, C4<1>;
L_0x1b3a340 .functor AND 1, L_0x1b3a1e0, v0x1b35830_0, C4<1>, C4<1>;
L_0x1b3a400 .functor OR 1, L_0x1b39fb0, L_0x1b3a340, C4<0>, C4<0>;
L_0x1b3a570 .functor NOT 1, v0x1b359c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b3a5e0 .functor AND 1, L_0x1b3a570, v0x1b358d0_0, C4<1>, C4<1>;
L_0x1b3a6c0 .functor NOT 1, v0x1b35830_0, C4<0>, C4<0>, C4<0>;
L_0x1b3a730 .functor AND 1, L_0x1b3a5e0, L_0x1b3a6c0, C4<1>, C4<1>;
L_0x1b3a650 .functor OR 1, L_0x1b3a400, L_0x1b3a730, C4<0>, C4<0>;
L_0x1b3a960 .functor NOT 1, v0x1b359c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b3aa60 .functor AND 1, L_0x1b3a960, v0x1b358d0_0, C4<1>, C4<1>;
L_0x1b3ab20 .functor AND 1, L_0x1b3aa60, v0x1b35830_0, C4<1>, C4<1>;
L_0x1b3ac80 .functor OR 1, L_0x1b3a650, L_0x1b3ab20, C4<0>, C4<0>;
L_0x1b3ad90 .functor NOT 1, v0x1b358d0_0, C4<0>, C4<0>, C4<0>;
L_0x1b3aeb0 .functor AND 1, v0x1b359c0_0, L_0x1b3ad90, C4<1>, C4<1>;
L_0x1b3af70 .functor AND 1, L_0x1b3aeb0, v0x1b35830_0, C4<1>, C4<1>;
L_0x1b3b0f0 .functor OR 1, L_0x1b3ac80, L_0x1b3af70, C4<0>, C4<0>;
L_0x1b3b200 .functor AND 1, v0x1b359c0_0, v0x1b358d0_0, C4<1>, C4<1>;
L_0x1b3b340 .functor NOT 1, v0x1b35830_0, C4<0>, C4<0>, C4<0>;
L_0x1b3b3b0 .functor AND 1, L_0x1b3b200, L_0x1b3b340, C4<1>, C4<1>;
L_0x1b3b5a0 .functor OR 1, L_0x1b3b0f0, L_0x1b3b3b0, C4<0>, C4<0>;
L_0x1b3b6b0 .functor AND 1, v0x1b359c0_0, v0x1b358d0_0, C4<1>, C4<1>;
L_0x1b3b810 .functor AND 1, L_0x1b3b6b0, v0x1b35830_0, C4<1>, C4<1>;
L_0x1b3b8d0 .functor OR 1, L_0x1b3b5a0, L_0x1b3b810, C4<0>, C4<0>;
v0x1b35cd0_0 .net *"_ivl_0", 0 0, L_0x1b399d0;  1 drivers
v0x1b35db0_0 .net *"_ivl_10", 0 0, L_0x1b3a0c0;  1 drivers
v0x1b35e90_0 .net *"_ivl_12", 0 0, L_0x1b3a170;  1 drivers
v0x1b35f80_0 .net *"_ivl_14", 0 0, L_0x1b3a1e0;  1 drivers
v0x1b36060_0 .net *"_ivl_16", 0 0, L_0x1b3a340;  1 drivers
v0x1b36190_0 .net *"_ivl_18", 0 0, L_0x1b3a400;  1 drivers
v0x1b36270_0 .net *"_ivl_2", 0 0, L_0x1b39b50;  1 drivers
v0x1b36350_0 .net *"_ivl_20", 0 0, L_0x1b3a570;  1 drivers
v0x1b36430_0 .net *"_ivl_22", 0 0, L_0x1b3a5e0;  1 drivers
v0x1b365a0_0 .net *"_ivl_24", 0 0, L_0x1b3a6c0;  1 drivers
v0x1b36680_0 .net *"_ivl_26", 0 0, L_0x1b3a730;  1 drivers
v0x1b36760_0 .net *"_ivl_28", 0 0, L_0x1b3a650;  1 drivers
v0x1b36840_0 .net *"_ivl_30", 0 0, L_0x1b3a960;  1 drivers
v0x1b36920_0 .net *"_ivl_32", 0 0, L_0x1b3aa60;  1 drivers
v0x1b36a00_0 .net *"_ivl_34", 0 0, L_0x1b3ab20;  1 drivers
v0x1b36ae0_0 .net *"_ivl_36", 0 0, L_0x1b3ac80;  1 drivers
v0x1b36bc0_0 .net *"_ivl_38", 0 0, L_0x1b3ad90;  1 drivers
v0x1b36db0_0 .net *"_ivl_4", 0 0, L_0x1b39cf0;  1 drivers
v0x1b36e90_0 .net *"_ivl_40", 0 0, L_0x1b3aeb0;  1 drivers
v0x1b36f70_0 .net *"_ivl_42", 0 0, L_0x1b3af70;  1 drivers
v0x1b37050_0 .net *"_ivl_44", 0 0, L_0x1b3b0f0;  1 drivers
v0x1b37130_0 .net *"_ivl_46", 0 0, L_0x1b3b200;  1 drivers
v0x1b37210_0 .net *"_ivl_48", 0 0, L_0x1b3b340;  1 drivers
v0x1b372f0_0 .net *"_ivl_50", 0 0, L_0x1b3b3b0;  1 drivers
v0x1b373d0_0 .net *"_ivl_52", 0 0, L_0x1b3b5a0;  1 drivers
v0x1b374b0_0 .net *"_ivl_54", 0 0, L_0x1b3b6b0;  1 drivers
v0x1b37590_0 .net *"_ivl_56", 0 0, L_0x1b3b810;  1 drivers
v0x1b37670_0 .net *"_ivl_6", 0 0, L_0x1b39e00;  1 drivers
v0x1b37750_0 .net *"_ivl_8", 0 0, L_0x1b39fb0;  1 drivers
v0x1b37830_0 .net "f", 0 0, L_0x1b3b8d0;  alias, 1 drivers
v0x1b378f0_0 .net "x1", 0 0, v0x1b35830_0;  alias, 1 drivers
v0x1b37990_0 .net "x2", 0 0, v0x1b358d0_0;  alias, 1 drivers
v0x1b37a80_0 .net "x3", 0 0, v0x1b359c0_0;  alias, 1 drivers
S_0x1b37e00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x1b06150;
 .timescale -12 -12;
E_0x1b010b0 .event anyedge, v0x1b38830_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b38830_0;
    %nor/r;
    %assign/vec4 v0x1b38830_0, 0;
    %wait E_0x1b010b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b34e10;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1b35830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b358d0_0, 0;
    %assign/vec4 v0x1b359c0_0, 0;
    %wait E_0x1b00bf0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1aeb9f0;
    %load/vec4 v0x1b359c0_0;
    %load/vec4 v0x1b358d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b35830_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1b35830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b358d0_0, 0;
    %assign/vec4 v0x1b359c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1b00bf0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b353f0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b00e60;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1b35830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b358d0_0, 0;
    %assign/vec4 v0x1b359c0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b06150;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b385b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b38830_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b06150;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b385b0_0;
    %inv;
    %store/vec4 v0x1b385b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b06150;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b355f0_0, v0x1b38990_0, v0x1b38d00_0, v0x1b38c60_0, v0x1b38bc0_0, v0x1b386f0_0, v0x1b38650_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b06150;
T_7 ;
    %load/vec4 v0x1b38790_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b38790_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b38790_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b38790_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b38790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b38790_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b38790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b06150;
T_8 ;
    %wait E_0x1b00e60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b38790_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b38790_0, 4, 32;
    %load/vec4 v0x1b388d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b38790_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b38790_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b38790_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b38790_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b386f0_0;
    %load/vec4 v0x1b386f0_0;
    %load/vec4 v0x1b38650_0;
    %xor;
    %load/vec4 v0x1b386f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b38790_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b38790_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b38790_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b38790_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/human/truthtable1/iter1/response2/top_module.sv";
