

================================================================
== Vitis HLS Report for 'insert_point_Pipeline_VITIS_LOOP_267_1'
================================================================
* Date:           Tue Oct  4 21:03:48 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  12.538 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       46|     1134|  0.828 us|  20.412 us|   46|  1134|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_267_1  |       44|     1132|        46|          8|          8|  0 ~ 136|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 8, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%merge_1 = alloca i32 1"   --->   Operation 49 'alloca' 'merge_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%merge_2 = alloca i32 1"   --->   Operation 50 'alloca' 'merge_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%score = alloca i32 1"   --->   Operation 51 'alloca' 'score' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_other_1 = alloca i32 1"   --->   Operation 52 'alloca' 'tmp_other_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%k_real_1 = alloca i32 1"   --->   Operation 53 'alloca' 'k_real_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_score = alloca i32 1"   --->   Operation 54 'alloca' 'tmp_score' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_other = alloca i32 1"   --->   Operation 55 'alloca' 'tmp_other' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln248_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln248_1"   --->   Operation 56 'read' 'zext_ln248_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %tmp_other"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %tmp_score"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 1, i32 %k_real_1"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %tmp_other_1"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %score"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %merge_2"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %merge_1"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond16"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%i_real_3 = load i32 %tmp_other_1" [detector_solid/abs_solid_detector.cpp:256]   --->   Operation 65 'load' 'i_real_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (2.47ns)   --->   "%icmp_ln1073 = icmp_slt  i32 %i_real_3, i32 15"   --->   Operation 66 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln267 = br i1 %icmp_ln1073, void %insert_point_label6.exitStub, void %for.body23_ifconv" [detector_solid/abs_solid_detector.cpp:267]   --->   Operation 67 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%k_real_1_load = load i32 %k_real_1" [detector_solid/abs_solid_detector.cpp:256]   --->   Operation 68 'load' 'k_real_1_load' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i32 %k_real_1_load" [detector_solid/abs_solid_detector.cpp:256]   --->   Operation 69 'trunc' 'trunc_ln256' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %i_real_3, i32 1, i32 9" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 70 'partselect' 'lshr_ln' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.82ns)   --->   "%add_ln300 = add i9 %zext_ln248_1_read, i9 %lshr_ln" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 71 'add' 'add_ln300' <Predicate = (icmp_ln1073)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_103 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln300, i3 0" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 72 'bitconcatenate' 'tmp_103' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i12 %tmp_103" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 73 'zext' 'zext_ln300' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%regions_min_0_addr_1 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln300" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 74 'getelementptr' 'regions_min_0_addr_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%regions_min_1_addr_1 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln300" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 75 'getelementptr' 'regions_min_1_addr_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%regions_max_0_addr_1 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln300" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 76 'getelementptr' 'regions_max_0_addr_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%regions_max_1_addr_1 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln300" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 77 'getelementptr' 'regions_max_1_addr_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%regions_center_0_addr = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln300" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 78 'getelementptr' 'regions_center_0_addr' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%regions_center_1_addr = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln300" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 79 'getelementptr' 'regions_center_1_addr' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (3.25ns)   --->   "%regions_center_0_load = load i12 %regions_center_0_addr" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 80 'load' 'regions_center_0_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 81 [2/2] (3.25ns)   --->   "%regions_center_1_load = load i12 %regions_center_1_addr" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 81 'load' 'regions_center_1_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%lshr_ln295_1 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %k_real_1_load, i32 1, i32 9" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 82 'partselect' 'lshr_ln295_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.82ns)   --->   "%add_ln301 = add i9 %zext_ln248_1_read, i9 %lshr_ln295_1" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 83 'add' 'add_ln301' <Predicate = (icmp_ln1073)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_104 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln301, i3 0" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 84 'bitconcatenate' 'tmp_104' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i12 %tmp_104" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 85 'zext' 'zext_ln301' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%regions_min_0_addr_2 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln301" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 86 'getelementptr' 'regions_min_0_addr_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%regions_min_1_addr_2 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln301" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 87 'getelementptr' 'regions_min_1_addr_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%regions_max_0_addr_2 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln301" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 88 'getelementptr' 'regions_max_0_addr_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%regions_max_1_addr_2 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln301" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 89 'getelementptr' 'regions_max_1_addr_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%regions_center_0_addr_2 = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln301" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 90 'getelementptr' 'regions_center_0_addr_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%regions_center_1_addr_2 = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln301" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 91 'getelementptr' 'regions_center_1_addr_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (3.25ns)   --->   "%regions_center_0_load_1 = load i12 %regions_center_0_addr_2" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 92 'load' 'regions_center_0_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 93 [2/2] (3.25ns)   --->   "%regions_center_1_load_1 = load i12 %regions_center_1_addr_2" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 93 'load' 'regions_center_1_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 94 [2/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 94 'load' 'regions_max_0_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 95 [2/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 95 'load' 'regions_max_1_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 96 [2/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 96 'load' 'regions_min_0_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 97 [2/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 97 'load' 'regions_min_1_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 98 [2/2] (3.25ns)   --->   "%regions_max_0_load_1 = load i12 %regions_max_0_addr_2" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 98 'load' 'regions_max_0_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 99 [2/2] (3.25ns)   --->   "%regions_max_1_load_1 = load i12 %regions_max_1_addr_2" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 99 'load' 'regions_max_1_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 100 [2/2] (3.25ns)   --->   "%regions_min_0_load_1 = load i12 %regions_min_0_addr_2" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 100 'load' 'regions_min_0_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 101 [2/2] (3.25ns)   --->   "%regions_min_1_load_1 = load i12 %regions_min_1_addr_2" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 101 'load' 'regions_min_1_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 102 [1/1] (2.47ns)   --->   "%icmp_ln1065 = icmp_eq  i32 %k_real_1_load, i32 15"   --->   Operation 102 'icmp' 'icmp_ln1065' <Predicate = (icmp_ln1073)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (2.55ns)   --->   "%k_real = add i32 %i_real_3, i32 2" [detector_solid/abs_solid_detector.cpp:331]   --->   Operation 103 'add' 'k_real' <Predicate = (icmp_ln1073)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (2.55ns)   --->   "%k_real_2 = add i32 %k_real_1_load, i32 1" [detector_solid/abs_solid_detector.cpp:347]   --->   Operation 104 'add' 'k_real_2' <Predicate = (icmp_ln1073)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.69ns)   --->   "%k_real_3 = select i1 %icmp_ln1065, i32 %k_real, i32 %k_real_2"   --->   Operation 105 'select' 'k_real_3' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln267 = store i32 %k_real_3, i32 %k_real_1" [detector_solid/abs_solid_detector.cpp:267]   --->   Operation 106 'store' 'store_ln267' <Predicate = (icmp_ln1073)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 10.2>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln256_1 = trunc i32 %i_real_3" [detector_solid/abs_solid_detector.cpp:256]   --->   Operation 107 'trunc' 'trunc_ln256_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln300 = or i12 %tmp_103, i12 1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 108 'or' 'or_ln300' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln300_1 = zext i12 %or_ln300" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 109 'zext' 'zext_ln300_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%regions_min_0_addr = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln300_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 110 'getelementptr' 'regions_min_0_addr' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%regions_min_1_addr = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln300_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 111 'getelementptr' 'regions_min_1_addr' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%regions_max_0_addr = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln300_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 112 'getelementptr' 'regions_max_0_addr' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%regions_max_1_addr = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln300_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 113 'getelementptr' 'regions_max_1_addr' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%regions_center_0_addr_1 = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln300_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 114 'getelementptr' 'regions_center_0_addr_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%regions_center_1_addr_1 = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln300_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 115 'getelementptr' 'regions_center_1_addr_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 116 [1/2] (3.25ns)   --->   "%regions_center_0_load = load i12 %regions_center_0_addr" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 116 'load' 'regions_center_0_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 117 [1/2] (3.25ns)   --->   "%regions_center_1_load = load i12 %regions_center_1_addr" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 117 'load' 'regions_center_1_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 118 [1/1] (1.58ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load, i32 %regions_center_1_load, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 118 'mux' 'tmp_s' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln301 = or i12 %tmp_104, i12 1" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 119 'or' 'or_ln301' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln301_1 = zext i12 %or_ln301" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 120 'zext' 'zext_ln301_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%regions_min_0_addr_4 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln301_1" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 121 'getelementptr' 'regions_min_0_addr_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%regions_min_1_addr_4 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln301_1" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 122 'getelementptr' 'regions_min_1_addr_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%regions_max_0_addr_4 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln301_1" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 123 'getelementptr' 'regions_max_0_addr_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%regions_max_1_addr_4 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln301_1" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 124 'getelementptr' 'regions_max_1_addr_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%regions_center_0_addr_4 = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln301_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 125 'getelementptr' 'regions_center_0_addr_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%regions_center_1_addr_4 = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln301_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 126 'getelementptr' 'regions_center_1_addr_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 127 [1/2] (3.25ns)   --->   "%regions_center_0_load_1 = load i12 %regions_center_0_addr_2" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 127 'load' 'regions_center_0_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 128 [1/2] (3.25ns)   --->   "%regions_center_1_load_1 = load i12 %regions_center_1_addr_2" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 128 'load' 'regions_center_1_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 129 [1/1] (1.58ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_1, i32 %regions_center_1_load_1, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 129 'mux' 'tmp_2' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/2] (3.25ns)   --->   "%regions_max_0_load = load i12 %regions_max_0_addr_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 130 'load' 'regions_max_0_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 131 [1/2] (3.25ns)   --->   "%regions_max_1_load = load i12 %regions_max_1_addr_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 131 'load' 'regions_max_1_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 132 [1/1] (1.58ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load, i32 %regions_max_1_load, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 132 'mux' 'tmp_3' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/2] (3.25ns)   --->   "%regions_min_0_load = load i12 %regions_min_0_addr_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 133 'load' 'regions_min_0_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 134 [1/2] (3.25ns)   --->   "%regions_min_1_load = load i12 %regions_min_1_addr_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 134 'load' 'regions_min_1_load' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 135 [1/1] (1.58ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load, i32 %regions_min_1_load, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 135 'mux' 'tmp_4' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/2] (3.25ns)   --->   "%regions_max_0_load_1 = load i12 %regions_max_0_addr_2" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 136 'load' 'regions_max_0_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 137 [1/2] (3.25ns)   --->   "%regions_max_1_load_1 = load i12 %regions_max_1_addr_2" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 137 'load' 'regions_max_1_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 138 [1/1] (1.58ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_1, i32 %regions_max_1_load_1, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 138 'mux' 'tmp_5' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/2] (3.25ns)   --->   "%regions_min_0_load_1 = load i12 %regions_min_0_addr_2" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 139 'load' 'regions_min_0_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 140 [1/2] (3.25ns)   --->   "%regions_min_1_load_1 = load i12 %regions_min_1_addr_2" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 140 'load' 'regions_min_1_load_1' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 141 [1/1] (1.58ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_1, i32 %regions_min_1_load_1, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 141 'mux' 'tmp_6' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [2/2] (5.43ns)   --->   "%tmp_57 = fcmp_olt  i32 %tmp_4, i32 %tmp_6" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 142 'fcmp' 'tmp_57' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [2/2] (3.25ns)   --->   "%regions_center_0_load_2 = load i12 %regions_center_0_addr_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 143 'load' 'regions_center_0_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 144 [2/2] (3.25ns)   --->   "%regions_center_1_load_2 = load i12 %regions_center_1_addr_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 144 'load' 'regions_center_1_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 145 [2/2] (3.25ns)   --->   "%regions_center_0_load_3 = load i12 %regions_center_0_addr_4" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 145 'load' 'regions_center_0_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 146 [2/2] (3.25ns)   --->   "%regions_center_1_load_3 = load i12 %regions_center_1_addr_4" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 146 'load' 'regions_center_1_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 147 [2/2] (3.25ns)   --->   "%regions_max_0_load_2 = load i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 147 'load' 'regions_max_0_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 148 [2/2] (3.25ns)   --->   "%regions_max_1_load_2 = load i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 148 'load' 'regions_max_1_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 149 [2/2] (3.25ns)   --->   "%regions_min_0_load_2 = load i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 149 'load' 'regions_min_0_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 150 [2/2] (3.25ns)   --->   "%regions_min_1_load_2 = load i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 150 'load' 'regions_min_1_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 151 [2/2] (3.25ns)   --->   "%regions_max_0_load_3 = load i12 %regions_max_0_addr_4" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 151 'load' 'regions_max_0_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 152 [2/2] (3.25ns)   --->   "%regions_max_1_load_3 = load i12 %regions_max_1_addr_4" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 152 'load' 'regions_max_1_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 153 [2/2] (3.25ns)   --->   "%regions_min_0_load_3 = load i12 %regions_min_0_addr_4" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 153 'load' 'regions_min_0_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 154 [2/2] (3.25ns)   --->   "%regions_min_1_load_3 = load i12 %regions_min_1_addr_4" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 154 'load' 'regions_min_1_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 10.5>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%or_ln300_1 = or i12 %tmp_103, i12 2" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 155 'or' 'or_ln300_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln300_2 = zext i12 %or_ln300_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 156 'zext' 'zext_ln300_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%regions_min_0_addr_3 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln300_2" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 157 'getelementptr' 'regions_min_0_addr_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%regions_min_1_addr_3 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln300_2" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 158 'getelementptr' 'regions_min_1_addr_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%regions_max_0_addr_3 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln300_2" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 159 'getelementptr' 'regions_max_0_addr_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%regions_max_1_addr_3 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln300_2" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 160 'getelementptr' 'regions_max_1_addr_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%regions_center_0_addr_3 = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln300_2" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 161 'getelementptr' 'regions_center_0_addr_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%regions_center_1_addr_3 = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln300_2" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 162 'getelementptr' 'regions_center_1_addr_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%or_ln301_1 = or i12 %tmp_104, i12 2" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 163 'or' 'or_ln301_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln301_2 = zext i12 %or_ln301_1" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 164 'zext' 'zext_ln301_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%regions_min_0_addr_6 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln301_2" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 165 'getelementptr' 'regions_min_0_addr_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%regions_min_1_addr_6 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln301_2" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 166 'getelementptr' 'regions_min_1_addr_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%regions_max_0_addr_6 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln301_2" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 167 'getelementptr' 'regions_max_0_addr_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%regions_max_1_addr_6 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln301_2" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 168 'getelementptr' 'regions_max_1_addr_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%regions_center_0_addr_6 = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln301_2" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 169 'getelementptr' 'regions_center_0_addr_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%regions_center_1_addr_6 = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln301_2" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 170 'getelementptr' 'regions_center_1_addr_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 171 [4/4] (10.5ns)   --->   "%d = fsub i32 %tmp_s, i32 %tmp_2" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 171 'fsub' 'd' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [4/4] (10.5ns)   --->   "%d1 = fsub i32 %tmp_3, i32 %tmp_4" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 172 'fsub' 'd1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [4/4] (10.5ns)   --->   "%d2 = fsub i32 %tmp_5, i32 %tmp_6" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 173 'fsub' 'd2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln303 = bitcast i32 %tmp_4" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 174 'bitcast' 'bitcast_ln303' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 175 'partselect' 'tmp_55' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln303 = trunc i32 %bitcast_ln303" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 176 'trunc' 'trunc_ln303' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln303_1 = bitcast i32 %tmp_6" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 177 'bitcast' 'bitcast_ln303_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 178 'partselect' 'tmp_56' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln303_1 = trunc i32 %bitcast_ln303_1" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 179 'trunc' 'trunc_ln303_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (1.55ns)   --->   "%icmp_ln303 = icmp_ne  i8 %tmp_55, i8 255" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 180 'icmp' 'icmp_ln303' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (2.44ns)   --->   "%icmp_ln303_1 = icmp_eq  i23 %trunc_ln303, i23 0" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 181 'icmp' 'icmp_ln303_1' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_1)   --->   "%or_ln303 = or i1 %icmp_ln303_1, i1 %icmp_ln303" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 182 'or' 'or_ln303' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (1.55ns)   --->   "%icmp_ln303_2 = icmp_ne  i8 %tmp_56, i8 255" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 183 'icmp' 'icmp_ln303_2' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (2.44ns)   --->   "%icmp_ln303_3 = icmp_eq  i23 %trunc_ln303_1, i23 0" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 184 'icmp' 'icmp_ln303_3' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_1)   --->   "%or_ln303_1 = or i1 %icmp_ln303_3, i1 %icmp_ln303_2" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 185 'or' 'or_ln303_1' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_1)   --->   "%and_ln303 = and i1 %or_ln303, i1 %or_ln303_1" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 186 'and' 'and_ln303' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/2] (5.43ns)   --->   "%tmp_57 = fcmp_olt  i32 %tmp_4, i32 %tmp_6" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 187 'fcmp' 'tmp_57' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln303_1 = and i1 %and_ln303, i1 %tmp_57" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 188 'and' 'and_ln303_1' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [4/4] (10.5ns)   --->   "%sub = fsub i32 %tmp_6, i32 %tmp_4" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 189 'fsub' 'sub' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [4/4] (10.5ns)   --->   "%sub2 = fsub i32 %tmp_4, i32 %tmp_6" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 190 'fsub' 'sub2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/2] (3.25ns)   --->   "%regions_center_0_load_2 = load i12 %regions_center_0_addr_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 191 'load' 'regions_center_0_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 192 [1/2] (3.25ns)   --->   "%regions_center_1_load_2 = load i12 %regions_center_1_addr_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 192 'load' 'regions_center_1_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 193 [1/1] (1.58ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_2, i32 %regions_center_1_load_2, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 193 'mux' 'tmp_7' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/2] (3.25ns)   --->   "%regions_center_0_load_3 = load i12 %regions_center_0_addr_4" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 194 'load' 'regions_center_0_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 195 [1/2] (3.25ns)   --->   "%regions_center_1_load_3 = load i12 %regions_center_1_addr_4" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 195 'load' 'regions_center_1_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 196 [1/1] (1.58ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_3, i32 %regions_center_1_load_3, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 196 'mux' 'tmp_8' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/2] (3.25ns)   --->   "%regions_max_0_load_2 = load i12 %regions_max_0_addr" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 197 'load' 'regions_max_0_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 198 [1/2] (3.25ns)   --->   "%regions_max_1_load_2 = load i12 %regions_max_1_addr" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 198 'load' 'regions_max_1_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 199 [1/1] (1.58ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_2, i32 %regions_max_1_load_2, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 199 'mux' 'tmp_9' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/2] (3.25ns)   --->   "%regions_min_0_load_2 = load i12 %regions_min_0_addr" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 200 'load' 'regions_min_0_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 201 [1/2] (3.25ns)   --->   "%regions_min_1_load_2 = load i12 %regions_min_1_addr" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 201 'load' 'regions_min_1_load_2' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 202 [1/1] (1.58ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_2, i32 %regions_min_1_load_2, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 202 'mux' 'tmp_1' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/2] (3.25ns)   --->   "%regions_max_0_load_3 = load i12 %regions_max_0_addr_4" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 203 'load' 'regions_max_0_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 204 [1/2] (3.25ns)   --->   "%regions_max_1_load_3 = load i12 %regions_max_1_addr_4" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 204 'load' 'regions_max_1_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 205 [1/1] (1.58ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_3, i32 %regions_max_1_load_3, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 205 'mux' 'tmp_10' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/2] (3.25ns)   --->   "%regions_min_0_load_3 = load i12 %regions_min_0_addr_4" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 206 'load' 'regions_min_0_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 207 [1/2] (3.25ns)   --->   "%regions_min_1_load_3 = load i12 %regions_min_1_addr_4" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 207 'load' 'regions_min_1_load_3' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 208 [1/1] (1.58ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_3, i32 %regions_min_1_load_3, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 208 'mux' 'tmp_11' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [2/2] (5.43ns)   --->   "%tmp_62 = fcmp_olt  i32 %tmp_1, i32 %tmp_11" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 209 'fcmp' 'tmp_62' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [2/2] (3.25ns)   --->   "%regions_center_0_load_4 = load i12 %regions_center_0_addr_3" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 210 'load' 'regions_center_0_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 211 [2/2] (3.25ns)   --->   "%regions_center_1_load_4 = load i12 %regions_center_1_addr_3" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 211 'load' 'regions_center_1_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 212 [2/2] (3.25ns)   --->   "%regions_center_0_load_5 = load i12 %regions_center_0_addr_6" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 212 'load' 'regions_center_0_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 213 [2/2] (3.25ns)   --->   "%regions_center_1_load_5 = load i12 %regions_center_1_addr_6" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 213 'load' 'regions_center_1_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 214 [2/2] (3.25ns)   --->   "%regions_max_0_load_4 = load i12 %regions_max_0_addr_3" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 214 'load' 'regions_max_0_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 215 [2/2] (3.25ns)   --->   "%regions_max_1_load_4 = load i12 %regions_max_1_addr_3" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 215 'load' 'regions_max_1_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 216 [2/2] (3.25ns)   --->   "%regions_min_0_load_4 = load i12 %regions_min_0_addr_3" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 216 'load' 'regions_min_0_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 217 [2/2] (3.25ns)   --->   "%regions_min_1_load_4 = load i12 %regions_min_1_addr_3" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 217 'load' 'regions_min_1_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 218 [2/2] (3.25ns)   --->   "%regions_max_0_load_5 = load i12 %regions_max_0_addr_6" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 218 'load' 'regions_max_0_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 219 [2/2] (3.25ns)   --->   "%regions_max_1_load_5 = load i12 %regions_max_1_addr_6" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 219 'load' 'regions_max_1_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 220 [2/2] (3.25ns)   --->   "%regions_min_0_load_5 = load i12 %regions_min_0_addr_6" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 220 'load' 'regions_min_0_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 221 [2/2] (3.25ns)   --->   "%regions_min_1_load_5 = load i12 %regions_min_1_addr_6" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 221 'load' 'regions_min_1_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 10.5>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%or_ln300_2 = or i12 %tmp_103, i12 3" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 222 'or' 'or_ln300_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln300_3 = zext i12 %or_ln300_2" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 223 'zext' 'zext_ln300_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%regions_min_0_addr_5 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln300_3" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 224 'getelementptr' 'regions_min_0_addr_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%regions_min_1_addr_5 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln300_3" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 225 'getelementptr' 'regions_min_1_addr_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%regions_max_0_addr_5 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln300_3" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 226 'getelementptr' 'regions_max_0_addr_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%regions_max_1_addr_5 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln300_3" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 227 'getelementptr' 'regions_max_1_addr_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%regions_center_0_addr_5 = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln300_3" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 228 'getelementptr' 'regions_center_0_addr_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%regions_center_1_addr_5 = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln300_3" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 229 'getelementptr' 'regions_center_1_addr_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%or_ln301_2 = or i12 %tmp_104, i12 3" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 230 'or' 'or_ln301_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln301_3 = zext i12 %or_ln301_2" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 231 'zext' 'zext_ln301_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%regions_min_0_addr_8 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln301_3" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 232 'getelementptr' 'regions_min_0_addr_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%regions_min_1_addr_8 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln301_3" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 233 'getelementptr' 'regions_min_1_addr_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%regions_max_0_addr_8 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln301_3" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 234 'getelementptr' 'regions_max_0_addr_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%regions_max_1_addr_8 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln301_3" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 235 'getelementptr' 'regions_max_1_addr_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%regions_center_0_addr_8 = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln301_3" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 236 'getelementptr' 'regions_center_0_addr_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%regions_center_1_addr_8 = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln301_3" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 237 'getelementptr' 'regions_center_1_addr_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 238 [3/4] (10.5ns)   --->   "%d = fsub i32 %tmp_s, i32 %tmp_2" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 238 'fsub' 'd' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [3/4] (10.5ns)   --->   "%d1 = fsub i32 %tmp_3, i32 %tmp_4" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 239 'fsub' 'd1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [3/4] (10.5ns)   --->   "%d2 = fsub i32 %tmp_5, i32 %tmp_6" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 240 'fsub' 'd2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [3/4] (10.5ns)   --->   "%sub = fsub i32 %tmp_6, i32 %tmp_4" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 241 'fsub' 'sub' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [3/4] (10.5ns)   --->   "%sub2 = fsub i32 %tmp_4, i32 %tmp_6" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 242 'fsub' 'sub2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [4/4] (10.5ns)   --->   "%d_1 = fsub i32 %tmp_7, i32 %tmp_8" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 243 'fsub' 'd_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [4/4] (10.5ns)   --->   "%d1_1 = fsub i32 %tmp_9, i32 %tmp_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 244 'fsub' 'd1_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [4/4] (10.5ns)   --->   "%d2_1 = fsub i32 %tmp_10, i32 %tmp_11" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 245 'fsub' 'd2_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%bitcast_ln303_2 = bitcast i32 %tmp_1" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 246 'bitcast' 'bitcast_ln303_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 247 'partselect' 'tmp_60' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln303_2 = trunc i32 %bitcast_ln303_2" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 248 'trunc' 'trunc_ln303_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%bitcast_ln303_3 = bitcast i32 %tmp_11" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 249 'bitcast' 'bitcast_ln303_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_3, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 250 'partselect' 'tmp_61' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln303_3 = trunc i32 %bitcast_ln303_3" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 251 'trunc' 'trunc_ln303_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (1.55ns)   --->   "%icmp_ln303_4 = icmp_ne  i8 %tmp_60, i8 255" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 252 'icmp' 'icmp_ln303_4' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (2.44ns)   --->   "%icmp_ln303_5 = icmp_eq  i23 %trunc_ln303_2, i23 0" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 253 'icmp' 'icmp_ln303_5' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_3)   --->   "%or_ln303_2 = or i1 %icmp_ln303_5, i1 %icmp_ln303_4" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 254 'or' 'or_ln303_2' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (1.55ns)   --->   "%icmp_ln303_6 = icmp_ne  i8 %tmp_61, i8 255" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 255 'icmp' 'icmp_ln303_6' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (2.44ns)   --->   "%icmp_ln303_7 = icmp_eq  i23 %trunc_ln303_3, i23 0" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 256 'icmp' 'icmp_ln303_7' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_3)   --->   "%or_ln303_3 = or i1 %icmp_ln303_7, i1 %icmp_ln303_6" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 257 'or' 'or_ln303_3' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 258 [1/2] (5.43ns)   --->   "%tmp_62 = fcmp_olt  i32 %tmp_1, i32 %tmp_11" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 258 'fcmp' 'tmp_62' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_3)   --->   "%and_ln303_2 = and i1 %tmp_62, i1 %or_ln303_2" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 259 'and' 'and_ln303_2' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln303_3 = and i1 %and_ln303_2, i1 %or_ln303_3" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 260 'and' 'and_ln303_3' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 261 [4/4] (10.5ns)   --->   "%sub79_1 = fsub i32 %tmp_11, i32 %tmp_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 261 'fsub' 'sub79_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 262 [4/4] (10.5ns)   --->   "%sub91_1 = fsub i32 %tmp_1, i32 %tmp_11" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 262 'fsub' 'sub91_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 263 [1/2] (3.25ns)   --->   "%regions_center_0_load_4 = load i12 %regions_center_0_addr_3" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 263 'load' 'regions_center_0_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 264 [1/2] (3.25ns)   --->   "%regions_center_1_load_4 = load i12 %regions_center_1_addr_3" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 264 'load' 'regions_center_1_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 265 [1/1] (1.58ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_4, i32 %regions_center_1_load_4, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 265 'mux' 'tmp_12' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 266 [1/2] (3.25ns)   --->   "%regions_center_0_load_5 = load i12 %regions_center_0_addr_6" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 266 'load' 'regions_center_0_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 267 [1/2] (3.25ns)   --->   "%regions_center_1_load_5 = load i12 %regions_center_1_addr_6" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 267 'load' 'regions_center_1_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 268 [1/1] (1.58ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_5, i32 %regions_center_1_load_5, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 268 'mux' 'tmp_13' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 269 [1/2] (3.25ns)   --->   "%regions_max_0_load_4 = load i12 %regions_max_0_addr_3" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 269 'load' 'regions_max_0_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 270 [1/2] (3.25ns)   --->   "%regions_max_1_load_4 = load i12 %regions_max_1_addr_3" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 270 'load' 'regions_max_1_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 271 [1/1] (1.58ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_4, i32 %regions_max_1_load_4, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 271 'mux' 'tmp_14' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 272 [1/2] (3.25ns)   --->   "%regions_min_0_load_4 = load i12 %regions_min_0_addr_3" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 272 'load' 'regions_min_0_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 273 [1/2] (3.25ns)   --->   "%regions_min_1_load_4 = load i12 %regions_min_1_addr_3" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 273 'load' 'regions_min_1_load_4' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 274 [1/1] (1.58ns)   --->   "%tmp_15 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_4, i32 %regions_min_1_load_4, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 274 'mux' 'tmp_15' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 275 [1/2] (3.25ns)   --->   "%regions_max_0_load_5 = load i12 %regions_max_0_addr_6" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 275 'load' 'regions_max_0_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 276 [1/2] (3.25ns)   --->   "%regions_max_1_load_5 = load i12 %regions_max_1_addr_6" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 276 'load' 'regions_max_1_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 277 [1/1] (1.58ns)   --->   "%tmp_16 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_5, i32 %regions_max_1_load_5, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 277 'mux' 'tmp_16' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [1/2] (3.25ns)   --->   "%regions_min_0_load_5 = load i12 %regions_min_0_addr_6" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 278 'load' 'regions_min_0_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 279 [1/2] (3.25ns)   --->   "%regions_min_1_load_5 = load i12 %regions_min_1_addr_6" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 279 'load' 'regions_min_1_load_5' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 280 [1/1] (1.58ns)   --->   "%tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_5, i32 %regions_min_1_load_5, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 280 'mux' 'tmp_17' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [2/2] (5.43ns)   --->   "%tmp_67 = fcmp_olt  i32 %tmp_15, i32 %tmp_17" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 281 'fcmp' 'tmp_67' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [2/2] (3.25ns)   --->   "%regions_center_0_load_6 = load i12 %regions_center_0_addr_5" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 282 'load' 'regions_center_0_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 283 [2/2] (3.25ns)   --->   "%regions_center_1_load_6 = load i12 %regions_center_1_addr_5" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 283 'load' 'regions_center_1_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 284 [2/2] (3.25ns)   --->   "%regions_center_0_load_7 = load i12 %regions_center_0_addr_8" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 284 'load' 'regions_center_0_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 285 [2/2] (3.25ns)   --->   "%regions_center_1_load_7 = load i12 %regions_center_1_addr_8" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 285 'load' 'regions_center_1_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 286 [2/2] (3.25ns)   --->   "%regions_max_0_load_6 = load i12 %regions_max_0_addr_5" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 286 'load' 'regions_max_0_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 287 [2/2] (3.25ns)   --->   "%regions_max_1_load_6 = load i12 %regions_max_1_addr_5" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 287 'load' 'regions_max_1_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 288 [2/2] (3.25ns)   --->   "%regions_min_0_load_6 = load i12 %regions_min_0_addr_5" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 288 'load' 'regions_min_0_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 289 [2/2] (3.25ns)   --->   "%regions_min_1_load_6 = load i12 %regions_min_1_addr_5" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 289 'load' 'regions_min_1_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 290 [2/2] (3.25ns)   --->   "%regions_max_0_load_7 = load i12 %regions_max_0_addr_8" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 290 'load' 'regions_max_0_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 291 [2/2] (3.25ns)   --->   "%regions_max_1_load_7 = load i12 %regions_max_1_addr_8" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 291 'load' 'regions_max_1_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 292 [2/2] (3.25ns)   --->   "%regions_min_0_load_7 = load i12 %regions_min_0_addr_8" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 292 'load' 'regions_min_0_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 293 [2/2] (3.25ns)   --->   "%regions_min_1_load_7 = load i12 %regions_min_1_addr_8" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 293 'load' 'regions_min_1_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%or_ln300_3 = or i12 %tmp_103, i12 4" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 294 'or' 'or_ln300_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln300_4 = zext i12 %or_ln300_3" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 295 'zext' 'zext_ln300_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%regions_min_0_addr_7 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln300_4" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 296 'getelementptr' 'regions_min_0_addr_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%regions_min_1_addr_7 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln300_4" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 297 'getelementptr' 'regions_min_1_addr_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%regions_max_0_addr_7 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln300_4" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 298 'getelementptr' 'regions_max_0_addr_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%regions_max_1_addr_7 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln300_4" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 299 'getelementptr' 'regions_max_1_addr_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "%regions_center_0_addr_7 = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln300_4" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 300 'getelementptr' 'regions_center_0_addr_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 301 [1/1] (0.00ns)   --->   "%regions_center_1_addr_7 = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln300_4" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 301 'getelementptr' 'regions_center_1_addr_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%or_ln301_3 = or i12 %tmp_104, i12 4" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 302 'or' 'or_ln301_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln301_4 = zext i12 %or_ln301_3" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 303 'zext' 'zext_ln301_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%regions_min_0_addr_10 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln301_4" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 304 'getelementptr' 'regions_min_0_addr_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "%regions_min_1_addr_10 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln301_4" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 305 'getelementptr' 'regions_min_1_addr_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "%regions_max_0_addr_10 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln301_4" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 306 'getelementptr' 'regions_max_0_addr_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%regions_max_1_addr_10 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln301_4" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 307 'getelementptr' 'regions_max_1_addr_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%regions_center_0_addr_10 = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln301_4" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 308 'getelementptr' 'regions_center_0_addr_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "%regions_center_1_addr_10 = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln301_4" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 309 'getelementptr' 'regions_center_1_addr_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 310 [2/4] (10.5ns)   --->   "%d = fsub i32 %tmp_s, i32 %tmp_2" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 310 'fsub' 'd' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 311 [2/4] (10.5ns)   --->   "%d1 = fsub i32 %tmp_3, i32 %tmp_4" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 311 'fsub' 'd1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 312 [2/4] (10.5ns)   --->   "%d2 = fsub i32 %tmp_5, i32 %tmp_6" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 312 'fsub' 'd2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 313 [2/4] (10.5ns)   --->   "%sub = fsub i32 %tmp_6, i32 %tmp_4" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 313 'fsub' 'sub' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 314 [2/4] (10.5ns)   --->   "%sub2 = fsub i32 %tmp_4, i32 %tmp_6" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 314 'fsub' 'sub2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 315 [3/4] (10.5ns)   --->   "%d_1 = fsub i32 %tmp_7, i32 %tmp_8" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 315 'fsub' 'd_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 316 [3/4] (10.5ns)   --->   "%d1_1 = fsub i32 %tmp_9, i32 %tmp_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 316 'fsub' 'd1_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 317 [3/4] (10.5ns)   --->   "%d2_1 = fsub i32 %tmp_10, i32 %tmp_11" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 317 'fsub' 'd2_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 318 [3/4] (10.5ns)   --->   "%sub79_1 = fsub i32 %tmp_11, i32 %tmp_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 318 'fsub' 'sub79_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 319 [3/4] (10.5ns)   --->   "%sub91_1 = fsub i32 %tmp_1, i32 %tmp_11" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 319 'fsub' 'sub91_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 320 [4/4] (10.5ns)   --->   "%d_2 = fsub i32 %tmp_12, i32 %tmp_13" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 320 'fsub' 'd_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 321 [4/4] (10.5ns)   --->   "%d1_2 = fsub i32 %tmp_14, i32 %tmp_15" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 321 'fsub' 'd1_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 322 [4/4] (10.5ns)   --->   "%d2_2 = fsub i32 %tmp_16, i32 %tmp_17" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 322 'fsub' 'd2_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 323 [1/1] (0.00ns)   --->   "%bitcast_ln303_4 = bitcast i32 %tmp_15" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 323 'bitcast' 'bitcast_ln303_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 324 'partselect' 'tmp_65' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln303_4 = trunc i32 %bitcast_ln303_4" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 325 'trunc' 'trunc_ln303_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln303_5 = bitcast i32 %tmp_17" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 326 'bitcast' 'bitcast_ln303_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_5, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 327 'partselect' 'tmp_66' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln303_5 = trunc i32 %bitcast_ln303_5" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 328 'trunc' 'trunc_ln303_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 329 [1/1] (1.55ns)   --->   "%icmp_ln303_8 = icmp_ne  i8 %tmp_65, i8 255" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 329 'icmp' 'icmp_ln303_8' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 330 [1/1] (2.44ns)   --->   "%icmp_ln303_9 = icmp_eq  i23 %trunc_ln303_4, i23 0" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 330 'icmp' 'icmp_ln303_9' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_5)   --->   "%or_ln303_4 = or i1 %icmp_ln303_9, i1 %icmp_ln303_8" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 331 'or' 'or_ln303_4' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 332 [1/1] (1.55ns)   --->   "%icmp_ln303_10 = icmp_ne  i8 %tmp_66, i8 255" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 332 'icmp' 'icmp_ln303_10' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 333 [1/1] (2.44ns)   --->   "%icmp_ln303_11 = icmp_eq  i23 %trunc_ln303_5, i23 0" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 333 'icmp' 'icmp_ln303_11' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_5)   --->   "%or_ln303_5 = or i1 %icmp_ln303_11, i1 %icmp_ln303_10" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 334 'or' 'or_ln303_5' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 335 [1/2] (5.43ns)   --->   "%tmp_67 = fcmp_olt  i32 %tmp_15, i32 %tmp_17" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 335 'fcmp' 'tmp_67' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_5)   --->   "%and_ln303_4 = and i1 %tmp_67, i1 %or_ln303_4" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 336 'and' 'and_ln303_4' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 337 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln303_5 = and i1 %and_ln303_4, i1 %or_ln303_5" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 337 'and' 'and_ln303_5' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 338 [4/4] (10.5ns)   --->   "%sub79_2 = fsub i32 %tmp_17, i32 %tmp_15" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 338 'fsub' 'sub79_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 339 [4/4] (10.5ns)   --->   "%sub91_2 = fsub i32 %tmp_15, i32 %tmp_17" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 339 'fsub' 'sub91_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 340 [1/2] (3.25ns)   --->   "%regions_center_0_load_6 = load i12 %regions_center_0_addr_5" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 340 'load' 'regions_center_0_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 341 [1/2] (3.25ns)   --->   "%regions_center_1_load_6 = load i12 %regions_center_1_addr_5" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 341 'load' 'regions_center_1_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 342 [1/1] (1.58ns)   --->   "%tmp_18 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_6, i32 %regions_center_1_load_6, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 342 'mux' 'tmp_18' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 343 [1/2] (3.25ns)   --->   "%regions_center_0_load_7 = load i12 %regions_center_0_addr_8" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 343 'load' 'regions_center_0_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 344 [1/2] (3.25ns)   --->   "%regions_center_1_load_7 = load i12 %regions_center_1_addr_8" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 344 'load' 'regions_center_1_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 345 [1/1] (1.58ns)   --->   "%tmp_19 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_7, i32 %regions_center_1_load_7, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 345 'mux' 'tmp_19' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 346 [1/2] (3.25ns)   --->   "%regions_max_0_load_6 = load i12 %regions_max_0_addr_5" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 346 'load' 'regions_max_0_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 347 [1/2] (3.25ns)   --->   "%regions_max_1_load_6 = load i12 %regions_max_1_addr_5" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 347 'load' 'regions_max_1_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 348 [1/1] (1.58ns)   --->   "%tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_6, i32 %regions_max_1_load_6, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 348 'mux' 'tmp_20' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 349 [1/2] (3.25ns)   --->   "%regions_min_0_load_6 = load i12 %regions_min_0_addr_5" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 349 'load' 'regions_min_0_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 350 [1/2] (3.25ns)   --->   "%regions_min_1_load_6 = load i12 %regions_min_1_addr_5" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 350 'load' 'regions_min_1_load_6' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 351 [1/1] (1.58ns)   --->   "%tmp_21 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_6, i32 %regions_min_1_load_6, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 351 'mux' 'tmp_21' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 352 [1/2] (3.25ns)   --->   "%regions_max_0_load_7 = load i12 %regions_max_0_addr_8" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 352 'load' 'regions_max_0_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 353 [1/2] (3.25ns)   --->   "%regions_max_1_load_7 = load i12 %regions_max_1_addr_8" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 353 'load' 'regions_max_1_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 354 [1/1] (1.58ns)   --->   "%tmp_22 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_7, i32 %regions_max_1_load_7, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 354 'mux' 'tmp_22' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 355 [1/2] (3.25ns)   --->   "%regions_min_0_load_7 = load i12 %regions_min_0_addr_8" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 355 'load' 'regions_min_0_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 356 [1/2] (3.25ns)   --->   "%regions_min_1_load_7 = load i12 %regions_min_1_addr_8" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 356 'load' 'regions_min_1_load_7' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 357 [1/1] (1.58ns)   --->   "%tmp_23 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_7, i32 %regions_min_1_load_7, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 357 'mux' 'tmp_23' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 358 [2/2] (5.43ns)   --->   "%tmp_72 = fcmp_olt  i32 %tmp_21, i32 %tmp_23" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 358 'fcmp' 'tmp_72' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 359 [2/2] (3.25ns)   --->   "%regions_center_0_load_8 = load i12 %regions_center_0_addr_7" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 359 'load' 'regions_center_0_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 360 [2/2] (3.25ns)   --->   "%regions_center_1_load_8 = load i12 %regions_center_1_addr_7" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 360 'load' 'regions_center_1_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 361 [2/2] (3.25ns)   --->   "%regions_center_0_load_9 = load i12 %regions_center_0_addr_10" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 361 'load' 'regions_center_0_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 362 [2/2] (3.25ns)   --->   "%regions_center_1_load_9 = load i12 %regions_center_1_addr_10" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 362 'load' 'regions_center_1_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 363 [2/2] (3.25ns)   --->   "%regions_max_0_load_8 = load i12 %regions_max_0_addr_7" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 363 'load' 'regions_max_0_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 364 [2/2] (3.25ns)   --->   "%regions_max_1_load_8 = load i12 %regions_max_1_addr_7" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 364 'load' 'regions_max_1_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 365 [2/2] (3.25ns)   --->   "%regions_min_0_load_8 = load i12 %regions_min_0_addr_7" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 365 'load' 'regions_min_0_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 366 [2/2] (3.25ns)   --->   "%regions_min_1_load_8 = load i12 %regions_min_1_addr_7" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 366 'load' 'regions_min_1_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 367 [2/2] (3.25ns)   --->   "%regions_max_0_load_9 = load i12 %regions_max_0_addr_10" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 367 'load' 'regions_max_0_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 368 [2/2] (3.25ns)   --->   "%regions_max_1_load_9 = load i12 %regions_max_1_addr_10" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 368 'load' 'regions_max_1_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 369 [2/2] (3.25ns)   --->   "%regions_min_0_load_9 = load i12 %regions_min_0_addr_10" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 369 'load' 'regions_min_0_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 370 [2/2] (3.25ns)   --->   "%regions_min_1_load_9 = load i12 %regions_min_1_addr_10" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 370 'load' 'regions_min_1_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 10.5>
ST_7 : Operation 371 [1/1] (0.00ns)   --->   "%or_ln300_4 = or i12 %tmp_103, i12 5" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 371 'or' 'or_ln300_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln300_5 = zext i12 %or_ln300_4" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 372 'zext' 'zext_ln300_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "%regions_min_0_addr_9 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln300_5" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 373 'getelementptr' 'regions_min_0_addr_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 374 [1/1] (0.00ns)   --->   "%regions_min_1_addr_9 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln300_5" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 374 'getelementptr' 'regions_min_1_addr_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "%regions_max_0_addr_9 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln300_5" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 375 'getelementptr' 'regions_max_0_addr_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 376 [1/1] (0.00ns)   --->   "%regions_max_1_addr_9 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln300_5" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 376 'getelementptr' 'regions_max_1_addr_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 377 [1/1] (0.00ns)   --->   "%regions_center_0_addr_9 = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln300_5" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 377 'getelementptr' 'regions_center_0_addr_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 378 [1/1] (0.00ns)   --->   "%regions_center_1_addr_9 = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln300_5" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 378 'getelementptr' 'regions_center_1_addr_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 379 [1/1] (0.00ns)   --->   "%or_ln301_4 = or i12 %tmp_104, i12 5" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 379 'or' 'or_ln301_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln301_5 = zext i12 %or_ln301_4" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 380 'zext' 'zext_ln301_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 381 [1/1] (0.00ns)   --->   "%regions_min_0_addr_12 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln301_5" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 381 'getelementptr' 'regions_min_0_addr_12' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 382 [1/1] (0.00ns)   --->   "%regions_min_1_addr_12 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln301_5" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 382 'getelementptr' 'regions_min_1_addr_12' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 383 [1/1] (0.00ns)   --->   "%regions_max_0_addr_12 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln301_5" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 383 'getelementptr' 'regions_max_0_addr_12' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "%regions_max_1_addr_12 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln301_5" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 384 'getelementptr' 'regions_max_1_addr_12' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 385 [1/1] (0.00ns)   --->   "%regions_center_0_addr_12 = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln301_5" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 385 'getelementptr' 'regions_center_0_addr_12' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 386 [1/1] (0.00ns)   --->   "%regions_center_1_addr_12 = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln301_5" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 386 'getelementptr' 'regions_center_1_addr_12' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 387 [1/4] (10.5ns)   --->   "%d = fsub i32 %tmp_s, i32 %tmp_2" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 387 'fsub' 'd' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 388 [1/4] (10.5ns)   --->   "%d1 = fsub i32 %tmp_3, i32 %tmp_4" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 388 'fsub' 'd1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 389 [1/4] (10.5ns)   --->   "%d2 = fsub i32 %tmp_5, i32 %tmp_6" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 389 'fsub' 'd2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 390 [1/4] (10.5ns)   --->   "%sub = fsub i32 %tmp_6, i32 %tmp_4" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 390 'fsub' 'sub' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 391 [1/4] (10.5ns)   --->   "%sub2 = fsub i32 %tmp_4, i32 %tmp_6" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 391 'fsub' 'sub2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 392 [2/4] (10.5ns)   --->   "%d_1 = fsub i32 %tmp_7, i32 %tmp_8" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 392 'fsub' 'd_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 393 [2/4] (10.5ns)   --->   "%d1_1 = fsub i32 %tmp_9, i32 %tmp_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 393 'fsub' 'd1_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 394 [2/4] (10.5ns)   --->   "%d2_1 = fsub i32 %tmp_10, i32 %tmp_11" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 394 'fsub' 'd2_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 395 [2/4] (10.5ns)   --->   "%sub79_1 = fsub i32 %tmp_11, i32 %tmp_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 395 'fsub' 'sub79_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 396 [2/4] (10.5ns)   --->   "%sub91_1 = fsub i32 %tmp_1, i32 %tmp_11" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 396 'fsub' 'sub91_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 397 [3/4] (10.5ns)   --->   "%d_2 = fsub i32 %tmp_12, i32 %tmp_13" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 397 'fsub' 'd_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 398 [3/4] (10.5ns)   --->   "%d1_2 = fsub i32 %tmp_14, i32 %tmp_15" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 398 'fsub' 'd1_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 399 [3/4] (10.5ns)   --->   "%d2_2 = fsub i32 %tmp_16, i32 %tmp_17" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 399 'fsub' 'd2_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 400 [3/4] (10.5ns)   --->   "%sub79_2 = fsub i32 %tmp_17, i32 %tmp_15" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 400 'fsub' 'sub79_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 401 [3/4] (10.5ns)   --->   "%sub91_2 = fsub i32 %tmp_15, i32 %tmp_17" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 401 'fsub' 'sub91_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 402 [4/4] (10.5ns)   --->   "%d_3 = fsub i32 %tmp_18, i32 %tmp_19" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 402 'fsub' 'd_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 403 [4/4] (10.5ns)   --->   "%d1_3 = fsub i32 %tmp_20, i32 %tmp_21" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 403 'fsub' 'd1_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 404 [4/4] (10.5ns)   --->   "%d2_3 = fsub i32 %tmp_22, i32 %tmp_23" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 404 'fsub' 'd2_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 405 [1/1] (0.00ns)   --->   "%bitcast_ln303_6 = bitcast i32 %tmp_21" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 405 'bitcast' 'bitcast_ln303_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 406 'partselect' 'tmp_70' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln303_6 = trunc i32 %bitcast_ln303_6" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 407 'trunc' 'trunc_ln303_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 408 [1/1] (0.00ns)   --->   "%bitcast_ln303_7 = bitcast i32 %tmp_23" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 408 'bitcast' 'bitcast_ln303_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_7, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 409 'partselect' 'tmp_71' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln303_7 = trunc i32 %bitcast_ln303_7" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 410 'trunc' 'trunc_ln303_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_7 : Operation 411 [1/1] (1.55ns)   --->   "%icmp_ln303_12 = icmp_ne  i8 %tmp_70, i8 255" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 411 'icmp' 'icmp_ln303_12' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 412 [1/1] (2.44ns)   --->   "%icmp_ln303_13 = icmp_eq  i23 %trunc_ln303_6, i23 0" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 412 'icmp' 'icmp_ln303_13' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_7)   --->   "%or_ln303_6 = or i1 %icmp_ln303_13, i1 %icmp_ln303_12" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 413 'or' 'or_ln303_6' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 414 [1/1] (1.55ns)   --->   "%icmp_ln303_14 = icmp_ne  i8 %tmp_71, i8 255" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 414 'icmp' 'icmp_ln303_14' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 415 [1/1] (2.44ns)   --->   "%icmp_ln303_15 = icmp_eq  i23 %trunc_ln303_7, i23 0" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 415 'icmp' 'icmp_ln303_15' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_7)   --->   "%or_ln303_7 = or i1 %icmp_ln303_15, i1 %icmp_ln303_14" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 416 'or' 'or_ln303_7' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_7)   --->   "%and_ln303_6 = and i1 %or_ln303_6, i1 %or_ln303_7" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 417 'and' 'and_ln303_6' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 418 [1/2] (5.43ns)   --->   "%tmp_72 = fcmp_olt  i32 %tmp_21, i32 %tmp_23" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 418 'fcmp' 'tmp_72' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 419 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln303_7 = and i1 %and_ln303_6, i1 %tmp_72" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 419 'and' 'and_ln303_7' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 420 [4/4] (10.5ns)   --->   "%sub79_3 = fsub i32 %tmp_23, i32 %tmp_21" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 420 'fsub' 'sub79_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 421 [4/4] (10.5ns)   --->   "%sub91_3 = fsub i32 %tmp_21, i32 %tmp_23" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 421 'fsub' 'sub91_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 422 [1/2] (3.25ns)   --->   "%regions_center_0_load_8 = load i12 %regions_center_0_addr_7" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 422 'load' 'regions_center_0_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 423 [1/2] (3.25ns)   --->   "%regions_center_1_load_8 = load i12 %regions_center_1_addr_7" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 423 'load' 'regions_center_1_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 424 [1/1] (1.58ns)   --->   "%tmp_24 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_8, i32 %regions_center_1_load_8, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 424 'mux' 'tmp_24' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 425 [1/2] (3.25ns)   --->   "%regions_center_0_load_9 = load i12 %regions_center_0_addr_10" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 425 'load' 'regions_center_0_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 426 [1/2] (3.25ns)   --->   "%regions_center_1_load_9 = load i12 %regions_center_1_addr_10" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 426 'load' 'regions_center_1_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 427 [1/1] (1.58ns)   --->   "%tmp_25 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_9, i32 %regions_center_1_load_9, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 427 'mux' 'tmp_25' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 428 [1/2] (3.25ns)   --->   "%regions_max_0_load_8 = load i12 %regions_max_0_addr_7" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 428 'load' 'regions_max_0_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 429 [1/2] (3.25ns)   --->   "%regions_max_1_load_8 = load i12 %regions_max_1_addr_7" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 429 'load' 'regions_max_1_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 430 [1/1] (1.58ns)   --->   "%tmp_26 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_8, i32 %regions_max_1_load_8, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 430 'mux' 'tmp_26' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 431 [1/2] (3.25ns)   --->   "%regions_min_0_load_8 = load i12 %regions_min_0_addr_7" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 431 'load' 'regions_min_0_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 432 [1/2] (3.25ns)   --->   "%regions_min_1_load_8 = load i12 %regions_min_1_addr_7" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 432 'load' 'regions_min_1_load_8' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 433 [1/1] (1.58ns)   --->   "%tmp_27 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_8, i32 %regions_min_1_load_8, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 433 'mux' 'tmp_27' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 434 [1/2] (3.25ns)   --->   "%regions_max_0_load_9 = load i12 %regions_max_0_addr_10" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 434 'load' 'regions_max_0_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 435 [1/2] (3.25ns)   --->   "%regions_max_1_load_9 = load i12 %regions_max_1_addr_10" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 435 'load' 'regions_max_1_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 436 [1/1] (1.58ns)   --->   "%tmp_28 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_9, i32 %regions_max_1_load_9, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 436 'mux' 'tmp_28' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 437 [1/2] (3.25ns)   --->   "%regions_min_0_load_9 = load i12 %regions_min_0_addr_10" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 437 'load' 'regions_min_0_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 438 [1/2] (3.25ns)   --->   "%regions_min_1_load_9 = load i12 %regions_min_1_addr_10" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 438 'load' 'regions_min_1_load_9' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 439 [1/1] (1.58ns)   --->   "%tmp_29 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_9, i32 %regions_min_1_load_9, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 439 'mux' 'tmp_29' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 440 [2/2] (5.43ns)   --->   "%tmp_77 = fcmp_olt  i32 %tmp_27, i32 %tmp_29" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 440 'fcmp' 'tmp_77' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 441 [2/2] (3.25ns)   --->   "%regions_center_0_load_10 = load i12 %regions_center_0_addr_9" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 441 'load' 'regions_center_0_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 442 [2/2] (3.25ns)   --->   "%regions_center_1_load_10 = load i12 %regions_center_1_addr_9" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 442 'load' 'regions_center_1_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 443 [2/2] (3.25ns)   --->   "%regions_center_0_load_11 = load i12 %regions_center_0_addr_12" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 443 'load' 'regions_center_0_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 444 [2/2] (3.25ns)   --->   "%regions_center_1_load_11 = load i12 %regions_center_1_addr_12" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 444 'load' 'regions_center_1_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 445 [2/2] (3.25ns)   --->   "%regions_max_0_load_10 = load i12 %regions_max_0_addr_9" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 445 'load' 'regions_max_0_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 446 [2/2] (3.25ns)   --->   "%regions_max_1_load_10 = load i12 %regions_max_1_addr_9" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 446 'load' 'regions_max_1_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 447 [2/2] (3.25ns)   --->   "%regions_min_0_load_10 = load i12 %regions_min_0_addr_9" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 447 'load' 'regions_min_0_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 448 [2/2] (3.25ns)   --->   "%regions_min_1_load_10 = load i12 %regions_min_1_addr_9" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 448 'load' 'regions_min_1_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 449 [2/2] (3.25ns)   --->   "%regions_max_0_load_11 = load i12 %regions_max_0_addr_12" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 449 'load' 'regions_max_0_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 450 [2/2] (3.25ns)   --->   "%regions_max_1_load_11 = load i12 %regions_max_1_addr_12" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 450 'load' 'regions_max_1_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 451 [2/2] (3.25ns)   --->   "%regions_min_0_load_11 = load i12 %regions_min_0_addr_12" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 451 'load' 'regions_min_0_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 452 [2/2] (3.25ns)   --->   "%regions_min_1_load_11 = load i12 %regions_min_1_addr_12" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 452 'load' 'regions_min_1_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 453 [1/1] (0.00ns)   --->   "%or_ln300_5 = or i12 %tmp_103, i12 6" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 453 'or' 'or_ln300_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln300_6 = zext i12 %or_ln300_5" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 454 'zext' 'zext_ln300_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 455 [1/1] (0.00ns)   --->   "%regions_min_0_addr_11 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln300_6" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 455 'getelementptr' 'regions_min_0_addr_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 456 [1/1] (0.00ns)   --->   "%regions_min_1_addr_11 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln300_6" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 456 'getelementptr' 'regions_min_1_addr_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 457 [1/1] (0.00ns)   --->   "%regions_max_0_addr_11 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln300_6" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 457 'getelementptr' 'regions_max_0_addr_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 458 [1/1] (0.00ns)   --->   "%regions_max_1_addr_11 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln300_6" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 458 'getelementptr' 'regions_max_1_addr_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 459 [1/1] (0.00ns)   --->   "%regions_center_0_addr_11 = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln300_6" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 459 'getelementptr' 'regions_center_0_addr_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 460 [1/1] (0.00ns)   --->   "%regions_center_1_addr_11 = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln300_6" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 460 'getelementptr' 'regions_center_1_addr_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 461 [1/1] (0.00ns)   --->   "%or_ln301_5 = or i12 %tmp_104, i12 6" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 461 'or' 'or_ln301_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln301_6 = zext i12 %or_ln301_5" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 462 'zext' 'zext_ln301_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 463 [1/1] (0.00ns)   --->   "%regions_min_0_addr_14 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln301_6" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 463 'getelementptr' 'regions_min_0_addr_14' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 464 [1/1] (0.00ns)   --->   "%regions_min_1_addr_14 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln301_6" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 464 'getelementptr' 'regions_min_1_addr_14' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 465 [1/1] (0.00ns)   --->   "%regions_max_0_addr_14 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln301_6" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 465 'getelementptr' 'regions_max_0_addr_14' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 466 [1/1] (0.00ns)   --->   "%regions_max_1_addr_14 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln301_6" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 466 'getelementptr' 'regions_max_1_addr_14' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 467 [1/1] (0.00ns)   --->   "%regions_center_0_addr_14 = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln301_6" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 467 'getelementptr' 'regions_center_0_addr_14' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 468 [1/1] (0.00ns)   --->   "%regions_center_1_addr_14 = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln301_6" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 468 'getelementptr' 'regions_center_1_addr_14' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 469 [2/2] (12.3ns)   --->   "%mul = fmul i32 %d, i32 %d" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 469 'fmul' 'mul' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 470 [4/4] (10.5ns)   --->   "%ov = fsub i32 %d1, i32 %sub" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 470 'fsub' 'ov' <Predicate = (icmp_ln1073 & and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 471 [4/4] (10.5ns)   --->   "%ov_1 = fsub i32 %d2, i32 %sub2" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 471 'fsub' 'ov_1' <Predicate = (icmp_ln1073 & !and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 472 [1/4] (10.5ns)   --->   "%d_1 = fsub i32 %tmp_7, i32 %tmp_8" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 472 'fsub' 'd_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 473 [1/4] (10.5ns)   --->   "%d1_1 = fsub i32 %tmp_9, i32 %tmp_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 473 'fsub' 'd1_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 474 [1/4] (10.5ns)   --->   "%d2_1 = fsub i32 %tmp_10, i32 %tmp_11" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 474 'fsub' 'd2_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 475 [1/4] (10.5ns)   --->   "%sub79_1 = fsub i32 %tmp_11, i32 %tmp_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 475 'fsub' 'sub79_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 476 [1/4] (10.5ns)   --->   "%sub91_1 = fsub i32 %tmp_1, i32 %tmp_11" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 476 'fsub' 'sub91_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 477 [2/4] (10.5ns)   --->   "%d_2 = fsub i32 %tmp_12, i32 %tmp_13" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 477 'fsub' 'd_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 478 [2/4] (10.5ns)   --->   "%d1_2 = fsub i32 %tmp_14, i32 %tmp_15" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 478 'fsub' 'd1_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 479 [2/4] (10.5ns)   --->   "%d2_2 = fsub i32 %tmp_16, i32 %tmp_17" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 479 'fsub' 'd2_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 480 [2/4] (10.5ns)   --->   "%sub79_2 = fsub i32 %tmp_17, i32 %tmp_15" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 480 'fsub' 'sub79_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 481 [2/4] (10.5ns)   --->   "%sub91_2 = fsub i32 %tmp_15, i32 %tmp_17" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 481 'fsub' 'sub91_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 482 [3/4] (10.5ns)   --->   "%d_3 = fsub i32 %tmp_18, i32 %tmp_19" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 482 'fsub' 'd_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 483 [3/4] (10.5ns)   --->   "%d1_3 = fsub i32 %tmp_20, i32 %tmp_21" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 483 'fsub' 'd1_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 484 [3/4] (10.5ns)   --->   "%d2_3 = fsub i32 %tmp_22, i32 %tmp_23" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 484 'fsub' 'd2_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 485 [3/4] (10.5ns)   --->   "%sub79_3 = fsub i32 %tmp_23, i32 %tmp_21" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 485 'fsub' 'sub79_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 486 [3/4] (10.5ns)   --->   "%sub91_3 = fsub i32 %tmp_21, i32 %tmp_23" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 486 'fsub' 'sub91_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 487 [4/4] (10.5ns)   --->   "%d_4 = fsub i32 %tmp_24, i32 %tmp_25" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 487 'fsub' 'd_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 488 [4/4] (10.5ns)   --->   "%d1_4 = fsub i32 %tmp_26, i32 %tmp_27" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 488 'fsub' 'd1_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 489 [4/4] (10.5ns)   --->   "%d2_4 = fsub i32 %tmp_28, i32 %tmp_29" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 489 'fsub' 'd2_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 490 [1/1] (0.00ns)   --->   "%bitcast_ln303_8 = bitcast i32 %tmp_27" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 490 'bitcast' 'bitcast_ln303_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_8, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 491 'partselect' 'tmp_75' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln303_8 = trunc i32 %bitcast_ln303_8" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 492 'trunc' 'trunc_ln303_8' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 493 [1/1] (0.00ns)   --->   "%bitcast_ln303_9 = bitcast i32 %tmp_29" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 493 'bitcast' 'bitcast_ln303_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_9, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 494 'partselect' 'tmp_76' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln303_9 = trunc i32 %bitcast_ln303_9" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 495 'trunc' 'trunc_ln303_9' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_8 : Operation 496 [1/1] (1.55ns)   --->   "%icmp_ln303_16 = icmp_ne  i8 %tmp_75, i8 255" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 496 'icmp' 'icmp_ln303_16' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 497 [1/1] (2.44ns)   --->   "%icmp_ln303_17 = icmp_eq  i23 %trunc_ln303_8, i23 0" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 497 'icmp' 'icmp_ln303_17' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_9)   --->   "%or_ln303_8 = or i1 %icmp_ln303_17, i1 %icmp_ln303_16" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 498 'or' 'or_ln303_8' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 499 [1/1] (1.55ns)   --->   "%icmp_ln303_18 = icmp_ne  i8 %tmp_76, i8 255" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 499 'icmp' 'icmp_ln303_18' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 500 [1/1] (2.44ns)   --->   "%icmp_ln303_19 = icmp_eq  i23 %trunc_ln303_9, i23 0" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 500 'icmp' 'icmp_ln303_19' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_9)   --->   "%or_ln303_9 = or i1 %icmp_ln303_19, i1 %icmp_ln303_18" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 501 'or' 'or_ln303_9' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_9)   --->   "%and_ln303_8 = and i1 %or_ln303_8, i1 %or_ln303_9" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 502 'and' 'and_ln303_8' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 503 [1/2] (5.43ns)   --->   "%tmp_77 = fcmp_olt  i32 %tmp_27, i32 %tmp_29" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 503 'fcmp' 'tmp_77' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 504 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln303_9 = and i1 %and_ln303_8, i1 %tmp_77" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 504 'and' 'and_ln303_9' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 505 [4/4] (10.5ns)   --->   "%sub79_4 = fsub i32 %tmp_29, i32 %tmp_27" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 505 'fsub' 'sub79_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 506 [4/4] (10.5ns)   --->   "%sub91_4 = fsub i32 %tmp_27, i32 %tmp_29" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 506 'fsub' 'sub91_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 507 [1/2] (3.25ns)   --->   "%regions_center_0_load_10 = load i12 %regions_center_0_addr_9" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 507 'load' 'regions_center_0_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 508 [1/2] (3.25ns)   --->   "%regions_center_1_load_10 = load i12 %regions_center_1_addr_9" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 508 'load' 'regions_center_1_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 509 [1/1] (1.58ns)   --->   "%tmp_30 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_10, i32 %regions_center_1_load_10, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 509 'mux' 'tmp_30' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 510 [1/2] (3.25ns)   --->   "%regions_center_0_load_11 = load i12 %regions_center_0_addr_12" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 510 'load' 'regions_center_0_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 511 [1/2] (3.25ns)   --->   "%regions_center_1_load_11 = load i12 %regions_center_1_addr_12" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 511 'load' 'regions_center_1_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 512 [1/1] (1.58ns)   --->   "%tmp_31 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_11, i32 %regions_center_1_load_11, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 512 'mux' 'tmp_31' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 513 [1/2] (3.25ns)   --->   "%regions_max_0_load_10 = load i12 %regions_max_0_addr_9" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 513 'load' 'regions_max_0_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 514 [1/2] (3.25ns)   --->   "%regions_max_1_load_10 = load i12 %regions_max_1_addr_9" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 514 'load' 'regions_max_1_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 515 [1/1] (1.58ns)   --->   "%tmp_32 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_10, i32 %regions_max_1_load_10, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 515 'mux' 'tmp_32' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 516 [1/2] (3.25ns)   --->   "%regions_min_0_load_10 = load i12 %regions_min_0_addr_9" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 516 'load' 'regions_min_0_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 517 [1/2] (3.25ns)   --->   "%regions_min_1_load_10 = load i12 %regions_min_1_addr_9" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 517 'load' 'regions_min_1_load_10' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 518 [1/1] (1.58ns)   --->   "%tmp_33 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_10, i32 %regions_min_1_load_10, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 518 'mux' 'tmp_33' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 519 [1/2] (3.25ns)   --->   "%regions_max_0_load_11 = load i12 %regions_max_0_addr_12" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 519 'load' 'regions_max_0_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 520 [1/2] (3.25ns)   --->   "%regions_max_1_load_11 = load i12 %regions_max_1_addr_12" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 520 'load' 'regions_max_1_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 521 [1/1] (1.58ns)   --->   "%tmp_34 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_11, i32 %regions_max_1_load_11, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 521 'mux' 'tmp_34' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 522 [1/2] (3.25ns)   --->   "%regions_min_0_load_11 = load i12 %regions_min_0_addr_12" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 522 'load' 'regions_min_0_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 523 [1/2] (3.25ns)   --->   "%regions_min_1_load_11 = load i12 %regions_min_1_addr_12" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 523 'load' 'regions_min_1_load_11' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 524 [1/1] (1.58ns)   --->   "%tmp_35 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_11, i32 %regions_min_1_load_11, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 524 'mux' 'tmp_35' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 525 [2/2] (5.43ns)   --->   "%tmp_82 = fcmp_olt  i32 %tmp_33, i32 %tmp_35" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 525 'fcmp' 'tmp_82' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 526 [2/2] (3.25ns)   --->   "%regions_center_0_load_12 = load i12 %regions_center_0_addr_11" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 526 'load' 'regions_center_0_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 527 [2/2] (3.25ns)   --->   "%regions_center_1_load_12 = load i12 %regions_center_1_addr_11" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 527 'load' 'regions_center_1_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 528 [2/2] (3.25ns)   --->   "%regions_center_0_load_13 = load i12 %regions_center_0_addr_14" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 528 'load' 'regions_center_0_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 529 [2/2] (3.25ns)   --->   "%regions_center_1_load_13 = load i12 %regions_center_1_addr_14" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 529 'load' 'regions_center_1_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 530 [2/2] (3.25ns)   --->   "%regions_max_0_load_12 = load i12 %regions_max_0_addr_11" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 530 'load' 'regions_max_0_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 531 [2/2] (3.25ns)   --->   "%regions_max_1_load_12 = load i12 %regions_max_1_addr_11" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 531 'load' 'regions_max_1_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 532 [2/2] (3.25ns)   --->   "%regions_min_0_load_12 = load i12 %regions_min_0_addr_11" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 532 'load' 'regions_min_0_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 533 [2/2] (3.25ns)   --->   "%regions_min_1_load_12 = load i12 %regions_min_1_addr_11" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 533 'load' 'regions_min_1_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 534 [2/2] (3.25ns)   --->   "%regions_max_0_load_13 = load i12 %regions_max_0_addr_14" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 534 'load' 'regions_max_0_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 535 [2/2] (3.25ns)   --->   "%regions_max_1_load_13 = load i12 %regions_max_1_addr_14" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 535 'load' 'regions_max_1_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 536 [2/2] (3.25ns)   --->   "%regions_min_0_load_13 = load i12 %regions_min_0_addr_14" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 536 'load' 'regions_min_0_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 537 [2/2] (3.25ns)   --->   "%regions_min_1_load_13 = load i12 %regions_min_1_addr_14" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 537 'load' 'regions_min_1_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 538 [1/1] (0.00ns)   --->   "%or_ln300_6 = or i12 %tmp_103, i12 7" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 538 'or' 'or_ln300_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln300_7 = zext i12 %or_ln300_6" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 539 'zext' 'zext_ln300_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 540 [1/1] (0.00ns)   --->   "%regions_min_0_addr_13 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln300_7" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 540 'getelementptr' 'regions_min_0_addr_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 541 [1/1] (0.00ns)   --->   "%regions_min_1_addr_13 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln300_7" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 541 'getelementptr' 'regions_min_1_addr_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 542 [1/1] (0.00ns)   --->   "%regions_max_0_addr_13 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln300_7" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 542 'getelementptr' 'regions_max_0_addr_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 543 [1/1] (0.00ns)   --->   "%regions_max_1_addr_13 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln300_7" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 543 'getelementptr' 'regions_max_1_addr_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 544 [1/1] (0.00ns)   --->   "%regions_center_0_addr_13 = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln300_7" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 544 'getelementptr' 'regions_center_0_addr_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 545 [1/1] (0.00ns)   --->   "%regions_center_1_addr_13 = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln300_7" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 545 'getelementptr' 'regions_center_1_addr_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 546 [1/1] (0.00ns)   --->   "%or_ln301_6 = or i12 %tmp_104, i12 7" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 546 'or' 'or_ln301_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln301_7 = zext i12 %or_ln301_6" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 547 'zext' 'zext_ln301_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 548 [1/1] (0.00ns)   --->   "%regions_min_0_addr_15 = getelementptr i32 %regions_min_0, i32 0, i32 %zext_ln301_7" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 548 'getelementptr' 'regions_min_0_addr_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 549 [1/1] (0.00ns)   --->   "%regions_min_1_addr_15 = getelementptr i32 %regions_min_1, i32 0, i32 %zext_ln301_7" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 549 'getelementptr' 'regions_min_1_addr_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 550 [1/1] (0.00ns)   --->   "%regions_max_0_addr_15 = getelementptr i32 %regions_max_0, i32 0, i32 %zext_ln301_7" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 550 'getelementptr' 'regions_max_0_addr_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 551 [1/1] (0.00ns)   --->   "%regions_max_1_addr_15 = getelementptr i32 %regions_max_1, i32 0, i32 %zext_ln301_7" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 551 'getelementptr' 'regions_max_1_addr_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 552 [1/1] (0.00ns)   --->   "%regions_center_0_addr_15 = getelementptr i32 %regions_center_0, i32 0, i32 %zext_ln301_7" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 552 'getelementptr' 'regions_center_0_addr_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 553 [1/1] (0.00ns)   --->   "%regions_center_1_addr_15 = getelementptr i32 %regions_center_1, i32 0, i32 %zext_ln301_7" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 553 'getelementptr' 'regions_center_1_addr_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 554 [1/2] (12.3ns)   --->   "%mul = fmul i32 %d, i32 %d" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 554 'fmul' 'mul' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 555 [3/4] (10.5ns)   --->   "%ov = fsub i32 %d1, i32 %sub" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 555 'fsub' 'ov' <Predicate = (icmp_ln1073 & and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 556 [3/4] (10.5ns)   --->   "%ov_1 = fsub i32 %d2, i32 %sub2" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 556 'fsub' 'ov_1' <Predicate = (icmp_ln1073 & !and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 557 [2/2] (12.3ns)   --->   "%mul_1 = fmul i32 %d_1, i32 %d_1" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 557 'fmul' 'mul_1' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 558 [4/4] (10.5ns)   --->   "%ov_4 = fsub i32 %d1_1, i32 %sub79_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 558 'fsub' 'ov_4' <Predicate = (icmp_ln1073 & and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 559 [4/4] (10.5ns)   --->   "%ov_5 = fsub i32 %d2_1, i32 %sub91_1" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 559 'fsub' 'ov_5' <Predicate = (icmp_ln1073 & !and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 560 [1/4] (10.5ns)   --->   "%d_2 = fsub i32 %tmp_12, i32 %tmp_13" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 560 'fsub' 'd_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 561 [1/4] (10.5ns)   --->   "%d1_2 = fsub i32 %tmp_14, i32 %tmp_15" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 561 'fsub' 'd1_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 562 [1/4] (10.5ns)   --->   "%d2_2 = fsub i32 %tmp_16, i32 %tmp_17" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 562 'fsub' 'd2_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 563 [1/4] (10.5ns)   --->   "%sub79_2 = fsub i32 %tmp_17, i32 %tmp_15" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 563 'fsub' 'sub79_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 564 [1/4] (10.5ns)   --->   "%sub91_2 = fsub i32 %tmp_15, i32 %tmp_17" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 564 'fsub' 'sub91_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 565 [2/4] (10.5ns)   --->   "%d_3 = fsub i32 %tmp_18, i32 %tmp_19" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 565 'fsub' 'd_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 566 [2/4] (10.5ns)   --->   "%d1_3 = fsub i32 %tmp_20, i32 %tmp_21" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 566 'fsub' 'd1_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 567 [2/4] (10.5ns)   --->   "%d2_3 = fsub i32 %tmp_22, i32 %tmp_23" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 567 'fsub' 'd2_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 568 [2/4] (10.5ns)   --->   "%sub79_3 = fsub i32 %tmp_23, i32 %tmp_21" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 568 'fsub' 'sub79_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 569 [2/4] (10.5ns)   --->   "%sub91_3 = fsub i32 %tmp_21, i32 %tmp_23" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 569 'fsub' 'sub91_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 570 [3/4] (10.5ns)   --->   "%d_4 = fsub i32 %tmp_24, i32 %tmp_25" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 570 'fsub' 'd_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 571 [3/4] (10.5ns)   --->   "%d1_4 = fsub i32 %tmp_26, i32 %tmp_27" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 571 'fsub' 'd1_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 572 [3/4] (10.5ns)   --->   "%d2_4 = fsub i32 %tmp_28, i32 %tmp_29" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 572 'fsub' 'd2_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 573 [3/4] (10.5ns)   --->   "%sub79_4 = fsub i32 %tmp_29, i32 %tmp_27" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 573 'fsub' 'sub79_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 574 [3/4] (10.5ns)   --->   "%sub91_4 = fsub i32 %tmp_27, i32 %tmp_29" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 574 'fsub' 'sub91_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 575 [4/4] (10.5ns)   --->   "%d_5 = fsub i32 %tmp_30, i32 %tmp_31" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 575 'fsub' 'd_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 576 [4/4] (10.5ns)   --->   "%d1_5 = fsub i32 %tmp_32, i32 %tmp_33" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 576 'fsub' 'd1_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 577 [4/4] (10.5ns)   --->   "%d2_5 = fsub i32 %tmp_34, i32 %tmp_35" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 577 'fsub' 'd2_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 578 [1/1] (0.00ns)   --->   "%bitcast_ln303_10 = bitcast i32 %tmp_33" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 578 'bitcast' 'bitcast_ln303_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_10, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 579 'partselect' 'tmp_80' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln303_10 = trunc i32 %bitcast_ln303_10" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 580 'trunc' 'trunc_ln303_10' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 581 [1/1] (0.00ns)   --->   "%bitcast_ln303_11 = bitcast i32 %tmp_35" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 581 'bitcast' 'bitcast_ln303_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_11, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 582 'partselect' 'tmp_81' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln303_11 = trunc i32 %bitcast_ln303_11" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 583 'trunc' 'trunc_ln303_11' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_9 : Operation 584 [1/1] (1.55ns)   --->   "%icmp_ln303_20 = icmp_ne  i8 %tmp_80, i8 255" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 584 'icmp' 'icmp_ln303_20' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 585 [1/1] (2.44ns)   --->   "%icmp_ln303_21 = icmp_eq  i23 %trunc_ln303_10, i23 0" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 585 'icmp' 'icmp_ln303_21' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_11)   --->   "%or_ln303_10 = or i1 %icmp_ln303_21, i1 %icmp_ln303_20" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 586 'or' 'or_ln303_10' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 587 [1/1] (1.55ns)   --->   "%icmp_ln303_22 = icmp_ne  i8 %tmp_81, i8 255" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 587 'icmp' 'icmp_ln303_22' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 588 [1/1] (2.44ns)   --->   "%icmp_ln303_23 = icmp_eq  i23 %trunc_ln303_11, i23 0" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 588 'icmp' 'icmp_ln303_23' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_11)   --->   "%or_ln303_11 = or i1 %icmp_ln303_23, i1 %icmp_ln303_22" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 589 'or' 'or_ln303_11' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_11)   --->   "%and_ln303_10 = and i1 %or_ln303_10, i1 %or_ln303_11" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 590 'and' 'and_ln303_10' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 591 [1/2] (5.43ns)   --->   "%tmp_82 = fcmp_olt  i32 %tmp_33, i32 %tmp_35" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 591 'fcmp' 'tmp_82' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 592 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln303_11 = and i1 %and_ln303_10, i1 %tmp_82" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 592 'and' 'and_ln303_11' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 593 [4/4] (10.5ns)   --->   "%sub79_5 = fsub i32 %tmp_35, i32 %tmp_33" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 593 'fsub' 'sub79_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 594 [4/4] (10.5ns)   --->   "%sub91_5 = fsub i32 %tmp_33, i32 %tmp_35" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 594 'fsub' 'sub91_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 595 [1/2] (3.25ns)   --->   "%regions_center_0_load_12 = load i12 %regions_center_0_addr_11" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 595 'load' 'regions_center_0_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 596 [1/2] (3.25ns)   --->   "%regions_center_1_load_12 = load i12 %regions_center_1_addr_11" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 596 'load' 'regions_center_1_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 597 [1/1] (1.58ns)   --->   "%tmp_36 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_12, i32 %regions_center_1_load_12, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 597 'mux' 'tmp_36' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 598 [1/2] (3.25ns)   --->   "%regions_center_0_load_13 = load i12 %regions_center_0_addr_14" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 598 'load' 'regions_center_0_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 599 [1/2] (3.25ns)   --->   "%regions_center_1_load_13 = load i12 %regions_center_1_addr_14" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 599 'load' 'regions_center_1_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 600 [1/1] (1.58ns)   --->   "%tmp_37 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_13, i32 %regions_center_1_load_13, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 600 'mux' 'tmp_37' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 601 [1/2] (3.25ns)   --->   "%regions_max_0_load_12 = load i12 %regions_max_0_addr_11" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 601 'load' 'regions_max_0_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 602 [1/2] (3.25ns)   --->   "%regions_max_1_load_12 = load i12 %regions_max_1_addr_11" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 602 'load' 'regions_max_1_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 603 [1/1] (1.58ns)   --->   "%tmp_38 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_12, i32 %regions_max_1_load_12, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 603 'mux' 'tmp_38' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 604 [1/2] (3.25ns)   --->   "%regions_min_0_load_12 = load i12 %regions_min_0_addr_11" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 604 'load' 'regions_min_0_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 605 [1/2] (3.25ns)   --->   "%regions_min_1_load_12 = load i12 %regions_min_1_addr_11" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 605 'load' 'regions_min_1_load_12' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 606 [1/1] (1.58ns)   --->   "%tmp_39 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_12, i32 %regions_min_1_load_12, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 606 'mux' 'tmp_39' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 607 [1/2] (3.25ns)   --->   "%regions_max_0_load_13 = load i12 %regions_max_0_addr_14" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 607 'load' 'regions_max_0_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 608 [1/2] (3.25ns)   --->   "%regions_max_1_load_13 = load i12 %regions_max_1_addr_14" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 608 'load' 'regions_max_1_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 609 [1/1] (1.58ns)   --->   "%tmp_40 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_13, i32 %regions_max_1_load_13, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 609 'mux' 'tmp_40' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 610 [1/2] (3.25ns)   --->   "%regions_min_0_load_13 = load i12 %regions_min_0_addr_14" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 610 'load' 'regions_min_0_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 611 [1/2] (3.25ns)   --->   "%regions_min_1_load_13 = load i12 %regions_min_1_addr_14" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 611 'load' 'regions_min_1_load_13' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 612 [1/1] (1.58ns)   --->   "%tmp_41 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_13, i32 %regions_min_1_load_13, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 612 'mux' 'tmp_41' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 613 [2/2] (5.43ns)   --->   "%tmp_87 = fcmp_olt  i32 %tmp_39, i32 %tmp_41" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 613 'fcmp' 'tmp_87' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 614 [2/2] (3.25ns)   --->   "%regions_center_0_load_14 = load i12 %regions_center_0_addr_13" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 614 'load' 'regions_center_0_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 615 [2/2] (3.25ns)   --->   "%regions_center_1_load_14 = load i12 %regions_center_1_addr_13" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 615 'load' 'regions_center_1_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 616 [2/2] (3.25ns)   --->   "%regions_center_0_load_15 = load i12 %regions_center_0_addr_15" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 616 'load' 'regions_center_0_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 617 [2/2] (3.25ns)   --->   "%regions_center_1_load_15 = load i12 %regions_center_1_addr_15" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 617 'load' 'regions_center_1_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 618 [2/2] (3.25ns)   --->   "%regions_max_0_load_14 = load i12 %regions_max_0_addr_13" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 618 'load' 'regions_max_0_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 619 [2/2] (3.25ns)   --->   "%regions_max_1_load_14 = load i12 %regions_max_1_addr_13" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 619 'load' 'regions_max_1_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 620 [2/2] (3.25ns)   --->   "%regions_min_0_load_14 = load i12 %regions_min_0_addr_13" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 620 'load' 'regions_min_0_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 621 [2/2] (3.25ns)   --->   "%regions_min_1_load_14 = load i12 %regions_min_1_addr_13" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 621 'load' 'regions_min_1_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 622 [2/2] (3.25ns)   --->   "%regions_max_0_load_15 = load i12 %regions_max_0_addr_15" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 622 'load' 'regions_max_0_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 623 [2/2] (3.25ns)   --->   "%regions_max_1_load_15 = load i12 %regions_max_1_addr_15" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 623 'load' 'regions_max_1_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 624 [2/2] (3.25ns)   --->   "%regions_min_0_load_15 = load i12 %regions_min_0_addr_15" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 624 'load' 'regions_min_0_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 625 [2/2] (3.25ns)   --->   "%regions_min_1_load_15 = load i12 %regions_min_1_addr_15" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 625 'load' 'regions_min_1_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 626 [1/1] (2.55ns)   --->   "%i_real_4 = add i32 %i_real_3, i32 1" [detector_solid/abs_solid_detector.cpp:330]   --->   Operation 626 'add' 'i_real_4' <Predicate = (icmp_ln1073)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 627 [1/1] (0.69ns)   --->   "%i_real = select i1 %icmp_ln1065, i32 %i_real_4, i32 %i_real_3"   --->   Operation 627 'select' 'i_real' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 628 [1/1] (1.58ns)   --->   "%store_ln267 = store i32 %i_real, i32 %tmp_other_1" [detector_solid/abs_solid_detector.cpp:267]   --->   Operation 628 'store' 'store_ln267' <Predicate = (icmp_ln1073)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 12.3>
ST_10 : Operation 629 [4/4] (10.5ns)   --->   "%distance = fadd i32 %mul, i32 0" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 629 'fadd' 'distance' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 630 [2/4] (10.5ns)   --->   "%ov = fsub i32 %d1, i32 %sub" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 630 'fsub' 'ov' <Predicate = (icmp_ln1073 & and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 631 [2/4] (10.5ns)   --->   "%ov_1 = fsub i32 %d2, i32 %sub2" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 631 'fsub' 'ov_1' <Predicate = (icmp_ln1073 & !and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 632 [1/2] (12.3ns)   --->   "%mul_1 = fmul i32 %d_1, i32 %d_1" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 632 'fmul' 'mul_1' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 633 [3/4] (10.5ns)   --->   "%ov_4 = fsub i32 %d1_1, i32 %sub79_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 633 'fsub' 'ov_4' <Predicate = (icmp_ln1073 & and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 634 [3/4] (10.5ns)   --->   "%ov_5 = fsub i32 %d2_1, i32 %sub91_1" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 634 'fsub' 'ov_5' <Predicate = (icmp_ln1073 & !and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 635 [2/2] (12.3ns)   --->   "%mul_2 = fmul i32 %d_2, i32 %d_2" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 635 'fmul' 'mul_2' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 636 [4/4] (10.5ns)   --->   "%ov_8 = fsub i32 %d1_2, i32 %sub79_2" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 636 'fsub' 'ov_8' <Predicate = (icmp_ln1073 & and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 637 [4/4] (10.5ns)   --->   "%ov_9 = fsub i32 %d2_2, i32 %sub91_2" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 637 'fsub' 'ov_9' <Predicate = (icmp_ln1073 & !and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 638 [1/4] (10.5ns)   --->   "%d_3 = fsub i32 %tmp_18, i32 %tmp_19" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 638 'fsub' 'd_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 639 [1/4] (10.5ns)   --->   "%d1_3 = fsub i32 %tmp_20, i32 %tmp_21" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 639 'fsub' 'd1_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 640 [1/4] (10.5ns)   --->   "%d2_3 = fsub i32 %tmp_22, i32 %tmp_23" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 640 'fsub' 'd2_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 641 [1/4] (10.5ns)   --->   "%sub79_3 = fsub i32 %tmp_23, i32 %tmp_21" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 641 'fsub' 'sub79_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 642 [1/4] (10.5ns)   --->   "%sub91_3 = fsub i32 %tmp_21, i32 %tmp_23" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 642 'fsub' 'sub91_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 643 [2/4] (10.5ns)   --->   "%d_4 = fsub i32 %tmp_24, i32 %tmp_25" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 643 'fsub' 'd_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 644 [2/4] (10.5ns)   --->   "%d1_4 = fsub i32 %tmp_26, i32 %tmp_27" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 644 'fsub' 'd1_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 645 [2/4] (10.5ns)   --->   "%d2_4 = fsub i32 %tmp_28, i32 %tmp_29" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 645 'fsub' 'd2_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 646 [2/4] (10.5ns)   --->   "%sub79_4 = fsub i32 %tmp_29, i32 %tmp_27" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 646 'fsub' 'sub79_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 647 [2/4] (10.5ns)   --->   "%sub91_4 = fsub i32 %tmp_27, i32 %tmp_29" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 647 'fsub' 'sub91_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 648 [3/4] (10.5ns)   --->   "%d_5 = fsub i32 %tmp_30, i32 %tmp_31" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 648 'fsub' 'd_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 649 [3/4] (10.5ns)   --->   "%d1_5 = fsub i32 %tmp_32, i32 %tmp_33" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 649 'fsub' 'd1_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 650 [3/4] (10.5ns)   --->   "%d2_5 = fsub i32 %tmp_34, i32 %tmp_35" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 650 'fsub' 'd2_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 651 [3/4] (10.5ns)   --->   "%sub79_5 = fsub i32 %tmp_35, i32 %tmp_33" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 651 'fsub' 'sub79_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 652 [3/4] (10.5ns)   --->   "%sub91_5 = fsub i32 %tmp_33, i32 %tmp_35" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 652 'fsub' 'sub91_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 653 [4/4] (10.5ns)   --->   "%d1_6 = fsub i32 %tmp_38, i32 %tmp_39" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 653 'fsub' 'd1_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 654 [4/4] (10.5ns)   --->   "%d2_6 = fsub i32 %tmp_40, i32 %tmp_41" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 654 'fsub' 'd2_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 655 [1/1] (0.00ns)   --->   "%bitcast_ln303_12 = bitcast i32 %tmp_39" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 655 'bitcast' 'bitcast_ln303_12' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_10 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_12, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 656 'partselect' 'tmp_85' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_10 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln303_12 = trunc i32 %bitcast_ln303_12" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 657 'trunc' 'trunc_ln303_12' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_10 : Operation 658 [1/1] (0.00ns)   --->   "%bitcast_ln303_13 = bitcast i32 %tmp_41" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 658 'bitcast' 'bitcast_ln303_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_10 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_13, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 659 'partselect' 'tmp_86' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_10 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln303_13 = trunc i32 %bitcast_ln303_13" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 660 'trunc' 'trunc_ln303_13' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_10 : Operation 661 [1/1] (1.55ns)   --->   "%icmp_ln303_24 = icmp_ne  i8 %tmp_85, i8 255" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 661 'icmp' 'icmp_ln303_24' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 662 [1/1] (2.44ns)   --->   "%icmp_ln303_25 = icmp_eq  i23 %trunc_ln303_12, i23 0" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 662 'icmp' 'icmp_ln303_25' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_13)   --->   "%or_ln303_12 = or i1 %icmp_ln303_25, i1 %icmp_ln303_24" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 663 'or' 'or_ln303_12' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 664 [1/1] (1.55ns)   --->   "%icmp_ln303_26 = icmp_ne  i8 %tmp_86, i8 255" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 664 'icmp' 'icmp_ln303_26' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 665 [1/1] (2.44ns)   --->   "%icmp_ln303_27 = icmp_eq  i23 %trunc_ln303_13, i23 0" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 665 'icmp' 'icmp_ln303_27' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_13)   --->   "%or_ln303_13 = or i1 %icmp_ln303_27, i1 %icmp_ln303_26" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 666 'or' 'or_ln303_13' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_13)   --->   "%and_ln303_12 = and i1 %or_ln303_12, i1 %or_ln303_13" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 667 'and' 'and_ln303_12' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 668 [1/2] (5.43ns)   --->   "%tmp_87 = fcmp_olt  i32 %tmp_39, i32 %tmp_41" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 668 'fcmp' 'tmp_87' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 669 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln303_13 = and i1 %and_ln303_12, i1 %tmp_87" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 669 'and' 'and_ln303_13' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 670 [4/4] (10.5ns)   --->   "%sub79_6 = fsub i32 %tmp_41, i32 %tmp_39" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 670 'fsub' 'sub79_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 671 [1/2] (3.25ns)   --->   "%regions_center_0_load_14 = load i12 %regions_center_0_addr_13" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 671 'load' 'regions_center_0_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 672 [1/2] (3.25ns)   --->   "%regions_center_1_load_14 = load i12 %regions_center_1_addr_13" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 672 'load' 'regions_center_1_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 673 [1/1] (1.58ns)   --->   "%tmp_42 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_14, i32 %regions_center_1_load_14, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 673 'mux' 'tmp_42' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 674 [1/2] (3.25ns)   --->   "%regions_center_0_load_15 = load i12 %regions_center_0_addr_15" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 674 'load' 'regions_center_0_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 675 [1/2] (3.25ns)   --->   "%regions_center_1_load_15 = load i12 %regions_center_1_addr_15" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 675 'load' 'regions_center_1_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 676 [1/1] (1.58ns)   --->   "%tmp_43 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_center_0_load_15, i32 %regions_center_1_load_15, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 676 'mux' 'tmp_43' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 677 [1/2] (3.25ns)   --->   "%regions_max_0_load_14 = load i12 %regions_max_0_addr_13" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 677 'load' 'regions_max_0_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 678 [1/2] (3.25ns)   --->   "%regions_max_1_load_14 = load i12 %regions_max_1_addr_13" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 678 'load' 'regions_max_1_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 679 [1/1] (1.58ns)   --->   "%tmp_44 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_14, i32 %regions_max_1_load_14, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 679 'mux' 'tmp_44' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 680 [1/2] (3.25ns)   --->   "%regions_min_0_load_14 = load i12 %regions_min_0_addr_13" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 680 'load' 'regions_min_0_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 681 [1/2] (3.25ns)   --->   "%regions_min_1_load_14 = load i12 %regions_min_1_addr_13" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 681 'load' 'regions_min_1_load_14' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 682 [1/1] (1.58ns)   --->   "%tmp_45 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_14, i32 %regions_min_1_load_14, i1 %trunc_ln256_1" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 682 'mux' 'tmp_45' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 683 [1/2] (3.25ns)   --->   "%regions_max_0_load_15 = load i12 %regions_max_0_addr_15" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 683 'load' 'regions_max_0_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 684 [1/2] (3.25ns)   --->   "%regions_max_1_load_15 = load i12 %regions_max_1_addr_15" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 684 'load' 'regions_max_1_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 685 [1/1] (1.58ns)   --->   "%tmp_46 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_max_0_load_15, i32 %regions_max_1_load_15, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 685 'mux' 'tmp_46' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 686 [1/2] (3.25ns)   --->   "%regions_min_0_load_15 = load i12 %regions_min_0_addr_15" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 686 'load' 'regions_min_0_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 687 [1/2] (3.25ns)   --->   "%regions_min_1_load_15 = load i12 %regions_min_1_addr_15" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 687 'load' 'regions_min_1_load_15' <Predicate = (icmp_ln1073)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 688 [1/1] (1.58ns)   --->   "%tmp_47 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %regions_min_0_load_15, i32 %regions_min_1_load_15, i1 %trunc_ln256" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 688 'mux' 'tmp_47' <Predicate = (icmp_ln1073)> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 689 [2/2] (5.43ns)   --->   "%tmp_92 = fcmp_olt  i32 %tmp_45, i32 %tmp_47" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 689 'fcmp' 'tmp_92' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.3>
ST_11 : Operation 690 [3/4] (10.5ns)   --->   "%distance = fadd i32 %mul, i32 0" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 690 'fadd' 'distance' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 691 [1/4] (10.5ns)   --->   "%ov = fsub i32 %d1, i32 %sub" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 691 'fsub' 'ov' <Predicate = (icmp_ln1073 & and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 692 [1/4] (10.5ns)   --->   "%ov_1 = fsub i32 %d2, i32 %sub2" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 692 'fsub' 'ov_1' <Predicate = (icmp_ln1073 & !and_ln303_1)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 693 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_2 = select i1 %and_ln303_1, i32 %ov, i32 %ov_1" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 693 'select' 'ov_2' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 694 [2/4] (10.5ns)   --->   "%ov_4 = fsub i32 %d1_1, i32 %sub79_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 694 'fsub' 'ov_4' <Predicate = (icmp_ln1073 & and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 695 [2/4] (10.5ns)   --->   "%ov_5 = fsub i32 %d2_1, i32 %sub91_1" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 695 'fsub' 'ov_5' <Predicate = (icmp_ln1073 & !and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 696 [1/2] (12.3ns)   --->   "%mul_2 = fmul i32 %d_2, i32 %d_2" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 696 'fmul' 'mul_2' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 697 [3/4] (10.5ns)   --->   "%ov_8 = fsub i32 %d1_2, i32 %sub79_2" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 697 'fsub' 'ov_8' <Predicate = (icmp_ln1073 & and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 698 [3/4] (10.5ns)   --->   "%ov_9 = fsub i32 %d2_2, i32 %sub91_2" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 698 'fsub' 'ov_9' <Predicate = (icmp_ln1073 & !and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 699 [2/2] (12.3ns)   --->   "%mul_3 = fmul i32 %d_3, i32 %d_3" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 699 'fmul' 'mul_3' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 700 [4/4] (10.5ns)   --->   "%ov_12 = fsub i32 %d1_3, i32 %sub79_3" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 700 'fsub' 'ov_12' <Predicate = (icmp_ln1073 & and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 701 [4/4] (10.5ns)   --->   "%ov_13 = fsub i32 %d2_3, i32 %sub91_3" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 701 'fsub' 'ov_13' <Predicate = (icmp_ln1073 & !and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 702 [1/4] (10.5ns)   --->   "%d_4 = fsub i32 %tmp_24, i32 %tmp_25" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 702 'fsub' 'd_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 703 [1/4] (10.5ns)   --->   "%d1_4 = fsub i32 %tmp_26, i32 %tmp_27" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 703 'fsub' 'd1_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 704 [1/4] (10.5ns)   --->   "%d2_4 = fsub i32 %tmp_28, i32 %tmp_29" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 704 'fsub' 'd2_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 705 [1/4] (10.5ns)   --->   "%sub79_4 = fsub i32 %tmp_29, i32 %tmp_27" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 705 'fsub' 'sub79_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 706 [1/4] (10.5ns)   --->   "%sub91_4 = fsub i32 %tmp_27, i32 %tmp_29" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 706 'fsub' 'sub91_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 707 [2/4] (10.5ns)   --->   "%d_5 = fsub i32 %tmp_30, i32 %tmp_31" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 707 'fsub' 'd_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 708 [2/4] (10.5ns)   --->   "%d1_5 = fsub i32 %tmp_32, i32 %tmp_33" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 708 'fsub' 'd1_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 709 [2/4] (10.5ns)   --->   "%d2_5 = fsub i32 %tmp_34, i32 %tmp_35" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 709 'fsub' 'd2_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 710 [2/4] (10.5ns)   --->   "%sub79_5 = fsub i32 %tmp_35, i32 %tmp_33" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 710 'fsub' 'sub79_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 711 [2/4] (10.5ns)   --->   "%sub91_5 = fsub i32 %tmp_33, i32 %tmp_35" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 711 'fsub' 'sub91_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 712 [4/4] (10.5ns)   --->   "%d_6 = fsub i32 %tmp_36, i32 %tmp_37" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 712 'fsub' 'd_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 713 [3/4] (10.5ns)   --->   "%d1_6 = fsub i32 %tmp_38, i32 %tmp_39" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 713 'fsub' 'd1_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 714 [3/4] (10.5ns)   --->   "%d2_6 = fsub i32 %tmp_40, i32 %tmp_41" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 714 'fsub' 'd2_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 715 [3/4] (10.5ns)   --->   "%sub79_6 = fsub i32 %tmp_41, i32 %tmp_39" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 715 'fsub' 'sub79_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 716 [4/4] (10.5ns)   --->   "%sub91_6 = fsub i32 %tmp_39, i32 %tmp_41" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 716 'fsub' 'sub91_6' <Predicate = (icmp_ln1073 & !and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 717 [4/4] (10.5ns)   --->   "%d1_7 = fsub i32 %tmp_44, i32 %tmp_45" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 717 'fsub' 'd1_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 718 [4/4] (10.5ns)   --->   "%d2_7 = fsub i32 %tmp_46, i32 %tmp_47" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 718 'fsub' 'd2_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 719 [1/1] (0.00ns)   --->   "%bitcast_ln303_14 = bitcast i32 %tmp_45" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 719 'bitcast' 'bitcast_ln303_14' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_11 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_14, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 720 'partselect' 'tmp_90' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_11 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln303_14 = trunc i32 %bitcast_ln303_14" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 721 'trunc' 'trunc_ln303_14' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_11 : Operation 722 [1/1] (0.00ns)   --->   "%bitcast_ln303_15 = bitcast i32 %tmp_47" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 722 'bitcast' 'bitcast_ln303_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_11 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303_15, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 723 'partselect' 'tmp_91' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_11 : Operation 724 [1/1] (0.00ns)   --->   "%trunc_ln303_15 = trunc i32 %bitcast_ln303_15" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 724 'trunc' 'trunc_ln303_15' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_11 : Operation 725 [1/1] (1.55ns)   --->   "%icmp_ln303_28 = icmp_ne  i8 %tmp_90, i8 255" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 725 'icmp' 'icmp_ln303_28' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 726 [1/1] (2.44ns)   --->   "%icmp_ln303_29 = icmp_eq  i23 %trunc_ln303_14, i23 0" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 726 'icmp' 'icmp_ln303_29' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_15)   --->   "%or_ln303_14 = or i1 %icmp_ln303_29, i1 %icmp_ln303_28" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 727 'or' 'or_ln303_14' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 728 [1/1] (1.55ns)   --->   "%icmp_ln303_30 = icmp_ne  i8 %tmp_91, i8 255" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 728 'icmp' 'icmp_ln303_30' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 729 [1/1] (2.44ns)   --->   "%icmp_ln303_31 = icmp_eq  i23 %trunc_ln303_15, i23 0" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 729 'icmp' 'icmp_ln303_31' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_15)   --->   "%or_ln303_15 = or i1 %icmp_ln303_31, i1 %icmp_ln303_30" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 730 'or' 'or_ln303_15' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node and_ln303_15)   --->   "%and_ln303_14 = and i1 %or_ln303_14, i1 %or_ln303_15" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 731 'and' 'and_ln303_14' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 732 [1/2] (5.43ns)   --->   "%tmp_92 = fcmp_olt  i32 %tmp_45, i32 %tmp_47" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 732 'fcmp' 'tmp_92' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 733 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln303_15 = and i1 %and_ln303_14, i1 %tmp_92" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 733 'and' 'and_ln303_15' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 734 [4/4] (10.5ns)   --->   "%sub79_7 = fsub i32 %tmp_47, i32 %tmp_45" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 734 'fsub' 'sub79_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 735 [4/4] (10.5ns)   --->   "%sub91_7 = fsub i32 %tmp_45, i32 %tmp_47" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 735 'fsub' 'sub91_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.3>
ST_12 : Operation 736 [2/4] (10.5ns)   --->   "%distance = fadd i32 %mul, i32 0" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 736 'fadd' 'distance' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 737 [2/2] (5.43ns)   --->   "%tmp_59 = fcmp_olt  i32 %ov_2, i32 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 737 'fcmp' 'tmp_59' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 738 [1/4] (10.5ns)   --->   "%ov_4 = fsub i32 %d1_1, i32 %sub79_1" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 738 'fsub' 'ov_4' <Predicate = (icmp_ln1073 & and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 739 [1/4] (10.5ns)   --->   "%ov_5 = fsub i32 %d2_1, i32 %sub91_1" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 739 'fsub' 'ov_5' <Predicate = (icmp_ln1073 & !and_ln303_3)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 740 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_6 = select i1 %and_ln303_3, i32 %ov_4, i32 %ov_5" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 740 'select' 'ov_6' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 741 [2/4] (10.5ns)   --->   "%ov_8 = fsub i32 %d1_2, i32 %sub79_2" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 741 'fsub' 'ov_8' <Predicate = (icmp_ln1073 & and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 742 [2/4] (10.5ns)   --->   "%ov_9 = fsub i32 %d2_2, i32 %sub91_2" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 742 'fsub' 'ov_9' <Predicate = (icmp_ln1073 & !and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 743 [1/2] (12.3ns)   --->   "%mul_3 = fmul i32 %d_3, i32 %d_3" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 743 'fmul' 'mul_3' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 744 [3/4] (10.5ns)   --->   "%ov_12 = fsub i32 %d1_3, i32 %sub79_3" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 744 'fsub' 'ov_12' <Predicate = (icmp_ln1073 & and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 745 [3/4] (10.5ns)   --->   "%ov_13 = fsub i32 %d2_3, i32 %sub91_3" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 745 'fsub' 'ov_13' <Predicate = (icmp_ln1073 & !and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 746 [2/2] (12.3ns)   --->   "%mul_4 = fmul i32 %d_4, i32 %d_4" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 746 'fmul' 'mul_4' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 747 [4/4] (10.5ns)   --->   "%ov_16 = fsub i32 %d1_4, i32 %sub79_4" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 747 'fsub' 'ov_16' <Predicate = (icmp_ln1073 & and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 748 [4/4] (10.5ns)   --->   "%ov_17 = fsub i32 %d2_4, i32 %sub91_4" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 748 'fsub' 'ov_17' <Predicate = (icmp_ln1073 & !and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 749 [1/4] (10.5ns)   --->   "%d_5 = fsub i32 %tmp_30, i32 %tmp_31" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 749 'fsub' 'd_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 750 [1/4] (10.5ns)   --->   "%d1_5 = fsub i32 %tmp_32, i32 %tmp_33" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 750 'fsub' 'd1_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 751 [1/4] (10.5ns)   --->   "%d2_5 = fsub i32 %tmp_34, i32 %tmp_35" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 751 'fsub' 'd2_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 752 [1/4] (10.5ns)   --->   "%sub79_5 = fsub i32 %tmp_35, i32 %tmp_33" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 752 'fsub' 'sub79_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 753 [1/4] (10.5ns)   --->   "%sub91_5 = fsub i32 %tmp_33, i32 %tmp_35" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 753 'fsub' 'sub91_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 754 [3/4] (10.5ns)   --->   "%d_6 = fsub i32 %tmp_36, i32 %tmp_37" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 754 'fsub' 'd_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 755 [2/4] (10.5ns)   --->   "%d1_6 = fsub i32 %tmp_38, i32 %tmp_39" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 755 'fsub' 'd1_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 756 [2/4] (10.5ns)   --->   "%d2_6 = fsub i32 %tmp_40, i32 %tmp_41" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 756 'fsub' 'd2_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 757 [2/4] (10.5ns)   --->   "%sub79_6 = fsub i32 %tmp_41, i32 %tmp_39" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 757 'fsub' 'sub79_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 758 [3/4] (10.5ns)   --->   "%sub91_6 = fsub i32 %tmp_39, i32 %tmp_41" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 758 'fsub' 'sub91_6' <Predicate = (icmp_ln1073 & !and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 759 [4/4] (10.5ns)   --->   "%d_7 = fsub i32 %tmp_42, i32 %tmp_43" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 759 'fsub' 'd_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 760 [3/4] (10.5ns)   --->   "%d1_7 = fsub i32 %tmp_44, i32 %tmp_45" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 760 'fsub' 'd1_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 761 [3/4] (10.5ns)   --->   "%d2_7 = fsub i32 %tmp_46, i32 %tmp_47" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 761 'fsub' 'd2_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 762 [3/4] (10.5ns)   --->   "%sub79_7 = fsub i32 %tmp_47, i32 %tmp_45" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 762 'fsub' 'sub79_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 763 [3/4] (10.5ns)   --->   "%sub91_7 = fsub i32 %tmp_45, i32 %tmp_47" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 763 'fsub' 'sub91_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.3>
ST_13 : Operation 764 [1/4] (10.5ns)   --->   "%distance = fadd i32 %mul, i32 0" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 764 'fadd' 'distance' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 765 [1/1] (0.00ns)   --->   "%bitcast_ln307 = bitcast i32 %ov_2" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 765 'bitcast' 'bitcast_ln307' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_13 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 766 'partselect' 'tmp_58' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_13 : Operation 767 [1/1] (0.00ns)   --->   "%trunc_ln307 = trunc i32 %bitcast_ln307" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 767 'trunc' 'trunc_ln307' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_13 : Operation 768 [1/1] (1.55ns)   --->   "%icmp_ln307 = icmp_ne  i8 %tmp_58, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 768 'icmp' 'icmp_ln307' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 769 [1/1] (2.44ns)   --->   "%icmp_ln307_1 = icmp_eq  i23 %trunc_ln307, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 769 'icmp' 'icmp_ln307_1' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node ov_32)   --->   "%or_ln307 = or i1 %icmp_ln307_1, i1 %icmp_ln307" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 770 'or' 'or_ln307' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 771 [1/2] (5.43ns)   --->   "%tmp_59 = fcmp_olt  i32 %ov_2, i32 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 771 'fcmp' 'tmp_59' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node ov_32)   --->   "%and_ln307 = and i1 %or_ln307, i1 %tmp_59" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 772 'and' 'and_ln307' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 773 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_32 = select i1 %and_ln307, i32 0, i32 %ov_2" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 773 'select' 'ov_32' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 774 [2/2] (5.43ns)   --->   "%tmp_64 = fcmp_olt  i32 %ov_6, i32 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 774 'fcmp' 'tmp_64' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 775 [1/4] (10.5ns)   --->   "%ov_8 = fsub i32 %d1_2, i32 %sub79_2" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 775 'fsub' 'ov_8' <Predicate = (icmp_ln1073 & and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 776 [1/4] (10.5ns)   --->   "%ov_9 = fsub i32 %d2_2, i32 %sub91_2" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 776 'fsub' 'ov_9' <Predicate = (icmp_ln1073 & !and_ln303_5)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 777 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_10 = select i1 %and_ln303_5, i32 %ov_8, i32 %ov_9" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 777 'select' 'ov_10' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 778 [2/4] (10.5ns)   --->   "%ov_12 = fsub i32 %d1_3, i32 %sub79_3" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 778 'fsub' 'ov_12' <Predicate = (icmp_ln1073 & and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 779 [2/4] (10.5ns)   --->   "%ov_13 = fsub i32 %d2_3, i32 %sub91_3" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 779 'fsub' 'ov_13' <Predicate = (icmp_ln1073 & !and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 780 [1/2] (12.3ns)   --->   "%mul_4 = fmul i32 %d_4, i32 %d_4" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 780 'fmul' 'mul_4' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 781 [3/4] (10.5ns)   --->   "%ov_16 = fsub i32 %d1_4, i32 %sub79_4" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 781 'fsub' 'ov_16' <Predicate = (icmp_ln1073 & and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 782 [3/4] (10.5ns)   --->   "%ov_17 = fsub i32 %d2_4, i32 %sub91_4" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 782 'fsub' 'ov_17' <Predicate = (icmp_ln1073 & !and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 783 [2/2] (12.3ns)   --->   "%mul_5 = fmul i32 %d_5, i32 %d_5" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 783 'fmul' 'mul_5' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 784 [4/4] (10.5ns)   --->   "%ov_20 = fsub i32 %d1_5, i32 %sub79_5" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 784 'fsub' 'ov_20' <Predicate = (icmp_ln1073 & and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 785 [4/4] (10.5ns)   --->   "%ov_21 = fsub i32 %d2_5, i32 %sub91_5" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 785 'fsub' 'ov_21' <Predicate = (icmp_ln1073 & !and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 786 [2/4] (10.5ns)   --->   "%d_6 = fsub i32 %tmp_36, i32 %tmp_37" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 786 'fsub' 'd_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 787 [1/4] (10.5ns)   --->   "%d1_6 = fsub i32 %tmp_38, i32 %tmp_39" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 787 'fsub' 'd1_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 788 [1/4] (10.5ns)   --->   "%d2_6 = fsub i32 %tmp_40, i32 %tmp_41" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 788 'fsub' 'd2_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 789 [1/4] (10.5ns)   --->   "%sub79_6 = fsub i32 %tmp_41, i32 %tmp_39" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 789 'fsub' 'sub79_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 790 [2/4] (10.5ns)   --->   "%sub91_6 = fsub i32 %tmp_39, i32 %tmp_41" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 790 'fsub' 'sub91_6' <Predicate = (icmp_ln1073 & !and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 791 [3/4] (10.5ns)   --->   "%d_7 = fsub i32 %tmp_42, i32 %tmp_43" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 791 'fsub' 'd_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 792 [2/4] (10.5ns)   --->   "%d1_7 = fsub i32 %tmp_44, i32 %tmp_45" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 792 'fsub' 'd1_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 793 [2/4] (10.5ns)   --->   "%d2_7 = fsub i32 %tmp_46, i32 %tmp_47" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 793 'fsub' 'd2_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 794 [2/4] (10.5ns)   --->   "%sub79_7 = fsub i32 %tmp_47, i32 %tmp_45" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 794 'fsub' 'sub79_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 795 [2/4] (10.5ns)   --->   "%sub91_7 = fsub i32 %tmp_45, i32 %tmp_47" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 795 'fsub' 'sub91_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 12.3>
ST_14 : Operation 796 [4/4] (10.5ns)   --->   "%distance_1 = fadd i32 %distance, i32 %mul_1" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 796 'fadd' 'distance_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 797 [1/1] (0.00ns)   --->   "%bitcast_ln307_1 = bitcast i32 %ov_6" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 797 'bitcast' 'bitcast_ln307_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_14 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 798 'partselect' 'tmp_63' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_14 : Operation 799 [1/1] (0.00ns)   --->   "%trunc_ln307_1 = trunc i32 %bitcast_ln307_1" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 799 'trunc' 'trunc_ln307_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_14 : Operation 800 [1/1] (1.55ns)   --->   "%icmp_ln307_2 = icmp_ne  i8 %tmp_63, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 800 'icmp' 'icmp_ln307_2' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 801 [1/1] (2.44ns)   --->   "%icmp_ln307_3 = icmp_eq  i23 %trunc_ln307_1, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 801 'icmp' 'icmp_ln307_3' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node ov_7)   --->   "%or_ln307_1 = or i1 %icmp_ln307_3, i1 %icmp_ln307_2" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 802 'or' 'or_ln307_1' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 803 [1/2] (5.43ns)   --->   "%tmp_64 = fcmp_olt  i32 %ov_6, i32 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 803 'fcmp' 'tmp_64' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node ov_7)   --->   "%and_ln307_1 = and i1 %or_ln307_1, i1 %tmp_64" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 804 'and' 'and_ln307_1' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 805 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_7 = select i1 %and_ln307_1, i32 0, i32 %ov_6" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 805 'select' 'ov_7' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 806 [2/2] (5.43ns)   --->   "%tmp_69 = fcmp_olt  i32 %ov_10, i32 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 806 'fcmp' 'tmp_69' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 807 [1/4] (10.5ns)   --->   "%ov_12 = fsub i32 %d1_3, i32 %sub79_3" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 807 'fsub' 'ov_12' <Predicate = (icmp_ln1073 & and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 808 [1/4] (10.5ns)   --->   "%ov_13 = fsub i32 %d2_3, i32 %sub91_3" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 808 'fsub' 'ov_13' <Predicate = (icmp_ln1073 & !and_ln303_7)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 809 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_14 = select i1 %and_ln303_7, i32 %ov_12, i32 %ov_13" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 809 'select' 'ov_14' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 810 [2/4] (10.5ns)   --->   "%ov_16 = fsub i32 %d1_4, i32 %sub79_4" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 810 'fsub' 'ov_16' <Predicate = (icmp_ln1073 & and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 811 [2/4] (10.5ns)   --->   "%ov_17 = fsub i32 %d2_4, i32 %sub91_4" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 811 'fsub' 'ov_17' <Predicate = (icmp_ln1073 & !and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 812 [1/2] (12.3ns)   --->   "%mul_5 = fmul i32 %d_5, i32 %d_5" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 812 'fmul' 'mul_5' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 813 [3/4] (10.5ns)   --->   "%ov_20 = fsub i32 %d1_5, i32 %sub79_5" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 813 'fsub' 'ov_20' <Predicate = (icmp_ln1073 & and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 814 [3/4] (10.5ns)   --->   "%ov_21 = fsub i32 %d2_5, i32 %sub91_5" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 814 'fsub' 'ov_21' <Predicate = (icmp_ln1073 & !and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 815 [1/4] (10.5ns)   --->   "%d_6 = fsub i32 %tmp_36, i32 %tmp_37" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 815 'fsub' 'd_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 816 [1/4] (10.5ns)   --->   "%sub91_6 = fsub i32 %tmp_39, i32 %tmp_41" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 816 'fsub' 'sub91_6' <Predicate = (icmp_ln1073 & !and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 817 [2/4] (10.5ns)   --->   "%d_7 = fsub i32 %tmp_42, i32 %tmp_43" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 817 'fsub' 'd_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 818 [1/4] (10.5ns)   --->   "%d1_7 = fsub i32 %tmp_44, i32 %tmp_45" [detector_solid/abs_solid_detector.cpp:300]   --->   Operation 818 'fsub' 'd1_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 819 [1/4] (10.5ns)   --->   "%d2_7 = fsub i32 %tmp_46, i32 %tmp_47" [detector_solid/abs_solid_detector.cpp:301]   --->   Operation 819 'fsub' 'd2_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 820 [1/4] (10.5ns)   --->   "%sub79_7 = fsub i32 %tmp_47, i32 %tmp_45" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 820 'fsub' 'sub79_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 821 [1/4] (10.5ns)   --->   "%sub91_7 = fsub i32 %tmp_45, i32 %tmp_47" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 821 'fsub' 'sub91_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 12.3>
ST_15 : Operation 822 [3/4] (10.5ns)   --->   "%distance_1 = fadd i32 %distance, i32 %mul_1" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 822 'fadd' 'distance_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 823 [2/2] (12.3ns)   --->   "%overlap_1 = fmul i32 %ov_32, i32 %ov_7" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 823 'fmul' 'overlap_1' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 824 [1/1] (0.00ns)   --->   "%bitcast_ln307_2 = bitcast i32 %ov_10" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 824 'bitcast' 'bitcast_ln307_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_15 : Operation 825 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 825 'partselect' 'tmp_68' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_15 : Operation 826 [1/1] (0.00ns)   --->   "%trunc_ln307_2 = trunc i32 %bitcast_ln307_2" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 826 'trunc' 'trunc_ln307_2' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_15 : Operation 827 [1/1] (1.55ns)   --->   "%icmp_ln307_4 = icmp_ne  i8 %tmp_68, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 827 'icmp' 'icmp_ln307_4' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 828 [1/1] (2.44ns)   --->   "%icmp_ln307_5 = icmp_eq  i23 %trunc_ln307_2, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 828 'icmp' 'icmp_ln307_5' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node ov_11)   --->   "%or_ln307_2 = or i1 %icmp_ln307_5, i1 %icmp_ln307_4" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 829 'or' 'or_ln307_2' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 830 [1/2] (5.43ns)   --->   "%tmp_69 = fcmp_olt  i32 %ov_10, i32 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 830 'fcmp' 'tmp_69' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node ov_11)   --->   "%and_ln307_2 = and i1 %or_ln307_2, i1 %tmp_69" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 831 'and' 'and_ln307_2' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 832 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_11 = select i1 %and_ln307_2, i32 0, i32 %ov_10" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 832 'select' 'ov_11' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 833 [2/2] (5.43ns)   --->   "%tmp_74 = fcmp_olt  i32 %ov_14, i32 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 833 'fcmp' 'tmp_74' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 834 [1/4] (10.5ns)   --->   "%ov_16 = fsub i32 %d1_4, i32 %sub79_4" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 834 'fsub' 'ov_16' <Predicate = (icmp_ln1073 & and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 835 [1/4] (10.5ns)   --->   "%ov_17 = fsub i32 %d2_4, i32 %sub91_4" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 835 'fsub' 'ov_17' <Predicate = (icmp_ln1073 & !and_ln303_9)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 836 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_18 = select i1 %and_ln303_9, i32 %ov_16, i32 %ov_17" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 836 'select' 'ov_18' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 837 [2/4] (10.5ns)   --->   "%ov_20 = fsub i32 %d1_5, i32 %sub79_5" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 837 'fsub' 'ov_20' <Predicate = (icmp_ln1073 & and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 838 [2/4] (10.5ns)   --->   "%ov_21 = fsub i32 %d2_5, i32 %sub91_5" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 838 'fsub' 'ov_21' <Predicate = (icmp_ln1073 & !and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 839 [2/2] (12.3ns)   --->   "%mul_6 = fmul i32 %d_6, i32 %d_6" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 839 'fmul' 'mul_6' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 840 [4/4] (10.5ns)   --->   "%ov_24 = fsub i32 %d1_6, i32 %sub79_6" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 840 'fsub' 'ov_24' <Predicate = (icmp_ln1073 & and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 841 [4/4] (10.5ns)   --->   "%ov_25 = fsub i32 %d2_6, i32 %sub91_6" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 841 'fsub' 'ov_25' <Predicate = (icmp_ln1073 & !and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 842 [1/4] (10.5ns)   --->   "%d_7 = fsub i32 %tmp_42, i32 %tmp_43" [detector_solid/abs_solid_detector.cpp:295]   --->   Operation 842 'fsub' 'd_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 843 [4/4] (10.5ns)   --->   "%ov_28 = fsub i32 %d1_7, i32 %sub79_7" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 843 'fsub' 'ov_28' <Predicate = (icmp_ln1073 & and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 12.3>
ST_16 : Operation 844 [2/4] (10.5ns)   --->   "%distance_1 = fadd i32 %distance, i32 %mul_1" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 844 'fadd' 'distance_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 845 [1/2] (12.3ns)   --->   "%overlap_1 = fmul i32 %ov_32, i32 %ov_7" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 845 'fmul' 'overlap_1' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 846 [1/1] (0.00ns)   --->   "%bitcast_ln307_3 = bitcast i32 %ov_14" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 846 'bitcast' 'bitcast_ln307_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_16 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_3, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 847 'partselect' 'tmp_73' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_16 : Operation 848 [1/1] (0.00ns)   --->   "%trunc_ln307_3 = trunc i32 %bitcast_ln307_3" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 848 'trunc' 'trunc_ln307_3' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_16 : Operation 849 [1/1] (1.55ns)   --->   "%icmp_ln307_6 = icmp_ne  i8 %tmp_73, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 849 'icmp' 'icmp_ln307_6' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 850 [1/1] (2.44ns)   --->   "%icmp_ln307_7 = icmp_eq  i23 %trunc_ln307_3, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 850 'icmp' 'icmp_ln307_7' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node ov_15)   --->   "%or_ln307_3 = or i1 %icmp_ln307_7, i1 %icmp_ln307_6" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 851 'or' 'or_ln307_3' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 852 [1/2] (5.43ns)   --->   "%tmp_74 = fcmp_olt  i32 %ov_14, i32 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 852 'fcmp' 'tmp_74' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node ov_15)   --->   "%and_ln307_3 = and i1 %or_ln307_3, i1 %tmp_74" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 853 'and' 'and_ln307_3' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 854 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_15 = select i1 %and_ln307_3, i32 0, i32 %ov_14" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 854 'select' 'ov_15' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 855 [2/2] (5.43ns)   --->   "%tmp_79 = fcmp_olt  i32 %ov_18, i32 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 855 'fcmp' 'tmp_79' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 856 [1/4] (10.5ns)   --->   "%ov_20 = fsub i32 %d1_5, i32 %sub79_5" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 856 'fsub' 'ov_20' <Predicate = (icmp_ln1073 & and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 857 [1/4] (10.5ns)   --->   "%ov_21 = fsub i32 %d2_5, i32 %sub91_5" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 857 'fsub' 'ov_21' <Predicate = (icmp_ln1073 & !and_ln303_11)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 858 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_22 = select i1 %and_ln303_11, i32 %ov_20, i32 %ov_21" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 858 'select' 'ov_22' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 859 [1/2] (12.3ns)   --->   "%mul_6 = fmul i32 %d_6, i32 %d_6" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 859 'fmul' 'mul_6' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 860 [3/4] (10.5ns)   --->   "%ov_24 = fsub i32 %d1_6, i32 %sub79_6" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 860 'fsub' 'ov_24' <Predicate = (icmp_ln1073 & and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 861 [3/4] (10.5ns)   --->   "%ov_25 = fsub i32 %d2_6, i32 %sub91_6" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 861 'fsub' 'ov_25' <Predicate = (icmp_ln1073 & !and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 862 [3/4] (10.5ns)   --->   "%ov_28 = fsub i32 %d1_7, i32 %sub79_7" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 862 'fsub' 'ov_28' <Predicate = (icmp_ln1073 & and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 863 [4/4] (10.5ns)   --->   "%ov_29 = fsub i32 %d2_7, i32 %sub91_7" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 863 'fsub' 'ov_29' <Predicate = (icmp_ln1073 & !and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 12.3>
ST_17 : Operation 864 [1/4] (10.5ns)   --->   "%distance_1 = fadd i32 %distance, i32 %mul_1" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 864 'fadd' 'distance_1' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 865 [2/2] (12.3ns)   --->   "%overlap_2 = fmul i32 %overlap_1, i32 %ov_11" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 865 'fmul' 'overlap_2' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 866 [1/1] (0.00ns)   --->   "%bitcast_ln307_4 = bitcast i32 %ov_18" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 866 'bitcast' 'bitcast_ln307_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_17 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 867 'partselect' 'tmp_78' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_17 : Operation 868 [1/1] (0.00ns)   --->   "%trunc_ln307_4 = trunc i32 %bitcast_ln307_4" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 868 'trunc' 'trunc_ln307_4' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_17 : Operation 869 [1/1] (1.55ns)   --->   "%icmp_ln307_8 = icmp_ne  i8 %tmp_78, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 869 'icmp' 'icmp_ln307_8' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 870 [1/1] (2.44ns)   --->   "%icmp_ln307_9 = icmp_eq  i23 %trunc_ln307_4, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 870 'icmp' 'icmp_ln307_9' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node ov_19)   --->   "%or_ln307_4 = or i1 %icmp_ln307_9, i1 %icmp_ln307_8" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 871 'or' 'or_ln307_4' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 872 [1/2] (5.43ns)   --->   "%tmp_79 = fcmp_olt  i32 %ov_18, i32 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 872 'fcmp' 'tmp_79' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node ov_19)   --->   "%and_ln307_4 = and i1 %or_ln307_4, i1 %tmp_79" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 873 'and' 'and_ln307_4' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 874 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_19 = select i1 %and_ln307_4, i32 0, i32 %ov_18" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 874 'select' 'ov_19' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 875 [2/2] (5.43ns)   --->   "%tmp_84 = fcmp_olt  i32 %ov_22, i32 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 875 'fcmp' 'tmp_84' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 876 [2/4] (10.5ns)   --->   "%ov_24 = fsub i32 %d1_6, i32 %sub79_6" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 876 'fsub' 'ov_24' <Predicate = (icmp_ln1073 & and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 877 [2/4] (10.5ns)   --->   "%ov_25 = fsub i32 %d2_6, i32 %sub91_6" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 877 'fsub' 'ov_25' <Predicate = (icmp_ln1073 & !and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 878 [2/4] (10.5ns)   --->   "%ov_28 = fsub i32 %d1_7, i32 %sub79_7" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 878 'fsub' 'ov_28' <Predicate = (icmp_ln1073 & and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 879 [3/4] (10.5ns)   --->   "%ov_29 = fsub i32 %d2_7, i32 %sub91_7" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 879 'fsub' 'ov_29' <Predicate = (icmp_ln1073 & !and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 12.3>
ST_18 : Operation 880 [4/4] (10.5ns)   --->   "%distance_2 = fadd i32 %distance_1, i32 %mul_2" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 880 'fadd' 'distance_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 881 [1/2] (12.3ns)   --->   "%overlap_2 = fmul i32 %overlap_1, i32 %ov_11" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 881 'fmul' 'overlap_2' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 882 [1/1] (0.00ns)   --->   "%bitcast_ln307_5 = bitcast i32 %ov_22" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 882 'bitcast' 'bitcast_ln307_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_18 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_5, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 883 'partselect' 'tmp_83' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_18 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln307_5 = trunc i32 %bitcast_ln307_5" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 884 'trunc' 'trunc_ln307_5' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_18 : Operation 885 [1/1] (1.55ns)   --->   "%icmp_ln307_10 = icmp_ne  i8 %tmp_83, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 885 'icmp' 'icmp_ln307_10' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 886 [1/1] (2.44ns)   --->   "%icmp_ln307_11 = icmp_eq  i23 %trunc_ln307_5, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 886 'icmp' 'icmp_ln307_11' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node ov_23)   --->   "%or_ln307_5 = or i1 %icmp_ln307_11, i1 %icmp_ln307_10" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 887 'or' 'or_ln307_5' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 888 [1/2] (5.43ns)   --->   "%tmp_84 = fcmp_olt  i32 %ov_22, i32 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 888 'fcmp' 'tmp_84' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node ov_23)   --->   "%and_ln307_5 = and i1 %or_ln307_5, i1 %tmp_84" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 889 'and' 'and_ln307_5' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 890 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_23 = select i1 %and_ln307_5, i32 0, i32 %ov_22" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 890 'select' 'ov_23' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 891 [1/4] (10.5ns)   --->   "%ov_24 = fsub i32 %d1_6, i32 %sub79_6" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 891 'fsub' 'ov_24' <Predicate = (icmp_ln1073 & and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 892 [1/4] (10.5ns)   --->   "%ov_25 = fsub i32 %d2_6, i32 %sub91_6" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 892 'fsub' 'ov_25' <Predicate = (icmp_ln1073 & !and_ln303_13)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 893 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_26 = select i1 %and_ln303_13, i32 %ov_24, i32 %ov_25" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 893 'select' 'ov_26' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 894 [2/2] (12.3ns)   --->   "%mul_7 = fmul i32 %d_7, i32 %d_7" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 894 'fmul' 'mul_7' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 895 [1/4] (10.5ns)   --->   "%ov_28 = fsub i32 %d1_7, i32 %sub79_7" [detector_solid/abs_solid_detector.cpp:304]   --->   Operation 895 'fsub' 'ov_28' <Predicate = (icmp_ln1073 & and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 896 [2/4] (10.5ns)   --->   "%ov_29 = fsub i32 %d2_7, i32 %sub91_7" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 896 'fsub' 'ov_29' <Predicate = (icmp_ln1073 & !and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 12.3>
ST_19 : Operation 897 [3/4] (10.5ns)   --->   "%distance_2 = fadd i32 %distance_1, i32 %mul_2" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 897 'fadd' 'distance_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 898 [2/2] (12.3ns)   --->   "%overlap_3 = fmul i32 %overlap_2, i32 %ov_15" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 898 'fmul' 'overlap_3' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 899 [2/2] (5.43ns)   --->   "%tmp_89 = fcmp_olt  i32 %ov_26, i32 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 899 'fcmp' 'tmp_89' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 900 [1/2] (12.3ns)   --->   "%mul_7 = fmul i32 %d_7, i32 %d_7" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 900 'fmul' 'mul_7' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 901 [1/4] (10.5ns)   --->   "%ov_29 = fsub i32 %d2_7, i32 %sub91_7" [detector_solid/abs_solid_detector.cpp:306]   --->   Operation 901 'fsub' 'ov_29' <Predicate = (icmp_ln1073 & !and_ln303_15)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 902 [1/1] (0.69ns) (out node of the LUT)   --->   "%ov_30 = select i1 %and_ln303_15, i32 %ov_28, i32 %ov_29" [detector_solid/abs_solid_detector.cpp:303]   --->   Operation 902 'select' 'ov_30' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 12.3>
ST_20 : Operation 903 [2/4] (10.5ns)   --->   "%distance_2 = fadd i32 %distance_1, i32 %mul_2" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 903 'fadd' 'distance_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 904 [1/2] (12.3ns)   --->   "%overlap_3 = fmul i32 %overlap_2, i32 %ov_15" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 904 'fmul' 'overlap_3' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 905 [1/1] (0.00ns)   --->   "%bitcast_ln307_6 = bitcast i32 %ov_26" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 905 'bitcast' 'bitcast_ln307_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_20 : Operation 906 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 906 'partselect' 'tmp_88' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_20 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln307_6 = trunc i32 %bitcast_ln307_6" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 907 'trunc' 'trunc_ln307_6' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_20 : Operation 908 [1/1] (1.55ns)   --->   "%icmp_ln307_12 = icmp_ne  i8 %tmp_88, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 908 'icmp' 'icmp_ln307_12' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 909 [1/1] (2.44ns)   --->   "%icmp_ln307_13 = icmp_eq  i23 %trunc_ln307_6, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 909 'icmp' 'icmp_ln307_13' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node ov_27)   --->   "%or_ln307_6 = or i1 %icmp_ln307_13, i1 %icmp_ln307_12" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 910 'or' 'or_ln307_6' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 911 [1/2] (5.43ns)   --->   "%tmp_89 = fcmp_olt  i32 %ov_26, i32 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 911 'fcmp' 'tmp_89' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node ov_27)   --->   "%and_ln307_6 = and i1 %or_ln307_6, i1 %tmp_89" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 912 'and' 'and_ln307_6' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 913 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_27 = select i1 %and_ln307_6, i32 0, i32 %ov_26" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 913 'select' 'ov_27' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 914 [2/2] (5.43ns)   --->   "%tmp_94 = fcmp_olt  i32 %ov_30, i32 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 914 'fcmp' 'tmp_94' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 12.3>
ST_21 : Operation 915 [1/4] (10.5ns)   --->   "%distance_2 = fadd i32 %distance_1, i32 %mul_2" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 915 'fadd' 'distance_2' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 916 [2/2] (12.3ns)   --->   "%overlap_4 = fmul i32 %overlap_3, i32 %ov_19" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 916 'fmul' 'overlap_4' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 917 [1/1] (0.00ns)   --->   "%bitcast_ln307_7 = bitcast i32 %ov_30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 917 'bitcast' 'bitcast_ln307_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_21 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln307_7, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 918 'partselect' 'tmp_93' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_21 : Operation 919 [1/1] (0.00ns)   --->   "%trunc_ln307_7 = trunc i32 %bitcast_ln307_7" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 919 'trunc' 'trunc_ln307_7' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_21 : Operation 920 [1/1] (1.55ns)   --->   "%icmp_ln307_14 = icmp_ne  i8 %tmp_93, i8 255" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 920 'icmp' 'icmp_ln307_14' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 921 [1/1] (2.44ns)   --->   "%icmp_ln307_15 = icmp_eq  i23 %trunc_ln307_7, i23 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 921 'icmp' 'icmp_ln307_15' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node ov_31)   --->   "%or_ln307_7 = or i1 %icmp_ln307_15, i1 %icmp_ln307_14" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 922 'or' 'or_ln307_7' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 923 [1/2] (5.43ns)   --->   "%tmp_94 = fcmp_olt  i32 %ov_30, i32 0" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 923 'fcmp' 'tmp_94' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node ov_31)   --->   "%and_ln307_7 = and i1 %or_ln307_7, i1 %tmp_94" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 924 'and' 'and_ln307_7' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 925 [1/1] (0.97ns) (out node of the LUT)   --->   "%ov_31 = select i1 %and_ln307_7, i32 0, i32 %ov_30" [detector_solid/abs_solid_detector.cpp:307]   --->   Operation 925 'select' 'ov_31' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 12.3>
ST_22 : Operation 926 [4/4] (10.5ns)   --->   "%distance_3 = fadd i32 %distance_2, i32 %mul_3" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 926 'fadd' 'distance_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 927 [1/2] (12.3ns)   --->   "%overlap_4 = fmul i32 %overlap_3, i32 %ov_19" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 927 'fmul' 'overlap_4' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 10.5>
ST_23 : Operation 928 [3/4] (10.5ns)   --->   "%distance_3 = fadd i32 %distance_2, i32 %mul_3" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 928 'fadd' 'distance_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 12.3>
ST_24 : Operation 929 [2/4] (10.5ns)   --->   "%distance_3 = fadd i32 %distance_2, i32 %mul_3" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 929 'fadd' 'distance_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 930 [2/2] (12.3ns)   --->   "%overlap_5 = fmul i32 %overlap_4, i32 %ov_23" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 930 'fmul' 'overlap_5' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 12.3>
ST_25 : Operation 931 [1/4] (10.5ns)   --->   "%distance_3 = fadd i32 %distance_2, i32 %mul_3" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 931 'fadd' 'distance_3' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 932 [1/2] (12.3ns)   --->   "%overlap_5 = fmul i32 %overlap_4, i32 %ov_23" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 932 'fmul' 'overlap_5' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 10.5>
ST_26 : Operation 933 [4/4] (10.5ns)   --->   "%distance_4 = fadd i32 %distance_3, i32 %mul_4" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 933 'fadd' 'distance_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 10.5>
ST_27 : Operation 934 [3/4] (10.5ns)   --->   "%distance_4 = fadd i32 %distance_3, i32 %mul_4" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 934 'fadd' 'distance_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 12.3>
ST_28 : Operation 935 [2/4] (10.5ns)   --->   "%distance_4 = fadd i32 %distance_3, i32 %mul_4" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 935 'fadd' 'distance_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 936 [2/2] (12.3ns)   --->   "%overlap_6 = fmul i32 %overlap_5, i32 %ov_27" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 936 'fmul' 'overlap_6' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 12.3>
ST_29 : Operation 937 [1/4] (10.5ns)   --->   "%distance_4 = fadd i32 %distance_3, i32 %mul_4" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 937 'fadd' 'distance_4' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 938 [1/2] (12.3ns)   --->   "%overlap_6 = fmul i32 %overlap_5, i32 %ov_27" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 938 'fmul' 'overlap_6' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 12.3>
ST_30 : Operation 939 [4/4] (10.5ns)   --->   "%distance_5 = fadd i32 %distance_4, i32 %mul_5" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 939 'fadd' 'distance_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 940 [2/2] (12.3ns)   --->   "%overlap_7 = fmul i32 %overlap_6, i32 %ov_31" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 940 'fmul' 'overlap_7' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 12.3>
ST_31 : Operation 941 [3/4] (10.5ns)   --->   "%distance_5 = fadd i32 %distance_4, i32 %mul_5" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 941 'fadd' 'distance_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 942 [1/2] (12.3ns)   --->   "%overlap_7 = fmul i32 %overlap_6, i32 %ov_31" [detector_solid/abs_solid_detector.cpp:308]   --->   Operation 942 'fmul' 'overlap_7' <Predicate = (icmp_ln1073)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 10.5>
ST_32 : Operation 943 [2/4] (10.5ns)   --->   "%distance_5 = fadd i32 %distance_4, i32 %mul_5" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 943 'fadd' 'distance_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 944 [2/2] (5.43ns)   --->   "%tmp_96 = fcmp_ogt  i32 %overlap_7, i32 0" [detector_solid/abs_solid_detector.cpp:313]   --->   Operation 944 'fcmp' 'tmp_96' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.5>
ST_33 : Operation 945 [1/4] (10.5ns)   --->   "%distance_5 = fadd i32 %distance_4, i32 %mul_5" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 945 'fadd' 'distance_5' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 946 [1/2] (5.43ns)   --->   "%tmp_96 = fcmp_ogt  i32 %overlap_7, i32 0" [detector_solid/abs_solid_detector.cpp:313]   --->   Operation 946 'fcmp' 'tmp_96' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 0.00>

State 35 <SV = 34> <Delay = 0.00>

State 36 <SV = 35> <Delay = 0.00>

State 37 <SV = 36> <Delay = 10.5>
ST_37 : Operation 947 [4/4] (10.5ns)   --->   "%distance_6 = fadd i32 %distance_5, i32 %mul_6" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 947 'fadd' 'distance_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 948 [3/4] (10.5ns)   --->   "%distance_6 = fadd i32 %distance_5, i32 %mul_6" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 948 'fadd' 'distance_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 949 [2/4] (10.5ns)   --->   "%distance_6 = fadd i32 %distance_5, i32 %mul_6" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 949 'fadd' 'distance_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 10.5>
ST_40 : Operation 950 [1/4] (10.5ns)   --->   "%distance_6 = fadd i32 %distance_5, i32 %mul_6" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 950 'fadd' 'distance_6' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 10.5>
ST_41 : Operation 951 [4/4] (10.5ns)   --->   "%distance_7 = fadd i32 %distance_6, i32 %mul_7" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 951 'fadd' 'distance_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 952 [3/4] (10.5ns)   --->   "%distance_7 = fadd i32 %distance_6, i32 %mul_7" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 952 'fadd' 'distance_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 953 [2/4] (10.5ns)   --->   "%distance_7 = fadd i32 %distance_6, i32 %mul_7" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 953 'fadd' 'distance_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 11.5>
ST_44 : Operation 954 [1/4] (10.5ns)   --->   "%distance_7 = fadd i32 %distance_6, i32 %mul_7" [detector_solid/abs_solid_detector.cpp:296]   --->   Operation 954 'fadd' 'distance_7' <Predicate = (icmp_ln1073)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 955 [1/1] (0.00ns)   --->   "%bitcast_ln313 = bitcast i32 %overlap_7" [detector_solid/abs_solid_detector.cpp:313]   --->   Operation 955 'bitcast' 'bitcast_ln313' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_44 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln313, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:313]   --->   Operation 956 'partselect' 'tmp_95' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_44 : Operation 957 [1/1] (0.00ns)   --->   "%trunc_ln313 = trunc i32 %bitcast_ln313" [detector_solid/abs_solid_detector.cpp:313]   --->   Operation 957 'trunc' 'trunc_ln313' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_44 : Operation 958 [1/1] (1.55ns)   --->   "%icmp_ln313 = icmp_ne  i8 %tmp_95, i8 255" [detector_solid/abs_solid_detector.cpp:313]   --->   Operation 958 'icmp' 'icmp_ln313' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 959 [1/1] (2.44ns)   --->   "%icmp_ln313_1 = icmp_eq  i23 %trunc_ln313, i23 0" [detector_solid/abs_solid_detector.cpp:313]   --->   Operation 959 'icmp' 'icmp_ln313_1' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node sc_2)   --->   "%or_ln313 = or i1 %icmp_ln313_1, i1 %icmp_ln313" [detector_solid/abs_solid_detector.cpp:313]   --->   Operation 960 'or' 'or_ln313' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node sc_2)   --->   "%and_ln313 = and i1 %or_ln313, i1 %tmp_96" [detector_solid/abs_solid_detector.cpp:313]   --->   Operation 961 'and' 'and_ln313' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node sc_2)   --->   "%bitcast_ln317 = bitcast i32 %distance_7" [detector_solid/abs_solid_detector.cpp:317]   --->   Operation 962 'bitcast' 'bitcast_ln317' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_44 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node sc_2)   --->   "%xor_ln317 = xor i32 %bitcast_ln317, i32 2147483648" [detector_solid/abs_solid_detector.cpp:317]   --->   Operation 963 'xor' 'xor_ln317' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node sc_2)   --->   "%sc = bitcast i32 %xor_ln317" [detector_solid/abs_solid_detector.cpp:317]   --->   Operation 964 'bitcast' 'sc' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_44 : Operation 965 [1/1] (0.99ns) (out node of the LUT)   --->   "%sc_2 = select i1 %and_ln313, i32 %overlap_7, i32 %sc" [detector_solid/abs_solid_detector.cpp:313]   --->   Operation 965 'select' 'sc_2' <Predicate = (icmp_ln1073)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.43>
ST_45 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_score_load = load i32 %tmp_score" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 966 'load' 'tmp_score_load' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_45 : Operation 967 [2/2] (5.43ns)   --->   "%tmp_99 = fcmp_ogt  i32 %sc_2, i32 %tmp_score_load" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 967 'fcmp' 'tmp_99' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 12.5>
ST_46 : Operation 968 [1/1] (0.00ns)   --->   "%merge_1_1 = load i32 %merge_1" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 968 'load' 'merge_1_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 969 [1/1] (0.00ns)   --->   "%merge_2_1 = load i32 %merge_2"   --->   Operation 969 'load' 'merge_2_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 970 [1/1] (0.00ns)   --->   "%trunc_ln1073 = trunc i32 %merge_1_1"   --->   Operation 970 'trunc' 'trunc_ln1073' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 971 [1/1] (0.00ns)   --->   "%trunc_ln1073_1 = trunc i32 %merge_2_1"   --->   Operation 971 'trunc' 'trunc_ln1073_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 972 [1/1] (0.00ns)   --->   "%score_load = load i32 %score"   --->   Operation 972 'load' 'score_load' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_46 : Operation 973 [1/1] (0.00ns)   --->   "%tmp_other_load = load i32 %tmp_other" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 973 'load' 'tmp_other_load' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_46 : Operation 974 [1/1] (2.47ns)   --->   "%icmp_ln321 = icmp_eq  i32 %tmp_other_load, i32 4294967295" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 974 'icmp' 'icmp_ln321' <Predicate = (icmp_ln1073)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 975 [1/1] (0.00ns)   --->   "%bitcast_ln321 = bitcast i32 %sc_2" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 975 'bitcast' 'bitcast_ln321' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_46 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln321, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 976 'partselect' 'tmp_97' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_46 : Operation 977 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i32 %bitcast_ln321" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 977 'trunc' 'trunc_ln321' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_46 : Operation 978 [1/1] (0.00ns)   --->   "%bitcast_ln321_1 = bitcast i32 %tmp_score_load" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 978 'bitcast' 'bitcast_ln321_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_46 : Operation 979 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln321_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 979 'partselect' 'tmp_98' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_46 : Operation 980 [1/1] (0.00ns)   --->   "%trunc_ln321_1 = trunc i32 %bitcast_ln321_1" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 980 'trunc' 'trunc_ln321_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_46 : Operation 981 [1/1] (1.55ns)   --->   "%icmp_ln321_1 = icmp_ne  i8 %tmp_97, i8 255" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 981 'icmp' 'icmp_ln321_1' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 982 [1/1] (2.44ns)   --->   "%icmp_ln321_2 = icmp_eq  i23 %trunc_ln321, i23 0" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 982 'icmp' 'icmp_ln321_2' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node or_ln321)   --->   "%or_ln321_1 = or i1 %icmp_ln321_2, i1 %icmp_ln321_1" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 983 'or' 'or_ln321_1' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 984 [1/1] (1.55ns)   --->   "%icmp_ln321_3 = icmp_ne  i8 %tmp_98, i8 255" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 984 'icmp' 'icmp_ln321_3' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 985 [1/1] (2.44ns)   --->   "%icmp_ln321_4 = icmp_eq  i23 %trunc_ln321_1, i23 0" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 985 'icmp' 'icmp_ln321_4' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node or_ln321)   --->   "%or_ln321_2 = or i1 %icmp_ln321_4, i1 %icmp_ln321_3" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 986 'or' 'or_ln321_2' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 987 [1/2] (5.43ns)   --->   "%tmp_99 = fcmp_ogt  i32 %sc_2, i32 %tmp_score_load" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 987 'fcmp' 'tmp_99' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node or_ln321)   --->   "%and_ln321 = and i1 %or_ln321_1, i1 %or_ln321_2" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 988 'and' 'and_ln321' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node or_ln321)   --->   "%and_ln321_1 = and i1 %and_ln321, i1 %tmp_99" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 989 'and' 'and_ln321_1' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 990 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln321 = or i1 %icmp_ln321, i1 %and_ln321_1" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 990 'or' 'or_ln321' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 991 [1/1] (0.69ns)   --->   "%tmp_other_6 = select i1 %or_ln321, i32 %i_real_3, i32 %tmp_other_load" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 991 'select' 'tmp_other_6' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 992 [1/1] (0.69ns)   --->   "%tmp_score_4 = select i1 %or_ln321, i32 %sc_2, i32 %tmp_score_load" [detector_solid/abs_solid_detector.cpp:321]   --->   Operation 992 'select' 'tmp_score_4' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 993 [2/2] (5.43ns)   --->   "%tmp_102 = fcmp_ogt  i32 %tmp_score_4, i32 %score_load" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 993 'fcmp' 'tmp_102' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 994 [1/1] (0.69ns)   --->   "%tmp_other_5 = select i1 %icmp_ln1065, i32 4294967295, i32 %tmp_other_6"   --->   Operation 994 'select' 'tmp_other_5' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 995 [1/1] (0.69ns)   --->   "%tmp_score_3 = select i1 %icmp_ln1065, i32 0, i32 %tmp_score_4"   --->   Operation 995 'select' 'tmp_score_3' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 996 [1/1] (1.58ns)   --->   "%store_ln267 = store i32 %tmp_other_5, i32 %tmp_other" [detector_solid/abs_solid_detector.cpp:267]   --->   Operation 996 'store' 'store_ln267' <Predicate = (icmp_ln1073)> <Delay = 1.58>
ST_46 : Operation 997 [1/1] (1.58ns)   --->   "%store_ln267 = store i32 %tmp_score_3, i32 %tmp_score" [detector_solid/abs_solid_detector.cpp:267]   --->   Operation 997 'store' 'store_ln267' <Predicate = (icmp_ln1073)> <Delay = 1.58>
ST_46 : Operation 1028 [1/1] (0.00ns)   --->   "%write_ln1073 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %merge_2_out, i10 %trunc_ln1073_1"   --->   Operation 1028 'write' 'write_ln1073' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_46 : Operation 1029 [1/1] (0.00ns)   --->   "%write_ln1073 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %merge_1_out, i10 %trunc_ln1073"   --->   Operation 1029 'write' 'write_ln1073' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_46 : Operation 1030 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1030 'ret' 'ret_ln0' <Predicate = (!icmp_ln1073)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 8.69>
ST_47 : Operation 998 [1/1] (0.00ns)   --->   "%specpipeline_ln270 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_5" [detector_solid/abs_solid_detector.cpp:270]   --->   Operation 998 'specpipeline' 'specpipeline_ln270' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_47 : Operation 999 [1/1] (0.00ns)   --->   "%speclooptripcount_ln269 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 136, i64 68" [detector_solid/abs_solid_detector.cpp:269]   --->   Operation 999 'speclooptripcount' 'speclooptripcount_ln269' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_47 : Operation 1000 [1/1] (0.00ns)   --->   "%specloopname_ln289 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [detector_solid/abs_solid_detector.cpp:289]   --->   Operation 1000 'specloopname' 'specloopname_ln289' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_47 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node or_ln334)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %merge_1_1, i32 31" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 1001 'bitselect' 'tmp' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_47 : Operation 1002 [1/1] (0.00ns)   --->   "%bitcast_ln334 = bitcast i32 %tmp_score_4" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 1002 'bitcast' 'bitcast_ln334' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_47 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln334, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 1003 'partselect' 'tmp_100' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_47 : Operation 1004 [1/1] (0.00ns)   --->   "%trunc_ln334 = trunc i32 %bitcast_ln334" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 1004 'trunc' 'trunc_ln334' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_47 : Operation 1005 [1/1] (0.00ns)   --->   "%bitcast_ln334_1 = bitcast i32 %score_load" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 1005 'bitcast' 'bitcast_ln334_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_47 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln334_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 1006 'partselect' 'tmp_101' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_47 : Operation 1007 [1/1] (0.00ns)   --->   "%trunc_ln334_1 = trunc i32 %bitcast_ln334_1" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 1007 'trunc' 'trunc_ln334_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_47 : Operation 1008 [1/1] (1.55ns)   --->   "%icmp_ln334 = icmp_ne  i8 %tmp_100, i8 255" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 1008 'icmp' 'icmp_ln334' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1009 [1/1] (2.44ns)   --->   "%icmp_ln334_1 = icmp_eq  i23 %trunc_ln334, i23 0" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 1009 'icmp' 'icmp_ln334_1' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node or_ln334)   --->   "%or_ln334_1 = or i1 %icmp_ln334_1, i1 %icmp_ln334" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 1010 'or' 'or_ln334_1' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1011 [1/1] (1.55ns)   --->   "%icmp_ln334_2 = icmp_ne  i8 %tmp_101, i8 255" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 1011 'icmp' 'icmp_ln334_2' <Predicate = (icmp_ln1073)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1012 [1/1] (2.44ns)   --->   "%icmp_ln334_3 = icmp_eq  i23 %trunc_ln334_1, i23 0" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 1012 'icmp' 'icmp_ln334_3' <Predicate = (icmp_ln1073)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node or_ln334)   --->   "%or_ln334_2 = or i1 %icmp_ln334_3, i1 %icmp_ln334_2" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 1013 'or' 'or_ln334_2' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1014 [1/2] (5.43ns)   --->   "%tmp_102 = fcmp_ogt  i32 %tmp_score_4, i32 %score_load" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 1014 'fcmp' 'tmp_102' <Predicate = (icmp_ln1073)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node or_ln334)   --->   "%and_ln334 = and i1 %or_ln334_1, i1 %or_ln334_2" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 1015 'and' 'and_ln334' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node or_ln334)   --->   "%and_ln334_1 = and i1 %and_ln334, i1 %tmp_102" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 1016 'and' 'and_ln334_1' <Predicate = (icmp_ln1073)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1017 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln334 = or i1 %tmp, i1 %and_ln334_1" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 1017 'or' 'or_ln334' <Predicate = (icmp_ln1073)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node score_3)   --->   "%score_2 = select i1 %or_ln334, i32 %tmp_score_4, i32 %score_load" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 1018 'select' 'score_2' <Predicate = (icmp_ln1073 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node merge_2_6)   --->   "%merge_2_5 = select i1 %or_ln334, i32 %tmp_other_6, i32 %merge_2_1" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 1019 'select' 'merge_2_5' <Predicate = (icmp_ln1073 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node merge_1_6)   --->   "%merge_1_5 = select i1 %or_ln334, i32 %i_real_4, i32 %merge_1_1" [detector_solid/abs_solid_detector.cpp:334]   --->   Operation 1020 'select' 'merge_1_5' <Predicate = (icmp_ln1073 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1021 [1/1] (0.69ns) (out node of the LUT)   --->   "%score_3 = select i1 %icmp_ln1065, i32 %score_2, i32 %score_load"   --->   Operation 1021 'select' 'score_3' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1022 [1/1] (0.69ns) (out node of the LUT)   --->   "%merge_2_6 = select i1 %icmp_ln1065, i32 %merge_2_5, i32 %merge_2_1"   --->   Operation 1022 'select' 'merge_2_6' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1023 [1/1] (0.69ns) (out node of the LUT)   --->   "%merge_1_6 = select i1 %icmp_ln1065, i32 %merge_1_5, i32 %merge_1_1"   --->   Operation 1023 'select' 'merge_1_6' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 1024 [1/1] (1.58ns)   --->   "%store_ln267 = store i32 %score_3, i32 %score" [detector_solid/abs_solid_detector.cpp:267]   --->   Operation 1024 'store' 'store_ln267' <Predicate = (icmp_ln1073)> <Delay = 1.58>
ST_47 : Operation 1025 [1/1] (1.58ns)   --->   "%store_ln267 = store i32 %merge_2_6, i32 %merge_2" [detector_solid/abs_solid_detector.cpp:267]   --->   Operation 1025 'store' 'store_ln267' <Predicate = (icmp_ln1073)> <Delay = 1.58>
ST_47 : Operation 1026 [1/1] (1.58ns)   --->   "%store_ln267 = store i32 %merge_1_6, i32 %merge_1" [detector_solid/abs_solid_detector.cpp:267]   --->   Operation 1026 'store' 'store_ln267' <Predicate = (icmp_ln1073)> <Delay = 1.58>
ST_47 : Operation 1027 [1/1] (0.00ns)   --->   "%br_ln267 = br void %for.cond16" [detector_solid/abs_solid_detector.cpp:267]   --->   Operation 1027 'br' 'br_ln267' <Predicate = (icmp_ln1073)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('tmp_other') [16]  (0 ns)
	'store' operation ('store_ln0') of constant 4294967295 on local variable 'tmp_other' [18]  (1.59 ns)

 <State 2>: 5.08ns
The critical path consists of the following:
	'load' operation ('i_real', detector_solid/abs_solid_detector.cpp:256) on local variable 'tmp_other' [29]  (0 ns)
	'add' operation ('add_ln300', detector_solid/abs_solid_detector.cpp:300) [45]  (1.82 ns)
	'getelementptr' operation ('regions_center_0_addr', detector_solid/abs_solid_detector.cpp:295) [94]  (0 ns)
	'load' operation ('regions_center_0_load', detector_solid/abs_solid_detector.cpp:295) on array 'regions_center_0' [110]  (3.25 ns)

 <State 3>: 10.3ns
The critical path consists of the following:
	'load' operation ('regions_min_0_load', detector_solid/abs_solid_detector.cpp:300) on array 'regions_min_0' [188]  (3.25 ns)
	'mux' operation ('tmp_4', detector_solid/abs_solid_detector.cpp:300) [190]  (1.59 ns)
	'fcmp' operation ('tmp_57', detector_solid/abs_solid_detector.cpp:303) [212]  (5.43 ns)

 <State 4>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('d', detector_solid/abs_solid_detector.cpp:295) [182]  (10.5 ns)

 <State 5>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('d', detector_solid/abs_solid_detector.cpp:295) [182]  (10.5 ns)

 <State 6>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('d', detector_solid/abs_solid_detector.cpp:295) [182]  (10.5 ns)

 <State 7>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('d', detector_solid/abs_solid_detector.cpp:295) [182]  (10.5 ns)

 <State 8>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul', detector_solid/abs_solid_detector.cpp:296) [183]  (12.4 ns)

 <State 9>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul', detector_solid/abs_solid_detector.cpp:296) [183]  (12.4 ns)

 <State 10>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_1', detector_solid/abs_solid_detector.cpp:296) [235]  (12.4 ns)

 <State 11>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_2', detector_solid/abs_solid_detector.cpp:296) [288]  (12.4 ns)

 <State 12>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_3', detector_solid/abs_solid_detector.cpp:296) [341]  (12.4 ns)

 <State 13>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_4', detector_solid/abs_solid_detector.cpp:296) [394]  (12.4 ns)

 <State 14>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_5', detector_solid/abs_solid_detector.cpp:296) [447]  (12.4 ns)

 <State 15>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:308) [280]  (12.4 ns)

 <State 16>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:308) [280]  (12.4 ns)

 <State 17>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:308) [333]  (12.4 ns)

 <State 18>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:308) [333]  (12.4 ns)

 <State 19>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:308) [386]  (12.4 ns)

 <State 20>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:308) [386]  (12.4 ns)

 <State 21>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:308) [439]  (12.4 ns)

 <State 22>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:308) [439]  (12.4 ns)

 <State 23>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:296) [342]  (10.5 ns)

 <State 24>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:308) [492]  (12.4 ns)

 <State 25>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:308) [492]  (12.4 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:296) [395]  (10.5 ns)

 <State 27>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:296) [395]  (10.5 ns)

 <State 28>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:308) [545]  (12.4 ns)

 <State 29>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:308) [545]  (12.4 ns)

 <State 30>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:308) [598]  (12.4 ns)

 <State 31>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:308) [598]  (12.4 ns)

 <State 32>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:296) [448]  (10.5 ns)

 <State 33>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:296) [448]  (10.5 ns)

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:296) [501]  (10.5 ns)

 <State 38>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:296) [501]  (10.5 ns)

 <State 39>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:296) [501]  (10.5 ns)

 <State 40>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:296) [501]  (10.5 ns)

 <State 41>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:296) [554]  (10.5 ns)

 <State 42>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:296) [554]  (10.5 ns)

 <State 43>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:296) [554]  (10.5 ns)

 <State 44>: 11.5ns
The critical path consists of the following:
	'fadd' operation ('distance', detector_solid/abs_solid_detector.cpp:296) [554]  (10.5 ns)
	'xor' operation ('xor_ln317', detector_solid/abs_solid_detector.cpp:317) [608]  (0 ns)
	'select' operation ('sc', detector_solid/abs_solid_detector.cpp:313) [610]  (0.993 ns)

 <State 45>: 5.43ns
The critical path consists of the following:
	'load' operation ('tmp_score_load', detector_solid/abs_solid_detector.cpp:321) on local variable 'tmp_score' [37]  (0 ns)
	'fcmp' operation ('tmp_99', detector_solid/abs_solid_detector.cpp:321) [624]  (5.43 ns)

 <State 46>: 12.5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_99', detector_solid/abs_solid_detector.cpp:321) [624]  (5.43 ns)
	'and' operation ('and_ln321_1', detector_solid/abs_solid_detector.cpp:321) [626]  (0 ns)
	'or' operation ('or_ln321', detector_solid/abs_solid_detector.cpp:321) [627]  (0.978 ns)
	'select' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:321) [629]  (0.698 ns)
	'fcmp' operation ('tmp_102', detector_solid/abs_solid_detector.cpp:334) [646]  (5.43 ns)

 <State 47>: 8.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_102', detector_solid/abs_solid_detector.cpp:334) [646]  (5.43 ns)
	'and' operation ('and_ln334_1', detector_solid/abs_solid_detector.cpp:334) [648]  (0 ns)
	'or' operation ('or_ln334', detector_solid/abs_solid_detector.cpp:334) [649]  (0.978 ns)
	'select' operation ('score', detector_solid/abs_solid_detector.cpp:334) [650]  (0 ns)
	'select' operation ('score') [658]  (0.698 ns)
	'store' operation ('store_ln267', detector_solid/abs_solid_detector.cpp:267) of variable 'score' on local variable 'score' [665]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
