$date
	Sun Oct 23 04:14:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#562189
b101 !
1"
#562190
b101 &
b101 %
1$
#562191
0"
#562194
b10000 &
b10000 %
#562198
b1000 &
b1000 %
#562202
b100 &
b100 %
#562206
b10 &
b10 %
#562210
b1 &
b1 %
1#
#562214
b0 &
0#
b0 %
0$
#1539326
b110 &
b110 %
1$
b110 !
1"
#1539327
0"
#1539330
b11 &
b11 %
#1539334
b1010 &
b1010 %
#1539338
b101 &
b101 %
#1539342
b10000 &
b10000 %
#1539346
b1000 &
b1000 %
#1539350
b100 &
b100 %
#1539354
b10 &
b10 %
#1539358
b1 &
1#
b1 %
#1539362
b0 &
b0 %
0#
0$
#2498211
b10 !
1"
#2498214
b10 &
b10 %
1$
#2498215
0"
#2498218
b1 &
b1 %
1#
#2498222
b0 &
0#
b0 %
0$
#4500012
