
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 2.65

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: tx_ready$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.02    0.20    0.18    0.38 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.20    0.00    0.38 ^ tx_ready$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.38   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ tx_ready$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.13    0.13   library removal time
                                  0.13   data required time
-----------------------------------------------------------------------------
                                  0.13   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)


Startpoint: tx_data[0] (input port clocked by core_clock)
Endpoint: tx_shift_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ tx_data[0] (in)
                                         tx_data[0] (net)
                  0.00    0.00    0.20 ^ input3/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.07    0.27 ^ input3/X (sky130_fd_sc_hd__clkbuf_1)
                                         net4 (net)
                  0.05    0.00    0.27 ^ _218_/B (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.05    0.06    0.33 v _218_/Y (sky130_fd_sc_hd__nand3_1)
                                         _092_ (net)
                  0.05    0.00    0.33 v _219_/B1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.06    0.06    0.39 ^ _219_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _028_ (net)
                  0.06    0.00    0.39 ^ tx_shift_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ tx_shift_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_count[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.02    0.20    0.18    0.38 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.20    0.00    0.38 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    33    0.16    0.19    0.25    0.63 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.19    0.00    0.63 ^ bit_count[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  0.63   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ bit_count[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.16    5.16   library recovery time
                                  5.16   data required time
-----------------------------------------------------------------------------
                                  5.16   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  4.53   slack (MET)


Startpoint: bit_count[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.12    0.36    0.36 ^ bit_count[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         bit_count[1] (net)
                  0.12    0.00    0.36 ^ _240_/B (sky130_fd_sc_hd__ha_2)
     3    0.02    0.14    0.26    0.62 ^ _240_/COUT (sky130_fd_sc_hd__ha_2)
                                         _109_ (net)
                  0.14    0.00    0.62 ^ _127_/C (sky130_fd_sc_hd__nand3_2)
     6    0.02    0.14    0.15    0.77 v _127_/Y (sky130_fd_sc_hd__nand3_2)
                                         _115_ (net)
                  0.14    0.00    0.77 v _242_/B (sky130_fd_sc_hd__ha_1)
     3    0.01    0.07    0.33    1.10 v _242_/SUM (sky130_fd_sc_hd__ha_1)
                                         _117_ (net)
                  0.07    0.00    1.10 v _161_/A_N (sky130_fd_sc_hd__and4bb_1)
     4    0.01    0.13    0.32    1.42 ^ _161_/X (sky130_fd_sc_hd__and4bb_1)
                                         _050_ (net)
                  0.13    0.00    1.42 ^ _177_/B (sky130_fd_sc_hd__nand4_1)
     2    0.01    0.12    0.13    1.55 v _177_/Y (sky130_fd_sc_hd__nand4_1)
                                         _064_ (net)
                  0.12    0.00    1.55 v _178_/C (sky130_fd_sc_hd__nor4b_1)
     1    0.00    0.32    0.32    1.87 ^ _178_/Y (sky130_fd_sc_hd__nor4b_1)
                                         _065_ (net)
                  0.32    0.00    1.87 ^ _179_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.23 v _179_/X (sky130_fd_sc_hd__mux2_1)
                                         _015_ (net)
                  0.06    0.00    2.23 v rx_shift_reg[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.23   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                 -2.23   data arrival time
-----------------------------------------------------------------------------
                                  2.65   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_count[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.02    0.20    0.18    0.38 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.20    0.00    0.38 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    33    0.16    0.19    0.25    0.63 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.19    0.00    0.63 ^ bit_count[2]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  0.63   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ bit_count[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.16    5.16   library recovery time
                                  5.16   data required time
-----------------------------------------------------------------------------
                                  5.16   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  4.53   slack (MET)


Startpoint: bit_count[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.12    0.36    0.36 ^ bit_count[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         bit_count[1] (net)
                  0.12    0.00    0.36 ^ _240_/B (sky130_fd_sc_hd__ha_2)
     3    0.02    0.14    0.26    0.62 ^ _240_/COUT (sky130_fd_sc_hd__ha_2)
                                         _109_ (net)
                  0.14    0.00    0.62 ^ _127_/C (sky130_fd_sc_hd__nand3_2)
     6    0.02    0.14    0.15    0.77 v _127_/Y (sky130_fd_sc_hd__nand3_2)
                                         _115_ (net)
                  0.14    0.00    0.77 v _242_/B (sky130_fd_sc_hd__ha_1)
     3    0.01    0.07    0.33    1.10 v _242_/SUM (sky130_fd_sc_hd__ha_1)
                                         _117_ (net)
                  0.07    0.00    1.10 v _161_/A_N (sky130_fd_sc_hd__and4bb_1)
     4    0.01    0.13    0.32    1.42 ^ _161_/X (sky130_fd_sc_hd__and4bb_1)
                                         _050_ (net)
                  0.13    0.00    1.42 ^ _177_/B (sky130_fd_sc_hd__nand4_1)
     2    0.01    0.12    0.13    1.55 v _177_/Y (sky130_fd_sc_hd__nand4_1)
                                         _064_ (net)
                  0.12    0.00    1.55 v _178_/C (sky130_fd_sc_hd__nor4b_1)
     1    0.00    0.32    0.32    1.87 ^ _178_/Y (sky130_fd_sc_hd__nor4b_1)
                                         _065_ (net)
                  0.32    0.00    1.87 ^ _179_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.35    2.23 v _179_/X (sky130_fd_sc_hd__mux2_1)
                                         _015_ (net)
                  0.06    0.00    2.23 v rx_shift_reg[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.23   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                 -2.23   data arrival time
-----------------------------------------------------------------------------
                                  2.65   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
1.144452691078186

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
1.4862940311431885

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7700

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.029033439233899117

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.03388400003314018

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8568

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ bit_count[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.36    0.36 ^ bit_count[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.26    0.62 ^ _240_/COUT (sky130_fd_sc_hd__ha_2)
   0.15    0.77 v _127_/Y (sky130_fd_sc_hd__nand3_2)
   0.33    1.10 v _242_/SUM (sky130_fd_sc_hd__ha_1)
   0.32    1.42 ^ _161_/X (sky130_fd_sc_hd__and4bb_1)
   0.13    1.55 v _177_/Y (sky130_fd_sc_hd__nand4_1)
   0.32    1.87 ^ _178_/Y (sky130_fd_sc_hd__nor4b_1)
   0.35    2.23 v _179_/X (sky130_fd_sc_hd__mux2_1)
   0.00    2.23 v rx_shift_reg[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           2.23   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock network delay (ideal)
   0.00    5.00   clock reconvergence pessimism
           5.00 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
  -0.13    4.87   library setup time
           4.87   data required time
---------------------------------------------------------
           4.87   data required time
          -2.23   data arrival time
---------------------------------------------------------
           2.65   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_shift_reg[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_data[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rx_shift_reg[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.31    0.31 ^ rx_shift_reg[6]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.12    0.42 ^ _158_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.42 ^ rx_data[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.42   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ rx_data[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
  -0.04   -0.04   library hold time
          -0.04   data required time
---------------------------------------------------------
          -0.04   data required time
          -0.42   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
2.2256

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
2.6450

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
118.844357

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.11e-04   7.72e-05   4.04e-10   4.88e-04  48.2%
Combinational          2.53e-04   2.72e-04   4.53e-10   5.25e-04  51.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.64e-04   3.50e-04   8.57e-10   1.01e-03 100.0%
                          65.5%      34.5%       0.0%
