
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//cc-5.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000003 cycles: 2516505 heartbeat IPC: 3.97377 cumulative IPC: 3.97377 (Simulation time: 0 hr 0 min 43 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5098389 heartbeat IPC: 3.87314 cumulative IPC: 3.92281 (Simulation time: 0 hr 1 min 35 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 7720296 heartbeat IPC: 3.81402 cumulative IPC: 3.88586 (Simulation time: 0 hr 2 min 29 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 10369276 heartbeat IPC: 3.77504 cumulative IPC: 3.85755 (Simulation time: 0 hr 3 min 22 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 10369276 (Simulation time: 0 hr 3 min 22 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 28232693 heartbeat IPC: 0.559803 cumulative IPC: 0.559803 (Simulation time: 0 hr 4 min 29 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 46665732 heartbeat IPC: 0.542504 cumulative IPC: 0.551018 (Simulation time: 0 hr 5 min 19 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 64068118 heartbeat IPC: 0.574634 cumulative IPC: 0.558671 (Simulation time: 0 hr 6 min 32 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 81565200 heartbeat IPC: 0.571524 cumulative IPC: 0.56183 (Simulation time: 0 hr 7 min 52 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 99273481 heartbeat IPC: 0.564708 cumulative IPC: 0.562403 (Simulation time: 0 hr 8 min 58 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 116322870 heartbeat IPC: 0.586531 cumulative IPC: 0.566286 (Simulation time: 0 hr 10 min 14 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 133437782 heartbeat IPC: 0.584286 cumulative IPC: 0.568789 (Simulation time: 0 hr 11 min 29 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 150467809 heartbeat IPC: 0.587198 cumulative IPC: 0.571027 (Simulation time: 0 hr 12 min 50 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 166425438 heartbeat IPC: 0.62666 cumulative IPC: 0.576715 (Simulation time: 0 hr 14 min 11 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 183267240 heartbeat IPC: 0.593761 cumulative IPC: 0.578376 (Simulation time: 0 hr 15 min 1 sec) 
Finished CPU 0 instructions: 100000003 cycles: 172897965 cumulative IPC: 0.578376 (Simulation time: 0 hr 15 min 1 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.578376 instructions: 100000003 cycles: 172897965
cpu0_DTLB TOTAL     ACCESS:   24449952  HIT:   19762463  MISS:    4687489
cpu0_DTLB LOAD      ACCESS:   24248596  HIT:   19561107  MISS:    4687489
cpu0_DTLB RFO       ACCESS:     201356  HIT:     201356  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.86332 cycles
cpu0_DTLB MSHR FULL EVENTS: 512863 MSHR MERGE EVENTS: 273594
cpu0_ITLB TOTAL     ACCESS:    9705940  HIT:    9705940  MISS:          0
cpu0_ITLB LOAD      ACCESS:    9705940  HIT:    9705940  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:    4687489  HIT:    4680400  MISS:       7089
cpu0_STLB LOAD      ACCESS:    4687489  HIT:    4680400  MISS:       7089
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 218.368 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   19671603  HIT:   12409842  MISS:    7261761
cpu0_L1D LOAD      ACCESS:   19462623  HIT:   12207474  MISS:    7255149
cpu0_L1D RFO       ACCESS:     201891  HIT:     201891  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7089  HIT:        477  MISS:       6612
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 26.8911 cycles
cpu0_L1D MSHR FULL EVENTS: 3 MSHR MERGE EVENTS: 1224816
cpu0_L2C TOTAL     ACCESS:    7424701  HIT:    3701465  MISS:    3723221
cpu0_L2C LOAD      ACCESS:    7255149  HIT:    3531946  MISS:    3723203
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     162940  HIT:     162925  MISS:         15
cpu0_L2C TRANSLATION ACCESS:       6612  HIT:       6594  MISS:         18
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 31.3177 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    7446426  HIT:    3269500  MISS:     453718
LLC LOAD      ACCESS:    3723174  HIT:    3269458  MISS:     453716
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    3723234  HIT:         26  MISS:    3723208
LLC TRANSLATION ACCESS:         18  HIT:         16  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 85.6678 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     347402  ROW_BUFFER_MISS:     106316
 DBUS AVG_CONGESTED_CYCLE:    3.15789
 WQ ROW_BUFFER_HIT:          4  ROW_BUFFER_MISS:          7  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.7512% MPKI: 16.5216 Average ROB Occupancy at Mispredict: 35.4978
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 16.5216
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

