{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701857355903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701857355919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 15:39:15 2023 " "Processing started: Wed Dec 06 15:39:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701857355919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701857355919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serial_bus_project -c serial_bus_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off serial_bus_project -c serial_bus_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701857355920 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701857356459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701857356459 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "slave_port.v(124) " "Verilog HDL information at slave_port.v(124): always construct contains both blocking and non-blocking assignments" {  } { { "../serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/slave_port.v" "" { Text "D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/slave_port.v" 124 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701857365088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/moodle/semester 7/en4020_advanced_digital_systems/bus_design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /moodle/semester 7/en4020_advanced_digital_systems/bus_design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "../serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/slave_port.v" "" { Text "D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/slave_port.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701857365101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701857365101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/moodle/semester 7/en4020_advanced_digital_systems/bus_design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/slave_out_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /moodle/semester 7/en4020_advanced_digital_systems/bus_design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/slave_out_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_out_port " "Found entity 1: slave_out_port" {  } { { "../serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/slave_out_port.v" "" { Text "D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/slave_out_port.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701857365107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701857365107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/moodle/semester 7/en4020_advanced_digital_systems/bus_design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/slave_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /moodle/semester 7/en4020_advanced_digital_systems/bus_design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/slave_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_4k " "Found entity 1: slave_4k" {  } { { "../serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/slave_module.v" "" { Text "D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/slave_module.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701857365114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701857365114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/moodle/semester 7/en4020_advanced_digital_systems/bus_design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/slave_in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /moodle/semester 7/en4020_advanced_digital_systems/bus_design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/slave_in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_in_port " "Found entity 1: slave_in_port" {  } { { "../serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/slave_in_port.v" "" { Text "D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/slave_in_port.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701857365133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701857365133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/moodle/semester 7/en4020_advanced_digital_systems/bus_design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /moodle/semester 7/en4020_advanced_digital_systems/bus_design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "../serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/master_port.v" "" { Text "D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/master_port.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701857365137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701857365137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/moodle/semester 7/en4020_advanced_digital_systems/bus_design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/master_out_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /moodle/semester 7/en4020_advanced_digital_systems/bus_design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/master_out_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_out_port " "Found entity 1: master_out_port" {  } { { "../serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/master_out_port.v" "" { Text "D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/master_out_port.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701857365141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701857365141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/moodle/semester 7/en4020_advanced_digital_systems/bus_design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/master_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /moodle/semester 7/en4020_advanced_digital_systems/bus_design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/master_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_module " "Found entity 1: master_module" {  } { { "../serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/master_module.v" "" { Text "D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/master_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701857365144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701857365144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/moodle/semester 7/en4020_advanced_digital_systems/bus_design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/master_in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /moodle/semester 7/en4020_advanced_digital_systems/bus_design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/master_in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_in_port " "Found entity 1: master_in_port" {  } { { "../serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/master_in_port.v" "" { Text "D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/serial_bus_design_without_burst/serial_bus_design_without_burst.srcs/sources_1/new/master_in_port.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701857365147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701857365147 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "serial_bus_project " "Top-level design entity \"serial_bus_project\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1701857365207 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/Altera_implementation/output_files/serial_bus_project.map.smsg " "Generated suppressed messages file D:/MOODLE/SEMESTER 7/EN4020_Advanced_Digital_Systems/BUS_Design/Altera_implementation/output_files/serial_bus_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701857365261 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701857365356 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 06 15:39:25 2023 " "Processing ended: Wed Dec 06 15:39:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701857365356 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701857365356 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701857365356 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701857365356 ""}
