{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720219985872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720219985872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 05 19:53:05 2024 " "Processing started: Fri Jul 05 19:53:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720219985872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1720219985872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off user_hw -c user_hw " "Command: quartus_map --read_settings_files=on --write_settings_files=off user_hw -c user_hw" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1720219985872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1720219986234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVISOR-x " "Found design unit 1: DIVISOR-x" {  } { { "divisor.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/divisor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219986674 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVISOR " "Found entity 1: DIVISOR" {  } { { "divisor.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219986674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720219986674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_7-Behavioral " "Found design unit 1: cont_7-Behavioral" {  } { { "cont_7.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/cont_7.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219986689 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_7 " "Found entity 1: cont_7" {  } { { "cont_7.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/cont_7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219986689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720219986689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_4-rtl " "Found design unit 1: cont_4-rtl" {  } { { "cont_4.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/cont_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219986689 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_4 " "Found entity 1: cont_4" {  } { { "cont_4.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/cont_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219986689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720219986689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_avalon-Y " "Found design unit 1: top_avalon-Y" {  } { { "top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/top_avalon.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219986689 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_avalon " "Found entity 1: top_avalon" {  } { { "top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/top_avalon.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219986689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720219986689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-Behavior " "Found design unit 1: reg32-Behavior" {  } { { "reg32.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/reg32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219986689 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/reg32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219986689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720219986689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_avalon_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_avalon_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_top_avalon-behavior " "Found design unit 1: tb_top_avalon-behavior" {  } { { "top_avalon_tb.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/top_avalon_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219986699 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_top_avalon " "Found entity 1: tb_top_avalon" {  } { { "top_avalon_tb.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/top_avalon_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219986699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720219986699 ""}
{ "Warning" "WSGN_SEARCH_FILE" "user_hw.vhd 2 1 " "Using design file user_hw.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 user_hw-Y " "Found design unit 1: user_hw-Y" {  } { { "user_hw.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/user_hw.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219986737 ""} { "Info" "ISGN_ENTITY_NAME" "1 user_hw " "Found entity 1: user_hw" {  } { { "user_hw.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/user_hw.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720219986737 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1720219986737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "user_hw " "Elaborating entity \"user_hw\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1720219986737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 reg32:r1 " "Elaborating entity \"reg32\" for hierarchy \"reg32:r1\"" {  } { { "user_hw.vhd" "r1" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/user_hw.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720219986737 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1720219987239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720219987239 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1720219987286 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1720219987286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1720219987286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1720219987286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720219987318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 05 19:53:07 2024 " "Processing ended: Fri Jul 05 19:53:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720219987318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720219987318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720219987318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720219987318 ""}
