<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>sgemm</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.239</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>6410</Best-caseLatency>
            <Average-caseLatency>195626</Average-caseLatency>
            <Worst-caseLatency>1677458</Worst-caseLatency>
            <Best-caseRealTimeLatency>25.640 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.783 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>6.710 ms</Worst-caseRealTimeLatency>
            <Interval-min>6411</Interval-min>
            <Interval-max>1677459</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <main_loop>
                <Slack>2.92</Slack>
                <TripCount>72</TripCount>
                <Latency>
                    <range>
                        <min>6336</min>
                        <max>1677384</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>25344</min>
                        <max>6709536</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>88</min>
                        <max>23297</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <group_loop>
                    <Slack>2.92</Slack>
                    <TripCount>
                        <range>
                            <min>1</min>
                            <max>3</max>
                        </range>
                    </TripCount>
                    <Latency>
                        <range>
                            <min>2</min>
                            <max>23211</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>8</min>
                            <max>92844</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>2</min>
                            <max>7737</max>
                        </range>
                    </IterationLatency>
                    <InstanceList/>
                </group_loop>
            </main_loop>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:67~/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:113</SourceLocation>
            <SummaryOfLoopViolations>
                <main_loop>
                    <Name>main_loop</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:67~/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:113</SourceLocation>
                    <group_loop>
                        <Name>group_loop</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:72~/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:113</SourceLocation>
                    </group_loop>
                </main_loop>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>92</BRAM_18K>
            <DSP>44</DSP>
            <FF>22262</FF>
            <LUT>42258</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>sgemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>sgemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>sgemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWADDR</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWLEN</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWSIZE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWBURST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWLOCK</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWCACHE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWPROT</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWQOS</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWREGION</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_AWUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WDATA</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WSTRB</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WLAST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_WUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARADDR</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARLEN</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARSIZE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARBURST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARLOCK</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARCACHE</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARPROT</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARQOS</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARREGION</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_ARUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RDATA</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RLAST</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_RRESP</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BVALID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BREADY</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BRESP</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BID</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_A_BUSER</name>
            <Object>A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_AWVALID</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_AWREADY</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_AWADDR</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_AWID</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_AWLEN</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_AWSIZE</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_AWBURST</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_AWLOCK</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_AWCACHE</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_AWPROT</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_AWQOS</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_AWREGION</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_AWUSER</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_WVALID</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_WREADY</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_WDATA</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_WSTRB</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_WLAST</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_WID</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_WUSER</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_ARVALID</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_ARREADY</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_ARADDR</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_ARID</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_ARLEN</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_ARSIZE</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_ARBURST</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_ARLOCK</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_ARCACHE</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_ARPROT</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_ARQOS</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_ARREGION</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_ARUSER</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_RVALID</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_RREADY</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_RDATA</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_RLAST</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_RID</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_RUSER</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_RRESP</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_BVALID</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_BREADY</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_BRESP</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_BID</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_B_BUSER</name>
            <Object>B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWADDR</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWLEN</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWSIZE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWBURST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWLOCK</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWCACHE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWPROT</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWQOS</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWREGION</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_AWUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WDATA</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WSTRB</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WLAST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_WUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARADDR</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARLEN</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARSIZE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARBURST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARLOCK</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARCACHE</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARPROT</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARQOS</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARREGION</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_ARUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RDATA</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RLAST</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_RRESP</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BVALID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BREADY</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BRESP</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BID</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_C_BUSER</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>sgemm</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_sgemm_Pipeline_1_fu_234</InstName>
                    <ModuleName>sgemm_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>234</ID>
                    <BindInstances>empty_36_fu_58_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sgemm_Pipeline_VITIS_LOOP_76_1_calc_loop_fu_239</InstName>
                    <ModuleName>sgemm_Pipeline_VITIS_LOOP_76_1_calc_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>239</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179</InstName>
                            <ModuleName>mmatmul_block_q4_0_const_block_q8_0_const_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>hmul_16ns_16ns_16_4_max_dsp_1_U5 add_ln33_fu_493_p2 add_ln33_1_fu_523_p2 add_ln33_2_fu_552_p2 add_ln33_3_fu_581_p2 add_ln33_4_fu_610_p2 add_ln33_5_fu_639_p2 add_ln33_6_fu_668_p2 add_ln33_7_fu_697_p2 add_ln38_fu_800_p2 sub_ln38_fu_1251_p2 sub_ln39_fu_1257_p2 mul_8s_5s_13_1_1_U6 hmul_16ns_16ns_16_4_max_dsp_1_U5 add_ln38_1_fu_855_p2 sub_ln38_1_fu_1328_p2 sub_ln39_1_fu_1334_p2 mul_8s_5s_13_1_1_U7 hmul_16ns_16ns_16_4_max_dsp_1_U5 add_ln38_2_fu_910_p2 sub_ln38_2_fu_1409_p2 sub_ln39_2_fu_1415_p2 mul_8s_5s_13_1_1_U8 hmul_16ns_16ns_16_4_max_dsp_1_U5 add_ln38_3_fu_965_p2 sub_ln38_3_fu_1490_p2 sub_ln39_3_fu_1496_p2 mul_8s_5s_13_1_1_U9 hmul_16ns_16ns_16_4_max_dsp_1_U5 add_ln38_4_fu_1020_p2 sub_ln38_4_fu_1571_p2 sub_ln39_4_fu_1577_p2 mul_8s_5s_13_1_1_U10 hmul_16ns_16ns_16_4_max_dsp_1_U5 add_ln38_5_fu_1075_p2 sub_ln38_5_fu_1652_p2 sub_ln39_5_fu_1658_p2 mul_8s_5s_13_1_1_U11 hmul_16ns_16ns_16_4_max_dsp_1_U5 add_ln38_6_fu_1130_p2 sub_ln38_6_fu_1733_p2 sub_ln39_6_fu_1739_p2 mul_8s_5s_13_1_1_U12 hmul_16ns_16ns_16_4_max_dsp_1_U5 add_ln38_7_fu_1184_p2 sub_ln38_7_fu_1818_p2 sub_ln39_7_fu_1824_p2 mul_8s_5s_13_1_1_U13 hmul_16ns_16ns_16_4_max_dsp_1_U5 hadd_16ns_16ns_16_5_full_dsp_1_U4 hadd_16ns_16ns_16_5_full_dsp_1_U4 hadd_16ns_16ns_16_5_full_dsp_1_U4 hadd_16ns_16ns_16_5_full_dsp_1_U4 hadd_16ns_16ns_16_5_full_dsp_1_U4 hadd_16ns_16ns_16_5_full_dsp_1_U4 hadd_16ns_16ns_16_5_full_dsp_1_U4 hadd_16ns_16ns_16_5_full_dsp_1_U4</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln76_fu_247_p2 j_4_fu_256_p2 add36_i_fu_304_p2 mul_63s_63s_63_5_1_U24 grp_fu_201_p2 add_ln80_fu_340_p2 mul_63s_63s_63_5_1_U24 grp_fu_201_p2 hadd_16ns_16ns_16_5_full_dsp_1_x_U23 i_3_fu_316_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_sgemm_Pipeline_VITIS_LOOP_87_2_VITIS_LOOP_89_3_fu_258</InstName>
                    <ModuleName>sgemm_Pipeline_VITIS_LOOP_87_2_VITIS_LOOP_89_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>258</ID>
                    <BindInstances>add_ln87_3_fu_227_p2 j_2_fu_239_p2 add_ln87_fu_281_p2 mul_62s_62s_62_5_1_U40 add_ln87_1_fu_346_p2 add_ln87_2_fu_358_p2 i_1_fu_315_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>Cv_U sub_ln58_fu_304_p2 sub_ln59_fu_310_p2 mul_64s_64s_64_5_1_U54 mul_8ns_8ns_16_1_1_U57 job_2_fu_372_p2 mul_63s_8ns_63_5_1_U52 mul_63s_8ns_63_5_1_U53 add_ln69_fu_396_p2 add_ln70_fu_404_p2 l_1_fu_421_p2 control_s_axi_U A_m_axi_U B_m_axi_U C_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>sgemm_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.901</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>44.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>44.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>44.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>36.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>-</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_36_fu_58_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_36"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmatmul_block_q4_0_const_block_q8_0_const_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.239</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>61</Best-caseLatency>
                    <Average-caseLatency>61</Average-caseLatency>
                    <Worst-caseLatency>61</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.244 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.244 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.244 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineDepth>62</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:21</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>9443</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>30960</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>26</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U5" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="q"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_493_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_523_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_2_fu_552_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_3_fu_581_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_4_fu_610_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_5_fu_639_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_6_fu_668_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_7_fu_697_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_800_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln38_fu_1251_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_fu_1257_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_5s_13_1_1_U6" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U5" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="rc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_1_fu_855_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln38_1_fu_1328_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_1_fu_1334_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_5s_13_1_1_U7" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U5" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="rc_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_2_fu_910_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln38_2_fu_1409_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln38_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_2_fu_1415_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_5s_13_1_1_U8" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U5" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="rc_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_3_fu_965_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln38_3_fu_1490_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln38_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_3_fu_1496_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_5s_13_1_1_U9" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U5" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="rc_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_4_fu_1020_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln38_4_fu_1571_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln38_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_4_fu_1577_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_5s_13_1_1_U10" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U5" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="rc_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_5_fu_1075_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln38_5_fu_1652_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln38_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_5_fu_1658_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_5s_13_1_1_U11" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U5" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="rc_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_6_fu_1130_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln38_6_fu_1733_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln38_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_6_fu_1739_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_5s_13_1_1_U12" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U5" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="rc_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_7_fu_1184_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln38_7_fu_1818_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln38_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_7_fu_1824_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_5s_13_1_1_U13" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln40_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U5" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="rc_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U4" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U4" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U4" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="r1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U4" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="res"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U4" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add60_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U4" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add64_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U4" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="r1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U4" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="res_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sgemm_Pipeline_VITIS_LOOP_76_1_calc_loop</Name>
            <Loops>
                <VITIS_LOOP_76_1_calc_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.239</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2354</Average-caseLatency>
                    <Worst-caseLatency>6953</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.416 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.812 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 6953</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_76_1_calc_loop>
                        <Name>VITIS_LOOP_76_1_calc_loop</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>765</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 6951</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 27.804 us</AbsoluteTimeLatency>
                        <PipelineII>9</PipelineII>
                        <PipelineDepth>76</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_mmatmul_block_q4_0_const_block_q8_0_const_s_fu_179</Instance>
                        </InstanceList>
                    </VITIS_LOOP_76_1_calc_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:78~/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:113</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_76_1_calc_loop>
                            <Name>VITIS_LOOP_76_1_calc_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:78~/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:113</SourceLocation>
                        </VITIS_LOOP_76_1_calc_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>10583</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>32309</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>27</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_calc_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_247_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_calc_loop" OPTYPE="add" PRAGMA="" RTLNAME="j_4_fu_256_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="j_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_calc_loop" OPTYPE="add" PRAGMA="" RTLNAME="add36_i_fu_304_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add36_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="10" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_76_1_calc_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_63s_63s_63_5_1_U24" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="mul37_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_calc_loop" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_201_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ptr38_sum_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_calc_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_340_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="10" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_76_1_calc_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_63s_63s_63_5_1_U24" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_calc_loop" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_201_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_76_1_calc_loop" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_x_U23" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add41_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_calc_loop" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_316_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="i_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sgemm_Pipeline_VITIS_LOOP_87_2_VITIS_LOOP_89_3</Name>
            <Loops>
                <VITIS_LOOP_87_2_VITIS_LOOP_89_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.115</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>268</Average-caseLatency>
                    <Worst-caseLatency>779</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.072 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.116 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 779</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_2_VITIS_LOOP_89_3>
                        <Name>VITIS_LOOP_87_2_VITIS_LOOP_89_3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>765</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 777</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 3.108 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_87_2_VITIS_LOOP_89_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:89~/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:113</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_87_2_VITIS_LOOP_89_3>
                            <Name>VITIS_LOOP_87_2_VITIS_LOOP_89_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:87~/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:113</SourceLocation>
                        </VITIS_LOOP_87_2_VITIS_LOOP_89_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>913</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>791</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_2_VITIS_LOOP_89_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_3_fu_227_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_2_VITIS_LOOP_89_3" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_239_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="j_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_2_VITIS_LOOP_89_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_281_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="10" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_87_2_VITIS_LOOP_89_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_62s_62s_62_5_1_U40" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_2_VITIS_LOOP_89_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_1_fu_346_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_2_VITIS_LOOP_89_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_2_fu_358_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_2_VITIS_LOOP_89_3" OPTYPE="add" PRAGMA="" RTLNAME="i_1_fu_315_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="i_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sgemm</Name>
            <Loops>
                <main_loop>
                    <group_loop/>
                </main_loop>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.239</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6410</Best-caseLatency>
                    <Average-caseLatency>195626</Average-caseLatency>
                    <Worst-caseLatency>1677458</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.783 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.710 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6411 ~ 1677459</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <main_loop>
                        <Name>main_loop</Name>
                        <Slack>2.92</Slack>
                        <TripCount>72</TripCount>
                        <Latency>6336 ~ 1677384</Latency>
                        <AbsoluteTimeLatency>25.344 us ~ 6.710 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>88</min>
                                <max>23297</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>88 ~ 23297</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_sgemm_Pipeline_1_fu_234</Instance>
                        </InstanceList>
                        <group_loop>
                            <Name>group_loop</Name>
                            <Slack>2.92</Slack>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>3</max>
                                </range>
                            </TripCount>
                            <Latency>2 ~ 23211</Latency>
                            <AbsoluteTimeLatency>8.000 ns ~ 92.844 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>2</min>
                                    <max>7737</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>2 ~ 7737</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_sgemm_Pipeline_VITIS_LOOP_76_1_calc_loop_fu_239</Instance>
                                <Instance>grp_sgemm_Pipeline_VITIS_LOOP_87_2_VITIS_LOOP_89_3_fu_258</Instance>
                            </InstanceList>
                        </group_loop>
                    </main_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:67~/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:113</SourceLocation>
                    <SummaryOfLoopViolations>
                        <main_loop>
                            <Name>main_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:67~/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:113</SourceLocation>
                            <group_loop>
                                <Name>group_loop</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:72~/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:113</SourceLocation>
                            </group_loop>
                        </main_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>92</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>31</UTIL_BRAM>
                    <DSP>44</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>22262</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>42258</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>36</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Cv_U" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:71" STORAGESIZE="16 9 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="Cv"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_fu_304_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_fu_310_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="10" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64s_64s_64_5_1_U54" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="tiles"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U57" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="job_2_fu_372_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="job_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="main_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_63s_8ns_63_5_1_U52" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="main_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_63s_8ns_63_5_1_U53" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_396_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="main_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_404_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="group_loop" OPTYPE="add" PRAGMA="" RTLNAME="l_1_fu_421_p2" SOURCE="/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="l_1"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="A" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="A_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="58" BUNDLEDNAME="B" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="B_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="C" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="C_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="k" index="0" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="k" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A" index="1" direction="in" srcType=" const *" srcSize="144">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_A" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lda" index="2" direction="in" srcType="long int" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="lda_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="lda_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="3" direction="in" srcType=" const *" srcSize="272">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_B" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ldb" index="4" direction="in" srcType="long int" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="ldb_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="ldb_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="5" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_C" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ldc" index="6" direction="in" srcType="long int" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="ldc_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="ldc_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="RM" index="7" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="RM" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="RN" index="8" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="RN" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="m0" index="9" direction="in" srcType="long int" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="m0_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="m0_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="m" index="10" direction="in" srcType="long int" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="m_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="m_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="n0" index="11" direction="in" srcType="long int" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="n0_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="n0_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="n" index="12" direction="in" srcType="long int" srcSize="64">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="n_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="n_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="k" access="W" description="Data signal of k" range="32">
                    <fields>
                        <field offset="0" width="32" name="k" access="W" description="Bit 31 to 0 of k"/>
                    </fields>
                </register>
                <register offset="0x18" name="A_offset_1" access="W" description="Data signal of A_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="A_offset" access="W" description="Bit 31 to 0 of A_offset"/>
                    </fields>
                </register>
                <register offset="0x1c" name="A_offset_2" access="W" description="Data signal of A_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="A_offset" access="W" description="Bit 63 to 32 of A_offset"/>
                    </fields>
                </register>
                <register offset="0x24" name="lda_1" access="W" description="Data signal of lda" range="32">
                    <fields>
                        <field offset="0" width="32" name="lda" access="W" description="Bit 31 to 0 of lda"/>
                    </fields>
                </register>
                <register offset="0x28" name="lda_2" access="W" description="Data signal of lda" range="32">
                    <fields>
                        <field offset="0" width="32" name="lda" access="W" description="Bit 63 to 32 of lda"/>
                    </fields>
                </register>
                <register offset="0x30" name="B_offset_1" access="W" description="Data signal of B_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="B_offset" access="W" description="Bit 31 to 0 of B_offset"/>
                    </fields>
                </register>
                <register offset="0x34" name="B_offset_2" access="W" description="Data signal of B_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="B_offset" access="W" description="Bit 63 to 32 of B_offset"/>
                    </fields>
                </register>
                <register offset="0x3c" name="ldb_1" access="W" description="Data signal of ldb" range="32">
                    <fields>
                        <field offset="0" width="32" name="ldb" access="W" description="Bit 31 to 0 of ldb"/>
                    </fields>
                </register>
                <register offset="0x40" name="ldb_2" access="W" description="Data signal of ldb" range="32">
                    <fields>
                        <field offset="0" width="32" name="ldb" access="W" description="Bit 63 to 32 of ldb"/>
                    </fields>
                </register>
                <register offset="0x48" name="C_offset_1" access="W" description="Data signal of C_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="C_offset" access="W" description="Bit 31 to 0 of C_offset"/>
                    </fields>
                </register>
                <register offset="0x4c" name="C_offset_2" access="W" description="Data signal of C_offset" range="32">
                    <fields>
                        <field offset="0" width="32" name="C_offset" access="W" description="Bit 63 to 32 of C_offset"/>
                    </fields>
                </register>
                <register offset="0x54" name="ldc_1" access="W" description="Data signal of ldc" range="32">
                    <fields>
                        <field offset="0" width="32" name="ldc" access="W" description="Bit 31 to 0 of ldc"/>
                    </fields>
                </register>
                <register offset="0x58" name="ldc_2" access="W" description="Data signal of ldc" range="32">
                    <fields>
                        <field offset="0" width="32" name="ldc" access="W" description="Bit 63 to 32 of ldc"/>
                    </fields>
                </register>
                <register offset="0x60" name="RM" access="W" description="Data signal of RM" range="32">
                    <fields>
                        <field offset="0" width="8" name="RM" access="W" description="Bit 7 to 0 of RM"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x68" name="RN" access="W" description="Data signal of RN" range="32">
                    <fields>
                        <field offset="0" width="8" name="RN" access="W" description="Bit 7 to 0 of RN"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x70" name="m0_1" access="W" description="Data signal of m0" range="32">
                    <fields>
                        <field offset="0" width="32" name="m0" access="W" description="Bit 31 to 0 of m0"/>
                    </fields>
                </register>
                <register offset="0x74" name="m0_2" access="W" description="Data signal of m0" range="32">
                    <fields>
                        <field offset="0" width="32" name="m0" access="W" description="Bit 63 to 32 of m0"/>
                    </fields>
                </register>
                <register offset="0x7c" name="m_1" access="W" description="Data signal of m" range="32">
                    <fields>
                        <field offset="0" width="32" name="m" access="W" description="Bit 31 to 0 of m"/>
                    </fields>
                </register>
                <register offset="0x80" name="m_2" access="W" description="Data signal of m" range="32">
                    <fields>
                        <field offset="0" width="32" name="m" access="W" description="Bit 63 to 32 of m"/>
                    </fields>
                </register>
                <register offset="0x88" name="n0_1" access="W" description="Data signal of n0" range="32">
                    <fields>
                        <field offset="0" width="32" name="n0" access="W" description="Bit 31 to 0 of n0"/>
                    </fields>
                </register>
                <register offset="0x8c" name="n0_2" access="W" description="Data signal of n0" range="32">
                    <fields>
                        <field offset="0" width="32" name="n0" access="W" description="Bit 63 to 32 of n0"/>
                    </fields>
                </register>
                <register offset="0x94" name="n_1" access="W" description="Data signal of n" range="32">
                    <fields>
                        <field offset="0" width="32" name="n" access="W" description="Bit 31 to 0 of n"/>
                    </fields>
                </register>
                <register offset="0x98" name="n_2" access="W" description="Data signal of n" range="32">
                    <fields>
                        <field offset="0" width="32" name="n" access="W" description="Bit 63 to 32 of n"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="k"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="36" argName="lda"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="ldb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="C"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="84" argName="ldc"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96" argName="RM"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104" argName="RN"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="m0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="m"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="n0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="148" argName="n"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_A:m_axi_B:m_axi_C</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_A" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_A_" paramPrefix="C_M_AXI_A_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_A_ARADDR</port>
                <port>m_axi_A_ARBURST</port>
                <port>m_axi_A_ARCACHE</port>
                <port>m_axi_A_ARID</port>
                <port>m_axi_A_ARLEN</port>
                <port>m_axi_A_ARLOCK</port>
                <port>m_axi_A_ARPROT</port>
                <port>m_axi_A_ARQOS</port>
                <port>m_axi_A_ARREADY</port>
                <port>m_axi_A_ARREGION</port>
                <port>m_axi_A_ARSIZE</port>
                <port>m_axi_A_ARUSER</port>
                <port>m_axi_A_ARVALID</port>
                <port>m_axi_A_AWADDR</port>
                <port>m_axi_A_AWBURST</port>
                <port>m_axi_A_AWCACHE</port>
                <port>m_axi_A_AWID</port>
                <port>m_axi_A_AWLEN</port>
                <port>m_axi_A_AWLOCK</port>
                <port>m_axi_A_AWPROT</port>
                <port>m_axi_A_AWQOS</port>
                <port>m_axi_A_AWREADY</port>
                <port>m_axi_A_AWREGION</port>
                <port>m_axi_A_AWSIZE</port>
                <port>m_axi_A_AWUSER</port>
                <port>m_axi_A_AWVALID</port>
                <port>m_axi_A_BID</port>
                <port>m_axi_A_BREADY</port>
                <port>m_axi_A_BRESP</port>
                <port>m_axi_A_BUSER</port>
                <port>m_axi_A_BVALID</port>
                <port>m_axi_A_RDATA</port>
                <port>m_axi_A_RID</port>
                <port>m_axi_A_RLAST</port>
                <port>m_axi_A_RREADY</port>
                <port>m_axi_A_RRESP</port>
                <port>m_axi_A_RUSER</port>
                <port>m_axi_A_RVALID</port>
                <port>m_axi_A_WDATA</port>
                <port>m_axi_A_WID</port>
                <port>m_axi_A_WLAST</port>
                <port>m_axi_A_WREADY</port>
                <port>m_axi_A_WSTRB</port>
                <port>m_axi_A_WUSER</port>
                <port>m_axi_A_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="144" final_bitwidth="256" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_B" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_B_" paramPrefix="C_M_AXI_B_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_B_ARADDR</port>
                <port>m_axi_B_ARBURST</port>
                <port>m_axi_B_ARCACHE</port>
                <port>m_axi_B_ARID</port>
                <port>m_axi_B_ARLEN</port>
                <port>m_axi_B_ARLOCK</port>
                <port>m_axi_B_ARPROT</port>
                <port>m_axi_B_ARQOS</port>
                <port>m_axi_B_ARREADY</port>
                <port>m_axi_B_ARREGION</port>
                <port>m_axi_B_ARSIZE</port>
                <port>m_axi_B_ARUSER</port>
                <port>m_axi_B_ARVALID</port>
                <port>m_axi_B_AWADDR</port>
                <port>m_axi_B_AWBURST</port>
                <port>m_axi_B_AWCACHE</port>
                <port>m_axi_B_AWID</port>
                <port>m_axi_B_AWLEN</port>
                <port>m_axi_B_AWLOCK</port>
                <port>m_axi_B_AWPROT</port>
                <port>m_axi_B_AWQOS</port>
                <port>m_axi_B_AWREADY</port>
                <port>m_axi_B_AWREGION</port>
                <port>m_axi_B_AWSIZE</port>
                <port>m_axi_B_AWUSER</port>
                <port>m_axi_B_AWVALID</port>
                <port>m_axi_B_BID</port>
                <port>m_axi_B_BREADY</port>
                <port>m_axi_B_BRESP</port>
                <port>m_axi_B_BUSER</port>
                <port>m_axi_B_BVALID</port>
                <port>m_axi_B_RDATA</port>
                <port>m_axi_B_RID</port>
                <port>m_axi_B_RLAST</port>
                <port>m_axi_B_RREADY</port>
                <port>m_axi_B_RRESP</port>
                <port>m_axi_B_RUSER</port>
                <port>m_axi_B_RVALID</port>
                <port>m_axi_B_WDATA</port>
                <port>m_axi_B_WID</port>
                <port>m_axi_B_WLAST</port>
                <port>m_axi_B_WREADY</port>
                <port>m_axi_B_WSTRB</port>
                <port>m_axi_B_WUSER</port>
                <port>m_axi_B_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="B"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="272" final_bitwidth="512" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_C" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_C_" paramPrefix="C_M_AXI_C_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_C_ARADDR</port>
                <port>m_axi_C_ARBURST</port>
                <port>m_axi_C_ARCACHE</port>
                <port>m_axi_C_ARID</port>
                <port>m_axi_C_ARLEN</port>
                <port>m_axi_C_ARLOCK</port>
                <port>m_axi_C_ARPROT</port>
                <port>m_axi_C_ARQOS</port>
                <port>m_axi_C_ARREADY</port>
                <port>m_axi_C_ARREGION</port>
                <port>m_axi_C_ARSIZE</port>
                <port>m_axi_C_ARUSER</port>
                <port>m_axi_C_ARVALID</port>
                <port>m_axi_C_AWADDR</port>
                <port>m_axi_C_AWBURST</port>
                <port>m_axi_C_AWCACHE</port>
                <port>m_axi_C_AWID</port>
                <port>m_axi_C_AWLEN</port>
                <port>m_axi_C_AWLOCK</port>
                <port>m_axi_C_AWPROT</port>
                <port>m_axi_C_AWQOS</port>
                <port>m_axi_C_AWREADY</port>
                <port>m_axi_C_AWREGION</port>
                <port>m_axi_C_AWSIZE</port>
                <port>m_axi_C_AWUSER</port>
                <port>m_axi_C_AWVALID</port>
                <port>m_axi_C_BID</port>
                <port>m_axi_C_BREADY</port>
                <port>m_axi_C_BRESP</port>
                <port>m_axi_C_BUSER</port>
                <port>m_axi_C_BVALID</port>
                <port>m_axi_C_RDATA</port>
                <port>m_axi_C_RID</port>
                <port>m_axi_C_RLAST</port>
                <port>m_axi_C_RREADY</port>
                <port>m_axi_C_RRESP</port>
                <port>m_axi_C_RUSER</port>
                <port>m_axi_C_RVALID</port>
                <port>m_axi_C_WDATA</port>
                <port>m_axi_C_WID</port>
                <port>m_axi_C_WLAST</port>
                <port>m_axi_C_WREADY</port>
                <port>m_axi_C_WSTRB</port>
                <port>m_axi_C_WUSER</port>
                <port>m_axi_C_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="C"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="C"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_A">144 -&gt; 256, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_B">272 -&gt; 512, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=58</column>
                    <column name="m_axi_C">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">k, 0x10, 32, W, Data signal of k, </column>
                    <column name="s_axi_control">A_offset_1, 0x18, 32, W, Data signal of A_offset, </column>
                    <column name="s_axi_control">A_offset_2, 0x1c, 32, W, Data signal of A_offset, </column>
                    <column name="s_axi_control">lda_1, 0x24, 32, W, Data signal of lda, </column>
                    <column name="s_axi_control">lda_2, 0x28, 32, W, Data signal of lda, </column>
                    <column name="s_axi_control">B_offset_1, 0x30, 32, W, Data signal of B_offset, </column>
                    <column name="s_axi_control">B_offset_2, 0x34, 32, W, Data signal of B_offset, </column>
                    <column name="s_axi_control">ldb_1, 0x3c, 32, W, Data signal of ldb, </column>
                    <column name="s_axi_control">ldb_2, 0x40, 32, W, Data signal of ldb, </column>
                    <column name="s_axi_control">C_offset_1, 0x48, 32, W, Data signal of C_offset, </column>
                    <column name="s_axi_control">C_offset_2, 0x4c, 32, W, Data signal of C_offset, </column>
                    <column name="s_axi_control">ldc_1, 0x54, 32, W, Data signal of ldc, </column>
                    <column name="s_axi_control">ldc_2, 0x58, 32, W, Data signal of ldc, </column>
                    <column name="s_axi_control">RM, 0x60, 32, W, Data signal of RM, </column>
                    <column name="s_axi_control">RN, 0x68, 32, W, Data signal of RN, </column>
                    <column name="s_axi_control">m0_1, 0x70, 32, W, Data signal of m0, </column>
                    <column name="s_axi_control">m0_2, 0x74, 32, W, Data signal of m0, </column>
                    <column name="s_axi_control">m_1, 0x7c, 32, W, Data signal of m, </column>
                    <column name="s_axi_control">m_2, 0x80, 32, W, Data signal of m, </column>
                    <column name="s_axi_control">n0_1, 0x88, 32, W, Data signal of n0, </column>
                    <column name="s_axi_control">n0_2, 0x8c, 32, W, Data signal of n0, </column>
                    <column name="s_axi_control">n_1, 0x94, 32, W, Data signal of n, </column>
                    <column name="s_axi_control">n_2, 0x98, 32, W, Data signal of n, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="k">in, int</column>
                    <column name="A">in,  const *</column>
                    <column name="lda">in, long int</column>
                    <column name="B">in,  const *</column>
                    <column name="ldb">in, long int</column>
                    <column name="C">out, float*</column>
                    <column name="ldc">in, long int</column>
                    <column name="RM">in, unsigned char</column>
                    <column name="RN">in, unsigned char</column>
                    <column name="m0">in, long int</column>
                    <column name="m">in, long int</column>
                    <column name="n0">in, long int</column>
                    <column name="n">in, long int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="k">s_axi_control, register, , name=k offset=0x10 range=32</column>
                    <column name="A">m_axi_A, interface, , </column>
                    <column name="A">s_axi_control, interface, offset, </column>
                    <column name="lda">s_axi_control, register, , name=lda_1 offset=0x24 range=32</column>
                    <column name="lda">s_axi_control, register, , name=lda_2 offset=0x28 range=32</column>
                    <column name="B">m_axi_B, interface, , </column>
                    <column name="B">s_axi_control, interface, offset, </column>
                    <column name="ldb">s_axi_control, register, , name=ldb_1 offset=0x3c range=32</column>
                    <column name="ldb">s_axi_control, register, , name=ldb_2 offset=0x40 range=32</column>
                    <column name="C">m_axi_C, interface, , </column>
                    <column name="C">s_axi_control, interface, offset, </column>
                    <column name="ldc">s_axi_control, register, , name=ldc_1 offset=0x54 range=32</column>
                    <column name="ldc">s_axi_control, register, , name=ldc_2 offset=0x58 range=32</column>
                    <column name="RM">s_axi_control, register, , name=RM offset=0x60 range=32</column>
                    <column name="RN">s_axi_control, register, , name=RN offset=0x68 range=32</column>
                    <column name="m0">s_axi_control, register, , name=m0_1 offset=0x70 range=32</column>
                    <column name="m0">s_axi_control, register, , name=m0_2 offset=0x74 range=32</column>
                    <column name="m">s_axi_control, register, , name=m_1 offset=0x7c range=32</column>
                    <column name="m">s_axi_control, register, , name=m_2 offset=0x80 range=32</column>
                    <column name="n0">s_axi_control, register, , name=n0_1 offset=0x88 range=32</column>
                    <column name="n0">s_axi_control, register, , name=n0_2 offset=0x8c range=32</column>
                    <column name="n">s_axi_control, register, , name=n_1 offset=0x94 range=32</column>
                    <column name="n">s_axi_control, register, , name=n_2 offset=0x98 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_C">write, variable, 32, VITIS_LOOP_89_3, /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:89:19</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_A">aa, /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:33:31, read, Widen Fail, , , , 214-353, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_A">aa, /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:33:31, read, Inferred, 8, , , , </column>
                    <column name="m_axi_C">C, /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:33:31, write, Widen Fail, , VITIS_LOOP_89_3, /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:89:19, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_C">C, /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:33:31, write, Fail, , VITIS_LOOP_87_2, /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:87:19, 214-230, Stride is incompatible</column>
                    <column name="m_axi_C">C, /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:91:31, write, Inferred, variable, VITIS_LOOP_89_3, /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp:89:19, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="cache" location="sgemm.cpp:22" status="valid" parentFunction="mmatmul" variable="aa" isDirective="0" options="port=aa depth=16"/>
        <Pragma type="cache" location="sgemm.cpp:23" status="valid" parentFunction="mmatmul" variable="bb" isDirective="0" options="port=bb depth=16"/>
        <Pragma type="aggregate" location="sgemm.cpp:31" status="valid" parentFunction="mmatmul" variable="rc" isDirective="0" options="variable=rc compact=auto"/>
        <Pragma type="loop_tripcount" location="sgemm.cpp:68" status="valid" parentFunction="gemm" variable="" isDirective="0" options="avg=72 max=72 min=72"/>
        <Pragma type="loop_tripcount" location="sgemm.cpp:73" status="valid" parentFunction="gemm" variable="" isDirective="0" options="avg=72 max=72 min=72"/>
        <Pragma type="pipeline" location="sgemm.cpp:74" status="valid" parentFunction="gemm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="sgemm.cpp:75" status="valid" parentFunction="gemm" variable="" isDirective="0" options="avg=2 max=3 min=1"/>
        <Pragma type="loop_tripcount" location="sgemm.cpp:77" status="valid" parentFunction="gemm" variable="" isDirective="0" options="avg=2 max=3 min=1"/>
        <Pragma type="pipeline" location="sgemm.cpp:79" status="valid" parentFunction="gemm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="sgemm.cpp:86" status="valid" parentFunction="gemm" variable="" isDirective="0" options="avg=2 max=3 min=1"/>
        <Pragma type="loop_tripcount" location="sgemm.cpp:88" status="valid" parentFunction="gemm" variable="" isDirective="0" options="avg=2 max=3 min=1"/>
        <Pragma type="pipeline" location="sgemm.cpp:90" status="valid" parentFunction="gemm" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="sgemm.cpp:99" status="valid" parentFunction="sgemm" variable="return" isDirective="0" options="mode=s_axilite port=return"/>
        <Pragma type="interface" location="sgemm.cpp:100" status="valid" parentFunction="sgemm" variable="k" isDirective="0" options="mode=s_axilite port=k"/>
        <Pragma type="interface" location="sgemm.cpp:101" status="valid" parentFunction="sgemm" variable="A" isDirective="0" options="mode=m_axi bundle=A depth=2147483647 port=A offset=slave"/>
        <Pragma type="interface" location="sgemm.cpp:102" status="valid" parentFunction="sgemm" variable="lda" isDirective="0" options="mode=s_axilite port=lda"/>
        <Pragma type="interface" location="sgemm.cpp:103" status="valid" parentFunction="sgemm" variable="B" isDirective="0" options="mode=m_axi bundle=B port=B depth=2147483647 offset=slave"/>
        <Pragma type="interface" location="sgemm.cpp:104" status="valid" parentFunction="sgemm" variable="ldb" isDirective="0" options="mode=s_axilite port=ldb"/>
        <Pragma type="interface" location="sgemm.cpp:105" status="valid" parentFunction="sgemm" variable="C" isDirective="0" options="mode=m_axi port=C bundle=C depth=2147483647 offset=slave"/>
        <Pragma type="interface" location="sgemm.cpp:106" status="valid" parentFunction="sgemm" variable="ldc" isDirective="0" options="mode=s_axilite port=ldc"/>
        <Pragma type="interface" location="sgemm.cpp:107" status="valid" parentFunction="sgemm" variable="RM" isDirective="0" options="mode=s_axilite port=RM"/>
        <Pragma type="interface" location="sgemm.cpp:108" status="valid" parentFunction="sgemm" variable="RN" isDirective="0" options="mode=s_axilite port=RN"/>
        <Pragma type="interface" location="sgemm.cpp:109" status="valid" parentFunction="sgemm" variable="m0" isDirective="0" options="mode=s_axilite port=m0"/>
        <Pragma type="interface" location="sgemm.cpp:110" status="valid" parentFunction="sgemm" variable="m" isDirective="0" options="mode=s_axilite port=m"/>
        <Pragma type="interface" location="sgemm.cpp:111" status="valid" parentFunction="sgemm" variable="n0" isDirective="0" options="mode=s_axilite port=n0"/>
        <Pragma type="interface" location="sgemm.cpp:112" status="valid" parentFunction="sgemm" variable="n" isDirective="0" options="mode=s_axilite port=n"/>
    </PragmaReport>
</profile>

