// Seed: 171651349
module module_0 #(
    parameter id_2 = 32'd5
);
  logic [7:0] id_1;
  localparam id_2 = 1;
  logic id_3[1 : id_2];
  assign id_3 = id_1[1];
  assign module_1.id_0 = 0;
  always id_3 = id_1;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    output tri id_2,
    output tri0 id_3,
    input wor id_4,
    input tri id_5,
    output wire id_6,
    input tri0 id_7,
    output supply0 id_8
);
  assign id_6 = -1;
  wire id_10;
  module_0 modCall_1 ();
  assign id_10 = id_10;
endmodule
