$include = "$VSIMSALIBRARYCFG"
rtl_verilog = "./rtl_verilog/rtl_verilog.lib" 1418914269792
work = "./work/work.lib" 1418914271513
