{
  "module_name": "intel_ddi_buf_trans.c",
  "hash_id": "e4cbb025764047c5f22f3ea521ae20c0023a545a73a27a5f8b0d938837ea52cb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_ddi_buf_trans.c",
  "human_readable_source": "\n \n\n#include \"i915_drv.h\"\n#include \"intel_ddi.h\"\n#include \"intel_ddi_buf_trans.h\"\n#include \"intel_de.h\"\n#include \"intel_display_types.h\"\n#include \"intel_dp.h\"\n#include \"intel_cx0_phy.h\"\n\n \nstatic const union intel_ddi_buf_trans_entry _hsw_trans_dp[] = {\n\t{ .hsw = { 0x00FFFFFF, 0x0006000E, 0x0 } },\n\t{ .hsw = { 0x00D75FFF, 0x0005000A, 0x0 } },\n\t{ .hsw = { 0x00C30FFF, 0x00040006, 0x0 } },\n\t{ .hsw = { 0x80AAAFFF, 0x000B0000, 0x0 } },\n\t{ .hsw = { 0x00FFFFFF, 0x0005000A, 0x0 } },\n\t{ .hsw = { 0x00D75FFF, 0x000C0004, 0x0 } },\n\t{ .hsw = { 0x80C30FFF, 0x000B0000, 0x0 } },\n\t{ .hsw = { 0x00FFFFFF, 0x00040006, 0x0 } },\n\t{ .hsw = { 0x80D75FFF, 0x000B0000, 0x0 } },\n};\n\nstatic const struct intel_ddi_buf_trans hsw_trans_dp = {\n\t.entries = _hsw_trans_dp,\n\t.num_entries = ARRAY_SIZE(_hsw_trans_dp),\n};\n\nstatic const union intel_ddi_buf_trans_entry _hsw_trans_fdi[] = {\n\t{ .hsw = { 0x00FFFFFF, 0x0007000E, 0x0 } },\n\t{ .hsw = { 0x00D75FFF, 0x000F000A, 0x0 } },\n\t{ .hsw = { 0x00C30FFF, 0x00060006, 0x0 } },\n\t{ .hsw = { 0x00AAAFFF, 0x001E0000, 0x0 } },\n\t{ .hsw = { 0x00FFFFFF, 0x000F000A, 0x0 } },\n\t{ .hsw = { 0x00D75FFF, 0x00160004, 0x0 } },\n\t{ .hsw = { 0x00C30FFF, 0x001E0000, 0x0 } },\n\t{ .hsw = { 0x00FFFFFF, 0x00060006, 0x0 } },\n\t{ .hsw = { 0x00D75FFF, 0x001E0000, 0x0 } },\n};\n\nstatic const struct intel_ddi_buf_trans hsw_trans_fdi = {\n\t.entries = _hsw_trans_fdi,\n\t.num_entries = ARRAY_SIZE(_hsw_trans_fdi),\n};\n\nstatic const union intel_ddi_buf_trans_entry _hsw_trans_hdmi[] = {\n\t\t\t\t\t\t\t \n\t{ .hsw = { 0x00FFFFFF, 0x0006000E, 0x0 } },\t \n\t{ .hsw = { 0x00E79FFF, 0x000E000C, 0x0 } },\t \n\t{ .hsw = { 0x00D75FFF, 0x0005000A, 0x0 } },\t \n\t{ .hsw = { 0x00FFFFFF, 0x0005000A, 0x0 } },\t \n\t{ .hsw = { 0x00E79FFF, 0x001D0007, 0x0 } },\t \n\t{ .hsw = { 0x00D75FFF, 0x000C0004, 0x0 } },\t \n\t{ .hsw = { 0x00FFFFFF, 0x00040006, 0x0 } },\t \n\t{ .hsw = { 0x80E79FFF, 0x00030002, 0x0 } },\t \n\t{ .hsw = { 0x00FFFFFF, 0x00140005, 0x0 } },\t \n\t{ .hsw = { 0x00FFFFFF, 0x000C0004, 0x0 } },\t \n\t{ .hsw = { 0x00FFFFFF, 0x001C0003, 0x0 } },\t \n\t{ .hsw = { 0x80FFFFFF, 0x00030002, 0x0 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans hsw_trans_hdmi = {\n\t.entries = _hsw_trans_hdmi,\n\t.num_entries = ARRAY_SIZE(_hsw_trans_hdmi),\n\t.hdmi_default_entry = 6,\n};\n\nstatic const union intel_ddi_buf_trans_entry _bdw_trans_edp[] = {\n\t{ .hsw = { 0x00FFFFFF, 0x00000012, 0x0 } },\n\t{ .hsw = { 0x00EBAFFF, 0x00020011, 0x0 } },\n\t{ .hsw = { 0x00C71FFF, 0x0006000F, 0x0 } },\n\t{ .hsw = { 0x00AAAFFF, 0x000E000A, 0x0 } },\n\t{ .hsw = { 0x00FFFFFF, 0x00020011, 0x0 } },\n\t{ .hsw = { 0x00DB6FFF, 0x0005000F, 0x0 } },\n\t{ .hsw = { 0x00BEEFFF, 0x000A000C, 0x0 } },\n\t{ .hsw = { 0x00FFFFFF, 0x0005000F, 0x0 } },\n\t{ .hsw = { 0x00DB6FFF, 0x000A000C, 0x0 } },\n};\n\nstatic const struct intel_ddi_buf_trans bdw_trans_edp = {\n\t.entries = _bdw_trans_edp,\n\t.num_entries = ARRAY_SIZE(_bdw_trans_edp),\n};\n\nstatic const union intel_ddi_buf_trans_entry _bdw_trans_dp[] = {\n\t{ .hsw = { 0x00FFFFFF, 0x0007000E, 0x0 } },\n\t{ .hsw = { 0x00D75FFF, 0x000E000A, 0x0 } },\n\t{ .hsw = { 0x00BEFFFF, 0x00140006, 0x0 } },\n\t{ .hsw = { 0x80B2CFFF, 0x001B0002, 0x0 } },\n\t{ .hsw = { 0x00FFFFFF, 0x000E000A, 0x0 } },\n\t{ .hsw = { 0x00DB6FFF, 0x00160005, 0x0 } },\n\t{ .hsw = { 0x80C71FFF, 0x001A0002, 0x0 } },\n\t{ .hsw = { 0x00F7DFFF, 0x00180004, 0x0 } },\n\t{ .hsw = { 0x80D75FFF, 0x001B0002, 0x0 } },\n};\n\nstatic const struct intel_ddi_buf_trans bdw_trans_dp = {\n\t.entries = _bdw_trans_dp,\n\t.num_entries = ARRAY_SIZE(_bdw_trans_dp),\n};\n\nstatic const union intel_ddi_buf_trans_entry _bdw_trans_fdi[] = {\n\t{ .hsw = { 0x00FFFFFF, 0x0001000E, 0x0 } },\n\t{ .hsw = { 0x00D75FFF, 0x0004000A, 0x0 } },\n\t{ .hsw = { 0x00C30FFF, 0x00070006, 0x0 } },\n\t{ .hsw = { 0x00AAAFFF, 0x000C0000, 0x0 } },\n\t{ .hsw = { 0x00FFFFFF, 0x0004000A, 0x0 } },\n\t{ .hsw = { 0x00D75FFF, 0x00090004, 0x0 } },\n\t{ .hsw = { 0x00C30FFF, 0x000C0000, 0x0 } },\n\t{ .hsw = { 0x00FFFFFF, 0x00070006, 0x0 } },\n\t{ .hsw = { 0x00D75FFF, 0x000C0000, 0x0 } },\n};\n\nstatic const struct intel_ddi_buf_trans bdw_trans_fdi = {\n\t.entries = _bdw_trans_fdi,\n\t.num_entries = ARRAY_SIZE(_bdw_trans_fdi),\n};\n\nstatic const union intel_ddi_buf_trans_entry _bdw_trans_hdmi[] = {\n\t\t\t\t\t\t\t \n\t{ .hsw = { 0x00FFFFFF, 0x0007000E, 0x0 } },\t \n\t{ .hsw = { 0x00D75FFF, 0x000E000A, 0x0 } },\t \n\t{ .hsw = { 0x00BEFFFF, 0x00140006, 0x0 } },\t \n\t{ .hsw = { 0x00FFFFFF, 0x0009000D, 0x0 } },\t \n\t{ .hsw = { 0x00FFFFFF, 0x000E000A, 0x0 } },\t \n\t{ .hsw = { 0x00D7FFFF, 0x00140006, 0x0 } },\t \n\t{ .hsw = { 0x80CB2FFF, 0x001B0002, 0x0 } },\t \n\t{ .hsw = { 0x00FFFFFF, 0x00140006, 0x0 } },\t \n\t{ .hsw = { 0x80E79FFF, 0x001B0002, 0x0 } },\t \n\t{ .hsw = { 0x80FFFFFF, 0x001B0002, 0x0 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans bdw_trans_hdmi = {\n\t.entries = _bdw_trans_hdmi,\n\t.num_entries = ARRAY_SIZE(_bdw_trans_hdmi),\n\t.hdmi_default_entry = 7,\n};\n\n \nstatic const union intel_ddi_buf_trans_entry _skl_trans_dp[] = {\n\t{ .hsw = { 0x00002016, 0x000000A0, 0x0 } },\n\t{ .hsw = { 0x00005012, 0x0000009B, 0x0 } },\n\t{ .hsw = { 0x00007011, 0x00000088, 0x0 } },\n\t{ .hsw = { 0x80009010, 0x000000C0, 0x1 } },\n\t{ .hsw = { 0x00002016, 0x0000009B, 0x0 } },\n\t{ .hsw = { 0x00005012, 0x00000088, 0x0 } },\n\t{ .hsw = { 0x80007011, 0x000000C0, 0x1 } },\n\t{ .hsw = { 0x00002016, 0x000000DF, 0x0 } },\n\t{ .hsw = { 0x80005012, 0x000000C0, 0x1 } },\n};\n\nstatic const struct intel_ddi_buf_trans skl_trans_dp = {\n\t.entries = _skl_trans_dp,\n\t.num_entries = ARRAY_SIZE(_skl_trans_dp),\n};\n\n \nstatic const union intel_ddi_buf_trans_entry _skl_u_trans_dp[] = {\n\t{ .hsw = { 0x0000201B, 0x000000A2, 0x0 } },\n\t{ .hsw = { 0x00005012, 0x00000088, 0x0 } },\n\t{ .hsw = { 0x80007011, 0x000000CD, 0x1 } },\n\t{ .hsw = { 0x80009010, 0x000000C0, 0x1 } },\n\t{ .hsw = { 0x0000201B, 0x0000009D, 0x0 } },\n\t{ .hsw = { 0x80005012, 0x000000C0, 0x1 } },\n\t{ .hsw = { 0x80007011, 0x000000C0, 0x1 } },\n\t{ .hsw = { 0x00002016, 0x00000088, 0x0 } },\n\t{ .hsw = { 0x80005012, 0x000000C0, 0x1 } },\n};\n\nstatic const struct intel_ddi_buf_trans skl_u_trans_dp = {\n\t.entries = _skl_u_trans_dp,\n\t.num_entries = ARRAY_SIZE(_skl_u_trans_dp),\n};\n\n \nstatic const union intel_ddi_buf_trans_entry _skl_y_trans_dp[] = {\n\t{ .hsw = { 0x00000018, 0x000000A2, 0x0 } },\n\t{ .hsw = { 0x00005012, 0x00000088, 0x0 } },\n\t{ .hsw = { 0x80007011, 0x000000CD, 0x3 } },\n\t{ .hsw = { 0x80009010, 0x000000C0, 0x3 } },\n\t{ .hsw = { 0x00000018, 0x0000009D, 0x0 } },\n\t{ .hsw = { 0x80005012, 0x000000C0, 0x3 } },\n\t{ .hsw = { 0x80007011, 0x000000C0, 0x3 } },\n\t{ .hsw = { 0x00000018, 0x00000088, 0x0 } },\n\t{ .hsw = { 0x80005012, 0x000000C0, 0x3 } },\n};\n\nstatic const struct intel_ddi_buf_trans skl_y_trans_dp = {\n\t.entries = _skl_y_trans_dp,\n\t.num_entries = ARRAY_SIZE(_skl_y_trans_dp),\n};\n\n \nstatic const union intel_ddi_buf_trans_entry _kbl_trans_dp[] = {\n\t{ .hsw = { 0x00002016, 0x000000A0, 0x0 } },\n\t{ .hsw = { 0x00005012, 0x0000009B, 0x0 } },\n\t{ .hsw = { 0x00007011, 0x00000088, 0x0 } },\n\t{ .hsw = { 0x80009010, 0x000000C0, 0x1 } },\n\t{ .hsw = { 0x00002016, 0x0000009B, 0x0 } },\n\t{ .hsw = { 0x00005012, 0x00000088, 0x0 } },\n\t{ .hsw = { 0x80007011, 0x000000C0, 0x1 } },\n\t{ .hsw = { 0x00002016, 0x00000097, 0x0 } },\n\t{ .hsw = { 0x80005012, 0x000000C0, 0x1 } },\n};\n\nstatic const struct intel_ddi_buf_trans kbl_trans_dp = {\n\t.entries = _kbl_trans_dp,\n\t.num_entries = ARRAY_SIZE(_kbl_trans_dp),\n};\n\n \nstatic const union intel_ddi_buf_trans_entry _kbl_u_trans_dp[] = {\n\t{ .hsw = { 0x0000201B, 0x000000A1, 0x0 } },\n\t{ .hsw = { 0x00005012, 0x00000088, 0x0 } },\n\t{ .hsw = { 0x80007011, 0x000000CD, 0x3 } },\n\t{ .hsw = { 0x80009010, 0x000000C0, 0x3 } },\n\t{ .hsw = { 0x0000201B, 0x0000009D, 0x0 } },\n\t{ .hsw = { 0x80005012, 0x000000C0, 0x3 } },\n\t{ .hsw = { 0x80007011, 0x000000C0, 0x3 } },\n\t{ .hsw = { 0x00002016, 0x0000004F, 0x0 } },\n\t{ .hsw = { 0x80005012, 0x000000C0, 0x3 } },\n};\n\nstatic const struct intel_ddi_buf_trans kbl_u_trans_dp = {\n\t.entries = _kbl_u_trans_dp,\n\t.num_entries = ARRAY_SIZE(_kbl_u_trans_dp),\n};\n\n \nstatic const union intel_ddi_buf_trans_entry _kbl_y_trans_dp[] = {\n\t{ .hsw = { 0x00001017, 0x000000A1, 0x0 } },\n\t{ .hsw = { 0x00005012, 0x00000088, 0x0 } },\n\t{ .hsw = { 0x80007011, 0x000000CD, 0x3 } },\n\t{ .hsw = { 0x8000800F, 0x000000C0, 0x3 } },\n\t{ .hsw = { 0x00001017, 0x0000009D, 0x0 } },\n\t{ .hsw = { 0x80005012, 0x000000C0, 0x3 } },\n\t{ .hsw = { 0x80007011, 0x000000C0, 0x3 } },\n\t{ .hsw = { 0x00001017, 0x0000004C, 0x0 } },\n\t{ .hsw = { 0x80005012, 0x000000C0, 0x3 } },\n};\n\nstatic const struct intel_ddi_buf_trans kbl_y_trans_dp = {\n\t.entries = _kbl_y_trans_dp,\n\t.num_entries = ARRAY_SIZE(_kbl_y_trans_dp),\n};\n\n \nstatic const union intel_ddi_buf_trans_entry _skl_trans_edp[] = {\n\t{ .hsw = { 0x00000018, 0x000000A8, 0x0 } },\n\t{ .hsw = { 0x00004013, 0x000000A9, 0x0 } },\n\t{ .hsw = { 0x00007011, 0x000000A2, 0x0 } },\n\t{ .hsw = { 0x00009010, 0x0000009C, 0x0 } },\n\t{ .hsw = { 0x00000018, 0x000000A9, 0x0 } },\n\t{ .hsw = { 0x00006013, 0x000000A2, 0x0 } },\n\t{ .hsw = { 0x00007011, 0x000000A6, 0x0 } },\n\t{ .hsw = { 0x00000018, 0x000000AB, 0x0 } },\n\t{ .hsw = { 0x00007013, 0x0000009F, 0x0 } },\n\t{ .hsw = { 0x00000018, 0x000000DF, 0x0 } },\n};\n\nstatic const struct intel_ddi_buf_trans skl_trans_edp = {\n\t.entries = _skl_trans_edp,\n\t.num_entries = ARRAY_SIZE(_skl_trans_edp),\n};\n\n \nstatic const union intel_ddi_buf_trans_entry _skl_u_trans_edp[] = {\n\t{ .hsw = { 0x00000018, 0x000000A8, 0x0 } },\n\t{ .hsw = { 0x00004013, 0x000000A9, 0x0 } },\n\t{ .hsw = { 0x00007011, 0x000000A2, 0x0 } },\n\t{ .hsw = { 0x00009010, 0x0000009C, 0x0 } },\n\t{ .hsw = { 0x00000018, 0x000000A9, 0x0 } },\n\t{ .hsw = { 0x00006013, 0x000000A2, 0x0 } },\n\t{ .hsw = { 0x00007011, 0x000000A6, 0x0 } },\n\t{ .hsw = { 0x00002016, 0x000000AB, 0x0 } },\n\t{ .hsw = { 0x00005013, 0x0000009F, 0x0 } },\n\t{ .hsw = { 0x00000018, 0x000000DF, 0x0 } },\n};\n\nstatic const struct intel_ddi_buf_trans skl_u_trans_edp = {\n\t.entries = _skl_u_trans_edp,\n\t.num_entries = ARRAY_SIZE(_skl_u_trans_edp),\n};\n\n \nstatic const union intel_ddi_buf_trans_entry _skl_y_trans_edp[] = {\n\t{ .hsw = { 0x00000018, 0x000000A8, 0x0 } },\n\t{ .hsw = { 0x00004013, 0x000000AB, 0x0 } },\n\t{ .hsw = { 0x00007011, 0x000000A4, 0x0 } },\n\t{ .hsw = { 0x00009010, 0x000000DF, 0x0 } },\n\t{ .hsw = { 0x00000018, 0x000000AA, 0x0 } },\n\t{ .hsw = { 0x00006013, 0x000000A4, 0x0 } },\n\t{ .hsw = { 0x00007011, 0x0000009D, 0x0 } },\n\t{ .hsw = { 0x00000018, 0x000000A0, 0x0 } },\n\t{ .hsw = { 0x00006012, 0x000000DF, 0x0 } },\n\t{ .hsw = { 0x00000018, 0x0000008A, 0x0 } },\n};\n\nstatic const struct intel_ddi_buf_trans skl_y_trans_edp = {\n\t.entries = _skl_y_trans_edp,\n\t.num_entries = ARRAY_SIZE(_skl_y_trans_edp),\n};\n\n \nstatic const union intel_ddi_buf_trans_entry _skl_trans_hdmi[] = {\n\t{ .hsw = { 0x00000018, 0x000000AC, 0x0 } },\n\t{ .hsw = { 0x00005012, 0x0000009D, 0x0 } },\n\t{ .hsw = { 0x00007011, 0x00000088, 0x0 } },\n\t{ .hsw = { 0x00000018, 0x000000A1, 0x0 } },\n\t{ .hsw = { 0x00000018, 0x00000098, 0x0 } },\n\t{ .hsw = { 0x00004013, 0x00000088, 0x0 } },\n\t{ .hsw = { 0x80006012, 0x000000CD, 0x1 } },\n\t{ .hsw = { 0x00000018, 0x000000DF, 0x0 } },\n\t{ .hsw = { 0x80003015, 0x000000CD, 0x1 } },\t \n\t{ .hsw = { 0x80003015, 0x000000C0, 0x1 } },\n\t{ .hsw = { 0x80000018, 0x000000C0, 0x1 } },\n};\n\nstatic const struct intel_ddi_buf_trans skl_trans_hdmi = {\n\t.entries = _skl_trans_hdmi,\n\t.num_entries = ARRAY_SIZE(_skl_trans_hdmi),\n\t.hdmi_default_entry = 8,\n};\n\n \nstatic const union intel_ddi_buf_trans_entry _skl_y_trans_hdmi[] = {\n\t{ .hsw = { 0x00000018, 0x000000A1, 0x0 } },\n\t{ .hsw = { 0x00005012, 0x000000DF, 0x0 } },\n\t{ .hsw = { 0x80007011, 0x000000CB, 0x3 } },\n\t{ .hsw = { 0x00000018, 0x000000A4, 0x0 } },\n\t{ .hsw = { 0x00000018, 0x0000009D, 0x0 } },\n\t{ .hsw = { 0x00004013, 0x00000080, 0x0 } },\n\t{ .hsw = { 0x80006013, 0x000000C0, 0x3 } },\n\t{ .hsw = { 0x00000018, 0x0000008A, 0x0 } },\n\t{ .hsw = { 0x80003015, 0x000000C0, 0x3 } },\t \n\t{ .hsw = { 0x80003015, 0x000000C0, 0x3 } },\n\t{ .hsw = { 0x80000018, 0x000000C0, 0x3 } },\n};\n\nstatic const struct intel_ddi_buf_trans skl_y_trans_hdmi = {\n\t.entries = _skl_y_trans_hdmi,\n\t.num_entries = ARRAY_SIZE(_skl_y_trans_hdmi),\n\t.hdmi_default_entry = 8,\n};\n\nstatic const union intel_ddi_buf_trans_entry _bxt_trans_dp[] = {\n\t\t\t\t\t\t \n\t{ .bxt = { 52,  0x9A, 0, 128, } },\t \n\t{ .bxt = { 78,  0x9A, 0, 85,  } },\t \n\t{ .bxt = { 104, 0x9A, 0, 64,  } },\t \n\t{ .bxt = { 154, 0x9A, 0, 43,  } },\t \n\t{ .bxt = { 77,  0x9A, 0, 128, } },\t \n\t{ .bxt = { 116, 0x9A, 0, 85,  } },\t \n\t{ .bxt = { 154, 0x9A, 0, 64,  } },\t \n\t{ .bxt = { 102, 0x9A, 0, 128, } },\t \n\t{ .bxt = { 154, 0x9A, 0, 85,  } },\t \n\t{ .bxt = { 154, 0x9A, 1, 128, } },\t \n};\n\nstatic const struct intel_ddi_buf_trans bxt_trans_dp = {\n\t.entries = _bxt_trans_dp,\n\t.num_entries = ARRAY_SIZE(_bxt_trans_dp),\n};\n\nstatic const union intel_ddi_buf_trans_entry _bxt_trans_edp[] = {\n\t\t\t\t\t \n\t{ .bxt = { 26, 0, 0, 128, } },\t \n\t{ .bxt = { 38, 0, 0, 112, } },\t \n\t{ .bxt = { 48, 0, 0, 96,  } },\t \n\t{ .bxt = { 54, 0, 0, 69,  } },\t \n\t{ .bxt = { 32, 0, 0, 128, } },\t \n\t{ .bxt = { 48, 0, 0, 104, } },\t \n\t{ .bxt = { 54, 0, 0, 85,  } },\t \n\t{ .bxt = { 43, 0, 0, 128, } },\t \n\t{ .bxt = { 54, 0, 0, 101, } },\t \n\t{ .bxt = { 48, 0, 0, 128, } },\t \n};\n\nstatic const struct intel_ddi_buf_trans bxt_trans_edp = {\n\t.entries = _bxt_trans_edp,\n\t.num_entries = ARRAY_SIZE(_bxt_trans_edp),\n};\n\n \nstatic const union intel_ddi_buf_trans_entry _bxt_trans_hdmi[] = {\n\t\t\t\t\t\t \n\t{ .bxt = { 52,  0x9A, 0, 128, } },\t \n\t{ .bxt = { 52,  0x9A, 0, 85,  } },\t \n\t{ .bxt = { 52,  0x9A, 0, 64,  } },\t \n\t{ .bxt = { 42,  0x9A, 0, 43,  } },\t \n\t{ .bxt = { 77,  0x9A, 0, 128, } },\t \n\t{ .bxt = { 77,  0x9A, 0, 85,  } },\t \n\t{ .bxt = { 77,  0x9A, 0, 64,  } },\t \n\t{ .bxt = { 102, 0x9A, 0, 128, } },\t \n\t{ .bxt = { 102, 0x9A, 0, 85,  } },\t \n\t{ .bxt = { 154, 0x9A, 1, 128, } },\t \n};\n\nstatic const struct intel_ddi_buf_trans bxt_trans_hdmi = {\n\t.entries = _bxt_trans_hdmi,\n\t.num_entries = ARRAY_SIZE(_bxt_trans_hdmi),\n\t.hdmi_default_entry = ARRAY_SIZE(_bxt_trans_hdmi) - 1,\n};\n\n \nstatic const union intel_ddi_buf_trans_entry _icl_combo_phy_trans_dp_hbr2_edp_hbr3[] = {\n\t\t\t\t\t\t\t \n\t{ .icl = { 0xA, 0x35, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xA, 0x4F, 0x37, 0x00, 0x08 } },\t \n\t{ .icl = { 0xC, 0x71, 0x2F, 0x00, 0x10 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x2B, 0x00, 0x14 } },\t \n\t{ .icl = { 0xA, 0x4C, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xC, 0x73, 0x34, 0x00, 0x0B } },\t \n\t{ .icl = { 0x6, 0x7F, 0x2F, 0x00, 0x10 } },\t \n\t{ .icl = { 0xC, 0x6C, 0x3C, 0x00, 0x03 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x35, 0x00, 0x0A } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans icl_combo_phy_trans_dp_hbr2_edp_hbr3 = {\n\t.entries = _icl_combo_phy_trans_dp_hbr2_edp_hbr3,\n\t.num_entries = ARRAY_SIZE(_icl_combo_phy_trans_dp_hbr2_edp_hbr3),\n};\n\nstatic const union intel_ddi_buf_trans_entry _icl_combo_phy_trans_edp_hbr2[] = {\n\t\t\t\t\t\t\t \n\t{ .icl = { 0x0, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x8, 0x7F, 0x38, 0x00, 0x07 } },\t \n\t{ .icl = { 0x1, 0x7F, 0x33, 0x00, 0x0C } },\t \n\t{ .icl = { 0x9, 0x7F, 0x31, 0x00, 0x0E } },\t \n\t{ .icl = { 0x8, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x1, 0x7F, 0x38, 0x00, 0x07 } },\t \n\t{ .icl = { 0x9, 0x7F, 0x35, 0x00, 0x0A } },\t \n\t{ .icl = { 0x1, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x9, 0x7F, 0x38, 0x00, 0x07 } },\t \n\t{ .icl = { 0x9, 0x7F, 0x3F, 0x00, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans icl_combo_phy_trans_edp_hbr2 = {\n\t.entries = _icl_combo_phy_trans_edp_hbr2,\n\t.num_entries = ARRAY_SIZE(_icl_combo_phy_trans_edp_hbr2),\n};\n\nstatic const union intel_ddi_buf_trans_entry _icl_combo_phy_trans_hdmi[] = {\n\t\t\t\t\t\t\t \n\t{ .icl = { 0xA, 0x60, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xB, 0x73, 0x36, 0x00, 0x09 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x31, 0x00, 0x0E } },\t \n\t{ .icl = { 0xB, 0x73, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x37, 0x00, 0x08 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x35, 0x00, 0x0A } },\t \n};\n\nstatic const struct intel_ddi_buf_trans icl_combo_phy_trans_hdmi = {\n\t.entries = _icl_combo_phy_trans_hdmi,\n\t.num_entries = ARRAY_SIZE(_icl_combo_phy_trans_hdmi),\n\t.hdmi_default_entry = ARRAY_SIZE(_icl_combo_phy_trans_hdmi) - 1,\n};\n\nstatic const union intel_ddi_buf_trans_entry _ehl_combo_phy_trans_dp[] = {\n\t\t\t\t\t\t\t \n\t{ .icl = { 0xA, 0x33, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xA, 0x47, 0x38, 0x00, 0x07 } },\t \n\t{ .icl = { 0xC, 0x64, 0x33, 0x00, 0x0C } },\t \n\t{ .icl = { 0x6, 0x7F, 0x2F, 0x00, 0x10 } },\t \n\t{ .icl = { 0xA, 0x46, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xC, 0x64, 0x37, 0x00, 0x08 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x32, 0x00, 0x0D } },\t \n\t{ .icl = { 0xC, 0x61, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x37, 0x00, 0x08 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans ehl_combo_phy_trans_dp = {\n\t.entries = _ehl_combo_phy_trans_dp,\n\t.num_entries = ARRAY_SIZE(_ehl_combo_phy_trans_dp),\n};\n\nstatic const union intel_ddi_buf_trans_entry _ehl_combo_phy_trans_edp_hbr2[] = {\n\t\t\t\t\t\t\t \n\t{ .icl = { 0x8, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x8, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x1, 0x7F, 0x3D, 0x00, 0x02 } },\t \n\t{ .icl = { 0xA, 0x35, 0x39, 0x00, 0x06 } },\t \n\t{ .icl = { 0x8, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x1, 0x7F, 0x3C, 0x00, 0x03 } },\t \n\t{ .icl = { 0xA, 0x35, 0x39, 0x00, 0x06 } },\t \n\t{ .icl = { 0x1, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xA, 0x35, 0x38, 0x00, 0x07 } },\t \n\t{ .icl = { 0xA, 0x35, 0x3F, 0x00, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans ehl_combo_phy_trans_edp_hbr2 = {\n\t.entries = _ehl_combo_phy_trans_edp_hbr2,\n\t.num_entries = ARRAY_SIZE(_ehl_combo_phy_trans_edp_hbr2),\n};\n\nstatic const union intel_ddi_buf_trans_entry _jsl_combo_phy_trans_edp_hbr[] = {\n\t\t\t\t\t\t\t \n\t{ .icl = { 0x8, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x8, 0x7F, 0x38, 0x00, 0x07 } },\t \n\t{ .icl = { 0x1, 0x7F, 0x33, 0x00, 0x0C } },\t \n\t{ .icl = { 0xA, 0x35, 0x36, 0x00, 0x09 } },\t \n\t{ .icl = { 0x8, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x1, 0x7F, 0x38, 0x00, 0x07 } },\t \n\t{ .icl = { 0xA, 0x35, 0x35, 0x00, 0x0A } },\t \n\t{ .icl = { 0x1, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xA, 0x35, 0x38, 0x00, 0x07 } },\t \n\t{ .icl = { 0xA, 0x35, 0x3F, 0x00, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans jsl_combo_phy_trans_edp_hbr = {\n\t.entries = _jsl_combo_phy_trans_edp_hbr,\n\t.num_entries = ARRAY_SIZE(_jsl_combo_phy_trans_edp_hbr),\n};\n\nstatic const union intel_ddi_buf_trans_entry _jsl_combo_phy_trans_edp_hbr2[] = {\n\t\t\t\t\t\t\t \n\t{ .icl = { 0x8, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x8, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x1, 0x7F, 0x3D, 0x00, 0x02 } },\t \n\t{ .icl = { 0xA, 0x35, 0x38, 0x00, 0x07 } },\t \n\t{ .icl = { 0x8, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x1, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xA, 0x35, 0x3A, 0x00, 0x05 } },\t \n\t{ .icl = { 0x1, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xA, 0x35, 0x38, 0x00, 0x07 } },\t \n\t{ .icl = { 0xA, 0x35, 0x3F, 0x00, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans jsl_combo_phy_trans_edp_hbr2 = {\n\t.entries = _jsl_combo_phy_trans_edp_hbr2,\n\t.num_entries = ARRAY_SIZE(_jsl_combo_phy_trans_edp_hbr2),\n};\n\nstatic const union intel_ddi_buf_trans_entry _dg1_combo_phy_trans_dp_rbr_hbr[] = {\n\t\t\t\t\t\t\t \n\t{ .icl = { 0xA, 0x32, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xA, 0x48, 0x35, 0x00, 0x0A } },\t \n\t{ .icl = { 0xC, 0x63, 0x2F, 0x00, 0x10 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x2C, 0x00, 0x13 } },\t \n\t{ .icl = { 0xA, 0x43, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xC, 0x60, 0x36, 0x00, 0x09 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x30, 0x00, 0x0F } },\t \n\t{ .icl = { 0xC, 0x60, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x37, 0x00, 0x08 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans dg1_combo_phy_trans_dp_rbr_hbr = {\n\t.entries = _dg1_combo_phy_trans_dp_rbr_hbr,\n\t.num_entries = ARRAY_SIZE(_dg1_combo_phy_trans_dp_rbr_hbr),\n};\n\nstatic const union intel_ddi_buf_trans_entry _dg1_combo_phy_trans_dp_hbr2_hbr3[] = {\n\t\t\t\t\t\t\t \n\t{ .icl = { 0xA, 0x32, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xA, 0x48, 0x35, 0x00, 0x0A } },\t \n\t{ .icl = { 0xC, 0x63, 0x2F, 0x00, 0x10 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x2C, 0x00, 0x13 } },\t \n\t{ .icl = { 0xA, 0x43, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xC, 0x60, 0x36, 0x00, 0x09 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x30, 0x00, 0x0F } },\t \n\t{ .icl = { 0xC, 0x58, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x35, 0x00, 0x0A } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans dg1_combo_phy_trans_dp_hbr2_hbr3 = {\n\t.entries = _dg1_combo_phy_trans_dp_hbr2_hbr3,\n\t.num_entries = ARRAY_SIZE(_dg1_combo_phy_trans_dp_hbr2_hbr3),\n};\n\nstatic const union intel_ddi_buf_trans_entry _icl_mg_phy_trans_rbr_hbr[] = {\n\t\t\t\t\t \n\t{ .mg = { 0x18, 0x00, 0x00 } },\t \n\t{ .mg = { 0x1D, 0x00, 0x05 } },\t \n\t{ .mg = { 0x24, 0x00, 0x0C } },\t \n\t{ .mg = { 0x2B, 0x00, 0x14 } },\t \n\t{ .mg = { 0x21, 0x00, 0x00 } },\t \n\t{ .mg = { 0x2B, 0x00, 0x08 } },\t \n\t{ .mg = { 0x30, 0x00, 0x0F } },\t \n\t{ .mg = { 0x31, 0x00, 0x03 } },\t \n\t{ .mg = { 0x34, 0x00, 0x0B } },\t \n\t{ .mg = { 0x3F, 0x00, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans icl_mg_phy_trans_rbr_hbr = {\n\t.entries = _icl_mg_phy_trans_rbr_hbr,\n\t.num_entries = ARRAY_SIZE(_icl_mg_phy_trans_rbr_hbr),\n};\n\nstatic const union intel_ddi_buf_trans_entry _icl_mg_phy_trans_hbr2_hbr3[] = {\n\t\t\t\t\t \n\t{ .mg = { 0x18, 0x00, 0x00 } },\t \n\t{ .mg = { 0x1D, 0x00, 0x05 } },\t \n\t{ .mg = { 0x24, 0x00, 0x0C } },\t \n\t{ .mg = { 0x2B, 0x00, 0x14 } },\t \n\t{ .mg = { 0x26, 0x00, 0x00 } },\t \n\t{ .mg = { 0x2C, 0x00, 0x07 } },\t \n\t{ .mg = { 0x33, 0x00, 0x0C } },\t \n\t{ .mg = { 0x2E, 0x00, 0x00 } },\t \n\t{ .mg = { 0x36, 0x00, 0x09 } },\t \n\t{ .mg = { 0x3F, 0x00, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans icl_mg_phy_trans_hbr2_hbr3 = {\n\t.entries = _icl_mg_phy_trans_hbr2_hbr3,\n\t.num_entries = ARRAY_SIZE(_icl_mg_phy_trans_hbr2_hbr3),\n};\n\nstatic const union intel_ddi_buf_trans_entry _icl_mg_phy_trans_hdmi[] = {\n\t\t\t\t\t \n\t{ .mg = { 0x1A, 0x0, 0x0 } },\t \n\t{ .mg = { 0x20, 0x0, 0x0 } },\t \n\t{ .mg = { 0x29, 0x0, 0x0 } },\t \n\t{ .mg = { 0x32, 0x0, 0x0 } },\t \n\t{ .mg = { 0x3F, 0x0, 0x0 } },\t \n\t{ .mg = { 0x3A, 0x0, 0x5 } },\t \n\t{ .mg = { 0x39, 0x0, 0x6 } },\t \n\t{ .mg = { 0x38, 0x0, 0x7 } },\t \n\t{ .mg = { 0x37, 0x0, 0x8 } },\t \n\t{ .mg = { 0x36, 0x0, 0x9 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans icl_mg_phy_trans_hdmi = {\n\t.entries = _icl_mg_phy_trans_hdmi,\n\t.num_entries = ARRAY_SIZE(_icl_mg_phy_trans_hdmi),\n\t.hdmi_default_entry = ARRAY_SIZE(_icl_mg_phy_trans_hdmi) - 1,\n};\n\nstatic const union intel_ddi_buf_trans_entry _tgl_dkl_phy_trans_dp_hbr[] = {\n\t\t\t\t\t \n\t{ .dkl = { 0x7, 0x0, 0x00 } },\t \n\t{ .dkl = { 0x5, 0x0, 0x05 } },\t \n\t{ .dkl = { 0x2, 0x0, 0x0B } },\t \n\t{ .dkl = { 0x0, 0x0, 0x18 } },\t \n\t{ .dkl = { 0x5, 0x0, 0x00 } },\t \n\t{ .dkl = { 0x2, 0x0, 0x08 } },\t \n\t{ .dkl = { 0x0, 0x0, 0x14 } },\t \n\t{ .dkl = { 0x2, 0x0, 0x00 } },\t \n\t{ .dkl = { 0x0, 0x0, 0x0B } },\t \n\t{ .dkl = { 0x0, 0x0, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans tgl_dkl_phy_trans_dp_hbr = {\n\t.entries = _tgl_dkl_phy_trans_dp_hbr,\n\t.num_entries = ARRAY_SIZE(_tgl_dkl_phy_trans_dp_hbr),\n};\n\nstatic const union intel_ddi_buf_trans_entry _tgl_dkl_phy_trans_dp_hbr2[] = {\n\t\t\t\t\t \n\t{ .dkl = { 0x7, 0x0, 0x00 } },\t \n\t{ .dkl = { 0x5, 0x0, 0x05 } },\t \n\t{ .dkl = { 0x2, 0x0, 0x0B } },\t \n\t{ .dkl = { 0x0, 0x0, 0x19 } },\t \n\t{ .dkl = { 0x5, 0x0, 0x00 } },\t \n\t{ .dkl = { 0x2, 0x0, 0x08 } },\t \n\t{ .dkl = { 0x0, 0x0, 0x14 } },\t \n\t{ .dkl = { 0x2, 0x0, 0x00 } },\t \n\t{ .dkl = { 0x0, 0x0, 0x0B } },\t \n\t{ .dkl = { 0x0, 0x0, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans tgl_dkl_phy_trans_dp_hbr2 = {\n\t.entries = _tgl_dkl_phy_trans_dp_hbr2,\n\t.num_entries = ARRAY_SIZE(_tgl_dkl_phy_trans_dp_hbr2),\n};\n\nstatic const union intel_ddi_buf_trans_entry _tgl_dkl_phy_trans_hdmi[] = {\n\t\t\t\t\t \n\t{ .dkl = { 0x7, 0x0, 0x0 } },\t \n\t{ .dkl = { 0x6, 0x0, 0x0 } },\t \n\t{ .dkl = { 0x4, 0x0, 0x0 } },\t \n\t{ .dkl = { 0x2, 0x0, 0x0 } },\t \n\t{ .dkl = { 0x0, 0x0, 0x0 } },\t \n\t{ .dkl = { 0x0, 0x0, 0x5 } },\t \n\t{ .dkl = { 0x0, 0x0, 0x6 } },\t \n\t{ .dkl = { 0x0, 0x0, 0x7 } },\t \n\t{ .dkl = { 0x0, 0x0, 0x8 } },\t \n\t{ .dkl = { 0x0, 0x0, 0xA } },\t \n};\n\nstatic const struct intel_ddi_buf_trans tgl_dkl_phy_trans_hdmi = {\n\t.entries = _tgl_dkl_phy_trans_hdmi,\n\t.num_entries = ARRAY_SIZE(_tgl_dkl_phy_trans_hdmi),\n\t.hdmi_default_entry = ARRAY_SIZE(_tgl_dkl_phy_trans_hdmi) - 1,\n};\n\nstatic const union intel_ddi_buf_trans_entry _tgl_combo_phy_trans_dp_hbr[] = {\n\t\t\t\t\t\t\t \n\t{ .icl = { 0xA, 0x32, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xA, 0x4F, 0x37, 0x00, 0x08 } },\t \n\t{ .icl = { 0xC, 0x71, 0x2F, 0x00, 0x10 } },\t \n\t{ .icl = { 0x6, 0x7D, 0x2B, 0x00, 0x14 } },\t \n\t{ .icl = { 0xA, 0x4C, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xC, 0x73, 0x34, 0x00, 0x0B } },\t \n\t{ .icl = { 0x6, 0x7F, 0x2F, 0x00, 0x10 } },\t \n\t{ .icl = { 0xC, 0x6C, 0x3C, 0x00, 0x03 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x35, 0x00, 0x0A } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans tgl_combo_phy_trans_dp_hbr = {\n\t.entries = _tgl_combo_phy_trans_dp_hbr,\n\t.num_entries = ARRAY_SIZE(_tgl_combo_phy_trans_dp_hbr),\n};\n\nstatic const union intel_ddi_buf_trans_entry _tgl_combo_phy_trans_dp_hbr2[] = {\n\t\t\t\t\t\t\t \n\t{ .icl = { 0xA, 0x35, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xA, 0x4F, 0x37, 0x00, 0x08 } },\t \n\t{ .icl = { 0xC, 0x63, 0x2F, 0x00, 0x10 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x2B, 0x00, 0x14 } },\t \n\t{ .icl = { 0xA, 0x47, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xC, 0x63, 0x34, 0x00, 0x0B } },\t \n\t{ .icl = { 0x6, 0x7F, 0x2F, 0x00, 0x10 } },\t \n\t{ .icl = { 0xC, 0x61, 0x3C, 0x00, 0x03 } },\t \n\t{ .icl = { 0x6, 0x7B, 0x35, 0x00, 0x0A } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans tgl_combo_phy_trans_dp_hbr2 = {\n\t.entries = _tgl_combo_phy_trans_dp_hbr2,\n\t.num_entries = ARRAY_SIZE(_tgl_combo_phy_trans_dp_hbr2),\n};\n\nstatic const union intel_ddi_buf_trans_entry _tgl_uy_combo_phy_trans_dp_hbr2[] = {\n\t\t\t\t\t\t\t \n\t{ .icl = { 0xA, 0x35, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xA, 0x4F, 0x36, 0x00, 0x09 } },\t \n\t{ .icl = { 0xC, 0x60, 0x32, 0x00, 0x0D } },\t \n\t{ .icl = { 0xC, 0x7F, 0x2D, 0x00, 0x12 } },\t \n\t{ .icl = { 0xC, 0x47, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xC, 0x6F, 0x36, 0x00, 0x09 } },\t \n\t{ .icl = { 0x6, 0x7D, 0x32, 0x00, 0x0D } },\t \n\t{ .icl = { 0x6, 0x60, 0x3C, 0x00, 0x03 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x34, 0x00, 0x0B } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans tgl_uy_combo_phy_trans_dp_hbr2 = {\n\t.entries = _tgl_uy_combo_phy_trans_dp_hbr2,\n\t.num_entries = ARRAY_SIZE(_tgl_uy_combo_phy_trans_dp_hbr2),\n};\n\n \nstatic const union intel_ddi_buf_trans_entry _tgl_combo_phy_trans_edp_hbr2_hobl[] = {\n\t\t\t\t\t\t\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans tgl_combo_phy_trans_edp_hbr2_hobl = {\n\t.entries = _tgl_combo_phy_trans_edp_hbr2_hobl,\n\t.num_entries = ARRAY_SIZE(_tgl_combo_phy_trans_edp_hbr2_hobl),\n};\n\nstatic const union intel_ddi_buf_trans_entry _rkl_combo_phy_trans_dp_hbr[] = {\n\t\t\t\t\t\t\t \n\t{ .icl = { 0xA, 0x2F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xA, 0x4F, 0x37, 0x00, 0x08 } },\t \n\t{ .icl = { 0xC, 0x63, 0x2F, 0x00, 0x10 } },\t \n\t{ .icl = { 0x6, 0x7D, 0x2A, 0x00, 0x15 } },\t \n\t{ .icl = { 0xA, 0x4C, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xC, 0x73, 0x34, 0x00, 0x0B } },\t \n\t{ .icl = { 0x6, 0x7F, 0x2F, 0x00, 0x10 } },\t \n\t{ .icl = { 0xC, 0x6E, 0x3E, 0x00, 0x01 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x35, 0x00, 0x0A } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans rkl_combo_phy_trans_dp_hbr = {\n\t.entries = _rkl_combo_phy_trans_dp_hbr,\n\t.num_entries = ARRAY_SIZE(_rkl_combo_phy_trans_dp_hbr),\n};\n\nstatic const union intel_ddi_buf_trans_entry _rkl_combo_phy_trans_dp_hbr2_hbr3[] = {\n\t\t\t\t\t\t\t \n\t{ .icl = { 0xA, 0x35, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xA, 0x50, 0x38, 0x00, 0x07 } },\t \n\t{ .icl = { 0xC, 0x61, 0x33, 0x00, 0x0C } },\t \n\t{ .icl = { 0x6, 0x7F, 0x2E, 0x00, 0x11 } },\t \n\t{ .icl = { 0xA, 0x47, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xC, 0x5F, 0x38, 0x00, 0x07 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x2F, 0x00, 0x10 } },\t \n\t{ .icl = { 0xC, 0x5F, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x6, 0x7E, 0x36, 0x00, 0x09 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans rkl_combo_phy_trans_dp_hbr2_hbr3 = {\n\t.entries = _rkl_combo_phy_trans_dp_hbr2_hbr3,\n\t.num_entries = ARRAY_SIZE(_rkl_combo_phy_trans_dp_hbr2_hbr3),\n};\n\nstatic const union intel_ddi_buf_trans_entry _adls_combo_phy_trans_dp_hbr2_hbr3[] = {\n\t\t\t\t\t\t\t \n\t{ .icl = { 0xA, 0x35, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xA, 0x4F, 0x37, 0x00, 0x08 } },\t \n\t{ .icl = { 0xC, 0x63, 0x31, 0x00, 0x0E } },\t \n\t{ .icl = { 0x6, 0x7F, 0x2C, 0x00, 0x13 } },\t \n\t{ .icl = { 0xA, 0x47, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xC, 0x63, 0x37, 0x00, 0x08 } },\t \n\t{ .icl = { 0x6, 0x73, 0x32, 0x00, 0x0D } },\t \n\t{ .icl = { 0xC, 0x58, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x35, 0x00, 0x0A } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans adls_combo_phy_trans_dp_hbr2_hbr3 = {\n\t.entries = _adls_combo_phy_trans_dp_hbr2_hbr3,\n\t.num_entries = ARRAY_SIZE(_adls_combo_phy_trans_dp_hbr2_hbr3),\n};\n\nstatic const union intel_ddi_buf_trans_entry _adls_combo_phy_trans_edp_hbr2[] = {\n\t\t\t\t\t\t\t \n\t{ .icl = { 0x9, 0x73, 0x3D, 0x00, 0x02 } },\t \n\t{ .icl = { 0x9, 0x7A, 0x3C, 0x00, 0x03 } },\t \n\t{ .icl = { 0x9, 0x7F, 0x3B, 0x00, 0x04 } },\t \n\t{ .icl = { 0x4, 0x6C, 0x33, 0x00, 0x0C } },\t \n\t{ .icl = { 0x2, 0x73, 0x3A, 0x00, 0x05 } },\t \n\t{ .icl = { 0x2, 0x7C, 0x38, 0x00, 0x07 } },\t \n\t{ .icl = { 0x4, 0x5A, 0x36, 0x00, 0x09 } },\t \n\t{ .icl = { 0x4, 0x57, 0x3D, 0x00, 0x02 } },\t \n\t{ .icl = { 0x4, 0x65, 0x38, 0x00, 0x07 } },\t \n\t{ .icl = { 0x4, 0x6C, 0x3A, 0x00, 0x05 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans adls_combo_phy_trans_edp_hbr2 = {\n\t.entries = _adls_combo_phy_trans_edp_hbr2,\n\t.num_entries = ARRAY_SIZE(_adls_combo_phy_trans_edp_hbr2),\n};\n\nstatic const union intel_ddi_buf_trans_entry _adls_combo_phy_trans_edp_hbr3[] = {\n\t\t\t\t\t\t\t \n\t{ .icl = { 0xA, 0x35, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xA, 0x4F, 0x37, 0x00, 0x08 } },\t \n\t{ .icl = { 0xC, 0x63, 0x31, 0x00, 0x0E } },\t \n\t{ .icl = { 0x6, 0x7F, 0x2C, 0x00, 0x13 } },\t \n\t{ .icl = { 0xA, 0x47, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xC, 0x63, 0x37, 0x00, 0x08 } },\t \n\t{ .icl = { 0x6, 0x73, 0x32, 0x00, 0x0D } },\t \n\t{ .icl = { 0xC, 0x58, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x35, 0x00, 0x0A } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans adls_combo_phy_trans_edp_hbr3 = {\n\t.entries = _adls_combo_phy_trans_edp_hbr3,\n\t.num_entries = ARRAY_SIZE(_adls_combo_phy_trans_edp_hbr3),\n};\n\nstatic const union intel_ddi_buf_trans_entry _adlp_combo_phy_trans_dp_hbr[] = {\n\t\t\t\t\t\t\t \n\t{ .icl = { 0xA, 0x35, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xA, 0x4F, 0x37, 0x00, 0x08 } },\t \n\t{ .icl = { 0xC, 0x71, 0x31, 0x00, 0x0E } },\t \n\t{ .icl = { 0x6, 0x7F, 0x2C, 0x00, 0x13 } },\t \n\t{ .icl = { 0xA, 0x4C, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xC, 0x73, 0x34, 0x00, 0x0B } },\t \n\t{ .icl = { 0x6, 0x7F, 0x2F, 0x00, 0x10 } },\t \n\t{ .icl = { 0xC, 0x7C, 0x3C, 0x00, 0x03 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x35, 0x00, 0x0A } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans adlp_combo_phy_trans_dp_hbr = {\n\t.entries = _adlp_combo_phy_trans_dp_hbr,\n\t.num_entries = ARRAY_SIZE(_adlp_combo_phy_trans_dp_hbr),\n};\n\nstatic const union intel_ddi_buf_trans_entry _adlp_combo_phy_trans_dp_hbr2_hbr3[] = {\n\t\t\t\t\t\t\t \n\t{ .icl = { 0xA, 0x35, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xA, 0x4F, 0x37, 0x00, 0x08 } },\t \n\t{ .icl = { 0xC, 0x71, 0x30, 0x00, 0x0F } },\t \n\t{ .icl = { 0x6, 0x7F, 0x2B, 0x00, 0x14 } },\t \n\t{ .icl = { 0xA, 0x4C, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xC, 0x73, 0x34, 0x00, 0x0B } },\t \n\t{ .icl = { 0x6, 0x7F, 0x30, 0x00, 0x0F } },\t \n\t{ .icl = { 0xC, 0x63, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x38, 0x00, 0x07 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n};\n\nstatic const union intel_ddi_buf_trans_entry _adlp_combo_phy_trans_edp_hbr2[] = {\n\t\t\t\t\t\t\t \n\t{ .icl = { 0x4, 0x50, 0x38, 0x00, 0x07 } },\t \n\t{ .icl = { 0x4, 0x58, 0x35, 0x00, 0x0A } },\t \n\t{ .icl = { 0x4, 0x60, 0x34, 0x00, 0x0B } },\t \n\t{ .icl = { 0x4, 0x6A, 0x32, 0x00, 0x0D } },\t \n\t{ .icl = { 0x4, 0x5E, 0x38, 0x00, 0x07 } },\t \n\t{ .icl = { 0x4, 0x61, 0x36, 0x00, 0x09 } },\t \n\t{ .icl = { 0x4, 0x6B, 0x34, 0x00, 0x0B } },\t \n\t{ .icl = { 0x4, 0x69, 0x39, 0x00, 0x06 } },\t \n\t{ .icl = { 0x4, 0x73, 0x37, 0x00, 0x08 } },\t \n\t{ .icl = { 0x4, 0x7A, 0x38, 0x00, 0x07 } },\t \n};\n\nstatic const union intel_ddi_buf_trans_entry _adlp_combo_phy_trans_dp_hbr2_edp_hbr3[] = {\n\t\t\t\t\t\t\t \n\t{ .icl = { 0xA, 0x35, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xA, 0x4F, 0x37, 0x00, 0x08 } },\t \n\t{ .icl = { 0xC, 0x71, 0x30, 0x00, 0x0f } },\t \n\t{ .icl = { 0x6, 0x7F, 0x2B, 0x00, 0x14 } },\t \n\t{ .icl = { 0xA, 0x4C, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0xC, 0x73, 0x34, 0x00, 0x0B } },\t \n\t{ .icl = { 0x6, 0x7F, 0x30, 0x00, 0x0F } },\t \n\t{ .icl = { 0xC, 0x63, 0x3F, 0x00, 0x00 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x38, 0x00, 0x07 } },\t \n\t{ .icl = { 0x6, 0x7F, 0x3F, 0x00, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans adlp_combo_phy_trans_dp_hbr2_hbr3 = {\n\t.entries = _adlp_combo_phy_trans_dp_hbr2_hbr3,\n\t.num_entries = ARRAY_SIZE(_adlp_combo_phy_trans_dp_hbr2_hbr3),\n};\n\nstatic const struct intel_ddi_buf_trans adlp_combo_phy_trans_edp_hbr3 = {\n\t.entries = _adlp_combo_phy_trans_dp_hbr2_edp_hbr3,\n\t.num_entries = ARRAY_SIZE(_adlp_combo_phy_trans_dp_hbr2_edp_hbr3),\n};\n\nstatic const struct intel_ddi_buf_trans adlp_combo_phy_trans_edp_up_to_hbr2 = {\n\t.entries = _adlp_combo_phy_trans_edp_hbr2,\n\t.num_entries = ARRAY_SIZE(_adlp_combo_phy_trans_edp_hbr2),\n};\n\nstatic const union intel_ddi_buf_trans_entry _adlp_dkl_phy_trans_dp_hbr[] = {\n\t\t\t\t\t \n\t{ .dkl = { 0x7, 0x0, 0x01 } },\t \n\t{ .dkl = { 0x5, 0x0, 0x06 } },\t \n\t{ .dkl = { 0x2, 0x0, 0x0B } },\t \n\t{ .dkl = { 0x0, 0x0, 0x17 } },\t \n\t{ .dkl = { 0x5, 0x0, 0x00 } },\t \n\t{ .dkl = { 0x2, 0x0, 0x08 } },\t \n\t{ .dkl = { 0x0, 0x0, 0x14 } },\t \n\t{ .dkl = { 0x2, 0x0, 0x00 } },\t \n\t{ .dkl = { 0x0, 0x0, 0x0B } },\t \n\t{ .dkl = { 0x0, 0x0, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans adlp_dkl_phy_trans_dp_hbr = {\n\t.entries = _adlp_dkl_phy_trans_dp_hbr,\n\t.num_entries = ARRAY_SIZE(_adlp_dkl_phy_trans_dp_hbr),\n};\n\nstatic const union intel_ddi_buf_trans_entry _adlp_dkl_phy_trans_dp_hbr2_hbr3[] = {\n\t\t\t\t\t \n\t{ .dkl = { 0x7, 0x0, 0x00 } },\t \n\t{ .dkl = { 0x5, 0x0, 0x04 } },\t \n\t{ .dkl = { 0x2, 0x0, 0x0A } },\t \n\t{ .dkl = { 0x0, 0x0, 0x18 } },\t \n\t{ .dkl = { 0x5, 0x0, 0x00 } },\t \n\t{ .dkl = { 0x2, 0x0, 0x06 } },\t \n\t{ .dkl = { 0x0, 0x0, 0x14 } },\t \n\t{ .dkl = { 0x2, 0x0, 0x00 } },\t \n\t{ .dkl = { 0x0, 0x0, 0x09 } },\t \n\t{ .dkl = { 0x0, 0x0, 0x00 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans adlp_dkl_phy_trans_dp_hbr2_hbr3 = {\n\t.entries = _adlp_dkl_phy_trans_dp_hbr2_hbr3,\n\t.num_entries = ARRAY_SIZE(_adlp_dkl_phy_trans_dp_hbr2_hbr3),\n};\n\nstatic const union intel_ddi_buf_trans_entry _dg2_snps_trans[] = {\n\t{ .snps = { 25, 0, 0 } },\t \n\t{ .snps = { 32, 0, 6 } },\t \n\t{ .snps = { 35, 0, 10 } },\t \n\t{ .snps = { 43, 0, 17 } },\t \n\t{ .snps = { 35, 0, 0 } },\t \n\t{ .snps = { 45, 0, 8 } },\t \n\t{ .snps = { 48, 0, 14 } },\t \n\t{ .snps = { 47, 0, 0 } },\t \n\t{ .snps = { 55, 0, 7 } },\t \n\t{ .snps = { 62, 0, 0 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans dg2_snps_trans = {\n\t.entries = _dg2_snps_trans,\n\t.num_entries = ARRAY_SIZE(_dg2_snps_trans),\n\t.hdmi_default_entry = ARRAY_SIZE(_dg2_snps_trans) - 1,\n};\n\nstatic const union intel_ddi_buf_trans_entry _dg2_snps_trans_uhbr[] = {\n\t{ .snps = { 62, 0, 0 } },\t \n\t{ .snps = { 55, 0, 7 } },\t \n\t{ .snps = { 50, 0, 12 } },\t \n\t{ .snps = { 44, 0, 18 } },\t \n\t{ .snps = { 35, 0, 21 } },\t \n\t{ .snps = { 59, 3, 0 } },\t \n\t{ .snps = { 53, 3, 6 } },\t \n\t{ .snps = { 48, 3, 11 } },\t \n\t{ .snps = { 42, 5, 15 } },\t \n\t{ .snps = { 37, 5, 20 } },\t \n\t{ .snps = { 56, 6, 0 } },\t \n\t{ .snps = { 48, 7, 7 } },\t \n\t{ .snps = { 45, 7, 10 } },\t \n\t{ .snps = { 39, 8, 15 } },\t \n\t{ .snps = { 48, 14, 0 } },\t \n\t{ .snps = { 45, 4, 4 } },\t \n};\n\nstatic const struct intel_ddi_buf_trans dg2_snps_trans_uhbr = {\n\t.entries = _dg2_snps_trans_uhbr,\n\t.num_entries = ARRAY_SIZE(_dg2_snps_trans_uhbr),\n};\n\nstatic const union intel_ddi_buf_trans_entry _mtl_c10_trans_dp14[] = {\n\t{ .snps = { 26, 0, 0  } },       \n\t{ .snps = { 33, 0, 6  } },       \n\t{ .snps = { 38, 0, 11 } },       \n\t{ .snps = { 43, 0, 19 } },       \n\t{ .snps = { 39, 0, 0  } },       \n\t{ .snps = { 45, 0, 7  } },       \n\t{ .snps = { 46, 0, 13 } },       \n\t{ .snps = { 46, 0, 0  } },       \n\t{ .snps = { 55, 0, 7  } },       \n\t{ .snps = { 62, 0, 0  } },       \n};\n\nstatic const struct intel_ddi_buf_trans mtl_c10_trans_dp14 = {\n\t.entries = _mtl_c10_trans_dp14,\n\t.num_entries = ARRAY_SIZE(_mtl_c10_trans_dp14),\n\t.hdmi_default_entry = ARRAY_SIZE(_mtl_c10_trans_dp14) - 1,\n};\n\n \nstatic const union intel_ddi_buf_trans_entry _mtl_c20_trans_dp14[] = {\n\t{ .snps = { 20, 0, 0  } },       \n\t{ .snps = { 24, 0, 4  } },       \n\t{ .snps = { 30, 0, 9  } },       \n\t{ .snps = { 34, 0, 14 } },       \n\t{ .snps = { 29, 0, 0  } },       \n\t{ .snps = { 34, 0, 5  } },       \n\t{ .snps = { 38, 0, 10 } },       \n\t{ .snps = { 36, 0, 0  } },       \n\t{ .snps = { 40, 0, 6  } },       \n\t{ .snps = { 48, 0, 0  } },       \n};\n\n \nstatic const union intel_ddi_buf_trans_entry _mtl_c20_trans_uhbr[] = {\n\t{ .snps = { 48, 0, 0 } },        \n\t{ .snps = { 43, 0, 5 } },        \n\t{ .snps = { 40, 0, 8 } },        \n\t{ .snps = { 37, 0, 11 } },       \n\t{ .snps = { 33, 0, 15 } },       \n\t{ .snps = { 46, 2, 0 } },        \n\t{ .snps = { 42, 2, 4 } },        \n\t{ .snps = { 38, 2, 8 } },        \n\t{ .snps = { 35, 2, 11 } },       \n\t{ .snps = { 33, 2, 13 } },       \n\t{ .snps = { 44, 4, 0 } },        \n\t{ .snps = { 40, 4, 4 } },        \n\t{ .snps = { 37, 4, 7 } },        \n\t{ .snps = { 33, 4, 11 } },       \n\t{ .snps = { 40, 8, 0 } },\t \n\t{ .snps = { 30, 2, 2 } },\t \n};\n\n \nstatic const union intel_ddi_buf_trans_entry _mtl_c20_trans_hdmi[] = {\n\t{ .snps = { 48, 0, 0 } },        \n\t{ .snps = { 38, 4, 6 } },        \n\t{ .snps = { 36, 4, 8 } },        \n\t{ .snps = { 34, 4, 10 } },       \n\t{ .snps = { 32, 4, 12 } },       \n};\n\nstatic const struct intel_ddi_buf_trans mtl_c20_trans_hdmi = {\n\t.entries = _mtl_c20_trans_hdmi,\n\t.num_entries = ARRAY_SIZE(_mtl_c20_trans_hdmi),\n\t.hdmi_default_entry = 0,\n};\n\nstatic const struct intel_ddi_buf_trans mtl_c20_trans_dp14 = {\n\t.entries = _mtl_c20_trans_dp14,\n\t.num_entries = ARRAY_SIZE(_mtl_c20_trans_dp14),\n\t.hdmi_default_entry = ARRAY_SIZE(_mtl_c20_trans_dp14) - 1,\n};\n\nstatic const struct intel_ddi_buf_trans mtl_c20_trans_uhbr = {\n\t.entries = _mtl_c20_trans_uhbr,\n\t.num_entries = ARRAY_SIZE(_mtl_c20_trans_uhbr),\n};\n\nbool is_hobl_buf_trans(const struct intel_ddi_buf_trans *table)\n{\n\treturn table == &tgl_combo_phy_trans_edp_hbr2_hobl;\n}\n\nstatic bool use_edp_hobl(struct intel_encoder *encoder)\n{\n\tstruct intel_dp *intel_dp = enc_to_intel_dp(encoder);\n\tstruct intel_connector *connector = intel_dp->attached_connector;\n\n\treturn connector->panel.vbt.edp.hobl && !intel_dp->hobl_failed;\n}\n\nstatic bool use_edp_low_vswing(struct intel_encoder *encoder)\n{\n\tstruct intel_dp *intel_dp = enc_to_intel_dp(encoder);\n\tstruct intel_connector *connector = intel_dp->attached_connector;\n\n\treturn connector->panel.vbt.edp.low_vswing;\n}\n\nstatic const struct intel_ddi_buf_trans *\nintel_get_buf_trans(const struct intel_ddi_buf_trans *trans, int *num_entries)\n{\n\t*num_entries = trans->num_entries;\n\treturn trans;\n}\n\nstatic const struct intel_ddi_buf_trans *\nhsw_get_buf_trans(struct intel_encoder *encoder,\n\t\t  const struct intel_crtc_state *crtc_state,\n\t\t  int *n_entries)\n{\n\tif (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_ANALOG))\n\t\treturn intel_get_buf_trans(&hsw_trans_fdi, n_entries);\n\telse if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI))\n\t\treturn intel_get_buf_trans(&hsw_trans_hdmi, n_entries);\n\telse\n\t\treturn intel_get_buf_trans(&hsw_trans_dp, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nbdw_get_buf_trans(struct intel_encoder *encoder,\n\t\t  const struct intel_crtc_state *crtc_state,\n\t\t  int *n_entries)\n{\n\tif (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_ANALOG))\n\t\treturn intel_get_buf_trans(&bdw_trans_fdi, n_entries);\n\telse if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI))\n\t\treturn intel_get_buf_trans(&bdw_trans_hdmi, n_entries);\n\telse if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_EDP) &&\n\t\t use_edp_low_vswing(encoder))\n\t\treturn intel_get_buf_trans(&bdw_trans_edp, n_entries);\n\telse\n\t\treturn intel_get_buf_trans(&bdw_trans_dp, n_entries);\n}\n\nstatic int skl_buf_trans_num_entries(enum port port, int n_entries)\n{\n\t \n\tif (port == PORT_A || port == PORT_E)\n\t\treturn min(n_entries, 10);\n\telse\n\t\treturn min(n_entries, 9);\n}\n\nstatic const struct intel_ddi_buf_trans *\n_skl_get_buf_trans_dp(struct intel_encoder *encoder,\n\t\t      const struct intel_ddi_buf_trans *trans,\n\t\t      int *n_entries)\n{\n\ttrans = intel_get_buf_trans(trans, n_entries);\n\t*n_entries = skl_buf_trans_num_entries(encoder->port, *n_entries);\n\treturn trans;\n}\n\nstatic const struct intel_ddi_buf_trans *\nskl_y_get_buf_trans(struct intel_encoder *encoder,\n\t\t    const struct intel_crtc_state *crtc_state,\n\t\t    int *n_entries)\n{\n\tif (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI))\n\t\treturn intel_get_buf_trans(&skl_y_trans_hdmi, n_entries);\n\telse if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_EDP) &&\n\t\t use_edp_low_vswing(encoder))\n\t\treturn _skl_get_buf_trans_dp(encoder, &skl_y_trans_edp, n_entries);\n\telse\n\t\treturn _skl_get_buf_trans_dp(encoder, &skl_y_trans_dp, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nskl_u_get_buf_trans(struct intel_encoder *encoder,\n\t\t    const struct intel_crtc_state *crtc_state,\n\t\t    int *n_entries)\n{\n\tif (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI))\n\t\treturn intel_get_buf_trans(&skl_trans_hdmi, n_entries);\n\telse if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_EDP) &&\n\t\t use_edp_low_vswing(encoder))\n\t\treturn _skl_get_buf_trans_dp(encoder, &skl_u_trans_edp, n_entries);\n\telse\n\t\treturn _skl_get_buf_trans_dp(encoder, &skl_u_trans_dp, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nskl_get_buf_trans(struct intel_encoder *encoder,\n\t\t  const struct intel_crtc_state *crtc_state,\n\t\t  int *n_entries)\n{\n\tif (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI))\n\t\treturn intel_get_buf_trans(&skl_trans_hdmi, n_entries);\n\telse if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_EDP) &&\n\t\t use_edp_low_vswing(encoder))\n\t\treturn _skl_get_buf_trans_dp(encoder, &skl_trans_edp, n_entries);\n\telse\n\t\treturn _skl_get_buf_trans_dp(encoder, &skl_trans_dp, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nkbl_y_get_buf_trans(struct intel_encoder *encoder,\n\t\t    const struct intel_crtc_state *crtc_state,\n\t\t    int *n_entries)\n{\n\tif (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI))\n\t\treturn intel_get_buf_trans(&skl_y_trans_hdmi, n_entries);\n\telse if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_EDP) &&\n\t\t use_edp_low_vswing(encoder))\n\t\treturn _skl_get_buf_trans_dp(encoder, &skl_y_trans_edp, n_entries);\n\telse\n\t\treturn _skl_get_buf_trans_dp(encoder, &kbl_y_trans_dp, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nkbl_u_get_buf_trans(struct intel_encoder *encoder,\n\t\t    const struct intel_crtc_state *crtc_state,\n\t\t    int *n_entries)\n{\n\tif (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI))\n\t\treturn intel_get_buf_trans(&skl_trans_hdmi, n_entries);\n\telse if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_EDP) &&\n\t\t use_edp_low_vswing(encoder))\n\t\treturn _skl_get_buf_trans_dp(encoder, &skl_u_trans_edp, n_entries);\n\telse\n\t\treturn _skl_get_buf_trans_dp(encoder, &kbl_u_trans_dp, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nkbl_get_buf_trans(struct intel_encoder *encoder,\n\t\t  const struct intel_crtc_state *crtc_state,\n\t\t  int *n_entries)\n{\n\tif (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI))\n\t\treturn intel_get_buf_trans(&skl_trans_hdmi, n_entries);\n\telse if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_EDP) &&\n\t\t use_edp_low_vswing(encoder))\n\t\treturn _skl_get_buf_trans_dp(encoder, &skl_trans_edp, n_entries);\n\telse\n\t\treturn _skl_get_buf_trans_dp(encoder, &kbl_trans_dp, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nbxt_get_buf_trans(struct intel_encoder *encoder,\n\t\t  const struct intel_crtc_state *crtc_state,\n\t\t  int *n_entries)\n{\n\tif (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI))\n\t\treturn intel_get_buf_trans(&bxt_trans_hdmi, n_entries);\n\telse if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_EDP) &&\n\t\t use_edp_low_vswing(encoder))\n\t\treturn intel_get_buf_trans(&bxt_trans_edp, n_entries);\n\telse\n\t\treturn intel_get_buf_trans(&bxt_trans_dp, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nicl_get_combo_buf_trans_dp(struct intel_encoder *encoder,\n\t\t\t   const struct intel_crtc_state *crtc_state,\n\t\t\t   int *n_entries)\n{\n\treturn intel_get_buf_trans(&icl_combo_phy_trans_dp_hbr2_edp_hbr3,\n\t\t\t\t   n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nicl_get_combo_buf_trans_edp(struct intel_encoder *encoder,\n\t\t\t    const struct intel_crtc_state *crtc_state,\n\t\t\t    int *n_entries)\n{\n\tif (crtc_state->port_clock > 540000) {\n\t\treturn intel_get_buf_trans(&icl_combo_phy_trans_dp_hbr2_edp_hbr3,\n\t\t\t\t\t   n_entries);\n\t} else if (use_edp_low_vswing(encoder)) {\n\t\treturn intel_get_buf_trans(&icl_combo_phy_trans_edp_hbr2,\n\t\t\t\t\t   n_entries);\n\t}\n\n\treturn icl_get_combo_buf_trans_dp(encoder, crtc_state, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nicl_get_combo_buf_trans(struct intel_encoder *encoder,\n\t\t\tconst struct intel_crtc_state *crtc_state,\n\t\t\tint *n_entries)\n{\n\tif (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI))\n\t\treturn intel_get_buf_trans(&icl_combo_phy_trans_hdmi, n_entries);\n\telse if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_EDP))\n\t\treturn icl_get_combo_buf_trans_edp(encoder, crtc_state, n_entries);\n\telse\n\t\treturn icl_get_combo_buf_trans_dp(encoder, crtc_state, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nicl_get_mg_buf_trans_dp(struct intel_encoder *encoder,\n\t\t\tconst struct intel_crtc_state *crtc_state,\n\t\t\tint *n_entries)\n{\n\tif (crtc_state->port_clock > 270000) {\n\t\treturn intel_get_buf_trans(&icl_mg_phy_trans_hbr2_hbr3,\n\t\t\t\t\t   n_entries);\n\t} else {\n\t\treturn intel_get_buf_trans(&icl_mg_phy_trans_rbr_hbr,\n\t\t\t\t\t   n_entries);\n\t}\n}\n\nstatic const struct intel_ddi_buf_trans *\nicl_get_mg_buf_trans(struct intel_encoder *encoder,\n\t\t     const struct intel_crtc_state *crtc_state,\n\t\t     int *n_entries)\n{\n\tif (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI))\n\t\treturn intel_get_buf_trans(&icl_mg_phy_trans_hdmi, n_entries);\n\telse\n\t\treturn icl_get_mg_buf_trans_dp(encoder, crtc_state, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nehl_get_combo_buf_trans_edp(struct intel_encoder *encoder,\n\t\t\t    const struct intel_crtc_state *crtc_state,\n\t\t\t    int *n_entries)\n{\n\tif (crtc_state->port_clock > 270000)\n\t\treturn intel_get_buf_trans(&ehl_combo_phy_trans_edp_hbr2, n_entries);\n\telse\n\t\treturn intel_get_buf_trans(&icl_combo_phy_trans_edp_hbr2, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nehl_get_combo_buf_trans(struct intel_encoder *encoder,\n\t\t\tconst struct intel_crtc_state *crtc_state,\n\t\t\tint *n_entries)\n{\n\tif (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI))\n\t\treturn intel_get_buf_trans(&icl_combo_phy_trans_hdmi, n_entries);\n\telse if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_EDP) &&\n\t\t use_edp_low_vswing(encoder))\n\t\treturn ehl_get_combo_buf_trans_edp(encoder, crtc_state, n_entries);\n\telse\n\t\treturn intel_get_buf_trans(&ehl_combo_phy_trans_dp, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\njsl_get_combo_buf_trans_edp(struct intel_encoder *encoder,\n\t\t\t    const struct intel_crtc_state *crtc_state,\n\t\t\t    int *n_entries)\n{\n\tif (crtc_state->port_clock > 270000)\n\t\treturn intel_get_buf_trans(&jsl_combo_phy_trans_edp_hbr2, n_entries);\n\telse\n\t\treturn intel_get_buf_trans(&jsl_combo_phy_trans_edp_hbr, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\njsl_get_combo_buf_trans(struct intel_encoder *encoder,\n\t\t\tconst struct intel_crtc_state *crtc_state,\n\t\t\tint *n_entries)\n{\n\tif (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI))\n\t\treturn intel_get_buf_trans(&icl_combo_phy_trans_hdmi, n_entries);\n\telse if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_EDP) &&\n\t\t use_edp_low_vswing(encoder))\n\t\treturn jsl_get_combo_buf_trans_edp(encoder, crtc_state, n_entries);\n\telse\n\t\treturn intel_get_buf_trans(&icl_combo_phy_trans_dp_hbr2_edp_hbr3, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\ntgl_get_combo_buf_trans_dp(struct intel_encoder *encoder,\n\t\t\t   const struct intel_crtc_state *crtc_state,\n\t\t\t   int *n_entries)\n{\n\tstruct drm_i915_private *dev_priv = to_i915(encoder->base.dev);\n\n\tif (crtc_state->port_clock > 270000) {\n\t\tif (IS_TIGERLAKE_UY(dev_priv)) {\n\t\t\treturn intel_get_buf_trans(&tgl_uy_combo_phy_trans_dp_hbr2,\n\t\t\t\t\t\t   n_entries);\n\t\t} else {\n\t\t\treturn intel_get_buf_trans(&tgl_combo_phy_trans_dp_hbr2,\n\t\t\t\t\t\t   n_entries);\n\t\t}\n\t} else {\n\t\treturn intel_get_buf_trans(&tgl_combo_phy_trans_dp_hbr,\n\t\t\t\t\t   n_entries);\n\t}\n}\n\nstatic const struct intel_ddi_buf_trans *\ntgl_get_combo_buf_trans_edp(struct intel_encoder *encoder,\n\t\t\t    const struct intel_crtc_state *crtc_state,\n\t\t\t    int *n_entries)\n{\n\tif (crtc_state->port_clock > 540000) {\n\t\treturn intel_get_buf_trans(&icl_combo_phy_trans_dp_hbr2_edp_hbr3,\n\t\t\t\t\t   n_entries);\n\t} else if (use_edp_hobl(encoder)) {\n\t\treturn intel_get_buf_trans(&tgl_combo_phy_trans_edp_hbr2_hobl,\n\t\t\t\t\t   n_entries);\n\t} else if (use_edp_low_vswing(encoder)) {\n\t\treturn intel_get_buf_trans(&icl_combo_phy_trans_edp_hbr2,\n\t\t\t\t\t   n_entries);\n\t}\n\n\treturn tgl_get_combo_buf_trans_dp(encoder, crtc_state, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\ntgl_get_combo_buf_trans(struct intel_encoder *encoder,\n\t\t\tconst struct intel_crtc_state *crtc_state,\n\t\t\tint *n_entries)\n{\n\tif (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI))\n\t\treturn intel_get_buf_trans(&icl_combo_phy_trans_hdmi, n_entries);\n\telse if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_EDP))\n\t\treturn tgl_get_combo_buf_trans_edp(encoder, crtc_state, n_entries);\n\telse\n\t\treturn tgl_get_combo_buf_trans_dp(encoder, crtc_state, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\ndg1_get_combo_buf_trans_dp(struct intel_encoder *encoder,\n\t\t\t   const struct intel_crtc_state *crtc_state,\n\t\t\t   int *n_entries)\n{\n\tif (crtc_state->port_clock > 270000)\n\t\treturn intel_get_buf_trans(&dg1_combo_phy_trans_dp_hbr2_hbr3,\n\t\t\t\t\t   n_entries);\n\telse\n\t\treturn intel_get_buf_trans(&dg1_combo_phy_trans_dp_rbr_hbr,\n\t\t\t\t\t   n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\ndg1_get_combo_buf_trans_edp(struct intel_encoder *encoder,\n\t\t\t    const struct intel_crtc_state *crtc_state,\n\t\t\t    int *n_entries)\n{\n\tif (crtc_state->port_clock > 540000)\n\t\treturn intel_get_buf_trans(&icl_combo_phy_trans_dp_hbr2_edp_hbr3,\n\t\t\t\t\t   n_entries);\n\telse if (use_edp_hobl(encoder))\n\t\treturn intel_get_buf_trans(&tgl_combo_phy_trans_edp_hbr2_hobl,\n\t\t\t\t\t   n_entries);\n\telse if (use_edp_low_vswing(encoder))\n\t\treturn intel_get_buf_trans(&icl_combo_phy_trans_edp_hbr2,\n\t\t\t\t\t   n_entries);\n\telse\n\t\treturn dg1_get_combo_buf_trans_dp(encoder, crtc_state, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\ndg1_get_combo_buf_trans(struct intel_encoder *encoder,\n\t\t\tconst struct intel_crtc_state *crtc_state,\n\t\t\tint *n_entries)\n{\n\tif (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI))\n\t\treturn intel_get_buf_trans(&icl_combo_phy_trans_hdmi, n_entries);\n\telse if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_EDP))\n\t\treturn dg1_get_combo_buf_trans_edp(encoder, crtc_state, n_entries);\n\telse\n\t\treturn dg1_get_combo_buf_trans_dp(encoder, crtc_state, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nrkl_get_combo_buf_trans_dp(struct intel_encoder *encoder,\n\t\t\t   const struct intel_crtc_state *crtc_state,\n\t\t\t   int *n_entries)\n{\n\tif (crtc_state->port_clock > 270000)\n\t\treturn intel_get_buf_trans(&rkl_combo_phy_trans_dp_hbr2_hbr3, n_entries);\n\telse\n\t\treturn intel_get_buf_trans(&rkl_combo_phy_trans_dp_hbr, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nrkl_get_combo_buf_trans_edp(struct intel_encoder *encoder,\n\t\t\t    const struct intel_crtc_state *crtc_state,\n\t\t\t    int *n_entries)\n{\n\tif (crtc_state->port_clock > 540000) {\n\t\treturn intel_get_buf_trans(&icl_combo_phy_trans_dp_hbr2_edp_hbr3,\n\t\t\t\t\t   n_entries);\n\t} else if (use_edp_hobl(encoder)) {\n\t\treturn intel_get_buf_trans(&tgl_combo_phy_trans_edp_hbr2_hobl,\n\t\t\t\t\t   n_entries);\n\t} else if (use_edp_low_vswing(encoder)) {\n\t\treturn intel_get_buf_trans(&icl_combo_phy_trans_edp_hbr2,\n\t\t\t\t\t   n_entries);\n\t}\n\n\treturn rkl_get_combo_buf_trans_dp(encoder, crtc_state, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nrkl_get_combo_buf_trans(struct intel_encoder *encoder,\n\t\t\tconst struct intel_crtc_state *crtc_state,\n\t\t\tint *n_entries)\n{\n\tif (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI))\n\t\treturn intel_get_buf_trans(&icl_combo_phy_trans_hdmi, n_entries);\n\telse if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_EDP))\n\t\treturn rkl_get_combo_buf_trans_edp(encoder, crtc_state, n_entries);\n\telse\n\t\treturn rkl_get_combo_buf_trans_dp(encoder, crtc_state, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nadls_get_combo_buf_trans_dp(struct intel_encoder *encoder,\n\t\t\t    const struct intel_crtc_state *crtc_state,\n\t\t\t    int *n_entries)\n{\n\tif (crtc_state->port_clock > 270000)\n\t\treturn intel_get_buf_trans(&adls_combo_phy_trans_dp_hbr2_hbr3, n_entries);\n\telse\n\t\treturn intel_get_buf_trans(&tgl_combo_phy_trans_dp_hbr, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nadls_get_combo_buf_trans_edp(struct intel_encoder *encoder,\n\t\t\t     const struct intel_crtc_state *crtc_state,\n\t\t\t     int *n_entries)\n{\n\tif (crtc_state->port_clock > 540000)\n\t\treturn intel_get_buf_trans(&adls_combo_phy_trans_edp_hbr3, n_entries);\n\telse if (use_edp_hobl(encoder))\n\t\treturn intel_get_buf_trans(&tgl_combo_phy_trans_edp_hbr2_hobl, n_entries);\n\telse if (use_edp_low_vswing(encoder))\n\t\treturn intel_get_buf_trans(&adls_combo_phy_trans_edp_hbr2, n_entries);\n\telse\n\t\treturn adls_get_combo_buf_trans_dp(encoder, crtc_state, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nadls_get_combo_buf_trans(struct intel_encoder *encoder,\n\t\t\t const struct intel_crtc_state *crtc_state,\n\t\t\t int *n_entries)\n{\n\tif (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI))\n\t\treturn intel_get_buf_trans(&icl_combo_phy_trans_hdmi, n_entries);\n\telse if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_EDP))\n\t\treturn adls_get_combo_buf_trans_edp(encoder, crtc_state, n_entries);\n\telse\n\t\treturn adls_get_combo_buf_trans_dp(encoder, crtc_state, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nadlp_get_combo_buf_trans_dp(struct intel_encoder *encoder,\n\t\t\t    const struct intel_crtc_state *crtc_state,\n\t\t\t    int *n_entries)\n{\n\tif (crtc_state->port_clock > 270000)\n\t\treturn intel_get_buf_trans(&adlp_combo_phy_trans_dp_hbr2_hbr3, n_entries);\n\telse\n\t\treturn intel_get_buf_trans(&adlp_combo_phy_trans_dp_hbr, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nadlp_get_combo_buf_trans_edp(struct intel_encoder *encoder,\n\t\t\t     const struct intel_crtc_state *crtc_state,\n\t\t\t     int *n_entries)\n{\n\tif (crtc_state->port_clock > 540000) {\n\t\treturn intel_get_buf_trans(&adlp_combo_phy_trans_edp_hbr3,\n\t\t\t\t\t   n_entries);\n\t} else if (use_edp_hobl(encoder)) {\n\t\treturn intel_get_buf_trans(&tgl_combo_phy_trans_edp_hbr2_hobl,\n\t\t\t\t\t   n_entries);\n\t} else if (use_edp_low_vswing(encoder)) {\n\t\treturn intel_get_buf_trans(&adlp_combo_phy_trans_edp_up_to_hbr2,\n\t\t\t\t\t   n_entries);\n\t}\n\n\treturn adlp_get_combo_buf_trans_dp(encoder, crtc_state, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nadlp_get_combo_buf_trans(struct intel_encoder *encoder,\n\t\t\t const struct intel_crtc_state *crtc_state,\n\t\t\t int *n_entries)\n{\n\tif (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI))\n\t\treturn intel_get_buf_trans(&icl_combo_phy_trans_hdmi, n_entries);\n\telse if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_EDP))\n\t\treturn adlp_get_combo_buf_trans_edp(encoder, crtc_state, n_entries);\n\telse\n\t\treturn adlp_get_combo_buf_trans_dp(encoder, crtc_state, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\ntgl_get_dkl_buf_trans_dp(struct intel_encoder *encoder,\n\t\t\t const struct intel_crtc_state *crtc_state,\n\t\t\t int *n_entries)\n{\n\tif (crtc_state->port_clock > 270000) {\n\t\treturn intel_get_buf_trans(&tgl_dkl_phy_trans_dp_hbr2,\n\t\t\t\t\t   n_entries);\n\t} else {\n\t\treturn intel_get_buf_trans(&tgl_dkl_phy_trans_dp_hbr,\n\t\t\t\t\t   n_entries);\n\t}\n}\n\nstatic const struct intel_ddi_buf_trans *\ntgl_get_dkl_buf_trans(struct intel_encoder *encoder,\n\t\t      const struct intel_crtc_state *crtc_state,\n\t\t      int *n_entries)\n{\n\tif (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI))\n\t\treturn intel_get_buf_trans(&tgl_dkl_phy_trans_hdmi, n_entries);\n\telse\n\t\treturn tgl_get_dkl_buf_trans_dp(encoder, crtc_state, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nadlp_get_dkl_buf_trans_dp(struct intel_encoder *encoder,\n\t\t\t  const struct intel_crtc_state *crtc_state,\n\t\t\t  int *n_entries)\n{\n\tif (crtc_state->port_clock > 270000) {\n\t\treturn intel_get_buf_trans(&adlp_dkl_phy_trans_dp_hbr2_hbr3,\n\t\t\t\t\t   n_entries);\n\t} else {\n\t\treturn intel_get_buf_trans(&adlp_dkl_phy_trans_dp_hbr,\n\t\t\t\t\t   n_entries);\n\t}\n}\n\nstatic const struct intel_ddi_buf_trans *\nadlp_get_dkl_buf_trans(struct intel_encoder *encoder,\n\t\t       const struct intel_crtc_state *crtc_state,\n\t\t       int *n_entries)\n{\n\tif (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI))\n\t\treturn intel_get_buf_trans(&tgl_dkl_phy_trans_hdmi, n_entries);\n\telse\n\t\treturn adlp_get_dkl_buf_trans_dp(encoder, crtc_state, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\ndg2_get_snps_buf_trans(struct intel_encoder *encoder,\n\t\t       const struct intel_crtc_state *crtc_state,\n\t\t       int *n_entries)\n{\n\tif (intel_crtc_has_dp_encoder(crtc_state) &&\n\t    intel_dp_is_uhbr(crtc_state))\n\t\treturn intel_get_buf_trans(&dg2_snps_trans_uhbr, n_entries);\n\telse\n\t\treturn intel_get_buf_trans(&dg2_snps_trans, n_entries);\n}\n\nstatic const struct intel_ddi_buf_trans *\nmtl_get_cx0_buf_trans(struct intel_encoder *encoder,\n\t\t      const struct intel_crtc_state *crtc_state,\n\t\t      int *n_entries)\n{\n\tstruct drm_i915_private *i915 = to_i915(encoder->base.dev);\n\tenum phy phy = intel_port_to_phy(i915, encoder->port);\n\n\tif (intel_crtc_has_dp_encoder(crtc_state) && crtc_state->port_clock >= 1000000)\n\t\treturn intel_get_buf_trans(&mtl_c20_trans_uhbr, n_entries);\n\telse if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI) && !(intel_is_c10phy(i915, phy)))\n\t\treturn intel_get_buf_trans(&mtl_c20_trans_hdmi, n_entries);\n\telse if (!intel_is_c10phy(i915, phy))\n\t\treturn intel_get_buf_trans(&mtl_c20_trans_dp14, n_entries);\n\telse\n\t\treturn intel_get_buf_trans(&mtl_c10_trans_dp14, n_entries);\n}\n\nvoid intel_ddi_buf_trans_init(struct intel_encoder *encoder)\n{\n\tstruct drm_i915_private *i915 = to_i915(encoder->base.dev);\n\tenum phy phy = intel_port_to_phy(i915, encoder->port);\n\n\tif (DISPLAY_VER(i915) >= 14) {\n\t\tencoder->get_buf_trans = mtl_get_cx0_buf_trans;\n\t} else if (IS_DG2(i915)) {\n\t\tencoder->get_buf_trans = dg2_get_snps_buf_trans;\n\t} else if (IS_ALDERLAKE_P(i915)) {\n\t\tif (intel_phy_is_combo(i915, phy))\n\t\t\tencoder->get_buf_trans = adlp_get_combo_buf_trans;\n\t\telse\n\t\t\tencoder->get_buf_trans = adlp_get_dkl_buf_trans;\n\t} else if (IS_ALDERLAKE_S(i915)) {\n\t\tencoder->get_buf_trans = adls_get_combo_buf_trans;\n\t} else if (IS_ROCKETLAKE(i915)) {\n\t\tencoder->get_buf_trans = rkl_get_combo_buf_trans;\n\t} else if (IS_DG1(i915)) {\n\t\tencoder->get_buf_trans = dg1_get_combo_buf_trans;\n\t} else if (DISPLAY_VER(i915) >= 12) {\n\t\tif (intel_phy_is_combo(i915, phy))\n\t\t\tencoder->get_buf_trans = tgl_get_combo_buf_trans;\n\t\telse\n\t\t\tencoder->get_buf_trans = tgl_get_dkl_buf_trans;\n\t} else if (DISPLAY_VER(i915) == 11) {\n\t\tif (IS_PLATFORM(i915, INTEL_JASPERLAKE))\n\t\t\tencoder->get_buf_trans = jsl_get_combo_buf_trans;\n\t\telse if (IS_PLATFORM(i915, INTEL_ELKHARTLAKE))\n\t\t\tencoder->get_buf_trans = ehl_get_combo_buf_trans;\n\t\telse if (intel_phy_is_combo(i915, phy))\n\t\t\tencoder->get_buf_trans = icl_get_combo_buf_trans;\n\t\telse\n\t\t\tencoder->get_buf_trans = icl_get_mg_buf_trans;\n\t} else if (IS_GEMINILAKE(i915) || IS_BROXTON(i915)) {\n\t\tencoder->get_buf_trans = bxt_get_buf_trans;\n\t} else if (IS_COMETLAKE_ULX(i915) || IS_COFFEELAKE_ULX(i915) || IS_KABYLAKE_ULX(i915)) {\n\t\tencoder->get_buf_trans = kbl_y_get_buf_trans;\n\t} else if (IS_COMETLAKE_ULT(i915) || IS_COFFEELAKE_ULT(i915) || IS_KABYLAKE_ULT(i915)) {\n\t\tencoder->get_buf_trans = kbl_u_get_buf_trans;\n\t} else if (IS_COMETLAKE(i915) || IS_COFFEELAKE(i915) || IS_KABYLAKE(i915)) {\n\t\tencoder->get_buf_trans = kbl_get_buf_trans;\n\t} else if (IS_SKYLAKE_ULX(i915)) {\n\t\tencoder->get_buf_trans = skl_y_get_buf_trans;\n\t} else if (IS_SKYLAKE_ULT(i915)) {\n\t\tencoder->get_buf_trans = skl_u_get_buf_trans;\n\t} else if (IS_SKYLAKE(i915)) {\n\t\tencoder->get_buf_trans = skl_get_buf_trans;\n\t} else if (IS_BROADWELL(i915)) {\n\t\tencoder->get_buf_trans = bdw_get_buf_trans;\n\t} else if (IS_HASWELL(i915)) {\n\t\tencoder->get_buf_trans = hsw_get_buf_trans;\n\t} else {\n\t\tMISSING_CASE(INTEL_INFO(i915)->platform);\n\t}\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}