Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec  3 17:36:29 2024
| Host         : DESKTOP-4EQVLHR running 64-bit major release  (build 9200)
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 reciever/new_data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            uci/charbuff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        8.997ns  (logic 3.332ns (37.036%)  route 5.665ns (62.964%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.051ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.543     5.051    reciever/clk_100mhz_IBUF_BUFG
    SLICE_X14Y71         FDRE                                         r  reciever/new_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.478     5.529 r  reciever/new_data_out_reg/Q
                         net (fo=401, routed)         1.692     7.221    uci/charbuff_reg[15][0]_0
    SLICE_X10Y74         LUT3 (Prop_lut3_I1_O)        0.295     7.516 r  uci/charbuff[1][1]_i_2/O
                         net (fo=13, routed)          0.719     8.235    uci/charbuff[1][1]_i_2_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  uci/charbuff[13][7]_i_113/O
                         net (fo=1, routed)           0.000     8.359    uci/charbuff[13][7]_i_113_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.735 r  uci/charbuff_reg[13][7]_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.735    uci/charbuff_reg[13][7]_i_103_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.852 r  uci/charbuff_reg[13][7]_i_93/CO[3]
                         net (fo=1, routed)           0.000     8.852    uci/charbuff_reg[13][7]_i_93_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.969 r  uci/charbuff_reg[13][7]_i_83/CO[3]
                         net (fo=1, routed)           0.000     8.969    uci/charbuff_reg[13][7]_i_83_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.086 r  uci/charbuff_reg[13][7]_i_73/CO[3]
                         net (fo=1, routed)           0.000     9.086    uci/charbuff_reg[13][7]_i_73_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.203 r  uci/charbuff_reg[13][7]_i_63/CO[3]
                         net (fo=1, routed)           0.000     9.203    uci/charbuff_reg[13][7]_i_63_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.320 r  uci/charbuff_reg[13][7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.320    uci/charbuff_reg[13][7]_i_53_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.437 r  uci/charbuff_reg[13][7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     9.437    uci/charbuff_reg[13][7]_i_43_n_0
    SLICE_X8Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.554 r  uci/charbuff_reg[13][7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.554    uci/charbuff_reg[13][7]_i_33_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.671 r  uci/charbuff_reg[13][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.671    uci/charbuff_reg[13][7]_i_23_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.788 r  uci/charbuff_reg[13][7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.788    uci/charbuff_reg[13][7]_i_13_n_0
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  uci/charbuff_reg[13][7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.905    uci/charbuff_reg[13][7]_i_7_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.062 f  uci/charbuff_reg[13][7]_i_5/CO[1]
                         net (fo=3, routed)           0.845    10.907    uci/charbuff_reg[13][7]_i_5_n_2
    SLICE_X13Y90         LUT6 (Prop_lut6_I0_O)        0.332    11.239 r  uci/charbuff[0][7]_i_4/O
                         net (fo=4, routed)           0.164    11.402    uci/charbuff[0][7]_i_4_n_0
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.124    11.526 r  uci/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.722    12.248    uci/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I5_O)        0.124    12.372 f  uci/FSM_sequential_current_state[2]_i_3/O
                         net (fo=118, routed)         1.524    13.895    uci/FSM_sequential_current_state[2]_i_3_n_0
    SLICE_X13Y69         LUT2 (Prop_lut2_I1_O)        0.152    14.047 r  uci/charbuff[0][6]_i_1/O
                         net (fo=1, routed)           0.000    14.047    uci/charbuff[0][6]_i_1_n_0
    SLICE_X13Y69         FDRE                                         r  uci/charbuff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=554, routed)         1.429    14.758    uci/clk_100mhz_IBUF_BUFG
    SLICE_X13Y69         FDRE                                         r  uci/charbuff_reg[0][6]/C
                         clock pessimism              0.271    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X13Y69         FDRE (Setup_fdre_C_D)        0.047    15.040    uci/charbuff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -14.047    
  -------------------------------------------------------------------
                         slack                                  0.993    




