module CPU (input logic clk, reset, 
	 output logic [31:0] PCF, 
	 input logic [31:0] InstrF, 
	 output logic MemWriteM, 
	 output logic [31:0] ALUOutM, WriteDataM,
	 input logic [31:0] ReadDataM);
	 

logic [1:0] RegSrcD, ImmSrcD, ALUControlE; 
logic ALUSrcE, BranchTakenE, MemtoRegW, PCSrcW, RegWriteW; 
logic [3:0] ALUFlagsE; 
logic [31:0] InstrD; 
logic RegWriteM, MemtoRegE, PCWrPendingF; 
logic [1:0] ForwardAE, ForwardBE; 
logic StallF, StallD, FlushD, FlushE; 
logic Match_1E_M, Match_1E_W, Match_2E_M, Match_2E_W, Match_12D_E; 



endmodule