$date
  Thu Jan  8 02:04:01 2026
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module bitregister_par_tb $end
$var reg 8 ! r[7:0] $end
$var reg 1 " rin $end
$var reg 1 # clock $end
$var reg 8 $ q[7:0] $end
$scope module uut $end
$var reg 8 % r[7:0] $end
$var reg 1 & rin $end
$var reg 1 ' clock $end
$var reg 8 ( q[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b10101010 !
1"
0#
bUUUUUUUU $
b10101010 %
1&
0'
bUUUUUUUU (
#5000000
1#
b10101010 $
1'
b10101010 (
#10000000
b11110000 !
0#
b11110000 %
0'
#15000000
1#
b11110000 $
1'
b11110000 (
#20000000
b00000000 !
0"
0#
b00000000 %
0&
0'
#25000000
1#
1'
#30000000
0#
0'
#35000000
1#
1'
