<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RIOT OS: TI CC26x0/CC13x0 peripheral memory map</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<!-- <script type="text/javascript" src="jquery.js"></script> -->
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<!-- <link href="/pagefind/pagefind-ui.css" rel="stylesheet"> -->
<script src="/pagefind/pagefind-ui.js"></script>
<script>
  // Check whether the PagefindUI class is available
  if (typeof PagefindUI === 'undefined') {
    console.error('PagefindUI class is not available | Dev Build');
  } else {
    // // Remove the "searchstub" element and initialize the PagefindUI class
    // document.getElementById("#searchstub").remove();
    // Initialize the PagefindUI class with the element id "search"
    window.addEventListener('DOMContentLoaded', (event) => {
        new PagefindUI({ element: "#search", showSubResults: true });
    });
  }
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="global.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <script>
    // Print the data within the NAVTREE variable from the navtreedata.js file
    var navtree = NAVTREE;
    console.log(navtree);
  </script>
<div class="flex flex-row gap-4 w-screen font-sans text-lg max-h-screen overscroll-contain justify-items-stretch bg-neutral-900">
  <!--Sidebar-->
  <div data-pagefind-ignore="all" class="w-1/3 max-w-md flex-auto h-screen bg-neutral-800 ring-2 ring-neutral-700 shadow-neutral-800 shadow-2xl rounded-xl p-3 ml-1 my-2 mr-3 flex flex-col justify-around">
    <div id="top" class="justify-self-center content-center items-center place-content-center">
      <img alt="Logo" src="riot-logo.svg"/>
      <div id="projectbrief">
        The friendly Operating System for the Internet of Things
      </div>
    </div>
    <div id="search" class="place-content-center" class="overflow-y-scroll max-h-64 bg-slate-400 ring-2 ring-white text-white" >
      <h1>Searchbar via Pagefind</h1>
      <!-- <div id="searchstub" class="flex items-center border border-gray-300 rounded-lg p-2 shadow-sm">
        <input type="text" placeholder="Search is only available in Production Build ..." class="flex-grow p-2 outline-none">
      </div> -->
    </div>
    <div id="navtree">
      <script>
        // The navtree variable is always a pair of two elements (key, value)
        // The key is the name we should display and the value is the link to the page
        // Generate the navtree from the navtreedata.js file and put it under the navtree div
        var navtree = NAVTREE[0][2];
        var navtreeHTML = "<h1>Navigation based on Doxygen</h1> <ul>";
        for (var i = 0; i < navtree.length; i++) {
          navtreeHTML += "<li><a href='" + navtree[i][1] + "'>" + navtree[i][0] + "</a></li>";
          if (i == 5) {
            navtreeHTML += '<li><h3 class="ring-2 ring-white"> Random Insert for Demonstration </h3></li>';
          }
        }
        navtreeHTML += "</ul>";
        document.getElementById("navtree").innerHTML = navtreeHTML;
      </script>
    </div>
    <ul>
      <li class="footer">
        Generated on Tue Sep 24 2024 11:16:27 by 
          <a href="http://www.doxygen.org/index.html">
            Doxygen
          </a> 
        1.12.0
      </li>
    </ul>
  </div>
  <!--Main Content-->
  <div class="hidden">
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('group__cpu__specific__peripheral__memory__map.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">TI CC26x0/CC13x0 peripheral memory map<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Texas Instruments CC26x0/CC13x0 memory mappings for peripherals  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Texas Instruments CC26x0/CC13x0 memory mappings for peripherals </p>
<table class="memberdecls">
<tr class="memitem:ga86392979ac6bc1d962feb18872acae14" id="r_ga86392979ac6bc1d962feb18872acae14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga86392979ac6bc1d962feb18872acae14">AUX_AIODIO0_BASE</a>&#160;&#160;&#160;0x400C1000</td></tr>
<tr class="memdesc:ga86392979ac6bc1d962feb18872acae14"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO0 base address.  <br /></td></tr>
<tr class="separator:ga86392979ac6bc1d962feb18872acae14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86392979ac6bc1d962feb18872acae14" id="r_ga86392979ac6bc1d962feb18872acae14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga86392979ac6bc1d962feb18872acae14">AUX_AIODIO0_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCC000)</td></tr>
<tr class="memdesc:ga86392979ac6bc1d962feb18872acae14"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO0 base address.  <br /></td></tr>
<tr class="separator:ga86392979ac6bc1d962feb18872acae14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d28957ab36a904ab150d534ddd12c3e" id="r_ga0d28957ab36a904ab150d534ddd12c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0d28957ab36a904ab150d534ddd12c3e">AUX_AIODIO1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCD000)</td></tr>
<tr class="memdesc:ga0d28957ab36a904ab150d534ddd12c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO1 base address.  <br /></td></tr>
<tr class="separator:ga0d28957ab36a904ab150d534ddd12c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d046ea722b185a9d5b17648307de30" id="r_gae2d046ea722b185a9d5b17648307de30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae2d046ea722b185a9d5b17648307de30">AUX_AIODIO2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCE000)</td></tr>
<tr class="memdesc:gae2d046ea722b185a9d5b17648307de30"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO2 base address.  <br /></td></tr>
<tr class="separator:gae2d046ea722b185a9d5b17648307de30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07350972639c37aab5da3fd7578b0545" id="r_ga07350972639c37aab5da3fd7578b0545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga07350972639c37aab5da3fd7578b0545">AUX_AIODIO3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCF000)</td></tr>
<tr class="memdesc:ga07350972639c37aab5da3fd7578b0545"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO3 base address.  <br /></td></tr>
<tr class="separator:ga07350972639c37aab5da3fd7578b0545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc76e17830030a637a8f7b11f5aac85" id="r_ga8dc76e17830030a637a8f7b11f5aac85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8dc76e17830030a637a8f7b11f5aac85">AUX_TDC_BASE</a>&#160;&#160;&#160;0x400C4000</td></tr>
<tr class="memdesc:ga8dc76e17830030a637a8f7b11f5aac85"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TDC base address.  <br /></td></tr>
<tr class="separator:ga8dc76e17830030a637a8f7b11f5aac85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc76e17830030a637a8f7b11f5aac85" id="r_ga8dc76e17830030a637a8f7b11f5aac85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8dc76e17830030a637a8f7b11f5aac85">AUX_TDC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC4000)</td></tr>
<tr class="memdesc:ga8dc76e17830030a637a8f7b11f5aac85"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TDC base address.  <br /></td></tr>
<tr class="separator:ga8dc76e17830030a637a8f7b11f5aac85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541d8e0d4ecb34ad0707bf7f8d9d70f6" id="r_ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga541d8e0d4ecb34ad0707bf7f8d9d70f6">AUX_EVCTL_BASE</a>&#160;&#160;&#160;0x400C5000</td></tr>
<tr class="memdesc:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_EVCTL base address.  <br /></td></tr>
<tr class="separator:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541d8e0d4ecb34ad0707bf7f8d9d70f6" id="r_ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga541d8e0d4ecb34ad0707bf7f8d9d70f6">AUX_EVCTL_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC5000)</td></tr>
<tr class="memdesc:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_EVCTL base address.  <br /></td></tr>
<tr class="separator:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9cb87f4355a0dad0f9e395c86c8abfa" id="r_gab9cb87f4355a0dad0f9e395c86c8abfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab9cb87f4355a0dad0f9e395c86c8abfa">AUX_WUC_BASE</a>&#160;&#160;&#160;0x400C6000</td></tr>
<tr class="memdesc:gab9cb87f4355a0dad0f9e395c86c8abfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address.  <br /></td></tr>
<tr class="separator:gab9cb87f4355a0dad0f9e395c86c8abfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ab5d0cbc8c55ad5e5063dd5e2c86cc" id="r_ga26ab5d0cbc8c55ad5e5063dd5e2c86cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga26ab5d0cbc8c55ad5e5063dd5e2c86cc">AUX_TIMER_BASE</a>&#160;&#160;&#160;0x400C7000</td></tr>
<tr class="memdesc:ga26ab5d0cbc8c55ad5e5063dd5e2c86cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address.  <br /></td></tr>
<tr class="separator:ga26ab5d0cbc8c55ad5e5063dd5e2c86cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b59352af6b92cc2deb2b432939f8e68" id="r_ga4b59352af6b92cc2deb2b432939f8e68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4b59352af6b92cc2deb2b432939f8e68">AUX_SMPH_BASE</a>&#160;&#160;&#160;0x400C8000</td></tr>
<tr class="memdesc:ga4b59352af6b92cc2deb2b432939f8e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address.  <br /></td></tr>
<tr class="separator:ga4b59352af6b92cc2deb2b432939f8e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b59352af6b92cc2deb2b432939f8e68" id="r_ga4b59352af6b92cc2deb2b432939f8e68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4b59352af6b92cc2deb2b432939f8e68">AUX_SMPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC8000)</td></tr>
<tr class="memdesc:ga4b59352af6b92cc2deb2b432939f8e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SMPH base address.  <br /></td></tr>
<tr class="separator:ga4b59352af6b92cc2deb2b432939f8e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a251bfa5bcb41eb55d31b223ea67645" id="r_ga7a251bfa5bcb41eb55d31b223ea67645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7a251bfa5bcb41eb55d31b223ea67645">AUX_ANAIF_BASE</a>&#160;&#160;&#160;0x400C9000</td></tr>
<tr class="memdesc:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address.  <br /></td></tr>
<tr class="separator:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a251bfa5bcb41eb55d31b223ea67645" id="r_ga7a251bfa5bcb41eb55d31b223ea67645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7a251bfa5bcb41eb55d31b223ea67645">AUX_ANAIF_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC9000)</td></tr>
<tr class="memdesc:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_ANAIF base address.  <br /></td></tr>
<tr class="separator:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a2abbee8038e4f5ada8a552803ba44" id="r_ga67a2abbee8038e4f5ada8a552803ba44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga67a2abbee8038e4f5ada8a552803ba44">ADI_4_AUX_BASE</a>&#160;&#160;&#160;0x400CB000</td></tr>
<tr class="memdesc:ga67a2abbee8038e4f5ada8a552803ba44"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address.  <br /></td></tr>
<tr class="separator:ga67a2abbee8038e4f5ada8a552803ba44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a2abbee8038e4f5ada8a552803ba44" id="r_ga67a2abbee8038e4f5ada8a552803ba44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga67a2abbee8038e4f5ada8a552803ba44">ADI_4_AUX_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCB000)</td></tr>
<tr class="memdesc:ga67a2abbee8038e4f5ada8a552803ba44"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX base address.  <br /></td></tr>
<tr class="separator:ga67a2abbee8038e4f5ada8a552803ba44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989f631a559bcca8d1847d63bb4916b7" id="r_ga989f631a559bcca8d1847d63bb4916b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga989f631a559bcca8d1847d63bb4916b7">ADI_4_AUX_BASE_M8</a>&#160;&#160;&#160;(<a class="el" href="#ga67a2abbee8038e4f5ada8a552803ba44">ADI_4_AUX_BASE</a> + ADI_MASK8B)</td></tr>
<tr class="memdesc:ga989f631a559bcca8d1847d63bb4916b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX base address for masked 8-bit access.  <br /></td></tr>
<tr class="separator:ga989f631a559bcca8d1847d63bb4916b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ab91625bf7a1402820586eeec74b6b" id="r_ga20ab91625bf7a1402820586eeec74b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga20ab91625bf7a1402820586eeec74b6b">FCFG_BASE</a>&#160;&#160;&#160;(0x50001000)</td></tr>
<tr class="memdesc:ga20ab91625bf7a1402820586eeec74b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of FCFG memory.  <br /></td></tr>
<tr class="separator:ga20ab91625bf7a1402820586eeec74b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ab91625bf7a1402820586eeec74b6b" id="r_ga20ab91625bf7a1402820586eeec74b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga20ab91625bf7a1402820586eeec74b6b">FCFG_BASE</a>&#160;&#160;&#160;(0x50001000)</td></tr>
<tr class="memdesc:ga20ab91625bf7a1402820586eeec74b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">FCFG1 base address.  <br /></td></tr>
<tr class="separator:ga20ab91625bf7a1402820586eeec74b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93916f09e1ed76fac22f58e8fcc4be3a" id="r_ga93916f09e1ed76fac22f58e8fcc4be3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga93916f09e1ed76fac22f58e8fcc4be3a">DDI0_OSC_BASE</a>&#160;&#160;&#160;0x400CA000</td></tr>
<tr class="memdesc:ga93916f09e1ed76fac22f58e8fcc4be3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DDI0_OSC base address.  <br /></td></tr>
<tr class="separator:ga93916f09e1ed76fac22f58e8fcc4be3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc91881eb7e2bc4341cb7dcddba1dbc" id="r_ga5fc91881eb7e2bc4341cb7dcddba1dbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5fc91881eb7e2bc4341cb7dcddba1dbc">AON_SYSCTL_BASE</a>&#160;&#160;&#160;0x40090000</td></tr>
<tr class="memdesc:ga5fc91881eb7e2bc4341cb7dcddba1dbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_SYSCTL base address.  <br /></td></tr>
<tr class="separator:ga5fc91881eb7e2bc4341cb7dcddba1dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03743ab9ca81436b10f01fe4042960d1" id="r_ga03743ab9ca81436b10f01fe4042960d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga03743ab9ca81436b10f01fe4042960d1">AON_WUC_BASE</a>&#160;&#160;&#160;0x40091000</td></tr>
<tr class="memdesc:ga03743ab9ca81436b10f01fe4042960d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_WUC base address.  <br /></td></tr>
<tr class="separator:ga03743ab9ca81436b10f01fe4042960d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970a2d6a2505152440e60300ca212d93" id="r_ga970a2d6a2505152440e60300ca212d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga970a2d6a2505152440e60300ca212d93">AON_RTC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x92000)</td></tr>
<tr class="memdesc:ga970a2d6a2505152440e60300ca212d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_RTC base address.  <br /></td></tr>
<tr class="separator:ga970a2d6a2505152440e60300ca212d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970a2d6a2505152440e60300ca212d93" id="r_ga970a2d6a2505152440e60300ca212d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga970a2d6a2505152440e60300ca212d93">AON_RTC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x92000)</td></tr>
<tr class="memdesc:ga970a2d6a2505152440e60300ca212d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_RTC base address.  <br /></td></tr>
<tr class="separator:ga970a2d6a2505152440e60300ca212d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401543253f69d73c52bf17b98f52bca9" id="r_ga401543253f69d73c52bf17b98f52bca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga401543253f69d73c52bf17b98f52bca9">PRCM_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x82000)</td></tr>
<tr class="memdesc:ga401543253f69d73c52bf17b98f52bca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM base address.  <br /></td></tr>
<tr class="separator:ga401543253f69d73c52bf17b98f52bca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401543253f69d73c52bf17b98f52bca9" id="r_ga401543253f69d73c52bf17b98f52bca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga401543253f69d73c52bf17b98f52bca9">PRCM_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x82000)</td></tr>
<tr class="memdesc:ga401543253f69d73c52bf17b98f52bca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM base address.  <br /></td></tr>
<tr class="separator:ga401543253f69d73c52bf17b98f52bca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd6361f5594f825e030d77ed3758742" id="r_ga3bd6361f5594f825e030d77ed3758742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3bd6361f5594f825e030d77ed3758742">PRCM_BASE_NONBUF</a>&#160;&#160;&#160;(<a class="el" href="#ga2e2923a141708f10d215dcf3d548fc55">PERIPH_BASE_NONBUF</a> + 0x82000)</td></tr>
<tr class="memdesc:ga3bd6361f5594f825e030d77ed3758742"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM base address (nonbuf)  <br /></td></tr>
<tr class="separator:ga3bd6361f5594f825e030d77ed3758742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a788770a0ff4fb86e4e215e826e48f" id="r_ga66a788770a0ff4fb86e4e215e826e48f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga66a788770a0ff4fb86e4e215e826e48f">AUX_SYSIF_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC6000)</td></tr>
<tr class="memdesc:ga66a788770a0ff4fb86e4e215e826e48f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SYSIF base address.  <br /></td></tr>
<tr class="separator:ga66a788770a0ff4fb86e4e215e826e48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8057afd8ee41c1fbab1989bfdfef87" id="r_gabb8057afd8ee41c1fbab1989bfdfef87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabb8057afd8ee41c1fbab1989bfdfef87">AUX_TIMER01_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC7000)</td></tr>
<tr class="memdesc:gabb8057afd8ee41c1fbab1989bfdfef87"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TIMER01 base address.  <br /></td></tr>
<tr class="separator:gabb8057afd8ee41c1fbab1989bfdfef87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf07a9ad2f64e9dbd35b9d63fff3985a4" id="r_gaf07a9ad2f64e9dbd35b9d63fff3985a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf07a9ad2f64e9dbd35b9d63fff3985a4">AUX_TIMER2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC3000)</td></tr>
<tr class="memdesc:gaf07a9ad2f64e9dbd35b9d63fff3985a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TIMER2 base address.  <br /></td></tr>
<tr class="separator:gaf07a9ad2f64e9dbd35b9d63fff3985a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f79dda55435a04105558f3fb022b9e6" id="r_ga9f79dda55435a04105558f3fb022b9e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9f79dda55435a04105558f3fb022b9e6">AON_PMCTL_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x90000)</td></tr>
<tr class="memdesc:ga9f79dda55435a04105558f3fb022b9e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_PMCTL base address.  <br /></td></tr>
<tr class="separator:ga9f79dda55435a04105558f3fb022b9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a9099a5f8fc9c6e253c0eecb2be8db" id="r_ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMSIS includes.  <br /></td></tr>
<tr class="separator:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9171f49478fa86d932f89e78e73b88b0" id="r_ga9171f49478fa86d932f89e78e73b88b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:ga9171f49478fa86d932f89e78e73b88b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral base address.  <br /></td></tr>
<tr class="separator:ga9171f49478fa86d932f89e78e73b88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2923a141708f10d215dcf3d548fc55" id="r_ga2e2923a141708f10d215dcf3d548fc55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2e2923a141708f10d215dcf3d548fc55">PERIPH_BASE_NONBUF</a>&#160;&#160;&#160;0x60000000</td></tr>
<tr class="memdesc:ga2e2923a141708f10d215dcf3d548fc55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral base address (nonbuf)  <br /></td></tr>
<tr class="separator:ga2e2923a141708f10d215dcf3d548fc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f72f9a97864bdc8f2afba3677132ebf" id="r_ga9f72f9a97864bdc8f2afba3677132ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9f72f9a97864bdc8f2afba3677132ebf">ROM_HARD_API_BASE</a>&#160;&#160;&#160;0x10000048</td></tr>
<tr class="memdesc:ga9f72f9a97864bdc8f2afba3677132ebf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ROM Hard-API base address.  <br /></td></tr>
<tr class="separator:ga9f72f9a97864bdc8f2afba3677132ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c55d330b862f5464ef463feb42c0c31" id="r_ga1c55d330b862f5464ef463feb42c0c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1c55d330b862f5464ef463feb42c0c31">ROM_API_TABLE</a>&#160;&#160;&#160;((uint32_t *) 0x10000180)</td></tr>
<tr class="memdesc:ga1c55d330b862f5464ef463feb42c0c31"><td class="mdescLeft">&#160;</td><td class="mdescRight">ROM API table.  <br /></td></tr>
<tr class="separator:ga1c55d330b862f5464ef463feb42c0c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dff333cc2c6ac71ba30ac96e2e40c1e" id="r_ga3dff333cc2c6ac71ba30ac96e2e40c1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3dff333cc2c6ac71ba30ac96e2e40c1e">ADI_3_REFSYS_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x86200)</td></tr>
<tr class="memdesc:ga3dff333cc2c6ac71ba30ac96e2e40c1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI3 base address.  <br /></td></tr>
<tr class="separator:ga3dff333cc2c6ac71ba30ac96e2e40c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37cd7de356ee8a0a3ade1f05717d003e" id="r_ga37cd7de356ee8a0a3ade1f05717d003e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga37cd7de356ee8a0a3ade1f05717d003e">ADI_3_REFSYS_BASE_SET</a>&#160;&#160;&#160;(<a class="el" href="#ga3dff333cc2c6ac71ba30ac96e2e40c1e">ADI_3_REFSYS_BASE</a> + ADI_SET)</td></tr>
<tr class="memdesc:ga37cd7de356ee8a0a3ade1f05717d003e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI3 base address for SET instruction.  <br /></td></tr>
<tr class="separator:ga37cd7de356ee8a0a3ade1f05717d003e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3145214e738742acb47f5505ce33a8f" id="r_gad3145214e738742acb47f5505ce33a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad3145214e738742acb47f5505ce33a8f">ADI_3_REFSYS_BASE_CLR</a>&#160;&#160;&#160;(<a class="el" href="#ga3dff333cc2c6ac71ba30ac96e2e40c1e">ADI_3_REFSYS_BASE</a> + ADI_CLR)</td></tr>
<tr class="memdesc:gad3145214e738742acb47f5505ce33a8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI3 base address for CLR instruction.  <br /></td></tr>
<tr class="separator:gad3145214e738742acb47f5505ce33a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22cf1419ae1aae9eb5e38fa625076f6" id="r_gac22cf1419ae1aae9eb5e38fa625076f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac22cf1419ae1aae9eb5e38fa625076f6">ADI_3_REFSYS_BASE_M4</a>&#160;&#160;&#160;(<a class="el" href="#ga3dff333cc2c6ac71ba30ac96e2e40c1e">ADI_3_REFSYS_BASE</a> + ADI_MASK4B)</td></tr>
<tr class="memdesc:gac22cf1419ae1aae9eb5e38fa625076f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI3 base address for 4-bit masked access.  <br /></td></tr>
<tr class="separator:gac22cf1419ae1aae9eb5e38fa625076f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e40af1e869b349ac9b42ec2178e7f07" id="r_ga5e40af1e869b349ac9b42ec2178e7f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5e40af1e869b349ac9b42ec2178e7f07">CCFG_BASE</a>&#160;&#160;&#160;(0x50003000)</td></tr>
<tr class="memdesc:ga5e40af1e869b349ac9b42ec2178e7f07"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCFG base address.  <br /></td></tr>
<tr class="separator:ga5e40af1e869b349ac9b42ec2178e7f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce3b8a909ed8b957b4e411dfb7cbd91" id="r_gacce3b8a909ed8b957b4e411dfb7cbd91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gacce3b8a909ed8b957b4e411dfb7cbd91">GPIO_BASE</a>&#160;&#160;&#160;(0x40022000)</td></tr>
<tr class="memdesc:gacce3b8a909ed8b957b4e411dfb7cbd91"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO base address.  <br /></td></tr>
<tr class="separator:gacce3b8a909ed8b957b4e411dfb7cbd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee5d64af207612578a7c77b58f1dd33" id="r_ga7ee5d64af207612578a7c77b58f1dd33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7ee5d64af207612578a7c77b58f1dd33">I2C_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x2000)</td></tr>
<tr class="memdesc:ga7ee5d64af207612578a7c77b58f1dd33"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C base address.  <br /></td></tr>
<tr class="separator:ga7ee5d64af207612578a7c77b58f1dd33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8591947958646fc6b92e53b5d65f0e3a" id="r_ga8591947958646fc6b92e53b5d65f0e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8591947958646fc6b92e53b5d65f0e3a">MCU_IOC_BASE</a>&#160;&#160;&#160;(0x40081000)</td></tr>
<tr class="memdesc:ga8591947958646fc6b92e53b5d65f0e3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">IOC (MCU) base address.  <br /></td></tr>
<tr class="separator:ga8591947958646fc6b92e53b5d65f0e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a96c41f92b56bc02992fb3c147fc949" id="r_ga8a96c41f92b56bc02992fb3c147fc949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8a96c41f92b56bc02992fb3c147fc949">AON_IOC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x94000)</td></tr>
<tr class="memdesc:ga8a96c41f92b56bc02992fb3c147fc949"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_IOC base address.  <br /></td></tr>
<tr class="separator:ga8a96c41f92b56bc02992fb3c147fc949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba94279bbfdf3772165d4207fbb6e6cf" id="r_gaba94279bbfdf3772165d4207fbb6e6cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaba94279bbfdf3772165d4207fbb6e6cf">RFC_DBELL_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x41000)</td></tr>
<tr class="memdesc:gaba94279bbfdf3772165d4207fbb6e6cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC_DBELL base address.  <br /></td></tr>
<tr class="separator:gaba94279bbfdf3772165d4207fbb6e6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950dd7b50c760e14904e09a8d3cdab20" id="r_ga950dd7b50c760e14904e09a8d3cdab20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga950dd7b50c760e14904e09a8d3cdab20">RFC_DBELL_BASE_NONBUF</a>&#160;&#160;&#160;(<a class="el" href="#ga2e2923a141708f10d215dcf3d548fc55">PERIPH_BASE_NONBUF</a> + 0x41000)</td></tr>
<tr class="memdesc:ga950dd7b50c760e14904e09a8d3cdab20"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC_DBELL base address.  <br /></td></tr>
<tr class="separator:ga950dd7b50c760e14904e09a8d3cdab20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756236964ac76416d556c1dd8fe20e5f" id="r_ga756236964ac76416d556c1dd8fe20e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga756236964ac76416d556c1dd8fe20e5f">RFC_PWR_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x40000)</td></tr>
<tr class="memdesc:ga756236964ac76416d556c1dd8fe20e5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC_PWR base address.  <br /></td></tr>
<tr class="separator:ga756236964ac76416d556c1dd8fe20e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95633d7f77ae5ffcb9d7e32c573b10f6" id="r_ga95633d7f77ae5ffcb9d7e32c573b10f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga95633d7f77ae5ffcb9d7e32c573b10f6">RFC_PWR_BASE_NONBUF</a>&#160;&#160;&#160;(<a class="el" href="#ga2e2923a141708f10d215dcf3d548fc55">PERIPH_BASE_NONBUF</a> + 0x40000)</td></tr>
<tr class="memdesc:ga95633d7f77ae5ffcb9d7e32c573b10f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFC_PWR base address.  <br /></td></tr>
<tr class="separator:ga95633d7f77ae5ffcb9d7e32c573b10f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a07348b4332ff6b88abf6092347deba" id="r_ga7a07348b4332ff6b88abf6092347deba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x1000)</td></tr>
<tr class="memdesc:ga7a07348b4332ff6b88abf6092347deba"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 base address.  <br /></td></tr>
<tr class="separator:ga7a07348b4332ff6b88abf6092347deba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383bf0c4670c3a7fa72df80f66331a46" id="r_ga383bf0c4670c3a7fa72df80f66331a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xB000)</td></tr>
<tr class="memdesc:ga383bf0c4670c3a7fa72df80f66331a46"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 base address.  <br /></td></tr>
<tr class="separator:ga383bf0c4670c3a7fa72df80f66331a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6863e7094aca292453684fa2af16686" id="r_gaf6863e7094aca292453684fa2af16686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf6863e7094aca292453684fa2af16686">FLASH_BASEADDR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x30000)</td></tr>
<tr class="memdesc:gaf6863e7094aca292453684fa2af16686"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH base address.  <br /></td></tr>
<tr class="separator:gaf6863e7094aca292453684fa2af16686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43ff60bcb712a7544e8f4ad483a5649" id="r_gad43ff60bcb712a7544e8f4ad483a5649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad43ff60bcb712a7544e8f4ad483a5649">VIMS_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x34000)</td></tr>
<tr class="memdesc:gad43ff60bcb712a7544e8f4ad483a5649"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIMS base address.  <br /></td></tr>
<tr class="separator:gad43ff60bcb712a7544e8f4ad483a5649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf99229879e6e3249a0ab9bcefcaf208b" id="r_gaf99229879e6e3249a0ab9bcefcaf208b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf99229879e6e3249a0ab9bcefcaf208b">WDT_BASE</a>&#160;&#160;&#160;0x40080000</td></tr>
<tr class="memdesc:gaf99229879e6e3249a0ab9bcefcaf208b"><td class="mdescLeft">&#160;</td><td class="mdescRight">WDT base address.  <br /></td></tr>
<tr class="separator:gaf99229879e6e3249a0ab9bcefcaf208b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga3dff333cc2c6ac71ba30ac96e2e40c1e" name="ga3dff333cc2c6ac71ba30ac96e2e40c1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dff333cc2c6ac71ba30ac96e2e40c1e">&#9670;&#160;</a></span>ADI_3_REFSYS_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_3_REFSYS_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x86200)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADI3 base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx__adi_8h_source.html#l00089">89</a> of file <a class="el" href="cc26xx__cc13xx__adi_8h_source.html">cc26xx_cc13xx_adi.h</a>.</p>

</div>
</div>
<a id="gad3145214e738742acb47f5505ce33a8f" name="gad3145214e738742acb47f5505ce33a8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3145214e738742acb47f5505ce33a8f">&#9670;&#160;</a></span>ADI_3_REFSYS_BASE_CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_3_REFSYS_BASE_CLR&#160;&#160;&#160;(<a class="el" href="#ga3dff333cc2c6ac71ba30ac96e2e40c1e">ADI_3_REFSYS_BASE</a> + ADI_CLR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADI3 base address for CLR instruction. </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx__adi_8h_source.html#l00097">97</a> of file <a class="el" href="cc26xx__cc13xx__adi_8h_source.html">cc26xx_cc13xx_adi.h</a>.</p>

</div>
</div>
<a id="gac22cf1419ae1aae9eb5e38fa625076f6" name="gac22cf1419ae1aae9eb5e38fa625076f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac22cf1419ae1aae9eb5e38fa625076f6">&#9670;&#160;</a></span>ADI_3_REFSYS_BASE_M4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_3_REFSYS_BASE_M4&#160;&#160;&#160;(<a class="el" href="#ga3dff333cc2c6ac71ba30ac96e2e40c1e">ADI_3_REFSYS_BASE</a> + ADI_MASK4B)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADI3 base address for 4-bit masked access. </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx__adi_8h_source.html#l00101">101</a> of file <a class="el" href="cc26xx__cc13xx__adi_8h_source.html">cc26xx_cc13xx_adi.h</a>.</p>

</div>
</div>
<a id="ga37cd7de356ee8a0a3ade1f05717d003e" name="ga37cd7de356ee8a0a3ade1f05717d003e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37cd7de356ee8a0a3ade1f05717d003e">&#9670;&#160;</a></span>ADI_3_REFSYS_BASE_SET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_3_REFSYS_BASE_SET&#160;&#160;&#160;(<a class="el" href="#ga3dff333cc2c6ac71ba30ac96e2e40c1e">ADI_3_REFSYS_BASE</a> + ADI_SET)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADI3 base address for SET instruction. </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx__adi_8h_source.html#l00093">93</a> of file <a class="el" href="cc26xx__cc13xx__adi_8h_source.html">cc26xx_cc13xx_adi.h</a>.</p>

</div>
</div>
<a id="ga67a2abbee8038e4f5ada8a552803ba44" name="ga67a2abbee8038e4f5ada8a552803ba44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67a2abbee8038e4f5ada8a552803ba44">&#9670;&#160;</a></span>ADI_4_AUX_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_4_AUX_BASE&#160;&#160;&#160;0x400CB000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_WUC base address. </p>
<p>ADI_4_AUX base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00245">245</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="ga67a2abbee8038e4f5ada8a552803ba44" name="ga67a2abbee8038e4f5ada8a552803ba44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67a2abbee8038e4f5ada8a552803ba44">&#9670;&#160;</a></span>ADI_4_AUX_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_4_AUX_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCB000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADI_4_AUX base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00454">454</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="ga989f631a559bcca8d1847d63bb4916b7" name="ga989f631a559bcca8d1847d63bb4916b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga989f631a559bcca8d1847d63bb4916b7">&#9670;&#160;</a></span>ADI_4_AUX_BASE_M8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_4_AUX_BASE_M8&#160;&#160;&#160;(<a class="el" href="#ga67a2abbee8038e4f5ada8a552803ba44">ADI_4_AUX_BASE</a> + ADI_MASK8B)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADI_4_AUX base address for masked 8-bit access. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00458">458</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="ga8a96c41f92b56bc02992fb3c147fc949" name="ga8a96c41f92b56bc02992fb3c147fc949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a96c41f92b56bc02992fb3c147fc949">&#9670;&#160;</a></span>AON_IOC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_IOC_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x94000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AON_IOC base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx__ioc_8h_source.html#l00173">173</a> of file <a class="el" href="cc26xx__cc13xx__ioc_8h_source.html">cc26xx_cc13xx_ioc.h</a>.</p>

</div>
</div>
<a id="ga9f79dda55435a04105558f3fb022b9e6" name="ga9f79dda55435a04105558f3fb022b9e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f79dda55435a04105558f3fb022b9e6">&#9670;&#160;</a></span>AON_PMCTL_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_PMCTL_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x90000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AON_PMCTL base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__prcm_8h_source.html#l00198">198</a> of file <a class="el" href="cc26x2__cc13x2__prcm_8h_source.html">cc26x2_cc13x2_prcm.h</a>.</p>

</div>
</div>
<a id="ga970a2d6a2505152440e60300ca212d93" name="ga970a2d6a2505152440e60300ca212d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga970a2d6a2505152440e60300ca212d93">&#9670;&#160;</a></span>AON_RTC_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_RTC_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x92000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AON_RTC base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__prcm_8h_source.html#l00228">228</a> of file <a class="el" href="cc26x0__cc13x0__prcm_8h_source.html">cc26x0_cc13x0_prcm.h</a>.</p>

</div>
</div>
<a id="ga970a2d6a2505152440e60300ca212d93" name="ga970a2d6a2505152440e60300ca212d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga970a2d6a2505152440e60300ca212d93">&#9670;&#160;</a></span>AON_RTC_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_RTC_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x92000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AON_RTC base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__prcm_8h_source.html#l00237">237</a> of file <a class="el" href="cc26x2__cc13x2__prcm_8h_source.html">cc26x2_cc13x2_prcm.h</a>.</p>

</div>
</div>
<a id="ga5fc91881eb7e2bc4341cb7dcddba1dbc" name="ga5fc91881eb7e2bc4341cb7dcddba1dbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fc91881eb7e2bc4341cb7dcddba1dbc">&#9670;&#160;</a></span>AON_SYSCTL_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_SYSCTL_BASE&#160;&#160;&#160;0x40090000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AON_SYSCTL base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__prcm_8h_source.html#l00097">97</a> of file <a class="el" href="cc26x0__cc13x0__prcm_8h_source.html">cc26x0_cc13x0_prcm.h</a>.</p>

</div>
</div>
<a id="ga03743ab9ca81436b10f01fe4042960d1" name="ga03743ab9ca81436b10f01fe4042960d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03743ab9ca81436b10f01fe4042960d1">&#9670;&#160;</a></span>AON_WUC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_WUC_BASE&#160;&#160;&#160;0x40091000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AON_WUC base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__prcm_8h_source.html#l00193">193</a> of file <a class="el" href="cc26x0__cc13x0__prcm_8h_source.html">cc26x0_cc13x0_prcm.h</a>.</p>

</div>
</div>
<a id="ga86392979ac6bc1d962feb18872acae14" name="ga86392979ac6bc1d962feb18872acae14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86392979ac6bc1d962feb18872acae14">&#9670;&#160;</a></span>AUX_AIODIO0_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_AIODIO0_BASE&#160;&#160;&#160;0x400C1000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_AIODIO0 base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00045">45</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="ga86392979ac6bc1d962feb18872acae14" name="ga86392979ac6bc1d962feb18872acae14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86392979ac6bc1d962feb18872acae14">&#9670;&#160;</a></span>AUX_AIODIO0_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_AIODIO0_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCC000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_AIODIO0 base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00059">59</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="ga0d28957ab36a904ab150d534ddd12c3e" name="ga0d28957ab36a904ab150d534ddd12c3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d28957ab36a904ab150d534ddd12c3e">&#9670;&#160;</a></span>AUX_AIODIO1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_AIODIO1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCD000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_AIODIO1 base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00063">63</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="gae2d046ea722b185a9d5b17648307de30" name="gae2d046ea722b185a9d5b17648307de30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2d046ea722b185a9d5b17648307de30">&#9670;&#160;</a></span>AUX_AIODIO2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_AIODIO2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCE000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_AIODIO2 base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00067">67</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="ga07350972639c37aab5da3fd7578b0545" name="ga07350972639c37aab5da3fd7578b0545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07350972639c37aab5da3fd7578b0545">&#9670;&#160;</a></span>AUX_AIODIO3_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_AIODIO3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xCF000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_AIODIO3 base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00071">71</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="ga7a251bfa5bcb41eb55d31b223ea67645" name="ga7a251bfa5bcb41eb55d31b223ea67645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a251bfa5bcb41eb55d31b223ea67645">&#9670;&#160;</a></span>AUX_ANAIF_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_ANAIF_BASE&#160;&#160;&#160;0x400C9000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_WUC base address. </p>
<p>AUX_ANAIF base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00219">219</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="ga7a251bfa5bcb41eb55d31b223ea67645" name="ga7a251bfa5bcb41eb55d31b223ea67645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a251bfa5bcb41eb55d31b223ea67645">&#9670;&#160;</a></span>AUX_ANAIF_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_ANAIF_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC9000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_ANAIF base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00391">391</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="ga541d8e0d4ecb34ad0707bf7f8d9d70f6" name="ga541d8e0d4ecb34ad0707bf7f8d9d70f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga541d8e0d4ecb34ad0707bf7f8d9d70f6">&#9670;&#160;</a></span>AUX_EVCTL_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_EVCTL_BASE&#160;&#160;&#160;0x400C5000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_EVCTL base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00104">104</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="ga541d8e0d4ecb34ad0707bf7f8d9d70f6" name="ga541d8e0d4ecb34ad0707bf7f8d9d70f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga541d8e0d4ecb34ad0707bf7f8d9d70f6">&#9670;&#160;</a></span>AUX_EVCTL_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_EVCTL_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC5000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_EVCTL base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00162">162</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="ga4b59352af6b92cc2deb2b432939f8e68" name="ga4b59352af6b92cc2deb2b432939f8e68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b59352af6b92cc2deb2b432939f8e68">&#9670;&#160;</a></span>AUX_SMPH_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SMPH_BASE&#160;&#160;&#160;0x400C8000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_WUC base address. </p>
<p>AUX_SMPH base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00198">198</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="ga4b59352af6b92cc2deb2b432939f8e68" name="ga4b59352af6b92cc2deb2b432939f8e68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b59352af6b92cc2deb2b432939f8e68">&#9670;&#160;</a></span>AUX_SMPH_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SMPH_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC8000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_SMPH base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00356">356</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="ga66a788770a0ff4fb86e4e215e826e48f" name="ga66a788770a0ff4fb86e4e215e826e48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66a788770a0ff4fb86e4e215e826e48f">&#9670;&#160;</a></span>AUX_SYSIF_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SYSIF_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC6000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_SYSIF base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00237">237</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="ga8dc76e17830030a637a8f7b11f5aac85" name="ga8dc76e17830030a637a8f7b11f5aac85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dc76e17830030a637a8f7b11f5aac85">&#9670;&#160;</a></span>AUX_TDC_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_TDC_BASE&#160;&#160;&#160;0x400C4000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_TDC base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00072">72</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="ga8dc76e17830030a637a8f7b11f5aac85" name="ga8dc76e17830030a637a8f7b11f5aac85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dc76e17830030a637a8f7b11f5aac85">&#9670;&#160;</a></span>AUX_TDC_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_TDC_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC4000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_TDC base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00114">114</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="gabb8057afd8ee41c1fbab1989bfdfef87" name="gabb8057afd8ee41c1fbab1989bfdfef87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb8057afd8ee41c1fbab1989bfdfef87">&#9670;&#160;</a></span>AUX_TIMER01_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_TIMER01_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC7000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_TIMER01 base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00281">281</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="gaf07a9ad2f64e9dbd35b9d63fff3985a4" name="gaf07a9ad2f64e9dbd35b9d63fff3985a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf07a9ad2f64e9dbd35b9d63fff3985a4">&#9670;&#160;</a></span>AUX_TIMER2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_TIMER2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xC3000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_TIMER2 base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__aux_8h_source.html#l00326">326</a> of file <a class="el" href="cc26x2__cc13x2__aux_8h_source.html">cc26x2_cc13x2_aux.h</a>.</p>

</div>
</div>
<a id="ga26ab5d0cbc8c55ad5e5063dd5e2c86cc" name="ga26ab5d0cbc8c55ad5e5063dd5e2c86cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26ab5d0cbc8c55ad5e5063dd5e2c86cc">&#9670;&#160;</a></span>AUX_TIMER_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_TIMER_BASE&#160;&#160;&#160;0x400C7000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_WUC base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00174">174</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="gab9cb87f4355a0dad0f9e395c86c8abfa" name="gab9cb87f4355a0dad0f9e395c86c8abfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9cb87f4355a0dad0f9e395c86c8abfa">&#9670;&#160;</a></span>AUX_WUC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_WUC_BASE&#160;&#160;&#160;0x400C6000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_WUC base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00153">153</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="ga5e40af1e869b349ac9b42ec2178e7f07" name="ga5e40af1e869b349ac9b42ec2178e7f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e40af1e869b349ac9b42ec2178e7f07">&#9670;&#160;</a></span>CCFG_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCFG_BASE&#160;&#160;&#160;(0x50003000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CCFG base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx__ccfg_8h_source.html#l00147">147</a> of file <a class="el" href="cc26xx__cc13xx__ccfg_8h_source.html">cc26xx_cc13xx_ccfg.h</a>.</p>

</div>
</div>
<a id="ga93916f09e1ed76fac22f58e8fcc4be3a" name="ga93916f09e1ed76fac22f58e8fcc4be3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93916f09e1ed76fac22f58e8fcc4be3a">&#9670;&#160;</a></span>DDI0_OSC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDI0_OSC_BASE&#160;&#160;&#160;0x400CA000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DDI0_OSC base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__prcm_8h_source.html#l00076">76</a> of file <a class="el" href="cc26x0__cc13x0__prcm_8h_source.html">cc26x0_cc13x0_prcm.h</a>.</p>

</div>
</div>
<a id="ga20ab91625bf7a1402820586eeec74b6b" name="ga20ab91625bf7a1402820586eeec74b6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20ab91625bf7a1402820586eeec74b6b">&#9670;&#160;</a></span>FCFG_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCFG_BASE&#160;&#160;&#160;(0x50001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base address of FCFG memory. </p>
<p>FCFG1 base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__fcfg_8h_source.html#l00033">33</a> of file <a class="el" href="cc26x0__cc13x0__fcfg_8h_source.html">cc26x0_cc13x0_fcfg.h</a>.</p>

</div>
</div>
<a id="ga20ab91625bf7a1402820586eeec74b6b" name="ga20ab91625bf7a1402820586eeec74b6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20ab91625bf7a1402820586eeec74b6b">&#9670;&#160;</a></span>FCFG_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCFG_BASE&#160;&#160;&#160;(0x50001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FCFG1 base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__fcfg_8h_source.html#l00147">147</a> of file <a class="el" href="cc26x2__cc13x2__fcfg_8h_source.html">cc26x2_cc13x2_fcfg.h</a>.</p>

</div>
</div>
<a id="ga23a9099a5f8fc9c6e253c0eecb2be8db" name="ga23a9099a5f8fc9c6e253c0eecb2be8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23a9099a5f8fc9c6e253c0eecb2be8db">&#9670;&#160;</a></span>FLASH_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_BASE&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CMSIS includes. </p>
<p>FLASH base address </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx_8h_source.html#l00157">157</a> of file <a class="el" href="cc26xx__cc13xx_8h_source.html">cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="gaf6863e7094aca292453684fa2af16686" name="gaf6863e7094aca292453684fa2af16686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6863e7094aca292453684fa2af16686">&#9670;&#160;</a></span>FLASH_BASEADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_BASEADDR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x30000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FLASH base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx__vims_8h_source.html#l00192">192</a> of file <a class="el" href="cc26xx__cc13xx__vims_8h_source.html">cc26xx_cc13xx_vims.h</a>.</p>

</div>
</div>
<a id="gacce3b8a909ed8b957b4e411dfb7cbd91" name="gacce3b8a909ed8b957b4e411dfb7cbd91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacce3b8a909ed8b957b4e411dfb7cbd91">&#9670;&#160;</a></span>GPIO_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BASE&#160;&#160;&#160;(0x40022000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx__gpio_8h_source.html#l00031">31</a> of file <a class="el" href="cc26xx__cc13xx__gpio_8h_source.html">cc26xx_cc13xx_gpio.h</a>.</p>

</div>
</div>
<a id="ga7ee5d64af207612578a7c77b58f1dd33" name="ga7ee5d64af207612578a7c77b58f1dd33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ee5d64af207612578a7c77b58f1dd33">&#9670;&#160;</a></span>I2C_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx__i2c_8h_source.html#l00192">192</a> of file <a class="el" href="cc26xx__cc13xx__i2c_8h_source.html">cc26xx_cc13xx_i2c.h</a>.</p>

</div>
</div>
<a id="ga8591947958646fc6b92e53b5d65f0e3a" name="ga8591947958646fc6b92e53b5d65f0e3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8591947958646fc6b92e53b5d65f0e3a">&#9670;&#160;</a></span>MCU_IOC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCU_IOC_BASE&#160;&#160;&#160;(0x40081000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IOC (MCU) base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx__ioc_8h_source.html#l00031">31</a> of file <a class="el" href="cc26xx__cc13xx__ioc_8h_source.html">cc26xx_cc13xx_ioc.h</a>.</p>

</div>
</div>
<a id="ga9171f49478fa86d932f89e78e73b88b0" name="ga9171f49478fa86d932f89e78e73b88b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9171f49478fa86d932f89e78e73b88b0">&#9670;&#160;</a></span>PERIPH_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_BASE&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx_8h_source.html#l00158">158</a> of file <a class="el" href="cc26xx__cc13xx_8h_source.html">cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga2e2923a141708f10d215dcf3d548fc55" name="ga2e2923a141708f10d215dcf3d548fc55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e2923a141708f10d215dcf3d548fc55">&#9670;&#160;</a></span>PERIPH_BASE_NONBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_BASE_NONBUF&#160;&#160;&#160;0x60000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral base address (nonbuf) </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx_8h_source.html#l00159">159</a> of file <a class="el" href="cc26xx__cc13xx_8h_source.html">cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga401543253f69d73c52bf17b98f52bca9" name="ga401543253f69d73c52bf17b98f52bca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga401543253f69d73c52bf17b98f52bca9">&#9670;&#160;</a></span>PRCM_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRCM_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x82000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PRCM base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__prcm_8h_source.html#l00351">351</a> of file <a class="el" href="cc26x0__cc13x0__prcm_8h_source.html">cc26x0_cc13x0_prcm.h</a>.</p>

</div>
</div>
<a id="ga401543253f69d73c52bf17b98f52bca9" name="ga401543253f69d73c52bf17b98f52bca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga401543253f69d73c52bf17b98f52bca9">&#9670;&#160;</a></span>PRCM_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRCM_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x82000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PRCM base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__prcm_8h_source.html#l00377">377</a> of file <a class="el" href="cc26x2__cc13x2__prcm_8h_source.html">cc26x2_cc13x2_prcm.h</a>.</p>

</div>
</div>
<a id="ga3bd6361f5594f825e030d77ed3758742" name="ga3bd6361f5594f825e030d77ed3758742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bd6361f5594f825e030d77ed3758742">&#9670;&#160;</a></span>PRCM_BASE_NONBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRCM_BASE_NONBUF&#160;&#160;&#160;(<a class="el" href="#ga2e2923a141708f10d215dcf3d548fc55">PERIPH_BASE_NONBUF</a> + 0x82000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PRCM base address (nonbuf) </p>

<p class="definition">Definition at line <a class="el" href="cc26x2__cc13x2__prcm_8h_source.html#l00378">378</a> of file <a class="el" href="cc26x2__cc13x2__prcm_8h_source.html">cc26x2_cc13x2_prcm.h</a>.</p>

</div>
</div>
<a id="gaba94279bbfdf3772165d4207fbb6e6cf" name="gaba94279bbfdf3772165d4207fbb6e6cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba94279bbfdf3772165d4207fbb6e6cf">&#9670;&#160;</a></span>RFC_DBELL_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RFC_DBELL_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x41000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RFC_DBELL base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx__rfc_8h_source.html#l00125">125</a> of file <a class="el" href="cc26xx__cc13xx__rfc_8h_source.html">cc26xx_cc13xx_rfc.h</a>.</p>

</div>
</div>
<a id="ga950dd7b50c760e14904e09a8d3cdab20" name="ga950dd7b50c760e14904e09a8d3cdab20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga950dd7b50c760e14904e09a8d3cdab20">&#9670;&#160;</a></span>RFC_DBELL_BASE_NONBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RFC_DBELL_BASE_NONBUF&#160;&#160;&#160;(<a class="el" href="#ga2e2923a141708f10d215dcf3d548fc55">PERIPH_BASE_NONBUF</a> + 0x41000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RFC_DBELL base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx__rfc_8h_source.html#l00126">126</a> of file <a class="el" href="cc26xx__cc13xx__rfc_8h_source.html">cc26xx_cc13xx_rfc.h</a>.</p>

</div>
</div>
<a id="ga756236964ac76416d556c1dd8fe20e5f" name="ga756236964ac76416d556c1dd8fe20e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga756236964ac76416d556c1dd8fe20e5f">&#9670;&#160;</a></span>RFC_PWR_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RFC_PWR_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x40000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RFC_PWR base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx__rfc_8h_source.html#l00159">159</a> of file <a class="el" href="cc26xx__cc13xx__rfc_8h_source.html">cc26xx_cc13xx_rfc.h</a>.</p>

</div>
</div>
<a id="ga95633d7f77ae5ffcb9d7e32c573b10f6" name="ga95633d7f77ae5ffcb9d7e32c573b10f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95633d7f77ae5ffcb9d7e32c573b10f6">&#9670;&#160;</a></span>RFC_PWR_BASE_NONBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RFC_PWR_BASE_NONBUF&#160;&#160;&#160;(<a class="el" href="#ga2e2923a141708f10d215dcf3d548fc55">PERIPH_BASE_NONBUF</a> + 0x40000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RFC_PWR base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx__rfc_8h_source.html#l00160">160</a> of file <a class="el" href="cc26xx__cc13xx__rfc_8h_source.html">cc26xx_cc13xx_rfc.h</a>.</p>

</div>
</div>
<a id="ga1c55d330b862f5464ef463feb42c0c31" name="ga1c55d330b862f5464ef463feb42c0c31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c55d330b862f5464ef463feb42c0c31">&#9670;&#160;</a></span>ROM_API_TABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ROM_API_TABLE&#160;&#160;&#160;((uint32_t *) 0x10000180)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ROM API table. </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx_8h_source.html#l00161">161</a> of file <a class="el" href="cc26xx__cc13xx_8h_source.html">cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga9f72f9a97864bdc8f2afba3677132ebf" name="ga9f72f9a97864bdc8f2afba3677132ebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f72f9a97864bdc8f2afba3677132ebf">&#9670;&#160;</a></span>ROM_HARD_API_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ROM_HARD_API_BASE&#160;&#160;&#160;0x10000048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ROM Hard-API base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx_8h_source.html#l00160">160</a> of file <a class="el" href="cc26xx__cc13xx_8h_source.html">cc26xx_cc13xx.h</a>.</p>

</div>
</div>
<a id="ga7a07348b4332ff6b88abf6092347deba" name="ga7a07348b4332ff6b88abf6092347deba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a07348b4332ff6b88abf6092347deba">&#9670;&#160;</a></span>UART0_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART0 base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx__uart_8h_source.html#l00127">127</a> of file <a class="el" href="cc26xx__cc13xx__uart_8h_source.html">cc26xx_cc13xx_uart.h</a>.</p>

</div>
</div>
<a id="ga383bf0c4670c3a7fa72df80f66331a46" name="ga383bf0c4670c3a7fa72df80f66331a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga383bf0c4670c3a7fa72df80f66331a46">&#9670;&#160;</a></span>UART1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0xB000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART1 base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx__uart_8h_source.html#l00128">128</a> of file <a class="el" href="cc26xx__cc13xx__uart_8h_source.html">cc26xx_cc13xx_uart.h</a>.</p>

</div>
</div>
<a id="gad43ff60bcb712a7544e8f4ad483a5649" name="gad43ff60bcb712a7544e8f4ad483a5649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad43ff60bcb712a7544e8f4ad483a5649">&#9670;&#160;</a></span>VIMS_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIMS_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x34000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VIMS base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx__vims_8h_source.html#l00215">215</a> of file <a class="el" href="cc26xx__cc13xx__vims_8h_source.html">cc26xx_cc13xx_vims.h</a>.</p>

</div>
</div>
<a id="gaf99229879e6e3249a0ab9bcefcaf208b" name="gaf99229879e6e3249a0ab9bcefcaf208b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf99229879e6e3249a0ab9bcefcaf208b">&#9670;&#160;</a></span>WDT_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_BASE&#160;&#160;&#160;0x40080000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>WDT base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26xx__cc13xx__wdt_8h_source.html#l00047">47</a> of file <a class="el" href="cc26xx__cc13xx__wdt_8h_source.html">cc26xx_cc13xx_wdt.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->

    </div>
  </body>
</html>
