# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FPGA_Prototyping_CH3.srcs/sources_1/new/BCD_incrementor_12b.v" \
"../../../../FPGA_Prototyping_CH3.srcs/sources_1/new/bcd_incrementor.v" \
"../../../../FPGA_Prototyping_CH3.srcs/sources_1/imports/FPGA-Intro/FPGA_Prototyping_Exercises/FPGA_Prototyping_Exercises.sim/seven_seg.v" \
"../../../../FPGA_Prototyping_CH3.srcs/sources_1/imports/FPGA-Intro/Synthesized_Starter_Code/Synthesized_Starter_Code.srcs/sources_1/new/seven_seg_mux.v" \
"../../../../FPGA_Prototyping_CH3.srcs/chapter_3/new/BCD_incrementor_12b_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
