#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001572babfec0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale -9 -12;
v000001572bb13c10_0 .net "A", 0 0, v000001572ba8a4c0_0;  1 drivers
v000001572bb13cb0_0 .net "B", 0 0, v000001572ba7a4c0_0;  1 drivers
v000001572bb138f0_0 .net "C", 0 0, v000001572babfc30_0;  1 drivers
v000001572bb13d50_0 .net "D", 0 0, v000001572ba84760_0;  1 drivers
v000001572bb13df0_0 .net "E", 0 0, v000001572baaa170_0;  1 drivers
v000001572bb13030_0 .net "F", 0 0, v000001572ba84480_0;  1 drivers
v000001572bb13170_0 .net "G", 0 0, v000001572ba84520_0;  1 drivers
v000001572bb13210_0 .var "R", 0 0;
v000001572bb13350_0 .var "clk_0", 0 0;
S_000001572bac0050 .scope module, "DUT0" "EulerTotient" 2 8, 3 1 0, S_000001572babfec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "R";
    .port_info 1 /INPUT 1 "clk_0";
    .port_info 2 /OUTPUT 1 "A";
    .port_info 3 /OUTPUT 1 "B";
    .port_info 4 /OUTPUT 1 "C";
    .port_info 5 /OUTPUT 1 "D";
    .port_info 6 /OUTPUT 1 "E";
    .port_info 7 /OUTPUT 1 "F";
    .port_info 8 /OUTPUT 1 "G";
v000001572ba89650_0 .net "A", 0 0, v000001572ba8a4c0_0;  alias, 1 drivers
v000001572ba896f0_0 .net "B", 0 0, v000001572ba7a4c0_0;  alias, 1 drivers
v000001572ba89790_0 .net "C", 0 0, v000001572babfc30_0;  alias, 1 drivers
v000001572bb13710_0 .net "D", 0 0, v000001572ba84760_0;  alias, 1 drivers
v000001572bb13a30_0 .net "E", 0 0, v000001572baaa170_0;  alias, 1 drivers
v000001572bb13ad0_0 .net "F", 0 0, v000001572ba84480_0;  alias, 1 drivers
v000001572bb12f90_0 .net "G", 0 0, v000001572ba84520_0;  alias, 1 drivers
v000001572bb137b0_0 .net "R", 0 0, v000001572bb13210_0;  1 drivers
v000001572bb13b70_0 .net *"_ivl_2", 5 0, L_000001572bb13490;  1 drivers
L_000001572bb40088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001572bb132b0_0 .net *"_ivl_5", 1 0, L_000001572bb40088;  1 drivers
v000001572bb12ef0_0 .net "clk_0", 0 0, v000001572bb13350_0;  1 drivers
v000001572bb13850_0 .var "current_value", 3 0;
v000001572bb130d0 .array "totient_rom", 15 0, 3 0;
E_000001572babeaf0 .event posedge, v000001572bb12ef0_0;
L_000001572bb133f0 .array/port v000001572bb130d0, L_000001572bb13490;
L_000001572bb13490 .concat [ 4 2 0 0], v000001572bb13850_0, L_000001572bb40088;
S_000001572ba89420 .scope module, "my_decoder" "bcd_to_7seg_display" 3 29, 3 32 0, S_000001572bac0050;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bcd_in";
    .port_info 1 /OUTPUT 1 "A";
    .port_info 2 /OUTPUT 1 "B";
    .port_info 3 /OUTPUT 1 "C";
    .port_info 4 /OUTPUT 1 "D";
    .port_info 5 /OUTPUT 1 "E";
    .port_info 6 /OUTPUT 1 "F";
    .port_info 7 /OUTPUT 1 "G";
v000001572ba8a4c0_0 .var "A", 0 0;
v000001572ba7a4c0_0 .var "B", 0 0;
v000001572babfc30_0 .var "C", 0 0;
v000001572ba84760_0 .var "D", 0 0;
v000001572baaa170_0 .var "E", 0 0;
v000001572ba84480_0 .var "F", 0 0;
v000001572ba84520_0 .var "G", 0 0;
v000001572ba895b0_0 .net "bcd_in", 3 0, L_000001572bb133f0;  1 drivers
E_000001572babe430 .event anyedge, v000001572ba895b0_0;
    .scope S_000001572ba89420;
T_0 ;
    %wait E_000001572babe430;
    %load/vec4 v000001572ba895b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001572ba84520_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba84480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572baaa170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba84760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572babfc30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba7a4c0_0, 0, 1;
    %store/vec4 v000001572ba8a4c0_0, 0, 1;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 48, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001572ba84520_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba84480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572baaa170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba84760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572babfc30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba7a4c0_0, 0, 1;
    %store/vec4 v000001572ba8a4c0_0, 0, 1;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 109, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001572ba84520_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba84480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572baaa170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba84760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572babfc30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba7a4c0_0, 0, 1;
    %store/vec4 v000001572ba8a4c0_0, 0, 1;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 51, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001572ba84520_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba84480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572baaa170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba84760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572babfc30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba7a4c0_0, 0, 1;
    %store/vec4 v000001572ba8a4c0_0, 0, 1;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 95, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001572ba84520_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba84480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572baaa170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba84760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572babfc30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba7a4c0_0, 0, 1;
    %store/vec4 v000001572ba8a4c0_0, 0, 1;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 127, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001572ba84520_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba84480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572baaa170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba84760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572babfc30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba7a4c0_0, 0, 1;
    %store/vec4 v000001572ba8a4c0_0, 0, 1;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 119, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001572ba84520_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba84480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572baaa170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba84760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572babfc30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba7a4c0_0, 0, 1;
    %store/vec4 v000001572ba8a4c0_0, 0, 1;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 78, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001572ba84520_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba84480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572baaa170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba84760_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572babfc30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001572ba7a4c0_0, 0, 1;
    %store/vec4 v000001572ba8a4c0_0, 0, 1;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001572bac0050;
T_1 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001572bb130d0, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001572bb130d0, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001572bb130d0, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001572bb130d0, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001572bb130d0, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001572bb130d0, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001572bb130d0, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001572bb130d0, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001572bb130d0, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001572bb130d0, 4, 0;
    %pushi/vec4 10, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001572bb130d0, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001572bb130d0, 4, 0;
    %pushi/vec4 12, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001572bb130d0, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001572bb130d0, 4, 0;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001572bb130d0, 4, 0;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001572bb130d0, 4, 0;
    %end;
    .thread T_1;
    .scope S_000001572bac0050;
T_2 ;
    %wait E_000001572babeaf0;
    %load/vec4 v000001572bb137b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001572bb13850_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001572bb13850_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v000001572bb13850_0;
    %addi 1, 0, 4;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %assign/vec4 v000001572bb13850_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001572babfec0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001572bb13350_0, 0, 1;
T_3.0 ;
    %delay 1000000, 0;
    %load/vec4 v000001572bb13350_0;
    %inv;
    %store/vec4 v000001572bb13350_0, 0, 1;
    %jmp T_3.0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001572babfec0;
T_4 ;
    %wait E_000001572babeaf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001572bb13210_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001572bb13210_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 20 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (One)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 22 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (One)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 24 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (One) >> Starting Sequence" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001572bb13210_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 27 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (One)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 29 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Two)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 31 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Two)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 33 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Four)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 35 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Two)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 37 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Six)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 39 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Four)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 41 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Six)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 43 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Four)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 45 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Ten or A)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 47 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Four)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 49 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Twelve or C)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 51 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Six)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 53 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Eight)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 55 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Eight) >> Ending Sequence" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 57 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (One) >> Starting Sequence" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001572bb13210_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 60 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (One)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 62 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Two)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 64 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Two)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 66 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Four)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 68 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Two)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 70 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Six)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 72 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Four)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 74 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Six)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 76 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Four)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 78 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Ten or A)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 80 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Four)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 82 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Twelve or C)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 84 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Six)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 86 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Eight)" {0 0 0};
    %delay 2000000, 0;
    %vpi_call 2 88 "$display", "R=%b clk_0=%b ABCDEFG = %b%b%b%b%b%b%b", v000001572bb13210_0, v000001572bb13350_0, v000001572bb13c10_0, v000001572bb13cb0_0, v000001572bb138f0_0, v000001572bb13d50_0, v000001572bb13df0_0, v000001572bb13030_0, v000001572bb13170_0, " (Eight) >> Ending Sequence" {0 0 0};
    %vpi_call 2 89 "$finish" {0 0 0};
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "EulerTotient.v";
