Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Sat Mar 12 12:06:22 2016
| Host             : mike-HP-Z600-Workstation running 64-bit elementary OS Freya
| Command          : report_power -file zybo_dvi_input_wrapper_power_routed.rpt -pb zybo_dvi_input_wrapper_power_summary_routed.pb
| Design           : zybo_dvi_input_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.935  |
| Dynamic (W)              | 1.797  |
| Device Static (W)        | 0.137  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 62.7   |
| Junction Temperature (C) | 47.3   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.005 |       13 |       --- |             --- |
| Slice Logic              |    <0.001 |     1319 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      405 |     17600 |            2.30 |
|   CARRY4                 |    <0.001 |       18 |      4400 |            0.41 |
|   Register               |    <0.001 |      515 |     35200 |            1.46 |
|   LUT as Distributed RAM |    <0.001 |       24 |      6000 |            0.40 |
|   Others                 |    <0.001 |      206 |       --- |             --- |
|   F7/F8 Muxes            |    <0.001 |        9 |     17600 |            0.05 |
| Signals                  |    <0.001 |      838 |       --- |             --- |
| MMCM                     |     0.087 |        1 |         2 |           50.00 |
| PLL                      |     0.110 |        1 |         2 |           50.00 |
| I/O                      |     0.039 |       33 |       100 |           33.00 |
| PS7                      |     1.554 |        1 |       --- |             --- |
| Static Power             |     0.137 |          |           |                 |
| Total                    |     1.935 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.028 |       0.020 |      0.008 |
| Vccaux    |       1.800 |     0.132 |       0.120 |      0.012 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.734 |       0.701 |      0.033 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------+---------------------------------------------------------------------+-----------------+
| Clock                                 | Domain                                                              | Constraint (ns) |
+---------------------------------------+---------------------------------------------------------------------+-----------------+
| CLKFBIN                               | zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKFBIN                |            23.2 |
| DVI_ClkGenerator_n_4                  | zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4   |             4.6 |
| PixelClk_int                          | zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int           |            23.2 |
| clk                                   | clk                                                                 |             8.0 |
| clk_out1_zybo_dvi_input_clk_wiz_0_0   | zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0 |             5.0 |
| clk_out1_zybo_dvi_input_clk_wiz_0_0_1 | zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0 |             5.0 |
| clkfbout_zybo_dvi_input_clk_wiz_0_0   | zybo_dvi_input_i/clk_wiz_0/inst/clkfbout_zybo_dvi_input_clk_wiz_0_0 |             8.0 |
| clkfbout_zybo_dvi_input_clk_wiz_0_0_1 | zybo_dvi_input_i/clk_wiz_0/inst/clkfbout_zybo_dvi_input_clk_wiz_0_0 |             8.0 |
| hdmi_clk_p                            | hdmi_clk_p                                                          |            23.2 |
| sys_clk_pin                           | clk                                                                 |             8.0 |
+---------------------------------------+---------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| zybo_dvi_input_wrapper                  |     1.797 |
|   ddc_scl_iobuf                         |     0.000 |
|   ddc_sda_iobuf                         |     0.000 |
|   zybo_dvi_input_i                      |     1.789 |
|     VDD                                 |     0.000 |
|     clk_wiz_0                           |     0.110 |
|       inst                              |     0.110 |
|     dvi2rgb_0                           |     0.124 |
|       U0                                |     0.124 |
|         DataDecoders[0].DecoderX        |     0.011 |
|           ChannelBondX                  |    <0.001 |
|             pFIFO_reg_0_31_0_5          |    <0.001 |
|             pFIFO_reg_0_31_6_9          |    <0.001 |
|           InputSERDES_X                 |     0.010 |
|           PhaseAlignX                   |    <0.001 |
|           SyncBaseOvf                   |    <0.001 |
|             SyncAsyncx                  |    <0.001 |
|           SyncBaseRst                   |    <0.001 |
|             SyncAsyncx                  |    <0.001 |
|         DataDecoders[1].DecoderX        |     0.011 |
|           ChannelBondX                  |    <0.001 |
|             pFIFO_reg_0_31_0_5          |    <0.001 |
|             pFIFO_reg_0_31_6_9          |    <0.001 |
|           InputSERDES_X                 |     0.010 |
|           PhaseAlignX                   |    <0.001 |
|           SyncBaseOvf                   |    <0.001 |
|             SyncAsyncx                  |    <0.001 |
|           SyncBaseRst                   |    <0.001 |
|             SyncAsyncx                  |    <0.001 |
|         DataDecoders[2].DecoderX        |     0.011 |
|           ChannelBondX                  |    <0.001 |
|             pFIFO_reg_0_31_0_5          |    <0.001 |
|             pFIFO_reg_0_31_6_9          |    <0.001 |
|           InputSERDES_X                 |     0.010 |
|           PhaseAlignX                   |    <0.001 |
|           SyncBaseOvf                   |    <0.001 |
|             SyncAsyncx                  |    <0.001 |
|           SyncBaseRst                   |    <0.001 |
|             SyncAsyncx                  |    <0.001 |
|         GenerateBUFG.ResyncToBUFG_X     |    <0.001 |
|         GenerateDDC.DDC_EEPROM          |     0.002 |
|           I2C_SlaveController           |     0.001 |
|             GlitchF_SCL                 |    <0.001 |
|             GlitchF_SDA                 |    <0.001 |
|             SyncSCL                     |    <0.001 |
|             SyncSDA                     |    <0.001 |
|         LockLostReset                   |    <0.001 |
|           SyncAsyncx                    |    <0.001 |
|         TMDS_ClockingX                  |     0.090 |
|           LockLostReset                 |    <0.001 |
|             SyncAsyncx                  |    <0.001 |
|           MMCM_LockSync                 |    <0.001 |
|           RdyLostReset                  |    <0.001 |
|             SyncAsyncx                  |    <0.001 |
|     processing_system7_0                |     1.554 |
|       inst                              |     1.554 |
|         xlnx_axi_wrshim_unwrap_inst_gp0 |     0.000 |
|         xlnx_axi_wrshim_unwrap_inst_gp1 |     0.000 |
|     rgb2vga_0                           |    <0.001 |
|       U0                                |    <0.001 |
+-----------------------------------------+-----------+


