
ILD6150-PCA9685.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008084  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  08008214  08008214  00018214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080083ac  080083ac  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  080083ac  080083ac  000183ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080083b4  080083b4  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080083b4  080083b4  000183b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080083b8  080083b8  000183b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  080083bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000857c  20000088  08008444  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20008604  08008444  00028604  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002367f  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040c6  00000000  00000000  00043737  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c08  00000000  00000000  00047800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001a80  00000000  00000000  00049408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000040f1  00000000  00000000  0004ae88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d575  00000000  00000000  0004ef79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d89ed  00000000  00000000  0006c4ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00144edb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ac0  00000000  00000000  00144f30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080081fc 	.word	0x080081fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	080081fc 	.word	0x080081fc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057c:	f000 fe73 	bl	8001266 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000580:	f000 f8a0 	bl	80006c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000584:	f000 fa1a 	bl	80009bc <MX_GPIO_Init>
  MX_DMA_Init();
 8000588:	f000 f9f2 	bl	8000970 <MX_DMA_Init>
  MX_I2C1_Init();
 800058c:	f000 f944 	bl	8000818 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000590:	f000 f9be 	bl	8000910 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8000594:	f000 f90a 	bl	80007ac <MX_CAN1_Init>
  MX_I2C3_Init();
 8000598:	f000 f97c 	bl	8000894 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */

  sFilterConfig.FilterBank = 0;
 800059c:	4b3a      	ldr	r3, [pc, #232]	; (8000688 <main+0x110>)
 800059e:	2200      	movs	r2, #0
 80005a0:	615a      	str	r2, [r3, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80005a2:	4b39      	ldr	r3, [pc, #228]	; (8000688 <main+0x110>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	619a      	str	r2, [r3, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80005a8:	4b37      	ldr	r3, [pc, #220]	; (8000688 <main+0x110>)
 80005aa:	2201      	movs	r2, #1
 80005ac:	61da      	str	r2, [r3, #28]
  sFilterConfig.FilterIdHigh = 0x245<<5;
 80005ae:	4b36      	ldr	r3, [pc, #216]	; (8000688 <main+0x110>)
 80005b0:	f644 02a0 	movw	r2, #18592	; 0x48a0
 80005b4:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 80005b6:	4b34      	ldr	r3, [pc, #208]	; (8000688 <main+0x110>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 80005bc:	4b32      	ldr	r3, [pc, #200]	; (8000688 <main+0x110>)
 80005be:	2200      	movs	r2, #0
 80005c0:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 80005c2:	4b31      	ldr	r3, [pc, #196]	; (8000688 <main+0x110>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	60da      	str	r2, [r3, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80005c8:	4b2f      	ldr	r3, [pc, #188]	; (8000688 <main+0x110>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterActivation = ENABLE;
 80005ce:	4b2e      	ldr	r3, [pc, #184]	; (8000688 <main+0x110>)
 80005d0:	2201      	movs	r2, #1
 80005d2:	621a      	str	r2, [r3, #32]
  sFilterConfig.SlaveStartFilterBank = 14;
 80005d4:	4b2c      	ldr	r3, [pc, #176]	; (8000688 <main+0x110>)
 80005d6:	220e      	movs	r2, #14
 80005d8:	625a      	str	r2, [r3, #36]	; 0x24

  if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 80005da:	492b      	ldr	r1, [pc, #172]	; (8000688 <main+0x110>)
 80005dc:	482b      	ldr	r0, [pc, #172]	; (800068c <main+0x114>)
 80005de:	f000 ff76 	bl	80014ce <HAL_CAN_ConfigFilter>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d001      	beq.n	80005ec <main+0x74>
  {
	  Error_Handler();
 80005e8:	f000 fb48 	bl	8000c7c <Error_Handler>
  }

  if (HAL_CAN_Start(&hcan1) != HAL_OK)
 80005ec:	4827      	ldr	r0, [pc, #156]	; (800068c <main+0x114>)
 80005ee:	f001 f838 	bl	8001662 <HAL_CAN_Start>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <main+0x84>
  {
	  /* Start Error */
	  Error_Handler();
 80005f8:	f000 fb40 	bl	8000c7c <Error_Handler>
  }

  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_OVERRUN) != HAL_OK)
 80005fc:	2108      	movs	r1, #8
 80005fe:	4823      	ldr	r0, [pc, #140]	; (800068c <main+0x114>)
 8000600:	f001 faac 	bl	8001b5c <HAL_CAN_ActivateNotification>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <main+0x96>
  {

	  Error_Handler();
 800060a:	f000 fb37 	bl	8000c7c <Error_Handler>
  }
  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
 800060e:	2101      	movs	r1, #1
 8000610:	481e      	ldr	r0, [pc, #120]	; (800068c <main+0x114>)
 8000612:	f001 faa3 	bl	8001b5c <HAL_CAN_ActivateNotification>
 8000616:	4603      	mov	r3, r0
 8000618:	2b00      	cmp	r3, #0
 800061a:	d001      	beq.n	8000620 <main+0xa8>
  {
	  /* Notification Error */
	  Error_Handler();
 800061c:	f000 fb2e 	bl	8000c7c <Error_Handler>
  }
  TxHeader.StdId = 0x07; //07
 8000620:	4b1b      	ldr	r3, [pc, #108]	; (8000690 <main+0x118>)
 8000622:	2207      	movs	r2, #7
 8000624:	601a      	str	r2, [r3, #0]
  //TxHeader.ExtId = 0x01; //delete
  TxHeader.RTR = CAN_RTR_DATA;
 8000626:	4b1a      	ldr	r3, [pc, #104]	; (8000690 <main+0x118>)
 8000628:	2200      	movs	r2, #0
 800062a:	60da      	str	r2, [r3, #12]
  TxHeader.IDE = CAN_ID_STD;
 800062c:	4b18      	ldr	r3, [pc, #96]	; (8000690 <main+0x118>)
 800062e:	2200      	movs	r2, #0
 8000630:	609a      	str	r2, [r3, #8]
  TxHeader.DLC = 8;
 8000632:	4b17      	ldr	r3, [pc, #92]	; (8000690 <main+0x118>)
 8000634:	2208      	movs	r2, #8
 8000636:	611a      	str	r2, [r3, #16]
  TxHeader.TransmitGlobalTime = DISABLE;
 8000638:	4b15      	ldr	r3, [pc, #84]	; (8000690 <main+0x118>)
 800063a:	2200      	movs	r2, #0
 800063c:	751a      	strb	r2, [r3, #20]


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800063e:	f004 fd27 	bl	8005090 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000642:	4a14      	ldr	r2, [pc, #80]	; (8000694 <main+0x11c>)
 8000644:	2100      	movs	r1, #0
 8000646:	4814      	ldr	r0, [pc, #80]	; (8000698 <main+0x120>)
 8000648:	f004 fd6c 	bl	8005124 <osThreadNew>
 800064c:	4603      	mov	r3, r0
 800064e:	4a13      	ldr	r2, [pc, #76]	; (800069c <main+0x124>)
 8000650:	6013      	str	r3, [r2, #0]

  /* creation of readTempTask */
  readTempTaskHandle = osThreadNew(StartReadTempTask, NULL, &readTempTask_attributes);
 8000652:	4a13      	ldr	r2, [pc, #76]	; (80006a0 <main+0x128>)
 8000654:	2100      	movs	r1, #0
 8000656:	4813      	ldr	r0, [pc, #76]	; (80006a4 <main+0x12c>)
 8000658:	f004 fd64 	bl	8005124 <osThreadNew>
 800065c:	4603      	mov	r3, r0
 800065e:	4a12      	ldr	r2, [pc, #72]	; (80006a8 <main+0x130>)
 8000660:	6013      	str	r3, [r2, #0]

  /* creation of readLightTask */
  readLightTaskHandle = osThreadNew(StartReadLightTask, NULL, &readLightTask_attributes);
 8000662:	4a12      	ldr	r2, [pc, #72]	; (80006ac <main+0x134>)
 8000664:	2100      	movs	r1, #0
 8000666:	4812      	ldr	r0, [pc, #72]	; (80006b0 <main+0x138>)
 8000668:	f004 fd5c 	bl	8005124 <osThreadNew>
 800066c:	4603      	mov	r3, r0
 800066e:	4a11      	ldr	r2, [pc, #68]	; (80006b4 <main+0x13c>)
 8000670:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  comUsartTaskHandle = osThreadNew(ComUsartTask, NULL, &comUsartTask_attributes);
 8000672:	4a11      	ldr	r2, [pc, #68]	; (80006b8 <main+0x140>)
 8000674:	2100      	movs	r1, #0
 8000676:	4811      	ldr	r0, [pc, #68]	; (80006bc <main+0x144>)
 8000678:	f004 fd54 	bl	8005124 <osThreadNew>
 800067c:	4603      	mov	r3, r0
 800067e:	4a10      	ldr	r2, [pc, #64]	; (80006c0 <main+0x148>)
 8000680:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000682:	f004 fd29 	bl	80050d8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000686:	e7fe      	b.n	8000686 <main+0x10e>
 8000688:	200082e4 	.word	0x200082e4
 800068c:	20008504 	.word	0x20008504
 8000690:	2000852c 	.word	0x2000852c
 8000694:	080082a0 	.word	0x080082a0
 8000698:	08000c29 	.word	0x08000c29
 800069c:	2000830c 	.word	0x2000830c
 80006a0:	080082c4 	.word	0x080082c4
 80006a4:	08000c3d 	.word	0x08000c3d
 80006a8:	200083f0 	.word	0x200083f0
 80006ac:	080082e8 	.word	0x080082e8
 80006b0:	08000c4d 	.word	0x08000c4d
 80006b4:	20008470 	.word	0x20008470
 80006b8:	0800830c 	.word	0x0800830c
 80006bc:	08000b89 	.word	0x08000b89
 80006c0:	20008544 	.word	0x20008544

080006c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b0ac      	sub	sp, #176	; 0xb0
 80006c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ca:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80006ce:	2244      	movs	r2, #68	; 0x44
 80006d0:	2100      	movs	r1, #0
 80006d2:	4618      	mov	r0, r3
 80006d4:	f007 f96a 	bl	80079ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80006dc:	2200      	movs	r2, #0
 80006de:	601a      	str	r2, [r3, #0]
 80006e0:	605a      	str	r2, [r3, #4]
 80006e2:	609a      	str	r2, [r3, #8]
 80006e4:	60da      	str	r2, [r3, #12]
 80006e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006e8:	1d3b      	adds	r3, r7, #4
 80006ea:	2254      	movs	r2, #84	; 0x54
 80006ec:	2100      	movs	r1, #0
 80006ee:	4618      	mov	r0, r3
 80006f0:	f007 f95c 	bl	80079ac <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006f4:	f002 fa2e 	bl	8002b54 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80006f8:	4b2b      	ldr	r3, [pc, #172]	; (80007a8 <SystemClock_Config+0xe4>)
 80006fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80006fe:	4a2a      	ldr	r2, [pc, #168]	; (80007a8 <SystemClock_Config+0xe4>)
 8000700:	f023 0318 	bic.w	r3, r3, #24
 8000704:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000708:	2314      	movs	r3, #20
 800070a:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800070c:	2301      	movs	r3, #1
 800070e:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000710:	2301      	movs	r3, #1
 8000712:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000716:	2300      	movs	r3, #0
 8000718:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800071c:	2360      	movs	r3, #96	; 0x60
 800071e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000722:	2300      	movs	r3, #0
 8000724:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000728:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800072c:	4618      	mov	r0, r3
 800072e:	f002 fa85 	bl	8002c3c <HAL_RCC_OscConfig>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000738:	f000 faa0 	bl	8000c7c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800073c:	230f      	movs	r3, #15
 800073e:	65bb      	str	r3, [r7, #88]	; 0x58
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000740:	2300      	movs	r3, #0
 8000742:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000744:	2300      	movs	r3, #0
 8000746:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000748:	2300      	movs	r3, #0
 800074a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800074c:	2300      	movs	r3, #0
 800074e:	66bb      	str	r3, [r7, #104]	; 0x68

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000750:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000754:	2100      	movs	r1, #0
 8000756:	4618      	mov	r0, r3
 8000758:	f002 fe90 	bl	800347c <HAL_RCC_ClockConfig>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000762:	f000 fa8b 	bl	8000c7c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8000766:	f44f 73a1 	mov.w	r3, #322	; 0x142
 800076a:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_I2C3;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 800076c:	2304      	movs	r3, #4
 800076e:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000770:	2300      	movs	r3, #0
 8000772:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8000774:	2300      	movs	r3, #0
 8000776:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000778:	1d3b      	adds	r3, r7, #4
 800077a:	4618      	mov	r0, r3
 800077c:	f003 f8b4 	bl	80038e8 <HAL_RCCEx_PeriphCLKConfig>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000786:	f000 fa79 	bl	8000c7c <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800078a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800078e:	f002 f9ff 	bl	8002b90 <HAL_PWREx_ControlVoltageScaling>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8000798:	f000 fa70 	bl	8000c7c <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800079c:	f003 fa98 	bl	8003cd0 <HAL_RCCEx_EnableMSIPLLMode>
}
 80007a0:	bf00      	nop
 80007a2:	37b0      	adds	r7, #176	; 0xb0
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	40021000 	.word	0x40021000

080007ac <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80007b0:	4b17      	ldr	r3, [pc, #92]	; (8000810 <MX_CAN1_Init+0x64>)
 80007b2:	4a18      	ldr	r2, [pc, #96]	; (8000814 <MX_CAN1_Init+0x68>)
 80007b4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 1;
 80007b6:	4b16      	ldr	r3, [pc, #88]	; (8000810 <MX_CAN1_Init+0x64>)
 80007b8:	2201      	movs	r2, #1
 80007ba:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80007bc:	4b14      	ldr	r3, [pc, #80]	; (8000810 <MX_CAN1_Init+0x64>)
 80007be:	2200      	movs	r2, #0
 80007c0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80007c2:	4b13      	ldr	r3, [pc, #76]	; (8000810 <MX_CAN1_Init+0x64>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_6TQ;
 80007c8:	4b11      	ldr	r3, [pc, #68]	; (8000810 <MX_CAN1_Init+0x64>)
 80007ca:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 80007ce:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80007d0:	4b0f      	ldr	r3, [pc, #60]	; (8000810 <MX_CAN1_Init+0x64>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80007d6:	4b0e      	ldr	r3, [pc, #56]	; (8000810 <MX_CAN1_Init+0x64>)
 80007d8:	2200      	movs	r2, #0
 80007da:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80007dc:	4b0c      	ldr	r3, [pc, #48]	; (8000810 <MX_CAN1_Init+0x64>)
 80007de:	2200      	movs	r2, #0
 80007e0:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80007e2:	4b0b      	ldr	r3, [pc, #44]	; (8000810 <MX_CAN1_Init+0x64>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80007e8:	4b09      	ldr	r3, [pc, #36]	; (8000810 <MX_CAN1_Init+0x64>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80007ee:	4b08      	ldr	r3, [pc, #32]	; (8000810 <MX_CAN1_Init+0x64>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80007f4:	4b06      	ldr	r3, [pc, #24]	; (8000810 <MX_CAN1_Init+0x64>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80007fa:	4805      	ldr	r0, [pc, #20]	; (8000810 <MX_CAN1_Init+0x64>)
 80007fc:	f000 fd6c 	bl	80012d8 <HAL_CAN_Init>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8000806:	f000 fa39 	bl	8000c7c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800080a:	bf00      	nop
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	20008504 	.word	0x20008504
 8000814:	40006400 	.word	0x40006400

08000818 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800081c:	4b1b      	ldr	r3, [pc, #108]	; (800088c <MX_I2C1_Init+0x74>)
 800081e:	4a1c      	ldr	r2, [pc, #112]	; (8000890 <MX_I2C1_Init+0x78>)
 8000820:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 8000822:	4b1a      	ldr	r3, [pc, #104]	; (800088c <MX_I2C1_Init+0x74>)
 8000824:	f640 6214 	movw	r2, #3604	; 0xe14
 8000828:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800082a:	4b18      	ldr	r3, [pc, #96]	; (800088c <MX_I2C1_Init+0x74>)
 800082c:	2200      	movs	r2, #0
 800082e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000830:	4b16      	ldr	r3, [pc, #88]	; (800088c <MX_I2C1_Init+0x74>)
 8000832:	2201      	movs	r2, #1
 8000834:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000836:	4b15      	ldr	r3, [pc, #84]	; (800088c <MX_I2C1_Init+0x74>)
 8000838:	2200      	movs	r2, #0
 800083a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800083c:	4b13      	ldr	r3, [pc, #76]	; (800088c <MX_I2C1_Init+0x74>)
 800083e:	2200      	movs	r2, #0
 8000840:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000842:	4b12      	ldr	r3, [pc, #72]	; (800088c <MX_I2C1_Init+0x74>)
 8000844:	2200      	movs	r2, #0
 8000846:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000848:	4b10      	ldr	r3, [pc, #64]	; (800088c <MX_I2C1_Init+0x74>)
 800084a:	2200      	movs	r2, #0
 800084c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800084e:	4b0f      	ldr	r3, [pc, #60]	; (800088c <MX_I2C1_Init+0x74>)
 8000850:	2200      	movs	r2, #0
 8000852:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000854:	480d      	ldr	r0, [pc, #52]	; (800088c <MX_I2C1_Init+0x74>)
 8000856:	f002 f857 	bl	8002908 <HAL_I2C_Init>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000860:	f000 fa0c 	bl	8000c7c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000864:	2100      	movs	r1, #0
 8000866:	4809      	ldr	r0, [pc, #36]	; (800088c <MX_I2C1_Init+0x74>)
 8000868:	f002 f8dd 	bl	8002a26 <HAL_I2CEx_ConfigAnalogFilter>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000872:	f000 fa03 	bl	8000c7c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000876:	2100      	movs	r1, #0
 8000878:	4804      	ldr	r0, [pc, #16]	; (800088c <MX_I2C1_Init+0x74>)
 800087a:	f002 f91f 	bl	8002abc <HAL_I2CEx_ConfigDigitalFilter>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000884:	f000 f9fa 	bl	8000c7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000888:	bf00      	nop
 800088a:	bd80      	pop	{r7, pc}
 800088c:	200083a4 	.word	0x200083a4
 8000890:	40005400 	.word	0x40005400

08000894 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000898:	4b1b      	ldr	r3, [pc, #108]	; (8000908 <MX_I2C3_Init+0x74>)
 800089a:	4a1c      	ldr	r2, [pc, #112]	; (800090c <MX_I2C3_Init+0x78>)
 800089c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00000E14;
 800089e:	4b1a      	ldr	r3, [pc, #104]	; (8000908 <MX_I2C3_Init+0x74>)
 80008a0:	f640 6214 	movw	r2, #3604	; 0xe14
 80008a4:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80008a6:	4b18      	ldr	r3, [pc, #96]	; (8000908 <MX_I2C3_Init+0x74>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008ac:	4b16      	ldr	r3, [pc, #88]	; (8000908 <MX_I2C3_Init+0x74>)
 80008ae:	2201      	movs	r2, #1
 80008b0:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008b2:	4b15      	ldr	r3, [pc, #84]	; (8000908 <MX_I2C3_Init+0x74>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80008b8:	4b13      	ldr	r3, [pc, #76]	; (8000908 <MX_I2C3_Init+0x74>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008be:	4b12      	ldr	r3, [pc, #72]	; (8000908 <MX_I2C3_Init+0x74>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008c4:	4b10      	ldr	r3, [pc, #64]	; (8000908 <MX_I2C3_Init+0x74>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008ca:	4b0f      	ldr	r3, [pc, #60]	; (8000908 <MX_I2C3_Init+0x74>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80008d0:	480d      	ldr	r0, [pc, #52]	; (8000908 <MX_I2C3_Init+0x74>)
 80008d2:	f002 f819 	bl	8002908 <HAL_I2C_Init>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80008dc:	f000 f9ce 	bl	8000c7c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008e0:	2100      	movs	r1, #0
 80008e2:	4809      	ldr	r0, [pc, #36]	; (8000908 <MX_I2C3_Init+0x74>)
 80008e4:	f002 f89f 	bl	8002a26 <HAL_I2CEx_ConfigAnalogFilter>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 80008ee:	f000 f9c5 	bl	8000c7c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80008f2:	2100      	movs	r1, #0
 80008f4:	4804      	ldr	r0, [pc, #16]	; (8000908 <MX_I2C3_Init+0x74>)
 80008f6:	f002 f8e1 	bl	8002abc <HAL_I2CEx_ConfigDigitalFilter>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d001      	beq.n	8000904 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8000900:	f000 f9bc 	bl	8000c7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000904:	bf00      	nop
 8000906:	bd80      	pop	{r7, pc}
 8000908:	20008358 	.word	0x20008358
 800090c:	40005c00 	.word	0x40005c00

08000910 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000914:	4b14      	ldr	r3, [pc, #80]	; (8000968 <MX_USART2_UART_Init+0x58>)
 8000916:	4a15      	ldr	r2, [pc, #84]	; (800096c <MX_USART2_UART_Init+0x5c>)
 8000918:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800091a:	4b13      	ldr	r3, [pc, #76]	; (8000968 <MX_USART2_UART_Init+0x58>)
 800091c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000920:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000922:	4b11      	ldr	r3, [pc, #68]	; (8000968 <MX_USART2_UART_Init+0x58>)
 8000924:	2200      	movs	r2, #0
 8000926:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000928:	4b0f      	ldr	r3, [pc, #60]	; (8000968 <MX_USART2_UART_Init+0x58>)
 800092a:	2200      	movs	r2, #0
 800092c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800092e:	4b0e      	ldr	r3, [pc, #56]	; (8000968 <MX_USART2_UART_Init+0x58>)
 8000930:	2200      	movs	r2, #0
 8000932:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000934:	4b0c      	ldr	r3, [pc, #48]	; (8000968 <MX_USART2_UART_Init+0x58>)
 8000936:	220c      	movs	r2, #12
 8000938:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800093a:	4b0b      	ldr	r3, [pc, #44]	; (8000968 <MX_USART2_UART_Init+0x58>)
 800093c:	2200      	movs	r2, #0
 800093e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000940:	4b09      	ldr	r3, [pc, #36]	; (8000968 <MX_USART2_UART_Init+0x58>)
 8000942:	2200      	movs	r2, #0
 8000944:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000946:	4b08      	ldr	r3, [pc, #32]	; (8000968 <MX_USART2_UART_Init+0x58>)
 8000948:	2200      	movs	r2, #0
 800094a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800094c:	4b06      	ldr	r3, [pc, #24]	; (8000968 <MX_USART2_UART_Init+0x58>)
 800094e:	2200      	movs	r2, #0
 8000950:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000952:	4805      	ldr	r0, [pc, #20]	; (8000968 <MX_USART2_UART_Init+0x58>)
 8000954:	f003 fd3e 	bl	80043d4 <HAL_UART_Init>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d001      	beq.n	8000962 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800095e:	f000 f98d 	bl	8000c7c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000962:	bf00      	nop
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	20008480 	.word	0x20008480
 800096c:	40004400 	.word	0x40004400

08000970 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000976:	4b10      	ldr	r3, [pc, #64]	; (80009b8 <MX_DMA_Init+0x48>)
 8000978:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800097a:	4a0f      	ldr	r2, [pc, #60]	; (80009b8 <MX_DMA_Init+0x48>)
 800097c:	f043 0301 	orr.w	r3, r3, #1
 8000980:	6493      	str	r3, [r2, #72]	; 0x48
 8000982:	4b0d      	ldr	r3, [pc, #52]	; (80009b8 <MX_DMA_Init+0x48>)
 8000984:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000986:	f003 0301 	and.w	r3, r3, #1
 800098a:	607b      	str	r3, [r7, #4]
 800098c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800098e:	2200      	movs	r2, #0
 8000990:	2105      	movs	r1, #5
 8000992:	2010      	movs	r0, #16
 8000994:	f001 fbfa 	bl	800218c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000998:	2010      	movs	r0, #16
 800099a:	f001 fc13 	bl	80021c4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 800099e:	2200      	movs	r2, #0
 80009a0:	2105      	movs	r1, #5
 80009a2:	2011      	movs	r0, #17
 80009a4:	f001 fbf2 	bl	800218c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80009a8:	2011      	movs	r0, #17
 80009aa:	f001 fc0b 	bl	80021c4 <HAL_NVIC_EnableIRQ>

}
 80009ae:	bf00      	nop
 80009b0:	3708      	adds	r7, #8
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	40021000 	.word	0x40021000

080009bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b088      	sub	sp, #32
 80009c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c2:	f107 030c 	add.w	r3, r7, #12
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]
 80009ca:	605a      	str	r2, [r3, #4]
 80009cc:	609a      	str	r2, [r3, #8]
 80009ce:	60da      	str	r2, [r3, #12]
 80009d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009d2:	4b1d      	ldr	r3, [pc, #116]	; (8000a48 <MX_GPIO_Init+0x8c>)
 80009d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009d6:	4a1c      	ldr	r2, [pc, #112]	; (8000a48 <MX_GPIO_Init+0x8c>)
 80009d8:	f043 0304 	orr.w	r3, r3, #4
 80009dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009de:	4b1a      	ldr	r3, [pc, #104]	; (8000a48 <MX_GPIO_Init+0x8c>)
 80009e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009e2:	f003 0304 	and.w	r3, r3, #4
 80009e6:	60bb      	str	r3, [r7, #8]
 80009e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ea:	4b17      	ldr	r3, [pc, #92]	; (8000a48 <MX_GPIO_Init+0x8c>)
 80009ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009ee:	4a16      	ldr	r2, [pc, #88]	; (8000a48 <MX_GPIO_Init+0x8c>)
 80009f0:	f043 0301 	orr.w	r3, r3, #1
 80009f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009f6:	4b14      	ldr	r3, [pc, #80]	; (8000a48 <MX_GPIO_Init+0x8c>)
 80009f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009fa:	f003 0301 	and.w	r3, r3, #1
 80009fe:	607b      	str	r3, [r7, #4]
 8000a00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a02:	4b11      	ldr	r3, [pc, #68]	; (8000a48 <MX_GPIO_Init+0x8c>)
 8000a04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a06:	4a10      	ldr	r2, [pc, #64]	; (8000a48 <MX_GPIO_Init+0x8c>)
 8000a08:	f043 0302 	orr.w	r3, r3, #2
 8000a0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a0e:	4b0e      	ldr	r3, [pc, #56]	; (8000a48 <MX_GPIO_Init+0x8c>)
 8000a10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a12:	f003 0302 	and.w	r3, r3, #2
 8000a16:	603b      	str	r3, [r7, #0]
 8000a18:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	2108      	movs	r1, #8
 8000a1e:	480b      	ldr	r0, [pc, #44]	; (8000a4c <MX_GPIO_Init+0x90>)
 8000a20:	f001 ff40 	bl	80028a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000a24:	2308      	movs	r3, #8
 8000a26:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a28:	2301      	movs	r3, #1
 8000a2a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a30:	2300      	movs	r3, #0
 8000a32:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a34:	f107 030c 	add.w	r3, r7, #12
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4804      	ldr	r0, [pc, #16]	; (8000a4c <MX_GPIO_Init+0x90>)
 8000a3c:	f001 fdc8 	bl	80025d0 <HAL_GPIO_Init>

}
 8000a40:	bf00      	nop
 8000a42:	3720      	adds	r7, #32
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	48000400 	.word	0x48000400

08000a50 <scenario4>:
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
		osDelay(100);
	}
}

void scenario4(){
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0

	sprintf(msg,"Init\r\n");
 8000a54:	4925      	ldr	r1, [pc, #148]	; (8000aec <scenario4+0x9c>)
 8000a56:	4826      	ldr	r0, [pc, #152]	; (8000af0 <scenario4+0xa0>)
 8000a58:	f006 ffb0 	bl	80079bc <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
 8000a5c:	4824      	ldr	r0, [pc, #144]	; (8000af0 <scenario4+0xa0>)
 8000a5e:	f7ff fbb7 	bl	80001d0 <strlen>
 8000a62:	4603      	mov	r3, r0
 8000a64:	b29a      	uxth	r2, r3
 8000a66:	f04f 33ff 	mov.w	r3, #4294967295
 8000a6a:	4921      	ldr	r1, [pc, #132]	; (8000af0 <scenario4+0xa0>)
 8000a6c:	4821      	ldr	r0, [pc, #132]	; (8000af4 <scenario4+0xa4>)
 8000a6e:	f003 fcff 	bl	8004470 <HAL_UART_Transmit>

	//for(;;){
		if(HAL_CAN_AddTxMessage(&hcan1,&TxHeader,TxData,&TxMailbox)!= HAL_OK){
 8000a72:	4b21      	ldr	r3, [pc, #132]	; (8000af8 <scenario4+0xa8>)
 8000a74:	4a21      	ldr	r2, [pc, #132]	; (8000afc <scenario4+0xac>)
 8000a76:	4922      	ldr	r1, [pc, #136]	; (8000b00 <scenario4+0xb0>)
 8000a78:	4822      	ldr	r0, [pc, #136]	; (8000b04 <scenario4+0xb4>)
 8000a7a:	f000 fe36 	bl	80016ea <HAL_CAN_AddTxMessage>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d00e      	beq.n	8000aa2 <scenario4+0x52>
			sprintf(msg,"HAL NOK\r\n");
 8000a84:	4920      	ldr	r1, [pc, #128]	; (8000b08 <scenario4+0xb8>)
 8000a86:	481a      	ldr	r0, [pc, #104]	; (8000af0 <scenario4+0xa0>)
 8000a88:	f006 ff98 	bl	80079bc <siprintf>
			HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
 8000a8c:	4818      	ldr	r0, [pc, #96]	; (8000af0 <scenario4+0xa0>)
 8000a8e:	f7ff fb9f 	bl	80001d0 <strlen>
 8000a92:	4603      	mov	r3, r0
 8000a94:	b29a      	uxth	r2, r3
 8000a96:	f04f 33ff 	mov.w	r3, #4294967295
 8000a9a:	4915      	ldr	r1, [pc, #84]	; (8000af0 <scenario4+0xa0>)
 8000a9c:	4815      	ldr	r0, [pc, #84]	; (8000af4 <scenario4+0xa4>)
 8000a9e:	f003 fce7 	bl	8004470 <HAL_UART_Transmit>
		}

		while(HAL_CAN_IsTxMessagePending(&hcan1,TxMailbox));
 8000aa2:	bf00      	nop
 8000aa4:	4b14      	ldr	r3, [pc, #80]	; (8000af8 <scenario4+0xa8>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4816      	ldr	r0, [pc, #88]	; (8000b04 <scenario4+0xb4>)
 8000aac:	f000 fef8 	bl	80018a0 <HAL_CAN_IsTxMessagePending>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d1f6      	bne.n	8000aa4 <scenario4+0x54>
		TxData[0]+=1;
 8000ab6:	4b11      	ldr	r3, [pc, #68]	; (8000afc <scenario4+0xac>)
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	3301      	adds	r3, #1
 8000abc:	b2da      	uxtb	r2, r3
 8000abe:	4b0f      	ldr	r3, [pc, #60]	; (8000afc <scenario4+0xac>)
 8000ac0:	701a      	strb	r2, [r3, #0]

		sprintf(msg,"Transmitted\r\n");
 8000ac2:	4912      	ldr	r1, [pc, #72]	; (8000b0c <scenario4+0xbc>)
 8000ac4:	480a      	ldr	r0, [pc, #40]	; (8000af0 <scenario4+0xa0>)
 8000ac6:	f006 ff79 	bl	80079bc <siprintf>
		HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
 8000aca:	4809      	ldr	r0, [pc, #36]	; (8000af0 <scenario4+0xa0>)
 8000acc:	f7ff fb80 	bl	80001d0 <strlen>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	b29a      	uxth	r2, r3
 8000ad4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ad8:	4905      	ldr	r1, [pc, #20]	; (8000af0 <scenario4+0xa0>)
 8000ada:	4806      	ldr	r0, [pc, #24]	; (8000af4 <scenario4+0xa4>)
 8000adc:	f003 fcc8 	bl	8004470 <HAL_UART_Transmit>
		osDelay(1000);
 8000ae0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ae4:	f004 fbb0 	bl	8005248 <osDelay>
	//}

}
 8000ae8:	bf00      	nop
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	08008250 	.word	0x08008250
 8000af0:	200083f4 	.word	0x200083f4
 8000af4:	20008480 	.word	0x20008480
 8000af8:	20008474 	.word	0x20008474
 8000afc:	20000008 	.word	0x20000008
 8000b00:	2000852c 	.word	0x2000852c
 8000b04:	20008504 	.word	0x20008504
 8000b08:	08008258 	.word	0x08008258
 8000b0c:	08008264 	.word	0x08008264

08000b10 <scenario5>:

void scenario5(){
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b08e      	sub	sp, #56	; 0x38
 8000b14:	af00      	add	r7, sp, #0
	char msg[50];
	HAL_StatusTypeDef status = HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_OVERRUN);
 8000b16:	2108      	movs	r1, #8
 8000b18:	4816      	ldr	r0, [pc, #88]	; (8000b74 <scenario5+0x64>)
 8000b1a:	f001 f81f 	bl	8001b5c <HAL_CAN_ActivateNotification>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	for(;;){
		uint8_t messages = HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0);
 8000b24:	2100      	movs	r1, #0
 8000b26:	4813      	ldr	r0, [pc, #76]	; (8000b74 <scenario5+0x64>)
 8000b28:	f000 fff0 	bl	8001b0c <HAL_CAN_GetRxFifoFillLevel>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

		if(messages > 0){
 8000b32:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d0f4      	beq.n	8000b24 <scenario5+0x14>
			if(HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK){
 8000b3a:	4b0f      	ldr	r3, [pc, #60]	; (8000b78 <scenario5+0x68>)
 8000b3c:	4a0f      	ldr	r2, [pc, #60]	; (8000b7c <scenario5+0x6c>)
 8000b3e:	2100      	movs	r1, #0
 8000b40:	480c      	ldr	r0, [pc, #48]	; (8000b74 <scenario5+0x64>)
 8000b42:	f000 fed1 	bl	80018e8 <HAL_CAN_GetRxMessage>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d110      	bne.n	8000b6e <scenario5+0x5e>

				sprintf(msg,"Received\r\n");
 8000b4c:	1d3b      	adds	r3, r7, #4
 8000b4e:	490c      	ldr	r1, [pc, #48]	; (8000b80 <scenario5+0x70>)
 8000b50:	4618      	mov	r0, r3
 8000b52:	f006 ff33 	bl	80079bc <siprintf>
				HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
 8000b56:	1d3b      	adds	r3, r7, #4
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f7ff fb39 	bl	80001d0 <strlen>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	b29a      	uxth	r2, r3
 8000b62:	1d39      	adds	r1, r7, #4
 8000b64:	f04f 33ff 	mov.w	r3, #4294967295
 8000b68:	4806      	ldr	r0, [pc, #24]	; (8000b84 <scenario5+0x74>)
 8000b6a:	f003 fc81 	bl	8004470 <HAL_UART_Transmit>


			}
			scenario4();
 8000b6e:	f7ff ff6f 	bl	8000a50 <scenario4>
	for(;;){
 8000b72:	e7d7      	b.n	8000b24 <scenario5+0x14>
 8000b74:	20008504 	.word	0x20008504
 8000b78:	20008478 	.word	0x20008478
 8000b7c:	20008548 	.word	0x20008548
 8000b80:	08008274 	.word	0x08008274
 8000b84:	20008480 	.word	0x20008480

08000b88 <ComUsartTask>:
	osDelay(100);
	}
	*/


void ComUsartTask(void *argument){
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b084      	sub	sp, #16
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
	uint8_t rxBuffer[8];
	for(;;)
	{
		while (HAL_UART_Receive_DMA(&huart2, rxBuffer, sizeof(rxBuffer)) != HAL_OK)
 8000b90:	e006      	b.n	8000ba0 <ComUsartTask+0x18>
		{
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8000b92:	2108      	movs	r1, #8
 8000b94:	481f      	ldr	r0, [pc, #124]	; (8000c14 <ComUsartTask+0x8c>)
 8000b96:	f001 fe9d 	bl	80028d4 <HAL_GPIO_TogglePin>
			osDelay(5);
 8000b9a:	2005      	movs	r0, #5
 8000b9c:	f004 fb54 	bl	8005248 <osDelay>
		while (HAL_UART_Receive_DMA(&huart2, rxBuffer, sizeof(rxBuffer)) != HAL_OK)
 8000ba0:	f107 0308 	add.w	r3, r7, #8
 8000ba4:	2208      	movs	r2, #8
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	481b      	ldr	r0, [pc, #108]	; (8000c18 <ComUsartTask+0x90>)
 8000baa:	f003 fcf5 	bl	8004598 <HAL_UART_Receive_DMA>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d1ee      	bne.n	8000b92 <ComUsartTask+0xa>
		}
		osDelay(5);
 8000bb4:	2005      	movs	r0, #5
 8000bb6:	f004 fb47 	bl	8005248 <osDelay>
		if(rxBuffer[0]==0x4D){
 8000bba:	7a3b      	ldrb	r3, [r7, #8]
 8000bbc:	2b4d      	cmp	r3, #77	; 0x4d
 8000bbe:	d112      	bne.n	8000be6 <ComUsartTask+0x5e>
			HAL_UART_Transmit(&huart2,&rxBuffer[1], 1,500);
 8000bc0:	f107 0308 	add.w	r3, r7, #8
 8000bc4:	1c59      	adds	r1, r3, #1
 8000bc6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000bca:	2201      	movs	r2, #1
 8000bcc:	4812      	ldr	r0, [pc, #72]	; (8000c18 <ComUsartTask+0x90>)
 8000bce:	f003 fc4f 	bl	8004470 <HAL_UART_Transmit>
			sharedvar = 16;
 8000bd2:	4b12      	ldr	r3, [pc, #72]	; (8000c1c <ComUsartTask+0x94>)
 8000bd4:	2210      	movs	r2, #16
 8000bd6:	801a      	strh	r2, [r3, #0]
			sharedchannel = 0x9395;
 8000bd8:	4b11      	ldr	r3, [pc, #68]	; (8000c20 <ComUsartTask+0x98>)
 8000bda:	f249 3295 	movw	r2, #37781	; 0x9395
 8000bde:	801a      	strh	r2, [r3, #0]
			shareddelay = 5;
 8000be0:	4b10      	ldr	r3, [pc, #64]	; (8000c24 <ComUsartTask+0x9c>)
 8000be2:	2205      	movs	r2, #5
 8000be4:	801a      	strh	r2, [r3, #0]
			//sharedvar = (uint16_t) atoi(rxBuffer[5]);
		}
		if(rxBuffer[0]==0x44){
 8000be6:	7a3b      	ldrb	r3, [r7, #8]
 8000be8:	2b44      	cmp	r3, #68	; 0x44
 8000bea:	d1d9      	bne.n	8000ba0 <ComUsartTask+0x18>
			HAL_UART_Transmit(&huart2,&rxBuffer[1], 1,500);
 8000bec:	f107 0308 	add.w	r3, r7, #8
 8000bf0:	1c59      	adds	r1, r3, #1
 8000bf2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	4807      	ldr	r0, [pc, #28]	; (8000c18 <ComUsartTask+0x90>)
 8000bfa:	f003 fc39 	bl	8004470 <HAL_UART_Transmit>
			sharedvar = 16;
 8000bfe:	4b07      	ldr	r3, [pc, #28]	; (8000c1c <ComUsartTask+0x94>)
 8000c00:	2210      	movs	r2, #16
 8000c02:	801a      	strh	r2, [r3, #0]
			sharedchannel = 0x0F05;
 8000c04:	4b06      	ldr	r3, [pc, #24]	; (8000c20 <ComUsartTask+0x98>)
 8000c06:	f640 7205 	movw	r2, #3845	; 0xf05
 8000c0a:	801a      	strh	r2, [r3, #0]
			shareddelay = 1;
 8000c0c:	4b05      	ldr	r3, [pc, #20]	; (8000c24 <ComUsartTask+0x9c>)
 8000c0e:	2201      	movs	r2, #1
 8000c10:	801a      	strh	r2, [r3, #0]
		while (HAL_UART_Receive_DMA(&huart2, rxBuffer, sizeof(rxBuffer)) != HAL_OK)
 8000c12:	e7c5      	b.n	8000ba0 <ComUsartTask+0x18>
 8000c14:	48000400 	.word	0x48000400
 8000c18:	20008480 	.word	0x20008480
 8000c1c:	20000000 	.word	0x20000000
 8000c20:	20000002 	.word	0x20000002
 8000c24:	20000004 	.word	0x20000004

08000c28 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	//scenario1();
	scenario5();
 8000c30:	f7ff ff6e 	bl	8000b10 <scenario5>
  /* USER CODE END 5 */
}
 8000c34:	bf00      	nop
 8000c36:	3708      	adds	r7, #8
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <StartReadTempTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadTempTask */
void StartReadTempTask(void *argument)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadTempTask */
  /* Infinite loop */
  for(;;)
  {

    osDelay(1);
 8000c44:	2001      	movs	r0, #1
 8000c46:	f004 faff 	bl	8005248 <osDelay>
 8000c4a:	e7fb      	b.n	8000c44 <StartReadTempTask+0x8>

08000c4c <StartReadLightTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadLightTask */
void StartReadLightTask(void *argument)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b083      	sub	sp, #12
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadLightTask */
  /* Infinite loop */
  for(;;)
 8000c54:	e7fe      	b.n	8000c54 <StartReadLightTask+0x8>
	...

08000c58 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a04      	ldr	r2, [pc, #16]	; (8000c78 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d101      	bne.n	8000c6e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c6a:	f000 fb15 	bl	8001298 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c6e:	bf00      	nop
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	40001000 	.word	0x40001000

08000c7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c80:	b672      	cpsid	i
}
 8000c82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  sprintf(msg,"Error\r\n");
 8000c84:	4907      	ldr	r1, [pc, #28]	; (8000ca4 <Error_Handler+0x28>)
 8000c86:	4808      	ldr	r0, [pc, #32]	; (8000ca8 <Error_Handler+0x2c>)
 8000c88:	f006 fe98 	bl	80079bc <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
 8000c8c:	4806      	ldr	r0, [pc, #24]	; (8000ca8 <Error_Handler+0x2c>)
 8000c8e:	f7ff fa9f 	bl	80001d0 <strlen>
 8000c92:	4603      	mov	r3, r0
 8000c94:	b29a      	uxth	r2, r3
 8000c96:	f04f 33ff 	mov.w	r3, #4294967295
 8000c9a:	4903      	ldr	r1, [pc, #12]	; (8000ca8 <Error_Handler+0x2c>)
 8000c9c:	4803      	ldr	r0, [pc, #12]	; (8000cac <Error_Handler+0x30>)
 8000c9e:	f003 fbe7 	bl	8004470 <HAL_UART_Transmit>
  {
 8000ca2:	e7ef      	b.n	8000c84 <Error_Handler+0x8>
 8000ca4:	08008280 	.word	0x08008280
 8000ca8:	200083f4 	.word	0x200083f4
 8000cac:	20008480 	.word	0x20008480

08000cb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cb6:	4b11      	ldr	r3, [pc, #68]	; (8000cfc <HAL_MspInit+0x4c>)
 8000cb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cba:	4a10      	ldr	r2, [pc, #64]	; (8000cfc <HAL_MspInit+0x4c>)
 8000cbc:	f043 0301 	orr.w	r3, r3, #1
 8000cc0:	6613      	str	r3, [r2, #96]	; 0x60
 8000cc2:	4b0e      	ldr	r3, [pc, #56]	; (8000cfc <HAL_MspInit+0x4c>)
 8000cc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cc6:	f003 0301 	and.w	r3, r3, #1
 8000cca:	607b      	str	r3, [r7, #4]
 8000ccc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cce:	4b0b      	ldr	r3, [pc, #44]	; (8000cfc <HAL_MspInit+0x4c>)
 8000cd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cd2:	4a0a      	ldr	r2, [pc, #40]	; (8000cfc <HAL_MspInit+0x4c>)
 8000cd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cd8:	6593      	str	r3, [r2, #88]	; 0x58
 8000cda:	4b08      	ldr	r3, [pc, #32]	; (8000cfc <HAL_MspInit+0x4c>)
 8000cdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ce2:	603b      	str	r3, [r7, #0]
 8000ce4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	210f      	movs	r1, #15
 8000cea:	f06f 0001 	mvn.w	r0, #1
 8000cee:	f001 fa4d 	bl	800218c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cf2:	bf00      	nop
 8000cf4:	3708      	adds	r7, #8
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	40021000 	.word	0x40021000

08000d00 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b08a      	sub	sp, #40	; 0x28
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d08:	f107 0314 	add.w	r3, r7, #20
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	601a      	str	r2, [r3, #0]
 8000d10:	605a      	str	r2, [r3, #4]
 8000d12:	609a      	str	r2, [r3, #8]
 8000d14:	60da      	str	r2, [r3, #12]
 8000d16:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a20      	ldr	r2, [pc, #128]	; (8000da0 <HAL_CAN_MspInit+0xa0>)
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d139      	bne.n	8000d96 <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000d22:	4b20      	ldr	r3, [pc, #128]	; (8000da4 <HAL_CAN_MspInit+0xa4>)
 8000d24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d26:	4a1f      	ldr	r2, [pc, #124]	; (8000da4 <HAL_CAN_MspInit+0xa4>)
 8000d28:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000d2c:	6593      	str	r3, [r2, #88]	; 0x58
 8000d2e:	4b1d      	ldr	r3, [pc, #116]	; (8000da4 <HAL_CAN_MspInit+0xa4>)
 8000d30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d36:	613b      	str	r3, [r7, #16]
 8000d38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d3a:	4b1a      	ldr	r3, [pc, #104]	; (8000da4 <HAL_CAN_MspInit+0xa4>)
 8000d3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d3e:	4a19      	ldr	r2, [pc, #100]	; (8000da4 <HAL_CAN_MspInit+0xa4>)
 8000d40:	f043 0301 	orr.w	r3, r3, #1
 8000d44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d46:	4b17      	ldr	r3, [pc, #92]	; (8000da4 <HAL_CAN_MspInit+0xa4>)
 8000d48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d4a:	f003 0301 	and.w	r3, r3, #1
 8000d4e:	60fb      	str	r3, [r7, #12]
 8000d50:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000d52:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000d56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d58:	2302      	movs	r3, #2
 8000d5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d60:	2303      	movs	r3, #3
 8000d62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000d64:	2309      	movs	r3, #9
 8000d66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d68:	f107 0314 	add.w	r3, r7, #20
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d72:	f001 fc2d 	bl	80025d0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8000d76:	2200      	movs	r2, #0
 8000d78:	2105      	movs	r1, #5
 8000d7a:	2013      	movs	r0, #19
 8000d7c:	f001 fa06 	bl	800218c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8000d80:	2013      	movs	r0, #19
 8000d82:	f001 fa1f 	bl	80021c4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8000d86:	2200      	movs	r2, #0
 8000d88:	2105      	movs	r1, #5
 8000d8a:	2014      	movs	r0, #20
 8000d8c:	f001 f9fe 	bl	800218c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000d90:	2014      	movs	r0, #20
 8000d92:	f001 fa17 	bl	80021c4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000d96:	bf00      	nop
 8000d98:	3728      	adds	r7, #40	; 0x28
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	40006400 	.word	0x40006400
 8000da4:	40021000 	.word	0x40021000

08000da8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b08c      	sub	sp, #48	; 0x30
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db0:	f107 031c 	add.w	r3, r7, #28
 8000db4:	2200      	movs	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]
 8000db8:	605a      	str	r2, [r3, #4]
 8000dba:	609a      	str	r2, [r3, #8]
 8000dbc:	60da      	str	r2, [r3, #12]
 8000dbe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a3c      	ldr	r2, [pc, #240]	; (8000eb8 <HAL_I2C_MspInit+0x110>)
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	d128      	bne.n	8000e1c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dca:	4b3c      	ldr	r3, [pc, #240]	; (8000ebc <HAL_I2C_MspInit+0x114>)
 8000dcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dce:	4a3b      	ldr	r2, [pc, #236]	; (8000ebc <HAL_I2C_MspInit+0x114>)
 8000dd0:	f043 0302 	orr.w	r3, r3, #2
 8000dd4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dd6:	4b39      	ldr	r3, [pc, #228]	; (8000ebc <HAL_I2C_MspInit+0x114>)
 8000dd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dda:	f003 0302 	and.w	r3, r3, #2
 8000dde:	61bb      	str	r3, [r7, #24]
 8000de0:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000de2:	23c0      	movs	r3, #192	; 0xc0
 8000de4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000de6:	2312      	movs	r3, #18
 8000de8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000dea:	2301      	movs	r3, #1
 8000dec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dee:	2303      	movs	r3, #3
 8000df0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000df2:	2304      	movs	r3, #4
 8000df4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000df6:	f107 031c 	add.w	r3, r7, #28
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	4830      	ldr	r0, [pc, #192]	; (8000ec0 <HAL_I2C_MspInit+0x118>)
 8000dfe:	f001 fbe7 	bl	80025d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e02:	4b2e      	ldr	r3, [pc, #184]	; (8000ebc <HAL_I2C_MspInit+0x114>)
 8000e04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e06:	4a2d      	ldr	r2, [pc, #180]	; (8000ebc <HAL_I2C_MspInit+0x114>)
 8000e08:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e0c:	6593      	str	r3, [r2, #88]	; 0x58
 8000e0e:	4b2b      	ldr	r3, [pc, #172]	; (8000ebc <HAL_I2C_MspInit+0x114>)
 8000e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e16:	617b      	str	r3, [r7, #20]
 8000e18:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8000e1a:	e049      	b.n	8000eb0 <HAL_I2C_MspInit+0x108>
  else if(hi2c->Instance==I2C3)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a28      	ldr	r2, [pc, #160]	; (8000ec4 <HAL_I2C_MspInit+0x11c>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d144      	bne.n	8000eb0 <HAL_I2C_MspInit+0x108>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e26:	4b25      	ldr	r3, [pc, #148]	; (8000ebc <HAL_I2C_MspInit+0x114>)
 8000e28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e2a:	4a24      	ldr	r2, [pc, #144]	; (8000ebc <HAL_I2C_MspInit+0x114>)
 8000e2c:	f043 0301 	orr.w	r3, r3, #1
 8000e30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e32:	4b22      	ldr	r3, [pc, #136]	; (8000ebc <HAL_I2C_MspInit+0x114>)
 8000e34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e36:	f003 0301 	and.w	r3, r3, #1
 8000e3a:	613b      	str	r3, [r7, #16]
 8000e3c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e3e:	4b1f      	ldr	r3, [pc, #124]	; (8000ebc <HAL_I2C_MspInit+0x114>)
 8000e40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e42:	4a1e      	ldr	r2, [pc, #120]	; (8000ebc <HAL_I2C_MspInit+0x114>)
 8000e44:	f043 0302 	orr.w	r3, r3, #2
 8000e48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e4a:	4b1c      	ldr	r3, [pc, #112]	; (8000ebc <HAL_I2C_MspInit+0x114>)
 8000e4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e4e:	f003 0302 	and.w	r3, r3, #2
 8000e52:	60fb      	str	r3, [r7, #12]
 8000e54:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000e56:	2380      	movs	r3, #128	; 0x80
 8000e58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e5a:	2312      	movs	r3, #18
 8000e5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e62:	2303      	movs	r3, #3
 8000e64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000e66:	2304      	movs	r3, #4
 8000e68:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e6a:	f107 031c 	add.w	r3, r7, #28
 8000e6e:	4619      	mov	r1, r3
 8000e70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e74:	f001 fbac 	bl	80025d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000e78:	2310      	movs	r3, #16
 8000e7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e7c:	2312      	movs	r3, #18
 8000e7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e80:	2301      	movs	r3, #1
 8000e82:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e84:	2303      	movs	r3, #3
 8000e86:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000e88:	2304      	movs	r3, #4
 8000e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e8c:	f107 031c 	add.w	r3, r7, #28
 8000e90:	4619      	mov	r1, r3
 8000e92:	480b      	ldr	r0, [pc, #44]	; (8000ec0 <HAL_I2C_MspInit+0x118>)
 8000e94:	f001 fb9c 	bl	80025d0 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000e98:	4b08      	ldr	r3, [pc, #32]	; (8000ebc <HAL_I2C_MspInit+0x114>)
 8000e9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e9c:	4a07      	ldr	r2, [pc, #28]	; (8000ebc <HAL_I2C_MspInit+0x114>)
 8000e9e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000ea2:	6593      	str	r3, [r2, #88]	; 0x58
 8000ea4:	4b05      	ldr	r3, [pc, #20]	; (8000ebc <HAL_I2C_MspInit+0x114>)
 8000ea6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ea8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000eac:	60bb      	str	r3, [r7, #8]
 8000eae:	68bb      	ldr	r3, [r7, #8]
}
 8000eb0:	bf00      	nop
 8000eb2:	3730      	adds	r7, #48	; 0x30
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	40005400 	.word	0x40005400
 8000ebc:	40021000 	.word	0x40021000
 8000ec0:	48000400 	.word	0x48000400
 8000ec4:	40005c00 	.word	0x40005c00

08000ec8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b08a      	sub	sp, #40	; 0x28
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed0:	f107 0314 	add.w	r3, r7, #20
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	601a      	str	r2, [r3, #0]
 8000ed8:	605a      	str	r2, [r3, #4]
 8000eda:	609a      	str	r2, [r3, #8]
 8000edc:	60da      	str	r2, [r3, #12]
 8000ede:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a40      	ldr	r2, [pc, #256]	; (8000fe8 <HAL_UART_MspInit+0x120>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d17a      	bne.n	8000fe0 <HAL_UART_MspInit+0x118>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000eea:	4b40      	ldr	r3, [pc, #256]	; (8000fec <HAL_UART_MspInit+0x124>)
 8000eec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eee:	4a3f      	ldr	r2, [pc, #252]	; (8000fec <HAL_UART_MspInit+0x124>)
 8000ef0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ef4:	6593      	str	r3, [r2, #88]	; 0x58
 8000ef6:	4b3d      	ldr	r3, [pc, #244]	; (8000fec <HAL_UART_MspInit+0x124>)
 8000ef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000efe:	613b      	str	r3, [r7, #16]
 8000f00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f02:	4b3a      	ldr	r3, [pc, #232]	; (8000fec <HAL_UART_MspInit+0x124>)
 8000f04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f06:	4a39      	ldr	r2, [pc, #228]	; (8000fec <HAL_UART_MspInit+0x124>)
 8000f08:	f043 0301 	orr.w	r3, r3, #1
 8000f0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f0e:	4b37      	ldr	r3, [pc, #220]	; (8000fec <HAL_UART_MspInit+0x124>)
 8000f10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f12:	f003 0301 	and.w	r3, r3, #1
 8000f16:	60fb      	str	r3, [r7, #12]
 8000f18:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000f1a:	230c      	movs	r3, #12
 8000f1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1e:	2302      	movs	r3, #2
 8000f20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f26:	2303      	movs	r3, #3
 8000f28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f2a:	2307      	movs	r3, #7
 8000f2c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f2e:	f107 0314 	add.w	r3, r7, #20
 8000f32:	4619      	mov	r1, r3
 8000f34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f38:	f001 fb4a 	bl	80025d0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8000f3c:	4b2c      	ldr	r3, [pc, #176]	; (8000ff0 <HAL_UART_MspInit+0x128>)
 8000f3e:	4a2d      	ldr	r2, [pc, #180]	; (8000ff4 <HAL_UART_MspInit+0x12c>)
 8000f40:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8000f42:	4b2b      	ldr	r3, [pc, #172]	; (8000ff0 <HAL_UART_MspInit+0x128>)
 8000f44:	2202      	movs	r2, #2
 8000f46:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f48:	4b29      	ldr	r3, [pc, #164]	; (8000ff0 <HAL_UART_MspInit+0x128>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f4e:	4b28      	ldr	r3, [pc, #160]	; (8000ff0 <HAL_UART_MspInit+0x128>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000f54:	4b26      	ldr	r3, [pc, #152]	; (8000ff0 <HAL_UART_MspInit+0x128>)
 8000f56:	2280      	movs	r2, #128	; 0x80
 8000f58:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f5a:	4b25      	ldr	r3, [pc, #148]	; (8000ff0 <HAL_UART_MspInit+0x128>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f60:	4b23      	ldr	r3, [pc, #140]	; (8000ff0 <HAL_UART_MspInit+0x128>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000f66:	4b22      	ldr	r3, [pc, #136]	; (8000ff0 <HAL_UART_MspInit+0x128>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000f6c:	4b20      	ldr	r3, [pc, #128]	; (8000ff0 <HAL_UART_MspInit+0x128>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000f72:	481f      	ldr	r0, [pc, #124]	; (8000ff0 <HAL_UART_MspInit+0x128>)
 8000f74:	f001 f934 	bl	80021e0 <HAL_DMA_Init>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <HAL_UART_MspInit+0xba>
    {
      Error_Handler();
 8000f7e:	f7ff fe7d 	bl	8000c7c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4a1a      	ldr	r2, [pc, #104]	; (8000ff0 <HAL_UART_MspInit+0x128>)
 8000f86:	671a      	str	r2, [r3, #112]	; 0x70
 8000f88:	4a19      	ldr	r2, [pc, #100]	; (8000ff0 <HAL_UART_MspInit+0x128>)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8000f8e:	4b1a      	ldr	r3, [pc, #104]	; (8000ff8 <HAL_UART_MspInit+0x130>)
 8000f90:	4a1a      	ldr	r2, [pc, #104]	; (8000ffc <HAL_UART_MspInit+0x134>)
 8000f92:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8000f94:	4b18      	ldr	r3, [pc, #96]	; (8000ff8 <HAL_UART_MspInit+0x130>)
 8000f96:	2202      	movs	r2, #2
 8000f98:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f9a:	4b17      	ldr	r3, [pc, #92]	; (8000ff8 <HAL_UART_MspInit+0x130>)
 8000f9c:	2210      	movs	r2, #16
 8000f9e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fa0:	4b15      	ldr	r3, [pc, #84]	; (8000ff8 <HAL_UART_MspInit+0x130>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000fa6:	4b14      	ldr	r3, [pc, #80]	; (8000ff8 <HAL_UART_MspInit+0x130>)
 8000fa8:	2280      	movs	r2, #128	; 0x80
 8000faa:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000fac:	4b12      	ldr	r3, [pc, #72]	; (8000ff8 <HAL_UART_MspInit+0x130>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000fb2:	4b11      	ldr	r3, [pc, #68]	; (8000ff8 <HAL_UART_MspInit+0x130>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000fb8:	4b0f      	ldr	r3, [pc, #60]	; (8000ff8 <HAL_UART_MspInit+0x130>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000fbe:	4b0e      	ldr	r3, [pc, #56]	; (8000ff8 <HAL_UART_MspInit+0x130>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000fc4:	480c      	ldr	r0, [pc, #48]	; (8000ff8 <HAL_UART_MspInit+0x130>)
 8000fc6:	f001 f90b 	bl	80021e0 <HAL_DMA_Init>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 8000fd0:	f7ff fe54 	bl	8000c7c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	4a08      	ldr	r2, [pc, #32]	; (8000ff8 <HAL_UART_MspInit+0x130>)
 8000fd8:	66da      	str	r2, [r3, #108]	; 0x6c
 8000fda:	4a07      	ldr	r2, [pc, #28]	; (8000ff8 <HAL_UART_MspInit+0x130>)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000fe0:	bf00      	nop
 8000fe2:	3728      	adds	r7, #40	; 0x28
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	40004400 	.word	0x40004400
 8000fec:	40021000 	.word	0x40021000
 8000ff0:	20008310 	.word	0x20008310
 8000ff4:	4002006c 	.word	0x4002006c
 8000ff8:	20008428 	.word	0x20008428
 8000ffc:	40020080 	.word	0x40020080

08001000 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b08c      	sub	sp, #48	; 0x30
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001008:	2300      	movs	r3, #0
 800100a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001010:	2200      	movs	r2, #0
 8001012:	6879      	ldr	r1, [r7, #4]
 8001014:	2036      	movs	r0, #54	; 0x36
 8001016:	f001 f8b9 	bl	800218c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800101a:	2036      	movs	r0, #54	; 0x36
 800101c:	f001 f8d2 	bl	80021c4 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001020:	4b1e      	ldr	r3, [pc, #120]	; (800109c <HAL_InitTick+0x9c>)
 8001022:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001024:	4a1d      	ldr	r2, [pc, #116]	; (800109c <HAL_InitTick+0x9c>)
 8001026:	f043 0310 	orr.w	r3, r3, #16
 800102a:	6593      	str	r3, [r2, #88]	; 0x58
 800102c:	4b1b      	ldr	r3, [pc, #108]	; (800109c <HAL_InitTick+0x9c>)
 800102e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001030:	f003 0310 	and.w	r3, r3, #16
 8001034:	60fb      	str	r3, [r7, #12]
 8001036:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001038:	f107 0210 	add.w	r2, r7, #16
 800103c:	f107 0314 	add.w	r3, r7, #20
 8001040:	4611      	mov	r1, r2
 8001042:	4618      	mov	r0, r3
 8001044:	f002 fbbe 	bl	80037c4 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001048:	f002 fb90 	bl	800376c <HAL_RCC_GetPCLK1Freq>
 800104c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800104e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001050:	4a13      	ldr	r2, [pc, #76]	; (80010a0 <HAL_InitTick+0xa0>)
 8001052:	fba2 2303 	umull	r2, r3, r2, r3
 8001056:	0c9b      	lsrs	r3, r3, #18
 8001058:	3b01      	subs	r3, #1
 800105a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800105c:	4b11      	ldr	r3, [pc, #68]	; (80010a4 <HAL_InitTick+0xa4>)
 800105e:	4a12      	ldr	r2, [pc, #72]	; (80010a8 <HAL_InitTick+0xa8>)
 8001060:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001062:	4b10      	ldr	r3, [pc, #64]	; (80010a4 <HAL_InitTick+0xa4>)
 8001064:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001068:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800106a:	4a0e      	ldr	r2, [pc, #56]	; (80010a4 <HAL_InitTick+0xa4>)
 800106c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800106e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001070:	4b0c      	ldr	r3, [pc, #48]	; (80010a4 <HAL_InitTick+0xa4>)
 8001072:	2200      	movs	r2, #0
 8001074:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001076:	4b0b      	ldr	r3, [pc, #44]	; (80010a4 <HAL_InitTick+0xa4>)
 8001078:	2200      	movs	r2, #0
 800107a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800107c:	4809      	ldr	r0, [pc, #36]	; (80010a4 <HAL_InitTick+0xa4>)
 800107e:	f002 ff29 	bl	8003ed4 <HAL_TIM_Base_Init>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d104      	bne.n	8001092 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001088:	4806      	ldr	r0, [pc, #24]	; (80010a4 <HAL_InitTick+0xa4>)
 800108a:	f002 ff85 	bl	8003f98 <HAL_TIM_Base_Start_IT>
 800108e:	4603      	mov	r3, r0
 8001090:	e000      	b.n	8001094 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8001092:	2301      	movs	r3, #1
}
 8001094:	4618      	mov	r0, r3
 8001096:	3730      	adds	r7, #48	; 0x30
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40021000 	.word	0x40021000
 80010a0:	431bde83 	.word	0x431bde83
 80010a4:	20008564 	.word	0x20008564
 80010a8:	40001000 	.word	0x40001000

080010ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010b0:	e7fe      	b.n	80010b0 <NMI_Handler+0x4>

080010b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010b2:	b480      	push	{r7}
 80010b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010b6:	e7fe      	b.n	80010b6 <HardFault_Handler+0x4>

080010b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010bc:	e7fe      	b.n	80010bc <MemManage_Handler+0x4>

080010be <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010be:	b480      	push	{r7}
 80010c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010c2:	e7fe      	b.n	80010c2 <BusFault_Handler+0x4>

080010c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010c8:	e7fe      	b.n	80010c8 <UsageFault_Handler+0x4>

080010ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010ca:	b480      	push	{r7}
 80010cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010ce:	bf00      	nop
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr

080010d8 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80010dc:	4802      	ldr	r0, [pc, #8]	; (80010e8 <DMA1_Channel6_IRQHandler+0x10>)
 80010de:	f001 f997 	bl	8002410 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80010e2:	bf00      	nop
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	20008310 	.word	0x20008310

080010ec <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80010f0:	4802      	ldr	r0, [pc, #8]	; (80010fc <DMA1_Channel7_IRQHandler+0x10>)
 80010f2:	f001 f98d 	bl	8002410 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20008428 	.word	0x20008428

08001100 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001104:	4802      	ldr	r0, [pc, #8]	; (8001110 <CAN1_TX_IRQHandler+0x10>)
 8001106:	f000 fd4f 	bl	8001ba8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 800110a:	bf00      	nop
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	20008504 	.word	0x20008504

08001114 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001118:	4802      	ldr	r0, [pc, #8]	; (8001124 <CAN1_RX0_IRQHandler+0x10>)
 800111a:	f000 fd45 	bl	8001ba8 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20008504 	.word	0x20008504

08001128 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800112c:	4802      	ldr	r0, [pc, #8]	; (8001138 <TIM6_DAC_IRQHandler+0x10>)
 800112e:	f002 ff87 	bl	8004040 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001132:	bf00      	nop
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20008564 	.word	0x20008564

0800113c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b086      	sub	sp, #24
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001144:	4a14      	ldr	r2, [pc, #80]	; (8001198 <_sbrk+0x5c>)
 8001146:	4b15      	ldr	r3, [pc, #84]	; (800119c <_sbrk+0x60>)
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001150:	4b13      	ldr	r3, [pc, #76]	; (80011a0 <_sbrk+0x64>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d102      	bne.n	800115e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001158:	4b11      	ldr	r3, [pc, #68]	; (80011a0 <_sbrk+0x64>)
 800115a:	4a12      	ldr	r2, [pc, #72]	; (80011a4 <_sbrk+0x68>)
 800115c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800115e:	4b10      	ldr	r3, [pc, #64]	; (80011a0 <_sbrk+0x64>)
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4413      	add	r3, r2
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	429a      	cmp	r2, r3
 800116a:	d207      	bcs.n	800117c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800116c:	f006 fbe6 	bl	800793c <__errno>
 8001170:	4603      	mov	r3, r0
 8001172:	220c      	movs	r2, #12
 8001174:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001176:	f04f 33ff 	mov.w	r3, #4294967295
 800117a:	e009      	b.n	8001190 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800117c:	4b08      	ldr	r3, [pc, #32]	; (80011a0 <_sbrk+0x64>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001182:	4b07      	ldr	r3, [pc, #28]	; (80011a0 <_sbrk+0x64>)
 8001184:	681a      	ldr	r2, [r3, #0]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4413      	add	r3, r2
 800118a:	4a05      	ldr	r2, [pc, #20]	; (80011a0 <_sbrk+0x64>)
 800118c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800118e:	68fb      	ldr	r3, [r7, #12]
}
 8001190:	4618      	mov	r0, r3
 8001192:	3718      	adds	r7, #24
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	20010000 	.word	0x20010000
 800119c:	00000400 	.word	0x00000400
 80011a0:	200000a4 	.word	0x200000a4
 80011a4:	20008608 	.word	0x20008608

080011a8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011ac:	4b17      	ldr	r3, [pc, #92]	; (800120c <SystemInit+0x64>)
 80011ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011b2:	4a16      	ldr	r2, [pc, #88]	; (800120c <SystemInit+0x64>)
 80011b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80011bc:	4b14      	ldr	r3, [pc, #80]	; (8001210 <SystemInit+0x68>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a13      	ldr	r2, [pc, #76]	; (8001210 <SystemInit+0x68>)
 80011c2:	f043 0301 	orr.w	r3, r3, #1
 80011c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80011c8:	4b11      	ldr	r3, [pc, #68]	; (8001210 <SystemInit+0x68>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80011ce:	4b10      	ldr	r3, [pc, #64]	; (8001210 <SystemInit+0x68>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a0f      	ldr	r2, [pc, #60]	; (8001210 <SystemInit+0x68>)
 80011d4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80011d8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80011dc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80011de:	4b0c      	ldr	r3, [pc, #48]	; (8001210 <SystemInit+0x68>)
 80011e0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011e4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80011e6:	4b0a      	ldr	r3, [pc, #40]	; (8001210 <SystemInit+0x68>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a09      	ldr	r2, [pc, #36]	; (8001210 <SystemInit+0x68>)
 80011ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011f0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80011f2:	4b07      	ldr	r3, [pc, #28]	; (8001210 <SystemInit+0x68>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80011f8:	4b04      	ldr	r3, [pc, #16]	; (800120c <SystemInit+0x64>)
 80011fa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80011fe:	609a      	str	r2, [r3, #8]
#endif
}
 8001200:	bf00      	nop
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	e000ed00 	.word	0xe000ed00
 8001210:	40021000 	.word	0x40021000

08001214 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001214:	f8df d034 	ldr.w	sp, [pc, #52]	; 800124c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001218:	f7ff ffc6 	bl	80011a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800121c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800121e:	e003      	b.n	8001228 <LoopCopyDataInit>

08001220 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001220:	4b0b      	ldr	r3, [pc, #44]	; (8001250 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001222:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001224:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001226:	3104      	adds	r1, #4

08001228 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001228:	480a      	ldr	r0, [pc, #40]	; (8001254 <LoopForever+0xa>)
	ldr	r3, =_edata
 800122a:	4b0b      	ldr	r3, [pc, #44]	; (8001258 <LoopForever+0xe>)
	adds	r2, r0, r1
 800122c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800122e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001230:	d3f6      	bcc.n	8001220 <CopyDataInit>
	ldr	r2, =_sbss
 8001232:	4a0a      	ldr	r2, [pc, #40]	; (800125c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001234:	e002      	b.n	800123c <LoopFillZerobss>

08001236 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001236:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001238:	f842 3b04 	str.w	r3, [r2], #4

0800123c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800123c:	4b08      	ldr	r3, [pc, #32]	; (8001260 <LoopForever+0x16>)
	cmp	r2, r3
 800123e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001240:	d3f9      	bcc.n	8001236 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001242:	f006 fb81 	bl	8007948 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001246:	f7ff f997 	bl	8000578 <main>

0800124a <LoopForever>:

LoopForever:
    b LoopForever
 800124a:	e7fe      	b.n	800124a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800124c:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8001250:	080083bc 	.word	0x080083bc
	ldr	r0, =_sdata
 8001254:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001258:	20000088 	.word	0x20000088
	ldr	r2, =_sbss
 800125c:	20000088 	.word	0x20000088
	ldr	r3, = _ebss
 8001260:	20008604 	.word	0x20008604

08001264 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001264:	e7fe      	b.n	8001264 <ADC1_IRQHandler>

08001266 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001266:	b580      	push	{r7, lr}
 8001268:	b082      	sub	sp, #8
 800126a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800126c:	2300      	movs	r3, #0
 800126e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001270:	2003      	movs	r0, #3
 8001272:	f000 ff80 	bl	8002176 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001276:	2000      	movs	r0, #0
 8001278:	f7ff fec2 	bl	8001000 <HAL_InitTick>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d002      	beq.n	8001288 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	71fb      	strb	r3, [r7, #7]
 8001286:	e001      	b.n	800128c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001288:	f7ff fd12 	bl	8000cb0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800128c:	79fb      	ldrb	r3, [r7, #7]
}
 800128e:	4618      	mov	r0, r3
 8001290:	3708      	adds	r7, #8
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
	...

08001298 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800129c:	4b06      	ldr	r3, [pc, #24]	; (80012b8 <HAL_IncTick+0x20>)
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	461a      	mov	r2, r3
 80012a2:	4b06      	ldr	r3, [pc, #24]	; (80012bc <HAL_IncTick+0x24>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4413      	add	r3, r2
 80012a8:	4a04      	ldr	r2, [pc, #16]	; (80012bc <HAL_IncTick+0x24>)
 80012aa:	6013      	str	r3, [r2, #0]
}
 80012ac:	bf00      	nop
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	20000018 	.word	0x20000018
 80012bc:	200085b0 	.word	0x200085b0

080012c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  return uwTick;
 80012c4:	4b03      	ldr	r3, [pc, #12]	; (80012d4 <HAL_GetTick+0x14>)
 80012c6:	681b      	ldr	r3, [r3, #0]
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	200085b0 	.word	0x200085b0

080012d8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d101      	bne.n	80012ea <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e0ed      	b.n	80014c6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d102      	bne.n	80012fc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80012f6:	6878      	ldr	r0, [r7, #4]
 80012f8:	f7ff fd02 	bl	8000d00 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f022 0202 	bic.w	r2, r2, #2
 800130a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800130c:	f7ff ffd8 	bl	80012c0 <HAL_GetTick>
 8001310:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001312:	e012      	b.n	800133a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001314:	f7ff ffd4 	bl	80012c0 <HAL_GetTick>
 8001318:	4602      	mov	r2, r0
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	2b0a      	cmp	r3, #10
 8001320:	d90b      	bls.n	800133a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001326:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2205      	movs	r2, #5
 8001332:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001336:	2301      	movs	r3, #1
 8001338:	e0c5      	b.n	80014c6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	f003 0302 	and.w	r3, r3, #2
 8001344:	2b00      	cmp	r3, #0
 8001346:	d1e5      	bne.n	8001314 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f042 0201 	orr.w	r2, r2, #1
 8001356:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001358:	f7ff ffb2 	bl	80012c0 <HAL_GetTick>
 800135c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800135e:	e012      	b.n	8001386 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001360:	f7ff ffae 	bl	80012c0 <HAL_GetTick>
 8001364:	4602      	mov	r2, r0
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	2b0a      	cmp	r3, #10
 800136c:	d90b      	bls.n	8001386 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001372:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2205      	movs	r2, #5
 800137e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	e09f      	b.n	80014c6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f003 0301 	and.w	r3, r3, #1
 8001390:	2b00      	cmp	r3, #0
 8001392:	d0e5      	beq.n	8001360 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	7e1b      	ldrb	r3, [r3, #24]
 8001398:	2b01      	cmp	r3, #1
 800139a:	d108      	bne.n	80013ae <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	681a      	ldr	r2, [r3, #0]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80013aa:	601a      	str	r2, [r3, #0]
 80013ac:	e007      	b.n	80013be <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80013bc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	7e5b      	ldrb	r3, [r3, #25]
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	d108      	bne.n	80013d8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	e007      	b.n	80013e8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80013e6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	7e9b      	ldrb	r3, [r3, #26]
 80013ec:	2b01      	cmp	r3, #1
 80013ee:	d108      	bne.n	8001402 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f042 0220 	orr.w	r2, r2, #32
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	e007      	b.n	8001412 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f022 0220 	bic.w	r2, r2, #32
 8001410:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	7edb      	ldrb	r3, [r3, #27]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d108      	bne.n	800142c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f022 0210 	bic.w	r2, r2, #16
 8001428:	601a      	str	r2, [r3, #0]
 800142a:	e007      	b.n	800143c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f042 0210 	orr.w	r2, r2, #16
 800143a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	7f1b      	ldrb	r3, [r3, #28]
 8001440:	2b01      	cmp	r3, #1
 8001442:	d108      	bne.n	8001456 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f042 0208 	orr.w	r2, r2, #8
 8001452:	601a      	str	r2, [r3, #0]
 8001454:	e007      	b.n	8001466 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f022 0208 	bic.w	r2, r2, #8
 8001464:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	7f5b      	ldrb	r3, [r3, #29]
 800146a:	2b01      	cmp	r3, #1
 800146c:	d108      	bne.n	8001480 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f042 0204 	orr.w	r2, r2, #4
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	e007      	b.n	8001490 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f022 0204 	bic.w	r2, r2, #4
 800148e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	689a      	ldr	r2, [r3, #8]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	431a      	orrs	r2, r3
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	691b      	ldr	r3, [r3, #16]
 800149e:	431a      	orrs	r2, r3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	695b      	ldr	r3, [r3, #20]
 80014a4:	ea42 0103 	orr.w	r1, r2, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	1e5a      	subs	r2, r3, #1
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	430a      	orrs	r2, r1
 80014b4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2200      	movs	r2, #0
 80014ba:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2201      	movs	r2, #1
 80014c0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80014c4:	2300      	movs	r3, #0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3710      	adds	r7, #16
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}

080014ce <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80014ce:	b480      	push	{r7}
 80014d0:	b087      	sub	sp, #28
 80014d2:	af00      	add	r7, sp, #0
 80014d4:	6078      	str	r0, [r7, #4]
 80014d6:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014e4:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80014e6:	7cfb      	ldrb	r3, [r7, #19]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d003      	beq.n	80014f4 <HAL_CAN_ConfigFilter+0x26>
 80014ec:	7cfb      	ldrb	r3, [r7, #19]
 80014ee:	2b02      	cmp	r3, #2
 80014f0:	f040 80aa 	bne.w	8001648 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80014fa:	f043 0201 	orr.w	r2, r3, #1
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	695b      	ldr	r3, [r3, #20]
 8001508:	f003 031f 	and.w	r3, r3, #31
 800150c:	2201      	movs	r2, #1
 800150e:	fa02 f303 	lsl.w	r3, r2, r3
 8001512:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	43db      	mvns	r3, r3
 800151e:	401a      	ands	r2, r3
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	69db      	ldr	r3, [r3, #28]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d123      	bne.n	8001576 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	43db      	mvns	r3, r3
 8001538:	401a      	ands	r2, r3
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	68db      	ldr	r3, [r3, #12]
 8001544:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800154c:	683a      	ldr	r2, [r7, #0]
 800154e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001550:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	3248      	adds	r2, #72	; 0x48
 8001556:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	689b      	ldr	r3, [r3, #8]
 800155e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800156a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800156c:	6979      	ldr	r1, [r7, #20]
 800156e:	3348      	adds	r3, #72	; 0x48
 8001570:	00db      	lsls	r3, r3, #3
 8001572:	440b      	add	r3, r1
 8001574:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	2b01      	cmp	r3, #1
 800157c:	d122      	bne.n	80015c4 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	431a      	orrs	r2, r3
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800159a:	683a      	ldr	r2, [r7, #0]
 800159c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800159e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	3248      	adds	r2, #72	; 0x48
 80015a4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	68db      	ldr	r3, [r3, #12]
 80015b2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80015b8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80015ba:	6979      	ldr	r1, [r7, #20]
 80015bc:	3348      	adds	r3, #72	; 0x48
 80015be:	00db      	lsls	r3, r3, #3
 80015c0:	440b      	add	r3, r1
 80015c2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	699b      	ldr	r3, [r3, #24]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d109      	bne.n	80015e0 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	43db      	mvns	r3, r3
 80015d6:	401a      	ands	r2, r3
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80015de:	e007      	b.n	80015f0 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	431a      	orrs	r2, r3
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	691b      	ldr	r3, [r3, #16]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d109      	bne.n	800160c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	43db      	mvns	r3, r3
 8001602:	401a      	ands	r2, r3
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800160a:	e007      	b.n	800161c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	431a      	orrs	r2, r3
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	6a1b      	ldr	r3, [r3, #32]
 8001620:	2b01      	cmp	r3, #1
 8001622:	d107      	bne.n	8001634 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	431a      	orrs	r2, r3
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800163a:	f023 0201 	bic.w	r2, r3, #1
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001644:	2300      	movs	r3, #0
 8001646:	e006      	b.n	8001656 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800164c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001654:	2301      	movs	r3, #1
  }
}
 8001656:	4618      	mov	r0, r3
 8001658:	371c      	adds	r7, #28
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr

08001662 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001662:	b580      	push	{r7, lr}
 8001664:	b084      	sub	sp, #16
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001670:	b2db      	uxtb	r3, r3
 8001672:	2b01      	cmp	r3, #1
 8001674:	d12e      	bne.n	80016d4 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2202      	movs	r2, #2
 800167a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f022 0201 	bic.w	r2, r2, #1
 800168c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800168e:	f7ff fe17 	bl	80012c0 <HAL_GetTick>
 8001692:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001694:	e012      	b.n	80016bc <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001696:	f7ff fe13 	bl	80012c0 <HAL_GetTick>
 800169a:	4602      	mov	r2, r0
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	2b0a      	cmp	r3, #10
 80016a2:	d90b      	bls.n	80016bc <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2205      	movs	r2, #5
 80016b4:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80016b8:	2301      	movs	r3, #1
 80016ba:	e012      	b.n	80016e2 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	f003 0301 	and.w	r3, r3, #1
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d1e5      	bne.n	8001696 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2200      	movs	r2, #0
 80016ce:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80016d0:	2300      	movs	r3, #0
 80016d2:	e006      	b.n	80016e2 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d8:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80016e0:	2301      	movs	r3, #1
  }
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3710      	adds	r7, #16
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}

080016ea <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80016ea:	b480      	push	{r7}
 80016ec:	b089      	sub	sp, #36	; 0x24
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	60f8      	str	r0, [r7, #12]
 80016f2:	60b9      	str	r1, [r7, #8]
 80016f4:	607a      	str	r2, [r7, #4]
 80016f6:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016fe:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001708:	7ffb      	ldrb	r3, [r7, #31]
 800170a:	2b01      	cmp	r3, #1
 800170c:	d003      	beq.n	8001716 <HAL_CAN_AddTxMessage+0x2c>
 800170e:	7ffb      	ldrb	r3, [r7, #31]
 8001710:	2b02      	cmp	r3, #2
 8001712:	f040 80b8 	bne.w	8001886 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001716:	69bb      	ldr	r3, [r7, #24]
 8001718:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800171c:	2b00      	cmp	r3, #0
 800171e:	d10a      	bne.n	8001736 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001720:	69bb      	ldr	r3, [r7, #24]
 8001722:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001726:	2b00      	cmp	r3, #0
 8001728:	d105      	bne.n	8001736 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001730:	2b00      	cmp	r3, #0
 8001732:	f000 80a0 	beq.w	8001876 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001736:	69bb      	ldr	r3, [r7, #24]
 8001738:	0e1b      	lsrs	r3, r3, #24
 800173a:	f003 0303 	and.w	r3, r3, #3
 800173e:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	2b02      	cmp	r3, #2
 8001744:	d907      	bls.n	8001756 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800174a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	e09e      	b.n	8001894 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001756:	2201      	movs	r2, #1
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	409a      	lsls	r2, r3
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d10d      	bne.n	8001784 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800176e:	68bb      	ldr	r3, [r7, #8]
 8001770:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001772:	68f9      	ldr	r1, [r7, #12]
 8001774:	6809      	ldr	r1, [r1, #0]
 8001776:	431a      	orrs	r2, r3
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	3318      	adds	r3, #24
 800177c:	011b      	lsls	r3, r3, #4
 800177e:	440b      	add	r3, r1
 8001780:	601a      	str	r2, [r3, #0]
 8001782:	e00f      	b.n	80017a4 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800178a:	68bb      	ldr	r3, [r7, #8]
 800178c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800178e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001794:	68f9      	ldr	r1, [r7, #12]
 8001796:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001798:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	3318      	adds	r3, #24
 800179e:	011b      	lsls	r3, r3, #4
 80017a0:	440b      	add	r3, r1
 80017a2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	6819      	ldr	r1, [r3, #0]
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	691a      	ldr	r2, [r3, #16]
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	3318      	adds	r3, #24
 80017b0:	011b      	lsls	r3, r3, #4
 80017b2:	440b      	add	r3, r1
 80017b4:	3304      	adds	r3, #4
 80017b6:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	7d1b      	ldrb	r3, [r3, #20]
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d111      	bne.n	80017e4 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	3318      	adds	r3, #24
 80017c8:	011b      	lsls	r3, r3, #4
 80017ca:	4413      	add	r3, r2
 80017cc:	3304      	adds	r3, #4
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	68fa      	ldr	r2, [r7, #12]
 80017d2:	6811      	ldr	r1, [r2, #0]
 80017d4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	3318      	adds	r3, #24
 80017dc:	011b      	lsls	r3, r3, #4
 80017de:	440b      	add	r3, r1
 80017e0:	3304      	adds	r3, #4
 80017e2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	3307      	adds	r3, #7
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	061a      	lsls	r2, r3, #24
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	3306      	adds	r3, #6
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	041b      	lsls	r3, r3, #16
 80017f4:	431a      	orrs	r2, r3
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	3305      	adds	r3, #5
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	021b      	lsls	r3, r3, #8
 80017fe:	4313      	orrs	r3, r2
 8001800:	687a      	ldr	r2, [r7, #4]
 8001802:	3204      	adds	r2, #4
 8001804:	7812      	ldrb	r2, [r2, #0]
 8001806:	4610      	mov	r0, r2
 8001808:	68fa      	ldr	r2, [r7, #12]
 800180a:	6811      	ldr	r1, [r2, #0]
 800180c:	ea43 0200 	orr.w	r2, r3, r0
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	011b      	lsls	r3, r3, #4
 8001814:	440b      	add	r3, r1
 8001816:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800181a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	3303      	adds	r3, #3
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	061a      	lsls	r2, r3, #24
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	3302      	adds	r3, #2
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	041b      	lsls	r3, r3, #16
 800182c:	431a      	orrs	r2, r3
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	3301      	adds	r3, #1
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	021b      	lsls	r3, r3, #8
 8001836:	4313      	orrs	r3, r2
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	7812      	ldrb	r2, [r2, #0]
 800183c:	4610      	mov	r0, r2
 800183e:	68fa      	ldr	r2, [r7, #12]
 8001840:	6811      	ldr	r1, [r2, #0]
 8001842:	ea43 0200 	orr.w	r2, r3, r0
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	011b      	lsls	r3, r3, #4
 800184a:	440b      	add	r3, r1
 800184c:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001850:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	3318      	adds	r3, #24
 800185a:	011b      	lsls	r3, r3, #4
 800185c:	4413      	add	r3, r2
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	68fa      	ldr	r2, [r7, #12]
 8001862:	6811      	ldr	r1, [r2, #0]
 8001864:	f043 0201 	orr.w	r2, r3, #1
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	3318      	adds	r3, #24
 800186c:	011b      	lsls	r3, r3, #4
 800186e:	440b      	add	r3, r1
 8001870:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001872:	2300      	movs	r3, #0
 8001874:	e00e      	b.n	8001894 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800187a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e006      	b.n	8001894 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800188a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
  }
}
 8001894:	4618      	mov	r0, r3
 8001896:	3724      	adds	r7, #36	; 0x24
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr

080018a0 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b085      	sub	sp, #20
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 80018aa:	2300      	movs	r3, #0
 80018ac:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018b4:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 80018b6:	7afb      	ldrb	r3, [r7, #11]
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d002      	beq.n	80018c2 <HAL_CAN_IsTxMessagePending+0x22>
 80018bc:	7afb      	ldrb	r3, [r7, #11]
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d10b      	bne.n	80018da <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	689a      	ldr	r2, [r3, #8]
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	069b      	lsls	r3, r3, #26
 80018cc:	401a      	ands	r2, r3
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	069b      	lsls	r3, r3, #26
 80018d2:	429a      	cmp	r2, r3
 80018d4:	d001      	beq.n	80018da <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 80018d6:	2301      	movs	r3, #1
 80018d8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 80018da:	68fb      	ldr	r3, [r7, #12]
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3714      	adds	r7, #20
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr

080018e8 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80018e8:	b480      	push	{r7}
 80018ea:	b087      	sub	sp, #28
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	60f8      	str	r0, [r7, #12]
 80018f0:	60b9      	str	r1, [r7, #8]
 80018f2:	607a      	str	r2, [r7, #4]
 80018f4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018fc:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80018fe:	7dfb      	ldrb	r3, [r7, #23]
 8001900:	2b01      	cmp	r3, #1
 8001902:	d003      	beq.n	800190c <HAL_CAN_GetRxMessage+0x24>
 8001904:	7dfb      	ldrb	r3, [r7, #23]
 8001906:	2b02      	cmp	r3, #2
 8001908:	f040 80f3 	bne.w	8001af2 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d10e      	bne.n	8001930 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	f003 0303 	and.w	r3, r3, #3
 800191c:	2b00      	cmp	r3, #0
 800191e:	d116      	bne.n	800194e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001924:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	e0e7      	b.n	8001b00 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	691b      	ldr	r3, [r3, #16]
 8001936:	f003 0303 	and.w	r3, r3, #3
 800193a:	2b00      	cmp	r3, #0
 800193c:	d107      	bne.n	800194e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001942:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e0d8      	b.n	8001b00 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	68bb      	ldr	r3, [r7, #8]
 8001954:	331b      	adds	r3, #27
 8001956:	011b      	lsls	r3, r3, #4
 8001958:	4413      	add	r3, r2
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0204 	and.w	r2, r3, #4
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d10c      	bne.n	8001986 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	331b      	adds	r3, #27
 8001974:	011b      	lsls	r3, r3, #4
 8001976:	4413      	add	r3, r2
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	0d5b      	lsrs	r3, r3, #21
 800197c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	601a      	str	r2, [r3, #0]
 8001984:	e00b      	b.n	800199e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	68bb      	ldr	r3, [r7, #8]
 800198c:	331b      	adds	r3, #27
 800198e:	011b      	lsls	r3, r3, #4
 8001990:	4413      	add	r3, r2
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	08db      	lsrs	r3, r3, #3
 8001996:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	68bb      	ldr	r3, [r7, #8]
 80019a4:	331b      	adds	r3, #27
 80019a6:	011b      	lsls	r3, r3, #4
 80019a8:	4413      	add	r3, r2
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f003 0202 	and.w	r2, r3, #2
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	331b      	adds	r3, #27
 80019bc:	011b      	lsls	r3, r3, #4
 80019be:	4413      	add	r3, r2
 80019c0:	3304      	adds	r3, #4
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 020f 	and.w	r2, r3, #15
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	331b      	adds	r3, #27
 80019d4:	011b      	lsls	r3, r3, #4
 80019d6:	4413      	add	r3, r2
 80019d8:	3304      	adds	r3, #4
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	0a1b      	lsrs	r3, r3, #8
 80019de:	b2da      	uxtb	r2, r3
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	331b      	adds	r3, #27
 80019ec:	011b      	lsls	r3, r3, #4
 80019ee:	4413      	add	r3, r2
 80019f0:	3304      	adds	r3, #4
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	0c1b      	lsrs	r3, r3, #16
 80019f6:	b29a      	uxth	r2, r3
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	011b      	lsls	r3, r3, #4
 8001a04:	4413      	add	r3, r2
 8001a06:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	b2da      	uxtb	r2, r3
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	011b      	lsls	r3, r3, #4
 8001a1a:	4413      	add	r3, r2
 8001a1c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	0a1a      	lsrs	r2, r3, #8
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	3301      	adds	r3, #1
 8001a28:	b2d2      	uxtb	r2, r2
 8001a2a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	011b      	lsls	r3, r3, #4
 8001a34:	4413      	add	r3, r2
 8001a36:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	0c1a      	lsrs	r2, r3, #16
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	3302      	adds	r3, #2
 8001a42:	b2d2      	uxtb	r2, r2
 8001a44:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	011b      	lsls	r3, r3, #4
 8001a4e:	4413      	add	r3, r2
 8001a50:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	0e1a      	lsrs	r2, r3, #24
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	3303      	adds	r3, #3
 8001a5c:	b2d2      	uxtb	r2, r2
 8001a5e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	011b      	lsls	r3, r3, #4
 8001a68:	4413      	add	r3, r2
 8001a6a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	3304      	adds	r3, #4
 8001a74:	b2d2      	uxtb	r2, r2
 8001a76:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	011b      	lsls	r3, r3, #4
 8001a80:	4413      	add	r3, r2
 8001a82:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	0a1a      	lsrs	r2, r3, #8
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	3305      	adds	r3, #5
 8001a8e:	b2d2      	uxtb	r2, r2
 8001a90:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	011b      	lsls	r3, r3, #4
 8001a9a:	4413      	add	r3, r2
 8001a9c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	0c1a      	lsrs	r2, r3, #16
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	3306      	adds	r3, #6
 8001aa8:	b2d2      	uxtb	r2, r2
 8001aaa:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	011b      	lsls	r3, r3, #4
 8001ab4:	4413      	add	r3, r2
 8001ab6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	0e1a      	lsrs	r2, r3, #24
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	3307      	adds	r3, #7
 8001ac2:	b2d2      	uxtb	r2, r2
 8001ac4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d108      	bne.n	8001ade <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	68da      	ldr	r2, [r3, #12]
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f042 0220 	orr.w	r2, r2, #32
 8001ada:	60da      	str	r2, [r3, #12]
 8001adc:	e007      	b.n	8001aee <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	691a      	ldr	r2, [r3, #16]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f042 0220 	orr.w	r2, r2, #32
 8001aec:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001aee:	2300      	movs	r3, #0
 8001af0:	e006      	b.n	8001b00 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001af6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
  }
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	371c      	adds	r7, #28
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr

08001b0c <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b085      	sub	sp, #20
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8001b16:	2300      	movs	r3, #0
 8001b18:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b20:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001b22:	7afb      	ldrb	r3, [r7, #11]
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d002      	beq.n	8001b2e <HAL_CAN_GetRxFifoFillLevel+0x22>
 8001b28:	7afb      	ldrb	r3, [r7, #11]
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	d10f      	bne.n	8001b4e <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d106      	bne.n	8001b42 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	68db      	ldr	r3, [r3, #12]
 8001b3a:	f003 0303 	and.w	r3, r3, #3
 8001b3e:	60fb      	str	r3, [r7, #12]
 8001b40:	e005      	b.n	8001b4e <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	691b      	ldr	r3, [r3, #16]
 8001b48:	f003 0303 	and.w	r3, r3, #3
 8001b4c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3714      	adds	r7, #20
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b6c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001b6e:	7bfb      	ldrb	r3, [r7, #15]
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d002      	beq.n	8001b7a <HAL_CAN_ActivateNotification+0x1e>
 8001b74:	7bfb      	ldrb	r3, [r7, #15]
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	d109      	bne.n	8001b8e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	6959      	ldr	r1, [r3, #20]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	683a      	ldr	r2, [r7, #0]
 8001b86:	430a      	orrs	r2, r1
 8001b88:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	e006      	b.n	8001b9c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b92:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
  }
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3714      	adds	r7, #20
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr

08001ba8 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b08a      	sub	sp, #40	; 0x28
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	695b      	ldr	r3, [r3, #20]
 8001bba:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	68db      	ldr	r3, [r3, #12]
 8001bd2:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	691b      	ldr	r3, [r3, #16]
 8001bda:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	699b      	ldr	r3, [r3, #24]
 8001be2:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001be4:	6a3b      	ldr	r3, [r7, #32]
 8001be6:	f003 0301 	and.w	r3, r3, #1
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d07c      	beq.n	8001ce8 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	f003 0301 	and.w	r3, r3, #1
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d023      	beq.n	8001c40 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001c00:	69bb      	ldr	r3, [r7, #24]
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d003      	beq.n	8001c12 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f000 f983 	bl	8001f16 <HAL_CAN_TxMailbox0CompleteCallback>
 8001c10:	e016      	b.n	8001c40 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001c12:	69bb      	ldr	r3, [r7, #24]
 8001c14:	f003 0304 	and.w	r3, r3, #4
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d004      	beq.n	8001c26 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c1e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001c22:	627b      	str	r3, [r7, #36]	; 0x24
 8001c24:	e00c      	b.n	8001c40 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001c26:	69bb      	ldr	r3, [r7, #24]
 8001c28:	f003 0308 	and.w	r3, r3, #8
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d004      	beq.n	8001c3a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c32:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c36:	627b      	str	r3, [r7, #36]	; 0x24
 8001c38:	e002      	b.n	8001c40 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f000 f989 	bl	8001f52 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001c40:	69bb      	ldr	r3, [r7, #24]
 8001c42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d024      	beq.n	8001c94 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c52:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001c54:	69bb      	ldr	r3, [r7, #24]
 8001c56:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d003      	beq.n	8001c66 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f000 f963 	bl	8001f2a <HAL_CAN_TxMailbox1CompleteCallback>
 8001c64:	e016      	b.n	8001c94 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001c66:	69bb      	ldr	r3, [r7, #24]
 8001c68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d004      	beq.n	8001c7a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c72:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001c76:	627b      	str	r3, [r7, #36]	; 0x24
 8001c78:	e00c      	b.n	8001c94 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001c7a:	69bb      	ldr	r3, [r7, #24]
 8001c7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d004      	beq.n	8001c8e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c8a:	627b      	str	r3, [r7, #36]	; 0x24
 8001c8c:	e002      	b.n	8001c94 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f000 f969 	bl	8001f66 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001c94:	69bb      	ldr	r3, [r7, #24]
 8001c96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d024      	beq.n	8001ce8 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001ca6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d003      	beq.n	8001cba <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f000 f943 	bl	8001f3e <HAL_CAN_TxMailbox2CompleteCallback>
 8001cb8:	e016      	b.n	8001ce8 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d004      	beq.n	8001cce <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001cca:	627b      	str	r3, [r7, #36]	; 0x24
 8001ccc:	e00c      	b.n	8001ce8 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d004      	beq.n	8001ce2 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cde:	627b      	str	r3, [r7, #36]	; 0x24
 8001ce0:	e002      	b.n	8001ce8 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f000 f949 	bl	8001f7a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001ce8:	6a3b      	ldr	r3, [r7, #32]
 8001cea:	f003 0308 	and.w	r3, r3, #8
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d00c      	beq.n	8001d0c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	f003 0310 	and.w	r3, r3, #16
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d007      	beq.n	8001d0c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cfe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d02:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2210      	movs	r2, #16
 8001d0a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001d0c:	6a3b      	ldr	r3, [r7, #32]
 8001d0e:	f003 0304 	and.w	r3, r3, #4
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d00b      	beq.n	8001d2e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	f003 0308 	and.w	r3, r3, #8
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d006      	beq.n	8001d2e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	2208      	movs	r2, #8
 8001d26:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f000 f93a 	bl	8001fa2 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001d2e:	6a3b      	ldr	r3, [r7, #32]
 8001d30:	f003 0302 	and.w	r3, r3, #2
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d009      	beq.n	8001d4c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	68db      	ldr	r3, [r3, #12]
 8001d3e:	f003 0303 	and.w	r3, r3, #3
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d002      	beq.n	8001d4c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001d46:	6878      	ldr	r0, [r7, #4]
 8001d48:	f000 f921 	bl	8001f8e <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001d4c:	6a3b      	ldr	r3, [r7, #32]
 8001d4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d00c      	beq.n	8001d70 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	f003 0310 	and.w	r3, r3, #16
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d007      	beq.n	8001d70 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d66:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2210      	movs	r2, #16
 8001d6e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001d70:	6a3b      	ldr	r3, [r7, #32]
 8001d72:	f003 0320 	and.w	r3, r3, #32
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d00b      	beq.n	8001d92 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	f003 0308 	and.w	r3, r3, #8
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d006      	beq.n	8001d92 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	2208      	movs	r2, #8
 8001d8a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f000 f91c 	bl	8001fca <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001d92:	6a3b      	ldr	r3, [r7, #32]
 8001d94:	f003 0310 	and.w	r3, r3, #16
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d009      	beq.n	8001db0 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	691b      	ldr	r3, [r3, #16]
 8001da2:	f003 0303 	and.w	r3, r3, #3
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d002      	beq.n	8001db0 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f000 f903 	bl	8001fb6 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001db0:	6a3b      	ldr	r3, [r7, #32]
 8001db2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d00b      	beq.n	8001dd2 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	f003 0310 	and.w	r3, r3, #16
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d006      	beq.n	8001dd2 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	2210      	movs	r2, #16
 8001dca:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001dcc:	6878      	ldr	r0, [r7, #4]
 8001dce:	f000 f906 	bl	8001fde <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001dd2:	6a3b      	ldr	r3, [r7, #32]
 8001dd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d00b      	beq.n	8001df4 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001ddc:	69fb      	ldr	r3, [r7, #28]
 8001dde:	f003 0308 	and.w	r3, r3, #8
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d006      	beq.n	8001df4 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2208      	movs	r2, #8
 8001dec:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001dee:	6878      	ldr	r0, [r7, #4]
 8001df0:	f000 f8ff 	bl	8001ff2 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001df4:	6a3b      	ldr	r3, [r7, #32]
 8001df6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d07b      	beq.n	8001ef6 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001dfe:	69fb      	ldr	r3, [r7, #28]
 8001e00:	f003 0304 	and.w	r3, r3, #4
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d072      	beq.n	8001eee <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001e08:	6a3b      	ldr	r3, [r7, #32]
 8001e0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d008      	beq.n	8001e24 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d003      	beq.n	8001e24 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e1e:	f043 0301 	orr.w	r3, r3, #1
 8001e22:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001e24:	6a3b      	ldr	r3, [r7, #32]
 8001e26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d008      	beq.n	8001e40 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d003      	beq.n	8001e40 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e3a:	f043 0302 	orr.w	r3, r3, #2
 8001e3e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001e40:	6a3b      	ldr	r3, [r7, #32]
 8001e42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d008      	beq.n	8001e5c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d003      	beq.n	8001e5c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e56:	f043 0304 	orr.w	r3, r3, #4
 8001e5a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001e5c:	6a3b      	ldr	r3, [r7, #32]
 8001e5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d043      	beq.n	8001eee <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d03e      	beq.n	8001eee <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001e76:	2b60      	cmp	r3, #96	; 0x60
 8001e78:	d02b      	beq.n	8001ed2 <HAL_CAN_IRQHandler+0x32a>
 8001e7a:	2b60      	cmp	r3, #96	; 0x60
 8001e7c:	d82e      	bhi.n	8001edc <HAL_CAN_IRQHandler+0x334>
 8001e7e:	2b50      	cmp	r3, #80	; 0x50
 8001e80:	d022      	beq.n	8001ec8 <HAL_CAN_IRQHandler+0x320>
 8001e82:	2b50      	cmp	r3, #80	; 0x50
 8001e84:	d82a      	bhi.n	8001edc <HAL_CAN_IRQHandler+0x334>
 8001e86:	2b40      	cmp	r3, #64	; 0x40
 8001e88:	d019      	beq.n	8001ebe <HAL_CAN_IRQHandler+0x316>
 8001e8a:	2b40      	cmp	r3, #64	; 0x40
 8001e8c:	d826      	bhi.n	8001edc <HAL_CAN_IRQHandler+0x334>
 8001e8e:	2b30      	cmp	r3, #48	; 0x30
 8001e90:	d010      	beq.n	8001eb4 <HAL_CAN_IRQHandler+0x30c>
 8001e92:	2b30      	cmp	r3, #48	; 0x30
 8001e94:	d822      	bhi.n	8001edc <HAL_CAN_IRQHandler+0x334>
 8001e96:	2b10      	cmp	r3, #16
 8001e98:	d002      	beq.n	8001ea0 <HAL_CAN_IRQHandler+0x2f8>
 8001e9a:	2b20      	cmp	r3, #32
 8001e9c:	d005      	beq.n	8001eaa <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001e9e:	e01d      	b.n	8001edc <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea2:	f043 0308 	orr.w	r3, r3, #8
 8001ea6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ea8:	e019      	b.n	8001ede <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eac:	f043 0310 	orr.w	r3, r3, #16
 8001eb0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001eb2:	e014      	b.n	8001ede <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb6:	f043 0320 	orr.w	r3, r3, #32
 8001eba:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ebc:	e00f      	b.n	8001ede <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ec4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ec6:	e00a      	b.n	8001ede <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ece:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ed0:	e005      	b.n	8001ede <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ed8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001eda:	e000      	b.n	8001ede <HAL_CAN_IRQHandler+0x336>
            break;
 8001edc:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	699a      	ldr	r2, [r3, #24]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001eec:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	2204      	movs	r2, #4
 8001ef4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d008      	beq.n	8001f0e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f02:	431a      	orrs	r2, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001f08:	6878      	ldr	r0, [r7, #4]
 8001f0a:	f000 f87c 	bl	8002006 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001f0e:	bf00      	nop
 8001f10:	3728      	adds	r7, #40	; 0x28
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f16:	b480      	push	{r7}
 8001f18:	b083      	sub	sp, #12
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001f1e:	bf00      	nop
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr

08001f2a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f2a:	b480      	push	{r7}
 8001f2c:	b083      	sub	sp, #12
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001f32:	bf00      	nop
 8001f34:	370c      	adds	r7, #12
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr

08001f3e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f3e:	b480      	push	{r7}
 8001f40:	b083      	sub	sp, #12
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001f46:	bf00      	nop
 8001f48:	370c      	adds	r7, #12
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr

08001f52 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001f52:	b480      	push	{r7}
 8001f54:	b083      	sub	sp, #12
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001f5a:	bf00      	nop
 8001f5c:	370c      	adds	r7, #12
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr

08001f66 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001f66:	b480      	push	{r7}
 8001f68:	b083      	sub	sp, #12
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001f6e:	bf00      	nop
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr

08001f7a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	b083      	sub	sp, #12
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001f82:	bf00      	nop
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr

08001f8e <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001f8e:	b480      	push	{r7}
 8001f90:	b083      	sub	sp, #12
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8001f96:	bf00      	nop
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr

08001fa2 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b083      	sub	sp, #12
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001faa:	bf00      	nop
 8001fac:	370c      	adds	r7, #12
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr

08001fb6 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001fb6:	b480      	push	{r7}
 8001fb8:	b083      	sub	sp, #12
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001fbe:	bf00      	nop
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr

08001fca <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001fca:	b480      	push	{r7}
 8001fcc:	b083      	sub	sp, #12
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001fd2:	bf00      	nop
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr

08001fde <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001fde:	b480      	push	{r7}
 8001fe0:	b083      	sub	sp, #12
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001fe6:	bf00      	nop
 8001fe8:	370c      	adds	r7, #12
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr

08001ff2 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001ff2:	b480      	push	{r7}
 8001ff4:	b083      	sub	sp, #12
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001ffa:	bf00      	nop
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr

08002006 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002006:	b480      	push	{r7}
 8002008:	b083      	sub	sp, #12
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800200e:	bf00      	nop
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
	...

0800201c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800201c:	b480      	push	{r7}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f003 0307 	and.w	r3, r3, #7
 800202a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800202c:	4b0c      	ldr	r3, [pc, #48]	; (8002060 <__NVIC_SetPriorityGrouping+0x44>)
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002032:	68ba      	ldr	r2, [r7, #8]
 8002034:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002038:	4013      	ands	r3, r2
 800203a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002044:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002048:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800204c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800204e:	4a04      	ldr	r2, [pc, #16]	; (8002060 <__NVIC_SetPriorityGrouping+0x44>)
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	60d3      	str	r3, [r2, #12]
}
 8002054:	bf00      	nop
 8002056:	3714      	adds	r7, #20
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr
 8002060:	e000ed00 	.word	0xe000ed00

08002064 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002068:	4b04      	ldr	r3, [pc, #16]	; (800207c <__NVIC_GetPriorityGrouping+0x18>)
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	0a1b      	lsrs	r3, r3, #8
 800206e:	f003 0307 	and.w	r3, r3, #7
}
 8002072:	4618      	mov	r0, r3
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr
 800207c:	e000ed00 	.word	0xe000ed00

08002080 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	4603      	mov	r3, r0
 8002088:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800208a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208e:	2b00      	cmp	r3, #0
 8002090:	db0b      	blt.n	80020aa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002092:	79fb      	ldrb	r3, [r7, #7]
 8002094:	f003 021f 	and.w	r2, r3, #31
 8002098:	4907      	ldr	r1, [pc, #28]	; (80020b8 <__NVIC_EnableIRQ+0x38>)
 800209a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800209e:	095b      	lsrs	r3, r3, #5
 80020a0:	2001      	movs	r0, #1
 80020a2:	fa00 f202 	lsl.w	r2, r0, r2
 80020a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020aa:	bf00      	nop
 80020ac:	370c      	adds	r7, #12
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr
 80020b6:	bf00      	nop
 80020b8:	e000e100 	.word	0xe000e100

080020bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	4603      	mov	r3, r0
 80020c4:	6039      	str	r1, [r7, #0]
 80020c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	db0a      	blt.n	80020e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	b2da      	uxtb	r2, r3
 80020d4:	490c      	ldr	r1, [pc, #48]	; (8002108 <__NVIC_SetPriority+0x4c>)
 80020d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020da:	0112      	lsls	r2, r2, #4
 80020dc:	b2d2      	uxtb	r2, r2
 80020de:	440b      	add	r3, r1
 80020e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020e4:	e00a      	b.n	80020fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	b2da      	uxtb	r2, r3
 80020ea:	4908      	ldr	r1, [pc, #32]	; (800210c <__NVIC_SetPriority+0x50>)
 80020ec:	79fb      	ldrb	r3, [r7, #7]
 80020ee:	f003 030f 	and.w	r3, r3, #15
 80020f2:	3b04      	subs	r3, #4
 80020f4:	0112      	lsls	r2, r2, #4
 80020f6:	b2d2      	uxtb	r2, r2
 80020f8:	440b      	add	r3, r1
 80020fa:	761a      	strb	r2, [r3, #24]
}
 80020fc:	bf00      	nop
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr
 8002108:	e000e100 	.word	0xe000e100
 800210c:	e000ed00 	.word	0xe000ed00

08002110 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002110:	b480      	push	{r7}
 8002112:	b089      	sub	sp, #36	; 0x24
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f003 0307 	and.w	r3, r3, #7
 8002122:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	f1c3 0307 	rsb	r3, r3, #7
 800212a:	2b04      	cmp	r3, #4
 800212c:	bf28      	it	cs
 800212e:	2304      	movcs	r3, #4
 8002130:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	3304      	adds	r3, #4
 8002136:	2b06      	cmp	r3, #6
 8002138:	d902      	bls.n	8002140 <NVIC_EncodePriority+0x30>
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	3b03      	subs	r3, #3
 800213e:	e000      	b.n	8002142 <NVIC_EncodePriority+0x32>
 8002140:	2300      	movs	r3, #0
 8002142:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002144:	f04f 32ff 	mov.w	r2, #4294967295
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	fa02 f303 	lsl.w	r3, r2, r3
 800214e:	43da      	mvns	r2, r3
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	401a      	ands	r2, r3
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002158:	f04f 31ff 	mov.w	r1, #4294967295
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	fa01 f303 	lsl.w	r3, r1, r3
 8002162:	43d9      	mvns	r1, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002168:	4313      	orrs	r3, r2
         );
}
 800216a:	4618      	mov	r0, r3
 800216c:	3724      	adds	r7, #36	; 0x24
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr

08002176 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	b082      	sub	sp, #8
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f7ff ff4c 	bl	800201c <__NVIC_SetPriorityGrouping>
}
 8002184:	bf00      	nop
 8002186:	3708      	adds	r7, #8
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}

0800218c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
 8002192:	4603      	mov	r3, r0
 8002194:	60b9      	str	r1, [r7, #8]
 8002196:	607a      	str	r2, [r7, #4]
 8002198:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800219a:	2300      	movs	r3, #0
 800219c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800219e:	f7ff ff61 	bl	8002064 <__NVIC_GetPriorityGrouping>
 80021a2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	68b9      	ldr	r1, [r7, #8]
 80021a8:	6978      	ldr	r0, [r7, #20]
 80021aa:	f7ff ffb1 	bl	8002110 <NVIC_EncodePriority>
 80021ae:	4602      	mov	r2, r0
 80021b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021b4:	4611      	mov	r1, r2
 80021b6:	4618      	mov	r0, r3
 80021b8:	f7ff ff80 	bl	80020bc <__NVIC_SetPriority>
}
 80021bc:	bf00      	nop
 80021be:	3718      	adds	r7, #24
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}

080021c4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	4603      	mov	r3, r0
 80021cc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7ff ff54 	bl	8002080 <__NVIC_EnableIRQ>
}
 80021d8:	bf00      	nop
 80021da:	3708      	adds	r7, #8
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}

080021e0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b085      	sub	sp, #20
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d101      	bne.n	80021f2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e098      	b.n	8002324 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	461a      	mov	r2, r3
 80021f8:	4b4d      	ldr	r3, [pc, #308]	; (8002330 <HAL_DMA_Init+0x150>)
 80021fa:	429a      	cmp	r2, r3
 80021fc:	d80f      	bhi.n	800221e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	461a      	mov	r2, r3
 8002204:	4b4b      	ldr	r3, [pc, #300]	; (8002334 <HAL_DMA_Init+0x154>)
 8002206:	4413      	add	r3, r2
 8002208:	4a4b      	ldr	r2, [pc, #300]	; (8002338 <HAL_DMA_Init+0x158>)
 800220a:	fba2 2303 	umull	r2, r3, r2, r3
 800220e:	091b      	lsrs	r3, r3, #4
 8002210:	009a      	lsls	r2, r3, #2
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a48      	ldr	r2, [pc, #288]	; (800233c <HAL_DMA_Init+0x15c>)
 800221a:	641a      	str	r2, [r3, #64]	; 0x40
 800221c:	e00e      	b.n	800223c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	461a      	mov	r2, r3
 8002224:	4b46      	ldr	r3, [pc, #280]	; (8002340 <HAL_DMA_Init+0x160>)
 8002226:	4413      	add	r3, r2
 8002228:	4a43      	ldr	r2, [pc, #268]	; (8002338 <HAL_DMA_Init+0x158>)
 800222a:	fba2 2303 	umull	r2, r3, r2, r3
 800222e:	091b      	lsrs	r3, r3, #4
 8002230:	009a      	lsls	r2, r3, #2
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a42      	ldr	r2, [pc, #264]	; (8002344 <HAL_DMA_Init+0x164>)
 800223a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2202      	movs	r2, #2
 8002240:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002252:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002256:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002260:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	691b      	ldr	r3, [r3, #16]
 8002266:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800226c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	699b      	ldr	r3, [r3, #24]
 8002272:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002278:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6a1b      	ldr	r3, [r3, #32]
 800227e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002280:	68fa      	ldr	r2, [r7, #12]
 8002282:	4313      	orrs	r3, r2
 8002284:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	68fa      	ldr	r2, [r7, #12]
 800228c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002296:	d039      	beq.n	800230c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800229c:	4a27      	ldr	r2, [pc, #156]	; (800233c <HAL_DMA_Init+0x15c>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d11a      	bne.n	80022d8 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80022a2:	4b29      	ldr	r3, [pc, #164]	; (8002348 <HAL_DMA_Init+0x168>)
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022aa:	f003 031c 	and.w	r3, r3, #28
 80022ae:	210f      	movs	r1, #15
 80022b0:	fa01 f303 	lsl.w	r3, r1, r3
 80022b4:	43db      	mvns	r3, r3
 80022b6:	4924      	ldr	r1, [pc, #144]	; (8002348 <HAL_DMA_Init+0x168>)
 80022b8:	4013      	ands	r3, r2
 80022ba:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80022bc:	4b22      	ldr	r3, [pc, #136]	; (8002348 <HAL_DMA_Init+0x168>)
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6859      	ldr	r1, [r3, #4]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c8:	f003 031c 	and.w	r3, r3, #28
 80022cc:	fa01 f303 	lsl.w	r3, r1, r3
 80022d0:	491d      	ldr	r1, [pc, #116]	; (8002348 <HAL_DMA_Init+0x168>)
 80022d2:	4313      	orrs	r3, r2
 80022d4:	600b      	str	r3, [r1, #0]
 80022d6:	e019      	b.n	800230c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80022d8:	4b1c      	ldr	r3, [pc, #112]	; (800234c <HAL_DMA_Init+0x16c>)
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022e0:	f003 031c 	and.w	r3, r3, #28
 80022e4:	210f      	movs	r1, #15
 80022e6:	fa01 f303 	lsl.w	r3, r1, r3
 80022ea:	43db      	mvns	r3, r3
 80022ec:	4917      	ldr	r1, [pc, #92]	; (800234c <HAL_DMA_Init+0x16c>)
 80022ee:	4013      	ands	r3, r2
 80022f0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80022f2:	4b16      	ldr	r3, [pc, #88]	; (800234c <HAL_DMA_Init+0x16c>)
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6859      	ldr	r1, [r3, #4]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022fe:	f003 031c 	and.w	r3, r3, #28
 8002302:	fa01 f303 	lsl.w	r3, r1, r3
 8002306:	4911      	ldr	r1, [pc, #68]	; (800234c <HAL_DMA_Init+0x16c>)
 8002308:	4313      	orrs	r3, r2
 800230a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2200      	movs	r2, #0
 8002310:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2201      	movs	r2, #1
 8002316:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2200      	movs	r2, #0
 800231e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002322:	2300      	movs	r3, #0
}
 8002324:	4618      	mov	r0, r3
 8002326:	3714      	adds	r7, #20
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr
 8002330:	40020407 	.word	0x40020407
 8002334:	bffdfff8 	.word	0xbffdfff8
 8002338:	cccccccd 	.word	0xcccccccd
 800233c:	40020000 	.word	0x40020000
 8002340:	bffdfbf8 	.word	0xbffdfbf8
 8002344:	40020400 	.word	0x40020400
 8002348:	400200a8 	.word	0x400200a8
 800234c:	400204a8 	.word	0x400204a8

08002350 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b086      	sub	sp, #24
 8002354:	af00      	add	r7, sp, #0
 8002356:	60f8      	str	r0, [r7, #12]
 8002358:	60b9      	str	r1, [r7, #8]
 800235a:	607a      	str	r2, [r7, #4]
 800235c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800235e:	2300      	movs	r3, #0
 8002360:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002368:	2b01      	cmp	r3, #1
 800236a:	d101      	bne.n	8002370 <HAL_DMA_Start_IT+0x20>
 800236c:	2302      	movs	r3, #2
 800236e:	e04b      	b.n	8002408 <HAL_DMA_Start_IT+0xb8>
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2201      	movs	r2, #1
 8002374:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800237e:	b2db      	uxtb	r3, r3
 8002380:	2b01      	cmp	r3, #1
 8002382:	d13a      	bne.n	80023fa <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2202      	movs	r2, #2
 8002388:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	2200      	movs	r2, #0
 8002390:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f022 0201 	bic.w	r2, r2, #1
 80023a0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	687a      	ldr	r2, [r7, #4]
 80023a6:	68b9      	ldr	r1, [r7, #8]
 80023a8:	68f8      	ldr	r0, [r7, #12]
 80023aa:	f000 f8e0 	bl	800256e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d008      	beq.n	80023c8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f042 020e 	orr.w	r2, r2, #14
 80023c4:	601a      	str	r2, [r3, #0]
 80023c6:	e00f      	b.n	80023e8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f022 0204 	bic.w	r2, r2, #4
 80023d6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f042 020a 	orr.w	r2, r2, #10
 80023e6:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f042 0201 	orr.w	r2, r2, #1
 80023f6:	601a      	str	r2, [r3, #0]
 80023f8:	e005      	b.n	8002406 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2200      	movs	r2, #0
 80023fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002402:	2302      	movs	r3, #2
 8002404:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002406:	7dfb      	ldrb	r3, [r7, #23]
}
 8002408:	4618      	mov	r0, r3
 800240a:	3718      	adds	r7, #24
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}

08002410 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b084      	sub	sp, #16
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800242c:	f003 031c 	and.w	r3, r3, #28
 8002430:	2204      	movs	r2, #4
 8002432:	409a      	lsls	r2, r3
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	4013      	ands	r3, r2
 8002438:	2b00      	cmp	r3, #0
 800243a:	d026      	beq.n	800248a <HAL_DMA_IRQHandler+0x7a>
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	f003 0304 	and.w	r3, r3, #4
 8002442:	2b00      	cmp	r3, #0
 8002444:	d021      	beq.n	800248a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 0320 	and.w	r3, r3, #32
 8002450:	2b00      	cmp	r3, #0
 8002452:	d107      	bne.n	8002464 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f022 0204 	bic.w	r2, r2, #4
 8002462:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002468:	f003 021c 	and.w	r2, r3, #28
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002470:	2104      	movs	r1, #4
 8002472:	fa01 f202 	lsl.w	r2, r1, r2
 8002476:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247c:	2b00      	cmp	r3, #0
 800247e:	d071      	beq.n	8002564 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8002488:	e06c      	b.n	8002564 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800248e:	f003 031c 	and.w	r3, r3, #28
 8002492:	2202      	movs	r2, #2
 8002494:	409a      	lsls	r2, r3
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	4013      	ands	r3, r2
 800249a:	2b00      	cmp	r3, #0
 800249c:	d02e      	beq.n	80024fc <HAL_DMA_IRQHandler+0xec>
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	f003 0302 	and.w	r3, r3, #2
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d029      	beq.n	80024fc <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 0320 	and.w	r3, r3, #32
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d10b      	bne.n	80024ce <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f022 020a 	bic.w	r2, r2, #10
 80024c4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2201      	movs	r2, #1
 80024ca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024d2:	f003 021c 	and.w	r2, r3, #28
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024da:	2102      	movs	r1, #2
 80024dc:	fa01 f202 	lsl.w	r2, r1, r2
 80024e0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d038      	beq.n	8002564 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80024fa:	e033      	b.n	8002564 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002500:	f003 031c 	and.w	r3, r3, #28
 8002504:	2208      	movs	r2, #8
 8002506:	409a      	lsls	r2, r3
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	4013      	ands	r3, r2
 800250c:	2b00      	cmp	r3, #0
 800250e:	d02a      	beq.n	8002566 <HAL_DMA_IRQHandler+0x156>
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	f003 0308 	and.w	r3, r3, #8
 8002516:	2b00      	cmp	r3, #0
 8002518:	d025      	beq.n	8002566 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f022 020e 	bic.w	r2, r2, #14
 8002528:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800252e:	f003 021c 	and.w	r2, r3, #28
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002536:	2101      	movs	r1, #1
 8002538:	fa01 f202 	lsl.w	r2, r1, r2
 800253c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2201      	movs	r2, #1
 8002542:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2201      	movs	r2, #1
 8002548:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002558:	2b00      	cmp	r3, #0
 800255a:	d004      	beq.n	8002566 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002560:	6878      	ldr	r0, [r7, #4]
 8002562:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002564:	bf00      	nop
 8002566:	bf00      	nop
}
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800256e:	b480      	push	{r7}
 8002570:	b085      	sub	sp, #20
 8002572:	af00      	add	r7, sp, #0
 8002574:	60f8      	str	r0, [r7, #12]
 8002576:	60b9      	str	r1, [r7, #8]
 8002578:	607a      	str	r2, [r7, #4]
 800257a:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002580:	f003 021c 	and.w	r2, r3, #28
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002588:	2101      	movs	r1, #1
 800258a:	fa01 f202 	lsl.w	r2, r1, r2
 800258e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	683a      	ldr	r2, [r7, #0]
 8002596:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	2b10      	cmp	r3, #16
 800259e:	d108      	bne.n	80025b2 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	687a      	ldr	r2, [r7, #4]
 80025a6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	68ba      	ldr	r2, [r7, #8]
 80025ae:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80025b0:	e007      	b.n	80025c2 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	68ba      	ldr	r2, [r7, #8]
 80025b8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	687a      	ldr	r2, [r7, #4]
 80025c0:	60da      	str	r2, [r3, #12]
}
 80025c2:	bf00      	nop
 80025c4:	3714      	adds	r7, #20
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr
	...

080025d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b087      	sub	sp, #28
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025da:	2300      	movs	r3, #0
 80025dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025de:	e148      	b.n	8002872 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	2101      	movs	r1, #1
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	fa01 f303 	lsl.w	r3, r1, r3
 80025ec:	4013      	ands	r3, r2
 80025ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	f000 813a 	beq.w	800286c <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d00b      	beq.n	8002618 <HAL_GPIO_Init+0x48>
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	2b02      	cmp	r3, #2
 8002606:	d007      	beq.n	8002618 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800260c:	2b11      	cmp	r3, #17
 800260e:	d003      	beq.n	8002618 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	2b12      	cmp	r3, #18
 8002616:	d130      	bne.n	800267a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	005b      	lsls	r3, r3, #1
 8002622:	2203      	movs	r2, #3
 8002624:	fa02 f303 	lsl.w	r3, r2, r3
 8002628:	43db      	mvns	r3, r3
 800262a:	693a      	ldr	r2, [r7, #16]
 800262c:	4013      	ands	r3, r2
 800262e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	68da      	ldr	r2, [r3, #12]
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	005b      	lsls	r3, r3, #1
 8002638:	fa02 f303 	lsl.w	r3, r2, r3
 800263c:	693a      	ldr	r2, [r7, #16]
 800263e:	4313      	orrs	r3, r2
 8002640:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	693a      	ldr	r2, [r7, #16]
 8002646:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800264e:	2201      	movs	r2, #1
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	fa02 f303 	lsl.w	r3, r2, r3
 8002656:	43db      	mvns	r3, r3
 8002658:	693a      	ldr	r2, [r7, #16]
 800265a:	4013      	ands	r3, r2
 800265c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	091b      	lsrs	r3, r3, #4
 8002664:	f003 0201 	and.w	r2, r3, #1
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	fa02 f303 	lsl.w	r3, r2, r3
 800266e:	693a      	ldr	r2, [r7, #16]
 8002670:	4313      	orrs	r3, r2
 8002672:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	693a      	ldr	r2, [r7, #16]
 8002678:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	68db      	ldr	r3, [r3, #12]
 800267e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	005b      	lsls	r3, r3, #1
 8002684:	2203      	movs	r2, #3
 8002686:	fa02 f303 	lsl.w	r3, r2, r3
 800268a:	43db      	mvns	r3, r3
 800268c:	693a      	ldr	r2, [r7, #16]
 800268e:	4013      	ands	r3, r2
 8002690:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	689a      	ldr	r2, [r3, #8]
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	005b      	lsls	r3, r3, #1
 800269a:	fa02 f303 	lsl.w	r3, r2, r3
 800269e:	693a      	ldr	r2, [r7, #16]
 80026a0:	4313      	orrs	r3, r2
 80026a2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	693a      	ldr	r2, [r7, #16]
 80026a8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d003      	beq.n	80026ba <HAL_GPIO_Init+0xea>
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	2b12      	cmp	r3, #18
 80026b8:	d123      	bne.n	8002702 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	08da      	lsrs	r2, r3, #3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	3208      	adds	r2, #8
 80026c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	f003 0307 	and.w	r3, r3, #7
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	220f      	movs	r2, #15
 80026d2:	fa02 f303 	lsl.w	r3, r2, r3
 80026d6:	43db      	mvns	r3, r3
 80026d8:	693a      	ldr	r2, [r7, #16]
 80026da:	4013      	ands	r3, r2
 80026dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	691a      	ldr	r2, [r3, #16]
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	f003 0307 	and.w	r3, r3, #7
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	fa02 f303 	lsl.w	r3, r2, r3
 80026ee:	693a      	ldr	r2, [r7, #16]
 80026f0:	4313      	orrs	r3, r2
 80026f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	08da      	lsrs	r2, r3, #3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	3208      	adds	r2, #8
 80026fc:	6939      	ldr	r1, [r7, #16]
 80026fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	2203      	movs	r2, #3
 800270e:	fa02 f303 	lsl.w	r3, r2, r3
 8002712:	43db      	mvns	r3, r3
 8002714:	693a      	ldr	r2, [r7, #16]
 8002716:	4013      	ands	r3, r2
 8002718:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	f003 0203 	and.w	r2, r3, #3
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	fa02 f303 	lsl.w	r3, r2, r3
 800272a:	693a      	ldr	r2, [r7, #16]
 800272c:	4313      	orrs	r3, r2
 800272e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	693a      	ldr	r2, [r7, #16]
 8002734:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800273e:	2b00      	cmp	r3, #0
 8002740:	f000 8094 	beq.w	800286c <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002744:	4b52      	ldr	r3, [pc, #328]	; (8002890 <HAL_GPIO_Init+0x2c0>)
 8002746:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002748:	4a51      	ldr	r2, [pc, #324]	; (8002890 <HAL_GPIO_Init+0x2c0>)
 800274a:	f043 0301 	orr.w	r3, r3, #1
 800274e:	6613      	str	r3, [r2, #96]	; 0x60
 8002750:	4b4f      	ldr	r3, [pc, #316]	; (8002890 <HAL_GPIO_Init+0x2c0>)
 8002752:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002754:	f003 0301 	and.w	r3, r3, #1
 8002758:	60bb      	str	r3, [r7, #8]
 800275a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800275c:	4a4d      	ldr	r2, [pc, #308]	; (8002894 <HAL_GPIO_Init+0x2c4>)
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	089b      	lsrs	r3, r3, #2
 8002762:	3302      	adds	r3, #2
 8002764:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002768:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	f003 0303 	and.w	r3, r3, #3
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	220f      	movs	r2, #15
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	43db      	mvns	r3, r3
 800277a:	693a      	ldr	r2, [r7, #16]
 800277c:	4013      	ands	r3, r2
 800277e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002786:	d00d      	beq.n	80027a4 <HAL_GPIO_Init+0x1d4>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	4a43      	ldr	r2, [pc, #268]	; (8002898 <HAL_GPIO_Init+0x2c8>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d007      	beq.n	80027a0 <HAL_GPIO_Init+0x1d0>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	4a42      	ldr	r2, [pc, #264]	; (800289c <HAL_GPIO_Init+0x2cc>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d101      	bne.n	800279c <HAL_GPIO_Init+0x1cc>
 8002798:	2302      	movs	r3, #2
 800279a:	e004      	b.n	80027a6 <HAL_GPIO_Init+0x1d6>
 800279c:	2307      	movs	r3, #7
 800279e:	e002      	b.n	80027a6 <HAL_GPIO_Init+0x1d6>
 80027a0:	2301      	movs	r3, #1
 80027a2:	e000      	b.n	80027a6 <HAL_GPIO_Init+0x1d6>
 80027a4:	2300      	movs	r3, #0
 80027a6:	697a      	ldr	r2, [r7, #20]
 80027a8:	f002 0203 	and.w	r2, r2, #3
 80027ac:	0092      	lsls	r2, r2, #2
 80027ae:	4093      	lsls	r3, r2
 80027b0:	693a      	ldr	r2, [r7, #16]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80027b6:	4937      	ldr	r1, [pc, #220]	; (8002894 <HAL_GPIO_Init+0x2c4>)
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	089b      	lsrs	r3, r3, #2
 80027bc:	3302      	adds	r3, #2
 80027be:	693a      	ldr	r2, [r7, #16]
 80027c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80027c4:	4b36      	ldr	r3, [pc, #216]	; (80028a0 <HAL_GPIO_Init+0x2d0>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	43db      	mvns	r3, r3
 80027ce:	693a      	ldr	r2, [r7, #16]
 80027d0:	4013      	ands	r3, r2
 80027d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d003      	beq.n	80027e8 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80027e0:	693a      	ldr	r2, [r7, #16]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80027e8:	4a2d      	ldr	r2, [pc, #180]	; (80028a0 <HAL_GPIO_Init+0x2d0>)
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80027ee:	4b2c      	ldr	r3, [pc, #176]	; (80028a0 <HAL_GPIO_Init+0x2d0>)
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	43db      	mvns	r3, r3
 80027f8:	693a      	ldr	r2, [r7, #16]
 80027fa:	4013      	ands	r3, r2
 80027fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d003      	beq.n	8002812 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800280a:	693a      	ldr	r2, [r7, #16]
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	4313      	orrs	r3, r2
 8002810:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002812:	4a23      	ldr	r2, [pc, #140]	; (80028a0 <HAL_GPIO_Init+0x2d0>)
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002818:	4b21      	ldr	r3, [pc, #132]	; (80028a0 <HAL_GPIO_Init+0x2d0>)
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	43db      	mvns	r3, r3
 8002822:	693a      	ldr	r2, [r7, #16]
 8002824:	4013      	ands	r3, r2
 8002826:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d003      	beq.n	800283c <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8002834:	693a      	ldr	r2, [r7, #16]
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	4313      	orrs	r3, r2
 800283a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800283c:	4a18      	ldr	r2, [pc, #96]	; (80028a0 <HAL_GPIO_Init+0x2d0>)
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002842:	4b17      	ldr	r3, [pc, #92]	; (80028a0 <HAL_GPIO_Init+0x2d0>)
 8002844:	68db      	ldr	r3, [r3, #12]
 8002846:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	43db      	mvns	r3, r3
 800284c:	693a      	ldr	r2, [r7, #16]
 800284e:	4013      	ands	r3, r2
 8002850:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d003      	beq.n	8002866 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800285e:	693a      	ldr	r2, [r7, #16]
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	4313      	orrs	r3, r2
 8002864:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002866:	4a0e      	ldr	r2, [pc, #56]	; (80028a0 <HAL_GPIO_Init+0x2d0>)
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	3301      	adds	r3, #1
 8002870:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	fa22 f303 	lsr.w	r3, r2, r3
 800287c:	2b00      	cmp	r3, #0
 800287e:	f47f aeaf 	bne.w	80025e0 <HAL_GPIO_Init+0x10>
  }
}
 8002882:	bf00      	nop
 8002884:	bf00      	nop
 8002886:	371c      	adds	r7, #28
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr
 8002890:	40021000 	.word	0x40021000
 8002894:	40010000 	.word	0x40010000
 8002898:	48000400 	.word	0x48000400
 800289c:	48000800 	.word	0x48000800
 80028a0:	40010400 	.word	0x40010400

080028a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	460b      	mov	r3, r1
 80028ae:	807b      	strh	r3, [r7, #2]
 80028b0:	4613      	mov	r3, r2
 80028b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028b4:	787b      	ldrb	r3, [r7, #1]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d003      	beq.n	80028c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80028ba:	887a      	ldrh	r2, [r7, #2]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80028c0:	e002      	b.n	80028c8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80028c2:	887a      	ldrh	r2, [r7, #2]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80028c8:	bf00      	nop
 80028ca:	370c      	adds	r7, #12
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr

080028d4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b085      	sub	sp, #20
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	460b      	mov	r3, r1
 80028de:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	695b      	ldr	r3, [r3, #20]
 80028e4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80028e6:	887a      	ldrh	r2, [r7, #2]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	4013      	ands	r3, r2
 80028ec:	041a      	lsls	r2, r3, #16
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	43d9      	mvns	r1, r3
 80028f2:	887b      	ldrh	r3, [r7, #2]
 80028f4:	400b      	ands	r3, r1
 80028f6:	431a      	orrs	r2, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	619a      	str	r2, [r3, #24]
}
 80028fc:	bf00      	nop
 80028fe:	3714      	adds	r7, #20
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr

08002908 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d101      	bne.n	800291a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e081      	b.n	8002a1e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002920:	b2db      	uxtb	r3, r3
 8002922:	2b00      	cmp	r3, #0
 8002924:	d106      	bne.n	8002934 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2200      	movs	r2, #0
 800292a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f7fe fa3a 	bl	8000da8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2224      	movs	r2, #36	; 0x24
 8002938:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f022 0201 	bic.w	r2, r2, #1
 800294a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	685a      	ldr	r2, [r3, #4]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002958:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	689a      	ldr	r2, [r3, #8]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002968:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	68db      	ldr	r3, [r3, #12]
 800296e:	2b01      	cmp	r3, #1
 8002970:	d107      	bne.n	8002982 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	689a      	ldr	r2, [r3, #8]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800297e:	609a      	str	r2, [r3, #8]
 8002980:	e006      	b.n	8002990 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	689a      	ldr	r2, [r3, #8]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800298e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	2b02      	cmp	r3, #2
 8002996:	d104      	bne.n	80029a2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80029a0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	687a      	ldr	r2, [r7, #4]
 80029aa:	6812      	ldr	r2, [r2, #0]
 80029ac:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80029b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029b4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	68da      	ldr	r2, [r3, #12]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80029c4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	691a      	ldr	r2, [r3, #16]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	695b      	ldr	r3, [r3, #20]
 80029ce:	ea42 0103 	orr.w	r1, r2, r3
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	699b      	ldr	r3, [r3, #24]
 80029d6:	021a      	lsls	r2, r3, #8
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	430a      	orrs	r2, r1
 80029de:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	69d9      	ldr	r1, [r3, #28]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6a1a      	ldr	r2, [r3, #32]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	430a      	orrs	r2, r1
 80029ee:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f042 0201 	orr.w	r2, r2, #1
 80029fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2220      	movs	r2, #32
 8002a0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3708      	adds	r7, #8
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002a26:	b480      	push	{r7}
 8002a28:	b083      	sub	sp, #12
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
 8002a2e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a36:	b2db      	uxtb	r3, r3
 8002a38:	2b20      	cmp	r3, #32
 8002a3a:	d138      	bne.n	8002aae <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d101      	bne.n	8002a4a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002a46:	2302      	movs	r3, #2
 8002a48:	e032      	b.n	8002ab0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2224      	movs	r2, #36	; 0x24
 8002a56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 0201 	bic.w	r2, r2, #1
 8002a68:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002a78:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	6819      	ldr	r1, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	683a      	ldr	r2, [r7, #0]
 8002a86:	430a      	orrs	r2, r1
 8002a88:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f042 0201 	orr.w	r2, r2, #1
 8002a98:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2220      	movs	r2, #32
 8002a9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	e000      	b.n	8002ab0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002aae:	2302      	movs	r3, #2
  }
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b085      	sub	sp, #20
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	2b20      	cmp	r3, #32
 8002ad0:	d139      	bne.n	8002b46 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d101      	bne.n	8002ae0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002adc:	2302      	movs	r3, #2
 8002ade:	e033      	b.n	8002b48 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2224      	movs	r2, #36	; 0x24
 8002aec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f022 0201 	bic.w	r2, r2, #1
 8002afe:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002b0e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	021b      	lsls	r3, r3, #8
 8002b14:	68fa      	ldr	r2, [r7, #12]
 8002b16:	4313      	orrs	r3, r2
 8002b18:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	68fa      	ldr	r2, [r7, #12]
 8002b20:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f042 0201 	orr.w	r2, r2, #1
 8002b30:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2220      	movs	r2, #32
 8002b36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002b42:	2300      	movs	r3, #0
 8002b44:	e000      	b.n	8002b48 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002b46:	2302      	movs	r3, #2
  }
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3714      	adds	r7, #20
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr

08002b54 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002b54:	b480      	push	{r7}
 8002b56:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b58:	4b05      	ldr	r3, [pc, #20]	; (8002b70 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a04      	ldr	r2, [pc, #16]	; (8002b70 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002b5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b62:	6013      	str	r3, [r2, #0]
}
 8002b64:	bf00      	nop
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	40007000 	.word	0x40007000

08002b74 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002b78:	4b04      	ldr	r3, [pc, #16]	; (8002b8c <HAL_PWREx_GetVoltageRange+0x18>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr
 8002b8a:	bf00      	nop
 8002b8c:	40007000 	.word	0x40007000

08002b90 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b085      	sub	sp, #20
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b9e:	d130      	bne.n	8002c02 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ba0:	4b23      	ldr	r3, [pc, #140]	; (8002c30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002ba8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002bac:	d038      	beq.n	8002c20 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002bae:	4b20      	ldr	r3, [pc, #128]	; (8002c30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002bb6:	4a1e      	ldr	r2, [pc, #120]	; (8002c30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bb8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002bbc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002bbe:	4b1d      	ldr	r3, [pc, #116]	; (8002c34 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2232      	movs	r2, #50	; 0x32
 8002bc4:	fb02 f303 	mul.w	r3, r2, r3
 8002bc8:	4a1b      	ldr	r2, [pc, #108]	; (8002c38 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002bca:	fba2 2303 	umull	r2, r3, r2, r3
 8002bce:	0c9b      	lsrs	r3, r3, #18
 8002bd0:	3301      	adds	r3, #1
 8002bd2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002bd4:	e002      	b.n	8002bdc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	3b01      	subs	r3, #1
 8002bda:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002bdc:	4b14      	ldr	r3, [pc, #80]	; (8002c30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bde:	695b      	ldr	r3, [r3, #20]
 8002be0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002be4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002be8:	d102      	bne.n	8002bf0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d1f2      	bne.n	8002bd6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002bf0:	4b0f      	ldr	r3, [pc, #60]	; (8002c30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bf2:	695b      	ldr	r3, [r3, #20]
 8002bf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bf8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bfc:	d110      	bne.n	8002c20 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	e00f      	b.n	8002c22 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002c02:	4b0b      	ldr	r3, [pc, #44]	; (8002c30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002c0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c0e:	d007      	beq.n	8002c20 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002c10:	4b07      	ldr	r3, [pc, #28]	; (8002c30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002c18:	4a05      	ldr	r2, [pc, #20]	; (8002c30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c1e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3714      	adds	r7, #20
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop
 8002c30:	40007000 	.word	0x40007000
 8002c34:	20000010 	.word	0x20000010
 8002c38:	431bde83 	.word	0x431bde83

08002c3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b088      	sub	sp, #32
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d102      	bne.n	8002c50 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	f000 bc11 	b.w	8003472 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c50:	4ba0      	ldr	r3, [pc, #640]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	f003 030c 	and.w	r3, r3, #12
 8002c58:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c5a:	4b9e      	ldr	r3, [pc, #632]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002c5c:	68db      	ldr	r3, [r3, #12]
 8002c5e:	f003 0303 	and.w	r3, r3, #3
 8002c62:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0310 	and.w	r3, r3, #16
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	f000 80e4 	beq.w	8002e3a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d007      	beq.n	8002c88 <HAL_RCC_OscConfig+0x4c>
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	2b0c      	cmp	r3, #12
 8002c7c:	f040 808b 	bne.w	8002d96 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	f040 8087 	bne.w	8002d96 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c88:	4b92      	ldr	r3, [pc, #584]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0302 	and.w	r3, r3, #2
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d005      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x64>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	699b      	ldr	r3, [r3, #24]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d101      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e3e8      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6a1a      	ldr	r2, [r3, #32]
 8002ca4:	4b8b      	ldr	r3, [pc, #556]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0308 	and.w	r3, r3, #8
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d004      	beq.n	8002cba <HAL_RCC_OscConfig+0x7e>
 8002cb0:	4b88      	ldr	r3, [pc, #544]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cb8:	e005      	b.n	8002cc6 <HAL_RCC_OscConfig+0x8a>
 8002cba:	4b86      	ldr	r3, [pc, #536]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002cbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cc0:	091b      	lsrs	r3, r3, #4
 8002cc2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d223      	bcs.n	8002d12 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a1b      	ldr	r3, [r3, #32]
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f000 fdaa 	bl	8003828 <RCC_SetFlashLatencyFromMSIRange>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d001      	beq.n	8002cde <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e3c9      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cde:	4b7d      	ldr	r3, [pc, #500]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a7c      	ldr	r2, [pc, #496]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002ce4:	f043 0308 	orr.w	r3, r3, #8
 8002ce8:	6013      	str	r3, [r2, #0]
 8002cea:	4b7a      	ldr	r3, [pc, #488]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6a1b      	ldr	r3, [r3, #32]
 8002cf6:	4977      	ldr	r1, [pc, #476]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cfc:	4b75      	ldr	r3, [pc, #468]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	69db      	ldr	r3, [r3, #28]
 8002d08:	021b      	lsls	r3, r3, #8
 8002d0a:	4972      	ldr	r1, [pc, #456]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	604b      	str	r3, [r1, #4]
 8002d10:	e025      	b.n	8002d5e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d12:	4b70      	ldr	r3, [pc, #448]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a6f      	ldr	r2, [pc, #444]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002d18:	f043 0308 	orr.w	r3, r3, #8
 8002d1c:	6013      	str	r3, [r2, #0]
 8002d1e:	4b6d      	ldr	r3, [pc, #436]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a1b      	ldr	r3, [r3, #32]
 8002d2a:	496a      	ldr	r1, [pc, #424]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d30:	4b68      	ldr	r3, [pc, #416]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	69db      	ldr	r3, [r3, #28]
 8002d3c:	021b      	lsls	r3, r3, #8
 8002d3e:	4965      	ldr	r1, [pc, #404]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002d40:	4313      	orrs	r3, r2
 8002d42:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d44:	69bb      	ldr	r3, [r7, #24]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d109      	bne.n	8002d5e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6a1b      	ldr	r3, [r3, #32]
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f000 fd6a 	bl	8003828 <RCC_SetFlashLatencyFromMSIRange>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d001      	beq.n	8002d5e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e389      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d5e:	f000 fc6f 	bl	8003640 <HAL_RCC_GetSysClockFreq>
 8002d62:	4602      	mov	r2, r0
 8002d64:	4b5b      	ldr	r3, [pc, #364]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	091b      	lsrs	r3, r3, #4
 8002d6a:	f003 030f 	and.w	r3, r3, #15
 8002d6e:	495a      	ldr	r1, [pc, #360]	; (8002ed8 <HAL_RCC_OscConfig+0x29c>)
 8002d70:	5ccb      	ldrb	r3, [r1, r3]
 8002d72:	f003 031f 	and.w	r3, r3, #31
 8002d76:	fa22 f303 	lsr.w	r3, r2, r3
 8002d7a:	4a58      	ldr	r2, [pc, #352]	; (8002edc <HAL_RCC_OscConfig+0x2a0>)
 8002d7c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002d7e:	4b58      	ldr	r3, [pc, #352]	; (8002ee0 <HAL_RCC_OscConfig+0x2a4>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7fe f93c 	bl	8001000 <HAL_InitTick>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002d8c:	7bfb      	ldrb	r3, [r7, #15]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d052      	beq.n	8002e38 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002d92:	7bfb      	ldrb	r3, [r7, #15]
 8002d94:	e36d      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	699b      	ldr	r3, [r3, #24]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d032      	beq.n	8002e04 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002d9e:	4b4d      	ldr	r3, [pc, #308]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a4c      	ldr	r2, [pc, #304]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002da4:	f043 0301 	orr.w	r3, r3, #1
 8002da8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002daa:	f7fe fa89 	bl	80012c0 <HAL_GetTick>
 8002dae:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002db0:	e008      	b.n	8002dc4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002db2:	f7fe fa85 	bl	80012c0 <HAL_GetTick>
 8002db6:	4602      	mov	r2, r0
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	2b02      	cmp	r3, #2
 8002dbe:	d901      	bls.n	8002dc4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002dc0:	2303      	movs	r3, #3
 8002dc2:	e356      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002dc4:	4b43      	ldr	r3, [pc, #268]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f003 0302 	and.w	r3, r3, #2
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d0f0      	beq.n	8002db2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002dd0:	4b40      	ldr	r3, [pc, #256]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a3f      	ldr	r2, [pc, #252]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002dd6:	f043 0308 	orr.w	r3, r3, #8
 8002dda:	6013      	str	r3, [r2, #0]
 8002ddc:	4b3d      	ldr	r3, [pc, #244]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6a1b      	ldr	r3, [r3, #32]
 8002de8:	493a      	ldr	r1, [pc, #232]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002dea:	4313      	orrs	r3, r2
 8002dec:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002dee:	4b39      	ldr	r3, [pc, #228]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	69db      	ldr	r3, [r3, #28]
 8002dfa:	021b      	lsls	r3, r3, #8
 8002dfc:	4935      	ldr	r1, [pc, #212]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	604b      	str	r3, [r1, #4]
 8002e02:	e01a      	b.n	8002e3a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002e04:	4b33      	ldr	r3, [pc, #204]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a32      	ldr	r2, [pc, #200]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002e0a:	f023 0301 	bic.w	r3, r3, #1
 8002e0e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e10:	f7fe fa56 	bl	80012c0 <HAL_GetTick>
 8002e14:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e16:	e008      	b.n	8002e2a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e18:	f7fe fa52 	bl	80012c0 <HAL_GetTick>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	2b02      	cmp	r3, #2
 8002e24:	d901      	bls.n	8002e2a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002e26:	2303      	movs	r3, #3
 8002e28:	e323      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e2a:	4b2a      	ldr	r3, [pc, #168]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0302 	and.w	r3, r3, #2
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d1f0      	bne.n	8002e18 <HAL_RCC_OscConfig+0x1dc>
 8002e36:	e000      	b.n	8002e3a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e38:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 0301 	and.w	r3, r3, #1
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d073      	beq.n	8002f2e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	2b08      	cmp	r3, #8
 8002e4a:	d005      	beq.n	8002e58 <HAL_RCC_OscConfig+0x21c>
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	2b0c      	cmp	r3, #12
 8002e50:	d10e      	bne.n	8002e70 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	2b03      	cmp	r3, #3
 8002e56:	d10b      	bne.n	8002e70 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e58:	4b1e      	ldr	r3, [pc, #120]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d063      	beq.n	8002f2c <HAL_RCC_OscConfig+0x2f0>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d15f      	bne.n	8002f2c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e300      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e78:	d106      	bne.n	8002e88 <HAL_RCC_OscConfig+0x24c>
 8002e7a:	4b16      	ldr	r3, [pc, #88]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a15      	ldr	r2, [pc, #84]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002e80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e84:	6013      	str	r3, [r2, #0]
 8002e86:	e01d      	b.n	8002ec4 <HAL_RCC_OscConfig+0x288>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e90:	d10c      	bne.n	8002eac <HAL_RCC_OscConfig+0x270>
 8002e92:	4b10      	ldr	r3, [pc, #64]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a0f      	ldr	r2, [pc, #60]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002e98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e9c:	6013      	str	r3, [r2, #0]
 8002e9e:	4b0d      	ldr	r3, [pc, #52]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a0c      	ldr	r2, [pc, #48]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002ea4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ea8:	6013      	str	r3, [r2, #0]
 8002eaa:	e00b      	b.n	8002ec4 <HAL_RCC_OscConfig+0x288>
 8002eac:	4b09      	ldr	r3, [pc, #36]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a08      	ldr	r2, [pc, #32]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002eb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002eb6:	6013      	str	r3, [r2, #0]
 8002eb8:	4b06      	ldr	r3, [pc, #24]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a05      	ldr	r2, [pc, #20]	; (8002ed4 <HAL_RCC_OscConfig+0x298>)
 8002ebe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ec2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d01b      	beq.n	8002f04 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ecc:	f7fe f9f8 	bl	80012c0 <HAL_GetTick>
 8002ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ed2:	e010      	b.n	8002ef6 <HAL_RCC_OscConfig+0x2ba>
 8002ed4:	40021000 	.word	0x40021000
 8002ed8:	08008330 	.word	0x08008330
 8002edc:	20000010 	.word	0x20000010
 8002ee0:	20000014 	.word	0x20000014
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ee4:	f7fe f9ec 	bl	80012c0 <HAL_GetTick>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	2b64      	cmp	r3, #100	; 0x64
 8002ef0:	d901      	bls.n	8002ef6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	e2bd      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ef6:	4baf      	ldr	r3, [pc, #700]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d0f0      	beq.n	8002ee4 <HAL_RCC_OscConfig+0x2a8>
 8002f02:	e014      	b.n	8002f2e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f04:	f7fe f9dc 	bl	80012c0 <HAL_GetTick>
 8002f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f0a:	e008      	b.n	8002f1e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f0c:	f7fe f9d8 	bl	80012c0 <HAL_GetTick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	2b64      	cmp	r3, #100	; 0x64
 8002f18:	d901      	bls.n	8002f1e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002f1a:	2303      	movs	r3, #3
 8002f1c:	e2a9      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f1e:	4ba5      	ldr	r3, [pc, #660]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d1f0      	bne.n	8002f0c <HAL_RCC_OscConfig+0x2d0>
 8002f2a:	e000      	b.n	8002f2e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0302 	and.w	r3, r3, #2
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d060      	beq.n	8002ffc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002f3a:	69bb      	ldr	r3, [r7, #24]
 8002f3c:	2b04      	cmp	r3, #4
 8002f3e:	d005      	beq.n	8002f4c <HAL_RCC_OscConfig+0x310>
 8002f40:	69bb      	ldr	r3, [r7, #24]
 8002f42:	2b0c      	cmp	r3, #12
 8002f44:	d119      	bne.n	8002f7a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d116      	bne.n	8002f7a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f4c:	4b99      	ldr	r3, [pc, #612]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d005      	beq.n	8002f64 <HAL_RCC_OscConfig+0x328>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d101      	bne.n	8002f64 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e286      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f64:	4b93      	ldr	r3, [pc, #588]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	061b      	lsls	r3, r3, #24
 8002f72:	4990      	ldr	r1, [pc, #576]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8002f74:	4313      	orrs	r3, r2
 8002f76:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f78:	e040      	b.n	8002ffc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d023      	beq.n	8002fca <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f82:	4b8c      	ldr	r3, [pc, #560]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a8b      	ldr	r2, [pc, #556]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8002f88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f8e:	f7fe f997 	bl	80012c0 <HAL_GetTick>
 8002f92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f94:	e008      	b.n	8002fa8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f96:	f7fe f993 	bl	80012c0 <HAL_GetTick>
 8002f9a:	4602      	mov	r2, r0
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	d901      	bls.n	8002fa8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002fa4:	2303      	movs	r3, #3
 8002fa6:	e264      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fa8:	4b82      	ldr	r3, [pc, #520]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d0f0      	beq.n	8002f96 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fb4:	4b7f      	ldr	r3, [pc, #508]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	691b      	ldr	r3, [r3, #16]
 8002fc0:	061b      	lsls	r3, r3, #24
 8002fc2:	497c      	ldr	r1, [pc, #496]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	604b      	str	r3, [r1, #4]
 8002fc8:	e018      	b.n	8002ffc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fca:	4b7a      	ldr	r3, [pc, #488]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a79      	ldr	r2, [pc, #484]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8002fd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002fd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fd6:	f7fe f973 	bl	80012c0 <HAL_GetTick>
 8002fda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002fdc:	e008      	b.n	8002ff0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fde:	f7fe f96f 	bl	80012c0 <HAL_GetTick>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	2b02      	cmp	r3, #2
 8002fea:	d901      	bls.n	8002ff0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002fec:	2303      	movs	r3, #3
 8002fee:	e240      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ff0:	4b70      	ldr	r3, [pc, #448]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d1f0      	bne.n	8002fde <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0308 	and.w	r3, r3, #8
 8003004:	2b00      	cmp	r3, #0
 8003006:	d03c      	beq.n	8003082 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	695b      	ldr	r3, [r3, #20]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d01c      	beq.n	800304a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003010:	4b68      	ldr	r3, [pc, #416]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8003012:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003016:	4a67      	ldr	r2, [pc, #412]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8003018:	f043 0301 	orr.w	r3, r3, #1
 800301c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003020:	f7fe f94e 	bl	80012c0 <HAL_GetTick>
 8003024:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003026:	e008      	b.n	800303a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003028:	f7fe f94a 	bl	80012c0 <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	2b02      	cmp	r3, #2
 8003034:	d901      	bls.n	800303a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e21b      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800303a:	4b5e      	ldr	r3, [pc, #376]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 800303c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003040:	f003 0302 	and.w	r3, r3, #2
 8003044:	2b00      	cmp	r3, #0
 8003046:	d0ef      	beq.n	8003028 <HAL_RCC_OscConfig+0x3ec>
 8003048:	e01b      	b.n	8003082 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800304a:	4b5a      	ldr	r3, [pc, #360]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 800304c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003050:	4a58      	ldr	r2, [pc, #352]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8003052:	f023 0301 	bic.w	r3, r3, #1
 8003056:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800305a:	f7fe f931 	bl	80012c0 <HAL_GetTick>
 800305e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003060:	e008      	b.n	8003074 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003062:	f7fe f92d 	bl	80012c0 <HAL_GetTick>
 8003066:	4602      	mov	r2, r0
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	2b02      	cmp	r3, #2
 800306e:	d901      	bls.n	8003074 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	e1fe      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003074:	4b4f      	ldr	r3, [pc, #316]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8003076:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800307a:	f003 0302 	and.w	r3, r3, #2
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1ef      	bne.n	8003062 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0304 	and.w	r3, r3, #4
 800308a:	2b00      	cmp	r3, #0
 800308c:	f000 80a6 	beq.w	80031dc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003090:	2300      	movs	r3, #0
 8003092:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003094:	4b47      	ldr	r3, [pc, #284]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8003096:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003098:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800309c:	2b00      	cmp	r3, #0
 800309e:	d10d      	bne.n	80030bc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030a0:	4b44      	ldr	r3, [pc, #272]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 80030a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030a4:	4a43      	ldr	r2, [pc, #268]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 80030a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030aa:	6593      	str	r3, [r2, #88]	; 0x58
 80030ac:	4b41      	ldr	r3, [pc, #260]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 80030ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030b4:	60bb      	str	r3, [r7, #8]
 80030b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030b8:	2301      	movs	r3, #1
 80030ba:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030bc:	4b3e      	ldr	r3, [pc, #248]	; (80031b8 <HAL_RCC_OscConfig+0x57c>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d118      	bne.n	80030fa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030c8:	4b3b      	ldr	r3, [pc, #236]	; (80031b8 <HAL_RCC_OscConfig+0x57c>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a3a      	ldr	r2, [pc, #232]	; (80031b8 <HAL_RCC_OscConfig+0x57c>)
 80030ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030d2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030d4:	f7fe f8f4 	bl	80012c0 <HAL_GetTick>
 80030d8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030da:	e008      	b.n	80030ee <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030dc:	f7fe f8f0 	bl	80012c0 <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	d901      	bls.n	80030ee <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e1c1      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030ee:	4b32      	ldr	r3, [pc, #200]	; (80031b8 <HAL_RCC_OscConfig+0x57c>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d0f0      	beq.n	80030dc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d108      	bne.n	8003114 <HAL_RCC_OscConfig+0x4d8>
 8003102:	4b2c      	ldr	r3, [pc, #176]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8003104:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003108:	4a2a      	ldr	r2, [pc, #168]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 800310a:	f043 0301 	orr.w	r3, r3, #1
 800310e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003112:	e024      	b.n	800315e <HAL_RCC_OscConfig+0x522>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	2b05      	cmp	r3, #5
 800311a:	d110      	bne.n	800313e <HAL_RCC_OscConfig+0x502>
 800311c:	4b25      	ldr	r3, [pc, #148]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 800311e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003122:	4a24      	ldr	r2, [pc, #144]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8003124:	f043 0304 	orr.w	r3, r3, #4
 8003128:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800312c:	4b21      	ldr	r3, [pc, #132]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 800312e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003132:	4a20      	ldr	r2, [pc, #128]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8003134:	f043 0301 	orr.w	r3, r3, #1
 8003138:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800313c:	e00f      	b.n	800315e <HAL_RCC_OscConfig+0x522>
 800313e:	4b1d      	ldr	r3, [pc, #116]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8003140:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003144:	4a1b      	ldr	r2, [pc, #108]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8003146:	f023 0301 	bic.w	r3, r3, #1
 800314a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800314e:	4b19      	ldr	r3, [pc, #100]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8003150:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003154:	4a17      	ldr	r2, [pc, #92]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8003156:	f023 0304 	bic.w	r3, r3, #4
 800315a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d016      	beq.n	8003194 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003166:	f7fe f8ab 	bl	80012c0 <HAL_GetTick>
 800316a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800316c:	e00a      	b.n	8003184 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800316e:	f7fe f8a7 	bl	80012c0 <HAL_GetTick>
 8003172:	4602      	mov	r2, r0
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	1ad3      	subs	r3, r2, r3
 8003178:	f241 3288 	movw	r2, #5000	; 0x1388
 800317c:	4293      	cmp	r3, r2
 800317e:	d901      	bls.n	8003184 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003180:	2303      	movs	r3, #3
 8003182:	e176      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003184:	4b0b      	ldr	r3, [pc, #44]	; (80031b4 <HAL_RCC_OscConfig+0x578>)
 8003186:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800318a:	f003 0302 	and.w	r3, r3, #2
 800318e:	2b00      	cmp	r3, #0
 8003190:	d0ed      	beq.n	800316e <HAL_RCC_OscConfig+0x532>
 8003192:	e01a      	b.n	80031ca <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003194:	f7fe f894 	bl	80012c0 <HAL_GetTick>
 8003198:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800319a:	e00f      	b.n	80031bc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800319c:	f7fe f890 	bl	80012c0 <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d906      	bls.n	80031bc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e15f      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
 80031b2:	bf00      	nop
 80031b4:	40021000 	.word	0x40021000
 80031b8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80031bc:	4baa      	ldr	r3, [pc, #680]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 80031be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031c2:	f003 0302 	and.w	r3, r3, #2
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d1e8      	bne.n	800319c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031ca:	7ffb      	ldrb	r3, [r7, #31]
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	d105      	bne.n	80031dc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031d0:	4ba5      	ldr	r3, [pc, #660]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 80031d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031d4:	4aa4      	ldr	r2, [pc, #656]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 80031d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031da:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0320 	and.w	r3, r3, #32
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d03c      	beq.n	8003262 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d01c      	beq.n	800322a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80031f0:	4b9d      	ldr	r3, [pc, #628]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 80031f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031f6:	4a9c      	ldr	r2, [pc, #624]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 80031f8:	f043 0301 	orr.w	r3, r3, #1
 80031fc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003200:	f7fe f85e 	bl	80012c0 <HAL_GetTick>
 8003204:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003206:	e008      	b.n	800321a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003208:	f7fe f85a 	bl	80012c0 <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	2b02      	cmp	r3, #2
 8003214:	d901      	bls.n	800321a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e12b      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800321a:	4b93      	ldr	r3, [pc, #588]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 800321c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003220:	f003 0302 	and.w	r3, r3, #2
 8003224:	2b00      	cmp	r3, #0
 8003226:	d0ef      	beq.n	8003208 <HAL_RCC_OscConfig+0x5cc>
 8003228:	e01b      	b.n	8003262 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800322a:	4b8f      	ldr	r3, [pc, #572]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 800322c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003230:	4a8d      	ldr	r2, [pc, #564]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 8003232:	f023 0301 	bic.w	r3, r3, #1
 8003236:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800323a:	f7fe f841 	bl	80012c0 <HAL_GetTick>
 800323e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003240:	e008      	b.n	8003254 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003242:	f7fe f83d 	bl	80012c0 <HAL_GetTick>
 8003246:	4602      	mov	r2, r0
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	2b02      	cmp	r3, #2
 800324e:	d901      	bls.n	8003254 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003250:	2303      	movs	r3, #3
 8003252:	e10e      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003254:	4b84      	ldr	r3, [pc, #528]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 8003256:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800325a:	f003 0302 	and.w	r3, r3, #2
 800325e:	2b00      	cmp	r3, #0
 8003260:	d1ef      	bne.n	8003242 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003266:	2b00      	cmp	r3, #0
 8003268:	f000 8102 	beq.w	8003470 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003270:	2b02      	cmp	r3, #2
 8003272:	f040 80c5 	bne.w	8003400 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003276:	4b7c      	ldr	r3, [pc, #496]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	f003 0203 	and.w	r2, r3, #3
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003286:	429a      	cmp	r2, r3
 8003288:	d12c      	bne.n	80032e4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003294:	3b01      	subs	r3, #1
 8003296:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003298:	429a      	cmp	r2, r3
 800329a:	d123      	bne.n	80032e4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032a6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d11b      	bne.n	80032e4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032b6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80032b8:	429a      	cmp	r2, r3
 80032ba:	d113      	bne.n	80032e4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032c6:	085b      	lsrs	r3, r3, #1
 80032c8:	3b01      	subs	r3, #1
 80032ca:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d109      	bne.n	80032e4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032da:	085b      	lsrs	r3, r3, #1
 80032dc:	3b01      	subs	r3, #1
 80032de:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d067      	beq.n	80033b4 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032e4:	69bb      	ldr	r3, [r7, #24]
 80032e6:	2b0c      	cmp	r3, #12
 80032e8:	d062      	beq.n	80033b0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80032ea:	4b5f      	ldr	r3, [pc, #380]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d001      	beq.n	80032fa <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e0bb      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80032fa:	4b5b      	ldr	r3, [pc, #364]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a5a      	ldr	r2, [pc, #360]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 8003300:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003304:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003306:	f7fd ffdb 	bl	80012c0 <HAL_GetTick>
 800330a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800330c:	e008      	b.n	8003320 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800330e:	f7fd ffd7 	bl	80012c0 <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d901      	bls.n	8003320 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e0a8      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003320:	4b51      	ldr	r3, [pc, #324]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d1f0      	bne.n	800330e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800332c:	4b4e      	ldr	r3, [pc, #312]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 800332e:	68da      	ldr	r2, [r3, #12]
 8003330:	4b4e      	ldr	r3, [pc, #312]	; (800346c <HAL_RCC_OscConfig+0x830>)
 8003332:	4013      	ands	r3, r2
 8003334:	687a      	ldr	r2, [r7, #4]
 8003336:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800333c:	3a01      	subs	r2, #1
 800333e:	0112      	lsls	r2, r2, #4
 8003340:	4311      	orrs	r1, r2
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003346:	0212      	lsls	r2, r2, #8
 8003348:	4311      	orrs	r1, r2
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800334e:	0852      	lsrs	r2, r2, #1
 8003350:	3a01      	subs	r2, #1
 8003352:	0552      	lsls	r2, r2, #21
 8003354:	4311      	orrs	r1, r2
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800335a:	0852      	lsrs	r2, r2, #1
 800335c:	3a01      	subs	r2, #1
 800335e:	0652      	lsls	r2, r2, #25
 8003360:	4311      	orrs	r1, r2
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003366:	06d2      	lsls	r2, r2, #27
 8003368:	430a      	orrs	r2, r1
 800336a:	493f      	ldr	r1, [pc, #252]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 800336c:	4313      	orrs	r3, r2
 800336e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003370:	4b3d      	ldr	r3, [pc, #244]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a3c      	ldr	r2, [pc, #240]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 8003376:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800337a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800337c:	4b3a      	ldr	r3, [pc, #232]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	4a39      	ldr	r2, [pc, #228]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 8003382:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003386:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003388:	f7fd ff9a 	bl	80012c0 <HAL_GetTick>
 800338c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800338e:	e008      	b.n	80033a2 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003390:	f7fd ff96 	bl	80012c0 <HAL_GetTick>
 8003394:	4602      	mov	r2, r0
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	2b02      	cmp	r3, #2
 800339c:	d901      	bls.n	80033a2 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e067      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033a2:	4b31      	ldr	r3, [pc, #196]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d0f0      	beq.n	8003390 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80033ae:	e05f      	b.n	8003470 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e05e      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033b4:	4b2c      	ldr	r3, [pc, #176]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d157      	bne.n	8003470 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80033c0:	4b29      	ldr	r3, [pc, #164]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a28      	ldr	r2, [pc, #160]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 80033c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80033ca:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80033cc:	4b26      	ldr	r3, [pc, #152]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	4a25      	ldr	r2, [pc, #148]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 80033d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80033d6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80033d8:	f7fd ff72 	bl	80012c0 <HAL_GetTick>
 80033dc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033de:	e008      	b.n	80033f2 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033e0:	f7fd ff6e 	bl	80012c0 <HAL_GetTick>
 80033e4:	4602      	mov	r2, r0
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	1ad3      	subs	r3, r2, r3
 80033ea:	2b02      	cmp	r3, #2
 80033ec:	d901      	bls.n	80033f2 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 80033ee:	2303      	movs	r3, #3
 80033f0:	e03f      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033f2:	4b1d      	ldr	r3, [pc, #116]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d0f0      	beq.n	80033e0 <HAL_RCC_OscConfig+0x7a4>
 80033fe:	e037      	b.n	8003470 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	2b0c      	cmp	r3, #12
 8003404:	d02d      	beq.n	8003462 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003406:	4b18      	ldr	r3, [pc, #96]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a17      	ldr	r2, [pc, #92]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 800340c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003410:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003412:	4b15      	ldr	r3, [pc, #84]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d105      	bne.n	800342a <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800341e:	4b12      	ldr	r3, [pc, #72]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 8003420:	68db      	ldr	r3, [r3, #12]
 8003422:	4a11      	ldr	r2, [pc, #68]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 8003424:	f023 0303 	bic.w	r3, r3, #3
 8003428:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800342a:	4b0f      	ldr	r3, [pc, #60]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 800342c:	68db      	ldr	r3, [r3, #12]
 800342e:	4a0e      	ldr	r2, [pc, #56]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 8003430:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003434:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003438:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800343a:	f7fd ff41 	bl	80012c0 <HAL_GetTick>
 800343e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003440:	e008      	b.n	8003454 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003442:	f7fd ff3d 	bl	80012c0 <HAL_GetTick>
 8003446:	4602      	mov	r2, r0
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	1ad3      	subs	r3, r2, r3
 800344c:	2b02      	cmp	r3, #2
 800344e:	d901      	bls.n	8003454 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8003450:	2303      	movs	r3, #3
 8003452:	e00e      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003454:	4b04      	ldr	r3, [pc, #16]	; (8003468 <HAL_RCC_OscConfig+0x82c>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d1f0      	bne.n	8003442 <HAL_RCC_OscConfig+0x806>
 8003460:	e006      	b.n	8003470 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e005      	b.n	8003472 <HAL_RCC_OscConfig+0x836>
 8003466:	bf00      	nop
 8003468:	40021000 	.word	0x40021000
 800346c:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8003470:	2300      	movs	r3, #0
}
 8003472:	4618      	mov	r0, r3
 8003474:	3720      	adds	r7, #32
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop

0800347c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b084      	sub	sp, #16
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
 8003484:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d101      	bne.n	8003490 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	e0c8      	b.n	8003622 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003490:	4b66      	ldr	r3, [pc, #408]	; (800362c <HAL_RCC_ClockConfig+0x1b0>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0307 	and.w	r3, r3, #7
 8003498:	683a      	ldr	r2, [r7, #0]
 800349a:	429a      	cmp	r2, r3
 800349c:	d910      	bls.n	80034c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800349e:	4b63      	ldr	r3, [pc, #396]	; (800362c <HAL_RCC_ClockConfig+0x1b0>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f023 0207 	bic.w	r2, r3, #7
 80034a6:	4961      	ldr	r1, [pc, #388]	; (800362c <HAL_RCC_ClockConfig+0x1b0>)
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ae:	4b5f      	ldr	r3, [pc, #380]	; (800362c <HAL_RCC_ClockConfig+0x1b0>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0307 	and.w	r3, r3, #7
 80034b6:	683a      	ldr	r2, [r7, #0]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d001      	beq.n	80034c0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e0b0      	b.n	8003622 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0301 	and.w	r3, r3, #1
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d04c      	beq.n	8003566 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	2b03      	cmp	r3, #3
 80034d2:	d107      	bne.n	80034e4 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034d4:	4b56      	ldr	r3, [pc, #344]	; (8003630 <HAL_RCC_ClockConfig+0x1b4>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d121      	bne.n	8003524 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e09e      	b.n	8003622 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d107      	bne.n	80034fc <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034ec:	4b50      	ldr	r3, [pc, #320]	; (8003630 <HAL_RCC_ClockConfig+0x1b4>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d115      	bne.n	8003524 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e092      	b.n	8003622 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d107      	bne.n	8003514 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003504:	4b4a      	ldr	r3, [pc, #296]	; (8003630 <HAL_RCC_ClockConfig+0x1b4>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f003 0302 	and.w	r3, r3, #2
 800350c:	2b00      	cmp	r3, #0
 800350e:	d109      	bne.n	8003524 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e086      	b.n	8003622 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003514:	4b46      	ldr	r3, [pc, #280]	; (8003630 <HAL_RCC_ClockConfig+0x1b4>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800351c:	2b00      	cmp	r3, #0
 800351e:	d101      	bne.n	8003524 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e07e      	b.n	8003622 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003524:	4b42      	ldr	r3, [pc, #264]	; (8003630 <HAL_RCC_ClockConfig+0x1b4>)
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	f023 0203 	bic.w	r2, r3, #3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	493f      	ldr	r1, [pc, #252]	; (8003630 <HAL_RCC_ClockConfig+0x1b4>)
 8003532:	4313      	orrs	r3, r2
 8003534:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003536:	f7fd fec3 	bl	80012c0 <HAL_GetTick>
 800353a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800353c:	e00a      	b.n	8003554 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800353e:	f7fd febf 	bl	80012c0 <HAL_GetTick>
 8003542:	4602      	mov	r2, r0
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	1ad3      	subs	r3, r2, r3
 8003548:	f241 3288 	movw	r2, #5000	; 0x1388
 800354c:	4293      	cmp	r3, r2
 800354e:	d901      	bls.n	8003554 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003550:	2303      	movs	r3, #3
 8003552:	e066      	b.n	8003622 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003554:	4b36      	ldr	r3, [pc, #216]	; (8003630 <HAL_RCC_ClockConfig+0x1b4>)
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	f003 020c 	and.w	r2, r3, #12
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	009b      	lsls	r3, r3, #2
 8003562:	429a      	cmp	r2, r3
 8003564:	d1eb      	bne.n	800353e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0302 	and.w	r3, r3, #2
 800356e:	2b00      	cmp	r3, #0
 8003570:	d008      	beq.n	8003584 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003572:	4b2f      	ldr	r3, [pc, #188]	; (8003630 <HAL_RCC_ClockConfig+0x1b4>)
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	492c      	ldr	r1, [pc, #176]	; (8003630 <HAL_RCC_ClockConfig+0x1b4>)
 8003580:	4313      	orrs	r3, r2
 8003582:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003584:	4b29      	ldr	r3, [pc, #164]	; (800362c <HAL_RCC_ClockConfig+0x1b0>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0307 	and.w	r3, r3, #7
 800358c:	683a      	ldr	r2, [r7, #0]
 800358e:	429a      	cmp	r2, r3
 8003590:	d210      	bcs.n	80035b4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003592:	4b26      	ldr	r3, [pc, #152]	; (800362c <HAL_RCC_ClockConfig+0x1b0>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f023 0207 	bic.w	r2, r3, #7
 800359a:	4924      	ldr	r1, [pc, #144]	; (800362c <HAL_RCC_ClockConfig+0x1b0>)
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	4313      	orrs	r3, r2
 80035a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035a2:	4b22      	ldr	r3, [pc, #136]	; (800362c <HAL_RCC_ClockConfig+0x1b0>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 0307 	and.w	r3, r3, #7
 80035aa:	683a      	ldr	r2, [r7, #0]
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d001      	beq.n	80035b4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e036      	b.n	8003622 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0304 	and.w	r3, r3, #4
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d008      	beq.n	80035d2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035c0:	4b1b      	ldr	r3, [pc, #108]	; (8003630 <HAL_RCC_ClockConfig+0x1b4>)
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	4918      	ldr	r1, [pc, #96]	; (8003630 <HAL_RCC_ClockConfig+0x1b4>)
 80035ce:	4313      	orrs	r3, r2
 80035d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0308 	and.w	r3, r3, #8
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d009      	beq.n	80035f2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035de:	4b14      	ldr	r3, [pc, #80]	; (8003630 <HAL_RCC_ClockConfig+0x1b4>)
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	691b      	ldr	r3, [r3, #16]
 80035ea:	00db      	lsls	r3, r3, #3
 80035ec:	4910      	ldr	r1, [pc, #64]	; (8003630 <HAL_RCC_ClockConfig+0x1b4>)
 80035ee:	4313      	orrs	r3, r2
 80035f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80035f2:	f000 f825 	bl	8003640 <HAL_RCC_GetSysClockFreq>
 80035f6:	4602      	mov	r2, r0
 80035f8:	4b0d      	ldr	r3, [pc, #52]	; (8003630 <HAL_RCC_ClockConfig+0x1b4>)
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	091b      	lsrs	r3, r3, #4
 80035fe:	f003 030f 	and.w	r3, r3, #15
 8003602:	490c      	ldr	r1, [pc, #48]	; (8003634 <HAL_RCC_ClockConfig+0x1b8>)
 8003604:	5ccb      	ldrb	r3, [r1, r3]
 8003606:	f003 031f 	and.w	r3, r3, #31
 800360a:	fa22 f303 	lsr.w	r3, r2, r3
 800360e:	4a0a      	ldr	r2, [pc, #40]	; (8003638 <HAL_RCC_ClockConfig+0x1bc>)
 8003610:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003612:	4b0a      	ldr	r3, [pc, #40]	; (800363c <HAL_RCC_ClockConfig+0x1c0>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4618      	mov	r0, r3
 8003618:	f7fd fcf2 	bl	8001000 <HAL_InitTick>
 800361c:	4603      	mov	r3, r0
 800361e:	72fb      	strb	r3, [r7, #11]

  return status;
 8003620:	7afb      	ldrb	r3, [r7, #11]
}
 8003622:	4618      	mov	r0, r3
 8003624:	3710      	adds	r7, #16
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	40022000 	.word	0x40022000
 8003630:	40021000 	.word	0x40021000
 8003634:	08008330 	.word	0x08008330
 8003638:	20000010 	.word	0x20000010
 800363c:	20000014 	.word	0x20000014

08003640 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003640:	b480      	push	{r7}
 8003642:	b089      	sub	sp, #36	; 0x24
 8003644:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003646:	2300      	movs	r3, #0
 8003648:	61fb      	str	r3, [r7, #28]
 800364a:	2300      	movs	r3, #0
 800364c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800364e:	4b3e      	ldr	r3, [pc, #248]	; (8003748 <HAL_RCC_GetSysClockFreq+0x108>)
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	f003 030c 	and.w	r3, r3, #12
 8003656:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003658:	4b3b      	ldr	r3, [pc, #236]	; (8003748 <HAL_RCC_GetSysClockFreq+0x108>)
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	f003 0303 	and.w	r3, r3, #3
 8003660:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d005      	beq.n	8003674 <HAL_RCC_GetSysClockFreq+0x34>
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	2b0c      	cmp	r3, #12
 800366c:	d121      	bne.n	80036b2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2b01      	cmp	r3, #1
 8003672:	d11e      	bne.n	80036b2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003674:	4b34      	ldr	r3, [pc, #208]	; (8003748 <HAL_RCC_GetSysClockFreq+0x108>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0308 	and.w	r3, r3, #8
 800367c:	2b00      	cmp	r3, #0
 800367e:	d107      	bne.n	8003690 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003680:	4b31      	ldr	r3, [pc, #196]	; (8003748 <HAL_RCC_GetSysClockFreq+0x108>)
 8003682:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003686:	0a1b      	lsrs	r3, r3, #8
 8003688:	f003 030f 	and.w	r3, r3, #15
 800368c:	61fb      	str	r3, [r7, #28]
 800368e:	e005      	b.n	800369c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003690:	4b2d      	ldr	r3, [pc, #180]	; (8003748 <HAL_RCC_GetSysClockFreq+0x108>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	091b      	lsrs	r3, r3, #4
 8003696:	f003 030f 	and.w	r3, r3, #15
 800369a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800369c:	4a2b      	ldr	r2, [pc, #172]	; (800374c <HAL_RCC_GetSysClockFreq+0x10c>)
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036a4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d10d      	bne.n	80036c8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80036b0:	e00a      	b.n	80036c8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	2b04      	cmp	r3, #4
 80036b6:	d102      	bne.n	80036be <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80036b8:	4b25      	ldr	r3, [pc, #148]	; (8003750 <HAL_RCC_GetSysClockFreq+0x110>)
 80036ba:	61bb      	str	r3, [r7, #24]
 80036bc:	e004      	b.n	80036c8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80036be:	693b      	ldr	r3, [r7, #16]
 80036c0:	2b08      	cmp	r3, #8
 80036c2:	d101      	bne.n	80036c8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80036c4:	4b22      	ldr	r3, [pc, #136]	; (8003750 <HAL_RCC_GetSysClockFreq+0x110>)
 80036c6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	2b0c      	cmp	r3, #12
 80036cc:	d134      	bne.n	8003738 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80036ce:	4b1e      	ldr	r3, [pc, #120]	; (8003748 <HAL_RCC_GetSysClockFreq+0x108>)
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	f003 0303 	and.w	r3, r3, #3
 80036d6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d003      	beq.n	80036e6 <HAL_RCC_GetSysClockFreq+0xa6>
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	2b03      	cmp	r3, #3
 80036e2:	d003      	beq.n	80036ec <HAL_RCC_GetSysClockFreq+0xac>
 80036e4:	e005      	b.n	80036f2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80036e6:	4b1a      	ldr	r3, [pc, #104]	; (8003750 <HAL_RCC_GetSysClockFreq+0x110>)
 80036e8:	617b      	str	r3, [r7, #20]
      break;
 80036ea:	e005      	b.n	80036f8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80036ec:	4b18      	ldr	r3, [pc, #96]	; (8003750 <HAL_RCC_GetSysClockFreq+0x110>)
 80036ee:	617b      	str	r3, [r7, #20]
      break;
 80036f0:	e002      	b.n	80036f8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	617b      	str	r3, [r7, #20]
      break;
 80036f6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80036f8:	4b13      	ldr	r3, [pc, #76]	; (8003748 <HAL_RCC_GetSysClockFreq+0x108>)
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	091b      	lsrs	r3, r3, #4
 80036fe:	f003 0307 	and.w	r3, r3, #7
 8003702:	3301      	adds	r3, #1
 8003704:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003706:	4b10      	ldr	r3, [pc, #64]	; (8003748 <HAL_RCC_GetSysClockFreq+0x108>)
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	0a1b      	lsrs	r3, r3, #8
 800370c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003710:	697a      	ldr	r2, [r7, #20]
 8003712:	fb02 f203 	mul.w	r2, r2, r3
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	fbb2 f3f3 	udiv	r3, r2, r3
 800371c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800371e:	4b0a      	ldr	r3, [pc, #40]	; (8003748 <HAL_RCC_GetSysClockFreq+0x108>)
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	0e5b      	lsrs	r3, r3, #25
 8003724:	f003 0303 	and.w	r3, r3, #3
 8003728:	3301      	adds	r3, #1
 800372a:	005b      	lsls	r3, r3, #1
 800372c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800372e:	697a      	ldr	r2, [r7, #20]
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	fbb2 f3f3 	udiv	r3, r2, r3
 8003736:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003738:	69bb      	ldr	r3, [r7, #24]
}
 800373a:	4618      	mov	r0, r3
 800373c:	3724      	adds	r7, #36	; 0x24
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	40021000 	.word	0x40021000
 800374c:	08008348 	.word	0x08008348
 8003750:	00f42400 	.word	0x00f42400

08003754 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003754:	b480      	push	{r7}
 8003756:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003758:	4b03      	ldr	r3, [pc, #12]	; (8003768 <HAL_RCC_GetHCLKFreq+0x14>)
 800375a:	681b      	ldr	r3, [r3, #0]
}
 800375c:	4618      	mov	r0, r3
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr
 8003766:	bf00      	nop
 8003768:	20000010 	.word	0x20000010

0800376c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003770:	f7ff fff0 	bl	8003754 <HAL_RCC_GetHCLKFreq>
 8003774:	4602      	mov	r2, r0
 8003776:	4b06      	ldr	r3, [pc, #24]	; (8003790 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	0a1b      	lsrs	r3, r3, #8
 800377c:	f003 0307 	and.w	r3, r3, #7
 8003780:	4904      	ldr	r1, [pc, #16]	; (8003794 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003782:	5ccb      	ldrb	r3, [r1, r3]
 8003784:	f003 031f 	and.w	r3, r3, #31
 8003788:	fa22 f303 	lsr.w	r3, r2, r3
}
 800378c:	4618      	mov	r0, r3
 800378e:	bd80      	pop	{r7, pc}
 8003790:	40021000 	.word	0x40021000
 8003794:	08008340 	.word	0x08008340

08003798 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800379c:	f7ff ffda 	bl	8003754 <HAL_RCC_GetHCLKFreq>
 80037a0:	4602      	mov	r2, r0
 80037a2:	4b06      	ldr	r3, [pc, #24]	; (80037bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	0adb      	lsrs	r3, r3, #11
 80037a8:	f003 0307 	and.w	r3, r3, #7
 80037ac:	4904      	ldr	r1, [pc, #16]	; (80037c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80037ae:	5ccb      	ldrb	r3, [r1, r3]
 80037b0:	f003 031f 	and.w	r3, r3, #31
 80037b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	40021000 	.word	0x40021000
 80037c0:	08008340 	.word	0x08008340

080037c4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	220f      	movs	r2, #15
 80037d2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80037d4:	4b12      	ldr	r3, [pc, #72]	; (8003820 <HAL_RCC_GetClockConfig+0x5c>)
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	f003 0203 	and.w	r2, r3, #3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80037e0:	4b0f      	ldr	r3, [pc, #60]	; (8003820 <HAL_RCC_GetClockConfig+0x5c>)
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80037ec:	4b0c      	ldr	r3, [pc, #48]	; (8003820 <HAL_RCC_GetClockConfig+0x5c>)
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80037f8:	4b09      	ldr	r3, [pc, #36]	; (8003820 <HAL_RCC_GetClockConfig+0x5c>)
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	08db      	lsrs	r3, r3, #3
 80037fe:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003806:	4b07      	ldr	r3, [pc, #28]	; (8003824 <HAL_RCC_GetClockConfig+0x60>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0207 	and.w	r2, r3, #7
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	601a      	str	r2, [r3, #0]
}
 8003812:	bf00      	nop
 8003814:	370c      	adds	r7, #12
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	40021000 	.word	0x40021000
 8003824:	40022000 	.word	0x40022000

08003828 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b086      	sub	sp, #24
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003830:	2300      	movs	r3, #0
 8003832:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003834:	4b2a      	ldr	r3, [pc, #168]	; (80038e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003836:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003838:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800383c:	2b00      	cmp	r3, #0
 800383e:	d003      	beq.n	8003848 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003840:	f7ff f998 	bl	8002b74 <HAL_PWREx_GetVoltageRange>
 8003844:	6178      	str	r0, [r7, #20]
 8003846:	e014      	b.n	8003872 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003848:	4b25      	ldr	r3, [pc, #148]	; (80038e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800384a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800384c:	4a24      	ldr	r2, [pc, #144]	; (80038e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800384e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003852:	6593      	str	r3, [r2, #88]	; 0x58
 8003854:	4b22      	ldr	r3, [pc, #136]	; (80038e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003856:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003858:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800385c:	60fb      	str	r3, [r7, #12]
 800385e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003860:	f7ff f988 	bl	8002b74 <HAL_PWREx_GetVoltageRange>
 8003864:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003866:	4b1e      	ldr	r3, [pc, #120]	; (80038e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003868:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800386a:	4a1d      	ldr	r2, [pc, #116]	; (80038e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800386c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003870:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003878:	d10b      	bne.n	8003892 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2b80      	cmp	r3, #128	; 0x80
 800387e:	d919      	bls.n	80038b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2ba0      	cmp	r3, #160	; 0xa0
 8003884:	d902      	bls.n	800388c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003886:	2302      	movs	r3, #2
 8003888:	613b      	str	r3, [r7, #16]
 800388a:	e013      	b.n	80038b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800388c:	2301      	movs	r3, #1
 800388e:	613b      	str	r3, [r7, #16]
 8003890:	e010      	b.n	80038b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2b80      	cmp	r3, #128	; 0x80
 8003896:	d902      	bls.n	800389e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003898:	2303      	movs	r3, #3
 800389a:	613b      	str	r3, [r7, #16]
 800389c:	e00a      	b.n	80038b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2b80      	cmp	r3, #128	; 0x80
 80038a2:	d102      	bne.n	80038aa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80038a4:	2302      	movs	r3, #2
 80038a6:	613b      	str	r3, [r7, #16]
 80038a8:	e004      	b.n	80038b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2b70      	cmp	r3, #112	; 0x70
 80038ae:	d101      	bne.n	80038b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80038b0:	2301      	movs	r3, #1
 80038b2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80038b4:	4b0b      	ldr	r3, [pc, #44]	; (80038e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f023 0207 	bic.w	r2, r3, #7
 80038bc:	4909      	ldr	r1, [pc, #36]	; (80038e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80038c4:	4b07      	ldr	r3, [pc, #28]	; (80038e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 0307 	and.w	r3, r3, #7
 80038cc:	693a      	ldr	r2, [r7, #16]
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d001      	beq.n	80038d6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e000      	b.n	80038d8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80038d6:	2300      	movs	r3, #0
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3718      	adds	r7, #24
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	40021000 	.word	0x40021000
 80038e4:	40022000 	.word	0x40022000

080038e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b086      	sub	sp, #24
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80038f0:	2300      	movs	r3, #0
 80038f2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80038f4:	2300      	movs	r3, #0
 80038f6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003900:	2b00      	cmp	r3, #0
 8003902:	d031      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003908:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800390c:	d01a      	beq.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800390e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003912:	d814      	bhi.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003914:	2b00      	cmp	r3, #0
 8003916:	d009      	beq.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003918:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800391c:	d10f      	bne.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800391e:	4bac      	ldr	r3, [pc, #688]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	4aab      	ldr	r2, [pc, #684]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003924:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003928:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800392a:	e00c      	b.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	3304      	adds	r3, #4
 8003930:	2100      	movs	r1, #0
 8003932:	4618      	mov	r0, r3
 8003934:	f000 f9dc 	bl	8003cf0 <RCCEx_PLLSAI1_Config>
 8003938:	4603      	mov	r3, r0
 800393a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800393c:	e003      	b.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	74fb      	strb	r3, [r7, #19]
      break;
 8003942:	e000      	b.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8003944:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003946:	7cfb      	ldrb	r3, [r7, #19]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d10b      	bne.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800394c:	4ba0      	ldr	r3, [pc, #640]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800394e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003952:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800395a:	499d      	ldr	r1, [pc, #628]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800395c:	4313      	orrs	r3, r2
 800395e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003962:	e001      	b.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003964:	7cfb      	ldrb	r3, [r7, #19]
 8003966:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003970:	2b00      	cmp	r3, #0
 8003972:	f000 8099 	beq.w	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003976:	2300      	movs	r3, #0
 8003978:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800397a:	4b95      	ldr	r3, [pc, #596]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800397c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800397e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d101      	bne.n	800398a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8003986:	2301      	movs	r3, #1
 8003988:	e000      	b.n	800398c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800398a:	2300      	movs	r3, #0
 800398c:	2b00      	cmp	r3, #0
 800398e:	d00d      	beq.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003990:	4b8f      	ldr	r3, [pc, #572]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003992:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003994:	4a8e      	ldr	r2, [pc, #568]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003996:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800399a:	6593      	str	r3, [r2, #88]	; 0x58
 800399c:	4b8c      	ldr	r3, [pc, #560]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800399e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039a4:	60bb      	str	r3, [r7, #8]
 80039a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039a8:	2301      	movs	r3, #1
 80039aa:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80039ac:	4b89      	ldr	r3, [pc, #548]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a88      	ldr	r2, [pc, #544]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80039b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039b6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80039b8:	f7fd fc82 	bl	80012c0 <HAL_GetTick>
 80039bc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80039be:	e009      	b.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039c0:	f7fd fc7e 	bl	80012c0 <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	2b02      	cmp	r3, #2
 80039cc:	d902      	bls.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	74fb      	strb	r3, [r7, #19]
        break;
 80039d2:	e005      	b.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80039d4:	4b7f      	ldr	r3, [pc, #508]	; (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d0ef      	beq.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80039e0:	7cfb      	ldrb	r3, [r7, #19]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d155      	bne.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80039e6:	4b7a      	ldr	r3, [pc, #488]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80039e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039f0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d01e      	beq.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039fc:	697a      	ldr	r2, [r7, #20]
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d019      	beq.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003a02:	4b73      	ldr	r3, [pc, #460]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003a04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a0c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a0e:	4b70      	ldr	r3, [pc, #448]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003a10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a14:	4a6e      	ldr	r2, [pc, #440]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003a16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a1a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a1e:	4b6c      	ldr	r3, [pc, #432]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003a20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a24:	4a6a      	ldr	r2, [pc, #424]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003a26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a2a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003a2e:	4a68      	ldr	r2, [pc, #416]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	f003 0301 	and.w	r3, r3, #1
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d016      	beq.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a40:	f7fd fc3e 	bl	80012c0 <HAL_GetTick>
 8003a44:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a46:	e00b      	b.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a48:	f7fd fc3a 	bl	80012c0 <HAL_GetTick>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d902      	bls.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	74fb      	strb	r3, [r7, #19]
            break;
 8003a5e:	e006      	b.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a60:	4b5b      	ldr	r3, [pc, #364]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003a62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d0ec      	beq.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8003a6e:	7cfb      	ldrb	r3, [r7, #19]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d10b      	bne.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a74:	4b56      	ldr	r3, [pc, #344]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a7a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a82:	4953      	ldr	r1, [pc, #332]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003a84:	4313      	orrs	r3, r2
 8003a86:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003a8a:	e004      	b.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a8c:	7cfb      	ldrb	r3, [r7, #19]
 8003a8e:	74bb      	strb	r3, [r7, #18]
 8003a90:	e001      	b.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a92:	7cfb      	ldrb	r3, [r7, #19]
 8003a94:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a96:	7c7b      	ldrb	r3, [r7, #17]
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d105      	bne.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a9c:	4b4c      	ldr	r3, [pc, #304]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003a9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aa0:	4a4b      	ldr	r2, [pc, #300]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003aa2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003aa6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 0301 	and.w	r3, r3, #1
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d00a      	beq.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ab4:	4b46      	ldr	r3, [pc, #280]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aba:	f023 0203 	bic.w	r2, r3, #3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6a1b      	ldr	r3, [r3, #32]
 8003ac2:	4943      	ldr	r1, [pc, #268]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0302 	and.w	r3, r3, #2
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d00a      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003ad6:	4b3e      	ldr	r3, [pc, #248]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003ad8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003adc:	f023 020c 	bic.w	r2, r3, #12
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae4:	493a      	ldr	r1, [pc, #232]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0320 	and.w	r3, r3, #32
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d00a      	beq.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003af8:	4b35      	ldr	r3, [pc, #212]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003afe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b06:	4932      	ldr	r1, [pc, #200]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d00a      	beq.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b1a:	4b2d      	ldr	r3, [pc, #180]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003b1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b20:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b28:	4929      	ldr	r1, [pc, #164]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d00a      	beq.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003b3c:	4b24      	ldr	r3, [pc, #144]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003b3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b42:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b4a:	4921      	ldr	r1, [pc, #132]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d00a      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b5e:	4b1c      	ldr	r3, [pc, #112]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b64:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b6c:	4918      	ldr	r1, [pc, #96]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d00a      	beq.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003b80:	4b13      	ldr	r3, [pc, #76]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003b82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b86:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b8e:	4910      	ldr	r1, [pc, #64]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003b90:	4313      	orrs	r3, r2
 8003b92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d02c      	beq.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ba2:	4b0b      	ldr	r3, [pc, #44]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ba8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb0:	4907      	ldr	r1, [pc, #28]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bbc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003bc0:	d10a      	bne.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bc2:	4b03      	ldr	r3, [pc, #12]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003bc4:	68db      	ldr	r3, [r3, #12]
 8003bc6:	4a02      	ldr	r2, [pc, #8]	; (8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003bc8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003bcc:	60d3      	str	r3, [r2, #12]
 8003bce:	e015      	b.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x314>
 8003bd0:	40021000 	.word	0x40021000
 8003bd4:	40007000 	.word	0x40007000
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bdc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003be0:	d10c      	bne.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x314>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	3304      	adds	r3, #4
 8003be6:	2101      	movs	r1, #1
 8003be8:	4618      	mov	r0, r3
 8003bea:	f000 f881 	bl	8003cf0 <RCCEx_PLLSAI1_Config>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003bf2:	7cfb      	ldrb	r3, [r7, #19]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d001      	beq.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x314>
        {
          /* set overall return value */
          status = ret;
 8003bf8:	7cfb      	ldrb	r3, [r7, #19]
 8003bfa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d028      	beq.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x372>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003c08:	4b30      	ldr	r3, [pc, #192]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c0e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c16:	492d      	ldr	r1, [pc, #180]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c22:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c26:	d106      	bne.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c28:	4b28      	ldr	r3, [pc, #160]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	4a27      	ldr	r2, [pc, #156]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c2e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c32:	60d3      	str	r3, [r2, #12]
 8003c34:	e011      	b.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x372>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c3a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c3e:	d10c      	bne.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	3304      	adds	r3, #4
 8003c44:	2101      	movs	r1, #1
 8003c46:	4618      	mov	r0, r3
 8003c48:	f000 f852 	bl	8003cf0 <RCCEx_PLLSAI1_Config>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c50:	7cfb      	ldrb	r3, [r7, #19]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d001      	beq.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x372>
      {
        /* set overall return value */
        status = ret;
 8003c56:	7cfb      	ldrb	r3, [r7, #19]
 8003c58:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d01c      	beq.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003c66:	4b19      	ldr	r3, [pc, #100]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c6c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c74:	4915      	ldr	r1, [pc, #84]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003c76:	4313      	orrs	r3, r2
 8003c78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c80:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003c84:	d10c      	bne.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	3304      	adds	r3, #4
 8003c8a:	2102      	movs	r1, #2
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f000 f82f 	bl	8003cf0 <RCCEx_PLLSAI1_Config>
 8003c92:	4603      	mov	r3, r0
 8003c94:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c96:	7cfb      	ldrb	r3, [r7, #19]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d001      	beq.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8003c9c:	7cfb      	ldrb	r3, [r7, #19]
 8003c9e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d00a      	beq.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003cac:	4b07      	ldr	r3, [pc, #28]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cb2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cba:	4904      	ldr	r1, [pc, #16]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003cc2:	7cbb      	ldrb	r3, [r7, #18]
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3718      	adds	r7, #24
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	40021000 	.word	0x40021000

08003cd0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003cd4:	4b05      	ldr	r3, [pc, #20]	; (8003cec <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a04      	ldr	r2, [pc, #16]	; (8003cec <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003cda:	f043 0304 	orr.w	r3, r3, #4
 8003cde:	6013      	str	r3, [r2, #0]
}
 8003ce0:	bf00      	nop
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop
 8003cec:	40021000 	.word	0x40021000

08003cf0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b084      	sub	sp, #16
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003cfe:	4b74      	ldr	r3, [pc, #464]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	f003 0303 	and.w	r3, r3, #3
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d018      	beq.n	8003d3c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003d0a:	4b71      	ldr	r3, [pc, #452]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	f003 0203 	and.w	r2, r3, #3
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	429a      	cmp	r2, r3
 8003d18:	d10d      	bne.n	8003d36 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
       ||
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d009      	beq.n	8003d36 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003d22:	4b6b      	ldr	r3, [pc, #428]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	091b      	lsrs	r3, r3, #4
 8003d28:	f003 0307 	and.w	r3, r3, #7
 8003d2c:	1c5a      	adds	r2, r3, #1
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	685b      	ldr	r3, [r3, #4]
       ||
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d047      	beq.n	8003dc6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	73fb      	strb	r3, [r7, #15]
 8003d3a:	e044      	b.n	8003dc6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2b03      	cmp	r3, #3
 8003d42:	d018      	beq.n	8003d76 <RCCEx_PLLSAI1_Config+0x86>
 8003d44:	2b03      	cmp	r3, #3
 8003d46:	d825      	bhi.n	8003d94 <RCCEx_PLLSAI1_Config+0xa4>
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d002      	beq.n	8003d52 <RCCEx_PLLSAI1_Config+0x62>
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	d009      	beq.n	8003d64 <RCCEx_PLLSAI1_Config+0x74>
 8003d50:	e020      	b.n	8003d94 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d52:	4b5f      	ldr	r3, [pc, #380]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 0302 	and.w	r3, r3, #2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d11d      	bne.n	8003d9a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d62:	e01a      	b.n	8003d9a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d64:	4b5a      	ldr	r3, [pc, #360]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d116      	bne.n	8003d9e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d74:	e013      	b.n	8003d9e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d76:	4b56      	ldr	r3, [pc, #344]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d10f      	bne.n	8003da2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003d82:	4b53      	ldr	r3, [pc, #332]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d109      	bne.n	8003da2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003d92:	e006      	b.n	8003da2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	73fb      	strb	r3, [r7, #15]
      break;
 8003d98:	e004      	b.n	8003da4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d9a:	bf00      	nop
 8003d9c:	e002      	b.n	8003da4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d9e:	bf00      	nop
 8003da0:	e000      	b.n	8003da4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003da2:	bf00      	nop
    }

    if(status == HAL_OK)
 8003da4:	7bfb      	ldrb	r3, [r7, #15]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d10d      	bne.n	8003dc6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003daa:	4b49      	ldr	r3, [pc, #292]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dac:	68db      	ldr	r3, [r3, #12]
 8003dae:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6819      	ldr	r1, [r3, #0]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	3b01      	subs	r3, #1
 8003dbc:	011b      	lsls	r3, r3, #4
 8003dbe:	430b      	orrs	r3, r1
 8003dc0:	4943      	ldr	r1, [pc, #268]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003dc6:	7bfb      	ldrb	r3, [r7, #15]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d17c      	bne.n	8003ec6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003dcc:	4b40      	ldr	r3, [pc, #256]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a3f      	ldr	r2, [pc, #252]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dd2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003dd6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dd8:	f7fd fa72 	bl	80012c0 <HAL_GetTick>
 8003ddc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003dde:	e009      	b.n	8003df4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003de0:	f7fd fa6e 	bl	80012c0 <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d902      	bls.n	8003df4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	73fb      	strb	r3, [r7, #15]
        break;
 8003df2:	e005      	b.n	8003e00 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003df4:	4b36      	ldr	r3, [pc, #216]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d1ef      	bne.n	8003de0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003e00:	7bfb      	ldrb	r3, [r7, #15]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d15f      	bne.n	8003ec6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d110      	bne.n	8003e2e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e0c:	4b30      	ldr	r3, [pc, #192]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e0e:	691b      	ldr	r3, [r3, #16]
 8003e10:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003e14:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	6892      	ldr	r2, [r2, #8]
 8003e1c:	0211      	lsls	r1, r2, #8
 8003e1e:	687a      	ldr	r2, [r7, #4]
 8003e20:	68d2      	ldr	r2, [r2, #12]
 8003e22:	06d2      	lsls	r2, r2, #27
 8003e24:	430a      	orrs	r2, r1
 8003e26:	492a      	ldr	r1, [pc, #168]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	610b      	str	r3, [r1, #16]
 8003e2c:	e027      	b.n	8003e7e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d112      	bne.n	8003e5a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e34:	4b26      	ldr	r3, [pc, #152]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e36:	691b      	ldr	r3, [r3, #16]
 8003e38:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003e3c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003e40:	687a      	ldr	r2, [r7, #4]
 8003e42:	6892      	ldr	r2, [r2, #8]
 8003e44:	0211      	lsls	r1, r2, #8
 8003e46:	687a      	ldr	r2, [r7, #4]
 8003e48:	6912      	ldr	r2, [r2, #16]
 8003e4a:	0852      	lsrs	r2, r2, #1
 8003e4c:	3a01      	subs	r2, #1
 8003e4e:	0552      	lsls	r2, r2, #21
 8003e50:	430a      	orrs	r2, r1
 8003e52:	491f      	ldr	r1, [pc, #124]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e54:	4313      	orrs	r3, r2
 8003e56:	610b      	str	r3, [r1, #16]
 8003e58:	e011      	b.n	8003e7e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e5a:	4b1d      	ldr	r3, [pc, #116]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003e62:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	6892      	ldr	r2, [r2, #8]
 8003e6a:	0211      	lsls	r1, r2, #8
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	6952      	ldr	r2, [r2, #20]
 8003e70:	0852      	lsrs	r2, r2, #1
 8003e72:	3a01      	subs	r2, #1
 8003e74:	0652      	lsls	r2, r2, #25
 8003e76:	430a      	orrs	r2, r1
 8003e78:	4915      	ldr	r1, [pc, #84]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003e7e:	4b14      	ldr	r3, [pc, #80]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a13      	ldr	r2, [pc, #76]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e84:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003e88:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e8a:	f7fd fa19 	bl	80012c0 <HAL_GetTick>
 8003e8e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003e90:	e009      	b.n	8003ea6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e92:	f7fd fa15 	bl	80012c0 <HAL_GetTick>
 8003e96:	4602      	mov	r2, r0
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	d902      	bls.n	8003ea6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	73fb      	strb	r3, [r7, #15]
          break;
 8003ea4:	e005      	b.n	8003eb2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ea6:	4b0a      	ldr	r3, [pc, #40]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d0ef      	beq.n	8003e92 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003eb2:	7bfb      	ldrb	r3, [r7, #15]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d106      	bne.n	8003ec6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003eb8:	4b05      	ldr	r3, [pc, #20]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003eba:	691a      	ldr	r2, [r3, #16]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	699b      	ldr	r3, [r3, #24]
 8003ec0:	4903      	ldr	r1, [pc, #12]	; (8003ed0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003ec6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3710      	adds	r7, #16
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	40021000 	.word	0x40021000

08003ed4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d101      	bne.n	8003ee6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e049      	b.n	8003f7a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d106      	bne.n	8003f00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	f000 f841 	bl	8003f82 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2202      	movs	r2, #2
 8003f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	3304      	adds	r3, #4
 8003f10:	4619      	mov	r1, r3
 8003f12:	4610      	mov	r0, r2
 8003f14:	f000 f9dc 	bl	80042d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f78:	2300      	movs	r3, #0
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3708      	adds	r7, #8
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}

08003f82 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003f82:	b480      	push	{r7}
 8003f84:	b083      	sub	sp, #12
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003f8a:	bf00      	nop
 8003f8c:	370c      	adds	r7, #12
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr
	...

08003f98 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b085      	sub	sp, #20
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d001      	beq.n	8003fb0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	e03b      	b.n	8004028 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2202      	movs	r2, #2
 8003fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	68da      	ldr	r2, [r3, #12]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f042 0201 	orr.w	r2, r2, #1
 8003fc6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a19      	ldr	r2, [pc, #100]	; (8004034 <HAL_TIM_Base_Start_IT+0x9c>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d009      	beq.n	8003fe6 <HAL_TIM_Base_Start_IT+0x4e>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fda:	d004      	beq.n	8003fe6 <HAL_TIM_Base_Start_IT+0x4e>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a15      	ldr	r2, [pc, #84]	; (8004038 <HAL_TIM_Base_Start_IT+0xa0>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d115      	bne.n	8004012 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	689a      	ldr	r2, [r3, #8]
 8003fec:	4b13      	ldr	r3, [pc, #76]	; (800403c <HAL_TIM_Base_Start_IT+0xa4>)
 8003fee:	4013      	ands	r3, r2
 8003ff0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2b06      	cmp	r3, #6
 8003ff6:	d015      	beq.n	8004024 <HAL_TIM_Base_Start_IT+0x8c>
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ffe:	d011      	beq.n	8004024 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f042 0201 	orr.w	r2, r2, #1
 800400e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004010:	e008      	b.n	8004024 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f042 0201 	orr.w	r2, r2, #1
 8004020:	601a      	str	r2, [r3, #0]
 8004022:	e000      	b.n	8004026 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004024:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004026:	2300      	movs	r3, #0
}
 8004028:	4618      	mov	r0, r3
 800402a:	3714      	adds	r7, #20
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr
 8004034:	40012c00 	.word	0x40012c00
 8004038:	40014000 	.word	0x40014000
 800403c:	00010007 	.word	0x00010007

08004040 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	691b      	ldr	r3, [r3, #16]
 800404e:	f003 0302 	and.w	r3, r3, #2
 8004052:	2b02      	cmp	r3, #2
 8004054:	d122      	bne.n	800409c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	f003 0302 	and.w	r3, r3, #2
 8004060:	2b02      	cmp	r3, #2
 8004062:	d11b      	bne.n	800409c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f06f 0202 	mvn.w	r2, #2
 800406c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2201      	movs	r2, #1
 8004072:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	699b      	ldr	r3, [r3, #24]
 800407a:	f003 0303 	and.w	r3, r3, #3
 800407e:	2b00      	cmp	r3, #0
 8004080:	d003      	beq.n	800408a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f000 f905 	bl	8004292 <HAL_TIM_IC_CaptureCallback>
 8004088:	e005      	b.n	8004096 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f000 f8f7 	bl	800427e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f000 f908 	bl	80042a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2200      	movs	r2, #0
 800409a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	691b      	ldr	r3, [r3, #16]
 80040a2:	f003 0304 	and.w	r3, r3, #4
 80040a6:	2b04      	cmp	r3, #4
 80040a8:	d122      	bne.n	80040f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	f003 0304 	and.w	r3, r3, #4
 80040b4:	2b04      	cmp	r3, #4
 80040b6:	d11b      	bne.n	80040f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f06f 0204 	mvn.w	r2, #4
 80040c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2202      	movs	r2, #2
 80040c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	699b      	ldr	r3, [r3, #24]
 80040ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d003      	beq.n	80040de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f000 f8db 	bl	8004292 <HAL_TIM_IC_CaptureCallback>
 80040dc:	e005      	b.n	80040ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 f8cd 	bl	800427e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f000 f8de 	bl	80042a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2200      	movs	r2, #0
 80040ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	691b      	ldr	r3, [r3, #16]
 80040f6:	f003 0308 	and.w	r3, r3, #8
 80040fa:	2b08      	cmp	r3, #8
 80040fc:	d122      	bne.n	8004144 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68db      	ldr	r3, [r3, #12]
 8004104:	f003 0308 	and.w	r3, r3, #8
 8004108:	2b08      	cmp	r3, #8
 800410a:	d11b      	bne.n	8004144 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f06f 0208 	mvn.w	r2, #8
 8004114:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2204      	movs	r2, #4
 800411a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	69db      	ldr	r3, [r3, #28]
 8004122:	f003 0303 	and.w	r3, r3, #3
 8004126:	2b00      	cmp	r3, #0
 8004128:	d003      	beq.n	8004132 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f000 f8b1 	bl	8004292 <HAL_TIM_IC_CaptureCallback>
 8004130:	e005      	b.n	800413e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f000 f8a3 	bl	800427e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f000 f8b4 	bl	80042a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	691b      	ldr	r3, [r3, #16]
 800414a:	f003 0310 	and.w	r3, r3, #16
 800414e:	2b10      	cmp	r3, #16
 8004150:	d122      	bne.n	8004198 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	f003 0310 	and.w	r3, r3, #16
 800415c:	2b10      	cmp	r3, #16
 800415e:	d11b      	bne.n	8004198 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f06f 0210 	mvn.w	r2, #16
 8004168:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2208      	movs	r2, #8
 800416e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	69db      	ldr	r3, [r3, #28]
 8004176:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800417a:	2b00      	cmp	r3, #0
 800417c:	d003      	beq.n	8004186 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f000 f887 	bl	8004292 <HAL_TIM_IC_CaptureCallback>
 8004184:	e005      	b.n	8004192 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f000 f879 	bl	800427e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f000 f88a 	bl	80042a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	691b      	ldr	r3, [r3, #16]
 800419e:	f003 0301 	and.w	r3, r3, #1
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d10e      	bne.n	80041c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	68db      	ldr	r3, [r3, #12]
 80041ac:	f003 0301 	and.w	r3, r3, #1
 80041b0:	2b01      	cmp	r3, #1
 80041b2:	d107      	bne.n	80041c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f06f 0201 	mvn.w	r2, #1
 80041bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f7fc fd4a 	bl	8000c58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	691b      	ldr	r3, [r3, #16]
 80041ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041ce:	2b80      	cmp	r3, #128	; 0x80
 80041d0:	d10e      	bne.n	80041f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041dc:	2b80      	cmp	r3, #128	; 0x80
 80041de:	d107      	bne.n	80041f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80041e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 f8de 	bl	80043ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	691b      	ldr	r3, [r3, #16]
 80041f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041fe:	d10e      	bne.n	800421e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800420a:	2b80      	cmp	r3, #128	; 0x80
 800420c:	d107      	bne.n	800421e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004216:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f000 f8d1 	bl	80043c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	691b      	ldr	r3, [r3, #16]
 8004224:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004228:	2b40      	cmp	r3, #64	; 0x40
 800422a:	d10e      	bne.n	800424a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004236:	2b40      	cmp	r3, #64	; 0x40
 8004238:	d107      	bne.n	800424a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004242:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	f000 f838 	bl	80042ba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	691b      	ldr	r3, [r3, #16]
 8004250:	f003 0320 	and.w	r3, r3, #32
 8004254:	2b20      	cmp	r3, #32
 8004256:	d10e      	bne.n	8004276 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	f003 0320 	and.w	r3, r3, #32
 8004262:	2b20      	cmp	r3, #32
 8004264:	d107      	bne.n	8004276 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f06f 0220 	mvn.w	r2, #32
 800426e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	f000 f891 	bl	8004398 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004276:	bf00      	nop
 8004278:	3708      	adds	r7, #8
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}

0800427e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800427e:	b480      	push	{r7}
 8004280:	b083      	sub	sp, #12
 8004282:	af00      	add	r7, sp, #0
 8004284:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004286:	bf00      	nop
 8004288:	370c      	adds	r7, #12
 800428a:	46bd      	mov	sp, r7
 800428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004290:	4770      	bx	lr

08004292 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004292:	b480      	push	{r7}
 8004294:	b083      	sub	sp, #12
 8004296:	af00      	add	r7, sp, #0
 8004298:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800429a:	bf00      	nop
 800429c:	370c      	adds	r7, #12
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr

080042a6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80042a6:	b480      	push	{r7}
 80042a8:	b083      	sub	sp, #12
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80042ae:	bf00      	nop
 80042b0:	370c      	adds	r7, #12
 80042b2:	46bd      	mov	sp, r7
 80042b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b8:	4770      	bx	lr

080042ba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80042ba:	b480      	push	{r7}
 80042bc:	b083      	sub	sp, #12
 80042be:	af00      	add	r7, sp, #0
 80042c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80042c2:	bf00      	nop
 80042c4:	370c      	adds	r7, #12
 80042c6:	46bd      	mov	sp, r7
 80042c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042cc:	4770      	bx	lr
	...

080042d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b085      	sub	sp, #20
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	4a2a      	ldr	r2, [pc, #168]	; (800438c <TIM_Base_SetConfig+0xbc>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d003      	beq.n	80042f0 <TIM_Base_SetConfig+0x20>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042ee:	d108      	bne.n	8004302 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	68fa      	ldr	r2, [r7, #12]
 80042fe:	4313      	orrs	r3, r2
 8004300:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a21      	ldr	r2, [pc, #132]	; (800438c <TIM_Base_SetConfig+0xbc>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d00b      	beq.n	8004322 <TIM_Base_SetConfig+0x52>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004310:	d007      	beq.n	8004322 <TIM_Base_SetConfig+0x52>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a1e      	ldr	r2, [pc, #120]	; (8004390 <TIM_Base_SetConfig+0xc0>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d003      	beq.n	8004322 <TIM_Base_SetConfig+0x52>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4a1d      	ldr	r2, [pc, #116]	; (8004394 <TIM_Base_SetConfig+0xc4>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d108      	bne.n	8004334 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004328:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	68db      	ldr	r3, [r3, #12]
 800432e:	68fa      	ldr	r2, [r7, #12]
 8004330:	4313      	orrs	r3, r2
 8004332:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	695b      	ldr	r3, [r3, #20]
 800433e:	4313      	orrs	r3, r2
 8004340:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	68fa      	ldr	r2, [r7, #12]
 8004346:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	689a      	ldr	r2, [r3, #8]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	4a0c      	ldr	r2, [pc, #48]	; (800438c <TIM_Base_SetConfig+0xbc>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d007      	beq.n	8004370 <TIM_Base_SetConfig+0xa0>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	4a0b      	ldr	r2, [pc, #44]	; (8004390 <TIM_Base_SetConfig+0xc0>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d003      	beq.n	8004370 <TIM_Base_SetConfig+0xa0>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	4a0a      	ldr	r2, [pc, #40]	; (8004394 <TIM_Base_SetConfig+0xc4>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d103      	bne.n	8004378 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	691a      	ldr	r2, [r3, #16]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	615a      	str	r2, [r3, #20]
}
 800437e:	bf00      	nop
 8004380:	3714      	adds	r7, #20
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr
 800438a:	bf00      	nop
 800438c:	40012c00 	.word	0x40012c00
 8004390:	40014000 	.word	0x40014000
 8004394:	40014400 	.word	0x40014400

08004398 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004398:	b480      	push	{r7}
 800439a:	b083      	sub	sp, #12
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80043a0:	bf00      	nop
 80043a2:	370c      	adds	r7, #12
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr

080043ac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80043b4:	bf00      	nop
 80043b6:	370c      	adds	r7, #12
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr

080043c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b083      	sub	sp, #12
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80043c8:	bf00      	nop
 80043ca:	370c      	adds	r7, #12
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr

080043d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b082      	sub	sp, #8
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d101      	bne.n	80043e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e040      	b.n	8004468 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d106      	bne.n	80043fc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2200      	movs	r2, #0
 80043f2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f7fc fd66 	bl	8000ec8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2224      	movs	r2, #36	; 0x24
 8004400:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f022 0201 	bic.w	r2, r2, #1
 8004410:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 f92e 	bl	8004674 <UART_SetConfig>
 8004418:	4603      	mov	r3, r0
 800441a:	2b01      	cmp	r3, #1
 800441c:	d101      	bne.n	8004422 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e022      	b.n	8004468 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004426:	2b00      	cmp	r3, #0
 8004428:	d002      	beq.n	8004430 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f000 fb2e 	bl	8004a8c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	685a      	ldr	r2, [r3, #4]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800443e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	689a      	ldr	r2, [r3, #8]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800444e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681a      	ldr	r2, [r3, #0]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f042 0201 	orr.w	r2, r2, #1
 800445e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004460:	6878      	ldr	r0, [r7, #4]
 8004462:	f000 fbb5 	bl	8004bd0 <UART_CheckIdleState>
 8004466:	4603      	mov	r3, r0
}
 8004468:	4618      	mov	r0, r3
 800446a:	3708      	adds	r7, #8
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}

08004470 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b08a      	sub	sp, #40	; 0x28
 8004474:	af02      	add	r7, sp, #8
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	60b9      	str	r1, [r7, #8]
 800447a:	603b      	str	r3, [r7, #0]
 800447c:	4613      	mov	r3, r2
 800447e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004484:	2b20      	cmp	r3, #32
 8004486:	f040 8082 	bne.w	800458e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d002      	beq.n	8004496 <HAL_UART_Transmit+0x26>
 8004490:	88fb      	ldrh	r3, [r7, #6]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d101      	bne.n	800449a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e07a      	b.n	8004590 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d101      	bne.n	80044a8 <HAL_UART_Transmit+0x38>
 80044a4:	2302      	movs	r3, #2
 80044a6:	e073      	b.n	8004590 <HAL_UART_Transmit+0x120>
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2200      	movs	r2, #0
 80044b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2221      	movs	r2, #33	; 0x21
 80044bc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044be:	f7fc feff 	bl	80012c0 <HAL_GetTick>
 80044c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	88fa      	ldrh	r2, [r7, #6]
 80044c8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	88fa      	ldrh	r2, [r7, #6]
 80044d0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044dc:	d108      	bne.n	80044f0 <HAL_UART_Transmit+0x80>
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	691b      	ldr	r3, [r3, #16]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d104      	bne.n	80044f0 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80044e6:	2300      	movs	r3, #0
 80044e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	61bb      	str	r3, [r7, #24]
 80044ee:	e003      	b.n	80044f8 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80044f4:	2300      	movs	r3, #0
 80044f6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2200      	movs	r2, #0
 80044fc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004500:	e02d      	b.n	800455e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	9300      	str	r3, [sp, #0]
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	2200      	movs	r2, #0
 800450a:	2180      	movs	r1, #128	; 0x80
 800450c:	68f8      	ldr	r0, [r7, #12]
 800450e:	f000 fba8 	bl	8004c62 <UART_WaitOnFlagUntilTimeout>
 8004512:	4603      	mov	r3, r0
 8004514:	2b00      	cmp	r3, #0
 8004516:	d001      	beq.n	800451c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004518:	2303      	movs	r3, #3
 800451a:	e039      	b.n	8004590 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800451c:	69fb      	ldr	r3, [r7, #28]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d10b      	bne.n	800453a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004522:	69bb      	ldr	r3, [r7, #24]
 8004524:	881a      	ldrh	r2, [r3, #0]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800452e:	b292      	uxth	r2, r2
 8004530:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004532:	69bb      	ldr	r3, [r7, #24]
 8004534:	3302      	adds	r3, #2
 8004536:	61bb      	str	r3, [r7, #24]
 8004538:	e008      	b.n	800454c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800453a:	69fb      	ldr	r3, [r7, #28]
 800453c:	781a      	ldrb	r2, [r3, #0]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	b292      	uxth	r2, r2
 8004544:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004546:	69fb      	ldr	r3, [r7, #28]
 8004548:	3301      	adds	r3, #1
 800454a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004552:	b29b      	uxth	r3, r3
 8004554:	3b01      	subs	r3, #1
 8004556:	b29a      	uxth	r2, r3
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004564:	b29b      	uxth	r3, r3
 8004566:	2b00      	cmp	r3, #0
 8004568:	d1cb      	bne.n	8004502 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	9300      	str	r3, [sp, #0]
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	2200      	movs	r2, #0
 8004572:	2140      	movs	r1, #64	; 0x40
 8004574:	68f8      	ldr	r0, [r7, #12]
 8004576:	f000 fb74 	bl	8004c62 <UART_WaitOnFlagUntilTimeout>
 800457a:	4603      	mov	r3, r0
 800457c:	2b00      	cmp	r3, #0
 800457e:	d001      	beq.n	8004584 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004580:	2303      	movs	r3, #3
 8004582:	e005      	b.n	8004590 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2220      	movs	r2, #32
 8004588:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800458a:	2300      	movs	r3, #0
 800458c:	e000      	b.n	8004590 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800458e:	2302      	movs	r3, #2
  }
}
 8004590:	4618      	mov	r0, r3
 8004592:	3720      	adds	r7, #32
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b084      	sub	sp, #16
 800459c:	af00      	add	r7, sp, #0
 800459e:	60f8      	str	r0, [r7, #12]
 80045a0:	60b9      	str	r1, [r7, #8]
 80045a2:	4613      	mov	r3, r2
 80045a4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80045aa:	2b20      	cmp	r3, #32
 80045ac:	d131      	bne.n	8004612 <HAL_UART_Receive_DMA+0x7a>
  {
    if ((pData == NULL) || (Size == 0U))
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d002      	beq.n	80045ba <HAL_UART_Receive_DMA+0x22>
 80045b4:	88fb      	ldrh	r3, [r7, #6]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d101      	bne.n	80045be <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e02a      	b.n	8004614 <HAL_UART_Receive_DMA+0x7c>
    }

    __HAL_LOCK(huart);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d101      	bne.n	80045cc <HAL_UART_Receive_DMA+0x34>
 80045c8:	2302      	movs	r3, #2
 80045ca:	e023      	b.n	8004614 <HAL_UART_Receive_DMA+0x7c>
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2200      	movs	r2, #0
 80045d8:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a0f      	ldr	r2, [pc, #60]	; (800461c <HAL_UART_Receive_DMA+0x84>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d00e      	beq.n	8004602 <HAL_UART_Receive_DMA+0x6a>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d007      	beq.n	8004602 <HAL_UART_Receive_DMA+0x6a>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004600:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8004602:	88fb      	ldrh	r3, [r7, #6]
 8004604:	461a      	mov	r2, r3
 8004606:	68b9      	ldr	r1, [r7, #8]
 8004608:	68f8      	ldr	r0, [r7, #12]
 800460a:	f000 fba7 	bl	8004d5c <UART_Start_Receive_DMA>
 800460e:	4603      	mov	r3, r0
 8004610:	e000      	b.n	8004614 <HAL_UART_Receive_DMA+0x7c>
  }
  else
  {
    return HAL_BUSY;
 8004612:	2302      	movs	r3, #2
  }
}
 8004614:	4618      	mov	r0, r3
 8004616:	3710      	adds	r7, #16
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}
 800461c:	40008000 	.word	0x40008000

08004620 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8004628:	bf00      	nop
 800462a:	370c      	adds	r7, #12
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004634:	b480      	push	{r7}
 8004636:	b083      	sub	sp, #12
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800463c:	bf00      	nop
 800463e:	370c      	adds	r7, #12
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr

08004648 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004648:	b480      	push	{r7}
 800464a:	b083      	sub	sp, #12
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004650:	bf00      	nop
 8004652:	370c      	adds	r7, #12
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr

0800465c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800465c:	b480      	push	{r7}
 800465e:	b083      	sub	sp, #12
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	460b      	mov	r3, r1
 8004666:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004668:	bf00      	nop
 800466a:	370c      	adds	r7, #12
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr

08004674 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004674:	b5b0      	push	{r4, r5, r7, lr}
 8004676:	b088      	sub	sp, #32
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800467c:	2300      	movs	r3, #0
 800467e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	689a      	ldr	r2, [r3, #8]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	691b      	ldr	r3, [r3, #16]
 8004688:	431a      	orrs	r2, r3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	695b      	ldr	r3, [r3, #20]
 800468e:	431a      	orrs	r2, r3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	69db      	ldr	r3, [r3, #28]
 8004694:	4313      	orrs	r3, r2
 8004696:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	4baf      	ldr	r3, [pc, #700]	; (800495c <UART_SetConfig+0x2e8>)
 80046a0:	4013      	ands	r3, r2
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	6812      	ldr	r2, [r2, #0]
 80046a6:	69f9      	ldr	r1, [r7, #28]
 80046a8:	430b      	orrs	r3, r1
 80046aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	68da      	ldr	r2, [r3, #12]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	430a      	orrs	r2, r1
 80046c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	699b      	ldr	r3, [r3, #24]
 80046c6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4aa4      	ldr	r2, [pc, #656]	; (8004960 <UART_SetConfig+0x2ec>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d004      	beq.n	80046dc <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6a1b      	ldr	r3, [r3, #32]
 80046d6:	69fa      	ldr	r2, [r7, #28]
 80046d8:	4313      	orrs	r3, r2
 80046da:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	69fa      	ldr	r2, [r7, #28]
 80046ec:	430a      	orrs	r2, r1
 80046ee:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a9b      	ldr	r2, [pc, #620]	; (8004964 <UART_SetConfig+0x2f0>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d121      	bne.n	800473e <UART_SetConfig+0xca>
 80046fa:	4b9b      	ldr	r3, [pc, #620]	; (8004968 <UART_SetConfig+0x2f4>)
 80046fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004700:	f003 0303 	and.w	r3, r3, #3
 8004704:	2b03      	cmp	r3, #3
 8004706:	d817      	bhi.n	8004738 <UART_SetConfig+0xc4>
 8004708:	a201      	add	r2, pc, #4	; (adr r2, 8004710 <UART_SetConfig+0x9c>)
 800470a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800470e:	bf00      	nop
 8004710:	08004721 	.word	0x08004721
 8004714:	0800472d 	.word	0x0800472d
 8004718:	08004727 	.word	0x08004727
 800471c:	08004733 	.word	0x08004733
 8004720:	2301      	movs	r3, #1
 8004722:	76fb      	strb	r3, [r7, #27]
 8004724:	e070      	b.n	8004808 <UART_SetConfig+0x194>
 8004726:	2302      	movs	r3, #2
 8004728:	76fb      	strb	r3, [r7, #27]
 800472a:	e06d      	b.n	8004808 <UART_SetConfig+0x194>
 800472c:	2304      	movs	r3, #4
 800472e:	76fb      	strb	r3, [r7, #27]
 8004730:	e06a      	b.n	8004808 <UART_SetConfig+0x194>
 8004732:	2308      	movs	r3, #8
 8004734:	76fb      	strb	r3, [r7, #27]
 8004736:	e067      	b.n	8004808 <UART_SetConfig+0x194>
 8004738:	2310      	movs	r3, #16
 800473a:	76fb      	strb	r3, [r7, #27]
 800473c:	e064      	b.n	8004808 <UART_SetConfig+0x194>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a8a      	ldr	r2, [pc, #552]	; (800496c <UART_SetConfig+0x2f8>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d132      	bne.n	80047ae <UART_SetConfig+0x13a>
 8004748:	4b87      	ldr	r3, [pc, #540]	; (8004968 <UART_SetConfig+0x2f4>)
 800474a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800474e:	f003 030c 	and.w	r3, r3, #12
 8004752:	2b0c      	cmp	r3, #12
 8004754:	d828      	bhi.n	80047a8 <UART_SetConfig+0x134>
 8004756:	a201      	add	r2, pc, #4	; (adr r2, 800475c <UART_SetConfig+0xe8>)
 8004758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800475c:	08004791 	.word	0x08004791
 8004760:	080047a9 	.word	0x080047a9
 8004764:	080047a9 	.word	0x080047a9
 8004768:	080047a9 	.word	0x080047a9
 800476c:	0800479d 	.word	0x0800479d
 8004770:	080047a9 	.word	0x080047a9
 8004774:	080047a9 	.word	0x080047a9
 8004778:	080047a9 	.word	0x080047a9
 800477c:	08004797 	.word	0x08004797
 8004780:	080047a9 	.word	0x080047a9
 8004784:	080047a9 	.word	0x080047a9
 8004788:	080047a9 	.word	0x080047a9
 800478c:	080047a3 	.word	0x080047a3
 8004790:	2300      	movs	r3, #0
 8004792:	76fb      	strb	r3, [r7, #27]
 8004794:	e038      	b.n	8004808 <UART_SetConfig+0x194>
 8004796:	2302      	movs	r3, #2
 8004798:	76fb      	strb	r3, [r7, #27]
 800479a:	e035      	b.n	8004808 <UART_SetConfig+0x194>
 800479c:	2304      	movs	r3, #4
 800479e:	76fb      	strb	r3, [r7, #27]
 80047a0:	e032      	b.n	8004808 <UART_SetConfig+0x194>
 80047a2:	2308      	movs	r3, #8
 80047a4:	76fb      	strb	r3, [r7, #27]
 80047a6:	e02f      	b.n	8004808 <UART_SetConfig+0x194>
 80047a8:	2310      	movs	r3, #16
 80047aa:	76fb      	strb	r3, [r7, #27]
 80047ac:	e02c      	b.n	8004808 <UART_SetConfig+0x194>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a6b      	ldr	r2, [pc, #428]	; (8004960 <UART_SetConfig+0x2ec>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d125      	bne.n	8004804 <UART_SetConfig+0x190>
 80047b8:	4b6b      	ldr	r3, [pc, #428]	; (8004968 <UART_SetConfig+0x2f4>)
 80047ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047be:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80047c2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80047c6:	d017      	beq.n	80047f8 <UART_SetConfig+0x184>
 80047c8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80047cc:	d817      	bhi.n	80047fe <UART_SetConfig+0x18a>
 80047ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047d2:	d00b      	beq.n	80047ec <UART_SetConfig+0x178>
 80047d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047d8:	d811      	bhi.n	80047fe <UART_SetConfig+0x18a>
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d003      	beq.n	80047e6 <UART_SetConfig+0x172>
 80047de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047e2:	d006      	beq.n	80047f2 <UART_SetConfig+0x17e>
 80047e4:	e00b      	b.n	80047fe <UART_SetConfig+0x18a>
 80047e6:	2300      	movs	r3, #0
 80047e8:	76fb      	strb	r3, [r7, #27]
 80047ea:	e00d      	b.n	8004808 <UART_SetConfig+0x194>
 80047ec:	2302      	movs	r3, #2
 80047ee:	76fb      	strb	r3, [r7, #27]
 80047f0:	e00a      	b.n	8004808 <UART_SetConfig+0x194>
 80047f2:	2304      	movs	r3, #4
 80047f4:	76fb      	strb	r3, [r7, #27]
 80047f6:	e007      	b.n	8004808 <UART_SetConfig+0x194>
 80047f8:	2308      	movs	r3, #8
 80047fa:	76fb      	strb	r3, [r7, #27]
 80047fc:	e004      	b.n	8004808 <UART_SetConfig+0x194>
 80047fe:	2310      	movs	r3, #16
 8004800:	76fb      	strb	r3, [r7, #27]
 8004802:	e001      	b.n	8004808 <UART_SetConfig+0x194>
 8004804:	2310      	movs	r3, #16
 8004806:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a54      	ldr	r2, [pc, #336]	; (8004960 <UART_SetConfig+0x2ec>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d173      	bne.n	80048fa <UART_SetConfig+0x286>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004812:	7efb      	ldrb	r3, [r7, #27]
 8004814:	2b08      	cmp	r3, #8
 8004816:	d824      	bhi.n	8004862 <UART_SetConfig+0x1ee>
 8004818:	a201      	add	r2, pc, #4	; (adr r2, 8004820 <UART_SetConfig+0x1ac>)
 800481a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800481e:	bf00      	nop
 8004820:	08004845 	.word	0x08004845
 8004824:	08004863 	.word	0x08004863
 8004828:	0800484d 	.word	0x0800484d
 800482c:	08004863 	.word	0x08004863
 8004830:	08004853 	.word	0x08004853
 8004834:	08004863 	.word	0x08004863
 8004838:	08004863 	.word	0x08004863
 800483c:	08004863 	.word	0x08004863
 8004840:	0800485b 	.word	0x0800485b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004844:	f7fe ff92 	bl	800376c <HAL_RCC_GetPCLK1Freq>
 8004848:	6178      	str	r0, [r7, #20]
        break;
 800484a:	e00f      	b.n	800486c <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800484c:	4b48      	ldr	r3, [pc, #288]	; (8004970 <UART_SetConfig+0x2fc>)
 800484e:	617b      	str	r3, [r7, #20]
        break;
 8004850:	e00c      	b.n	800486c <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004852:	f7fe fef5 	bl	8003640 <HAL_RCC_GetSysClockFreq>
 8004856:	6178      	str	r0, [r7, #20]
        break;
 8004858:	e008      	b.n	800486c <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800485a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800485e:	617b      	str	r3, [r7, #20]
        break;
 8004860:	e004      	b.n	800486c <UART_SetConfig+0x1f8>
      default:
        pclk = 0U;
 8004862:	2300      	movs	r3, #0
 8004864:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	76bb      	strb	r3, [r7, #26]
        break;
 800486a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	2b00      	cmp	r3, #0
 8004870:	f000 80fe 	beq.w	8004a70 <UART_SetConfig+0x3fc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685a      	ldr	r2, [r3, #4]
 8004878:	4613      	mov	r3, r2
 800487a:	005b      	lsls	r3, r3, #1
 800487c:	4413      	add	r3, r2
 800487e:	697a      	ldr	r2, [r7, #20]
 8004880:	429a      	cmp	r2, r3
 8004882:	d305      	bcc.n	8004890 <UART_SetConfig+0x21c>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800488a:	697a      	ldr	r2, [r7, #20]
 800488c:	429a      	cmp	r2, r3
 800488e:	d902      	bls.n	8004896 <UART_SetConfig+0x222>
      {
        ret = HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	76bb      	strb	r3, [r7, #26]
 8004894:	e0ec      	b.n	8004a70 <UART_SetConfig+0x3fc>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	4618      	mov	r0, r3
 800489a:	f04f 0100 	mov.w	r1, #0
 800489e:	f04f 0200 	mov.w	r2, #0
 80048a2:	f04f 0300 	mov.w	r3, #0
 80048a6:	020b      	lsls	r3, r1, #8
 80048a8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80048ac:	0202      	lsls	r2, r0, #8
 80048ae:	6879      	ldr	r1, [r7, #4]
 80048b0:	6849      	ldr	r1, [r1, #4]
 80048b2:	0849      	lsrs	r1, r1, #1
 80048b4:	4608      	mov	r0, r1
 80048b6:	f04f 0100 	mov.w	r1, #0
 80048ba:	1814      	adds	r4, r2, r0
 80048bc:	eb43 0501 	adc.w	r5, r3, r1
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	461a      	mov	r2, r3
 80048c6:	f04f 0300 	mov.w	r3, #0
 80048ca:	4620      	mov	r0, r4
 80048cc:	4629      	mov	r1, r5
 80048ce:	f7fb fcd7 	bl	8000280 <__aeabi_uldivmod>
 80048d2:	4602      	mov	r2, r0
 80048d4:	460b      	mov	r3, r1
 80048d6:	4613      	mov	r3, r2
 80048d8:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80048e0:	d308      	bcc.n	80048f4 <UART_SetConfig+0x280>
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80048e8:	d204      	bcs.n	80048f4 <UART_SetConfig+0x280>
        {
          huart->Instance->BRR = usartdiv;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	693a      	ldr	r2, [r7, #16]
 80048f0:	60da      	str	r2, [r3, #12]
 80048f2:	e0bd      	b.n	8004a70 <UART_SetConfig+0x3fc>
        }
        else
        {
          ret = HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	76bb      	strb	r3, [r7, #26]
 80048f8:	e0ba      	b.n	8004a70 <UART_SetConfig+0x3fc>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	69db      	ldr	r3, [r3, #28]
 80048fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004902:	d168      	bne.n	80049d6 <UART_SetConfig+0x362>
  {
    switch (clocksource)
 8004904:	7efb      	ldrb	r3, [r7, #27]
 8004906:	2b08      	cmp	r3, #8
 8004908:	d834      	bhi.n	8004974 <UART_SetConfig+0x300>
 800490a:	a201      	add	r2, pc, #4	; (adr r2, 8004910 <UART_SetConfig+0x29c>)
 800490c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004910:	08004935 	.word	0x08004935
 8004914:	0800493d 	.word	0x0800493d
 8004918:	08004945 	.word	0x08004945
 800491c:	08004975 	.word	0x08004975
 8004920:	0800494b 	.word	0x0800494b
 8004924:	08004975 	.word	0x08004975
 8004928:	08004975 	.word	0x08004975
 800492c:	08004975 	.word	0x08004975
 8004930:	08004953 	.word	0x08004953
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004934:	f7fe ff1a 	bl	800376c <HAL_RCC_GetPCLK1Freq>
 8004938:	6178      	str	r0, [r7, #20]
        break;
 800493a:	e020      	b.n	800497e <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800493c:	f7fe ff2c 	bl	8003798 <HAL_RCC_GetPCLK2Freq>
 8004940:	6178      	str	r0, [r7, #20]
        break;
 8004942:	e01c      	b.n	800497e <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004944:	4b0a      	ldr	r3, [pc, #40]	; (8004970 <UART_SetConfig+0x2fc>)
 8004946:	617b      	str	r3, [r7, #20]
        break;
 8004948:	e019      	b.n	800497e <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800494a:	f7fe fe79 	bl	8003640 <HAL_RCC_GetSysClockFreq>
 800494e:	6178      	str	r0, [r7, #20]
        break;
 8004950:	e015      	b.n	800497e <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004952:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004956:	617b      	str	r3, [r7, #20]
        break;
 8004958:	e011      	b.n	800497e <UART_SetConfig+0x30a>
 800495a:	bf00      	nop
 800495c:	efff69f3 	.word	0xefff69f3
 8004960:	40008000 	.word	0x40008000
 8004964:	40013800 	.word	0x40013800
 8004968:	40021000 	.word	0x40021000
 800496c:	40004400 	.word	0x40004400
 8004970:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004974:	2300      	movs	r3, #0
 8004976:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	76bb      	strb	r3, [r7, #26]
        break;
 800497c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d075      	beq.n	8004a70 <UART_SetConfig+0x3fc>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	005a      	lsls	r2, r3, #1
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	085b      	lsrs	r3, r3, #1
 800498e:	441a      	add	r2, r3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	fbb2 f3f3 	udiv	r3, r2, r3
 8004998:	b29b      	uxth	r3, r3
 800499a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	2b0f      	cmp	r3, #15
 80049a0:	d916      	bls.n	80049d0 <UART_SetConfig+0x35c>
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049a8:	d212      	bcs.n	80049d0 <UART_SetConfig+0x35c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	f023 030f 	bic.w	r3, r3, #15
 80049b2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	085b      	lsrs	r3, r3, #1
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	f003 0307 	and.w	r3, r3, #7
 80049be:	b29a      	uxth	r2, r3
 80049c0:	89fb      	ldrh	r3, [r7, #14]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	89fa      	ldrh	r2, [r7, #14]
 80049cc:	60da      	str	r2, [r3, #12]
 80049ce:	e04f      	b.n	8004a70 <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	76bb      	strb	r3, [r7, #26]
 80049d4:	e04c      	b.n	8004a70 <UART_SetConfig+0x3fc>
      }
    }
  }
  else
  {
    switch (clocksource)
 80049d6:	7efb      	ldrb	r3, [r7, #27]
 80049d8:	2b08      	cmp	r3, #8
 80049da:	d828      	bhi.n	8004a2e <UART_SetConfig+0x3ba>
 80049dc:	a201      	add	r2, pc, #4	; (adr r2, 80049e4 <UART_SetConfig+0x370>)
 80049de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049e2:	bf00      	nop
 80049e4:	08004a09 	.word	0x08004a09
 80049e8:	08004a11 	.word	0x08004a11
 80049ec:	08004a19 	.word	0x08004a19
 80049f0:	08004a2f 	.word	0x08004a2f
 80049f4:	08004a1f 	.word	0x08004a1f
 80049f8:	08004a2f 	.word	0x08004a2f
 80049fc:	08004a2f 	.word	0x08004a2f
 8004a00:	08004a2f 	.word	0x08004a2f
 8004a04:	08004a27 	.word	0x08004a27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a08:	f7fe feb0 	bl	800376c <HAL_RCC_GetPCLK1Freq>
 8004a0c:	6178      	str	r0, [r7, #20]
        break;
 8004a0e:	e013      	b.n	8004a38 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a10:	f7fe fec2 	bl	8003798 <HAL_RCC_GetPCLK2Freq>
 8004a14:	6178      	str	r0, [r7, #20]
        break;
 8004a16:	e00f      	b.n	8004a38 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a18:	4b1b      	ldr	r3, [pc, #108]	; (8004a88 <UART_SetConfig+0x414>)
 8004a1a:	617b      	str	r3, [r7, #20]
        break;
 8004a1c:	e00c      	b.n	8004a38 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a1e:	f7fe fe0f 	bl	8003640 <HAL_RCC_GetSysClockFreq>
 8004a22:	6178      	str	r0, [r7, #20]
        break;
 8004a24:	e008      	b.n	8004a38 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a2a:	617b      	str	r3, [r7, #20]
        break;
 8004a2c:	e004      	b.n	8004a38 <UART_SetConfig+0x3c4>
      default:
        pclk = 0U;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	76bb      	strb	r3, [r7, #26]
        break;
 8004a36:	bf00      	nop
    }

    if (pclk != 0U)
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d018      	beq.n	8004a70 <UART_SetConfig+0x3fc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	085a      	lsrs	r2, r3, #1
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	441a      	add	r2, r3
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a50:	b29b      	uxth	r3, r3
 8004a52:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	2b0f      	cmp	r3, #15
 8004a58:	d908      	bls.n	8004a6c <UART_SetConfig+0x3f8>
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a60:	d204      	bcs.n	8004a6c <UART_SetConfig+0x3f8>
      {
        huart->Instance->BRR = usartdiv;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	693a      	ldr	r2, [r7, #16]
 8004a68:	60da      	str	r2, [r3, #12]
 8004a6a:	e001      	b.n	8004a70 <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004a7c:	7ebb      	ldrb	r3, [r7, #26]
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3720      	adds	r7, #32
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bdb0      	pop	{r4, r5, r7, pc}
 8004a86:	bf00      	nop
 8004a88:	00f42400 	.word	0x00f42400

08004a8c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b083      	sub	sp, #12
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a98:	f003 0301 	and.w	r3, r3, #1
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d00a      	beq.n	8004ab6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	430a      	orrs	r2, r1
 8004ab4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aba:	f003 0302 	and.w	r3, r3, #2
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d00a      	beq.n	8004ad8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	430a      	orrs	r2, r1
 8004ad6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004adc:	f003 0304 	and.w	r3, r3, #4
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d00a      	beq.n	8004afa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	430a      	orrs	r2, r1
 8004af8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004afe:	f003 0308 	and.w	r3, r3, #8
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d00a      	beq.n	8004b1c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	430a      	orrs	r2, r1
 8004b1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b20:	f003 0310 	and.w	r3, r3, #16
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d00a      	beq.n	8004b3e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	689b      	ldr	r3, [r3, #8]
 8004b2e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	430a      	orrs	r2, r1
 8004b3c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b42:	f003 0320 	and.w	r3, r3, #32
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d00a      	beq.n	8004b60 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	430a      	orrs	r2, r1
 8004b5e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d01a      	beq.n	8004ba2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	430a      	orrs	r2, r1
 8004b80:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b8a:	d10a      	bne.n	8004ba2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	430a      	orrs	r2, r1
 8004ba0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d00a      	beq.n	8004bc4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	430a      	orrs	r2, r1
 8004bc2:	605a      	str	r2, [r3, #4]
  }
}
 8004bc4:	bf00      	nop
 8004bc6:	370c      	adds	r7, #12
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr

08004bd0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b086      	sub	sp, #24
 8004bd4:	af02      	add	r7, sp, #8
 8004bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004be0:	f7fc fb6e 	bl	80012c0 <HAL_GetTick>
 8004be4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 0308 	and.w	r3, r3, #8
 8004bf0:	2b08      	cmp	r3, #8
 8004bf2:	d10e      	bne.n	8004c12 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004bf4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004bf8:	9300      	str	r3, [sp, #0]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f000 f82d 	bl	8004c62 <UART_WaitOnFlagUntilTimeout>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d001      	beq.n	8004c12 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c0e:	2303      	movs	r3, #3
 8004c10:	e023      	b.n	8004c5a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 0304 	and.w	r3, r3, #4
 8004c1c:	2b04      	cmp	r3, #4
 8004c1e:	d10e      	bne.n	8004c3e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c20:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004c24:	9300      	str	r3, [sp, #0]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f000 f817 	bl	8004c62 <UART_WaitOnFlagUntilTimeout>
 8004c34:	4603      	mov	r3, r0
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d001      	beq.n	8004c3e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c3a:	2303      	movs	r3, #3
 8004c3c:	e00d      	b.n	8004c5a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2220      	movs	r2, #32
 8004c42:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2220      	movs	r2, #32
 8004c48:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3710      	adds	r7, #16
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}

08004c62 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004c62:	b580      	push	{r7, lr}
 8004c64:	b084      	sub	sp, #16
 8004c66:	af00      	add	r7, sp, #0
 8004c68:	60f8      	str	r0, [r7, #12]
 8004c6a:	60b9      	str	r1, [r7, #8]
 8004c6c:	603b      	str	r3, [r7, #0]
 8004c6e:	4613      	mov	r3, r2
 8004c70:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c72:	e05e      	b.n	8004d32 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c74:	69bb      	ldr	r3, [r7, #24]
 8004c76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c7a:	d05a      	beq.n	8004d32 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c7c:	f7fc fb20 	bl	80012c0 <HAL_GetTick>
 8004c80:	4602      	mov	r2, r0
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	1ad3      	subs	r3, r2, r3
 8004c86:	69ba      	ldr	r2, [r7, #24]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d302      	bcc.n	8004c92 <UART_WaitOnFlagUntilTimeout+0x30>
 8004c8c:	69bb      	ldr	r3, [r7, #24]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d11b      	bne.n	8004cca <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004ca0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	689a      	ldr	r2, [r3, #8]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f022 0201 	bic.w	r2, r2, #1
 8004cb0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2220      	movs	r2, #32
 8004cb6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2220      	movs	r2, #32
 8004cbc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004cc6:	2303      	movs	r3, #3
 8004cc8:	e043      	b.n	8004d52 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0304 	and.w	r3, r3, #4
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d02c      	beq.n	8004d32 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	69db      	ldr	r3, [r3, #28]
 8004cde:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ce2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ce6:	d124      	bne.n	8004d32 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004cf0:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004d00:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	689a      	ldr	r2, [r3, #8]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f022 0201 	bic.w	r2, r2, #1
 8004d10:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2220      	movs	r2, #32
 8004d16:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2220      	movs	r2, #32
 8004d1c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2220      	movs	r2, #32
 8004d22:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004d2e:	2303      	movs	r3, #3
 8004d30:	e00f      	b.n	8004d52 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	69da      	ldr	r2, [r3, #28]
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	68ba      	ldr	r2, [r7, #8]
 8004d3e:	429a      	cmp	r2, r3
 8004d40:	bf0c      	ite	eq
 8004d42:	2301      	moveq	r3, #1
 8004d44:	2300      	movne	r3, #0
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	461a      	mov	r2, r3
 8004d4a:	79fb      	ldrb	r3, [r7, #7]
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	d091      	beq.n	8004c74 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d50:	2300      	movs	r3, #0
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	3710      	adds	r7, #16
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}
	...

08004d5c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b084      	sub	sp, #16
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	4613      	mov	r3, r2
 8004d68:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	68ba      	ldr	r2, [r7, #8]
 8004d6e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	88fa      	ldrh	r2, [r7, #6]
 8004d74:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2222      	movs	r2, #34	; 0x22
 8004d84:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d02b      	beq.n	8004de6 <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d92:	4a25      	ldr	r2, [pc, #148]	; (8004e28 <UART_Start_Receive_DMA+0xcc>)
 8004d94:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d9a:	4a24      	ldr	r2, [pc, #144]	; (8004e2c <UART_Start_Receive_DMA+0xd0>)
 8004d9c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004da2:	4a23      	ldr	r2, [pc, #140]	; (8004e30 <UART_Start_Receive_DMA+0xd4>)
 8004da4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004daa:	2200      	movs	r2, #0
 8004dac:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	3324      	adds	r3, #36	; 0x24
 8004db8:	4619      	mov	r1, r3
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	88fb      	ldrh	r3, [r7, #6]
 8004dc2:	f7fd fac5 	bl	8002350 <HAL_DMA_Start_IT>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d00c      	beq.n	8004de6 <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2210      	movs	r2, #16
 8004dd0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2220      	movs	r2, #32
 8004de0:	679a      	str	r2, [r3, #120]	; 0x78

      return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e01c      	b.n	8004e20 <UART_Start_Receive_DMA+0xc4>
    }
  }
  __HAL_UNLOCK(huart);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2200      	movs	r2, #0
 8004dea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004dfc:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	689a      	ldr	r2, [r3, #8]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f042 0201 	orr.w	r2, r2, #1
 8004e0c:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	689a      	ldr	r2, [r3, #8]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e1c:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 8004e1e:	2300      	movs	r3, #0
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3710      	adds	r7, #16
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}
 8004e28:	08004ebd 	.word	0x08004ebd
 8004e2c:	08004f55 	.word	0x08004f55
 8004e30:	08004f8d 	.word	0x08004f8d

08004e34 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b083      	sub	sp, #12
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004e4a:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2220      	movs	r2, #32
 8004e50:	679a      	str	r2, [r3, #120]	; 0x78
}
 8004e52:	bf00      	nop
 8004e54:	370c      	adds	r7, #12
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr

08004e5e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e5e:	b480      	push	{r7}
 8004e60:	b083      	sub	sp, #12
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004e74:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	689a      	ldr	r2, [r3, #8]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f022 0201 	bic.w	r2, r2, #1
 8004e84:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d107      	bne.n	8004e9e <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f022 0210 	bic.w	r2, r2, #16
 8004e9c:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2220      	movs	r2, #32
 8004ea2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2200      	movs	r2, #0
 8004eae:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004eb0:	bf00      	nop
 8004eb2:	370c      	adds	r7, #12
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b084      	sub	sp, #16
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec8:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f003 0320 	and.w	r3, r3, #32
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d12a      	bne.n	8004f2e <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004eee:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	689a      	ldr	r2, [r3, #8]
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f022 0201 	bic.w	r2, r2, #1
 8004efe:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	689a      	ldr	r2, [r3, #8]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f0e:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2220      	movs	r2, #32
 8004f14:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d107      	bne.n	8004f2e <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f022 0210 	bic.w	r2, r2, #16
 8004f2c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	d107      	bne.n	8004f46 <UART_DMAReceiveCplt+0x8a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004f3c:	4619      	mov	r1, r3
 8004f3e:	68f8      	ldr	r0, [r7, #12]
 8004f40:	f7ff fb8c 	bl	800465c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f44:	e002      	b.n	8004f4c <UART_DMAReceiveCplt+0x90>
    HAL_UART_RxCpltCallback(huart);
 8004f46:	68f8      	ldr	r0, [r7, #12]
 8004f48:	f7ff fb6a 	bl	8004620 <HAL_UART_RxCpltCallback>
}
 8004f4c:	bf00      	nop
 8004f4e:	3710      	adds	r7, #16
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b084      	sub	sp, #16
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f60:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d109      	bne.n	8004f7e <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004f70:	085b      	lsrs	r3, r3, #1
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	4619      	mov	r1, r3
 8004f76:	68f8      	ldr	r0, [r7, #12]
 8004f78:	f7ff fb70 	bl	800465c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f7c:	e002      	b.n	8004f84 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8004f7e:	68f8      	ldr	r0, [r7, #12]
 8004f80:	f7ff fb58 	bl	8004634 <HAL_UART_RxHalfCpltCallback>
}
 8004f84:	bf00      	nop
 8004f86:	3710      	adds	r7, #16
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}

08004f8c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b086      	sub	sp, #24
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f98:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f9e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004fa4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fb0:	2b80      	cmp	r3, #128	; 0x80
 8004fb2:	d109      	bne.n	8004fc8 <UART_DMAError+0x3c>
 8004fb4:	693b      	ldr	r3, [r7, #16]
 8004fb6:	2b21      	cmp	r3, #33	; 0x21
 8004fb8:	d106      	bne.n	8004fc8 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8004fc2:	6978      	ldr	r0, [r7, #20]
 8004fc4:	f7ff ff36 	bl	8004e34 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fd2:	2b40      	cmp	r3, #64	; 0x40
 8004fd4:	d109      	bne.n	8004fea <UART_DMAError+0x5e>
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2b22      	cmp	r3, #34	; 0x22
 8004fda:	d106      	bne.n	8004fea <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8004fe4:	6978      	ldr	r0, [r7, #20]
 8004fe6:	f7ff ff3a 	bl	8004e5e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ff0:	f043 0210 	orr.w	r2, r3, #16
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ffa:	6978      	ldr	r0, [r7, #20]
 8004ffc:	f7ff fb24 	bl	8004648 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005000:	bf00      	nop
 8005002:	3718      	adds	r7, #24
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}

08005008 <__NVIC_SetPriority>:
{
 8005008:	b480      	push	{r7}
 800500a:	b083      	sub	sp, #12
 800500c:	af00      	add	r7, sp, #0
 800500e:	4603      	mov	r3, r0
 8005010:	6039      	str	r1, [r7, #0]
 8005012:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005014:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005018:	2b00      	cmp	r3, #0
 800501a:	db0a      	blt.n	8005032 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	b2da      	uxtb	r2, r3
 8005020:	490c      	ldr	r1, [pc, #48]	; (8005054 <__NVIC_SetPriority+0x4c>)
 8005022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005026:	0112      	lsls	r2, r2, #4
 8005028:	b2d2      	uxtb	r2, r2
 800502a:	440b      	add	r3, r1
 800502c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005030:	e00a      	b.n	8005048 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	b2da      	uxtb	r2, r3
 8005036:	4908      	ldr	r1, [pc, #32]	; (8005058 <__NVIC_SetPriority+0x50>)
 8005038:	79fb      	ldrb	r3, [r7, #7]
 800503a:	f003 030f 	and.w	r3, r3, #15
 800503e:	3b04      	subs	r3, #4
 8005040:	0112      	lsls	r2, r2, #4
 8005042:	b2d2      	uxtb	r2, r2
 8005044:	440b      	add	r3, r1
 8005046:	761a      	strb	r2, [r3, #24]
}
 8005048:	bf00      	nop
 800504a:	370c      	adds	r7, #12
 800504c:	46bd      	mov	sp, r7
 800504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005052:	4770      	bx	lr
 8005054:	e000e100 	.word	0xe000e100
 8005058:	e000ed00 	.word	0xe000ed00

0800505c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800505c:	b580      	push	{r7, lr}
 800505e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005060:	4b05      	ldr	r3, [pc, #20]	; (8005078 <SysTick_Handler+0x1c>)
 8005062:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005064:	f001 fcfe 	bl	8006a64 <xTaskGetSchedulerState>
 8005068:	4603      	mov	r3, r0
 800506a:	2b01      	cmp	r3, #1
 800506c:	d001      	beq.n	8005072 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800506e:	f002 fae3 	bl	8007638 <xPortSysTickHandler>
  }
}
 8005072:	bf00      	nop
 8005074:	bd80      	pop	{r7, pc}
 8005076:	bf00      	nop
 8005078:	e000e010 	.word	0xe000e010

0800507c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800507c:	b580      	push	{r7, lr}
 800507e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005080:	2100      	movs	r1, #0
 8005082:	f06f 0004 	mvn.w	r0, #4
 8005086:	f7ff ffbf 	bl	8005008 <__NVIC_SetPriority>
#endif
}
 800508a:	bf00      	nop
 800508c:	bd80      	pop	{r7, pc}
	...

08005090 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005090:	b480      	push	{r7}
 8005092:	b083      	sub	sp, #12
 8005094:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005096:	f3ef 8305 	mrs	r3, IPSR
 800509a:	603b      	str	r3, [r7, #0]
  return(result);
 800509c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d003      	beq.n	80050aa <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80050a2:	f06f 0305 	mvn.w	r3, #5
 80050a6:	607b      	str	r3, [r7, #4]
 80050a8:	e00c      	b.n	80050c4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80050aa:	4b0a      	ldr	r3, [pc, #40]	; (80050d4 <osKernelInitialize+0x44>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d105      	bne.n	80050be <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80050b2:	4b08      	ldr	r3, [pc, #32]	; (80050d4 <osKernelInitialize+0x44>)
 80050b4:	2201      	movs	r2, #1
 80050b6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80050b8:	2300      	movs	r3, #0
 80050ba:	607b      	str	r3, [r7, #4]
 80050bc:	e002      	b.n	80050c4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80050be:	f04f 33ff 	mov.w	r3, #4294967295
 80050c2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80050c4:	687b      	ldr	r3, [r7, #4]
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	370c      	adds	r7, #12
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr
 80050d2:	bf00      	nop
 80050d4:	200000a8 	.word	0x200000a8

080050d8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80050d8:	b580      	push	{r7, lr}
 80050da:	b082      	sub	sp, #8
 80050dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80050de:	f3ef 8305 	mrs	r3, IPSR
 80050e2:	603b      	str	r3, [r7, #0]
  return(result);
 80050e4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d003      	beq.n	80050f2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80050ea:	f06f 0305 	mvn.w	r3, #5
 80050ee:	607b      	str	r3, [r7, #4]
 80050f0:	e010      	b.n	8005114 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80050f2:	4b0b      	ldr	r3, [pc, #44]	; (8005120 <osKernelStart+0x48>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	2b01      	cmp	r3, #1
 80050f8:	d109      	bne.n	800510e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80050fa:	f7ff ffbf 	bl	800507c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80050fe:	4b08      	ldr	r3, [pc, #32]	; (8005120 <osKernelStart+0x48>)
 8005100:	2202      	movs	r2, #2
 8005102:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005104:	f001 f866 	bl	80061d4 <vTaskStartScheduler>
      stat = osOK;
 8005108:	2300      	movs	r3, #0
 800510a:	607b      	str	r3, [r7, #4]
 800510c:	e002      	b.n	8005114 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800510e:	f04f 33ff 	mov.w	r3, #4294967295
 8005112:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005114:	687b      	ldr	r3, [r7, #4]
}
 8005116:	4618      	mov	r0, r3
 8005118:	3708      	adds	r7, #8
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}
 800511e:	bf00      	nop
 8005120:	200000a8 	.word	0x200000a8

08005124 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005124:	b580      	push	{r7, lr}
 8005126:	b08e      	sub	sp, #56	; 0x38
 8005128:	af04      	add	r7, sp, #16
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	60b9      	str	r1, [r7, #8]
 800512e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005130:	2300      	movs	r3, #0
 8005132:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005134:	f3ef 8305 	mrs	r3, IPSR
 8005138:	617b      	str	r3, [r7, #20]
  return(result);
 800513a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800513c:	2b00      	cmp	r3, #0
 800513e:	d17e      	bne.n	800523e <osThreadNew+0x11a>
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d07b      	beq.n	800523e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005146:	2380      	movs	r3, #128	; 0x80
 8005148:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800514a:	2318      	movs	r3, #24
 800514c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800514e:	2300      	movs	r3, #0
 8005150:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8005152:	f04f 33ff 	mov.w	r3, #4294967295
 8005156:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d045      	beq.n	80051ea <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d002      	beq.n	800516c <osThreadNew+0x48>
        name = attr->name;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	699b      	ldr	r3, [r3, #24]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d002      	beq.n	800517a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	699b      	ldr	r3, [r3, #24]
 8005178:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800517a:	69fb      	ldr	r3, [r7, #28]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d008      	beq.n	8005192 <osThreadNew+0x6e>
 8005180:	69fb      	ldr	r3, [r7, #28]
 8005182:	2b38      	cmp	r3, #56	; 0x38
 8005184:	d805      	bhi.n	8005192 <osThreadNew+0x6e>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	f003 0301 	and.w	r3, r3, #1
 800518e:	2b00      	cmp	r3, #0
 8005190:	d001      	beq.n	8005196 <osThreadNew+0x72>
        return (NULL);
 8005192:	2300      	movs	r3, #0
 8005194:	e054      	b.n	8005240 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	695b      	ldr	r3, [r3, #20]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d003      	beq.n	80051a6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	695b      	ldr	r3, [r3, #20]
 80051a2:	089b      	lsrs	r3, r3, #2
 80051a4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	689b      	ldr	r3, [r3, #8]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d00e      	beq.n	80051cc <osThreadNew+0xa8>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	2b5b      	cmp	r3, #91	; 0x5b
 80051b4:	d90a      	bls.n	80051cc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d006      	beq.n	80051cc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	695b      	ldr	r3, [r3, #20]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d002      	beq.n	80051cc <osThreadNew+0xa8>
        mem = 1;
 80051c6:	2301      	movs	r3, #1
 80051c8:	61bb      	str	r3, [r7, #24]
 80051ca:	e010      	b.n	80051ee <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d10c      	bne.n	80051ee <osThreadNew+0xca>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	68db      	ldr	r3, [r3, #12]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d108      	bne.n	80051ee <osThreadNew+0xca>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	691b      	ldr	r3, [r3, #16]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d104      	bne.n	80051ee <osThreadNew+0xca>
          mem = 0;
 80051e4:	2300      	movs	r3, #0
 80051e6:	61bb      	str	r3, [r7, #24]
 80051e8:	e001      	b.n	80051ee <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80051ea:	2300      	movs	r3, #0
 80051ec:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80051ee:	69bb      	ldr	r3, [r7, #24]
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	d110      	bne.n	8005216 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80051f8:	687a      	ldr	r2, [r7, #4]
 80051fa:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80051fc:	9202      	str	r2, [sp, #8]
 80051fe:	9301      	str	r3, [sp, #4]
 8005200:	69fb      	ldr	r3, [r7, #28]
 8005202:	9300      	str	r3, [sp, #0]
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	6a3a      	ldr	r2, [r7, #32]
 8005208:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800520a:	68f8      	ldr	r0, [r7, #12]
 800520c:	f000 fe0c 	bl	8005e28 <xTaskCreateStatic>
 8005210:	4603      	mov	r3, r0
 8005212:	613b      	str	r3, [r7, #16]
 8005214:	e013      	b.n	800523e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005216:	69bb      	ldr	r3, [r7, #24]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d110      	bne.n	800523e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800521c:	6a3b      	ldr	r3, [r7, #32]
 800521e:	b29a      	uxth	r2, r3
 8005220:	f107 0310 	add.w	r3, r7, #16
 8005224:	9301      	str	r3, [sp, #4]
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	9300      	str	r3, [sp, #0]
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800522e:	68f8      	ldr	r0, [r7, #12]
 8005230:	f000 fe57 	bl	8005ee2 <xTaskCreate>
 8005234:	4603      	mov	r3, r0
 8005236:	2b01      	cmp	r3, #1
 8005238:	d001      	beq.n	800523e <osThreadNew+0x11a>
            hTask = NULL;
 800523a:	2300      	movs	r3, #0
 800523c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800523e:	693b      	ldr	r3, [r7, #16]
}
 8005240:	4618      	mov	r0, r3
 8005242:	3728      	adds	r7, #40	; 0x28
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}

08005248 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005248:	b580      	push	{r7, lr}
 800524a:	b084      	sub	sp, #16
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005250:	f3ef 8305 	mrs	r3, IPSR
 8005254:	60bb      	str	r3, [r7, #8]
  return(result);
 8005256:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005258:	2b00      	cmp	r3, #0
 800525a:	d003      	beq.n	8005264 <osDelay+0x1c>
    stat = osErrorISR;
 800525c:	f06f 0305 	mvn.w	r3, #5
 8005260:	60fb      	str	r3, [r7, #12]
 8005262:	e007      	b.n	8005274 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005264:	2300      	movs	r3, #0
 8005266:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d002      	beq.n	8005274 <osDelay+0x2c>
      vTaskDelay(ticks);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f000 ff7c 	bl	800616c <vTaskDelay>
    }
  }

  return (stat);
 8005274:	68fb      	ldr	r3, [r7, #12]
}
 8005276:	4618      	mov	r0, r3
 8005278:	3710      	adds	r7, #16
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
	...

08005280 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005280:	b480      	push	{r7}
 8005282:	b085      	sub	sp, #20
 8005284:	af00      	add	r7, sp, #0
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	4a07      	ldr	r2, [pc, #28]	; (80052ac <vApplicationGetIdleTaskMemory+0x2c>)
 8005290:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	4a06      	ldr	r2, [pc, #24]	; (80052b0 <vApplicationGetIdleTaskMemory+0x30>)
 8005296:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2280      	movs	r2, #128	; 0x80
 800529c:	601a      	str	r2, [r3, #0]
}
 800529e:	bf00      	nop
 80052a0:	3714      	adds	r7, #20
 80052a2:	46bd      	mov	sp, r7
 80052a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a8:	4770      	bx	lr
 80052aa:	bf00      	nop
 80052ac:	200000ac 	.word	0x200000ac
 80052b0:	20000108 	.word	0x20000108

080052b4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80052b4:	b480      	push	{r7}
 80052b6:	b085      	sub	sp, #20
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	60f8      	str	r0, [r7, #12]
 80052bc:	60b9      	str	r1, [r7, #8]
 80052be:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	4a07      	ldr	r2, [pc, #28]	; (80052e0 <vApplicationGetTimerTaskMemory+0x2c>)
 80052c4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	4a06      	ldr	r2, [pc, #24]	; (80052e4 <vApplicationGetTimerTaskMemory+0x30>)
 80052ca:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f44f 7280 	mov.w	r2, #256	; 0x100
 80052d2:	601a      	str	r2, [r3, #0]
}
 80052d4:	bf00      	nop
 80052d6:	3714      	adds	r7, #20
 80052d8:	46bd      	mov	sp, r7
 80052da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052de:	4770      	bx	lr
 80052e0:	20000308 	.word	0x20000308
 80052e4:	20000364 	.word	0x20000364

080052e8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80052e8:	b480      	push	{r7}
 80052ea:	b083      	sub	sp, #12
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f103 0208 	add.w	r2, r3, #8
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	f04f 32ff 	mov.w	r2, #4294967295
 8005300:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	f103 0208 	add.w	r2, r3, #8
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	f103 0208 	add.w	r2, r3, #8
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2200      	movs	r2, #0
 800531a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800531c:	bf00      	nop
 800531e:	370c      	adds	r7, #12
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr

08005328 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005328:	b480      	push	{r7}
 800532a:	b083      	sub	sp, #12
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2200      	movs	r2, #0
 8005334:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005336:	bf00      	nop
 8005338:	370c      	adds	r7, #12
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr

08005342 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005342:	b480      	push	{r7}
 8005344:	b085      	sub	sp, #20
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
 800534a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	68fa      	ldr	r2, [r7, #12]
 8005356:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	689a      	ldr	r2, [r3, #8]
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	683a      	ldr	r2, [r7, #0]
 8005366:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	683a      	ldr	r2, [r7, #0]
 800536c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	687a      	ldr	r2, [r7, #4]
 8005372:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	1c5a      	adds	r2, r3, #1
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	601a      	str	r2, [r3, #0]
}
 800537e:	bf00      	nop
 8005380:	3714      	adds	r7, #20
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr

0800538a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800538a:	b480      	push	{r7}
 800538c:	b085      	sub	sp, #20
 800538e:	af00      	add	r7, sp, #0
 8005390:	6078      	str	r0, [r7, #4]
 8005392:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053a0:	d103      	bne.n	80053aa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	691b      	ldr	r3, [r3, #16]
 80053a6:	60fb      	str	r3, [r7, #12]
 80053a8:	e00c      	b.n	80053c4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	3308      	adds	r3, #8
 80053ae:	60fb      	str	r3, [r7, #12]
 80053b0:	e002      	b.n	80053b8 <vListInsert+0x2e>
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	60fb      	str	r3, [r7, #12]
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	68ba      	ldr	r2, [r7, #8]
 80053c0:	429a      	cmp	r2, r3
 80053c2:	d2f6      	bcs.n	80053b2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	685a      	ldr	r2, [r3, #4]
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	683a      	ldr	r2, [r7, #0]
 80053d2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	68fa      	ldr	r2, [r7, #12]
 80053d8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	683a      	ldr	r2, [r7, #0]
 80053de:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	687a      	ldr	r2, [r7, #4]
 80053e4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	1c5a      	adds	r2, r3, #1
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	601a      	str	r2, [r3, #0]
}
 80053f0:	bf00      	nop
 80053f2:	3714      	adds	r7, #20
 80053f4:	46bd      	mov	sp, r7
 80053f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fa:	4770      	bx	lr

080053fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80053fc:	b480      	push	{r7}
 80053fe:	b085      	sub	sp, #20
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	691b      	ldr	r3, [r3, #16]
 8005408:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	687a      	ldr	r2, [r7, #4]
 8005410:	6892      	ldr	r2, [r2, #8]
 8005412:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	689b      	ldr	r3, [r3, #8]
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	6852      	ldr	r2, [r2, #4]
 800541c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	687a      	ldr	r2, [r7, #4]
 8005424:	429a      	cmp	r2, r3
 8005426:	d103      	bne.n	8005430 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	689a      	ldr	r2, [r3, #8]
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2200      	movs	r2, #0
 8005434:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	1e5a      	subs	r2, r3, #1
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
}
 8005444:	4618      	mov	r0, r3
 8005446:	3714      	adds	r7, #20
 8005448:	46bd      	mov	sp, r7
 800544a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544e:	4770      	bx	lr

08005450 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b084      	sub	sp, #16
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d10a      	bne.n	800547a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005468:	f383 8811 	msr	BASEPRI, r3
 800546c:	f3bf 8f6f 	isb	sy
 8005470:	f3bf 8f4f 	dsb	sy
 8005474:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005476:	bf00      	nop
 8005478:	e7fe      	b.n	8005478 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800547a:	f002 f84b 	bl	8007514 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005486:	68f9      	ldr	r1, [r7, #12]
 8005488:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800548a:	fb01 f303 	mul.w	r3, r1, r3
 800548e:	441a      	add	r2, r3
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2200      	movs	r2, #0
 8005498:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054aa:	3b01      	subs	r3, #1
 80054ac:	68f9      	ldr	r1, [r7, #12]
 80054ae:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80054b0:	fb01 f303 	mul.w	r3, r1, r3
 80054b4:	441a      	add	r2, r3
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	22ff      	movs	r2, #255	; 0xff
 80054be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	22ff      	movs	r2, #255	; 0xff
 80054c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d114      	bne.n	80054fa <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	691b      	ldr	r3, [r3, #16]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d01a      	beq.n	800550e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	3310      	adds	r3, #16
 80054dc:	4618      	mov	r0, r3
 80054de:	f001 f903 	bl	80066e8 <xTaskRemoveFromEventList>
 80054e2:	4603      	mov	r3, r0
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d012      	beq.n	800550e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80054e8:	4b0c      	ldr	r3, [pc, #48]	; (800551c <xQueueGenericReset+0xcc>)
 80054ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054ee:	601a      	str	r2, [r3, #0]
 80054f0:	f3bf 8f4f 	dsb	sy
 80054f4:	f3bf 8f6f 	isb	sy
 80054f8:	e009      	b.n	800550e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	3310      	adds	r3, #16
 80054fe:	4618      	mov	r0, r3
 8005500:	f7ff fef2 	bl	80052e8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	3324      	adds	r3, #36	; 0x24
 8005508:	4618      	mov	r0, r3
 800550a:	f7ff feed 	bl	80052e8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800550e:	f002 f831 	bl	8007574 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005512:	2301      	movs	r3, #1
}
 8005514:	4618      	mov	r0, r3
 8005516:	3710      	adds	r7, #16
 8005518:	46bd      	mov	sp, r7
 800551a:	bd80      	pop	{r7, pc}
 800551c:	e000ed04 	.word	0xe000ed04

08005520 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005520:	b580      	push	{r7, lr}
 8005522:	b08e      	sub	sp, #56	; 0x38
 8005524:	af02      	add	r7, sp, #8
 8005526:	60f8      	str	r0, [r7, #12]
 8005528:	60b9      	str	r1, [r7, #8]
 800552a:	607a      	str	r2, [r7, #4]
 800552c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d10a      	bne.n	800554a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005534:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005538:	f383 8811 	msr	BASEPRI, r3
 800553c:	f3bf 8f6f 	isb	sy
 8005540:	f3bf 8f4f 	dsb	sy
 8005544:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005546:	bf00      	nop
 8005548:	e7fe      	b.n	8005548 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d10a      	bne.n	8005566 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005554:	f383 8811 	msr	BASEPRI, r3
 8005558:	f3bf 8f6f 	isb	sy
 800555c:	f3bf 8f4f 	dsb	sy
 8005560:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005562:	bf00      	nop
 8005564:	e7fe      	b.n	8005564 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d002      	beq.n	8005572 <xQueueGenericCreateStatic+0x52>
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d001      	beq.n	8005576 <xQueueGenericCreateStatic+0x56>
 8005572:	2301      	movs	r3, #1
 8005574:	e000      	b.n	8005578 <xQueueGenericCreateStatic+0x58>
 8005576:	2300      	movs	r3, #0
 8005578:	2b00      	cmp	r3, #0
 800557a:	d10a      	bne.n	8005592 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800557c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005580:	f383 8811 	msr	BASEPRI, r3
 8005584:	f3bf 8f6f 	isb	sy
 8005588:	f3bf 8f4f 	dsb	sy
 800558c:	623b      	str	r3, [r7, #32]
}
 800558e:	bf00      	nop
 8005590:	e7fe      	b.n	8005590 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d102      	bne.n	800559e <xQueueGenericCreateStatic+0x7e>
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d101      	bne.n	80055a2 <xQueueGenericCreateStatic+0x82>
 800559e:	2301      	movs	r3, #1
 80055a0:	e000      	b.n	80055a4 <xQueueGenericCreateStatic+0x84>
 80055a2:	2300      	movs	r3, #0
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d10a      	bne.n	80055be <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80055a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055ac:	f383 8811 	msr	BASEPRI, r3
 80055b0:	f3bf 8f6f 	isb	sy
 80055b4:	f3bf 8f4f 	dsb	sy
 80055b8:	61fb      	str	r3, [r7, #28]
}
 80055ba:	bf00      	nop
 80055bc:	e7fe      	b.n	80055bc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80055be:	2350      	movs	r3, #80	; 0x50
 80055c0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	2b50      	cmp	r3, #80	; 0x50
 80055c6:	d00a      	beq.n	80055de <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80055c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055cc:	f383 8811 	msr	BASEPRI, r3
 80055d0:	f3bf 8f6f 	isb	sy
 80055d4:	f3bf 8f4f 	dsb	sy
 80055d8:	61bb      	str	r3, [r7, #24]
}
 80055da:	bf00      	nop
 80055dc:	e7fe      	b.n	80055dc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80055de:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80055e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d00d      	beq.n	8005606 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80055ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055ec:	2201      	movs	r2, #1
 80055ee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80055f2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80055f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055f8:	9300      	str	r3, [sp, #0]
 80055fa:	4613      	mov	r3, r2
 80055fc:	687a      	ldr	r2, [r7, #4]
 80055fe:	68b9      	ldr	r1, [r7, #8]
 8005600:	68f8      	ldr	r0, [r7, #12]
 8005602:	f000 f805 	bl	8005610 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005608:	4618      	mov	r0, r3
 800560a:	3730      	adds	r7, #48	; 0x30
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}

08005610 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b084      	sub	sp, #16
 8005614:	af00      	add	r7, sp, #0
 8005616:	60f8      	str	r0, [r7, #12]
 8005618:	60b9      	str	r1, [r7, #8]
 800561a:	607a      	str	r2, [r7, #4]
 800561c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d103      	bne.n	800562c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005624:	69bb      	ldr	r3, [r7, #24]
 8005626:	69ba      	ldr	r2, [r7, #24]
 8005628:	601a      	str	r2, [r3, #0]
 800562a:	e002      	b.n	8005632 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800562c:	69bb      	ldr	r3, [r7, #24]
 800562e:	687a      	ldr	r2, [r7, #4]
 8005630:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	68fa      	ldr	r2, [r7, #12]
 8005636:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005638:	69bb      	ldr	r3, [r7, #24]
 800563a:	68ba      	ldr	r2, [r7, #8]
 800563c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800563e:	2101      	movs	r1, #1
 8005640:	69b8      	ldr	r0, [r7, #24]
 8005642:	f7ff ff05 	bl	8005450 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	78fa      	ldrb	r2, [r7, #3]
 800564a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800564e:	bf00      	nop
 8005650:	3710      	adds	r7, #16
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}
	...

08005658 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b08e      	sub	sp, #56	; 0x38
 800565c:	af00      	add	r7, sp, #0
 800565e:	60f8      	str	r0, [r7, #12]
 8005660:	60b9      	str	r1, [r7, #8]
 8005662:	607a      	str	r2, [r7, #4]
 8005664:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005666:	2300      	movs	r3, #0
 8005668:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800566e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005670:	2b00      	cmp	r3, #0
 8005672:	d10a      	bne.n	800568a <xQueueGenericSend+0x32>
	__asm volatile
 8005674:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005678:	f383 8811 	msr	BASEPRI, r3
 800567c:	f3bf 8f6f 	isb	sy
 8005680:	f3bf 8f4f 	dsb	sy
 8005684:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005686:	bf00      	nop
 8005688:	e7fe      	b.n	8005688 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d103      	bne.n	8005698 <xQueueGenericSend+0x40>
 8005690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005694:	2b00      	cmp	r3, #0
 8005696:	d101      	bne.n	800569c <xQueueGenericSend+0x44>
 8005698:	2301      	movs	r3, #1
 800569a:	e000      	b.n	800569e <xQueueGenericSend+0x46>
 800569c:	2300      	movs	r3, #0
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d10a      	bne.n	80056b8 <xQueueGenericSend+0x60>
	__asm volatile
 80056a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056a6:	f383 8811 	msr	BASEPRI, r3
 80056aa:	f3bf 8f6f 	isb	sy
 80056ae:	f3bf 8f4f 	dsb	sy
 80056b2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80056b4:	bf00      	nop
 80056b6:	e7fe      	b.n	80056b6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	2b02      	cmp	r3, #2
 80056bc:	d103      	bne.n	80056c6 <xQueueGenericSend+0x6e>
 80056be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056c2:	2b01      	cmp	r3, #1
 80056c4:	d101      	bne.n	80056ca <xQueueGenericSend+0x72>
 80056c6:	2301      	movs	r3, #1
 80056c8:	e000      	b.n	80056cc <xQueueGenericSend+0x74>
 80056ca:	2300      	movs	r3, #0
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d10a      	bne.n	80056e6 <xQueueGenericSend+0x8e>
	__asm volatile
 80056d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056d4:	f383 8811 	msr	BASEPRI, r3
 80056d8:	f3bf 8f6f 	isb	sy
 80056dc:	f3bf 8f4f 	dsb	sy
 80056e0:	623b      	str	r3, [r7, #32]
}
 80056e2:	bf00      	nop
 80056e4:	e7fe      	b.n	80056e4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80056e6:	f001 f9bd 	bl	8006a64 <xTaskGetSchedulerState>
 80056ea:	4603      	mov	r3, r0
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d102      	bne.n	80056f6 <xQueueGenericSend+0x9e>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d101      	bne.n	80056fa <xQueueGenericSend+0xa2>
 80056f6:	2301      	movs	r3, #1
 80056f8:	e000      	b.n	80056fc <xQueueGenericSend+0xa4>
 80056fa:	2300      	movs	r3, #0
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d10a      	bne.n	8005716 <xQueueGenericSend+0xbe>
	__asm volatile
 8005700:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005704:	f383 8811 	msr	BASEPRI, r3
 8005708:	f3bf 8f6f 	isb	sy
 800570c:	f3bf 8f4f 	dsb	sy
 8005710:	61fb      	str	r3, [r7, #28]
}
 8005712:	bf00      	nop
 8005714:	e7fe      	b.n	8005714 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005716:	f001 fefd 	bl	8007514 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800571a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800571c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800571e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005720:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005722:	429a      	cmp	r2, r3
 8005724:	d302      	bcc.n	800572c <xQueueGenericSend+0xd4>
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	2b02      	cmp	r3, #2
 800572a:	d129      	bne.n	8005780 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800572c:	683a      	ldr	r2, [r7, #0]
 800572e:	68b9      	ldr	r1, [r7, #8]
 8005730:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005732:	f000 fa0b 	bl	8005b4c <prvCopyDataToQueue>
 8005736:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800573a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800573c:	2b00      	cmp	r3, #0
 800573e:	d010      	beq.n	8005762 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005742:	3324      	adds	r3, #36	; 0x24
 8005744:	4618      	mov	r0, r3
 8005746:	f000 ffcf 	bl	80066e8 <xTaskRemoveFromEventList>
 800574a:	4603      	mov	r3, r0
 800574c:	2b00      	cmp	r3, #0
 800574e:	d013      	beq.n	8005778 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005750:	4b3f      	ldr	r3, [pc, #252]	; (8005850 <xQueueGenericSend+0x1f8>)
 8005752:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005756:	601a      	str	r2, [r3, #0]
 8005758:	f3bf 8f4f 	dsb	sy
 800575c:	f3bf 8f6f 	isb	sy
 8005760:	e00a      	b.n	8005778 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005764:	2b00      	cmp	r3, #0
 8005766:	d007      	beq.n	8005778 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005768:	4b39      	ldr	r3, [pc, #228]	; (8005850 <xQueueGenericSend+0x1f8>)
 800576a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800576e:	601a      	str	r2, [r3, #0]
 8005770:	f3bf 8f4f 	dsb	sy
 8005774:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005778:	f001 fefc 	bl	8007574 <vPortExitCritical>
				return pdPASS;
 800577c:	2301      	movs	r3, #1
 800577e:	e063      	b.n	8005848 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d103      	bne.n	800578e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005786:	f001 fef5 	bl	8007574 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800578a:	2300      	movs	r3, #0
 800578c:	e05c      	b.n	8005848 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800578e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005790:	2b00      	cmp	r3, #0
 8005792:	d106      	bne.n	80057a2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005794:	f107 0314 	add.w	r3, r7, #20
 8005798:	4618      	mov	r0, r3
 800579a:	f001 f809 	bl	80067b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800579e:	2301      	movs	r3, #1
 80057a0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80057a2:	f001 fee7 	bl	8007574 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80057a6:	f000 fd7b 	bl	80062a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80057aa:	f001 feb3 	bl	8007514 <vPortEnterCritical>
 80057ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80057b4:	b25b      	sxtb	r3, r3
 80057b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057ba:	d103      	bne.n	80057c4 <xQueueGenericSend+0x16c>
 80057bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80057c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80057ca:	b25b      	sxtb	r3, r3
 80057cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057d0:	d103      	bne.n	80057da <xQueueGenericSend+0x182>
 80057d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057d4:	2200      	movs	r2, #0
 80057d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80057da:	f001 fecb 	bl	8007574 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80057de:	1d3a      	adds	r2, r7, #4
 80057e0:	f107 0314 	add.w	r3, r7, #20
 80057e4:	4611      	mov	r1, r2
 80057e6:	4618      	mov	r0, r3
 80057e8:	f000 fff8 	bl	80067dc <xTaskCheckForTimeOut>
 80057ec:	4603      	mov	r3, r0
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d124      	bne.n	800583c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80057f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80057f4:	f000 faa2 	bl	8005d3c <prvIsQueueFull>
 80057f8:	4603      	mov	r3, r0
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d018      	beq.n	8005830 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80057fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005800:	3310      	adds	r3, #16
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	4611      	mov	r1, r2
 8005806:	4618      	mov	r0, r3
 8005808:	f000 ff1e 	bl	8006648 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800580c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800580e:	f000 fa2d 	bl	8005c6c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005812:	f000 fd53 	bl	80062bc <xTaskResumeAll>
 8005816:	4603      	mov	r3, r0
 8005818:	2b00      	cmp	r3, #0
 800581a:	f47f af7c 	bne.w	8005716 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800581e:	4b0c      	ldr	r3, [pc, #48]	; (8005850 <xQueueGenericSend+0x1f8>)
 8005820:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005824:	601a      	str	r2, [r3, #0]
 8005826:	f3bf 8f4f 	dsb	sy
 800582a:	f3bf 8f6f 	isb	sy
 800582e:	e772      	b.n	8005716 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005830:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005832:	f000 fa1b 	bl	8005c6c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005836:	f000 fd41 	bl	80062bc <xTaskResumeAll>
 800583a:	e76c      	b.n	8005716 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800583c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800583e:	f000 fa15 	bl	8005c6c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005842:	f000 fd3b 	bl	80062bc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005846:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005848:	4618      	mov	r0, r3
 800584a:	3738      	adds	r7, #56	; 0x38
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}
 8005850:	e000ed04 	.word	0xe000ed04

08005854 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b090      	sub	sp, #64	; 0x40
 8005858:	af00      	add	r7, sp, #0
 800585a:	60f8      	str	r0, [r7, #12]
 800585c:	60b9      	str	r1, [r7, #8]
 800585e:	607a      	str	r2, [r7, #4]
 8005860:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8005866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005868:	2b00      	cmp	r3, #0
 800586a:	d10a      	bne.n	8005882 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800586c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005870:	f383 8811 	msr	BASEPRI, r3
 8005874:	f3bf 8f6f 	isb	sy
 8005878:	f3bf 8f4f 	dsb	sy
 800587c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800587e:	bf00      	nop
 8005880:	e7fe      	b.n	8005880 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005882:	68bb      	ldr	r3, [r7, #8]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d103      	bne.n	8005890 <xQueueGenericSendFromISR+0x3c>
 8005888:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800588a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800588c:	2b00      	cmp	r3, #0
 800588e:	d101      	bne.n	8005894 <xQueueGenericSendFromISR+0x40>
 8005890:	2301      	movs	r3, #1
 8005892:	e000      	b.n	8005896 <xQueueGenericSendFromISR+0x42>
 8005894:	2300      	movs	r3, #0
 8005896:	2b00      	cmp	r3, #0
 8005898:	d10a      	bne.n	80058b0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800589a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800589e:	f383 8811 	msr	BASEPRI, r3
 80058a2:	f3bf 8f6f 	isb	sy
 80058a6:	f3bf 8f4f 	dsb	sy
 80058aa:	627b      	str	r3, [r7, #36]	; 0x24
}
 80058ac:	bf00      	nop
 80058ae:	e7fe      	b.n	80058ae <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	2b02      	cmp	r3, #2
 80058b4:	d103      	bne.n	80058be <xQueueGenericSendFromISR+0x6a>
 80058b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058ba:	2b01      	cmp	r3, #1
 80058bc:	d101      	bne.n	80058c2 <xQueueGenericSendFromISR+0x6e>
 80058be:	2301      	movs	r3, #1
 80058c0:	e000      	b.n	80058c4 <xQueueGenericSendFromISR+0x70>
 80058c2:	2300      	movs	r3, #0
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d10a      	bne.n	80058de <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80058c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058cc:	f383 8811 	msr	BASEPRI, r3
 80058d0:	f3bf 8f6f 	isb	sy
 80058d4:	f3bf 8f4f 	dsb	sy
 80058d8:	623b      	str	r3, [r7, #32]
}
 80058da:	bf00      	nop
 80058dc:	e7fe      	b.n	80058dc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80058de:	f001 fefb 	bl	80076d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80058e2:	f3ef 8211 	mrs	r2, BASEPRI
 80058e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ea:	f383 8811 	msr	BASEPRI, r3
 80058ee:	f3bf 8f6f 	isb	sy
 80058f2:	f3bf 8f4f 	dsb	sy
 80058f6:	61fa      	str	r2, [r7, #28]
 80058f8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80058fa:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80058fc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80058fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005900:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005904:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005906:	429a      	cmp	r2, r3
 8005908:	d302      	bcc.n	8005910 <xQueueGenericSendFromISR+0xbc>
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	2b02      	cmp	r3, #2
 800590e:	d12f      	bne.n	8005970 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005912:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005916:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800591a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800591c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800591e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005920:	683a      	ldr	r2, [r7, #0]
 8005922:	68b9      	ldr	r1, [r7, #8]
 8005924:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005926:	f000 f911 	bl	8005b4c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800592a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800592e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005932:	d112      	bne.n	800595a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005938:	2b00      	cmp	r3, #0
 800593a:	d016      	beq.n	800596a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800593c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800593e:	3324      	adds	r3, #36	; 0x24
 8005940:	4618      	mov	r0, r3
 8005942:	f000 fed1 	bl	80066e8 <xTaskRemoveFromEventList>
 8005946:	4603      	mov	r3, r0
 8005948:	2b00      	cmp	r3, #0
 800594a:	d00e      	beq.n	800596a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d00b      	beq.n	800596a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2201      	movs	r2, #1
 8005956:	601a      	str	r2, [r3, #0]
 8005958:	e007      	b.n	800596a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800595a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800595e:	3301      	adds	r3, #1
 8005960:	b2db      	uxtb	r3, r3
 8005962:	b25a      	sxtb	r2, r3
 8005964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005966:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800596a:	2301      	movs	r3, #1
 800596c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800596e:	e001      	b.n	8005974 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005970:	2300      	movs	r3, #0
 8005972:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005974:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005976:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800597e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005980:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005982:	4618      	mov	r0, r3
 8005984:	3740      	adds	r7, #64	; 0x40
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}
	...

0800598c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b08c      	sub	sp, #48	; 0x30
 8005990:	af00      	add	r7, sp, #0
 8005992:	60f8      	str	r0, [r7, #12]
 8005994:	60b9      	str	r1, [r7, #8]
 8005996:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005998:	2300      	movs	r3, #0
 800599a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80059a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d10a      	bne.n	80059bc <xQueueReceive+0x30>
	__asm volatile
 80059a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059aa:	f383 8811 	msr	BASEPRI, r3
 80059ae:	f3bf 8f6f 	isb	sy
 80059b2:	f3bf 8f4f 	dsb	sy
 80059b6:	623b      	str	r3, [r7, #32]
}
 80059b8:	bf00      	nop
 80059ba:	e7fe      	b.n	80059ba <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d103      	bne.n	80059ca <xQueueReceive+0x3e>
 80059c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d101      	bne.n	80059ce <xQueueReceive+0x42>
 80059ca:	2301      	movs	r3, #1
 80059cc:	e000      	b.n	80059d0 <xQueueReceive+0x44>
 80059ce:	2300      	movs	r3, #0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d10a      	bne.n	80059ea <xQueueReceive+0x5e>
	__asm volatile
 80059d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059d8:	f383 8811 	msr	BASEPRI, r3
 80059dc:	f3bf 8f6f 	isb	sy
 80059e0:	f3bf 8f4f 	dsb	sy
 80059e4:	61fb      	str	r3, [r7, #28]
}
 80059e6:	bf00      	nop
 80059e8:	e7fe      	b.n	80059e8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80059ea:	f001 f83b 	bl	8006a64 <xTaskGetSchedulerState>
 80059ee:	4603      	mov	r3, r0
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d102      	bne.n	80059fa <xQueueReceive+0x6e>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d101      	bne.n	80059fe <xQueueReceive+0x72>
 80059fa:	2301      	movs	r3, #1
 80059fc:	e000      	b.n	8005a00 <xQueueReceive+0x74>
 80059fe:	2300      	movs	r3, #0
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d10a      	bne.n	8005a1a <xQueueReceive+0x8e>
	__asm volatile
 8005a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a08:	f383 8811 	msr	BASEPRI, r3
 8005a0c:	f3bf 8f6f 	isb	sy
 8005a10:	f3bf 8f4f 	dsb	sy
 8005a14:	61bb      	str	r3, [r7, #24]
}
 8005a16:	bf00      	nop
 8005a18:	e7fe      	b.n	8005a18 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005a1a:	f001 fd7b 	bl	8007514 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005a1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a22:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d01f      	beq.n	8005a6a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005a2a:	68b9      	ldr	r1, [r7, #8]
 8005a2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a2e:	f000 f8f7 	bl	8005c20 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a34:	1e5a      	subs	r2, r3, #1
 8005a36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a38:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a3c:	691b      	ldr	r3, [r3, #16]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d00f      	beq.n	8005a62 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a44:	3310      	adds	r3, #16
 8005a46:	4618      	mov	r0, r3
 8005a48:	f000 fe4e 	bl	80066e8 <xTaskRemoveFromEventList>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d007      	beq.n	8005a62 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005a52:	4b3d      	ldr	r3, [pc, #244]	; (8005b48 <xQueueReceive+0x1bc>)
 8005a54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a58:	601a      	str	r2, [r3, #0]
 8005a5a:	f3bf 8f4f 	dsb	sy
 8005a5e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005a62:	f001 fd87 	bl	8007574 <vPortExitCritical>
				return pdPASS;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e069      	b.n	8005b3e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d103      	bne.n	8005a78 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005a70:	f001 fd80 	bl	8007574 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005a74:	2300      	movs	r3, #0
 8005a76:	e062      	b.n	8005b3e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005a78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d106      	bne.n	8005a8c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005a7e:	f107 0310 	add.w	r3, r7, #16
 8005a82:	4618      	mov	r0, r3
 8005a84:	f000 fe94 	bl	80067b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005a8c:	f001 fd72 	bl	8007574 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005a90:	f000 fc06 	bl	80062a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005a94:	f001 fd3e 	bl	8007514 <vPortEnterCritical>
 8005a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a9a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005a9e:	b25b      	sxtb	r3, r3
 8005aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aa4:	d103      	bne.n	8005aae <xQueueReceive+0x122>
 8005aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ab0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005ab4:	b25b      	sxtb	r3, r3
 8005ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aba:	d103      	bne.n	8005ac4 <xQueueReceive+0x138>
 8005abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005ac4:	f001 fd56 	bl	8007574 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005ac8:	1d3a      	adds	r2, r7, #4
 8005aca:	f107 0310 	add.w	r3, r7, #16
 8005ace:	4611      	mov	r1, r2
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f000 fe83 	bl	80067dc <xTaskCheckForTimeOut>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d123      	bne.n	8005b24 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005adc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005ade:	f000 f917 	bl	8005d10 <prvIsQueueEmpty>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d017      	beq.n	8005b18 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aea:	3324      	adds	r3, #36	; 0x24
 8005aec:	687a      	ldr	r2, [r7, #4]
 8005aee:	4611      	mov	r1, r2
 8005af0:	4618      	mov	r0, r3
 8005af2:	f000 fda9 	bl	8006648 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005af6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005af8:	f000 f8b8 	bl	8005c6c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005afc:	f000 fbde 	bl	80062bc <xTaskResumeAll>
 8005b00:	4603      	mov	r3, r0
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d189      	bne.n	8005a1a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005b06:	4b10      	ldr	r3, [pc, #64]	; (8005b48 <xQueueReceive+0x1bc>)
 8005b08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b0c:	601a      	str	r2, [r3, #0]
 8005b0e:	f3bf 8f4f 	dsb	sy
 8005b12:	f3bf 8f6f 	isb	sy
 8005b16:	e780      	b.n	8005a1a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005b18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005b1a:	f000 f8a7 	bl	8005c6c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005b1e:	f000 fbcd 	bl	80062bc <xTaskResumeAll>
 8005b22:	e77a      	b.n	8005a1a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005b24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005b26:	f000 f8a1 	bl	8005c6c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005b2a:	f000 fbc7 	bl	80062bc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005b2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005b30:	f000 f8ee 	bl	8005d10 <prvIsQueueEmpty>
 8005b34:	4603      	mov	r3, r0
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	f43f af6f 	beq.w	8005a1a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005b3c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	3730      	adds	r7, #48	; 0x30
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}
 8005b46:	bf00      	nop
 8005b48:	e000ed04 	.word	0xe000ed04

08005b4c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b086      	sub	sp, #24
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	60f8      	str	r0, [r7, #12]
 8005b54:	60b9      	str	r1, [r7, #8]
 8005b56:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b60:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d10d      	bne.n	8005b86 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d14d      	bne.n	8005c0e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	4618      	mov	r0, r3
 8005b78:	f000 ff92 	bl	8006aa0 <xTaskPriorityDisinherit>
 8005b7c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2200      	movs	r2, #0
 8005b82:	609a      	str	r2, [r3, #8]
 8005b84:	e043      	b.n	8005c0e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d119      	bne.n	8005bc0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6858      	ldr	r0, [r3, #4]
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b94:	461a      	mov	r2, r3
 8005b96:	68b9      	ldr	r1, [r7, #8]
 8005b98:	f001 fefa 	bl	8007990 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	685a      	ldr	r2, [r3, #4]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ba4:	441a      	add	r2, r3
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	685a      	ldr	r2, [r3, #4]
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d32b      	bcc.n	8005c0e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681a      	ldr	r2, [r3, #0]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	605a      	str	r2, [r3, #4]
 8005bbe:	e026      	b.n	8005c0e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	68d8      	ldr	r0, [r3, #12]
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bc8:	461a      	mov	r2, r3
 8005bca:	68b9      	ldr	r1, [r7, #8]
 8005bcc:	f001 fee0 	bl	8007990 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	68da      	ldr	r2, [r3, #12]
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd8:	425b      	negs	r3, r3
 8005bda:	441a      	add	r2, r3
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	68da      	ldr	r2, [r3, #12]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	429a      	cmp	r2, r3
 8005bea:	d207      	bcs.n	8005bfc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	689a      	ldr	r2, [r3, #8]
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bf4:	425b      	negs	r3, r3
 8005bf6:	441a      	add	r2, r3
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2b02      	cmp	r3, #2
 8005c00:	d105      	bne.n	8005c0e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d002      	beq.n	8005c0e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	3b01      	subs	r3, #1
 8005c0c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	1c5a      	adds	r2, r3, #1
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005c16:	697b      	ldr	r3, [r7, #20]
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3718      	adds	r7, #24
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}

08005c20 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b082      	sub	sp, #8
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d018      	beq.n	8005c64 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	68da      	ldr	r2, [r3, #12]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c3a:	441a      	add	r2, r3
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	68da      	ldr	r2, [r3, #12]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	429a      	cmp	r2, r3
 8005c4a:	d303      	bcc.n	8005c54 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	68d9      	ldr	r1, [r3, #12]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c5c:	461a      	mov	r2, r3
 8005c5e:	6838      	ldr	r0, [r7, #0]
 8005c60:	f001 fe96 	bl	8007990 <memcpy>
	}
}
 8005c64:	bf00      	nop
 8005c66:	3708      	adds	r7, #8
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bd80      	pop	{r7, pc}

08005c6c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b084      	sub	sp, #16
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005c74:	f001 fc4e 	bl	8007514 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005c7e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005c80:	e011      	b.n	8005ca6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d012      	beq.n	8005cb0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	3324      	adds	r3, #36	; 0x24
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f000 fd2a 	bl	80066e8 <xTaskRemoveFromEventList>
 8005c94:	4603      	mov	r3, r0
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d001      	beq.n	8005c9e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005c9a:	f000 fe01 	bl	80068a0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005c9e:	7bfb      	ldrb	r3, [r7, #15]
 8005ca0:	3b01      	subs	r3, #1
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005ca6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	dce9      	bgt.n	8005c82 <prvUnlockQueue+0x16>
 8005cae:	e000      	b.n	8005cb2 <prvUnlockQueue+0x46>
					break;
 8005cb0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	22ff      	movs	r2, #255	; 0xff
 8005cb6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005cba:	f001 fc5b 	bl	8007574 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005cbe:	f001 fc29 	bl	8007514 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005cc8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005cca:	e011      	b.n	8005cf0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	691b      	ldr	r3, [r3, #16]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d012      	beq.n	8005cfa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	3310      	adds	r3, #16
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f000 fd05 	bl	80066e8 <xTaskRemoveFromEventList>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d001      	beq.n	8005ce8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005ce4:	f000 fddc 	bl	80068a0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005ce8:	7bbb      	ldrb	r3, [r7, #14]
 8005cea:	3b01      	subs	r3, #1
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005cf0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	dce9      	bgt.n	8005ccc <prvUnlockQueue+0x60>
 8005cf8:	e000      	b.n	8005cfc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005cfa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	22ff      	movs	r2, #255	; 0xff
 8005d00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005d04:	f001 fc36 	bl	8007574 <vPortExitCritical>
}
 8005d08:	bf00      	nop
 8005d0a:	3710      	adds	r7, #16
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}

08005d10 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b084      	sub	sp, #16
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005d18:	f001 fbfc 	bl	8007514 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d102      	bne.n	8005d2a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005d24:	2301      	movs	r3, #1
 8005d26:	60fb      	str	r3, [r7, #12]
 8005d28:	e001      	b.n	8005d2e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005d2e:	f001 fc21 	bl	8007574 <vPortExitCritical>

	return xReturn;
 8005d32:	68fb      	ldr	r3, [r7, #12]
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	3710      	adds	r7, #16
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}

08005d3c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b084      	sub	sp, #16
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005d44:	f001 fbe6 	bl	8007514 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d50:	429a      	cmp	r2, r3
 8005d52:	d102      	bne.n	8005d5a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005d54:	2301      	movs	r3, #1
 8005d56:	60fb      	str	r3, [r7, #12]
 8005d58:	e001      	b.n	8005d5e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005d5e:	f001 fc09 	bl	8007574 <vPortExitCritical>

	return xReturn;
 8005d62:	68fb      	ldr	r3, [r7, #12]
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	3710      	adds	r7, #16
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bd80      	pop	{r7, pc}

08005d6c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b085      	sub	sp, #20
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
 8005d74:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d76:	2300      	movs	r3, #0
 8005d78:	60fb      	str	r3, [r7, #12]
 8005d7a:	e014      	b.n	8005da6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005d7c:	4a0f      	ldr	r2, [pc, #60]	; (8005dbc <vQueueAddToRegistry+0x50>)
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d10b      	bne.n	8005da0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005d88:	490c      	ldr	r1, [pc, #48]	; (8005dbc <vQueueAddToRegistry+0x50>)
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	683a      	ldr	r2, [r7, #0]
 8005d8e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005d92:	4a0a      	ldr	r2, [pc, #40]	; (8005dbc <vQueueAddToRegistry+0x50>)
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	00db      	lsls	r3, r3, #3
 8005d98:	4413      	add	r3, r2
 8005d9a:	687a      	ldr	r2, [r7, #4]
 8005d9c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005d9e:	e006      	b.n	8005dae <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	3301      	adds	r3, #1
 8005da4:	60fb      	str	r3, [r7, #12]
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2b07      	cmp	r3, #7
 8005daa:	d9e7      	bls.n	8005d7c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005dac:	bf00      	nop
 8005dae:	bf00      	nop
 8005db0:	3714      	adds	r7, #20
 8005db2:	46bd      	mov	sp, r7
 8005db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db8:	4770      	bx	lr
 8005dba:	bf00      	nop
 8005dbc:	200085b4 	.word	0x200085b4

08005dc0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b086      	sub	sp, #24
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005dd0:	f001 fba0 	bl	8007514 <vPortEnterCritical>
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005dda:	b25b      	sxtb	r3, r3
 8005ddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005de0:	d103      	bne.n	8005dea <vQueueWaitForMessageRestricted+0x2a>
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	2200      	movs	r2, #0
 8005de6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005df0:	b25b      	sxtb	r3, r3
 8005df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005df6:	d103      	bne.n	8005e00 <vQueueWaitForMessageRestricted+0x40>
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005e00:	f001 fbb8 	bl	8007574 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d106      	bne.n	8005e1a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	3324      	adds	r3, #36	; 0x24
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	68b9      	ldr	r1, [r7, #8]
 8005e14:	4618      	mov	r0, r3
 8005e16:	f000 fc3b 	bl	8006690 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005e1a:	6978      	ldr	r0, [r7, #20]
 8005e1c:	f7ff ff26 	bl	8005c6c <prvUnlockQueue>
	}
 8005e20:	bf00      	nop
 8005e22:	3718      	adds	r7, #24
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}

08005e28 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b08e      	sub	sp, #56	; 0x38
 8005e2c:	af04      	add	r7, sp, #16
 8005e2e:	60f8      	str	r0, [r7, #12]
 8005e30:	60b9      	str	r1, [r7, #8]
 8005e32:	607a      	str	r2, [r7, #4]
 8005e34:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005e36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d10a      	bne.n	8005e52 <xTaskCreateStatic+0x2a>
	__asm volatile
 8005e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e40:	f383 8811 	msr	BASEPRI, r3
 8005e44:	f3bf 8f6f 	isb	sy
 8005e48:	f3bf 8f4f 	dsb	sy
 8005e4c:	623b      	str	r3, [r7, #32]
}
 8005e4e:	bf00      	nop
 8005e50:	e7fe      	b.n	8005e50 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005e52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d10a      	bne.n	8005e6e <xTaskCreateStatic+0x46>
	__asm volatile
 8005e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e5c:	f383 8811 	msr	BASEPRI, r3
 8005e60:	f3bf 8f6f 	isb	sy
 8005e64:	f3bf 8f4f 	dsb	sy
 8005e68:	61fb      	str	r3, [r7, #28]
}
 8005e6a:	bf00      	nop
 8005e6c:	e7fe      	b.n	8005e6c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005e6e:	235c      	movs	r3, #92	; 0x5c
 8005e70:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	2b5c      	cmp	r3, #92	; 0x5c
 8005e76:	d00a      	beq.n	8005e8e <xTaskCreateStatic+0x66>
	__asm volatile
 8005e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e7c:	f383 8811 	msr	BASEPRI, r3
 8005e80:	f3bf 8f6f 	isb	sy
 8005e84:	f3bf 8f4f 	dsb	sy
 8005e88:	61bb      	str	r3, [r7, #24]
}
 8005e8a:	bf00      	nop
 8005e8c:	e7fe      	b.n	8005e8c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005e8e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005e90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d01e      	beq.n	8005ed4 <xTaskCreateStatic+0xac>
 8005e96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d01b      	beq.n	8005ed4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005e9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e9e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ea2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005ea4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ea8:	2202      	movs	r2, #2
 8005eaa:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005eae:	2300      	movs	r3, #0
 8005eb0:	9303      	str	r3, [sp, #12]
 8005eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb4:	9302      	str	r3, [sp, #8]
 8005eb6:	f107 0314 	add.w	r3, r7, #20
 8005eba:	9301      	str	r3, [sp, #4]
 8005ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ebe:	9300      	str	r3, [sp, #0]
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	687a      	ldr	r2, [r7, #4]
 8005ec4:	68b9      	ldr	r1, [r7, #8]
 8005ec6:	68f8      	ldr	r0, [r7, #12]
 8005ec8:	f000 f850 	bl	8005f6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005ecc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005ece:	f000 f8dd 	bl	800608c <prvAddNewTaskToReadyList>
 8005ed2:	e001      	b.n	8005ed8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005ed8:	697b      	ldr	r3, [r7, #20]
	}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3728      	adds	r7, #40	; 0x28
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}

08005ee2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005ee2:	b580      	push	{r7, lr}
 8005ee4:	b08c      	sub	sp, #48	; 0x30
 8005ee6:	af04      	add	r7, sp, #16
 8005ee8:	60f8      	str	r0, [r7, #12]
 8005eea:	60b9      	str	r1, [r7, #8]
 8005eec:	603b      	str	r3, [r7, #0]
 8005eee:	4613      	mov	r3, r2
 8005ef0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005ef2:	88fb      	ldrh	r3, [r7, #6]
 8005ef4:	009b      	lsls	r3, r3, #2
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f001 fc2e 	bl	8007758 <pvPortMalloc>
 8005efc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d00e      	beq.n	8005f22 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005f04:	205c      	movs	r0, #92	; 0x5c
 8005f06:	f001 fc27 	bl	8007758 <pvPortMalloc>
 8005f0a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005f0c:	69fb      	ldr	r3, [r7, #28]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d003      	beq.n	8005f1a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005f12:	69fb      	ldr	r3, [r7, #28]
 8005f14:	697a      	ldr	r2, [r7, #20]
 8005f16:	631a      	str	r2, [r3, #48]	; 0x30
 8005f18:	e005      	b.n	8005f26 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005f1a:	6978      	ldr	r0, [r7, #20]
 8005f1c:	f001 fcaa 	bl	8007874 <vPortFree>
 8005f20:	e001      	b.n	8005f26 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005f22:	2300      	movs	r3, #0
 8005f24:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005f26:	69fb      	ldr	r3, [r7, #28]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d017      	beq.n	8005f5c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005f2c:	69fb      	ldr	r3, [r7, #28]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005f34:	88fa      	ldrh	r2, [r7, #6]
 8005f36:	2300      	movs	r3, #0
 8005f38:	9303      	str	r3, [sp, #12]
 8005f3a:	69fb      	ldr	r3, [r7, #28]
 8005f3c:	9302      	str	r3, [sp, #8]
 8005f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f40:	9301      	str	r3, [sp, #4]
 8005f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f44:	9300      	str	r3, [sp, #0]
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	68b9      	ldr	r1, [r7, #8]
 8005f4a:	68f8      	ldr	r0, [r7, #12]
 8005f4c:	f000 f80e 	bl	8005f6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005f50:	69f8      	ldr	r0, [r7, #28]
 8005f52:	f000 f89b 	bl	800608c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005f56:	2301      	movs	r3, #1
 8005f58:	61bb      	str	r3, [r7, #24]
 8005f5a:	e002      	b.n	8005f62 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005f5c:	f04f 33ff 	mov.w	r3, #4294967295
 8005f60:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005f62:	69bb      	ldr	r3, [r7, #24]
	}
 8005f64:	4618      	mov	r0, r3
 8005f66:	3720      	adds	r7, #32
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd80      	pop	{r7, pc}

08005f6c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b088      	sub	sp, #32
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	60f8      	str	r0, [r7, #12]
 8005f74:	60b9      	str	r1, [r7, #8]
 8005f76:	607a      	str	r2, [r7, #4]
 8005f78:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005f7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f7c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	009b      	lsls	r3, r3, #2
 8005f82:	461a      	mov	r2, r3
 8005f84:	21a5      	movs	r1, #165	; 0xa5
 8005f86:	f001 fd11 	bl	80079ac <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005f8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005f94:	3b01      	subs	r3, #1
 8005f96:	009b      	lsls	r3, r3, #2
 8005f98:	4413      	add	r3, r2
 8005f9a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005f9c:	69bb      	ldr	r3, [r7, #24]
 8005f9e:	f023 0307 	bic.w	r3, r3, #7
 8005fa2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005fa4:	69bb      	ldr	r3, [r7, #24]
 8005fa6:	f003 0307 	and.w	r3, r3, #7
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d00a      	beq.n	8005fc4 <prvInitialiseNewTask+0x58>
	__asm volatile
 8005fae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fb2:	f383 8811 	msr	BASEPRI, r3
 8005fb6:	f3bf 8f6f 	isb	sy
 8005fba:	f3bf 8f4f 	dsb	sy
 8005fbe:	617b      	str	r3, [r7, #20]
}
 8005fc0:	bf00      	nop
 8005fc2:	e7fe      	b.n	8005fc2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d01f      	beq.n	800600a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005fca:	2300      	movs	r3, #0
 8005fcc:	61fb      	str	r3, [r7, #28]
 8005fce:	e012      	b.n	8005ff6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005fd0:	68ba      	ldr	r2, [r7, #8]
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	4413      	add	r3, r2
 8005fd6:	7819      	ldrb	r1, [r3, #0]
 8005fd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fda:	69fb      	ldr	r3, [r7, #28]
 8005fdc:	4413      	add	r3, r2
 8005fde:	3334      	adds	r3, #52	; 0x34
 8005fe0:	460a      	mov	r2, r1
 8005fe2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005fe4:	68ba      	ldr	r2, [r7, #8]
 8005fe6:	69fb      	ldr	r3, [r7, #28]
 8005fe8:	4413      	add	r3, r2
 8005fea:	781b      	ldrb	r3, [r3, #0]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d006      	beq.n	8005ffe <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005ff0:	69fb      	ldr	r3, [r7, #28]
 8005ff2:	3301      	adds	r3, #1
 8005ff4:	61fb      	str	r3, [r7, #28]
 8005ff6:	69fb      	ldr	r3, [r7, #28]
 8005ff8:	2b0f      	cmp	r3, #15
 8005ffa:	d9e9      	bls.n	8005fd0 <prvInitialiseNewTask+0x64>
 8005ffc:	e000      	b.n	8006000 <prvInitialiseNewTask+0x94>
			{
				break;
 8005ffe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006002:	2200      	movs	r2, #0
 8006004:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006008:	e003      	b.n	8006012 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800600a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800600c:	2200      	movs	r2, #0
 800600e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006014:	2b37      	cmp	r3, #55	; 0x37
 8006016:	d901      	bls.n	800601c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006018:	2337      	movs	r3, #55	; 0x37
 800601a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800601c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800601e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006020:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006024:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006026:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800602a:	2200      	movs	r2, #0
 800602c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800602e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006030:	3304      	adds	r3, #4
 8006032:	4618      	mov	r0, r3
 8006034:	f7ff f978 	bl	8005328 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800603a:	3318      	adds	r3, #24
 800603c:	4618      	mov	r0, r3
 800603e:	f7ff f973 	bl	8005328 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006044:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006046:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800604a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800604e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006050:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006054:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006056:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800605a:	2200      	movs	r2, #0
 800605c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800605e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006060:	2200      	movs	r2, #0
 8006062:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006066:	683a      	ldr	r2, [r7, #0]
 8006068:	68f9      	ldr	r1, [r7, #12]
 800606a:	69b8      	ldr	r0, [r7, #24]
 800606c:	f001 f928 	bl	80072c0 <pxPortInitialiseStack>
 8006070:	4602      	mov	r2, r0
 8006072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006074:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006078:	2b00      	cmp	r3, #0
 800607a:	d002      	beq.n	8006082 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800607c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800607e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006080:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006082:	bf00      	nop
 8006084:	3720      	adds	r7, #32
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}
	...

0800608c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b082      	sub	sp, #8
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006094:	f001 fa3e 	bl	8007514 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006098:	4b2d      	ldr	r3, [pc, #180]	; (8006150 <prvAddNewTaskToReadyList+0xc4>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	3301      	adds	r3, #1
 800609e:	4a2c      	ldr	r2, [pc, #176]	; (8006150 <prvAddNewTaskToReadyList+0xc4>)
 80060a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80060a2:	4b2c      	ldr	r3, [pc, #176]	; (8006154 <prvAddNewTaskToReadyList+0xc8>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d109      	bne.n	80060be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80060aa:	4a2a      	ldr	r2, [pc, #168]	; (8006154 <prvAddNewTaskToReadyList+0xc8>)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80060b0:	4b27      	ldr	r3, [pc, #156]	; (8006150 <prvAddNewTaskToReadyList+0xc4>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	2b01      	cmp	r3, #1
 80060b6:	d110      	bne.n	80060da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80060b8:	f000 fc16 	bl	80068e8 <prvInitialiseTaskLists>
 80060bc:	e00d      	b.n	80060da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80060be:	4b26      	ldr	r3, [pc, #152]	; (8006158 <prvAddNewTaskToReadyList+0xcc>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d109      	bne.n	80060da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80060c6:	4b23      	ldr	r3, [pc, #140]	; (8006154 <prvAddNewTaskToReadyList+0xc8>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060d0:	429a      	cmp	r2, r3
 80060d2:	d802      	bhi.n	80060da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80060d4:	4a1f      	ldr	r2, [pc, #124]	; (8006154 <prvAddNewTaskToReadyList+0xc8>)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80060da:	4b20      	ldr	r3, [pc, #128]	; (800615c <prvAddNewTaskToReadyList+0xd0>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	3301      	adds	r3, #1
 80060e0:	4a1e      	ldr	r2, [pc, #120]	; (800615c <prvAddNewTaskToReadyList+0xd0>)
 80060e2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80060e4:	4b1d      	ldr	r3, [pc, #116]	; (800615c <prvAddNewTaskToReadyList+0xd0>)
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060f0:	4b1b      	ldr	r3, [pc, #108]	; (8006160 <prvAddNewTaskToReadyList+0xd4>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	429a      	cmp	r2, r3
 80060f6:	d903      	bls.n	8006100 <prvAddNewTaskToReadyList+0x74>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060fc:	4a18      	ldr	r2, [pc, #96]	; (8006160 <prvAddNewTaskToReadyList+0xd4>)
 80060fe:	6013      	str	r3, [r2, #0]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006104:	4613      	mov	r3, r2
 8006106:	009b      	lsls	r3, r3, #2
 8006108:	4413      	add	r3, r2
 800610a:	009b      	lsls	r3, r3, #2
 800610c:	4a15      	ldr	r2, [pc, #84]	; (8006164 <prvAddNewTaskToReadyList+0xd8>)
 800610e:	441a      	add	r2, r3
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	3304      	adds	r3, #4
 8006114:	4619      	mov	r1, r3
 8006116:	4610      	mov	r0, r2
 8006118:	f7ff f913 	bl	8005342 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800611c:	f001 fa2a 	bl	8007574 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006120:	4b0d      	ldr	r3, [pc, #52]	; (8006158 <prvAddNewTaskToReadyList+0xcc>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d00e      	beq.n	8006146 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006128:	4b0a      	ldr	r3, [pc, #40]	; (8006154 <prvAddNewTaskToReadyList+0xc8>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006132:	429a      	cmp	r2, r3
 8006134:	d207      	bcs.n	8006146 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006136:	4b0c      	ldr	r3, [pc, #48]	; (8006168 <prvAddNewTaskToReadyList+0xdc>)
 8006138:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800613c:	601a      	str	r2, [r3, #0]
 800613e:	f3bf 8f4f 	dsb	sy
 8006142:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006146:	bf00      	nop
 8006148:	3708      	adds	r7, #8
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
 800614e:	bf00      	nop
 8006150:	20000c38 	.word	0x20000c38
 8006154:	20000764 	.word	0x20000764
 8006158:	20000c44 	.word	0x20000c44
 800615c:	20000c54 	.word	0x20000c54
 8006160:	20000c40 	.word	0x20000c40
 8006164:	20000768 	.word	0x20000768
 8006168:	e000ed04 	.word	0xe000ed04

0800616c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800616c:	b580      	push	{r7, lr}
 800616e:	b084      	sub	sp, #16
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006174:	2300      	movs	r3, #0
 8006176:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d017      	beq.n	80061ae <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800617e:	4b13      	ldr	r3, [pc, #76]	; (80061cc <vTaskDelay+0x60>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d00a      	beq.n	800619c <vTaskDelay+0x30>
	__asm volatile
 8006186:	f04f 0350 	mov.w	r3, #80	; 0x50
 800618a:	f383 8811 	msr	BASEPRI, r3
 800618e:	f3bf 8f6f 	isb	sy
 8006192:	f3bf 8f4f 	dsb	sy
 8006196:	60bb      	str	r3, [r7, #8]
}
 8006198:	bf00      	nop
 800619a:	e7fe      	b.n	800619a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800619c:	f000 f880 	bl	80062a0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80061a0:	2100      	movs	r1, #0
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f000 fcea 	bl	8006b7c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80061a8:	f000 f888 	bl	80062bc <xTaskResumeAll>
 80061ac:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d107      	bne.n	80061c4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80061b4:	4b06      	ldr	r3, [pc, #24]	; (80061d0 <vTaskDelay+0x64>)
 80061b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061ba:	601a      	str	r2, [r3, #0]
 80061bc:	f3bf 8f4f 	dsb	sy
 80061c0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80061c4:	bf00      	nop
 80061c6:	3710      	adds	r7, #16
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}
 80061cc:	20000c60 	.word	0x20000c60
 80061d0:	e000ed04 	.word	0xe000ed04

080061d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b08a      	sub	sp, #40	; 0x28
 80061d8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80061da:	2300      	movs	r3, #0
 80061dc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80061de:	2300      	movs	r3, #0
 80061e0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80061e2:	463a      	mov	r2, r7
 80061e4:	1d39      	adds	r1, r7, #4
 80061e6:	f107 0308 	add.w	r3, r7, #8
 80061ea:	4618      	mov	r0, r3
 80061ec:	f7ff f848 	bl	8005280 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80061f0:	6839      	ldr	r1, [r7, #0]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	68ba      	ldr	r2, [r7, #8]
 80061f6:	9202      	str	r2, [sp, #8]
 80061f8:	9301      	str	r3, [sp, #4]
 80061fa:	2300      	movs	r3, #0
 80061fc:	9300      	str	r3, [sp, #0]
 80061fe:	2300      	movs	r3, #0
 8006200:	460a      	mov	r2, r1
 8006202:	4921      	ldr	r1, [pc, #132]	; (8006288 <vTaskStartScheduler+0xb4>)
 8006204:	4821      	ldr	r0, [pc, #132]	; (800628c <vTaskStartScheduler+0xb8>)
 8006206:	f7ff fe0f 	bl	8005e28 <xTaskCreateStatic>
 800620a:	4603      	mov	r3, r0
 800620c:	4a20      	ldr	r2, [pc, #128]	; (8006290 <vTaskStartScheduler+0xbc>)
 800620e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006210:	4b1f      	ldr	r3, [pc, #124]	; (8006290 <vTaskStartScheduler+0xbc>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d002      	beq.n	800621e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006218:	2301      	movs	r3, #1
 800621a:	617b      	str	r3, [r7, #20]
 800621c:	e001      	b.n	8006222 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800621e:	2300      	movs	r3, #0
 8006220:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	2b01      	cmp	r3, #1
 8006226:	d102      	bne.n	800622e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006228:	f000 fcfc 	bl	8006c24 <xTimerCreateTimerTask>
 800622c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	2b01      	cmp	r3, #1
 8006232:	d116      	bne.n	8006262 <vTaskStartScheduler+0x8e>
	__asm volatile
 8006234:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006238:	f383 8811 	msr	BASEPRI, r3
 800623c:	f3bf 8f6f 	isb	sy
 8006240:	f3bf 8f4f 	dsb	sy
 8006244:	613b      	str	r3, [r7, #16]
}
 8006246:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006248:	4b12      	ldr	r3, [pc, #72]	; (8006294 <vTaskStartScheduler+0xc0>)
 800624a:	f04f 32ff 	mov.w	r2, #4294967295
 800624e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006250:	4b11      	ldr	r3, [pc, #68]	; (8006298 <vTaskStartScheduler+0xc4>)
 8006252:	2201      	movs	r2, #1
 8006254:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006256:	4b11      	ldr	r3, [pc, #68]	; (800629c <vTaskStartScheduler+0xc8>)
 8006258:	2200      	movs	r2, #0
 800625a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800625c:	f001 f8b8 	bl	80073d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006260:	e00e      	b.n	8006280 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006268:	d10a      	bne.n	8006280 <vTaskStartScheduler+0xac>
	__asm volatile
 800626a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800626e:	f383 8811 	msr	BASEPRI, r3
 8006272:	f3bf 8f6f 	isb	sy
 8006276:	f3bf 8f4f 	dsb	sy
 800627a:	60fb      	str	r3, [r7, #12]
}
 800627c:	bf00      	nop
 800627e:	e7fe      	b.n	800627e <vTaskStartScheduler+0xaa>
}
 8006280:	bf00      	nop
 8006282:	3718      	adds	r7, #24
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}
 8006288:	08008288 	.word	0x08008288
 800628c:	080068b9 	.word	0x080068b9
 8006290:	20000c5c 	.word	0x20000c5c
 8006294:	20000c58 	.word	0x20000c58
 8006298:	20000c44 	.word	0x20000c44
 800629c:	20000c3c 	.word	0x20000c3c

080062a0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80062a0:	b480      	push	{r7}
 80062a2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80062a4:	4b04      	ldr	r3, [pc, #16]	; (80062b8 <vTaskSuspendAll+0x18>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	3301      	adds	r3, #1
 80062aa:	4a03      	ldr	r2, [pc, #12]	; (80062b8 <vTaskSuspendAll+0x18>)
 80062ac:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80062ae:	bf00      	nop
 80062b0:	46bd      	mov	sp, r7
 80062b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b6:	4770      	bx	lr
 80062b8:	20000c60 	.word	0x20000c60

080062bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b084      	sub	sp, #16
 80062c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80062c2:	2300      	movs	r3, #0
 80062c4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80062c6:	2300      	movs	r3, #0
 80062c8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80062ca:	4b42      	ldr	r3, [pc, #264]	; (80063d4 <xTaskResumeAll+0x118>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d10a      	bne.n	80062e8 <xTaskResumeAll+0x2c>
	__asm volatile
 80062d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062d6:	f383 8811 	msr	BASEPRI, r3
 80062da:	f3bf 8f6f 	isb	sy
 80062de:	f3bf 8f4f 	dsb	sy
 80062e2:	603b      	str	r3, [r7, #0]
}
 80062e4:	bf00      	nop
 80062e6:	e7fe      	b.n	80062e6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80062e8:	f001 f914 	bl	8007514 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80062ec:	4b39      	ldr	r3, [pc, #228]	; (80063d4 <xTaskResumeAll+0x118>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	3b01      	subs	r3, #1
 80062f2:	4a38      	ldr	r2, [pc, #224]	; (80063d4 <xTaskResumeAll+0x118>)
 80062f4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062f6:	4b37      	ldr	r3, [pc, #220]	; (80063d4 <xTaskResumeAll+0x118>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d162      	bne.n	80063c4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80062fe:	4b36      	ldr	r3, [pc, #216]	; (80063d8 <xTaskResumeAll+0x11c>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d05e      	beq.n	80063c4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006306:	e02f      	b.n	8006368 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006308:	4b34      	ldr	r3, [pc, #208]	; (80063dc <xTaskResumeAll+0x120>)
 800630a:	68db      	ldr	r3, [r3, #12]
 800630c:	68db      	ldr	r3, [r3, #12]
 800630e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	3318      	adds	r3, #24
 8006314:	4618      	mov	r0, r3
 8006316:	f7ff f871 	bl	80053fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	3304      	adds	r3, #4
 800631e:	4618      	mov	r0, r3
 8006320:	f7ff f86c 	bl	80053fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006328:	4b2d      	ldr	r3, [pc, #180]	; (80063e0 <xTaskResumeAll+0x124>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	429a      	cmp	r2, r3
 800632e:	d903      	bls.n	8006338 <xTaskResumeAll+0x7c>
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006334:	4a2a      	ldr	r2, [pc, #168]	; (80063e0 <xTaskResumeAll+0x124>)
 8006336:	6013      	str	r3, [r2, #0]
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800633c:	4613      	mov	r3, r2
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	4413      	add	r3, r2
 8006342:	009b      	lsls	r3, r3, #2
 8006344:	4a27      	ldr	r2, [pc, #156]	; (80063e4 <xTaskResumeAll+0x128>)
 8006346:	441a      	add	r2, r3
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	3304      	adds	r3, #4
 800634c:	4619      	mov	r1, r3
 800634e:	4610      	mov	r0, r2
 8006350:	f7fe fff7 	bl	8005342 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006358:	4b23      	ldr	r3, [pc, #140]	; (80063e8 <xTaskResumeAll+0x12c>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800635e:	429a      	cmp	r2, r3
 8006360:	d302      	bcc.n	8006368 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006362:	4b22      	ldr	r3, [pc, #136]	; (80063ec <xTaskResumeAll+0x130>)
 8006364:	2201      	movs	r2, #1
 8006366:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006368:	4b1c      	ldr	r3, [pc, #112]	; (80063dc <xTaskResumeAll+0x120>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d1cb      	bne.n	8006308 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d001      	beq.n	800637a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006376:	f000 fb55 	bl	8006a24 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800637a:	4b1d      	ldr	r3, [pc, #116]	; (80063f0 <xTaskResumeAll+0x134>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d010      	beq.n	80063a8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006386:	f000 f847 	bl	8006418 <xTaskIncrementTick>
 800638a:	4603      	mov	r3, r0
 800638c:	2b00      	cmp	r3, #0
 800638e:	d002      	beq.n	8006396 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006390:	4b16      	ldr	r3, [pc, #88]	; (80063ec <xTaskResumeAll+0x130>)
 8006392:	2201      	movs	r2, #1
 8006394:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	3b01      	subs	r3, #1
 800639a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d1f1      	bne.n	8006386 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80063a2:	4b13      	ldr	r3, [pc, #76]	; (80063f0 <xTaskResumeAll+0x134>)
 80063a4:	2200      	movs	r2, #0
 80063a6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80063a8:	4b10      	ldr	r3, [pc, #64]	; (80063ec <xTaskResumeAll+0x130>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d009      	beq.n	80063c4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80063b0:	2301      	movs	r3, #1
 80063b2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80063b4:	4b0f      	ldr	r3, [pc, #60]	; (80063f4 <xTaskResumeAll+0x138>)
 80063b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063ba:	601a      	str	r2, [r3, #0]
 80063bc:	f3bf 8f4f 	dsb	sy
 80063c0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80063c4:	f001 f8d6 	bl	8007574 <vPortExitCritical>

	return xAlreadyYielded;
 80063c8:	68bb      	ldr	r3, [r7, #8]
}
 80063ca:	4618      	mov	r0, r3
 80063cc:	3710      	adds	r7, #16
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}
 80063d2:	bf00      	nop
 80063d4:	20000c60 	.word	0x20000c60
 80063d8:	20000c38 	.word	0x20000c38
 80063dc:	20000bf8 	.word	0x20000bf8
 80063e0:	20000c40 	.word	0x20000c40
 80063e4:	20000768 	.word	0x20000768
 80063e8:	20000764 	.word	0x20000764
 80063ec:	20000c4c 	.word	0x20000c4c
 80063f0:	20000c48 	.word	0x20000c48
 80063f4:	e000ed04 	.word	0xe000ed04

080063f8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80063f8:	b480      	push	{r7}
 80063fa:	b083      	sub	sp, #12
 80063fc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80063fe:	4b05      	ldr	r3, [pc, #20]	; (8006414 <xTaskGetTickCount+0x1c>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006404:	687b      	ldr	r3, [r7, #4]
}
 8006406:	4618      	mov	r0, r3
 8006408:	370c      	adds	r7, #12
 800640a:	46bd      	mov	sp, r7
 800640c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006410:	4770      	bx	lr
 8006412:	bf00      	nop
 8006414:	20000c3c 	.word	0x20000c3c

08006418 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b086      	sub	sp, #24
 800641c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800641e:	2300      	movs	r3, #0
 8006420:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006422:	4b4f      	ldr	r3, [pc, #316]	; (8006560 <xTaskIncrementTick+0x148>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	2b00      	cmp	r3, #0
 8006428:	f040 808f 	bne.w	800654a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800642c:	4b4d      	ldr	r3, [pc, #308]	; (8006564 <xTaskIncrementTick+0x14c>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	3301      	adds	r3, #1
 8006432:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006434:	4a4b      	ldr	r2, [pc, #300]	; (8006564 <xTaskIncrementTick+0x14c>)
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d120      	bne.n	8006482 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006440:	4b49      	ldr	r3, [pc, #292]	; (8006568 <xTaskIncrementTick+0x150>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d00a      	beq.n	8006460 <xTaskIncrementTick+0x48>
	__asm volatile
 800644a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800644e:	f383 8811 	msr	BASEPRI, r3
 8006452:	f3bf 8f6f 	isb	sy
 8006456:	f3bf 8f4f 	dsb	sy
 800645a:	603b      	str	r3, [r7, #0]
}
 800645c:	bf00      	nop
 800645e:	e7fe      	b.n	800645e <xTaskIncrementTick+0x46>
 8006460:	4b41      	ldr	r3, [pc, #260]	; (8006568 <xTaskIncrementTick+0x150>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	60fb      	str	r3, [r7, #12]
 8006466:	4b41      	ldr	r3, [pc, #260]	; (800656c <xTaskIncrementTick+0x154>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4a3f      	ldr	r2, [pc, #252]	; (8006568 <xTaskIncrementTick+0x150>)
 800646c:	6013      	str	r3, [r2, #0]
 800646e:	4a3f      	ldr	r2, [pc, #252]	; (800656c <xTaskIncrementTick+0x154>)
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	6013      	str	r3, [r2, #0]
 8006474:	4b3e      	ldr	r3, [pc, #248]	; (8006570 <xTaskIncrementTick+0x158>)
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	3301      	adds	r3, #1
 800647a:	4a3d      	ldr	r2, [pc, #244]	; (8006570 <xTaskIncrementTick+0x158>)
 800647c:	6013      	str	r3, [r2, #0]
 800647e:	f000 fad1 	bl	8006a24 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006482:	4b3c      	ldr	r3, [pc, #240]	; (8006574 <xTaskIncrementTick+0x15c>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	693a      	ldr	r2, [r7, #16]
 8006488:	429a      	cmp	r2, r3
 800648a:	d349      	bcc.n	8006520 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800648c:	4b36      	ldr	r3, [pc, #216]	; (8006568 <xTaskIncrementTick+0x150>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d104      	bne.n	80064a0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006496:	4b37      	ldr	r3, [pc, #220]	; (8006574 <xTaskIncrementTick+0x15c>)
 8006498:	f04f 32ff 	mov.w	r2, #4294967295
 800649c:	601a      	str	r2, [r3, #0]
					break;
 800649e:	e03f      	b.n	8006520 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064a0:	4b31      	ldr	r3, [pc, #196]	; (8006568 <xTaskIncrementTick+0x150>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68db      	ldr	r3, [r3, #12]
 80064a6:	68db      	ldr	r3, [r3, #12]
 80064a8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80064b0:	693a      	ldr	r2, [r7, #16]
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	429a      	cmp	r2, r3
 80064b6:	d203      	bcs.n	80064c0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80064b8:	4a2e      	ldr	r2, [pc, #184]	; (8006574 <xTaskIncrementTick+0x15c>)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80064be:	e02f      	b.n	8006520 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	3304      	adds	r3, #4
 80064c4:	4618      	mov	r0, r3
 80064c6:	f7fe ff99 	bl	80053fc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d004      	beq.n	80064dc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	3318      	adds	r3, #24
 80064d6:	4618      	mov	r0, r3
 80064d8:	f7fe ff90 	bl	80053fc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064e0:	4b25      	ldr	r3, [pc, #148]	; (8006578 <xTaskIncrementTick+0x160>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	429a      	cmp	r2, r3
 80064e6:	d903      	bls.n	80064f0 <xTaskIncrementTick+0xd8>
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064ec:	4a22      	ldr	r2, [pc, #136]	; (8006578 <xTaskIncrementTick+0x160>)
 80064ee:	6013      	str	r3, [r2, #0]
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064f4:	4613      	mov	r3, r2
 80064f6:	009b      	lsls	r3, r3, #2
 80064f8:	4413      	add	r3, r2
 80064fa:	009b      	lsls	r3, r3, #2
 80064fc:	4a1f      	ldr	r2, [pc, #124]	; (800657c <xTaskIncrementTick+0x164>)
 80064fe:	441a      	add	r2, r3
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	3304      	adds	r3, #4
 8006504:	4619      	mov	r1, r3
 8006506:	4610      	mov	r0, r2
 8006508:	f7fe ff1b 	bl	8005342 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006510:	4b1b      	ldr	r3, [pc, #108]	; (8006580 <xTaskIncrementTick+0x168>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006516:	429a      	cmp	r2, r3
 8006518:	d3b8      	bcc.n	800648c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800651a:	2301      	movs	r3, #1
 800651c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800651e:	e7b5      	b.n	800648c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006520:	4b17      	ldr	r3, [pc, #92]	; (8006580 <xTaskIncrementTick+0x168>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006526:	4915      	ldr	r1, [pc, #84]	; (800657c <xTaskIncrementTick+0x164>)
 8006528:	4613      	mov	r3, r2
 800652a:	009b      	lsls	r3, r3, #2
 800652c:	4413      	add	r3, r2
 800652e:	009b      	lsls	r3, r3, #2
 8006530:	440b      	add	r3, r1
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	2b01      	cmp	r3, #1
 8006536:	d901      	bls.n	800653c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006538:	2301      	movs	r3, #1
 800653a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800653c:	4b11      	ldr	r3, [pc, #68]	; (8006584 <xTaskIncrementTick+0x16c>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d007      	beq.n	8006554 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006544:	2301      	movs	r3, #1
 8006546:	617b      	str	r3, [r7, #20]
 8006548:	e004      	b.n	8006554 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800654a:	4b0f      	ldr	r3, [pc, #60]	; (8006588 <xTaskIncrementTick+0x170>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	3301      	adds	r3, #1
 8006550:	4a0d      	ldr	r2, [pc, #52]	; (8006588 <xTaskIncrementTick+0x170>)
 8006552:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006554:	697b      	ldr	r3, [r7, #20]
}
 8006556:	4618      	mov	r0, r3
 8006558:	3718      	adds	r7, #24
 800655a:	46bd      	mov	sp, r7
 800655c:	bd80      	pop	{r7, pc}
 800655e:	bf00      	nop
 8006560:	20000c60 	.word	0x20000c60
 8006564:	20000c3c 	.word	0x20000c3c
 8006568:	20000bf0 	.word	0x20000bf0
 800656c:	20000bf4 	.word	0x20000bf4
 8006570:	20000c50 	.word	0x20000c50
 8006574:	20000c58 	.word	0x20000c58
 8006578:	20000c40 	.word	0x20000c40
 800657c:	20000768 	.word	0x20000768
 8006580:	20000764 	.word	0x20000764
 8006584:	20000c4c 	.word	0x20000c4c
 8006588:	20000c48 	.word	0x20000c48

0800658c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800658c:	b480      	push	{r7}
 800658e:	b085      	sub	sp, #20
 8006590:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006592:	4b28      	ldr	r3, [pc, #160]	; (8006634 <vTaskSwitchContext+0xa8>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d003      	beq.n	80065a2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800659a:	4b27      	ldr	r3, [pc, #156]	; (8006638 <vTaskSwitchContext+0xac>)
 800659c:	2201      	movs	r2, #1
 800659e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80065a0:	e041      	b.n	8006626 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80065a2:	4b25      	ldr	r3, [pc, #148]	; (8006638 <vTaskSwitchContext+0xac>)
 80065a4:	2200      	movs	r2, #0
 80065a6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065a8:	4b24      	ldr	r3, [pc, #144]	; (800663c <vTaskSwitchContext+0xb0>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	60fb      	str	r3, [r7, #12]
 80065ae:	e010      	b.n	80065d2 <vTaskSwitchContext+0x46>
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d10a      	bne.n	80065cc <vTaskSwitchContext+0x40>
	__asm volatile
 80065b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065ba:	f383 8811 	msr	BASEPRI, r3
 80065be:	f3bf 8f6f 	isb	sy
 80065c2:	f3bf 8f4f 	dsb	sy
 80065c6:	607b      	str	r3, [r7, #4]
}
 80065c8:	bf00      	nop
 80065ca:	e7fe      	b.n	80065ca <vTaskSwitchContext+0x3e>
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	3b01      	subs	r3, #1
 80065d0:	60fb      	str	r3, [r7, #12]
 80065d2:	491b      	ldr	r1, [pc, #108]	; (8006640 <vTaskSwitchContext+0xb4>)
 80065d4:	68fa      	ldr	r2, [r7, #12]
 80065d6:	4613      	mov	r3, r2
 80065d8:	009b      	lsls	r3, r3, #2
 80065da:	4413      	add	r3, r2
 80065dc:	009b      	lsls	r3, r3, #2
 80065de:	440b      	add	r3, r1
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d0e4      	beq.n	80065b0 <vTaskSwitchContext+0x24>
 80065e6:	68fa      	ldr	r2, [r7, #12]
 80065e8:	4613      	mov	r3, r2
 80065ea:	009b      	lsls	r3, r3, #2
 80065ec:	4413      	add	r3, r2
 80065ee:	009b      	lsls	r3, r3, #2
 80065f0:	4a13      	ldr	r2, [pc, #76]	; (8006640 <vTaskSwitchContext+0xb4>)
 80065f2:	4413      	add	r3, r2
 80065f4:	60bb      	str	r3, [r7, #8]
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	685a      	ldr	r2, [r3, #4]
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	605a      	str	r2, [r3, #4]
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	685a      	ldr	r2, [r3, #4]
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	3308      	adds	r3, #8
 8006608:	429a      	cmp	r2, r3
 800660a:	d104      	bne.n	8006616 <vTaskSwitchContext+0x8a>
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	685a      	ldr	r2, [r3, #4]
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	605a      	str	r2, [r3, #4]
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	68db      	ldr	r3, [r3, #12]
 800661c:	4a09      	ldr	r2, [pc, #36]	; (8006644 <vTaskSwitchContext+0xb8>)
 800661e:	6013      	str	r3, [r2, #0]
 8006620:	4a06      	ldr	r2, [pc, #24]	; (800663c <vTaskSwitchContext+0xb0>)
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	6013      	str	r3, [r2, #0]
}
 8006626:	bf00      	nop
 8006628:	3714      	adds	r7, #20
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr
 8006632:	bf00      	nop
 8006634:	20000c60 	.word	0x20000c60
 8006638:	20000c4c 	.word	0x20000c4c
 800663c:	20000c40 	.word	0x20000c40
 8006640:	20000768 	.word	0x20000768
 8006644:	20000764 	.word	0x20000764

08006648 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d10a      	bne.n	800666e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800665c:	f383 8811 	msr	BASEPRI, r3
 8006660:	f3bf 8f6f 	isb	sy
 8006664:	f3bf 8f4f 	dsb	sy
 8006668:	60fb      	str	r3, [r7, #12]
}
 800666a:	bf00      	nop
 800666c:	e7fe      	b.n	800666c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800666e:	4b07      	ldr	r3, [pc, #28]	; (800668c <vTaskPlaceOnEventList+0x44>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	3318      	adds	r3, #24
 8006674:	4619      	mov	r1, r3
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f7fe fe87 	bl	800538a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800667c:	2101      	movs	r1, #1
 800667e:	6838      	ldr	r0, [r7, #0]
 8006680:	f000 fa7c 	bl	8006b7c <prvAddCurrentTaskToDelayedList>
}
 8006684:	bf00      	nop
 8006686:	3710      	adds	r7, #16
 8006688:	46bd      	mov	sp, r7
 800668a:	bd80      	pop	{r7, pc}
 800668c:	20000764 	.word	0x20000764

08006690 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006690:	b580      	push	{r7, lr}
 8006692:	b086      	sub	sp, #24
 8006694:	af00      	add	r7, sp, #0
 8006696:	60f8      	str	r0, [r7, #12]
 8006698:	60b9      	str	r1, [r7, #8]
 800669a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d10a      	bne.n	80066b8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80066a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066a6:	f383 8811 	msr	BASEPRI, r3
 80066aa:	f3bf 8f6f 	isb	sy
 80066ae:	f3bf 8f4f 	dsb	sy
 80066b2:	617b      	str	r3, [r7, #20]
}
 80066b4:	bf00      	nop
 80066b6:	e7fe      	b.n	80066b6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80066b8:	4b0a      	ldr	r3, [pc, #40]	; (80066e4 <vTaskPlaceOnEventListRestricted+0x54>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	3318      	adds	r3, #24
 80066be:	4619      	mov	r1, r3
 80066c0:	68f8      	ldr	r0, [r7, #12]
 80066c2:	f7fe fe3e 	bl	8005342 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d002      	beq.n	80066d2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80066cc:	f04f 33ff 	mov.w	r3, #4294967295
 80066d0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80066d2:	6879      	ldr	r1, [r7, #4]
 80066d4:	68b8      	ldr	r0, [r7, #8]
 80066d6:	f000 fa51 	bl	8006b7c <prvAddCurrentTaskToDelayedList>
	}
 80066da:	bf00      	nop
 80066dc:	3718      	adds	r7, #24
 80066de:	46bd      	mov	sp, r7
 80066e0:	bd80      	pop	{r7, pc}
 80066e2:	bf00      	nop
 80066e4:	20000764 	.word	0x20000764

080066e8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b086      	sub	sp, #24
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	68db      	ldr	r3, [r3, #12]
 80066f4:	68db      	ldr	r3, [r3, #12]
 80066f6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d10a      	bne.n	8006714 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80066fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006702:	f383 8811 	msr	BASEPRI, r3
 8006706:	f3bf 8f6f 	isb	sy
 800670a:	f3bf 8f4f 	dsb	sy
 800670e:	60fb      	str	r3, [r7, #12]
}
 8006710:	bf00      	nop
 8006712:	e7fe      	b.n	8006712 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	3318      	adds	r3, #24
 8006718:	4618      	mov	r0, r3
 800671a:	f7fe fe6f 	bl	80053fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800671e:	4b1e      	ldr	r3, [pc, #120]	; (8006798 <xTaskRemoveFromEventList+0xb0>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d11d      	bne.n	8006762 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	3304      	adds	r3, #4
 800672a:	4618      	mov	r0, r3
 800672c:	f7fe fe66 	bl	80053fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006734:	4b19      	ldr	r3, [pc, #100]	; (800679c <xTaskRemoveFromEventList+0xb4>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	429a      	cmp	r2, r3
 800673a:	d903      	bls.n	8006744 <xTaskRemoveFromEventList+0x5c>
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006740:	4a16      	ldr	r2, [pc, #88]	; (800679c <xTaskRemoveFromEventList+0xb4>)
 8006742:	6013      	str	r3, [r2, #0]
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006748:	4613      	mov	r3, r2
 800674a:	009b      	lsls	r3, r3, #2
 800674c:	4413      	add	r3, r2
 800674e:	009b      	lsls	r3, r3, #2
 8006750:	4a13      	ldr	r2, [pc, #76]	; (80067a0 <xTaskRemoveFromEventList+0xb8>)
 8006752:	441a      	add	r2, r3
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	3304      	adds	r3, #4
 8006758:	4619      	mov	r1, r3
 800675a:	4610      	mov	r0, r2
 800675c:	f7fe fdf1 	bl	8005342 <vListInsertEnd>
 8006760:	e005      	b.n	800676e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006762:	693b      	ldr	r3, [r7, #16]
 8006764:	3318      	adds	r3, #24
 8006766:	4619      	mov	r1, r3
 8006768:	480e      	ldr	r0, [pc, #56]	; (80067a4 <xTaskRemoveFromEventList+0xbc>)
 800676a:	f7fe fdea 	bl	8005342 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006772:	4b0d      	ldr	r3, [pc, #52]	; (80067a8 <xTaskRemoveFromEventList+0xc0>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006778:	429a      	cmp	r2, r3
 800677a:	d905      	bls.n	8006788 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800677c:	2301      	movs	r3, #1
 800677e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006780:	4b0a      	ldr	r3, [pc, #40]	; (80067ac <xTaskRemoveFromEventList+0xc4>)
 8006782:	2201      	movs	r2, #1
 8006784:	601a      	str	r2, [r3, #0]
 8006786:	e001      	b.n	800678c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006788:	2300      	movs	r3, #0
 800678a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800678c:	697b      	ldr	r3, [r7, #20]
}
 800678e:	4618      	mov	r0, r3
 8006790:	3718      	adds	r7, #24
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}
 8006796:	bf00      	nop
 8006798:	20000c60 	.word	0x20000c60
 800679c:	20000c40 	.word	0x20000c40
 80067a0:	20000768 	.word	0x20000768
 80067a4:	20000bf8 	.word	0x20000bf8
 80067a8:	20000764 	.word	0x20000764
 80067ac:	20000c4c 	.word	0x20000c4c

080067b0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80067b0:	b480      	push	{r7}
 80067b2:	b083      	sub	sp, #12
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80067b8:	4b06      	ldr	r3, [pc, #24]	; (80067d4 <vTaskInternalSetTimeOutState+0x24>)
 80067ba:	681a      	ldr	r2, [r3, #0]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80067c0:	4b05      	ldr	r3, [pc, #20]	; (80067d8 <vTaskInternalSetTimeOutState+0x28>)
 80067c2:	681a      	ldr	r2, [r3, #0]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	605a      	str	r2, [r3, #4]
}
 80067c8:	bf00      	nop
 80067ca:	370c      	adds	r7, #12
 80067cc:	46bd      	mov	sp, r7
 80067ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d2:	4770      	bx	lr
 80067d4:	20000c50 	.word	0x20000c50
 80067d8:	20000c3c 	.word	0x20000c3c

080067dc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b088      	sub	sp, #32
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
 80067e4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d10a      	bne.n	8006802 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80067ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067f0:	f383 8811 	msr	BASEPRI, r3
 80067f4:	f3bf 8f6f 	isb	sy
 80067f8:	f3bf 8f4f 	dsb	sy
 80067fc:	613b      	str	r3, [r7, #16]
}
 80067fe:	bf00      	nop
 8006800:	e7fe      	b.n	8006800 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d10a      	bne.n	800681e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800680c:	f383 8811 	msr	BASEPRI, r3
 8006810:	f3bf 8f6f 	isb	sy
 8006814:	f3bf 8f4f 	dsb	sy
 8006818:	60fb      	str	r3, [r7, #12]
}
 800681a:	bf00      	nop
 800681c:	e7fe      	b.n	800681c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800681e:	f000 fe79 	bl	8007514 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006822:	4b1d      	ldr	r3, [pc, #116]	; (8006898 <xTaskCheckForTimeOut+0xbc>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	69ba      	ldr	r2, [r7, #24]
 800682e:	1ad3      	subs	r3, r2, r3
 8006830:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800683a:	d102      	bne.n	8006842 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800683c:	2300      	movs	r3, #0
 800683e:	61fb      	str	r3, [r7, #28]
 8006840:	e023      	b.n	800688a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681a      	ldr	r2, [r3, #0]
 8006846:	4b15      	ldr	r3, [pc, #84]	; (800689c <xTaskCheckForTimeOut+0xc0>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	429a      	cmp	r2, r3
 800684c:	d007      	beq.n	800685e <xTaskCheckForTimeOut+0x82>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	69ba      	ldr	r2, [r7, #24]
 8006854:	429a      	cmp	r2, r3
 8006856:	d302      	bcc.n	800685e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006858:	2301      	movs	r3, #1
 800685a:	61fb      	str	r3, [r7, #28]
 800685c:	e015      	b.n	800688a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	697a      	ldr	r2, [r7, #20]
 8006864:	429a      	cmp	r2, r3
 8006866:	d20b      	bcs.n	8006880 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	681a      	ldr	r2, [r3, #0]
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	1ad2      	subs	r2, r2, r3
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f7ff ff9b 	bl	80067b0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800687a:	2300      	movs	r3, #0
 800687c:	61fb      	str	r3, [r7, #28]
 800687e:	e004      	b.n	800688a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	2200      	movs	r2, #0
 8006884:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006886:	2301      	movs	r3, #1
 8006888:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800688a:	f000 fe73 	bl	8007574 <vPortExitCritical>

	return xReturn;
 800688e:	69fb      	ldr	r3, [r7, #28]
}
 8006890:	4618      	mov	r0, r3
 8006892:	3720      	adds	r7, #32
 8006894:	46bd      	mov	sp, r7
 8006896:	bd80      	pop	{r7, pc}
 8006898:	20000c3c 	.word	0x20000c3c
 800689c:	20000c50 	.word	0x20000c50

080068a0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80068a0:	b480      	push	{r7}
 80068a2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80068a4:	4b03      	ldr	r3, [pc, #12]	; (80068b4 <vTaskMissedYield+0x14>)
 80068a6:	2201      	movs	r2, #1
 80068a8:	601a      	str	r2, [r3, #0]
}
 80068aa:	bf00      	nop
 80068ac:	46bd      	mov	sp, r7
 80068ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b2:	4770      	bx	lr
 80068b4:	20000c4c 	.word	0x20000c4c

080068b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b082      	sub	sp, #8
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80068c0:	f000 f852 	bl	8006968 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80068c4:	4b06      	ldr	r3, [pc, #24]	; (80068e0 <prvIdleTask+0x28>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	d9f9      	bls.n	80068c0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80068cc:	4b05      	ldr	r3, [pc, #20]	; (80068e4 <prvIdleTask+0x2c>)
 80068ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068d2:	601a      	str	r2, [r3, #0]
 80068d4:	f3bf 8f4f 	dsb	sy
 80068d8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80068dc:	e7f0      	b.n	80068c0 <prvIdleTask+0x8>
 80068de:	bf00      	nop
 80068e0:	20000768 	.word	0x20000768
 80068e4:	e000ed04 	.word	0xe000ed04

080068e8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b082      	sub	sp, #8
 80068ec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80068ee:	2300      	movs	r3, #0
 80068f0:	607b      	str	r3, [r7, #4]
 80068f2:	e00c      	b.n	800690e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80068f4:	687a      	ldr	r2, [r7, #4]
 80068f6:	4613      	mov	r3, r2
 80068f8:	009b      	lsls	r3, r3, #2
 80068fa:	4413      	add	r3, r2
 80068fc:	009b      	lsls	r3, r3, #2
 80068fe:	4a12      	ldr	r2, [pc, #72]	; (8006948 <prvInitialiseTaskLists+0x60>)
 8006900:	4413      	add	r3, r2
 8006902:	4618      	mov	r0, r3
 8006904:	f7fe fcf0 	bl	80052e8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	3301      	adds	r3, #1
 800690c:	607b      	str	r3, [r7, #4]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2b37      	cmp	r3, #55	; 0x37
 8006912:	d9ef      	bls.n	80068f4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006914:	480d      	ldr	r0, [pc, #52]	; (800694c <prvInitialiseTaskLists+0x64>)
 8006916:	f7fe fce7 	bl	80052e8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800691a:	480d      	ldr	r0, [pc, #52]	; (8006950 <prvInitialiseTaskLists+0x68>)
 800691c:	f7fe fce4 	bl	80052e8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006920:	480c      	ldr	r0, [pc, #48]	; (8006954 <prvInitialiseTaskLists+0x6c>)
 8006922:	f7fe fce1 	bl	80052e8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006926:	480c      	ldr	r0, [pc, #48]	; (8006958 <prvInitialiseTaskLists+0x70>)
 8006928:	f7fe fcde 	bl	80052e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800692c:	480b      	ldr	r0, [pc, #44]	; (800695c <prvInitialiseTaskLists+0x74>)
 800692e:	f7fe fcdb 	bl	80052e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006932:	4b0b      	ldr	r3, [pc, #44]	; (8006960 <prvInitialiseTaskLists+0x78>)
 8006934:	4a05      	ldr	r2, [pc, #20]	; (800694c <prvInitialiseTaskLists+0x64>)
 8006936:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006938:	4b0a      	ldr	r3, [pc, #40]	; (8006964 <prvInitialiseTaskLists+0x7c>)
 800693a:	4a05      	ldr	r2, [pc, #20]	; (8006950 <prvInitialiseTaskLists+0x68>)
 800693c:	601a      	str	r2, [r3, #0]
}
 800693e:	bf00      	nop
 8006940:	3708      	adds	r7, #8
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}
 8006946:	bf00      	nop
 8006948:	20000768 	.word	0x20000768
 800694c:	20000bc8 	.word	0x20000bc8
 8006950:	20000bdc 	.word	0x20000bdc
 8006954:	20000bf8 	.word	0x20000bf8
 8006958:	20000c0c 	.word	0x20000c0c
 800695c:	20000c24 	.word	0x20000c24
 8006960:	20000bf0 	.word	0x20000bf0
 8006964:	20000bf4 	.word	0x20000bf4

08006968 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b082      	sub	sp, #8
 800696c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800696e:	e019      	b.n	80069a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006970:	f000 fdd0 	bl	8007514 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006974:	4b10      	ldr	r3, [pc, #64]	; (80069b8 <prvCheckTasksWaitingTermination+0x50>)
 8006976:	68db      	ldr	r3, [r3, #12]
 8006978:	68db      	ldr	r3, [r3, #12]
 800697a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	3304      	adds	r3, #4
 8006980:	4618      	mov	r0, r3
 8006982:	f7fe fd3b 	bl	80053fc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006986:	4b0d      	ldr	r3, [pc, #52]	; (80069bc <prvCheckTasksWaitingTermination+0x54>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	3b01      	subs	r3, #1
 800698c:	4a0b      	ldr	r2, [pc, #44]	; (80069bc <prvCheckTasksWaitingTermination+0x54>)
 800698e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006990:	4b0b      	ldr	r3, [pc, #44]	; (80069c0 <prvCheckTasksWaitingTermination+0x58>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	3b01      	subs	r3, #1
 8006996:	4a0a      	ldr	r2, [pc, #40]	; (80069c0 <prvCheckTasksWaitingTermination+0x58>)
 8006998:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800699a:	f000 fdeb 	bl	8007574 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f000 f810 	bl	80069c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80069a4:	4b06      	ldr	r3, [pc, #24]	; (80069c0 <prvCheckTasksWaitingTermination+0x58>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d1e1      	bne.n	8006970 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80069ac:	bf00      	nop
 80069ae:	bf00      	nop
 80069b0:	3708      	adds	r7, #8
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}
 80069b6:	bf00      	nop
 80069b8:	20000c0c 	.word	0x20000c0c
 80069bc:	20000c38 	.word	0x20000c38
 80069c0:	20000c20 	.word	0x20000c20

080069c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b084      	sub	sp, #16
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d108      	bne.n	80069e8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069da:	4618      	mov	r0, r3
 80069dc:	f000 ff4a 	bl	8007874 <vPortFree>
				vPortFree( pxTCB );
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	f000 ff47 	bl	8007874 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80069e6:	e018      	b.n	8006a1a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80069ee:	2b01      	cmp	r3, #1
 80069f0:	d103      	bne.n	80069fa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f000 ff3e 	bl	8007874 <vPortFree>
	}
 80069f8:	e00f      	b.n	8006a1a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006a00:	2b02      	cmp	r3, #2
 8006a02:	d00a      	beq.n	8006a1a <prvDeleteTCB+0x56>
	__asm volatile
 8006a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a08:	f383 8811 	msr	BASEPRI, r3
 8006a0c:	f3bf 8f6f 	isb	sy
 8006a10:	f3bf 8f4f 	dsb	sy
 8006a14:	60fb      	str	r3, [r7, #12]
}
 8006a16:	bf00      	nop
 8006a18:	e7fe      	b.n	8006a18 <prvDeleteTCB+0x54>
	}
 8006a1a:	bf00      	nop
 8006a1c:	3710      	adds	r7, #16
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}
	...

08006a24 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006a24:	b480      	push	{r7}
 8006a26:	b083      	sub	sp, #12
 8006a28:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a2a:	4b0c      	ldr	r3, [pc, #48]	; (8006a5c <prvResetNextTaskUnblockTime+0x38>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d104      	bne.n	8006a3e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006a34:	4b0a      	ldr	r3, [pc, #40]	; (8006a60 <prvResetNextTaskUnblockTime+0x3c>)
 8006a36:	f04f 32ff 	mov.w	r2, #4294967295
 8006a3a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006a3c:	e008      	b.n	8006a50 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a3e:	4b07      	ldr	r3, [pc, #28]	; (8006a5c <prvResetNextTaskUnblockTime+0x38>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	68db      	ldr	r3, [r3, #12]
 8006a46:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	4a04      	ldr	r2, [pc, #16]	; (8006a60 <prvResetNextTaskUnblockTime+0x3c>)
 8006a4e:	6013      	str	r3, [r2, #0]
}
 8006a50:	bf00      	nop
 8006a52:	370c      	adds	r7, #12
 8006a54:	46bd      	mov	sp, r7
 8006a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5a:	4770      	bx	lr
 8006a5c:	20000bf0 	.word	0x20000bf0
 8006a60:	20000c58 	.word	0x20000c58

08006a64 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006a64:	b480      	push	{r7}
 8006a66:	b083      	sub	sp, #12
 8006a68:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006a6a:	4b0b      	ldr	r3, [pc, #44]	; (8006a98 <xTaskGetSchedulerState+0x34>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d102      	bne.n	8006a78 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006a72:	2301      	movs	r3, #1
 8006a74:	607b      	str	r3, [r7, #4]
 8006a76:	e008      	b.n	8006a8a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a78:	4b08      	ldr	r3, [pc, #32]	; (8006a9c <xTaskGetSchedulerState+0x38>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d102      	bne.n	8006a86 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006a80:	2302      	movs	r3, #2
 8006a82:	607b      	str	r3, [r7, #4]
 8006a84:	e001      	b.n	8006a8a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006a86:	2300      	movs	r3, #0
 8006a88:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006a8a:	687b      	ldr	r3, [r7, #4]
	}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	370c      	adds	r7, #12
 8006a90:	46bd      	mov	sp, r7
 8006a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a96:	4770      	bx	lr
 8006a98:	20000c44 	.word	0x20000c44
 8006a9c:	20000c60 	.word	0x20000c60

08006aa0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b086      	sub	sp, #24
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006aac:	2300      	movs	r3, #0
 8006aae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d056      	beq.n	8006b64 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006ab6:	4b2e      	ldr	r3, [pc, #184]	; (8006b70 <xTaskPriorityDisinherit+0xd0>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	693a      	ldr	r2, [r7, #16]
 8006abc:	429a      	cmp	r2, r3
 8006abe:	d00a      	beq.n	8006ad6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ac4:	f383 8811 	msr	BASEPRI, r3
 8006ac8:	f3bf 8f6f 	isb	sy
 8006acc:	f3bf 8f4f 	dsb	sy
 8006ad0:	60fb      	str	r3, [r7, #12]
}
 8006ad2:	bf00      	nop
 8006ad4:	e7fe      	b.n	8006ad4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d10a      	bne.n	8006af4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ae2:	f383 8811 	msr	BASEPRI, r3
 8006ae6:	f3bf 8f6f 	isb	sy
 8006aea:	f3bf 8f4f 	dsb	sy
 8006aee:	60bb      	str	r3, [r7, #8]
}
 8006af0:	bf00      	nop
 8006af2:	e7fe      	b.n	8006af2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006af8:	1e5a      	subs	r2, r3, #1
 8006afa:	693b      	ldr	r3, [r7, #16]
 8006afc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b06:	429a      	cmp	r2, r3
 8006b08:	d02c      	beq.n	8006b64 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d128      	bne.n	8006b64 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006b12:	693b      	ldr	r3, [r7, #16]
 8006b14:	3304      	adds	r3, #4
 8006b16:	4618      	mov	r0, r3
 8006b18:	f7fe fc70 	bl	80053fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006b1c:	693b      	ldr	r3, [r7, #16]
 8006b1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006b20:	693b      	ldr	r3, [r7, #16]
 8006b22:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b24:	693b      	ldr	r3, [r7, #16]
 8006b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b28:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006b2c:	693b      	ldr	r3, [r7, #16]
 8006b2e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b34:	4b0f      	ldr	r3, [pc, #60]	; (8006b74 <xTaskPriorityDisinherit+0xd4>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	429a      	cmp	r2, r3
 8006b3a:	d903      	bls.n	8006b44 <xTaskPriorityDisinherit+0xa4>
 8006b3c:	693b      	ldr	r3, [r7, #16]
 8006b3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b40:	4a0c      	ldr	r2, [pc, #48]	; (8006b74 <xTaskPriorityDisinherit+0xd4>)
 8006b42:	6013      	str	r3, [r2, #0]
 8006b44:	693b      	ldr	r3, [r7, #16]
 8006b46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b48:	4613      	mov	r3, r2
 8006b4a:	009b      	lsls	r3, r3, #2
 8006b4c:	4413      	add	r3, r2
 8006b4e:	009b      	lsls	r3, r3, #2
 8006b50:	4a09      	ldr	r2, [pc, #36]	; (8006b78 <xTaskPriorityDisinherit+0xd8>)
 8006b52:	441a      	add	r2, r3
 8006b54:	693b      	ldr	r3, [r7, #16]
 8006b56:	3304      	adds	r3, #4
 8006b58:	4619      	mov	r1, r3
 8006b5a:	4610      	mov	r0, r2
 8006b5c:	f7fe fbf1 	bl	8005342 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006b60:	2301      	movs	r3, #1
 8006b62:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006b64:	697b      	ldr	r3, [r7, #20]
	}
 8006b66:	4618      	mov	r0, r3
 8006b68:	3718      	adds	r7, #24
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}
 8006b6e:	bf00      	nop
 8006b70:	20000764 	.word	0x20000764
 8006b74:	20000c40 	.word	0x20000c40
 8006b78:	20000768 	.word	0x20000768

08006b7c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b084      	sub	sp, #16
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006b86:	4b21      	ldr	r3, [pc, #132]	; (8006c0c <prvAddCurrentTaskToDelayedList+0x90>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006b8c:	4b20      	ldr	r3, [pc, #128]	; (8006c10 <prvAddCurrentTaskToDelayedList+0x94>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	3304      	adds	r3, #4
 8006b92:	4618      	mov	r0, r3
 8006b94:	f7fe fc32 	bl	80053fc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b9e:	d10a      	bne.n	8006bb6 <prvAddCurrentTaskToDelayedList+0x3a>
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d007      	beq.n	8006bb6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006ba6:	4b1a      	ldr	r3, [pc, #104]	; (8006c10 <prvAddCurrentTaskToDelayedList+0x94>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	3304      	adds	r3, #4
 8006bac:	4619      	mov	r1, r3
 8006bae:	4819      	ldr	r0, [pc, #100]	; (8006c14 <prvAddCurrentTaskToDelayedList+0x98>)
 8006bb0:	f7fe fbc7 	bl	8005342 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006bb4:	e026      	b.n	8006c04 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006bb6:	68fa      	ldr	r2, [r7, #12]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	4413      	add	r3, r2
 8006bbc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006bbe:	4b14      	ldr	r3, [pc, #80]	; (8006c10 <prvAddCurrentTaskToDelayedList+0x94>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	68ba      	ldr	r2, [r7, #8]
 8006bc4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006bc6:	68ba      	ldr	r2, [r7, #8]
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d209      	bcs.n	8006be2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006bce:	4b12      	ldr	r3, [pc, #72]	; (8006c18 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006bd0:	681a      	ldr	r2, [r3, #0]
 8006bd2:	4b0f      	ldr	r3, [pc, #60]	; (8006c10 <prvAddCurrentTaskToDelayedList+0x94>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	3304      	adds	r3, #4
 8006bd8:	4619      	mov	r1, r3
 8006bda:	4610      	mov	r0, r2
 8006bdc:	f7fe fbd5 	bl	800538a <vListInsert>
}
 8006be0:	e010      	b.n	8006c04 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006be2:	4b0e      	ldr	r3, [pc, #56]	; (8006c1c <prvAddCurrentTaskToDelayedList+0xa0>)
 8006be4:	681a      	ldr	r2, [r3, #0]
 8006be6:	4b0a      	ldr	r3, [pc, #40]	; (8006c10 <prvAddCurrentTaskToDelayedList+0x94>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	3304      	adds	r3, #4
 8006bec:	4619      	mov	r1, r3
 8006bee:	4610      	mov	r0, r2
 8006bf0:	f7fe fbcb 	bl	800538a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006bf4:	4b0a      	ldr	r3, [pc, #40]	; (8006c20 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	68ba      	ldr	r2, [r7, #8]
 8006bfa:	429a      	cmp	r2, r3
 8006bfc:	d202      	bcs.n	8006c04 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006bfe:	4a08      	ldr	r2, [pc, #32]	; (8006c20 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	6013      	str	r3, [r2, #0]
}
 8006c04:	bf00      	nop
 8006c06:	3710      	adds	r7, #16
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	bd80      	pop	{r7, pc}
 8006c0c:	20000c3c 	.word	0x20000c3c
 8006c10:	20000764 	.word	0x20000764
 8006c14:	20000c24 	.word	0x20000c24
 8006c18:	20000bf4 	.word	0x20000bf4
 8006c1c:	20000bf0 	.word	0x20000bf0
 8006c20:	20000c58 	.word	0x20000c58

08006c24 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b08a      	sub	sp, #40	; 0x28
 8006c28:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006c2e:	f000 fb07 	bl	8007240 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006c32:	4b1c      	ldr	r3, [pc, #112]	; (8006ca4 <xTimerCreateTimerTask+0x80>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d021      	beq.n	8006c7e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006c42:	1d3a      	adds	r2, r7, #4
 8006c44:	f107 0108 	add.w	r1, r7, #8
 8006c48:	f107 030c 	add.w	r3, r7, #12
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	f7fe fb31 	bl	80052b4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006c52:	6879      	ldr	r1, [r7, #4]
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	68fa      	ldr	r2, [r7, #12]
 8006c58:	9202      	str	r2, [sp, #8]
 8006c5a:	9301      	str	r3, [sp, #4]
 8006c5c:	2302      	movs	r3, #2
 8006c5e:	9300      	str	r3, [sp, #0]
 8006c60:	2300      	movs	r3, #0
 8006c62:	460a      	mov	r2, r1
 8006c64:	4910      	ldr	r1, [pc, #64]	; (8006ca8 <xTimerCreateTimerTask+0x84>)
 8006c66:	4811      	ldr	r0, [pc, #68]	; (8006cac <xTimerCreateTimerTask+0x88>)
 8006c68:	f7ff f8de 	bl	8005e28 <xTaskCreateStatic>
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	4a10      	ldr	r2, [pc, #64]	; (8006cb0 <xTimerCreateTimerTask+0x8c>)
 8006c70:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006c72:	4b0f      	ldr	r3, [pc, #60]	; (8006cb0 <xTimerCreateTimerTask+0x8c>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d001      	beq.n	8006c7e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006c7e:	697b      	ldr	r3, [r7, #20]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d10a      	bne.n	8006c9a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8006c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c88:	f383 8811 	msr	BASEPRI, r3
 8006c8c:	f3bf 8f6f 	isb	sy
 8006c90:	f3bf 8f4f 	dsb	sy
 8006c94:	613b      	str	r3, [r7, #16]
}
 8006c96:	bf00      	nop
 8006c98:	e7fe      	b.n	8006c98 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006c9a:	697b      	ldr	r3, [r7, #20]
}
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	3718      	adds	r7, #24
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	bd80      	pop	{r7, pc}
 8006ca4:	20000c94 	.word	0x20000c94
 8006ca8:	08008290 	.word	0x08008290
 8006cac:	08006de9 	.word	0x08006de9
 8006cb0:	20000c98 	.word	0x20000c98

08006cb4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b08a      	sub	sp, #40	; 0x28
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	60f8      	str	r0, [r7, #12]
 8006cbc:	60b9      	str	r1, [r7, #8]
 8006cbe:	607a      	str	r2, [r7, #4]
 8006cc0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d10a      	bne.n	8006ce2 <xTimerGenericCommand+0x2e>
	__asm volatile
 8006ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cd0:	f383 8811 	msr	BASEPRI, r3
 8006cd4:	f3bf 8f6f 	isb	sy
 8006cd8:	f3bf 8f4f 	dsb	sy
 8006cdc:	623b      	str	r3, [r7, #32]
}
 8006cde:	bf00      	nop
 8006ce0:	e7fe      	b.n	8006ce0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006ce2:	4b1a      	ldr	r3, [pc, #104]	; (8006d4c <xTimerGenericCommand+0x98>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d02a      	beq.n	8006d40 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	2b05      	cmp	r3, #5
 8006cfa:	dc18      	bgt.n	8006d2e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006cfc:	f7ff feb2 	bl	8006a64 <xTaskGetSchedulerState>
 8006d00:	4603      	mov	r3, r0
 8006d02:	2b02      	cmp	r3, #2
 8006d04:	d109      	bne.n	8006d1a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006d06:	4b11      	ldr	r3, [pc, #68]	; (8006d4c <xTimerGenericCommand+0x98>)
 8006d08:	6818      	ldr	r0, [r3, #0]
 8006d0a:	f107 0110 	add.w	r1, r7, #16
 8006d0e:	2300      	movs	r3, #0
 8006d10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d12:	f7fe fca1 	bl	8005658 <xQueueGenericSend>
 8006d16:	6278      	str	r0, [r7, #36]	; 0x24
 8006d18:	e012      	b.n	8006d40 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006d1a:	4b0c      	ldr	r3, [pc, #48]	; (8006d4c <xTimerGenericCommand+0x98>)
 8006d1c:	6818      	ldr	r0, [r3, #0]
 8006d1e:	f107 0110 	add.w	r1, r7, #16
 8006d22:	2300      	movs	r3, #0
 8006d24:	2200      	movs	r2, #0
 8006d26:	f7fe fc97 	bl	8005658 <xQueueGenericSend>
 8006d2a:	6278      	str	r0, [r7, #36]	; 0x24
 8006d2c:	e008      	b.n	8006d40 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006d2e:	4b07      	ldr	r3, [pc, #28]	; (8006d4c <xTimerGenericCommand+0x98>)
 8006d30:	6818      	ldr	r0, [r3, #0]
 8006d32:	f107 0110 	add.w	r1, r7, #16
 8006d36:	2300      	movs	r3, #0
 8006d38:	683a      	ldr	r2, [r7, #0]
 8006d3a:	f7fe fd8b 	bl	8005854 <xQueueGenericSendFromISR>
 8006d3e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006d42:	4618      	mov	r0, r3
 8006d44:	3728      	adds	r7, #40	; 0x28
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}
 8006d4a:	bf00      	nop
 8006d4c:	20000c94 	.word	0x20000c94

08006d50 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b088      	sub	sp, #32
 8006d54:	af02      	add	r7, sp, #8
 8006d56:	6078      	str	r0, [r7, #4]
 8006d58:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d5a:	4b22      	ldr	r3, [pc, #136]	; (8006de4 <prvProcessExpiredTimer+0x94>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	68db      	ldr	r3, [r3, #12]
 8006d60:	68db      	ldr	r3, [r3, #12]
 8006d62:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	3304      	adds	r3, #4
 8006d68:	4618      	mov	r0, r3
 8006d6a:	f7fe fb47 	bl	80053fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d74:	f003 0304 	and.w	r3, r3, #4
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d022      	beq.n	8006dc2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006d7c:	697b      	ldr	r3, [r7, #20]
 8006d7e:	699a      	ldr	r2, [r3, #24]
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	18d1      	adds	r1, r2, r3
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	683a      	ldr	r2, [r7, #0]
 8006d88:	6978      	ldr	r0, [r7, #20]
 8006d8a:	f000 f8d1 	bl	8006f30 <prvInsertTimerInActiveList>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d01f      	beq.n	8006dd4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006d94:	2300      	movs	r3, #0
 8006d96:	9300      	str	r3, [sp, #0]
 8006d98:	2300      	movs	r3, #0
 8006d9a:	687a      	ldr	r2, [r7, #4]
 8006d9c:	2100      	movs	r1, #0
 8006d9e:	6978      	ldr	r0, [r7, #20]
 8006da0:	f7ff ff88 	bl	8006cb4 <xTimerGenericCommand>
 8006da4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d113      	bne.n	8006dd4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8006dac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006db0:	f383 8811 	msr	BASEPRI, r3
 8006db4:	f3bf 8f6f 	isb	sy
 8006db8:	f3bf 8f4f 	dsb	sy
 8006dbc:	60fb      	str	r3, [r7, #12]
}
 8006dbe:	bf00      	nop
 8006dc0:	e7fe      	b.n	8006dc0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006dc8:	f023 0301 	bic.w	r3, r3, #1
 8006dcc:	b2da      	uxtb	r2, r3
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	6a1b      	ldr	r3, [r3, #32]
 8006dd8:	6978      	ldr	r0, [r7, #20]
 8006dda:	4798      	blx	r3
}
 8006ddc:	bf00      	nop
 8006dde:	3718      	adds	r7, #24
 8006de0:	46bd      	mov	sp, r7
 8006de2:	bd80      	pop	{r7, pc}
 8006de4:	20000c8c 	.word	0x20000c8c

08006de8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b084      	sub	sp, #16
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006df0:	f107 0308 	add.w	r3, r7, #8
 8006df4:	4618      	mov	r0, r3
 8006df6:	f000 f857 	bl	8006ea8 <prvGetNextExpireTime>
 8006dfa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	4619      	mov	r1, r3
 8006e00:	68f8      	ldr	r0, [r7, #12]
 8006e02:	f000 f803 	bl	8006e0c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006e06:	f000 f8d5 	bl	8006fb4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006e0a:	e7f1      	b.n	8006df0 <prvTimerTask+0x8>

08006e0c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b084      	sub	sp, #16
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006e16:	f7ff fa43 	bl	80062a0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006e1a:	f107 0308 	add.w	r3, r7, #8
 8006e1e:	4618      	mov	r0, r3
 8006e20:	f000 f866 	bl	8006ef0 <prvSampleTimeNow>
 8006e24:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d130      	bne.n	8006e8e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d10a      	bne.n	8006e48 <prvProcessTimerOrBlockTask+0x3c>
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	429a      	cmp	r2, r3
 8006e38:	d806      	bhi.n	8006e48 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006e3a:	f7ff fa3f 	bl	80062bc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006e3e:	68f9      	ldr	r1, [r7, #12]
 8006e40:	6878      	ldr	r0, [r7, #4]
 8006e42:	f7ff ff85 	bl	8006d50 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006e46:	e024      	b.n	8006e92 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d008      	beq.n	8006e60 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006e4e:	4b13      	ldr	r3, [pc, #76]	; (8006e9c <prvProcessTimerOrBlockTask+0x90>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d101      	bne.n	8006e5c <prvProcessTimerOrBlockTask+0x50>
 8006e58:	2301      	movs	r3, #1
 8006e5a:	e000      	b.n	8006e5e <prvProcessTimerOrBlockTask+0x52>
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006e60:	4b0f      	ldr	r3, [pc, #60]	; (8006ea0 <prvProcessTimerOrBlockTask+0x94>)
 8006e62:	6818      	ldr	r0, [r3, #0]
 8006e64:	687a      	ldr	r2, [r7, #4]
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	1ad3      	subs	r3, r2, r3
 8006e6a:	683a      	ldr	r2, [r7, #0]
 8006e6c:	4619      	mov	r1, r3
 8006e6e:	f7fe ffa7 	bl	8005dc0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006e72:	f7ff fa23 	bl	80062bc <xTaskResumeAll>
 8006e76:	4603      	mov	r3, r0
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d10a      	bne.n	8006e92 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006e7c:	4b09      	ldr	r3, [pc, #36]	; (8006ea4 <prvProcessTimerOrBlockTask+0x98>)
 8006e7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e82:	601a      	str	r2, [r3, #0]
 8006e84:	f3bf 8f4f 	dsb	sy
 8006e88:	f3bf 8f6f 	isb	sy
}
 8006e8c:	e001      	b.n	8006e92 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006e8e:	f7ff fa15 	bl	80062bc <xTaskResumeAll>
}
 8006e92:	bf00      	nop
 8006e94:	3710      	adds	r7, #16
 8006e96:	46bd      	mov	sp, r7
 8006e98:	bd80      	pop	{r7, pc}
 8006e9a:	bf00      	nop
 8006e9c:	20000c90 	.word	0x20000c90
 8006ea0:	20000c94 	.word	0x20000c94
 8006ea4:	e000ed04 	.word	0xe000ed04

08006ea8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	b085      	sub	sp, #20
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006eb0:	4b0e      	ldr	r3, [pc, #56]	; (8006eec <prvGetNextExpireTime+0x44>)
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d101      	bne.n	8006ebe <prvGetNextExpireTime+0x16>
 8006eba:	2201      	movs	r2, #1
 8006ebc:	e000      	b.n	8006ec0 <prvGetNextExpireTime+0x18>
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d105      	bne.n	8006ed8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006ecc:	4b07      	ldr	r3, [pc, #28]	; (8006eec <prvGetNextExpireTime+0x44>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	68db      	ldr	r3, [r3, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	60fb      	str	r3, [r7, #12]
 8006ed6:	e001      	b.n	8006edc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006ed8:	2300      	movs	r3, #0
 8006eda:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006edc:	68fb      	ldr	r3, [r7, #12]
}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	3714      	adds	r7, #20
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee8:	4770      	bx	lr
 8006eea:	bf00      	nop
 8006eec:	20000c8c 	.word	0x20000c8c

08006ef0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b084      	sub	sp, #16
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006ef8:	f7ff fa7e 	bl	80063f8 <xTaskGetTickCount>
 8006efc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006efe:	4b0b      	ldr	r3, [pc, #44]	; (8006f2c <prvSampleTimeNow+0x3c>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	68fa      	ldr	r2, [r7, #12]
 8006f04:	429a      	cmp	r2, r3
 8006f06:	d205      	bcs.n	8006f14 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006f08:	f000 f936 	bl	8007178 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2201      	movs	r2, #1
 8006f10:	601a      	str	r2, [r3, #0]
 8006f12:	e002      	b.n	8006f1a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2200      	movs	r2, #0
 8006f18:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006f1a:	4a04      	ldr	r2, [pc, #16]	; (8006f2c <prvSampleTimeNow+0x3c>)
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006f20:	68fb      	ldr	r3, [r7, #12]
}
 8006f22:	4618      	mov	r0, r3
 8006f24:	3710      	adds	r7, #16
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}
 8006f2a:	bf00      	nop
 8006f2c:	20000c9c 	.word	0x20000c9c

08006f30 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b086      	sub	sp, #24
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	60f8      	str	r0, [r7, #12]
 8006f38:	60b9      	str	r1, [r7, #8]
 8006f3a:	607a      	str	r2, [r7, #4]
 8006f3c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006f3e:	2300      	movs	r3, #0
 8006f40:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	68ba      	ldr	r2, [r7, #8]
 8006f46:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	68fa      	ldr	r2, [r7, #12]
 8006f4c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006f4e:	68ba      	ldr	r2, [r7, #8]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	429a      	cmp	r2, r3
 8006f54:	d812      	bhi.n	8006f7c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f56:	687a      	ldr	r2, [r7, #4]
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	1ad2      	subs	r2, r2, r3
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	699b      	ldr	r3, [r3, #24]
 8006f60:	429a      	cmp	r2, r3
 8006f62:	d302      	bcc.n	8006f6a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006f64:	2301      	movs	r3, #1
 8006f66:	617b      	str	r3, [r7, #20]
 8006f68:	e01b      	b.n	8006fa2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006f6a:	4b10      	ldr	r3, [pc, #64]	; (8006fac <prvInsertTimerInActiveList+0x7c>)
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	3304      	adds	r3, #4
 8006f72:	4619      	mov	r1, r3
 8006f74:	4610      	mov	r0, r2
 8006f76:	f7fe fa08 	bl	800538a <vListInsert>
 8006f7a:	e012      	b.n	8006fa2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006f7c:	687a      	ldr	r2, [r7, #4]
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	429a      	cmp	r2, r3
 8006f82:	d206      	bcs.n	8006f92 <prvInsertTimerInActiveList+0x62>
 8006f84:	68ba      	ldr	r2, [r7, #8]
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d302      	bcc.n	8006f92 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006f8c:	2301      	movs	r3, #1
 8006f8e:	617b      	str	r3, [r7, #20]
 8006f90:	e007      	b.n	8006fa2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006f92:	4b07      	ldr	r3, [pc, #28]	; (8006fb0 <prvInsertTimerInActiveList+0x80>)
 8006f94:	681a      	ldr	r2, [r3, #0]
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	3304      	adds	r3, #4
 8006f9a:	4619      	mov	r1, r3
 8006f9c:	4610      	mov	r0, r2
 8006f9e:	f7fe f9f4 	bl	800538a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006fa2:	697b      	ldr	r3, [r7, #20]
}
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	3718      	adds	r7, #24
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	bd80      	pop	{r7, pc}
 8006fac:	20000c90 	.word	0x20000c90
 8006fb0:	20000c8c 	.word	0x20000c8c

08006fb4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b08e      	sub	sp, #56	; 0x38
 8006fb8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006fba:	e0ca      	b.n	8007152 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	da18      	bge.n	8006ff4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006fc2:	1d3b      	adds	r3, r7, #4
 8006fc4:	3304      	adds	r3, #4
 8006fc6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006fc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d10a      	bne.n	8006fe4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fd2:	f383 8811 	msr	BASEPRI, r3
 8006fd6:	f3bf 8f6f 	isb	sy
 8006fda:	f3bf 8f4f 	dsb	sy
 8006fde:	61fb      	str	r3, [r7, #28]
}
 8006fe0:	bf00      	nop
 8006fe2:	e7fe      	b.n	8006fe2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006fe4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006fea:	6850      	ldr	r0, [r2, #4]
 8006fec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006fee:	6892      	ldr	r2, [r2, #8]
 8006ff0:	4611      	mov	r1, r2
 8006ff2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	f2c0 80aa 	blt.w	8007150 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007002:	695b      	ldr	r3, [r3, #20]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d004      	beq.n	8007012 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007008:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800700a:	3304      	adds	r3, #4
 800700c:	4618      	mov	r0, r3
 800700e:	f7fe f9f5 	bl	80053fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007012:	463b      	mov	r3, r7
 8007014:	4618      	mov	r0, r3
 8007016:	f7ff ff6b 	bl	8006ef0 <prvSampleTimeNow>
 800701a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2b09      	cmp	r3, #9
 8007020:	f200 8097 	bhi.w	8007152 <prvProcessReceivedCommands+0x19e>
 8007024:	a201      	add	r2, pc, #4	; (adr r2, 800702c <prvProcessReceivedCommands+0x78>)
 8007026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800702a:	bf00      	nop
 800702c:	08007055 	.word	0x08007055
 8007030:	08007055 	.word	0x08007055
 8007034:	08007055 	.word	0x08007055
 8007038:	080070c9 	.word	0x080070c9
 800703c:	080070dd 	.word	0x080070dd
 8007040:	08007127 	.word	0x08007127
 8007044:	08007055 	.word	0x08007055
 8007048:	08007055 	.word	0x08007055
 800704c:	080070c9 	.word	0x080070c9
 8007050:	080070dd 	.word	0x080070dd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007056:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800705a:	f043 0301 	orr.w	r3, r3, #1
 800705e:	b2da      	uxtb	r2, r3
 8007060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007062:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007066:	68ba      	ldr	r2, [r7, #8]
 8007068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800706a:	699b      	ldr	r3, [r3, #24]
 800706c:	18d1      	adds	r1, r2, r3
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007072:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007074:	f7ff ff5c 	bl	8006f30 <prvInsertTimerInActiveList>
 8007078:	4603      	mov	r3, r0
 800707a:	2b00      	cmp	r3, #0
 800707c:	d069      	beq.n	8007152 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800707e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007080:	6a1b      	ldr	r3, [r3, #32]
 8007082:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007084:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007088:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800708c:	f003 0304 	and.w	r3, r3, #4
 8007090:	2b00      	cmp	r3, #0
 8007092:	d05e      	beq.n	8007152 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007094:	68ba      	ldr	r2, [r7, #8]
 8007096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007098:	699b      	ldr	r3, [r3, #24]
 800709a:	441a      	add	r2, r3
 800709c:	2300      	movs	r3, #0
 800709e:	9300      	str	r3, [sp, #0]
 80070a0:	2300      	movs	r3, #0
 80070a2:	2100      	movs	r1, #0
 80070a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80070a6:	f7ff fe05 	bl	8006cb4 <xTimerGenericCommand>
 80070aa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80070ac:	6a3b      	ldr	r3, [r7, #32]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d14f      	bne.n	8007152 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80070b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070b6:	f383 8811 	msr	BASEPRI, r3
 80070ba:	f3bf 8f6f 	isb	sy
 80070be:	f3bf 8f4f 	dsb	sy
 80070c2:	61bb      	str	r3, [r7, #24]
}
 80070c4:	bf00      	nop
 80070c6:	e7fe      	b.n	80070c6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80070c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80070ce:	f023 0301 	bic.w	r3, r3, #1
 80070d2:	b2da      	uxtb	r2, r3
 80070d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80070da:	e03a      	b.n	8007152 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80070dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070de:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80070e2:	f043 0301 	orr.w	r3, r3, #1
 80070e6:	b2da      	uxtb	r2, r3
 80070e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070ea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80070ee:	68ba      	ldr	r2, [r7, #8]
 80070f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070f2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80070f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070f6:	699b      	ldr	r3, [r3, #24]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d10a      	bne.n	8007112 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80070fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007100:	f383 8811 	msr	BASEPRI, r3
 8007104:	f3bf 8f6f 	isb	sy
 8007108:	f3bf 8f4f 	dsb	sy
 800710c:	617b      	str	r3, [r7, #20]
}
 800710e:	bf00      	nop
 8007110:	e7fe      	b.n	8007110 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007114:	699a      	ldr	r2, [r3, #24]
 8007116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007118:	18d1      	adds	r1, r2, r3
 800711a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800711c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800711e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007120:	f7ff ff06 	bl	8006f30 <prvInsertTimerInActiveList>
					break;
 8007124:	e015      	b.n	8007152 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007128:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800712c:	f003 0302 	and.w	r3, r3, #2
 8007130:	2b00      	cmp	r3, #0
 8007132:	d103      	bne.n	800713c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8007134:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007136:	f000 fb9d 	bl	8007874 <vPortFree>
 800713a:	e00a      	b.n	8007152 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800713c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800713e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007142:	f023 0301 	bic.w	r3, r3, #1
 8007146:	b2da      	uxtb	r2, r3
 8007148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800714a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800714e:	e000      	b.n	8007152 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8007150:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007152:	4b08      	ldr	r3, [pc, #32]	; (8007174 <prvProcessReceivedCommands+0x1c0>)
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	1d39      	adds	r1, r7, #4
 8007158:	2200      	movs	r2, #0
 800715a:	4618      	mov	r0, r3
 800715c:	f7fe fc16 	bl	800598c <xQueueReceive>
 8007160:	4603      	mov	r3, r0
 8007162:	2b00      	cmp	r3, #0
 8007164:	f47f af2a 	bne.w	8006fbc <prvProcessReceivedCommands+0x8>
	}
}
 8007168:	bf00      	nop
 800716a:	bf00      	nop
 800716c:	3730      	adds	r7, #48	; 0x30
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}
 8007172:	bf00      	nop
 8007174:	20000c94 	.word	0x20000c94

08007178 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b088      	sub	sp, #32
 800717c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800717e:	e048      	b.n	8007212 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007180:	4b2d      	ldr	r3, [pc, #180]	; (8007238 <prvSwitchTimerLists+0xc0>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	68db      	ldr	r3, [r3, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800718a:	4b2b      	ldr	r3, [pc, #172]	; (8007238 <prvSwitchTimerLists+0xc0>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	68db      	ldr	r3, [r3, #12]
 8007190:	68db      	ldr	r3, [r3, #12]
 8007192:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	3304      	adds	r3, #4
 8007198:	4618      	mov	r0, r3
 800719a:	f7fe f92f 	bl	80053fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	6a1b      	ldr	r3, [r3, #32]
 80071a2:	68f8      	ldr	r0, [r7, #12]
 80071a4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80071ac:	f003 0304 	and.w	r3, r3, #4
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d02e      	beq.n	8007212 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	699b      	ldr	r3, [r3, #24]
 80071b8:	693a      	ldr	r2, [r7, #16]
 80071ba:	4413      	add	r3, r2
 80071bc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80071be:	68ba      	ldr	r2, [r7, #8]
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	429a      	cmp	r2, r3
 80071c4:	d90e      	bls.n	80071e4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	68ba      	ldr	r2, [r7, #8]
 80071ca:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	68fa      	ldr	r2, [r7, #12]
 80071d0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80071d2:	4b19      	ldr	r3, [pc, #100]	; (8007238 <prvSwitchTimerLists+0xc0>)
 80071d4:	681a      	ldr	r2, [r3, #0]
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	3304      	adds	r3, #4
 80071da:	4619      	mov	r1, r3
 80071dc:	4610      	mov	r0, r2
 80071de:	f7fe f8d4 	bl	800538a <vListInsert>
 80071e2:	e016      	b.n	8007212 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80071e4:	2300      	movs	r3, #0
 80071e6:	9300      	str	r3, [sp, #0]
 80071e8:	2300      	movs	r3, #0
 80071ea:	693a      	ldr	r2, [r7, #16]
 80071ec:	2100      	movs	r1, #0
 80071ee:	68f8      	ldr	r0, [r7, #12]
 80071f0:	f7ff fd60 	bl	8006cb4 <xTimerGenericCommand>
 80071f4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d10a      	bne.n	8007212 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80071fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007200:	f383 8811 	msr	BASEPRI, r3
 8007204:	f3bf 8f6f 	isb	sy
 8007208:	f3bf 8f4f 	dsb	sy
 800720c:	603b      	str	r3, [r7, #0]
}
 800720e:	bf00      	nop
 8007210:	e7fe      	b.n	8007210 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007212:	4b09      	ldr	r3, [pc, #36]	; (8007238 <prvSwitchTimerLists+0xc0>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d1b1      	bne.n	8007180 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800721c:	4b06      	ldr	r3, [pc, #24]	; (8007238 <prvSwitchTimerLists+0xc0>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007222:	4b06      	ldr	r3, [pc, #24]	; (800723c <prvSwitchTimerLists+0xc4>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4a04      	ldr	r2, [pc, #16]	; (8007238 <prvSwitchTimerLists+0xc0>)
 8007228:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800722a:	4a04      	ldr	r2, [pc, #16]	; (800723c <prvSwitchTimerLists+0xc4>)
 800722c:	697b      	ldr	r3, [r7, #20]
 800722e:	6013      	str	r3, [r2, #0]
}
 8007230:	bf00      	nop
 8007232:	3718      	adds	r7, #24
 8007234:	46bd      	mov	sp, r7
 8007236:	bd80      	pop	{r7, pc}
 8007238:	20000c8c 	.word	0x20000c8c
 800723c:	20000c90 	.word	0x20000c90

08007240 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b082      	sub	sp, #8
 8007244:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007246:	f000 f965 	bl	8007514 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800724a:	4b15      	ldr	r3, [pc, #84]	; (80072a0 <prvCheckForValidListAndQueue+0x60>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d120      	bne.n	8007294 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007252:	4814      	ldr	r0, [pc, #80]	; (80072a4 <prvCheckForValidListAndQueue+0x64>)
 8007254:	f7fe f848 	bl	80052e8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007258:	4813      	ldr	r0, [pc, #76]	; (80072a8 <prvCheckForValidListAndQueue+0x68>)
 800725a:	f7fe f845 	bl	80052e8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800725e:	4b13      	ldr	r3, [pc, #76]	; (80072ac <prvCheckForValidListAndQueue+0x6c>)
 8007260:	4a10      	ldr	r2, [pc, #64]	; (80072a4 <prvCheckForValidListAndQueue+0x64>)
 8007262:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007264:	4b12      	ldr	r3, [pc, #72]	; (80072b0 <prvCheckForValidListAndQueue+0x70>)
 8007266:	4a10      	ldr	r2, [pc, #64]	; (80072a8 <prvCheckForValidListAndQueue+0x68>)
 8007268:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800726a:	2300      	movs	r3, #0
 800726c:	9300      	str	r3, [sp, #0]
 800726e:	4b11      	ldr	r3, [pc, #68]	; (80072b4 <prvCheckForValidListAndQueue+0x74>)
 8007270:	4a11      	ldr	r2, [pc, #68]	; (80072b8 <prvCheckForValidListAndQueue+0x78>)
 8007272:	2110      	movs	r1, #16
 8007274:	200a      	movs	r0, #10
 8007276:	f7fe f953 	bl	8005520 <xQueueGenericCreateStatic>
 800727a:	4603      	mov	r3, r0
 800727c:	4a08      	ldr	r2, [pc, #32]	; (80072a0 <prvCheckForValidListAndQueue+0x60>)
 800727e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007280:	4b07      	ldr	r3, [pc, #28]	; (80072a0 <prvCheckForValidListAndQueue+0x60>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d005      	beq.n	8007294 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007288:	4b05      	ldr	r3, [pc, #20]	; (80072a0 <prvCheckForValidListAndQueue+0x60>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	490b      	ldr	r1, [pc, #44]	; (80072bc <prvCheckForValidListAndQueue+0x7c>)
 800728e:	4618      	mov	r0, r3
 8007290:	f7fe fd6c 	bl	8005d6c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007294:	f000 f96e 	bl	8007574 <vPortExitCritical>
}
 8007298:	bf00      	nop
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}
 800729e:	bf00      	nop
 80072a0:	20000c94 	.word	0x20000c94
 80072a4:	20000c64 	.word	0x20000c64
 80072a8:	20000c78 	.word	0x20000c78
 80072ac:	20000c8c 	.word	0x20000c8c
 80072b0:	20000c90 	.word	0x20000c90
 80072b4:	20000d40 	.word	0x20000d40
 80072b8:	20000ca0 	.word	0x20000ca0
 80072bc:	08008298 	.word	0x08008298

080072c0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80072c0:	b480      	push	{r7}
 80072c2:	b085      	sub	sp, #20
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	60f8      	str	r0, [r7, #12]
 80072c8:	60b9      	str	r1, [r7, #8]
 80072ca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	3b04      	subs	r3, #4
 80072d0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80072d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	3b04      	subs	r3, #4
 80072de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	f023 0201 	bic.w	r2, r3, #1
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	3b04      	subs	r3, #4
 80072ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80072f0:	4a0c      	ldr	r2, [pc, #48]	; (8007324 <pxPortInitialiseStack+0x64>)
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	3b14      	subs	r3, #20
 80072fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80072fc:	687a      	ldr	r2, [r7, #4]
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	3b04      	subs	r3, #4
 8007306:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	f06f 0202 	mvn.w	r2, #2
 800730e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	3b20      	subs	r3, #32
 8007314:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007316:	68fb      	ldr	r3, [r7, #12]
}
 8007318:	4618      	mov	r0, r3
 800731a:	3714      	adds	r7, #20
 800731c:	46bd      	mov	sp, r7
 800731e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007322:	4770      	bx	lr
 8007324:	08007329 	.word	0x08007329

08007328 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007328:	b480      	push	{r7}
 800732a:	b085      	sub	sp, #20
 800732c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800732e:	2300      	movs	r3, #0
 8007330:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007332:	4b12      	ldr	r3, [pc, #72]	; (800737c <prvTaskExitError+0x54>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800733a:	d00a      	beq.n	8007352 <prvTaskExitError+0x2a>
	__asm volatile
 800733c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007340:	f383 8811 	msr	BASEPRI, r3
 8007344:	f3bf 8f6f 	isb	sy
 8007348:	f3bf 8f4f 	dsb	sy
 800734c:	60fb      	str	r3, [r7, #12]
}
 800734e:	bf00      	nop
 8007350:	e7fe      	b.n	8007350 <prvTaskExitError+0x28>
	__asm volatile
 8007352:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007356:	f383 8811 	msr	BASEPRI, r3
 800735a:	f3bf 8f6f 	isb	sy
 800735e:	f3bf 8f4f 	dsb	sy
 8007362:	60bb      	str	r3, [r7, #8]
}
 8007364:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007366:	bf00      	nop
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d0fc      	beq.n	8007368 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800736e:	bf00      	nop
 8007370:	bf00      	nop
 8007372:	3714      	adds	r7, #20
 8007374:	46bd      	mov	sp, r7
 8007376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737a:	4770      	bx	lr
 800737c:	2000001c 	.word	0x2000001c

08007380 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007380:	4b07      	ldr	r3, [pc, #28]	; (80073a0 <pxCurrentTCBConst2>)
 8007382:	6819      	ldr	r1, [r3, #0]
 8007384:	6808      	ldr	r0, [r1, #0]
 8007386:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800738a:	f380 8809 	msr	PSP, r0
 800738e:	f3bf 8f6f 	isb	sy
 8007392:	f04f 0000 	mov.w	r0, #0
 8007396:	f380 8811 	msr	BASEPRI, r0
 800739a:	4770      	bx	lr
 800739c:	f3af 8000 	nop.w

080073a0 <pxCurrentTCBConst2>:
 80073a0:	20000764 	.word	0x20000764
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80073a4:	bf00      	nop
 80073a6:	bf00      	nop

080073a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80073a8:	4808      	ldr	r0, [pc, #32]	; (80073cc <prvPortStartFirstTask+0x24>)
 80073aa:	6800      	ldr	r0, [r0, #0]
 80073ac:	6800      	ldr	r0, [r0, #0]
 80073ae:	f380 8808 	msr	MSP, r0
 80073b2:	f04f 0000 	mov.w	r0, #0
 80073b6:	f380 8814 	msr	CONTROL, r0
 80073ba:	b662      	cpsie	i
 80073bc:	b661      	cpsie	f
 80073be:	f3bf 8f4f 	dsb	sy
 80073c2:	f3bf 8f6f 	isb	sy
 80073c6:	df00      	svc	0
 80073c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80073ca:	bf00      	nop
 80073cc:	e000ed08 	.word	0xe000ed08

080073d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b086      	sub	sp, #24
 80073d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80073d6:	4b46      	ldr	r3, [pc, #280]	; (80074f0 <xPortStartScheduler+0x120>)
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a46      	ldr	r2, [pc, #280]	; (80074f4 <xPortStartScheduler+0x124>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d10a      	bne.n	80073f6 <xPortStartScheduler+0x26>
	__asm volatile
 80073e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073e4:	f383 8811 	msr	BASEPRI, r3
 80073e8:	f3bf 8f6f 	isb	sy
 80073ec:	f3bf 8f4f 	dsb	sy
 80073f0:	613b      	str	r3, [r7, #16]
}
 80073f2:	bf00      	nop
 80073f4:	e7fe      	b.n	80073f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80073f6:	4b3e      	ldr	r3, [pc, #248]	; (80074f0 <xPortStartScheduler+0x120>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a3f      	ldr	r2, [pc, #252]	; (80074f8 <xPortStartScheduler+0x128>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d10a      	bne.n	8007416 <xPortStartScheduler+0x46>
	__asm volatile
 8007400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007404:	f383 8811 	msr	BASEPRI, r3
 8007408:	f3bf 8f6f 	isb	sy
 800740c:	f3bf 8f4f 	dsb	sy
 8007410:	60fb      	str	r3, [r7, #12]
}
 8007412:	bf00      	nop
 8007414:	e7fe      	b.n	8007414 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007416:	4b39      	ldr	r3, [pc, #228]	; (80074fc <xPortStartScheduler+0x12c>)
 8007418:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	781b      	ldrb	r3, [r3, #0]
 800741e:	b2db      	uxtb	r3, r3
 8007420:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	22ff      	movs	r2, #255	; 0xff
 8007426:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	781b      	ldrb	r3, [r3, #0]
 800742c:	b2db      	uxtb	r3, r3
 800742e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007430:	78fb      	ldrb	r3, [r7, #3]
 8007432:	b2db      	uxtb	r3, r3
 8007434:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007438:	b2da      	uxtb	r2, r3
 800743a:	4b31      	ldr	r3, [pc, #196]	; (8007500 <xPortStartScheduler+0x130>)
 800743c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800743e:	4b31      	ldr	r3, [pc, #196]	; (8007504 <xPortStartScheduler+0x134>)
 8007440:	2207      	movs	r2, #7
 8007442:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007444:	e009      	b.n	800745a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007446:	4b2f      	ldr	r3, [pc, #188]	; (8007504 <xPortStartScheduler+0x134>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	3b01      	subs	r3, #1
 800744c:	4a2d      	ldr	r2, [pc, #180]	; (8007504 <xPortStartScheduler+0x134>)
 800744e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007450:	78fb      	ldrb	r3, [r7, #3]
 8007452:	b2db      	uxtb	r3, r3
 8007454:	005b      	lsls	r3, r3, #1
 8007456:	b2db      	uxtb	r3, r3
 8007458:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800745a:	78fb      	ldrb	r3, [r7, #3]
 800745c:	b2db      	uxtb	r3, r3
 800745e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007462:	2b80      	cmp	r3, #128	; 0x80
 8007464:	d0ef      	beq.n	8007446 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007466:	4b27      	ldr	r3, [pc, #156]	; (8007504 <xPortStartScheduler+0x134>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f1c3 0307 	rsb	r3, r3, #7
 800746e:	2b04      	cmp	r3, #4
 8007470:	d00a      	beq.n	8007488 <xPortStartScheduler+0xb8>
	__asm volatile
 8007472:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007476:	f383 8811 	msr	BASEPRI, r3
 800747a:	f3bf 8f6f 	isb	sy
 800747e:	f3bf 8f4f 	dsb	sy
 8007482:	60bb      	str	r3, [r7, #8]
}
 8007484:	bf00      	nop
 8007486:	e7fe      	b.n	8007486 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007488:	4b1e      	ldr	r3, [pc, #120]	; (8007504 <xPortStartScheduler+0x134>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	021b      	lsls	r3, r3, #8
 800748e:	4a1d      	ldr	r2, [pc, #116]	; (8007504 <xPortStartScheduler+0x134>)
 8007490:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007492:	4b1c      	ldr	r3, [pc, #112]	; (8007504 <xPortStartScheduler+0x134>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800749a:	4a1a      	ldr	r2, [pc, #104]	; (8007504 <xPortStartScheduler+0x134>)
 800749c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	b2da      	uxtb	r2, r3
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80074a6:	4b18      	ldr	r3, [pc, #96]	; (8007508 <xPortStartScheduler+0x138>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4a17      	ldr	r2, [pc, #92]	; (8007508 <xPortStartScheduler+0x138>)
 80074ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80074b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80074b2:	4b15      	ldr	r3, [pc, #84]	; (8007508 <xPortStartScheduler+0x138>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4a14      	ldr	r2, [pc, #80]	; (8007508 <xPortStartScheduler+0x138>)
 80074b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80074bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80074be:	f000 f8dd 	bl	800767c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80074c2:	4b12      	ldr	r3, [pc, #72]	; (800750c <xPortStartScheduler+0x13c>)
 80074c4:	2200      	movs	r2, #0
 80074c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80074c8:	f000 f8fc 	bl	80076c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80074cc:	4b10      	ldr	r3, [pc, #64]	; (8007510 <xPortStartScheduler+0x140>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a0f      	ldr	r2, [pc, #60]	; (8007510 <xPortStartScheduler+0x140>)
 80074d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80074d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80074d8:	f7ff ff66 	bl	80073a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80074dc:	f7ff f856 	bl	800658c <vTaskSwitchContext>
	prvTaskExitError();
 80074e0:	f7ff ff22 	bl	8007328 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80074e4:	2300      	movs	r3, #0
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	3718      	adds	r7, #24
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}
 80074ee:	bf00      	nop
 80074f0:	e000ed00 	.word	0xe000ed00
 80074f4:	410fc271 	.word	0x410fc271
 80074f8:	410fc270 	.word	0x410fc270
 80074fc:	e000e400 	.word	0xe000e400
 8007500:	20000d90 	.word	0x20000d90
 8007504:	20000d94 	.word	0x20000d94
 8007508:	e000ed20 	.word	0xe000ed20
 800750c:	2000001c 	.word	0x2000001c
 8007510:	e000ef34 	.word	0xe000ef34

08007514 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007514:	b480      	push	{r7}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
	__asm volatile
 800751a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800751e:	f383 8811 	msr	BASEPRI, r3
 8007522:	f3bf 8f6f 	isb	sy
 8007526:	f3bf 8f4f 	dsb	sy
 800752a:	607b      	str	r3, [r7, #4]
}
 800752c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800752e:	4b0f      	ldr	r3, [pc, #60]	; (800756c <vPortEnterCritical+0x58>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	3301      	adds	r3, #1
 8007534:	4a0d      	ldr	r2, [pc, #52]	; (800756c <vPortEnterCritical+0x58>)
 8007536:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007538:	4b0c      	ldr	r3, [pc, #48]	; (800756c <vPortEnterCritical+0x58>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	2b01      	cmp	r3, #1
 800753e:	d10f      	bne.n	8007560 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007540:	4b0b      	ldr	r3, [pc, #44]	; (8007570 <vPortEnterCritical+0x5c>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	b2db      	uxtb	r3, r3
 8007546:	2b00      	cmp	r3, #0
 8007548:	d00a      	beq.n	8007560 <vPortEnterCritical+0x4c>
	__asm volatile
 800754a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800754e:	f383 8811 	msr	BASEPRI, r3
 8007552:	f3bf 8f6f 	isb	sy
 8007556:	f3bf 8f4f 	dsb	sy
 800755a:	603b      	str	r3, [r7, #0]
}
 800755c:	bf00      	nop
 800755e:	e7fe      	b.n	800755e <vPortEnterCritical+0x4a>
	}
}
 8007560:	bf00      	nop
 8007562:	370c      	adds	r7, #12
 8007564:	46bd      	mov	sp, r7
 8007566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756a:	4770      	bx	lr
 800756c:	2000001c 	.word	0x2000001c
 8007570:	e000ed04 	.word	0xe000ed04

08007574 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007574:	b480      	push	{r7}
 8007576:	b083      	sub	sp, #12
 8007578:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800757a:	4b12      	ldr	r3, [pc, #72]	; (80075c4 <vPortExitCritical+0x50>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d10a      	bne.n	8007598 <vPortExitCritical+0x24>
	__asm volatile
 8007582:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007586:	f383 8811 	msr	BASEPRI, r3
 800758a:	f3bf 8f6f 	isb	sy
 800758e:	f3bf 8f4f 	dsb	sy
 8007592:	607b      	str	r3, [r7, #4]
}
 8007594:	bf00      	nop
 8007596:	e7fe      	b.n	8007596 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007598:	4b0a      	ldr	r3, [pc, #40]	; (80075c4 <vPortExitCritical+0x50>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	3b01      	subs	r3, #1
 800759e:	4a09      	ldr	r2, [pc, #36]	; (80075c4 <vPortExitCritical+0x50>)
 80075a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80075a2:	4b08      	ldr	r3, [pc, #32]	; (80075c4 <vPortExitCritical+0x50>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d105      	bne.n	80075b6 <vPortExitCritical+0x42>
 80075aa:	2300      	movs	r3, #0
 80075ac:	603b      	str	r3, [r7, #0]
	__asm volatile
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	f383 8811 	msr	BASEPRI, r3
}
 80075b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80075b6:	bf00      	nop
 80075b8:	370c      	adds	r7, #12
 80075ba:	46bd      	mov	sp, r7
 80075bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c0:	4770      	bx	lr
 80075c2:	bf00      	nop
 80075c4:	2000001c 	.word	0x2000001c
	...

080075d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80075d0:	f3ef 8009 	mrs	r0, PSP
 80075d4:	f3bf 8f6f 	isb	sy
 80075d8:	4b15      	ldr	r3, [pc, #84]	; (8007630 <pxCurrentTCBConst>)
 80075da:	681a      	ldr	r2, [r3, #0]
 80075dc:	f01e 0f10 	tst.w	lr, #16
 80075e0:	bf08      	it	eq
 80075e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80075e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075ea:	6010      	str	r0, [r2, #0]
 80075ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80075f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80075f4:	f380 8811 	msr	BASEPRI, r0
 80075f8:	f3bf 8f4f 	dsb	sy
 80075fc:	f3bf 8f6f 	isb	sy
 8007600:	f7fe ffc4 	bl	800658c <vTaskSwitchContext>
 8007604:	f04f 0000 	mov.w	r0, #0
 8007608:	f380 8811 	msr	BASEPRI, r0
 800760c:	bc09      	pop	{r0, r3}
 800760e:	6819      	ldr	r1, [r3, #0]
 8007610:	6808      	ldr	r0, [r1, #0]
 8007612:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007616:	f01e 0f10 	tst.w	lr, #16
 800761a:	bf08      	it	eq
 800761c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007620:	f380 8809 	msr	PSP, r0
 8007624:	f3bf 8f6f 	isb	sy
 8007628:	4770      	bx	lr
 800762a:	bf00      	nop
 800762c:	f3af 8000 	nop.w

08007630 <pxCurrentTCBConst>:
 8007630:	20000764 	.word	0x20000764
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007634:	bf00      	nop
 8007636:	bf00      	nop

08007638 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b082      	sub	sp, #8
 800763c:	af00      	add	r7, sp, #0
	__asm volatile
 800763e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007642:	f383 8811 	msr	BASEPRI, r3
 8007646:	f3bf 8f6f 	isb	sy
 800764a:	f3bf 8f4f 	dsb	sy
 800764e:	607b      	str	r3, [r7, #4]
}
 8007650:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007652:	f7fe fee1 	bl	8006418 <xTaskIncrementTick>
 8007656:	4603      	mov	r3, r0
 8007658:	2b00      	cmp	r3, #0
 800765a:	d003      	beq.n	8007664 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800765c:	4b06      	ldr	r3, [pc, #24]	; (8007678 <xPortSysTickHandler+0x40>)
 800765e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007662:	601a      	str	r2, [r3, #0]
 8007664:	2300      	movs	r3, #0
 8007666:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	f383 8811 	msr	BASEPRI, r3
}
 800766e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007670:	bf00      	nop
 8007672:	3708      	adds	r7, #8
 8007674:	46bd      	mov	sp, r7
 8007676:	bd80      	pop	{r7, pc}
 8007678:	e000ed04 	.word	0xe000ed04

0800767c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800767c:	b480      	push	{r7}
 800767e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007680:	4b0b      	ldr	r3, [pc, #44]	; (80076b0 <vPortSetupTimerInterrupt+0x34>)
 8007682:	2200      	movs	r2, #0
 8007684:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007686:	4b0b      	ldr	r3, [pc, #44]	; (80076b4 <vPortSetupTimerInterrupt+0x38>)
 8007688:	2200      	movs	r2, #0
 800768a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800768c:	4b0a      	ldr	r3, [pc, #40]	; (80076b8 <vPortSetupTimerInterrupt+0x3c>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a0a      	ldr	r2, [pc, #40]	; (80076bc <vPortSetupTimerInterrupt+0x40>)
 8007692:	fba2 2303 	umull	r2, r3, r2, r3
 8007696:	099b      	lsrs	r3, r3, #6
 8007698:	4a09      	ldr	r2, [pc, #36]	; (80076c0 <vPortSetupTimerInterrupt+0x44>)
 800769a:	3b01      	subs	r3, #1
 800769c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800769e:	4b04      	ldr	r3, [pc, #16]	; (80076b0 <vPortSetupTimerInterrupt+0x34>)
 80076a0:	2207      	movs	r2, #7
 80076a2:	601a      	str	r2, [r3, #0]
}
 80076a4:	bf00      	nop
 80076a6:	46bd      	mov	sp, r7
 80076a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ac:	4770      	bx	lr
 80076ae:	bf00      	nop
 80076b0:	e000e010 	.word	0xe000e010
 80076b4:	e000e018 	.word	0xe000e018
 80076b8:	20000010 	.word	0x20000010
 80076bc:	10624dd3 	.word	0x10624dd3
 80076c0:	e000e014 	.word	0xe000e014

080076c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80076c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80076d4 <vPortEnableVFP+0x10>
 80076c8:	6801      	ldr	r1, [r0, #0]
 80076ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80076ce:	6001      	str	r1, [r0, #0]
 80076d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80076d2:	bf00      	nop
 80076d4:	e000ed88 	.word	0xe000ed88

080076d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80076d8:	b480      	push	{r7}
 80076da:	b085      	sub	sp, #20
 80076dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80076de:	f3ef 8305 	mrs	r3, IPSR
 80076e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	2b0f      	cmp	r3, #15
 80076e8:	d914      	bls.n	8007714 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80076ea:	4a17      	ldr	r2, [pc, #92]	; (8007748 <vPortValidateInterruptPriority+0x70>)
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	4413      	add	r3, r2
 80076f0:	781b      	ldrb	r3, [r3, #0]
 80076f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80076f4:	4b15      	ldr	r3, [pc, #84]	; (800774c <vPortValidateInterruptPriority+0x74>)
 80076f6:	781b      	ldrb	r3, [r3, #0]
 80076f8:	7afa      	ldrb	r2, [r7, #11]
 80076fa:	429a      	cmp	r2, r3
 80076fc:	d20a      	bcs.n	8007714 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80076fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007702:	f383 8811 	msr	BASEPRI, r3
 8007706:	f3bf 8f6f 	isb	sy
 800770a:	f3bf 8f4f 	dsb	sy
 800770e:	607b      	str	r3, [r7, #4]
}
 8007710:	bf00      	nop
 8007712:	e7fe      	b.n	8007712 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007714:	4b0e      	ldr	r3, [pc, #56]	; (8007750 <vPortValidateInterruptPriority+0x78>)
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800771c:	4b0d      	ldr	r3, [pc, #52]	; (8007754 <vPortValidateInterruptPriority+0x7c>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	429a      	cmp	r2, r3
 8007722:	d90a      	bls.n	800773a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007728:	f383 8811 	msr	BASEPRI, r3
 800772c:	f3bf 8f6f 	isb	sy
 8007730:	f3bf 8f4f 	dsb	sy
 8007734:	603b      	str	r3, [r7, #0]
}
 8007736:	bf00      	nop
 8007738:	e7fe      	b.n	8007738 <vPortValidateInterruptPriority+0x60>
	}
 800773a:	bf00      	nop
 800773c:	3714      	adds	r7, #20
 800773e:	46bd      	mov	sp, r7
 8007740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007744:	4770      	bx	lr
 8007746:	bf00      	nop
 8007748:	e000e3f0 	.word	0xe000e3f0
 800774c:	20000d90 	.word	0x20000d90
 8007750:	e000ed0c 	.word	0xe000ed0c
 8007754:	20000d94 	.word	0x20000d94

08007758 <pvPortMalloc>:
	pxIterator->pxNextFreeBlock = pxBlockToInsert;									\
}
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b088      	sub	sp, #32
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
 8007760:	2300      	movs	r3, #0
 8007762:	617b      	str	r3, [r7, #20]

	vTaskSuspendAll();
 8007764:	f7fe fd9c 	bl	80062a0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
 8007768:	4b3e      	ldr	r3, [pc, #248]	; (8007864 <pvPortMalloc+0x10c>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d104      	bne.n	800777a <pvPortMalloc+0x22>
		{
			prvHeapInit();
 8007770:	f000 f8ba 	bl	80078e8 <prvHeapInit>
			xHeapHasBeenInitialised = pdTRUE;
 8007774:	4b3b      	ldr	r3, [pc, #236]	; (8007864 <pvPortMalloc+0x10c>)
 8007776:	2201      	movs	r2, #1
 8007778:	601a      	str	r2, [r3, #0]
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d00e      	beq.n	800779e <pvPortMalloc+0x46>
		{
			xWantedSize += heapSTRUCT_SIZE;
 8007780:	2308      	movs	r3, #8
 8007782:	461a      	mov	r2, r3
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	4413      	add	r3, r2
 8007788:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	f003 0307 	and.w	r3, r3, #7
 8007790:	2b00      	cmp	r3, #0
 8007792:	d004      	beq.n	800779e <pvPortMalloc+0x46>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	f023 0307 	bic.w	r3, r3, #7
 800779a:	3308      	adds	r3, #8
 800779c:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d057      	beq.n	8007854 <pvPortMalloc+0xfc>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	f247 5227 	movw	r2, #29991	; 0x7527
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d852      	bhi.n	8007854 <pvPortMalloc+0xfc>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
 80077ae:	4b2e      	ldr	r3, [pc, #184]	; (8007868 <pvPortMalloc+0x110>)
 80077b0:	61bb      	str	r3, [r7, #24]
			pxBlock = xStart.pxNextFreeBlock;
 80077b2:	4b2d      	ldr	r3, [pc, #180]	; (8007868 <pvPortMalloc+0x110>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	61fb      	str	r3, [r7, #28]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80077b8:	e004      	b.n	80077c4 <pvPortMalloc+0x6c>
			{
				pxPreviousBlock = pxBlock;
 80077ba:	69fb      	ldr	r3, [r7, #28]
 80077bc:	61bb      	str	r3, [r7, #24]
				pxBlock = pxBlock->pxNextFreeBlock;
 80077be:	69fb      	ldr	r3, [r7, #28]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	61fb      	str	r3, [r7, #28]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80077c4:	69fb      	ldr	r3, [r7, #28]
 80077c6:	685b      	ldr	r3, [r3, #4]
 80077c8:	687a      	ldr	r2, [r7, #4]
 80077ca:	429a      	cmp	r2, r3
 80077cc:	d903      	bls.n	80077d6 <pvPortMalloc+0x7e>
 80077ce:	69fb      	ldr	r3, [r7, #28]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d1f1      	bne.n	80077ba <pvPortMalloc+0x62>
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
 80077d6:	69fb      	ldr	r3, [r7, #28]
 80077d8:	4a24      	ldr	r2, [pc, #144]	; (800786c <pvPortMalloc+0x114>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d03a      	beq.n	8007854 <pvPortMalloc+0xfc>
			{
				/* Return the memory space - jumping over the BlockLink_t structure
				at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
 80077de:	69bb      	ldr	r3, [r7, #24]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	2208      	movs	r2, #8
 80077e4:	4413      	add	r3, r2
 80077e6:	617b      	str	r3, [r7, #20]

				/* This block is being returned for use so must be taken out of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80077e8:	69fb      	ldr	r3, [r7, #28]
 80077ea:	681a      	ldr	r2, [r3, #0]
 80077ec:	69bb      	ldr	r3, [r7, #24]
 80077ee:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80077f0:	69fb      	ldr	r3, [r7, #28]
 80077f2:	685a      	ldr	r2, [r3, #4]
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	1ad3      	subs	r3, r2, r3
 80077f8:	2208      	movs	r2, #8
 80077fa:	0052      	lsls	r2, r2, #1
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d922      	bls.n	8007846 <pvPortMalloc+0xee>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007800:	69fa      	ldr	r2, [r7, #28]
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	4413      	add	r3, r2
 8007806:	60fb      	str	r3, [r7, #12]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007808:	69fb      	ldr	r3, [r7, #28]
 800780a:	685a      	ldr	r2, [r3, #4]
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	1ad2      	subs	r2, r2, r3
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
 8007814:	69fb      	ldr	r3, [r7, #28]
 8007816:	687a      	ldr	r2, [r7, #4]
 8007818:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	685b      	ldr	r3, [r3, #4]
 800781e:	60bb      	str	r3, [r7, #8]
 8007820:	4b11      	ldr	r3, [pc, #68]	; (8007868 <pvPortMalloc+0x110>)
 8007822:	613b      	str	r3, [r7, #16]
 8007824:	e002      	b.n	800782c <pvPortMalloc+0xd4>
 8007826:	693b      	ldr	r3, [r7, #16]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	613b      	str	r3, [r7, #16]
 800782c:	693b      	ldr	r3, [r7, #16]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	68ba      	ldr	r2, [r7, #8]
 8007834:	429a      	cmp	r2, r3
 8007836:	d8f6      	bhi.n	8007826 <pvPortMalloc+0xce>
 8007838:	693b      	ldr	r3, [r7, #16]
 800783a:	681a      	ldr	r2, [r3, #0]
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	601a      	str	r2, [r3, #0]
 8007840:	693b      	ldr	r3, [r7, #16]
 8007842:	68fa      	ldr	r2, [r7, #12]
 8007844:	601a      	str	r2, [r3, #0]
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007846:	4b0a      	ldr	r3, [pc, #40]	; (8007870 <pvPortMalloc+0x118>)
 8007848:	681a      	ldr	r2, [r3, #0]
 800784a:	69fb      	ldr	r3, [r7, #28]
 800784c:	685b      	ldr	r3, [r3, #4]
 800784e:	1ad3      	subs	r3, r2, r3
 8007850:	4a07      	ldr	r2, [pc, #28]	; (8007870 <pvPortMalloc+0x118>)
 8007852:	6013      	str	r3, [r2, #0]
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007854:	f7fe fd32 	bl	80062bc <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
 8007858:	697b      	ldr	r3, [r7, #20]
}
 800785a:	4618      	mov	r0, r3
 800785c:	3720      	adds	r7, #32
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}
 8007862:	bf00      	nop
 8007864:	200082d8 	.word	0x200082d8
 8007868:	200082c8 	.word	0x200082c8
 800786c:	200082d0 	.word	0x200082d0
 8007870:	20000020 	.word	0x20000020

08007874 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b086      	sub	sp, #24
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	613b      	str	r3, [r7, #16]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d027      	beq.n	80078d6 <vPortFree+0x62>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
 8007886:	2308      	movs	r3, #8
 8007888:	425b      	negs	r3, r3
 800788a:	693a      	ldr	r2, [r7, #16]
 800788c:	4413      	add	r3, r2
 800788e:	613b      	str	r3, [r7, #16]

		/* This unexpected casting is to keep some compilers from issuing
		byte alignment warnings. */
		pxLink = ( void * ) puc;
 8007890:	693b      	ldr	r3, [r7, #16]
 8007892:	60fb      	str	r3, [r7, #12]

		vTaskSuspendAll();
 8007894:	f7fe fd04 	bl	80062a0 <vTaskSuspendAll>
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	685b      	ldr	r3, [r3, #4]
 800789c:	60bb      	str	r3, [r7, #8]
 800789e:	4b10      	ldr	r3, [pc, #64]	; (80078e0 <vPortFree+0x6c>)
 80078a0:	617b      	str	r3, [r7, #20]
 80078a2:	e002      	b.n	80078aa <vPortFree+0x36>
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	617b      	str	r3, [r7, #20]
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	685b      	ldr	r3, [r3, #4]
 80078b0:	68ba      	ldr	r2, [r7, #8]
 80078b2:	429a      	cmp	r2, r3
 80078b4:	d8f6      	bhi.n	80078a4 <vPortFree+0x30>
 80078b6:	697b      	ldr	r3, [r7, #20]
 80078b8:	681a      	ldr	r2, [r3, #0]
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	601a      	str	r2, [r3, #0]
 80078be:	697b      	ldr	r3, [r7, #20]
 80078c0:	68fa      	ldr	r2, [r7, #12]
 80078c2:	601a      	str	r2, [r3, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	685a      	ldr	r2, [r3, #4]
 80078c8:	4b06      	ldr	r3, [pc, #24]	; (80078e4 <vPortFree+0x70>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4413      	add	r3, r2
 80078ce:	4a05      	ldr	r2, [pc, #20]	; (80078e4 <vPortFree+0x70>)
 80078d0:	6013      	str	r3, [r2, #0]
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
 80078d2:	f7fe fcf3 	bl	80062bc <xTaskResumeAll>
	}
}
 80078d6:	bf00      	nop
 80078d8:	3718      	adds	r7, #24
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}
 80078de:	bf00      	nop
 80078e0:	200082c8 	.word	0x200082c8
 80078e4:	20000020 	.word	0x20000020

080078e8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80078e8:	b480      	push	{r7}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80078ee:	4b10      	ldr	r3, [pc, #64]	; (8007930 <prvHeapInit+0x48>)
 80078f0:	f023 0307 	bic.w	r3, r3, #7
 80078f4:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80078f6:	4a0f      	ldr	r2, [pc, #60]	; (8007934 <prvHeapInit+0x4c>)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80078fc:	4b0d      	ldr	r3, [pc, #52]	; (8007934 <prvHeapInit+0x4c>)
 80078fe:	2200      	movs	r2, #0
 8007900:	605a      	str	r2, [r3, #4]

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
 8007902:	4b0d      	ldr	r3, [pc, #52]	; (8007938 <prvHeapInit+0x50>)
 8007904:	f247 5228 	movw	r2, #29992	; 0x7528
 8007908:	605a      	str	r2, [r3, #4]
	xEnd.pxNextFreeBlock = NULL;
 800790a:	4b0b      	ldr	r3, [pc, #44]	; (8007938 <prvHeapInit+0x50>)
 800790c:	2200      	movs	r2, #0
 800790e:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	f247 5228 	movw	r2, #29992	; 0x7528
 800791a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	4a06      	ldr	r2, [pc, #24]	; (8007938 <prvHeapInit+0x50>)
 8007920:	601a      	str	r2, [r3, #0]
}
 8007922:	bf00      	nop
 8007924:	370c      	adds	r7, #12
 8007926:	46bd      	mov	sp, r7
 8007928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792c:	4770      	bx	lr
 800792e:	bf00      	nop
 8007930:	20000da0 	.word	0x20000da0
 8007934:	200082c8 	.word	0x200082c8
 8007938:	200082d0 	.word	0x200082d0

0800793c <__errno>:
 800793c:	4b01      	ldr	r3, [pc, #4]	; (8007944 <__errno+0x8>)
 800793e:	6818      	ldr	r0, [r3, #0]
 8007940:	4770      	bx	lr
 8007942:	bf00      	nop
 8007944:	20000024 	.word	0x20000024

08007948 <__libc_init_array>:
 8007948:	b570      	push	{r4, r5, r6, lr}
 800794a:	4d0d      	ldr	r5, [pc, #52]	; (8007980 <__libc_init_array+0x38>)
 800794c:	4c0d      	ldr	r4, [pc, #52]	; (8007984 <__libc_init_array+0x3c>)
 800794e:	1b64      	subs	r4, r4, r5
 8007950:	10a4      	asrs	r4, r4, #2
 8007952:	2600      	movs	r6, #0
 8007954:	42a6      	cmp	r6, r4
 8007956:	d109      	bne.n	800796c <__libc_init_array+0x24>
 8007958:	4d0b      	ldr	r5, [pc, #44]	; (8007988 <__libc_init_array+0x40>)
 800795a:	4c0c      	ldr	r4, [pc, #48]	; (800798c <__libc_init_array+0x44>)
 800795c:	f000 fc4e 	bl	80081fc <_init>
 8007960:	1b64      	subs	r4, r4, r5
 8007962:	10a4      	asrs	r4, r4, #2
 8007964:	2600      	movs	r6, #0
 8007966:	42a6      	cmp	r6, r4
 8007968:	d105      	bne.n	8007976 <__libc_init_array+0x2e>
 800796a:	bd70      	pop	{r4, r5, r6, pc}
 800796c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007970:	4798      	blx	r3
 8007972:	3601      	adds	r6, #1
 8007974:	e7ee      	b.n	8007954 <__libc_init_array+0xc>
 8007976:	f855 3b04 	ldr.w	r3, [r5], #4
 800797a:	4798      	blx	r3
 800797c:	3601      	adds	r6, #1
 800797e:	e7f2      	b.n	8007966 <__libc_init_array+0x1e>
 8007980:	080083b4 	.word	0x080083b4
 8007984:	080083b4 	.word	0x080083b4
 8007988:	080083b4 	.word	0x080083b4
 800798c:	080083b8 	.word	0x080083b8

08007990 <memcpy>:
 8007990:	440a      	add	r2, r1
 8007992:	4291      	cmp	r1, r2
 8007994:	f100 33ff 	add.w	r3, r0, #4294967295
 8007998:	d100      	bne.n	800799c <memcpy+0xc>
 800799a:	4770      	bx	lr
 800799c:	b510      	push	{r4, lr}
 800799e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80079a6:	4291      	cmp	r1, r2
 80079a8:	d1f9      	bne.n	800799e <memcpy+0xe>
 80079aa:	bd10      	pop	{r4, pc}

080079ac <memset>:
 80079ac:	4402      	add	r2, r0
 80079ae:	4603      	mov	r3, r0
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d100      	bne.n	80079b6 <memset+0xa>
 80079b4:	4770      	bx	lr
 80079b6:	f803 1b01 	strb.w	r1, [r3], #1
 80079ba:	e7f9      	b.n	80079b0 <memset+0x4>

080079bc <siprintf>:
 80079bc:	b40e      	push	{r1, r2, r3}
 80079be:	b500      	push	{lr}
 80079c0:	b09c      	sub	sp, #112	; 0x70
 80079c2:	ab1d      	add	r3, sp, #116	; 0x74
 80079c4:	9002      	str	r0, [sp, #8]
 80079c6:	9006      	str	r0, [sp, #24]
 80079c8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80079cc:	4809      	ldr	r0, [pc, #36]	; (80079f4 <siprintf+0x38>)
 80079ce:	9107      	str	r1, [sp, #28]
 80079d0:	9104      	str	r1, [sp, #16]
 80079d2:	4909      	ldr	r1, [pc, #36]	; (80079f8 <siprintf+0x3c>)
 80079d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80079d8:	9105      	str	r1, [sp, #20]
 80079da:	6800      	ldr	r0, [r0, #0]
 80079dc:	9301      	str	r3, [sp, #4]
 80079de:	a902      	add	r1, sp, #8
 80079e0:	f000 f868 	bl	8007ab4 <_svfiprintf_r>
 80079e4:	9b02      	ldr	r3, [sp, #8]
 80079e6:	2200      	movs	r2, #0
 80079e8:	701a      	strb	r2, [r3, #0]
 80079ea:	b01c      	add	sp, #112	; 0x70
 80079ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80079f0:	b003      	add	sp, #12
 80079f2:	4770      	bx	lr
 80079f4:	20000024 	.word	0x20000024
 80079f8:	ffff0208 	.word	0xffff0208

080079fc <__ssputs_r>:
 80079fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a00:	688e      	ldr	r6, [r1, #8]
 8007a02:	429e      	cmp	r6, r3
 8007a04:	4682      	mov	sl, r0
 8007a06:	460c      	mov	r4, r1
 8007a08:	4690      	mov	r8, r2
 8007a0a:	461f      	mov	r7, r3
 8007a0c:	d838      	bhi.n	8007a80 <__ssputs_r+0x84>
 8007a0e:	898a      	ldrh	r2, [r1, #12]
 8007a10:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007a14:	d032      	beq.n	8007a7c <__ssputs_r+0x80>
 8007a16:	6825      	ldr	r5, [r4, #0]
 8007a18:	6909      	ldr	r1, [r1, #16]
 8007a1a:	eba5 0901 	sub.w	r9, r5, r1
 8007a1e:	6965      	ldr	r5, [r4, #20]
 8007a20:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007a24:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007a28:	3301      	adds	r3, #1
 8007a2a:	444b      	add	r3, r9
 8007a2c:	106d      	asrs	r5, r5, #1
 8007a2e:	429d      	cmp	r5, r3
 8007a30:	bf38      	it	cc
 8007a32:	461d      	movcc	r5, r3
 8007a34:	0553      	lsls	r3, r2, #21
 8007a36:	d531      	bpl.n	8007a9c <__ssputs_r+0xa0>
 8007a38:	4629      	mov	r1, r5
 8007a3a:	f000 fb39 	bl	80080b0 <_malloc_r>
 8007a3e:	4606      	mov	r6, r0
 8007a40:	b950      	cbnz	r0, 8007a58 <__ssputs_r+0x5c>
 8007a42:	230c      	movs	r3, #12
 8007a44:	f8ca 3000 	str.w	r3, [sl]
 8007a48:	89a3      	ldrh	r3, [r4, #12]
 8007a4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a4e:	81a3      	strh	r3, [r4, #12]
 8007a50:	f04f 30ff 	mov.w	r0, #4294967295
 8007a54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a58:	6921      	ldr	r1, [r4, #16]
 8007a5a:	464a      	mov	r2, r9
 8007a5c:	f7ff ff98 	bl	8007990 <memcpy>
 8007a60:	89a3      	ldrh	r3, [r4, #12]
 8007a62:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007a66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a6a:	81a3      	strh	r3, [r4, #12]
 8007a6c:	6126      	str	r6, [r4, #16]
 8007a6e:	6165      	str	r5, [r4, #20]
 8007a70:	444e      	add	r6, r9
 8007a72:	eba5 0509 	sub.w	r5, r5, r9
 8007a76:	6026      	str	r6, [r4, #0]
 8007a78:	60a5      	str	r5, [r4, #8]
 8007a7a:	463e      	mov	r6, r7
 8007a7c:	42be      	cmp	r6, r7
 8007a7e:	d900      	bls.n	8007a82 <__ssputs_r+0x86>
 8007a80:	463e      	mov	r6, r7
 8007a82:	4632      	mov	r2, r6
 8007a84:	6820      	ldr	r0, [r4, #0]
 8007a86:	4641      	mov	r1, r8
 8007a88:	f000 faa8 	bl	8007fdc <memmove>
 8007a8c:	68a3      	ldr	r3, [r4, #8]
 8007a8e:	6822      	ldr	r2, [r4, #0]
 8007a90:	1b9b      	subs	r3, r3, r6
 8007a92:	4432      	add	r2, r6
 8007a94:	60a3      	str	r3, [r4, #8]
 8007a96:	6022      	str	r2, [r4, #0]
 8007a98:	2000      	movs	r0, #0
 8007a9a:	e7db      	b.n	8007a54 <__ssputs_r+0x58>
 8007a9c:	462a      	mov	r2, r5
 8007a9e:	f000 fb61 	bl	8008164 <_realloc_r>
 8007aa2:	4606      	mov	r6, r0
 8007aa4:	2800      	cmp	r0, #0
 8007aa6:	d1e1      	bne.n	8007a6c <__ssputs_r+0x70>
 8007aa8:	6921      	ldr	r1, [r4, #16]
 8007aaa:	4650      	mov	r0, sl
 8007aac:	f000 fab0 	bl	8008010 <_free_r>
 8007ab0:	e7c7      	b.n	8007a42 <__ssputs_r+0x46>
	...

08007ab4 <_svfiprintf_r>:
 8007ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ab8:	4698      	mov	r8, r3
 8007aba:	898b      	ldrh	r3, [r1, #12]
 8007abc:	061b      	lsls	r3, r3, #24
 8007abe:	b09d      	sub	sp, #116	; 0x74
 8007ac0:	4607      	mov	r7, r0
 8007ac2:	460d      	mov	r5, r1
 8007ac4:	4614      	mov	r4, r2
 8007ac6:	d50e      	bpl.n	8007ae6 <_svfiprintf_r+0x32>
 8007ac8:	690b      	ldr	r3, [r1, #16]
 8007aca:	b963      	cbnz	r3, 8007ae6 <_svfiprintf_r+0x32>
 8007acc:	2140      	movs	r1, #64	; 0x40
 8007ace:	f000 faef 	bl	80080b0 <_malloc_r>
 8007ad2:	6028      	str	r0, [r5, #0]
 8007ad4:	6128      	str	r0, [r5, #16]
 8007ad6:	b920      	cbnz	r0, 8007ae2 <_svfiprintf_r+0x2e>
 8007ad8:	230c      	movs	r3, #12
 8007ada:	603b      	str	r3, [r7, #0]
 8007adc:	f04f 30ff 	mov.w	r0, #4294967295
 8007ae0:	e0d1      	b.n	8007c86 <_svfiprintf_r+0x1d2>
 8007ae2:	2340      	movs	r3, #64	; 0x40
 8007ae4:	616b      	str	r3, [r5, #20]
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	9309      	str	r3, [sp, #36]	; 0x24
 8007aea:	2320      	movs	r3, #32
 8007aec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007af0:	f8cd 800c 	str.w	r8, [sp, #12]
 8007af4:	2330      	movs	r3, #48	; 0x30
 8007af6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007ca0 <_svfiprintf_r+0x1ec>
 8007afa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007afe:	f04f 0901 	mov.w	r9, #1
 8007b02:	4623      	mov	r3, r4
 8007b04:	469a      	mov	sl, r3
 8007b06:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b0a:	b10a      	cbz	r2, 8007b10 <_svfiprintf_r+0x5c>
 8007b0c:	2a25      	cmp	r2, #37	; 0x25
 8007b0e:	d1f9      	bne.n	8007b04 <_svfiprintf_r+0x50>
 8007b10:	ebba 0b04 	subs.w	fp, sl, r4
 8007b14:	d00b      	beq.n	8007b2e <_svfiprintf_r+0x7a>
 8007b16:	465b      	mov	r3, fp
 8007b18:	4622      	mov	r2, r4
 8007b1a:	4629      	mov	r1, r5
 8007b1c:	4638      	mov	r0, r7
 8007b1e:	f7ff ff6d 	bl	80079fc <__ssputs_r>
 8007b22:	3001      	adds	r0, #1
 8007b24:	f000 80aa 	beq.w	8007c7c <_svfiprintf_r+0x1c8>
 8007b28:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b2a:	445a      	add	r2, fp
 8007b2c:	9209      	str	r2, [sp, #36]	; 0x24
 8007b2e:	f89a 3000 	ldrb.w	r3, [sl]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	f000 80a2 	beq.w	8007c7c <_svfiprintf_r+0x1c8>
 8007b38:	2300      	movs	r3, #0
 8007b3a:	f04f 32ff 	mov.w	r2, #4294967295
 8007b3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b42:	f10a 0a01 	add.w	sl, sl, #1
 8007b46:	9304      	str	r3, [sp, #16]
 8007b48:	9307      	str	r3, [sp, #28]
 8007b4a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b4e:	931a      	str	r3, [sp, #104]	; 0x68
 8007b50:	4654      	mov	r4, sl
 8007b52:	2205      	movs	r2, #5
 8007b54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b58:	4851      	ldr	r0, [pc, #324]	; (8007ca0 <_svfiprintf_r+0x1ec>)
 8007b5a:	f7f8 fb41 	bl	80001e0 <memchr>
 8007b5e:	9a04      	ldr	r2, [sp, #16]
 8007b60:	b9d8      	cbnz	r0, 8007b9a <_svfiprintf_r+0xe6>
 8007b62:	06d0      	lsls	r0, r2, #27
 8007b64:	bf44      	itt	mi
 8007b66:	2320      	movmi	r3, #32
 8007b68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b6c:	0711      	lsls	r1, r2, #28
 8007b6e:	bf44      	itt	mi
 8007b70:	232b      	movmi	r3, #43	; 0x2b
 8007b72:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b76:	f89a 3000 	ldrb.w	r3, [sl]
 8007b7a:	2b2a      	cmp	r3, #42	; 0x2a
 8007b7c:	d015      	beq.n	8007baa <_svfiprintf_r+0xf6>
 8007b7e:	9a07      	ldr	r2, [sp, #28]
 8007b80:	4654      	mov	r4, sl
 8007b82:	2000      	movs	r0, #0
 8007b84:	f04f 0c0a 	mov.w	ip, #10
 8007b88:	4621      	mov	r1, r4
 8007b8a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b8e:	3b30      	subs	r3, #48	; 0x30
 8007b90:	2b09      	cmp	r3, #9
 8007b92:	d94e      	bls.n	8007c32 <_svfiprintf_r+0x17e>
 8007b94:	b1b0      	cbz	r0, 8007bc4 <_svfiprintf_r+0x110>
 8007b96:	9207      	str	r2, [sp, #28]
 8007b98:	e014      	b.n	8007bc4 <_svfiprintf_r+0x110>
 8007b9a:	eba0 0308 	sub.w	r3, r0, r8
 8007b9e:	fa09 f303 	lsl.w	r3, r9, r3
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	9304      	str	r3, [sp, #16]
 8007ba6:	46a2      	mov	sl, r4
 8007ba8:	e7d2      	b.n	8007b50 <_svfiprintf_r+0x9c>
 8007baa:	9b03      	ldr	r3, [sp, #12]
 8007bac:	1d19      	adds	r1, r3, #4
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	9103      	str	r1, [sp, #12]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	bfbb      	ittet	lt
 8007bb6:	425b      	neglt	r3, r3
 8007bb8:	f042 0202 	orrlt.w	r2, r2, #2
 8007bbc:	9307      	strge	r3, [sp, #28]
 8007bbe:	9307      	strlt	r3, [sp, #28]
 8007bc0:	bfb8      	it	lt
 8007bc2:	9204      	strlt	r2, [sp, #16]
 8007bc4:	7823      	ldrb	r3, [r4, #0]
 8007bc6:	2b2e      	cmp	r3, #46	; 0x2e
 8007bc8:	d10c      	bne.n	8007be4 <_svfiprintf_r+0x130>
 8007bca:	7863      	ldrb	r3, [r4, #1]
 8007bcc:	2b2a      	cmp	r3, #42	; 0x2a
 8007bce:	d135      	bne.n	8007c3c <_svfiprintf_r+0x188>
 8007bd0:	9b03      	ldr	r3, [sp, #12]
 8007bd2:	1d1a      	adds	r2, r3, #4
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	9203      	str	r2, [sp, #12]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	bfb8      	it	lt
 8007bdc:	f04f 33ff 	movlt.w	r3, #4294967295
 8007be0:	3402      	adds	r4, #2
 8007be2:	9305      	str	r3, [sp, #20]
 8007be4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007cb0 <_svfiprintf_r+0x1fc>
 8007be8:	7821      	ldrb	r1, [r4, #0]
 8007bea:	2203      	movs	r2, #3
 8007bec:	4650      	mov	r0, sl
 8007bee:	f7f8 faf7 	bl	80001e0 <memchr>
 8007bf2:	b140      	cbz	r0, 8007c06 <_svfiprintf_r+0x152>
 8007bf4:	2340      	movs	r3, #64	; 0x40
 8007bf6:	eba0 000a 	sub.w	r0, r0, sl
 8007bfa:	fa03 f000 	lsl.w	r0, r3, r0
 8007bfe:	9b04      	ldr	r3, [sp, #16]
 8007c00:	4303      	orrs	r3, r0
 8007c02:	3401      	adds	r4, #1
 8007c04:	9304      	str	r3, [sp, #16]
 8007c06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c0a:	4826      	ldr	r0, [pc, #152]	; (8007ca4 <_svfiprintf_r+0x1f0>)
 8007c0c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007c10:	2206      	movs	r2, #6
 8007c12:	f7f8 fae5 	bl	80001e0 <memchr>
 8007c16:	2800      	cmp	r0, #0
 8007c18:	d038      	beq.n	8007c8c <_svfiprintf_r+0x1d8>
 8007c1a:	4b23      	ldr	r3, [pc, #140]	; (8007ca8 <_svfiprintf_r+0x1f4>)
 8007c1c:	bb1b      	cbnz	r3, 8007c66 <_svfiprintf_r+0x1b2>
 8007c1e:	9b03      	ldr	r3, [sp, #12]
 8007c20:	3307      	adds	r3, #7
 8007c22:	f023 0307 	bic.w	r3, r3, #7
 8007c26:	3308      	adds	r3, #8
 8007c28:	9303      	str	r3, [sp, #12]
 8007c2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c2c:	4433      	add	r3, r6
 8007c2e:	9309      	str	r3, [sp, #36]	; 0x24
 8007c30:	e767      	b.n	8007b02 <_svfiprintf_r+0x4e>
 8007c32:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c36:	460c      	mov	r4, r1
 8007c38:	2001      	movs	r0, #1
 8007c3a:	e7a5      	b.n	8007b88 <_svfiprintf_r+0xd4>
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	3401      	adds	r4, #1
 8007c40:	9305      	str	r3, [sp, #20]
 8007c42:	4619      	mov	r1, r3
 8007c44:	f04f 0c0a 	mov.w	ip, #10
 8007c48:	4620      	mov	r0, r4
 8007c4a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c4e:	3a30      	subs	r2, #48	; 0x30
 8007c50:	2a09      	cmp	r2, #9
 8007c52:	d903      	bls.n	8007c5c <_svfiprintf_r+0x1a8>
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d0c5      	beq.n	8007be4 <_svfiprintf_r+0x130>
 8007c58:	9105      	str	r1, [sp, #20]
 8007c5a:	e7c3      	b.n	8007be4 <_svfiprintf_r+0x130>
 8007c5c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c60:	4604      	mov	r4, r0
 8007c62:	2301      	movs	r3, #1
 8007c64:	e7f0      	b.n	8007c48 <_svfiprintf_r+0x194>
 8007c66:	ab03      	add	r3, sp, #12
 8007c68:	9300      	str	r3, [sp, #0]
 8007c6a:	462a      	mov	r2, r5
 8007c6c:	4b0f      	ldr	r3, [pc, #60]	; (8007cac <_svfiprintf_r+0x1f8>)
 8007c6e:	a904      	add	r1, sp, #16
 8007c70:	4638      	mov	r0, r7
 8007c72:	f3af 8000 	nop.w
 8007c76:	1c42      	adds	r2, r0, #1
 8007c78:	4606      	mov	r6, r0
 8007c7a:	d1d6      	bne.n	8007c2a <_svfiprintf_r+0x176>
 8007c7c:	89ab      	ldrh	r3, [r5, #12]
 8007c7e:	065b      	lsls	r3, r3, #25
 8007c80:	f53f af2c 	bmi.w	8007adc <_svfiprintf_r+0x28>
 8007c84:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c86:	b01d      	add	sp, #116	; 0x74
 8007c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c8c:	ab03      	add	r3, sp, #12
 8007c8e:	9300      	str	r3, [sp, #0]
 8007c90:	462a      	mov	r2, r5
 8007c92:	4b06      	ldr	r3, [pc, #24]	; (8007cac <_svfiprintf_r+0x1f8>)
 8007c94:	a904      	add	r1, sp, #16
 8007c96:	4638      	mov	r0, r7
 8007c98:	f000 f87a 	bl	8007d90 <_printf_i>
 8007c9c:	e7eb      	b.n	8007c76 <_svfiprintf_r+0x1c2>
 8007c9e:	bf00      	nop
 8007ca0:	08008378 	.word	0x08008378
 8007ca4:	08008382 	.word	0x08008382
 8007ca8:	00000000 	.word	0x00000000
 8007cac:	080079fd 	.word	0x080079fd
 8007cb0:	0800837e 	.word	0x0800837e

08007cb4 <_printf_common>:
 8007cb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cb8:	4616      	mov	r6, r2
 8007cba:	4699      	mov	r9, r3
 8007cbc:	688a      	ldr	r2, [r1, #8]
 8007cbe:	690b      	ldr	r3, [r1, #16]
 8007cc0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	bfb8      	it	lt
 8007cc8:	4613      	movlt	r3, r2
 8007cca:	6033      	str	r3, [r6, #0]
 8007ccc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007cd0:	4607      	mov	r7, r0
 8007cd2:	460c      	mov	r4, r1
 8007cd4:	b10a      	cbz	r2, 8007cda <_printf_common+0x26>
 8007cd6:	3301      	adds	r3, #1
 8007cd8:	6033      	str	r3, [r6, #0]
 8007cda:	6823      	ldr	r3, [r4, #0]
 8007cdc:	0699      	lsls	r1, r3, #26
 8007cde:	bf42      	ittt	mi
 8007ce0:	6833      	ldrmi	r3, [r6, #0]
 8007ce2:	3302      	addmi	r3, #2
 8007ce4:	6033      	strmi	r3, [r6, #0]
 8007ce6:	6825      	ldr	r5, [r4, #0]
 8007ce8:	f015 0506 	ands.w	r5, r5, #6
 8007cec:	d106      	bne.n	8007cfc <_printf_common+0x48>
 8007cee:	f104 0a19 	add.w	sl, r4, #25
 8007cf2:	68e3      	ldr	r3, [r4, #12]
 8007cf4:	6832      	ldr	r2, [r6, #0]
 8007cf6:	1a9b      	subs	r3, r3, r2
 8007cf8:	42ab      	cmp	r3, r5
 8007cfa:	dc26      	bgt.n	8007d4a <_printf_common+0x96>
 8007cfc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007d00:	1e13      	subs	r3, r2, #0
 8007d02:	6822      	ldr	r2, [r4, #0]
 8007d04:	bf18      	it	ne
 8007d06:	2301      	movne	r3, #1
 8007d08:	0692      	lsls	r2, r2, #26
 8007d0a:	d42b      	bmi.n	8007d64 <_printf_common+0xb0>
 8007d0c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d10:	4649      	mov	r1, r9
 8007d12:	4638      	mov	r0, r7
 8007d14:	47c0      	blx	r8
 8007d16:	3001      	adds	r0, #1
 8007d18:	d01e      	beq.n	8007d58 <_printf_common+0xa4>
 8007d1a:	6823      	ldr	r3, [r4, #0]
 8007d1c:	68e5      	ldr	r5, [r4, #12]
 8007d1e:	6832      	ldr	r2, [r6, #0]
 8007d20:	f003 0306 	and.w	r3, r3, #6
 8007d24:	2b04      	cmp	r3, #4
 8007d26:	bf08      	it	eq
 8007d28:	1aad      	subeq	r5, r5, r2
 8007d2a:	68a3      	ldr	r3, [r4, #8]
 8007d2c:	6922      	ldr	r2, [r4, #16]
 8007d2e:	bf0c      	ite	eq
 8007d30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d34:	2500      	movne	r5, #0
 8007d36:	4293      	cmp	r3, r2
 8007d38:	bfc4      	itt	gt
 8007d3a:	1a9b      	subgt	r3, r3, r2
 8007d3c:	18ed      	addgt	r5, r5, r3
 8007d3e:	2600      	movs	r6, #0
 8007d40:	341a      	adds	r4, #26
 8007d42:	42b5      	cmp	r5, r6
 8007d44:	d11a      	bne.n	8007d7c <_printf_common+0xc8>
 8007d46:	2000      	movs	r0, #0
 8007d48:	e008      	b.n	8007d5c <_printf_common+0xa8>
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	4652      	mov	r2, sl
 8007d4e:	4649      	mov	r1, r9
 8007d50:	4638      	mov	r0, r7
 8007d52:	47c0      	blx	r8
 8007d54:	3001      	adds	r0, #1
 8007d56:	d103      	bne.n	8007d60 <_printf_common+0xac>
 8007d58:	f04f 30ff 	mov.w	r0, #4294967295
 8007d5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d60:	3501      	adds	r5, #1
 8007d62:	e7c6      	b.n	8007cf2 <_printf_common+0x3e>
 8007d64:	18e1      	adds	r1, r4, r3
 8007d66:	1c5a      	adds	r2, r3, #1
 8007d68:	2030      	movs	r0, #48	; 0x30
 8007d6a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007d6e:	4422      	add	r2, r4
 8007d70:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007d74:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007d78:	3302      	adds	r3, #2
 8007d7a:	e7c7      	b.n	8007d0c <_printf_common+0x58>
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	4622      	mov	r2, r4
 8007d80:	4649      	mov	r1, r9
 8007d82:	4638      	mov	r0, r7
 8007d84:	47c0      	blx	r8
 8007d86:	3001      	adds	r0, #1
 8007d88:	d0e6      	beq.n	8007d58 <_printf_common+0xa4>
 8007d8a:	3601      	adds	r6, #1
 8007d8c:	e7d9      	b.n	8007d42 <_printf_common+0x8e>
	...

08007d90 <_printf_i>:
 8007d90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d94:	460c      	mov	r4, r1
 8007d96:	4691      	mov	r9, r2
 8007d98:	7e27      	ldrb	r7, [r4, #24]
 8007d9a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007d9c:	2f78      	cmp	r7, #120	; 0x78
 8007d9e:	4680      	mov	r8, r0
 8007da0:	469a      	mov	sl, r3
 8007da2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007da6:	d807      	bhi.n	8007db8 <_printf_i+0x28>
 8007da8:	2f62      	cmp	r7, #98	; 0x62
 8007daa:	d80a      	bhi.n	8007dc2 <_printf_i+0x32>
 8007dac:	2f00      	cmp	r7, #0
 8007dae:	f000 80d8 	beq.w	8007f62 <_printf_i+0x1d2>
 8007db2:	2f58      	cmp	r7, #88	; 0x58
 8007db4:	f000 80a3 	beq.w	8007efe <_printf_i+0x16e>
 8007db8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007dbc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007dc0:	e03a      	b.n	8007e38 <_printf_i+0xa8>
 8007dc2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007dc6:	2b15      	cmp	r3, #21
 8007dc8:	d8f6      	bhi.n	8007db8 <_printf_i+0x28>
 8007dca:	a001      	add	r0, pc, #4	; (adr r0, 8007dd0 <_printf_i+0x40>)
 8007dcc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007dd0:	08007e29 	.word	0x08007e29
 8007dd4:	08007e3d 	.word	0x08007e3d
 8007dd8:	08007db9 	.word	0x08007db9
 8007ddc:	08007db9 	.word	0x08007db9
 8007de0:	08007db9 	.word	0x08007db9
 8007de4:	08007db9 	.word	0x08007db9
 8007de8:	08007e3d 	.word	0x08007e3d
 8007dec:	08007db9 	.word	0x08007db9
 8007df0:	08007db9 	.word	0x08007db9
 8007df4:	08007db9 	.word	0x08007db9
 8007df8:	08007db9 	.word	0x08007db9
 8007dfc:	08007f49 	.word	0x08007f49
 8007e00:	08007e6d 	.word	0x08007e6d
 8007e04:	08007f2b 	.word	0x08007f2b
 8007e08:	08007db9 	.word	0x08007db9
 8007e0c:	08007db9 	.word	0x08007db9
 8007e10:	08007f6b 	.word	0x08007f6b
 8007e14:	08007db9 	.word	0x08007db9
 8007e18:	08007e6d 	.word	0x08007e6d
 8007e1c:	08007db9 	.word	0x08007db9
 8007e20:	08007db9 	.word	0x08007db9
 8007e24:	08007f33 	.word	0x08007f33
 8007e28:	680b      	ldr	r3, [r1, #0]
 8007e2a:	1d1a      	adds	r2, r3, #4
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	600a      	str	r2, [r1, #0]
 8007e30:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007e34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e38:	2301      	movs	r3, #1
 8007e3a:	e0a3      	b.n	8007f84 <_printf_i+0x1f4>
 8007e3c:	6825      	ldr	r5, [r4, #0]
 8007e3e:	6808      	ldr	r0, [r1, #0]
 8007e40:	062e      	lsls	r6, r5, #24
 8007e42:	f100 0304 	add.w	r3, r0, #4
 8007e46:	d50a      	bpl.n	8007e5e <_printf_i+0xce>
 8007e48:	6805      	ldr	r5, [r0, #0]
 8007e4a:	600b      	str	r3, [r1, #0]
 8007e4c:	2d00      	cmp	r5, #0
 8007e4e:	da03      	bge.n	8007e58 <_printf_i+0xc8>
 8007e50:	232d      	movs	r3, #45	; 0x2d
 8007e52:	426d      	negs	r5, r5
 8007e54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e58:	485e      	ldr	r0, [pc, #376]	; (8007fd4 <_printf_i+0x244>)
 8007e5a:	230a      	movs	r3, #10
 8007e5c:	e019      	b.n	8007e92 <_printf_i+0x102>
 8007e5e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007e62:	6805      	ldr	r5, [r0, #0]
 8007e64:	600b      	str	r3, [r1, #0]
 8007e66:	bf18      	it	ne
 8007e68:	b22d      	sxthne	r5, r5
 8007e6a:	e7ef      	b.n	8007e4c <_printf_i+0xbc>
 8007e6c:	680b      	ldr	r3, [r1, #0]
 8007e6e:	6825      	ldr	r5, [r4, #0]
 8007e70:	1d18      	adds	r0, r3, #4
 8007e72:	6008      	str	r0, [r1, #0]
 8007e74:	0628      	lsls	r0, r5, #24
 8007e76:	d501      	bpl.n	8007e7c <_printf_i+0xec>
 8007e78:	681d      	ldr	r5, [r3, #0]
 8007e7a:	e002      	b.n	8007e82 <_printf_i+0xf2>
 8007e7c:	0669      	lsls	r1, r5, #25
 8007e7e:	d5fb      	bpl.n	8007e78 <_printf_i+0xe8>
 8007e80:	881d      	ldrh	r5, [r3, #0]
 8007e82:	4854      	ldr	r0, [pc, #336]	; (8007fd4 <_printf_i+0x244>)
 8007e84:	2f6f      	cmp	r7, #111	; 0x6f
 8007e86:	bf0c      	ite	eq
 8007e88:	2308      	moveq	r3, #8
 8007e8a:	230a      	movne	r3, #10
 8007e8c:	2100      	movs	r1, #0
 8007e8e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007e92:	6866      	ldr	r6, [r4, #4]
 8007e94:	60a6      	str	r6, [r4, #8]
 8007e96:	2e00      	cmp	r6, #0
 8007e98:	bfa2      	ittt	ge
 8007e9a:	6821      	ldrge	r1, [r4, #0]
 8007e9c:	f021 0104 	bicge.w	r1, r1, #4
 8007ea0:	6021      	strge	r1, [r4, #0]
 8007ea2:	b90d      	cbnz	r5, 8007ea8 <_printf_i+0x118>
 8007ea4:	2e00      	cmp	r6, #0
 8007ea6:	d04d      	beq.n	8007f44 <_printf_i+0x1b4>
 8007ea8:	4616      	mov	r6, r2
 8007eaa:	fbb5 f1f3 	udiv	r1, r5, r3
 8007eae:	fb03 5711 	mls	r7, r3, r1, r5
 8007eb2:	5dc7      	ldrb	r7, [r0, r7]
 8007eb4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007eb8:	462f      	mov	r7, r5
 8007eba:	42bb      	cmp	r3, r7
 8007ebc:	460d      	mov	r5, r1
 8007ebe:	d9f4      	bls.n	8007eaa <_printf_i+0x11a>
 8007ec0:	2b08      	cmp	r3, #8
 8007ec2:	d10b      	bne.n	8007edc <_printf_i+0x14c>
 8007ec4:	6823      	ldr	r3, [r4, #0]
 8007ec6:	07df      	lsls	r7, r3, #31
 8007ec8:	d508      	bpl.n	8007edc <_printf_i+0x14c>
 8007eca:	6923      	ldr	r3, [r4, #16]
 8007ecc:	6861      	ldr	r1, [r4, #4]
 8007ece:	4299      	cmp	r1, r3
 8007ed0:	bfde      	ittt	le
 8007ed2:	2330      	movle	r3, #48	; 0x30
 8007ed4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007ed8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007edc:	1b92      	subs	r2, r2, r6
 8007ede:	6122      	str	r2, [r4, #16]
 8007ee0:	f8cd a000 	str.w	sl, [sp]
 8007ee4:	464b      	mov	r3, r9
 8007ee6:	aa03      	add	r2, sp, #12
 8007ee8:	4621      	mov	r1, r4
 8007eea:	4640      	mov	r0, r8
 8007eec:	f7ff fee2 	bl	8007cb4 <_printf_common>
 8007ef0:	3001      	adds	r0, #1
 8007ef2:	d14c      	bne.n	8007f8e <_printf_i+0x1fe>
 8007ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ef8:	b004      	add	sp, #16
 8007efa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007efe:	4835      	ldr	r0, [pc, #212]	; (8007fd4 <_printf_i+0x244>)
 8007f00:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007f04:	6823      	ldr	r3, [r4, #0]
 8007f06:	680e      	ldr	r6, [r1, #0]
 8007f08:	061f      	lsls	r7, r3, #24
 8007f0a:	f856 5b04 	ldr.w	r5, [r6], #4
 8007f0e:	600e      	str	r6, [r1, #0]
 8007f10:	d514      	bpl.n	8007f3c <_printf_i+0x1ac>
 8007f12:	07d9      	lsls	r1, r3, #31
 8007f14:	bf44      	itt	mi
 8007f16:	f043 0320 	orrmi.w	r3, r3, #32
 8007f1a:	6023      	strmi	r3, [r4, #0]
 8007f1c:	b91d      	cbnz	r5, 8007f26 <_printf_i+0x196>
 8007f1e:	6823      	ldr	r3, [r4, #0]
 8007f20:	f023 0320 	bic.w	r3, r3, #32
 8007f24:	6023      	str	r3, [r4, #0]
 8007f26:	2310      	movs	r3, #16
 8007f28:	e7b0      	b.n	8007e8c <_printf_i+0xfc>
 8007f2a:	6823      	ldr	r3, [r4, #0]
 8007f2c:	f043 0320 	orr.w	r3, r3, #32
 8007f30:	6023      	str	r3, [r4, #0]
 8007f32:	2378      	movs	r3, #120	; 0x78
 8007f34:	4828      	ldr	r0, [pc, #160]	; (8007fd8 <_printf_i+0x248>)
 8007f36:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007f3a:	e7e3      	b.n	8007f04 <_printf_i+0x174>
 8007f3c:	065e      	lsls	r6, r3, #25
 8007f3e:	bf48      	it	mi
 8007f40:	b2ad      	uxthmi	r5, r5
 8007f42:	e7e6      	b.n	8007f12 <_printf_i+0x182>
 8007f44:	4616      	mov	r6, r2
 8007f46:	e7bb      	b.n	8007ec0 <_printf_i+0x130>
 8007f48:	680b      	ldr	r3, [r1, #0]
 8007f4a:	6826      	ldr	r6, [r4, #0]
 8007f4c:	6960      	ldr	r0, [r4, #20]
 8007f4e:	1d1d      	adds	r5, r3, #4
 8007f50:	600d      	str	r5, [r1, #0]
 8007f52:	0635      	lsls	r5, r6, #24
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	d501      	bpl.n	8007f5c <_printf_i+0x1cc>
 8007f58:	6018      	str	r0, [r3, #0]
 8007f5a:	e002      	b.n	8007f62 <_printf_i+0x1d2>
 8007f5c:	0671      	lsls	r1, r6, #25
 8007f5e:	d5fb      	bpl.n	8007f58 <_printf_i+0x1c8>
 8007f60:	8018      	strh	r0, [r3, #0]
 8007f62:	2300      	movs	r3, #0
 8007f64:	6123      	str	r3, [r4, #16]
 8007f66:	4616      	mov	r6, r2
 8007f68:	e7ba      	b.n	8007ee0 <_printf_i+0x150>
 8007f6a:	680b      	ldr	r3, [r1, #0]
 8007f6c:	1d1a      	adds	r2, r3, #4
 8007f6e:	600a      	str	r2, [r1, #0]
 8007f70:	681e      	ldr	r6, [r3, #0]
 8007f72:	6862      	ldr	r2, [r4, #4]
 8007f74:	2100      	movs	r1, #0
 8007f76:	4630      	mov	r0, r6
 8007f78:	f7f8 f932 	bl	80001e0 <memchr>
 8007f7c:	b108      	cbz	r0, 8007f82 <_printf_i+0x1f2>
 8007f7e:	1b80      	subs	r0, r0, r6
 8007f80:	6060      	str	r0, [r4, #4]
 8007f82:	6863      	ldr	r3, [r4, #4]
 8007f84:	6123      	str	r3, [r4, #16]
 8007f86:	2300      	movs	r3, #0
 8007f88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f8c:	e7a8      	b.n	8007ee0 <_printf_i+0x150>
 8007f8e:	6923      	ldr	r3, [r4, #16]
 8007f90:	4632      	mov	r2, r6
 8007f92:	4649      	mov	r1, r9
 8007f94:	4640      	mov	r0, r8
 8007f96:	47d0      	blx	sl
 8007f98:	3001      	adds	r0, #1
 8007f9a:	d0ab      	beq.n	8007ef4 <_printf_i+0x164>
 8007f9c:	6823      	ldr	r3, [r4, #0]
 8007f9e:	079b      	lsls	r3, r3, #30
 8007fa0:	d413      	bmi.n	8007fca <_printf_i+0x23a>
 8007fa2:	68e0      	ldr	r0, [r4, #12]
 8007fa4:	9b03      	ldr	r3, [sp, #12]
 8007fa6:	4298      	cmp	r0, r3
 8007fa8:	bfb8      	it	lt
 8007faa:	4618      	movlt	r0, r3
 8007fac:	e7a4      	b.n	8007ef8 <_printf_i+0x168>
 8007fae:	2301      	movs	r3, #1
 8007fb0:	4632      	mov	r2, r6
 8007fb2:	4649      	mov	r1, r9
 8007fb4:	4640      	mov	r0, r8
 8007fb6:	47d0      	blx	sl
 8007fb8:	3001      	adds	r0, #1
 8007fba:	d09b      	beq.n	8007ef4 <_printf_i+0x164>
 8007fbc:	3501      	adds	r5, #1
 8007fbe:	68e3      	ldr	r3, [r4, #12]
 8007fc0:	9903      	ldr	r1, [sp, #12]
 8007fc2:	1a5b      	subs	r3, r3, r1
 8007fc4:	42ab      	cmp	r3, r5
 8007fc6:	dcf2      	bgt.n	8007fae <_printf_i+0x21e>
 8007fc8:	e7eb      	b.n	8007fa2 <_printf_i+0x212>
 8007fca:	2500      	movs	r5, #0
 8007fcc:	f104 0619 	add.w	r6, r4, #25
 8007fd0:	e7f5      	b.n	8007fbe <_printf_i+0x22e>
 8007fd2:	bf00      	nop
 8007fd4:	08008389 	.word	0x08008389
 8007fd8:	0800839a 	.word	0x0800839a

08007fdc <memmove>:
 8007fdc:	4288      	cmp	r0, r1
 8007fde:	b510      	push	{r4, lr}
 8007fe0:	eb01 0402 	add.w	r4, r1, r2
 8007fe4:	d902      	bls.n	8007fec <memmove+0x10>
 8007fe6:	4284      	cmp	r4, r0
 8007fe8:	4623      	mov	r3, r4
 8007fea:	d807      	bhi.n	8007ffc <memmove+0x20>
 8007fec:	1e43      	subs	r3, r0, #1
 8007fee:	42a1      	cmp	r1, r4
 8007ff0:	d008      	beq.n	8008004 <memmove+0x28>
 8007ff2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ff6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007ffa:	e7f8      	b.n	8007fee <memmove+0x12>
 8007ffc:	4402      	add	r2, r0
 8007ffe:	4601      	mov	r1, r0
 8008000:	428a      	cmp	r2, r1
 8008002:	d100      	bne.n	8008006 <memmove+0x2a>
 8008004:	bd10      	pop	{r4, pc}
 8008006:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800800a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800800e:	e7f7      	b.n	8008000 <memmove+0x24>

08008010 <_free_r>:
 8008010:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008012:	2900      	cmp	r1, #0
 8008014:	d048      	beq.n	80080a8 <_free_r+0x98>
 8008016:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800801a:	9001      	str	r0, [sp, #4]
 800801c:	2b00      	cmp	r3, #0
 800801e:	f1a1 0404 	sub.w	r4, r1, #4
 8008022:	bfb8      	it	lt
 8008024:	18e4      	addlt	r4, r4, r3
 8008026:	f000 f8d3 	bl	80081d0 <__malloc_lock>
 800802a:	4a20      	ldr	r2, [pc, #128]	; (80080ac <_free_r+0x9c>)
 800802c:	9801      	ldr	r0, [sp, #4]
 800802e:	6813      	ldr	r3, [r2, #0]
 8008030:	4615      	mov	r5, r2
 8008032:	b933      	cbnz	r3, 8008042 <_free_r+0x32>
 8008034:	6063      	str	r3, [r4, #4]
 8008036:	6014      	str	r4, [r2, #0]
 8008038:	b003      	add	sp, #12
 800803a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800803e:	f000 b8cd 	b.w	80081dc <__malloc_unlock>
 8008042:	42a3      	cmp	r3, r4
 8008044:	d90b      	bls.n	800805e <_free_r+0x4e>
 8008046:	6821      	ldr	r1, [r4, #0]
 8008048:	1862      	adds	r2, r4, r1
 800804a:	4293      	cmp	r3, r2
 800804c:	bf04      	itt	eq
 800804e:	681a      	ldreq	r2, [r3, #0]
 8008050:	685b      	ldreq	r3, [r3, #4]
 8008052:	6063      	str	r3, [r4, #4]
 8008054:	bf04      	itt	eq
 8008056:	1852      	addeq	r2, r2, r1
 8008058:	6022      	streq	r2, [r4, #0]
 800805a:	602c      	str	r4, [r5, #0]
 800805c:	e7ec      	b.n	8008038 <_free_r+0x28>
 800805e:	461a      	mov	r2, r3
 8008060:	685b      	ldr	r3, [r3, #4]
 8008062:	b10b      	cbz	r3, 8008068 <_free_r+0x58>
 8008064:	42a3      	cmp	r3, r4
 8008066:	d9fa      	bls.n	800805e <_free_r+0x4e>
 8008068:	6811      	ldr	r1, [r2, #0]
 800806a:	1855      	adds	r5, r2, r1
 800806c:	42a5      	cmp	r5, r4
 800806e:	d10b      	bne.n	8008088 <_free_r+0x78>
 8008070:	6824      	ldr	r4, [r4, #0]
 8008072:	4421      	add	r1, r4
 8008074:	1854      	adds	r4, r2, r1
 8008076:	42a3      	cmp	r3, r4
 8008078:	6011      	str	r1, [r2, #0]
 800807a:	d1dd      	bne.n	8008038 <_free_r+0x28>
 800807c:	681c      	ldr	r4, [r3, #0]
 800807e:	685b      	ldr	r3, [r3, #4]
 8008080:	6053      	str	r3, [r2, #4]
 8008082:	4421      	add	r1, r4
 8008084:	6011      	str	r1, [r2, #0]
 8008086:	e7d7      	b.n	8008038 <_free_r+0x28>
 8008088:	d902      	bls.n	8008090 <_free_r+0x80>
 800808a:	230c      	movs	r3, #12
 800808c:	6003      	str	r3, [r0, #0]
 800808e:	e7d3      	b.n	8008038 <_free_r+0x28>
 8008090:	6825      	ldr	r5, [r4, #0]
 8008092:	1961      	adds	r1, r4, r5
 8008094:	428b      	cmp	r3, r1
 8008096:	bf04      	itt	eq
 8008098:	6819      	ldreq	r1, [r3, #0]
 800809a:	685b      	ldreq	r3, [r3, #4]
 800809c:	6063      	str	r3, [r4, #4]
 800809e:	bf04      	itt	eq
 80080a0:	1949      	addeq	r1, r1, r5
 80080a2:	6021      	streq	r1, [r4, #0]
 80080a4:	6054      	str	r4, [r2, #4]
 80080a6:	e7c7      	b.n	8008038 <_free_r+0x28>
 80080a8:	b003      	add	sp, #12
 80080aa:	bd30      	pop	{r4, r5, pc}
 80080ac:	200082dc 	.word	0x200082dc

080080b0 <_malloc_r>:
 80080b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080b2:	1ccd      	adds	r5, r1, #3
 80080b4:	f025 0503 	bic.w	r5, r5, #3
 80080b8:	3508      	adds	r5, #8
 80080ba:	2d0c      	cmp	r5, #12
 80080bc:	bf38      	it	cc
 80080be:	250c      	movcc	r5, #12
 80080c0:	2d00      	cmp	r5, #0
 80080c2:	4606      	mov	r6, r0
 80080c4:	db01      	blt.n	80080ca <_malloc_r+0x1a>
 80080c6:	42a9      	cmp	r1, r5
 80080c8:	d903      	bls.n	80080d2 <_malloc_r+0x22>
 80080ca:	230c      	movs	r3, #12
 80080cc:	6033      	str	r3, [r6, #0]
 80080ce:	2000      	movs	r0, #0
 80080d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080d2:	f000 f87d 	bl	80081d0 <__malloc_lock>
 80080d6:	4921      	ldr	r1, [pc, #132]	; (800815c <_malloc_r+0xac>)
 80080d8:	680a      	ldr	r2, [r1, #0]
 80080da:	4614      	mov	r4, r2
 80080dc:	b99c      	cbnz	r4, 8008106 <_malloc_r+0x56>
 80080de:	4f20      	ldr	r7, [pc, #128]	; (8008160 <_malloc_r+0xb0>)
 80080e0:	683b      	ldr	r3, [r7, #0]
 80080e2:	b923      	cbnz	r3, 80080ee <_malloc_r+0x3e>
 80080e4:	4621      	mov	r1, r4
 80080e6:	4630      	mov	r0, r6
 80080e8:	f000 f862 	bl	80081b0 <_sbrk_r>
 80080ec:	6038      	str	r0, [r7, #0]
 80080ee:	4629      	mov	r1, r5
 80080f0:	4630      	mov	r0, r6
 80080f2:	f000 f85d 	bl	80081b0 <_sbrk_r>
 80080f6:	1c43      	adds	r3, r0, #1
 80080f8:	d123      	bne.n	8008142 <_malloc_r+0x92>
 80080fa:	230c      	movs	r3, #12
 80080fc:	6033      	str	r3, [r6, #0]
 80080fe:	4630      	mov	r0, r6
 8008100:	f000 f86c 	bl	80081dc <__malloc_unlock>
 8008104:	e7e3      	b.n	80080ce <_malloc_r+0x1e>
 8008106:	6823      	ldr	r3, [r4, #0]
 8008108:	1b5b      	subs	r3, r3, r5
 800810a:	d417      	bmi.n	800813c <_malloc_r+0x8c>
 800810c:	2b0b      	cmp	r3, #11
 800810e:	d903      	bls.n	8008118 <_malloc_r+0x68>
 8008110:	6023      	str	r3, [r4, #0]
 8008112:	441c      	add	r4, r3
 8008114:	6025      	str	r5, [r4, #0]
 8008116:	e004      	b.n	8008122 <_malloc_r+0x72>
 8008118:	6863      	ldr	r3, [r4, #4]
 800811a:	42a2      	cmp	r2, r4
 800811c:	bf0c      	ite	eq
 800811e:	600b      	streq	r3, [r1, #0]
 8008120:	6053      	strne	r3, [r2, #4]
 8008122:	4630      	mov	r0, r6
 8008124:	f000 f85a 	bl	80081dc <__malloc_unlock>
 8008128:	f104 000b 	add.w	r0, r4, #11
 800812c:	1d23      	adds	r3, r4, #4
 800812e:	f020 0007 	bic.w	r0, r0, #7
 8008132:	1ac2      	subs	r2, r0, r3
 8008134:	d0cc      	beq.n	80080d0 <_malloc_r+0x20>
 8008136:	1a1b      	subs	r3, r3, r0
 8008138:	50a3      	str	r3, [r4, r2]
 800813a:	e7c9      	b.n	80080d0 <_malloc_r+0x20>
 800813c:	4622      	mov	r2, r4
 800813e:	6864      	ldr	r4, [r4, #4]
 8008140:	e7cc      	b.n	80080dc <_malloc_r+0x2c>
 8008142:	1cc4      	adds	r4, r0, #3
 8008144:	f024 0403 	bic.w	r4, r4, #3
 8008148:	42a0      	cmp	r0, r4
 800814a:	d0e3      	beq.n	8008114 <_malloc_r+0x64>
 800814c:	1a21      	subs	r1, r4, r0
 800814e:	4630      	mov	r0, r6
 8008150:	f000 f82e 	bl	80081b0 <_sbrk_r>
 8008154:	3001      	adds	r0, #1
 8008156:	d1dd      	bne.n	8008114 <_malloc_r+0x64>
 8008158:	e7cf      	b.n	80080fa <_malloc_r+0x4a>
 800815a:	bf00      	nop
 800815c:	200082dc 	.word	0x200082dc
 8008160:	200082e0 	.word	0x200082e0

08008164 <_realloc_r>:
 8008164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008166:	4607      	mov	r7, r0
 8008168:	4614      	mov	r4, r2
 800816a:	460e      	mov	r6, r1
 800816c:	b921      	cbnz	r1, 8008178 <_realloc_r+0x14>
 800816e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008172:	4611      	mov	r1, r2
 8008174:	f7ff bf9c 	b.w	80080b0 <_malloc_r>
 8008178:	b922      	cbnz	r2, 8008184 <_realloc_r+0x20>
 800817a:	f7ff ff49 	bl	8008010 <_free_r>
 800817e:	4625      	mov	r5, r4
 8008180:	4628      	mov	r0, r5
 8008182:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008184:	f000 f830 	bl	80081e8 <_malloc_usable_size_r>
 8008188:	42a0      	cmp	r0, r4
 800818a:	d20f      	bcs.n	80081ac <_realloc_r+0x48>
 800818c:	4621      	mov	r1, r4
 800818e:	4638      	mov	r0, r7
 8008190:	f7ff ff8e 	bl	80080b0 <_malloc_r>
 8008194:	4605      	mov	r5, r0
 8008196:	2800      	cmp	r0, #0
 8008198:	d0f2      	beq.n	8008180 <_realloc_r+0x1c>
 800819a:	4631      	mov	r1, r6
 800819c:	4622      	mov	r2, r4
 800819e:	f7ff fbf7 	bl	8007990 <memcpy>
 80081a2:	4631      	mov	r1, r6
 80081a4:	4638      	mov	r0, r7
 80081a6:	f7ff ff33 	bl	8008010 <_free_r>
 80081aa:	e7e9      	b.n	8008180 <_realloc_r+0x1c>
 80081ac:	4635      	mov	r5, r6
 80081ae:	e7e7      	b.n	8008180 <_realloc_r+0x1c>

080081b0 <_sbrk_r>:
 80081b0:	b538      	push	{r3, r4, r5, lr}
 80081b2:	4d06      	ldr	r5, [pc, #24]	; (80081cc <_sbrk_r+0x1c>)
 80081b4:	2300      	movs	r3, #0
 80081b6:	4604      	mov	r4, r0
 80081b8:	4608      	mov	r0, r1
 80081ba:	602b      	str	r3, [r5, #0]
 80081bc:	f7f8 ffbe 	bl	800113c <_sbrk>
 80081c0:	1c43      	adds	r3, r0, #1
 80081c2:	d102      	bne.n	80081ca <_sbrk_r+0x1a>
 80081c4:	682b      	ldr	r3, [r5, #0]
 80081c6:	b103      	cbz	r3, 80081ca <_sbrk_r+0x1a>
 80081c8:	6023      	str	r3, [r4, #0]
 80081ca:	bd38      	pop	{r3, r4, r5, pc}
 80081cc:	200085f4 	.word	0x200085f4

080081d0 <__malloc_lock>:
 80081d0:	4801      	ldr	r0, [pc, #4]	; (80081d8 <__malloc_lock+0x8>)
 80081d2:	f000 b811 	b.w	80081f8 <__retarget_lock_acquire_recursive>
 80081d6:	bf00      	nop
 80081d8:	200085fc 	.word	0x200085fc

080081dc <__malloc_unlock>:
 80081dc:	4801      	ldr	r0, [pc, #4]	; (80081e4 <__malloc_unlock+0x8>)
 80081de:	f000 b80c 	b.w	80081fa <__retarget_lock_release_recursive>
 80081e2:	bf00      	nop
 80081e4:	200085fc 	.word	0x200085fc

080081e8 <_malloc_usable_size_r>:
 80081e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081ec:	1f18      	subs	r0, r3, #4
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	bfbc      	itt	lt
 80081f2:	580b      	ldrlt	r3, [r1, r0]
 80081f4:	18c0      	addlt	r0, r0, r3
 80081f6:	4770      	bx	lr

080081f8 <__retarget_lock_acquire_recursive>:
 80081f8:	4770      	bx	lr

080081fa <__retarget_lock_release_recursive>:
 80081fa:	4770      	bx	lr

080081fc <_init>:
 80081fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081fe:	bf00      	nop
 8008200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008202:	bc08      	pop	{r3}
 8008204:	469e      	mov	lr, r3
 8008206:	4770      	bx	lr

08008208 <_fini>:
 8008208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800820a:	bf00      	nop
 800820c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800820e:	bc08      	pop	{r3}
 8008210:	469e      	mov	lr, r3
 8008212:	4770      	bx	lr
