#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010289a0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v00000000010827f0_0 .net "Q", 2 0, L_0000000001082cf0;  1 drivers
v0000000001082c50_0 .var "clk", 0 0;
L_0000000001082cf0 .concat8 [ 1 1 1 0], v00000000010277d0_0, v000000000112df50_0, v0000000001032e90_0;
S_00000000011273e0 .scope module, "testb" "counter" 2 5, 2 18 0, S_00000000010289a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "A";
    .port_info 1 /OUTPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
    .port_info 3 /INPUT 1 "clk";
v0000000001082a70_0 .net "A", 0 0, v0000000001032e90_0;  1 drivers
v0000000001082ed0_0 .net "B", 0 0, v000000000112df50_0;  1 drivers
v00000000010821b0_0 .net "C", 0 0, v00000000010277d0_0;  1 drivers
v0000000001082b10_0 .var "Ta", 0 0;
v00000000010824d0_0 .var "Tb", 0 0;
v0000000001082930_0 .var "Tc", 0 0;
v0000000001082250_0 .net "clk", 0 0, v0000000001082c50_0;  1 drivers
E_0000000001028120 .event edge, v0000000001027280_0;
S_0000000001127570 .scope module, "Q0" "T_FF" 2 25, 2 34 0, S_00000000011273e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "Tin";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "startVal";
L_00000000010cb0b0 .functor XOR 1, v00000000010277d0_0, v0000000001082930_0, C4<0>, C4<0>;
v00000000010277d0_0 .var "Q", 0 0;
v0000000001127700_0 .net "T", 0 0, L_00000000010cb0b0;  1 drivers
v000000000112d810_0 .net "Tin", 0 0, v0000000001082930_0;  1 drivers
v0000000001027280_0 .net "clk", 0 0, v0000000001082c50_0;  alias, 1 drivers
L_00000000010830c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000001027320_0 .net "startVal", 0 0, L_00000000010830c8;  1 drivers
E_00000000010284a0 .event posedge, v0000000001027280_0;
S_000000000112ddc0 .scope module, "Q1" "T_FF" 2 24, 2 34 0, S_00000000011273e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "Tin";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "startVal";
L_00000000010cb040 .functor XOR 1, v000000000112df50_0, v00000000010824d0_0, C4<0>, C4<0>;
v000000000112df50_0 .var "Q", 0 0;
v000000000112dff0_0 .net "T", 0 0, L_00000000010cb040;  1 drivers
v000000000112e090_0 .net "Tin", 0 0, v00000000010824d0_0;  1 drivers
v000000000112e130_0 .net "clk", 0 0, v0000000001082c50_0;  alias, 1 drivers
L_0000000001083080 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001032c60_0 .net "startVal", 0 0, L_0000000001083080;  1 drivers
S_0000000001032d00 .scope module, "Q2" "T_FF" 2 23, 2 34 0, S_00000000011273e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "Tin";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "startVal";
L_000000000112d8b0 .functor XOR 1, v0000000001032e90_0, v0000000001082b10_0, C4<0>, C4<0>;
v0000000001032e90_0 .var "Q", 0 0;
v0000000001032f30_0 .net "T", 0 0, L_000000000112d8b0;  1 drivers
v0000000001032fd0_0 .net "Tin", 0 0, v0000000001082b10_0;  1 drivers
v0000000001033070_0 .net "clk", 0 0, v0000000001082c50_0;  alias, 1 drivers
L_0000000001083038 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000001082570_0 .net "startVal", 0 0, L_0000000001083038;  1 drivers
    .scope S_0000000001032d00;
T_0 ;
    %load/vec4 v0000000001082570_0;
    %store/vec4 v0000000001032e90_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000000001032d00;
T_1 ;
    %wait E_00000000010284a0;
    %load/vec4 v0000000001032f30_0;
    %store/vec4 v0000000001032e90_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000112ddc0;
T_2 ;
    %load/vec4 v0000000001032c60_0;
    %store/vec4 v000000000112df50_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000000000112ddc0;
T_3 ;
    %wait E_00000000010284a0;
    %load/vec4 v000000000112dff0_0;
    %store/vec4 v000000000112df50_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001127570;
T_4 ;
    %load/vec4 v0000000001027320_0;
    %store/vec4 v00000000010277d0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000000001127570;
T_5 ;
    %wait E_00000000010284a0;
    %load/vec4 v0000000001127700_0;
    %store/vec4 v00000000010277d0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000011273e0;
T_6 ;
    %wait E_0000000001028120;
    %load/vec4 v0000000001082ed0_0;
    %inv;
    %load/vec4 v00000000010821b0_0;
    %and;
    %load/vec4 v0000000001082a70_0;
    %load/vec4 v00000000010821b0_0;
    %and;
    %or;
    %load/vec4 v0000000001082a70_0;
    %inv;
    %load/vec4 v0000000001082ed0_0;
    %and;
    %load/vec4 v00000000010821b0_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0000000001082b10_0, 0, 1;
    %load/vec4 v0000000001082a70_0;
    %load/vec4 v0000000001082ed0_0;
    %inv;
    %or;
    %load/vec4 v00000000010821b0_0;
    %or;
    %store/vec4 v00000000010824d0_0, 0, 1;
    %load/vec4 v0000000001082a70_0;
    %load/vec4 v0000000001082ed0_0;
    %inv;
    %or;
    %load/vec4 v00000000010821b0_0;
    %inv;
    %or;
    %store/vec4 v0000000001082930_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000010289a0;
T_7 ;
    %delay 2, 0;
    %load/vec4 v0000000001082c50_0;
    %inv;
    %store/vec4 v0000000001082c50_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000010289a0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001082c50_0, 0, 1;
    %vpi_call 2 11 "$display", "\012Counter with Sequence: 5-2-7-0-3-1-6-5\012" {0 0 0};
    %vpi_call 2 12 "$display", "\011\011ABC (Value)" {0 0 0};
    %vpi_call 2 13 "$monitor", "\011\011%b    %d", v00000000010827f0_0, v00000000010827f0_0 {0 0 0};
    %delay 40, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Exer6_2.vl";
