add_input_file -format SystemVerilog2012 testcases/test1.sv -work out
remove_design -designs
exit -force
