$date
	Sun Oct 23 01:07:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#819528
b1111 !
1"
#819530
b1111 &
b1111 %
1$
#819531
0"
#819534
b101110 &
b101110 %
#819538
b10111 &
b10111 %
#819542
b1000110 &
b1000110 %
#819546
b100011 &
b100011 %
#819550
b1101010 &
b1101010 %
#819554
b110101 &
b110101 %
#819558
b10100000 &
b10100000 %
#819562
b1010000 &
b1010000 %
#819566
b101000 &
b101000 %
#819570
b10100 &
b10100 %
#819574
b1010 &
b1010 %
#819578
b101 &
b101 %
#819582
b10000 &
b10000 %
#819586
b1000 &
b1000 %
#819590
b100 &
b100 %
#819594
b10 &
b10 %
#819598
b1 &
1#
b1 %
#819602
b0 &
b0 %
0#
0$
#1815458
b10000 &
b10000 %
1$
b10000 !
1"
#1815459
0"
#1815462
b1000 &
b1000 %
#1815466
b100 &
b100 %
#1815470
b10 &
b10 %
#1815474
b1 &
b1 %
1#
#1815478
b0 &
0#
b0 %
0$
#2754193
b110 !
1"
#2754194
b110 &
b110 %
1$
#2754195
0"
#2754198
b11 &
b11 %
#2754202
b1010 &
b1010 %
#2754206
b101 &
b101 %
#2754210
b10000 &
b10000 %
#2754214
b1000 &
b1000 %
#2754218
b100 &
b100 %
#2754222
b10 &
b10 %
#2754226
b1 &
b1 %
1#
#2754230
b0 &
0#
b0 %
0$
#4500012
