CONTEXT,CPU_CYCLES,L1D_CACHE_REFILL_OUTER,L1D_CACHE_REFILL,L1D_CACHE_REFILL_RD,L1D_CACHE_RD,L1D_CACHE_REFILL_WR,L1D_CACHE_WR
SECTION_1,0,285,3444,0,0,0,0
SECTION_2,0,105,2637,0,0,0,0
