<profile>

<ReportVersion>
<Version>2018.3.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xczu3eg-sbva484-1-i</Part>
<TopModelName>Conv</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>9.561</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>217</Best-caseLatency>
<Average-caseLatency>217</Average-caseLatency>
<Worst-caseLatency>217</Worst-caseLatency>
<Interval-min>218</Interval-min>
<Interval-max>218</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<L1_Image_Matrix_L2_Image_Matrix>
<TripCount>9</TripCount>
<Latency>9</Latency>
<IterationLatency>1</IterationLatency>
</L1_Image_Matrix_L2_Image_Matrix>
<L1_Kernal_Matrix>
<TripCount>3</TripCount>
<Latency>15</Latency>
<IterationLatency>5</IterationLatency>
<L2_Kernal_Matrix>
<TripCount>3</TripCount>
<Latency>3</Latency>
<IterationLatency>1</IterationLatency>
</L2_Kernal_Matrix>
</L1_Kernal_Matrix>
<memset_padded_image>
<TripCount>5</TripCount>
<Latency>29</Latency>
<IterationLatency>6</IterationLatency>
<memset_padded_image>
<TripCount>5</TripCount>
<Latency>4</Latency>
<IterationLatency>1</IterationLatency>
</memset_padded_image>
</memset_padded_image>
<Loop4>
<TripCount>3</TripCount>
<Latency>24</Latency>
<IterationLatency>8</IterationLatency>
<Loop4.1>
<TripCount>3</TripCount>
<Latency>6</Latency>
<IterationLatency>2</IterationLatency>
</Loop4.1>
</Loop4>
<C1_C2>
<TripCount>9</TripCount>
<Latency>95</Latency>
<PipelineII>5</PipelineII>
<PipelineDepth>56</PipelineDepth>
</C1_C2>
<output_loop_1>
<TripCount>3</TripCount>
<Latency>33</Latency>
<IterationLatency>11</IterationLatency>
<output_loop_2>
<TripCount>3</TripCount>
<Latency>9</Latency>
<IterationLatency>3</IterationLatency>
</output_loop_2>
</output_loop_1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>18</BRAM_18K>
<DSP48E>28</DSP48E>
<FF>4752</FF>
<LUT>3606</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>432</BRAM_18K>
<DSP48E>360</DSP48E>
<FF>141120</FF>
<LUT>70560</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>Conv</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>Conv</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>data_in_TDATA</name>
<Object>data_in_V_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
<CType>double</CType>
</RtlPorts>
<RtlPorts>
<name>data_in_TVALID</name>
<Object>data_in_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>data_in_TREADY</name>
<Object>data_in_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>data_in_TLAST</name>
<Object>data_in_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>data_out_TDATA</name>
<Object>data_out_V_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
<CType>double</CType>
</RtlPorts>
<RtlPorts>
<name>data_out_TREADY</name>
<Object>data_out_V_data</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>double</CType>
</RtlPorts>
<RtlPorts>
<name>data_out_TVALID</name>
<Object>data_out_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>data_out_TLAST</name>
<Object>data_out_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
