// Seed: 419840912
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input id_4,
    input id_5,
    output id_6,
    output id_7,
    output id_8
);
  logic id_9;
endmodule
module module_1 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    output logic id_5,
    input id_6,
    input logic id_7
);
  logic id_9;
  assign id_5 = id_6[1 : 1];
  assign id_3 = 1;
  assign id_8[1] = 1;
  type_15(
      1'h0, !id_2
  );
endmodule
