{
  "module_name": "pinctrl-spear3xx.c",
  "hash_id": "ae58ac9486e1af19b41cc2f4d5bc9fa7de0ad08c658d4170bc9370f8eac98e78",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/spear/pinctrl-spear3xx.c",
  "human_readable_source": " \n\n#include <linux/pinctrl/pinctrl.h>\n\n#include \"pinctrl-spear3xx.h\"\n\n \nstatic const struct pinctrl_pin_desc spear3xx_pins[] = {\n\tSPEAR_PIN_0_TO_101,\n};\n\n \nstatic const unsigned firda_pins[] = { 0, 1 };\nstatic struct spear_muxreg firda_muxreg[] = {\n\t{\n\t\t.reg = -1,\n\t\t.mask = PMX_FIRDA_MASK,\n\t\t.val = PMX_FIRDA_MASK,\n\t},\n};\n\nstatic struct spear_modemux firda_modemux[] = {\n\t{\n\t\t.modes = ~0,\n\t\t.muxregs = firda_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(firda_muxreg),\n\t},\n};\n\nstruct spear_pingroup spear3xx_firda_pingroup = {\n\t.name = \"firda_grp\",\n\t.pins = firda_pins,\n\t.npins = ARRAY_SIZE(firda_pins),\n\t.modemuxs = firda_modemux,\n\t.nmodemuxs = ARRAY_SIZE(firda_modemux),\n};\n\nstatic const char *const firda_grps[] = { \"firda_grp\" };\nstruct spear_function spear3xx_firda_function = {\n\t.name = \"firda\",\n\t.groups = firda_grps,\n\t.ngroups = ARRAY_SIZE(firda_grps),\n};\n\n \nstatic const unsigned i2c_pins[] = { 4, 5 };\nstatic struct spear_muxreg i2c_muxreg[] = {\n\t{\n\t\t.reg = -1,\n\t\t.mask = PMX_I2C_MASK,\n\t\t.val = PMX_I2C_MASK,\n\t},\n};\n\nstatic struct spear_modemux i2c_modemux[] = {\n\t{\n\t\t.modes = ~0,\n\t\t.muxregs = i2c_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(i2c_muxreg),\n\t},\n};\n\nstruct spear_pingroup spear3xx_i2c_pingroup = {\n\t.name = \"i2c0_grp\",\n\t.pins = i2c_pins,\n\t.npins = ARRAY_SIZE(i2c_pins),\n\t.modemuxs = i2c_modemux,\n\t.nmodemuxs = ARRAY_SIZE(i2c_modemux),\n};\n\nstatic const char *const i2c_grps[] = { \"i2c0_grp\" };\nstruct spear_function spear3xx_i2c_function = {\n\t.name = \"i2c0\",\n\t.groups = i2c_grps,\n\t.ngroups = ARRAY_SIZE(i2c_grps),\n};\n\n \nstatic const unsigned ssp_cs_pins[] = { 34, 35, 36 };\nstatic struct spear_muxreg ssp_cs_muxreg[] = {\n\t{\n\t\t.reg = -1,\n\t\t.mask = PMX_SSP_CS_MASK,\n\t\t.val = PMX_SSP_CS_MASK,\n\t},\n};\n\nstatic struct spear_modemux ssp_cs_modemux[] = {\n\t{\n\t\t.modes = ~0,\n\t\t.muxregs = ssp_cs_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp_cs_muxreg),\n\t},\n};\n\nstruct spear_pingroup spear3xx_ssp_cs_pingroup = {\n\t.name = \"ssp_cs_grp\",\n\t.pins = ssp_cs_pins,\n\t.npins = ARRAY_SIZE(ssp_cs_pins),\n\t.modemuxs = ssp_cs_modemux,\n\t.nmodemuxs = ARRAY_SIZE(ssp_cs_modemux),\n};\n\nstatic const char *const ssp_cs_grps[] = { \"ssp_cs_grp\" };\nstruct spear_function spear3xx_ssp_cs_function = {\n\t.name = \"ssp_cs\",\n\t.groups = ssp_cs_grps,\n\t.ngroups = ARRAY_SIZE(ssp_cs_grps),\n};\n\n \nstatic const unsigned ssp_pins[] = { 6, 7, 8, 9 };\nstatic struct spear_muxreg ssp_muxreg[] = {\n\t{\n\t\t.reg = -1,\n\t\t.mask = PMX_SSP_MASK,\n\t\t.val = PMX_SSP_MASK,\n\t},\n};\n\nstatic struct spear_modemux ssp_modemux[] = {\n\t{\n\t\t.modes = ~0,\n\t\t.muxregs = ssp_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(ssp_muxreg),\n\t},\n};\n\nstruct spear_pingroup spear3xx_ssp_pingroup = {\n\t.name = \"ssp0_grp\",\n\t.pins = ssp_pins,\n\t.npins = ARRAY_SIZE(ssp_pins),\n\t.modemuxs = ssp_modemux,\n\t.nmodemuxs = ARRAY_SIZE(ssp_modemux),\n};\n\nstatic const char *const ssp_grps[] = { \"ssp0_grp\" };\nstruct spear_function spear3xx_ssp_function = {\n\t.name = \"ssp0\",\n\t.groups = ssp_grps,\n\t.ngroups = ARRAY_SIZE(ssp_grps),\n};\n\n \nstatic const unsigned mii_pins[] = { 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20,\n\t21, 22, 23, 24, 25, 26, 27 };\nstatic struct spear_muxreg mii_muxreg[] = {\n\t{\n\t\t.reg = -1,\n\t\t.mask = PMX_MII_MASK,\n\t\t.val = PMX_MII_MASK,\n\t},\n};\n\nstatic struct spear_modemux mii_modemux[] = {\n\t{\n\t\t.modes = ~0,\n\t\t.muxregs = mii_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(mii_muxreg),\n\t},\n};\n\nstruct spear_pingroup spear3xx_mii_pingroup = {\n\t.name = \"mii0_grp\",\n\t.pins = mii_pins,\n\t.npins = ARRAY_SIZE(mii_pins),\n\t.modemuxs = mii_modemux,\n\t.nmodemuxs = ARRAY_SIZE(mii_modemux),\n};\n\nstatic const char *const mii_grps[] = { \"mii0_grp\" };\nstruct spear_function spear3xx_mii_function = {\n\t.name = \"mii0\",\n\t.groups = mii_grps,\n\t.ngroups = ARRAY_SIZE(mii_grps),\n};\n\n \nstatic const unsigned gpio0_pin0_pins[] = { 28 };\nstatic struct spear_muxreg gpio0_pin0_muxreg[] = {\n\t{\n\t\t.reg = -1,\n\t\t.mask = PMX_GPIO_PIN0_MASK,\n\t\t.val = PMX_GPIO_PIN0_MASK,\n\t},\n};\n\nstatic struct spear_modemux gpio0_pin0_modemux[] = {\n\t{\n\t\t.modes = ~0,\n\t\t.muxregs = gpio0_pin0_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(gpio0_pin0_muxreg),\n\t},\n};\n\nstruct spear_pingroup spear3xx_gpio0_pin0_pingroup = {\n\t.name = \"gpio0_pin0_grp\",\n\t.pins = gpio0_pin0_pins,\n\t.npins = ARRAY_SIZE(gpio0_pin0_pins),\n\t.modemuxs = gpio0_pin0_modemux,\n\t.nmodemuxs = ARRAY_SIZE(gpio0_pin0_modemux),\n};\n\n \nstatic const unsigned gpio0_pin1_pins[] = { 29 };\nstatic struct spear_muxreg gpio0_pin1_muxreg[] = {\n\t{\n\t\t.reg = -1,\n\t\t.mask = PMX_GPIO_PIN1_MASK,\n\t\t.val = PMX_GPIO_PIN1_MASK,\n\t},\n};\n\nstatic struct spear_modemux gpio0_pin1_modemux[] = {\n\t{\n\t\t.modes = ~0,\n\t\t.muxregs = gpio0_pin1_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(gpio0_pin1_muxreg),\n\t},\n};\n\nstruct spear_pingroup spear3xx_gpio0_pin1_pingroup = {\n\t.name = \"gpio0_pin1_grp\",\n\t.pins = gpio0_pin1_pins,\n\t.npins = ARRAY_SIZE(gpio0_pin1_pins),\n\t.modemuxs = gpio0_pin1_modemux,\n\t.nmodemuxs = ARRAY_SIZE(gpio0_pin1_modemux),\n};\n\n \nstatic const unsigned gpio0_pin2_pins[] = { 30 };\nstatic struct spear_muxreg gpio0_pin2_muxreg[] = {\n\t{\n\t\t.reg = -1,\n\t\t.mask = PMX_GPIO_PIN2_MASK,\n\t\t.val = PMX_GPIO_PIN2_MASK,\n\t},\n};\n\nstatic struct spear_modemux gpio0_pin2_modemux[] = {\n\t{\n\t\t.modes = ~0,\n\t\t.muxregs = gpio0_pin2_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(gpio0_pin2_muxreg),\n\t},\n};\n\nstruct spear_pingroup spear3xx_gpio0_pin2_pingroup = {\n\t.name = \"gpio0_pin2_grp\",\n\t.pins = gpio0_pin2_pins,\n\t.npins = ARRAY_SIZE(gpio0_pin2_pins),\n\t.modemuxs = gpio0_pin2_modemux,\n\t.nmodemuxs = ARRAY_SIZE(gpio0_pin2_modemux),\n};\n\n \nstatic const unsigned gpio0_pin3_pins[] = { 31 };\nstatic struct spear_muxreg gpio0_pin3_muxreg[] = {\n\t{\n\t\t.reg = -1,\n\t\t.mask = PMX_GPIO_PIN3_MASK,\n\t\t.val = PMX_GPIO_PIN3_MASK,\n\t},\n};\n\nstatic struct spear_modemux gpio0_pin3_modemux[] = {\n\t{\n\t\t.modes = ~0,\n\t\t.muxregs = gpio0_pin3_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(gpio0_pin3_muxreg),\n\t},\n};\n\nstruct spear_pingroup spear3xx_gpio0_pin3_pingroup = {\n\t.name = \"gpio0_pin3_grp\",\n\t.pins = gpio0_pin3_pins,\n\t.npins = ARRAY_SIZE(gpio0_pin3_pins),\n\t.modemuxs = gpio0_pin3_modemux,\n\t.nmodemuxs = ARRAY_SIZE(gpio0_pin3_modemux),\n};\n\n \nstatic const unsigned gpio0_pin4_pins[] = { 32 };\nstatic struct spear_muxreg gpio0_pin4_muxreg[] = {\n\t{\n\t\t.reg = -1,\n\t\t.mask = PMX_GPIO_PIN4_MASK,\n\t\t.val = PMX_GPIO_PIN4_MASK,\n\t},\n};\n\nstatic struct spear_modemux gpio0_pin4_modemux[] = {\n\t{\n\t\t.modes = ~0,\n\t\t.muxregs = gpio0_pin4_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(gpio0_pin4_muxreg),\n\t},\n};\n\nstruct spear_pingroup spear3xx_gpio0_pin4_pingroup = {\n\t.name = \"gpio0_pin4_grp\",\n\t.pins = gpio0_pin4_pins,\n\t.npins = ARRAY_SIZE(gpio0_pin4_pins),\n\t.modemuxs = gpio0_pin4_modemux,\n\t.nmodemuxs = ARRAY_SIZE(gpio0_pin4_modemux),\n};\n\n \nstatic const unsigned gpio0_pin5_pins[] = { 33 };\nstatic struct spear_muxreg gpio0_pin5_muxreg[] = {\n\t{\n\t\t.reg = -1,\n\t\t.mask = PMX_GPIO_PIN5_MASK,\n\t\t.val = PMX_GPIO_PIN5_MASK,\n\t},\n};\n\nstatic struct spear_modemux gpio0_pin5_modemux[] = {\n\t{\n\t\t.modes = ~0,\n\t\t.muxregs = gpio0_pin5_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(gpio0_pin5_muxreg),\n\t},\n};\n\nstruct spear_pingroup spear3xx_gpio0_pin5_pingroup = {\n\t.name = \"gpio0_pin5_grp\",\n\t.pins = gpio0_pin5_pins,\n\t.npins = ARRAY_SIZE(gpio0_pin5_pins),\n\t.modemuxs = gpio0_pin5_modemux,\n\t.nmodemuxs = ARRAY_SIZE(gpio0_pin5_modemux),\n};\n\nstatic const char *const gpio0_grps[] = { \"gpio0_pin0_grp\", \"gpio0_pin1_grp\",\n\t\"gpio0_pin2_grp\", \"gpio0_pin3_grp\", \"gpio0_pin4_grp\", \"gpio0_pin5_grp\",\n};\nstruct spear_function spear3xx_gpio0_function = {\n\t.name = \"gpio0\",\n\t.groups = gpio0_grps,\n\t.ngroups = ARRAY_SIZE(gpio0_grps),\n};\n\n \nstatic const unsigned uart0_ext_pins[] = { 37, 38, 39, 40, 41, 42 };\nstatic struct spear_muxreg uart0_ext_muxreg[] = {\n\t{\n\t\t.reg = -1,\n\t\t.mask = PMX_UART0_MODEM_MASK,\n\t\t.val = PMX_UART0_MODEM_MASK,\n\t},\n};\n\nstatic struct spear_modemux uart0_ext_modemux[] = {\n\t{\n\t\t.modes = ~0,\n\t\t.muxregs = uart0_ext_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(uart0_ext_muxreg),\n\t},\n};\n\nstruct spear_pingroup spear3xx_uart0_ext_pingroup = {\n\t.name = \"uart0_ext_grp\",\n\t.pins = uart0_ext_pins,\n\t.npins = ARRAY_SIZE(uart0_ext_pins),\n\t.modemuxs = uart0_ext_modemux,\n\t.nmodemuxs = ARRAY_SIZE(uart0_ext_modemux),\n};\n\nstatic const char *const uart0_ext_grps[] = { \"uart0_ext_grp\" };\nstruct spear_function spear3xx_uart0_ext_function = {\n\t.name = \"uart0_ext\",\n\t.groups = uart0_ext_grps,\n\t.ngroups = ARRAY_SIZE(uart0_ext_grps),\n};\n\n \nstatic const unsigned uart0_pins[] = { 2, 3 };\nstatic struct spear_muxreg uart0_muxreg[] = {\n\t{\n\t\t.reg = -1,\n\t\t.mask = PMX_UART0_MASK,\n\t\t.val = PMX_UART0_MASK,\n\t},\n};\n\nstatic struct spear_modemux uart0_modemux[] = {\n\t{\n\t\t.modes = ~0,\n\t\t.muxregs = uart0_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(uart0_muxreg),\n\t},\n};\n\nstruct spear_pingroup spear3xx_uart0_pingroup = {\n\t.name = \"uart0_grp\",\n\t.pins = uart0_pins,\n\t.npins = ARRAY_SIZE(uart0_pins),\n\t.modemuxs = uart0_modemux,\n\t.nmodemuxs = ARRAY_SIZE(uart0_modemux),\n};\n\nstatic const char *const uart0_grps[] = { \"uart0_grp\" };\nstruct spear_function spear3xx_uart0_function = {\n\t.name = \"uart0\",\n\t.groups = uart0_grps,\n\t.ngroups = ARRAY_SIZE(uart0_grps),\n};\n\n \nstatic const unsigned timer_0_1_pins[] = { 43, 44, 47, 48 };\nstatic struct spear_muxreg timer_0_1_muxreg[] = {\n\t{\n\t\t.reg = -1,\n\t\t.mask = PMX_TIMER_0_1_MASK,\n\t\t.val = PMX_TIMER_0_1_MASK,\n\t},\n};\n\nstatic struct spear_modemux timer_0_1_modemux[] = {\n\t{\n\t\t.modes = ~0,\n\t\t.muxregs = timer_0_1_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(timer_0_1_muxreg),\n\t},\n};\n\nstruct spear_pingroup spear3xx_timer_0_1_pingroup = {\n\t.name = \"timer_0_1_grp\",\n\t.pins = timer_0_1_pins,\n\t.npins = ARRAY_SIZE(timer_0_1_pins),\n\t.modemuxs = timer_0_1_modemux,\n\t.nmodemuxs = ARRAY_SIZE(timer_0_1_modemux),\n};\n\nstatic const char *const timer_0_1_grps[] = { \"timer_0_1_grp\" };\nstruct spear_function spear3xx_timer_0_1_function = {\n\t.name = \"timer_0_1\",\n\t.groups = timer_0_1_grps,\n\t.ngroups = ARRAY_SIZE(timer_0_1_grps),\n};\n\n \nstatic const unsigned timer_2_3_pins[] = { 45, 46, 49, 50 };\nstatic struct spear_muxreg timer_2_3_muxreg[] = {\n\t{\n\t\t.reg = -1,\n\t\t.mask = PMX_TIMER_2_3_MASK,\n\t\t.val = PMX_TIMER_2_3_MASK,\n\t},\n};\n\nstatic struct spear_modemux timer_2_3_modemux[] = {\n\t{\n\t\t.modes = ~0,\n\t\t.muxregs = timer_2_3_muxreg,\n\t\t.nmuxregs = ARRAY_SIZE(timer_2_3_muxreg),\n\t},\n};\n\nstruct spear_pingroup spear3xx_timer_2_3_pingroup = {\n\t.name = \"timer_2_3_grp\",\n\t.pins = timer_2_3_pins,\n\t.npins = ARRAY_SIZE(timer_2_3_pins),\n\t.modemuxs = timer_2_3_modemux,\n\t.nmodemuxs = ARRAY_SIZE(timer_2_3_modemux),\n};\n\nstatic const char *const timer_2_3_grps[] = { \"timer_2_3_grp\" };\nstruct spear_function spear3xx_timer_2_3_function = {\n\t.name = \"timer_2_3\",\n\t.groups = timer_2_3_grps,\n\t.ngroups = ARRAY_SIZE(timer_2_3_grps),\n};\n\n \nDEFINE_MUXREG(firda_pins, 0, PMX_FIRDA_MASK, 0);\nDEFINE_MUXREG(i2c_pins, 0, PMX_I2C_MASK, 0);\nDEFINE_MUXREG(ssp_cs_pins, 0, PMX_SSP_CS_MASK, 0);\nDEFINE_MUXREG(ssp_pins, 0, PMX_SSP_MASK, 0);\nDEFINE_MUXREG(mii_pins, 0, PMX_MII_MASK, 0);\nDEFINE_MUXREG(gpio0_pin0_pins, 0, PMX_GPIO_PIN0_MASK, 0);\nDEFINE_MUXREG(gpio0_pin1_pins, 0, PMX_GPIO_PIN1_MASK, 0);\nDEFINE_MUXREG(gpio0_pin2_pins, 0, PMX_GPIO_PIN2_MASK, 0);\nDEFINE_MUXREG(gpio0_pin3_pins, 0, PMX_GPIO_PIN3_MASK, 0);\nDEFINE_MUXREG(gpio0_pin4_pins, 0, PMX_GPIO_PIN4_MASK, 0);\nDEFINE_MUXREG(gpio0_pin5_pins, 0, PMX_GPIO_PIN5_MASK, 0);\nDEFINE_MUXREG(uart0_ext_pins, 0, PMX_UART0_MODEM_MASK, 0);\nDEFINE_MUXREG(uart0_pins, 0, PMX_UART0_MASK, 0);\nDEFINE_MUXREG(timer_0_1_pins, 0, PMX_TIMER_0_1_MASK, 0);\nDEFINE_MUXREG(timer_2_3_pins, 0, PMX_TIMER_2_3_MASK, 0);\n\nstatic struct spear_gpio_pingroup spear3xx_gpio_pingroup[] = {\n\tGPIO_PINGROUP(firda_pins),\n\tGPIO_PINGROUP(i2c_pins),\n\tGPIO_PINGROUP(ssp_cs_pins),\n\tGPIO_PINGROUP(ssp_pins),\n\tGPIO_PINGROUP(mii_pins),\n\tGPIO_PINGROUP(gpio0_pin0_pins),\n\tGPIO_PINGROUP(gpio0_pin1_pins),\n\tGPIO_PINGROUP(gpio0_pin2_pins),\n\tGPIO_PINGROUP(gpio0_pin3_pins),\n\tGPIO_PINGROUP(gpio0_pin4_pins),\n\tGPIO_PINGROUP(gpio0_pin5_pins),\n\tGPIO_PINGROUP(uart0_ext_pins),\n\tGPIO_PINGROUP(uart0_pins),\n\tGPIO_PINGROUP(timer_0_1_pins),\n\tGPIO_PINGROUP(timer_2_3_pins),\n};\n\nstruct spear_pinctrl_machdata spear3xx_machdata = {\n\t.pins = spear3xx_pins,\n\t.npins = ARRAY_SIZE(spear3xx_pins),\n\t.gpio_pingroups = spear3xx_gpio_pingroup,\n\t.ngpio_pingroups = ARRAY_SIZE(spear3xx_gpio_pingroup),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}