{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650132006036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650132006036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 23:30:05 2022 " "Processing started: Sat Apr 16 23:30:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650132006036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132006036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_Microprocessor -c RISC_Microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_Microprocessor -c RISC_Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132006036 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650132006351 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650132006351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer1to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demultiplexer1to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Demultiplexer1to8-selection " "Found design unit 1: Demultiplexer1to8-selection" {  } { { "Demultiplexer1to8.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016751 ""} { "Info" "ISGN_ENTITY_NAME" "1 Demultiplexer1to8 " "Found entity 1: Demultiplexer1to8" {  } { { "Demultiplexer1to8.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register2bit-behaviour " "Found design unit 1: register2bit-behaviour" {  } { { "Register2bit.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Register2bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016753 ""} { "Info" "ISGN_ENTITY_NAME" "1 register2bit " "Found entity 1: register2bit" {  } { { "Register2bit.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Register2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_16-behavioural " "Found design unit 1: alu_16-behavioural" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016755 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_16 " "Found entity 1: alu_16" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroappender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zeroappender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZeroAppender-append " "Found design unit 1: ZeroAppender-append" {  } { { "ZeroAppender.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ZeroAppender.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016756 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZeroAppender " "Found entity 1: ZeroAppender" {  } { { "ZeroAppender.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ZeroAppender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextender9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_9bit-extend " "Found design unit 1: sign_extender_9bit-extend" {  } { { "SignExtender9.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/SignExtender9.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016758 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_9bit " "Found entity 1: sign_extender_9bit" {  } { { "SignExtender9.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/SignExtender9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextender6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_6bit-extend " "Found design unit 1: sign_extender_6bit-extend" {  } { { "SignExtender6.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/SignExtender6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016759 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_6bit " "Found entity 1: sign_extender_6bit" {  } { { "SignExtender6.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/SignExtender6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-behaviour " "Found design unit 1: register_bank-behaviour" {  } { { "RegisterBank.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/RegisterBank.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016761 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "RegisterBank.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/RegisterBank.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register2byte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register2byte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register2byte-behaviour " "Found design unit 1: register2byte-behaviour" {  } { { "Register2Byte.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Register2Byte.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016763 ""} { "Info" "ISGN_ENTITY_NAME" "1 register2byte " "Found entity 1: register2byte" {  } { { "Register2Byte.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Register2Byte.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016763 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Register1Byte.vhd " "Can't analyze file -- file Register1Byte.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1650132016765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behaviour " "Found design unit 1: RAM-behaviour" {  } { { "RAM.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/RAM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016766 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016768 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016769 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-behavioural " "Found design unit 1: Datapath-behavioural" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016770 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650132016770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016770 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650132016803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:add_instance " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/DUT.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650132016810 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CC_out Datapath.vhd(72) " "Verilog HDL or VHDL warning at Datapath.vhd(72): object \"CC_out\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650132016811 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_enable Datapath.vhd(91) " "Verilog HDL or VHDL warning at Datapath.vhd(91): object \"wr_enable\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650132016811 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_D_out Datapath.vhd(92) " "VHDL Signal Declaration warning at Datapath.vhd(92): used implicit default value for signal \"mem_D_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650132016811 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_A Datapath.vhd(92) " "Verilog HDL or VHDL warning at Datapath.vhd(92): object \"mem_A\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650132016811 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Datapath.vhd(115) " "VHDL Process Statement warning at Datapath.vhd(115): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650132016812 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Datapath.vhd(122) " "VHDL Process Statement warning at Datapath.vhd(122): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650132016812 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Datapath.vhd(123) " "VHDL Process Statement warning at Datapath.vhd(123): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650132016812 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_D_out Datapath.vhd(124) " "VHDL Process Statement warning at Datapath.vhd(124): signal \"mem_D_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650132016812 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Datapath.vhd(138) " "VHDL Process Statement warning at Datapath.vhd(138): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650132016812 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_C Datapath.vhd(140) " "VHDL Process Statement warning at Datapath.vhd(140): signal \"ALU_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650132016812 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3_out Datapath.vhd(154) " "VHDL Process Statement warning at Datapath.vhd(154): signal \"T3_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650132016812 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out Datapath.vhd(169) " "VHDL Process Statement warning at Datapath.vhd(169): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650132016812 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out Datapath.vhd(170) " "VHDL Process Statement warning at Datapath.vhd(170): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650132016813 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Datapath.vhd(171) " "VHDL Process Statement warning at Datapath.vhd(171): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650132016813 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Datapath.vhd(172) " "VHDL Process Statement warning at Datapath.vhd(172): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650132016813 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Datapath.vhd(186) " "VHDL Process Statement warning at Datapath.vhd(186): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650132016813 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out Datapath.vhd(187) " "VHDL Process Statement warning at Datapath.vhd(187): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650132016813 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flags Datapath.vhd(189) " "VHDL Process Statement warning at Datapath.vhd(189): signal \"flags\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650132016813 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_C Datapath.vhd(190) " "VHDL Process Statement warning at Datapath.vhd(190): signal \"ALU_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650132016813 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3_out Datapath.vhd(204) " "VHDL Process Statement warning at Datapath.vhd(204): signal \"T3_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650132016813 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out Datapath.vhd(205) " "VHDL Process Statement warning at Datapath.vhd(205): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650132016813 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A1 Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"RF_A1\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650132016815 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T1_in Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"T1_in\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650132016815 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_load Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"RF_load\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650132016815 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CC_load Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"CC_load\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650132016815 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T1_load Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"T1_load\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650132016815 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T2_load Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"T2_load\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650132016815 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T3_load Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"T3_load\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650132016815 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_load Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"IR_load\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650132016815 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_A Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"ALU_A\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650132016816 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_B Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"ALU_B\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650132016816 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T3_in Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"T3_in\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650132016816 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_D3 Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"RF_D3\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650132016816 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A3 Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"RF_A3\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650132016816 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A2 Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"RF_A2\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650132016816 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T2_in Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"T2_in\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650132016817 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_select Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"alu_select\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650132016817 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CC_in Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"CC_in\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650132016817 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IR_in Datapath.vhd(88) " "Using initial value X (don't care) for net \"IR_in\" at Datapath.vhd(88)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 88 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016820 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_in\[1\] Datapath.vhd(113) " "Inferred latch for \"CC_in\[1\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016821 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_in\[0\] Datapath.vhd(113) " "Inferred latch for \"CC_in\[0\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016821 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_select\[1\] Datapath.vhd(113) " "Inferred latch for \"alu_select\[1\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016821 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_select\[0\] Datapath.vhd(113) " "Inferred latch for \"alu_select\[0\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016821 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[15\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[15\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016821 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[14\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[14\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016821 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[13\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[13\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016821 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[12\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[12\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016821 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[11\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[11\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016821 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[10\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[10\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016822 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[9\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[9\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016822 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[8\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[8\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016822 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[7\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[7\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016822 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[6\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[6\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016822 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[5\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[5\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016822 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[4\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[4\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016822 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[3\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[3\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016822 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[2\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[2\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016822 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[1\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[1\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016822 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[0\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[0\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016823 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[2\] Datapath.vhd(113) " "Inferred latch for \"RF_A2\[2\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016823 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[1\] Datapath.vhd(113) " "Inferred latch for \"RF_A2\[1\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016823 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[0\] Datapath.vhd(113) " "Inferred latch for \"RF_A2\[0\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016823 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[2\] Datapath.vhd(113) " "Inferred latch for \"RF_A3\[2\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016823 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[1\] Datapath.vhd(113) " "Inferred latch for \"RF_A3\[1\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016823 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[0\] Datapath.vhd(113) " "Inferred latch for \"RF_A3\[0\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016823 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[15\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[15\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016823 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[14\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[14\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016823 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[13\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[13\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016823 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[12\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[12\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016823 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[11\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[11\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016823 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[10\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[10\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016823 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[9\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[9\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016823 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[8\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[8\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016823 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[7\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[7\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016824 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[6\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[6\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016824 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[5\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[5\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016824 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[4\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[4\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016824 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[3\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[3\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016824 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[2\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[2\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016824 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[1\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[1\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016824 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[0\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[0\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016824 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[15\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[15\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016824 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[14\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[14\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016824 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[13\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[13\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016824 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[12\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[12\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016825 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[11\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[11\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016825 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[10\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[10\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016825 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[9\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[9\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016825 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[8\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[8\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016825 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[7\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[7\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016825 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[6\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[6\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016825 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[5\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[5\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016826 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[4\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[4\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016826 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[3\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[3\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016826 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[2\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[2\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016826 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[1\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[1\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016826 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[0\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[0\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016826 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[15\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[15\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016826 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[14\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[14\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016826 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[13\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[13\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016826 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[12\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[12\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016826 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[11\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[11\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016826 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[10\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[10\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016827 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[9\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[9\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016827 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[8\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[8\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016827 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[7\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[7\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016827 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[6\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[6\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016827 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[5\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[5\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016827 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[4\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[4\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016827 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[3\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[3\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016827 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[2\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[2\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016827 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[1\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[1\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016827 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[0\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[0\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016827 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[15\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[15\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016828 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[14\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[14\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016828 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[13\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[13\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016828 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[12\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[12\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016828 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[11\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[11\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016828 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[10\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[10\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016828 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[9\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[9\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016828 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[8\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[8\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016828 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[7\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[7\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016829 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[6\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[6\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016829 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[5\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[5\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016829 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[4\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[4\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016829 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[3\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[3\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016829 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[2\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[2\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016829 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[1\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[1\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016830 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[0\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[0\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016830 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_load Datapath.vhd(113) " "Inferred latch for \"IR_load\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016830 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_load Datapath.vhd(113) " "Inferred latch for \"T3_load\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016830 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_load Datapath.vhd(113) " "Inferred latch for \"T2_load\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016830 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_load Datapath.vhd(113) " "Inferred latch for \"T1_load\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016830 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_load Datapath.vhd(113) " "Inferred latch for \"CC_load\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016831 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_load Datapath.vhd(113) " "Inferred latch for \"RF_load\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016831 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[15\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[15\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016831 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[14\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[14\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016831 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[13\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[13\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016831 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[12\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[12\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016831 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[11\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[11\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016832 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[10\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[10\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016832 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[9\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[9\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016832 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[8\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[8\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016832 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[7\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[7\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016833 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[6\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[6\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016833 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[5\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[5\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016833 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[4\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[4\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016833 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[3\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[3\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016833 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[2\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[2\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016834 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[1\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[1\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016834 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[0\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[0\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016834 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[2\] Datapath.vhd(113) " "Inferred latch for \"RF_A1\[2\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016834 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[1\] Datapath.vhd(113) " "Inferred latch for \"RF_A1\[1\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016834 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[0\] Datapath.vhd(113) " "Inferred latch for \"RF_A1\[0\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016834 "|DUT|Datapath:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_16 Datapath:add_instance\|alu_16:ALU " "Elaborating entity \"alu_16\" for hierarchy \"Datapath:add_instance\|alu_16:ALU\"" {  } { { "Datapath.vhd" "ALU" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650132016850 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C ALU.vhd(74) " "VHDL Process Statement warning at ALU.vhd(74): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650132016851 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "control_out ALU.vhd(74) " "VHDL Process Statement warning at ALU.vhd(74): inferring latch(es) for signal or variable \"control_out\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650132016852 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[1\] ALU.vhd(74) " "Inferred latch for \"control_out\[1\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016852 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[0\] ALU.vhd(74) " "Inferred latch for \"control_out\[0\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016852 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] ALU.vhd(74) " "Inferred latch for \"C\[15\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016852 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] ALU.vhd(74) " "Inferred latch for \"C\[14\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016852 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] ALU.vhd(74) " "Inferred latch for \"C\[13\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016852 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] ALU.vhd(74) " "Inferred latch for \"C\[12\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016852 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] ALU.vhd(74) " "Inferred latch for \"C\[11\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016852 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] ALU.vhd(74) " "Inferred latch for \"C\[10\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016852 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] ALU.vhd(74) " "Inferred latch for \"C\[9\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016852 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] ALU.vhd(74) " "Inferred latch for \"C\[8\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016852 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] ALU.vhd(74) " "Inferred latch for \"C\[7\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016852 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] ALU.vhd(74) " "Inferred latch for \"C\[6\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016852 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] ALU.vhd(74) " "Inferred latch for \"C\[5\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016852 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] ALU.vhd(74) " "Inferred latch for \"C\[4\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016852 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] ALU.vhd(74) " "Inferred latch for \"C\[3\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016852 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] ALU.vhd(74) " "Inferred latch for \"C\[2\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016852 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] ALU.vhd(74) " "Inferred latch for \"C\[1\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016852 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] ALU.vhd(74) " "Inferred latch for \"C\[0\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016852 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register2byte Datapath:add_instance\|register2byte:T1 " "Elaborating entity \"register2byte\" for hierarchy \"Datapath:add_instance\|register2byte:T1\"" {  } { { "Datapath.vhd" "T1" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650132016853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank Datapath:add_instance\|register_bank:RF " "Elaborating entity \"register_bank\" for hierarchy \"Datapath:add_instance\|register_bank:RF\"" {  } { { "Datapath.vhd" "RF" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650132016855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demultiplexer1to8 Datapath:add_instance\|register_bank:RF\|Demultiplexer1to8:demultiplexer " "Elaborating entity \"Demultiplexer1to8\" for hierarchy \"Datapath:add_instance\|register_bank:RF\|Demultiplexer1to8:demultiplexer\"" {  } { { "RegisterBank.vhd" "demultiplexer" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/RegisterBank.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650132016856 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selection_output Demultiplexer1to8.vhd(13) " "VHDL Process Statement warning at Demultiplexer1to8.vhd(13): inferring latch(es) for signal or variable \"selection_output\", which holds its previous value in one or more paths through the process" {  } { { "Demultiplexer1to8.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650132016857 "|DUT|Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selection_output\[7\] Demultiplexer1to8.vhd(13) " "Inferred latch for \"selection_output\[7\]\" at Demultiplexer1to8.vhd(13)" {  } { { "Demultiplexer1to8.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016857 "|DUT|Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selection_output\[6\] Demultiplexer1to8.vhd(13) " "Inferred latch for \"selection_output\[6\]\" at Demultiplexer1to8.vhd(13)" {  } { { "Demultiplexer1to8.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016857 "|DUT|Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selection_output\[5\] Demultiplexer1to8.vhd(13) " "Inferred latch for \"selection_output\[5\]\" at Demultiplexer1to8.vhd(13)" {  } { { "Demultiplexer1to8.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016857 "|DUT|Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selection_output\[4\] Demultiplexer1to8.vhd(13) " "Inferred latch for \"selection_output\[4\]\" at Demultiplexer1to8.vhd(13)" {  } { { "Demultiplexer1to8.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016857 "|DUT|Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selection_output\[3\] Demultiplexer1to8.vhd(13) " "Inferred latch for \"selection_output\[3\]\" at Demultiplexer1to8.vhd(13)" {  } { { "Demultiplexer1to8.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016857 "|DUT|Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selection_output\[2\] Demultiplexer1to8.vhd(13) " "Inferred latch for \"selection_output\[2\]\" at Demultiplexer1to8.vhd(13)" {  } { { "Demultiplexer1to8.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016857 "|DUT|Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selection_output\[1\] Demultiplexer1to8.vhd(13) " "Inferred latch for \"selection_output\[1\]\" at Demultiplexer1to8.vhd(13)" {  } { { "Demultiplexer1to8.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016857 "|DUT|Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selection_output\[0\] Demultiplexer1to8.vhd(13) " "Inferred latch for \"selection_output\[0\]\" at Demultiplexer1to8.vhd(13)" {  } { { "Demultiplexer1to8.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132016857 "|DUT|Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register2bit Datapath:add_instance\|register2bit:CC " "Elaborating entity \"register2bit\" for hierarchy \"Datapath:add_instance\|register2bit:CC\"" {  } { { "Datapath.vhd" "CC" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650132016859 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[3\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[4\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[5\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[6\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[7\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[8\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[9\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[10\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[11\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[12\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[13\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[14\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[15\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[1\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[2\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[0\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016963 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[3\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[4\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[5\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[6\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[7\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[8\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[9\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[10\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[11\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[12\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[13\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[14\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[15\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[1\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[2\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016977 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath:add_instance\|alu_16:ALU\|C\[0\] " "LATCH primitive \"Datapath:add_instance\|alu_16:ALU\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650132016977 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:add_instance\|RF_A1\[2\] Datapath:add_instance\|RF_A1\[1\] " "Duplicate LATCH primitive \"Datapath:add_instance\|RF_A1\[2\]\" merged with LATCH primitive \"Datapath:add_instance\|RF_A1\[1\]\"" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650132017229 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:add_instance\|RF_A1\[0\] Datapath:add_instance\|RF_A1\[1\] " "Duplicate LATCH primitive \"Datapath:add_instance\|RF_A1\[0\]\" merged with LATCH primitive \"Datapath:add_instance\|RF_A1\[1\]\"" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650132017229 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:add_instance\|RF_A3\[1\] Datapath:add_instance\|RF_A3\[0\] " "Duplicate LATCH primitive \"Datapath:add_instance\|RF_A3\[1\]\" merged with LATCH primitive \"Datapath:add_instance\|RF_A3\[0\]\"" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650132017229 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datapath:add_instance\|RF_A3\[2\] Datapath:add_instance\|RF_A3\[0\] " "Duplicate LATCH primitive \"Datapath:add_instance\|RF_A3\[2\]\" merged with LATCH primitive \"Datapath:add_instance\|RF_A3\[0\]\"" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650132017229 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1650132017229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|ALU_B\[15\] " "Latch Datapath:add_instance\|ALU_B\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|present_state.s4 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|present_state.s4" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650132017230 ""}  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650132017230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|ALU_B\[14\] " "Latch Datapath:add_instance\|ALU_B\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|present_state.s4 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|present_state.s4" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650132017230 ""}  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650132017230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|ALU_B\[13\] " "Latch Datapath:add_instance\|ALU_B\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|present_state.s4 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|present_state.s4" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650132017231 ""}  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650132017231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|ALU_B\[12\] " "Latch Datapath:add_instance\|ALU_B\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|present_state.s4 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|present_state.s4" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650132017231 ""}  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650132017231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|ALU_B\[11\] " "Latch Datapath:add_instance\|ALU_B\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|present_state.s4 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|present_state.s4" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650132017231 ""}  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650132017231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|ALU_B\[10\] " "Latch Datapath:add_instance\|ALU_B\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|present_state.s4 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|present_state.s4" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650132017231 ""}  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650132017231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|ALU_B\[9\] " "Latch Datapath:add_instance\|ALU_B\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|present_state.s4 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|present_state.s4" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650132017231 ""}  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650132017231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|ALU_B\[8\] " "Latch Datapath:add_instance\|ALU_B\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|present_state.s4 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|present_state.s4" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650132017232 ""}  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650132017232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|ALU_B\[7\] " "Latch Datapath:add_instance\|ALU_B\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|present_state.s4 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|present_state.s4" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650132017233 ""}  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650132017233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|ALU_B\[6\] " "Latch Datapath:add_instance\|ALU_B\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|present_state.s4 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|present_state.s4" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650132017233 ""}  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650132017233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|ALU_B\[5\] " "Latch Datapath:add_instance\|ALU_B\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|present_state.s4 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|present_state.s4" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650132017233 ""}  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650132017233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|ALU_B\[4\] " "Latch Datapath:add_instance\|ALU_B\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|present_state.s4 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|present_state.s4" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650132017233 ""}  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650132017233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|ALU_B\[3\] " "Latch Datapath:add_instance\|ALU_B\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|present_state.s4 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|present_state.s4" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650132017234 ""}  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650132017234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|ALU_B\[2\] " "Latch Datapath:add_instance\|ALU_B\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|present_state.s4 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|present_state.s4" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650132017234 ""}  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650132017234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|ALU_B\[1\] " "Latch Datapath:add_instance\|ALU_B\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|present_state.s4 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|present_state.s4" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650132017234 ""}  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650132017234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|ALU_B\[0\] " "Latch Datapath:add_instance\|ALU_B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|present_state.s4 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|present_state.s4" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650132017234 ""}  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650132017234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RF_A1\[1\] " "Latch Datapath:add_instance\|RF_A1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|present_state.s3 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|present_state.s3" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650132017235 ""}  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650132017235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Datapath:add_instance\|RF_A3\[0\] " "Latch Datapath:add_instance\|RF_A3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:add_instance\|present_state.s5 " "Ports D and ENA on the latch are fed by the same signal Datapath:add_instance\|present_state.s5" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650132017235 ""}  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650132017235 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "283 " "Implemented 283 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650132017308 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650132017308 ""} { "Info" "ICUT_CUT_TM_LCELLS" "265 " "Implemented 265 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650132017308 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650132017308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650132017357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 23:30:17 2022 " "Processing ended: Sat Apr 16 23:30:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650132017357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650132017357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650132017357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650132017357 ""}
