#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
S_0x55681dea0540 .scope module, "cpu_tb" "cpu_tb" 2 6;
 .timescale -8 -12;
P_0x55681decce10 .param/l "MEMORY_ADDRESS_WIDTH" 1 2 10, +C4<00000000000000000000000000000100>;
P_0x55681decce50 .param/l "REGISTER_WIDTH" 1 2 9, +C4<00000000000000000000000000000100>;
P_0x55681decce90 .param/l "UART_DATA_LENGTH" 1 2 8, +C4<00000000000000000000000000001000>;
P_0x55681decced0 .param/l "clk_pulse" 1 2 12, +C4<00000000000000000000000000001010>;
v0x55681df008a0_0 .var "active_tb", 0 0;
v0x55681df00960_0 .var "clk_tb", 0 0;
v0x55681df00a00_0 .var "data_tb", 7 0;
v0x55681df00b00_0 .var "data_valid_strb_tb", 0 0;
v0x55681df00bd0_0 .var/i "i", 31 0;
v0x55681df00c70_0 .net "mem_addr_tb", 3 0, v0x55681deffd70_0;  1 drivers
v0x55681df00d10_0 .net "mem_data_tb", 3 0, v0x55681deffef0_0;  1 drivers
v0x55681df00de0_0 .net "mem_enable_write_tb", 0 0, v0x55681df000e0_0;  1 drivers
v0x55681df00eb0_0 .var "reset_tb", 0 0;
S_0x55681dee35a0 .scope module, "dut" "programmer" 2 31, 3 1 0, S_0x55681dea0540;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "active_i";
    .port_info 3 /INPUT 8 "uart_data_i";
    .port_info 4 /INPUT 1 "data_valid_strb_i";
    .port_info 5 /OUTPUT 4 "data_o";
    .port_info 6 /OUTPUT 4 "addr_o";
    .port_info 7 /OUTPUT 1 "enable_write_memory_o";
P_0x55681dee3730 .param/l "MEMORY_ADDRESS_WIDTH" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x55681dee3770 .param/l "REGISTER_WIDTH" 0 3 3, +C4<00000000000000000000000000000100>;
P_0x55681dee37b0 .param/l "UART_DATA_LENGTH" 0 3 2, +C4<00000000000000000000000000001000>;
P_0x55681dee37f0 .param/l "stFIRST" 1 3 30, C4<01>;
P_0x55681dee3830 .param/l "stIDLE" 1 3 29, C4<00>;
P_0x55681dee3870 .param/l "stSECOND" 1 3 31, C4<10>;
v0x55681dea08a0_0 .net "active_i", 0 0, v0x55681df008a0_0;  1 drivers
v0x55681deffc90_0 .var "addr", 3 0;
v0x55681deffd70_0 .var "addr_o", 3 0;
v0x55681deffe30_0 .net "clk_i", 0 0, v0x55681df00960_0;  1 drivers
v0x55681deffef0_0 .var "data_o", 3 0;
v0x55681df00020_0 .net "data_valid_strb_i", 0 0, v0x55681df00b00_0;  1 drivers
v0x55681df000e0_0 .var "enable_write_memory_o", 0 0;
v0x55681df001a0_0 .var "next_addr", 3 0;
v0x55681df00280_0 .var "next_rx_input", 7 0;
v0x55681df00360_0 .var "next_state", 1 0;
v0x55681df00440_0 .net "reset_i", 0 0, v0x55681df00eb0_0;  1 drivers
v0x55681df00500_0 .var "rx_input", 7 0;
v0x55681df005e0_0 .var "state", 1 0;
v0x55681df006c0_0 .net "uart_data_i", 7 0, v0x55681df00a00_0;  1 drivers
E_0x55681dee6030 .event posedge, v0x55681df00440_0, v0x55681deffe30_0;
E_0x55681dee44b0 .event anyedge, v0x55681df005e0_0, v0x55681deffc90_0;
E_0x55681dec4240 .event anyedge, v0x55681deffc90_0, v0x55681dea08a0_0, v0x55681df00020_0, v0x55681df005e0_0;
E_0x55681dece5a0 .event anyedge, v0x55681df006c0_0, v0x55681df00500_0, v0x55681df00020_0;
    .scope S_0x55681dee35a0;
T_0 ;
    %wait E_0x55681dece5a0;
    %load/vec4 v0x55681df00500_0;
    %store/vec4 v0x55681df00280_0, 0, 8;
    %load/vec4 v0x55681df00020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55681df006c0_0;
    %store/vec4 v0x55681df00280_0, 0, 8;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55681dee35a0;
T_1 ;
    %wait E_0x55681dec4240;
    %load/vec4 v0x55681df005e0_0;
    %store/vec4 v0x55681df00360_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55681deffef0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55681deffd70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55681df000e0_0, 0, 1;
    %load/vec4 v0x55681df005e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v0x55681df00020_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x55681dea08a0_0;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55681df00360_0, 0, 2;
T_1.4 ;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v0x55681df006c0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x55681deffef0_0, 0, 4;
    %load/vec4 v0x55681deffc90_0;
    %store/vec4 v0x55681deffd70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55681df000e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55681df00360_0, 0, 2;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55681df006c0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x55681deffef0_0, 0, 4;
    %load/vec4 v0x55681deffc90_0;
    %store/vec4 v0x55681deffd70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55681df000e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55681df00360_0, 0, 2;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55681dee35a0;
T_2 ;
    %wait E_0x55681dee44b0;
    %load/vec4 v0x55681deffc90_0;
    %store/vec4 v0x55681df001a0_0, 0, 4;
    %load/vec4 v0x55681dea08a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55681df001a0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55681df005e0_0;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_2.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55681df005e0_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_2.4;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x55681deffc90_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55681df001a0_0, 0, 4;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55681dee35a0;
T_3 ;
    %wait E_0x55681dee6030;
    %load/vec4 v0x55681df00440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55681df00500_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55681deffc90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55681df005e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55681df00280_0;
    %assign/vec4 v0x55681df00500_0, 0;
    %load/vec4 v0x55681df001a0_0;
    %assign/vec4 v0x55681deffc90_0, 0;
    %load/vec4 v0x55681df00360_0;
    %assign/vec4 v0x55681df005e0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55681dea0540;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55681df00eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55681df00960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55681df008a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55681df00a00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55681df00b00_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x55681dea0540;
T_5 ;
T_5.0 ;
    %delay 50000, 0;
    %load/vec4 v0x55681df00960_0;
    %inv;
    %store/vec4 v0x55681df00960_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x55681dea0540;
T_6 ;
    %vpi_call 2 50 "$dumpfile", "sim/programmer_tb.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55681df00eb0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55681df00eb0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55681df008a0_0, 0, 1;
    %pushi/vec4 210, 0, 8;
    %store/vec4 v0x55681df00a00_0, 0, 8;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55681df00bd0_0, 0, 32;
T_6.0 ; Top of for-loop
    %load/vec4 v0x55681df00bd0_0;
    %cmpi/s 12, 0, 32;
	  %jmp/0xz T_6.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55681df00b00_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55681df00b00_0, 0, 1;
    %delay 2000000, 0;
T_6.2 ; for-loop step statement
    %load/vec4 v0x55681df00bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55681df00bd0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %delay 20000000, 0;
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/programmer_tb.v";
    "./src/programmer.v";
