

================================================================
== Vitis HLS Report for 'prepare_sha'
================================================================
* Date:           Sun Dec 11 15:14:50 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_recv_krnl
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.824 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_96_1  |        ?|        ?|         8|          8|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 2 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endMsgLenStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endMsgLenStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endMsgLenStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %msgLenStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %msgLenStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %msgLenStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msgStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msgStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msgStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_data_cal, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_data_cal, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_data_cal, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %sha_in, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %sha_in, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %sha_in, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ComputeWordCnt_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.39ns)   --->   "%ComputeWordCnt_loc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ComputeWordCnt_loc"   --->   Operation 27 'read' 'ComputeWordCnt_loc_read' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ComputeWordCnt_loc_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ComputeWordCnt_loc_out, i32 %ComputeWordCnt_loc_read"   --->   Operation 29 'write' 'write_ln0' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endMsgLenStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endMsgLenStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endMsgLenStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %msgLenStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %msgLenStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %msgLenStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msgStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msgStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msgStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_data_cal, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_data_cal, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_data_cal, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %sha_in, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %sha_in, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %sha_in, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %sha_in, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msgStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %msgLenStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endMsgLenStrm, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_data_cal, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.85ns)   --->   "%cmp_i_i_i_i = icmp_eq  i32 %ComputeWordCnt_loc_read, i32 0"   --->   Operation 50 'icmp' 'cmp_i_i_i_i' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln96 = br void %.split.0.i.i.i" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/user_krnl/hls_recv_krnl/src/hls/hls_recv_krnl.cpp:96->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/user_krnl/hls_recv_krnl/src/hls/hls_recv_krnl.cpp:425]   --->   Operation 51 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.82>
ST_2 : Operation 52 [1/1] (1.41ns)   --->   "%reg_V = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %s_data_cal" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'read' 'reg_V' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 53 [1/1] (1.42ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 0" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'write' 'write_ln174' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_2 : Operation 54 [1/1] (1.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %msgLenStrm, i128 64" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 54 'write' 'write_ln174' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i512 %reg_V"   --->   Operation 55 'trunc' 'trunc_ln674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln358 = zext i32 %trunc_ln674"   --->   Operation 56 'zext' 'zext_ln358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %zext_ln358" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'write' 'write_ln174' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_1_i_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reg_V, i32 64, i32 95"   --->   Operation 58 'partselect' 'p_Result_1_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_2_i_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reg_V, i32 128, i32 159"   --->   Operation 59 'partselect' 'p_Result_2_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_3_i_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reg_V, i32 192, i32 223"   --->   Operation 60 'partselect' 'p_Result_3_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_4_i_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reg_V, i32 256, i32 287"   --->   Operation 61 'partselect' 'p_Result_4_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_5_i_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reg_V, i32 320, i32 351"   --->   Operation 62 'partselect' 'p_Result_5_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_6_i_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reg_V, i32 384, i32 415"   --->   Operation 63 'partselect' 'p_Result_6_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_7_i_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %reg_V, i32 448, i32 479"   --->   Operation 64 'partselect' 'p_Result_7_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.41ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %sha_in, i512 %reg_V" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 65 'write' 'write_ln174' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln358_1 = zext i32 %p_Result_1_i_i_i"   --->   Operation 66 'zext' 'zext_ln358_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %zext_ln358_1" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 67 'write' 'write_ln174' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 68 [1/1] (1.42ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 1" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 68 'write' 'write_ln174' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>

State 4 <SV = 3> <Delay = 1.40>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln358_2 = zext i32 %p_Result_2_i_i_i"   --->   Operation 69 'zext' 'zext_ln358_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %zext_ln358_2" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 70 'write' 'write_ln174' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 1.40>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln358_3 = zext i32 %p_Result_3_i_i_i"   --->   Operation 71 'zext' 'zext_ln358_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %zext_ln358_3" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 72 'write' 'write_ln174' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 1.40>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln358_4 = zext i32 %p_Result_4_i_i_i"   --->   Operation 73 'zext' 'zext_ln358_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (1.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %zext_ln358_4" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'write' 'write_ln174' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 1.40>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln358_5 = zext i32 %p_Result_5_i_i_i"   --->   Operation 75 'zext' 'zext_ln358_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (1.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %zext_ln358_5" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 76 'write' 'write_ln174' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 1.40>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln358_6 = zext i32 %p_Result_6_i_i_i"   --->   Operation 77 'zext' 'zext_ln358_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (1.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %zext_ln358_6" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 78 'write' 'write_ln174' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 9 <SV = 8> <Delay = 1.40>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 79 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 80 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln358_7 = zext i32 %p_Result_7_i_i_i"   --->   Operation 81 'zext' 'zext_ln358_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (1.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %zext_ln358_7" [/space1/Xilinx20202/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 82 'write' 'write_ln174' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %cmp_i_i_i_i, void %.split.0.i.i.i, void %.exit" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/user_krnl/hls_recv_krnl/src/hls/hls_recv_krnl.cpp:107->/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/user_krnl/hls_recv_krnl/src/hls/hls_recv_krnl.cpp:425]   --->   Operation 83 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ComputeWordCnt_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ComputeWordCnt_loc_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_data_cal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endMsgLenStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ msgLenStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ msgStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sha_in]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
ComputeWordCnt_loc_read (read         ) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
write_ln0               (write        ) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
cmp_i_i_i_i             (icmp         ) [ 00111111110]
br_ln96                 (br           ) [ 00000000000]
reg_V                   (read         ) [ 00000000000]
write_ln174             (write        ) [ 00000000000]
write_ln174             (write        ) [ 00000000000]
trunc_ln674             (trunc        ) [ 00000000000]
zext_ln358              (zext         ) [ 00000000000]
write_ln174             (write        ) [ 00000000000]
p_Result_1_i_i_i        (partselect   ) [ 00010000000]
p_Result_2_i_i_i        (partselect   ) [ 00011000000]
p_Result_3_i_i_i        (partselect   ) [ 00011100000]
p_Result_4_i_i_i        (partselect   ) [ 00011110000]
p_Result_5_i_i_i        (partselect   ) [ 00011111000]
p_Result_6_i_i_i        (partselect   ) [ 00011111100]
p_Result_7_i_i_i        (partselect   ) [ 00011111110]
write_ln174             (write        ) [ 00000000000]
zext_ln358_1            (zext         ) [ 00000000000]
write_ln174             (write        ) [ 00000000000]
write_ln174             (write        ) [ 00000000000]
zext_ln358_2            (zext         ) [ 00000000000]
write_ln174             (write        ) [ 00000000000]
zext_ln358_3            (zext         ) [ 00000000000]
write_ln174             (write        ) [ 00000000000]
zext_ln358_4            (zext         ) [ 00000000000]
write_ln174             (write        ) [ 00000000000]
zext_ln358_5            (zext         ) [ 00000000000]
write_ln174             (write        ) [ 00000000000]
zext_ln358_6            (zext         ) [ 00000000000]
write_ln174             (write        ) [ 00000000000]
specpipeline_ln0        (specpipeline ) [ 00000000000]
specloopname_ln0        (specloopname ) [ 00000000000]
zext_ln358_7            (zext         ) [ 00000000000]
write_ln174             (write        ) [ 00000000000]
br_ln107                (br           ) [ 00000000000]
ret_ln0                 (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ComputeWordCnt_loc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ComputeWordCnt_loc"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ComputeWordCnt_loc_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ComputeWordCnt_loc_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_data_cal">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_data_cal"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="endMsgLenStrm">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endMsgLenStrm"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="msgLenStrm">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msgLenStrm"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="msgStrm">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msgStrm"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sha_in">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_in"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="ComputeWordCnt_loc_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ComputeWordCnt_loc_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln0_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="reg_V_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="512" slack="0"/>
<pin id="108" dir="0" index="1" bw="512" slack="0"/>
<pin id="109" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reg_V/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln174_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="128" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/3 write_ln174/4 write_ln174/5 write_ln174/6 write_ln174/7 write_ln174/8 write_ln174/9 "/>
</bind>
</comp>

<comp id="135" class="1004" name="write_ln174_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="512" slack="0"/>
<pin id="138" dir="0" index="2" bw="512" slack="0"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="cmp_i_i_i_i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln674_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="512" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln358_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln358/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="p_Result_1_i_i_i_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="512" slack="0"/>
<pin id="162" dir="0" index="2" bw="8" slack="0"/>
<pin id="163" dir="0" index="3" bw="8" slack="0"/>
<pin id="164" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1_i_i_i/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="p_Result_2_i_i_i_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="512" slack="0"/>
<pin id="172" dir="0" index="2" bw="9" slack="0"/>
<pin id="173" dir="0" index="3" bw="9" slack="0"/>
<pin id="174" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2_i_i_i/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_Result_3_i_i_i_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="512" slack="0"/>
<pin id="182" dir="0" index="2" bw="9" slack="0"/>
<pin id="183" dir="0" index="3" bw="9" slack="0"/>
<pin id="184" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3_i_i_i/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_Result_4_i_i_i_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="512" slack="0"/>
<pin id="192" dir="0" index="2" bw="10" slack="0"/>
<pin id="193" dir="0" index="3" bw="10" slack="0"/>
<pin id="194" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_i_i_i/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_Result_5_i_i_i_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="512" slack="0"/>
<pin id="202" dir="0" index="2" bw="10" slack="0"/>
<pin id="203" dir="0" index="3" bw="10" slack="0"/>
<pin id="204" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5_i_i_i/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_Result_6_i_i_i_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="512" slack="0"/>
<pin id="212" dir="0" index="2" bw="10" slack="0"/>
<pin id="213" dir="0" index="3" bw="10" slack="0"/>
<pin id="214" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6_i_i_i/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_Result_7_i_i_i_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="512" slack="0"/>
<pin id="222" dir="0" index="2" bw="10" slack="0"/>
<pin id="223" dir="0" index="3" bw="10" slack="0"/>
<pin id="224" dir="1" index="4" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7_i_i_i/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln358_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln358_1/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln358_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="2"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln358_2/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln358_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="3"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln358_3/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln358_4_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="4"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln358_4/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln358_5_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="5"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln358_5/7 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln358_6_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="6"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln358_6/8 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln358_7_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="7"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln358_7/9 "/>
</bind>
</comp>

<comp id="257" class="1005" name="cmp_i_i_i_i_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="8"/>
<pin id="259" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i_i_i_i "/>
</bind>
</comp>

<comp id="261" class="1005" name="p_Result_1_i_i_i_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1_i_i_i "/>
</bind>
</comp>

<comp id="266" class="1005" name="p_Result_2_i_i_i_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="2"/>
<pin id="268" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_2_i_i_i "/>
</bind>
</comp>

<comp id="271" class="1005" name="p_Result_3_i_i_i_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="3"/>
<pin id="273" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_3_i_i_i "/>
</bind>
</comp>

<comp id="276" class="1005" name="p_Result_4_i_i_i_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="4"/>
<pin id="278" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_Result_4_i_i_i "/>
</bind>
</comp>

<comp id="281" class="1005" name="p_Result_5_i_i_i_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="5"/>
<pin id="283" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="p_Result_5_i_i_i "/>
</bind>
</comp>

<comp id="286" class="1005" name="p_Result_6_i_i_i_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="6"/>
<pin id="288" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_6_i_i_i "/>
</bind>
</comp>

<comp id="291" class="1005" name="p_Result_7_i_i_i_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="7"/>
<pin id="293" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="p_Result_7_i_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="92" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="40" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="46" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="78" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="106" pin="2"/><net_sink comp="135" pin=2"/></net>

<net id="143"><net_src comp="80" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="148"><net_src comp="92" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="106" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="165"><net_src comp="48" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="106" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="50" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="52" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="106" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="178"><net_src comp="56" pin="0"/><net_sink comp="169" pin=3"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="106" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="187"><net_src comp="58" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="188"><net_src comp="60" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="195"><net_src comp="48" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="106" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="62" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="64" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="205"><net_src comp="48" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="106" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="66" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="106" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="70" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="72" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="225"><net_src comp="48" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="106" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="74" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="76" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="232"><net_src comp="229" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="236"><net_src comp="233" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="240"><net_src comp="237" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="244"><net_src comp="241" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="248"><net_src comp="245" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="252"><net_src comp="249" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="260"><net_src comp="144" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="159" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="269"><net_src comp="169" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="274"><net_src comp="179" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="279"><net_src comp="189" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="284"><net_src comp="199" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="289"><net_src comp="209" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="294"><net_src comp="219" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="253" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ComputeWordCnt_loc_out | {1 }
	Port: endMsgLenStrm | {2 3 }
	Port: msgLenStrm | {2 }
	Port: msgStrm | {2 3 4 5 6 7 8 9 }
	Port: sha_in | {2 }
 - Input state : 
	Port: prepare_sha : ComputeWordCnt_loc | {1 }
	Port: prepare_sha : s_data_cal | {2 }
  - Chain level:
	State 1
	State 2
		zext_ln358 : 1
		write_ln174 : 2
	State 3
		write_ln174 : 1
	State 4
		write_ln174 : 1
	State 5
		write_ln174 : 1
	State 6
		write_ln174 : 1
	State 7
		write_ln174 : 1
	State 8
		write_ln174 : 1
	State 9
		write_ln174 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|   icmp   |         cmp_i_i_i_i_fu_144         |    0    |    20   |
|----------|------------------------------------|---------|---------|
|   read   | ComputeWordCnt_loc_read_read_fu_92 |    0    |    0    |
|          |          reg_V_read_fu_106         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |        write_ln0_write_fu_98       |    0    |    0    |
|          |          grp_write_fu_112          |    0    |    0    |
|   write  |      write_ln174_write_fu_120      |    0    |    0    |
|          |          grp_write_fu_128          |    0    |    0    |
|          |      write_ln174_write_fu_135      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |         trunc_ln674_fu_150         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |          zext_ln358_fu_154         |    0    |    0    |
|          |         zext_ln358_1_fu_229        |    0    |    0    |
|          |         zext_ln358_2_fu_233        |    0    |    0    |
|   zext   |         zext_ln358_3_fu_237        |    0    |    0    |
|          |         zext_ln358_4_fu_241        |    0    |    0    |
|          |         zext_ln358_5_fu_245        |    0    |    0    |
|          |         zext_ln358_6_fu_249        |    0    |    0    |
|          |         zext_ln358_7_fu_253        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |       p_Result_1_i_i_i_fu_159      |    0    |    0    |
|          |       p_Result_2_i_i_i_fu_169      |    0    |    0    |
|          |       p_Result_3_i_i_i_fu_179      |    0    |    0    |
|partselect|       p_Result_4_i_i_i_fu_189      |    0    |    0    |
|          |       p_Result_5_i_i_i_fu_199      |    0    |    0    |
|          |       p_Result_6_i_i_i_fu_209      |    0    |    0    |
|          |       p_Result_7_i_i_i_fu_219      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |    20   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   cmp_i_i_i_i_reg_257  |    1   |
|p_Result_1_i_i_i_reg_261|   32   |
|p_Result_2_i_i_i_reg_266|   32   |
|p_Result_3_i_i_i_reg_271|   32   |
|p_Result_4_i_i_i_reg_276|   32   |
|p_Result_5_i_i_i_reg_281|   32   |
|p_Result_6_i_i_i_reg_286|   32   |
|p_Result_7_i_i_i_reg_291|   32   |
+------------------------+--------+
|          Total         |   225  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_112 |  p2  |   2  |   1  |    2   |
| grp_write_fu_128 |  p2  |   8  |  32  |   256  ||    43   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   258  || 0.971143||    43   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   20   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   43   |
|  Register |    -   |   225  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   225  |   63   |
+-----------+--------+--------+--------+
