//
//Written by GowinSynthesis
//Product Version "GowinSynthesis V1.9.8.05"
//Thu Jun 30 11:38:54 2022

//Source file index table:
//file0 "\G:/Git/oscilloscope-fpga/fpga_project/src/adc_controller.vhd"
//file1 "\G:/Git/oscilloscope-fpga/fpga_project/src/dual_bram/dual_bram.vhd"
//file2 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_osc/gowin_osc.vhd"
//file3 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_rpll/gowin_rpll.vhd"
//file4 "\G:/Git/oscilloscope-fpga/fpga_project/src/top_level.vhd"
//file5 "\G:/Git/oscilloscope-fpga/fpga_project/src/vga_controller.vhd"
//file6 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_sdpb/dual_bram.vhd"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  CLOCK_IN_d,
  sys_clock,
  LCD_CLOCK_d
)
;
input CLOCK_IN_d;
output sys_clock;
output LCD_CLOCK_d;
wire clkoutp_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(sys_clock),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(LCD_CLOCK_d),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(CLOCK_IN_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW1N-1";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=4;
defparam rpll_inst.FBDIV_SEL=38;
defparam rpll_inst.FCLKIN="24";
defparam rpll_inst.IDIV_SEL=6;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module dual_bram (
  frame_bram_din,
  sys_clock,
  LCD_CLOCK_d,
  bram_rd_clk_en,
  frame_bram_rst_Z,
  frame_bram_addr,
  bram_rd_addr,
  bram_qout
)
;
input frame_bram_din;
input sys_clock;
input LCD_CLOCK_d;
input bram_rd_clk_en;
input frame_bram_rst_Z;
input [14:0] frame_bram_addr;
input [14:0] bram_rd_addr;
output [0:0] bram_qout;
wire dff_q_0;
wire [0:0] sdpb_inst_0_DO_o;
wire [0:0] sdpb_inst_1_DO_o;
wire [31:1] DO;
wire [31:1] DO_0;
wire VCC;
wire GND;
  DFFE dff_inst_0 (
    .Q(dff_q_0),
    .D(bram_rd_addr[14]),
    .CLK(LCD_CLOCK_d),
    .CE(bram_rd_clk_en) 
);
  SDPB sdpb_inst_0 (
    .DO({DO[31:1],sdpb_inst_0_DO_o[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,frame_bram_din}),
    .BLKSELA({GND,GND,frame_bram_addr[14]}),
    .BLKSELB({GND,GND,bram_rd_addr[14]}),
    .ADA(frame_bram_addr[13:0]),
    .ADB(bram_rd_addr[13:0]),
    .CLKA(sys_clock),
    .CLKB(LCD_CLOCK_d),
    .CEA(frame_bram_din),
    .CEB(bram_rd_clk_en),
    .OCE(GND),
    .RESETA(frame_bram_rst_Z),
    .RESETB(frame_bram_rst_Z) 
);
defparam sdpb_inst_0.BIT_WIDTH_0=1;
defparam sdpb_inst_0.BIT_WIDTH_1=1;
defparam sdpb_inst_0.BLK_SEL_0=3'b000;
defparam sdpb_inst_0.BLK_SEL_1=3'b000;
defparam sdpb_inst_0.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_04=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_20=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.READ_MODE=1'b0;
defparam sdpb_inst_0.RESET_MODE="ASYNC";
  SDPB sdpb_inst_1 (
    .DO({DO_0[31:1],sdpb_inst_1_DO_o[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,frame_bram_din}),
    .BLKSELA({GND,GND,frame_bram_addr[14]}),
    .BLKSELB({GND,GND,bram_rd_addr[14]}),
    .ADA(frame_bram_addr[13:0]),
    .ADB(bram_rd_addr[13:0]),
    .CLKA(sys_clock),
    .CLKB(LCD_CLOCK_d),
    .CEA(frame_bram_din),
    .CEB(bram_rd_clk_en),
    .OCE(GND),
    .RESETA(frame_bram_rst_Z),
    .RESETB(frame_bram_rst_Z) 
);
defparam sdpb_inst_1.BIT_WIDTH_0=1;
defparam sdpb_inst_1.BIT_WIDTH_1=1;
defparam sdpb_inst_1.BLK_SEL_0=3'b001;
defparam sdpb_inst_1.BLK_SEL_1=3'b001;
defparam sdpb_inst_1.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_04=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_20=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.READ_MODE=1'b0;
defparam sdpb_inst_1.RESET_MODE="ASYNC";
  MUX2 mux_inst_0 (
    .O(bram_qout[0]),
    .I0(sdpb_inst_0_DO_o[0]),
    .I1(sdpb_inst_1_DO_o[0]),
    .S0(dff_q_0) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* dual_bram */
module vga_controller (
  LCD_CLOCK_d,
  frame_bram_din,
  sys_clock,
  frame_bram_rst_Z,
  frame_bram_addr,
  LCD_DEN_d,
  sig_hsync_5,
  sig_vsync_5,
  bram_qout
)
;
input LCD_CLOCK_d;
input frame_bram_din;
input sys_clock;
input frame_bram_rst_Z;
input [14:0] frame_bram_addr;
output LCD_DEN_d;
output sig_hsync_5;
output sig_vsync_5;
output [0:0] bram_qout;
wire bram_rd_clk_en;
wire n70_5;
wire n69_5;
wire n68_5;
wire n67_5;
wire n65_5;
wire n64_5;
wire n63_5;
wire n62_5;
wire n288_5;
wire n288_6;
wire n288_7;
wire LCD_DEN_d_5;
wire LCD_DEN_d_6;
wire LCD_DEN_d_7;
wire x_Pixel_3_9;
wire x_Pixel_5_9;
wire n68_6;
wire n67_6;
wire n66_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire bram_rd_addr_0_6;
wire bram_rd_addr_1_6;
wire bram_rd_addr_2_6;
wire sig_hsync_6;
wire sig_vsync_6;
wire n288_8;
wire n288_9;
wire n288_10;
wire LCD_DEN_d_9;
wire LCD_DEN_d_10;
wire LCD_DEN_d_11;
wire bram_rd_addr_1_7;
wire n66_8;
wire bram_rd_addr_14_8;
wire bram_rd_addr_13_8;
wire bram_rd_addr_12_8;
wire bram_rd_addr_11_8;
wire bram_rd_addr_10_8;
wire bram_rd_addr_9_8;
wire bram_rd_addr_8_8;
wire bram_rd_addr_7_8;
wire bram_rd_addr_6_8;
wire bram_rd_addr_5_8;
wire bram_rd_addr_4_8;
wire bram_rd_addr_3_8;
wire bram_rd_clk_en_9;
wire LCD_DEN_d_13;
wire sig_hsync_9;
wire n117_18;
wire n71_8;
wire n288_12;
wire n38_1;
wire n38_2;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_0_COUT;
wire n180_1;
wire n180_2;
wire n179_1;
wire n179_2;
wire n178_1;
wire n178_2;
wire n177_1;
wire n177_2;
wire n176_1;
wire n176_2;
wire n175_1;
wire n175_2;
wire n174_1;
wire n174_2;
wire n173_1;
wire n173_2;
wire n172_1;
wire n172_2;
wire n171_1;
wire n171_2;
wire n170_1;
wire n170_2;
wire n169_1;
wire n169_0_COUT;
wire y_Pixel_6_4;
wire mult_1032_DOUT_1_1;
wire mult_1032_DOUT_1_2;
wire mult_1032_DOUT_2_1;
wire mult_1032_DOUT_2_2;
wire mult_1032_DOUT_3_1;
wire mult_1032_DOUT_3_2;
wire mult_1032_DOUT_4_1;
wire mult_1032_DOUT_4_2;
wire mult_1032_DOUT_5_1;
wire mult_1032_DOUT_5_2;
wire mult_1032_DOUT_6_1;
wire mult_1032_DOUT_6_2;
wire mult_1032_DOUT_7_1;
wire mult_1032_DOUT_8_3;
wire y_Pixel_7_4;
wire y_Pixel_8_4;
wire y_Pixel_9_4;
wire y_Pixel_10_4;
wire y_Pixel_11_4;
wire y_Pixel_12_4;
wire y_Pixel_13_4;
wire mult_1033_DOUT_8_3;
wire n39_6;
wire [8:3] x_Pixel;
wire [14:0] bram_rd_addr;
wire [10:0] x_Count;
wire [9:0] y_Count;
wire [14:3] y_Pixel;
wire VCC;
wire GND;
  LUT4 LCD_DEN_d_s (
    .F(LCD_DEN_d),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(LCD_DEN_d_13) 
);
defparam LCD_DEN_d_s.INIT=16'h0B00;
  LUT4 bram_rd_clk_en_s1 (
    .F(bram_rd_clk_en),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_clk_en_9) 
);
defparam bram_rd_clk_en_s1.INIT=16'h0B00;
  LUT3 x_Pixel_3_s3 (
    .F(x_Pixel[3]),
    .I0(x_Pixel_3_9),
    .I1(x_Count[4]),
    .I2(x_Count[5]) 
);
defparam x_Pixel_3_s3.INIT=8'hB4;
  LUT4 x_Pixel_5_s3 (
    .F(x_Pixel[5]),
    .I0(x_Pixel_3_9),
    .I1(x_Pixel_5_9),
    .I2(x_Count[6]),
    .I3(x_Count[7]) 
);
defparam x_Pixel_5_s3.INIT=16'h0BF4;
  LUT3 n70_s1 (
    .F(n70_5),
    .I0(y_Count[0]),
    .I1(y_Count[1]),
    .I2(n288_7) 
);
defparam n70_s1.INIT=8'h60;
  LUT4 n69_s1 (
    .F(n69_5),
    .I0(y_Count[0]),
    .I1(y_Count[1]),
    .I2(y_Pixel[3]),
    .I3(n288_7) 
);
defparam n69_s1.INIT=16'h7800;
  LUT3 n68_s1 (
    .F(n68_5),
    .I0(n68_6),
    .I1(y_Pixel[4]),
    .I2(n288_7) 
);
defparam n68_s1.INIT=8'h60;
  LUT3 n67_s1 (
    .F(n67_5),
    .I0(y_Pixel[5]),
    .I1(n67_6),
    .I2(n288_7) 
);
defparam n67_s1.INIT=8'h60;
  LUT4 n65_s1 (
    .F(n65_5),
    .I0(y_Count[5]),
    .I1(n66_6),
    .I2(y_Count[6]),
    .I3(n288_7) 
);
defparam n65_s1.INIT=16'h7800;
  LUT3 n64_s1 (
    .F(n64_5),
    .I0(n64_6),
    .I1(y_Count[7]),
    .I2(n288_7) 
);
defparam n64_s1.INIT=8'h60;
  LUT4 n63_s1 (
    .F(n63_5),
    .I0(n63_6),
    .I1(n66_6),
    .I2(y_Count[8]),
    .I3(n288_7) 
);
defparam n63_s1.INIT=16'h7800;
  LUT4 n62_s1 (
    .F(n62_5),
    .I0(n62_6),
    .I1(n66_6),
    .I2(y_Count[9]),
    .I3(n288_7) 
);
defparam n62_s1.INIT=16'h7800;
  LUT4 bram_rd_addr_0_s1 (
    .F(bram_rd_addr[0]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_0_6) 
);
defparam bram_rd_addr_0_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_1_s1 (
    .F(bram_rd_addr[1]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_1_6) 
);
defparam bram_rd_addr_1_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_2_s1 (
    .F(bram_rd_addr[2]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_2_6) 
);
defparam bram_rd_addr_2_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_3_s1 (
    .F(bram_rd_addr[3]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_3_8) 
);
defparam bram_rd_addr_3_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_4_s1 (
    .F(bram_rd_addr[4]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_4_8) 
);
defparam bram_rd_addr_4_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_5_s1 (
    .F(bram_rd_addr[5]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_5_8) 
);
defparam bram_rd_addr_5_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_6_s1 (
    .F(bram_rd_addr[6]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_6_8) 
);
defparam bram_rd_addr_6_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_7_s1 (
    .F(bram_rd_addr[7]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_7_8) 
);
defparam bram_rd_addr_7_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_8_s1 (
    .F(bram_rd_addr[8]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_8_8) 
);
defparam bram_rd_addr_8_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_9_s1 (
    .F(bram_rd_addr[9]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_9_8) 
);
defparam bram_rd_addr_9_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_10_s1 (
    .F(bram_rd_addr[10]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_10_8) 
);
defparam bram_rd_addr_10_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_11_s1 (
    .F(bram_rd_addr[11]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_11_8) 
);
defparam bram_rd_addr_11_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_12_s1 (
    .F(bram_rd_addr[12]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_12_8) 
);
defparam bram_rd_addr_12_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_13_s1 (
    .F(bram_rd_addr[13]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_13_8) 
);
defparam bram_rd_addr_13_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_14_s1 (
    .F(bram_rd_addr[14]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_14_8) 
);
defparam bram_rd_addr_14_s1.INIT=16'h0B00;
  LUT4 sig_hsync_s2 (
    .F(sig_hsync_5),
    .I0(sig_hsync_6),
    .I1(sig_hsync_9),
    .I2(LCD_DEN_d_7),
    .I3(x_Count[10]) 
);
defparam sig_hsync_s2.INIT=16'hFFF8;
  LUT4 sig_vsync_s2 (
    .F(sig_vsync_5),
    .I0(sig_vsync_6),
    .I1(y_Pixel[4]),
    .I2(n288_6),
    .I3(y_Count[9]) 
);
defparam sig_vsync_s2.INIT=16'h4F10;
  LUT2 x_Pixel_6_s4 (
    .F(x_Pixel[6]),
    .I0(x_Count[8]),
    .I1(LCD_DEN_d_5) 
);
defparam x_Pixel_6_s4.INIT=4'h9;
  LUT3 x_Pixel_7_s4 (
    .F(x_Pixel[7]),
    .I0(x_Count[8]),
    .I1(LCD_DEN_d_5),
    .I2(x_Count[9]) 
);
defparam x_Pixel_7_s4.INIT=8'hE1;
  LUT4 n288_s1 (
    .F(n288_5),
    .I0(y_Count[1]),
    .I1(y_Pixel[3]),
    .I2(y_Pixel[4]),
    .I3(y_Count[9]) 
);
defparam n288_s1.INIT=16'h4000;
  LUT4 n288_s2 (
    .F(n288_6),
    .I0(y_Pixel[5]),
    .I1(y_Count[5]),
    .I2(y_Count[6]),
    .I3(n288_8) 
);
defparam n288_s2.INIT=16'h0100;
  LUT4 n288_s3 (
    .F(n288_7),
    .I0(x_Count[0]),
    .I1(n288_9),
    .I2(LCD_DEN_d_6),
    .I3(n288_10) 
);
defparam n288_s3.INIT=16'h4000;
  LUT4 LCD_DEN_d_s0 (
    .F(LCD_DEN_d_5),
    .I0(x_Pixel_3_9),
    .I1(x_Pixel_5_9),
    .I2(x_Count[6]),
    .I3(x_Count[7]) 
);
defparam LCD_DEN_d_s0.INIT=16'hF400;
  LUT2 LCD_DEN_d_s1 (
    .F(LCD_DEN_d_6),
    .I0(x_Count[8]),
    .I1(x_Count[9]) 
);
defparam LCD_DEN_d_s1.INIT=4'h1;
  LUT4 LCD_DEN_d_s2 (
    .F(LCD_DEN_d_7),
    .I0(LCD_DEN_d_9),
    .I1(x_Count[4]),
    .I2(x_Count[5]),
    .I3(LCD_DEN_d_10) 
);
defparam LCD_DEN_d_s2.INIT=16'hF400;
  LUT3 x_Pixel_3_s4 (
    .F(x_Pixel_3_9),
    .I0(x_Count[2]),
    .I1(x_Count[1]),
    .I2(x_Count[3]) 
);
defparam x_Pixel_3_s4.INIT=8'h07;
  LUT2 x_Pixel_5_s4 (
    .F(x_Pixel_5_9),
    .I0(x_Count[4]),
    .I1(x_Count[5]) 
);
defparam x_Pixel_5_s4.INIT=4'h8;
  LUT3 n68_s2 (
    .F(n68_6),
    .I0(y_Count[0]),
    .I1(y_Count[1]),
    .I2(y_Pixel[3]) 
);
defparam n68_s2.INIT=8'h80;
  LUT4 n67_s2 (
    .F(n67_6),
    .I0(y_Count[0]),
    .I1(y_Count[1]),
    .I2(y_Pixel[3]),
    .I3(y_Pixel[4]) 
);
defparam n67_s2.INIT=16'h8000;
  LUT2 n66_s2 (
    .F(n66_6),
    .I0(y_Pixel[5]),
    .I1(n67_6) 
);
defparam n66_s2.INIT=4'h8;
  LUT4 n64_s2 (
    .F(n64_6),
    .I0(y_Pixel[5]),
    .I1(y_Count[5]),
    .I2(y_Count[6]),
    .I3(n67_6) 
);
defparam n64_s2.INIT=16'h8000;
  LUT3 n63_s2 (
    .F(n63_6),
    .I0(y_Count[5]),
    .I1(y_Count[6]),
    .I2(y_Count[7]) 
);
defparam n63_s2.INIT=8'h80;
  LUT4 n62_s2 (
    .F(n62_6),
    .I0(y_Count[5]),
    .I1(y_Count[6]),
    .I2(y_Count[7]),
    .I3(y_Count[8]) 
);
defparam n62_s2.INIT=16'h8000;
  LUT4 bram_rd_addr_0_s2 (
    .F(bram_rd_addr_0_6),
    .I0(n62_6),
    .I1(x_Count[1]),
    .I2(x_Count[2]),
    .I3(LCD_DEN_d_11) 
);
defparam bram_rd_addr_0_s2.INIT=16'h1400;
  LUT4 bram_rd_addr_1_s2 (
    .F(bram_rd_addr_1_6),
    .I0(n62_6),
    .I1(x_Count[3]),
    .I2(bram_rd_addr_1_7),
    .I3(LCD_DEN_d_11) 
);
defparam bram_rd_addr_1_s2.INIT=16'h4100;
  LUT4 bram_rd_addr_2_s2 (
    .F(bram_rd_addr_2_6),
    .I0(n62_6),
    .I1(x_Pixel_3_9),
    .I2(x_Count[4]),
    .I3(LCD_DEN_d_11) 
);
defparam bram_rd_addr_2_s2.INIT=16'h4100;
  LUT3 sig_hsync_s3 (
    .F(sig_hsync_6),
    .I0(x_Count[3]),
    .I1(x_Count[5]),
    .I2(x_Count[7]) 
);
defparam sig_hsync_s3.INIT=8'h01;
  LUT4 sig_vsync_s3 (
    .F(sig_vsync_6),
    .I0(y_Count[0]),
    .I1(y_Pixel[3]),
    .I2(y_Count[1]),
    .I3(y_Pixel[4]) 
);
defparam sig_vsync_s3.INIT=16'h3FC8;
  LUT2 n288_s4 (
    .F(n288_8),
    .I0(y_Count[7]),
    .I1(y_Count[8]) 
);
defparam n288_s4.INIT=4'h1;
  LUT4 n288_s5 (
    .F(n288_9),
    .I0(x_Count[1]),
    .I1(x_Count[2]),
    .I2(x_Count[4]),
    .I3(x_Count[6]) 
);
defparam n288_s5.INIT=16'h0001;
  LUT4 n288_s6 (
    .F(n288_10),
    .I0(x_Count[3]),
    .I1(x_Count[5]),
    .I2(x_Count[7]),
    .I3(x_Count[10]) 
);
defparam n288_s6.INIT=16'h8000;
  LUT4 LCD_DEN_d_s4 (
    .F(LCD_DEN_d_9),
    .I0(x_Count[1]),
    .I1(x_Count[2]),
    .I2(x_Count[0]),
    .I3(x_Count[3]) 
);
defparam LCD_DEN_d_s4.INIT=16'h007F;
  LUT4 LCD_DEN_d_s5 (
    .F(LCD_DEN_d_10),
    .I0(x_Count[6]),
    .I1(x_Count[7]),
    .I2(x_Count[8]),
    .I3(x_Count[9]) 
);
defparam LCD_DEN_d_s5.INIT=16'h8000;
  LUT2 LCD_DEN_d_s6 (
    .F(LCD_DEN_d_11),
    .I0(x_Count[10]),
    .I1(y_Count[9]) 
);
defparam LCD_DEN_d_s6.INIT=4'h1;
  LUT2 bram_rd_addr_1_s3 (
    .F(bram_rd_addr_1_7),
    .I0(x_Count[1]),
    .I1(x_Count[2]) 
);
defparam bram_rd_addr_1_s3.INIT=4'h8;
  LUT4 x_Pixel_4_s5 (
    .F(x_Pixel[4]),
    .I0(x_Pixel_3_9),
    .I1(x_Count[4]),
    .I2(x_Count[5]),
    .I3(x_Count[6]) 
);
defparam x_Pixel_4_s5.INIT=16'h40BF;
  LUT4 n66_s3 (
    .F(n66_8),
    .I0(y_Count[5]),
    .I1(y_Pixel[5]),
    .I2(n67_6),
    .I3(n288_7) 
);
defparam n66_s3.INIT=16'h6A00;
  LUT4 bram_rd_addr_14_s3 (
    .F(bram_rd_addr_14_8),
    .I0(n62_6),
    .I1(n169_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_14_s3.INIT=16'h0004;
  LUT4 bram_rd_addr_13_s3 (
    .F(bram_rd_addr_13_8),
    .I0(n62_6),
    .I1(n170_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_13_s3.INIT=16'h0004;
  LUT4 bram_rd_addr_12_s3 (
    .F(bram_rd_addr_12_8),
    .I0(n62_6),
    .I1(n171_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_12_s3.INIT=16'h0004;
  LUT4 bram_rd_addr_11_s3 (
    .F(bram_rd_addr_11_8),
    .I0(n62_6),
    .I1(n172_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_11_s3.INIT=16'h0004;
  LUT4 bram_rd_addr_10_s3 (
    .F(bram_rd_addr_10_8),
    .I0(n62_6),
    .I1(n173_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_10_s3.INIT=16'h0004;
  LUT4 bram_rd_addr_9_s3 (
    .F(bram_rd_addr_9_8),
    .I0(n62_6),
    .I1(n174_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_9_s3.INIT=16'h0004;
  LUT4 bram_rd_addr_8_s3 (
    .F(bram_rd_addr_8_8),
    .I0(n62_6),
    .I1(n175_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_8_s3.INIT=16'h0004;
  LUT4 bram_rd_addr_7_s3 (
    .F(bram_rd_addr_7_8),
    .I0(n62_6),
    .I1(n176_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_7_s3.INIT=16'h0004;
  LUT4 bram_rd_addr_6_s3 (
    .F(bram_rd_addr_6_8),
    .I0(n62_6),
    .I1(n177_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_6_s3.INIT=16'h0004;
  LUT4 bram_rd_addr_5_s3 (
    .F(bram_rd_addr_5_8),
    .I0(n62_6),
    .I1(n178_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_5_s3.INIT=16'h0004;
  LUT4 bram_rd_addr_4_s3 (
    .F(bram_rd_addr_4_8),
    .I0(n62_6),
    .I1(n179_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_4_s3.INIT=16'h0004;
  LUT4 bram_rd_addr_3_s3 (
    .F(bram_rd_addr_3_8),
    .I0(n62_6),
    .I1(n180_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_3_s3.INIT=16'h0004;
  LUT4 bram_rd_clk_en_s3 (
    .F(bram_rd_clk_en_9),
    .I0(frame_bram_din),
    .I1(n62_6),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_clk_en_s3.INIT=16'h0001;
  LUT3 LCD_DEN_d_s7 (
    .F(LCD_DEN_d_13),
    .I0(n62_6),
    .I1(x_Count[10]),
    .I2(y_Count[9]) 
);
defparam LCD_DEN_d_s7.INIT=8'h01;
  LUT4 sig_hsync_s5 (
    .F(sig_hsync_9),
    .I0(x_Count[0]),
    .I1(x_Count[8]),
    .I2(x_Count[9]),
    .I3(n288_9) 
);
defparam sig_hsync_s5.INIT=16'h0100;
  LUT4 x_Pixel_8_s5 (
    .F(x_Pixel[8]),
    .I0(LCD_DEN_d_5),
    .I1(x_Count[8]),
    .I2(x_Count[9]),
    .I3(x_Count[10]) 
);
defparam x_Pixel_8_s5.INIT=16'hFE01;
  LUT4 n117_s11 (
    .F(n117_18),
    .I0(x_Count[10]),
    .I1(LCD_DEN_d_5),
    .I2(x_Count[8]),
    .I3(x_Count[9]) 
);
defparam n117_s11.INIT=16'h0001;
  LUT4 n71_s3 (
    .F(n71_8),
    .I0(y_Count[0]),
    .I1(n288_7),
    .I2(n288_5),
    .I3(n288_6) 
);
defparam n71_s3.INIT=16'h4666;
  LUT4 n288_s7 (
    .F(n288_12),
    .I0(y_Count[0]),
    .I1(n288_7),
    .I2(n288_5),
    .I3(n288_6) 
);
defparam n288_s7.INIT=16'hECCC;
  DFFR x_Count_9_s0 (
    .Q(x_Count[9]),
    .D(n30_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n288_12) 
);
defparam x_Count_9_s0.INIT=1'b0;
  DFFR x_Count_8_s0 (
    .Q(x_Count[8]),
    .D(n31_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n288_12) 
);
defparam x_Count_8_s0.INIT=1'b0;
  DFFR x_Count_7_s0 (
    .Q(x_Count[7]),
    .D(n32_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n288_12) 
);
defparam x_Count_7_s0.INIT=1'b0;
  DFFR x_Count_6_s0 (
    .Q(x_Count[6]),
    .D(n33_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n288_12) 
);
defparam x_Count_6_s0.INIT=1'b0;
  DFFR x_Count_5_s0 (
    .Q(x_Count[5]),
    .D(n34_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n288_12) 
);
defparam x_Count_5_s0.INIT=1'b0;
  DFFR x_Count_4_s0 (
    .Q(x_Count[4]),
    .D(n35_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n288_12) 
);
defparam x_Count_4_s0.INIT=1'b0;
  DFFR x_Count_3_s0 (
    .Q(x_Count[3]),
    .D(n36_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n288_12) 
);
defparam x_Count_3_s0.INIT=1'b0;
  DFFR x_Count_2_s0 (
    .Q(x_Count[2]),
    .D(n37_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n288_12) 
);
defparam x_Count_2_s0.INIT=1'b0;
  DFFR x_Count_1_s0 (
    .Q(x_Count[1]),
    .D(n38_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n288_12) 
);
defparam x_Count_1_s0.INIT=1'b0;
  DFFR x_Count_0_s0 (
    .Q(x_Count[0]),
    .D(n39_6),
    .CLK(LCD_CLOCK_d),
    .RESET(n288_12) 
);
defparam x_Count_0_s0.INIT=1'b0;
  DFFR x_Count_10_s0 (
    .Q(x_Count[10]),
    .D(n29_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n288_12) 
);
defparam x_Count_10_s0.INIT=1'b0;
  DFFE y_Count_9_s1 (
    .Q(y_Count[9]),
    .D(n62_5),
    .CLK(LCD_CLOCK_d),
    .CE(n288_12) 
);
defparam y_Count_9_s1.INIT=1'b0;
  DFFE y_Count_8_s1 (
    .Q(y_Count[8]),
    .D(n63_5),
    .CLK(LCD_CLOCK_d),
    .CE(n288_12) 
);
defparam y_Count_8_s1.INIT=1'b0;
  DFFE y_Count_7_s1 (
    .Q(y_Count[7]),
    .D(n64_5),
    .CLK(LCD_CLOCK_d),
    .CE(n288_12) 
);
defparam y_Count_7_s1.INIT=1'b0;
  DFFE y_Count_6_s1 (
    .Q(y_Count[6]),
    .D(n65_5),
    .CLK(LCD_CLOCK_d),
    .CE(n288_12) 
);
defparam y_Count_6_s1.INIT=1'b0;
  DFFE y_Count_5_s1 (
    .Q(y_Count[5]),
    .D(n66_8),
    .CLK(LCD_CLOCK_d),
    .CE(n288_12) 
);
defparam y_Count_5_s1.INIT=1'b0;
  DFFE y_Count_4_s1 (
    .Q(y_Pixel[5]),
    .D(n67_5),
    .CLK(LCD_CLOCK_d),
    .CE(n288_12) 
);
defparam y_Count_4_s1.INIT=1'b0;
  DFFE y_Count_3_s1 (
    .Q(y_Pixel[4]),
    .D(n68_5),
    .CLK(LCD_CLOCK_d),
    .CE(n288_12) 
);
defparam y_Count_3_s1.INIT=1'b0;
  DFFE y_Count_2_s1 (
    .Q(y_Pixel[3]),
    .D(n69_5),
    .CLK(LCD_CLOCK_d),
    .CE(n288_12) 
);
defparam y_Count_2_s1.INIT=1'b0;
  DFFE y_Count_1_s1 (
    .Q(y_Count[1]),
    .D(n70_5),
    .CLK(LCD_CLOCK_d),
    .CE(n288_12) 
);
defparam y_Count_1_s1.INIT=1'b0;
  DFF y_Count_0_s3 (
    .Q(y_Count[0]),
    .D(n71_8),
    .CLK(LCD_CLOCK_d) 
);
defparam y_Count_0_s3.INIT=1'b0;
  ALU n38_s (
    .SUM(n38_1),
    .COUT(n38_2),
    .I0(x_Count[1]),
    .I1(x_Count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s.ALU_MODE=0;
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(x_Count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n38_2) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(x_Count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(x_Count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(x_Count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(x_Count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(x_Count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(x_Count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(x_Count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_0_COUT),
    .I0(x_Count[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n180_s (
    .SUM(n180_1),
    .COUT(n180_2),
    .I0(x_Pixel[3]),
    .I1(y_Pixel[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam n180_s.ALU_MODE=0;
  ALU n179_s (
    .SUM(n179_1),
    .COUT(n179_2),
    .I0(x_Pixel[4]),
    .I1(y_Pixel[4]),
    .I3(GND),
    .CIN(n180_2) 
);
defparam n179_s.ALU_MODE=0;
  ALU n178_s (
    .SUM(n178_1),
    .COUT(n178_2),
    .I0(x_Pixel[5]),
    .I1(y_Pixel[5]),
    .I3(GND),
    .CIN(n179_2) 
);
defparam n178_s.ALU_MODE=0;
  ALU n177_s (
    .SUM(n177_1),
    .COUT(n177_2),
    .I0(x_Pixel[6]),
    .I1(y_Pixel[6]),
    .I3(GND),
    .CIN(n178_2) 
);
defparam n177_s.ALU_MODE=0;
  ALU n176_s (
    .SUM(n176_1),
    .COUT(n176_2),
    .I0(x_Pixel[7]),
    .I1(y_Pixel[7]),
    .I3(GND),
    .CIN(n177_2) 
);
defparam n176_s.ALU_MODE=0;
  ALU n175_s (
    .SUM(n175_1),
    .COUT(n175_2),
    .I0(x_Pixel[8]),
    .I1(y_Pixel[8]),
    .I3(GND),
    .CIN(n176_2) 
);
defparam n175_s.ALU_MODE=0;
  ALU n174_s (
    .SUM(n174_1),
    .COUT(n174_2),
    .I0(n117_18),
    .I1(y_Pixel[9]),
    .I3(GND),
    .CIN(n175_2) 
);
defparam n174_s.ALU_MODE=0;
  ALU n173_s (
    .SUM(n173_1),
    .COUT(n173_2),
    .I0(GND),
    .I1(y_Pixel[10]),
    .I3(GND),
    .CIN(n174_2) 
);
defparam n173_s.ALU_MODE=0;
  ALU n172_s (
    .SUM(n172_1),
    .COUT(n172_2),
    .I0(GND),
    .I1(y_Pixel[11]),
    .I3(GND),
    .CIN(n173_2) 
);
defparam n172_s.ALU_MODE=0;
  ALU n171_s (
    .SUM(n171_1),
    .COUT(n171_2),
    .I0(GND),
    .I1(y_Pixel[12]),
    .I3(GND),
    .CIN(n172_2) 
);
defparam n171_s.ALU_MODE=0;
  ALU n170_s (
    .SUM(n170_1),
    .COUT(n170_2),
    .I0(GND),
    .I1(y_Pixel[13]),
    .I3(GND),
    .CIN(n171_2) 
);
defparam n170_s.ALU_MODE=0;
  ALU n169_s (
    .SUM(n169_1),
    .COUT(n169_0_COUT),
    .I0(GND),
    .I1(y_Pixel[14]),
    .I3(GND),
    .CIN(n170_2) 
);
defparam n169_s.ALU_MODE=0;
  ALU y_Pixel_6_s (
    .SUM(y_Pixel[6]),
    .COUT(y_Pixel_6_4),
    .I0(y_Count[5]),
    .I1(y_Pixel[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam y_Pixel_6_s.ALU_MODE=0;
  ALU mult_1032_DOUT_1_s (
    .SUM(mult_1032_DOUT_1_1),
    .COUT(mult_1032_DOUT_1_2),
    .I0(y_Count[6]),
    .I1(y_Pixel[4]),
    .I3(GND),
    .CIN(y_Pixel_6_4) 
);
defparam mult_1032_DOUT_1_s.ALU_MODE=0;
  ALU mult_1032_DOUT_2_s (
    .SUM(mult_1032_DOUT_2_1),
    .COUT(mult_1032_DOUT_2_2),
    .I0(y_Count[7]),
    .I1(y_Pixel[5]),
    .I3(GND),
    .CIN(mult_1032_DOUT_1_2) 
);
defparam mult_1032_DOUT_2_s.ALU_MODE=0;
  ALU mult_1032_DOUT_3_s (
    .SUM(mult_1032_DOUT_3_1),
    .COUT(mult_1032_DOUT_3_2),
    .I0(y_Count[8]),
    .I1(y_Count[5]),
    .I3(GND),
    .CIN(mult_1032_DOUT_2_2) 
);
defparam mult_1032_DOUT_3_s.ALU_MODE=0;
  ALU mult_1032_DOUT_4_s (
    .SUM(mult_1032_DOUT_4_1),
    .COUT(mult_1032_DOUT_4_2),
    .I0(y_Count[9]),
    .I1(y_Count[6]),
    .I3(GND),
    .CIN(mult_1032_DOUT_3_2) 
);
defparam mult_1032_DOUT_4_s.ALU_MODE=0;
  ALU mult_1032_DOUT_5_s (
    .SUM(mult_1032_DOUT_5_1),
    .COUT(mult_1032_DOUT_5_2),
    .I0(GND),
    .I1(y_Count[7]),
    .I3(GND),
    .CIN(mult_1032_DOUT_4_2) 
);
defparam mult_1032_DOUT_5_s.ALU_MODE=0;
  ALU mult_1032_DOUT_6_s (
    .SUM(mult_1032_DOUT_6_1),
    .COUT(mult_1032_DOUT_6_2),
    .I0(GND),
    .I1(y_Count[8]),
    .I3(GND),
    .CIN(mult_1032_DOUT_5_2) 
);
defparam mult_1032_DOUT_6_s.ALU_MODE=0;
  ALU mult_1032_DOUT_7_s (
    .SUM(mult_1032_DOUT_7_1),
    .COUT(mult_1032_DOUT_8_3),
    .I0(GND),
    .I1(y_Count[9]),
    .I3(GND),
    .CIN(mult_1032_DOUT_6_2) 
);
defparam mult_1032_DOUT_7_s.ALU_MODE=0;
  ALU y_Pixel_7_s (
    .SUM(y_Pixel[7]),
    .COUT(y_Pixel_7_4),
    .I0(mult_1032_DOUT_1_1),
    .I1(y_Pixel[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam y_Pixel_7_s.ALU_MODE=0;
  ALU y_Pixel_8_s (
    .SUM(y_Pixel[8]),
    .COUT(y_Pixel_8_4),
    .I0(mult_1032_DOUT_2_1),
    .I1(y_Pixel[4]),
    .I3(GND),
    .CIN(y_Pixel_7_4) 
);
defparam y_Pixel_8_s.ALU_MODE=0;
  ALU y_Pixel_9_s (
    .SUM(y_Pixel[9]),
    .COUT(y_Pixel_9_4),
    .I0(mult_1032_DOUT_3_1),
    .I1(y_Pixel[5]),
    .I3(GND),
    .CIN(y_Pixel_8_4) 
);
defparam y_Pixel_9_s.ALU_MODE=0;
  ALU y_Pixel_10_s (
    .SUM(y_Pixel[10]),
    .COUT(y_Pixel_10_4),
    .I0(mult_1032_DOUT_4_1),
    .I1(y_Count[5]),
    .I3(GND),
    .CIN(y_Pixel_9_4) 
);
defparam y_Pixel_10_s.ALU_MODE=0;
  ALU y_Pixel_11_s (
    .SUM(y_Pixel[11]),
    .COUT(y_Pixel_11_4),
    .I0(mult_1032_DOUT_5_1),
    .I1(y_Count[6]),
    .I3(GND),
    .CIN(y_Pixel_10_4) 
);
defparam y_Pixel_11_s.ALU_MODE=0;
  ALU y_Pixel_12_s (
    .SUM(y_Pixel[12]),
    .COUT(y_Pixel_12_4),
    .I0(mult_1032_DOUT_6_1),
    .I1(y_Count[7]),
    .I3(GND),
    .CIN(y_Pixel_11_4) 
);
defparam y_Pixel_12_s.ALU_MODE=0;
  ALU y_Pixel_13_s (
    .SUM(y_Pixel[13]),
    .COUT(y_Pixel_13_4),
    .I0(mult_1032_DOUT_7_1),
    .I1(y_Count[8]),
    .I3(GND),
    .CIN(y_Pixel_12_4) 
);
defparam y_Pixel_13_s.ALU_MODE=0;
  ALU y_Pixel_14_s (
    .SUM(y_Pixel[14]),
    .COUT(mult_1033_DOUT_8_3),
    .I0(mult_1032_DOUT_8_3),
    .I1(y_Count[9]),
    .I3(GND),
    .CIN(y_Pixel_13_4) 
);
defparam y_Pixel_14_s.ALU_MODE=0;
  INV n39_s2 (
    .O(n39_6),
    .I(x_Count[0]) 
);
  dual_bram dual_port_ram (
    .frame_bram_din(frame_bram_din),
    .sys_clock(sys_clock),
    .LCD_CLOCK_d(LCD_CLOCK_d),
    .bram_rd_clk_en(bram_rd_clk_en),
    .frame_bram_rst_Z(frame_bram_rst_Z),
    .frame_bram_addr(frame_bram_addr[14:0]),
    .bram_rd_addr(bram_rd_addr[14:0]),
    .bram_qout(bram_qout[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vga_controller */
module adc_controller (
  sys_clock,
  ADC_DATA_d_0,
  adc_interrupt_Z,
  ADC_DATA_d,
  frame_bram_din,
  frame_bram_rst_Z,
  ADC_RD_d,
  frame_bram_addr
)
;
input sys_clock;
input ADC_DATA_d_0;
input adc_interrupt_Z;
input [7:1] ADC_DATA_d;
output frame_bram_din;
output frame_bram_rst_Z;
output ADC_RD_d;
output [14:0] frame_bram_addr;
wire n185_15;
wire n150_4;
wire adc_state_0_7;
wire n226_10;
wire n187_13;
wire n184_9;
wire n195_10;
wire n150_5;
wire n150_6;
wire adc_state_1_9;
wire adc_state_1_10;
wire n195_11;
wire n195_12;
wire n195_13;
wire n150_7;
wire n150_8;
wire n150_9;
wire n150_10;
wire n150_11;
wire n150_12;
wire n150_13;
wire n150_14;
wire n99_6;
wire n195_15;
wire n74_11;
wire n211_10;
wire n149_8;
wire n227_10;
wire n55_1;
wire n55_2;
wire n54_1;
wire n54_2;
wire n53_1;
wire n53_2;
wire n52_1;
wire n52_2;
wire n51_1;
wire n51_2;
wire n50_1;
wire n50_2;
wire n49_1;
wire n49_2;
wire n48_1;
wire n48_2;
wire n47_1;
wire n47_2;
wire n46_1;
wire n46_2;
wire n45_1;
wire n45_2;
wire n44_1;
wire n44_0_COUT;
wire n73_1;
wire n73_2;
wire n72_1;
wire n72_2;
wire n71_1;
wire n71_2;
wire n70_1;
wire n70_2;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_2;
wire n60_1;
wire n60_0_COUT;
wire n148_1;
wire n148_2;
wire n147_1;
wire n147_2;
wire n146_1;
wire n146_2;
wire n145_1;
wire n145_2;
wire n144_1;
wire n144_2;
wire n143_1;
wire n143_2;
wire n142_1;
wire n142_2;
wire n141_1;
wire n141_2;
wire n140_1;
wire n140_2;
wire n139_1;
wire n139_2;
wire n138_1;
wire n138_2;
wire n137_1;
wire n137_2;
wire n136_1;
wire n136_2;
wire n135_1;
wire n135_2;
wire n134_1;
wire n134_2;
wire n133_1;
wire n133_2;
wire n132_1;
wire n132_2;
wire n131_1;
wire n131_2;
wire n130_1;
wire n130_2;
wire n129_1;
wire n129_2;
wire n128_1;
wire n128_2;
wire n127_1;
wire n127_2;
wire n126_1;
wire n126_2;
wire n125_1;
wire n125_2;
wire n124_1;
wire n124_2;
wire n123_1;
wire n123_2;
wire n122_1;
wire n122_2;
wire n121_1;
wire n121_2;
wire n120_1;
wire n120_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_0_COUT;
wire n131_DOUT_0_0_SUM;
wire n131_DOUT_0_2;
wire n131_DOUT_1_1;
wire n131_DOUT_1_2;
wire n131_DOUT_2_1;
wire n131_DOUT_2_2;
wire n131_DOUT_3_1;
wire n131_DOUT_3_2;
wire n131_DOUT_4_1;
wire n131_DOUT_4_2;
wire n131_DOUT_5_1;
wire n131_DOUT_5_2;
wire n131_DOUT_6_1;
wire n131_DOUT_6_2;
wire n131_DOUT_7_1;
wire n131_DOUT_8_3;
wire n132_DOUT_0_0_SUM;
wire n132_DOUT_0_2;
wire n132_DOUT_1_1;
wire n132_DOUT_1_2;
wire n132_DOUT_2_1;
wire n132_DOUT_2_2;
wire n132_DOUT_3_1;
wire n132_DOUT_3_2;
wire n132_DOUT_4_1;
wire n132_DOUT_4_2;
wire n132_DOUT_5_1;
wire n132_DOUT_5_2;
wire n132_DOUT_6_1;
wire n132_DOUT_6_2;
wire n132_DOUT_7_1;
wire n132_DOUT_8_3;
wire n133_DOUT_0_0_SUM;
wire n133_DOUT_0_2;
wire n133_DOUT_1_0_SUM;
wire n133_DOUT_1_2;
wire n39_2;
wire n39_3;
wire n38_2;
wire n38_3;
wire n37_2;
wire n37_3;
wire n16_2;
wire n16_3;
wire n15_2;
wire n15_3;
wire n14_2;
wire n13_8;
wire n36_2;
wire n36_3;
wire n281_DOUT_1_1;
wire n281_DOUT_1_2;
wire n281_DOUT_2_1;
wire n281_DOUT_2_2;
wire n281_DOUT_3_1;
wire n281_DOUT_3_2;
wire n281_DOUT_4_1;
wire n281_DOUT_4_2;
wire n281_DOUT_5_1;
wire n281_DOUT_5_2;
wire n281_DOUT_6_1;
wire n281_DOUT_7_3;
wire n35_2;
wire n35_3;
wire n34_2;
wire n34_3;
wire n33_2;
wire n33_3;
wire n32_2;
wire n32_3;
wire n31_2;
wire n31_3;
wire n30_2;
wire n30_3;
wire n29_2;
wire n28_7;
wire n187_14;
wire n186_17;
wire [14:0] adc_mem_addr_count;
wire [31:0] waiting_state_count;
wire [1:0] adc_state;
wire VCC;
wire GND;
  LUT2 n185_s9 (
    .F(n185_15),
    .I0(adc_state[0]),
    .I1(adc_state[1]) 
);
defparam n185_s9.INIT=4'h6;
  LUT4 n150_s1 (
    .F(n150_4),
    .I0(n150_5),
    .I1(n150_6),
    .I2(waiting_state_count[31]),
    .I3(n227_10) 
);
defparam n150_s1.INIT=16'h0700;
  LUT4 adc_state_1_s3 (
    .F(adc_state_0_7),
    .I0(n150_6),
    .I1(n150_5),
    .I2(adc_state_1_9),
    .I3(adc_state_1_10) 
);
defparam adc_state_1_s3.INIT=16'h70FF;
  LUT2 n226_s5 (
    .F(n226_10),
    .I0(adc_state[0]),
    .I1(n195_10) 
);
defparam n226_s5.INIT=4'h1;
  LUT2 n187_s7 (
    .F(n187_13),
    .I0(adc_state[0]),
    .I1(n195_10) 
);
defparam n187_s7.INIT=4'h4;
  LUT2 n184_s4 (
    .F(n184_9),
    .I0(adc_interrupt_Z),
    .I1(adc_state[0]) 
);
defparam n184_s4.INIT=4'h4;
  LUT4 n195_s6 (
    .F(n195_10),
    .I0(adc_mem_addr_count[7]),
    .I1(n195_11),
    .I2(n195_12),
    .I3(n195_13) 
);
defparam n195_s6.INIT=16'h7000;
  LUT4 n150_s2 (
    .F(n150_5),
    .I0(n150_7),
    .I1(n150_8),
    .I2(n150_9),
    .I3(n150_10) 
);
defparam n150_s2.INIT=16'h1000;
  LUT4 n150_s3 (
    .F(n150_6),
    .I0(n150_11),
    .I1(n150_12),
    .I2(n150_13),
    .I3(n150_14) 
);
defparam n150_s3.INIT=16'h8000;
  LUT2 adc_state_1_s4 (
    .F(adc_state_1_9),
    .I0(waiting_state_count[31]),
    .I1(adc_state[1]) 
);
defparam adc_state_1_s4.INIT=4'h4;
  LUT3 adc_state_1_s5 (
    .F(adc_state_1_10),
    .I0(adc_interrupt_Z),
    .I1(adc_state[1]),
    .I2(adc_state[0]) 
);
defparam adc_state_1_s5.INIT=8'hE0;
  LUT4 n195_s7 (
    .F(n195_11),
    .I0(adc_mem_addr_count[4]),
    .I1(adc_mem_addr_count[3]),
    .I2(adc_mem_addr_count[5]),
    .I3(adc_mem_addr_count[6]) 
);
defparam n195_s7.INIT=16'hFE00;
  LUT3 n195_s8 (
    .F(n195_12),
    .I0(adc_mem_addr_count[10]),
    .I1(adc_mem_addr_count[9]),
    .I2(adc_mem_addr_count[8]) 
);
defparam n195_s8.INIT=8'h01;
  LUT4 n195_s9 (
    .F(n195_13),
    .I0(adc_mem_addr_count[14]),
    .I1(adc_mem_addr_count[13]),
    .I2(adc_mem_addr_count[12]),
    .I3(adc_mem_addr_count[11]) 
);
defparam n195_s9.INIT=16'h0001;
  LUT3 n150_s4 (
    .F(n150_7),
    .I0(waiting_state_count[4]),
    .I1(waiting_state_count[5]),
    .I2(waiting_state_count[6]) 
);
defparam n150_s4.INIT=8'hE0;
  LUT4 n150_s5 (
    .F(n150_8),
    .I0(waiting_state_count[1]),
    .I1(waiting_state_count[2]),
    .I2(waiting_state_count[6]),
    .I3(waiting_state_count[3]) 
);
defparam n150_s5.INIT=16'hE000;
  LUT4 n150_s6 (
    .F(n150_9),
    .I0(waiting_state_count[26]),
    .I1(waiting_state_count[25]),
    .I2(waiting_state_count[24]),
    .I3(waiting_state_count[23]) 
);
defparam n150_s6.INIT=16'h0001;
  LUT4 n150_s7 (
    .F(n150_10),
    .I0(waiting_state_count[30]),
    .I1(waiting_state_count[29]),
    .I2(waiting_state_count[28]),
    .I3(waiting_state_count[27]) 
);
defparam n150_s7.INIT=16'h0001;
  LUT4 n150_s8 (
    .F(n150_11),
    .I0(waiting_state_count[18]),
    .I1(waiting_state_count[17]),
    .I2(waiting_state_count[16]),
    .I3(waiting_state_count[15]) 
);
defparam n150_s8.INIT=16'h0001;
  LUT4 n150_s9 (
    .F(n150_12),
    .I0(waiting_state_count[22]),
    .I1(waiting_state_count[21]),
    .I2(waiting_state_count[20]),
    .I3(waiting_state_count[19]) 
);
defparam n150_s9.INIT=16'h0001;
  LUT4 n150_s10 (
    .F(n150_13),
    .I0(waiting_state_count[10]),
    .I1(waiting_state_count[9]),
    .I2(waiting_state_count[8]),
    .I3(waiting_state_count[7]) 
);
defparam n150_s10.INIT=16'h0001;
  LUT4 n150_s11 (
    .F(n150_14),
    .I0(waiting_state_count[14]),
    .I1(waiting_state_count[13]),
    .I2(waiting_state_count[12]),
    .I3(waiting_state_count[11]) 
);
defparam n150_s11.INIT=16'h0001;
  LUT3 n99_s2 (
    .F(n99_6),
    .I0(n195_10),
    .I1(adc_state[0]),
    .I2(adc_state[1]) 
);
defparam n99_s2.INIT=8'h10;
  LUT3 n195_s10 (
    .F(n195_15),
    .I0(adc_state[0]),
    .I1(adc_state[1]),
    .I2(n195_10) 
);
defparam n195_s10.INIT=8'h40;
  LUT3 n74_s3 (
    .F(n74_11),
    .I0(adc_mem_addr_count[0]),
    .I1(adc_state[0]),
    .I2(adc_state[1]) 
);
defparam n74_s3.INIT=8'h9A;
  LUT2 n211_s5 (
    .F(n211_10),
    .I0(adc_state[0]),
    .I1(adc_state[1]) 
);
defparam n211_s5.INIT=4'h4;
  LUT3 n149_s3 (
    .F(n149_8),
    .I0(adc_state[0]),
    .I1(adc_state[1]),
    .I2(waiting_state_count[0]) 
);
defparam n149_s3.INIT=8'h78;
  LUT2 n227_s5 (
    .F(n227_10),
    .I0(adc_state[0]),
    .I1(adc_state[1]) 
);
defparam n227_s5.INIT=4'h8;
  DFFR adc_data_out_s0 (
    .Q(frame_bram_din),
    .D(n187_13),
    .CLK(sys_clock),
    .RESET(n187_14) 
);
  DFFR frame_bram_rst_s0 (
    .Q(frame_bram_rst_Z),
    .D(n226_10),
    .CLK(sys_clock),
    .RESET(n187_14) 
);
  DFFE adc_data_addr_14_s0 (
    .Q(frame_bram_addr[14]),
    .D(n44_1),
    .CLK(sys_clock),
    .CE(n195_15) 
);
  DFFE adc_data_addr_13_s0 (
    .Q(frame_bram_addr[13]),
    .D(n45_1),
    .CLK(sys_clock),
    .CE(n195_15) 
);
  DFFE adc_data_addr_12_s0 (
    .Q(frame_bram_addr[12]),
    .D(n46_1),
    .CLK(sys_clock),
    .CE(n195_15) 
);
  DFFE adc_data_addr_11_s0 (
    .Q(frame_bram_addr[11]),
    .D(n47_1),
    .CLK(sys_clock),
    .CE(n195_15) 
);
  DFFE adc_data_addr_10_s0 (
    .Q(frame_bram_addr[10]),
    .D(n48_1),
    .CLK(sys_clock),
    .CE(n195_15) 
);
  DFFE adc_data_addr_9_s0 (
    .Q(frame_bram_addr[9]),
    .D(n49_1),
    .CLK(sys_clock),
    .CE(n195_15) 
);
  DFFE adc_data_addr_8_s0 (
    .Q(frame_bram_addr[8]),
    .D(n50_1),
    .CLK(sys_clock),
    .CE(n195_15) 
);
  DFFE adc_data_addr_7_s0 (
    .Q(frame_bram_addr[7]),
    .D(n51_1),
    .CLK(sys_clock),
    .CE(n195_15) 
);
  DFFE adc_data_addr_6_s0 (
    .Q(frame_bram_addr[6]),
    .D(n52_1),
    .CLK(sys_clock),
    .CE(n195_15) 
);
  DFFE adc_data_addr_5_s0 (
    .Q(frame_bram_addr[5]),
    .D(n53_1),
    .CLK(sys_clock),
    .CE(n195_15) 
);
  DFFE adc_data_addr_4_s0 (
    .Q(frame_bram_addr[4]),
    .D(n54_1),
    .CLK(sys_clock),
    .CE(n195_15) 
);
  DFFE adc_data_addr_3_s0 (
    .Q(frame_bram_addr[3]),
    .D(n55_1),
    .CLK(sys_clock),
    .CE(n195_15) 
);
  DFFE adc_data_addr_2_s0 (
    .Q(frame_bram_addr[2]),
    .D(adc_mem_addr_count[2]),
    .CLK(sys_clock),
    .CE(n195_15) 
);
  DFFE adc_data_addr_1_s0 (
    .Q(frame_bram_addr[1]),
    .D(adc_mem_addr_count[1]),
    .CLK(sys_clock),
    .CE(n195_15) 
);
  DFFE adc_data_addr_0_s0 (
    .Q(frame_bram_addr[0]),
    .D(adc_mem_addr_count[0]),
    .CLK(sys_clock),
    .CE(n195_15) 
);
  DFFRE adc_mem_addr_count_14_s0 (
    .Q(adc_mem_addr_count[14]),
    .D(n60_1),
    .CLK(sys_clock),
    .CE(n211_10),
    .RESET(n99_6) 
);
defparam adc_mem_addr_count_14_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_13_s0 (
    .Q(adc_mem_addr_count[13]),
    .D(n61_1),
    .CLK(sys_clock),
    .CE(n211_10),
    .RESET(n99_6) 
);
defparam adc_mem_addr_count_13_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_12_s0 (
    .Q(adc_mem_addr_count[12]),
    .D(n62_1),
    .CLK(sys_clock),
    .CE(n211_10),
    .RESET(n99_6) 
);
defparam adc_mem_addr_count_12_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_11_s0 (
    .Q(adc_mem_addr_count[11]),
    .D(n63_1),
    .CLK(sys_clock),
    .CE(n211_10),
    .RESET(n99_6) 
);
defparam adc_mem_addr_count_11_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_10_s0 (
    .Q(adc_mem_addr_count[10]),
    .D(n64_1),
    .CLK(sys_clock),
    .CE(n211_10),
    .RESET(n99_6) 
);
defparam adc_mem_addr_count_10_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_9_s0 (
    .Q(adc_mem_addr_count[9]),
    .D(n65_1),
    .CLK(sys_clock),
    .CE(n211_10),
    .RESET(n99_6) 
);
defparam adc_mem_addr_count_9_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_8_s0 (
    .Q(adc_mem_addr_count[8]),
    .D(n66_1),
    .CLK(sys_clock),
    .CE(n211_10),
    .RESET(n99_6) 
);
defparam adc_mem_addr_count_8_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_7_s0 (
    .Q(adc_mem_addr_count[7]),
    .D(n67_1),
    .CLK(sys_clock),
    .CE(n211_10),
    .RESET(n99_6) 
);
defparam adc_mem_addr_count_7_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_6_s0 (
    .Q(adc_mem_addr_count[6]),
    .D(n68_1),
    .CLK(sys_clock),
    .CE(n211_10),
    .RESET(n99_6) 
);
defparam adc_mem_addr_count_6_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_5_s0 (
    .Q(adc_mem_addr_count[5]),
    .D(n69_1),
    .CLK(sys_clock),
    .CE(n211_10),
    .RESET(n99_6) 
);
defparam adc_mem_addr_count_5_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_4_s0 (
    .Q(adc_mem_addr_count[4]),
    .D(n70_1),
    .CLK(sys_clock),
    .CE(n211_10),
    .RESET(n99_6) 
);
defparam adc_mem_addr_count_4_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_3_s0 (
    .Q(adc_mem_addr_count[3]),
    .D(n71_1),
    .CLK(sys_clock),
    .CE(n211_10),
    .RESET(n99_6) 
);
defparam adc_mem_addr_count_3_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_2_s0 (
    .Q(adc_mem_addr_count[2]),
    .D(n72_1),
    .CLK(sys_clock),
    .CE(n211_10),
    .RESET(n99_6) 
);
defparam adc_mem_addr_count_2_s0.INIT=1'b0;
  DFFRE adc_mem_addr_count_1_s0 (
    .Q(adc_mem_addr_count[1]),
    .D(n73_1),
    .CLK(sys_clock),
    .CE(n211_10),
    .RESET(n99_6) 
);
defparam adc_mem_addr_count_1_s0.INIT=1'b0;
  DFFRE waiting_state_count_31_s0 (
    .Q(waiting_state_count[31]),
    .D(n118_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_31_s0.INIT=1'b0;
  DFFRE waiting_state_count_30_s0 (
    .Q(waiting_state_count[30]),
    .D(n119_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_30_s0.INIT=1'b0;
  DFFRE waiting_state_count_29_s0 (
    .Q(waiting_state_count[29]),
    .D(n120_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_29_s0.INIT=1'b0;
  DFFRE waiting_state_count_28_s0 (
    .Q(waiting_state_count[28]),
    .D(n121_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_28_s0.INIT=1'b0;
  DFFRE waiting_state_count_27_s0 (
    .Q(waiting_state_count[27]),
    .D(n122_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_27_s0.INIT=1'b0;
  DFFRE waiting_state_count_26_s0 (
    .Q(waiting_state_count[26]),
    .D(n123_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_26_s0.INIT=1'b0;
  DFFRE waiting_state_count_25_s0 (
    .Q(waiting_state_count[25]),
    .D(n124_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_25_s0.INIT=1'b0;
  DFFRE waiting_state_count_24_s0 (
    .Q(waiting_state_count[24]),
    .D(n125_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_24_s0.INIT=1'b0;
  DFFRE waiting_state_count_23_s0 (
    .Q(waiting_state_count[23]),
    .D(n126_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_23_s0.INIT=1'b0;
  DFFRE waiting_state_count_22_s0 (
    .Q(waiting_state_count[22]),
    .D(n127_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_22_s0.INIT=1'b0;
  DFFRE waiting_state_count_21_s0 (
    .Q(waiting_state_count[21]),
    .D(n128_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_21_s0.INIT=1'b0;
  DFFRE waiting_state_count_20_s0 (
    .Q(waiting_state_count[20]),
    .D(n129_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_20_s0.INIT=1'b0;
  DFFRE waiting_state_count_19_s0 (
    .Q(waiting_state_count[19]),
    .D(n130_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_19_s0.INIT=1'b0;
  DFFRE waiting_state_count_18_s0 (
    .Q(waiting_state_count[18]),
    .D(n131_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_18_s0.INIT=1'b0;
  DFFRE waiting_state_count_17_s0 (
    .Q(waiting_state_count[17]),
    .D(n132_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_17_s0.INIT=1'b0;
  DFFRE waiting_state_count_16_s0 (
    .Q(waiting_state_count[16]),
    .D(n133_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_16_s0.INIT=1'b0;
  DFFRE waiting_state_count_15_s0 (
    .Q(waiting_state_count[15]),
    .D(n134_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_15_s0.INIT=1'b0;
  DFFRE waiting_state_count_14_s0 (
    .Q(waiting_state_count[14]),
    .D(n135_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_14_s0.INIT=1'b0;
  DFFRE waiting_state_count_13_s0 (
    .Q(waiting_state_count[13]),
    .D(n136_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_13_s0.INIT=1'b0;
  DFFRE waiting_state_count_12_s0 (
    .Q(waiting_state_count[12]),
    .D(n137_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_12_s0.INIT=1'b0;
  DFFRE waiting_state_count_11_s0 (
    .Q(waiting_state_count[11]),
    .D(n138_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_11_s0.INIT=1'b0;
  DFFRE waiting_state_count_10_s0 (
    .Q(waiting_state_count[10]),
    .D(n139_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_10_s0.INIT=1'b0;
  DFFRE waiting_state_count_9_s0 (
    .Q(waiting_state_count[9]),
    .D(n140_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_9_s0.INIT=1'b0;
  DFFRE waiting_state_count_8_s0 (
    .Q(waiting_state_count[8]),
    .D(n141_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_8_s0.INIT=1'b0;
  DFFRE waiting_state_count_7_s0 (
    .Q(waiting_state_count[7]),
    .D(n142_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_7_s0.INIT=1'b0;
  DFFRE waiting_state_count_6_s0 (
    .Q(waiting_state_count[6]),
    .D(n143_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_6_s0.INIT=1'b0;
  DFFRE waiting_state_count_5_s0 (
    .Q(waiting_state_count[5]),
    .D(n144_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_5_s0.INIT=1'b0;
  DFFRE waiting_state_count_4_s0 (
    .Q(waiting_state_count[4]),
    .D(n145_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_4_s0.INIT=1'b0;
  DFFRE waiting_state_count_3_s0 (
    .Q(waiting_state_count[3]),
    .D(n146_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_3_s0.INIT=1'b0;
  DFFRE waiting_state_count_2_s0 (
    .Q(waiting_state_count[2]),
    .D(n147_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_2_s0.INIT=1'b0;
  DFFRE waiting_state_count_1_s0 (
    .Q(waiting_state_count[1]),
    .D(n148_1),
    .CLK(sys_clock),
    .CE(n227_10),
    .RESET(n150_4) 
);
defparam waiting_state_count_1_s0.INIT=1'b0;
  DFFS adc_rd_s0 (
    .Q(ADC_RD_d),
    .D(n184_9),
    .CLK(sys_clock),
    .SET(adc_state[1]) 
);
  DFFE adc_state_1_s1 (
    .Q(adc_state[1]),
    .D(n185_15),
    .CLK(sys_clock),
    .CE(adc_state_0_7) 
);
defparam adc_state_1_s1.INIT=1'b0;
  DFFE adc_state_0_s1 (
    .Q(adc_state[0]),
    .D(n186_17),
    .CLK(sys_clock),
    .CE(adc_state_0_7) 
);
defparam adc_state_0_s1.INIT=1'b0;
  DFFR adc_mem_addr_count_0_s1 (
    .Q(adc_mem_addr_count[0]),
    .D(n74_11),
    .CLK(sys_clock),
    .RESET(n99_6) 
);
defparam adc_mem_addr_count_0_s1.INIT=1'b0;
  DFFR waiting_state_count_0_s1 (
    .Q(waiting_state_count[0]),
    .D(n149_8),
    .CLK(sys_clock),
    .RESET(n150_4) 
);
defparam waiting_state_count_0_s1.INIT=1'b0;
  ALU n55_s (
    .SUM(n55_1),
    .COUT(n55_2),
    .I0(adc_mem_addr_count[3]),
    .I1(n39_2),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s.ALU_MODE=0;
  ALU n54_s (
    .SUM(n54_1),
    .COUT(n54_2),
    .I0(adc_mem_addr_count[4]),
    .I1(n38_2),
    .I3(GND),
    .CIN(n55_2) 
);
defparam n54_s.ALU_MODE=0;
  ALU n53_s (
    .SUM(n53_1),
    .COUT(n53_2),
    .I0(adc_mem_addr_count[5]),
    .I1(n37_2),
    .I3(GND),
    .CIN(n54_2) 
);
defparam n53_s.ALU_MODE=0;
  ALU n52_s (
    .SUM(n52_1),
    .COUT(n52_2),
    .I0(adc_mem_addr_count[6]),
    .I1(n36_2),
    .I3(GND),
    .CIN(n53_2) 
);
defparam n52_s.ALU_MODE=0;
  ALU n51_s (
    .SUM(n51_1),
    .COUT(n51_2),
    .I0(adc_mem_addr_count[7]),
    .I1(n35_2),
    .I3(GND),
    .CIN(n52_2) 
);
defparam n51_s.ALU_MODE=0;
  ALU n50_s (
    .SUM(n50_1),
    .COUT(n50_2),
    .I0(adc_mem_addr_count[8]),
    .I1(n34_2),
    .I3(GND),
    .CIN(n51_2) 
);
defparam n50_s.ALU_MODE=0;
  ALU n49_s (
    .SUM(n49_1),
    .COUT(n49_2),
    .I0(adc_mem_addr_count[9]),
    .I1(n33_2),
    .I3(GND),
    .CIN(n50_2) 
);
defparam n49_s.ALU_MODE=0;
  ALU n48_s (
    .SUM(n48_1),
    .COUT(n48_2),
    .I0(adc_mem_addr_count[10]),
    .I1(n32_2),
    .I3(GND),
    .CIN(n49_2) 
);
defparam n48_s.ALU_MODE=0;
  ALU n47_s (
    .SUM(n47_1),
    .COUT(n47_2),
    .I0(adc_mem_addr_count[11]),
    .I1(n31_2),
    .I3(GND),
    .CIN(n48_2) 
);
defparam n47_s.ALU_MODE=0;
  ALU n46_s (
    .SUM(n46_1),
    .COUT(n46_2),
    .I0(adc_mem_addr_count[12]),
    .I1(n30_2),
    .I3(GND),
    .CIN(n47_2) 
);
defparam n46_s.ALU_MODE=0;
  ALU n45_s (
    .SUM(n45_1),
    .COUT(n45_2),
    .I0(adc_mem_addr_count[13]),
    .I1(n29_2),
    .I3(GND),
    .CIN(n46_2) 
);
defparam n45_s.ALU_MODE=0;
  ALU n44_s (
    .SUM(n44_1),
    .COUT(n44_0_COUT),
    .I0(adc_mem_addr_count[14]),
    .I1(n28_7),
    .I3(GND),
    .CIN(n45_2) 
);
defparam n44_s.ALU_MODE=0;
  ALU n73_s (
    .SUM(n73_1),
    .COUT(n73_2),
    .I0(adc_mem_addr_count[1]),
    .I1(adc_mem_addr_count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n73_s.ALU_MODE=0;
  ALU n72_s (
    .SUM(n72_1),
    .COUT(n72_2),
    .I0(adc_mem_addr_count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n73_2) 
);
defparam n72_s.ALU_MODE=0;
  ALU n71_s (
    .SUM(n71_1),
    .COUT(n71_2),
    .I0(adc_mem_addr_count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n72_2) 
);
defparam n71_s.ALU_MODE=0;
  ALU n70_s (
    .SUM(n70_1),
    .COUT(n70_2),
    .I0(adc_mem_addr_count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n71_2) 
);
defparam n70_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(adc_mem_addr_count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n70_2) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(adc_mem_addr_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(adc_mem_addr_count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(adc_mem_addr_count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(adc_mem_addr_count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(adc_mem_addr_count[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(adc_mem_addr_count[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(adc_mem_addr_count[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_2),
    .I0(adc_mem_addr_count[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  ALU n60_s (
    .SUM(n60_1),
    .COUT(n60_0_COUT),
    .I0(adc_mem_addr_count[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n61_2) 
);
defparam n60_s.ALU_MODE=0;
  ALU n148_s (
    .SUM(n148_1),
    .COUT(n148_2),
    .I0(waiting_state_count[1]),
    .I1(waiting_state_count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n148_s.ALU_MODE=0;
  ALU n147_s (
    .SUM(n147_1),
    .COUT(n147_2),
    .I0(waiting_state_count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n148_2) 
);
defparam n147_s.ALU_MODE=0;
  ALU n146_s (
    .SUM(n146_1),
    .COUT(n146_2),
    .I0(waiting_state_count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n147_2) 
);
defparam n146_s.ALU_MODE=0;
  ALU n145_s (
    .SUM(n145_1),
    .COUT(n145_2),
    .I0(waiting_state_count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n146_2) 
);
defparam n145_s.ALU_MODE=0;
  ALU n144_s (
    .SUM(n144_1),
    .COUT(n144_2),
    .I0(waiting_state_count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n145_2) 
);
defparam n144_s.ALU_MODE=0;
  ALU n143_s (
    .SUM(n143_1),
    .COUT(n143_2),
    .I0(waiting_state_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n144_2) 
);
defparam n143_s.ALU_MODE=0;
  ALU n142_s (
    .SUM(n142_1),
    .COUT(n142_2),
    .I0(waiting_state_count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n143_2) 
);
defparam n142_s.ALU_MODE=0;
  ALU n141_s (
    .SUM(n141_1),
    .COUT(n141_2),
    .I0(waiting_state_count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n142_2) 
);
defparam n141_s.ALU_MODE=0;
  ALU n140_s (
    .SUM(n140_1),
    .COUT(n140_2),
    .I0(waiting_state_count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n141_2) 
);
defparam n140_s.ALU_MODE=0;
  ALU n139_s (
    .SUM(n139_1),
    .COUT(n139_2),
    .I0(waiting_state_count[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n140_2) 
);
defparam n139_s.ALU_MODE=0;
  ALU n138_s (
    .SUM(n138_1),
    .COUT(n138_2),
    .I0(waiting_state_count[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n139_2) 
);
defparam n138_s.ALU_MODE=0;
  ALU n137_s (
    .SUM(n137_1),
    .COUT(n137_2),
    .I0(waiting_state_count[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n138_2) 
);
defparam n137_s.ALU_MODE=0;
  ALU n136_s (
    .SUM(n136_1),
    .COUT(n136_2),
    .I0(waiting_state_count[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n137_2) 
);
defparam n136_s.ALU_MODE=0;
  ALU n135_s (
    .SUM(n135_1),
    .COUT(n135_2),
    .I0(waiting_state_count[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n136_2) 
);
defparam n135_s.ALU_MODE=0;
  ALU n134_s (
    .SUM(n134_1),
    .COUT(n134_2),
    .I0(waiting_state_count[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n135_2) 
);
defparam n134_s.ALU_MODE=0;
  ALU n133_s (
    .SUM(n133_1),
    .COUT(n133_2),
    .I0(waiting_state_count[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n134_2) 
);
defparam n133_s.ALU_MODE=0;
  ALU n132_s (
    .SUM(n132_1),
    .COUT(n132_2),
    .I0(waiting_state_count[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n133_2) 
);
defparam n132_s.ALU_MODE=0;
  ALU n131_s (
    .SUM(n131_1),
    .COUT(n131_2),
    .I0(waiting_state_count[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n132_2) 
);
defparam n131_s.ALU_MODE=0;
  ALU n130_s (
    .SUM(n130_1),
    .COUT(n130_2),
    .I0(waiting_state_count[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n131_2) 
);
defparam n130_s.ALU_MODE=0;
  ALU n129_s (
    .SUM(n129_1),
    .COUT(n129_2),
    .I0(waiting_state_count[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n130_2) 
);
defparam n129_s.ALU_MODE=0;
  ALU n128_s (
    .SUM(n128_1),
    .COUT(n128_2),
    .I0(waiting_state_count[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n129_2) 
);
defparam n128_s.ALU_MODE=0;
  ALU n127_s (
    .SUM(n127_1),
    .COUT(n127_2),
    .I0(waiting_state_count[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n128_2) 
);
defparam n127_s.ALU_MODE=0;
  ALU n126_s (
    .SUM(n126_1),
    .COUT(n126_2),
    .I0(waiting_state_count[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n127_2) 
);
defparam n126_s.ALU_MODE=0;
  ALU n125_s (
    .SUM(n125_1),
    .COUT(n125_2),
    .I0(waiting_state_count[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n126_2) 
);
defparam n125_s.ALU_MODE=0;
  ALU n124_s (
    .SUM(n124_1),
    .COUT(n124_2),
    .I0(waiting_state_count[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n125_2) 
);
defparam n124_s.ALU_MODE=0;
  ALU n123_s (
    .SUM(n123_1),
    .COUT(n123_2),
    .I0(waiting_state_count[26]),
    .I1(GND),
    .I3(GND),
    .CIN(n124_2) 
);
defparam n123_s.ALU_MODE=0;
  ALU n122_s (
    .SUM(n122_1),
    .COUT(n122_2),
    .I0(waiting_state_count[27]),
    .I1(GND),
    .I3(GND),
    .CIN(n123_2) 
);
defparam n122_s.ALU_MODE=0;
  ALU n121_s (
    .SUM(n121_1),
    .COUT(n121_2),
    .I0(waiting_state_count[28]),
    .I1(GND),
    .I3(GND),
    .CIN(n122_2) 
);
defparam n121_s.ALU_MODE=0;
  ALU n120_s (
    .SUM(n120_1),
    .COUT(n120_2),
    .I0(waiting_state_count[29]),
    .I1(GND),
    .I3(GND),
    .CIN(n121_2) 
);
defparam n120_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(waiting_state_count[30]),
    .I1(GND),
    .I3(GND),
    .CIN(n120_2) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_0_COUT),
    .I0(waiting_state_count[31]),
    .I1(GND),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n131_DOUT_0_s (
    .SUM(n131_DOUT_0_0_SUM),
    .COUT(n131_DOUT_0_2),
    .I0(ADC_DATA_d[1]),
    .I1(ADC_DATA_d_0),
    .I3(GND),
    .CIN(GND) 
);
defparam n131_DOUT_0_s.ALU_MODE=0;
  ALU n131_DOUT_1_s (
    .SUM(n131_DOUT_1_1),
    .COUT(n131_DOUT_1_2),
    .I0(ADC_DATA_d[2]),
    .I1(ADC_DATA_d[1]),
    .I3(GND),
    .CIN(n131_DOUT_0_2) 
);
defparam n131_DOUT_1_s.ALU_MODE=0;
  ALU n131_DOUT_2_s (
    .SUM(n131_DOUT_2_1),
    .COUT(n131_DOUT_2_2),
    .I0(ADC_DATA_d[3]),
    .I1(ADC_DATA_d[2]),
    .I3(GND),
    .CIN(n131_DOUT_1_2) 
);
defparam n131_DOUT_2_s.ALU_MODE=0;
  ALU n131_DOUT_3_s (
    .SUM(n131_DOUT_3_1),
    .COUT(n131_DOUT_3_2),
    .I0(ADC_DATA_d[4]),
    .I1(ADC_DATA_d[3]),
    .I3(GND),
    .CIN(n131_DOUT_2_2) 
);
defparam n131_DOUT_3_s.ALU_MODE=0;
  ALU n131_DOUT_4_s (
    .SUM(n131_DOUT_4_1),
    .COUT(n131_DOUT_4_2),
    .I0(ADC_DATA_d[5]),
    .I1(ADC_DATA_d[4]),
    .I3(GND),
    .CIN(n131_DOUT_3_2) 
);
defparam n131_DOUT_4_s.ALU_MODE=0;
  ALU n131_DOUT_5_s (
    .SUM(n131_DOUT_5_1),
    .COUT(n131_DOUT_5_2),
    .I0(ADC_DATA_d[6]),
    .I1(ADC_DATA_d[5]),
    .I3(GND),
    .CIN(n131_DOUT_4_2) 
);
defparam n131_DOUT_5_s.ALU_MODE=0;
  ALU n131_DOUT_6_s (
    .SUM(n131_DOUT_6_1),
    .COUT(n131_DOUT_6_2),
    .I0(ADC_DATA_d[7]),
    .I1(ADC_DATA_d[6]),
    .I3(GND),
    .CIN(n131_DOUT_5_2) 
);
defparam n131_DOUT_6_s.ALU_MODE=0;
  ALU n131_DOUT_7_s (
    .SUM(n131_DOUT_7_1),
    .COUT(n131_DOUT_8_3),
    .I0(GND),
    .I1(ADC_DATA_d[7]),
    .I3(GND),
    .CIN(n131_DOUT_6_2) 
);
defparam n131_DOUT_7_s.ALU_MODE=0;
  ALU n132_DOUT_0_s (
    .SUM(n132_DOUT_0_0_SUM),
    .COUT(n132_DOUT_0_2),
    .I0(n131_DOUT_1_1),
    .I1(ADC_DATA_d_0),
    .I3(GND),
    .CIN(GND) 
);
defparam n132_DOUT_0_s.ALU_MODE=0;
  ALU n132_DOUT_1_s (
    .SUM(n132_DOUT_1_1),
    .COUT(n132_DOUT_1_2),
    .I0(n131_DOUT_2_1),
    .I1(ADC_DATA_d[1]),
    .I3(GND),
    .CIN(n132_DOUT_0_2) 
);
defparam n132_DOUT_1_s.ALU_MODE=0;
  ALU n132_DOUT_2_s (
    .SUM(n132_DOUT_2_1),
    .COUT(n132_DOUT_2_2),
    .I0(n131_DOUT_3_1),
    .I1(ADC_DATA_d[2]),
    .I3(GND),
    .CIN(n132_DOUT_1_2) 
);
defparam n132_DOUT_2_s.ALU_MODE=0;
  ALU n132_DOUT_3_s (
    .SUM(n132_DOUT_3_1),
    .COUT(n132_DOUT_3_2),
    .I0(n131_DOUT_4_1),
    .I1(ADC_DATA_d[3]),
    .I3(GND),
    .CIN(n132_DOUT_2_2) 
);
defparam n132_DOUT_3_s.ALU_MODE=0;
  ALU n132_DOUT_4_s (
    .SUM(n132_DOUT_4_1),
    .COUT(n132_DOUT_4_2),
    .I0(n131_DOUT_5_1),
    .I1(ADC_DATA_d[4]),
    .I3(GND),
    .CIN(n132_DOUT_3_2) 
);
defparam n132_DOUT_4_s.ALU_MODE=0;
  ALU n132_DOUT_5_s (
    .SUM(n132_DOUT_5_1),
    .COUT(n132_DOUT_5_2),
    .I0(n131_DOUT_6_1),
    .I1(ADC_DATA_d[5]),
    .I3(GND),
    .CIN(n132_DOUT_4_2) 
);
defparam n132_DOUT_5_s.ALU_MODE=0;
  ALU n132_DOUT_6_s (
    .SUM(n132_DOUT_6_1),
    .COUT(n132_DOUT_6_2),
    .I0(n131_DOUT_7_1),
    .I1(ADC_DATA_d[6]),
    .I3(GND),
    .CIN(n132_DOUT_5_2) 
);
defparam n132_DOUT_6_s.ALU_MODE=0;
  ALU n132_DOUT_7_s (
    .SUM(n132_DOUT_7_1),
    .COUT(n132_DOUT_8_3),
    .I0(n131_DOUT_8_3),
    .I1(ADC_DATA_d[7]),
    .I3(GND),
    .CIN(n132_DOUT_6_2) 
);
defparam n132_DOUT_7_s.ALU_MODE=0;
  ALU n133_DOUT_0_s (
    .SUM(n133_DOUT_0_0_SUM),
    .COUT(n133_DOUT_0_2),
    .I0(n132_DOUT_1_1),
    .I1(ADC_DATA_d_0),
    .I3(GND),
    .CIN(GND) 
);
defparam n133_DOUT_0_s.ALU_MODE=0;
  ALU n133_DOUT_1_s (
    .SUM(n133_DOUT_1_0_SUM),
    .COUT(n133_DOUT_1_2),
    .I0(n132_DOUT_2_1),
    .I1(ADC_DATA_d[1]),
    .I3(GND),
    .CIN(n133_DOUT_0_2) 
);
defparam n133_DOUT_1_s.ALU_MODE=0;
  ALU n39_s (
    .SUM(n39_2),
    .COUT(n39_3),
    .I0(n132_DOUT_3_1),
    .I1(ADC_DATA_d[2]),
    .I3(GND),
    .CIN(n133_DOUT_1_2) 
);
defparam n39_s.ALU_MODE=0;
  ALU n38_s (
    .SUM(n38_2),
    .COUT(n38_3),
    .I0(n132_DOUT_4_1),
    .I1(ADC_DATA_d[3]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n38_s.ALU_MODE=0;
  ALU n37_s (
    .SUM(n37_2),
    .COUT(n37_3),
    .I0(n132_DOUT_5_1),
    .I1(ADC_DATA_d[4]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n37_s.ALU_MODE=0;
  ALU n16_s (
    .SUM(n16_2),
    .COUT(n16_3),
    .I0(n132_DOUT_6_1),
    .I1(ADC_DATA_d[5]),
    .I3(GND),
    .CIN(n37_3) 
);
defparam n16_s.ALU_MODE=0;
  ALU n15_s (
    .SUM(n15_2),
    .COUT(n15_3),
    .I0(n132_DOUT_7_1),
    .I1(ADC_DATA_d[6]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n15_s.ALU_MODE=0;
  ALU n14_s (
    .SUM(n14_2),
    .COUT(n13_8),
    .I0(n132_DOUT_8_3),
    .I1(ADC_DATA_d[7]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n14_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_2),
    .COUT(n36_3),
    .I0(n16_2),
    .I1(n39_2),
    .I3(GND),
    .CIN(GND) 
);
defparam n36_s.ALU_MODE=0;
  ALU n281_DOUT_1_s (
    .SUM(n281_DOUT_1_1),
    .COUT(n281_DOUT_1_2),
    .I0(n15_2),
    .I1(n38_2),
    .I3(GND),
    .CIN(n36_3) 
);
defparam n281_DOUT_1_s.ALU_MODE=0;
  ALU n281_DOUT_2_s (
    .SUM(n281_DOUT_2_1),
    .COUT(n281_DOUT_2_2),
    .I0(n14_2),
    .I1(n37_2),
    .I3(GND),
    .CIN(n281_DOUT_1_2) 
);
defparam n281_DOUT_2_s.ALU_MODE=0;
  ALU n281_DOUT_3_s (
    .SUM(n281_DOUT_3_1),
    .COUT(n281_DOUT_3_2),
    .I0(n13_8),
    .I1(n16_2),
    .I3(GND),
    .CIN(n281_DOUT_2_2) 
);
defparam n281_DOUT_3_s.ALU_MODE=0;
  ALU n281_DOUT_4_s (
    .SUM(n281_DOUT_4_1),
    .COUT(n281_DOUT_4_2),
    .I0(GND),
    .I1(n15_2),
    .I3(GND),
    .CIN(n281_DOUT_3_2) 
);
defparam n281_DOUT_4_s.ALU_MODE=0;
  ALU n281_DOUT_5_s (
    .SUM(n281_DOUT_5_1),
    .COUT(n281_DOUT_5_2),
    .I0(GND),
    .I1(n14_2),
    .I3(GND),
    .CIN(n281_DOUT_4_2) 
);
defparam n281_DOUT_5_s.ALU_MODE=0;
  ALU n281_DOUT_6_s (
    .SUM(n281_DOUT_6_1),
    .COUT(n281_DOUT_7_3),
    .I0(GND),
    .I1(n13_8),
    .I3(GND),
    .CIN(n281_DOUT_5_2) 
);
defparam n281_DOUT_6_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_2),
    .COUT(n35_3),
    .I0(n281_DOUT_1_1),
    .I1(n39_2),
    .I3(GND),
    .CIN(GND) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_2),
    .COUT(n34_3),
    .I0(n281_DOUT_2_1),
    .I1(n38_2),
    .I3(GND),
    .CIN(n35_3) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_2),
    .COUT(n33_3),
    .I0(n281_DOUT_3_1),
    .I1(n37_2),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_2),
    .COUT(n32_3),
    .I0(n281_DOUT_4_1),
    .I1(n16_2),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_2),
    .COUT(n31_3),
    .I0(n281_DOUT_5_1),
    .I1(n15_2),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_2),
    .COUT(n30_3),
    .I0(n281_DOUT_6_1),
    .I1(n14_2),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_2),
    .COUT(n28_7),
    .I0(n281_DOUT_7_3),
    .I1(n13_8),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n29_s.ALU_MODE=0;
  INV n187_s8 (
    .O(n187_14),
    .I(adc_state[1]) 
);
  INV n186_s11 (
    .O(n186_17),
    .I(adc_state[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* adc_controller */
module top_level (
  CLOCK_IN,
  LCD_CLOCK,
  LCD_HSYNC,
  LCD_VSYNC,
  LCD_DEN,
  LCD_R,
  LCD_G,
  LCD_B,
  ADC_DATA,
  ADC_WR_RDY,
  ADC_RD,
  ADC_INT
)
;
input CLOCK_IN;
output LCD_CLOCK;
output LCD_HSYNC;
output LCD_VSYNC;
output LCD_DEN;
output [4:0] LCD_R;
output [5:0] LCD_G;
output [4:0] LCD_B;
input [7:0] ADC_DATA;
input ADC_WR_RDY;
output ADC_RD;
input ADC_INT;
wire CLOCK_IN_d;
wire ADC_DATA_d_0;
wire adc_interrupt_Z;
wire sys_clock;
wire LCD_CLOCK_d;
wire LCD_DEN_d;
wire sig_hsync_5;
wire sig_vsync_5;
wire frame_bram_din;
wire frame_bram_rst_Z;
wire ADC_RD_d;
wire [7:1] ADC_DATA_d;
wire [0:0] bram_qout;
wire [14:0] frame_bram_addr;
wire VCC;
wire GND;
  IBUF CLOCK_IN_ibuf (
    .O(CLOCK_IN_d),
    .I(CLOCK_IN) 
);
  IBUF ADC_DATA_0_ibuf (
    .O(ADC_DATA_d_0),
    .I(ADC_DATA[0]) 
);
  IBUF ADC_DATA_1_ibuf (
    .O(ADC_DATA_d[1]),
    .I(ADC_DATA[1]) 
);
  IBUF ADC_DATA_2_ibuf (
    .O(ADC_DATA_d[2]),
    .I(ADC_DATA[2]) 
);
  IBUF ADC_DATA_3_ibuf (
    .O(ADC_DATA_d[3]),
    .I(ADC_DATA[3]) 
);
  IBUF ADC_DATA_4_ibuf (
    .O(ADC_DATA_d[4]),
    .I(ADC_DATA[4]) 
);
  IBUF ADC_DATA_5_ibuf (
    .O(ADC_DATA_d[5]),
    .I(ADC_DATA[5]) 
);
  IBUF ADC_DATA_6_ibuf (
    .O(ADC_DATA_d[6]),
    .I(ADC_DATA[6]) 
);
  IBUF ADC_DATA_7_ibuf (
    .O(ADC_DATA_d[7]),
    .I(ADC_DATA[7]) 
);
  IBUF ADC_INT_ibuf (
    .O(adc_interrupt_Z),
    .I(ADC_INT) 
);
  OBUF LCD_CLOCK_obuf (
    .O(LCD_CLOCK),
    .I(LCD_CLOCK_d) 
);
  OBUF LCD_HSYNC_obuf (
    .O(LCD_HSYNC),
    .I(sig_hsync_5) 
);
  OBUF LCD_VSYNC_obuf (
    .O(LCD_VSYNC),
    .I(sig_vsync_5) 
);
  OBUF LCD_DEN_obuf (
    .O(LCD_DEN),
    .I(LCD_DEN_d) 
);
  OBUF LCD_R_0_obuf (
    .O(LCD_R[0]),
    .I(bram_qout[0]) 
);
  OBUF LCD_R_1_obuf (
    .O(LCD_R[1]),
    .I(bram_qout[0]) 
);
  OBUF LCD_R_2_obuf (
    .O(LCD_R[2]),
    .I(bram_qout[0]) 
);
  OBUF LCD_R_3_obuf (
    .O(LCD_R[3]),
    .I(bram_qout[0]) 
);
  OBUF LCD_R_4_obuf (
    .O(LCD_R[4]),
    .I(bram_qout[0]) 
);
  OBUF LCD_G_0_obuf (
    .O(LCD_G[0]),
    .I(bram_qout[0]) 
);
  OBUF LCD_G_1_obuf (
    .O(LCD_G[1]),
    .I(bram_qout[0]) 
);
  OBUF LCD_G_2_obuf (
    .O(LCD_G[2]),
    .I(bram_qout[0]) 
);
  OBUF LCD_G_3_obuf (
    .O(LCD_G[3]),
    .I(bram_qout[0]) 
);
  OBUF LCD_G_4_obuf (
    .O(LCD_G[4]),
    .I(bram_qout[0]) 
);
  OBUF LCD_G_5_obuf (
    .O(LCD_G[5]),
    .I(bram_qout[0]) 
);
  OBUF LCD_B_0_obuf (
    .O(LCD_B[0]),
    .I(bram_qout[0]) 
);
  OBUF LCD_B_1_obuf (
    .O(LCD_B[1]),
    .I(bram_qout[0]) 
);
  OBUF LCD_B_2_obuf (
    .O(LCD_B[2]),
    .I(bram_qout[0]) 
);
  OBUF LCD_B_3_obuf (
    .O(LCD_B[3]),
    .I(bram_qout[0]) 
);
  OBUF LCD_B_4_obuf (
    .O(LCD_B[4]),
    .I(bram_qout[0]) 
);
  OBUF ADC_RD_obuf (
    .O(ADC_RD),
    .I(ADC_RD_d) 
);
  Gowin_rPLL pll_clock (
    .CLOCK_IN_d(CLOCK_IN_d),
    .sys_clock(sys_clock),
    .LCD_CLOCK_d(LCD_CLOCK_d)
);
  vga_controller display (
    .LCD_CLOCK_d(LCD_CLOCK_d),
    .frame_bram_din(frame_bram_din),
    .sys_clock(sys_clock),
    .frame_bram_rst_Z(frame_bram_rst_Z),
    .frame_bram_addr(frame_bram_addr[14:0]),
    .LCD_DEN_d(LCD_DEN_d),
    .sig_hsync_5(sig_hsync_5),
    .sig_vsync_5(sig_vsync_5),
    .bram_qout(bram_qout[0])
);
  adc_controller adc (
    .sys_clock(sys_clock),
    .ADC_DATA_d_0(ADC_DATA_d_0),
    .adc_interrupt_Z(adc_interrupt_Z),
    .ADC_DATA_d(ADC_DATA_d[7:1]),
    .frame_bram_din(frame_bram_din),
    .frame_bram_rst_Z(frame_bram_rst_Z),
    .ADC_RD_d(ADC_RD_d),
    .frame_bram_addr(frame_bram_addr[14:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* top_level */
