Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Fri Apr 03 19:44:06 2015

drc -z bandwidth_counter.ncd bandwidth_counter.pcf

INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp my_dcm/dcm_sp_inst,
   consult the device Data Sheet.
DRC detected 0 errors and 0 warnings.
