

================================================================
== Vitis HLS Report for 'yuv2rgb_1'
================================================================
* Date:           Mon Nov  1 17:43:38 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        yuv_filter.prj
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40013|  2457613|  0.400 ms|  24.576 ms|  40013|  2457613|       no|
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |    40008|  2457608|        10|          1|          1|  40000 ~ 2457600|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    5|       -|      -|    -|
|Expression       |        -|    -|       0|    339|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     82|    -|
|Register         |        -|    -|     283|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     283|    453|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_18s_18_4_1_U40   |mac_muladd_8s_8s_18s_18_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_9ns_18s_18_4_1_U38  |mac_muladd_8s_9ns_18s_18_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_9s_18s_18_4_1_U39   |mac_muladd_8s_9s_18s_18_4_1   |  i0 + i1 * i2|
    |mac_muladd_9s_9ns_8ns_18_4_1_U37  |mac_muladd_9s_9ns_8ns_18_4_1  |  i0 * i1 + i2|
    |mul_mul_16ns_16ns_32_4_1_U36      |mul_mul_16ns_16ns_32_4_1      |       i0 * i1|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |C_fu_351_p2              |         +|   0|  0|  14|           9|           6|
    |add_ln102_1_fu_407_p2    |         +|   0|  0|  25|          18|          18|
    |add_ln102_fu_416_p2      |         +|   0|  0|  26|          19|          19|
    |add_ln89_fu_245_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln94_1_fu_332_p2     |         +|   0|  0|  22|          22|          22|
    |add_ln94_fu_323_p2       |         +|   0|  0|  22|          22|          22|
    |x_4_fu_286_p2            |         +|   0|  0|  23|          16|           1|
    |y_2_fu_267_p2            |         +|   0|  0|  23|          16|           1|
    |icmp_ln100_fu_441_p2     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln101_fu_538_p2     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln102_fu_485_p2     |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln89_fu_240_p2      |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln92_fu_254_p2      |      icmp|   0|  0|  13|          16|          16|
    |or_ln100_fu_471_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln101_fu_568_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln102_fu_514_p2       |        or|   0|  0|   2|           1|           1|
    |G_fu_574_p3              |    select|   0|  0|   8|           1|           8|
    |R_fu_477_p3              |    select|   0|  0|   8|           1|           8|
    |out_channels_ch3_d0      |    select|   0|  0|   8|           1|           8|
    |select_ln100_fu_463_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln101_fu_560_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln102_fu_506_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln72_1_fu_292_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln72_fu_259_p3    |    select|   0|  0|  16|           1|           1|
    |D_fu_375_p2              |       xor|   0|  0|   9|           8|           9|
    |E_fu_361_p2              |       xor|   0|  0|   9|           8|           9|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 339|         239|         212|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9  |   9|          2|    1|          2|
    |indvar_flatten_fu_120    |   9|          2|   32|         64|
    |x_fu_116                 |   9|          2|   16|         32|
    |y_fu_112                 |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  82|         17|   67|        139|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |D_reg_741                |   8|   0|    8|          0|
    |G_reg_779                |   8|   0|    8|          0|
    |R_reg_769                |   8|   0|    8|          0|
    |add_ln102_reg_758        |  19|   0|   19|          0|
    |add_ln94_1_reg_697       |  22|   0|   22|          0|
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9  |   1|   0|    1|          0|
    |bound_reg_679            |  32|   0|   32|          0|
    |icmp_ln92_reg_687        |   1|   0|    1|          0|
    |indvar_flatten_fu_120    |  32|   0|   32|          0|
    |select_ln72_reg_692      |  16|   0|   16|          0|
    |tmp_4_reg_764            |   3|   0|    3|          0|
    |x_fu_116                 |  16|   0|   16|          0|
    |y_fu_112                 |  16|   0|   16|          0|
    |zext_ln94_1_reg_702      |  22|   0|   64|         42|
    |zext_ln94_1_reg_702      |  64|  32|   64|         42|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 283|  32|  325|         84|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|ap_return_0                |  out|   16|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|ap_return_1                |  out|   16|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|in_channels_ch1_address0   |  out|   22|   ap_memory|   in_channels_ch1|         array|
|in_channels_ch1_ce0        |  out|    1|   ap_memory|   in_channels_ch1|         array|
|in_channels_ch1_q0         |   in|    8|   ap_memory|   in_channels_ch1|         array|
|in_channels_ch2_address0   |  out|   22|   ap_memory|   in_channels_ch2|         array|
|in_channels_ch2_ce0        |  out|    1|   ap_memory|   in_channels_ch2|         array|
|in_channels_ch2_q0         |   in|    8|   ap_memory|   in_channels_ch2|         array|
|in_channels_ch3_address0   |  out|   22|   ap_memory|   in_channels_ch3|         array|
|in_channels_ch3_ce0        |  out|    1|   ap_memory|   in_channels_ch3|         array|
|in_channels_ch3_q0         |   in|    8|   ap_memory|   in_channels_ch3|         array|
|p_read                     |   in|   16|     ap_none|            p_read|        scalar|
|p_read1                    |   in|   16|     ap_none|           p_read1|        scalar|
|out_channels_ch1_address0  |  out|   22|   ap_memory|  out_channels_ch1|         array|
|out_channels_ch1_ce0       |  out|    1|   ap_memory|  out_channels_ch1|         array|
|out_channels_ch1_we0       |  out|    1|   ap_memory|  out_channels_ch1|         array|
|out_channels_ch1_d0        |  out|    8|   ap_memory|  out_channels_ch1|         array|
|out_channels_ch2_address0  |  out|   22|   ap_memory|  out_channels_ch2|         array|
|out_channels_ch2_ce0       |  out|    1|   ap_memory|  out_channels_ch2|         array|
|out_channels_ch2_we0       |  out|    1|   ap_memory|  out_channels_ch2|         array|
|out_channels_ch2_d0        |  out|    8|   ap_memory|  out_channels_ch2|         array|
|out_channels_ch3_address0  |  out|   22|   ap_memory|  out_channels_ch3|         array|
|out_channels_ch3_ce0       |  out|    1|   ap_memory|  out_channels_ch3|         array|
|out_channels_ch3_we0       |  out|    1|   ap_memory|  out_channels_ch3|         array|
|out_channels_ch3_d0        |  out|    8|   ap_memory|  out_channels_ch3|         array|
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 15 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 5 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 16 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 17 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [yuv_filter.c:73]   --->   Operation 19 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [yuv_filter.c:73]   --->   Operation 20 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cast = zext i16 %p_read_2" [yuv_filter.c:73]   --->   Operation 21 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%cast1 = zext i16 %p_read_1" [yuv_filter.c:73]   --->   Operation 22 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [4/4] (2.15ns) (root node of the DSP)   --->   "%bound = mul i32 %cast, i32 %cast1" [yuv_filter.c:73]   --->   Operation 23 'mul' 'bound' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln89 = store i32 0, i32 %indvar_flatten" [yuv_filter.c:89]   --->   Operation 24 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln89 = store i16 0, i16 %x" [yuv_filter.c:89]   --->   Operation 25 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln89 = store i16 0, i16 %y" [yuv_filter.c:89]   --->   Operation 26 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 27 [3/4] (2.15ns) (root node of the DSP)   --->   "%bound = mul i32 %cast, i32 %cast1" [yuv_filter.c:73]   --->   Operation 27 'mul' 'bound' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 28 [2/4] (2.15ns) (root node of the DSP)   --->   "%bound = mul i32 %cast, i32 %cast1" [yuv_filter.c:73]   --->   Operation 28 'mul' 'bound' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound = mul i32 %cast, i32 %cast1" [yuv_filter.c:73]   --->   Operation 32 'mul' 'bound' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [yuv_filter.c:89]   --->   Operation 33 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.89>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i32 %indvar_flatten" [yuv_filter.c:89]   --->   Operation 34 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (2.47ns)   --->   "%icmp_ln89 = icmp_eq  i32 %indvar_flatten_load, i32 %bound" [yuv_filter.c:89]   --->   Operation 35 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (2.55ns)   --->   "%add_ln89 = add i32 %indvar_flatten_load, i32 1" [yuv_filter.c:89]   --->   Operation 36 'add' 'add_ln89' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %._crit_edge.loopexit, void %._crit_edge7.loopexit" [yuv_filter.c:89]   --->   Operation 37 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%y_load = load i16 %y" [yuv_filter.c:92]   --->   Operation 38 'load' 'y_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (2.42ns)   --->   "%icmp_ln92 = icmp_eq  i16 %y_load, i16 %p_read_1" [yuv_filter.c:92]   --->   Operation 39 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln89)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.80ns)   --->   "%select_ln72 = select i1 %icmp_ln92, i16 0, i16 %y_load" [yuv_filter.c:72]   --->   Operation 40 'select' 'select_ln72' <Predicate = (!icmp_ln89)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (2.07ns)   --->   "%y_2 = add i16 %select_ln72, i16 1" [yuv_filter.c:92]   --->   Operation 41 'add' 'y_2' <Predicate = (!icmp_ln89)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln89 = store i32 %add_ln89, i32 %indvar_flatten" [yuv_filter.c:89]   --->   Operation 42 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 1.58>
ST_5 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln92 = store i16 %y_2, i16 %y" [yuv_filter.c:92]   --->   Operation 43 'store' 'store_ln92' <Predicate = (!icmp_ln89)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 6.96>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%x_load = load i16 %x" [yuv_filter.c:89]   --->   Operation 44 'load' 'x_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (2.07ns)   --->   "%x_4 = add i16 %x_load, i16 1" [yuv_filter.c:89]   --->   Operation 45 'add' 'x_4' <Predicate = (icmp_ln92)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.80ns)   --->   "%select_ln72_1 = select i1 %icmp_ln92, i16 %x_4, i16 %x_load" [yuv_filter.c:72]   --->   Operation 46 'select' 'select_ln72_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i16 %select_ln72_1" [yuv_filter.c:94]   --->   Operation 47 'trunc' 'trunc_ln94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %trunc_ln94, i10 0" [yuv_filter.c:94]   --->   Operation 48 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln94_1 = trunc i16 %select_ln72_1" [yuv_filter.c:94]   --->   Operation 49 'trunc' 'trunc_ln94_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln94_1, i8 0" [yuv_filter.c:94]   --->   Operation 50 'bitconcatenate' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln94 = add i22 %tmp_cast, i22 %tmp_2_cast" [yuv_filter.c:94]   --->   Operation 51 'add' 'add_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i16 %select_ln72" [yuv_filter.c:94]   --->   Operation 52 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln94_1 = add i22 %add_ln94, i22 %zext_ln94" [yuv_filter.c:94]   --->   Operation 53 'add' 'add_ln94_1' <Predicate = true> <Delay = 4.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln72 = store i16 %select_ln72_1, i16 %x" [yuv_filter.c:72]   --->   Operation 54 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i22 %add_ln94_1" [yuv_filter.c:94]   --->   Operation 55 'zext' 'zext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr i8 %in_channels_ch1, i64 0, i64 %zext_ln94_1" [yuv_filter.c:94]   --->   Operation 56 'getelementptr' 'in_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [2/2] (3.25ns)   --->   "%Y = load i22 %in_channels_ch1_addr" [yuv_filter.c:94]   --->   Operation 57 'load' 'Y' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 8 <SV = 7> <Delay = 6.21>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr i8 %in_channels_ch3, i64 0, i64 %zext_ln94_1" [yuv_filter.c:96]   --->   Operation 58 'getelementptr' 'in_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/2] (3.25ns)   --->   "%Y = load i22 %in_channels_ch1_addr" [yuv_filter.c:94]   --->   Operation 59 'load' 'Y' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 60 [2/2] (3.25ns)   --->   "%V = load i22 %in_channels_ch3_addr" [yuv_filter.c:96]   --->   Operation 60 'load' 'V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i8 %Y" [yuv_filter.c:97]   --->   Operation 61 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (1.91ns)   --->   "%C = add i9 %zext_ln97, i9 496" [yuv_filter.c:97]   --->   Operation 62 'add' 'C' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i9 %C" [yuv_filter.c:100]   --->   Operation 63 'sext' 'sext_ln100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [3/3] (1.05ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln100 = mul i18 %sext_ln100, i18 298" [yuv_filter.c:100]   --->   Operation 64 'mul' 'mul_ln100' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 5.29>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr i8 %in_channels_ch2, i64 0, i64 %zext_ln94_1" [yuv_filter.c:95]   --->   Operation 65 'getelementptr' 'in_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [2/2] (3.25ns)   --->   "%U = load i22 %in_channels_ch2_addr" [yuv_filter.c:95]   --->   Operation 66 'load' 'U' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 67 [1/2] (3.25ns)   --->   "%V = load i22 %in_channels_ch3_addr" [yuv_filter.c:96]   --->   Operation 67 'load' 'V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_9 : Operation 68 [1/1] (0.99ns)   --->   "%E = xor i8 %V, i8 128" [yuv_filter.c:99]   --->   Operation 68 'xor' 'E' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [2/3] (1.05ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln100 = mul i18 %sext_ln100, i18 298" [yuv_filter.c:100]   --->   Operation 69 'mul' 'mul_ln100' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln100_1 = sext i8 %E" [yuv_filter.c:100]   --->   Operation 70 'sext' 'sext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln100_3 = sext i8 %E" [yuv_filter.c:100]   --->   Operation 71 'sext' 'sext_ln100_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [3/3] (1.05ns) (grouped into DSP with root node add_ln100_1)   --->   "%mul_ln100_1 = mul i18 %sext_ln100_3, i18 409" [yuv_filter.c:100]   --->   Operation 72 'mul' 'mul_ln100_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 73 [3/3] (1.05ns) (grouped into DSP with root node add_ln101)   --->   "%mul_ln101_1 = mul i17 %sext_ln100_1, i17 130864" [yuv_filter.c:101]   --->   Operation 73 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 5.29>
ST_10 : Operation 74 [1/2] (3.25ns)   --->   "%U = load i22 %in_channels_ch2_addr" [yuv_filter.c:95]   --->   Operation 74 'load' 'U' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_10 : Operation 75 [1/1] (0.99ns)   --->   "%D = xor i8 %U, i8 128" [yuv_filter.c:98]   --->   Operation 75 'xor' 'D' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [1/3] (0.00ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln100 = mul i18 %sext_ln100, i18 298" [yuv_filter.c:100]   --->   Operation 76 'mul' 'mul_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 77 [2/3] (1.05ns) (grouped into DSP with root node add_ln100_1)   --->   "%mul_ln100_1 = mul i18 %sext_ln100_3, i18 409" [yuv_filter.c:100]   --->   Operation 77 'mul' 'mul_ln100_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 78 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100 = add i18 %mul_ln100, i18 128" [yuv_filter.c:100]   --->   Operation 78 'add' 'add_ln100' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i8 %D" [yuv_filter.c:101]   --->   Operation 79 'sext' 'sext_ln101' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [3/3] (1.05ns) (grouped into DSP with root node add_ln101_1)   --->   "%mul_ln101 = mul i16 %sext_ln101, i16 65436" [yuv_filter.c:101]   --->   Operation 80 'mul' 'mul_ln101' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 81 [2/3] (1.05ns) (grouped into DSP with root node add_ln101)   --->   "%mul_ln101_1 = mul i17 %sext_ln100_1, i17 130864" [yuv_filter.c:101]   --->   Operation 81 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 6.37>
ST_11 : Operation 82 [1/3] (0.00ns) (grouped into DSP with root node add_ln100_1)   --->   "%mul_ln100_1 = mul i18 %sext_ln100_3, i18 409" [yuv_filter.c:100]   --->   Operation 82 'mul' 'mul_ln100_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 83 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100 = add i18 %mul_ln100, i18 128" [yuv_filter.c:100]   --->   Operation 83 'add' 'add_ln100' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 84 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100_1 = add i18 %mul_ln100_1, i18 %add_ln100" [yuv_filter.c:100]   --->   Operation 84 'add' 'add_ln100_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 85 [2/3] (1.05ns) (grouped into DSP with root node add_ln101_1)   --->   "%mul_ln101 = mul i16 %sext_ln101, i16 65436" [yuv_filter.c:101]   --->   Operation 85 'mul' 'mul_ln101' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 86 [1/3] (0.00ns) (grouped into DSP with root node add_ln101)   --->   "%mul_ln101_1 = mul i17 %sext_ln100_1, i17 130864" [yuv_filter.c:101]   --->   Operation 86 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 87 [1/1] (0.00ns) (grouped into DSP with root node add_ln101)   --->   "%sext_ln101_3 = sext i17 %mul_ln101_1" [yuv_filter.c:101]   --->   Operation 87 'sext' 'sext_ln101_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln101 = add i18 %add_ln100, i18 %sext_ln101_3" [yuv_filter.c:101]   --->   Operation 88 'add' 'add_ln101' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %D, i9 0" [yuv_filter.c:102]   --->   Operation 89 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i17 %shl_ln" [yuv_filter.c:102]   --->   Operation 90 'sext' 'sext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln102_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %D, i2 0" [yuv_filter.c:102]   --->   Operation 91 'bitconcatenate' 'shl_ln102_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln102_2 = sext i10 %shl_ln102_1" [yuv_filter.c:102]   --->   Operation 92 'sext' 'sext_ln102_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (2.13ns)   --->   "%add_ln102_1 = add i18 %sext_ln102_2, i18 %add_ln100" [yuv_filter.c:102]   --->   Operation 93 'add' 'add_ln102_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln102_3 = sext i18 %add_ln102_1" [yuv_filter.c:102]   --->   Operation 94 'sext' 'sext_ln102_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (2.13ns)   --->   "%add_ln102 = add i19 %sext_ln102_3, i19 %sext_ln102_1" [yuv_filter.c:102]   --->   Operation 95 'add' 'add_ln102' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i19.i32.i32, i19 %add_ln102, i32 16, i32 18" [yuv_filter.c:102]   --->   Operation 96 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.63>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%out_channels_ch3_addr = getelementptr i8 %out_channels_ch3, i64 0, i64 %zext_ln94_1" [yuv_filter.c:105]   --->   Operation 97 'getelementptr' 'out_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100_1 = add i18 %mul_ln100_1, i18 %add_ln100" [yuv_filter.c:100]   --->   Operation 98 'add' 'add_ln100_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln100_1, i32 16, i32 17" [yuv_filter.c:100]   --->   Operation 99 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.95ns)   --->   "%icmp_ln100 = icmp_eq  i2 %tmp, i2 1" [yuv_filter.c:100]   --->   Operation 100 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln100_1, i32 17" [yuv_filter.c:100]   --->   Operation 101 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %add_ln100_1, i32 8, i32 15" [yuv_filter.c:100]   --->   Operation 102 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%select_ln100 = select i1 %icmp_ln100, i8 255, i8 0" [yuv_filter.c:100]   --->   Operation 103 'select' 'select_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%or_ln100 = or i1 %icmp_ln100, i1 %tmp_1" [yuv_filter.c:100]   --->   Operation 104 'or' 'or_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (1.24ns) (out node of the LUT)   --->   "%R = select i1 %or_ln100, i8 %select_ln100, i8 %trunc_ln" [yuv_filter.c:100]   --->   Operation 105 'select' 'R' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 106 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_1)   --->   "%mul_ln101 = mul i16 %sext_ln101, i16 65436" [yuv_filter.c:101]   --->   Operation 106 'mul' 'mul_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 107 [1/1] (0.00ns) (grouped into DSP with root node add_ln101_1)   --->   "%sext_ln101_2 = sext i16 %mul_ln101" [yuv_filter.c:101]   --->   Operation 107 'sext' 'sext_ln101_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln101 = add i18 %add_ln100, i18 %sext_ln101_3" [yuv_filter.c:101]   --->   Operation 108 'add' 'add_ln101' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 109 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln101_1 = add i18 %add_ln101, i18 %sext_ln101_2" [yuv_filter.c:101]   --->   Operation 109 'add' 'add_ln101_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 110 [1/1] (1.13ns)   --->   "%icmp_ln102 = icmp_sgt  i3 %tmp_4, i3 0" [yuv_filter.c:102]   --->   Operation 110 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln102, i32 18" [yuv_filter.c:102]   --->   Operation 111 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %add_ln102, i32 8, i32 15" [yuv_filter.c:102]   --->   Operation 112 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%select_ln102 = select i1 %icmp_ln102, i8 255, i8 0" [yuv_filter.c:102]   --->   Operation 113 'select' 'select_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%or_ln102 = or i1 %icmp_ln102, i1 %tmp_5" [yuv_filter.c:102]   --->   Operation 114 'or' 'or_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (1.24ns) (out node of the LUT)   --->   "%B = select i1 %or_ln102, i8 %select_ln102, i8 %trunc_ln4" [yuv_filter.c:102]   --->   Operation 115 'select' 'B' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln105 = store i8 %B, i22 %out_channels_ch3_addr" [yuv_filter.c:105]   --->   Operation 116 'store' 'store_ln105' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 13 <SV = 12> <Delay = 4.30>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%out_channels_ch1_addr = getelementptr i8 %out_channels_ch1, i64 0, i64 %zext_ln94_1" [yuv_filter.c:103]   --->   Operation 117 'getelementptr' 'out_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln101_1 = add i18 %add_ln101, i18 %sext_ln101_2" [yuv_filter.c:101]   --->   Operation 118 'add' 'add_ln101_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln101_1, i32 16, i32 17" [yuv_filter.c:101]   --->   Operation 119 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.95ns)   --->   "%icmp_ln101 = icmp_eq  i2 %tmp_2, i2 1" [yuv_filter.c:101]   --->   Operation 120 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln101_1, i32 17" [yuv_filter.c:101]   --->   Operation 121 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %add_ln101_1, i32 8, i32 15" [yuv_filter.c:101]   --->   Operation 122 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%select_ln101 = select i1 %icmp_ln101, i8 255, i8 0" [yuv_filter.c:101]   --->   Operation 123 'select' 'select_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%or_ln101 = or i1 %icmp_ln101, i1 %tmp_3" [yuv_filter.c:101]   --->   Operation 124 'or' 'or_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (1.24ns) (out node of the LUT)   --->   "%G = select i1 %or_ln101, i8 %select_ln101, i8 %trunc_ln3" [yuv_filter.c:101]   --->   Operation 125 'select' 'G' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (3.25ns)   --->   "%store_ln103 = store i8 %R, i22 %out_channels_ch1_addr" [yuv_filter.c:103]   --->   Operation 126 'store' 'store_ln103' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_str"   --->   Operation 127 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40000, i64 2457600, i64 784400"   --->   Operation 128 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [yuv_filter.c:72]   --->   Operation 129 'specpipeline' 'specpipeline_ln72' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [yuv_filter.c:72]   --->   Operation 130 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%out_channels_ch2_addr = getelementptr i8 %out_channels_ch2, i64 0, i64 %zext_ln94_1" [yuv_filter.c:104]   --->   Operation 131 'getelementptr' 'out_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (3.25ns)   --->   "%store_ln104 = store i8 %G, i22 %out_channels_ch2_addr" [yuv_filter.c:104]   --->   Operation 132 'store' 'store_ln104' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 133 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 15 <SV = 5> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %p_read_2" [yuv_filter.c:108]   --->   Operation 134 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %p_read_1" [yuv_filter.c:108]   --->   Operation 135 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%ret_ln108 = ret i32 %mrv_1" [yuv_filter.c:108]   --->   Operation 136 'ret' 'ret_ln108' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                     (alloca           ) [ 0111111111111110]
x                     (alloca           ) [ 0111111111111110]
indvar_flatten        (alloca           ) [ 0111111111111110]
p_read_1              (read             ) [ 0011111111111111]
p_read_2              (read             ) [ 0011111111111111]
cast                  (zext             ) [ 0011100000000000]
cast1                 (zext             ) [ 0011100000000000]
store_ln89            (store            ) [ 0000000000000000]
store_ln89            (store            ) [ 0000000000000000]
store_ln89            (store            ) [ 0000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000]
bound                 (mul              ) [ 0000011111111110]
br_ln89               (br               ) [ 0000000000000000]
indvar_flatten_load   (load             ) [ 0000000000000000]
icmp_ln89             (icmp             ) [ 0000011111111110]
add_ln89              (add              ) [ 0000000000000000]
br_ln89               (br               ) [ 0000000000000000]
y_load                (load             ) [ 0000000000000000]
icmp_ln92             (icmp             ) [ 0000011000000000]
select_ln72           (select           ) [ 0000011000000000]
y_2                   (add              ) [ 0000000000000000]
store_ln89            (store            ) [ 0000000000000000]
store_ln92            (store            ) [ 0000000000000000]
x_load                (load             ) [ 0000000000000000]
x_4                   (add              ) [ 0000000000000000]
select_ln72_1         (select           ) [ 0000000000000000]
trunc_ln94            (trunc            ) [ 0000000000000000]
tmp_cast              (bitconcatenate   ) [ 0000000000000000]
trunc_ln94_1          (trunc            ) [ 0000000000000000]
tmp_2_cast            (bitconcatenate   ) [ 0000000000000000]
add_ln94              (add              ) [ 0000000000000000]
zext_ln94             (zext             ) [ 0000000000000000]
add_ln94_1            (add              ) [ 0000010100000000]
store_ln72            (store            ) [ 0000000000000000]
zext_ln94_1           (zext             ) [ 0000010011111110]
in_channels_ch1_addr  (getelementptr    ) [ 0000010010000000]
in_channels_ch3_addr  (getelementptr    ) [ 0000010001000000]
Y                     (load             ) [ 0000000000000000]
zext_ln97             (zext             ) [ 0000000000000000]
C                     (add              ) [ 0000000000000000]
sext_ln100            (sext             ) [ 0000010001100000]
in_channels_ch2_addr  (getelementptr    ) [ 0000010000100000]
V                     (load             ) [ 0000000000000000]
E                     (xor              ) [ 0000000000000000]
sext_ln100_1          (sext             ) [ 0000010000110000]
sext_ln100_3          (sext             ) [ 0000010000110000]
U                     (load             ) [ 0000000000000000]
D                     (xor              ) [ 0000010000010000]
mul_ln100             (mul              ) [ 0000010000010000]
sext_ln101            (sext             ) [ 0000010000011000]
mul_ln100_1           (mul              ) [ 0000010000001000]
add_ln100             (add              ) [ 0000010000001000]
mul_ln101_1           (mul              ) [ 0000000000000000]
sext_ln101_3          (sext             ) [ 0000010000001000]
shl_ln                (bitconcatenate   ) [ 0000000000000000]
sext_ln102_1          (sext             ) [ 0000000000000000]
shl_ln102_1           (bitconcatenate   ) [ 0000000000000000]
sext_ln102_2          (sext             ) [ 0000000000000000]
add_ln102_1           (add              ) [ 0000000000000000]
sext_ln102_3          (sext             ) [ 0000000000000000]
add_ln102             (add              ) [ 0000010000001000]
tmp_4                 (partselect       ) [ 0000010000001000]
out_channels_ch3_addr (getelementptr    ) [ 0000000000000000]
add_ln100_1           (add              ) [ 0000000000000000]
tmp                   (partselect       ) [ 0000000000000000]
icmp_ln100            (icmp             ) [ 0000000000000000]
tmp_1                 (bitselect        ) [ 0000000000000000]
trunc_ln              (partselect       ) [ 0000000000000000]
select_ln100          (select           ) [ 0000000000000000]
or_ln100              (or               ) [ 0000000000000000]
R                     (select           ) [ 0000010000000100]
mul_ln101             (mul              ) [ 0000000000000000]
sext_ln101_2          (sext             ) [ 0000010000000100]
add_ln101             (add              ) [ 0000010000000100]
icmp_ln102            (icmp             ) [ 0000000000000000]
tmp_5                 (bitselect        ) [ 0000000000000000]
trunc_ln4             (partselect       ) [ 0000000000000000]
select_ln102          (select           ) [ 0000000000000000]
or_ln102              (or               ) [ 0000000000000000]
B                     (select           ) [ 0000000000000000]
store_ln105           (store            ) [ 0000000000000000]
out_channels_ch1_addr (getelementptr    ) [ 0000000000000000]
add_ln101_1           (add              ) [ 0000000000000000]
tmp_2                 (partselect       ) [ 0000000000000000]
icmp_ln101            (icmp             ) [ 0000000000000000]
tmp_3                 (bitselect        ) [ 0000000000000000]
trunc_ln3             (partselect       ) [ 0000000000000000]
select_ln101          (select           ) [ 0000000000000000]
or_ln101              (or               ) [ 0000000000000000]
G                     (select           ) [ 0000010000000010]
store_ln103           (store            ) [ 0000000000000000]
specloopname_ln0      (specloopname     ) [ 0000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
specpipeline_ln72     (specpipeline     ) [ 0000000000000000]
specloopname_ln72     (specloopname     ) [ 0000000000000000]
out_channels_ch2_addr (getelementptr    ) [ 0000000000000000]
store_ln104           (store            ) [ 0000000000000000]
br_ln0                (br               ) [ 0000000000000000]
mrv                   (insertvalue      ) [ 0000000000000000]
mrv_1                 (insertvalue      ) [ 0000000000000000]
ret_ln108             (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="y_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="x_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read_1_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read_2_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="in_channels_ch1_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="22" slack="0"/>
<pin id="140" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch1_addr/7 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="22" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Y/7 "/>
</bind>
</comp>

<comp id="149" class="1004" name="in_channels_ch3_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="22" slack="1"/>
<pin id="153" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch3_addr/8 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="22" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V/8 "/>
</bind>
</comp>

<comp id="162" class="1004" name="in_channels_ch2_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="22" slack="2"/>
<pin id="166" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch2_addr/9 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="22" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U/9 "/>
</bind>
</comp>

<comp id="175" class="1004" name="out_channels_ch3_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="22" slack="5"/>
<pin id="179" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch3_addr/12 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln105_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="22" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/12 "/>
</bind>
</comp>

<comp id="188" class="1004" name="out_channels_ch1_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="22" slack="6"/>
<pin id="192" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch1_addr/13 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln103_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="22" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="1"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/13 "/>
</bind>
</comp>

<comp id="201" class="1004" name="out_channels_ch2_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="22" slack="7"/>
<pin id="205" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch2_addr/14 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln104_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="22" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="1"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/14 "/>
</bind>
</comp>

<comp id="214" class="1004" name="cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="cast1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln89_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln89_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln89_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="indvar_flatten_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="4"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln89_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="1"/>
<pin id="243" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln89_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="y_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="4"/>
<pin id="253" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln92_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="4"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="select_ln72_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="0" index="2" bw="16" slack="0"/>
<pin id="263" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="y_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln89_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="4"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln92_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="4"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="x_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="5"/>
<pin id="285" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="x_4_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln72_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="16" slack="0"/>
<pin id="295" dir="0" index="2" bw="16" slack="0"/>
<pin id="296" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72_1/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="trunc_ln94_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln94/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_cast_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="22" slack="0"/>
<pin id="305" dir="0" index="1" bw="12" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln94_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln94_1/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_2_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="22" slack="0"/>
<pin id="317" dir="0" index="1" bw="14" slack="0"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_cast/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln94_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="22" slack="0"/>
<pin id="325" dir="0" index="1" bw="22" slack="0"/>
<pin id="326" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln94_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="1"/>
<pin id="331" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln94_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="22" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_1/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln72_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="5"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln94_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="22" slack="1"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_1/7 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln97_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/8 "/>
</bind>
</comp>

<comp id="351" class="1004" name="C_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="5" slack="0"/>
<pin id="354" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C/8 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sext_ln100_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="0"/>
<pin id="359" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/8 "/>
</bind>
</comp>

<comp id="361" class="1004" name="E_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="0"/>
<pin id="364" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="E/9 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln100_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100_1/9 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sext_ln100_3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100_3/9 "/>
</bind>
</comp>

<comp id="375" class="1004" name="D_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="D/10 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln101_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101/10 "/>
</bind>
</comp>

<comp id="385" class="1004" name="shl_ln_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="17" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="1"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/11 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sext_ln102_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="17" slack="0"/>
<pin id="394" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102_1/11 "/>
</bind>
</comp>

<comp id="396" class="1004" name="shl_ln102_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="1"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln102_1/11 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln102_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="0"/>
<pin id="405" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102_2/11 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln102_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="0"/>
<pin id="409" dir="0" index="1" bw="18" slack="0"/>
<pin id="410" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_1/11 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln102_3_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="18" slack="0"/>
<pin id="414" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102_3/11 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln102_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="18" slack="0"/>
<pin id="418" dir="0" index="1" bw="17" slack="0"/>
<pin id="419" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/11 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_4_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="3" slack="0"/>
<pin id="424" dir="0" index="1" bw="19" slack="0"/>
<pin id="425" dir="0" index="2" bw="6" slack="0"/>
<pin id="426" dir="0" index="3" bw="6" slack="0"/>
<pin id="427" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="0"/>
<pin id="434" dir="0" index="1" bw="18" slack="0"/>
<pin id="435" dir="0" index="2" bw="6" slack="0"/>
<pin id="436" dir="0" index="3" bw="6" slack="0"/>
<pin id="437" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln100_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="0" index="1" bw="2" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/12 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="18" slack="0"/>
<pin id="450" dir="0" index="2" bw="6" slack="0"/>
<pin id="451" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="454" class="1004" name="trunc_ln_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="0" index="1" bw="18" slack="0"/>
<pin id="457" dir="0" index="2" bw="5" slack="0"/>
<pin id="458" dir="0" index="3" bw="5" slack="0"/>
<pin id="459" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/12 "/>
</bind>
</comp>

<comp id="463" class="1004" name="select_ln100_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="8" slack="0"/>
<pin id="466" dir="0" index="2" bw="8" slack="0"/>
<pin id="467" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln100/12 "/>
</bind>
</comp>

<comp id="471" class="1004" name="or_ln100_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln100/12 "/>
</bind>
</comp>

<comp id="477" class="1004" name="R_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="8" slack="0"/>
<pin id="480" dir="0" index="2" bw="8" slack="0"/>
<pin id="481" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="R/12 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln102_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="1"/>
<pin id="487" dir="0" index="1" bw="3" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/12 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_5_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="19" slack="1"/>
<pin id="493" dir="0" index="2" bw="6" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/12 "/>
</bind>
</comp>

<comp id="497" class="1004" name="trunc_ln4_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="0" index="1" bw="19" slack="1"/>
<pin id="500" dir="0" index="2" bw="5" slack="0"/>
<pin id="501" dir="0" index="3" bw="5" slack="0"/>
<pin id="502" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/12 "/>
</bind>
</comp>

<comp id="506" class="1004" name="select_ln102_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="8" slack="0"/>
<pin id="509" dir="0" index="2" bw="8" slack="0"/>
<pin id="510" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln102/12 "/>
</bind>
</comp>

<comp id="514" class="1004" name="or_ln102_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln102/12 "/>
</bind>
</comp>

<comp id="520" class="1004" name="B_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="8" slack="0"/>
<pin id="523" dir="0" index="2" bw="8" slack="0"/>
<pin id="524" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="B/12 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="2" slack="0"/>
<pin id="531" dir="0" index="1" bw="18" slack="0"/>
<pin id="532" dir="0" index="2" bw="6" slack="0"/>
<pin id="533" dir="0" index="3" bw="6" slack="0"/>
<pin id="534" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="538" class="1004" name="icmp_ln101_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="2" slack="0"/>
<pin id="540" dir="0" index="1" bw="2" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/13 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_3_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="18" slack="0"/>
<pin id="547" dir="0" index="2" bw="6" slack="0"/>
<pin id="548" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="551" class="1004" name="trunc_ln3_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="0" index="1" bw="18" slack="0"/>
<pin id="554" dir="0" index="2" bw="5" slack="0"/>
<pin id="555" dir="0" index="3" bw="5" slack="0"/>
<pin id="556" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/13 "/>
</bind>
</comp>

<comp id="560" class="1004" name="select_ln101_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="8" slack="0"/>
<pin id="563" dir="0" index="2" bw="8" slack="0"/>
<pin id="564" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101/13 "/>
</bind>
</comp>

<comp id="568" class="1004" name="or_ln101_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln101/13 "/>
</bind>
</comp>

<comp id="574" class="1004" name="G_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="0"/>
<pin id="577" dir="0" index="2" bw="8" slack="0"/>
<pin id="578" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="G/13 "/>
</bind>
</comp>

<comp id="582" class="1004" name="mrv_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="16" slack="5"/>
<pin id="585" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/15 "/>
</bind>
</comp>

<comp id="587" class="1004" name="mrv_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="0" index="1" bw="16" slack="5"/>
<pin id="590" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/15 "/>
</bind>
</comp>

<comp id="592" class="1007" name="grp_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="0"/>
<pin id="594" dir="0" index="1" bw="16" slack="0"/>
<pin id="595" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="598" class="1007" name="grp_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="9" slack="0"/>
<pin id="600" dir="0" index="1" bw="9" slack="0"/>
<pin id="601" dir="0" index="2" bw="8" slack="0"/>
<pin id="602" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln100/8 add_ln100/10 "/>
</bind>
</comp>

<comp id="607" class="1007" name="grp_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="0" index="1" bw="9" slack="0"/>
<pin id="610" dir="0" index="2" bw="18" slack="0"/>
<pin id="611" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln100_1/9 add_ln100_1/11 "/>
</bind>
</comp>

<comp id="618" class="1007" name="grp_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="0" index="1" bw="9" slack="0"/>
<pin id="621" dir="0" index="2" bw="18" slack="0"/>
<pin id="622" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln101_1/9 sext_ln101_3/11 add_ln101/11 "/>
</bind>
</comp>

<comp id="626" class="1007" name="grp_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="0"/>
<pin id="628" dir="0" index="1" bw="8" slack="0"/>
<pin id="629" dir="0" index="2" bw="18" slack="0"/>
<pin id="630" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln101/10 sext_ln101_2/12 add_ln101_1/12 "/>
</bind>
</comp>

<comp id="637" class="1005" name="y_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="0"/>
<pin id="639" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="644" class="1005" name="x_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="0"/>
<pin id="646" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="651" class="1005" name="indvar_flatten_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="658" class="1005" name="p_read_1_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="16" slack="4"/>
<pin id="660" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="664" class="1005" name="p_read_2_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="5"/>
<pin id="666" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="669" class="1005" name="cast_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="674" class="1005" name="cast1_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="679" class="1005" name="bound_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="687" class="1005" name="icmp_ln92_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="1"/>
<pin id="689" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="692" class="1005" name="select_ln72_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="16" slack="1"/>
<pin id="694" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln72 "/>
</bind>
</comp>

<comp id="697" class="1005" name="add_ln94_1_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="22" slack="1"/>
<pin id="699" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln94_1 "/>
</bind>
</comp>

<comp id="702" class="1005" name="zext_ln94_1_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="64" slack="1"/>
<pin id="704" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln94_1 "/>
</bind>
</comp>

<comp id="711" class="1005" name="in_channels_ch1_addr_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="22" slack="1"/>
<pin id="713" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch1_addr "/>
</bind>
</comp>

<comp id="716" class="1005" name="in_channels_ch3_addr_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="22" slack="1"/>
<pin id="718" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch3_addr "/>
</bind>
</comp>

<comp id="721" class="1005" name="sext_ln100_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="18" slack="1"/>
<pin id="723" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln100 "/>
</bind>
</comp>

<comp id="726" class="1005" name="in_channels_ch2_addr_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="22" slack="1"/>
<pin id="728" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch2_addr "/>
</bind>
</comp>

<comp id="731" class="1005" name="sext_ln100_1_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="17" slack="1"/>
<pin id="733" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln100_1 "/>
</bind>
</comp>

<comp id="736" class="1005" name="sext_ln100_3_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="18" slack="1"/>
<pin id="738" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln100_3 "/>
</bind>
</comp>

<comp id="741" class="1005" name="D_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="1"/>
<pin id="743" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="D "/>
</bind>
</comp>

<comp id="747" class="1005" name="sext_ln101_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="1"/>
<pin id="749" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln101 "/>
</bind>
</comp>

<comp id="752" class="1005" name="add_ln100_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="18" slack="1"/>
<pin id="754" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln100 "/>
</bind>
</comp>

<comp id="758" class="1005" name="add_ln102_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="19" slack="1"/>
<pin id="760" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln102 "/>
</bind>
</comp>

<comp id="764" class="1005" name="tmp_4_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="3" slack="1"/>
<pin id="766" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="769" class="1005" name="R_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="1"/>
<pin id="771" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="774" class="1005" name="add_ln101_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="18" slack="1"/>
<pin id="776" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln101 "/>
</bind>
</comp>

<comp id="779" class="1005" name="G_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="1"/>
<pin id="781" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="42" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="130" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="124" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="244"><net_src comp="237" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="237" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="258"><net_src comp="251" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="22" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="251" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="271"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="32" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="245" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="267" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="290"><net_src comp="283" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="32" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="286" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="283" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="302"><net_src comp="292" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="34" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="292" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="38" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="40" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="327"><net_src comp="303" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="315" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="336"><net_src comp="323" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="292" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="343" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="350"><net_src comp="143" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="44" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="156" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="48" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="361" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="169" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="48" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="58" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="60" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="395"><net_src comp="385" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="62" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="64" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="406"><net_src comp="396" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="407" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="392" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="428"><net_src comp="66" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="68" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="70" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="438"><net_src comp="72" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="68" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="440"><net_src comp="74" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="445"><net_src comp="432" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="76" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="78" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="74" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="460"><net_src comp="80" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="82" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="462"><net_src comp="84" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="468"><net_src comp="441" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="86" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="40" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="475"><net_src comp="441" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="447" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="463" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="454" pin="4"/><net_sink comp="477" pin=2"/></net>

<net id="489"><net_src comp="88" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="90" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="70" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="503"><net_src comp="92" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="82" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="505"><net_src comp="84" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="511"><net_src comp="485" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="86" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="40" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="485" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="490" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="506" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="497" pin="4"/><net_sink comp="520" pin=2"/></net>

<net id="528"><net_src comp="520" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="535"><net_src comp="72" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="68" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="537"><net_src comp="74" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="542"><net_src comp="529" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="76" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="78" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="74" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="557"><net_src comp="80" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="82" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="559"><net_src comp="84" pin="0"/><net_sink comp="551" pin=3"/></net>

<net id="565"><net_src comp="538" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="86" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="40" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="572"><net_src comp="538" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="544" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="560" pin="3"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="551" pin="4"/><net_sink comp="574" pin=2"/></net>

<net id="586"><net_src comp="110" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="582" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="596"><net_src comp="214" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="218" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="357" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="46" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="54" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="606"><net_src comp="598" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="612"><net_src comp="371" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="50" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="598" pin="3"/><net_sink comp="607" pin=2"/></net>

<net id="615"><net_src comp="607" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="616"><net_src comp="607" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="617"><net_src comp="607" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="623"><net_src comp="367" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="52" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="598" pin="3"/><net_sink comp="618" pin=2"/></net>

<net id="631"><net_src comp="381" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="56" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="618" pin="3"/><net_sink comp="626" pin=2"/></net>

<net id="634"><net_src comp="626" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="635"><net_src comp="626" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="636"><net_src comp="626" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="640"><net_src comp="112" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="643"><net_src comp="637" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="647"><net_src comp="116" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="650"><net_src comp="644" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="654"><net_src comp="120" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="657"><net_src comp="651" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="661"><net_src comp="124" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="667"><net_src comp="130" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="672"><net_src comp="214" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="677"><net_src comp="218" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="682"><net_src comp="592" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="690"><net_src comp="254" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="695"><net_src comp="259" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="700"><net_src comp="332" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="705"><net_src comp="343" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="708"><net_src comp="702" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="709"><net_src comp="702" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="710"><net_src comp="702" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="714"><net_src comp="136" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="719"><net_src comp="149" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="724"><net_src comp="357" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="729"><net_src comp="162" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="734"><net_src comp="367" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="739"><net_src comp="371" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="744"><net_src comp="375" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="750"><net_src comp="381" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="755"><net_src comp="598" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="761"><net_src comp="416" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="767"><net_src comp="422" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="772"><net_src comp="477" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="777"><net_src comp="618" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="782"><net_src comp="574" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="208" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_channels_ch1 | {13 }
	Port: out_channels_ch2 | {14 }
	Port: out_channels_ch3 | {12 }
 - Input state : 
	Port: yuv2rgb.1 : in_channels_ch1 | {7 8 }
	Port: yuv2rgb.1 : in_channels_ch2 | {9 10 }
	Port: yuv2rgb.1 : in_channels_ch3 | {8 9 }
	Port: yuv2rgb.1 : p_read | {1 }
	Port: yuv2rgb.1 : p_read1 | {1 }
	Port: yuv2rgb.1 : out_channels_ch1 | {}
	Port: yuv2rgb.1 : out_channels_ch2 | {}
	Port: yuv2rgb.1 : out_channels_ch3 | {}
  - Chain level:
	State 1
		bound : 1
		store_ln89 : 1
		store_ln89 : 1
		store_ln89 : 1
	State 2
	State 3
	State 4
	State 5
		icmp_ln89 : 1
		add_ln89 : 1
		br_ln89 : 2
		icmp_ln92 : 1
		select_ln72 : 2
		y_2 : 3
		store_ln89 : 2
		store_ln92 : 4
	State 6
		x_4 : 1
		select_ln72_1 : 2
		trunc_ln94 : 3
		tmp_cast : 4
		trunc_ln94_1 : 3
		tmp_2_cast : 4
		add_ln94 : 5
		add_ln94_1 : 6
		store_ln72 : 3
	State 7
		in_channels_ch1_addr : 1
		Y : 2
	State 8
		V : 1
		zext_ln97 : 1
		C : 2
		sext_ln100 : 3
		mul_ln100 : 4
	State 9
		U : 1
		E : 1
		sext_ln100_1 : 1
		sext_ln100_3 : 1
		mul_ln100_1 : 2
		mul_ln101_1 : 2
	State 10
		D : 1
		add_ln100 : 1
		sext_ln101 : 1
		mul_ln101 : 2
	State 11
		add_ln100_1 : 1
		sext_ln101_3 : 1
		add_ln101 : 2
		sext_ln102_1 : 1
		sext_ln102_2 : 1
		add_ln102_1 : 2
		sext_ln102_3 : 3
		add_ln102 : 4
		tmp_4 : 5
	State 12
		tmp : 1
		icmp_ln100 : 2
		tmp_1 : 1
		trunc_ln : 1
		select_ln100 : 3
		or_ln100 : 3
		R : 3
		sext_ln101_2 : 1
		add_ln101_1 : 2
		select_ln102 : 1
		or_ln102 : 1
		B : 1
		store_ln105 : 2
	State 13
		tmp_2 : 1
		icmp_ln101 : 2
		tmp_3 : 1
		trunc_ln3 : 1
		select_ln101 : 3
		or_ln101 : 3
		G : 3
		store_ln103 : 1
	State 14
		store_ln104 : 1
	State 15
		mrv_1 : 1
		ret_ln108 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln89_fu_245   |    0    |    0    |    39   |
|          |      y_2_fu_267      |    0    |    0    |    23   |
|          |      x_4_fu_286      |    0    |    0    |    23   |
|    add   |    add_ln94_fu_323   |    0    |    0    |    22   |
|          |   add_ln94_1_fu_332  |    0    |    0    |    22   |
|          |       C_fu_351       |    0    |    0    |    15   |
|          |  add_ln102_1_fu_407  |    0    |    0    |    25   |
|          |   add_ln102_fu_416   |    0    |    0    |    25   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln72_fu_259  |    0    |    0    |    16   |
|          | select_ln72_1_fu_292 |    0    |    0    |    16   |
|          |  select_ln100_fu_463 |    0    |    0    |    8    |
|  select  |       R_fu_477       |    0    |    0    |    8    |
|          |  select_ln102_fu_506 |    0    |    0    |    8    |
|          |       B_fu_520       |    0    |    0    |    8    |
|          |  select_ln101_fu_560 |    0    |    0    |    8    |
|          |       G_fu_574       |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln89_fu_240   |    0    |    0    |    18   |
|          |   icmp_ln92_fu_254   |    0    |    0    |    13   |
|   icmp   |   icmp_ln100_fu_441  |    0    |    0    |    8    |
|          |   icmp_ln102_fu_485  |    0    |    0    |    8    |
|          |   icmp_ln101_fu_538  |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|    xor   |       E_fu_361       |    0    |    0    |    8    |
|          |       D_fu_375       |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln100_fu_471   |    0    |    0    |    2    |
|    or    |    or_ln102_fu_514   |    0    |    0    |    2    |
|          |    or_ln101_fu_568   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_598      |    1    |    0    |    0    |
|  muladd  |      grp_fu_607      |    1    |    0    |    0    |
|          |      grp_fu_618      |    1    |    0    |    0    |
|          |      grp_fu_626      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    mul   |      grp_fu_592      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   read   | p_read_1_read_fu_124 |    0    |    0    |    0    |
|          | p_read_2_read_fu_130 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      cast_fu_214     |    0    |    0    |    0    |
|          |     cast1_fu_218     |    0    |    0    |    0    |
|   zext   |   zext_ln94_fu_329   |    0    |    0    |    0    |
|          |  zext_ln94_1_fu_343  |    0    |    0    |    0    |
|          |   zext_ln97_fu_347   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln94_fu_299  |    0    |    0    |    0    |
|          |  trunc_ln94_1_fu_311 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_cast_fu_303   |    0    |    0    |    0    |
|bitconcatenate|   tmp_2_cast_fu_315  |    0    |    0    |    0    |
|          |     shl_ln_fu_385    |    0    |    0    |    0    |
|          |  shl_ln102_1_fu_396  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln100_fu_357  |    0    |    0    |    0    |
|          |  sext_ln100_1_fu_367 |    0    |    0    |    0    |
|          |  sext_ln100_3_fu_371 |    0    |    0    |    0    |
|   sext   |   sext_ln101_fu_381  |    0    |    0    |    0    |
|          |  sext_ln102_1_fu_392 |    0    |    0    |    0    |
|          |  sext_ln102_2_fu_403 |    0    |    0    |    0    |
|          |  sext_ln102_3_fu_412 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_4_fu_422     |    0    |    0    |    0    |
|          |      tmp_fu_432      |    0    |    0    |    0    |
|partselect|    trunc_ln_fu_454   |    0    |    0    |    0    |
|          |   trunc_ln4_fu_497   |    0    |    0    |    0    |
|          |     tmp_2_fu_529     |    0    |    0    |    0    |
|          |   trunc_ln3_fu_551   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_447     |    0    |    0    |    0    |
| bitselect|     tmp_5_fu_490     |    0    |    0    |    0    |
|          |     tmp_3_fu_544     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|insertvalue|      mrv_fu_582      |    0    |    0    |    0    |
|          |     mrv_1_fu_587     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |    0    |   351   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          D_reg_741         |    8   |
|          G_reg_779         |    8   |
|          R_reg_769         |    8   |
|      add_ln100_reg_752     |   18   |
|      add_ln101_reg_774     |   18   |
|      add_ln102_reg_758     |   19   |
|     add_ln94_1_reg_697     |   22   |
|        bound_reg_679       |   32   |
|        cast1_reg_674       |   32   |
|        cast_reg_669        |   32   |
|      icmp_ln92_reg_687     |    1   |
|in_channels_ch1_addr_reg_711|   22   |
|in_channels_ch2_addr_reg_726|   22   |
|in_channels_ch3_addr_reg_716|   22   |
|   indvar_flatten_reg_651   |   32   |
|      p_read_1_reg_658      |   16   |
|      p_read_2_reg_664      |   16   |
|     select_ln72_reg_692    |   16   |
|    sext_ln100_1_reg_731    |   17   |
|    sext_ln100_3_reg_736    |   18   |
|     sext_ln100_reg_721     |   18   |
|     sext_ln101_reg_747     |   16   |
|        tmp_4_reg_764       |    3   |
|          x_reg_644         |   16   |
|          y_reg_637         |   16   |
|     zext_ln94_1_reg_702    |   64   |
+----------------------------+--------+
|            Total           |   512  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_143 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_156 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_169 |  p0  |   2  |  22  |   44   ||    9    |
|     grp_fu_592    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_592    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_598    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_607    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_607    |  p1  |   2  |   9  |   18   ||    9    |
|     grp_fu_618    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_626    |  p0  |   3  |   8  |   24   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   296  || 16.1186 ||   100   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   351  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   100  |
|  Register |    -   |    -   |   512  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   16   |   512  |   451  |
+-----------+--------+--------+--------+--------+
