xilinx rtfpga
INFO: [Synth 8-4471] merging register 'extract_headers_sec_EditCmd_insertClr_3_reg[0:0]' into 'extract_headers_sec_EditCmd_removeEop_3_reg[0:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:769]
INFO: [Synth 8-4471] merging register 'extract_headers_sec_EditCmd_insertClr_4_reg[0:0]' into 'extract_headers_sec_EditCmd_removeEop_4_reg[0:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:770]
INFO: [Synth 8-4471] merging register 'extract_headers_sec_EditCmd_insertClr_5_reg[0:0]' into 'extract_headers_sec_EditCmd_removeEop_5_reg[0:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:771]
INFO: [Synth 8-4471] merging register 'extract_headers_sec_EditCmd_insertClr_6_reg[0:0]' into 'extract_headers_sec_EditCmd_removeEop_6_reg[0:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:772]
INFO: [Synth 8-4471] merging register 'MUX_EditCmd_insertClr_reg' into 'MUX_EditCmd_removeEop_reg' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:892]
INFO: [Synth 8-4471] merging register 'extract_headers_sec_hdr_3_reg[594:0]' into 'hdr_3_reg[594:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:713]
INFO: [Synth 8-4471] merging register 'extract_headers_sec_hdr_4_reg[594:0]' into 'hdr_4_reg[594:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:714]
INFO: [Synth 8-4471] merging register 'extract_headers_sec_hdr_5_reg[594:0]' into 'hdr_5_reg[594:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:715]
INFO: [Synth 8-4471] merging register 'extract_headers_sec_hdr_6_reg[594:0]' into 'hdr_6_reg[594:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:716]
INFO: [Synth 8-4471] merging register 'extract_headers_sec_Deparser_extracts_3_reg[31:0]' into 'Deparser_extracts_3_reg[31:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:720]
INFO: [Synth 8-4471] merging register 'extract_headers_sec_Deparser_extracts_4_reg[31:0]' into 'Deparser_extracts_4_reg[31:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:721]
INFO: [Synth 8-4471] merging register 'extract_headers_sec_Deparser_extracts_5_reg[31:0]' into 'Deparser_extracts_5_reg[31:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:722]
INFO: [Synth 8-4471] merging register 'extract_headers_sec_Deparser_extracts_6_reg[31:0]' into 'Deparser_extracts_6_reg[31:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:723]
INFO: [Synth 8-4471] merging register 'extract_headers_sec_TUPLE0_3_reg[7:0]' into 'TUPLE0_3_reg[7:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:727]
INFO: [Synth 8-4471] merging register 'extract_headers_sec_TUPLE0_4_reg[7:0]' into 'TUPLE0_4_reg[7:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:728]
INFO: [Synth 8-4471] merging register 'extract_headers_sec_TUPLE0_5_reg[7:0]' into 'TUPLE0_5_reg[7:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:729]
INFO: [Synth 8-4471] merging register 'extract_headers_sec_TUPLE0_6_reg[7:0]' into 'TUPLE0_6_reg[7:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:730]
INFO: [Synth 8-4471] merging register 'PKT_EOP_1_reg[0:0]' into 'ErrorCheck_inst/EOP_i1_reg[0:0]' [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:794]
WARNING: [Synth 8-6014] Unused sequential element extract_headers_sec_EditCmd_insertClr_3_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:769]
WARNING: [Synth 8-6014] Unused sequential element extract_headers_sec_EditCmd_insertClr_4_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:770]
WARNING: [Synth 8-6014] Unused sequential element extract_headers_sec_EditCmd_insertClr_5_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:771]
WARNING: [Synth 8-6014] Unused sequential element extract_headers_sec_EditCmd_insertClr_6_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:772]
WARNING: [Synth 8-6014] Unused sequential element MUX_EditCmd_insertClr_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:892]
WARNING: [Synth 8-6014] Unused sequential element extract_headers_sec_hdr_3_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:713]
WARNING: [Synth 8-6014] Unused sequential element extract_headers_sec_hdr_4_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:714]
WARNING: [Synth 8-6014] Unused sequential element extract_headers_sec_hdr_5_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:715]
WARNING: [Synth 8-6014] Unused sequential element extract_headers_sec_hdr_6_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:716]
WARNING: [Synth 8-6014] Unused sequential element extract_headers_sec_Deparser_extracts_3_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:720]
WARNING: [Synth 8-6014] Unused sequential element extract_headers_sec_Deparser_extracts_4_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:721]
WARNING: [Synth 8-6014] Unused sequential element extract_headers_sec_Deparser_extracts_5_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:722]
WARNING: [Synth 8-6014] Unused sequential element extract_headers_sec_Deparser_extracts_6_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:723]
WARNING: [Synth 8-6014] Unused sequential element extract_headers_sec_TUPLE0_3_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:727]
WARNING: [Synth 8-6014] Unused sequential element extract_headers_sec_TUPLE0_4_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:728]
WARNING: [Synth 8-6014] Unused sequential element extract_headers_sec_TUPLE0_5_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:729]
WARNING: [Synth 8-6014] Unused sequential element extract_headers_sec_TUPLE0_6_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:730]
WARNING: [Synth 8-6014] Unused sequential element PKT_EOP_1_reg was removed.  [/home/thomas/Documents/p4_fpga_plugin/rtl/hotnets2.P4.HDL/XilinxSwitch/XilinxSwitch_vivado/XilinxSwitch/XilinxSwitch.srcs/sources_1/imports/XilinxSwitch/Deparser_t.HDL/Deparser_t.vp:794]
