Source Block: oh/src/spi/hdl/spi_master_fifo.v@13:23@HdlIdDef
   parameter  DEPTH = 16;            // fifo entries
   parameter  AW    = 32;            // architecture address width
   parameter  SW    = 8;             // output packet width   
   localparam PW    = 2*AW+40;       // input packet width   
   localparam FAW   = $clog2(DEPTH); // fifo address width   
   localparam SRW   = $clog2(PW/SW); // serializer cycle count width
   
   //clk,reset, cfg
   input            clk;            // clk
   input 	    nreset;         // async active low reset
   input 	    spi_en;         // spi enable   

Diff Content:
- 18    localparam SRW   = $clog2(PW/SW); // serializer cycle count width
+ 18    parameter  FAW   = $clog2(DEPTH); // fifo address width   
+ 18    parameter  SRW   = $clog2(PW/SW); // serializer cycle count width

Clone Blocks:
Clone Blocks 1:
oh/src/spi/hdl/spi_master_fifo.v@12:22
   //parameters
   parameter  DEPTH = 16;            // fifo entries
   parameter  AW    = 32;            // architecture address width
   parameter  SW    = 8;             // output packet width   
   localparam PW    = 2*AW+40;       // input packet width   
   localparam FAW   = $clog2(DEPTH); // fifo address width   
   localparam SRW   = $clog2(PW/SW); // serializer cycle count width
   
   //clk,reset, cfg
   input            clk;            // clk
   input 	    nreset;         // async active low reset

Clone Blocks 2:
oh/src/spi/hdl/spi_master_fifo.v@11:21

   //parameters
   parameter  DEPTH = 16;            // fifo entries
   parameter  AW    = 32;            // architecture address width
   parameter  SW    = 8;             // output packet width   
   localparam PW    = 2*AW+40;       // input packet width   
   localparam FAW   = $clog2(DEPTH); // fifo address width   
   localparam SRW   = $clog2(PW/SW); // serializer cycle count width
   
   //clk,reset, cfg
   input            clk;            // clk

