
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack max 5.63

==========================================================================
global place report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 4.37 fmax = 229.02

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: b_rd_data_reg[4]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input21/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.11    0.58    0.78 ^ input21/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net21 (net)
                  0.11    0.00    0.78 ^ place63/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    36    0.53    0.96    0.65    1.43 ^ place63/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net63 (net)
                  0.96    0.00    1.43 ^ b_rd_data_reg[4]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.43   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ b_rd_data_reg[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.37    0.37   library removal time
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                  1.06   slack (MET)


Startpoint: b_to_a_mem[1][4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_to_a_mem[1][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ b_to_a_mem[1][4]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.07    0.34    0.34 ^ b_to_a_mem[1][4]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         b_to_a_mem[1][4] (net)
                  0.07    0.00    0.34 ^ _1099_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.05    0.15    0.49 ^ _1099_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0263_ (net)
                  0.05    0.00    0.49 ^ b_to_a_mem[1][4]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ b_to_a_mem[1][4]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_rd_data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input21/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.11    0.58    0.78 ^ input21/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net21 (net)
                  0.11    0.00    0.78 ^ place63/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    36    0.53    0.96    0.65    1.43 ^ place63/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net63 (net)
                  0.96    0.00    1.43 ^ a_rd_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ a_rd_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.23    9.77   library recovery time
                                  9.77   data required time
-----------------------------------------------------------------------------
                                  9.77   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                  8.34   slack (MET)


Startpoint: a_rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ a_rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
    18    0.26    0.94    0.95    0.95 ^ a_rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         a_rd_ptr[2] (net)
                  0.94    0.00    0.95 ^ _0652_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    11    0.19    0.76    0.64    1.59 v _0652_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0470_ (net)
                  0.76    0.00    1.59 v _1203_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.05    0.37    0.71    2.30 ^ _1203_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0011_ (net)
                  0.37    0.00    2.30 ^ _0623_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.09    0.22    2.52 ^ _0623_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0451_ (net)
                  0.09    0.00    2.52 ^ _0624_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.16    0.11    2.63 v _0624_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0452_ (net)
                  0.16    0.00    2.63 v _0625_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     5    0.06    0.23    0.44    3.07 ^ _0625_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _0453_ (net)
                  0.23    0.00    3.07 ^ _0644_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
    20    0.23    0.44    0.37    3.45 ^ _0644_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _0466_ (net)
                  0.44    0.00    3.45 ^ _1084_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     9    0.16    0.55    0.32    3.77 v _1084_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _0415_ (net)
                  0.55    0.00    3.77 v _1192_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.47    4.23 ^ _1192_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0335_ (net)
                  0.06    0.00    4.23 ^ b_wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.23   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ b_wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -4.23   data arrival time
-----------------------------------------------------------------------------
                                  5.63   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_rd_data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input21/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.11    0.58    0.78 ^ input21/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net21 (net)
                  0.11    0.00    0.78 ^ place63/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    36    0.53    0.96    0.65    1.43 ^ place63/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net63 (net)
                  0.96    0.00    1.43 ^ a_rd_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ a_rd_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.23    9.77   library recovery time
                                  9.77   data required time
-----------------------------------------------------------------------------
                                  9.77   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                  8.34   slack (MET)


Startpoint: a_rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ a_rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
    18    0.26    0.94    0.95    0.95 ^ a_rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         a_rd_ptr[2] (net)
                  0.94    0.00    0.95 ^ _0652_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    11    0.19    0.76    0.64    1.59 v _0652_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0470_ (net)
                  0.76    0.00    1.59 v _1203_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.05    0.37    0.71    2.30 ^ _1203_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0011_ (net)
                  0.37    0.00    2.30 ^ _0623_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.09    0.22    2.52 ^ _0623_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0451_ (net)
                  0.09    0.00    2.52 ^ _0624_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.16    0.11    2.63 v _0624_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0452_ (net)
                  0.16    0.00    2.63 v _0625_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     5    0.06    0.23    0.44    3.07 ^ _0625_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _0453_ (net)
                  0.23    0.00    3.07 ^ _0644_/A1 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
    20    0.23    0.44    0.37    3.45 ^ _0644_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _0466_ (net)
                  0.44    0.00    3.45 ^ _1084_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     9    0.16    0.55    0.32    3.77 v _1084_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _0415_ (net)
                  0.55    0.00    3.77 v _1192_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.47    4.23 ^ _1192_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0335_ (net)
                  0.06    0.00    4.23 ^ b_wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  4.23   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ b_wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -4.23   data arrival time
-----------------------------------------------------------------------------
                                  5.63   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.20e-02   8.65e-03   1.72e-07   6.07e-02  37.3%
Combinational          7.91e-02   2.28e-02   1.77e-07   1.02e-01  62.7%
Clock                  0.00e+00   0.00e+00   1.54e-08   1.54e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.31e-01   3.14e-02   3.65e-07   1.63e-01 100.0%
                          80.7%      19.3%       0.0%
