// Seed: 3571780348
module module_0 (
    output id_0,
    input logic id_1
    , id_8,
    input id_2,
    input id_3,
    output logic id_4,
    output logic id_5,
    input logic id_6,
    input logic id_7
);
  always @(1 or posedge 1'd0) begin
    id_8 <= id_2;
  end
  assign id_5 = 1'h0 ? id_1 : id_2 ? id_7 : 1;
endmodule
