#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Jun 04 15:27:15 2018
# Process ID: 63564
# Current directory: E:/demo/others/verilog/cpu54_single
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent51704 E:\demo\others\verilog\cpu54_single\cpu54_single.xpr
# Log file: E:/demo/others/verilog/cpu54_single/vivado.log
# Journal file: E:/demo/others/verilog/cpu54_single\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/demo/others/verilog/cpu54_single/cpu54_single.xpr
update_compile_order -fileset sources_1
launch_simulation
source test.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
restart
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} 108
run all
step
step
step
run 50 ns
run 50 ns
run 50 ns
run 50 ns
step
step
step
step
step
step
step
step
step
step
step
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v} 104
run all
step
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v} -line 104
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v} 335
run all
step
close_sim
launch_simulation
source test.tcl
run all
restart
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} 108
run all
step
step
step
step
step
step
step
step
step
step
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v} 336
run all
run all
step
step
step
step
run 50 ns
run 50 ns
run 50 ns
run 50 ns
step
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v} -line 336
run 50 ns
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v} 336
run all
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} -line 108
step
run all
step
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v} 344
step
step
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v} -line 344
step
step
step
step
step
step
step
step
step
step
step
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source test.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
close_sim
