#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Feb  7 11:22:48 2022
# Process ID: 30803
# Current directory: /home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_PL_SPI_ADC_Master_v1_0_0_synth_1
# Command line: vivado -log Zed_SPI_PL_SPI_ADC_Master_v1_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Zed_SPI_PL_SPI_ADC_Master_v1_0_0.tcl
# Log file: /home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_PL_SPI_ADC_Master_v1_0_0_synth_1/Zed_SPI_PL_SPI_ADC_Master_v1_0_0.vds
# Journal file: /home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_PL_SPI_ADC_Master_v1_0_0_synth_1/vivado.jou
# Running On: labish-OptiPlex-9010, OS: Linux, CPU Frequency: 1818.642 MHz, CPU Physical cores: 4, Host memory: 33553 MB
#-----------------------------------------------------------
source Zed_SPI_PL_SPI_ADC_Master_v1_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/labish/Midget/SKL/SKL_ZED_Backup'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/labish/Vivado/2021.2/Vivado/2021.2/data/ip'.
Command: synth_design -top Zed_SPI_PL_SPI_ADC_Master_v1_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30830
WARNING: [Synth 8-2507] parameter declaration becomes local in PL_SPI_ADC_Master_v1_0_M00_AXI with formal parameter declaration list [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_ADC_Master_v1_0_M00_AXI.v:199]
WARNING: [Synth 8-6901] identifier 'w_CMOS_Data' is used before its declaration [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_ADC_Master_v1_0_M00_AXI.v:470]
WARNING: [Synth 8-6901] identifier 'w_StatusReg' is used before its declaration [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_ADC_Master_v1_0_S00_AXI.v:316]
WARNING: [Synth 8-6901] identifier 'w_StatusReg' is used before its declaration [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_ADC_Master_v1_0_S00_AXI.v:317]
WARNING: [Synth 8-6901] identifier 'w_RxBuffer' is used before its declaration [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_ADC_Master_v1_0_S00_AXI.v:318]
WARNING: [Synth 8-6901] identifier 'w_ADC_State' is used before its declaration [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_ADC_Master_v1_0_S00_AXI.v:319]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2784.582 ; gain = 0.000 ; free physical = 10021 ; free virtual = 23804
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Zed_SPI_PL_SPI_ADC_Master_v1_0_0' [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_PL_SPI_ADC_Master_v1_0_0/synth/Zed_SPI_PL_SPI_ADC_Master_v1_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'PL_SPI_ADC_Master_v1_0' [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_ADC_Master_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'PL_SPI_ADC_Master_v1_0_S00_AXI' [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_ADC_Master_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_ADC_Master_v1_0_S00_AXI.v:246]
INFO: [Synth 8-226] default block is never used [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_ADC_Master_v1_0_S00_AXI.v:429]
INFO: [Synth 8-6157] synthesizing module 'PL_SPI' [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_41B29.v:27]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_41B29.v:398]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_41B29.v:402]
WARNING: [Synth 8-6014] Unused sequential element r_Cmd_Lim_reg was removed.  [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_41B29.v:151]
WARNING: [Synth 8-6014] Unused sequential element r_Reset_reg was removed.  [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_41B29.v:205]
WARNING: [Synth 8-6014] Unused sequential element r_Rx_reg was removed.  [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_41B29.v:208]
WARNING: [Synth 8-6014] Unused sequential element r_Lock_reg was removed.  [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_41B29.v:255]
WARNING: [Synth 8-6014] Unused sequential element r_Leading_Edge_reg was removed.  [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_41B29.v:131]
WARNING: [Synth 8-6014] Unused sequential element r_Trailing_Edge_reg was removed.  [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_41B29.v:132]
WARNING: [Synth 8-3848] Net o_LED_Temp in module/entity PL_SPI does not have driver. [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_41B29.v:58]
INFO: [Synth 8-6155] done synthesizing module 'PL_SPI' (1#1) [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_41B29.v:27]
WARNING: [Synth 8-689] width (1) of port connection 'o_LED_Temp' does not match port width (8) of module 'PL_SPI' [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_ADC_Master_v1_0_S00_AXI.v:491]
INFO: [Synth 8-6155] done synthesizing module 'PL_SPI_ADC_Master_v1_0_S00_AXI' (2#1) [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_ADC_Master_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'PL_SPI_ADC_Master_v1_0_M00_AXI' [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_ADC_Master_v1_0_M00_AXI.v:4]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_ADC_Master_v1_0_M00_AXI.v:174]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_ADC_Master_v1_0_M00_AXI.v:174]
INFO: [Synth 8-226] default block is never used [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_ADC_Master_v1_0_M00_AXI.v:762]
WARNING: [Synth 8-6090] variable 'clk_cnt' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_ADC_Master_v1_0_M00_AXI.v:906]
INFO: [Synth 8-6157] synthesizing module 'PL_ADC' [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_ADC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PL_ADC' (3#1) [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_ADC.v:23]
WARNING: [Synth 8-6014] Unused sequential element expected_rdata_reg was removed.  [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_ADC_Master_v1_0_M00_AXI.v:650]
INFO: [Synth 8-6155] done synthesizing module 'PL_SPI_ADC_Master_v1_0_M00_AXI' (4#1) [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_ADC_Master_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PL_SPI_ADC_Master_v1_0' (5#1) [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/4335/src/PL_SPI_ADC_Master_v1_0.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'm00_axi_awuser' does not match port width (2) of module 'PL_SPI_ADC_Master_v1_0' [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_PL_SPI_ADC_Master_v1_0_0/synth/Zed_SPI_PL_SPI_ADC_Master_v1_0_0.v:340]
WARNING: [Synth 8-689] width (1) of port connection 'm00_axi_wuser' does not match port width (2) of module 'PL_SPI_ADC_Master_v1_0' [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_PL_SPI_ADC_Master_v1_0_0/synth/Zed_SPI_PL_SPI_ADC_Master_v1_0_0.v:346]
WARNING: [Synth 8-689] width (1) of port connection 'm00_axi_aruser' does not match port width (2) of module 'PL_SPI_ADC_Master_v1_0' [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_PL_SPI_ADC_Master_v1_0_0/synth/Zed_SPI_PL_SPI_ADC_Master_v1_0_0.v:363]
INFO: [Synth 8-6155] done synthesizing module 'Zed_SPI_PL_SPI_ADC_Master_v1_0_0' (6#1) [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_PL_SPI_ADC_Master_v1_0_0/synth/Zed_SPI_PL_SPI_ADC_Master_v1_0_0.v:57]
WARNING: [Synth 8-7129] Port i_ADC_Work in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[0] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BUSER[-1] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BUSER[0] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[31] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[30] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[29] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[28] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[27] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[26] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[25] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[24] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[23] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[22] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[21] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[20] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[19] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[18] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[17] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[16] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[15] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[14] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[13] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[12] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[11] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[10] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[9] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[8] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[7] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[6] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[5] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[4] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[3] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[2] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[1] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[0] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[0] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RUSER[-1] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RUSER[0] in module PL_SPI_ADC_Master_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_LED_Temp[7] in module PL_SPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_LED_Temp[6] in module PL_SPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_LED_Temp[5] in module PL_SPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_LED_Temp[4] in module PL_SPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_LED_Temp[3] in module PL_SPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_LED_Temp[2] in module PL_SPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_LED_Temp[1] in module PL_SPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_LED_Temp[0] in module PL_SPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_AXI_Done in module PL_SPI_ADC_Master_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module PL_SPI_ADC_Master_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module PL_SPI_ADC_Master_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module PL_SPI_ADC_Master_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module PL_SPI_ADC_Master_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module PL_SPI_ADC_Master_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module PL_SPI_ADC_Master_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ADC_Work in module PL_SPI_ADC_Master_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2784.582 ; gain = 0.000 ; free physical = 10996 ; free virtual = 24780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2784.582 ; gain = 0.000 ; free physical = 10996 ; free virtual = 24780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2784.582 ; gain = 0.000 ; free physical = 10996 ; free virtual = 24780
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2784.582 ; gain = 0.000 ; free physical = 10989 ; free virtual = 24773
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2848.508 ; gain = 0.000 ; free physical = 10901 ; free virtual = 24685
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2848.508 ; gain = 0.000 ; free physical = 10901 ; free virtual = 24684
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2848.508 ; gain = 63.926 ; free physical = 10976 ; free virtual = 24759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2848.508 ; gain = 63.926 ; free physical = 10976 ; free virtual = 24759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2848.508 ; gain = 63.926 ; free physical = 10976 ; free virtual = 24759
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'PL_SPI_ADC_Master_v1_0_M00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              INIT_WRITE |                               01 |                               01
               INIT_READ |                               10 |                               10
            INIT_COMPARE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'PL_SPI_ADC_Master_v1_0_M00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2848.508 ; gain = 63.926 ; free physical = 10968 ; free virtual = 24753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 8     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 50    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 11    
	   8 Input   32 Bit        Muxes := 8     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 370   
	   3 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 29    
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 23    
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 78    
	   3 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awid[0] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awlen[7] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awlen[6] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awlen[5] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awlen[4] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awlen[3] driven by constant 1
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awlen[2] driven by constant 1
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awlen[1] driven by constant 1
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awlen[0] driven by constant 1
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awsize[2] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awsize[1] driven by constant 1
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awsize[0] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awburst[1] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awburst[0] driven by constant 1
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awlock driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awcache[3] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awcache[2] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awcache[1] driven by constant 1
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awcache[0] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awqos[3] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awqos[2] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awqos[1] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awqos[0] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_awuser[0] driven by constant 1
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_wuser[0] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arid[0] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arlen[7] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arlen[6] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arlen[5] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arlen[4] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arlen[3] driven by constant 1
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arlen[2] driven by constant 1
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arlen[1] driven by constant 1
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arlen[0] driven by constant 1
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arsize[2] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arsize[1] driven by constant 1
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arsize[0] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arburst[1] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arburst[0] driven by constant 1
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arlock driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arcache[1] driven by constant 1
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arcache[0] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arprot[0] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arqos[3] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arqos[2] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arqos[1] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_arqos[0] driven by constant 0
INFO: [Synth 8-3917] design Zed_SPI_PL_SPI_ADC_Master_v1_0_0 has port m00_axi_aruser[0] driven by constant 1
WARNING: [Synth 8-7129] Port o_LED_Temp[7] in module PL_SPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_LED_Temp[6] in module PL_SPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_LED_Temp[5] in module PL_SPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_LED_Temp[4] in module PL_SPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_LED_Temp[3] in module PL_SPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_LED_Temp[2] in module PL_SPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_LED_Temp[1] in module PL_SPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_LED_Temp[0] in module PL_SPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ADC_Work in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_bid[0] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_bresp[0] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_buser[0] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rid[0] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[31] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[30] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[29] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[28] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[27] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[26] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[25] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[24] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[23] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[22] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[21] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[20] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[19] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[18] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[17] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[16] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[15] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[14] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[13] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[12] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[11] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[10] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[9] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rdata[8] in module Zed_SPI_PL_SPI_ADC_Master_v1_0_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2848.508 ; gain = 63.926 ; free physical = 10934 ; free virtual = 24724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2848.508 ; gain = 63.926 ; free physical = 10814 ; free virtual = 24605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2848.508 ; gain = 63.926 ; free physical = 10814 ; free virtual = 24604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2848.508 ; gain = 63.926 ; free physical = 10813 ; free virtual = 24603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2848.508 ; gain = 63.926 ; free physical = 10813 ; free virtual = 24603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2848.508 ; gain = 63.926 ; free physical = 10813 ; free virtual = 24603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2848.508 ; gain = 63.926 ; free physical = 10813 ; free virtual = 24603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2848.508 ; gain = 63.926 ; free physical = 10813 ; free virtual = 24603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2848.508 ; gain = 63.926 ; free physical = 10813 ; free virtual = 24603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2848.508 ; gain = 63.926 ; free physical = 10813 ; free virtual = 24603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    31|
|2     |LUT1   |    17|
|3     |LUT2   |    44|
|4     |LUT3   |   293|
|5     |LUT4   |    66|
|6     |LUT5   |   238|
|7     |LUT6   |   632|
|8     |MUXF7  |   113|
|9     |MUXF8  |    32|
|10    |FDRE   |   871|
|11    |FDSE   |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2848.508 ; gain = 63.926 ; free physical = 10813 ; free virtual = 24603
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2848.508 ; gain = 0.000 ; free physical = 10868 ; free virtual = 24659
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2848.508 ; gain = 63.926 ; free physical = 10868 ; free virtual = 24659
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2848.508 ; gain = 0.000 ; free physical = 10956 ; free virtual = 24746
INFO: [Netlist 29-17] Analyzing 176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2848.508 ; gain = 0.000 ; free physical = 10894 ; free virtual = 24684
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4352fa3f
INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 2848.508 ; gain = 64.031 ; free physical = 11096 ; free virtual = 24886
INFO: [Common 17-1381] The checkpoint '/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_PL_SPI_ADC_Master_v1_0_0_synth_1/Zed_SPI_PL_SPI_ADC_Master_v1_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Zed_SPI_PL_SPI_ADC_Master_v1_0_0, cache-ID = 2515b067275f97fb
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/Zed_SPI_PL_SPI_ADC_Master_v1_0_0_synth_1/Zed_SPI_PL_SPI_ADC_Master_v1_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Zed_SPI_PL_SPI_ADC_Master_v1_0_0_utilization_synth.rpt -pb Zed_SPI_PL_SPI_ADC_Master_v1_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  7 11:23:46 2022...
