--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/eddie/Applications/Xilinx_ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml ocs.twx ocs.ncd -o ocs.twr ocs.pcf
-ucf ocs.ucf

Design file:              ocs.ncd
Physical constraint file: ocs.pcf
Device,package,speed:     xc6slx16,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sys_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    8.410(R)|      SLOW  |   -2.977(R)|      FAST  |pixel_clk         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sys_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led_1       |        10.865(R)|      SLOW  |         4.932(R)|      FAST  |clkout1           |   0.000|
led_2       |        12.104(R)|      SLOW  |         5.714(R)|      FAST  |pixel_clk         |   0.000|
vga_b<0>    |        10.778(R)|      SLOW  |         4.852(R)|      FAST  |pixel_clk         |   0.000|
vga_b<1>    |        10.579(R)|      SLOW  |         4.748(R)|      FAST  |pixel_clk         |   0.000|
vga_b<2>    |        10.999(R)|      SLOW  |         4.963(R)|      FAST  |pixel_clk         |   0.000|
vga_b<3>    |        11.141(R)|      SLOW  |         5.043(R)|      FAST  |pixel_clk         |   0.000|
vga_b<4>    |        10.023(R)|      SLOW  |         4.436(R)|      FAST  |pixel_clk         |   0.000|
vga_b<5>    |        10.010(R)|      SLOW  |         4.424(R)|      FAST  |pixel_clk         |   0.000|
vga_g<0>    |         9.637(R)|      SLOW  |         4.237(R)|      FAST  |pixel_clk         |   0.000|
vga_g<1>    |         9.620(R)|      SLOW  |         4.221(R)|      FAST  |pixel_clk         |   0.000|
vga_g<2>    |         9.816(R)|      SLOW  |         4.342(R)|      FAST  |pixel_clk         |   0.000|
vga_g<3>    |         9.586(R)|      SLOW  |         4.208(R)|      FAST  |pixel_clk         |   0.000|
vga_g<4>    |         9.587(R)|      SLOW  |         4.209(R)|      FAST  |pixel_clk         |   0.000|
vga_g<5>    |         9.793(R)|      SLOW  |         4.319(R)|      FAST  |pixel_clk         |   0.000|
vga_hsync   |        10.926(R)|      SLOW  |         5.010(R)|      FAST  |pixel_clk         |   0.000|
vga_r<0>    |        10.146(R)|      SLOW  |         4.530(R)|      FAST  |pixel_clk         |   0.000|
vga_r<1>    |         9.601(R)|      SLOW  |         4.213(R)|      FAST  |pixel_clk         |   0.000|
vga_r<2>    |        10.501(R)|      SLOW  |         4.717(R)|      FAST  |pixel_clk         |   0.000|
vga_r<3>    |         9.880(R)|      SLOW  |         4.379(R)|      FAST  |pixel_clk         |   0.000|
vga_r<4>    |        11.464(R)|      SLOW  |         5.234(R)|      FAST  |pixel_clk         |   0.000|
vga_r<5>    |        11.599(R)|      SLOW  |         5.297(R)|      FAST  |pixel_clk         |   0.000|
vga_vsync   |        10.805(R)|      SLOW  |         4.906(R)|      FAST  |pixel_clk         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |    3.773|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Feb 27 21:56:47 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 383 MB



