#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: top^start_mat_mul.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
top^start_mat_mul.inpad[0] (.input)                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       2.864     2.864
data arrival time                                                                                                       2.864

clock top^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                          0.000     0.000
top^clk.inpad[0] (.input)                                                                                     0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                             0.000     0.042
cell setup time                                                                                              -0.094    -0.052
data required time                                                                                                     -0.052
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.052
data arrival time                                                                                                      -2.864
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -2.916


#Path 2
Startpoint: top^start_mat_mul.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
top^start_mat_mul.inpad[0] (.input)                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       2.730     2.730
data arrival time                                                                                                       2.730

clock top^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                          0.000     0.000
top^clk.inpad[0] (.input)                                                                                     0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_02^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                             0.000     0.042
cell setup time                                                                                              -0.094    -0.052
data required time                                                                                                     -0.052
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.052
data arrival time                                                                                                      -2.730
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -2.781


#Path 3
Startpoint: top^start_mat_mul.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
top^start_mat_mul.inpad[0] (.input)                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       2.723     2.723
data arrival time                                                                                                       2.723

clock top^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                          0.000     0.000
top^clk.inpad[0] (.input)                                                                                     0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                             0.000     0.042
cell setup time                                                                                              -0.094    -0.052
data required time                                                                                                     -0.052
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.052
data arrival time                                                                                                      -2.723
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -2.775


#Path 4
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_30^c_addr~0.reset[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  0.000     0.000
top^reset.inpad[0] (.input)                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_30^c_addr~0.reset[0] (matmul_4x4_systolic)                       2.713     2.713
data arrival time                                                                                               2.713

clock top^clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
top^clk.inpad[0] (.input)                                                                             0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_30^c_addr~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                     0.000     0.042
cell setup time                                                                                      -0.094    -0.052
data required time                                                                                             -0.052
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.052
data arrival time                                                                                              -2.713
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -2.765


#Path 5
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.reset[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  0.000     0.000
top^reset.inpad[0] (.input)                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.reset[0] (matmul_4x4_systolic)                       2.604     2.604
data arrival time                                                                                               2.604

clock top^clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
top^clk.inpad[0] (.input)                                                                             0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                     0.000     0.042
cell setup time                                                                                      -0.094    -0.052
data required time                                                                                             -0.052
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.052
data arrival time                                                                                              -2.604
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -2.655


#Path 6
Startpoint: top^start_mat_mul.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
top^start_mat_mul.inpad[0] (.input)                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       2.588     2.588
data arrival time                                                                                                       2.588

clock top^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                          0.000     0.000
top^clk.inpad[0] (.input)                                                                                     0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                             0.000     0.042
cell setup time                                                                                              -0.094    -0.052
data required time                                                                                                     -0.052
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.052
data arrival time                                                                                                      -2.588
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -2.640


#Path 7
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~0.reset[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  0.000     0.000
top^reset.inpad[0] (.input)                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~0.reset[0] (matmul_4x4_systolic)                       2.576     2.576
data arrival time                                                                                               2.576

clock top^clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
top^clk.inpad[0] (.input)                                                                             0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                     0.000     0.042
cell setup time                                                                                      -0.094    -0.052
data required time                                                                                             -0.052
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.052
data arrival time                                                                                              -2.576
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -2.628


#Path 8
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[9] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~9.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[9] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~9.outpad[0] (.output)                                                                2.294     2.556
data arrival time                                                                                                2.556

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -2.556
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.556


#Path 9
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_20^c_addr~0.reset[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  0.000     0.000
top^reset.inpad[0] (.input)                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_20^c_addr~0.reset[0] (matmul_4x4_systolic)                       2.442     2.442
data arrival time                                                                                               2.442

clock top^clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
top^clk.inpad[0] (.input)                                                                             0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_20^c_addr~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                     0.000     0.042
cell setup time                                                                                      -0.094    -0.052
data required time                                                                                             -0.052
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.052
data arrival time                                                                                              -2.442
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -2.493


#Path 10
Startpoint: top^start_mat_mul.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
top^start_mat_mul.inpad[0] (.input)                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       2.441     2.441
data arrival time                                                                                                       2.441

clock top^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                          0.000     0.000
top^clk.inpad[0] (.input)                                                                                     0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                             0.000     0.042
cell setup time                                                                                              -0.094    -0.052
data required time                                                                                                     -0.052
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.052
data arrival time                                                                                                      -2.441
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -2.493


#Path 11
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_21^c_addr~0.reset[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  0.000     0.000
top^reset.inpad[0] (.input)                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_21^c_addr~0.reset[0] (matmul_4x4_systolic)                       2.440     2.440
data arrival time                                                                                               2.440

clock top^clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
top^clk.inpad[0] (.input)                                                                             0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_21^c_addr~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                     0.000     0.042
cell setup time                                                                                      -0.094    -0.052
data required time                                                                                             -0.052
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.052
data arrival time                                                                                              -2.440
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -2.491


#Path 12
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[21] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~21.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[21] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~21.outpad[0] (.output)                                                                2.203     2.466
data arrival time                                                                                                 2.466

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.466
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.466


#Path 13
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[48] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~48.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[48] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~48.outpad[0] (.output)                                                                2.175     2.437
data arrival time                                                                                                 2.437

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.437
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.437


#Path 14
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_addr_11~2.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_addr_11~2.outpad[0] (.output)                                                                2.169     2.431
data arrival time                                                                                                2.431

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -2.431
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.431


#Path 15
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[27] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~27.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[27] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~27.outpad[0] (.output)                                                                2.156     2.419
data arrival time                                                                                                 2.419

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.419
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.419


#Path 16
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[56] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~56.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[56] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~56.outpad[0] (.output)                                                                2.149     2.412
data arrival time                                                                                                 2.412

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.412
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.412


#Path 17
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[60] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~60.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[60] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~60.outpad[0] (.output)                                                                2.133     2.395
data arrival time                                                                                                 2.395

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.395
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.395


#Path 18
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[36] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~36.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[36] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~36.outpad[0] (.output)                                                                2.121     2.383
data arrival time                                                                                                 2.383

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.383
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.383


#Path 19
Startpoint: top^start_mat_mul.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
top^start_mat_mul.inpad[0] (.input)                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       2.319     2.319
data arrival time                                                                                                       2.319

clock top^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                          0.000     0.000
top^clk.inpad[0] (.input)                                                                                     0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                             0.000     0.042
cell setup time                                                                                              -0.094    -0.052
data required time                                                                                                     -0.052
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.052
data arrival time                                                                                                      -2.319
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -2.370


#Path 20
Startpoint: top^start_mat_mul.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
top^start_mat_mul.inpad[0] (.input)                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       2.300     2.300
data arrival time                                                                                                       2.300

clock top^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                          0.000     0.000
top^clk.inpad[0] (.input)                                                                                     0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                             0.000     0.042
cell setup time                                                                                              -0.094    -0.052
data required time                                                                                                     -0.052
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.052
data arrival time                                                                                                      -2.300
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -2.352


#Path 21
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[15] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~15.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[15] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~15.outpad[0] (.output)                                                                2.059     2.321
data arrival time                                                                                                 2.321

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.321
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.321


#Path 22
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[12] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~12.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[12] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~12.outpad[0] (.output)                                                                2.019     2.282
data arrival time                                                                                                 2.282

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.282
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.282


#Path 23
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_addr_10~1.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_10^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_addr_10~1.outpad[0] (.output)                                                                2.015     2.277
data arrival time                                                                                                2.277

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -2.277
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.277


#Path 24
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_addr[2] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^b_addr_00~2.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^b_addr_00~2.outpad[0] (.output)                                                                2.015     2.277
data arrival time                                                                                                2.277

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -2.277
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.277


#Path 25
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.c_data[31] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_00~31.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.c_data[31] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_00~31.outpad[0] (.output)                                                                1.996     2.259
data arrival time                                                                                                 2.259

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.259
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.259


#Path 26
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_addr[4] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_addr_11~4.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_addr[4] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_addr_11~4.outpad[0] (.output)                                                                1.995     2.257
data arrival time                                                                                                2.257

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -2.257
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.257


#Path 27
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.c_data[8] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_00~8.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.c_data[8] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_00~8.outpad[0] (.output)                                                                1.968     2.230
data arrival time                                                                                                2.230

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -2.230
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.230


#Path 28
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~0.reset[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  0.000     0.000
top^reset.inpad[0] (.input)                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~0.reset[0] (matmul_4x4_systolic)                       2.165     2.165
data arrival time                                                                                               2.165

clock top^clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
top^clk.inpad[0] (.input)                                                                             0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                     0.000     0.042
cell setup time                                                                                      -0.094    -0.052
data required time                                                                                             -0.052
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.052
data arrival time                                                                                              -2.165
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -2.216


#Path 29
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.c_data[36] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_00~36.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.c_data[36] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_00~36.outpad[0] (.output)                                                                1.932     2.194
data arrival time                                                                                                 2.194

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.194
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.194


#Path 30
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~0.c_data[28] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_31~28.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~0.c_data[28] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_31~28.outpad[0] (.output)                                                                1.925     2.187
data arrival time                                                                                                 2.187

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.187
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.187


#Path 31
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.a_addr[6] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^a_addr_00~6.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.a_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^a_addr_00~6.outpad[0] (.output)                                                                1.887     2.150
data arrival time                                                                                                2.150

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -2.150
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.150


#Path 32
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[2] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~2.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~2.outpad[0] (.output)                                                                1.886     2.148
data arrival time                                                                                                2.148

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -2.148
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.148


#Path 33
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[7] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~7.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[7] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~7.outpad[0] (.output)                                                                1.884     2.147
data arrival time                                                                                                2.147

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -2.147
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.147


#Path 34
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.c_data[43] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_00~43.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.c_data[43] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_00~43.outpad[0] (.output)                                                                1.882     2.144
data arrival time                                                                                                 2.144

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.144
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.144


#Path 35
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.c_addr[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_addr_00~0.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.c_addr[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_addr_00~0.outpad[0] (.output)                                                                1.876     2.139
data arrival time                                                                                                2.139

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -2.139
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.139


#Path 36
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[17] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~17.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[17] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~17.outpad[0] (.output)                                                                1.873     2.135
data arrival time                                                                                                 2.135

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.135
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.135


#Path 37
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.c_data[16] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_00~16.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.c_data[16] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_00~16.outpad[0] (.output)                                                                1.872     2.134
data arrival time                                                                                                 2.134

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.134
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.134


#Path 38
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[49] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~49.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[49] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~49.outpad[0] (.output)                                                                1.870     2.132
data arrival time                                                                                                 2.132

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.132
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.132


#Path 39
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0.c_data[6] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_33~6.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0.c_data[6] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_33~6.outpad[0] (.output)                                                                1.865     2.128
data arrival time                                                                                                2.128

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -2.128
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.128


#Path 40
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[51] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~51.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[51] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~51.outpad[0] (.output)                                                                1.862     2.124
data arrival time                                                                                                 2.124

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.124
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.124


#Path 41
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[20] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_22~20.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[20] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_22~20.outpad[0] (.output)                                                                1.861     2.124
data arrival time                                                                                                 2.124

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.124
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.124


#Path 42
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[42] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~42.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[42] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~42.outpad[0] (.output)                                                                1.853     2.115
data arrival time                                                                                                 2.115

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.115
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.115


#Path 43
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0.reset[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  0.000     0.000
top^reset.inpad[0] (.input)                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0.reset[0] (matmul_4x4_systolic)                       2.028     2.028
data arrival time                                                                                               2.028

clock top^clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
top^clk.inpad[0] (.input)                                                                             0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                     0.000     0.042
cell setup time                                                                                      -0.094    -0.052
data required time                                                                                             -0.052
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.052
data arrival time                                                                                              -2.028
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -2.080


#Path 44
Startpoint: top^b_data_00~9.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data[9] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
top^b_data_00~9.inpad[0] (.input)                                                                      0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.b_data[9] (matmul_4x4_systolic)                       2.006     2.006
data arrival time                                                                                                2.006

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                      0.000     0.042
cell setup time                                                                                       -0.094    -0.052
data required time                                                                                              -0.052
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.052
data arrival time                                                                                               -2.006
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.057


#Path 45
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[16] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~16.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[16] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~16.outpad[0] (.output)                                                                1.780     2.042
data arrival time                                                                                                 2.042

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.042
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.042


#Path 46
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0.c_data[10] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_33~10.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0.c_data[10] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_33~10.outpad[0] (.output)                                                                1.774     2.036
data arrival time                                                                                                 2.036

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.036
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.036


#Path 47
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[14] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[14] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[14] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[14] (matmul_4x4_systolic)                        1.711     1.974
data arrival time                                                                                                     1.974

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.974
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.025


#Path 48
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[42] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[42] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[42] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[42] (matmul_4x4_systolic)                        1.709     1.971
data arrival time                                                                                                     1.971

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.971
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.023


#Path 49
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[43] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[43] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[43] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[43] (matmul_4x4_systolic)                        1.708     1.971
data arrival time                                                                                                     1.971

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.971
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.022


#Path 50
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[51] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[51] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[51] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[51] (matmul_4x4_systolic)                        1.707     1.970
data arrival time                                                                                                     1.970

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.970
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.021


#Path 51
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0.c_data[56] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_33~56.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0.c_data[56] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_33~56.outpad[0] (.output)                                                                1.758     2.021
data arrival time                                                                                                 2.021

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.021
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.021


#Path 52
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_out[45] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.a_data_in[45] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_out[45] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.a_data_in[45] (matmul_4x4_systolic)                        1.706     1.969
data arrival time                                                                                                     1.969

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.969
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.020


#Path 53
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~0.c_data[55] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_03~55.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~0.c_data[55] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_03~55.outpad[0] (.output)                                                                1.758     2.020
data arrival time                                                                                                 2.020

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.020
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.020


#Path 54
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~0.c_data[55] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_13~55.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~0.c_data[55] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_13~55.outpad[0] (.output)                                                                1.758     2.020
data arrival time                                                                                                 2.020

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.020
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.020


#Path 55
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[16] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[16] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[16] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[16] (matmul_4x4_systolic)                        1.702     1.964
data arrival time                                                                                                     1.964

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.964
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.016


#Path 56
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_out[20] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.a_data_in[20] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_out[20] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.a_data_in[20] (matmul_4x4_systolic)                        1.700     1.962
data arrival time                                                                                                     1.962

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.962
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.014


#Path 57
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_out[0] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.a_data_in[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                       0.000     0.000
top^clk.inpad[0] (.input)                                                                                  0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_out[0] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.a_data_in[0] (matmul_4x4_systolic)                        1.699     1.961
data arrival time                                                                                                    1.961

clock top^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                       0.000     0.000
top^clk.inpad[0] (.input)                                                                                  0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                              0.042     0.042
clock uncertainty                                                                                          0.000     0.042
cell setup time                                                                                           -0.094    -0.052
data required time                                                                                                  -0.052
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.052
data arrival time                                                                                                   -1.961
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -2.013


#Path 58
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_out[63] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.a_data_in[63] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_out[63] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.a_data_in[63] (matmul_4x4_systolic)                        1.697     1.959
data arrival time                                                                                                     1.959

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.959
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.011


#Path 59
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[15] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[15] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[15] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[15] (matmul_4x4_systolic)                        1.697     1.959
data arrival time                                                                                                     1.959

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.959
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.011


#Path 60
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[1] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~1.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[1] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~1.outpad[0] (.output)                                                                1.745     2.008
data arrival time                                                                                                2.008

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -2.008
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.008


#Path 61
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[32] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_12~32.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[32] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_12~32.outpad[0] (.output)                                                                1.743     2.006
data arrival time                                                                                                 2.006

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.006
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.006


#Path 62
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_out[35] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.a_data_in[35] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_out[35] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.a_data_in[35] (matmul_4x4_systolic)                        1.691     1.954
data arrival time                                                                                                     1.954

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.954
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.005


#Path 63
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[28] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_12~28.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[28] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_12~28.outpad[0] (.output)                                                                1.742     2.004
data arrival time                                                                                                 2.004

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.004
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.004


#Path 64
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[30] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_12~30.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[30] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_12~30.outpad[0] (.output)                                                                1.741     2.003
data arrival time                                                                                                 2.003

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.003
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.003


#Path 65
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[63] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~63.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[63] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~63.outpad[0] (.output)                                                                1.740     2.003
data arrival time                                                                                                 2.003

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -2.003
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.003


#Path 66
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[6] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_12~6.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[6] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_12~6.outpad[0] (.output)                                                                1.737     2.000
data arrival time                                                                                                2.000

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -2.000
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -2.000


#Path 67
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[31] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_12~31.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[31] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_12~31.outpad[0] (.output)                                                                1.736     1.998
data arrival time                                                                                                 1.998

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.998
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.998


#Path 68
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[11] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~11.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[11] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~11.outpad[0] (.output)                                                                1.725     1.988
data arrival time                                                                                                 1.988

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.988
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.988


#Path 69
Startpoint: top^b_data_01~8.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data[8] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   0.000     0.000
top^b_data_01~8.inpad[0] (.input)                                                                      0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data[8] (matmul_4x4_systolic)                       1.936     1.936
data arrival time                                                                                                1.936

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
clock uncertainty                                                                                      0.000     0.042
cell setup time                                                                                       -0.094    -0.052
data required time                                                                                              -0.052
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.052
data arrival time                                                                                               -1.936
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.987


#Path 70
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[45] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~45.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[45] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~45.outpad[0] (.output)                                                                1.725     1.987
data arrival time                                                                                                 1.987

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.987
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.987


#Path 71
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_addr[6] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_addr_11~6.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_addr[6] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_addr_11~6.outpad[0] (.output)                                                                1.716     1.979
data arrival time                                                                                                1.979

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -1.979
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.979


#Path 72
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[56] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_12~56.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[56] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_12~56.outpad[0] (.output)                                                                1.711     1.974
data arrival time                                                                                                 1.974

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.974
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.974


#Path 73
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[57] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_12~57.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[57] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_12~57.outpad[0] (.output)                                                                1.710     1.972
data arrival time                                                                                                 1.972

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.972
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.972


#Path 74
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~0.c_data[42] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_32~42.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~0.c_data[42] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_32~42.outpad[0] (.output)                                                                1.708     1.970
data arrival time                                                                                                 1.970

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.970
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.970


#Path 75
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[34] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~34.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[34] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~34.outpad[0] (.output)                                                                1.704     1.966
data arrival time                                                                                                 1.966

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.966
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.966


#Path 76
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[13] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~13.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[13] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~13.outpad[0] (.output)                                                                1.694     1.957
data arrival time                                                                                                 1.957

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.957
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.957


#Path 77
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.reset[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  0.000     0.000
top^reset.inpad[0] (.input)                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.reset[0] (matmul_4x4_systolic)                       1.904     1.904
data arrival time                                                                                               1.904

clock top^clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
top^clk.inpad[0] (.input)                                                                             0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_00^c_addr~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                     0.000     0.042
cell setup time                                                                                      -0.094    -0.052
data required time                                                                                             -0.052
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.052
data arrival time                                                                                              -1.904
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.955


#Path 78
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0.c_data[54] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_33~54.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0.c_data[54] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_33~54.outpad[0] (.output)                                                                1.685     1.947
data arrival time                                                                                                 1.947

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.947
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.947


#Path 79
Startpoint: top^reset.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.reset[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  0.000     0.000
top^reset.inpad[0] (.input)                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.reset[0] (matmul_4x4_systolic)                       1.895     1.895
data arrival time                                                                                               1.895

clock top^clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                                  0.000     0.000
top^clk.inpad[0] (.input)                                                                             0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                         0.042     0.042
clock uncertainty                                                                                     0.000     0.042
cell setup time                                                                                      -0.094    -0.052
data required time                                                                                             -0.052
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.052
data arrival time                                                                                              -1.895
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.947


#Path 80
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~0.c_data[56] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_23~56.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~0.c_data[56] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_23~56.outpad[0] (.output)                                                                1.678     1.940
data arrival time                                                                                                 1.940

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.940
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.940


#Path 81
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[44] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~44.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[44] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~44.outpad[0] (.output)                                                                1.676     1.938
data arrival time                                                                                                 1.938

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.938
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.938


#Path 82
Startpoint: top^start_mat_mul.inpad[0] (.input clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
top^start_mat_mul.inpad[0] (.input)                                                                           0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       1.877     1.877
data arrival time                                                                                                       1.877

clock top^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                          0.000     0.000
top^clk.inpad[0] (.input)                                                                                     0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                             0.000     0.042
cell setup time                                                                                              -0.094    -0.052
data required time                                                                                                     -0.052
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.052
data arrival time                                                                                                      -1.877
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.929


#Path 83
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[32] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[32] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_01^c_addr~0.b_data_out[32] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.b_data_in[32] (matmul_4x4_systolic)                        1.614     1.876
data arrival time                                                                                                     1.876

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.876
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.928


#Path 84
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~0.c_addr[1] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_addr_23~1.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~0.c_addr[1] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_addr_23~1.outpad[0] (.output)                                                                1.662     1.925
data arrival time                                                                                                1.925

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -1.925
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.925


#Path 85
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[31] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_11~31.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.c_data[31] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_11~31.outpad[0] (.output)                                                                1.661     1.924
data arrival time                                                                                                 1.924

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.924
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.924


#Path 86
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_21^c_addr~0.c_data[55] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_21~55.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_21^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_21^c_addr~0.c_data[55] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_21~55.outpad[0] (.output)                                                                1.656     1.918
data arrival time                                                                                                 1.918

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.918
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.918


#Path 87
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~0.c_addr[2] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_addr_32~2.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~0.c_addr[2] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_addr_32~2.outpad[0] (.output)                                                                1.654     1.917
data arrival time                                                                                                1.917

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -1.917
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.917


#Path 88
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~0.c_data[30] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_13~30.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_13^c_addr~0.c_data[30] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_13~30.outpad[0] (.output)                                                                1.645     1.907
data arrival time                                                                                                 1.907

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.907
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.907


#Path 89
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[27] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_22~27.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[27] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_22~27.outpad[0] (.output)                                                                1.642     1.904
data arrival time                                                                                                 1.904

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.904
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.904


#Path 90
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[7] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_22~7.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[7] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_22~7.outpad[0] (.output)                                                                1.641     1.904
data arrival time                                                                                                1.904

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -1.904
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.904


#Path 91
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~0.c_data[58] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_32~58.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~0.c_data[58] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_32~58.outpad[0] (.output)                                                                1.640     1.903
data arrival time                                                                                                 1.903

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.903
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.903


#Path 92
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~0.c_data[60] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_31~60.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~0.c_data[60] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_31~60.outpad[0] (.output)                                                                1.639     1.902
data arrival time                                                                                                 1.902

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.902
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.902


#Path 93
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~0.c_data[24] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_32~24.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_32^c_addr~0.c_data[24] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_32~24.outpad[0] (.output)                                                                1.637     1.900
data arrival time                                                                                                 1.900

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.900
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.900


#Path 94
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~0.c_data[59] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_31~59.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_31^c_addr~0.c_data[59] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_31~59.outpad[0] (.output)                                                                1.637     1.900
data arrival time                                                                                                 1.900

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.900
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.900


#Path 95
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[8] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_12~8.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
top^clk.inpad[0] (.input)                                                                              0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                          0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.c_data[8] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_12~8.outpad[0] (.output)                                                                1.635     1.897
data arrival time                                                                                                1.897

clock top^clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                   0.000     0.000
clock uncertainty                                                                                      0.000     0.000
output external delay                                                                                  0.000     0.000
data required time                                                                                               0.000
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.000
data arrival time                                                                                               -1.897
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.897


#Path 96
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_out[42] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.a_data_in[42] (matmul_4x4_systolic clocked by top^clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_11^c_addr~0.a_data_out[42] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.a_data_in[42] (matmul_4x4_systolic)                        1.583     1.845
data arrival time                                                                                                     1.845

clock top^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                        0.000     0.000
top^clk.inpad[0] (.input)                                                                                   0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_12^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.094    -0.052
data required time                                                                                                   -0.052
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.052
data arrival time                                                                                                    -1.845
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.897


#Path 97
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~0.c_data[22] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_03~22.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_03^c_addr~0.c_data[22] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_03~22.outpad[0] (.output)                                                                1.632     1.895
data arrival time                                                                                                 1.895

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.895
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.895


#Path 98
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0.c_data[44] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_33~44.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_33^c_addr~0.c_data[44] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_33~44.outpad[0] (.output)                                                                1.632     1.894
data arrival time                                                                                                 1.894

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.894
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.894


#Path 99
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[31] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_22~31.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_22^c_addr~0.c_data[31] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_22~31.outpad[0] (.output)                                                                1.632     1.894
data arrival time                                                                                                 1.894

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.894
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.894


#Path 100
Startpoint: top.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~0.c_data[21] (matmul_4x4_systolic clocked by top^clk)
Endpoint  : out:top^c_data_23~21.outpad[0] (.output clocked by top^clk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
top^clk.inpad[0] (.input)                                                                               0.000     0.000
top.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
top.matmul_4x4_systolic+u_matmul_4x4_23^c_addr~0.c_data[21] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
out:top^c_data_23~21.outpad[0] (.output)                                                                1.631     1.893
data arrival time                                                                                                 1.893

clock top^clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                    0.000     0.000
clock uncertainty                                                                                       0.000     0.000
output external delay                                                                                   0.000     0.000
data required time                                                                                                0.000
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.000
data arrival time                                                                                                -1.893
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -1.893


#End of timing report
