`timescale 1ns/100ps

module tb_bus;

	reg clk, reset_n;
	reg m0_req, m0_wr;
	reg [7:0] m0_address;
	reg [31:0] m0_dout;
	
	reg m1_req, m1_wr;
	reg [7:0] m1_address;
	reg [31:0] m1_dout;
	
	
	wire [31:0] s0_dout, s1_dout;
  
   wire m0_grant, m1_grant, s0_sel, s1_sel, s_wr;
   wire [7:0] s_address;
   wire [31:0] m_din, s_din;
  
  // Instantiate the bus module
  bus test_bus (.clk(clk), .reset_n(reset_n), .m0_req(m0_req), .m0_wr(m0_wr), .m0_address(m0_address), .m0_dout(m0_dout),
           .m1_req(m1_req), .m1_wr(m1_wr), .m1_address(m1_address), .m1_dout(m1_dout),
           .s0_dout(s0_dout), .s1_dout(s1_dout), .m0_grant(m0_grant), .m1_grant(m1_grant),
           .s0_sel(s0_sel), .s1_sel(s1_sel), .s_address(s_address), .s_wr(s_wr),
           .m_din(m_din), .s_din(s_din));
  
	always #5 clk = ~clk;
	
	initial begin
	
		clk =0; reset_n =0; m0_req = 0; m0_wr =0; m0_address = 8'h00;
		m0_dout = 32'h0;m1_req = 0; m1_wr =0; m1_address = 8'h00;
		m1_dout = 32'h0; 
	
	
		#10; reset_n =1;
		
		#10; m0_req =1;
		#10; m0_wr =1;
		#10; m0_address =  8h'01;
		#10 m0_dout = 32'hA5A5A5A5;
	end
	
	
endmodule
