
*** Running vivado
    with args -log nnp_stream_bd_w0_xf_DenseNonPyrLKOpticalFlow_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source nnp_stream_bd_w0_xf_DenseNonPyrLKOpticalFlow_1_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source nnp_stream_bd_w0_xf_DenseNonPyrLKOpticalFlow_1_0.tcl -notrace
Command: synth_design -top nnp_stream_bd_w0_xf_DenseNonPyrLKOpticalFlow_1_0 -part xc7z100ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 491.777 ; gain = 46.543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nnp_stream_bd_w0_xf_DenseNonPyrLKOpticalFlow_1_0' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ip/nnp_stream_bd_w0_xf_DenseNonPyrLKOpticalFlow_1_0/synth/nnp_stream_bd_w0_xf_DenseNonPyrLKOpticalFlow_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'a0_w0_xf_DenseNonPyrLKOpticalFlow' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyrLKOpticalFlow.v:12]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyrLKOpticalFlow.v:96]
INFO: [Synth 8-6157] synthesizing module 'a0_fpga_optflow8' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fpga_optflow8.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fpga_optflow8.v:67]
INFO: [Synth 8-6157] synthesizing module 'a0_flowWrap' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_flowWrap.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_flowWrap_entry29' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_flowWrap_entry29.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_flowWrap_entry29.v:77]
INFO: [Synth 8-6155] done synthesizing module 'a0_flowWrap_entry29' (1#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_flowWrap_entry29.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_readMatRows26' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_readMatRows26.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_readMatRows26.v:73]
INFO: [Synth 8-6155] done synthesizing module 'a0_readMatRows26' (2#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_readMatRows26.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_readMatRows' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_readMatRows.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_readMatRows.v:58]
INFO: [Synth 8-6155] done synthesizing module 'a0_readMatRows' (3#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_readMatRows.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_lbWrapper' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000100 
	Parameter ap_ST_fsm_state5 bound to: 6'b001000 
	Parameter ap_ST_fsm_state6 bound to: 6'b010000 
	Parameter ap_ST_fsm_state7 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:454]
INFO: [Synth 8-6157] synthesizing module 'a0_lbWrapper_lb1_1' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper_lb1_1.v:65]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 240 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_lbWrapper_lb1_1_ram' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper_lb1_1.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 240 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper_lb1_1.v:26]
INFO: [Synth 8-3876] $readmem data file './a0_lbWrapper_lb1_1_ram.dat' is read successfully [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper_lb1_1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'a0_lbWrapper_lb1_1_ram' (4#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper_lb1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_lbWrapper_lb1_1' (5#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper_lb1_1.v:65]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:5158]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:5278]
INFO: [Synth 8-6155] done synthesizing module 'a0_lbWrapper' (6#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_computeSums' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state8 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state9 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state10 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state11 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state12 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:477]
INFO: [Synth 8-6157] synthesizing module 'a0_computeSums_csIxix' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums_csIxix.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 240 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_computeSums_csIxix_ram' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums_csIxix.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 240 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums_csIxix.v:24]
INFO: [Synth 8-3876] $readmem data file './a0_computeSums_csIxix_ram.dat' is read successfully [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums_csIxix.v:27]
INFO: [Synth 8-6155] done synthesizing module 'a0_computeSums_csIxix_ram' (7#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums_csIxix.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_computeSums_csIxix' (8#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums_csIxix.v:57]
INFO: [Synth 8-6157] synthesizing module 'a0_w0_xf_DenseNonPyrbkb' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyrbkb.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_w0_xf_DenseNonPyrbkb_DSP48_0' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyrbkb.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'a0_w0_xf_DenseNonPyrbkb_DSP48_0' (9#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyrbkb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'a0_w0_xf_DenseNonPyrbkb' (10#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyrbkb.v:34]
INFO: [Synth 8-6157] synthesizing module 'a0_w0_xf_DenseNonPyrcud' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyrcud.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_w0_xf_DenseNonPyrcud_DSP48_1' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyrcud.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'a0_w0_xf_DenseNonPyrcud_DSP48_1' (11#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyrcud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'a0_w0_xf_DenseNonPyrcud' (12#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyrcud.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:3053]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:3059]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:3065]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:3071]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:3077]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:3123]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:3131]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:3293]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:3295]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:3297]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:3299]
INFO: [Synth 8-6155] done synthesizing module 'a0_computeSums' (13#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_computeFlow' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state47 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:101]
INFO: [Synth 8-6157] synthesizing module 'a0_w0_xf_DenseNonPyrdEe' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyrdEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fsub_3_full_dsp_32' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/ip/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fsub_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/ip/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fsub_3_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fsub_3_full_dsp_32' (31#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/ip/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fsub_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'a0_w0_xf_DenseNonPyrdEe' (32#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyrdEe.v:11]
INFO: [Synth 8-6157] synthesizing module 'a0_w0_xf_DenseNonPyreOg' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyreOg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fadd_3_full_dsp_32' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/ip/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/ip/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fadd_3_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fadd_3_full_dsp_32' (33#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/ip/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'a0_w0_xf_DenseNonPyreOg' (34#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyreOg.v:11]
INFO: [Synth 8-6157] synthesizing module 'a0_w0_xf_DenseNonPyrfYi' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyrfYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fmul_2_max_dsp_32' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/ip/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/ip/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fmul_2_max_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fmul_2_max_dsp_32' (42#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/ip/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'a0_w0_xf_DenseNonPyrfYi' (43#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyrfYi.v:11]
INFO: [Synth 8-6157] synthesizing module 'a0_w0_xf_DenseNonPyrg8j' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyrg8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/ip/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 10 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/ip/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32' (50#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/ip/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'a0_w0_xf_DenseNonPyrg8j' (51#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyrg8j.v:11]
INFO: [Synth 8-6157] synthesizing module 'a0_w0_xf_DenseNonPyrhbi' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyrhbi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/ip/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/ip/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32' (58#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/ip/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'a0_w0_xf_DenseNonPyrhbi' (59#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyrhbi.v:11]
INFO: [Synth 8-6157] synthesizing module 'a0_w0_xf_DenseNonPyribs' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyribs.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fcmp_0_no_dsp_32' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/ip/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/ip/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fcmp_0_no_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fcmp_0_no_dsp_32' (63#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/ip/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'a0_w0_xf_DenseNonPyribs' (64#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyribs.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:2619]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:2639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:2659]
INFO: [Synth 8-6155] done synthesizing module 'a0_computeFlow' (65#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_writeOutput8' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_writeOutput8.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_writeOutput8.v:72]
INFO: [Synth 8-6155] done synthesizing module 'a0_writeOutput8' (66#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_writeOutput8.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_fifo_w32_d3_A' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w32_d3_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'a0_fifo_w32_d3_A_shiftReg' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w32_d3_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'a0_fifo_w32_d3_A_shiftReg' (67#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w32_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_fifo_w32_d3_A' (68#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w32_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'a0_fifo_w32_d2_A' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'a0_fifo_w32_d2_A_shiftReg' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'a0_fifo_w32_d2_A_shiftReg' (69#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_fifo_w32_d2_A' (70#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w32_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'a0_fifo_w8_d16_A' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w8_d16_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'a0_fifo_w8_d16_A_shiftReg' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w8_d16_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'a0_fifo_w8_d16_A_shiftReg' (71#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w8_d16_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_fifo_w8_d16_A' (72#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w8_d16_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'a0_fifo_w32_d5_A' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w32_d5_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'a0_fifo_w32_d5_A_shiftReg' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w32_d5_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'a0_fifo_w32_d5_A_shiftReg' (73#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w32_d5_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_fifo_w32_d5_A' (74#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w32_d5_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'a0_fifo_w32_d16_A' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w32_d16_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'a0_fifo_w32_d16_A_shiftReg' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w32_d16_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'a0_fifo_w32_d16_A_shiftReg' (75#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w32_d16_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_fifo_w32_d16_A' (76#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w32_d16_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_lbWrappjbC' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_start_for_lbWrappjbC.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_lbWrappjbC_shiftReg' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_start_for_lbWrappjbC.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_lbWrappjbC_shiftReg' (77#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_start_for_lbWrappjbC.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_lbWrappjbC' (78#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_start_for_lbWrappjbC.v:45]
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_writeOukbM' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_start_for_writeOukbM.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_writeOukbM_shiftReg' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_start_for_writeOukbM.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0110 
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_writeOukbM_shiftReg' (79#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_start_for_writeOukbM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_writeOukbM' (80#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_start_for_writeOukbM.v:45]
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_computelbW' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_start_for_computelbW.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_computelbW_shiftReg' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_start_for_computelbW.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_computelbW_shiftReg' (81#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_start_for_computelbW.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_computelbW' (82#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_start_for_computelbW.v:45]
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_computemb6' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_start_for_computemb6.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'a0_start_for_computemb6_shiftReg' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_start_for_computemb6.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_computemb6_shiftReg' (83#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_start_for_computemb6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_start_for_computemb6' (84#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_start_for_computemb6.v:45]
WARNING: [Synth 8-6014] Unused sequential element flowWrap_entry29_U0_ap_ready_count_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_flowWrap.v:2096]
WARNING: [Synth 8-6014] Unused sequential element readMatRows26_U0_ap_ready_count_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_flowWrap.v:2104]
WARNING: [Synth 8-6014] Unused sequential element readMatRows_U0_ap_ready_count_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_flowWrap.v:2112]
INFO: [Synth 8-6155] done synthesizing module 'a0_flowWrap' (85#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_flowWrap.v:10]
INFO: [Synth 8-6155] done synthesizing module 'a0_fpga_optflow8' (86#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fpga_optflow8.v:10]
INFO: [Synth 8-6155] done synthesizing module 'a0_w0_xf_DenseNonPyrLKOpticalFlow' (87#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_w0_xf_DenseNonPyrLKOpticalFlow.v:12]
INFO: [Synth 8-6155] done synthesizing module 'nnp_stream_bd_w0_xf_DenseNonPyrLKOpticalFlow_1_0' (88#1) [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ip/nnp_stream_bd_w0_xf_DenseNonPyrLKOpticalFlow_1_0/synth/nnp_stream_bd_w0_xf_DenseNonPyrLKOpticalFlow_1_0.v:57]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized108 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized108 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized108 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized108 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized108 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized97 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized97 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized97 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized97 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized97 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized3 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized9 has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SINIT
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 674.398 ; gain = 229.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 674.398 ; gain = 229.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 674.398 ; gain = 229.164
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5271 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z100ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ip/nnp_stream_bd_w0_xf_DenseNonPyrLKOpticalFlow_1_0/constraints/a0_w0_xf_DenseNonPyrLKOpticalFlow_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ip/nnp_stream_bd_w0_xf_DenseNonPyrLKOpticalFlow_1_0/constraints/a0_w0_xf_DenseNonPyrLKOpticalFlow_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.runs/nnp_stream_bd_w0_xf_DenseNonPyrLKOpticalFlow_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.runs/nnp_stream_bd_w0_xf_DenseNonPyrLKOpticalFlow_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDE => FDRE: 9 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.900 . Memory (MB): peak = 1190.934 ; gain = 14.457
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 1190.934 ; gain = 745.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 1190.934 ; gain = 745.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.runs/nnp_stream_bd_w0_xf_DenseNonPyrLKOpticalFlow_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 1190.934 ; gain = 745.699
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'lb1_11_addr_reg_2413_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1288]
INFO: [Synth 8-4471] merging register 'lb1_12_addr_reg_2425_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1324]
INFO: [Synth 8-4471] merging register 'lb1_13_addr_reg_2437_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1360]
INFO: [Synth 8-4471] merging register 'lb1_14_addr_reg_2449_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1396]
INFO: [Synth 8-4471] merging register 'lb1_15_addr_reg_2461_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1432]
INFO: [Synth 8-4471] merging register 'lb1_16_addr_reg_2473_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1468]
INFO: [Synth 8-4471] merging register 'lb1_17_addr_reg_2485_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1504]
INFO: [Synth 8-4471] merging register 'lb1_18_addr_reg_2497_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1540]
INFO: [Synth 8-4471] merging register 'lb1_19_addr_reg_2509_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1576]
INFO: [Synth 8-4471] merging register 'lb1_1_addr_reg_2293_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:928]
INFO: [Synth 8-4471] merging register 'lb1_20_addr_reg_2521_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1612]
INFO: [Synth 8-4471] merging register 'lb1_21_addr_reg_2533_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1648]
INFO: [Synth 8-4471] merging register 'lb1_22_addr_reg_2545_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1684]
INFO: [Synth 8-4471] merging register 'lb1_23_addr_reg_2557_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1720]
INFO: [Synth 8-4471] merging register 'lb1_24_addr_reg_2569_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1756]
INFO: [Synth 8-4471] merging register 'lb1_25_addr_reg_2581_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1792]
INFO: [Synth 8-4471] merging register 'lb1_2_addr_reg_2305_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:964]
INFO: [Synth 8-4471] merging register 'lb1_3_addr_reg_2317_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1000]
INFO: [Synth 8-4471] merging register 'lb1_4_addr_reg_2329_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1036]
INFO: [Synth 8-4471] merging register 'lb1_5_addr_reg_2341_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1072]
INFO: [Synth 8-4471] merging register 'lb1_6_addr_reg_2353_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1108]
INFO: [Synth 8-4471] merging register 'lb1_7_addr_reg_2365_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1144]
INFO: [Synth 8-4471] merging register 'lb1_8_addr_reg_2377_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1180]
INFO: [Synth 8-4471] merging register 'lb1_9_addr_reg_2389_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1216]
INFO: [Synth 8-4471] merging register 'lb2_10_addr_reg_2407_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1270]
INFO: [Synth 8-4471] merging register 'lb2_11_addr_reg_2419_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1306]
INFO: [Synth 8-4471] merging register 'lb2_12_addr_reg_2431_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1342]
INFO: [Synth 8-4471] merging register 'lb2_13_addr_reg_2443_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1378]
INFO: [Synth 8-4471] merging register 'lb2_14_addr_reg_2455_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1414]
INFO: [Synth 8-4471] merging register 'lb2_15_addr_reg_2467_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1450]
INFO: [Synth 8-4471] merging register 'lb2_16_addr_reg_2479_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1486]
INFO: [Synth 8-4471] merging register 'lb2_17_addr_reg_2491_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1522]
INFO: [Synth 8-4471] merging register 'lb2_18_addr_reg_2503_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1558]
INFO: [Synth 8-4471] merging register 'lb2_19_addr_reg_2515_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1594]
INFO: [Synth 8-4471] merging register 'lb2_1_addr_reg_2299_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:946]
INFO: [Synth 8-4471] merging register 'lb2_20_addr_reg_2527_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1630]
INFO: [Synth 8-4471] merging register 'lb2_21_addr_reg_2539_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1666]
INFO: [Synth 8-4471] merging register 'lb2_22_addr_reg_2551_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1702]
INFO: [Synth 8-4471] merging register 'lb2_23_addr_reg_2563_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1738]
INFO: [Synth 8-4471] merging register 'lb2_24_addr_reg_2575_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1774]
INFO: [Synth 8-4471] merging register 'lb2_25_addr_reg_2587_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1810]
INFO: [Synth 8-4471] merging register 'lb2_2_addr_reg_2311_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:982]
INFO: [Synth 8-4471] merging register 'lb2_3_addr_reg_2323_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1018]
INFO: [Synth 8-4471] merging register 'lb2_4_addr_reg_2335_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1054]
INFO: [Synth 8-4471] merging register 'lb2_5_addr_reg_2347_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1090]
INFO: [Synth 8-4471] merging register 'lb2_6_addr_reg_2359_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1126]
INFO: [Synth 8-4471] merging register 'lb2_7_addr_reg_2371_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1162]
INFO: [Synth 8-4471] merging register 'lb2_8_addr_reg_2383_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1198]
INFO: [Synth 8-4471] merging register 'lb2_9_addr_reg_2395_reg[7:0]' into 'lb1_10_addr_reg_2401_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1234]
WARNING: [Synth 8-6014] Unused sequential element lb1_11_addr_reg_2413_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1288]
WARNING: [Synth 8-6014] Unused sequential element lb1_12_addr_reg_2425_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1324]
WARNING: [Synth 8-6014] Unused sequential element lb1_13_addr_reg_2437_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1360]
WARNING: [Synth 8-6014] Unused sequential element lb1_14_addr_reg_2449_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1396]
WARNING: [Synth 8-6014] Unused sequential element lb1_15_addr_reg_2461_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1432]
WARNING: [Synth 8-6014] Unused sequential element lb1_16_addr_reg_2473_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1468]
WARNING: [Synth 8-6014] Unused sequential element lb1_17_addr_reg_2485_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1504]
WARNING: [Synth 8-6014] Unused sequential element lb1_18_addr_reg_2497_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1540]
WARNING: [Synth 8-6014] Unused sequential element lb1_19_addr_reg_2509_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1576]
WARNING: [Synth 8-6014] Unused sequential element lb1_1_addr_reg_2293_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:928]
WARNING: [Synth 8-6014] Unused sequential element lb1_20_addr_reg_2521_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1612]
WARNING: [Synth 8-6014] Unused sequential element lb1_21_addr_reg_2533_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1648]
WARNING: [Synth 8-6014] Unused sequential element lb1_22_addr_reg_2545_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1684]
WARNING: [Synth 8-6014] Unused sequential element lb1_23_addr_reg_2557_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1720]
WARNING: [Synth 8-6014] Unused sequential element lb1_24_addr_reg_2569_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1756]
WARNING: [Synth 8-6014] Unused sequential element lb1_25_addr_reg_2581_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1792]
WARNING: [Synth 8-6014] Unused sequential element lb1_2_addr_reg_2305_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:964]
WARNING: [Synth 8-6014] Unused sequential element lb1_3_addr_reg_2317_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1000]
WARNING: [Synth 8-6014] Unused sequential element lb1_4_addr_reg_2329_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1036]
WARNING: [Synth 8-6014] Unused sequential element lb1_5_addr_reg_2341_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1072]
WARNING: [Synth 8-6014] Unused sequential element lb1_6_addr_reg_2353_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1108]
WARNING: [Synth 8-6014] Unused sequential element lb1_7_addr_reg_2365_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1144]
WARNING: [Synth 8-6014] Unused sequential element lb1_8_addr_reg_2377_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1180]
WARNING: [Synth 8-6014] Unused sequential element lb1_9_addr_reg_2389_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1216]
WARNING: [Synth 8-6014] Unused sequential element lb2_10_addr_reg_2407_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1270]
WARNING: [Synth 8-6014] Unused sequential element lb2_11_addr_reg_2419_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1306]
WARNING: [Synth 8-6014] Unused sequential element lb2_12_addr_reg_2431_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1342]
WARNING: [Synth 8-6014] Unused sequential element lb2_13_addr_reg_2443_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1378]
WARNING: [Synth 8-6014] Unused sequential element lb2_14_addr_reg_2455_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1414]
WARNING: [Synth 8-6014] Unused sequential element lb2_15_addr_reg_2467_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1450]
WARNING: [Synth 8-6014] Unused sequential element lb2_16_addr_reg_2479_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1486]
WARNING: [Synth 8-6014] Unused sequential element lb2_17_addr_reg_2491_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1522]
WARNING: [Synth 8-6014] Unused sequential element lb2_18_addr_reg_2503_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1558]
WARNING: [Synth 8-6014] Unused sequential element lb2_19_addr_reg_2515_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1594]
WARNING: [Synth 8-6014] Unused sequential element lb2_1_addr_reg_2299_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:946]
WARNING: [Synth 8-6014] Unused sequential element lb2_20_addr_reg_2527_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1630]
WARNING: [Synth 8-6014] Unused sequential element lb2_21_addr_reg_2539_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1666]
WARNING: [Synth 8-6014] Unused sequential element lb2_22_addr_reg_2551_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1702]
WARNING: [Synth 8-6014] Unused sequential element lb2_23_addr_reg_2563_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1738]
WARNING: [Synth 8-6014] Unused sequential element lb2_24_addr_reg_2575_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1774]
WARNING: [Synth 8-6014] Unused sequential element lb2_25_addr_reg_2587_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1810]
WARNING: [Synth 8-6014] Unused sequential element lb2_2_addr_reg_2311_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:982]
WARNING: [Synth 8-6014] Unused sequential element lb2_3_addr_reg_2323_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1018]
WARNING: [Synth 8-6014] Unused sequential element lb2_4_addr_reg_2335_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1054]
WARNING: [Synth 8-6014] Unused sequential element lb2_5_addr_reg_2347_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1090]
WARNING: [Synth 8-6014] Unused sequential element lb2_6_addr_reg_2359_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1126]
WARNING: [Synth 8-6014] Unused sequential element lb2_7_addr_reg_2371_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1162]
WARNING: [Synth 8-6014] Unused sequential element lb2_8_addr_reg_2383_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1198]
WARNING: [Synth 8-6014] Unused sequential element lb2_9_addr_reg_2395_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_lbWrapper.v:1234]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_i_fu_2177_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2165_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'cbDiy_addr_reg_2119_reg[7:0]' into 'cbDix_addr_reg_2108_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:1359]
INFO: [Synth 8-4471] merging register 'cbIxix_addr_reg_2075_reg[7:0]' into 'cbDix_addr_reg_2108_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:1360]
INFO: [Synth 8-4471] merging register 'cbIxiy_addr_reg_2086_reg[7:0]' into 'cbDix_addr_reg_2108_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:1361]
INFO: [Synth 8-4471] merging register 'cbIyiy_addr_reg_2097_reg[7:0]' into 'cbDix_addr_reg_2108_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:1362]
INFO: [Synth 8-4471] merging register 'cbDiy_addr_reg_2119_pp0_iter3_reg_reg[7:0]' into 'cbDix_addr_reg_2108_pp0_iter3_reg_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:1377]
INFO: [Synth 8-4471] merging register 'cbIxix_addr_reg_2075_pp0_iter3_reg_reg[7:0]' into 'cbDix_addr_reg_2108_pp0_iter3_reg_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:1378]
INFO: [Synth 8-4471] merging register 'cbIxiy_addr_reg_2086_pp0_iter3_reg_reg[7:0]' into 'cbDix_addr_reg_2108_pp0_iter3_reg_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:1379]
INFO: [Synth 8-4471] merging register 'cbIyiy_addr_reg_2097_pp0_iter3_reg_reg[7:0]' into 'cbDix_addr_reg_2108_pp0_iter3_reg_reg[7:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:1380]
WARNING: [Synth 8-6014] Unused sequential element cbDiy_addr_reg_2119_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:1359]
WARNING: [Synth 8-6014] Unused sequential element cbIxix_addr_reg_2075_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:1360]
WARNING: [Synth 8-6014] Unused sequential element cbIxiy_addr_reg_2086_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:1361]
WARNING: [Synth 8-6014] Unused sequential element cbIyiy_addr_reg_2097_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:1362]
WARNING: [Synth 8-6014] Unused sequential element cbDiy_addr_reg_2119_pp0_iter3_reg_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:1377]
WARNING: [Synth 8-6014] Unused sequential element cbIxix_addr_reg_2075_pp0_iter3_reg_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:1378]
WARNING: [Synth 8-6014] Unused sequential element cbIxiy_addr_reg_2086_pp0_iter3_reg_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:1379]
WARNING: [Synth 8-6014] Unused sequential element cbIyiy_addr_reg_2097_pp0_iter3_reg_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:1380]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_i_fu_1774_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element delBotR_reg_2025_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:1413]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter1_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1535]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter2_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1612]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter3_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1689]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter4_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter4_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1724]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter5_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter5_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1731]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter6_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter6_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1738]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter7_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter7_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1745]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter8_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter8_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1752]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter9_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter9_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1759]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter10_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter10_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1472]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter11_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter11_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1479]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter12_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter12_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1486]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter13_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter13_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1493]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter14_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter14_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1500]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter15_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter15_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1507]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter16_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter16_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1514]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter17_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter17_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1521]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter18_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter18_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1438]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter19_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter19_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1528]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter20_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter20_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1542]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter21_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter21_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1549]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter22_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter22_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1556]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter23_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter23_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1563]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter24_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter24_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1570]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter25_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter25_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1577]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter26_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter26_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1584]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter27_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter27_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1591]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter28_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter28_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1598]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter29_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter29_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1605]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter30_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter30_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1619]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter31_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter31_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1626]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter32_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter32_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1633]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter33_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter33_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1640]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter34_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter34_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1647]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter35_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter35_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1654]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter36_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter36_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1661]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter37_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter37_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1668]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter38_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter38_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1675]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter39_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter39_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1682]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter40_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter40_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1696]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter41_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter41_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1703]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter42_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter42_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1710]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter43_tmp_5_reg_179_reg[31:0]' into 'ap_phi_reg_pp0_iter43_tmp_24_reg_167_reg[31:0]' [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1717]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter18_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1438]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter10_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1472]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter11_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1479]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter12_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1486]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter13_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1493]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter14_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1500]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter15_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1507]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter16_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1514]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter17_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1521]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter19_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1528]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter1_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1535]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter20_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1542]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter21_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1549]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter22_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1556]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter23_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1563]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter24_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1570]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter25_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1577]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter26_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1584]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter27_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1591]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter28_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1598]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter29_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1605]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter2_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1612]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter30_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1619]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter31_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1626]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter32_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1633]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter33_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1640]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter34_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1647]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter35_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1654]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter36_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1661]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter37_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1668]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter38_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1675]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter39_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1682]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter3_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1689]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter40_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1696]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter41_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1703]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter42_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1710]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter43_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1717]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter4_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1724]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter5_tmp_5_reg_179_reg was removed.  [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:1731]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs_fu_368_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w8_d16_A.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w32_d5_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_fifo_w32_d16_A.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_start_for_writeOukbM.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 1190.934 ; gain = 745.699
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrdEe_U143/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrdEe_U143/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrdEe_U143/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrdEe_U143/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyreOg:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyreOg:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyreOg:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyreOg:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrfYi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyrfYi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrfYi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyrfYi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ND_DEL' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ND_DEL' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ND_DEL' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ND_DEL' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ND_DEL' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ND_DEL' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ND_DEL' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ND_DEL' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay__parameterized44) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL' (delay__parameterized44) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL' (delay__parameterized44) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL' (delay__parameterized44) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].MANT_DEL' (delay__parameterized44) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL' (delay__parameterized44) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].MANT_DEL' (delay__parameterized44) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL' (delay__parameterized44) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].MANT_DEL' (delay__parameterized44) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized60) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'a0_w0_xf_DenseNonPyrg8j:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrhbi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyrhbi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrhbi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyrhbi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrhbi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyrhbi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrhbi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyrhbi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrhbi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyrhbi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrhbi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyrhbi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrhbi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'a0_w0_xf_DenseNonPyrhbi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrhbi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized60) to 'a0_w0_xf_DenseNonPyrhbi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrhbi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'a0_w0_xf_DenseNonPyrhbi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'a0_w0_xf_DenseNonPyrhbi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'a0_w0_xf_DenseNonPyrhbi:/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyribs_U161/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyribs_U161/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyribs_U161/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyribs_U161/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyribs_U161/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyribs_U161/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyribs_U161/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyribs_U161/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "exitcond_i_fu_2177_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeSums.v:3031]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [e:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.srcs/sources_1/bd/nnp_stream_bd/ipshared/9360/hdl/verilog/a0_computeFlow.v:2613]
INFO: [Synth 8-3971] The signal lb1_1_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_1_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_2_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_2_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_3_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_3_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_4_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_4_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_5_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_5_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_6_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_6_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_7_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_7_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_8_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_8_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_9_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_9_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_10_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_10_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_11_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_11_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_12_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_12_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_13_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_13_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_14_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_14_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_15_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_15_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_16_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_16_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_17_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_17_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_18_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_18_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_19_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_19_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_20_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_20_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_21_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_21_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_22_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_22_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_23_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_23_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_24_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_24_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb1_25_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lb2_25_U/a0_lbWrapper_lb1_1_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrg8j_U154/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/NORMALIZE_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrg8j_U154/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrg8j_U152/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/NORMALIZE_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrg8j_U152/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrg8j_U153/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/NORMALIZE_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrg8j_U153/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeSums_U0/tmp_14_reg_2014_reg[7]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeSums_U0/tmp_65_reg_2004_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194 /computeFlow_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194 /computeSums_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194 /lbWrapper_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194 /readMatRows26_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194 /readMatRows_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194 /\flowWrap_entry29_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194 /\flowWrap_entry29_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module a0_readMatRows26.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module a0_readMatRows.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module a0_lbWrapper.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[47]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[46]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[45]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[44]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[43]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[42]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[41]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[40]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[39]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[38]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[37]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[36]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[35]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[34]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[33]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[32]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[31]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[30]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[29]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[28]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[27]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[26]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[25]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[24]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[23]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[22]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[21]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[20]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[19]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[18]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[17]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (rows_read_reg_1941_reg[16]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (rows_read_reg_1941_reg[15]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (rows_read_reg_1941_reg[14]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (rows_read_reg_1941_reg[13]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (rows_read_reg_1941_reg[12]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (rows_read_reg_1941_reg[11]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (rows_read_reg_1941_reg[10]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (rows_read_reg_1941_reg[9]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (rows_read_reg_1941_reg[8]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (rows_read_reg_1941_reg[7]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (rows_read_reg_1941_reg[6]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (rows_read_reg_1941_reg[5]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (rows_read_reg_1941_reg[4]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (rows_read_reg_1941_reg[3]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (rows_read_reg_1941_reg[2]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (rows_read_reg_1941_reg[1]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (rows_read_reg_1941_reg[0]) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[47]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[46]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[45]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[44]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[43]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[42]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[41]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[40]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[39]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[38]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[37]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[36]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[35]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[34]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[33]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[32]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[31]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[30]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[29]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[28]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[27]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[26]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[25]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[24]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[23]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[22]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[21]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[20]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[19]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[18]__0) is unused and will be removed from module a0_computeSums.
WARNING: [Synth 8-3332] Sequential element (bound_reg_1954_reg[17]__0) is unused and will be removed from module a0_computeSums.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized3__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized3__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized3__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized3__4.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized3__5.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U156/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]' (FDRE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U156/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U155/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]' (FDRE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U155/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U157/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]' (FDRE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U157/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U158/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]' (FDRE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U158/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U159/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]' (FDRE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U159/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U160/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]' (FDRE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U160/a0_w0_xf_DenseNonPyrLKOpticalFlow_ap_sitofp_3_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:53 . Memory (MB): peak = 1190.934 ; gain = 745.699
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_0/lb1_1_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_2/lb1_2_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_4/lb2_2_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_5/lb1_3_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_6/lb2_3_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_7/lb1_4_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_8/lb2_4_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_9/lb1_5_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_10/lb2_5_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_13/lb1_6_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_15/lb2_6_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_16/lb1_7_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_17/lb2_7_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_19/lb1_8_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_20/lb2_8_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_21/lb1_9_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_22/lb2_9_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_23/lb1_10_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_24/lb2_10_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_25/lb1_11_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_26/lb2_11_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_27/lb1_12_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_28/lb2_12_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_29/lb1_13_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_30/lb2_13_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_31/lb1_14_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_32/lb2_14_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_33/lb1_15_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_34/lb2_15_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_35/lb1_16_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_36/lb2_16_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_37/lb1_17_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_38/lb2_17_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_39/lb1_18_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_40/lb2_18_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_41/lb1_19_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_42/lb2_19_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_43/lb1_20_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_44/lb2_20_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_45/lb1_21_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_46/lb2_21_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_47/lb1_22_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_48/lb2_22_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_49/lb1_23_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_50/lb2_23_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_51/lb1_24_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_52/lb2_24_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_53/lb1_25_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/i_54/lb2_25_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeSums_U0/i_5/cbIxix_U/a0_computeSums_csIxix_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeSums_U0/i_7/cbIxiy_U/a0_computeSums_csIxix_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeSums_U0/i_8/cbIyiy_U/a0_computeSums_csIxix_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeSums_U0/i_9/cbDix_U/a0_computeSums_csIxix_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeSums_U0/i_10/cbDiy_U/a0_computeSums_csIxix_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:13 . Memory (MB): peak = 1195.031 ; gain = 749.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:02:22 . Memory (MB): peak = 1247.441 ; gain = 802.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U156/dout_r_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U156/dout_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U155/dout_r_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U155/dout_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U157/dout_r_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U157/dout_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U158/dout_r_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U158/dout_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U159/dout_r_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U159/dout_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U160/dout_r_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrhbi_U160/dout_r_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_52_i_reg_495_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_52_i_reg_495_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrfYi_U146/din1_buf1_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrfYi_U146/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrfYi_U146/din0_buf1_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrfYi_U146/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrfYi_U147/din0_buf1_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrfYi_U147/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_63_i_reg_529_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_63_i_reg_529_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrg8j_U153/din0_buf1_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrg8j_U153/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_64_i_reg_550_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_64_i_reg_550_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_66_i_reg_556_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_66_i_reg_556_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrfYi_U148/din1_buf1_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrfYi_U148/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrfYi_U149/din1_buf1_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrfYi_U149/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter7_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter7_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter7_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter7_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter8_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter8_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter8_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter8_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter9_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter9_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter9_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter9_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter10_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter10_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter10_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter10_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter11_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter11_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter11_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter11_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter12_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter12_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter12_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter12_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter13_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter13_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter13_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter13_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter14_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter14_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter14_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter14_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter15_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter15_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter15_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter15_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter16_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter16_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter16_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter16_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter17_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter17_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter17_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter17_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter18_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter18_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter18_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter18_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter19_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter19_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter19_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter19_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter20_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter20_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter20_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter20_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter21_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_49_i_reg_483_pp0_iter21_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter21_reg_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/tmp_50_i_reg_489_pp0_iter21_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrg8j_U154/din0_buf1_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrg8j_U154/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrg8j_U152/din0_buf1_reg[28]' (FDE) to 'inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/computeFlow_U0/w0_xf_DenseNonPyrg8j_U152/din0_buf1_reg[29]'
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_1_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_2_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb2_2_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_3_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb2_3_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_4_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb2_4_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_5_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb2_5_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_6_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb2_6_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_7_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb2_7_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_8_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb2_8_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_9_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb2_9_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_10_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb2_10_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_11_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb2_11_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_12_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb2_12_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_13_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb2_13_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_14_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb2_14_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_15_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb2_15_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_16_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb2_16_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_17_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb2_17_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_18_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb2_18_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_19_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb2_19_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_20_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb2_20_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_21_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb2_21_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_22_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb2_22_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_23_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb2_23_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_fpga_optflow8_fu_232/grp_flowWrap_fu_194/lbWrapper_U0/lb1_24_U/a0_lbWrapper_lb1_1_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:31 ; elapsed = 00:02:39 . Memory (MB): peak = 1288.324 ; gain = 843.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:33 ; elapsed = 00:02:41 . Memory (MB): peak = 1288.324 ; gain = 843.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:33 ; elapsed = 00:02:41 . Memory (MB): peak = 1288.324 ; gain = 843.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:38 ; elapsed = 00:02:46 . Memory (MB): peak = 1288.324 ; gain = 843.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:38 ; elapsed = 00:02:46 . Memory (MB): peak = 1288.324 ; gain = 843.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:39 ; elapsed = 00:02:47 . Memory (MB): peak = 1288.324 ; gain = 843.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:39 ; elapsed = 00:02:47 . Memory (MB): peak = 1288.324 ; gain = 843.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   318|
|2     |DSP48E1_10 |     6|
|3     |DSP48E1_11 |     6|
|4     |DSP48E1_12 |     6|
|5     |DSP48E1_13 |     4|
|6     |DSP48E1_2  |     6|
|7     |DSP48E1_4  |     3|
|8     |DSP48E1_5  |     1|
|9     |DSP48E1_6  |     2|
|10    |DSP48E1_7  |     2|
|11    |DSP48E1_8  |     3|
|12    |DSP48E1_9  |     3|
|13    |LUT1       |   149|
|14    |LUT2       |  1531|
|15    |LUT3       |  3209|
|16    |LUT4       |  1278|
|17    |LUT5       |   630|
|18    |LUT6       |  1204|
|19    |MUXCY      |  2737|
|20    |MUXF7      |    18|
|21    |RAMB18E1   |    49|
|22    |RAMB18E1_1 |     5|
|23    |RAMB18E1_2 |     5|
|24    |SRL16E     |   581|
|25    |SRLC32E    |    64|
|26    |XORCY      |  2405|
|27    |FDE        |     9|
|28    |FDRE       |  6857|
|29    |FDSE       |   371|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:39 ; elapsed = 00:02:47 . Memory (MB): peak = 1288.324 ; gain = 843.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3599 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:44 ; elapsed = 00:02:22 . Memory (MB): peak = 1288.324 ; gain = 326.555
Synthesis Optimization Complete : Time (s): cpu = 00:02:39 ; elapsed = 00:02:47 . Memory (MB): peak = 1288.324 ; gain = 843.090
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5588 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 785 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 776 instances
  FDE => FDRE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
649 Infos, 301 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:54 ; elapsed = 00:03:02 . Memory (MB): peak = 1296.625 ; gain = 851.391
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'E:/xfOpenCV/wksp_2018_1/nnp_mmult_04/Debug/_sds/p0/_vpl/ipi/syn/syn.runs/nnp_stream_bd_w0_xf_DenseNonPyrLKOpticalFlow_1_0_synth_1/nnp_stream_bd_w0_xf_DenseNonPyrLKOpticalFlow_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1296.625 ; gain = 0.000
