{
  "module_name": "uncore-cpa.json",
  "hash_id": "0ab55db8c33d2f353dc7ceaf43d7c2f493c360de74fd732d580cec1c35305f73",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/hisilicon/hip09/sys/uncore-cpa.json",
  "human_readable_source": "[\n\t{\n\t\t\"ConfigCode\": \"0x00\",\n\t\t\"EventName\": \"cpa_cycles\",\n\t\t\"BriefDescription\": \"count of CPA cycles\",\n\t\t\"Compat\": \"0x00000030\",\n\t\t\"Unit\": \"hisi_sicl,cpa\"\n\t},\n\t{\n\t\t\"ConfigCode\": \"0x61\",\n\t\t\"EventName\": \"cpa_p1_wr_dat\",\n\t\t\"BriefDescription\": \"Number of write ops transmitted by the P1 port\",\n\t\t\"Compat\": \"0x00000030\",\n\t\t\"Unit\": \"hisi_sicl,cpa\"\n\t},\n\t{\n\t\t\"ConfigCode\": \"0x62\",\n\t\t\"EventName\": \"cpa_p1_rd_dat\",\n\t\t\"BriefDescription\": \"Number of read ops transmitted by the P1 port\",\n\t\t\"Compat\": \"0x00000030\",\n\t\t\"Unit\": \"hisi_sicl,cpa\"\n\t},\n\t{\n\t\t\"ConfigCode\": \"0x3\",\n\t\t\"EventName\": \"cpa_p1_rd_dat_64b\",\n\t\t\"BriefDescription\": \"Number of read ops transmitted by the P1 port which size is 64 bytes\",\n\t\t\"Compat\": \"0x00000030\",\n\t\t\"Unit\": \"hisi_sicl,cpa\"\n\t},\n\t{\n\t\t\"ConfigCode\": \"0x4\",\n\t\t\"EventName\": \"cpa_p1_rd_dat_32b\",\n\t\t\"BriefDescription\": \"Number of read ops transmitted by the P1 port which size is 32 bytes\",\n\t\t\"Compat\": \"0x00000030\",\n\t\t\"Unit\": \"hisi_sicl,cpa\"\n\t},\n\t{\n\t\t\"ConfigCode\": \"0xE1\",\n\t\t\"EventName\": \"cpa_p0_wr_dat\",\n\t\t\"BriefDescription\": \"Number of write ops transmitted by the P0 port\",\n\t\t\"Compat\": \"0x00000030\",\n\t\t\"Unit\": \"hisi_sicl,cpa\"\n\t},\n\t{\n\t\t\"ConfigCode\": \"0xE2\",\n\t\t\"EventName\": \"cpa_p0_rd_dat\",\n\t\t\"BriefDescription\": \"Number of read ops transmitted by the P0 port\",\n\t\t\"Compat\": \"0x00000030\",\n\t\t\"Unit\": \"hisi_sicl,cpa\"\n\t},\n\t{\n\t\t\"ConfigCode\": \"0x83\",\n\t\t\"EventName\": \"cpa_p0_rd_dat_64b\",\n\t\t\"BriefDescription\": \"Number of read ops transmitted by the P0 port which size is 64 bytes\",\n\t\t\"Compat\": \"0x00000030\",\n\t\t\"Unit\": \"hisi_sicl,cpa\"\n\t},\n\t{\n\t\t\"ConfigCode\": \"0x84\",\n\t\t\"EventName\": \"cpa_p0_rd_dat_32b\",\n\t\t\"BriefDescription\": \"Number of read ops transmitted by the P0 port which size is 32 bytes\",\n\t\t\"Compat\": \"0x00000030\",\n\t\t\"Unit\": \"hisi_sicl,cpa\"\n\t},\n\t{\n\t\t\"MetricExpr\": \"(cpa_p1_wr_dat * 64 + cpa_p1_rd_dat_64b * 64 + cpa_p1_rd_dat_32b * 32) / cpa_cycles\",\n\t\t\"BriefDescription\": \"Average bandwidth of CPA Port 1\",\n\t\t\"MetricGroup\": \"CPA\",\n\t\t\"MetricName\": \"cpa_p1_avg_bw\",\n\t\t\"Compat\": \"0x00000030\",\n\t\t\"Unit\": \"hisi_sicl,cpa\"\n\t},\n\t{\n\t\t\"MetricExpr\": \"(cpa_p0_wr_dat * 64 + cpa_p0_rd_dat_64b * 64 + cpa_p0_rd_dat_32b * 32) / cpa_cycles\",\n\t\t\"BriefDescription\": \"Average bandwidth of CPA Port 0\",\n\t\t\"MetricGroup\": \"CPA\",\n\t\t\"MetricName\": \"cpa_p0_avg_bw\",\n\t\t\"Compat\": \"0x00000030\",\n\t\t\"Unit\": \"hisi_sicl,cpa\"\n\t}\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}