

================================================================
== Vivado HLS Report for 'load'
================================================================
* Date:           Sat Apr 15 17:10:33 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        gaussian_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.65|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  641|    1|  641|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  513|  513|         3|          1|          1|   512|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      75|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     360|
|Register         |        -|      -|     736|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     736|     435|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_716_p2      |     +    |      0|  0|  10|          10|           1|
    |sum_fu_694_p2      |     +    |      0|  0|  59|          59|          59|
    |ap_block_state129  |    and   |      0|  0|   1|           1|           1|
    |tmp_1_fu_710_p2    |   icmp   |      0|  0|   4|          10|          11|
    |ap_enable_pp0      |    or    |      0|  0|   1|           1|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  75|          81|          73|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  336|        130|    1|        130|
    |ap_enable_reg_pp0_iter2              |    1|          2|    1|          2|
    |ap_sig_ioackin_m_axi_from_V_ARREADY  |    1|          2|    1|          2|
    |from_V_blk_n_AR                      |    1|          2|    1|          2|
    |from_V_blk_n_R                       |    1|          2|    1|          2|
    |i_phi_fu_670_p4                      |   10|          2|   10|         20|
    |i_reg_666                            |   10|          2|   10|         20|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  360|        142|   25|        178|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                 |  129|   0|  129|          0|
    |ap_enable_reg_pp0_iter0                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |    1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_i_reg_666       |   10|   0|   10|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_1_reg_1087  |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_from_V_ARREADY       |    1|   0|    1|          0|
    |i_2_reg_1091                              |   10|   0|   10|          0|
    |i_reg_666                                 |   10|   0|   10|          0|
    |p_Result_10_reg_1151                      |   16|   0|   16|          0|
    |p_Result_11_reg_1156                      |   16|   0|   16|          0|
    |p_Result_12_reg_1161                      |   16|   0|   16|          0|
    |p_Result_13_reg_1166                      |   16|   0|   16|          0|
    |p_Result_14_reg_1171                      |   16|   0|   16|          0|
    |p_Result_15_reg_1176                      |   16|   0|   16|          0|
    |p_Result_16_reg_1181                      |   16|   0|   16|          0|
    |p_Result_17_reg_1186                      |   16|   0|   16|          0|
    |p_Result_18_reg_1191                      |   16|   0|   16|          0|
    |p_Result_19_reg_1196                      |   16|   0|   16|          0|
    |p_Result_1_reg_1101                       |   16|   0|   16|          0|
    |p_Result_20_reg_1201                      |   16|   0|   16|          0|
    |p_Result_21_reg_1206                      |   16|   0|   16|          0|
    |p_Result_22_reg_1211                      |   16|   0|   16|          0|
    |p_Result_23_reg_1216                      |   16|   0|   16|          0|
    |p_Result_24_reg_1221                      |   16|   0|   16|          0|
    |p_Result_25_reg_1226                      |   16|   0|   16|          0|
    |p_Result_26_reg_1231                      |   16|   0|   16|          0|
    |p_Result_27_reg_1236                      |   16|   0|   16|          0|
    |p_Result_28_reg_1241                      |   16|   0|   16|          0|
    |p_Result_29_reg_1246                      |   16|   0|   16|          0|
    |p_Result_2_reg_1106                       |   16|   0|   16|          0|
    |p_Result_30_reg_1251                      |   16|   0|   16|          0|
    |p_Result_3_reg_1111                       |   16|   0|   16|          0|
    |p_Result_4_reg_1116                       |   16|   0|   16|          0|
    |p_Result_5_reg_1121                       |   16|   0|   16|          0|
    |p_Result_6_reg_1126                       |   16|   0|   16|          0|
    |p_Result_7_reg_1131                       |   16|   0|   16|          0|
    |p_Result_8_reg_1136                       |   16|   0|   16|          0|
    |p_Result_9_reg_1141                       |   16|   0|   16|          0|
    |p_Result_s_reg_1146                       |   16|   0|   16|          0|
    |sum_reg_1076                              |   59|   0|   59|          0|
    |tmp_1_reg_1087                            |    1|   0|    1|          0|
    |tmp_reg_1096                              |   16|   0|   16|          0|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     |  736|   0|  736|          0|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     load     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     load     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     load     | return value |
|load_flag              |  in |    1|   ap_none  |   load_flag  |    scalar    |
|to_0_address0          | out |    9|  ap_memory |     to_0     |     array    |
|to_0_ce0               | out |    1|  ap_memory |     to_0     |     array    |
|to_0_we0               | out |    1|  ap_memory |     to_0     |     array    |
|to_0_d0                | out |   16|  ap_memory |     to_0     |     array    |
|to_1_address0          | out |    9|  ap_memory |     to_1     |     array    |
|to_1_ce0               | out |    1|  ap_memory |     to_1     |     array    |
|to_1_we0               | out |    1|  ap_memory |     to_1     |     array    |
|to_1_d0                | out |   16|  ap_memory |     to_1     |     array    |
|to_2_address0          | out |    9|  ap_memory |     to_2     |     array    |
|to_2_ce0               | out |    1|  ap_memory |     to_2     |     array    |
|to_2_we0               | out |    1|  ap_memory |     to_2     |     array    |
|to_2_d0                | out |   16|  ap_memory |     to_2     |     array    |
|to_3_address0          | out |    9|  ap_memory |     to_3     |     array    |
|to_3_ce0               | out |    1|  ap_memory |     to_3     |     array    |
|to_3_we0               | out |    1|  ap_memory |     to_3     |     array    |
|to_3_d0                | out |   16|  ap_memory |     to_3     |     array    |
|to_4_address0          | out |    9|  ap_memory |     to_4     |     array    |
|to_4_ce0               | out |    1|  ap_memory |     to_4     |     array    |
|to_4_we0               | out |    1|  ap_memory |     to_4     |     array    |
|to_4_d0                | out |   16|  ap_memory |     to_4     |     array    |
|to_5_address0          | out |    9|  ap_memory |     to_5     |     array    |
|to_5_ce0               | out |    1|  ap_memory |     to_5     |     array    |
|to_5_we0               | out |    1|  ap_memory |     to_5     |     array    |
|to_5_d0                | out |   16|  ap_memory |     to_5     |     array    |
|to_6_address0          | out |    9|  ap_memory |     to_6     |     array    |
|to_6_ce0               | out |    1|  ap_memory |     to_6     |     array    |
|to_6_we0               | out |    1|  ap_memory |     to_6     |     array    |
|to_6_d0                | out |   16|  ap_memory |     to_6     |     array    |
|to_7_address0          | out |    9|  ap_memory |     to_7     |     array    |
|to_7_ce0               | out |    1|  ap_memory |     to_7     |     array    |
|to_7_we0               | out |    1|  ap_memory |     to_7     |     array    |
|to_7_d0                | out |   16|  ap_memory |     to_7     |     array    |
|to_8_address0          | out |    9|  ap_memory |     to_8     |     array    |
|to_8_ce0               | out |    1|  ap_memory |     to_8     |     array    |
|to_8_we0               | out |    1|  ap_memory |     to_8     |     array    |
|to_8_d0                | out |   16|  ap_memory |     to_8     |     array    |
|to_9_address0          | out |    9|  ap_memory |     to_9     |     array    |
|to_9_ce0               | out |    1|  ap_memory |     to_9     |     array    |
|to_9_we0               | out |    1|  ap_memory |     to_9     |     array    |
|to_9_d0                | out |   16|  ap_memory |     to_9     |     array    |
|to_10_address0         | out |    9|  ap_memory |     to_10    |     array    |
|to_10_ce0              | out |    1|  ap_memory |     to_10    |     array    |
|to_10_we0              | out |    1|  ap_memory |     to_10    |     array    |
|to_10_d0               | out |   16|  ap_memory |     to_10    |     array    |
|to_11_address0         | out |    9|  ap_memory |     to_11    |     array    |
|to_11_ce0              | out |    1|  ap_memory |     to_11    |     array    |
|to_11_we0              | out |    1|  ap_memory |     to_11    |     array    |
|to_11_d0               | out |   16|  ap_memory |     to_11    |     array    |
|to_12_address0         | out |    9|  ap_memory |     to_12    |     array    |
|to_12_ce0              | out |    1|  ap_memory |     to_12    |     array    |
|to_12_we0              | out |    1|  ap_memory |     to_12    |     array    |
|to_12_d0               | out |   16|  ap_memory |     to_12    |     array    |
|to_13_address0         | out |    9|  ap_memory |     to_13    |     array    |
|to_13_ce0              | out |    1|  ap_memory |     to_13    |     array    |
|to_13_we0              | out |    1|  ap_memory |     to_13    |     array    |
|to_13_d0               | out |   16|  ap_memory |     to_13    |     array    |
|to_14_address0         | out |    9|  ap_memory |     to_14    |     array    |
|to_14_ce0              | out |    1|  ap_memory |     to_14    |     array    |
|to_14_we0              | out |    1|  ap_memory |     to_14    |     array    |
|to_14_d0               | out |   16|  ap_memory |     to_14    |     array    |
|to_15_address0         | out |    9|  ap_memory |     to_15    |     array    |
|to_15_ce0              | out |    1|  ap_memory |     to_15    |     array    |
|to_15_we0              | out |    1|  ap_memory |     to_15    |     array    |
|to_15_d0               | out |   16|  ap_memory |     to_15    |     array    |
|to_16_address0         | out |    9|  ap_memory |     to_16    |     array    |
|to_16_ce0              | out |    1|  ap_memory |     to_16    |     array    |
|to_16_we0              | out |    1|  ap_memory |     to_16    |     array    |
|to_16_d0               | out |   16|  ap_memory |     to_16    |     array    |
|to_17_address0         | out |    9|  ap_memory |     to_17    |     array    |
|to_17_ce0              | out |    1|  ap_memory |     to_17    |     array    |
|to_17_we0              | out |    1|  ap_memory |     to_17    |     array    |
|to_17_d0               | out |   16|  ap_memory |     to_17    |     array    |
|to_18_address0         | out |    9|  ap_memory |     to_18    |     array    |
|to_18_ce0              | out |    1|  ap_memory |     to_18    |     array    |
|to_18_we0              | out |    1|  ap_memory |     to_18    |     array    |
|to_18_d0               | out |   16|  ap_memory |     to_18    |     array    |
|to_19_address0         | out |    9|  ap_memory |     to_19    |     array    |
|to_19_ce0              | out |    1|  ap_memory |     to_19    |     array    |
|to_19_we0              | out |    1|  ap_memory |     to_19    |     array    |
|to_19_d0               | out |   16|  ap_memory |     to_19    |     array    |
|to_20_address0         | out |    9|  ap_memory |     to_20    |     array    |
|to_20_ce0              | out |    1|  ap_memory |     to_20    |     array    |
|to_20_we0              | out |    1|  ap_memory |     to_20    |     array    |
|to_20_d0               | out |   16|  ap_memory |     to_20    |     array    |
|to_21_address0         | out |    9|  ap_memory |     to_21    |     array    |
|to_21_ce0              | out |    1|  ap_memory |     to_21    |     array    |
|to_21_we0              | out |    1|  ap_memory |     to_21    |     array    |
|to_21_d0               | out |   16|  ap_memory |     to_21    |     array    |
|to_22_address0         | out |    9|  ap_memory |     to_22    |     array    |
|to_22_ce0              | out |    1|  ap_memory |     to_22    |     array    |
|to_22_we0              | out |    1|  ap_memory |     to_22    |     array    |
|to_22_d0               | out |   16|  ap_memory |     to_22    |     array    |
|to_23_address0         | out |    9|  ap_memory |     to_23    |     array    |
|to_23_ce0              | out |    1|  ap_memory |     to_23    |     array    |
|to_23_we0              | out |    1|  ap_memory |     to_23    |     array    |
|to_23_d0               | out |   16|  ap_memory |     to_23    |     array    |
|to_24_address0         | out |    9|  ap_memory |     to_24    |     array    |
|to_24_ce0              | out |    1|  ap_memory |     to_24    |     array    |
|to_24_we0              | out |    1|  ap_memory |     to_24    |     array    |
|to_24_d0               | out |   16|  ap_memory |     to_24    |     array    |
|to_25_address0         | out |    9|  ap_memory |     to_25    |     array    |
|to_25_ce0              | out |    1|  ap_memory |     to_25    |     array    |
|to_25_we0              | out |    1|  ap_memory |     to_25    |     array    |
|to_25_d0               | out |   16|  ap_memory |     to_25    |     array    |
|to_26_address0         | out |    9|  ap_memory |     to_26    |     array    |
|to_26_ce0              | out |    1|  ap_memory |     to_26    |     array    |
|to_26_we0              | out |    1|  ap_memory |     to_26    |     array    |
|to_26_d0               | out |   16|  ap_memory |     to_26    |     array    |
|to_27_address0         | out |    9|  ap_memory |     to_27    |     array    |
|to_27_ce0              | out |    1|  ap_memory |     to_27    |     array    |
|to_27_we0              | out |    1|  ap_memory |     to_27    |     array    |
|to_27_d0               | out |   16|  ap_memory |     to_27    |     array    |
|to_28_address0         | out |    9|  ap_memory |     to_28    |     array    |
|to_28_ce0              | out |    1|  ap_memory |     to_28    |     array    |
|to_28_we0              | out |    1|  ap_memory |     to_28    |     array    |
|to_28_d0               | out |   16|  ap_memory |     to_28    |     array    |
|to_29_address0         | out |    9|  ap_memory |     to_29    |     array    |
|to_29_ce0              | out |    1|  ap_memory |     to_29    |     array    |
|to_29_we0              | out |    1|  ap_memory |     to_29    |     array    |
|to_29_d0               | out |   16|  ap_memory |     to_29    |     array    |
|to_30_address0         | out |    9|  ap_memory |     to_30    |     array    |
|to_30_ce0              | out |    1|  ap_memory |     to_30    |     array    |
|to_30_we0              | out |    1|  ap_memory |     to_30    |     array    |
|to_30_d0               | out |   16|  ap_memory |     to_30    |     array    |
|to_31_address0         | out |    9|  ap_memory |     to_31    |     array    |
|to_31_ce0              | out |    1|  ap_memory |     to_31    |     array    |
|to_31_we0              | out |    1|  ap_memory |     to_31    |     array    |
|to_31_d0               | out |   16|  ap_memory |     to_31    |     array    |
|m_axi_from_V_AWVALID   | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWREADY   |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWADDR    | out |   64|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWID      | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWLEN     | out |   32|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWSIZE    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWBURST   | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWLOCK    | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWCACHE   | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWPROT    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWQOS     | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWREGION  | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_AWUSER    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WVALID    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WREADY    |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WDATA     | out |  512|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WSTRB     | out |   64|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WLAST     | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WID       | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_WUSER     | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARVALID   | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARREADY   |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARADDR    | out |   64|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARID      | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARLEN     | out |   32|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARSIZE    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARBURST   | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARLOCK    | out |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARCACHE   | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARPROT    | out |    3|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARQOS     | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARREGION  | out |    4|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_ARUSER    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RVALID    |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RREADY    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RDATA     |  in |  512|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RLAST     |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RID       |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RUSER     |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_RRESP     |  in |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BVALID    |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BREADY    | out |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BRESP     |  in |    2|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BID       |  in |    1|    m_axi   |    from_V    |    pointer   |
|m_axi_from_V_BUSER     |  in |    1|    m_axi   |    from_V    |    pointer   |
|var_p0_V3              |  in |   58|   ap_none  |   var_p0_V3  |    scalar    |
|tile_index             |  in |   31|   ap_none  |  tile_index  |    scalar    |
+-----------------------+-----+-----+------------+--------------+--------------+

