{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732693332994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732693333001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 15:42:12 2024 " "Processing started: Wed Nov 27 15:42:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732693333001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732693333001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732693333001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732693333304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732693333304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732693340227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732693340227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DIN Din proc.v(2) " "Verilog HDL Declaration information at proc.v(2): object \"DIN\" differs only in case from object \"Din\" in the same scope" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732693340229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 3 3 " "Found 3 design units, including 3 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732693340230 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec3to8 " "Found entity 2: dec3to8" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732693340230 ""} { "Info" "ISGN_ENTITY_NAME" "3 regn " "Found entity 3: regn" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732693340230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732693340230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex7_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex7_seg " "Found entity 1: hex7_seg" {  } { { "hex7_seg.v" "" { Text "D:/CPU/CYHCPU/hex7_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732693340232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732693340232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732693340276 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "HEX0 CPU.v(6) " "Verilog HDL warning at CPU.v(6): the port and data declarations for array port \"HEX0\" do not specify the same range for each dimension" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 6 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1732693340277 "|CPU"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "HEX0 CPU.v(12) " "HDL warning at CPU.v(12): see declaration for object \"HEX0\"" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 12 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340277 "|CPU"}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "HEX1 CPU.v(6) " "Verilog HDL warning at CPU.v(6): the port and data declarations for array port \"HEX1\" do not specify the same range for each dimension" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 6 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1732693340277 "|CPU"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "HEX1 CPU.v(12) " "HDL warning at CPU.v(12): see declaration for object \"HEX1\"" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 12 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340277 "|CPU"}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "HEX2 CPU.v(6) " "Verilog HDL warning at CPU.v(6): the port and data declarations for array port \"HEX2\" do not specify the same range for each dimension" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 6 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1732693340277 "|CPU"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "HEX2 CPU.v(12) " "HDL warning at CPU.v(12): see declaration for object \"HEX2\"" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 12 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340277 "|CPU"}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "HEX3 CPU.v(6) " "Verilog HDL warning at CPU.v(6): the port and data declarations for array port \"HEX3\" do not specify the same range for each dimension" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 6 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1732693340277 "|CPU"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "HEX3 CPU.v(12) " "HDL warning at CPU.v(12): see declaration for object \"HEX3\"" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 12 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340277 "|CPU"}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "HEX4 CPU.v(6) " "Verilog HDL warning at CPU.v(6): the port and data declarations for array port \"HEX4\" do not specify the same range for each dimension" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 6 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1732693340278 "|CPU"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "HEX4 CPU.v(12) " "HDL warning at CPU.v(12): see declaration for object \"HEX4\"" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 12 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340278 "|CPU"}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "HEX5 CPU.v(6) " "Verilog HDL warning at CPU.v(6): the port and data declarations for array port \"HEX5\" do not specify the same range for each dimension" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 6 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1732693340278 "|CPU"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "HEX5 CPU.v(12) " "HDL warning at CPU.v(12): see declaration for object \"HEX5\"" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 12 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340278 "|CPU"}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "HEX6 CPU.v(6) " "Verilog HDL warning at CPU.v(6): the port and data declarations for array port \"HEX6\" do not specify the same range for each dimension" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 6 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1732693340278 "|CPU"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "HEX6 CPU.v(12) " "HDL warning at CPU.v(12): see declaration for object \"HEX6\"" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 12 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340278 "|CPU"}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "HEX7 CPU.v(6) " "Verilog HDL warning at CPU.v(6): the port and data declarations for array port \"HEX7\" do not specify the same range for each dimension" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 6 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1732693340278 "|CPU"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "HEX7 CPU.v(12) " "HDL warning at CPU.v(12): see declaration for object \"HEX7\"" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 12 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340278 "|CPU"}
{ "Warning" "WSGN_SEARCH_FILE" "flipflop.v 1 1 " "Using design file flipflop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.v" "" { Text "D:/CPU/CYHCPU/flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732693340294 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732693340294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:U1 " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:U1\"" {  } { { "CPU.v" "U1" { Text "D:/CPU/CYHCPU/CPU.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:U3 " "Elaborating entity \"proc\" for hierarchy \"proc:U3\"" {  } { { "CPU.v" "U3" { Text "D:/CPU/CYHCPU/CPU.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340295 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "R0 proc.v(5) " "Verilog HDL warning at proc.v(5): the port and data declarations for array port \"R0\" do not specify the same range for each dimension" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 5 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1732693340297 "|CPU|proc:U3"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "R0 proc.v(19) " "HDL warning at proc.v(19): see declaration for object \"R0\"" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 19 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340297 "|CPU|proc:U3"}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "R1 proc.v(5) " "Verilog HDL warning at proc.v(5): the port and data declarations for array port \"R1\" do not specify the same range for each dimension" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 5 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1732693340297 "|CPU|proc:U3"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "R1 proc.v(19) " "HDL warning at proc.v(19): see declaration for object \"R1\"" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 19 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340297 "|CPU|proc:U3"}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "R2 proc.v(5) " "Verilog HDL warning at proc.v(5): the port and data declarations for array port \"R2\" do not specify the same range for each dimension" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 5 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1732693340297 "|CPU|proc:U3"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "R2 proc.v(19) " "HDL warning at proc.v(19): see declaration for object \"R2\"" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 19 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340297 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 proc.v(239) " "Verilog HDL assignment warning at proc.v(239): truncated value with size 18 to match size of target (10)" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732693340297 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 proc.v(241) " "Verilog HDL assignment warning at proc.v(241): truncated value with size 18 to match size of target (10)" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732693340297 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 proc.v(248) " "Verilog HDL assignment warning at proc.v(248): truncated value with size 18 to match size of target (10)" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732693340297 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 proc.v(250) " "Verilog HDL assignment warning at proc.v(250): truncated value with size 18 to match size of target (10)" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732693340297 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 proc.v(257) " "Verilog HDL assignment warning at proc.v(257): truncated value with size 18 to match size of target (10)" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732693340297 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 proc.v(259) " "Verilog HDL assignment warning at proc.v(259): truncated value with size 18 to match size of target (10)" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732693340297 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 proc.v(272) " "Verilog HDL assignment warning at proc.v(272): truncated value with size 18 to match size of target (10)" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732693340297 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "trans proc.v(264) " "Verilog HDL Always Construct warning at proc.v(264): inferring latch(es) for variable \"trans\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 264 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732693340297 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 proc.v(278) " "Verilog HDL assignment warning at proc.v(278): truncated value with size 18 to match size of target (10)" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732693340298 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 proc.v(280) " "Verilog HDL assignment warning at proc.v(280): truncated value with size 18 to match size of target (10)" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732693340298 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 proc.v(288) " "Verilog HDL assignment warning at proc.v(288): truncated value with size 18 to match size of target (10)" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732693340298 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 proc.v(290) " "Verilog HDL assignment warning at proc.v(290): truncated value with size 18 to match size of target (10)" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732693340298 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 proc.v(292) " "Verilog HDL assignment warning at proc.v(292): truncated value with size 18 to match size of target (10)" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732693340298 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 proc.v(294) " "Verilog HDL assignment warning at proc.v(294): truncated value with size 18 to match size of target (10)" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732693340298 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 proc.v(296) " "Verilog HDL assignment warning at proc.v(296): truncated value with size 18 to match size of target (10)" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732693340298 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 proc.v(298) " "Verilog HDL assignment warning at proc.v(298): truncated value with size 18 to match size of target (10)" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732693340298 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 proc.v(300) " "Verilog HDL assignment warning at proc.v(300): truncated value with size 18 to match size of target (10)" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732693340298 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 proc.v(302) " "Verilog HDL assignment warning at proc.v(302): truncated value with size 18 to match size of target (10)" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732693340298 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 proc.v(304) " "Verilog HDL assignment warning at proc.v(304): truncated value with size 18 to match size of target (10)" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732693340298 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 proc.v(306) " "Verilog HDL assignment warning at proc.v(306): truncated value with size 18 to match size of target (10)" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732693340298 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 proc.v(308) " "Verilog HDL assignment warning at proc.v(308): truncated value with size 18 to match size of target (10)" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732693340298 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 proc.v(310) " "Verilog HDL assignment warning at proc.v(310): truncated value with size 18 to match size of target (10)" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732693340298 "|CPU|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 10 proc.v(312) " "Verilog HDL assignment warning at proc.v(312): truncated value with size 18 to match size of target (10)" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732693340298 "|CPU|proc:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 proc:U3\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"proc:U3\|dec3to8:decX\"" {  } { { "proc.v" "decX" { Text "D:/CPU/CYHCPU/proc.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:U3\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"proc:U3\|regn:reg_0\"" {  } { { "proc.v" "reg_0" { Text "D:/CPU/CYHCPU/proc.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340299 ""}
{ "Warning" "WSGN_SEARCH_FILE" "int_memten.v 1 1 " "Using design file int_memten.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 int_memten " "Found entity 1: int_memten" {  } { { "int_memten.v" "" { Text "D:/CPU/CYHCPU/int_memten.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732693340315 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732693340315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_memten int_memten:U4 " "Elaborating entity \"int_memten\" for hierarchy \"int_memten:U4\"" {  } { { "CPU.v" "U4" { Text "D:/CPU/CYHCPU/CPU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram int_memten:U4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"int_memten:U4\|altsyncram:altsyncram_component\"" {  } { { "int_memten.v" "altsyncram_component" { Text "D:/CPU/CYHCPU/int_memten.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "int_memten:U4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"int_memten:U4\|altsyncram:altsyncram_component\"" {  } { { "int_memten.v" "" { Text "D:/CPU/CYHCPU/int_memten.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "int_memten:U4\|altsyncram:altsyncram_component " "Instantiated megafunction \"int_memten:U4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file int_memten.mif " "Parameter \"init_file\" = \"int_memten.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340363 ""}  } { { "int_memten.v" "" { Text "D:/CPU/CYHCPU/int_memten.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732693340363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jba1 " "Found entity 1: altsyncram_jba1" {  } { { "db/altsyncram_jba1.tdf" "" { Text "D:/CPU/CYHCPU/db/altsyncram_jba1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732693340399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732693340399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jba1 int_memten:U4\|altsyncram:altsyncram_component\|altsyncram_jba1:auto_generated " "Elaborating entity \"altsyncram_jba1\" for hierarchy \"int_memten:U4\|altsyncram:altsyncram_component\|altsyncram_jba1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340399 ""}
{ "Warning" "WSGN_SEARCH_FILE" "count5.v 1 1 " "Using design file count5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 count5 " "Found entity 1: count5" {  } { { "count5.v" "" { Text "D:/CPU/CYHCPU/count5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732693340423 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732693340423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count5 count5:U5 " "Elaborating entity \"count5\" for hierarchy \"count5:U5\"" {  } { { "CPU.v" "U5" { Text "D:/CPU/CYHCPU/CPU.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7_seg hex7_seg:U6 " "Elaborating entity \"hex7_seg\" for hierarchy \"hex7_seg:U6\"" {  } { { "CPU.v" "U6" { Text "D:/CPU/CYHCPU/CPU.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340425 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hex7seg.v 1 1 " "Using design file hex7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.v" "" { Text "D:/CPU/CYHCPU/hex7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732693340438 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732693340438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7_seg:U6\|hex7seg:HEX_0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7_seg:U6\|hex7seg:HEX_0\"" {  } { { "hex7_seg.v" "HEX_0" { Text "D:/CPU/CYHCPU/hex7_seg.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340438 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "proc:U3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"proc:U3\|Mult0\"" {  } { { "proc.v" "Mult0" { Text "D:/CPU/CYHCPU/proc.v" 268 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732693340852 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "proc:U3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"proc:U3\|Div0\"" {  } { { "proc.v" "Div0" { Text "D:/CPU/CYHCPU/proc.v" 272 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732693340852 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1732693340852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:U3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"proc:U3\|lpm_mult:Mult0\"" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 268 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:U3\|lpm_mult:Mult0 " "Instantiated megafunction \"proc:U3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340889 ""}  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 268 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732693340889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_oct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_oct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_oct " "Found entity 1: mult_oct" {  } { { "db/mult_oct.tdf" "" { Text "D:/CPU/CYHCPU/db/mult_oct.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732693340923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732693340923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:U3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"proc:U3\|lpm_divide:Div0\"" {  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 272 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693340948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:U3\|lpm_divide:Div0 " "Instantiated megafunction \"proc:U3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732693340948 ""}  } { { "proc.v" "" { Text "D:/CPU/CYHCPU/proc.v" 272 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732693340948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "D:/CPU/CYHCPU/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732693340986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732693340986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/CPU/CYHCPU/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732693341007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732693341007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/CPU/CYHCPU/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732693341031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732693341031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/CPU/CYHCPU/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732693341073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732693341073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/CPU/CYHCPU/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732693341109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732693341109 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "20 " "20 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1732693341329 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732693341494 "|CPU|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732693341494 "|CPU|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732693341494 "|CPU|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732693341494 "|CPU|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732693341494 "|CPU|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732693341494 "|CPU|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732693341494 "|CPU|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[7\] GND " "Pin \"HEX6\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732693341494 "|CPU|HEX6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[7\] GND " "Pin \"HEX7\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "D:/CPU/CYHCPU/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732693341494 "|CPU|HEX7[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1732693341494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732693341558 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732693342011 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CPU/CYHCPU/output_files/CPU.map.smsg " "Generated suppressed messages file D:/CPU/CYHCPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732693342036 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732693342145 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732693342145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "902 " "Implemented 902 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732693342198 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732693342198 ""} { "Info" "ICUT_CUT_TM_LCELLS" "810 " "Implemented 810 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732693342198 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1732693342198 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1732693342198 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732693342198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732693342210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 15:42:22 2024 " "Processing ended: Wed Nov 27 15:42:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732693342210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732693342210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732693342210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732693342210 ""}
