

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 10:40:14 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       Row_pipeline
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 34.830 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18| 0.720 us | 0.720 us |   18|   18|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |       16|       16|         5|          4|          1|     4|    yes   |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     885|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|     132|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     203|    -|
|Register         |        -|      -|     226|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     226|    1220|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_fcmp_3bkb_U2  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0| 132|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_240_p2       |     +    |      0|  0|  12|           3|           1|
    |add_ln28_1_fu_357_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln28_2_fu_619_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln28_3_fu_643_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln28_fu_319_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln35_fu_965_p2       |     +    |      0|  0|  15|           5|           5|
    |f_fu_246_p2              |     +    |      0|  0|  10|           1|           2|
    |r_fu_925_p2              |     +    |      0|  0|  10|           1|           2|
    |and_ln28_10_fu_905_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln28_11_fu_911_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln28_12_fu_1138_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln28_13_fu_1144_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln28_1_fu_494_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_500_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_724_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_4_fu_730_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_5_fu_1047_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln28_6_fu_1053_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln28_7_fu_583_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_8_fu_814_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_9_fu_820_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_403_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_234_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln13_fu_252_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_10_fu_1011_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_11_fu_1017_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_12_fu_1029_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_13_fu_1035_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_14_fu_565_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_15_fu_571_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_16_fu_778_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_17_fu_784_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_18_fu_796_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_19_fu_802_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_1_fu_391_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_20_fu_869_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_21_fu_875_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_22_fu_887_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_23_fu_893_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_24_fu_1102_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_25_fu_1108_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_26_fu_1120_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_27_fu_1126_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_458_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_464_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_476_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_482_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_688_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_694_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_8_fu_706_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_9_fu_712_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_385_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln25_fu_512_p2        |    or    |      0|  0|   2|           2|           1|
    |or_ln28_10_fu_881_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln28_11_fu_899_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln28_12_fu_1114_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln28_13_fu_1132_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln28_14_fu_305_p2     |    or    |      0|  0|   5|           5|           2|
    |or_ln28_15_fu_330_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln28_16_fu_344_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln28_17_fu_605_p2     |    or    |      0|  0|   5|           5|           2|
    |or_ln28_18_fu_532_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln28_19_fu_629_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln28_1_fu_470_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_488_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_700_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_4_fu_718_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_5_fu_1023_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln28_6_fu_1041_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln28_7_fu_577_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_8_fu_790_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_9_fu_808_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_397_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_951_p2        |    or    |      0|  0|   4|           4|           2|
    |max_pool_1_out_d0        |  select  |      0|  0|  32|           1|          32|
    |max_pool_1_out_d1        |  select  |      0|  0|  32|           1|          32|
    |select_ln28_1_fu_505_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_736_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_4_fu_589_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_5_fu_825_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_6_fu_917_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_8_fu_258_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_9_fu_266_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln28_fu_409_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 885|         552|         395|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_f_0_phi_fu_201_p4             |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten_phi_fu_190_p4  |   9|          2|    3|          6|
    |ap_phi_mux_r_0_phi_fu_212_p4             |   9|          2|    2|          4|
    |conv_1_out_address0                      |  27|          5|    5|         25|
    |conv_1_out_address1                      |  27|          5|    5|         25|
    |f_0_reg_197                              |   9|          2|    2|          4|
    |grp_fu_219_p1                            |  21|          4|   32|        128|
    |grp_fu_225_p1                            |  27|          5|   32|        160|
    |indvar_flatten_reg_186                   |   9|          2|    3|          6|
    |r_0_reg_208                              |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 203|         40|   90|        375|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln10_reg_1162        |   3|   0|    3|          0|
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |f_0_reg_197              |   2|   0|    2|          0|
    |icmp_ln10_reg_1158       |   1|   0|    1|          0|
    |indvar_flatten_reg_186   |   3|   0|    3|          0|
    |or_ln25_reg_1238         |   1|   0|    2|          1|
    |r_0_reg_208              |   2|   0|    2|          0|
    |r_reg_1288               |   2|   0|    2|          0|
    |reg_230                  |  32|   0|   32|          0|
    |select_ln28_1_reg_1231   |  32|   0|   32|          0|
    |select_ln28_2_reg_1274   |  32|   0|   32|          0|
    |select_ln28_4_reg_1253   |  32|   0|   32|          0|
    |select_ln28_6_reg_1281   |  32|   0|   32|          0|
    |select_ln28_8_reg_1167   |   2|   0|    2|          0|
    |select_ln28_9_reg_1175   |   2|   0|    2|          0|
    |select_ln28_reg_1220     |  32|   0|   32|          0|
    |tmp_16_reg_1259          |   1|   0|    1|          0|
    |tmp_25_reg_1190          |   1|   0|    5|          4|
    |tmp_26_reg_1195          |   3|   0|    5|          2|
    |tmp_6_reg_1226           |   1|   0|    1|          0|
    |zext_ln14_reg_1183       |   2|   0|    7|          5|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 226|   0|  238|         12|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_address0      | out |    5|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce0           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q0            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_address1      | out |    5|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce1           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q1            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|max_pool_1_out_address0  | out |    3|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_address1  | out |    3|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce1       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we1       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d1        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out) nounwind, !map !7"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %max_pool_1_out) nounwind, !map !14"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.18ns)   --->   "br label %1" [pooling.cpp:10]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 5.68>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i3 [ 0, %0 ], [ %add_ln10, %Row_Loop ]" [pooling.cpp:10]   --->   Operation 12 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %0 ], [ %select_ln28_9, %Row_Loop ]" [pooling.cpp:28]   --->   Operation 13 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %r, %Row_Loop ]"   --->   Operation 14 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.86ns)   --->   "%icmp_ln10 = icmp eq i3 %indvar_flatten, -4" [pooling.cpp:10]   --->   Operation 15 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.18ns)   --->   "%add_ln10 = add i3 %indvar_flatten, 1" [pooling.cpp:10]   --->   Operation 16 'add' 'add_ln10' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Row_Loop" [pooling.cpp:10]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.00ns)   --->   "%f = add i2 1, %f_0" [pooling.cpp:10]   --->   Operation 18 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.61ns)   --->   "%icmp_ln13 = icmp eq i2 %r_0, -2" [pooling.cpp:13]   --->   Operation 19 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.62ns)   --->   "%select_ln28_8 = select i1 %icmp_ln13, i2 0, i2 %r_0" [pooling.cpp:28]   --->   Operation 20 'select' 'select_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.62ns)   --->   "%select_ln28_9 = select i1 %icmp_ln13, i2 %f, i2 %f_0" [pooling.cpp:28]   --->   Operation 21 'select' 'select_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i2 %select_ln28_9 to i7" [pooling.cpp:14]   --->   Operation 22 'zext' 'zext_ln14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i2 %select_ln28_8 to i1" [pooling.cpp:25]   --->   Operation 23 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_25 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %trunc_ln25, i4 0)" [pooling.cpp:28]   --->   Operation 24 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_26 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i2.i2(i1 %trunc_ln25, i2 0, i2 %select_ln28_9)" [pooling.cpp:28]   --->   Operation 25 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %tmp_26 to i64" [pooling.cpp:28]   --->   Operation 26 'zext' 'zext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %zext_ln28" [pooling.cpp:28]   --->   Operation 27 'getelementptr' 'conv_1_out_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%or_ln28_14 = or i5 %tmp_25, 2" [pooling.cpp:28]   --->   Operation 28 'or' 'or_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%tmp_29_cast = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 0, i5 %or_ln28_14)" [pooling.cpp:28]   --->   Operation 29 'bitconcatenate' 'tmp_29_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.38ns) (out node of the LUT)   --->   "%add_ln28 = add i7 %zext_ln14, %tmp_29_cast" [pooling.cpp:28]   --->   Operation 30 'add' 'add_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i7 %add_ln28 to i64" [pooling.cpp:28]   --->   Operation 31 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%conv_1_out_addr_1 = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %zext_ln28_1" [pooling.cpp:28]   --->   Operation 32 'getelementptr' 'conv_1_out_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.66ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pooling.cpp:28]   --->   Operation 33 'load' 'conv_1_out_load' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 34 [2/2] (2.66ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pooling.cpp:28]   --->   Operation 34 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 34.8>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln28_15 = or i5 %tmp_26, 4" [pooling.cpp:28]   --->   Operation 35 'or' 'or_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_27 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln28_15)" [pooling.cpp:28]   --->   Operation 36 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%conv_1_out_addr_4 = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %tmp_27" [pooling.cpp:28]   --->   Operation 37 'getelementptr' 'conv_1_out_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%or_ln28_16 = or i5 %tmp_25, 6" [pooling.cpp:28]   --->   Operation 38 'or' 'or_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%tmp_31_cast = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 0, i5 %or_ln28_16)" [pooling.cpp:28]   --->   Operation 39 'bitconcatenate' 'tmp_31_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.38ns) (out node of the LUT)   --->   "%add_ln28_1 = add i7 %zext_ln14, %tmp_31_cast" [pooling.cpp:28]   --->   Operation 40 'add' 'add_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i7 %add_ln28_1 to i64" [pooling.cpp:28]   --->   Operation 41 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%conv_1_out_addr_5 = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 42 'getelementptr' 'conv_1_out_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 43 [1/2] (2.66ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pooling.cpp:28]   --->   Operation 43 'load' 'conv_1_out_load' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %conv_1_out_load to i32" [pooling.cpp:28]   --->   Operation 44 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 45 'partselect' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [pooling.cpp:28]   --->   Operation 46 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.12ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_2, -1" [pooling.cpp:28]   --->   Operation 47 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.48ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0" [pooling.cpp:28]   --->   Operation 48 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pooling.cpp:28]   --->   Operation 49 'or' 'or_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (15.7ns)   --->   "%tmp_3 = fcmp ogt float %conv_1_out_load, 0x3810000000000000" [pooling.cpp:28]   --->   Operation 50 'fcmp' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %or_ln28, %tmp_3" [pooling.cpp:28]   --->   Operation 51 'and' 'and_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, float %conv_1_out_load, float 0x3810000000000000" [pooling.cpp:28]   --->   Operation 52 'select' 'select_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/2] (2.66ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pooling.cpp:28]   --->   Operation 53 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 54 [1/1] (15.7ns)   --->   "%tmp_6 = fcmp ogt float %conv_1_out_load_1, %select_ln28" [pooling.cpp:28]   --->   Operation 54 'fcmp' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [2/2] (2.66ns)   --->   "%conv_1_out_load_4 = load float* %conv_1_out_addr_4, align 4" [pooling.cpp:28]   --->   Operation 55 'load' 'conv_1_out_load_4' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 56 [2/2] (2.66ns)   --->   "%conv_1_out_load_5 = load float* %conv_1_out_addr_5, align 4" [pooling.cpp:28]   --->   Operation 56 'load' 'conv_1_out_load_5' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 34.8>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln25 = shl i2 %select_ln28_8, 1" [pooling.cpp:25]   --->   Operation 57 'shl' 'shl_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %conv_1_out_load_1 to i32" [pooling.cpp:28]   --->   Operation 58 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 59 'partselect' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23" [pooling.cpp:28]   --->   Operation 60 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %select_ln28 to i32" [pooling.cpp:28]   --->   Operation 61 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 62 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23" [pooling.cpp:28]   --->   Operation 63 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.12ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_4, -1" [pooling.cpp:28]   --->   Operation 64 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.48ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0" [pooling.cpp:28]   --->   Operation 65 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pooling.cpp:28]   --->   Operation 66 'or' 'or_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.12ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_5, -1" [pooling.cpp:28]   --->   Operation 67 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.48ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_2, 0" [pooling.cpp:28]   --->   Operation 68 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pooling.cpp:28]   --->   Operation 69 'or' 'or_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%and_ln28_1 = and i1 %or_ln28_1, %or_ln28_2" [pooling.cpp:28]   --->   Operation 70 'and' 'and_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_2 = and i1 %and_ln28_1, %tmp_6" [pooling.cpp:28]   --->   Operation 71 'and' 'and_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_2, float %conv_1_out_load_1, float %select_ln28" [pooling.cpp:28]   --->   Operation 72 'select' 'select_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln25 = or i2 %shl_ln25, 1" [pooling.cpp:25]   --->   Operation 73 'or' 'or_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_29 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2(i2 %or_ln25, i1 false, i2 %select_ln28_9)" [pooling.cpp:28]   --->   Operation 74 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i5 %tmp_29 to i64" [pooling.cpp:28]   --->   Operation 75 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%conv_1_out_addr_2 = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %zext_ln28_2" [pooling.cpp:28]   --->   Operation 76 'getelementptr' 'conv_1_out_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln28_18 = or i5 %tmp_29, 4" [pooling.cpp:28]   --->   Operation 77 'or' 'or_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln28_18)" [pooling.cpp:28]   --->   Operation 78 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%conv_1_out_addr_6 = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %tmp_30" [pooling.cpp:28]   --->   Operation 79 'getelementptr' 'conv_1_out_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (2.66ns)   --->   "%conv_1_out_load_2 = load float* %conv_1_out_addr_2, align 4" [pooling.cpp:28]   --->   Operation 80 'load' 'conv_1_out_load_2' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 81 [1/2] (2.66ns)   --->   "%conv_1_out_load_4 = load float* %conv_1_out_addr_4, align 4" [pooling.cpp:28]   --->   Operation 81 'load' 'conv_1_out_load_4' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln28_7 = bitcast float %conv_1_out_load_4 to i32" [pooling.cpp:28]   --->   Operation 82 'bitcast' 'bitcast_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_7, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 83 'partselect' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln28_7 = trunc i32 %bitcast_ln28_7 to i23" [pooling.cpp:28]   --->   Operation 84 'trunc' 'trunc_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.12ns)   --->   "%icmp_ln28_14 = icmp ne i8 %tmp_12, -1" [pooling.cpp:28]   --->   Operation 85 'icmp' 'icmp_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.48ns)   --->   "%icmp_ln28_15 = icmp eq i23 %trunc_ln28_7, 0" [pooling.cpp:28]   --->   Operation 86 'icmp' 'icmp_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_4)   --->   "%or_ln28_7 = or i1 %icmp_ln28_15, %icmp_ln28_14" [pooling.cpp:28]   --->   Operation 87 'or' 'or_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (15.7ns)   --->   "%tmp_13 = fcmp ogt float %conv_1_out_load_4, 0x3810000000000000" [pooling.cpp:28]   --->   Operation 88 'fcmp' 'tmp_13' <Predicate = (!icmp_ln10)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_4)   --->   "%and_ln28_7 = and i1 %or_ln28_7, %tmp_13" [pooling.cpp:28]   --->   Operation 89 'and' 'and_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_4 = select i1 %and_ln28_7, float %conv_1_out_load_4, float 0x3810000000000000" [pooling.cpp:28]   --->   Operation 90 'select' 'select_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/2] (2.66ns)   --->   "%conv_1_out_load_5 = load float* %conv_1_out_addr_5, align 4" [pooling.cpp:28]   --->   Operation 91 'load' 'conv_1_out_load_5' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 92 [1/1] (15.7ns)   --->   "%tmp_16 = fcmp ogt float %conv_1_out_load_5, %select_ln28_4" [pooling.cpp:28]   --->   Operation 92 'fcmp' 'tmp_16' <Predicate = (!icmp_ln10)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [2/2] (2.66ns)   --->   "%conv_1_out_load_6 = load float* %conv_1_out_addr_6, align 4" [pooling.cpp:28]   --->   Operation 93 'load' 'conv_1_out_load_6' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 19.7>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_28 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %or_ln25, i3 0)" [pooling.cpp:28]   --->   Operation 94 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_2)   --->   "%or_ln28_17 = or i5 %tmp_28, 2" [pooling.cpp:28]   --->   Operation 95 'or' 'or_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_2)   --->   "%tmp_34_cast = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 0, i5 %or_ln28_17)" [pooling.cpp:28]   --->   Operation 96 'bitconcatenate' 'tmp_34_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (1.38ns) (out node of the LUT)   --->   "%add_ln28_2 = add i7 %zext_ln14, %tmp_34_cast" [pooling.cpp:28]   --->   Operation 97 'add' 'add_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i7 %add_ln28_2 to i64" [pooling.cpp:28]   --->   Operation 98 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%conv_1_out_addr_3 = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %zext_ln28_4" [pooling.cpp:28]   --->   Operation 99 'getelementptr' 'conv_1_out_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_3)   --->   "%or_ln28_19 = or i5 %tmp_28, 6" [pooling.cpp:28]   --->   Operation 100 'or' 'or_ln28_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_3)   --->   "%tmp_36_cast = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 0, i5 %or_ln28_19)" [pooling.cpp:28]   --->   Operation 101 'bitconcatenate' 'tmp_36_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.38ns) (out node of the LUT)   --->   "%add_ln28_3 = add i7 %zext_ln14, %tmp_36_cast" [pooling.cpp:28]   --->   Operation 102 'add' 'add_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i7 %add_ln28_3 to i64" [pooling.cpp:28]   --->   Operation 103 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%conv_1_out_addr_7 = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %zext_ln28_5" [pooling.cpp:28]   --->   Operation 104 'getelementptr' 'conv_1_out_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 105 [1/2] (2.66ns)   --->   "%conv_1_out_load_2 = load float* %conv_1_out_addr_2, align 4" [pooling.cpp:28]   --->   Operation 105 'load' 'conv_1_out_load_2' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %conv_1_out_load_2 to i32" [pooling.cpp:28]   --->   Operation 106 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 107 'partselect' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_3 to i23" [pooling.cpp:28]   --->   Operation 108 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln28_4 = bitcast float %select_ln28_1 to i32" [pooling.cpp:28]   --->   Operation 109 'bitcast' 'bitcast_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_4, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 110 'partselect' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i32 %bitcast_ln28_4 to i23" [pooling.cpp:28]   --->   Operation 111 'trunc' 'trunc_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (1.12ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_7, -1" [pooling.cpp:28]   --->   Operation 112 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (1.48ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_3, 0" [pooling.cpp:28]   --->   Operation 113 'icmp' 'icmp_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pooling.cpp:28]   --->   Operation 114 'or' 'or_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (1.12ns)   --->   "%icmp_ln28_8 = icmp ne i8 %tmp_8, -1" [pooling.cpp:28]   --->   Operation 115 'icmp' 'icmp_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (1.48ns)   --->   "%icmp_ln28_9 = icmp eq i23 %trunc_ln28_4, 0" [pooling.cpp:28]   --->   Operation 116 'icmp' 'icmp_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_4 = or i1 %icmp_ln28_9, %icmp_ln28_8" [pooling.cpp:28]   --->   Operation 117 'or' 'or_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%and_ln28_3 = and i1 %or_ln28_3, %or_ln28_4" [pooling.cpp:28]   --->   Operation 118 'and' 'and_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (15.7ns)   --->   "%tmp_9 = fcmp ogt float %conv_1_out_load_2, %select_ln28_1" [pooling.cpp:28]   --->   Operation 119 'fcmp' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_4 = and i1 %and_ln28_3, %tmp_9" [pooling.cpp:28]   --->   Operation 120 'and' 'and_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_2 = select i1 %and_ln28_4, float %conv_1_out_load_2, float %select_ln28_1" [pooling.cpp:28]   --->   Operation 121 'select' 'select_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [2/2] (2.66ns)   --->   "%conv_1_out_load_3 = load float* %conv_1_out_addr_3, align 4" [pooling.cpp:28]   --->   Operation 122 'load' 'conv_1_out_load_3' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln28_8 = bitcast float %conv_1_out_load_5 to i32" [pooling.cpp:28]   --->   Operation 123 'bitcast' 'bitcast_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_8, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 124 'partselect' 'tmp_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln28_8 = trunc i32 %bitcast_ln28_8 to i23" [pooling.cpp:28]   --->   Operation 125 'trunc' 'trunc_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln28_9 = bitcast float %select_ln28_4 to i32" [pooling.cpp:28]   --->   Operation 126 'bitcast' 'bitcast_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_9, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 127 'partselect' 'tmp_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln28_9 = trunc i32 %bitcast_ln28_9 to i23" [pooling.cpp:28]   --->   Operation 128 'trunc' 'trunc_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (1.12ns)   --->   "%icmp_ln28_16 = icmp ne i8 %tmp_14, -1" [pooling.cpp:28]   --->   Operation 129 'icmp' 'icmp_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.48ns)   --->   "%icmp_ln28_17 = icmp eq i23 %trunc_ln28_8, 0" [pooling.cpp:28]   --->   Operation 130 'icmp' 'icmp_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%or_ln28_8 = or i1 %icmp_ln28_17, %icmp_ln28_16" [pooling.cpp:28]   --->   Operation 131 'or' 'or_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (1.12ns)   --->   "%icmp_ln28_18 = icmp ne i8 %tmp_15, -1" [pooling.cpp:28]   --->   Operation 132 'icmp' 'icmp_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (1.48ns)   --->   "%icmp_ln28_19 = icmp eq i23 %trunc_ln28_9, 0" [pooling.cpp:28]   --->   Operation 133 'icmp' 'icmp_ln28_19' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%or_ln28_9 = or i1 %icmp_ln28_19, %icmp_ln28_18" [pooling.cpp:28]   --->   Operation 134 'or' 'or_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%and_ln28_8 = and i1 %or_ln28_8, %or_ln28_9" [pooling.cpp:28]   --->   Operation 135 'and' 'and_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_9 = and i1 %and_ln28_8, %tmp_16" [pooling.cpp:28]   --->   Operation 136 'and' 'and_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_5 = select i1 %and_ln28_9, float %conv_1_out_load_5, float %select_ln28_4" [pooling.cpp:28]   --->   Operation 137 'select' 'select_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/2] (2.66ns)   --->   "%conv_1_out_load_6 = load float* %conv_1_out_addr_6, align 4" [pooling.cpp:28]   --->   Operation 138 'load' 'conv_1_out_load_6' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln28_10 = bitcast float %conv_1_out_load_6 to i32" [pooling.cpp:28]   --->   Operation 139 'bitcast' 'bitcast_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_10, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 140 'partselect' 'tmp_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln28_10 = trunc i32 %bitcast_ln28_10 to i23" [pooling.cpp:28]   --->   Operation 141 'trunc' 'trunc_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln28_11 = bitcast float %select_ln28_5 to i32" [pooling.cpp:28]   --->   Operation 142 'bitcast' 'bitcast_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_11, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 143 'partselect' 'tmp_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln28_11 = trunc i32 %bitcast_ln28_11 to i23" [pooling.cpp:28]   --->   Operation 144 'trunc' 'trunc_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (1.12ns)   --->   "%icmp_ln28_20 = icmp ne i8 %tmp_17, -1" [pooling.cpp:28]   --->   Operation 145 'icmp' 'icmp_ln28_20' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (1.48ns)   --->   "%icmp_ln28_21 = icmp eq i23 %trunc_ln28_10, 0" [pooling.cpp:28]   --->   Operation 146 'icmp' 'icmp_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%or_ln28_10 = or i1 %icmp_ln28_21, %icmp_ln28_20" [pooling.cpp:28]   --->   Operation 147 'or' 'or_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (1.12ns)   --->   "%icmp_ln28_22 = icmp ne i8 %tmp_18, -1" [pooling.cpp:28]   --->   Operation 148 'icmp' 'icmp_ln28_22' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (1.48ns)   --->   "%icmp_ln28_23 = icmp eq i23 %trunc_ln28_11, 0" [pooling.cpp:28]   --->   Operation 149 'icmp' 'icmp_ln28_23' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%or_ln28_11 = or i1 %icmp_ln28_23, %icmp_ln28_22" [pooling.cpp:28]   --->   Operation 150 'or' 'or_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%and_ln28_10 = and i1 %or_ln28_10, %or_ln28_11" [pooling.cpp:28]   --->   Operation 151 'and' 'and_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (15.7ns)   --->   "%tmp_19 = fcmp ogt float %conv_1_out_load_6, %select_ln28_5" [pooling.cpp:28]   --->   Operation 152 'fcmp' 'tmp_19' <Predicate = (!icmp_ln10)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_11 = and i1 %and_ln28_10, %tmp_19" [pooling.cpp:28]   --->   Operation 153 'and' 'and_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_6 = select i1 %and_ln28_11, float %conv_1_out_load_6, float %select_ln28_5" [pooling.cpp:28]   --->   Operation 154 'select' 'select_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 155 [2/2] (2.66ns)   --->   "%conv_1_out_load_7 = load float* %conv_1_out_addr_7, align 4" [pooling.cpp:28]   --->   Operation 155 'load' 'conv_1_out_load_7' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 156 [1/1] (1.00ns)   --->   "%r = add i2 1, %select_ln28_8" [pooling.cpp:13]   --->   Operation 156 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 21.0>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 157 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 158 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%zext_ln14_1 = zext i2 %select_ln28_9 to i5" [pooling.cpp:14]   --->   Operation 159 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [pooling.cpp:14]   --->   Operation 160 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [pooling.cpp:14]   --->   Operation 161 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [pooling.cpp:15]   --->   Operation 162 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%tmp_23 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln28_8, i2 0)" [pooling.cpp:35]   --->   Operation 163 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_24 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln28_8, i2 %select_ln28_9)" [pooling.cpp:35]   --->   Operation 164 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %tmp_24 to i64" [pooling.cpp:35]   --->   Operation 165 'zext' 'zext_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [8 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35" [pooling.cpp:35]   --->   Operation 166 'getelementptr' 'max_pool_1_out_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%or_ln35 = or i4 %tmp_23, 2" [pooling.cpp:35]   --->   Operation 167 'or' 'or_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%tmp_26_cast = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 false, i4 %or_ln35)" [pooling.cpp:35]   --->   Operation 168 'bitconcatenate' 'tmp_26_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (1.36ns) (out node of the LUT)   --->   "%add_ln35 = add i5 %zext_ln14_1, %tmp_26_cast" [pooling.cpp:35]   --->   Operation 169 'add' 'add_ln35' <Predicate = (!icmp_ln10)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %add_ln35 to i64" [pooling.cpp:35]   --->   Operation 170 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_1 = getelementptr [8 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_1" [pooling.cpp:35]   --->   Operation 171 'getelementptr' 'max_pool_1_out_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 172 [1/2] (2.66ns)   --->   "%conv_1_out_load_3 = load float* %conv_1_out_addr_3, align 4" [pooling.cpp:28]   --->   Operation 172 'load' 'conv_1_out_load_3' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%bitcast_ln28_5 = bitcast float %conv_1_out_load_3 to i32" [pooling.cpp:28]   --->   Operation 173 'bitcast' 'bitcast_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_5, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 174 'partselect' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = trunc i32 %bitcast_ln28_5 to i23" [pooling.cpp:28]   --->   Operation 175 'trunc' 'trunc_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln28_6 = bitcast float %select_ln28_2 to i32" [pooling.cpp:28]   --->   Operation 176 'bitcast' 'bitcast_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_6, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 177 'partselect' 'tmp_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln28_6 = trunc i32 %bitcast_ln28_6 to i23" [pooling.cpp:28]   --->   Operation 178 'trunc' 'trunc_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (1.12ns)   --->   "%icmp_ln28_10 = icmp ne i8 %tmp_s, -1" [pooling.cpp:28]   --->   Operation 179 'icmp' 'icmp_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (1.48ns)   --->   "%icmp_ln28_11 = icmp eq i23 %trunc_ln28_5, 0" [pooling.cpp:28]   --->   Operation 180 'icmp' 'icmp_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_5 = or i1 %icmp_ln28_11, %icmp_ln28_10" [pooling.cpp:28]   --->   Operation 181 'or' 'or_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (1.12ns)   --->   "%icmp_ln28_12 = icmp ne i8 %tmp_10, -1" [pooling.cpp:28]   --->   Operation 182 'icmp' 'icmp_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (1.48ns)   --->   "%icmp_ln28_13 = icmp eq i23 %trunc_ln28_6, 0" [pooling.cpp:28]   --->   Operation 183 'icmp' 'icmp_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_6 = or i1 %icmp_ln28_13, %icmp_ln28_12" [pooling.cpp:28]   --->   Operation 184 'or' 'or_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%and_ln28_5 = and i1 %or_ln28_5, %or_ln28_6" [pooling.cpp:28]   --->   Operation 185 'and' 'and_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (15.7ns)   --->   "%tmp_11 = fcmp ogt float %conv_1_out_load_3, %select_ln28_2" [pooling.cpp:28]   --->   Operation 186 'fcmp' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_6 = and i1 %and_ln28_5, %tmp_11" [pooling.cpp:28]   --->   Operation 187 'and' 'and_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_3 = select i1 %and_ln28_6, float %conv_1_out_load_3, float %select_ln28_2" [pooling.cpp:28]   --->   Operation 188 'select' 'select_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (1.42ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_addr, align 4" [pooling.cpp:35]   --->   Operation 189 'store' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 190 [1/2] (2.66ns)   --->   "%conv_1_out_load_7 = load float* %conv_1_out_addr_7, align 4" [pooling.cpp:28]   --->   Operation 190 'load' 'conv_1_out_load_7' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln28_12 = bitcast float %conv_1_out_load_7 to i32" [pooling.cpp:28]   --->   Operation 191 'bitcast' 'bitcast_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_12, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 192 'partselect' 'tmp_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln28_12 = trunc i32 %bitcast_ln28_12 to i23" [pooling.cpp:28]   --->   Operation 193 'trunc' 'trunc_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln28_13 = bitcast float %select_ln28_6 to i32" [pooling.cpp:28]   --->   Operation 194 'bitcast' 'bitcast_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_13, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 195 'partselect' 'tmp_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln28_13 = trunc i32 %bitcast_ln28_13 to i23" [pooling.cpp:28]   --->   Operation 196 'trunc' 'trunc_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (1.12ns)   --->   "%icmp_ln28_24 = icmp ne i8 %tmp_20, -1" [pooling.cpp:28]   --->   Operation 197 'icmp' 'icmp_ln28_24' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (1.48ns)   --->   "%icmp_ln28_25 = icmp eq i23 %trunc_ln28_12, 0" [pooling.cpp:28]   --->   Operation 198 'icmp' 'icmp_ln28_25' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%or_ln28_12 = or i1 %icmp_ln28_25, %icmp_ln28_24" [pooling.cpp:28]   --->   Operation 199 'or' 'or_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (1.12ns)   --->   "%icmp_ln28_26 = icmp ne i8 %tmp_21, -1" [pooling.cpp:28]   --->   Operation 200 'icmp' 'icmp_ln28_26' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (1.48ns)   --->   "%icmp_ln28_27 = icmp eq i23 %trunc_ln28_13, 0" [pooling.cpp:28]   --->   Operation 201 'icmp' 'icmp_ln28_27' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%or_ln28_13 = or i1 %icmp_ln28_27, %icmp_ln28_26" [pooling.cpp:28]   --->   Operation 202 'or' 'or_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%and_ln28_12 = and i1 %or_ln28_12, %or_ln28_13" [pooling.cpp:28]   --->   Operation 203 'and' 'and_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (15.7ns)   --->   "%tmp_22 = fcmp ogt float %conv_1_out_load_7, %select_ln28_6" [pooling.cpp:28]   --->   Operation 204 'fcmp' 'tmp_22' <Predicate = (!icmp_ln10)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_13 = and i1 %and_ln28_12, %tmp_22" [pooling.cpp:28]   --->   Operation 205 'and' 'and_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_7 = select i1 %and_ln28_13, float %conv_1_out_load_7, float %select_ln28_6" [pooling.cpp:28]   --->   Operation 206 'select' 'select_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (1.42ns)   --->   "store float %select_ln28_7, float* %max_pool_1_out_addr_1, align 4" [pooling.cpp:35]   --->   Operation 207 'store' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_1) nounwind" [pooling.cpp:37]   --->   Operation 208 'specregionend' 'empty_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 209 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "ret void" [pooling.cpp:39]   --->   Operation 210 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0       (specbitsmap      ) [ 00000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000]
spectopmodule_ln0     (spectopmodule    ) [ 00000000]
br_ln10               (br               ) [ 01111110]
indvar_flatten        (phi              ) [ 00100000]
f_0                   (phi              ) [ 00100000]
r_0                   (phi              ) [ 00100000]
icmp_ln10             (icmp             ) [ 00111110]
add_ln10              (add              ) [ 01111110]
br_ln10               (br               ) [ 00000000]
f                     (add              ) [ 00000000]
icmp_ln13             (icmp             ) [ 00000000]
select_ln28_8         (select           ) [ 00111110]
select_ln28_9         (select           ) [ 01111110]
zext_ln14             (zext             ) [ 00011100]
trunc_ln25            (trunc            ) [ 00000000]
tmp_25                (bitconcatenate   ) [ 00010000]
tmp_26                (bitconcatenate   ) [ 00010000]
zext_ln28             (zext             ) [ 00000000]
conv_1_out_addr       (getelementptr    ) [ 00010000]
or_ln28_14            (or               ) [ 00000000]
tmp_29_cast           (bitconcatenate   ) [ 00000000]
add_ln28              (add              ) [ 00000000]
zext_ln28_1           (zext             ) [ 00000000]
conv_1_out_addr_1     (getelementptr    ) [ 00010000]
or_ln28_15            (or               ) [ 00000000]
tmp_27                (bitconcatenate   ) [ 00000000]
conv_1_out_addr_4     (getelementptr    ) [ 00001000]
or_ln28_16            (or               ) [ 00000000]
tmp_31_cast           (bitconcatenate   ) [ 00000000]
add_ln28_1            (add              ) [ 00000000]
zext_ln28_3           (zext             ) [ 00000000]
conv_1_out_addr_5     (getelementptr    ) [ 00001000]
conv_1_out_load       (load             ) [ 00000000]
bitcast_ln28          (bitcast          ) [ 00000000]
tmp_2                 (partselect       ) [ 00000000]
trunc_ln28            (trunc            ) [ 00000000]
icmp_ln28             (icmp             ) [ 00000000]
icmp_ln28_1           (icmp             ) [ 00000000]
or_ln28               (or               ) [ 00000000]
tmp_3                 (fcmp             ) [ 00000000]
and_ln28              (and              ) [ 00000000]
select_ln28           (select           ) [ 00001000]
conv_1_out_load_1     (load             ) [ 00001000]
tmp_6                 (fcmp             ) [ 00001000]
shl_ln25              (shl              ) [ 00000000]
bitcast_ln28_1        (bitcast          ) [ 00000000]
tmp_4                 (partselect       ) [ 00000000]
trunc_ln28_1          (trunc            ) [ 00000000]
bitcast_ln28_2        (bitcast          ) [ 00000000]
tmp_5                 (partselect       ) [ 00000000]
trunc_ln28_2          (trunc            ) [ 00000000]
icmp_ln28_2           (icmp             ) [ 00000000]
icmp_ln28_3           (icmp             ) [ 00000000]
or_ln28_1             (or               ) [ 00000000]
icmp_ln28_4           (icmp             ) [ 00000000]
icmp_ln28_5           (icmp             ) [ 00000000]
or_ln28_2             (or               ) [ 00000000]
and_ln28_1            (and              ) [ 00000000]
and_ln28_2            (and              ) [ 00000000]
select_ln28_1         (select           ) [ 00000100]
or_ln25               (or               ) [ 00000100]
tmp_29                (bitconcatenate   ) [ 00000000]
zext_ln28_2           (zext             ) [ 00000000]
conv_1_out_addr_2     (getelementptr    ) [ 00000100]
or_ln28_18            (or               ) [ 00000000]
tmp_30                (bitconcatenate   ) [ 00000000]
conv_1_out_addr_6     (getelementptr    ) [ 00000100]
conv_1_out_load_4     (load             ) [ 00000000]
bitcast_ln28_7        (bitcast          ) [ 00000000]
tmp_12                (partselect       ) [ 00000000]
trunc_ln28_7          (trunc            ) [ 00000000]
icmp_ln28_14          (icmp             ) [ 00000000]
icmp_ln28_15          (icmp             ) [ 00000000]
or_ln28_7             (or               ) [ 00000000]
tmp_13                (fcmp             ) [ 00000000]
and_ln28_7            (and              ) [ 00000000]
select_ln28_4         (select           ) [ 00000100]
conv_1_out_load_5     (load             ) [ 00000100]
tmp_16                (fcmp             ) [ 00000100]
tmp_28                (bitconcatenate   ) [ 00000000]
or_ln28_17            (or               ) [ 00000000]
tmp_34_cast           (bitconcatenate   ) [ 00000000]
add_ln28_2            (add              ) [ 00000000]
zext_ln28_4           (zext             ) [ 00000000]
conv_1_out_addr_3     (getelementptr    ) [ 00100010]
or_ln28_19            (or               ) [ 00000000]
tmp_36_cast           (bitconcatenate   ) [ 00000000]
add_ln28_3            (add              ) [ 00000000]
zext_ln28_5           (zext             ) [ 00000000]
conv_1_out_addr_7     (getelementptr    ) [ 00100010]
conv_1_out_load_2     (load             ) [ 00000000]
bitcast_ln28_3        (bitcast          ) [ 00000000]
tmp_7                 (partselect       ) [ 00000000]
trunc_ln28_3          (trunc            ) [ 00000000]
bitcast_ln28_4        (bitcast          ) [ 00000000]
tmp_8                 (partselect       ) [ 00000000]
trunc_ln28_4          (trunc            ) [ 00000000]
icmp_ln28_6           (icmp             ) [ 00000000]
icmp_ln28_7           (icmp             ) [ 00000000]
or_ln28_3             (or               ) [ 00000000]
icmp_ln28_8           (icmp             ) [ 00000000]
icmp_ln28_9           (icmp             ) [ 00000000]
or_ln28_4             (or               ) [ 00000000]
and_ln28_3            (and              ) [ 00000000]
tmp_9                 (fcmp             ) [ 00000000]
and_ln28_4            (and              ) [ 00000000]
select_ln28_2         (select           ) [ 00100010]
bitcast_ln28_8        (bitcast          ) [ 00000000]
tmp_14                (partselect       ) [ 00000000]
trunc_ln28_8          (trunc            ) [ 00000000]
bitcast_ln28_9        (bitcast          ) [ 00000000]
tmp_15                (partselect       ) [ 00000000]
trunc_ln28_9          (trunc            ) [ 00000000]
icmp_ln28_16          (icmp             ) [ 00000000]
icmp_ln28_17          (icmp             ) [ 00000000]
or_ln28_8             (or               ) [ 00000000]
icmp_ln28_18          (icmp             ) [ 00000000]
icmp_ln28_19          (icmp             ) [ 00000000]
or_ln28_9             (or               ) [ 00000000]
and_ln28_8            (and              ) [ 00000000]
and_ln28_9            (and              ) [ 00000000]
select_ln28_5         (select           ) [ 00000000]
conv_1_out_load_6     (load             ) [ 00000000]
bitcast_ln28_10       (bitcast          ) [ 00000000]
tmp_17                (partselect       ) [ 00000000]
trunc_ln28_10         (trunc            ) [ 00000000]
bitcast_ln28_11       (bitcast          ) [ 00000000]
tmp_18                (partselect       ) [ 00000000]
trunc_ln28_11         (trunc            ) [ 00000000]
icmp_ln28_20          (icmp             ) [ 00000000]
icmp_ln28_21          (icmp             ) [ 00000000]
or_ln28_10            (or               ) [ 00000000]
icmp_ln28_22          (icmp             ) [ 00000000]
icmp_ln28_23          (icmp             ) [ 00000000]
or_ln28_11            (or               ) [ 00000000]
and_ln28_10           (and              ) [ 00000000]
tmp_19                (fcmp             ) [ 00000000]
and_ln28_11           (and              ) [ 00000000]
select_ln28_6         (select           ) [ 00100010]
r                     (add              ) [ 01100010]
specloopname_ln0      (specloopname     ) [ 00000000]
empty                 (speclooptripcount) [ 00000000]
zext_ln14_1           (zext             ) [ 00000000]
specloopname_ln14     (specloopname     ) [ 00000000]
tmp_1                 (specregionbegin  ) [ 00000000]
specpipeline_ln15     (specpipeline     ) [ 00000000]
tmp_23                (bitconcatenate   ) [ 00000000]
tmp_24                (bitconcatenate   ) [ 00000000]
zext_ln35             (zext             ) [ 00000000]
max_pool_1_out_addr   (getelementptr    ) [ 00000000]
or_ln35               (or               ) [ 00000000]
tmp_26_cast           (bitconcatenate   ) [ 00000000]
add_ln35              (add              ) [ 00000000]
zext_ln35_1           (zext             ) [ 00000000]
max_pool_1_out_addr_1 (getelementptr    ) [ 00000000]
conv_1_out_load_3     (load             ) [ 00000000]
bitcast_ln28_5        (bitcast          ) [ 00000000]
tmp_s                 (partselect       ) [ 00000000]
trunc_ln28_5          (trunc            ) [ 00000000]
bitcast_ln28_6        (bitcast          ) [ 00000000]
tmp_10                (partselect       ) [ 00000000]
trunc_ln28_6          (trunc            ) [ 00000000]
icmp_ln28_10          (icmp             ) [ 00000000]
icmp_ln28_11          (icmp             ) [ 00000000]
or_ln28_5             (or               ) [ 00000000]
icmp_ln28_12          (icmp             ) [ 00000000]
icmp_ln28_13          (icmp             ) [ 00000000]
or_ln28_6             (or               ) [ 00000000]
and_ln28_5            (and              ) [ 00000000]
tmp_11                (fcmp             ) [ 00000000]
and_ln28_6            (and              ) [ 00000000]
select_ln28_3         (select           ) [ 00000000]
store_ln35            (store            ) [ 00000000]
conv_1_out_load_7     (load             ) [ 00000000]
bitcast_ln28_12       (bitcast          ) [ 00000000]
tmp_20                (partselect       ) [ 00000000]
trunc_ln28_12         (trunc            ) [ 00000000]
bitcast_ln28_13       (bitcast          ) [ 00000000]
tmp_21                (partselect       ) [ 00000000]
trunc_ln28_13         (trunc            ) [ 00000000]
icmp_ln28_24          (icmp             ) [ 00000000]
icmp_ln28_25          (icmp             ) [ 00000000]
or_ln28_12            (or               ) [ 00000000]
icmp_ln28_26          (icmp             ) [ 00000000]
icmp_ln28_27          (icmp             ) [ 00000000]
or_ln28_13            (or               ) [ 00000000]
and_ln28_12           (and              ) [ 00000000]
tmp_22                (fcmp             ) [ 00000000]
and_ln28_13           (and              ) [ 00000000]
select_ln28_7         (select           ) [ 00000000]
store_ln35            (store            ) [ 00000000]
empty_4               (specregionend    ) [ 00000000]
br_ln0                (br               ) [ 01111110]
ret_ln39              (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i59.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="conv_1_out_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="5" slack="0"/>
<pin id="92" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="conv_1_out_addr_1_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="7" slack="0"/>
<pin id="99" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_1/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="0"/>
<pin id="108" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="109" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
<pin id="111" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_load/2 conv_1_out_load_1/2 conv_1_out_load_4/3 conv_1_out_load_5/3 conv_1_out_load_2/4 conv_1_out_load_6/4 conv_1_out_load_3/5 conv_1_out_load_7/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="conv_1_out_addr_4_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="64" slack="0"/>
<pin id="117" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_4/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="conv_1_out_addr_5_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="7" slack="0"/>
<pin id="124" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_5/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="conv_1_out_addr_2_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="5" slack="0"/>
<pin id="133" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_2/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="conv_1_out_addr_6_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="64" slack="0"/>
<pin id="140" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_6/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="conv_1_out_addr_3_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="7" slack="0"/>
<pin id="149" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_3/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="conv_1_out_addr_7_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="7" slack="0"/>
<pin id="156" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_7/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="max_pool_1_out_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/6 "/>
</bind>
</comp>

<comp id="168" class="1004" name="max_pool_1_out_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr_1/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="0"/>
<pin id="181" dir="0" index="4" bw="3" slack="0"/>
<pin id="182" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="184" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/6 store_ln35/6 "/>
</bind>
</comp>

<comp id="186" class="1005" name="indvar_flatten_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="1"/>
<pin id="188" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="indvar_flatten_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="f_0_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="1"/>
<pin id="199" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="f_0_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="2" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="r_0_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="1"/>
<pin id="210" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="r_0_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="2" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/3 tmp_13/4 tmp_9/5 tmp_11/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/3 tmp_16/4 tmp_19/5 tmp_22/6 "/>
</bind>
</comp>

<comp id="230" class="1005" name="reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_load_1 conv_1_out_load_5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln10_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln10_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="f_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="2" slack="0"/>
<pin id="249" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln13_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="0" index="1" bw="2" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="select_ln28_8_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="2" slack="0"/>
<pin id="261" dir="0" index="2" bw="2" slack="0"/>
<pin id="262" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_8/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="select_ln28_9_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="2" slack="0"/>
<pin id="269" dir="0" index="2" bw="2" slack="0"/>
<pin id="270" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_9/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln14_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="trunc_ln25_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="0"/>
<pin id="280" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_25_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_26_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="0" index="3" bw="2" slack="0"/>
<pin id="295" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln28_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="or_ln28_14_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="0" index="1" bw="5" slack="0"/>
<pin id="308" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_14/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_29_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="5" slack="0"/>
<pin id="315" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29_cast/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln28_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="0" index="1" bw="7" slack="0"/>
<pin id="322" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln28_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="or_ln28_15_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="1"/>
<pin id="332" dir="0" index="1" bw="5" slack="0"/>
<pin id="333" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_15/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_27_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="5" slack="0"/>
<pin id="339" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="or_ln28_16_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="1"/>
<pin id="346" dir="0" index="1" bw="5" slack="0"/>
<pin id="347" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_16/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_31_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="5" slack="0"/>
<pin id="353" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31_cast/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln28_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="1"/>
<pin id="359" dir="0" index="1" bw="7" slack="0"/>
<pin id="360" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln28_3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="0"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="bitcast_ln28_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="0" index="3" bw="6" slack="0"/>
<pin id="376" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="trunc_ln28_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln28_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln28_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="23" slack="0"/>
<pin id="393" dir="0" index="1" bw="23" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="or_ln28_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="and_ln28_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln28_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="0" index="2" bw="32" slack="0"/>
<pin id="413" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="shl_ln25_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="2"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="bitcast_ln28_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_4_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="0" index="2" bw="6" slack="0"/>
<pin id="431" dir="0" index="3" bw="6" slack="0"/>
<pin id="432" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="trunc_ln28_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="bitcast_ln28_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_5_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="0" index="2" bw="6" slack="0"/>
<pin id="448" dir="0" index="3" bw="6" slack="0"/>
<pin id="449" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="trunc_ln28_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln28_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="0" index="1" bw="8" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln28_3_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="23" slack="0"/>
<pin id="466" dir="0" index="1" bw="23" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="or_ln28_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln28_4_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="icmp_ln28_5_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="23" slack="0"/>
<pin id="484" dir="0" index="1" bw="23" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="or_ln28_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="and_ln28_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="and_ln28_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="1"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="select_ln28_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="1"/>
<pin id="508" dir="0" index="2" bw="32" slack="1"/>
<pin id="509" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="or_ln25_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="0"/>
<pin id="514" dir="0" index="1" bw="2" slack="0"/>
<pin id="515" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_29_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="0"/>
<pin id="520" dir="0" index="1" bw="2" slack="0"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="0" index="3" bw="2" slack="2"/>
<pin id="523" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln28_2_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="0"/>
<pin id="529" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="or_ln28_18_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="0"/>
<pin id="534" dir="0" index="1" bw="5" slack="0"/>
<pin id="535" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_18/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_30_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="0" index="2" bw="5" slack="0"/>
<pin id="542" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="bitcast_ln28_7_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_7/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_12_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="0" index="1" bw="32" slack="0"/>
<pin id="554" dir="0" index="2" bw="6" slack="0"/>
<pin id="555" dir="0" index="3" bw="6" slack="0"/>
<pin id="556" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="trunc_ln28_7_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_7/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln28_14_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="8" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_14/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln28_15_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="23" slack="0"/>
<pin id="573" dir="0" index="1" bw="23" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_15/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="or_ln28_7_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_7/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="and_ln28_7_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_7/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="select_ln28_4_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="0"/>
<pin id="592" dir="0" index="2" bw="32" slack="0"/>
<pin id="593" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_4/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_28_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="5" slack="0"/>
<pin id="600" dir="0" index="1" bw="2" slack="1"/>
<pin id="601" dir="0" index="2" bw="1" slack="0"/>
<pin id="602" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="or_ln28_17_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="5" slack="0"/>
<pin id="607" dir="0" index="1" bw="5" slack="0"/>
<pin id="608" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_17/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_34_cast_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="7" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="0" index="2" bw="5" slack="0"/>
<pin id="615" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34_cast/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="add_ln28_2_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="2" slack="3"/>
<pin id="621" dir="0" index="1" bw="7" slack="0"/>
<pin id="622" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln28_4_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="7" slack="0"/>
<pin id="626" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="or_ln28_19_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="5" slack="0"/>
<pin id="631" dir="0" index="1" bw="5" slack="0"/>
<pin id="632" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_19/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_36_cast_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="7" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="0" index="2" bw="5" slack="0"/>
<pin id="639" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36_cast/5 "/>
</bind>
</comp>

<comp id="643" class="1004" name="add_ln28_3_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="2" slack="3"/>
<pin id="645" dir="0" index="1" bw="7" slack="0"/>
<pin id="646" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln28_5_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="7" slack="0"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="bitcast_ln28_3_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_7_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="0" index="2" bw="6" slack="0"/>
<pin id="661" dir="0" index="3" bw="6" slack="0"/>
<pin id="662" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="667" class="1004" name="trunc_ln28_3_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/5 "/>
</bind>
</comp>

<comp id="671" class="1004" name="bitcast_ln28_4_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_4/5 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_8_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="0"/>
<pin id="677" dir="0" index="2" bw="6" slack="0"/>
<pin id="678" dir="0" index="3" bw="6" slack="0"/>
<pin id="679" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="trunc_ln28_4_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="0"/>
<pin id="686" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_4/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="icmp_ln28_6_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="0"/>
<pin id="690" dir="0" index="1" bw="8" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/5 "/>
</bind>
</comp>

<comp id="694" class="1004" name="icmp_ln28_7_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="23" slack="0"/>
<pin id="696" dir="0" index="1" bw="23" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="or_ln28_3_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="icmp_ln28_8_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="0"/>
<pin id="708" dir="0" index="1" bw="8" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_8/5 "/>
</bind>
</comp>

<comp id="712" class="1004" name="icmp_ln28_9_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="23" slack="0"/>
<pin id="714" dir="0" index="1" bw="23" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_9/5 "/>
</bind>
</comp>

<comp id="718" class="1004" name="or_ln28_4_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_4/5 "/>
</bind>
</comp>

<comp id="724" class="1004" name="and_ln28_3_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="and_ln28_4_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_4/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="select_ln28_2_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="0"/>
<pin id="739" dir="0" index="2" bw="32" slack="1"/>
<pin id="740" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="bitcast_ln28_8_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="1"/>
<pin id="745" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_8/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_14_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="0"/>
<pin id="749" dir="0" index="1" bw="32" slack="0"/>
<pin id="750" dir="0" index="2" bw="6" slack="0"/>
<pin id="751" dir="0" index="3" bw="6" slack="0"/>
<pin id="752" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="757" class="1004" name="trunc_ln28_8_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_8/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="bitcast_ln28_9_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_9/5 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_15_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="0"/>
<pin id="766" dir="0" index="1" bw="32" slack="0"/>
<pin id="767" dir="0" index="2" bw="6" slack="0"/>
<pin id="768" dir="0" index="3" bw="6" slack="0"/>
<pin id="769" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="trunc_ln28_9_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="0"/>
<pin id="776" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_9/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="icmp_ln28_16_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="0"/>
<pin id="780" dir="0" index="1" bw="8" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_16/5 "/>
</bind>
</comp>

<comp id="784" class="1004" name="icmp_ln28_17_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="23" slack="0"/>
<pin id="786" dir="0" index="1" bw="23" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_17/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="or_ln28_8_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_8/5 "/>
</bind>
</comp>

<comp id="796" class="1004" name="icmp_ln28_18_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="0"/>
<pin id="798" dir="0" index="1" bw="8" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_18/5 "/>
</bind>
</comp>

<comp id="802" class="1004" name="icmp_ln28_19_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="23" slack="0"/>
<pin id="804" dir="0" index="1" bw="23" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_19/5 "/>
</bind>
</comp>

<comp id="808" class="1004" name="or_ln28_9_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_9/5 "/>
</bind>
</comp>

<comp id="814" class="1004" name="and_ln28_8_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_8/5 "/>
</bind>
</comp>

<comp id="820" class="1004" name="and_ln28_9_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="1"/>
<pin id="823" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_9/5 "/>
</bind>
</comp>

<comp id="825" class="1004" name="select_ln28_5_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="1"/>
<pin id="828" dir="0" index="2" bw="32" slack="1"/>
<pin id="829" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_5/5 "/>
</bind>
</comp>

<comp id="833" class="1004" name="bitcast_ln28_10_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_10/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_17_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="0"/>
<pin id="839" dir="0" index="1" bw="32" slack="0"/>
<pin id="840" dir="0" index="2" bw="6" slack="0"/>
<pin id="841" dir="0" index="3" bw="6" slack="0"/>
<pin id="842" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="847" class="1004" name="trunc_ln28_10_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="0"/>
<pin id="849" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_10/5 "/>
</bind>
</comp>

<comp id="851" class="1004" name="bitcast_ln28_11_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="0"/>
<pin id="853" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_11/5 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_18_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="0"/>
<pin id="857" dir="0" index="1" bw="32" slack="0"/>
<pin id="858" dir="0" index="2" bw="6" slack="0"/>
<pin id="859" dir="0" index="3" bw="6" slack="0"/>
<pin id="860" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="865" class="1004" name="trunc_ln28_11_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="0"/>
<pin id="867" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_11/5 "/>
</bind>
</comp>

<comp id="869" class="1004" name="icmp_ln28_20_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="0"/>
<pin id="871" dir="0" index="1" bw="8" slack="0"/>
<pin id="872" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_20/5 "/>
</bind>
</comp>

<comp id="875" class="1004" name="icmp_ln28_21_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="23" slack="0"/>
<pin id="877" dir="0" index="1" bw="23" slack="0"/>
<pin id="878" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_21/5 "/>
</bind>
</comp>

<comp id="881" class="1004" name="or_ln28_10_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="1" slack="0"/>
<pin id="884" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_10/5 "/>
</bind>
</comp>

<comp id="887" class="1004" name="icmp_ln28_22_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="0"/>
<pin id="889" dir="0" index="1" bw="8" slack="0"/>
<pin id="890" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_22/5 "/>
</bind>
</comp>

<comp id="893" class="1004" name="icmp_ln28_23_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="23" slack="0"/>
<pin id="895" dir="0" index="1" bw="23" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_23/5 "/>
</bind>
</comp>

<comp id="899" class="1004" name="or_ln28_11_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="1" slack="0"/>
<pin id="902" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_11/5 "/>
</bind>
</comp>

<comp id="905" class="1004" name="and_ln28_10_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_10/5 "/>
</bind>
</comp>

<comp id="911" class="1004" name="and_ln28_11_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="1" slack="0"/>
<pin id="914" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_11/5 "/>
</bind>
</comp>

<comp id="917" class="1004" name="select_ln28_6_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="32" slack="0"/>
<pin id="920" dir="0" index="2" bw="32" slack="0"/>
<pin id="921" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_6/5 "/>
</bind>
</comp>

<comp id="925" class="1004" name="r_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="2" slack="3"/>
<pin id="928" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/5 "/>
</bind>
</comp>

<comp id="930" class="1004" name="zext_ln14_1_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="2" slack="4"/>
<pin id="932" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/6 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_23_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="4" slack="0"/>
<pin id="935" dir="0" index="1" bw="2" slack="4"/>
<pin id="936" dir="0" index="2" bw="1" slack="0"/>
<pin id="937" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/6 "/>
</bind>
</comp>

<comp id="940" class="1004" name="tmp_24_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="4" slack="0"/>
<pin id="942" dir="0" index="1" bw="2" slack="4"/>
<pin id="943" dir="0" index="2" bw="2" slack="4"/>
<pin id="944" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="946" class="1004" name="zext_ln35_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="4" slack="0"/>
<pin id="948" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/6 "/>
</bind>
</comp>

<comp id="951" class="1004" name="or_ln35_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="4" slack="0"/>
<pin id="953" dir="0" index="1" bw="4" slack="0"/>
<pin id="954" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/6 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_26_cast_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="5" slack="0"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="0" index="2" bw="4" slack="0"/>
<pin id="961" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26_cast/6 "/>
</bind>
</comp>

<comp id="965" class="1004" name="add_ln35_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="2" slack="0"/>
<pin id="967" dir="0" index="1" bw="5" slack="0"/>
<pin id="968" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/6 "/>
</bind>
</comp>

<comp id="971" class="1004" name="zext_ln35_1_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="5" slack="0"/>
<pin id="973" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/6 "/>
</bind>
</comp>

<comp id="976" class="1004" name="bitcast_ln28_5_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="0"/>
<pin id="978" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_5/6 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_s_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="0"/>
<pin id="982" dir="0" index="1" bw="32" slack="0"/>
<pin id="983" dir="0" index="2" bw="6" slack="0"/>
<pin id="984" dir="0" index="3" bw="6" slack="0"/>
<pin id="985" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="990" class="1004" name="trunc_ln28_5_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="0"/>
<pin id="992" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_5/6 "/>
</bind>
</comp>

<comp id="994" class="1004" name="bitcast_ln28_6_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="1"/>
<pin id="996" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_6/6 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_10_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="0"/>
<pin id="999" dir="0" index="1" bw="32" slack="0"/>
<pin id="1000" dir="0" index="2" bw="6" slack="0"/>
<pin id="1001" dir="0" index="3" bw="6" slack="0"/>
<pin id="1002" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="trunc_ln28_6_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="0"/>
<pin id="1009" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_6/6 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="icmp_ln28_10_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="8" slack="0"/>
<pin id="1013" dir="0" index="1" bw="8" slack="0"/>
<pin id="1014" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_10/6 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="icmp_ln28_11_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="23" slack="0"/>
<pin id="1019" dir="0" index="1" bw="23" slack="0"/>
<pin id="1020" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_11/6 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="or_ln28_5_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="0"/>
<pin id="1025" dir="0" index="1" bw="1" slack="0"/>
<pin id="1026" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_5/6 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="icmp_ln28_12_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="0"/>
<pin id="1031" dir="0" index="1" bw="8" slack="0"/>
<pin id="1032" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_12/6 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="icmp_ln28_13_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="23" slack="0"/>
<pin id="1037" dir="0" index="1" bw="23" slack="0"/>
<pin id="1038" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_13/6 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="or_ln28_6_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="0"/>
<pin id="1043" dir="0" index="1" bw="1" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_6/6 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="and_ln28_5_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="1" slack="0"/>
<pin id="1050" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_5/6 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="and_ln28_6_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="0"/>
<pin id="1055" dir="0" index="1" bw="1" slack="0"/>
<pin id="1056" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_6/6 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="select_ln28_3_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="32" slack="0"/>
<pin id="1062" dir="0" index="2" bw="32" slack="1"/>
<pin id="1063" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_3/6 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="bitcast_ln28_12_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="0"/>
<pin id="1069" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_12/6 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp_20_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="8" slack="0"/>
<pin id="1073" dir="0" index="1" bw="32" slack="0"/>
<pin id="1074" dir="0" index="2" bw="6" slack="0"/>
<pin id="1075" dir="0" index="3" bw="6" slack="0"/>
<pin id="1076" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="trunc_ln28_12_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="0"/>
<pin id="1083" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_12/6 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="bitcast_ln28_13_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="1"/>
<pin id="1087" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_13/6 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="tmp_21_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="8" slack="0"/>
<pin id="1090" dir="0" index="1" bw="32" slack="0"/>
<pin id="1091" dir="0" index="2" bw="6" slack="0"/>
<pin id="1092" dir="0" index="3" bw="6" slack="0"/>
<pin id="1093" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="trunc_ln28_13_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="32" slack="0"/>
<pin id="1100" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_13/6 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="icmp_ln28_24_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="8" slack="0"/>
<pin id="1104" dir="0" index="1" bw="8" slack="0"/>
<pin id="1105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_24/6 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="icmp_ln28_25_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="23" slack="0"/>
<pin id="1110" dir="0" index="1" bw="23" slack="0"/>
<pin id="1111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_25/6 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="or_ln28_12_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="0"/>
<pin id="1116" dir="0" index="1" bw="1" slack="0"/>
<pin id="1117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_12/6 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="icmp_ln28_26_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="8" slack="0"/>
<pin id="1122" dir="0" index="1" bw="8" slack="0"/>
<pin id="1123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_26/6 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="icmp_ln28_27_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="23" slack="0"/>
<pin id="1128" dir="0" index="1" bw="23" slack="0"/>
<pin id="1129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_27/6 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="or_ln28_13_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="0"/>
<pin id="1134" dir="0" index="1" bw="1" slack="0"/>
<pin id="1135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_13/6 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="and_ln28_12_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140" dir="0" index="1" bw="1" slack="0"/>
<pin id="1141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_12/6 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="and_ln28_13_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="0"/>
<pin id="1146" dir="0" index="1" bw="1" slack="0"/>
<pin id="1147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_13/6 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="select_ln28_7_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="0"/>
<pin id="1152" dir="0" index="1" bw="32" slack="0"/>
<pin id="1153" dir="0" index="2" bw="32" slack="1"/>
<pin id="1154" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_7/6 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="icmp_ln10_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="1"/>
<pin id="1160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="add_ln10_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="3" slack="0"/>
<pin id="1164" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="select_ln28_8_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="2" slack="2"/>
<pin id="1169" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln28_8 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="select_ln28_9_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="2" slack="0"/>
<pin id="1177" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_9 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="zext_ln14_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="7" slack="1"/>
<pin id="1185" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="tmp_25_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="5" slack="1"/>
<pin id="1192" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="tmp_26_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="5" slack="1"/>
<pin id="1197" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="conv_1_out_addr_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="5" slack="1"/>
<pin id="1202" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr "/>
</bind>
</comp>

<comp id="1205" class="1005" name="conv_1_out_addr_1_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="5" slack="1"/>
<pin id="1207" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_1 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="conv_1_out_addr_4_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="5" slack="1"/>
<pin id="1212" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_4 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="conv_1_out_addr_5_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="5" slack="1"/>
<pin id="1217" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_5 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="select_ln28_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="1"/>
<pin id="1222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="tmp_6_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="1"/>
<pin id="1228" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="select_ln28_1_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="1"/>
<pin id="1233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="or_ln25_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="2" slack="1"/>
<pin id="1240" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="or_ln25 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="conv_1_out_addr_2_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="5" slack="1"/>
<pin id="1245" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_2 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="conv_1_out_addr_6_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="5" slack="1"/>
<pin id="1250" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_6 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="select_ln28_4_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="32" slack="1"/>
<pin id="1255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_4 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="tmp_16_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="1" slack="1"/>
<pin id="1261" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="conv_1_out_addr_3_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="5" slack="1"/>
<pin id="1266" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_3 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="conv_1_out_addr_7_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="5" slack="1"/>
<pin id="1271" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_7 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="select_ln28_2_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="1"/>
<pin id="1276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_2 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="select_ln28_6_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="1"/>
<pin id="1283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_6 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="r_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="2" slack="1"/>
<pin id="1290" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="88" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="95" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="113" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="128"><net_src comp="120" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="129" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="144"><net_src comp="136" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="145" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="160"><net_src comp="152" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="161" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="168" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="102" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="52" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="102" pin="7"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="102" pin="7"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="190" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="190" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="18" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="201" pin="4"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="212" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="12" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="212" pin="4"/><net_sink comp="258" pin=2"/></net>

<net id="271"><net_src comp="252" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="246" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="201" pin="4"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="266" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="258" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="22" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="24" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="296"><net_src comp="26" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="278" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="12" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="266" pin="3"/><net_sink comp="290" pin=3"/></net>

<net id="303"><net_src comp="290" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="309"><net_src comp="282" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="30" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="32" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="12" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="305" pin="2"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="274" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="311" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="334"><net_src comp="34" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="36" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="38" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="330" pin="2"/><net_sink comp="335" pin=2"/></net>

<net id="343"><net_src comp="335" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="348"><net_src comp="40" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="32" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="12" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="344" pin="2"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="349" pin="3"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="357" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="370"><net_src comp="102" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="42" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="367" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="44" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="46" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="384"><net_src comp="367" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="371" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="48" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="381" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="50" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="385" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="219" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="102" pin="3"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="52" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="417"><net_src comp="409" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="422"><net_src comp="18" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="230" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="42" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="44" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="46" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="440"><net_src comp="423" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="450"><net_src comp="42" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="441" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="44" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="46" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="457"><net_src comp="441" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="427" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="48" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="437" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="50" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="458" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="444" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="48" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="454" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="50" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="476" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="470" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="510"><net_src comp="500" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="230" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="516"><net_src comp="418" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="18" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="524"><net_src comp="54" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="56" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="530"><net_src comp="518" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="536"><net_src comp="518" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="34" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="36" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="38" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="532" pin="2"/><net_sink comp="538" pin=2"/></net>

<net id="546"><net_src comp="538" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="550"><net_src comp="102" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="42" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="547" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="559"><net_src comp="44" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="560"><net_src comp="46" pin="0"/><net_sink comp="551" pin=3"/></net>

<net id="564"><net_src comp="547" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="551" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="48" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="561" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="50" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="565" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="219" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="594"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="102" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="52" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="597"><net_src comp="589" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="603"><net_src comp="58" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="10" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="609"><net_src comp="598" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="30" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="616"><net_src comp="32" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="12" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="605" pin="2"/><net_sink comp="611" pin=2"/></net>

<net id="623"><net_src comp="611" pin="3"/><net_sink comp="619" pin=1"/></net>

<net id="627"><net_src comp="619" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="633"><net_src comp="598" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="40" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="640"><net_src comp="32" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="12" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="629" pin="2"/><net_sink comp="635" pin=2"/></net>

<net id="647"><net_src comp="635" pin="3"/><net_sink comp="643" pin=1"/></net>

<net id="651"><net_src comp="643" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="656"><net_src comp="102" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="663"><net_src comp="42" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="653" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="665"><net_src comp="44" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="666"><net_src comp="46" pin="0"/><net_sink comp="657" pin=3"/></net>

<net id="670"><net_src comp="653" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="680"><net_src comp="42" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="671" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="682"><net_src comp="44" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="683"><net_src comp="46" pin="0"/><net_sink comp="674" pin=3"/></net>

<net id="687"><net_src comp="671" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="692"><net_src comp="657" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="48" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="667" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="50" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="694" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="688" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="674" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="48" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="684" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="50" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="712" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="706" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="700" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="718" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="219" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="741"><net_src comp="730" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="102" pin="3"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="230" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="753"><net_src comp="42" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="743" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="755"><net_src comp="44" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="756"><net_src comp="46" pin="0"/><net_sink comp="747" pin=3"/></net>

<net id="760"><net_src comp="743" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="770"><net_src comp="42" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="761" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="772"><net_src comp="44" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="773"><net_src comp="46" pin="0"/><net_sink comp="764" pin=3"/></net>

<net id="777"><net_src comp="761" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="782"><net_src comp="747" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="48" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="757" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="50" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="784" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="778" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="764" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="48" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="774" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="50" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="802" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="796" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="790" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="808" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="814" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="830"><net_src comp="820" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="230" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="832"><net_src comp="825" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="836"><net_src comp="102" pin="7"/><net_sink comp="833" pin=0"/></net>

<net id="843"><net_src comp="42" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="833" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="845"><net_src comp="44" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="846"><net_src comp="46" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="850"><net_src comp="833" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="825" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="861"><net_src comp="42" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="862"><net_src comp="851" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="863"><net_src comp="44" pin="0"/><net_sink comp="855" pin=2"/></net>

<net id="864"><net_src comp="46" pin="0"/><net_sink comp="855" pin=3"/></net>

<net id="868"><net_src comp="851" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="873"><net_src comp="837" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="48" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="847" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="50" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="885"><net_src comp="875" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="869" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="855" pin="4"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="48" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="897"><net_src comp="865" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="50" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="903"><net_src comp="893" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="887" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="881" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="899" pin="2"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="905" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="225" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="922"><net_src comp="911" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="102" pin="7"/><net_sink comp="917" pin=1"/></net>

<net id="924"><net_src comp="825" pin="3"/><net_sink comp="917" pin=2"/></net>

<net id="929"><net_src comp="18" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="938"><net_src comp="82" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="939"><net_src comp="12" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="945"><net_src comp="82" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="949"><net_src comp="940" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="955"><net_src comp="933" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="84" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="962"><net_src comp="22" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="56" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="964"><net_src comp="951" pin="2"/><net_sink comp="957" pin=2"/></net>

<net id="969"><net_src comp="930" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="957" pin="3"/><net_sink comp="965" pin=1"/></net>

<net id="974"><net_src comp="965" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="979"><net_src comp="102" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="986"><net_src comp="42" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="987"><net_src comp="976" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="988"><net_src comp="44" pin="0"/><net_sink comp="980" pin=2"/></net>

<net id="989"><net_src comp="46" pin="0"/><net_sink comp="980" pin=3"/></net>

<net id="993"><net_src comp="976" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1003"><net_src comp="42" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1004"><net_src comp="994" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1005"><net_src comp="44" pin="0"/><net_sink comp="997" pin=2"/></net>

<net id="1006"><net_src comp="46" pin="0"/><net_sink comp="997" pin=3"/></net>

<net id="1010"><net_src comp="994" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1015"><net_src comp="980" pin="4"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="48" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1021"><net_src comp="990" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="50" pin="0"/><net_sink comp="1017" pin=1"/></net>

<net id="1027"><net_src comp="1017" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="1011" pin="2"/><net_sink comp="1023" pin=1"/></net>

<net id="1033"><net_src comp="997" pin="4"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="48" pin="0"/><net_sink comp="1029" pin=1"/></net>

<net id="1039"><net_src comp="1007" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="50" pin="0"/><net_sink comp="1035" pin=1"/></net>

<net id="1045"><net_src comp="1035" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="1029" pin="2"/><net_sink comp="1041" pin=1"/></net>

<net id="1051"><net_src comp="1023" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="1041" pin="2"/><net_sink comp="1047" pin=1"/></net>

<net id="1057"><net_src comp="1047" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="219" pin="2"/><net_sink comp="1053" pin=1"/></net>

<net id="1064"><net_src comp="1053" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1065"><net_src comp="102" pin="3"/><net_sink comp="1059" pin=1"/></net>

<net id="1066"><net_src comp="1059" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="1070"><net_src comp="102" pin="7"/><net_sink comp="1067" pin=0"/></net>

<net id="1077"><net_src comp="42" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="1067" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1079"><net_src comp="44" pin="0"/><net_sink comp="1071" pin=2"/></net>

<net id="1080"><net_src comp="46" pin="0"/><net_sink comp="1071" pin=3"/></net>

<net id="1084"><net_src comp="1067" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1094"><net_src comp="42" pin="0"/><net_sink comp="1088" pin=0"/></net>

<net id="1095"><net_src comp="1085" pin="1"/><net_sink comp="1088" pin=1"/></net>

<net id="1096"><net_src comp="44" pin="0"/><net_sink comp="1088" pin=2"/></net>

<net id="1097"><net_src comp="46" pin="0"/><net_sink comp="1088" pin=3"/></net>

<net id="1101"><net_src comp="1085" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1106"><net_src comp="1071" pin="4"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="48" pin="0"/><net_sink comp="1102" pin=1"/></net>

<net id="1112"><net_src comp="1081" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="50" pin="0"/><net_sink comp="1108" pin=1"/></net>

<net id="1118"><net_src comp="1108" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="1102" pin="2"/><net_sink comp="1114" pin=1"/></net>

<net id="1124"><net_src comp="1088" pin="4"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="48" pin="0"/><net_sink comp="1120" pin=1"/></net>

<net id="1130"><net_src comp="1098" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="50" pin="0"/><net_sink comp="1126" pin=1"/></net>

<net id="1136"><net_src comp="1126" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1137"><net_src comp="1120" pin="2"/><net_sink comp="1132" pin=1"/></net>

<net id="1142"><net_src comp="1114" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1143"><net_src comp="1132" pin="2"/><net_sink comp="1138" pin=1"/></net>

<net id="1148"><net_src comp="1138" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1149"><net_src comp="225" pin="2"/><net_sink comp="1144" pin=1"/></net>

<net id="1155"><net_src comp="1144" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1156"><net_src comp="102" pin="7"/><net_sink comp="1150" pin=1"/></net>

<net id="1157"><net_src comp="1150" pin="3"/><net_sink comp="175" pin=4"/></net>

<net id="1161"><net_src comp="234" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1165"><net_src comp="240" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="1170"><net_src comp="258" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1172"><net_src comp="1167" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="1173"><net_src comp="1167" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="1174"><net_src comp="1167" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="1178"><net_src comp="266" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="1180"><net_src comp="1175" pin="1"/><net_sink comp="518" pin=3"/></net>

<net id="1181"><net_src comp="1175" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1182"><net_src comp="1175" pin="1"/><net_sink comp="940" pin=2"/></net>

<net id="1186"><net_src comp="274" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1188"><net_src comp="1183" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1189"><net_src comp="1183" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="1193"><net_src comp="282" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1198"><net_src comp="290" pin="4"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1203"><net_src comp="88" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="1208"><net_src comp="95" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="1213"><net_src comp="113" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="1218"><net_src comp="120" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="1223"><net_src comp="409" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="1229"><net_src comp="225" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="1234"><net_src comp="505" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1236"><net_src comp="1231" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="1237"><net_src comp="1231" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="1241"><net_src comp="512" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="1246"><net_src comp="129" pin="3"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="1251"><net_src comp="136" pin="3"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="1256"><net_src comp="589" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1258"><net_src comp="1253" pin="1"/><net_sink comp="825" pin=2"/></net>

<net id="1262"><net_src comp="225" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1267"><net_src comp="145" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="1272"><net_src comp="152" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="1277"><net_src comp="736" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1279"><net_src comp="1274" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="1280"><net_src comp="1274" pin="1"/><net_sink comp="1059" pin=2"/></net>

<net id="1284"><net_src comp="917" pin="3"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1286"><net_src comp="1281" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="1287"><net_src comp="1281" pin="1"/><net_sink comp="1150" pin=2"/></net>

<net id="1291"><net_src comp="925" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="212" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {6 }
 - Input state : 
	Port: max_pool_1 : conv_1_out | {2 3 4 5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln28_8 : 2
		select_ln28_9 : 2
		zext_ln14 : 3
		trunc_ln25 : 3
		tmp_25 : 4
		tmp_26 : 4
		zext_ln28 : 5
		conv_1_out_addr : 6
		or_ln28_14 : 5
		tmp_29_cast : 5
		add_ln28 : 6
		zext_ln28_1 : 7
		conv_1_out_addr_1 : 8
		conv_1_out_load : 7
		conv_1_out_load_1 : 9
	State 3
		conv_1_out_addr_4 : 1
		add_ln28_1 : 1
		zext_ln28_3 : 2
		conv_1_out_addr_5 : 3
		bitcast_ln28 : 1
		tmp_2 : 2
		trunc_ln28 : 2
		icmp_ln28 : 3
		icmp_ln28_1 : 3
		or_ln28 : 4
		tmp_3 : 1
		and_ln28 : 4
		select_ln28 : 4
		tmp_6 : 5
		conv_1_out_load_4 : 2
		conv_1_out_load_5 : 4
	State 4
		tmp_4 : 1
		trunc_ln28_1 : 1
		tmp_5 : 1
		trunc_ln28_2 : 1
		icmp_ln28_2 : 2
		icmp_ln28_3 : 2
		or_ln28_1 : 3
		icmp_ln28_4 : 2
		icmp_ln28_5 : 2
		or_ln28_2 : 3
		and_ln28_1 : 3
		and_ln28_2 : 3
		select_ln28_1 : 3
		zext_ln28_2 : 1
		conv_1_out_addr_2 : 2
		or_ln28_18 : 1
		tmp_30 : 1
		conv_1_out_addr_6 : 2
		conv_1_out_load_2 : 3
		bitcast_ln28_7 : 1
		tmp_12 : 2
		trunc_ln28_7 : 2
		icmp_ln28_14 : 3
		icmp_ln28_15 : 3
		or_ln28_7 : 4
		tmp_13 : 1
		and_ln28_7 : 4
		select_ln28_4 : 4
		tmp_16 : 5
		conv_1_out_load_6 : 3
	State 5
		or_ln28_17 : 1
		tmp_34_cast : 1
		add_ln28_2 : 2
		zext_ln28_4 : 3
		conv_1_out_addr_3 : 4
		or_ln28_19 : 1
		tmp_36_cast : 1
		add_ln28_3 : 2
		zext_ln28_5 : 3
		conv_1_out_addr_7 : 4
		bitcast_ln28_3 : 1
		tmp_7 : 2
		trunc_ln28_3 : 2
		tmp_8 : 1
		trunc_ln28_4 : 1
		icmp_ln28_6 : 3
		icmp_ln28_7 : 3
		or_ln28_3 : 4
		icmp_ln28_8 : 2
		icmp_ln28_9 : 2
		or_ln28_4 : 3
		and_ln28_3 : 4
		tmp_9 : 1
		and_ln28_4 : 4
		select_ln28_2 : 4
		conv_1_out_load_3 : 5
		tmp_14 : 1
		trunc_ln28_8 : 1
		tmp_15 : 1
		trunc_ln28_9 : 1
		icmp_ln28_16 : 2
		icmp_ln28_17 : 2
		or_ln28_8 : 3
		icmp_ln28_18 : 2
		icmp_ln28_19 : 2
		or_ln28_9 : 3
		and_ln28_8 : 3
		and_ln28_9 : 3
		select_ln28_5 : 3
		bitcast_ln28_10 : 1
		tmp_17 : 2
		trunc_ln28_10 : 2
		bitcast_ln28_11 : 4
		tmp_18 : 5
		trunc_ln28_11 : 5
		icmp_ln28_20 : 3
		icmp_ln28_21 : 3
		or_ln28_10 : 4
		icmp_ln28_22 : 6
		icmp_ln28_23 : 6
		or_ln28_11 : 7
		and_ln28_10 : 7
		tmp_19 : 4
		and_ln28_11 : 7
		select_ln28_6 : 7
		conv_1_out_load_7 : 5
	State 6
		zext_ln35 : 1
		max_pool_1_out_addr : 2
		or_ln35 : 1
		tmp_26_cast : 1
		add_ln35 : 2
		zext_ln35_1 : 3
		max_pool_1_out_addr_1 : 4
		bitcast_ln28_5 : 1
		tmp_s : 2
		trunc_ln28_5 : 2
		tmp_10 : 1
		trunc_ln28_6 : 1
		icmp_ln28_10 : 3
		icmp_ln28_11 : 3
		or_ln28_5 : 4
		icmp_ln28_12 : 2
		icmp_ln28_13 : 2
		or_ln28_6 : 3
		and_ln28_5 : 4
		tmp_11 : 1
		and_ln28_6 : 4
		select_ln28_3 : 4
		store_ln35 : 5
		bitcast_ln28_12 : 1
		tmp_20 : 2
		trunc_ln28_12 : 2
		tmp_21 : 1
		trunc_ln28_13 : 1
		icmp_ln28_24 : 3
		icmp_ln28_25 : 3
		or_ln28_12 : 4
		icmp_ln28_26 : 2
		icmp_ln28_27 : 2
		or_ln28_13 : 3
		and_ln28_12 : 4
		tmp_22 : 1
		and_ln28_13 : 4
		select_ln28_7 : 4
		store_ln35 : 5
		empty_4 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln10_fu_234   |    0    |    0    |    9    |
|          |    icmp_ln13_fu_252   |    0    |    0    |    8    |
|          |    icmp_ln28_fu_385   |    0    |    0    |    11   |
|          |   icmp_ln28_1_fu_391  |    0    |    0    |    18   |
|          |   icmp_ln28_2_fu_458  |    0    |    0    |    11   |
|          |   icmp_ln28_3_fu_464  |    0    |    0    |    18   |
|          |   icmp_ln28_4_fu_476  |    0    |    0    |    11   |
|          |   icmp_ln28_5_fu_482  |    0    |    0    |    18   |
|          |  icmp_ln28_14_fu_565  |    0    |    0    |    11   |
|          |  icmp_ln28_15_fu_571  |    0    |    0    |    18   |
|          |   icmp_ln28_6_fu_688  |    0    |    0    |    11   |
|          |   icmp_ln28_7_fu_694  |    0    |    0    |    18   |
|          |   icmp_ln28_8_fu_706  |    0    |    0    |    11   |
|          |   icmp_ln28_9_fu_712  |    0    |    0    |    18   |
|   icmp   |  icmp_ln28_16_fu_778  |    0    |    0    |    11   |
|          |  icmp_ln28_17_fu_784  |    0    |    0    |    18   |
|          |  icmp_ln28_18_fu_796  |    0    |    0    |    11   |
|          |  icmp_ln28_19_fu_802  |    0    |    0    |    18   |
|          |  icmp_ln28_20_fu_869  |    0    |    0    |    11   |
|          |  icmp_ln28_21_fu_875  |    0    |    0    |    18   |
|          |  icmp_ln28_22_fu_887  |    0    |    0    |    11   |
|          |  icmp_ln28_23_fu_893  |    0    |    0    |    18   |
|          |  icmp_ln28_10_fu_1011 |    0    |    0    |    11   |
|          |  icmp_ln28_11_fu_1017 |    0    |    0    |    18   |
|          |  icmp_ln28_12_fu_1029 |    0    |    0    |    11   |
|          |  icmp_ln28_13_fu_1035 |    0    |    0    |    18   |
|          |  icmp_ln28_24_fu_1102 |    0    |    0    |    11   |
|          |  icmp_ln28_25_fu_1108 |    0    |    0    |    18   |
|          |  icmp_ln28_26_fu_1120 |    0    |    0    |    11   |
|          |  icmp_ln28_27_fu_1126 |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln28_8_fu_258 |    0    |    0    |    2    |
|          |  select_ln28_9_fu_266 |    0    |    0    |    2    |
|          |   select_ln28_fu_409  |    0    |    0    |    32   |
|          |  select_ln28_1_fu_505 |    0    |    0    |    32   |
|  select  |  select_ln28_4_fu_589 |    0    |    0    |    32   |
|          |  select_ln28_2_fu_736 |    0    |    0    |    32   |
|          |  select_ln28_5_fu_825 |    0    |    0    |    32   |
|          |  select_ln28_6_fu_917 |    0    |    0    |    32   |
|          | select_ln28_3_fu_1059 |    0    |    0    |    32   |
|          | select_ln28_7_fu_1150 |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |       grp_fu_219      |    0    |    0    |    66   |
|          |       grp_fu_225      |    0    |    0    |    66   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln10_fu_240    |    0    |    0    |    12   |
|          |        f_fu_246       |    0    |    0    |    10   |
|          |    add_ln28_fu_319    |    0    |    0    |    15   |
|    add   |   add_ln28_1_fu_357   |    0    |    0    |    15   |
|          |   add_ln28_2_fu_619   |    0    |    0    |    15   |
|          |   add_ln28_3_fu_643   |    0    |    0    |    15   |
|          |        r_fu_925       |    0    |    0    |    10   |
|          |    add_ln35_fu_965    |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |   or_ln28_14_fu_305   |    0    |    0    |    0    |
|          |   or_ln28_15_fu_330   |    0    |    0    |    0    |
|          |   or_ln28_16_fu_344   |    0    |    0    |    0    |
|          |     or_ln28_fu_397    |    0    |    0    |    2    |
|          |    or_ln28_1_fu_470   |    0    |    0    |    2    |
|          |    or_ln28_2_fu_488   |    0    |    0    |    2    |
|          |     or_ln25_fu_512    |    0    |    0    |    0    |
|          |   or_ln28_18_fu_532   |    0    |    0    |    0    |
|          |    or_ln28_7_fu_577   |    0    |    0    |    2    |
|          |   or_ln28_17_fu_605   |    0    |    0    |    0    |
|    or    |   or_ln28_19_fu_629   |    0    |    0    |    0    |
|          |    or_ln28_3_fu_700   |    0    |    0    |    2    |
|          |    or_ln28_4_fu_718   |    0    |    0    |    2    |
|          |    or_ln28_8_fu_790   |    0    |    0    |    2    |
|          |    or_ln28_9_fu_808   |    0    |    0    |    2    |
|          |   or_ln28_10_fu_881   |    0    |    0    |    2    |
|          |   or_ln28_11_fu_899   |    0    |    0    |    2    |
|          |     or_ln35_fu_951    |    0    |    0    |    0    |
|          |   or_ln28_5_fu_1023   |    0    |    0    |    2    |
|          |   or_ln28_6_fu_1041   |    0    |    0    |    2    |
|          |   or_ln28_12_fu_1114  |    0    |    0    |    2    |
|          |   or_ln28_13_fu_1132  |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    and_ln28_fu_403    |    0    |    0    |    2    |
|          |   and_ln28_1_fu_494   |    0    |    0    |    2    |
|          |   and_ln28_2_fu_500   |    0    |    0    |    2    |
|          |   and_ln28_7_fu_583   |    0    |    0    |    2    |
|          |   and_ln28_3_fu_724   |    0    |    0    |    2    |
|          |   and_ln28_4_fu_730   |    0    |    0    |    2    |
|    and   |   and_ln28_8_fu_814   |    0    |    0    |    2    |
|          |   and_ln28_9_fu_820   |    0    |    0    |    2    |
|          |   and_ln28_10_fu_905  |    0    |    0    |    2    |
|          |   and_ln28_11_fu_911  |    0    |    0    |    2    |
|          |   and_ln28_5_fu_1047  |    0    |    0    |    2    |
|          |   and_ln28_6_fu_1053  |    0    |    0    |    2    |
|          |  and_ln28_12_fu_1138  |    0    |    0    |    2    |
|          |  and_ln28_13_fu_1144  |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln14_fu_274   |    0    |    0    |    0    |
|          |    zext_ln28_fu_300   |    0    |    0    |    0    |
|          |   zext_ln28_1_fu_325  |    0    |    0    |    0    |
|          |   zext_ln28_3_fu_362  |    0    |    0    |    0    |
|   zext   |   zext_ln28_2_fu_527  |    0    |    0    |    0    |
|          |   zext_ln28_4_fu_624  |    0    |    0    |    0    |
|          |   zext_ln28_5_fu_648  |    0    |    0    |    0    |
|          |   zext_ln14_1_fu_930  |    0    |    0    |    0    |
|          |    zext_ln35_fu_946   |    0    |    0    |    0    |
|          |   zext_ln35_1_fu_971  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln25_fu_278   |    0    |    0    |    0    |
|          |   trunc_ln28_fu_381   |    0    |    0    |    0    |
|          |  trunc_ln28_1_fu_437  |    0    |    0    |    0    |
|          |  trunc_ln28_2_fu_454  |    0    |    0    |    0    |
|          |  trunc_ln28_7_fu_561  |    0    |    0    |    0    |
|          |  trunc_ln28_3_fu_667  |    0    |    0    |    0    |
|          |  trunc_ln28_4_fu_684  |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_8_fu_757  |    0    |    0    |    0    |
|          |  trunc_ln28_9_fu_774  |    0    |    0    |    0    |
|          |  trunc_ln28_10_fu_847 |    0    |    0    |    0    |
|          |  trunc_ln28_11_fu_865 |    0    |    0    |    0    |
|          |  trunc_ln28_5_fu_990  |    0    |    0    |    0    |
|          |  trunc_ln28_6_fu_1007 |    0    |    0    |    0    |
|          | trunc_ln28_12_fu_1081 |    0    |    0    |    0    |
|          | trunc_ln28_13_fu_1098 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_25_fu_282     |    0    |    0    |    0    |
|          |     tmp_26_fu_290     |    0    |    0    |    0    |
|          |   tmp_29_cast_fu_311  |    0    |    0    |    0    |
|          |     tmp_27_fu_335     |    0    |    0    |    0    |
|          |   tmp_31_cast_fu_349  |    0    |    0    |    0    |
|          |     tmp_29_fu_518     |    0    |    0    |    0    |
|bitconcatenate|     tmp_30_fu_538     |    0    |    0    |    0    |
|          |     tmp_28_fu_598     |    0    |    0    |    0    |
|          |   tmp_34_cast_fu_611  |    0    |    0    |    0    |
|          |   tmp_36_cast_fu_635  |    0    |    0    |    0    |
|          |     tmp_23_fu_933     |    0    |    0    |    0    |
|          |     tmp_24_fu_940     |    0    |    0    |    0    |
|          |   tmp_26_cast_fu_957  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_2_fu_371     |    0    |    0    |    0    |
|          |      tmp_4_fu_427     |    0    |    0    |    0    |
|          |      tmp_5_fu_444     |    0    |    0    |    0    |
|          |     tmp_12_fu_551     |    0    |    0    |    0    |
|          |      tmp_7_fu_657     |    0    |    0    |    0    |
|          |      tmp_8_fu_674     |    0    |    0    |    0    |
|partselect|     tmp_14_fu_747     |    0    |    0    |    0    |
|          |     tmp_15_fu_764     |    0    |    0    |    0    |
|          |     tmp_17_fu_837     |    0    |    0    |    0    |
|          |     tmp_18_fu_855     |    0    |    0    |    0    |
|          |      tmp_s_fu_980     |    0    |    0    |    0    |
|          |     tmp_10_fu_997     |    0    |    0    |    0    |
|          |     tmp_20_fu_1071    |    0    |    0    |    0    |
|          |     tmp_21_fu_1088    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    shl   |    shl_ln25_fu_418    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    0    |    0    |   978   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln10_reg_1162    |    3   |
|conv_1_out_addr_1_reg_1205|    5   |
|conv_1_out_addr_2_reg_1243|    5   |
|conv_1_out_addr_3_reg_1264|    5   |
|conv_1_out_addr_4_reg_1210|    5   |
|conv_1_out_addr_5_reg_1215|    5   |
|conv_1_out_addr_6_reg_1248|    5   |
|conv_1_out_addr_7_reg_1269|    5   |
| conv_1_out_addr_reg_1200 |    5   |
|        f_0_reg_197       |    2   |
|    icmp_ln10_reg_1158    |    1   |
|  indvar_flatten_reg_186  |    3   |
|     or_ln25_reg_1238     |    2   |
|        r_0_reg_208       |    2   |
|        r_reg_1288        |    2   |
|          reg_230         |   32   |
|  select_ln28_1_reg_1231  |   32   |
|  select_ln28_2_reg_1274  |   32   |
|  select_ln28_4_reg_1253  |   32   |
|  select_ln28_6_reg_1281  |   32   |
|  select_ln28_8_reg_1167  |    2   |
|  select_ln28_9_reg_1175  |    2   |
|   select_ln28_reg_1220   |   32   |
|      tmp_16_reg_1259     |    1   |
|      tmp_25_reg_1190     |    5   |
|      tmp_26_reg_1195     |    5   |
|      tmp_6_reg_1226      |    1   |
|    zext_ln14_reg_1183    |    7   |
+--------------------------+--------+
|           Total          |   270  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_102 |  p0  |   8  |   5  |   40   ||    41   |
| grp_access_fu_102 |  p2  |   8  |   0  |    0   ||    41   |
|     grp_fu_219    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_225    |  p1  |   4  |  32  |   128  ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   264  ||  5.4703 ||   118   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   978  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   118  |
|  Register |    -   |    -   |   270  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   270  |  1096  |
+-----------+--------+--------+--------+--------+
