<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 5.4.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"example.com","root":"/","scheme":"Pisces","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":false,"show_result":false,"style":null},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":false,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}}};
  </script>

  <meta name="description" content="1. 深入理解阻塞与非阻塞赋值的不同1.1. 阻塞赋值和非阻塞赋值的异同1.1.1. 概述 两个要点 在描述组合逻辑的always块中使用阻塞赋值，则综合成组合逻辑的电路结构 在描述时序逻辑的always块中使用非阻塞赋值，则综合成时序逻辑的电路结构   原因 因为要使综合前仿真和综合后仿真一致。如果不按上述方式编写代码，前后仿真的结果可能会不一致   名词 RHS：赋值等号右边的表达式或者变量可">
<meta property="og:type" content="article">
<meta property="og:title" content="zhuhui&#39;s yard">
<meta property="og:url" content="http://example.com/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/11%E6%B7%B1%E5%85%A5%E7%90%86%E8%A7%A3%E9%98%BB%E5%A1%9E%E4%B8%8E%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E7%9A%84%E4%B8%8D%E5%90%8C/index.html">
<meta property="og:site_name" content="zhuhui&#39;s yard">
<meta property="og:description" content="1. 深入理解阻塞与非阻塞赋值的不同1.1. 阻塞赋值和非阻塞赋值的异同1.1.1. 概述 两个要点 在描述组合逻辑的always块中使用阻塞赋值，则综合成组合逻辑的电路结构 在描述时序逻辑的always块中使用非阻塞赋值，则综合成时序逻辑的电路结构   原因 因为要使综合前仿真和综合后仿真一致。如果不按上述方式编写代码，前后仿真的结果可能会不一致   名词 RHS：赋值等号右边的表达式或者变量可">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="d:/Vnote/图片/71.png">
<meta property="og:image" content="d:/Vnote/图片/72.png">
<meta property="og:image" content="d:/Vnote/图片/73.png">
<meta property="og:image" content="d:/Vnote/图片/74.png">
<meta property="article:published_time" content="2021-07-17T13:04:46.861Z">
<meta property="article:modified_time" content="2021-06-19T02:26:15.317Z">
<meta property="article:author" content="朱辉">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="d:/Vnote/图片/71.png">

<link rel="canonical" href="http://example.com/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/11%E6%B7%B1%E5%85%A5%E7%90%86%E8%A7%A3%E9%98%BB%E5%A1%9E%E4%B8%8E%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E7%9A%84%E4%B8%8D%E5%90%8C/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title> | zhuhui's yard</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">zhuhui's yard</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a>

  </li>
        <li class="menu-item menu-item-schedule">

    <a href="/schedule/" rel="section"><i class="fa fa-calendar fa-fw"></i>日程表</a>

  </li>
  </ul>
</nav>




</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/11%E6%B7%B1%E5%85%A5%E7%90%86%E8%A7%A3%E9%98%BB%E5%A1%9E%E4%B8%8E%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E7%9A%84%E4%B8%8D%E5%90%8C/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.jpg">
      <meta itemprop="name" content="朱辉">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="zhuhui's yard">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2021-07-17 21:04:46" itemprop="dateCreated datePublished" datetime="2021-07-17T21:04:46+08:00">2021-07-17</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2021-06-19 10:26:15" itemprop="dateModified" datetime="2021-06-19T10:26:15+08:00">2021-06-19</time>
              </span>

          <br>
            <span class="post-meta-item" title="本文字数">
              <span class="post-meta-item-icon">
                <i class="far fa-file-word"></i>
              </span>
                <span class="post-meta-item-text">本文字数：</span>
              <span>5.9k</span>
            </span>
            <span class="post-meta-item" title="阅读时长">
              <span class="post-meta-item-icon">
                <i class="far fa-clock"></i>
              </span>
                <span class="post-meta-item-text">阅读时长 &asymp;</span>
              <span>5 分钟</span>
            </span>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <h1 id="1-深入理解阻塞与非阻塞赋值的不同"><a href="#1-深入理解阻塞与非阻塞赋值的不同" class="headerlink" title="1. 深入理解阻塞与非阻塞赋值的不同"></a>1. 深入理解阻塞与非阻塞赋值的不同</h1><h2 id="1-1-阻塞赋值和非阻塞赋值的异同"><a href="#1-1-阻塞赋值和非阻塞赋值的异同" class="headerlink" title="1.1. 阻塞赋值和非阻塞赋值的异同"></a>1.1. 阻塞赋值和非阻塞赋值的异同</h2><h3 id="1-1-1-概述"><a href="#1-1-1-概述" class="headerlink" title="1.1.1. 概述"></a>1.1.1. 概述</h3><ul>
<li>两个要点<ul>
<li>在描述组合逻辑的always块中使用阻塞赋值，则综合成组合逻辑的电路结构</li>
<li>在描述时序逻辑的always块中使用非阻塞赋值，则综合成时序逻辑的电路结构</li>
</ul>
</li>
<li>原因<ul>
<li>因为要使综合前仿真和综合后仿真一致。如果不按上述方式编写代码，前后仿真的结果可能会不一致</li>
</ul>
</li>
<li>名词<ul>
<li><code>RHS</code>：赋值等号右边的表达式或者变量可以分别缩写为<code>RHS</code>表达式或者<code>RHS</code>变量</li>
<li><code>LHS</code>：赋值等号左边的表达式或者变量可以分别缩写为<code>LHS</code>表达式或者<code>LHS</code>变量<h3 id="1-1-2-阻塞赋值"><a href="#1-1-2-阻塞赋值" class="headerlink" title="1.1.2. 阻塞赋值"></a>1.1.2. 阻塞赋值</h3></li>
</ul>
</li>
<li>在赋值时先计算RHS部分的值，此时赋值语句不允许任何别的Verilog语句的干扰，直到现行的赋值完成时刻，即把RHS赋值给LHS的时刻，才允许别的赋值语句的执行。</li>
<li>可综合的阻塞赋值操作在RHS不能设定有延迟，零延迟也不允许，理论上来说，此赋值语句与后面的赋值语句只有概念上的先后没有实质上的延迟。</li>
<li>阻塞赋值的概念是指在同一个always块中，后面的赋值语句从概念上是在前一赋值语句结束之后再开始赋值</li>
<li>注意：如果在一个过程块中阻塞赋值的RHS变量正好是另一个过程块中阻塞赋值的LHS变量，这两个过程块又用同一个时钟沿触发，则可能出现竞争。若两个阻塞赋值操作用同一个时钟沿触发，则执行的顺序是无法确定的。</li>
<li>实例  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> fboscl(y1,y2,clk,rst);</span><br><span class="line"><span class="keyword">output</span> y1,y2;</span><br><span class="line"><span class="keyword">inout</span> clk,rst;</span><br><span class="line"><span class="keyword">reg</span> y1,y2;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst)</span><br><span class="line"><span class="keyword">if</span>(rst) y1 = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">else</span> y1 = y2;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst)</span><br><span class="line"><span class="keyword">if</span>(rst) y2 = <span class="number">1</span>;</span><br><span class="line"><span class="keyword">else</span> y2 = y1;</span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//如果复位信号由1变为0(y1 = 0,y2  = 1)，且上边的always块的有效时钟沿比下边的always块的有效时钟沿早几个皮秒，则y1，y2都为1，反之都为0。</span></span><br></pre></td></tr></table></figure>
<h3 id="1-1-3-非阻塞赋值"><a href="#1-1-3-非阻塞赋值" class="headerlink" title="1.1.3. 非阻塞赋值"></a>1.1.3. 非阻塞赋值</h3></li>
<li>非阻塞赋值在赋值操作时刻开始时计算非阻塞赋值符的RHS表达式，赋值操作结束时刻更新LHS。在计算非阻塞赋值的RHS表达式和更新LHS期间，其他的verilog语句，包括其他的非阻塞赋值语句都能够同时运行。</li>
<li>非阻塞赋值，当赋值操作所处的块语句结束时，赋值操作才会结束。</li>
<li>非阻塞赋值操作过程可以看做两个步骤<ul>
<li>在赋值开始时刻，计算非阻塞赋值RHS表达式</li>
<li>在赋值结束时刻，更新非阻塞赋值LHS表达式</li>
</ul>
</li>
<li>非阻塞赋值操作只能用于对寄存器类型变量进行赋值，只能用于<code>always,initial</code>等过程块中。同时不允许用于连续赋值。</li>
<li>实例  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> test(y1,y2,clk,rst);</span><br><span class="line"><span class="keyword">output</span> y1,y2;</span><br><span class="line"><span class="keyword">input</span> clk,rst;</span><br><span class="line"><span class="keyword">reg</span> y1,y2;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(rst)	y1&lt;=<span class="number">0</span>;</span><br><span class="line">	<span class="keyword">else</span>	y1&lt;=y2;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(rst)	y2&lt;=<span class="number">1</span>;</span><br><span class="line">	<span class="keyword">else</span>	y2&lt;=y1;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//y1 = 0,y2 = 1,rst = 0触发，此时无论哪个块先触发，y1 = 1,y2 = 0;</span></span><br></pre></td></tr></table></figure>
<h2 id="1-2-Verilog模块编程要点"><a href="#1-2-Verilog模块编程要点" class="headerlink" title="1.2. Verilog模块编程要点"></a>1.2. Verilog模块编程要点</h2></li>
<li>时序电路建模时，用非阻塞赋值。</li>
<li>锁存器电路建模时，用非阻塞赋值。</li>
<li>用always块建立组合逻辑模型时，用阻塞赋值。</li>
<li>在同一个always块中建立时序和组合逻辑电路时，用非阻塞赋值。</li>
<li>在同一个always块中不要既用非阻塞赋值又用阻塞赋值。</li>
<li>不要在一个以上的always块中为同一个变量赋值</li>
<li>用<code>$strobe</code>系统任务显示非阻塞赋值的变量值</li>
<li>赋值时不要使用<code>#0</code>延迟<h2 id="1-3-Verilog层次化事件队列"><a href="#1-3-Verilog层次化事件队列" class="headerlink" title="1.3. Verilog层次化事件队列"></a>1.3. Verilog层次化事件队列</h2></li>
<li>概念：层次化事件队列指的是用于调度仿真事件的不同的Verilog事件队列。在语言标准中被视为一个概念模型</li>
<li>层次化事件队列在逻辑上分为用于当前仿真时间的4个不同的队列，和用于下一段仿真时间的若干个附加队列。</li>
<li>层次化事件队列<ul>
<li>动态事件队列(下列事件执行顺序随意)<ul>
<li>阻塞赋值</li>
<li>计算非阻塞赋值语句右边的表达式</li>
<li>连续赋值</li>
<li>执行<code>$display</code>命令</li>
<li>计算原语的输入和输出的变化</li>
</ul>
</li>
<li>停止运行的事件队列：<code>#0</code>延时阻塞赋值</li>
<li>非阻塞事件队列：更新非阻塞赋值语句LHS的值</li>
<li>监控事件队列<ul>
<li>执行<code>$monitor</code>命令</li>
<li>执行<code>$strobe</code>命令</li>
</ul>
</li>
<li>其他指定的PLI命令队列：其他PLI命令</li>
</ul>
</li>
<li>执行过程<ul>
<li>加入到上述队列中的事件只能从动态事件队列中清除，而排列在其他队列中的事件要等待被排入动态事件队列中后才能真正开始等待执行。<h2 id="1-4-时序逻辑建模使用非阻塞赋值"><a href="#1-4-时序逻辑建模使用非阻塞赋值" class="headerlink" title="1.4. 时序逻辑建模使用非阻塞赋值"></a>1.4. 时序逻辑建模使用非阻塞赋值</h2><h3 id="1-4-1-自触发的always块"><a href="#1-4-1-自触发的always块" class="headerlink" title="1.4.1. 自触发的always块"></a>1.4.1. 自触发的always块</h3></li>
</ul>
</li>
<li>一般而言，always块不能自己触发自己</li>
<li>不能自触发的例子  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> oscl(clk);</span><br><span class="line"><span class="keyword">output</span> clk;</span><br><span class="line"><span class="keyword">reg</span> clk;</span><br><span class="line"><span class="keyword">initial</span> #<span class="number">10</span> clk = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">always</span>@(clk) #<span class="number">10</span> clk = ~clk;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"><span class="comment">//当clk电平从不定变为0时，always块被触发，经过延时，clk被立即赋值为1。但是由于是阻塞赋值，在赋值期间不允许其他语句的干扰，即使clk值发生变化，always块也无法感知，所以就阻塞在那里。不能自触发</span></span><br></pre></td></tr></table></figure></li>
<li>自触发的例子  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> osc2(clk);</span><br><span class="line"><span class="keyword">output</span> clk;</span><br><span class="line"><span class="keyword">reg</span> clk;</span><br><span class="line"><span class="keyword">initial</span> #<span class="number">10</span> clk = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">always</span>@(clk)  #<span class="number">10</span> clk &lt;= ~clk;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"><span class="comment">//赋值过程中其他语句可以运行，因此可以自触发，不建议使用此方法书写时钟信号源</span></span><br></pre></td></tr></table></figure>
<h3 id="1-4-2-移位寄存器模型"><a href="#1-4-2-移位寄存器模型" class="headerlink" title="1.4.2. 移位寄存器模型"></a>1.4.2. 移位寄存器模型</h3></li>
<li>模型方框图<br>  <img src="D:/Vnote/图片/71.png"></li>
<li>方式一（错误的）  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> pipeb1(clk,d,q3);</span><br><span class="line"><span class="keyword">output</span>[<span class="number">7</span>:<span class="number">0</span>] q3;</span><br><span class="line"><span class="keyword">input</span>[<span class="number">7</span>:<span class="number">0</span>] d;</span><br><span class="line"><span class="keyword">input</span> clk;</span><br><span class="line"><span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] q3,q2,q1;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	q1 = d;</span><br><span class="line">	q2 = q1;</span><br><span class="line">	q3 = q2;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//会被综合为只有一个寄存器的电路</span></span><br></pre></td></tr></table></figure>
  <img src="D:/Vnote/图片/72.png"></li>
<li>方式二(可行，但是风格不好)  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> pipeb2(clk,d,q3);</span><br><span class="line"><span class="keyword">output</span>[<span class="number">7</span>:<span class="number">0</span>] q3;</span><br><span class="line"><span class="keyword">input</span>[<span class="number">7</span>:<span class="number">0</span>] d;</span><br><span class="line"><span class="keyword">input</span> clk;</span><br><span class="line"><span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] q3,q2,q1;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	q3 = q2;</span><br><span class="line">	q2 = q1;</span><br><span class="line">	q1 = d;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//代码风格不好，不建议使用</span></span><br></pre></td></tr></table></figure>
  <img src="D:/Vnote/图片/73.png"></li>
<li>方式三(错误)  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> pipeb3(q3,d,clk);</span><br><span class="line"><span class="keyword">output</span>[<span class="number">7</span>:<span class="number">0</span>] q3;</span><br><span class="line"><span class="keyword">input</span>[<span class="number">7</span>:<span class="number">0</span>] d;</span><br><span class="line"><span class="keyword">input</span> clk;</span><br><span class="line"><span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] q3,q2,q1;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)q1 = d;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)q2 = q1;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)q3 = q2;</span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//赋值顺序不定，但是可以综合出正确的结果，此时前仿真和后仿真结果不一样。</span></span><br></pre></td></tr></table></figure>
  <img src="D:/Vnote/图片/74.png"></li>
<li>方式四(错误)  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> test(q3,d,clk);</span><br><span class="line"><span class="keyword">output</span>[<span class="number">7</span>:<span class="number">0</span>] q3;</span><br><span class="line"><span class="keyword">input</span>[<span class="number">7</span>:<span class="number">0</span>] d;</span><br><span class="line"><span class="keyword">input</span> clk;</span><br><span class="line"><span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] q3,q2,q1;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)q3 = q2;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)q2 = q1;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)q1 = d;</span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//可以正确综合，但是前后仿真结果不同</span></span><br></pre></td></tr></table></figure></li>
<li>将上述方式中的阻塞赋值改为非阻塞赋值，则每一个例子都可以正确仿真，并且综合为目标移位寄存器。<h3 id="1-4-3-触发器建模"><a href="#1-4-3-触发器建模" class="headerlink" title="1.4.3. 触发器建模"></a>1.4.3. 触发器建模</h3></li>
<li>阻塞赋值实现触发器  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> test(q,d,clk,rst);</span><br><span class="line"><span class="keyword">output</span> q;</span><br><span class="line"><span class="keyword">input</span> d,clk,rst;</span><br><span class="line"><span class="keyword">reg</span> q;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line"><span class="keyword">if</span>(rst)q = <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">else</span> q = d;</span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//正确，但是不建议使用</span></span><br></pre></td></tr></table></figure></li>
<li>非阻塞赋值实现触发器  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> test(q,d,clk,rst);</span><br><span class="line"><span class="keyword">output</span> q;</span><br><span class="line"><span class="keyword">input</span> d,clk,rst;</span><br><span class="line"><span class="keyword">reg</span> q;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)</span><br><span class="line"><span class="keyword">if</span>(rst)q &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">else</span> q &lt;= d;</span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//养成使用非阻塞赋值的习惯</span></span><br></pre></td></tr></table></figure>
<h3 id="1-4-4-时序反馈移位寄存器建模"><a href="#1-4-4-时序反馈移位寄存器建模" class="headerlink" title="1.4.4. 时序反馈移位寄存器建模"></a>1.4.4. 时序反馈移位寄存器建模</h3></li>
<li>使用阻塞赋值  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> lfsrb1(q3,clk,pre_n);</span><br><span class="line"><span class="keyword">output</span> q3;</span><br><span class="line"><span class="keyword">input</span> clk,pre_n;</span><br><span class="line"><span class="keyword">reg</span> q3,q2,q1;</span><br><span class="line"><span class="keyword">wire</span> n1;</span><br><span class="line"><span class="keyword">assign</span> n1 = q1^q3;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> pre_n)</span><br><span class="line"><span class="keyword">if</span>(!pre_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	q3 = <span class="number">1&#x27;b1</span>;</span><br><span class="line">	q2 = <span class="number">1&#x27;b1</span>;</span><br><span class="line">	q1 = <span class="number">1&#x27;b1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">else</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	q3 = q2;</span><br><span class="line">	q2 = n1;</span><br><span class="line">	q1 = q3;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//错误的，除非使用中间暂存变量，否则无法实现反馈逻辑，使用单行式难以编写和调试，所以不推荐</span></span><br></pre></td></tr></table></figure></li>
<li>使用非阻塞赋值  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> lfsrb1(q3,clk,pre_n);</span><br><span class="line"><span class="keyword">output</span> q3;</span><br><span class="line"><span class="keyword">input</span> clk,pre_n;</span><br><span class="line"><span class="keyword">reg</span> q3,q2,q1;</span><br><span class="line"><span class="keyword">wire</span> n1;</span><br><span class="line"><span class="keyword">assign</span> n1 = q1^q3;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> pre_n)</span><br><span class="line"><span class="keyword">if</span>(!pre_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	q3 &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">	q2 &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">	q1 &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">else</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	q3 &lt;= q2;</span><br><span class="line">	q2 &lt;= n1;</span><br><span class="line">	q1 &lt;= q3;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">   <span class="keyword">endmodule</span>    </span><br><span class="line">   <span class="comment">//仿真和综合都正确</span></span><br></pre></td></tr></table></figure>
<h2 id="1-5-组合逻辑建模使用阻塞赋值"><a href="#1-5-组合逻辑建模使用阻塞赋值" class="headerlink" title="1.5. 组合逻辑建模使用阻塞赋值"></a>1.5. 组合逻辑建模使用阻塞赋值</h2></li>
<li>当使用always块来描述组合逻辑时，应该使用阻塞赋值。如果always块中只有一条赋值语句，则使用阻塞赋值或者非阻塞赋值都可以，但是为了形成良好的编程习惯，建议使用阻塞赋值。</li>
<li>使用非阻塞赋值语句来描述组合逻辑  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> ao4(y,a,b,c,d);</span><br><span class="line">   <span class="keyword">output</span> y;</span><br><span class="line"><span class="keyword">input</span> a,b,c,d;</span><br><span class="line"><span class="keyword">reg</span> y,tmp1,tmp2;</span><br><span class="line"><span class="keyword">always</span>@(a <span class="keyword">or</span> b <span class="keyword">or</span> c <span class="keyword">or</span> d);</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	tmp1&lt;=a&amp;b;</span><br><span class="line">	tmp2&lt;=c&amp;d;</span><br><span class="line">	y&lt;=tmp1|tmp2;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//此时输出的y是刚进入always块时的tmp值计算得到的，而不是在块中更新过之后的值。</span></span><br></pre></td></tr></table></figure></li>
<li>使用非阻塞赋值来描述多层组合逻辑  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ao5(y,a,b,c,d);</span><br><span class="line"><span class="keyword">input</span> a,b,c,d;</span><br><span class="line"><span class="keyword">output</span> y;</span><br><span class="line"><span class="keyword">reg</span> y,tmp1,tmp2;</span><br><span class="line"><span class="keyword">always</span>@(a,b,c,d,tmp1,tmp2)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    tmp1&lt;=a&amp;b;</span><br><span class="line">    tmp2&lt;=c&amp;d;</span><br><span class="line">    y&lt;=tmp1|tmp2;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"><span class="comment">//可行，但是效率太低，不推荐使用。</span></span><br></pre></td></tr></table></figure></li>
<li>使用阻塞赋值实现组合逻辑  <figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">module ao5(y,a,b,c,d);</span><br><span class="line">input a,b,c,d;</span><br><span class="line">output y;</span><br><span class="line">reg y,tmp1,tmp2;</span><br><span class="line">always@(a,b,c,d)</span><br><span class="line">begin</span><br><span class="line">    tmp1=a&amp;b;</span><br><span class="line">    tmp2=c&amp;d;</span><br><span class="line">    y=tmp1|tmp2;</span><br><span class="line">end</span><br><span class="line">endmodule</span><br><span class="line">//完全正确，同时也提高了仿真效率。</span><br></pre></td></tr></table></figure>
<h2 id="1-6-时序和组合的混合逻辑使用非阻塞赋值"><a href="#1-6-时序和组合的混合逻辑使用非阻塞赋值" class="headerlink" title="1.6. 时序和组合的混合逻辑使用非阻塞赋值"></a>1.6. 时序和组合的混合逻辑使用非阻塞赋值</h2></li>
<li>在一个always块中同时实现组合逻辑和时序逻辑  <figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">module nbex2(q,a,b,clk,rst_n);</span><br><span class="line">output q;</span><br><span class="line">input clk,rst_n;</span><br><span class="line">input a,b;</span><br><span class="line">reg q;</span><br><span class="line">always@(posedge clk or negedge rst_n)</span><br><span class="line">if(!rst_n)q&lt;=1&#x27;b0;</span><br><span class="line">else q&lt;=a^b;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></li>
<li>用两个块实现  <figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line">module nbex1(q,a,b,clk,rst_n);</span><br><span class="line">output q;</span><br><span class="line">input clk,rst_n;</span><br><span class="line">input a,b;</span><br><span class="line">reg q,y;</span><br><span class="line">always@(a or b)</span><br><span class="line">y = a^b;</span><br><span class="line">always@(posedge clk or negedge rst_n)</span><br><span class="line">if(!rst_n)q&lt;=1&#x27;0;</span><br><span class="line">else q&lt;=y;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h2 id="1-7-其他阻塞和非阻塞混合使用的原则"><a href="#1-7-其他阻塞和非阻塞混合使用的原则" class="headerlink" title="1.7. 其他阻塞和非阻塞混合使用的原则"></a>1.7. 其他阻塞和非阻塞混合使用的原则</h2></li>
<li>对同一变量既进行阻塞赋值，又进行非阻塞赋值，则会综合错误  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> test(q,a,b,clk,rst_n);</span><br><span class="line"><span class="keyword">output</span> q;</span><br><span class="line"><span class="keyword">input</span> a,b,rst_n;</span><br><span class="line"><span class="keyword">input</span> clk;</span><br><span class="line"><span class="keyword">reg</span> q,tmp;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">if</span>(!rst_n)q = <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">else</span> </span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	tmp = a&amp;b;</span><br><span class="line">	q &lt;= tmp;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//仿真结果正确到但是综合错误。</span></span><br></pre></td></tr></table></figure>
<h2 id="1-8-对同一变量进行多次赋值"><a href="#1-8-对同一变量进行多次赋值" class="headerlink" title="1.8. 对同一变量进行多次赋值"></a>1.8. 对同一变量进行多次赋值</h2></li>
<li>在一个以上的always块中对同一个变量进行赋值可能会导致竞争险象，即使使用非阻塞赋值也有此种可能。</li>
<li>严禁在多个always块中对同一个变量赋值。</li>
<li>实例  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">   <span class="keyword">module</span> test(q,d1,d2,clk,rst_n);</span><br><span class="line"><span class="keyword">output</span> q;</span><br><span class="line"><span class="keyword">input</span> d1,d2,clk,rst_n;</span><br><span class="line"><span class="keyword">reg</span> q;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">if</span>(!rst_n)q &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">else</span> q&lt;=d1;</span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">if</span>(!rst_n)q&lt;=<span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">else</span> q&lt;=d2;</span><br><span class="line">   <span class="keyword">endmodule</span></span><br><span class="line">   <span class="comment">//综合时会报错</span></span><br></pre></td></tr></table></figure>
<h2 id="1-9-常见的对于非阻塞赋值的误解"><a href="#1-9-常见的对于非阻塞赋值的误解" class="headerlink" title="1.9. 常见的对于非阻塞赋值的误解"></a>1.9. 常见的对于非阻塞赋值的误解</h2></li>
<li>误解一：使用<code>$display</code>命令不能用来显示非阻塞赋值语句的赋值<ul>
<li>实际上非阻塞语句的赋值在所有的<code>$display</code>命令执行之后才会更新数值</li>
</ul>
</li>
<li>误解二：#0延时把赋值强制到仿真时间步的末尾<ul>
<li>实际上#0延时把赋值事件强制加入停止运行事件队列中。</li>
</ul>
</li>
<li>误解三：可以在同一个always块中对某一变量进行多次非阻塞赋值<ul>
<li>实际上，可以多次非阻塞赋值，但是只有最后一次的赋值起作用。</li>
</ul>
</li>
</ul>

    </div>

    
    
    
        

<div>
<ul class="post-copyright">
  <li class="post-copyright-author">
    <strong>本文作者： </strong>朱辉
  </li>
  <li class="post-copyright-link">
    <strong>本文链接：</strong>
    <a href="http://example.com/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/11%E6%B7%B1%E5%85%A5%E7%90%86%E8%A7%A3%E9%98%BB%E5%A1%9E%E4%B8%8E%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E7%9A%84%E4%B8%8D%E5%90%8C/" title="">http://example.com/2021/07/17/Note/笔记/Verilog/11深入理解阻塞与非阻塞赋值的不同/</a>
  </li>
  <li class="post-copyright-license">
    <strong>版权声明： </strong>本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" rel="noopener" target="_blank"><i class="fab fa-fw fa-creative-commons"></i>BY-NC-SA</a> 许可协议。转载请注明出处！
  </li>
</ul>
</div>


      <footer class="post-footer">

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/12%E8%BE%83%E5%A4%8D%E6%9D%82%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%E5%AE%9E%E8%B7%B5/" rel="prev" title="">
      <i class="fa fa-chevron-left"></i> 
    </a></div>
      <div class="post-nav-item">
    <a href="/2021/07/17/Note/%E7%AC%94%E8%AE%B0/Verilog/10%E8%AE%BE%E8%AE%A1%E5%8F%AF%E7%BB%BC%E5%90%88%E7%8A%B6%E6%80%81%E6%9C%BA%E7%9A%84%E6%8C%87%E5%AF%BC%E5%8E%9F%E5%88%99/" rel="next" title="">
       <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#1-%E6%B7%B1%E5%85%A5%E7%90%86%E8%A7%A3%E9%98%BB%E5%A1%9E%E4%B8%8E%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E7%9A%84%E4%B8%8D%E5%90%8C"><span class="nav-number">1.</span> <span class="nav-text">1. 深入理解阻塞与非阻塞赋值的不同</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-1-%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E5%92%8C%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E7%9A%84%E5%BC%82%E5%90%8C"><span class="nav-number">1.1.</span> <span class="nav-text">1.1. 阻塞赋值和非阻塞赋值的异同</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#1-1-1-%E6%A6%82%E8%BF%B0"><span class="nav-number">1.1.1.</span> <span class="nav-text">1.1.1. 概述</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#1-1-2-%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC"><span class="nav-number">1.1.2.</span> <span class="nav-text">1.1.2. 阻塞赋值</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#1-1-3-%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC"><span class="nav-number">1.1.3.</span> <span class="nav-text">1.1.3. 非阻塞赋值</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#1-2-Verilog%E6%A8%A1%E5%9D%97%E7%BC%96%E7%A8%8B%E8%A6%81%E7%82%B9"><span class="nav-number">1.2.</span> <span class="nav-text">1.2. Verilog模块编程要点</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#1-3-Verilog%E5%B1%82%E6%AC%A1%E5%8C%96%E4%BA%8B%E4%BB%B6%E9%98%9F%E5%88%97"><span class="nav-number">1.3.</span> <span class="nav-text">1.3. Verilog层次化事件队列</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#1-4-%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E5%BB%BA%E6%A8%A1%E4%BD%BF%E7%94%A8%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC"><span class="nav-number">1.4.</span> <span class="nav-text">1.4. 时序逻辑建模使用非阻塞赋值</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#1-4-1-%E8%87%AA%E8%A7%A6%E5%8F%91%E7%9A%84always%E5%9D%97"><span class="nav-number">1.4.1.</span> <span class="nav-text">1.4.1. 自触发的always块</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#1-4-2-%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8%E6%A8%A1%E5%9E%8B"><span class="nav-number">1.4.2.</span> <span class="nav-text">1.4.2. 移位寄存器模型</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#1-4-3-%E8%A7%A6%E5%8F%91%E5%99%A8%E5%BB%BA%E6%A8%A1"><span class="nav-number">1.4.3.</span> <span class="nav-text">1.4.3. 触发器建模</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#1-4-4-%E6%97%B6%E5%BA%8F%E5%8F%8D%E9%A6%88%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8%E5%BB%BA%E6%A8%A1"><span class="nav-number">1.4.4.</span> <span class="nav-text">1.4.4. 时序反馈移位寄存器建模</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#1-5-%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E5%BB%BA%E6%A8%A1%E4%BD%BF%E7%94%A8%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC"><span class="nav-number">1.5.</span> <span class="nav-text">1.5. 组合逻辑建模使用阻塞赋值</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#1-6-%E6%97%B6%E5%BA%8F%E5%92%8C%E7%BB%84%E5%90%88%E7%9A%84%E6%B7%B7%E5%90%88%E9%80%BB%E8%BE%91%E4%BD%BF%E7%94%A8%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC"><span class="nav-number">1.6.</span> <span class="nav-text">1.6. 时序和组合的混合逻辑使用非阻塞赋值</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#1-7-%E5%85%B6%E4%BB%96%E9%98%BB%E5%A1%9E%E5%92%8C%E9%9D%9E%E9%98%BB%E5%A1%9E%E6%B7%B7%E5%90%88%E4%BD%BF%E7%94%A8%E7%9A%84%E5%8E%9F%E5%88%99"><span class="nav-number">1.7.</span> <span class="nav-text">1.7. 其他阻塞和非阻塞混合使用的原则</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#1-8-%E5%AF%B9%E5%90%8C%E4%B8%80%E5%8F%98%E9%87%8F%E8%BF%9B%E8%A1%8C%E5%A4%9A%E6%AC%A1%E8%B5%8B%E5%80%BC"><span class="nav-number">1.8.</span> <span class="nav-text">1.8. 对同一变量进行多次赋值</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#1-9-%E5%B8%B8%E8%A7%81%E7%9A%84%E5%AF%B9%E4%BA%8E%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E7%9A%84%E8%AF%AF%E8%A7%A3"><span class="nav-number">1.9.</span> <span class="nav-text">1.9. 常见的对于非阻塞赋值的误解</span></a></li></ol></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="朱辉"
      src="/images/avatar.jpg">
  <p class="site-author-name" itemprop="name">朱辉</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">129</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">1</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">1</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 2021-7-16 – 
  <span itemprop="copyrightYear">2021</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">朱辉</span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item-icon">
      <i class="fa fa-chart-area"></i>
    </span>
    <span title="站点总字数">286k</span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item-icon">
      <i class="fa fa-coffee"></i>
    </span>
    <span title="站点阅读时长">4:20</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://pisces.theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Pisces</a> 强力驱动
  </div>

        








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>




  















  

  

</body>
</html>
