library ieee;
use ieee.std_logic_1164.all;

Entity mux is
 Port (
  D0, D1 : in std_logic_vector(15 downto 0);
  S : in std_logic;
  Y : out std_logic_vector(15 downto 0));
 End;

Architecture behavior of mux is
  begin
   y <= D0 when S = '0' else D1;
  end;
