$date
	Wed Jul  5 12:53:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_fullAdd $end
$var wire 1 ! Data_out_Sum $end
$var wire 1 " Data_out_Carry $end
$var reg 1 # Data_in_A $end
$var reg 1 $ Data_in_B $end
$var reg 1 % Data_in_C $end
$scope module uut $end
$var wire 1 # Data_in_A $end
$var wire 1 $ Data_in_B $end
$var wire 1 % Data_in_C $end
$var wire 1 " Data_out_Carry $end
$var wire 1 ! Data_out_Sum $end
$var wire 1 & ha2_sum $end
$var wire 1 ' ha2_carry $end
$var wire 1 ( ha1_sum $end
$var wire 1 ) ha1_carry $end
$scope module ha1 $end
$var wire 1 # Data_in_A $end
$var wire 1 $ Data_in_B $end
$var wire 1 ) Data_out_Carry $end
$var wire 1 ( Data_out_Sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 % Data_in_A $end
$var wire 1 ( Data_in_B $end
$var wire 1 ' Data_out_Carry $end
$var wire 1 & Data_out_Sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100
1!
1&
1%
#200
1(
0%
1$
#300
1"
0!
0&
1'
1%
#400
0"
1!
1&
0'
0%
0$
1#
#500
1"
0!
0&
1'
1%
#600
0'
0(
1)
0%
1$
#700
1!
1&
1%
#1000
