

================================================================
== Vivado HLS Report for 'nco'
================================================================
* Date:           Mon Nov 27 23:32:34 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        nco
* Solution:       zybe
* Product family: zynq
* Target device:  xc7z010clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.25|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: tmp29 (14)  [2/2] 0.00ns
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:9  %tmp29 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %phasein_V)


 <State 2>: 3.25ns
ST_2: tmp29 (14)  [1/2] 0.00ns
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:9  %tmp29 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %phasein_V)

ST_2: tmp_cast (15)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:20
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:10  %tmp_cast = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %tmp29, i32 12, i32 21)

ST_2: tmp_1_cast (16)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:20
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:11  %tmp_1_cast = zext i10 %tmp_cast to i32

ST_2: sinarray_V_addr (17)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:20
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:12  %sinarray_V_addr = getelementptr [1024 x i22]* @sinarray_V, i32 0, i32 %tmp_1_cast

ST_2: tmp_data_V (18)  [2/2] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:20
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:13  %tmp_data_V = load i22* %sinarray_V_addr, align 4

ST_2: tmp_2 (20)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:23
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:15  %tmp_2 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %tmp29, i32 24, i32 30)


 <State 3>: 3.25ns
ST_3: tmp_data_V (18)  [1/2] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:20
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:13  %tmp_data_V = load i22* %sinarray_V_addr, align 4

ST_3: tmp_data_V_cast (19)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:20
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:14  %tmp_data_V_cast = zext i22 %tmp_data_V to i24

ST_3: tmp_121 (21)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:23
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:16  %tmp_121 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i7.i24(i1 false, i7 %tmp_2, i24 %tmp_data_V_cast)

ST_3: StgValue_15 (22)  [2/2] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:23
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:17  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %dataout_V, i32 %tmp_121)


 <State 4>: 0.00ns
ST_4: StgValue_16 (5)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %phasein_V), !map !69

ST_4: StgValue_17 (6)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %dataout_V), !map !79

ST_4: StgValue_18 (7)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:2  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %params_V), !map !89

ST_4: StgValue_19 (8)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @nco_str) nounwind

ST_4: StgValue_20 (9)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:9
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:4  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_4: StgValue_21 (10)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:5  call void (...)* @_ssdm_op_SpecInterface(i32* %phasein_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_4: StgValue_22 (11)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:6  call void (...)* @_ssdm_op_SpecInterface(i32* %dataout_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_4: StgValue_23 (12)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:7  call void (...)* @_ssdm_op_SpecMemCore([1024 x i32]* %params_V, [1 x i8]* @p_str2, [12 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_4: StgValue_24 (13)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:8  call void (...)* @_ssdm_op_SpecInterface([1024 x i32]* %params_V, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_4: StgValue_25 (22)  [1/2] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:23
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:17  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %dataout_V, i32 %tmp_121)

ST_4: StgValue_26 (23)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:24
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:18  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 3.25ns
The critical path consists of the following:
	axis read on port 'phasein_V' [14]  (0 ns)
	'getelementptr' operation ('sinarray_V_addr', Z:/Documents/workspace/zysh101/src/hls/nco.cpp:20) [17]  (0 ns)
	'load' operation ('tmp.data.V', Z:/Documents/workspace/zysh101/src/hls/nco.cpp:20) on array 'sinarray_V' [18]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('tmp.data.V', Z:/Documents/workspace/zysh101/src/hls/nco.cpp:20) on array 'sinarray_V' [18]  (3.25 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
