{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 23:28:19 2022 " "Info: Processing started: Wed May 18 23:28:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter_with_set_8_advanced -c counter_with_set_8_advanced --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter_with_set_8_advanced -c counter_with_set_8_advanced --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/model_machine/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 136 -224 -56 152 "CP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP register register 74163:inst1\|f74163:sub\|111 74163:inst\|f74163:sub\|134 340.02 MHz Internal " "Info: Clock \"CP\" Internal fmax is restricted to 340.02 MHz between source register \"74163:inst1\|f74163:sub\|111\" and destination register \"74163:inst\|f74163:sub\|134\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.533 ns + Longest register register " "Info: + Longest register to register delay is 2.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74163:inst1\|f74163:sub\|111 1 REG LCFF_X3_Y16_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y16_N5; Fanout = 5; REG Node = '74163:inst1\|f74163:sub\|111'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.589 ns) 1.059 ns 74163:inst\|f74163:sub\|108~11 2 COMB LCCOMB_X3_Y16_N16 4 " "Info: 2: + IC(0.470 ns) + CELL(0.589 ns) = 1.059 ns; Loc. = LCCOMB_X3_Y16_N16; Fanout = 4; COMB Node = '74163:inst\|f74163:sub\|108~11'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { 74163:inst1|f74163:sub|111 74163:inst|f74163:sub|108~11 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 352 216 280 392 "108" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.370 ns) 1.850 ns 74163:inst\|f74163:sub\|131 3 COMB LCCOMB_X3_Y16_N12 1 " "Info: 3: + IC(0.421 ns) + CELL(0.370 ns) = 1.850 ns; Loc. = LCCOMB_X3_Y16_N12; Fanout = 1; COMB Node = '74163:inst\|f74163:sub\|131'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.791 ns" { 74163:inst|f74163:sub|108~11 74163:inst|f74163:sub|131 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 760 304 368 800 "131" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 2.425 ns 74163:inst\|f74163:sub\|137~131 4 COMB LCCOMB_X3_Y16_N8 1 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 2.425 ns; Loc. = LCCOMB_X3_Y16_N8; Fanout = 1; COMB Node = '74163:inst\|f74163:sub\|137~131'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { 74163:inst|f74163:sub|131 74163:inst|f74163:sub|137~131 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 608 672 760 "137" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.533 ns 74163:inst\|f74163:sub\|134 5 REG LCFF_X3_Y16_N9 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.533 ns; Loc. = LCFF_X3_Y16_N9; Fanout = 2; REG Node = '74163:inst\|f74163:sub\|134'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74163:inst|f74163:sub|137~131 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.273 ns ( 50.26 % ) " "Info: Total cell delay = 1.273 ns ( 50.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.260 ns ( 49.74 % ) " "Info: Total interconnect delay = 1.260 ns ( 49.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.533 ns" { 74163:inst1|f74163:sub|111 74163:inst|f74163:sub|108~11 74163:inst|f74163:sub|131 74163:inst|f74163:sub|137~131 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.533 ns" { 74163:inst1|f74163:sub|111 {} 74163:inst|f74163:sub|108~11 {} 74163:inst|f74163:sub|131 {} 74163:inst|f74163:sub|137~131 {} 74163:inst|f74163:sub|134 {} } { 0.000ns 0.470ns 0.421ns 0.369ns 0.000ns } { 0.000ns 0.589ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.863 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CP 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/model_machine/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 136 -224 -56 152 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CP~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/model_machine/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 136 -224 -56 152 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.666 ns) 2.863 ns 74163:inst\|f74163:sub\|134 3 REG LCFF_X3_Y16_N9 2 " "Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.863 ns; Loc. = LCFF_X3_Y16_N9; Fanout = 2; REG Node = '74163:inst\|f74163:sub\|134'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { CP~clkctrl 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.08 % ) " "Info: Total cell delay = 1.806 ns ( 63.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.057 ns ( 36.92 % ) " "Info: Total interconnect delay = 1.057 ns ( 36.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CP CP~clkctrl 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CP {} CP~combout {} CP~clkctrl {} 74163:inst|f74163:sub|134 {} } { 0.000ns 0.000ns 0.139ns 0.918ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.863 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CP 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/model_machine/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 136 -224 -56 152 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CP~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/model_machine/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 136 -224 -56 152 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.666 ns) 2.863 ns 74163:inst1\|f74163:sub\|111 3 REG LCFF_X3_Y16_N5 5 " "Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.863 ns; Loc. = LCFF_X3_Y16_N5; Fanout = 5; REG Node = '74163:inst1\|f74163:sub\|111'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { CP~clkctrl 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.08 % ) " "Info: Total cell delay = 1.806 ns ( 63.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.057 ns ( 36.92 % ) " "Info: Total interconnect delay = 1.057 ns ( 36.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CP CP~clkctrl 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CP {} CP~combout {} CP~clkctrl {} 74163:inst1|f74163:sub|111 {} } { 0.000ns 0.000ns 0.139ns 0.918ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CP CP~clkctrl 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CP {} CP~combout {} CP~clkctrl {} 74163:inst|f74163:sub|134 {} } { 0.000ns 0.000ns 0.139ns 0.918ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CP CP~clkctrl 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CP {} CP~combout {} CP~clkctrl {} 74163:inst1|f74163:sub|111 {} } { 0.000ns 0.000ns 0.139ns 0.918ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.533 ns" { 74163:inst1|f74163:sub|111 74163:inst|f74163:sub|108~11 74163:inst|f74163:sub|131 74163:inst|f74163:sub|137~131 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.533 ns" { 74163:inst1|f74163:sub|111 {} 74163:inst|f74163:sub|108~11 {} 74163:inst|f74163:sub|131 {} 74163:inst|f74163:sub|137~131 {} 74163:inst|f74163:sub|134 {} } { 0.000ns 0.470ns 0.421ns 0.369ns 0.000ns } { 0.000ns 0.589ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CP CP~clkctrl 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CP {} CP~combout {} CP~clkctrl {} 74163:inst|f74163:sub|134 {} } { 0.000ns 0.000ns 0.139ns 0.918ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CP CP~clkctrl 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CP {} CP~combout {} CP~clkctrl {} 74163:inst1|f74163:sub|111 {} } { 0.000ns 0.000ns 0.139ns 0.918ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { 74163:inst|f74163:sub|134 {} } {  } {  } "" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "74163:inst1\|f74163:sub\|34 CLR CP 5.806 ns register " "Info: tsu for register \"74163:inst1\|f74163:sub\|34\" (data pin = \"CLR\", clock pin = \"CP\") is 5.806 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.709 ns + Longest pin register " "Info: + Longest pin to register delay is 8.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CLR 1 PIN PIN_70 8 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_70; Fanout = 8; PIN Node = 'CLR'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/model_machine/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 104 -224 -56 120 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.994 ns) + CELL(0.623 ns) 8.601 ns 74163:inst1\|f74163:sub\|68~56 2 COMB LCCOMB_X3_Y16_N14 1 " "Info: 2: + IC(6.994 ns) + CELL(0.623 ns) = 8.601 ns; Loc. = LCCOMB_X3_Y16_N14; Fanout = 1; COMB Node = '74163:inst1\|f74163:sub\|68~56'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.617 ns" { CLR 74163:inst1|f74163:sub|68~56 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 608 672 160 "68" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.709 ns 74163:inst1\|f74163:sub\|34 3 REG LCFF_X3_Y16_N15 6 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.709 ns; Loc. = LCFF_X3_Y16_N15; Fanout = 6; REG Node = '74163:inst1\|f74163:sub\|34'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74163:inst1|f74163:sub|68~56 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.715 ns ( 19.69 % ) " "Info: Total cell delay = 1.715 ns ( 19.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.994 ns ( 80.31 % ) " "Info: Total interconnect delay = 6.994 ns ( 80.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.709 ns" { CLR 74163:inst1|f74163:sub|68~56 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.709 ns" { CLR {} CLR~combout {} 74163:inst1|f74163:sub|68~56 {} 74163:inst1|f74163:sub|34 {} } { 0.000ns 0.000ns 6.994ns 0.000ns } { 0.000ns 0.984ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.863 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CP 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/model_machine/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 136 -224 -56 152 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CP~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/model_machine/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 136 -224 -56 152 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.666 ns) 2.863 ns 74163:inst1\|f74163:sub\|34 3 REG LCFF_X3_Y16_N15 6 " "Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.863 ns; Loc. = LCFF_X3_Y16_N15; Fanout = 6; REG Node = '74163:inst1\|f74163:sub\|34'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { CP~clkctrl 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.08 % ) " "Info: Total cell delay = 1.806 ns ( 63.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.057 ns ( 36.92 % ) " "Info: Total interconnect delay = 1.057 ns ( 36.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CP CP~clkctrl 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CP {} CP~combout {} CP~clkctrl {} 74163:inst1|f74163:sub|34 {} } { 0.000ns 0.000ns 0.139ns 0.918ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "8.709 ns" { CLR 74163:inst1|f74163:sub|68~56 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "8.709 ns" { CLR {} CLR~combout {} 74163:inst1|f74163:sub|68~56 {} 74163:inst1|f74163:sub|34 {} } { 0.000ns 0.000ns 6.994ns 0.000ns } { 0.000ns 0.984ns 0.623ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CP CP~clkctrl 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CP {} CP~combout {} CP~clkctrl {} 74163:inst1|f74163:sub|34 {} } { 0.000ns 0.000ns 0.139ns 0.918ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP O6 74163:inst\|f74163:sub\|122 9.574 ns register " "Info: tco from clock \"CP\" to destination pin \"O6\" through register \"74163:inst\|f74163:sub\|122\" is 9.574 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.863 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CP 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/model_machine/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 136 -224 -56 152 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CP~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/model_machine/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 136 -224 -56 152 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.666 ns) 2.863 ns 74163:inst\|f74163:sub\|122 3 REG LCFF_X3_Y16_N19 3 " "Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.863 ns; Loc. = LCFF_X3_Y16_N19; Fanout = 3; REG Node = '74163:inst\|f74163:sub\|122'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { CP~clkctrl 74163:inst|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.08 % ) " "Info: Total cell delay = 1.806 ns ( 63.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.057 ns ( 36.92 % ) " "Info: Total interconnect delay = 1.057 ns ( 36.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CP CP~clkctrl 74163:inst|f74163:sub|122 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CP {} CP~combout {} CP~clkctrl {} 74163:inst|f74163:sub|122 {} } { 0.000ns 0.000ns 0.139ns 0.918ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.407 ns + Longest register pin " "Info: + Longest register to pin delay is 6.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74163:inst\|f74163:sub\|122 1 REG LCFF_X3_Y16_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y16_N19; Fanout = 3; REG Node = '74163:inst\|f74163:sub\|122'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74163:inst|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.121 ns) + CELL(3.286 ns) 6.407 ns O6 2 PIN PIN_67 0 " "Info: 2: + IC(3.121 ns) + CELL(3.286 ns) = 6.407 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'O6'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { 74163:inst|f74163:sub|122 O6 } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/model_machine/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 208 736 912 224 "O6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.286 ns ( 51.29 % ) " "Info: Total cell delay = 3.286 ns ( 51.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.121 ns ( 48.71 % ) " "Info: Total interconnect delay = 3.121 ns ( 48.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { 74163:inst|f74163:sub|122 O6 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.407 ns" { 74163:inst|f74163:sub|122 {} O6 {} } { 0.000ns 3.121ns } { 0.000ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CP CP~clkctrl 74163:inst|f74163:sub|122 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CP {} CP~combout {} CP~clkctrl {} 74163:inst|f74163:sub|122 {} } { 0.000ns 0.000ns 0.139ns 0.918ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.407 ns" { 74163:inst|f74163:sub|122 O6 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.407 ns" { 74163:inst|f74163:sub|122 {} O6 {} } { 0.000ns 3.121ns } { 0.000ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "74163:inst\|f74163:sub\|34 I4 CP -0.097 ns register " "Info: th for register \"74163:inst\|f74163:sub\|34\" (data pin = \"I4\", clock pin = \"CP\") is -0.097 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.863 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CP 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/model_machine/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 136 -224 -56 152 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CP~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/model_machine/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 136 -224 -56 152 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.666 ns) 2.863 ns 74163:inst\|f74163:sub\|34 3 REG LCFF_X3_Y16_N23 5 " "Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.863 ns; Loc. = LCFF_X3_Y16_N23; Fanout = 5; REG Node = '74163:inst\|f74163:sub\|34'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { CP~clkctrl 74163:inst|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.08 % ) " "Info: Total cell delay = 1.806 ns ( 63.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.057 ns ( 36.92 % ) " "Info: Total interconnect delay = 1.057 ns ( 36.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CP CP~clkctrl 74163:inst|f74163:sub|34 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CP {} CP~combout {} CP~clkctrl {} 74163:inst|f74163:sub|34 {} } { 0.000ns 0.000ns 0.139ns 0.918ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.266 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns I4 1 PIN PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; PIN Node = 'I4'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4 } "NODE_NAME" } } { "counter_with_set_8_advanced.bdf" "" { Schematic "F:/debug/model_machine/counter_with_set_8_advanced/counter_with_set_8_advanced.bdf" { { 256 128 296 272 "I4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.370 ns) 3.158 ns 74163:inst\|f74163:sub\|68~142 2 COMB LCCOMB_X3_Y16_N22 1 " "Info: 2: + IC(1.658 ns) + CELL(0.370 ns) = 3.158 ns; Loc. = LCCOMB_X3_Y16_N22; Fanout = 1; COMB Node = '74163:inst\|f74163:sub\|68~142'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { I4 74163:inst|f74163:sub|68~142 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 608 672 160 "68" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.266 ns 74163:inst\|f74163:sub\|34 3 REG LCFF_X3_Y16_N23 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.266 ns; Loc. = LCFF_X3_Y16_N23; Fanout = 5; REG Node = '74163:inst\|f74163:sub\|34'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74163:inst|f74163:sub|68~142 74163:inst|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 49.23 % ) " "Info: Total cell delay = 1.608 ns ( 49.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.658 ns ( 50.77 % ) " "Info: Total interconnect delay = 1.658 ns ( 50.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.266 ns" { I4 74163:inst|f74163:sub|68~142 74163:inst|f74163:sub|34 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.266 ns" { I4 {} I4~combout {} 74163:inst|f74163:sub|68~142 {} 74163:inst|f74163:sub|34 {} } { 0.000ns 0.000ns 1.658ns 0.000ns } { 0.000ns 1.130ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { CP CP~clkctrl 74163:inst|f74163:sub|34 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { CP {} CP~combout {} CP~clkctrl {} 74163:inst|f74163:sub|34 {} } { 0.000ns 0.000ns 0.139ns 0.918ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.266 ns" { I4 74163:inst|f74163:sub|68~142 74163:inst|f74163:sub|34 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.266 ns" { I4 {} I4~combout {} 74163:inst|f74163:sub|68~142 {} 74163:inst|f74163:sub|34 {} } { 0.000ns 0.000ns 1.658ns 0.000ns } { 0.000ns 1.130ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 23:28:20 2022 " "Info: Processing ended: Wed May 18 23:28:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
