// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (c) 2026 UniFrog contributors
 *
 * SF2000 / HC15xx early machine model.
 *
 * This device model is intentionally forgiving: the first goal is to execute
 * stock boot firmware far enough to discover the real device contract. Unknown
 * MMIO is logged and returns stable values instead of aborting the guest.
 */

#include "qemu/osdep.h"
#include "qemu/units.h"
#include "qapi/error.h"
#include "cpu.h"
#include "hw/boards.h"
#include "hw/irq.h"
#include "hw/loader.h"
#include "hw/mips/mips.h"
#include "hw/qdev-properties.h"
#include "hw/sysbus.h"
#include "hw/usb.h"
#include "hw/usb/hcd-musb.h"
#include "migration/vmstate.h"
#include "qemu/error-report.h"
#include "qemu/log.h"
#include "qemu/module.h"
#include "system/block-backend.h"
#include "system/block-backend-global-state.h"
#include "system/blockdev.h"
#include "system/reset.h"
#include "system/runstate.h"
#include "system/system.h"
#include "system/dma.h"
#include "exec/tb-flush.h"
#include "ui/input.h"
#include "qom/object.h"
#include "target/mips/internal.h"
#include "ui/console.h"

#define TYPE_SF2000_LCD "sf2000-lcd"
OBJECT_DECLARE_SIMPLE_TYPE(SF2000LCDState, SF2000_LCD)

/*
 * Address map notes
 * -----------------
 *
 * The SF2000/HC15xx boots a MIPS core from the usual reset vector at
 * virtual 0xbfc00000. QEMU sees that through physical 0x1fc00000, so the SPI
 * flash image is mapped there. Firmware later uses kseg0/kseg1 virtual
 * aliases for RAM and peripherals:
 *
 *   0x80000000 -> cached physical RAM at 0x00000000
 *   0xa0000000 -> uncached physical RAM at 0x00000000
 *   0xb8800000 -> uncached physical MMIO at 0x18800000
 *
 * Most constants below are physical addresses, matching what QEMU's memory
 * subsystem receives after MIPS address translation.
 */
#define SF2000_RAM_BASE        0x00000000ULL
#define SF2000_RAM_DEFAULT     (128 * MiB)
#define SF2000_BOOT_BASE       0x1fc00000ULL
#define SF2000_BOOT_ALIAS_BASE 0x0fc00000ULL
#define SF2000_BOOT_SIZE       (4 * MiB)
#define SF2000_CPU_DEFAULT_HZ  918000000ULL
#define SF2000_CPU_MIN_HZ      1000000ULL
#define SF2000_CPU_MAX_HZ      918000000ULL
#define SF2000_BL_FLASH_OFF    0x00005c00ULL
#define SF2000_BL_RAM_BASE     0x01000000ULL
#define SF2000_BL_ENTRY        0x81000490ULL
#define SF2000_ASD_SKIP        0x200ULL
#define SF2000_ASD_LOAD_BASE   0x00000200ULL
#define SF2000_ASD_ENTRY       0x80001000ULL
#define SF2000_BL_INFO_MAGIC_ADDR 0x00000010ULL
#define SF2000_BL_INFO_PTR_ADDR   0x00000014ULL
#define SF2000_BL_INFO_DATA_ADDR  0x00000100ULL
#define SF2000_BL_INFO_DATA_KSEG1 0xa0000100U
#define SF2000_BL_INFO_MAGIC      0xabcd5aa5U
#define SF2000_TVSYS_RGB_LCD      0x16U
#define SF2000_MMIO_BASE       0x10000000ULL
#define SF2000_MMIO_SIZE       0x0fc00000ULL
#define SF2000_MSYSIO_BASE     0x18800000ULL
#define SF2000_AVPHY_BASE      0x18804000ULL
#define SF2000_AVPHY_SIZE      0x00000100ULL
#define SF2000_LCD_MMIO_BASE   0x18000000ULL
#define SF2000_LCD_MMIO_SIZE   0x00001000ULL
#define SF2000_LCD_WIDTH       320
#define SF2000_LCD_HEIGHT      240
#define SF2000_CHIP_ID_VALUE   0x1512a501
#define SF2000_HC15XX_CHIP_ID  0x1512
#define SF2000_IRC_BASE        0x18818100ULL
#define SF2000_IRC_SIZE        0x00000010ULL
#define SF2000_IRC_CFG         0x00
#define SF2000_IRC_FIFOCFG     0x01
#define SF2000_IRC_IER         0x06
#define SF2000_IRC_ISR         0x07
#define SF2000_IRC_FIFO        0x08
#define SF2000_IRC_FIFOCFG_RESET BIT(7)
#define SF2000_IRC_ISR_MASK    0x03
#define SF2000_UART0_BASE      0x18818300ULL
#define SF2000_UART1_BASE      0x18818600ULL
#define SF2000_UART_SIZE       0x00000008ULL
#define SF2000_UART_RBR_THR    0x00
#define SF2000_UART_IER        0x01
#define SF2000_UART_IIR        0x02
#define SF2000_UART_LSR        0x05
#define SF2000_UART_IER_THRI   BIT(1)
#define SF2000_UART_IIR_NONE   0x01
#define SF2000_UART_IIR_THRI   0x02
#define SF2000_UART_LSR_THRE   BIT(5)
#define SF2000_UART_LSR_TEMT   BIT(6)
#define SF2000_I2C0_BASE       0x18818200ULL
#define SF2000_I2C1_BASE       0x18818700ULL
#define SF2000_I2C_SIZE        0x00000040ULL
#define SF2000_I2C_HCR         0x00
#define SF2000_I2C_HSR         0x01
#define SF2000_I2C_IER         0x02
#define SF2000_I2C_ISR         0x03
#define SF2000_I2C_DATA        0x10
#define SF2000_I2C_IER1        0x20
#define SF2000_I2C_ISR1        0x21
#define SF2000_I2C_HCR_ST      BIT(0)
#define SF2000_I2C_ISR_TDI     BIT(0)
#define SF2000_I2C_ISR1_FT     BIT(0)
#define SF2000_PWM_BASE        0x18818410ULL
#define SF2000_PWM_SIZE        0x00000040ULL
#define SF2000_PWM_CLK_CTRL    0x00
#define SF2000_PWM_DIV_BASE    0x04
#define SF2000_PWM_CHANNELS    6
#define SF2000_PWM_CH_STRIDE   0x08
#define SF2000_PWM_CLKSEL_MASK 0x3fff0000u
#define SF2000_PWM_CLKEN       BIT(30)
#define SF2000_PWM_ENABLE      BIT(31)
#define SF2000_PWM_POLARITY    BIT(36 - 32)
#define SF2000_PWM_CH_ENABLE   BIT(39 - 32)
#define SF2000_ADC_BASE        0x18818400ULL
#define SF2000_ADC_SIZE        0x00000100ULL
#define SF2000_ADC_SAMPLE      200
#define SF2000_WDT_BASE        0x18818500ULL
#define SF2000_WDT_SIZE        0x00000100ULL
#define SF2000_SYSCLK_EXT_BASE 0x18801000ULL
#define SF2000_SYSCLK_EXT_SIZE 0x00000100ULL
#define SF2000_SND_DAC_BASE    0x1880b000ULL
#define SF2000_SND_DAC_SIZE    0x00000100ULL
#define SF2000_USB0_BASE       0x18844000ULL
#define SF2000_USB1_BASE       0x18850000ULL
#define SF2000_USB_SIZE        0x00001000ULL
#define SF2000_USB_REG_COUNT   (SF2000_USB_SIZE / 4)
#define SF2000_DSC_BOOT_BASE   0x18870000ULL
#define SF2000_DSC_BOOT_SIZE   0x00000010ULL
#define SF2000_GE_BASE         0x18806000ULL
#define SF2000_GE_SIZE         0x00000100ULL
#define SF2000_GE_CTRL         (SF2000_GE_BASE + 0x00)
#define SF2000_GE_START        (SF2000_GE_BASE + 0x04)
#define SF2000_GE_STATUS       (SF2000_GE_BASE + 0x08)
#define SF2000_GE_HQ_FIRST     (SF2000_GE_BASE + 0x10)
#define SF2000_GE_HQ_LAST      (SF2000_GE_BASE + 0x14)
#define SF2000_GE_QUEUE_DUMP_WORDS 64
#define SF2000_GE_QUEUE_DUMP_DEFAULT 0
#define SF2000_GMA_BASE        0x18808000ULL
#define SF2000_GMA_SIZE        0x00003000ULL
#define SF2000_TIMER_BASE      0x18818a00ULL
#define SF2000_TIMER_SIZE      0x00000080ULL
#define SF2000_IRQ_STATUS1     0x18800030ULL
#define SF2000_IRQ_STATUS2     0x18800034ULL
#define SF2000_IRQ_ENABLE1     0x18800038ULL
#define SF2000_IRQ_ENABLE2     0x1880003cULL
#define SF2000_TIMER_COUNT     8
#define SF2000_TIMER_STEP      0x10
#define SF2000_TIMER_CTRL_EN   BIT(2)
#define SF2000_TIMER_CTRL_INT  BIT(3)
#define SF2000_TIMER_CTRL_IEN  BIT(4)
#define SF2000_TIMER_SEC_COUNT 2
#define SF2000_TIMER5_INDEX    5
#define SF2000_TIMER5_BASE     (SF2000_TIMER_BASE + \
                                SF2000_TIMER5_INDEX * SF2000_TIMER_STEP)
#define SF2000_SB_TIMER_BIT    22
#define SF2000_SB_TIMER_IRQ    (1u << SF2000_SB_TIMER_BIT)
#define SF2000_UART0_IRQ_BIT   16
#define SF2000_UART0_IRQ       (1u << SF2000_UART0_IRQ_BIT)
#define SF2000_UART1_IRQ_BIT   17
#define SF2000_UART1_IRQ       (1u << SF2000_UART1_IRQ_BIT)
#define SF2000_I2C0_IRQ_BIT    18
#define SF2000_I2C0_IRQ        (1u << SF2000_I2C0_IRQ_BIT)
#define SF2000_I2C1_IRQ_BIT    25
#define SF2000_I2C1_IRQ        (1u << SF2000_I2C1_IRQ_BIT)
#define SF2000_IRC_IRQ_BIT     19
#define SF2000_IRC_IRQ         (1u << SF2000_IRC_IRQ_BIT)
#define SF2000_SDIO_IRQ_BIT    10
#define SF2000_SDIO_IRQ        (1u << SF2000_SDIO_IRQ_BIT)
#define SF2000_USB1_DMA_IRQ2   BIT(18)
#define SF2000_USB1_MC_IRQ2    BIT(19)
#define SF2000_USB0_DMA_IRQ2   BIT(20)
#define SF2000_USB0_MC_IRQ2    BIT(21)
#define SF2000_AUX_BASE        0x1880f000ULL
#define SF2000_AUX_SIZE        0x00000100ULL
#define SF2000_GPIO_IRQ        BIT(0)
#define SF2000_EIRQ3_LINE      3
#define SF2000_GPIO_L_IER      0x18800044ULL
#define SF2000_GPIO_L_RIS_IER  0x18800048ULL
#define SF2000_GPIO_L_IN       0x18800050ULL
#define SF2000_GPIO_L_OUT      0x18800054ULL
#define SF2000_GPIO_L_DIR      0x18800058ULL
#define SF2000_GPIO_L_ISR      0x1880005cULL
#define SF2000_GPIO_L08        BIT(8)
#define SF2000_GPIO_R_IN       0x188000f0ULL
#define SF2000_GPIO_R_ISR      0x188000fcULL
#define SF2000_GPIO_R_POK      BIT(30)
#define SF2000_KEY_DATA_BIT    23
#define SF2000_KEY_CLK_BIT     24
#define SF2000_KEY_COUNT       12
#define SF2000_RF_DATA_BIT     27
#define SF2000_RF_CLK_BIT      28
#define SF2000_RF_CS_BIT       29

typedef struct SF2000RegDefault {
    hwaddr addr;
    uint32_t value;
} SF2000RegDefault;

static const SF2000RegDefault sf2000_reg_defaults[] = {
    /*
     * These defaults come from three sources: the real-device UniFrog hardware
     * probe logs, HCRTOS DTS/pinmux defaults, and stock firmware traces. They
     * are deliberately conservative: return values that keep firmware on the
     * HC15xx/SF2000 path, but still log unknown addresses so later probes can
     * replace table entries with real device models.
     */
    { 0x18800000, 0x1512a501 }, { 0x18800004, 0x00000000 },
    { 0x18800008, 0x00000000 }, { 0x1880000c, 0x00000000 },
    { 0x18800010, 0x00000000 }, { 0x18800014, 0x00000000 },
    { 0x18800018, 0x00000000 }, { 0x1880001c, 0x00000000 },
    { 0x18800024, 0xffff0000 },
    { 0x18800028, 0xffffffff }, { 0x1880002c, 0xffffffff },
    { 0x18800030, 0x00000000 }, { 0x18800034, 0x00000000 },
    { 0x18800038, 0x00480415 }, { 0x1880003c, 0x003c0008 },
    { 0x18800040, 0x00000000 },
    { 0x18800044, 0x00000100 }, { 0x18800048, 0xffbfff83 },
    { 0x1880004c, 0x00000000 },
    { 0x18800050, 0x07800102 }, { 0x18800054, 0x040004b2 },
    { 0x18800058, 0x140004ff }, { 0x1880005c, 0x00000000 },
    { 0x18800060, 0x00000f88 },
    { 0x18800064, 0x0bc04040 }, { 0x18800068, 0x02000000 },
    { 0x18800070, 0x80011717 }, { 0x18800074, 0x00000700 },
    { 0x18800078, 0x00083700 }, { 0x1880007c, 0x000c00c0 },
    { 0x18800080, 0x000023c0 }, { 0x18800084, 0xa00b4000 },
    { 0x18800094, 0x000d0000 }, { 0x188000a4, 0x00002419 },
    { 0x188000f0, 0x00000003 }, { 0x188000f4, 0x00000020 },
    { 0x188000f8, 0x00000020 }, { 0x188000fc, 0x00000000 },
    { 0x18800140, 0x18800140 }, { 0x18800144, 0x88ff4555 },
    { 0x18800148, 0x08182080 }, { 0x1880014c, 0x30303006 },
    { 0x18800150, 0x30030010 }, { 0x18800220, 0x01000002 },
    { 0x18800224, 0x0000ffff }, { 0x18800230, 0x81a20cc9 },
    { 0x18800348, 0xffff8183 }, { 0x18800350, 0x00000083 },
    { 0x18800354, 0x00080283 }, { 0x18800358, 0x0008feff },
    { 0x18800380, 0x812b0900 }, { 0x18800384, 0x02000040 },
    { 0x18800388, 0x0000005f }, { 0x188003cc, 0x00005555 },
    { 0x18800470, 0x0021001a }, { 0x18800478, 0x011c000d },
    { 0x18800480, 0x0022001a }, { 0x188004a0, 0x06060000 },
    { 0x188004a4, 0x06060606 }, { 0x188004a8, 0x01060600 },
    { 0x188004ac, 0x01010101 }, { 0x188004b0, 0x04040404 },
    { 0x188004b4, 0x00000404 }, { 0x188004bc, 0x00000200 },
    { 0x188004c0, 0x00000001 }, { 0x188004e4, 0x07000101 },
    { 0x188004e8, 0x00000002 }, { 0x18800500, 0x06060000 },
    { 0x18800504, 0x00060606 }, { 0x18800508, 0x06060606 },
    { 0x1880050c, 0x00060606 },
    { 0x18806000, 0x80020000 }, { 0x18806004, 0x00000000 },
    { 0x18806008, 0x00000000 }, { 0x18806010, 0x00e8c420 },
    { 0x18806020, 0x00000000 }, { 0x18806024, 0x00000000 },
    { 0x18806028, 0x00000000 },
    { 0x18808000, 0x00000015 }, { 0x18808004, 0x00122914 },
    { 0x18808008, 0x00650000 }, { 0x1880800c, 0x01300378 },
    { 0x18808080, 0x00020702 }, { 0x18808084, 0x00127002 },
    { 0x18808088, 0x00108080 }, { 0x1880808c, 0x00000004 },
    { 0x18818100, 0x0a160003 }, { 0x18818104, 0x00000000 },
    { 0x18818108, 0x00000000 }, { 0x1881810c, 0x00000000 },
    { 0x18818200, 0x80000180 }, { 0x18818204, 0x00000000 },
    { 0x18818208, 0x00000000 }, { 0x18818210, 0x00000100 },
    { 0x18818400, 0x00000000 }, { 0x18818404, 0x20001400 },
    { 0x18818408, 0x00000f2d }, { 0x1881840c, 0x00000001 },
    { 0x18818410, 0xc0010000 },
    { 0x18818420, 0x00000000 }, { 0x18818424, 0x05470547 },
    { 0x18818428, 0x00000090 },
    { 0x18818500, 0xffffd6e5 }, { 0x18818504, 0x00000000 },
    { 0x18818a00, 0xffffffff }, { 0x18818a04, 0x697703e7 },
    { 0x18818a10, 0xffffffff }, { 0x18818a14, 0x697703e7 },
    { 0x18818a20, 0x00000000 }, { 0x18818a24, 0x00000000 },
    { 0x18818a30, 0x00d783ae }, { 0x18818a34, 0x00000000 },
    { 0x18818a40, 0x00000000 }, { 0x18818a44, 0xffffffff },
    { 0x18818a50, 0x01af078b }, { 0x18818a54, 0x01af3910 },
    { 0x18818a60, 0x00000000 }, { 0x18818a64, 0x00000000 },
    { 0x18818a70, 0x00000000 }, { 0x18818a74, 0x00000000 },
    { 0x1882e098, 0xc1000103 }, { 0x1882e09c, 0x00000000 },
    { 0x1882e0a0, 0x00000000 },
    { 0x1884c000, 0x058de414 }, { 0x1884c004, 0xb3690000 },
    { 0x1884c008, 0x05000200 }, { 0x1884c00c, 0x00020000 },
    { 0x1884c010, 0x0009003f }, { 0x1884c014, 0xd17f0d00 },
    { 0x1884c018, 0x5b590001 }, { 0x1884c01c, 0x400e0032 },
    { 0x1884c020, 0x00fe1200 }, { 0x1884c024, 0x00fe1200 },
    { 0x1884c028, 0x00000200 }, { 0x1884c02c, 0x00000200 },
    { 0x1884c030, 0x0000000a }, { 0x1884c038, 0x44000000 },
    { 0x1884c03c, 0x0000ffff },
};

struct SF2000LCDState {
    SysBusDevice parent_obj;

    MemoryRegion iomem;
    QemuConsole *con;
    AddressSpace *as;

    uint64_t fb_base;
    uint32_t width;
    uint32_t height;
    uint32_t stride;
    uint32_t format;
    uint32_t control;
    bool redraw;

    uint32_t gpio54;
    uint32_t gpio354;
    bool panel_wr;
    bool panel_rs;
    uint16_t panel_cmd;
    uint16_t panel_args[4];
    uint8_t panel_arg_count;
    uint16_t panel_x0;
    uint16_t panel_x1;
    uint16_t panel_y0;
    uint16_t panel_y1;
    uint16_t panel_x;
    uint16_t panel_y;
    uint32_t panel_cmd_count;
    uint32_t panel_pixel_count;
    uint32_t panel_pixels[SF2000_LCD_WIDTH * SF2000_LCD_HEIGHT];
    uint8_t gma_linebuf[8192];
    uint8_t gma_palette[1024];
    uint32_t gma_palette_addr;
    bool gma_palette_valid;
};

static SF2000LCDState *sf2000_lcd;
static uint32_t sf2000_rgb565_lut[UINT16_MAX + 1u];
static bool sf2000_rgb565_lut_ready;
static uint32_t sf2000_rgb565_to_surface(uint16_t pix);
static void sf2000_gma_present(uint32_t dmba_addr);
static bool sf2000_mmio_get32(hwaddr addr, uint32_t *value);
static void sf2000_mmio_set32(hwaddr addr, uint32_t value);

static uint64_t sf2000_cpu_hz(void)
{
    const char *env = g_getenv("SF2000_CPU_HZ");
    uint64_t hz;

    if (!env || !*env) {
        return SF2000_CPU_DEFAULT_HZ;
    }

    hz = g_ascii_strtoull(env, NULL, 0);
    if (hz < SF2000_CPU_MIN_HZ || hz > SF2000_CPU_MAX_HZ) {
        warn_report("sf2000: ignoring invalid SF2000_CPU_HZ=%s, using %" PRIu64,
                    env, (uint64_t)SF2000_CPU_DEFAULT_HZ);
        return SF2000_CPU_DEFAULT_HZ;
    }

    return hz;
}

static struct {
    const char *kernel_filename;
    uint64_t kernel_entry;
} loaderparams;

typedef struct SF2000RegState {
    hwaddr addr;
    uint32_t value;
    bool valid;
} SF2000RegState;

typedef struct SF2000PWMChannel {
    uint16_t low_count;
    uint16_t high_count;
    bool polarity;
    bool enabled;
} SF2000PWMChannel;

static SF2000RegState sf2000_regs[256];
static qemu_irq sf2000_eirq3;
static uint32_t sf2000_timer_cnt[SF2000_TIMER_COUNT];
static uint32_t sf2000_timer_aim[SF2000_TIMER_COUNT];
static uint32_t sf2000_timer_ctrl[SF2000_TIMER_COUNT];
static int64_t sf2000_next_tick_ns;
static int64_t sf2000_next_vsync_ns;
static uint32_t sf2000_adc_ctrl[4];
static uint8_t sf2000_bootrom_bytes[SF2000_BOOT_SIZE];
static QEMUTimer *sf2000_irq_poll_timer;
static bool sf2000_bootrom_ram_entry;
static uint8_t sf2000_sflash_cmd;
static uint32_t sf2000_irq2_pending;   /* INTC bank 2 (0x18800034) level bits */
static void sf2000_update_irq(void);

/*
 * Board profiles. The SoC model is shared; boards differ in the chip-ID word
 * the firmware dispatches on, the SPI-NOR part (JEDEC ID the bootloader
 * probes), and the display type advertised in the bootloader handoff.
 *
 *   sf2000  Data Frog SF2000 handheld: HC1512 (0x1512), XMC XM25QH40B, RGB LCD.
 *   hccast  AnyCast HDMI dongle (HiChip HC1512 house-marked DH350C, hcRTOS +
 *           hccast firmware "hccastsmartdisplay / HiCast v3.6"). Its
 *           get_cpu_mhz() accepts chip ID 0x1512 only (anything else returns 0
 *           and the tick converter divides by zero); the ALi-era compare list
 *           in its reset stub (0x3503/0x3505/...) is dead code. The flash is a
 *           4 MB part answering JEDEC 5e 40 16 - with the SF2000's 512 KB
 *           XM25QH40B reply the firmware's chunk scan stops before the OSD
 *           resource chunk at 0x307870 and halts. Output is HDMI.
 */
typedef struct SF2000BoardProfile {
    const char *name;
    uint32_t chip_id;      /* 32-bit word read back at 0x18800000 */
    uint8_t jedec_id[3];   /* reply to SPI-NOR command 0x9f */
    uint8_t res_id;        /* device ID after 0xab (release power-down / RES):
                            * the hcRTOS flash driver sizes the part as
                            * 1 << (res_id + 1) bytes: 0x13 = 1 MB, 0x15 = 4 MB */
    uint32_t tvsys;        /* bootloader handoff display type */
    uint32_t disp_w, disp_h; /* GMA output canvas (screen) size; 0 = LCD size */
    bool has_musb;         /* real MUSB HDRC host model on USB0/USB1 (with a
                            * USB bus devices can be attached to) instead of
                            * the register-store shells */
} SF2000BoardProfile;

static const SF2000BoardProfile sf2000_board_sf2000 = {
    .name = "sf2000",
    .chip_id = SF2000_CHIP_ID_VALUE,
    .jedec_id = { 0x20, 0x40, 0x13 },
    .res_id = 0x13,
    .tvsys = SF2000_TVSYS_RGB_LCD,
};

static const SF2000BoardProfile sf2000_board_hccast = {
    .name = "hccast",
    .chip_id = SF2000_CHIP_ID_VALUE,
    .jedec_id = { 0x5e, 0x40, 0x16 },
    .res_id = 0x15,
    .tvsys = 0,
    .has_musb = true,
    .disp_w = 1920,
    .disp_h = 1080,
};

static const SF2000BoardProfile *sf2000_board = &sf2000_board_sf2000;

typedef struct SF2000MachineClass {
    MachineClass parent_class;
    const SF2000BoardProfile *profile;
} SF2000MachineClass;

#define TYPE_SF2000_BASE_MACHINE MACHINE_TYPE_NAME("sf2000-base")
DECLARE_CLASS_CHECKERS(SF2000MachineClass, SF2000_MACHINE,
                       TYPE_SF2000_BASE_MACHINE)
static uint32_t sf2000_sdio_arg;
static uint8_t sf2000_sdio_cmd;
static uint32_t sf2000_sdio_resp[4];
static uint32_t sf2000_sdio_dma_addr;
static uint32_t sf2000_sdio_dma_len;
static bool sf2000_sdio_xfer_done;
static bool sf2000_sdio_xfer_busy;
static bool sf2000_sdio_irq_pending;
static bool sf2000_sdio_callback_pending;
static bool sf2000_sdio_app_cmd;
static uint8_t sf2000_sdio_bus_width;
static bool sf2000_sb_timer_irq_masked;
static BlockBackend *sf2000_sdio_blk;
static char sf2000_uart_line[2][256];
static uint32_t sf2000_uart_line_len[2];
static uint8_t sf2000_uart_ier[2];
static bool sf2000_uart_thri_pending[2];
static uint8_t sf2000_i2c_ier[2];
static uint8_t sf2000_i2c_isr[2];
static uint8_t sf2000_i2c_ier1[2];
static uint8_t sf2000_i2c_isr1[2];
static uint8_t sf2000_i2c_data[2];
static uint32_t sf2000_pwm_clk_ctrl;
static SF2000PWMChannel sf2000_pwm_channel[SF2000_PWM_CHANNELS];
static uint32_t sf2000_usb_regs[2][SF2000_USB_REG_COUNT];
static uint8_t sf2000_irc_fifo_cfg;
static uint8_t sf2000_irc_ier;
static uint8_t sf2000_irc_isr;
static uint32_t sf2000_key_mask;
static unsigned sf2000_key_shift_index;
static uint32_t sf2000_gpio_l_out;
static uint8_t sf2000_rf_regs[256];
static bool sf2000_rf_cs;
static bool sf2000_rf_clk;
static bool sf2000_rf_have_reg;
static bool sf2000_rf_read_phase;
static uint8_t sf2000_rf_reg;
static uint8_t sf2000_rf_shift;
static uint8_t sf2000_rf_bit_count;
static uint8_t sf2000_rf_response;
static uint8_t sf2000_rf_response_bit;
static unsigned sf2000_gma_dump_count;
static unsigned sf2000_ge_queue_dump_count;
static uint32_t sf2000_active_gma[2];
static const char *sf2000_last_pc_landmark;
static unsigned sf2000_pc_sample_count;
static uint32_t sf2000_last_call_pc;
static bool sf2000_stock_security_patched;
static bool sf2000_stock_archive_path_patched;
static bool sf2000_stock_archive_access_patched;

typedef struct SF2000KeyMap {
    QKeyCode qcode;
    uint32_t mask;
} SF2000KeyMap;

typedef struct SF2000PCLandmark {
    uint32_t start;
    uint32_t end;
    const char *name;
} SF2000PCLandmark;

enum {
    SF2000_KEY_R = 0,
    SF2000_KEY_Y,
    SF2000_KEY_X,
    SF2000_KEY_L,
    SF2000_KEY_A,
    SF2000_KEY_B,
    SF2000_KEY_SELECT,
    SF2000_KEY_START,
    SF2000_KEY_UP,
    SF2000_KEY_DOWN,
    SF2000_KEY_LEFT,
    SF2000_KEY_RIGHT,
};

static const SF2000KeyMap sf2000_key_map[] = {
    { Q_KEY_CODE_RIGHT, BIT(SF2000_KEY_RIGHT) },
    { Q_KEY_CODE_LEFT, BIT(SF2000_KEY_LEFT) },
    { Q_KEY_CODE_UP, BIT(SF2000_KEY_UP) },
    { Q_KEY_CODE_DOWN, BIT(SF2000_KEY_DOWN) },
    { Q_KEY_CODE_RET, BIT(SF2000_KEY_START) },
    { Q_KEY_CODE_BACKSPACE, BIT(SF2000_KEY_SELECT) },
    { Q_KEY_CODE_Z, BIT(SF2000_KEY_B) },
    { Q_KEY_CODE_X, BIT(SF2000_KEY_A) },
    { Q_KEY_CODE_A, BIT(SF2000_KEY_Y) },
    { Q_KEY_CODE_S, BIT(SF2000_KEY_X) },
    { Q_KEY_CODE_Q, BIT(SF2000_KEY_L) },
    { Q_KEY_CODE_W, BIT(SF2000_KEY_R) },
};

static const SF2000PCLandmark sf2000_pc_landmarks[] = {
    /*
     * These ranges come from orig_firmware/symbols/bisrv_08_03_symbols.csv.
     * They are not used for emulation behavior; they are progress breadcrumbs
     * for long stock-firmware runs where a full instruction trace would be too
     * large. Keep them broad enough that a periodic sample can catch the task
     * even when it does not land exactly on a function entry.
     */
    { 0x802a8700, 0x802a876c, "file_open" },
    { 0x802a8800, 0x802a8850, "file_read" },
    { 0x802ad1d8, 0x802ad240, "fopen" },
    { 0x802ad34c, 0x802ad3c0, "fread" },
    { 0x802acbf4, 0x802acc40, "fclose" },
    { 0x80309264, 0x80309320, "i_start_thread" },
    { 0x80309324, 0x80309420, "os_create_thread" },
    { 0x8030962c, 0x80309830, "make_ready" },
    { 0x80309aa4, 0x80309ac0, "tds_main_dispatch" },
    { 0x80309ac0, 0x80309d64, "create_main_task" },
    { 0x80346248, 0x803462a4, "create_run_task" },
    { 0x803462f0, 0x80346324, "run_task" },
    { 0x80346324, 0x8034c248, "app_main" },
    { 0x8034ce14, 0x8034cf24, "run_blit_from_file" },
    { 0x8034d984, 0x8034de50, "run_menu_readdir_user" },
    { 0x8034e960, 0x8034f618, "run_emulator_menu" },
    { 0x8034f854, 0x80354f74, "run_menu" },
    { 0x8035a794, 0x8035f97c, "run_game" },
    { 0x8035f97c, 0x80365c34, "unwqw_decompress" },
    { 0x80355770, 0x80355b50, "security_check" },
};

static hwaddr sf2000_guest_phys_addr(uint32_t vaddr)
{
    if (vaddr >= 0x80000000U && vaddr < 0xc0000000U) {
        return vaddr & 0x1fffffffU;
    }
    return vaddr;
}

static void sf2000_guest_read_string(uint32_t vaddr, char *buf, size_t len)
{
    hwaddr addr = sf2000_guest_phys_addr(vaddr);
    MemTxResult res;
    size_t i;

    if (!len) {
        return;
    }

    for (i = 0; i + 1 < len; i++) {
        uint8_t ch = address_space_ldub(&address_space_memory, addr + i,
                                        MEMTXATTRS_UNSPECIFIED, &res);
        if (res != MEMTX_OK || ch == 0) {
            break;
        }
        if (ch < 0x20 || ch > 0x7e) {
            buf[i] = '.';
        } else {
            buf[i] = ch;
        }
    }
    buf[i] = 0;
}

static void sf2000_trace_fw_call(uint32_t pc, MIPSCPU *cpu)
{
    bool stderr_trace = g_getenv("SF2000_TRACE_PC") != NULL;
    char arg0[96];
    char arg1[32];
    uint32_t a0 = (uint32_t)cpu->env.active_tc.gpr[4];
    uint32_t a1 = (uint32_t)cpu->env.active_tc.gpr[5];
    uint32_t a2 = (uint32_t)cpu->env.active_tc.gpr[6];
    uint32_t a3 = (uint32_t)cpu->env.active_tc.gpr[7];

    if (!stderr_trace || sf2000_last_call_pc == pc) {
        return;
    }

    switch (pc) {
    case 0x802ad1d8: /* fopen(path, mode) */
        sf2000_guest_read_string(a0, arg0, sizeof(arg0));
        sf2000_guest_read_string(a1, arg1, sizeof(arg1));
        fprintf(stderr, "sf2000: fopen path='%s' mode='%s' ra=0x%08x\n",
                arg0, arg1, (uint32_t)cpu->env.active_tc.gpr[31]);
        sf2000_last_call_pc = pc;
        break;
    case 0x802ad34c: /* fread(ptr, size, nmemb, stream) */
        fprintf(stderr,
                "sf2000: fread dst=0x%08x size=%u count=%u stream=0x%08x ra=0x%08x\n",
                a0, a1, a2, a3, (uint32_t)cpu->env.active_tc.gpr[31]);
        sf2000_last_call_pc = pc;
        break;
    case 0x802acbf4: /* fclose(stream) */
        fprintf(stderr, "sf2000: fclose stream=0x%08x ra=0x%08x\n",
                a0, (uint32_t)cpu->env.active_tc.gpr[31]);
        sf2000_last_call_pc = pc;
        break;
    case 0x80355770:
        fprintf(stderr, "sf2000: security_check arg=0x%08x ra=0x%08x\n",
                a0, (uint32_t)cpu->env.active_tc.gpr[31]);
        sf2000_last_call_pc = pc;
        break;
    case 0x8035578c:
        fprintf(stderr,
                "sf2000: security_check after xmc_get_id v0=0x%08x gp=0x%08x ra=0x%08x\n",
                (uint32_t)cpu->env.active_tc.gpr[2],
                (uint32_t)cpu->env.active_tc.gpr[28],
                (uint32_t)cpu->env.active_tc.gpr[31]);
        sf2000_last_call_pc = pc;
        break;
    case 0x80346334:
        fprintf(stderr,
                "sf2000: app_main after security_check v0=0x%08x gp=0x%08x ra=0x%08x\n",
                (uint32_t)cpu->env.active_tc.gpr[2],
                (uint32_t)cpu->env.active_tc.gpr[28],
                (uint32_t)cpu->env.active_tc.gpr[31]);
        sf2000_last_call_pc = pc;
        break;
    default:
        sf2000_last_call_pc = 0;
        break;
    }
}

static void sf2000_trace_pc_landmark(void)
{
    CPUState *cs = first_cpu;
    MIPSCPU *cpu;
    uint32_t pc;
    bool stderr_trace = g_getenv("SF2000_TRACE_PC") != NULL;
    unsigned i;

    if (!cs) {
        return;
    }

    cpu = MIPS_CPU(cs);
    pc = (uint32_t)cpu->env.active_tc.PC;
    sf2000_trace_fw_call(pc, cpu);
    for (i = 0; i < ARRAY_SIZE(sf2000_pc_landmarks); i++) {
        const SF2000PCLandmark *landmark = &sf2000_pc_landmarks[i];

        if (pc >= landmark->start && pc < landmark->end) {
            if (sf2000_last_pc_landmark != landmark->name) {
                if (stderr_trace) {
                    fprintf(stderr,
                            "sf2000: pc-landmark %s pc=0x%08x ra=0x%08x sp=0x%08x\n",
                            landmark->name, pc,
                            (uint32_t)cpu->env.active_tc.gpr[31],
                            (uint32_t)cpu->env.active_tc.gpr[29]);
                }
                if (stderr_trace) {
                    qemu_log_mask(LOG_UNIMP,
                                  "sf2000: pc-landmark %s pc=0x%08x ra=0x%08x sp=0x%08x\n",
                                  landmark->name, pc,
                                  (uint32_t)cpu->env.active_tc.gpr[31],
                                  (uint32_t)cpu->env.active_tc.gpr[29]);
                }
                sf2000_last_pc_landmark = landmark->name;
            }
            return;
        }
    }

    if (stderr_trace && (++sf2000_pc_sample_count % 1000) == 0) {
        fprintf(stderr, "sf2000: pc-sample pc=0x%08x ra=0x%08x sp=0x%08x\n",
                pc, (uint32_t)cpu->env.active_tc.gpr[31],
                (uint32_t)cpu->env.active_tc.gpr[29]);
    }
    sf2000_last_pc_landmark = NULL;
}

static uint32_t sf2000_timer_ticks(void)
{
    return (uint32_t)(qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) / 1000);
}

static uint32_t sf2000_timer_ms(void)
{
    return (uint32_t)(qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) / 1000000);
}

static void sf2000_patch_stock_security_check(void)
{
    static const uint8_t patch[] = {
        0x01, 0x00, 0x02, 0x24, /* li v0,1 */
        0x08, 0x00, 0xe0, 0x03, /* jr ra */
        0x00, 0x00, 0x00, 0x00, /* nop */
    };
    uint8_t current[sizeof(patch)];
    CPUState *cs = first_cpu;
    MIPSCPU *cpu;

    if (sf2000_stock_security_patched ||
        !g_getenv("SF2000_PATCH_STOCK_SECURITY")) {
        return;
    }
    if (!cs) {
        return;
    }
    cpu = MIPS_CPU(cs);
    if ((uint32_t)cpu->env.active_tc.PC >= 0x81000000U) {
        return;
    }

    /*
     * The stock ASD is stored with a 0x200-byte pack header. The bootloader
     * copies file offset N to physical N. The public symbol is 0x80355770,
     * which maps to physical/file offset 0x00355770.
     */
    cpu_physical_memory_read(0x00355770, current, sizeof(current));
    if (current[0] == 0xe0 && current[1] == 0xfe &&
        current[2] == 0xbd && current[3] == 0x27 &&
        current[4] == 0x98 && current[5] == 0xa0 &&
        current[6] == 0x84 && current[7] == 0x27) {
        cpu_physical_memory_write(0x00355770, patch, sizeof(patch));
        queue_tb_flush(cs);
        sf2000_stock_security_patched = true;
        warn_report("sf2000: patched stock security_check for diagnostic boot");
    }
}

/*
 * hccast: the dongle application derives nine 16-byte digests from the chip
 * and compares them with a reference blob before it will start any network
 * service ("1 cmp i=0" .. "9 cmp i=0" on the console when none matches).
 * None of the inputs exist in the emulator, so the final "no match" branch
 * (bnel $s0,$v0 at 0x8045fdc0) is turned into a nop: the function then
 * records success exactly as on a genuine unit.  SF2000_NO_PATCH_SECURITY=1
 * keeps the stock behaviour.
 */
static bool sf2000_hccast_security_patched;

static void sf2000_patch_hccast_security_check(void)
{
    static const uint8_t original[] = { 0x04, 0x00, 0x02, 0x56 }; /* bnel */
    static const uint8_t patch[] = { 0x00, 0x00, 0x00, 0x00 };    /* nop */
    const hwaddr paddr = 0x0045fdc0;
    uint8_t current[sizeof(original)];
    CPUState *cs = first_cpu;

    if (sf2000_hccast_security_patched || !sf2000_board->has_musb ||
        g_getenv("SF2000_NO_PATCH_SECURITY") || !cs) {
        return;
    }
    cpu_physical_memory_read(paddr, current, sizeof(current));
    if (memcmp(current, original, sizeof(original)) == 0) {
        cpu_physical_memory_write(paddr, patch, sizeof(patch));
        queue_tb_flush(cs);
        sf2000_hccast_security_patched = true;
        info_report("sf2000: hccast security-id check patched (0x%08x)",
                    (uint32_t)paddr + 0x80000000u);
    }
}

static void sf2000_patch_stock_archive_path(void)
{
    static const char original[] = "%s/Resources/Archive.sys";
    static const char replacement[] = "%s/RESOUR~1/ARCHIVE.SYS";
    uint8_t current[sizeof(original)];
    CPUState *cs = first_cpu;
    MIPSCPU *cpu;

    if (sf2000_stock_archive_path_patched ||
        !g_getenv("SF2000_PATCH_STOCK_ARCHIVE_SHORTNAME")) {
        return;
    }
    if (!cs) {
        return;
    }
    cpu = MIPS_CPU(cs);
    if ((uint32_t)cpu->env.active_tc.PC >= 0x81000000U) {
        return;
    }

    /*
     * The stock launcher formats "%s/Resources/Archive.sys" from this
     * constant before polling fs_access(). Patching it to the FAT short-name
     * spelling is a diagnostic for VFAT/LFN lookup behavior in generated SD
     * images; it is not part of the normal machine model.
     */
    cpu_physical_memory_read(0x0099b11c, current, sizeof(current));
    if (memcmp(current, original, sizeof(original)) == 0) {
        uint8_t patched[sizeof(original)];

        memset(patched, 0, sizeof(patched));
        memcpy(patched, replacement, sizeof(replacement));
        cpu_physical_memory_write(0x0099b11c, patched, sizeof(patched));
        queue_tb_flush(cs);
        sf2000_stock_archive_path_patched = true;
        warn_report("sf2000: patched stock Archive.sys path to FAT short names for diagnostic boot");
    }
}

static void sf2000_patch_stock_archive_access_wait(void)
{
    static const uint8_t branch[] = {
        0xfa, 0xff, 0x40, 0x14, /* bnez v0,0x803463b8 */
        0x32, 0x00, 0x04, 0x24, /* li a0,50 (delay slot) */
    };
    static const uint8_t patch[] = {
        0x00, 0x00, 0x00, 0x00, /* nop */
        0x32, 0x00, 0x04, 0x24, /* preserve delay slot */
    };
    uint8_t current[sizeof(branch)];
    CPUState *cs = first_cpu;
    MIPSCPU *cpu;

    if (sf2000_stock_archive_access_patched ||
        !g_getenv("SF2000_PATCH_STOCK_ARCHIVE_ACCESS_WAIT")) {
        return;
    }
    if (!cs) {
        return;
    }
    cpu = MIPS_CPU(cs);
    if ((uint32_t)cpu->env.active_tc.PC >= 0x81000000U) {
        return;
    }

    /*
     * Diagnostic only: skip the stock launcher's pre-menu wait for
     * fs_access("/mnt/sda1/Resources/Archive.sys") to succeed. This exposes
     * later boot dependencies while the exact FAT/VFS mismatch is isolated.
     */
    cpu_physical_memory_read(0x003463cc, current, sizeof(current));
    if (memcmp(current, branch, sizeof(branch)) == 0) {
        cpu_physical_memory_write(0x003463cc, patch, sizeof(patch));
        queue_tb_flush(cs);
        sf2000_stock_archive_access_patched = true;
        warn_report("sf2000: patched stock Archive.sys access wait for diagnostic boot");
    }
}

static bool sf2000_timer_is_sec_ms(unsigned index)
{
    return index < SF2000_TIMER_SEC_COUNT;
}

static bool sf2000_timer_decode(hwaddr full_addr, unsigned *index,
                                unsigned *offset)
{
    hwaddr timer_off;

    if (full_addr < SF2000_TIMER_BASE ||
        full_addr >= SF2000_TIMER_BASE + SF2000_TIMER_SIZE) {
        return false;
    }

    timer_off = full_addr - SF2000_TIMER_BASE;
    *index = timer_off / SF2000_TIMER_STEP;
    *offset = timer_off % SF2000_TIMER_STEP;
    return *index < SF2000_TIMER_COUNT;
}

static bool sf2000_timer5_configured(void)
{
    return (sf2000_timer_ctrl[SF2000_TIMER5_INDEX] & SF2000_TIMER_CTRL_EN) &&
           (sf2000_timer_ctrl[SF2000_TIMER5_INDEX] & SF2000_TIMER_CTRL_IEN);
}

static bool sf2000_timer_configured(unsigned index)
{
    return (sf2000_timer_ctrl[index] & SF2000_TIMER_CTRL_EN) &&
           (sf2000_timer_ctrl[index] & SF2000_TIMER_CTRL_IEN);
}

static bool sf2000_irq1_enabled(uint32_t mask)
{
    unsigned i;

    for (i = 0; i < ARRAY_SIZE(sf2000_regs); i++) {
        if (sf2000_regs[i].valid && sf2000_regs[i].addr == SF2000_IRQ_ENABLE1) {
            return (sf2000_regs[i].value & mask) != 0;
        }
    }

    return false;
}

static bool sf2000_uart_decode(hwaddr full_addr, unsigned *index,
                               unsigned *offset)
{
    if (full_addr >= SF2000_UART0_BASE &&
        full_addr < SF2000_UART0_BASE + SF2000_UART_SIZE) {
        *index = 0;
        *offset = full_addr - SF2000_UART0_BASE;
        return true;
    }
    if (full_addr >= SF2000_UART1_BASE &&
        full_addr < SF2000_UART1_BASE + SF2000_UART_SIZE) {
        *index = 1;
        *offset = full_addr - SF2000_UART1_BASE;
        return true;
    }
    return false;
}

static bool sf2000_uart_irq_pending(unsigned index)
{
    return sf2000_uart_thri_pending[index] &&
           (sf2000_uart_ier[index] & SF2000_UART_IER_THRI) != 0;
}

static bool sf2000_i2c_decode(hwaddr full_addr, unsigned *index,
                              unsigned *offset)
{
    if (full_addr >= SF2000_I2C0_BASE &&
        full_addr < SF2000_I2C0_BASE + SF2000_I2C_SIZE) {
        *index = 0;
        *offset = full_addr - SF2000_I2C0_BASE;
        return true;
    }
    if (full_addr >= SF2000_I2C1_BASE &&
        full_addr < SF2000_I2C1_BASE + SF2000_I2C_SIZE) {
        *index = 1;
        *offset = full_addr - SF2000_I2C1_BASE;
        return true;
    }
    return false;
}

static uint32_t sf2000_i2c_irq_mask(unsigned index)
{
    return index == 0 ? SF2000_I2C0_IRQ : SF2000_I2C1_IRQ;
}

static bool sf2000_i2c_irq_pending(unsigned index)
{
    return ((sf2000_i2c_isr[index] & sf2000_i2c_ier[index]) != 0) ||
           ((sf2000_i2c_isr1[index] & sf2000_i2c_ier1[index]) != 0);
}

static bool sf2000_usb_decode(hwaddr full_addr, unsigned *index,
                              unsigned *offset)
{
    if (full_addr >= SF2000_USB0_BASE &&
        full_addr < SF2000_USB0_BASE + SF2000_USB_SIZE) {
        *index = 0;
        *offset = full_addr - SF2000_USB0_BASE;
        return true;
    }
    if (full_addr >= SF2000_USB1_BASE &&
        full_addr < SF2000_USB1_BASE + SF2000_USB_SIZE) {
        *index = 1;
        *offset = full_addr - SF2000_USB1_BASE;
        return true;
    }
    return false;
}

static uint64_t sf2000_usb_read(hwaddr full_addr, unsigned size)
{
    unsigned index;
    unsigned offset;
    uint32_t value;

    if (!sf2000_usb_decode(full_addr, &index, &offset)) {
        return 0;
    }

    value = sf2000_usb_regs[index][offset >> 2];
    /*
     * The HC15xx DTS exposes two MUSB-like host/peripheral controller windows.
     * On the SF2000 DB-B210 board USB0 is routed to the micro USB connector
     * and USB1 is routed to the USB-A connector. Hardware probes currently
     * show both HCRTOS root hubs as initialized and powered, but disconnected,
     * so this remains an idle shell: no cable/device is attached, endpoint
     * interrupt state is clear, and the session/connect status reads as
     * disconnected.
     */
    switch (offset) {
    case 0x00: /* FAddr/Power byte lane. */
    case 0x02: /* IntrTx */
    case 0x04: /* IntrRx */
    case 0x06: /* IntrTxE */
    case 0x08: /* IntrRxE */
    case 0x0a: /* IntrUSB */
    case 0x0b: /* IntrUSBE */
    case 0x60: /* DevCtl */
        value = 0;
        break;
    default:
        break;
    }

    value >>= ((full_addr & 3u) * 8u);
    if (size < 4) {
        value &= (1u << (size * 8)) - 1u;
    }
    return value;
}

static void sf2000_usb_write(hwaddr full_addr, uint64_t value, unsigned size)
{
    unsigned index;
    unsigned offset;
    uint32_t old;
    uint32_t mask = size >= 4 ? 0xffffffffu : ((1u << (size * 8)) - 1u);
    unsigned shift = (full_addr & 3u) * 8u;

    if (!sf2000_usb_decode(full_addr, &index, &offset)) {
        return;
    }

    old = sf2000_usb_regs[index][offset >> 2];
    sf2000_usb_regs[index][offset >> 2] =
        (old & ~(mask << shift)) | (((uint32_t)value & mask) << shift);
}

static bool sf2000_pwm_decode(hwaddr full_addr, unsigned *channel,
                              unsigned *offset)
{
    hwaddr pwm_off;

    if (full_addr < SF2000_PWM_BASE ||
        full_addr >= SF2000_PWM_BASE + SF2000_PWM_SIZE) {
        return false;
    }

    pwm_off = full_addr - SF2000_PWM_BASE;
    if (pwm_off < SF2000_PWM_DIV_BASE) {
        *channel = SF2000_PWM_CHANNELS;
        *offset = pwm_off;
        return true;
    }

    pwm_off -= SF2000_PWM_DIV_BASE;
    *channel = pwm_off / SF2000_PWM_CH_STRIDE;
    *offset = pwm_off % SF2000_PWM_CH_STRIDE;
    return *channel < SF2000_PWM_CHANNELS;
}

static void sf2000_pwm_refresh_channel(unsigned channel)
{
    uint32_t counters = 0;
    uint32_t control = 0;

    if (channel >= SF2000_PWM_CHANNELS) {
        return;
    }

    sf2000_mmio_get32(SF2000_PWM_BASE + SF2000_PWM_DIV_BASE +
                      channel * SF2000_PWM_CH_STRIDE, &counters);
    sf2000_mmio_get32(SF2000_PWM_BASE + SF2000_PWM_DIV_BASE +
                      channel * SF2000_PWM_CH_STRIDE + 4, &control);

    sf2000_pwm_channel[channel].low_count = counters & 0xffffu;
    sf2000_pwm_channel[channel].high_count = counters >> 16;
    sf2000_pwm_channel[channel].polarity = (control & SF2000_PWM_POLARITY) != 0;
    sf2000_pwm_channel[channel].enabled = (control & SF2000_PWM_CH_ENABLE) != 0;
}

static void sf2000_pwm_write(hwaddr full_addr)
{
    unsigned channel;
    unsigned offset;

    if (!sf2000_pwm_decode(full_addr, &channel, &offset)) {
        return;
    }

    if (channel == SF2000_PWM_CHANNELS) {
        sf2000_mmio_get32(SF2000_PWM_BASE + SF2000_PWM_CLK_CTRL,
                          &sf2000_pwm_clk_ctrl);
        return;
    }

    sf2000_pwm_refresh_channel(channel);
}

static bool sf2000_irc_decode(hwaddr full_addr, unsigned *offset)
{
    if (full_addr < SF2000_IRC_BASE ||
        full_addr >= SF2000_IRC_BASE + SF2000_IRC_SIZE) {
        return false;
    }

    *offset = full_addr - SF2000_IRC_BASE;
    return true;
}

static bool sf2000_irc_irq_pending(void)
{
    return (sf2000_irc_isr & sf2000_irc_ier & SF2000_IRC_ISR_MASK) != 0;
}

static uint64_t sf2000_irc_read(hwaddr full_addr)
{
    unsigned offset;
    uint32_t value = 0;

    if (!sf2000_irc_decode(full_addr, &offset)) {
        return 0;
    }

    switch (offset) {
    case SF2000_IRC_FIFOCFG:
        /*
         * Bits 6:0 report FIFO occupancy to the SDK driver. With no emulated
         * IR pulses queued, preserve the configured threshold in storage but
         * expose an empty FIFO count.
         */
        value = 0;
        break;
    case SF2000_IRC_IER:
        value = sf2000_irc_ier;
        break;
    case SF2000_IRC_ISR:
        value = sf2000_irc_isr;
        break;
    case SF2000_IRC_FIFO:
        value = 0;
        break;
    default:
        sf2000_mmio_get32(full_addr, &value);
        value >>= ((full_addr & 3u) * 8u);
        break;
    }

    return value & 0xffu;
}

static void sf2000_irc_write(hwaddr full_addr, uint64_t value)
{
    unsigned offset;

    if (!sf2000_irc_decode(full_addr, &offset)) {
        return;
    }

    switch (offset) {
    case SF2000_IRC_FIFOCFG:
        sf2000_irc_fifo_cfg = value & ~SF2000_IRC_FIFOCFG_RESET;
        if (value & SF2000_IRC_FIFOCFG_RESET) {
            sf2000_irc_isr &= ~SF2000_IRC_ISR_MASK;
        }
        break;
    case SF2000_IRC_IER:
        sf2000_irc_ier = value & SF2000_IRC_ISR_MASK;
        break;
    case SF2000_IRC_ISR:
        sf2000_irc_isr &= ~(value & SF2000_IRC_ISR_MASK);
        break;
    default:
        break;
    }
}

static bool sf2000_gpio_l_vsync_enabled(void)
{
    uint32_t ier = 0;
    uint32_t ris_ier = 0;

    sf2000_mmio_get32(SF2000_GPIO_L_IER, &ier);
    sf2000_mmio_get32(SF2000_GPIO_L_RIS_IER, &ris_ier);
    return (ier & ris_ier & SF2000_GPIO_L08) != 0;
}

static bool sf2000_gpio_l_vsync_pending(void)
{
    uint32_t isr = 0;

    sf2000_mmio_get32(SF2000_GPIO_L_ISR, &isr);
    return (isr & SF2000_GPIO_L08) != 0;
}

static void sf2000_gpio_l_vsync_maybe_raise(void)
{
    int64_t now = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);
    uint32_t isr = 0;

    if (now < sf2000_next_vsync_ns || !sf2000_gpio_l_vsync_enabled()) {
        return;
    }

    /*
     * The ST7789V tearing-effect output is routed to PINPAD_L08 and requested
     * as a rising-edge GPIO interrupt by the stock LCD driver. A 60 Hz edge is
     * enough to unblock wait-for-vsync users until the panel timing is more
     * precisely modelled.
     */
    sf2000_mmio_get32(SF2000_GPIO_L_ISR, &isr);
    sf2000_mmio_set32(SF2000_GPIO_L_ISR, isr | SF2000_GPIO_L08);
    sf2000_next_vsync_ns = now + NANOSECONDS_PER_SECOND / 60;
}

static bool sf2000_timer_pending(unsigned index)
{
    uint32_t count;

    if (!sf2000_timer_configured(index)) {
        return false;
    }

    /*
     * TIMER0/TIMER1 are second/millisecond timers. Their +0 register is the
     * target seconds value and +4 carries the target milliseconds in bits
     * 0..9 plus tick-per-ms calibration in bits 16..31. They do not behave as
     * free-running compare timers. Treating an unprogrammed target as a normal
     * compare makes INT_ST stick forever after stock maincode enables them.
     */
    if (sf2000_timer_is_sec_ms(index)) {
        uint32_t target_ms = sf2000_timer_cnt[index] * 1000u +
                             (sf2000_timer_aim[index] & 0x3ffu);
        uint32_t elapsed_ms = sf2000_timer_ms();

        if (target_ms == 0) {
            return false;
        }

        return elapsed_ms - target_ms < 0x80000000u;
    }

    count = sf2000_timer_ticks();
    return count - sf2000_timer_aim[index] < 0x80000000u;
}

static bool sf2000_timer5_pending(void)
{
    int64_t now = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);

    if (!sf2000_irq1_enabled(SF2000_SB_TIMER_IRQ)) {
        return false;
    }

    /*
     * Stock and HCRTOS both route the scheduler through external interrupt
     * bank 1 bit 22, then into MIPS external interrupt line 3. Early stock boot
     * enables the bank bit before programming TIMER5 and idles around CP0
     * Count, so waiting for an exact hardware timer configuration deadlocks.
     * The synthetic tick keeps boot moving until the firmware writes TIMER5;
     * after that, compare-based behavior is used.
     */
    if (!sf2000_timer5_configured()) {
        return now >= sf2000_next_tick_ns;
    }

    return sf2000_timer_pending(SF2000_TIMER5_INDEX);
}

static bool sf2000_sb_timer_pending(void)
{
    unsigned i;

    if (!sf2000_irq1_enabled(SF2000_SB_TIMER_IRQ)) {
        return false;
    }

    if (sf2000_timer5_pending()) {
        return true;
    }

    /*
     * HCRTOS names bank-1 bit 22 as the south-bridge timer interrupt, not a
     * TIMER5-only interrupt. The stock menu path arms TIMER0 after the SD
     * mount callback and then waits for an IRQ-driven timeout wakeup before it
     * opens menu assets. Route any explicitly configured timer through the same
     * bank bit, while leaving unconfigured TIMER0/TIMER1 quiet so boot does not
     * see a stuck interrupt.
     */
    for (i = 0; i < SF2000_TIMER_COUNT; i++) {
        if (i == SF2000_TIMER5_INDEX) {
            continue;
        }
        if (sf2000_timer_pending(i)) {
            return true;
        }
    }

    return false;
}

static bool sf2000_irq2_active(void)
{
    uint32_t enable = 0;

    if (!sf2000_irq2_pending) {
        return false;
    }
    sf2000_mmio_get32(SF2000_IRQ_ENABLE2, &enable);
    return (sf2000_irq2_pending & enable) != 0;
}

static void sf2000_timer_ack(void)
{
    sf2000_next_tick_ns = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) +
                          NANOSECONDS_PER_SECOND / 20;
    sf2000_timer_ctrl[SF2000_TIMER5_INDEX] &= ~SF2000_TIMER_CTRL_INT;
}

static void sf2000_update_irq(void)
{
    if (!sf2000_eirq3) {
        return;
    }

    sf2000_gpio_l_vsync_maybe_raise();

    qemu_set_irq(sf2000_eirq3,
                 (sf2000_gpio_l_vsync_pending() &&
                  sf2000_irq1_enabled(SF2000_GPIO_IRQ)) ||
                 (sf2000_uart_irq_pending(0) &&
                  sf2000_irq1_enabled(SF2000_UART0_IRQ)) ||
                 (sf2000_uart_irq_pending(1) &&
                  sf2000_irq1_enabled(SF2000_UART1_IRQ)) ||
                 (sf2000_i2c_irq_pending(0) &&
                  sf2000_irq1_enabled(SF2000_I2C0_IRQ)) ||
                 (sf2000_i2c_irq_pending(1) &&
                  sf2000_irq1_enabled(SF2000_I2C1_IRQ)) ||
                 (sf2000_irc_irq_pending() &&
                  sf2000_irq1_enabled(SF2000_IRC_IRQ)) ||
                 (sf2000_sb_timer_pending() && !sf2000_sb_timer_irq_masked) ||
                 (sf2000_sdio_irq_pending &&
                  sf2000_irq1_enabled(SF2000_SDIO_IRQ)) ||
                 sf2000_irq2_active());
}

static void sf2000_irq_poll_timer_cb(void *opaque)
{
    /*
     * The stock FreeRTOS port eventually idles in a tight branch loop and
     * expects the south-bridge timer interrupt to arrive without any MMIO
     * activity. Re-evaluate the level periodically so QEMU can assert EIRQ3
     * after virtual time advances instead of only during register accesses.
     */
    sf2000_trace_pc_landmark();
    sf2000_patch_stock_security_check();
    sf2000_patch_hccast_security_check();
    sf2000_patch_stock_archive_path();
    sf2000_patch_stock_archive_access_wait();
    sf2000_update_irq();
    timer_mod(sf2000_irq_poll_timer,
              qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) +
              NANOSECONDS_PER_SECOND / 1000);
}

static bool sf2000_trace_sdio(void)
{
    static int trace = -1;

    if (trace < 0) {
        const char *env = g_getenv("SF2000_TRACE_SDIO");

        trace = env && env[0] && g_strcmp0(env, "0") != 0;
    }
    return trace != 0;
}

static bool sf2000_trace_sysio(void)
{
    static int trace = -1;

    if (trace < 0) {
        const char *env = g_getenv("SF2000_TRACE_SYSIO");

        trace = env && env[0] && g_strcmp0(env, "0") != 0;
    }
    return trace != 0;
}

static bool sf2000_trace_aux(void)
{
    static int trace = -1;

    if (trace < 0) {
        const char *env = g_getenv("SF2000_TRACE_AUX");

        trace = env && env[0] && g_strcmp0(env, "0") != 0;
    }
    return trace != 0;
}

static bool sf2000_trace_gma(void)
{
    static int trace = -1;

    if (trace < 0) {
        const char *env = g_getenv("SF2000_TRACE_GMA");

        trace = env && env[0] && g_strcmp0(env, "0") != 0;
    }
    return trace != 0;
}

static uint32_t sf2000_gma_bg_colour(void)
{
    static uint32_t colour;
    static bool init;

    if (!init) {
        const char *env = g_getenv("SF2000_GMA_BG");

        colour = 0xff000000u;
        if (env && env[0]) {
            colour |= (uint32_t)g_ascii_strtoull(env, NULL, 16) & 0xffffffu;
        }
        init = true;
    }
    return colour;
}

static bool sf2000_trace_de(void)
{
    static int trace = -1;

    if (trace < 0) {
        /* SF2000_TRACE_DE=1: log every access to the display-engine block */
        const char *env = g_getenv("SF2000_TRACE_DE");

        trace = env && env[0] && g_strcmp0(env, "0") != 0;
    }
    return trace != 0;
}

static bool sf2000_hdmi_hpd(void)
{
    static int hpd = -1;

    if (hpd < 0) {
        /* SF2000_HDMI_HPD=0 leaves the HDMI sink unplugged (default: plugged) */
        const char *env = g_getenv("SF2000_HDMI_HPD");

        hpd = !(env && env[0] && g_strcmp0(env, "0") == 0);
    }
    return hpd != 0;
}

static bool sf2000_trace_mmio_pc(void)
{
    static int trace = -1;

    if (trace < 0) {
        const char *env = g_getenv("SF2000_TRACE_MMIO_PC");

        trace = env && env[0] && g_strcmp0(env, "0") != 0;
    }
    return trace != 0;
}

static bool sf2000_trace_sflash(void)
{
    static int trace = -1;

    if (trace < 0) {
        const char *env = g_getenv("SF2000_TRACE_SFLASH");

        trace = env && env[0] && g_strcmp0(env, "0") != 0;
    }
    return trace != 0;
}

static bool sf2000_sysio_quiet_addr(hwaddr addr)
{
    /*
     * SYSIO clock, reset, pinmux, GPIO-control, and interrupt-mask registers
     * are noisy during stock display/storage bring-up but are backed by the
     * generic read/write register store or explicit GPIO paths. Keep them
     * visible only when explicitly researching the SYSIO block.
     */
    return addr >= SF2000_MSYSIO_BASE && addr <= 0x1880051c;
}

static void sf2000_log_mmio(const char *kind, hwaddr addr, uint64_t value,
                            unsigned size)
{
    /*
     * These are intentionally modelled as hot polling registers. Logging every
     * byte poll makes the firmware trace much harder to mine for new gaps.
     */
    if ((addr >= SF2000_UART0_BASE &&
         addr < SF2000_UART0_BASE + SF2000_UART_SIZE) ||
        (addr >= SF2000_IRC_BASE &&
         addr < SF2000_IRC_BASE + SF2000_IRC_SIZE) ||
        (addr >= SF2000_UART1_BASE &&
         addr < SF2000_UART1_BASE + SF2000_UART_SIZE) ||
        (addr >= SF2000_I2C0_BASE &&
         addr < SF2000_I2C0_BASE + SF2000_I2C_SIZE) ||
        (addr >= SF2000_I2C1_BASE &&
         addr < SF2000_I2C1_BASE + SF2000_I2C_SIZE) ||
        (addr >= SF2000_PWM_BASE &&
         addr < SF2000_PWM_BASE + SF2000_PWM_SIZE) ||
        (addr == SF2000_MSYSIO_BASE && g_str_equal(kind, "mmio-read")) ||
        (addr >= SF2000_AVPHY_BASE &&
         addr < SF2000_AVPHY_BASE + SF2000_AVPHY_SIZE) ||
        (addr >= SF2000_GE_BASE && addr < SF2000_GE_BASE + SF2000_GE_SIZE) ||
        (!sf2000_trace_de() && addr >= SF2000_GMA_BASE &&
         addr < SF2000_GMA_BASE + SF2000_GMA_SIZE) ||
        (addr >= SF2000_ADC_BASE && addr < SF2000_ADC_BASE + SF2000_ADC_SIZE) ||
        (addr >= SF2000_WDT_BASE && addr < SF2000_WDT_BASE + SF2000_WDT_SIZE) ||
        (addr >= SF2000_SYSCLK_EXT_BASE &&
         addr < SF2000_SYSCLK_EXT_BASE + SF2000_SYSCLK_EXT_SIZE) ||
        (addr >= SF2000_SND_DAC_BASE &&
         addr < SF2000_SND_DAC_BASE + SF2000_SND_DAC_SIZE) ||
        (addr >= SF2000_DSC_BOOT_BASE &&
         addr < SF2000_DSC_BOOT_BASE + SF2000_DSC_BOOT_SIZE) ||
        (addr >= 0x1884c000 && addr < 0x1884c040 &&
         !sf2000_trace_sdio()) ||
        (addr >= SF2000_AUX_BASE && addr < SF2000_AUX_BASE + SF2000_AUX_SIZE &&
         !sf2000_trace_aux()) ||
        (sf2000_sysio_quiet_addr(addr) && !sf2000_trace_sysio()) ||
        (addr >= 0x1882e098 && addr < 0x1882e0a4 && !sf2000_trace_sflash()) ||
        addr == SF2000_GPIO_L_OUT || addr == 0x18800354 ||
        addr == 0x18800058 || addr == 0x18800358 ||
        addr == 0x1880a038 || addr == 0x1880a03a ||
        (addr == SF2000_GPIO_L_IN && g_str_equal(kind, "mmio-read")) ||
        (addr == SF2000_GPIO_L_ISR && g_str_equal(kind, "mmio-read")) ||
        (addr == SF2000_GPIO_R_IN && g_str_equal(kind, "mmio-read")) ||
        (addr == SF2000_GPIO_R_ISR && g_str_equal(kind, "mmio-read")) ||
        addr == SF2000_IRQ_STATUS1 || addr == SF2000_IRQ_STATUS2 ||
        (addr >= SF2000_TIMER_BASE &&
         addr < SF2000_TIMER_BASE + SF2000_TIMER_SIZE)) {
        return;
    }

    if (sf2000_trace_mmio_pc()) {
        /* SF2000_TRACE_MMIO_PC=1: append the guest PC and $ra of the access */
        CPUState *cs = current_cpu;
        uint32_t pc = 0, ra = 0;

        if (cs) {
            CPUMIPSState *env = &MIPS_CPU(cs)->env;

            pc = env->active_tc.PC;
            ra = env->active_tc.gpr[31];
        }
        qemu_log_mask(LOG_UNIMP, "sf2000: %s addr=0x%08" HWADDR_PRIx
                      " size=%u value=0x%08" PRIx64 " pc=0x%08x ra=0x%08x\n",
                      kind, addr, size, value, pc, ra);
        return;
    }
    qemu_log_mask(LOG_UNIMP, "sf2000: %s addr=0x%08" HWADDR_PRIx
                  " size=%u value=0x%08" PRIx64 "\n",
                  kind, addr, size, value);
}

static bool sf2000_mmio_get32(hwaddr addr, uint32_t *value)
{
    unsigned i;

    addr &= ~3u;
    for (i = 0; i < ARRAY_SIZE(sf2000_regs); i++) {
        if (sf2000_regs[i].valid && sf2000_regs[i].addr == addr) {
            *value = sf2000_regs[i].value;
            return true;
        }
    }
    for (i = 0; i < ARRAY_SIZE(sf2000_reg_defaults); i++) {
        if (sf2000_reg_defaults[i].addr == addr) {
            *value = sf2000_reg_defaults[i].value;
            return true;
        }
    }
    *value = 0;
    return false;
}

static void sf2000_mmio_set32(hwaddr addr, uint32_t value)
{
    unsigned i;
    unsigned empty = ARRAY_SIZE(sf2000_regs);

    addr &= ~3u;
    for (i = 0; i < ARRAY_SIZE(sf2000_regs); i++) {
        if (sf2000_regs[i].valid && sf2000_regs[i].addr == addr) {
            sf2000_regs[i].value = value;
            return;
        }
        if (!sf2000_regs[i].valid && empty == ARRAY_SIZE(sf2000_regs)) {
            empty = i;
        }
    }
    if (empty != ARRAY_SIZE(sf2000_regs)) {
        sf2000_regs[empty].addr = addr;
        sf2000_regs[empty].value = value;
        sf2000_regs[empty].valid = true;
    }
}

static bool sf2000_ge_decode(hwaddr full_addr)
{
    return full_addr >= SF2000_GE_BASE &&
           full_addr < SF2000_GE_BASE + SF2000_GE_SIZE;
}

static unsigned sf2000_ge_dump_limit(void)
{
    const char *limit_s = g_getenv("SF2000_GE_DUMP_LIMIT");
    unsigned limit;

    if (!limit_s || !limit_s[0]) {
        return SF2000_GE_QUEUE_DUMP_DEFAULT;
    }
    limit = g_ascii_strtoull(limit_s, NULL, 0);
    return limit;
}

static unsigned sf2000_ge_node_dump_limit(void)
{
    const char *limit_s = g_getenv("SF2000_GE_NODE_DUMP_LIMIT");
    unsigned limit;

    if (!limit_s || !limit_s[0]) {
        return 0;
    }
    limit = g_ascii_strtoull(limit_s, NULL, 0);
    return limit;
}

static bool sf2000_trace_ge(void)
{
    return sf2000_ge_dump_limit() > 0;
}

static bool sf2000_ge_read_node(uint32_t first, uint32_t *node,
                                uint32_t words)
{
    uint32_t i;

    for (i = 0; i < words; i++) {
        if (address_space_read(&address_space_memory, first + i * 4u,
                               MEMTXATTRS_UNSPECIFIED, &node[i],
                               sizeof(node[i])) != MEMTX_OK) {
            return false;
        }
        node[i] = le32_to_cpu(node[i]);
    }
    return true;
}

static void sf2000_ge_memset(uint32_t dst, uint8_t value, size_t len)
{
    uint8_t buf[4096];
    size_t done = 0;

    if (!dst || !len) {
        return;
    }
    memset(buf, value, sizeof(buf));
    while (done < len) {
        size_t chunk = MIN(sizeof(buf), len - done);

        address_space_write(&address_space_memory, dst + done,
                            MEMTXATTRS_UNSPECIFIED, buf, chunk);
        done += chunk;
    }
}

static void sf2000_ge_memcpy(uint32_t dst, uint32_t src, size_t len)
{
    uint8_t *buf;

    if (!dst || !src || !len) {
        return;
    }
    buf = g_malloc(len);
    if (address_space_read(&address_space_memory, src, MEMTXATTRS_UNSPECIFIED,
                           buf, len) == MEMTX_OK) {
        address_space_write(&address_space_memory, dst,
                            MEMTXATTRS_UNSPECIFIED, buf, len);
    }
    g_free(buf);
}

/*
 * GE command node (31 words, decoded from libge's cmdq_node_context and the
 * queues the hccast application submits):
 *   [0]  group mask (0x0201ffff)          [1]  func: 0x..08 blit, 0x..300 fill
 *   [2]  dst base  [3] dst type            [4]/[5] dst read-back surface
 *   [6]  src base  [7] src type            [8]/[9] mask surface
 *   [10] fill colour (raw pixel)           [13] internal format
 *   [16] dst xy    [17] dst wh             [18] src xy   [20] src wh
 *   [24] clut ctl  [25] clut pointer       [28] global alpha
 *   [29]/[30] colour-key min/max sentinels
 * A "type" word carries the HCFB_FMT_* pixel format in bits 15:12 and the
 * surface pitch in pixels in bits 11:0.
 */
static unsigned sf2000_ge_bpp(uint32_t fmt)
{
    switch (fmt) {
    case 0x0: return 3;
    case 0x1: return 4;
    case 0x2: case 0x3: case 0x5: case 0x6: return 2;
    case 0xc: return 1;
    default: return 0;
    }
}

static uint32_t sf2000_ge_to_argb(uint32_t fmt, const uint8_t *p,
                                  const uint32_t *clut)
{
    uint32_t v, r, g, b, a;

    switch (fmt) {
    case 0x0:
        return 0xff000000u | (p[2] << 16) | (p[1] << 8) | p[0];
    case 0x1:
        return ldl_le_p(p);
    case 0x2:
    case 0x3:
        v = lduw_le_p(p);
        a = fmt == 0x3 ? ((v >> 12) & 0xf) * 17 : 0xff;
        return (a << 24) | ((((v >> 8) & 0xf) * 17) << 16) |
               ((((v >> 4) & 0xf) * 17) << 8) | ((v & 0xf) * 17);
    case 0x5:
        v = lduw_le_p(p);
        r = (v >> 10) & 0x1f; g = (v >> 5) & 0x1f; b = v & 0x1f;
        return ((v & 0x8000) ? 0xff000000u : 0) | ((r << 3 | r >> 2) << 16) |
               ((g << 3 | g >> 2) << 8) | (b << 3 | b >> 2);
    case 0x6:
        v = lduw_le_p(p);
        r = (v >> 11) & 0x1f; g = (v >> 5) & 0x3f; b = v & 0x1f;
        return 0xff000000u | ((r << 3 | r >> 2) << 16) |
               ((g << 2 | g >> 4) << 8) | (b << 3 | b >> 2);
    case 0xc:
        return clut ? clut[p[0]] : (0xff000000u | (p[0] * 0x010101u));
    default:
        return 0;
    }
}

static void sf2000_ge_from_argb(uint32_t fmt, uint8_t *p, uint32_t c)
{
    uint32_t a = c >> 24, r = (c >> 16) & 0xff, g = (c >> 8) & 0xff, b = c & 0xff;

    switch (fmt) {
    case 0x0:
        p[0] = b; p[1] = g; p[2] = r;
        break;
    case 0x1:
        stl_le_p(p, c);
        break;
    case 0x2:
        stw_le_p(p, ((r >> 4) << 8) | ((g >> 4) << 4) | (b >> 4));
        break;
    case 0x3:
        stw_le_p(p, ((a >> 4) << 12) | ((r >> 4) << 8) | ((g >> 4) << 4) | (b >> 4));
        break;
    case 0x5:
        stw_le_p(p, ((a >= 0x80) ? 0x8000 : 0) | ((r >> 3) << 10) |
                    ((g >> 3) << 5) | (b >> 3));
        break;
    case 0x6:
        stw_le_p(p, ((r >> 3) << 11) | ((g >> 2) << 5) | (b >> 3));
        break;
    default:
        break;
    }
}

/*
 * Node length from the group-mask word. Groups 0..16 (mask 0x1ffff) carry the
 * 30 words listed above; group 18 appends the 7-word stretch/filter block
 * (two zero words, mode, 0x100 scale, coefficient table VA, 1, table VA).
 */
static uint32_t sf2000_ge_node_words(uint32_t mask_word)
{
    uint32_t mask = mask_word & 0x00ffffff;
    uint32_t n = 1;

    if ((mask_word & 0xff000000) != 0x02000000 || (mask & 0x1ffff) != 0x1ffff) {
        return 0;
    }
    n += 30;
    mask &= ~0x1ffffu;
    if (mask & BIT(18)) {
        n += 7;
        mask &= ~BIT(18);
    }
    return mask ? 0 : n;
}

static unsigned sf2000_ge_tile_count;

static void sf2000_ge_dump_tile(uint32_t src, uint32_t sfmt, uint32_t spitch,
                                uint32_t sx, uint32_t sy, uint32_t sw, uint32_t sh,
                                const uint32_t *clut)
{
    const char *dir = g_getenv("SF2000_GE_TILE_DIR");
    unsigned sbpp = sf2000_ge_bpp(sfmt);
    g_autofree char *path = NULL;
    g_autofree uint8_t *row = NULL;
    g_autofree uint8_t *out = NULL;
    FILE *f;
    uint32_t x, y;

    if (!dir || !*dir || !sbpp || sf2000_ge_tile_count >= 200) {
        return;
    }
    path = g_strdup_printf("%s/ge-tile-%03u-%08x-%ux%u-fmt%u.ppm", dir,
                           sf2000_ge_tile_count++, src, sw, sh, sfmt);
    f = fopen(path, "wb");
    if (!f) {
        return;
    }
    fprintf(f, "P6\n%u %u\n255\n", sw, sh);
    row = g_malloc(sw * sbpp);
    out = g_malloc(sw * 3);
    for (y = 0; y < sh; y++) {
        if (address_space_read(&address_space_memory,
                               src + ((uint64_t)(sy + y) * spitch + sx) * sbpp,
                               MEMTXATTRS_UNSPECIFIED, row, sw * sbpp) != MEMTX_OK) {
            break;
        }
        for (x = 0; x < sw; x++) {
            uint32_t c = sf2000_ge_to_argb(sfmt, row + x * sbpp, clut);

            if (!(c >> 24)) {
                c = 0xff00ff; /* transparent shown as magenta */
            }
            out[x * 3] = c >> 16;
            out[x * 3 + 1] = c >> 8;
            out[x * 3 + 2] = c;
        }
        fwrite(out, 1, sw * 3, f);
    }
    fclose(f);
}

static void sf2000_ge_execute_node(uint32_t *node, uint32_t words)
{
    uint32_t func, dst, dtype, dfmt, dpitch, dx, dy, dw, dh;
    uint32_t src, stype, sfmt, spitch, sx, sy, sw, sh;
    uint32_t bg, btype, bfmt, bpitch, bx, by;
    uint32_t clut_ptr, galpha, colour;
    unsigned dbpp, sbpp, bbpp;
    uint32_t clut[256];
    bool have_clut = false;
    bool blit, copy, blend;
    uint8_t *srow = NULL, *brow = NULL, *drow = NULL;
    uint32_t y, x;

    if (words < 29 || (node[0] & 0xff000000) != 0x02000000) {
        return;
    }
    func = node[1];
    dst = node[2];
    dtype = node[3];
    bg = node[4];
    btype = node[5];
    src = node[6];
    stype = node[7];
    dx = node[16] & 0xffff;
    dy = node[16] >> 16;
    dw = node[17] & 0xffff;
    dh = node[17] >> 16;
    bx = node[18] & 0xffff;
    by = node[18] >> 16;
    sx = node[19] & 0xffff;
    sy = node[19] >> 16;
    sw = node[20] & 0xffff;
    sh = node[20] >> 16;
    clut_ptr = node[25];
    galpha = node[28] & 0xff;
    dfmt = (dtype >> 12) & 0xf;
    dpitch = dtype & 0xfff;
    sfmt = (stype >> 12) & 0xf;
    spitch = stype & 0xfff;
    bfmt = (btype >> 12) & 0xf;
    bpitch = btype & 0xfff;
    dbpp = sf2000_ge_bpp(dfmt);
    sbpp = sf2000_ge_bpp(sfmt);
    bbpp = sf2000_ge_bpp(bfmt);
    blit = (func & 0x8) && src;
    copy = !(func & 0x8) && (func & 0x1) && bg;
    /*
     * The plain 0x00200008 blit hccast issues is a straight copy (transparent
     * pixels overwrite the OSD, the GMA composes the layer over the video).
     * hcge_blit ORs 0x4000 into the func word for the DFB alpha-blend flags;
     * bits 18/19 (0x002c0008, the CLUT8 -> ARGB8888 palette conversion) are
     * not a blend: that node must reproduce the CLUT verbatim.
     */
    blend = (func & BIT(14)) != 0;

    if (!dst || !dbpp || !dw || !dh || dw > 4096 || dh > 4096) {
        if (sf2000_trace_ge()) {
            qemu_log_mask(LOG_UNIMP, "sf2000: ge-skip func=0x%08x dst=0x%08x dtype=0x%08x wh=%ux%u\n",
                          func, dst, dtype, dw, dh);
        }
        return;
    }
    if (!dpitch) {
        dpitch = dw;
    }

    if (!blit && !copy) {
        /*
         * Solid fill: func bits 9:8 fill with the colour in word 10, bit 10
         * clears with the colour in word 12. Both are raw destination pixels.
         */
        uint8_t px[4];

        if (func & 0x400) {
            colour = node[12];
        } else if (func & 0x300) {
            colour = node[10];
        } else {
            if (sf2000_trace_ge()) {
                qemu_log_mask(LOG_UNIMP, "sf2000: ge-skip-func func=0x%08x dst=0x%08x src=0x%08x bg=0x%08x\n",
                              func, dst, src, bg);
            }
            return;
        }
        drow = g_malloc(dw * dbpp);
        stl_le_p(px, colour);
        for (x = 0; x < dw; x++) {
            memcpy(drow + x * dbpp, px, dbpp);
        }
        for (y = 0; y < dh; y++) {
            address_space_write(&address_space_memory,
                                dst + ((uint64_t)(dy + y) * dpitch + dx) * dbpp,
                                MEMTXATTRS_UNSPECIFIED, drow, dw * dbpp);
        }
        g_free(drow);
        if (sf2000_trace_ge()) {
            qemu_log_mask(LOG_UNIMP, "sf2000: ge-fill dst=0x%08x fmt=%u rect=%u,%u %ux%u colour=0x%08x func=0x%08x\n",
                          dst, dfmt, dx, dy, dw, dh, colour, func);
        }
        return;
    }

    if (copy) {
        /* func 0x1: copy the read-back surface (words 4/5 @ word 18) to dst */
        src = bg;
        sfmt = bfmt;
        spitch = bpitch;
        sbpp = bbpp;
        sx = bx;
        sy = by;
        sw = dw;
        sh = dh;
        bg = 0;
        galpha = 255;
    }
    if (!sw || !sh || sw > 4096 || sh > 4096) {
        sw = dw;
        sh = dh;
    }
    if (!sbpp) {
        if (sf2000_trace_ge()) {
            qemu_log_mask(LOG_UNIMP, "sf2000: ge-skip-src func=0x%08x src=0x%08x stype=0x%08x\n",
                          func, src, stype);
        }
        return;
    }
    if (!spitch) {
        spitch = dw;
    }
    if (bg && bbpp && !bpitch) {
        bpitch = dw;
    }
    if (sfmt == 0xc && clut_ptr &&
        address_space_read(&address_space_memory, clut_ptr, MEMTXATTRS_UNSPECIFIED,
                           clut, sizeof(clut)) == MEMTX_OK) {
        for (x = 0; x < 256; x++) {
            clut[x] = le32_to_cpu(clut[x]);
        }
        have_clut = true;
    }

    if (!copy) {
        sf2000_ge_dump_tile(src, sfmt, spitch, sx, sy, sw, sh,
                            have_clut ? clut : NULL);
    }

    srow = g_malloc(sw * sbpp);
    drow = g_malloc(dw * dbpp);
    if (bg && bbpp) {
        brow = g_malloc(dw * bbpp);
    }
    for (y = 0; y < dh; y++) {
        uint64_t doff = dst + ((uint64_t)(dy + y) * dpitch + dx) * dbpp;
        uint32_t src_y = sy + (uint32_t)(((uint64_t)y * sh) / dh);

        if (address_space_read(&address_space_memory,
                               src + ((uint64_t)src_y * spitch + sx) * sbpp,
                               MEMTXATTRS_UNSPECIFIED, srow, sw * sbpp) != MEMTX_OK) {
            break;
        }
        if (brow) {
            if (address_space_read(&address_space_memory,
                                   bg + ((uint64_t)(by + y) * bpitch + bx) * bbpp,
                                   MEMTXATTRS_UNSPECIFIED, brow, dw * bbpp) != MEMTX_OK) {
                break;
            }
        } else if (address_space_read(&address_space_memory, doff, MEMTXATTRS_UNSPECIFIED,
                                      drow, dw * dbpp) != MEMTX_OK) {
            break;
        }
        for (x = 0; x < dw; x++) {
            uint32_t src_x = (sw == dw) ? x : (uint32_t)(((uint64_t)x * sw) / dw);
            uint32_t s = sf2000_ge_to_argb(sfmt, srow + src_x * sbpp,
                                           have_clut ? clut : NULL);
            uint32_t a = ((s >> 24) * galpha) / 255;
            uint32_t d;

            if (!blend) {
                /* straight copy / format conversion (global alpha ignored) */
                sf2000_ge_from_argb(dfmt, drow + x * dbpp, s);
                continue;
            }
            if (brow) {
                d = sf2000_ge_to_argb(bfmt, brow + x * bbpp, NULL);
            } else {
                d = sf2000_ge_to_argb(dfmt, drow + x * dbpp, NULL);
            }
            if (a == 0) {
                s = d;
            } else if (a < 255) {
                uint32_t r = (((s >> 16) & 0xff) * a + ((d >> 16) & 0xff) * (255 - a)) / 255;
                uint32_t g = (((s >> 8) & 0xff) * a + ((d >> 8) & 0xff) * (255 - a)) / 255;
                uint32_t b = ((s & 0xff) * a + (d & 0xff) * (255 - a)) / 255;
                uint32_t da = MAX(a, d >> 24);

                s = (da << 24) | (r << 16) | (g << 8) | b;
            }
            sf2000_ge_from_argb(dfmt, drow + x * dbpp, s);
        }
        address_space_write(&address_space_memory, doff, MEMTXATTRS_UNSPECIFIED,
                            drow, dw * dbpp);
    }
    g_free(srow);
    g_free(brow);
    g_free(drow);
    if (sf2000_trace_ge()) {
        qemu_log_mask(LOG_UNIMP, "sf2000: ge-%s dst=0x%08x fmt=%u rect=%u,%u %ux%u <- src=0x%08x fmt=%u pitch=%u rect=%u,%u %ux%u bg=0x%08x xy=%u,%u alpha=%u func=0x%08x%s\n",
                      copy ? "copy" : (sw != dw || sh != dh) ? "stretch" : "blit",
                      dst, dfmt, dx, dy, dw, dh, src, sfmt, spitch, sx, sy, sw, sh,
                      bg, bx, by, galpha, func, blend ? " blend" : "");
    }
}

static void sf2000_ge_complete_queue(void)
{
    uint32_t first;
    uint32_t last;
    uint32_t words;
    uint32_t node[SF2000_GE_QUEUE_DUMP_WORDS];
    unsigned dump_limit;
    unsigned node_dump_limit;
    unsigned i;

    /*
     * The HCRTOS GE driver programs HQ first/last pointers at 0x10/0x14 and
     * then writes bit 1 to 0x04. Real hardware DMA-executes the command node
     * range and clears the busy state. We currently model completion and dump
     * the first queue once so the command format can be implemented from real
     * stock traces.
     */
    sf2000_mmio_get32(SF2000_GE_HQ_FIRST, &first);
    sf2000_mmio_get32(SF2000_GE_HQ_LAST, &last);
    if (!first || !last || last < first) {
        qemu_log_mask(LOG_UNIMP,
                      "sf2000: ge-start empty first=0x%08x last=0x%08x\n",
                      first, last);
        sf2000_mmio_set32(SF2000_GE_STATUS, 0);
        return;
    }

    words = MIN((last - first) / 4u + 1u, (uint32_t)SF2000_GE_QUEUE_DUMP_WORDS);

    /*
     * Walk every node between first and last (last points at the final word).
     * libge prefixes optional 2-word group headers (0x81000001 | id) and then
     * emits a group-mask word (0x02xxxxxx) followed by the fields of each
     * selected group; the full-mask node hccast uses is 31 words.
     */
    {
        uint32_t p = first;
        unsigned guard = 0;
        uint32_t nwords;

        while (p <= last && guard++ < 4096) {
            uint32_t w;

            if (address_space_read(&address_space_memory, p, MEMTXATTRS_UNSPECIFIED,
                                   &w, 4) != MEMTX_OK) {
                break;
            }
            w = le32_to_cpu(w);
            if ((w & 0x81000001) == 0x81000001) {
                p += 8;
                continue;
            }
            nwords = sf2000_ge_node_words(w);
            if (!nwords) {
                if (sf2000_trace_ge()) {
                    qemu_log_mask(LOG_UNIMP, "sf2000: ge-unknown-word 0x%08x @0x%08x (stop)\n", w, p);
                }
                break;
            }
            if (sf2000_ge_read_node(p, node, nwords)) {
                sf2000_ge_execute_node(node, nwords);
            }
            p += nwords * 4;
        }
    }
    sf2000_ge_read_node(first, node, words);

    dump_limit = sf2000_ge_dump_limit();
    node_dump_limit = sf2000_ge_node_dump_limit();
    if (sf2000_ge_queue_dump_count < dump_limit) {
        qemu_log_mask(LOG_UNIMP,
                      "sf2000: ge-start[%u] first=0x%08x last=0x%08x words=%u dst=0x%08x src=0x%08x fmt=0x%x wh=0x%08x aux=0x%08x\n",
                      sf2000_ge_queue_dump_count, first, last, words,
                      words > 2 ? node[2] : 0, words > 6 ? node[6] : 0,
                      words > 13 ? node[13] : 0, words > 17 ? node[17] : 0,
                      words > 25 ? node[25] : 0);
        if (sf2000_ge_queue_dump_count < node_dump_limit) {
            for (i = 0; i < words; i++) {
                qemu_log_mask(LOG_UNIMP, "sf2000: ge-node[%02u]=0x%08x\n",
                              i, node[i]);
            }
        }
        if (!words) {
            qemu_log_mask(LOG_UNIMP, "sf2000: ge-node[%02u]=0x%08x\n",
                          0, 0);
        }
        sf2000_ge_queue_dump_count++;
    }

    sf2000_mmio_set32(SF2000_GE_STATUS, 0);
    sf2000_mmio_set32(SF2000_GE_HQ_FIRST, last);

    /*
     * The GMA layer scans descriptor chains continuously on hardware. Stock
     * firmware often arms the descriptors first, then uses GE to populate their
     * backing buffers. Re-present active descriptors after GE completion so the
     * emulated console observes those late buffer updates without waiting for a
     * new doorbell write that may never come.
     */
    if (sf2000_active_gma[0]) {
        sf2000_gma_present(sf2000_active_gma[0]);
    }
    if (sf2000_active_gma[1] && sf2000_active_gma[1] != sf2000_active_gma[0]) {
        sf2000_gma_present(sf2000_active_gma[1]);
    }
}

static bool sf2000_adc_decode(hwaddr full_addr, unsigned *index,
                              unsigned *offset)
{
    hwaddr adc_off;

    if (full_addr < SF2000_ADC_BASE ||
        full_addr >= SF2000_ADC_BASE + SF2000_ADC_SIZE) {
        return false;
    }

    adc_off = full_addr - SF2000_ADC_BASE;
    *index = adc_off / 4;
    *offset = adc_off & 3;
    return *index < ARRAY_SIZE(sf2000_adc_ctrl);
}

static uint64_t sf2000_adc_read(hwaddr full_addr, unsigned size)
{
    unsigned index;
    unsigned offset;
    uint32_t value;

    if (!sf2000_adc_decode(full_addr, &index, &offset)) {
        return 0;
    }

    value = sf2000_adc_ctrl[index];
    if (index == 0) {
        /*
         * HCRTOS exposes battery/key ADC through SAR_ADC_CTRL_REG0:
         * bit 8 is interrupt/status, bits 23:16 are the latest 8-bit sample.
         * UniFrog's battery thresholds treat raw 200 as about 4.0 V, so this
         * value presents a healthy battery without requiring analog modelling.
         */
        value &= ~0x00ff0100u;
        value |= (SF2000_ADC_SAMPLE << 16) | BIT(8);
    }
    value >>= offset * 8;
    if (size < 4) {
        value &= (1u << (size * 8)) - 1u;
    }
    return value;
}

static uint64_t sf2000_i2c_read(hwaddr full_addr, unsigned size)
{
    unsigned index;
    unsigned offset;
    uint32_t value = 0;

    if (!sf2000_i2c_decode(full_addr, &index, &offset)) {
        return 0;
    }

    switch (offset) {
    case SF2000_I2C_HSR:
        /*
         * The HC I2C driver polls for host-busy/device-busy clear and FIFO
         * not-full. A zero status is the idle, ready state for write
         * transfers and avoids inventing a device-specific slave response.
         */
        value = 0;
        break;
    case SF2000_I2C_IER:
        value = sf2000_i2c_ier[index];
        break;
    case SF2000_I2C_ISR:
        value = sf2000_i2c_isr[index];
        break;
    case SF2000_I2C_DATA:
        value = sf2000_i2c_data[index];
        break;
    case SF2000_I2C_IER1:
        value = sf2000_i2c_ier1[index];
        break;
    case SF2000_I2C_ISR1:
        value = sf2000_i2c_isr1[index];
        break;
    default:
        sf2000_mmio_get32(full_addr, &value);
        value >>= ((full_addr & 3u) * 8u);
        break;
    }

    if (size < 4) {
        value &= (1u << (size * 8)) - 1u;
    }
    return value;
}

static void sf2000_i2c_write(hwaddr full_addr, uint64_t value)
{
    unsigned index;
    unsigned offset;

    if (!sf2000_i2c_decode(full_addr, &index, &offset)) {
        return;
    }

    switch (offset) {
    case SF2000_I2C_HCR:
        if (value & SF2000_I2C_HCR_ST) {
            /*
             * Model an immediate, successful host-controller transaction. The
             * real block moves bytes through its FIFO and raises TDI; open
             * drivers care first that the transfer contract does not timeout.
             */
            sf2000_i2c_isr[index] |= SF2000_I2C_ISR_TDI;
            sf2000_i2c_isr1[index] |= SF2000_I2C_ISR1_FT;
        }
        break;
    case SF2000_I2C_IER:
        sf2000_i2c_ier[index] = value & 0xff;
        break;
    case SF2000_I2C_ISR:
        sf2000_i2c_isr[index] &= ~(value & 0xff);
        break;
    case SF2000_I2C_DATA:
        sf2000_i2c_data[index] = value & 0xff;
        break;
    case SF2000_I2C_IER1:
        sf2000_i2c_ier1[index] = value & 0xff;
        break;
    case SF2000_I2C_ISR1:
        sf2000_i2c_isr1[index] &= ~(value & 0xff);
        break;
    default:
        break;
    }
}

static bool sf2000_wdt_decode(hwaddr full_addr)
{
    return full_addr >= SF2000_WDT_BASE &&
           full_addr < SF2000_WDT_BASE + SF2000_WDT_SIZE;
}

static void sf2000_uart_put(unsigned index, uint8_t ch)
{
    if (ch == '\r') {
        return;
    }
    if (ch == '\n') {
        sf2000_uart_line[index][sf2000_uart_line_len[index]] = 0;
        qemu_log_mask(LOG_UNIMP, "sf2000: uart: %s\n",
                      sf2000_uart_line[index]);
        sf2000_uart_line_len[index] = 0;
        return;
    }
    if (sf2000_uart_line_len[index] + 1 < sizeof(sf2000_uart_line[index])) {
        sf2000_uart_line[index][sf2000_uart_line_len[index]++] =
            ch >= 0x20 && ch < 0x7f ? ch : '.';
    }
}

static uint32_t sf2000_gpio_l_sample(uint32_t value)
{
    CPUState *cs = first_cpu;
    unsigned index = sf2000_key_shift_index % SF2000_KEY_COUNT;

    if (sf2000_key_mask & BIT(index)) {
        value &= ~BIT(SF2000_KEY_DATA_BIT);
    } else {
        value |= BIT(SF2000_KEY_DATA_BIT);
    }

    if (g_getenv("SF2000_TRACE_KEYS") && cs) {
        MIPSCPU *cpu = MIPS_CPU(cs);

        fprintf(stderr,
                "sf2000: key-sample pc=0x%08x index=%u mask=0x%08x value=0x%08x\n",
                (uint32_t)cpu->env.active_tc.PC, index, sf2000_key_mask,
                value);
    }

    return value;
}

static uint8_t sf2000_rf_read_reg(uint8_t reg)
{
    switch (reg) {
    case 0x05:
        /*
         * UniFrog's empirical stock-compatible sequence writes 0x25=0xa5
         * and then validates the bus by reading RF register 0x05 as 0xa5.
         * Keep the ID/test register stable even if guest code never touched
         * it directly.
         */
        return sf2000_rf_regs[reg] ? sf2000_rf_regs[reg] : 0xa5;
    case 0x07:
        /*
         * Packet-ready/status. UniFrog's real-device probe observed 0x0e while
         * the bus was healthy and no wireless packet was pending. Bit 0x40 is
         * the packet-ready bit used by UniFrog, so this remains an idle state.
         */
        return 0x0e;
    case 0x61:
        return 0x00;
    default:
        return sf2000_rf_regs[reg];
    }
}

static void sf2000_rf_reset_transaction(void)
{
    sf2000_rf_have_reg = false;
    sf2000_rf_read_phase = false;
    sf2000_rf_shift = 0;
    sf2000_rf_bit_count = 0;
    sf2000_rf_response = 0;
    sf2000_rf_response_bit = 0;
}

static void sf2000_rf_finish_byte(uint8_t value)
{
    if (!sf2000_rf_have_reg) {
        sf2000_rf_reg = value;
        sf2000_rf_have_reg = true;
        sf2000_rf_response = sf2000_rf_read_reg(sf2000_rf_reg);
        sf2000_rf_response_bit = 0;
        return;
    }

    if (!sf2000_rf_read_phase) {
        sf2000_rf_regs[sf2000_rf_reg] = value;
        if (sf2000_rf_reg == 0x25 && value == 0xa5) {
            sf2000_rf_regs[0x05] = 0xa5;
        }
    }
}

static bool sf2000_rf_data_is_output(void)
{
    uint32_t dir = 0;

    sf2000_mmio_get32(SF2000_GPIO_L_DIR, &dir);
    return (dir & BIT(SF2000_RF_DATA_BIT)) != 0;
}

static void sf2000_rf_gpio_l_write(uint32_t value)
{
    bool new_cs = (value & BIT(SF2000_RF_CS_BIT)) != 0;
    bool new_clk = (value & BIT(SF2000_RF_CLK_BIT)) != 0;
    bool data_is_output;

    if ((!sf2000_rf_cs && new_cs) || (sf2000_rf_cs && !new_cs)) {
        sf2000_rf_reset_transaction();
    }

    sf2000_rf_cs = new_cs;
    if (sf2000_rf_cs) {
        sf2000_rf_clk = new_clk;
        return;
    }

    data_is_output = sf2000_rf_data_is_output();
    if (!data_is_output && sf2000_rf_have_reg) {
        sf2000_rf_read_phase = true;
    }

    if (!sf2000_rf_clk && new_clk) {
        if (data_is_output) {
            sf2000_rf_shift = (sf2000_rf_shift << 1) |
                              ((value >> SF2000_RF_DATA_BIT) & 1u);
            if (++sf2000_rf_bit_count == 8) {
                sf2000_rf_finish_byte(sf2000_rf_shift);
                sf2000_rf_shift = 0;
                sf2000_rf_bit_count = 0;
            }
        }
    }

    sf2000_rf_clk = new_clk;
}

static uint32_t sf2000_rf_gpio_l_sample(uint32_t value)
{
    if (!sf2000_rf_cs && sf2000_rf_have_reg && !sf2000_rf_data_is_output()) {
        uint8_t bit = (sf2000_rf_response >> (7 - sf2000_rf_response_bit)) & 1;

        if (bit) {
            value |= BIT(SF2000_RF_DATA_BIT);
        } else {
            value &= ~BIT(SF2000_RF_DATA_BIT);
        }
        sf2000_rf_response_bit++;
        if (sf2000_rf_response_bit == 8) {
            sf2000_rf_reg++;
            sf2000_rf_response = sf2000_rf_read_reg(sf2000_rf_reg);
            sf2000_rf_response_bit = 0;
        }
    }

    return value;
}

static void sf2000_gpio_l_write(uint32_t value)
{
    bool old_clk = (sf2000_gpio_l_out & BIT(SF2000_KEY_CLK_BIT)) != 0;
    bool new_clk = (value & BIT(SF2000_KEY_CLK_BIT)) != 0;
    uint32_t dir = 0;
    bool data_is_output;

    /*
     * The SF2000 local keypad is a 12-bit active-low shift register on L23
     * with clock on L24. Driving L23 low is the parallel-load phase used by
     * UniFrog and the stock firmware before switching it back to input. This
     * is why keyboard state is not returned as one flat GPIO register: each
     * rising clock edge advances the sampled key bit.
     */
    sf2000_mmio_get32(SF2000_GPIO_L_IN + 8, &dir);
    data_is_output = (dir & BIT(SF2000_KEY_DATA_BIT)) != 0;

    if (data_is_output && !(value & BIT(SF2000_KEY_DATA_BIT))) {
        sf2000_key_shift_index = 0;
    } else if (!old_clk && new_clk) {
        sf2000_key_shift_index =
            (sf2000_key_shift_index + 1) % SF2000_KEY_COUNT;
    }

    if (g_getenv("SF2000_TRACE_KEYS")) {
        fprintf(stderr,
                "sf2000: key-clock old=0x%08x new=0x%08x index=%u mask=0x%08x\n",
                sf2000_gpio_l_out, value, sf2000_key_shift_index,
                sf2000_key_mask);
    }

    sf2000_gpio_l_out = value;
    sf2000_rf_gpio_l_write(value);
}

static void sf2000_keyboard_event(DeviceState *dev, QemuConsole *src,
                                  InputEvent *evt)
{
    InputKeyEvent *key;
    QKeyCode qcode;
    unsigned i;

    assert(evt->type == INPUT_EVENT_KIND_KEY);
    key = evt->u.key.data;
    qcode = qemu_input_key_value_to_qcode(key->key);

    for (i = 0; i < ARRAY_SIZE(sf2000_key_map); i++) {
        if (sf2000_key_map[i].qcode != qcode) {
            continue;
        }
        if (key->down) {
            sf2000_key_mask |= sf2000_key_map[i].mask;
        } else {
            sf2000_key_mask &= ~sf2000_key_map[i].mask;
        }
        qemu_log_mask(LOG_UNIMP, "sf2000: key qcode=%s down=%d mask=0x%08x\n",
                      QKeyCode_str(qcode), key->down, sf2000_key_mask);
        break;
    }
}

static const QemuInputHandler sf2000_keyboard_handler = {
    .name = "sf2000 keypad",
    .mask = INPUT_EVENT_MASK_KEY,
    .event = sf2000_keyboard_event,
};

static void sf2000_put_le16(uint8_t *p, uint16_t v)
{
    p[0] = v & 0xff;
    p[1] = v >> 8;
}

static void sf2000_put_le32(uint8_t *p, uint32_t v)
{
    p[0] = v & 0xff;
    p[1] = (v >> 8) & 0xff;
    p[2] = (v >> 16) & 0xff;
    p[3] = v >> 24;
}

static void sf2000_sdio_fill_sector(uint32_t lba, uint8_t sector[512])
{
    memset(sector, 0, 512);

    if (lba == 0) {
        memcpy(sector + 0x1be, "\x80\x01\x01\x00\x0c\xfe\xff\xff", 8);
        sf2000_put_le32(sector + 0x1c6, 2048);
        sf2000_put_le32(sector + 0x1ca, 0x00020000);
    } else if (lba == 2048) {
        memcpy(sector, "\xeb\x58\x90MSDOS5.0", 11);
        sf2000_put_le16(sector + 11, 512);
        sector[13] = 8;
        sf2000_put_le16(sector + 14, 32);
        sector[16] = 2;
        sf2000_put_le32(sector + 32, 0x00020000);
        sector[21] = 0xf8;
        sf2000_put_le32(sector + 36, 128);
        sf2000_put_le32(sector + 44, 2);
        sf2000_put_le16(sector + 510, 0xaa55);
        memcpy(sector + 82, "FAT32   ", 8);
    }

    sector[510] = 0x55;
    sector[511] = 0xaa;
}

static bool sf2000_sdio_read_sector(uint32_t lba, uint8_t sector[512])
{
    int ret;

    if (!sf2000_sdio_blk) {
        sf2000_sdio_fill_sector(lba, sector);
        return false;
    }

    ret = blk_pread(sf2000_sdio_blk, (int64_t)lba * 512, 512, sector, 0);
    if (ret < 0) {
        sf2000_sdio_fill_sector(lba, sector);
        qemu_log_mask(LOG_UNIMP,
                      "sf2000: sdio-read-image-fallback lba=%u ret=%d\n",
                      lba, ret);
        return false;
    }
    return true;
}

static bool sf2000_sdio_dma_read_image_bulk(uint32_t lba, uint32_t len,
                                            uint32_t *copied,
                                            MemTxResult *result)
{
    g_autofree uint8_t *buf = NULL;
    int ret;

    if (!sf2000_sdio_blk || !len) {
        return false;
    }

    buf = g_malloc(len);
    ret = blk_pread(sf2000_sdio_blk, (int64_t)lba * 512, len, buf, 0);
    if (ret < 0) {
        qemu_log_mask(LOG_UNIMP,
                      "sf2000: sdio-read-image-bulk-fallback lba=%u len=%u ret=%d\n",
                      lba, len, ret);
        return false;
    }

    *result = dma_memory_write(&address_space_memory, sf2000_sdio_dma_addr,
                               buf, len, MEMTXATTRS_UNSPECIFIED);
    if (*result == MEMTX_OK) {
        *copied = len;
    }
    return true;
}

static void sf2000_sdio_dma_read(uint32_t lba)
{
    uint8_t sector[512];
    MemTxResult result = MEMTX_OK;
    uint32_t len = sf2000_sdio_dma_len ? sf2000_sdio_dma_len : 512;
    uint32_t copied = 0;
    uint32_t sectors = (len + sizeof(sector) - 1) / sizeof(sector);
    bool image_backed = true;
    uint32_t i;

    if (sf2000_sdio_dma_read_image_bulk(lba, len, &copied, &result)) {
        image_backed = true;
    } else {
        image_backed = sf2000_sdio_blk != NULL;
    }

    for (i = copied / sizeof(sector); copied < len && i < sectors; i++) {
        uint32_t chunk = len - copied;

        if (chunk > sizeof(sector)) {
            chunk = sizeof(sector);
        }
        image_backed &= sf2000_sdio_read_sector(lba + i, sector);
        result = dma_memory_write(&address_space_memory,
                                  sf2000_sdio_dma_addr + copied,
                                  sector, chunk, MEMTXATTRS_UNSPECIFIED);
        if (result != MEMTX_OK) {
            break;
        }
        copied += chunk;
    }

    sf2000_sdio_xfer_done = true;
    sf2000_sdio_xfer_busy = false;
    sf2000_sdio_irq_pending = true;
    sf2000_sdio_callback_pending = true;
    /*
     * The HC15xx SDIO block has two completion surfaces in the stock traces:
     * the SDIO status bits themselves and a later timer callback path used by
     * the firmware's asynchronous disk layer. Raising both keeps bootloader
     * sector reads and stock firmware FatFs mounting on the same model.
     */
    if (sf2000_trace_sdio()) {
        qemu_log_mask(LOG_UNIMP,
                      "sf2000: sdio-dma-read lba=%u sectors=%u dst=0x%08x len=%u copied=%u image=%d result=%d\n",
                      lba, sectors, sf2000_sdio_dma_addr, len, copied,
                      image_backed, result);
    }
}

static bool sf2000_sdio_dma_write_image_bulk(uint32_t lba, uint32_t len,
                                             uint32_t *copied,
                                             MemTxResult *dma_result,
                                             int *blk_result)
{
    g_autofree uint8_t *buf = NULL;

    if (!sf2000_sdio_blk || !len || (len & 511u)) {
        return false;
    }

    buf = g_malloc(len);
    *dma_result = dma_memory_read(&address_space_memory, sf2000_sdio_dma_addr,
                                  buf, len, MEMTXATTRS_UNSPECIFIED);
    if (*dma_result != MEMTX_OK) {
        return true;
    }

    *blk_result = blk_pwrite(sf2000_sdio_blk, (int64_t)lba * 512, len, buf, 0);
    if (*blk_result >= 0) {
        *copied = len;
    }
    return true;
}

static void sf2000_sdio_dma_write(uint32_t lba)
{
    uint8_t sector[512];
    MemTxResult dma_result = MEMTX_OK;
    int blk_result = 0;
    uint32_t len = sf2000_sdio_dma_len ? sf2000_sdio_dma_len : 512;
    uint32_t copied = 0;
    uint32_t sectors = (len + sizeof(sector) - 1) / sizeof(sector);
    bool image_backed = sf2000_sdio_blk != NULL;
    uint32_t i;

    if (!sf2000_sdio_dma_write_image_bulk(lba, len, &copied, &dma_result,
                                          &blk_result)) {
        copied = 0;
    }

    for (i = copied / sizeof(sector); copied < len && i < sectors; i++) {
        uint32_t chunk = len - copied;

        if (chunk > sizeof(sector)) {
            chunk = sizeof(sector);
        }
        memset(sector, 0, sizeof(sector));
        dma_result = dma_memory_read(&address_space_memory,
                                     sf2000_sdio_dma_addr + copied,
                                     sector, chunk, MEMTXATTRS_UNSPECIFIED);
        if (dma_result != MEMTX_OK) {
            break;
        }
        if (sf2000_sdio_blk) {
            blk_result = blk_pwrite(sf2000_sdio_blk, (int64_t)(lba + i) * 512,
                                    512, sector, 0);
            if (blk_result < 0) {
                break;
            }
        }
        copied += chunk;
    }

    sf2000_sdio_xfer_done = true;
    sf2000_sdio_xfer_busy = false;
    sf2000_sdio_irq_pending = true;
    sf2000_sdio_callback_pending = true;
    if (sf2000_trace_sdio()) {
        qemu_log_mask(LOG_UNIMP,
                      "sf2000: sdio-dma-write lba=%u sectors=%u src=0x%08x len=%u copied=%u image=%d dma=%d blk=%d\n",
                      lba, sectors, sf2000_sdio_dma_addr, len, copied,
                      image_backed, dma_result, blk_result);
    }
}

static void sf2000_sdio_complete_cmd(void)
{
    bool is_app_cmd = sf2000_sdio_app_cmd && sf2000_sdio_cmd != 55;

    sf2000_sdio_resp[0] = 0;
    sf2000_sdio_resp[1] = 0;
    sf2000_sdio_resp[2] = 0;
    sf2000_sdio_resp[3] = 0;

    switch (sf2000_sdio_cmd) {
    case 0:
        break;
    case 6:
        if (is_app_cmd) {
            /*
             * ACMD6 selects the data bus width. Stock boot issues CMD55 then
             * CMD6 arg=2 after selecting the card, which means 4-bit mode.
             */
            sf2000_sdio_bus_width = (sf2000_sdio_arg & 3u) == 2u ? 4 : 1;
            sf2000_sdio_resp[0] = 0;
        } else {
            /*
             * Plain CMD6 is SWITCH_FUNC. The current stock path does not use
             * the 64-byte function-status payload, so keep the command
             * accepted but report no data transfer until a trace needs it.
             */
            sf2000_sdio_resp[0] = 0;
        }
        break;
    case 2:
        sf2000_sdio_resp[0] = 0x12345678;
        sf2000_sdio_resp[1] = 0x9abcdef0;
        sf2000_sdio_resp[2] = 0x00001122;
        sf2000_sdio_resp[3] = 0x33445566;
        break;
    case 3:
        sf2000_sdio_resp[0] = 0x00010000; /* R6: RCA 1, status 0 in response-byte window. */
        break;
    case 8:
        sf2000_sdio_resp[0] = 0xaa010000;
        break;
    case 9:
        sf2000_sdio_resp[0] = 0x0009003f;
        sf2000_sdio_resp[1] = 0xd17f0d00;
        sf2000_sdio_resp[2] = 0x5b590001;
        sf2000_sdio_resp[3] = 0x400e0032;
        break;
    case 41:
        if (!is_app_cmd) {
            sf2000_sdio_resp[0] = 0x00000900;
            break;
        }
        /*
         * ACMD41 OCR response. The model reports ready with broad voltage
         * support because the goal is testing SF2000 firmware behavior rather
         * than SD-card electrical negotiation.
         */
        sf2000_sdio_resp[0] = 0xffffffff; /* Permissive OCR: ready and all supported voltage bits. */
        sf2000_sdio_resp[1] = 0xffffffff;
        break;
    case 55:
        sf2000_sdio_resp[0] = 0x20000000; /* APP_CMD accepted in response-byte window. */
        sf2000_sdio_app_cmd = true;
        break;
    case 13:
        sf2000_sdio_resp[0] = 0x00000900; /* Ready for data, transfer state. */
        break;
    case 7:
    case 16:
        sf2000_sdio_resp[0] = 0;
        break;
    case 17:
        sf2000_sdio_dma_read(sf2000_sdio_arg >> 9);
        sf2000_sdio_resp[0] = 0;
        break;
    case 18:
        sf2000_sdio_dma_read(sf2000_sdio_arg >> 9);
        sf2000_sdio_resp[0] = 0;
        break;
    case 24:
        sf2000_sdio_dma_write(sf2000_sdio_arg >> 9);
        sf2000_sdio_resp[0] = 0;
        break;
    case 25:
        sf2000_sdio_dma_write(sf2000_sdio_arg >> 9);
        sf2000_sdio_resp[0] = 0;
        break;
    default:
        sf2000_sdio_resp[0] = 0x00000900;
        break;
    }

    if (sf2000_sdio_cmd != 55) {
        sf2000_sdio_app_cmd = false;
    }

    if (sf2000_trace_sdio()) {
        qemu_log_mask(LOG_UNIMP,
                      "sf2000: sdio-cmd cmd=%u%s arg=0x%08x resp=%08x %08x %08x %08x bus=%u\n",
                      sf2000_sdio_cmd, is_app_cmd ? " app" : "",
                      sf2000_sdio_arg, sf2000_sdio_resp[0],
                      sf2000_sdio_resp[1], sf2000_sdio_resp[2],
                      sf2000_sdio_resp[3],
                      sf2000_sdio_bus_width ? sf2000_sdio_bus_width : 1);
    }
}

static void sf2000_panel_update_rect(SF2000LCDState *s, uint16_t x, uint16_t y)
{
    DisplaySurface *surface;
    uint32_t *dst;

    if (!s || x >= SF2000_LCD_WIDTH || y >= SF2000_LCD_HEIGHT) {
        return;
    }
    if (sf2000_board->disp_w) {
        return;                 /* no SPI panel on this board; GMA owns the console */
    }

    surface = qemu_console_surface(s->con);
    if (surface_bits_per_pixel(surface) != 32 ||
        surface_width(surface) != SF2000_LCD_WIDTH ||
        surface_height(surface) != SF2000_LCD_HEIGHT) {
        qemu_console_resize(s->con, SF2000_LCD_WIDTH, SF2000_LCD_HEIGHT);
        surface = qemu_console_surface(s->con);
    }
    if (surface_bits_per_pixel(surface) != 32) {
        return;
    }

    dst = (uint32_t *)(surface_data(surface) + y * surface_stride(surface));
    dst[x] = s->panel_pixels[y * SF2000_LCD_WIDTH + x];
    dpy_gfx_update(s->con, x, y, 1, 1);
}

static void sf2000_panel_commit_arg(SF2000LCDState *s, uint16_t value)
{
    uint16_t *args = s->panel_args;

    switch (s->panel_cmd) {
    case 0x2a:
        if (s->panel_arg_count < ARRAY_SIZE(s->panel_args)) {
            args[s->panel_arg_count++] = value;
        }
        if (s->panel_arg_count == 4) {
            s->panel_x0 = ((args[0] & 0xff) << 8) | (args[1] & 0xff);
            s->panel_x1 = ((args[2] & 0xff) << 8) | (args[3] & 0xff);
        }
        break;
    case 0x2b:
        if (s->panel_arg_count < ARRAY_SIZE(s->panel_args)) {
            args[s->panel_arg_count++] = value;
        }
        if (s->panel_arg_count == 4) {
            s->panel_y0 = ((args[0] & 0xff) << 8) | (args[1] & 0xff);
            s->panel_y1 = ((args[2] & 0xff) << 8) | (args[3] & 0xff);
        }
        break;
    case 0x2c:
        if (s->panel_x < SF2000_LCD_WIDTH && s->panel_y < SF2000_LCD_HEIGHT) {
            s->panel_pixels[s->panel_y * SF2000_LCD_WIDTH + s->panel_x] =
                sf2000_rgb565_to_surface(value);
            s->panel_pixel_count++;
            if (s->panel_pixel_count <= 16 ||
                (s->panel_pixel_count % 4096) == 0) {
                qemu_log_mask(LOG_UNIMP,
                              "sf2000: panel-pixel n=%u x=%u y=%u rgb565=0x%04x\n",
                              s->panel_pixel_count, s->panel_x, s->panel_y,
                              value);
            }
            sf2000_panel_update_rect(s, s->panel_x, s->panel_y);
        }
        if (s->panel_x >= s->panel_x1) {
            s->panel_x = s->panel_x0;
            if (s->panel_y < s->panel_y1) {
                s->panel_y++;
            }
        } else {
            s->panel_x++;
        }
        break;
    default:
        break;
    }
}

static void sf2000_panel_latch(SF2000LCDState *s, uint16_t value)
{
    if (s->panel_rs) {
        sf2000_panel_commit_arg(s, value);
        return;
    }

    s->panel_cmd = value & 0xff;
    s->panel_arg_count = 0;
    s->panel_cmd_count++;
    if (s->panel_cmd_count <= 64 || s->panel_cmd == 0x2c) {
        qemu_log_mask(LOG_UNIMP,
                      "sf2000: panel-cmd cmd=0x%02x raw=0x%04x count=%u\n",
                      s->panel_cmd, value, s->panel_cmd_count);
    }
    if (s->panel_cmd == 0x2c) {
        s->panel_x = s->panel_x0;
        s->panel_y = s->panel_y0;
        qemu_log_mask(LOG_UNIMP,
                      "sf2000: panel-ramwr x=%u..%u y=%u..%u pixels=%u\n",
                      s->panel_x0, s->panel_x1, s->panel_y0, s->panel_y1,
                      s->panel_pixel_count);
    }
}

static uint16_t sf2000_panel_data_from_gpio(SF2000LCDState *s)
{
    /*
     * Stock panel init bit-bangs an ST7789V-compatible 8080 bus over split GPIO
     * banks. The mapping below was inferred from the existing UniFrog display
     * path and real logs: GPIO_L contributes low data bits while GPIO bank 3
     * contributes the remaining bus bits and RS. WR rising edge latches.
     */
    return ((s->gpio54 >> 2) & 0x1f) |
           ((s->gpio354 >> 4) & 0x7e0) |
           ((s->gpio354 & 0x7c) << 9);
}

static void sf2000_panel_gpio_write(hwaddr full_addr, uint32_t value)
{
    SF2000LCDState *s = sf2000_lcd;
    bool old_wr;
    bool new_wr;

    if (!s) {
        return;
    }

    if (full_addr == 0x18800054) {
        s->gpio54 = value;
    } else if (full_addr == 0x18800354) {
        s->gpio354 = value;
    } else {
        return;
    }

    old_wr = s->panel_wr;
    new_wr = !!(s->gpio54 & BIT(7));
    s->panel_rs = !!(s->gpio354 & BIT(1));
    s->panel_wr = new_wr;

    if (!old_wr && new_wr) {
        sf2000_panel_latch(s, sf2000_panel_data_from_gpio(s));
    }
}

static void sf2000_write_ppm_from_surface(SF2000LCDState *s, const char *path)
{
    DisplaySurface *surface;
    FILE *f;
    int y;

    f = fopen(path, "wb");
    if (!f) {
        qemu_log_mask(LOG_UNIMP, "sf2000: gma-dump-open-failed path=%s\n",
                      path);
        return;
    }

    surface = qemu_console_surface(s->con);
    if (surface_bits_per_pixel(surface) != 32) {
        fclose(f);
        return;
    }
    fprintf(f, "P6\n%d %d\n255\n", surface_width(surface),
            surface_height(surface));
    for (y = 0; y < surface_height(surface); y++) {
        const uint32_t *src = (const uint32_t *)(surface_data(surface) +
                              y * surface_stride(surface));
        int x;

        for (x = 0; x < surface_width(surface); x++) {
            uint8_t rgb[3] = {
                (uint8_t)(src[x] >> 16),
                (uint8_t)(src[x] >> 8),
                (uint8_t)src[x],
            };
            fwrite(rgb, sizeof(rgb), 1, f);
        }
    }
    fclose(f);
    qemu_log_mask(LOG_UNIMP, "sf2000: gma-dump path=%s\n", path);
}

static void sf2000_dump_ppm_from_surface(SF2000LCDState *s,
                                         const char *tag)
{
    g_autofree char *path = NULL;
    g_autofree char *latest_path = NULL;
    uint32_t limit = 16;
    const char *dir = g_getenv("SF2000_GMA_DUMP_DIR");
    const char *limit_s = g_getenv("SF2000_GMA_DUMP_LIMIT");

    if (!dir || !*dir || !s || !s->con) {
        return;
    }
    if (limit_s && *limit_s) {
        limit = MAX(1, (uint32_t)g_ascii_strtoull(limit_s, NULL, 0));
    }

    g_mkdir_with_parents(dir, 0755);
    latest_path = g_strdup_printf("%s/sf2000-%s-latest.ppm", dir, tag);
    sf2000_write_ppm_from_surface(s, latest_path);

    if (sf2000_gma_dump_count >= limit) {
        return;
    }
    path = g_strdup_printf("%s/sf2000-%s-%04u.ppm", dir, tag,
                           sf2000_gma_dump_count++);
    sf2000_write_ppm_from_surface(s, path);
}

static uint64_t sf2000_unimp_read(void *opaque, hwaddr addr, unsigned size)
{
    hwaddr full_addr = SF2000_MMIO_BASE + addr;
    uint64_t value = 0;
    unsigned timer_index;
    unsigned timer_offset;
    unsigned uart_index;
    unsigned uart_offset;
    unsigned i2c_index;
    unsigned usb_index;
    unsigned usb_offset;
    unsigned pwm_channel;
    unsigned pwm_offset;
    unsigned irc_offset;
    unsigned i;

    if (full_addr == SF2000_IRQ_STATUS1) {
        bool timer_pending = sf2000_sb_timer_pending();
        bool gpio_vsync_pending = sf2000_gpio_l_vsync_pending();

        value = timer_pending ? SF2000_SB_TIMER_IRQ : 0;
        if (gpio_vsync_pending) {
            value |= SF2000_GPIO_IRQ;
        }
        if (sf2000_uart_irq_pending(0)) {
            value |= SF2000_UART0_IRQ;
        }
        if (sf2000_uart_irq_pending(1)) {
            value |= SF2000_UART1_IRQ;
        }
        for (i2c_index = 0; i2c_index < 2; i2c_index++) {
            if (sf2000_i2c_irq_pending(i2c_index)) {
                value |= sf2000_i2c_irq_mask(i2c_index);
            }
        }
        if (sf2000_irc_irq_pending()) {
            value |= SF2000_IRC_IRQ;
        }
        if (sf2000_sdio_irq_pending) {
            value |= SF2000_SDIO_IRQ;
        }
        /*
         * Before TIMER5 is programmed, the model injects a synthetic scheduler
         * tick so stock boot leaves CP0 idle loops. Hardware presents timer
         * interrupts as pulses; keeping the emulated line asserted after the
         * status read lets the firmware re-enter its interrupt dispatcher and
         * trip its nested-interrupt guard. Once TIMER5 exists, control-register
         * acknowledgement handles the edge.
         */
        if (timer_pending && !sf2000_timer5_configured()) {
            sf2000_timer_ack();
        }
        if (timer_pending) {
            /*
             * The interrupt controller reports the south-bridge timer as an
             * edge to the CPU. If the emulated EIRQ3 line remains level-high
             * after the aggregate status read, the stock handler re-enters
             * before it reaches the per-timer clear path and trips its nested
             * interrupt guard. Mask only the CPU line for this timer edge; the
             * child timer control register still exposes INT_ST until firmware
             * acknowledges or reprograms it.
             */
            sf2000_sb_timer_irq_masked = true;
        }
        if (gpio_vsync_pending) {
            /*
             * The emulated ST7789V TE signal is an edge, not a level held by a
             * real GPIO pad. Stock firmware uses this aggregate GPIO IRQ as a
             * wake source during panel bring-up and does not run a GPIO child
             * handler here, so clear the synthetic edge after it has appeared
             * once in the south-bridge IRQ status.
             */
            sf2000_mmio_set32(SF2000_GPIO_L_ISR, 0);
        }
    } else if (full_addr == SF2000_IRQ_STATUS2) {
        value = sf2000_irq2_pending;
    } else if ((full_addr & ~3u) == SF2000_GPIO_L_IN) {
        value = 0x07800102;
        for (i = 0; i < ARRAY_SIZE(sf2000_regs); i++) {
            if (sf2000_regs[i].valid && sf2000_regs[i].addr == SF2000_GPIO_L_IN) {
                value = sf2000_regs[i].value;
                break;
            }
        }
        value = sf2000_gpio_l_sample(value);
        value = sf2000_rf_gpio_l_sample(value);
        value >>= ((full_addr & 3u) * 8u);
        if (size < 4) {
            value &= (1u << (size * 8)) - 1u;
        }
    } else if (sf2000_uart_decode(full_addr, &uart_index, &uart_offset) &&
               uart_offset == SF2000_UART_IER) {
        value = sf2000_uart_ier[uart_index];
    } else if (sf2000_uart_decode(full_addr, &uart_index, &uart_offset) &&
               uart_offset == SF2000_UART_IIR) {
        /*
         * The HCRTOS 16550 driver reads IIR to clear the interrupt, then
         * treats 0x02 as transmitter-holding-register empty and completes
         * blocked writes. The emulated FIFO drains immediately, so expose a
         * one-shot THRI interrupt whenever THRI is enabled.
         */
        if (sf2000_uart_irq_pending(uart_index)) {
            value = SF2000_UART_IIR_THRI;
            sf2000_uart_thri_pending[uart_index] = false;
        } else {
            value = SF2000_UART_IIR_NONE;
        }
    } else if (sf2000_uart_decode(full_addr, &uart_index, &uart_offset) &&
               uart_offset == SF2000_UART_LSR) {
        value = SF2000_UART_LSR_THRE | SF2000_UART_LSR_TEMT;
    } else if (sf2000_i2c_decode(full_addr, &i2c_index, &uart_offset)) {
        value = sf2000_i2c_read(full_addr, size);
    } else if (sf2000_usb_decode(full_addr, &usb_index, &usb_offset)) {
        value = sf2000_usb_read(full_addr, size);
    } else if (sf2000_pwm_decode(full_addr, &pwm_channel, &pwm_offset)) {
        uint32_t pwm_value = 0;

        sf2000_mmio_get32(full_addr, &pwm_value);
        value = pwm_value >> ((full_addr & 3u) * 8u);
        if (size < 4) {
            value &= (1u << (size * 8)) - 1u;
        }
    } else if (sf2000_irc_decode(full_addr, &irc_offset)) {
        value = sf2000_irc_read(full_addr);
    } else if (full_addr >= SF2000_ADC_BASE &&
               full_addr < SF2000_ADC_BASE + SF2000_ADC_SIZE) {
        value = sf2000_adc_read(full_addr, size);
    } else if (sf2000_wdt_decode(full_addr)) {
        value = 0;
    } else if (full_addr >= 0x1884c010 && full_addr < 0x1884c020) {
        unsigned off = full_addr - 0x1884c010;
        value = sf2000_sdio_resp[off >> 2] >> ((off & 3) * 8);
        if (size < 4) {
            value &= (1u << (size * 8)) - 1u;
        }
    } else if (full_addr == 0x1884c001) {
        value = 0; /* SDIO command engine idle. */
    } else if (full_addr == 0x1884c00b) {
        value = sf2000_sdio_xfer_done ? 0x0c : 0x09;
    } else if (full_addr == 0x1884c030) {
        value = sf2000_sdio_xfer_done ? 0x2c :
                (sf2000_sdio_xfer_busy ? 0x21 : 0x20);
    } else if (sf2000_ge_decode(full_addr)) {
        uint32_t ge_value;

        sf2000_mmio_get32(full_addr, &ge_value);
        if ((full_addr & ~3u) == SF2000_GE_STATUS) {
            ge_value &= ~BIT(31); /* GE command queue idle/done. */
        }
        value = ge_value >> ((full_addr & 3u) * 8u);
        if (size < 4) {
            value &= (1u << (size * 8)) - 1u;
        }
    } else if (full_addr == SF2000_TIMER_BASE + 0x08 &&
               sf2000_sdio_callback_pending) {
        value = sf2000_timer_ctrl[0] | SF2000_TIMER_CTRL_INT;
    } else if (full_addr == SF2000_TIMER_BASE + 0x18 &&
               sf2000_sdio_callback_pending) {
        value = sf2000_timer_ctrl[1] | SF2000_TIMER_CTRL_INT;
    } else if (full_addr == 0x1880f04b) {
        value = 0; /* AUX command complete / idle. */
    } else if (full_addr == 0x1882c008 && sf2000_hdmi_hpd()) {
        /*
         * HDMI TX status: the hccast HDMI control task polls bit 0 (hot-plug
         * detect) here; a connected sink lets it run the plug-in path.
         */
        value = 1;
    } else if (full_addr == 0x1882e09a) {
        value = 0x40; /* SFLASH RX ready. */
    } else if (full_addr == 0x1882e0a0) {
        value = 0x00000001; /* SFLASH DMA/PIO completion. */
    } else if (sf2000_timer_decode(full_addr, &timer_index, &timer_offset)) {
        switch (timer_offset) {
        case 0:
            if (sf2000_timer_is_sec_ms(timer_index)) {
                value = sf2000_timer_cnt[timer_index];
            } else {
                value = sf2000_timer_ticks() + sf2000_timer_cnt[timer_index];
            }
            break;
        case 4:
            value = sf2000_timer_aim[timer_index];
            break;
        case 8:
            value = sf2000_timer_ctrl[timer_index];
            /*
             * INT_ST is per timer. The CPU interrupt bank only consumes
             * TIMER5 for the scheduler tick, but stock menu code polls other
             * timer control registers directly after mounting the SD card.
             */
            if (timer_index == SF2000_TIMER5_INDEX ? sf2000_timer5_pending() :
                sf2000_timer_pending(timer_index)) {
                value |= SF2000_TIMER_CTRL_INT;
            }
            if (sf2000_timer_is_sec_ms(timer_index)) {
                value |= (sf2000_timer_ms() & 0x3ffu) << 16;
            }
            break;
        case 12:
            value = sf2000_timer_is_sec_ms(timer_index) ?
                    sf2000_timer_ms() / 1000u :
                    sf2000_timer_ticks() / 1000000u;
            break;
        default:
            value = 0;
            break;
        }
    } else {
        for (i = 0; i < ARRAY_SIZE(sf2000_regs); i++) {
            if (sf2000_regs[i].valid &&
                sf2000_regs[i].addr == (full_addr & ~3u)) {
                value = sf2000_regs[i].value >> ((full_addr & 3u) * 8u);
                if (size < 4) {
                    value &= (1u << (size * 8)) - 1u;
                }
                break;
            }
        }
        if (i == ARRAY_SIZE(sf2000_regs)) {
            for (i = 0; i < ARRAY_SIZE(sf2000_reg_defaults); i++) {
                if (sf2000_reg_defaults[i].addr == (full_addr & ~3u)) {
                    value = sf2000_reg_defaults[i].value >>
                            ((full_addr & 3u) * 8u);
                    if (size < 4) {
                        value &= (1u << (size * 8)) - 1u;
                    }
                    break;
                }
            }
        }
    }

    sf2000_update_irq();
    sf2000_log_mmio("mmio-read", full_addr, value, size);
    return value;
}

static void sf2000_unimp_write(void *opaque, hwaddr addr, uint64_t value,
                               unsigned size)
{
    hwaddr full_addr = SF2000_MMIO_BASE + addr;
    uint32_t old_value = 0;
    uint32_t mask = size >= 4 ? 0xffffffffu : ((1u << (size * 8)) - 1u);
    unsigned shift = (full_addr & 3u) * 8u;
    unsigned empty = ARRAY_SIZE(sf2000_regs);
    unsigned timer_index;
    unsigned timer_offset;
    unsigned adc_index;
    unsigned adc_offset;
    unsigned uart_index;
    unsigned uart_offset;
    unsigned i2c_index;
    unsigned i2c_offset;
    unsigned usb_index;
    unsigned usb_offset;
    unsigned pwm_channel;
    unsigned pwm_offset;
    unsigned irc_offset;
    unsigned i;

    for (i = 0; i < ARRAY_SIZE(sf2000_regs); i++) {
        if (sf2000_regs[i].valid && sf2000_regs[i].addr == (full_addr & ~3u)) {
            old_value = sf2000_regs[i].value;
            break;
        }
        if (!sf2000_regs[i].valid && empty == ARRAY_SIZE(sf2000_regs)) {
            empty = i;
        }
    }
    if (i == ARRAY_SIZE(sf2000_regs) && empty != ARRAY_SIZE(sf2000_regs)) {
        i = empty;
        sf2000_regs[i].addr = full_addr & ~3u;
        sf2000_regs[i].valid = true;
    }
    if (i != ARRAY_SIZE(sf2000_regs)) {
        mask <<= shift;
        sf2000_regs[i].value = (old_value & ~mask) |
                               (((uint32_t)value << shift) & mask);
    }

    if (sf2000_timer_decode(full_addr, &timer_index, &timer_offset)) {
        switch (timer_offset) {
        case 0:
            if (sf2000_timer_is_sec_ms(timer_index)) {
                sf2000_timer_cnt[timer_index] = value;
            } else {
                sf2000_timer_cnt[timer_index] = value - sf2000_timer_ticks();
            }
            break;
        case 4:
            sf2000_timer_aim[timer_index] = value;
            break;
        case 8:
            sf2000_timer_ctrl[timer_index] = value & ~SF2000_TIMER_CTRL_INT;
            sf2000_sb_timer_irq_masked = false;
            if (value & SF2000_TIMER_CTRL_INT) {
                if (timer_index == 0 || timer_index == 1) {
                    sf2000_sdio_callback_pending = false;
                }
                sf2000_timer_ack();
            }
            break;
        default:
            break;
        }
    } else if (sf2000_adc_decode(full_addr, &adc_index, &adc_offset)) {
        uint32_t old = sf2000_adc_ctrl[adc_index];

        if (size >= 4) {
            sf2000_adc_ctrl[adc_index] = value;
        } else {
            uint32_t adc_mask = (1u << (size * 8)) - 1u;
            unsigned adc_shift = adc_offset * 8u;

            sf2000_adc_ctrl[adc_index] =
                (old & ~(adc_mask << adc_shift)) |
                (((uint32_t)value & adc_mask) << adc_shift);
        }
        if (adc_index == 0 && (value & BIT(8))) {
            sf2000_adc_ctrl[0] &= ~BIT(8);
        }
    } else if (sf2000_wdt_decode(full_addr)) {
        if ((full_addr & 0xff) == 0x04 && value == 0) {
            qemu_log_mask(LOG_UNIMP, "sf2000: watchdog disabled\n");
        }
    } else if (full_addr == SF2000_IRQ_STATUS2) {
        /* Write-one-to-clear acknowledge; level sources re-assert on their own. */
        sf2000_irq2_pending &= ~(uint32_t)value;
    } else if (full_addr == SF2000_IRQ_STATUS1 && (value & SF2000_SDIO_IRQ)) {
        sf2000_sdio_irq_pending = false;
    } else if (sf2000_uart_decode(full_addr, &uart_index, &uart_offset) &&
               uart_offset == SF2000_UART_IER) {
        sf2000_uart_ier[uart_index] = value & 0xff;
        if (sf2000_uart_ier[uart_index] & SF2000_UART_IER_THRI) {
            sf2000_uart_thri_pending[uart_index] = true;
        }
    } else if (full_addr == SF2000_GPIO_L_ISR && (value & SF2000_GPIO_L08)) {
        uint32_t isr = 0;

        sf2000_mmio_get32(SF2000_GPIO_L_ISR, &isr);
        sf2000_mmio_set32(SF2000_GPIO_L_ISR, isr & ~((uint32_t)value));
    } else if (full_addr == SF2000_GPIO_R_ISR) {
        uint32_t isr = 0;

        /*
         * GPIO ISR registers are write-one-to-clear. The stock power-detect
         * code uses R30 for power-good and R31 for the power-alert latch; if
         * either acknowledgement is stored as a normal register write, the
         * firmware re-enters the low-power alert path and never reaches the
         * launcher.
         */
        sf2000_mmio_get32(SF2000_GPIO_R_ISR, &isr);
        sf2000_mmio_set32(SF2000_GPIO_R_ISR, isr & ~((uint32_t)value));
    } else if (full_addr == SF2000_GPIO_L_OUT) {
        sf2000_gpio_l_write(sf2000_regs[i].value);
        sf2000_panel_gpio_write(full_addr, sf2000_regs[i].value);
    } else if (full_addr == 0x18800354) {
        sf2000_panel_gpio_write(full_addr, sf2000_regs[i].value);
    } else if (sf2000_ge_decode(full_addr)) {
        if ((full_addr & ~3u) == SF2000_GE_CTRL) {
            sf2000_mmio_set32(SF2000_GE_CTRL, sf2000_regs[i].value &
                              ~BIT(31));
        } else if ((full_addr & ~3u) == SF2000_GE_START &&
                   (sf2000_regs[i].value & BIT(1))) {
            sf2000_ge_complete_queue();
        }
    } else if ((full_addr & ~0x80u) == 0x18808304) {
        sf2000_active_gma[(full_addr & 0x80u) ? 1 : 0] = value;
        sf2000_gma_present(value);
    } else if (sf2000_uart_decode(full_addr, &uart_index, &uart_offset) &&
               uart_offset == SF2000_UART_RBR_THR) {
        sf2000_uart_put(uart_index, value & 0xff);
        if (sf2000_uart_ier[uart_index] & SF2000_UART_IER_THRI) {
            sf2000_uart_thri_pending[uart_index] = true;
        }
    } else if (sf2000_i2c_decode(full_addr, &i2c_index, &i2c_offset)) {
        sf2000_i2c_write(full_addr, value);
    } else if (sf2000_usb_decode(full_addr, &usb_index, &usb_offset)) {
        sf2000_usb_write(full_addr, value, size);
    } else if (sf2000_pwm_decode(full_addr, &pwm_channel, &pwm_offset)) {
        sf2000_pwm_write(full_addr);
    } else if (sf2000_irc_decode(full_addr, &irc_offset)) {
        sf2000_irc_write(full_addr, value);
    } else if (full_addr == 0x1882e098) {
        sf2000_sflash_cmd = value & 0xff;
        if (sf2000_trace_sflash()) {
            qemu_log_mask(LOG_UNIMP, "sf2000: sflash-cmd cmd=0x%02x\n",
                          sf2000_sflash_cmd);
        }
    } else if (full_addr == 0x1884c004) {
        sf2000_sdio_arg = value;
    } else if (full_addr == 0x1884c002) {
        sf2000_sdio_cmd = value & 0x3f;
    } else if (full_addr == 0x1884c020) {
        sf2000_sdio_dma_addr = value;
    } else if (full_addr == 0x1884c028) {
        sf2000_sdio_dma_len = value;
    } else if (full_addr == 0x1884c00b && (value & 0x04)) {
        sf2000_sdio_xfer_done = false;
        sf2000_sdio_xfer_busy = false;
        sf2000_sdio_irq_pending = false;
    } else if (full_addr == 0x1884c030 && (value & 0x40)) {
        sf2000_sdio_xfer_done = false;
        sf2000_sdio_xfer_busy = false;
        sf2000_sdio_irq_pending = false;
    } else if (full_addr == 0x1884c030 && (value & 1)) {
        sf2000_sdio_xfer_done = false;
        sf2000_sdio_xfer_busy = true;
    } else if (full_addr == 0x1884c030 && (value & 0x20)) {
        sf2000_sdio_xfer_done = false;
        sf2000_sdio_xfer_busy = false;
        sf2000_sdio_irq_pending = false;
    } else if (full_addr == 0x1884c000 && (value & 1)) {
        sf2000_sdio_complete_cmd();
    }

    sf2000_update_irq();
    sf2000_log_mmio("mmio-write", full_addr, value, size);
}

static const MemoryRegionOps sf2000_unimp_ops = {
    .read = sf2000_unimp_read,
    .write = sf2000_unimp_write,
    .endianness = DEVICE_NATIVE_ENDIAN,
    .valid = {
        .min_access_size = 1,
        .max_access_size = 4,
        .unaligned = true,
    },
};

static bool sf2000_sflash_security_byte(hwaddr addr, uint8_t *byte)
{
    CPUState *cs = first_cpu;
    MIPSCPU *cpu;
    uint32_t pc;
    uint32_t gp;
    uint32_t challenge_ptr;
    hwaddr source;
    MemTxResult res;
    uint8_t check[256];

    if (!cs) {
        return false;
    }
    cpu = MIPS_CPU(cs);
    pc = (uint32_t)cpu->env.active_tc.PC;
    if (pc < 0x80355490 || pc >= 0x803555b4) {
        return false;
    }

    /*
     * Stock security_check reads a tiny per-device/factory blob through
     * xmc_security_read(). Public update bootloader images do not carry that
     * personalized area, but the stock launcher still expects the comparison
     * to succeed before creating the menu task. Model the minimum factory blob
     * contract instead of patching the firmware: key bytes at 0x2000 are
     * neutral, additive bytes at 0x10c0 are neutral, and check bytes at 0x1000
     * are derived from the runtime challenge string whose pointer is stored at
     * gp-30388.
     */
    if (addr >= 0x2000 && addr < 0x2008) {
        *byte = 0;
        return true;
    }
    if (addr >= 0x10c0 && addr < 0x11c0) {
        *byte = 0;
        return true;
    }
    if (addr < 0x1000 || addr >= 0x1100) {
        return false;
    }

    gp = (uint32_t)cpu->env.active_tc.gpr[28];
    source = sf2000_guest_phys_addr(gp - 30388u);
    challenge_ptr = address_space_ldl_le(&address_space_memory, source,
                                         MEMTXATTRS_UNSPECIFIED, &res);
    if (res != MEMTX_OK) {
        return false;
    }
    for (uint32_t i = 0; i <= (uint32_t)(addr - 0x1000); i++) {
        uint8_t challenge;

        source = sf2000_guest_phys_addr(challenge_ptr + i);
        challenge = address_space_ldub(&address_space_memory, source,
                                       MEMTXATTRS_UNSPECIFIED, &res);
        if (res != MEMTX_OK) {
            return false;
        }
        /*
         * With neutral additive bytes, the stock check reduces to:
         *   check[i] == challenge[i] ^ key[i]         for i < 8
         *   check[i] == challenge[i] ^ check[i - 8]   for i >= 8
         */
        if (i < 8) {
            uint8_t key;
            hwaddr key_addr = sf2000_guest_phys_addr(gp - 24424u + i);

            key = address_space_ldub(&address_space_memory, key_addr,
                                     MEMTXATTRS_UNSPECIFIED, &res);
            if (res != MEMTX_OK) {
                return false;
            }
            check[i] = challenge ^ key;
        } else {
            check[i] = challenge ^ check[i - 8];
        }
    }
    *byte = check[addr - 0x1000];
    return true;
}

static uint64_t sf2000_sflash_direct_read(void *opaque, hwaddr addr,
                                          unsigned size)
{
    const uint8_t *jedec_id = sf2000_board->jedec_id;
    uint64_t value = 0;
    unsigned i;
    CPUState *cs = first_cpu;

    for (i = 0; i < size; i++) {
        uint8_t byte;

        switch (sf2000_sflash_cmd) {
        case 0x05: /* Read status register. */
            byte = 0;
            break;
        case 0x9f: /* Read JEDEC ID. */
            byte = jedec_id[(addr + i) % 3];
            break;
        case 0xab:
            /*
             * Release from deep power-down / read electronic signature. SPI
             * NOR parts return the device ID after three dummy bytes; the
             * stock bootloader reads a 32-bit little-endian word from offset 0.
             */
            byte = ((addr + i) & 3u) == 3u ? sf2000_board->res_id : 0x00;
            break;
        default:
            if (!sf2000_sflash_security_byte(addr + i, &byte)) {
                byte = sf2000_bootrom_bytes[(addr + i) % SF2000_BOOT_SIZE];
            }
            break;
        }
        value |= (uint64_t)byte << (i * 8);
    }

    if (g_getenv("SF2000_TRACE_PC") && cs) {
        MIPSCPU *cpu = MIPS_CPU(cs);
        uint32_t pc = (uint32_t)cpu->env.active_tc.PC;

        if ((pc >= 0x80355088 && pc < 0x80355900) ||
            (pc >= 0x80346324 && pc < 0x80346428)) {
            fprintf(stderr,
                    "sf2000: sflash-direct pc=0x%08x ra=0x%08x gp=0x%08x cmd=0x%02x off=0x%08" HWADDR_PRIx " size=%u value=0x%08" PRIx64 "\n",
                    pc, (uint32_t)cpu->env.active_tc.gpr[31],
                    (uint32_t)cpu->env.active_tc.gpr[28], sf2000_sflash_cmd,
                    addr, size, value);
        }
    }

    if (sf2000_trace_sflash() && !g_getenv("SF2000_TRACE_SFLASH_NOREAD")) {
        qemu_log_mask(LOG_UNIMP,
                      "sf2000: sflash-read cmd=0x%02x off=0x%08" HWADDR_PRIx
                      " size=%u value=0x%08" PRIx64 "\n",
                      sf2000_sflash_cmd, addr, size, value);
    }
    return value;
}

/*
 * SPI-NOR write path. The SFSPI controller (0x1882e098 command byte, 0x099
 * mode, 0x09a status) uses the memory-mapped flash window as its address and
 * data port: after WREN (0x06) a write into the window at offset A with the
 * erase command latched erases the sector containing A; with page program
 * (0x02) latched, the bytes written into the window are programmed at that
 * offset. Programming only clears bits, erasing sets them, like real NOR.
 * SF2000_FLASH_SAVE=<path> writes the updated 4 MB image back to that file
 * (after each erase and at exit) so config changes and upgrades persist.
 */
static bool sf2000_flash_dirty;
static Notifier sf2000_flash_exit_notifier;

static void sf2000_flash_save(void)
{
    const char *path = g_getenv("SF2000_FLASH_SAVE");
    g_autoptr(GError) err = NULL;

    if (!path || !*path || !sf2000_flash_dirty) {
        return;
    }
    if (!g_file_set_contents(path, (const char *)sf2000_bootrom_bytes,
                             SF2000_BOOT_SIZE, &err)) {
        warn_report("sf2000: flash save to '%s' failed: %s", path,
                    err ? err->message : "?");
        return;
    }
    sf2000_flash_dirty = false;
}

static void sf2000_flash_exit(Notifier *n, void *data)
{
    sf2000_flash_save();
}

static void sf2000_sflash_direct_write(void *opaque, hwaddr addr,
                                       uint64_t value, unsigned size)
{
    uint32_t off = addr % SF2000_BOOT_SIZE;
    uint32_t len = 0;
    unsigned i;

    if (sf2000_trace_sflash()) {
        qemu_log_mask(LOG_UNIMP,
                      "sf2000: sflash-write cmd=0x%02x off=0x%08" HWADDR_PRIx
                      " size=%u value=0x%08" PRIx64 "\n",
                      sf2000_sflash_cmd, addr, size, value);
    }
    switch (sf2000_sflash_cmd) {
    case 0x02: /* page program */
        for (i = 0; i < size; i++) {
            sf2000_bootrom_bytes[(off + i) % SF2000_BOOT_SIZE] &=
                (uint8_t)(value >> (i * 8));
        }
        sf2000_flash_dirty = true;
        return;
    case 0x20: len = 0x1000; break;   /* sector erase 4 KB */
    case 0x52: len = 0x8000; break;   /* block erase 32 KB */
    case 0xd8: len = 0x10000; break;  /* block erase 64 KB */
    case 0x60:
    case 0xc7: len = SF2000_BOOT_SIZE; off = 0; break; /* chip erase */
    default:
        return;
    }
    off &= ~(len - 1);
    memset(sf2000_bootrom_bytes + off, 0xff, len);
    sf2000_flash_dirty = true;
    if (sf2000_trace_sflash()) {
        qemu_log_mask(LOG_UNIMP, "sf2000: sflash-erase off=0x%08x len=0x%x\n",
                      off, len);
    }
    sf2000_flash_save();
}

static const MemoryRegionOps sf2000_sflash_direct_ops = {
    .read = sf2000_sflash_direct_read,
    .write = sf2000_sflash_direct_write,
    .endianness = DEVICE_LITTLE_ENDIAN,
    .valid = {
        .min_access_size = 1,
        .max_access_size = 4,
        .unaligned = true,
    },
};

static uint32_t sf2000_rgb565_to_surface(uint16_t pix)
{
    if (G_UNLIKELY(!sf2000_rgb565_lut_ready)) {
        unsigned i;

        for (i = 0; i < ARRAY_SIZE(sf2000_rgb565_lut); i++) {
            uint32_t r = (i >> 11) & 0x1f;
            uint32_t g = (i >> 5) & 0x3f;
            uint32_t b = i & 0x1f;

            r = (r << 3) | (r >> 2);
            g = (g << 2) | (g >> 4);
            b = (b << 3) | (b >> 2);
            sf2000_rgb565_lut[i] = 0xff000000u | (r << 16) | (g << 8) | b;
        }
        sf2000_rgb565_lut_ready = true;
    }

    return sf2000_rgb565_lut[pix];
}

static uint32_t sf2000_argb8888_to_surface(uint32_t pix)
{
    return 0xff000000u | (pix & 0x00ffffffu);
}

static uint32_t sf2000_gma_present_block(SF2000LCDState *s, uint32_t dmba_addr,
                                         bool dump_frame)
{
    DisplaySurface *surface;
    uint8_t header[40];
    uint8_t *linebuf;
    uint8_t *linebuf_alloc = NULL;
    bool have_palette = false;
    uint32_t d0, d1, d2, d3, d4, d5, d6, d7, d8, d9;
    uint32_t mode, clut_update, sx, ex, sy, ey, src_w, src_h, pitch;
    uint32_t sample_w, sample_h;
    uint32_t width, height, bpp;
    uint32_t canvas_w, canvas_h;
    int y;

    if (!s || !dmba_addr) {
        return 0;
    }
    if (address_space_read(&address_space_memory, dmba_addr,
                           MEMTXATTRS_UNSPECIFIED, header,
                           sizeof(header)) != MEMTX_OK) {
        qemu_log_mask(LOG_UNIMP,
                      "sf2000: gma-present header-read-failed dmba=0x%08x\n",
                      dmba_addr);
        return 0;
    }

    d0 = ldl_le_p(header + 0);
    d1 = ldl_le_p(header + 4);
    d2 = ldl_le_p(header + 8);
    d3 = ldl_le_p(header + 12);
    d4 = ldl_le_p(header + 16);
    d5 = ldl_le_p(header + 20);
    d6 = ldl_le_p(header + 24);
    d7 = ldl_le_p(header + 28);
    d8 = ldl_le_p(header + 32);
    d9 = ldl_le_p(header + 36);

    /*
     * GMA/GE display updates are driven by a descriptor memory base address
     * written to the 0x18808304/0x18808384 doorbells. The first 40 bytes are a
     * compact descriptor: d0 contains the pixel mode and CLUT-update flag, d1
     * points at a 256-entry ARGB palette for CLUT8, d2/d3 describe the output
     * rectangle, d4/d5 describe source geometry/pitch, and d7 is bitmap data.
     */
    mode = (d0 >> 4) & 0xf;
    clut_update = (d0 >> 10) & 1;
    sx = d2 & 0xfff;
    ex = (d2 >> 16) & 0x1fff;
    sy = d3 & 0xfff;
    ey = (d3 >> 16) & 0xfff;
    src_w = d4 & 0xfff;
    src_h = (d4 >> 16) & 0xfff;
    pitch = (d5 >> 16) & 0x3fff;

    /* Output canvas: the board's screen (LCD panel or HDMI frame). */
    canvas_w = sf2000_board->disp_w ? sf2000_board->disp_w : SF2000_LCD_WIDTH;
    canvas_h = sf2000_board->disp_h ? sf2000_board->disp_h : SF2000_LCD_HEIGHT;

    if (ex < sx || ey < sy || sx >= canvas_w || sy >= canvas_h || !d7) {
        return d6;
    }

    width = MIN(ex - sx + 1, canvas_w - sx);
    height = MIN(ey - sy + 1, canvas_h - sy);
    /* Without the scaler enabled (d0 bit 2) the block is drawn 1:1. */
    if (!(d0 & BIT(2))) {
        if (src_w && width > src_w) {
            width = src_w;
        }
        if (src_h && height > src_h) {
            height = src_h;
        }
    }

    /* gma_mode = HCFB_FMT_* (hcuapi/fb.h): 0 RGB888, 1 ARGB8888, 2 RGB444,
     * 3 ARGB4444, 5 ARGB1555, 6 RGB565, 8 CLUT2, ... 0xc CLUT8 */
    switch (mode) {
    case 0x00: /* RGB888 */
        bpp = 3;
        break;
    case 0x01: /* ARGB8888 */
        bpp = 4;
        break;
    case 0x02: /* RGB444 */
    case 0x03: /* ARGB4444 */
    case 0x05: /* ARGB1555 */
    case 0x06: /* RGB565 */
        bpp = 2;
        break;
    case 0x0c: /* CLUT8 */
        bpp = 1;
        if (d1 && (clut_update || !s->gma_palette_valid ||
                   s->gma_palette_addr != d1)) {
            if (address_space_read(&address_space_memory, d1,
                                   MEMTXATTRS_UNSPECIFIED, s->gma_palette,
                                   sizeof(s->gma_palette)) == MEMTX_OK) {
                s->gma_palette_addr = d1;
                s->gma_palette_valid = true;
            }
        }
        have_palette = s->gma_palette_valid && s->gma_palette_addr == d1;
        break;
    default:
        qemu_log_mask(LOG_UNIMP,
                      "sf2000: gma-present unsupported mode=%u dmba=0x%08x bitmap=0x%08x"
                      " d0=%08x d1=%08x d2=%08x d3=%08x d4=%08x d5=%08x d6=%08x d8=%08x d9=%08x\n",
                      mode, dmba_addr, d7, d0, d1, d2, d3, d4, d5, d6, d8, d9);
        return d6;
    }

    if (!pitch) {
        pitch = width * bpp;
    }
    sample_w = src_w ? src_w : width;
    sample_h = src_h ? src_h : height;
    if (pitch < sample_w * bpp) {
        return d6;
    }

    if (mode == 0x06 && (d0 & 1)) {
        return d6;
    }

    surface = qemu_console_surface(s->con);
    if (surface_bits_per_pixel(surface) != 32 ||
        surface_width(surface) != canvas_w ||
        surface_height(surface) != canvas_h) {
        qemu_console_resize(s->con, canvas_w, canvas_h);
        surface = qemu_console_surface(s->con);
    }
    if (surface_bits_per_pixel(surface) != 32) {
        return d6;
    }

    if (pitch <= sizeof(s->gma_linebuf)) {
        linebuf = s->gma_linebuf;
    } else {
        linebuf_alloc = g_malloc(pitch);
        linebuf = linebuf_alloc;
    }
    for (y = 0; y < height; y++) {
        uint32_t *dst = (uint32_t *)(surface_data(surface) +
                        (sy + y) * surface_stride(surface)) + sx;
        uint32_t src_y = ((uint64_t)y * sample_h) / height;
        int x;

        if (address_space_read(&address_space_memory,
                               d7 + (uint64_t)src_y * pitch,
                               MEMTXATTRS_UNSPECIFIED, linebuf,
                               pitch) != MEMTX_OK) {
            break;
        }
        for (x = 0; x < width; x++) {
            uint32_t src_x = ((uint64_t)x * sample_w) / width;

            if (mode == 0x06) {
                dst[x] = sf2000_rgb565_to_surface(
                    lduw_le_p(linebuf + src_x * 2));
            } else if (mode == 0x05) {
                uint16_t p = lduw_le_p(linebuf + src_x * 2);
                uint32_t r = (p >> 10) & 0x1f, g = (p >> 5) & 0x1f, b = p & 0x1f;

                if (!(p & 0x8000)) {
                    /*
                     * transparent: the video plane below is not modelled; it
                     * is blank (black) on the stock home screen. SF2000_GMA_BG
                     * overrides the stand-in colour (RRGGBB hex).
                     */
                    dst[x] = sf2000_gma_bg_colour();
                } else {
                    dst[x] = 0xff000000u | ((r << 3 | r >> 2) << 16) |
                             ((g << 3 | g >> 2) << 8) | (b << 3 | b >> 2);
                }
            } else if (mode == 0x03 || mode == 0x02) {
                uint16_t p = lduw_le_p(linebuf + src_x * 2);
                uint32_t r = (p >> 8) & 0xf, g = (p >> 4) & 0xf, b = p & 0xf;

                dst[x] = 0xff000000u | ((r * 17) << 16) | ((g * 17) << 8) |
                         (b * 17);
            } else if (mode == 0x00) {
                const uint8_t *p = linebuf + src_x * 3;

                dst[x] = 0xff000000u | (p[2] << 16) | (p[1] << 8) | p[0];
            } else if (mode == 0x01) {
                dst[x] = sf2000_argb8888_to_surface(
                    ldl_le_p(linebuf + src_x * 4));
            } else if (have_palette) {
                dst[x] = sf2000_argb8888_to_surface(
                    ldl_le_p(s->gma_palette + linebuf[src_x] * 4));
            } else {
                uint8_t c = linebuf[src_x];
                dst[x] = 0xff000000u | (c << 16) | (c << 8) | c;
            }
        }
    }
    g_free(linebuf_alloc);

    dpy_gfx_update(s->con, sx, sy, width, height);
    /*
     * QEMU's generic screendump does not always observe this custom console
     * while running headless. The optional SF2000_GMA_DUMP_DIR hook writes PPM
     * frames exactly after a descriptor is presented, giving us deterministic
     * artifacts to compare against real-device photos or captures.
     */
    if (dump_frame) {
        sf2000_dump_ppm_from_surface(s, "gma");
    }
    if (sf2000_trace_gma()) {
        qemu_log_mask(LOG_UNIMP,
                      "sf2000: gma-present dmba=0x%08x bitmap=0x%08x mode=%u rect=%u,%u %ux%u pitch=%u clut=%u d0=%08x d1=%08x d2=%08x d3=%08x d4=%08x d5=%08x d6=%08x d8=%08x d9=%08x\n",
                      dmba_addr, d7, mode, sx, sy, width, height, pitch,
                      have_palette, d0, d1, d2, d3, d4, d5, d6, d8, d9);
    }
    return d6;
}

static void sf2000_gma_present(uint32_t dmba_addr)
{
    SF2000LCDState *s = sf2000_lcd;
    uint32_t seen[8];
    uint32_t cur = dmba_addr;
    unsigned i;

    if (!s || !cur) {
        return;
    }

    /*
     * Stock gma_m36f descriptors can chain visible blocks through d6. The
     * doorbell points at the primary block, while menu OSD updates can put the
     * region that carries the actual pixels in following blocks. Walk a small
     * bounded chain and then dump once, after the composed frame is complete.
     */
    memset(seen, 0, sizeof(seen));
    for (i = 0; i < ARRAY_SIZE(seen) && cur; i++) {
        unsigned j;

        for (j = 0; j < i; j++) {
            if (seen[j] == cur) {
                cur = 0;
                break;
            }
        }
        if (!cur) {
            break;
        }
        seen[i] = cur;
        cur = sf2000_gma_present_block(s, cur, false);
    }
    sf2000_dump_ppm_from_surface(s, "gma");
}

static void sf2000_lcd_update(void *opaque)
{
    SF2000LCDState *s = opaque;
    DisplaySurface *surface = qemu_console_surface(s->con);
    uint8_t *linebuf = NULL;
    int width = s->width ? s->width : SF2000_LCD_WIDTH;
    int height = s->height ? s->height : SF2000_LCD_HEIGHT;
    int stride = s->stride ? s->stride : width * 2;
    int y;

    if (!s->fb_base || !s->control) {
        return;
    }

    if (surface_bits_per_pixel(surface) != 32) {
        qemu_console_resize(s->con, width, height);
        surface = qemu_console_surface(s->con);
        if (surface_bits_per_pixel(surface) != 32) {
            return;
        }
    }

    linebuf = g_malloc(stride);
    for (y = 0; y < height; y++) {
        uint32_t *dst = (uint32_t *)(surface_data(surface)
                + y * surface_stride(surface));
        MemTxResult res;
        int x;

        res = address_space_read(s->as, s->fb_base + (uint64_t)y * stride,
                                 MEMTXATTRS_UNSPECIFIED, linebuf, stride);
        if (res != MEMTX_OK) {
            break;
        }

        for (x = 0; x < width; x++) {
            uint16_t pix = lduw_le_p(linebuf + x * 2);
            dst[x] = sf2000_rgb565_to_surface(pix);
        }
    }
    g_free(linebuf);

    dpy_gfx_update(s->con, 0, 0, width, height);
    s->redraw = false;
}

static void sf2000_lcd_invalidate(void *opaque)
{
    SF2000LCDState *s = opaque;
    s->redraw = true;
}

static const GraphicHwOps sf2000_lcd_gfx_ops = {
    .invalidate = sf2000_lcd_invalidate,
    .gfx_update = sf2000_lcd_update,
};

static uint64_t sf2000_lcd_read(void *opaque, hwaddr addr, unsigned size)
{
    SF2000LCDState *s = opaque;
    uint64_t value = 0;

    switch (addr) {
    case 0x00:
        value = s->control;
        break;
    case 0x04:
        value = s->fb_base;
        break;
    case 0x08:
        value = ((uint64_t)s->height << 16) | s->width;
        break;
    case 0x0c:
        value = s->stride;
        break;
    case 0x10:
        value = s->format;
        break;
    default:
        break;
    }

    sf2000_log_mmio("lcd-read", SF2000_LCD_MMIO_BASE + addr, value, size);
    return value;
}

static void sf2000_lcd_write(void *opaque, hwaddr addr, uint64_t value,
                             unsigned size)
{
    SF2000LCDState *s = opaque;

    sf2000_log_mmio("lcd-write", SF2000_LCD_MMIO_BASE + addr, value, size);

    switch (addr) {
    case 0x00:
        s->control = value;
        break;
    case 0x04:
        s->fb_base = value;
        break;
    case 0x08:
        s->width = value & 0xffff;
        s->height = (value >> 16) & 0xffff;
        if (!s->width) {
            s->width = SF2000_LCD_WIDTH;
        }
        if (!s->height) {
            s->height = SF2000_LCD_HEIGHT;
        }
        qemu_console_resize(s->con, s->width, s->height);
        break;
    case 0x0c:
        s->stride = value;
        break;
    case 0x10:
        s->format = value;
        break;
    default:
        break;
    }

    s->redraw = true;
}

static const MemoryRegionOps sf2000_lcd_ops = {
    .read = sf2000_lcd_read,
    .write = sf2000_lcd_write,
    .endianness = DEVICE_NATIVE_ENDIAN,
    .valid = {
        .min_access_size = 1,
        .max_access_size = 4,
        .unaligned = true,
    },
};

static void sf2000_lcd_realize(DeviceState *dev, Error **errp)
{
    SF2000LCDState *s = SF2000_LCD(dev);

    if (!s->width) {
        s->width = SF2000_LCD_WIDTH;
    }
    if (!s->height) {
        s->height = SF2000_LCD_HEIGHT;
    }
    if (!s->stride) {
        s->stride = s->width * 2;
    }

    s->as = &address_space_memory;
    s->con = graphic_console_init(dev, 0, &sf2000_lcd_gfx_ops, s);
    qemu_console_resize(s->con, s->width, s->height);
    s->panel_x1 = SF2000_LCD_WIDTH - 1;
    s->panel_y1 = SF2000_LCD_HEIGHT - 1;
    sf2000_lcd = s;

    memory_region_init_io(&s->iomem, OBJECT(s), &sf2000_lcd_ops, s,
                          TYPE_SF2000_LCD, SF2000_LCD_MMIO_SIZE);
    sysbus_init_mmio(SYS_BUS_DEVICE(dev), &s->iomem);
}

static const Property sf2000_lcd_properties[] = {
    DEFINE_PROP_UINT64("fb-base", SF2000LCDState, fb_base, 0),
    DEFINE_PROP_UINT32("width", SF2000LCDState, width, SF2000_LCD_WIDTH),
    DEFINE_PROP_UINT32("height", SF2000LCDState, height, SF2000_LCD_HEIGHT),
    DEFINE_PROP_UINT32("stride", SF2000LCDState, stride, SF2000_LCD_WIDTH * 2),
    DEFINE_PROP_UINT32("format", SF2000LCDState, format, 0),
    DEFINE_PROP_UINT32("control", SF2000LCDState, control, 0),
};

static void sf2000_lcd_class_init(ObjectClass *klass, const void *data)
{
    DeviceClass *dc = DEVICE_CLASS(klass);

    dc->realize = sf2000_lcd_realize;
    device_class_set_props(dc, sf2000_lcd_properties);
    set_bit(DEVICE_CATEGORY_DISPLAY, dc->categories);
}

static const TypeInfo sf2000_lcd_info = {
    .name = TYPE_SF2000_LCD,
    .parent = TYPE_SYS_BUS_DEVICE,
    .instance_size = sizeof(SF2000LCDState),
    .class_init = sf2000_lcd_class_init,
};

/*
 * USB0/USB1: Mentor MUSB HDRC OTG cores (register map identical to the one
 * hcd-musb.c models: common regs, indexed EP regs, FIFOs at 0x20, bus-control
 * at 0x80, flat EP regs at 0x100). Offsets >= 0x200 are HC15xx vendor/PHY
 * registers (the firmware pokes 0x380 during reset); they are kept in a plain
 * store. The core's per-source interrupt lines are OR-ed into one "MC"
 * interrupt that lands in INTC bank 2.
 */
#define TYPE_SF2000_MUSB "sf2000-musb"
OBJECT_DECLARE_SIMPLE_TYPE(SF2000MusbState, SF2000_MUSB)

/* Mentor DMA controller: 8 channels at 0x200 (INTR) / 0x204+0x10*n (CNTL,
 * ADDR, COUNT); RqPktCount for RX AutoReq at 0x300 + 4*ep. */
#define MUSB_DMA_CHANNELS       8
#define MUSB_DMA_INTR           0x200
#define MUSB_DMA_CNTL(n)        (0x204 + 0x10 * (n))
#define MUSB_DMA_ADDR(n)        (0x208 + 0x10 * (n))
#define MUSB_DMA_COUNT(n)       (0x20c + 0x10 * (n))
#define MUSB_RQPKTCOUNT(ep)     (0x300 + 4 * (ep))
#define MUSB_DMA_ENABLE         BIT(0)
#define MUSB_DMA_DIR_TX         BIT(1)
#define MUSB_DMA_MODE1          BIT(2)
#define MUSB_DMA_IRQ_ENABLE     BIT(3)
#define MUSB_DMA_EP(cntl)       (((cntl) >> 4) & 0xf)

typedef struct SF2000MusbDma {
    uint16_t cntl;
    uint32_t addr;
    uint32_t count;
    uint32_t rqpkt;              /* remaining AutoReq packets (RX mode 1) */
    bool running;                /* inside the TX push loop (re-entrancy guard) */
} SF2000MusbDma;

struct SF2000MusbState {
    SysBusDevice parent_obj;
    MemoryRegion iomem;
    MUSBState *musb;
    qemu_irq mc_irq;
    qemu_irq dma_irq;
    uint8_t id;                  /* 0 = USB0, 1 = USB1 (log tag only) */
    uint8_t src_level[musb_irq_max];
    SF2000MusbDma dma[MUSB_DMA_CHANNELS];
    uint8_t dma_intr;
    /* 0x200 .. SF2000_USB_SIZE-1, 32-bit granules */
    uint32_t vendor[(SF2000_USB_SIZE - 0x200) / 4];
};

static void sf2000_musb_dma_done(SF2000MusbState *s, int ch)
{
    SF2000MusbDma *d = &s->dma[ch];

    d->cntl &= ~MUSB_DMA_ENABLE;
    if (d->cntl & MUSB_DMA_IRQ_ENABLE) {
        s->dma_intr |= BIT(ch);
        qemu_set_irq(s->dma_irq, 1);
    }
    if (sf2000_trace_aux()) {
        qemu_log_mask(LOG_UNIMP, "sf2000: musb%u-dma ch%d done addr=0x%08x"
                      " remaining=%u intr=0x%02x\n", s->id, ch, d->addr,
                      d->count, s->dma_intr);
    }
}

/* Push as much of a TX channel as the FIFO/endpoint takes right now. */
static void sf2000_musb_dma_tx_run(SF2000MusbState *s, int ch)
{
    SF2000MusbDma *d = &s->dma[ch];
    int ep = MUSB_DMA_EP(d->cntl);
    int maxp = musb_ep_maxp(s->musb, ep, 0);
    uint8_t buf[1024];

    if (maxp <= 0 || maxp > sizeof(buf)) {
        maxp = MIN(64, (int)sizeof(buf));
    }
    if (d->running) {
        return;                             /* the loop below continues */
    }
    d->running = true;
    while ((d->cntl & MUSB_DMA_ENABLE) && d->count > 0) {
        uint32_t chunk = MIN(d->count, (uint32_t)maxp);
        bool full = chunk == (uint32_t)maxp;
        bool trigger = full && (d->cntl & MUSB_DMA_MODE1);

        if (musb_ep_busy(s->musb, ep, 0)) {
            d->running = false;
            return;                         /* continue from the notify */
        }
        cpu_physical_memory_read(d->addr, buf, chunk);
        /* account before launching: the completion may re-enter us */
        d->addr += chunk;
        d->count -= chunk;
        musb_dma_tx(s->musb, ep, buf, chunk, trigger);
        if (!trigger) {
            /* mode 0, or the residual short packet of a mode-1 transfer:
             * the driver sets TXPKTRDY itself */
            break;
        }
        if (musb_ep_busy(s->musb, ep, 0)) {
            d->running = false;
            return;                         /* async device: wait */
        }
    }
    d->running = false;
    if (d->cntl & MUSB_DMA_ENABLE) {
        sf2000_musb_dma_done(s, ch);
    }
}

/* Move a landed RX packet into memory; re-arm the request in mode 1. */
static bool sf2000_musb_dma_rx_run(SF2000MusbState *s, int ch)
{
    SF2000MusbDma *d = &s->dma[ch];
    int ep = MUSB_DMA_EP(d->cntl);
    int maxp = musb_ep_maxp(s->musb, ep, 1);
    uint8_t buf[1024];
    int len;

    len = musb_dma_rx_take(s->musb, ep, buf, MIN(d->count, sizeof(buf)));
    if (len < 0) {
        return false;
    }
    cpu_physical_memory_write(d->addr, buf, len);
    d->addr += len;
    d->count -= len;
    if (sf2000_trace_aux()) {
        qemu_log_mask(LOG_UNIMP, "sf2000: musb%u-dma ch%d rx %d bytes"
                      " (remaining %u)\n", s->id, ch, len, d->count);
    }
    if ((d->cntl & MUSB_DMA_MODE1) && len == maxp && d->count > 0 &&
        d->rqpkt > 0) {
        d->rqpkt--;
        musb_dma_rx_req(s->musb, ep);       /* AutoReq */
        return true;
    }
    sf2000_musb_dma_done(s, ch);
    return true;
}

static bool sf2000_musb_dma_notify(void *opaque, int epnum, int dir)
{
    SF2000MusbState *s = opaque;
    int ch;

    for (ch = 0; ch < MUSB_DMA_CHANNELS; ch++) {
        SF2000MusbDma *d = &s->dma[ch];

        if (!(d->cntl & MUSB_DMA_ENABLE) || MUSB_DMA_EP(d->cntl) != epnum) {
            continue;
        }
        if (dir == 0 && (d->cntl & MUSB_DMA_DIR_TX)) {
            if (!d->running) {
                sf2000_musb_dma_tx_run(s, ch);
            }
            return true;
        }
        if (dir == 1 && !(d->cntl & MUSB_DMA_DIR_TX)) {
            return sf2000_musb_dma_rx_run(s, ch);
        }
    }
    return false;
}

static void sf2000_musb_dma_write(SF2000MusbState *s, hwaddr addr,
                                  uint32_t value)
{
    int ch = (addr - 0x200) / 0x10;
    SF2000MusbDma *d;

    if (addr == MUSB_DMA_INTR || ch >= MUSB_DMA_CHANNELS) {
        return;
    }
    d = &s->dma[ch];
    switch (addr & 0xf) {
    case 0x4:
        d->cntl = value & 0xffff;
        if (d->cntl & MUSB_DMA_ENABLE) {
            int ep = MUSB_DMA_EP(d->cntl);

            d->rqpkt = s->vendor[(MUSB_RQPKTCOUNT(ep) - 0x200) / 4];
            if (sf2000_trace_aux()) {
                qemu_log_mask(LOG_UNIMP, "sf2000: musb%u-dma ch%d start %s ep%d"
                              " mode%d addr=0x%08x count=%u rqpkt=%u\n", s->id,
                              ch, (d->cntl & MUSB_DMA_DIR_TX) ? "tx" : "rx", ep,
                              !!(d->cntl & MUSB_DMA_MODE1), d->addr, d->count,
                              d->rqpkt);
            }
            if (d->cntl & MUSB_DMA_DIR_TX) {
                sf2000_musb_dma_tx_run(s, ch);
            } else {
                /* a packet may already be waiting in the FIFO */
                sf2000_musb_dma_rx_run(s, ch);
            }
        }
        break;
    case 0x8:
        d->addr = value;
        break;
    case 0xc:
        d->count = value;
        break;
    default:
        break;
    }
}

static uint32_t sf2000_musb_dma_read(SF2000MusbState *s, hwaddr addr)
{
    int ch = (addr - 0x200) / 0x10;
    uint32_t v;

    if (addr == MUSB_DMA_INTR) {
        v = s->dma_intr;                    /* read clears */
        s->dma_intr = 0;
        qemu_set_irq(s->dma_irq, 0);
        return v;
    }
    if (ch >= MUSB_DMA_CHANNELS) {
        return 0;
    }
    switch (addr & 0xf) {
    case 0x4:
        return s->dma[ch].cntl;
    case 0x8:
        return s->dma[ch].addr;
    case 0xc:
        return s->dma[ch].count;
    default:
        return 0;
    }
}

static void sf2000_musb_src_irq(void *opaque, int src, int level)
{
    SF2000MusbState *s = opaque;
    int i;
    bool any = false;

    if (src < 0 || src >= musb_irq_max) {
        return;
    }
    s->src_level[src] = !!level;
    /* set_vbus / set_session are OTG status signals, not interrupts. */
    for (i = 0; i < musb_set_vbus; i++) {
        any |= s->src_level[i];
    }
    if (sf2000_trace_aux()) {
        qemu_log_mask(LOG_UNIMP, "sf2000: musb%u-irq src=%d level=%d mc=%d\n",
                      s->id, src, level, any);
    }
    qemu_set_irq(s->mc_irq, any);
}

static uint64_t sf2000_musb_read(void *opaque, hwaddr addr, unsigned size)
{
    SF2000MusbState *s = opaque;
    uint64_t value;

    if (addr < 0x200) {
        unsigned idx = size == 1 ? 0 : (size == 2 ? 1 : 2);
        value = musb_read[idx](s->musb, addr);
    } else if (addr < 0x300) {
        value = sf2000_musb_dma_read(s, addr & ~3) >> ((addr & 3) * 8);
        if (size < 4) {
            value &= (1u << (size * 8)) - 1u;
        }
    } else {
        value = s->vendor[(addr - 0x200) >> 2] >> ((addr & 3) * 8);
        if (size < 4) {
            value &= (1u << (size * 8)) - 1u;
        }
    }
    if (sf2000_trace_aux()) {
        qemu_log_mask(LOG_UNIMP, "sf2000: musb%u-read off=0x%03" HWADDR_PRIx
                      " size=%u value=0x%08" PRIx64 "\n", s->id, addr, size,
                      value);
    }
    return value;
}

static void sf2000_musb_write(void *opaque, hwaddr addr, uint64_t value,
                              unsigned size)
{
    SF2000MusbState *s = opaque;

    if (sf2000_trace_aux()) {
        qemu_log_mask(LOG_UNIMP, "sf2000: musb%u-write off=0x%03" HWADDR_PRIx
                      " size=%u value=0x%08" PRIx64 "\n", s->id, addr, size,
                      value);
    }
    if (addr < 0x200) {
        unsigned idx = size == 1 ? 0 : (size == 2 ? 1 : 2);
        musb_write[idx](s->musb, addr, value);
    } else if (addr < 0x300) {
        sf2000_musb_dma_write(s, addr & ~3, value);
    } else {
        uint32_t *slot = &s->vendor[(addr - 0x200) >> 2];
        uint32_t mask = (size >= 4 ? 0xffffffffu : ((1u << (size * 8)) - 1u))
                        << ((addr & 3) * 8);
        *slot = (*slot & ~mask) | (((uint32_t)value << ((addr & 3) * 8)) & mask);
    }
}

static const MemoryRegionOps sf2000_musb_ops = {
    .read = sf2000_musb_read,
    .write = sf2000_musb_write,
    .endianness = DEVICE_LITTLE_ENDIAN,
    .valid = {
        .min_access_size = 1,
        .max_access_size = 4,
        .unaligned = true,
    },
};

static void sf2000_musb_realize(DeviceState *dev, Error **errp)
{
    SF2000MusbState *s = SF2000_MUSB(dev);

    qdev_init_gpio_in(dev, sf2000_musb_src_irq, musb_irq_max);
    sysbus_init_irq(SYS_BUS_DEVICE(dev), &s->mc_irq);
    sysbus_init_irq(SYS_BUS_DEVICE(dev), &s->dma_irq);
    memory_region_init_io(&s->iomem, OBJECT(dev), &sf2000_musb_ops, s,
                          "sf2000.musb", SF2000_USB_SIZE);
    sysbus_init_mmio(SYS_BUS_DEVICE(dev), &s->iomem);
    s->musb = musb_init(dev, 0);
    musb_set_dma_notify(s->musb, sf2000_musb_dma_notify, s);
}

static const Property sf2000_musb_properties[] = {
    DEFINE_PROP_UINT8("id", SF2000MusbState, id, 0),
};

static void sf2000_musb_class_init(ObjectClass *klass, const void *data)
{
    DeviceClass *dc = DEVICE_CLASS(klass);

    dc->realize = sf2000_musb_realize;
    dc->desc = "HC15xx MUSB HDRC USB host";
    device_class_set_props(dc, sf2000_musb_properties);
}

static const TypeInfo sf2000_musb_info = {
    .name = TYPE_SF2000_MUSB,
    .parent = TYPE_SYS_BUS_DEVICE,
    .instance_size = sizeof(SF2000MusbState),
    .class_init = sf2000_musb_class_init,
};

/* INTC bank-2 line handler: opaque carries the bank-2 bit mask. */
static void sf2000_irq2_line(void *opaque, int n, int level)
{
    uint32_t bit = (uint32_t)(uintptr_t)opaque;

    if (level) {
        sf2000_irq2_pending |= bit;
    } else {
        sf2000_irq2_pending &= ~bit;
    }
    if (sf2000_trace_aux()) {
        uint32_t enable = 0;

        sf2000_mmio_get32(SF2000_IRQ_ENABLE2, &enable);
        qemu_log_mask(LOG_UNIMP, "sf2000: irq2 bit=0x%08x level=%d pending=0x%08x"
                      " enable2=0x%08x\n", bit, level, sf2000_irq2_pending,
                      enable);
    }
    sf2000_update_irq();
}

static void sf2000_create_musb(MemoryRegion *sysmem, hwaddr base,
                               uint32_t mc_bit, uint32_t dma_bit)
{
    DeviceState *dev = qdev_new(TYPE_SF2000_MUSB);

    qdev_prop_set_uint8(dev, "id", base == SF2000_USB0_BASE ? 0 : 1);
    sysbus_realize_and_unref(SYS_BUS_DEVICE(dev), &error_fatal);
    memory_region_add_subregion_overlap(sysmem, base,
        sysbus_mmio_get_region(SYS_BUS_DEVICE(dev), 0), 1);
    sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0,
        qemu_allocate_irq(sf2000_irq2_line, (void *)(uintptr_t)mc_bit, 0));
    sysbus_connect_irq(SYS_BUS_DEVICE(dev), 1,
        qemu_allocate_irq(sf2000_irq2_line, (void *)(uintptr_t)dma_bit, 0));
}

static void sf2000_load_bootrom(MachineState *machine, MemoryRegion *sysmem)
{
    const char *bios = machine->firmware;
    MemoryRegion *boot = g_new(MemoryRegion, 1);
    MemoryRegion *flash_direct = g_new(MemoryRegion, 1);
    g_autofree uint8_t *contents = NULL;
    gsize len;
    int64_t size;
    GError *err = NULL;

    memory_region_init_rom(boot, NULL, "sf2000.bootrom", SF2000_BOOT_SIZE,
                           &error_fatal);
    memory_region_add_subregion(sysmem, SF2000_BOOT_BASE, boot);
    memory_region_init_io(flash_direct, NULL, &sf2000_sflash_direct_ops, NULL,
                          "sf2000.sflash-direct", SF2000_BOOT_SIZE);
    memory_region_add_subregion(sysmem, SF2000_BOOT_ALIAS_BASE, flash_direct);

    if (!bios) {
        warn_report("sf2000: no -bios supplied; boot ROM is blank");
        return;
    }

    size = load_image_targphys(bios, SF2000_BOOT_BASE, SF2000_BOOT_SIZE, 0);
    if (size < 0) {
        error_report("sf2000: failed to load firmware '%s'", bios);
        exit(1);
    }
    if (!g_file_get_contents(bios, (char **)&contents, &len, &err)) {
        error_report("sf2000: failed to mirror firmware '%s'", bios);
        if (err) {
            error_report("%s", err->message);
            g_error_free(err);
        }
        exit(1);
    }
    memcpy(sf2000_bootrom_bytes, contents, MIN((gsize)SF2000_BOOT_SIZE, len));
    sf2000_flash_exit_notifier.notify = sf2000_flash_exit;
    qemu_add_exit_notifier(&sf2000_flash_exit_notifier);
    if (g_getenv("SF2000_FLASH_SAVE")) {
        info_report("sf2000: flash writes persist to '%s'",
                    g_getenv("SF2000_FLASH_SAVE"));
    }
    if (len > SF2000_BL_FLASH_OFF &&
        len - SF2000_BL_FLASH_OFF <= machine->ram_size - SF2000_BL_RAM_BASE) {
        gsize bootloader_len = len - SF2000_BL_FLASH_OFF;
        rom_add_blob_fixed("sf2000.bootloader.ram",
                           contents + SF2000_BL_FLASH_OFF, bootloader_len,
                           SF2000_BL_RAM_BASE);
        sf2000_bootrom_ram_entry = true;
        info_report("sf2000: mirrored bootloader %" G_GSIZE_FORMAT
                    " bytes from flash+0x%08" PRIx64
                    " at 0x%08" PRIx64 ", entry 0x%08" PRIx64,
                    bootloader_len, (uint64_t)SF2000_BL_FLASH_OFF,
                    (uint64_t)SF2000_BL_RAM_BASE,
                    (uint64_t)SF2000_BL_ENTRY);
    }

    info_report("sf2000: loaded %" PRId64 " bytes at 0x%08" PRIx64 " from %s",
                size, (uint64_t)SF2000_BOOT_BASE, bios);
}

static void sf2000_load_asd(MachineState *machine)
{
    g_autofree uint8_t *contents = NULL;
    gsize len;
    int64_t size;
    GError *err = NULL;

    loaderparams.kernel_filename = machine->kernel_filename;
    loaderparams.kernel_entry = SF2000_ASD_ENTRY;

    if (!machine->kernel_filename) {
        return;
    }

    if (!g_file_get_contents(machine->kernel_filename, (char **)&contents,
                             &len, &err)) {
        error_report("sf2000: failed to load ASD image '%s'",
                     machine->kernel_filename);
        if (err) {
            error_report("%s", err->message);
            g_error_free(err);
        }
        exit(1);
    }
    if (len <= SF2000_ASD_SKIP ||
        len - SF2000_ASD_SKIP > machine->ram_size - SF2000_ASD_LOAD_BASE) {
        error_report("sf2000: invalid ASD size %" G_GSIZE_FORMAT, len);
        exit(1);
    }

    rom_add_blob_fixed("sf2000.asd", contents + SF2000_ASD_SKIP,
                       len - SF2000_ASD_SKIP, SF2000_ASD_LOAD_BASE);
    size = len - SF2000_ASD_SKIP;

    info_report("sf2000: loaded ASD %" PRId64 " bytes at 0x%08" PRIx64
                " skip=0x%08" PRIx64 ", entry 0x%08" PRIx64 " from %s",
                size, (uint64_t)SF2000_ASD_LOAD_BASE,
                (uint64_t)SF2000_ASD_SKIP,
                (uint64_t)SF2000_ASD_ENTRY, machine->kernel_filename);
}

static void sf2000_seed_boot_handoff(void)
{
    uint8_t header[8];
    uint8_t data[64];

    /*
     * Stock maincode calls get_sysinfo_from_bl(), which expects the bootloader
     * to leave magic at KSEG1 0xa0000010 and a kseg1 pointer at 0xa0000014.
     * The structure is a compact boot handoff table. Only the display/output
     * type is required for the menu to leave early AppInit; seed RGB_LCD and
     * keep the remaining bytes zero until probing identifies more fields. The
     * pointer advertises 0xa0000100, while the blob is backed at physical RAM
     * 0x100.
     */
    memset(header, 0, sizeof(header));
    memset(data, 0, sizeof(data));
    stl_le_p(header, SF2000_BL_INFO_MAGIC);
    stl_le_p(header + 4, SF2000_BL_INFO_DATA_KSEG1);
    stl_le_p(data, sf2000_board->tvsys);

    rom_add_blob_fixed("sf2000.bl-handoff.header", header, sizeof(header),
                       SF2000_BL_INFO_MAGIC_ADDR);
    rom_add_blob_fixed("sf2000.bl-handoff.data", data, sizeof(data),
                       SF2000_BL_INFO_DATA_ADDR);
}

static void sf2000_cpu_reset(void *opaque)
{
    MIPSCPU *cpu = opaque;
    CPUMIPSState *env = &cpu->env;

    cpu_reset(CPU(cpu));

    if (loaderparams.kernel_filename) {
        env->CP0_Status &= ~((1 << CP0St_BEV) | (1 << CP0St_ERL));
        env->active_tc.PC = loaderparams.kernel_entry;
    } else if (sf2000_bootrom_ram_entry) {
        env->CP0_Status &= ~((1 << CP0St_BEV) | (1 << CP0St_ERL));
        env->active_tc.PC = SF2000_BL_ENTRY;
    }
}

static void sf2000_init(MachineState *machine)
{
    MemoryRegion *sysmem = get_system_memory();
    MemoryRegion *ram = g_new(MemoryRegion, 1);
    MemoryRegion *mmio = g_new(MemoryRegion, 1);
    Clock *cpuclk;
    MIPSCPU *cpu;
    DeviceState *lcd;
    DriveInfo *dinfo;

    if (machine->ram_size == 0) {
        machine->ram_size = SF2000_RAM_DEFAULT;
    }

    sf2000_board = SF2000_MACHINE_GET_CLASS(machine)->profile;
    info_report("sf2000: board profile '%s' chip-id 0x%08x jedec %02x %02x %02x",
                sf2000_board->name, sf2000_board->chip_id,
                sf2000_board->jedec_id[0], sf2000_board->jedec_id[1],
                sf2000_board->jedec_id[2]);

    cpuclk = clock_new(OBJECT(machine), "cpu-refclk");
    clock_set_hz(cpuclk, sf2000_cpu_hz());
    cpu = mips_cpu_create_with_clock(machine->cpu_type, cpuclk, false);
    cpu_mips_irq_init_cpu(cpu);
    sf2000_eirq3 = cpu->env.irq[SF2000_EIRQ3_LINE];
    /*
     * Real-device UniFrog probe logprobe0000 captured these values after the
     * SDK had initialized display, PWM/backlight, storage, and input. Seed the
     * stateful helper models with the same quiet baseline; explicit firmware
     * writes still replace these values through their normal handlers.
     */
    sf2000_adc_ctrl[0] = 0x00000000;
    sf2000_adc_ctrl[1] = 0x20001400;
    sf2000_adc_ctrl[2] = 0x00000f2d;
    sf2000_adc_ctrl[3] = 0x00000001;
    sf2000_i2c_data[0] = 0x00;
    sf2000_i2c_isr[0] = 0x00;
    sf2000_i2c_ier[0] = 0x00;
    sf2000_i2c_isr1[0] = 0x00;
    sf2000_i2c_ier1[0] = 0x00;
    sf2000_timer_ack();
    sf2000_next_vsync_ns = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) +
                           NANOSECONDS_PER_SECOND / 60;
    sf2000_irq_poll_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL,
                                         sf2000_irq_poll_timer_cb, NULL);
    timer_mod(sf2000_irq_poll_timer,
              qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) +
              NANOSECONDS_PER_SECOND / 1000);
    cpu_mips_clock_init(cpu);
    cpu->env.CP0_IntCtl = 0;
    qemu_register_reset(sf2000_cpu_reset, cpu);

    memory_region_init_ram(ram, NULL, "sf2000.ram", machine->ram_size,
                           &error_fatal);
    memory_region_add_subregion(sysmem, SF2000_RAM_BASE, ram);
    sf2000_seed_boot_handoff();

    memory_region_init_io(mmio, NULL, &sf2000_unimp_ops, NULL,
                          "sf2000.unimplemented-mmio", SF2000_MMIO_SIZE);
    memory_region_add_subregion(sysmem, SF2000_MMIO_BASE, mmio);
    /* Chip-ID word: firmware dispatches on the halfword at 0x18800002. */
    sf2000_mmio_set32(SF2000_MSYSIO_BASE, sf2000_board->chip_id);

    lcd = qdev_new(TYPE_SF2000_LCD);
    sysbus_realize_and_unref(SYS_BUS_DEVICE(lcd), &error_fatal);
    sysbus_mmio_map(SYS_BUS_DEVICE(lcd), 0, SF2000_LCD_MMIO_BASE);
    qemu_input_handler_activate(qemu_input_handler_register(
        lcd, &sf2000_keyboard_handler));

    if (sf2000_board->has_musb) {
        /*
         * Real MUSB host controllers on USB0/USB1: they sit on top of the
         * generic "unimplemented" MMIO region so the vendor registers beyond
         * the HDRC map keep the store-and-echo behaviour.
         */
        sf2000_create_musb(sysmem, SF2000_USB0_BASE, SF2000_USB0_MC_IRQ2,
                           SF2000_USB0_DMA_IRQ2);
        sf2000_create_musb(sysmem, SF2000_USB1_BASE, SF2000_USB1_MC_IRQ2,
                           SF2000_USB1_DMA_IRQ2);
    }

    sf2000_sdio_blk = blk_by_name("sd0");
    dinfo = sf2000_sdio_blk ? NULL : drive_get(IF_SD, 0, 0);
    if (dinfo) {
        sf2000_sdio_blk = blk_by_legacy_dinfo(dinfo);
    }
    if (sf2000_sdio_blk) {
        info_report("sf2000: using SD image '%s'", blk_name(sf2000_sdio_blk));
    } else {
        info_report("sf2000: no SD image supplied; using synthetic FAT probe media");
    }

    sf2000_load_bootrom(machine, sysmem);
    sf2000_load_asd(machine);

    /* MIPS reset starts from 0xbfc00000, which maps to physical 0x1fc00000. */
}

static void sf2000_base_machine_class_init(ObjectClass *oc, const void *data)
{
    MachineClass *mc = MACHINE_CLASS(oc);

    mc->init = sf2000_init;
    mc->default_ram_size = SF2000_RAM_DEFAULT;
    mc->default_cpu_type = MIPS_CPU_TYPE_NAME("24Kc");
    mc->no_parallel = true;
    mc->no_floppy = true;
    mc->no_cdrom = true;
}

static void sf2000_machine_class_init(ObjectClass *oc, const void *data)
{
    MachineClass *mc = MACHINE_CLASS(oc);
    SF2000MachineClass *smc = SF2000_MACHINE_CLASS(oc);

    mc->desc = "Data Frog SF2000 / HC15xx bring-up board";
    smc->profile = &sf2000_board_sf2000;
}

static void hccast_machine_class_init(ObjectClass *oc, const void *data)
{
    MachineClass *mc = MACHINE_CLASS(oc);
    SF2000MachineClass *smc = SF2000_MACHINE_CLASS(oc);

    mc->desc = "AnyCast HDMI dongle (HiChip HC15xx, hcRTOS + hccast)";
    smc->profile = &sf2000_board_hccast;
}

static const TypeInfo sf2000_machine_types[] = {
    {
        .name = TYPE_SF2000_BASE_MACHINE,
        .parent = TYPE_MACHINE,
        .abstract = true,
        .class_size = sizeof(SF2000MachineClass),
        .class_init = sf2000_base_machine_class_init,
    }, {
        .name = MACHINE_TYPE_NAME("sf2000"),
        .parent = TYPE_SF2000_BASE_MACHINE,
        .class_init = sf2000_machine_class_init,
    }, {
        .name = MACHINE_TYPE_NAME("hccast"),
        .parent = TYPE_SF2000_BASE_MACHINE,
        .class_init = hccast_machine_class_init,
    },
};

static void sf2000_register_types(void)
{
    type_register_static(&sf2000_lcd_info);
    type_register_static(&sf2000_musb_info);
    type_register_static_array(sf2000_machine_types,
                               ARRAY_SIZE(sf2000_machine_types));
}

type_init(sf2000_register_types)
