{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.19999,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.2,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 1.38923e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 7.99431e-06,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 3.33311e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 7.99431e-06,
	"finish__design__instance__count__class:input_pad": 5,
	"finish__design__instance__area__class:input_pad": 72000,
	"finish__design__instance__count__class:output_pad": 1,
	"finish__design__instance__area__class:output_pad": 14400,
	"finish__design__instance__count__class:input_output_pad": 10,
	"finish__design__instance__area__class:input_output_pad": 144000,
	"finish__design__instance__count__class:power_pad": 4,
	"finish__design__instance__area__class:power_pad": 57600,
	"finish__design__instance__count__class:pad_spacer": 28,
	"finish__design__instance__area__class:pad_spacer": 136800,
	"finish__design__instance__count__class:cover": 20,
	"finish__design__instance__area__class:cover": 98000,
	"finish__design__instance__count__class:buffer": 93,
	"finish__design__instance__area__class:buffer": 691.286,
	"finish__design__instance__count__class:clock_buffer": 49,
	"finish__design__instance__area__class:clock_buffer": 384.653,
	"finish__design__instance__count__class:timing_repair_buffer": 60,
	"finish__design__instance__area__class:timing_repair_buffer": 435.456,
	"finish__design__instance__count__class:inverter": 36,
	"finish__design__instance__area__class:inverter": 195.955,
	"finish__design__instance__count__class:clock_inverter": 8,
	"finish__design__instance__area__class:clock_inverter": 43.5456,
	"finish__design__instance__count__class:sequential_cell": 200,
	"finish__design__instance__area__class:sequential_cell": 9434.88,
	"finish__design__instance__count__class:multi_input_combinational_cell": 974,
	"finish__design__instance__area__class:multi_input_combinational_cell": 9084.7,
	"finish__design__instance__count": 1488,
	"finish__design__instance__area": 543070,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 6.77203,
	"finish__timing__hold__ws": 0.155383,
	"finish__clock__skew__setup": 0.19001,
	"finish__clock__skew__hold": 0.19335,
	"finish__timing__drv__max_slew_limit": -3.0977,
	"finish__timing__drv__max_slew": 23,
	"finish__timing__drv__max_cap_limit": -9.56848,
	"finish__timing__drv__max_cap": 27,
	"finish__timing__drv__max_fanout_limit": 8,
	"finish__timing__drv__max_fanout": 1,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000147473,
	"finish__power__switching__total": 6.02132e-05,
	"finish__power__leakage__total": 1.42916e-06,
	"finish__power__total": 0.000209116,
	"finish__design__io": 20,
	"finish__design__die__area": 1.1025e+06,
	"finish__design__core__area": 41254,
	"finish__design__instance__count": 1488,
	"finish__design__instance__area": 20270.5,
	"finish__design__instance__count__stdcell": 1420,
	"finish__design__instance__area__stdcell": 20270.5,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 48,
	"finish__design__instance__area__padcells": 424800,
	"finish__design__instance__count__cover": 20,
	"finish__design__instance__area__cover": 98000,
	"finish__design__instance__utilization": 0.491358,
	"finish__design__instance__utilization__stdcell": 0.491358,
	"finish__design__rows": 53,
	"finish__design__rows:CoreSite": 53,
	"finish__design__sites": 22737,
	"finish__design__sites:CoreSite": 22737,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}