"use strict";(self.webpackChunkSPO600=self.webpackChunkSPO600||[]).push([[3072],{3905:function(e,t,r){r.d(t,{Zo:function(){return u},kt:function(){return m}});var a=r(7294);function i(e,t,r){return t in e?Object.defineProperty(e,t,{value:r,enumerable:!0,configurable:!0,writable:!0}):e[t]=r,e}function n(e,t){var r=Object.keys(e);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(e);t&&(a=a.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),r.push.apply(r,a)}return r}function o(e){for(var t=1;t<arguments.length;t++){var r=null!=arguments[t]?arguments[t]:{};t%2?n(Object(r),!0).forEach((function(t){i(e,t,r[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(r)):n(Object(r)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(r,t))}))}return e}function s(e,t){if(null==e)return{};var r,a,i=function(e,t){if(null==e)return{};var r,a,i={},n=Object.keys(e);for(a=0;a<n.length;a++)r=n[a],t.indexOf(r)>=0||(i[r]=e[r]);return i}(e,t);if(Object.getOwnPropertySymbols){var n=Object.getOwnPropertySymbols(e);for(a=0;a<n.length;a++)r=n[a],t.indexOf(r)>=0||Object.prototype.propertyIsEnumerable.call(e,r)&&(i[r]=e[r])}return i}var c=a.createContext({}),l=function(e){var t=a.useContext(c),r=t;return e&&(r="function"==typeof e?e(t):o(o({},t),e)),r},u=function(e){var t=l(e.components);return a.createElement(c.Provider,{value:t},e.children)},h={inlineCode:"code",wrapper:function(e){var t=e.children;return a.createElement(a.Fragment,{},t)}},p=a.forwardRef((function(e,t){var r=e.components,i=e.mdxType,n=e.originalType,c=e.parentName,u=s(e,["components","mdxType","originalType","parentName"]),p=l(r),m=i,d=p["".concat(c,".").concat(m)]||p[m]||h[m]||n;return r?a.createElement(d,o(o({ref:t},u),{},{components:r})):a.createElement(d,o({ref:t},u))}));function m(e,t){var r=arguments,i=t&&t.mdxType;if("string"==typeof e||i){var n=r.length,o=new Array(n);o[0]=p;var s={};for(var c in t)hasOwnProperty.call(t,c)&&(s[c]=t[c]);s.originalType=e,s.mdxType="string"==typeof e?e:i,o[1]=s;for(var l=2;l<n;l++)o[l]=r[l];return a.createElement.apply(null,o)}return a.createElement.apply(null,r)}p.displayName="MDXCreateElement"},7376:function(e,t,r){r.r(t),r.d(t,{assets:function(){return c},contentTitle:function(){return o},default:function(){return h},frontMatter:function(){return n},metadata:function(){return s},toc:function(){return l}});var a=r(3117),i=(r(7294),r(3905));const n={id:"computer-architecture",title:"Computer Architecture",sidebar_position:1,description:"Computer Architecture"},o="Computer Architecture",s={unversionedId:"E-ComputerArchitecture/computer-architecture",id:"E-ComputerArchitecture/computer-architecture",title:"Computer Architecture",description:"Computer Architecture",source:"@site/docs/E-ComputerArchitecture/computer-architecture.md",sourceDirName:"E-ComputerArchitecture",slug:"/E-ComputerArchitecture/computer-architecture",permalink:"/SPO600/E-ComputerArchitecture/computer-architecture",draft:!1,editUrl:"https://github.com/Seneca-ICTOER/SPO600/tree/main/docs/E-ComputerArchitecture/computer-architecture.md",tags:[],version:"current",sidebarPosition:1,frontMatter:{id:"computer-architecture",title:"Computer Architecture",sidebar_position:1,description:"Computer Architecture"},sidebar:"courseNotesSidebar",previous:{title:"Benchmarking",permalink:"/SPO600/D-ExtraResources/benchmarking"},next:{title:"Address",permalink:"/SPO600/E-ComputerArchitecture/address"}},c={},l=[{value:"Common Elements in Modern Computer Design",id:"common-elements-in-modern-computer-design",level:2},{value:"Popular Architecture Families",id:"popular-architecture-families",level:2},{value:"Basic CPU Features",id:"basic-cpu-features",level:2},{value:"Memory Design",id:"memory-design",level:2},{value:"Execution State, Priviledge State, Rings, or Privilege Level",id:"execution-state-priviledge-state-rings-or-privilege-level",level:2},{value:"Interrupts and Exceptions",id:"interrupts-and-exceptions",level:2},{value:"Multiple Cores",id:"multiple-cores",level:2},{value:"In-order and Out-of-order Execution",id:"in-order-and-out-of-order-execution",level:2},{value:"RISC vs CISC",id:"risc-vs-cisc",level:2},{value:"Instruction Set Architecture",id:"instruction-set-architecture",level:2},{value:"Sub-word and Unaligned Access",id:"sub-word-and-unaligned-access",level:2},{value:"Processor-specific Optimizations",id:"processor-specific-optimizations",level:2}],u={toc:l};function h(e){let{components:t,...r}=e;return(0,i.kt)("wrapper",(0,a.Z)({},u,r,{components:t,mdxType:"MDXLayout"}),(0,i.kt)("h1",{id:"computer-architecture"},"Computer Architecture"),(0,i.kt)("p",null,"The phrase ",(0,i.kt)("em",{parentName:"p"},"Computer Architecture"),' refers to the design of a computer, primarily focused on the central processing unit but also including main memory and input-output (IO) subsystems. The term "architecture" is generally used to refer to the core components of the system and not peripheral devices.'),(0,i.kt)("p",null,(0,i.kt)("strong",{parentName:"p"},"Introduction Only:")," This page is intended as an introduction to some computer architecture concepts only. It is not a comprehensive text on computer architecture! Please be sure to review the other entries in the Computer Architecture Menu on the left side and class notes."),(0,i.kt)("h2",{id:"common-elements-in-modern-computer-design"},"Common Elements in Modern Computer Design"),(0,i.kt)("p",null,"Various decisions made throughout the history of computing have resulted in a fairly consistent basic design for most modern digital computers: almost all designs consist of:"),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},"A central processing unit (CPU) which reads binary ",(0,i.kt)("a",{parentName:"li",href:"/SPO600/E-ComputerArchitecture/machine-language"},"machine language")," instructions from memory and executes them. The CPU contains multiple ",(0,i.kt)("a",{parentName:"li",href:"/SPO600/E-ComputerArchitecture/register"},"registers"),". Instructions are executed according to a ",(0,i.kt)("a",{parentName:"li",href:"/SPO600/E-ComputerArchitecture/clock"},"clock")," pulse, which synchronizes activity across the system."),(0,i.kt)("li",{parentName:"ul"},"Memory, including random-access memory (RAM), which consists of multiple ",(0,i.kt)("a",{parentName:"li",href:"/SPO600/E-ComputerArchitecture/word"},"words")," of memory which are individually ",(0,i.kt)("a",{parentName:"li",href:"/SPO600/E-ComputerArchitecture/address"},"addressable")," -- words can be individually written to or read from each address. Memory is used to store both instructions and data. Memory is generally ",(0,i.kt)("a",{parentName:"li",href:"/SPO600/E-ComputerArchitecture/volatile"},"volatile"),", but some non-volatile memory is usually provided for system startup."),(0,i.kt)("li",{parentName:"ul"},'Some memory is connected to the CPU as well as one or more devices for "memory mapped" input/output -- the CPU as one device, and a peripheral such as a video system or disk controller as the second device. Most modern computers use a ',(0,i.kt)("a",{parentName:"li",href:"https://en.wikipedia.org/wiki/Von_Neumann_architecture"},"Von Neuman")," architecture, with one memory space for both instructions (software) and data. In some systems, devices may be accessed through a separate address range (designated for I/O ports), which acts like memory-mapped I/O but has a distinct addressing scheme. Devices can get the CPU's attention using an ",(0,i.kt)("a",{parentName:"li",href:"#interrupts-and-exceptions"},"Interrupt")," scheme. Devices include:",(0,i.kt)("ul",{parentName:"li"},(0,i.kt)("li",{parentName:"ul"},"Storage, which is addressable in sectors or blocks, and is used for ",(0,i.kt)("a",{parentName:"li",href:"/SPO600/E-ComputerArchitecture/volatile"},"non-volatile"),", long-term storage of instructions and data."),(0,i.kt)("li",{parentName:"ul"},"Human interface devices (HID), such as keyboards, pointing devices (mice, touchscreens, trackpads, and so forth), and fingerprint readers. These are typically low-speed devices (e.g., people type at 6 characters per second or less)."),(0,i.kt)("li",{parentName:"ul"},"Video, which typically uses a region of memory as a framebuffer to store the image being displayed. The video system may also be able to perform hardware-accelerated operations such as bit-blitting, fills, video overlays, and 3D operations."),(0,i.kt)("li",{parentName:"ul"},"Audio, which typically uses a region of memory as an audio sample buffer."),(0,i.kt)("li",{parentName:"ul"},"Connectivity, including network, serial, and radio (including WiFi and Cellular) connections.")))),(0,i.kt)("p",null,"However, there is an enormous amount of variation even within this general design."),(0,i.kt)("h2",{id:"popular-architecture-families"},"Popular Architecture Families"),(0,i.kt)("p",null,"Throughout this page and the Computer Architecture folder on the left side, several architecture families are mentioned, including:"),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},"x86 - The Intel/AMD architecture which debuted with the Intel 8086 processor (16-bit), gained desktop and server dominance as the 386/486/x86 32-bit architecture, and was extended by AMD to the 64-bit x86_64 architecture. Intel and AMD vigorously compete with x86_64 CPUs, which continue as the preeminent server architecture and most popular desktop architecture."),(0,i.kt)("li",{parentName:"ul"},"ARM - An architecture which started with the Acorn computer company, became the dominant mobile and embedded architecture in its 32-bit incarnations, and was extended to 64-bit in version 8 (",(0,i.kt)("a",{parentName:"li",href:"/SPO600/H-ARM/armv8"},"ARMv8"),") with the ",(0,i.kt)("a",{parentName:"li",href:"/SPO600/H-ARM/armv8"},"AArch64")," mode. 64-bit ARM processors are dominant in smartphone applications and starting to be compete in server and high-performance computing systems."),(0,i.kt)("li",{parentName:"ul"},"PowerPC - An architecture which has been used in a wide range of applications, from Apple desktop systems to Sony PlayStation CELL processors, and which is now used primarily in IBM midrange and mainframe systems."),(0,i.kt)("li",{parentName:"ul"},"MIPS - An architecture which was used in Sillicon Graphics workstations but has found its primary audience in network infrastructure such as backbone routers and firewall systems.")),(0,i.kt)("p",null,"As well as some architectures which are no longer current:"),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},"6502 - An 8-bit architecture which helped spawned the home computing/personal computing era."),(0,i.kt)("li",{parentName:"ul"},"Sparc - A RISC architecture developed by Sun Microsystems which powered the high-end workstation and server market for many years.")),(0,i.kt)("h2",{id:"basic-cpu-features"},"Basic CPU Features"),(0,i.kt)("p",null,"There are many variables in CPU design, including:"),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("strong",{parentName:"li"},"Register width")," - ",(0,i.kt)("a",{parentName:"li",href:"/SPO600/E-ComputerArchitecture/register"},"Registers")," are generally fixed-width, with 8, 16, 32, and 64 bit widths common (though other values are sometimes seen). Some CPUs have multiple registers of different sizes, or can access smaller subsets of larger registers (e.g., accessing the first 8 bits of a 64-bit register when needed), or can access a register as two smaller registers or one larger register (e.g., the 16-bit accumulator register on the 6809E processor can also be accessed as two 8-bit registers). Processors with wider registers are generally considered more powerful, though this may actually be a drawback in some specific situations."),(0,i.kt)("li",{parentName:"ul"},"The ",(0,i.kt)("strong",{parentName:"li"},"number of registers"),' varies from three or four to many dozen. Some processors are equipped with multiple sets of registers, and can rapidly switch between the register sets on demand (e.g., Intel "Hyperthreading" technology), which simplifies and speeds up process or thread switches. Since registers are often significantly faster than RAM, a larger register set is generally considered better, except that it will take longer to save a larger register set when switching processes. The full set of registers available on a CPU is known as the register file.'),(0,i.kt)("li",{parentName:"ul"},"The ",(0,i.kt)("em",{parentName:"li"},"work")," of a CPU is performed by ",(0,i.kt)("strong",{parentName:"li"},"Execution Units"),", which perform operations such as loading and storing data from/to memory (load/store unit), performing integer math (integer unit), executing ",(0,i.kt)("a",{parentName:"li",href:"/SPO600/E-ComputerArchitecture/bitwise-operations"},"bitwise operations"),", and performing floating-point math (floating-point unit, or FPU). The length of time taken to perform an operation varies according to the sophistication of the execution unit and the complexity of the operation. For example, a multiplication can be performed in many different ways, ranging from repeated addition (very slow, but requiring very little hardware logic) to table lookup (very fast, but requiring a lot of silicon), with most implementations falling somewhere in the middle. A multiplication will almost always take longer to perform than an addition, and may vary according to carry and overflow sub-operations required. The use of multiple units permits faster operations to be completed on some execution units while other (slower) operations are taking place on other execution units."),(0,i.kt)("li",{parentName:"ul"},"As instructions are performed, special results are recorded as ",(0,i.kt)("a",{parentName:"li",href:"/SPO600/E-ComputerArchitecture/flags"},"flags"),' within the CPU. For example, adding or multiplying two numbers will set a "Carry" flag when the result overflows the word width. Other flags may indicate zero or negative result values. These flags can then be used in later operations -- for example, a branch may be taken if the carry flag is set. The number of flags, their specific meanings, and the circumstances under which they are set (to binary "1") and cleared (to binary "0") vary from architecture to architecture.'),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("strong",{parentName:"li"},"Cache"),' is high-speed memory placed between RAM and the CPU. This memory is faster than main RAM but much smaller; it improves performance by enabling the CPU to continue to write data quickly and continue without waiting for the data to be written out to main RAM. It also provides fast access to instructions or data that are accessed repeatedly, such as when a small loop is being executed. The performance difference between a loop that fits into cache and a loop that does not fit into cache can be substantial. Cache memory is arranged in "lines" which are typically a multiple of the word size; requesting a memory address that is not in cache results in a "cache miss" which causes a stall while the cache contents are retrieved from main memory. Cache design varies in many details, especially in write behaviour -- the cache can simply carry a write through to main memory (write-through), or it can hold the data in cache and write it back at a later time (write-back). There may be multiple levels of cache of varying sizes.'),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("strong",{parentName:"li"},"Pre-fetching")," is the process of retrieving instructions from memory before executing them. Done effectively, this avoids pipeline stalls due to cache misses."),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("strong",{parentName:"li"},"Branch prediction"),' is used to guess whether a branch will be taken or not taken based on past history. For example, in most loops, the same branch is taken repeatedly until the loop exit condition is met, so a prediction that the loop will be taken will be correct most of the time. However, inside the loop, there may be a conditional statement ("if") which is usually executed, so predicting that the branch that skirts around the conditional code will not be taken will be correct most of the time. Branch prediction is used in conjunction with pre-fetching and pipelining to improve performance.'),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("strong",{parentName:"li"},"Pipelining")," is the sequential decoding and execution of an instruction. As each instruction is passed through the stages of a pipeline, other instructions can be processed by other stages. However, when a conditional branch appears, a decision must be made ",(0,i.kt)("em",{parentName:"li"},"before the conditional branch")," can be ",(0,i.kt)("em",{parentName:"li"},"evaluated"),": should the pipeline be filled with the instructions that are on the code path associated with taking the branch, or with not taking the branch? In either case, if the wrong branch prediction is made, then the contents of the entire pipeline must be discarded. The pipeline can be stalled if an execution unit is not available when needed or if a memory read or write is stalled by cache. Execution based on branch prediction is called ",(0,i.kt)("em",{parentName:"li"},"speculative execution"),".")),(0,i.kt)("h2",{id:"memory-design"},"Memory Design"),(0,i.kt)("p",null,"In addition to cache, briefly described above, most modern computer systems use some type of paged memory design, memory maps, and a memory management unit (MMU) to control memory."),(0,i.kt)("p",null,'Effectively, memory is divided into "pages" of a set size (such as 4KB, 1MB, or 4MB). These pages are ',(0,i.kt)("em",{parentName:"p"},"mapped"),' using a memory mapping table or address translation table, which renumbers the addresses of the locations within that page. Pages which do not appear in the memory map are not accessible to the CPU. It is also possible to mark specific attributes for each page in the mapping table, such as "do not execute" and "read only".'),(0,i.kt)("p",null,'For example, a computer may have three processes, "A", "B", and "C". Only one process is active at a time (assuming a single-core model), and the operating system switches between the processes frequently whenever they are eligible to run to create the appearance of concurrent execution. (A program is not eligible to run if it is blocked by something -- for example, when it is waiting for data from the disk, network, or keyboard, and that data hasn\'t arrived yet).'),(0,i.kt)("p",null,"Process A and B are running two separate programs, so the memory map is set so that the pages used by the first program are visible when process A is running; pages used for the data used by that process are also made visible. The memory map is changed so that the pages of the second program and data space are visible when process B is running. Neither process can access the software or data of the other program."),(0,i.kt)("p",null,"Process B and C may be executing the same program. In this case, the memory map active while each process is running contains the same program, but different data pages. The program is only loaded into memory once, reducing memory requirements."),(0,i.kt)("p",null,"Advanced use of the MMU by the operating system enables features such as virtual memory (pages which are not in use are placed in storage (on disk) until required), demand-loading (pages of data or software are only retrieved from disk into memory when they are accessed for the first time), and copy-on-write (two processes access a copy of the same data page, until one of them writes to the page, at which point the operating system makes a copy of the page and sets up each process to access their own copy - which gives the same result as having two private copies of the page, without using additional memory until absolutely necessary; this is commonly used with a fork() system call)."),(0,i.kt)("p",null,"The cache size and type, page size, levels of memory maps (one to three levels of indirection are common), and page attributes vary significantly between computer architectures."),(0,i.kt)("h2",{id:"execution-state-priviledge-state-rings-or-privilege-level"},"Execution State, Priviledge State, Rings, or Privilege Level"),(0,i.kt)("p",null,"Most processors have multiple privilege levels so that certain instructions can only be executed by certain software. On a modern system, this typically includes a hypervisor level (for virtual machine management), operating system level, and user level, and the names and number of levels vary. The higher-privilege modes can set up memory maps and access devices which are not available to lower-privilege levels; this forces certain operations to be performed by the operating system or hypervisor so that security policies can be enforced."),(0,i.kt)("h2",{id:"interrupts-and-exceptions"},"Interrupts and Exceptions"),(0,i.kt)("p",null,"Hardware interrupt requests (IRQs) are external signals which cause the CPU to stop executing the current program (generally between instructions) and jump to a pre-defined block of code. These signals were originally dedicated electrical signals but in newer systems may take the form of serially-signalled data (for example, on a PCIe bus). An interrupt is typically used to make the operating system service I/O requests when they occur. For example, when a sector of data is available from a disk drive, the disk controller will trigger an interrupt on the CPU, which will cause the operating system to load the received data. This may then cause the operating system to change the status of a process from blocked (waiting for data) to eligible for execution, so that it will be considered along with all other eligible processes when the next process switch is performed."),(0,i.kt)("p",null,'Most architectures support multiple levels of interrupts, usually numbered (e.g., "IRQ0", "IRQ8", and so forth). These may be handled by the CPU itself, or a (programmable) interrupt controller (',(0,i.kt)("em",{parentName:"p"},"PIC"),", ",(0,i.kt)("em",{parentName:"p"},"APIC"),", or ",(0,i.kt)("em",{parentName:"p"},"GIC"),') may latch the IRQ event and signal the processor, which then queries the interrupt controller to determine which interrupt occurred. Some architectures support multiple types or priorities of interrupts -- for example, the 6502 supports regular (IRQ) and higher-priority non-maskable interrupts (NMI), while ARM processors offer both regular (IRQ) and "fast" interrupts (FIQ).'),(0,i.kt)("p",null,"Software interrupts are similar to hardware interrupts, but are triggered by a specific instruction. x86, ARM, and PPC processors use software interrupts to invoke system calls."),(0,i.kt)("p",null,"An interrupt handler is part of the operating system typically runs at a higher privilege level than a regular application."),(0,i.kt)("p",null,"Exceptions (or ",(0,i.kt)("em",{parentName:"p"},"traps"),") are similar to interrupts, but are triggered by event occurrences within the processor. These exceptions cause code within the operating system to be executed to handle the event. Events which will trigger an exception include:"),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},"Accessing a memory location which is not mapped. This will cause the operating system to swap-in a virtual memory page, load a binary page on-demand, or signal a segmentation fault (segfault)/general protection fault (gpf) depending on the circumstances."),(0,i.kt)("li",{parentName:"ul"},"Writing to a read-only page, which will cause a copy-on-write or segfault/gpf depending on circumstances."),(0,i.kt)("li",{parentName:"ul"},"Division by zero."),(0,i.kt)("li",{parentName:"ul"},"Attempted execution of a protected instruction. Some operations can only be used when the CPU is in a particular mode -- for example, MMU address translation tables can only be altered by the operating system kernel, not by a regular process."),(0,i.kt)("li",{parentName:"ul"},"Attempted execution of an undefined or invalid instruction.")),(0,i.kt)("p",null,"When any type of interrupt is received, the ",(0,i.kt)("a",{parentName:"p",href:"/SPO600/E-ComputerArchitecture/register#program-counter"},"program counter")," is saved (typically by pushing it on the ",(0,i.kt)("a",{parentName:"p",href:"/SPO600/E-ComputerArchitecture/stack"},"stack")," or storing it in a dedicated register), and then a new value for the program counter is loaded from an ",(0,i.kt)("em",{parentName:"p"},"interrupt vector")," stored in a register or a pre-defined memory location, usually at the top or bottom of physical ",(0,i.kt)("a",{parentName:"p",href:"/SPO600/E-ComputerArchitecture/address"},"address space"),". Effectively, this means that a subroutine jump is performed to the interrupt-handling routine. In systems where multiple devices are connected to one hardware interrupt line, it is necessary to poll the PIC/APIC or the attached devices to determine which one(s) triggered the interrupt before servicing the request(s). When the interrupt routine exits, the original program counter location is restored, and execution of the interrupted program continues."),(0,i.kt)("p",null,"Most but not all interrupts can be masked -- temporarily turned off -- either in the CPU or in the PIC/APIC/GIC."),(0,i.kt)("p",null,"Many debugging tools use a software interrupt for single-stepping through a program - for example, on a 6502, the instruction after the one to be executed by single-stepping is replaced with a BRK instruction (opcode 00), so that control will immediately return to the debugger after one instruction is executed. In other cases, the debugger regains control by scheduling a timer-based hardware non-maskable interrupt (NMI) to occur during the execution of the next instruction, using a peripheral timer chip."),(0,i.kt)("h2",{id:"multiple-cores"},"Multiple Cores"),(0,i.kt)("p",null,"Many modern CPU chips have multiple cores. Each core effectively acts like an independent CPU. The most common arrangement of cores is symmetric multiprocessing (SMP), where each core has exactly the same view of physical memory. Special logic in the cache controller ensures that the caches for each core are kept in sync -- otherwise, one core could change data in memory, and another core would not be aware of the change because of stale data in cache. Additional logic arbitrates access to shared resources such as main memory and I/O ports, and routes IRQs"),(0,i.kt)("p",null,"There are alternatives to SMP, including non-uniform memory access (NUMA)."),(0,i.kt)("h2",{id:"in-order-and-out-of-order-execution"},"In-order and Out-of-order Execution"),(0,i.kt)("p",null,"In-order execution means that instructions are executed in the order in which they exist in memory. Out-of-order execution is an architecture feature where instructions are re-sequenced by the CPU on-the-fly to produce the same logical result while keeping the execution units as busy as possible."),(0,i.kt)("p",null,"For example, when evaluating a compound arithmetic function on a CPU that has two units capable of addition which take an average of 2 ",(0,i.kt)("a",{parentName:"p",href:"/SPO600/E-ComputerArchitecture/clock"},"clock cycles")," to perform an operation, and a multiplication unit which takes an average of 5 clock cycles to perform an operation, two multiplications in succession will cause a pipeline stall, because the second operation cannot be performed until the first multiplication has completed. With out-of-order execution, additional logic in the early portion of the pipeline could rearrange operations so that some add/subtract operations would be performed between the two multiplications, avoiding the stall (and therefore increasing performance)."),(0,i.kt)("p",null,"Out-of-order execution requires significant additional hardware logic (chip space) and energy."),(0,i.kt)("h2",{id:"risc-vs-cisc"},"RISC vs CISC"),(0,i.kt)("p",null,"RISC stands for ",(0,i.kt)("em",{parentName:"p"},"Reduced Instruction Set Computer")," and is a design philosophy favouring a CPU design which executes a small number of simple instructions very quickly. This approach relies on a good compiler to sequence instructions optimally. Since each instruction is simpler, less silicon is required for instruction decoding and execution, and therefore more silicon is devoted to execution units, cache, and registers to improve performance."),(0,i.kt)("p",null,"CISC stands for ",(0,i.kt)("em",{parentName:"p"},"Complex Instruction Set Computer")," and is an alternate design philosophy which favours a CPU design where each instruction can perform a lot of work. This approach emphasizes chip logic to optimize performance. Additional silicon is needed for features such as instruction resequencing, deep pipelines, and more complex execution units."),(0,i.kt)("p",null,"The RISC vs. CISC debate was at its peak in the 1980s and early 1990s. Most modern CPU designs combine elements of both philosophies. For example, ARM processors, which have historically been considered RISC designs, now include out-of-order execution (a CISC feature); x86 processors, traditionally regarded as a CISC design, now feature larger register sets that were originally considered a RISC feature."),(0,i.kt)("h2",{id:"instruction-set-architecture"},"Instruction Set Architecture"),(0,i.kt)("p",null,"The ",(0,i.kt)("a",{parentName:"p",href:"/SPO600/E-ComputerArchitecture/instruction-set-architecture"},"Instruction Set Architecture")," is specific to a particular architecture family and therefore dependent on certain architectural features, such as the register set, but independent of other features, such as the cache type -- because the cache type affects performance but not the instructions which can be executed by the CPU."),(0,i.kt)("h2",{id:"sub-word-and-unaligned-access"},"Sub-word and Unaligned Access"),(0,i.kt)("p",null,"Most processors use a ",(0,i.kt)("a",{parentName:"p",href:"/SPO600/E-ComputerArchitecture/word"},"word")," size that is multiple of width of some common data types. However, it is often necessary to access data which is a fraction of this size -- for example, a system with a 32-bit ",(0,i.kt)("a",{parentName:"p",href:"/SPO600/E-ComputerArchitecture/word#hardware-word"},"hardware word size")," that is running applications which use UTF-8 character encoding may often need to read or write single ",(0,i.kt)("a",{parentName:"p",href:"/SPO600/E-ComputerArchitecture/word#byte"},"bytes")," of data. A byte-sized read will cause the CPU to perform a 32-bit read, followed by ",(0,i.kt)("a",{parentName:"p",href:"/SPO600/E-ComputerArchitecture/bitwise-operations"},"masking and shifting operations")," to extract the desired byte from the 32-bit word. A single-byte write operation will cause the CPU to read the existing word, extract the unaffected bits within that word (similar to an ",(0,i.kt)("a",{parentName:"p",href:"/SPO600/E-ComputerArchitecture/bitwise-operations#and"},"AND")," operation), merg in the new value (similar to an ",(0,i.kt)("a",{parentName:"p",href:"/SPO600/E-ComputerArchitecture/bitwise-operations#or"},"OR")," operation), and then write the word back to memory."),(0,i.kt)("p",null,"Unaligned memory access causes similar issues. For example, to read a 32-bit value from the byte address 0x2, most 32-bit CPUs will read a 32-bit value starting at byte address 0x0 and perform an AND to extract highest 16 bits, then a shift to move those bits to the lowest 16 bit positions. The CPU will then read a 32-bit value starting at byte address 0x4, perform the equivalent of an ",(0,i.kt)("a",{parentName:"p",href:"/SPO600/E-ComputerArchitecture/bitwise-operations#and"},"AND")," to extract the lowest 16 bits, shift those bits to the highest 16 bit positions, and then OR the high 16 bits and the low 16 bits together into a single 32 bit value. These operations are usually hardware-optimized to occur much faster than the equivalent software operations. (Writing an unaligned 32-bit value is even worse than reading it!)"),(0,i.kt)("p",null,"Obviously, unaligned access is far slower than aligned access, and should be avoided whenever possible. However, aligning all storage may result in increased memory usage (e.g., aligning 24-bit pixel values on 32-bit boundaries), and some data such as compressed data streams or network packets will almost always contain unaligned data."),(0,i.kt)("p",null,"Some processors, such as ARMv5 processors, do not have alignment-fixup hardware, and an unaligned access causes a processor exception. The operating system may ignore the unaligned access (usually leading to incorrect results), stop the program performing the unaligned access, or fix up the access in software and then resume execution of the process which caused the exception."),(0,i.kt)("p",null,"On a Linux system, the control file ",(0,i.kt)("inlineCode",{parentName:"p"},"/proc/cpu/alignment")," controls how the operating system will handle alignment exceptions (on machines which lack alignment-fixup hardware). The possible values are:"),(0,i.kt)("pre",null,(0,i.kt)("code",{parentName:"pre",className:"language-text"},"0 = ignore\n1 = warn (via kernel message)\n2 = fixup\n3 = fixup + warn\n")),(0,i.kt)("p",null,"Note that even on systems that perform alignment fixups in hardware, unaligned access is ",(0,i.kt)("a",{parentName:"p",href:"/SPO600/E-ComputerArchitecture/expensive"},"expensive"),"."),(0,i.kt)("p",null,"Note also that the native word size of the CPU may be different from the physical word size of main memory; for example, some 32-bit systems have a 64-, 128-, or 256-bit-wide memory configuration."),(0,i.kt)("h2",{id:"processor-specific-optimizations"},"Processor-specific Optimizations"),(0,i.kt)("p",null,"Code which is optimized for a particular architecture will take advantage of the features of that architecture, such as the full register file. However, the performance may still vary significantly between processor models within that architecture -- for example, a loop that is small enough to fit in the cache of one processor model may not fit inside the smaller cache of another model within the same architecture family. Likewise, a particular instruction sequence may be optimal for one processor model with a particular combination of execution units, but suboptimal for another model with a different set of units. However, the variation from model to model is usually not huge."),(0,i.kt)("p",null,"Most modern compilers, such as GCC, enable you to set the overall target architecture, but also permit you to optimize performance for a specific CPU model within that target architecture. For example, with GCC, the ",(0,i.kt)("inlineCode",{parentName:"p"},"-march")," argument selects the target architecture for the output code and the specific features that may be accessed by that code, while ",(0,i.kt)("inlineCode",{parentName:"p"},"-mtune")," is used to optimize the performance for a particular CPU variant."))}h.isMDXComponent=!0}}]);