<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file://///maxwell/elecapp/Xilinx/12.4/ISE_DS/ISE/xa9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>bit4_counter.rpt</ascFile><devFile>//maxwell/elecapp/Xilinx/12.4/ISE_DS/ISE/xa9500xl/data/xa9536xl.chp</devFile><mfdFile>bit4_counter.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date="10- 7-2016" design="bit4_counter" device="XA9536XL" eqnType="1" pkg="VQ44" speed="-15" status="1" statusStr="Successful" swVersion="M.81d" time="  1:57PM" version="1.0"/><global_inputs id="clk" pinnum="GCK1" use="GCK1" userloc="43"/><global_inputs id="reset" pinnum="GSR" use="GSR" userloc="33"/><pin id="FB1_MC1_PIN40" pinnum="40"/><pin id="FB1_MC2_PIN41" pinnum="41" signal="count0_SPECSIG" use="O"/><pin id="FB1_MC3_PIN43" pinnum="43" signal="clk" use="GCK"/><pin id="FB1_MC4_PIN42" pinnum="42"/><pin id="FB1_MC5_PIN44" pinnum="44"/><pin id="FB1_MC6_PIN2" pinnum="2"/><pin id="FB1_MC7_PIN1" pinnum="1"/><pin id="FB1_MC8_PIN3" pinnum="3"/><pin id="FB1_MC9_PIN5" pinnum="5"/><pin id="FB1_MC10_PIN6" pinnum="6"/><pin id="FB1_MC11_PIN7" pinnum="7" signal="count1_SPECSIG" use="O"/><pin id="FB1_MC12_PIN8" pinnum="8"/><pin id="FB1_MC13_PIN12" pinnum="12"/><pin id="FB1_MC14_PIN13" pinnum="13"/><pin id="FB1_MC15_PIN14" pinnum="14"/><pin id="FB1_MC16_PIN16" pinnum="16"/><pin id="FB1_MC17_PIN18" pinnum="18"/><pin id="FB2_MC1_PIN39" pinnum="39"/><pin id="FB2_MC2_PIN38" pinnum="38" signal="count2_SPECSIG" use="O"/><pin id="FB2_MC3_PIN36" pinnum="36"/><pin id="FB2_MC4_PIN37" pinnum="37"/><pin id="FB2_MC5_PIN34" pinnum="34"/><pin id="FB2_MC6_PIN33" pinnum="33" signal="reset" use="GSR"/><pin id="FB2_MC7_PIN32" pinnum="32"/><pin id="FB2_MC8_PIN31" pinnum="31"/><pin id="FB2_MC9_PIN30" pinnum="30"/><pin id="FB2_MC10_PIN29" pinnum="29"/><pin id="FB2_MC11_PIN28" pinnum="28" signal="count3_SPECSIG" use="O"/><pin id="FB2_MC12_PIN27" pinnum="27"/><pin id="FB2_MC13_PIN23" pinnum="23"/><pin id="FB2_MC14_PIN22" pinnum="22"/><pin id="FB2_MC15_PIN21" pinnum="21"/><pin id="FB2_MC16_PIN20" pinnum="20"/><pin id="FB2_MC17_PIN19" pinnum="19"/><fblock id="FB1" inputUse="1" pinUse="2"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN40"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN41" pwr="LOW" sigUse="0" signal="count0_SPECSIG"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN43"/><macrocell id="FB1_MC4" pin="FB1_MC4_PIN42"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN44"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN2"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN1"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN3"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN5"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN6"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN7" pwr="LOW" sigUse="1" signal="count1_SPECSIG"><pterms pt1="FB1_11_1"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN8"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN12"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN13"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN14"/><macrocell id="FB1_MC16" pin="FB1_MC16_PIN16"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN18"/><macrocell id="FB1_MC18"/><fbinput id="FB1_I1" signal="count0_SPECSIG"/><pterm id="FB1_11_1"><signal id="count0_SPECSIG"/></pterm><equation id="count0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation><equation id="count1_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_11_1"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="3" pinUse="2"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN38" pwr="LOW" sigUse="2" signal="count2_SPECSIG"><pterms pt1="FB2_2_1"/></macrocell><macrocell id="FB2_MC3" pin="FB2_MC3_PIN36"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN37"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN34"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN33"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN32"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN31"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN30"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN29"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN28" pwr="LOW" sigUse="3" signal="count3_SPECSIG"><pterms pt1="FB2_11_1"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PIN27"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN23"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN22"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN21"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN20"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN19"/><macrocell id="FB2_MC18"/><fbinput id="FB2_I1" signal="count0_SPECSIG"/><fbinput id="FB2_I2" signal="count1_SPECSIG"/><fbinput id="FB2_I3" signal="count2_SPECSIG"/><pterm id="FB2_2_1"><signal id="count0_SPECSIG"/><signal id="count1_SPECSIG"/></pterm><pterm id="FB2_11_1"><signal id="count0_SPECSIG"/><signal id="count1_SPECSIG"/><signal id="count2_SPECSIG"/></pterm><equation id="count2_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_2_1"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation><equation id="count3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_11_1"/></d2><clk><fastsig signal="clk"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'bit4_counter.ise'.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xa95*xl-*-*" power="LOW" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="count0_SPECSIG" value="count&lt;0&gt;"/><specSig signal="count1_SPECSIG" value="count&lt;1&gt;"/><specSig signal="count2_SPECSIG" value="count&lt;2&gt;"/><specSig signal="count3_SPECSIG" value="count&lt;3&gt;"/></document>
