Diff for ./tegra114-dalmore-a04/tegra114-dalmore/multi_v7_defconfig_log.txt
--- /tmp/fooa	2014-12-11 03:33:58.592844684 -0800
+++ /tmp/foob	2014-12-11 03:33:58.596844684 -0800
@@ -38,9 +38,9 @@
 	 #################################################################
 	 #################################################################
 	 ##
-	 3.1 MiB/s
+	 2.9 MiB/s
 done
-Bytes transferred = 5740296 (579708 hex)
+Bytes transferred = 5740728 (5798b8 hex)
 Tegra114 (Dalmore) # tftpboot 0x82000000 tegra114-dalmore.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.100
@@ -51,7 +51,7 @@
 done
 Bytes transferred = 34638 (874e hex)
 Tegra114 (Dalmore) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x579708 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x5798b8 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff4000, end 8ffff74d ... OK
@@ -59,7 +59,7 @@
 Starting kernel ...
 
 Booting Linux on physical CPU 0x0
-Linux version 3.18.0-next-20141210-105857-g12fd072 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP Wed Dec 10 02:18:51 PST 2014
+Linux version 3.18.0-next-20141211-106133-g291ca61 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP Thu Dec 11 03:19:00 PST 2014
 CPU: ARMv7 Processor [412fc0f2] revision 2 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra114 Dalmore evaluation board
@@ -67,7 +67,7 @@
 cma: Reserved 64 MiB at 0xfb800000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c0dfb500, node_mem_map ee7f8000
+free_area_init_node: node 0, pgdat c0dfb540, node_mem_map ee7f8000
   DMA zone: 1520 pages used for memmap
   DMA zone: 0 pages reserved
   DMA zone: 194560 pages, LIFO batch:31
@@ -80,7 +80,7 @@
 PID hash table entries: 4096 (order: 2, 16384 bytes)
 Dentry cache hash table entries: 131072 (order: 7, 524288 bytes)
 Inode-cache hash table entries: 65536 (order: 6, 262144 bytes)
-Memory: 2000488K/2096128K available (7469K kernel code, 956K rwdata, 3048K rodata, 768K init, 306K bss, 30104K reserved, 65536K cma-reserved, 1252352K highmem)
+Memory: 2000488K/2096128K available (7469K kernel code, 957K rwdata, 3048K rodata, 768K init, 306K bss, 30104K reserved, 65536K cma-reserved, 1252352K highmem)
 Virtual kernel memory layout:
     vector  : 0xffff0000 - 0xffff1000   (   4 kB)
     fixmap  : 0xffc00000 - 0xfff00000   (3072 kB)
@@ -88,10 +88,10 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0208000 - 0xc0c4d7e4   (10518 kB)
+      .text : 0xc0208000 - 0xc0c4d818   (10519 kB)
       .init : 0xc0c4e000 - 0xc0d0e000   ( 768 kB)
-      .data : 0xc0d0e000 - 0xc0dfd3e0   ( 957 kB)
-       .bss : 0xc0dfd3e0 - 0xc0e49ea8   ( 307 kB)
+      .data : 0xc0d0e000 - 0xc0dfd420   ( 958 kB)
+       .bss : 0xc0dfd420 - 0xc0e49ee8   ( 307 kB)
 SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=4, Nodes=1
 Hierarchical RCU implementation.
 	Additional per-CPU info printed with stalls.
@@ -115,7 +115,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x8090f670 - 0x8090f708
+Setting up static identity map for 0x8090f748 - 0x8090f7e0
 Tegra Revision: A01 SKU: 0 CPU Process: 1 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
@@ -322,7 +322,7 @@
 host1x drm: registered panic notifier
 [drm] Initialized tegra 0.0.0 20120330 on minor 0
 input: gpio-keys as /devices/soc0/gpio-keys/input/input1
-palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-17 05:36:54 UTC (958541814)
+palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-18 06:37:07 UTC (958631827)
 vdd_cam_1v8_reg: disabling
 vdd_hdmi_5v0: disabling
 usb1_vbus: disabling
Diff for ./tegra114-dalmore-a04/tegra114-dalmore/tegra_defconfig_log.txt
--- /tmp/fooa	2014-12-11 03:33:58.600844681 -0800
+++ /tmp/foob	2014-12-11 03:33:58.604844676 -0800
@@ -37,9 +37,9 @@
 	 #################################################################
 	 #################################################################
 	 #
-	 2.9 MiB/s
+	 2.8 MiB/s
 done
-Bytes transferred = 4780224 (48f0c0 hex)
+Bytes transferred = 4780296 (48f108 hex)
 Tegra114 (Dalmore) # tftpboot 0x82000000 tegra114-dalmore.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.100
@@ -50,7 +50,7 @@
 done
 Bytes transferred = 34638 (874e hex)
 Tegra114 (Dalmore) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x48f0c0 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x48f108 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff4000, end 8ffff74d ... OK
@@ -61,7 +61,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141210-67087-g12fd072 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Wed Dec 10 02:17:40 PST 2014
+Linux version 3.18.0-next-20141211-67363-g291ca61 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Thu Dec 11 03:17:51 PST 2014
 CPU: ARMv7 Processor [412fc0f2] revision 2 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra114 Dalmore evaluation board
@@ -69,7 +69,7 @@
 cma: Reserved 64 MiB at 0xfbc00000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c092f880, node_mem_map ee7f7000
+free_area_init_node: node 0, pgdat c092f8c0, node_mem_map ee7f7000
   Normal zone: 1520 pages used for memmap
   Normal zone: 0 pages reserved
   Normal zone: 194560 pages, LIFO batch:31
@@ -90,10 +90,10 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0008000 - 0xc088d140   (8725 kB)
+      .text : 0xc0008000 - 0xc088d150   (8725 kB)
       .init : 0xc088e000 - 0xc08da000   ( 304 kB)
-      .data : 0xc08da000 - 0xc0931380   ( 349 kB)
-       .bss : 0xc0931380 - 0xc0988e24   ( 351 kB)
+      .data : 0xc08da000 - 0xc09313c0   ( 349 kB)
+       .bss : 0xc09313c0 - 0xc0988e64   ( 351 kB)
 Preemptible hierarchical RCU implementation.
 	Additional per-CPU info printed with stalls.
 NR_IRQS:16 nr_irqs:16 16
@@ -116,7 +116,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80633e48 - 0x80633ee0
+Setting up static identity map for 0x80633be0 - 0x80633c78
 Tegra Revision: A01 SKU: 0 CPU Process: 1 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
@@ -316,7 +316,7 @@
 host1x drm: registered panic notifier
 [drm] Initialized tegra 0.0.0 20120330 on minor 0
 input: gpio-keys as /devices/soc0/gpio-keys/input/input1
-palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-17 05:36:05 UTC (958541765)
+palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-18 06:36:19 UTC (958631779)
 vdd_cam_1v8_reg: disabling
 vdd_hdmi_5v0: disabling
 usb1_vbus: disabling
Diff for ./tegra114-dalmore-a04/tegra114-dalmore/tegra_defconfig%tegra114_mergeconfig_log.txt
--- /tmp/fooa	2014-12-11 03:33:58.608844670 -0800
+++ /tmp/foob	2014-12-11 03:33:58.612844667 -0800
@@ -36,9 +36,9 @@
 	 #################################################################
 	 #################################################################
 	 ################################################################
-	 2.9 MiB/s
+	 2.8 MiB/s
 done
-Bytes transferred = 4748136 (487368 hex)
+Bytes transferred = 4747624 (487168 hex)
 Tegra114 (Dalmore) # tftpboot 0x82000000 tegra114-dalmore.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.100
@@ -49,7 +49,7 @@
 done
 Bytes transferred = 34638 (874e hex)
 Tegra114 (Dalmore) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x487368 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x487168 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff4000, end 8ffff74d ... OK
@@ -60,7 +60,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141210-67087-g12fd072 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Wed Dec 10 02:22:59 PST 2014
+Linux version 3.18.0-next-20141211-67363-g291ca61 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Thu Dec 11 03:23:12 PST 2014
 CPU: ARMv7 Processor [412fc0f2] revision 2 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra114 Dalmore evaluation board
@@ -68,7 +68,7 @@
 cma: Reserved 64 MiB at 0xfbc00000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c0911e40, node_mem_map ee7f7000
+free_area_init_node: node 0, pgdat c0911e80, node_mem_map ee7f7000
   Normal zone: 1520 pages used for memmap
   Normal zone: 0 pages reserved
   Normal zone: 194560 pages, LIFO batch:31
@@ -89,10 +89,10 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0008000 - 0xc0878d94   (8644 kB)
+      .text : 0xc0008000 - 0xc0878da4   (8644 kB)
       .init : 0xc0879000 - 0xc08c0000   ( 284 kB)
-      .data : 0xc08c0000 - 0xc0913940   ( 335 kB)
-       .bss : 0xc0913940 - 0xc096b364   ( 351 kB)
+      .data : 0xc08c0000 - 0xc0913980   ( 335 kB)
+       .bss : 0xc0913980 - 0xc096b3a4   ( 351 kB)
 Preemptible hierarchical RCU implementation.
 	Additional per-CPU info printed with stalls.
 NR_IRQS:16 nr_irqs:16 16
@@ -115,7 +115,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x8062ed58 - 0x8062edf0
+Setting up static identity map for 0x8062ead0 - 0x8062eb68
 Tegra Revision: A01 SKU: 0 CPU Process: 1 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
@@ -321,7 +321,7 @@
 tegra-snd-rt5640 sound: ASoC: CPU DAI (null) not registered
 tegra-snd-rt5640 sound: snd_soc_register_card failed (-517)
 platform sound: Driver tegra-snd-rt5640 requests probe deferral
-palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-17 05:41:07 UTC (958542067)
+palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-18 06:41:17 UTC (958632077)
 vdd_cam_1v8_reg: disabling
 vdd_hdmi_5v0: disabling
 usb1_vbus: disabling
Diff for ./tegra114-dalmore-a04/tegra114-dalmore/tegra_defconfig%tegra20,114_mergeconfig_log.txt
--- /tmp/fooa	2014-12-11 03:33:58.616844666 -0800
+++ /tmp/foob	2014-12-11 03:33:58.620844665 -0800
@@ -60,7 +60,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141210-105857-g12fd072 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Wed Dec 10 02:24:54 PST 2014
+Linux version 3.18.0-next-20141211-106133-g291ca61 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Thu Dec 11 03:25:04 PST 2014
 CPU: ARMv7 Processor [412fc0f2] revision 2 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra114 Dalmore evaluation board
@@ -89,7 +89,7 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0008000 - 0xc0883018   (8685 kB)
+      .text : 0xc0008000 - 0xc0883028   (8685 kB)
       .init : 0xc0884000 - 0xc08ce000   ( 296 kB)
       .data : 0xc08ce000 - 0xc0923800   ( 342 kB)
        .bss : 0xc0923800 - 0xc097b264   ( 351 kB)
@@ -115,7 +115,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80631d08 - 0x80631da0
+Setting up static identity map for 0x80631aa0 - 0x80631b38
 Tegra Revision: A01 SKU: 0 CPU Process: 1 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
@@ -321,7 +321,7 @@
 tegra-snd-rt5640 sound: ASoC: CPU DAI (null) not registered
 tegra-snd-rt5640 sound: snd_soc_register_card failed (-517)
 platform sound: Driver tegra-snd-rt5640 requests probe deferral
-palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-17 05:42:59 UTC (958542179)
+palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-18 06:43:13 UTC (958632193)
 vdd_cam_1v8_reg: disabling
 vdd_hdmi_5v0: disabling
 usb1_vbus: disabling
Diff for ./tegra114-dalmore-a04/tegra114-dalmore/tegra_defconfig%tegra30,114_mergeconfig_log.txt
--- /tmp/fooa	2014-12-11 03:33:58.624844664 -0800
+++ /tmp/foob	2014-12-11 03:33:58.624844664 -0800
@@ -36,9 +36,9 @@
 	 #################################################################
 	 #################################################################
 	 #################################################################
-	 3 MiB/s
+	 2.9 MiB/s
 done
-Bytes transferred = 4763936 (48b120 hex)
+Bytes transferred = 4764752 (48b450 hex)
 Tegra114 (Dalmore) # tftpboot 0x82000000 tegra114-dalmore.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.100
@@ -49,7 +49,7 @@
 done
 Bytes transferred = 34638 (874e hex)
 Tegra114 (Dalmore) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x48b120 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x48b450 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff4000, end 8ffff74d ... OK
@@ -60,7 +60,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141210-105857-g12fd072 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Wed Dec 10 02:28:00 PST 2014
+Linux version 3.18.0-next-20141211-106133-g291ca61 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Thu Dec 11 03:28:11 PST 2014
 CPU: ARMv7 Processor [412fc0f2] revision 2 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra114 Dalmore evaluation board
@@ -68,7 +68,7 @@
 cma: Reserved 64 MiB at 0xfbc00000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c09219c0, node_mem_map ee7f7000
+free_area_init_node: node 0, pgdat c0921a00, node_mem_map ee7f7000
   Normal zone: 1520 pages used for memmap
   Normal zone: 0 pages reserved
   Normal zone: 194560 pages, LIFO batch:31
@@ -89,10 +89,10 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0008000 - 0xc0883ed4   (8688 kB)
+      .text : 0xc0008000 - 0xc0883ee4   (8688 kB)
       .init : 0xc0884000 - 0xc08ce000   ( 296 kB)
-      .data : 0xc08ce000 - 0xc09234c0   ( 342 kB)
-       .bss : 0xc09234c0 - 0xc097aee4   ( 351 kB)
+      .data : 0xc08ce000 - 0xc0923500   ( 342 kB)
+       .bss : 0xc0923500 - 0xc097af24   ( 351 kB)
 Preemptible hierarchical RCU implementation.
 	Additional per-CPU info printed with stalls.
 NR_IRQS:16 nr_irqs:16 16
@@ -115,7 +115,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80630f50 - 0x80630fe8
+Setting up static identity map for 0x80630cc8 - 0x80630d60
 Tegra Revision: A01 SKU: 0 CPU Process: 1 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
@@ -315,7 +315,7 @@
 host1x drm: registered panic notifier
 [drm] Initialized tegra 0.0.0 20120330 on minor 0
 input: gpio-keys as /devices/soc0/gpio-keys/input/input1
-palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-17 05:46:05 UTC (958542365)
+palmas-rtc 7000d000.i2c:tps65913@58:rtc: setting system clock to 2000-05-18 06:46:17 UTC (958632377)
 vdd_cam_1v8_reg: disabling
 vdd_hdmi_5v0: disabling
 usb1_vbus: disabling
Diff for ./tegra124-jetson-tk1/tegra124-jetson-tk1/multi_v7_defconfig_log.txt
--- /tmp/fooa	2014-12-11 03:33:58.632844660 -0800
+++ /tmp/foob	2014-12-11 03:33:58.632844660 -0800
@@ -40,20 +40,20 @@
 	 #################################################################
 	 #################################################################
 	 ##
-	 3.1 MiB/s
+	 2.9 MiB/s
 done
-Bytes transferred = 5740296 (579708 hex)
+Bytes transferred = 5740728 (5798b8 hex)
 Tegra124 (Jetson TK1) # tftpboot 0x82000000 tegra124-jetson-tk1.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.102
 Filename 'tegra124-jetson-tk1.dtb'.
 Load address: 0x82000000
 Loading: *####
-	 2.9 MiB/s
+	 2.6 MiB/s
 done
 Bytes transferred = 48898 (bf02 hex)
 Tegra124 (Jetson TK1) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x579708 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x5798b8 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Using Device Tree in place at 82000000, end 8200ef01
@@ -61,7 +61,7 @@
 Starting kernel ...
 
 Booting Linux on physical CPU 0x0
-Linux version 3.18.0-next-20141210-105857-g12fd072 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP Wed Dec 10 02:18:51 PST 2014
+Linux version 3.18.0-next-20141211-106133-g291ca61 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP Thu Dec 11 03:19:00 PST 2014
 CPU: ARMv7 Processor [413fc0f3] revision 3 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra124 Jetson TK1
@@ -69,7 +69,7 @@
 cma: Reserved 64 MiB at 0xfb800000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c0dfb500, node_mem_map ee7f8000
+free_area_init_node: node 0, pgdat c0dfb540, node_mem_map ee7f8000
   DMA zone: 1520 pages used for memmap
   DMA zone: 0 pages reserved
   DMA zone: 194560 pages, LIFO batch:31
@@ -82,7 +82,7 @@
 PID hash table entries: 4096 (order: 2, 16384 bytes)
 Dentry cache hash table entries: 131072 (order: 7, 524288 bytes)
 Inode-cache hash table entries: 65536 (order: 6, 262144 bytes)
-Memory: 2000424K/2096128K available (7469K kernel code, 956K rwdata, 3048K rodata, 768K init, 306K bss, 30168K reserved, 65536K cma-reserved, 1252352K highmem)
+Memory: 2000424K/2096128K available (7469K kernel code, 957K rwdata, 3048K rodata, 768K init, 306K bss, 30168K reserved, 65536K cma-reserved, 1252352K highmem)
 Virtual kernel memory layout:
     vector  : 0xffff0000 - 0xffff1000   (   4 kB)
     fixmap  : 0xffc00000 - 0xfff00000   (3072 kB)
@@ -90,10 +90,10 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0208000 - 0xc0c4d7e4   (10518 kB)
+      .text : 0xc0208000 - 0xc0c4d818   (10519 kB)
       .init : 0xc0c4e000 - 0xc0d0e000   ( 768 kB)
-      .data : 0xc0d0e000 - 0xc0dfd3e0   ( 957 kB)
-       .bss : 0xc0dfd3e0 - 0xc0e49ea8   ( 307 kB)
+      .data : 0xc0d0e000 - 0xc0dfd420   ( 958 kB)
+       .bss : 0xc0dfd420 - 0xc0e49ee8   ( 307 kB)
 SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=4, Nodes=1
 Hierarchical RCU implementation.
 	Additional per-CPU info printed with stalls.
@@ -117,7 +117,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x8090f670 - 0x8090f708
+Setting up static identity map for 0x8090f748 - 0x8090f7e0
 Tegra Revision: A01 SKU: 129 CPU Process: 1 Core Process: 1
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
@@ -379,7 +379,7 @@
 host1x drm: registered panic notifier
 [drm] Initialized tegra 0.0.0 20120330 on minor 0
 input: gpio-keys as /devices/soc0/gpio-keys/input/input1
-as3722-rtc as3722-rtc: setting system clock to 2000-02-01 00:00:18 UTC (949363218)
+as3722-rtc as3722-rtc: setting system clock to 2000-02-01 00:00:19 UTC (949363219)
 +1.05V_RUN_AVDD_HDMI_PLL: disabling
 +1.8V_RUN_VPP_FUSE: disabling
 +2.8V_RUN_CAM_AF: disabling
Diff for ./tegra124-jetson-tk1/tegra124-jetson-tk1/tegra_defconfig_log.txt
--- /tmp/fooa	2014-12-11 03:33:58.640844654 -0800
+++ /tmp/foob	2014-12-11 03:33:58.640844654 -0800
@@ -41,18 +41,18 @@
 	 #
 	 2.8 MiB/s
 done
-Bytes transferred = 4780224 (48f0c0 hex)
+Bytes transferred = 4780296 (48f108 hex)
 Tegra124 (Jetson TK1) # tftpboot 0x82000000 tegra124-jetson-tk1.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.102
 Filename 'tegra124-jetson-tk1.dtb'.
 Load address: 0x82000000
 Loading: *####
-	 3.1 MiB/s
+	 2.9 MiB/s
 done
 Bytes transferred = 48898 (bf02 hex)
 Tegra124 (Jetson TK1) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x48f0c0 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x48f108 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Using Device Tree in place at 82000000, end 8200ef01
@@ -63,7 +63,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141210-67087-g12fd072 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Wed Dec 10 02:17:40 PST 2014
+Linux version 3.18.0-next-20141211-67363-g291ca61 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Thu Dec 11 03:17:51 PST 2014
 CPU: ARMv7 Processor [413fc0f3] revision 3 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra124 Jetson TK1
@@ -71,7 +71,7 @@
 cma: Reserved 64 MiB at 0xfbc00000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c092f880, node_mem_map ee7f7000
+free_area_init_node: node 0, pgdat c092f8c0, node_mem_map ee7f7000
   Normal zone: 1520 pages used for memmap
   Normal zone: 0 pages reserved
   Normal zone: 194560 pages, LIFO batch:31
@@ -92,10 +92,10 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0008000 - 0xc088d140   (8725 kB)
+      .text : 0xc0008000 - 0xc088d150   (8725 kB)
       .init : 0xc088e000 - 0xc08da000   ( 304 kB)
-      .data : 0xc08da000 - 0xc0931380   ( 349 kB)
-       .bss : 0xc0931380 - 0xc0988e24   ( 351 kB)
+      .data : 0xc08da000 - 0xc09313c0   ( 349 kB)
+       .bss : 0xc09313c0 - 0xc0988e64   ( 351 kB)
 Preemptible hierarchical RCU implementation.
 	Additional per-CPU info printed with stalls.
 NR_IRQS:16 nr_irqs:16 16
@@ -118,7 +118,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80633e48 - 0x80633ee0
+Setting up static identity map for 0x80633be0 - 0x80633c78
 Tegra Revision: A01 SKU: 129 CPU Process: 1 Core Process: 1
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
Diff for ./tegra124-jetson-tk1/tegra124-jetson-tk1/tegra_defconfig%tegra124_mergeconfig_log.txt
--- /tmp/fooa	2014-12-11 03:33:58.644844652 -0800
+++ /tmp/foob	2014-12-11 03:33:58.648844651 -0800
@@ -40,18 +40,18 @@
 	 ################################################################
 	 2.8 MiB/s
 done
-Bytes transferred = 4748136 (487368 hex)
+Bytes transferred = 4747624 (487168 hex)
 Tegra124 (Jetson TK1) # tftpboot 0x82000000 tegra124-jetson-tk1.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.102
 Filename 'tegra124-jetson-tk1.dtb'.
 Load address: 0x82000000
 Loading: *####
-	 2.6 MiB/s
+	 2.2 MiB/s
 done
 Bytes transferred = 48898 (bf02 hex)
 Tegra124 (Jetson TK1) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x487368 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x487168 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Using Device Tree in place at 82000000, end 8200ef01
@@ -62,7 +62,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141210-67087-g12fd072 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Wed Dec 10 02:28:16 PST 2014
+Linux version 3.18.0-next-20141211-67363-g291ca61 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Thu Dec 11 03:28:31 PST 2014
 CPU: ARMv7 Processor [413fc0f3] revision 3 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, PIPT instruction cache
 Machine model: NVIDIA Tegra124 Jetson TK1
@@ -70,7 +70,7 @@
 cma: Reserved 64 MiB at 0xfbc00000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c0911e40, node_mem_map ee7f7000
+free_area_init_node: node 0, pgdat c0911e80, node_mem_map ee7f7000
   Normal zone: 1520 pages used for memmap
   Normal zone: 0 pages reserved
   Normal zone: 194560 pages, LIFO batch:31
@@ -91,10 +91,10 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0008000 - 0xc0878d94   (8644 kB)
+      .text : 0xc0008000 - 0xc0878da4   (8644 kB)
       .init : 0xc0879000 - 0xc08c0000   ( 284 kB)
-      .data : 0xc08c0000 - 0xc0913940   ( 335 kB)
-       .bss : 0xc0913940 - 0xc096b364   ( 351 kB)
+      .data : 0xc08c0000 - 0xc0913980   ( 335 kB)
+       .bss : 0xc0913980 - 0xc096b3a4   ( 351 kB)
 Preemptible hierarchical RCU implementation.
 	Additional per-CPU info printed with stalls.
 NR_IRQS:16 nr_irqs:16 16
@@ -117,7 +117,7 @@
 /cpus/cpu@2 missing clock-frequency property
 /cpus/cpu@3 missing clock-frequency property
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x8062ed58 - 0x8062edf0
+Setting up static identity map for 0x8062ead0 - 0x8062eb68
 Tegra Revision: A01 SKU: 129 CPU Process: 1 Core Process: 1
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
Diff for ./tegra30-beaver/tegra30-beaver/multi_v7_defconfig_log.txt
--- /tmp/fooa	2014-12-11 03:33:58.652844649 -0800
+++ /tmp/foob	2014-12-11 03:33:58.656844647 -0800
@@ -38,20 +38,20 @@
 	 #################################################################
 	 #################################################################
 	 ##
-	 2.8 MiB/s
+	 3.2 MiB/s
 done
-Bytes transferred = 5740296 (579708 hex)
+Bytes transferred = 5740728 (5798b8 hex)
 Tegra30 (Beaver) # tftpboot 0x82000000 tegra30-beaver.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.101
 Filename 'tegra30-beaver.dtb'.
 Load address: 0x82000000
 Loading: *##
-	 2.6 MiB/s
+	 2.3 MiB/s
 done
 Bytes transferred = 24641 (6041 hex)
 Tegra30 (Beaver) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x579708 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x5798b8 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff6000, end 8ffff040 ... OK
@@ -59,7 +59,7 @@
 Starting kernel ...
 
 Booting Linux on physical CPU 0x0
-Linux version 3.18.0-next-20141210-105857-g12fd072 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP Wed Dec 10 02:18:51 PST 2014
+Linux version 3.18.0-next-20141211-106133-g291ca61 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP Thu Dec 11 03:19:00 PST 2014
 CPU: ARMv7 Processor [412fc099] revision 9 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache
 Machine model: NVIDIA Tegra30 Beaver evaluation board
@@ -67,7 +67,7 @@
 cma: Reserved 64 MiB at 0xfb800000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c0dfb500, node_mem_map ee7f8000
+free_area_init_node: node 0, pgdat c0dfb540, node_mem_map ee7f8000
   DMA zone: 1520 pages used for memmap
   DMA zone: 0 pages reserved
   DMA zone: 194560 pages, LIFO batch:31
@@ -80,7 +80,7 @@
 PID hash table entries: 4096 (order: 2, 16384 bytes)
 Dentry cache hash table entries: 131072 (order: 7, 524288 bytes)
 Inode-cache hash table entries: 65536 (order: 6, 262144 bytes)
-Memory: 2000536K/2096128K available (7469K kernel code, 956K rwdata, 3048K rodata, 768K init, 306K bss, 30056K reserved, 65536K cma-reserved, 1252352K highmem)
+Memory: 2000536K/2096128K available (7469K kernel code, 957K rwdata, 3048K rodata, 768K init, 306K bss, 30056K reserved, 65536K cma-reserved, 1252352K highmem)
 Virtual kernel memory layout:
     vector  : 0xffff0000 - 0xffff1000   (   4 kB)
     fixmap  : 0xffc00000 - 0xfff00000   (3072 kB)
@@ -88,10 +88,10 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0208000 - 0xc0c4d7e4   (10518 kB)
+      .text : 0xc0208000 - 0xc0c4d818   (10519 kB)
       .init : 0xc0c4e000 - 0xc0d0e000   ( 768 kB)
-      .data : 0xc0d0e000 - 0xc0dfd3e0   ( 957 kB)
-       .bss : 0xc0dfd3e0 - 0xc0e49ea8   ( 307 kB)
+      .data : 0xc0d0e000 - 0xc0dfd420   ( 958 kB)
+       .bss : 0xc0dfd420 - 0xc0e49ee8   ( 307 kB)
 SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=4, Nodes=1
 Hierarchical RCU implementation.
 	Additional per-CPU info printed with stalls.
@@ -116,7 +116,7 @@
 Mountpoint-cache hash table entries: 2048 (order: 1, 8192 bytes)
 CPU: Testing write buffer coherency: ok
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x8090f670 - 0x8090f708
+Setting up static identity map for 0x8090f748 - 0x8090f7e0
 Tegra Revision: A03 SKU: 128 CPU Process: 4 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
Diff for ./tegra30-beaver/tegra30-beaver/tegra_defconfig_log.txt
--- /tmp/fooa	2014-12-11 03:33:58.660844645 -0800
+++ /tmp/foob	2014-12-11 03:33:58.664844643 -0800
@@ -39,7 +39,7 @@
 	 #
 	 2.8 MiB/s
 done
-Bytes transferred = 4780224 (48f0c0 hex)
+Bytes transferred = 4780296 (48f108 hex)
 Tegra30 (Beaver) # tftpboot 0x82000000 tegra30-beaver.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.101
@@ -50,7 +50,7 @@
 done
 Bytes transferred = 24641 (6041 hex)
 Tegra30 (Beaver) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x48f0c0 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x48f108 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff6000, end 8ffff040 ... OK
@@ -61,7 +61,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141210-67087-g12fd072 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Wed Dec 10 02:17:40 PST 2014
+Linux version 3.18.0-next-20141211-67363-g291ca61 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Thu Dec 11 03:17:51 PST 2014
 CPU: ARMv7 Processor [412fc099] revision 9 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache
 Machine model: NVIDIA Tegra30 Beaver evaluation board
@@ -69,7 +69,7 @@
 cma: Reserved 64 MiB at 0xfbc00000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c092f880, node_mem_map ee7f7000
+free_area_init_node: node 0, pgdat c092f8c0, node_mem_map ee7f7000
   Normal zone: 1520 pages used for memmap
   Normal zone: 0 pages reserved
   Normal zone: 194560 pages, LIFO batch:31
@@ -90,10 +90,10 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0008000 - 0xc088d140   (8725 kB)
+      .text : 0xc0008000 - 0xc088d150   (8725 kB)
       .init : 0xc088e000 - 0xc08da000   ( 304 kB)
-      .data : 0xc08da000 - 0xc0931380   ( 349 kB)
-       .bss : 0xc0931380 - 0xc0988e24   ( 351 kB)
+      .data : 0xc08da000 - 0xc09313c0   ( 349 kB)
+       .bss : 0xc09313c0 - 0xc0988e64   ( 351 kB)
 Preemptible hierarchical RCU implementation.
 	Additional per-CPU info printed with stalls.
 NR_IRQS:16 nr_irqs:16 16
@@ -117,7 +117,7 @@
 Initializing cgroup subsys debug
 CPU: Testing write buffer coherency: ok
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80633e48 - 0x80633ee0
+Setting up static identity map for 0x80633be0 - 0x80633c78
 Tegra Revision: A03 SKU: 128 CPU Process: 4 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
Diff for ./tegra30-beaver/tegra30-beaver/tegra_defconfig%tegra20,30_mergeconfig_log.txt
--- /tmp/fooa	2014-12-11 03:33:58.668844641 -0800
+++ /tmp/foob	2014-12-11 03:33:58.668844641 -0800
@@ -37,20 +37,20 @@
 	 #################################################################
 	 #################################################################
 	 #
-	 2.9 MiB/s
+	 2.8 MiB/s
 done
-Bytes transferred = 4774144 (48d900 hex)
+Bytes transferred = 4775104 (48dcc0 hex)
 Tegra30 (Beaver) # tftpboot 0x82000000 tegra30-beaver.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.101
 Filename 'tegra30-beaver.dtb'.
 Load address: 0x82000000
 Loading: *##
-	 2 MiB/s
+	 2.3 MiB/s
 done
 Bytes transferred = 24641 (6041 hex)
 Tegra30 (Beaver) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x48d900 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x48dcc0 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff6000, end 8ffff040 ... OK
@@ -61,7 +61,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141210-67087-g12fd072 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Wed Dec 10 02:25:38 PST 2014
+Linux version 3.18.0-next-20141211-67363-g291ca61 (pwalmsley@kaivo) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Thu Dec 11 03:25:52 PST 2014
 CPU: ARMv7 Processor [412fc099] revision 9 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache
 Machine model: NVIDIA Tegra30 Beaver evaluation board
@@ -69,7 +69,7 @@
 cma: Reserved 64 MiB at 0xfbc00000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c0926980, node_mem_map ee7f7000
+free_area_init_node: node 0, pgdat c09269c0, node_mem_map ee7f7000
   Normal zone: 1520 pages used for memmap
   Normal zone: 0 pages reserved
   Normal zone: 194560 pages, LIFO batch:31
@@ -90,10 +90,10 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0008000 - 0xc08880c8   (8705 kB)
+      .text : 0xc0008000 - 0xc08880d8   (8705 kB)
       .init : 0xc0889000 - 0xc08d2000   ( 292 kB)
-      .data : 0xc08d2000 - 0xc0928480   ( 346 kB)
-       .bss : 0xc0928480 - 0xc097fee4   ( 351 kB)
+      .data : 0xc08d2000 - 0xc09284c0   ( 346 kB)
+       .bss : 0xc09284c0 - 0xc097ff24   ( 351 kB)
 Preemptible hierarchical RCU implementation.
 	Additional per-CPU info printed with stalls.
 NR_IRQS:16 nr_irqs:16 16
@@ -117,7 +117,7 @@
 Initializing cgroup subsys debug
 CPU: Testing write buffer coherency: ok
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x806339c8 - 0x80633a60
+Setting up static identity map for 0x80633740 - 0x806337d8
 Tegra Revision: A03 SKU: 128 CPU Process: 4 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
Diff for ./tegra30-beaver/tegra30-beaver/tegra_defconfig%tegra30,114_mergeconfig_log.txt
--- /tmp/fooa	2014-12-11 03:33:58.676844636 -0800
+++ /tmp/foob	2014-12-11 03:33:58.676844636 -0800
@@ -38,7 +38,7 @@
 	 #################################################################
 	 2.8 MiB/s
 done
-Bytes transferred = 4763936 (48b120 hex)
+Bytes transferred = 4764752 (48b450 hex)
 Tegra30 (Beaver) # tftpboot 0x82000000 tegra30-beaver.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.101
@@ -49,7 +49,7 @@
 done
 Bytes transferred = 24641 (6041 hex)
 Tegra30 (Beaver) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x48b120 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x48b450 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff6000, end 8ffff040 ... OK
@@ -60,7 +60,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141210-105857-g12fd072 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Wed Dec 10 02:28:00 PST 2014
+Linux version 3.18.0-next-20141211-106133-g291ca61 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Thu Dec 11 03:28:11 PST 2014
 CPU: ARMv7 Processor [412fc099] revision 9 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache
 Machine model: NVIDIA Tegra30 Beaver evaluation board
@@ -68,7 +68,7 @@
 cma: Reserved 64 MiB at 0xfbc00000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c09219c0, node_mem_map ee7f7000
+free_area_init_node: node 0, pgdat c0921a00, node_mem_map ee7f7000
   Normal zone: 1520 pages used for memmap
   Normal zone: 0 pages reserved
   Normal zone: 194560 pages, LIFO batch:31
@@ -89,10 +89,10 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0008000 - 0xc0883ed4   (8688 kB)
+      .text : 0xc0008000 - 0xc0883ee4   (8688 kB)
       .init : 0xc0884000 - 0xc08ce000   ( 296 kB)
-      .data : 0xc08ce000 - 0xc09234c0   ( 342 kB)
-       .bss : 0xc09234c0 - 0xc097aee4   ( 351 kB)
+      .data : 0xc08ce000 - 0xc0923500   ( 342 kB)
+       .bss : 0xc0923500 - 0xc097af24   ( 351 kB)
 Preemptible hierarchical RCU implementation.
 	Additional per-CPU info printed with stalls.
 NR_IRQS:16 nr_irqs:16 16
@@ -116,7 +116,7 @@
 Initializing cgroup subsys debug
 CPU: Testing write buffer coherency: ok
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80630f50 - 0x80630fe8
+Setting up static identity map for 0x80630cc8 - 0x80630d60
 Tegra Revision: A03 SKU: 128 CPU Process: 4 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
Diff for ./tegra30-beaver/tegra30-beaver/tegra_defconfig%tegra30_mergeconfig_log.txt
--- /tmp/fooa	2014-12-11 03:33:58.680844634 -0800
+++ /tmp/foob	2014-12-11 03:33:58.684844633 -0800
@@ -38,7 +38,7 @@
 	 #################################################################
 	 2.8 MiB/s
 done
-Bytes transferred = 4758624 (489c60 hex)
+Bytes transferred = 4759168 (489e80 hex)
 Tegra30 (Beaver) # tftpboot 0x82000000 tegra30-beaver.dtb
 Using asx0 device
 TFTP from server 192.168.100.1; our IP address is 192.168.100.101
@@ -49,7 +49,7 @@
 done
 Bytes transferred = 24641 (6041 hex)
 Tegra30 (Beaver) # bootz 0x81000000 - 0x82000000
-Kernel image @ 0x81000000 [ 0x000000 - 0x489c60 ]
+Kernel image @ 0x81000000 [ 0x000000 - 0x489e80 ]
 ## Flattened Device Tree blob at 82000000
    Booting using the fdt blob at 0x82000000
    Loading Device Tree to 8fff6000, end 8ffff040 ... OK
@@ -60,7 +60,7 @@
 Booting Linux on physical CPU 0x0
 Initializing cgroup subsys cpu
 Initializing cgroup subsys cpuacct
-Linux version 3.18.0-next-20141210-105857-g12fd072 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Wed Dec 10 02:21:48 PST 2014
+Linux version 3.18.0-next-20141211-106133-g291ca61 (pwalmsley@tamien) (gcc version 4.7.3 20130328 (prerelease) (crosstool-NG linaro-1.13.1-4.7-2013.04-20130415 - Linaro GCC 2013.04) ) #1 SMP PREEMPT Thu Dec 11 03:21:58 PST 2014
 CPU: ARMv7 Processor [412fc099] revision 9 (ARMv7), cr=10c5387d
 CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing instruction cache
 Machine model: NVIDIA Tegra30 Beaver evaluation board
@@ -68,7 +68,7 @@
 cma: Reserved 64 MiB at 0xfbc00000
 Memory policy: Data cache writealloc
 On node 0 totalpages: 524032
-free_area_init_node: node 0, pgdat c0918ac0, node_mem_map ee7f7000
+free_area_init_node: node 0, pgdat c0918b00, node_mem_map ee7f7000
   Normal zone: 1520 pages used for memmap
   Normal zone: 0 pages reserved
   Normal zone: 194560 pages, LIFO batch:31
@@ -81,7 +81,7 @@
 PID hash table entries: 4096 (order: 2, 16384 bytes)
 Dentry cache hash table entries: 131072 (order: 7, 524288 bytes)
 Inode-cache hash table entries: 65536 (order: 6, 262144 bytes)
-Memory: 2003444K/2096128K available (6530K kernel code, 337K rwdata, 2136K rodata, 284K init, 350K bss, 27148K reserved, 65536K cma-reserved, 1252352K highmem)
+Memory: 2003440K/2096128K available (6530K kernel code, 337K rwdata, 2136K rodata, 284K init, 350K bss, 27152K reserved, 65536K cma-reserved, 1252352K highmem)
 Virtual kernel memory layout:
     vector  : 0xffff0000 - 0xffff1000   (   4 kB)
     fixmap  : 0xffc00000 - 0xfff00000   (3072 kB)
@@ -89,10 +89,10 @@
     lowmem  : 0xc0000000 - 0xef800000   ( 760 MB)
     pkmap   : 0xbfe00000 - 0xc0000000   (   2 MB)
     modules : 0xbf000000 - 0xbfe00000   (  14 MB)
-      .text : 0xc0008000 - 0xc087ee5c   (8668 kB)
+      .text : 0xc0008000 - 0xc087ee6c   (8668 kB)
       .init : 0xc087f000 - 0xc08c6000   ( 284 kB)
-      .data : 0xc08c6000 - 0xc091a5c0   ( 338 kB)
-       .bss : 0xc091a5c0 - 0xc0971fe4   ( 351 kB)
+      .data : 0xc08c6000 - 0xc091a600   ( 338 kB)
+       .bss : 0xc091a600 - 0xc0972024   ( 351 kB)
 Preemptible hierarchical RCU implementation.
 	Additional per-CPU info printed with stalls.
 NR_IRQS:16 nr_irqs:16 16
@@ -116,7 +116,7 @@
 Initializing cgroup subsys debug
 CPU: Testing write buffer coherency: ok
 CPU0: thread -1, cpu 0, socket 0, mpidr 80000000
-Setting up static identity map for 0x80630ad8 - 0x80630b70
+Setting up static identity map for 0x80630850 - 0x806308e8
 Tegra Revision: A03 SKU: 128 CPU Process: 4 Core Process: 0
 CPU1: thread -1, cpu 1, socket 0, mpidr 80000001
 CPU2: thread -1, cpu 2, socket 0, mpidr 80000002
