
ubuntu-preinstalled/dumpkeys:     file format elf32-littlearm


Disassembly of section .init:

000065ac <.init>:
    65ac:	push	{r3, lr}
    65b0:	bl	6c10 <__snprintf_chk@plt+0x460>
    65b4:	pop	{r3, pc}

Disassembly of section .plt:

000065b8 <calloc@plt-0x14>:
    65b8:	push	{lr}		; (str lr, [sp, #-4]!)
    65bc:	ldr	lr, [pc, #4]	; 65c8 <calloc@plt-0x4>
    65c0:	add	lr, pc, lr
    65c4:	ldr	pc, [lr, #8]!
    65c8:	andeq	pc, r1, r0, asr #18

000065cc <calloc@plt>:
    65cc:	add	ip, pc, #0, 12
    65d0:	add	ip, ip, #126976	; 0x1f000
    65d4:	ldr	pc, [ip, #2368]!	; 0x940

000065d8 <strcmp@plt>:
    65d8:	add	ip, pc, #0, 12
    65dc:	add	ip, ip, #126976	; 0x1f000
    65e0:	ldr	pc, [ip, #2360]!	; 0x938

000065e4 <__cxa_finalize@plt>:
    65e4:	add	ip, pc, #0, 12
    65e8:	add	ip, ip, #126976	; 0x1f000
    65ec:	ldr	pc, [ip, #2352]!	; 0x930

000065f0 <strtol@plt>:
    65f0:	add	ip, pc, #0, 12
    65f4:	add	ip, ip, #126976	; 0x1f000
    65f8:	ldr	pc, [ip, #2344]!	; 0x928

000065fc <free@plt>:
    65fc:	add	ip, pc, #0, 12
    6600:	add	ip, ip, #126976	; 0x1f000
    6604:	ldr	pc, [ip, #2336]!	; 0x920

00006608 <memcpy@plt>:
    6608:	add	ip, pc, #0, 12
    660c:	add	ip, ip, #126976	; 0x1f000
    6610:	ldr	pc, [ip, #2328]!	; 0x918

00006614 <dcgettext@plt>:
    6614:	add	ip, pc, #0, 12
    6618:	add	ip, ip, #126976	; 0x1f000
    661c:	ldr	pc, [ip, #2320]!	; 0x910

00006620 <strdup@plt>:
    6620:			; <UNDEFINED> instruction: 0x46c04778
    6624:	add	ip, pc, #0, 12
    6628:	add	ip, ip, #126976	; 0x1f000
    662c:	ldr	pc, [ip, #2308]!	; 0x904

00006630 <__stack_chk_fail@plt>:
    6630:	add	ip, pc, #0, 12
    6634:	add	ip, ip, #126976	; 0x1f000
    6638:	ldr	pc, [ip, #2300]!	; 0x8fc

0000663c <realloc@plt>:
    663c:	add	ip, pc, #0, 12
    6640:	add	ip, ip, #126976	; 0x1f000
    6644:	ldr	pc, [ip, #2292]!	; 0x8f4

00006648 <textdomain@plt>:
    6648:	add	ip, pc, #0, 12
    664c:	add	ip, ip, #126976	; 0x1f000
    6650:	ldr	pc, [ip, #2284]!	; 0x8ec

00006654 <strcasecmp@plt>:
    6654:	add	ip, pc, #0, 12
    6658:	add	ip, ip, #126976	; 0x1f000
    665c:	ldr	pc, [ip, #2276]!	; 0x8e4

00006660 <fwrite@plt>:
    6660:	add	ip, pc, #0, 12
    6664:	add	ip, ip, #126976	; 0x1f000
    6668:	ldr	pc, [ip, #2268]!	; 0x8dc

0000666c <ioctl@plt>:
    666c:	add	ip, pc, #0, 12
    6670:	add	ip, ip, #126976	; 0x1f000
    6674:	ldr	pc, [ip, #2260]!	; 0x8d4

00006678 <malloc@plt>:
    6678:	add	ip, pc, #0, 12
    667c:	add	ip, ip, #126976	; 0x1f000
    6680:	ldr	pc, [ip, #2252]!	; 0x8cc

00006684 <__libc_start_main@plt>:
    6684:	add	ip, pc, #0, 12
    6688:	add	ip, ip, #126976	; 0x1f000
    668c:	ldr	pc, [ip, #2244]!	; 0x8c4

00006690 <strerror@plt>:
    6690:	add	ip, pc, #0, 12
    6694:	add	ip, ip, #126976	; 0x1f000
    6698:	ldr	pc, [ip, #2236]!	; 0x8bc

0000669c <__vfprintf_chk@plt>:
    669c:	add	ip, pc, #0, 12
    66a0:	add	ip, ip, #126976	; 0x1f000
    66a4:	ldr	pc, [ip, #2228]!	; 0x8b4

000066a8 <__gmon_start__@plt>:
    66a8:	add	ip, pc, #0, 12
    66ac:	add	ip, ip, #126976	; 0x1f000
    66b0:	ldr	pc, [ip, #2220]!	; 0x8ac

000066b4 <open@plt>:
    66b4:	add	ip, pc, #0, 12
    66b8:	add	ip, ip, #126976	; 0x1f000
    66bc:	ldr	pc, [ip, #2212]!	; 0x8a4

000066c0 <getopt_long@plt>:
    66c0:	add	ip, pc, #0, 12
    66c4:	add	ip, ip, #126976	; 0x1f000
    66c8:	ldr	pc, [ip, #2204]!	; 0x89c

000066cc <__ctype_b_loc@plt>:
    66cc:	add	ip, pc, #0, 12
    66d0:	add	ip, ip, #126976	; 0x1f000
    66d4:	ldr	pc, [ip, #2196]!	; 0x894

000066d8 <exit@plt>:
    66d8:	add	ip, pc, #0, 12
    66dc:	add	ip, ip, #126976	; 0x1f000
    66e0:	ldr	pc, [ip, #2188]!	; 0x88c

000066e4 <strlen@plt>:
    66e4:	add	ip, pc, #0, 12
    66e8:	add	ip, ip, #126976	; 0x1f000
    66ec:	ldr	pc, [ip, #2180]!	; 0x884

000066f0 <__errno_location@plt>:
    66f0:	add	ip, pc, #0, 12
    66f4:	add	ip, ip, #126976	; 0x1f000
    66f8:	ldr	pc, [ip, #2172]!	; 0x87c

000066fc <__strcat_chk@plt>:
    66fc:	add	ip, pc, #0, 12
    6700:	add	ip, ip, #126976	; 0x1f000
    6704:	ldr	pc, [ip, #2164]!	; 0x874

00006708 <memset@plt>:
    6708:	add	ip, pc, #0, 12
    670c:	add	ip, ip, #126976	; 0x1f000
    6710:	ldr	pc, [ip, #2156]!	; 0x86c

00006714 <strncpy@plt>:
    6714:	add	ip, pc, #0, 12
    6718:	add	ip, ip, #126976	; 0x1f000
    671c:	ldr	pc, [ip, #2148]!	; 0x864

00006720 <__printf_chk@plt>:
    6720:			; <UNDEFINED> instruction: 0x46c04778
    6724:	add	ip, pc, #0, 12
    6728:	add	ip, ip, #126976	; 0x1f000
    672c:	ldr	pc, [ip, #2136]!	; 0x858

00006730 <__fprintf_chk@plt>:
    6730:			; <UNDEFINED> instruction: 0x46c04778
    6734:	add	ip, pc, #0, 12
    6738:	add	ip, ip, #126976	; 0x1f000
    673c:	ldr	pc, [ip, #2124]!	; 0x84c

00006740 <setlocale@plt>:
    6740:	add	ip, pc, #0, 12
    6744:	add	ip, ip, #126976	; 0x1f000
    6748:	ldr	pc, [ip, #2116]!	; 0x844

0000674c <strrchr@plt>:
    674c:	add	ip, pc, #0, 12
    6750:	add	ip, ip, #126976	; 0x1f000
    6754:	ldr	pc, [ip, #2108]!	; 0x83c

00006758 <fputc@plt>:
    6758:			; <UNDEFINED> instruction: 0x46c04778
    675c:	add	ip, pc, #0, 12
    6760:	add	ip, ip, #126976	; 0x1f000
    6764:	ldr	pc, [ip, #2096]!	; 0x830

00006768 <bindtextdomain@plt>:
    6768:	add	ip, pc, #0, 12
    676c:	add	ip, ip, #126976	; 0x1f000
    6770:	ldr	pc, [ip, #2088]!	; 0x828

00006774 <isatty@plt>:
    6774:	add	ip, pc, #0, 12
    6778:	add	ip, ip, #126976	; 0x1f000
    677c:	ldr	pc, [ip, #2080]!	; 0x820

00006780 <fputs@plt>:
    6780:	add	ip, pc, #0, 12
    6784:	add	ip, ip, #126976	; 0x1f000
    6788:	ldr	pc, [ip, #2072]!	; 0x818

0000678c <strncmp@plt>:
    678c:	add	ip, pc, #0, 12
    6790:	add	ip, ip, #126976	; 0x1f000
    6794:	ldr	pc, [ip, #2064]!	; 0x810

00006798 <abort@plt>:
    6798:	add	ip, pc, #0, 12
    679c:	add	ip, ip, #126976	; 0x1f000
    67a0:	ldr	pc, [ip, #2056]!	; 0x808

000067a4 <close@plt>:
    67a4:	add	ip, pc, #0, 12
    67a8:	add	ip, ip, #126976	; 0x1f000
    67ac:	ldr	pc, [ip, #2048]!	; 0x800

000067b0 <__snprintf_chk@plt>:
    67b0:	add	ip, pc, #0, 12
    67b4:	add	ip, ip, #126976	; 0x1f000
    67b8:	ldr	pc, [ip, #2040]!	; 0x7f8

Disassembly of section .text:

000067bc <.text>:
    67bc:	svcmi	0x00f0e92d
    67c0:			; <UNDEFINED> instruction: 0xf8dfb0c7
    67c4:	strmi	sl, [ip], -r8, lsr #7
    67c8:	vstrge	d4, [sp, #-932]	; 0xfffffc5c
    67cc:	stmibmi	r9!, {r1, r3, r4, r5, r6, r7, sl, lr}^
    67d0:	rsccs	r4, r0, #7340032	; 0x700000
    67d4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    67d8:			; <UNDEFINED> instruction: 0x46284479
    67dc:	movtls	r6, #22555	; 0x581b
    67e0:	svc	0x0012f7ff
    67e4:	ldrdhi	pc, [r0], -r4
    67e8:	strbmi	r2, [r0], -pc, lsr #2
    67ec:	svc	0x00aef7ff
    67f0:			; <UNDEFINED> instruction: 0xf100b108
    67f4:	blmi	ff808800 <progname@@Base+0xff7e26d4>
    67f8:	stmibmi	r0!, {r1, r2, sp}^
    67fc:			; <UNDEFINED> instruction: 0xf85a4ee0
    6800:	ldrbtmi	r3, [r9], #-3
    6804:	movwls	r4, #17534	; 0x447e
    6808:	andhi	pc, r0, r3, asr #17
    680c:	svc	0x0098f7ff
    6810:			; <UNDEFINED> instruction: 0x463049dc
    6814:			; <UNDEFINED> instruction: 0xf7ff4479
    6818:	ldrtmi	lr, [r0], -r8, lsr #31
    681c:	svc	0x0014f7ff
    6820:	stc2	0, cr15, [sl]
    6824:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    6828:	msrhi	CPSR_c, r0
    682c:	cmpls	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    6830:	blmi	ff590038 <progname@@Base+0xff569f0c>
    6834:	ldrbtmi	r4, [r9], #1712	; 0x6b0
    6838:	strvs	lr, [r7], -sp, asr #19
    683c:			; <UNDEFINED> instruction: 0x9609447b
    6840:	movwcs	r9, #8970	; 0x230a
    6844:	strvs	lr, [r5], -sp, asr #19
    6848:	strtmi	r9, [fp], -r3, lsl #6
    684c:	andhi	pc, r0, sp, asr #17
    6850:	strtmi	r4, [r1], -sl, asr #12
    6854:			; <UNDEFINED> instruction: 0xf7ff4638
    6858:	mcrrne	15, 3, lr, r3, cr4
    685c:	sbcshi	pc, pc, r0
    6860:	stmdacs	r5, {r0, r4, r5, fp, ip, sp}^
    6864:	movwge	sp, #10481	; 0x28f1
    6868:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    686c:			; <UNDEFINED> instruction: 0x47184413
    6870:	andeq	r0, r0, fp, asr #2
    6874:			; <UNDEFINED> instruction: 0xffffffdb
    6878:			; <UNDEFINED> instruction: 0xffffffdb
    687c:			; <UNDEFINED> instruction: 0xffffffdb
    6880:			; <UNDEFINED> instruction: 0xffffffdb
    6884:			; <UNDEFINED> instruction: 0xffffffdb
    6888:			; <UNDEFINED> instruction: 0xffffffdb
    688c:			; <UNDEFINED> instruction: 0xffffffdb
    6890:			; <UNDEFINED> instruction: 0xffffffdb
    6894:			; <UNDEFINED> instruction: 0xffffffdb
    6898:			; <UNDEFINED> instruction: 0xffffffdb
    689c:			; <UNDEFINED> instruction: 0xffffffdb
    68a0:			; <UNDEFINED> instruction: 0xffffffdb
    68a4:			; <UNDEFINED> instruction: 0xffffffdb
    68a8:	andeq	r0, r0, r9, lsl r1
    68ac:			; <UNDEFINED> instruction: 0xffffffdb
    68b0:			; <UNDEFINED> instruction: 0xffffffdb
    68b4:			; <UNDEFINED> instruction: 0xffffffdb
    68b8:			; <UNDEFINED> instruction: 0xffffffdb
    68bc:			; <UNDEFINED> instruction: 0xffffffdb
    68c0:			; <UNDEFINED> instruction: 0xffffffdb
    68c4:			; <UNDEFINED> instruction: 0xffffffdb
    68c8:			; <UNDEFINED> instruction: 0xffffffdb
    68cc:			; <UNDEFINED> instruction: 0xffffffdb
    68d0:			; <UNDEFINED> instruction: 0xffffffdb
    68d4:			; <UNDEFINED> instruction: 0xffffffdb
    68d8:			; <UNDEFINED> instruction: 0xffffffdb
    68dc:			; <UNDEFINED> instruction: 0xffffffdb
    68e0:			; <UNDEFINED> instruction: 0xffffffdb
    68e4:			; <UNDEFINED> instruction: 0xffffffdb
    68e8:			; <UNDEFINED> instruction: 0xffffffdb
    68ec:			; <UNDEFINED> instruction: 0xffffffdb
    68f0:			; <UNDEFINED> instruction: 0xffffffdb
    68f4:			; <UNDEFINED> instruction: 0xffffffdb
    68f8:	muleq	r0, fp, r1
    68fc:			; <UNDEFINED> instruction: 0xffffffdb
    6900:			; <UNDEFINED> instruction: 0xffffffdb
    6904:	andeq	r0, r0, r9, ror r1
    6908:			; <UNDEFINED> instruction: 0xffffffdb
    690c:			; <UNDEFINED> instruction: 0xffffffdb
    6910:			; <UNDEFINED> instruction: 0xffffffdb
    6914:			; <UNDEFINED> instruction: 0xffffffdb
    6918:			; <UNDEFINED> instruction: 0xffffffdb
    691c:			; <UNDEFINED> instruction: 0xffffffdb
    6920:			; <UNDEFINED> instruction: 0xffffffdb
    6924:			; <UNDEFINED> instruction: 0xffffffdb
    6928:			; <UNDEFINED> instruction: 0xffffffdb
    692c:			; <UNDEFINED> instruction: 0xffffffdb
    6930:			; <UNDEFINED> instruction: 0xffffffdb
    6934:			; <UNDEFINED> instruction: 0xffffffdb
    6938:	andeq	r0, r0, r5, asr r1
    693c:	andeq	r0, r0, r1, asr r1
    6940:			; <UNDEFINED> instruction: 0xffffffdb
    6944:	andeq	r0, r0, r5, asr #2
    6948:			; <UNDEFINED> instruction: 0xffffffdb
    694c:	andeq	r0, r0, r9, lsl r1
    6950:	andeq	r0, r0, r3, lsr #2
    6954:			; <UNDEFINED> instruction: 0xffffffdb
    6958:	andeq	r0, r0, pc, lsr r1
    695c:	andeq	r0, r0, sp, lsl r1
    6960:			; <UNDEFINED> instruction: 0xffffffdb
    6964:	andeq	r0, r0, r9, lsr r1
    6968:			; <UNDEFINED> instruction: 0xffffffdb
    696c:			; <UNDEFINED> instruction: 0xffffffdb
    6970:			; <UNDEFINED> instruction: 0xffffffdb
    6974:			; <UNDEFINED> instruction: 0xffffffdb
    6978:	andeq	r0, r0, sp, lsl r1
    697c:	andeq	r0, r0, r3, lsr r1
    6980:			; <UNDEFINED> instruction: 0xffffffdb
    6984:	andeq	r0, r0, r9, lsr #2
    6988:			; <UNDEFINED> instruction: 0xf9a6f000
    698c:	movwls	r2, #21249	; 0x5301
    6990:	movwcs	lr, #5979	; 0x175b
    6994:	ldrb	r9, [r8, -r6, lsl #6]
    6998:	ldrbmi	r2, [r8], -r6, lsl #2
    699c:	mrrc2	0, 0, pc, r2, cr0	; <UNPREDICTABLE>
    69a0:	movwcs	lr, #5971	; 0x1753
    69a4:	ldrb	r9, [r0, -r7, lsl #6]
    69a8:	movwls	r2, #37633	; 0x9301
    69ac:	movwcs	lr, #5965	; 0x174d
    69b0:	strb	r9, [sl, -r8, lsl #6]
    69b4:	movwls	r2, #13060	; 0x3304
    69b8:	movwcs	lr, #34631	; 0x8747
    69bc:	strb	r9, [r4, -r3, lsl #6]
    69c0:	strb	r2, [r2, -r1, lsl #12]
    69c4:			; <UNDEFINED> instruction: 0x46584b72
    69c8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    69cc:	movwls	r6, #47129	; 0xb819
    69d0:	cdp2	0, 12, cr15, cr0, cr2, {0}
    69d4:			; <UNDEFINED> instruction: 0xf0402800
    69d8:	blls	2e6cb4 <progname@@Base+0x2c0b88>
    69dc:	stmdbls	sl, {r0, sp}
    69e0:			; <UNDEFINED> instruction: 0xf7ff681a
    69e4:	ldr	lr, [r0, -r0, lsr #29]!
    69e8:	andcs	r4, r5, #1736704	; 0x1a8000
    69ec:	ldrbtmi	r2, [r9], #-0
    69f0:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
    69f4:	ldmdavs	sl, {r2, r8, r9, fp, ip, pc}
    69f8:	ldrbtmi	r4, [fp], #-2919	; 0xfffff499
    69fc:	andcs	r4, r1, r1, lsl #12
    6a00:	mrc	7, 4, APSR_nzcv, cr0, cr15, {7}
    6a04:			; <UNDEFINED> instruction: 0xf7ff2000
    6a08:	blmi	18823b0 <progname@@Base+0x185c284>
    6a0c:	tstcs	r0, sl, lsl #4
    6a10:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    6a14:			; <UNDEFINED> instruction: 0xf7ff6818
    6a18:	andls	lr, r3, ip, ror #27
    6a1c:	blmi	1800678 <progname@@Base+0x17da54c>
    6a20:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    6a24:	adcsmi	r6, fp, #1769472	; 0x1b0000
    6a28:	andcs	sp, r0, lr, lsr #23
    6a2c:			; <UNDEFINED> instruction: 0xf9e4f000
    6a30:	ldrbtmi	r4, [fp], #-2907	; 0xfffff4a5
    6a34:	andsvs	r2, r8, r0, lsl #16
    6a38:	blmi	16bd724 <progname@@Base+0x16975f8>
    6a3c:			; <UNDEFINED> instruction: 0xf644aa0c
    6a40:	ldrbtmi	r3, [fp], #-324	; 0xfffffebc
    6a44:			; <UNDEFINED> instruction: 0xf7ff6818
    6a48:	orrslt	lr, r8, r2, lsl lr
    6a4c:	andcs	r4, r5, #88064	; 0x15800
    6a50:	andcs	r4, r0, r6, asr r9
    6a54:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    6a58:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    6a5c:	ldcl	7, cr15, [sl, #1020]	; 0x3fc
    6a60:	tstcs	r1, r4, lsl #22
    6a64:			; <UNDEFINED> instruction: 0x4602681b
    6a68:			; <UNDEFINED> instruction: 0xf7ff4620
    6a6c:	andcs	lr, r1, r4, ror #28
    6a70:	mrc	7, 1, APSR_nzcv, cr2, cr15, {7}
    6a74:	blcs	ed6ac <progname@@Base+0xc7580>
    6a78:	mcrrmi	0, 5, sp, sp, cr15
    6a7c:	ldrbtmi	r4, [ip], #-1624	; 0xfffff9a8
    6a80:			; <UNDEFINED> instruction: 0xf0006821
    6a84:	stmdacs	r0, {r0, r1, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    6a88:	ldmib	sp, {r1, r4, r5, r8, r9, fp, ip, lr, pc}^
    6a8c:	tstmi	r3, #1342177280	; 0x50000000
    6a90:	bllt	3baf74 <progname@@Base+0x394e48>
    6a94:			; <UNDEFINED> instruction: 0xb1b39b07
    6a98:			; <UNDEFINED> instruction: 0xf0004658
    6a9c:	blmi	1185a48 <progname@@Base+0x115f91c>
    6aa0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    6aa4:	mrc	7, 3, APSR_nzcv, cr14, cr15, {7}
    6aa8:			; <UNDEFINED> instruction: 0xf7ff2000
    6aac:	stmdbmi	r2, {r1, r2, r4, r9, sl, fp, sp, lr, pc}^
    6ab0:	andcs	r2, r0, r5, lsl #4
    6ab4:			; <UNDEFINED> instruction: 0xf7ff4479
    6ab8:	smlatbcs	r0, lr, sp, lr
    6abc:	andcs	r4, r1, r2, lsl #12
    6ac0:	blx	ffac2ac8 <progname@@Base+0xffa9c99c>
    6ac4:	ldmdbmi	sp!, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    6ac8:	blls	258430 <progname@@Base+0x232304>
    6acc:			; <UNDEFINED> instruction: 0xf85a9a03
    6ad0:	stmdavs	r9, {r0, ip}
    6ad4:	cdp2	0, 13, cr15, cr0, cr1, {0}
    6ad8:	andcc	lr, r7, #3620864	; 0x374000
    6adc:	bicsle	r4, fp, r3, lsl r3
    6ae0:			; <UNDEFINED> instruction: 0x46584b36
    6ae4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    6ae8:			; <UNDEFINED> instruction: 0xf0016819
    6aec:			; <UNDEFINED> instruction: 0xe7d3fb77
    6af0:			; <UNDEFINED> instruction: 0xf0004658
    6af4:	stmdavs	r0!, {r0, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    6af8:	mrc	7, 2, APSR_nzcv, cr4, cr15, {7}
    6afc:			; <UNDEFINED> instruction: 0xf7ff2001
    6b00:	blmi	bc22b8 <progname@@Base+0xb9c18c>
    6b04:	stmdavs	r2!, {r3, r4, r6, r9, sl, lr}
    6b08:	andmi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    6b0c:			; <UNDEFINED> instruction: 0xf0026821
    6b10:	blls	185a14 <progname@@Base+0x15f8e8>
    6b14:	sbcle	r2, r7, r0, lsl #22
    6b18:	andcs	r4, r5, #671744	; 0xa4000
    6b1c:	ldrbtmi	r2, [r9], #-0
    6b20:	ldcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    6b24:	ldmdavs	sl, {r2, r8, r9, fp, ip, pc}
    6b28:	andcs	r4, r1, r1, lsl #12
    6b2c:	ldcl	7, cr15, [sl, #1020]!	; 0x3fc
    6b30:	ldrbmi	r6, [r8], -r1, lsr #16
    6b34:	stc2	0, cr15, [ip], {2}
    6b38:			; <UNDEFINED> instruction: 0x2110e7b6
    6b3c:			; <UNDEFINED> instruction: 0xf0004658
    6b40:	ldr	pc, [sl, pc, lsl #23]
    6b44:	andcs	r4, r5, #24, 22	; 0x6000
    6b48:	andcs	r4, r0, lr, lsl r9
    6b4c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    6b50:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    6b54:	ldcl	7, cr15, [lr, #-1020]	; 0xfffffc04
    6b58:	tstcs	r1, fp, lsl #22
    6b5c:			; <UNDEFINED> instruction: 0x4602681b
    6b60:			; <UNDEFINED> instruction: 0xf7ff4620
    6b64:			; <UNDEFINED> instruction: 0xf000ede8
    6b68:	svclt	0x0000f8b7
    6b6c:	andeq	pc, r1, r8, lsr r7	; <UNPREDICTABLE>
    6b70:	strheq	r0, [r0], -ip
    6b74:	andeq	pc, r1, ip, lsr #16
    6b78:	strheq	r0, [r0], -r8
    6b7c:	muleq	r0, lr, r2
    6b80:			; <UNDEFINED> instruction: 0x00003bb8
    6b84:	muleq	r0, r4, fp
    6b88:	andeq	r3, r0, r2, ror #23
    6b8c:			; <UNDEFINED> instruction: 0x00003bb4
    6b90:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6b94:	andeq	r3, r0, r2, lsl sl
    6b98:	andeq	r3, r0, r2, lsl sl
    6b9c:	andeq	r0, r0, r0, asr #1
    6ba0:			; <UNDEFINED> instruction: 0x0001f6b6
    6ba4:	andeq	pc, r1, r6, lsr #13
    6ba8:	andeq	r0, r0, r4, asr #1
    6bac:	andeq	r3, r0, ip, lsl #20
    6bb0:	andeq	pc, r1, sl, ror #12
    6bb4:	andeq	pc, r1, r8, asr #12
    6bb8:	andeq	r3, r0, r8, ror r9
    6bbc:	ldrdeq	r0, [r0], -ip
    6bc0:	andeq	r3, r0, lr, ror #18
    6bc4:	andeq	r3, r0, r0, ror r8
    6bc8:	bleq	42d0c <progname@@Base+0x1cbe0>
    6bcc:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    6bd0:	strbtmi	fp, [sl], -r2, lsl #24
    6bd4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    6bd8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    6bdc:	ldrmi	sl, [sl], #776	; 0x308
    6be0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    6be4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    6be8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    6bec:			; <UNDEFINED> instruction: 0xf85a4b06
    6bf0:	stmdami	r6, {r0, r1, ip, sp}
    6bf4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    6bf8:	stcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    6bfc:	stcl	7, cr15, [ip, #1020]	; 0x3fc
    6c00:	andeq	pc, r1, r8, lsl #6
    6c04:	andeq	r0, r0, ip, lsr #1
    6c08:	ldrdeq	r0, [r0], -r4
    6c0c:	andeq	r0, r0, r0, ror #1
    6c10:	ldr	r3, [pc, #20]	; 6c2c <__snprintf_chk@plt+0x47c>
    6c14:	ldr	r2, [pc, #20]	; 6c30 <__snprintf_chk@plt+0x480>
    6c18:	add	r3, pc, r3
    6c1c:	ldr	r2, [r3, r2]
    6c20:	cmp	r2, #0
    6c24:	bxeq	lr
    6c28:	b	66a8 <__gmon_start__@plt>
    6c2c:	andeq	pc, r1, r8, ror #5
    6c30:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6c34:	blmi	1d8c54 <progname@@Base+0x1b2b28>
    6c38:	bmi	1d7e20 <progname@@Base+0x1b1cf4>
    6c3c:	addmi	r4, r3, #2063597568	; 0x7b000000
    6c40:	andle	r4, r3, sl, ror r4
    6c44:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    6c48:	ldrmi	fp, [r8, -r3, lsl #2]
    6c4c:	svclt	0x00004770
    6c50:	andeq	pc, r1, ip, lsr #9
    6c54:	andeq	pc, r1, r8, lsr #9
    6c58:	andeq	pc, r1, r4, asr #5
    6c5c:	strheq	r0, [r0], -r4
    6c60:	blmi	258c88 <progname@@Base+0x232b5c>
    6c64:	bmi	257e4c <progname@@Base+0x231d20>
    6c68:	bne	657e5c <progname@@Base+0x631d30>
    6c6c:	addne	r4, r9, sl, ror r4
    6c70:	bicsvc	lr, r1, r1, lsl #22
    6c74:	andle	r1, r3, r9, asr #32
    6c78:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    6c7c:	ldrmi	fp, [r8, -r3, lsl #2]
    6c80:	svclt	0x00004770
    6c84:	andeq	pc, r1, r0, lsl #9
    6c88:	andeq	pc, r1, ip, ror r4	; <UNPREDICTABLE>
    6c8c:	muleq	r1, r8, r2
    6c90:	andeq	r0, r0, ip, ror #1
    6c94:	blmi	2b40bc <progname@@Base+0x28df90>
    6c98:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    6c9c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    6ca0:	blmi	275254 <progname@@Base+0x24f128>
    6ca4:	ldrdlt	r5, [r3, -r3]!
    6ca8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    6cac:			; <UNDEFINED> instruction: 0xf7ff6818
    6cb0:			; <UNDEFINED> instruction: 0xf7ffec9a
    6cb4:	blmi	1c6bb8 <progname@@Base+0x1a0a8c>
    6cb8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    6cbc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    6cc0:	andeq	pc, r1, sl, asr #8
    6cc4:	andeq	pc, r1, r8, ror #4
    6cc8:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    6ccc:	andeq	pc, r1, r6, asr r3	; <UNPREDICTABLE>
    6cd0:	andeq	pc, r1, sl, lsr #8
    6cd4:	svclt	0x0000e7c4
    6cd8:	andcs	fp, r5, #8, 10	; 0x2000000
    6cdc:	andcs	r4, r0, sp, lsl fp
    6ce0:	ldrbtmi	r4, [fp], #-3101	; 0xfffff3e3
    6ce4:	ldmdbpl	ip, {r0, r2, r3, r4, r8, fp, lr}
    6ce8:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    6cec:	ldc	7, cr15, [r2], {255}	; 0xff
    6cf0:	tstcs	r1, fp, lsl fp
    6cf4:			; <UNDEFINED> instruction: 0x4602447b
    6cf8:			; <UNDEFINED> instruction: 0xf7ff4628
    6cfc:	ldmdbmi	r9, {r2, r3, r4, r8, sl, fp, sp, lr, pc}
    6d00:	andcs	r2, r0, r5, lsl #4
    6d04:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    6d08:	stc	7, cr15, [r4], {255}	; 0xff
    6d0c:	strmi	r2, [r2], -r1, lsl #2
    6d10:			; <UNDEFINED> instruction: 0xf7ff4628
    6d14:	stmdavs	r0!, {r4, r8, sl, fp, sp, lr, pc}
    6d18:	stc2l	0, cr15, [r2], #-8
    6d1c:	andcs	r4, r5, #294912	; 0x48000
    6d20:	ldrbtmi	r2, [r9], #-0
    6d24:			; <UNDEFINED> instruction: 0xf7ff6825
    6d28:	tstcs	r1, r6, ror ip
    6d2c:	strtmi	r4, [r8], -r2, lsl #12
    6d30:	stc	7, cr15, [r0, #-1020]	; 0xfffffc04
    6d34:	andcs	r4, r5, #212992	; 0x34000
    6d38:	ldrbtmi	r2, [r9], #-0
    6d3c:			; <UNDEFINED> instruction: 0xf7ff6824
    6d40:	tstcs	r1, sl, ror #24
    6d44:	strtmi	r4, [r0], -r2, lsl #12
    6d48:	ldcl	7, cr15, [r4], #1020	; 0x3fc
    6d4c:			; <UNDEFINED> instruction: 0xf7ff2001
    6d50:	svclt	0x0000ecc4
    6d54:	andeq	pc, r1, r2, lsr #4
    6d58:	andeq	r0, r0, r4, asr #1
    6d5c:	andeq	r3, r0, r4, asr #7
    6d60:	andeq	r3, r0, ip, lsl r7
    6d64:			; <UNDEFINED> instruction: 0x000033bc
    6d68:	strdeq	r3, [r0], -r6
    6d6c:	andeq	r3, r0, r6, lsr r6
    6d70:	tstcs	r2, r0, lsl r5
    6d74:			; <UNDEFINED> instruction: 0xf7ff4604
    6d78:	stmdacs	r0, {r1, r2, r3, r4, r7, sl, fp, sp, lr, pc}
    6d7c:	vldrlt	d13, [r0, #-0]
    6d80:	strtmi	r2, [r0], -r1, lsl #2
    6d84:	ldc	7, cr15, [r6], {255}	; 0xff
    6d88:	ble	ffe10d90 <progname@@Base+0xffdeac64>
    6d8c:	tstcs	r0, r0, lsr #12
    6d90:	ldc	7, cr15, [r0], {255}	; 0xff
    6d94:	rscvc	lr, r0, r0, asr #20
    6d98:	svclt	0x0000bd10
    6d9c:	tstcs	r0, r4, lsl fp
    6da0:	ldrbtmi	r4, [fp], #-2580	; 0xfffff5ec
    6da4:	addlt	fp, r3, r0, lsr r5
    6da8:			; <UNDEFINED> instruction: 0x4605589c
    6dac:	andne	pc, r3, sp, lsl #17
    6db0:	movwls	r6, #6179	; 0x1823
    6db4:	ldcl	7, cr15, [lr], {255}	; 0xff
    6db8:	andcs	fp, r0, r0, lsr r9
    6dbc:	stmdavs	r3!, {r0, r9, fp, ip, pc}
    6dc0:			; <UNDEFINED> instruction: 0xd112429a
    6dc4:	ldclt	0, cr11, [r0, #-12]!
    6dc8:			; <UNDEFINED> instruction: 0xf10d4628
    6dcc:			; <UNDEFINED> instruction: 0xf6440203
    6dd0:			; <UNDEFINED> instruction: 0xf7ff3133
    6dd4:	stmdacs	r0, {r2, r3, r6, sl, fp, sp, lr, pc}
    6dd8:			; <UNDEFINED> instruction: 0xf89dd1ef
    6ddc:	stmdacc	r1, {r0, r1}
    6de0:	svclt	0x008c2801
    6de4:	andcs	r2, r1, r0
    6de8:			; <UNDEFINED> instruction: 0xf7ffe7e8
    6dec:	svclt	0x0000ec22
    6df0:	andeq	pc, r1, r2, ror #2
    6df4:	strheq	r0, [r0], -ip
    6df8:	mcrmi	5, 1, fp, cr9, cr0, {3}
    6dfc:	hvclt	33870	; 0x844e
    6e00:			; <UNDEFINED> instruction: 0xf7ff4605
    6e04:	mcrne	15, 0, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
    6e08:			; <UNDEFINED> instruction: 0xf7ffdb38
    6e0c:	orrslt	pc, r0, #796	; 0x31c
    6e10:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    6e14:	stmdami	r4!, {r0, r1, r5, r8, sl, fp, lr}
    6e18:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    6e1c:	and	r3, r2, r4, lsl #10
    6e20:	bleq	144f7c <progname@@Base+0x11ee50>
    6e24:			; <UNDEFINED> instruction: 0xf7ffb170
    6e28:	cdpne	15, 0, cr15, cr4, cr3, {5}
    6e2c:			; <UNDEFINED> instruction: 0xf7ffdbf8
    6e30:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6e34:	strtmi	sp, [r0], -ip, ror #3
    6e38:	ldc	7, cr15, [r4], #1020	; 0x3fc
    6e3c:	bleq	144f98 <progname@@Base+0x11ee6c>
    6e40:	mvnsle	r2, r0, lsl #16
    6e44:	strtmi	r4, [r0], -r4, lsl #12
    6e48:			; <UNDEFINED> instruction: 0xffa8f7ff
    6e4c:	bicsle	r2, pc, r0, lsl #16
    6e50:	cfstrscs	mvf3, [r3], {1}
    6e54:	blmi	57b638 <progname@@Base+0x55550c>
    6e58:	ldmdbmi	r5, {r0, r2, r9, sp}
    6e5c:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    6e60:			; <UNDEFINED> instruction: 0xf7ff681c
    6e64:	ldrdcs	lr, [r1, -r8]
    6e68:	strtmi	r4, [r0], -r2, lsl #12
    6e6c:	stcl	7, cr15, [r2], #-1020	; 0xfffffc04
    6e70:			; <UNDEFINED> instruction: 0xf7ff2001
    6e74:			; <UNDEFINED> instruction: 0x4620ec32
    6e78:	ldc	7, cr15, [r4], {255}	; 0xff
    6e7c:	andcs	r4, r5, #11264	; 0x2c00
    6e80:	andcs	r4, r0, ip, lsl #18
    6e84:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    6e88:			; <UNDEFINED> instruction: 0xf7ff681c
    6e8c:	strtmi	lr, [fp], -r4, asr #23
    6e90:	strmi	r2, [r2], -r1, lsl #2
    6e94:			; <UNDEFINED> instruction: 0xf7ff4620
    6e98:	andcs	lr, r1, lr, asr #24
    6e9c:	ldc	7, cr15, [ip], {255}	; 0xff
    6ea0:	andeq	pc, r1, r8, lsl #2
    6ea4:	andeq	sl, r1, r4, asr r2
    6ea8:	andeq	r3, r0, lr, lsr r7
    6eac:	andeq	r0, r0, r4, asr #1
    6eb0:	andeq	r3, r0, lr, lsl r7
    6eb4:	andeq	r3, r0, r2, ror #13
    6eb8:	svcmi	0x00f0e92d
    6ebc:			; <UNDEFINED> instruction: 0xf8dfb089
    6ec0:	mvfgesp	f0, #0.0
    6ec4:			; <UNDEFINED> instruction: 0xf10d4a49
    6ec8:	stmdbmi	r9, {r2, r3, r9, fp}^
    6ecc:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
    6ed0:	stclmi	6, cr4, [r8, #-204]	; 0xffffff34
    6ed4:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    6ed8:	andls	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    6edc:	ldrbtmi	ip, [sp], #-2567	; 0xfffff5f9
    6ee0:	ldrdmi	pc, [r0], -r9
    6ee4:	movwgt	r3, #13572	; 0x3504
    6ee8:	andsvc	r4, sl, r3, asr #16
    6eec:	strls	r2, [r7], #-768	; 0xfffffd00
    6ef0:			; <UNDEFINED> instruction: 0xf8ad4478
    6ef4:	and	r3, r2, r9, lsl r0
    6ef8:	bleq	145054 <progname@@Base+0x11ef28>
    6efc:			; <UNDEFINED> instruction: 0xf7ffb1f8
    6f00:	mcrne	15, 0, pc, cr4, cr7, {1}	; <UNPREDICTABLE>
    6f04:			; <UNDEFINED> instruction: 0xf7ffdbf8
    6f08:	orrlt	pc, r8, r9, asr #30
    6f0c:			; <UNDEFINED> instruction: 0xf6444652
    6f10:	strtmi	r3, [r0], -r4, asr #2
    6f14:	bl	feac4f18 <progname@@Base+0xfea9edec>
    6f18:	blle	250f20 <progname@@Base+0x22adf4>
    6f1c:	blcs	edb30 <progname@@Base+0xc7a04>
    6f20:	blcs	7b06c <progname@@Base+0x54f40>
    6f24:			; <UNDEFINED> instruction: 0xf1b7bf08
    6f28:	svclt	0x00083fff
    6f2c:	rscle	r4, r3, r7, lsr #12
    6f30:			; <UNDEFINED> instruction: 0xf7ff4620
    6f34:			; <UNDEFINED> instruction: 0xf855ec38
    6f38:	stmdacs	r0, {r2, r8, r9, fp}
    6f3c:			; <UNDEFINED> instruction: 0xf8dfd1df
    6f40:			; <UNDEFINED> instruction: 0xf10db0bc
    6f44:	strcs	r0, [r1, #-2584]	; 0xfffff5e8
    6f48:	strd	r4, [r2], -fp
    6f4c:	cfstr32cs	mvfx3, [sp, #-4]
    6f50:	movwcs	sp, #12327	; 0x3027
    6f54:	ldrmi	r2, [r9], -r1, lsl #4
    6f58:	strlt	lr, [r0, #-2509]	; 0xfffff633
    6f5c:			; <UNDEFINED> instruction: 0xf7ff4650
    6f60:	ldrtmi	lr, [r0], -r8, lsr #24
    6f64:			; <UNDEFINED> instruction: 0xff04f7ff
    6f68:	blle	ffbce780 <progname@@Base+0xffba8654>
    6f6c:			; <UNDEFINED> instruction: 0xff16f7ff
    6f70:	bge	f3598 <progname@@Base+0xcd46c>
    6f74:	cmpcc	r4, r4, asr #12	; <UNPREDICTABLE>
    6f78:			; <UNDEFINED> instruction: 0xf7ff4620
    6f7c:	stmdacs	r0, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    6f80:	blls	fdbac <progname@@Base+0xd7a80>
    6f84:	andsle	r2, lr, r3, lsl #22
    6f88:	svclt	0x00082b01
    6f8c:	svccc	0x00fff1b7
    6f90:	strtmi	fp, [r7], -r8, lsl #30
    6f94:			; <UNDEFINED> instruction: 0x4620d0da
    6f98:			; <UNDEFINED> instruction: 0xf7ff3501
    6f9c:	stccs	12, cr14, [sp, #-16]
    6fa0:	blmi	5fb704 <progname@@Base+0x5d55d8>
    6fa4:	ldmdbmi	r7, {r0, r2, r9, sp}
    6fa8:			; <UNDEFINED> instruction: 0xf8582000
    6fac:	ldrbtmi	r3, [r9], #-3
    6fb0:			; <UNDEFINED> instruction: 0xf7ff681c
    6fb4:	tstcs	r1, r0, lsr fp
    6fb8:	strtmi	r4, [r0], -r2, lsl #12
    6fbc:	bl	feec4fc0 <progname@@Base+0xfee9ee94>
    6fc0:			; <UNDEFINED> instruction: 0xf7ff2001
    6fc4:			; <UNDEFINED> instruction: 0x1c7beb8a
    6fc8:	bls	1fb3f0 <progname@@Base+0x1d52c4>
    6fcc:			; <UNDEFINED> instruction: 0xf8d94620
    6fd0:	addsmi	r3, sl, #0
    6fd4:	andlt	sp, r9, r6, lsl #2
    6fd8:	svchi	0x00f0e8bd
    6fdc:			; <UNDEFINED> instruction: 0xf7ff4638
    6fe0:	ldrb	lr, [r2, r2, ror #23]!
    6fe4:	bl	944fe8 <progname@@Base+0x91eebc>
    6fe8:	andeq	pc, r1, r8, lsr r0	; <UNPREDICTABLE>
    6fec:	andeq	r3, r0, lr, ror r6
    6ff0:	strheq	r0, [r0], -ip
    6ff4:	andeq	sl, r1, lr, lsl #3
    6ff8:	andeq	r3, r0, r8, ror #12
    6ffc:	andeq	r4, r0, ip, lsr r2
    7000:	andeq	r0, r0, r4, asr #1
    7004:	andeq	r3, r0, lr, asr #11
    7008:	tstcs	r1, lr, lsl #8
    700c:	ldrblt	r4, [r0, #2844]!	; 0xb1c
    7010:	cfldrsmi	mvf4, [ip, #-492]	; 0xfffffe14
    7014:	bge	27322c <progname@@Base+0x24d100>
    7018:			; <UNDEFINED> instruction: 0x46064c1b
    701c:	ldmdbpl	sp, {r0, r1, r3, r4, fp, lr}^
    7020:	blvc	145170 <progname@@Base+0x11f044>
    7024:	ldrdgt	pc, [r0], -r5
    7028:	bmi	66b838 <progname@@Base+0x64570c>
    702c:	andgt	pc, ip, sp, asr #17
    7030:	ldrbtmi	r5, [sl], #-2332	; 0xfffff6e4
    7034:	ldmdapl	ip, {r0, sl, ip, pc}
    7038:	stmdavs	r0!, {r0, r8, r9, fp, ip, pc}
    703c:			; <UNDEFINED> instruction: 0xf7ff681b
    7040:			; <UNDEFINED> instruction: 0x463aeb7a
    7044:	tstcs	r1, r0, lsr #16
    7048:			; <UNDEFINED> instruction: 0xf7ff9b02
    704c:	vmlacs.f64	d14, d0, d24
    7050:	ldrtmi	sp, [r0], -sl, lsl #26
    7054:			; <UNDEFINED> instruction: 0xf7ff6824
    7058:	bmi	3c1cd0 <progname@@Base+0x39bba4>
    705c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    7060:	strtmi	r4, [r0], -r3, lsl #12
    7064:	bl	19c5068 <progname@@Base+0x199ef3c>
    7068:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
    706c:			; <UNDEFINED> instruction: 0xd104429a
    7070:	pop	{r2, ip, sp, pc}
    7074:	strdlt	r4, [r3], -r0
    7078:			; <UNDEFINED> instruction: 0xf7ff4770
    707c:	svclt	0x0000eada
    7080:	strdeq	lr, [r1], -r4
    7084:	strheq	r0, [r0], -ip
    7088:	strheq	r0, [r0], -r8
    708c:	andeq	r0, r0, r4, asr #1
    7090:			; <UNDEFINED> instruction: 0x000035ba
    7094:	muleq	r0, r6, r5
    7098:	strmi	fp, [r6], -ip, lsl #8
    709c:			; <UNDEFINED> instruction: 0x460d4b19
    70a0:	addlt	fp, r4, r0, lsl #11
    70a4:	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
    70a8:	ldfeqd	f7, [r8], {13}
    70ac:	ldmdami	r8, {r0, r1, r2, r4, sl, fp, lr}
    70b0:	ldmpl	sl, {r0, r8, sp}
    70b4:	blvc	14522c <progname@@Base+0x11f100>
    70b8:	andgt	pc, r8, sp, asr #17
    70bc:	ldrdgt	pc, [r0], -r2
    70c0:			; <UNDEFINED> instruction: 0xf8cd4a14
    70c4:	ldrbtmi	ip, [sl], #-12
    70c8:	strls	r5, [r1], #-2332	; 0xfffff6e4
    70cc:	blls	5d144 <progname@@Base+0x37018>
    70d0:	ldmdavs	fp, {r5, fp, sp, lr}
    70d4:	bl	bc50d8 <progname@@Base+0xb9efac>
    70d8:	stmdavs	r0!, {r1, r3, r4, r5, r9, sl, lr}
    70dc:	blls	8f4e8 <progname@@Base+0x693bc>
    70e0:	b	ff7450e4 <progname@@Base+0xff71efb8>
    70e4:	stcle	13, cr2, [sl, #-0]
    70e8:	stmdavs	r4!, {r3, r5, r9, sl, lr}
    70ec:	b	ff4450f0 <progname@@Base+0xff41efc4>
    70f0:	tstcs	r1, r9, lsl #20
    70f4:			; <UNDEFINED> instruction: 0x4603447a
    70f8:			; <UNDEFINED> instruction: 0xf7ff4620
    70fc:			; <UNDEFINED> instruction: 0x4630eb1c
    7100:	b	ffac5104 <progname@@Base+0xffa9efd8>
    7104:	andeq	lr, r1, lr, asr lr
    7108:	strheq	r0, [r0], -ip
    710c:	strheq	r0, [r0], -r8
    7110:	andeq	r0, r0, r4, asr #1
    7114:	andeq	r3, r0, r6, lsr #10
    7118:	andeq	r3, r0, r0, lsl #10
    711c:	tstcs	r1, r0, lsl r5
    7120:	ldmib	sp, {r2, r9, sl, lr}^
    7124:			; <UNDEFINED> instruction: 0xf7ff2303
    7128:			; <UNDEFINED> instruction: 0x4621eaba
    712c:	pop	{r1, r3, sp}
    7130:			; <UNDEFINED> instruction: 0xf7ff4010
    7134:	svclt	0x0000bb11
    7138:	strdlt	fp, [r7], r0
    713c:	stcmi	12, cr4, [lr, #-52]	; 0xffffffcc
    7140:	stmdbvs	r6, {r2, r3, r4, r5, r6, sl, lr}^
    7144:	stmdbpl	r4!, {r2, r3, r8, r9, sl, fp, ip, pc}^
    7148:	ldrsbtgt	pc, [r4], -sp	; <UNPREDICTABLE>
    714c:	strls	r6, [r5, #-2085]	; 0xfffff7db
    7150:	stfged	f3, [lr, #-248]	; 0xffffff08
    7154:	andgt	pc, r4, sp, asr #17
    7158:	stmibvs	r0, {r8, r9, sl, ip, pc}
    715c:	strls	r9, [r4, #-1282]	; 0xfffffafe
    7160:	bls	159028 <progname@@Base+0x132efc>
    7164:	addsmi	r6, sl, #2293760	; 0x230000
    7168:	andlt	sp, r7, r1, lsl #2
    716c:			; <UNDEFINED> instruction: 0xf7ffbdf0
    7170:	svclt	0x0000ea60
    7174:	andeq	lr, r1, r4, asr #27
    7178:	strheq	r0, [r0], -ip
    717c:			; <UNDEFINED> instruction: 0x4607b5f0
    7180:	andscs	fp, r0, r5, lsl #1
    7184:	ldrmi	r4, [r4], -sp, lsl #12
    7188:	b	1dc518c <progname@@Base+0x1d9f060>
    718c:			; <UNDEFINED> instruction: 0x4621b158
    7190:	strmi	r2, [r6], -r0, lsl #4
    7194:	cdp2	0, 10, cr15, cr2, cr2, {0}
    7198:	svclt	0x00a41e04
    719c:	andcs	r6, r0, lr, lsr #32
    71a0:	andlt	sp, r5, r7, lsl #22
    71a4:	ldmibvs	fp!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    71a8:			; <UNDEFINED> instruction: 0xdc1e2b02
    71ac:	rscscc	pc, pc, pc, asr #32
    71b0:	ldmibvs	fp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    71b4:			; <UNDEFINED> instruction: 0xddf92b02
    71b8:	andcs	r4, r5, #20, 18	; 0x50000
    71bc:	ldrbtmi	r2, [r9], #-0
    71c0:	b	a451c4 <progname@@Base+0xa1f098>
    71c4:	strtmi	r4, [r0], -r5, lsl #12
    71c8:	b	18c51cc <progname@@Base+0x189f0a0>
    71cc:	bmi	45a214 <progname@@Base+0x4340e8>
    71d0:	ldrbtmi	r2, [ip], #-914	; 0xfffffc6e
    71d4:	ldrbtmi	r9, [sl], #-1281	; 0xfffffaff
    71d8:	strls	r2, [r0], #-259	; 0xfffffefd
    71dc:	ldrtmi	r9, [r8], -r2
    71e0:			; <UNDEFINED> instruction: 0xffaaf7ff
    71e4:	rscscc	pc, pc, pc, asr #32
    71e8:	stmdbmi	fp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    71ec:	sfmmi	f2, 4, [fp], {5}
    71f0:			; <UNDEFINED> instruction: 0xf7ff4479
    71f4:	bmi	2c1a3c <progname@@Base+0x29b910>
    71f8:	orrcs	r4, ip, #124, 8	; 0x7c000000
    71fc:	tstcs	r3, sl, ror r4
    7200:	andmi	lr, r0, sp, asr #19
    7204:			; <UNDEFINED> instruction: 0xf7ff4638
    7208:	bfi	pc, r7, (invalid: 31:15)	; <UNPREDICTABLE>
    720c:	andeq	r3, r0, r6, ror #8
    7210:	andeq	r3, r0, sl, lsr #8
    7214:	andeq	r3, r0, r2, asr #8
    7218:	andeq	r3, r0, r8, lsl r4
    721c:	andeq	r3, r0, r4, lsl #8
    7220:	andeq	r3, r0, ip, lsl r4
    7224:	tstlt	r8, r3, lsl #12
    7228:	andcs	r6, r0, r1, asr #2
    722c:			; <UNDEFINED> instruction: 0x4770619a
    7230:	rscscc	pc, pc, pc, asr #32
    7234:	svclt	0x00004770
    7238:	stmibvs	r0, {r3, r8, ip, sp, pc}^
    723c:			; <UNDEFINED> instruction: 0xf04f4770
    7240:			; <UNDEFINED> instruction: 0x477030ff
    7244:	bicvs	fp, r1, r0, lsl r1
    7248:	ldrbmi	r2, [r0, -r0]!
    724c:	rscscc	pc, pc, pc, asr #32
    7250:	svclt	0x00004770
    7254:	stmdavs	r0, {r3, r8, ip, sp, pc}
    7258:			; <UNDEFINED> instruction: 0xf04f4770
    725c:			; <UNDEFINED> instruction: 0x477030ff
    7260:	andvs	fp, r1, r0, lsl r1
    7264:	ldrbmi	r2, [r0, -r0]!
    7268:	rscscc	pc, pc, pc, asr #32
    726c:	svclt	0x00004770
    7270:	subsle	r2, lr, r0, lsl #16
    7274:			; <UNDEFINED> instruction: 0x4604b570
    7278:	biclt	r6, r0, r0, lsl #17
    727c:	cmnlt	fp, r3, asr #17
    7280:	strtmi	r2, [r9], -r0, lsl #10
    7284:			; <UNDEFINED> instruction: 0xf0023501
    7288:	strmi	pc, [r6], -sp, lsl #29
    728c:			; <UNDEFINED> instruction: 0xf002b120
    7290:	ldrtmi	pc, [r0], -r1, asr #28	; <UNPREDICTABLE>
    7294:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7298:	stmiavs	r3, {r5, r7, fp, sp, lr}^
    729c:	ldmle	r0!, {r0, r1, r3, r5, r7, r9, lr}^
    72a0:	cdp2	0, 3, cr15, cr8, cr2, {0}
    72a4:			; <UNDEFINED> instruction: 0xf7ff68a0
    72a8:	movwcs	lr, #2474	; 0x9aa
    72ac:	stmiavs	r0!, {r0, r1, r5, r7, sp, lr}^
    72b0:	stmiavs	r3, {r5, r7, r8, ip, sp, pc}^
    72b4:	strcs	fp, [r0, #-347]	; 0xfffffea5
    72b8:	strcc	r4, [r1, #-1577]	; 0xfffff9d7
    72bc:	cdp2	0, 7, cr15, cr2, cr2, {0}
    72c0:			; <UNDEFINED> instruction: 0xf7ffb108
    72c4:	stmiavs	r0!, {r2, r3, r4, r7, r8, fp, sp, lr, pc}^
    72c8:	adcmi	r6, fp, #12779520	; 0xc30000
    72cc:			; <UNDEFINED> instruction: 0xf002d8f4
    72d0:	stmiavs	r0!, {r0, r5, r9, sl, fp, ip, sp, lr, pc}^
    72d4:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    72d8:	rscvs	r2, r3, r0, lsl #6
    72dc:	lsrlt	r6, r0, #18
    72e0:	cmplt	fp, r3, asr #17
    72e4:	strtmi	r2, [r9], -r0, lsl #10
    72e8:			; <UNDEFINED> instruction: 0xf0023501
    72ec:	tstlt	r8, fp, asr lr	; <UNPREDICTABLE>
    72f0:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    72f4:	stmiavs	r3, {r5, r8, fp, sp, lr}^
    72f8:	ldmle	r4!, {r0, r1, r3, r5, r7, r9, lr}^
    72fc:	cdp2	0, 0, cr15, cr10, cr2, {0}
    7300:			; <UNDEFINED> instruction: 0xf7ff6920
    7304:	movwcs	lr, #2428	; 0x97c
    7308:	bvs	181f79c <progname@@Base+0x17f9670>
    730c:			; <UNDEFINED> instruction: 0xf002b130
    7310:	bvs	1846b1c <progname@@Base+0x18209f0>
    7314:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7318:	rsbvs	r2, r3, #0, 6
    731c:	teqlt	r8, r0, lsr #21
    7320:	ldc2l	0, cr15, [r8, #8]!
    7324:			; <UNDEFINED> instruction: 0xf7ff6aa0
    7328:	movwcs	lr, #2410	; 0x96a
    732c:	adcvs	r4, r3, #24, 12	; 0x1800000
    7330:			; <UNDEFINED> instruction: 0xf04fbd70
    7334:			; <UNDEFINED> instruction: 0x477030ff
    7338:	tstcs	r1, r0, lsl r5
    733c:			; <UNDEFINED> instruction: 0xf7ff2080
    7340:	bmi	7c1860 <progname@@Base+0x79b734>
    7344:			; <UNDEFINED> instruction: 0x4604447a
    7348:	blmi	774210 <progname@@Base+0x74e0e4>
    734c:	ldmpl	r3, {r0, r2, r3, r4, r8, fp, lr}^
    7350:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
    7354:			; <UNDEFINED> instruction: 0xff66f7ff
    7358:	strtmi	r2, [r0], -r3, lsl #2
    735c:			; <UNDEFINED> instruction: 0xff72f7ff
    7360:			; <UNDEFINED> instruction: 0xf1042204
    7364:	strtmi	r0, [r0], -r8, lsl #2
    7368:			; <UNDEFINED> instruction: 0xff08f7ff
    736c:	blle	7d1374 <progname@@Base+0x7ab248>
    7370:			; <UNDEFINED> instruction: 0xf1042204
    7374:	strtmi	r0, [r0], -ip, lsl #2
    7378:			; <UNDEFINED> instruction: 0xff00f7ff
    737c:	blle	5d1384 <progname@@Base+0x5ab258>
    7380:			; <UNDEFINED> instruction: 0xf1042204
    7384:			; <UNDEFINED> instruction: 0x46200110
    7388:	mrc2	7, 7, pc, cr8, cr15, {7}
    738c:	blle	3d1394 <progname@@Base+0x3ab268>
    7390:			; <UNDEFINED> instruction: 0xf1042201
    7394:	strtmi	r0, [r0], -r4, lsr #2
    7398:	mrc2	7, 7, pc, cr0, cr15, {7}
    739c:	blle	1d13a4 <progname@@Base+0x1ab278>
    73a0:			; <UNDEFINED> instruction: 0xf1042204
    73a4:	strtmi	r0, [r0], -r8, lsr #2
    73a8:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    73ac:	ble	d13b4 <progname@@Base+0xab288>
    73b0:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    73b4:			; <UNDEFINED> instruction: 0xff5cf7ff
    73b8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    73bc:	andeq	lr, r1, r0, asr #23
    73c0:	andeq	r0, r0, r4, asr #1
    73c4:			; <UNDEFINED> instruction: 0xfffffdc9
    73c8:	bmi	d9a0a4 <progname@@Base+0xd73f78>
    73cc:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    73d0:	strdlt	r4, [fp], r0
    73d4:	strcs	r5, [r0, #-2203]	; 0xfffff765
    73d8:	strmi	sl, [r2], r8, lsl #30
    73dc:	strtmi	r4, [r8], r9, lsl #13
    73e0:	vcgt.s8	d25, d0, d7
    73e4:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp}
    73e8:	rsclt	r9, lr, #603979776	; 0x24000000
    73ec:	and	r2, r9, r0, lsl #8
    73f0:	eorle	r4, r1, fp, asr r5
    73f4:	strtmi	r4, [r9], -r2, lsr #12
    73f8:			; <UNDEFINED> instruction: 0xf0014650
    73fc:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    7400:	strcc	sp, [r1], #-2881	; 0xfffff4bf
    7404:			; <UNDEFINED> instruction: 0xf644463a
    7408:	strbmi	r3, [r8], -r6, asr #2
    740c:	eorvs	pc, r0, sp, lsl #17
    7410:	eormi	pc, r1, sp, lsl #17
    7414:	eorhi	pc, r2, sp, lsr #17
    7418:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    741c:			; <UNDEFINED> instruction: 0xf8bdb9a8
    7420:	stccs	0, cr3, [r0], {34}	; 0x22
    7424:	strtmi	sp, [r2], -r4, ror #1
    7428:	ldrbmi	r4, [r0], -r9, lsr #12
    742c:	blx	15c343a <progname@@Base+0x159d30e>
    7430:	blle	a11438 <progname@@Base+0x9eb30c>
    7434:	strdle	r2, [r4, #207]!	; 0xcf
    7438:			; <UNDEFINED> instruction: 0xf5b53501
    743c:	bicsle	r7, r4, r0, lsl #31
    7440:			; <UNDEFINED> instruction: 0xf0014650
    7444:	bfine	pc, r9, (invalid: 24:0)	; <UNPREDICTABLE>
    7448:			; <UNDEFINED> instruction: 0xf8dae01f
    744c:	blcs	934c4 <progname@@Base+0x6d398>
    7450:	ldmdbmi	r5, {r0, r3, r4, r8, sl, fp, ip, lr, pc}
    7454:	andcs	r2, r0, r5, lsl #4
    7458:			; <UNDEFINED> instruction: 0xf7ff4479
    745c:			; <UNDEFINED> instruction: 0x4606e8dc
    7460:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7464:			; <UNDEFINED> instruction: 0xf7ff6800
    7468:	bmi	4418c0 <progname@@Base+0x41b794>
    746c:			; <UNDEFINED> instruction: 0x23219601
    7470:	andls	r4, r0, #2046820352	; 0x7a000000
    7474:	tstcs	r3, lr, lsl #20
    7478:	strls	r9, [r3], #-1284	; 0xfffffafc
    747c:	andls	r4, r2, sl, ror r4
    7480:			; <UNDEFINED> instruction: 0xf7ff4650
    7484:			; <UNDEFINED> instruction: 0xf04ffe59
    7488:	blls	1d388c <progname@@Base+0x1ad760>
    748c:	ldmdavs	fp, {r0, r3, r9, fp, ip, pc}
    7490:			; <UNDEFINED> instruction: 0xd102429a
    7494:	pop	{r0, r1, r3, ip, sp, pc}
    7498:			; <UNDEFINED> instruction: 0xf7ff8ff0
    749c:	svclt	0x0000e8ca
    74a0:	andeq	lr, r1, r8, lsr fp
    74a4:	strheq	r0, [r0], -ip
    74a8:	andeq	r3, r0, r0, lsr #4
    74ac:	ldrdeq	r3, [r0], -r4
    74b0:	andeq	r3, r0, r8, lsr #4
    74b4:	bmi	ada164 <progname@@Base+0xab4038>
    74b8:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    74bc:			; <UNDEFINED> instruction: 0xf5ad43f0
    74c0:			; <UNDEFINED> instruction: 0xf8537d07
    74c4:	stcge	0, cr9, [r4, #-8]
    74c8:	strmi	r4, [pc], -r0, lsl #13
    74cc:			; <UNDEFINED> instruction: 0xf8d92400
    74d0:	orrls	r3, r5, #0
    74d4:	stmdavc	fp!, {r0, r1, r3, sp, lr, pc}^
    74d8:	strtmi	fp, [r9], -fp, lsr #2
    74dc:			; <UNDEFINED> instruction: 0xf0014640
    74e0:	stmdacs	r0, {r0, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    74e4:	strcc	sp, [r1], #-2833	; 0xfffff4ef
    74e8:	svcvc	0x0080f5b4
    74ec:	strtmi	sp, [sl], -pc
    74f0:	cmpcc	r8, r4, asr #12	; <UNPREDICTABLE>
    74f4:	eorvc	r4, ip, r8, lsr r6
    74f8:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    74fc:	stmdacs	r0, {r1, r2, r9, sl, lr}
    7500:			; <UNDEFINED> instruction: 0xf8d8d0e9
    7504:	blcs	9357c <progname@@Base+0x6d450>
    7508:			; <UNDEFINED> instruction: 0xf04fdc0b
    750c:	bls	fe155110 <progname@@Base+0xfe12efe4>
    7510:			; <UNDEFINED> instruction: 0xf8d94630
    7514:	addsmi	r3, sl, #0
    7518:			; <UNDEFINED> instruction: 0xf50dd11f
    751c:	pop	{r0, r1, r2, r8, sl, fp, ip, sp, lr}
    7520:	ldmdbmi	r1, {r4, r5, r6, r7, r8, r9, pc}
    7524:	andcs	r2, r0, r5, lsl #4
    7528:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    752c:			; <UNDEFINED> instruction: 0xf7ff4479
    7530:			; <UNDEFINED> instruction: 0x4604e872
    7534:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7538:			; <UNDEFINED> instruction: 0xf7ff6800
    753c:	bmi	3017ec <progname@@Base+0x2db6c0>
    7540:	teqcs	sp, #16777216	; 0x1000000
    7544:	tstcs	r3, sl, ror r4
    7548:	andls	r3, r0, #16, 4
    754c:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
    7550:	strbmi	r9, [r0], -r2
    7554:	ldc2l	7, cr15, [r0, #1020]!	; 0x3fc
    7558:			; <UNDEFINED> instruction: 0xf7ffe7d9
    755c:	svclt	0x0000e86a
    7560:	andeq	lr, r1, ip, asr #20
    7564:	strheq	r0, [r0], -ip
    7568:	andeq	r3, r0, r4, lsl #3
    756c:	andeq	r3, r0, r0, lsl #2
    7570:	andeq	r3, r0, r6, asr r1
    7574:	push	{r4, r5, r8, r9, fp, lr}
    7578:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    757c:			; <UNDEFINED> instruction: 0xf6ad4c2f
    7580:			; <UNDEFINED> instruction: 0xf10d4d2c
    7584:	strmi	r0, [r0], r0, lsr #22
    7588:			; <UNDEFINED> instruction: 0xf6444608
    758c:			; <UNDEFINED> instruction: 0xf85331fa
    7590:	ldrbmi	sl, [sl], -r4
    7594:	ldrdcc	pc, [r0], -sl
    7598:	stccc	8, cr15, [r4], #-820	; 0xfffffccc
    759c:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    75a0:			; <UNDEFINED> instruction: 0xf8dbbb38
    75a4:	strmi	r3, [r1], r0
    75a8:	stcge	6, cr4, [r5, #-368]	; 0xfffffe90
    75ac:	ldmdblt	r3!, {r1, r2, r9, sl, lr}
    75b0:			; <UNDEFINED> instruction: 0xf8dbe014
    75b4:	strcc	r3, [r1], -r0
    75b8:	adcsmi	r3, r3, #12, 8	; 0xc000000
    75bc:	stmiavs	r3!, {r1, r2, r3, r8, fp, ip, lr, pc}
    75c0:	stmdavs	r7!, {r1, r3, r5, r9, sl, lr}^
    75c4:			; <UNDEFINED> instruction: 0x46404631
    75c8:	movwvc	lr, #2501	; 0x9c5
    75cc:	adcvs	r6, fp, r3, ror #17
    75d0:	stc2l	0, cr15, [r0], {1}
    75d4:	ble	ffb115dc <progname@@Base+0xffaeb4b0>
    75d8:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    75dc:	stccs	8, cr15, [r4], #-884	; 0xfffffc8c
    75e0:			; <UNDEFINED> instruction: 0xf8da4648
    75e4:	addsmi	r3, sl, #0
    75e8:			; <UNDEFINED> instruction: 0xf60dd123
    75ec:	pop	{r2, r3, r5, r8, sl, fp, lr}
    75f0:			; <UNDEFINED> instruction: 0xf8d88ff0
    75f4:	blcs	9366c <progname@@Base+0x6d540>
    75f8:	ldmdbmi	r1, {r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    75fc:	andcs	r2, r0, r5, lsl #4
    7600:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7604:			; <UNDEFINED> instruction: 0xf7ff4479
    7608:	strmi	lr, [r4], -r6, lsl #16
    760c:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7610:			; <UNDEFINED> instruction: 0xf7ff6800
    7614:	bmi	301714 <progname@@Base+0x2db5e8>
    7618:	cmpcs	fp, #16777216	; 0x1000000
    761c:	tstcs	r3, sl, ror r4
    7620:	andls	r3, r0, #32, 4
    7624:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
    7628:	strbmi	r9, [r0], -r2
    762c:	stc2	7, cr15, [r4, #1020]	; 0x3fc
    7630:			; <UNDEFINED> instruction: 0xf7fee7d4
    7634:	svclt	0x0000effe
    7638:	andeq	lr, r1, sl, lsl #19
    763c:	strheq	r0, [r0], -ip
    7640:	andeq	r3, r0, r0, ror #1
    7644:	andeq	r3, r0, r8, lsr #32
    7648:	andeq	r3, r0, lr, ror r0
    764c:			; <UNDEFINED> instruction: 0x4604b538
    7650:			; <UNDEFINED> instruction: 0xf7ff460d
    7654:	stmdacs	r0, {r0, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    7658:	strtmi	sp, [r9], -fp, lsl #22
    765c:			; <UNDEFINED> instruction: 0xf7ff4620
    7660:	stmdacs	r0, {r0, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    7664:	strtmi	sp, [r9], -r5, lsl #22
    7668:			; <UNDEFINED> instruction: 0xf7ff4620
    766c:	strbne	pc, [r0, r3, lsl #31]	; <UNPREDICTABLE>
    7670:			; <UNDEFINED> instruction: 0xf04fbd38
    7674:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    7678:			; <UNDEFINED> instruction: 0x4605b570
    767c:	eorcs	r4, r7, ip, lsl #12
    7680:	ldrmi	r4, [r6], -r9, lsr #12
    7684:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7688:	svclt	0x00182c27
    768c:	andsle	r2, r6, ip, asr ip
    7690:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7694:			; <UNDEFINED> instruction: 0xf9336803
    7698:	blcs	136f0 <syms_size@@Base+0x85c4>
    769c:	bmi	4be324 <progname@@Base+0x4981f8>
    76a0:	tstcs	r1, r3, lsr #12
    76a4:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    76a8:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    76ac:	bmi	3f5ccc <progname@@Base+0x3cfba0>
    76b0:	tstcs	r1, r8, lsr #12
    76b4:	pop	{r1, r3, r4, r5, r6, sl, lr}
    76b8:			; <UNDEFINED> instruction: 0xf7ff4070
    76bc:	bmi	3357a8 <progname@@Base+0x30f67c>
    76c0:			; <UNDEFINED> instruction: 0x4623447a
    76c4:	strtmi	r2, [r8], -r1, lsl #2
    76c8:	ldmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    76cc:	rscle	r2, lr, r0, lsl #28
    76d0:	strtmi	r4, [r8], -r8, lsl #20
    76d4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    76d8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    76dc:	stmdalt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    76e0:	ldrbtmi	r4, [sl], #-2565	; 0xfffff5fb
    76e4:	svclt	0x0000e7ed
    76e8:	andeq	r3, r0, r6, lsl #1
    76ec:	andeq	r3, r0, r4, lsl #1
    76f0:	andeq	r3, r0, r4, rrx
    76f4:	andeq	r3, r0, lr, asr r0
    76f8:	andeq	r3, r0, r6, asr #32
    76fc:	svcmi	0x00f0e92d
    7700:	addlt	r4, r5, r1, lsl #13
    7704:	ldrmi	r2, [r4], -r0, lsr #32
    7708:	pkhbtmi	r4, r8, pc, lsl #12	; <UNPREDICTABLE>
    770c:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7710:	eorne	r4, r5, #372736	; 0x5b000
    7714:	ldrbtmi	r4, [sl], #-2395	; 0xfffff6a5
    7718:	ldmdavs	r3, {r1, r4, r6, fp, ip, lr}
    771c:	movwls	r4, #12971	; 0x32ab
    7720:	vstrcs.16	s26, [fp, #-100]	; 0xffffff9c	; <UNPREDICTABLE>
    7724:	adchi	pc, r3, r0
    7728:			; <UNDEFINED> instruction: 0xf285fab5
    772c:	beq	43870 <progname@@Base+0x1d744>
    7730:	blx	fedc9c80 <progname@@Base+0xfeda3b54>
    7734:	blx	1805158 <progname@@Base+0x17df02c>
    7738:	ldmdbeq	r6!, {r2, r7, r8, r9, fp, ip, sp, lr, pc}^
    773c:	tstle	r1, r6, lsl r2
    7740:	eorsle	r2, sl, r0, lsl #30
    7744:	svceq	0x0000f1ba
    7748:	blmi	13fbc20 <progname@@Base+0x13d5af4>
    774c:	bmi	13d8940 <progname@@Base+0x13b2814>
    7750:	movwls	r4, #1600	; 0x640
    7754:	strtmi	r2, [r3], -r1, lsl #2
    7758:			; <UNDEFINED> instruction: 0xf7fe447a
    775c:	andlt	lr, r5, ip, ror #31
    7760:	svchi	0x00f0e8bd
    7764:	strbmi	r4, [r8], -r1, lsr #12
    7768:			; <UNDEFINED> instruction: 0xf88ef002
    776c:	suble	r2, r3, r0, lsl #16
    7770:			; <UNDEFINED> instruction: 0xf1ca4a47
    7774:	andls	r0, r0, r0, lsl r3
    7778:	strbmi	r2, [r0], -r1, lsl #2
    777c:			; <UNDEFINED> instruction: 0xf7fe447a
    7780:	ldrdlt	lr, [r5], -sl
    7784:	svchi	0x00f0e8bd
    7788:	strbmi	fp, [r8], -pc, asr #18
    778c:			; <UNDEFINED> instruction: 0xf0024621
    7790:	msrlt	CPSR_, fp, ror r8
    7794:			; <UNDEFINED> instruction: 0x46034a3f
    7798:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
    779c:	bmi	fbf7b4 <progname@@Base+0xf99688>
    77a0:	cmnmi	r0, #132, 8	; 0x84000000	; <UNPREDICTABLE>
    77a4:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
    77a8:	andlt	r2, r5, r1, lsl #2
    77ac:	svcmi	0x00f0e8bd
    77b0:	svclt	0x00bef7fe
    77b4:	ldrbtmi	r4, [fp], #-2873	; 0xfffff4c7
    77b8:	blls	1016e4 <progname@@Base+0xdb5b8>
    77bc:	ldmdale	lr, {r0, r1, r3, r5, r7, r9, lr}
    77c0:	svclt	0x00142d08
    77c4:			; <UNDEFINED> instruction: 0xf0062300
    77c8:	orrlt	r0, r3, #67108864	; 0x4000000
    77cc:	streq	pc, [r0, #20]
    77d0:			; <UNDEFINED> instruction: 0x4629d1b8
    77d4:			; <UNDEFINED> instruction: 0xf0014648
    77d8:	ldrbmi	pc, [r8, #-4061]	; 0xfffff023	; <UNPREDICTABLE>
    77dc:			; <UNDEFINED> instruction: 0x465ad9b2
    77e0:	strbmi	r4, [r8], -r9, lsr #12
    77e4:			; <UNDEFINED> instruction: 0xf808f002
    77e8:	blcs	257fc <synonyms@@Base+0x2bf4>
    77ec:	bmi	b3ba9c <progname@@Base+0xb15970>
    77f0:	strbmi	r4, [r0], -r3, lsl #12
    77f4:			; <UNDEFINED> instruction: 0xe7d7447a
    77f8:	adcmi	r9, fp, #3072	; 0xc00
    77fc:			; <UNDEFINED> instruction: 0x4629d917
    7800:			; <UNDEFINED> instruction: 0xf0014648
    7804:	ldrbmi	pc, [r8, #-4039]	; 0xfffff039	; <UNPREDICTABLE>
    7808:			; <UNDEFINED> instruction: 0x465ad9da
    780c:	strbmi	r4, [r8], -r9, lsr #12
    7810:			; <UNDEFINED> instruction: 0xfff2f001
    7814:	blcs	25828 <synonyms@@Base+0x2c20>
    7818:	bmi	8bbb68 <progname@@Base+0x895a3c>
    781c:	tsteq	r0, #-2147483598	; 0x80000032	; <UNPREDICTABLE>
    7820:	mrscs	r9, (UNDEF: 1)
    7824:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
    7828:	svc	0x0084f7fe
    782c:	stccs	7, cr14, [sp, #-604]	; 0xfffffda4
    7830:	strcs	fp, [r0, #-3860]	; 0xfffff0ec
    7834:	streq	pc, [r1, #-6]
    7838:	addle	r2, r3, r0, lsl #26
    783c:	strbmi	r2, [r8], -r0, lsl #2
    7840:			; <UNDEFINED> instruction: 0xffa8f001
    7844:			; <UNDEFINED> instruction: 0xf67f4558
    7848:	usub16mi	sl, sl, sp
    784c:	tstcs	r0, r8, asr #12
    7850:			; <UNDEFINED> instruction: 0xffd2f001
    7854:	blcs	25868 <synonyms@@Base+0x2c60>
    7858:	svcge	0x0074f43f
    785c:			; <UNDEFINED> instruction: 0x46024912
    7860:	ldrbtmi	r2, [r9], #-1
    7864:	pop	{r0, r2, ip, sp, pc}
    7868:			; <UNDEFINED> instruction: 0xf7fe4ff0
    786c:			; <UNDEFINED> instruction: 0x4641bf59
    7870:			; <UNDEFINED> instruction: 0xf7fe202b
    7874:	andcs	lr, r1, #116, 30	; 0x1d0
    7878:	strcs	r4, [r0, #-1682]	; 0xfffff96e
    787c:	svclt	0x0000e759
    7880:	andeq	lr, r1, lr, ror #15
    7884:	andeq	r0, r0, r4, ror #1
    7888:	strdeq	r2, [r0], -r0
    788c:	andeq	r3, r0, r4, lsr #32
    7890:	andeq	r2, r0, r0, ror #31
    7894:	andeq	r2, r0, r6, lsr #31
    7898:	andeq	r2, r0, r2, lsr #31
    789c:	andeq	r3, r0, sl, ror #5
    78a0:	andeq	r2, r0, r0, ror pc
    78a4:	andeq	r2, r0, r6, lsr pc
    78a8:	andeq	r2, r0, lr, lsl #30
    78ac:	svcmi	0x00f8e92d
    78b0:	cfmadd32ls	mvax0, mvfx4, mvfx10, mvfx7
    78b4:	ldcmi	6, cr4, [lr, #-576]	; 0xfffffdc0
    78b8:			; <UNDEFINED> instruction: 0x460c4699
    78bc:	mlage	ip, sp, r8, pc	; <UNPREDICTABLE>
    78c0:	stmiblt	lr, {r0, r2, r3, r4, r5, r6, sl, lr}^
    78c4:			; <UNDEFINED> instruction: 0x460b481b
    78c8:	tstcs	r1, r6, lsl #4
    78cc:			; <UNDEFINED> instruction: 0xf7fe4478
    78d0:	bmi	6833f8 <progname@@Base+0x65d2cc>
    78d4:	tstcs	r1, fp, asr #12
    78d8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    78dc:	svc	0x002af7fe
    78e0:	ldrtmi	r4, [r8], -r1, lsr #12
    78e4:			; <UNDEFINED> instruction: 0x46424653
    78e8:			; <UNDEFINED> instruction: 0xff08f7ff
    78ec:	andcs	r4, sl, r1, lsr #12
    78f0:	svcmi	0x00f8e8bd
    78f4:	svclt	0x0030f7fe
    78f8:			; <UNDEFINED> instruction: 0xf7fe2009
    78fc:	blmi	4035c4 <progname@@Base+0x3dd498>
    7900:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
    7904:	rscle	r2, r4, r0, lsl #22
    7908:	ldrsbtlt	pc, [r4], -pc	; <UNPREDICTABLE>
    790c:	strd	r4, [r3], -fp
    7910:	svccc	0x0008f855
    7914:	sbcsle	r2, ip, r0, lsl #22
    7918:	blx	11a1ac8 <progname@@Base+0x117b99c>
    791c:	ldrbeq	pc, [r2, r2, lsl #4]	; <UNPREDICTABLE>
    7920:			; <UNDEFINED> instruction: 0x465ad5f6
    7924:	strtmi	r2, [r0], -r1, lsl #2
    7928:	svc	0x0004f7fe
    792c:	svclt	0x0000e7f0
    7930:	andeq	lr, r1, r4, asr #12
    7934:	ldrdeq	r2, [r0], -r8
    7938:			; <UNDEFINED> instruction: 0x00002eba
    793c:	andeq	r0, r0, r8, asr #1
    7940:	andeq	r2, r0, r4, lsl #29
    7944:	andcs	r4, r0, #21504	; 0x5400
    7948:	mvnsmi	lr, sp, lsr #18
    794c:	mrcmi	4, 0, r4, cr4, cr11, {3}
    7950:			; <UNDEFINED> instruction: 0xf8df4605
    7954:			; <UNDEFINED> instruction: 0x46148050
    7958:	ldrbtmi	r4, [lr], #-3859	; 0xfffff0ed
    795c:			; <UNDEFINED> instruction: 0x701a44f8
    7960:	and	r4, r8, pc, ror r4
    7964:			; <UNDEFINED> instruction: 0xf858223c
    7968:	ldrtmi	r1, [r8], -r4, lsr #32
    796c:	mcr	7, 6, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    7970:	cfstrscs	mvf3, [r8], {1}
    7974:	blx	117b9b0 <progname@@Base+0x1155884>
    7978:	ldrbeq	pc, [fp, r4, lsl #6]	; <UNPREDICTABLE>
    797c:	ldmdavc	r3!, {r3, r4, r5, r6, r7, r8, sl, ip, lr, pc}
    7980:	rscle	r2, pc, r0, lsl #22
    7984:	eorscs	r4, ip, #147456	; 0x24000
    7988:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    798c:	mrc	7, 5, APSR_nzcv, cr6, cr14, {7}
    7990:	stmdami	r7, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7994:	pop	{r3, r4, r5, r6, sl, lr}
    7998:	svclt	0x000081f0
    799c:	andeq	lr, r1, r0, lsr #15
    79a0:	muleq	r1, r2, r7
    79a4:	andeq	r9, r1, ip, lsr #14
    79a8:	andeq	lr, r1, ip, lsl #15
    79ac:	andeq	r3, r0, sl, asr r8
    79b0:	andeq	lr, r1, r8, asr r7
    79b4:			; <UNDEFINED> instruction: 0x4605b538
    79b8:	eorcs	r4, r7, ip, lsl #12
    79bc:			; <UNDEFINED> instruction: 0xf7fe4629
    79c0:	stccs	14, cr14, [r7], #-824	; 0xfffffcc8
    79c4:	mrrccs	15, 1, fp, ip, cr8
    79c8:			; <UNDEFINED> instruction: 0xf7fed011
    79cc:	stmdavs	r3, {r7, r9, sl, fp, sp, lr, pc}
    79d0:	andscc	pc, r4, r3, lsr r9	; <UNPREDICTABLE>
    79d4:	blle	5d25dc <progname@@Base+0x5ac4b0>
    79d8:	msreq	CPSR_, #164, 2	; 0x29
    79dc:			; <UNDEFINED> instruction: 0xf383fab3
    79e0:	b	14c9f54 <progname@@Base+0x14a3e28>
    79e4:			; <UNDEFINED> instruction: 0xd01213d4
    79e8:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    79ec:	bmi	2bf9f8 <progname@@Base+0x2998cc>
    79f0:			; <UNDEFINED> instruction: 0x4623447a
    79f4:	strtmi	r2, [r8], -r1, lsl #2
    79f8:	mrc	7, 4, APSR_nzcv, cr12, cr14, {7}
    79fc:	eorcs	r4, r7, r9, lsr #12
    7a00:	ldrhtmi	lr, [r8], -sp
    7a04:	mcrlt	7, 5, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    7a08:	ldrbtmi	r4, [sl], #-2564	; 0xfffff5fc
    7a0c:	bmi	1419d8 <progname@@Base+0x11b8ac>
    7a10:			; <UNDEFINED> instruction: 0xe7ee447a
    7a14:	andeq	r2, r0, lr, lsr sp
    7a18:	andeq	r2, r0, r4, lsr sp
    7a1c:	andeq	r2, r0, lr, lsl sp
    7a20:	andeq	r2, r0, ip, lsl sp
    7a24:	push	{r1, r2, r3, r4, r5, r9, fp, lr}
    7a28:			; <UNDEFINED> instruction: 0x460543f0
    7a2c:	ldrbtmi	r4, [sl], #-2109	; 0xfffff7c3
    7a30:	addlt	r4, r7, sp, lsr fp
    7a34:	stcge	6, cr4, [r3], {14}
    7a38:	andhi	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    7a3c:	ldm	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
    7a40:			; <UNDEFINED> instruction: 0xf8d80003
    7a44:	stm	r4, {ip, sp}
    7a48:	strtmi	r0, [r8], -r3
    7a4c:			; <UNDEFINED> instruction: 0xf0019305
    7a50:	stmdacs	r0, {r0, r1, r4, r8, fp, ip, sp, lr, pc}
    7a54:	strtmi	sp, [r0], -sl, lsl #22
    7a58:	andcs	r4, r1, #53477376	; 0x3300000
    7a5c:			; <UNDEFINED> instruction: 0xf7fe2107
    7a60:	stmdacs	r1, {r9, sl, fp, sp, lr, pc}
    7a64:	stmibvs	fp!, {r2, r3, ip, lr, pc}^
    7a68:			; <UNDEFINED> instruction: 0xdc222b02
    7a6c:	rscscc	pc, pc, pc, asr #32
    7a70:			; <UNDEFINED> instruction: 0xf8d89a05
    7a74:	addsmi	r3, sl, #0
    7a78:	andlt	sp, r7, r0, asr r1
    7a7c:	mvnshi	lr, #12386304	; 0xbd0000
    7a80:	streq	pc, [sl, -sp, lsl #2]
    7a84:	and	r2, r3, r0, lsl #8
    7a88:			; <UNDEFINED> instruction: 0xf5b43401
    7a8c:	eorle	r7, r2, r0, lsl #31
    7a90:	strtmi	r4, [r8], -r1, lsr #12
    7a94:			; <UNDEFINED> instruction: 0xff04f000
    7a98:	ldrmi	r2, [r1], -r1, lsl #4
    7a9c:			; <UNDEFINED> instruction: 0xf88d4633
    7aa0:	ldrtmi	r0, [r8], -sl
    7aa4:	ldcl	7, cr15, [ip, #1016]	; 0x3f8
    7aa8:	rscle	r2, sp, r1, lsl #16
    7aac:	blcs	a2260 <progname@@Base+0x7c134>
    7ab0:	ldmdbmi	lr, {r2, r3, r4, r6, r7, r8, sl, fp, ip, lr, pc}
    7ab4:	andcs	r2, r0, r5, lsl #4
    7ab8:			; <UNDEFINED> instruction: 0xf7fe4479
    7abc:	ldmdbmi	ip, {r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    7ac0:	cmpcs	r6, #28, 20	; 0x1c000
    7ac4:	tstls	r0, r9, ror r4
    7ac8:	tstcs	r3, sl, ror r4
    7acc:	strtmi	r9, [r8], -r1
    7ad0:	blx	cc5ad6 <progname@@Base+0xc9f9aa>
    7ad4:			; <UNDEFINED> instruction: 0xf04fe7ca
    7ad8:	strbmi	r0, [r9], -r0, lsl #18
    7adc:			; <UNDEFINED> instruction: 0xf0004628
    7ae0:	ldmdblt	r0!, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    7ae4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    7ae8:	svcvc	0x0080f5b9
    7aec:	strdcs	sp, [r0], -r5
    7af0:	strcs	lr, [r0], #-1982	; 0xfffff842
    7af4:	strcc	lr, [r1], #-2
    7af8:	rscsle	r2, r3, r0, lsl #25
    7afc:	strbmi	r4, [r9], -r2, lsr #12
    7b00:			; <UNDEFINED> instruction: 0xf0004628
    7b04:	shsaxmi	pc, r3, fp	; <UNPREDICTABLE>
    7b08:	tstcs	r2, r1, lsl #4
    7b0c:	andeq	pc, sl, sp, lsr #17
    7b10:			; <UNDEFINED> instruction: 0xf7fe4638
    7b14:	stmdacs	r1, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
    7b18:	str	sp, [r4, sp, ror #1]!
    7b1c:	stc	7, cr15, [r8, #1016]	; 0x3f8
    7b20:	ldrdeq	lr, [r1], -r6
    7b24:	strheq	r0, [r0], -ip
    7b28:	muleq	r0, r4, sp
    7b2c:	strdeq	r2, [r0], -r4
    7b30:	andeq	r2, r0, r0, asr ip
    7b34:	andeq	r2, r0, r0, lsl #26
    7b38:	ldrcc	pc, [r8, #-2271]	; 0xfffff721
    7b3c:	ldrcs	pc, [r8, #-2271]	; 0xfffff721
    7b40:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    7b44:			; <UNDEFINED> instruction: 0xf2ad4ff0
    7b48:	ldmpl	fp, {r2, r4, r8, sl, fp, lr}
    7b4c:	strmi	r4, [r6], -ip, lsl #12
    7b50:	ldmdavs	fp, {r8, r9, ip, pc}
    7b54:	strcc	pc, [ip], #-2253	; 0xfffff733
    7b58:			; <UNDEFINED> instruction: 0xf88ef001
    7b5c:	vmlal.s8	q9, d0, d0
    7b60:			; <UNDEFINED> instruction: 0xf8df8275
    7b64:			; <UNDEFINED> instruction: 0x462304f8
    7b68:	tstcs	r1, r1, asr #4
    7b6c:			; <UNDEFINED> instruction: 0xf8df4478
    7b70:			; <UNDEFINED> instruction: 0xf7fea4f0
    7b74:			; <UNDEFINED> instruction: 0xf8dfed76
    7b78:	strtmi	r0, [r3], -ip, ror #9
    7b7c:	tstcs	r1, r2, asr #4
    7b80:			; <UNDEFINED> instruction: 0xf7fe4478
    7b84:			; <UNDEFINED> instruction: 0xf8dfed6e
    7b88:	strtmi	r0, [r3], -r0, ror #9
    7b8c:	tstcs	r1, ip, lsl r2
    7b90:			; <UNDEFINED> instruction: 0xf7fe4478
    7b94:			; <UNDEFINED> instruction: 0xf8dfed66
    7b98:			; <UNDEFINED> instruction: 0xf8df04d4
    7b9c:			; <UNDEFINED> instruction: 0x462384d4
    7ba0:	ldrbls	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    7ba4:	tstcs	r1, r7, lsl r2
    7ba8:	strcs	r4, [r0, #-1144]	; 0xfffffb88
    7bac:	ldcl	7, cr15, [r8, #-1016]	; 0xfffffc08
    7bb0:	ldrbtmi	r4, [r8], #1274	; 0x4fa
    7bb4:	strd	r4, [r3], -r9
    7bb8:			; <UNDEFINED> instruction: 0xf5b53501
    7bbc:	eorsle	r7, r2, r0, lsl #31
    7bc0:	ldrtmi	r4, [r0], -r9, lsr #12
    7bc4:	cdp2	0, 6, cr15, cr12, cr0, {0}
    7bc8:	rscsle	r2, r5, r0, lsl #16
    7bcc:	cmnle	r5, r0, lsl #26
    7bd0:	strtcc	pc, [r4], #2271	; 0x8df
    7bd4:			; <UNDEFINED> instruction: 0x4652447b
    7bd8:	strtmi	r2, [r0], -r1, lsl #2
    7bdc:			; <UNDEFINED> instruction: 0xf7fe2700
    7be0:	and	lr, pc, sl, lsr #27
    7be4:			; <UNDEFINED> instruction: 0x4629463a
    7be8:	smladxcc	r1, r0, r6, r4
    7bec:	cdp2	0, 14, cr15, cr6, cr0, {0}
    7bf0:	tstcs	r1, r2, asr #12
    7bf4:	cmnmi	r0, #128, 8	; 0x80000000	; <UNPREDICTABLE>
    7bf8:			; <UNDEFINED> instruction: 0xf7fe4620
    7bfc:			; <UNDEFINED> instruction: 0xf5b7ed9c
    7c00:	andle	r7, r6, r0, lsl #31
    7c04:	mvnle	r0, fp, ror r7
    7c08:	andcs	r4, sl, r1, lsr #12
    7c0c:	stc	7, cr15, [r6, #1016]!	; 0x3f8
    7c10:	strtmi	lr, [r3], -r8, ror #15
    7c14:	tstcs	r1, r5, lsl #4
    7c18:	strcc	r4, [r1, #-1608]	; 0xfffff9b8
    7c1c:	stc	7, cr15, [r0, #-1016]!	; 0xfffffc08
    7c20:	svcvc	0x0080f5b5
    7c24:	ldrbcs	sp, [pc, ip, asr #3]!
    7c28:	svccc	0x0001e001
    7c2c:	ldrtmi	sp, [r9], -r5
    7c30:			; <UNDEFINED> instruction: 0xf0004630
    7c34:	stmdacs	r0, {r0, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    7c38:			; <UNDEFINED> instruction: 0xf8dfd0f7
    7c3c:	strtmi	r0, [r3], -r0, asr #8
    7c40:	ldrtlt	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7c44:			; <UNDEFINED> instruction: 0xf8df2224
    7c48:	tstcs	r1, ip, lsr r4
    7c4c:	ldrtge	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7c50:			; <UNDEFINED> instruction: 0xf7fe4478
    7c54:			; <UNDEFINED> instruction: 0xf04fed06
    7c58:	ldrbtmi	r0, [fp], #2048	; 0x800
    7c5c:	ldrbtmi	r4, [sl], #1273	; 0x4f9
    7c60:	tstcs	r1, sl, lsl r0
    7c64:	andcs	r4, r2, #36700160	; 0x2300000
    7c68:			; <UNDEFINED> instruction: 0xf7fe4650
    7c6c:			; <UNDEFINED> instruction: 0x4641ecfa
    7c70:			; <UNDEFINED> instruction: 0xf0004630
    7c74:	msrlt	SPSR_f, #336	; 0x150
    7c78:	svceq	0x0000f1b8
    7c7c:			; <UNDEFINED> instruction: 0xf8dfd118
    7c80:	ldrbtmi	r3, [fp], #-1036	; 0xfffffbf4
    7c84:	tstcs	r1, sl, asr #12
    7c88:			; <UNDEFINED> instruction: 0xf7fe4620
    7c8c:	strbmi	lr, [r7, #-3412]	; 0xfffff2ac
    7c90:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
    7c94:	ldrmi	sp, [r8], r8, lsr #32
    7c98:	svceq	0x0003f018
    7c9c:	strtmi	sp, [r1], -r1, ror #1
    7ca0:			; <UNDEFINED> instruction: 0xf7fe2020
    7ca4:			; <UNDEFINED> instruction: 0x4641ed5c
    7ca8:			; <UNDEFINED> instruction: 0xf0004630
    7cac:	strdlt	pc, [r8, r9]
    7cb0:			; <UNDEFINED> instruction: 0xf088fa5f
    7cb4:	mcr2	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    7cb8:	strb	r4, [r3, r3, lsl #12]!
    7cbc:			; <UNDEFINED> instruction: 0x462348f4
    7cc0:	tstcs	r1, r7, lsl #4
    7cc4:			; <UNDEFINED> instruction: 0xf7fe4478
    7cc8:	rsclt	lr, r8, #204, 24	; 0xcc00
    7ccc:	mrc2	7, 1, pc, cr10, cr15, {7}
    7cd0:	str	r4, [r0, r3, lsl #12]
    7cd4:	andcs	r4, r2, #36700160	; 0x2300000
    7cd8:	ldrbmi	r2, [r8], -r1, lsl #2
    7cdc:	stcl	7, cr15, [r0], {254}	; 0xfe
    7ce0:			; <UNDEFINED> instruction: 0xf1084547
    7ce4:	bicsle	r0, r6, r1, lsl #6
    7ce8:			; <UNDEFINED> instruction: 0xf0402fff
    7cec:	ldmvs	r3!, {r0, r2, r5, r7, r8, pc}
    7cf0:	bmi	ffa100fc <progname@@Base+0xff9e9fd0>
    7cf4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    7cf8:			; <UNDEFINED> instruction: 0xf7fe689b
    7cfc:	stmiami	r6!, {r2, r3, r4, r8, sl, fp, sp, lr, pc}^
    7d00:	sbcscs	r4, r5, #36700160	; 0x2300000
    7d04:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7d08:	stc	7, cr15, [sl], #1016	; 0x3f8
    7d0c:	ldrtmi	lr, [sp], -r3
    7d10:			; <UNDEFINED> instruction: 0xf0002f00
    7d14:	lgnneez	f0, f6
    7d18:			; <UNDEFINED> instruction: 0x463968f0
    7d1c:			; <UNDEFINED> instruction: 0xf942f002
    7d20:	rscsle	r2, r4, r0, lsl #16
    7d24:			; <UNDEFINED> instruction: 0x462348dd
    7d28:	cmnlt	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    7d2c:	tstcs	r1, r4, lsl r2
    7d30:			; <UNDEFINED> instruction: 0xf04f4478
    7d34:			; <UNDEFINED> instruction: 0xf7fe0900
    7d38:	ldrbtmi	lr, [fp], #3220	; 0xc94
    7d3c:	strbmi	sl, [r8], r3, lsl #22
    7d40:	and	r9, r3, r1, lsl #6
    7d44:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    7d48:	eorle	r4, r9, r8, lsr #11
    7d4c:	ldmvs	r0!, {r0, r6, r9, sl, lr}^
    7d50:			; <UNDEFINED> instruction: 0xf928f002
    7d54:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    7d58:	blls	7c130 <progname@@Base+0x56004>
    7d5c:	andcs	r4, r9, r1, lsr #12
    7d60:	eorls	pc, r8, r3, asr #16
    7d64:	ldcl	7, cr15, [sl], #1016	; 0x3f8
    7d68:	stmdbcs	r0, {r0, r3, r4, r5, fp, ip, sp, lr}
    7d6c:	teqhi	r7, r0	; <UNPREDICTABLE>
    7d70:	andcs	r4, r1, #195035136	; 0xba00000
    7d74:			; <UNDEFINED> instruction: 0xf7ff4620
    7d78:			; <UNDEFINED> instruction: 0xf81afc7f
    7d7c:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    7d80:	bl	feabc564 <progname@@Base+0xfea96438>
    7d84:	strtmi	r0, [r3], -r7, lsl #14
    7d88:	tstcs	r1, r4, lsl #4
    7d8c:			; <UNDEFINED> instruction: 0xf1084658
    7d90:			; <UNDEFINED> instruction: 0xf7fe0801
    7d94:	strmi	lr, [r8, #3174]!	; 0xc66
    7d98:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    7d9c:	ldrhle	r4, [r5, #73]	; 0x49
    7da0:	strtmi	r4, [r3], -r0, asr #17
    7da4:	tstcs	r1, r4, lsl #4
    7da8:			; <UNDEFINED> instruction: 0xf8df4478
    7dac:			; <UNDEFINED> instruction: 0xf7fe92fc
    7db0:	ldmmi	lr!, {r3, r4, r6, sl, fp, sp, lr, pc}
    7db4:	rsbscs	r4, r1, #36700160	; 0x2300000
    7db8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7dbc:	mrrc	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    7dc0:			; <UNDEFINED> instruction: 0xf8df48bb
    7dc4:			; <UNDEFINED> instruction: 0x462382f0
    7dc8:	tstcs	r1, r2, lsr #4
    7dcc:	smlsdxcs	r0, r8, r4, r4
    7dd0:	mcrr	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    7dd4:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    7dd8:	blge	ffe08 <progname@@Base+0xd9cdc>
    7ddc:	tstcs	r1, r2, asr #12
    7de0:			; <UNDEFINED> instruction: 0xf8534620
    7de4:	strcc	r3, [r1, -r7, lsr #32]
    7de8:	stc	7, cr15, [r4], #1016	; 0x3f8
    7dec:	andle	r4, lr, pc, lsr #5
    7df0:	ldmvs	r0!, {r0, r3, r4, r5, r9, sl, lr}^
    7df4:			; <UNDEFINED> instruction: 0xf8d6f002
    7df8:	mvnle	r2, r0, lsl #16
    7dfc:	andcs	r4, r4, #36700160	; 0x2300000
    7e00:	strbmi	r2, [r8], -r1, lsl #2
    7e04:			; <UNDEFINED> instruction: 0xf7fe3701
    7e08:	adcmi	lr, pc, #44, 24	; 0x2c00
    7e0c:			; <UNDEFINED> instruction: 0xf5b7d1f0
    7e10:			; <UNDEFINED> instruction: 0xf0407f80
    7e14:	stmiami	r8!, {r0, r3, r8, pc}
    7e18:	andcs	r4, r3, #36700160	; 0x2300000
    7e1c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7e20:	ldc	7, cr15, [lr], {254}	; 0xfe
    7e24:			; <UNDEFINED> instruction: 0x46236835
    7e28:	ldreq	pc, [r0, #-21]	; 0xffffffeb
    7e2c:	stmiami	r3!, {r0, r1, r2, r4, r6, ip, lr, pc}
    7e30:	tstcs	r1, lr, lsr #4
    7e34:			; <UNDEFINED> instruction: 0xf7fe4478
    7e38:	ldmdbvs	r0!, {r2, r4, sl, fp, sp, lr, pc}
    7e3c:	blcs	22050 <charsets@@Base+0x54>
    7e40:	adcshi	pc, r3, r0
    7e44:			; <UNDEFINED> instruction: 0xf8df2100
    7e48:			; <UNDEFINED> instruction: 0xf002a278
    7e4c:	strtmi	pc, [r3], -fp, lsr #17
    7e50:	tstcs	r1, r2, lsl #4
    7e54:	rsbls	pc, ip, #14614528	; 0xdf0000
    7e58:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    7e5c:	ldmmi	sl, {r0, r2, r9, sl, lr}
    7e60:			; <UNDEFINED> instruction: 0xf7fe4478
    7e64:	stmdavc	r9!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    7e68:	strtmi	r2, [r0], -r1, lsl #4
    7e6c:	stc2	7, cr15, [r4], {255}	; 0xff
    7e70:	andcs	r7, r1, #671744	; 0xa4000
    7e74:			; <UNDEFINED> instruction: 0xf7ff4620
    7e78:	bmi	fe546e7c <progname@@Base+0xfe520d50>
    7e7c:	smlatbcs	r1, fp, r8, r6
    7e80:			; <UNDEFINED> instruction: 0x4620447a
    7e84:	mrrc	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    7e88:	ldmdbvs	r0!, {r8, sl, sp}
    7e8c:			; <UNDEFINED> instruction: 0xf0053501
    7e90:	stmvs	r3, {r0, fp}
    7e94:	vhsub.s8	d20, d16, d27
    7e98:	strtmi	r8, [r9], -r1, lsl #1
    7e9c:			; <UNDEFINED> instruction: 0xf882f002
    7ea0:	andcs	r4, r2, #36700160	; 0x2300000
    7ea4:	strmi	r2, [r7], -r1, lsl #2
    7ea8:			; <UNDEFINED> instruction: 0xf7fe4650
    7eac:	ldmdavc	r9!, {r1, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    7eb0:	strtmi	r2, [r0], -r1, lsl #4
    7eb4:	blx	ff845eba <progname@@Base+0xff81fd8e>
    7eb8:	andcs	r7, r1, #933888	; 0xe4000
    7ebc:			; <UNDEFINED> instruction: 0xf7ff4620
    7ec0:	ldmvs	fp!, {r0, r1, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    7ec4:	tstcs	r1, sl, asr #12
    7ec8:			; <UNDEFINED> instruction: 0xf7fe4620
    7ecc:			; <UNDEFINED> instruction: 0xf1b8ec34
    7ed0:	sbcsle	r0, sl, r0, lsl #30
    7ed4:	andcs	r4, sl, r1, lsr #12
    7ed8:	mcrr	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    7edc:	ldmdami	ip!, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    7ee0:	tstcs	r1, ip, lsr #4
    7ee4:			; <UNDEFINED> instruction: 0xf7fe4478
    7ee8:	ldmdbvs	r0!, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    7eec:	blcs	22100 <syms@@Base+0x2c>
    7ef0:			; <UNDEFINED> instruction: 0x4629d05b
    7ef4:	ldrsbge	pc, [ip, #143]	; 0x8f	; <UNPREDICTABLE>
    7ef8:			; <UNDEFINED> instruction: 0xf854f002
    7efc:	andcs	r4, r2, #36700160	; 0x2300000
    7f00:			; <UNDEFINED> instruction: 0xf8df2101
    7f04:	ldrbtmi	r9, [sl], #468	; 0x1d4
    7f08:			; <UNDEFINED> instruction: 0x460744f9
    7f0c:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
    7f10:	bl	fe9c5f10 <progname@@Base+0xfe99fde4>
    7f14:	andcs	r7, r1, #3735552	; 0x390000
    7f18:			; <UNDEFINED> instruction: 0xf7ff4620
    7f1c:	ldmdbvc	r9!, {r0, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    7f20:	strtmi	r2, [r0], -r1, lsl #4
    7f24:	blx	fea45f2a <progname@@Base+0xfea1fdfe>
    7f28:	bvc	e597d8 <progname@@Base+0xe336ac>
    7f2c:			; <UNDEFINED> instruction: 0xf7ff4620
    7f30:	stmdami	fp!, {r0, r1, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    7f34:	andcs	r4, r2, #36700160	; 0x2300000
    7f38:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7f3c:	bl	fe445f3c <progname@@Base+0xfe41fe10>
    7f40:	strcc	r6, [r1, #-2352]	; 0xfffff6d0
    7f44:	stmdaeq	r1, {r0, r2, ip, sp, lr, pc}
    7f48:	adcmi	r6, fp, #8585216	; 0x830000
    7f4c:	strtmi	sp, [r9], -r6, lsr #18
    7f50:			; <UNDEFINED> instruction: 0xf828f002
    7f54:	andcs	r4, r2, #36700160	; 0x2300000
    7f58:	strmi	r2, [r7], -r1, lsl #2
    7f5c:			; <UNDEFINED> instruction: 0xf7fe4650
    7f60:	ldmdavc	r9!, {r7, r8, r9, fp, sp, lr, pc}
    7f64:	strtmi	r2, [r0], -r1, lsl #4
    7f68:	blx	fe1c5f6e <progname@@Base+0xfe19fe42>
    7f6c:	andcs	r7, r1, #933888	; 0xe4000
    7f70:			; <UNDEFINED> instruction: 0xf7ff4620
    7f74:	bvc	e86d80 <progname@@Base+0xe60c54>
    7f78:	strtmi	r2, [r0], -r0, lsl #4
    7f7c:	blx	1f45f82 <progname@@Base+0x1f1fe56>
    7f80:	andcs	r4, r2, #36700160	; 0x2300000
    7f84:	strbmi	r2, [r8], -r1, lsl #2
    7f88:	bl	1ac5f88 <progname@@Base+0x1a9fe5c>
    7f8c:	svceq	0x0000f1b8
    7f90:			; <UNDEFINED> instruction: 0x4621d0d6
    7f94:			; <UNDEFINED> instruction: 0xf7fe200a
    7f98:	ldrb	lr, [r1, r2, ror #23]
    7f9c:	svceq	0x0000f1b8
    7fa0:	strtmi	sp, [r1], -r3
    7fa4:			; <UNDEFINED> instruction: 0xf7fe200a
    7fa8:	stmdami	lr, {r1, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
    7fac:	andcs	r4, r4, #36700160	; 0x2300000
    7fb0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7fb4:	bl	1545fb4 <progname@@Base+0x151fe88>
    7fb8:	bmi	12e248c <progname@@Base+0x12bc360>
    7fbc:	tstcs	r1, r0, lsr #12
    7fc0:	ldmvs	fp, {r1, r3, r4, r5, r6, sl, lr}
    7fc4:	bl	fedc5fc4 <progname@@Base+0xfed9fe98>
    7fc8:	blls	ffd0 <syms_size@@Base+0x4ea4>
    7fcc:	strcs	pc, [ip], #-2269	; 0xfffff723
    7fd0:	addsmi	r6, sl, #1769472	; 0x1b0000
    7fd4:	vand	d13, d13, d24
    7fd8:	pop	{r2, r4, r8, sl, fp, lr}
    7fdc:			; <UNDEFINED> instruction: 0x460f8ff0
    7fe0:	stmdami	r2, {r0, r4, r6, r7, r9, sl, sp, lr, pc}^
    7fe4:	andscs	r4, r4, #36700160	; 0x2300000
    7fe8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    7fec:	bl	e45fec <progname@@Base+0xe1fec0>
    7ff0:			; <UNDEFINED> instruction: 0x4623483f
    7ff4:	tstcs	r1, r3, lsl #4
    7ff8:			; <UNDEFINED> instruction: 0xf7fe4478
    7ffc:	ldmdami	sp!, {r1, r4, r5, r8, r9, fp, sp, lr, pc}
    8000:	andcs	r4, r4, #36700160	; 0x2300000
    8004:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    8008:	bl	ac6008 <progname@@Base+0xa9fedc>
    800c:			; <UNDEFINED> instruction: 0x4623483a
    8010:	tstcs	r1, r1, ror r2
    8014:			; <UNDEFINED> instruction: 0xf7fe4478
    8018:	ldmdami	r8!, {r2, r5, r8, r9, fp, sp, lr, pc}
    801c:	eorcs	r4, r2, #36700160	; 0x2300000
    8020:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    8024:	bl	746024 <progname@@Base+0x71fef8>
    8028:			; <UNDEFINED> instruction: 0x46234835
    802c:	tstcs	r1, r4, lsl #4
    8030:			; <UNDEFINED> instruction: 0xf7fe4478
    8034:	usat	lr, #14, r6, lsl #22
    8038:			; <UNDEFINED> instruction: 0x46234832
    803c:	tstcs	r1, r2, lsl #4
    8040:			; <UNDEFINED> instruction: 0xf7fe4478
    8044:	ldrb	lr, [r2], -lr, lsl #22
    8048:	b	ffcc6048 <progname@@Base+0xffc9ff1c>
    804c:	rscscc	pc, pc, pc, asr #32
    8050:	svclt	0x0000e7bb
    8054:	andeq	lr, r1, r4, asr #7
    8058:	strheq	r0, [r0], -ip
    805c:	andeq	r2, r0, r4, ror ip
    8060:	strdeq	r2, [r0], -r8
    8064:	andeq	r2, r0, r4, lsr #25
    8068:	ldrdeq	r2, [r0], -r8
    806c:	andeq	r2, r0, r0, ror #25
    8070:	andeq	r2, r0, sl, lsl sp
    8074:	andeq	r2, r0, r4, lsr #26
    8078:	andeq	r2, r0, r4, lsl #24
    807c:	muleq	r0, r0, ip
    8080:			; <UNDEFINED> instruction: 0x00002cba
    8084:			; <UNDEFINED> instruction: 0x00002cb0
    8088:	andeq	r2, r0, sl, lsr #25
    808c:	andeq	r2, r0, r6, asr fp
    8090:	ldrdeq	r2, [r0], -ip
    8094:	andeq	r2, r0, r6, lsr #24
    8098:	andeq	r2, r0, lr, lsr ip
    809c:	andeq	r2, r0, ip, ror #25
    80a0:	strdeq	r2, [r0], -sl
    80a4:	strdeq	r2, [r0], -r4
    80a8:	andeq	r2, r0, ip, ror ip
    80ac:	andeq	r2, r0, r6, asr #26
    80b0:	andeq	r2, r0, r8, lsr #27
    80b4:	andeq	r2, r0, r6, ror #24
    80b8:	andeq	r2, r0, sl, lsr ip
    80bc:	andeq	r2, r0, r8, lsr #24
    80c0:	andeq	r2, r0, r4, lsr ip
    80c4:	andeq	r2, r0, r6, lsr ip
    80c8:	andeq	r2, r0, ip, lsr #24
    80cc:	andeq	r2, r0, r0, lsl ip
    80d0:	andeq	r2, r0, r8, ror #23
    80d4:	andeq	r2, r0, r6, lsl #23
    80d8:	strdeq	r2, [r0], -r4
    80dc:	andeq	r2, r0, lr, ror fp
    80e0:	andeq	r2, r0, r2, asr #23
    80e4:	andeq	r2, r0, sl, ror #21
    80e8:	andeq	r2, r0, r4, ror #21
    80ec:	andeq	r2, r0, r2, lsr sl
    80f0:	andeq	r2, r0, r0, lsr #23
    80f4:	muleq	r0, r6, sl
    80f8:	andeq	r2, r0, ip, ror #21
    80fc:	andeq	r2, r0, r2, asr fp
    8100:	andeq	r2, r0, r0, lsr #20
    8104:	ldrdeq	r2, [r0], -r8
    8108:	ldrbmi	lr, [r0, sp, lsr #18]!
    810c:	stmiavs	r0, {r7, r9, sl, lr}^
    8110:	blcs	22424 <syms@@Base+0x350>
    8114:			; <UNDEFINED> instruction: 0xf8dfd054
    8118:			; <UNDEFINED> instruction: 0x460ea0bc
    811c:	ldrsbtls	pc, [r8], pc	; <UNPREDICTABLE>
    8120:	ldrbtmi	r2, [sl], #1792	; 0x700
    8124:	strd	r4, [r5], -r9
    8128:	ldrdeq	pc, [ip], -r8
    812c:	stmiavs	r3, {r0, r8, r9, sl, ip, sp}^
    8130:	stmdble	r5, {r0, r1, r3, r4, r5, r7, r9, lr}^
    8134:			; <UNDEFINED> instruction: 0xf0014639
    8138:			; <UNDEFINED> instruction: 0x4605ff35
    813c:	rscsle	r2, r3, r0, lsl #16
    8140:	tstcs	r1, sl, lsr r6
    8144:			; <UNDEFINED> instruction: 0xf0014640
    8148:			; <UNDEFINED> instruction: 0x4652fb57
    814c:	strmi	r2, [r3], -r1, lsl #2
    8150:			; <UNDEFINED> instruction: 0xf7fe4630
    8154:	stmdavc	ip!, {r4, r5, r6, r7, r9, fp, sp, lr, pc}
    8158:	eor	fp, r3, r4, lsr #19
    815c:	b	fedc615c <progname@@Base+0xfeda0030>
    8160:	msreq	CPSR_, #164, 2	; 0x29
    8164:			; <UNDEFINED> instruction: 0xf383fab3
    8168:	ldmdbeq	fp, {r0, r4, r5, r9, sl, lr}^
    816c:	strtmi	r6, [r0], -r2, lsl #16
    8170:	andscs	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    8174:	bicscc	lr, r2, #339968	; 0x53000
    8178:			; <UNDEFINED> instruction: 0xf7fed024
    817c:			; <UNDEFINED> instruction: 0xf815eaf0
    8180:	cmnlt	ip, r1, lsl #30
    8184:	svclt	0x00182c5c
    8188:	mvnle	r2, r2, lsr #24
    818c:	subscs	r4, ip, r1, lsr r6
    8190:	b	ff946190 <progname@@Base+0xff920064>
    8194:	ldrtmi	r7, [r1], -r8, lsr #16
    8198:	b	ff846198 <progname@@Base+0xff82006c>
    819c:	svcmi	0x0001f815
    81a0:	mvnle	r2, r0, lsl #24
    81a4:	eorcs	r4, r2, r1, lsr r6
    81a8:	b	ff6461a8 <progname@@Base+0xff62007c>
    81ac:	andcs	r4, sl, r1, lsr r6
    81b0:			; <UNDEFINED> instruction: 0xf7fe3701
    81b4:			; <UNDEFINED> instruction: 0xf8d8ead4
    81b8:	stmiavs	r3, {r2, r3}^
    81bc:	ldmle	r9!, {r0, r1, r3, r4, r5, r7, r9, lr}
    81c0:			; <UNDEFINED> instruction: 0x87f0e8bd
    81c4:	strbmi	r4, [sl], -r3, lsr #12
    81c8:	ldrtmi	r2, [r0], -r1, lsl #2
    81cc:	b	fecc61cc <progname@@Base+0xfeca00a0>
    81d0:	svclt	0x0000e7d5
    81d4:	andeq	r2, r0, sl, ror sl
    81d8:	andeq	r2, r0, r8, lsl #21
    81dc:	ldrbmi	lr, [r0, sp, lsr #18]!
    81e0:	stmdbvs	r0, {r0, r1, r2, r9, sl, lr}
    81e4:	blcs	223f8 <syms@@Base+0x324>
    81e8:			; <UNDEFINED> instruction: 0xf8dfd044
    81ec:			; <UNDEFINED> instruction: 0x460e80d8
    81f0:	ldrsbge	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    81f4:			; <UNDEFINED> instruction: 0xf8df2500
    81f8:	ldrbtmi	r9, [r8], #212	; 0xd4
    81fc:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    8200:	bmi	d00230 <progname@@Base+0xcda104>
    8204:	ldrtmi	r2, [r0], -r1, lsl #2
    8208:			; <UNDEFINED> instruction: 0xf7fe447a
    820c:	ldmdbvs	r8!, {r2, r4, r7, r9, fp, sp, lr, pc}
    8210:	stmvs	r3, {r0, r8, sl, ip, sp}
    8214:	pushle	{r0, r1, r3, r5, r7, r9, lr}
    8218:			; <UNDEFINED> instruction: 0xf0014629
    821c:	strmi	pc, [r4], -r3, asr #29
    8220:	rscsle	r2, r4, r0, lsl #16
    8224:	andcs	r4, r8, #53477376	; 0x3300000
    8228:	strbmi	r2, [r0], -r1, lsl #2
    822c:	b	64622c <progname@@Base+0x620100>
    8230:	ldrtmi	r7, [r0], -r1, lsr #16
    8234:	blx	fefc623a <progname@@Base+0xfefa010e>
    8238:	eorcs	r4, r0, r1, lsr r6
    823c:	b	fe3c623c <progname@@Base+0xfe3a0110>
    8240:	ldrtmi	r7, [r0], -r1, lsr #18
    8244:	blx	fedc624a <progname@@Base+0xfeda011e>
    8248:			; <UNDEFINED> instruction: 0x06db683b
    824c:	stmiavs	r3!, {r2, r4, sl, ip, lr, pc}
    8250:	ldmle	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp}^
    8254:			; <UNDEFINED> instruction: 0x46384619
    8258:	blx	5c4266 <progname@@Base+0x59e13a>
    825c:			; <UNDEFINED> instruction: 0x4603b1d8
    8260:	tstcs	r1, sl, asr #12
    8264:			; <UNDEFINED> instruction: 0xf7fe4630
    8268:	ldmdbvs	r8!, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
    826c:	stmvs	r3, {r0, r8, sl, ip, sp}
    8270:	ldmle	r1, {r0, r1, r3, r5, r7, r9, lr}^
    8274:			; <UNDEFINED> instruction: 0x87f0e8bd
    8278:	ldrtmi	r6, [r8], -r1, lsr #17
    827c:	cmnmi	r0, r1, lsl #9	; <UNPREDICTABLE>
    8280:	blx	c428e <progname@@Base+0x9e162>
    8284:	bmi	4f494c <progname@@Base+0x4ce820>
    8288:	tstcs	r1, r3, lsl #12
    828c:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    8290:	b	1446290 <progname@@Base+0x1420164>
    8294:			; <UNDEFINED> instruction: 0x4633e7bb
    8298:	tstcs	r1, r4, lsl #4
    829c:			; <UNDEFINED> instruction: 0xf7fe4650
    82a0:	bvc	882a28 <progname@@Base+0x85c8fc>
    82a4:			; <UNDEFINED> instruction: 0xf7ff4630
    82a8:	ldrtmi	pc, [r1], -r5, lsl #23	; <UNPREDICTABLE>
    82ac:			; <UNDEFINED> instruction: 0xf7fe200a
    82b0:	sbfx	lr, r6, #20, #13
    82b4:	tstcs	r1, r8, lsl #20
    82b8:	ldrtmi	r6, [r0], -r3, lsr #17
    82bc:			; <UNDEFINED> instruction: 0xf7fe447a
    82c0:			; <UNDEFINED> instruction: 0xe7a4ea3a
    82c4:			; <UNDEFINED> instruction: 0x000029ba
    82c8:	andeq	r2, r0, r4, ror #19
    82cc:	andeq	r2, r0, r2, asr #19
    82d0:	andeq	r2, r0, ip, asr #19
    82d4:	andeq	r2, r0, r2, lsr r9
    82d8:	andeq	r2, r0, ip, lsl #18
    82dc:	ldrbmi	lr, [r0, sp, lsr #18]!
    82e0:	stmdami	r2, {r2, r9, sl, lr}^
    82e4:	andcs	r4, r7, #11534336	; 0xb00000
    82e8:	strmi	fp, [r9], r2, lsl #1
    82ec:	tstcs	r1, r8, ror r4
    82f0:	ldmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    82f4:	ldmvs	sl, {r0, r1, r5, r7, fp, sp, lr}^
    82f8:	subsle	r2, r0, r0, lsl #20
    82fc:	ldrsbtge	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    8300:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8304:	strbmi	r4, [r7], -r6, asr #12
    8308:			; <UNDEFINED> instruction: 0x464144fa
    830c:	mcrcs	0, 0, lr, cr0, cr13, {0}
    8310:	adcsmi	sp, lr, #92	; 0x5c
    8314:	mvnscc	pc, #-1073741823	; 0xc0000001
    8318:			; <UNDEFINED> instruction: 0xf1b8d048
    831c:	movwls	r0, #3840	; 0xf00
    8320:	rscscc	pc, pc, #-2147483647	; 0x80000001
    8324:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
    8328:	andls	r4, r1, #6291456	; 0x600000
    832c:			; <UNDEFINED> instruction: 0x232cbf14
    8330:	ldrbmi	r2, [r2], -r0, lsr #6
    8334:			; <UNDEFINED> instruction: 0xf7fe4648
    8338:	stmiavs	r3!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    833c:			; <UNDEFINED> instruction: 0xf04f4637
    8340:	ldmvs	sl, {r0, fp}^
    8344:	adcmi	r4, sl, #42991616	; 0x2900000
    8348:	stmdavs	r2!, {r0, r2, r4, r8, fp, ip, lr, pc}^
    834c:	ldrbeq	r1, [r2, -sp, asr #24]
    8350:			; <UNDEFINED> instruction: 0xf041d503
    8354:	addmi	r0, sl, #8, 4	; 0x80000000
    8358:			; <UNDEFINED> instruction: 0x4620d0f3
    835c:	blx	fe844364 <progname@@Base+0xfe81e238>
    8360:	sbcsle	r2, r4, r0, lsl #16
    8364:	stmiavs	r3!, {r1, r2, r3, r5, r9, sl, lr}
    8368:	mvnle	r2, r0, lsl #30
    836c:			; <UNDEFINED> instruction: 0x462f68da
    8370:	adcmi	r4, sl, #42991616	; 0x2900000
    8374:	orrslt	sp, r6, r9, ror #17
    8378:			; <UNDEFINED> instruction: 0xf10742b7
    837c:	strdle	r3, [r7], -pc	; <UNPREDICTABLE>
    8380:	svceq	0x0000f1b8
    8384:	movwls	r4, #2587	; 0xa1b
    8388:	ldrbtcc	pc, [pc], r6, lsl #2	; <UNPREDICTABLE>
    838c:			; <UNDEFINED> instruction: 0x232cbf14
    8390:	strls	r2, [r1], -r0, lsr #6
    8394:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    8398:			; <UNDEFINED> instruction: 0xf7fe4648
    839c:	strbmi	lr, [r9], -ip, asr #19
    83a0:	andlt	r2, r2, sl
    83a4:			; <UNDEFINED> instruction: 0x47f0e8bd
    83a8:	ldmiblt	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    83ac:	svceq	0x0000f1b8
    83b0:	movwls	r4, #2577	; 0xa11
    83b4:	svclt	0x00144606
    83b8:			; <UNDEFINED> instruction: 0x2320232c
    83bc:	tstcs	r1, sl, ror r4
    83c0:	ldrtmi	r4, [r7], -r8, asr #12
    83c4:	ldmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    83c8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    83cc:	ldr	r6, [r8, r3, lsr #17]!
    83d0:	svceq	0x0000f1b8
    83d4:	movwls	r4, #2569	; 0xa09
    83d8:	tsteq	r1, pc, asr #32	; <UNPREDICTABLE>
    83dc:			; <UNDEFINED> instruction: 0x232cbf14
    83e0:	ldrbtmi	r2, [sl], #-800	; 0xfffffce0
    83e4:			; <UNDEFINED> instruction: 0xf7fe4648
    83e8:	ldrb	lr, [r8, r6, lsr #19]
    83ec:	strdeq	r2, [r0], -ip
    83f0:	strdeq	r2, [r0], -r0
    83f4:	andeq	r2, r0, r2, ror #16
    83f8:	andeq	r2, r0, r4, lsr r8
    83fc:	andeq	r2, r0, lr, lsl #16
    8400:	svcmi	0x00f0e92d
    8404:	ldcleq	6, cr15, [r4, #-692]!	; 0xfffffd4c
    8408:	ldrbmi	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    840c:	stmib	sp, {r1, r3, r7, r9, sl, lr}^
    8410:	ldrbtmi	r3, [ip], #-517	; 0xfffffdfb
    8414:	strtmi	r9, [r5], -pc, lsl #8
    8418:			; <UNDEFINED> instruction: 0xf8df4604
    841c:	stmiavs	r1!, {r2, r6, sl}
    8420:			; <UNDEFINED> instruction: 0xf8d1582b
    8424:	tstls	r1, #12
    8428:			; <UNDEFINED> instruction: 0xf8cd681b
    842c:			; <UNDEFINED> instruction: 0xf1bb386c
    8430:			; <UNDEFINED> instruction: 0xf0000f00
    8434:	svcne	0x001380b8
    8438:	movweq	pc, #16435	; 0x4033	; <UNPREDICTABLE>
    843c:	svclt	0x00189307
    8440:	tstle	r6, r0, lsl #12
    8444:	stmiavs	r1!, {r3, r4, r5, sp, lr, pc}
    8448:	strcc	r6, [r1], -fp, asr #17
    844c:	vqsub.s8	d20, d16, d19
    8450:			; <UNDEFINED> instruction: 0xf04681f2
    8454:	adcsmi	r0, r7, #8, 14	; 0x200000
    8458:			; <UNDEFINED> instruction: 0x4631d0f6
    845c:			; <UNDEFINED> instruction: 0xf0004620
    8460:	stmdacs	r0, {r0, r1, r2, r3, r4, r9, fp, ip, sp, lr, pc}
    8464:	ldrtmi	sp, [r9], -pc, ror #1
    8468:			; <UNDEFINED> instruction: 0xf0004620
    846c:	stmdacs	r0, {r0, r3, r4, r9, fp, ip, sp, lr, pc}
    8470:			; <UNDEFINED> instruction: 0xf04fd0e9
    8474:	and	r0, r4, r1, lsl #16
    8478:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    847c:	svcvc	0x0080f5b8
    8480:	strbmi	sp, [r2], -r1, ror #1
    8484:			; <UNDEFINED> instruction: 0x46204631
    8488:	blx	fe644490 <progname@@Base+0xfe61e364>
    848c:	strmi	r1, [r5], -r2, asr #24
    8490:	andne	sp, r2, #217	; 0xd9
    8494:	movwcs	fp, #7948	; 0x1f0c
    8498:	bcs	2d10a0 <progname@@Base+0x2aaf74>
    849c:			; <UNDEFINED> instruction: 0xf043bf08
    84a0:	blcs	90ac <__snprintf_chk@plt+0x28fc>
    84a4:	streq	sp, [r3], -r8, ror #1
    84a8:	ldrtmi	sp, [r9], -r6, ror #9
    84ac:			; <UNDEFINED> instruction: 0xf0004620
    84b0:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    84b4:	orrshi	pc, r5, r0, asr #32
    84b8:	movwls	r2, #33536	; 0x8300
    84bc:	rsbmi	pc, ip, #-805306368	; 0xd0000000
    84c0:	orreq	lr, fp, #323584	; 0x4f000
    84c4:	orrvs	pc, sp, sp, lsl #10
    84c8:	ldrmi	r9, [sl], #-525	; 0xfffffdf3
    84cc:	movwls	r1, #39115	; 0x98cb
    84d0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    84d4:	tstls	sl, r6, lsl #22
    84d8:	andls	r3, ip, #4, 22	; 0x1000
    84dc:	movwcs	fp, #7960	; 0x1f18
    84e0:	blge	6ad0f4 <progname@@Base+0x686fc8>
    84e4:	blmi	ff7ed0fc <progname@@Base+0xff7c6fd0>
    84e8:	tstls	r0, #2063597568	; 0x7b000000
    84ec:	ldrbtmi	r4, [fp], #-3038	; 0xfffff422
    84f0:	stcls	3, cr9, [r4, #-44]	; 0xffffffd4
    84f4:			; <UNDEFINED> instruction: 0xf04f2601
    84f8:	vst2.8	{d16-d17}, [pc], r0
    84fc:	strbmi	r7, [r1], -r0, lsl #14
    8500:			; <UNDEFINED> instruction: 0xf8454620
    8504:			; <UNDEFINED> instruction: 0xf0007f04
    8508:	smlalbtlt	pc, r8, fp, r9	; <UNPREDICTABLE>
    850c:	strbmi	r4, [r1], -sl, asr #12
    8510:			; <UNDEFINED> instruction: 0xf0004620
    8514:			; <UNDEFINED> instruction: 0xf5b0fa53
    8518:	eorvs	r7, r8, r0, lsl #30
    851c:			; <UNDEFINED> instruction: 0x2600bf18
    8520:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    8524:	mvnle	r4, r3, asr #11
    8528:	andsmi	r9, lr, r3, lsl #22
    852c:	blls	1bca0c <progname@@Base+0x1968e0>
    8530:			; <UNDEFINED> instruction: 0xf0002b04
    8534:	blls	1e8acc <progname@@Base+0x1c29a0>
    8538:	ldmdavs	sl!, {r0, r1, r3, r4, r8, r9, sl, fp, sp, pc}
    853c:			; <UNDEFINED> instruction: 0xf0002b00
    8540:	andsne	r8, r1, #4, 2
    8544:	ldrdls	fp, [r2], -r0
    8548:	movwcs	fp, #7948	; 0x1f0c
    854c:	stmdbcs	fp, {r8, r9, sp}
    8550:			; <UNDEFINED> instruction: 0xf043bf08
    8554:	orrlt	r0, fp, #67108864	; 0x4000000
    8558:	nopeq	{32}
    855c:	blcs	657268 <progname@@Base+0x63113c>
    8560:	tsthi	r3, r0, asr #4	; <UNPREDICTABLE>
    8564:	andcs	r9, r0, #10240	; 0x2800
    8568:			; <UNDEFINED> instruction: 0xf8439909
    856c:	addsmi	r2, r9, #4, 30
    8570:	blls	23cd64 <progname@@Base+0x216c38>
    8574:			; <UNDEFINED> instruction: 0xf0402b00
    8578:	strbmi	r8, [fp], -fp, lsr #1
    857c:	tstcs	r1, fp, lsl #20
    8580:			; <UNDEFINED> instruction: 0xf7fe4650
    8584:	ldrsblt	lr, [lr, #136]	; 0x88
    8588:	ldrbmi	r9, [r1], -r2, lsl #20
    858c:	strtmi	r9, [r0], -r5, lsl #22
    8590:			; <UNDEFINED> instruction: 0xf8b4f7ff
    8594:	andcs	r4, sl, r1, asr r6
    8598:	stmia	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    859c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    85a0:	svcvc	0x0080f5b9
    85a4:	blls	47cc40 <progname@@Base+0x456b14>
    85a8:	stmdacs	ip!, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    85ac:	addsmi	r6, sl, #1769472	; 0x1b0000
    85b0:	cmphi	r1, r0, asr #32	; <UNPREDICTABLE>
    85b4:	ldcleq	6, cr15, [r4, #-52]!	; 0xffffffcc
    85b8:	svchi	0x00f0e8bd
    85bc:	bfi	r4, lr, #12, #6
    85c0:	svceq	0x0001f1bb
    85c4:	svclt	0x0008683d
    85c8:	andsle	r4, r6, r0, lsr r6
    85cc:	ldrsbtgt	pc, [r0], -sp	; <UNPREDICTABLE>
    85d0:	orrvs	pc, lr, #54525952	; 0x3400000
    85d4:			; <UNDEFINED> instruction: 0x4630aa1c
    85d8:	blne	14672c <progname@@Base+0x120600>
    85dc:	ldmdavs	r1, {r0, r3, r4, r5, r8, fp, ip, sp, pc}
    85e0:	svclt	0x001842a9
    85e4:			; <UNDEFINED> instruction: 0xf5b13001
    85e8:	svclt	0x00187f00
    85ec:	strbmi	r3, [r3, #-1537]!	; 0xfffff9ff
    85f0:	andeq	pc, r4, #-2147483648	; 0x80000000
    85f4:	adcsmi	sp, r0, #240, 2	; 0x3c
    85f8:			; <UNDEFINED> instruction: 0xf10bd82c
    85fc:	addmi	r3, r3, #-67108861	; 0xfc000003
    8600:			; <UNDEFINED> instruction: 0xf5b5d928
    8604:	andle	r7, r5, r0, lsl #30
    8608:	strtmi	r9, [sl], -r5, lsl #22
    860c:			; <UNDEFINED> instruction: 0x46204651
    8610:			; <UNDEFINED> instruction: 0xf874f7ff
    8614:	andcs	r4, sl, r1, asr r6
    8618:	stmia	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    861c:	svceq	0x0001f1bb
    8620:	svcge	0x001cd0bc
    8624:			; <UNDEFINED> instruction: 0xf8dd2601
    8628:	and	r8, r2, r4, lsr r0
    862c:	ldrmi	r3, [r3, #1537]!	; 0x601
    8630:			; <UNDEFINED> instruction: 0xf857d0b4
    8634:	adcmi	r2, sl, #4, 22	; 0x1000
    8638:			; <UNDEFINED> instruction: 0xf858d0f8
    863c:	blcs	146dc <syms_size@@Base+0x95b0>
    8640:	blls	17ce18 <progname@@Base+0x156cec>
    8644:			; <UNDEFINED> instruction: 0x46204651
    8648:	movwvs	lr, #2509	; 0x9cd
    864c:			; <UNDEFINED> instruction: 0xf7ff464b
    8650:	strb	pc, [fp, sp, lsr #18]!	; <UNPREDICTABLE>
    8654:	svcvc	0x0000f5b5
    8658:	rscshi	pc, r7, r0
    865c:	strcs	r4, [r0], -sl, lsr #12
    8660:	stmdapl	r5, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    8664:	strcc	lr, [r1], -sp
    8668:	ldrbmi	r4, [r1], -fp, lsr #12
    866c:			; <UNDEFINED> instruction: 0xf7ff4620
    8670:	ldrmi	pc, [r3, #2117]!	; 0x845
    8674:			; <UNDEFINED> instruction: 0xf857d08e
    8678:			; <UNDEFINED> instruction: 0xf5b22026
    867c:			; <UNDEFINED> instruction: 0xf0007f00
    8680:			; <UNDEFINED> instruction: 0xf1b880a8
    8684:	mvnle	r0, r0, lsl pc
    8688:			; <UNDEFINED> instruction: 0x46204631
    868c:			; <UNDEFINED> instruction: 0xf0009202
    8690:	bls	c6ab4 <progname@@Base+0xa0988>
    8694:	mvnle	r2, r0, lsl #16
    8698:	andcs	r4, sl, r1, asr r6
    869c:	ldmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    86a0:			; <UNDEFINED> instruction: 0xf67f45b3
    86a4:			; <UNDEFINED> instruction: 0xf857af7b
    86a8:	strtmi	r5, [sl], -r6, lsr #32
    86ac:	and	r9, r1, r5, lsl #26
    86b0:	eorcs	pc, r6, r7, asr r8	; <UNPREDICTABLE>
    86b4:	svcvc	0x0000f5b2
    86b8:	stmib	sp, {r1, r2, ip, lr, pc}^
    86bc:	strbmi	r6, [fp], -r0, lsl #10
    86c0:			; <UNDEFINED> instruction: 0x46204651
    86c4:			; <UNDEFINED> instruction: 0xf8f2f7ff
    86c8:	ldrmi	r3, [r3, #1537]!	; 0x601
    86cc:			; <UNDEFINED> instruction: 0xe765d8f0
    86d0:			; <UNDEFINED> instruction: 0xf0452500
    86d4:	strmi	r0, [r8, #2056]!	; 0x808
    86d8:			; <UNDEFINED> instruction: 0x4641d033
    86dc:			; <UNDEFINED> instruction: 0xf0004620
    86e0:	cmnlt	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    86e4:	eorcc	pc, r5, r7, asr r8	; <UNPREDICTABLE>
    86e8:	svclt	0x000c1219
    86ec:	andcs	r2, r0, #268435456	; 0x10000000
    86f0:	svclt	0x0008290b
    86f4:	andeq	pc, r1, #66	; 0x42
    86f8:			; <UNDEFINED> instruction: 0xf013b31a
    86fc:	smlawble	r0, r0, r0, r0
    8700:			; <UNDEFINED> instruction: 0xf857b2db
    8704:	vst4.8	{d18-d21}, [r3 :128], r8
    8708:	addsmi	r6, sl, #0, 6
    870c:	blmi	15fc754 <progname@@Base+0x15d6628>
    8710:	ldmdbls	r0, {r0, r2, r9, sp}
    8714:	blls	3da18c <progname@@Base+0x3b4060>
    8718:	andcc	pc, ip, r3, asr r8	; <UNPREDICTABLE>
    871c:	movwls	r6, #59419	; 0xe81b
    8720:	svc	0x0078f7fd
    8724:	tstcs	r1, lr, lsl #22
    8728:	ldrmi	r4, [r8], -r2, lsl #12
    872c:	stmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8730:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    8734:	eorcc	pc, r8, r7, asr #16
    8738:	ldrmi	r9, [sl], -sp, lsl #22
    873c:			; <UNDEFINED> instruction: 0xf8422301
    8740:	strcc	r3, [r1, #-40]	; 0xffffffd8
    8744:	bicle	r4, r4, fp, lsr #11
    8748:			; <UNDEFINED> instruction: 0x461de717
    874c:	and	r9, r1, r5, lsl #28
    8750:	eorcs	pc, r5, r7, asr r8	; <UNPREDICTABLE>
    8754:	strpl	lr, [r0], -sp, asr #19
    8758:	strcc	r4, [r1, #-1611]	; 0xfffff9b5
    875c:			; <UNDEFINED> instruction: 0x46204651
    8760:			; <UNDEFINED> instruction: 0xf8a4f7ff
    8764:	mvnsle	r4, fp, lsr #11
    8768:			; <UNDEFINED> instruction: 0xf8dde714
    876c:	ldmdage	r3, {r3, lr, pc}
    8770:	cmpeq	sl, sp, lsl #2	; <UNPREDICTABLE>
    8774:	strbeq	pc, [sl, #-269]!	; 0xfffffef3	; <UNPREDICTABLE>
    8778:			; <UNDEFINED> instruction: 0xf68cfa0f
    877c:	teqvs	r0, #1174405120	; 0x46000000	; <UNPREDICTABLE>
    8780:	ldrtvs	pc, [r2], -r6, lsl #9	; <UNPREDICTABLE>
    8784:	subhi	r8, r6, r3
    8788:			; <UNDEFINED> instruction: 0xf00c80c6
    878c:	umullhi	r0, r3, pc, r6	; <UNPREDICTABLE>
    8790:	cmphi	r6, r6, lsl #2
    8794:	bichi	r8, r6, r6, lsl #3
    8798:			; <UNDEFINED> instruction: 0xf831e001
    879c:	sbcslt	r3, fp, #3584	; 0xe00
    87a0:	movwvs	pc, #1091	; 0x443	; <UNPREDICTABLE>
    87a4:	svccc	0x0002f821
    87a8:	mvnsle	r4, r9, lsr #5
    87ac:	movwcs	sl, #2332	; 0x91c
    87b0:			; <UNDEFINED> instruction: 0xf5b2e007
    87b4:	tstle	sl, r0, lsl #30
    87b8:	ldrmi	r3, [fp, #769]	; 0x301
    87bc:			; <UNDEFINED> instruction: 0xf851d01d
    87c0:	blcs	3d33d8 <progname@@Base+0x3ad2ac>
    87c4:			; <UNDEFINED> instruction: 0xf830d8f5
    87c8:	addsmi	r5, r5, #19
    87cc:			; <UNDEFINED> instruction: 0x2600d0f4
    87d0:	ldrmi	lr, [r5], -r8, asr #13
    87d4:	andcs	r4, sl, r1, asr r6
    87d8:	svc	0x00c0f7fd
    87dc:	stcls	6, cr4, [r5, #-168]	; 0xffffff58
    87e0:	strbmi	lr, [r2], -r8, ror #14
    87e4:			; <UNDEFINED> instruction: 0x46204639
    87e8:			; <UNDEFINED> instruction: 0xf8e8f000
    87ec:	vst1.64	{d27-d30}, [r3 :128], fp
    87f0:	addmi	r6, r3, #0, 6
    87f4:	mcrge	4, 2, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
    87f8:			; <UNDEFINED> instruction: 0x2601e65e
    87fc:	bmi	7422cc <progname@@Base+0x71c1a0>
    8800:	tstcs	r1, fp, asr #12
    8804:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
    8808:			; <UNDEFINED> instruction: 0xf7fdad1b
    880c:	svcls	0x0005ef94
    8810:	strcc	lr, [r1], -r3
    8814:			; <UNDEFINED> instruction: 0xf43f45b3
    8818:			; <UNDEFINED> instruction: 0x4631aebd
    881c:			; <UNDEFINED> instruction: 0xf0004620
    8820:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, fp, ip, sp, lr, pc}
    8824:			; <UNDEFINED> instruction: 0x463bd0f5
    8828:	eorcs	pc, r6, r5, asr r8	; <UNPREDICTABLE>
    882c:			; <UNDEFINED> instruction: 0x46204651
    8830:			; <UNDEFINED> instruction: 0xff64f7fe
    8834:	stmdami	pc, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    8838:	andcs	r4, ip, #87031808	; 0x5300000
    883c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    8840:	svc	0x000ef7fd
    8844:	movwls	r2, #33537	; 0x8301
    8848:			; <UNDEFINED> instruction: 0x4651e638
    884c:			; <UNDEFINED> instruction: 0xf7fd200a
    8850:	strcs	lr, [r0], -r6, lsl #31
    8854:			; <UNDEFINED> instruction: 0xf7fde727
    8858:	svclt	0x0000eeec
    885c:	strdeq	sp, [r1], -r2
    8860:	strheq	r0, [r0], -ip
    8864:	andeq	r2, r0, r8, lsr #14
    8868:	andeq	r2, r0, r6, lsr #5
    886c:	andeq	r0, r0, r4, asr #1
    8870:	andeq	r1, r0, lr, lsl #31
    8874:	andeq	r2, r0, r2, asr #7
    8878:			; <UNDEFINED> instruction: 0x4604b5f8
    887c:	ldrmi	r4, [r6], -sp, lsl #12
    8880:			; <UNDEFINED> instruction: 0xf7ff461f
    8884:	strtmi	pc, [r9], -fp, lsr #26
    8888:	ldrtmi	r4, [fp], -r0, lsr #12
    888c:			; <UNDEFINED> instruction: 0xf7ff4632
    8890:			; <UNDEFINED> instruction: 0x4629fdb7
    8894:	pop	{r5, r9, sl, lr}
    8898:			; <UNDEFINED> instruction: 0xf7ff40f8
    889c:	svclt	0x0000bc35
    88a0:	stmvs	r0, {r3, r8, sl, ip, sp, pc}
    88a4:	blx	1fc48b2 <progname@@Base+0x1f9e786>
    88a8:	svclt	0x00183000
    88ac:	stclt	0, cr2, [r8, #-4]
    88b0:	stmvs	r0, {r3, r8, sl, ip, sp, pc}
    88b4:	blx	1dc48c2 <progname@@Base+0x1d9e796>
    88b8:	stmiavs	r0, {r8, ip, sp, pc}^
    88bc:	svclt	0x0000bd08
    88c0:			; <UNDEFINED> instruction: 0x4614b510
    88c4:			; <UNDEFINED> instruction: 0xf0016880
    88c8:	cmplt	r0, sp, ror #22	; <UNPREDICTABLE>
    88cc:			; <UNDEFINED> instruction: 0xf0014621
    88d0:	msrlt	LR_irq, sp
    88d4:	andcc	r6, r0, r0, lsl #16
    88d8:	andcs	fp, r1, r8, lsl pc
    88dc:	andcs	fp, r0, r0, lsl sp
    88e0:	svclt	0x0000bd10
    88e4:	bmi	b9b5a0 <progname@@Base+0xb75474>
    88e8:	ldrblt	r4, [r0, #1147]!	; 0x47b
    88ec:	ldmpl	sp, {r0, r2, r7, ip, sp, pc}
    88f0:	strmi	r4, [pc], -r6, lsl #12
    88f4:	stmdavs	fp!, {sl, sp}
    88f8:			; <UNDEFINED> instruction: 0xf7ff9303
    88fc:	teqlt	r0, r1	; <illegal shifter operand>	; <UNPREDICTABLE>
    8900:	strtmi	r9, [r0], -r3, lsl #20
    8904:	addsmi	r6, sl, #2818048	; 0x2b0000
    8908:	andlt	sp, r5, r5, asr #2
    890c:			; <UNDEFINED> instruction: 0x4604bdf0
    8910:			; <UNDEFINED> instruction: 0xf7fd2010
    8914:			; <UNDEFINED> instruction: 0x9002eeb2
    8918:			; <UNDEFINED> instruction: 0x4622b198
    891c:			; <UNDEFINED> instruction: 0xf0012104
    8920:			; <UNDEFINED> instruction: 0x4639fadd
    8924:	ldmvs	r0!, {r1, r9, fp, sp, pc}
    8928:	blx	11c4936 <progname@@Base+0x119e80a>
    892c:	ble	ff9d2934 <progname@@Base+0xff9ac808>
    8930:			; <UNDEFINED> instruction: 0xf7fd9802
    8934:	ldmibvs	r3!, {r2, r5, r6, r9, sl, fp, sp, lr, pc}^
    8938:			; <UNDEFINED> instruction: 0xdc182b02
    893c:	ldrbtcc	pc, [pc], #79	; 8944 <__snprintf_chk@plt+0x2194>	; <UNPREDICTABLE>
    8940:	ldmibvs	r3!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    8944:			; <UNDEFINED> instruction: 0xddf92b02
    8948:	andcs	r4, r5, #360448	; 0x58000
    894c:	ldrbtcc	pc, [pc], #79	; 8954 <__snprintf_chk@plt+0x21a4>	; <UNPREDICTABLE>
    8950:			; <UNDEFINED> instruction: 0xf7fd4479
    8954:	ldmdbmi	r4, {r5, r6, r9, sl, fp, sp, lr, pc}
    8958:	teqcs	sl, #20, 20	; 0x14000
    895c:	tstls	r0, r9, ror r4
    8960:	tstcs	r3, sl, ror r4
    8964:	ldrtmi	r9, [r0], -r1
    8968:	blx	ff9c696a <progname@@Base+0xff9a083e>
    896c:	ldmdbmi	r0, {r3, r6, r7, r8, r9, sl, sp, lr, pc}
    8970:	andcs	r4, r5, #32, 12	; 0x2000000
    8974:	ldrbtcc	pc, [pc], #79	; 897c <__snprintf_chk@plt+0x21cc>	; <UNPREDICTABLE>
    8978:			; <UNDEFINED> instruction: 0xf7fd4479
    897c:	stmdbmi	sp, {r2, r3, r6, r9, sl, fp, sp, lr, pc}
    8980:	movtcs	r4, #10765	; 0x2a0d
    8984:	tstls	r0, r9, ror r4
    8988:	tstcs	r3, sl, ror r4
    898c:	ldrtmi	r9, [r0], -r1
    8990:	blx	ff4c6992 <progname@@Base+0xff4a0866>
    8994:			; <UNDEFINED> instruction: 0xf7fde7b4
    8998:	svclt	0x0000ee4c
    899c:	andeq	sp, r1, ip, lsl r6
    89a0:	strheq	r0, [r0], -ip
    89a4:			; <UNDEFINED> instruction: 0x00001cb8
    89a8:	strdeq	r2, [r0], -r0
    89ac:	andeq	r2, r0, r0, lsr r3
    89b0:	muleq	r0, r0, ip
    89b4:	andeq	r2, r0, r8, asr #5
    89b8:	andeq	r2, r0, r8, lsl #6
    89bc:			; <UNDEFINED> instruction: 0x4604b570
    89c0:	stmvs	r0, {r2, r7, ip, sp, pc}
    89c4:			; <UNDEFINED> instruction: 0x460e4615
    89c8:	blx	ffb449d4 <progname@@Base+0xffb1e8a8>
    89cc:	strtmi	fp, [r9], -r0, ror #2
    89d0:	blx	ff7449dc <progname@@Base+0xff71e8b0>
    89d4:	stmdavs	r0, {r5, r8, ip, sp, pc}
    89d8:	stmdacc	r1, {r4, r8, ip, sp, pc}
    89dc:	ldcllt	0, cr11, [r0, #-16]!
    89e0:	andvc	pc, r0, pc, asr #8
    89e4:	ldcllt	0, cr11, [r0, #-16]!
    89e8:	blcs	a317c <progname@@Base+0x7d050>
    89ec:			; <UNDEFINED> instruction: 0xf04fbfd8
    89f0:	ldclle	0, cr3, [r3, #1020]!	; 0x3fc
    89f4:	andcs	r4, r5, #163840	; 0x28000
    89f8:			; <UNDEFINED> instruction: 0xf7fd4479
    89fc:	stmdbmi	r9, {r2, r3, r9, sl, fp, sp, lr, pc}
    8a00:	cmpcs	r0, #36864	; 0x9000
    8a04:			; <UNDEFINED> instruction: 0x96024479
    8a08:	ldrbtmi	r3, [sl], #-268	; 0xfffffef4
    8a0c:	mrscs	r9, (UNDEF: 19)
    8a10:	strtmi	r9, [r0], -r1
    8a14:	blx	fe446a16 <progname@@Base+0xfe4208ea>
    8a18:	rscscc	pc, pc, pc, asr #32
    8a1c:	svclt	0x0000e7de
    8a20:	andeq	r2, r0, r0, lsr #5
    8a24:	andeq	r2, r0, r8, asr #4
    8a28:	andeq	r2, r0, r6, lsl #5
    8a2c:			; <UNDEFINED> instruction: 0x4605b5f0
    8a30:	stmvs	r0, {r0, r2, r7, ip, sp, pc}
    8a34:			; <UNDEFINED> instruction: 0x460f4614
    8a38:	blx	fed44a44 <progname@@Base+0xfed1e918>
    8a3c:			; <UNDEFINED> instruction: 0x4621b198
    8a40:			; <UNDEFINED> instruction: 0xf0014606
    8a44:	ldmdblt	r0, {r0, r3, r7, r9, fp, ip, sp, lr, pc}
    8a48:	andlt	r2, r5, r0
    8a4c:			; <UNDEFINED> instruction: 0x4630bdf0
    8a50:			; <UNDEFINED> instruction: 0xf0014621
    8a54:	stmdacs	r0, {r0, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}
    8a58:	stmibvs	fp!, {r1, r2, r4, r5, r6, r7, r9, fp, ip, lr, pc}^
    8a5c:			; <UNDEFINED> instruction: 0xdc1a2b02
    8a60:	rscscc	pc, pc, pc, asr #32
    8a64:	stmibvs	fp!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    8a68:			; <UNDEFINED> instruction: 0xddf92b02
    8a6c:	andcs	r4, r5, #344064	; 0x54000
    8a70:			; <UNDEFINED> instruction: 0xf7fd4479
    8a74:	ldmdbmi	r4, {r4, r6, r7, r8, sl, fp, sp, lr, pc}
    8a78:	cmncs	r2, #20, 20	; 0x14000
    8a7c:	smlsdxls	r2, r9, r4, r4
    8a80:	ldrbtmi	r3, [sl], #-280	; 0xfffffee8
    8a84:	mrscs	r9, (UNDEF: 19)
    8a88:	strtmi	r9, [r8], -r1
    8a8c:	blx	1546a8e <progname@@Base+0x1520962>
    8a90:	rscscc	pc, pc, pc, asr #32
    8a94:	stmdbmi	lr, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    8a98:	andcs	r2, r0, r5, lsl #4
    8a9c:			; <UNDEFINED> instruction: 0xf7fd4479
    8aa0:	bmi	344190 <progname@@Base+0x31e064>
    8aa4:	cmncs	fp, #33554432	; 0x2000000
    8aa8:	smlsdxls	r3, sl, r4, r4
    8aac:	ldrmi	r2, [r4], -r3, lsl #2
    8ab0:	ldrcc	r4, [r8], #-2569	; 0xfffff5f7
    8ab4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    8ab8:	strtmi	r4, [r8], -r0
    8abc:	blx	f46abe <progname@@Base+0xf20992>
    8ac0:	svclt	0x0000e7ce
    8ac4:	andeq	r2, r0, r8, lsr #4
    8ac8:	ldrdeq	r2, [r0], -r0
    8acc:	andeq	r2, r0, lr, lsl #4
    8ad0:	andeq	r2, r0, r4, lsl r2
    8ad4:	andeq	r2, r0, r4, lsr #3
    8ad8:	ldrdeq	r2, [r0], -ip
    8adc:	mvnsmi	lr, #737280	; 0xb4000
    8ae0:	mrcmi	6, 2, r4, cr10, cr12, {0}
    8ae4:	svcmi	0x005ab087
    8ae8:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
    8aec:	ldrmi	r1, [r0], r0, ror #24
    8af0:	andeq	pc, r1, #4, 2
    8af4:			; <UNDEFINED> instruction: 0x463359f7
    8af8:	ldmdavs	fp!, {r2, r9, ip, pc}
    8afc:	subsle	r9, sl, r5, lsl #6
    8b00:	strmi	r6, [lr], -r8, lsr #17
    8b04:	blx	13c4b10 <progname@@Base+0x139e9e4>
    8b08:	suble	r2, r0, r0, lsl #16
    8b0c:	movwvc	pc, #1444	; 0x5a4	; <UNPREDICTABLE>
    8b10:	blx	fece2cc0 <progname@@Base+0xfecbcb94>
    8b14:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    8b18:	orrseq	lr, r2, #77824	; 0x13000
    8b1c:	ldrtmi	sp, [r1], -r3, asr #2
    8b20:			; <UNDEFINED> instruction: 0xf00168a8
    8b24:	bge	147428 <progname@@Base+0x1212fc>
    8b28:			; <UNDEFINED> instruction: 0xf0014641
    8b2c:	stmdacs	r0, {r0, r2, r6, r9, fp, ip, sp, lr, pc}
    8b30:	stmdavs	fp!, {r0, r3, r4, r6, r8, r9, fp, ip, lr, pc}^
    8b34:	strle	r0, [r8], #-1883	; 0xfffff8a5
    8b38:	bls	150b40 <progname@@Base+0x12aa14>
    8b3c:	addsmi	r6, sl, #3866624	; 0x3b0000
    8b40:	addhi	pc, r2, r0, asr #32
    8b44:	pop	{r0, r1, r2, ip, sp, pc}
    8b48:			; <UNDEFINED> instruction: 0xf04683f0
    8b4c:	strbmi	r0, [lr, #-2312]	; 0xfffff6f8
    8b50:			; <UNDEFINED> instruction: 0x4649d0f2
    8b54:			; <UNDEFINED> instruction: 0xf7ff4628
    8b58:	stmdacs	r0, {r0, r1, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    8b5c:	strbmi	sp, [r2], -ip, ror #1
    8b60:	strtmi	r4, [r8], -r9, asr #12
    8b64:			; <UNDEFINED> instruction: 0xf7ff1226
    8b68:	cdpcs	14, 0, cr15, cr11, cr11, {5}
    8b6c:	mcrcs	15, 0, fp, cr0, cr8, {0}
    8b70:			; <UNDEFINED> instruction: 0xf004d1e2
    8b74:	movwmi	r0, #13184	; 0x3380
    8b78:	rsclt	sp, r3, #-2147483593	; 0x80000037
    8b7c:	vst1.16	{d20-d22}, [r3], r2
    8b80:	strbmi	r6, [r9], -r0, lsl #6
    8b84:			; <UNDEFINED> instruction: 0xf7ff4628
    8b88:	strbne	pc, [r0, r9, lsr #31]	; <UNPREDICTABLE>
    8b8c:	stmdavs	fp!, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    8b90:	strble	r0, [r3], #-1946	; 0xfffff866
    8b94:			; <UNDEFINED> instruction: 0x46284631
    8b98:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    8b9c:	ble	fed52ba4 <progname@@Base+0xfed2ca78>
    8ba0:	rscscc	pc, pc, pc, asr #32
    8ba4:	strbmi	lr, [r2], -r9, asr #15
    8ba8:			; <UNDEFINED> instruction: 0x46284631
    8bac:	mcr2	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    8bb0:	adcsle	r2, r4, r0, lsl #16
    8bb4:	stmibvs	fp!, {r6, r7, r8, r9, sl, sp, lr, pc}^
    8bb8:			; <UNDEFINED> instruction: 0xddf12b02
    8bbc:	andcs	r4, r5, #606208	; 0x94000
    8bc0:	ldrbtmi	r2, [r9], #-0
    8bc4:	stc	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    8bc8:	strls	r4, [r2], #-2595	; 0xfffff5dd
    8bcc:	ldrbtmi	r2, [sl], #-890	; 0xfffffc86
    8bd0:	eorcc	r2, r4, #-1073741824	; 0xc0000000
    8bd4:	bmi	86d3dc <progname@@Base+0x8472b0>
    8bd8:	andls	r4, r1, sl, ror r4
    8bdc:			; <UNDEFINED> instruction: 0xf7fe4628
    8be0:	strtmi	pc, [r0], -fp, lsr #21
    8be4:	stmibvs	fp!, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    8be8:	vldrle	d18, [r9, #8]
    8bec:	andcs	r4, r5, #28, 18	; 0x70000
    8bf0:	ldcmi	0, cr2, [ip], {-0}
    8bf4:			; <UNDEFINED> instruction: 0xf7fd4479
    8bf8:	bmi	704038 <progname@@Base+0x6ddf0c>
    8bfc:			; <UNDEFINED> instruction: 0x9603447c
    8c00:			; <UNDEFINED> instruction: 0xf8cd2392
    8c04:	strtcc	r8, [r4], #-8
    8c08:	tstcs	r3, sl, ror r4
    8c0c:	andmi	lr, r0, sp, asr #19
    8c10:			; <UNDEFINED> instruction: 0xf7fe4628
    8c14:			; <UNDEFINED> instruction: 0xf04ffa91
    8c18:			; <UNDEFINED> instruction: 0xe78e30ff
    8c1c:	blcs	a33d0 <progname@@Base+0x7d2a4>
    8c20:	ldmdbmi	r2, {r1, r2, r3, r4, r5, r7, r8, sl, fp, ip, lr, pc}
    8c24:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8c28:	ldcl	7, cr15, [r4], #1012	; 0x3f4
    8c2c:	bmi	45b074 <progname@@Base+0x434f48>
    8c30:	ldrbtmi	r2, [r9], #-898	; 0xfffffc7e
    8c34:			; <UNDEFINED> instruction: 0x31249602
    8c38:	tstls	r0, sl, ror r4
    8c3c:	andls	r2, r1, r3, lsl #2
    8c40:			; <UNDEFINED> instruction: 0xf7fe4628
    8c44:			; <UNDEFINED> instruction: 0xe7abfa79
    8c48:	ldcl	7, cr15, [r2], #1012	; 0x3f4
    8c4c:	andeq	sp, r1, sl, lsl r4
    8c50:	strheq	r0, [r0], -ip
    8c54:	andeq	r2, r0, r2, lsl r1
    8c58:	andeq	r2, r0, lr, ror r0
    8c5c:	strheq	r2, [r0], -r8
    8c60:	andeq	r2, r0, r8, lsr r1
    8c64:	andeq	r2, r0, r0, asr r0
    8c68:	andeq	r2, r0, r8, lsl #1
    8c6c:	ldrdeq	r2, [r0], -r6
    8c70:	andeq	r2, r0, sl, lsl r0
    8c74:	andeq	r2, r0, r8, asr r0
    8c78:	bmi	1c1ba3c <progname@@Base+0x1bf5910>
    8c7c:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    8c80:	strdlt	r4, [ip], r0
    8c84:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    8c88:	stmdavs	r7, {r2, r9, sl, lr}^
    8c8c:	ldrdcc	pc, [r0], -r9
    8c90:	smuadeq	r2, r7, r0
    8c94:	andle	r9, pc, fp, lsl #6
    8c98:	ldmvs	pc, {r0, r1, r7, fp, sp, lr}^	; <UNPREDICTABLE>
    8c9c:	strcs	fp, [r0, -r7, ror #2]
    8ca0:	stmiavs	r3!, {r2, sp, lr, pc}
    8ca4:	ldmvs	fp, {r0, r8, r9, sl, ip, sp}^
    8ca8:	stmdble	r5, {r0, r1, r3, r4, r5, r7, r9, lr}
    8cac:			; <UNDEFINED> instruction: 0x46204639
    8cb0:	ldc2l	7, cr15, [r6, #1020]!	; 0x3fc
    8cb4:	rscsle	r2, r4, r0, lsl #16
    8cb8:			; <UNDEFINED> instruction: 0xf10d6a60
    8cbc:	strcs	r0, [r0, #-2090]	; 0xfffff7d6
    8cc0:	blcs	22fd4 <synonyms@@Base+0x3cc>
    8cc4:	strtmi	sp, [r9], -pc, rrx
    8cc8:			; <UNDEFINED> instruction: 0xf960f001
    8ccc:	rsble	r2, r5, r0, lsl #16
    8cd0:	blcs	26ce4 <progname@@Base+0xbb8>
    8cd4:	ldrtmi	sp, [r9], -r2, rrx
    8cd8:			; <UNDEFINED> instruction: 0xf7ff4620
    8cdc:	stmdacs	r0, {r0, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    8ce0:	addshi	pc, r1, r0
    8ce4:	ldrtmi	r4, [r9], -sl, lsr #12
    8ce8:			; <UNDEFINED> instruction: 0xf7ff4620
    8cec:	addlt	pc, r3, #1648	; 0x670
    8cf0:	svclt	0x000c0a19
    8cf4:	andcs	r2, r0, #268435456	; 0x10000000
    8cf8:	svclt	0x0008290b
    8cfc:	andeq	pc, r1, #66	; 0x42
    8d00:	subsle	r2, r9, r0, lsl #20
    8d04:	sbcseq	pc, pc, #3
    8d08:	bcs	657614 <progname@@Base+0x6314e8>
    8d0c:	sbcslt	sp, r8, #84, 16	; 0x540000
    8d10:	orrseq	pc, pc, r3
    8d14:	andseq	pc, sl, #1073741827	; 0x40000003
    8d18:	teqvs	r0, #64, 8	; 0x40000000	; <UNPREDICTABLE>
    8d1c:	andsne	pc, r4, sp, lsr #17
    8d20:	eorsvs	pc, r2, r0, lsl #9
    8d24:	andsne	pc, r6, sp, lsr #17
    8d28:	andsne	pc, r8, sp, lsr #17
    8d2c:	andsne	pc, sl, sp, lsr #17
    8d30:	andcc	pc, ip, sp, lsr #17
    8d34:	andscc	pc, r0, sp, lsr #17
    8d38:	andeq	pc, lr, sp, lsr #17
    8d3c:	andseq	pc, r2, sp, lsr #17
    8d40:			; <UNDEFINED> instruction: 0xf832e001
    8d44:	sbcslt	r3, fp, #3584	; 0xe00
    8d48:	movwvs	pc, #1091	; 0x443	; <UNPREDICTABLE>
    8d4c:	svccc	0x0002f822
    8d50:	mvnsle	r4, r2, asr #10
    8d54:	ldmvs	fp, {r0, r1, r5, r7, fp, sp, lr}^
    8d58:	strcs	fp, [r0], -r3, lsl #6
    8d5c:			; <UNDEFINED> instruction: 0x46204631
    8d60:	ldc2	7, cr15, [lr, #1020]	; 0x3fc
    8d64:			; <UNDEFINED> instruction: 0xb12eb1a8
    8d68:	ldrtmi	r4, [r1], -sl, lsr #12
    8d6c:			; <UNDEFINED> instruction: 0xf7ff4620
    8d70:	ldmdblt	r0!, {r0, r1, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
    8d74:	movweq	pc, #61446	; 0xf006	; <UNPREDICTABLE>
    8d78:	ldfeqd	f7, [r0], #-52	; 0xffffffcc
    8d7c:	ldrtmi	r4, [r1], -sl, lsr #12
    8d80:	movteq	lr, #15116	; 0x3b0c
    8d84:			; <UNDEFINED> instruction: 0xf8334620
    8d88:			; <UNDEFINED> instruction: 0xf7ff3c24
    8d8c:	stmdacs	r0, {r0, r1, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    8d90:	stmiavs	r3!, {r0, r2, r3, r6, r8, r9, fp, ip, lr, pc}
    8d94:	ldmvs	fp, {r0, r9, sl, ip, sp}^
    8d98:	bicsle	r4, pc, #-536870903	; 0xe0000009
    8d9c:	strcc	r6, [r1, #-2656]	; 0xfffff5a0
    8da0:	adcmi	r6, fp, #12779520	; 0xc30000
    8da4:	andcs	sp, r0, pc, lsl #17
    8da8:			; <UNDEFINED> instruction: 0xf8d99a0b
    8dac:	addsmi	r3, sl, #0
    8db0:	andlt	sp, ip, r0, asr #2
    8db4:			; <UNDEFINED> instruction: 0x87f0e8bd
    8db8:	ldmvs	fp, {r0, r1, r5, r7, fp, sp, lr}^
    8dbc:	svclt	0x00842b01
    8dc0:	blx	fe047644 <progname@@Base+0xfe021518>
    8dc4:	stmible	r9!, {r0, r9, sl, sp}^
    8dc8:			; <UNDEFINED> instruction: 0x46204631
    8dcc:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
    8dd0:	strtmi	fp, [sl], -r8, ror #2
    8dd4:			; <UNDEFINED> instruction: 0x46204631
    8dd8:	ldc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    8ddc:			; <UNDEFINED> instruction: 0x4653b938
    8de0:	ldrtmi	r4, [r1], -sl, lsr #12
    8de4:			; <UNDEFINED> instruction: 0xf7ff4620
    8de8:	stmdacs	r0, {r0, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    8dec:	stmiavs	r3!, {r0, r1, r2, r3, r4, r8, r9, fp, ip, lr, pc}
    8df0:	ldmvs	fp, {r0, r9, sl, ip, sp}^
    8df4:	mvnle	r4, #-536870903	; 0xe0000009
    8df8:	strcc	r6, [r1, #-2656]	; 0xfffff5a0
    8dfc:	adcmi	r6, fp, #12779520	; 0xc30000
    8e00:	svcge	0x0061f63f
    8e04:	stmibvs	r3!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    8e08:	vldrle	d2, [r0, #-8]
    8e0c:	andcs	r4, r5, #12, 18	; 0x30000
    8e10:			; <UNDEFINED> instruction: 0xf7fd4479
    8e14:	stmdbmi	fp, {sl, fp, sp, lr, pc}
    8e18:	mvncs	r4, #45056	; 0xb000
    8e1c:	teqcc	r0, r9, ror r4
    8e20:	tstls	r0, sl, ror r4
    8e24:	andls	r2, r1, r3, lsl #2
    8e28:			; <UNDEFINED> instruction: 0xf7fe4620
    8e2c:			; <UNDEFINED> instruction: 0xf04ff985
    8e30:			; <UNDEFINED> instruction: 0xe7b930ff
    8e34:	bl	fff46e30 <progname@@Base+0xfff20d04>
    8e38:	andeq	sp, r1, r8, lsl #5
    8e3c:	strheq	r0, [r0], -ip
    8e40:	andeq	r1, r0, r0, asr #30
    8e44:	andeq	r1, r0, r0, lsr lr
    8e48:	andeq	r1, r0, r0, ror lr
    8e4c:	stmdbvs	r0, {r3, r8, sl, ip, sp, pc}
    8e50:			; <UNDEFINED> instruction: 0xf8a8f001
    8e54:	svclt	0x00183000
    8e58:	stclt	0, cr2, [r8, #-4]
    8e5c:			; <UNDEFINED> instruction: 0x4605b570
    8e60:	stmdbvs	r0, {r2, r7, ip, sp, pc}
    8e64:			; <UNDEFINED> instruction: 0x460e4614
    8e68:			; <UNDEFINED> instruction: 0xf89cf001
    8e6c:	strmi	fp, [r3], -r8, asr #2
    8e70:	ldmib	r3, {r0, fp, sp, lr}^
    8e74:	andcs	r2, r0, r1, lsl #6
    8e78:	andne	lr, r0, #196, 18	; 0x310000
    8e7c:	andlt	r6, r4, r3, lsr #1
    8e80:	stmibvs	fp!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    8e84:	svclt	0x00d82b02
    8e88:	rscscc	pc, pc, pc, asr #32
    8e8c:	stmdbmi	sl, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    8e90:	sfmmi	f2, 4, [sl], {5}
    8e94:			; <UNDEFINED> instruction: 0xf7fd4479
    8e98:	bmi	283d98 <progname@@Base+0x25dc6c>
    8e9c:			; <UNDEFINED> instruction: 0x9602447c
    8ea0:	ldrbtmi	r2, [sl], #-801	; 0xfffffcdf
    8ea4:	stmib	sp, {r0, r1, r8, sp}^
    8ea8:	strtmi	r4, [r8], -r0
    8eac:			; <UNDEFINED> instruction: 0xf944f7fe
    8eb0:	rscscc	pc, pc, pc, asr #32
    8eb4:	svclt	0x0000e7e3
    8eb8:	andeq	r1, r0, r4, lsr #30
    8ebc:	ldrdeq	r1, [r0], -ip
    8ec0:	andeq	r1, r0, r2, asr #30
    8ec4:	bmi	7dbb44 <progname@@Base+0x7b5a18>
    8ec8:	ldrblt	r4, [r0, #1147]!	; 0x47b
    8ecc:	ldmpl	sp, {r0, r2, r7, ip, sp, pc}
    8ed0:	andcs	r4, ip, r6, lsl #12
    8ed4:	stmdavs	fp!, {r2, r3, r9, sl, lr}
    8ed8:			; <UNDEFINED> instruction: 0xf7fd9303
    8edc:	andls	lr, r2, lr, asr #23
    8ee0:	stmdavs	r7!, {r3, r7, r8, ip, sp, pc}
    8ee4:	ldmib	r4, {r0, r1, r9, sl, lr}^
    8ee8:	stmdbge	r2, {r0, sl, sp}
    8eec:	stmib	r3, {r4, r5, r8, fp, sp, lr}^
    8ef0:	addsvs	r7, ip, r0, lsl #4
    8ef4:			; <UNDEFINED> instruction: 0xf89af001
    8ef8:	bls	d0f00 <progname@@Base+0xaadd4>
    8efc:	addsmi	r6, sl, #2818048	; 0x2b0000
    8f00:	andlt	sp, r5, fp, lsl r1
    8f04:	ldmibvs	r3!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    8f08:	svclt	0x00d82b02
    8f0c:	rscscc	pc, pc, pc, asr #32
    8f10:	stmdbmi	sp, {r0, r1, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    8f14:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8f18:	bl	1f46f14 <progname@@Base+0x1f20de8>
    8f1c:	bmi	31b350 <progname@@Base+0x2f5224>
    8f20:	ldrbtmi	r2, [r9], #-818	; 0xfffffcce
    8f24:	ldrbtmi	r3, [sl], #-272	; 0xfffffef0
    8f28:	mrscs	r9, (UNDEF: 19)
    8f2c:	ldrtmi	r9, [r0], -r1
    8f30:			; <UNDEFINED> instruction: 0xf902f7fe
    8f34:	rscscc	pc, pc, pc, asr #32
    8f38:			; <UNDEFINED> instruction: 0xf7fde7df
    8f3c:	svclt	0x0000eb7a
    8f40:	andeq	sp, r1, ip, lsr r0
    8f44:	strheq	r0, [r0], -ip
    8f48:	strdeq	r1, [r0], -r2
    8f4c:	andeq	r1, r0, r6, asr lr
    8f50:			; <UNDEFINED> instruction: 0x00001ebe
    8f54:	ldrblt	r4, [r0, #2847]!	; 0xb1f
    8f58:	cfldrsmi	mvf4, [pc], {123}	; 0x7b
    8f5c:	strmi	fp, [r6], -r5, lsl #1
    8f60:	strmi	r2, [pc], -ip
    8f64:	ldmdbpl	ip, {r0, r2, r4, r9, sl, lr}
    8f68:	movwls	r6, #14371	; 0x3823
    8f6c:	bl	fe146f68 <progname@@Base+0xfe120e3c>
    8f70:	orrslt	r9, r0, r2
    8f74:	ldrtmi	r6, [r9], -sl, lsr #16
    8f78:	strvc	lr, [r1, #-2517]	; 0xfffff62b
    8f7c:	andvs	r4, r2, r3, lsl #12
    8f80:	ldmdbvs	r0!, {r1, r9, fp, sp, pc}
    8f84:	strvc	lr, [r1, #-2499]	; 0xfffff63d
    8f88:			; <UNDEFINED> instruction: 0xf816f001
    8f8c:	bls	d0f94 <progname@@Base+0xaae68>
    8f90:	addsmi	r6, sl, #2293760	; 0x230000
    8f94:	andlt	sp, r5, fp, lsl r1
    8f98:	ldmibvs	r3!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    8f9c:	svclt	0x00d82b02
    8fa0:	rscscc	pc, pc, pc, asr #32
    8fa4:	stmdbmi	sp, {r0, r1, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    8fa8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8fac:	bl	cc6fa8 <progname@@Base+0xca0e7c>
    8fb0:	bmi	31b3e4 <progname@@Base+0x2f52b8>
    8fb4:	ldrbtmi	r2, [r9], #-837	; 0xfffffcbb
    8fb8:	ldrbtmi	r3, [sl], #-288	; 0xfffffee0
    8fbc:	mrscs	r9, (UNDEF: 19)
    8fc0:	ldrtmi	r9, [r0], -r1
    8fc4:			; <UNDEFINED> instruction: 0xf8b8f7fe
    8fc8:	rscscc	pc, pc, pc, asr #32
    8fcc:			; <UNDEFINED> instruction: 0xf7fde7df
    8fd0:	svclt	0x0000eb30
    8fd4:	andeq	ip, r1, ip, lsr #31
    8fd8:	strheq	r0, [r0], -ip
    8fdc:	andeq	r1, r0, lr, asr r6
    8fe0:	andeq	r1, r0, r2, asr #27
    8fe4:	andeq	r1, r0, sl, lsr #28
    8fe8:			; <UNDEFINED> instruction: 0x4604b510
    8fec:	stmdbvs	r0, {r1, r7, ip, sp, pc}
    8ff0:			; <UNDEFINED> instruction: 0xfffef000
    8ff4:	andlt	fp, r2, r8, lsl #18
    8ff8:	stmibvs	r3!, {r4, r8, sl, fp, ip, sp, pc}^
    8ffc:	svclt	0x00d82b02
    9000:	rscscc	pc, pc, pc, asr #32
    9004:	stmdbmi	sl, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    9008:	andcs	r2, r0, r5, lsl #4
    900c:			; <UNDEFINED> instruction: 0xf7fd4479
    9010:	stmdbmi	r8, {r1, r8, r9, fp, sp, lr, pc}
    9014:	cmpcs	r7, #8, 20	; 0x8000
    9018:	teqcc	r0, r9, ror r4
    901c:	tstls	r0, sl, ror r4
    9020:	andls	r2, r1, r3, lsl #2
    9024:			; <UNDEFINED> instruction: 0xf7fe4620
    9028:			; <UNDEFINED> instruction: 0xf04ff887
    902c:			; <UNDEFINED> instruction: 0xe7e230ff
    9030:	andeq	r1, r0, r0, ror #27
    9034:	andeq	r1, r0, r0, ror #26
    9038:	andeq	r1, r0, r8, asr #27
    903c:	bmi	55bc94 <progname@@Base+0x535b68>
    9040:	ldrblt	r4, [r0, #1147]!	; 0x47b
    9044:	ldmpl	pc, {r0, r2, r7, ip, sp, pc}	; <UNPREDICTABLE>
    9048:	stmdavs	r4, {r1, r2, r3, r9, sl, lr}
    904c:	stmdavs	r9, {r0, r2, r9, sl, lr}
    9050:	vmvn.i16	d22, #203	; 0x00cb
    9054:	strtmi	r1, [r2], -r0, lsl #8
    9058:			; <UNDEFINED> instruction: 0xf0009303
    905c:			; <UNDEFINED> instruction: 0x4622feb1
    9060:	andls	r6, r0, r1, ror r8
    9064:			; <UNDEFINED> instruction: 0xf0004628
    9068:	strtmi	pc, [r2], -fp, lsr #29
    906c:			; <UNDEFINED> instruction: 0x900168b1
    9070:			; <UNDEFINED> instruction: 0xf0004628
    9074:	strbtmi	pc, [r9], -r5, lsr #29	; <UNPREDICTABLE>
    9078:	strtmi	r9, [r8], -r2
    907c:			; <UNDEFINED> instruction: 0xff22f7ff
    9080:	ldmdavs	fp!, {r0, r1, r9, fp, ip, pc}
    9084:			; <UNDEFINED> instruction: 0xd101429a
    9088:	ldcllt	0, cr11, [r0, #20]!
    908c:	b	ff447088 <progname@@Base+0xff420f5c>
    9090:	andeq	ip, r1, r4, asr #29
    9094:	strheq	r0, [r0], -ip
    9098:	stmiavs	r0, {r3, r8, sl, ip, sp, pc}^
    909c:			; <UNDEFINED> instruction: 0xff82f000
    90a0:	svclt	0x00183000
    90a4:	stclt	0, cr2, [r8, #-4]
    90a8:			; <UNDEFINED> instruction: 0x4605b530
    90ac:	strmi	fp, [ip], -r5, lsl #1
    90b0:	stmdavc	r9, {r6, r7, fp, sp, lr}
    90b4:			; <UNDEFINED> instruction: 0xff76f000
    90b8:			; <UNDEFINED> instruction: 0x4601b158
    90bc:	andvc	pc, r0, #1325400064	; 0x4f000000
    90c0:			; <UNDEFINED> instruction: 0xf7fd1c60
    90c4:	movwcs	lr, #2856	; 0xb28
    90c8:			; <UNDEFINED> instruction: 0xf8844618
    90cc:	andlt	r3, r5, r0, lsl #4
    90d0:	stmibvs	fp!, {r4, r5, r8, sl, fp, ip, sp, pc}^
    90d4:	svclt	0x00d82b02
    90d8:	rscscc	pc, pc, pc, asr #32
    90dc:	stmdbmi	sl, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    90e0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    90e4:	b	fe5c70e0 <progname@@Base+0xfe5a0fb4>
    90e8:	bmi	227174 <progname@@Base+0x201048>
    90ec:	stcmi	3, cr2, [r8], {32}
    90f0:	ldrbtmi	r9, [sl], #-258	; 0xfffffefe
    90f4:	tstcs	r3, ip, ror r4
    90f8:	andmi	lr, r0, sp, asr #19
    90fc:			; <UNDEFINED> instruction: 0xf7fe4628
    9100:			; <UNDEFINED> instruction: 0xf04ff81b
    9104:			; <UNDEFINED> instruction: 0xe7e230ff
    9108:	andeq	r1, r0, r2, ror #26
    910c:	andeq	r1, r0, sl, ror #26
    9110:	andeq	r1, r0, ip, lsr #26
    9114:	bmi	8dbda4 <progname@@Base+0x8b5c78>
    9118:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    911c:	ldmpl	lr, {r2, r7, ip, sp, pc}
    9120:	strmi	r4, [ip], -r5, lsl #12
    9124:	stmdavc	r9, {r6, r7, fp, sp, lr}
    9128:	movwls	r6, #14387	; 0x3833
    912c:			; <UNDEFINED> instruction: 0xff3af000
    9130:	tstlt	r8, r2
    9134:	b	18c7130 <progname@@Base+0x18a1004>
    9138:			; <UNDEFINED> instruction: 0xf7fd1c60
    913c:	stmdavc	r1!, {r2, r4, r5, r6, r9, fp, sp, lr, pc}
    9140:	andls	sl, r2, r2, lsl #20
    9144:			; <UNDEFINED> instruction: 0xf00068e8
    9148:	stmdacs	r0, {r0, r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    914c:	andcs	fp, r0, r8, lsr #31
    9150:	bls	ffd6c <progname@@Base+0xd9c40>
    9154:	addsmi	r6, sl, #3342336	; 0x330000
    9158:	andlt	sp, r4, pc, lsl r1
    915c:	stmdals	r2, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    9160:	b	134715c <progname@@Base+0x1321030>
    9164:	blcs	a3918 <progname@@Base+0x7d7ec>
    9168:			; <UNDEFINED> instruction: 0xf04fbfd8
    916c:	ldclle	0, cr3, [r0, #1020]!	; 0x3fc
    9170:	andcs	r4, r5, #212992	; 0x34000
    9174:	ldrbtmi	r2, [r9], #-0
    9178:	b	1347174 <progname@@Base+0x1321048>
    917c:	bmi	31b5b0 <progname@@Base+0x2f5484>
    9180:	ldrbtmi	r2, [r9], #-822	; 0xfffffcca
    9184:	ldrbtmi	r3, [sl], #-268	; 0xfffffef4
    9188:	mrscs	r9, (UNDEF: 19)
    918c:	strtmi	r9, [r8], -r1
    9190:			; <UNDEFINED> instruction: 0xffd2f7fd
    9194:	rscscc	pc, pc, pc, asr #32
    9198:			; <UNDEFINED> instruction: 0xf7fde7db
    919c:	svclt	0x0000ea4a
    91a0:	andeq	ip, r1, ip, ror #27
    91a4:	strheq	r0, [r0], -ip
    91a8:	muleq	r0, r2, r4
    91ac:	muleq	r0, lr, ip
    91b0:	ldrdeq	r1, [r0], -r6
    91b4:			; <UNDEFINED> instruction: 0x4604b510
    91b8:	stmiavs	r0, {r1, r7, ip, sp, pc}^
    91bc:			; <UNDEFINED> instruction: 0xff18f000
    91c0:	svclt	0x00a82800
    91c4:	blle	511cc <progname@@Base+0x2b0a0>
    91c8:	ldclt	0, cr11, [r0, #-8]
    91cc:	blcs	a3960 <progname@@Base+0x7d834>
    91d0:			; <UNDEFINED> instruction: 0xf04fbfd8
    91d4:	ldclle	0, cr3, [r7, #1020]!	; 0x3fc
    91d8:	andcs	r4, r5, #163840	; 0x28000
    91dc:	ldrbtmi	r2, [r9], #-0
    91e0:	b	6471dc <progname@@Base+0x6210b0>
    91e4:	bmi	25b60c <progname@@Base+0x2354e0>
    91e8:	ldrbtmi	r2, [r9], #-832	; 0xfffffcc0
    91ec:	ldrbtmi	r3, [sl], #-280	; 0xfffffee8
    91f0:	mrscs	r9, (UNDEF: 19)
    91f4:	strtmi	r9, [r0], -r1
    91f8:			; <UNDEFINED> instruction: 0xff9ef7fd
    91fc:	rscscc	pc, pc, pc, asr #32
    9200:	svclt	0x0000e7e2
    9204:	andeq	r1, r0, r6, lsl #25
    9208:	andeq	r1, r0, r6, lsr ip
    920c:	andeq	r1, r0, lr, ror #24
    9210:	eorsle	r2, r9, r0, lsl #16
    9214:	andcs	r6, r0, #8585216	; 0x830000
    9218:	mvnsmi	lr, sp, lsr #18
    921c:	strmi	r4, [r4], -sp, lsl #12
    9220:	ldrdvs	lr, [r3, -r0]
    9224:			; <UNDEFINED> instruction: 0x46906898
    9228:	adcvs	r6, r8, r7, lsr #16
    922c:	stmdavs	r3!, {r3, r4, r6, r7, fp, sp, lr}^
    9230:	movwvc	lr, #2501	; 0x9c5
    9234:	movwvc	lr, #10710	; 0x29d6
    9238:	ldrbtcs	pc, [lr], -r0, asr #4	; <UNPREDICTABLE>
    923c:	stmvs	fp, {r0, r1, r3, r5, r6, r7, r8, sp, lr}
    9240:	stmiavs	fp, {r0, r1, r3, r5, r6, r8, sp, lr}^
    9244:			; <UNDEFINED> instruction: 0x61a8612f
    9248:	rscvs	r6, sl, fp, lsr #4
    924c:			; <UNDEFINED> instruction: 0xf108e004
    9250:			; <UNDEFINED> instruction: 0xf5b80801
    9254:	andsle	r7, r4, r0, lsl #31
    9258:	strtmi	r4, [r0], -r1, asr #12
    925c:	blx	847262 <progname@@Base+0x821136>
    9260:	rscsle	r2, r4, r0, lsl #16
    9264:	andcs	r4, r0, #68157440	; 0x4100000
    9268:			; <UNDEFINED> instruction: 0xf1084620
    926c:			; <UNDEFINED> instruction: 0xf7ff0801
    9270:	adcsmi	pc, r0, #168960	; 0x29400
    9274:	stmiavs	fp!, {r1, r8, r9, sl, fp, ip, sp, pc}^
    9278:	rscvs	r3, fp, r1, lsl #6
    927c:	svcvc	0x0080f5b8
    9280:	andcs	sp, r0, sl, ror #3
    9284:	ldrhhi	lr, [r0, #141]!	; 0x8d
    9288:	rscscc	pc, pc, pc, asr #32
    928c:	svclt	0x00004770
    9290:	push	{r2, r5, r6, r8, r9, fp, lr}
    9294:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    9298:	addslt	r4, r1, r3, ror #24
    929c:	stmdbge	r6, {r3, r7, r9, sl, lr}
    92a0:	ldmdbpl	fp, {r1, r2, r4, r9, sl, lr}
    92a4:	ldmdavs	fp, {r0, r1, r8, r9, ip, pc}
    92a8:			; <UNDEFINED> instruction: 0xf7ff930f
    92ac:	stmdacs	r0, {r0, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    92b0:	adchi	pc, ip, r0, asr #5
    92b4:	andcs	r4, r5, #1523712	; 0x174000
    92b8:	svcge	0x00052000
    92bc:			; <UNDEFINED> instruction: 0x46054479
    92c0:	stmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    92c4:	mvnscs	r4, #368640	; 0x5a000
    92c8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    92cc:	strtmi	r9, [sl], r2, lsl #4
    92d0:	strbmi	r4, [r0], -r2, lsl #12
    92d4:	b	bc72d0 <progname@@Base+0xba11a4>
    92d8:	andcs	r4, r5, #1409024	; 0x158000
    92dc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    92e0:	ldmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    92e4:	orrvc	pc, r0, #1325400064	; 0x4f000000
    92e8:	strmi	r2, [r2], -r1, lsl #2
    92ec:			; <UNDEFINED> instruction: 0xf7fd4640
    92f0:	ldmdbmi	r1, {r1, r5, r9, fp, sp, lr, pc}^
    92f4:	strtmi	r2, [r8], -r5, lsl #4
    92f8:			; <UNDEFINED> instruction: 0xf7fd4479
    92fc:	blls	243934 <progname@@Base+0x21d808>
    9300:	strmi	r2, [r2], -r1, lsl #2
    9304:			; <UNDEFINED> instruction: 0xf7fd4640
    9308:	stmdbmi	ip, {r1, r2, r4, r9, fp, sp, lr, pc}^
    930c:	strtmi	r2, [r8], -r5, lsl #4
    9310:			; <UNDEFINED> instruction: 0xf7fd4479
    9314:	blls	28391c <progname@@Base+0x25d7f0>
    9318:	strmi	r2, [r2], -r1, lsl #2
    931c:			; <UNDEFINED> instruction: 0xf7fd4640
    9320:	stmdbmi	r7, {r1, r3, r9, fp, sp, lr, pc}^
    9324:	strtmi	r2, [r8], -r5, lsl #4
    9328:			; <UNDEFINED> instruction: 0xf7fd4479
    932c:	tstcs	r1, r4, ror r9
    9330:	strbmi	r4, [r0], -r2, lsl #12
    9334:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9338:			; <UNDEFINED> instruction: 0xf644463a
    933c:	ldrtmi	r3, [r0], -r7, asr #2
    9340:	andsge	pc, r4, sp, lsr #17
    9344:	andspl	pc, r6, sp, lsr #17
    9348:	ldmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    934c:	bllt	fee1ab64 <progname@@Base+0xfedf4a38>
    9350:			; <UNDEFINED> instruction: 0xf644463a
    9354:	ldrtmi	r3, [r0], -r6, asr #2
    9358:	movwvc	pc, #79	; 0x4f	; <UNPREDICTABLE>
    935c:	blx	fe187ba2 <progname@@Base+0xfe161a76>
    9360:	movwls	r9, #21252	; 0x5304
    9364:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    9368:	stmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    936c:	strcc	lr, [r1], #-3
    9370:	svcvc	0x0080f5b4
    9374:			; <UNDEFINED> instruction: 0x464ad052
    9378:	cmpcc	r7, r4, asr #12	; <UNPREDICTABLE>
    937c:	b	12dac44 <progname@@Base+0x12b4b18>
    9380:			; <UNDEFINED> instruction: 0xf8ad0304
    9384:			; <UNDEFINED> instruction: 0xf7fd3012
    9388:	stmdacs	r0, {r1, r4, r5, r6, r8, fp, sp, lr, pc}
    938c:	stccc	0, cr13, [r1], {239}	; 0xef
    9390:	ldrtmi	fp, [sl], -r4, ror #5
    9394:	cmpcc	r7, r4, asr #12	; <UNPREDICTABLE>
    9398:	vst1.8	{d20-d22}, [pc :256], r0
    939c:			; <UNDEFINED> instruction: 0x432c7300
    93a0:	andscc	pc, r2, sp, lsr #17
    93a4:	stmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    93a8:	strls	r4, [r0], #-1579	; 0xfffff9d5
    93ac:	strvc	pc, [r0, #1285]	; 0x505
    93b0:	tstcs	r1, r2, lsl #20
    93b4:			; <UNDEFINED> instruction: 0xf7fd4640
    93b8:			; <UNDEFINED> instruction: 0xf5b5e9be
    93bc:			; <UNDEFINED> instruction: 0xd1bb6f70
    93c0:	andcs	r4, r5, #32, 18	; 0x80000
    93c4:	ldrbtmi	r2, [r9], #-0
    93c8:	stmdb	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    93cc:	orrvc	pc, r0, #1325400064	; 0x4f000000
    93d0:	strmi	r2, [r2], -r1, lsl #2
    93d4:			; <UNDEFINED> instruction: 0xf7fd4640
    93d8:	ldmdbmi	fp, {r1, r2, r3, r5, r7, r8, fp, sp, lr, pc}
    93dc:	andcs	r2, r0, r5, lsl #4
    93e0:			; <UNDEFINED> instruction: 0xf7fd4479
    93e4:	vst2.8	{d30,d32}, [pc :64], r8
    93e8:	smlabbcs	r1, r0, r3, r7
    93ec:	strbmi	r4, [r0], -r2, lsl #12
    93f0:	stmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    93f4:	andcs	r4, r5, #344064	; 0x54000
    93f8:	ldrbtmi	r2, [r9], #-0
    93fc:	stmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9400:	tstcs	r1, fp, lsl #22
    9404:	strbmi	r4, [r0], -r2, lsl #12
    9408:	ldmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    940c:	bls	3f0020 <progname@@Base+0x3c9ef4>
    9410:	addsmi	r6, sl, #1769472	; 0x1b0000
    9414:	andslt	sp, r1, r4, lsl #2
    9418:	svchi	0x00f0e8bd
    941c:			; <UNDEFINED> instruction: 0xe7b824ff
    9420:	stmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9424:	andeq	ip, r1, lr, ror #24
    9428:	strheq	r0, [r0], -ip
    942c:	ldrdeq	r1, [r0], -ip
    9430:	andeq	r1, r0, sl, asr #25
    9434:	strdeq	r1, [r0], -r2
    9438:	andeq	r1, r0, r0, lsl ip
    943c:	andeq	r1, r0, r0, lsr ip
    9440:	andeq	r1, r0, ip, lsr ip
    9444:	andeq	r1, r0, r2, ror #23
    9448:	strdeq	r1, [r0], -ip
    944c:	andeq	r1, r0, r6, lsl #24
    9450:	svcmi	0x00f0e92d
    9454:			; <UNDEFINED> instruction: 0xf8df460f
    9458:	addlt	fp, r5, ip, asr r1
    945c:	ldrbtmi	r4, [fp], #2902	; 0xb56
    9460:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    9464:	ldrdhi	pc, [r0], -r3
    9468:	svceq	0x0000f1b8
    946c:	blmi	14fd5c0 <progname@@Base+0x14d7494>
    9470:			; <UNDEFINED> instruction: 0xf8df4606
    9474:	strcs	sl, [r0, #-332]	; 0xfffffeb4
    9478:			; <UNDEFINED> instruction: 0xf8cd447b
    947c:	ldrbtmi	fp, [sl], #12
    9480:	mul	r4, fp, r6
    9484:	eorle	r2, lr, r8, lsl #26
    9488:	strbmi	r3, [r5, #-1281]	; 0xfffffaff
    948c:	strtmi	sp, [r9], -r1, asr #32
    9490:			; <UNDEFINED> instruction: 0xf0004630
    9494:			; <UNDEFINED> instruction: 0x4604f97f
    9498:	rscsle	r2, r3, r0, lsl #16
    949c:	stmdbcs	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    94a0:	and	r2, r0, r0, lsl #8
    94a4:	strtmi	r3, [r9], -r1, lsl #8
    94a8:			; <UNDEFINED> instruction: 0xf0004630
    94ac:			; <UNDEFINED> instruction: 0x4622f973
    94b0:	adcmi	r4, r0, #42991616	; 0x2900000
    94b4:	stmible	r7!, {r4, r5, r9, sl, lr}^
    94b8:			; <UNDEFINED> instruction: 0xf99ef000
    94bc:	blcs	274d0 <progname@@Base+0x13a4>
    94c0:	strdls	sp, [r0], -r0
    94c4:	movweq	lr, #19017	; 0x4a49
    94c8:	tstcs	r1, r2, asr r6
    94cc:			; <UNDEFINED> instruction: 0xf7fd4638
    94d0:			; <UNDEFINED> instruction: 0xe7e7e932
    94d4:	vst4.8	{d25-d28}, [r4], r0
    94d8:	ldrbmi	r6, [sl], -r0, lsl #6
    94dc:	ldrtmi	r2, [r8], -r1, lsl #2
    94e0:	stmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    94e4:	tstcs	r0, r1, lsl #8
    94e8:			; <UNDEFINED> instruction: 0xf0004630
    94ec:			; <UNDEFINED> instruction: 0x4622f953
    94f0:	adcmi	r2, r0, #0, 2
    94f4:	svclt	0x008c4630
    94f8:	movwcs	r2, #769	; 0x301
    94fc:	svclt	0x00882c7f
    9500:	blcs	12108 <syms_size@@Base+0x6fdc>
    9504:			; <UNDEFINED> instruction: 0xf000d0c0
    9508:	stmdavc	r3, {r0, r1, r2, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    950c:	rscle	r2, r9, r0, lsl #22
    9510:			; <UNDEFINED> instruction: 0xf8dde7e0
    9514:	stmdbmi	fp!, {r2, r3, ip, sp, pc}
    9518:	andcs	r2, r0, r5, lsl #4
    951c:			; <UNDEFINED> instruction: 0xf7fd4479
    9520:	tstcs	r1, sl, ror r8
    9524:	ldrtmi	r4, [r8], -r2, lsl #12
    9528:	stmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    952c:			; <UNDEFINED> instruction: 0xf85b4b26
    9530:	ldmdavs	lr, {r0, r1, ip, sp}
    9534:	blmi	975c74 <progname@@Base+0x94fb48>
    9538:			; <UNDEFINED> instruction: 0xf8df2500
    953c:			; <UNDEFINED> instruction: 0xf85b8094
    9540:	ldrbtmi	r4, [r8], #3
    9544:	andcs	r3, r5, #4, 8	; 0x4000000
    9548:	andcs	r4, r0, r1, asr #12
    954c:			; <UNDEFINED> instruction: 0xf7fd3501
    9550:			; <UNDEFINED> instruction: 0xf854e862
    9554:			; <UNDEFINED> instruction: 0xf8543c04
    9558:	tstcs	r1, r8, lsl #22
    955c:	strmi	r9, [r2], -r0, lsl #4
    9560:			; <UNDEFINED> instruction: 0xf7fd4638
    9564:	adcsmi	lr, r5, #232, 16	; 0xe80000
    9568:	ldmdbmi	sl, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    956c:	andcs	r2, r0, r5, lsl #4
    9570:			; <UNDEFINED> instruction: 0xf7fd4479
    9574:	tstcs	r1, r0, asr r8
    9578:	ldrtmi	r4, [r8], -r2, lsl #12
    957c:	ldm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9580:			; <UNDEFINED> instruction: 0xf85b4b15
    9584:	stmdavs	fp!, {r0, r1, ip, lr}
    9588:			; <UNDEFINED> instruction: 0xf8dfb183
    958c:			; <UNDEFINED> instruction: 0x26018050
    9590:	stmdavs	r8!, {r3, r4, r5, r6, r7, sl, lr}^
    9594:	tstcs	r1, r2, asr #12
    9598:	vst1.8	{d15-d16}, [r0], r6
    959c:	strls	r4, [r0], #-1592	; 0xfffff9c8
    95a0:	stmia	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    95a4:	svccc	0x0008f855
    95a8:	mvnsle	r2, r0, lsl #22
    95ac:	pop	{r0, r2, ip, sp, pc}
    95b0:	svclt	0x00008ff0
    95b4:	andeq	ip, r1, r6, lsr #21
    95b8:	andeq	r0, r0, r4, ror #1
    95bc:	andeq	r1, r0, r4, asr #23
    95c0:			; <UNDEFINED> instruction: 0x00001bb2
    95c4:	andeq	r1, r0, r0, lsr fp
    95c8:	strdeq	r0, [r0], -r4
    95cc:	andeq	r0, r0, ip, asr #1
    95d0:	andeq	r1, r0, r6, lsr fp
    95d4:	andeq	r1, r0, r8, lsl fp
    95d8:	andeq	r0, r0, r8, asr #1
    95dc:	andeq	r1, r0, r0, lsr fp
    95e0:	tstcs	r0, r7, asr #22
    95e4:	push	{r0, r1, r2, r6, r9, fp, lr}
    95e8:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    95ec:	strmi	fp, [r7], -fp, lsl #1
    95f0:			; <UNDEFINED> instruction: 0x8114f8df
    95f4:	ldmpl	r8, {r0, r8, ip, pc}
    95f8:	stmdbmi	r4, {r3, r4, r5, r6, r7, sl, lr}^
    95fc:	andls	r4, r5, r4, asr #20
    9600:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    9604:	stmdbmi	r3, {r3, r8, ip, pc}^
    9608:	andshi	pc, ip, sp, asr #17
    960c:	andls	r4, r9, r9, ror r4
    9610:	ldmpl	fp, {r0, r1, r8, ip, pc}
    9614:	blmi	102e224 <progname@@Base+0x10080f8>
    9618:	movwls	r4, #17531	; 0x447b
    961c:	bls	daf30 <progname@@Base+0xb4e04>
    9620:	ldrtmi	r2, [r8], -r1, lsl #2
    9624:	stm	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9628:			; <UNDEFINED> instruction: 0xf7fd4640
    962c:			; <UNDEFINED> instruction: 0xf8dde85c
    9630:	stcls	0, cr11, [r2], {16}
    9634:	strtmi	r2, [lr], -r0, lsl #10
    9638:	stmibeq	ip, {r2, r8, ip, sp, lr, pc}^
    963c:	pkhtbmi	r4, r2, sp, asr #12
    9640:	bl	18166c <progname@@Base+0x15b540>
    9644:	ldrtmi	r0, [r9], -sl
    9648:	ldm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    964c:	strcc	r4, [ip], #-1630	; 0xfffff9a2
    9650:	andsle	r4, r0, r1, lsr #11
    9654:	ldrbmi	r6, [r2], -r5, ror #17
    9658:	strtmi	r4, [r8], -r1, asr #12
    965c:	ldm	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9660:	mvnsle	r2, r0, lsl #16
    9664:	bleq	85a84 <progname@@Base+0x5f958>
    9668:	rscle	r2, sl, r0, lsl #28
    966c:	eorcs	r4, ip, r9, lsr r6
    9670:	ldmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9674:	ldrtmi	lr, [r9], -r5, ror #15
    9678:			; <UNDEFINED> instruction: 0xf7fd207d
    967c:	blls	83844 <progname@@Base+0x5d718>
    9680:	blls	b64d4 <progname@@Base+0x903a8>
    9684:	cdpmi	13, 2, cr4, cr6, cr5, {1}
    9688:	streq	pc, [ip], #-259	; 0xfffffefd
    968c:			; <UNDEFINED> instruction: 0x8094f8df
    9690:	bleq	ff945aa4 <progname@@Base+0xff91f978>
    9694:			; <UNDEFINED> instruction: 0x9090f8df
    9698:	ldrbtmi	r4, [lr], #-1149	; 0xfffffb83
    969c:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    96a0:			; <UNDEFINED> instruction: 0xf854e001
    96a4:	andcs	r5, r9, #12, 24	; 0xc00
    96a8:			; <UNDEFINED> instruction: 0x46284631
    96ac:	stmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    96b0:	andcs	fp, r5, #88, 2
    96b4:	strtmi	r4, [r8], -r1, asr #12
    96b8:	stmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    96bc:	strtmi	fp, [fp], -r8, lsr #2
    96c0:	tstcs	r1, sl, asr #12
    96c4:			; <UNDEFINED> instruction: 0xf7fd4638
    96c8:	strcc	lr, [ip], #-2102	; 0xfffff7ca
    96cc:	mvnle	r4, ip, asr r5
    96d0:	bls	2702ec <progname@@Base+0x24a1c0>
    96d4:	addsmi	r6, sl, #1769472	; 0x1b0000
    96d8:	ldrtmi	sp, [r9], -pc, lsl #2
    96dc:	andlt	r2, fp, sl
    96e0:	svcmi	0x00f0e8bd
    96e4:	ldmdalt	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    96e8:	eorcs	r4, ip, r9, lsr r6
    96ec:	ldmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    96f0:			; <UNDEFINED> instruction: 0xf8dd2301
    96f4:	movwls	r8, #4128	; 0x1020
    96f8:			; <UNDEFINED> instruction: 0xf7fce790
    96fc:	svclt	0x0000ef9a
    9700:	andeq	ip, r1, sl, lsl r9
    9704:	strheq	r0, [r0], -ip
    9708:	andeq	r1, r0, r4, lsr fp
    970c:	andeq	r1, r0, r0, asr fp
    9710:	andeq	r0, r0, r8, ror #1
    9714:	andeq	r1, r0, ip, asr #22
    9718:	andeq	r1, r0, r0, lsr #22
    971c:	andeq	r1, r0, ip, lsr #21
    9720:	muleq	r0, r2, sl
    9724:			; <UNDEFINED> instruction: 0x00001ab4
    9728:			; <UNDEFINED> instruction: 0x00001abe
    972c:	ldrbtmi	r4, [r9], #-2311	; 0xfffff6f9
    9730:	bvs	35c78 <progname@@Base+0xfb4c>
    9734:	stmdale	r6, {r0, r4, fp, sp}
    9738:	bmi	152370 <progname@@Base+0x12c244>
    973c:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    9740:	ldmpl	r0, {r1, r3, r7, fp, ip, lr}^
    9744:	andcs	r4, r0, r0, ror r7
    9748:	svclt	0x00004770
    974c:	ldrdeq	ip, [r1], -r6
    9750:	andeq	r0, r0, r8, ror #1
    9754:			; <UNDEFINED> instruction: 0x4607b5f8
    9758:	strmi	r4, [lr], -fp, lsl #22
    975c:	strcs	r4, [r0, #-2571]	; 0xfffff5f5
    9760:	stmdami	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9764:	ldrbtmi	r5, [r8], #-2204	; 0xfffff764
    9768:	and	r3, r1, ip, lsl #8
    976c:	stceq	8, cr15, [ip], {84}	; 0x54
    9770:	strcc	r4, [ip], #-1585	; 0xfffff9cf
    9774:	svc	0x006ef7fc
    9778:	strcc	fp, [r1, #-288]	; 0xfffffee0
    977c:	mvnsle	r2, r2, lsl sp
    9780:	ldcllt	0, cr2, [r8, #4]!
    9784:	lfmlt	f6, 2, [r8, #244]!	; 0xf4
    9788:	andeq	ip, r1, r4, lsr #15
    978c:	andeq	r0, r0, r8, ror #1
    9790:	ldrdeq	r1, [r0], -lr
    9794:	stmdbcs	lr, {r0, r1, r4, r8, r9, fp, lr}
    9798:	stmdale	r5, {r0, r1, r3, r4, r5, r6, sl, lr}
    979c:	ldmpl	fp, {r1, r4, r9, fp, lr}
    97a0:	biceq	lr, r1, r3, lsl #22
    97a4:	ldrbmi	r6, [r0, -r8, asr #16]!
    97a8:	blcs	a3ebc <progname@@Base+0x7dd90>
    97ac:	andcs	sp, r0, r1, lsl #24
    97b0:	ldrblt	r4, [r0, #-1904]!	; 0xfffff890
    97b4:	stmdbmi	sp, {r2, r3, r9, sl, lr}
    97b8:	strmi	fp, [r5], -r4, lsl #1
    97bc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    97c0:			; <UNDEFINED> instruction: 0xf7fc2000
    97c4:	cdpmi	15, 0, cr14, cr10, cr8, {1}
    97c8:	orrscs	r4, r6, #40960	; 0xa000
    97cc:	strls	r4, [r2], #-1150	; 0xfffffb82
    97d0:	tstcs	r3, sl, ror r4
    97d4:	andvs	lr, r0, sp, asr #19
    97d8:			; <UNDEFINED> instruction: 0xf7fd4628
    97dc:	andcs	pc, r0, sp, lsr #25
    97e0:	ldcllt	0, cr11, [r0, #-16]!
    97e4:	andeq	ip, r1, ip, ror #14
    97e8:	ldrdeq	r0, [r0], -r8
    97ec:	andeq	r1, r0, r2, lsr #19
    97f0:	andeq	r1, r0, r4, lsr r9
    97f4:			; <UNDEFINED> instruction: 0x000019b8
    97f8:	addlt	fp, r4, r0, ror r5
    97fc:			; <UNDEFINED> instruction: 0x46064614
    9800:			; <UNDEFINED> instruction: 0xf7ff460d
    9804:	blmi	5c9728 <progname@@Base+0x5a35fc>
    9808:	cmplt	r0, fp, ror r4
    980c:	ldmpl	fp, {r0, r2, r4, r9, fp, lr}
    9810:	sbceq	lr, r5, #3072	; 0xc00
    9814:	adcmi	r6, r2, #5373952	; 0x520000
    9818:			; <UNDEFINED> instruction: 0xf853d905
    981c:			; <UNDEFINED> instruction: 0xf8533035
    9820:	andlt	r0, r4, r4, lsr #32
    9824:	ldmibvs	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    9828:	svclt	0x00d82b02
    982c:	ldclle	0, cr2, [r8]
    9830:	andcs	r4, r5, #212992	; 0x34000
    9834:	ldrbtmi	r2, [r9], #-0
    9838:	mcr	7, 7, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    983c:	strls	r4, [r3], #-2571	; 0xfffff5f5
    9840:	ldrbtmi	r2, [sl], #-932	; 0xfffffc5c
    9844:	tstcs	r3, r2, lsl #10
    9848:	bmi	25b0a0 <progname@@Base+0x234f74>
    984c:	ldrbtmi	r3, [sl], #-1040	; 0xfffffbf0
    9850:	andmi	lr, r0, sp, asr #19
    9854:			; <UNDEFINED> instruction: 0xf7fd4630
    9858:	andcs	pc, r0, pc, ror #24
    985c:	svclt	0x0000e7e1
    9860:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    9864:	ldrdeq	r0, [r0], -r8
    9868:	andeq	r1, r0, sl, asr r9
    986c:			; <UNDEFINED> instruction: 0x000018be
    9870:	andeq	r1, r0, sl, lsr r9
    9874:			; <UNDEFINED> instruction: 0xf7ffb508
    9878:			; <UNDEFINED> instruction: 0xb118ffbf
    987c:			; <UNDEFINED> instruction: 0x4008e8bd
    9880:	mcrlt	7, 6, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    9884:	svclt	0x0000bd08
    9888:	mcrne	4, 0, fp, cr10, cr0, {3}
    988c:	ldrbtmi	r4, [ip], #-3116	; 0xfffff3d4
    9890:			; <UNDEFINED> instruction: 0xf5b2db4a
    9894:	ble	82169c <progname@@Base+0x7fb570>
    9898:	vstrle	s5, [ip, #-508]	; 0xfffffe04
    989c:	stmdbcs	r8, {r0, r4, r9, ip}
    98a0:	stmdbcs	fp, {r1, r6, ip, lr, pc}
    98a4:	svclt	0x00084603
    98a8:	ldrdle	fp, [r1], -r2
    98ac:	teqle	lr, r0, lsl #18
    98b0:	andcs	r4, ip, r4, lsr #18
    98b4:	stmdapl	r1!, {r0, r1, r3, r4, r9, fp, sp, lr}^
    98b8:	movwne	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
    98bc:	cmplt	r0, r8, asr r8
    98c0:	addsmi	r6, r3, #10158080	; 0x9b0000
    98c4:	bne	ff4c098c <progname@@Base+0xff49a860>
    98c8:	sbceq	lr, r2, #0, 22
    98cc:	stmdavc	r3, {r4, r6, fp, sp, lr}
    98d0:	svclt	0x00082b00
    98d4:	ldcllt	0, cr2, [r0], #-0
    98d8:	vst4.16	{d4[1],d6[1],d8[1],d10[1]}, [r2 :64], r0
    98dc:	bcs	1fda2a4 <progname@@Base+0x1fb4178>
    98e0:	ldmdbmi	r8, {r0, r3, r5, r8, sl, fp, ip, lr, pc}
    98e4:	stmdapl	r4!, {r3, r4, r8, r9, fp, lr}^
    98e8:			; <UNDEFINED> instruction: 0xf104447b
    98ec:	stmdblt	fp!, {r3, r4, r6, r7, r9, sl}
    98f0:	adcsmi	r3, r4, #12, 8	; 0xc000000
    98f4:	stmdavs	r3!, {r3, r4, ip, lr, pc}^
    98f8:	rscsle	r2, r9, r0, lsl #22
    98fc:	ldmibcs	pc!, {r0, r5, r7, fp, sp, lr}^	; <UNPREDICTABLE>
    9900:	movwcc	sp, #36086	; 0x8cf6
    9904:			; <UNDEFINED> instruction: 0xf5b1e004
    9908:			; <UNDEFINED> instruction: 0xf1037f80
    990c:	rscle	r0, pc, r8, lsl #6
    9910:	stceq	8, cr15, [r8], {51}	; 0x33
    9914:	addsmi	r3, r0, #1073741824	; 0x40000000
    9918:			; <UNDEFINED> instruction: 0xf853d1f5
    991c:	stmdavc	r5, {r2, sl, fp}
    9920:	rscsle	r2, r0, r0, lsl #26
    9924:			; <UNDEFINED> instruction: 0x4770bc70
    9928:	ldcllt	0, cr2, [r0], #-0
    992c:	sbcslt	r4, r2, #112, 14	; 0x1c00000
    9930:			; <UNDEFINED> instruction: 0xf7ffbc70
    9934:	tstcs	r0, r1, ror #30
    9938:			; <UNDEFINED> instruction: 0xf7ffbc70
    993c:	svclt	0x0000bf5d
    9940:	andeq	ip, r1, r6, ror r6
    9944:	andeq	r0, r0, r8, ror #1
    9948:	andeq	r7, r1, r0, lsl r8
    994c:			; <UNDEFINED> instruction: 0xf7ffb508
    9950:			; <UNDEFINED> instruction: 0xb118ff9b
    9954:			; <UNDEFINED> instruction: 0x4008e8bd
    9958:	mcrlt	7, 3, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    995c:	svclt	0x0000bd08
    9960:	svcmi	0x00f0e92d
    9964:	blmi	ffcf5b90 <progname@@Base+0xffccfa64>
    9968:			; <UNDEFINED> instruction: 0xf8df4605
    996c:	strmi	fp, [ip], -ip, asr #7
    9970:			; <UNDEFINED> instruction: 0xf8df447b
    9974:	movwls	r8, #21448	; 0x53c8
    9978:	blmi	ffc5ad6c <progname@@Base+0xffc34c40>
    997c:	ldrbtmi	r4, [r8], #1681	; 0x691
    9980:	movwls	r4, #25723	; 0x647b
    9984:	svccc	0x00fff1b9
    9988:	andeq	pc, r5, #79	; 0x4f
    998c:			; <UNDEFINED> instruction: 0x46204659
    9990:	stmdavs	fp!, {r2, r8, r9, sl, fp, ip, sp, pc}
    9994:	stmdbne	r0, {r0, r1, r6, r7, r8, r9, ip, sp, lr, pc}
    9998:	mrc	7, 7, APSR_nzcv, cr8, cr12, {7}
    999c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    99a0:	andcs	sp, r6, #114	; 0x72
    99a4:	strtmi	r9, [r0], -r5, lsl #18
    99a8:	mrc	7, 7, APSR_nzcv, cr0, cr12, {7}
    99ac:	subsle	r2, r0, r0, lsl #16
    99b0:	smlattcs	ip, r4, sl, r4
    99b4:			; <UNDEFINED> instruction: 0xf1b96a2b
    99b8:			; <UNDEFINED> instruction: 0xf8580f01
    99bc:	blx	519ce <progname@@Base+0x2b8a2>
    99c0:	andls	r2, r7, #201326592	; 0xc000000
    99c4:			; <UNDEFINED> instruction: 0x7601e9d3
    99c8:	cdpcs	0, 15, cr13, cr15, cr13, {2}
    99cc:			; <UNDEFINED> instruction: 0xf44fbf98
    99d0:	ldmdale	r2, {r7, r9, fp, ip, sp, lr}
    99d4:			; <UNDEFINED> instruction: 0xf1c300f3
    99d8:	ldrmi	r0, [pc], #-772	; 99e0 <__snprintf_chk@plt+0x3230>
    99dc:	eorscc	pc, r6, r7, asr r8	; <UNPREDICTABLE>
    99e0:	ldrmi	r4, [r9], -r0, lsr #12
    99e4:	tstlt	r3, fp, lsl r8
    99e8:	ldcl	7, cr15, [r6, #1008]!	; 0x3f0
    99ec:	strcc	fp, [r1], -r8, ror #6
    99f0:	ldmle	r3!, {r1, r4, r5, r7, r8, sl, lr}^
    99f4:	svceq	0x0001f1b9
    99f8:	vst4.8	{d29-d32}, [pc :256], sl
    99fc:	strcs	r7, [r0], -r0, lsl #15
    9a00:	ldrtmi	r2, [r2], -r0, lsl #2
    9a04:			; <UNDEFINED> instruction: 0xf7ff4628
    9a08:			; <UNDEFINED> instruction: 0x4601fef7
    9a0c:			; <UNDEFINED> instruction: 0xf7fc4620
    9a10:	bicslt	lr, r0, r4, ror #27
    9a14:	adcsmi	r3, lr, #1048576	; 0x100000
    9a18:	vst4.<illegal width 64>	{d29,d31,d33,d35}, [pc :256], r2
    9a1c:	strcs	r7, [r1], -r0, lsl #15
    9a20:	beq	45b64 <progname@@Base+0x1fa38>
    9a24:	eor	fp, r5, r7, lsr #18
    9a28:	beq	85e58 <progname@@Base+0x5fd2c>
    9a2c:	eorle	r4, r1, r7, asr r5
    9a30:			; <UNDEFINED> instruction: 0x46524631
    9a34:			; <UNDEFINED> instruction: 0xf7ff4628
    9a38:			; <UNDEFINED> instruction: 0x4601fedf
    9a3c:			; <UNDEFINED> instruction: 0xf7fc4620
    9a40:	stmdacs	r0, {r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    9a44:	b	12be20c <progname@@Base+0x12980e0>
    9a48:	ldrtmi	r2, [r0], -r6, lsl #12
    9a4c:	pop	{r0, r3, ip, sp, pc}
    9a50:			; <UNDEFINED> instruction: 0x46028ff0
    9a54:	strtmi	r1, [r8], -r1, lsr #27
    9a58:			; <UNDEFINED> instruction: 0xff82f7ff
    9a5c:			; <UNDEFINED> instruction: 0xd1a70a03
    9a60:	ldrbvs	pc, [r0], -r0, asr #8	; <UNPREDICTABLE>
    9a64:	mrccs	7, 3, lr, cr15, cr1, {7}
    9a68:			; <UNDEFINED> instruction: 0xf04fbf98
    9a6c:	ldmible	r1!, {r7, r9, fp}
    9a70:	strb	r2, [r4, r0, lsl #15]
    9a74:	cfmadd32cs	mvax0, mvfx3, mvfx15, mvfx1
    9a78:	blmi	fecfdb20 <progname@@Base+0xfecd79f4>
    9a7c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9a80:			; <UNDEFINED> instruction: 0xf8533304
    9a84:			; <UNDEFINED> instruction: 0xe7cb7036
    9a88:	stclne	6, cr4, [r1, #-8]!
    9a8c:			; <UNDEFINED> instruction: 0xf7ff4628
    9a90:	beq	109834 <progname@@Base+0xe3708>
    9a94:			; <UNDEFINED> instruction: 0xf1b9d04a
    9a98:	sbcsle	r0, r6, r1, lsl #30
    9a9c:	stmdbls	r6, {r1, r2, r9, sp}
    9aa0:			; <UNDEFINED> instruction: 0xf7fc4620
    9aa4:	ldmdblt	r0!, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    9aa8:	stcne	6, cr4, [r1, #8]!
    9aac:			; <UNDEFINED> instruction: 0xf7ff4628
    9ab0:	beq	109814 <progname@@Base+0xe36e8>
    9ab4:	bmi	fe8fde0c <progname@@Base+0xfe8d7ce0>
    9ab8:	bvs	ad1ef0 <progname@@Base+0xaabdc4>
    9abc:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    9ac0:	movwcs	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
    9ac4:	ldmib	r3, {r0, r1, r2, r9, ip, pc}^
    9ac8:	ldrb	r7, [lr, -r1, lsl #12]!
    9acc:			; <UNDEFINED> instruction: 0x2600499f
    9ad0:	and	r4, r6, r9, ror r4
    9ad4:	cdpcs	6, 4, cr3, cr0, cr1, {0}
    9ad8:			; <UNDEFINED> instruction: 0xf858d00f
    9adc:			; <UNDEFINED> instruction: 0xf8533003
    9ae0:			; <UNDEFINED> instruction: 0x46201036
    9ae4:	ldcl	7, cr15, [r8, #-1008]!	; 0xfffffc10
    9ae8:	stmdacs	r0, {r0, r3, r4, r7, r8, r9, fp, lr}
    9aec:			; <UNDEFINED> instruction: 0xf858d1f2
    9af0:	bl	d5b04 <progname@@Base+0xaf9d8>
    9af4:	ldmdavs	ip, {r1, r2, r6, r7, r8, r9}^
    9af8:			; <UNDEFINED> instruction: 0xf1b9e744
    9afc:	andsle	r0, r8, r1, lsl #30
    9b00:			; <UNDEFINED> instruction: 0x26004994
    9b04:	ldrbtmi	r4, [r9], #-3988	; 0xfffff06c
    9b08:	and	r4, r5, pc, ror r4
    9b0c:	cdpcs	6, 6, cr3, cr0, cr1, {0}
    9b10:	biceq	lr, r6, #7168	; 0x1c00
    9b14:	ldmdavs	r9, {r0, r1, r2, r3, r4, r5, r6, ip, lr, pc}^
    9b18:			; <UNDEFINED> instruction: 0xf7fc4620
    9b1c:	stmdacs	r0, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    9b20:	stmibvs	fp!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    9b24:			; <UNDEFINED> instruction: 0xdc622b05
    9b28:	str	r3, [lr, r0, lsr #13]
    9b2c:	strvs	pc, [r0], -r0, asr #8
    9b30:			; <UNDEFINED> instruction: 0xf8d5e78b
    9b34:	movwcs	r8, #49184	; 0xc020
    9b38:	blx	f035e <progname@@Base+0xca232>
    9b3c:	ldmdavs	lr, {r3, r8, r9, sp}^
    9b40:	ldmvs	pc, {r1, r2, r5, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    9b44:	ldmdale	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp}
    9b48:			; <UNDEFINED> instruction: 0xf5c700ff
    9b4c:	ldrtmi	r6, [r7], #-1792	; 0xfffff900
    9b50:	strcc	lr, [r8], -r2
    9b54:			; <UNDEFINED> instruction: 0xd00942be
    9b58:			; <UNDEFINED> instruction: 0x46206871
    9b5c:	ldc	7, cr15, [ip, #-1008]!	; 0xfffffc10
    9b60:	mvnsle	r2, r0, lsl #16
    9b64:	vst1.32	{d8[0]}, [r6 :32], r6
    9b68:			; <UNDEFINED> instruction: 0xe76e4670
    9b6c:			; <UNDEFINED> instruction: 0xa01cf8dd
    9b70:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9b74:	andle	r4, r2, r8, asr #11
    9b78:	ldrdvs	pc, [r4], -sl
    9b7c:			; <UNDEFINED> instruction: 0xf109bb26
    9b80:			; <UNDEFINED> instruction: 0xf10a0901
    9b84:			; <UNDEFINED> instruction: 0xf1b90a0c
    9b88:	mvnsle	r0, r2, lsl pc
    9b8c:	blcs	a4340 <progname@@Base+0x7e214>
    9b90:			; <UNDEFINED> instruction: 0xf04fbfd8
    9b94:			; <UNDEFINED> instruction: 0xf77f36ff
    9b98:	ldmdbmi	r0!, {r3, r4, r6, r8, r9, sl, fp, sp, pc}^
    9b9c:	andcs	r2, r0, r5, lsl #4
    9ba0:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    9ba4:			; <UNDEFINED> instruction: 0xf7fc4479
    9ba8:	bmi	1b85088 <progname@@Base+0x1b5ef5c>
    9bac:	vst3.8	{d25-d27}, [pc], r2
    9bb0:	ldrbtmi	r7, [sl], #-956	; 0xfffffc44
    9bb4:	andscc	r2, r8, #-1073741824	; 0xc0000000
    9bb8:	bmi	1aae3c0 <progname@@Base+0x1a88294>
    9bbc:	andls	r4, r1, sl, ror r4
    9bc0:			; <UNDEFINED> instruction: 0xf7fd4628
    9bc4:			; <UNDEFINED> instruction: 0xe740fab9
    9bc8:	ldrdvc	pc, [r8], -sl
    9bcc:	ldmle	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp}^
    9bd0:			; <UNDEFINED> instruction: 0xf5c700ff
    9bd4:	ldrtmi	r6, [r7], #-1792	; 0xfffff900
    9bd8:	strcc	lr, [r8], -r2
    9bdc:	strhle	r4, [lr], #46	; 0x2e
    9be0:			; <UNDEFINED> instruction: 0x46206871
    9be4:	ldcl	7, cr15, [r8], #1008	; 0x3f0
    9be8:	mvnsle	r2, r0, lsl #16
    9bec:	ldmdbmi	lr, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    9bf0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9bf4:	stc	7, cr15, [lr, #-1008]	; 0xfffffc10
    9bf8:	bmi	175c170 <progname@@Base+0x1736044>
    9bfc:	cmpne	fp, #64, 4	; <UNPREDICTABLE>
    9c00:	strls	r4, [r2], #-1145	; 0xfffffb87
    9c04:	ldrbtmi	r3, [sl], #-280	; 0xfffffee8
    9c08:	mrscs	r9, (UNDEF: 22)
    9c0c:	strtmi	r9, [r8], -r1
    9c10:	blx	fe4c7c0c <progname@@Base+0xfe4a1ae0>
    9c14:	svcmi	0x0057e788
    9c18:	ldmdbmi	r7, {r9, sl, sp}^
    9c1c:	ldrbtmi	r4, [r9], #-1151	; 0xfffffb81
    9c20:	strbvc	pc, [r0, -r7, lsl #10]	; <UNPREDICTABLE>
    9c24:	strcc	lr, [r1], -r5
    9c28:	bl	1d55b0 <progname@@Base+0x1af484>
    9c2c:	andsle	r0, r7, r6, asr #7
    9c30:			; <UNDEFINED> instruction: 0x46206859
    9c34:	ldcl	7, cr15, [r0], {252}	; 0xfc
    9c38:	mvnsle	r2, r0, lsl #16
    9c3c:	blcs	1643f0 <progname@@Base+0x13e2c4>
    9c40:	svcge	0x0072f77f
    9c44:	andcs	r4, r5, #1261568	; 0x134000
    9c48:			; <UNDEFINED> instruction: 0xf7fc4479
    9c4c:	stmdbmi	ip, {r2, r5, r6, r7, sl, fp, sp, lr, pc}^
    9c50:	vpmax.s8	q10, q0, q6
    9c54:	ldrbtmi	r1, [r9], #-865	; 0xfffffc9f
    9c58:	tstcc	r8, r2, lsl #8
    9c5c:			; <UNDEFINED> instruction: 0xe7d3447a
    9c60:	strcs	r4, [r0], -r9, asr #30
    9c64:			; <UNDEFINED> instruction: 0xf507447f
    9c68:	and	r6, r2, r0, asr #15
    9c6c:	cdpcs	6, 6, cr3, cr0, cr1, {0}
    9c70:	bl	1fdcdc <progname@@Base+0x1d7bb0>
    9c74:	strtmi	r0, [r0], -r6, asr #7
    9c78:			; <UNDEFINED> instruction: 0xf7fc6859
    9c7c:	stmdacs	r0, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}
    9c80:	stmibvs	fp!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    9c84:			; <UNDEFINED> instruction: 0xf77f2b05
    9c88:	stmdbmi	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, sp, pc}^
    9c8c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9c90:	stcl	7, cr15, [r0], {252}	; 0xfc
    9c94:	bmi	fdc194 <progname@@Base+0xfb6068>
    9c98:	msrne	SPSR_sxc, #64, 4
    9c9c:	strls	r4, [r2], #-1145	; 0xfffffb87
    9ca0:	ldrbtmi	r3, [sl], #-280	; 0xfffffee8
    9ca4:	svcmi	0x003ce7b0
    9ca8:	ldrbtmi	r2, [pc], #-1536	; 9cb0 <__snprintf_chk@plt+0x3500>
    9cac:	ldrvs	pc, [r0, -r7, lsl #10]
    9cb0:	strcc	lr, [r1], -r2
    9cb4:	andsle	r2, r9, r0, ror #28
    9cb8:	biceq	lr, r6, #7168	; 0x1c00
    9cbc:	ldmdavs	r9, {r5, r9, sl, lr}^
    9cc0:	stc	7, cr15, [sl], {252}	; 0xfc
    9cc4:	mvnsle	r2, r0, lsl #16
    9cc8:	blcs	16447c <progname@@Base+0x13e350>
    9ccc:	svcge	0x002cf77f
    9cd0:	andcs	r4, r5, #819200	; 0xc8000
    9cd4:			; <UNDEFINED> instruction: 0xf7fc4479
    9cd8:	ldmdbmi	r1!, {r1, r2, r3, r4, r7, sl, fp, sp, lr, pc}
    9cdc:	vpmin.s8	d20, d0, d17
    9ce0:	ldrbtmi	r1, [r9], #-877	; 0xfffffc93
    9ce4:	tstcc	r8, r2, lsl #8
    9ce8:			; <UNDEFINED> instruction: 0xe78d447a
    9cec:	strcs	r4, [r0], -lr, lsr #30
    9cf0:			; <UNDEFINED> instruction: 0xf507447f
    9cf4:	and	r6, r3, r0, asr #14
    9cf8:	cdpcs	6, 6, cr3, cr0, cr1, {0}
    9cfc:	svcge	0x0046f43f
    9d00:	biceq	lr, r6, #7168	; 0x1c00
    9d04:	ldmdavs	r9, {r5, r9, sl, lr}^
    9d08:	stcl	7, cr15, [r6], #-1008	; 0xfffffc10
    9d0c:	mvnsle	r2, r0, lsl #16
    9d10:	blcs	1644c4 <progname@@Base+0x13e398>
    9d14:	svcge	0x0008f77f
    9d18:	andcs	r4, r5, #36, 18	; 0x90000
    9d1c:			; <UNDEFINED> instruction: 0xf7fc4479
    9d20:	stmdbmi	r3!, {r1, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    9d24:	vpmax.s8	d20, d0, d19
    9d28:	ldrbtmi	r1, [r9], #-883	; 0xfffffc8d
    9d2c:	tstcc	r8, r2, lsl #8
    9d30:			; <UNDEFINED> instruction: 0xe769447a
    9d34:	andeq	r1, r0, r8, ror r8
    9d38:	andeq	r1, r0, r8, ror #16
    9d3c:	andeq	ip, r1, r6, lsl #11
    9d40:	andeq	r1, r0, r8, ror #16
    9d44:	andeq	r0, r0, r8, ror #1
    9d48:	ldrdeq	r0, [r0], -r8
    9d4c:	strdeq	r1, [r0], -r4
    9d50:	andeq	r0, r0, ip, asr #1
    9d54:	andeq	r1, r0, sl, asr #13
    9d58:	strdeq	r7, [r1], -r0
    9d5c:	andeq	r1, r0, r4, asr #13
    9d60:	andeq	r1, r0, lr, asr #10
    9d64:	andeq	r1, r0, ip, asr #11
    9d68:	strdeq	r1, [r0], -lr
    9d6c:	andeq	r1, r0, r0, lsl #10
    9d70:	andeq	r1, r0, r2, lsl #11
    9d74:	ldrdeq	r7, [r1], -ip
    9d78:			; <UNDEFINED> instruction: 0x000015b2
    9d7c:	andeq	r1, r0, r0, asr #11
    9d80:	andeq	r1, r0, sl, lsr #9
    9d84:	andeq	r1, r0, ip, lsr #10
    9d88:	muleq	r1, r4, r4
    9d8c:	muleq	r0, r2, r5
    9d90:	andeq	r1, r0, r4, ror #8
    9d94:	andeq	r1, r0, r6, ror #9
    9d98:	andeq	r7, r1, lr, asr #8
    9d9c:	andeq	r1, r0, r4, ror #10
    9da0:	andeq	r1, r0, lr, lsl r4
    9da4:	andeq	r1, r0, r0, lsr #9
    9da8:	andeq	r7, r1, r8, lsl #8
    9dac:	andeq	r1, r0, r4, lsr r5
    9db0:	ldrdeq	r1, [r0], -r6
    9db4:	andeq	r1, r0, r8, asr r4
    9db8:			; <UNDEFINED> instruction: 0xf7ff2201
    9dbc:	svclt	0x0000bdd1
    9dc0:	mvnsmi	lr, #737280	; 0xb4000
    9dc4:	andcc	r4, r1, #24117248	; 0x1700000
    9dc8:	strtcs	lr, [r1], -pc, asr #20
    9dcc:	strmi	r4, [ip], -r0, lsl #13
    9dd0:	stmdavs	r5, {r1, r3, r8, r9, sl, fp, ip, sp, pc}
    9dd4:	vmvn.i32	d20, #-587202560	; 0xdd000000
    9dd8:	cfsh32cs	mvfx1, mvfx8, #0
    9ddc:	ldmdbcs	pc!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    9de0:			; <UNDEFINED> instruction: 0xf04fbfd4
    9de4:			; <UNDEFINED> instruction: 0xf04f0901
    9de8:	vldrle.16	s0, [r0, #-0]	; <UNPREDICTABLE>
    9dec:	svcpl	0x0080f5b1
    9df0:	vst4.32	{d13[0],d14[0],d15[0],d16[0]}, [r1 :64], r0
    9df4:	blcs	1fdabbc <progname@@Base+0x1fb4a90>
    9df8:	stccs	13, cr13, [r1, #-172]	; 0xffffff54
    9dfc:	svccs	0x0001d132
    9e00:	strcs	fp, [r0, #-3860]	; 0xfffff0ec
    9e04:	streq	pc, [r1, #-5]
    9e08:	vst2.8	{d11[0],d12[0]}, [r4]!
    9e0c:			; <UNDEFINED> instruction: 0x46204470
    9e10:	mvnshi	lr, #12386304	; 0xbd0000
    9e14:	rscsle	r2, sl, r0, lsl #26
    9e18:	strbmi	r4, [r0], -r1, lsr #12
    9e1c:	ldc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
    9e20:	stmdbeq	r1, {r0, r2, r5, r7, r8, ip, sp, lr, pc}
    9e24:			; <UNDEFINED> instruction: 0xf989fab9
    9e28:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    9e2c:	strmi	fp, [r1], -r8, lsr #2
    9e30:	strbmi	r4, [r0], -sl, lsr #12
    9e34:	ldc2	7, cr15, [r4, #1020]	; 0x3fc
    9e38:	cfmadd32cs	mvax0, mvfx4, mvfx11, mvfx4
    9e3c:			; <UNDEFINED> instruction: 0x2600bf14
    9e40:	streq	pc, [r1], -r9
    9e44:			; <UNDEFINED> instruction: 0xf5b4b93e
    9e48:	svclt	0x00b45f80
    9e4c:	strcs	r2, [r1, #-1280]	; 0xfffffb00
    9e50:			; <UNDEFINED> instruction: 0x461ce7d5
    9e54:	vst4.16	{d14[3],d15[3],d16[3],d17[3]}, [r4 :64], fp
    9e58:	blcs	fffdac20 <progname@@Base+0xfffb4af4>
    9e5c:			; <UNDEFINED> instruction: 0xf443bfd8
    9e60:			; <UNDEFINED> instruction: 0xe7f06430
    9e64:	ldc2	7, cr15, [r0, #-1020]	; 0xfffffc04
    9e68:	mvnle	r2, r0, lsl #16
    9e6c:	svclt	0x0000e7eb
    9e70:	tstle	ip, fp, lsl #20
    9e74:			; <UNDEFINED> instruction: 0xf0836803
    9e78:	vorr.i32	d16, #45056	; 0x0000b000
    9e7c:	ldmdbcs	pc!, {r8, r9, ip}^	; <UNPREDICTABLE>
    9e80:			; <UNDEFINED> instruction: 0xf043bfd8
    9e84:	cmplt	fp, r1, lsl #6
    9e88:	eorsvs	pc, r0, r1, asr #8
    9e8c:	vst4.16	{d4[1],d6[1],d8[1],d10[1]}, [r1 :64], r0
    9e90:	blcs	fffdac58 <progname@@Base+0xfffb4b2c>
    9e94:			; <UNDEFINED> instruction: 0xf443dc02
    9e98:			; <UNDEFINED> instruction: 0x47706030
    9e9c:	rscscc	pc, pc, #79	; 0x4f
    9ea0:	svclt	0x008ef7ff
    9ea4:	cfstr64ne	mvdx11, [sp], {112}	; 0x70
    9ea8:	ldmib	r0, {r2, r9, sl, lr}^
    9eac:	blx	4a2b6 <progname@@Base+0x2418a>
    9eb0:			; <UNDEFINED> instruction: 0xf7fcf105
    9eb4:	cmnlt	r0, r4, asr #23
    9eb8:	stmiavs	r0!, {r1, r2, r9, sl, lr}^
    9ebc:	tstcs	r0, r3, ror #16
    9ec0:	blx	10772 <syms_size@@Base+0x5646>
    9ec4:	blx	e1eda <progname@@Base+0xbbdae>
    9ec8:			; <UNDEFINED> instruction: 0xf7fcf202
    9ecc:	eorvs	lr, r6, lr, lsl ip
    9ed0:	andcs	r6, r0, r5, ror #1
    9ed4:			; <UNDEFINED> instruction: 0xf06fbd70
    9ed8:	ldcllt	0, cr0, [r0, #-44]!	; 0xffffffd4
    9edc:	ldrblt	fp, [r0, #-440]!	; 0xfffffe48
    9ee0:	strmi	r2, [r4], -r0, lsl #6
    9ee4:	ldrmi	r6, [r0], -r3, lsl #1
    9ee8:			; <UNDEFINED> instruction: 0x460e4615
    9eec:	bl	1bc7ee4 <progname@@Base+0x1ba1db8>
    9ef0:	rsbvs	r1, r6, fp, lsr #24
    9ef4:	svclt	0x001860e5
    9ef8:	stmdacs	r0, {r0, r8, r9, sp}
    9efc:	movwcs	fp, #3864	; 0xf18
    9f00:	blcs	21f88 <modifiers@@Base+0xedc>
    9f04:	andcs	fp, r0, ip, lsl #30
    9f08:	andeq	pc, fp, pc, rrx
    9f0c:			; <UNDEFINED> instruction: 0xf06fbd70
    9f10:			; <UNDEFINED> instruction: 0x47700015
    9f14:	ldrlt	fp, [r0, #-344]	; 0xfffffea8
    9f18:	stmdavs	r0, {r2, r9, sl, lr}
    9f1c:	bl	1bc7f14 <progname@@Base+0x1ba1de8>
    9f20:	ldrmi	r2, [r8], -r0, lsl #6
    9f24:	rsbvs	r6, r3, r3, lsr #32
    9f28:	rscvs	r6, r3, r3, lsr #1
    9f2c:			; <UNDEFINED> instruction: 0xf06fbd10
    9f30:			; <UNDEFINED> instruction: 0x47700015
    9f34:	stmdavs	r3, {r3, r5, r6, r8, ip, sp, pc}^
    9f38:	stmiavs	r2, {r8, sp}^
    9f3c:			; <UNDEFINED> instruction: 0x4604b510
    9f40:	vqdmulh.s<illegal width 8>	d15, d3, d2
    9f44:			; <UNDEFINED> instruction: 0xf7fc6800
    9f48:	movwcs	lr, #3040	; 0xbe0
    9f4c:	adcvs	r4, r3, r8, lsl r6
    9f50:			; <UNDEFINED> instruction: 0xf06fbd10
    9f54:			; <UNDEFINED> instruction: 0x47700015
    9f58:	stmiavs	r3, {r4, r5, r7, r8, ip, sp, pc}^
    9f5c:	ldmdble	r0, {r0, r1, r3, r7, r9, lr}
    9f60:	andcc	lr, r0, #208, 18	; 0x340000
    9f64:			; <UNDEFINED> instruction: 0xf101fb02
    9f68:	ldfplp	f3, [r8], {90}	; 0x5a
    9f6c:	mcrrne	9, 5, fp, r8, cr8	; <UNPREDICTABLE>
    9f70:	strmi	r4, [r3], #-1049	; 0xfffffbe7
    9f74:	and	r1, r2, r8, lsl #17
    9f78:	blcs	87fcc <progname@@Base+0x61ea0>
    9f7c:	addmi	fp, r3, #425984	; 0x68000
    9f80:	strdcs	sp, [r0], -sl
    9f84:	andcs	r4, r1, r0, ror r7
    9f88:	svclt	0x00004770
    9f8c:	stmiavs	r3, {r6, r8, ip, sp, pc}^
    9f90:	stmdble	r4, {r0, r1, r3, r7, r9, lr}
    9f94:	movweq	lr, #2512	; 0x9d0
    9f98:	andeq	pc, r1, r3, lsl #22
    9f9c:	andcs	r4, r0, r0, ror r7
    9fa0:	svclt	0x00004770
    9fa4:	stmiavs	r3, {r3, r4, r5, r8, ip, sp, pc}^
    9fa8:	stmdble	r3, {r0, r1, r3, r7, r9, lr}
    9fac:			; <UNDEFINED> instruction: 0xf8536803
    9fb0:	ldrbmi	r0, [r0, -r1, lsr #32]!
    9fb4:	ldrbmi	r2, [r0, -r0]!
    9fb8:	stmiavs	r3, {r3, r4, r5, r7, r8, ip, sp, pc}^
    9fbc:	addsmi	fp, r9, #112, 10	; 0x1c000000
    9fc0:	strmi	r4, [r4], -sp, lsl #12
    9fc4:	andle	r4, fp, #23068672	; 0x1600000
    9fc8:	ldrtmi	r6, [r1], -r2, ror #16
    9fcc:	blx	164056 <progname@@Base+0x13df2a>
    9fd0:			; <UNDEFINED> instruction: 0xf7fc0002
    9fd4:	stmiavs	r3!, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
    9fd8:	movwcc	r2, #4096	; 0x1000
    9fdc:	ldcllt	0, cr6, [r0, #-652]!	; 0xfffffd74
    9fe0:			; <UNDEFINED> instruction: 0xff60f7ff
    9fe4:	ble	ffbd3fec <progname@@Base+0xffbadec0>
    9fe8:			; <UNDEFINED> instruction: 0xf06fbd70
    9fec:			; <UNDEFINED> instruction: 0x47700015
    9ff0:	ldrlt	fp, [r8, #-448]!	; 0xfffffe40
    9ff4:	stmiavs	r3, {r0, r2, r3, r9, sl, lr}^
    9ff8:	addmi	r4, fp, #4, 12	; 0x400000
    9ffc:			; <UNDEFINED> instruction: 0xf7ffd90f
    a000:	stmdblt	r0, {r0, r1, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    a004:	stmdavs	r2!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    a008:	stmdavs	r0!, {r8, sp}
    a00c:	andeq	pc, r2, r5, lsl #22
    a010:	bl	1ec8008 <progname@@Base+0x1ea1edc>
    a014:	andcs	r6, r0, r3, lsr #17
    a018:	adcvs	r3, r3, r1, lsl #22
    a01c:			; <UNDEFINED> instruction: 0xf06fbd38
    a020:	ldclt	0, cr0, [r8, #-84]!	; 0xffffffac
    a024:	andseq	pc, r5, pc, rrx
    a028:	svclt	0x00004770
    a02c:			; <UNDEFINED> instruction: 0x4604b538
    a030:	andcc	lr, r2, #208, 18	; 0x340000
    a034:	addsmi	r4, r3, #13631488	; 0xd00000
    a038:	stmdavs	r2!, {r0, r1, r3, r9, ip, lr, pc}^
    a03c:	stmdavs	r0!, {r0, r3, r5, r9, sl, lr}
    a040:	andeq	pc, r2, r3, lsl #22
    a044:	b	ff84803c <progname@@Base+0xff821f10>
    a048:	andcs	r6, r0, r3, lsr #17
    a04c:	adcvs	r3, r3, r1, lsl #6
    a050:			; <UNDEFINED> instruction: 0x4619bd38
    a054:			; <UNDEFINED> instruction: 0xff26f7ff
    a058:	blle	ffe54060 <progname@@Base+0xffe2df34>
    a05c:	strb	r6, [ip, r3, lsr #17]!
    a060:	mvnsmi	lr, #737280	; 0xb4000
    a064:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    a068:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    a06c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    a070:	b	fe748068 <progname@@Base+0xfe721f3c>
    a074:	blne	1d9b270 <progname@@Base+0x1d75144>
    a078:	strhle	r1, [sl], -r6
    a07c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    a080:			; <UNDEFINED> instruction: 0xf8553401
    a084:	strbmi	r3, [sl], -r4, lsl #30
    a088:	ldrtmi	r4, [r8], -r1, asr #12
    a08c:	adcmi	r4, r6, #152, 14	; 0x2600000
    a090:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    a094:	svclt	0x000083f8
    a098:	strdeq	r6, [r1], -sl
    a09c:	strdeq	r6, [r1], -r0
    a0a0:	svclt	0x00004770

Disassembly of section .fini:

0000a0a4 <.fini>:
    a0a4:	push	{r3, lr}
    a0a8:	pop	{r3, pc}
