{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507386306974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507386306981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 07 16:25:06 2017 " "Processing started: Sat Oct 07 16:25:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507386306981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386306981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NIOS_II -c NIOS_II " "Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS_II -c NIOS_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386306981 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507386307430 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "processor.qsys " "Elaborating Qsys system entity \"processor.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386318123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:23 Progress: Loading NIOS_II/processor.qsys " "2017.10.07.16:25:23 Progress: Loading NIOS_II/processor.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386323418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:24 Progress: Reading input file " "2017.10.07.16:25:24 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386324231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:24 Progress: Adding altpll_0 \[altpll 15.1\] " "2017.10.07.16:25:24 Progress: Adding altpll_0 \[altpll 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386324365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:25 Progress: Parameterizing module altpll_0 " "2017.10.07.16:25:25 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386325993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:26 Progress: Adding clk_0 \[clock_source 15.1\] " "2017.10.07.16:25:26 Progress: Adding clk_0 \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386326001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:26 Progress: Parameterizing module clk_0 " "2017.10.07.16:25:26 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386326165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:26 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 15.1\] " "2017.10.07.16:25:26 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386326166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:26 Progress: Parameterizing module nios2_gen2_0 " "2017.10.07.16:25:26 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386326368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:26 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\] " "2017.10.07.16:25:26 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386326375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:26 Progress: Parameterizing module onchip_memory2_0 " "2017.10.07.16:25:26 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386326413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:26 Progress: Adding pio_0 \[altera_avalon_pio 15.1\] " "2017.10.07.16:25:26 Progress: Adding pio_0 \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386326414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:26 Progress: Parameterizing module pio_0 " "2017.10.07.16:25:26 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386326447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:26 Progress: Adding pio_1 \[altera_avalon_pio 15.1\] " "2017.10.07.16:25:26 Progress: Adding pio_1 \[altera_avalon_pio 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386326448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:26 Progress: Parameterizing module pio_1 " "2017.10.07.16:25:26 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386326448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:26 Progress: Adding spi_0 \[altera_avalon_spi 15.1\] " "2017.10.07.16:25:26 Progress: Adding spi_0 \[altera_avalon_spi 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386326452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:26 Progress: Parameterizing module spi_0 " "2017.10.07.16:25:26 Progress: Parameterizing module spi_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386326486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:26 Progress: Adding timer_0 \[altera_avalon_timer 15.1\] " "2017.10.07.16:25:26 Progress: Adding timer_0 \[altera_avalon_timer 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386326487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:26 Progress: Parameterizing module timer_0 " "2017.10.07.16:25:26 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386326531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:26 Progress: Adding uart_0 \[altera_avalon_uart 15.1\] " "2017.10.07.16:25:26 Progress: Adding uart_0 \[altera_avalon_uart 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386326534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:26 Progress: Parameterizing module uart_0 " "2017.10.07.16:25:26 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386326562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:26 Progress: Building connections " "2017.10.07.16:25:26 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386326563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:26 Progress: Parameterizing connections " "2017.10.07.16:25:26 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386326620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:26 Progress: Validating " "2017.10.07.16:25:26 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386326622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.07.16:25:27 Progress: Done reading input file " "2017.10.07.16:25:27 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386327649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Processor.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386328973 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit. " "Processor.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386328976 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit. " "Processor.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386328976 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit. " "Processor.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386328976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor: Generating processor \"processor\" for QUARTUS_SYNTH " "Processor: Generating processor \"processor\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386332620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0 " "Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386335128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1 " "Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386335148 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for uart_0:s1:dataavailable (dataavailable)\" " "Processor: \"No matching role found for uart_0:s1:dataavailable (dataavailable)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386337567 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processor: \"No matching role found for uart_0:s1:readyfordata (readyfordata)\" " "Processor: \"No matching role found for uart_0:s1:readyfordata (readyfordata)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386337567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"processor\" instantiated altpll \"altpll_0\" " "Altpll_0: \"processor\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386341869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"processor\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"processor\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386342354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'processor_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'processor_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386342359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec D:/programy/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/programy/quartusprimelite/quartus/bin64/perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processor_onchip_memory2_0 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0003_onchip_memory2_0_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0003_onchip_memory2_0_gen//processor_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec D:/programy/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/programy/quartusprimelite/quartus/bin64/perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processor_onchip_memory2_0 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0003_onchip_memory2_0_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0003_onchip_memory2_0_gen//processor_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386342368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'processor_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'processor_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386342575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"processor\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"processor\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386342579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'processor_pio_0' " "Pio_0: Starting RTL generation for module 'processor_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386342582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec D:/programy/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/programy/quartusprimelite/quartus/bin64/perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_pio_0 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0004_pio_0_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0004_pio_0_gen//processor_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec D:/programy/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/programy/quartusprimelite/quartus/bin64/perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_pio_0 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0004_pio_0_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0004_pio_0_gen//processor_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386342583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'processor_pio_0' " "Pio_0: Done RTL generation for module 'processor_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386342774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"processor\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"processor\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386342776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Starting RTL generation for module 'processor_pio_1' " "Pio_1: Starting RTL generation for module 'processor_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386342779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1:   Generation command is \[exec D:/programy/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/programy/quartusprimelite/quartus/bin64/perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_pio_1 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0005_pio_1_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0005_pio_1_gen//processor_pio_1_component_configuration.pl  --do_build_sim=0  \] " "Pio_1:   Generation command is \[exec D:/programy/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/programy/quartusprimelite/quartus/bin64/perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_pio_1 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0005_pio_1_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0005_pio_1_gen//processor_pio_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386342779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Done RTL generation for module 'processor_pio_1' " "Pio_1: Done RTL generation for module 'processor_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386342974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: \"processor\" instantiated altera_avalon_pio \"pio_1\" " "Pio_1: \"processor\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386342976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: Starting RTL generation for module 'processor_spi_0' " "Spi_0: Starting RTL generation for module 'processor_spi_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386342979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0:   Generation command is \[exec D:/programy/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/programy/quartusprimelite/quartus/bin64/perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=processor_spi_0 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0006_spi_0_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0006_spi_0_gen//processor_spi_0_component_configuration.pl  --do_build_sim=0  \] " "Spi_0:   Generation command is \[exec D:/programy/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/programy/quartusprimelite/quartus/bin64/perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=processor_spi_0 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0006_spi_0_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0006_spi_0_gen//processor_spi_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386342980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: Done RTL generation for module 'processor_spi_0' " "Spi_0: Done RTL generation for module 'processor_spi_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386343283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: \"processor\" instantiated altera_avalon_spi \"spi_0\" " "Spi_0: \"processor\" instantiated altera_avalon_spi \"spi_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386343286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'processor_timer_0' " "Timer_0: Starting RTL generation for module 'processor_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386343289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec D:/Programy/QuartusPrimeLite/quartus/bin64//perl/bin/perl.exe -I D:/Programy/QuartusPrimeLite/quartus/bin64//perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=processor_timer_0 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0007_timer_0_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0007_timer_0_gen//processor_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec D:/Programy/QuartusPrimeLite/quartus/bin64//perl/bin/perl.exe -I D:/Programy/QuartusPrimeLite/quartus/bin64//perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=processor_timer_0 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0007_timer_0_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0007_timer_0_gen//processor_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386343289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'processor_timer_0' " "Timer_0: Done RTL generation for module 'processor_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386343540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"processor\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"processor\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386343543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'processor_uart_0' " "Uart_0: Starting RTL generation for module 'processor_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386343546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec D:/programy/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/programy/quartusprimelite/quartus/bin64/perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=processor_uart_0 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0008_uart_0_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0008_uart_0_gen//processor_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec D:/programy/quartusprimelite/quartus/bin64/perl/bin/perl.exe -I D:/programy/quartusprimelite/quartus/bin64/perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/common -I D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/programy/quartusprimelite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=processor_uart_0 --dir=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0008_uart_0_gen/ --quartus_dir=D:/programy/quartusprimelite/quartus --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0008_uart_0_gen//processor_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386343547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'processor_uart_0' " "Uart_0: Done RTL generation for module 'processor_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386343981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"processor\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"processor\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386343984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386347294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386347556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386347820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386348107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386348375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386348663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386348926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386349202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"processor\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"processor\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386351794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"processor\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"processor\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386351810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"processor\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"processor\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386351812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'processor_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'processor_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386351826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/Programy/QuartusPrimeLite/quartus/bin64//eperlcmd.exe -I D:/Programy/QuartusPrimeLite/quartus/bin64//perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/programy/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/programy/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/programy/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/programy/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=processor_nios2_gen2_0_cpu --dir=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0011_cpu_gen/ --quartus_bindir=D:/Programy/QuartusPrimeLite/quartus/bin64/ --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0011_cpu_gen//processor_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/Programy/QuartusPrimeLite/quartus/bin64//eperlcmd.exe -I D:/Programy/QuartusPrimeLite/quartus/bin64//perl/lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/europa -I D:/programy/quartusprimelite/quartus/sopc_builder/bin/perl_lib -I D:/programy/quartusprimelite/quartus/sopc_builder/bin -I D:/programy/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/programy/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/programy/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/programy/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/programy/quartusprimelite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=processor_nios2_gen2_0_cpu --dir=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0011_cpu_gen/ --quartus_bindir=D:/Programy/QuartusPrimeLite/quartus/bin64/ --verilog --config=C:/Users/Przemek/AppData/Local/Temp/alt7446_4137538011996582138.dir/0011_cpu_gen//processor_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386351826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.07 16:25:52 (*) Starting Nios II generation " "Cpu: # 2017.10.07 16:25:52 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.07 16:25:52 (*)   Checking for plaintext license. " "Cpu: # 2017.10.07 16:25:52 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.07 16:25:52 (*)   Couldn't query license setup in Quartus directory D:/Programy/QuartusPrimeLite/quartus/bin64/ " "Cpu: # 2017.10.07 16:25:52 (*)   Couldn't query license setup in Quartus directory D:/Programy/QuartusPrimeLite/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.07 16:25:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2017.10.07 16:25:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.07 16:25:52 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2017.10.07 16:25:52 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.07 16:25:52 (*)   Plaintext license not found. " "Cpu: # 2017.10.07 16:25:52 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.07 16:25:52 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2017.10.07 16:25:52 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.07 16:25:52 (*)   Elaborating CPU configuration settings " "Cpu: # 2017.10.07 16:25:52 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.07 16:25:52 (*)   Creating all objects for CPU " "Cpu: # 2017.10.07 16:25:52 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.07 16:25:53 (*)   Generating RTL from CPU objects " "Cpu: # 2017.10.07 16:25:53 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.07 16:25:53 (*)   Creating plain-text RTL " "Cpu: # 2017.10.07 16:25:53 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.07 16:25:55 (*) Done Nios II generation " "Cpu: # 2017.10.07 16:25:55 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'processor_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'processor_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\" " "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\" " "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\" " "Nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386355667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386356310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386356317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor: Done \"processor\" with 33 modules, 49 files " "Processor: Done \"processor\" with 33 modules, 49 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386356318 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "processor.qsys " "Finished elaborating Qsys system entity \"processor.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386357340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "db/ip/processor/processor.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/processor/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/processor/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/processor/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/processor/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processor/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/processor/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357468 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/processor/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/processor/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/processor/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/processor/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/processor/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/processor/submodules/altera_reset_controller.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/processor/submodules/altera_reset_synchronizer.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/processor/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/processor/submodules/processor_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_altpll_0_dffpipe_l2c " "Found entity 1: processor_altpll_0_dffpipe_l2c" {  } { { "db/ip/processor/submodules/processor_altpll_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357487 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_altpll_0_stdsync_sv6 " "Found entity 2: processor_altpll_0_stdsync_sv6" {  } { { "db/ip/processor/submodules/processor_altpll_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357487 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_altpll_0_altpll_kr22 " "Found entity 3: processor_altpll_0_altpll_kr22" {  } { { "db/ip/processor/submodules/processor_altpll_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357487 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_altpll_0 " "Found entity 4: processor_altpll_0" {  } { { "db/ip/processor/submodules/processor_altpll_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_altpll_0.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_irq_mapper " "Found entity 1: processor_irq_mapper" {  } { { "db/ip/processor/submodules/processor_irq_mapper.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0 " "Found entity 1: processor_mm_interconnect_0" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_avalon_st_adapter " "Found entity 1: processor_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_demux " "Found entity 1: processor_mm_interconnect_0_cmd_demux" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_demux_001 " "Found entity 1: processor_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_mux " "Found entity 1: processor_mm_interconnect_0_cmd_mux" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_mux_001 " "Found entity 1: processor_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_router.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507386357512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_router.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507386357512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_router_default_decode " "Found entity 1: processor_mm_interconnect_0_router_default_decode" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_router.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357513 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_router " "Found entity 2: processor_mm_interconnect_0_router" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_router.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_router_001.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507386357515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_router_001.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507386357515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_router_001_default_decode " "Found entity 1: processor_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_router_001.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357516 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_router_001 " "Found entity 2: processor_mm_interconnect_0_router_001" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_router_001.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_router_002.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507386357518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_router_002.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507386357518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_router_002_default_decode " "Found entity 1: processor_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_router_002.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357520 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_router_002 " "Found entity 2: processor_mm_interconnect_0_router_002" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_router_002.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_router_003.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507386357521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_router_003.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507386357521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_router_003_default_decode " "Found entity 1: processor_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_router_003.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357522 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_router_003 " "Found entity 2: processor_mm_interconnect_0_router_003" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_router_003.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_demux_001 " "Found entity 1: processor_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_demux_003 " "Found entity 1: processor_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_demux_003.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_mux " "Found entity 1: processor_mm_interconnect_0_rsp_mux" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_mux_001 " "Found entity 1: processor_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_gen2_0 " "Found entity 1: processor_nios2_gen2_0" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: processor_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357553 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: processor_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357553 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: processor_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357553 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: processor_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357553 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: processor_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357553 ""} { "Info" "ISGN_ENTITY_NAME" "6 processor_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: processor_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357553 ""} { "Info" "ISGN_ENTITY_NAME" "7 processor_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: processor_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357553 ""} { "Info" "ISGN_ENTITY_NAME" "8 processor_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: processor_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357553 ""} { "Info" "ISGN_ENTITY_NAME" "9 processor_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: processor_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357553 ""} { "Info" "ISGN_ENTITY_NAME" "10 processor_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: processor_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357553 ""} { "Info" "ISGN_ENTITY_NAME" "11 processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357553 ""} { "Info" "ISGN_ENTITY_NAME" "12 processor_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: processor_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357553 ""} { "Info" "ISGN_ENTITY_NAME" "13 processor_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: processor_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357553 ""} { "Info" "ISGN_ENTITY_NAME" "14 processor_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: processor_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357553 ""} { "Info" "ISGN_ENTITY_NAME" "15 processor_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: processor_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357553 ""} { "Info" "ISGN_ENTITY_NAME" "16 processor_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: processor_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357553 ""} { "Info" "ISGN_ENTITY_NAME" "17 processor_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: processor_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357553 ""} { "Info" "ISGN_ENTITY_NAME" "18 processor_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: processor_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357553 ""} { "Info" "ISGN_ENTITY_NAME" "19 processor_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: processor_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357553 ""} { "Info" "ISGN_ENTITY_NAME" "20 processor_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: processor_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357553 ""} { "Info" "ISGN_ENTITY_NAME" "21 processor_nios2_gen2_0_cpu " "Found entity 21: processor_nios2_gen2_0_cpu" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: processor_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: processor_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: processor_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_gen2_0_cpu_test_bench " "Found entity 1: processor_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_onchip_memory2_0 " "Found entity 1: processor_onchip_memory2_0" {  } { { "db/ip/processor/submodules/processor_onchip_memory2_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_pio_0 " "Found entity 1: processor_pio_0" {  } { { "db/ip/processor/submodules/processor_pio_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_pio_1 " "Found entity 1: processor_pio_1" {  } { { "db/ip/processor/submodules/processor_pio_1.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_spi_0 " "Found entity 1: processor_spi_0" {  } { { "db/ip/processor/submodules/processor_spi_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/submodules/processor_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_timer_0 " "Found entity 1: processor_timer_0" {  } { { "db/ip/processor/submodules/processor_timer_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/processor/submodules/processor_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_uart_0_tx " "Found entity 1: processor_uart_0_tx" {  } { { "db/ip/processor/submodules/processor_uart_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357584 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_uart_0_rx_stimulus_source " "Found entity 2: processor_uart_0_rx_stimulus_source" {  } { { "db/ip/processor/submodules/processor_uart_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_uart_0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357584 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_uart_0_rx " "Found entity 3: processor_uart_0_rx" {  } { { "db/ip/processor/submodules/processor_uart_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_uart_0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357584 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_uart_0_regs " "Found entity 4: processor_uart_0_regs" {  } { { "db/ip/processor/submodules/processor_uart_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_uart_0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357584 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_uart_0 " "Found entity 5: processor_uart_0" {  } { { "db/ip/processor/submodules/processor_uart_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_uart_0.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386357584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386357584 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_spi_0.v(401) " "Verilog HDL or VHDL warning at processor_spi_0.v(401): conditional expression evaluates to a constant" {  } { { "db/ip/processor/submodules/processor_spi_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_spi_0.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1507386357610 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507386357683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_altpll_0 processor_altpll_0:altpll_0 " "Elaborating entity \"processor_altpll_0\" for hierarchy \"processor_altpll_0:altpll_0\"" {  } { { "db/ip/processor/processor.v" "altpll_0" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386357715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_altpll_0_stdsync_sv6 processor_altpll_0:altpll_0\|processor_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"processor_altpll_0_stdsync_sv6\" for hierarchy \"processor_altpll_0:altpll_0\|processor_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/processor/submodules/processor_altpll_0.v" "stdsync2" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_altpll_0.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386357720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_altpll_0_dffpipe_l2c processor_altpll_0:altpll_0\|processor_altpll_0_stdsync_sv6:stdsync2\|processor_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"processor_altpll_0_dffpipe_l2c\" for hierarchy \"processor_altpll_0:altpll_0\|processor_altpll_0_stdsync_sv6:stdsync2\|processor_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/processor/submodules/processor_altpll_0.v" "dffpipe3" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386357725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_altpll_0_altpll_kr22 processor_altpll_0:altpll_0\|processor_altpll_0_altpll_kr22:sd1 " "Elaborating entity \"processor_altpll_0_altpll_kr22\" for hierarchy \"processor_altpll_0:altpll_0\|processor_altpll_0_altpll_kr22:sd1\"" {  } { { "db/ip/processor/submodules/processor_altpll_0.v" "sd1" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_altpll_0.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386357731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0 processor_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"processor_nios2_gen2_0\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/processor/processor.v" "nios2_gen2_0" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386357739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu " "Elaborating entity \"processor_nios2_gen2_0_cpu\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0.v" "cpu" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386357749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_test_bench processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_test_bench:the_processor_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"processor_nios2_gen2_0_cpu_test_bench\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_test_bench:the_processor_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_test_bench" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386357875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_register_bank_a_module processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"processor_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "processor_nios2_gen2_0_cpu_register_bank_a" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386357889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386357934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386357951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386357951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386357951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386357951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386357951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386357951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386357951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386357951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386357951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386357951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386357951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386357951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386357951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386357951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386357951 ""}  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507386357951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386358004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386358004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_a_module:processor_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programy/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_register_bank_b_module processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_b_module:processor_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"processor_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_register_bank_b_module:processor_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "processor_nios2_gen2_0_cpu_register_bank_b" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_debug processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386358081 ""}  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507386358081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_break processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_break:the_processor_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_break:the_processor_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_xbrk processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_xbrk:the_processor_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_xbrk:the_processor_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_dbrk processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_dbrk:the_processor_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_dbrk:the_processor_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_itrace processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_itrace:the_processor_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_itrace:the_processor_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_dtrace processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_dtrace:the_processor_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_dtrace:the_processor_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_td_mode processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_dtrace:the_processor_nios2_gen2_0_cpu_nios2_oci_dtrace\|processor_nios2_gen2_0_cpu_nios2_oci_td_mode:processor_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_dtrace:the_processor_nios2_gen2_0_cpu_nios2_oci_dtrace\|processor_nios2_gen2_0_cpu_nios2_oci_td_mode:processor_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "processor_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_fifo processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_fifo:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_fifo:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_fifo:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo\|processor_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_processor_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_fifo:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo\|processor_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_processor_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_fifo:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo\|processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_fifo:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo\|processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_fifo:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo\|processor_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_fifo:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo\|processor_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_processor_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_pib processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_pib:the_processor_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_pib:the_processor_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_oci_im processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_im:the_processor_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_im:the_processor_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_avalon_reg processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_avalon_reg:the_processor_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_nios2_ocimem processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"processor_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_ociram_sp_ram_module processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem\|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"processor_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem\|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "processor_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem\|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem\|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem\|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem\|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem\|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem\|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386358277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386358277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386358277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386358277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386358277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386358277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386358277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386358277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386358277 ""}  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507386358277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qk21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qk21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qk21 " "Found entity 1: altsyncram_qk21" {  } { { "db/altsyncram_qk21.tdf" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/altsyncram_qk21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386358342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386358342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qk21 processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem\|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk21:auto_generated " "Elaborating entity \"altsyncram_qk21\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_ocimem:the_processor_nios2_gen2_0_cpu_nios2_ocimem\|processor_nios2_gen2_0_cpu_ociram_sp_ram_module:processor_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programy/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_debug_slave_wrapper processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"processor_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "the_processor_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_debug_slave_tck processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"processor_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|processor_nios2_gen2_0_cpu_debug_slave_tck:the_processor_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_processor_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_gen2_0_cpu_debug_slave_sysclk processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"processor_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|processor_nios2_gen2_0_cpu_debug_slave_sysclk:the_processor_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_processor_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" "processor_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386358442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386358442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386358442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386358442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386358442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386358442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386358442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386358442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386358442 ""}  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507386358442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/programy/quartusprimelite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358444 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/programy/quartusprimelite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/programy/quartusprimelite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386358958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_debug_slave_wrapper:the_processor_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:processor_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/programy/quartusprimelite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_onchip_memory2_0 processor_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"processor_onchip_memory2_0\" for hierarchy \"processor_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/processor/processor.v" "onchip_memory2_0" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor/submodules/processor_onchip_memory2_0.v" "the_altsyncram" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_onchip_memory2_0.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/processor/submodules/processor_onchip_memory2_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_onchip_memory2_0.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386359058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386359058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386359058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386359058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386359058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386359058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386359058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386359058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386359058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386359058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386359058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507386359058 ""}  } { { "db/ip/processor/submodules/processor_onchip_memory2_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_onchip_memory2_0.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507386359058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5j81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5j81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5j81 " "Found entity 1: altsyncram_5j81" {  } { { "db/altsyncram_5j81.tdf" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/altsyncram_5j81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386359115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386359115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5j81 processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5j81:auto_generated " "Elaborating entity \"altsyncram_5j81\" for hierarchy \"processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5j81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programy/quartusprimelite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_pio_0 processor_pio_0:pio_0 " "Elaborating entity \"processor_pio_0\" for hierarchy \"processor_pio_0:pio_0\"" {  } { { "db/ip/processor/processor.v" "pio_0" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_pio_1 processor_pio_1:pio_1 " "Elaborating entity \"processor_pio_1\" for hierarchy \"processor_pio_1:pio_1\"" {  } { { "db/ip/processor/processor.v" "pio_1" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_spi_0 processor_spi_0:spi_0 " "Elaborating entity \"processor_spi_0\" for hierarchy \"processor_spi_0:spi_0\"" {  } { { "db/ip/processor/processor.v" "spi_0" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_timer_0 processor_timer_0:timer_0 " "Elaborating entity \"processor_timer_0\" for hierarchy \"processor_timer_0:timer_0\"" {  } { { "db/ip/processor/processor.v" "timer_0" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_uart_0 processor_uart_0:uart_0 " "Elaborating entity \"processor_uart_0\" for hierarchy \"processor_uart_0:uart_0\"" {  } { { "db/ip/processor/processor.v" "uart_0" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_uart_0_tx processor_uart_0:uart_0\|processor_uart_0_tx:the_processor_uart_0_tx " "Elaborating entity \"processor_uart_0_tx\" for hierarchy \"processor_uart_0:uart_0\|processor_uart_0_tx:the_processor_uart_0_tx\"" {  } { { "db/ip/processor/submodules/processor_uart_0.v" "the_processor_uart_0_tx" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_uart_0.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_uart_0_rx processor_uart_0:uart_0\|processor_uart_0_rx:the_processor_uart_0_rx " "Elaborating entity \"processor_uart_0_rx\" for hierarchy \"processor_uart_0:uart_0\|processor_uart_0_rx:the_processor_uart_0_rx\"" {  } { { "db/ip/processor/submodules/processor_uart_0.v" "the_processor_uart_0_rx" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_uart_0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_uart_0_rx_stimulus_source processor_uart_0:uart_0\|processor_uart_0_rx:the_processor_uart_0_rx\|processor_uart_0_rx_stimulus_source:the_processor_uart_0_rx_stimulus_source " "Elaborating entity \"processor_uart_0_rx_stimulus_source\" for hierarchy \"processor_uart_0:uart_0\|processor_uart_0_rx:the_processor_uart_0_rx\|processor_uart_0_rx_stimulus_source:the_processor_uart_0_rx_stimulus_source\"" {  } { { "db/ip/processor/submodules/processor_uart_0.v" "the_processor_uart_0_rx_stimulus_source" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_uart_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_uart_0_regs processor_uart_0:uart_0\|processor_uart_0_regs:the_processor_uart_0_regs " "Elaborating entity \"processor_uart_0_regs\" for hierarchy \"processor_uart_0:uart_0\|processor_uart_0_regs:the_processor_uart_0_regs\"" {  } { { "db/ip/processor/submodules/processor_uart_0.v" "the_processor_uart_0_regs" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_uart_0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0 processor_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"processor_mm_interconnect_0\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/processor/processor.v" "mm_interconnect_0" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "uart_0_s1_translator" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "pio_0_s1_translator" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 1502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/processor/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 1543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 1709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router:router " "Elaborating entity \"processor_mm_interconnect_0_router\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router:router\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "router" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 2475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_default_decode processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router:router\|processor_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_router_default_decode\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router:router\|processor_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_001 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"processor_mm_interconnect_0_router_001\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "router_001" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 2491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_001_default_decode processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_001:router_001\|processor_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_router_001_default_decode\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_001:router_001\|processor_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_002 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"processor_mm_interconnect_0_router_002\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "router_002" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 2507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_002_default_decode processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_002:router_002\|processor_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_router_002_default_decode\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_002:router_002\|processor_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_003 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"processor_mm_interconnect_0_router_003\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "router_003" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 2523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_003_default_decode processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_003:router_003\|processor_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_router_003_default_decode\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_003:router_003\|processor_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_cmd_demux processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"processor_mm_interconnect_0_cmd_demux\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "cmd_demux" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_cmd_demux_001 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"processor_mm_interconnect_0_cmd_demux_001\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 2701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_cmd_mux processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"processor_mm_interconnect_0_cmd_mux\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "cmd_mux" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 2724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/processor/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_cmd_mux_001 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"processor_mm_interconnect_0_cmd_mux_001\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 2741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_rsp_demux_001 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"processor_mm_interconnect_0_rsp_demux_001\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 2889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_rsp_demux_003 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"processor_mm_interconnect_0_rsp_demux_003\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "rsp_demux_003" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_rsp_mux processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"processor_mm_interconnect_0_rsp_mux\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "rsp_mux" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 3056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/processor/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_rsp_mux_001 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"processor_mm_interconnect_0_rsp_mux_001\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 3079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "crosser" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 3113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/processor/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386359977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/processor/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386360004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_avalon_st_adapter processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"processor_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0.v" 3176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386360012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386360018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_irq_mapper processor_irq_mapper:irq_mapper " "Elaborating entity \"processor_irq_mapper\" for hierarchy \"processor_irq_mapper:irq_mapper\"" {  } { { "db/ip/processor/processor.v" "irq_mapper" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386360033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/processor/processor.v" "rst_controller" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386360037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/processor/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386360043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/processor/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386360047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/processor/processor.v" "rst_controller_001" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386360050 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1507386361377 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.10.07.16:26:06 Progress: Loading sld325d2f22/alt_sld_fab_wrapper_hw.tcl " "2017.10.07.16:26:06 Progress: Loading sld325d2f22/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386366559 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386369119 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386369275 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386371243 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386371277 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386371312 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386371369 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386371373 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386371373 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1507386372047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld325d2f22/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld325d2f22/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld325d2f22/alt_sld_fab.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/sld325d2f22/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386372194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386372194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386372231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386372231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386372233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386372233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386372254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386372254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386372303 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386372303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386372303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/sld325d2f22/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507386372330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386372330 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1507386375257 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/processor/submodules/processor_spi_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_spi_0.v" 242 -1 0 } } { "db/ip/processor/submodules/processor_spi_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_spi_0.v" 131 -1 0 } } { "db/ip/processor/submodules/processor_uart_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_uart_0.v" 44 -1 0 } } { "db/ip/processor/submodules/processor_spi_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_spi_0.v" 252 -1 0 } } { "db/ip/processor/submodules/processor_uart_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_uart_0.v" 60 -1 0 } } { "db/ip/processor/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_master_agent.sv" 277 -1 0 } } { "db/ip/processor/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/processor/submodules/altera_reset_synchronizer.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/processor/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 3025 -1 0 } } { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 4022 -1 0 } } { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 3644 -1 0 } } { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 2252 -1 0 } } { "db/ip/processor/submodules/processor_uart_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_uart_0.v" 42 -1 0 } } { "db/ip/processor/submodules/processor_uart_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_uart_0.v" 43 -1 0 } } { "db/ip/processor/submodules/processor_timer_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_timer_0.v" 166 -1 0 } } { "db/ip/processor/submodules/processor_altpll_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_altpll_0.v" 243 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1507386375375 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1507386375375 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386376284 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "51 " "51 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1507386377824 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/output_files/NIOS_II.map.smsg " "Generated suppressed messages file D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/output_files/NIOS_II.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386378122 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1507386378765 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507386378765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2382 " "Implemented 2382 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1507386379055 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1507386379055 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2225 " "Implemented 2225 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1507386379055 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1507386379055 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1507386379055 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1507386379055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "926 " "Peak virtual memory: 926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507386379136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 07 16:26:19 2017 " "Processing ended: Sat Oct 07 16:26:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507386379136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507386379136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:28 " "Total CPU time (on all processors): 00:02:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507386379136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507386379136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1507386384665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507386384672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 07 16:26:24 2017 " "Processing started: Sat Oct 07 16:26:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507386384672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1507386384672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NIOS_II -c NIOS_II " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NIOS_II -c NIOS_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1507386384672 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1507386384771 ""}
{ "Info" "0" "" "Project  = NIOS_II" {  } {  } 0 0 "Project  = NIOS_II" 0 0 "Fitter" 0 0 1507386384772 ""}
{ "Info" "0" "" "Revision = NIOS_II" {  } {  } 0 0 "Revision = NIOS_II" 0 0 "Fitter" 0 0 1507386384772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1507386384937 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NIOS_II 10M08DAF256C8GES " "Selected device 10M08DAF256C8GES for design \"NIOS_II\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1507386384962 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1507386384994 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1507386384994 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "processor_altpll_0:altpll_0\|processor_altpll_0_altpll_kr22:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"processor_altpll_0:altpll_0\|processor_altpll_0_altpll_kr22:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "processor_altpll_0:altpll_0\|processor_altpll_0_altpll_kr22:sd1\|wire_pll7_clk\[0\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for processor_altpll_0:altpll_0\|processor_altpll_0_altpll_kr22:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/processor/submodules/processor_altpll_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_altpll_0.v" 151 -1 0 } } { "" "" { Generic "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/" { { 0 { 0 ""} 0 2212 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1507386385050 ""}  } { { "db/ip/processor/submodules/processor_altpll_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_altpll_0.v" 151 -1 0 } } { "" "" { Generic "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/" { { 0 { 0 ""} 0 2212 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1507386385050 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1507386385135 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1507386385140 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF256C8G " "Device 10M08DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1507386385439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DAF256C8G " "Device 10M04DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1507386385439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF256C8G " "Device 10M16DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1507386385439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF256C8G " "Device 10M25DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1507386385439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF256C8GES " "Device 10M50DAF256C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1507386385439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF256C8G " "Device 10M50DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1507386385439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF256C8G " "Device 10M40DAF256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1507386385439 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1507386385439 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ F8 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location F8" {  } { { "d:/programy/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programy/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/" { { 0 { 0 ""} 0 6545 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1507386385446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "d:/programy/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programy/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/" { { 0 { 0 ""} 0 6547 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1507386385446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ F7 " "Pin ~ALTERA_nSTATUS~ is reserved at location F7" {  } { { "d:/programy/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programy/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/" { { 0 { 0 ""} 0 6549 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1507386385446 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E7 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E7" {  } { { "d:/programy/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programy/quartusprimelite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/" { { 0 { 0 ""} 0 6551 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1507386385446 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1507386385446 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1507386385446 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1507386385446 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1507386385446 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1507386385446 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1507386385448 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1507386385497 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507386386499 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1507386386499 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507386386499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507386386499 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1507386386499 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1507386386499 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'd:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1507386386516 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1507386386520 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'd:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1507386386526 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|hbreak_enabled clk_clk " "Register processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1507386386557 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1507386386557 "|processor|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1507386386557 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1507386386557 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1507386386588 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1507386386588 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1507386386588 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1507386386588 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1507386386588 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1507386386589 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1507386386589 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1507386386589 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1507386386589 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1507386386589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN L3 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node clk_clk~input (placed in PIN L3 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507386386864 ""}  } { { "db/ip/processor/processor.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/" { { 0 { 0 ""} 0 6522 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507386386864 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor_altpll_0:altpll_0\|processor_altpll_0_altpll_kr22:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node processor_altpll_0:altpll_0\|processor_altpll_0_altpll_kr22:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507386386864 ""}  } { { "db/ip/processor/submodules/processor_altpll_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/" { { 0 { 0 ""} 0 2212 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507386386864 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507386386864 ""}  } { { "temporary_test_loc" "" { Generic "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/" { { 0 { 0 ""} 0 6170 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507386386864 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507386386864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "db/ip/processor/submodules/altera_reset_controller.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/" { { 0 { 0 ""} 0 2743 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507386386864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 3596 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/" { { 0 { 0 ""} 0 2130 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507386386864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/programy/quartusprimelite/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/programy/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programy/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/" { { 0 { 0 ""} 0 1369 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507386386864 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1507386386864 ""}  } { { "db/ip/processor/submodules/altera_reset_controller.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/" { { 0 { 0 ""} 0 252 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507386386864 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507386386865 ""}  } { { "db/ip/processor/submodules/altera_reset_synchronizer.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/" { { 0 { 0 ""} 0 2250 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507386386865 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507386386865 ""}  } { { "db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.v" 184 -1 0 } } { "d:/programy/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programy/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|processor_nios2_gen2_0_cpu_nios2_oci:the_processor_nios2_gen2_0_cpu_nios2_oci\|processor_nios2_gen2_0_cpu_nios2_oci_debug:the_processor_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/" { { 0 { 0 ""} 0 1374 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507386386865 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node processor_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507386386865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor_altpll_0:altpll_0\|readdata\[0\]~1 " "Destination node processor_altpll_0:altpll_0\|readdata\[0\]~1" {  } { { "db/ip/processor/submodules/processor_altpll_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_altpll_0.v" 234 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/" { { 0 { 0 ""} 0 4001 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507386386865 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1507386386865 ""}  } { { "db/ip/processor/submodules/processor_altpll_0.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/submodules/processor_altpll_0.v" 245 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/" { { 0 { 0 ""} 0 2243 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507386386865 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1507386387701 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1507386387707 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1507386387707 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1507386387714 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1507386387723 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1507386387732 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1507386387732 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1507386387736 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1507386387829 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1507386387835 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1507386387835 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507386388304 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1507386388310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1507386389329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507386389766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1507386389798 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1507386391172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507386391172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1507386392035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1507386393015 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1507386393015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1507386393246 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1507386393246 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1507386393246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507386393248 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.43 " "Total time spent on timing analysis during the Fitter is 0.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1507386393320 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1507386393450 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1507386394487 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1507386394568 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1507386395763 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507386396792 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 MAX 10 " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_0_external_MISO 3.3-V LVTTL A2 " "Pin spi_0_external_MISO uses I/O standard 3.3-V LVTTL at A2" {  } { { "d:/programy/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programy/quartusprimelite/quartus/bin64/pin_planner.ppl" { spi_0_external_MISO } } } { "d:/programy/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programy/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_0_external_MISO" } } } } { "db/ip/processor/processor.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/" { { 0 { 0 ""} 0 199 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507386397278 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart_0_external_rxd 3.3-V LVTTL A13 " "Pin uart_0_external_rxd uses I/O standard 3.3-V LVTTL at A13" {  } { { "d:/programy/quartusprimelite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programy/quartusprimelite/quartus/bin64/pin_planner.ppl" { uart_0_external_rxd } } } { "d:/programy/quartusprimelite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programy/quartusprimelite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_0_external_rxd" } } } } { "db/ip/processor/processor.v" "" { Text "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/db/ip/processor/processor.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/" { { 0 { 0 ""} 0 203 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507386397278 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1507386397278 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "spi_0_external_MOSI 3.3-V LVTTL A4 " "Pin spi_0_external_MOSI uses I/O standard 3.3-V LVTTL located at A4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1507386397279 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "spi_0_external_SCLK 3.3-V LVTTL A5 " "Pin spi_0_external_SCLK uses I/O standard 3.3-V LVTTL located at A5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1507386397279 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "spi_0_external_SS_n 3.3-V LVTTL A3 " "Pin spi_0_external_SS_n uses I/O standard 3.3-V LVTTL located at A3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1507386397279 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "spi_0_external_MISO 3.3-V LVTTL A2 " "Pin spi_0_external_MISO uses I/O standard 3.3-V LVTTL located at A2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1507386397279 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1507386397279 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/output_files/NIOS_II.fit.smsg " "Generated suppressed messages file D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/output_files/NIOS_II.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1507386397466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1594 " "Peak virtual memory: 1594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507386398376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 07 16:26:38 2017 " "Processing ended: Sat Oct 07 16:26:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507386398376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507386398376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507386398376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1507386398376 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1507386402533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507386402539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 07 16:26:42 2017 " "Processing started: Sat Oct 07 16:26:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507386402539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1507386402539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NIOS_II -c NIOS_II " "Command: quartus_asm --read_settings_files=off --write_settings_files=off NIOS_II -c NIOS_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1507386402539 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1507386403435 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1507386403467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "720 " "Peak virtual memory: 720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507386403770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 07 16:26:43 2017 " "Processing ended: Sat Oct 07 16:26:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507386403770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507386403770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507386403770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1507386403770 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1507386404397 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1507386408008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507386408014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 07 16:26:47 2017 " "Processing started: Sat Oct 07 16:26:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507386408014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386408014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta NIOS_II -c NIOS_II " "Command: quartus_sta NIOS_II -c NIOS_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386408014 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1507386408126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386408338 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386408370 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386408370 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507386408574 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1507386408574 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507386408574 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507386408574 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1507386408574 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386408574 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'd:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386408588 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386408591 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'd:/programy/quartusprimelite/mojeprojekty/nios_ii/db/ip/processor/submodules/processor_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386408598 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|hbreak_enabled clk_clk " "Register processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1507386408615 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386408615 "|processor|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1507386408656 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386408656 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1507386408668 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386408668 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1507386408668 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1507386408668 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386408668 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1507386408669 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1507386408680 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1507386408685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.338 " "Worst-case setup slack is 46.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386408687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386408687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.338               0.000 altera_reserved_tck  " "   46.338               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386408687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386408687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.362 " "Worst-case hold slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386408690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386408690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 altera_reserved_tck  " "    0.362               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386408690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386408690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.515 " "Worst-case recovery slack is 48.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386408692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386408692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.515               0.000 altera_reserved_tck  " "   48.515               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386408692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386408692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.987 " "Worst-case removal slack is 0.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386408693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386408693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.987               0.000 altera_reserved_tck  " "    0.987               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386408693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386408693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.644 " "Worst-case minimum pulse width slack is 49.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386408694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386408694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.644               0.000 altera_reserved_tck  " "   49.644               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386408694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386408694 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386408708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386408708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386408708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386408708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386408708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.947 ns " "Worst Case Available Settling Time: 196.947 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386408708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386408708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386408708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386408708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386408708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386408708 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386408708 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1507386408712 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386408743 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386410086 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|hbreak_enabled clk_clk " "Register processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1507386410266 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386410266 "|processor|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1507386410266 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386410266 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1507386410269 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386410269 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1507386410269 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1507386410269 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386410269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.490 " "Worst-case setup slack is 46.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.490               0.000 altera_reserved_tck  " "   46.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386410278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 altera_reserved_tck  " "    0.324               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386410280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.653 " "Worst-case recovery slack is 48.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.653               0.000 altera_reserved_tck  " "   48.653               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386410282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.904 " "Worst-case removal slack is 0.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.904               0.000 altera_reserved_tck  " "    0.904               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386410284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.676 " "Worst-case minimum pulse width slack is 49.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.676               0.000 altera_reserved_tck  " "   49.676               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386410285 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386410299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386410299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386410299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386410299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386410299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.162 ns " "Worst Case Available Settling Time: 197.162 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386410299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386410299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386410299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386410299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386410299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386410299 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386410299 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1507386410302 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|hbreak_enabled clk_clk " "Register processor_nios2_gen2_0:nios2_gen2_0\|processor_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1507386410515 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386410515 "|processor|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1507386410516 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386410516 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1507386410519 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386410519 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1507386410519 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1507386410519 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386410519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.833 " "Worst-case setup slack is 48.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.833               0.000 altera_reserved_tck  " "   48.833               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386410522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 altera_reserved_tck  " "    0.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386410524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.661 " "Worst-case recovery slack is 49.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.661               0.000 altera_reserved_tck  " "   49.661               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386410527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.422 " "Worst-case removal slack is 0.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 altera_reserved_tck  " "    0.422               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386410529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.417 " "Worst-case minimum pulse width slack is 49.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.417               0.000 altera_reserved_tck  " "   49.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507386410530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386410530 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386410547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386410547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386410547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386410547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386410547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.822 ns " "Worst Case Available Settling Time: 198.822 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386410547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386410547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386410547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386410547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386410547 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507386410547 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386410547 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386411267 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386411267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 18 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "855 " "Peak virtual memory: 855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507386411337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 07 16:26:51 2017 " "Processing ended: Sat Oct 07 16:26:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507386411337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507386411337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507386411337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386411337 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507386415506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507386415512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 07 16:26:55 2017 " "Processing started: Sat Oct 07 16:26:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507386415512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1507386415512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off NIOS_II -c NIOS_II " "Command: quartus_eda --read_settings_files=off --write_settings_files=off NIOS_II -c NIOS_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1507386415512 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1507386416101 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NIOS_II.vho D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/simulation/modelsim/ simulation " "Generated file NIOS_II.vho in folder \"D:/Programy/QuartusPrimeLite/MojeProjekty/NIOS_II/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1507386416589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507386416877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 07 16:26:56 2017 " "Processing ended: Sat Oct 07 16:26:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507386416877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507386416877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507386416877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1507386416877 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus Prime Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1507386417511 ""}
