/*
 * Copyright (C) 2013 Seco USA Inc
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 * Device Configuration Data (DCD)
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 *      Addr-type register length (1,2 or 4 bytes)
 *      Address   absolute address of the register
 *      value     value to be stored in the register
 */

/*
 * DDR3 settings
 * MX6Q    ddr is limited to 1066 Mhz	currently 1056 MHz(528 MHz clock),
 *	   memory bus width: 64 bits	x16/x32/x64
 * MX6DL   ddr is limited to 800 MHz(400 MHz clock)
 *	   memory bus width: 64 bits	x16/x32/x64
 * MX6SOLO ddr is limited to 800 MHz(400 MHz clock)
 *	   memory bus width: 32 bits	x16/x32
 */
///* 2x256MB Conf = 0 */
//DDR IO TYPE
DATA 4, MX6_IOM_GRP_DDRPKE,     0x00000000 //758 
DATA 4, MX6_IOM_GRP_DDR_TYPE,   0x000C0000 //798

//DATA STROBE
DATA 4, MX6_IOM_DDRMODE_CTL,    0x00020000 //750
DATA 4, MX6_IOM_DRAM_SDQS0,	0x00000028 //5a8
DATA 4, MX6_IOM_DRAM_SDQS1,	0x00000028 //5b0
DATA 4, MX6_IOM_DRAM_SDQS2,	0x00000028 //524
DATA 4, MX6_IOM_DRAM_SDQS3,	0x00000028 //51c
//DATA 4, MX6_IOM_DRAM_SDQS4,	0x00000028 //518
//DATA 4, MX6_IOM_DRAM_SDQS5,	0x00000028 //50c
//DATA 4, MX6_IOM_DRAM_SDQS6,	0x00000028 //5b8
//DATA 4, MX6_IOM_DRAM_SDQS7,	0x00000028 //5c0

//DATA
DATA 4, MX6_IOM_GRP_DDRMODE,    0x00020000 //774
DATA 4, MX6_IOM_GRP_B0DS,	0x00000028 //784
DATA 4, MX6_IOM_GRP_B1DS,	0x00000028 //788
DATA 4, MX6_IOM_GRP_B2DS,	0x00000028 //794
DATA 4, MX6_IOM_GRP_B3DS,	0x00000028 //79c
//DATA 4, MX6_IOM_GRP_B4DS,	0x00000028 //7a0
//DATA 4, MX6_IOM_GRP_B5DS,	0x00000028 //7a4
//DATA 4, MX6_IOM_GRP_B6DS,	0x00000028 //7a8
//DATA 4, MX6_IOM_GRP_B7DS,	0x00000028 //748
DATA 4, MX6_IOM_DRAM_DQM0,      0x00000028 //5ac
DATA 4, MX6_IOM_DRAM_DQM1,      0x00000028 //5b4
DATA 4, MX6_IOM_DRAM_DQM2,      0x00000028 //528
DATA 4, MX6_IOM_DRAM_DQM3,      0x00000028 //520
//DATA 4, MX6_IOM_DRAM_DQM4,      0x00000028 //514
//DATA 4, MX6_IOM_DRAM_DQM5,      0x00000028 //510
//DATA 4, MX6_IOM_DRAM_DQM6,      0x00000028 //5bc
//DATA 4, MX6_IOM_DRAM_DQM7,      0x00000028 //5c4
//ADDRESS
DATA 4, MX6_IOM_GRP_ADDDS,	0x00000028 //74c
DATA 4, MX6_IOM_DRAM_CAS,       0x00000028 //56c
DATA 4, MX6_IOM_DRAM_RAS,       0x00000028 //578

//CONTROL
//DATA 4, MX6_IOM_GRP_CTLDS,	0x00000030 //78c
DATA 4, MX6_IOM_DRAM_RESET,     0x00000028 //57c
DATA 4, MX6_IOM_DRAM_SDBA2,     0x00000000 //58c
DATA 4, MX6_IOM_DRAM_SDODT0,    0x00000028 //59c
DATA 4, MX6_IOM_DRAM_SDODT1,    0x00000028 //5a0

//CLOCK
DATA 4, MX6_IOM_DRAM_SDCLK_0,	0x00000028 //588
DATA 4, MX6_IOM_DRAM_SDCLK_1,	0x00000028 //594



//DATA 4, MX6_IOM_DRAM_SDCKE0,	0x00003000
//DATA 4, MX6_IOM_DRAM_SDCKE1,	0x00003000

//DDR3 SETTINGS
//Read Data Bit Delay
DATA 4, MX6_MMDC_P0_MPRDDQBY0DL,	0x33333333 //P0 81c 
DATA 4, MX6_MMDC_P0_MPRDDQBY1DL,	0x33333333 //P0 820
DATA 4, MX6_MMDC_P0_MPRDDQBY2DL,	0x33333333 //P0 824
DATA 4, MX6_MMDC_P0_MPRDDQBY3DL,	0x33333333 //P0 828
//DATA 4, MX6_MMDC_P1_MPRDDQBY0DL,	0x33333333 //P1 81c
//DATA 4, MX6_MMDC_P1_MPRDDQBY1DL,	0x33333333 //P1 820
//DATA 4, MX6_MMDC_P1_MPRDDQBY2DL,	0x33333333 //P1 824
//DATA 4, MX6_MMDC_P1_MPRDDQBY3DL,	0x33333333 //P1 828

