// Seed: 1179472938
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input wire id_2,
    input tri0 id_3
    , id_15,
    input tri0 id_4
    , id_16,
    output tri0 id_5,
    input wor id_6,
    input wand id_7,
    output tri id_8,
    output wor id_9,
    input tri1 id_10,
    output supply0 id_11,
    input tri0 id_12,
    input tri0 id_13
);
  xor primCall (id_0, id_13, id_6, id_10, id_12, id_15);
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16
  );
endmodule
