# DSD LAB 2

**Rida Tayyaba**

**2023_EE_156**

### Simulation

* 1 code file (.sv)
* 1 constraint file (.xdc)
* 1 docs (.io)
### Report
### Task 1
Truth table
### Task 2
The maximum combinational delay
### Task 3
Resource utilization report summary
### Task 4
System verilog code



