mkdir -p tmp/cores/pavel-demin
vivado -nolog -nojournal -mode batch -source scripts/package_core.tcl -tclargs pavel-demin/axi_hub xc7z010clg400-1

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Sep 24 23:28:42 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script '/home/lcb-virt/.Xilinx/Vivado/Vivado_init.tcl'
source scripts/package_core.tcl
# set core_path [lindex $argv 0]
# set part_name [lindex $argv 1]
# set vendor_name [file dirname $core_path]
# set core_name [file tail $core_path]
# file delete -force tmp/cores/$core_path tmp/cores/$core_path.cache tmp/cores/$core_path.hw tmp/cores/$core_path.ip_user_files tmp/cores/$core_path.sim tmp/cores/$core_path.xpr
# create_project -part $part_name $core_name tmp/cores/$vendor_name
WARNING: [Board 49-91] Board repository path '/home/lcb-virt/Documents/rev_d_shim/boards/stemlab_125_14/brd/1.1/' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path '/home/lcb-virt/Documents/rev_d_shim/boards/stemlab_122_16/brd/1.0/' does not exist, it will not be used to search board files.
# add_files -norecurse cores/$core_path.v
# set_property TOP $core_name [current_fileset]
# set files [glob -nocomplain modules/*.v]
# if {[llength $files] > 0} {
#   add_files -norecurse $files
# }
# ipx::package_project -root_dir tmp/cores/pavel-demin/axi_hub -import_files cores/pavel-demin/axi_hub.v
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'int_rdata_wire' has a dependency on the module local parameter or undefined parameter 'MUX_SIZE'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'HUB_SIZE' by 6 for port or parameter 'int_sdata_wire'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'HUB_SIZE' by 6 for port or parameter 'int_mdata_wire'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'HUB_SIZE' by 6 for port or parameter 'int_svalid_wire'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'HUB_SIZE' by 6 for port or parameter 'int_mvalid_wire'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'HUB_SIZE' by 6 for port or parameter 'int_bdata_wire'
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'int_cfg_mux' has a dependency on the module local parameter or undefined parameter 'CFG_SIZE'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'int_sts_mux' has a dependency on the module local parameter or undefined parameter 'STS_SIZE'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'int_rdata_mux' has a dependency on the module local parameter or undefined parameter 'MUX_SIZE'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'int_wsel_wire' has a dependency on the module local parameter or undefined parameter 'MUX_SIZE'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'int_rsel_wire' has a dependency on the module local parameter or undefined parameter 'MUX_SIZE'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'HUB_SIZE' by 6 for port or parameter 'int_bsel_wire'
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'int_ce_wire' has a dependency on the module local parameter or undefined parameter 'CFG_SIZE'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'b00_bram' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'b00_bram' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'b01_bram' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'b01_bram' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'b02_bram' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'b02_bram' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'b03_bram' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'b03_bram' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'b04_bram' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'b04_bram' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'b05_bram' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'b05_bram' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm02_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm03_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm04_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm05_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's01_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's02_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's03_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's04_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's05_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
WARNING: [IP_Flow 19-11888] Component Definition 'user.org:user:axi_hub:1.0 (axi_hub_v1_0)': IP description "axi_hub_v1_0" is not meaningful: same as name or display name
WARNING: [IP_Flow 19-11770] Clock interface 'aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
# set core [ipx::current_core]
# set_property VERSION {1.0} $core
# set_property NAME $core_name $core
# set_property LIBRARY {user} $core
# set_property VENDOR $vendor_name $core
# if {$vendor_name eq "pavel-demin"} {
#   set_property VENDOR_DISPLAY_NAME {Pavel Demin} $core
#   set_property COMPANY_URL {https://github.com/pavel-demin/red-pitaya-notes} $core
# } elseif {$vendor_name eq "open-mri"} {
#   set_property VENDOR_DISPLAY_NAME {Open MRI} $core
#   set_property COMPANY_URL {https://github.com/OpenMRI/ocra} $core
# } elseif {$vendor_name eq "lcb"} {
#   set_property VENDOR_DISPLAY_NAME {Lincoln Craven-Brightman} $core
#   set_property COMPANY_URL {https://github.com/LincolnCB/rev_d_shim} $core
# }
# set_property SUPPORTED_FAMILIES {zynq Production} $core
# puts "Packaging core: $vendor_name:user:$core_name:1.0"
Packaging core: pavel-demin:user:axi_hub:1.0
# ipx::create_xgui_files $core
# ipx::update_checksums $core
# ipx::save_core $core
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue Sep 24 23:28:51 2024...
mkdir -p tmp/cores/pavel-demin
vivado -nolog -nojournal -mode batch -source scripts/package_core.tcl -tclargs pavel-demin/axis_packetizer xc7z010clg400-1

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Sep 24 23:28:52 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script '/home/lcb-virt/.Xilinx/Vivado/Vivado_init.tcl'
source scripts/package_core.tcl
# set core_path [lindex $argv 0]
# set part_name [lindex $argv 1]
# set vendor_name [file dirname $core_path]
# set core_name [file tail $core_path]
# file delete -force tmp/cores/$core_path tmp/cores/$core_path.cache tmp/cores/$core_path.hw tmp/cores/$core_path.ip_user_files tmp/cores/$core_path.sim tmp/cores/$core_path.xpr
# create_project -part $part_name $core_name tmp/cores/$vendor_name
WARNING: [Board 49-91] Board repository path '/home/lcb-virt/Documents/rev_d_shim/boards/stemlab_125_14/brd/1.1/' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path '/home/lcb-virt/Documents/rev_d_shim/boards/stemlab_122_16/brd/1.0/' does not exist, it will not be used to search board files.
# add_files -norecurse cores/$core_path.v
# set_property TOP $core_name [current_fileset]
# set files [glob -nocomplain modules/*.v]
# if {[llength $files] > 0} {
#   add_files -norecurse $files
# }
# ipx::package_project -root_dir tmp/cores/pavel-demin/axis_packetizer -import_files cores/pavel-demin/axis_packetizer.v
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/lcb-virt/Documents/rev_d_shim/modules/output_buffer.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/lcb-virt/Documents/rev_d_shim/modules/inout_buffer.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/lcb-virt/Documents/rev_d_shim/modules/input_buffer.v'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
WARNING: [IP_Flow 19-11888] Component Definition 'user.org:user:axis_packetizer:1.0 (axis_packetizer_v1_0)': IP description "axis_packetizer_v1_0" is not meaningful: same as name or display name
WARNING: [IP_Flow 19-11770] Clock interface 'aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
# set core [ipx::current_core]
# set_property VERSION {1.0} $core
# set_property NAME $core_name $core
# set_property LIBRARY {user} $core
# set_property VENDOR $vendor_name $core
# if {$vendor_name eq "pavel-demin"} {
#   set_property VENDOR_DISPLAY_NAME {Pavel Demin} $core
#   set_property COMPANY_URL {https://github.com/pavel-demin/red-pitaya-notes} $core
# } elseif {$vendor_name eq "open-mri"} {
#   set_property VENDOR_DISPLAY_NAME {Open MRI} $core
#   set_property COMPANY_URL {https://github.com/OpenMRI/ocra} $core
# } elseif {$vendor_name eq "lcb"} {
#   set_property VENDOR_DISPLAY_NAME {Lincoln Craven-Brightman} $core
#   set_property COMPANY_URL {https://github.com/LincolnCB/rev_d_shim} $core
# }
# set_property SUPPORTED_FAMILIES {zynq Production} $core
# puts "Packaging core: $vendor_name:user:$core_name:1.0"
Packaging core: pavel-demin:user:axis_packetizer:1.0
# ipx::create_xgui_files $core
# ipx::update_checksums $core
# ipx::save_core $core
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue Sep 24 23:29:02 2024...
mkdir -p tmp/cores/pavel-demin
vivado -nolog -nojournal -mode batch -source scripts/package_core.tcl -tclargs pavel-demin/axis_ram_writer xc7z010clg400-1

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Sep 24 23:29:03 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script '/home/lcb-virt/.Xilinx/Vivado/Vivado_init.tcl'
source scripts/package_core.tcl
# set core_path [lindex $argv 0]
# set part_name [lindex $argv 1]
# set vendor_name [file dirname $core_path]
# set core_name [file tail $core_path]
# file delete -force tmp/cores/$core_path tmp/cores/$core_path.cache tmp/cores/$core_path.hw tmp/cores/$core_path.ip_user_files tmp/cores/$core_path.sim tmp/cores/$core_path.xpr
# create_project -part $part_name $core_name tmp/cores/$vendor_name
WARNING: [Board 49-91] Board repository path '/home/lcb-virt/Documents/rev_d_shim/boards/stemlab_125_14/brd/1.1/' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path '/home/lcb-virt/Documents/rev_d_shim/boards/stemlab_122_16/brd/1.0/' does not exist, it will not be used to search board files.
# add_files -norecurse cores/$core_path.v
# set_property TOP $core_name [current_fileset]
# set files [glob -nocomplain modules/*.v]
# if {[llength $files] > 0} {
#   add_files -norecurse $files
# }
# ipx::package_project -root_dir tmp/cores/pavel-demin/axis_ram_writer -import_files cores/pavel-demin/axis_ram_writer.v
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/lcb-virt/Documents/rev_d_shim/modules/inout_buffer.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/lcb-virt/Documents/rev_d_shim/modules/input_buffer.v'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'int_count_wire' has a dependency on the module local parameter or undefined parameter 'COUNT_WIDTH'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
WARNING: [IP_Flow 19-11888] Component Definition 'user.org:user:axis_ram_writer:1.0 (axis_ram_writer_v1_0)': IP description "axis_ram_writer_v1_0" is not meaningful: same as name or display name
WARNING: [IP_Flow 19-11770] Clock interface 'aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
# set core [ipx::current_core]
# set_property VERSION {1.0} $core
# set_property NAME $core_name $core
# set_property LIBRARY {user} $core
# set_property VENDOR $vendor_name $core
# if {$vendor_name eq "pavel-demin"} {
#   set_property VENDOR_DISPLAY_NAME {Pavel Demin} $core
#   set_property COMPANY_URL {https://github.com/pavel-demin/red-pitaya-notes} $core
# } elseif {$vendor_name eq "open-mri"} {
#   set_property VENDOR_DISPLAY_NAME {Open MRI} $core
#   set_property COMPANY_URL {https://github.com/OpenMRI/ocra} $core
# } elseif {$vendor_name eq "lcb"} {
#   set_property VENDOR_DISPLAY_NAME {Lincoln Craven-Brightman} $core
#   set_property COMPANY_URL {https://github.com/LincolnCB/rev_d_shim} $core
# }
# set_property SUPPORTED_FAMILIES {zynq Production} $core
# puts "Packaging core: $vendor_name:user:$core_name:1.0"
Packaging core: pavel-demin:user:axis_ram_writer:1.0
# ipx::create_xgui_files $core
# ipx::update_checksums $core
# ipx::save_core $core
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue Sep 24 23:29:13 2024...
mkdir -p tmp/cores/pavel-demin
vivado -nolog -nojournal -mode batch -source scripts/package_core.tcl -tclargs pavel-demin/axis_red_pitaya_adc xc7z010clg400-1

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Sep 24 23:29:14 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script '/home/lcb-virt/.Xilinx/Vivado/Vivado_init.tcl'
source scripts/package_core.tcl
# set core_path [lindex $argv 0]
# set part_name [lindex $argv 1]
# set vendor_name [file dirname $core_path]
# set core_name [file tail $core_path]
# file delete -force tmp/cores/$core_path tmp/cores/$core_path.cache tmp/cores/$core_path.hw tmp/cores/$core_path.ip_user_files tmp/cores/$core_path.sim tmp/cores/$core_path.xpr
# create_project -part $part_name $core_name tmp/cores/$vendor_name
WARNING: [Board 49-91] Board repository path '/home/lcb-virt/Documents/rev_d_shim/boards/stemlab_125_14/brd/1.1/' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path '/home/lcb-virt/Documents/rev_d_shim/boards/stemlab_122_16/brd/1.0/' does not exist, it will not be used to search board files.
# add_files -norecurse cores/$core_path.v
# set_property TOP $core_name [current_fileset]
# set files [glob -nocomplain modules/*.v]
# if {[llength $files] > 0} {
#   add_files -norecurse $files
# }
# ipx::package_project -root_dir tmp/cores/pavel-demin/axis_red_pitaya_adc -import_files cores/pavel-demin/axis_red_pitaya_adc.v
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/lcb-virt/Documents/rev_d_shim/modules/output_buffer.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/lcb-virt/Documents/rev_d_shim/modules/inout_buffer.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/lcb-virt/Documents/rev_d_shim/modules/input_buffer.v'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
WARNING: [IP_Flow 19-11888] Component Definition 'user.org:user:axis_red_pitaya_adc:1.0 (axis_red_pitaya_adc_v1_0)': IP description "axis_red_pitaya_adc_v1_0" is not meaningful: same as name or display name
WARNING: [IP_Flow 19-11770] Clock interface 'aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
# set core [ipx::current_core]
# set_property VERSION {1.0} $core
# set_property NAME $core_name $core
# set_property LIBRARY {user} $core
# set_property VENDOR $vendor_name $core
# if {$vendor_name eq "pavel-demin"} {
#   set_property VENDOR_DISPLAY_NAME {Pavel Demin} $core
#   set_property COMPANY_URL {https://github.com/pavel-demin/red-pitaya-notes} $core
# } elseif {$vendor_name eq "open-mri"} {
#   set_property VENDOR_DISPLAY_NAME {Open MRI} $core
#   set_property COMPANY_URL {https://github.com/OpenMRI/ocra} $core
# } elseif {$vendor_name eq "lcb"} {
#   set_property VENDOR_DISPLAY_NAME {Lincoln Craven-Brightman} $core
#   set_property COMPANY_URL {https://github.com/LincolnCB/rev_d_shim} $core
# }
# set_property SUPPORTED_FAMILIES {zynq Production} $core
# puts "Packaging core: $vendor_name:user:$core_name:1.0"
Packaging core: pavel-demin:user:axis_red_pitaya_adc:1.0
# ipx::create_xgui_files $core
# ipx::update_checksums $core
# ipx::save_core $core
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue Sep 24 23:29:24 2024...
mkdir -p tmp/cores/pavel-demin
vivado -nolog -nojournal -mode batch -source scripts/package_core.tcl -tclargs pavel-demin/port_slicer xc7z010clg400-1

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Sep 24 23:29:25 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script '/home/lcb-virt/.Xilinx/Vivado/Vivado_init.tcl'
source scripts/package_core.tcl
# set core_path [lindex $argv 0]
# set part_name [lindex $argv 1]
# set vendor_name [file dirname $core_path]
# set core_name [file tail $core_path]
# file delete -force tmp/cores/$core_path tmp/cores/$core_path.cache tmp/cores/$core_path.hw tmp/cores/$core_path.ip_user_files tmp/cores/$core_path.sim tmp/cores/$core_path.xpr
# create_project -part $part_name $core_name tmp/cores/$vendor_name
WARNING: [Board 49-91] Board repository path '/home/lcb-virt/Documents/rev_d_shim/boards/stemlab_125_14/brd/1.1/' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path '/home/lcb-virt/Documents/rev_d_shim/boards/stemlab_122_16/brd/1.0/' does not exist, it will not be used to search board files.
# add_files -norecurse cores/$core_path.v
# set_property TOP $core_name [current_fileset]
# set files [glob -nocomplain modules/*.v]
# if {[llength $files] > 0} {
#   add_files -norecurse $files
# }
# ipx::package_project -root_dir tmp/cores/pavel-demin/port_slicer -import_files cores/pavel-demin/port_slicer.v
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/lcb-virt/Documents/rev_d_shim/modules/output_buffer.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/lcb-virt/Documents/rev_d_shim/modules/inout_buffer.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: '/home/lcb-virt/Documents/rev_d_shim/modules/input_buffer.v'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-11888] Component Definition 'user.org:user:port_slicer:1.0 (port_slicer_v1_0)': IP description "port_slicer_v1_0" is not meaningful: same as name or display name
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
# set core [ipx::current_core]
# set_property VERSION {1.0} $core
# set_property NAME $core_name $core
# set_property LIBRARY {user} $core
# set_property VENDOR $vendor_name $core
# if {$vendor_name eq "pavel-demin"} {
#   set_property VENDOR_DISPLAY_NAME {Pavel Demin} $core
#   set_property COMPANY_URL {https://github.com/pavel-demin/red-pitaya-notes} $core
# } elseif {$vendor_name eq "open-mri"} {
#   set_property VENDOR_DISPLAY_NAME {Open MRI} $core
#   set_property COMPANY_URL {https://github.com/OpenMRI/ocra} $core
# } elseif {$vendor_name eq "lcb"} {
#   set_property VENDOR_DISPLAY_NAME {Lincoln Craven-Brightman} $core
#   set_property COMPANY_URL {https://github.com/LincolnCB/rev_d_shim} $core
# }
# set_property SUPPORTED_FAMILIES {zynq Production} $core
# puts "Packaging core: $vendor_name:user:$core_name:1.0"
Packaging core: pavel-demin:user:port_slicer:1.0
# ipx::create_xgui_files $core
# ipx::update_checksums $core
# ipx::save_core $core
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue Sep 24 23:29:34 2024...
mkdir -p tmp
vivado -nolog -nojournal -mode batch -source scripts/project.tcl -tclargs  adc_recorder_limited_cores stemlab_125_14 {pavel-demin}

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Sep 24 23:29:36 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script '/home/lcb-virt/.Xilinx/Vivado/Vivado_init.tcl'
source scripts/project.tcl
# package require fileutil
# package require json
# set project_name [lindex $argv 0]
# set board_name [lindex $argv 1]
# set core_vendor_list [lindex $argv 2]
# if {[file exists boards/${board_name}/board_config.json]} {
#     set board_config_fd [open boards/${board_name}/board_config.json "r"]
# } else {
#     error "Board configuration file boards/${board_name}/board_config.json does not exist.\nThe board \"${board_name}\" may not be supported for this project."
# }
# set board_config_str [read $board_config_fd]
# close $board_config_fd
# set board_config_dict [json::json2dict $board_config_str]
# set part_name [dict get $board_config_dict HDL part]
# set board_part [dict get $board_config_dict HDL board_part]
# file delete -force tmp/${board_name}_${project_name}.cache tmp/${board_name}_${project_name}.gen tmp/${board_name}_${project_name}.hw tmp/${board_name}_${project_name}.ip_user_files tmp/${board_name}_${project_name}.runs tmp/${board_name}_${project_name}.sim tmp/${board_name}_${project_name}.srcs tmp/${board_name}_${project_name}.xpr
# create_project -part $part_name ${board_name}_${project_name} tmp
WARNING: [Board 49-91] Board repository path '/home/lcb-virt/Documents/rev_d_shim/boards/stemlab_125_14/brd/1.1/' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path '/home/lcb-virt/Documents/rev_d_shim/boards/stemlab_122_16/brd/1.0/' does not exist, it will not be used to search board files.
# set_property BOARD_PART $board_part [current_project]
INFO: [Common 17-206] Exiting Vivado at Tue Sep 24 23:29:43 2024...
