// Seed: 4107778174
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5 = id_1;
endmodule
module module_1 (
    input  wire id_0,
    output tri  id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  always @(id_1 or negedge 1) begin
    id_2 = #id_3 id_3;
  end
  wire id_4;
  module_0(
      id_4, id_4, id_1
  );
  tri1 id_5 = 1, id_6;
endmodule
