<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showResetDomains="0" showClockDomains="1">
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions/Bridges and Adaptors/Reset,Library/Basic Functions/Clocks; PLLs and Resets,Library/Basic Functions/Bridges and Adaptors,Library/Basic Functions/Simulation; Debug and Verification/Simulation,Library/Interface Protocols/Transceiver PHY,Library/Basic Functions,Library/Basic Functions/Simulation; Debug and Verification,Library,Library/Interface Protocols" />
 <window width="1918" height="1018" x="1" y="1" />
 <generation synthesis="VHDL" greybox="1" simulation="VHDL" />
</preferences>
