Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 14 16:52:06 2022
| Host         : LAPTOP-B1AM62KA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_control_sets_placed.rpt
| Design       : UART
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              25 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              29 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+-----------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+-----------------------+-----------------------+------------------+----------------+
|  CLK_IBUF_BUFG | TX_COUNT              | TX_COUNT[3]_i_1_n_0   |                2 |              4 |
|  CLK_IBUF_BUFG | RX_CLK[6]_i_1_n_0     |                       |                3 |              9 |
|  CLK_IBUF_BUFG | TX_CLK                | TX_CLK[8]_i_1_n_0     |                4 |              9 |
|  CLK_IBUF_BUFG | ENSURE_CLK[0]_i_2_n_0 | ENSURE_CLK[0]_i_1_n_0 |                4 |             16 |
|  CLK_IBUF_BUFG | KEY_CLK[0]_i_1_n_0    |                       |                4 |             16 |
|  CLK_IBUF_BUFG |                       |                       |               24 |             36 |
+----------------+-----------------------+-----------------------+------------------+----------------+


