cscope 15 $HOME/Dropbox/SBWMR/Implementation/Final/SBWMR -q 0000025655 0003051625
	@src/lib/CMSIS/CM4/CoreSupport/arm_common_tables.h

41 #ide
_ARM_COMMON_TABLES_H


42 
	#_ARM_COMMON_TABLES_H


	)

44 
	~"m_mh.h
"

46 cڡ 
ut16_t
 
mBRevTab
[1024];

47 cڡ 
q15_t
 
mRecTabQ15
[64];

48 cڡ 
q31_t
 
mRecTabQ31
[64];

51 cڡ 
t32_t
 
twiddCf_16
[32];

52 cڡ 
t32_t
 
twiddCf_32
[64];

53 cڡ 
t32_t
 
twiddCf_64
[128];

54 cڡ 
t32_t
 
twiddCf_128
[256];

55 cڡ 
t32_t
 
twiddCf_256
[512];

56 cڡ 
t32_t
 
twiddCf_512
[1024];

57 cڡ 
t32_t
 
twiddCf_1024
[2048];

58 cڡ 
t32_t
 
twiddCf_2048
[4096];

59 cڡ 
t32_t
 
twiddCf_4096
[8192];

60 
	#twiddCf
 
twiddCf_4096


	)

61 cڡ 
q31_t
 
twiddCf_16_q31
[24];

62 cڡ 
q31_t
 
twiddCf_32_q31
[48];

63 cڡ 
q31_t
 
twiddCf_64_q31
[96];

64 cڡ 
q31_t
 
twiddCf_128_q31
[192];

65 cڡ 
q31_t
 
twiddCf_256_q31
[384];

66 cڡ 
q31_t
 
twiddCf_512_q31
[768];

67 cڡ 
q31_t
 
twiddCf_1024_q31
[1536];

68 cڡ 
q31_t
 
twiddCf_2048_q31
[3072];

69 cڡ 
q31_t
 
twiddCf_4096_q31
[6144];

70 cڡ 
q15_t
 
twiddCf_16_q15
[24];

71 cڡ 
q15_t
 
twiddCf_32_q15
[48];

72 cڡ 
q15_t
 
twiddCf_64_q15
[96];

73 cڡ 
q15_t
 
twiddCf_128_q15
[192];

74 cڡ 
q15_t
 
twiddCf_256_q15
[384];

75 cڡ 
q15_t
 
twiddCf_512_q15
[768];

76 cڡ 
q15_t
 
twiddCf_1024_q15
[1536];

77 cڡ 
q15_t
 
twiddCf_2048_q15
[3072];

78 cڡ 
q15_t
 
twiddCf_4096_q15
[6144];

79 cڡ 
t32_t
 
twiddCf_rf_32
[32];

80 cڡ 
t32_t
 
twiddCf_rf_64
[64];

81 cڡ 
t32_t
 
twiddCf_rf_128
[128];

82 cڡ 
t32_t
 
twiddCf_rf_256
[256];

83 cڡ 
t32_t
 
twiddCf_rf_512
[512];

84 cڡ 
t32_t
 
twiddCf_rf_1024
[1024];

85 cڡ 
t32_t
 
twiddCf_rf_2048
[2048];

86 cڡ 
t32_t
 
twiddCf_rf_4096
[4096];

90 
	#ARMBITREVINDEXTABLE__16_TABLE_LENGTH
 ((
ut16_t
)20 )

	)

91 
	#ARMBITREVINDEXTABLE__32_TABLE_LENGTH
 ((
ut16_t
)48 )

	)

92 
	#ARMBITREVINDEXTABLE__64_TABLE_LENGTH
 ((
ut16_t
)56 )

	)

93 
	#ARMBITREVINDEXTABLE_128_TABLE_LENGTH
 ((
ut16_t
)208 )

	)

94 
	#ARMBITREVINDEXTABLE_256_TABLE_LENGTH
 ((
ut16_t
)440 )

	)

95 
	#ARMBITREVINDEXTABLE_512_TABLE_LENGTH
 ((
ut16_t
)448 )

	)

96 
	#ARMBITREVINDEXTABLE1024_TABLE_LENGTH
 ((
ut16_t
)1800)

	)

97 
	#ARMBITREVINDEXTABLE2048_TABLE_LENGTH
 ((
ut16_t
)3808)

	)

98 
	#ARMBITREVINDEXTABLE4096_TABLE_LENGTH
 ((
ut16_t
)4032)

	)

100 cڡ 
ut16_t
 
mBRevIndexTab16
[
ARMBITREVINDEXTABLE__16_TABLE_LENGTH
];

101 cڡ 
ut16_t
 
mBRevIndexTab32
[
ARMBITREVINDEXTABLE__32_TABLE_LENGTH
];

102 cڡ 
ut16_t
 
mBRevIndexTab64
[
ARMBITREVINDEXTABLE__64_TABLE_LENGTH
];

103 cڡ 
ut16_t
 
mBRevIndexTab128
[
ARMBITREVINDEXTABLE_128_TABLE_LENGTH
];

104 cڡ 
ut16_t
 
mBRevIndexTab256
[
ARMBITREVINDEXTABLE_256_TABLE_LENGTH
];

105 cڡ 
ut16_t
 
mBRevIndexTab512
[
ARMBITREVINDEXTABLE_512_TABLE_LENGTH
];

106 cڡ 
ut16_t
 
mBRevIndexTab1024
[
ARMBITREVINDEXTABLE1024_TABLE_LENGTH
];

107 cڡ 
ut16_t
 
mBRevIndexTab2048
[
ARMBITREVINDEXTABLE2048_TABLE_LENGTH
];

108 cڡ 
ut16_t
 
mBRevIndexTab4096
[
ARMBITREVINDEXTABLE4096_TABLE_LENGTH
];

111 
	#ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH
 ((
ut16_t
)12 )

	)

112 
	#ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH
 ((
ut16_t
)24 )

	)

113 
	#ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH
 ((
ut16_t
)56 )

	)

114 
	#ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH
 ((
ut16_t
)112 )

	)

115 
	#ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH
 ((
ut16_t
)240 )

	)

116 
	#ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH
 ((
ut16_t
)480 )

	)

117 
	#ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH
 ((
ut16_t
)992 )

	)

118 
	#ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH
 ((
ut16_t
)1984)

	)

119 
	#ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH
 ((
ut16_t
)4032)

	)

121 cڡ 
ut16_t
 
mBRevIndexTab_fixed_16
[
ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH
];

122 cڡ 
ut16_t
 
mBRevIndexTab_fixed_32
[
ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH
];

123 cڡ 
ut16_t
 
mBRevIndexTab_fixed_64
[
ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH
];

124 cڡ 
ut16_t
 
mBRevIndexTab_fixed_128
[
ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH
];

125 cڡ 
ut16_t
 
mBRevIndexTab_fixed_256
[
ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH
];

126 cڡ 
ut16_t
 
mBRevIndexTab_fixed_512
[
ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH
];

127 cڡ 
ut16_t
 
mBRevIndexTab_fixed_1024
[
ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH
];

128 cڡ 
ut16_t
 
mBRevIndexTab_fixed_2048
[
ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH
];

129 cڡ 
ut16_t
 
mBRevIndexTab_fixed_4096
[
ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH
];

132 cڡ 
t32_t
 
sTab_f32
[
FAST_MATH_TABLE_SIZE
 + 1];

133 cڡ 
q31_t
 
sTab_q31
[
FAST_MATH_TABLE_SIZE
 + 1];

134 cڡ 
q15_t
 
sTab_q15
[
FAST_MATH_TABLE_SIZE
 + 1];

	@src/lib/CMSIS/CM4/CoreSupport/arm_const_structs.h

43 #ide
_ARM_CONST_STRUCTS_H


44 
	#_ARM_CONST_STRUCTS_H


	)

46 
	~"m_mh.h
"

47 
	~"m_comm_bs.h
"

49 cڡ 
m_cf__f32
 
m_cf_sR_f32_n16
;

50 cڡ 
m_cf__f32
 
m_cf_sR_f32_n32
;

51 cڡ 
m_cf__f32
 
m_cf_sR_f32_n64
;

52 cڡ 
m_cf__f32
 
m_cf_sR_f32_n128
;

53 cڡ 
m_cf__f32
 
m_cf_sR_f32_n256
;

54 cڡ 
m_cf__f32
 
m_cf_sR_f32_n512
;

55 cڡ 
m_cf__f32
 
m_cf_sR_f32_n1024
;

56 cڡ 
m_cf__f32
 
m_cf_sR_f32_n2048
;

57 cڡ 
m_cf__f32
 
m_cf_sR_f32_n4096
;

59 cڡ 
m_cf__q31
 
m_cf_sR_q31_n16
;

60 cڡ 
m_cf__q31
 
m_cf_sR_q31_n32
;

61 cڡ 
m_cf__q31
 
m_cf_sR_q31_n64
;

62 cڡ 
m_cf__q31
 
m_cf_sR_q31_n128
;

63 cڡ 
m_cf__q31
 
m_cf_sR_q31_n256
;

64 cڡ 
m_cf__q31
 
m_cf_sR_q31_n512
;

65 cڡ 
m_cf__q31
 
m_cf_sR_q31_n1024
;

66 cڡ 
m_cf__q31
 
m_cf_sR_q31_n2048
;

67 cڡ 
m_cf__q31
 
m_cf_sR_q31_n4096
;

69 cڡ 
m_cf__q15
 
m_cf_sR_q15_n16
;

70 cڡ 
m_cf__q15
 
m_cf_sR_q15_n32
;

71 cڡ 
m_cf__q15
 
m_cf_sR_q15_n64
;

72 cڡ 
m_cf__q15
 
m_cf_sR_q15_n128
;

73 cڡ 
m_cf__q15
 
m_cf_sR_q15_n256
;

74 cڡ 
m_cf__q15
 
m_cf_sR_q15_n512
;

75 cڡ 
m_cf__q15
 
m_cf_sR_q15_n1024
;

76 cڡ 
m_cf__q15
 
m_cf_sR_q15_n2048
;

77 cڡ 
m_cf__q15
 
m_cf_sR_q15_n4096
;

	@src/lib/CMSIS/CM4/CoreSupport/arm_math.h

288 #ide
_ARM_MATH_H


289 
	#_ARM_MATH_H


	)

291 
	#__CMSIS_GENERIC


	)

293 #i
defed
(
ARM_MATH_CM7
)

294 
	~"ce_cm7.h
"

295 #i
defed
 (
ARM_MATH_CM4
)

296 
	~"ce_cm4.h
"

297 #i
defed
 (
ARM_MATH_CM3
)

298 
	~"ce_cm3.h
"

299 #i
defed
 (
ARM_MATH_CM0
)

300 
	~"ce_cm0.h
"

301 
	#ARM_MATH_CM0_FAMILY


	)

302 #i
defed
 (
ARM_MATH_CM0PLUS
)

303 
	~"ce_cm0us.h
"

304 
	#ARM_MATH_CM0_FAMILY


	)

309 #unde
__CMSIS_GENERIC


310 
	~"rg.h
"

311 
	~"mh.h
"

312 #ifdef 
__lulus


322 
	#DELTA_Q31
 (0x100)

	)

323 
	#DELTA_Q15
 0x5

	)

324 
	#INDEX_MASK
 0x0000003F

	)

325 #ide
PI


326 
	#PI
 3.14159265358979f

	)

333 
	#FAST_MATH_TABLE_SIZE
 512

	)

334 
	#FAST_MATH_Q31_SHIFT
 (32 - 10)

	)

335 
	#FAST_MATH_Q15_SHIFT
 (16 - 10)

	)

336 
	#CONTROLLER_Q31_SHIFT
 (32 - 9)

	)

337 
	#TABLE_SIZE
 256

	)

338 
	#TABLE_SPACING_Q31
 0x400000

	)

339 
	#TABLE_SPACING_Q15
 0x80

	)

346 
	#INPUT_SPACING
 0xB60B61

	)

351 #ide
UNALIGNED_SUPPORT_DISABLE


352 
	#ALIGN4


	)

354 #i
defed
 (
__GNUC__
)

355 
	#ALIGN4
 
	`__ibu__
((
	`igd
(4)))

	)

357 
	#ALIGN4
 
	`__ign
(4)

	)

367 
ARM_MATH_SUCCESS
 = 0,

368 
ARM_MATH_ARGUMENT_ERROR
 = -1,

369 
ARM_MATH_LENGTH_ERROR
 = -2,

370 
ARM_MATH_SIZE_MISMATCH
 = -3,

371 
ARM_MATH_NANINF
 = -4,

372 
ARM_MATH_SINGULAR
 = -5,

373 
ARM_MATH_TEST_FAILURE
 = -6

374 } 
	tm_us
;

379 
t8_t
 
	tq7_t
;

384 
t16_t
 
	tq15_t
;

389 
t32_t
 
	tq31_t
;

394 
t64_t
 
	tq63_t
;

399 
	tt32_t
;

404 
	tt64_t
;

409 #i
defed
 
__CC_ARM


410 
	#__SIMD32_TYPE
 
t32_t
 
__cked


	)

411 
	#CMSIS_UNUSED
 
	`__ibu__
((
unud
))

	)

412 #i
defed
 
__ICCARM__


413 
	#__SIMD32_TYPE
 
t32_t
 
__cked


	)

414 
	#CMSIS_UNUSED


	)

415 #i
defed
 
__GNUC__


416 
	#__SIMD32_TYPE
 
t32_t


	)

417 
	#CMSIS_UNUSED
 
	`__ibu__
((
unud
))

	)

418 #i
defed
 
__CSMC__


419 
	#__SIMD32_TYPE
 
t32_t


	)

420 
	#CMSIS_UNUSED


	)

421 #i
defed
 
__TASKING__


422 
	#__SIMD32_TYPE
 
__uligd
 
t32_t


	)

423 
	#CMSIS_UNUSED


	)

425 #r 
Unknown
 
comp


428 
	#__SIMD32
(
addr
(*(
__SIMD32_TYPE
 **& (addr))

	)

429 
	#__SIMD32_CONST
(
addr
((
__SIMD32_TYPE
 *)ddr))

	)

431 
	#_SIMD32_OFFSET
(
addr
(*(
__SIMD32_TYPE
 *ddr))

	)

433 
	#__SIMD64
(
addr
(*(
t64_t
 **& (addr))

	)

435 #i
defed
 (
ARM_MATH_CM3
|| defed (
ARM_MATH_CM0_FAMILY
)

439 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
(((
t32_t
)(ARG1) << 0) & (int32_t)0x0000FFFF) | \

440 (((
t32_t
)(
ARG2
<< 
ARG3
& (t32_t)0xFFFF0000)

	)

441 
	#__PKHTB
(
ARG1
, 
ARG2
, 
ARG3
(((
t32_t
)(ARG1) << 0) & (int32_t)0xFFFF0000) | \

442 (((
t32_t
)(
ARG2
>> 
ARG3
& (t32_t)0x0000FFFF)

	)

450 #ide
ARM_MATH_BIG_ENDIAN


452 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
(((
t32_t
)(v0) << 0) & (int32_t)0x000000FF) | \

453 (((
t32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

454 (((
t32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

455 (((
t32_t
)(
v3
<< 24& (t32_t)0xFF000000)

	)

458 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
(((
t32_t
)(v3) << 0) & (int32_t)0x000000FF) | \

459 (((
t32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

460 (((
t32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

461 (((
t32_t
)(
v0
<< 24& (t32_t)0xFF000000)

	)

469 
__INLINE
 
q31_t
 
_q63_to_q31
(

470 
q63_t
 
x
)

472  ((
q31_t
(
x
 >> 32) != ((q31_t) x >> 31)) ?

473 ((0x7FFFFFFF ^ ((
q31_t
(
x
 >> 63)))) : (q31_t) x;

479 
__INLINE
 
q15_t
 
_q63_to_q15
(

480 
q63_t
 
x
)

482  ((
q31_t
(
x
 >> 32) != ((q31_t) x >> 31)) ?

483 ((0x7FFF ^ ((
q15_t
(
x
 >> 63)))) : (q15_t) (x >> 15);

489 
__INLINE
 
q7_t
 
_q31_to_q7
(

490 
q31_t
 
x
)

492  ((
q31_t
(
x
 >> 24) != ((q31_t) x >> 23)) ?

493 ((0x7F ^ ((
q7_t
(
x
 >> 31)))) : (q7_t) x;

499 
__INLINE
 
q15_t
 
_q31_to_q15
(

500 
q31_t
 
x
)

502  ((
q31_t
(
x
 >> 16) != ((q31_t) x >> 15)) ?

503 ((0x7FFF ^ ((
q15_t
(
x
 >> 31)))) : (q15_t) x;

510 
__INLINE
 
q63_t
 
mu32x64
(

511 
q63_t
 
x
,

512 
q31_t
 
y
)

514  ((((
q63_t
(
x
 & 0x00000000FFFFFFFF* 
y
) >> 32) +

515 (((
q63_t
(
x
 >> 32* 
y
)));

524 #i
defed
 (
ARM_MATH_CM0_FAMILY
&& ((defed (
__ICCARM__
)) )

526 
__INLINE
 
ut32_t
 
__CLZ
(

527 
q31_t
 
da
);

530 
__INLINE
 
ut32_t
 
__CLZ
(

531 
q31_t
 
da
)

533 
ut32_t
 
cou
 = 0;

534 
ut32_t
 
mask
 = 0x80000000;

536 (
da
 & 
mask
) == 0)

538 
cou
 += 1u;

539 
mask
 = mask >> 1u;

542  (
cou
);

552 
__INLINE
 
ut32_t
 
m_c_q31
(

553 
q31_t
 

,

554 
q31_t
 * 
d
,

555 
q31_t
 * 
pRecTab
)

558 
ut32_t
 
out
, 
mpV
;

559 
ut32_t
 
dex
, 
i
;

560 
ut32_t
 
signBs
;

562 if(

 > 0)

564 
signBs
 = 
__CLZ
(

) - 1;

568 
signBs
 = 
__CLZ
(-

) - 1;

572 

 = i<< 
signBs
;

575 
dex
 = (
ut32_t
(

 >> 24u);

576 
dex
 = (dex & 
INDEX_MASK
);

579 
out
 = 
pRecTab
[
dex
];

583 
i
 = 0u; i < 2u; i++)

585 
mpV
 = (
q31_t
(((
q63_t


 * 
out
) >> 31u);

586 
mpV
 = 0x7FFFFFFF -empVal;

589 
out
 = (
q31_t

_q63_to_q31
(((
q63_t
ou* 
mpV
) >> 30u);

593 *
d
 = 
out
;

596  (
signBs
 + 1u);

603 
__INLINE
 
ut32_t
 
m_c_q15
(

604 
q15_t
 

,

605 
q15_t
 * 
d
,

606 
q15_t
 * 
pRecTab
)

609 
ut32_t
 
out
 = 0, 
mpV
 = 0;

610 
ut32_t
 
dex
 = 0, 
i
 = 0;

611 
ut32_t
 
signBs
 = 0;

613 if(

 > 0)

615 
signBs
 = 
__CLZ
(

) - 17;

619 
signBs
 = 
__CLZ
(-

) - 17;

623 

 = i<< 
signBs
;

626 
dex
 = 

 >> 8;

627 
dex
 = (dex & 
INDEX_MASK
);

630 
out
 = 
pRecTab
[
dex
];

634 
i
 = 0; i < 2; i++)

636 
mpV
 = (
q15_t
(((
q31_t


 * 
out
) >> 15);

637 
mpV
 = 0x7FFF -empVal;

639 
out
 = (
q15_t
(((
q31_t
ou* 
mpV
) >> 14);

643 *
d
 = 
out
;

646  (
signBs
 + 1);

654 #i
defed
(
ARM_MATH_CM0_FAMILY
)

656 
__INLINE
 
q31_t
 
__SSAT
(

657 
q31_t
 
x
,

658 
ut32_t
 
y
)

660 
t32_t
 
posMax
, 
gM
;

661 
ut32_t
 
i
;

663 
posMax
 = 1;

664 
i
 = 0; i < (
y
 - 1); i++)

666 
posMax
 =osMax * 2;

669 if(
x
 > 0)

671 
posMax
 = (posMax - 1);

673 if(
x
 > 
posMax
)

675 
x
 = 
posMax
;

680 
gM
 = -
posMax
;

682 if(
x
 < 
gM
)

684 
x
 = 
gM
;

687  (
x
);

699 #i
defed
 (
ARM_MATH_CM3
|| defed (
ARM_MATH_CM0_FAMILY
)

704 
__INLINE
 
q31_t
 
__QADD8
(

705 
q31_t
 
x
,

706 
q31_t
 
y
)

709 
q31_t
 
sum
;

710 
q7_t
 
r
, 
s
, 
t
, 
u
;

712 
r
 = (
q7_t

x
;

713 
s
 = (
q7_t

y
;

715 
r
 = 
__SSAT
((
q31_t
 + 
s
), 8);

716 
s
 = 
__SSAT
(((
q31_t
(((
x
 << 16>> 24+ ((
y
 << 16) >> 24))), 8);

717 
t
 = 
__SSAT
(((
q31_t
(((
x
 << 8>> 24+ ((
y
 << 8) >> 24))), 8);

718 
u
 = 
__SSAT
(((
q31_t
((
x
 >> 24+ (
y
 >> 24))), 8);

720 
sum
 =

721 (((
q31_t

u
 << 24& 0xFF000000| (((q31_t
t
 << 16) & 0x00FF0000) |

722 (((
q31_t

s
 << 8& 0x0000FF00| (
r
 & 0x000000FF);

724  
sum
;

731 
__INLINE
 
q31_t
 
__QSUB8
(

732 
q31_t
 
x
,

733 
q31_t
 
y
)

736 
q31_t
 
sum
;

737 
q31_t
 
r
, 
s
, 
t
, 
u
;

739 
r
 = (
q7_t

x
;

740 
s
 = (
q7_t

y
;

742 
r
 = 
__SSAT
( - 
s
), 8);

743 
s
 = 
__SSAT
(((
q31_t
(((
x
 << 16>> 24- ((
y
 << 16) >> 24))), 8) << 8;

744 
t
 = 
__SSAT
(((
q31_t
(((
x
 << 8>> 24- ((
y
 << 8) >> 24))), 8) << 16;

745 
u
 = 
__SSAT
(((
q31_t
((
x
 >> 24- (
y
 >> 24))), 8) << 24;

747 
sum
 =

748 (
u
 & 0xFF000000| (
t
 & 0x00FF0000| (
s
 & 0x0000FF00| (
r
 &

751  
sum
;

761 
__INLINE
 
q31_t
 
__QADD16
(

762 
q31_t
 
x
,

763 
q31_t
 
y
)

766 
q31_t
 
sum
;

767 
q31_t
 
r
, 
s
;

769 
r
 = (
q15_t

x
;

770 
s
 = (
q15_t

y
;

772 
r
 = 
__SSAT
 + 
s
, 16);

773 
s
 = 
__SSAT
(((
q31_t
((
x
 >> 16+ (
y
 >> 16))), 16) << 16;

775 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

777  
sum
;

784 
__INLINE
 
q31_t
 
__SHADD16
(

785 
q31_t
 
x
,

786 
q31_t
 
y
)

789 
q31_t
 
sum
;

790 
q31_t
 
r
, 
s
;

792 
r
 = (
q15_t

x
;

793 
s
 = (
q15_t

y
;

795 
r
 = ( >> 1+ (
s
 >> 1));

796 
s
 = ((
q31_t
((
x
 >> 17+ (
y
 >> 17))) << 16;

798 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

800  
sum
;

807 
__INLINE
 
q31_t
 
__QSUB16
(

808 
q31_t
 
x
,

809 
q31_t
 
y
)

812 
q31_t
 
sum
;

813 
q31_t
 
r
, 
s
;

815 
r
 = (
q15_t

x
;

816 
s
 = (
q15_t

y
;

818 
r
 = 
__SSAT
 - 
s
, 16);

819 
s
 = 
__SSAT
(((
q31_t
((
x
 >> 16- (
y
 >> 16))), 16) << 16;

821 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

823  
sum
;

829 
__INLINE
 
q31_t
 
__SHSUB16
(

830 
q31_t
 
x
,

831 
q31_t
 
y
)

834 
q31_t
 
diff
;

835 
q31_t
 
r
, 
s
;

837 
r
 = (
q15_t

x
;

838 
s
 = (
q15_t

y
;

840 
r
 = ( >> 1- (
s
 >> 1));

841 
s
 = (((
x
 >> 17- (
y
 >> 17)) << 16);

843 
diff
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

845  
diff
;

851 
__INLINE
 
q31_t
 
__QASX
(

852 
q31_t
 
x
,

853 
q31_t
 
y
)

856 
q31_t
 
sum
 = 0;

858 
sum
 =

859 ((
sum
 +

860 
_q31_to_q15
((
q31_t
((
q15_t
(
x
 >> 16+ (q15_t
y
))) << 16) +

861 
_q31_to_q15
((
q31_t
((
q15_t

x
 - (q15_t(
y
 >> 16)));

863  
sum
;

869 
__INLINE
 
q31_t
 
__SHASX
(

870 
q31_t
 
x
,

871 
q31_t
 
y
)

874 
q31_t
 
sum
;

875 
q31_t
 
r
, 
s
;

877 
r
 = (
q15_t

x
;

878 
s
 = (
q15_t

y
;

880 
r
 = ( >> 1- (
y
 >> 17));

881 
s
 = (((
x
 >> 17) + (s >> 1)) << 16);

883 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

885  
sum
;

892 
__INLINE
 
q31_t
 
__QSAX
(

893 
q31_t
 
x
,

894 
q31_t
 
y
)

897 
q31_t
 
sum
 = 0;

899 
sum
 =

900 ((
sum
 +

901 
_q31_to_q15
((
q31_t
((
q15_t
(
x
 >> 16- (q15_t
y
))) << 16) +

902 
_q31_to_q15
((
q31_t
((
q15_t

x
 + (q15_t(
y
 >> 16)));

904  
sum
;

910 
__INLINE
 
q31_t
 
__SHSAX
(

911 
q31_t
 
x
,

912 
q31_t
 
y
)

915 
q31_t
 
sum
;

916 
q31_t
 
r
, 
s
;

918 
r
 = (
q15_t

x
;

919 
s
 = (
q15_t

y
;

921 
r
 = ( >> 1+ (
y
 >> 17));

922 
s
 = (((
x
 >> 17) - (s >> 1)) << 16);

924 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

926  
sum
;

932 
__INLINE
 
q31_t
 
__SMUSDX
(

933 
q31_t
 
x
,

934 
q31_t
 
y
)

937  ((
q31_t
(((
q15_t

x
 * (q15_t(
y
 >> 16)) -

938 ((
q15_t
(
x
 >> 16* (q15_t
y
)));

944 
__INLINE
 
q31_t
 
__SMUADX
(

945 
q31_t
 
x
,

946 
q31_t
 
y
)

949  ((
q31_t
(((
q15_t

x
 * (q15_t(
y
 >> 16)) +

950 ((
q15_t
(
x
 >> 16* (q15_t
y
)));

956 
__INLINE
 
q31_t
 
__QADD
(

957 
q31_t
 
x
,

958 
q31_t
 
y
)

960  
_q63_to_q31
((
q63_t

x
 + 
y
);

966 
__INLINE
 
q31_t
 
__QSUB
(

967 
q31_t
 
x
,

968 
q31_t
 
y
)

970  
_q63_to_q31
((
q63_t

x
 - 
y
);

976 
__INLINE
 
q31_t
 
__SMLAD
(

977 
q31_t
 
x
,

978 
q31_t
 
y
,

979 
q31_t
 
sum
)

982  (
sum
 + ((
q15_t
(
x
 >> 16* (q15_t(
y
 >> 16)) +

983 ((
q15_t

x
 * (q15_t
y
));

989 
__INLINE
 
q31_t
 
__SMLADX
(

990 
q31_t
 
x
,

991 
q31_t
 
y
,

992 
q31_t
 
sum
)

995  (
sum
 + ((
q15_t
(
x
 >> 16* (q15_t(
y
)) +

996 ((
q15_t

x
 * (q15_t(
y
 >> 16)));

1002 
__INLINE
 
q31_t
 
__SMLSDX
(

1003 
q31_t
 
x
,

1004 
q31_t
 
y
,

1005 
q31_t
 
sum
)

1008  (
sum
 - ((
q15_t
(
x
 >> 16* (q15_t(
y
)) +

1009 ((
q15_t

x
 * (q15_t(
y
 >> 16)));

1015 
__INLINE
 
q63_t
 
__SMLALD
(

1016 
q31_t
 
x
,

1017 
q31_t
 
y
,

1018 
q63_t
 
sum
)

1021  (
sum
 + ((
q15_t
(
x
 >> 16* (q15_t(
y
 >> 16)) +

1022 ((
q15_t

x
 * (q15_t
y
));

1028 
__INLINE
 
q63_t
 
__SMLALDX
(

1029 
q31_t
 
x
,

1030 
q31_t
 
y
,

1031 
q63_t
 
sum
)

1034  (
sum
 + ((
q15_t
(
x
 >> 16* (q15_t
y
)) +

1035 ((
q15_t

x
 * (q15_t(
y
 >> 16));

1041 
__INLINE
 
q31_t
 
__SMUAD
(

1042 
q31_t
 
x
,

1043 
q31_t
 
y
)

1046  (((
x
 >> 16* (
y
 >> 16)) +

1047 (((
x
 << 16>> 16* ((
y
 << 16) >> 16)));

1053 
__INLINE
 
q31_t
 
__SMUSD
(

1054 
q31_t
 
x
,

1055 
q31_t
 
y
)

1058  (-((
x
 >> 16* (
y
 >> 16)) +

1059 (((
x
 << 16>> 16* ((
y
 << 16) >> 16)));

1066 
__INLINE
 
q31_t
 
__SXTB16
(

1067 
q31_t
 
x
)

1070  ((((
x
 << 24) >> 24) & 0x0000FFFF) |

1071 (((
x
 << 8) >> 8) & 0xFFFF0000));

1083 
ut16_t
 
numTs
;

1084 
q7_t
 *
pS
;

1085 
q7_t
 *
pCffs
;

1086 } 
	tm_f__q7
;

1093 
ut16_t
 
numTs
;

1094 
q15_t
 *
pS
;

1095 
q15_t
 *
pCffs
;

1096 } 
	tm_f__q15
;

1103 
ut16_t
 
numTs
;

1104 
q31_t
 *
pS
;

1105 
q31_t
 *
pCffs
;

1106 } 
	tm_f__q31
;

1113 
ut16_t
 
numTs
;

1114 
t32_t
 *
pS
;

1115 
t32_t
 *
pCffs
;

1116 } 
	tm_f__f32
;

1127 
m_f_q7
(

1128 cڡ 
m_f__q7
 * 
S
,

1129 
q7_t
 * 
pSrc
,

1130 
q7_t
 * 
pD
,

1131 
ut32_t
 
blockSize
);

1143 
m_f__q7
(

1144 
m_f__q7
 * 
S
,

1145 
ut16_t
 
numTs
,

1146 
q7_t
 * 
pCffs
,

1147 
q7_t
 * 
pS
,

1148 
ut32_t
 
blockSize
);

1159 
m_f_q15
(

1160 cڡ 
m_f__q15
 * 
S
,

1161 
q15_t
 * 
pSrc
,

1162 
q15_t
 * 
pD
,

1163 
ut32_t
 
blockSize
);

1173 
m_f__q15
(

1174 cڡ 
m_f__q15
 * 
S
,

1175 
q15_t
 * 
pSrc
,

1176 
q15_t
 * 
pD
,

1177 
ut32_t
 
blockSize
);

1190 
m_us
 
m_f__q15
(

1191 
m_f__q15
 * 
S
,

1192 
ut16_t
 
numTs
,

1193 
q15_t
 * 
pCffs
,

1194 
q15_t
 * 
pS
,

1195 
ut32_t
 
blockSize
);

1205 
m_f_q31
(

1206 cڡ 
m_f__q31
 * 
S
,

1207 
q31_t
 * 
pSrc
,

1208 
q31_t
 * 
pD
,

1209 
ut32_t
 
blockSize
);

1219 
m_f__q31
(

1220 cڡ 
m_f__q31
 * 
S
,

1221 
q31_t
 * 
pSrc
,

1222 
q31_t
 * 
pD
,

1223 
ut32_t
 
blockSize
);

1234 
m_f__q31
(

1235 
m_f__q31
 * 
S
,

1236 
ut16_t
 
numTs
,

1237 
q31_t
 * 
pCffs
,

1238 
q31_t
 * 
pS
,

1239 
ut32_t
 
blockSize
);

1249 
m_f_f32
(

1250 cڡ 
m_f__f32
 * 
S
,

1251 
t32_t
 * 
pSrc
,

1252 
t32_t
 * 
pD
,

1253 
ut32_t
 
blockSize
);

1264 
m_f__f32
(

1265 
m_f__f32
 * 
S
,

1266 
ut16_t
 
numTs
,

1267 
t32_t
 * 
pCffs
,

1268 
t32_t
 * 
pS
,

1269 
ut32_t
 
blockSize
);

1277 
t8_t
 
numSges
;

1278 
q15_t
 *
pS
;

1279 
q15_t
 *
pCffs
;

1280 
t8_t
 
poShi
;

1282 } 
	tm_biquad_sd_df1__q15
;

1290 
ut32_t
 
numSges
;

1291 
q31_t
 *
pS
;

1292 
q31_t
 *
pCffs
;

1293 
ut8_t
 
poShi
;

1295 } 
	tm_biquad_sd_df1__q31
;

1302 
ut32_t
 
numSges
;

1303 
t32_t
 *
pS
;

1304 
t32_t
 *
pCffs
;

1307 } 
	tm_biquad_sd_df1__f32
;

1320 
m_biquad_sde_df1_q15
(

1321 cڡ 
m_biquad_sd_df1__q15
 * 
S
,

1322 
q15_t
 * 
pSrc
,

1323 
q15_t
 * 
pD
,

1324 
ut32_t
 
blockSize
);

1336 
m_biquad_sde_df1__q15
(

1337 
m_biquad_sd_df1__q15
 * 
S
,

1338 
ut8_t
 
numSges
,

1339 
q15_t
 * 
pCffs
,

1340 
q15_t
 * 
pS
,

1341 
t8_t
 
poShi
);

1353 
m_biquad_sde_df1__q15
(

1354 cڡ 
m_biquad_sd_df1__q15
 * 
S
,

1355 
q15_t
 * 
pSrc
,

1356 
q15_t
 * 
pD
,

1357 
ut32_t
 
blockSize
);

1369 
m_biquad_sde_df1_q31
(

1370 cڡ 
m_biquad_sd_df1__q31
 * 
S
,

1371 
q31_t
 * 
pSrc
,

1372 
q31_t
 * 
pD
,

1373 
ut32_t
 
blockSize
);

1384 
m_biquad_sde_df1__q31
(

1385 cڡ 
m_biquad_sd_df1__q31
 * 
S
,

1386 
q31_t
 * 
pSrc
,

1387 
q31_t
 * 
pD
,

1388 
ut32_t
 
blockSize
);

1400 
m_biquad_sde_df1__q31
(

1401 
m_biquad_sd_df1__q31
 * 
S
,

1402 
ut8_t
 
numSges
,

1403 
q31_t
 * 
pCffs
,

1404 
q31_t
 * 
pS
,

1405 
t8_t
 
poShi
);

1416 
m_biquad_sde_df1_f32
(

1417 cڡ 
m_biquad_sd_df1__f32
 * 
S
,

1418 
t32_t
 * 
pSrc
,

1419 
t32_t
 * 
pD
,

1420 
ut32_t
 
blockSize
);

1431 
m_biquad_sde_df1__f32
(

1432 
m_biquad_sd_df1__f32
 * 
S
,

1433 
ut8_t
 
numSges
,

1434 
t32_t
 * 
pCffs
,

1435 
t32_t
 * 
pS
);

1444 
ut16_t
 
numRows
;

1445 
ut16_t
 
numCs
;

1446 
t32_t
 *
pDa
;

1447 } 
	tm_mrix__f32
;

1456 
ut16_t
 
numRows
;

1457 
ut16_t
 
numCs
;

1458 
t64_t
 *
pDa
;

1459 } 
	tm_mrix__f64
;

1467 
ut16_t
 
numRows
;

1468 
ut16_t
 
numCs
;

1469 
q15_t
 *
pDa
;

1471 } 
	tm_mrix__q15
;

1479 
ut16_t
 
numRows
;

1480 
ut16_t
 
numCs
;

1481 
q31_t
 *
pDa
;

1483 } 
	tm_mrix__q31
;

1496 
m_us
 
m_m_add_f32
(

1497 cڡ 
m_mrix__f32
 * 
pSrcA
,

1498 cڡ 
m_mrix__f32
 * 
pSrcB
,

1499 
m_mrix__f32
 * 
pD
);

1510 
m_us
 
m_m_add_q15
(

1511 cڡ 
m_mrix__q15
 * 
pSrcA
,

1512 cڡ 
m_mrix__q15
 * 
pSrcB
,

1513 
m_mrix__q15
 * 
pD
);

1524 
m_us
 
m_m_add_q31
(

1525 cڡ 
m_mrix__q31
 * 
pSrcA
,

1526 cڡ 
m_mrix__q31
 * 
pSrcB
,

1527 
m_mrix__q31
 * 
pD
);

1538 
m_us
 
m_m_cmx_mu_f32
(

1539 cڡ 
m_mrix__f32
 * 
pSrcA
,

1540 cڡ 
m_mrix__f32
 * 
pSrcB
,

1541 
m_mrix__f32
 * 
pD
);

1552 
m_us
 
m_m_cmx_mu_q15
(

1553 cڡ 
m_mrix__q15
 * 
pSrcA
,

1554 cڡ 
m_mrix__q15
 * 
pSrcB
,

1555 
m_mrix__q15
 * 
pD
,

1556 
q15_t
 * 
pSch
);

1567 
m_us
 
m_m_cmx_mu_q31
(

1568 cڡ 
m_mrix__q31
 * 
pSrcA
,

1569 cڡ 
m_mrix__q31
 * 
pSrcB
,

1570 
m_mrix__q31
 * 
pD
);

1581 
m_us
 
m_m_s_f32
(

1582 cڡ 
m_mrix__f32
 * 
pSrc
,

1583 
m_mrix__f32
 * 
pD
);

1594 
m_us
 
m_m_s_q15
(

1595 cڡ 
m_mrix__q15
 * 
pSrc
,

1596 
m_mrix__q15
 * 
pD
);

1606 
m_us
 
m_m_s_q31
(

1607 cڡ 
m_mrix__q31
 * 
pSrc
,

1608 
m_mrix__q31
 * 
pD
);

1620 
m_us
 
m_m_mu_f32
(

1621 cڡ 
m_mrix__f32
 * 
pSrcA
,

1622 cڡ 
m_mrix__f32
 * 
pSrcB
,

1623 
m_mrix__f32
 * 
pD
);

1635 
m_us
 
m_m_mu_q15
(

1636 cڡ 
m_mrix__q15
 * 
pSrcA
,

1637 cڡ 
m_mrix__q15
 * 
pSrcB
,

1638 
m_mrix__q15
 * 
pD
,

1639 
q15_t
 * 
pS
);

1651 
m_us
 
m_m_mu__q15
(

1652 cڡ 
m_mrix__q15
 * 
pSrcA
,

1653 cڡ 
m_mrix__q15
 * 
pSrcB
,

1654 
m_mrix__q15
 * 
pD
,

1655 
q15_t
 * 
pS
);

1666 
m_us
 
m_m_mu_q31
(

1667 cڡ 
m_mrix__q31
 * 
pSrcA
,

1668 cڡ 
m_mrix__q31
 * 
pSrcB
,

1669 
m_mrix__q31
 * 
pD
);

1680 
m_us
 
m_m_mu__q31
(

1681 cڡ 
m_mrix__q31
 * 
pSrcA
,

1682 cڡ 
m_mrix__q31
 * 
pSrcB
,

1683 
m_mrix__q31
 * 
pD
);

1695 
m_us
 
m_m_sub_f32
(

1696 cڡ 
m_mrix__f32
 * 
pSrcA
,

1697 cڡ 
m_mrix__f32
 * 
pSrcB
,

1698 
m_mrix__f32
 * 
pD
);

1709 
m_us
 
m_m_sub_q15
(

1710 cڡ 
m_mrix__q15
 * 
pSrcA
,

1711 cڡ 
m_mrix__q15
 * 
pSrcB
,

1712 
m_mrix__q15
 * 
pD
);

1723 
m_us
 
m_m_sub_q31
(

1724 cڡ 
m_mrix__q31
 * 
pSrcA
,

1725 cڡ 
m_mrix__q31
 * 
pSrcB
,

1726 
m_mrix__q31
 * 
pD
);

1737 
m_us
 
m_m_s_f32
(

1738 cڡ 
m_mrix__f32
 * 
pSrc
,

1739 
t32_t
 
s
,

1740 
m_mrix__f32
 * 
pD
);

1752 
m_us
 
m_m_s_q15
(

1753 cڡ 
m_mrix__q15
 * 
pSrc
,

1754 
q15_t
 
sF
,

1755 
t32_t
 
shi
,

1756 
m_mrix__q15
 * 
pD
);

1768 
m_us
 
m_m_s_q31
(

1769 cڡ 
m_mrix__q31
 * 
pSrc
,

1770 
q31_t
 
sF
,

1771 
t32_t
 
shi
,

1772 
m_mrix__q31
 * 
pD
);

1784 
m_m__q31
(

1785 
m_mrix__q31
 * 
S
,

1786 
ut16_t
 
nRows
,

1787 
ut16_t
 
nCumns
,

1788 
q31_t
 * 
pDa
);

1799 
m_m__q15
(

1800 
m_mrix__q15
 * 
S
,

1801 
ut16_t
 
nRows
,

1802 
ut16_t
 
nCumns
,

1803 
q15_t
 * 
pDa
);

1814 
m_m__f32
(

1815 
m_mrix__f32
 * 
S
,

1816 
ut16_t
 
nRows
,

1817 
ut16_t
 
nCumns
,

1818 
t32_t
 * 
pDa
);

1827 
q15_t
 
A0
;

1828 #ifde
ARM_MATH_CM0_FAMILY


1829 
q15_t
 
A1
;

1830 
q15_t
 
A2
;

1832 
q31_t
 
A1
;

1834 
q15_t
 
e
[3];

1835 
q15_t
 
Kp
;

1836 
q15_t
 
Ki
;

1837 
q15_t
 
Kd
;

1838 } 
	tm_pid__q15
;

1845 
q31_t
 
A0
;

1846 
q31_t
 
A1
;

1847 
q31_t
 
A2
;

1848 
q31_t
 
e
[3];

1849 
q31_t
 
Kp
;

1850 
q31_t
 
Ki
;

1851 
q31_t
 
Kd
;

1853 } 
	tm_pid__q31
;

1860 
t32_t
 
A0
;

1861 
t32_t
 
A1
;

1862 
t32_t
 
A2
;

1863 
t32_t
 
e
[3];

1864 
t32_t
 
Kp
;

1865 
t32_t
 
Ki
;

1866 
t32_t
 
Kd
;

1867 } 
	tm_pid__f32
;

1877 
m_pid__f32
(

1878 
m_pid__f32
 * 
S
,

1879 
t32_t
 
tSFg
);

1886 
m_pid_t_f32
(

1887 
m_pid__f32
 * 
S
);

1896 
m_pid__q31
(

1897 
m_pid__q31
 * 
S
,

1898 
t32_t
 
tSFg
);

1907 
m_pid_t_q31
(

1908 
m_pid__q31
 * 
S
);

1916 
m_pid__q15
(

1917 
m_pid__q15
 * 
S
,

1918 
t32_t
 
tSFg
);

1925 
m_pid_t_q15
(

1926 
m_pid__q15
 * 
S
);

1934 
ut32_t
 
nVues
;

1935 
t32_t
 
x1
;

1936 
t32_t
 
xScg
;

1937 
t32_t
 *
pYDa
;

1938 } 
	tm_lr___f32
;

1946 
ut16_t
 
numRows
;

1947 
ut16_t
 
numCs
;

1948 
t32_t
 *
pDa
;

1949 } 
	tm_br___f32
;

1957 
ut16_t
 
numRows
;

1958 
ut16_t
 
numCs
;

1959 
q31_t
 *
pDa
;

1960 } 
	tm_br___q31
;

1968 
ut16_t
 
numRows
;

1969 
ut16_t
 
numCs
;

1970 
q15_t
 *
pDa
;

1971 } 
	tm_br___q15
;

1979 
ut16_t
 
numRows
;

1980 
ut16_t
 
numCs
;

1981 
q7_t
 *
pDa
;

1982 } 
	tm_br___q7
;

1994 
m_mu_q7
(

1995 
q7_t
 * 
pSrcA
,

1996 
q7_t
 * 
pSrcB
,

1997 
q7_t
 * 
pD
,

1998 
ut32_t
 
blockSize
);

2009 
m_mu_q15
(

2010 
q15_t
 * 
pSrcA
,

2011 
q15_t
 * 
pSrcB
,

2012 
q15_t
 * 
pD
,

2013 
ut32_t
 
blockSize
);

2024 
m_mu_q31
(

2025 
q31_t
 * 
pSrcA
,

2026 
q31_t
 * 
pSrcB
,

2027 
q31_t
 * 
pD
,

2028 
ut32_t
 
blockSize
);

2039 
m_mu_f32
(

2040 
t32_t
 * 
pSrcA
,

2041 
t32_t
 * 
pSrcB
,

2042 
t32_t
 * 
pD
,

2043 
ut32_t
 
blockSize
);

2056 
ut16_t
 
fL
;

2057 
ut8_t
 
ifFg
;

2058 
ut8_t
 
bRevFg
;

2059 
q15_t
 *
pTwidd
;

2060 
ut16_t
 *
pBRevTab
;

2061 
ut16_t
 
twidCfModifr
;

2062 
ut16_t
 
bRevFa
;

2063 } 
	tm_cf_dix2__q15
;

2066 
m_us
 
m_cf_dix2__q15
(

2067 
m_cf_dix2__q15
 * 
S
,

2068 
ut16_t
 
fL
,

2069 
ut8_t
 
ifFg
,

2070 
ut8_t
 
bRevFg
);

2073 
m_cf_dix2_q15
(

2074 cڡ 
m_cf_dix2__q15
 * 
S
,

2075 
q15_t
 * 
pSrc
);

2085 
ut16_t
 
fL
;

2086 
ut8_t
 
ifFg
;

2087 
ut8_t
 
bRevFg
;

2088 
q15_t
 *
pTwidd
;

2089 
ut16_t
 *
pBRevTab
;

2090 
ut16_t
 
twidCfModifr
;

2091 
ut16_t
 
bRevFa
;

2092 } 
	tm_cf_dix4__q15
;

2095 
m_us
 
m_cf_dix4__q15
(

2096 
m_cf_dix4__q15
 * 
S
,

2097 
ut16_t
 
fL
,

2098 
ut8_t
 
ifFg
,

2099 
ut8_t
 
bRevFg
);

2102 
m_cf_dix4_q15
(

2103 cڡ 
m_cf_dix4__q15
 * 
S
,

2104 
q15_t
 * 
pSrc
);

2112 
ut16_t
 
fL
;

2113 
ut8_t
 
ifFg
;

2114 
ut8_t
 
bRevFg
;

2115 
q31_t
 *
pTwidd
;

2116 
ut16_t
 *
pBRevTab
;

2117 
ut16_t
 
twidCfModifr
;

2118 
ut16_t
 
bRevFa
;

2119 } 
	tm_cf_dix2__q31
;

2122 
m_us
 
m_cf_dix2__q31
(

2123 
m_cf_dix2__q31
 * 
S
,

2124 
ut16_t
 
fL
,

2125 
ut8_t
 
ifFg
,

2126 
ut8_t
 
bRevFg
);

2129 
m_cf_dix2_q31
(

2130 cڡ 
m_cf_dix2__q31
 * 
S
,

2131 
q31_t
 * 
pSrc
);

2139 
ut16_t
 
fL
;

2140 
ut8_t
 
ifFg
;

2141 
ut8_t
 
bRevFg
;

2142 
q31_t
 *
pTwidd
;

2143 
ut16_t
 *
pBRevTab
;

2144 
ut16_t
 
twidCfModifr
;

2145 
ut16_t
 
bRevFa
;

2146 } 
	tm_cf_dix4__q31
;

2149 
m_cf_dix4_q31
(

2150 cڡ 
m_cf_dix4__q31
 * 
S
,

2151 
q31_t
 * 
pSrc
);

2154 
m_us
 
m_cf_dix4__q31
(

2155 
m_cf_dix4__q31
 * 
S
,

2156 
ut16_t
 
fL
,

2157 
ut8_t
 
ifFg
,

2158 
ut8_t
 
bRevFg
);

2166 
ut16_t
 
fL
;

2167 
ut8_t
 
ifFg
;

2168 
ut8_t
 
bRevFg
;

2169 
t32_t
 *
pTwidd
;

2170 
ut16_t
 *
pBRevTab
;

2171 
ut16_t
 
twidCfModifr
;

2172 
ut16_t
 
bRevFa
;

2173 
t32_t
 
ebyfL
;

2174 } 
	tm_cf_dix2__f32
;

2177 
m_us
 
m_cf_dix2__f32
(

2178 
m_cf_dix2__f32
 * 
S
,

2179 
ut16_t
 
fL
,

2180 
ut8_t
 
ifFg
,

2181 
ut8_t
 
bRevFg
);

2184 
m_cf_dix2_f32
(

2185 cڡ 
m_cf_dix2__f32
 * 
S
,

2186 
t32_t
 * 
pSrc
);

2194 
ut16_t
 
fL
;

2195 
ut8_t
 
ifFg
;

2196 
ut8_t
 
bRevFg
;

2197 
t32_t
 *
pTwidd
;

2198 
ut16_t
 *
pBRevTab
;

2199 
ut16_t
 
twidCfModifr
;

2200 
ut16_t
 
bRevFa
;

2201 
t32_t
 
ebyfL
;

2202 } 
	tm_cf_dix4__f32
;

2205 
m_us
 
m_cf_dix4__f32
(

2206 
m_cf_dix4__f32
 * 
S
,

2207 
ut16_t
 
fL
,

2208 
ut8_t
 
ifFg
,

2209 
ut8_t
 
bRevFg
);

2212 
m_cf_dix4_f32
(

2213 cڡ 
m_cf_dix4__f32
 * 
S
,

2214 
t32_t
 * 
pSrc
);

2222 
ut16_t
 
fL
;

2223 cڡ 
q15_t
 *
pTwidd
;

2224 cڡ 
ut16_t
 *
pBRevTab
;

2225 
ut16_t
 
bRevLgth
;

2226 } 
	tm_cf__q15
;

2228 
m_cf_q15
(

2229 cڡ 
m_cf__q15
 * 
S
,

2230 
q15_t
 * 
p1
,

2231 
ut8_t
 
ifFg
,

2232 
ut8_t
 
bRevFg
);

2240 
ut16_t
 
fL
;

2241 cڡ 
q31_t
 *
pTwidd
;

2242 cڡ 
ut16_t
 *
pBRevTab
;

2243 
ut16_t
 
bRevLgth
;

2244 } 
	tm_cf__q31
;

2246 
m_cf_q31
(

2247 cڡ 
m_cf__q31
 * 
S
,

2248 
q31_t
 * 
p1
,

2249 
ut8_t
 
ifFg
,

2250 
ut8_t
 
bRevFg
);

2258 
ut16_t
 
fL
;

2259 cڡ 
t32_t
 *
pTwidd
;

2260 cڡ 
ut16_t
 *
pBRevTab
;

2261 
ut16_t
 
bRevLgth
;

2262 } 
	tm_cf__f32
;

2264 
m_cf_f32
(

2265 cڡ 
m_cf__f32
 * 
S
,

2266 
t32_t
 * 
p1
,

2267 
ut8_t
 
ifFg
,

2268 
ut8_t
 
bRevFg
);

2276 
ut32_t
 
fLRl
;

2277 
ut8_t
 
ifFgR
;

2278 
ut8_t
 
bRevFgR
;

2279 
ut32_t
 
twidCfRModifr
;

2280 
q15_t
 *
pTwiddARl
;

2281 
q15_t
 *
pTwiddBRl
;

2282 cڡ 
m_cf__q15
 *
pCf
;

2283 } 
	tm_rf__q15
;

2285 
m_us
 
m_rf__q15
(

2286 
m_rf__q15
 * 
S
,

2287 
ut32_t
 
fLRl
,

2288 
ut32_t
 
ifFgR
,

2289 
ut32_t
 
bRevFg
);

2291 
m_rf_q15
(

2292 cڡ 
m_rf__q15
 * 
S
,

2293 
q15_t
 * 
pSrc
,

2294 
q15_t
 * 
pD
);

2302 
ut32_t
 
fLRl
;

2303 
ut8_t
 
ifFgR
;

2304 
ut8_t
 
bRevFgR
;

2305 
ut32_t
 
twidCfRModifr
;

2306 
q31_t
 *
pTwiddARl
;

2307 
q31_t
 *
pTwiddBRl
;

2308 cڡ 
m_cf__q31
 *
pCf
;

2309 } 
	tm_rf__q31
;

2311 
m_us
 
m_rf__q31
(

2312 
m_rf__q31
 * 
S
,

2313 
ut32_t
 
fLRl
,

2314 
ut32_t
 
ifFgR
,

2315 
ut32_t
 
bRevFg
);

2317 
m_rf_q31
(

2318 cڡ 
m_rf__q31
 * 
S
,

2319 
q31_t
 * 
pSrc
,

2320 
q31_t
 * 
pD
);

2328 
ut32_t
 
fLRl
;

2329 
ut16_t
 
fLBy2
;

2330 
ut8_t
 
ifFgR
;

2331 
ut8_t
 
bRevFgR
;

2332 
ut32_t
 
twidCfRModifr
;

2333 
t32_t
 *
pTwiddARl
;

2334 
t32_t
 *
pTwiddBRl
;

2335 
m_cf_dix4__f32
 *
pCf
;

2336 } 
	tm_rf__f32
;

2338 
m_us
 
m_rf__f32
(

2339 
m_rf__f32
 * 
S
,

2340 
m_cf_dix4__f32
 * 
S_CFFT
,

2341 
ut32_t
 
fLRl
,

2342 
ut32_t
 
ifFgR
,

2343 
ut32_t
 
bRevFg
);

2345 
m_rf_f32
(

2346 cڡ 
m_rf__f32
 * 
S
,

2347 
t32_t
 * 
pSrc
,

2348 
t32_t
 * 
pD
);

2356 
m_cf__f32
 
St
;

2357 
ut16_t
 
fLRFFT
;

2358 
t32_t
 * 
pTwiddRFFT
;

2359 } 
	tm_rf___f32
 ;

2361 
m_us
 
m_rf___f32
 (

2362 
m_rf___f32
 * 
S
,

2363 
ut16_t
 
fL
);

2365 
m_rf__f32
(

2366 
m_rf___f32
 * 
S
,

2367 
t32_t
 * 
p
, flt32_* 
pOut
,

2368 
ut8_t
 
ifFg
);

2376 
ut16_t
 
N
;

2377 
ut16_t
 
Nby2
;

2378 
t32_t
 
nmize
;

2379 
t32_t
 *
pTwidd
;

2380 
t32_t
 *
pCosFa
;

2381 
m_rf__f32
 *
pRf
;

2382 
m_cf_dix4__f32
 *
pCf
;

2383 } 
	tm_d4__f32
;

2396 
m_us
 
m_d4__f32
(

2397 
m_d4__f32
 * 
S
,

2398 
m_rf__f32
 * 
S_RFFT
,

2399 
m_cf_dix4__f32
 * 
S_CFFT
,

2400 
ut16_t
 
N
,

2401 
ut16_t
 
Nby2
,

2402 
t32_t
 
nmize
);

2412 
m_d4_f32
(

2413 cڡ 
m_d4__f32
 * 
S
,

2414 
t32_t
 * 
pS
,

2415 
t32_t
 * 
pIƚeBufr
);

2423 
ut16_t
 
N
;

2424 
ut16_t
 
Nby2
;

2425 
q31_t
 
nmize
;

2426 
q31_t
 *
pTwidd
;

2427 
q31_t
 *
pCosFa
;

2428 
m_rf__q31
 *
pRf
;

2429 
m_cf_dix4__q31
 *
pCf
;

2430 } 
	tm_d4__q31
;

2443 
m_us
 
m_d4__q31
(

2444 
m_d4__q31
 * 
S
,

2445 
m_rf__q31
 * 
S_RFFT
,

2446 
m_cf_dix4__q31
 * 
S_CFFT
,

2447 
ut16_t
 
N
,

2448 
ut16_t
 
Nby2
,

2449 
q31_t
 
nmize
);

2459 
m_d4_q31
(

2460 cڡ 
m_d4__q31
 * 
S
,

2461 
q31_t
 * 
pS
,

2462 
q31_t
 * 
pIƚeBufr
);

2470 
ut16_t
 
N
;

2471 
ut16_t
 
Nby2
;

2472 
q15_t
 
nmize
;

2473 
q15_t
 *
pTwidd
;

2474 
q15_t
 *
pCosFa
;

2475 
m_rf__q15
 *
pRf
;

2476 
m_cf_dix4__q15
 *
pCf
;

2477 } 
	tm_d4__q15
;

2490 
m_us
 
m_d4__q15
(

2491 
m_d4__q15
 * 
S
,

2492 
m_rf__q15
 * 
S_RFFT
,

2493 
m_cf_dix4__q15
 * 
S_CFFT
,

2494 
ut16_t
 
N
,

2495 
ut16_t
 
Nby2
,

2496 
q15_t
 
nmize
);

2506 
m_d4_q15
(

2507 cڡ 
m_d4__q15
 * 
S
,

2508 
q15_t
 * 
pS
,

2509 
q15_t
 * 
pIƚeBufr
);

2520 
m_add_f32
(

2521 
t32_t
 * 
pSrcA
,

2522 
t32_t
 * 
pSrcB
,

2523 
t32_t
 * 
pD
,

2524 
ut32_t
 
blockSize
);

2535 
m_add_q7
(

2536 
q7_t
 * 
pSrcA
,

2537 
q7_t
 * 
pSrcB
,

2538 
q7_t
 * 
pD
,

2539 
ut32_t
 
blockSize
);

2550 
m_add_q15
(

2551 
q15_t
 * 
pSrcA
,

2552 
q15_t
 * 
pSrcB
,

2553 
q15_t
 * 
pD
,

2554 
ut32_t
 
blockSize
);

2565 
m_add_q31
(

2566 
q31_t
 * 
pSrcA
,

2567 
q31_t
 * 
pSrcB
,

2568 
q31_t
 * 
pD
,

2569 
ut32_t
 
blockSize
);

2580 
m_sub_f32
(

2581 
t32_t
 * 
pSrcA
,

2582 
t32_t
 * 
pSrcB
,

2583 
t32_t
 * 
pD
,

2584 
ut32_t
 
blockSize
);

2595 
m_sub_q7
(

2596 
q7_t
 * 
pSrcA
,

2597 
q7_t
 * 
pSrcB
,

2598 
q7_t
 * 
pD
,

2599 
ut32_t
 
blockSize
);

2610 
m_sub_q15
(

2611 
q15_t
 * 
pSrcA
,

2612 
q15_t
 * 
pSrcB
,

2613 
q15_t
 * 
pD
,

2614 
ut32_t
 
blockSize
);

2625 
m_sub_q31
(

2626 
q31_t
 * 
pSrcA
,

2627 
q31_t
 * 
pSrcB
,

2628 
q31_t
 * 
pD
,

2629 
ut32_t
 
blockSize
);

2640 
m_s_f32
(

2641 
t32_t
 * 
pSrc
,

2642 
t32_t
 
s
,

2643 
t32_t
 * 
pD
,

2644 
ut32_t
 
blockSize
);

2656 
m_s_q7
(

2657 
q7_t
 * 
pSrc
,

2658 
q7_t
 
sF
,

2659 
t8_t
 
shi
,

2660 
q7_t
 * 
pD
,

2661 
ut32_t
 
blockSize
);

2673 
m_s_q15
(

2674 
q15_t
 * 
pSrc
,

2675 
q15_t
 
sF
,

2676 
t8_t
 
shi
,

2677 
q15_t
 * 
pD
,

2678 
ut32_t
 
blockSize
);

2690 
m_s_q31
(

2691 
q31_t
 * 
pSrc
,

2692 
q31_t
 
sF
,

2693 
t8_t
 
shi
,

2694 
q31_t
 * 
pD
,

2695 
ut32_t
 
blockSize
);

2705 
m_abs_q7
(

2706 
q7_t
 * 
pSrc
,

2707 
q7_t
 * 
pD
,

2708 
ut32_t
 
blockSize
);

2718 
m_abs_f32
(

2719 
t32_t
 * 
pSrc
,

2720 
t32_t
 * 
pD
,

2721 
ut32_t
 
blockSize
);

2731 
m_abs_q15
(

2732 
q15_t
 * 
pSrc
,

2733 
q15_t
 * 
pD
,

2734 
ut32_t
 
blockSize
);

2744 
m_abs_q31
(

2745 
q31_t
 * 
pSrc
,

2746 
q31_t
 * 
pD
,

2747 
ut32_t
 
blockSize
);

2758 
m_d_od_f32
(

2759 
t32_t
 * 
pSrcA
,

2760 
t32_t
 * 
pSrcB
,

2761 
ut32_t
 
blockSize
,

2762 
t32_t
 * 
su
);

2773 
m_d_od_q7
(

2774 
q7_t
 * 
pSrcA
,

2775 
q7_t
 * 
pSrcB
,

2776 
ut32_t
 
blockSize
,

2777 
q31_t
 * 
su
);

2788 
m_d_od_q15
(

2789 
q15_t
 * 
pSrcA
,

2790 
q15_t
 * 
pSrcB
,

2791 
ut32_t
 
blockSize
,

2792 
q63_t
 * 
su
);

2803 
m_d_od_q31
(

2804 
q31_t
 * 
pSrcA
,

2805 
q31_t
 * 
pSrcB
,

2806 
ut32_t
 
blockSize
,

2807 
q63_t
 * 
su
);

2818 
m_shi_q7
(

2819 
q7_t
 * 
pSrc
,

2820 
t8_t
 
shiBs
,

2821 
q7_t
 * 
pD
,

2822 
ut32_t
 
blockSize
);

2833 
m_shi_q15
(

2834 
q15_t
 * 
pSrc
,

2835 
t8_t
 
shiBs
,

2836 
q15_t
 * 
pD
,

2837 
ut32_t
 
blockSize
);

2848 
m_shi_q31
(

2849 
q31_t
 * 
pSrc
,

2850 
t8_t
 
shiBs
,

2851 
q31_t
 * 
pD
,

2852 
ut32_t
 
blockSize
);

2863 
m_offt_f32
(

2864 
t32_t
 * 
pSrc
,

2865 
t32_t
 
offt
,

2866 
t32_t
 * 
pD
,

2867 
ut32_t
 
blockSize
);

2878 
m_offt_q7
(

2879 
q7_t
 * 
pSrc
,

2880 
q7_t
 
offt
,

2881 
q7_t
 * 
pD
,

2882 
ut32_t
 
blockSize
);

2893 
m_offt_q15
(

2894 
q15_t
 * 
pSrc
,

2895 
q15_t
 
offt
,

2896 
q15_t
 * 
pD
,

2897 
ut32_t
 
blockSize
);

2908 
m_offt_q31
(

2909 
q31_t
 * 
pSrc
,

2910 
q31_t
 
offt
,

2911 
q31_t
 * 
pD
,

2912 
ut32_t
 
blockSize
);

2922 
m_ge_f32
(

2923 
t32_t
 * 
pSrc
,

2924 
t32_t
 * 
pD
,

2925 
ut32_t
 
blockSize
);

2935 
m_ge_q7
(

2936 
q7_t
 * 
pSrc
,

2937 
q7_t
 * 
pD
,

2938 
ut32_t
 
blockSize
);

2948 
m_ge_q15
(

2949 
q15_t
 * 
pSrc
,

2950 
q15_t
 * 
pD
,

2951 
ut32_t
 
blockSize
);

2961 
m_ge_q31
(

2962 
q31_t
 * 
pSrc
,

2963 
q31_t
 * 
pD
,

2964 
ut32_t
 
blockSize
);

2972 
m_cy_f32
(

2973 
t32_t
 * 
pSrc
,

2974 
t32_t
 * 
pD
,

2975 
ut32_t
 
blockSize
);

2984 
m_cy_q7
(

2985 
q7_t
 * 
pSrc
,

2986 
q7_t
 * 
pD
,

2987 
ut32_t
 
blockSize
);

2996 
m_cy_q15
(

2997 
q15_t
 * 
pSrc
,

2998 
q15_t
 * 
pD
,

2999 
ut32_t
 
blockSize
);

3008 
m_cy_q31
(

3009 
q31_t
 * 
pSrc
,

3010 
q31_t
 * 
pD
,

3011 
ut32_t
 
blockSize
);

3019 
m_fl_f32
(

3020 
t32_t
 
vue
,

3021 
t32_t
 * 
pD
,

3022 
ut32_t
 
blockSize
);

3031 
m_fl_q7
(

3032 
q7_t
 
vue
,

3033 
q7_t
 * 
pD
,

3034 
ut32_t
 
blockSize
);

3043 
m_fl_q15
(

3044 
q15_t
 
vue
,

3045 
q15_t
 * 
pD
,

3046 
ut32_t
 
blockSize
);

3055 
m_fl_q31
(

3056 
q31_t
 
vue
,

3057 
q31_t
 * 
pD
,

3058 
ut32_t
 
blockSize
);

3070 
m_cv_f32
(

3071 
t32_t
 * 
pSrcA
,

3072 
ut32_t
 
cAL
,

3073 
t32_t
 * 
pSrcB
,

3074 
ut32_t
 
cBL
,

3075 
t32_t
 * 
pD
);

3091 
m_cv_t_q15
(

3092 
q15_t
 * 
pSrcA
,

3093 
ut32_t
 
cAL
,

3094 
q15_t
 * 
pSrcB
,

3095 
ut32_t
 
cBL
,

3096 
q15_t
 * 
pD
,

3097 
q15_t
 * 
pSch1
,

3098 
q15_t
 * 
pSch2
);

3111 
m_cv_q15
(

3112 
q15_t
 * 
pSrcA
,

3113 
ut32_t
 
cAL
,

3114 
q15_t
 * 
pSrcB
,

3115 
ut32_t
 
cBL
,

3116 
q15_t
 * 
pD
);

3128 
m_cv__q15
(

3129 
q15_t
 * 
pSrcA
,

3130 
ut32_t
 
cAL
,

3131 
q15_t
 * 
pSrcB
,

3132 
ut32_t
 
cBL
,

3133 
q15_t
 * 
pD
);

3147 
m_cv__t_q15
(

3148 
q15_t
 * 
pSrcA
,

3149 
ut32_t
 
cAL
,

3150 
q15_t
 * 
pSrcB
,

3151 
ut32_t
 
cBL
,

3152 
q15_t
 * 
pD
,

3153 
q15_t
 * 
pSch1
,

3154 
q15_t
 * 
pSch2
);

3168 
m_cv_q31
(

3169 
q31_t
 * 
pSrcA
,

3170 
ut32_t
 
cAL
,

3171 
q31_t
 * 
pSrcB
,

3172 
ut32_t
 
cBL
,

3173 
q31_t
 * 
pD
);

3185 
m_cv__q31
(

3186 
q31_t
 * 
pSrcA
,

3187 
ut32_t
 
cAL
,

3188 
q31_t
 * 
pSrcB
,

3189 
ut32_t
 
cBL
,

3190 
q31_t
 * 
pD
);

3205 
m_cv_t_q7
(

3206 
q7_t
 * 
pSrcA
,

3207 
ut32_t
 
cAL
,

3208 
q7_t
 * 
pSrcB
,

3209 
ut32_t
 
cBL
,

3210 
q7_t
 * 
pD
,

3211 
q15_t
 * 
pSch1
,

3212 
q15_t
 * 
pSch2
);

3226 
m_cv_q7
(

3227 
q7_t
 * 
pSrcA
,

3228 
ut32_t
 
cAL
,

3229 
q7_t
 * 
pSrcB
,

3230 
ut32_t
 
cBL
,

3231 
q7_t
 * 
pD
);

3246 
m_us
 
m_cv_l_f32
(

3247 
t32_t
 * 
pSrcA
,

3248 
ut32_t
 
cAL
,

3249 
t32_t
 * 
pSrcB
,

3250 
ut32_t
 
cBL
,

3251 
t32_t
 * 
pD
,

3252 
ut32_t
 
fIndex
,

3253 
ut32_t
 
numPots
);

3269 
m_us
 
m_cv_l_t_q15
(

3270 
q15_t
 * 
pSrcA
,

3271 
ut32_t
 
cAL
,

3272 
q15_t
 * 
pSrcB
,

3273 
ut32_t
 
cBL
,

3274 
q15_t
 * 
pD
,

3275 
ut32_t
 
fIndex
,

3276 
ut32_t
 
numPots
,

3277 
q15_t
 * 
pSch1
,

3278 
q15_t
 * 
pSch2
);

3293 
m_us
 
m_cv_l_q15
(

3294 
q15_t
 * 
pSrcA
,

3295 
ut32_t
 
cAL
,

3296 
q15_t
 * 
pSrcB
,

3297 
ut32_t
 
cBL
,

3298 
q15_t
 * 
pD
,

3299 
ut32_t
 
fIndex
,

3300 
ut32_t
 
numPots
);

3314 
m_us
 
m_cv_l__q15
(

3315 
q15_t
 * 
pSrcA
,

3316 
ut32_t
 
cAL
,

3317 
q15_t
 * 
pSrcB
,

3318 
ut32_t
 
cBL
,

3319 
q15_t
 * 
pD
,

3320 
ut32_t
 
fIndex
,

3321 
ut32_t
 
numPots
);

3338 
m_us
 
m_cv_l__t_q15
(

3339 
q15_t
 * 
pSrcA
,

3340 
ut32_t
 
cAL
,

3341 
q15_t
 * 
pSrcB
,

3342 
ut32_t
 
cBL
,

3343 
q15_t
 * 
pD
,

3344 
ut32_t
 
fIndex
,

3345 
ut32_t
 
numPots
,

3346 
q15_t
 * 
pSch1
,

3347 
q15_t
 * 
pSch2
);

3362 
m_us
 
m_cv_l_q31
(

3363 
q31_t
 * 
pSrcA
,

3364 
ut32_t
 
cAL
,

3365 
q31_t
 * 
pSrcB
,

3366 
ut32_t
 
cBL
,

3367 
q31_t
 * 
pD
,

3368 
ut32_t
 
fIndex
,

3369 
ut32_t
 
numPots
);

3384 
m_us
 
m_cv_l__q31
(

3385 
q31_t
 * 
pSrcA
,

3386 
ut32_t
 
cAL
,

3387 
q31_t
 * 
pSrcB
,

3388 
ut32_t
 
cBL
,

3389 
q31_t
 * 
pD
,

3390 
ut32_t
 
fIndex
,

3391 
ut32_t
 
numPots
);

3408 
m_us
 
m_cv_l_t_q7
(

3409 
q7_t
 * 
pSrcA
,

3410 
ut32_t
 
cAL
,

3411 
q7_t
 * 
pSrcB
,

3412 
ut32_t
 
cBL
,

3413 
q7_t
 * 
pD
,

3414 
ut32_t
 
fIndex
,

3415 
ut32_t
 
numPots
,

3416 
q15_t
 * 
pSch1
,

3417 
q15_t
 * 
pSch2
);

3432 
m_us
 
m_cv_l_q7
(

3433 
q7_t
 * 
pSrcA
,

3434 
ut32_t
 
cAL
,

3435 
q7_t
 * 
pSrcB
,

3436 
ut32_t
 
cBL
,

3437 
q7_t
 * 
pD
,

3438 
ut32_t
 
fIndex
,

3439 
ut32_t
 
numPots
);

3449 
ut8_t
 
M
;

3450 
ut16_t
 
numTs
;

3451 
q15_t
 *
pCffs
;

3452 
q15_t
 *
pS
;

3453 } 
	tm_f_decime__q15
;

3461 
ut8_t
 
M
;

3462 
ut16_t
 
numTs
;

3463 
q31_t
 *
pCffs
;

3464 
q31_t
 *
pS
;

3466 } 
	tm_f_decime__q31
;

3474 
ut8_t
 
M
;

3475 
ut16_t
 
numTs
;

3476 
t32_t
 *
pCffs
;

3477 
t32_t
 *
pS
;

3479 } 
	tm_f_decime__f32
;

3492 
m_f_decime_f32
(

3493 cڡ 
m_f_decime__f32
 * 
S
,

3494 
t32_t
 * 
pSrc
,

3495 
t32_t
 * 
pD
,

3496 
ut32_t
 
blockSize
);

3511 
m_us
 
m_f_decime__f32
(

3512 
m_f_decime__f32
 * 
S
,

3513 
ut16_t
 
numTs
,

3514 
ut8_t
 
M
,

3515 
t32_t
 * 
pCffs
,

3516 
t32_t
 * 
pS
,

3517 
ut32_t
 
blockSize
);

3528 
m_f_decime_q15
(

3529 cڡ 
m_f_decime__q15
 * 
S
,

3530 
q15_t
 * 
pSrc
,

3531 
q15_t
 * 
pD
,

3532 
ut32_t
 
blockSize
);

3543 
m_f_decime__q15
(

3544 cڡ 
m_f_decime__q15
 * 
S
,

3545 
q15_t
 * 
pSrc
,

3546 
q15_t
 * 
pD
,

3547 
ut32_t
 
blockSize
);

3563 
m_us
 
m_f_decime__q15
(

3564 
m_f_decime__q15
 * 
S
,

3565 
ut16_t
 
numTs
,

3566 
ut8_t
 
M
,

3567 
q15_t
 * 
pCffs
,

3568 
q15_t
 * 
pS
,

3569 
ut32_t
 
blockSize
);

3580 
m_f_decime_q31
(

3581 cڡ 
m_f_decime__q31
 * 
S
,

3582 
q31_t
 * 
pSrc
,

3583 
q31_t
 * 
pD
,

3584 
ut32_t
 
blockSize
);

3595 
m_f_decime__q31
(

3596 
m_f_decime__q31
 * 
S
,

3597 
q31_t
 * 
pSrc
,

3598 
q31_t
 * 
pD
,

3599 
ut32_t
 
blockSize
);

3614 
m_us
 
m_f_decime__q31
(

3615 
m_f_decime__q31
 * 
S
,

3616 
ut16_t
 
numTs
,

3617 
ut8_t
 
M
,

3618 
q31_t
 * 
pCffs
,

3619 
q31_t
 * 
pS
,

3620 
ut32_t
 
blockSize
);

3630 
ut8_t
 
L
;

3631 
ut16_t
 
phaLgth
;

3632 
q15_t
 *
pCffs
;

3633 
q15_t
 *
pS
;

3634 } 
	tm_f_ީe__q15
;

3642 
ut8_t
 
L
;

3643 
ut16_t
 
phaLgth
;

3644 
q31_t
 *
pCffs
;

3645 
q31_t
 *
pS
;

3646 } 
	tm_f_ީe__q31
;

3654 
ut8_t
 
L
;

3655 
ut16_t
 
phaLgth
;

3656 
t32_t
 *
pCffs
;

3657 
t32_t
 *
pS
;

3658 } 
	tm_f_ީe__f32
;

3670 
m_f_ީe_q15
(

3671 cڡ 
m_f_ީe__q15
 * 
S
,

3672 
q15_t
 * 
pSrc
,

3673 
q15_t
 * 
pD
,

3674 
ut32_t
 
blockSize
);

3689 
m_us
 
m_f_ީe__q15
(

3690 
m_f_ީe__q15
 * 
S
,

3691 
ut8_t
 
L
,

3692 
ut16_t
 
numTs
,

3693 
q15_t
 * 
pCffs
,

3694 
q15_t
 * 
pS
,

3695 
ut32_t
 
blockSize
);

3706 
m_f_ީe_q31
(

3707 cڡ 
m_f_ީe__q31
 * 
S
,

3708 
q31_t
 * 
pSrc
,

3709 
q31_t
 * 
pD
,

3710 
ut32_t
 
blockSize
);

3724 
m_us
 
m_f_ީe__q31
(

3725 
m_f_ީe__q31
 * 
S
,

3726 
ut8_t
 
L
,

3727 
ut16_t
 
numTs
,

3728 
q31_t
 * 
pCffs
,

3729 
q31_t
 * 
pS
,

3730 
ut32_t
 
blockSize
);

3742 
m_f_ީe_f32
(

3743 cڡ 
m_f_ީe__f32
 * 
S
,

3744 
t32_t
 * 
pSrc
,

3745 
t32_t
 * 
pD
,

3746 
ut32_t
 
blockSize
);

3760 
m_us
 
m_f_ީe__f32
(

3761 
m_f_ީe__f32
 * 
S
,

3762 
ut8_t
 
L
,

3763 
ut16_t
 
numTs
,

3764 
t32_t
 * 
pCffs
,

3765 
t32_t
 * 
pS
,

3766 
ut32_t
 
blockSize
);

3774 
ut8_t
 
numSges
;

3775 
q63_t
 *
pS
;

3776 
q31_t
 *
pCffs
;

3777 
ut8_t
 
poShi
;

3779 } 
	tm_biquad_s_df1_32x64_s_q31
;

3790 
m_biquad_s_df1_32x64_q31
(

3791 cڡ 
m_biquad_s_df1_32x64_s_q31
 * 
S
,

3792 
q31_t
 * 
pSrc
,

3793 
q31_t
 * 
pD
,

3794 
ut32_t
 
blockSize
);

3806 
m_biquad_s_df1_32x64__q31
(

3807 
m_biquad_s_df1_32x64_s_q31
 * 
S
,

3808 
ut8_t
 
numSges
,

3809 
q31_t
 * 
pCffs
,

3810 
q63_t
 * 
pS
,

3811 
ut8_t
 
poShi
);

3821 
ut8_t
 
numSges
;

3822 
t32_t
 *
pS
;

3823 
t32_t
 *
pCffs
;

3824 } 
	tm_biquad_sde_df2T__f32
;

3834 
ut8_t
 
numSges
;

3835 
t32_t
 *
pS
;

3836 
t32_t
 *
pCffs
;

3837 } 
	tm_biquad_sde_eo_df2T__f32
;

3847 
ut8_t
 
numSges
;

3848 
t64_t
 *
pS
;

3849 
t64_t
 *
pCffs
;

3850 } 
	tm_biquad_sde_df2T__f64
;

3862 
m_biquad_sde_df2T_f32
(

3863 cڡ 
m_biquad_sde_df2T__f32
 * 
S
,

3864 
t32_t
 * 
pSrc
,

3865 
t32_t
 * 
pD
,

3866 
ut32_t
 
blockSize
);

3878 
m_biquad_sde_eo_df2T_f32
(

3879 cڡ 
m_biquad_sde_eo_df2T__f32
 * 
S
,

3880 
t32_t
 * 
pSrc
,

3881 
t32_t
 * 
pD
,

3882 
ut32_t
 
blockSize
);

3893 
m_biquad_sde_df2T_f64
(

3894 cڡ 
m_biquad_sde_df2T__f64
 * 
S
,

3895 
t64_t
 * 
pSrc
,

3896 
t64_t
 * 
pD
,

3897 
ut32_t
 
blockSize
);

3909 
m_biquad_sde_df2T__f32
(

3910 
m_biquad_sde_df2T__f32
 * 
S
,

3911 
ut8_t
 
numSges
,

3912 
t32_t
 * 
pCffs
,

3913 
t32_t
 * 
pS
);

3925 
m_biquad_sde_eo_df2T__f32
(

3926 
m_biquad_sde_eo_df2T__f32
 * 
S
,

3927 
ut8_t
 
numSges
,

3928 
t32_t
 * 
pCffs
,

3929 
t32_t
 * 
pS
);

3941 
m_biquad_sde_df2T__f64
(

3942 
m_biquad_sde_df2T__f64
 * 
S
,

3943 
ut8_t
 
numSges
,

3944 
t64_t
 * 
pCffs
,

3945 
t64_t
 * 
pS
);

3955 
ut16_t
 
numSges
;

3956 
q15_t
 *
pS
;

3957 
q15_t
 *
pCffs
;

3958 } 
	tm_f_ωi__q15
;

3966 
ut16_t
 
numSges
;

3967 
q31_t
 *
pS
;

3968 
q31_t
 *
pCffs
;

3969 } 
	tm_f_ωi__q31
;

3977 
ut16_t
 
numSges
;

3978 
t32_t
 *
pS
;

3979 
t32_t
 *
pCffs
;

3980 } 
	tm_f_ωi__f32
;

3991 
m_f_ωi__q15
(

3992 
m_f_ωi__q15
 * 
S
,

3993 
ut16_t
 
numSges
,

3994 
q15_t
 * 
pCffs
,

3995 
q15_t
 * 
pS
);

4006 
m_f_ωi_q15
(

4007 cڡ 
m_f_ωi__q15
 * 
S
,

4008 
q15_t
 * 
pSrc
,

4009 
q15_t
 * 
pD
,

4010 
ut32_t
 
blockSize
);

4021 
m_f_ωi__q31
(

4022 
m_f_ωi__q31
 * 
S
,

4023 
ut16_t
 
numSges
,

4024 
q31_t
 * 
pCffs
,

4025 
q31_t
 * 
pS
);

4037 
m_f_ωi_q31
(

4038 cڡ 
m_f_ωi__q31
 * 
S
,

4039 
q31_t
 * 
pSrc
,

4040 
q31_t
 * 
pD
,

4041 
ut32_t
 
blockSize
);

4052 
m_f_ωi__f32
(

4053 
m_f_ωi__f32
 * 
S
,

4054 
ut16_t
 
numSges
,

4055 
t32_t
 * 
pCffs
,

4056 
t32_t
 * 
pS
);

4067 
m_f_ωi_f32
(

4068 cڡ 
m_f_ωi__f32
 * 
S
,

4069 
t32_t
 * 
pSrc
,

4070 
t32_t
 * 
pD
,

4071 
ut32_t
 
blockSize
);

4078 
ut16_t
 
numSges
;

4079 
q15_t
 *
pS
;

4080 
q15_t
 *
pkCffs
;

4081 
q15_t
 *
pvCffs
;

4082 } 
	tm_i_ωi__q15
;

4089 
ut16_t
 
numSges
;

4090 
q31_t
 *
pS
;

4091 
q31_t
 *
pkCffs
;

4092 
q31_t
 *
pvCffs
;

4093 } 
	tm_i_ωi__q31
;

4100 
ut16_t
 
numSges
;

4101 
t32_t
 *
pS
;

4102 
t32_t
 *
pkCffs
;

4103 
t32_t
 *
pvCffs
;

4104 } 
	tm_i_ωi__f32
;

4115 
m_i_ωi_f32
(

4116 cڡ 
m_i_ωi__f32
 * 
S
,

4117 
t32_t
 * 
pSrc
,

4118 
t32_t
 * 
pD
,

4119 
ut32_t
 
blockSize
);

4132 
m_i_ωi__f32
(

4133 
m_i_ωi__f32
 * 
S
,

4134 
ut16_t
 
numSges
,

4135 
t32_t
 * 
pkCffs
,

4136 
t32_t
 * 
pvCffs
,

4137 
t32_t
 * 
pS
,

4138 
ut32_t
 
blockSize
);

4150 
m_i_ωi_q31
(

4151 cڡ 
m_i_ωi__q31
 * 
S
,

4152 
q31_t
 * 
pSrc
,

4153 
q31_t
 * 
pD
,

4154 
ut32_t
 
blockSize
);

4168 
m_i_ωi__q31
(

4169 
m_i_ωi__q31
 * 
S
,

4170 
ut16_t
 
numSges
,

4171 
q31_t
 * 
pkCffs
,

4172 
q31_t
 * 
pvCffs
,

4173 
q31_t
 * 
pS
,

4174 
ut32_t
 
blockSize
);

4186 
m_i_ωi_q15
(

4187 cڡ 
m_i_ωi__q15
 * 
S
,

4188 
q15_t
 * 
pSrc
,

4189 
q15_t
 * 
pD
,

4190 
ut32_t
 
blockSize
);

4204 
m_i_ωi__q15
(

4205 
m_i_ωi__q15
 * 
S
,

4206 
ut16_t
 
numSges
,

4207 
q15_t
 * 
pkCffs
,

4208 
q15_t
 * 
pvCffs
,

4209 
q15_t
 * 
pS
,

4210 
ut32_t
 
blockSize
);

4218 
ut16_t
 
numTs
;

4219 
t32_t
 *
pS
;

4220 
t32_t
 *
pCffs
;

4221 
t32_t
 
mu
;

4222 } 
	tm_lms__f32
;

4235 
m_lms_f32
(

4236 cڡ 
m_lms__f32
 * 
S
,

4237 
t32_t
 * 
pSrc
,

4238 
t32_t
 * 
pRef
,

4239 
t32_t
 * 
pOut
,

4240 
t32_t
 * 
pE
,

4241 
ut32_t
 
blockSize
);

4254 
m_lms__f32
(

4255 
m_lms__f32
 * 
S
,

4256 
ut16_t
 
numTs
,

4257 
t32_t
 * 
pCffs
,

4258 
t32_t
 * 
pS
,

4259 
t32_t
 
mu
,

4260 
ut32_t
 
blockSize
);

4268 
ut16_t
 
numTs
;

4269 
q15_t
 *
pS
;

4270 
q15_t
 *
pCffs
;

4271 
q15_t
 
mu
;

4272 
ut32_t
 
poShi
;

4273 } 
	tm_lms__q15
;

4288 
m_lms__q15
(

4289 
m_lms__q15
 * 
S
,

4290 
ut16_t
 
numTs
,

4291 
q15_t
 * 
pCffs
,

4292 
q15_t
 * 
pS
,

4293 
q15_t
 
mu
,

4294 
ut32_t
 
blockSize
,

4295 
ut32_t
 
poShi
);

4308 
m_lms_q15
(

4309 cڡ 
m_lms__q15
 * 
S
,

4310 
q15_t
 * 
pSrc
,

4311 
q15_t
 * 
pRef
,

4312 
q15_t
 * 
pOut
,

4313 
q15_t
 * 
pE
,

4314 
ut32_t
 
blockSize
);

4323 
ut16_t
 
numTs
;

4324 
q31_t
 *
pS
;

4325 
q31_t
 *
pCffs
;

4326 
q31_t
 
mu
;

4327 
ut32_t
 
poShi
;

4329 } 
	tm_lms__q31
;

4342 
m_lms_q31
(

4343 cڡ 
m_lms__q31
 * 
S
,

4344 
q31_t
 * 
pSrc
,

4345 
q31_t
 * 
pRef
,

4346 
q31_t
 * 
pOut
,

4347 
q31_t
 * 
pE
,

4348 
ut32_t
 
blockSize
);

4362 
m_lms__q31
(

4363 
m_lms__q31
 * 
S
,

4364 
ut16_t
 
numTs
,

4365 
q31_t
 * 
pCffs
,

4366 
q31_t
 * 
pS
,

4367 
q31_t
 
mu
,

4368 
ut32_t
 
blockSize
,

4369 
ut32_t
 
poShi
);

4377 
ut16_t
 
numTs
;

4378 
t32_t
 *
pS
;

4379 
t32_t
 *
pCffs
;

4380 
t32_t
 
mu
;

4381 
t32_t
 
gy
;

4382 
t32_t
 
x0
;

4383 } 
	tm_lms_nm__f32
;

4396 
m_lms_nm_f32
(

4397 
m_lms_nm__f32
 * 
S
,

4398 
t32_t
 * 
pSrc
,

4399 
t32_t
 * 
pRef
,

4400 
t32_t
 * 
pOut
,

4401 
t32_t
 * 
pE
,

4402 
ut32_t
 
blockSize
);

4415 
m_lms_nm__f32
(

4416 
m_lms_nm__f32
 * 
S
,

4417 
ut16_t
 
numTs
,

4418 
t32_t
 * 
pCffs
,

4419 
t32_t
 * 
pS
,

4420 
t32_t
 
mu
,

4421 
ut32_t
 
blockSize
);

4429 
ut16_t
 
numTs
;

4430 
q31_t
 *
pS
;

4431 
q31_t
 *
pCffs
;

4432 
q31_t
 
mu
;

4433 
ut8_t
 
poShi
;

4434 
q31_t
 *
cTab
;

4435 
q31_t
 
gy
;

4436 
q31_t
 
x0
;

4437 } 
	tm_lms_nm__q31
;

4450 
m_lms_nm_q31
(

4451 
m_lms_nm__q31
 * 
S
,

4452 
q31_t
 * 
pSrc
,

4453 
q31_t
 * 
pRef
,

4454 
q31_t
 * 
pOut
,

4455 
q31_t
 * 
pE
,

4456 
ut32_t
 
blockSize
);

4470 
m_lms_nm__q31
(

4471 
m_lms_nm__q31
 * 
S
,

4472 
ut16_t
 
numTs
,

4473 
q31_t
 * 
pCffs
,

4474 
q31_t
 * 
pS
,

4475 
q31_t
 
mu
,

4476 
ut32_t
 
blockSize
,

4477 
ut8_t
 
poShi
);

4485 
ut16_t
 
numTs
;

4486 
q15_t
 *
pS
;

4487 
q15_t
 *
pCffs
;

4488 
q15_t
 
mu
;

4489 
ut8_t
 
poShi
;

4490 
q15_t
 *
cTab
;

4491 
q15_t
 
gy
;

4492 
q15_t
 
x0
;

4493 } 
	tm_lms_nm__q15
;

4506 
m_lms_nm_q15
(

4507 
m_lms_nm__q15
 * 
S
,

4508 
q15_t
 * 
pSrc
,

4509 
q15_t
 * 
pRef
,

4510 
q15_t
 * 
pOut
,

4511 
q15_t
 * 
pE
,

4512 
ut32_t
 
blockSize
);

4527 
m_lms_nm__q15
(

4528 
m_lms_nm__q15
 * 
S
,

4529 
ut16_t
 
numTs
,

4530 
q15_t
 * 
pCffs
,

4531 
q15_t
 * 
pS
,

4532 
q15_t
 
mu
,

4533 
ut32_t
 
blockSize
,

4534 
ut8_t
 
poShi
);

4546 
m_cܻϋ_f32
(

4547 
t32_t
 * 
pSrcA
,

4548 
ut32_t
 
cAL
,

4549 
t32_t
 * 
pSrcB
,

4550 
ut32_t
 
cBL
,

4551 
t32_t
 * 
pD
);

4564 
m_cܻϋ_t_q15
(

4565 
q15_t
 * 
pSrcA
,

4566 
ut32_t
 
cAL
,

4567 
q15_t
 * 
pSrcB
,

4568 
ut32_t
 
cBL
,

4569 
q15_t
 * 
pD
,

4570 
q15_t
 * 
pSch
);

4583 
m_cܻϋ_q15
(

4584 
q15_t
 * 
pSrcA
,

4585 
ut32_t
 
cAL
,

4586 
q15_t
 * 
pSrcB
,

4587 
ut32_t
 
cBL
,

4588 
q15_t
 * 
pD
);

4600 
m_cܻϋ__q15
(

4601 
q15_t
 * 
pSrcA
,

4602 
ut32_t
 
cAL
,

4603 
q15_t
 * 
pSrcB
,

4604 
ut32_t
 
cBL
,

4605 
q15_t
 * 
pD
);

4620 
m_cܻϋ__t_q15
(

4621 
q15_t
 * 
pSrcA
,

4622 
ut32_t
 
cAL
,

4623 
q15_t
 * 
pSrcB
,

4624 
ut32_t
 
cBL
,

4625 
q15_t
 * 
pD
,

4626 
q15_t
 * 
pSch
);

4638 
m_cܻϋ_q31
(

4639 
q31_t
 * 
pSrcA
,

4640 
ut32_t
 
cAL
,

4641 
q31_t
 * 
pSrcB
,

4642 
ut32_t
 
cBL
,

4643 
q31_t
 * 
pD
);

4655 
m_cܻϋ__q31
(

4656 
q31_t
 * 
pSrcA
,

4657 
ut32_t
 
cAL
,

4658 
q31_t
 * 
pSrcB
,

4659 
ut32_t
 
cBL
,

4660 
q31_t
 * 
pD
);

4676 
m_cܻϋ_t_q7
(

4677 
q7_t
 * 
pSrcA
,

4678 
ut32_t
 
cAL
,

4679 
q7_t
 * 
pSrcB
,

4680 
ut32_t
 
cBL
,

4681 
q7_t
 * 
pD
,

4682 
q15_t
 * 
pSch1
,

4683 
q15_t
 * 
pSch2
);

4696 
m_cܻϋ_q7
(

4697 
q7_t
 * 
pSrcA
,

4698 
ut32_t
 
cAL
,

4699 
q7_t
 * 
pSrcB
,

4700 
ut32_t
 
cBL
,

4701 
q7_t
 * 
pD
);

4709 
ut16_t
 
numTs
;

4710 
ut16_t
 
eIndex
;

4711 
t32_t
 *
pS
;

4712 
t32_t
 *
pCffs
;

4713 
ut16_t
 
maxDay
;

4714 
t32_t
 *
pTDay
;

4715 } 
	tm_f___f32
;

4723 
ut16_t
 
numTs
;

4724 
ut16_t
 
eIndex
;

4725 
q31_t
 *
pS
;

4726 
q31_t
 *
pCffs
;

4727 
ut16_t
 
maxDay
;

4728 
t32_t
 *
pTDay
;

4729 } 
	tm_f___q31
;

4737 
ut16_t
 
numTs
;

4738 
ut16_t
 
eIndex
;

4739 
q15_t
 *
pS
;

4740 
q15_t
 *
pCffs
;

4741 
ut16_t
 
maxDay
;

4742 
t32_t
 *
pTDay
;

4743 } 
	tm_f___q15
;

4751 
ut16_t
 
numTs
;

4752 
ut16_t
 
eIndex
;

4753 
q7_t
 *
pS
;

4754 
q7_t
 *
pCffs
;

4755 
ut16_t
 
maxDay
;

4756 
t32_t
 *
pTDay
;

4757 } 
	tm_f___q7
;

4769 
m_f__f32
(

4770 
m_f___f32
 * 
S
,

4771 
t32_t
 * 
pSrc
,

4772 
t32_t
 * 
pD
,

4773 
t32_t
 * 
pSchIn
,

4774 
ut32_t
 
blockSize
);

4788 
m_f___f32
(

4789 
m_f___f32
 * 
S
,

4790 
ut16_t
 
numTs
,

4791 
t32_t
 * 
pCffs
,

4792 
t32_t
 * 
pS
,

4793 
t32_t
 * 
pTDay
,

4794 
ut16_t
 
maxDay
,

4795 
ut32_t
 
blockSize
);

4807 
m_f__q31
(

4808 
m_f___q31
 * 
S
,

4809 
q31_t
 * 
pSrc
,

4810 
q31_t
 * 
pD
,

4811 
q31_t
 * 
pSchIn
,

4812 
ut32_t
 
blockSize
);

4826 
m_f___q31
(

4827 
m_f___q31
 * 
S
,

4828 
ut16_t
 
numTs
,

4829 
q31_t
 * 
pCffs
,

4830 
q31_t
 * 
pS
,

4831 
t32_t
 * 
pTDay
,

4832 
ut16_t
 
maxDay
,

4833 
ut32_t
 
blockSize
);

4846 
m_f__q15
(

4847 
m_f___q15
 * 
S
,

4848 
q15_t
 * 
pSrc
,

4849 
q15_t
 * 
pD
,

4850 
q15_t
 * 
pSchIn
,

4851 
q31_t
 * 
pSchOut
,

4852 
ut32_t
 
blockSize
);

4867 
m_f___q15
(

4868 
m_f___q15
 * 
S
,

4869 
ut16_t
 
numTs
,

4870 
q15_t
 * 
pCffs
,

4871 
q15_t
 * 
pS
,

4872 
t32_t
 * 
pTDay
,

4873 
ut16_t
 
maxDay
,

4874 
ut32_t
 
blockSize
);

4887 
m_f__q7
(

4888 
m_f___q7
 * 
S
,

4889 
q7_t
 * 
pSrc
,

4890 
q7_t
 * 
pD
,

4891 
q7_t
 * 
pSchIn
,

4892 
q31_t
 * 
pSchOut
,

4893 
ut32_t
 
blockSize
);

4907 
m_f___q7
(

4908 
m_f___q7
 * 
S
,

4909 
ut16_t
 
numTs
,

4910 
q7_t
 * 
pCffs
,

4911 
q7_t
 * 
pS
,

4912 
t32_t
 * 
pTDay
,

4913 
ut16_t
 
maxDay
,

4914 
ut32_t
 
blockSize
);

4925 
m_s_cos_f32
(

4926 
t32_t
 
tha
,

4927 
t32_t
 * 
pSV
,

4928 
t32_t
 * 
pCcosV
);

4938 
m_s_cos_q31
(

4939 
q31_t
 
tha
,

4940 
q31_t
 * 
pSV
,

4941 
q31_t
 * 
pCosV
);

4952 
m_cmx_cj_f32
(

4953 
t32_t
 * 
pSrc
,

4954 
t32_t
 * 
pD
,

4955 
ut32_t
 
numSames
);

4965 
m_cmx_cj_q31
(

4966 
q31_t
 * 
pSrc
,

4967 
q31_t
 * 
pD
,

4968 
ut32_t
 
numSames
);

4978 
m_cmx_cj_q15
(

4979 
q15_t
 * 
pSrc
,

4980 
q15_t
 * 
pD
,

4981 
ut32_t
 
numSames
);

4993 
m_cmx_mag_squed_f32
(

4994 
t32_t
 * 
pSrc
,

4995 
t32_t
 * 
pD
,

4996 
ut32_t
 
numSames
);

5006 
m_cmx_mag_squed_q31
(

5007 
q31_t
 * 
pSrc
,

5008 
q31_t
 * 
pD
,

5009 
ut32_t
 
numSames
);

5019 
m_cmx_mag_squed_q15
(

5020 
q15_t
 * 
pSrc
,

5021 
q15_t
 * 
pD
,

5022 
ut32_t
 
numSames
);

5099 
__INLINE
 
t32_t
 
m_pid_f32
(

5100 
m_pid__f32
 * 
S
,

5101 
t32_t
 

)

5103 
t32_t
 
out
;

5106 
out
 = (
S
->
A0
 * 

) +

5107 (
S
->
A1
 * S->
e
[0]+ (S->
A2
 * S->state[1]) + (S->state[2]);

5110 
S
->
e
[1] = S->state[0];

5111 
S
->
e
[0] = 

;

5112 
S
->
e
[2] = 
out
;

5115  (
out
);

5134 
__INLINE
 
q31_t
 
m_pid_q31
(

5135 
m_pid__q31
 * 
S
,

5136 
q31_t
 

)

5138 
q63_t
 
acc
;

5139 
q31_t
 
out
;

5142 
acc
 = (
q63_t

S
->
A0
 * 

;

5145 
acc
 +(
q63_t

S
->
A1
 * S->
e
[0];

5148 
acc
 +(
q63_t

S
->
A2
 * S->
e
[1];

5151 
out
 = (
q31_t
(
acc
 >> 31u);

5154 
out
 +
S
->
e
[2];

5157 
S
->
e
[1] = S->state[0];

5158 
S
->
e
[0] = 

;

5159 
S
->
e
[2] = 
out
;

5162  (
out
);

5182 
__INLINE
 
q15_t
 
m_pid_q15
(

5183 
m_pid__q15
 * 
S
,

5184 
q15_t
 

)

5186 
q63_t
 
acc
;

5187 
q15_t
 
out
;

5189 #ide
ARM_MATH_CM0_FAMILY


5190 
__SIMD32_TYPE
 *
ve
;

5195 
acc
 = (
q31_t

__SMUAD
(
S
->
A0
, 

);

5198 
ve
 = 
__SIMD32_CONST
(
S
->
e
);

5199 
acc
 = 
__SMLALD
(
S
->
A1
, (
q31_t
*
ve
,cc);

5203 
acc
 = ((
q31_t

S
->
A0
* 

;

5206 
acc
 +(
q31_t

S
->
A1
 * S->
e
[0];

5207 
acc
 +(
q31_t

S
->
A2
 * S->
e
[1];

5212 
acc
 +(
q31_t

S
->
e
[2] << 15;

5215 
out
 = (
q15_t
(
__SSAT
((
acc
 >> 15), 16));

5218 
S
->
e
[1] = S->state[0];

5219 
S
->
e
[0] = 

;

5220 
S
->
e
[2] = 
out
;

5223  (
out
);

5240 
m_us
 
m_m_v_f32
(

5241 cڡ 
m_mrix__f32
 * 
c
,

5242 
m_mrix__f32
 * 
d
);

5253 
m_us
 
m_m_v_f64
(

5254 cڡ 
m_mrix__f64
 * 
c
,

5255 
m_mrix__f64
 * 
d
);

5301 
__INLINE
 
m_ke_f32
(

5302 
t32_t
 
Ia
,

5303 
t32_t
 
Ib
,

5304 
t32_t
 * 
pIpha
,

5305 
t32_t
 * 
pIba
)

5308 *
pIpha
 = 
Ia
;

5311 *
pIba
 =

5312 ((
t32_t
0.57735026919 * 
Ia
 + (t32_t1.15470053838 * 
Ib
);

5331 
__INLINE
 
m_ke_q31
(

5332 
q31_t
 
Ia
,

5333 
q31_t
 
Ib
,

5334 
q31_t
 * 
pIpha
,

5335 
q31_t
 * 
pIba
)

5337 
q31_t
 
odu1
, 
odu2
;

5340 *
pIpha
 = 
Ia
;

5343 
odu1
 = (
q31_t
(((
q63_t

Ia
 * 0x24F34E8B) >> 30);

5346 
odu2
 = (
q31_t
(((
q63_t

Ib
 * 0x49E69D16) >> 30);

5349 *
pIba
 = 
__QADD
(
odu1
, 
odu2
);

5363 
m_q7_to_q31
(

5364 
q7_t
 * 
pSrc
,

5365 
q31_t
 * 
pD
,

5366 
ut32_t
 
blockSize
);

5406 
__INLINE
 
m_v_ke_f32
(

5407 
t32_t
 
Ipha
,

5408 
t32_t
 
Iba
,

5409 
t32_t
 * 
pIa
,

5410 
t32_t
 * 
pIb
)

5413 *
pIa
 = 
Ipha
;

5416 *
pIb
 = -0.5 * 
Ipha
 + (
t32_t
0.8660254039 *
Iba
;

5435 
__INLINE
 
m_v_ke_q31
(

5436 
q31_t
 
Ipha
,

5437 
q31_t
 
Iba
,

5438 
q31_t
 * 
pIa
,

5439 
q31_t
 * 
pIb
)

5441 
q31_t
 
odu1
, 
odu2
;

5444 *
pIa
 = 
Ipha
;

5447 
odu1
 = (
q31_t
(((
q63_t
(
Ipha
) * (0x40000000)) >> 31);

5450 
odu2
 = (
q31_t
(((
q63_t
(
Iba
) * (0x6ED9EBA1)) >> 31);

5453 *
pIb
 = 
__QSUB
(
odu2
, 
odu1
);

5468 
m_q7_to_q15
(

5469 
q7_t
 * 
pSrc
,

5470 
q15_t
 * 
pD
,

5471 
ut32_t
 
blockSize
);

5522 
__INLINE
 
m_rk_f32
(

5523 
t32_t
 
Ipha
,

5524 
t32_t
 
Iba
,

5525 
t32_t
 * 
pId
,

5526 
t32_t
 * 
pIq
,

5527 
t32_t
 
sV
,

5528 
t32_t
 
cosV
)

5531 *
pId
 = 
Ipha
 * 
cosV
 + 
Iba
 * 
sV
;

5534 *
pIq
 = -
Ipha
 * 
sV
 + 
Iba
 * 
cosV
;

5556 
__INLINE
 
m_rk_q31
(

5557 
q31_t
 
Ipha
,

5558 
q31_t
 
Iba
,

5559 
q31_t
 * 
pId
,

5560 
q31_t
 * 
pIq
,

5561 
q31_t
 
sV
,

5562 
q31_t
 
cosV
)

5564 
q31_t
 
odu1
, 
odu2
;

5565 
q31_t
 
odu3
, 
odu4
;

5568 
odu1
 = (
q31_t
(((
q63_t
(
Ipha
* (
cosV
)) >> 31);

5571 
odu2
 = (
q31_t
(((
q63_t
(
Iba
* (
sV
)) >> 31);

5575 
odu3
 = (
q31_t
(((
q63_t
(
Ipha
* (
sV
)) >> 31);

5578 
odu4
 = (
q31_t
(((
q63_t
(
Iba
* (
cosV
)) >> 31);

5581 *
pId
 = 
__QADD
(
odu1
, 
odu2
);

5584 *
pIq
 = 
__QSUB
(
odu4
, 
odu3
);

5598 
m_q7_to_t
(

5599 
q7_t
 * 
pSrc
,

5600 
t32_t
 * 
pD
,

5601 
ut32_t
 
blockSize
);

5641 
__INLINE
 
m_v_rk_f32
(

5642 
t32_t
 
Id
,

5643 
t32_t
 
Iq
,

5644 
t32_t
 * 
pIpha
,

5645 
t32_t
 * 
pIba
,

5646 
t32_t
 
sV
,

5647 
t32_t
 
cosV
)

5650 *
pIpha
 = 
Id
 * 
cosV
 - 
Iq
 * 
sV
;

5653 *
pIba
 = 
Id
 * 
sV
 + 
Iq
 * 
cosV
;

5676 
__INLINE
 
m_v_rk_q31
(

5677 
q31_t
 
Id
,

5678 
q31_t
 
Iq
,

5679 
q31_t
 * 
pIpha
,

5680 
q31_t
 * 
pIba
,

5681 
q31_t
 
sV
,

5682 
q31_t
 
cosV
)

5684 
q31_t
 
odu1
, 
odu2
;

5685 
q31_t
 
odu3
, 
odu4
;

5688 
odu1
 = (
q31_t
(((
q63_t
(
Id
* (
cosV
)) >> 31);

5691 
odu2
 = (
q31_t
(((
q63_t
(
Iq
* (
sV
)) >> 31);

5695 
odu3
 = (
q31_t
(((
q63_t
(
Id
* (
sV
)) >> 31);

5698 
odu4
 = (
q31_t
(((
q63_t
(
Iq
* (
cosV
)) >> 31);

5701 *
pIpha
 = 
__QSUB
(
odu1
, 
odu2
);

5704 *
pIba
 = 
__QADD
(
odu4
, 
odu3
);

5720 
m_q31_to_t
(

5721 
q31_t
 * 
pSrc
,

5722 
t32_t
 * 
pD
,

5723 
ut32_t
 
blockSize
);

5774 
__INLINE
 
t32_t
 
m_lr__f32
(

5775 
m_lr___f32
 * 
S
,

5776 
t32_t
 
x
)

5779 
t32_t
 
y
;

5780 
t32_t
 
x0
, 
x1
;

5781 
t32_t
 
y0
, 
y1
;

5782 
t32_t
 
xScg
 = 
S
->xSpacing;

5783 
t32_t
 
i
;

5784 
t32_t
 *
pYDa
 = 
S
->pYData;

5787 
i
 = (
t32_t
((
x
 - 
S
->
x1
/ 
xScg
);

5789 if(
i
 < 0)

5792 
y
 = 
pYDa
[0];

5794 if((
ut32_t
)
i
 >
S
->
nVues
)

5797 
y
 = 
pYDa
[
S
->
nVues
 - 1];

5802 
x0
 = 
S
->
x1
 + 
i
 * 
xScg
;

5803 
x1
 = 
S
->x1 + (
i
 + 1* 
xScg
;

5806 
y0
 = 
pYDa
[
i
];

5807 
y1
 = 
pYDa
[
i
 + 1];

5810 
y
 = 
y0
 + (
x
 - 
x0
* ((
y1
 - y0/ (
x1
 - x0));

5815  (
y
);

5833 
__INLINE
 
q31_t
 
m_lr__q31
(

5834 
q31_t
 * 
pYDa
,

5835 
q31_t
 
x
,

5836 
ut32_t
 
nVues
)

5838 
q31_t
 
y
;

5839 
q31_t
 
y0
, 
y1
;

5840 
q31_t
 
a
;

5841 
t32_t
 
dex
;

5846 
dex
 = ((
x
 & 0xFFF00000) >> 20);

5848 if(
dex
 >(
t32_t
)(
nVues
 - 1))

5850  (
pYDa
[
nVues
 - 1]);

5852 if(
dex
 < 0)

5854  (
pYDa
[0]);

5861 
a
 = (
x
 & 0x000FFFFF) << 11;

5864 
y0
 = 
pYDa
[
dex
];

5865 
y1
 = 
pYDa
[
dex
 + 1u];

5868 
y
 = ((
q31_t
((
q63_t

y0
 * (0x7FFFFFFF - 
a
) >> 32));

5871 
y
 +((
q31_t
(((
q63_t

y1
 * 
a
) >> 32));

5874  (
y
 << 1u);

5895 
__INLINE
 
q15_t
 
m_lr__q15
(

5896 
q15_t
 * 
pYDa
,

5897 
q31_t
 
x
,

5898 
ut32_t
 
nVues
)

5900 
q63_t
 
y
;

5901 
q15_t
 
y0
, 
y1
;

5902 
q31_t
 
a
;

5903 
t32_t
 
dex
;

5908 
dex
 = ((
x
 & 0xFFF00000) >> 20u);

5910 if(
dex
 >(
t32_t
)(
nVues
 - 1))

5912  (
pYDa
[
nVues
 - 1]);

5914 if(
dex
 < 0)

5916  (
pYDa
[0]);

5922 
a
 = (
x
 & 0x000FFFFF);

5925 
y0
 = 
pYDa
[
dex
];

5926 
y1
 = 
pYDa
[
dex
 + 1u];

5929 
y
 = ((
q63_t

y0
 * (0xFFFFF - 
a
));

5932 
y
 +((
q63_t

y1
 * (
a
));

5935  (
y
 >> 20);

5955 
__INLINE
 
q7_t
 
m_lr__q7
(

5956 
q7_t
 * 
pYDa
,

5957 
q31_t
 
x
,

5958 
ut32_t
 
nVues
)

5960 
q31_t
 
y
;

5961 
q7_t
 
y0
, 
y1
;

5962 
q31_t
 
a
;

5963 
ut32_t
 
dex
;

5968 i(
x
 < 0)

5970  (
pYDa
[0]);

5972 
dex
 = (
x
 >> 20) & 0xfff;

5975 if(
dex
 >(
nVues
 - 1))

5977  (
pYDa
[
nVues
 - 1]);

5984 
a
 = (
x
 & 0x000FFFFF);

5987 
y0
 = 
pYDa
[
dex
];

5988 
y1
 = 
pYDa
[
dex
 + 1u];

5991 
y
 = ((
y0
 * (0xFFFFF - 
a
)));

5994 
y
 +(
y1
 * 
a
);

5997  (
y
 >> 20u);

6012 
t32_t
 
m_s_f32
(

6013 
t32_t
 
x
);

6021 
q31_t
 
m_s_q31
(

6022 
q31_t
 
x
);

6030 
q15_t
 
m_s_q15
(

6031 
q15_t
 
x
);

6039 
t32_t
 
m_cos_f32
(

6040 
t32_t
 
x
);

6048 
q31_t
 
m_cos_q31
(

6049 
q31_t
 
x
);

6057 
q15_t
 
m_cos_q15
(

6058 
q15_t
 
x
);

6100 
__INLINE
 
m_us
 
m_sq_f32
(

6101 
t32_t
 

,

6102 
t32_t
 * 
pOut
)

6104 if(

 >= 0.0f)

6108 #i(
__FPU_USED
 =1&& 
defed
 ( 
__CC_ARM
 )

6109 *
pOut
 = 
__sqf
(

);

6111 *
pOut
 = 
sqf
(

);

6114  (
ARM_MATH_SUCCESS
);

6118 *
pOut
 = 0.0f;

6119  (
ARM_MATH_ARGUMENT_ERROR
);

6132 
m_us
 
m_sq_q31
(

6133 
q31_t
 

,

6134 
q31_t
 * 
pOut
);

6143 
m_us
 
m_sq_q15
(

6144 
q15_t
 

,

6145 
q15_t
 * 
pOut
);

6160 
__INLINE
 
m_ccurWre_f32
(

6161 
t32_t
 * 
ccBufr
,

6162 
t32_t
 
L
,

6163 
ut16_t
 * 
wreOfft
,

6164 
t32_t
 
bufrInc
,

6165 cڡ 
t32_t
 * 
c
,

6166 
t32_t
 
cInc
,

6167 
ut32_t
 
blockSize
)

6169 
ut32_t
 
i
 = 0u;

6170 
t32_t
 
wOfft
;

6174 
wOfft
 = *
wreOfft
;

6177 
i
 = 
blockSize
;

6179 
i
 > 0u)

6182 
ccBufr
[
wOfft
] = *
c
;

6185 
c
 +
cInc
;

6188 
wOfft
 +
bufrInc
;

6189 if(
wOfft
 >
L
)

6190 
wOfft
 -
L
;

6193 
i
--;

6197 *
wreOfft
 = 
wOfft
;

6205 
__INLINE
 
m_ccurRd_f32
(

6206 
t32_t
 * 
ccBufr
,

6207 
t32_t
 
L
,

6208 
t32_t
 * 
adOfft
,

6209 
t32_t
 
bufrInc
,

6210 
t32_t
 * 
d
,

6211 
t32_t
 * 
d_ba
,

6212 
t32_t
 
d_ngth
,

6213 
t32_t
 
dInc
,

6214 
ut32_t
 
blockSize
)

6216 
ut32_t
 
i
 = 0u;

6217 
t32_t
 
rOfft
, 
d_d
;

6221 
rOfft
 = *
adOfft
;

6222 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

6225 
i
 = 
blockSize
;

6227 
i
 > 0u)

6230 *
d
 = 
ccBufr
[
rOfft
];

6233 
d
 +
dInc
;

6235 if(
d
 =(
t32_t
 *
d_d
)

6237 
d
 = 
d_ba
;

6241 
rOfft
 +
bufrInc
;

6243 if(
rOfft
 >
L
)

6245 
rOfft
 -
L
;

6249 
i
--;

6253 *
adOfft
 = 
rOfft
;

6260 
__INLINE
 
m_ccurWre_q15
(

6261 
q15_t
 * 
ccBufr
,

6262 
t32_t
 
L
,

6263 
ut16_t
 * 
wreOfft
,

6264 
t32_t
 
bufrInc
,

6265 cڡ 
q15_t
 * 
c
,

6266 
t32_t
 
cInc
,

6267 
ut32_t
 
blockSize
)

6269 
ut32_t
 
i
 = 0u;

6270 
t32_t
 
wOfft
;

6274 
wOfft
 = *
wreOfft
;

6277 
i
 = 
blockSize
;

6279 
i
 > 0u)

6282 
ccBufr
[
wOfft
] = *
c
;

6285 
c
 +
cInc
;

6288 
wOfft
 +
bufrInc
;

6289 if(
wOfft
 >
L
)

6290 
wOfft
 -
L
;

6293 
i
--;

6297 *
wreOfft
 = 
wOfft
;

6305 
__INLINE
 
m_ccurRd_q15
(

6306 
q15_t
 * 
ccBufr
,

6307 
t32_t
 
L
,

6308 
t32_t
 * 
adOfft
,

6309 
t32_t
 
bufrInc
,

6310 
q15_t
 * 
d
,

6311 
q15_t
 * 
d_ba
,

6312 
t32_t
 
d_ngth
,

6313 
t32_t
 
dInc
,

6314 
ut32_t
 
blockSize
)

6316 
ut32_t
 
i
 = 0;

6317 
t32_t
 
rOfft
, 
d_d
;

6321 
rOfft
 = *
adOfft
;

6323 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

6326 
i
 = 
blockSize
;

6328 
i
 > 0u)

6331 *
d
 = 
ccBufr
[
rOfft
];

6334 
d
 +
dInc
;

6336 if(
d
 =(
q15_t
 *
d_d
)

6338 
d
 = 
d_ba
;

6342 
rOfft
 +
bufrInc
;

6344 if(
rOfft
 >
L
)

6346 
rOfft
 -
L
;

6350 
i
--;

6354 *
adOfft
 = 
rOfft
;

6362 
__INLINE
 
m_ccurWre_q7
(

6363 
q7_t
 * 
ccBufr
,

6364 
t32_t
 
L
,

6365 
ut16_t
 * 
wreOfft
,

6366 
t32_t
 
bufrInc
,

6367 cڡ 
q7_t
 * 
c
,

6368 
t32_t
 
cInc
,

6369 
ut32_t
 
blockSize
)

6371 
ut32_t
 
i
 = 0u;

6372 
t32_t
 
wOfft
;

6376 
wOfft
 = *
wreOfft
;

6379 
i
 = 
blockSize
;

6381 
i
 > 0u)

6384 
ccBufr
[
wOfft
] = *
c
;

6387 
c
 +
cInc
;

6390 
wOfft
 +
bufrInc
;

6391 if(
wOfft
 >
L
)

6392 
wOfft
 -
L
;

6395 
i
--;

6399 *
wreOfft
 = 
wOfft
;

6407 
__INLINE
 
m_ccurRd_q7
(

6408 
q7_t
 * 
ccBufr
,

6409 
t32_t
 
L
,

6410 
t32_t
 * 
adOfft
,

6411 
t32_t
 
bufrInc
,

6412 
q7_t
 * 
d
,

6413 
q7_t
 * 
d_ba
,

6414 
t32_t
 
d_ngth
,

6415 
t32_t
 
dInc
,

6416 
ut32_t
 
blockSize
)

6418 
ut32_t
 
i
 = 0;

6419 
t32_t
 
rOfft
, 
d_d
;

6423 
rOfft
 = *
adOfft
;

6425 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

6428 
i
 = 
blockSize
;

6430 
i
 > 0u)

6433 *
d
 = 
ccBufr
[
rOfft
];

6436 
d
 +
dInc
;

6438 if(
d
 =(
q7_t
 *
d_d
)

6440 
d
 = 
d_ba
;

6444 
rOfft
 +
bufrInc
;

6446 if(
rOfft
 >
L
)

6448 
rOfft
 -
L
;

6452 
i
--;

6456 *
adOfft
 = 
rOfft
;

6468 
m_pow_q31
(

6469 
q31_t
 * 
pSrc
,

6470 
ut32_t
 
blockSize
,

6471 
q63_t
 * 
pResu
);

6481 
m_pow_f32
(

6482 
t32_t
 * 
pSrc
,

6483 
ut32_t
 
blockSize
,

6484 
t32_t
 * 
pResu
);

6494 
m_pow_q15
(

6495 
q15_t
 * 
pSrc
,

6496 
ut32_t
 
blockSize
,

6497 
q63_t
 * 
pResu
);

6507 
m_pow_q7
(

6508 
q7_t
 * 
pSrc
,

6509 
ut32_t
 
blockSize
,

6510 
q31_t
 * 
pResu
);

6520 
m_mn_q7
(

6521 
q7_t
 * 
pSrc
,

6522 
ut32_t
 
blockSize
,

6523 
q7_t
 * 
pResu
);

6532 
m_mn_q15
(

6533 
q15_t
 * 
pSrc
,

6534 
ut32_t
 
blockSize
,

6535 
q15_t
 * 
pResu
);

6544 
m_mn_q31
(

6545 
q31_t
 * 
pSrc
,

6546 
ut32_t
 
blockSize
,

6547 
q31_t
 * 
pResu
);

6556 
m_mn_f32
(

6557 
t32_t
 * 
pSrc
,

6558 
ut32_t
 
blockSize
,

6559 
t32_t
 * 
pResu
);

6569 
m_v_f32
(

6570 
t32_t
 * 
pSrc
,

6571 
ut32_t
 
blockSize
,

6572 
t32_t
 * 
pResu
);

6582 
m_v_q31
(

6583 
q31_t
 * 
pSrc
,

6584 
ut32_t
 
blockSize
,

6585 
q31_t
 * 
pResu
);

6595 
m_v_q15
(

6596 
q15_t
 * 
pSrc
,

6597 
ut32_t
 
blockSize
,

6598 
q15_t
 * 
pResu
);

6608 
m_rms_f32
(

6609 
t32_t
 * 
pSrc
,

6610 
ut32_t
 
blockSize
,

6611 
t32_t
 * 
pResu
);

6621 
m_rms_q31
(

6622 
q31_t
 * 
pSrc
,

6623 
ut32_t
 
blockSize
,

6624 
q31_t
 * 
pResu
);

6634 
m_rms_q15
(

6635 
q15_t
 * 
pSrc
,

6636 
ut32_t
 
blockSize
,

6637 
q15_t
 * 
pResu
);

6647 
m_d_f32
(

6648 
t32_t
 * 
pSrc
,

6649 
ut32_t
 
blockSize
,

6650 
t32_t
 * 
pResu
);

6660 
m_d_q31
(

6661 
q31_t
 * 
pSrc
,

6662 
ut32_t
 
blockSize
,

6663 
q31_t
 * 
pResu
);

6673 
m_d_q15
(

6674 
q15_t
 * 
pSrc
,

6675 
ut32_t
 
blockSize
,

6676 
q15_t
 * 
pResu
);

6686 
m_cmx_mag_f32
(

6687 
t32_t
 * 
pSrc
,

6688 
t32_t
 * 
pD
,

6689 
ut32_t
 
numSames
);

6699 
m_cmx_mag_q31
(

6700 
q31_t
 * 
pSrc
,

6701 
q31_t
 * 
pD
,

6702 
ut32_t
 
numSames
);

6712 
m_cmx_mag_q15
(

6713 
q15_t
 * 
pSrc
,

6714 
q15_t
 * 
pD
,

6715 
ut32_t
 
numSames
);

6727 
m_cmx_d_od_q15
(

6728 
q15_t
 * 
pSrcA
,

6729 
q15_t
 * 
pSrcB
,

6730 
ut32_t
 
numSames
,

6731 
q31_t
 * 
Resu
,

6732 
q31_t
 * 
imagResu
);

6744 
m_cmx_d_od_q31
(

6745 
q31_t
 * 
pSrcA
,

6746 
q31_t
 * 
pSrcB
,

6747 
ut32_t
 
numSames
,

6748 
q63_t
 * 
Resu
,

6749 
q63_t
 * 
imagResu
);

6761 
m_cmx_d_od_f32
(

6762 
t32_t
 * 
pSrcA
,

6763 
t32_t
 * 
pSrcB
,

6764 
ut32_t
 
numSames
,

6765 
t32_t
 * 
Resu
,

6766 
t32_t
 * 
imagResu
);

6777 
m_cmx_mu__q15
(

6778 
q15_t
 * 
pSrcCmx
,

6779 
q15_t
 * 
pSrcRl
,

6780 
q15_t
 * 
pCmxD
,

6781 
ut32_t
 
numSames
);

6792 
m_cmx_mu__q31
(

6793 
q31_t
 * 
pSrcCmx
,

6794 
q31_t
 * 
pSrcRl
,

6795 
q31_t
 * 
pCmxD
,

6796 
ut32_t
 
numSames
);

6807 
m_cmx_mu__f32
(

6808 
t32_t
 * 
pSrcCmx
,

6809 
t32_t
 * 
pSrcRl
,

6810 
t32_t
 * 
pCmxD
,

6811 
ut32_t
 
numSames
);

6822 
m_m_q7
(

6823 
q7_t
 * 
pSrc
,

6824 
ut32_t
 
blockSize
,

6825 
q7_t
 * 
su
,

6826 
ut32_t
 * 
dex
);

6837 
m_m_q15
(

6838 
q15_t
 * 
pSrc
,

6839 
ut32_t
 
blockSize
,

6840 
q15_t
 * 
pResu
,

6841 
ut32_t
 * 
pIndex
);

6851 
m_m_q31
(

6852 
q31_t
 * 
pSrc
,

6853 
ut32_t
 
blockSize
,

6854 
q31_t
 * 
pResu
,

6855 
ut32_t
 * 
pIndex
);

6866 
m_m_f32
(

6867 
t32_t
 * 
pSrc
,

6868 
ut32_t
 
blockSize
,

6869 
t32_t
 * 
pResu
,

6870 
ut32_t
 * 
pIndex
);

6881 
m_max_q7
(

6882 
q7_t
 * 
pSrc
,

6883 
ut32_t
 
blockSize
,

6884 
q7_t
 * 
pResu
,

6885 
ut32_t
 * 
pIndex
);

6896 
m_max_q15
(

6897 
q15_t
 * 
pSrc
,

6898 
ut32_t
 
blockSize
,

6899 
q15_t
 * 
pResu
,

6900 
ut32_t
 * 
pIndex
);

6911 
m_max_q31
(

6912 
q31_t
 * 
pSrc
,

6913 
ut32_t
 
blockSize
,

6914 
q31_t
 * 
pResu
,

6915 
ut32_t
 * 
pIndex
);

6926 
m_max_f32
(

6927 
t32_t
 * 
pSrc
,

6928 
ut32_t
 
blockSize
,

6929 
t32_t
 * 
pResu
,

6930 
ut32_t
 * 
pIndex
);

6941 
m_cmx_mu_cmx_q15
(

6942 
q15_t
 * 
pSrcA
,

6943 
q15_t
 * 
pSrcB
,

6944 
q15_t
 * 
pD
,

6945 
ut32_t
 
numSames
);

6956 
m_cmx_mu_cmx_q31
(

6957 
q31_t
 * 
pSrcA
,

6958 
q31_t
 * 
pSrcB
,

6959 
q31_t
 * 
pD
,

6960 
ut32_t
 
numSames
);

6971 
m_cmx_mu_cmx_f32
(

6972 
t32_t
 * 
pSrcA
,

6973 
t32_t
 * 
pSrcB
,

6974 
t32_t
 * 
pD
,

6975 
ut32_t
 
numSames
);

6984 
m_t_to_q31
(

6985 
t32_t
 * 
pSrc
,

6986 
q31_t
 * 
pD
,

6987 
ut32_t
 
blockSize
);

6996 
m_t_to_q15
(

6997 
t32_t
 * 
pSrc
,

6998 
q15_t
 * 
pD
,

6999 
ut32_t
 
blockSize
);

7008 
m_t_to_q7
(

7009 
t32_t
 * 
pSrc
,

7010 
q7_t
 * 
pD
,

7011 
ut32_t
 
blockSize
);

7021 
m_q31_to_q15
(

7022 
q31_t
 * 
pSrc
,

7023 
q15_t
 * 
pD
,

7024 
ut32_t
 
blockSize
);

7033 
m_q31_to_q7
(

7034 
q31_t
 * 
pSrc
,

7035 
q7_t
 * 
pD
,

7036 
ut32_t
 
blockSize
);

7045 
m_q15_to_t
(

7046 
q15_t
 * 
pSrc
,

7047 
t32_t
 * 
pD
,

7048 
ut32_t
 
blockSize
);

7058 
m_q15_to_q31
(

7059 
q15_t
 * 
pSrc
,

7060 
q31_t
 * 
pD
,

7061 
ut32_t
 
blockSize
);

7071 
m_q15_to_q7
(

7072 
q15_t
 * 
pSrc
,

7073 
q7_t
 * 
pD
,

7074 
ut32_t
 
blockSize
);

7148 
__INLINE
 
t32_t
 
m_br__f32
(

7149 cڡ 
m_br___f32
 * 
S
,

7150 
t32_t
 
X
,

7151 
t32_t
 
Y
)

7153 
t32_t
 
out
;

7154 
t32_t
 
f00
, 
f01
, 
f10
, 
f11
;

7155 
t32_t
 *
pDa
 = 
S
->pData;

7156 
t32_t
 
xIndex
, 
yIndex
, 
dex
;

7157 
t32_t
 
xdiff
, 
ydiff
;

7158 
t32_t
 
b1
, 
b2
, 
b3
, 
b4
;

7160 
xIndex
 = (
t32_t

X
;

7161 
yIndex
 = (
t32_t

Y
;

7165 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
 - 1|| 
yIndex
 < 0

7166 || 
yIndex
 > (
S
->
numCs
 - 1))

7172 
dex
 = (
xIndex
 - 1+ (
yIndex
 - 1* 
S
->
numCs
;

7176 
f00
 = 
pDa
[
dex
];

7177 
f01
 = 
pDa
[
dex
 + 1];

7180 
dex
 = (
xIndex
 - 1+ (
yIndex
* 
S
->
numCs
;

7184 
f10
 = 
pDa
[
dex
];

7185 
f11
 = 
pDa
[
dex
 + 1];

7188 
b1
 = 
f00
;

7189 
b2
 = 
f01
 - 
f00
;

7190 
b3
 = 
f10
 - 
f00
;

7191 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

7194 
xdiff
 = 
X
 - 
xIndex
;

7197 
ydiff
 = 
Y
 - 
yIndex
;

7200 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

7203  (
out
);

7216 
__INLINE
 
q31_t
 
m_br__q31
(

7217 
m_br___q31
 * 
S
,

7218 
q31_t
 
X
,

7219 
q31_t
 
Y
)

7221 
q31_t
 
out
;

7222 
q31_t
 
acc
 = 0;

7223 
q31_t
 
xa
, 
ya
;

7224 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

7225 
t32_t
 
rI
, 
cI
;

7226 
q31_t
 *
pYDa
 = 
S
->
pDa
;

7227 
ut32_t
 
nCs
 = 
S
->
numCs
;

7233 
rI
 = ((
X
 & 0xFFF00000) >> 20u);

7238 
cI
 = ((
Y
 & 0xFFF00000) >> 20u);

7242 if(
rI
 < 0 ||I > (
S
->
numRows
 - 1|| 
cI
 < 0 || cI > (S->
numCs
 - 1))

7249 
xa
 = (
X
 & 0x000FFFFF) << 11u;

7252 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

7253 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

7257 
ya
 = (
Y
 & 0x000FFFFF) << 11u;

7260 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

7261 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

7264 
out
 = ((
q31_t
(((
q63_t

x1
 * (0x7FFFFFFF - 
xa
)) >> 32));

7265 
acc
 = ((
q31_t
(((
q63_t

out
 * (0x7FFFFFFF - 
ya
)) >> 32));

7268 
out
 = ((
q31_t
((
q63_t

x2
 * (0x7FFFFFFF - 
ya
) >> 32));

7269 
acc
 +((
q31_t
((
q63_t

out
 * (
xa
) >> 32));

7272 
out
 = ((
q31_t
((
q63_t

y1
 * (0x7FFFFFFF - 
xa
) >> 32));

7273 
acc
 +((
q31_t
((
q63_t

out
 * (
ya
) >> 32));

7276 
out
 = ((
q31_t
((
q63_t

y2
 * (
xa
) >> 32));

7277 
acc
 +((
q31_t
((
q63_t

out
 * (
ya
) >> 32));

7280  (
acc
 << 2u);

7292 
__INLINE
 
q15_t
 
m_br__q15
(

7293 
m_br___q15
 * 
S
,

7294 
q31_t
 
X
,

7295 
q31_t
 
Y
)

7297 
q63_t
 
acc
 = 0;

7298 
q31_t
 
out
;

7299 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

7300 
q31_t
 
xa
, 
ya
;

7301 
t32_t
 
rI
, 
cI
;

7302 
q15_t
 *
pYDa
 = 
S
->
pDa
;

7303 
ut32_t
 
nCs
 = 
S
->
numCs
;

7308 
rI
 = ((
X
 & 0xFFF00000) >> 20);

7313 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

7317 if(
rI
 < 0 ||I > (
S
->
numRows
 - 1|| 
cI
 < 0 || cI > (S->
numCs
 - 1))

7324 
xa
 = (
X
 & 0x000FFFFF);

7327 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

7328 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

7333 
ya
 = (
Y
 & 0x000FFFFF);

7336 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

7337 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

7343 
out
 = (
q31_t
(((
q63_t

x1
 * (0xFFFFF - 
xa
)) >> 4u);

7344 
acc
 = ((
q63_t

out
 * (0xFFFFF - 
ya
));

7347 
out
 = (
q31_t
(((
q63_t

x2
 * (0xFFFFF - 
ya
)) >> 4u);

7348 
acc
 +((
q63_t

out
 * (
xa
));

7351 
out
 = (
q31_t
(((
q63_t

y1
 * (0xFFFFF - 
xa
)) >> 4u);

7352 
acc
 +((
q63_t

out
 * (
ya
));

7355 
out
 = (
q31_t
(((
q63_t

y2
 * (
xa
)) >> 4u);

7356 
acc
 +((
q63_t

out
 * (
ya
));

7360  (
acc
 >> 36);

7372 
__INLINE
 
q7_t
 
m_br__q7
(

7373 
m_br___q7
 * 
S
,

7374 
q31_t
 
X
,

7375 
q31_t
 
Y
)

7377 
q63_t
 
acc
 = 0;

7378 
q31_t
 
out
;

7379 
q31_t
 
xa
, 
ya
;

7380 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

7381 
t32_t
 
rI
, 
cI
;

7382 
q7_t
 *
pYDa
 = 
S
->
pDa
;

7383 
ut32_t
 
nCs
 = 
S
->
numCs
;

7388 
rI
 = ((
X
 & 0xFFF00000) >> 20);

7393 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

7397 if(
rI
 < 0 ||I > (
S
->
numRows
 - 1|| 
cI
 < 0 || cI > (S->
numCs
 - 1))

7404 
xa
 = (
X
 & 0x000FFFFF);

7407 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

7408 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

7413 
ya
 = (
Y
 & 0x000FFFFF);

7416 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

7417 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

7420 
out
 = ((
x1
 * (0xFFFFF - 
xa
)));

7421 
acc
 = (((
q63_t

out
 * (0xFFFFF - 
ya
)));

7424 
out
 = ((
x2
 * (0xFFFFF - 
ya
)));

7425 
acc
 +(((
q63_t

out
 * (
xa
)));

7428 
out
 = ((
y1
 * (0xFFFFF - 
xa
)));

7429 
acc
 +(((
q63_t

out
 * (
ya
)));

7432 
out
 = ((
y2
 * (
ya
)));

7433 
acc
 +(((
q63_t

out
 * (
xa
)));

7436  (
acc
 >> 40);

7446 
	#muAcc_32x32_kp32_R
(
a
, 
x
, 
y
) \

7447 
a
 = (
q31_t
(((((
q63_t
a<< 32+ ((q63_t
x
 * 
y
+ 0x80000000LL ) >> 32)

	)

7450 
	#muSub_32x32_kp32_R
(
a
, 
x
, 
y
) \

7451 
a
 = (
q31_t
(((((
q63_t
a<< 32- ((q63_t
x
 * 
y
+ 0x80000000LL ) >> 32)

	)

7454 
	#mu_32x32_kp32_R
(
a
, 
x
, 
y
) \

7455 
a
 = (
q31_t
(((
q63_t

x
 * 
y
 + 0x80000000LL ) >> 32)

	)

7458 
	#muAcc_32x32_kp32
(
a
, 
x
, 
y
) \

7459 
a
 +(
q31_t
(((
q63_t

x
 * 
y
>> 32)

	)

7462 
	#muSub_32x32_kp32
(
a
, 
x
, 
y
) \

7463 
a
 -(
q31_t
(((
q63_t

x
 * 
y
>> 32)

	)

7466 
	#mu_32x32_kp32
(
a
, 
x
, 
y
) \

7467 
a
 = (
q31_t
(((
q63_t

x
 * 
y
 ) >> 32)

	)

7470 #i
defed
 ( 
__CC_ARM
 )

7473 #ifde
ARM_MATH_CM4


7474 
	#LOW_OPTIMIZATION_ENTER
 \

7475 
	`_Pgma
 ("push") \

7476 
	`_Pgma
 ("O1")

	)

7478 
	#LOW_OPTIMIZATION_ENTER


	)

7482 #ifde
ARM_MATH_CM4


7483 
	#LOW_OPTIMIZATION_EXIT
 \

7484 
	`_Pgma
 ("p")

	)

7486 
	#LOW_OPTIMIZATION_EXIT


	)

7490 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7493 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7495 #i
defed
(
__ICCARM__
)

7498 #ifde
ARM_MATH_CM4


7499 
	#LOW_OPTIMIZATION_ENTER
 \

7500 
	`_Pgma
 ("timizeow")

	)

7502 
	#LOW_OPTIMIZATION_ENTER


	)

7506 
	#LOW_OPTIMIZATION_EXIT


	)

7509 #ifde
ARM_MATH_CM4


7510 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER
 \

7511 
	`_Pgma
 ("timizeow")

	)

7513 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7517 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7519 #i
defed
(
__GNUC__
)

7521 
	#LOW_OPTIMIZATION_ENTER
 
	`__ibu__
(
	`timize
("-O1"))

	)

7523 
	#LOW_OPTIMIZATION_EXIT


	)

7525 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7527 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7529 #i
defed
(
__CSMC__
)

7531 
	#LOW_OPTIMIZATION_ENTER


	)

7532 
	#LOW_OPTIMIZATION_EXIT


	)

7533 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7534 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7536 #i
defed
(
__TASKING__
)

7538 
	#LOW_OPTIMIZATION_ENTER


	)

7539 
	#LOW_OPTIMIZATION_EXIT


	)

7540 
	#IAR_ONLY_LOW_OPTIMIZATION_ENTER


	)

7541 
	#IAR_ONLY_LOW_OPTIMIZATION_EXIT


	)

7546 #ifdef 
__lulus


	@src/lib/CMSIS/CM4/CoreSupport/core_cm0.h

38 #i
defed
 ( 
__ICCARM__
 )

39 #agm
syem_ude


42 #ide
__CORE_CM0_H_GENERIC


43 
	#__CORE_CM0_H_GENERIC


	)

45 #ifde
__lulus


71 
	#__CM0_CMSIS_VERSION_MAIN
 (0x04

	)

72 
	#__CM0_CMSIS_VERSION_SUB
 (0x00

	)

73 
	#__CM0_CMSIS_VERSION
 ((
__CM0_CMSIS_VERSION_MAIN
 << 16) | \

74 
__CM0_CMSIS_VERSION_SUB
 )

	)

76 
	#__CORTEX_M
 (0x00

	)

79 #i 
defed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__le


	)

82 
	#__STATIC_INLINE
 
__le


	)

84 #i
defed
 ( 
__GNUC__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
le


	)

87 
	#__STATIC_INLINE
 
le


	)

89 #i
defed
 ( 
__ICCARM__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
le


	)

92 
	#__STATIC_INLINE
 
le


	)

94 #i
defed
 ( 
__TMS470__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__STATIC_INLINE
 
le


	)

98 #i
defed
 ( 
__TASKING__
 )

99 
	#__ASM
 
__asm


	)

100 
	#__INLINE
 
le


	)

101 
	#__STATIC_INLINE
 
le


	)

103 #i
defed
 ( 
__CSMC__
 )

104 
	#__cked


	)

105 
	#__ASM
 
_asm


	)

106 
	#__INLINE
 
le


	)

107 
	#__STATIC_INLINE
 
le


	)

114 
	#__FPU_USED
 0

	)

116 #i
defed
 ( 
__CC_ARM
 )

117 #i
defed
 
__TARGET_FPU_VFP


121 #i
defed
 ( 
__GNUC__
 )

122 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

126 #i
defed
 ( 
__ICCARM__
 )

127 #i
defed
 
__ARMVFP__


131 #i
defed
 ( 
__TMS470__
 )

132 #i
defed
 
__TI__VFP_SUPPORT____


136 #i
defed
 ( 
__TASKING__
 )

137 #i
defed
 
__FPU_VFP__


141 #i
defed
 ( 
__CSMC__
 )

142 #i
__CSMC__
 & 0x400)

147 
	~<dt.h
>

148 
	~<ce_cmInr.h
>

149 
	~<ce_cmFunc.h
>

151 #ifde
__lulus


157 #ide
__CMSIS_GENERIC


159 #ide
__CORE_CM0_H_DEPENDANT


160 
	#__CORE_CM0_H_DEPENDANT


	)

162 #ifde
__lulus


167 #i
defed
 
__CHECK_DEVICE_DEFINES


168 #ide
__CM0_REV


169 
	#__CM0_REV
 0x0000

	)

173 #ide
__NVIC_PRIO_BITS


174 
	#__NVIC_PRIO_BITS
 2

	)

178 #ide
__Vd_SysTickCfig


179 
	#__Vd_SysTickCfig
 0

	)

192 #ifde
__lulus


193 
	#__I
 vީ

	)

195 
	#__I
 vީcڡ

	)

197 
	#__O
 vީ

	)

198 
	#__IO
 vީ

	)

228 
ut32_t
 
_rved0
:28;

229 
ut32_t
 
V
:1;

230 
ut32_t
 
C
:1;

231 
ut32_t
 
Z
:1;

232 
ut32_t
 
N
:1;

233 } 
b
;

234 
ut32_t
 
w
;

235 } 
	tAPSR_Ty
;

238 
	#APSR_N_Pos
 31

	)

239 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos


	)

241 
	#APSR_Z_Pos
 30

	)

242 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos


	)

244 
	#APSR_C_Pos
 29

	)

245 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos


	)

247 
	#APSR_V_Pos
 28

	)

248 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos


	)

257 
ut32_t
 
ISR
:9;

258 
ut32_t
 
_rved0
:23;

259 } 
b
;

260 
ut32_t
 
w
;

261 } 
	tIPSR_Ty
;

264 
	#IPSR_ISR_Pos
 0

	)

265 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

274 
ut32_t
 
ISR
:9;

275 
ut32_t
 
_rved0
:15;

276 
ut32_t
 
T
:1;

277 
ut32_t
 
_rved1
:3;

278 
ut32_t
 
V
:1;

279 
ut32_t
 
C
:1;

280 
ut32_t
 
Z
:1;

281 
ut32_t
 
N
:1;

282 } 
b
;

283 
ut32_t
 
w
;

284 } 
	txPSR_Ty
;

287 
	#xPSR_N_Pos
 31

	)

288 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos


	)

290 
	#xPSR_Z_Pos
 30

	)

291 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos


	)

293 
	#xPSR_C_Pos
 29

	)

294 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos


	)

296 
	#xPSR_V_Pos
 28

	)

297 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos


	)

299 
	#xPSR_T_Pos
 24

	)

300 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos


	)

302 
	#xPSR_ISR_Pos
 0

	)

303 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

312 
ut32_t
 
_rved0
:1;

313 
ut32_t
 
SPSEL
:1;

314 
ut32_t
 
_rved1
:30;

315 } 
b
;

316 
ut32_t
 
w
;

317 } 
	tCONTROL_Ty
;

320 
	#CONTROL_SPSEL_Pos
 1

	)

321 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos


	)

336 
__IO
 
ut32_t
 
ISER
[1];

337 
ut32_t
 
RESERVED0
[31];

338 
__IO
 
ut32_t
 
ICER
[1];

339 
ut32_t
 
RSERVED1
[31];

340 
__IO
 
ut32_t
 
ISPR
[1];

341 
ut32_t
 
RESERVED2
[31];

342 
__IO
 
ut32_t
 
ICPR
[1];

343 
ut32_t
 
RESERVED3
[31];

344 
ut32_t
 
RESERVED4
[64];

345 
__IO
 
ut32_t
 
IP
[8];

346 } 
	tNVIC_Ty
;

361 
__I
 
ut32_t
 
CPUID
;

362 
__IO
 
ut32_t
 
ICSR
;

363 
ut32_t
 
RESERVED0
;

364 
__IO
 
ut32_t
 
AIRCR
;

365 
__IO
 
ut32_t
 
SCR
;

366 
__IO
 
ut32_t
 
CCR
;

367 
ut32_t
 
RESERVED1
;

368 
__IO
 
ut32_t
 
SHP
[2];

369 
__IO
 
ut32_t
 
SHCSR
;

370 } 
	tSCB_Ty
;

373 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

374 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

376 
	#SCB_CPUID_VARIANT_Pos
 20

	)

377 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

379 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

380 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

382 
	#SCB_CPUID_PARTNO_Pos
 4

	)

383 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

385 
	#SCB_CPUID_REVISION_Pos
 0

	)

386 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

389 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

390 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

392 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

393 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

395 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

396 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

398 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

399 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

401 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

402 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

404 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

405 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

407 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

408 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

410 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

411 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

413 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

414 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

417 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

418 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

420 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

421 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

423 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

424 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

426 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

427 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

429 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

430 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

433 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

434 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

436 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

437 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

439 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

440 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

443 
	#SCB_CCR_STKALIGN_Pos
 9

	)

444 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

446 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

447 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

450 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

451 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

466 
__IO
 
ut32_t
 
CTRL
;

467 
__IO
 
ut32_t
 
LOAD
;

468 
__IO
 
ut32_t
 
VAL
;

469 
__I
 
ut32_t
 
CALIB
;

470 } 
	tSysTick_Ty
;

473 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

474 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

476 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

477 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

479 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

480 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

482 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

483 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

486 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

487 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

490 
	#SysTick_VAL_CURRENT_Pos
 0

	)

491 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

494 
	#SysTick_CALIB_NOREF_Pos
 31

	)

495 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

497 
	#SysTick_CALIB_SKEW_Pos
 30

	)

498 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

500 
	#SysTick_CALIB_TENMS_Pos
 0

	)

501 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

523 
	#SCS_BASE
 (0xE000E000UL

	)

524 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

525 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

526 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

528 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

529 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

530 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

558 
	#_BIT_SHIFT
(
IRQn
((((
ut32_t
)(
t32_t
)(IRQn)& 0x03UL* 8UL)

	)

559 
	#_SHP_IDX
(
IRQn
(((((
ut32_t
)(
t32_t
)(IRQn)& 0x0FUL)-8UL>> 2UL)

	)

560 
	#_IP_IDX
(
IRQn
(((
ut32_t
)(
t32_t
)(IRQn)>> 2UL)

	)

569 
__STATIC_INLINE
 
NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

571 
NVIC
->
ISER
[0] = (
ut32_t
)(1UL << (((ut32_t)(
t32_t
)
IRQn
) & 0x1FUL));

581 
__STATIC_INLINE
 
NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

583 
NVIC
->
ICER
[0] = (
ut32_t
)(1UL << (((ut32_t)(
t32_t
)
IRQn
) & 0x1FUL));

597 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

599 ((
ut32_t
)(((
NVIC
->
ISPR
[0] & (1UL << (((ut32_t)(
t32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

609 
__STATIC_INLINE
 
NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

611 
NVIC
->
ISPR
[0] = (
ut32_t
)(1UL << (((ut32_t)(
t32_t
)
IRQn
) & 0x1FUL));

621 
__STATIC_INLINE
 
NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

623 
NVIC
->
ICPR
[0] = (
ut32_t
)(1UL << (((ut32_t)(
t32_t
)
IRQn
) & 0x1FUL));

636 
__STATIC_INLINE
 
NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

638 if((
t32_t
)(
IRQn
) < 0) {

639 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ut32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

640 (((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)& (
ut32_t
)0xFFUL<< 
_BIT_SHIFT
(
IRQn
)));

643 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ut32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

644 (((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)& (
ut32_t
)0xFFUL<< 
_BIT_SHIFT
(
IRQn
)));

660 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

663 if((
t32_t
)(
IRQn
) < 0) {

664 ((
ut32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQn& (ut32_t)0xFFUL>> (8 - 
__NVIC_PRIO_BITS
)));

667 ((
ut32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQn& (ut32_t)0xFFUL>> (8 - 
__NVIC_PRIO_BITS
)));

676 
__STATIC_INLINE
 
NVIC_SyemRet
()

678 
__DSB
();

680 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

681 
SCB_AIRCR_SYSRESETREQ_Msk
);

682 
__DSB
();

683 1{ 
__NOP
(); }

697 #i(
__Vd_SysTickCfig
 == 0)

714 
__STATIC_INLINE
 
ut32_t
 
SysTick_Cfig
(ut32_
ticks
)

716 i((
ticks
 - 1UL> 
SysTick_LOAD_RELOAD_Msk
) {  (1UL); }

718 
SysTick
->
LOAD
 = (
ut32_t
)(
ticks
 - 1UL);

719 
NVIC_SPriܙy
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

720 
SysTick
->
VAL
 = 0UL;

721 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

722 
SysTick_CTRL_TICKINT_Msk
 |

723 
SysTick_CTRL_ENABLE_Msk
;

734 #ifde
__lulus


	@src/lib/CMSIS/CM4/CoreSupport/core_cm0plus.h

38 #i
defed
 ( 
__ICCARM__
 )

39 #agm
syem_ude


42 #ide
__CORE_CM0PLUS_H_GENERIC


43 
	#__CORE_CM0PLUS_H_GENERIC


	)

45 #ifde
__lulus


71 
	#__CM0PLUS_CMSIS_VERSION_MAIN
 (0x04

	)

72 
	#__CM0PLUS_CMSIS_VERSION_SUB
 (0x00

	)

73 
	#__CM0PLUS_CMSIS_VERSION
 ((
__CM0PLUS_CMSIS_VERSION_MAIN
 << 16) | \

74 
__CM0PLUS_CMSIS_VERSION_SUB


	)

76 
	#__CORTEX_M
 (0x00

	)

79 #i 
defed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__le


	)

82 
	#__STATIC_INLINE
 
__le


	)

84 #i
defed
 ( 
__GNUC__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
le


	)

87 
	#__STATIC_INLINE
 
le


	)

89 #i
defed
 ( 
__ICCARM__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
le


	)

92 
	#__STATIC_INLINE
 
le


	)

94 #i
defed
 ( 
__TMS470__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__STATIC_INLINE
 
le


	)

98 #i
defed
 ( 
__TASKING__
 )

99 
	#__ASM
 
__asm


	)

100 
	#__INLINE
 
le


	)

101 
	#__STATIC_INLINE
 
le


	)

103 #i
defed
 ( 
__CSMC__
 )

104 
	#__cked


	)

105 
	#__ASM
 
_asm


	)

106 
	#__INLINE
 
le


	)

107 
	#__STATIC_INLINE
 
le


	)

114 
	#__FPU_USED
 0

	)

116 #i
defed
 ( 
__CC_ARM
 )

117 #i
defed
 
__TARGET_FPU_VFP


121 #i
defed
 ( 
__GNUC__
 )

122 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

126 #i
defed
 ( 
__ICCARM__
 )

127 #i
defed
 
__ARMVFP__


131 #i
defed
 ( 
__TMS470__
 )

132 #i
defed
 
__TI__VFP_SUPPORT____


136 #i
defed
 ( 
__TASKING__
 )

137 #i
defed
 
__FPU_VFP__


141 #i
defed
 ( 
__CSMC__
 )

142 #i
__CSMC__
 & 0x400)

147 
	~<dt.h
>

148 
	~<ce_cmInr.h
>

149 
	~<ce_cmFunc.h
>

151 #ifde
__lulus


157 #ide
__CMSIS_GENERIC


159 #ide
__CORE_CM0PLUS_H_DEPENDANT


160 
	#__CORE_CM0PLUS_H_DEPENDANT


	)

162 #ifde
__lulus


167 #i
defed
 
__CHECK_DEVICE_DEFINES


168 #ide
__CM0PLUS_REV


169 
	#__CM0PLUS_REV
 0x0000

	)

173 #ide
__MPU_PRESENT


174 
	#__MPU_PRESENT
 0

	)

178 #ide
__VTOR_PRESENT


179 
	#__VTOR_PRESENT
 0

	)

183 #ide
__NVIC_PRIO_BITS


184 
	#__NVIC_PRIO_BITS
 2

	)

188 #ide
__Vd_SysTickCfig


189 
	#__Vd_SysTickCfig
 0

	)

202 #ifde
__lulus


203 
	#__I
 vީ

	)

205 
	#__I
 vީcڡ

	)

207 
	#__O
 vީ

	)

208 
	#__IO
 vީ

	)

239 
ut32_t
 
_rved0
:28;

240 
ut32_t
 
V
:1;

241 
ut32_t
 
C
:1;

242 
ut32_t
 
Z
:1;

243 
ut32_t
 
N
:1;

244 } 
b
;

245 
ut32_t
 
w
;

246 } 
	tAPSR_Ty
;

249 
	#APSR_N_Pos
 31

	)

250 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos


	)

252 
	#APSR_Z_Pos
 30

	)

253 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos


	)

255 
	#APSR_C_Pos
 29

	)

256 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos


	)

258 
	#APSR_V_Pos
 28

	)

259 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos


	)

268 
ut32_t
 
ISR
:9;

269 
ut32_t
 
_rved0
:23;

270 } 
b
;

271 
ut32_t
 
w
;

272 } 
	tIPSR_Ty
;

275 
	#IPSR_ISR_Pos
 0

	)

276 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

285 
ut32_t
 
ISR
:9;

286 
ut32_t
 
_rved0
:15;

287 
ut32_t
 
T
:1;

288 
ut32_t
 
_rved1
:3;

289 
ut32_t
 
V
:1;

290 
ut32_t
 
C
:1;

291 
ut32_t
 
Z
:1;

292 
ut32_t
 
N
:1;

293 } 
b
;

294 
ut32_t
 
w
;

295 } 
	txPSR_Ty
;

298 
	#xPSR_N_Pos
 31

	)

299 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos


	)

301 
	#xPSR_Z_Pos
 30

	)

302 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos


	)

304 
	#xPSR_C_Pos
 29

	)

305 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos


	)

307 
	#xPSR_V_Pos
 28

	)

308 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos


	)

310 
	#xPSR_T_Pos
 24

	)

311 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos


	)

313 
	#xPSR_ISR_Pos
 0

	)

314 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

323 
ut32_t
 
nPRIV
:1;

324 
ut32_t
 
SPSEL
:1;

325 
ut32_t
 
_rved1
:30;

326 } 
b
;

327 
ut32_t
 
w
;

328 } 
	tCONTROL_Ty
;

331 
	#CONTROL_SPSEL_Pos
 1

	)

332 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos


	)

334 
	#CONTROL_nPRIV_Pos
 0

	)

335 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

350 
__IO
 
ut32_t
 
ISER
[1];

351 
ut32_t
 
RESERVED0
[31];

352 
__IO
 
ut32_t
 
ICER
[1];

353 
ut32_t
 
RSERVED1
[31];

354 
__IO
 
ut32_t
 
ISPR
[1];

355 
ut32_t
 
RESERVED2
[31];

356 
__IO
 
ut32_t
 
ICPR
[1];

357 
ut32_t
 
RESERVED3
[31];

358 
ut32_t
 
RESERVED4
[64];

359 
__IO
 
ut32_t
 
IP
[8];

360 } 
	tNVIC_Ty
;

375 
__I
 
ut32_t
 
CPUID
;

376 
__IO
 
ut32_t
 
ICSR
;

377 #i(
__VTOR_PRESENT
 == 1)

378 
__IO
 
ut32_t
 
VTOR
;

380 
ut32_t
 
RESERVED0
;

382 
__IO
 
ut32_t
 
AIRCR
;

383 
__IO
 
ut32_t
 
SCR
;

384 
__IO
 
ut32_t
 
CCR
;

385 
ut32_t
 
RESERVED1
;

386 
__IO
 
ut32_t
 
SHP
[2];

387 
__IO
 
ut32_t
 
SHCSR
;

388 } 
	tSCB_Ty
;

391 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

392 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

394 
	#SCB_CPUID_VARIANT_Pos
 20

	)

395 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

397 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

398 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

400 
	#SCB_CPUID_PARTNO_Pos
 4

	)

401 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

403 
	#SCB_CPUID_REVISION_Pos
 0

	)

404 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

407 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

408 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

410 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

411 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

413 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

414 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

416 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

417 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

419 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

420 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

422 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

423 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

425 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

426 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

428 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

429 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

431 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

432 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

434 #i(
__VTOR_PRESENT
 == 1)

436 
	#SCB_VTOR_TBLOFF_Pos
 8

	)

437 
	#SCB_VTOR_TBLOFF_Msk
 (0xFFFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

441 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

442 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

444 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

445 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

447 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

448 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

450 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

451 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

453 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

454 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

457 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

458 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

460 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

461 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

463 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

464 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

467 
	#SCB_CCR_STKALIGN_Pos
 9

	)

468 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

470 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

471 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

474 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

475 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

490 
__IO
 
ut32_t
 
CTRL
;

491 
__IO
 
ut32_t
 
LOAD
;

492 
__IO
 
ut32_t
 
VAL
;

493 
__I
 
ut32_t
 
CALIB
;

494 } 
	tSysTick_Ty
;

497 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

498 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

500 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

501 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

503 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

504 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

506 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

507 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

510 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

511 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

514 
	#SysTick_VAL_CURRENT_Pos
 0

	)

515 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

518 
	#SysTick_CALIB_NOREF_Pos
 31

	)

519 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

521 
	#SysTick_CALIB_SKEW_Pos
 30

	)

522 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

524 
	#SysTick_CALIB_TENMS_Pos
 0

	)

525 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

529 #i(
__MPU_PRESENT
 == 1)

540 
__I
 
ut32_t
 
TYPE
;

541 
__IO
 
ut32_t
 
CTRL
;

542 
__IO
 
ut32_t
 
RNR
;

543 
__IO
 
ut32_t
 
RBAR
;

544 
__IO
 
ut32_t
 
RASR
;

545 } 
	tMPU_Ty
;

548 
	#MPU_TYPE_IREGION_Pos
 16

	)

549 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos


	)

551 
	#MPU_TYPE_DREGION_Pos
 8

	)

552 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos


	)

554 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

555 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

558 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

559 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos


	)

561 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

562 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos


	)

564 
	#MPU_CTRL_ENABLE_Pos
 0

	)

565 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

568 
	#MPU_RNR_REGION_Pos
 0

	)

569 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

572 
	#MPU_RBAR_ADDR_Pos
 8

	)

573 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos


	)

575 
	#MPU_RBAR_VALID_Pos
 4

	)

576 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos


	)

578 
	#MPU_RBAR_REGION_Pos
 0

	)

579 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

582 
	#MPU_RASR_ATTRS_Pos
 16

	)

583 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos


	)

585 
	#MPU_RASR_XN_Pos
 28

	)

586 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos


	)

588 
	#MPU_RASR_AP_Pos
 24

	)

589 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos


	)

591 
	#MPU_RASR_TEX_Pos
 19

	)

592 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos


	)

594 
	#MPU_RASR_S_Pos
 18

	)

595 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos


	)

597 
	#MPU_RASR_C_Pos
 17

	)

598 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos


	)

600 
	#MPU_RASR_B_Pos
 16

	)

601 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos


	)

603 
	#MPU_RASR_SRD_Pos
 8

	)

604 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos


	)

606 
	#MPU_RASR_SIZE_Pos
 1

	)

607 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos


	)

609 
	#MPU_RASR_ENABLE_Pos
 0

	)

610 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

633 
	#SCS_BASE
 (0xE000E000UL

	)

634 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

635 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

636 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

638 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

639 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

640 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

642 #i(
__MPU_PRESENT
 == 1)

643 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90UL

	)

644 
	#MPU
 ((
MPU_Ty
 *
MPU_BASE
 )

	)

672 
	#_BIT_SHIFT
(
IRQn
((((
ut32_t
)(
t32_t
)(IRQn)& 0x03UL* 8UL)

	)

673 
	#_SHP_IDX
(
IRQn
(((((
ut32_t
)(
t32_t
)(IRQn)& 0x0FUL)-8UL>> 2UL)

	)

674 
	#_IP_IDX
(
IRQn
(((
ut32_t
)(
t32_t
)(IRQn)>> 2UL)

	)

683 
__STATIC_INLINE
 
NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

685 
NVIC
->
ISER
[0] = (
ut32_t
)(1UL << (((ut32_t)(
t32_t
)
IRQn
) & 0x1FUL));

695 
__STATIC_INLINE
 
NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

697 
NVIC
->
ICER
[0] = (
ut32_t
)(1UL << (((ut32_t)(
t32_t
)
IRQn
) & 0x1FUL));

711 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

713 ((
ut32_t
)(((
NVIC
->
ISPR
[0] & (1UL << (((ut32_t)(
t32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

723 
__STATIC_INLINE
 
NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

725 
NVIC
->
ISPR
[0] = (
ut32_t
)(1UL << (((ut32_t)(
t32_t
)
IRQn
) & 0x1FUL));

735 
__STATIC_INLINE
 
NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

737 
NVIC
->
ICPR
[0] = (
ut32_t
)(1UL << (((ut32_t)(
t32_t
)
IRQn
) & 0x1FUL));

750 
__STATIC_INLINE
 
NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

752 if((
t32_t
)(
IRQn
) < 0) {

753 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ut32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

754 (((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)& (
ut32_t
)0xFFUL<< 
_BIT_SHIFT
(
IRQn
)));

757 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ut32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

758 (((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)& (
ut32_t
)0xFFUL<< 
_BIT_SHIFT
(
IRQn
)));

774 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

777 if((
t32_t
)(
IRQn
) < 0) {

778 ((
ut32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQn& (ut32_t)0xFFUL>> (8 - 
__NVIC_PRIO_BITS
)));

781 ((
ut32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQn& (ut32_t)0xFFUL>> (8 - 
__NVIC_PRIO_BITS
)));

790 
__STATIC_INLINE
 
NVIC_SyemRet
()

792 
__DSB
();

794 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

795 
SCB_AIRCR_SYSRESETREQ_Msk
);

796 
__DSB
();

797 1{ 
__NOP
(); }

811 #i(
__Vd_SysTickCfig
 == 0)

828 
__STATIC_INLINE
 
ut32_t
 
SysTick_Cfig
(ut32_
ticks
)

830 i((
ticks
 - 1UL> 
SysTick_LOAD_RELOAD_Msk
) { (1UL);}

832 
SysTick
->
LOAD
 = (
ut32_t
)(
ticks
 - 1UL);

833 
NVIC_SPriܙy
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

834 
SysTick
->
VAL
 = 0UL;

835 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

836 
SysTick_CTRL_TICKINT_Msk
 |

837 
SysTick_CTRL_ENABLE_Msk
;

848 #ifde
__lulus


	@src/lib/CMSIS/CM4/CoreSupport/core_cm3.h

38 #i
defed
 ( 
__ICCARM__
 )

39 #agm
syem_ude


42 #ide
__CORE_CM3_H_GENERIC


43 
	#__CORE_CM3_H_GENERIC


	)

45 #ifde
__lulus


71 
	#__CM3_CMSIS_VERSION_MAIN
 (0x04

	)

72 
	#__CM3_CMSIS_VERSION_SUB
 (0x00

	)

73 
	#__CM3_CMSIS_VERSION
 ((
__CM3_CMSIS_VERSION_MAIN
 << 16) | \

74 
__CM3_CMSIS_VERSION_SUB
 )

	)

76 
	#__CORTEX_M
 (0x03

	)

79 #i 
defed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__le


	)

82 
	#__STATIC_INLINE
 
__le


	)

84 #i
defed
 ( 
__GNUC__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
le


	)

87 
	#__STATIC_INLINE
 
le


	)

89 #i
defed
 ( 
__ICCARM__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
le


	)

92 
	#__STATIC_INLINE
 
le


	)

94 #i
defed
 ( 
__TMS470__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__STATIC_INLINE
 
le


	)

98 #i
defed
 ( 
__TASKING__
 )

99 
	#__ASM
 
__asm


	)

100 
	#__INLINE
 
le


	)

101 
	#__STATIC_INLINE
 
le


	)

103 #i
defed
 ( 
__CSMC__
 )

104 
	#__cked


	)

105 
	#__ASM
 
_asm


	)

106 
	#__INLINE
 
le


	)

107 
	#__STATIC_INLINE
 
le


	)

114 
	#__FPU_USED
 0

	)

116 #i
defed
 ( 
__CC_ARM
 )

117 #i
defed
 
__TARGET_FPU_VFP


121 #i
defed
 ( 
__GNUC__
 )

122 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

126 #i
defed
 ( 
__ICCARM__
 )

127 #i
defed
 
__ARMVFP__


131 #i
defed
 ( 
__TMS470__
 )

132 #i
defed
 
__TI__VFP_SUPPORT____


136 #i
defed
 ( 
__TASKING__
 )

137 #i
defed
 
__FPU_VFP__


141 #i
defed
 ( 
__CSMC__
 )

142 #i
__CSMC__
 & 0x400)

147 
	~<dt.h
>

148 
	~<ce_cmInr.h
>

149 
	~<ce_cmFunc.h
>

151 #ifde
__lulus


157 #ide
__CMSIS_GENERIC


159 #ide
__CORE_CM3_H_DEPENDANT


160 
	#__CORE_CM3_H_DEPENDANT


	)

162 #ifde
__lulus


167 #i
defed
 
__CHECK_DEVICE_DEFINES


168 #ide
__CM3_REV


169 
	#__CM3_REV
 0x0200

	)

173 #ide
__MPU_PRESENT


174 
	#__MPU_PRESENT
 0

	)

178 #ide
__NVIC_PRIO_BITS


179 
	#__NVIC_PRIO_BITS
 4

	)

183 #ide
__Vd_SysTickCfig


184 
	#__Vd_SysTickCfig
 0

	)

197 #ifde
__lulus


198 
	#__I
 vީ

	)

200 
	#__I
 vީcڡ

	)

202 
	#__O
 vީ

	)

203 
	#__IO
 vީ

	)

235 
ut32_t
 
_rved0
:27;

236 
ut32_t
 
Q
:1;

237 
ut32_t
 
V
:1;

238 
ut32_t
 
C
:1;

239 
ut32_t
 
Z
:1;

240 
ut32_t
 
N
:1;

241 } 
b
;

242 
ut32_t
 
w
;

243 } 
	tAPSR_Ty
;

246 
	#APSR_N_Pos
 31

	)

247 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos


	)

249 
	#APSR_Z_Pos
 30

	)

250 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos


	)

252 
	#APSR_C_Pos
 29

	)

253 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos


	)

255 
	#APSR_V_Pos
 28

	)

256 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos


	)

258 
	#APSR_Q_Pos
 27

	)

259 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos


	)

268 
ut32_t
 
ISR
:9;

269 
ut32_t
 
_rved0
:23;

270 } 
b
;

271 
ut32_t
 
w
;

272 } 
	tIPSR_Ty
;

275 
	#IPSR_ISR_Pos
 0

	)

276 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

285 
ut32_t
 
ISR
:9;

286 
ut32_t
 
_rved0
:15;

287 
ut32_t
 
T
:1;

288 
ut32_t
 
IT
:2;

289 
ut32_t
 
Q
:1;

290 
ut32_t
 
V
:1;

291 
ut32_t
 
C
:1;

292 
ut32_t
 
Z
:1;

293 
ut32_t
 
N
:1;

294 } 
b
;

295 
ut32_t
 
w
;

296 } 
	txPSR_Ty
;

299 
	#xPSR_N_Pos
 31

	)

300 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos


	)

302 
	#xPSR_Z_Pos
 30

	)

303 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos


	)

305 
	#xPSR_C_Pos
 29

	)

306 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos


	)

308 
	#xPSR_V_Pos
 28

	)

309 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos


	)

311 
	#xPSR_Q_Pos
 27

	)

312 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos


	)

314 
	#xPSR_IT_Pos
 25

	)

315 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos


	)

317 
	#xPSR_T_Pos
 24

	)

318 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos


	)

320 
	#xPSR_ISR_Pos
 0

	)

321 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

330 
ut32_t
 
nPRIV
:1;

331 
ut32_t
 
SPSEL
:1;

332 
ut32_t
 
_rved1
:30;

333 } 
b
;

334 
ut32_t
 
w
;

335 } 
	tCONTROL_Ty
;

338 
	#CONTROL_SPSEL_Pos
 1

	)

339 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos


	)

341 
	#CONTROL_nPRIV_Pos
 0

	)

342 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

357 
__IO
 
ut32_t
 
ISER
[8];

358 
ut32_t
 
RESERVED0
[24];

359 
__IO
 
ut32_t
 
ICER
[8];

360 
ut32_t
 
RSERVED1
[24];

361 
__IO
 
ut32_t
 
ISPR
[8];

362 
ut32_t
 
RESERVED2
[24];

363 
__IO
 
ut32_t
 
ICPR
[8];

364 
ut32_t
 
RESERVED3
[24];

365 
__IO
 
ut32_t
 
IABR
[8];

366 
ut32_t
 
RESERVED4
[56];

367 
__IO
 
ut8_t
 
IP
[240];

368 
ut32_t
 
RESERVED5
[644];

369 
__O
 
ut32_t
 
STIR
;

370 } 
	tNVIC_Ty
;

373 
	#NVIC_STIR_INTID_Pos
 0

	)

374 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

389 
__I
 
ut32_t
 
CPUID
;

390 
__IO
 
ut32_t
 
ICSR
;

391 
__IO
 
ut32_t
 
VTOR
;

392 
__IO
 
ut32_t
 
AIRCR
;

393 
__IO
 
ut32_t
 
SCR
;

394 
__IO
 
ut32_t
 
CCR
;

395 
__IO
 
ut8_t
 
SHP
[12];

396 
__IO
 
ut32_t
 
SHCSR
;

397 
__IO
 
ut32_t
 
CFSR
;

398 
__IO
 
ut32_t
 
HFSR
;

399 
__IO
 
ut32_t
 
DFSR
;

400 
__IO
 
ut32_t
 
MMFAR
;

401 
__IO
 
ut32_t
 
BFAR
;

402 
__IO
 
ut32_t
 
AFSR
;

403 
__I
 
ut32_t
 
PFR
[2];

404 
__I
 
ut32_t
 
DFR
;

405 
__I
 
ut32_t
 
ADR
;

406 
__I
 
ut32_t
 
MMFR
[4];

407 
__I
 
ut32_t
 
ISAR
[5];

408 
ut32_t
 
RESERVED0
[5];

409 
__IO
 
ut32_t
 
CPACR
;

410 } 
	tSCB_Ty
;

413 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

414 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

416 
	#SCB_CPUID_VARIANT_Pos
 20

	)

417 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

419 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

420 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

422 
	#SCB_CPUID_PARTNO_Pos
 4

	)

423 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

425 
	#SCB_CPUID_REVISION_Pos
 0

	)

426 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

429 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

430 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

432 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

433 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

435 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

436 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

438 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

439 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

441 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

442 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

444 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

445 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

447 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

448 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

450 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

451 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

453 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

454 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos


	)

456 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

457 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

460 #i(
__CM3_REV
 < 0x0201)

461 
	#SCB_VTOR_TBLBASE_Pos
 29

	)

462 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos


	)

464 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

465 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

467 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

468 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

472 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

473 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

475 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

476 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

478 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

479 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

481 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

482 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos


	)

484 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

485 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

487 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

488 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

490 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

491 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

494 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

495 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

497 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

498 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

500 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

501 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

504 
	#SCB_CCR_STKALIGN_Pos
 9

	)

505 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

507 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

508 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos


	)

510 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

511 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos


	)

513 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

514 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

516 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

517 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos


	)

519 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

520 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

523 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

524 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos


	)

526 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

527 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos


	)

529 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

530 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos


	)

532 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

533 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

535 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

536 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos


	)

538 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

539 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos


	)

541 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

542 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos


	)

544 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

545 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos


	)

547 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

548 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos


	)

550 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

551 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos


	)

553 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

554 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos


	)

556 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

557 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos


	)

559 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

560 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos


	)

562 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

563 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

566 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

567 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos


	)

569 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

570 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos


	)

572 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

573 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

576 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

577 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos


	)

579 
	#SCB_HFSR_FORCED_Pos
 30

	)

580 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos


	)

582 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

583 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos


	)

586 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

587 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos


	)

589 
	#SCB_DFSR_VCATCH_Pos
 3

	)

590 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos


	)

592 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

593 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos


	)

595 
	#SCB_DFSR_BKPT_Pos
 1

	)

596 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos


	)

598 
	#SCB_DFSR_HALTED_Pos
 0

	)

599 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

614 
ut32_t
 
RESERVED0
[1];

615 
__I
 
ut32_t
 
ICTR
;

616 #i((
defed
 
__CM3_REV
) && (__CM3_REV >= 0x200))

617 
__IO
 
ut32_t
 
ACTLR
;

619 
ut32_t
 
RESERVED1
[1];

621 } 
	tSCnSCB_Ty
;

624 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

625 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

629 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

630 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos


	)

632 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

633 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos


	)

635 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

636 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

651 
__IO
 
ut32_t
 
CTRL
;

652 
__IO
 
ut32_t
 
LOAD
;

653 
__IO
 
ut32_t
 
VAL
;

654 
__I
 
ut32_t
 
CALIB
;

655 } 
	tSysTick_Ty
;

658 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

659 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

661 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

662 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

664 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

665 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

667 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

668 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

671 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

672 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

675 
	#SysTick_VAL_CURRENT_Pos
 0

	)

676 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

679 
	#SysTick_CALIB_NOREF_Pos
 31

	)

680 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

682 
	#SysTick_CALIB_SKEW_Pos
 30

	)

683 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

685 
	#SysTick_CALIB_TENMS_Pos
 0

	)

686 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

701 
__O
 union

703 
__O
 
ut8_t
 
u8
;

704 
__O
 
ut16_t
 
u16
;

705 
__O
 
ut32_t
 
u32
;

706 } 
PORT
 [32];

707 
ut32_t
 
RESERVED0
[864];

708 
__IO
 
ut32_t
 
TER
;

709 
ut32_t
 
RESERVED1
[15];

710 
__IO
 
ut32_t
 
TPR
;

711 
ut32_t
 
RESERVED2
[15];

712 
__IO
 
ut32_t
 
TCR
;

713 
ut32_t
 
RESERVED3
[29];

714 
__O
 
ut32_t
 
IWR
;

715 
__I
 
ut32_t
 
IRR
;

716 
__IO
 
ut32_t
 
IMCR
;

717 
ut32_t
 
RESERVED4
[43];

718 
__O
 
ut32_t
 
LAR
;

719 
__I
 
ut32_t
 
LSR
;

720 
ut32_t
 
RESERVED5
[6];

721 
__I
 
ut32_t
 
PID4
;

722 
__I
 
ut32_t
 
PID5
;

723 
__I
 
ut32_t
 
PID6
;

724 
__I
 
ut32_t
 
PID7
;

725 
__I
 
ut32_t
 
PID0
;

726 
__I
 
ut32_t
 
PID1
;

727 
__I
 
ut32_t
 
PID2
;

728 
__I
 
ut32_t
 
PID3
;

729 
__I
 
ut32_t
 
CID0
;

730 
__I
 
ut32_t
 
CID1
;

731 
__I
 
ut32_t
 
CID2
;

732 
__I
 
ut32_t
 
CID3
;

733 } 
	tITM_Ty
;

736 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

737 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

740 
	#ITM_TCR_BUSY_Pos
 23

	)

741 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos


	)

743 
	#ITM_TCR_TBusID_Pos
 16

	)

744 
	#ITM_TCR_TBusID_Msk
 (0x7FUL << 
ITM_TCR_TBusID_Pos


	)

746 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

747 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos


	)

749 
	#ITM_TCR_TSPs_Pos
 8

	)

750 
	#ITM_TCR_TSPs_Msk
 (3UL << 
ITM_TCR_TSPs_Pos


	)

752 
	#ITM_TCR_SWOENA_Pos
 4

	)

753 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos


	)

755 
	#ITM_TCR_DWTENA_Pos
 3

	)

756 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos


	)

758 
	#ITM_TCR_SYNCENA_Pos
 2

	)

759 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos


	)

761 
	#ITM_TCR_TSENA_Pos
 1

	)

762 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos


	)

764 
	#ITM_TCR_ITMENA_Pos
 0

	)

765 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

768 
	#ITM_IWR_ATVALIDM_Pos
 0

	)

769 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

772 
	#ITM_IRR_ATREADYM_Pos
 0

	)

773 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

776 
	#ITM_IMCR_INTEGRATION_Pos
 0

	)

777 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

780 
	#ITM_LSR_ByAcc_Pos
 2

	)

781 
	#ITM_LSR_ByAcc_Msk
 (1UL << 
ITM_LSR_ByAcc_Pos


	)

783 
	#ITM_LSR_Acss_Pos
 1

	)

784 
	#ITM_LSR_Acss_Msk
 (1UL << 
ITM_LSR_Acss_Pos


	)

786 
	#ITM_LSR_P_Pos
 0

	)

787 
	#ITM_LSR_P_Msk
 (1UL )

	)

802 
__IO
 
ut32_t
 
CTRL
;

803 
__IO
 
ut32_t
 
CYCCNT
;

804 
__IO
 
ut32_t
 
CPICNT
;

805 
__IO
 
ut32_t
 
EXCCNT
;

806 
__IO
 
ut32_t
 
SLEEPCNT
;

807 
__IO
 
ut32_t
 
LSUCNT
;

808 
__IO
 
ut32_t
 
FOLDCNT
;

809 
__I
 
ut32_t
 
PCSR
;

810 
__IO
 
ut32_t
 
COMP0
;

811 
__IO
 
ut32_t
 
MASK0
;

812 
__IO
 
ut32_t
 
FUNCTION0
;

813 
ut32_t
 
RESERVED0
[1];

814 
__IO
 
ut32_t
 
COMP1
;

815 
__IO
 
ut32_t
 
MASK1
;

816 
__IO
 
ut32_t
 
FUNCTION1
;

817 
ut32_t
 
RESERVED1
[1];

818 
__IO
 
ut32_t
 
COMP2
;

819 
__IO
 
ut32_t
 
MASK2
;

820 
__IO
 
ut32_t
 
FUNCTION2
;

821 
ut32_t
 
RESERVED2
[1];

822 
__IO
 
ut32_t
 
COMP3
;

823 
__IO
 
ut32_t
 
MASK3
;

824 
__IO
 
ut32_t
 
FUNCTION3
;

825 } 
	tDWT_Ty
;

828 
	#DWT_CTRL_NUMCOMP_Pos
 28

	)

829 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos


	)

831 
	#DWT_CTRL_NOTRCPKT_Pos
 27

	)

832 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos


	)

834 
	#DWT_CTRL_NOEXTTRIG_Pos
 26

	)

835 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos


	)

837 
	#DWT_CTRL_NOCYCCNT_Pos
 25

	)

838 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos


	)

840 
	#DWT_CTRL_NOPRFCNT_Pos
 24

	)

841 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos


	)

843 
	#DWT_CTRL_CYCEVTENA_Pos
 22

	)

844 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos


	)

846 
	#DWT_CTRL_FOLDEVTENA_Pos
 21

	)

847 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos


	)

849 
	#DWT_CTRL_LSUEVTENA_Pos
 20

	)

850 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos


	)

852 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19

	)

853 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos


	)

855 
	#DWT_CTRL_EXCEVTENA_Pos
 18

	)

856 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos


	)

858 
	#DWT_CTRL_CPIEVTENA_Pos
 17

	)

859 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos


	)

861 
	#DWT_CTRL_EXCTRCENA_Pos
 16

	)

862 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos


	)

864 
	#DWT_CTRL_PCSAMPLENA_Pos
 12

	)

865 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos


	)

867 
	#DWT_CTRL_SYNCTAP_Pos
 10

	)

868 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos


	)

870 
	#DWT_CTRL_CYCTAP_Pos
 9

	)

871 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos


	)

873 
	#DWT_CTRL_POSTINIT_Pos
 5

	)

874 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos


	)

876 
	#DWT_CTRL_POSTPRESET_Pos
 1

	)

877 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos


	)

879 
	#DWT_CTRL_CYCCNTENA_Pos
 0

	)

880 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

883 
	#DWT_CPICNT_CPICNT_Pos
 0

	)

884 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

887 
	#DWT_EXCCNT_EXCCNT_Pos
 0

	)

888 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

891 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0

	)

892 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

895 
	#DWT_LSUCNT_LSUCNT_Pos
 0

	)

896 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

899 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0

	)

900 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

903 
	#DWT_MASK_MASK_Pos
 0

	)

904 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

907 
	#DWT_FUNCTION_MATCHED_Pos
 24

	)

908 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos


	)

910 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16

	)

911 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos


	)

913 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12

	)

914 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos


	)

916 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10

	)

917 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos


	)

919 
	#DWT_FUNCTION_LNK1ENA_Pos
 9

	)

920 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos


	)

922 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8

	)

923 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos


	)

925 
	#DWT_FUNCTION_CYCMATCH_Pos
 7

	)

926 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos


	)

928 
	#DWT_FUNCTION_EMITRANGE_Pos
 5

	)

929 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos


	)

931 
	#DWT_FUNCTION_FUNCTION_Pos
 0

	)

932 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

947 
__IO
 
ut32_t
 
SSPSR
;

948 
__IO
 
ut32_t
 
CSPSR
;

949 
ut32_t
 
RESERVED0
[2];

950 
__IO
 
ut32_t
 
ACPR
;

951 
ut32_t
 
RESERVED1
[55];

952 
__IO
 
ut32_t
 
SPPR
;

953 
ut32_t
 
RESERVED2
[131];

954 
__I
 
ut32_t
 
FFSR
;

955 
__IO
 
ut32_t
 
FFCR
;

956 
__I
 
ut32_t
 
FSCR
;

957 
ut32_t
 
RESERVED3
[759];

958 
__I
 
ut32_t
 
TRIGGER
;

959 
__I
 
ut32_t
 
FIFO0
;

960 
__I
 
ut32_t
 
ITATBCTR2
;

961 
ut32_t
 
RESERVED4
[1];

962 
__I
 
ut32_t
 
ITATBCTR0
;

963 
__I
 
ut32_t
 
FIFO1
;

964 
__IO
 
ut32_t
 
ITCTRL
;

965 
ut32_t
 
RESERVED5
[39];

966 
__IO
 
ut32_t
 
CLAIMSET
;

967 
__IO
 
ut32_t
 
CLAIMCLR
;

968 
ut32_t
 
RESERVED7
[8];

969 
__I
 
ut32_t
 
DEVID
;

970 
__I
 
ut32_t
 
DEVTYPE
;

971 } 
	tTPI_Ty
;

974 
	#TPI_ACPR_PRESCALER_Pos
 0

	)

975 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

978 
	#TPI_SPPR_TXMODE_Pos
 0

	)

979 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

982 
	#TPI_FFSR_FtNSt_Pos
 3

	)

983 
	#TPI_FFSR_FtNSt_Msk
 (0x1UL << 
TPI_FFSR_FtNSt_Pos


	)

985 
	#TPI_FFSR_TCP_Pos
 2

	)

986 
	#TPI_FFSR_TCP_Msk
 (0x1UL << 
TPI_FFSR_TCP_Pos


	)

988 
	#TPI_FFSR_FtStݳd_Pos
 1

	)

989 
	#TPI_FFSR_FtStݳd_Msk
 (0x1UL << 
TPI_FFSR_FtStݳd_Pos


	)

991 
	#TPI_FFSR_FlInProg_Pos
 0

	)

992 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

995 
	#TPI_FFCR_TrigIn_Pos
 8

	)

996 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos


	)

998 
	#TPI_FFCR_EnFCt_Pos
 1

	)

999 
	#TPI_FFCR_EnFCt_Msk
 (0x1UL << 
TPI_FFCR_EnFCt_Pos


	)

1002 
	#TPI_TRIGGER_TRIGGER_Pos
 0

	)

1003 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1006 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29

	)

1007 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos


	)

1009 
	#TPI_FIFO0_ITM_bycou_Pos
 27

	)

1010 
	#TPI_FIFO0_ITM_bycou_Msk
 (0x3UL << 
TPI_FIFO0_ITM_bycou_Pos


	)

1012 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26

	)

1013 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos


	)

1015 
	#TPI_FIFO0_ETM_bycou_Pos
 24

	)

1016 
	#TPI_FIFO0_ETM_bycou_Msk
 (0x3UL << 
TPI_FIFO0_ETM_bycou_Pos


	)

1018 
	#TPI_FIFO0_ETM2_Pos
 16

	)

1019 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos


	)

1021 
	#TPI_FIFO0_ETM1_Pos
 8

	)

1022 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos


	)

1024 
	#TPI_FIFO0_ETM0_Pos
 0

	)

1025 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1028 
	#TPI_ITATBCTR2_ATREADY_Pos
 0

	)

1029 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1032 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29

	)

1033 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos


	)

1035 
	#TPI_FIFO1_ITM_bycou_Pos
 27

	)

1036 
	#TPI_FIFO1_ITM_bycou_Msk
 (0x3UL << 
TPI_FIFO1_ITM_bycou_Pos


	)

1038 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26

	)

1039 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos


	)

1041 
	#TPI_FIFO1_ETM_bycou_Pos
 24

	)

1042 
	#TPI_FIFO1_ETM_bycou_Msk
 (0x3UL << 
TPI_FIFO1_ETM_bycou_Pos


	)

1044 
	#TPI_FIFO1_ITM2_Pos
 16

	)

1045 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos


	)

1047 
	#TPI_FIFO1_ITM1_Pos
 8

	)

1048 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos


	)

1050 
	#TPI_FIFO1_ITM0_Pos
 0

	)

1051 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1054 
	#TPI_ITATBCTR0_ATREADY_Pos
 0

	)

1055 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1058 
	#TPI_ITCTRL_Mode_Pos
 0

	)

1059 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1062 
	#TPI_DEVID_NRZVALID_Pos
 11

	)

1063 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos


	)

1065 
	#TPI_DEVID_MANCVALID_Pos
 10

	)

1066 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos


	)

1068 
	#TPI_DEVID_PTINVALID_Pos
 9

	)

1069 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos


	)

1071 
	#TPI_DEVID_MBufSz_Pos
 6

	)

1072 
	#TPI_DEVID_MBufSz_Msk
 (0x7UL << 
TPI_DEVID_MBufSz_Pos


	)

1074 
	#TPI_DEVID_AsynClkIn_Pos
 5

	)

1075 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos


	)

1077 
	#TPI_DEVID_NrTIut_Pos
 0

	)

1078 
	#TPI_DEVID_NrTIut_Msk
 (0x1FUL )

	)

1081 
	#TPI_DEVTYPE_MajTy_Pos
 4

	)

1082 
	#TPI_DEVTYPE_MajTy_Msk
 (0xFUL << 
TPI_DEVTYPE_MajTy_Pos


	)

1084 
	#TPI_DEVTYPE_SubTy_Pos
 0

	)

1085 
	#TPI_DEVTYPE_SubTy_Msk
 (0xFUL )

	)

1090 #i(
__MPU_PRESENT
 == 1)

1101 
__I
 
ut32_t
 
TYPE
;

1102 
__IO
 
ut32_t
 
CTRL
;

1103 
__IO
 
ut32_t
 
RNR
;

1104 
__IO
 
ut32_t
 
RBAR
;

1105 
__IO
 
ut32_t
 
RASR
;

1106 
__IO
 
ut32_t
 
RBAR_A1
;

1107 
__IO
 
ut32_t
 
RASR_A1
;

1108 
__IO
 
ut32_t
 
RBAR_A2
;

1109 
__IO
 
ut32_t
 
RASR_A2
;

1110 
__IO
 
ut32_t
 
RBAR_A3
;

1111 
__IO
 
ut32_t
 
RASR_A3
;

1112 } 
	tMPU_Ty
;

1115 
	#MPU_TYPE_IREGION_Pos
 16

	)

1116 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos


	)

1118 
	#MPU_TYPE_DREGION_Pos
 8

	)

1119 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos


	)

1121 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

1122 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1125 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

1126 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos


	)

1128 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

1129 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos


	)

1131 
	#MPU_CTRL_ENABLE_Pos
 0

	)

1132 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1135 
	#MPU_RNR_REGION_Pos
 0

	)

1136 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1139 
	#MPU_RBAR_ADDR_Pos
 5

	)

1140 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos


	)

1142 
	#MPU_RBAR_VALID_Pos
 4

	)

1143 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos


	)

1145 
	#MPU_RBAR_REGION_Pos
 0

	)

1146 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1149 
	#MPU_RASR_ATTRS_Pos
 16

	)

1150 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos


	)

1152 
	#MPU_RASR_XN_Pos
 28

	)

1153 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos


	)

1155 
	#MPU_RASR_AP_Pos
 24

	)

1156 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos


	)

1158 
	#MPU_RASR_TEX_Pos
 19

	)

1159 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos


	)

1161 
	#MPU_RASR_S_Pos
 18

	)

1162 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos


	)

1164 
	#MPU_RASR_C_Pos
 17

	)

1165 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos


	)

1167 
	#MPU_RASR_B_Pos
 16

	)

1168 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos


	)

1170 
	#MPU_RASR_SRD_Pos
 8

	)

1171 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos


	)

1173 
	#MPU_RASR_SIZE_Pos
 1

	)

1174 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos


	)

1176 
	#MPU_RASR_ENABLE_Pos
 0

	)

1177 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1193 
__IO
 
ut32_t
 
DHCSR
;

1194 
__O
 
ut32_t
 
DCRSR
;

1195 
__IO
 
ut32_t
 
DCRDR
;

1196 
__IO
 
ut32_t
 
DEMCR
;

1197 } 
	tCeDebug_Ty
;

1200 
	#CeDebug_DHCSR_DBGKEY_Pos
 16

	)

1201 
	#CeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CeDebug_DHCSR_DBGKEY_Pos


	)

1203 
	#CeDebug_DHCSR_S_RESET_ST_Pos
 25

	)

1204 
	#CeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RESET_ST_Pos


	)

1206 
	#CeDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

1207 
	#CeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RETIRE_ST_Pos


	)

1209 
	#CeDebug_DHCSR_S_LOCKUP_Pos
 19

	)

1210 
	#CeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CeDebug_DHCSR_S_LOCKUP_Pos


	)

1212 
	#CeDebug_DHCSR_S_SLEEP_Pos
 18

	)

1213 
	#CeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CeDebug_DHCSR_S_SLEEP_Pos


	)

1215 
	#CeDebug_DHCSR_S_HALT_Pos
 17

	)

1216 
	#CeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CeDebug_DHCSR_S_HALT_Pos


	)

1218 
	#CeDebug_DHCSR_S_REGRDY_Pos
 16

	)

1219 
	#CeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CeDebug_DHCSR_S_REGRDY_Pos


	)

1221 
	#CeDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

1222 
	#CeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CeDebug_DHCSR_C_SNAPSTALL_Pos


	)

1224 
	#CeDebug_DHCSR_C_MASKINTS_Pos
 3

	)

1225 
	#CeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CeDebug_DHCSR_C_MASKINTS_Pos


	)

1227 
	#CeDebug_DHCSR_C_STEP_Pos
 2

	)

1228 
	#CeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CeDebug_DHCSR_C_STEP_Pos


	)

1230 
	#CeDebug_DHCSR_C_HALT_Pos
 1

	)

1231 
	#CeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CeDebug_DHCSR_C_HALT_Pos


	)

1233 
	#CeDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

1234 
	#CeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1237 
	#CeDebug_DCRSR_REGWnR_Pos
 16

	)

1238 
	#CeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CeDebug_DCRSR_REGWnR_Pos


	)

1240 
	#CeDebug_DCRSR_REGSEL_Pos
 0

	)

1241 
	#CeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1244 
	#CeDebug_DEMCR_TRCENA_Pos
 24

	)

1245 
	#CeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CeDebug_DEMCR_TRCENA_Pos


	)

1247 
	#CeDebug_DEMCR_MON_REQ_Pos
 19

	)

1248 
	#CeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CeDebug_DEMCR_MON_REQ_Pos


	)

1250 
	#CeDebug_DEMCR_MON_STEP_Pos
 18

	)

1251 
	#CeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CeDebug_DEMCR_MON_STEP_Pos


	)

1253 
	#CeDebug_DEMCR_MON_PEND_Pos
 17

	)

1254 
	#CeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CeDebug_DEMCR_MON_PEND_Pos


	)

1256 
	#CeDebug_DEMCR_MON_EN_Pos
 16

	)

1257 
	#CeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CeDebug_DEMCR_MON_EN_Pos


	)

1259 
	#CeDebug_DEMCR_VC_HARDERR_Pos
 10

	)

1260 
	#CeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_HARDERR_Pos


	)

1262 
	#CeDebug_DEMCR_VC_INTERR_Pos
 9

	)

1263 
	#CeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_INTERR_Pos


	)

1265 
	#CeDebug_DEMCR_VC_BUSERR_Pos
 8

	)

1266 
	#CeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_BUSERR_Pos


	)

1268 
	#CeDebug_DEMCR_VC_STATERR_Pos
 7

	)

1269 
	#CeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_STATERR_Pos


	)

1271 
	#CeDebug_DEMCR_VC_CHKERR_Pos
 6

	)

1272 
	#CeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_CHKERR_Pos


	)

1274 
	#CeDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

1275 
	#CeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_NOCPERR_Pos


	)

1277 
	#CeDebug_DEMCR_VC_MMERR_Pos
 4

	)

1278 
	#CeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_MMERR_Pos


	)

1280 
	#CeDebug_DEMCR_VC_CORERESET_Pos
 0

	)

1281 
	#CeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1293 
	#SCS_BASE
 (0xE000E000UL

	)

1294 
	#ITM_BASE
 (0xE0000000UL

	)

1295 
	#DWT_BASE
 (0xE0001000UL

	)

1296 
	#TPI_BASE
 (0xE0040000UL

	)

1297 
	#CeDebug_BASE
 (0xE000EDF0UL

	)

1298 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

1299 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

1300 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

1302 
	#SCnSCB
 ((
SCnSCB_Ty
 *
SCS_BASE
 )

	)

1303 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

1304 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

1305 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

1306 
	#ITM
 ((
ITM_Ty
 *
ITM_BASE
 )

	)

1307 
	#DWT
 ((
DWT_Ty
 *
DWT_BASE
 )

	)

1308 
	#TPI
 ((
TPI_Ty
 *
TPI_BASE
 )

	)

1309 
	#CeDebug
 ((
CeDebug_Ty
 *
CeDebug_BASE


	)

1311 #i(
__MPU_PRESENT
 == 1)

1312 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90UL

	)

1313 
	#MPU
 ((
MPU_Ty
 *
MPU_BASE
 )

	)

1350 
__STATIC_INLINE
 
NVIC_SPriܙyGroupg
(
ut32_t
 
PriܙyGroup
)

1352 
ut32_t
 
g_vue
;

1353 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07UL);

1355 
g_vue
 = 
SCB
->
AIRCR
;

1356 
g_vue
 &~((
ut32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1357 
g_vue
 = (reg_value |

1358 ((
ut32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1359 (
PriܙyGroupTmp
 << 8) );

1360 
SCB
->
AIRCR
 = 
g_vue
;

1370 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPriܙyGroupg
()

1372  ((
ut32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
>> 
SCB_AIRCR_PRIGROUP_Pos
));

1382 
__STATIC_INLINE
 
NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

1384 
NVIC
->
ISER
[(((
ut32_t
)(
t32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1394 
__STATIC_INLINE
 
NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

1396 
NVIC
->
ICER
[(((
ut32_t
)(
t32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1410 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

1412 ((
ut32_t
)(((
NVIC
->
ISPR
[(((ut32_t)(
t32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1422 
__STATIC_INLINE
 
NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

1424 
NVIC
->
ISPR
[(((
ut32_t
)(
t32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1434 
__STATIC_INLINE
 
NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

1436 
NVIC
->
ICPR
[(((
ut32_t
)(
t32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1449 
__STATIC_INLINE
 
ut32_t
 
NVIC_GAive
(
IRQn_Ty
 
IRQn
)

1451 ((
ut32_t
)(((
NVIC
->
IABR
[(((ut32_t)(
t32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1464 
__STATIC_INLINE
 
NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

1466 if((
t32_t
)
IRQn
 < 0) {

1467 
SCB
->
SHP
[(((
ut32_t
)(
t32_t
)
IRQn
& 0xFUL)-4UL] = (
ut8_t
)((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1470 
NVIC
->
IP
[((
ut32_t
)(
t32_t
)
IRQn
)] = (
ut8_t
)((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1486 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

1489 if((
t32_t
)
IRQn
 < 0) {

1490 (((
ut32_t
)
SCB
->
SHP
[(((ut32_t)(
t32_t
)
IRQn
& 0xFUL)-4UL] >> (8 - 
__NVIC_PRIO_BITS
)));

1493 (((
ut32_t
)
NVIC
->
IP
[((ut32_t)(
t32_t
)
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
)));

1510 
__STATIC_INLINE
 
ut32_t
 
NVIC_EncodePriܙy
 (ut32_
PriܙyGroup
, ut32_
PemPriܙy
, ut32_
SubPriܙy
)

1512 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07UL);

1513 
ut32_t
 
PemPriܙyBs
;

1514 
ut32_t
 
SubPriܙyBs
;

1516 
PemPriܙyBs
 = ((7UL - 
PriܙyGroupTmp
> (
ut32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1517 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + (
ut32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1520 ((
PemPriܙy
 & (
ut32_t
)((1UL << (
PemPriܙyBs
)- 1UL)<< 
SubPriܙyBs
) |

1521 ((
SubPriܙy
 & (
ut32_t
)((1UL << (
SubPriܙyBs
 )) - 1UL)))

1538 
__STATIC_INLINE
 
NVIC_DecodePriܙy
 (
ut32_t
 
Priܙy
, ut32_
PriܙyGroup
, ut32_t* 
pPemPriܙy
, ut32_t* 
pSubPriܙy
)

1540 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07UL);

1541 
ut32_t
 
PemPriܙyBs
;

1542 
ut32_t
 
SubPriܙyBs
;

1544 
PemPriܙyBs
 = ((7UL - 
PriܙyGroupTmp
> (
ut32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1545 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + (
ut32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1547 *
pPemPriܙy
 = (
Priܙy
 >> 
SubPriܙyBs
& (
ut32_t
)((1UL << (
PemPriܙyBs
)) - 1UL);

1548 *
pSubPriܙy
 = (
Priܙy
 ) & (
ut32_t
)((1UL << (
SubPriܙyBs
 )) - 1UL);

1556 
__STATIC_INLINE
 
NVIC_SyemRet
()

1558 
__DSB
();

1560 
SCB
->
AIRCR
 = (
ut32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1561 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1562 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1563 
__DSB
();

1564 1{ 
__NOP
(); }

1578 #i(
__Vd_SysTickCfig
 == 0)

1595 
__STATIC_INLINE
 
ut32_t
 
SysTick_Cfig
(ut32_
ticks
)

1597 i((
ticks
 - 1UL> 
SysTick_LOAD_RELOAD_Msk
) {  (1UL); }

1599 
SysTick
->
LOAD
 = (
ut32_t
)(
ticks
 - 1UL);

1600 
NVIC_SPriܙy
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1601 
SysTick
->
VAL
 = 0UL;

1602 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1603 
SysTick_CTRL_TICKINT_Msk
 |

1604 
SysTick_CTRL_ENABLE_Msk
;

1621 vީ
t32_t
 
ITM_RxBufr
;

1622 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1635 
__STATIC_INLINE
 
ut32_t
 
ITM_SdCh
 (ut32_
ch
)

1637 i(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1638 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1640 
ITM
->
PORT
[0].
u32
 =0UL{ 
__NOP
(); }

1641 
	gITM
->
	gPORT
[0].
	gu8
 = (
ut8_t
)
ch
;

1643  (
	gch
);

1654 
__STATIC_INLINE
 
t32_t
 
ITM_ReiveCh
 () {

1655 
t32_t
 
	gch
 = -1;

1657 i(
	gITM_RxBufr
 !
ITM_RXBUFFER_EMPTY
) {

1658 
ch
 = 
ITM_RxBufr
;

1659 
	gITM_RxBufr
 = 
ITM_RXBUFFER_EMPTY
;

1662  (
	gch
);

1673 
__STATIC_INLINE
 
t32_t
 
ITM_CheckCh
 () {

1675 i(
	gITM_RxBufr
 =
ITM_RXBUFFER_EMPTY
) {

1687 #ifde
__lulus


	@src/lib/CMSIS/CM4/CoreSupport/core_cm4.h

38 #i
defed
 ( 
__ICCARM__
 )

39 #agm
syem_ude


42 #ide
__CORE_CM4_H_GENERIC


43 
	#__CORE_CM4_H_GENERIC


	)

45 #ifde
__lulus


71 
	#__CM4_CMSIS_VERSION_MAIN
 (0x04

	)

72 
	#__CM4_CMSIS_VERSION_SUB
 (0x00

	)

73 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16) | \

74 
__CM4_CMSIS_VERSION_SUB
 )

	)

76 
	#__CORTEX_M
 (0x04

	)

79 #i 
defed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__le


	)

82 
	#__STATIC_INLINE
 
__le


	)

84 #i
defed
 ( 
__GNUC__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
le


	)

87 
	#__STATIC_INLINE
 
le


	)

89 #i
defed
 ( 
__ICCARM__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
le


	)

92 
	#__STATIC_INLINE
 
le


	)

94 #i
defed
 ( 
__TMS470__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__STATIC_INLINE
 
le


	)

98 #i
defed
 ( 
__TASKING__
 )

99 
	#__ASM
 
__asm


	)

100 
	#__INLINE
 
le


	)

101 
	#__STATIC_INLINE
 
le


	)

103 #i
defed
 ( 
__CSMC__
 )

104 
	#__cked


	)

105 
	#__ASM
 
_asm


	)

106 
	#__INLINE
 
le


	)

107 
	#__STATIC_INLINE
 
le


	)

114 #i
defed
 ( 
__CC_ARM
 )

115 #i
defed
 
__TARGET_FPU_VFP


116 #i(
__FPU_PRESENT
 == 1)

117 
	#__FPU_USED
 1

	)

120 
	#__FPU_USED
 0

	)

123 
	#__FPU_USED
 0

	)

126 #i
defed
 ( 
__GNUC__
 )

127 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

128 #i(
__FPU_PRESENT
 == 1)

129 
	#__FPU_USED
 1

	)

132 
	#__FPU_USED
 0

	)

135 
	#__FPU_USED
 0

	)

138 #i
defed
 ( 
__ICCARM__
 )

139 #i
defed
 
__ARMVFP__


140 #i(
__FPU_PRESENT
 == 1)

141 
	#__FPU_USED
 1

	)

144 
	#__FPU_USED
 0

	)

147 
	#__FPU_USED
 0

	)

150 #i
defed
 ( 
__TMS470__
 )

151 #i
defed
 
__TI_VFP_SUPPORT__


152 #i(
__FPU_PRESENT
 == 1)

153 
	#__FPU_USED
 1

	)

156 
	#__FPU_USED
 0

	)

159 
	#__FPU_USED
 0

	)

162 #i
defed
 ( 
__TASKING__
 )

163 #i
defed
 
__FPU_VFP__


164 #i(
__FPU_PRESENT
 == 1)

165 
	#__FPU_USED
 1

	)

168 
	#__FPU_USED
 0

	)

171 
	#__FPU_USED
 0

	)

174 #i
defed
 ( 
__CSMC__
 )

175 #i
__CSMC__
 & 0x400)

176 #i(
__FPU_PRESENT
 == 1)

177 
	#__FPU_USED
 1

	)

180 
	#__FPU_USED
 0

	)

183 
	#__FPU_USED
 0

	)

187 
	~<dt.h
>

188 
	~<ce_cmInr.h
>

189 
	~<ce_cmFunc.h
>

190 
	~<ce_cmSimd.h
>

192 #ifde
__lulus


198 #ide
__CMSIS_GENERIC


200 #ide
__CORE_CM4_H_DEPENDANT


201 
	#__CORE_CM4_H_DEPENDANT


	)

203 #ifde
__lulus


208 #i
defed
 
__CHECK_DEVICE_DEFINES


209 #ide
__CM4_REV


210 
	#__CM4_REV
 0x0000

	)

214 #ide
__FPU_PRESENT


215 
	#__FPU_PRESENT
 0

	)

219 #ide
__MPU_PRESENT


220 
	#__MPU_PRESENT
 0

	)

224 #ide
__NVIC_PRIO_BITS


225 
	#__NVIC_PRIO_BITS
 4

	)

229 #ide
__Vd_SysTickCfig


230 
	#__Vd_SysTickCfig
 0

	)

243 #ifde
__lulus


244 
	#__I
 vީ

	)

246 
	#__I
 vީcڡ

	)

248 
	#__O
 vީ

	)

249 
	#__IO
 vީ

	)

282 
ut32_t
 
_rved0
:16;

283 
ut32_t
 
GE
:4;

284 
ut32_t
 
_rved1
:7;

285 
ut32_t
 
Q
:1;

286 
ut32_t
 
V
:1;

287 
ut32_t
 
C
:1;

288 
ut32_t
 
Z
:1;

289 
ut32_t
 
N
:1;

290 } 
b
;

291 
ut32_t
 
w
;

292 } 
	tAPSR_Ty
;

295 
	#APSR_N_Pos
 31

	)

296 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos


	)

298 
	#APSR_Z_Pos
 30

	)

299 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos


	)

301 
	#APSR_C_Pos
 29

	)

302 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos


	)

304 
	#APSR_V_Pos
 28

	)

305 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos


	)

307 
	#APSR_Q_Pos
 27

	)

308 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos


	)

310 
	#APSR_GE_Pos
 16

	)

311 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos


	)

320 
ut32_t
 
ISR
:9;

321 
ut32_t
 
_rved0
:23;

322 } 
b
;

323 
ut32_t
 
w
;

324 } 
	tIPSR_Ty
;

327 
	#IPSR_ISR_Pos
 0

	)

328 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

337 
ut32_t
 
ISR
:9;

338 
ut32_t
 
_rved0
:7;

339 
ut32_t
 
GE
:4;

340 
ut32_t
 
_rved1
:4;

341 
ut32_t
 
T
:1;

342 
ut32_t
 
IT
:2;

343 
ut32_t
 
Q
:1;

344 
ut32_t
 
V
:1;

345 
ut32_t
 
C
:1;

346 
ut32_t
 
Z
:1;

347 
ut32_t
 
N
:1;

348 } 
b
;

349 
ut32_t
 
w
;

350 } 
	txPSR_Ty
;

353 
	#xPSR_N_Pos
 31

	)

354 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos


	)

356 
	#xPSR_Z_Pos
 30

	)

357 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos


	)

359 
	#xPSR_C_Pos
 29

	)

360 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos


	)

362 
	#xPSR_V_Pos
 28

	)

363 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos


	)

365 
	#xPSR_Q_Pos
 27

	)

366 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos


	)

368 
	#xPSR_IT_Pos
 25

	)

369 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos


	)

371 
	#xPSR_T_Pos
 24

	)

372 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos


	)

374 
	#xPSR_GE_Pos
 16

	)

375 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos


	)

377 
	#xPSR_ISR_Pos
 0

	)

378 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

387 
ut32_t
 
nPRIV
:1;

388 
ut32_t
 
SPSEL
:1;

389 
ut32_t
 
FPCA
:1;

390 
ut32_t
 
_rved0
:29;

391 } 
b
;

392 
ut32_t
 
w
;

393 } 
	tCONTROL_Ty
;

396 
	#CONTROL_FPCA_Pos
 2

	)

397 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos


	)

399 
	#CONTROL_SPSEL_Pos
 1

	)

400 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos


	)

402 
	#CONTROL_nPRIV_Pos
 0

	)

403 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

418 
__IO
 
ut32_t
 
ISER
[8];

419 
ut32_t
 
RESERVED0
[24];

420 
__IO
 
ut32_t
 
ICER
[8];

421 
ut32_t
 
RSERVED1
[24];

422 
__IO
 
ut32_t
 
ISPR
[8];

423 
ut32_t
 
RESERVED2
[24];

424 
__IO
 
ut32_t
 
ICPR
[8];

425 
ut32_t
 
RESERVED3
[24];

426 
__IO
 
ut32_t
 
IABR
[8];

427 
ut32_t
 
RESERVED4
[56];

428 
__IO
 
ut8_t
 
IP
[240];

429 
ut32_t
 
RESERVED5
[644];

430 
__O
 
ut32_t
 
STIR
;

431 } 
	tNVIC_Ty
;

434 
	#NVIC_STIR_INTID_Pos
 0

	)

435 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

450 
__I
 
ut32_t
 
CPUID
;

451 
__IO
 
ut32_t
 
ICSR
;

452 
__IO
 
ut32_t
 
VTOR
;

453 
__IO
 
ut32_t
 
AIRCR
;

454 
__IO
 
ut32_t
 
SCR
;

455 
__IO
 
ut32_t
 
CCR
;

456 
__IO
 
ut8_t
 
SHP
[12];

457 
__IO
 
ut32_t
 
SHCSR
;

458 
__IO
 
ut32_t
 
CFSR
;

459 
__IO
 
ut32_t
 
HFSR
;

460 
__IO
 
ut32_t
 
DFSR
;

461 
__IO
 
ut32_t
 
MMFAR
;

462 
__IO
 
ut32_t
 
BFAR
;

463 
__IO
 
ut32_t
 
AFSR
;

464 
__I
 
ut32_t
 
PFR
[2];

465 
__I
 
ut32_t
 
DFR
;

466 
__I
 
ut32_t
 
ADR
;

467 
__I
 
ut32_t
 
MMFR
[4];

468 
__I
 
ut32_t
 
ISAR
[5];

469 
ut32_t
 
RESERVED0
[5];

470 
__IO
 
ut32_t
 
CPACR
;

471 } 
	tSCB_Ty
;

474 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

475 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

477 
	#SCB_CPUID_VARIANT_Pos
 20

	)

478 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

480 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

481 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

483 
	#SCB_CPUID_PARTNO_Pos
 4

	)

484 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

486 
	#SCB_CPUID_REVISION_Pos
 0

	)

487 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

490 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

491 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

493 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

494 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

496 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

497 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

499 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

500 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

502 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

503 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

505 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

506 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

508 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

509 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

511 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

512 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

514 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

515 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos


	)

517 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

518 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

521 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

522 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

525 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

526 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

528 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

529 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

531 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

532 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

534 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

535 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos


	)

537 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

538 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

540 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

541 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

543 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

544 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

547 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

548 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

550 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

551 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

553 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

554 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

557 
	#SCB_CCR_STKALIGN_Pos
 9

	)

558 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

560 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

561 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos


	)

563 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

564 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos


	)

566 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

567 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

569 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

570 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos


	)

572 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

573 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

576 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

577 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos


	)

579 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

580 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos


	)

582 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

583 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos


	)

585 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

586 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

588 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

589 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos


	)

591 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

592 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos


	)

594 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

595 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos


	)

597 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

598 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos


	)

600 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

601 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos


	)

603 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

604 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos


	)

606 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

607 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos


	)

609 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

610 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos


	)

612 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

613 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos


	)

615 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

616 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

619 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

620 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos


	)

622 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

623 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos


	)

625 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

626 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

629 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

630 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos


	)

632 
	#SCB_HFSR_FORCED_Pos
 30

	)

633 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos


	)

635 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

636 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos


	)

639 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

640 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos


	)

642 
	#SCB_DFSR_VCATCH_Pos
 3

	)

643 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos


	)

645 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

646 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos


	)

648 
	#SCB_DFSR_BKPT_Pos
 1

	)

649 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos


	)

651 
	#SCB_DFSR_HALTED_Pos
 0

	)

652 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

667 
ut32_t
 
RESERVED0
[1];

668 
__I
 
ut32_t
 
ICTR
;

669 
__IO
 
ut32_t
 
ACTLR
;

670 } 
	tSCnSCB_Ty
;

673 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

674 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

677 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9

	)

678 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos


	)

680 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8

	)

681 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos


	)

683 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

684 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos


	)

686 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

687 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos


	)

689 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

690 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

705 
__IO
 
ut32_t
 
CTRL
;

706 
__IO
 
ut32_t
 
LOAD
;

707 
__IO
 
ut32_t
 
VAL
;

708 
__I
 
ut32_t
 
CALIB
;

709 } 
	tSysTick_Ty
;

712 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

713 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

715 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

716 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

718 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

719 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

721 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

722 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

725 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

726 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

729 
	#SysTick_VAL_CURRENT_Pos
 0

	)

730 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

733 
	#SysTick_CALIB_NOREF_Pos
 31

	)

734 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

736 
	#SysTick_CALIB_SKEW_Pos
 30

	)

737 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

739 
	#SysTick_CALIB_TENMS_Pos
 0

	)

740 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

755 
__O
 union

757 
__O
 
ut8_t
 
u8
;

758 
__O
 
ut16_t
 
u16
;

759 
__O
 
ut32_t
 
u32
;

760 } 
PORT
 [32];

761 
ut32_t
 
RESERVED0
[864];

762 
__IO
 
ut32_t
 
TER
;

763 
ut32_t
 
RESERVED1
[15];

764 
__IO
 
ut32_t
 
TPR
;

765 
ut32_t
 
RESERVED2
[15];

766 
__IO
 
ut32_t
 
TCR
;

767 
ut32_t
 
RESERVED3
[29];

768 
__O
 
ut32_t
 
IWR
;

769 
__I
 
ut32_t
 
IRR
;

770 
__IO
 
ut32_t
 
IMCR
;

771 
ut32_t
 
RESERVED4
[43];

772 
__O
 
ut32_t
 
LAR
;

773 
__I
 
ut32_t
 
LSR
;

774 
ut32_t
 
RESERVED5
[6];

775 
__I
 
ut32_t
 
PID4
;

776 
__I
 
ut32_t
 
PID5
;

777 
__I
 
ut32_t
 
PID6
;

778 
__I
 
ut32_t
 
PID7
;

779 
__I
 
ut32_t
 
PID0
;

780 
__I
 
ut32_t
 
PID1
;

781 
__I
 
ut32_t
 
PID2
;

782 
__I
 
ut32_t
 
PID3
;

783 
__I
 
ut32_t
 
CID0
;

784 
__I
 
ut32_t
 
CID1
;

785 
__I
 
ut32_t
 
CID2
;

786 
__I
 
ut32_t
 
CID3
;

787 } 
	tITM_Ty
;

790 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

791 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

794 
	#ITM_TCR_BUSY_Pos
 23

	)

795 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos


	)

797 
	#ITM_TCR_TBusID_Pos
 16

	)

798 
	#ITM_TCR_TBusID_Msk
 (0x7FUL << 
ITM_TCR_TBusID_Pos


	)

800 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

801 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos


	)

803 
	#ITM_TCR_TSPs_Pos
 8

	)

804 
	#ITM_TCR_TSPs_Msk
 (3UL << 
ITM_TCR_TSPs_Pos


	)

806 
	#ITM_TCR_SWOENA_Pos
 4

	)

807 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos


	)

809 
	#ITM_TCR_DWTENA_Pos
 3

	)

810 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos


	)

812 
	#ITM_TCR_SYNCENA_Pos
 2

	)

813 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos


	)

815 
	#ITM_TCR_TSENA_Pos
 1

	)

816 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos


	)

818 
	#ITM_TCR_ITMENA_Pos
 0

	)

819 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

822 
	#ITM_IWR_ATVALIDM_Pos
 0

	)

823 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

826 
	#ITM_IRR_ATREADYM_Pos
 0

	)

827 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

830 
	#ITM_IMCR_INTEGRATION_Pos
 0

	)

831 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

834 
	#ITM_LSR_ByAcc_Pos
 2

	)

835 
	#ITM_LSR_ByAcc_Msk
 (1UL << 
ITM_LSR_ByAcc_Pos


	)

837 
	#ITM_LSR_Acss_Pos
 1

	)

838 
	#ITM_LSR_Acss_Msk
 (1UL << 
ITM_LSR_Acss_Pos


	)

840 
	#ITM_LSR_P_Pos
 0

	)

841 
	#ITM_LSR_P_Msk
 (1UL )

	)

856 
__IO
 
ut32_t
 
CTRL
;

857 
__IO
 
ut32_t
 
CYCCNT
;

858 
__IO
 
ut32_t
 
CPICNT
;

859 
__IO
 
ut32_t
 
EXCCNT
;

860 
__IO
 
ut32_t
 
SLEEPCNT
;

861 
__IO
 
ut32_t
 
LSUCNT
;

862 
__IO
 
ut32_t
 
FOLDCNT
;

863 
__I
 
ut32_t
 
PCSR
;

864 
__IO
 
ut32_t
 
COMP0
;

865 
__IO
 
ut32_t
 
MASK0
;

866 
__IO
 
ut32_t
 
FUNCTION0
;

867 
ut32_t
 
RESERVED0
[1];

868 
__IO
 
ut32_t
 
COMP1
;

869 
__IO
 
ut32_t
 
MASK1
;

870 
__IO
 
ut32_t
 
FUNCTION1
;

871 
ut32_t
 
RESERVED1
[1];

872 
__IO
 
ut32_t
 
COMP2
;

873 
__IO
 
ut32_t
 
MASK2
;

874 
__IO
 
ut32_t
 
FUNCTION2
;

875 
ut32_t
 
RESERVED2
[1];

876 
__IO
 
ut32_t
 
COMP3
;

877 
__IO
 
ut32_t
 
MASK3
;

878 
__IO
 
ut32_t
 
FUNCTION3
;

879 } 
	tDWT_Ty
;

882 
	#DWT_CTRL_NUMCOMP_Pos
 28

	)

883 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos


	)

885 
	#DWT_CTRL_NOTRCPKT_Pos
 27

	)

886 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos


	)

888 
	#DWT_CTRL_NOEXTTRIG_Pos
 26

	)

889 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos


	)

891 
	#DWT_CTRL_NOCYCCNT_Pos
 25

	)

892 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos


	)

894 
	#DWT_CTRL_NOPRFCNT_Pos
 24

	)

895 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos


	)

897 
	#DWT_CTRL_CYCEVTENA_Pos
 22

	)

898 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos


	)

900 
	#DWT_CTRL_FOLDEVTENA_Pos
 21

	)

901 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos


	)

903 
	#DWT_CTRL_LSUEVTENA_Pos
 20

	)

904 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos


	)

906 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19

	)

907 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos


	)

909 
	#DWT_CTRL_EXCEVTENA_Pos
 18

	)

910 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos


	)

912 
	#DWT_CTRL_CPIEVTENA_Pos
 17

	)

913 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos


	)

915 
	#DWT_CTRL_EXCTRCENA_Pos
 16

	)

916 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos


	)

918 
	#DWT_CTRL_PCSAMPLENA_Pos
 12

	)

919 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos


	)

921 
	#DWT_CTRL_SYNCTAP_Pos
 10

	)

922 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos


	)

924 
	#DWT_CTRL_CYCTAP_Pos
 9

	)

925 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos


	)

927 
	#DWT_CTRL_POSTINIT_Pos
 5

	)

928 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos


	)

930 
	#DWT_CTRL_POSTPRESET_Pos
 1

	)

931 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos


	)

933 
	#DWT_CTRL_CYCCNTENA_Pos
 0

	)

934 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

937 
	#DWT_CPICNT_CPICNT_Pos
 0

	)

938 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

941 
	#DWT_EXCCNT_EXCCNT_Pos
 0

	)

942 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

945 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0

	)

946 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

949 
	#DWT_LSUCNT_LSUCNT_Pos
 0

	)

950 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

953 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0

	)

954 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

957 
	#DWT_MASK_MASK_Pos
 0

	)

958 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

961 
	#DWT_FUNCTION_MATCHED_Pos
 24

	)

962 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos


	)

964 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16

	)

965 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos


	)

967 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12

	)

968 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos


	)

970 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10

	)

971 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos


	)

973 
	#DWT_FUNCTION_LNK1ENA_Pos
 9

	)

974 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos


	)

976 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8

	)

977 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos


	)

979 
	#DWT_FUNCTION_CYCMATCH_Pos
 7

	)

980 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos


	)

982 
	#DWT_FUNCTION_EMITRANGE_Pos
 5

	)

983 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos


	)

985 
	#DWT_FUNCTION_FUNCTION_Pos
 0

	)

986 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

1001 
__IO
 
ut32_t
 
SSPSR
;

1002 
__IO
 
ut32_t
 
CSPSR
;

1003 
ut32_t
 
RESERVED0
[2];

1004 
__IO
 
ut32_t
 
ACPR
;

1005 
ut32_t
 
RESERVED1
[55];

1006 
__IO
 
ut32_t
 
SPPR
;

1007 
ut32_t
 
RESERVED2
[131];

1008 
__I
 
ut32_t
 
FFSR
;

1009 
__IO
 
ut32_t
 
FFCR
;

1010 
__I
 
ut32_t
 
FSCR
;

1011 
ut32_t
 
RESERVED3
[759];

1012 
__I
 
ut32_t
 
TRIGGER
;

1013 
__I
 
ut32_t
 
FIFO0
;

1014 
__I
 
ut32_t
 
ITATBCTR2
;

1015 
ut32_t
 
RESERVED4
[1];

1016 
__I
 
ut32_t
 
ITATBCTR0
;

1017 
__I
 
ut32_t
 
FIFO1
;

1018 
__IO
 
ut32_t
 
ITCTRL
;

1019 
ut32_t
 
RESERVED5
[39];

1020 
__IO
 
ut32_t
 
CLAIMSET
;

1021 
__IO
 
ut32_t
 
CLAIMCLR
;

1022 
ut32_t
 
RESERVED7
[8];

1023 
__I
 
ut32_t
 
DEVID
;

1024 
__I
 
ut32_t
 
DEVTYPE
;

1025 } 
	tTPI_Ty
;

1028 
	#TPI_ACPR_PRESCALER_Pos
 0

	)

1029 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1032 
	#TPI_SPPR_TXMODE_Pos
 0

	)

1033 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1036 
	#TPI_FFSR_FtNSt_Pos
 3

	)

1037 
	#TPI_FFSR_FtNSt_Msk
 (0x1UL << 
TPI_FFSR_FtNSt_Pos


	)

1039 
	#TPI_FFSR_TCP_Pos
 2

	)

1040 
	#TPI_FFSR_TCP_Msk
 (0x1UL << 
TPI_FFSR_TCP_Pos


	)

1042 
	#TPI_FFSR_FtStݳd_Pos
 1

	)

1043 
	#TPI_FFSR_FtStݳd_Msk
 (0x1UL << 
TPI_FFSR_FtStݳd_Pos


	)

1045 
	#TPI_FFSR_FlInProg_Pos
 0

	)

1046 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1049 
	#TPI_FFCR_TrigIn_Pos
 8

	)

1050 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos


	)

1052 
	#TPI_FFCR_EnFCt_Pos
 1

	)

1053 
	#TPI_FFCR_EnFCt_Msk
 (0x1UL << 
TPI_FFCR_EnFCt_Pos


	)

1056 
	#TPI_TRIGGER_TRIGGER_Pos
 0

	)

1057 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1060 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29

	)

1061 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos


	)

1063 
	#TPI_FIFO0_ITM_bycou_Pos
 27

	)

1064 
	#TPI_FIFO0_ITM_bycou_Msk
 (0x3UL << 
TPI_FIFO0_ITM_bycou_Pos


	)

1066 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26

	)

1067 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos


	)

1069 
	#TPI_FIFO0_ETM_bycou_Pos
 24

	)

1070 
	#TPI_FIFO0_ETM_bycou_Msk
 (0x3UL << 
TPI_FIFO0_ETM_bycou_Pos


	)

1072 
	#TPI_FIFO0_ETM2_Pos
 16

	)

1073 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos


	)

1075 
	#TPI_FIFO0_ETM1_Pos
 8

	)

1076 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos


	)

1078 
	#TPI_FIFO0_ETM0_Pos
 0

	)

1079 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1082 
	#TPI_ITATBCTR2_ATREADY_Pos
 0

	)

1083 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1086 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29

	)

1087 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos


	)

1089 
	#TPI_FIFO1_ITM_bycou_Pos
 27

	)

1090 
	#TPI_FIFO1_ITM_bycou_Msk
 (0x3UL << 
TPI_FIFO1_ITM_bycou_Pos


	)

1092 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26

	)

1093 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos


	)

1095 
	#TPI_FIFO1_ETM_bycou_Pos
 24

	)

1096 
	#TPI_FIFO1_ETM_bycou_Msk
 (0x3UL << 
TPI_FIFO1_ETM_bycou_Pos


	)

1098 
	#TPI_FIFO1_ITM2_Pos
 16

	)

1099 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos


	)

1101 
	#TPI_FIFO1_ITM1_Pos
 8

	)

1102 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos


	)

1104 
	#TPI_FIFO1_ITM0_Pos
 0

	)

1105 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1108 
	#TPI_ITATBCTR0_ATREADY_Pos
 0

	)

1109 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1112 
	#TPI_ITCTRL_Mode_Pos
 0

	)

1113 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1116 
	#TPI_DEVID_NRZVALID_Pos
 11

	)

1117 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos


	)

1119 
	#TPI_DEVID_MANCVALID_Pos
 10

	)

1120 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos


	)

1122 
	#TPI_DEVID_PTINVALID_Pos
 9

	)

1123 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos


	)

1125 
	#TPI_DEVID_MBufSz_Pos
 6

	)

1126 
	#TPI_DEVID_MBufSz_Msk
 (0x7UL << 
TPI_DEVID_MBufSz_Pos


	)

1128 
	#TPI_DEVID_AsynClkIn_Pos
 5

	)

1129 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos


	)

1131 
	#TPI_DEVID_NrTIut_Pos
 0

	)

1132 
	#TPI_DEVID_NrTIut_Msk
 (0x1FUL )

	)

1135 
	#TPI_DEVTYPE_MajTy_Pos
 4

	)

1136 
	#TPI_DEVTYPE_MajTy_Msk
 (0xFUL << 
TPI_DEVTYPE_MajTy_Pos


	)

1138 
	#TPI_DEVTYPE_SubTy_Pos
 0

	)

1139 
	#TPI_DEVTYPE_SubTy_Msk
 (0xFUL )

	)

1144 #i(
__MPU_PRESENT
 == 1)

1155 
__I
 
ut32_t
 
TYPE
;

1156 
__IO
 
ut32_t
 
CTRL
;

1157 
__IO
 
ut32_t
 
RNR
;

1158 
__IO
 
ut32_t
 
RBAR
;

1159 
__IO
 
ut32_t
 
RASR
;

1160 
__IO
 
ut32_t
 
RBAR_A1
;

1161 
__IO
 
ut32_t
 
RASR_A1
;

1162 
__IO
 
ut32_t
 
RBAR_A2
;

1163 
__IO
 
ut32_t
 
RASR_A2
;

1164 
__IO
 
ut32_t
 
RBAR_A3
;

1165 
__IO
 
ut32_t
 
RASR_A3
;

1166 } 
	tMPU_Ty
;

1169 
	#MPU_TYPE_IREGION_Pos
 16

	)

1170 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos


	)

1172 
	#MPU_TYPE_DREGION_Pos
 8

	)

1173 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos


	)

1175 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

1176 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1179 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

1180 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos


	)

1182 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

1183 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos


	)

1185 
	#MPU_CTRL_ENABLE_Pos
 0

	)

1186 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1189 
	#MPU_RNR_REGION_Pos
 0

	)

1190 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1193 
	#MPU_RBAR_ADDR_Pos
 5

	)

1194 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos


	)

1196 
	#MPU_RBAR_VALID_Pos
 4

	)

1197 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos


	)

1199 
	#MPU_RBAR_REGION_Pos
 0

	)

1200 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1203 
	#MPU_RASR_ATTRS_Pos
 16

	)

1204 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos


	)

1206 
	#MPU_RASR_XN_Pos
 28

	)

1207 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos


	)

1209 
	#MPU_RASR_AP_Pos
 24

	)

1210 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos


	)

1212 
	#MPU_RASR_TEX_Pos
 19

	)

1213 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos


	)

1215 
	#MPU_RASR_S_Pos
 18

	)

1216 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos


	)

1218 
	#MPU_RASR_C_Pos
 17

	)

1219 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos


	)

1221 
	#MPU_RASR_B_Pos
 16

	)

1222 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos


	)

1224 
	#MPU_RASR_SRD_Pos
 8

	)

1225 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos


	)

1227 
	#MPU_RASR_SIZE_Pos
 1

	)

1228 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos


	)

1230 
	#MPU_RASR_ENABLE_Pos
 0

	)

1231 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1237 #i(
__FPU_PRESENT
 == 1)

1248 
ut32_t
 
RESERVED0
[1];

1249 
__IO
 
ut32_t
 
FPCCR
;

1250 
__IO
 
ut32_t
 
FPCAR
;

1251 
__IO
 
ut32_t
 
FPDSCR
;

1252 
__I
 
ut32_t
 
MVFR0
;

1253 
__I
 
ut32_t
 
MVFR1
;

1254 } 
	tFPU_Ty
;

1257 
	#FPU_FPCCR_ASPEN_Pos
 31

	)

1258 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos


	)

1260 
	#FPU_FPCCR_LSPEN_Pos
 30

	)

1261 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos


	)

1263 
	#FPU_FPCCR_MONRDY_Pos
 8

	)

1264 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos


	)

1266 
	#FPU_FPCCR_BFRDY_Pos
 6

	)

1267 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos


	)

1269 
	#FPU_FPCCR_MMRDY_Pos
 5

	)

1270 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos


	)

1272 
	#FPU_FPCCR_HFRDY_Pos
 4

	)

1273 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos


	)

1275 
	#FPU_FPCCR_THREAD_Pos
 3

	)

1276 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos


	)

1278 
	#FPU_FPCCR_USER_Pos
 1

	)

1279 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos


	)

1281 
	#FPU_FPCCR_LSPACT_Pos
 0

	)

1282 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1285 
	#FPU_FPCAR_ADDRESS_Pos
 3

	)

1286 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos


	)

1289 
	#FPU_FPDSCR_AHP_Pos
 26

	)

1290 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos


	)

1292 
	#FPU_FPDSCR_DN_Pos
 25

	)

1293 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos


	)

1295 
	#FPU_FPDSCR_FZ_Pos
 24

	)

1296 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos


	)

1298 
	#FPU_FPDSCR_RMode_Pos
 22

	)

1299 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos


	)

1302 
	#FPU_MVFR0_FP_roundg_modes_Pos
 28

	)

1303 
	#FPU_MVFR0_FP_roundg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundg_modes_Pos


	)

1305 
	#FPU_MVFR0_Sht_ves_Pos
 24

	)

1306 
	#FPU_MVFR0_Sht_ves_Msk
 (0xFUL << 
FPU_MVFR0_Sht_ves_Pos


	)

1308 
	#FPU_MVFR0_Sque_ro_Pos
 20

	)

1309 
	#FPU_MVFR0_Sque_ro_Msk
 (0xFUL << 
FPU_MVFR0_Sque_ro_Pos


	)

1311 
	#FPU_MVFR0_Divide_Pos
 16

	)

1312 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos


	)

1314 
	#FPU_MVFR0_FP_exp_pg_Pos
 12

	)

1315 
	#FPU_MVFR0_FP_exp_pg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exp_pg_Pos


	)

1317 
	#FPU_MVFR0_Doub_ecisi_Pos
 8

	)

1318 
	#FPU_MVFR0_Doub_ecisi_Msk
 (0xFUL << 
FPU_MVFR0_Doub_ecisi_Pos


	)

1320 
	#FPU_MVFR0_Sg_ecisi_Pos
 4

	)

1321 
	#FPU_MVFR0_Sg_ecisi_Msk
 (0xFUL << 
FPU_MVFR0_Sg_ecisi_Pos


	)

1323 
	#FPU_MVFR0_A_SIMD_gis_Pos
 0

	)

1324 
	#FPU_MVFR0_A_SIMD_gis_Msk
 (0xFUL )

	)

1327 
	#FPU_MVFR1_FP_fud_MAC_Pos
 28

	)

1328 
	#FPU_MVFR1_FP_fud_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fud_MAC_Pos


	)

1330 
	#FPU_MVFR1_FP_HPFP_Pos
 24

	)

1331 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos


	)

1333 
	#FPU_MVFR1_D_NaN_mode_Pos
 4

	)

1334 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos


	)

1336 
	#FPU_MVFR1_FtZ_mode_Pos
 0

	)

1337 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1353 
__IO
 
ut32_t
 
DHCSR
;

1354 
__O
 
ut32_t
 
DCRSR
;

1355 
__IO
 
ut32_t
 
DCRDR
;

1356 
__IO
 
ut32_t
 
DEMCR
;

1357 } 
	tCeDebug_Ty
;

1360 
	#CeDebug_DHCSR_DBGKEY_Pos
 16

	)

1361 
	#CeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CeDebug_DHCSR_DBGKEY_Pos


	)

1363 
	#CeDebug_DHCSR_S_RESET_ST_Pos
 25

	)

1364 
	#CeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RESET_ST_Pos


	)

1366 
	#CeDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

1367 
	#CeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RETIRE_ST_Pos


	)

1369 
	#CeDebug_DHCSR_S_LOCKUP_Pos
 19

	)

1370 
	#CeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CeDebug_DHCSR_S_LOCKUP_Pos


	)

1372 
	#CeDebug_DHCSR_S_SLEEP_Pos
 18

	)

1373 
	#CeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CeDebug_DHCSR_S_SLEEP_Pos


	)

1375 
	#CeDebug_DHCSR_S_HALT_Pos
 17

	)

1376 
	#CeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CeDebug_DHCSR_S_HALT_Pos


	)

1378 
	#CeDebug_DHCSR_S_REGRDY_Pos
 16

	)

1379 
	#CeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CeDebug_DHCSR_S_REGRDY_Pos


	)

1381 
	#CeDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

1382 
	#CeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CeDebug_DHCSR_C_SNAPSTALL_Pos


	)

1384 
	#CeDebug_DHCSR_C_MASKINTS_Pos
 3

	)

1385 
	#CeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CeDebug_DHCSR_C_MASKINTS_Pos


	)

1387 
	#CeDebug_DHCSR_C_STEP_Pos
 2

	)

1388 
	#CeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CeDebug_DHCSR_C_STEP_Pos


	)

1390 
	#CeDebug_DHCSR_C_HALT_Pos
 1

	)

1391 
	#CeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CeDebug_DHCSR_C_HALT_Pos


	)

1393 
	#CeDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

1394 
	#CeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1397 
	#CeDebug_DCRSR_REGWnR_Pos
 16

	)

1398 
	#CeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CeDebug_DCRSR_REGWnR_Pos


	)

1400 
	#CeDebug_DCRSR_REGSEL_Pos
 0

	)

1401 
	#CeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1404 
	#CeDebug_DEMCR_TRCENA_Pos
 24

	)

1405 
	#CeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CeDebug_DEMCR_TRCENA_Pos


	)

1407 
	#CeDebug_DEMCR_MON_REQ_Pos
 19

	)

1408 
	#CeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CeDebug_DEMCR_MON_REQ_Pos


	)

1410 
	#CeDebug_DEMCR_MON_STEP_Pos
 18

	)

1411 
	#CeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CeDebug_DEMCR_MON_STEP_Pos


	)

1413 
	#CeDebug_DEMCR_MON_PEND_Pos
 17

	)

1414 
	#CeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CeDebug_DEMCR_MON_PEND_Pos


	)

1416 
	#CeDebug_DEMCR_MON_EN_Pos
 16

	)

1417 
	#CeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CeDebug_DEMCR_MON_EN_Pos


	)

1419 
	#CeDebug_DEMCR_VC_HARDERR_Pos
 10

	)

1420 
	#CeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_HARDERR_Pos


	)

1422 
	#CeDebug_DEMCR_VC_INTERR_Pos
 9

	)

1423 
	#CeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_INTERR_Pos


	)

1425 
	#CeDebug_DEMCR_VC_BUSERR_Pos
 8

	)

1426 
	#CeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_BUSERR_Pos


	)

1428 
	#CeDebug_DEMCR_VC_STATERR_Pos
 7

	)

1429 
	#CeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_STATERR_Pos


	)

1431 
	#CeDebug_DEMCR_VC_CHKERR_Pos
 6

	)

1432 
	#CeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_CHKERR_Pos


	)

1434 
	#CeDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

1435 
	#CeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_NOCPERR_Pos


	)

1437 
	#CeDebug_DEMCR_VC_MMERR_Pos
 4

	)

1438 
	#CeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_MMERR_Pos


	)

1440 
	#CeDebug_DEMCR_VC_CORERESET_Pos
 0

	)

1441 
	#CeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1453 
	#SCS_BASE
 (0xE000E000UL

	)

1454 
	#ITM_BASE
 (0xE0000000UL

	)

1455 
	#DWT_BASE
 (0xE0001000UL

	)

1456 
	#TPI_BASE
 (0xE0040000UL

	)

1457 
	#CeDebug_BASE
 (0xE000EDF0UL

	)

1458 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

1459 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

1460 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

1462 
	#SCnSCB
 ((
SCnSCB_Ty
 *
SCS_BASE
 )

	)

1463 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

1464 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

1465 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

1466 
	#ITM
 ((
ITM_Ty
 *
ITM_BASE
 )

	)

1467 
	#DWT
 ((
DWT_Ty
 *
DWT_BASE
 )

	)

1468 
	#TPI
 ((
TPI_Ty
 *
TPI_BASE
 )

	)

1469 
	#CeDebug
 ((
CeDebug_Ty
 *
CeDebug_BASE


	)

1471 #i(
__MPU_PRESENT
 == 1)

1472 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90UL

	)

1473 
	#MPU
 ((
MPU_Ty
 *
MPU_BASE
 )

	)

1476 #i(
__FPU_PRESENT
 == 1)

1477 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30UL

	)

1478 
	#FPU
 ((
FPU_Ty
 *
FPU_BASE
 )

	)

1515 
__STATIC_INLINE
 
NVIC_SPriܙyGroupg
(
ut32_t
 
PriܙyGroup
)

1517 
ut32_t
 
g_vue
;

1518 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07UL);

1520 
g_vue
 = 
SCB
->
AIRCR
;

1521 
g_vue
 &~((
ut32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1522 
g_vue
 = (reg_value |

1523 ((
ut32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1524 (
PriܙyGroupTmp
 << 8) );

1525 
SCB
->
AIRCR
 = 
g_vue
;

1535 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPriܙyGroupg
()

1537  ((
ut32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
>> 
SCB_AIRCR_PRIGROUP_Pos
));

1547 
__STATIC_INLINE
 
NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

1549 
NVIC
->
ISER
[(((
ut32_t
)(
t32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1559 
__STATIC_INLINE
 
NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

1561 
NVIC
->
ICER
[(((
ut32_t
)(
t32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1575 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

1577 ((
ut32_t
)(((
NVIC
->
ISPR
[(((ut32_t)(
t32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1587 
__STATIC_INLINE
 
NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

1589 
NVIC
->
ISPR
[(((
ut32_t
)(
t32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1599 
__STATIC_INLINE
 
NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

1601 
NVIC
->
ICPR
[(((
ut32_t
)(
t32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1614 
__STATIC_INLINE
 
ut32_t
 
NVIC_GAive
(
IRQn_Ty
 
IRQn
)

1616 ((
ut32_t
)(((
NVIC
->
IABR
[(((ut32_t)(
t32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1629 
__STATIC_INLINE
 
NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

1631 if((
t32_t
)
IRQn
 < 0) {

1632 
SCB
->
SHP
[(((
ut32_t
)(
t32_t
)
IRQn
& 0xFUL)-4UL] = (
ut8_t
)((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1635 
NVIC
->
IP
[((
ut32_t
)(
t32_t
)
IRQn
)] = (
ut8_t
)((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1651 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

1654 if((
t32_t
)
IRQn
 < 0) {

1655 (((
ut32_t
)
SCB
->
SHP
[(((ut32_t)(
t32_t
)
IRQn
& 0xFUL)-4UL] >> (8 - 
__NVIC_PRIO_BITS
)));

1658 (((
ut32_t
)
NVIC
->
IP
[((ut32_t)(
t32_t
)
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
)));

1675 
__STATIC_INLINE
 
ut32_t
 
NVIC_EncodePriܙy
 (ut32_
PriܙyGroup
, ut32_
PemPriܙy
, ut32_
SubPriܙy
)

1677 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07UL);

1678 
ut32_t
 
PemPriܙyBs
;

1679 
ut32_t
 
SubPriܙyBs
;

1681 
PemPriܙyBs
 = ((7UL - 
PriܙyGroupTmp
> (
ut32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1682 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + (
ut32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1685 ((
PemPriܙy
 & (
ut32_t
)((1UL << (
PemPriܙyBs
)- 1UL)<< 
SubPriܙyBs
) |

1686 ((
SubPriܙy
 & (
ut32_t
)((1UL << (
SubPriܙyBs
 )) - 1UL)))

1703 
__STATIC_INLINE
 
NVIC_DecodePriܙy
 (
ut32_t
 
Priܙy
, ut32_
PriܙyGroup
, ut32_t* 
pPemPriܙy
, ut32_t* 
pSubPriܙy
)

1705 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07UL);

1706 
ut32_t
 
PemPriܙyBs
;

1707 
ut32_t
 
SubPriܙyBs
;

1709 
PemPriܙyBs
 = ((7UL - 
PriܙyGroupTmp
> (
ut32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1710 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + (
ut32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1712 *
pPemPriܙy
 = (
Priܙy
 >> 
SubPriܙyBs
& (
ut32_t
)((1UL << (
PemPriܙyBs
)) - 1UL);

1713 *
pSubPriܙy
 = (
Priܙy
 ) & (
ut32_t
)((1UL << (
SubPriܙyBs
 )) - 1UL);

1721 
__STATIC_INLINE
 
NVIC_SyemRet
()

1723 
__DSB
();

1725 
SCB
->
AIRCR
 = (
ut32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1726 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1727 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1728 
__DSB
();

1729 1{ 
__NOP
(); }

1743 #i(
__Vd_SysTickCfig
 == 0)

1760 
__STATIC_INLINE
 
ut32_t
 
SysTick_Cfig
(ut32_
ticks
)

1762 i((
ticks
 - 1UL> 
SysTick_LOAD_RELOAD_Msk
) {  (1UL); }

1764 
SysTick
->
LOAD
 = (
ut32_t
)(
ticks
 - 1UL);

1765 
NVIC_SPriܙy
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1766 
SysTick
->
VAL
 = 0UL;

1767 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1768 
SysTick_CTRL_TICKINT_Msk
 |

1769 
SysTick_CTRL_ENABLE_Msk
;

1786 vީ
t32_t
 
ITM_RxBufr
;

1787 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1800 
__STATIC_INLINE
 
ut32_t
 
ITM_SdCh
 (ut32_
ch
)

1802 i(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1803 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1805 
ITM
->
PORT
[0].
u32
 =0UL{ 
__NOP
(); }

1806 
	gITM
->
	gPORT
[0].
	gu8
 = (
ut8_t
)
ch
;

1808  (
	gch
);

1819 
__STATIC_INLINE
 
t32_t
 
ITM_ReiveCh
 () {

1820 
t32_t
 
	gch
 = -1;

1822 i(
	gITM_RxBufr
 !
ITM_RXBUFFER_EMPTY
) {

1823 
ch
 = 
ITM_RxBufr
;

1824 
	gITM_RxBufr
 = 
ITM_RXBUFFER_EMPTY
;

1827  (
	gch
);

1838 
__STATIC_INLINE
 
t32_t
 
ITM_CheckCh
 () {

1840 i(
	gITM_RxBufr
 =
ITM_RXBUFFER_EMPTY
) {

1852 #ifde
__lulus


	@src/lib/CMSIS/CM4/CoreSupport/core_cm7.h

38 #i
defed
 ( 
__ICCARM__
 )

39 #agm
syem_ude


42 #ide
__CORE_CM7_H_GENERIC


43 
	#__CORE_CM7_H_GENERIC


	)

45 #ifde
__lulus


71 
	#__CM7_CMSIS_VERSION_MAIN
 (0x04

	)

72 
	#__CM7_CMSIS_VERSION_SUB
 (0x00

	)

73 
	#__CM7_CMSIS_VERSION
 ((
__CM7_CMSIS_VERSION_MAIN
 << 16) | \

74 
__CM7_CMSIS_VERSION_SUB
 )

	)

76 
	#__CORTEX_M
 (0x07

	)

79 #i 
defed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__le


	)

82 
	#__STATIC_INLINE
 
__le


	)

84 #i
defed
 ( 
__GNUC__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
le


	)

87 
	#__STATIC_INLINE
 
le


	)

89 #i
defed
 ( 
__ICCARM__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
le


	)

92 
	#__STATIC_INLINE
 
le


	)

94 #i
defed
 ( 
__TMS470__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__STATIC_INLINE
 
le


	)

98 #i
defed
 ( 
__TASKING__
 )

99 
	#__ASM
 
__asm


	)

100 
	#__INLINE
 
le


	)

101 
	#__STATIC_INLINE
 
le


	)

103 #i
defed
 ( 
__CSMC__
 )

104 
	#__cked


	)

105 
	#__ASM
 
_asm


	)

106 
	#__INLINE
 
le


	)

107 
	#__STATIC_INLINE
 
le


	)

114 #i
defed
 ( 
__CC_ARM
 )

115 #i
defed
 
__TARGET_FPU_VFP


116 #i(
__FPU_PRESENT
 == 1)

117 
	#__FPU_USED
 1

	)

120 
	#__FPU_USED
 0

	)

123 
	#__FPU_USED
 0

	)

126 #i
defed
 ( 
__GNUC__
 )

127 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

128 #i(
__FPU_PRESENT
 == 1)

129 
	#__FPU_USED
 1

	)

132 
	#__FPU_USED
 0

	)

135 
	#__FPU_USED
 0

	)

138 #i
defed
 ( 
__ICCARM__
 )

139 #i
defed
 
__ARMVFP__


140 #i(
__FPU_PRESENT
 == 1)

141 
	#__FPU_USED
 1

	)

144 
	#__FPU_USED
 0

	)

147 
	#__FPU_USED
 0

	)

150 #i
defed
 ( 
__TMS470__
 )

151 #i
defed
 
__TI_VFP_SUPPORT__


152 #i(
__FPU_PRESENT
 == 1)

153 
	#__FPU_USED
 1

	)

156 
	#__FPU_USED
 0

	)

159 
	#__FPU_USED
 0

	)

162 #i
defed
 ( 
__TASKING__
 )

163 #i
defed
 
__FPU_VFP__


164 #i(
__FPU_PRESENT
 == 1)

165 
	#__FPU_USED
 1

	)

168 
	#__FPU_USED
 0

	)

171 
	#__FPU_USED
 0

	)

174 #i
defed
 ( 
__CSMC__
 )

175 #i
__CSMC__
 & 0x400)

176 #i(
__FPU_PRESENT
 == 1)

177 
	#__FPU_USED
 1

	)

180 
	#__FPU_USED
 0

	)

183 
	#__FPU_USED
 0

	)

187 
	~<dt.h
>

188 
	~<ce_cmInr.h
>

189 
	~<ce_cmFunc.h
>

190 
	~<ce_cmSimd.h
>

192 #ifde
__lulus


198 #ide
__CMSIS_GENERIC


200 #ide
__CORE_CM7_H_DEPENDANT


201 
	#__CORE_CM7_H_DEPENDANT


	)

203 #ifde
__lulus


208 #i
defed
 
__CHECK_DEVICE_DEFINES


209 #ide
__CM7_REV


210 
	#__CM7_REV
 0x0000

	)

214 #ide
__FPU_PRESENT


215 
	#__FPU_PRESENT
 0

	)

219 #ide
__MPU_PRESENT


220 
	#__MPU_PRESENT
 0

	)

224 #ide
__ICACHE_PRESENT


225 
	#__ICACHE_PRESENT
 0

	)

229 #ide
__DCACHE_PRESENT


230 
	#__DCACHE_PRESENT
 0

	)

234 #ide
__DTCM_PRESENT


235 
	#__DTCM_PRESENT
 0

	)

239 #ide
__NVIC_PRIO_BITS


240 
	#__NVIC_PRIO_BITS
 3

	)

244 #ide
__Vd_SysTickCfig


245 
	#__Vd_SysTickCfig
 0

	)

258 #ifde
__lulus


259 
	#__I
 vީ

	)

261 
	#__I
 vީcڡ

	)

263 
	#__O
 vީ

	)

264 
	#__IO
 vީ

	)

297 
ut32_t
 
_rved0
:16;

298 
ut32_t
 
GE
:4;

299 
ut32_t
 
_rved1
:7;

300 
ut32_t
 
Q
:1;

301 
ut32_t
 
V
:1;

302 
ut32_t
 
C
:1;

303 
ut32_t
 
Z
:1;

304 
ut32_t
 
N
:1;

305 } 
b
;

306 
ut32_t
 
w
;

307 } 
	tAPSR_Ty
;

310 
	#APSR_N_Pos
 31

	)

311 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos


	)

313 
	#APSR_Z_Pos
 30

	)

314 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos


	)

316 
	#APSR_C_Pos
 29

	)

317 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos


	)

319 
	#APSR_V_Pos
 28

	)

320 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos


	)

322 
	#APSR_Q_Pos
 27

	)

323 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos


	)

325 
	#APSR_GE_Pos
 16

	)

326 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos


	)

335 
ut32_t
 
ISR
:9;

336 
ut32_t
 
_rved0
:23;

337 } 
b
;

338 
ut32_t
 
w
;

339 } 
	tIPSR_Ty
;

342 
	#IPSR_ISR_Pos
 0

	)

343 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

352 
ut32_t
 
ISR
:9;

353 
ut32_t
 
_rved0
:7;

354 
ut32_t
 
GE
:4;

355 
ut32_t
 
_rved1
:4;

356 
ut32_t
 
T
:1;

357 
ut32_t
 
IT
:2;

358 
ut32_t
 
Q
:1;

359 
ut32_t
 
V
:1;

360 
ut32_t
 
C
:1;

361 
ut32_t
 
Z
:1;

362 
ut32_t
 
N
:1;

363 } 
b
;

364 
ut32_t
 
w
;

365 } 
	txPSR_Ty
;

368 
	#xPSR_N_Pos
 31

	)

369 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos


	)

371 
	#xPSR_Z_Pos
 30

	)

372 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos


	)

374 
	#xPSR_C_Pos
 29

	)

375 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos


	)

377 
	#xPSR_V_Pos
 28

	)

378 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos


	)

380 
	#xPSR_Q_Pos
 27

	)

381 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos


	)

383 
	#xPSR_IT_Pos
 25

	)

384 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos


	)

386 
	#xPSR_T_Pos
 24

	)

387 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos


	)

389 
	#xPSR_GE_Pos
 16

	)

390 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos


	)

392 
	#xPSR_ISR_Pos
 0

	)

393 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

402 
ut32_t
 
nPRIV
:1;

403 
ut32_t
 
SPSEL
:1;

404 
ut32_t
 
FPCA
:1;

405 
ut32_t
 
_rved0
:29;

406 } 
b
;

407 
ut32_t
 
w
;

408 } 
	tCONTROL_Ty
;

411 
	#CONTROL_FPCA_Pos
 2

	)

412 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos


	)

414 
	#CONTROL_SPSEL_Pos
 1

	)

415 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos


	)

417 
	#CONTROL_nPRIV_Pos
 0

	)

418 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

433 
__IO
 
ut32_t
 
ISER
[8];

434 
ut32_t
 
RESERVED0
[24];

435 
__IO
 
ut32_t
 
ICER
[8];

436 
ut32_t
 
RSERVED1
[24];

437 
__IO
 
ut32_t
 
ISPR
[8];

438 
ut32_t
 
RESERVED2
[24];

439 
__IO
 
ut32_t
 
ICPR
[8];

440 
ut32_t
 
RESERVED3
[24];

441 
__IO
 
ut32_t
 
IABR
[8];

442 
ut32_t
 
RESERVED4
[56];

443 
__IO
 
ut8_t
 
IP
[240];

444 
ut32_t
 
RESERVED5
[644];

445 
__O
 
ut32_t
 
STIR
;

446 } 
	tNVIC_Ty
;

449 
	#NVIC_STIR_INTID_Pos
 0

	)

450 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

465 
__I
 
ut32_t
 
CPUID
;

466 
__IO
 
ut32_t
 
ICSR
;

467 
__IO
 
ut32_t
 
VTOR
;

468 
__IO
 
ut32_t
 
AIRCR
;

469 
__IO
 
ut32_t
 
SCR
;

470 
__IO
 
ut32_t
 
CCR
;

471 
__IO
 
ut8_t
 
SHPR
[12];

472 
__IO
 
ut32_t
 
SHCSR
;

473 
__IO
 
ut32_t
 
CFSR
;

474 
__IO
 
ut32_t
 
HFSR
;

475 
__IO
 
ut32_t
 
DFSR
;

476 
__IO
 
ut32_t
 
MMFAR
;

477 
__IO
 
ut32_t
 
BFAR
;

478 
__IO
 
ut32_t
 
AFSR
;

479 
__I
 
ut32_t
 
ID_PFR
[2];

480 
__I
 
ut32_t
 
ID_DFR
;

481 
__I
 
ut32_t
 
ID_AFR
;

482 
__I
 
ut32_t
 
ID_MFR
[4];

483 
__I
 
ut32_t
 
ID_ISAR
[5];

484 
ut32_t
 
RESERVED0
[1];

485 
__I
 
ut32_t
 
CLIDR
;

486 
__I
 
ut32_t
 
CTR
;

487 
__I
 
ut32_t
 
CCSIDR
;

488 
__IO
 
ut32_t
 
CSSELR
;

489 
__IO
 
ut32_t
 
CPACR
;

490 
ut32_t
 
RESERVED3
[93];

491 
__O
 
ut32_t
 
STIR
;

492 
ut32_t
 
RESERVED4
[15];

493 
__I
 
ut32_t
 
MVFR0
;

494 
__I
 
ut32_t
 
MVFR1
;

495 
__I
 
ut32_t
 
MVFR2
;

496 
ut32_t
 
RESERVED5
[1];

497 
__O
 
ut32_t
 
ICIALLU
;

498 
ut32_t
 
RESERVED6
[1];

499 
__O
 
ut32_t
 
ICIMVAU
;

500 
__O
 
ut32_t
 
DCIMVAC
;

501 
__O
 
ut32_t
 
DCISW
;

502 
__O
 
ut32_t
 
DCCMVAU
;

503 
__O
 
ut32_t
 
DCCMVAC
;

504 
__O
 
ut32_t
 
DCCSW
;

505 
__O
 
ut32_t
 
DCCIMVAC
;

506 
__O
 
ut32_t
 
DCCISW
;

507 
ut32_t
 
RESERVED7
[6];

508 
__IO
 
ut32_t
 
ITCMCR
;

509 
__IO
 
ut32_t
 
DTCMCR
;

510 
__IO
 
ut32_t
 
AHBPCR
;

511 
__IO
 
ut32_t
 
CACR
;

512 
__IO
 
ut32_t
 
AHBSCR
;

513 
ut32_t
 
RESERVED8
[1];

514 
__IO
 
ut32_t
 
ABFSR
;

515 } 
	tSCB_Ty
;

518 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

519 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

521 
	#SCB_CPUID_VARIANT_Pos
 20

	)

522 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

524 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

525 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

527 
	#SCB_CPUID_PARTNO_Pos
 4

	)

528 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

530 
	#SCB_CPUID_REVISION_Pos
 0

	)

531 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

534 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

535 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

537 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

538 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

540 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

541 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

543 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

544 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

546 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

547 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

549 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

550 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

552 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

553 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

555 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

556 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

558 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

559 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos


	)

561 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

562 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

565 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

566 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

569 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

570 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

572 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

573 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

575 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

576 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

578 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

579 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos


	)

581 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

582 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

584 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

585 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

587 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

588 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

591 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

592 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

594 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

595 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

597 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

598 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

601 
	#SCB_CCR_BP_Pos
 18

	)

602 
	#SCB_CCR_BP_Msk
 (1UL << 
SCB_CCR_BP_Pos


	)

604 
	#SCB_CCR_IC_Pos
 17

	)

605 
	#SCB_CCR_IC_Msk
 (1UL << 
SCB_CCR_IC_Pos


	)

607 
	#SCB_CCR_DC_Pos
 16

	)

608 
	#SCB_CCR_DC_Msk
 (1UL << 
SCB_CCR_DC_Pos


	)

610 
	#SCB_CCR_STKALIGN_Pos
 9

	)

611 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

613 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

614 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos


	)

616 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

617 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos


	)

619 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

620 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

622 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

623 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos


	)

625 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

626 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

629 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

630 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos


	)

632 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

633 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos


	)

635 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

636 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos


	)

638 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

639 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

641 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

642 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos


	)

644 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

645 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos


	)

647 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

648 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos


	)

650 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

651 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos


	)

653 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

654 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos


	)

656 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

657 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos


	)

659 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

660 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos


	)

662 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

663 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos


	)

665 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

666 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos


	)

668 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

669 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

672 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

673 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos


	)

675 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

676 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos


	)

678 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

679 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

682 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

683 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos


	)

685 
	#SCB_HFSR_FORCED_Pos
 30

	)

686 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos


	)

688 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

689 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos


	)

692 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

693 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos


	)

695 
	#SCB_DFSR_VCATCH_Pos
 3

	)

696 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos


	)

698 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

699 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos


	)

701 
	#SCB_DFSR_BKPT_Pos
 1

	)

702 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos


	)

704 
	#SCB_DFSR_HALTED_Pos
 0

	)

705 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

708 
	#SCB_CLIDR_LOUU_Pos
 27

	)

709 
	#SCB_CLIDR_LOUU_Msk
 (7UL << 
SCB_CLIDR_LOUU_Pos


	)

711 
	#SCB_CLIDR_LOC_Pos
 24

	)

712 
	#SCB_CLIDR_LOC_Msk
 (7UL << 
SCB_CLIDR_FORMAT_Pos


	)

715 
	#SCB_CTR_FORMAT_Pos
 29

	)

716 
	#SCB_CTR_FORMAT_Msk
 (7UL << 
SCB_CTR_FORMAT_Pos


	)

718 
	#SCB_CTR_CWG_Pos
 24

	)

719 
	#SCB_CTR_CWG_Msk
 (0xFUL << 
SCB_CTR_CWG_Pos


	)

721 
	#SCB_CTR_ERG_Pos
 20

	)

722 
	#SCB_CTR_ERG_Msk
 (0xFUL << 
SCB_CTR_ERG_Pos


	)

724 
	#SCB_CTR_DMINLINE_Pos
 16

	)

725 
	#SCB_CTR_DMINLINE_Msk
 (0xFUL << 
SCB_CTR_DMINLINE_Pos


	)

727 
	#SCB_CTR_IMINLINE_Pos
 0

	)

728 
	#SCB_CTR_IMINLINE_Msk
 (0xFUL )

	)

731 
	#SCB_CCSIDR_WT_Pos
 31

	)

732 
	#SCB_CCSIDR_WT_Msk
 (7UL << 
SCB_CCSIDR_WT_Pos


	)

734 
	#SCB_CCSIDR_WB_Pos
 30

	)

735 
	#SCB_CCSIDR_WB_Msk
 (7UL << 
SCB_CCSIDR_WB_Pos


	)

737 
	#SCB_CCSIDR_RA_Pos
 29

	)

738 
	#SCB_CCSIDR_RA_Msk
 (7UL << 
SCB_CCSIDR_RA_Pos


	)

740 
	#SCB_CCSIDR_WA_Pos
 28

	)

741 
	#SCB_CCSIDR_WA_Msk
 (7UL << 
SCB_CCSIDR_WA_Pos


	)

743 
	#SCB_CCSIDR_NUMSETS_Pos
 13

	)

744 
	#SCB_CCSIDR_NUMSETS_Msk
 (0x7FFFUL << 
SCB_CCSIDR_NUMSETS_Pos


	)

746 
	#SCB_CCSIDR_ASSOCIATIVITY_Pos
 3

	)

747 
	#SCB_CCSIDR_ASSOCIATIVITY_Msk
 (0x3FFUL << 
SCB_CCSIDR_ASSOCIATIVITY_Pos


	)

749 
	#SCB_CCSIDR_LINESIZE_Pos
 0

	)

750 
	#SCB_CCSIDR_LINESIZE_Msk
 (7UL )

	)

753 
	#SCB_CSSELR_LEVEL_Pos
 1

	)

754 
	#SCB_CSSELR_LEVEL_Msk
 (7UL << 
SCB_CSSELR_LEVEL_Pos


	)

756 
	#SCB_CSSELR_IND_Pos
 0

	)

757 
	#SCB_CSSELR_IND_Msk
 (1UL )

	)

760 
	#SCB_STIR_INTID_Pos
 0

	)

761 
	#SCB_STIR_INTID_Msk
 (0x1FFUL )

	)

764 
	#SCB_ITCMCR_SZ_Pos
 3

	)

765 
	#SCB_ITCMCR_SZ_Msk
 (0xFUL << 
SCB_ITCMCR_SZ_Pos


	)

767 
	#SCB_ITCMCR_RETEN_Pos
 2

	)

768 
	#SCB_ITCMCR_RETEN_Msk
 (1UL << 
SCB_ITCMCR_RETEN_Pos


	)

770 
	#SCB_ITCMCR_RMW_Pos
 1

	)

771 
	#SCB_ITCMCR_RMW_Msk
 (1UL << 
SCB_ITCMCR_RMW_Pos


	)

773 
	#SCB_ITCMCR_EN_Pos
 0

	)

774 
	#SCB_ITCMCR_EN_Msk
 (1UL )

	)

777 
	#SCB_DTCMCR_SZ_Pos
 3

	)

778 
	#SCB_DTCMCR_SZ_Msk
 (0xFUL << 
SCB_DTCMCR_SZ_Pos


	)

780 
	#SCB_DTCMCR_RETEN_Pos
 2

	)

781 
	#SCB_DTCMCR_RETEN_Msk
 (1UL << 
SCB_DTCMCR_RETEN_Pos


	)

783 
	#SCB_DTCMCR_RMW_Pos
 1

	)

784 
	#SCB_DTCMCR_RMW_Msk
 (1UL << 
SCB_DTCMCR_RMW_Pos


	)

786 
	#SCB_DTCMCR_EN_Pos
 0

	)

787 
	#SCB_DTCMCR_EN_Msk
 (1UL )

	)

790 
	#SCB_AHBPCR_SZ_Pos
 1

	)

791 
	#SCB_AHBPCR_SZ_Msk
 (7UL << 
SCB_AHBPCR_SZ_Pos


	)

793 
	#SCB_AHBPCR_EN_Pos
 0

	)

794 
	#SCB_AHBPCR_EN_Msk
 (1UL )

	)

797 
	#SCB_CACR_FORCEWT_Pos
 2

	)

798 
	#SCB_CACR_FORCEWT_Msk
 (1UL << 
SCB_CACR_FORCEWT_Pos


	)

800 
	#SCB_CACR_ECCEN_Pos
 1

	)

801 
	#SCB_CACR_ECCEN_Msk
 (1UL << 
SCB_CACR_ECCEN_Pos


	)

803 
	#SCB_CACR_SIWT_Pos
 0

	)

804 
	#SCB_CACR_SIWT_Msk
 (1UL )

	)

807 
	#SCB_AHBSCR_INITCOUNT_Pos
 11

	)

808 
	#SCB_AHBSCR_INITCOUNT_Msk
 (0x1FUL << 
SCB_AHBPCR_INITCOUNT_Pos


	)

810 
	#SCB_AHBSCR_TPRI_Pos
 2

	)

811 
	#SCB_AHBSCR_TPRI_Msk
 (0x1FFUL << 
SCB_AHBPCR_TPRI_Pos


	)

813 
	#SCB_AHBSCR_CTL_Pos
 0

	)

814 
	#SCB_AHBSCR_CTL_Msk
 (3UL )

	)

817 
	#SCB_ABFSR_AXIMTYPE_Pos
 8

	)

818 
	#SCB_ABFSR_AXIMTYPE_Msk
 (3UL << 
SCB_ABFSR_AXIMTYPE_Pos


	)

820 
	#SCB_ABFSR_EPPB_Pos
 4

	)

821 
	#SCB_ABFSR_EPPB_Msk
 (1UL << 
SCB_ABFSR_EPPB_Pos


	)

823 
	#SCB_ABFSR_AXIM_Pos
 3

	)

824 
	#SCB_ABFSR_AXIM_Msk
 (1UL << 
SCB_ABFSR_AXIM_Pos


	)

826 
	#SCB_ABFSR_AHBP_Pos
 2

	)

827 
	#SCB_ABFSR_AHBP_Msk
 (1UL << 
SCB_ABFSR_AHBP_Pos


	)

829 
	#SCB_ABFSR_DTCM_Pos
 1

	)

830 
	#SCB_ABFSR_DTCM_Msk
 (1UL << 
SCB_ABFSR_DTCM_Pos


	)

832 
	#SCB_ABFSR_ITCM_Pos
 0

	)

833 
	#SCB_ABFSR_ITCM_Msk
 (1UL )

	)

848 
ut32_t
 
RESERVED0
[1];

849 
__I
 
ut32_t
 
ICTR
;

850 
__IO
 
ut32_t
 
ACTLR
;

851 } 
	tSCnSCB_Ty
;

854 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

855 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

858 
	#SCnSCB_ACTLR_DISITMATBFLUSH_Pos
 12

	)

859 
	#SCnSCB_ACTLR_DISITMATBFLUSH_Msk
 (1UL << 
SCnSCB_ACTLR_DISITMATBFLUSH_Pos


	)

861 
	#SCnSCB_ACTLR_DISRAMODE_Pos
 11

	)

862 
	#SCnSCB_ACTLR_DISRAMODE_Msk
 (1UL << 
SCnSCB_ACTLR_DISRAMODE_Pos


	)

864 
	#SCnSCB_ACTLR_FPEXCODIS_Pos
 10

	)

865 
	#SCnSCB_ACTLR_FPEXCODIS_Msk
 (1UL << 
SCnSCB_ACTLR_FPEXCODIS_Pos


	)

867 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

868 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos


	)

870 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

871 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

886 
__IO
 
ut32_t
 
CTRL
;

887 
__IO
 
ut32_t
 
LOAD
;

888 
__IO
 
ut32_t
 
VAL
;

889 
__I
 
ut32_t
 
CALIB
;

890 } 
	tSysTick_Ty
;

893 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

894 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

896 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

897 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

899 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

900 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

902 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

903 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

906 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

907 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

910 
	#SysTick_VAL_CURRENT_Pos
 0

	)

911 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

914 
	#SysTick_CALIB_NOREF_Pos
 31

	)

915 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

917 
	#SysTick_CALIB_SKEW_Pos
 30

	)

918 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

920 
	#SysTick_CALIB_TENMS_Pos
 0

	)

921 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

936 
__O
 union

938 
__O
 
ut8_t
 
u8
;

939 
__O
 
ut16_t
 
u16
;

940 
__O
 
ut32_t
 
u32
;

941 } 
PORT
 [32];

942 
ut32_t
 
RESERVED0
[864];

943 
__IO
 
ut32_t
 
TER
;

944 
ut32_t
 
RESERVED1
[15];

945 
__IO
 
ut32_t
 
TPR
;

946 
ut32_t
 
RESERVED2
[15];

947 
__IO
 
ut32_t
 
TCR
;

948 
ut32_t
 
RESERVED3
[29];

949 
__O
 
ut32_t
 
IWR
;

950 
__I
 
ut32_t
 
IRR
;

951 
__IO
 
ut32_t
 
IMCR
;

952 
ut32_t
 
RESERVED4
[43];

953 
__O
 
ut32_t
 
LAR
;

954 
__I
 
ut32_t
 
LSR
;

955 
ut32_t
 
RESERVED5
[6];

956 
__I
 
ut32_t
 
PID4
;

957 
__I
 
ut32_t
 
PID5
;

958 
__I
 
ut32_t
 
PID6
;

959 
__I
 
ut32_t
 
PID7
;

960 
__I
 
ut32_t
 
PID0
;

961 
__I
 
ut32_t
 
PID1
;

962 
__I
 
ut32_t
 
PID2
;

963 
__I
 
ut32_t
 
PID3
;

964 
__I
 
ut32_t
 
CID0
;

965 
__I
 
ut32_t
 
CID1
;

966 
__I
 
ut32_t
 
CID2
;

967 
__I
 
ut32_t
 
CID3
;

968 } 
	tITM_Ty
;

971 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

972 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

975 
	#ITM_TCR_BUSY_Pos
 23

	)

976 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos


	)

978 
	#ITM_TCR_TBusID_Pos
 16

	)

979 
	#ITM_TCR_TBusID_Msk
 (0x7FUL << 
ITM_TCR_TBusID_Pos


	)

981 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

982 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos


	)

984 
	#ITM_TCR_TSPs_Pos
 8

	)

985 
	#ITM_TCR_TSPs_Msk
 (3UL << 
ITM_TCR_TSPs_Pos


	)

987 
	#ITM_TCR_SWOENA_Pos
 4

	)

988 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos


	)

990 
	#ITM_TCR_DWTENA_Pos
 3

	)

991 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos


	)

993 
	#ITM_TCR_SYNCENA_Pos
 2

	)

994 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos


	)

996 
	#ITM_TCR_TSENA_Pos
 1

	)

997 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos


	)

999 
	#ITM_TCR_ITMENA_Pos
 0

	)

1000 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

1003 
	#ITM_IWR_ATVALIDM_Pos
 0

	)

1004 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

1007 
	#ITM_IRR_ATREADYM_Pos
 0

	)

1008 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

1011 
	#ITM_IMCR_INTEGRATION_Pos
 0

	)

1012 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

1015 
	#ITM_LSR_ByAcc_Pos
 2

	)

1016 
	#ITM_LSR_ByAcc_Msk
 (1UL << 
ITM_LSR_ByAcc_Pos


	)

1018 
	#ITM_LSR_Acss_Pos
 1

	)

1019 
	#ITM_LSR_Acss_Msk
 (1UL << 
ITM_LSR_Acss_Pos


	)

1021 
	#ITM_LSR_P_Pos
 0

	)

1022 
	#ITM_LSR_P_Msk
 (1UL )

	)

1037 
__IO
 
ut32_t
 
CTRL
;

1038 
__IO
 
ut32_t
 
CYCCNT
;

1039 
__IO
 
ut32_t
 
CPICNT
;

1040 
__IO
 
ut32_t
 
EXCCNT
;

1041 
__IO
 
ut32_t
 
SLEEPCNT
;

1042 
__IO
 
ut32_t
 
LSUCNT
;

1043 
__IO
 
ut32_t
 
FOLDCNT
;

1044 
__I
 
ut32_t
 
PCSR
;

1045 
__IO
 
ut32_t
 
COMP0
;

1046 
__IO
 
ut32_t
 
MASK0
;

1047 
__IO
 
ut32_t
 
FUNCTION0
;

1048 
ut32_t
 
RESERVED0
[1];

1049 
__IO
 
ut32_t
 
COMP1
;

1050 
__IO
 
ut32_t
 
MASK1
;

1051 
__IO
 
ut32_t
 
FUNCTION1
;

1052 
ut32_t
 
RESERVED1
[1];

1053 
__IO
 
ut32_t
 
COMP2
;

1054 
__IO
 
ut32_t
 
MASK2
;

1055 
__IO
 
ut32_t
 
FUNCTION2
;

1056 
ut32_t
 
RESERVED2
[1];

1057 
__IO
 
ut32_t
 
COMP3
;

1058 
__IO
 
ut32_t
 
MASK3
;

1059 
__IO
 
ut32_t
 
FUNCTION3
;

1060 
ut32_t
 
RESERVED3
[981];

1061 
__O
 
ut32_t
 
LAR
;

1062 
__I
 
ut32_t
 
LSR
;

1063 } 
	tDWT_Ty
;

1066 
	#DWT_CTRL_NUMCOMP_Pos
 28

	)

1067 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos


	)

1069 
	#DWT_CTRL_NOTRCPKT_Pos
 27

	)

1070 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos


	)

1072 
	#DWT_CTRL_NOEXTTRIG_Pos
 26

	)

1073 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos


	)

1075 
	#DWT_CTRL_NOCYCCNT_Pos
 25

	)

1076 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos


	)

1078 
	#DWT_CTRL_NOPRFCNT_Pos
 24

	)

1079 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos


	)

1081 
	#DWT_CTRL_CYCEVTENA_Pos
 22

	)

1082 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos


	)

1084 
	#DWT_CTRL_FOLDEVTENA_Pos
 21

	)

1085 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos


	)

1087 
	#DWT_CTRL_LSUEVTENA_Pos
 20

	)

1088 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos


	)

1090 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19

	)

1091 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos


	)

1093 
	#DWT_CTRL_EXCEVTENA_Pos
 18

	)

1094 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos


	)

1096 
	#DWT_CTRL_CPIEVTENA_Pos
 17

	)

1097 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos


	)

1099 
	#DWT_CTRL_EXCTRCENA_Pos
 16

	)

1100 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos


	)

1102 
	#DWT_CTRL_PCSAMPLENA_Pos
 12

	)

1103 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos


	)

1105 
	#DWT_CTRL_SYNCTAP_Pos
 10

	)

1106 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos


	)

1108 
	#DWT_CTRL_CYCTAP_Pos
 9

	)

1109 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos


	)

1111 
	#DWT_CTRL_POSTINIT_Pos
 5

	)

1112 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos


	)

1114 
	#DWT_CTRL_POSTPRESET_Pos
 1

	)

1115 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos


	)

1117 
	#DWT_CTRL_CYCCNTENA_Pos
 0

	)

1118 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

1121 
	#DWT_CPICNT_CPICNT_Pos
 0

	)

1122 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

1125 
	#DWT_EXCCNT_EXCCNT_Pos
 0

	)

1126 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

1129 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0

	)

1130 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

1133 
	#DWT_LSUCNT_LSUCNT_Pos
 0

	)

1134 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

1137 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0

	)

1138 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

1141 
	#DWT_MASK_MASK_Pos
 0

	)

1142 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

1145 
	#DWT_FUNCTION_MATCHED_Pos
 24

	)

1146 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos


	)

1148 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16

	)

1149 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos


	)

1151 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12

	)

1152 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos


	)

1154 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10

	)

1155 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos


	)

1157 
	#DWT_FUNCTION_LNK1ENA_Pos
 9

	)

1158 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos


	)

1160 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8

	)

1161 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos


	)

1163 
	#DWT_FUNCTION_CYCMATCH_Pos
 7

	)

1164 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos


	)

1166 
	#DWT_FUNCTION_EMITRANGE_Pos
 5

	)

1167 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos


	)

1169 
	#DWT_FUNCTION_FUNCTION_Pos
 0

	)

1170 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

1185 
__IO
 
ut32_t
 
SSPSR
;

1186 
__IO
 
ut32_t
 
CSPSR
;

1187 
ut32_t
 
RESERVED0
[2];

1188 
__IO
 
ut32_t
 
ACPR
;

1189 
ut32_t
 
RESERVED1
[55];

1190 
__IO
 
ut32_t
 
SPPR
;

1191 
ut32_t
 
RESERVED2
[131];

1192 
__I
 
ut32_t
 
FFSR
;

1193 
__IO
 
ut32_t
 
FFCR
;

1194 
__I
 
ut32_t
 
FSCR
;

1195 
ut32_t
 
RESERVED3
[759];

1196 
__I
 
ut32_t
 
TRIGGER
;

1197 
__I
 
ut32_t
 
FIFO0
;

1198 
__I
 
ut32_t
 
ITATBCTR2
;

1199 
ut32_t
 
RESERVED4
[1];

1200 
__I
 
ut32_t
 
ITATBCTR0
;

1201 
__I
 
ut32_t
 
FIFO1
;

1202 
__IO
 
ut32_t
 
ITCTRL
;

1203 
ut32_t
 
RESERVED5
[39];

1204 
__IO
 
ut32_t
 
CLAIMSET
;

1205 
__IO
 
ut32_t
 
CLAIMCLR
;

1206 
ut32_t
 
RESERVED7
[8];

1207 
__I
 
ut32_t
 
DEVID
;

1208 
__I
 
ut32_t
 
DEVTYPE
;

1209 } 
	tTPI_Ty
;

1212 
	#TPI_ACPR_PRESCALER_Pos
 0

	)

1213 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1216 
	#TPI_SPPR_TXMODE_Pos
 0

	)

1217 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1220 
	#TPI_FFSR_FtNSt_Pos
 3

	)

1221 
	#TPI_FFSR_FtNSt_Msk
 (0x1UL << 
TPI_FFSR_FtNSt_Pos


	)

1223 
	#TPI_FFSR_TCP_Pos
 2

	)

1224 
	#TPI_FFSR_TCP_Msk
 (0x1UL << 
TPI_FFSR_TCP_Pos


	)

1226 
	#TPI_FFSR_FtStݳd_Pos
 1

	)

1227 
	#TPI_FFSR_FtStݳd_Msk
 (0x1UL << 
TPI_FFSR_FtStݳd_Pos


	)

1229 
	#TPI_FFSR_FlInProg_Pos
 0

	)

1230 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1233 
	#TPI_FFCR_TrigIn_Pos
 8

	)

1234 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos


	)

1236 
	#TPI_FFCR_EnFCt_Pos
 1

	)

1237 
	#TPI_FFCR_EnFCt_Msk
 (0x1UL << 
TPI_FFCR_EnFCt_Pos


	)

1240 
	#TPI_TRIGGER_TRIGGER_Pos
 0

	)

1241 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1244 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29

	)

1245 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos


	)

1247 
	#TPI_FIFO0_ITM_bycou_Pos
 27

	)

1248 
	#TPI_FIFO0_ITM_bycou_Msk
 (0x3UL << 
TPI_FIFO0_ITM_bycou_Pos


	)

1250 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26

	)

1251 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos


	)

1253 
	#TPI_FIFO0_ETM_bycou_Pos
 24

	)

1254 
	#TPI_FIFO0_ETM_bycou_Msk
 (0x3UL << 
TPI_FIFO0_ETM_bycou_Pos


	)

1256 
	#TPI_FIFO0_ETM2_Pos
 16

	)

1257 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos


	)

1259 
	#TPI_FIFO0_ETM1_Pos
 8

	)

1260 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos


	)

1262 
	#TPI_FIFO0_ETM0_Pos
 0

	)

1263 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1266 
	#TPI_ITATBCTR2_ATREADY_Pos
 0

	)

1267 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1270 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29

	)

1271 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos


	)

1273 
	#TPI_FIFO1_ITM_bycou_Pos
 27

	)

1274 
	#TPI_FIFO1_ITM_bycou_Msk
 (0x3UL << 
TPI_FIFO1_ITM_bycou_Pos


	)

1276 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26

	)

1277 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos


	)

1279 
	#TPI_FIFO1_ETM_bycou_Pos
 24

	)

1280 
	#TPI_FIFO1_ETM_bycou_Msk
 (0x3UL << 
TPI_FIFO1_ETM_bycou_Pos


	)

1282 
	#TPI_FIFO1_ITM2_Pos
 16

	)

1283 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos


	)

1285 
	#TPI_FIFO1_ITM1_Pos
 8

	)

1286 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos


	)

1288 
	#TPI_FIFO1_ITM0_Pos
 0

	)

1289 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1292 
	#TPI_ITATBCTR0_ATREADY_Pos
 0

	)

1293 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1296 
	#TPI_ITCTRL_Mode_Pos
 0

	)

1297 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1300 
	#TPI_DEVID_NRZVALID_Pos
 11

	)

1301 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos


	)

1303 
	#TPI_DEVID_MANCVALID_Pos
 10

	)

1304 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos


	)

1306 
	#TPI_DEVID_PTINVALID_Pos
 9

	)

1307 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos


	)

1309 
	#TPI_DEVID_MBufSz_Pos
 6

	)

1310 
	#TPI_DEVID_MBufSz_Msk
 (0x7UL << 
TPI_DEVID_MBufSz_Pos


	)

1312 
	#TPI_DEVID_AsynClkIn_Pos
 5

	)

1313 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos


	)

1315 
	#TPI_DEVID_NrTIut_Pos
 0

	)

1316 
	#TPI_DEVID_NrTIut_Msk
 (0x1FUL )

	)

1319 
	#TPI_DEVTYPE_MajTy_Pos
 4

	)

1320 
	#TPI_DEVTYPE_MajTy_Msk
 (0xFUL << 
TPI_DEVTYPE_MajTy_Pos


	)

1322 
	#TPI_DEVTYPE_SubTy_Pos
 0

	)

1323 
	#TPI_DEVTYPE_SubTy_Msk
 (0xFUL )

	)

1328 #i(
__MPU_PRESENT
 == 1)

1339 
__I
 
ut32_t
 
TYPE
;

1340 
__IO
 
ut32_t
 
CTRL
;

1341 
__IO
 
ut32_t
 
RNR
;

1342 
__IO
 
ut32_t
 
RBAR
;

1343 
__IO
 
ut32_t
 
RASR
;

1344 
__IO
 
ut32_t
 
RBAR_A1
;

1345 
__IO
 
ut32_t
 
RASR_A1
;

1346 
__IO
 
ut32_t
 
RBAR_A2
;

1347 
__IO
 
ut32_t
 
RASR_A2
;

1348 
__IO
 
ut32_t
 
RBAR_A3
;

1349 
__IO
 
ut32_t
 
RASR_A3
;

1350 } 
	tMPU_Ty
;

1353 
	#MPU_TYPE_IREGION_Pos
 16

	)

1354 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos


	)

1356 
	#MPU_TYPE_DREGION_Pos
 8

	)

1357 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos


	)

1359 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

1360 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1363 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

1364 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos


	)

1366 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

1367 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos


	)

1369 
	#MPU_CTRL_ENABLE_Pos
 0

	)

1370 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1373 
	#MPU_RNR_REGION_Pos
 0

	)

1374 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1377 
	#MPU_RBAR_ADDR_Pos
 5

	)

1378 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos


	)

1380 
	#MPU_RBAR_VALID_Pos
 4

	)

1381 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos


	)

1383 
	#MPU_RBAR_REGION_Pos
 0

	)

1384 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1387 
	#MPU_RASR_ATTRS_Pos
 16

	)

1388 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos


	)

1390 
	#MPU_RASR_XN_Pos
 28

	)

1391 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos


	)

1393 
	#MPU_RASR_AP_Pos
 24

	)

1394 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos


	)

1396 
	#MPU_RASR_TEX_Pos
 19

	)

1397 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos


	)

1399 
	#MPU_RASR_S_Pos
 18

	)

1400 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos


	)

1402 
	#MPU_RASR_C_Pos
 17

	)

1403 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos


	)

1405 
	#MPU_RASR_B_Pos
 16

	)

1406 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos


	)

1408 
	#MPU_RASR_SRD_Pos
 8

	)

1409 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos


	)

1411 
	#MPU_RASR_SIZE_Pos
 1

	)

1412 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos


	)

1414 
	#MPU_RASR_ENABLE_Pos
 0

	)

1415 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1421 #i(
__FPU_PRESENT
 == 1)

1432 
ut32_t
 
RESERVED0
[1];

1433 
__IO
 
ut32_t
 
FPCCR
;

1434 
__IO
 
ut32_t
 
FPCAR
;

1435 
__IO
 
ut32_t
 
FPDSCR
;

1436 
__I
 
ut32_t
 
MVFR0
;

1437 
__I
 
ut32_t
 
MVFR1
;

1438 
__I
 
ut32_t
 
MVFR2
;

1439 } 
	tFPU_Ty
;

1442 
	#FPU_FPCCR_ASPEN_Pos
 31

	)

1443 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos


	)

1445 
	#FPU_FPCCR_LSPEN_Pos
 30

	)

1446 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos


	)

1448 
	#FPU_FPCCR_MONRDY_Pos
 8

	)

1449 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos


	)

1451 
	#FPU_FPCCR_BFRDY_Pos
 6

	)

1452 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos


	)

1454 
	#FPU_FPCCR_MMRDY_Pos
 5

	)

1455 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos


	)

1457 
	#FPU_FPCCR_HFRDY_Pos
 4

	)

1458 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos


	)

1460 
	#FPU_FPCCR_THREAD_Pos
 3

	)

1461 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos


	)

1463 
	#FPU_FPCCR_USER_Pos
 1

	)

1464 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos


	)

1466 
	#FPU_FPCCR_LSPACT_Pos
 0

	)

1467 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1470 
	#FPU_FPCAR_ADDRESS_Pos
 3

	)

1471 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos


	)

1474 
	#FPU_FPDSCR_AHP_Pos
 26

	)

1475 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos


	)

1477 
	#FPU_FPDSCR_DN_Pos
 25

	)

1478 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos


	)

1480 
	#FPU_FPDSCR_FZ_Pos
 24

	)

1481 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos


	)

1483 
	#FPU_FPDSCR_RMode_Pos
 22

	)

1484 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos


	)

1487 
	#FPU_MVFR0_FP_roundg_modes_Pos
 28

	)

1488 
	#FPU_MVFR0_FP_roundg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundg_modes_Pos


	)

1490 
	#FPU_MVFR0_Sht_ves_Pos
 24

	)

1491 
	#FPU_MVFR0_Sht_ves_Msk
 (0xFUL << 
FPU_MVFR0_Sht_ves_Pos


	)

1493 
	#FPU_MVFR0_Sque_ro_Pos
 20

	)

1494 
	#FPU_MVFR0_Sque_ro_Msk
 (0xFUL << 
FPU_MVFR0_Sque_ro_Pos


	)

1496 
	#FPU_MVFR0_Divide_Pos
 16

	)

1497 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos


	)

1499 
	#FPU_MVFR0_FP_exp_pg_Pos
 12

	)

1500 
	#FPU_MVFR0_FP_exp_pg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exp_pg_Pos


	)

1502 
	#FPU_MVFR0_Doub_ecisi_Pos
 8

	)

1503 
	#FPU_MVFR0_Doub_ecisi_Msk
 (0xFUL << 
FPU_MVFR0_Doub_ecisi_Pos


	)

1505 
	#FPU_MVFR0_Sg_ecisi_Pos
 4

	)

1506 
	#FPU_MVFR0_Sg_ecisi_Msk
 (0xFUL << 
FPU_MVFR0_Sg_ecisi_Pos


	)

1508 
	#FPU_MVFR0_A_SIMD_gis_Pos
 0

	)

1509 
	#FPU_MVFR0_A_SIMD_gis_Msk
 (0xFUL )

	)

1512 
	#FPU_MVFR1_FP_fud_MAC_Pos
 28

	)

1513 
	#FPU_MVFR1_FP_fud_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fud_MAC_Pos


	)

1515 
	#FPU_MVFR1_FP_HPFP_Pos
 24

	)

1516 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos


	)

1518 
	#FPU_MVFR1_D_NaN_mode_Pos
 4

	)

1519 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos


	)

1521 
	#FPU_MVFR1_FtZ_mode_Pos
 0

	)

1522 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1540 
__IO
 
ut32_t
 
DHCSR
;

1541 
__O
 
ut32_t
 
DCRSR
;

1542 
__IO
 
ut32_t
 
DCRDR
;

1543 
__IO
 
ut32_t
 
DEMCR
;

1544 } 
	tCeDebug_Ty
;

1547 
	#CeDebug_DHCSR_DBGKEY_Pos
 16

	)

1548 
	#CeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CeDebug_DHCSR_DBGKEY_Pos


	)

1550 
	#CeDebug_DHCSR_S_RESET_ST_Pos
 25

	)

1551 
	#CeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RESET_ST_Pos


	)

1553 
	#CeDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

1554 
	#CeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RETIRE_ST_Pos


	)

1556 
	#CeDebug_DHCSR_S_LOCKUP_Pos
 19

	)

1557 
	#CeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CeDebug_DHCSR_S_LOCKUP_Pos


	)

1559 
	#CeDebug_DHCSR_S_SLEEP_Pos
 18

	)

1560 
	#CeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CeDebug_DHCSR_S_SLEEP_Pos


	)

1562 
	#CeDebug_DHCSR_S_HALT_Pos
 17

	)

1563 
	#CeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CeDebug_DHCSR_S_HALT_Pos


	)

1565 
	#CeDebug_DHCSR_S_REGRDY_Pos
 16

	)

1566 
	#CeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CeDebug_DHCSR_S_REGRDY_Pos


	)

1568 
	#CeDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

1569 
	#CeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CeDebug_DHCSR_C_SNAPSTALL_Pos


	)

1571 
	#CeDebug_DHCSR_C_MASKINTS_Pos
 3

	)

1572 
	#CeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CeDebug_DHCSR_C_MASKINTS_Pos


	)

1574 
	#CeDebug_DHCSR_C_STEP_Pos
 2

	)

1575 
	#CeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CeDebug_DHCSR_C_STEP_Pos


	)

1577 
	#CeDebug_DHCSR_C_HALT_Pos
 1

	)

1578 
	#CeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CeDebug_DHCSR_C_HALT_Pos


	)

1580 
	#CeDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

1581 
	#CeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1584 
	#CeDebug_DCRSR_REGWnR_Pos
 16

	)

1585 
	#CeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CeDebug_DCRSR_REGWnR_Pos


	)

1587 
	#CeDebug_DCRSR_REGSEL_Pos
 0

	)

1588 
	#CeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1591 
	#CeDebug_DEMCR_TRCENA_Pos
 24

	)

1592 
	#CeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CeDebug_DEMCR_TRCENA_Pos


	)

1594 
	#CeDebug_DEMCR_MON_REQ_Pos
 19

	)

1595 
	#CeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CeDebug_DEMCR_MON_REQ_Pos


	)

1597 
	#CeDebug_DEMCR_MON_STEP_Pos
 18

	)

1598 
	#CeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CeDebug_DEMCR_MON_STEP_Pos


	)

1600 
	#CeDebug_DEMCR_MON_PEND_Pos
 17

	)

1601 
	#CeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CeDebug_DEMCR_MON_PEND_Pos


	)

1603 
	#CeDebug_DEMCR_MON_EN_Pos
 16

	)

1604 
	#CeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CeDebug_DEMCR_MON_EN_Pos


	)

1606 
	#CeDebug_DEMCR_VC_HARDERR_Pos
 10

	)

1607 
	#CeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_HARDERR_Pos


	)

1609 
	#CeDebug_DEMCR_VC_INTERR_Pos
 9

	)

1610 
	#CeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_INTERR_Pos


	)

1612 
	#CeDebug_DEMCR_VC_BUSERR_Pos
 8

	)

1613 
	#CeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_BUSERR_Pos


	)

1615 
	#CeDebug_DEMCR_VC_STATERR_Pos
 7

	)

1616 
	#CeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_STATERR_Pos


	)

1618 
	#CeDebug_DEMCR_VC_CHKERR_Pos
 6

	)

1619 
	#CeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_CHKERR_Pos


	)

1621 
	#CeDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

1622 
	#CeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_NOCPERR_Pos


	)

1624 
	#CeDebug_DEMCR_VC_MMERR_Pos
 4

	)

1625 
	#CeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_MMERR_Pos


	)

1627 
	#CeDebug_DEMCR_VC_CORERESET_Pos
 0

	)

1628 
	#CeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1640 
	#SCS_BASE
 (0xE000E000UL

	)

1641 
	#ITM_BASE
 (0xE0000000UL

	)

1642 
	#DWT_BASE
 (0xE0001000UL

	)

1643 
	#TPI_BASE
 (0xE0040000UL

	)

1644 
	#CeDebug_BASE
 (0xE000EDF0UL

	)

1645 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

1646 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

1647 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

1649 
	#SCnSCB
 ((
SCnSCB_Ty
 *
SCS_BASE
 )

	)

1650 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

1651 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

1652 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

1653 
	#ITM
 ((
ITM_Ty
 *
ITM_BASE
 )

	)

1654 
	#DWT
 ((
DWT_Ty
 *
DWT_BASE
 )

	)

1655 
	#TPI
 ((
TPI_Ty
 *
TPI_BASE
 )

	)

1656 
	#CeDebug
 ((
CeDebug_Ty
 *
CeDebug_BASE


	)

1658 #i(
__MPU_PRESENT
 == 1)

1659 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90UL

	)

1660 
	#MPU
 ((
MPU_Ty
 *
MPU_BASE
 )

	)

1663 #i(
__FPU_PRESENT
 == 1)

1664 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30UL

	)

1665 
	#FPU
 ((
FPU_Ty
 *
FPU_BASE
 )

	)

1702 
__STATIC_INLINE
 
NVIC_SPriܙyGroupg
(
ut32_t
 
PriܙyGroup
)

1704 
ut32_t
 
g_vue
;

1705 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07UL);

1707 
g_vue
 = 
SCB
->
AIRCR
;

1708 
g_vue
 &~((
ut32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1709 
g_vue
 = (reg_value |

1710 ((
ut32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1711 (
PriܙyGroupTmp
 << 8) );

1712 
SCB
->
AIRCR
 = 
g_vue
;

1722 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPriܙyGroupg
()

1724  ((
ut32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
>> 
SCB_AIRCR_PRIGROUP_Pos
));

1734 
__STATIC_INLINE
 
NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

1736 
NVIC
->
ISER
[(((
ut32_t
)(
t32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1746 
__STATIC_INLINE
 
NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

1748 
NVIC
->
ICER
[(((
ut32_t
)(
t32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1762 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

1764 ((
ut32_t
)(((
NVIC
->
ISPR
[(((ut32_t)(
t32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1774 
__STATIC_INLINE
 
NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

1776 
NVIC
->
ISPR
[(((
ut32_t
)(
t32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1786 
__STATIC_INLINE
 
NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

1788 
NVIC
->
ICPR
[(((
ut32_t
)(
t32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1801 
__STATIC_INLINE
 
ut32_t
 
NVIC_GAive
(
IRQn_Ty
 
IRQn
)

1803 ((
ut32_t
)(((
NVIC
->
IABR
[(((ut32_t)(
t32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1816 
__STATIC_INLINE
 
NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

1818 if((
t32_t
)
IRQn
 < 0) {

1819 
SCB
->
SHPR
[(((
ut32_t
)(
t32_t
)
IRQn
& 0xFUL)-4UL] = (
ut8_t
)((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1822 
NVIC
->
IP
[((
ut32_t
)(
t32_t
)
IRQn
)] = (
ut8_t
)((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1838 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

1841 if((
t32_t
)
IRQn
 < 0) {

1842 (((
ut32_t
)
SCB
->
SHPR
[(((ut32_t)(
t32_t
)
IRQn
& 0xFUL)-4UL] >> (8 - 
__NVIC_PRIO_BITS
)));

1845 (((
ut32_t
)
NVIC
->
IP
[((ut32_t)(
t32_t
)
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
)));

1862 
__STATIC_INLINE
 
ut32_t
 
NVIC_EncodePriܙy
 (ut32_
PriܙyGroup
, ut32_
PemPriܙy
, ut32_
SubPriܙy
)

1864 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07UL);

1865 
ut32_t
 
PemPriܙyBs
;

1866 
ut32_t
 
SubPriܙyBs
;

1868 
PemPriܙyBs
 = ((7UL - 
PriܙyGroupTmp
> (
ut32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1869 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + (
ut32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1872 ((
PemPriܙy
 & (
ut32_t
)((1UL << (
PemPriܙyBs
)- 1UL)<< 
SubPriܙyBs
) |

1873 ((
SubPriܙy
 & (
ut32_t
)((1UL << (
SubPriܙyBs
 )) - 1UL)))

1890 
__STATIC_INLINE
 
NVIC_DecodePriܙy
 (
ut32_t
 
Priܙy
, ut32_
PriܙyGroup
, ut32_t* 
pPemPriܙy
, ut32_t* 
pSubPriܙy
)

1892 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07UL);

1893 
ut32_t
 
PemPriܙyBs
;

1894 
ut32_t
 
SubPriܙyBs
;

1896 
PemPriܙyBs
 = ((7UL - 
PriܙyGroupTmp
> (
ut32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1897 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + (
ut32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1899 *
pPemPriܙy
 = (
Priܙy
 >> 
SubPriܙyBs
& (
ut32_t
)((1UL << (
PemPriܙyBs
)) - 1UL);

1900 *
pSubPriܙy
 = (
Priܙy
 ) & (
ut32_t
)((1UL << (
SubPriܙyBs
 )) - 1UL);

1908 
__STATIC_INLINE
 
NVIC_SyemRet
()

1910 
__DSB
();

1912 
SCB
->
AIRCR
 = (
ut32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1913 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1914 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1915 
__DSB
();

1916 1{ 
__NOP
(); }

1937 
__STATIC_INLINE
 
ut32_t
 
SCB_GFPUTy
()

1939 
ut32_t
 
mv0
;

1941 
mv0
 = 
SCB
->
MVFR0
;

1942 i((
mv0
 & 0x00000FF0UL) == 0x220UL) {

1944 } i((
mv0
 & 0x00000FF0UL) == 0x020UL) {

1964 
	#CCSIDR_WAYS
(
x
(((x& 
SCB_CCSIDR_ASSOCIATIVITY_Msk
>> 
SCB_CCSIDR_ASSOCIATIVITY_Pos
)

	)

1965 
	#CCSIDR_SETS
(
x
(((x& 
SCB_CCSIDR_NUMSETS_Msk
 ) >> 
SCB_CCSIDR_NUMSETS_Pos
 )

	)

1966 
	#CCSIDR_LSSHIFT
(
x
(((x& 
SCB_CCSIDR_LINESIZE_Msk
 ) )

	)

1973 
__STATIC_INLINE
 
SCB_EbICache
 ()

1975 #i(
__ICACHE_PRESENT
 == 1)

1976 
__DSB
();

1977 
__ISB
();

1978 
SCB
->
ICIALLU
 = 0UL;

1979 
SCB
->
CCR
 |(
ut32_t
)
SCB_CCR_IC_Msk
;

1980 
__DSB
();

1981 
__ISB
();

1990 
__STATIC_INLINE
 
SCB_DibICache
 ()

1992 #i(
__ICACHE_PRESENT
 == 1)

1993 
__DSB
();

1994 
__ISB
();

1995 
SCB
->
CCR
 &~(
ut32_t
)
SCB_CCR_IC_Msk
;

1996 
SCB
->
ICIALLU
 = 0UL;

1997 
__DSB
();

1998 
__ISB
();

2007 
__STATIC_INLINE
 
SCB_InvideICache
 ()

2009 #i(
__ICACHE_PRESENT
 == 1)

2010 
__DSB
();

2011 
__ISB
();

2012 
SCB
->
ICIALLU
 = 0UL;

2013 
__DSB
();

2014 
__ISB
();

2023 
__STATIC_INLINE
 
SCB_EbDCache
 ()

2025 #i(
__DCACHE_PRESENT
 == 1)

2026 
ut32_t
 
ccsidr
, 
sshi
, 
wshi
, 
sw
;

2027 
ut32_t
 
ts
, 
ways
;

2029 
SCB
->
CSSELR
 = (0UL << 1) | 0UL;

2030 
ccsidr
 = 
SCB
->
CCSIDR
;

2031 
ts
 = (
ut32_t
)(
CCSIDR_SETS
(
ccsidr
));

2032 
sshi
 = (
ut32_t
)(
CCSIDR_LSSHIFT
(
ccsidr
) + 4UL);

2033 
ways
 = (
ut32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2034 
wshi
 = (
ut32_t
)((ut32_t)
__CLZ
(
ways
) & 0x1FUL);

2036 
__DSB
();

2039 
ut32_t
 
tmpways
 = 
ways
;

2041 
sw
 = ((
tmpways
 << 
wshi
| (
ts
 << 
sshi
));

2042 
SCB
->
DCISW
 = 
sw
;

2043 } 
tmpways
--);

2044 } 
ts
--);

2045 
__DSB
();

2047 
SCB
->
CCR
 |(
ut32_t
)
SCB_CCR_DC_Msk
;

2049 
__DSB
();

2050 
__ISB
();

2059 
__STATIC_INLINE
 
SCB_DibDCache
 ()

2061 #i(
__DCACHE_PRESENT
 == 1)

2062 
ut32_t
 
ccsidr
, 
sshi
, 
wshi
, 
sw
;

2063 
ut32_t
 
ts
, 
ways
;

2065 
SCB
->
CSSELR
 = (0UL << 1) | 0UL;

2066 
ccsidr
 = 
SCB
->
CCSIDR
;

2067 
ts
 = (
ut32_t
)(
CCSIDR_SETS
(
ccsidr
));

2068 
sshi
 = (
ut32_t
)(
CCSIDR_LSSHIFT
(
ccsidr
) + 4UL);

2069 
ways
 = (
ut32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2070 
wshi
 = (
ut32_t
)((ut32_t)
__CLZ
(
ways
) & 0x1FUL);

2072 
__DSB
();

2074 
SCB
->
CCR
 &~(
ut32_t
)
SCB_CCR_DC_Msk
;

2077 
ut32_t
 
tmpways
 = 
ways
;

2079 
sw
 = ((
tmpways
 << 
wshi
| (
ts
 << 
sshi
));

2080 
SCB
->
DCCISW
 = 
sw
;

2081 } 
tmpways
--);

2082 } 
ts
--);

2085 
__DSB
();

2086 
__ISB
();

2095 
__STATIC_INLINE
 
SCB_InvideDCache
 ()

2097 #i(
__DCACHE_PRESENT
 == 1)

2098 
ut32_t
 
ccsidr
, 
sshi
, 
wshi
, 
sw
;

2099 
ut32_t
 
ts
, 
ways
;

2101 
SCB
->
CSSELR
 = (0UL << 1) | 0UL;

2102 
ccsidr
 = 
SCB
->
CCSIDR
;

2103 
ts
 = (
ut32_t
)(
CCSIDR_SETS
(
ccsidr
));

2104 
sshi
 = (
ut32_t
)(
CCSIDR_LSSHIFT
(
ccsidr
) + 4UL);

2105 
ways
 = (
ut32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2106 
wshi
 = (
ut32_t
)((ut32_t)
__CLZ
(
ways
) & 0x1FUL);

2108 
__DSB
();

2111 
ut32_t
 
tmpways
 = 
ways
;

2113 
sw
 = ((
tmpways
 << 
wshi
| (
ts
 << 
sshi
));

2114 
SCB
->
DCISW
 = 
sw
;

2115 } 
tmpways
--);

2116 } 
ts
--);

2118 
__DSB
();

2119 
__ISB
();

2128 
__STATIC_INLINE
 
SCB_C˪DCache
 ()

2130 #i(
__DCACHE_PRESENT
 == 1)

2131 
ut32_t
 
ccsidr
, 
sshi
, 
wshi
, 
sw
;

2132 
ut32_t
 
ts
, 
ways
;

2134 
SCB
->
CSSELR
 = (0UL << 1) | 0UL;

2135 
ccsidr
 = 
SCB
->
CCSIDR
;

2136 
ts
 = (
ut32_t
)(
CCSIDR_SETS
(
ccsidr
));

2137 
sshi
 = (
ut32_t
)(
CCSIDR_LSSHIFT
(
ccsidr
) + 4UL);

2138 
ways
 = (
ut32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2139 
wshi
 = (
ut32_t
)((ut32_t)
__CLZ
(
ways
) & 0x1FUL);

2141 
__DSB
();

2144 
ut32_t
 
tmpways
 = 
ways
;

2146 
sw
 = ((
tmpways
 << 
wshi
| (
ts
 << 
sshi
));

2147 
SCB
->
DCCSW
 = 
sw
;

2148 } 
tmpways
--);

2149 } 
ts
--);

2151 
__DSB
();

2152 
__ISB
();

2161 
__STATIC_INLINE
 
SCB_C˪InvideDCache
 ()

2163 #i(
__DCACHE_PRESENT
 == 1)

2164 
ut32_t
 
ccsidr
, 
sshi
, 
wshi
, 
sw
;

2165 
ut32_t
 
ts
, 
ways
;

2167 
SCB
->
CSSELR
 = (0UL << 1) | 0UL;

2168 
ccsidr
 = 
SCB
->
CCSIDR
;

2169 
ts
 = (
ut32_t
)(
CCSIDR_SETS
(
ccsidr
));

2170 
sshi
 = (
ut32_t
)(
CCSIDR_LSSHIFT
(
ccsidr
) + 4UL);

2171 
ways
 = (
ut32_t
)(
CCSIDR_WAYS
(
ccsidr
));

2172 
wshi
 = (
ut32_t
)((ut32_t)
__CLZ
(
ways
) & 0x1FUL);

2174 
__DSB
();

2177 
ut32_t
 
tmpways
 = 
ways
;

2179 
sw
 = ((
tmpways
 << 
wshi
| (
ts
 << 
sshi
));

2180 
SCB
->
DCCISW
 = 
sw
;

2181 } 
tmpways
--);

2182 } 
ts
--);

2184 
__DSB
();

2185 
__ISB
();

2196 
__STATIC_INLINE
 
SCB_InvideDCache_by_Addr
 (
ut32_t
 *
addr
, 
t32_t
 
dsize
)

2198 #i(
__DCACHE_PRESENT
 == 1)

2199 
t32_t
 
_size
 = 
dsize
;

2200 
ut32_t
 
_addr
 = (ut32_t)
addr
;

2201 
ut32_t
 
lesize
 = 32UL;

2203 
__DSB
();

2205 
_size
 > 0) {

2206 
SCB
->
DCIMVAC
 = 
_addr
;

2207 
_addr
 +
lesize
;

2208 
_size
 -(
t32_t
)
lesize
;

2211 
__DSB
();

2212 
__ISB
();

2223 
__STATIC_INLINE
 
SCB_C˪DCache_by_Addr
 (
ut32_t
 *
addr
, 
t32_t
 
dsize
)

2225 #i(
__DCACHE_PRESENT
 == 1)

2226 
t32_t
 
_size
 = 
dsize
;

2227 
ut32_t
 
_addr
 = (ut32_t
addr
;

2228 
ut32_t
 
lesize
 = 32UL;

2230 
__DSB
();

2232 
_size
 > 0) {

2233 
SCB
->
DCCMVAC
 = 
_addr
;

2234 
_addr
 +
lesize
;

2235 
_size
 -(
t32_t
)
lesize
;

2238 
__DSB
();

2239 
__ISB
();

2250 
__STATIC_INLINE
 
SCB_C˪InvideDCache_by_Addr
 (
ut32_t
 *
addr
, 
t32_t
 
dsize
)

2252 #i(
__DCACHE_PRESENT
 == 1)

2253 
t32_t
 
_size
 = 
dsize
;

2254 
ut32_t
 
_addr
 = (ut32_t
addr
;

2255 
ut32_t
 
lesize
 = 32UL;

2257 
__DSB
();

2259 
_size
 > 0) {

2260 
SCB
->
DCCIMVAC
 = 
_addr
;

2261 
_addr
 +
lesize
;

2262 
_size
 -(
t32_t
)
lesize
;

2265 
__DSB
();

2266 
__ISB
();

2282 #i(
__Vd_SysTickCfig
 == 0)

2299 
__STATIC_INLINE
 
ut32_t
 
SysTick_Cfig
(ut32_
ticks
)

2301 i((
ticks
 - 1UL> 
SysTick_LOAD_RELOAD_Msk
) {  (1UL); }

2303 
SysTick
->
LOAD
 = (
ut32_t
)(
ticks
 - 1UL);

2304 
NVIC_SPriܙy
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

2305 
SysTick
->
VAL
 = 0UL;

2306 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

2307 
SysTick_CTRL_TICKINT_Msk
 |

2308 
SysTick_CTRL_ENABLE_Msk
;

2325 vީ
t32_t
 
ITM_RxBufr
;

2326 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

2339 
__STATIC_INLINE
 
ut32_t
 
ITM_SdCh
 (ut32_
ch
)

2341 i(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

2342 ((
ITM
->
TER
 & 1UL ) != 0UL) )

2344 
ITM
->
PORT
[0].
u32
 =0UL{ 
__NOP
(); }

2345 
	gITM
->
	gPORT
[0].
	gu8
 = (
ut8_t
)
ch
;

2347  (
	gch
);

2358 
__STATIC_INLINE
 
t32_t
 
ITM_ReiveCh
 () {

2359 
t32_t
 
	gch
 = -1;

2361 i(
	gITM_RxBufr
 !
ITM_RXBUFFER_EMPTY
) {

2362 
ch
 = 
ITM_RxBufr
;

2363 
	gITM_RxBufr
 = 
ITM_RXBUFFER_EMPTY
;

2366  (
	gch
);

2377 
__STATIC_INLINE
 
t32_t
 
ITM_CheckCh
 () {

2379 i(
	gITM_RxBufr
 =
ITM_RXBUFFER_EMPTY
) {

2391 #ifde
__lulus


	@src/lib/CMSIS/CM4/CoreSupport/core_cmFunc.h

38 #ide
__CORE_CMFUNC_H


39 
	#__CORE_CMFUNC_H


	)

48 #i 
defed
 ( 
__CC_ARM
 )

51 #i(
__ARMCC_VERSION
 < 400677)

64 
__STATIC_INLINE
 
ut32_t
 
	$__g_CONTROL
()

66 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

67 (
__gCڌ
);

68 
	}
}

77 
__STATIC_INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

79 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

80 
__gCڌ
 = 
cڌ
;

81 
	}
}

90 
__STATIC_INLINE
 
ut32_t
 
	$__g_IPSR
()

92 
ut32_t
 
__gIPSR
 
	`__ASM
("ipsr");

93 (
__gIPSR
);

94 
	}
}

103 
__STATIC_INLINE
 
ut32_t
 
	$__g_APSR
()

105 
ut32_t
 
__gAPSR
 
	`__ASM
("apsr");

106 (
__gAPSR
);

107 
	}
}

116 
__STATIC_INLINE
 
ut32_t
 
	$__g_xPSR
()

118 
ut32_t
 
__gXPSR
 
	`__ASM
("xpsr");

119 (
__gXPSR
);

120 
	}
}

129 
__STATIC_INLINE
 
ut32_t
 
	$__g_PSP
()

131 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

132 (
__gProssSckPor
);

133 
	}
}

142 
__STATIC_INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

144 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

145 
__gProssSckPor
 = 
tOfProcSck
;

146 
	}
}

155 
__STATIC_INLINE
 
ut32_t
 
	$__g_MSP
()

157 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

158 (
__gMaSckPor
);

159 
	}
}

168 
__STATIC_INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

170 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

171 
__gMaSckPor
 = 
tOfMaSck
;

172 
	}
}

181 
__STATIC_INLINE
 
ut32_t
 
	$__g_PRIMASK
()

183 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

184 (
__gPriMask
);

185 
	}
}

194 
__STATIC_INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

196 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

197 
__gPriMask
 = (
iMask
);

198 
	}
}

201 #i (
__CORTEX_M
 >0x03|| (
__CORTEX_SC
 >= 300)

208 
	#__ab_u_q
 
__ab_fiq


	)

216 
	#__dib_u_q
 
__dib_fiq


	)

225 
__STATIC_INLINE
 
ut32_t
 
	$__g_BASEPRI
()

227 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

228 (
__gBaPri
);

229 
	}
}

238 
__STATIC_INLINE
 
	$__t_BASEPRI
(
ut32_t
 
baPri
)

240 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

241 
__gBaPri
 = (
baPri
 & 0xff);

242 
	}
}

252 
__STATIC_INLINE
 
	$__t_BASEPRI_MAX
(
ut32_t
 
baPri
)

254 
ut32_t
 
__gBaPriMax
 
	`__ASM
("basepri_max");

255 
__gBaPriMax
 = (
baPri
 & 0xff);

256 
	}
}

265 
__STATIC_INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

267 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

268 (
__gFauMask
);

269 
	}
}

278 
__STATIC_INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

280 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

281 
__gFauMask
 = (
uMask
 & (
ut32_t
)1);

282 
	}
}

287 #i (
__CORTEX_M
 == 0x04) || (__CORTEX_M == 0x07)

295 
__STATIC_INLINE
 
ut32_t
 
	$__g_FPSCR
()

297 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

298 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

299 (
__gs
);

303 
	}
}

312 
__STATIC_INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

314 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

315 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

316 
__gs
 = (
s
);

318 
	}
}

323 #i
defed
 ( 
__GNUC__
 )

331 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__ab_q
()

333 
__ASM
 volatile ("cpsie i" : : : "memory");

334 
	}
}

342 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__dib_q
()

344 
__ASM
 volatile ("cpsid i" : : : "memory");

345 
	}
}

354 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_CONTROL
()

356 
ut32_t
 
su
;

358 
__ASM
 vީ("MRS %0, cڌ" : "" (
su
) );

359 (
su
);

360 
	}
}

369 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

371 
__ASM
 vީ("MSR cڌ, %0" : : "r" (
cڌ
) : "memory");

372 
	}
}

381 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_IPSR
()

383 
ut32_t
 
su
;

385 
__ASM
 vީ("MRS %0, ip" : "" (
su
) );

386 (
su
);

387 
	}
}

396 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_APSR
()

398 
ut32_t
 
su
;

400 
__ASM
 vީ("MRS %0,p" : "" (
su
) );

401 (
su
);

402 
	}
}

411 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_xPSR
()

413 
ut32_t
 
su
;

415 
__ASM
 vީ("MRS %0, xp" : "" (
su
) );

416 (
su
);

417 
	}
}

426 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_PSP
()

428 
ut32_t
 
su
;

430 
__ASM
 vީ("MRS %0,\n" : "" (
su
) );

431 (
su
);

432 
	}
}

441 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

443 
__ASM
 vީ("MSR, %0\n" : : "r" (
tOfProcSck
) : "sp");

444 
	}
}

453 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_MSP
()

455 
ut32_t
 
su
;

457 
__ASM
 vީ("MRS %0, m\n" : "" (
su
) );

458 (
su
);

459 
	}
}

468 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

470 
__ASM
 vީ("MSR m, %0\n" : : "r" (
tOfMaSck
) : "sp");

471 
	}
}

480 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_PRIMASK
()

482 
ut32_t
 
su
;

484 
__ASM
 vީ("MRS %0,rimask" : "" (
su
) );

485 (
su
);

486 
	}
}

495 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

497 
__ASM
 vީ("MSRrimask, %0" : : "r" (
iMask
) : "memory");

498 
	}
}

501 #i (
__CORTEX_M
 >= 0x03)

508 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__ab_u_q
()

510 
__ASM
 volatile ("cpsie f" : : : "memory");

511 
	}
}

519 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__dib_u_q
()

521 
__ASM
 volatile ("cpsid f" : : : "memory");

522 
	}
}

531 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_BASEPRI
()

533 
ut32_t
 
su
;

535 
__ASM
 vީ("MRS %0, bai" : "" (
su
) );

536 (
su
);

537 
	}
}

546 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_BASEPRI
(
ut32_t
 
vue
)

548 
__ASM
 vީ("MSR bai, %0" : : "r" (
vue
) : "memory");

549 
	}
}

559 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_BASEPRI_MAX
(
ut32_t
 
vue
)

561 
__ASM
 vީ("MSR bai_max, %0" : : "r" (
vue
) : "memory");

562 
	}
}

571 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

573 
ut32_t
 
su
;

575 
__ASM
 vީ("MRS %0, faumask" : "" (
su
) );

576 (
su
);

577 
	}
}

586 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

588 
__ASM
 vީ("MSR faumask, %0" : : "r" (
uMask
) : "memory");

589 
	}
}

594 #i (
__CORTEX_M
 == 0x04) || (__CORTEX_M == 0x07)

602 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__g_FPSCR
()

604 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

605 
ut32_t
 
su
;

608 
__ASM
 volatile ("");

609 
__ASM
 vީ("VMRS %0, fps" : "" (
su
) );

610 
__ASM
 volatile ("");

611 (
su
);

615 
	}
}

624 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

626 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

628 
__ASM
 volatile ("");

629 
__ASM
 vީ("VMSR fps, %0" : : "r" (
s
) : "vfpcc");

630 
__ASM
 volatile ("");

632 
	}
}

637 #i
defed
 ( 
__ICCARM__
 )

639 
	~<cmsis_r.h
>

642 #i
defed
 ( 
__TMS470__
 )

644 
	~<cmsis_ccs.h
>

647 #i
defed
 ( 
__TASKING__
 )

656 #i
defed
 ( 
__CSMC__
 )

658 
	~<cmsis_csm.h
>

	@src/lib/CMSIS/CM4/CoreSupport/core_cmInstr.h

38 #ide
__CORE_CMINSTR_H


39 
	#__CORE_CMINSTR_H


	)

48 #i 
defed
 ( 
__CC_ARM
 )

51 #i(
__ARMCC_VERSION
 < 400677)

60 
	#__NOP
 
__n


	)

68 
	#__WFI
 
__wfi


	)

76 
	#__WFE
 
__w


	)

83 
	#__SEV
 
__v


	)

92 
	#__ISB
() do {\

93 
	`__schedu_brr
();\

94 
	`__isb
(0xF);\

95 
	`__schedu_brr
();\

96 } 0)

	)

103 
	#__DSB
() do {\

104 
	`__schedu_brr
();\

105 
	`__dsb
(0xF);\

106 
	`__schedu_brr
();\

107 } 0)

	)

114 
	#__DMB
() do {\

115 
	`__schedu_brr
();\

116 
	`__dmb
(0xF);\

117 
	`__schedu_brr
();\

118 } 0)

	)

127 
	#__REV
 
__v


	)

137 #ide
__NO_EMBEDDED_ASM


138 
__ibu__
((
i
(".v16_xt"))
__STATIC_INLINE
 
__ASM
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

140 
v16
 
r0
,0

141 
bx
 



142 
	}
}

152 #ide
__NO_EMBEDDED_ASM


153 
__ibu__
((
i
(".vsh_xt"))
__STATIC_INLINE
 
__ASM
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

155 
vsh
 
r0
,0

156 
bx
 



157 
	}
}

169 
	#__ROR
 
__r


	)

180 
	#__BKPT
(
vue

	`__bakpot
(vue)

	)

190 #i (
__CORTEX_M
 >0x03|| (
__CORTEX_SC
 >= 300)

191 
	#__RBIT
 
__rb


	)

193 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
ut32_t
 
	$__RBIT
(
ut32_t
 
vue
)

195 
ut32_t
 
su
;

196 
t32_t
 
s
 = 4 * 8 - 1;

198 
su
 = 
vue
;

199 
vue
 >>= 1; value; value >>= 1)

201 
su
 <<= 1;

202 
su
 |
vue
 & 1;

203 
s
--;

205 
su
 <<
s
;

206 (
su
);

207 
	}
}

218 
	#__CLZ
 
__z


	)

221 #i (
__CORTEX_M
 >0x03|| (
__CORTEX_SC
 >= 300)

230 
	#__LDREXB
(
r
((
ut8_t
 ) 
	`__ldx
Ռ))

	)

240 
	#__LDREXH
(
r
((
ut16_t

	`__ldx
Ռ))

	)

250 
	#__LDREXW
(
r
((
ut32_t
 ) 
	`__ldx
Ռ))

	)

262 
	#__STREXB
(
vue
, 
r

	`__x
(vue,)

	)

274 
	#__STREXH
(
vue
, 
r

	`__x
(vue,)

	)

286 
	#__STREXW
(
vue
, 
r

	`__x
(vue,)

	)

294 
	#__CLREX
 
__x


	)

305 
	#__SSAT
 
__st


	)

316 
	#__USAT
 
__ut


	)

327 #ide
__NO_EMBEDDED_ASM


328 
__ibu__
((
i
(".x_xt"))
__STATIC_INLINE
 
__ASM
 
ut32_t
 
	$__RRX
(
ut32_t
 
vue
)

330 
x
 
r0
,0

331 
bx
 



332 
	}
}

343 
	#__LDRBT
(
r
((
ut8_t
 ) 
	`__ld
Ռ))

	)

353 
	#__LDRHT
(
r
((
ut16_t

	`__ld
Ռ))

	)

363 
	#__LDRT
(
r
((
ut32_t
 ) 
	`__ld
Ռ))

	)

373 
	#__STRBT
(
vue
, 
r

	`__
(vue,)

	)

383 
	#__STRHT
(
vue
, 
r

	`__
(vue,)

	)

393 
	#__STRT
(
vue
, 
r

	`__
(vue,)

	)

398 #i
defed
 ( 
__GNUC__
 )

404 #i
defed
 (
__thumb__
&& !defed (
__thumb2__
)

405 
	#__CMSIS_GCC_OUT_REG
(
r
"" (r)

	)

406 
	#__CMSIS_GCC_USE_REG
(
r
"l" (r)

	)

408 
	#__CMSIS_GCC_OUT_REG
(
r
"" (r)

	)

409 
	#__CMSIS_GCC_USE_REG
(
r
"r" (r)

	)

416 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
	$__NOP
()

418 
__ASM
 volatile ("nop");

419 
	}
}

427 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
	$__WFI
()

429 
__ASM
 volatile ("wfi");

430 
	}
}

438 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
	$__WFE
()

440 
__ASM
 volatile ("wfe");

441 
	}
}

448 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
	$__SEV
()

450 
__ASM
 volatile ("sev");

451 
	}
}

460 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
	$__ISB
()

462 
__ASM
 volatile ("isb 0xF":::"memory");

463 
	}
}

471 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
	$__DSB
()

473 
__ASM
 volatile ("dsb 0xF":::"memory");

474 
	}
}

482 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
	$__DMB
()

484 
__ASM
 volatile ("dmb 0xF":::"memory");

485 
	}
}

495 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
ut32_t
 
	$__REV
(
ut32_t
 
vue
)

497 #i(
__GNUC__
 > 4|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 5)

498  
	`__but_bsw32
(
vue
);

500 
ut32_t
 
su
;

502 
__ASM
 vީ("v %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
su
: 
	`__CMSIS_GCC_USE_REG
 (
vue
) );

503 (
su
);

505 
	}
}

515 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

517 
ut32_t
 
su
;

519 
__ASM
 vީ("v16 %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
su
: 
	`__CMSIS_GCC_USE_REG
 (
vue
) );

520 (
su
);

521 
	}
}

531 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

533 #i(
__GNUC__
 > 4|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

534  ()
	`__but_bsw16
(
vue
);

536 
ut32_t
 
su
;

538 
__ASM
 vީ("vsh %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
su
: 
	`__CMSIS_GCC_USE_REG
 (
vue
) );

539 (
su
);

541 
	}
}

552 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
ut32_t
 
	$__ROR
(
ut32_t
 
1
, ut32_
2
)

554  (
1
 >> 
2
) | (op1 << (32 - op2));

555 
	}
}

566 
	#__BKPT
(
vue

__ASM
 vީ("bk "#vue)

	)

576 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
ut32_t
 
	$__RBIT
(
ut32_t
 
vue
)

578 
ut32_t
 
su
;

580 #i (
__CORTEX_M
 >0x03|| (
__CORTEX_SC
 >= 300)

581 
__ASM
 vީ("rb %0, %1" : "" (
su
: "r" (
vue
) );

583 
t32_t
 
s
 = 4 * 8 - 1;

585 
su
 = 
vue
;

586 
vue
 >>= 1; value; value >>= 1)

588 
su
 <<= 1;

589 
su
 |
vue
 & 1;

590 
s
--;

592 
su
 <<
s
;

594 (
su
);

595 
	}
}

605 
	#__CLZ
 
__but_z


	)

608 #i (
__CORTEX_M
 >0x03|| (
__CORTEX_SC
 >= 300)

617 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
ut8_t
 
	$__LDREXB
(vީ
ut8_t
 *
addr
)

619 
ut32_t
 
su
;

621 #i(
__GNUC__
 > 4|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

622 
__ASM
 vީ("ldxb %0, %1" : "" (
su
: "Q" (*
addr
) );

627 
__ASM
 vީ("ldxb %0, [%1]" : "" (
su
: "r" (
addr
) : "memory" );

629  ((
ut8_t

su
);

630 
	}
}

640 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
ut16_t
 
	$__LDREXH
(vީ
ut16_t
 *
addr
)

642 
ut32_t
 
su
;

644 #i(
__GNUC__
 > 4|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

645 
__ASM
 vީ("ldxh %0, %1" : "" (
su
: "Q" (*
addr
) );

650 
__ASM
 vީ("ldxh %0, [%1]" : "" (
su
: "r" (
addr
) : "memory" );

652  ((
ut16_t

su
);

653 
	}
}

663 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
ut32_t
 
	$__LDREXW
(vީ
ut32_t
 *
addr
)

665 
ut32_t
 
su
;

667 
__ASM
 vީ("ldx %0, %1" : "" (
su
: "Q" (*
addr
) );

668 (
su
);

669 
	}
}

681 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
ut32_t
 
	$__STREXB
(
ut8_t
 
vue
, vީut8_*
addr
)

683 
ut32_t
 
su
;

685 
__ASM
 vީ("xb %0, %2, %1" : "=&r" (
su
), "=Q" (*
addr
: "r" ((
ut32_t
)
vue
) );

686 (
su
);

687 
	}
}

699 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
ut32_t
 
	$__STREXH
(
ut16_t
 
vue
, vީut16_*
addr
)

701 
ut32_t
 
su
;

703 
__ASM
 vީ("xh %0, %2, %1" : "=&r" (
su
), "=Q" (*
addr
: "r" ((
ut32_t
)
vue
) );

704 (
su
);

705 
	}
}

717 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
ut32_t
 
	$__STREXW
(
ut32_t
 
vue
, vީut32_*
addr
)

719 
ut32_t
 
su
;

721 
__ASM
 vީ("x %0, %2, %1" : "=&r" (
su
), "=Q" (*
addr
: "r" (
vue
) );

722 (
su
);

723 
	}
}

731 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
	$__CLREX
()

733 
__ASM
 volatile ("clrex" ::: "memory");

734 
	}
}

745 
	#__SSAT
(
ARG1
,
ARG2
) \

747 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

748 
	`__ASM
 ("s%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

749 
__RES
; \

750 })

	)

761 
	#__USAT
(
ARG1
,
ARG2
) \

763 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

764 
	`__ASM
 ("u%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

765 
__RES
; \

766 })

	)

777 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
ut32_t
 
	$__RRX
(
ut32_t
 
vue
)

779 
ut32_t
 
su
;

781 
__ASM
 vީ("x %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
su
: 
	`__CMSIS_GCC_USE_REG
 (
vue
) );

782 (
su
);

783 
	}
}

793 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
ut8_t
 
	$__LDRBT
(vީ
ut8_t
 *
addr
)

795 
ut32_t
 
su
;

797 #i(
__GNUC__
 > 4|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

798 
__ASM
 vީ("ldrb%0, %1" : "" (
su
: "Q" (*
addr
) );

803 
__ASM
 vީ("ldrb%0, [%1]" : "" (
su
: "r" (
addr
) : "memory" );

805  ((
ut8_t

su
);

806 
	}
}

816 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
ut16_t
 
	$__LDRHT
(vީ
ut16_t
 *
addr
)

818 
ut32_t
 
su
;

820 #i(
__GNUC__
 > 4|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

821 
__ASM
 vީ("ldrh%0, %1" : "" (
su
: "Q" (*
addr
) );

826 
__ASM
 vީ("ldrh%0, [%1]" : "" (
su
: "r" (
addr
) : "memory" );

828  ((
ut16_t

su
);

829 
	}
}

839 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
ut32_t
 
	$__LDRT
(vީ
ut32_t
 *
addr
)

841 
ut32_t
 
su
;

843 
__ASM
 vީ("ld %0, %1" : "" (
su
: "Q" (*
addr
) );

844 (
su
);

845 
	}
}

855 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
	$__STRBT
(
ut8_t
 
vue
, vީut8_*
addr
)

857 
__ASM
 vީ("rb%1, %0" : "=Q" (*
addr
: "r" ((
ut32_t
)
vue
) );

858 
	}
}

868 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
	$__STRHT
(
ut16_t
 
vue
, vީut16_*
addr
)

870 
__ASM
 vީ("rh%1, %0" : "=Q" (*
addr
: "r" ((
ut32_t
)
vue
) );

871 
	}
}

881 
__ibu__
((
ways_le
)
__STATIC_INLINE
 
	$__STRT
(
ut32_t
 
vue
, vީut32_*
addr
)

883 
__ASM
 vީ(" %1, %0" : "=Q" (*
addr
: "r" (
vue
) );

884 
	}
}

889 #i
defed
 ( 
__ICCARM__
 )

891 
	~<cmsis_r.h
>

894 #i
defed
 ( 
__TMS470__
 )

896 
	~<cmsis_ccs.h
>

899 #i
defed
 ( 
__TASKING__
 )

908 #i
defed
 ( 
__CSMC__
 )

910 
	~<cmsis_csm.h
>

	@src/lib/CMSIS/CM4/CoreSupport/core_cmSimd.h

38 #i
defed
 ( 
__ICCARM__
 )

39 #agm
syem_ude


42 #ide
__CORE_CMSIMD_H


43 
	#__CORE_CMSIMD_H


	)

45 #ifde
__lulus


61 #i 
defed
 ( 
__CC_ARM
 )

63 
	#__SADD8
 
__dd8


	)

64 
	#__QADD8
 
__qadd8


	)

65 
	#__SHADD8
 
__shadd8


	)

66 
	#__UADD8
 
__uadd8


	)

67 
	#__UQADD8
 
__uqadd8


	)

68 
	#__UHADD8
 
__uhadd8


	)

69 
	#__SSUB8
 
__ssub8


	)

70 
	#__QSUB8
 
__qsub8


	)

71 
	#__SHSUB8
 
__shsub8


	)

72 
	#__USUB8
 
__usub8


	)

73 
	#__UQSUB8
 
__uqsub8


	)

74 
	#__UHSUB8
 
__uhsub8


	)

75 
	#__SADD16
 
__dd16


	)

76 
	#__QADD16
 
__qadd16


	)

77 
	#__SHADD16
 
__shadd16


	)

78 
	#__UADD16
 
__uadd16


	)

79 
	#__UQADD16
 
__uqadd16


	)

80 
	#__UHADD16
 
__uhadd16


	)

81 
	#__SSUB16
 
__ssub16


	)

82 
	#__QSUB16
 
__qsub16


	)

83 
	#__SHSUB16
 
__shsub16


	)

84 
	#__USUB16
 
__usub16


	)

85 
	#__UQSUB16
 
__uqsub16


	)

86 
	#__UHSUB16
 
__uhsub16


	)

87 
	#__SASX
 
__sx


	)

88 
	#__QASX
 
__qasx


	)

89 
	#__SHASX
 
__shasx


	)

90 
	#__UASX
 
__uasx


	)

91 
	#__UQASX
 
__uqasx


	)

92 
	#__UHASX
 
__uhasx


	)

93 
	#__SSAX
 
__sx


	)

94 
	#__QSAX
 
__qx


	)

95 
	#__SHSAX
 
__shx


	)

96 
	#__USAX
 
__ux


	)

97 
	#__UQSAX
 
__uqx


	)

98 
	#__UHSAX
 
__uhx


	)

99 
	#__USAD8
 
__ud8


	)

100 
	#__USADA8
 
__uda8


	)

101 
	#__SSAT16
 
__st16


	)

102 
	#__USAT16
 
__ut16


	)

103 
	#__UXTB16
 
__uxtb16


	)

104 
	#__UXTAB16
 
__uxb16


	)

105 
	#__SXTB16
 
__sxtb16


	)

106 
	#__SXTAB16
 
__sxb16


	)

107 
	#__SMUAD
 
__smuad


	)

108 
	#__SMUADX
 
__smuadx


	)

109 
	#__SMLAD
 
__smd


	)

110 
	#__SMLADX
 
__smdx


	)

111 
	#__SMLALD
 
__smld


	)

112 
	#__SMLALDX
 
__smldx


	)

113 
	#__SMUSD
 
__smusd


	)

114 
	#__SMUSDX
 
__smusdx


	)

115 
	#__SMLSD
 
__smlsd


	)

116 
	#__SMLSDX
 
__smlsdx


	)

117 
	#__SMLSLD
 
__smld


	)

118 
	#__SMLSLDX
 
__smldx


	)

119 
	#__SEL
 
__l


	)

120 
	#__QADD
 
__qadd


	)

121 
	#__QSUB
 
__qsub


	)

123 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
((((
ut32_t
)(ARG1)) ) & 0x0000FFFFUL) | \

124 ((((
ut32_t
)(
ARG2
)<< (
ARG3
)& 0xFFFF0000UL)

	)

126 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
((((
ut32_t
)(ARG1)) ) & 0xFFFF0000UL) | \

127 ((((
ut32_t
)(
ARG2
)>> (
ARG3
)& 0x0000FFFFUL)

	)

129 
	#__SMMLA
(
ARG1
,
ARG2
,
ARG3
(
t32_t
)((((
t64_t
)(ARG1) * (ARG2)) + \

130 ((
t64_t
)(
ARG3
<< 32>> 32))

	)

133 #i
defed
 ( 
__GNUC__
 )

135 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SADD8
(
ut32_t
 
1
, ut32_
2
)

137 
ut32_t
 
su
;

139 
__ASM
 vީ("dd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

140 (
su
);

141 
	}
}

143 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__QADD8
(
ut32_t
 
1
, ut32_
2
)

145 
ut32_t
 
su
;

147 
__ASM
 vީ("qadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

148 (
su
);

149 
	}
}

151 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SHADD8
(
ut32_t
 
1
, ut32_
2
)

153 
ut32_t
 
su
;

155 
__ASM
 vީ("shadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

156 (
su
);

157 
	}
}

159 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UADD8
(
ut32_t
 
1
, ut32_
2
)

161 
ut32_t
 
su
;

163 
__ASM
 vީ("uadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

164 (
su
);

165 
	}
}

167 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UQADD8
(
ut32_t
 
1
, ut32_
2
)

169 
ut32_t
 
su
;

171 
__ASM
 vީ("uqadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

172 (
su
);

173 
	}
}

175 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UHADD8
(
ut32_t
 
1
, ut32_
2
)

177 
ut32_t
 
su
;

179 
__ASM
 vީ("uhadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

180 (
su
);

181 
	}
}

184 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SSUB8
(
ut32_t
 
1
, ut32_
2
)

186 
ut32_t
 
su
;

188 
__ASM
 vީ("ssub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

189 (
su
);

190 
	}
}

192 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__QSUB8
(
ut32_t
 
1
, ut32_
2
)

194 
ut32_t
 
su
;

196 
__ASM
 vީ("qsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

197 (
su
);

198 
	}
}

200 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SHSUB8
(
ut32_t
 
1
, ut32_
2
)

202 
ut32_t
 
su
;

204 
__ASM
 vީ("shsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

205 (
su
);

206 
	}
}

208 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__USUB8
(
ut32_t
 
1
, ut32_
2
)

210 
ut32_t
 
su
;

212 
__ASM
 vީ("usub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

213 (
su
);

214 
	}
}

216 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UQSUB8
(
ut32_t
 
1
, ut32_
2
)

218 
ut32_t
 
su
;

220 
__ASM
 vީ("uqsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

221 (
su
);

222 
	}
}

224 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UHSUB8
(
ut32_t
 
1
, ut32_
2
)

226 
ut32_t
 
su
;

228 
__ASM
 vީ("uhsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

229 (
su
);

230 
	}
}

233 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SADD16
(
ut32_t
 
1
, ut32_
2
)

235 
ut32_t
 
su
;

237 
__ASM
 vީ("dd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

238 (
su
);

239 
	}
}

241 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__QADD16
(
ut32_t
 
1
, ut32_
2
)

243 
ut32_t
 
su
;

245 
__ASM
 vީ("qadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

246 (
su
);

247 
	}
}

249 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SHADD16
(
ut32_t
 
1
, ut32_
2
)

251 
ut32_t
 
su
;

253 
__ASM
 vީ("shadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

254 (
su
);

255 
	}
}

257 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UADD16
(
ut32_t
 
1
, ut32_
2
)

259 
ut32_t
 
su
;

261 
__ASM
 vީ("uadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

262 (
su
);

263 
	}
}

265 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UQADD16
(
ut32_t
 
1
, ut32_
2
)

267 
ut32_t
 
su
;

269 
__ASM
 vީ("uqadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

270 (
su
);

271 
	}
}

273 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UHADD16
(
ut32_t
 
1
, ut32_
2
)

275 
ut32_t
 
su
;

277 
__ASM
 vީ("uhadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

278 (
su
);

279 
	}
}

281 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SSUB16
(
ut32_t
 
1
, ut32_
2
)

283 
ut32_t
 
su
;

285 
__ASM
 vީ("ssub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

286 (
su
);

287 
	}
}

289 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__QSUB16
(
ut32_t
 
1
, ut32_
2
)

291 
ut32_t
 
su
;

293 
__ASM
 vީ("qsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

294 (
su
);

295 
	}
}

297 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SHSUB16
(
ut32_t
 
1
, ut32_
2
)

299 
ut32_t
 
su
;

301 
__ASM
 vީ("shsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

302 (
su
);

303 
	}
}

305 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__USUB16
(
ut32_t
 
1
, ut32_
2
)

307 
ut32_t
 
su
;

309 
__ASM
 vީ("usub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

310 (
su
);

311 
	}
}

313 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UQSUB16
(
ut32_t
 
1
, ut32_
2
)

315 
ut32_t
 
su
;

317 
__ASM
 vީ("uqsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

318 (
su
);

319 
	}
}

321 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UHSUB16
(
ut32_t
 
1
, ut32_
2
)

323 
ut32_t
 
su
;

325 
__ASM
 vީ("uhsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

326 (
su
);

327 
	}
}

329 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SASX
(
ut32_t
 
1
, ut32_
2
)

331 
ut32_t
 
su
;

333 
__ASM
 vީ("sx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

334 (
su
);

335 
	}
}

337 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__QASX
(
ut32_t
 
1
, ut32_
2
)

339 
ut32_t
 
su
;

341 
__ASM
 vީ("qasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

342 (
su
);

343 
	}
}

345 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SHASX
(
ut32_t
 
1
, ut32_
2
)

347 
ut32_t
 
su
;

349 
__ASM
 vީ("shasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

350 (
su
);

351 
	}
}

353 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UASX
(
ut32_t
 
1
, ut32_
2
)

355 
ut32_t
 
su
;

357 
__ASM
 vީ("uasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

358 (
su
);

359 
	}
}

361 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UQASX
(
ut32_t
 
1
, ut32_
2
)

363 
ut32_t
 
su
;

365 
__ASM
 vީ("uqasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

366 (
su
);

367 
	}
}

369 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UHASX
(
ut32_t
 
1
, ut32_
2
)

371 
ut32_t
 
su
;

373 
__ASM
 vީ("uhasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

374 (
su
);

375 
	}
}

377 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SSAX
(
ut32_t
 
1
, ut32_
2
)

379 
ut32_t
 
su
;

381 
__ASM
 vީ("sx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

382 (
su
);

383 
	}
}

385 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__QSAX
(
ut32_t
 
1
, ut32_
2
)

387 
ut32_t
 
su
;

389 
__ASM
 vީ("qx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

390 (
su
);

391 
	}
}

393 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SHSAX
(
ut32_t
 
1
, ut32_
2
)

395 
ut32_t
 
su
;

397 
__ASM
 vީ("shx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

398 (
su
);

399 
	}
}

401 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__USAX
(
ut32_t
 
1
, ut32_
2
)

403 
ut32_t
 
su
;

405 
__ASM
 vީ("ux %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

406 (
su
);

407 
	}
}

409 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UQSAX
(
ut32_t
 
1
, ut32_
2
)

411 
ut32_t
 
su
;

413 
__ASM
 vީ("uqx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

414 (
su
);

415 
	}
}

417 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UHSAX
(
ut32_t
 
1
, ut32_
2
)

419 
ut32_t
 
su
;

421 
__ASM
 vީ("uhx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

422 (
su
);

423 
	}
}

425 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__USAD8
(
ut32_t
 
1
, ut32_
2
)

427 
ut32_t
 
su
;

429 
__ASM
 vީ("ud8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

430 (
su
);

431 
	}
}

433 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__USADA8
(
ut32_t
 
1
, ut32_
2
, ut32_
3
)

435 
ut32_t
 
su
;

437 
__ASM
 vީ("uda8 %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

438 (
su
);

439 
	}
}

441 
	#__SSAT16
(
ARG1
,
ARG2
) \

443 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

444 
	`__ASM
 ("st16 %0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

445 
__RES
; \

446 })

	)

448 
	#__USAT16
(
ARG1
,
ARG2
) \

450 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

451 
	`__ASM
 ("ut16 %0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

452 
__RES
; \

453 })

	)

455 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UXTB16
(
ut32_t
 
1
)

457 
ut32_t
 
su
;

459 
__ASM
 vީ("uxtb16 %0, %1" : "" (
su
: "r" (
1
));

460 (
su
);

461 
	}
}

463 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__UXTAB16
(
ut32_t
 
1
, ut32_
2
)

465 
ut32_t
 
su
;

467 
__ASM
 vީ("uxb16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

468 (
su
);

469 
	}
}

471 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SXTB16
(
ut32_t
 
1
)

473 
ut32_t
 
su
;

475 
__ASM
 vީ("sxtb16 %0, %1" : "" (
su
: "r" (
1
));

476 (
su
);

477 
	}
}

479 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SXTAB16
(
ut32_t
 
1
, ut32_
2
)

481 
ut32_t
 
su
;

483 
__ASM
 vީ("sxb16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

484 (
su
);

485 
	}
}

487 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SMUAD
 (
ut32_t
 
1
, ut32_
2
)

489 
ut32_t
 
su
;

491 
__ASM
 vީ("smuad %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

492 (
su
);

493 
	}
}

495 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SMUADX
 (
ut32_t
 
1
, ut32_
2
)

497 
ut32_t
 
su
;

499 
__ASM
 vީ("smuadx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

500 (
su
);

501 
	}
}

503 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SMLAD
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

505 
ut32_t
 
su
;

507 
__ASM
 vީ("smd %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

508 (
su
);

509 
	}
}

511 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SMLADX
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

513 
ut32_t
 
su
;

515 
__ASM
 vީ("smdx %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

516 (
su
);

517 
	}
}

519 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut64_t
 
	$__SMLALD
 (
ut32_t
 
1
, ut32_
2
, 
ut64_t
 
acc
)

521 
	uλg_u
{

522 
ut32_t
 
w32
[2];

523 
ut64_t
 
w64
;

524 } 
r
;

525 
r
.
w64
 = 
acc
;

527 #ide
__ARMEB__


528 
__ASM
 vީ("smld %0, %1, %2, %3" : "" (
r
.
w32
[0]), "" (r.w32[1]): "r" (
1
), "r" (
2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

530 
__ASM
 vީ("smld %0, %1, %2, %3" : "" (
r
.
w32
[1]), "" (r.w32[0]): "r" (
1
), "r" (
2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

533 (
r
.
w64
);

534 
	}
}

536 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut64_t
 
	$__SMLALDX
 (
ut32_t
 
1
, ut32_
2
, 
ut64_t
 
acc
)

538 
	uλg_u
{

539 
ut32_t
 
w32
[2];

540 
ut64_t
 
w64
;

541 } 
r
;

542 
r
.
w64
 = 
acc
;

544 #ide
__ARMEB__


545 
__ASM
 vީ("smldx %0, %1, %2, %3" : "" (
r
.
w32
[0]), "" (r.w32[1]): "r" (
1
), "r" (
2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

547 
__ASM
 vީ("smldx %0, %1, %2, %3" : "" (
r
.
w32
[1]), "" (r.w32[0]): "r" (
1
), "r" (
2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

550 (
r
.
w64
);

551 
	}
}

553 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SMUSD
 (
ut32_t
 
1
, ut32_
2
)

555 
ut32_t
 
su
;

557 
__ASM
 vީ("smusd %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

558 (
su
);

559 
	}
}

561 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SMUSDX
 (
ut32_t
 
1
, ut32_
2
)

563 
ut32_t
 
su
;

565 
__ASM
 vީ("smusdx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

566 (
su
);

567 
	}
}

569 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SMLSD
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

571 
ut32_t
 
su
;

573 
__ASM
 vީ("smlsd %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

574 (
su
);

575 
	}
}

577 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SMLSDX
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

579 
ut32_t
 
su
;

581 
__ASM
 vީ("smlsdx %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

582 (
su
);

583 
	}
}

585 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut64_t
 
	$__SMLSLD
 (
ut32_t
 
1
, ut32_
2
, 
ut64_t
 
acc
)

587 
	uλg_u
{

588 
ut32_t
 
w32
[2];

589 
ut64_t
 
w64
;

590 } 
r
;

591 
r
.
w64
 = 
acc
;

593 #ide
__ARMEB__


594 
__ASM
 vީ("smld %0, %1, %2, %3" : "" (
r
.
w32
[0]), "" (r.w32[1]): "r" (
1
), "r" (
2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

596 
__ASM
 vީ("smld %0, %1, %2, %3" : "" (
r
.
w32
[1]), "" (r.w32[0]): "r" (
1
), "r" (
2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

599 (
r
.
w64
);

600 
	}
}

602 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut64_t
 
	$__SMLSLDX
 (
ut32_t
 
1
, ut32_
2
, 
ut64_t
 
acc
)

604 
	uλg_u
{

605 
ut32_t
 
w32
[2];

606 
ut64_t
 
w64
;

607 } 
r
;

608 
r
.
w64
 = 
acc
;

610 #ide
__ARMEB__


611 
__ASM
 vީ("smldx %0, %1, %2, %3" : "" (
r
.
w32
[0]), "" (r.w32[1]): "r" (
1
), "r" (
2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

613 
__ASM
 vީ("smldx %0, %1, %2, %3" : "" (
r
.
w32
[1]), "" (r.w32[0]): "r" (
1
), "r" (
2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

616 (
r
.
w64
);

617 
	}
}

619 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SEL
 (
ut32_t
 
1
, ut32_
2
)

621 
ut32_t
 
su
;

623 
__ASM
 vީ("%0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

624 (
su
);

625 
	}
}

627 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__QADD
(
ut32_t
 
1
, ut32_
2
)

629 
ut32_t
 
su
;

631 
__ASM
 vީ("qadd %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

632 (
su
);

633 
	}
}

635 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__QSUB
(
ut32_t
 
1
, ut32_
2
)

637 
ut32_t
 
su
;

639 
__ASM
 vީ("qsub %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

640 (
su
);

641 
	}
}

643 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
) \

645 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

646 
	`__ASM
 ("pkhb%0, %1, %2, %3" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

647 
__RES
; \

648 })

	)

650 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
) \

652 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

653 i(
ARG3
 == 0) \

654 
	`__ASM
 ("pkhtb %0, %1, %2" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
) ); \

656 
	`__ASM
 ("pkhtb %0, %1, %2, %3" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

657 
__RES
; \

658 })

	)

660 
__ibu__

ways_le
 ) ) 
__STATIC_INLINE
 
ut32_t
 
	$__SMMLA
 (
t32_t
 
1
, i32_
2
, i32_
3
)

662 
t32_t
 
su
;

664 
__ASM
 vީ("smm %0, %1, %2, %3" : "" (
su
): "r" (
1
), "r" (
2
), "r" (
3
) );

665 (
su
);

666 
	}
}

669 #i
defed
 ( 
__ICCARM__
 )

671 
	~<cmsis_r.h
>

674 #i
defed
 ( 
__TMS470__
 )

676 
	~<cmsis_ccs.h
>

679 #i
defed
 ( 
__TASKING__
 )

684 #i
defed
 ( 
__CSMC__
 )

686 
	~<cmsis_csm.h
>

693 #ifde
__lulus


	@src/lib/CMSIS/CM4/CoreSupport/core_sc000.h

38 #i
defed
 ( 
__ICCARM__
 )

39 #agm
syem_ude


42 #ide
__CORE_SC000_H_GENERIC


43 
	#__CORE_SC000_H_GENERIC


	)

45 #ifde
__lulus


71 
	#__SC000_CMSIS_VERSION_MAIN
 (0x04

	)

72 
	#__SC000_CMSIS_VERSION_SUB
 (0x00

	)

73 
	#__SC000_CMSIS_VERSION
 ((
__SC000_CMSIS_VERSION_MAIN
 << 16) | \

74 
__SC000_CMSIS_VERSION_SUB
 )

	)

76 
	#__CORTEX_SC
 (000

	)

79 #i 
defed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__le


	)

82 
	#__STATIC_INLINE
 
__le


	)

84 #i
defed
 ( 
__GNUC__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
le


	)

87 
	#__STATIC_INLINE
 
le


	)

89 #i
defed
 ( 
__ICCARM__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
le


	)

92 
	#__STATIC_INLINE
 
le


	)

94 #i
defed
 ( 
__TMS470__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__STATIC_INLINE
 
le


	)

98 #i
defed
 ( 
__TASKING__
 )

99 
	#__ASM
 
__asm


	)

100 
	#__INLINE
 
le


	)

101 
	#__STATIC_INLINE
 
le


	)

103 #i
defed
 ( 
__CSMC__
 )

104 
	#__cked


	)

105 
	#__ASM
 
_asm


	)

106 
	#__INLINE
 
le


	)

107 
	#__STATIC_INLINE
 
le


	)

114 
	#__FPU_USED
 0

	)

116 #i
defed
 ( 
__CC_ARM
 )

117 #i
defed
 
__TARGET_FPU_VFP


121 #i
defed
 ( 
__GNUC__
 )

122 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

126 #i
defed
 ( 
__ICCARM__
 )

127 #i
defed
 
__ARMVFP__


131 #i
defed
 ( 
__TMS470__
 )

132 #i
defed
 
__TI__VFP_SUPPORT____


136 #i
defed
 ( 
__TASKING__
 )

137 #i
defed
 
__FPU_VFP__


141 #i
defed
 ( 
__CSMC__
 )

142 #i
__CSMC__
 & 0x400)

147 
	~<dt.h
>

148 
	~<ce_cmInr.h
>

149 
	~<ce_cmFunc.h
>

151 #ifde
__lulus


157 #ide
__CMSIS_GENERIC


159 #ide
__CORE_SC000_H_DEPENDANT


160 
	#__CORE_SC000_H_DEPENDANT


	)

162 #ifde
__lulus


167 #i
defed
 
__CHECK_DEVICE_DEFINES


168 #ide
__SC000_REV


169 
	#__SC000_REV
 0x0000

	)

173 #ide
__MPU_PRESENT


174 
	#__MPU_PRESENT
 0

	)

178 #ide
__NVIC_PRIO_BITS


179 
	#__NVIC_PRIO_BITS
 2

	)

183 #ide
__Vd_SysTickCfig


184 
	#__Vd_SysTickCfig
 0

	)

197 #ifde
__lulus


198 
	#__I
 vީ

	)

200 
	#__I
 vީcڡ

	)

202 
	#__O
 vީ

	)

203 
	#__IO
 vީ

	)

234 
ut32_t
 
_rved0
:28;

235 
ut32_t
 
V
:1;

236 
ut32_t
 
C
:1;

237 
ut32_t
 
Z
:1;

238 
ut32_t
 
N
:1;

239 } 
b
;

240 
ut32_t
 
w
;

241 } 
	tAPSR_Ty
;

244 
	#APSR_N_Pos
 31

	)

245 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos


	)

247 
	#APSR_Z_Pos
 30

	)

248 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos


	)

250 
	#APSR_C_Pos
 29

	)

251 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos


	)

253 
	#APSR_V_Pos
 28

	)

254 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos


	)

263 
ut32_t
 
ISR
:9;

264 
ut32_t
 
_rved0
:23;

265 } 
b
;

266 
ut32_t
 
w
;

267 } 
	tIPSR_Ty
;

270 
	#IPSR_ISR_Pos
 0

	)

271 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

280 
ut32_t
 
ISR
:9;

281 
ut32_t
 
_rved0
:15;

282 
ut32_t
 
T
:1;

283 
ut32_t
 
_rved1
:3;

284 
ut32_t
 
V
:1;

285 
ut32_t
 
C
:1;

286 
ut32_t
 
Z
:1;

287 
ut32_t
 
N
:1;

288 } 
b
;

289 
ut32_t
 
w
;

290 } 
	txPSR_Ty
;

293 
	#xPSR_N_Pos
 31

	)

294 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos


	)

296 
	#xPSR_Z_Pos
 30

	)

297 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos


	)

299 
	#xPSR_C_Pos
 29

	)

300 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos


	)

302 
	#xPSR_V_Pos
 28

	)

303 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos


	)

305 
	#xPSR_T_Pos
 24

	)

306 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos


	)

308 
	#xPSR_ISR_Pos
 0

	)

309 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

318 
ut32_t
 
_rved0
:1;

319 
ut32_t
 
SPSEL
:1;

320 
ut32_t
 
_rved1
:30;

321 } 
b
;

322 
ut32_t
 
w
;

323 } 
	tCONTROL_Ty
;

326 
	#CONTROL_SPSEL_Pos
 1

	)

327 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos


	)

342 
__IO
 
ut32_t
 
ISER
[1];

343 
ut32_t
 
RESERVED0
[31];

344 
__IO
 
ut32_t
 
ICER
[1];

345 
ut32_t
 
RSERVED1
[31];

346 
__IO
 
ut32_t
 
ISPR
[1];

347 
ut32_t
 
RESERVED2
[31];

348 
__IO
 
ut32_t
 
ICPR
[1];

349 
ut32_t
 
RESERVED3
[31];

350 
ut32_t
 
RESERVED4
[64];

351 
__IO
 
ut32_t
 
IP
[8];

352 } 
	tNVIC_Ty
;

367 
__I
 
ut32_t
 
CPUID
;

368 
__IO
 
ut32_t
 
ICSR
;

369 
__IO
 
ut32_t
 
VTOR
;

370 
__IO
 
ut32_t
 
AIRCR
;

371 
__IO
 
ut32_t
 
SCR
;

372 
__IO
 
ut32_t
 
CCR
;

373 
ut32_t
 
RESERVED0
[1];

374 
__IO
 
ut32_t
 
SHP
[2];

375 
__IO
 
ut32_t
 
SHCSR
;

376 
ut32_t
 
RESERVED1
[154];

377 
__IO
 
ut32_t
 
SFCR
;

378 } 
	tSCB_Ty
;

381 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

382 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

384 
	#SCB_CPUID_VARIANT_Pos
 20

	)

385 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

387 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

388 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

390 
	#SCB_CPUID_PARTNO_Pos
 4

	)

391 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

393 
	#SCB_CPUID_REVISION_Pos
 0

	)

394 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

397 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

398 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

400 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

401 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

403 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

404 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

406 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

407 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

409 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

410 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

412 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

413 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

415 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

416 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

418 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

419 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

421 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

422 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

425 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

426 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

429 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

430 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

432 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

433 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

435 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

436 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

438 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

439 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

441 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

442 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

445 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

446 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

448 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

449 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

451 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

452 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

455 
	#SCB_CCR_STKALIGN_Pos
 9

	)

456 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

458 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

459 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

462 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

463 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

478 
ut32_t
 
RESERVED0
[2];

479 
__IO
 
ut32_t
 
ACTLR
;

480 } 
	tSCnSCB_Ty
;

483 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

484 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

499 
__IO
 
ut32_t
 
CTRL
;

500 
__IO
 
ut32_t
 
LOAD
;

501 
__IO
 
ut32_t
 
VAL
;

502 
__I
 
ut32_t
 
CALIB
;

503 } 
	tSysTick_Ty
;

506 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

507 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

509 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

510 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

512 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

513 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

515 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

516 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

519 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

520 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

523 
	#SysTick_VAL_CURRENT_Pos
 0

	)

524 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

527 
	#SysTick_CALIB_NOREF_Pos
 31

	)

528 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

530 
	#SysTick_CALIB_SKEW_Pos
 30

	)

531 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

533 
	#SysTick_CALIB_TENMS_Pos
 0

	)

534 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

538 #i(
__MPU_PRESENT
 == 1)

549 
__I
 
ut32_t
 
TYPE
;

550 
__IO
 
ut32_t
 
CTRL
;

551 
__IO
 
ut32_t
 
RNR
;

552 
__IO
 
ut32_t
 
RBAR
;

553 
__IO
 
ut32_t
 
RASR
;

554 } 
	tMPU_Ty
;

557 
	#MPU_TYPE_IREGION_Pos
 16

	)

558 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos


	)

560 
	#MPU_TYPE_DREGION_Pos
 8

	)

561 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos


	)

563 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

564 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

567 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

568 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos


	)

570 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

571 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos


	)

573 
	#MPU_CTRL_ENABLE_Pos
 0

	)

574 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

577 
	#MPU_RNR_REGION_Pos
 0

	)

578 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

581 
	#MPU_RBAR_ADDR_Pos
 8

	)

582 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos


	)

584 
	#MPU_RBAR_VALID_Pos
 4

	)

585 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos


	)

587 
	#MPU_RBAR_REGION_Pos
 0

	)

588 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

591 
	#MPU_RASR_ATTRS_Pos
 16

	)

592 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos


	)

594 
	#MPU_RASR_XN_Pos
 28

	)

595 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos


	)

597 
	#MPU_RASR_AP_Pos
 24

	)

598 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos


	)

600 
	#MPU_RASR_TEX_Pos
 19

	)

601 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos


	)

603 
	#MPU_RASR_S_Pos
 18

	)

604 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos


	)

606 
	#MPU_RASR_C_Pos
 17

	)

607 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos


	)

609 
	#MPU_RASR_B_Pos
 16

	)

610 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos


	)

612 
	#MPU_RASR_SRD_Pos
 8

	)

613 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos


	)

615 
	#MPU_RASR_SIZE_Pos
 1

	)

616 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos


	)

618 
	#MPU_RASR_ENABLE_Pos
 0

	)

619 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

642 
	#SCS_BASE
 (0xE000E000UL

	)

643 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

644 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

645 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

647 
	#SCnSCB
 ((
SCnSCB_Ty
 *
SCS_BASE
 )

	)

648 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

649 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

650 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

652 #i(
__MPU_PRESENT
 == 1)

653 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90UL

	)

654 
	#MPU
 ((
MPU_Ty
 *
MPU_BASE
 )

	)

682 
	#_BIT_SHIFT
(
IRQn
((((
ut32_t
)(
t32_t
)(IRQn)& 0x03UL* 8UL)

	)

683 
	#_SHP_IDX
(
IRQn
(((((
ut32_t
)(
t32_t
)(IRQn)& 0x0FUL)-8UL>> 2UL)

	)

684 
	#_IP_IDX
(
IRQn
(((
ut32_t
)(
t32_t
)(IRQn)>> 2UL)

	)

693 
__STATIC_INLINE
 
NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

695 
NVIC
->
ISER
[0] = (
ut32_t
)(1UL << (((ut32_t)(
t32_t
)
IRQn
) & 0x1FUL));

705 
__STATIC_INLINE
 
NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

707 
NVIC
->
ICER
[0] = (
ut32_t
)(1UL << (((ut32_t)(
t32_t
)
IRQn
) & 0x1FUL));

721 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

723 ((
ut32_t
)(((
NVIC
->
ISPR
[0] & (1UL << (((ut32_t)(
t32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

733 
__STATIC_INLINE
 
NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

735 
NVIC
->
ISPR
[0] = (
ut32_t
)(1UL << (((ut32_t)(
t32_t
)
IRQn
) & 0x1FUL));

745 
__STATIC_INLINE
 
NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

747 
NVIC
->
ICPR
[0] = (
ut32_t
)(1UL << (((ut32_t)(
t32_t
)
IRQn
) & 0x1FUL));

760 
__STATIC_INLINE
 
NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

762 if((
t32_t
)(
IRQn
) < 0) {

763 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ut32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

764 (((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)& (
ut32_t
)0xFFUL<< 
_BIT_SHIFT
(
IRQn
)));

767 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ut32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

768 (((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)& (
ut32_t
)0xFFUL<< 
_BIT_SHIFT
(
IRQn
)));

784 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

787 if((
t32_t
)(
IRQn
) < 0) {

788 ((
ut32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQn& (ut32_t)0xFFUL>> (8 - 
__NVIC_PRIO_BITS
)));

791 ((
ut32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQn& (ut32_t)0xFFUL>> (8 - 
__NVIC_PRIO_BITS
)));

800 
__STATIC_INLINE
 
NVIC_SyemRet
()

802 
__DSB
();

804 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

805 
SCB_AIRCR_SYSRESETREQ_Msk
);

806 
__DSB
();

807 1{ 
__NOP
(); }

821 #i(
__Vd_SysTickCfig
 == 0)

838 
__STATIC_INLINE
 
ut32_t
 
SysTick_Cfig
(ut32_
ticks
)

840 i((
ticks
 - 1UL> 
SysTick_LOAD_RELOAD_Msk
) { (1UL);}

842 
SysTick
->
LOAD
 = (
ut32_t
)(
ticks
 - 1UL);

843 
NVIC_SPriܙy
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

844 
SysTick
->
VAL
 = 0UL;

845 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

846 
SysTick_CTRL_TICKINT_Msk
 |

847 
SysTick_CTRL_ENABLE_Msk
;

858 #ifde
__lulus


	@src/lib/CMSIS/CM4/CoreSupport/core_sc300.h

38 #i
defed
 ( 
__ICCARM__
 )

39 #agm
syem_ude


42 #ide
__CORE_SC300_H_GENERIC


43 
	#__CORE_SC300_H_GENERIC


	)

45 #ifde
__lulus


71 
	#__SC300_CMSIS_VERSION_MAIN
 (0x04

	)

72 
	#__SC300_CMSIS_VERSION_SUB
 (0x00

	)

73 
	#__SC300_CMSIS_VERSION
 ((
__SC300_CMSIS_VERSION_MAIN
 << 16) | \

74 
__SC300_CMSIS_VERSION_SUB
 )

	)

76 
	#__CORTEX_SC
 (300

	)

79 #i 
defed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__le


	)

82 
	#__STATIC_INLINE
 
__le


	)

84 #i
defed
 ( 
__GNUC__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
le


	)

87 
	#__STATIC_INLINE
 
le


	)

89 #i
defed
 ( 
__ICCARM__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
le


	)

92 
	#__STATIC_INLINE
 
le


	)

94 #i
defed
 ( 
__TMS470__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__STATIC_INLINE
 
le


	)

98 #i
defed
 ( 
__TASKING__
 )

99 
	#__ASM
 
__asm


	)

100 
	#__INLINE
 
le


	)

101 
	#__STATIC_INLINE
 
le


	)

103 #i
defed
 ( 
__CSMC__
 )

104 
	#__cked


	)

105 
	#__ASM
 
_asm


	)

106 
	#__INLINE
 
le


	)

107 
	#__STATIC_INLINE
 
le


	)

114 
	#__FPU_USED
 0

	)

116 #i
defed
 ( 
__CC_ARM
 )

117 #i
defed
 
__TARGET_FPU_VFP


121 #i
defed
 ( 
__GNUC__
 )

122 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

126 #i
defed
 ( 
__ICCARM__
 )

127 #i
defed
 
__ARMVFP__


131 #i
defed
 ( 
__TMS470__
 )

132 #i
defed
 
__TI__VFP_SUPPORT____


136 #i
defed
 ( 
__TASKING__
 )

137 #i
defed
 
__FPU_VFP__


141 #i
defed
 ( 
__CSMC__
 )

142 #i
__CSMC__
 & 0x400)

147 
	~<dt.h
>

148 
	~<ce_cmInr.h
>

149 
	~<ce_cmFunc.h
>

151 #ifde
__lulus


157 #ide
__CMSIS_GENERIC


159 #ide
__CORE_SC300_H_DEPENDANT


160 
	#__CORE_SC300_H_DEPENDANT


	)

162 #ifde
__lulus


167 #i
defed
 
__CHECK_DEVICE_DEFINES


168 #ide
__SC300_REV


169 
	#__SC300_REV
 0x0000

	)

173 #ide
__MPU_PRESENT


174 
	#__MPU_PRESENT
 0

	)

178 #ide
__NVIC_PRIO_BITS


179 
	#__NVIC_PRIO_BITS
 4

	)

183 #ide
__Vd_SysTickCfig


184 
	#__Vd_SysTickCfig
 0

	)

197 #ifde
__lulus


198 
	#__I
 vީ

	)

200 
	#__I
 vީcڡ

	)

202 
	#__O
 vީ

	)

203 
	#__IO
 vީ

	)

235 
ut32_t
 
_rved0
:27;

236 
ut32_t
 
Q
:1;

237 
ut32_t
 
V
:1;

238 
ut32_t
 
C
:1;

239 
ut32_t
 
Z
:1;

240 
ut32_t
 
N
:1;

241 } 
b
;

242 
ut32_t
 
w
;

243 } 
	tAPSR_Ty
;

246 
	#APSR_N_Pos
 31

	)

247 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos


	)

249 
	#APSR_Z_Pos
 30

	)

250 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos


	)

252 
	#APSR_C_Pos
 29

	)

253 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos


	)

255 
	#APSR_V_Pos
 28

	)

256 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos


	)

258 
	#APSR_Q_Pos
 27

	)

259 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos


	)

268 
ut32_t
 
ISR
:9;

269 
ut32_t
 
_rved0
:23;

270 } 
b
;

271 
ut32_t
 
w
;

272 } 
	tIPSR_Ty
;

275 
	#IPSR_ISR_Pos
 0

	)

276 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

285 
ut32_t
 
ISR
:9;

286 
ut32_t
 
_rved0
:15;

287 
ut32_t
 
T
:1;

288 
ut32_t
 
IT
:2;

289 
ut32_t
 
Q
:1;

290 
ut32_t
 
V
:1;

291 
ut32_t
 
C
:1;

292 
ut32_t
 
Z
:1;

293 
ut32_t
 
N
:1;

294 } 
b
;

295 
ut32_t
 
w
;

296 } 
	txPSR_Ty
;

299 
	#xPSR_N_Pos
 31

	)

300 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos


	)

302 
	#xPSR_Z_Pos
 30

	)

303 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos


	)

305 
	#xPSR_C_Pos
 29

	)

306 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos


	)

308 
	#xPSR_V_Pos
 28

	)

309 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos


	)

311 
	#xPSR_Q_Pos
 27

	)

312 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos


	)

314 
	#xPSR_IT_Pos
 25

	)

315 
	#xPSR_IT_Msk
 (3UL << 
xPSR_IT_Pos


	)

317 
	#xPSR_T_Pos
 24

	)

318 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos


	)

320 
	#xPSR_ISR_Pos
 0

	)

321 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

330 
ut32_t
 
nPRIV
:1;

331 
ut32_t
 
SPSEL
:1;

332 
ut32_t
 
_rved1
:30;

333 } 
b
;

334 
ut32_t
 
w
;

335 } 
	tCONTROL_Ty
;

338 
	#CONTROL_SPSEL_Pos
 1

	)

339 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos


	)

341 
	#CONTROL_nPRIV_Pos
 0

	)

342 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

357 
__IO
 
ut32_t
 
ISER
[8];

358 
ut32_t
 
RESERVED0
[24];

359 
__IO
 
ut32_t
 
ICER
[8];

360 
ut32_t
 
RSERVED1
[24];

361 
__IO
 
ut32_t
 
ISPR
[8];

362 
ut32_t
 
RESERVED2
[24];

363 
__IO
 
ut32_t
 
ICPR
[8];

364 
ut32_t
 
RESERVED3
[24];

365 
__IO
 
ut32_t
 
IABR
[8];

366 
ut32_t
 
RESERVED4
[56];

367 
__IO
 
ut8_t
 
IP
[240];

368 
ut32_t
 
RESERVED5
[644];

369 
__O
 
ut32_t
 
STIR
;

370 } 
	tNVIC_Ty
;

373 
	#NVIC_STIR_INTID_Pos
 0

	)

374 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

389 
__I
 
ut32_t
 
CPUID
;

390 
__IO
 
ut32_t
 
ICSR
;

391 
__IO
 
ut32_t
 
VTOR
;

392 
__IO
 
ut32_t
 
AIRCR
;

393 
__IO
 
ut32_t
 
SCR
;

394 
__IO
 
ut32_t
 
CCR
;

395 
__IO
 
ut8_t
 
SHP
[12];

396 
__IO
 
ut32_t
 
SHCSR
;

397 
__IO
 
ut32_t
 
CFSR
;

398 
__IO
 
ut32_t
 
HFSR
;

399 
__IO
 
ut32_t
 
DFSR
;

400 
__IO
 
ut32_t
 
MMFAR
;

401 
__IO
 
ut32_t
 
BFAR
;

402 
__IO
 
ut32_t
 
AFSR
;

403 
__I
 
ut32_t
 
PFR
[2];

404 
__I
 
ut32_t
 
DFR
;

405 
__I
 
ut32_t
 
ADR
;

406 
__I
 
ut32_t
 
MMFR
[4];

407 
__I
 
ut32_t
 
ISAR
[5];

408 
ut32_t
 
RESERVED0
[5];

409 
__IO
 
ut32_t
 
CPACR
;

410 
ut32_t
 
RESERVED1
[129];

411 
__IO
 
ut32_t
 
SFCR
;

412 } 
	tSCB_Ty
;

415 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

416 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

418 
	#SCB_CPUID_VARIANT_Pos
 20

	)

419 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

421 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

422 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

424 
	#SCB_CPUID_PARTNO_Pos
 4

	)

425 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

427 
	#SCB_CPUID_REVISION_Pos
 0

	)

428 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

431 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

432 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

434 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

435 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

437 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

438 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

440 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

441 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

443 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

444 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

446 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

447 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

449 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

450 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

452 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

453 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

455 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

456 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos


	)

458 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

459 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

462 
	#SCB_VTOR_TBLBASE_Pos
 29

	)

463 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos


	)

465 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

466 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

469 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

470 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

472 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

473 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

475 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

476 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

478 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

479 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos


	)

481 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

482 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

484 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

485 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

487 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

488 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

491 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

492 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

494 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

495 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

497 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

498 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

501 
	#SCB_CCR_STKALIGN_Pos
 9

	)

502 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

504 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

505 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos


	)

507 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

508 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos


	)

510 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

511 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

513 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

514 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos


	)

516 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

517 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

520 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

521 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos


	)

523 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

524 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos


	)

526 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

527 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos


	)

529 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

530 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

532 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

533 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos


	)

535 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

536 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos


	)

538 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

539 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos


	)

541 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

542 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos


	)

544 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

545 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos


	)

547 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

548 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos


	)

550 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

551 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos


	)

553 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

554 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos


	)

556 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

557 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos


	)

559 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

560 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

563 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

564 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos


	)

566 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

567 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos


	)

569 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

570 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

573 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

574 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos


	)

576 
	#SCB_HFSR_FORCED_Pos
 30

	)

577 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos


	)

579 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

580 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos


	)

583 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

584 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos


	)

586 
	#SCB_DFSR_VCATCH_Pos
 3

	)

587 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos


	)

589 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

590 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos


	)

592 
	#SCB_DFSR_BKPT_Pos
 1

	)

593 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos


	)

595 
	#SCB_DFSR_HALTED_Pos
 0

	)

596 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

611 
ut32_t
 
RESERVED0
[1];

612 
__I
 
ut32_t
 
ICTR
;

613 
ut32_t
 
RESERVED1
[1];

614 } 
	tSCnSCB_Ty
;

617 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

618 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

633 
__IO
 
ut32_t
 
CTRL
;

634 
__IO
 
ut32_t
 
LOAD
;

635 
__IO
 
ut32_t
 
VAL
;

636 
__I
 
ut32_t
 
CALIB
;

637 } 
	tSysTick_Ty
;

640 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

641 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

643 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

644 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

646 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

647 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

649 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

650 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

653 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

654 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

657 
	#SysTick_VAL_CURRENT_Pos
 0

	)

658 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

661 
	#SysTick_CALIB_NOREF_Pos
 31

	)

662 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

664 
	#SysTick_CALIB_SKEW_Pos
 30

	)

665 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

667 
	#SysTick_CALIB_TENMS_Pos
 0

	)

668 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

683 
__O
 union

685 
__O
 
ut8_t
 
u8
;

686 
__O
 
ut16_t
 
u16
;

687 
__O
 
ut32_t
 
u32
;

688 } 
PORT
 [32];

689 
ut32_t
 
RESERVED0
[864];

690 
__IO
 
ut32_t
 
TER
;

691 
ut32_t
 
RESERVED1
[15];

692 
__IO
 
ut32_t
 
TPR
;

693 
ut32_t
 
RESERVED2
[15];

694 
__IO
 
ut32_t
 
TCR
;

695 
ut32_t
 
RESERVED3
[29];

696 
__O
 
ut32_t
 
IWR
;

697 
__I
 
ut32_t
 
IRR
;

698 
__IO
 
ut32_t
 
IMCR
;

699 
ut32_t
 
RESERVED4
[43];

700 
__O
 
ut32_t
 
LAR
;

701 
__I
 
ut32_t
 
LSR
;

702 
ut32_t
 
RESERVED5
[6];

703 
__I
 
ut32_t
 
PID4
;

704 
__I
 
ut32_t
 
PID5
;

705 
__I
 
ut32_t
 
PID6
;

706 
__I
 
ut32_t
 
PID7
;

707 
__I
 
ut32_t
 
PID0
;

708 
__I
 
ut32_t
 
PID1
;

709 
__I
 
ut32_t
 
PID2
;

710 
__I
 
ut32_t
 
PID3
;

711 
__I
 
ut32_t
 
CID0
;

712 
__I
 
ut32_t
 
CID1
;

713 
__I
 
ut32_t
 
CID2
;

714 
__I
 
ut32_t
 
CID3
;

715 } 
	tITM_Ty
;

718 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

719 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL )

	)

722 
	#ITM_TCR_BUSY_Pos
 23

	)

723 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos


	)

725 
	#ITM_TCR_TBusID_Pos
 16

	)

726 
	#ITM_TCR_TBusID_Msk
 (0x7FUL << 
ITM_TCR_TBusID_Pos


	)

728 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

729 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos


	)

731 
	#ITM_TCR_TSPs_Pos
 8

	)

732 
	#ITM_TCR_TSPs_Msk
 (3UL << 
ITM_TCR_TSPs_Pos


	)

734 
	#ITM_TCR_SWOENA_Pos
 4

	)

735 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos


	)

737 
	#ITM_TCR_DWTENA_Pos
 3

	)

738 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos


	)

740 
	#ITM_TCR_SYNCENA_Pos
 2

	)

741 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos


	)

743 
	#ITM_TCR_TSENA_Pos
 1

	)

744 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos


	)

746 
	#ITM_TCR_ITMENA_Pos
 0

	)

747 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

750 
	#ITM_IWR_ATVALIDM_Pos
 0

	)

751 
	#ITM_IWR_ATVALIDM_Msk
 (1UL )

	)

754 
	#ITM_IRR_ATREADYM_Pos
 0

	)

755 
	#ITM_IRR_ATREADYM_Msk
 (1UL )

	)

758 
	#ITM_IMCR_INTEGRATION_Pos
 0

	)

759 
	#ITM_IMCR_INTEGRATION_Msk
 (1UL )

	)

762 
	#ITM_LSR_ByAcc_Pos
 2

	)

763 
	#ITM_LSR_ByAcc_Msk
 (1UL << 
ITM_LSR_ByAcc_Pos


	)

765 
	#ITM_LSR_Acss_Pos
 1

	)

766 
	#ITM_LSR_Acss_Msk
 (1UL << 
ITM_LSR_Acss_Pos


	)

768 
	#ITM_LSR_P_Pos
 0

	)

769 
	#ITM_LSR_P_Msk
 (1UL )

	)

784 
__IO
 
ut32_t
 
CTRL
;

785 
__IO
 
ut32_t
 
CYCCNT
;

786 
__IO
 
ut32_t
 
CPICNT
;

787 
__IO
 
ut32_t
 
EXCCNT
;

788 
__IO
 
ut32_t
 
SLEEPCNT
;

789 
__IO
 
ut32_t
 
LSUCNT
;

790 
__IO
 
ut32_t
 
FOLDCNT
;

791 
__I
 
ut32_t
 
PCSR
;

792 
__IO
 
ut32_t
 
COMP0
;

793 
__IO
 
ut32_t
 
MASK0
;

794 
__IO
 
ut32_t
 
FUNCTION0
;

795 
ut32_t
 
RESERVED0
[1];

796 
__IO
 
ut32_t
 
COMP1
;

797 
__IO
 
ut32_t
 
MASK1
;

798 
__IO
 
ut32_t
 
FUNCTION1
;

799 
ut32_t
 
RESERVED1
[1];

800 
__IO
 
ut32_t
 
COMP2
;

801 
__IO
 
ut32_t
 
MASK2
;

802 
__IO
 
ut32_t
 
FUNCTION2
;

803 
ut32_t
 
RESERVED2
[1];

804 
__IO
 
ut32_t
 
COMP3
;

805 
__IO
 
ut32_t
 
MASK3
;

806 
__IO
 
ut32_t
 
FUNCTION3
;

807 } 
	tDWT_Ty
;

810 
	#DWT_CTRL_NUMCOMP_Pos
 28

	)

811 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos


	)

813 
	#DWT_CTRL_NOTRCPKT_Pos
 27

	)

814 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos


	)

816 
	#DWT_CTRL_NOEXTTRIG_Pos
 26

	)

817 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos


	)

819 
	#DWT_CTRL_NOCYCCNT_Pos
 25

	)

820 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos


	)

822 
	#DWT_CTRL_NOPRFCNT_Pos
 24

	)

823 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos


	)

825 
	#DWT_CTRL_CYCEVTENA_Pos
 22

	)

826 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos


	)

828 
	#DWT_CTRL_FOLDEVTENA_Pos
 21

	)

829 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos


	)

831 
	#DWT_CTRL_LSUEVTENA_Pos
 20

	)

832 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos


	)

834 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19

	)

835 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos


	)

837 
	#DWT_CTRL_EXCEVTENA_Pos
 18

	)

838 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos


	)

840 
	#DWT_CTRL_CPIEVTENA_Pos
 17

	)

841 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos


	)

843 
	#DWT_CTRL_EXCTRCENA_Pos
 16

	)

844 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos


	)

846 
	#DWT_CTRL_PCSAMPLENA_Pos
 12

	)

847 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos


	)

849 
	#DWT_CTRL_SYNCTAP_Pos
 10

	)

850 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos


	)

852 
	#DWT_CTRL_CYCTAP_Pos
 9

	)

853 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos


	)

855 
	#DWT_CTRL_POSTINIT_Pos
 5

	)

856 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos


	)

858 
	#DWT_CTRL_POSTPRESET_Pos
 1

	)

859 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos


	)

861 
	#DWT_CTRL_CYCCNTENA_Pos
 0

	)

862 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

865 
	#DWT_CPICNT_CPICNT_Pos
 0

	)

866 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

869 
	#DWT_EXCCNT_EXCCNT_Pos
 0

	)

870 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

873 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0

	)

874 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

877 
	#DWT_LSUCNT_LSUCNT_Pos
 0

	)

878 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

881 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0

	)

882 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

885 
	#DWT_MASK_MASK_Pos
 0

	)

886 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

889 
	#DWT_FUNCTION_MATCHED_Pos
 24

	)

890 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos


	)

892 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16

	)

893 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos


	)

895 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12

	)

896 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos


	)

898 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10

	)

899 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos


	)

901 
	#DWT_FUNCTION_LNK1ENA_Pos
 9

	)

902 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos


	)

904 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8

	)

905 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos


	)

907 
	#DWT_FUNCTION_CYCMATCH_Pos
 7

	)

908 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos


	)

910 
	#DWT_FUNCTION_EMITRANGE_Pos
 5

	)

911 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos


	)

913 
	#DWT_FUNCTION_FUNCTION_Pos
 0

	)

914 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

929 
__IO
 
ut32_t
 
SSPSR
;

930 
__IO
 
ut32_t
 
CSPSR
;

931 
ut32_t
 
RESERVED0
[2];

932 
__IO
 
ut32_t
 
ACPR
;

933 
ut32_t
 
RESERVED1
[55];

934 
__IO
 
ut32_t
 
SPPR
;

935 
ut32_t
 
RESERVED2
[131];

936 
__I
 
ut32_t
 
FFSR
;

937 
__IO
 
ut32_t
 
FFCR
;

938 
__I
 
ut32_t
 
FSCR
;

939 
ut32_t
 
RESERVED3
[759];

940 
__I
 
ut32_t
 
TRIGGER
;

941 
__I
 
ut32_t
 
FIFO0
;

942 
__I
 
ut32_t
 
ITATBCTR2
;

943 
ut32_t
 
RESERVED4
[1];

944 
__I
 
ut32_t
 
ITATBCTR0
;

945 
__I
 
ut32_t
 
FIFO1
;

946 
__IO
 
ut32_t
 
ITCTRL
;

947 
ut32_t
 
RESERVED5
[39];

948 
__IO
 
ut32_t
 
CLAIMSET
;

949 
__IO
 
ut32_t
 
CLAIMCLR
;

950 
ut32_t
 
RESERVED7
[8];

951 
__I
 
ut32_t
 
DEVID
;

952 
__I
 
ut32_t
 
DEVTYPE
;

953 } 
	tTPI_Ty
;

956 
	#TPI_ACPR_PRESCALER_Pos
 0

	)

957 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

960 
	#TPI_SPPR_TXMODE_Pos
 0

	)

961 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

964 
	#TPI_FFSR_FtNSt_Pos
 3

	)

965 
	#TPI_FFSR_FtNSt_Msk
 (0x1UL << 
TPI_FFSR_FtNSt_Pos


	)

967 
	#TPI_FFSR_TCP_Pos
 2

	)

968 
	#TPI_FFSR_TCP_Msk
 (0x1UL << 
TPI_FFSR_TCP_Pos


	)

970 
	#TPI_FFSR_FtStݳd_Pos
 1

	)

971 
	#TPI_FFSR_FtStݳd_Msk
 (0x1UL << 
TPI_FFSR_FtStݳd_Pos


	)

973 
	#TPI_FFSR_FlInProg_Pos
 0

	)

974 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

977 
	#TPI_FFCR_TrigIn_Pos
 8

	)

978 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos


	)

980 
	#TPI_FFCR_EnFCt_Pos
 1

	)

981 
	#TPI_FFCR_EnFCt_Msk
 (0x1UL << 
TPI_FFCR_EnFCt_Pos


	)

984 
	#TPI_TRIGGER_TRIGGER_Pos
 0

	)

985 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

988 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29

	)

989 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos


	)

991 
	#TPI_FIFO0_ITM_bycou_Pos
 27

	)

992 
	#TPI_FIFO0_ITM_bycou_Msk
 (0x3UL << 
TPI_FIFO0_ITM_bycou_Pos


	)

994 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26

	)

995 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos


	)

997 
	#TPI_FIFO0_ETM_bycou_Pos
 24

	)

998 
	#TPI_FIFO0_ETM_bycou_Msk
 (0x3UL << 
TPI_FIFO0_ETM_bycou_Pos


	)

1000 
	#TPI_FIFO0_ETM2_Pos
 16

	)

1001 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos


	)

1003 
	#TPI_FIFO0_ETM1_Pos
 8

	)

1004 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos


	)

1006 
	#TPI_FIFO0_ETM0_Pos
 0

	)

1007 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1010 
	#TPI_ITATBCTR2_ATREADY_Pos
 0

	)

1011 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL )

	)

1014 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29

	)

1015 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos


	)

1017 
	#TPI_FIFO1_ITM_bycou_Pos
 27

	)

1018 
	#TPI_FIFO1_ITM_bycou_Msk
 (0x3UL << 
TPI_FIFO1_ITM_bycou_Pos


	)

1020 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26

	)

1021 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos


	)

1023 
	#TPI_FIFO1_ETM_bycou_Pos
 24

	)

1024 
	#TPI_FIFO1_ETM_bycou_Msk
 (0x3UL << 
TPI_FIFO1_ETM_bycou_Pos


	)

1026 
	#TPI_FIFO1_ITM2_Pos
 16

	)

1027 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos


	)

1029 
	#TPI_FIFO1_ITM1_Pos
 8

	)

1030 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos


	)

1032 
	#TPI_FIFO1_ITM0_Pos
 0

	)

1033 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1036 
	#TPI_ITATBCTR0_ATREADY_Pos
 0

	)

1037 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL )

	)

1040 
	#TPI_ITCTRL_Mode_Pos
 0

	)

1041 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL )

	)

1044 
	#TPI_DEVID_NRZVALID_Pos
 11

	)

1045 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos


	)

1047 
	#TPI_DEVID_MANCVALID_Pos
 10

	)

1048 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos


	)

1050 
	#TPI_DEVID_PTINVALID_Pos
 9

	)

1051 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos


	)

1053 
	#TPI_DEVID_MBufSz_Pos
 6

	)

1054 
	#TPI_DEVID_MBufSz_Msk
 (0x7UL << 
TPI_DEVID_MBufSz_Pos


	)

1056 
	#TPI_DEVID_AsynClkIn_Pos
 5

	)

1057 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos


	)

1059 
	#TPI_DEVID_NrTIut_Pos
 0

	)

1060 
	#TPI_DEVID_NrTIut_Msk
 (0x1FUL )

	)

1063 
	#TPI_DEVTYPE_MajTy_Pos
 4

	)

1064 
	#TPI_DEVTYPE_MajTy_Msk
 (0xFUL << 
TPI_DEVTYPE_MajTy_Pos


	)

1066 
	#TPI_DEVTYPE_SubTy_Pos
 0

	)

1067 
	#TPI_DEVTYPE_SubTy_Msk
 (0xFUL )

	)

1072 #i(
__MPU_PRESENT
 == 1)

1083 
__I
 
ut32_t
 
TYPE
;

1084 
__IO
 
ut32_t
 
CTRL
;

1085 
__IO
 
ut32_t
 
RNR
;

1086 
__IO
 
ut32_t
 
RBAR
;

1087 
__IO
 
ut32_t
 
RASR
;

1088 
__IO
 
ut32_t
 
RBAR_A1
;

1089 
__IO
 
ut32_t
 
RASR_A1
;

1090 
__IO
 
ut32_t
 
RBAR_A2
;

1091 
__IO
 
ut32_t
 
RASR_A2
;

1092 
__IO
 
ut32_t
 
RBAR_A3
;

1093 
__IO
 
ut32_t
 
RASR_A3
;

1094 } 
	tMPU_Ty
;

1097 
	#MPU_TYPE_IREGION_Pos
 16

	)

1098 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos


	)

1100 
	#MPU_TYPE_DREGION_Pos
 8

	)

1101 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos


	)

1103 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

1104 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1107 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

1108 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos


	)

1110 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

1111 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos


	)

1113 
	#MPU_CTRL_ENABLE_Pos
 0

	)

1114 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1117 
	#MPU_RNR_REGION_Pos
 0

	)

1118 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1121 
	#MPU_RBAR_ADDR_Pos
 5

	)

1122 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos


	)

1124 
	#MPU_RBAR_VALID_Pos
 4

	)

1125 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos


	)

1127 
	#MPU_RBAR_REGION_Pos
 0

	)

1128 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1131 
	#MPU_RASR_ATTRS_Pos
 16

	)

1132 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos


	)

1134 
	#MPU_RASR_XN_Pos
 28

	)

1135 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos


	)

1137 
	#MPU_RASR_AP_Pos
 24

	)

1138 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos


	)

1140 
	#MPU_RASR_TEX_Pos
 19

	)

1141 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos


	)

1143 
	#MPU_RASR_S_Pos
 18

	)

1144 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos


	)

1146 
	#MPU_RASR_C_Pos
 17

	)

1147 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos


	)

1149 
	#MPU_RASR_B_Pos
 16

	)

1150 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos


	)

1152 
	#MPU_RASR_SRD_Pos
 8

	)

1153 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos


	)

1155 
	#MPU_RASR_SIZE_Pos
 1

	)

1156 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos


	)

1158 
	#MPU_RASR_ENABLE_Pos
 0

	)

1159 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1175 
__IO
 
ut32_t
 
DHCSR
;

1176 
__O
 
ut32_t
 
DCRSR
;

1177 
__IO
 
ut32_t
 
DCRDR
;

1178 
__IO
 
ut32_t
 
DEMCR
;

1179 } 
	tCeDebug_Ty
;

1182 
	#CeDebug_DHCSR_DBGKEY_Pos
 16

	)

1183 
	#CeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CeDebug_DHCSR_DBGKEY_Pos


	)

1185 
	#CeDebug_DHCSR_S_RESET_ST_Pos
 25

	)

1186 
	#CeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RESET_ST_Pos


	)

1188 
	#CeDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

1189 
	#CeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RETIRE_ST_Pos


	)

1191 
	#CeDebug_DHCSR_S_LOCKUP_Pos
 19

	)

1192 
	#CeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CeDebug_DHCSR_S_LOCKUP_Pos


	)

1194 
	#CeDebug_DHCSR_S_SLEEP_Pos
 18

	)

1195 
	#CeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CeDebug_DHCSR_S_SLEEP_Pos


	)

1197 
	#CeDebug_DHCSR_S_HALT_Pos
 17

	)

1198 
	#CeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CeDebug_DHCSR_S_HALT_Pos


	)

1200 
	#CeDebug_DHCSR_S_REGRDY_Pos
 16

	)

1201 
	#CeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CeDebug_DHCSR_S_REGRDY_Pos


	)

1203 
	#CeDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

1204 
	#CeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CeDebug_DHCSR_C_SNAPSTALL_Pos


	)

1206 
	#CeDebug_DHCSR_C_MASKINTS_Pos
 3

	)

1207 
	#CeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CeDebug_DHCSR_C_MASKINTS_Pos


	)

1209 
	#CeDebug_DHCSR_C_STEP_Pos
 2

	)

1210 
	#CeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CeDebug_DHCSR_C_STEP_Pos


	)

1212 
	#CeDebug_DHCSR_C_HALT_Pos
 1

	)

1213 
	#CeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CeDebug_DHCSR_C_HALT_Pos


	)

1215 
	#CeDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

1216 
	#CeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1219 
	#CeDebug_DCRSR_REGWnR_Pos
 16

	)

1220 
	#CeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CeDebug_DCRSR_REGWnR_Pos


	)

1222 
	#CeDebug_DCRSR_REGSEL_Pos
 0

	)

1223 
	#CeDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1226 
	#CeDebug_DEMCR_TRCENA_Pos
 24

	)

1227 
	#CeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CeDebug_DEMCR_TRCENA_Pos


	)

1229 
	#CeDebug_DEMCR_MON_REQ_Pos
 19

	)

1230 
	#CeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CeDebug_DEMCR_MON_REQ_Pos


	)

1232 
	#CeDebug_DEMCR_MON_STEP_Pos
 18

	)

1233 
	#CeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CeDebug_DEMCR_MON_STEP_Pos


	)

1235 
	#CeDebug_DEMCR_MON_PEND_Pos
 17

	)

1236 
	#CeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CeDebug_DEMCR_MON_PEND_Pos


	)

1238 
	#CeDebug_DEMCR_MON_EN_Pos
 16

	)

1239 
	#CeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CeDebug_DEMCR_MON_EN_Pos


	)

1241 
	#CeDebug_DEMCR_VC_HARDERR_Pos
 10

	)

1242 
	#CeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_HARDERR_Pos


	)

1244 
	#CeDebug_DEMCR_VC_INTERR_Pos
 9

	)

1245 
	#CeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_INTERR_Pos


	)

1247 
	#CeDebug_DEMCR_VC_BUSERR_Pos
 8

	)

1248 
	#CeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_BUSERR_Pos


	)

1250 
	#CeDebug_DEMCR_VC_STATERR_Pos
 7

	)

1251 
	#CeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_STATERR_Pos


	)

1253 
	#CeDebug_DEMCR_VC_CHKERR_Pos
 6

	)

1254 
	#CeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_CHKERR_Pos


	)

1256 
	#CeDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

1257 
	#CeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_NOCPERR_Pos


	)

1259 
	#CeDebug_DEMCR_VC_MMERR_Pos
 4

	)

1260 
	#CeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_MMERR_Pos


	)

1262 
	#CeDebug_DEMCR_VC_CORERESET_Pos
 0

	)

1263 
	#CeDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1275 
	#SCS_BASE
 (0xE000E000UL

	)

1276 
	#ITM_BASE
 (0xE0000000UL

	)

1277 
	#DWT_BASE
 (0xE0001000UL

	)

1278 
	#TPI_BASE
 (0xE0040000UL

	)

1279 
	#CeDebug_BASE
 (0xE000EDF0UL

	)

1280 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

1281 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

1282 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

1284 
	#SCnSCB
 ((
SCnSCB_Ty
 *
SCS_BASE
 )

	)

1285 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

1286 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

1287 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

1288 
	#ITM
 ((
ITM_Ty
 *
ITM_BASE
 )

	)

1289 
	#DWT
 ((
DWT_Ty
 *
DWT_BASE
 )

	)

1290 
	#TPI
 ((
TPI_Ty
 *
TPI_BASE
 )

	)

1291 
	#CeDebug
 ((
CeDebug_Ty
 *
CeDebug_BASE


	)

1293 #i(
__MPU_PRESENT
 == 1)

1294 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90UL

	)

1295 
	#MPU
 ((
MPU_Ty
 *
MPU_BASE
 )

	)

1332 
__STATIC_INLINE
 
NVIC_SPriܙyGroupg
(
ut32_t
 
PriܙyGroup
)

1334 
ut32_t
 
g_vue
;

1335 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07UL);

1337 
g_vue
 = 
SCB
->
AIRCR
;

1338 
g_vue
 &~((
ut32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1339 
g_vue
 = (reg_value |

1340 ((
ut32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1341 (
PriܙyGroupTmp
 << 8) );

1342 
SCB
->
AIRCR
 = 
g_vue
;

1352 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPriܙyGroupg
()

1354  ((
ut32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
>> 
SCB_AIRCR_PRIGROUP_Pos
));

1364 
__STATIC_INLINE
 
NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

1366 
NVIC
->
ISER
[(((
ut32_t
)(
t32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1376 
__STATIC_INLINE
 
NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

1378 
NVIC
->
ICER
[(((
ut32_t
)(
t32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1392 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

1394 ((
ut32_t
)(((
NVIC
->
ISPR
[(((ut32_t)(
t32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1404 
__STATIC_INLINE
 
NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

1406 
NVIC
->
ISPR
[(((
ut32_t
)(
t32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1416 
__STATIC_INLINE
 
NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

1418 
NVIC
->
ICPR
[(((
ut32_t
)(
t32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));

1431 
__STATIC_INLINE
 
ut32_t
 
NVIC_GAive
(
IRQn_Ty
 
IRQn
)

1433 ((
ut32_t
)(((
NVIC
->
IABR
[(((ut32_t)(
t32_t
)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1446 
__STATIC_INLINE
 
NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

1448 if((
t32_t
)
IRQn
 < 0) {

1449 
SCB
->
SHP
[(((
ut32_t
)(
t32_t
)
IRQn
& 0xFUL)-4UL] = (
ut8_t
)((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1452 
NVIC
->
IP
[((
ut32_t
)(
t32_t
)
IRQn
)] = (
ut8_t
)((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1468 
__STATIC_INLINE
 
ut32_t
 
NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

1471 if((
t32_t
)
IRQn
 < 0) {

1472 (((
ut32_t
)
SCB
->
SHP
[(((ut32_t)(
t32_t
)
IRQn
& 0xFUL)-4UL] >> (8 - 
__NVIC_PRIO_BITS
)));

1475 (((
ut32_t
)
NVIC
->
IP
[((ut32_t)(
t32_t
)
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
)));

1492 
__STATIC_INLINE
 
ut32_t
 
NVIC_EncodePriܙy
 (ut32_
PriܙyGroup
, ut32_
PemPriܙy
, ut32_
SubPriܙy
)

1494 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07UL);

1495 
ut32_t
 
PemPriܙyBs
;

1496 
ut32_t
 
SubPriܙyBs
;

1498 
PemPriܙyBs
 = ((7UL - 
PriܙyGroupTmp
> (
ut32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1499 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + (
ut32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1502 ((
PemPriܙy
 & (
ut32_t
)((1UL << (
PemPriܙyBs
)- 1UL)<< 
SubPriܙyBs
) |

1503 ((
SubPriܙy
 & (
ut32_t
)((1UL << (
SubPriܙyBs
 )) - 1UL)))

1520 
__STATIC_INLINE
 
NVIC_DecodePriܙy
 (
ut32_t
 
Priܙy
, ut32_
PriܙyGroup
, ut32_t* 
pPemPriܙy
, ut32_t* 
pSubPriܙy
)

1522 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07UL);

1523 
ut32_t
 
PemPriܙyBs
;

1524 
ut32_t
 
SubPriܙyBs
;

1526 
PemPriܙyBs
 = ((7UL - 
PriܙyGroupTmp
> (
ut32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1527 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + (
ut32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1529 *
pPemPriܙy
 = (
Priܙy
 >> 
SubPriܙyBs
& (
ut32_t
)((1UL << (
PemPriܙyBs
)) - 1UL);

1530 *
pSubPriܙy
 = (
Priܙy
 ) & (
ut32_t
)((1UL << (
SubPriܙyBs
 )) - 1UL);

1538 
__STATIC_INLINE
 
NVIC_SyemRet
()

1540 
__DSB
();

1542 
SCB
->
AIRCR
 = (
ut32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1543 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1544 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1545 
__DSB
();

1546 1{ 
__NOP
(); }

1560 #i(
__Vd_SysTickCfig
 == 0)

1577 
__STATIC_INLINE
 
ut32_t
 
SysTick_Cfig
(ut32_
ticks
)

1579 i((
ticks
 - 1UL> 
SysTick_LOAD_RELOAD_Msk
) {  (1UL); }

1581 
SysTick
->
LOAD
 = (
ut32_t
)(
ticks
 - 1UL);

1582 
NVIC_SPriܙy
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

1583 
SysTick
->
VAL
 = 0UL;

1584 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1585 
SysTick_CTRL_TICKINT_Msk
 |

1586 
SysTick_CTRL_ENABLE_Msk
;

1603 vީ
t32_t
 
ITM_RxBufr
;

1604 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1617 
__STATIC_INLINE
 
ut32_t
 
ITM_SdCh
 (ut32_
ch
)

1619 i(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

1620 ((
ITM
->
TER
 & 1UL ) != 0UL) )

1622 
ITM
->
PORT
[0].
u32
 =0UL{ 
__NOP
(); }

1623 
	gITM
->
	gPORT
[0].
	gu8
 = (
ut8_t
)
ch
;

1625  (
	gch
);

1636 
__STATIC_INLINE
 
t32_t
 
ITM_ReiveCh
 () {

1637 
t32_t
 
	gch
 = -1;

1639 i(
	gITM_RxBufr
 !
ITM_RXBUFFER_EMPTY
) {

1640 
ch
 = 
ITM_RxBufr
;

1641 
	gITM_RxBufr
 = 
ITM_RXBUFFER_EMPTY
;

1644  (
	gch
);

1655 
__STATIC_INLINE
 
t32_t
 
ITM_CheckCh
 () {

1657 i(
	gITM_RxBufr
 =
ITM_RXBUFFER_EMPTY
) {

1669 #ifde
__lulus


	@src/lib/CMSIS/CM4/DeviceSupport/ST/STM32F4xx/stm32f4xx.h

53 #ide
__STM32F4xx_H


54 
	#__STM32F4xx_H


	)

56 #ifde
__lulus


68 #i!
defed
(
STM32F40_41xxx
&& !defed(
STM32F427_437xx
&& !defed(
STM32F429_439xx
&& !defed(
STM32F401xx
&& !defed(
STM32F410xx
) && \

69 !
defed
(
STM32F411xE
&& !defed(
STM32F412xG
&& !defed(
STM32F446xx
&& !
	$defed
(
STM32F469_479xx
)

102 #ifde
STM32F40XX


103 
	#STM32F40_41xxx


	)

107 #ifde
STM32F427X


108 
	#STM32F427_437xx


	)

115 #i!
	`defed
(
STM32F40_41xxx
&& !defed(
STM32F427_437xx
&& !defed(
STM32F429_439xx
&& !defed(
STM32F401xx
&& !defed(
STM32F410xx
) && \

116 !
	`defed
(
STM32F411xE
&& !defed(
STM32F412xG
&& !defed(
STM32F446xx
&& !
	$defed
(
STM32F469_479xx
)

120 #i!
	`defed
 (
USE_STDPERIPH_DRIVER
)

136 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
) || \

137 
	`defed
(
STM32F410xx
|| defed(
STM32F411xE
|| 
	$defed
(
STM32F469_479xx
)

138 #i!
	`defed
 (
HSE_VALUE
)

139 
	#HSE_VALUE
 ((
ut32_t
)8000000

	)

141 #i
	`defed
 (
STM32F412xG
|| defed(
STM32F446xx
)

142 #i!
	`defed
 (
HSE_VALUE
)

143 
	#HSE_VALUE
 ((
ut32_t
)8000000

	)

150 #i!
	`defed
 (
HSE_STARTUP_TIMEOUT
)

151 
	#HSE_STARTUP_TIMEOUT
 ((
ut16_t
)0x05000

	)

154 #i!
	`defed
 (
HSI_VALUE
)

155 
	#HSI_VALUE
 ((
ut32_t
)16000000

	)

161 
	#__STM32F4XX_STDPERIPH_VERSION_MAIN
 (0x01

	)

162 
	#__STM32F4XX_STDPERIPH_VERSION_SUB1
 (0x07

	)

163 
	#__STM32F4XX_STDPERIPH_VERSION_SUB2
 (0x00

	)

164 
	#__STM32F4XX_STDPERIPH_VERSION_RC
 (0x00

	)

165 
	#__STM32F4XX_STDPERIPH_VERSION
 ((
__STM32F4XX_STDPERIPH_VERSION_MAIN
 << 24)\

166 |(
__STM32F4XX_STDPERIPH_VERSION_SUB1
 << 16)\

167 |(
__STM32F4XX_STDPERIPH_VERSION_SUB2
 << 8)\

168 |(
__STM32F4XX_STDPERIPH_VERSION_RC
))

	)

181 
	#__CM4_REV
 0x0001

	)

182 
	#__MPU_PRESENT
 1

	)

183 
	#__NVIC_PRIO_BITS
 4

	)

184 
	#__Vd_SysTickCfig
 0

	)

185 
	#__FPU_PRESENT
 1

	)

191 
	eIRQn


194 
NMaskabI_IRQn
 = -14,

195 
MemyMagemt_IRQn
 = -12,

196 
BusFau_IRQn
 = -11,

197 
UgeFau_IRQn
 = -10,

198 
SVCl_IRQn
 = -5,

199 
DebugMڙ_IRQn
 = -4,

200 
PdSV_IRQn
 = -2,

201 
SysTick_IRQn
 = -1,

203 
WWDG_IRQn
 = 0,

204 
PVD_IRQn
 = 1,

205 
TAMP_STAMP_IRQn
 = 2,

206 
RTC_WKUP_IRQn
 = 3,

207 
FLASH_IRQn
 = 4,

208 
RCC_IRQn
 = 5,

209 
EXTI0_IRQn
 = 6,

210 
EXTI1_IRQn
 = 7,

211 
EXTI2_IRQn
 = 8,

212 
EXTI3_IRQn
 = 9,

213 
EXTI4_IRQn
 = 10,

214 
DMA1_Sm0_IRQn
 = 11,

215 
DMA1_Sm1_IRQn
 = 12,

216 
DMA1_Sm2_IRQn
 = 13,

217 
DMA1_Sm3_IRQn
 = 14,

218 
DMA1_Sm4_IRQn
 = 15,

219 
DMA1_Sm5_IRQn
 = 16,

220 
DMA1_Sm6_IRQn
 = 17,

221 
ADC_IRQn
 = 18,

223 #i
	`defed
(
STM32F40_41xxx
)

224 
CAN1_TX_IRQn
 = 19,

225 
CAN1_RX0_IRQn
 = 20,

226 
CAN1_RX1_IRQn
 = 21,

227 
CAN1_SCE_IRQn
 = 22,

228 
EXTI9_5_IRQn
 = 23,

229 
TIM1_BRK_TIM9_IRQn
 = 24,

230 
TIM1_UP_TIM10_IRQn
 = 25,

231 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

232 
TIM1_CC_IRQn
 = 27,

233 
TIM2_IRQn
 = 28,

234 
TIM3_IRQn
 = 29,

235 
TIM4_IRQn
 = 30,

236 
I2C1_EV_IRQn
 = 31,

237 
I2C1_ER_IRQn
 = 32,

238 
I2C2_EV_IRQn
 = 33,

239 
I2C2_ER_IRQn
 = 34,

240 
SPI1_IRQn
 = 35,

241 
SPI2_IRQn
 = 36,

242 
USART1_IRQn
 = 37,

243 
USART2_IRQn
 = 38,

244 
USART3_IRQn
 = 39,

245 
EXTI15_10_IRQn
 = 40,

246 
RTC_Arm_IRQn
 = 41,

247 
OTG_FS_WKUP_IRQn
 = 42,

248 
TIM8_BRK_TIM12_IRQn
 = 43,

249 
TIM8_UP_TIM13_IRQn
 = 44,

250 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

251 
TIM8_CC_IRQn
 = 46,

252 
DMA1_Sm7_IRQn
 = 47,

253 
FSMC_IRQn
 = 48,

254 
SDIO_IRQn
 = 49,

255 
TIM5_IRQn
 = 50,

256 
SPI3_IRQn
 = 51,

257 
UART4_IRQn
 = 52,

258 
UART5_IRQn
 = 53,

259 
TIM6_DAC_IRQn
 = 54,

260 
TIM7_IRQn
 = 55,

261 
DMA2_Sm0_IRQn
 = 56,

262 
DMA2_Sm1_IRQn
 = 57,

263 
DMA2_Sm2_IRQn
 = 58,

264 
DMA2_Sm3_IRQn
 = 59,

265 
DMA2_Sm4_IRQn
 = 60,

266 
ETH_IRQn
 = 61,

267 
ETH_WKUP_IRQn
 = 62,

268 
CAN2_TX_IRQn
 = 63,

269 
CAN2_RX0_IRQn
 = 64,

270 
CAN2_RX1_IRQn
 = 65,

271 
CAN2_SCE_IRQn
 = 66,

272 
OTG_FS_IRQn
 = 67,

273 
DMA2_Sm5_IRQn
 = 68,

274 
DMA2_Sm6_IRQn
 = 69,

275 
DMA2_Sm7_IRQn
 = 70,

276 
USART6_IRQn
 = 71,

277 
I2C3_EV_IRQn
 = 72,

278 
I2C3_ER_IRQn
 = 73,

279 
OTG_HS_EP1_OUT_IRQn
 = 74,

280 
OTG_HS_EP1_IN_IRQn
 = 75,

281 
OTG_HS_WKUP_IRQn
 = 76,

282 
OTG_HS_IRQn
 = 77,

283 
DCMI_IRQn
 = 78,

284 
CRYP_IRQn
 = 79,

285 
HASH_RNG_IRQn
 = 80,

286 
FPU_IRQn
 = 81

289 #i
	`defed
(
STM32F427_437xx
)

290 
CAN1_TX_IRQn
 = 19,

291 
CAN1_RX0_IRQn
 = 20,

292 
CAN1_RX1_IRQn
 = 21,

293 
CAN1_SCE_IRQn
 = 22,

294 
EXTI9_5_IRQn
 = 23,

295 
TIM1_BRK_TIM9_IRQn
 = 24,

296 
TIM1_UP_TIM10_IRQn
 = 25,

297 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

298 
TIM1_CC_IRQn
 = 27,

299 
TIM2_IRQn
 = 28,

300 
TIM3_IRQn
 = 29,

301 
TIM4_IRQn
 = 30,

302 
I2C1_EV_IRQn
 = 31,

303 
I2C1_ER_IRQn
 = 32,

304 
I2C2_EV_IRQn
 = 33,

305 
I2C2_ER_IRQn
 = 34,

306 
SPI1_IRQn
 = 35,

307 
SPI2_IRQn
 = 36,

308 
USART1_IRQn
 = 37,

309 
USART2_IRQn
 = 38,

310 
USART3_IRQn
 = 39,

311 
EXTI15_10_IRQn
 = 40,

312 
RTC_Arm_IRQn
 = 41,

313 
OTG_FS_WKUP_IRQn
 = 42,

314 
TIM8_BRK_TIM12_IRQn
 = 43,

315 
TIM8_UP_TIM13_IRQn
 = 44,

316 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

317 
TIM8_CC_IRQn
 = 46,

318 
DMA1_Sm7_IRQn
 = 47,

319 
FMC_IRQn
 = 48,

320 
SDIO_IRQn
 = 49,

321 
TIM5_IRQn
 = 50,

322 
SPI3_IRQn
 = 51,

323 
UART4_IRQn
 = 52,

324 
UART5_IRQn
 = 53,

325 
TIM6_DAC_IRQn
 = 54,

326 
TIM7_IRQn
 = 55,

327 
DMA2_Sm0_IRQn
 = 56,

328 
DMA2_Sm1_IRQn
 = 57,

329 
DMA2_Sm2_IRQn
 = 58,

330 
DMA2_Sm3_IRQn
 = 59,

331 
DMA2_Sm4_IRQn
 = 60,

332 
ETH_IRQn
 = 61,

333 
ETH_WKUP_IRQn
 = 62,

334 
CAN2_TX_IRQn
 = 63,

335 
CAN2_RX0_IRQn
 = 64,

336 
CAN2_RX1_IRQn
 = 65,

337 
CAN2_SCE_IRQn
 = 66,

338 
OTG_FS_IRQn
 = 67,

339 
DMA2_Sm5_IRQn
 = 68,

340 
DMA2_Sm6_IRQn
 = 69,

341 
DMA2_Sm7_IRQn
 = 70,

342 
USART6_IRQn
 = 71,

343 
I2C3_EV_IRQn
 = 72,

344 
I2C3_ER_IRQn
 = 73,

345 
OTG_HS_EP1_OUT_IRQn
 = 74,

346 
OTG_HS_EP1_IN_IRQn
 = 75,

347 
OTG_HS_WKUP_IRQn
 = 76,

348 
OTG_HS_IRQn
 = 77,

349 
DCMI_IRQn
 = 78,

350 
CRYP_IRQn
 = 79,

351 
HASH_RNG_IRQn
 = 80,

352 
FPU_IRQn
 = 81,

353 
UART7_IRQn
 = 82,

354 
UART8_IRQn
 = 83,

355 
SPI4_IRQn
 = 84,

356 
SPI5_IRQn
 = 85,

357 
SPI6_IRQn
 = 86,

358 
SAI1_IRQn
 = 87,

359 
DMA2D_IRQn
 = 90

362 #i
	`defed
(
STM32F429_439xx
)

363 
CAN1_TX_IRQn
 = 19,

364 
CAN1_RX0_IRQn
 = 20,

365 
CAN1_RX1_IRQn
 = 21,

366 
CAN1_SCE_IRQn
 = 22,

367 
EXTI9_5_IRQn
 = 23,

368 
TIM1_BRK_TIM9_IRQn
 = 24,

369 
TIM1_UP_TIM10_IRQn
 = 25,

370 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

371 
TIM1_CC_IRQn
 = 27,

372 
TIM2_IRQn
 = 28,

373 
TIM3_IRQn
 = 29,

374 
TIM4_IRQn
 = 30,

375 
I2C1_EV_IRQn
 = 31,

376 
I2C1_ER_IRQn
 = 32,

377 
I2C2_EV_IRQn
 = 33,

378 
I2C2_ER_IRQn
 = 34,

379 
SPI1_IRQn
 = 35,

380 
SPI2_IRQn
 = 36,

381 
USART1_IRQn
 = 37,

382 
USART2_IRQn
 = 38,

383 
USART3_IRQn
 = 39,

384 
EXTI15_10_IRQn
 = 40,

385 
RTC_Arm_IRQn
 = 41,

386 
OTG_FS_WKUP_IRQn
 = 42,

387 
TIM8_BRK_TIM12_IRQn
 = 43,

388 
TIM8_UP_TIM13_IRQn
 = 44,

389 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

390 
TIM8_CC_IRQn
 = 46,

391 
DMA1_Sm7_IRQn
 = 47,

392 
FMC_IRQn
 = 48,

393 
SDIO_IRQn
 = 49,

394 
TIM5_IRQn
 = 50,

395 
SPI3_IRQn
 = 51,

396 
UART4_IRQn
 = 52,

397 
UART5_IRQn
 = 53,

398 
TIM6_DAC_IRQn
 = 54,

399 
TIM7_IRQn
 = 55,

400 
DMA2_Sm0_IRQn
 = 56,

401 
DMA2_Sm1_IRQn
 = 57,

402 
DMA2_Sm2_IRQn
 = 58,

403 
DMA2_Sm3_IRQn
 = 59,

404 
DMA2_Sm4_IRQn
 = 60,

405 
ETH_IRQn
 = 61,

406 
ETH_WKUP_IRQn
 = 62,

407 
CAN2_TX_IRQn
 = 63,

408 
CAN2_RX0_IRQn
 = 64,

409 
CAN2_RX1_IRQn
 = 65,

410 
CAN2_SCE_IRQn
 = 66,

411 
OTG_FS_IRQn
 = 67,

412 
DMA2_Sm5_IRQn
 = 68,

413 
DMA2_Sm6_IRQn
 = 69,

414 
DMA2_Sm7_IRQn
 = 70,

415 
USART6_IRQn
 = 71,

416 
I2C3_EV_IRQn
 = 72,

417 
I2C3_ER_IRQn
 = 73,

418 
OTG_HS_EP1_OUT_IRQn
 = 74,

419 
OTG_HS_EP1_IN_IRQn
 = 75,

420 
OTG_HS_WKUP_IRQn
 = 76,

421 
OTG_HS_IRQn
 = 77,

422 
DCMI_IRQn
 = 78,

423 
CRYP_IRQn
 = 79,

424 
HASH_RNG_IRQn
 = 80,

425 
FPU_IRQn
 = 81,

426 
UART7_IRQn
 = 82,

427 
UART8_IRQn
 = 83,

428 
SPI4_IRQn
 = 84,

429 
SPI5_IRQn
 = 85,

430 
SPI6_IRQn
 = 86,

431 
SAI1_IRQn
 = 87,

432 
LTDC_IRQn
 = 88,

433 
LTDC_ER_IRQn
 = 89,

434 
DMA2D_IRQn
 = 90

437 #i
	`defed
(
STM32F410xx
)

438 
EXTI9_5_IRQn
 = 23,

439 
TIM1_BRK_TIM9_IRQn
 = 24,

440 
TIM1_UP_IRQn
 = 25,

441 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

442 
TIM1_CC_IRQn
 = 27,

443 
I2C1_EV_IRQn
 = 31,

444 
I2C1_ER_IRQn
 = 32,

445 
I2C2_EV_IRQn
 = 33,

446 
I2C2_ER_IRQn
 = 34,

447 
SPI1_IRQn
 = 35,

448 
SPI2_IRQn
 = 36,

449 
USART1_IRQn
 = 37,

450 
USART2_IRQn
 = 38,

451 
EXTI15_10_IRQn
 = 40,

452 
RTC_Arm_IRQn
 = 41,

453 
DMA1_Sm7_IRQn
 = 47,

454 
TIM5_IRQn
 = 50,

455 
TIM6_DAC_IRQn
 = 54,

456 
DMA2_Sm0_IRQn
 = 56,

457 
DMA2_Sm1_IRQn
 = 57,

458 
DMA2_Sm2_IRQn
 = 58,

459 
DMA2_Sm3_IRQn
 = 59,

460 
DMA2_Sm4_IRQn
 = 60,

461 
DMA2_Sm5_IRQn
 = 68,

462 
DMA2_Sm6_IRQn
 = 69,

463 
DMA2_Sm7_IRQn
 = 70,

464 
USART6_IRQn
 = 71,

465 
RNG_IRQn
 = 80,

466 
FPU_IRQn
 = 81,

467 
SPI5_IRQn
 = 85,

468 
FMPI2C1_EV_IRQn
 = 95,

469 
FMPI2C1_ER_IRQn
 = 96,

470 
LPTIM1_IRQn
 = 97

473 #i
	`defed
(
STM32F401xx
|| defed(
STM32F411xE
)

474 
EXTI9_5_IRQn
 = 23,

475 
TIM1_BRK_TIM9_IRQn
 = 24,

476 
TIM1_UP_TIM10_IRQn
 = 25,

477 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

478 
TIM1_CC_IRQn
 = 27,

479 
TIM2_IRQn
 = 28,

480 
TIM3_IRQn
 = 29,

481 
TIM4_IRQn
 = 30,

482 
I2C1_EV_IRQn
 = 31,

483 
I2C1_ER_IRQn
 = 32,

484 
I2C2_EV_IRQn
 = 33,

485 
I2C2_ER_IRQn
 = 34,

486 
SPI1_IRQn
 = 35,

487 
SPI2_IRQn
 = 36,

488 
USART1_IRQn
 = 37,

489 
USART2_IRQn
 = 38,

490 
EXTI15_10_IRQn
 = 40,

491 
RTC_Arm_IRQn
 = 41,

492 
OTG_FS_WKUP_IRQn
 = 42,

493 
DMA1_Sm7_IRQn
 = 47,

494 
SDIO_IRQn
 = 49,

495 
TIM5_IRQn
 = 50,

496 
SPI3_IRQn
 = 51,

497 
DMA2_Sm0_IRQn
 = 56,

498 
DMA2_Sm1_IRQn
 = 57,

499 
DMA2_Sm2_IRQn
 = 58,

500 
DMA2_Sm3_IRQn
 = 59,

501 
DMA2_Sm4_IRQn
 = 60,

502 
OTG_FS_IRQn
 = 67,

503 
DMA2_Sm5_IRQn
 = 68,

504 
DMA2_Sm6_IRQn
 = 69,

505 
DMA2_Sm7_IRQn
 = 70,

506 
USART6_IRQn
 = 71,

507 
I2C3_EV_IRQn
 = 72,

508 
I2C3_ER_IRQn
 = 73,

509 
FPU_IRQn
 = 81,

510 #i
	`defed
(
STM32F401xx
)

511 
SPI4_IRQn
 = 84

513 #i
	`defed
(
STM32F411xE
)

514 
SPI4_IRQn
 = 84,

515 
SPI5_IRQn
 = 85

519 #i
	`defed
(
STM32F469_479xx
)

520 
CAN1_TX_IRQn
 = 19,

521 
CAN1_RX0_IRQn
 = 20,

522 
CAN1_RX1_IRQn
 = 21,

523 
CAN1_SCE_IRQn
 = 22,

524 
EXTI9_5_IRQn
 = 23,

525 
TIM1_BRK_TIM9_IRQn
 = 24,

526 
TIM1_UP_TIM10_IRQn
 = 25,

527 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

528 
TIM1_CC_IRQn
 = 27,

529 
TIM2_IRQn
 = 28,

530 
TIM3_IRQn
 = 29,

531 
TIM4_IRQn
 = 30,

532 
I2C1_EV_IRQn
 = 31,

533 
I2C1_ER_IRQn
 = 32,

534 
I2C2_EV_IRQn
 = 33,

535 
I2C2_ER_IRQn
 = 34,

536 
SPI1_IRQn
 = 35,

537 
SPI2_IRQn
 = 36,

538 
USART1_IRQn
 = 37,

539 
USART2_IRQn
 = 38,

540 
USART3_IRQn
 = 39,

541 
EXTI15_10_IRQn
 = 40,

542 
RTC_Arm_IRQn
 = 41,

543 
OTG_FS_WKUP_IRQn
 = 42,

544 
TIM8_BRK_TIM12_IRQn
 = 43,

545 
TIM8_UP_TIM13_IRQn
 = 44,

546 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

547 
TIM8_CC_IRQn
 = 46,

548 
DMA1_Sm7_IRQn
 = 47,

549 
FMC_IRQn
 = 48,

550 
SDIO_IRQn
 = 49,

551 
TIM5_IRQn
 = 50,

552 
SPI3_IRQn
 = 51,

553 
UART4_IRQn
 = 52,

554 
UART5_IRQn
 = 53,

555 
TIM6_DAC_IRQn
 = 54,

556 
TIM7_IRQn
 = 55,

557 
DMA2_Sm0_IRQn
 = 56,

558 
DMA2_Sm1_IRQn
 = 57,

559 
DMA2_Sm2_IRQn
 = 58,

560 
DMA2_Sm3_IRQn
 = 59,

561 
DMA2_Sm4_IRQn
 = 60,

562 
ETH_IRQn
 = 61,

563 
ETH_WKUP_IRQn
 = 62,

564 
CAN2_TX_IRQn
 = 63,

565 
CAN2_RX0_IRQn
 = 64,

566 
CAN2_RX1_IRQn
 = 65,

567 
CAN2_SCE_IRQn
 = 66,

568 
OTG_FS_IRQn
 = 67,

569 
DMA2_Sm5_IRQn
 = 68,

570 
DMA2_Sm6_IRQn
 = 69,

571 
DMA2_Sm7_IRQn
 = 70,

572 
USART6_IRQn
 = 71,

573 
I2C3_EV_IRQn
 = 72,

574 
I2C3_ER_IRQn
 = 73,

575 
OTG_HS_EP1_OUT_IRQn
 = 74,

576 
OTG_HS_EP1_IN_IRQn
 = 75,

577 
OTG_HS_WKUP_IRQn
 = 76,

578 
OTG_HS_IRQn
 = 77,

579 
DCMI_IRQn
 = 78,

580 
CRYP_IRQn
 = 79,

581 
HASH_RNG_IRQn
 = 80,

582 
FPU_IRQn
 = 81,

583 
UART7_IRQn
 = 82,

584 
UART8_IRQn
 = 83,

585 
SPI4_IRQn
 = 84,

586 
SPI5_IRQn
 = 85,

587 
SPI6_IRQn
 = 86,

588 
SAI1_IRQn
 = 87,

589 
LTDC_IRQn
 = 88,

590 
LTDC_ER_IRQn
 = 89,

591 
DMA2D_IRQn
 = 90,

592 
QUADSPI_IRQn
 = 91,

593 
DSI_IRQn
 = 92

596 #i
	`defed
(
STM32F446xx
)

597 
CAN1_TX_IRQn
 = 19,

598 
CAN1_RX0_IRQn
 = 20,

599 
CAN1_RX1_IRQn
 = 21,

600 
CAN1_SCE_IRQn
 = 22,

601 
EXTI9_5_IRQn
 = 23,

602 
TIM1_BRK_TIM9_IRQn
 = 24,

603 
TIM1_UP_TIM10_IRQn
 = 25,

604 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

605 
TIM1_CC_IRQn
 = 27,

606 
TIM2_IRQn
 = 28,

607 
TIM3_IRQn
 = 29,

608 
TIM4_IRQn
 = 30,

609 
I2C1_EV_IRQn
 = 31,

610 
I2C1_ER_IRQn
 = 32,

611 
I2C2_EV_IRQn
 = 33,

612 
I2C2_ER_IRQn
 = 34,

613 
SPI1_IRQn
 = 35,

614 
SPI2_IRQn
 = 36,

615 
USART1_IRQn
 = 37,

616 
USART2_IRQn
 = 38,

617 
USART3_IRQn
 = 39,

618 
EXTI15_10_IRQn
 = 40,

619 
RTC_Arm_IRQn
 = 41,

620 
OTG_FS_WKUP_IRQn
 = 42,

621 
TIM8_BRK_IRQn
 = 43,

622 
TIM8_BRK_TIM12_IRQn
 = 43,

623 
TIM8_UP_TIM13_IRQn
 = 44,

624 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

625 
DMA1_Sm7_IRQn
 = 47,

626 
FMC_IRQn
 = 48,

627 
SDIO_IRQn
 = 49,

628 
TIM5_IRQn
 = 50,

629 
SPI3_IRQn
 = 51,

630 
UART4_IRQn
 = 52,

631 
UART5_IRQn
 = 53,

632 
TIM6_DAC_IRQn
 = 54,

633 
TIM7_IRQn
 = 55,

634 
DMA2_Sm0_IRQn
 = 56,

635 
DMA2_Sm1_IRQn
 = 57,

636 
DMA2_Sm2_IRQn
 = 58,

637 
DMA2_Sm3_IRQn
 = 59,

638 
DMA2_Sm4_IRQn
 = 60,

639 
CAN2_TX_IRQn
 = 63,

640 
CAN2_RX0_IRQn
 = 64,

641 
CAN2_RX1_IRQn
 = 65,

642 
CAN2_SCE_IRQn
 = 66,

643 
OTG_FS_IRQn
 = 67,

644 
DMA2_Sm5_IRQn
 = 68,

645 
DMA2_Sm6_IRQn
 = 69,

646 
DMA2_Sm7_IRQn
 = 70,

647 
USART6_IRQn
 = 71,

648 
I2C3_EV_IRQn
 = 72,

649 
I2C3_ER_IRQn
 = 73,

650 
OTG_HS_EP1_OUT_IRQn
 = 74,

651 
OTG_HS_EP1_IN_IRQn
 = 75,

652 
OTG_HS_WKUP_IRQn
 = 76,

653 
OTG_HS_IRQn
 = 77,

654 
DCMI_IRQn
 = 78,

655 
FPU_IRQn
 = 81,

656 
SPI4_IRQn
 = 84,

657 
SAI1_IRQn
 = 87,

658 
SAI2_IRQn
 = 91,

659 
QUADSPI_IRQn
 = 92,

660 
CEC_IRQn
 = 93,

661 
SPDIF_RX_IRQn
 = 94,

662 
FMPI2C1_EV_IRQn
 = 95,

663 
FMPI2C1_ER_IRQn
 = 96

666 #i
	`defed
(
STM32F412xG
)

667 
CAN1_TX_IRQn
 = 19,

668 
CAN1_RX0_IRQn
 = 20,

669 
CAN1_RX1_IRQn
 = 21,

670 
CAN1_SCE_IRQn
 = 22,

671 
EXTI9_5_IRQn
 = 23,

672 
TIM1_BRK_TIM9_IRQn
 = 24,

673 
TIM1_UP_TIM10_IRQn
 = 25,

674 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

675 
TIM1_CC_IRQn
 = 27,

676 
TIM2_IRQn
 = 28,

677 
TIM3_IRQn
 = 29,

678 
TIM4_IRQn
 = 30,

679 
I2C1_EV_IRQn
 = 31,

680 
I2C1_ER_IRQn
 = 32,

681 
I2C2_EV_IRQn
 = 33,

682 
I2C2_ER_IRQn
 = 34,

683 
SPI1_IRQn
 = 35,

684 
SPI2_IRQn
 = 36,

685 
USART1_IRQn
 = 37,

686 
USART2_IRQn
 = 38,

687 
USART3_IRQn
 = 39,

688 
EXTI15_10_IRQn
 = 40,

689 
RTC_Arm_IRQn
 = 41,

690 
OTG_FS_WKUP_IRQn
 = 42,

691 
TIM8_BRK_TIM12_IRQn
 = 43,

692 
TIM8_UP_TIM13_IRQn
 = 44,

693 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

694 
TIM8_CC_IRQn
 = 46,

695 
DMA1_Sm7_IRQn
 = 47,

696 
FSMC_IRQn
 = 48,

697 
SDIO_IRQn
 = 49,

698 
TIM5_IRQn
 = 50,

699 
SPI3_IRQn
 = 51,

700 
TIM6_IRQn
 = 54,

701 
TIM7_IRQn
 = 55,

702 
DMA2_Sm0_IRQn
 = 56,

703 
DMA2_Sm1_IRQn
 = 57,

704 
DMA2_Sm2_IRQn
 = 58,

705 
DMA2_Sm3_IRQn
 = 59,

706 
DMA2_Sm4_IRQn
 = 60,

707 
DFSDM1_FLT0_IRQn
 = 61,

708 
DFSDM1_FLT1_IRQn
 = 62,

709 
CAN2_TX_IRQn
 = 63,

710 
CAN2_RX0_IRQn
 = 64,

711 
CAN2_RX1_IRQn
 = 65,

712 
CAN2_SCE_IRQn
 = 66,

713 
OTG_FS_IRQn
 = 67,

714 
DMA2_Sm5_IRQn
 = 68,

715 
DMA2_Sm6_IRQn
 = 69,

716 
DMA2_Sm7_IRQn
 = 70,

717 
USART6_IRQn
 = 71,

718 
I2C3_EV_IRQn
 = 72,

719 
I2C3_ER_IRQn
 = 73,

720 
RNG_IRQn
 = 80,

721 
FPU_IRQn
 = 81,

722 
SPI4_IRQn
 = 84,

723 
SPI5_IRQn
 = 85,

724 
QUADSPI_IRQn
 = 92,

725 
FMPI2C1_EV_IRQn
 = 95,

726 
FMPI2C1_ER_IRQn
 = 96

728 } 
	tIRQn_Ty
;

734 
	~"ce_cm4.h
"

735 
	~"syem_m32f4xx.h
"

736 
	~<dt.h
>

742 
t32_t
 
	ts32
;

743 
t16_t
 
	ts16
;

744 
t8_t
 
	ts8
;

746 cڡ 
	tt32_t
 
	tsc32
;

747 cڡ 
	tt16_t
 
	tsc16
;

748 cڡ 
	tt8_t
 
	tsc8
;

750 
__IO
 
	tt32_t
 
	tvs32
;

751 
__IO
 
	tt16_t
 
	tvs16
;

752 
__IO
 
	tt8_t
 
	tvs8
;

754 
__I
 
	tt32_t
 
	tvsc32
;

755 
__I
 
	tt16_t
 
	tvsc16
;

756 
__I
 
	tt8_t
 
	tvsc8
;

758 
ut32_t
 
	tu32
;

759 
ut16_t
 
	tu16
;

760 
ut8_t
 
	tu8
;

762 cڡ 
	tut32_t
 
	tuc32
;

763 cڡ 
	tut16_t
 
	tuc16
;

764 cڡ 
	tut8_t
 
	tuc8
;

766 
__IO
 
	tut32_t
 
	tvu32
;

767 
__IO
 
	tut16_t
 
	tvu16
;

768 
__IO
 
	tut8_t
 
	tvu8
;

770 
__I
 
	tut32_t
 
	tvuc32
;

771 
__I
 
	tut16_t
 
	tvuc16
;

772 
__I
 
	tut8_t
 
	tvuc8
;

774 um {
RESET
 = 0, 
SET
 = !RESET} 
	tFgStus
, 
	tITStus
;

776 um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFuniڮS
;

777 
	#IS_FUNCTIONAL_STATE
(
STATE
(((STATE=
DISABLE
|| ((STATE=
ENABLE
))

	)

779 um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEStus
;

795 
__IO
 
ut32_t
 
SR
;

796 
__IO
 
ut32_t
 
CR1
;

797 
__IO
 
ut32_t
 
CR2
;

798 
__IO
 
ut32_t
 
SMPR1
;

799 
__IO
 
ut32_t
 
SMPR2
;

800 
__IO
 
ut32_t
 
JOFR1
;

801 
__IO
 
ut32_t
 
JOFR2
;

802 
__IO
 
ut32_t
 
JOFR3
;

803 
__IO
 
ut32_t
 
JOFR4
;

804 
__IO
 
ut32_t
 
HTR
;

805 
__IO
 
ut32_t
 
LTR
;

806 
__IO
 
ut32_t
 
SQR1
;

807 
__IO
 
ut32_t
 
SQR2
;

808 
__IO
 
ut32_t
 
SQR3
;

809 
__IO
 
ut32_t
 
JSQR
;

810 
__IO
 
ut32_t
 
JDR1
;

811 
__IO
 
ut32_t
 
JDR2
;

812 
__IO
 
ut32_t
 
JDR3
;

813 
__IO
 
ut32_t
 
JDR4
;

814 
__IO
 
ut32_t
 
DR
;

815 } 
	tADC_TyDef
;

819 
__IO
 
ut32_t
 
CSR
;

820 
__IO
 
ut32_t
 
CCR
;

821 
__IO
 
ut32_t
 
CDR
;

823 } 
	tADC_Comm_TyDef
;

832 
__IO
 
ut32_t
 
TIR
;

833 
__IO
 
ut32_t
 
TDTR
;

834 
__IO
 
ut32_t
 
TDLR
;

835 
__IO
 
ut32_t
 
TDHR
;

836 } 
	tCAN_TxMaBox_TyDef
;

844 
__IO
 
ut32_t
 
RIR
;

845 
__IO
 
ut32_t
 
RDTR
;

846 
__IO
 
ut32_t
 
RDLR
;

847 
__IO
 
ut32_t
 
RDHR
;

848 } 
	tCAN_FIFOMaBox_TyDef
;

856 
__IO
 
ut32_t
 
FR1
;

857 
__IO
 
ut32_t
 
FR2
;

858 } 
	tCAN_FrRegi_TyDef
;

866 
__IO
 
ut32_t
 
MCR
;

867 
__IO
 
ut32_t
 
MSR
;

868 
__IO
 
ut32_t
 
TSR
;

869 
__IO
 
ut32_t
 
RF0R
;

870 
__IO
 
ut32_t
 
RF1R
;

871 
__IO
 
ut32_t
 
IER
;

872 
__IO
 
ut32_t
 
ESR
;

873 
__IO
 
ut32_t
 
BTR
;

874 
ut32_t
 
RESERVED0
[88];

875 
CAN_TxMaBox_TyDef
 
sTxMaBox
[3];

876 
CAN_FIFOMaBox_TyDef
 
sFIFOMaBox
[2];

877 
ut32_t
 
RESERVED1
[12];

878 
__IO
 
ut32_t
 
FMR
;

879 
__IO
 
ut32_t
 
FM1R
;

880 
ut32_t
 
RESERVED2
;

881 
__IO
 
ut32_t
 
FS1R
;

882 
ut32_t
 
RESERVED3
;

883 
__IO
 
ut32_t
 
FFA1R
;

884 
ut32_t
 
RESERVED4
;

885 
__IO
 
ut32_t
 
FA1R
;

886 
ut32_t
 
RESERVED5
[8];

887 
CAN_FrRegi_TyDef
 
sFrRegi
[28];

888 } 
	tCAN_TyDef
;

890 #i
	`defed
(
STM32F446xx
)

896 
__IO
 
ut32_t
 
CR
;

897 
__IO
 
ut32_t
 
CFGR
;

898 
__IO
 
ut32_t
 
TXDR
;

899 
__IO
 
ut32_t
 
RXDR
;

900 
__IO
 
ut32_t
 
ISR
;

901 
__IO
 
ut32_t
 
IER
;

902 }
	tCEC_TyDef
;

911 
__IO
 
ut32_t
 
DR
;

912 
__IO
 
ut8_t
 
IDR
;

913 
ut8_t
 
RESERVED0
;

914 
ut16_t
 
RESERVED1
;

915 
__IO
 
ut32_t
 
CR
;

916 } 
	tCRC_TyDef
;

924 
__IO
 
ut32_t
 
CR
;

925 
__IO
 
ut32_t
 
SWTRIGR
;

926 
__IO
 
ut32_t
 
DHR12R1
;

927 
__IO
 
ut32_t
 
DHR12L1
;

928 
__IO
 
ut32_t
 
DHR8R1
;

929 
__IO
 
ut32_t
 
DHR12R2
;

930 
__IO
 
ut32_t
 
DHR12L2
;

931 
__IO
 
ut32_t
 
DHR8R2
;

932 
__IO
 
ut32_t
 
DHR12RD
;

933 
__IO
 
ut32_t
 
DHR12LD
;

934 
__IO
 
ut32_t
 
DHR8RD
;

935 
__IO
 
ut32_t
 
DOR1
;

936 
__IO
 
ut32_t
 
DOR2
;

937 
__IO
 
ut32_t
 
SR
;

938 } 
	tDAC_TyDef
;

940 #i
	`defed
(
STM32F412xG
)

946 
__IO
 
ut32_t
 
FLTCR1
;

947 
__IO
 
ut32_t
 
FLTCR2
;

948 
__IO
 
ut32_t
 
FLTISR
;

949 
__IO
 
ut32_t
 
FLTICR
;

950 
__IO
 
ut32_t
 
FLTJCHGR
;

951 
__IO
 
ut32_t
 
FLTFCR
;

952 
__IO
 
ut32_t
 
FLTJDATAR
;

953 
__IO
 
ut32_t
 
FLTRDATAR
;

954 
__IO
 
ut32_t
 
FLTAWHTR
;

955 
__IO
 
ut32_t
 
FLTAWLTR
;

956 
__IO
 
ut32_t
 
FLTAWSR
;

957 
__IO
 
ut32_t
 
FLTAWCFR
;

958 
__IO
 
ut32_t
 
FLTEXMAX
;

959 
__IO
 
ut32_t
 
FLTEXMIN
;

960 
__IO
 
ut32_t
 
FLTCNVTIMR
;

961 } 
	tDFSDM_TyDef
;

968 
__IO
 
ut32_t
 
CHCFGR1
;

969 
__IO
 
ut32_t
 
CHCFGR2
;

970 
__IO
 
ut32_t
 
CHAWSCDR
;

972 
__IO
 
ut32_t
 
CHWDATAR
;

973 
__IO
 
ut32_t
 
CHDATINR
;

974 } 
	tDFSDM_Chl_TyDef
;

983 
__IO
 
ut32_t
 
IDCODE
;

984 
__IO
 
ut32_t
 
CR
;

985 
__IO
 
ut32_t
 
APB1FZ
;

986 
__IO
 
ut32_t
 
APB2FZ
;

987 }
	tDBGMCU_TyDef
;

995 
__IO
 
ut32_t
 
CR
;

996 
__IO
 
ut32_t
 
SR
;

997 
__IO
 
ut32_t
 
RISR
;

998 
__IO
 
ut32_t
 
IER
;

999 
__IO
 
ut32_t
 
MISR
;

1000 
__IO
 
ut32_t
 
ICR
;

1001 
__IO
 
ut32_t
 
ESCR
;

1002 
__IO
 
ut32_t
 
ESUR
;

1003 
__IO
 
ut32_t
 
CWSTRTR
;

1004 
__IO
 
ut32_t
 
CWSIZER
;

1005 
__IO
 
ut32_t
 
DR
;

1006 } 
	tDCMI_TyDef
;

1014 
__IO
 
ut32_t
 
CR
;

1015 
__IO
 
ut32_t
 
NDTR
;

1016 
__IO
 
ut32_t
 
PAR
;

1017 
__IO
 
ut32_t
 
M0AR
;

1018 
__IO
 
ut32_t
 
M1AR
;

1019 
__IO
 
ut32_t
 
FCR
;

1020 } 
	tDMA_Sm_TyDef
;

1024 
__IO
 
ut32_t
 
LISR
;

1025 
__IO
 
ut32_t
 
HISR
;

1026 
__IO
 
ut32_t
 
LIFCR
;

1027 
__IO
 
ut32_t
 
HIFCR
;

1028 } 
	tDMA_TyDef
;

1036 
__IO
 
ut32_t
 
CR
;

1037 
__IO
 
ut32_t
 
ISR
;

1038 
__IO
 
ut32_t
 
IFCR
;

1039 
__IO
 
ut32_t
 
FGMAR
;

1040 
__IO
 
ut32_t
 
FGOR
;

1041 
__IO
 
ut32_t
 
BGMAR
;

1042 
__IO
 
ut32_t
 
BGOR
;

1043 
__IO
 
ut32_t
 
FGPFCCR
;

1044 
__IO
 
ut32_t
 
FGCOLR
;

1045 
__IO
 
ut32_t
 
BGPFCCR
;

1046 
__IO
 
ut32_t
 
BGCOLR
;

1047 
__IO
 
ut32_t
 
FGCMAR
;

1048 
__IO
 
ut32_t
 
BGCMAR
;

1049 
__IO
 
ut32_t
 
OPFCCR
;

1050 
__IO
 
ut32_t
 
OCOLR
;

1051 
__IO
 
ut32_t
 
OMAR
;

1052 
__IO
 
ut32_t
 
OOR
;

1053 
__IO
 
ut32_t
 
NLR
;

1054 
__IO
 
ut32_t
 
LWR
;

1055 
__IO
 
ut32_t
 
AMTCR
;

1056 
ut32_t
 
RESERVED
[236];

1057 
__IO
 
ut32_t
 
FGCLUT
[256];

1058 
__IO
 
ut32_t
 
BGCLUT
[256];

1059 } 
	tDMA2D_TyDef
;

1061 #i
	`defed
(
STM32F469_479xx
)

1068 
__IO
 
ut32_t
 
VR
;

1069 
__IO
 
ut32_t
 
CR
;

1070 
__IO
 
ut32_t
 
CCR
;

1071 
__IO
 
ut32_t
 
LVCIDR
;

1072 
__IO
 
ut32_t
 
LCOLCR
;

1073 
__IO
 
ut32_t
 
LPCR
;

1074 
__IO
 
ut32_t
 
LPMCR
;

1075 
ut32_t
 
RESERVED0
[4];

1076 
__IO
 
ut32_t
 
PCR
;

1077 
__IO
 
ut32_t
 
GVCIDR
;

1078 
__IO
 
ut32_t
 
MCR
;

1079 
__IO
 
ut32_t
 
VMCR
;

1080 
__IO
 
ut32_t
 
VPCR
;

1081 
__IO
 
ut32_t
 
VCCR
;

1082 
__IO
 
ut32_t
 
VNPCR
;

1083 
__IO
 
ut32_t
 
VHSACR
;

1084 
__IO
 
ut32_t
 
VHBPCR
;

1085 
__IO
 
ut32_t
 
VLCR
;

1086 
__IO
 
ut32_t
 
VVSACR
;

1087 
__IO
 
ut32_t
 
VVBPCR
;

1088 
__IO
 
ut32_t
 
VVFPCR
;

1089 
__IO
 
ut32_t
 
VVACR
;

1090 
__IO
 
ut32_t
 
LCCR
;

1091 
__IO
 
ut32_t
 
CMCR
;

1092 
__IO
 
ut32_t
 
GHCR
;

1093 
__IO
 
ut32_t
 
GPDR
;

1094 
__IO
 
ut32_t
 
GPSR
;

1095 
__IO
 
ut32_t
 
TCCR
[6];

1096 
__IO
 
ut32_t
 
TDCR
;

1097 
__IO
 
ut32_t
 
CLCR
;

1098 
__IO
 
ut32_t
 
CLTCR
;

1099 
__IO
 
ut32_t
 
DLTCR
;

1100 
__IO
 
ut32_t
 
PCTLR
;

1101 
__IO
 
ut32_t
 
PCONFR
;

1102 
__IO
 
ut32_t
 
PUCR
;

1103 
__IO
 
ut32_t
 
PTTCR
;

1104 
__IO
 
ut32_t
 
PSR
;

1105 
ut32_t
 
RESERVED1
[2];

1106 
__IO
 
ut32_t
 
ISR
[2];

1107 
__IO
 
ut32_t
 
IER
[2];

1108 
ut32_t
 
RESERVED2
[3];

1109 
__IO
 
ut32_t
 
FIR
[2];

1110 
ut32_t
 
RESERVED3
[8];

1111 
__IO
 
ut32_t
 
VSCR
;

1112 
ut32_t
 
RESERVED4
[2];

1113 
__IO
 
ut32_t
 
LCVCIDR
;

1114 
__IO
 
ut32_t
 
LCCCR
;

1115 
ut32_t
 
RESERVED5
;

1116 
__IO
 
ut32_t
 
LPMCCR
;

1117 
ut32_t
 
RESERVED6
[7];

1118 
__IO
 
ut32_t
 
VMCCR
;

1119 
__IO
 
ut32_t
 
VPCCR
;

1120 
__IO
 
ut32_t
 
VCCCR
;

1121 
__IO
 
ut32_t
 
VNPCCR
;

1122 
__IO
 
ut32_t
 
VHSACCR
;

1123 
__IO
 
ut32_t
 
VHBPCCR
;

1124 
__IO
 
ut32_t
 
VLCCR
;

1125 
__IO
 
ut32_t
 
VVSACCR
;

1126 
__IO
 
ut32_t
 
VVBPCCR
;

1127 
__IO
 
ut32_t
 
VVFPCCR
;

1128 
__IO
 
ut32_t
 
VVACCR
;

1129 
ut32_t
 
RESERVED7
[11];

1130 
__IO
 
ut32_t
 
TDCCR
;

1131 
ut32_t
 
RESERVED8
[155];

1132 
__IO
 
ut32_t
 
WCFGR
;

1133 
__IO
 
ut32_t
 
WCR
;

1134 
__IO
 
ut32_t
 
WIER
;

1135 
__IO
 
ut32_t
 
WISR
;

1136 
__IO
 
ut32_t
 
WIFCR
;

1137 
ut32_t
 
RESERVED9
;

1138 
__IO
 
ut32_t
 
WPCR
[5];

1139 
ut32_t
 
RESERVED10
;

1140 
__IO
 
ut32_t
 
WRPCR
;

1141 } 
	tDSI_TyDef
;

1150 
__IO
 
ut32_t
 
MACCR
;

1151 
__IO
 
ut32_t
 
MACFFR
;

1152 
__IO
 
ut32_t
 
MACHTHR
;

1153 
__IO
 
ut32_t
 
MACHTLR
;

1154 
__IO
 
ut32_t
 
MACMIIAR
;

1155 
__IO
 
ut32_t
 
MACMIIDR
;

1156 
__IO
 
ut32_t
 
MACFCR
;

1157 
__IO
 
ut32_t
 
MACVLANTR
;

1158 
ut32_t
 
RESERVED0
[2];

1159 
__IO
 
ut32_t
 
MACRWUFFR
;

1160 
__IO
 
ut32_t
 
MACPMTCSR
;

1161 
ut32_t
 
RESERVED1
[2];

1162 
__IO
 
ut32_t
 
MACSR
;

1163 
__IO
 
ut32_t
 
MACIMR
;

1164 
__IO
 
ut32_t
 
MACA0HR
;

1165 
__IO
 
ut32_t
 
MACA0LR
;

1166 
__IO
 
ut32_t
 
MACA1HR
;

1167 
__IO
 
ut32_t
 
MACA1LR
;

1168 
__IO
 
ut32_t
 
MACA2HR
;

1169 
__IO
 
ut32_t
 
MACA2LR
;

1170 
__IO
 
ut32_t
 
MACA3HR
;

1171 
__IO
 
ut32_t
 
MACA3LR
;

1172 
ut32_t
 
RESERVED2
[40];

1173 
__IO
 
ut32_t
 
MMCCR
;

1174 
__IO
 
ut32_t
 
MMCRIR
;

1175 
__IO
 
ut32_t
 
MMCTIR
;

1176 
__IO
 
ut32_t
 
MMCRIMR
;

1177 
__IO
 
ut32_t
 
MMCTIMR
;

1178 
ut32_t
 
RESERVED3
[14];

1179 
__IO
 
ut32_t
 
MMCTGFSCCR
;

1180 
__IO
 
ut32_t
 
MMCTGFMSCCR
;

1181 
ut32_t
 
RESERVED4
[5];

1182 
__IO
 
ut32_t
 
MMCTGFCR
;

1183 
ut32_t
 
RESERVED5
[10];

1184 
__IO
 
ut32_t
 
MMCRFCECR
;

1185 
__IO
 
ut32_t
 
MMCRFAECR
;

1186 
ut32_t
 
RESERVED6
[10];

1187 
__IO
 
ut32_t
 
MMCRGUFCR
;

1188 
ut32_t
 
RESERVED7
[334];

1189 
__IO
 
ut32_t
 
PTPTSCR
;

1190 
__IO
 
ut32_t
 
PTPSSIR
;

1191 
__IO
 
ut32_t
 
PTPTSHR
;

1192 
__IO
 
ut32_t
 
PTPTSLR
;

1193 
__IO
 
ut32_t
 
PTPTSHUR
;

1194 
__IO
 
ut32_t
 
PTPTSLUR
;

1195 
__IO
 
ut32_t
 
PTPTSAR
;

1196 
__IO
 
ut32_t
 
PTPTTHR
;

1197 
__IO
 
ut32_t
 
PTPTTLR
;

1198 
__IO
 
ut32_t
 
RESERVED8
;

1199 
__IO
 
ut32_t
 
PTPTSSR
;

1200 
ut32_t
 
RESERVED9
[565];

1201 
__IO
 
ut32_t
 
DMABMR
;

1202 
__IO
 
ut32_t
 
DMATPDR
;

1203 
__IO
 
ut32_t
 
DMARPDR
;

1204 
__IO
 
ut32_t
 
DMARDLAR
;

1205 
__IO
 
ut32_t
 
DMATDLAR
;

1206 
__IO
 
ut32_t
 
DMASR
;

1207 
__IO
 
ut32_t
 
DMAOMR
;

1208 
__IO
 
ut32_t
 
DMAIER
;

1209 
__IO
 
ut32_t
 
DMAMFBOCR
;

1210 
__IO
 
ut32_t
 
DMARSWTR
;

1211 
ut32_t
 
RESERVED10
[8];

1212 
__IO
 
ut32_t
 
DMACHTDR
;

1213 
__IO
 
ut32_t
 
DMACHRDR
;

1214 
__IO
 
ut32_t
 
DMACHTBAR
;

1215 
__IO
 
ut32_t
 
DMACHRBAR
;

1216 } 
	tETH_TyDef
;

1224 
__IO
 
ut32_t
 
IMR
;

1225 
__IO
 
ut32_t
 
EMR
;

1226 
__IO
 
ut32_t
 
RTSR
;

1227 
__IO
 
ut32_t
 
FTSR
;

1228 
__IO
 
ut32_t
 
SWIER
;

1229 
__IO
 
ut32_t
 
PR
;

1230 } 
	tEXTI_TyDef
;

1238 
__IO
 
ut32_t
 
ACR
;

1239 
__IO
 
ut32_t
 
KEYR
;

1240 
__IO
 
ut32_t
 
OPTKEYR
;

1241 
__IO
 
ut32_t
 
SR
;

1242 
__IO
 
ut32_t
 
CR
;

1243 
__IO
 
ut32_t
 
OPTCR
;

1244 
__IO
 
ut32_t
 
OPTCR1
;

1245 } 
	tFLASH_TyDef
;

1247 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
)

1254 
__IO
 
ut32_t
 
BTCR
[8];

1255 } 
	tFSMC_Bk1_TyDef
;

1263 
__IO
 
ut32_t
 
BWTR
[7];

1264 } 
	tFSMC_Bk1E_TyDef
;

1272 
__IO
 
ut32_t
 
PCR2
;

1273 
__IO
 
ut32_t
 
SR2
;

1274 
__IO
 
ut32_t
 
PMEM2
;

1275 
__IO
 
ut32_t
 
PATT2
;

1276 
ut32_t
 
RESERVED0
;

1277 
__IO
 
ut32_t
 
ECCR2
;

1278 } 
	tFSMC_Bk2_TyDef
;

1286 
__IO
 
ut32_t
 
PCR3
;

1287 
__IO
 
ut32_t
 
SR3
;

1288 
__IO
 
ut32_t
 
PMEM3
;

1289 
__IO
 
ut32_t
 
PATT3
;

1290 
ut32_t
 
RESERVED0
;

1291 
__IO
 
ut32_t
 
ECCR3
;

1292 } 
	tFSMC_Bk3_TyDef
;

1300 
__IO
 
ut32_t
 
PCR4
;

1301 
__IO
 
ut32_t
 
SR4
;

1302 
__IO
 
ut32_t
 
PMEM4
;

1303 
__IO
 
ut32_t
 
PATT4
;

1304 
__IO
 
ut32_t
 
PIO4
;

1305 } 
	tFSMC_Bk4_TyDef
;

1308 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

1315 
__IO
 
ut32_t
 
BTCR
[8];

1316 } 
	tFMC_Bk1_TyDef
;

1324 
__IO
 
ut32_t
 
BWTR
[7];

1325 } 
	tFMC_Bk1E_TyDef
;

1333 
__IO
 
ut32_t
 
PCR2
;

1334 
__IO
 
ut32_t
 
SR2
;

1335 
__IO
 
ut32_t
 
PMEM2
;

1336 
__IO
 
ut32_t
 
PATT2
;

1337 
ut32_t
 
RESERVED0
;

1338 
__IO
 
ut32_t
 
ECCR2
;

1339 } 
	tFMC_Bk2_TyDef
;

1347 
__IO
 
ut32_t
 
PCR3
;

1348 
__IO
 
ut32_t
 
SR3
;

1349 
__IO
 
ut32_t
 
PMEM3
;

1350 
__IO
 
ut32_t
 
PATT3
;

1351 
ut32_t
 
RESERVED0
;

1352 
__IO
 
ut32_t
 
ECCR3
;

1353 } 
	tFMC_Bk3_TyDef
;

1361 
__IO
 
ut32_t
 
PCR4
;

1362 
__IO
 
ut32_t
 
SR4
;

1363 
__IO
 
ut32_t
 
PMEM4
;

1364 
__IO
 
ut32_t
 
PATT4
;

1365 
__IO
 
ut32_t
 
PIO4
;

1366 } 
	tFMC_Bk4_TyDef
;

1374 
__IO
 
ut32_t
 
SDCR
[2];

1375 
__IO
 
ut32_t
 
SDTR
[2];

1376 
__IO
 
ut32_t
 
SDCMR
;

1377 
__IO
 
ut32_t
 
SDRTR
;

1378 
__IO
 
ut32_t
 
SDSR
;

1379 } 
	tFMC_Bk5_6_TyDef
;

1388 
__IO
 
ut32_t
 
MODER
;

1389 
__IO
 
ut32_t
 
OTYPER
;

1390 
__IO
 
ut32_t
 
OSPEEDR
;

1391 
__IO
 
ut32_t
 
PUPDR
;

1392 
__IO
 
ut32_t
 
IDR
;

1393 
__IO
 
ut32_t
 
ODR
;

1396 
__IO
 
ut32_t
 
BSRR
;

1397 
__IO
 
ut32_t
 
LCKR
;

1398 
__IO
 
ut32_t
 
AFR
[2];

1399 } 
	tGPIO_TyDef
;

1407 
__IO
 
ut32_t
 
MEMRMP
;

1408 
__IO
 
ut32_t
 
PMC
;

1409 
__IO
 
ut32_t
 
EXTICR
[4];

1410 #i
	`defed
 (
STM32F410xx
|| defed(
STM32F412xG
)

1411 
ut32_t
 
RESERVED
;

1412 
ut32_t
 
CFGR2
;

1413 
__IO
 
ut32_t
 
CMPCR
;

1414 
ut32_t
 
RESERVED1
[2];

1415 
__IO
 
ut32_t
 
CFGR
;

1417 
ut32_t
 
RESERVED
[2];

1418 
__IO
 
ut32_t
 
CMPCR
;

1420 } 
	tSYSCFG_TyDef
;

1428 
__IO
 
ut16_t
 
CR1
;

1429 
ut16_t
 
RESERVED0
;

1430 
__IO
 
ut16_t
 
CR2
;

1431 
ut16_t
 
RESERVED1
;

1432 
__IO
 
ut16_t
 
OAR1
;

1433 
ut16_t
 
RESERVED2
;

1434 
__IO
 
ut16_t
 
OAR2
;

1435 
ut16_t
 
RESERVED3
;

1436 
__IO
 
ut16_t
 
DR
;

1437 
ut16_t
 
RESERVED4
;

1438 
__IO
 
ut16_t
 
SR1
;

1439 
ut16_t
 
RESERVED5
;

1440 
__IO
 
ut16_t
 
SR2
;

1441 
ut16_t
 
RESERVED6
;

1442 
__IO
 
ut16_t
 
CCR
;

1443 
ut16_t
 
RESERVED7
;

1444 
__IO
 
ut16_t
 
TRISE
;

1445 
ut16_t
 
RESERVED8
;

1446 
__IO
 
ut16_t
 
FLTR
;

1447 
ut16_t
 
RESERVED9
;

1448 } 
	tI2C_TyDef
;

1450 #i
	`defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F446xx
)

1457 
__IO
 
ut32_t
 
CR1
;

1458 
__IO
 
ut32_t
 
CR2
;

1459 
__IO
 
ut32_t
 
OAR1
;

1460 
__IO
 
ut32_t
 
OAR2
;

1461 
__IO
 
ut32_t
 
TIMINGR
;

1462 
__IO
 
ut32_t
 
TIMEOUTR
;

1463 
__IO
 
ut32_t
 
ISR
;

1464 
__IO
 
ut32_t
 
ICR
;

1465 
__IO
 
ut32_t
 
PECR
;

1466 
__IO
 
ut32_t
 
RXDR
;

1467 
__IO
 
ut32_t
 
TXDR
;

1468 }
	tFMPI2C_TyDef
;

1477 
__IO
 
ut32_t
 
KR
;

1478 
__IO
 
ut32_t
 
PR
;

1479 
__IO
 
ut32_t
 
RLR
;

1480 
__IO
 
ut32_t
 
SR
;

1481 } 
	tIWDG_TyDef
;

1489 
ut32_t
 
RESERVED0
[2];

1490 
__IO
 
ut32_t
 
SSCR
;

1491 
__IO
 
ut32_t
 
BPCR
;

1492 
__IO
 
ut32_t
 
AWCR
;

1493 
__IO
 
ut32_t
 
TWCR
;

1494 
__IO
 
ut32_t
 
GCR
;

1495 
ut32_t
 
RESERVED1
[2];

1496 
__IO
 
ut32_t
 
SRCR
;

1497 
ut32_t
 
RESERVED2
[1];

1498 
__IO
 
ut32_t
 
BCCR
;

1499 
ut32_t
 
RESERVED3
[1];

1500 
__IO
 
ut32_t
 
IER
;

1501 
__IO
 
ut32_t
 
ISR
;

1502 
__IO
 
ut32_t
 
ICR
;

1503 
__IO
 
ut32_t
 
LIPCR
;

1504 
__IO
 
ut32_t
 
CPSR
;

1505 
__IO
 
ut32_t
 
CDSR
;

1506 } 
	tLTDC_TyDef
;

1514 
__IO
 
ut32_t
 
CR
;

1515 
__IO
 
ut32_t
 
WHPCR
;

1516 
__IO
 
ut32_t
 
WVPCR
;

1517 
__IO
 
ut32_t
 
CKCR
;

1518 
__IO
 
ut32_t
 
PFCR
;

1519 
__IO
 
ut32_t
 
CACR
;

1520 
__IO
 
ut32_t
 
DCCR
;

1521 
__IO
 
ut32_t
 
BFCR
;

1522 
ut32_t
 
RESERVED0
[2];

1523 
__IO
 
ut32_t
 
CFBAR
;

1524 
__IO
 
ut32_t
 
CFBLR
;

1525 
__IO
 
ut32_t
 
CFBLNR
;

1526 
ut32_t
 
RESERVED1
[3];

1527 
__IO
 
ut32_t
 
CLUTWR
;

1529 } 
	tLTDC_Lay_TyDef
;

1537 
__IO
 
ut32_t
 
CR
;

1538 
__IO
 
ut32_t
 
CSR
;

1539 } 
	tPWR_TyDef
;

1547 
__IO
 
ut32_t
 
CR
;

1548 
__IO
 
ut32_t
 
PLLCFGR
;

1549 
__IO
 
ut32_t
 
CFGR
;

1550 
__IO
 
ut32_t
 
CIR
;

1551 
__IO
 
ut32_t
 
AHB1RSTR
;

1552 
__IO
 
ut32_t
 
AHB2RSTR
;

1553 
__IO
 
ut32_t
 
AHB3RSTR
;

1554 
ut32_t
 
RESERVED0
;

1555 
__IO
 
ut32_t
 
APB1RSTR
;

1556 
__IO
 
ut32_t
 
APB2RSTR
;

1557 
ut32_t
 
RESERVED1
[2];

1558 
__IO
 
ut32_t
 
AHB1ENR
;

1559 
__IO
 
ut32_t
 
AHB2ENR
;

1560 
__IO
 
ut32_t
 
AHB3ENR
;

1561 
ut32_t
 
RESERVED2
;

1562 
__IO
 
ut32_t
 
APB1ENR
;

1563 
__IO
 
ut32_t
 
APB2ENR
;

1564 
ut32_t
 
RESERVED3
[2];

1565 
__IO
 
ut32_t
 
AHB1LPENR
;

1566 
__IO
 
ut32_t
 
AHB2LPENR
;

1567 
__IO
 
ut32_t
 
AHB3LPENR
;

1568 
ut32_t
 
RESERVED4
;

1569 
__IO
 
ut32_t
 
APB1LPENR
;

1570 
__IO
 
ut32_t
 
APB2LPENR
;

1571 
ut32_t
 
RESERVED5
[2];

1572 
__IO
 
ut32_t
 
BDCR
;

1573 
__IO
 
ut32_t
 
CSR
;

1574 
ut32_t
 
RESERVED6
[2];

1575 
__IO
 
ut32_t
 
SSCGR
;

1576 
__IO
 
ut32_t
 
PLLI2SCFGR
;

1577 
__IO
 
ut32_t
 
PLLSAICFGR
;

1578 
__IO
 
ut32_t
 
DCKCFGR
;

1579 
__IO
 
ut32_t
 
CKGATENR
;

1580 
__IO
 
ut32_t
 
DCKCFGR2
;

1582 } 
	tRCC_TyDef
;

1590 
__IO
 
ut32_t
 
TR
;

1591 
__IO
 
ut32_t
 
DR
;

1592 
__IO
 
ut32_t
 
CR
;

1593 
__IO
 
ut32_t
 
ISR
;

1594 
__IO
 
ut32_t
 
PRER
;

1595 
__IO
 
ut32_t
 
WUTR
;

1596 
__IO
 
ut32_t
 
CALIBR
;

1597 
__IO
 
ut32_t
 
ALRMAR
;

1598 
__IO
 
ut32_t
 
ALRMBR
;

1599 
__IO
 
ut32_t
 
WPR
;

1600 
__IO
 
ut32_t
 
SSR
;

1601 
__IO
 
ut32_t
 
SHIFTR
;

1602 
__IO
 
ut32_t
 
TSTR
;

1603 
__IO
 
ut32_t
 
TSDR
;

1604 
__IO
 
ut32_t
 
TSSSR
;

1605 
__IO
 
ut32_t
 
CALR
;

1606 
__IO
 
ut32_t
 
TAFCR
;

1607 
__IO
 
ut32_t
 
ALRMASSR
;

1608 
__IO
 
ut32_t
 
ALRMBSSR
;

1609 
ut32_t
 
RESERVED7
;

1610 
__IO
 
ut32_t
 
BKP0R
;

1611 
__IO
 
ut32_t
 
BKP1R
;

1612 
__IO
 
ut32_t
 
BKP2R
;

1613 
__IO
 
ut32_t
 
BKP3R
;

1614 
__IO
 
ut32_t
 
BKP4R
;

1615 
__IO
 
ut32_t
 
BKP5R
;

1616 
__IO
 
ut32_t
 
BKP6R
;

1617 
__IO
 
ut32_t
 
BKP7R
;

1618 
__IO
 
ut32_t
 
BKP8R
;

1619 
__IO
 
ut32_t
 
BKP9R
;

1620 
__IO
 
ut32_t
 
BKP10R
;

1621 
__IO
 
ut32_t
 
BKP11R
;

1622 
__IO
 
ut32_t
 
BKP12R
;

1623 
__IO
 
ut32_t
 
BKP13R
;

1624 
__IO
 
ut32_t
 
BKP14R
;

1625 
__IO
 
ut32_t
 
BKP15R
;

1626 
__IO
 
ut32_t
 
BKP16R
;

1627 
__IO
 
ut32_t
 
BKP17R
;

1628 
__IO
 
ut32_t
 
BKP18R
;

1629 
__IO
 
ut32_t
 
BKP19R
;

1630 } 
	tRTC_TyDef
;

1639 
__IO
 
ut32_t
 
GCR
;

1640 } 
	tSAI_TyDef
;

1644 
__IO
 
ut32_t
 
CR1
;

1645 
__IO
 
ut32_t
 
CR2
;

1646 
__IO
 
ut32_t
 
FRCR
;

1647 
__IO
 
ut32_t
 
SLOTR
;

1648 
__IO
 
ut32_t
 
IMR
;

1649 
__IO
 
ut32_t
 
SR
;

1650 
__IO
 
ut32_t
 
CLRFR
;

1651 
__IO
 
ut32_t
 
DR
;

1652 } 
	tSAI_Block_TyDef
;

1660 
__IO
 
ut32_t
 
POWER
;

1661 
__IO
 
ut32_t
 
CLKCR
;

1662 
__IO
 
ut32_t
 
ARG
;

1663 
__IO
 
ut32_t
 
CMD
;

1664 
__I
 
ut32_t
 
RESPCMD
;

1665 
__I
 
ut32_t
 
RESP1
;

1666 
__I
 
ut32_t
 
RESP2
;

1667 
__I
 
ut32_t
 
RESP3
;

1668 
__I
 
ut32_t
 
RESP4
;

1669 
__IO
 
ut32_t
 
DTIMER
;

1670 
__IO
 
ut32_t
 
DLEN
;

1671 
__IO
 
ut32_t
 
DCTRL
;

1672 
__I
 
ut32_t
 
DCOUNT
;

1673 
__I
 
ut32_t
 
STA
;

1674 
__IO
 
ut32_t
 
ICR
;

1675 
__IO
 
ut32_t
 
MASK
;

1676 
ut32_t
 
RESERVED0
[2];

1677 
__I
 
ut32_t
 
FIFOCNT
;

1678 
ut32_t
 
RESERVED1
[13];

1679 
__IO
 
ut32_t
 
FIFO
;

1680 } 
	tSDIO_TyDef
;

1688 
__IO
 
ut16_t
 
CR1
;

1689 
ut16_t
 
RESERVED0
;

1690 
__IO
 
ut16_t
 
CR2
;

1691 
ut16_t
 
RESERVED1
;

1692 
__IO
 
ut16_t
 
SR
;

1693 
ut16_t
 
RESERVED2
;

1694 
__IO
 
ut16_t
 
DR
;

1695 
ut16_t
 
RESERVED3
;

1696 
__IO
 
ut16_t
 
CRCPR
;

1697 
ut16_t
 
RESERVED4
;

1698 
__IO
 
ut16_t
 
RXCRCR
;

1699 
ut16_t
 
RESERVED5
;

1700 
__IO
 
ut16_t
 
TXCRCR
;

1701 
ut16_t
 
RESERVED6
;

1702 
__IO
 
ut16_t
 
I2SCFGR
;

1703 
ut16_t
 
RESERVED7
;

1704 
__IO
 
ut16_t
 
I2SPR
;

1705 
ut16_t
 
RESERVED8
;

1706 } 
	tSPI_TyDef
;

1708 #i
	`defed
(
STM32F446xx
)

1714 
__IO
 
ut32_t
 
CR
;

1715 
__IO
 
ut16_t
 
IMR
;

1716 
ut16_t
 
RESERVED0
;

1717 
__IO
 
ut32_t
 
SR
;

1718 
__IO
 
ut16_t
 
IFCR
;

1719 
ut16_t
 
RESERVED1
;

1720 
__IO
 
ut32_t
 
DR
;

1721 
__IO
 
ut32_t
 
CSR
;

1722 
__IO
 
ut32_t
 
DIR
;

1723 
ut16_t
 
RESERVED2
;

1724 } 
	tSPDIFRX_TyDef
;

1727 #i
	`defed
(
STM32F412xG
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

1733 
__IO
 
ut32_t
 
CR
;

1734 
__IO
 
ut32_t
 
DCR
;

1735 
__IO
 
ut32_t
 
SR
;

1736 
__IO
 
ut32_t
 
FCR
;

1737 
__IO
 
ut32_t
 
DLR
;

1738 
__IO
 
ut32_t
 
CCR
;

1739 
__IO
 
ut32_t
 
AR
;

1740 
__IO
 
ut32_t
 
ABR
;

1741 
__IO
 
ut32_t
 
DR
;

1742 
__IO
 
ut32_t
 
PSMKR
;

1743 
__IO
 
ut32_t
 
PSMAR
;

1744 
__IO
 
ut32_t
 
PIR
;

1745 
__IO
 
ut32_t
 
LPTR
;

1746 } 
	tQUADSPI_TyDef
;

1749 #i
	`defed
(
STM32F446xx
)

1755 
__IO
 
ut32_t
 
CR
;

1756 
__IO
 
ut16_t
 
IMR
;

1757 
ut16_t
 
RESERVED0
;

1758 
__IO
 
ut32_t
 
SR
;

1759 
__IO
 
ut16_t
 
IFCR
;

1760 
ut16_t
 
RESERVED1
;

1761 
__IO
 
ut32_t
 
DR
;

1762 
__IO
 
ut32_t
 
CSR
;

1763 
__IO
 
ut32_t
 
DIR
;

1764 
ut16_t
 
RESERVED2
;

1765 } 
	tSPDIF_TyDef
;

1774 
__IO
 
ut16_t
 
CR1
;

1775 
ut16_t
 
RESERVED0
;

1776 
__IO
 
ut16_t
 
CR2
;

1777 
ut16_t
 
RESERVED1
;

1778 
__IO
 
ut16_t
 
SMCR
;

1779 
ut16_t
 
RESERVED2
;

1780 
__IO
 
ut16_t
 
DIER
;

1781 
ut16_t
 
RESERVED3
;

1782 
__IO
 
ut16_t
 
SR
;

1783 
ut16_t
 
RESERVED4
;

1784 
__IO
 
ut16_t
 
EGR
;

1785 
ut16_t
 
RESERVED5
;

1786 
__IO
 
ut16_t
 
CCMR1
;

1787 
ut16_t
 
RESERVED6
;

1788 
__IO
 
ut16_t
 
CCMR2
;

1789 
ut16_t
 
RESERVED7
;

1790 
__IO
 
ut16_t
 
CCER
;

1791 
ut16_t
 
RESERVED8
;

1792 
__IO
 
ut32_t
 
CNT
;

1793 
__IO
 
ut16_t
 
PSC
;

1794 
ut16_t
 
RESERVED9
;

1795 
__IO
 
ut32_t
 
ARR
;

1796 
__IO
 
ut16_t
 
RCR
;

1797 
ut16_t
 
RESERVED10
;

1798 
__IO
 
ut32_t
 
CCR1
;

1799 
__IO
 
ut32_t
 
CCR2
;

1800 
__IO
 
ut32_t
 
CCR3
;

1801 
__IO
 
ut32_t
 
CCR4
;

1802 
__IO
 
ut16_t
 
BDTR
;

1803 
ut16_t
 
RESERVED11
;

1804 
__IO
 
ut16_t
 
DCR
;

1805 
ut16_t
 
RESERVED12
;

1806 
__IO
 
ut16_t
 
DMAR
;

1807 
ut16_t
 
RESERVED13
;

1808 
__IO
 
ut16_t
 
OR
;

1809 
ut16_t
 
RESERVED14
;

1810 } 
	tTIM_TyDef
;

1818 
__IO
 
ut16_t
 
SR
;

1819 
ut16_t
 
RESERVED0
;

1820 
__IO
 
ut16_t
 
DR
;

1821 
ut16_t
 
RESERVED1
;

1822 
__IO
 
ut16_t
 
BRR
;

1823 
ut16_t
 
RESERVED2
;

1824 
__IO
 
ut16_t
 
CR1
;

1825 
ut16_t
 
RESERVED3
;

1826 
__IO
 
ut16_t
 
CR2
;

1827 
ut16_t
 
RESERVED4
;

1828 
__IO
 
ut16_t
 
CR3
;

1829 
ut16_t
 
RESERVED5
;

1830 
__IO
 
ut16_t
 
GTPR
;

1831 
ut16_t
 
RESERVED6
;

1832 } 
	tUSART_TyDef
;

1840 
__IO
 
ut32_t
 
CR
;

1841 
__IO
 
ut32_t
 
CFR
;

1842 
__IO
 
ut32_t
 
SR
;

1843 } 
	tWWDG_TyDef
;

1851 
__IO
 
ut32_t
 
CR
;

1852 
__IO
 
ut32_t
 
SR
;

1853 
__IO
 
ut32_t
 
DR
;

1854 
__IO
 
ut32_t
 
DOUT
;

1855 
__IO
 
ut32_t
 
DMACR
;

1856 
__IO
 
ut32_t
 
IMSCR
;

1857 
__IO
 
ut32_t
 
RISR
;

1858 
__IO
 
ut32_t
 
MISR
;

1859 
__IO
 
ut32_t
 
K0LR
;

1860 
__IO
 
ut32_t
 
K0RR
;

1861 
__IO
 
ut32_t
 
K1LR
;

1862 
__IO
 
ut32_t
 
K1RR
;

1863 
__IO
 
ut32_t
 
K2LR
;

1864 
__IO
 
ut32_t
 
K2RR
;

1865 
__IO
 
ut32_t
 
K3LR
;

1866 
__IO
 
ut32_t
 
K3RR
;

1867 
__IO
 
ut32_t
 
IV0LR
;

1868 
__IO
 
ut32_t
 
IV0RR
;

1869 
__IO
 
ut32_t
 
IV1LR
;

1870 
__IO
 
ut32_t
 
IV1RR
;

1871 
__IO
 
ut32_t
 
CSGCMCCM0R
;

1872 
__IO
 
ut32_t
 
CSGCMCCM1R
;

1873 
__IO
 
ut32_t
 
CSGCMCCM2R
;

1874 
__IO
 
ut32_t
 
CSGCMCCM3R
;

1875 
__IO
 
ut32_t
 
CSGCMCCM4R
;

1876 
__IO
 
ut32_t
 
CSGCMCCM5R
;

1877 
__IO
 
ut32_t
 
CSGCMCCM6R
;

1878 
__IO
 
ut32_t
 
CSGCMCCM7R
;

1879 
__IO
 
ut32_t
 
CSGCM0R
;

1880 
__IO
 
ut32_t
 
CSGCM1R
;

1881 
__IO
 
ut32_t
 
CSGCM2R
;

1882 
__IO
 
ut32_t
 
CSGCM3R
;

1883 
__IO
 
ut32_t
 
CSGCM4R
;

1884 
__IO
 
ut32_t
 
CSGCM5R
;

1885 
__IO
 
ut32_t
 
CSGCM6R
;

1886 
__IO
 
ut32_t
 
CSGCM7R
;

1887 } 
	tCRYP_TyDef
;

1895 
__IO
 
ut32_t
 
CR
;

1896 
__IO
 
ut32_t
 
DIN
;

1897 
__IO
 
ut32_t
 
STR
;

1898 
__IO
 
ut32_t
 
HR
[5];

1899 
__IO
 
ut32_t
 
IMR
;

1900 
__IO
 
ut32_t
 
SR
;

1901 
ut32_t
 
RESERVED
[52];

1902 
__IO
 
ut32_t
 
CSR
[54];

1903 } 
	tHASH_TyDef
;

1911 
__IO
 
ut32_t
 
HR
[8];

1912 } 
	tHASH_DIGEST_TyDef
;

1920 
__IO
 
ut32_t
 
CR
;

1921 
__IO
 
ut32_t
 
SR
;

1922 
__IO
 
ut32_t
 
DR
;

1923 } 
	tRNG_TyDef
;

1925 #i
	`defed
(
STM32F410xx
)

1931 
__IO
 
ut32_t
 
ISR
;

1932 
__IO
 
ut32_t
 
ICR
;

1933 
__IO
 
ut32_t
 
IER
;

1934 
__IO
 
ut32_t
 
CFGR
;

1935 
__IO
 
ut32_t
 
CR
;

1936 
__IO
 
ut32_t
 
CMP
;

1937 
__IO
 
ut32_t
 
ARR
;

1938 
__IO
 
ut32_t
 
CNT
;

1939 
__IO
 
ut32_t
 
OR
;

1940 } 
	tLPTIM_TyDef
;

1949 
	#FLASH_BASE
 ((
ut32_t
)0x08000000

	)

1950 
	#CCMDATARAM_BASE
 ((
ut32_t
)0x10000000

	)

1951 
	#SRAM1_BASE
 ((
ut32_t
)0x20000000

	)

1952 
	#SRAM2_BASE
 ((
ut32_t
)0x2001C000

	)

1953 
	#SRAM3_BASE
 ((
ut32_t
)0x20020000

	)

1954 
	#PERIPH_BASE
 ((
ut32_t
)0x40000000

	)

1955 
	#BKPSRAM_BASE
 ((
ut32_t
)0x40024000

	)

1957 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
)

1958 
	#FSMC_R_BASE
 ((
ut32_t
)0xA0000000

	)

1961 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

1962 
	#FMC_R_BASE
 ((
ut32_t
)0xA0000000

	)

1965 #i
	`defed
(
STM32F412xG
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

1966 
	#QSPI_R_BASE
 ((
ut32_t
)0xA0001000

	)

1969 
	#CCMDATARAM_BB_BASE
 ((
ut32_t
)0x12000000

	)

1970 
	#SRAM1_BB_BASE
 ((
ut32_t
)0x22000000

	)

1971 
	#SRAM2_BB_BASE
 ((
ut32_t
)0x22380000

	)

1972 
	#SRAM3_BB_BASE
 ((
ut32_t
)0x22400000

	)

1973 
	#PERIPH_BB_BASE
 ((
ut32_t
)0x42000000

	)

1974 
	#BKPSRAM_BB_BASE
 ((
ut32_t
)0x42480000

	)

1977 
	#SRAM_BASE
 
SRAM1_BASE


	)

1978 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

1982 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1983 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

1984 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

1985 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

1988 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1989 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1990 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1991 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1992 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1993 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1994 #i
	`defed
(
STM32F410xx
)

1995 
	#LPTIM1_BASE
 (
APB1PERIPH_BASE
 + 0x2400)

	)

1997 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1998 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1999 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

2000 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

2001 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

2002 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

2003 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

2004 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

2005 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

2006 #i
	`defed
(
STM32F446xx
)

2007 
	#SPDIFRX_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

2009 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

2010 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

2011 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

2012 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

2013 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

2014 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

2015 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

2016 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

2017 #i
	`defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F446xx
)

2018 
	#FMPI2C1_BASE
 (
APB1PERIPH_BASE
 + 0x6000)

	)

2020 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

2021 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

2022 #i
	`defed
(
STM32F446xx
)

2023 
	#CEC_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

2025 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

2026 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

2027 
	#UART7_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

2028 
	#UART8_BASE
 (
APB1PERIPH_BASE
 + 0x7C00)

	)

2031 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

2032 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

2033 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

2034 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

2035 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

2036 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

2037 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

2038 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

2039 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

2040 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

2041 
	#SPI4_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

2042 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

2043 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

2044 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

2045 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

2046 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

2047 
	#SPI5_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

2048 
	#SPI6_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

2049 
	#SAI1_BASE
 (
APB2PERIPH_BASE
 + 0x5800)

	)

2050 
	#SAI1_Block_A_BASE
 (
SAI1_BASE
 + 0x004)

	)

2051 
	#SAI1_Block_B_BASE
 (
SAI1_BASE
 + 0x024)

	)

2052 #i
	`defed
(
STM32F446xx
)

2053 
	#SAI2_BASE
 (
APB2PERIPH_BASE
 + 0x5C00)

	)

2054 
	#SAI2_Block_A_BASE
 (
SAI2_BASE
 + 0x004)

	)

2055 
	#SAI2_Block_B_BASE
 (
SAI2_BASE
 + 0x024)

	)

2057 
	#LTDC_BASE
 (
APB2PERIPH_BASE
 + 0x6800)

	)

2058 
	#LTDC_Lay1_BASE
 (
LTDC_BASE
 + 0x84)

	)

2059 
	#LTDC_Lay2_BASE
 (
LTDC_BASE
 + 0x104)

	)

2060 #i
	`defed
(
STM32F469_479xx
)

2061 
	#DSI_BASE
 (
APB2PERIPH_BASE
 + 0x6C00)

	)

2063 #i
	`defed
(
STM32F412xG
)

2064 
	#DFSDM1_BASE
 (
APB2PERIPH_BASE
 + 0x6000)

	)

2065 
	#DFSDM1_Chl0_BASE
 (
DFSDM1_BASE
 + 0x00)

	)

2066 
	#DFSDM1_Chl1_BASE
 (
DFSDM1_BASE
 + 0x20)

	)

2067 
	#DFSDM1_Chl2_BASE
 (
DFSDM1_BASE
 + 0x40)

	)

2068 
	#DFSDM1_Chl3_BASE
 (
DFSDM1_BASE
 + 0x60)

	)

2069 
	#DFSDM1_Fr0_BASE
 (
DFSDM1_BASE
 + 0x100)

	)

2070 
	#DFSDM1_Fr1_BASE
 (
DFSDM1_BASE
 + 0x180)

	)

2071 
	#DFSDM0
 ((
DFSDM_TyDef
 *
DFSDM1_Fr0_BASE
)

	)

2072 
	#DFSDM1
 ((
DFSDM_TyDef
 *
DFSDM1_Fr1_BASE
)

	)

2076 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

2077 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

2078 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

2079 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

2080 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

2081 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

2082 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

2083 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

2084 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

2085 
	#GPIOJ_BASE
 (
AHB1PERIPH_BASE
 + 0x2400)

	)

2086 
	#GPIOK_BASE
 (
AHB1PERIPH_BASE
 + 0x2800)

	)

2087 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

2088 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

2089 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

2090 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

2091 
	#DMA1_Sm0_BASE
 (
DMA1_BASE
 + 0x010)

	)

2092 
	#DMA1_Sm1_BASE
 (
DMA1_BASE
 + 0x028)

	)

2093 
	#DMA1_Sm2_BASE
 (
DMA1_BASE
 + 0x040)

	)

2094 
	#DMA1_Sm3_BASE
 (
DMA1_BASE
 + 0x058)

	)

2095 
	#DMA1_Sm4_BASE
 (
DMA1_BASE
 + 0x070)

	)

2096 
	#DMA1_Sm5_BASE
 (
DMA1_BASE
 + 0x088)

	)

2097 
	#DMA1_Sm6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

2098 
	#DMA1_Sm7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

2099 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

2100 
	#DMA2_Sm0_BASE
 (
DMA2_BASE
 + 0x010)

	)

2101 
	#DMA2_Sm1_BASE
 (
DMA2_BASE
 + 0x028)

	)

2102 
	#DMA2_Sm2_BASE
 (
DMA2_BASE
 + 0x040)

	)

2103 
	#DMA2_Sm3_BASE
 (
DMA2_BASE
 + 0x058)

	)

2104 
	#DMA2_Sm4_BASE
 (
DMA2_BASE
 + 0x070)

	)

2105 
	#DMA2_Sm5_BASE
 (
DMA2_BASE
 + 0x088)

	)

2106 
	#DMA2_Sm6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

2107 
	#DMA2_Sm7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

2108 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

2109 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

2110 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

2111 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

2112 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

2113 
	#DMA2D_BASE
 (
AHB1PERIPH_BASE
 + 0xB000)

	)

2116 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

2117 
	#CRYP_BASE
 (
AHB2PERIPH_BASE
 + 0x60000)

	)

2118 
	#HASH_BASE
 (
AHB2PERIPH_BASE
 + 0x60400)

	)

2119 
	#HASH_DIGEST_BASE
 (
AHB2PERIPH_BASE
 + 0x60710)

	)

2120 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

2122 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
)

2124 
	#FSMC_Bk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

2125 
	#FSMC_Bk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

2126 
	#FSMC_Bk2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

2127 
	#FSMC_Bk3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

2128 
	#FSMC_Bk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

2131 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2133 
	#FMC_Bk1_R_BASE
 (
FMC_R_BASE
 + 0x0000)

	)

2134 
	#FMC_Bk1E_R_BASE
 (
FMC_R_BASE
 + 0x0104)

	)

2135 
	#FMC_Bk2_R_BASE
 (
FMC_R_BASE
 + 0x0060)

	)

2136 
	#FMC_Bk3_R_BASE
 (
FMC_R_BASE
 + 0x0080)

	)

2137 
	#FMC_Bk4_R_BASE
 (
FMC_R_BASE
 + 0x00A0)

	)

2138 
	#FMC_Bk5_6_R_BASE
 (
FMC_R_BASE
 + 0x0140)

	)

2142 
	#DBGMCU_BASE
 ((
ut32_t
 )0xE0042000)

	)

2151 #i
	`defed
(
STM32F412xG
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2152 
	#QUADSPI
 ((
QUADSPI_TyDef
 *
QSPI_R_BASE
)

	)

2154 
	#TIM2
 ((
TIM_TyDef
 *
TIM2_BASE
)

	)

2155 
	#TIM3
 ((
TIM_TyDef
 *
TIM3_BASE
)

	)

2156 
	#TIM4
 ((
TIM_TyDef
 *
TIM4_BASE
)

	)

2157 
	#TIM5
 ((
TIM_TyDef
 *
TIM5_BASE
)

	)

2158 
	#TIM6
 ((
TIM_TyDef
 *
TIM6_BASE
)

	)

2159 
	#TIM7
 ((
TIM_TyDef
 *
TIM7_BASE
)

	)

2160 
	#TIM12
 ((
TIM_TyDef
 *
TIM12_BASE
)

	)

2161 
	#TIM13
 ((
TIM_TyDef
 *
TIM13_BASE
)

	)

2162 
	#TIM14
 ((
TIM_TyDef
 *
TIM14_BASE
)

	)

2163 
	#RTC
 ((
RTC_TyDef
 *
RTC_BASE
)

	)

2164 
	#WWDG
 ((
WWDG_TyDef
 *
WWDG_BASE
)

	)

2165 
	#IWDG
 ((
IWDG_TyDef
 *
IWDG_BASE
)

	)

2166 
	#I2S2ext
 ((
SPI_TyDef
 *
I2S2ext_BASE
)

	)

2167 
	#SPI2
 ((
SPI_TyDef
 *
SPI2_BASE
)

	)

2168 
	#SPI3
 ((
SPI_TyDef
 *
SPI3_BASE
)

	)

2169 #i
	`defed
(
STM32F446xx
)

2170 
	#SPDIFRX
 ((
SPDIFRX_TyDef
 *
SPDIFRX_BASE
)

	)

2172 
	#I2S3ext
 ((
SPI_TyDef
 *
I2S3ext_BASE
)

	)

2173 
	#USART2
 ((
USART_TyDef
 *
USART2_BASE
)

	)

2174 
	#USART3
 ((
USART_TyDef
 *
USART3_BASE
)

	)

2175 
	#UART4
 ((
USART_TyDef
 *
UART4_BASE
)

	)

2176 
	#UART5
 ((
USART_TyDef
 *
UART5_BASE
)

	)

2177 
	#I2C1
 ((
I2C_TyDef
 *
I2C1_BASE
)

	)

2178 
	#I2C2
 ((
I2C_TyDef
 *
I2C2_BASE
)

	)

2179 
	#I2C3
 ((
I2C_TyDef
 *
I2C3_BASE
)

	)

2180 #i
	`defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F446xx
)

2181 
	#FMPI2C1
 ((
FMPI2C_TyDef
 *
FMPI2C1_BASE
)

	)

2183 #i
	`defed
(
STM32F410xx
)

2184 
	#LPTIM1
 ((
LPTIM_TyDef
 *
LPTIM1_BASE
)

	)

2186 
	#CAN1
 ((
CAN_TyDef
 *
CAN1_BASE
)

	)

2187 
	#CAN2
 ((
CAN_TyDef
 *
CAN2_BASE
)

	)

2188 #i
	`defed
(
STM32F446xx
)

2189 
	#CEC
 ((
CEC_TyDef
 *
CEC_BASE
)

	)

2191 
	#PWR
 ((
PWR_TyDef
 *
PWR_BASE
)

	)

2192 
	#DAC
 ((
DAC_TyDef
 *
DAC_BASE
)

	)

2193 
	#UART7
 ((
USART_TyDef
 *
UART7_BASE
)

	)

2194 
	#UART8
 ((
USART_TyDef
 *
UART8_BASE
)

	)

2195 
	#TIM1
 ((
TIM_TyDef
 *
TIM1_BASE
)

	)

2196 
	#TIM8
 ((
TIM_TyDef
 *
TIM8_BASE
)

	)

2197 
	#USART1
 ((
USART_TyDef
 *
USART1_BASE
)

	)

2198 
	#USART6
 ((
USART_TyDef
 *
USART6_BASE
)

	)

2199 
	#ADC
 ((
ADC_Comm_TyDef
 *
ADC_BASE
)

	)

2200 
	#ADC1
 ((
ADC_TyDef
 *
ADC1_BASE
)

	)

2201 
	#ADC2
 ((
ADC_TyDef
 *
ADC2_BASE
)

	)

2202 
	#ADC3
 ((
ADC_TyDef
 *
ADC3_BASE
)

	)

2203 
	#SDIO
 ((
SDIO_TyDef
 *
SDIO_BASE
)

	)

2204 
	#SPI1
 ((
SPI_TyDef
 *
SPI1_BASE
)

	)

2205 
	#SPI4
 ((
SPI_TyDef
 *
SPI4_BASE
)

	)

2206 
	#SYSCFG
 ((
SYSCFG_TyDef
 *
SYSCFG_BASE
)

	)

2207 
	#EXTI
 ((
EXTI_TyDef
 *
EXTI_BASE
)

	)

2208 
	#TIM9
 ((
TIM_TyDef
 *
TIM9_BASE
)

	)

2209 
	#TIM10
 ((
TIM_TyDef
 *
TIM10_BASE
)

	)

2210 
	#TIM11
 ((
TIM_TyDef
 *
TIM11_BASE
)

	)

2211 
	#SPI5
 ((
SPI_TyDef
 *
SPI5_BASE
)

	)

2212 
	#SPI6
 ((
SPI_TyDef
 *
SPI6_BASE
)

	)

2213 
	#SAI1
 ((
SAI_TyDef
 *
SAI1_BASE
)

	)

2214 
	#SAI1_Block_A
 ((
SAI_Block_TyDef
 *)
SAI1_Block_A_BASE
)

	)

2215 
	#SAI1_Block_B
 ((
SAI_Block_TyDef
 *)
SAI1_Block_B_BASE
)

	)

2216 #i
	`defed
(
STM32F446xx
)

2217 
	#SAI2
 ((
SAI_TyDef
 *
SAI2_BASE
)

	)

2218 
	#SAI2_Block_A
 ((
SAI_Block_TyDef
 *)
SAI2_Block_A_BASE
)

	)

2219 
	#SAI2_Block_B
 ((
SAI_Block_TyDef
 *)
SAI2_Block_B_BASE
)

	)

2221 
	#LTDC
 ((
LTDC_TyDef
 *)
LTDC_BASE
)

	)

2222 
	#LTDC_Lay1
 ((
LTDC_Lay_TyDef
 *)
LTDC_Lay1_BASE
)

	)

2223 
	#LTDC_Lay2
 ((
LTDC_Lay_TyDef
 *)
LTDC_Lay2_BASE
)

	)

2224 #i
	`defed
(
STM32F469_479xx
)

2225 
	#DSI
 ((
DSI_TyDef
 *)
DSI_BASE
)

	)

2227 #i
	`defed
(
STM32F412xG
)

2228 
	#DFSDM1_Chl0
 ((
DFSDM_Chl_TyDef
 *
DFSDM1_Chl0_BASE
)

	)

2229 
	#DFSDM1_Chl1
 ((
DFSDM_Chl_TyDef
 *
DFSDM1_Chl1_BASE
)

	)

2230 
	#DFSDM1_Chl2
 ((
DFSDM_Chl_TyDef
 *
DFSDM1_Chl2_BASE
)

	)

2231 
	#DFSDM1_Chl3
 ((
DFSDM_Chl_TyDef
 *
DFSDM1_Chl3_BASE
)

	)

2232 
	#DFSDM1_Fr0
 ((
DFSDM_TyDef
 *
DFSDM_Fr0_BASE
)

	)

2233 
	#DFSDM1_Fr1
 ((
DFSDM_TyDef
 *
DFSDM_Fr1_BASE
)

	)

2235 
	#GPIOA
 ((
GPIO_TyDef
 *
GPIOA_BASE
)

	)

2236 
	#GPIOB
 ((
GPIO_TyDef
 *
GPIOB_BASE
)

	)

2237 
	#GPIOC
 ((
GPIO_TyDef
 *
GPIOC_BASE
)

	)

2238 
	#GPIOD
 ((
GPIO_TyDef
 *
GPIOD_BASE
)

	)

2239 
	#GPIOE
 ((
GPIO_TyDef
 *
GPIOE_BASE
)

	)

2240 
	#GPIOF
 ((
GPIO_TyDef
 *
GPIOF_BASE
)

	)

2241 
	#GPIOG
 ((
GPIO_TyDef
 *
GPIOG_BASE
)

	)

2242 
	#GPIOH
 ((
GPIO_TyDef
 *
GPIOH_BASE
)

	)

2243 
	#GPIOI
 ((
GPIO_TyDef
 *
GPIOI_BASE
)

	)

2244 
	#GPIOJ
 ((
GPIO_TyDef
 *
GPIOJ_BASE
)

	)

2245 
	#GPIOK
 ((
GPIO_TyDef
 *
GPIOK_BASE
)

	)

2246 
	#CRC
 ((
CRC_TyDef
 *
CRC_BASE
)

	)

2247 
	#RCC
 ((
RCC_TyDef
 *
RCC_BASE
)

	)

2248 
	#FLASH
 ((
FLASH_TyDef
 *
FLASH_R_BASE
)

	)

2249 
	#DMA1
 ((
DMA_TyDef
 *
DMA1_BASE
)

	)

2250 
	#DMA1_Sm0
 ((
DMA_Sm_TyDef
 *
DMA1_Sm0_BASE
)

	)

2251 
	#DMA1_Sm1
 ((
DMA_Sm_TyDef
 *
DMA1_Sm1_BASE
)

	)

2252 
	#DMA1_Sm2
 ((
DMA_Sm_TyDef
 *
DMA1_Sm2_BASE
)

	)

2253 
	#DMA1_Sm3
 ((
DMA_Sm_TyDef
 *
DMA1_Sm3_BASE
)

	)

2254 
	#DMA1_Sm4
 ((
DMA_Sm_TyDef
 *
DMA1_Sm4_BASE
)

	)

2255 
	#DMA1_Sm5
 ((
DMA_Sm_TyDef
 *
DMA1_Sm5_BASE
)

	)

2256 
	#DMA1_Sm6
 ((
DMA_Sm_TyDef
 *
DMA1_Sm6_BASE
)

	)

2257 
	#DMA1_Sm7
 ((
DMA_Sm_TyDef
 *
DMA1_Sm7_BASE
)

	)

2258 
	#DMA2
 ((
DMA_TyDef
 *
DMA2_BASE
)

	)

2259 
	#DMA2_Sm0
 ((
DMA_Sm_TyDef
 *
DMA2_Sm0_BASE
)

	)

2260 
	#DMA2_Sm1
 ((
DMA_Sm_TyDef
 *
DMA2_Sm1_BASE
)

	)

2261 
	#DMA2_Sm2
 ((
DMA_Sm_TyDef
 *
DMA2_Sm2_BASE
)

	)

2262 
	#DMA2_Sm3
 ((
DMA_Sm_TyDef
 *
DMA2_Sm3_BASE
)

	)

2263 
	#DMA2_Sm4
 ((
DMA_Sm_TyDef
 *
DMA2_Sm4_BASE
)

	)

2264 
	#DMA2_Sm5
 ((
DMA_Sm_TyDef
 *
DMA2_Sm5_BASE
)

	)

2265 
	#DMA2_Sm6
 ((
DMA_Sm_TyDef
 *
DMA2_Sm6_BASE
)

	)

2266 
	#DMA2_Sm7
 ((
DMA_Sm_TyDef
 *
DMA2_Sm7_BASE
)

	)

2267 
	#ETH
 ((
ETH_TyDef
 *
ETH_BASE
)

	)

2268 
	#DMA2D
 ((
DMA2D_TyDef
 *)
DMA2D_BASE
)

	)

2269 
	#DCMI
 ((
DCMI_TyDef
 *
DCMI_BASE
)

	)

2270 
	#CRYP
 ((
CRYP_TyDef
 *
CRYP_BASE
)

	)

2271 
	#HASH
 ((
HASH_TyDef
 *
HASH_BASE
)

	)

2272 
	#HASH_DIGEST
 ((
HASH_DIGEST_TyDef
 *
HASH_DIGEST_BASE
)

	)

2273 
	#RNG
 ((
RNG_TyDef
 *
RNG_BASE
)

	)

2275 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
)

2276 
	#FSMC_Bk1
 ((
FSMC_Bk1_TyDef
 *
FSMC_Bk1_R_BASE
)

	)

2277 
	#FSMC_Bk1E
 ((
FSMC_Bk1E_TyDef
 *
FSMC_Bk1E_R_BASE
)

	)

2278 
	#FSMC_Bk2
 ((
FSMC_Bk2_TyDef
 *
FSMC_Bk2_R_BASE
)

	)

2279 
	#FSMC_Bk3
 ((
FSMC_Bk3_TyDef
 *
FSMC_Bk3_R_BASE
)

	)

2280 
	#FSMC_Bk4
 ((
FSMC_Bk4_TyDef
 *
FSMC_Bk4_R_BASE
)

	)

2283 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2284 
	#FMC_Bk1
 ((
FMC_Bk1_TyDef
 *
FMC_Bk1_R_BASE
)

	)

2285 
	#FMC_Bk1E
 ((
FMC_Bk1E_TyDef
 *
FMC_Bk1E_R_BASE
)

	)

2286 
	#FMC_Bk2
 ((
FMC_Bk2_TyDef
 *
FMC_Bk2_R_BASE
)

	)

2287 
	#FMC_Bk3
 ((
FMC_Bk3_TyDef
 *
FMC_Bk3_R_BASE
)

	)

2288 
	#FMC_Bk4
 ((
FMC_Bk4_TyDef
 *
FMC_Bk4_R_BASE
)

	)

2289 
	#FMC_Bk5_6
 ((
FMC_Bk5_6_TyDef
 *
FMC_Bk5_6_R_BASE
)

	)

2292 
	#DBGMCU
 ((
DBGMCU_TyDef
 *
DBGMCU_BASE
)

	)

2316 
	#ADC_SR_AWD
 ((
ut8_t
)0x01

	)

2317 
	#ADC_SR_EOC
 ((
ut8_t
)0x02

	)

2318 
	#ADC_SR_JEOC
 ((
ut8_t
)0x04

	)

2319 
	#ADC_SR_JSTRT
 ((
ut8_t
)0x08

	)

2320 
	#ADC_SR_STRT
 ((
ut8_t
)0x10

	)

2321 
	#ADC_SR_OVR
 ((
ut8_t
)0x20

	)

2324 
	#ADC_CR1_AWDCH
 ((
ut32_t
)0x0000001F

	)

2325 
	#ADC_CR1_AWDCH_0
 ((
ut32_t
)0x00000001

	)

2326 
	#ADC_CR1_AWDCH_1
 ((
ut32_t
)0x00000002

	)

2327 
	#ADC_CR1_AWDCH_2
 ((
ut32_t
)0x00000004

	)

2328 
	#ADC_CR1_AWDCH_3
 ((
ut32_t
)0x00000008

	)

2329 
	#ADC_CR1_AWDCH_4
 ((
ut32_t
)0x00000010

	)

2330 
	#ADC_CR1_EOCIE
 ((
ut32_t
)0x00000020

	)

2331 
	#ADC_CR1_AWDIE
 ((
ut32_t
)0x00000040

	)

2332 
	#ADC_CR1_JEOCIE
 ((
ut32_t
)0x00000080

	)

2333 
	#ADC_CR1_SCAN
 ((
ut32_t
)0x00000100

	)

2334 
	#ADC_CR1_AWDSGL
 ((
ut32_t
)0x00000200

	)

2335 
	#ADC_CR1_JAUTO
 ((
ut32_t
)0x00000400

	)

2336 
	#ADC_CR1_DISCEN
 ((
ut32_t
)0x00000800

	)

2337 
	#ADC_CR1_JDISCEN
 ((
ut32_t
)0x00001000

	)

2338 
	#ADC_CR1_DISCNUM
 ((
ut32_t
)0x0000E000

	)

2339 
	#ADC_CR1_DISCNUM_0
 ((
ut32_t
)0x00002000

	)

2340 
	#ADC_CR1_DISCNUM_1
 ((
ut32_t
)0x00004000

	)

2341 
	#ADC_CR1_DISCNUM_2
 ((
ut32_t
)0x00008000

	)

2342 
	#ADC_CR1_JAWDEN
 ((
ut32_t
)0x00400000

	)

2343 
	#ADC_CR1_AWDEN
 ((
ut32_t
)0x00800000

	)

2344 
	#ADC_CR1_RES
 ((
ut32_t
)0x03000000

	)

2345 
	#ADC_CR1_RES_0
 ((
ut32_t
)0x01000000

	)

2346 
	#ADC_CR1_RES_1
 ((
ut32_t
)0x02000000

	)

2347 
	#ADC_CR1_OVRIE
 ((
ut32_t
)0x04000000

	)

2350 
	#ADC_CR2_ADON
 ((
ut32_t
)0x00000001

	)

2351 
	#ADC_CR2_CONT
 ((
ut32_t
)0x00000002

	)

2352 
	#ADC_CR2_DMA
 ((
ut32_t
)0x00000100

	)

2353 
	#ADC_CR2_DDS
 ((
ut32_t
)0x00000200

	)

2354 
	#ADC_CR2_EOCS
 ((
ut32_t
)0x00000400

	)

2355 
	#ADC_CR2_ALIGN
 ((
ut32_t
)0x00000800

	)

2356 
	#ADC_CR2_JEXTSEL
 ((
ut32_t
)0x000F0000

	)

2357 
	#ADC_CR2_JEXTSEL_0
 ((
ut32_t
)0x00010000

	)

2358 
	#ADC_CR2_JEXTSEL_1
 ((
ut32_t
)0x00020000

	)

2359 
	#ADC_CR2_JEXTSEL_2
 ((
ut32_t
)0x00040000

	)

2360 
	#ADC_CR2_JEXTSEL_3
 ((
ut32_t
)0x00080000

	)

2361 
	#ADC_CR2_JEXTEN
 ((
ut32_t
)0x00300000

	)

2362 
	#ADC_CR2_JEXTEN_0
 ((
ut32_t
)0x00100000

	)

2363 
	#ADC_CR2_JEXTEN_1
 ((
ut32_t
)0x00200000

	)

2364 
	#ADC_CR2_JSWSTART
 ((
ut32_t
)0x00400000

	)

2365 
	#ADC_CR2_EXTSEL
 ((
ut32_t
)0x0F000000

	)

2366 
	#ADC_CR2_EXTSEL_0
 ((
ut32_t
)0x01000000

	)

2367 
	#ADC_CR2_EXTSEL_1
 ((
ut32_t
)0x02000000

	)

2368 
	#ADC_CR2_EXTSEL_2
 ((
ut32_t
)0x04000000

	)

2369 
	#ADC_CR2_EXTSEL_3
 ((
ut32_t
)0x08000000

	)

2370 
	#ADC_CR2_EXTEN
 ((
ut32_t
)0x30000000

	)

2371 
	#ADC_CR2_EXTEN_0
 ((
ut32_t
)0x10000000

	)

2372 
	#ADC_CR2_EXTEN_1
 ((
ut32_t
)0x20000000

	)

2373 
	#ADC_CR2_SWSTART
 ((
ut32_t
)0x40000000

	)

2376 
	#ADC_SMPR1_SMP10
 ((
ut32_t
)0x00000007

	)

2377 
	#ADC_SMPR1_SMP10_0
 ((
ut32_t
)0x00000001

	)

2378 
	#ADC_SMPR1_SMP10_1
 ((
ut32_t
)0x00000002

	)

2379 
	#ADC_SMPR1_SMP10_2
 ((
ut32_t
)0x00000004

	)

2380 
	#ADC_SMPR1_SMP11
 ((
ut32_t
)0x00000038

	)

2381 
	#ADC_SMPR1_SMP11_0
 ((
ut32_t
)0x00000008

	)

2382 
	#ADC_SMPR1_SMP11_1
 ((
ut32_t
)0x00000010

	)

2383 
	#ADC_SMPR1_SMP11_2
 ((
ut32_t
)0x00000020

	)

2384 
	#ADC_SMPR1_SMP12
 ((
ut32_t
)0x000001C0

	)

2385 
	#ADC_SMPR1_SMP12_0
 ((
ut32_t
)0x00000040

	)

2386 
	#ADC_SMPR1_SMP12_1
 ((
ut32_t
)0x00000080

	)

2387 
	#ADC_SMPR1_SMP12_2
 ((
ut32_t
)0x00000100

	)

2388 
	#ADC_SMPR1_SMP13
 ((
ut32_t
)0x00000E00

	)

2389 
	#ADC_SMPR1_SMP13_0
 ((
ut32_t
)0x00000200

	)

2390 
	#ADC_SMPR1_SMP13_1
 ((
ut32_t
)0x00000400

	)

2391 
	#ADC_SMPR1_SMP13_2
 ((
ut32_t
)0x00000800

	)

2392 
	#ADC_SMPR1_SMP14
 ((
ut32_t
)0x00007000

	)

2393 
	#ADC_SMPR1_SMP14_0
 ((
ut32_t
)0x00001000

	)

2394 
	#ADC_SMPR1_SMP14_1
 ((
ut32_t
)0x00002000

	)

2395 
	#ADC_SMPR1_SMP14_2
 ((
ut32_t
)0x00004000

	)

2396 
	#ADC_SMPR1_SMP15
 ((
ut32_t
)0x00038000

	)

2397 
	#ADC_SMPR1_SMP15_0
 ((
ut32_t
)0x00008000

	)

2398 
	#ADC_SMPR1_SMP15_1
 ((
ut32_t
)0x00010000

	)

2399 
	#ADC_SMPR1_SMP15_2
 ((
ut32_t
)0x00020000

	)

2400 
	#ADC_SMPR1_SMP16
 ((
ut32_t
)0x001C0000

	)

2401 
	#ADC_SMPR1_SMP16_0
 ((
ut32_t
)0x00040000

	)

2402 
	#ADC_SMPR1_SMP16_1
 ((
ut32_t
)0x00080000

	)

2403 
	#ADC_SMPR1_SMP16_2
 ((
ut32_t
)0x00100000

	)

2404 
	#ADC_SMPR1_SMP17
 ((
ut32_t
)0x00E00000

	)

2405 
	#ADC_SMPR1_SMP17_0
 ((
ut32_t
)0x00200000

	)

2406 
	#ADC_SMPR1_SMP17_1
 ((
ut32_t
)0x00400000

	)

2407 
	#ADC_SMPR1_SMP17_2
 ((
ut32_t
)0x00800000

	)

2408 
	#ADC_SMPR1_SMP18
 ((
ut32_t
)0x07000000

	)

2409 
	#ADC_SMPR1_SMP18_0
 ((
ut32_t
)0x01000000

	)

2410 
	#ADC_SMPR1_SMP18_1
 ((
ut32_t
)0x02000000

	)

2411 
	#ADC_SMPR1_SMP18_2
 ((
ut32_t
)0x04000000

	)

2414 
	#ADC_SMPR2_SMP0
 ((
ut32_t
)0x00000007

	)

2415 
	#ADC_SMPR2_SMP0_0
 ((
ut32_t
)0x00000001

	)

2416 
	#ADC_SMPR2_SMP0_1
 ((
ut32_t
)0x00000002

	)

2417 
	#ADC_SMPR2_SMP0_2
 ((
ut32_t
)0x00000004

	)

2418 
	#ADC_SMPR2_SMP1
 ((
ut32_t
)0x00000038

	)

2419 
	#ADC_SMPR2_SMP1_0
 ((
ut32_t
)0x00000008

	)

2420 
	#ADC_SMPR2_SMP1_1
 ((
ut32_t
)0x00000010

	)

2421 
	#ADC_SMPR2_SMP1_2
 ((
ut32_t
)0x00000020

	)

2422 
	#ADC_SMPR2_SMP2
 ((
ut32_t
)0x000001C0

	)

2423 
	#ADC_SMPR2_SMP2_0
 ((
ut32_t
)0x00000040

	)

2424 
	#ADC_SMPR2_SMP2_1
 ((
ut32_t
)0x00000080

	)

2425 
	#ADC_SMPR2_SMP2_2
 ((
ut32_t
)0x00000100

	)

2426 
	#ADC_SMPR2_SMP3
 ((
ut32_t
)0x00000E00

	)

2427 
	#ADC_SMPR2_SMP3_0
 ((
ut32_t
)0x00000200

	)

2428 
	#ADC_SMPR2_SMP3_1
 ((
ut32_t
)0x00000400

	)

2429 
	#ADC_SMPR2_SMP3_2
 ((
ut32_t
)0x00000800

	)

2430 
	#ADC_SMPR2_SMP4
 ((
ut32_t
)0x00007000

	)

2431 
	#ADC_SMPR2_SMP4_0
 ((
ut32_t
)0x00001000

	)

2432 
	#ADC_SMPR2_SMP4_1
 ((
ut32_t
)0x00002000

	)

2433 
	#ADC_SMPR2_SMP4_2
 ((
ut32_t
)0x00004000

	)

2434 
	#ADC_SMPR2_SMP5
 ((
ut32_t
)0x00038000

	)

2435 
	#ADC_SMPR2_SMP5_0
 ((
ut32_t
)0x00008000

	)

2436 
	#ADC_SMPR2_SMP5_1
 ((
ut32_t
)0x00010000

	)

2437 
	#ADC_SMPR2_SMP5_2
 ((
ut32_t
)0x00020000

	)

2438 
	#ADC_SMPR2_SMP6
 ((
ut32_t
)0x001C0000

	)

2439 
	#ADC_SMPR2_SMP6_0
 ((
ut32_t
)0x00040000

	)

2440 
	#ADC_SMPR2_SMP6_1
 ((
ut32_t
)0x00080000

	)

2441 
	#ADC_SMPR2_SMP6_2
 ((
ut32_t
)0x00100000

	)

2442 
	#ADC_SMPR2_SMP7
 ((
ut32_t
)0x00E00000

	)

2443 
	#ADC_SMPR2_SMP7_0
 ((
ut32_t
)0x00200000

	)

2444 
	#ADC_SMPR2_SMP7_1
 ((
ut32_t
)0x00400000

	)

2445 
	#ADC_SMPR2_SMP7_2
 ((
ut32_t
)0x00800000

	)

2446 
	#ADC_SMPR2_SMP8
 ((
ut32_t
)0x07000000

	)

2447 
	#ADC_SMPR2_SMP8_0
 ((
ut32_t
)0x01000000

	)

2448 
	#ADC_SMPR2_SMP8_1
 ((
ut32_t
)0x02000000

	)

2449 
	#ADC_SMPR2_SMP8_2
 ((
ut32_t
)0x04000000

	)

2450 
	#ADC_SMPR2_SMP9
 ((
ut32_t
)0x38000000

	)

2451 
	#ADC_SMPR2_SMP9_0
 ((
ut32_t
)0x08000000

	)

2452 
	#ADC_SMPR2_SMP9_1
 ((
ut32_t
)0x10000000

	)

2453 
	#ADC_SMPR2_SMP9_2
 ((
ut32_t
)0x20000000

	)

2456 
	#ADC_JOFR1_JOFFSET1
 ((
ut16_t
)0x0FFF

	)

2459 
	#ADC_JOFR2_JOFFSET2
 ((
ut16_t
)0x0FFF

	)

2462 
	#ADC_JOFR3_JOFFSET3
 ((
ut16_t
)0x0FFF

	)

2465 
	#ADC_JOFR4_JOFFSET4
 ((
ut16_t
)0x0FFF

	)

2468 
	#ADC_HTR_HT
 ((
ut16_t
)0x0FFF

	)

2471 
	#ADC_LTR_LT
 ((
ut16_t
)0x0FFF

	)

2474 
	#ADC_SQR1_SQ13
 ((
ut32_t
)0x0000001F

	)

2475 
	#ADC_SQR1_SQ13_0
 ((
ut32_t
)0x00000001

	)

2476 
	#ADC_SQR1_SQ13_1
 ((
ut32_t
)0x00000002

	)

2477 
	#ADC_SQR1_SQ13_2
 ((
ut32_t
)0x00000004

	)

2478 
	#ADC_SQR1_SQ13_3
 ((
ut32_t
)0x00000008

	)

2479 
	#ADC_SQR1_SQ13_4
 ((
ut32_t
)0x00000010

	)

2480 
	#ADC_SQR1_SQ14
 ((
ut32_t
)0x000003E0

	)

2481 
	#ADC_SQR1_SQ14_0
 ((
ut32_t
)0x00000020

	)

2482 
	#ADC_SQR1_SQ14_1
 ((
ut32_t
)0x00000040

	)

2483 
	#ADC_SQR1_SQ14_2
 ((
ut32_t
)0x00000080

	)

2484 
	#ADC_SQR1_SQ14_3
 ((
ut32_t
)0x00000100

	)

2485 
	#ADC_SQR1_SQ14_4
 ((
ut32_t
)0x00000200

	)

2486 
	#ADC_SQR1_SQ15
 ((
ut32_t
)0x00007C00

	)

2487 
	#ADC_SQR1_SQ15_0
 ((
ut32_t
)0x00000400

	)

2488 
	#ADC_SQR1_SQ15_1
 ((
ut32_t
)0x00000800

	)

2489 
	#ADC_SQR1_SQ15_2
 ((
ut32_t
)0x00001000

	)

2490 
	#ADC_SQR1_SQ15_3
 ((
ut32_t
)0x00002000

	)

2491 
	#ADC_SQR1_SQ15_4
 ((
ut32_t
)0x00004000

	)

2492 
	#ADC_SQR1_SQ16
 ((
ut32_t
)0x000F8000

	)

2493 
	#ADC_SQR1_SQ16_0
 ((
ut32_t
)0x00008000

	)

2494 
	#ADC_SQR1_SQ16_1
 ((
ut32_t
)0x00010000

	)

2495 
	#ADC_SQR1_SQ16_2
 ((
ut32_t
)0x00020000

	)

2496 
	#ADC_SQR1_SQ16_3
 ((
ut32_t
)0x00040000

	)

2497 
	#ADC_SQR1_SQ16_4
 ((
ut32_t
)0x00080000

	)

2498 
	#ADC_SQR1_L
 ((
ut32_t
)0x00F00000

	)

2499 
	#ADC_SQR1_L_0
 ((
ut32_t
)0x00100000

	)

2500 
	#ADC_SQR1_L_1
 ((
ut32_t
)0x00200000

	)

2501 
	#ADC_SQR1_L_2
 ((
ut32_t
)0x00400000

	)

2502 
	#ADC_SQR1_L_3
 ((
ut32_t
)0x00800000

	)

2505 
	#ADC_SQR2_SQ7
 ((
ut32_t
)0x0000001F

	)

2506 
	#ADC_SQR2_SQ7_0
 ((
ut32_t
)0x00000001

	)

2507 
	#ADC_SQR2_SQ7_1
 ((
ut32_t
)0x00000002

	)

2508 
	#ADC_SQR2_SQ7_2
 ((
ut32_t
)0x00000004

	)

2509 
	#ADC_SQR2_SQ7_3
 ((
ut32_t
)0x00000008

	)

2510 
	#ADC_SQR2_SQ7_4
 ((
ut32_t
)0x00000010

	)

2511 
	#ADC_SQR2_SQ8
 ((
ut32_t
)0x000003E0

	)

2512 
	#ADC_SQR2_SQ8_0
 ((
ut32_t
)0x00000020

	)

2513 
	#ADC_SQR2_SQ8_1
 ((
ut32_t
)0x00000040

	)

2514 
	#ADC_SQR2_SQ8_2
 ((
ut32_t
)0x00000080

	)

2515 
	#ADC_SQR2_SQ8_3
 ((
ut32_t
)0x00000100

	)

2516 
	#ADC_SQR2_SQ8_4
 ((
ut32_t
)0x00000200

	)

2517 
	#ADC_SQR2_SQ9
 ((
ut32_t
)0x00007C00

	)

2518 
	#ADC_SQR2_SQ9_0
 ((
ut32_t
)0x00000400

	)

2519 
	#ADC_SQR2_SQ9_1
 ((
ut32_t
)0x00000800

	)

2520 
	#ADC_SQR2_SQ9_2
 ((
ut32_t
)0x00001000

	)

2521 
	#ADC_SQR2_SQ9_3
 ((
ut32_t
)0x00002000

	)

2522 
	#ADC_SQR2_SQ9_4
 ((
ut32_t
)0x00004000

	)

2523 
	#ADC_SQR2_SQ10
 ((
ut32_t
)0x000F8000

	)

2524 
	#ADC_SQR2_SQ10_0
 ((
ut32_t
)0x00008000

	)

2525 
	#ADC_SQR2_SQ10_1
 ((
ut32_t
)0x00010000

	)

2526 
	#ADC_SQR2_SQ10_2
 ((
ut32_t
)0x00020000

	)

2527 
	#ADC_SQR2_SQ10_3
 ((
ut32_t
)0x00040000

	)

2528 
	#ADC_SQR2_SQ10_4
 ((
ut32_t
)0x00080000

	)

2529 
	#ADC_SQR2_SQ11
 ((
ut32_t
)0x01F00000

	)

2530 
	#ADC_SQR2_SQ11_0
 ((
ut32_t
)0x00100000

	)

2531 
	#ADC_SQR2_SQ11_1
 ((
ut32_t
)0x00200000

	)

2532 
	#ADC_SQR2_SQ11_2
 ((
ut32_t
)0x00400000

	)

2533 
	#ADC_SQR2_SQ11_3
 ((
ut32_t
)0x00800000

	)

2534 
	#ADC_SQR2_SQ11_4
 ((
ut32_t
)0x01000000

	)

2535 
	#ADC_SQR2_SQ12
 ((
ut32_t
)0x3E000000

	)

2536 
	#ADC_SQR2_SQ12_0
 ((
ut32_t
)0x02000000

	)

2537 
	#ADC_SQR2_SQ12_1
 ((
ut32_t
)0x04000000

	)

2538 
	#ADC_SQR2_SQ12_2
 ((
ut32_t
)0x08000000

	)

2539 
	#ADC_SQR2_SQ12_3
 ((
ut32_t
)0x10000000

	)

2540 
	#ADC_SQR2_SQ12_4
 ((
ut32_t
)0x20000000

	)

2543 
	#ADC_SQR3_SQ1
 ((
ut32_t
)0x0000001F

	)

2544 
	#ADC_SQR3_SQ1_0
 ((
ut32_t
)0x00000001

	)

2545 
	#ADC_SQR3_SQ1_1
 ((
ut32_t
)0x00000002

	)

2546 
	#ADC_SQR3_SQ1_2
 ((
ut32_t
)0x00000004

	)

2547 
	#ADC_SQR3_SQ1_3
 ((
ut32_t
)0x00000008

	)

2548 
	#ADC_SQR3_SQ1_4
 ((
ut32_t
)0x00000010

	)

2549 
	#ADC_SQR3_SQ2
 ((
ut32_t
)0x000003E0

	)

2550 
	#ADC_SQR3_SQ2_0
 ((
ut32_t
)0x00000020

	)

2551 
	#ADC_SQR3_SQ2_1
 ((
ut32_t
)0x00000040

	)

2552 
	#ADC_SQR3_SQ2_2
 ((
ut32_t
)0x00000080

	)

2553 
	#ADC_SQR3_SQ2_3
 ((
ut32_t
)0x00000100

	)

2554 
	#ADC_SQR3_SQ2_4
 ((
ut32_t
)0x00000200

	)

2555 
	#ADC_SQR3_SQ3
 ((
ut32_t
)0x00007C00

	)

2556 
	#ADC_SQR3_SQ3_0
 ((
ut32_t
)0x00000400

	)

2557 
	#ADC_SQR3_SQ3_1
 ((
ut32_t
)0x00000800

	)

2558 
	#ADC_SQR3_SQ3_2
 ((
ut32_t
)0x00001000

	)

2559 
	#ADC_SQR3_SQ3_3
 ((
ut32_t
)0x00002000

	)

2560 
	#ADC_SQR3_SQ3_4
 ((
ut32_t
)0x00004000

	)

2561 
	#ADC_SQR3_SQ4
 ((
ut32_t
)0x000F8000

	)

2562 
	#ADC_SQR3_SQ4_0
 ((
ut32_t
)0x00008000

	)

2563 
	#ADC_SQR3_SQ4_1
 ((
ut32_t
)0x00010000

	)

2564 
	#ADC_SQR3_SQ4_2
 ((
ut32_t
)0x00020000

	)

2565 
	#ADC_SQR3_SQ4_3
 ((
ut32_t
)0x00040000

	)

2566 
	#ADC_SQR3_SQ4_4
 ((
ut32_t
)0x00080000

	)

2567 
	#ADC_SQR3_SQ5
 ((
ut32_t
)0x01F00000

	)

2568 
	#ADC_SQR3_SQ5_0
 ((
ut32_t
)0x00100000

	)

2569 
	#ADC_SQR3_SQ5_1
 ((
ut32_t
)0x00200000

	)

2570 
	#ADC_SQR3_SQ5_2
 ((
ut32_t
)0x00400000

	)

2571 
	#ADC_SQR3_SQ5_3
 ((
ut32_t
)0x00800000

	)

2572 
	#ADC_SQR3_SQ5_4
 ((
ut32_t
)0x01000000

	)

2573 
	#ADC_SQR3_SQ6
 ((
ut32_t
)0x3E000000

	)

2574 
	#ADC_SQR3_SQ6_0
 ((
ut32_t
)0x02000000

	)

2575 
	#ADC_SQR3_SQ6_1
 ((
ut32_t
)0x04000000

	)

2576 
	#ADC_SQR3_SQ6_2
 ((
ut32_t
)0x08000000

	)

2577 
	#ADC_SQR3_SQ6_3
 ((
ut32_t
)0x10000000

	)

2578 
	#ADC_SQR3_SQ6_4
 ((
ut32_t
)0x20000000

	)

2581 
	#ADC_JSQR_JSQ1
 ((
ut32_t
)0x0000001F

	)

2582 
	#ADC_JSQR_JSQ1_0
 ((
ut32_t
)0x00000001

	)

2583 
	#ADC_JSQR_JSQ1_1
 ((
ut32_t
)0x00000002

	)

2584 
	#ADC_JSQR_JSQ1_2
 ((
ut32_t
)0x00000004

	)

2585 
	#ADC_JSQR_JSQ1_3
 ((
ut32_t
)0x00000008

	)

2586 
	#ADC_JSQR_JSQ1_4
 ((
ut32_t
)0x00000010

	)

2587 
	#ADC_JSQR_JSQ2
 ((
ut32_t
)0x000003E0

	)

2588 
	#ADC_JSQR_JSQ2_0
 ((
ut32_t
)0x00000020

	)

2589 
	#ADC_JSQR_JSQ2_1
 ((
ut32_t
)0x00000040

	)

2590 
	#ADC_JSQR_JSQ2_2
 ((
ut32_t
)0x00000080

	)

2591 
	#ADC_JSQR_JSQ2_3
 ((
ut32_t
)0x00000100

	)

2592 
	#ADC_JSQR_JSQ2_4
 ((
ut32_t
)0x00000200

	)

2593 
	#ADC_JSQR_JSQ3
 ((
ut32_t
)0x00007C00

	)

2594 
	#ADC_JSQR_JSQ3_0
 ((
ut32_t
)0x00000400

	)

2595 
	#ADC_JSQR_JSQ3_1
 ((
ut32_t
)0x00000800

	)

2596 
	#ADC_JSQR_JSQ3_2
 ((
ut32_t
)0x00001000

	)

2597 
	#ADC_JSQR_JSQ3_3
 ((
ut32_t
)0x00002000

	)

2598 
	#ADC_JSQR_JSQ3_4
 ((
ut32_t
)0x00004000

	)

2599 
	#ADC_JSQR_JSQ4
 ((
ut32_t
)0x000F8000

	)

2600 
	#ADC_JSQR_JSQ4_0
 ((
ut32_t
)0x00008000

	)

2601 
	#ADC_JSQR_JSQ4_1
 ((
ut32_t
)0x00010000

	)

2602 
	#ADC_JSQR_JSQ4_2
 ((
ut32_t
)0x00020000

	)

2603 
	#ADC_JSQR_JSQ4_3
 ((
ut32_t
)0x00040000

	)

2604 
	#ADC_JSQR_JSQ4_4
 ((
ut32_t
)0x00080000

	)

2605 
	#ADC_JSQR_JL
 ((
ut32_t
)0x00300000

	)

2606 
	#ADC_JSQR_JL_0
 ((
ut32_t
)0x00100000

	)

2607 
	#ADC_JSQR_JL_1
 ((
ut32_t
)0x00200000

	)

2610 
	#ADC_JDR1_JDATA
 ((
ut16_t
)0xFFFF

	)

2613 
	#ADC_JDR2_JDATA
 ((
ut16_t
)0xFFFF

	)

2616 
	#ADC_JDR3_JDATA
 ((
ut16_t
)0xFFFF

	)

2619 
	#ADC_JDR4_JDATA
 ((
ut16_t
)0xFFFF

	)

2622 
	#ADC_DR_DATA
 ((
ut32_t
)0x0000FFFF

	)

2623 
	#ADC_DR_ADC2DATA
 ((
ut32_t
)0xFFFF0000

	)

2626 
	#ADC_CSR_AWD1
 ((
ut32_t
)0x00000001

	)

2627 
	#ADC_CSR_EOC1
 ((
ut32_t
)0x00000002

	)

2628 
	#ADC_CSR_JEOC1
 ((
ut32_t
)0x00000004

	)

2629 
	#ADC_CSR_JSTRT1
 ((
ut32_t
)0x00000008

	)

2630 
	#ADC_CSR_STRT1
 ((
ut32_t
)0x00000010

	)

2631 
	#ADC_CSR_OVR1
 ((
ut32_t
)0x00000020

	)

2632 
	#ADC_CSR_AWD2
 ((
ut32_t
)0x00000100

	)

2633 
	#ADC_CSR_EOC2
 ((
ut32_t
)0x00000200

	)

2634 
	#ADC_CSR_JEOC2
 ((
ut32_t
)0x00000400

	)

2635 
	#ADC_CSR_JSTRT2
 ((
ut32_t
)0x00000800

	)

2636 
	#ADC_CSR_STRT2
 ((
ut32_t
)0x00001000

	)

2637 
	#ADC_CSR_OVR2
 ((
ut32_t
)0x00002000

	)

2638 
	#ADC_CSR_AWD3
 ((
ut32_t
)0x00010000

	)

2639 
	#ADC_CSR_EOC3
 ((
ut32_t
)0x00020000

	)

2640 
	#ADC_CSR_JEOC3
 ((
ut32_t
)0x00040000

	)

2641 
	#ADC_CSR_JSTRT3
 ((
ut32_t
)0x00080000

	)

2642 
	#ADC_CSR_STRT3
 ((
ut32_t
)0x00100000

	)

2643 
	#ADC_CSR_OVR3
 ((
ut32_t
)0x00200000

	)

2646 
	#ADC_CSR_DOVR1
 
ADC_CSR_OVR1


	)

2647 
	#ADC_CSR_DOVR2
 
ADC_CSR_OVR2


	)

2648 
	#ADC_CSR_DOVR3
 
ADC_CSR_OVR3


	)

2651 
	#ADC_CCR_MULTI
 ((
ut32_t
)0x0000001F

	)

2652 
	#ADC_CCR_MULTI_0
 ((
ut32_t
)0x00000001

	)

2653 
	#ADC_CCR_MULTI_1
 ((
ut32_t
)0x00000002

	)

2654 
	#ADC_CCR_MULTI_2
 ((
ut32_t
)0x00000004

	)

2655 
	#ADC_CCR_MULTI_3
 ((
ut32_t
)0x00000008

	)

2656 
	#ADC_CCR_MULTI_4
 ((
ut32_t
)0x00000010

	)

2657 
	#ADC_CCR_DELAY
 ((
ut32_t
)0x00000F00

	)

2658 
	#ADC_CCR_DELAY_0
 ((
ut32_t
)0x00000100

	)

2659 
	#ADC_CCR_DELAY_1
 ((
ut32_t
)0x00000200

	)

2660 
	#ADC_CCR_DELAY_2
 ((
ut32_t
)0x00000400

	)

2661 
	#ADC_CCR_DELAY_3
 ((
ut32_t
)0x00000800

	)

2662 
	#ADC_CCR_DDS
 ((
ut32_t
)0x00002000

	)

2663 
	#ADC_CCR_DMA
 ((
ut32_t
)0x0000C000

	)

2664 
	#ADC_CCR_DMA_0
 ((
ut32_t
)0x00004000

	)

2665 
	#ADC_CCR_DMA_1
 ((
ut32_t
)0x00008000

	)

2666 
	#ADC_CCR_ADCPRE
 ((
ut32_t
)0x00030000

	)

2667 
	#ADC_CCR_ADCPRE_0
 ((
ut32_t
)0x00010000

	)

2668 
	#ADC_CCR_ADCPRE_1
 ((
ut32_t
)0x00020000

	)

2669 
	#ADC_CCR_VBATE
 ((
ut32_t
)0x00400000

	)

2670 
	#ADC_CCR_TSVREFE
 ((
ut32_t
)0x00800000

	)

2673 
	#ADC_CDR_DATA1
 ((
ut32_t
)0x0000FFFF

	)

2674 
	#ADC_CDR_DATA2
 ((
ut32_t
)0xFFFF0000

	)

2683 
	#CAN_MCR_INRQ
 ((
ut16_t
)0x0001

	)

2684 
	#CAN_MCR_SLEEP
 ((
ut16_t
)0x0002

	)

2685 
	#CAN_MCR_TXFP
 ((
ut16_t
)0x0004

	)

2686 
	#CAN_MCR_RFLM
 ((
ut16_t
)0x0008

	)

2687 
	#CAN_MCR_NART
 ((
ut16_t
)0x0010

	)

2688 
	#CAN_MCR_AWUM
 ((
ut16_t
)0x0020

	)

2689 
	#CAN_MCR_ABOM
 ((
ut16_t
)0x0040

	)

2690 
	#CAN_MCR_TTCM
 ((
ut16_t
)0x0080

	)

2691 
	#CAN_MCR_RESET
 ((
ut16_t
)0x8000

	)

2694 
	#CAN_MSR_INAK
 ((
ut16_t
)0x0001

	)

2695 
	#CAN_MSR_SLAK
 ((
ut16_t
)0x0002

	)

2696 
	#CAN_MSR_ERRI
 ((
ut16_t
)0x0004

	)

2697 
	#CAN_MSR_WKUI
 ((
ut16_t
)0x0008

	)

2698 
	#CAN_MSR_SLAKI
 ((
ut16_t
)0x0010

	)

2699 
	#CAN_MSR_TXM
 ((
ut16_t
)0x0100

	)

2700 
	#CAN_MSR_RXM
 ((
ut16_t
)0x0200

	)

2701 
	#CAN_MSR_SAMP
 ((
ut16_t
)0x0400

	)

2702 
	#CAN_MSR_RX
 ((
ut16_t
)0x0800

	)

2705 
	#CAN_TSR_RQCP0
 ((
ut32_t
)0x00000001

	)

2706 
	#CAN_TSR_TXOK0
 ((
ut32_t
)0x00000002

	)

2707 
	#CAN_TSR_ALST0
 ((
ut32_t
)0x00000004

	)

2708 
	#CAN_TSR_TERR0
 ((
ut32_t
)0x00000008

	)

2709 
	#CAN_TSR_ABRQ0
 ((
ut32_t
)0x00000080

	)

2710 
	#CAN_TSR_RQCP1
 ((
ut32_t
)0x00000100

	)

2711 
	#CAN_TSR_TXOK1
 ((
ut32_t
)0x00000200

	)

2712 
	#CAN_TSR_ALST1
 ((
ut32_t
)0x00000400

	)

2713 
	#CAN_TSR_TERR1
 ((
ut32_t
)0x00000800

	)

2714 
	#CAN_TSR_ABRQ1
 ((
ut32_t
)0x00008000

	)

2715 
	#CAN_TSR_RQCP2
 ((
ut32_t
)0x00010000

	)

2716 
	#CAN_TSR_TXOK2
 ((
ut32_t
)0x00020000

	)

2717 
	#CAN_TSR_ALST2
 ((
ut32_t
)0x00040000

	)

2718 
	#CAN_TSR_TERR2
 ((
ut32_t
)0x00080000

	)

2719 
	#CAN_TSR_ABRQ2
 ((
ut32_t
)0x00800000

	)

2720 
	#CAN_TSR_CODE
 ((
ut32_t
)0x03000000

	)

2722 
	#CAN_TSR_TME
 ((
ut32_t
)0x1C000000

	)

2723 
	#CAN_TSR_TME0
 ((
ut32_t
)0x04000000

	)

2724 
	#CAN_TSR_TME1
 ((
ut32_t
)0x08000000

	)

2725 
	#CAN_TSR_TME2
 ((
ut32_t
)0x10000000

	)

2727 
	#CAN_TSR_LOW
 ((
ut32_t
)0xE0000000

	)

2728 
	#CAN_TSR_LOW0
 ((
ut32_t
)0x20000000

	)

2729 
	#CAN_TSR_LOW1
 ((
ut32_t
)0x40000000

	)

2730 
	#CAN_TSR_LOW2
 ((
ut32_t
)0x80000000

	)

2733 
	#CAN_RF0R_FMP0
 ((
ut8_t
)0x03

	)

2734 
	#CAN_RF0R_FULL0
 ((
ut8_t
)0x08

	)

2735 
	#CAN_RF0R_FOVR0
 ((
ut8_t
)0x10

	)

2736 
	#CAN_RF0R_RFOM0
 ((
ut8_t
)0x20

	)

2739 
	#CAN_RF1R_FMP1
 ((
ut8_t
)0x03

	)

2740 
	#CAN_RF1R_FULL1
 ((
ut8_t
)0x08

	)

2741 
	#CAN_RF1R_FOVR1
 ((
ut8_t
)0x10

	)

2742 
	#CAN_RF1R_RFOM1
 ((
ut8_t
)0x20

	)

2745 
	#CAN_IER_TMEIE
 ((
ut32_t
)0x00000001

	)

2746 
	#CAN_IER_FMPIE0
 ((
ut32_t
)0x00000002

	)

2747 
	#CAN_IER_FFIE0
 ((
ut32_t
)0x00000004

	)

2748 
	#CAN_IER_FOVIE0
 ((
ut32_t
)0x00000008

	)

2749 
	#CAN_IER_FMPIE1
 ((
ut32_t
)0x00000010

	)

2750 
	#CAN_IER_FFIE1
 ((
ut32_t
)0x00000020

	)

2751 
	#CAN_IER_FOVIE1
 ((
ut32_t
)0x00000040

	)

2752 
	#CAN_IER_EWGIE
 ((
ut32_t
)0x00000100

	)

2753 
	#CAN_IER_EPVIE
 ((
ut32_t
)0x00000200

	)

2754 
	#CAN_IER_BOFIE
 ((
ut32_t
)0x00000400

	)

2755 
	#CAN_IER_LECIE
 ((
ut32_t
)0x00000800

	)

2756 
	#CAN_IER_ERRIE
 ((
ut32_t
)0x00008000

	)

2757 
	#CAN_IER_WKUIE
 ((
ut32_t
)0x00010000

	)

2758 
	#CAN_IER_SLKIE
 ((
ut32_t
)0x00020000

	)

2761 
	#CAN_ESR_EWGF
 ((
ut32_t
)0x00000001

	)

2762 
	#CAN_ESR_EPVF
 ((
ut32_t
)0x00000002

	)

2763 
	#CAN_ESR_BOFF
 ((
ut32_t
)0x00000004

	)

2765 
	#CAN_ESR_LEC
 ((
ut32_t
)0x00000070

	)

2766 
	#CAN_ESR_LEC_0
 ((
ut32_t
)0x00000010

	)

2767 
	#CAN_ESR_LEC_1
 ((
ut32_t
)0x00000020

	)

2768 
	#CAN_ESR_LEC_2
 ((
ut32_t
)0x00000040

	)

2770 
	#CAN_ESR_TEC
 ((
ut32_t
)0x00FF0000

	)

2771 
	#CAN_ESR_REC
 ((
ut32_t
)0xFF000000

	)

2774 
	#CAN_BTR_BRP
 ((
ut32_t
)0x000003FF

	)

2775 
	#CAN_BTR_TS1
 ((
ut32_t
)0x000F0000

	)

2776 
	#CAN_BTR_TS2
 ((
ut32_t
)0x00700000

	)

2777 
	#CAN_BTR_SJW
 ((
ut32_t
)0x03000000

	)

2778 
	#CAN_BTR_LBKM
 ((
ut32_t
)0x40000000

	)

2779 
	#CAN_BTR_SILM
 ((
ut32_t
)0x80000000

	)

2783 
	#CAN_TI0R_TXRQ
 ((
ut32_t
)0x00000001

	)

2784 
	#CAN_TI0R_RTR
 ((
ut32_t
)0x00000002

	)

2785 
	#CAN_TI0R_IDE
 ((
ut32_t
)0x00000004

	)

2786 
	#CAN_TI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2787 
	#CAN_TI0R_STID
 ((
ut32_t
)0xFFE00000

	)

2790 
	#CAN_TDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

2791 
	#CAN_TDT0R_TGT
 ((
ut32_t
)0x00000100

	)

2792 
	#CAN_TDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2795 
	#CAN_TDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

2796 
	#CAN_TDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2797 
	#CAN_TDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2798 
	#CAN_TDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

2801 
	#CAN_TDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

2802 
	#CAN_TDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2803 
	#CAN_TDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2804 
	#CAN_TDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

2807 
	#CAN_TI1R_TXRQ
 ((
ut32_t
)0x00000001

	)

2808 
	#CAN_TI1R_RTR
 ((
ut32_t
)0x00000002

	)

2809 
	#CAN_TI1R_IDE
 ((
ut32_t
)0x00000004

	)

2810 
	#CAN_TI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2811 
	#CAN_TI1R_STID
 ((
ut32_t
)0xFFE00000

	)

2814 
	#CAN_TDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

2815 
	#CAN_TDT1R_TGT
 ((
ut32_t
)0x00000100

	)

2816 
	#CAN_TDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2819 
	#CAN_TDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

2820 
	#CAN_TDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2821 
	#CAN_TDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2822 
	#CAN_TDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

2825 
	#CAN_TDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

2826 
	#CAN_TDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2827 
	#CAN_TDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2828 
	#CAN_TDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

2831 
	#CAN_TI2R_TXRQ
 ((
ut32_t
)0x00000001

	)

2832 
	#CAN_TI2R_RTR
 ((
ut32_t
)0x00000002

	)

2833 
	#CAN_TI2R_IDE
 ((
ut32_t
)0x00000004

	)

2834 
	#CAN_TI2R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2835 
	#CAN_TI2R_STID
 ((
ut32_t
)0xFFE00000

	)

2838 
	#CAN_TDT2R_DLC
 ((
ut32_t
)0x0000000F

	)

2839 
	#CAN_TDT2R_TGT
 ((
ut32_t
)0x00000100

	)

2840 
	#CAN_TDT2R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2843 
	#CAN_TDL2R_DATA0
 ((
ut32_t
)0x000000FF

	)

2844 
	#CAN_TDL2R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2845 
	#CAN_TDL2R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2846 
	#CAN_TDL2R_DATA3
 ((
ut32_t
)0xFF000000

	)

2849 
	#CAN_TDH2R_DATA4
 ((
ut32_t
)0x000000FF

	)

2850 
	#CAN_TDH2R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2851 
	#CAN_TDH2R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2852 
	#CAN_TDH2R_DATA7
 ((
ut32_t
)0xFF000000

	)

2855 
	#CAN_RI0R_RTR
 ((
ut32_t
)0x00000002

	)

2856 
	#CAN_RI0R_IDE
 ((
ut32_t
)0x00000004

	)

2857 
	#CAN_RI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2858 
	#CAN_RI0R_STID
 ((
ut32_t
)0xFFE00000

	)

2861 
	#CAN_RDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

2862 
	#CAN_RDT0R_FMI
 ((
ut32_t
)0x0000FF00

	)

2863 
	#CAN_RDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2866 
	#CAN_RDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

2867 
	#CAN_RDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2868 
	#CAN_RDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2869 
	#CAN_RDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

2872 
	#CAN_RDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

2873 
	#CAN_RDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2874 
	#CAN_RDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2875 
	#CAN_RDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

2878 
	#CAN_RI1R_RTR
 ((
ut32_t
)0x00000002

	)

2879 
	#CAN_RI1R_IDE
 ((
ut32_t
)0x00000004

	)

2880 
	#CAN_RI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2881 
	#CAN_RI1R_STID
 ((
ut32_t
)0xFFE00000

	)

2884 
	#CAN_RDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

2885 
	#CAN_RDT1R_FMI
 ((
ut32_t
)0x0000FF00

	)

2886 
	#CAN_RDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2889 
	#CAN_RDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

2890 
	#CAN_RDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2891 
	#CAN_RDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2892 
	#CAN_RDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

2895 
	#CAN_RDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

2896 
	#CAN_RDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2897 
	#CAN_RDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2898 
	#CAN_RDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

2902 
	#CAN_FMR_FINIT
 ((
ut8_t
)0x01

	)

2905 
	#CAN_FM1R_FBM
 ((
ut16_t
)0x3FFF

	)

2906 
	#CAN_FM1R_FBM0
 ((
ut16_t
)0x0001

	)

2907 
	#CAN_FM1R_FBM1
 ((
ut16_t
)0x0002

	)

2908 
	#CAN_FM1R_FBM2
 ((
ut16_t
)0x0004

	)

2909 
	#CAN_FM1R_FBM3
 ((
ut16_t
)0x0008

	)

2910 
	#CAN_FM1R_FBM4
 ((
ut16_t
)0x0010

	)

2911 
	#CAN_FM1R_FBM5
 ((
ut16_t
)0x0020

	)

2912 
	#CAN_FM1R_FBM6
 ((
ut16_t
)0x0040

	)

2913 
	#CAN_FM1R_FBM7
 ((
ut16_t
)0x0080

	)

2914 
	#CAN_FM1R_FBM8
 ((
ut16_t
)0x0100

	)

2915 
	#CAN_FM1R_FBM9
 ((
ut16_t
)0x0200

	)

2916 
	#CAN_FM1R_FBM10
 ((
ut16_t
)0x0400

	)

2917 
	#CAN_FM1R_FBM11
 ((
ut16_t
)0x0800

	)

2918 
	#CAN_FM1R_FBM12
 ((
ut16_t
)0x1000

	)

2919 
	#CAN_FM1R_FBM13
 ((
ut16_t
)0x2000

	)

2922 
	#CAN_FS1R_FSC
 ((
ut16_t
)0x3FFF

	)

2923 
	#CAN_FS1R_FSC0
 ((
ut16_t
)0x0001

	)

2924 
	#CAN_FS1R_FSC1
 ((
ut16_t
)0x0002

	)

2925 
	#CAN_FS1R_FSC2
 ((
ut16_t
)0x0004

	)

2926 
	#CAN_FS1R_FSC3
 ((
ut16_t
)0x0008

	)

2927 
	#CAN_FS1R_FSC4
 ((
ut16_t
)0x0010

	)

2928 
	#CAN_FS1R_FSC5
 ((
ut16_t
)0x0020

	)

2929 
	#CAN_FS1R_FSC6
 ((
ut16_t
)0x0040

	)

2930 
	#CAN_FS1R_FSC7
 ((
ut16_t
)0x0080

	)

2931 
	#CAN_FS1R_FSC8
 ((
ut16_t
)0x0100

	)

2932 
	#CAN_FS1R_FSC9
 ((
ut16_t
)0x0200

	)

2933 
	#CAN_FS1R_FSC10
 ((
ut16_t
)0x0400

	)

2934 
	#CAN_FS1R_FSC11
 ((
ut16_t
)0x0800

	)

2935 
	#CAN_FS1R_FSC12
 ((
ut16_t
)0x1000

	)

2936 
	#CAN_FS1R_FSC13
 ((
ut16_t
)0x2000

	)

2939 
	#CAN_FFA1R_FFA
 ((
ut16_t
)0x3FFF

	)

2940 
	#CAN_FFA1R_FFA0
 ((
ut16_t
)0x0001

	)

2941 
	#CAN_FFA1R_FFA1
 ((
ut16_t
)0x0002

	)

2942 
	#CAN_FFA1R_FFA2
 ((
ut16_t
)0x0004

	)

2943 
	#CAN_FFA1R_FFA3
 ((
ut16_t
)0x0008

	)

2944 
	#CAN_FFA1R_FFA4
 ((
ut16_t
)0x0010

	)

2945 
	#CAN_FFA1R_FFA5
 ((
ut16_t
)0x0020

	)

2946 
	#CAN_FFA1R_FFA6
 ((
ut16_t
)0x0040

	)

2947 
	#CAN_FFA1R_FFA7
 ((
ut16_t
)0x0080

	)

2948 
	#CAN_FFA1R_FFA8
 ((
ut16_t
)0x0100

	)

2949 
	#CAN_FFA1R_FFA9
 ((
ut16_t
)0x0200

	)

2950 
	#CAN_FFA1R_FFA10
 ((
ut16_t
)0x0400

	)

2951 
	#CAN_FFA1R_FFA11
 ((
ut16_t
)0x0800

	)

2952 
	#CAN_FFA1R_FFA12
 ((
ut16_t
)0x1000

	)

2953 
	#CAN_FFA1R_FFA13
 ((
ut16_t
)0x2000

	)

2956 
	#CAN_FA1R_FACT
 ((
ut16_t
)0x3FFF

	)

2957 
	#CAN_FA1R_FACT0
 ((
ut16_t
)0x0001

	)

2958 
	#CAN_FA1R_FACT1
 ((
ut16_t
)0x0002

	)

2959 
	#CAN_FA1R_FACT2
 ((
ut16_t
)0x0004

	)

2960 
	#CAN_FA1R_FACT3
 ((
ut16_t
)0x0008

	)

2961 
	#CAN_FA1R_FACT4
 ((
ut16_t
)0x0010

	)

2962 
	#CAN_FA1R_FACT5
 ((
ut16_t
)0x0020

	)

2963 
	#CAN_FA1R_FACT6
 ((
ut16_t
)0x0040

	)

2964 
	#CAN_FA1R_FACT7
 ((
ut16_t
)0x0080

	)

2965 
	#CAN_FA1R_FACT8
 ((
ut16_t
)0x0100

	)

2966 
	#CAN_FA1R_FACT9
 ((
ut16_t
)0x0200

	)

2967 
	#CAN_FA1R_FACT10
 ((
ut16_t
)0x0400

	)

2968 
	#CAN_FA1R_FACT11
 ((
ut16_t
)0x0800

	)

2969 
	#CAN_FA1R_FACT12
 ((
ut16_t
)0x1000

	)

2970 
	#CAN_FA1R_FACT13
 ((
ut16_t
)0x2000

	)

2973 
	#CAN_F0R1_FB0
 ((
ut32_t
)0x00000001

	)

2974 
	#CAN_F0R1_FB1
 ((
ut32_t
)0x00000002

	)

2975 
	#CAN_F0R1_FB2
 ((
ut32_t
)0x00000004

	)

2976 
	#CAN_F0R1_FB3
 ((
ut32_t
)0x00000008

	)

2977 
	#CAN_F0R1_FB4
 ((
ut32_t
)0x00000010

	)

2978 
	#CAN_F0R1_FB5
 ((
ut32_t
)0x00000020

	)

2979 
	#CAN_F0R1_FB6
 ((
ut32_t
)0x00000040

	)

2980 
	#CAN_F0R1_FB7
 ((
ut32_t
)0x00000080

	)

2981 
	#CAN_F0R1_FB8
 ((
ut32_t
)0x00000100

	)

2982 
	#CAN_F0R1_FB9
 ((
ut32_t
)0x00000200

	)

2983 
	#CAN_F0R1_FB10
 ((
ut32_t
)0x00000400

	)

2984 
	#CAN_F0R1_FB11
 ((
ut32_t
)0x00000800

	)

2985 
	#CAN_F0R1_FB12
 ((
ut32_t
)0x00001000

	)

2986 
	#CAN_F0R1_FB13
 ((
ut32_t
)0x00002000

	)

2987 
	#CAN_F0R1_FB14
 ((
ut32_t
)0x00004000

	)

2988 
	#CAN_F0R1_FB15
 ((
ut32_t
)0x00008000

	)

2989 
	#CAN_F0R1_FB16
 ((
ut32_t
)0x00010000

	)

2990 
	#CAN_F0R1_FB17
 ((
ut32_t
)0x00020000

	)

2991 
	#CAN_F0R1_FB18
 ((
ut32_t
)0x00040000

	)

2992 
	#CAN_F0R1_FB19
 ((
ut32_t
)0x00080000

	)

2993 
	#CAN_F0R1_FB20
 ((
ut32_t
)0x00100000

	)

2994 
	#CAN_F0R1_FB21
 ((
ut32_t
)0x00200000

	)

2995 
	#CAN_F0R1_FB22
 ((
ut32_t
)0x00400000

	)

2996 
	#CAN_F0R1_FB23
 ((
ut32_t
)0x00800000

	)

2997 
	#CAN_F0R1_FB24
 ((
ut32_t
)0x01000000

	)

2998 
	#CAN_F0R1_FB25
 ((
ut32_t
)0x02000000

	)

2999 
	#CAN_F0R1_FB26
 ((
ut32_t
)0x04000000

	)

3000 
	#CAN_F0R1_FB27
 ((
ut32_t
)0x08000000

	)

3001 
	#CAN_F0R1_FB28
 ((
ut32_t
)0x10000000

	)

3002 
	#CAN_F0R1_FB29
 ((
ut32_t
)0x20000000

	)

3003 
	#CAN_F0R1_FB30
 ((
ut32_t
)0x40000000

	)

3004 
	#CAN_F0R1_FB31
 ((
ut32_t
)0x80000000

	)

3007 
	#CAN_F1R1_FB0
 ((
ut32_t
)0x00000001

	)

3008 
	#CAN_F1R1_FB1
 ((
ut32_t
)0x00000002

	)

3009 
	#CAN_F1R1_FB2
 ((
ut32_t
)0x00000004

	)

3010 
	#CAN_F1R1_FB3
 ((
ut32_t
)0x00000008

	)

3011 
	#CAN_F1R1_FB4
 ((
ut32_t
)0x00000010

	)

3012 
	#CAN_F1R1_FB5
 ((
ut32_t
)0x00000020

	)

3013 
	#CAN_F1R1_FB6
 ((
ut32_t
)0x00000040

	)

3014 
	#CAN_F1R1_FB7
 ((
ut32_t
)0x00000080

	)

3015 
	#CAN_F1R1_FB8
 ((
ut32_t
)0x00000100

	)

3016 
	#CAN_F1R1_FB9
 ((
ut32_t
)0x00000200

	)

3017 
	#CAN_F1R1_FB10
 ((
ut32_t
)0x00000400

	)

3018 
	#CAN_F1R1_FB11
 ((
ut32_t
)0x00000800

	)

3019 
	#CAN_F1R1_FB12
 ((
ut32_t
)0x00001000

	)

3020 
	#CAN_F1R1_FB13
 ((
ut32_t
)0x00002000

	)

3021 
	#CAN_F1R1_FB14
 ((
ut32_t
)0x00004000

	)

3022 
	#CAN_F1R1_FB15
 ((
ut32_t
)0x00008000

	)

3023 
	#CAN_F1R1_FB16
 ((
ut32_t
)0x00010000

	)

3024 
	#CAN_F1R1_FB17
 ((
ut32_t
)0x00020000

	)

3025 
	#CAN_F1R1_FB18
 ((
ut32_t
)0x00040000

	)

3026 
	#CAN_F1R1_FB19
 ((
ut32_t
)0x00080000

	)

3027 
	#CAN_F1R1_FB20
 ((
ut32_t
)0x00100000

	)

3028 
	#CAN_F1R1_FB21
 ((
ut32_t
)0x00200000

	)

3029 
	#CAN_F1R1_FB22
 ((
ut32_t
)0x00400000

	)

3030 
	#CAN_F1R1_FB23
 ((
ut32_t
)0x00800000

	)

3031 
	#CAN_F1R1_FB24
 ((
ut32_t
)0x01000000

	)

3032 
	#CAN_F1R1_FB25
 ((
ut32_t
)0x02000000

	)

3033 
	#CAN_F1R1_FB26
 ((
ut32_t
)0x04000000

	)

3034 
	#CAN_F1R1_FB27
 ((
ut32_t
)0x08000000

	)

3035 
	#CAN_F1R1_FB28
 ((
ut32_t
)0x10000000

	)

3036 
	#CAN_F1R1_FB29
 ((
ut32_t
)0x20000000

	)

3037 
	#CAN_F1R1_FB30
 ((
ut32_t
)0x40000000

	)

3038 
	#CAN_F1R1_FB31
 ((
ut32_t
)0x80000000

	)

3041 
	#CAN_F2R1_FB0
 ((
ut32_t
)0x00000001

	)

3042 
	#CAN_F2R1_FB1
 ((
ut32_t
)0x00000002

	)

3043 
	#CAN_F2R1_FB2
 ((
ut32_t
)0x00000004

	)

3044 
	#CAN_F2R1_FB3
 ((
ut32_t
)0x00000008

	)

3045 
	#CAN_F2R1_FB4
 ((
ut32_t
)0x00000010

	)

3046 
	#CAN_F2R1_FB5
 ((
ut32_t
)0x00000020

	)

3047 
	#CAN_F2R1_FB6
 ((
ut32_t
)0x00000040

	)

3048 
	#CAN_F2R1_FB7
 ((
ut32_t
)0x00000080

	)

3049 
	#CAN_F2R1_FB8
 ((
ut32_t
)0x00000100

	)

3050 
	#CAN_F2R1_FB9
 ((
ut32_t
)0x00000200

	)

3051 
	#CAN_F2R1_FB10
 ((
ut32_t
)0x00000400

	)

3052 
	#CAN_F2R1_FB11
 ((
ut32_t
)0x00000800

	)

3053 
	#CAN_F2R1_FB12
 ((
ut32_t
)0x00001000

	)

3054 
	#CAN_F2R1_FB13
 ((
ut32_t
)0x00002000

	)

3055 
	#CAN_F2R1_FB14
 ((
ut32_t
)0x00004000

	)

3056 
	#CAN_F2R1_FB15
 ((
ut32_t
)0x00008000

	)

3057 
	#CAN_F2R1_FB16
 ((
ut32_t
)0x00010000

	)

3058 
	#CAN_F2R1_FB17
 ((
ut32_t
)0x00020000

	)

3059 
	#CAN_F2R1_FB18
 ((
ut32_t
)0x00040000

	)

3060 
	#CAN_F2R1_FB19
 ((
ut32_t
)0x00080000

	)

3061 
	#CAN_F2R1_FB20
 ((
ut32_t
)0x00100000

	)

3062 
	#CAN_F2R1_FB21
 ((
ut32_t
)0x00200000

	)

3063 
	#CAN_F2R1_FB22
 ((
ut32_t
)0x00400000

	)

3064 
	#CAN_F2R1_FB23
 ((
ut32_t
)0x00800000

	)

3065 
	#CAN_F2R1_FB24
 ((
ut32_t
)0x01000000

	)

3066 
	#CAN_F2R1_FB25
 ((
ut32_t
)0x02000000

	)

3067 
	#CAN_F2R1_FB26
 ((
ut32_t
)0x04000000

	)

3068 
	#CAN_F2R1_FB27
 ((
ut32_t
)0x08000000

	)

3069 
	#CAN_F2R1_FB28
 ((
ut32_t
)0x10000000

	)

3070 
	#CAN_F2R1_FB29
 ((
ut32_t
)0x20000000

	)

3071 
	#CAN_F2R1_FB30
 ((
ut32_t
)0x40000000

	)

3072 
	#CAN_F2R1_FB31
 ((
ut32_t
)0x80000000

	)

3075 
	#CAN_F3R1_FB0
 ((
ut32_t
)0x00000001

	)

3076 
	#CAN_F3R1_FB1
 ((
ut32_t
)0x00000002

	)

3077 
	#CAN_F3R1_FB2
 ((
ut32_t
)0x00000004

	)

3078 
	#CAN_F3R1_FB3
 ((
ut32_t
)0x00000008

	)

3079 
	#CAN_F3R1_FB4
 ((
ut32_t
)0x00000010

	)

3080 
	#CAN_F3R1_FB5
 ((
ut32_t
)0x00000020

	)

3081 
	#CAN_F3R1_FB6
 ((
ut32_t
)0x00000040

	)

3082 
	#CAN_F3R1_FB7
 ((
ut32_t
)0x00000080

	)

3083 
	#CAN_F3R1_FB8
 ((
ut32_t
)0x00000100

	)

3084 
	#CAN_F3R1_FB9
 ((
ut32_t
)0x00000200

	)

3085 
	#CAN_F3R1_FB10
 ((
ut32_t
)0x00000400

	)

3086 
	#CAN_F3R1_FB11
 ((
ut32_t
)0x00000800

	)

3087 
	#CAN_F3R1_FB12
 ((
ut32_t
)0x00001000

	)

3088 
	#CAN_F3R1_FB13
 ((
ut32_t
)0x00002000

	)

3089 
	#CAN_F3R1_FB14
 ((
ut32_t
)0x00004000

	)

3090 
	#CAN_F3R1_FB15
 ((
ut32_t
)0x00008000

	)

3091 
	#CAN_F3R1_FB16
 ((
ut32_t
)0x00010000

	)

3092 
	#CAN_F3R1_FB17
 ((
ut32_t
)0x00020000

	)

3093 
	#CAN_F3R1_FB18
 ((
ut32_t
)0x00040000

	)

3094 
	#CAN_F3R1_FB19
 ((
ut32_t
)0x00080000

	)

3095 
	#CAN_F3R1_FB20
 ((
ut32_t
)0x00100000

	)

3096 
	#CAN_F3R1_FB21
 ((
ut32_t
)0x00200000

	)

3097 
	#CAN_F3R1_FB22
 ((
ut32_t
)0x00400000

	)

3098 
	#CAN_F3R1_FB23
 ((
ut32_t
)0x00800000

	)

3099 
	#CAN_F3R1_FB24
 ((
ut32_t
)0x01000000

	)

3100 
	#CAN_F3R1_FB25
 ((
ut32_t
)0x02000000

	)

3101 
	#CAN_F3R1_FB26
 ((
ut32_t
)0x04000000

	)

3102 
	#CAN_F3R1_FB27
 ((
ut32_t
)0x08000000

	)

3103 
	#CAN_F3R1_FB28
 ((
ut32_t
)0x10000000

	)

3104 
	#CAN_F3R1_FB29
 ((
ut32_t
)0x20000000

	)

3105 
	#CAN_F3R1_FB30
 ((
ut32_t
)0x40000000

	)

3106 
	#CAN_F3R1_FB31
 ((
ut32_t
)0x80000000

	)

3109 
	#CAN_F4R1_FB0
 ((
ut32_t
)0x00000001

	)

3110 
	#CAN_F4R1_FB1
 ((
ut32_t
)0x00000002

	)

3111 
	#CAN_F4R1_FB2
 ((
ut32_t
)0x00000004

	)

3112 
	#CAN_F4R1_FB3
 ((
ut32_t
)0x00000008

	)

3113 
	#CAN_F4R1_FB4
 ((
ut32_t
)0x00000010

	)

3114 
	#CAN_F4R1_FB5
 ((
ut32_t
)0x00000020

	)

3115 
	#CAN_F4R1_FB6
 ((
ut32_t
)0x00000040

	)

3116 
	#CAN_F4R1_FB7
 ((
ut32_t
)0x00000080

	)

3117 
	#CAN_F4R1_FB8
 ((
ut32_t
)0x00000100

	)

3118 
	#CAN_F4R1_FB9
 ((
ut32_t
)0x00000200

	)

3119 
	#CAN_F4R1_FB10
 ((
ut32_t
)0x00000400

	)

3120 
	#CAN_F4R1_FB11
 ((
ut32_t
)0x00000800

	)

3121 
	#CAN_F4R1_FB12
 ((
ut32_t
)0x00001000

	)

3122 
	#CAN_F4R1_FB13
 ((
ut32_t
)0x00002000

	)

3123 
	#CAN_F4R1_FB14
 ((
ut32_t
)0x00004000

	)

3124 
	#CAN_F4R1_FB15
 ((
ut32_t
)0x00008000

	)

3125 
	#CAN_F4R1_FB16
 ((
ut32_t
)0x00010000

	)

3126 
	#CAN_F4R1_FB17
 ((
ut32_t
)0x00020000

	)

3127 
	#CAN_F4R1_FB18
 ((
ut32_t
)0x00040000

	)

3128 
	#CAN_F4R1_FB19
 ((
ut32_t
)0x00080000

	)

3129 
	#CAN_F4R1_FB20
 ((
ut32_t
)0x00100000

	)

3130 
	#CAN_F4R1_FB21
 ((
ut32_t
)0x00200000

	)

3131 
	#CAN_F4R1_FB22
 ((
ut32_t
)0x00400000

	)

3132 
	#CAN_F4R1_FB23
 ((
ut32_t
)0x00800000

	)

3133 
	#CAN_F4R1_FB24
 ((
ut32_t
)0x01000000

	)

3134 
	#CAN_F4R1_FB25
 ((
ut32_t
)0x02000000

	)

3135 
	#CAN_F4R1_FB26
 ((
ut32_t
)0x04000000

	)

3136 
	#CAN_F4R1_FB27
 ((
ut32_t
)0x08000000

	)

3137 
	#CAN_F4R1_FB28
 ((
ut32_t
)0x10000000

	)

3138 
	#CAN_F4R1_FB29
 ((
ut32_t
)0x20000000

	)

3139 
	#CAN_F4R1_FB30
 ((
ut32_t
)0x40000000

	)

3140 
	#CAN_F4R1_FB31
 ((
ut32_t
)0x80000000

	)

3143 
	#CAN_F5R1_FB0
 ((
ut32_t
)0x00000001

	)

3144 
	#CAN_F5R1_FB1
 ((
ut32_t
)0x00000002

	)

3145 
	#CAN_F5R1_FB2
 ((
ut32_t
)0x00000004

	)

3146 
	#CAN_F5R1_FB3
 ((
ut32_t
)0x00000008

	)

3147 
	#CAN_F5R1_FB4
 ((
ut32_t
)0x00000010

	)

3148 
	#CAN_F5R1_FB5
 ((
ut32_t
)0x00000020

	)

3149 
	#CAN_F5R1_FB6
 ((
ut32_t
)0x00000040

	)

3150 
	#CAN_F5R1_FB7
 ((
ut32_t
)0x00000080

	)

3151 
	#CAN_F5R1_FB8
 ((
ut32_t
)0x00000100

	)

3152 
	#CAN_F5R1_FB9
 ((
ut32_t
)0x00000200

	)

3153 
	#CAN_F5R1_FB10
 ((
ut32_t
)0x00000400

	)

3154 
	#CAN_F5R1_FB11
 ((
ut32_t
)0x00000800

	)

3155 
	#CAN_F5R1_FB12
 ((
ut32_t
)0x00001000

	)

3156 
	#CAN_F5R1_FB13
 ((
ut32_t
)0x00002000

	)

3157 
	#CAN_F5R1_FB14
 ((
ut32_t
)0x00004000

	)

3158 
	#CAN_F5R1_FB15
 ((
ut32_t
)0x00008000

	)

3159 
	#CAN_F5R1_FB16
 ((
ut32_t
)0x00010000

	)

3160 
	#CAN_F5R1_FB17
 ((
ut32_t
)0x00020000

	)

3161 
	#CAN_F5R1_FB18
 ((
ut32_t
)0x00040000

	)

3162 
	#CAN_F5R1_FB19
 ((
ut32_t
)0x00080000

	)

3163 
	#CAN_F5R1_FB20
 ((
ut32_t
)0x00100000

	)

3164 
	#CAN_F5R1_FB21
 ((
ut32_t
)0x00200000

	)

3165 
	#CAN_F5R1_FB22
 ((
ut32_t
)0x00400000

	)

3166 
	#CAN_F5R1_FB23
 ((
ut32_t
)0x00800000

	)

3167 
	#CAN_F5R1_FB24
 ((
ut32_t
)0x01000000

	)

3168 
	#CAN_F5R1_FB25
 ((
ut32_t
)0x02000000

	)

3169 
	#CAN_F5R1_FB26
 ((
ut32_t
)0x04000000

	)

3170 
	#CAN_F5R1_FB27
 ((
ut32_t
)0x08000000

	)

3171 
	#CAN_F5R1_FB28
 ((
ut32_t
)0x10000000

	)

3172 
	#CAN_F5R1_FB29
 ((
ut32_t
)0x20000000

	)

3173 
	#CAN_F5R1_FB30
 ((
ut32_t
)0x40000000

	)

3174 
	#CAN_F5R1_FB31
 ((
ut32_t
)0x80000000

	)

3177 
	#CAN_F6R1_FB0
 ((
ut32_t
)0x00000001

	)

3178 
	#CAN_F6R1_FB1
 ((
ut32_t
)0x00000002

	)

3179 
	#CAN_F6R1_FB2
 ((
ut32_t
)0x00000004

	)

3180 
	#CAN_F6R1_FB3
 ((
ut32_t
)0x00000008

	)

3181 
	#CAN_F6R1_FB4
 ((
ut32_t
)0x00000010

	)

3182 
	#CAN_F6R1_FB5
 ((
ut32_t
)0x00000020

	)

3183 
	#CAN_F6R1_FB6
 ((
ut32_t
)0x00000040

	)

3184 
	#CAN_F6R1_FB7
 ((
ut32_t
)0x00000080

	)

3185 
	#CAN_F6R1_FB8
 ((
ut32_t
)0x00000100

	)

3186 
	#CAN_F6R1_FB9
 ((
ut32_t
)0x00000200

	)

3187 
	#CAN_F6R1_FB10
 ((
ut32_t
)0x00000400

	)

3188 
	#CAN_F6R1_FB11
 ((
ut32_t
)0x00000800

	)

3189 
	#CAN_F6R1_FB12
 ((
ut32_t
)0x00001000

	)

3190 
	#CAN_F6R1_FB13
 ((
ut32_t
)0x00002000

	)

3191 
	#CAN_F6R1_FB14
 ((
ut32_t
)0x00004000

	)

3192 
	#CAN_F6R1_FB15
 ((
ut32_t
)0x00008000

	)

3193 
	#CAN_F6R1_FB16
 ((
ut32_t
)0x00010000

	)

3194 
	#CAN_F6R1_FB17
 ((
ut32_t
)0x00020000

	)

3195 
	#CAN_F6R1_FB18
 ((
ut32_t
)0x00040000

	)

3196 
	#CAN_F6R1_FB19
 ((
ut32_t
)0x00080000

	)

3197 
	#CAN_F6R1_FB20
 ((
ut32_t
)0x00100000

	)

3198 
	#CAN_F6R1_FB21
 ((
ut32_t
)0x00200000

	)

3199 
	#CAN_F6R1_FB22
 ((
ut32_t
)0x00400000

	)

3200 
	#CAN_F6R1_FB23
 ((
ut32_t
)0x00800000

	)

3201 
	#CAN_F6R1_FB24
 ((
ut32_t
)0x01000000

	)

3202 
	#CAN_F6R1_FB25
 ((
ut32_t
)0x02000000

	)

3203 
	#CAN_F6R1_FB26
 ((
ut32_t
)0x04000000

	)

3204 
	#CAN_F6R1_FB27
 ((
ut32_t
)0x08000000

	)

3205 
	#CAN_F6R1_FB28
 ((
ut32_t
)0x10000000

	)

3206 
	#CAN_F6R1_FB29
 ((
ut32_t
)0x20000000

	)

3207 
	#CAN_F6R1_FB30
 ((
ut32_t
)0x40000000

	)

3208 
	#CAN_F6R1_FB31
 ((
ut32_t
)0x80000000

	)

3211 
	#CAN_F7R1_FB0
 ((
ut32_t
)0x00000001

	)

3212 
	#CAN_F7R1_FB1
 ((
ut32_t
)0x00000002

	)

3213 
	#CAN_F7R1_FB2
 ((
ut32_t
)0x00000004

	)

3214 
	#CAN_F7R1_FB3
 ((
ut32_t
)0x00000008

	)

3215 
	#CAN_F7R1_FB4
 ((
ut32_t
)0x00000010

	)

3216 
	#CAN_F7R1_FB5
 ((
ut32_t
)0x00000020

	)

3217 
	#CAN_F7R1_FB6
 ((
ut32_t
)0x00000040

	)

3218 
	#CAN_F7R1_FB7
 ((
ut32_t
)0x00000080

	)

3219 
	#CAN_F7R1_FB8
 ((
ut32_t
)0x00000100

	)

3220 
	#CAN_F7R1_FB9
 ((
ut32_t
)0x00000200

	)

3221 
	#CAN_F7R1_FB10
 ((
ut32_t
)0x00000400

	)

3222 
	#CAN_F7R1_FB11
 ((
ut32_t
)0x00000800

	)

3223 
	#CAN_F7R1_FB12
 ((
ut32_t
)0x00001000

	)

3224 
	#CAN_F7R1_FB13
 ((
ut32_t
)0x00002000

	)

3225 
	#CAN_F7R1_FB14
 ((
ut32_t
)0x00004000

	)

3226 
	#CAN_F7R1_FB15
 ((
ut32_t
)0x00008000

	)

3227 
	#CAN_F7R1_FB16
 ((
ut32_t
)0x00010000

	)

3228 
	#CAN_F7R1_FB17
 ((
ut32_t
)0x00020000

	)

3229 
	#CAN_F7R1_FB18
 ((
ut32_t
)0x00040000

	)

3230 
	#CAN_F7R1_FB19
 ((
ut32_t
)0x00080000

	)

3231 
	#CAN_F7R1_FB20
 ((
ut32_t
)0x00100000

	)

3232 
	#CAN_F7R1_FB21
 ((
ut32_t
)0x00200000

	)

3233 
	#CAN_F7R1_FB22
 ((
ut32_t
)0x00400000

	)

3234 
	#CAN_F7R1_FB23
 ((
ut32_t
)0x00800000

	)

3235 
	#CAN_F7R1_FB24
 ((
ut32_t
)0x01000000

	)

3236 
	#CAN_F7R1_FB25
 ((
ut32_t
)0x02000000

	)

3237 
	#CAN_F7R1_FB26
 ((
ut32_t
)0x04000000

	)

3238 
	#CAN_F7R1_FB27
 ((
ut32_t
)0x08000000

	)

3239 
	#CAN_F7R1_FB28
 ((
ut32_t
)0x10000000

	)

3240 
	#CAN_F7R1_FB29
 ((
ut32_t
)0x20000000

	)

3241 
	#CAN_F7R1_FB30
 ((
ut32_t
)0x40000000

	)

3242 
	#CAN_F7R1_FB31
 ((
ut32_t
)0x80000000

	)

3245 
	#CAN_F8R1_FB0
 ((
ut32_t
)0x00000001

	)

3246 
	#CAN_F8R1_FB1
 ((
ut32_t
)0x00000002

	)

3247 
	#CAN_F8R1_FB2
 ((
ut32_t
)0x00000004

	)

3248 
	#CAN_F8R1_FB3
 ((
ut32_t
)0x00000008

	)

3249 
	#CAN_F8R1_FB4
 ((
ut32_t
)0x00000010

	)

3250 
	#CAN_F8R1_FB5
 ((
ut32_t
)0x00000020

	)

3251 
	#CAN_F8R1_FB6
 ((
ut32_t
)0x00000040

	)

3252 
	#CAN_F8R1_FB7
 ((
ut32_t
)0x00000080

	)

3253 
	#CAN_F8R1_FB8
 ((
ut32_t
)0x00000100

	)

3254 
	#CAN_F8R1_FB9
 ((
ut32_t
)0x00000200

	)

3255 
	#CAN_F8R1_FB10
 ((
ut32_t
)0x00000400

	)

3256 
	#CAN_F8R1_FB11
 ((
ut32_t
)0x00000800

	)

3257 
	#CAN_F8R1_FB12
 ((
ut32_t
)0x00001000

	)

3258 
	#CAN_F8R1_FB13
 ((
ut32_t
)0x00002000

	)

3259 
	#CAN_F8R1_FB14
 ((
ut32_t
)0x00004000

	)

3260 
	#CAN_F8R1_FB15
 ((
ut32_t
)0x00008000

	)

3261 
	#CAN_F8R1_FB16
 ((
ut32_t
)0x00010000

	)

3262 
	#CAN_F8R1_FB17
 ((
ut32_t
)0x00020000

	)

3263 
	#CAN_F8R1_FB18
 ((
ut32_t
)0x00040000

	)

3264 
	#CAN_F8R1_FB19
 ((
ut32_t
)0x00080000

	)

3265 
	#CAN_F8R1_FB20
 ((
ut32_t
)0x00100000

	)

3266 
	#CAN_F8R1_FB21
 ((
ut32_t
)0x00200000

	)

3267 
	#CAN_F8R1_FB22
 ((
ut32_t
)0x00400000

	)

3268 
	#CAN_F8R1_FB23
 ((
ut32_t
)0x00800000

	)

3269 
	#CAN_F8R1_FB24
 ((
ut32_t
)0x01000000

	)

3270 
	#CAN_F8R1_FB25
 ((
ut32_t
)0x02000000

	)

3271 
	#CAN_F8R1_FB26
 ((
ut32_t
)0x04000000

	)

3272 
	#CAN_F8R1_FB27
 ((
ut32_t
)0x08000000

	)

3273 
	#CAN_F8R1_FB28
 ((
ut32_t
)0x10000000

	)

3274 
	#CAN_F8R1_FB29
 ((
ut32_t
)0x20000000

	)

3275 
	#CAN_F8R1_FB30
 ((
ut32_t
)0x40000000

	)

3276 
	#CAN_F8R1_FB31
 ((
ut32_t
)0x80000000

	)

3279 
	#CAN_F9R1_FB0
 ((
ut32_t
)0x00000001

	)

3280 
	#CAN_F9R1_FB1
 ((
ut32_t
)0x00000002

	)

3281 
	#CAN_F9R1_FB2
 ((
ut32_t
)0x00000004

	)

3282 
	#CAN_F9R1_FB3
 ((
ut32_t
)0x00000008

	)

3283 
	#CAN_F9R1_FB4
 ((
ut32_t
)0x00000010

	)

3284 
	#CAN_F9R1_FB5
 ((
ut32_t
)0x00000020

	)

3285 
	#CAN_F9R1_FB6
 ((
ut32_t
)0x00000040

	)

3286 
	#CAN_F9R1_FB7
 ((
ut32_t
)0x00000080

	)

3287 
	#CAN_F9R1_FB8
 ((
ut32_t
)0x00000100

	)

3288 
	#CAN_F9R1_FB9
 ((
ut32_t
)0x00000200

	)

3289 
	#CAN_F9R1_FB10
 ((
ut32_t
)0x00000400

	)

3290 
	#CAN_F9R1_FB11
 ((
ut32_t
)0x00000800

	)

3291 
	#CAN_F9R1_FB12
 ((
ut32_t
)0x00001000

	)

3292 
	#CAN_F9R1_FB13
 ((
ut32_t
)0x00002000

	)

3293 
	#CAN_F9R1_FB14
 ((
ut32_t
)0x00004000

	)

3294 
	#CAN_F9R1_FB15
 ((
ut32_t
)0x00008000

	)

3295 
	#CAN_F9R1_FB16
 ((
ut32_t
)0x00010000

	)

3296 
	#CAN_F9R1_FB17
 ((
ut32_t
)0x00020000

	)

3297 
	#CAN_F9R1_FB18
 ((
ut32_t
)0x00040000

	)

3298 
	#CAN_F9R1_FB19
 ((
ut32_t
)0x00080000

	)

3299 
	#CAN_F9R1_FB20
 ((
ut32_t
)0x00100000

	)

3300 
	#CAN_F9R1_FB21
 ((
ut32_t
)0x00200000

	)

3301 
	#CAN_F9R1_FB22
 ((
ut32_t
)0x00400000

	)

3302 
	#CAN_F9R1_FB23
 ((
ut32_t
)0x00800000

	)

3303 
	#CAN_F9R1_FB24
 ((
ut32_t
)0x01000000

	)

3304 
	#CAN_F9R1_FB25
 ((
ut32_t
)0x02000000

	)

3305 
	#CAN_F9R1_FB26
 ((
ut32_t
)0x04000000

	)

3306 
	#CAN_F9R1_FB27
 ((
ut32_t
)0x08000000

	)

3307 
	#CAN_F9R1_FB28
 ((
ut32_t
)0x10000000

	)

3308 
	#CAN_F9R1_FB29
 ((
ut32_t
)0x20000000

	)

3309 
	#CAN_F9R1_FB30
 ((
ut32_t
)0x40000000

	)

3310 
	#CAN_F9R1_FB31
 ((
ut32_t
)0x80000000

	)

3313 
	#CAN_F10R1_FB0
 ((
ut32_t
)0x00000001

	)

3314 
	#CAN_F10R1_FB1
 ((
ut32_t
)0x00000002

	)

3315 
	#CAN_F10R1_FB2
 ((
ut32_t
)0x00000004

	)

3316 
	#CAN_F10R1_FB3
 ((
ut32_t
)0x00000008

	)

3317 
	#CAN_F10R1_FB4
 ((
ut32_t
)0x00000010

	)

3318 
	#CAN_F10R1_FB5
 ((
ut32_t
)0x00000020

	)

3319 
	#CAN_F10R1_FB6
 ((
ut32_t
)0x00000040

	)

3320 
	#CAN_F10R1_FB7
 ((
ut32_t
)0x00000080

	)

3321 
	#CAN_F10R1_FB8
 ((
ut32_t
)0x00000100

	)

3322 
	#CAN_F10R1_FB9
 ((
ut32_t
)0x00000200

	)

3323 
	#CAN_F10R1_FB10
 ((
ut32_t
)0x00000400

	)

3324 
	#CAN_F10R1_FB11
 ((
ut32_t
)0x00000800

	)

3325 
	#CAN_F10R1_FB12
 ((
ut32_t
)0x00001000

	)

3326 
	#CAN_F10R1_FB13
 ((
ut32_t
)0x00002000

	)

3327 
	#CAN_F10R1_FB14
 ((
ut32_t
)0x00004000

	)

3328 
	#CAN_F10R1_FB15
 ((
ut32_t
)0x00008000

	)

3329 
	#CAN_F10R1_FB16
 ((
ut32_t
)0x00010000

	)

3330 
	#CAN_F10R1_FB17
 ((
ut32_t
)0x00020000

	)

3331 
	#CAN_F10R1_FB18
 ((
ut32_t
)0x00040000

	)

3332 
	#CAN_F10R1_FB19
 ((
ut32_t
)0x00080000

	)

3333 
	#CAN_F10R1_FB20
 ((
ut32_t
)0x00100000

	)

3334 
	#CAN_F10R1_FB21
 ((
ut32_t
)0x00200000

	)

3335 
	#CAN_F10R1_FB22
 ((
ut32_t
)0x00400000

	)

3336 
	#CAN_F10R1_FB23
 ((
ut32_t
)0x00800000

	)

3337 
	#CAN_F10R1_FB24
 ((
ut32_t
)0x01000000

	)

3338 
	#CAN_F10R1_FB25
 ((
ut32_t
)0x02000000

	)

3339 
	#CAN_F10R1_FB26
 ((
ut32_t
)0x04000000

	)

3340 
	#CAN_F10R1_FB27
 ((
ut32_t
)0x08000000

	)

3341 
	#CAN_F10R1_FB28
 ((
ut32_t
)0x10000000

	)

3342 
	#CAN_F10R1_FB29
 ((
ut32_t
)0x20000000

	)

3343 
	#CAN_F10R1_FB30
 ((
ut32_t
)0x40000000

	)

3344 
	#CAN_F10R1_FB31
 ((
ut32_t
)0x80000000

	)

3347 
	#CAN_F11R1_FB0
 ((
ut32_t
)0x00000001

	)

3348 
	#CAN_F11R1_FB1
 ((
ut32_t
)0x00000002

	)

3349 
	#CAN_F11R1_FB2
 ((
ut32_t
)0x00000004

	)

3350 
	#CAN_F11R1_FB3
 ((
ut32_t
)0x00000008

	)

3351 
	#CAN_F11R1_FB4
 ((
ut32_t
)0x00000010

	)

3352 
	#CAN_F11R1_FB5
 ((
ut32_t
)0x00000020

	)

3353 
	#CAN_F11R1_FB6
 ((
ut32_t
)0x00000040

	)

3354 
	#CAN_F11R1_FB7
 ((
ut32_t
)0x00000080

	)

3355 
	#CAN_F11R1_FB8
 ((
ut32_t
)0x00000100

	)

3356 
	#CAN_F11R1_FB9
 ((
ut32_t
)0x00000200

	)

3357 
	#CAN_F11R1_FB10
 ((
ut32_t
)0x00000400

	)

3358 
	#CAN_F11R1_FB11
 ((
ut32_t
)0x00000800

	)

3359 
	#CAN_F11R1_FB12
 ((
ut32_t
)0x00001000

	)

3360 
	#CAN_F11R1_FB13
 ((
ut32_t
)0x00002000

	)

3361 
	#CAN_F11R1_FB14
 ((
ut32_t
)0x00004000

	)

3362 
	#CAN_F11R1_FB15
 ((
ut32_t
)0x00008000

	)

3363 
	#CAN_F11R1_FB16
 ((
ut32_t
)0x00010000

	)

3364 
	#CAN_F11R1_FB17
 ((
ut32_t
)0x00020000

	)

3365 
	#CAN_F11R1_FB18
 ((
ut32_t
)0x00040000

	)

3366 
	#CAN_F11R1_FB19
 ((
ut32_t
)0x00080000

	)

3367 
	#CAN_F11R1_FB20
 ((
ut32_t
)0x00100000

	)

3368 
	#CAN_F11R1_FB21
 ((
ut32_t
)0x00200000

	)

3369 
	#CAN_F11R1_FB22
 ((
ut32_t
)0x00400000

	)

3370 
	#CAN_F11R1_FB23
 ((
ut32_t
)0x00800000

	)

3371 
	#CAN_F11R1_FB24
 ((
ut32_t
)0x01000000

	)

3372 
	#CAN_F11R1_FB25
 ((
ut32_t
)0x02000000

	)

3373 
	#CAN_F11R1_FB26
 ((
ut32_t
)0x04000000

	)

3374 
	#CAN_F11R1_FB27
 ((
ut32_t
)0x08000000

	)

3375 
	#CAN_F11R1_FB28
 ((
ut32_t
)0x10000000

	)

3376 
	#CAN_F11R1_FB29
 ((
ut32_t
)0x20000000

	)

3377 
	#CAN_F11R1_FB30
 ((
ut32_t
)0x40000000

	)

3378 
	#CAN_F11R1_FB31
 ((
ut32_t
)0x80000000

	)

3381 
	#CAN_F12R1_FB0
 ((
ut32_t
)0x00000001

	)

3382 
	#CAN_F12R1_FB1
 ((
ut32_t
)0x00000002

	)

3383 
	#CAN_F12R1_FB2
 ((
ut32_t
)0x00000004

	)

3384 
	#CAN_F12R1_FB3
 ((
ut32_t
)0x00000008

	)

3385 
	#CAN_F12R1_FB4
 ((
ut32_t
)0x00000010

	)

3386 
	#CAN_F12R1_FB5
 ((
ut32_t
)0x00000020

	)

3387 
	#CAN_F12R1_FB6
 ((
ut32_t
)0x00000040

	)

3388 
	#CAN_F12R1_FB7
 ((
ut32_t
)0x00000080

	)

3389 
	#CAN_F12R1_FB8
 ((
ut32_t
)0x00000100

	)

3390 
	#CAN_F12R1_FB9
 ((
ut32_t
)0x00000200

	)

3391 
	#CAN_F12R1_FB10
 ((
ut32_t
)0x00000400

	)

3392 
	#CAN_F12R1_FB11
 ((
ut32_t
)0x00000800

	)

3393 
	#CAN_F12R1_FB12
 ((
ut32_t
)0x00001000

	)

3394 
	#CAN_F12R1_FB13
 ((
ut32_t
)0x00002000

	)

3395 
	#CAN_F12R1_FB14
 ((
ut32_t
)0x00004000

	)

3396 
	#CAN_F12R1_FB15
 ((
ut32_t
)0x00008000

	)

3397 
	#CAN_F12R1_FB16
 ((
ut32_t
)0x00010000

	)

3398 
	#CAN_F12R1_FB17
 ((
ut32_t
)0x00020000

	)

3399 
	#CAN_F12R1_FB18
 ((
ut32_t
)0x00040000

	)

3400 
	#CAN_F12R1_FB19
 ((
ut32_t
)0x00080000

	)

3401 
	#CAN_F12R1_FB20
 ((
ut32_t
)0x00100000

	)

3402 
	#CAN_F12R1_FB21
 ((
ut32_t
)0x00200000

	)

3403 
	#CAN_F12R1_FB22
 ((
ut32_t
)0x00400000

	)

3404 
	#CAN_F12R1_FB23
 ((
ut32_t
)0x00800000

	)

3405 
	#CAN_F12R1_FB24
 ((
ut32_t
)0x01000000

	)

3406 
	#CAN_F12R1_FB25
 ((
ut32_t
)0x02000000

	)

3407 
	#CAN_F12R1_FB26
 ((
ut32_t
)0x04000000

	)

3408 
	#CAN_F12R1_FB27
 ((
ut32_t
)0x08000000

	)

3409 
	#CAN_F12R1_FB28
 ((
ut32_t
)0x10000000

	)

3410 
	#CAN_F12R1_FB29
 ((
ut32_t
)0x20000000

	)

3411 
	#CAN_F12R1_FB30
 ((
ut32_t
)0x40000000

	)

3412 
	#CAN_F12R1_FB31
 ((
ut32_t
)0x80000000

	)

3415 
	#CAN_F13R1_FB0
 ((
ut32_t
)0x00000001

	)

3416 
	#CAN_F13R1_FB1
 ((
ut32_t
)0x00000002

	)

3417 
	#CAN_F13R1_FB2
 ((
ut32_t
)0x00000004

	)

3418 
	#CAN_F13R1_FB3
 ((
ut32_t
)0x00000008

	)

3419 
	#CAN_F13R1_FB4
 ((
ut32_t
)0x00000010

	)

3420 
	#CAN_F13R1_FB5
 ((
ut32_t
)0x00000020

	)

3421 
	#CAN_F13R1_FB6
 ((
ut32_t
)0x00000040

	)

3422 
	#CAN_F13R1_FB7
 ((
ut32_t
)0x00000080

	)

3423 
	#CAN_F13R1_FB8
 ((
ut32_t
)0x00000100

	)

3424 
	#CAN_F13R1_FB9
 ((
ut32_t
)0x00000200

	)

3425 
	#CAN_F13R1_FB10
 ((
ut32_t
)0x00000400

	)

3426 
	#CAN_F13R1_FB11
 ((
ut32_t
)0x00000800

	)

3427 
	#CAN_F13R1_FB12
 ((
ut32_t
)0x00001000

	)

3428 
	#CAN_F13R1_FB13
 ((
ut32_t
)0x00002000

	)

3429 
	#CAN_F13R1_FB14
 ((
ut32_t
)0x00004000

	)

3430 
	#CAN_F13R1_FB15
 ((
ut32_t
)0x00008000

	)

3431 
	#CAN_F13R1_FB16
 ((
ut32_t
)0x00010000

	)

3432 
	#CAN_F13R1_FB17
 ((
ut32_t
)0x00020000

	)

3433 
	#CAN_F13R1_FB18
 ((
ut32_t
)0x00040000

	)

3434 
	#CAN_F13R1_FB19
 ((
ut32_t
)0x00080000

	)

3435 
	#CAN_F13R1_FB20
 ((
ut32_t
)0x00100000

	)

3436 
	#CAN_F13R1_FB21
 ((
ut32_t
)0x00200000

	)

3437 
	#CAN_F13R1_FB22
 ((
ut32_t
)0x00400000

	)

3438 
	#CAN_F13R1_FB23
 ((
ut32_t
)0x00800000

	)

3439 
	#CAN_F13R1_FB24
 ((
ut32_t
)0x01000000

	)

3440 
	#CAN_F13R1_FB25
 ((
ut32_t
)0x02000000

	)

3441 
	#CAN_F13R1_FB26
 ((
ut32_t
)0x04000000

	)

3442 
	#CAN_F13R1_FB27
 ((
ut32_t
)0x08000000

	)

3443 
	#CAN_F13R1_FB28
 ((
ut32_t
)0x10000000

	)

3444 
	#CAN_F13R1_FB29
 ((
ut32_t
)0x20000000

	)

3445 
	#CAN_F13R1_FB30
 ((
ut32_t
)0x40000000

	)

3446 
	#CAN_F13R1_FB31
 ((
ut32_t
)0x80000000

	)

3449 
	#CAN_F0R2_FB0
 ((
ut32_t
)0x00000001

	)

3450 
	#CAN_F0R2_FB1
 ((
ut32_t
)0x00000002

	)

3451 
	#CAN_F0R2_FB2
 ((
ut32_t
)0x00000004

	)

3452 
	#CAN_F0R2_FB3
 ((
ut32_t
)0x00000008

	)

3453 
	#CAN_F0R2_FB4
 ((
ut32_t
)0x00000010

	)

3454 
	#CAN_F0R2_FB5
 ((
ut32_t
)0x00000020

	)

3455 
	#CAN_F0R2_FB6
 ((
ut32_t
)0x00000040

	)

3456 
	#CAN_F0R2_FB7
 ((
ut32_t
)0x00000080

	)

3457 
	#CAN_F0R2_FB8
 ((
ut32_t
)0x00000100

	)

3458 
	#CAN_F0R2_FB9
 ((
ut32_t
)0x00000200

	)

3459 
	#CAN_F0R2_FB10
 ((
ut32_t
)0x00000400

	)

3460 
	#CAN_F0R2_FB11
 ((
ut32_t
)0x00000800

	)

3461 
	#CAN_F0R2_FB12
 ((
ut32_t
)0x00001000

	)

3462 
	#CAN_F0R2_FB13
 ((
ut32_t
)0x00002000

	)

3463 
	#CAN_F0R2_FB14
 ((
ut32_t
)0x00004000

	)

3464 
	#CAN_F0R2_FB15
 ((
ut32_t
)0x00008000

	)

3465 
	#CAN_F0R2_FB16
 ((
ut32_t
)0x00010000

	)

3466 
	#CAN_F0R2_FB17
 ((
ut32_t
)0x00020000

	)

3467 
	#CAN_F0R2_FB18
 ((
ut32_t
)0x00040000

	)

3468 
	#CAN_F0R2_FB19
 ((
ut32_t
)0x00080000

	)

3469 
	#CAN_F0R2_FB20
 ((
ut32_t
)0x00100000

	)

3470 
	#CAN_F0R2_FB21
 ((
ut32_t
)0x00200000

	)

3471 
	#CAN_F0R2_FB22
 ((
ut32_t
)0x00400000

	)

3472 
	#CAN_F0R2_FB23
 ((
ut32_t
)0x00800000

	)

3473 
	#CAN_F0R2_FB24
 ((
ut32_t
)0x01000000

	)

3474 
	#CAN_F0R2_FB25
 ((
ut32_t
)0x02000000

	)

3475 
	#CAN_F0R2_FB26
 ((
ut32_t
)0x04000000

	)

3476 
	#CAN_F0R2_FB27
 ((
ut32_t
)0x08000000

	)

3477 
	#CAN_F0R2_FB28
 ((
ut32_t
)0x10000000

	)

3478 
	#CAN_F0R2_FB29
 ((
ut32_t
)0x20000000

	)

3479 
	#CAN_F0R2_FB30
 ((
ut32_t
)0x40000000

	)

3480 
	#CAN_F0R2_FB31
 ((
ut32_t
)0x80000000

	)

3483 
	#CAN_F1R2_FB0
 ((
ut32_t
)0x00000001

	)

3484 
	#CAN_F1R2_FB1
 ((
ut32_t
)0x00000002

	)

3485 
	#CAN_F1R2_FB2
 ((
ut32_t
)0x00000004

	)

3486 
	#CAN_F1R2_FB3
 ((
ut32_t
)0x00000008

	)

3487 
	#CAN_F1R2_FB4
 ((
ut32_t
)0x00000010

	)

3488 
	#CAN_F1R2_FB5
 ((
ut32_t
)0x00000020

	)

3489 
	#CAN_F1R2_FB6
 ((
ut32_t
)0x00000040

	)

3490 
	#CAN_F1R2_FB7
 ((
ut32_t
)0x00000080

	)

3491 
	#CAN_F1R2_FB8
 ((
ut32_t
)0x00000100

	)

3492 
	#CAN_F1R2_FB9
 ((
ut32_t
)0x00000200

	)

3493 
	#CAN_F1R2_FB10
 ((
ut32_t
)0x00000400

	)

3494 
	#CAN_F1R2_FB11
 ((
ut32_t
)0x00000800

	)

3495 
	#CAN_F1R2_FB12
 ((
ut32_t
)0x00001000

	)

3496 
	#CAN_F1R2_FB13
 ((
ut32_t
)0x00002000

	)

3497 
	#CAN_F1R2_FB14
 ((
ut32_t
)0x00004000

	)

3498 
	#CAN_F1R2_FB15
 ((
ut32_t
)0x00008000

	)

3499 
	#CAN_F1R2_FB16
 ((
ut32_t
)0x00010000

	)

3500 
	#CAN_F1R2_FB17
 ((
ut32_t
)0x00020000

	)

3501 
	#CAN_F1R2_FB18
 ((
ut32_t
)0x00040000

	)

3502 
	#CAN_F1R2_FB19
 ((
ut32_t
)0x00080000

	)

3503 
	#CAN_F1R2_FB20
 ((
ut32_t
)0x00100000

	)

3504 
	#CAN_F1R2_FB21
 ((
ut32_t
)0x00200000

	)

3505 
	#CAN_F1R2_FB22
 ((
ut32_t
)0x00400000

	)

3506 
	#CAN_F1R2_FB23
 ((
ut32_t
)0x00800000

	)

3507 
	#CAN_F1R2_FB24
 ((
ut32_t
)0x01000000

	)

3508 
	#CAN_F1R2_FB25
 ((
ut32_t
)0x02000000

	)

3509 
	#CAN_F1R2_FB26
 ((
ut32_t
)0x04000000

	)

3510 
	#CAN_F1R2_FB27
 ((
ut32_t
)0x08000000

	)

3511 
	#CAN_F1R2_FB28
 ((
ut32_t
)0x10000000

	)

3512 
	#CAN_F1R2_FB29
 ((
ut32_t
)0x20000000

	)

3513 
	#CAN_F1R2_FB30
 ((
ut32_t
)0x40000000

	)

3514 
	#CAN_F1R2_FB31
 ((
ut32_t
)0x80000000

	)

3517 
	#CAN_F2R2_FB0
 ((
ut32_t
)0x00000001

	)

3518 
	#CAN_F2R2_FB1
 ((
ut32_t
)0x00000002

	)

3519 
	#CAN_F2R2_FB2
 ((
ut32_t
)0x00000004

	)

3520 
	#CAN_F2R2_FB3
 ((
ut32_t
)0x00000008

	)

3521 
	#CAN_F2R2_FB4
 ((
ut32_t
)0x00000010

	)

3522 
	#CAN_F2R2_FB5
 ((
ut32_t
)0x00000020

	)

3523 
	#CAN_F2R2_FB6
 ((
ut32_t
)0x00000040

	)

3524 
	#CAN_F2R2_FB7
 ((
ut32_t
)0x00000080

	)

3525 
	#CAN_F2R2_FB8
 ((
ut32_t
)0x00000100

	)

3526 
	#CAN_F2R2_FB9
 ((
ut32_t
)0x00000200

	)

3527 
	#CAN_F2R2_FB10
 ((
ut32_t
)0x00000400

	)

3528 
	#CAN_F2R2_FB11
 ((
ut32_t
)0x00000800

	)

3529 
	#CAN_F2R2_FB12
 ((
ut32_t
)0x00001000

	)

3530 
	#CAN_F2R2_FB13
 ((
ut32_t
)0x00002000

	)

3531 
	#CAN_F2R2_FB14
 ((
ut32_t
)0x00004000

	)

3532 
	#CAN_F2R2_FB15
 ((
ut32_t
)0x00008000

	)

3533 
	#CAN_F2R2_FB16
 ((
ut32_t
)0x00010000

	)

3534 
	#CAN_F2R2_FB17
 ((
ut32_t
)0x00020000

	)

3535 
	#CAN_F2R2_FB18
 ((
ut32_t
)0x00040000

	)

3536 
	#CAN_F2R2_FB19
 ((
ut32_t
)0x00080000

	)

3537 
	#CAN_F2R2_FB20
 ((
ut32_t
)0x00100000

	)

3538 
	#CAN_F2R2_FB21
 ((
ut32_t
)0x00200000

	)

3539 
	#CAN_F2R2_FB22
 ((
ut32_t
)0x00400000

	)

3540 
	#CAN_F2R2_FB23
 ((
ut32_t
)0x00800000

	)

3541 
	#CAN_F2R2_FB24
 ((
ut32_t
)0x01000000

	)

3542 
	#CAN_F2R2_FB25
 ((
ut32_t
)0x02000000

	)

3543 
	#CAN_F2R2_FB26
 ((
ut32_t
)0x04000000

	)

3544 
	#CAN_F2R2_FB27
 ((
ut32_t
)0x08000000

	)

3545 
	#CAN_F2R2_FB28
 ((
ut32_t
)0x10000000

	)

3546 
	#CAN_F2R2_FB29
 ((
ut32_t
)0x20000000

	)

3547 
	#CAN_F2R2_FB30
 ((
ut32_t
)0x40000000

	)

3548 
	#CAN_F2R2_FB31
 ((
ut32_t
)0x80000000

	)

3551 
	#CAN_F3R2_FB0
 ((
ut32_t
)0x00000001

	)

3552 
	#CAN_F3R2_FB1
 ((
ut32_t
)0x00000002

	)

3553 
	#CAN_F3R2_FB2
 ((
ut32_t
)0x00000004

	)

3554 
	#CAN_F3R2_FB3
 ((
ut32_t
)0x00000008

	)

3555 
	#CAN_F3R2_FB4
 ((
ut32_t
)0x00000010

	)

3556 
	#CAN_F3R2_FB5
 ((
ut32_t
)0x00000020

	)

3557 
	#CAN_F3R2_FB6
 ((
ut32_t
)0x00000040

	)

3558 
	#CAN_F3R2_FB7
 ((
ut32_t
)0x00000080

	)

3559 
	#CAN_F3R2_FB8
 ((
ut32_t
)0x00000100

	)

3560 
	#CAN_F3R2_FB9
 ((
ut32_t
)0x00000200

	)

3561 
	#CAN_F3R2_FB10
 ((
ut32_t
)0x00000400

	)

3562 
	#CAN_F3R2_FB11
 ((
ut32_t
)0x00000800

	)

3563 
	#CAN_F3R2_FB12
 ((
ut32_t
)0x00001000

	)

3564 
	#CAN_F3R2_FB13
 ((
ut32_t
)0x00002000

	)

3565 
	#CAN_F3R2_FB14
 ((
ut32_t
)0x00004000

	)

3566 
	#CAN_F3R2_FB15
 ((
ut32_t
)0x00008000

	)

3567 
	#CAN_F3R2_FB16
 ((
ut32_t
)0x00010000

	)

3568 
	#CAN_F3R2_FB17
 ((
ut32_t
)0x00020000

	)

3569 
	#CAN_F3R2_FB18
 ((
ut32_t
)0x00040000

	)

3570 
	#CAN_F3R2_FB19
 ((
ut32_t
)0x00080000

	)

3571 
	#CAN_F3R2_FB20
 ((
ut32_t
)0x00100000

	)

3572 
	#CAN_F3R2_FB21
 ((
ut32_t
)0x00200000

	)

3573 
	#CAN_F3R2_FB22
 ((
ut32_t
)0x00400000

	)

3574 
	#CAN_F3R2_FB23
 ((
ut32_t
)0x00800000

	)

3575 
	#CAN_F3R2_FB24
 ((
ut32_t
)0x01000000

	)

3576 
	#CAN_F3R2_FB25
 ((
ut32_t
)0x02000000

	)

3577 
	#CAN_F3R2_FB26
 ((
ut32_t
)0x04000000

	)

3578 
	#CAN_F3R2_FB27
 ((
ut32_t
)0x08000000

	)

3579 
	#CAN_F3R2_FB28
 ((
ut32_t
)0x10000000

	)

3580 
	#CAN_F3R2_FB29
 ((
ut32_t
)0x20000000

	)

3581 
	#CAN_F3R2_FB30
 ((
ut32_t
)0x40000000

	)

3582 
	#CAN_F3R2_FB31
 ((
ut32_t
)0x80000000

	)

3585 
	#CAN_F4R2_FB0
 ((
ut32_t
)0x00000001

	)

3586 
	#CAN_F4R2_FB1
 ((
ut32_t
)0x00000002

	)

3587 
	#CAN_F4R2_FB2
 ((
ut32_t
)0x00000004

	)

3588 
	#CAN_F4R2_FB3
 ((
ut32_t
)0x00000008

	)

3589 
	#CAN_F4R2_FB4
 ((
ut32_t
)0x00000010

	)

3590 
	#CAN_F4R2_FB5
 ((
ut32_t
)0x00000020

	)

3591 
	#CAN_F4R2_FB6
 ((
ut32_t
)0x00000040

	)

3592 
	#CAN_F4R2_FB7
 ((
ut32_t
)0x00000080

	)

3593 
	#CAN_F4R2_FB8
 ((
ut32_t
)0x00000100

	)

3594 
	#CAN_F4R2_FB9
 ((
ut32_t
)0x00000200

	)

3595 
	#CAN_F4R2_FB10
 ((
ut32_t
)0x00000400

	)

3596 
	#CAN_F4R2_FB11
 ((
ut32_t
)0x00000800

	)

3597 
	#CAN_F4R2_FB12
 ((
ut32_t
)0x00001000

	)

3598 
	#CAN_F4R2_FB13
 ((
ut32_t
)0x00002000

	)

3599 
	#CAN_F4R2_FB14
 ((
ut32_t
)0x00004000

	)

3600 
	#CAN_F4R2_FB15
 ((
ut32_t
)0x00008000

	)

3601 
	#CAN_F4R2_FB16
 ((
ut32_t
)0x00010000

	)

3602 
	#CAN_F4R2_FB17
 ((
ut32_t
)0x00020000

	)

3603 
	#CAN_F4R2_FB18
 ((
ut32_t
)0x00040000

	)

3604 
	#CAN_F4R2_FB19
 ((
ut32_t
)0x00080000

	)

3605 
	#CAN_F4R2_FB20
 ((
ut32_t
)0x00100000

	)

3606 
	#CAN_F4R2_FB21
 ((
ut32_t
)0x00200000

	)

3607 
	#CAN_F4R2_FB22
 ((
ut32_t
)0x00400000

	)

3608 
	#CAN_F4R2_FB23
 ((
ut32_t
)0x00800000

	)

3609 
	#CAN_F4R2_FB24
 ((
ut32_t
)0x01000000

	)

3610 
	#CAN_F4R2_FB25
 ((
ut32_t
)0x02000000

	)

3611 
	#CAN_F4R2_FB26
 ((
ut32_t
)0x04000000

	)

3612 
	#CAN_F4R2_FB27
 ((
ut32_t
)0x08000000

	)

3613 
	#CAN_F4R2_FB28
 ((
ut32_t
)0x10000000

	)

3614 
	#CAN_F4R2_FB29
 ((
ut32_t
)0x20000000

	)

3615 
	#CAN_F4R2_FB30
 ((
ut32_t
)0x40000000

	)

3616 
	#CAN_F4R2_FB31
 ((
ut32_t
)0x80000000

	)

3619 
	#CAN_F5R2_FB0
 ((
ut32_t
)0x00000001

	)

3620 
	#CAN_F5R2_FB1
 ((
ut32_t
)0x00000002

	)

3621 
	#CAN_F5R2_FB2
 ((
ut32_t
)0x00000004

	)

3622 
	#CAN_F5R2_FB3
 ((
ut32_t
)0x00000008

	)

3623 
	#CAN_F5R2_FB4
 ((
ut32_t
)0x00000010

	)

3624 
	#CAN_F5R2_FB5
 ((
ut32_t
)0x00000020

	)

3625 
	#CAN_F5R2_FB6
 ((
ut32_t
)0x00000040

	)

3626 
	#CAN_F5R2_FB7
 ((
ut32_t
)0x00000080

	)

3627 
	#CAN_F5R2_FB8
 ((
ut32_t
)0x00000100

	)

3628 
	#CAN_F5R2_FB9
 ((
ut32_t
)0x00000200

	)

3629 
	#CAN_F5R2_FB10
 ((
ut32_t
)0x00000400

	)

3630 
	#CAN_F5R2_FB11
 ((
ut32_t
)0x00000800

	)

3631 
	#CAN_F5R2_FB12
 ((
ut32_t
)0x00001000

	)

3632 
	#CAN_F5R2_FB13
 ((
ut32_t
)0x00002000

	)

3633 
	#CAN_F5R2_FB14
 ((
ut32_t
)0x00004000

	)

3634 
	#CAN_F5R2_FB15
 ((
ut32_t
)0x00008000

	)

3635 
	#CAN_F5R2_FB16
 ((
ut32_t
)0x00010000

	)

3636 
	#CAN_F5R2_FB17
 ((
ut32_t
)0x00020000

	)

3637 
	#CAN_F5R2_FB18
 ((
ut32_t
)0x00040000

	)

3638 
	#CAN_F5R2_FB19
 ((
ut32_t
)0x00080000

	)

3639 
	#CAN_F5R2_FB20
 ((
ut32_t
)0x00100000

	)

3640 
	#CAN_F5R2_FB21
 ((
ut32_t
)0x00200000

	)

3641 
	#CAN_F5R2_FB22
 ((
ut32_t
)0x00400000

	)

3642 
	#CAN_F5R2_FB23
 ((
ut32_t
)0x00800000

	)

3643 
	#CAN_F5R2_FB24
 ((
ut32_t
)0x01000000

	)

3644 
	#CAN_F5R2_FB25
 ((
ut32_t
)0x02000000

	)

3645 
	#CAN_F5R2_FB26
 ((
ut32_t
)0x04000000

	)

3646 
	#CAN_F5R2_FB27
 ((
ut32_t
)0x08000000

	)

3647 
	#CAN_F5R2_FB28
 ((
ut32_t
)0x10000000

	)

3648 
	#CAN_F5R2_FB29
 ((
ut32_t
)0x20000000

	)

3649 
	#CAN_F5R2_FB30
 ((
ut32_t
)0x40000000

	)

3650 
	#CAN_F5R2_FB31
 ((
ut32_t
)0x80000000

	)

3653 
	#CAN_F6R2_FB0
 ((
ut32_t
)0x00000001

	)

3654 
	#CAN_F6R2_FB1
 ((
ut32_t
)0x00000002

	)

3655 
	#CAN_F6R2_FB2
 ((
ut32_t
)0x00000004

	)

3656 
	#CAN_F6R2_FB3
 ((
ut32_t
)0x00000008

	)

3657 
	#CAN_F6R2_FB4
 ((
ut32_t
)0x00000010

	)

3658 
	#CAN_F6R2_FB5
 ((
ut32_t
)0x00000020

	)

3659 
	#CAN_F6R2_FB6
 ((
ut32_t
)0x00000040

	)

3660 
	#CAN_F6R2_FB7
 ((
ut32_t
)0x00000080

	)

3661 
	#CAN_F6R2_FB8
 ((
ut32_t
)0x00000100

	)

3662 
	#CAN_F6R2_FB9
 ((
ut32_t
)0x00000200

	)

3663 
	#CAN_F6R2_FB10
 ((
ut32_t
)0x00000400

	)

3664 
	#CAN_F6R2_FB11
 ((
ut32_t
)0x00000800

	)

3665 
	#CAN_F6R2_FB12
 ((
ut32_t
)0x00001000

	)

3666 
	#CAN_F6R2_FB13
 ((
ut32_t
)0x00002000

	)

3667 
	#CAN_F6R2_FB14
 ((
ut32_t
)0x00004000

	)

3668 
	#CAN_F6R2_FB15
 ((
ut32_t
)0x00008000

	)

3669 
	#CAN_F6R2_FB16
 ((
ut32_t
)0x00010000

	)

3670 
	#CAN_F6R2_FB17
 ((
ut32_t
)0x00020000

	)

3671 
	#CAN_F6R2_FB18
 ((
ut32_t
)0x00040000

	)

3672 
	#CAN_F6R2_FB19
 ((
ut32_t
)0x00080000

	)

3673 
	#CAN_F6R2_FB20
 ((
ut32_t
)0x00100000

	)

3674 
	#CAN_F6R2_FB21
 ((
ut32_t
)0x00200000

	)

3675 
	#CAN_F6R2_FB22
 ((
ut32_t
)0x00400000

	)

3676 
	#CAN_F6R2_FB23
 ((
ut32_t
)0x00800000

	)

3677 
	#CAN_F6R2_FB24
 ((
ut32_t
)0x01000000

	)

3678 
	#CAN_F6R2_FB25
 ((
ut32_t
)0x02000000

	)

3679 
	#CAN_F6R2_FB26
 ((
ut32_t
)0x04000000

	)

3680 
	#CAN_F6R2_FB27
 ((
ut32_t
)0x08000000

	)

3681 
	#CAN_F6R2_FB28
 ((
ut32_t
)0x10000000

	)

3682 
	#CAN_F6R2_FB29
 ((
ut32_t
)0x20000000

	)

3683 
	#CAN_F6R2_FB30
 ((
ut32_t
)0x40000000

	)

3684 
	#CAN_F6R2_FB31
 ((
ut32_t
)0x80000000

	)

3687 
	#CAN_F7R2_FB0
 ((
ut32_t
)0x00000001

	)

3688 
	#CAN_F7R2_FB1
 ((
ut32_t
)0x00000002

	)

3689 
	#CAN_F7R2_FB2
 ((
ut32_t
)0x00000004

	)

3690 
	#CAN_F7R2_FB3
 ((
ut32_t
)0x00000008

	)

3691 
	#CAN_F7R2_FB4
 ((
ut32_t
)0x00000010

	)

3692 
	#CAN_F7R2_FB5
 ((
ut32_t
)0x00000020

	)

3693 
	#CAN_F7R2_FB6
 ((
ut32_t
)0x00000040

	)

3694 
	#CAN_F7R2_FB7
 ((
ut32_t
)0x00000080

	)

3695 
	#CAN_F7R2_FB8
 ((
ut32_t
)0x00000100

	)

3696 
	#CAN_F7R2_FB9
 ((
ut32_t
)0x00000200

	)

3697 
	#CAN_F7R2_FB10
 ((
ut32_t
)0x00000400

	)

3698 
	#CAN_F7R2_FB11
 ((
ut32_t
)0x00000800

	)

3699 
	#CAN_F7R2_FB12
 ((
ut32_t
)0x00001000

	)

3700 
	#CAN_F7R2_FB13
 ((
ut32_t
)0x00002000

	)

3701 
	#CAN_F7R2_FB14
 ((
ut32_t
)0x00004000

	)

3702 
	#CAN_F7R2_FB15
 ((
ut32_t
)0x00008000

	)

3703 
	#CAN_F7R2_FB16
 ((
ut32_t
)0x00010000

	)

3704 
	#CAN_F7R2_FB17
 ((
ut32_t
)0x00020000

	)

3705 
	#CAN_F7R2_FB18
 ((
ut32_t
)0x00040000

	)

3706 
	#CAN_F7R2_FB19
 ((
ut32_t
)0x00080000

	)

3707 
	#CAN_F7R2_FB20
 ((
ut32_t
)0x00100000

	)

3708 
	#CAN_F7R2_FB21
 ((
ut32_t
)0x00200000

	)

3709 
	#CAN_F7R2_FB22
 ((
ut32_t
)0x00400000

	)

3710 
	#CAN_F7R2_FB23
 ((
ut32_t
)0x00800000

	)

3711 
	#CAN_F7R2_FB24
 ((
ut32_t
)0x01000000

	)

3712 
	#CAN_F7R2_FB25
 ((
ut32_t
)0x02000000

	)

3713 
	#CAN_F7R2_FB26
 ((
ut32_t
)0x04000000

	)

3714 
	#CAN_F7R2_FB27
 ((
ut32_t
)0x08000000

	)

3715 
	#CAN_F7R2_FB28
 ((
ut32_t
)0x10000000

	)

3716 
	#CAN_F7R2_FB29
 ((
ut32_t
)0x20000000

	)

3717 
	#CAN_F7R2_FB30
 ((
ut32_t
)0x40000000

	)

3718 
	#CAN_F7R2_FB31
 ((
ut32_t
)0x80000000

	)

3721 
	#CAN_F8R2_FB0
 ((
ut32_t
)0x00000001

	)

3722 
	#CAN_F8R2_FB1
 ((
ut32_t
)0x00000002

	)

3723 
	#CAN_F8R2_FB2
 ((
ut32_t
)0x00000004

	)

3724 
	#CAN_F8R2_FB3
 ((
ut32_t
)0x00000008

	)

3725 
	#CAN_F8R2_FB4
 ((
ut32_t
)0x00000010

	)

3726 
	#CAN_F8R2_FB5
 ((
ut32_t
)0x00000020

	)

3727 
	#CAN_F8R2_FB6
 ((
ut32_t
)0x00000040

	)

3728 
	#CAN_F8R2_FB7
 ((
ut32_t
)0x00000080

	)

3729 
	#CAN_F8R2_FB8
 ((
ut32_t
)0x00000100

	)

3730 
	#CAN_F8R2_FB9
 ((
ut32_t
)0x00000200

	)

3731 
	#CAN_F8R2_FB10
 ((
ut32_t
)0x00000400

	)

3732 
	#CAN_F8R2_FB11
 ((
ut32_t
)0x00000800

	)

3733 
	#CAN_F8R2_FB12
 ((
ut32_t
)0x00001000

	)

3734 
	#CAN_F8R2_FB13
 ((
ut32_t
)0x00002000

	)

3735 
	#CAN_F8R2_FB14
 ((
ut32_t
)0x00004000

	)

3736 
	#CAN_F8R2_FB15
 ((
ut32_t
)0x00008000

	)

3737 
	#CAN_F8R2_FB16
 ((
ut32_t
)0x00010000

	)

3738 
	#CAN_F8R2_FB17
 ((
ut32_t
)0x00020000

	)

3739 
	#CAN_F8R2_FB18
 ((
ut32_t
)0x00040000

	)

3740 
	#CAN_F8R2_FB19
 ((
ut32_t
)0x00080000

	)

3741 
	#CAN_F8R2_FB20
 ((
ut32_t
)0x00100000

	)

3742 
	#CAN_F8R2_FB21
 ((
ut32_t
)0x00200000

	)

3743 
	#CAN_F8R2_FB22
 ((
ut32_t
)0x00400000

	)

3744 
	#CAN_F8R2_FB23
 ((
ut32_t
)0x00800000

	)

3745 
	#CAN_F8R2_FB24
 ((
ut32_t
)0x01000000

	)

3746 
	#CAN_F8R2_FB25
 ((
ut32_t
)0x02000000

	)

3747 
	#CAN_F8R2_FB26
 ((
ut32_t
)0x04000000

	)

3748 
	#CAN_F8R2_FB27
 ((
ut32_t
)0x08000000

	)

3749 
	#CAN_F8R2_FB28
 ((
ut32_t
)0x10000000

	)

3750 
	#CAN_F8R2_FB29
 ((
ut32_t
)0x20000000

	)

3751 
	#CAN_F8R2_FB30
 ((
ut32_t
)0x40000000

	)

3752 
	#CAN_F8R2_FB31
 ((
ut32_t
)0x80000000

	)

3755 
	#CAN_F9R2_FB0
 ((
ut32_t
)0x00000001

	)

3756 
	#CAN_F9R2_FB1
 ((
ut32_t
)0x00000002

	)

3757 
	#CAN_F9R2_FB2
 ((
ut32_t
)0x00000004

	)

3758 
	#CAN_F9R2_FB3
 ((
ut32_t
)0x00000008

	)

3759 
	#CAN_F9R2_FB4
 ((
ut32_t
)0x00000010

	)

3760 
	#CAN_F9R2_FB5
 ((
ut32_t
)0x00000020

	)

3761 
	#CAN_F9R2_FB6
 ((
ut32_t
)0x00000040

	)

3762 
	#CAN_F9R2_FB7
 ((
ut32_t
)0x00000080

	)

3763 
	#CAN_F9R2_FB8
 ((
ut32_t
)0x00000100

	)

3764 
	#CAN_F9R2_FB9
 ((
ut32_t
)0x00000200

	)

3765 
	#CAN_F9R2_FB10
 ((
ut32_t
)0x00000400

	)

3766 
	#CAN_F9R2_FB11
 ((
ut32_t
)0x00000800

	)

3767 
	#CAN_F9R2_FB12
 ((
ut32_t
)0x00001000

	)

3768 
	#CAN_F9R2_FB13
 ((
ut32_t
)0x00002000

	)

3769 
	#CAN_F9R2_FB14
 ((
ut32_t
)0x00004000

	)

3770 
	#CAN_F9R2_FB15
 ((
ut32_t
)0x00008000

	)

3771 
	#CAN_F9R2_FB16
 ((
ut32_t
)0x00010000

	)

3772 
	#CAN_F9R2_FB17
 ((
ut32_t
)0x00020000

	)

3773 
	#CAN_F9R2_FB18
 ((
ut32_t
)0x00040000

	)

3774 
	#CAN_F9R2_FB19
 ((
ut32_t
)0x00080000

	)

3775 
	#CAN_F9R2_FB20
 ((
ut32_t
)0x00100000

	)

3776 
	#CAN_F9R2_FB21
 ((
ut32_t
)0x00200000

	)

3777 
	#CAN_F9R2_FB22
 ((
ut32_t
)0x00400000

	)

3778 
	#CAN_F9R2_FB23
 ((
ut32_t
)0x00800000

	)

3779 
	#CAN_F9R2_FB24
 ((
ut32_t
)0x01000000

	)

3780 
	#CAN_F9R2_FB25
 ((
ut32_t
)0x02000000

	)

3781 
	#CAN_F9R2_FB26
 ((
ut32_t
)0x04000000

	)

3782 
	#CAN_F9R2_FB27
 ((
ut32_t
)0x08000000

	)

3783 
	#CAN_F9R2_FB28
 ((
ut32_t
)0x10000000

	)

3784 
	#CAN_F9R2_FB29
 ((
ut32_t
)0x20000000

	)

3785 
	#CAN_F9R2_FB30
 ((
ut32_t
)0x40000000

	)

3786 
	#CAN_F9R2_FB31
 ((
ut32_t
)0x80000000

	)

3789 
	#CAN_F10R2_FB0
 ((
ut32_t
)0x00000001

	)

3790 
	#CAN_F10R2_FB1
 ((
ut32_t
)0x00000002

	)

3791 
	#CAN_F10R2_FB2
 ((
ut32_t
)0x00000004

	)

3792 
	#CAN_F10R2_FB3
 ((
ut32_t
)0x00000008

	)

3793 
	#CAN_F10R2_FB4
 ((
ut32_t
)0x00000010

	)

3794 
	#CAN_F10R2_FB5
 ((
ut32_t
)0x00000020

	)

3795 
	#CAN_F10R2_FB6
 ((
ut32_t
)0x00000040

	)

3796 
	#CAN_F10R2_FB7
 ((
ut32_t
)0x00000080

	)

3797 
	#CAN_F10R2_FB8
 ((
ut32_t
)0x00000100

	)

3798 
	#CAN_F10R2_FB9
 ((
ut32_t
)0x00000200

	)

3799 
	#CAN_F10R2_FB10
 ((
ut32_t
)0x00000400

	)

3800 
	#CAN_F10R2_FB11
 ((
ut32_t
)0x00000800

	)

3801 
	#CAN_F10R2_FB12
 ((
ut32_t
)0x00001000

	)

3802 
	#CAN_F10R2_FB13
 ((
ut32_t
)0x00002000

	)

3803 
	#CAN_F10R2_FB14
 ((
ut32_t
)0x00004000

	)

3804 
	#CAN_F10R2_FB15
 ((
ut32_t
)0x00008000

	)

3805 
	#CAN_F10R2_FB16
 ((
ut32_t
)0x00010000

	)

3806 
	#CAN_F10R2_FB17
 ((
ut32_t
)0x00020000

	)

3807 
	#CAN_F10R2_FB18
 ((
ut32_t
)0x00040000

	)

3808 
	#CAN_F10R2_FB19
 ((
ut32_t
)0x00080000

	)

3809 
	#CAN_F10R2_FB20
 ((
ut32_t
)0x00100000

	)

3810 
	#CAN_F10R2_FB21
 ((
ut32_t
)0x00200000

	)

3811 
	#CAN_F10R2_FB22
 ((
ut32_t
)0x00400000

	)

3812 
	#CAN_F10R2_FB23
 ((
ut32_t
)0x00800000

	)

3813 
	#CAN_F10R2_FB24
 ((
ut32_t
)0x01000000

	)

3814 
	#CAN_F10R2_FB25
 ((
ut32_t
)0x02000000

	)

3815 
	#CAN_F10R2_FB26
 ((
ut32_t
)0x04000000

	)

3816 
	#CAN_F10R2_FB27
 ((
ut32_t
)0x08000000

	)

3817 
	#CAN_F10R2_FB28
 ((
ut32_t
)0x10000000

	)

3818 
	#CAN_F10R2_FB29
 ((
ut32_t
)0x20000000

	)

3819 
	#CAN_F10R2_FB30
 ((
ut32_t
)0x40000000

	)

3820 
	#CAN_F10R2_FB31
 ((
ut32_t
)0x80000000

	)

3823 
	#CAN_F11R2_FB0
 ((
ut32_t
)0x00000001

	)

3824 
	#CAN_F11R2_FB1
 ((
ut32_t
)0x00000002

	)

3825 
	#CAN_F11R2_FB2
 ((
ut32_t
)0x00000004

	)

3826 
	#CAN_F11R2_FB3
 ((
ut32_t
)0x00000008

	)

3827 
	#CAN_F11R2_FB4
 ((
ut32_t
)0x00000010

	)

3828 
	#CAN_F11R2_FB5
 ((
ut32_t
)0x00000020

	)

3829 
	#CAN_F11R2_FB6
 ((
ut32_t
)0x00000040

	)

3830 
	#CAN_F11R2_FB7
 ((
ut32_t
)0x00000080

	)

3831 
	#CAN_F11R2_FB8
 ((
ut32_t
)0x00000100

	)

3832 
	#CAN_F11R2_FB9
 ((
ut32_t
)0x00000200

	)

3833 
	#CAN_F11R2_FB10
 ((
ut32_t
)0x00000400

	)

3834 
	#CAN_F11R2_FB11
 ((
ut32_t
)0x00000800

	)

3835 
	#CAN_F11R2_FB12
 ((
ut32_t
)0x00001000

	)

3836 
	#CAN_F11R2_FB13
 ((
ut32_t
)0x00002000

	)

3837 
	#CAN_F11R2_FB14
 ((
ut32_t
)0x00004000

	)

3838 
	#CAN_F11R2_FB15
 ((
ut32_t
)0x00008000

	)

3839 
	#CAN_F11R2_FB16
 ((
ut32_t
)0x00010000

	)

3840 
	#CAN_F11R2_FB17
 ((
ut32_t
)0x00020000

	)

3841 
	#CAN_F11R2_FB18
 ((
ut32_t
)0x00040000

	)

3842 
	#CAN_F11R2_FB19
 ((
ut32_t
)0x00080000

	)

3843 
	#CAN_F11R2_FB20
 ((
ut32_t
)0x00100000

	)

3844 
	#CAN_F11R2_FB21
 ((
ut32_t
)0x00200000

	)

3845 
	#CAN_F11R2_FB22
 ((
ut32_t
)0x00400000

	)

3846 
	#CAN_F11R2_FB23
 ((
ut32_t
)0x00800000

	)

3847 
	#CAN_F11R2_FB24
 ((
ut32_t
)0x01000000

	)

3848 
	#CAN_F11R2_FB25
 ((
ut32_t
)0x02000000

	)

3849 
	#CAN_F11R2_FB26
 ((
ut32_t
)0x04000000

	)

3850 
	#CAN_F11R2_FB27
 ((
ut32_t
)0x08000000

	)

3851 
	#CAN_F11R2_FB28
 ((
ut32_t
)0x10000000

	)

3852 
	#CAN_F11R2_FB29
 ((
ut32_t
)0x20000000

	)

3853 
	#CAN_F11R2_FB30
 ((
ut32_t
)0x40000000

	)

3854 
	#CAN_F11R2_FB31
 ((
ut32_t
)0x80000000

	)

3857 
	#CAN_F12R2_FB0
 ((
ut32_t
)0x00000001

	)

3858 
	#CAN_F12R2_FB1
 ((
ut32_t
)0x00000002

	)

3859 
	#CAN_F12R2_FB2
 ((
ut32_t
)0x00000004

	)

3860 
	#CAN_F12R2_FB3
 ((
ut32_t
)0x00000008

	)

3861 
	#CAN_F12R2_FB4
 ((
ut32_t
)0x00000010

	)

3862 
	#CAN_F12R2_FB5
 ((
ut32_t
)0x00000020

	)

3863 
	#CAN_F12R2_FB6
 ((
ut32_t
)0x00000040

	)

3864 
	#CAN_F12R2_FB7
 ((
ut32_t
)0x00000080

	)

3865 
	#CAN_F12R2_FB8
 ((
ut32_t
)0x00000100

	)

3866 
	#CAN_F12R2_FB9
 ((
ut32_t
)0x00000200

	)

3867 
	#CAN_F12R2_FB10
 ((
ut32_t
)0x00000400

	)

3868 
	#CAN_F12R2_FB11
 ((
ut32_t
)0x00000800

	)

3869 
	#CAN_F12R2_FB12
 ((
ut32_t
)0x00001000

	)

3870 
	#CAN_F12R2_FB13
 ((
ut32_t
)0x00002000

	)

3871 
	#CAN_F12R2_FB14
 ((
ut32_t
)0x00004000

	)

3872 
	#CAN_F12R2_FB15
 ((
ut32_t
)0x00008000

	)

3873 
	#CAN_F12R2_FB16
 ((
ut32_t
)0x00010000

	)

3874 
	#CAN_F12R2_FB17
 ((
ut32_t
)0x00020000

	)

3875 
	#CAN_F12R2_FB18
 ((
ut32_t
)0x00040000

	)

3876 
	#CAN_F12R2_FB19
 ((
ut32_t
)0x00080000

	)

3877 
	#CAN_F12R2_FB20
 ((
ut32_t
)0x00100000

	)

3878 
	#CAN_F12R2_FB21
 ((
ut32_t
)0x00200000

	)

3879 
	#CAN_F12R2_FB22
 ((
ut32_t
)0x00400000

	)

3880 
	#CAN_F12R2_FB23
 ((
ut32_t
)0x00800000

	)

3881 
	#CAN_F12R2_FB24
 ((
ut32_t
)0x01000000

	)

3882 
	#CAN_F12R2_FB25
 ((
ut32_t
)0x02000000

	)

3883 
	#CAN_F12R2_FB26
 ((
ut32_t
)0x04000000

	)

3884 
	#CAN_F12R2_FB27
 ((
ut32_t
)0x08000000

	)

3885 
	#CAN_F12R2_FB28
 ((
ut32_t
)0x10000000

	)

3886 
	#CAN_F12R2_FB29
 ((
ut32_t
)0x20000000

	)

3887 
	#CAN_F12R2_FB30
 ((
ut32_t
)0x40000000

	)

3888 
	#CAN_F12R2_FB31
 ((
ut32_t
)0x80000000

	)

3891 
	#CAN_F13R2_FB0
 ((
ut32_t
)0x00000001

	)

3892 
	#CAN_F13R2_FB1
 ((
ut32_t
)0x00000002

	)

3893 
	#CAN_F13R2_FB2
 ((
ut32_t
)0x00000004

	)

3894 
	#CAN_F13R2_FB3
 ((
ut32_t
)0x00000008

	)

3895 
	#CAN_F13R2_FB4
 ((
ut32_t
)0x00000010

	)

3896 
	#CAN_F13R2_FB5
 ((
ut32_t
)0x00000020

	)

3897 
	#CAN_F13R2_FB6
 ((
ut32_t
)0x00000040

	)

3898 
	#CAN_F13R2_FB7
 ((
ut32_t
)0x00000080

	)

3899 
	#CAN_F13R2_FB8
 ((
ut32_t
)0x00000100

	)

3900 
	#CAN_F13R2_FB9
 ((
ut32_t
)0x00000200

	)

3901 
	#CAN_F13R2_FB10
 ((
ut32_t
)0x00000400

	)

3902 
	#CAN_F13R2_FB11
 ((
ut32_t
)0x00000800

	)

3903 
	#CAN_F13R2_FB12
 ((
ut32_t
)0x00001000

	)

3904 
	#CAN_F13R2_FB13
 ((
ut32_t
)0x00002000

	)

3905 
	#CAN_F13R2_FB14
 ((
ut32_t
)0x00004000

	)

3906 
	#CAN_F13R2_FB15
 ((
ut32_t
)0x00008000

	)

3907 
	#CAN_F13R2_FB16
 ((
ut32_t
)0x00010000

	)

3908 
	#CAN_F13R2_FB17
 ((
ut32_t
)0x00020000

	)

3909 
	#CAN_F13R2_FB18
 ((
ut32_t
)0x00040000

	)

3910 
	#CAN_F13R2_FB19
 ((
ut32_t
)0x00080000

	)

3911 
	#CAN_F13R2_FB20
 ((
ut32_t
)0x00100000

	)

3912 
	#CAN_F13R2_FB21
 ((
ut32_t
)0x00200000

	)

3913 
	#CAN_F13R2_FB22
 ((
ut32_t
)0x00400000

	)

3914 
	#CAN_F13R2_FB23
 ((
ut32_t
)0x00800000

	)

3915 
	#CAN_F13R2_FB24
 ((
ut32_t
)0x01000000

	)

3916 
	#CAN_F13R2_FB25
 ((
ut32_t
)0x02000000

	)

3917 
	#CAN_F13R2_FB26
 ((
ut32_t
)0x04000000

	)

3918 
	#CAN_F13R2_FB27
 ((
ut32_t
)0x08000000

	)

3919 
	#CAN_F13R2_FB28
 ((
ut32_t
)0x10000000

	)

3920 
	#CAN_F13R2_FB29
 ((
ut32_t
)0x20000000

	)

3921 
	#CAN_F13R2_FB30
 ((
ut32_t
)0x40000000

	)

3922 
	#CAN_F13R2_FB31
 ((
ut32_t
)0x80000000

	)

3924 #i
	`defed
(
STM32F446xx
)

3932 
	#CEC_CR_CECEN
 ((
ut32_t
)0x00000001

	)

3933 
	#CEC_CR_TXSOM
 ((
ut32_t
)0x00000002

	)

3934 
	#CEC_CR_TXEOM
 ((
ut32_t
)0x00000004

	)

3937 
	#CEC_CFGR_SFT
 ((
ut32_t
)0x00000007

	)

3938 
	#CEC_CFGR_RXTOL
 ((
ut32_t
)0x00000008

	)

3939 
	#CEC_CFGR_BRESTP
 ((
ut32_t
)0x00000010

	)

3940 
	#CEC_CFGR_BREGEN
 ((
ut32_t
)0x00000020

	)

3941 
	#CEC_CFGR_LREGEN
 ((
ut32_t
)0x00000040

	)

3942 
	#CEC_CFGR_SFTOPT
 ((
ut32_t
)0x00000100

	)

3943 
	#CEC_CFGR_BRDNOGEN
 ((
ut32_t
)0x00000080

	)

3944 
	#CEC_CFGR_OAR
 ((
ut32_t
)0x7FFF0000

	)

3945 
	#CEC_CFGR_LSTN
 ((
ut32_t
)0x80000000

	)

3948 
	#CEC_TXDR_TXD
 ((
ut32_t
)0x000000FF

	)

3951 
	#CEC_TXDR_RXD
 ((
ut32_t
)0x000000FF

	)

3954 
	#CEC_ISR_RXBR
 ((
ut32_t
)0x00000001

	)

3955 
	#CEC_ISR_RXEND
 ((
ut32_t
)0x00000002

	)

3956 
	#CEC_ISR_RXOVR
 ((
ut32_t
)0x00000004

	)

3957 
	#CEC_ISR_BRE
 ((
ut32_t
)0x00000008

	)

3958 
	#CEC_ISR_SBPE
 ((
ut32_t
)0x00000010

	)

3959 
	#CEC_ISR_LBPE
 ((
ut32_t
)0x00000020

	)

3960 
	#CEC_ISR_RXACKE
 ((
ut32_t
)0x00000040

	)

3961 
	#CEC_ISR_ARBLST
 ((
ut32_t
)0x00000080

	)

3962 
	#CEC_ISR_TXBR
 ((
ut32_t
)0x00000100

	)

3963 
	#CEC_ISR_TXEND
 ((
ut32_t
)0x00000200

	)

3964 
	#CEC_ISR_TXUDR
 ((
ut32_t
)0x00000400

	)

3965 
	#CEC_ISR_TXERR
 ((
ut32_t
)0x00000800

	)

3966 
	#CEC_ISR_TXACKE
 ((
ut32_t
)0x00001000

	)

3969 
	#CEC_IER_RXBRIE
 ((
ut32_t
)0x00000001

	)

3970 
	#CEC_IER_RXENDIE
 ((
ut32_t
)0x00000002

	)

3971 
	#CEC_IER_RXOVRIE
 ((
ut32_t
)0x00000004

	)

3972 
	#CEC_IER_BREIEIE
 ((
ut32_t
)0x00000008

	)

3973 
	#CEC_IER_SBPEIE
 ((
ut32_t
)0x00000010

	)

3974 
	#CEC_IER_LBPEIE
 ((
ut32_t
)0x00000020

	)

3975 
	#CEC_IER_RXACKEIE
 ((
ut32_t
)0x00000040

	)

3976 
	#CEC_IER_ARBLSTIE
 ((
ut32_t
)0x00000080

	)

3977 
	#CEC_IER_TXBRIE
 ((
ut32_t
)0x00000100

	)

3978 
	#CEC_IER_TXENDIE
 ((
ut32_t
)0x00000200

	)

3979 
	#CEC_IER_TXUDRIE
 ((
ut32_t
)0x00000400

	)

3980 
	#CEC_IER_TXERRIE
 ((
ut32_t
)0x00000800

	)

3981 
	#CEC_IER_TXACKEIE
 ((
ut32_t
)0x00001000

	)

3990 
	#CRC_DR_DR
 ((
ut32_t
)0xFFFFFFFF

	)

3994 
	#CRC_IDR_IDR
 ((
ut8_t
)0xFF

	)

3998 
	#CRC_CR_RESET
 ((
ut8_t
)0x01

	)

4006 
	#CRYP_CR_ALGODIR
 ((
ut32_t
)0x00000004)

	)

4008 
	#CRYP_CR_ALGOMODE
 ((
ut32_t
)0x00080038)

	)

4009 
	#CRYP_CR_ALGOMODE_0
 ((
ut32_t
)0x00000008)

	)

4010 
	#CRYP_CR_ALGOMODE_1
 ((
ut32_t
)0x00000010)

	)

4011 
	#CRYP_CR_ALGOMODE_2
 ((
ut32_t
)0x00000020)

	)

4012 
	#CRYP_CR_ALGOMODE_TDES_ECB
 ((
ut32_t
)0x00000000)

	)

4013 
	#CRYP_CR_ALGOMODE_TDES_CBC
 ((
ut32_t
)0x00000008)

	)

4014 
	#CRYP_CR_ALGOMODE_DES_ECB
 ((
ut32_t
)0x00000010)

	)

4015 
	#CRYP_CR_ALGOMODE_DES_CBC
 ((
ut32_t
)0x00000018)

	)

4016 
	#CRYP_CR_ALGOMODE_AES_ECB
 ((
ut32_t
)0x00000020)

	)

4017 
	#CRYP_CR_ALGOMODE_AES_CBC
 ((
ut32_t
)0x00000028)

	)

4018 
	#CRYP_CR_ALGOMODE_AES_CTR
 ((
ut32_t
)0x00000030)

	)

4019 
	#CRYP_CR_ALGOMODE_AES_KEY
 ((
ut32_t
)0x00000038)

	)

4021 
	#CRYP_CR_DATATYPE
 ((
ut32_t
)0x000000C0)

	)

4022 
	#CRYP_CR_DATATYPE_0
 ((
ut32_t
)0x00000040)

	)

4023 
	#CRYP_CR_DATATYPE_1
 ((
ut32_t
)0x00000080)

	)

4024 
	#CRYP_CR_KEYSIZE
 ((
ut32_t
)0x00000300)

	)

4025 
	#CRYP_CR_KEYSIZE_0
 ((
ut32_t
)0x00000100)

	)

4026 
	#CRYP_CR_KEYSIZE_1
 ((
ut32_t
)0x00000200)

	)

4027 
	#CRYP_CR_FFLUSH
 ((
ut32_t
)0x00004000)

	)

4028 
	#CRYP_CR_CRYPEN
 ((
ut32_t
)0x00008000)

	)

4030 
	#CRYP_CR_GCM_CCMPH
 ((
ut32_t
)0x00030000)

	)

4031 
	#CRYP_CR_GCM_CCMPH_0
 ((
ut32_t
)0x00010000)

	)

4032 
	#CRYP_CR_GCM_CCMPH_1
 ((
ut32_t
)0x00020000)

	)

4033 
	#CRYP_CR_ALGOMODE_3
 ((
ut32_t
)0x00080000)

	)

4036 
	#CRYP_SR_IFEM
 ((
ut32_t
)0x00000001)

	)

4037 
	#CRYP_SR_IFNF
 ((
ut32_t
)0x00000002)

	)

4038 
	#CRYP_SR_OFNE
 ((
ut32_t
)0x00000004)

	)

4039 
	#CRYP_SR_OFFU
 ((
ut32_t
)0x00000008)

	)

4040 
	#CRYP_SR_BUSY
 ((
ut32_t
)0x00000010)

	)

4042 
	#CRYP_DMACR_DIEN
 ((
ut32_t
)0x00000001)

	)

4043 
	#CRYP_DMACR_DOEN
 ((
ut32_t
)0x00000002)

	)

4045 
	#CRYP_IMSCR_INIM
 ((
ut32_t
)0x00000001)

	)

4046 
	#CRYP_IMSCR_OUTIM
 ((
ut32_t
)0x00000002)

	)

4048 
	#CRYP_RISR_OUTRIS
 ((
ut32_t
)0x00000001)

	)

4049 
	#CRYP_RISR_INRIS
 ((
ut32_t
)0x00000002)

	)

4051 
	#CRYP_MISR_INMIS
 ((
ut32_t
)0x00000001)

	)

4052 
	#CRYP_MISR_OUTMIS
 ((
ut32_t
)0x00000002)

	)

4060 
	#DAC_CR_EN1
 ((
ut32_t
)0x00000001

	)

4061 
	#DAC_CR_BOFF1
 ((
ut32_t
)0x00000002

	)

4062 
	#DAC_CR_TEN1
 ((
ut32_t
)0x00000004

	)

4064 
	#DAC_CR_TSEL1
 ((
ut32_t
)0x00000038

	)

4065 
	#DAC_CR_TSEL1_0
 ((
ut32_t
)0x00000008

	)

4066 
	#DAC_CR_TSEL1_1
 ((
ut32_t
)0x00000010

	)

4067 
	#DAC_CR_TSEL1_2
 ((
ut32_t
)0x00000020

	)

4069 
	#DAC_CR_WAVE1
 ((
ut32_t
)0x000000C0

	)

4070 
	#DAC_CR_WAVE1_0
 ((
ut32_t
)0x00000040

	)

4071 
	#DAC_CR_WAVE1_1
 ((
ut32_t
)0x00000080

	)

4073 
	#DAC_CR_MAMP1
 ((
ut32_t
)0x00000F00

	)

4074 
	#DAC_CR_MAMP1_0
 ((
ut32_t
)0x00000100

	)

4075 
	#DAC_CR_MAMP1_1
 ((
ut32_t
)0x00000200

	)

4076 
	#DAC_CR_MAMP1_2
 ((
ut32_t
)0x00000400

	)

4077 
	#DAC_CR_MAMP1_3
 ((
ut32_t
)0x00000800

	)

4079 
	#DAC_CR_DMAEN1
 ((
ut32_t
)0x00001000

	)

4080 
	#DAC_CR_DMAUDRIE1
 ((
ut32_t
)0x00002000

	)

4081 
	#DAC_CR_EN2
 ((
ut32_t
)0x00010000

	)

4082 
	#DAC_CR_BOFF2
 ((
ut32_t
)0x00020000

	)

4083 
	#DAC_CR_TEN2
 ((
ut32_t
)0x00040000

	)

4085 
	#DAC_CR_TSEL2
 ((
ut32_t
)0x00380000

	)

4086 
	#DAC_CR_TSEL2_0
 ((
ut32_t
)0x00080000

	)

4087 
	#DAC_CR_TSEL2_1
 ((
ut32_t
)0x00100000

	)

4088 
	#DAC_CR_TSEL2_2
 ((
ut32_t
)0x00200000

	)

4090 
	#DAC_CR_WAVE2
 ((
ut32_t
)0x00C00000

	)

4091 
	#DAC_CR_WAVE2_0
 ((
ut32_t
)0x00400000

	)

4092 
	#DAC_CR_WAVE2_1
 ((
ut32_t
)0x00800000

	)

4094 
	#DAC_CR_MAMP2
 ((
ut32_t
)0x0F000000

	)

4095 
	#DAC_CR_MAMP2_0
 ((
ut32_t
)0x01000000

	)

4096 
	#DAC_CR_MAMP2_1
 ((
ut32_t
)0x02000000

	)

4097 
	#DAC_CR_MAMP2_2
 ((
ut32_t
)0x04000000

	)

4098 
	#DAC_CR_MAMP2_3
 ((
ut32_t
)0x08000000

	)

4100 
	#DAC_CR_DMAEN2
 ((
ut32_t
)0x10000000

	)

4101 
	#DAC_CR_DMAUDRIE2
 ((
ut32_t
)0x20000000U

	)

4104 
	#DAC_SWTRIGR_SWTRIG1
 ((
ut8_t
)0x01

	)

4105 
	#DAC_SWTRIGR_SWTRIG2
 ((
ut8_t
)0x02

	)

4108 
	#DAC_DHR12R1_DACC1DHR
 ((
ut16_t
)0x0FFF

	)

4111 
	#DAC_DHR12L1_DACC1DHR
 ((
ut16_t
)0xFFF0

	)

4114 
	#DAC_DHR8R1_DACC1DHR
 ((
ut8_t
)0xFF

	)

4117 
	#DAC_DHR12R2_DACC2DHR
 ((
ut16_t
)0x0FFF

	)

4120 
	#DAC_DHR12L2_DACC2DHR
 ((
ut16_t
)0xFFF0

	)

4123 
	#DAC_DHR8R2_DACC2DHR
 ((
ut8_t
)0xFF

	)

4126 
	#DAC_DHR12RD_DACC1DHR
 ((
ut32_t
)0x00000FFF

	)

4127 
	#DAC_DHR12RD_DACC2DHR
 ((
ut32_t
)0x0FFF0000

	)

4130 
	#DAC_DHR12LD_DACC1DHR
 ((
ut32_t
)0x0000FFF0

	)

4131 
	#DAC_DHR12LD_DACC2DHR
 ((
ut32_t
)0xFFF00000

	)

4134 
	#DAC_DHR8RD_DACC1DHR
 ((
ut16_t
)0x00FF

	)

4135 
	#DAC_DHR8RD_DACC2DHR
 ((
ut16_t
)0xFF00

	)

4138 
	#DAC_DOR1_DACC1DOR
 ((
ut16_t
)0x0FFF

	)

4141 
	#DAC_DOR2_DACC2DOR
 ((
ut16_t
)0x0FFF

	)

4144 
	#DAC_SR_DMAUDR1
 ((
ut32_t
)0x00002000

	)

4145 
	#DAC_SR_DMAUDR2
 ((
ut32_t
)0x20000000

	)

4159 
	#DCMI_CR_CAPTURE
 ((
ut32_t
)0x00000001)

	)

4160 
	#DCMI_CR_CM
 ((
ut32_t
)0x00000002)

	)

4161 
	#DCMI_CR_CROP
 ((
ut32_t
)0x00000004)

	)

4162 
	#DCMI_CR_JPEG
 ((
ut32_t
)0x00000008)

	)

4163 
	#DCMI_CR_ESS
 ((
ut32_t
)0x00000010)

	)

4164 
	#DCMI_CR_PCKPOL
 ((
ut32_t
)0x00000020)

	)

4165 
	#DCMI_CR_HSPOL
 ((
ut32_t
)0x00000040)

	)

4166 
	#DCMI_CR_VSPOL
 ((
ut32_t
)0x00000080)

	)

4167 
	#DCMI_CR_FCRC_0
 ((
ut32_t
)0x00000100)

	)

4168 
	#DCMI_CR_FCRC_1
 ((
ut32_t
)0x00000200)

	)

4169 
	#DCMI_CR_EDM_0
 ((
ut32_t
)0x00000400)

	)

4170 
	#DCMI_CR_EDM_1
 ((
ut32_t
)0x00000800)

	)

4171 
	#DCMI_CR_CRE
 ((
ut32_t
)0x00001000)

	)

4172 
	#DCMI_CR_ENABLE
 ((
ut32_t
)0x00004000)

	)

4175 
	#DCMI_SR_HSYNC
 ((
ut32_t
)0x00000001)

	)

4176 
	#DCMI_SR_VSYNC
 ((
ut32_t
)0x00000002)

	)

4177 
	#DCMI_SR_FNE
 ((
ut32_t
)0x00000004)

	)

4180 
	#DCMI_RIS_FRAME_RIS
 ((
ut32_t
)0x00000001)

	)

4181 
	#DCMI_RIS_OVR_RIS
 ((
ut32_t
)0x00000002)

	)

4182 
	#DCMI_RIS_ERR_RIS
 ((
ut32_t
)0x00000004)

	)

4183 
	#DCMI_RIS_VSYNC_RIS
 ((
ut32_t
)0x00000008)

	)

4184 
	#DCMI_RIS_LINE_RIS
 ((
ut32_t
)0x00000010)

	)

4186 
	#DCMI_RISR_FRAME_RIS
 
DCMI_RIS_FRAME_RIS


	)

4187 
	#DCMI_RISR_OVR_RIS
 
DCMI_RIS_OVR_RIS


	)

4188 
	#DCMI_RISR_ERR_RIS
 
DCMI_RIS_ERR_RIS


	)

4189 
	#DCMI_RISR_VSYNC_RIS
 
DCMI_RIS_VSYNC_RIS


	)

4190 
	#DCMI_RISR_LINE_RIS
 
DCMI_RIS_LINE_RIS


	)

4191 
	#DCMI_RISR_OVF_RIS
 
DCMI_RIS_OVR_RIS


	)

4194 
	#DCMI_IER_FRAME_IE
 ((
ut32_t
)0x00000001)

	)

4195 
	#DCMI_IER_OVR_IE
 ((
ut32_t
)0x00000002)

	)

4196 
	#DCMI_IER_ERR_IE
 ((
ut32_t
)0x00000004)

	)

4197 
	#DCMI_IER_VSYNC_IE
 ((
ut32_t
)0x00000008)

	)

4198 
	#DCMI_IER_LINE_IE
 ((
ut32_t
)0x00000010)

	)

4201 
	#DCMI_IER_OVF_IE
 
DCMI_IER_OVR_IE


	)

4204 
	#DCMI_MIS_FRAME_MIS
 ((
ut32_t
)0x00000001)

	)

4205 
	#DCMI_MIS_OVR_MIS
 ((
ut32_t
)0x00000002)

	)

4206 
	#DCMI_MIS_ERR_MIS
 ((
ut32_t
)0x00000004)

	)

4207 
	#DCMI_MIS_VSYNC_MIS
 ((
ut32_t
)0x00000008)

	)

4208 
	#DCMI_MIS_LINE_MIS
 ((
ut32_t
)0x00000010)

	)

4211 
	#DCMI_MISR_FRAME_MIS
 
DCMI_MIS_FRAME_MIS


	)

4212 
	#DCMI_MISR_OVF_MIS
 
DCMI_MIS_OVR_MIS


	)

4213 
	#DCMI_MISR_ERR_MIS
 
DCMI_MIS_ERR_MIS


	)

4214 
	#DCMI_MISR_VSYNC_MIS
 
DCMI_MIS_VSYNC_MIS


	)

4215 
	#DCMI_MISR_LINE_MIS
 
DCMI_MIS_LINE_MIS


	)

4218 
	#DCMI_ICR_FRAME_ISC
 ((
ut32_t
)0x00000001)

	)

4219 
	#DCMI_ICR_OVR_ISC
 ((
ut32_t
)0x00000002)

	)

4220 
	#DCMI_ICR_ERR_ISC
 ((
ut32_t
)0x00000004)

	)

4221 
	#DCMI_ICR_VSYNC_ISC
 ((
ut32_t
)0x00000008)

	)

4222 
	#DCMI_ICR_LINE_ISC
 ((
ut32_t
)0x00000010)

	)

4225 
	#DCMI_ICR_OVF_ISC
 
DCMI_ICR_OVR_ISC


	)

4228 
	#DCMI_ESCR_FSC
 ((
ut32_t
)0x000000FF)

	)

4229 
	#DCMI_ESCR_LSC
 ((
ut32_t
)0x0000FF00)

	)

4230 
	#DCMI_ESCR_LEC
 ((
ut32_t
)0x00FF0000)

	)

4231 
	#DCMI_ESCR_FEC
 ((
ut32_t
)0xFF000000)

	)

4234 
	#DCMI_ESUR_FSU
 ((
ut32_t
)0x000000FF)

	)

4235 
	#DCMI_ESUR_LSU
 ((
ut32_t
)0x0000FF00)

	)

4236 
	#DCMI_ESUR_LEU
 ((
ut32_t
)0x00FF0000)

	)

4237 
	#DCMI_ESUR_FEU
 ((
ut32_t
)0xFF000000)

	)

4240 
	#DCMI_CWSTRT_HOFFCNT
 ((
ut32_t
)0x00003FFF)

	)

4241 
	#DCMI_CWSTRT_VST
 ((
ut32_t
)0x1FFF0000)

	)

4244 
	#DCMI_CWSIZE_CAPCNT
 ((
ut32_t
)0x00003FFF)

	)

4245 
	#DCMI_CWSIZE_VLINE
 ((
ut32_t
)0x3FFF0000)

	)

4248 
	#DCMI_DR_BYTE0
 ((
ut32_t
)0x000000FF)

	)

4249 
	#DCMI_DR_BYTE1
 ((
ut32_t
)0x0000FF00)

	)

4250 
	#DCMI_DR_BYTE2
 ((
ut32_t
)0x00FF0000)

	)

4251 
	#DCMI_DR_BYTE3
 ((
ut32_t
)0xFF000000)

	)

4262 
	#DFSDM_CHCFGR1_DFSDMEN
 ((
ut32_t
)0x80000000

	)

4263 
	#DFSDM_CHCFGR1_CKOUTSRC
 ((
ut32_t
)0x40000000

	)

4264 
	#DFSDM_CHCFGR1_CKOUTDIV
 ((
ut32_t
)0x00FF0000

	)

4265 
	#DFSDM_CHCFGR1_DATPACK
 ((
ut32_t
)0x0000C000

	)

4266 
	#DFSDM_CHCFGR1_DATPACK_1
 ((
ut32_t
)0x00008000

	)

4267 
	#DFSDM_CHCFGR1_DATPACK_0
 ((
ut32_t
)0x00004000

	)

4268 
	#DFSDM_CHCFGR1_DATMPX
 ((
ut32_t
)0x00003000

	)

4269 
	#DFSDM_CHCFGR1_DATMPX_1
 ((
ut32_t
)0x00002000

	)

4270 
	#DFSDM_CHCFGR1_DATMPX_0
 ((
ut32_t
)0x00001000

	)

4271 
	#DFSDM_CHCFGR1_CHINSEL
 ((
ut32_t
)0x00000100

	)

4272 
	#DFSDM_CHCFGR1_CHEN
 ((
ut32_t
)0x00000080

	)

4273 
	#DFSDM_CHCFGR1_CKABEN
 ((
ut32_t
)0x00000040

	)

4274 
	#DFSDM_CHCFGR1_SCDEN
 ((
ut32_t
)0x00000020

	)

4275 
	#DFSDM_CHCFGR1_SPICKSEL
 ((
ut32_t
)0x0000000C

	)

4276 
	#DFSDM_CHCFGR1_SPICKSEL_1
 ((
ut32_t
)0x00000008

	)

4277 
	#DFSDM_CHCFGR1_SPICKSEL_0
 ((
ut32_t
)0x00000004

	)

4278 
	#DFSDM_CHCFGR1_SITP
 ((
ut32_t
)0x00000003

	)

4279 
	#DFSDM_CHCFGR1_SITP_1
 ((
ut32_t
)0x00000002

	)

4280 
	#DFSDM_CHCFGR1_SITP_0
 ((
ut32_t
)0x00000001

	)

4283 
	#DFSDM_CHCFGR2_OFFSET
 ((
ut32_t
)0xFFFFFF00

	)

4284 
	#DFSDM_CHCFGR2_DTRBS
 ((
ut32_t
)0x000000F8

	)

4287 
	#DFSDM_CHAWSCDR_AWFORD
 ((
ut32_t
)0x00C00000

	)

4288 
	#DFSDM_CHAWSCDR_AWFORD_1
 ((
ut32_t
)0x00800000

	)

4289 
	#DFSDM_CHAWSCDR_AWFORD_0
 ((
ut32_t
)0x00400000

	)

4290 
	#DFSDM_CHAWSCDR_AWFOSR
 ((
ut32_t
)0x001F0000

	)

4291 
	#DFSDM_CHAWSCDR_BKSCD
 ((
ut32_t
)0x0000F000

	)

4292 
	#DFSDM_CHAWSCDR_SCDT
 ((
ut32_t
)0x000000FF

	)

4295 
	#DFSDM_CHWDATR_WDATA
 ((
ut32_t
)0x0000FFFF

	)

4298 
	#DFSDM_CHDATINR_INDAT0
 ((
ut32_t
)0x0000FFFF

	)

4299 
	#DFSDM_CHDATINR_INDAT1
 ((
ut32_t
)0xFFFF0000

	)

4304 
	#DFSDM_FLTCR1_AWFSEL
 ((
ut32_t
)0x40000000

	)

4305 
	#DFSDM_FLTCR1_FAST
 ((
ut32_t
)0x20000000

	)

4306 
	#DFSDM_FLTCR1_RCH
 ((
ut32_t
)0x07000000

	)

4307 
	#DFSDM_FLTCR1_RDMAEN
 ((
ut32_t
)0x00200000

	)

4308 
	#DFSDM_FLTCR1_RSYNC
 ((
ut32_t
)0x00080000

	)

4309 
	#DFSDM_FLTCR1_RCONT
 ((
ut32_t
)0x00040000

	)

4310 
	#DFSDM_FLTCR1_RSWSTART
 ((
ut32_t
)0x00020000

	)

4311 
	#DFSDM_FLTCR1_JEXTEN
 ((
ut32_t
)0x00006000

	)

4312 
	#DFSDM_FLTCR1_JEXTEN_1
 ((
ut32_t
)0x00004000

	)

4313 
	#DFSDM_FLTCR1_JEXTEN_0
 ((
ut32_t
)0x00002000

	)

4314 
	#DFSDM_FLTCR1_JEXTSEL
 ((
ut32_t
)0x00000700

	)

4315 
	#DFSDM_FLTCR1_JEXTSEL_2
 ((
ut32_t
)0x00000400

	)

4316 
	#DFSDM_FLTCR1_JEXTSEL_1
 ((
ut32_t
)0x00000200

	)

4317 
	#DFSDM_FLTCR1_JEXTSEL_0
 ((
ut32_t
)0x00000100

	)

4318 
	#DFSDM_FLTCR1_JDMAEN
 ((
ut32_t
)0x00000020

	)

4319 
	#DFSDM_FLTCR1_JSCAN
 ((
ut32_t
)0x00000010

	)

4320 
	#DFSDM_FLTCR1_JSYNC
 ((
ut32_t
)0x00000008

	)

4321 
	#DFSDM_FLTCR1_JSWSTART
 ((
ut32_t
)0x00000002

	)

4322 
	#DFSDM_FLTCR1_DFEN
 ((
ut32_t
)0x00000001

	)

4325 
	#DFSDM_FLTCR2_AWDCH
 ((
ut32_t
)0x000F0000

	)

4326 
	#DFSDM_FLTCR2_EXCH
 ((
ut32_t
)0x00000F00

	)

4327 
	#DFSDM_FLTCR2_CKABIE
 ((
ut32_t
)0x00000040

	)

4328 
	#DFSDM_FLTCR2_SCDIE
 ((
ut32_t
)0x00000020

	)

4329 
	#DFSDM_FLTCR2_AWDIE
 ((
ut32_t
)0x00000010

	)

4330 
	#DFSDM_FLTCR2_ROVRIE
 ((
ut32_t
)0x00000008

	)

4331 
	#DFSDM_FLTCR2_JOVRIE
 ((
ut32_t
)0x00000004

	)

4332 
	#DFSDM_FLTCR2_REOCIE
 ((
ut32_t
)0x00000002

	)

4333 
	#DFSDM_FLTCR2_JEOCIE
 ((
ut32_t
)0x00000001

	)

4336 
	#DFSDM_FLTISR_SCDF
 ((
ut32_t
)0x0F000000

	)

4337 
	#DFSDM_FLTISR_CKABF
 ((
ut32_t
)0x000F0000

	)

4338 
	#DFSDM_FLTISR_RCIP
 ((
ut32_t
)0x00004000

	)

4339 
	#DFSDM_FLTISR_JCIP
 ((
ut32_t
)0x00002000

	)

4340 
	#DFSDM_FLTISR_AWDF
 ((
ut32_t
)0x00000010

	)

4341 
	#DFSDM_FLTISR_ROVRF
 ((
ut32_t
)0x00000008

	)

4342 
	#DFSDM_FLTISR_JOVRF
 ((
ut32_t
)0x00000004

	)

4343 
	#DFSDM_FLTISR_REOCF
 ((
ut32_t
)0x00000002

	)

4344 
	#DFSDM_FLTISR_JEOCF
 ((
ut32_t
)0x00000001

	)

4347 
	#DFSDM_FLTICR_CLRSCSDF
 ((
ut32_t
)0x0F000000

	)

4348 
	#DFSDM_FLTICR_CLRCKABF
 ((
ut32_t
)0x000F0000

	)

4349 
	#DFSDM_FLTICR_CLRROVRF
 ((
ut32_t
)0x00000008

	)

4350 
	#DFSDM_FLTICR_CLRJOVRF
 ((
ut32_t
)0x00000004

	)

4353 
	#DFSDM_FLTJCHGR_JCHG
 ((
ut32_t
)0x0000000F

	)

4356 
	#DFSDM_FLTFCR_FORD
 ((
ut32_t
)0xE0000000

	)

4357 
	#DFSDM_FLTFCR_FORD_2
 ((
ut32_t
)0x80000000

	)

4358 
	#DFSDM_FLTFCR_FORD_1
 ((
ut32_t
)0x40000000

	)

4359 
	#DFSDM_FLTFCR_FORD_0
 ((
ut32_t
)0x20000000

	)

4360 
	#DFSDM_FLTFCR_FOSR
 ((
ut32_t
)0x03FF0000

	)

4361 
	#DFSDM_FLTFCR_IOSR
 ((
ut32_t
)0x000000FF

	)

4364 
	#DFSDM_FLTJDATAR_JDATA
 ((
ut32_t
)0xFFFFFF00

	)

4365 
	#DFSDM_FLTJDATAR_JDATACH
 ((
ut32_t
)0x00000007

	)

4368 
	#DFSDM_FLTRDATAR_RDATA
 ((
ut32_t
)0xFFFFFF00

	)

4369 
	#DFSDM_FLTRDATAR_RPEND
 ((
ut32_t
)0x00000010

	)

4370 
	#DFSDM_FLTRDATAR_RDATACH
 ((
ut32_t
)0x00000007

	)

4373 
	#DFSDM_FLTAWHTR_AWHT
 ((
ut32_t
)0xFFFFFF00

	)

4374 
	#DFSDM_FLTAWHTR_BKAWH
 ((
ut32_t
)0x0000000F

	)

4377 
	#DFSDM_FLTAWLTR_AWLT
 ((
ut32_t
)0xFFFFFF00

	)

4378 
	#DFSDM_FLTAWLTR_BKAWL
 ((
ut32_t
)0x0000000F

	)

4381 
	#DFSDM_FLTAWSR_AWHTF
 ((
ut32_t
)0x00000F00

	)

4382 
	#DFSDM_FLTAWSR_AWLTF
 ((
ut32_t
)0x0000000F

	)

4385 
	#DFSDM_FLTAWCFR_CLRAWHTF
 ((
ut32_t
)0x00000F00

	)

4386 
	#DFSDM_FLTAWCFR_CLRAWLTF
 ((
ut32_t
)0x0000000F

	)

4389 
	#DFSDM_FLTEXMAX_EXMAX
 ((
ut32_t
)0xFFFFFF00

	)

4390 
	#DFSDM_FLTEXMAX_EXMAXCH
 ((
ut32_t
)0x00000007

	)

4393 
	#DFSDM_FLTEXMIN_EXMIN
 ((
ut32_t
)0xFFFFFF00

	)

4394 
	#DFSDM_FLTEXMIN_EXMINCH
 ((
ut32_t
)0x00000007

	)

4397 
	#DFSDM_FLTCNVTIMR_CNVCNT
 ((
ut32_t
)0xFFFFFFF0

	)

4405 
	#DMA_SxCR_CHSEL
 ((
ut32_t
)0x0E000000)

	)

4406 
	#DMA_SxCR_CHSEL_0
 ((
ut32_t
)0x02000000)

	)

4407 
	#DMA_SxCR_CHSEL_1
 ((
ut32_t
)0x04000000)

	)

4408 
	#DMA_SxCR_CHSEL_2
 ((
ut32_t
)0x08000000)

	)

4409 
	#DMA_SxCR_MBURST
 ((
ut32_t
)0x01800000)

	)

4410 
	#DMA_SxCR_MBURST_0
 ((
ut32_t
)0x00800000)

	)

4411 
	#DMA_SxCR_MBURST_1
 ((
ut32_t
)0x01000000)

	)

4412 
	#DMA_SxCR_PBURST
 ((
ut32_t
)0x00600000)

	)

4413 
	#DMA_SxCR_PBURST_0
 ((
ut32_t
)0x00200000)

	)

4414 
	#DMA_SxCR_PBURST_1
 ((
ut32_t
)0x00400000)

	)

4415 
	#DMA_SxCR_ACK
 ((
ut32_t
)0x00100000)

	)

4416 
	#DMA_SxCR_CT
 ((
ut32_t
)0x00080000)

	)

4417 
	#DMA_SxCR_DBM
 ((
ut32_t
)0x00040000)

	)

4418 
	#DMA_SxCR_PL
 ((
ut32_t
)0x00030000)

	)

4419 
	#DMA_SxCR_PL_0
 ((
ut32_t
)0x00010000)

	)

4420 
	#DMA_SxCR_PL_1
 ((
ut32_t
)0x00020000)

	)

4421 
	#DMA_SxCR_PINCOS
 ((
ut32_t
)0x00008000)

	)

4422 
	#DMA_SxCR_MSIZE
 ((
ut32_t
)0x00006000)

	)

4423 
	#DMA_SxCR_MSIZE_0
 ((
ut32_t
)0x00002000)

	)

4424 
	#DMA_SxCR_MSIZE_1
 ((
ut32_t
)0x00004000)

	)

4425 
	#DMA_SxCR_PSIZE
 ((
ut32_t
)0x00001800)

	)

4426 
	#DMA_SxCR_PSIZE_0
 ((
ut32_t
)0x00000800)

	)

4427 
	#DMA_SxCR_PSIZE_1
 ((
ut32_t
)0x00001000)

	)

4428 
	#DMA_SxCR_MINC
 ((
ut32_t
)0x00000400)

	)

4429 
	#DMA_SxCR_PINC
 ((
ut32_t
)0x00000200)

	)

4430 
	#DMA_SxCR_CIRC
 ((
ut32_t
)0x00000100)

	)

4431 
	#DMA_SxCR_DIR
 ((
ut32_t
)0x000000C0)

	)

4432 
	#DMA_SxCR_DIR_0
 ((
ut32_t
)0x00000040)

	)

4433 
	#DMA_SxCR_DIR_1
 ((
ut32_t
)0x00000080)

	)

4434 
	#DMA_SxCR_PFCTRL
 ((
ut32_t
)0x00000020)

	)

4435 
	#DMA_SxCR_TCIE
 ((
ut32_t
)0x00000010)

	)

4436 
	#DMA_SxCR_HTIE
 ((
ut32_t
)0x00000008)

	)

4437 
	#DMA_SxCR_TEIE
 ((
ut32_t
)0x00000004)

	)

4438 
	#DMA_SxCR_DMEIE
 ((
ut32_t
)0x00000002)

	)

4439 
	#DMA_SxCR_EN
 ((
ut32_t
)0x00000001)

	)

4442 
	#DMA_SxNDT
 ((
ut32_t
)0x0000FFFF)

	)

4443 
	#DMA_SxNDT_0
 ((
ut32_t
)0x00000001)

	)

4444 
	#DMA_SxNDT_1
 ((
ut32_t
)0x00000002)

	)

4445 
	#DMA_SxNDT_2
 ((
ut32_t
)0x00000004)

	)

4446 
	#DMA_SxNDT_3
 ((
ut32_t
)0x00000008)

	)

4447 
	#DMA_SxNDT_4
 ((
ut32_t
)0x00000010)

	)

4448 
	#DMA_SxNDT_5
 ((
ut32_t
)0x00000020)

	)

4449 
	#DMA_SxNDT_6
 ((
ut32_t
)0x00000040)

	)

4450 
	#DMA_SxNDT_7
 ((
ut32_t
)0x00000080)

	)

4451 
	#DMA_SxNDT_8
 ((
ut32_t
)0x00000100)

	)

4452 
	#DMA_SxNDT_9
 ((
ut32_t
)0x00000200)

	)

4453 
	#DMA_SxNDT_10
 ((
ut32_t
)0x00000400)

	)

4454 
	#DMA_SxNDT_11
 ((
ut32_t
)0x00000800)

	)

4455 
	#DMA_SxNDT_12
 ((
ut32_t
)0x00001000)

	)

4456 
	#DMA_SxNDT_13
 ((
ut32_t
)0x00002000)

	)

4457 
	#DMA_SxNDT_14
 ((
ut32_t
)0x00004000)

	)

4458 
	#DMA_SxNDT_15
 ((
ut32_t
)0x00008000)

	)

4461 
	#DMA_SxFCR_FEIE
 ((
ut32_t
)0x00000080)

	)

4462 
	#DMA_SxFCR_FS
 ((
ut32_t
)0x00000038)

	)

4463 
	#DMA_SxFCR_FS_0
 ((
ut32_t
)0x00000008)

	)

4464 
	#DMA_SxFCR_FS_1
 ((
ut32_t
)0x00000010)

	)

4465 
	#DMA_SxFCR_FS_2
 ((
ut32_t
)0x00000020)

	)

4466 
	#DMA_SxFCR_DMDIS
 ((
ut32_t
)0x00000004)

	)

4467 
	#DMA_SxFCR_FTH
 ((
ut32_t
)0x00000003)

	)

4468 
	#DMA_SxFCR_FTH_0
 ((
ut32_t
)0x00000001)

	)

4469 
	#DMA_SxFCR_FTH_1
 ((
ut32_t
)0x00000002)

	)

4472 
	#DMA_LISR_TCIF3
 ((
ut32_t
)0x08000000)

	)

4473 
	#DMA_LISR_HTIF3
 ((
ut32_t
)0x04000000)

	)

4474 
	#DMA_LISR_TEIF3
 ((
ut32_t
)0x02000000)

	)

4475 
	#DMA_LISR_DMEIF3
 ((
ut32_t
)0x01000000)

	)

4476 
	#DMA_LISR_FEIF3
 ((
ut32_t
)0x00400000)

	)

4477 
	#DMA_LISR_TCIF2
 ((
ut32_t
)0x00200000)

	)

4478 
	#DMA_LISR_HTIF2
 ((
ut32_t
)0x00100000)

	)

4479 
	#DMA_LISR_TEIF2
 ((
ut32_t
)0x00080000)

	)

4480 
	#DMA_LISR_DMEIF2
 ((
ut32_t
)0x00040000)

	)

4481 
	#DMA_LISR_FEIF2
 ((
ut32_t
)0x00010000)

	)

4482 
	#DMA_LISR_TCIF1
 ((
ut32_t
)0x00000800)

	)

4483 
	#DMA_LISR_HTIF1
 ((
ut32_t
)0x00000400)

	)

4484 
	#DMA_LISR_TEIF1
 ((
ut32_t
)0x00000200)

	)

4485 
	#DMA_LISR_DMEIF1
 ((
ut32_t
)0x00000100)

	)

4486 
	#DMA_LISR_FEIF1
 ((
ut32_t
)0x00000040)

	)

4487 
	#DMA_LISR_TCIF0
 ((
ut32_t
)0x00000020)

	)

4488 
	#DMA_LISR_HTIF0
 ((
ut32_t
)0x00000010)

	)

4489 
	#DMA_LISR_TEIF0
 ((
ut32_t
)0x00000008)

	)

4490 
	#DMA_LISR_DMEIF0
 ((
ut32_t
)0x00000004)

	)

4491 
	#DMA_LISR_FEIF0
 ((
ut32_t
)0x00000001)

	)

4494 
	#DMA_HISR_TCIF7
 ((
ut32_t
)0x08000000)

	)

4495 
	#DMA_HISR_HTIF7
 ((
ut32_t
)0x04000000)

	)

4496 
	#DMA_HISR_TEIF7
 ((
ut32_t
)0x02000000)

	)

4497 
	#DMA_HISR_DMEIF7
 ((
ut32_t
)0x01000000)

	)

4498 
	#DMA_HISR_FEIF7
 ((
ut32_t
)0x00400000)

	)

4499 
	#DMA_HISR_TCIF6
 ((
ut32_t
)0x00200000)

	)

4500 
	#DMA_HISR_HTIF6
 ((
ut32_t
)0x00100000)

	)

4501 
	#DMA_HISR_TEIF6
 ((
ut32_t
)0x00080000)

	)

4502 
	#DMA_HISR_DMEIF6
 ((
ut32_t
)0x00040000)

	)

4503 
	#DMA_HISR_FEIF6
 ((
ut32_t
)0x00010000)

	)

4504 
	#DMA_HISR_TCIF5
 ((
ut32_t
)0x00000800)

	)

4505 
	#DMA_HISR_HTIF5
 ((
ut32_t
)0x00000400)

	)

4506 
	#DMA_HISR_TEIF5
 ((
ut32_t
)0x00000200)

	)

4507 
	#DMA_HISR_DMEIF5
 ((
ut32_t
)0x00000100)

	)

4508 
	#DMA_HISR_FEIF5
 ((
ut32_t
)0x00000040)

	)

4509 
	#DMA_HISR_TCIF4
 ((
ut32_t
)0x00000020)

	)

4510 
	#DMA_HISR_HTIF4
 ((
ut32_t
)0x00000010)

	)

4511 
	#DMA_HISR_TEIF4
 ((
ut32_t
)0x00000008)

	)

4512 
	#DMA_HISR_DMEIF4
 ((
ut32_t
)0x00000004)

	)

4513 
	#DMA_HISR_FEIF4
 ((
ut32_t
)0x00000001)

	)

4516 
	#DMA_LIFCR_CTCIF3
 ((
ut32_t
)0x08000000)

	)

4517 
	#DMA_LIFCR_CHTIF3
 ((
ut32_t
)0x04000000)

	)

4518 
	#DMA_LIFCR_CTEIF3
 ((
ut32_t
)0x02000000)

	)

4519 
	#DMA_LIFCR_CDMEIF3
 ((
ut32_t
)0x01000000)

	)

4520 
	#DMA_LIFCR_CFEIF3
 ((
ut32_t
)0x00400000)

	)

4521 
	#DMA_LIFCR_CTCIF2
 ((
ut32_t
)0x00200000)

	)

4522 
	#DMA_LIFCR_CHTIF2
 ((
ut32_t
)0x00100000)

	)

4523 
	#DMA_LIFCR_CTEIF2
 ((
ut32_t
)0x00080000)

	)

4524 
	#DMA_LIFCR_CDMEIF2
 ((
ut32_t
)0x00040000)

	)

4525 
	#DMA_LIFCR_CFEIF2
 ((
ut32_t
)0x00010000)

	)

4526 
	#DMA_LIFCR_CTCIF1
 ((
ut32_t
)0x00000800)

	)

4527 
	#DMA_LIFCR_CHTIF1
 ((
ut32_t
)0x00000400)

	)

4528 
	#DMA_LIFCR_CTEIF1
 ((
ut32_t
)0x00000200)

	)

4529 
	#DMA_LIFCR_CDMEIF1
 ((
ut32_t
)0x00000100)

	)

4530 
	#DMA_LIFCR_CFEIF1
 ((
ut32_t
)0x00000040)

	)

4531 
	#DMA_LIFCR_CTCIF0
 ((
ut32_t
)0x00000020)

	)

4532 
	#DMA_LIFCR_CHTIF0
 ((
ut32_t
)0x00000010)

	)

4533 
	#DMA_LIFCR_CTEIF0
 ((
ut32_t
)0x00000008)

	)

4534 
	#DMA_LIFCR_CDMEIF0
 ((
ut32_t
)0x00000004)

	)

4535 
	#DMA_LIFCR_CFEIF0
 ((
ut32_t
)0x00000001)

	)

4538 
	#DMA_HIFCR_CTCIF7
 ((
ut32_t
)0x08000000)

	)

4539 
	#DMA_HIFCR_CHTIF7
 ((
ut32_t
)0x04000000)

	)

4540 
	#DMA_HIFCR_CTEIF7
 ((
ut32_t
)0x02000000)

	)

4541 
	#DMA_HIFCR_CDMEIF7
 ((
ut32_t
)0x01000000)

	)

4542 
	#DMA_HIFCR_CFEIF7
 ((
ut32_t
)0x00400000)

	)

4543 
	#DMA_HIFCR_CTCIF6
 ((
ut32_t
)0x00200000)

	)

4544 
	#DMA_HIFCR_CHTIF6
 ((
ut32_t
)0x00100000)

	)

4545 
	#DMA_HIFCR_CTEIF6
 ((
ut32_t
)0x00080000)

	)

4546 
	#DMA_HIFCR_CDMEIF6
 ((
ut32_t
)0x00040000)

	)

4547 
	#DMA_HIFCR_CFEIF6
 ((
ut32_t
)0x00010000)

	)

4548 
	#DMA_HIFCR_CTCIF5
 ((
ut32_t
)0x00000800)

	)

4549 
	#DMA_HIFCR_CHTIF5
 ((
ut32_t
)0x00000400)

	)

4550 
	#DMA_HIFCR_CTEIF5
 ((
ut32_t
)0x00000200)

	)

4551 
	#DMA_HIFCR_CDMEIF5
 ((
ut32_t
)0x00000100)

	)

4552 
	#DMA_HIFCR_CFEIF5
 ((
ut32_t
)0x00000040)

	)

4553 
	#DMA_HIFCR_CTCIF4
 ((
ut32_t
)0x00000020)

	)

4554 
	#DMA_HIFCR_CHTIF4
 ((
ut32_t
)0x00000010)

	)

4555 
	#DMA_HIFCR_CTEIF4
 ((
ut32_t
)0x00000008)

	)

4556 
	#DMA_HIFCR_CDMEIF4
 ((
ut32_t
)0x00000004)

	)

4557 
	#DMA_HIFCR_CFEIF4
 ((
ut32_t
)0x00000001)

	)

4567 
	#DMA2D_CR_START
 ((
ut32_t
)0x00000001

	)

4568 
	#DMA2D_CR_SUSP
 ((
ut32_t
)0x00000002

	)

4569 
	#DMA2D_CR_ABORT
 ((
ut32_t
)0x00000004

	)

4570 
	#DMA2D_CR_TEIE
 ((
ut32_t
)0x00000100

	)

4571 
	#DMA2D_CR_TCIE
 ((
ut32_t
)0x00000200

	)

4572 
	#DMA2D_CR_TWIE
 ((
ut32_t
)0x00000400

	)

4573 
	#DMA2D_CR_CAEIE
 ((
ut32_t
)0x00000800

	)

4574 
	#DMA2D_CR_CTCIE
 ((
ut32_t
)0x00001000

	)

4575 
	#DMA2D_CR_CEIE
 ((
ut32_t
)0x00002000

	)

4576 
	#DMA2D_CR_MODE
 ((
ut32_t
)0x00030000

	)

4580 
	#DMA2D_ISR_TEIF
 ((
ut32_t
)0x00000001

	)

4581 
	#DMA2D_ISR_TCIF
 ((
ut32_t
)0x00000002

	)

4582 
	#DMA2D_ISR_TWIF
 ((
ut32_t
)0x00000004

	)

4583 
	#DMA2D_ISR_CAEIF
 ((
ut32_t
)0x00000008

	)

4584 
	#DMA2D_ISR_CTCIF
 ((
ut32_t
)0x00000010

	)

4585 
	#DMA2D_ISR_CEIF
 ((
ut32_t
)0x00000020

	)

4589 
	#DMA2D_IFCR_CTEIF
 ((
ut32_t
)0x00000001

	)

4590 
	#DMA2D_IFCR_CTCIF
 ((
ut32_t
)0x00000002

	)

4591 
	#DMA2D_IFCR_CTWIF
 ((
ut32_t
)0x00000004

	)

4592 
	#DMA2D_IFCR_CAECIF
 ((
ut32_t
)0x00000008

	)

4593 
	#DMA2D_IFCR_CCTCIF
 ((
ut32_t
)0x00000010

	)

4594 
	#DMA2D_IFCR_CCEIF
 ((
ut32_t
)0x00000020

	)

4597 
	#DMA2D_IFSR_CTEIF
 
DMA2D_IFCR_CTEIF


	)

4598 
	#DMA2D_IFSR_CTCIF
 
DMA2D_IFCR_CTCIF


	)

4599 
	#DMA2D_IFSR_CTWIF
 
DMA2D_IFCR_CTWIF


	)

4600 
	#DMA2D_IFSR_CCAEIF
 
DMA2D_IFCR_CAECIF


	)

4601 
	#DMA2D_IFSR_CCTCIF
 
DMA2D_IFCR_CCTCIF


	)

4602 
	#DMA2D_IFSR_CCEIF
 
DMA2D_IFCR_CCEIF


	)

4606 
	#DMA2D_FGMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4610 
	#DMA2D_FGOR_LO
 ((
ut32_t
)0x00003FFF

	)

4614 
	#DMA2D_BGMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4618 
	#DMA2D_BGOR_LO
 ((
ut32_t
)0x00003FFF

	)

4622 
	#DMA2D_FGPFCCR_CM
 ((
ut32_t
)0x0000000F

	)

4623 
	#DMA2D_FGPFCCR_CM_0
 ((
ut32_t
)0x00000001

	)

4624 
	#DMA2D_FGPFCCR_CM_1
 ((
ut32_t
)0x00000002

	)

4625 
	#DMA2D_FGPFCCR_CM_2
 ((
ut32_t
)0x00000004

	)

4626 
	#DMA2D_FGPFCCR_CM_3
 ((
ut32_t
)0x00000008

	)

4627 
	#DMA2D_FGPFCCR_CCM
 ((
ut32_t
)0x00000010

	)

4628 
	#DMA2D_FGPFCCR_START
 ((
ut32_t
)0x00000020

	)

4629 
	#DMA2D_FGPFCCR_CS
 ((
ut32_t
)0x0000FF00

	)

4630 
	#DMA2D_FGPFCCR_AM
 ((
ut32_t
)0x00030000

	)

4631 
	#DMA2D_FGPFCCR_AM_0
 ((
ut32_t
)0x00010000

	)

4632 
	#DMA2D_FGPFCCR_AM_1
 ((
ut32_t
)0x00020000

	)

4633 
	#DMA2D_FGPFCCR_ALPHA
 ((
ut32_t
)0xFF000000

	)

4637 
	#DMA2D_FGCOLR_BLUE
 ((
ut32_t
)0x000000FF

	)

4638 
	#DMA2D_FGCOLR_GREEN
 ((
ut32_t
)0x0000FF00

	)

4639 
	#DMA2D_FGCOLR_RED
 ((
ut32_t
)0x00FF0000

	)

4643 
	#DMA2D_BGPFCCR_CM
 ((
ut32_t
)0x0000000F

	)

4644 
	#DMA2D_BGPFCCR_CM_0
 ((
ut32_t
)0x00000001

	)

4645 
	#DMA2D_BGPFCCR_CM_1
 ((
ut32_t
)0x00000002

	)

4646 
	#DMA2D_BGPFCCR_CM_2
 ((
ut32_t
)0x00000004

	)

4647 
	#DMA2D_FGPFCCR_CM_3
 ((
ut32_t
)0x00000008

	)

4648 
	#DMA2D_BGPFCCR_CCM
 ((
ut32_t
)0x00000010

	)

4649 
	#DMA2D_BGPFCCR_START
 ((
ut32_t
)0x00000020

	)

4650 
	#DMA2D_BGPFCCR_CS
 ((
ut32_t
)0x0000FF00

	)

4651 
	#DMA2D_BGPFCCR_AM
 ((
ut32_t
)0x00030000

	)

4652 
	#DMA2D_BGPFCCR_AM_0
 ((
ut32_t
)0x00010000

	)

4653 
	#DMA2D_BGPFCCR_AM_1
 ((
ut32_t
)0x00020000

	)

4654 
	#DMA2D_BGPFCCR_ALPHA
 ((
ut32_t
)0xFF000000

	)

4658 
	#DMA2D_BGCOLR_BLUE
 ((
ut32_t
)0x000000FF

	)

4659 
	#DMA2D_BGCOLR_GREEN
 ((
ut32_t
)0x0000FF00

	)

4660 
	#DMA2D_BGCOLR_RED
 ((
ut32_t
)0x00FF0000

	)

4664 
	#DMA2D_FGCMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4668 
	#DMA2D_BGCMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4672 
	#DMA2D_OPFCCR_CM
 ((
ut32_t
)0x00000007

	)

4673 
	#DMA2D_OPFCCR_CM_0
 ((
ut32_t
)0x00000001

	)

4674 
	#DMA2D_OPFCCR_CM_1
 ((
ut32_t
)0x00000002

	)

4675 
	#DMA2D_OPFCCR_CM_2
 ((
ut32_t
)0x00000004

	)

4681 
	#DMA2D_OCOLR_BLUE_1
 ((
ut32_t
)0x000000FF

	)

4682 
	#DMA2D_OCOLR_GREEN_1
 ((
ut32_t
)0x0000FF00

	)

4683 
	#DMA2D_OCOLR_RED_1
 ((
ut32_t
)0x00FF0000

	)

4684 
	#DMA2D_OCOLR_ALPHA_1
 ((
ut32_t
)0xFF000000

	)

4687 
	#DMA2D_OCOLR_BLUE_2
 ((
ut32_t
)0x0000001F

	)

4688 
	#DMA2D_OCOLR_GREEN_2
 ((
ut32_t
)0x000007E0

	)

4689 
	#DMA2D_OCOLR_RED_2
 ((
ut32_t
)0x0000F800

	)

4692 
	#DMA2D_OCOLR_BLUE_3
 ((
ut32_t
)0x0000001F

	)

4693 
	#DMA2D_OCOLR_GREEN_3
 ((
ut32_t
)0x000003E0

	)

4694 
	#DMA2D_OCOLR_RED_3
 ((
ut32_t
)0x00007C00

	)

4695 
	#DMA2D_OCOLR_ALPHA_3
 ((
ut32_t
)0x00008000

	)

4698 
	#DMA2D_OCOLR_BLUE_4
 ((
ut32_t
)0x0000000F

	)

4699 
	#DMA2D_OCOLR_GREEN_4
 ((
ut32_t
)0x000000F0

	)

4700 
	#DMA2D_OCOLR_RED_4
 ((
ut32_t
)0x00000F00

	)

4701 
	#DMA2D_OCOLR_ALPHA_4
 ((
ut32_t
)0x0000F000

	)

4705 
	#DMA2D_OMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4709 
	#DMA2D_OOR_LO
 ((
ut32_t
)0x00003FFF

	)

4713 
	#DMA2D_NLR_NL
 ((
ut32_t
)0x0000FFFF

	)

4714 
	#DMA2D_NLR_PL
 ((
ut32_t
)0x3FFF0000

	)

4718 
	#DMA2D_LWR_LW
 ((
ut32_t
)0x0000FFFF

	)

4722 
	#DMA2D_AMTCR_EN
 ((
ut32_t
)0x00000001

	)

4723 
	#DMA2D_AMTCR_DT
 ((
ut32_t
)0x0000FF00

	)

4738 
	#EXTI_IMR_MR0
 ((
ut32_t
)0x00000001

	)

4739 
	#EXTI_IMR_MR1
 ((
ut32_t
)0x00000002

	)

4740 
	#EXTI_IMR_MR2
 ((
ut32_t
)0x00000004

	)

4741 
	#EXTI_IMR_MR3
 ((
ut32_t
)0x00000008

	)

4742 
	#EXTI_IMR_MR4
 ((
ut32_t
)0x00000010

	)

4743 
	#EXTI_IMR_MR5
 ((
ut32_t
)0x00000020

	)

4744 
	#EXTI_IMR_MR6
 ((
ut32_t
)0x00000040

	)

4745 
	#EXTI_IMR_MR7
 ((
ut32_t
)0x00000080

	)

4746 
	#EXTI_IMR_MR8
 ((
ut32_t
)0x00000100

	)

4747 
	#EXTI_IMR_MR9
 ((
ut32_t
)0x00000200

	)

4748 
	#EXTI_IMR_MR10
 ((
ut32_t
)0x00000400

	)

4749 
	#EXTI_IMR_MR11
 ((
ut32_t
)0x00000800

	)

4750 
	#EXTI_IMR_MR12
 ((
ut32_t
)0x00001000

	)

4751 
	#EXTI_IMR_MR13
 ((
ut32_t
)0x00002000

	)

4752 
	#EXTI_IMR_MR14
 ((
ut32_t
)0x00004000

	)

4753 
	#EXTI_IMR_MR15
 ((
ut32_t
)0x00008000

	)

4754 
	#EXTI_IMR_MR16
 ((
ut32_t
)0x00010000

	)

4755 
	#EXTI_IMR_MR17
 ((
ut32_t
)0x00020000

	)

4756 
	#EXTI_IMR_MR18
 ((
ut32_t
)0x00040000

	)

4757 
	#EXTI_IMR_MR19
 ((
ut32_t
)0x00080000

	)

4758 
	#EXTI_IMR_MR23
 ((
ut32_t
)0x00800000

	)

4761 
	#EXTI_EMR_MR0
 ((
ut32_t
)0x00000001

	)

4762 
	#EXTI_EMR_MR1
 ((
ut32_t
)0x00000002

	)

4763 
	#EXTI_EMR_MR2
 ((
ut32_t
)0x00000004

	)

4764 
	#EXTI_EMR_MR3
 ((
ut32_t
)0x00000008

	)

4765 
	#EXTI_EMR_MR4
 ((
ut32_t
)0x00000010

	)

4766 
	#EXTI_EMR_MR5
 ((
ut32_t
)0x00000020

	)

4767 
	#EXTI_EMR_MR6
 ((
ut32_t
)0x00000040

	)

4768 
	#EXTI_EMR_MR7
 ((
ut32_t
)0x00000080

	)

4769 
	#EXTI_EMR_MR8
 ((
ut32_t
)0x00000100

	)

4770 
	#EXTI_EMR_MR9
 ((
ut32_t
)0x00000200

	)

4771 
	#EXTI_EMR_MR10
 ((
ut32_t
)0x00000400

	)

4772 
	#EXTI_EMR_MR11
 ((
ut32_t
)0x00000800

	)

4773 
	#EXTI_EMR_MR12
 ((
ut32_t
)0x00001000

	)

4774 
	#EXTI_EMR_MR13
 ((
ut32_t
)0x00002000

	)

4775 
	#EXTI_EMR_MR14
 ((
ut32_t
)0x00004000

	)

4776 
	#EXTI_EMR_MR15
 ((
ut32_t
)0x00008000

	)

4777 
	#EXTI_EMR_MR16
 ((
ut32_t
)0x00010000

	)

4778 
	#EXTI_EMR_MR17
 ((
ut32_t
)0x00020000

	)

4779 
	#EXTI_EMR_MR18
 ((
ut32_t
)0x00040000

	)

4780 
	#EXTI_EMR_MR19
 ((
ut32_t
)0x00080000

	)

4781 
	#EXTI_EMR_MR23
 ((
ut32_t
)0x00800000

	)

4784 
	#EXTI_RTSR_TR0
 ((
ut32_t
)0x00000001

	)

4785 
	#EXTI_RTSR_TR1
 ((
ut32_t
)0x00000002

	)

4786 
	#EXTI_RTSR_TR2
 ((
ut32_t
)0x00000004

	)

4787 
	#EXTI_RTSR_TR3
 ((
ut32_t
)0x00000008

	)

4788 
	#EXTI_RTSR_TR4
 ((
ut32_t
)0x00000010

	)

4789 
	#EXTI_RTSR_TR5
 ((
ut32_t
)0x00000020

	)

4790 
	#EXTI_RTSR_TR6
 ((
ut32_t
)0x00000040

	)

4791 
	#EXTI_RTSR_TR7
 ((
ut32_t
)0x00000080

	)

4792 
	#EXTI_RTSR_TR8
 ((
ut32_t
)0x00000100

	)

4793 
	#EXTI_RTSR_TR9
 ((
ut32_t
)0x00000200

	)

4794 
	#EXTI_RTSR_TR10
 ((
ut32_t
)0x00000400

	)

4795 
	#EXTI_RTSR_TR11
 ((
ut32_t
)0x00000800

	)

4796 
	#EXTI_RTSR_TR12
 ((
ut32_t
)0x00001000

	)

4797 
	#EXTI_RTSR_TR13
 ((
ut32_t
)0x00002000

	)

4798 
	#EXTI_RTSR_TR14
 ((
ut32_t
)0x00004000

	)

4799 
	#EXTI_RTSR_TR15
 ((
ut32_t
)0x00008000

	)

4800 
	#EXTI_RTSR_TR16
 ((
ut32_t
)0x00010000

	)

4801 
	#EXTI_RTSR_TR17
 ((
ut32_t
)0x00020000

	)

4802 
	#EXTI_RTSR_TR18
 ((
ut32_t
)0x00040000

	)

4803 
	#EXTI_RTSR_TR19
 ((
ut32_t
)0x00080000

	)

4804 
	#EXTI_RTSR_TR23
 ((
ut32_t
)0x00800000

	)

4807 
	#EXTI_FTSR_TR0
 ((
ut32_t
)0x00000001

	)

4808 
	#EXTI_FTSR_TR1
 ((
ut32_t
)0x00000002

	)

4809 
	#EXTI_FTSR_TR2
 ((
ut32_t
)0x00000004

	)

4810 
	#EXTI_FTSR_TR3
 ((
ut32_t
)0x00000008

	)

4811 
	#EXTI_FTSR_TR4
 ((
ut32_t
)0x00000010

	)

4812 
	#EXTI_FTSR_TR5
 ((
ut32_t
)0x00000020

	)

4813 
	#EXTI_FTSR_TR6
 ((
ut32_t
)0x00000040

	)

4814 
	#EXTI_FTSR_TR7
 ((
ut32_t
)0x00000080

	)

4815 
	#EXTI_FTSR_TR8
 ((
ut32_t
)0x00000100

	)

4816 
	#EXTI_FTSR_TR9
 ((
ut32_t
)0x00000200

	)

4817 
	#EXTI_FTSR_TR10
 ((
ut32_t
)0x00000400

	)

4818 
	#EXTI_FTSR_TR11
 ((
ut32_t
)0x00000800

	)

4819 
	#EXTI_FTSR_TR12
 ((
ut32_t
)0x00001000

	)

4820 
	#EXTI_FTSR_TR13
 ((
ut32_t
)0x00002000

	)

4821 
	#EXTI_FTSR_TR14
 ((
ut32_t
)0x00004000

	)

4822 
	#EXTI_FTSR_TR15
 ((
ut32_t
)0x00008000

	)

4823 
	#EXTI_FTSR_TR16
 ((
ut32_t
)0x00010000

	)

4824 
	#EXTI_FTSR_TR17
 ((
ut32_t
)0x00020000

	)

4825 
	#EXTI_FTSR_TR18
 ((
ut32_t
)0x00040000

	)

4826 
	#EXTI_FTSR_TR19
 ((
ut32_t
)0x00080000

	)

4827 
	#EXTI_FTSR_TR23
 ((
ut32_t
)0x00800000

	)

4830 
	#EXTI_SWIER_SWIER0
 ((
ut32_t
)0x00000001

	)

4831 
	#EXTI_SWIER_SWIER1
 ((
ut32_t
)0x00000002

	)

4832 
	#EXTI_SWIER_SWIER2
 ((
ut32_t
)0x00000004

	)

4833 
	#EXTI_SWIER_SWIER3
 ((
ut32_t
)0x00000008

	)

4834 
	#EXTI_SWIER_SWIER4
 ((
ut32_t
)0x00000010

	)

4835 
	#EXTI_SWIER_SWIER5
 ((
ut32_t
)0x00000020

	)

4836 
	#EXTI_SWIER_SWIER6
 ((
ut32_t
)0x00000040

	)

4837 
	#EXTI_SWIER_SWIER7
 ((
ut32_t
)0x00000080

	)

4838 
	#EXTI_SWIER_SWIER8
 ((
ut32_t
)0x00000100

	)

4839 
	#EXTI_SWIER_SWIER9
 ((
ut32_t
)0x00000200

	)

4840 
	#EXTI_SWIER_SWIER10
 ((
ut32_t
)0x00000400

	)

4841 
	#EXTI_SWIER_SWIER11
 ((
ut32_t
)0x00000800

	)

4842 
	#EXTI_SWIER_SWIER12
 ((
ut32_t
)0x00001000

	)

4843 
	#EXTI_SWIER_SWIER13
 ((
ut32_t
)0x00002000

	)

4844 
	#EXTI_SWIER_SWIER14
 ((
ut32_t
)0x00004000

	)

4845 
	#EXTI_SWIER_SWIER15
 ((
ut32_t
)0x00008000

	)

4846 
	#EXTI_SWIER_SWIER16
 ((
ut32_t
)0x00010000

	)

4847 
	#EXTI_SWIER_SWIER17
 ((
ut32_t
)0x00020000

	)

4848 
	#EXTI_SWIER_SWIER18
 ((
ut32_t
)0x00040000

	)

4849 
	#EXTI_SWIER_SWIER19
 ((
ut32_t
)0x00080000

	)

4850 
	#EXTI_SWIER_SWIER23
 ((
ut32_t
)0x00800000

	)

4853 
	#EXTI_PR_PR0
 ((
ut32_t
)0x00000001

	)

4854 
	#EXTI_PR_PR1
 ((
ut32_t
)0x00000002

	)

4855 
	#EXTI_PR_PR2
 ((
ut32_t
)0x00000004

	)

4856 
	#EXTI_PR_PR3
 ((
ut32_t
)0x00000008

	)

4857 
	#EXTI_PR_PR4
 ((
ut32_t
)0x00000010

	)

4858 
	#EXTI_PR_PR5
 ((
ut32_t
)0x00000020

	)

4859 
	#EXTI_PR_PR6
 ((
ut32_t
)0x00000040

	)

4860 
	#EXTI_PR_PR7
 ((
ut32_t
)0x00000080

	)

4861 
	#EXTI_PR_PR8
 ((
ut32_t
)0x00000100

	)

4862 
	#EXTI_PR_PR9
 ((
ut32_t
)0x00000200

	)

4863 
	#EXTI_PR_PR10
 ((
ut32_t
)0x00000400

	)

4864 
	#EXTI_PR_PR11
 ((
ut32_t
)0x00000800

	)

4865 
	#EXTI_PR_PR12
 ((
ut32_t
)0x00001000

	)

4866 
	#EXTI_PR_PR13
 ((
ut32_t
)0x00002000

	)

4867 
	#EXTI_PR_PR14
 ((
ut32_t
)0x00004000

	)

4868 
	#EXTI_PR_PR15
 ((
ut32_t
)0x00008000

	)

4869 
	#EXTI_PR_PR16
 ((
ut32_t
)0x00010000

	)

4870 
	#EXTI_PR_PR17
 ((
ut32_t
)0x00020000

	)

4871 
	#EXTI_PR_PR18
 ((
ut32_t
)0x00040000

	)

4872 
	#EXTI_PR_PR19
 ((
ut32_t
)0x00080000

	)

4873 
	#EXTI_PR_PR23
 ((
ut32_t
)0x00800000

	)

4881 
	#FLASH_ACR_LATENCY
 ((
ut32_t
)0x0000000F)

	)

4882 
	#FLASH_ACR_LATENCY_0WS
 ((
ut32_t
)0x00000000)

	)

4883 
	#FLASH_ACR_LATENCY_1WS
 ((
ut32_t
)0x00000001)

	)

4884 
	#FLASH_ACR_LATENCY_2WS
 ((
ut32_t
)0x00000002)

	)

4885 
	#FLASH_ACR_LATENCY_3WS
 ((
ut32_t
)0x00000003)

	)

4886 
	#FLASH_ACR_LATENCY_4WS
 ((
ut32_t
)0x00000004)

	)

4887 
	#FLASH_ACR_LATENCY_5WS
 ((
ut32_t
)0x00000005)

	)

4888 
	#FLASH_ACR_LATENCY_6WS
 ((
ut32_t
)0x00000006)

	)

4889 
	#FLASH_ACR_LATENCY_7WS
 ((
ut32_t
)0x00000007)

	)

4890 
	#FLASH_ACR_LATENCY_8WS
 ((
ut32_t
)0x00000008)

	)

4891 
	#FLASH_ACR_LATENCY_9WS
 ((
ut32_t
)0x00000009)

	)

4892 
	#FLASH_ACR_LATENCY_10WS
 ((
ut32_t
)0x0000000A)

	)

4893 
	#FLASH_ACR_LATENCY_11WS
 ((
ut32_t
)0x0000000B)

	)

4894 
	#FLASH_ACR_LATENCY_12WS
 ((
ut32_t
)0x0000000C)

	)

4895 
	#FLASH_ACR_LATENCY_13WS
 ((
ut32_t
)0x0000000D)

	)

4896 
	#FLASH_ACR_LATENCY_14WS
 ((
ut32_t
)0x0000000E)

	)

4897 
	#FLASH_ACR_LATENCY_15WS
 ((
ut32_t
)0x0000000F)

	)

4899 
	#FLASH_ACR_PRFTEN
 ((
ut32_t
)0x00000100)

	)

4900 
	#FLASH_ACR_ICEN
 ((
ut32_t
)0x00000200)

	)

4901 
	#FLASH_ACR_DCEN
 ((
ut32_t
)0x00000400)

	)

4902 
	#FLASH_ACR_ICRST
 ((
ut32_t
)0x00000800)

	)

4903 
	#FLASH_ACR_DCRST
 ((
ut32_t
)0x00001000)

	)

4904 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C00)

	)

4905 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C03)

	)

4908 
	#FLASH_SR_EOP
 ((
ut32_t
)0x00000001)

	)

4909 
	#FLASH_SR_SOP
 ((
ut32_t
)0x00000002)

	)

4910 
	#FLASH_SR_WRPERR
 ((
ut32_t
)0x00000010)

	)

4911 
	#FLASH_SR_PGAERR
 ((
ut32_t
)0x00000020)

	)

4912 
	#FLASH_SR_PGPERR
 ((
ut32_t
)0x00000040)

	)

4913 
	#FLASH_SR_PGSERR
 ((
ut32_t
)0x00000080)

	)

4914 
	#FLASH_SR_BSY
 ((
ut32_t
)0x00010000)

	)

4917 
	#FLASH_CR_PG
 ((
ut32_t
)0x00000001)

	)

4918 
	#FLASH_CR_SER
 ((
ut32_t
)0x00000002)

	)

4919 
	#FLASH_CR_MER
 ((
ut32_t
)0x00000004)

	)

4920 
	#FLASH_CR_MER1
 
FLASH_CR_MER


	)

4921 
	#FLASH_CR_SNB
 ((
ut32_t
)0x000000F8)

	)

4922 
	#FLASH_CR_SNB_0
 ((
ut32_t
)0x00000008)

	)

4923 
	#FLASH_CR_SNB_1
 ((
ut32_t
)0x00000010)

	)

4924 
	#FLASH_CR_SNB_2
 ((
ut32_t
)0x00000020)

	)

4925 
	#FLASH_CR_SNB_3
 ((
ut32_t
)0x00000040)

	)

4926 
	#FLASH_CR_SNB_4
 ((
ut32_t
)0x00000040)

	)

4927 
	#FLASH_CR_PSIZE
 ((
ut32_t
)0x00000300)

	)

4928 
	#FLASH_CR_PSIZE_0
 ((
ut32_t
)0x00000100)

	)

4929 
	#FLASH_CR_PSIZE_1
 ((
ut32_t
)0x00000200)

	)

4930 
	#FLASH_CR_MER2
 ((
ut32_t
)0x00008000)

	)

4931 
	#FLASH_CR_STRT
 ((
ut32_t
)0x00010000)

	)

4932 
	#FLASH_CR_EOPIE
 ((
ut32_t
)0x01000000)

	)

4933 
	#FLASH_CR_LOCK
 ((
ut32_t
)0x80000000)

	)

4936 
	#FLASH_OPTCR_OPTLOCK
 ((
ut32_t
)0x00000001)

	)

4937 
	#FLASH_OPTCR_OPTSTRT
 ((
ut32_t
)0x00000002)

	)

4938 
	#FLASH_OPTCR_BOR_LEV_0
 ((
ut32_t
)0x00000004)

	)

4939 
	#FLASH_OPTCR_BOR_LEV_1
 ((
ut32_t
)0x00000008)

	)

4940 
	#FLASH_OPTCR_BOR_LEV
 ((
ut32_t
)0x0000000C)

	)

4941 
	#FLASH_OPTCR_BFB2
 ((
ut32_t
)0x00000010)

	)

4943 
	#FLASH_OPTCR_WDG_SW
 ((
ut32_t
)0x00000020)

	)

4944 
	#FLASH_OPTCR_nRST_STOP
 ((
ut32_t
)0x00000040)

	)

4945 
	#FLASH_OPTCR_nRST_STDBY
 ((
ut32_t
)0x00000080)

	)

4946 
	#FLASH_OPTCR_RDP
 ((
ut32_t
)0x0000FF00)

	)

4947 
	#FLASH_OPTCR_RDP_0
 ((
ut32_t
)0x00000100)

	)

4948 
	#FLASH_OPTCR_RDP_1
 ((
ut32_t
)0x00000200)

	)

4949 
	#FLASH_OPTCR_RDP_2
 ((
ut32_t
)0x00000400)

	)

4950 
	#FLASH_OPTCR_RDP_3
 ((
ut32_t
)0x00000800)

	)

4951 
	#FLASH_OPTCR_RDP_4
 ((
ut32_t
)0x00001000)

	)

4952 
	#FLASH_OPTCR_RDP_5
 ((
ut32_t
)0x00002000)

	)

4953 
	#FLASH_OPTCR_RDP_6
 ((
ut32_t
)0x00004000)

	)

4954 
	#FLASH_OPTCR_RDP_7
 ((
ut32_t
)0x00008000)

	)

4955 
	#FLASH_OPTCR_nWRP
 ((
ut32_t
)0x0FFF0000)

	)

4956 
	#FLASH_OPTCR_nWRP_0
 ((
ut32_t
)0x00010000)

	)

4957 
	#FLASH_OPTCR_nWRP_1
 ((
ut32_t
)0x00020000)

	)

4958 
	#FLASH_OPTCR_nWRP_2
 ((
ut32_t
)0x00040000)

	)

4959 
	#FLASH_OPTCR_nWRP_3
 ((
ut32_t
)0x00080000)

	)

4960 
	#FLASH_OPTCR_nWRP_4
 ((
ut32_t
)0x00100000)

	)

4961 
	#FLASH_OPTCR_nWRP_5
 ((
ut32_t
)0x00200000)

	)

4962 
	#FLASH_OPTCR_nWRP_6
 ((
ut32_t
)0x00400000)

	)

4963 
	#FLASH_OPTCR_nWRP_7
 ((
ut32_t
)0x00800000)

	)

4964 
	#FLASH_OPTCR_nWRP_8
 ((
ut32_t
)0x01000000)

	)

4965 
	#FLASH_OPTCR_nWRP_9
 ((
ut32_t
)0x02000000)

	)

4966 
	#FLASH_OPTCR_nWRP_10
 ((
ut32_t
)0x04000000)

	)

4967 
	#FLASH_OPTCR_nWRP_11
 ((
ut32_t
)0x08000000)

	)

4969 
	#FLASH_OPTCR_DB1M
 ((
ut32_t
)0x40000000)

	)

4970 
	#FLASH_OPTCR_SPRMOD
 ((
ut32_t
)0x80000000)

	)

4973 
	#FLASH_OPTCR1_nWRP
 ((
ut32_t
)0x0FFF0000)

	)

4974 
	#FLASH_OPTCR1_nWRP_0
 ((
ut32_t
)0x00010000)

	)

4975 
	#FLASH_OPTCR1_nWRP_1
 ((
ut32_t
)0x00020000)

	)

4976 
	#FLASH_OPTCR1_nWRP_2
 ((
ut32_t
)0x00040000)

	)

4977 
	#FLASH_OPTCR1_nWRP_3
 ((
ut32_t
)0x00080000)

	)

4978 
	#FLASH_OPTCR1_nWRP_4
 ((
ut32_t
)0x00100000)

	)

4979 
	#FLASH_OPTCR1_nWRP_5
 ((
ut32_t
)0x00200000)

	)

4980 
	#FLASH_OPTCR1_nWRP_6
 ((
ut32_t
)0x00400000)

	)

4981 
	#FLASH_OPTCR1_nWRP_7
 ((
ut32_t
)0x00800000)

	)

4982 
	#FLASH_OPTCR1_nWRP_8
 ((
ut32_t
)0x01000000)

	)

4983 
	#FLASH_OPTCR1_nWRP_9
 ((
ut32_t
)0x02000000)

	)

4984 
	#FLASH_OPTCR1_nWRP_10
 ((
ut32_t
)0x04000000)

	)

4985 
	#FLASH_OPTCR1_nWRP_11
 ((
ut32_t
)0x08000000)

	)

4987 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
)

4994 
	#FSMC_BCR1_MBKEN
 ((
ut32_t
)0x00000001

	)

4995 
	#FSMC_BCR1_MUXEN
 ((
ut32_t
)0x00000002

	)

4997 
	#FSMC_BCR1_MTYP
 ((
ut32_t
)0x0000000C

	)

4998 
	#FSMC_BCR1_MTYP_0
 ((
ut32_t
)0x00000004

	)

4999 
	#FSMC_BCR1_MTYP_1
 ((
ut32_t
)0x00000008

	)

5001 
	#FSMC_BCR1_MWID
 ((
ut32_t
)0x00000030

	)

5002 
	#FSMC_BCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

5003 
	#FSMC_BCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

5005 
	#FSMC_BCR1_FACCEN
 ((
ut32_t
)0x00000040

	)

5006 
	#FSMC_BCR1_BURSTEN
 ((
ut32_t
)0x00000100

	)

5007 
	#FSMC_BCR1_WAITPOL
 ((
ut32_t
)0x00000200

	)

5008 
	#FSMC_BCR1_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5009 
	#FSMC_BCR1_WAITCFG
 ((
ut32_t
)0x00000800

	)

5010 
	#FSMC_BCR1_WREN
 ((
ut32_t
)0x00001000

	)

5011 
	#FSMC_BCR1_WAITEN
 ((
ut32_t
)0x00002000

	)

5012 
	#FSMC_BCR1_EXTMOD
 ((
ut32_t
)0x00004000

	)

5013 
	#FSMC_BCR1_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5014 
	#FSMC_BCR1_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5017 
	#FSMC_BCR2_MBKEN
 ((
ut32_t
)0x00000001

	)

5018 
	#FSMC_BCR2_MUXEN
 ((
ut32_t
)0x00000002

	)

5020 
	#FSMC_BCR2_MTYP
 ((
ut32_t
)0x0000000C

	)

5021 
	#FSMC_BCR2_MTYP_0
 ((
ut32_t
)0x00000004

	)

5022 
	#FSMC_BCR2_MTYP_1
 ((
ut32_t
)0x00000008

	)

5024 
	#FSMC_BCR2_MWID
 ((
ut32_t
)0x00000030

	)

5025 
	#FSMC_BCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

5026 
	#FSMC_BCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

5028 
	#FSMC_BCR2_FACCEN
 ((
ut32_t
)0x00000040

	)

5029 
	#FSMC_BCR2_BURSTEN
 ((
ut32_t
)0x00000100

	)

5030 
	#FSMC_BCR2_WAITPOL
 ((
ut32_t
)0x00000200

	)

5031 
	#FSMC_BCR2_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5032 
	#FSMC_BCR2_WAITCFG
 ((
ut32_t
)0x00000800

	)

5033 
	#FSMC_BCR2_WREN
 ((
ut32_t
)0x00001000

	)

5034 
	#FSMC_BCR2_WAITEN
 ((
ut32_t
)0x00002000

	)

5035 
	#FSMC_BCR2_EXTMOD
 ((
ut32_t
)0x00004000

	)

5036 
	#FSMC_BCR2_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5037 
	#FSMC_BCR2_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5040 
	#FSMC_BCR3_MBKEN
 ((
ut32_t
)0x00000001

	)

5041 
	#FSMC_BCR3_MUXEN
 ((
ut32_t
)0x00000002

	)

5043 
	#FSMC_BCR3_MTYP
 ((
ut32_t
)0x0000000C

	)

5044 
	#FSMC_BCR3_MTYP_0
 ((
ut32_t
)0x00000004

	)

5045 
	#FSMC_BCR3_MTYP_1
 ((
ut32_t
)0x00000008

	)

5047 
	#FSMC_BCR3_MWID
 ((
ut32_t
)0x00000030

	)

5048 
	#FSMC_BCR3_MWID_0
 ((
ut32_t
)0x00000010

	)

5049 
	#FSMC_BCR3_MWID_1
 ((
ut32_t
)0x00000020

	)

5051 
	#FSMC_BCR3_FACCEN
 ((
ut32_t
)0x00000040

	)

5052 
	#FSMC_BCR3_BURSTEN
 ((
ut32_t
)0x00000100

	)

5053 
	#FSMC_BCR3_WAITPOL
 ((
ut32_t
)0x00000200

	)

5054 
	#FSMC_BCR3_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5055 
	#FSMC_BCR3_WAITCFG
 ((
ut32_t
)0x00000800

	)

5056 
	#FSMC_BCR3_WREN
 ((
ut32_t
)0x00001000

	)

5057 
	#FSMC_BCR3_WAITEN
 ((
ut32_t
)0x00002000

	)

5058 
	#FSMC_BCR3_EXTMOD
 ((
ut32_t
)0x00004000

	)

5059 
	#FSMC_BCR3_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5060 
	#FSMC_BCR3_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5063 
	#FSMC_BCR4_MBKEN
 ((
ut32_t
)0x00000001

	)

5064 
	#FSMC_BCR4_MUXEN
 ((
ut32_t
)0x00000002

	)

5066 
	#FSMC_BCR4_MTYP
 ((
ut32_t
)0x0000000C

	)

5067 
	#FSMC_BCR4_MTYP_0
 ((
ut32_t
)0x00000004

	)

5068 
	#FSMC_BCR4_MTYP_1
 ((
ut32_t
)0x00000008

	)

5070 
	#FSMC_BCR4_MWID
 ((
ut32_t
)0x00000030

	)

5071 
	#FSMC_BCR4_MWID_0
 ((
ut32_t
)0x00000010

	)

5072 
	#FSMC_BCR4_MWID_1
 ((
ut32_t
)0x00000020

	)

5074 
	#FSMC_BCR4_FACCEN
 ((
ut32_t
)0x00000040

	)

5075 
	#FSMC_BCR4_BURSTEN
 ((
ut32_t
)0x00000100

	)

5076 
	#FSMC_BCR4_WAITPOL
 ((
ut32_t
)0x00000200

	)

5077 
	#FSMC_BCR4_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5078 
	#FSMC_BCR4_WAITCFG
 ((
ut32_t
)0x00000800

	)

5079 
	#FSMC_BCR4_WREN
 ((
ut32_t
)0x00001000

	)

5080 
	#FSMC_BCR4_WAITEN
 ((
ut32_t
)0x00002000

	)

5081 
	#FSMC_BCR4_EXTMOD
 ((
ut32_t
)0x00004000

	)

5082 
	#FSMC_BCR4_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5083 
	#FSMC_BCR4_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5086 
	#FSMC_BTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

5087 
	#FSMC_BTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5088 
	#FSMC_BTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5089 
	#FSMC_BTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5090 
	#FSMC_BTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5092 
	#FSMC_BTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5093 
	#FSMC_BTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5094 
	#FSMC_BTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5095 
	#FSMC_BTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5096 
	#FSMC_BTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5098 
	#FSMC_BTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

5099 
	#FSMC_BTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

5100 
	#FSMC_BTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

5101 
	#FSMC_BTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

5102 
	#FSMC_BTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

5104 
	#FSMC_BTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5105 
	#FSMC_BTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5106 
	#FSMC_BTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5107 
	#FSMC_BTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5108 
	#FSMC_BTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5110 
	#FSMC_BTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5111 
	#FSMC_BTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5112 
	#FSMC_BTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5113 
	#FSMC_BTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5114 
	#FSMC_BTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5116 
	#FSMC_BTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

5117 
	#FSMC_BTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5118 
	#FSMC_BTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5119 
	#FSMC_BTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5120 
	#FSMC_BTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5122 
	#FSMC_BTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

5123 
	#FSMC_BTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5124 
	#FSMC_BTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5127 
	#FSMC_BTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

5128 
	#FSMC_BTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5129 
	#FSMC_BTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5130 
	#FSMC_BTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5131 
	#FSMC_BTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5133 
	#FSMC_BTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5134 
	#FSMC_BTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5135 
	#FSMC_BTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5136 
	#FSMC_BTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5137 
	#FSMC_BTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5139 
	#FSMC_BTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

5140 
	#FSMC_BTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

5141 
	#FSMC_BTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

5142 
	#FSMC_BTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

5143 
	#FSMC_BTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

5145 
	#FSMC_BTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5146 
	#FSMC_BTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5147 
	#FSMC_BTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5148 
	#FSMC_BTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5149 
	#FSMC_BTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5151 
	#FSMC_BTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5152 
	#FSMC_BTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5153 
	#FSMC_BTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5154 
	#FSMC_BTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5155 
	#FSMC_BTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5157 
	#FSMC_BTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

5158 
	#FSMC_BTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5159 
	#FSMC_BTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5160 
	#FSMC_BTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5161 
	#FSMC_BTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5163 
	#FSMC_BTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

5164 
	#FSMC_BTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5165 
	#FSMC_BTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5168 
	#FSMC_BTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

5169 
	#FSMC_BTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5170 
	#FSMC_BTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5171 
	#FSMC_BTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5172 
	#FSMC_BTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5174 
	#FSMC_BTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5175 
	#FSMC_BTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5176 
	#FSMC_BTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5177 
	#FSMC_BTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5178 
	#FSMC_BTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5180 
	#FSMC_BTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

5181 
	#FSMC_BTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

5182 
	#FSMC_BTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

5183 
	#FSMC_BTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

5184 
	#FSMC_BTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

5186 
	#FSMC_BTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5187 
	#FSMC_BTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5188 
	#FSMC_BTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5189 
	#FSMC_BTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5190 
	#FSMC_BTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5192 
	#FSMC_BTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5193 
	#FSMC_BTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5194 
	#FSMC_BTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5195 
	#FSMC_BTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5196 
	#FSMC_BTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5198 
	#FSMC_BTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

5199 
	#FSMC_BTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5200 
	#FSMC_BTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5201 
	#FSMC_BTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5202 
	#FSMC_BTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5204 
	#FSMC_BTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

5205 
	#FSMC_BTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5206 
	#FSMC_BTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5209 
	#FSMC_BTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

5210 
	#FSMC_BTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5211 
	#FSMC_BTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5212 
	#FSMC_BTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5213 
	#FSMC_BTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5215 
	#FSMC_BTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5216 
	#FSMC_BTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5217 
	#FSMC_BTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5218 
	#FSMC_BTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5219 
	#FSMC_BTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5221 
	#FSMC_BTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

5222 
	#FSMC_BTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

5223 
	#FSMC_BTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

5224 
	#FSMC_BTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

5225 
	#FSMC_BTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

5227 
	#FSMC_BTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5228 
	#FSMC_BTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5229 
	#FSMC_BTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5230 
	#FSMC_BTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5231 
	#FSMC_BTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5233 
	#FSMC_BTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5234 
	#FSMC_BTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5235 
	#FSMC_BTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5236 
	#FSMC_BTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5237 
	#FSMC_BTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5239 
	#FSMC_BTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

5240 
	#FSMC_BTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5241 
	#FSMC_BTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5242 
	#FSMC_BTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5243 
	#FSMC_BTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5245 
	#FSMC_BTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

5246 
	#FSMC_BTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5247 
	#FSMC_BTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5250 
	#FSMC_BWTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

5251 
	#FSMC_BWTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5252 
	#FSMC_BWTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5253 
	#FSMC_BWTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5254 
	#FSMC_BWTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5256 
	#FSMC_BWTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5257 
	#FSMC_BWTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5258 
	#FSMC_BWTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5259 
	#FSMC_BWTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5260 
	#FSMC_BWTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5262 
	#FSMC_BWTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

5263 
	#FSMC_BWTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

5264 
	#FSMC_BWTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

5265 
	#FSMC_BWTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

5266 
	#FSMC_BWTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

5268 
	#FSMC_BWTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5269 
	#FSMC_BWTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5270 
	#FSMC_BWTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5271 
	#FSMC_BWTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5272 
	#FSMC_BWTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5274 
	#FSMC_BWTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

5275 
	#FSMC_BWTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5276 
	#FSMC_BWTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5279 
	#FSMC_BWTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

5280 
	#FSMC_BWTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5281 
	#FSMC_BWTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5282 
	#FSMC_BWTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5283 
	#FSMC_BWTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5285 
	#FSMC_BWTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5286 
	#FSMC_BWTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5287 
	#FSMC_BWTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5288 
	#FSMC_BWTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5289 
	#FSMC_BWTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5291 
	#FSMC_BWTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

5292 
	#FSMC_BWTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

5293 
	#FSMC_BWTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

5294 
	#FSMC_BWTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

5295 
	#FSMC_BWTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

5297 
	#FSMC_BWTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5298 
	#FSMC_BWTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5299 
	#FSMC_BWTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5300 
	#FSMC_BWTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5301 
	#FSMC_BWTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5303 
	#FSMC_BWTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

5304 
	#FSMC_BWTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5305 
	#FSMC_BWTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5308 
	#FSMC_BWTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

5309 
	#FSMC_BWTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5310 
	#FSMC_BWTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5311 
	#FSMC_BWTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5312 
	#FSMC_BWTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5314 
	#FSMC_BWTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5315 
	#FSMC_BWTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5316 
	#FSMC_BWTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5317 
	#FSMC_BWTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5318 
	#FSMC_BWTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5320 
	#FSMC_BWTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

5321 
	#FSMC_BWTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

5322 
	#FSMC_BWTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

5323 
	#FSMC_BWTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

5324 
	#FSMC_BWTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

5326 
	#FSMC_BWTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5327 
	#FSMC_BWTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5328 
	#FSMC_BWTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5329 
	#FSMC_BWTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5330 
	#FSMC_BWTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5332 
	#FSMC_BWTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

5333 
	#FSMC_BWTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5334 
	#FSMC_BWTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5337 
	#FSMC_BWTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

5338 
	#FSMC_BWTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5339 
	#FSMC_BWTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5340 
	#FSMC_BWTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5341 
	#FSMC_BWTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5343 
	#FSMC_BWTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5344 
	#FSMC_BWTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5345 
	#FSMC_BWTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5346 
	#FSMC_BWTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5347 
	#FSMC_BWTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5349 
	#FSMC_BWTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

5350 
	#FSMC_BWTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

5351 
	#FSMC_BWTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

5352 
	#FSMC_BWTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

5353 
	#FSMC_BWTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

5355 
	#FSMC_BWTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5356 
	#FSMC_BWTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5357 
	#FSMC_BWTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5358 
	#FSMC_BWTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5359 
	#FSMC_BWTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5361 
	#FSMC_BWTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

5362 
	#FSMC_BWTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5363 
	#FSMC_BWTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5366 
	#FSMC_PCR2_PWAITEN
 ((
ut32_t
)0x00000002

	)

5367 
	#FSMC_PCR2_PBKEN
 ((
ut32_t
)0x00000004

	)

5368 
	#FSMC_PCR2_PTYP
 ((
ut32_t
)0x00000008

	)

5370 
	#FSMC_PCR2_PWID
 ((
ut32_t
)0x00000030

	)

5371 
	#FSMC_PCR2_PWID_0
 ((
ut32_t
)0x00000010

	)

5372 
	#FSMC_PCR2_PWID_1
 ((
ut32_t
)0x00000020

	)

5374 
	#FSMC_PCR2_ECCEN
 ((
ut32_t
)0x00000040

	)

5376 
	#FSMC_PCR2_TCLR
 ((
ut32_t
)0x00001E00

	)

5377 
	#FSMC_PCR2_TCLR_0
 ((
ut32_t
)0x00000200

	)

5378 
	#FSMC_PCR2_TCLR_1
 ((
ut32_t
)0x00000400

	)

5379 
	#FSMC_PCR2_TCLR_2
 ((
ut32_t
)0x00000800

	)

5380 
	#FSMC_PCR2_TCLR_3
 ((
ut32_t
)0x00001000

	)

5382 
	#FSMC_PCR2_TAR
 ((
ut32_t
)0x0001E000

	)

5383 
	#FSMC_PCR2_TAR_0
 ((
ut32_t
)0x00002000

	)

5384 
	#FSMC_PCR2_TAR_1
 ((
ut32_t
)0x00004000

	)

5385 
	#FSMC_PCR2_TAR_2
 ((
ut32_t
)0x00008000

	)

5386 
	#FSMC_PCR2_TAR_3
 ((
ut32_t
)0x00010000

	)

5388 
	#FSMC_PCR2_ECCPS
 ((
ut32_t
)0x000E0000

	)

5389 
	#FSMC_PCR2_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5390 
	#FSMC_PCR2_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5391 
	#FSMC_PCR2_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5394 
	#FSMC_PCR3_PWAITEN
 ((
ut32_t
)0x00000002

	)

5395 
	#FSMC_PCR3_PBKEN
 ((
ut32_t
)0x00000004

	)

5396 
	#FSMC_PCR3_PTYP
 ((
ut32_t
)0x00000008

	)

5398 
	#FSMC_PCR3_PWID
 ((
ut32_t
)0x00000030

	)

5399 
	#FSMC_PCR3_PWID_0
 ((
ut32_t
)0x00000010

	)

5400 
	#FSMC_PCR3_PWID_1
 ((
ut32_t
)0x00000020

	)

5402 
	#FSMC_PCR3_ECCEN
 ((
ut32_t
)0x00000040

	)

5404 
	#FSMC_PCR3_TCLR
 ((
ut32_t
)0x00001E00

	)

5405 
	#FSMC_PCR3_TCLR_0
 ((
ut32_t
)0x00000200

	)

5406 
	#FSMC_PCR3_TCLR_1
 ((
ut32_t
)0x00000400

	)

5407 
	#FSMC_PCR3_TCLR_2
 ((
ut32_t
)0x00000800

	)

5408 
	#FSMC_PCR3_TCLR_3
 ((
ut32_t
)0x00001000

	)

5410 
	#FSMC_PCR3_TAR
 ((
ut32_t
)0x0001E000

	)

5411 
	#FSMC_PCR3_TAR_0
 ((
ut32_t
)0x00002000

	)

5412 
	#FSMC_PCR3_TAR_1
 ((
ut32_t
)0x00004000

	)

5413 
	#FSMC_PCR3_TAR_2
 ((
ut32_t
)0x00008000

	)

5414 
	#FSMC_PCR3_TAR_3
 ((
ut32_t
)0x00010000

	)

5416 
	#FSMC_PCR3_ECCPS
 ((
ut32_t
)0x000E0000

	)

5417 
	#FSMC_PCR3_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5418 
	#FSMC_PCR3_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5419 
	#FSMC_PCR3_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5422 
	#FSMC_PCR4_PWAITEN
 ((
ut32_t
)0x00000002

	)

5423 
	#FSMC_PCR4_PBKEN
 ((
ut32_t
)0x00000004

	)

5424 
	#FSMC_PCR4_PTYP
 ((
ut32_t
)0x00000008

	)

5426 
	#FSMC_PCR4_PWID
 ((
ut32_t
)0x00000030

	)

5427 
	#FSMC_PCR4_PWID_0
 ((
ut32_t
)0x00000010

	)

5428 
	#FSMC_PCR4_PWID_1
 ((
ut32_t
)0x00000020

	)

5430 
	#FSMC_PCR4_ECCEN
 ((
ut32_t
)0x00000040

	)

5432 
	#FSMC_PCR4_TCLR
 ((
ut32_t
)0x00001E00

	)

5433 
	#FSMC_PCR4_TCLR_0
 ((
ut32_t
)0x00000200

	)

5434 
	#FSMC_PCR4_TCLR_1
 ((
ut32_t
)0x00000400

	)

5435 
	#FSMC_PCR4_TCLR_2
 ((
ut32_t
)0x00000800

	)

5436 
	#FSMC_PCR4_TCLR_3
 ((
ut32_t
)0x00001000

	)

5438 
	#FSMC_PCR4_TAR
 ((
ut32_t
)0x0001E000

	)

5439 
	#FSMC_PCR4_TAR_0
 ((
ut32_t
)0x00002000

	)

5440 
	#FSMC_PCR4_TAR_1
 ((
ut32_t
)0x00004000

	)

5441 
	#FSMC_PCR4_TAR_2
 ((
ut32_t
)0x00008000

	)

5442 
	#FSMC_PCR4_TAR_3
 ((
ut32_t
)0x00010000

	)

5444 
	#FSMC_PCR4_ECCPS
 ((
ut32_t
)0x000E0000

	)

5445 
	#FSMC_PCR4_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5446 
	#FSMC_PCR4_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5447 
	#FSMC_PCR4_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5450 
	#FSMC_SR2_IRS
 ((
ut8_t
)0x01

	)

5451 
	#FSMC_SR2_ILS
 ((
ut8_t
)0x02

	)

5452 
	#FSMC_SR2_IFS
 ((
ut8_t
)0x04

	)

5453 
	#FSMC_SR2_IREN
 ((
ut8_t
)0x08

	)

5454 
	#FSMC_SR2_ILEN
 ((
ut8_t
)0x10

	)

5455 
	#FSMC_SR2_IFEN
 ((
ut8_t
)0x20

	)

5456 
	#FSMC_SR2_FEMPT
 ((
ut8_t
)0x40

	)

5459 
	#FSMC_SR3_IRS
 ((
ut8_t
)0x01

	)

5460 
	#FSMC_SR3_ILS
 ((
ut8_t
)0x02

	)

5461 
	#FSMC_SR3_IFS
 ((
ut8_t
)0x04

	)

5462 
	#FSMC_SR3_IREN
 ((
ut8_t
)0x08

	)

5463 
	#FSMC_SR3_ILEN
 ((
ut8_t
)0x10

	)

5464 
	#FSMC_SR3_IFEN
 ((
ut8_t
)0x20

	)

5465 
	#FSMC_SR3_FEMPT
 ((
ut8_t
)0x40

	)

5468 
	#FSMC_SR4_IRS
 ((
ut8_t
)0x01

	)

5469 
	#FSMC_SR4_ILS
 ((
ut8_t
)0x02

	)

5470 
	#FSMC_SR4_IFS
 ((
ut8_t
)0x04

	)

5471 
	#FSMC_SR4_IREN
 ((
ut8_t
)0x08

	)

5472 
	#FSMC_SR4_ILEN
 ((
ut8_t
)0x10

	)

5473 
	#FSMC_SR4_IFEN
 ((
ut8_t
)0x20

	)

5474 
	#FSMC_SR4_FEMPT
 ((
ut8_t
)0x40

	)

5477 
	#FSMC_PMEM2_MEMSET2
 ((
ut32_t
)0x000000FF

	)

5478 
	#FSMC_PMEM2_MEMSET2_0
 ((
ut32_t
)0x00000001

	)

5479 
	#FSMC_PMEM2_MEMSET2_1
 ((
ut32_t
)0x00000002

	)

5480 
	#FSMC_PMEM2_MEMSET2_2
 ((
ut32_t
)0x00000004

	)

5481 
	#FSMC_PMEM2_MEMSET2_3
 ((
ut32_t
)0x00000008

	)

5482 
	#FSMC_PMEM2_MEMSET2_4
 ((
ut32_t
)0x00000010

	)

5483 
	#FSMC_PMEM2_MEMSET2_5
 ((
ut32_t
)0x00000020

	)

5484 
	#FSMC_PMEM2_MEMSET2_6
 ((
ut32_t
)0x00000040

	)

5485 
	#FSMC_PMEM2_MEMSET2_7
 ((
ut32_t
)0x00000080

	)

5487 
	#FSMC_PMEM2_MEMWAIT2
 ((
ut32_t
)0x0000FF00

	)

5488 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
ut32_t
)0x00000100

	)

5489 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
ut32_t
)0x00000200

	)

5490 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
ut32_t
)0x00000400

	)

5491 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
ut32_t
)0x00000800

	)

5492 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
ut32_t
)0x00001000

	)

5493 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
ut32_t
)0x00002000

	)

5494 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
ut32_t
)0x00004000

	)

5495 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
ut32_t
)0x00008000

	)

5497 
	#FSMC_PMEM2_MEMHOLD2
 ((
ut32_t
)0x00FF0000

	)

5498 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
ut32_t
)0x00010000

	)

5499 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
ut32_t
)0x00020000

	)

5500 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
ut32_t
)0x00040000

	)

5501 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
ut32_t
)0x00080000

	)

5502 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
ut32_t
)0x00100000

	)

5503 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
ut32_t
)0x00200000

	)

5504 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
ut32_t
)0x00400000

	)

5505 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
ut32_t
)0x00800000

	)

5507 
	#FSMC_PMEM2_MEMHIZ2
 ((
ut32_t
)0xFF000000

	)

5508 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
ut32_t
)0x01000000

	)

5509 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
ut32_t
)0x02000000

	)

5510 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
ut32_t
)0x04000000

	)

5511 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
ut32_t
)0x08000000

	)

5512 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
ut32_t
)0x10000000

	)

5513 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
ut32_t
)0x20000000

	)

5514 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
ut32_t
)0x40000000

	)

5515 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
ut32_t
)0x80000000

	)

5518 
	#FSMC_PMEM3_MEMSET3
 ((
ut32_t
)0x000000FF

	)

5519 
	#FSMC_PMEM3_MEMSET3_0
 ((
ut32_t
)0x00000001

	)

5520 
	#FSMC_PMEM3_MEMSET3_1
 ((
ut32_t
)0x00000002

	)

5521 
	#FSMC_PMEM3_MEMSET3_2
 ((
ut32_t
)0x00000004

	)

5522 
	#FSMC_PMEM3_MEMSET3_3
 ((
ut32_t
)0x00000008

	)

5523 
	#FSMC_PMEM3_MEMSET3_4
 ((
ut32_t
)0x00000010

	)

5524 
	#FSMC_PMEM3_MEMSET3_5
 ((
ut32_t
)0x00000020

	)

5525 
	#FSMC_PMEM3_MEMSET3_6
 ((
ut32_t
)0x00000040

	)

5526 
	#FSMC_PMEM3_MEMSET3_7
 ((
ut32_t
)0x00000080

	)

5528 
	#FSMC_PMEM3_MEMWAIT3
 ((
ut32_t
)0x0000FF00

	)

5529 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
ut32_t
)0x00000100

	)

5530 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
ut32_t
)0x00000200

	)

5531 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
ut32_t
)0x00000400

	)

5532 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
ut32_t
)0x00000800

	)

5533 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
ut32_t
)0x00001000

	)

5534 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
ut32_t
)0x00002000

	)

5535 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
ut32_t
)0x00004000

	)

5536 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
ut32_t
)0x00008000

	)

5538 
	#FSMC_PMEM3_MEMHOLD3
 ((
ut32_t
)0x00FF0000

	)

5539 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
ut32_t
)0x00010000

	)

5540 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
ut32_t
)0x00020000

	)

5541 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
ut32_t
)0x00040000

	)

5542 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
ut32_t
)0x00080000

	)

5543 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
ut32_t
)0x00100000

	)

5544 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
ut32_t
)0x00200000

	)

5545 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
ut32_t
)0x00400000

	)

5546 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
ut32_t
)0x00800000

	)

5548 
	#FSMC_PMEM3_MEMHIZ3
 ((
ut32_t
)0xFF000000

	)

5549 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
ut32_t
)0x01000000

	)

5550 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
ut32_t
)0x02000000

	)

5551 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
ut32_t
)0x04000000

	)

5552 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
ut32_t
)0x08000000

	)

5553 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
ut32_t
)0x10000000

	)

5554 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
ut32_t
)0x20000000

	)

5555 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
ut32_t
)0x40000000

	)

5556 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
ut32_t
)0x80000000

	)

5559 
	#FSMC_PMEM4_MEMSET4
 ((
ut32_t
)0x000000FF

	)

5560 
	#FSMC_PMEM4_MEMSET4_0
 ((
ut32_t
)0x00000001

	)

5561 
	#FSMC_PMEM4_MEMSET4_1
 ((
ut32_t
)0x00000002

	)

5562 
	#FSMC_PMEM4_MEMSET4_2
 ((
ut32_t
)0x00000004

	)

5563 
	#FSMC_PMEM4_MEMSET4_3
 ((
ut32_t
)0x00000008

	)

5564 
	#FSMC_PMEM4_MEMSET4_4
 ((
ut32_t
)0x00000010

	)

5565 
	#FSMC_PMEM4_MEMSET4_5
 ((
ut32_t
)0x00000020

	)

5566 
	#FSMC_PMEM4_MEMSET4_6
 ((
ut32_t
)0x00000040

	)

5567 
	#FSMC_PMEM4_MEMSET4_7
 ((
ut32_t
)0x00000080

	)

5569 
	#FSMC_PMEM4_MEMWAIT4
 ((
ut32_t
)0x0000FF00

	)

5570 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
ut32_t
)0x00000100

	)

5571 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
ut32_t
)0x00000200

	)

5572 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
ut32_t
)0x00000400

	)

5573 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
ut32_t
)0x00000800

	)

5574 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
ut32_t
)0x00001000

	)

5575 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
ut32_t
)0x00002000

	)

5576 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
ut32_t
)0x00004000

	)

5577 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
ut32_t
)0x00008000

	)

5579 
	#FSMC_PMEM4_MEMHOLD4
 ((
ut32_t
)0x00FF0000

	)

5580 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
ut32_t
)0x00010000

	)

5581 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
ut32_t
)0x00020000

	)

5582 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
ut32_t
)0x00040000

	)

5583 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
ut32_t
)0x00080000

	)

5584 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
ut32_t
)0x00100000

	)

5585 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
ut32_t
)0x00200000

	)

5586 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
ut32_t
)0x00400000

	)

5587 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
ut32_t
)0x00800000

	)

5589 
	#FSMC_PMEM4_MEMHIZ4
 ((
ut32_t
)0xFF000000

	)

5590 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
ut32_t
)0x01000000

	)

5591 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
ut32_t
)0x02000000

	)

5592 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
ut32_t
)0x04000000

	)

5593 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
ut32_t
)0x08000000

	)

5594 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
ut32_t
)0x10000000

	)

5595 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
ut32_t
)0x20000000

	)

5596 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
ut32_t
)0x40000000

	)

5597 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
ut32_t
)0x80000000

	)

5600 
	#FSMC_PATT2_ATTSET2
 ((
ut32_t
)0x000000FF

	)

5601 
	#FSMC_PATT2_ATTSET2_0
 ((
ut32_t
)0x00000001

	)

5602 
	#FSMC_PATT2_ATTSET2_1
 ((
ut32_t
)0x00000002

	)

5603 
	#FSMC_PATT2_ATTSET2_2
 ((
ut32_t
)0x00000004

	)

5604 
	#FSMC_PATT2_ATTSET2_3
 ((
ut32_t
)0x00000008

	)

5605 
	#FSMC_PATT2_ATTSET2_4
 ((
ut32_t
)0x00000010

	)

5606 
	#FSMC_PATT2_ATTSET2_5
 ((
ut32_t
)0x00000020

	)

5607 
	#FSMC_PATT2_ATTSET2_6
 ((
ut32_t
)0x00000040

	)

5608 
	#FSMC_PATT2_ATTSET2_7
 ((
ut32_t
)0x00000080

	)

5610 
	#FSMC_PATT2_ATTWAIT2
 ((
ut32_t
)0x0000FF00

	)

5611 
	#FSMC_PATT2_ATTWAIT2_0
 ((
ut32_t
)0x00000100

	)

5612 
	#FSMC_PATT2_ATTWAIT2_1
 ((
ut32_t
)0x00000200

	)

5613 
	#FSMC_PATT2_ATTWAIT2_2
 ((
ut32_t
)0x00000400

	)

5614 
	#FSMC_PATT2_ATTWAIT2_3
 ((
ut32_t
)0x00000800

	)

5615 
	#FSMC_PATT2_ATTWAIT2_4
 ((
ut32_t
)0x00001000

	)

5616 
	#FSMC_PATT2_ATTWAIT2_5
 ((
ut32_t
)0x00002000

	)

5617 
	#FSMC_PATT2_ATTWAIT2_6
 ((
ut32_t
)0x00004000

	)

5618 
	#FSMC_PATT2_ATTWAIT2_7
 ((
ut32_t
)0x00008000

	)

5620 
	#FSMC_PATT2_ATTHOLD2
 ((
ut32_t
)0x00FF0000

	)

5621 
	#FSMC_PATT2_ATTHOLD2_0
 ((
ut32_t
)0x00010000

	)

5622 
	#FSMC_PATT2_ATTHOLD2_1
 ((
ut32_t
)0x00020000

	)

5623 
	#FSMC_PATT2_ATTHOLD2_2
 ((
ut32_t
)0x00040000

	)

5624 
	#FSMC_PATT2_ATTHOLD2_3
 ((
ut32_t
)0x00080000

	)

5625 
	#FSMC_PATT2_ATTHOLD2_4
 ((
ut32_t
)0x00100000

	)

5626 
	#FSMC_PATT2_ATTHOLD2_5
 ((
ut32_t
)0x00200000

	)

5627 
	#FSMC_PATT2_ATTHOLD2_6
 ((
ut32_t
)0x00400000

	)

5628 
	#FSMC_PATT2_ATTHOLD2_7
 ((
ut32_t
)0x00800000

	)

5630 
	#FSMC_PATT2_ATTHIZ2
 ((
ut32_t
)0xFF000000

	)

5631 
	#FSMC_PATT2_ATTHIZ2_0
 ((
ut32_t
)0x01000000

	)

5632 
	#FSMC_PATT2_ATTHIZ2_1
 ((
ut32_t
)0x02000000

	)

5633 
	#FSMC_PATT2_ATTHIZ2_2
 ((
ut32_t
)0x04000000

	)

5634 
	#FSMC_PATT2_ATTHIZ2_3
 ((
ut32_t
)0x08000000

	)

5635 
	#FSMC_PATT2_ATTHIZ2_4
 ((
ut32_t
)0x10000000

	)

5636 
	#FSMC_PATT2_ATTHIZ2_5
 ((
ut32_t
)0x20000000

	)

5637 
	#FSMC_PATT2_ATTHIZ2_6
 ((
ut32_t
)0x40000000

	)

5638 
	#FSMC_PATT2_ATTHIZ2_7
 ((
ut32_t
)0x80000000

	)

5641 
	#FSMC_PATT3_ATTSET3
 ((
ut32_t
)0x000000FF

	)

5642 
	#FSMC_PATT3_ATTSET3_0
 ((
ut32_t
)0x00000001

	)

5643 
	#FSMC_PATT3_ATTSET3_1
 ((
ut32_t
)0x00000002

	)

5644 
	#FSMC_PATT3_ATTSET3_2
 ((
ut32_t
)0x00000004

	)

5645 
	#FSMC_PATT3_ATTSET3_3
 ((
ut32_t
)0x00000008

	)

5646 
	#FSMC_PATT3_ATTSET3_4
 ((
ut32_t
)0x00000010

	)

5647 
	#FSMC_PATT3_ATTSET3_5
 ((
ut32_t
)0x00000020

	)

5648 
	#FSMC_PATT3_ATTSET3_6
 ((
ut32_t
)0x00000040

	)

5649 
	#FSMC_PATT3_ATTSET3_7
 ((
ut32_t
)0x00000080

	)

5651 
	#FSMC_PATT3_ATTWAIT3
 ((
ut32_t
)0x0000FF00

	)

5652 
	#FSMC_PATT3_ATTWAIT3_0
 ((
ut32_t
)0x00000100

	)

5653 
	#FSMC_PATT3_ATTWAIT3_1
 ((
ut32_t
)0x00000200

	)

5654 
	#FSMC_PATT3_ATTWAIT3_2
 ((
ut32_t
)0x00000400

	)

5655 
	#FSMC_PATT3_ATTWAIT3_3
 ((
ut32_t
)0x00000800

	)

5656 
	#FSMC_PATT3_ATTWAIT3_4
 ((
ut32_t
)0x00001000

	)

5657 
	#FSMC_PATT3_ATTWAIT3_5
 ((
ut32_t
)0x00002000

	)

5658 
	#FSMC_PATT3_ATTWAIT3_6
 ((
ut32_t
)0x00004000

	)

5659 
	#FSMC_PATT3_ATTWAIT3_7
 ((
ut32_t
)0x00008000

	)

5661 
	#FSMC_PATT3_ATTHOLD3
 ((
ut32_t
)0x00FF0000

	)

5662 
	#FSMC_PATT3_ATTHOLD3_0
 ((
ut32_t
)0x00010000

	)

5663 
	#FSMC_PATT3_ATTHOLD3_1
 ((
ut32_t
)0x00020000

	)

5664 
	#FSMC_PATT3_ATTHOLD3_2
 ((
ut32_t
)0x00040000

	)

5665 
	#FSMC_PATT3_ATTHOLD3_3
 ((
ut32_t
)0x00080000

	)

5666 
	#FSMC_PATT3_ATTHOLD3_4
 ((
ut32_t
)0x00100000

	)

5667 
	#FSMC_PATT3_ATTHOLD3_5
 ((
ut32_t
)0x00200000

	)

5668 
	#FSMC_PATT3_ATTHOLD3_6
 ((
ut32_t
)0x00400000

	)

5669 
	#FSMC_PATT3_ATTHOLD3_7
 ((
ut32_t
)0x00800000

	)

5671 
	#FSMC_PATT3_ATTHIZ3
 ((
ut32_t
)0xFF000000

	)

5672 
	#FSMC_PATT3_ATTHIZ3_0
 ((
ut32_t
)0x01000000

	)

5673 
	#FSMC_PATT3_ATTHIZ3_1
 ((
ut32_t
)0x02000000

	)

5674 
	#FSMC_PATT3_ATTHIZ3_2
 ((
ut32_t
)0x04000000

	)

5675 
	#FSMC_PATT3_ATTHIZ3_3
 ((
ut32_t
)0x08000000

	)

5676 
	#FSMC_PATT3_ATTHIZ3_4
 ((
ut32_t
)0x10000000

	)

5677 
	#FSMC_PATT3_ATTHIZ3_5
 ((
ut32_t
)0x20000000

	)

5678 
	#FSMC_PATT3_ATTHIZ3_6
 ((
ut32_t
)0x40000000

	)

5679 
	#FSMC_PATT3_ATTHIZ3_7
 ((
ut32_t
)0x80000000

	)

5682 
	#FSMC_PATT4_ATTSET4
 ((
ut32_t
)0x000000FF

	)

5683 
	#FSMC_PATT4_ATTSET4_0
 ((
ut32_t
)0x00000001

	)

5684 
	#FSMC_PATT4_ATTSET4_1
 ((
ut32_t
)0x00000002

	)

5685 
	#FSMC_PATT4_ATTSET4_2
 ((
ut32_t
)0x00000004

	)

5686 
	#FSMC_PATT4_ATTSET4_3
 ((
ut32_t
)0x00000008

	)

5687 
	#FSMC_PATT4_ATTSET4_4
 ((
ut32_t
)0x00000010

	)

5688 
	#FSMC_PATT4_ATTSET4_5
 ((
ut32_t
)0x00000020

	)

5689 
	#FSMC_PATT4_ATTSET4_6
 ((
ut32_t
)0x00000040

	)

5690 
	#FSMC_PATT4_ATTSET4_7
 ((
ut32_t
)0x00000080

	)

5692 
	#FSMC_PATT4_ATTWAIT4
 ((
ut32_t
)0x0000FF00

	)

5693 
	#FSMC_PATT4_ATTWAIT4_0
 ((
ut32_t
)0x00000100

	)

5694 
	#FSMC_PATT4_ATTWAIT4_1
 ((
ut32_t
)0x00000200

	)

5695 
	#FSMC_PATT4_ATTWAIT4_2
 ((
ut32_t
)0x00000400

	)

5696 
	#FSMC_PATT4_ATTWAIT4_3
 ((
ut32_t
)0x00000800

	)

5697 
	#FSMC_PATT4_ATTWAIT4_4
 ((
ut32_t
)0x00001000

	)

5698 
	#FSMC_PATT4_ATTWAIT4_5
 ((
ut32_t
)0x00002000

	)

5699 
	#FSMC_PATT4_ATTWAIT4_6
 ((
ut32_t
)0x00004000

	)

5700 
	#FSMC_PATT4_ATTWAIT4_7
 ((
ut32_t
)0x00008000

	)

5702 
	#FSMC_PATT4_ATTHOLD4
 ((
ut32_t
)0x00FF0000

	)

5703 
	#FSMC_PATT4_ATTHOLD4_0
 ((
ut32_t
)0x00010000

	)

5704 
	#FSMC_PATT4_ATTHOLD4_1
 ((
ut32_t
)0x00020000

	)

5705 
	#FSMC_PATT4_ATTHOLD4_2
 ((
ut32_t
)0x00040000

	)

5706 
	#FSMC_PATT4_ATTHOLD4_3
 ((
ut32_t
)0x00080000

	)

5707 
	#FSMC_PATT4_ATTHOLD4_4
 ((
ut32_t
)0x00100000

	)

5708 
	#FSMC_PATT4_ATTHOLD4_5
 ((
ut32_t
)0x00200000

	)

5709 
	#FSMC_PATT4_ATTHOLD4_6
 ((
ut32_t
)0x00400000

	)

5710 
	#FSMC_PATT4_ATTHOLD4_7
 ((
ut32_t
)0x00800000

	)

5712 
	#FSMC_PATT4_ATTHIZ4
 ((
ut32_t
)0xFF000000

	)

5713 
	#FSMC_PATT4_ATTHIZ4_0
 ((
ut32_t
)0x01000000

	)

5714 
	#FSMC_PATT4_ATTHIZ4_1
 ((
ut32_t
)0x02000000

	)

5715 
	#FSMC_PATT4_ATTHIZ4_2
 ((
ut32_t
)0x04000000

	)

5716 
	#FSMC_PATT4_ATTHIZ4_3
 ((
ut32_t
)0x08000000

	)

5717 
	#FSMC_PATT4_ATTHIZ4_4
 ((
ut32_t
)0x10000000

	)

5718 
	#FSMC_PATT4_ATTHIZ4_5
 ((
ut32_t
)0x20000000

	)

5719 
	#FSMC_PATT4_ATTHIZ4_6
 ((
ut32_t
)0x40000000

	)

5720 
	#FSMC_PATT4_ATTHIZ4_7
 ((
ut32_t
)0x80000000

	)

5723 
	#FSMC_PIO4_IOSET4
 ((
ut32_t
)0x000000FF

	)

5724 
	#FSMC_PIO4_IOSET4_0
 ((
ut32_t
)0x00000001

	)

5725 
	#FSMC_PIO4_IOSET4_1
 ((
ut32_t
)0x00000002

	)

5726 
	#FSMC_PIO4_IOSET4_2
 ((
ut32_t
)0x00000004

	)

5727 
	#FSMC_PIO4_IOSET4_3
 ((
ut32_t
)0x00000008

	)

5728 
	#FSMC_PIO4_IOSET4_4
 ((
ut32_t
)0x00000010

	)

5729 
	#FSMC_PIO4_IOSET4_5
 ((
ut32_t
)0x00000020

	)

5730 
	#FSMC_PIO4_IOSET4_6
 ((
ut32_t
)0x00000040

	)

5731 
	#FSMC_PIO4_IOSET4_7
 ((
ut32_t
)0x00000080

	)

5733 
	#FSMC_PIO4_IOWAIT4
 ((
ut32_t
)0x0000FF00

	)

5734 
	#FSMC_PIO4_IOWAIT4_0
 ((
ut32_t
)0x00000100

	)

5735 
	#FSMC_PIO4_IOWAIT4_1
 ((
ut32_t
)0x00000200

	)

5736 
	#FSMC_PIO4_IOWAIT4_2
 ((
ut32_t
)0x00000400

	)

5737 
	#FSMC_PIO4_IOWAIT4_3
 ((
ut32_t
)0x00000800

	)

5738 
	#FSMC_PIO4_IOWAIT4_4
 ((
ut32_t
)0x00001000

	)

5739 
	#FSMC_PIO4_IOWAIT4_5
 ((
ut32_t
)0x00002000

	)

5740 
	#FSMC_PIO4_IOWAIT4_6
 ((
ut32_t
)0x00004000

	)

5741 
	#FSMC_PIO4_IOWAIT4_7
 ((
ut32_t
)0x00008000

	)

5743 
	#FSMC_PIO4_IOHOLD4
 ((
ut32_t
)0x00FF0000

	)

5744 
	#FSMC_PIO4_IOHOLD4_0
 ((
ut32_t
)0x00010000

	)

5745 
	#FSMC_PIO4_IOHOLD4_1
 ((
ut32_t
)0x00020000

	)

5746 
	#FSMC_PIO4_IOHOLD4_2
 ((
ut32_t
)0x00040000

	)

5747 
	#FSMC_PIO4_IOHOLD4_3
 ((
ut32_t
)0x00080000

	)

5748 
	#FSMC_PIO4_IOHOLD4_4
 ((
ut32_t
)0x00100000

	)

5749 
	#FSMC_PIO4_IOHOLD4_5
 ((
ut32_t
)0x00200000

	)

5750 
	#FSMC_PIO4_IOHOLD4_6
 ((
ut32_t
)0x00400000

	)

5751 
	#FSMC_PIO4_IOHOLD4_7
 ((
ut32_t
)0x00800000

	)

5753 
	#FSMC_PIO4_IOHIZ4
 ((
ut32_t
)0xFF000000

	)

5754 
	#FSMC_PIO4_IOHIZ4_0
 ((
ut32_t
)0x01000000

	)

5755 
	#FSMC_PIO4_IOHIZ4_1
 ((
ut32_t
)0x02000000

	)

5756 
	#FSMC_PIO4_IOHIZ4_2
 ((
ut32_t
)0x04000000

	)

5757 
	#FSMC_PIO4_IOHIZ4_3
 ((
ut32_t
)0x08000000

	)

5758 
	#FSMC_PIO4_IOHIZ4_4
 ((
ut32_t
)0x10000000

	)

5759 
	#FSMC_PIO4_IOHIZ4_5
 ((
ut32_t
)0x20000000

	)

5760 
	#FSMC_PIO4_IOHIZ4_6
 ((
ut32_t
)0x40000000

	)

5761 
	#FSMC_PIO4_IOHIZ4_7
 ((
ut32_t
)0x80000000

	)

5764 
	#FSMC_ECCR2_ECC2
 ((
ut32_t
)0xFFFFFFFF

	)

5767 
	#FSMC_ECCR3_ECC3
 ((
ut32_t
)0xFFFFFFFF

	)

5770 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

5777 
	#FMC_BCR1_MBKEN
 ((
ut32_t
)0x00000001

	)

5778 
	#FMC_BCR1_MUXEN
 ((
ut32_t
)0x00000002

	)

5780 
	#FMC_BCR1_MTYP
 ((
ut32_t
)0x0000000C

	)

5781 
	#FMC_BCR1_MTYP_0
 ((
ut32_t
)0x00000004

	)

5782 
	#FMC_BCR1_MTYP_1
 ((
ut32_t
)0x00000008

	)

5784 
	#FMC_BCR1_MWID
 ((
ut32_t
)0x00000030

	)

5785 
	#FMC_BCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

5786 
	#FMC_BCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

5788 
	#FMC_BCR1_FACCEN
 ((
ut32_t
)0x00000040

	)

5789 
	#FMC_BCR1_BURSTEN
 ((
ut32_t
)0x00000100

	)

5790 
	#FMC_BCR1_WAITPOL
 ((
ut32_t
)0x00000200

	)

5791 
	#FMC_BCR1_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5792 
	#FMC_BCR1_WAITCFG
 ((
ut32_t
)0x00000800

	)

5793 
	#FMC_BCR1_WREN
 ((
ut32_t
)0x00001000

	)

5794 
	#FMC_BCR1_WAITEN
 ((
ut32_t
)0x00002000

	)

5795 
	#FMC_BCR1_EXTMOD
 ((
ut32_t
)0x00004000

	)

5796 
	#FMC_BCR1_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5797 
	#FMC_BCR1_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5798 
	#FMC_BCR1_CCLKEN
 ((
ut32_t
)0x00100000

	)

5801 
	#FMC_BCR2_MBKEN
 ((
ut32_t
)0x00000001

	)

5802 
	#FMC_BCR2_MUXEN
 ((
ut32_t
)0x00000002

	)

5804 
	#FMC_BCR2_MTYP
 ((
ut32_t
)0x0000000C

	)

5805 
	#FMC_BCR2_MTYP_0
 ((
ut32_t
)0x00000004

	)

5806 
	#FMC_BCR2_MTYP_1
 ((
ut32_t
)0x00000008

	)

5808 
	#FMC_BCR2_MWID
 ((
ut32_t
)0x00000030

	)

5809 
	#FMC_BCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

5810 
	#FMC_BCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

5812 
	#FMC_BCR2_FACCEN
 ((
ut32_t
)0x00000040

	)

5813 
	#FMC_BCR2_BURSTEN
 ((
ut32_t
)0x00000100

	)

5814 
	#FMC_BCR2_WAITPOL
 ((
ut32_t
)0x00000200

	)

5815 
	#FMC_BCR2_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5816 
	#FMC_BCR2_WAITCFG
 ((
ut32_t
)0x00000800

	)

5817 
	#FMC_BCR2_WREN
 ((
ut32_t
)0x00001000

	)

5818 
	#FMC_BCR2_WAITEN
 ((
ut32_t
)0x00002000

	)

5819 
	#FMC_BCR2_EXTMOD
 ((
ut32_t
)0x00004000

	)

5820 
	#FMC_BCR2_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5821 
	#FMC_BCR2_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5824 
	#FMC_BCR3_MBKEN
 ((
ut32_t
)0x00000001

	)

5825 
	#FMC_BCR3_MUXEN
 ((
ut32_t
)0x00000002

	)

5827 
	#FMC_BCR3_MTYP
 ((
ut32_t
)0x0000000C

	)

5828 
	#FMC_BCR3_MTYP_0
 ((
ut32_t
)0x00000004

	)

5829 
	#FMC_BCR3_MTYP_1
 ((
ut32_t
)0x00000008

	)

5831 
	#FMC_BCR3_MWID
 ((
ut32_t
)0x00000030

	)

5832 
	#FMC_BCR3_MWID_0
 ((
ut32_t
)0x00000010

	)

5833 
	#FMC_BCR3_MWID_1
 ((
ut32_t
)0x00000020

	)

5835 
	#FMC_BCR3_FACCEN
 ((
ut32_t
)0x00000040

	)

5836 
	#FMC_BCR3_BURSTEN
 ((
ut32_t
)0x00000100

	)

5837 
	#FMC_BCR3_WAITPOL
 ((
ut32_t
)0x00000200

	)

5838 
	#FMC_BCR3_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5839 
	#FMC_BCR3_WAITCFG
 ((
ut32_t
)0x00000800

	)

5840 
	#FMC_BCR3_WREN
 ((
ut32_t
)0x00001000

	)

5841 
	#FMC_BCR3_WAITEN
 ((
ut32_t
)0x00002000

	)

5842 
	#FMC_BCR3_EXTMOD
 ((
ut32_t
)0x00004000

	)

5843 
	#FMC_BCR3_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5844 
	#FMC_BCR3_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5847 
	#FMC_BCR4_MBKEN
 ((
ut32_t
)0x00000001

	)

5848 
	#FMC_BCR4_MUXEN
 ((
ut32_t
)0x00000002

	)

5850 
	#FMC_BCR4_MTYP
 ((
ut32_t
)0x0000000C

	)

5851 
	#FMC_BCR4_MTYP_0
 ((
ut32_t
)0x00000004

	)

5852 
	#FMC_BCR4_MTYP_1
 ((
ut32_t
)0x00000008

	)

5854 
	#FMC_BCR4_MWID
 ((
ut32_t
)0x00000030

	)

5855 
	#FMC_BCR4_MWID_0
 ((
ut32_t
)0x00000010

	)

5856 
	#FMC_BCR4_MWID_1
 ((
ut32_t
)0x00000020

	)

5858 
	#FMC_BCR4_FACCEN
 ((
ut32_t
)0x00000040

	)

5859 
	#FMC_BCR4_BURSTEN
 ((
ut32_t
)0x00000100

	)

5860 
	#FMC_BCR4_WAITPOL
 ((
ut32_t
)0x00000200

	)

5861 
	#FMC_BCR4_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5862 
	#FMC_BCR4_WAITCFG
 ((
ut32_t
)0x00000800

	)

5863 
	#FMC_BCR4_WREN
 ((
ut32_t
)0x00001000

	)

5864 
	#FMC_BCR4_WAITEN
 ((
ut32_t
)0x00002000

	)

5865 
	#FMC_BCR4_EXTMOD
 ((
ut32_t
)0x00004000

	)

5866 
	#FMC_BCR4_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5867 
	#FMC_BCR4_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5870 
	#FMC_BTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

5871 
	#FMC_BTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5872 
	#FMC_BTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5873 
	#FMC_BTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5874 
	#FMC_BTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5876 
	#FMC_BTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5877 
	#FMC_BTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5878 
	#FMC_BTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5879 
	#FMC_BTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5880 
	#FMC_BTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5882 
	#FMC_BTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

5883 
	#FMC_BTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

5884 
	#FMC_BTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

5885 
	#FMC_BTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

5886 
	#FMC_BTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

5887 
	#FMC_BTR1_DATAST_4
 ((
ut32_t
)0x00001000

	)

5888 
	#FMC_BTR1_DATAST_5
 ((
ut32_t
)0x00002000

	)

5889 
	#FMC_BTR1_DATAST_6
 ((
ut32_t
)0x00004000

	)

5890 
	#FMC_BTR1_DATAST_7
 ((
ut32_t
)0x00008000

	)

5892 
	#FMC_BTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5893 
	#FMC_BTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5894 
	#FMC_BTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5895 
	#FMC_BTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5896 
	#FMC_BTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5898 
	#FMC_BTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5899 
	#FMC_BTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5900 
	#FMC_BTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5901 
	#FMC_BTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5902 
	#FMC_BTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5904 
	#FMC_BTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

5905 
	#FMC_BTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5906 
	#FMC_BTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5907 
	#FMC_BTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5908 
	#FMC_BTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5910 
	#FMC_BTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

5911 
	#FMC_BTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5912 
	#FMC_BTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5915 
	#FMC_BTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

5916 
	#FMC_BTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5917 
	#FMC_BTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5918 
	#FMC_BTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5919 
	#FMC_BTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5921 
	#FMC_BTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5922 
	#FMC_BTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5923 
	#FMC_BTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5924 
	#FMC_BTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5925 
	#FMC_BTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5927 
	#FMC_BTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

5928 
	#FMC_BTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

5929 
	#FMC_BTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

5930 
	#FMC_BTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

5931 
	#FMC_BTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

5932 
	#FMC_BTR2_DATAST_4
 ((
ut32_t
)0x00001000

	)

5933 
	#FMC_BTR2_DATAST_5
 ((
ut32_t
)0x00002000

	)

5934 
	#FMC_BTR2_DATAST_6
 ((
ut32_t
)0x00004000

	)

5935 
	#FMC_BTR2_DATAST_7
 ((
ut32_t
)0x00008000

	)

5937 
	#FMC_BTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5938 
	#FMC_BTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5939 
	#FMC_BTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5940 
	#FMC_BTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5941 
	#FMC_BTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5943 
	#FMC_BTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5944 
	#FMC_BTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5945 
	#FMC_BTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5946 
	#FMC_BTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5947 
	#FMC_BTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5949 
	#FMC_BTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

5950 
	#FMC_BTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5951 
	#FMC_BTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5952 
	#FMC_BTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5953 
	#FMC_BTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5955 
	#FMC_BTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

5956 
	#FMC_BTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5957 
	#FMC_BTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5960 
	#FMC_BTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

5961 
	#FMC_BTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5962 
	#FMC_BTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5963 
	#FMC_BTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5964 
	#FMC_BTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5966 
	#FMC_BTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5967 
	#FMC_BTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5968 
	#FMC_BTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5969 
	#FMC_BTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5970 
	#FMC_BTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5972 
	#FMC_BTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

5973 
	#FMC_BTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

5974 
	#FMC_BTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

5975 
	#FMC_BTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

5976 
	#FMC_BTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

5977 
	#FMC_BTR3_DATAST_4
 ((
ut32_t
)0x00001000

	)

5978 
	#FMC_BTR3_DATAST_5
 ((
ut32_t
)0x00002000

	)

5979 
	#FMC_BTR3_DATAST_6
 ((
ut32_t
)0x00004000

	)

5980 
	#FMC_BTR3_DATAST_7
 ((
ut32_t
)0x00008000

	)

5982 
	#FMC_BTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5983 
	#FMC_BTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5984 
	#FMC_BTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5985 
	#FMC_BTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5986 
	#FMC_BTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5988 
	#FMC_BTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5989 
	#FMC_BTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5990 
	#FMC_BTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5991 
	#FMC_BTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5992 
	#FMC_BTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5994 
	#FMC_BTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

5995 
	#FMC_BTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5996 
	#FMC_BTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5997 
	#FMC_BTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5998 
	#FMC_BTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

6000 
	#FMC_BTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

6001 
	#FMC_BTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

6002 
	#FMC_BTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

6005 
	#FMC_BTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

6006 
	#FMC_BTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

6007 
	#FMC_BTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

6008 
	#FMC_BTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

6009 
	#FMC_BTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

6011 
	#FMC_BTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

6012 
	#FMC_BTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

6013 
	#FMC_BTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

6014 
	#FMC_BTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

6015 
	#FMC_BTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

6017 
	#FMC_BTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

6018 
	#FMC_BTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

6019 
	#FMC_BTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

6020 
	#FMC_BTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

6021 
	#FMC_BTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

6022 
	#FMC_BTR4_DATAST_4
 ((
ut32_t
)0x00001000

	)

6023 
	#FMC_BTR4_DATAST_5
 ((
ut32_t
)0x00002000

	)

6024 
	#FMC_BTR4_DATAST_6
 ((
ut32_t
)0x00004000

	)

6025 
	#FMC_BTR4_DATAST_7
 ((
ut32_t
)0x00008000

	)

6027 
	#FMC_BTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

6028 
	#FMC_BTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

6029 
	#FMC_BTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

6030 
	#FMC_BTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

6031 
	#FMC_BTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

6033 
	#FMC_BTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

6034 
	#FMC_BTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

6035 
	#FMC_BTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

6036 
	#FMC_BTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

6037 
	#FMC_BTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

6039 
	#FMC_BTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

6040 
	#FMC_BTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

6041 
	#FMC_BTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

6042 
	#FMC_BTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

6043 
	#FMC_BTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

6045 
	#FMC_BTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

6046 
	#FMC_BTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

6047 
	#FMC_BTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

6050 
	#FMC_BWTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

6051 
	#FMC_BWTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

6052 
	#FMC_BWTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

6053 
	#FMC_BWTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

6054 
	#FMC_BWTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

6056 
	#FMC_BWTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

6057 
	#FMC_BWTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

6058 
	#FMC_BWTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

6059 
	#FMC_BWTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

6060 
	#FMC_BWTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

6062 
	#FMC_BWTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

6063 
	#FMC_BWTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

6064 
	#FMC_BWTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

6065 
	#FMC_BWTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

6066 
	#FMC_BWTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

6067 
	#FMC_BWTR1_DATAST_4
 ((
ut32_t
)0x00001000

	)

6068 
	#FMC_BWTR1_DATAST_5
 ((
ut32_t
)0x00002000

	)

6069 
	#FMC_BWTR1_DATAST_6
 ((
ut32_t
)0x00004000

	)

6070 
	#FMC_BWTR1_DATAST_7
 ((
ut32_t
)0x00008000

	)

6072 
	#FMC_BWTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

6073 
	#FMC_BWTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

6074 
	#FMC_BWTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

6075 
	#FMC_BWTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

6076 
	#FMC_BWTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

6078 
	#FMC_BWTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

6079 
	#FMC_BWTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

6080 
	#FMC_BWTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

6083 
	#FMC_BWTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

6084 
	#FMC_BWTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

6085 
	#FMC_BWTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

6086 
	#FMC_BWTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

6087 
	#FMC_BWTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

6089 
	#FMC_BWTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

6090 
	#FMC_BWTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

6091 
	#FMC_BWTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

6092 
	#FMC_BWTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

6093 
	#FMC_BWTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

6095 
	#FMC_BWTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

6096 
	#FMC_BWTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

6097 
	#FMC_BWTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

6098 
	#FMC_BWTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

6099 
	#FMC_BWTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

6100 
	#FMC_BWTR2_DATAST_4
 ((
ut32_t
)0x00001000

	)

6101 
	#FMC_BWTR2_DATAST_5
 ((
ut32_t
)0x00002000

	)

6102 
	#FMC_BWTR2_DATAST_6
 ((
ut32_t
)0x00004000

	)

6103 
	#FMC_BWTR2_DATAST_7
 ((
ut32_t
)0x00008000

	)

6105 
	#FMC_BWTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

6106 
	#FMC_BWTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

6107 
	#FMC_BWTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

6108 
	#FMC_BWTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

6109 
	#FMC_BWTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

6111 
	#FMC_BWTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

6112 
	#FMC_BWTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

6113 
	#FMC_BWTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

6116 
	#FMC_BWTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

6117 
	#FMC_BWTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

6118 
	#FMC_BWTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

6119 
	#FMC_BWTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

6120 
	#FMC_BWTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

6122 
	#FMC_BWTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

6123 
	#FMC_BWTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

6124 
	#FMC_BWTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

6125 
	#FMC_BWTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

6126 
	#FMC_BWTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

6128 
	#FMC_BWTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

6129 
	#FMC_BWTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

6130 
	#FMC_BWTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

6131 
	#FMC_BWTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

6132 
	#FMC_BWTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

6133 
	#FMC_BWTR3_DATAST_4
 ((
ut32_t
)0x00001000

	)

6134 
	#FMC_BWTR3_DATAST_5
 ((
ut32_t
)0x00002000

	)

6135 
	#FMC_BWTR3_DATAST_6
 ((
ut32_t
)0x00004000

	)

6136 
	#FMC_BWTR3_DATAST_7
 ((
ut32_t
)0x00008000

	)

6138 
	#FMC_BWTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

6139 
	#FMC_BWTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

6140 
	#FMC_BWTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

6141 
	#FMC_BWTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

6142 
	#FMC_BWTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

6144 
	#FMC_BWTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

6145 
	#FMC_BWTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

6146 
	#FMC_BWTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

6149 
	#FMC_BWTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

6150 
	#FMC_BWTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

6151 
	#FMC_BWTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

6152 
	#FMC_BWTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

6153 
	#FMC_BWTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

6155 
	#FMC_BWTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

6156 
	#FMC_BWTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

6157 
	#FMC_BWTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

6158 
	#FMC_BWTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

6159 
	#FMC_BWTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

6161 
	#FMC_BWTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

6162 
	#FMC_BWTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

6163 
	#FMC_BWTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

6164 
	#FMC_BWTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

6165 
	#FMC_BWTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

6166 
	#FMC_BWTR4_DATAST_4
 ((
ut32_t
)0x00001000

	)

6167 
	#FMC_BWTR4_DATAST_5
 ((
ut32_t
)0x00002000

	)

6168 
	#FMC_BWTR4_DATAST_6
 ((
ut32_t
)0x00004000

	)

6169 
	#FMC_BWTR4_DATAST_7
 ((
ut32_t
)0x00008000

	)

6171 
	#FMC_BWTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

6172 
	#FMC_BWTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

6173 
	#FMC_BWTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

6174 
	#FMC_BWTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

6175 
	#FMC_BWTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

6177 
	#FMC_BWTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

6178 
	#FMC_BWTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

6179 
	#FMC_BWTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

6182 
	#FMC_PCR2_PWAITEN
 ((
ut32_t
)0x00000002

	)

6183 
	#FMC_PCR2_PBKEN
 ((
ut32_t
)0x00000004

	)

6184 
	#FMC_PCR2_PTYP
 ((
ut32_t
)0x00000008

	)

6186 
	#FMC_PCR2_PWID
 ((
ut32_t
)0x00000030

	)

6187 
	#FMC_PCR2_PWID_0
 ((
ut32_t
)0x00000010

	)

6188 
	#FMC_PCR2_PWID_1
 ((
ut32_t
)0x00000020

	)

6190 
	#FMC_PCR2_ECCEN
 ((
ut32_t
)0x00000040

	)

6192 
	#FMC_PCR2_TCLR
 ((
ut32_t
)0x00001E00

	)

6193 
	#FMC_PCR2_TCLR_0
 ((
ut32_t
)0x00000200

	)

6194 
	#FMC_PCR2_TCLR_1
 ((
ut32_t
)0x00000400

	)

6195 
	#FMC_PCR2_TCLR_2
 ((
ut32_t
)0x00000800

	)

6196 
	#FMC_PCR2_TCLR_3
 ((
ut32_t
)0x00001000

	)

6198 
	#FMC_PCR2_TAR
 ((
ut32_t
)0x0001E000

	)

6199 
	#FMC_PCR2_TAR_0
 ((
ut32_t
)0x00002000

	)

6200 
	#FMC_PCR2_TAR_1
 ((
ut32_t
)0x00004000

	)

6201 
	#FMC_PCR2_TAR_2
 ((
ut32_t
)0x00008000

	)

6202 
	#FMC_PCR2_TAR_3
 ((
ut32_t
)0x00010000

	)

6204 
	#FMC_PCR2_ECCPS
 ((
ut32_t
)0x000E0000

	)

6205 
	#FMC_PCR2_ECCPS_0
 ((
ut32_t
)0x00020000

	)

6206 
	#FMC_PCR2_ECCPS_1
 ((
ut32_t
)0x00040000

	)

6207 
	#FMC_PCR2_ECCPS_2
 ((
ut32_t
)0x00080000

	)

6210 
	#FMC_PCR3_PWAITEN
 ((
ut32_t
)0x00000002

	)

6211 
	#FMC_PCR3_PBKEN
 ((
ut32_t
)0x00000004

	)

6212 
	#FMC_PCR3_PTYP
 ((
ut32_t
)0x00000008

	)

6214 
	#FMC_PCR3_PWID
 ((
ut32_t
)0x00000030

	)

6215 
	#FMC_PCR3_PWID_0
 ((
ut32_t
)0x00000010

	)

6216 
	#FMC_PCR3_PWID_1
 ((
ut32_t
)0x00000020

	)

6218 
	#FMC_PCR3_ECCEN
 ((
ut32_t
)0x00000040

	)

6220 
	#FMC_PCR3_TCLR
 ((
ut32_t
)0x00001E00

	)

6221 
	#FMC_PCR3_TCLR_0
 ((
ut32_t
)0x00000200

	)

6222 
	#FMC_PCR3_TCLR_1
 ((
ut32_t
)0x00000400

	)

6223 
	#FMC_PCR3_TCLR_2
 ((
ut32_t
)0x00000800

	)

6224 
	#FMC_PCR3_TCLR_3
 ((
ut32_t
)0x00001000

	)

6226 
	#FMC_PCR3_TAR
 ((
ut32_t
)0x0001E000

	)

6227 
	#FMC_PCR3_TAR_0
 ((
ut32_t
)0x00002000

	)

6228 
	#FMC_PCR3_TAR_1
 ((
ut32_t
)0x00004000

	)

6229 
	#FMC_PCR3_TAR_2
 ((
ut32_t
)0x00008000

	)

6230 
	#FMC_PCR3_TAR_3
 ((
ut32_t
)0x00010000

	)

6232 
	#FMC_PCR3_ECCPS
 ((
ut32_t
)0x000E0000

	)

6233 
	#FMC_PCR3_ECCPS_0
 ((
ut32_t
)0x00020000

	)

6234 
	#FMC_PCR3_ECCPS_1
 ((
ut32_t
)0x00040000

	)

6235 
	#FMC_PCR3_ECCPS_2
 ((
ut32_t
)0x00080000

	)

6238 
	#FMC_PCR4_PWAITEN
 ((
ut32_t
)0x00000002

	)

6239 
	#FMC_PCR4_PBKEN
 ((
ut32_t
)0x00000004

	)

6240 
	#FMC_PCR4_PTYP
 ((
ut32_t
)0x00000008

	)

6242 
	#FMC_PCR4_PWID
 ((
ut32_t
)0x00000030

	)

6243 
	#FMC_PCR4_PWID_0
 ((
ut32_t
)0x00000010

	)

6244 
	#FMC_PCR4_PWID_1
 ((
ut32_t
)0x00000020

	)

6246 
	#FMC_PCR4_ECCEN
 ((
ut32_t
)0x00000040

	)

6248 
	#FMC_PCR4_TCLR
 ((
ut32_t
)0x00001E00

	)

6249 
	#FMC_PCR4_TCLR_0
 ((
ut32_t
)0x00000200

	)

6250 
	#FMC_PCR4_TCLR_1
 ((
ut32_t
)0x00000400

	)

6251 
	#FMC_PCR4_TCLR_2
 ((
ut32_t
)0x00000800

	)

6252 
	#FMC_PCR4_TCLR_3
 ((
ut32_t
)0x00001000

	)

6254 
	#FMC_PCR4_TAR
 ((
ut32_t
)0x0001E000

	)

6255 
	#FMC_PCR4_TAR_0
 ((
ut32_t
)0x00002000

	)

6256 
	#FMC_PCR4_TAR_1
 ((
ut32_t
)0x00004000

	)

6257 
	#FMC_PCR4_TAR_2
 ((
ut32_t
)0x00008000

	)

6258 
	#FMC_PCR4_TAR_3
 ((
ut32_t
)0x00010000

	)

6260 
	#FMC_PCR4_ECCPS
 ((
ut32_t
)0x000E0000

	)

6261 
	#FMC_PCR4_ECCPS_0
 ((
ut32_t
)0x00020000

	)

6262 
	#FMC_PCR4_ECCPS_1
 ((
ut32_t
)0x00040000

	)

6263 
	#FMC_PCR4_ECCPS_2
 ((
ut32_t
)0x00080000

	)

6266 
	#FMC_SR2_IRS
 ((
ut8_t
)0x01

	)

6267 
	#FMC_SR2_ILS
 ((
ut8_t
)0x02

	)

6268 
	#FMC_SR2_IFS
 ((
ut8_t
)0x04

	)

6269 
	#FMC_SR2_IREN
 ((
ut8_t
)0x08

	)

6270 
	#FMC_SR2_ILEN
 ((
ut8_t
)0x10

	)

6271 
	#FMC_SR2_IFEN
 ((
ut8_t
)0x20

	)

6272 
	#FMC_SR2_FEMPT
 ((
ut8_t
)0x40

	)

6275 
	#FMC_SR3_IRS
 ((
ut8_t
)0x01

	)

6276 
	#FMC_SR3_ILS
 ((
ut8_t
)0x02

	)

6277 
	#FMC_SR3_IFS
 ((
ut8_t
)0x04

	)

6278 
	#FMC_SR3_IREN
 ((
ut8_t
)0x08

	)

6279 
	#FMC_SR3_ILEN
 ((
ut8_t
)0x10

	)

6280 
	#FMC_SR3_IFEN
 ((
ut8_t
)0x20

	)

6281 
	#FMC_SR3_FEMPT
 ((
ut8_t
)0x40

	)

6284 
	#FMC_SR4_IRS
 ((
ut8_t
)0x01

	)

6285 
	#FMC_SR4_ILS
 ((
ut8_t
)0x02

	)

6286 
	#FMC_SR4_IFS
 ((
ut8_t
)0x04

	)

6287 
	#FMC_SR4_IREN
 ((
ut8_t
)0x08

	)

6288 
	#FMC_SR4_ILEN
 ((
ut8_t
)0x10

	)

6289 
	#FMC_SR4_IFEN
 ((
ut8_t
)0x20

	)

6290 
	#FMC_SR4_FEMPT
 ((
ut8_t
)0x40

	)

6293 
	#FMC_PMEM2_MEMSET2
 ((
ut32_t
)0x000000FF

	)

6294 
	#FMC_PMEM2_MEMSET2_0
 ((
ut32_t
)0x00000001

	)

6295 
	#FMC_PMEM2_MEMSET2_1
 ((
ut32_t
)0x00000002

	)

6296 
	#FMC_PMEM2_MEMSET2_2
 ((
ut32_t
)0x00000004

	)

6297 
	#FMC_PMEM2_MEMSET2_3
 ((
ut32_t
)0x00000008

	)

6298 
	#FMC_PMEM2_MEMSET2_4
 ((
ut32_t
)0x00000010

	)

6299 
	#FMC_PMEM2_MEMSET2_5
 ((
ut32_t
)0x00000020

	)

6300 
	#FMC_PMEM2_MEMSET2_6
 ((
ut32_t
)0x00000040

	)

6301 
	#FMC_PMEM2_MEMSET2_7
 ((
ut32_t
)0x00000080

	)

6303 
	#FMC_PMEM2_MEMWAIT2
 ((
ut32_t
)0x0000FF00

	)

6304 
	#FMC_PMEM2_MEMWAIT2_0
 ((
ut32_t
)0x00000100

	)

6305 
	#FMC_PMEM2_MEMWAIT2_1
 ((
ut32_t
)0x00000200

	)

6306 
	#FMC_PMEM2_MEMWAIT2_2
 ((
ut32_t
)0x00000400

	)

6307 
	#FMC_PMEM2_MEMWAIT2_3
 ((
ut32_t
)0x00000800

	)

6308 
	#FMC_PMEM2_MEMWAIT2_4
 ((
ut32_t
)0x00001000

	)

6309 
	#FMC_PMEM2_MEMWAIT2_5
 ((
ut32_t
)0x00002000

	)

6310 
	#FMC_PMEM2_MEMWAIT2_6
 ((
ut32_t
)0x00004000

	)

6311 
	#FMC_PMEM2_MEMWAIT2_7
 ((
ut32_t
)0x00008000

	)

6313 
	#FMC_PMEM2_MEMHOLD2
 ((
ut32_t
)0x00FF0000

	)

6314 
	#FMC_PMEM2_MEMHOLD2_0
 ((
ut32_t
)0x00010000

	)

6315 
	#FMC_PMEM2_MEMHOLD2_1
 ((
ut32_t
)0x00020000

	)

6316 
	#FMC_PMEM2_MEMHOLD2_2
 ((
ut32_t
)0x00040000

	)

6317 
	#FMC_PMEM2_MEMHOLD2_3
 ((
ut32_t
)0x00080000

	)

6318 
	#FMC_PMEM2_MEMHOLD2_4
 ((
ut32_t
)0x00100000

	)

6319 
	#FMC_PMEM2_MEMHOLD2_5
 ((
ut32_t
)0x00200000

	)

6320 
	#FMC_PMEM2_MEMHOLD2_6
 ((
ut32_t
)0x00400000

	)

6321 
	#FMC_PMEM2_MEMHOLD2_7
 ((
ut32_t
)0x00800000

	)

6323 
	#FMC_PMEM2_MEMHIZ2
 ((
ut32_t
)0xFF000000

	)

6324 
	#FMC_PMEM2_MEMHIZ2_0
 ((
ut32_t
)0x01000000

	)

6325 
	#FMC_PMEM2_MEMHIZ2_1
 ((
ut32_t
)0x02000000

	)

6326 
	#FMC_PMEM2_MEMHIZ2_2
 ((
ut32_t
)0x04000000

	)

6327 
	#FMC_PMEM2_MEMHIZ2_3
 ((
ut32_t
)0x08000000

	)

6328 
	#FMC_PMEM2_MEMHIZ2_4
 ((
ut32_t
)0x10000000

	)

6329 
	#FMC_PMEM2_MEMHIZ2_5
 ((
ut32_t
)0x20000000

	)

6330 
	#FMC_PMEM2_MEMHIZ2_6
 ((
ut32_t
)0x40000000

	)

6331 
	#FMC_PMEM2_MEMHIZ2_7
 ((
ut32_t
)0x80000000

	)

6334 
	#FMC_PMEM3_MEMSET3
 ((
ut32_t
)0x000000FF

	)

6335 
	#FMC_PMEM3_MEMSET3_0
 ((
ut32_t
)0x00000001

	)

6336 
	#FMC_PMEM3_MEMSET3_1
 ((
ut32_t
)0x00000002

	)

6337 
	#FMC_PMEM3_MEMSET3_2
 ((
ut32_t
)0x00000004

	)

6338 
	#FMC_PMEM3_MEMSET3_3
 ((
ut32_t
)0x00000008

	)

6339 
	#FMC_PMEM3_MEMSET3_4
 ((
ut32_t
)0x00000010

	)

6340 
	#FMC_PMEM3_MEMSET3_5
 ((
ut32_t
)0x00000020

	)

6341 
	#FMC_PMEM3_MEMSET3_6
 ((
ut32_t
)0x00000040

	)

6342 
	#FMC_PMEM3_MEMSET3_7
 ((
ut32_t
)0x00000080

	)

6344 
	#FMC_PMEM3_MEMWAIT3
 ((
ut32_t
)0x0000FF00

	)

6345 
	#FMC_PMEM3_MEMWAIT3_0
 ((
ut32_t
)0x00000100

	)

6346 
	#FMC_PMEM3_MEMWAIT3_1
 ((
ut32_t
)0x00000200

	)

6347 
	#FMC_PMEM3_MEMWAIT3_2
 ((
ut32_t
)0x00000400

	)

6348 
	#FMC_PMEM3_MEMWAIT3_3
 ((
ut32_t
)0x00000800

	)

6349 
	#FMC_PMEM3_MEMWAIT3_4
 ((
ut32_t
)0x00001000

	)

6350 
	#FMC_PMEM3_MEMWAIT3_5
 ((
ut32_t
)0x00002000

	)

6351 
	#FMC_PMEM3_MEMWAIT3_6
 ((
ut32_t
)0x00004000

	)

6352 
	#FMC_PMEM3_MEMWAIT3_7
 ((
ut32_t
)0x00008000

	)

6354 
	#FMC_PMEM3_MEMHOLD3
 ((
ut32_t
)0x00FF0000

	)

6355 
	#FMC_PMEM3_MEMHOLD3_0
 ((
ut32_t
)0x00010000

	)

6356 
	#FMC_PMEM3_MEMHOLD3_1
 ((
ut32_t
)0x00020000

	)

6357 
	#FMC_PMEM3_MEMHOLD3_2
 ((
ut32_t
)0x00040000

	)

6358 
	#FMC_PMEM3_MEMHOLD3_3
 ((
ut32_t
)0x00080000

	)

6359 
	#FMC_PMEM3_MEMHOLD3_4
 ((
ut32_t
)0x00100000

	)

6360 
	#FMC_PMEM3_MEMHOLD3_5
 ((
ut32_t
)0x00200000

	)

6361 
	#FMC_PMEM3_MEMHOLD3_6
 ((
ut32_t
)0x00400000

	)

6362 
	#FMC_PMEM3_MEMHOLD3_7
 ((
ut32_t
)0x00800000

	)

6364 
	#FMC_PMEM3_MEMHIZ3
 ((
ut32_t
)0xFF000000

	)

6365 
	#FMC_PMEM3_MEMHIZ3_0
 ((
ut32_t
)0x01000000

	)

6366 
	#FMC_PMEM3_MEMHIZ3_1
 ((
ut32_t
)0x02000000

	)

6367 
	#FMC_PMEM3_MEMHIZ3_2
 ((
ut32_t
)0x04000000

	)

6368 
	#FMC_PMEM3_MEMHIZ3_3
 ((
ut32_t
)0x08000000

	)

6369 
	#FMC_PMEM3_MEMHIZ3_4
 ((
ut32_t
)0x10000000

	)

6370 
	#FMC_PMEM3_MEMHIZ3_5
 ((
ut32_t
)0x20000000

	)

6371 
	#FMC_PMEM3_MEMHIZ3_6
 ((
ut32_t
)0x40000000

	)

6372 
	#FMC_PMEM3_MEMHIZ3_7
 ((
ut32_t
)0x80000000

	)

6375 
	#FMC_PMEM4_MEMSET4
 ((
ut32_t
)0x000000FF

	)

6376 
	#FMC_PMEM4_MEMSET4_0
 ((
ut32_t
)0x00000001

	)

6377 
	#FMC_PMEM4_MEMSET4_1
 ((
ut32_t
)0x00000002

	)

6378 
	#FMC_PMEM4_MEMSET4_2
 ((
ut32_t
)0x00000004

	)

6379 
	#FMC_PMEM4_MEMSET4_3
 ((
ut32_t
)0x00000008

	)

6380 
	#FMC_PMEM4_MEMSET4_4
 ((
ut32_t
)0x00000010

	)

6381 
	#FMC_PMEM4_MEMSET4_5
 ((
ut32_t
)0x00000020

	)

6382 
	#FMC_PMEM4_MEMSET4_6
 ((
ut32_t
)0x00000040

	)

6383 
	#FMC_PMEM4_MEMSET4_7
 ((
ut32_t
)0x00000080

	)

6385 
	#FMC_PMEM4_MEMWAIT4
 ((
ut32_t
)0x0000FF00

	)

6386 
	#FMC_PMEM4_MEMWAIT4_0
 ((
ut32_t
)0x00000100

	)

6387 
	#FMC_PMEM4_MEMWAIT4_1
 ((
ut32_t
)0x00000200

	)

6388 
	#FMC_PMEM4_MEMWAIT4_2
 ((
ut32_t
)0x00000400

	)

6389 
	#FMC_PMEM4_MEMWAIT4_3
 ((
ut32_t
)0x00000800

	)

6390 
	#FMC_PMEM4_MEMWAIT4_4
 ((
ut32_t
)0x00001000

	)

6391 
	#FMC_PMEM4_MEMWAIT4_5
 ((
ut32_t
)0x00002000

	)

6392 
	#FMC_PMEM4_MEMWAIT4_6
 ((
ut32_t
)0x00004000

	)

6393 
	#FMC_PMEM4_MEMWAIT4_7
 ((
ut32_t
)0x00008000

	)

6395 
	#FMC_PMEM4_MEMHOLD4
 ((
ut32_t
)0x00FF0000

	)

6396 
	#FMC_PMEM4_MEMHOLD4_0
 ((
ut32_t
)0x00010000

	)

6397 
	#FMC_PMEM4_MEMHOLD4_1
 ((
ut32_t
)0x00020000

	)

6398 
	#FMC_PMEM4_MEMHOLD4_2
 ((
ut32_t
)0x00040000

	)

6399 
	#FMC_PMEM4_MEMHOLD4_3
 ((
ut32_t
)0x00080000

	)

6400 
	#FMC_PMEM4_MEMHOLD4_4
 ((
ut32_t
)0x00100000

	)

6401 
	#FMC_PMEM4_MEMHOLD4_5
 ((
ut32_t
)0x00200000

	)

6402 
	#FMC_PMEM4_MEMHOLD4_6
 ((
ut32_t
)0x00400000

	)

6403 
	#FMC_PMEM4_MEMHOLD4_7
 ((
ut32_t
)0x00800000

	)

6405 
	#FMC_PMEM4_MEMHIZ4
 ((
ut32_t
)0xFF000000

	)

6406 
	#FMC_PMEM4_MEMHIZ4_0
 ((
ut32_t
)0x01000000

	)

6407 
	#FMC_PMEM4_MEMHIZ4_1
 ((
ut32_t
)0x02000000

	)

6408 
	#FMC_PMEM4_MEMHIZ4_2
 ((
ut32_t
)0x04000000

	)

6409 
	#FMC_PMEM4_MEMHIZ4_3
 ((
ut32_t
)0x08000000

	)

6410 
	#FMC_PMEM4_MEMHIZ4_4
 ((
ut32_t
)0x10000000

	)

6411 
	#FMC_PMEM4_MEMHIZ4_5
 ((
ut32_t
)0x20000000

	)

6412 
	#FMC_PMEM4_MEMHIZ4_6
 ((
ut32_t
)0x40000000

	)

6413 
	#FMC_PMEM4_MEMHIZ4_7
 ((
ut32_t
)0x80000000

	)

6416 
	#FMC_PATT2_ATTSET2
 ((
ut32_t
)0x000000FF

	)

6417 
	#FMC_PATT2_ATTSET2_0
 ((
ut32_t
)0x00000001

	)

6418 
	#FMC_PATT2_ATTSET2_1
 ((
ut32_t
)0x00000002

	)

6419 
	#FMC_PATT2_ATTSET2_2
 ((
ut32_t
)0x00000004

	)

6420 
	#FMC_PATT2_ATTSET2_3
 ((
ut32_t
)0x00000008

	)

6421 
	#FMC_PATT2_ATTSET2_4
 ((
ut32_t
)0x00000010

	)

6422 
	#FMC_PATT2_ATTSET2_5
 ((
ut32_t
)0x00000020

	)

6423 
	#FMC_PATT2_ATTSET2_6
 ((
ut32_t
)0x00000040

	)

6424 
	#FMC_PATT2_ATTSET2_7
 ((
ut32_t
)0x00000080

	)

6426 
	#FMC_PATT2_ATTWAIT2
 ((
ut32_t
)0x0000FF00

	)

6427 
	#FMC_PATT2_ATTWAIT2_0
 ((
ut32_t
)0x00000100

	)

6428 
	#FMC_PATT2_ATTWAIT2_1
 ((
ut32_t
)0x00000200

	)

6429 
	#FMC_PATT2_ATTWAIT2_2
 ((
ut32_t
)0x00000400

	)

6430 
	#FMC_PATT2_ATTWAIT2_3
 ((
ut32_t
)0x00000800

	)

6431 
	#FMC_PATT2_ATTWAIT2_4
 ((
ut32_t
)0x00001000

	)

6432 
	#FMC_PATT2_ATTWAIT2_5
 ((
ut32_t
)0x00002000

	)

6433 
	#FMC_PATT2_ATTWAIT2_6
 ((
ut32_t
)0x00004000

	)

6434 
	#FMC_PATT2_ATTWAIT2_7
 ((
ut32_t
)0x00008000

	)

6436 
	#FMC_PATT2_ATTHOLD2
 ((
ut32_t
)0x00FF0000

	)

6437 
	#FMC_PATT2_ATTHOLD2_0
 ((
ut32_t
)0x00010000

	)

6438 
	#FMC_PATT2_ATTHOLD2_1
 ((
ut32_t
)0x00020000

	)

6439 
	#FMC_PATT2_ATTHOLD2_2
 ((
ut32_t
)0x00040000

	)

6440 
	#FMC_PATT2_ATTHOLD2_3
 ((
ut32_t
)0x00080000

	)

6441 
	#FMC_PATT2_ATTHOLD2_4
 ((
ut32_t
)0x00100000

	)

6442 
	#FMC_PATT2_ATTHOLD2_5
 ((
ut32_t
)0x00200000

	)

6443 
	#FMC_PATT2_ATTHOLD2_6
 ((
ut32_t
)0x00400000

	)

6444 
	#FMC_PATT2_ATTHOLD2_7
 ((
ut32_t
)0x00800000

	)

6446 
	#FMC_PATT2_ATTHIZ2
 ((
ut32_t
)0xFF000000

	)

6447 
	#FMC_PATT2_ATTHIZ2_0
 ((
ut32_t
)0x01000000

	)

6448 
	#FMC_PATT2_ATTHIZ2_1
 ((
ut32_t
)0x02000000

	)

6449 
	#FMC_PATT2_ATTHIZ2_2
 ((
ut32_t
)0x04000000

	)

6450 
	#FMC_PATT2_ATTHIZ2_3
 ((
ut32_t
)0x08000000

	)

6451 
	#FMC_PATT2_ATTHIZ2_4
 ((
ut32_t
)0x10000000

	)

6452 
	#FMC_PATT2_ATTHIZ2_5
 ((
ut32_t
)0x20000000

	)

6453 
	#FMC_PATT2_ATTHIZ2_6
 ((
ut32_t
)0x40000000

	)

6454 
	#FMC_PATT2_ATTHIZ2_7
 ((
ut32_t
)0x80000000

	)

6457 
	#FMC_PATT3_ATTSET3
 ((
ut32_t
)0x000000FF

	)

6458 
	#FMC_PATT3_ATTSET3_0
 ((
ut32_t
)0x00000001

	)

6459 
	#FMC_PATT3_ATTSET3_1
 ((
ut32_t
)0x00000002

	)

6460 
	#FMC_PATT3_ATTSET3_2
 ((
ut32_t
)0x00000004

	)

6461 
	#FMC_PATT3_ATTSET3_3
 ((
ut32_t
)0x00000008

	)

6462 
	#FMC_PATT3_ATTSET3_4
 ((
ut32_t
)0x00000010

	)

6463 
	#FMC_PATT3_ATTSET3_5
 ((
ut32_t
)0x00000020

	)

6464 
	#FMC_PATT3_ATTSET3_6
 ((
ut32_t
)0x00000040

	)

6465 
	#FMC_PATT3_ATTSET3_7
 ((
ut32_t
)0x00000080

	)

6467 
	#FMC_PATT3_ATTWAIT3
 ((
ut32_t
)0x0000FF00

	)

6468 
	#FMC_PATT3_ATTWAIT3_0
 ((
ut32_t
)0x00000100

	)

6469 
	#FMC_PATT3_ATTWAIT3_1
 ((
ut32_t
)0x00000200

	)

6470 
	#FMC_PATT3_ATTWAIT3_2
 ((
ut32_t
)0x00000400

	)

6471 
	#FMC_PATT3_ATTWAIT3_3
 ((
ut32_t
)0x00000800

	)

6472 
	#FMC_PATT3_ATTWAIT3_4
 ((
ut32_t
)0x00001000

	)

6473 
	#FMC_PATT3_ATTWAIT3_5
 ((
ut32_t
)0x00002000

	)

6474 
	#FMC_PATT3_ATTWAIT3_6
 ((
ut32_t
)0x00004000

	)

6475 
	#FMC_PATT3_ATTWAIT3_7
 ((
ut32_t
)0x00008000

	)

6477 
	#FMC_PATT3_ATTHOLD3
 ((
ut32_t
)0x00FF0000

	)

6478 
	#FMC_PATT3_ATTHOLD3_0
 ((
ut32_t
)0x00010000

	)

6479 
	#FMC_PATT3_ATTHOLD3_1
 ((
ut32_t
)0x00020000

	)

6480 
	#FMC_PATT3_ATTHOLD3_2
 ((
ut32_t
)0x00040000

	)

6481 
	#FMC_PATT3_ATTHOLD3_3
 ((
ut32_t
)0x00080000

	)

6482 
	#FMC_PATT3_ATTHOLD3_4
 ((
ut32_t
)0x00100000

	)

6483 
	#FMC_PATT3_ATTHOLD3_5
 ((
ut32_t
)0x00200000

	)

6484 
	#FMC_PATT3_ATTHOLD3_6
 ((
ut32_t
)0x00400000

	)

6485 
	#FMC_PATT3_ATTHOLD3_7
 ((
ut32_t
)0x00800000

	)

6487 
	#FMC_PATT3_ATTHIZ3
 ((
ut32_t
)0xFF000000

	)

6488 
	#FMC_PATT3_ATTHIZ3_0
 ((
ut32_t
)0x01000000

	)

6489 
	#FMC_PATT3_ATTHIZ3_1
 ((
ut32_t
)0x02000000

	)

6490 
	#FMC_PATT3_ATTHIZ3_2
 ((
ut32_t
)0x04000000

	)

6491 
	#FMC_PATT3_ATTHIZ3_3
 ((
ut32_t
)0x08000000

	)

6492 
	#FMC_PATT3_ATTHIZ3_4
 ((
ut32_t
)0x10000000

	)

6493 
	#FMC_PATT3_ATTHIZ3_5
 ((
ut32_t
)0x20000000

	)

6494 
	#FMC_PATT3_ATTHIZ3_6
 ((
ut32_t
)0x40000000

	)

6495 
	#FMC_PATT3_ATTHIZ3_7
 ((
ut32_t
)0x80000000

	)

6498 
	#FMC_PATT4_ATTSET4
 ((
ut32_t
)0x000000FF

	)

6499 
	#FMC_PATT4_ATTSET4_0
 ((
ut32_t
)0x00000001

	)

6500 
	#FMC_PATT4_ATTSET4_1
 ((
ut32_t
)0x00000002

	)

6501 
	#FMC_PATT4_ATTSET4_2
 ((
ut32_t
)0x00000004

	)

6502 
	#FMC_PATT4_ATTSET4_3
 ((
ut32_t
)0x00000008

	)

6503 
	#FMC_PATT4_ATTSET4_4
 ((
ut32_t
)0x00000010

	)

6504 
	#FMC_PATT4_ATTSET4_5
 ((
ut32_t
)0x00000020

	)

6505 
	#FMC_PATT4_ATTSET4_6
 ((
ut32_t
)0x00000040

	)

6506 
	#FMC_PATT4_ATTSET4_7
 ((
ut32_t
)0x00000080

	)

6508 
	#FMC_PATT4_ATTWAIT4
 ((
ut32_t
)0x0000FF00

	)

6509 
	#FMC_PATT4_ATTWAIT4_0
 ((
ut32_t
)0x00000100

	)

6510 
	#FMC_PATT4_ATTWAIT4_1
 ((
ut32_t
)0x00000200

	)

6511 
	#FMC_PATT4_ATTWAIT4_2
 ((
ut32_t
)0x00000400

	)

6512 
	#FMC_PATT4_ATTWAIT4_3
 ((
ut32_t
)0x00000800

	)

6513 
	#FMC_PATT4_ATTWAIT4_4
 ((
ut32_t
)0x00001000

	)

6514 
	#FMC_PATT4_ATTWAIT4_5
 ((
ut32_t
)0x00002000

	)

6515 
	#FMC_PATT4_ATTWAIT4_6
 ((
ut32_t
)0x00004000

	)

6516 
	#FMC_PATT4_ATTWAIT4_7
 ((
ut32_t
)0x00008000

	)

6518 
	#FMC_PATT4_ATTHOLD4
 ((
ut32_t
)0x00FF0000

	)

6519 
	#FMC_PATT4_ATTHOLD4_0
 ((
ut32_t
)0x00010000

	)

6520 
	#FMC_PATT4_ATTHOLD4_1
 ((
ut32_t
)0x00020000

	)

6521 
	#FMC_PATT4_ATTHOLD4_2
 ((
ut32_t
)0x00040000

	)

6522 
	#FMC_PATT4_ATTHOLD4_3
 ((
ut32_t
)0x00080000

	)

6523 
	#FMC_PATT4_ATTHOLD4_4
 ((
ut32_t
)0x00100000

	)

6524 
	#FMC_PATT4_ATTHOLD4_5
 ((
ut32_t
)0x00200000

	)

6525 
	#FMC_PATT4_ATTHOLD4_6
 ((
ut32_t
)0x00400000

	)

6526 
	#FMC_PATT4_ATTHOLD4_7
 ((
ut32_t
)0x00800000

	)

6528 
	#FMC_PATT4_ATTHIZ4
 ((
ut32_t
)0xFF000000

	)

6529 
	#FMC_PATT4_ATTHIZ4_0
 ((
ut32_t
)0x01000000

	)

6530 
	#FMC_PATT4_ATTHIZ4_1
 ((
ut32_t
)0x02000000

	)

6531 
	#FMC_PATT4_ATTHIZ4_2
 ((
ut32_t
)0x04000000

	)

6532 
	#FMC_PATT4_ATTHIZ4_3
 ((
ut32_t
)0x08000000

	)

6533 
	#FMC_PATT4_ATTHIZ4_4
 ((
ut32_t
)0x10000000

	)

6534 
	#FMC_PATT4_ATTHIZ4_5
 ((
ut32_t
)0x20000000

	)

6535 
	#FMC_PATT4_ATTHIZ4_6
 ((
ut32_t
)0x40000000

	)

6536 
	#FMC_PATT4_ATTHIZ4_7
 ((
ut32_t
)0x80000000

	)

6539 
	#FMC_PIO4_IOSET4
 ((
ut32_t
)0x000000FF

	)

6540 
	#FMC_PIO4_IOSET4_0
 ((
ut32_t
)0x00000001

	)

6541 
	#FMC_PIO4_IOSET4_1
 ((
ut32_t
)0x00000002

	)

6542 
	#FMC_PIO4_IOSET4_2
 ((
ut32_t
)0x00000004

	)

6543 
	#FMC_PIO4_IOSET4_3
 ((
ut32_t
)0x00000008

	)

6544 
	#FMC_PIO4_IOSET4_4
 ((
ut32_t
)0x00000010

	)

6545 
	#FMC_PIO4_IOSET4_5
 ((
ut32_t
)0x00000020

	)

6546 
	#FMC_PIO4_IOSET4_6
 ((
ut32_t
)0x00000040

	)

6547 
	#FMC_PIO4_IOSET4_7
 ((
ut32_t
)0x00000080

	)

6549 
	#FMC_PIO4_IOWAIT4
 ((
ut32_t
)0x0000FF00

	)

6550 
	#FMC_PIO4_IOWAIT4_0
 ((
ut32_t
)0x00000100

	)

6551 
	#FMC_PIO4_IOWAIT4_1
 ((
ut32_t
)0x00000200

	)

6552 
	#FMC_PIO4_IOWAIT4_2
 ((
ut32_t
)0x00000400

	)

6553 
	#FMC_PIO4_IOWAIT4_3
 ((
ut32_t
)0x00000800

	)

6554 
	#FMC_PIO4_IOWAIT4_4
 ((
ut32_t
)0x00001000

	)

6555 
	#FMC_PIO4_IOWAIT4_5
 ((
ut32_t
)0x00002000

	)

6556 
	#FMC_PIO4_IOWAIT4_6
 ((
ut32_t
)0x00004000

	)

6557 
	#FMC_PIO4_IOWAIT4_7
 ((
ut32_t
)0x00008000

	)

6559 
	#FMC_PIO4_IOHOLD4
 ((
ut32_t
)0x00FF0000

	)

6560 
	#FMC_PIO4_IOHOLD4_0
 ((
ut32_t
)0x00010000

	)

6561 
	#FMC_PIO4_IOHOLD4_1
 ((
ut32_t
)0x00020000

	)

6562 
	#FMC_PIO4_IOHOLD4_2
 ((
ut32_t
)0x00040000

	)

6563 
	#FMC_PIO4_IOHOLD4_3
 ((
ut32_t
)0x00080000

	)

6564 
	#FMC_PIO4_IOHOLD4_4
 ((
ut32_t
)0x00100000

	)

6565 
	#FMC_PIO4_IOHOLD4_5
 ((
ut32_t
)0x00200000

	)

6566 
	#FMC_PIO4_IOHOLD4_6
 ((
ut32_t
)0x00400000

	)

6567 
	#FMC_PIO4_IOHOLD4_7
 ((
ut32_t
)0x00800000

	)

6569 
	#FMC_PIO4_IOHIZ4
 ((
ut32_t
)0xFF000000

	)

6570 
	#FMC_PIO4_IOHIZ4_0
 ((
ut32_t
)0x01000000

	)

6571 
	#FMC_PIO4_IOHIZ4_1
 ((
ut32_t
)0x02000000

	)

6572 
	#FMC_PIO4_IOHIZ4_2
 ((
ut32_t
)0x04000000

	)

6573 
	#FMC_PIO4_IOHIZ4_3
 ((
ut32_t
)0x08000000

	)

6574 
	#FMC_PIO4_IOHIZ4_4
 ((
ut32_t
)0x10000000

	)

6575 
	#FMC_PIO4_IOHIZ4_5
 ((
ut32_t
)0x20000000

	)

6576 
	#FMC_PIO4_IOHIZ4_6
 ((
ut32_t
)0x40000000

	)

6577 
	#FMC_PIO4_IOHIZ4_7
 ((
ut32_t
)0x80000000

	)

6580 
	#FMC_ECCR2_ECC2
 ((
ut32_t
)0xFFFFFFFF

	)

6583 
	#FMC_ECCR3_ECC3
 ((
ut32_t
)0xFFFFFFFF

	)

6586 
	#FMC_SDCR1_NC
 ((
ut32_t
)0x00000003

	)

6587 
	#FMC_SDCR1_NC_0
 ((
ut32_t
)0x00000001

	)

6588 
	#FMC_SDCR1_NC_1
 ((
ut32_t
)0x00000002

	)

6590 
	#FMC_SDCR1_NR
 ((
ut32_t
)0x0000000C

	)

6591 
	#FMC_SDCR1_NR_0
 ((
ut32_t
)0x00000004

	)

6592 
	#FMC_SDCR1_NR_1
 ((
ut32_t
)0x00000008

	)

6594 
	#FMC_SDCR1_MWID
 ((
ut32_t
)0x00000030

	)

6595 
	#FMC_SDCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

6596 
	#FMC_SDCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

6598 
	#FMC_SDCR1_NB
 ((
ut32_t
)0x00000040

	)

6600 
	#FMC_SDCR1_CAS
 ((
ut32_t
)0x00000180

	)

6601 
	#FMC_SDCR1_CAS_0
 ((
ut32_t
)0x00000080

	)

6602 
	#FMC_SDCR1_CAS_1
 ((
ut32_t
)0x00000100

	)

6604 
	#FMC_SDCR1_WP
 ((
ut32_t
)0x00000200

	)

6606 
	#FMC_SDCR1_SDCLK
 ((
ut32_t
)0x00000C00

	)

6607 
	#FMC_SDCR1_SDCLK_0
 ((
ut32_t
)0x00000400

	)

6608 
	#FMC_SDCR1_SDCLK_1
 ((
ut32_t
)0x00000800

	)

6610 
	#FMC_SDCR1_RBURST
 ((
ut32_t
)0x00001000

	)

6612 
	#FMC_SDCR1_RPIPE
 ((
ut32_t
)0x00006000

	)

6613 
	#FMC_SDCR1_RPIPE_0
 ((
ut32_t
)0x00002000

	)

6614 
	#FMC_SDCR1_RPIPE_1
 ((
ut32_t
)0x00004000

	)

6617 
	#FMC_SDCR2_NC
 ((
ut32_t
)0x00000003

	)

6618 
	#FMC_SDCR2_NC_0
 ((
ut32_t
)0x00000001

	)

6619 
	#FMC_SDCR2_NC_1
 ((
ut32_t
)0x00000002

	)

6621 
	#FMC_SDCR2_NR
 ((
ut32_t
)0x0000000C

	)

6622 
	#FMC_SDCR2_NR_0
 ((
ut32_t
)0x00000004

	)

6623 
	#FMC_SDCR2_NR_1
 ((
ut32_t
)0x00000008

	)

6625 
	#FMC_SDCR2_MWID
 ((
ut32_t
)0x00000030

	)

6626 
	#FMC_SDCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

6627 
	#FMC_SDCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

6629 
	#FMC_SDCR2_NB
 ((
ut32_t
)0x00000040

	)

6631 
	#FMC_SDCR2_CAS
 ((
ut32_t
)0x00000180

	)

6632 
	#FMC_SDCR2_CAS_0
 ((
ut32_t
)0x00000080

	)

6633 
	#FMC_SDCR2_CAS_1
 ((
ut32_t
)0x00000100

	)

6635 
	#FMC_SDCR2_WP
 ((
ut32_t
)0x00000200

	)

6637 
	#FMC_SDCR2_SDCLK
 ((
ut32_t
)0x00000C00

	)

6638 
	#FMC_SDCR2_SDCLK_0
 ((
ut32_t
)0x00000400

	)

6639 
	#FMC_SDCR2_SDCLK_1
 ((
ut32_t
)0x00000800

	)

6641 
	#FMC_SDCR2_RBURST
 ((
ut32_t
)0x00001000

	)

6643 
	#FMC_SDCR2_RPIPE
 ((
ut32_t
)0x00006000

	)

6644 
	#FMC_SDCR2_RPIPE_0
 ((
ut32_t
)0x00002000

	)

6645 
	#FMC_SDCR2_RPIPE_1
 ((
ut32_t
)0x00004000

	)

6648 
	#FMC_SDTR1_TMRD
 ((
ut32_t
)0x0000000F

	)

6649 
	#FMC_SDTR1_TMRD_0
 ((
ut32_t
)0x00000001

	)

6650 
	#FMC_SDTR1_TMRD_1
 ((
ut32_t
)0x00000002

	)

6651 
	#FMC_SDTR1_TMRD_2
 ((
ut32_t
)0x00000004

	)

6652 
	#FMC_SDTR1_TMRD_3
 ((
ut32_t
)0x00000008

	)

6654 
	#FMC_SDTR1_TXSR
 ((
ut32_t
)0x000000F0

	)

6655 
	#FMC_SDTR1_TXSR_0
 ((
ut32_t
)0x00000010

	)

6656 
	#FMC_SDTR1_TXSR_1
 ((
ut32_t
)0x00000020

	)

6657 
	#FMC_SDTR1_TXSR_2
 ((
ut32_t
)0x00000040

	)

6658 
	#FMC_SDTR1_TXSR_3
 ((
ut32_t
)0x00000080

	)

6660 
	#FMC_SDTR1_TRAS
 ((
ut32_t
)0x00000F00

	)

6661 
	#FMC_SDTR1_TRAS_0
 ((
ut32_t
)0x00000100

	)

6662 
	#FMC_SDTR1_TRAS_1
 ((
ut32_t
)0x00000200

	)

6663 
	#FMC_SDTR1_TRAS_2
 ((
ut32_t
)0x00000400

	)

6664 
	#FMC_SDTR1_TRAS_3
 ((
ut32_t
)0x00000800

	)

6666 
	#FMC_SDTR1_TRC
 ((
ut32_t
)0x0000F000

	)

6667 
	#FMC_SDTR1_TRC_0
 ((
ut32_t
)0x00001000

	)

6668 
	#FMC_SDTR1_TRC_1
 ((
ut32_t
)0x00002000

	)

6669 
	#FMC_SDTR1_TRC_2
 ((
ut32_t
)0x00004000

	)

6671 
	#FMC_SDTR1_TWR
 ((
ut32_t
)0x000F0000

	)

6672 
	#FMC_SDTR1_TWR_0
 ((
ut32_t
)0x00010000

	)

6673 
	#FMC_SDTR1_TWR_1
 ((
ut32_t
)0x00020000

	)

6674 
	#FMC_SDTR1_TWR_2
 ((
ut32_t
)0x00040000

	)

6676 
	#FMC_SDTR1_TRP
 ((
ut32_t
)0x00F00000

	)

6677 
	#FMC_SDTR1_TRP_0
 ((
ut32_t
)0x00100000

	)

6678 
	#FMC_SDTR1_TRP_1
 ((
ut32_t
)0x00200000

	)

6679 
	#FMC_SDTR1_TRP_2
 ((
ut32_t
)0x00400000

	)

6681 
	#FMC_SDTR1_TRCD
 ((
ut32_t
)0x0F000000

	)

6682 
	#FMC_SDTR1_TRCD_0
 ((
ut32_t
)0x01000000

	)

6683 
	#FMC_SDTR1_TRCD_1
 ((
ut32_t
)0x02000000

	)

6684 
	#FMC_SDTR1_TRCD_2
 ((
ut32_t
)0x04000000

	)

6687 
	#FMC_SDTR2_TMRD
 ((
ut32_t
)0x0000000F

	)

6688 
	#FMC_SDTR2_TMRD_0
 ((
ut32_t
)0x00000001

	)

6689 
	#FMC_SDTR2_TMRD_1
 ((
ut32_t
)0x00000002

	)

6690 
	#FMC_SDTR2_TMRD_2
 ((
ut32_t
)0x00000004

	)

6691 
	#FMC_SDTR2_TMRD_3
 ((
ut32_t
)0x00000008

	)

6693 
	#FMC_SDTR2_TXSR
 ((
ut32_t
)0x000000F0

	)

6694 
	#FMC_SDTR2_TXSR_0
 ((
ut32_t
)0x00000010

	)

6695 
	#FMC_SDTR2_TXSR_1
 ((
ut32_t
)0x00000020

	)

6696 
	#FMC_SDTR2_TXSR_2
 ((
ut32_t
)0x00000040

	)

6697 
	#FMC_SDTR2_TXSR_3
 ((
ut32_t
)0x00000080

	)

6699 
	#FMC_SDTR2_TRAS
 ((
ut32_t
)0x00000F00

	)

6700 
	#FMC_SDTR2_TRAS_0
 ((
ut32_t
)0x00000100

	)

6701 
	#FMC_SDTR2_TRAS_1
 ((
ut32_t
)0x00000200

	)

6702 
	#FMC_SDTR2_TRAS_2
 ((
ut32_t
)0x00000400

	)

6703 
	#FMC_SDTR2_TRAS_3
 ((
ut32_t
)0x00000800

	)

6705 
	#FMC_SDTR2_TRC
 ((
ut32_t
)0x0000F000

	)

6706 
	#FMC_SDTR2_TRC_0
 ((
ut32_t
)0x00001000

	)

6707 
	#FMC_SDTR2_TRC_1
 ((
ut32_t
)0x00002000

	)

6708 
	#FMC_SDTR2_TRC_2
 ((
ut32_t
)0x00004000

	)

6710 
	#FMC_SDTR2_TWR
 ((
ut32_t
)0x000F0000

	)

6711 
	#FMC_SDTR2_TWR_0
 ((
ut32_t
)0x00010000

	)

6712 
	#FMC_SDTR2_TWR_1
 ((
ut32_t
)0x00020000

	)

6713 
	#FMC_SDTR2_TWR_2
 ((
ut32_t
)0x00040000

	)

6715 
	#FMC_SDTR2_TRP
 ((
ut32_t
)0x00F00000

	)

6716 
	#FMC_SDTR2_TRP_0
 ((
ut32_t
)0x00100000

	)

6717 
	#FMC_SDTR2_TRP_1
 ((
ut32_t
)0x00200000

	)

6718 
	#FMC_SDTR2_TRP_2
 ((
ut32_t
)0x00400000

	)

6720 
	#FMC_SDTR2_TRCD
 ((
ut32_t
)0x0F000000

	)

6721 
	#FMC_SDTR2_TRCD_0
 ((
ut32_t
)0x01000000

	)

6722 
	#FMC_SDTR2_TRCD_1
 ((
ut32_t
)0x02000000

	)

6723 
	#FMC_SDTR2_TRCD_2
 ((
ut32_t
)0x04000000

	)

6726 
	#FMC_SDCMR_MODE
 ((
ut32_t
)0x00000007

	)

6727 
	#FMC_SDCMR_MODE_0
 ((
ut32_t
)0x00000001

	)

6728 
	#FMC_SDCMR_MODE_1
 ((
ut32_t
)0x00000002

	)

6729 
	#FMC_SDCMR_MODE_2
 ((
ut32_t
)0x00000003

	)

6731 
	#FMC_SDCMR_CTB2
 ((
ut32_t
)0x00000008

	)

6733 
	#FMC_SDCMR_CTB1
 ((
ut32_t
)0x00000010

	)

6735 
	#FMC_SDCMR_NRFS
 ((
ut32_t
)0x000001E0

	)

6736 
	#FMC_SDCMR_NRFS_0
 ((
ut32_t
)0x00000020

	)

6737 
	#FMC_SDCMR_NRFS_1
 ((
ut32_t
)0x00000040

	)

6738 
	#FMC_SDCMR_NRFS_2
 ((
ut32_t
)0x00000080

	)

6739 
	#FMC_SDCMR_NRFS_3
 ((
ut32_t
)0x00000100

	)

6741 
	#FMC_SDCMR_MRD
 ((
ut32_t
)0x003FFE00

	)

6744 
	#FMC_SDRTR_CRE
 ((
ut32_t
)0x00000001

	)

6746 
	#FMC_SDRTR_COUNT
 ((
ut32_t
)0x00003FFE

	)

6748 
	#FMC_SDRTR_REIE
 ((
ut32_t
)0x00004000

	)

6751 
	#FMC_SDSR_RE
 ((
ut32_t
)0x00000001

	)

6753 
	#FMC_SDSR_MODES1
 ((
ut32_t
)0x00000006

	)

6754 
	#FMC_SDSR_MODES1_0
 ((
ut32_t
)0x00000002

	)

6755 
	#FMC_SDSR_MODES1_1
 ((
ut32_t
)0x00000004

	)

6757 
	#FMC_SDSR_MODES2
 ((
ut32_t
)0x00000018

	)

6758 
	#FMC_SDSR_MODES2_0
 ((
ut32_t
)0x00000008

	)

6759 
	#FMC_SDSR_MODES2_1
 ((
ut32_t
)0x00000010

	)

6761 
	#FMC_SDSR_BUSY
 ((
ut32_t
)0x00000020

	)

6771 
	#GPIO_MODER_MODER0
 ((
ut32_t
)0x00000003)

	)

6772 
	#GPIO_MODER_MODER0_0
 ((
ut32_t
)0x00000001)

	)

6773 
	#GPIO_MODER_MODER0_1
 ((
ut32_t
)0x00000002)

	)

6775 
	#GPIO_MODER_MODER1
 ((
ut32_t
)0x0000000C)

	)

6776 
	#GPIO_MODER_MODER1_0
 ((
ut32_t
)0x00000004)

	)

6777 
	#GPIO_MODER_MODER1_1
 ((
ut32_t
)0x00000008)

	)

6779 
	#GPIO_MODER_MODER2
 ((
ut32_t
)0x00000030)

	)

6780 
	#GPIO_MODER_MODER2_0
 ((
ut32_t
)0x00000010)

	)

6781 
	#GPIO_MODER_MODER2_1
 ((
ut32_t
)0x00000020)

	)

6783 
	#GPIO_MODER_MODER3
 ((
ut32_t
)0x000000C0)

	)

6784 
	#GPIO_MODER_MODER3_0
 ((
ut32_t
)0x00000040)

	)

6785 
	#GPIO_MODER_MODER3_1
 ((
ut32_t
)0x00000080)

	)

6787 
	#GPIO_MODER_MODER4
 ((
ut32_t
)0x00000300)

	)

6788 
	#GPIO_MODER_MODER4_0
 ((
ut32_t
)0x00000100)

	)

6789 
	#GPIO_MODER_MODER4_1
 ((
ut32_t
)0x00000200)

	)

6791 
	#GPIO_MODER_MODER5
 ((
ut32_t
)0x00000C00)

	)

6792 
	#GPIO_MODER_MODER5_0
 ((
ut32_t
)0x00000400)

	)

6793 
	#GPIO_MODER_MODER5_1
 ((
ut32_t
)0x00000800)

	)

6795 
	#GPIO_MODER_MODER6
 ((
ut32_t
)0x00003000)

	)

6796 
	#GPIO_MODER_MODER6_0
 ((
ut32_t
)0x00001000)

	)

6797 
	#GPIO_MODER_MODER6_1
 ((
ut32_t
)0x00002000)

	)

6799 
	#GPIO_MODER_MODER7
 ((
ut32_t
)0x0000C000)

	)

6800 
	#GPIO_MODER_MODER7_0
 ((
ut32_t
)0x00004000)

	)

6801 
	#GPIO_MODER_MODER7_1
 ((
ut32_t
)0x00008000)

	)

6803 
	#GPIO_MODER_MODER8
 ((
ut32_t
)0x00030000)

	)

6804 
	#GPIO_MODER_MODER8_0
 ((
ut32_t
)0x00010000)

	)

6805 
	#GPIO_MODER_MODER8_1
 ((
ut32_t
)0x00020000)

	)

6807 
	#GPIO_MODER_MODER9
 ((
ut32_t
)0x000C0000)

	)

6808 
	#GPIO_MODER_MODER9_0
 ((
ut32_t
)0x00040000)

	)

6809 
	#GPIO_MODER_MODER9_1
 ((
ut32_t
)0x00080000)

	)

6811 
	#GPIO_MODER_MODER10
 ((
ut32_t
)0x00300000)

	)

6812 
	#GPIO_MODER_MODER10_0
 ((
ut32_t
)0x00100000)

	)

6813 
	#GPIO_MODER_MODER10_1
 ((
ut32_t
)0x00200000)

	)

6815 
	#GPIO_MODER_MODER11
 ((
ut32_t
)0x00C00000)

	)

6816 
	#GPIO_MODER_MODER11_0
 ((
ut32_t
)0x00400000)

	)

6817 
	#GPIO_MODER_MODER11_1
 ((
ut32_t
)0x00800000)

	)

6819 
	#GPIO_MODER_MODER12
 ((
ut32_t
)0x03000000)

	)

6820 
	#GPIO_MODER_MODER12_0
 ((
ut32_t
)0x01000000)

	)

6821 
	#GPIO_MODER_MODER12_1
 ((
ut32_t
)0x02000000)

	)

6823 
	#GPIO_MODER_MODER13
 ((
ut32_t
)0x0C000000)

	)

6824 
	#GPIO_MODER_MODER13_0
 ((
ut32_t
)0x04000000)

	)

6825 
	#GPIO_MODER_MODER13_1
 ((
ut32_t
)0x08000000)

	)

6827 
	#GPIO_MODER_MODER14
 ((
ut32_t
)0x30000000)

	)

6828 
	#GPIO_MODER_MODER14_0
 ((
ut32_t
)0x10000000)

	)

6829 
	#GPIO_MODER_MODER14_1
 ((
ut32_t
)0x20000000)

	)

6831 
	#GPIO_MODER_MODER15
 ((
ut32_t
)0xC0000000)

	)

6832 
	#GPIO_MODER_MODER15_0
 ((
ut32_t
)0x40000000)

	)

6833 
	#GPIO_MODER_MODER15_1
 ((
ut32_t
)0x80000000)

	)

6836 
	#GPIO_OTYPER_OT_0
 ((
ut32_t
)0x00000001)

	)

6837 
	#GPIO_OTYPER_OT_1
 ((
ut32_t
)0x00000002)

	)

6838 
	#GPIO_OTYPER_OT_2
 ((
ut32_t
)0x00000004)

	)

6839 
	#GPIO_OTYPER_OT_3
 ((
ut32_t
)0x00000008)

	)

6840 
	#GPIO_OTYPER_OT_4
 ((
ut32_t
)0x00000010)

	)

6841 
	#GPIO_OTYPER_OT_5
 ((
ut32_t
)0x00000020)

	)

6842 
	#GPIO_OTYPER_OT_6
 ((
ut32_t
)0x00000040)

	)

6843 
	#GPIO_OTYPER_OT_7
 ((
ut32_t
)0x00000080)

	)

6844 
	#GPIO_OTYPER_OT_8
 ((
ut32_t
)0x00000100)

	)

6845 
	#GPIO_OTYPER_OT_9
 ((
ut32_t
)0x00000200)

	)

6846 
	#GPIO_OTYPER_OT_10
 ((
ut32_t
)0x00000400)

	)

6847 
	#GPIO_OTYPER_OT_11
 ((
ut32_t
)0x00000800)

	)

6848 
	#GPIO_OTYPER_OT_12
 ((
ut32_t
)0x00001000)

	)

6849 
	#GPIO_OTYPER_OT_13
 ((
ut32_t
)0x00002000)

	)

6850 
	#GPIO_OTYPER_OT_14
 ((
ut32_t
)0x00004000)

	)

6851 
	#GPIO_OTYPER_OT_15
 ((
ut32_t
)0x00008000)

	)

6854 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
ut32_t
)0x00000003)

	)

6855 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
ut32_t
)0x00000001)

	)

6856 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
ut32_t
)0x00000002)

	)

6858 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
ut32_t
)0x0000000C)

	)

6859 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
ut32_t
)0x00000004)

	)

6860 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
ut32_t
)0x00000008)

	)

6862 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
ut32_t
)0x00000030)

	)

6863 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
ut32_t
)0x00000010)

	)

6864 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
ut32_t
)0x00000020)

	)

6866 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
ut32_t
)0x000000C0)

	)

6867 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
ut32_t
)0x00000040)

	)

6868 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
ut32_t
)0x00000080)

	)

6870 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
ut32_t
)0x00000300)

	)

6871 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
ut32_t
)0x00000100)

	)

6872 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
ut32_t
)0x00000200)

	)

6874 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
ut32_t
)0x00000C00)

	)

6875 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
ut32_t
)0x00000400)

	)

6876 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
ut32_t
)0x00000800)

	)

6878 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
ut32_t
)0x00003000)

	)

6879 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
ut32_t
)0x00001000)

	)

6880 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
ut32_t
)0x00002000)

	)

6882 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
ut32_t
)0x0000C000)

	)

6883 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
ut32_t
)0x00004000)

	)

6884 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
ut32_t
)0x00008000)

	)

6886 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
ut32_t
)0x00030000)

	)

6887 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
ut32_t
)0x00010000)

	)

6888 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
ut32_t
)0x00020000)

	)

6890 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
ut32_t
)0x000C0000)

	)

6891 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
ut32_t
)0x00040000)

	)

6892 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
ut32_t
)0x00080000)

	)

6894 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
ut32_t
)0x00300000)

	)

6895 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
ut32_t
)0x00100000)

	)

6896 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
ut32_t
)0x00200000)

	)

6898 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
ut32_t
)0x00C00000)

	)

6899 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
ut32_t
)0x00400000)

	)

6900 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
ut32_t
)0x00800000)

	)

6902 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
ut32_t
)0x03000000)

	)

6903 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
ut32_t
)0x01000000)

	)

6904 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
ut32_t
)0x02000000)

	)

6906 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
ut32_t
)0x0C000000)

	)

6907 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
ut32_t
)0x04000000)

	)

6908 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
ut32_t
)0x08000000)

	)

6910 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
ut32_t
)0x30000000)

	)

6911 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
ut32_t
)0x10000000)

	)

6912 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
ut32_t
)0x20000000)

	)

6914 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
ut32_t
)0xC0000000)

	)

6915 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
ut32_t
)0x40000000)

	)

6916 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
ut32_t
)0x80000000)

	)

6919 
	#GPIO_PUPDR_PUPDR0
 ((
ut32_t
)0x00000003)

	)

6920 
	#GPIO_PUPDR_PUPDR0_0
 ((
ut32_t
)0x00000001)

	)

6921 
	#GPIO_PUPDR_PUPDR0_1
 ((
ut32_t
)0x00000002)

	)

6923 
	#GPIO_PUPDR_PUPDR1
 ((
ut32_t
)0x0000000C)

	)

6924 
	#GPIO_PUPDR_PUPDR1_0
 ((
ut32_t
)0x00000004)

	)

6925 
	#GPIO_PUPDR_PUPDR1_1
 ((
ut32_t
)0x00000008)

	)

6927 
	#GPIO_PUPDR_PUPDR2
 ((
ut32_t
)0x00000030)

	)

6928 
	#GPIO_PUPDR_PUPDR2_0
 ((
ut32_t
)0x00000010)

	)

6929 
	#GPIO_PUPDR_PUPDR2_1
 ((
ut32_t
)0x00000020)

	)

6931 
	#GPIO_PUPDR_PUPDR3
 ((
ut32_t
)0x000000C0)

	)

6932 
	#GPIO_PUPDR_PUPDR3_0
 ((
ut32_t
)0x00000040)

	)

6933 
	#GPIO_PUPDR_PUPDR3_1
 ((
ut32_t
)0x00000080)

	)

6935 
	#GPIO_PUPDR_PUPDR4
 ((
ut32_t
)0x00000300)

	)

6936 
	#GPIO_PUPDR_PUPDR4_0
 ((
ut32_t
)0x00000100)

	)

6937 
	#GPIO_PUPDR_PUPDR4_1
 ((
ut32_t
)0x00000200)

	)

6939 
	#GPIO_PUPDR_PUPDR5
 ((
ut32_t
)0x00000C00)

	)

6940 
	#GPIO_PUPDR_PUPDR5_0
 ((
ut32_t
)0x00000400)

	)

6941 
	#GPIO_PUPDR_PUPDR5_1
 ((
ut32_t
)0x00000800)

	)

6943 
	#GPIO_PUPDR_PUPDR6
 ((
ut32_t
)0x00003000)

	)

6944 
	#GPIO_PUPDR_PUPDR6_0
 ((
ut32_t
)0x00001000)

	)

6945 
	#GPIO_PUPDR_PUPDR6_1
 ((
ut32_t
)0x00002000)

	)

6947 
	#GPIO_PUPDR_PUPDR7
 ((
ut32_t
)0x0000C000)

	)

6948 
	#GPIO_PUPDR_PUPDR7_0
 ((
ut32_t
)0x00004000)

	)

6949 
	#GPIO_PUPDR_PUPDR7_1
 ((
ut32_t
)0x00008000)

	)

6951 
	#GPIO_PUPDR_PUPDR8
 ((
ut32_t
)0x00030000)

	)

6952 
	#GPIO_PUPDR_PUPDR8_0
 ((
ut32_t
)0x00010000)

	)

6953 
	#GPIO_PUPDR_PUPDR8_1
 ((
ut32_t
)0x00020000)

	)

6955 
	#GPIO_PUPDR_PUPDR9
 ((
ut32_t
)0x000C0000)

	)

6956 
	#GPIO_PUPDR_PUPDR9_0
 ((
ut32_t
)0x00040000)

	)

6957 
	#GPIO_PUPDR_PUPDR9_1
 ((
ut32_t
)0x00080000)

	)

6959 
	#GPIO_PUPDR_PUPDR10
 ((
ut32_t
)0x00300000)

	)

6960 
	#GPIO_PUPDR_PUPDR10_0
 ((
ut32_t
)0x00100000)

	)

6961 
	#GPIO_PUPDR_PUPDR10_1
 ((
ut32_t
)0x00200000)

	)

6963 
	#GPIO_PUPDR_PUPDR11
 ((
ut32_t
)0x00C00000)

	)

6964 
	#GPIO_PUPDR_PUPDR11_0
 ((
ut32_t
)0x00400000)

	)

6965 
	#GPIO_PUPDR_PUPDR11_1
 ((
ut32_t
)0x00800000)

	)

6967 
	#GPIO_PUPDR_PUPDR12
 ((
ut32_t
)0x03000000)

	)

6968 
	#GPIO_PUPDR_PUPDR12_0
 ((
ut32_t
)0x01000000)

	)

6969 
	#GPIO_PUPDR_PUPDR12_1
 ((
ut32_t
)0x02000000)

	)

6971 
	#GPIO_PUPDR_PUPDR13
 ((
ut32_t
)0x0C000000)

	)

6972 
	#GPIO_PUPDR_PUPDR13_0
 ((
ut32_t
)0x04000000)

	)

6973 
	#GPIO_PUPDR_PUPDR13_1
 ((
ut32_t
)0x08000000)

	)

6975 
	#GPIO_PUPDR_PUPDR14
 ((
ut32_t
)0x30000000)

	)

6976 
	#GPIO_PUPDR_PUPDR14_0
 ((
ut32_t
)0x10000000)

	)

6977 
	#GPIO_PUPDR_PUPDR14_1
 ((
ut32_t
)0x20000000)

	)

6979 
	#GPIO_PUPDR_PUPDR15
 ((
ut32_t
)0xC0000000)

	)

6980 
	#GPIO_PUPDR_PUPDR15_0
 ((
ut32_t
)0x40000000)

	)

6981 
	#GPIO_PUPDR_PUPDR15_1
 ((
ut32_t
)0x80000000)

	)

6984 
	#GPIO_IDR_IDR_0
 ((
ut32_t
)0x00000001)

	)

6985 
	#GPIO_IDR_IDR_1
 ((
ut32_t
)0x00000002)

	)

6986 
	#GPIO_IDR_IDR_2
 ((
ut32_t
)0x00000004)

	)

6987 
	#GPIO_IDR_IDR_3
 ((
ut32_t
)0x00000008)

	)

6988 
	#GPIO_IDR_IDR_4
 ((
ut32_t
)0x00000010)

	)

6989 
	#GPIO_IDR_IDR_5
 ((
ut32_t
)0x00000020)

	)

6990 
	#GPIO_IDR_IDR_6
 ((
ut32_t
)0x00000040)

	)

6991 
	#GPIO_IDR_IDR_7
 ((
ut32_t
)0x00000080)

	)

6992 
	#GPIO_IDR_IDR_8
 ((
ut32_t
)0x00000100)

	)

6993 
	#GPIO_IDR_IDR_9
 ((
ut32_t
)0x00000200)

	)

6994 
	#GPIO_IDR_IDR_10
 ((
ut32_t
)0x00000400)

	)

6995 
	#GPIO_IDR_IDR_11
 ((
ut32_t
)0x00000800)

	)

6996 
	#GPIO_IDR_IDR_12
 ((
ut32_t
)0x00001000)

	)

6997 
	#GPIO_IDR_IDR_13
 ((
ut32_t
)0x00002000)

	)

6998 
	#GPIO_IDR_IDR_14
 ((
ut32_t
)0x00004000)

	)

6999 
	#GPIO_IDR_IDR_15
 ((
ut32_t
)0x00008000)

	)

7001 
	#GPIO_OTYPER_IDR_0
 
GPIO_IDR_IDR_0


	)

7002 
	#GPIO_OTYPER_IDR_1
 
GPIO_IDR_IDR_1


	)

7003 
	#GPIO_OTYPER_IDR_2
 
GPIO_IDR_IDR_2


	)

7004 
	#GPIO_OTYPER_IDR_3
 
GPIO_IDR_IDR_3


	)

7005 
	#GPIO_OTYPER_IDR_4
 
GPIO_IDR_IDR_4


	)

7006 
	#GPIO_OTYPER_IDR_5
 
GPIO_IDR_IDR_5


	)

7007 
	#GPIO_OTYPER_IDR_6
 
GPIO_IDR_IDR_6


	)

7008 
	#GPIO_OTYPER_IDR_7
 
GPIO_IDR_IDR_7


	)

7009 
	#GPIO_OTYPER_IDR_8
 
GPIO_IDR_IDR_8


	)

7010 
	#GPIO_OTYPER_IDR_9
 
GPIO_IDR_IDR_9


	)

7011 
	#GPIO_OTYPER_IDR_10
 
GPIO_IDR_IDR_10


	)

7012 
	#GPIO_OTYPER_IDR_11
 
GPIO_IDR_IDR_11


	)

7013 
	#GPIO_OTYPER_IDR_12
 
GPIO_IDR_IDR_12


	)

7014 
	#GPIO_OTYPER_IDR_13
 
GPIO_IDR_IDR_13


	)

7015 
	#GPIO_OTYPER_IDR_14
 
GPIO_IDR_IDR_14


	)

7016 
	#GPIO_OTYPER_IDR_15
 
GPIO_IDR_IDR_15


	)

7019 
	#GPIO_ODR_ODR_0
 ((
ut32_t
)0x00000001)

	)

7020 
	#GPIO_ODR_ODR_1
 ((
ut32_t
)0x00000002)

	)

7021 
	#GPIO_ODR_ODR_2
 ((
ut32_t
)0x00000004)

	)

7022 
	#GPIO_ODR_ODR_3
 ((
ut32_t
)0x00000008)

	)

7023 
	#GPIO_ODR_ODR_4
 ((
ut32_t
)0x00000010)

	)

7024 
	#GPIO_ODR_ODR_5
 ((
ut32_t
)0x00000020)

	)

7025 
	#GPIO_ODR_ODR_6
 ((
ut32_t
)0x00000040)

	)

7026 
	#GPIO_ODR_ODR_7
 ((
ut32_t
)0x00000080)

	)

7027 
	#GPIO_ODR_ODR_8
 ((
ut32_t
)0x00000100)

	)

7028 
	#GPIO_ODR_ODR_9
 ((
ut32_t
)0x00000200)

	)

7029 
	#GPIO_ODR_ODR_10
 ((
ut32_t
)0x00000400)

	)

7030 
	#GPIO_ODR_ODR_11
 ((
ut32_t
)0x00000800)

	)

7031 
	#GPIO_ODR_ODR_12
 ((
ut32_t
)0x00001000)

	)

7032 
	#GPIO_ODR_ODR_13
 ((
ut32_t
)0x00002000)

	)

7033 
	#GPIO_ODR_ODR_14
 ((
ut32_t
)0x00004000)

	)

7034 
	#GPIO_ODR_ODR_15
 ((
ut32_t
)0x00008000)

	)

7036 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

7037 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

7038 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

7039 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

7040 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

7041 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

7042 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

7043 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

7044 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

7045 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

7046 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

7047 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

7048 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

7049 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

7050 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

7051 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

7054 
	#GPIO_BSRR_BS_0
 ((
ut32_t
)0x00000001)

	)

7055 
	#GPIO_BSRR_BS_1
 ((
ut32_t
)0x00000002)

	)

7056 
	#GPIO_BSRR_BS_2
 ((
ut32_t
)0x00000004)

	)

7057 
	#GPIO_BSRR_BS_3
 ((
ut32_t
)0x00000008)

	)

7058 
	#GPIO_BSRR_BS_4
 ((
ut32_t
)0x00000010)

	)

7059 
	#GPIO_BSRR_BS_5
 ((
ut32_t
)0x00000020)

	)

7060 
	#GPIO_BSRR_BS_6
 ((
ut32_t
)0x00000040)

	)

7061 
	#GPIO_BSRR_BS_7
 ((
ut32_t
)0x00000080)

	)

7062 
	#GPIO_BSRR_BS_8
 ((
ut32_t
)0x00000100)

	)

7063 
	#GPIO_BSRR_BS_9
 ((
ut32_t
)0x00000200)

	)

7064 
	#GPIO_BSRR_BS_10
 ((
ut32_t
)0x00000400)

	)

7065 
	#GPIO_BSRR_BS_11
 ((
ut32_t
)0x00000800)

	)

7066 
	#GPIO_BSRR_BS_12
 ((
ut32_t
)0x00001000)

	)

7067 
	#GPIO_BSRR_BS_13
 ((
ut32_t
)0x00002000)

	)

7068 
	#GPIO_BSRR_BS_14
 ((
ut32_t
)0x00004000)

	)

7069 
	#GPIO_BSRR_BS_15
 ((
ut32_t
)0x00008000)

	)

7070 
	#GPIO_BSRR_BR_0
 ((
ut32_t
)0x00010000)

	)

7071 
	#GPIO_BSRR_BR_1
 ((
ut32_t
)0x00020000)

	)

7072 
	#GPIO_BSRR_BR_2
 ((
ut32_t
)0x00040000)

	)

7073 
	#GPIO_BSRR_BR_3
 ((
ut32_t
)0x00080000)

	)

7074 
	#GPIO_BSRR_BR_4
 ((
ut32_t
)0x00100000)

	)

7075 
	#GPIO_BSRR_BR_5
 ((
ut32_t
)0x00200000)

	)

7076 
	#GPIO_BSRR_BR_6
 ((
ut32_t
)0x00400000)

	)

7077 
	#GPIO_BSRR_BR_7
 ((
ut32_t
)0x00800000)

	)

7078 
	#GPIO_BSRR_BR_8
 ((
ut32_t
)0x01000000)

	)

7079 
	#GPIO_BSRR_BR_9
 ((
ut32_t
)0x02000000)

	)

7080 
	#GPIO_BSRR_BR_10
 ((
ut32_t
)0x04000000)

	)

7081 
	#GPIO_BSRR_BR_11
 ((
ut32_t
)0x08000000)

	)

7082 
	#GPIO_BSRR_BR_12
 ((
ut32_t
)0x10000000)

	)

7083 
	#GPIO_BSRR_BR_13
 ((
ut32_t
)0x20000000)

	)

7084 
	#GPIO_BSRR_BR_14
 ((
ut32_t
)0x40000000)

	)

7085 
	#GPIO_BSRR_BR_15
 ((
ut32_t
)0x80000000)

	)

7093 
	#HASH_CR_INIT
 ((
ut32_t
)0x00000004)

	)

7094 
	#HASH_CR_DMAE
 ((
ut32_t
)0x00000008)

	)

7095 
	#HASH_CR_DATATYPE
 ((
ut32_t
)0x00000030)

	)

7096 
	#HASH_CR_DATATYPE_0
 ((
ut32_t
)0x00000010)

	)

7097 
	#HASH_CR_DATATYPE_1
 ((
ut32_t
)0x00000020)

	)

7098 
	#HASH_CR_MODE
 ((
ut32_t
)0x00000040)

	)

7099 
	#HASH_CR_ALGO
 ((
ut32_t
)0x00040080)

	)

7100 
	#HASH_CR_ALGO_0
 ((
ut32_t
)0x00000080)

	)

7101 
	#HASH_CR_ALGO_1
 ((
ut32_t
)0x00040000)

	)

7102 
	#HASH_CR_NBW
 ((
ut32_t
)0x00000F00)

	)

7103 
	#HASH_CR_NBW_0
 ((
ut32_t
)0x00000100)

	)

7104 
	#HASH_CR_NBW_1
 ((
ut32_t
)0x00000200)

	)

7105 
	#HASH_CR_NBW_2
 ((
ut32_t
)0x00000400)

	)

7106 
	#HASH_CR_NBW_3
 ((
ut32_t
)0x00000800)

	)

7107 
	#HASH_CR_DINNE
 ((
ut32_t
)0x00001000)

	)

7108 
	#HASH_CR_MDMAT
 ((
ut32_t
)0x00002000)

	)

7109 
	#HASH_CR_LKEY
 ((
ut32_t
)0x00010000)

	)

7112 
	#HASH_STR_NBW
 ((
ut32_t
)0x0000001F)

	)

7113 
	#HASH_STR_NBW_0
 ((
ut32_t
)0x00000001)

	)

7114 
	#HASH_STR_NBW_1
 ((
ut32_t
)0x00000002)

	)

7115 
	#HASH_STR_NBW_2
 ((
ut32_t
)0x00000004)

	)

7116 
	#HASH_STR_NBW_3
 ((
ut32_t
)0x00000008)

	)

7117 
	#HASH_STR_NBW_4
 ((
ut32_t
)0x00000010)

	)

7118 
	#HASH_STR_DCAL
 ((
ut32_t
)0x00000100)

	)

7121 
	#HASH_IMR_DINIM
 ((
ut32_t
)0x00000001)

	)

7122 
	#HASH_IMR_DCIM
 ((
ut32_t
)0x00000002)

	)

7125 
	#HASH_SR_DINIS
 ((
ut32_t
)0x00000001)

	)

7126 
	#HASH_SR_DCIS
 ((
ut32_t
)0x00000002)

	)

7127 
	#HASH_SR_DMAS
 ((
ut32_t
)0x00000004)

	)

7128 
	#HASH_SR_BUSY
 ((
ut32_t
)0x00000008)

	)

7136 
	#I2C_CR1_PE
 ((
ut16_t
)0x0001

	)

7137 
	#I2C_CR1_SMBUS
 ((
ut16_t
)0x0002

	)

7138 
	#I2C_CR1_SMBTYPE
 ((
ut16_t
)0x0008

	)

7139 
	#I2C_CR1_ENARP
 ((
ut16_t
)0x0010

	)

7140 
	#I2C_CR1_ENPEC
 ((
ut16_t
)0x0020

	)

7141 
	#I2C_CR1_ENGC
 ((
ut16_t
)0x0040

	)

7142 
	#I2C_CR1_NOSTRETCH
 ((
ut16_t
)0x0080

	)

7143 
	#I2C_CR1_START
 ((
ut16_t
)0x0100

	)

7144 
	#I2C_CR1_STOP
 ((
ut16_t
)0x0200

	)

7145 
	#I2C_CR1_ACK
 ((
ut16_t
)0x0400

	)

7146 
	#I2C_CR1_POS
 ((
ut16_t
)0x0800

	)

7147 
	#I2C_CR1_PEC
 ((
ut16_t
)0x1000

	)

7148 
	#I2C_CR1_ALERT
 ((
ut16_t
)0x2000

	)

7149 
	#I2C_CR1_SWRST
 ((
ut16_t
)0x8000

	)

7152 
	#I2C_CR2_FREQ
 ((
ut16_t
)0x003F

	)

7153 
	#I2C_CR2_FREQ_0
 ((
ut16_t
)0x0001

	)

7154 
	#I2C_CR2_FREQ_1
 ((
ut16_t
)0x0002

	)

7155 
	#I2C_CR2_FREQ_2
 ((
ut16_t
)0x0004

	)

7156 
	#I2C_CR2_FREQ_3
 ((
ut16_t
)0x0008

	)

7157 
	#I2C_CR2_FREQ_4
 ((
ut16_t
)0x0010

	)

7158 
	#I2C_CR2_FREQ_5
 ((
ut16_t
)0x0020

	)

7160 
	#I2C_CR2_ITERREN
 ((
ut16_t
)0x0100

	)

7161 
	#I2C_CR2_ITEVTEN
 ((
ut16_t
)0x0200

	)

7162 
	#I2C_CR2_ITBUFEN
 ((
ut16_t
)0x0400

	)

7163 
	#I2C_CR2_DMAEN
 ((
ut16_t
)0x0800

	)

7164 
	#I2C_CR2_LAST
 ((
ut16_t
)0x1000

	)

7167 
	#I2C_OAR1_ADD1_7
 ((
ut16_t
)0x00FE

	)

7168 
	#I2C_OAR1_ADD8_9
 ((
ut16_t
)0x0300

	)

7170 
	#I2C_OAR1_ADD0
 ((
ut16_t
)0x0001

	)

7171 
	#I2C_OAR1_ADD1
 ((
ut16_t
)0x0002

	)

7172 
	#I2C_OAR1_ADD2
 ((
ut16_t
)0x0004

	)

7173 
	#I2C_OAR1_ADD3
 ((
ut16_t
)0x0008

	)

7174 
	#I2C_OAR1_ADD4
 ((
ut16_t
)0x0010

	)

7175 
	#I2C_OAR1_ADD5
 ((
ut16_t
)0x0020

	)

7176 
	#I2C_OAR1_ADD6
 ((
ut16_t
)0x0040

	)

7177 
	#I2C_OAR1_ADD7
 ((
ut16_t
)0x0080

	)

7178 
	#I2C_OAR1_ADD8
 ((
ut16_t
)0x0100

	)

7179 
	#I2C_OAR1_ADD9
 ((
ut16_t
)0x0200

	)

7181 
	#I2C_OAR1_ADDMODE
 ((
ut16_t
)0x8000

	)

7184 
	#I2C_OAR2_ENDUAL
 ((
ut8_t
)0x01

	)

7185 
	#I2C_OAR2_ADD2
 ((
ut8_t
)0xFE

	)

7188 
	#I2C_DR_DR
 ((
ut8_t
)0xFF

	)

7191 
	#I2C_SR1_SB
 ((
ut16_t
)0x0001

	)

7192 
	#I2C_SR1_ADDR
 ((
ut16_t
)0x0002

	)

7193 
	#I2C_SR1_BTF
 ((
ut16_t
)0x0004

	)

7194 
	#I2C_SR1_ADD10
 ((
ut16_t
)0x0008

	)

7195 
	#I2C_SR1_STOPF
 ((
ut16_t
)0x0010

	)

7196 
	#I2C_SR1_RXNE
 ((
ut16_t
)0x0040

	)

7197 
	#I2C_SR1_TXE
 ((
ut16_t
)0x0080

	)

7198 
	#I2C_SR1_BERR
 ((
ut16_t
)0x0100

	)

7199 
	#I2C_SR1_ARLO
 ((
ut16_t
)0x0200

	)

7200 
	#I2C_SR1_AF
 ((
ut16_t
)0x0400

	)

7201 
	#I2C_SR1_OVR
 ((
ut16_t
)0x0800

	)

7202 
	#I2C_SR1_PECERR
 ((
ut16_t
)0x1000

	)

7203 
	#I2C_SR1_TIMEOUT
 ((
ut16_t
)0x4000

	)

7204 
	#I2C_SR1_SMBALERT
 ((
ut16_t
)0x8000

	)

7207 
	#I2C_SR2_MSL
 ((
ut16_t
)0x0001

	)

7208 
	#I2C_SR2_BUSY
 ((
ut16_t
)0x0002

	)

7209 
	#I2C_SR2_TRA
 ((
ut16_t
)0x0004

	)

7210 
	#I2C_SR2_GENCALL
 ((
ut16_t
)0x0010

	)

7211 
	#I2C_SR2_SMBDEFAULT
 ((
ut16_t
)0x0020

	)

7212 
	#I2C_SR2_SMBHOST
 ((
ut16_t
)0x0040

	)

7213 
	#I2C_SR2_DUALF
 ((
ut16_t
)0x0080

	)

7214 
	#I2C_SR2_PEC
 ((
ut16_t
)0xFF00

	)

7217 
	#I2C_CCR_CCR
 ((
ut16_t
)0x0FFF

	)

7218 
	#I2C_CCR_DUTY
 ((
ut16_t
)0x4000

	)

7219 
	#I2C_CCR_FS
 ((
ut16_t
)0x8000

	)

7222 
	#I2C_TRISE_TRISE
 ((
ut8_t
)0x3F

	)

7225 
	#I2C_FLTR_DNF
 ((
ut8_t
)0x0F

	)

7226 
	#I2C_FLTR_ANOFF
 ((
ut8_t
)0x10

	)

7228 #i
	`defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F446xx
)

7235 
	#FMPI2C_CR1_PE
 ((
ut32_t
)0x00000001

	)

7236 
	#FMPI2C_CR1_TXIE
 ((
ut32_t
)0x00000002

	)

7237 
	#FMPI2C_CR1_RXIE
 ((
ut32_t
)0x00000004

	)

7238 
	#FMPI2C_CR1_ADDRIE
 ((
ut32_t
)0x00000008

	)

7239 
	#FMPI2C_CR1_NACKIE
 ((
ut32_t
)0x00000010

	)

7240 
	#FMPI2C_CR1_STOPIE
 ((
ut32_t
)0x00000020

	)

7241 
	#FMPI2C_CR1_TCIE
 ((
ut32_t
)0x00000040

	)

7242 
	#FMPI2C_CR1_ERRIE
 ((
ut32_t
)0x00000080

	)

7243 
	#FMPI2C_CR1_DFN
 ((
ut32_t
)0x00000F00

	)

7244 
	#FMPI2C_CR1_ANFOFF
 ((
ut32_t
)0x00001000

	)

7245 
	#FMPI2C_CR1_TXDMAEN
 ((
ut32_t
)0x00004000

	)

7246 
	#FMPI2C_CR1_RXDMAEN
 ((
ut32_t
)0x00008000

	)

7247 
	#FMPI2C_CR1_SBC
 ((
ut32_t
)0x00010000

	)

7248 
	#FMPI2C_CR1_NOSTRETCH
 ((
ut32_t
)0x00020000

	)

7249 
	#FMPI2C_CR1_GCEN
 ((
ut32_t
)0x00080000

	)

7250 
	#FMPI2C_CR1_SMBHEN
 ((
ut32_t
)0x00100000

	)

7251 
	#FMPI2C_CR1_SMBDEN
 ((
ut32_t
)0x00200000

	)

7252 
	#FMPI2C_CR1_ALERTEN
 ((
ut32_t
)0x00400000

	)

7253 
	#FMPI2C_CR1_PECEN
 ((
ut32_t
)0x00800000

	)

7256 
	#FMPI2C_CR2_SADD
 ((
ut32_t
)0x000003FF

	)

7257 
	#FMPI2C_CR2_RD_WRN
 ((
ut32_t
)0x00000400

	)

7258 
	#FMPI2C_CR2_ADD10
 ((
ut32_t
)0x00000800

	)

7259 
	#FMPI2C_CR2_HEAD10R
 ((
ut32_t
)0x00001000

	)

7260 
	#FMPI2C_CR2_START
 ((
ut32_t
)0x00002000

	)

7261 
	#FMPI2C_CR2_STOP
 ((
ut32_t
)0x00004000

	)

7262 
	#FMPI2C_CR2_NACK
 ((
ut32_t
)0x00008000

	)

7263 
	#FMPI2C_CR2_NBYTES
 ((
ut32_t
)0x00FF0000

	)

7264 
	#FMPI2C_CR2_RELOAD
 ((
ut32_t
)0x01000000

	)

7265 
	#FMPI2C_CR2_AUTOEND
 ((
ut32_t
)0x02000000

	)

7266 
	#FMPI2C_CR2_PECBYTE
 ((
ut32_t
)0x04000000

	)

7269 
	#FMPI2C_OAR1_OA1
 ((
ut32_t
)0x000003FF

	)

7270 
	#FMPI2C_OAR1_OA1MODE
 ((
ut32_t
)0x00000400

	)

7271 
	#FMPI2C_OAR1_OA1EN
 ((
ut32_t
)0x00008000

	)

7274 
	#FMPI2C_OAR2_OA2
 ((
ut32_t
)0x000000FE

	)

7275 
	#FMPI2C_OAR2_OA2MSK
 ((
ut32_t
)0x00000700

	)

7276 
	#FMPI2C_OAR2_OA2EN
 ((
ut32_t
)0x00008000

	)

7279 
	#FMPI2C_TIMINGR_SCLL
 ((
ut32_t
)0x000000FF

	)

7280 
	#FMPI2C_TIMINGR_SCLH
 ((
ut32_t
)0x0000FF00

	)

7281 
	#FMPI2C_TIMINGR_SDADEL
 ((
ut32_t
)0x000F0000

	)

7282 
	#FMPI2C_TIMINGR_SCLDEL
 ((
ut32_t
)0x00F00000

	)

7283 
	#FMPI2C_TIMINGR_PRESC
 ((
ut32_t
)0xF0000000

	)

7286 
	#FMPI2C_TIMEOUTR_TIMEOUTA
 ((
ut32_t
)0x00000FFF

	)

7287 
	#FMPI2C_TIMEOUTR_TIDLE
 ((
ut32_t
)0x00001000

	)

7288 
	#FMPI2C_TIMEOUTR_TIMOUTEN
 ((
ut32_t
)0x00008000

	)

7289 
	#FMPI2C_TIMEOUTR_TIMEOUTB
 ((
ut32_t
)0x0FFF0000

	)

7290 
	#FMPI2C_TIMEOUTR_TEXTEN
 ((
ut32_t
)0x80000000

	)

7293 
	#FMPI2C_ISR_TXE
 ((
ut32_t
)0x00000001

	)

7294 
	#FMPI2C_ISR_TXIS
 ((
ut32_t
)0x00000002

	)

7295 
	#FMPI2C_ISR_RXNE
 ((
ut32_t
)0x00000004

	)

7296 
	#FMPI2C_ISR_ADDR
 ((
ut32_t
)0x00000008

	)

7297 
	#FMPI2C_ISR_NACKF
 ((
ut32_t
)0x00000010

	)

7298 
	#FMPI2C_ISR_STOPF
 ((
ut32_t
)0x00000020

	)

7299 
	#FMPI2C_ISR_TC
 ((
ut32_t
)0x00000040

	)

7300 
	#FMPI2C_ISR_TCR
 ((
ut32_t
)0x00000080

	)

7301 
	#FMPI2C_ISR_BERR
 ((
ut32_t
)0x00000100

	)

7302 
	#FMPI2C_ISR_ARLO
 ((
ut32_t
)0x00000200

	)

7303 
	#FMPI2C_ISR_OVR
 ((
ut32_t
)0x00000400

	)

7304 
	#FMPI2C_ISR_PECERR
 ((
ut32_t
)0x00000800

	)

7305 
	#FMPI2C_ISR_TIMEOUT
 ((
ut32_t
)0x00001000

	)

7306 
	#FMPI2C_ISR_ALERT
 ((
ut32_t
)0x00002000

	)

7307 
	#FMPI2C_ISR_BUSY
 ((
ut32_t
)0x00008000

	)

7308 
	#FMPI2C_ISR_DIR
 ((
ut32_t
)0x00010000

	)

7309 
	#FMPI2C_ISR_ADDCODE
 ((
ut32_t
)0x00FE0000

	)

7312 
	#FMPI2C_ICR_ADDRCF
 ((
ut32_t
)0x00000008

	)

7313 
	#FMPI2C_ICR_NACKCF
 ((
ut32_t
)0x00000010

	)

7314 
	#FMPI2C_ICR_STOPCF
 ((
ut32_t
)0x00000020

	)

7315 
	#FMPI2C_ICR_BERRCF
 ((
ut32_t
)0x00000100

	)

7316 
	#FMPI2C_ICR_ARLOCF
 ((
ut32_t
)0x00000200

	)

7317 
	#FMPI2C_ICR_OVRCF
 ((
ut32_t
)0x00000400

	)

7318 
	#FMPI2C_ICR_PECCF
 ((
ut32_t
)0x00000800

	)

7319 
	#FMPI2C_ICR_TIMOUTCF
 ((
ut32_t
)0x00001000

	)

7320 
	#FMPI2C_ICR_ALERTCF
 ((
ut32_t
)0x00002000

	)

7323 
	#FMPI2C_PECR_PEC
 ((
ut32_t
)0x000000FF

	)

7326 
	#FMPI2C_RXDR_RXDATA
 ((
ut32_t
)0x000000FF

	)

7329 
	#FMPI2C_TXDR_TXDATA
 ((
ut32_t
)0x000000FF

	)

7337 
	#IWDG_KR_KEY
 ((
ut16_t
)0xFFFF

	)

7340 
	#IWDG_PR_PR
 ((
ut8_t
)0x07

	)

7341 
	#IWDG_PR_PR_0
 ((
ut8_t
)0x01

	)

7342 
	#IWDG_PR_PR_1
 ((
ut8_t
)0x02

	)

7343 
	#IWDG_PR_PR_2
 ((
ut8_t
)0x04

	)

7346 
	#IWDG_RLR_RL
 ((
ut16_t
)0x0FFF

	)

7349 
	#IWDG_SR_PVU
 ((
ut8_t
)0x01

	)

7350 
	#IWDG_SR_RVU
 ((
ut8_t
)0x02

	)

7360 
	#LTDC_SSCR_VSH
 ((
ut32_t
)0x000007FF

	)

7361 
	#LTDC_SSCR_HSW
 ((
ut32_t
)0x0FFF0000

	)

7365 
	#LTDC_BPCR_AVBP
 ((
ut32_t
)0x000007FF

	)

7366 
	#LTDC_BPCR_AHBP
 ((
ut32_t
)0x0FFF0000

	)

7370 
	#LTDC_AWCR_AAH
 ((
ut32_t
)0x000007FF

	)

7371 
	#LTDC_AWCR_AAW
 ((
ut32_t
)0x0FFF0000

	)

7375 
	#LTDC_TWCR_TOTALH
 ((
ut32_t
)0x000007FF

	)

7376 
	#LTDC_TWCR_TOTALW
 ((
ut32_t
)0x0FFF0000

	)

7380 
	#LTDC_GCR_LTDCEN
 ((
ut32_t
)0x00000001

	)

7381 
	#LTDC_GCR_DBW
 ((
ut32_t
)0x00000070

	)

7382 
	#LTDC_GCR_DGW
 ((
ut32_t
)0x00000700

	)

7383 
	#LTDC_GCR_DRW
 ((
ut32_t
)0x00007000

	)

7384 
	#LTDC_GCR_DEN
 ((
ut32_t
)0x00010000

	)

7385 
	#LTDC_GCR_PCPOL
 ((
ut32_t
)0x10000000

	)

7386 
	#LTDC_GCR_DEPOL
 ((
ut32_t
)0x20000000

	)

7387 
	#LTDC_GCR_VSPOL
 ((
ut32_t
)0x40000000

	)

7388 
	#LTDC_GCR_HSPOL
 ((
ut32_t
)0x80000000

	)

7391 
	#LTDC_GCR_DTEN
 
LTDC_GCR_DEN


	)

7395 
	#LTDC_SRCR_IMR
 ((
ut32_t
)0x00000001

	)

7396 
	#LTDC_SRCR_VBR
 ((
ut32_t
)0x00000002

	)

7400 
	#LTDC_BCCR_BCBLUE
 ((
ut32_t
)0x000000FF

	)

7401 
	#LTDC_BCCR_BCGREEN
 ((
ut32_t
)0x0000FF00

	)

7402 
	#LTDC_BCCR_BCRED
 ((
ut32_t
)0x00FF0000

	)

7406 
	#LTDC_IER_LIE
 ((
ut32_t
)0x00000001

	)

7407 
	#LTDC_IER_FUIE
 ((
ut32_t
)0x00000002

	)

7408 
	#LTDC_IER_TERRIE
 ((
ut32_t
)0x00000004

	)

7409 
	#LTDC_IER_RRIE
 ((
ut32_t
)0x00000008

	)

7413 
	#LTDC_ISR_LIF
 ((
ut32_t
)0x00000001

	)

7414 
	#LTDC_ISR_FUIF
 ((
ut32_t
)0x00000002

	)

7415 
	#LTDC_ISR_TERRIF
 ((
ut32_t
)0x00000004

	)

7416 
	#LTDC_ISR_RRIF
 ((
ut32_t
)0x00000008

	)

7420 
	#LTDC_ICR_CLIF
 ((
ut32_t
)0x00000001

	)

7421 
	#LTDC_ICR_CFUIF
 ((
ut32_t
)0x00000002

	)

7422 
	#LTDC_ICR_CTERRIF
 ((
ut32_t
)0x00000004

	)

7423 
	#LTDC_ICR_CRRIF
 ((
ut32_t
)0x00000008

	)

7427 
	#LTDC_LIPCR_LIPOS
 ((
ut32_t
)0x000007FF

	)

7431 
	#LTDC_CPSR_CYPOS
 ((
ut32_t
)0x0000FFFF

	)

7432 
	#LTDC_CPSR_CXPOS
 ((
ut32_t
)0xFFFF0000

	)

7436 
	#LTDC_CDSR_VDES
 ((
ut32_t
)0x00000001

	)

7437 
	#LTDC_CDSR_HDES
 ((
ut32_t
)0x00000002

	)

7438 
	#LTDC_CDSR_VSYNCS
 ((
ut32_t
)0x00000004

	)

7439 
	#LTDC_CDSR_HSYNCS
 ((
ut32_t
)0x00000008

	)

7443 
	#LTDC_LxCR_LEN
 ((
ut32_t
)0x00000001

	)

7444 
	#LTDC_LxCR_COLKEN
 ((
ut32_t
)0x00000002

	)

7445 
	#LTDC_LxCR_CLUTEN
 ((
ut32_t
)0x00000010

	)

7449 
	#LTDC_LxWHPCR_WHSTPOS
 ((
ut32_t
)0x00000FFF

	)

7450 
	#LTDC_LxWHPCR_WHSPPOS
 ((
ut32_t
)0xFFFF0000

	)

7454 
	#LTDC_LxWVPCR_WVSTPOS
 ((
ut32_t
)0x00000FFF

	)

7455 
	#LTDC_LxWVPCR_WVSPPOS
 ((
ut32_t
)0xFFFF0000

	)

7459 
	#LTDC_LxCKCR_CKBLUE
 ((
ut32_t
)0x000000FF

	)

7460 
	#LTDC_LxCKCR_CKGREEN
 ((
ut32_t
)0x0000FF00

	)

7461 
	#LTDC_LxCKCR_CKRED
 ((
ut32_t
)0x00FF0000

	)

7465 
	#LTDC_LxPFCR_PF
 ((
ut32_t
)0x00000007

	)

7469 
	#LTDC_LxCACR_CONSTA
 ((
ut32_t
)0x000000FF

	)

7473 
	#LTDC_LxDCCR_DCBLUE
 ((
ut32_t
)0x000000FF

	)

7474 
	#LTDC_LxDCCR_DCGREEN
 ((
ut32_t
)0x0000FF00

	)

7475 
	#LTDC_LxDCCR_DCRED
 ((
ut32_t
)0x00FF0000

	)

7476 
	#LTDC_LxDCCR_DCALPHA
 ((
ut32_t
)0xFF000000

	)

7480 
	#LTDC_LxBFCR_BF2
 ((
ut32_t
)0x00000007

	)

7481 
	#LTDC_LxBFCR_BF1
 ((
ut32_t
)0x00000700

	)

7485 
	#LTDC_LxCFBAR_CFBADD
 ((
ut32_t
)0xFFFFFFFF

	)

7489 
	#LTDC_LxCFBLR_CFBLL
 ((
ut32_t
)0x00001FFF

	)

7490 
	#LTDC_LxCFBLR_CFBP
 ((
ut32_t
)0x1FFF0000

	)

7494 
	#LTDC_LxCFBLNR_CFBLNBR
 ((
ut32_t
)0x000007FF

	)

7498 
	#LTDC_LxCLUTWR_BLUE
 ((
ut32_t
)0x000000FF

	)

7499 
	#LTDC_LxCLUTWR_GREEN
 ((
ut32_t
)0x0000FF00

	)

7500 
	#LTDC_LxCLUTWR_RED
 ((
ut32_t
)0x00FF0000

	)

7501 
	#LTDC_LxCLUTWR_CLUTADD
 ((
ut32_t
)0xFF000000

	)

7503 #i
	`defed
(
STM32F469_479xx
)

7510 
	#DSI_VR
 ((
ut32_t
)0x3133302A

	)

7513 
	#DSI_CR_EN
 ((
ut32_t
)0x00000001

	)

7516 
	#DSI_CCR_TXECKDIV
 ((
ut32_t
)0x000000FF

	)

7517 
	#DSI_CCR_TXECKDIV0
 ((
ut32_t
)0x00000001)

	)

7518 
	#DSI_CCR_TXECKDIV1
 ((
ut32_t
)0x00000002)

	)

7519 
	#DSI_CCR_TXECKDIV2
 ((
ut32_t
)0x00000004)

	)

7520 
	#DSI_CCR_TXECKDIV3
 ((
ut32_t
)0x00000008)

	)

7521 
	#DSI_CCR_TXECKDIV4
 ((
ut32_t
)0x00000010)

	)

7522 
	#DSI_CCR_TXECKDIV5
 ((
ut32_t
)0x00000020)

	)

7523 
	#DSI_CCR_TXECKDIV6
 ((
ut32_t
)0x00000040)

	)

7524 
	#DSI_CCR_TXECKDIV7
 ((
ut32_t
)0x00000080)

	)

7526 
	#DSI_CCR_TOCKDIV
 ((
ut32_t
)0x0000FF00

	)

7527 
	#DSI_CCR_TOCKDIV0
 ((
ut32_t
)0x00000100)

	)

7528 
	#DSI_CCR_TOCKDIV1
 ((
ut32_t
)0x00000200)

	)

7529 
	#DSI_CCR_TOCKDIV2
 ((
ut32_t
)0x00000400)

	)

7530 
	#DSI_CCR_TOCKDIV3
 ((
ut32_t
)0x00000800)

	)

7531 
	#DSI_CCR_TOCKDIV4
 ((
ut32_t
)0x00001000)

	)

7532 
	#DSI_CCR_TOCKDIV5
 ((
ut32_t
)0x00002000)

	)

7533 
	#DSI_CCR_TOCKDIV6
 ((
ut32_t
)0x00004000)

	)

7534 
	#DSI_CCR_TOCKDIV7
 ((
ut32_t
)0x00008000)

	)

7537 
	#DSI_LVCIDR_VCID
 ((
ut32_t
)0x00000003

	)

7538 
	#DSI_LVCIDR_VCID0
 ((
ut32_t
)0x00000001)

	)

7539 
	#DSI_LVCIDR_VCID1
 ((
ut32_t
)0x00000002)

	)

7542 
	#DSI_LCOLCR_COLC
 ((
ut32_t
)0x0000000F

	)

7543 
	#DSI_LCOLCR_COLC0
 ((
ut32_t
)0x00000001)

	)

7544 
	#DSI_LCOLCR_COLC1
 ((
ut32_t
)0x00000020)

	)

7545 
	#DSI_LCOLCR_COLC2
 ((
ut32_t
)0x00000040)

	)

7546 
	#DSI_LCOLCR_COLC3
 ((
ut32_t
)0x00000080)

	)

7548 
	#DSI_LCOLCR_LPE
 ((
ut32_t
)0x00000100

	)

7551 
	#DSI_LPCR_DEP
 ((
ut32_t
)0x00000001

	)

7552 
	#DSI_LPCR_VSP
 ((
ut32_t
)0x00000002

	)

7553 
	#DSI_LPCR_HSP
 ((
ut32_t
)0x00000004

	)

7556 
	#DSI_LPMCR_VLPSIZE
 ((
ut32_t
)0x000000FF

	)

7557 
	#DSI_LPMCR_VLPSIZE0
 ((
ut32_t
)0x00000001)

	)

7558 
	#DSI_LPMCR_VLPSIZE1
 ((
ut32_t
)0x00000002)

	)

7559 
	#DSI_LPMCR_VLPSIZE2
 ((
ut32_t
)0x00000004)

	)

7560 
	#DSI_LPMCR_VLPSIZE3
 ((
ut32_t
)0x00000008)

	)

7561 
	#DSI_LPMCR_VLPSIZE4
 ((
ut32_t
)0x00000010)

	)

7562 
	#DSI_LPMCR_VLPSIZE5
 ((
ut32_t
)0x00000020)

	)

7563 
	#DSI_LPMCR_VLPSIZE6
 ((
ut32_t
)0x00000040)

	)

7564 
	#DSI_LPMCR_VLPSIZE7
 ((
ut32_t
)0x00000080)

	)

7566 
	#DSI_LPMCR_LPSIZE
 ((
ut32_t
)0x00FF0000

	)

7567 
	#DSI_LPMCR_LPSIZE0
 ((
ut32_t
)0x00010000)

	)

7568 
	#DSI_LPMCR_LPSIZE1
 ((
ut32_t
)0x00020000)

	)

7569 
	#DSI_LPMCR_LPSIZE2
 ((
ut32_t
)0x00040000)

	)

7570 
	#DSI_LPMCR_LPSIZE3
 ((
ut32_t
)0x00080000)

	)

7571 
	#DSI_LPMCR_LPSIZE4
 ((
ut32_t
)0x00100000)

	)

7572 
	#DSI_LPMCR_LPSIZE5
 ((
ut32_t
)0x00200000)

	)

7573 
	#DSI_LPMCR_LPSIZE6
 ((
ut32_t
)0x00400000)

	)

7574 
	#DSI_LPMCR_LPSIZE7
 ((
ut32_t
)0x00800000)

	)

7577 
	#DSI_PCR_ETTXE
 ((
ut32_t
)0x00000001

	)

7578 
	#DSI_PCR_ETRXE
 ((
ut32_t
)0x00000002

	)

7579 
	#DSI_PCR_BTAE
 ((
ut32_t
)0x00000004

	)

7580 
	#DSI_PCR_ECCRXE
 ((
ut32_t
)0x00000008

	)

7581 
	#DSI_PCR_CRCRXE
 ((
ut32_t
)0x00000010

	)

7584 
	#DSI_GVCIDR_VCID
 ((
ut32_t
)0x00000003

	)

7585 
	#DSI_GVCIDR_VCID0
 ((
ut32_t
)0x00000001)

	)

7586 
	#DSI_GVCIDR_VCID1
 ((
ut32_t
)0x00000002)

	)

7589 
	#DSI_MCR_CMDM
 ((
ut32_t
)0x00000001

	)

7592 
	#DSI_VMCR_VMT
 ((
ut32_t
)0x00000003

	)

7593 
	#DSI_VMCR_VMT0
 ((
ut32_t
)0x00000001)

	)

7594 
	#DSI_VMCR_VMT1
 ((
ut32_t
)0x00000002)

	)

7596 
	#DSI_VMCR_LPVSAE
 ((
ut32_t
)0x00000100

	)

7597 
	#DSI_VMCR_LPVBPE
 ((
ut32_t
)0x00000200

	)

7598 
	#DSI_VMCR_LPVFPE
 ((
ut32_t
)0x00000400

	)

7599 
	#DSI_VMCR_LPVAE
 ((
ut32_t
)0x00000800

	)

7600 
	#DSI_VMCR_LPHBPE
 ((
ut32_t
)0x00001000

	)

7601 
	#DSI_VMCR_LPHFPE
 ((
ut32_t
)0x00002000

	)

7602 
	#DSI_VMCR_FBTAAE
 ((
ut32_t
)0x00004000

	)

7603 
	#DSI_VMCR_LPCE
 ((
ut32_t
)0x00008000

	)

7604 
	#DSI_VMCR_PGE
 ((
ut32_t
)0x00010000

	)

7605 
	#DSI_VMCR_PGM
 ((
ut32_t
)0x00100000

	)

7606 
	#DSI_VMCR_PGO
 ((
ut32_t
)0x01000000

	)

7609 
	#DSI_VPCR_VPSIZE
 ((
ut32_t
)0x00003FFF

	)

7610 
	#DSI_VPCR_VPSIZE0
 ((
ut32_t
)0x00000001)

	)

7611 
	#DSI_VPCR_VPSIZE1
 ((
ut32_t
)0x00000002)

	)

7612 
	#DSI_VPCR_VPSIZE2
 ((
ut32_t
)0x00000004)

	)

7613 
	#DSI_VPCR_VPSIZE3
 ((
ut32_t
)0x00000008)

	)

7614 
	#DSI_VPCR_VPSIZE4
 ((
ut32_t
)0x00000010)

	)

7615 
	#DSI_VPCR_VPSIZE5
 ((
ut32_t
)0x00000020)

	)

7616 
	#DSI_VPCR_VPSIZE6
 ((
ut32_t
)0x00000040)

	)

7617 
	#DSI_VPCR_VPSIZE7
 ((
ut32_t
)0x00000080)

	)

7618 
	#DSI_VPCR_VPSIZE8
 ((
ut32_t
)0x00000100)

	)

7619 
	#DSI_VPCR_VPSIZE9
 ((
ut32_t
)0x00000200)

	)

7620 
	#DSI_VPCR_VPSIZE10
 ((
ut32_t
)0x00000400)

	)

7621 
	#DSI_VPCR_VPSIZE11
 ((
ut32_t
)0x00000800)

	)

7622 
	#DSI_VPCR_VPSIZE12
 ((
ut32_t
)0x00001000)

	)

7623 
	#DSI_VPCR_VPSIZE13
 ((
ut32_t
)0x00002000)

	)

7626 
	#DSI_VCCR_NUMC
 ((
ut32_t
)0x00001FFF

	)

7627 
	#DSI_VCCR_NUMC0
 ((
ut32_t
)0x00000001)

	)

7628 
	#DSI_VCCR_NUMC1
 ((
ut32_t
)0x00000002)

	)

7629 
	#DSI_VCCR_NUMC2
 ((
ut32_t
)0x00000004)

	)

7630 
	#DSI_VCCR_NUMC3
 ((
ut32_t
)0x00000008)

	)

7631 
	#DSI_VCCR_NUMC4
 ((
ut32_t
)0x00000010)

	)

7632 
	#DSI_VCCR_NUMC5
 ((
ut32_t
)0x00000020)

	)

7633 
	#DSI_VCCR_NUMC6
 ((
ut32_t
)0x00000040)

	)

7634 
	#DSI_VCCR_NUMC7
 ((
ut32_t
)0x00000080)

	)

7635 
	#DSI_VCCR_NUMC8
 ((
ut32_t
)0x00000100)

	)

7636 
	#DSI_VCCR_NUMC9
 ((
ut32_t
)0x00000200)

	)

7637 
	#DSI_VCCR_NUMC10
 ((
ut32_t
)0x00000400)

	)

7638 
	#DSI_VCCR_NUMC11
 ((
ut32_t
)0x00000800)

	)

7639 
	#DSI_VCCR_NUMC12
 ((
ut32_t
)0x00001000)

	)

7642 
	#DSI_VNPCR_NPSIZE
 ((
ut32_t
)0x00001FFF

	)

7643 
	#DSI_VNPCR_NPSIZE0
 ((
ut32_t
)0x00000001)

	)

7644 
	#DSI_VNPCR_NPSIZE1
 ((
ut32_t
)0x00000002)

	)

7645 
	#DSI_VNPCR_NPSIZE2
 ((
ut32_t
)0x00000004)

	)

7646 
	#DSI_VNPCR_NPSIZE3
 ((
ut32_t
)0x00000008)

	)

7647 
	#DSI_VNPCR_NPSIZE4
 ((
ut32_t
)0x00000010)

	)

7648 
	#DSI_VNPCR_NPSIZE5
 ((
ut32_t
)0x00000020)

	)

7649 
	#DSI_VNPCR_NPSIZE6
 ((
ut32_t
)0x00000040)

	)

7650 
	#DSI_VNPCR_NPSIZE7
 ((
ut32_t
)0x00000080)

	)

7651 
	#DSI_VNPCR_NPSIZE8
 ((
ut32_t
)0x00000100)

	)

7652 
	#DSI_VNPCR_NPSIZE9
 ((
ut32_t
)0x00000200)

	)

7653 
	#DSI_VNPCR_NPSIZE10
 ((
ut32_t
)0x00000400)

	)

7654 
	#DSI_VNPCR_NPSIZE11
 ((
ut32_t
)0x00000800)

	)

7655 
	#DSI_VNPCR_NPSIZE12
 ((
ut32_t
)0x00001000)

	)

7658 
	#DSI_VHSACR_HSA
 ((
ut32_t
)0x00000FFF

	)

7659 
	#DSI_VHSACR_HSA0
 ((
ut32_t
)0x00000001)

	)

7660 
	#DSI_VHSACR_HSA1
 ((
ut32_t
)0x00000002)

	)

7661 
	#DSI_VHSACR_HSA2
 ((
ut32_t
)0x00000004)

	)

7662 
	#DSI_VHSACR_HSA3
 ((
ut32_t
)0x00000008)

	)

7663 
	#DSI_VHSACR_HSA4
 ((
ut32_t
)0x00000010)

	)

7664 
	#DSI_VHSACR_HSA5
 ((
ut32_t
)0x00000020)

	)

7665 
	#DSI_VHSACR_HSA6
 ((
ut32_t
)0x00000040)

	)

7666 
	#DSI_VHSACR_HSA7
 ((
ut32_t
)0x00000080)

	)

7667 
	#DSI_VHSACR_HSA8
 ((
ut32_t
)0x00000100)

	)

7668 
	#DSI_VHSACR_HSA9
 ((
ut32_t
)0x00000200)

	)

7669 
	#DSI_VHSACR_HSA10
 ((
ut32_t
)0x00000400)

	)

7670 
	#DSI_VHSACR_HSA11
 ((
ut32_t
)0x00000800)

	)

7673 
	#DSI_VHBPCR_HBP
 ((
ut32_t
)0x00000FFF

	)

7674 
	#DSI_VHBPCR_HBP0
 ((
ut32_t
)0x00000001)

	)

7675 
	#DSI_VHBPCR_HBP1
 ((
ut32_t
)0x00000002)

	)

7676 
	#DSI_VHBPCR_HBP2
 ((
ut32_t
)0x00000004)

	)

7677 
	#DSI_VHBPCR_HBP3
 ((
ut32_t
)0x00000008)

	)

7678 
	#DSI_VHBPCR_HBP4
 ((
ut32_t
)0x00000010)

	)

7679 
	#DSI_VHBPCR_HBP5
 ((
ut32_t
)0x00000020)

	)

7680 
	#DSI_VHBPCR_HBP6
 ((
ut32_t
)0x00000040)

	)

7681 
	#DSI_VHBPCR_HBP7
 ((
ut32_t
)0x00000080)

	)

7682 
	#DSI_VHBPCR_HBP8
 ((
ut32_t
)0x00000100)

	)

7683 
	#DSI_VHBPCR_HBP9
 ((
ut32_t
)0x00000200)

	)

7684 
	#DSI_VHBPCR_HBP10
 ((
ut32_t
)0x00000400)

	)

7685 
	#DSI_VHBPCR_HBP11
 ((
ut32_t
)0x00000800)

	)

7688 
	#DSI_VLCR_HLINE
 ((
ut32_t
)0x00007FFF

	)

7689 
	#DSI_VLCR_HLINE0
 ((
ut32_t
)0x00000001)

	)

7690 
	#DSI_VLCR_HLINE1
 ((
ut32_t
)0x00000002)

	)

7691 
	#DSI_VLCR_HLINE2
 ((
ut32_t
)0x00000004)

	)

7692 
	#DSI_VLCR_HLINE3
 ((
ut32_t
)0x00000008)

	)

7693 
	#DSI_VLCR_HLINE4
 ((
ut32_t
)0x00000010)

	)

7694 
	#DSI_VLCR_HLINE5
 ((
ut32_t
)0x00000020)

	)

7695 
	#DSI_VLCR_HLINE6
 ((
ut32_t
)0x00000040)

	)

7696 
	#DSI_VLCR_HLINE7
 ((
ut32_t
)0x00000080)

	)

7697 
	#DSI_VLCR_HLINE8
 ((
ut32_t
)0x00000100)

	)

7698 
	#DSI_VLCR_HLINE9
 ((
ut32_t
)0x00000200)

	)

7699 
	#DSI_VLCR_HLINE10
 ((
ut32_t
)0x00000400)

	)

7700 
	#DSI_VLCR_HLINE11
 ((
ut32_t
)0x00000800)

	)

7701 
	#DSI_VLCR_HLINE12
 ((
ut32_t
)0x00001000)

	)

7702 
	#DSI_VLCR_HLINE13
 ((
ut32_t
)0x00002000)

	)

7703 
	#DSI_VLCR_HLINE14
 ((
ut32_t
)0x00004000)

	)

7706 
	#DSI_VVSACR_VSA
 ((
ut32_t
)0x000003FF

	)

7707 
	#DSI_VVSACR_VSA0
 ((
ut32_t
)0x00000001)

	)

7708 
	#DSI_VVSACR_VSA1
 ((
ut32_t
)0x00000002)

	)

7709 
	#DSI_VVSACR_VSA2
 ((
ut32_t
)0x00000004)

	)

7710 
	#DSI_VVSACR_VSA3
 ((
ut32_t
)0x00000008)

	)

7711 
	#DSI_VVSACR_VSA4
 ((
ut32_t
)0x00000010)

	)

7712 
	#DSI_VVSACR_VSA5
 ((
ut32_t
)0x00000020)

	)

7713 
	#DSI_VVSACR_VSA6
 ((
ut32_t
)0x00000040)

	)

7714 
	#DSI_VVSACR_VSA7
 ((
ut32_t
)0x00000080)

	)

7715 
	#DSI_VVSACR_VSA8
 ((
ut32_t
)0x00000100)

	)

7716 
	#DSI_VVSACR_VSA9
 ((
ut32_t
)0x00000200)

	)

7719 
	#DSI_VVBPCR_VBP
 ((
ut32_t
)0x000003FF

	)

7720 
	#DSI_VVBPCR_VBP0
 ((
ut32_t
)0x00000001)

	)

7721 
	#DSI_VVBPCR_VBP1
 ((
ut32_t
)0x00000002)

	)

7722 
	#DSI_VVBPCR_VBP2
 ((
ut32_t
)0x00000004)

	)

7723 
	#DSI_VVBPCR_VBP3
 ((
ut32_t
)0x00000008)

	)

7724 
	#DSI_VVBPCR_VBP4
 ((
ut32_t
)0x00000010)

	)

7725 
	#DSI_VVBPCR_VBP5
 ((
ut32_t
)0x00000020)

	)

7726 
	#DSI_VVBPCR_VBP6
 ((
ut32_t
)0x00000040)

	)

7727 
	#DSI_VVBPCR_VBP7
 ((
ut32_t
)0x00000080)

	)

7728 
	#DSI_VVBPCR_VBP8
 ((
ut32_t
)0x00000100)

	)

7729 
	#DSI_VVBPCR_VBP9
 ((
ut32_t
)0x00000200)

	)

7732 
	#DSI_VVFPCR_VFP
 ((
ut32_t
)0x000003FF

	)

7733 
	#DSI_VVFPCR_VFP0
 ((
ut32_t
)0x00000001)

	)

7734 
	#DSI_VVFPCR_VFP1
 ((
ut32_t
)0x00000002)

	)

7735 
	#DSI_VVFPCR_VFP2
 ((
ut32_t
)0x00000004)

	)

7736 
	#DSI_VVFPCR_VFP3
 ((
ut32_t
)0x00000008)

	)

7737 
	#DSI_VVFPCR_VFP4
 ((
ut32_t
)0x00000010)

	)

7738 
	#DSI_VVFPCR_VFP5
 ((
ut32_t
)0x00000020)

	)

7739 
	#DSI_VVFPCR_VFP6
 ((
ut32_t
)0x00000040)

	)

7740 
	#DSI_VVFPCR_VFP7
 ((
ut32_t
)0x00000080)

	)

7741 
	#DSI_VVFPCR_VFP8
 ((
ut32_t
)0x00000100)

	)

7742 
	#DSI_VVFPCR_VFP9
 ((
ut32_t
)0x00000200)

	)

7745 
	#DSI_VVACR_VA
 ((
ut32_t
)0x00003FFF

	)

7746 
	#DSI_VVACR_VA0
 ((
ut32_t
)0x00000001)

	)

7747 
	#DSI_VVACR_VA1
 ((
ut32_t
)0x00000002)

	)

7748 
	#DSI_VVACR_VA2
 ((
ut32_t
)0x00000004)

	)

7749 
	#DSI_VVACR_VA3
 ((
ut32_t
)0x00000008)

	)

7750 
	#DSI_VVACR_VA4
 ((
ut32_t
)0x00000010)

	)

7751 
	#DSI_VVACR_VA5
 ((
ut32_t
)0x00000020)

	)

7752 
	#DSI_VVACR_VA6
 ((
ut32_t
)0x00000040)

	)

7753 
	#DSI_VVACR_VA7
 ((
ut32_t
)0x00000080)

	)

7754 
	#DSI_VVACR_VA8
 ((
ut32_t
)0x00000100)

	)

7755 
	#DSI_VVACR_VA9
 ((
ut32_t
)0x00000200)

	)

7756 
	#DSI_VVACR_VA10
 ((
ut32_t
)0x00000400)

	)

7757 
	#DSI_VVACR_VA11
 ((
ut32_t
)0x00000800)

	)

7758 
	#DSI_VVACR_VA12
 ((
ut32_t
)0x00001000)

	)

7759 
	#DSI_VVACR_VA13
 ((
ut32_t
)0x00002000)

	)

7762 
	#DSI_LCCR_CMDSIZE
 ((
ut32_t
)0x0000FFFF

	)

7763 
	#DSI_LCCR_CMDSIZE0
 ((
ut32_t
)0x00000001)

	)

7764 
	#DSI_LCCR_CMDSIZE1
 ((
ut32_t
)0x00000002)

	)

7765 
	#DSI_LCCR_CMDSIZE2
 ((
ut32_t
)0x00000004)

	)

7766 
	#DSI_LCCR_CMDSIZE3
 ((
ut32_t
)0x00000008)

	)

7767 
	#DSI_LCCR_CMDSIZE4
 ((
ut32_t
)0x00000010)

	)

7768 
	#DSI_LCCR_CMDSIZE5
 ((
ut32_t
)0x00000020)

	)

7769 
	#DSI_LCCR_CMDSIZE6
 ((
ut32_t
)0x00000040)

	)

7770 
	#DSI_LCCR_CMDSIZE7
 ((
ut32_t
)0x00000080)

	)

7771 
	#DSI_LCCR_CMDSIZE8
 ((
ut32_t
)0x00000100)

	)

7772 
	#DSI_LCCR_CMDSIZE9
 ((
ut32_t
)0x00000200)

	)

7773 
	#DSI_LCCR_CMDSIZE10
 ((
ut32_t
)0x00000400)

	)

7774 
	#DSI_LCCR_CMDSIZE11
 ((
ut32_t
)0x00000800)

	)

7775 
	#DSI_LCCR_CMDSIZE12
 ((
ut32_t
)0x00001000)

	)

7776 
	#DSI_LCCR_CMDSIZE13
 ((
ut32_t
)0x00002000)

	)

7777 
	#DSI_LCCR_CMDSIZE14
 ((
ut32_t
)0x00004000)

	)

7778 
	#DSI_LCCR_CMDSIZE15
 ((
ut32_t
)0x00008000)

	)

7781 
	#DSI_CMCR_TEARE
 ((
ut32_t
)0x00000001

	)

7782 
	#DSI_CMCR_ARE
 ((
ut32_t
)0x00000002

	)

7783 
	#DSI_CMCR_GSW0TX
 ((
ut32_t
)0x00000100

	)

7784 
	#DSI_CMCR_GSW1TX
 ((
ut32_t
)0x00000200

	)

7785 
	#DSI_CMCR_GSW2TX
 ((
ut32_t
)0x00000400

	)

7786 
	#DSI_CMCR_GSR0TX
 ((
ut32_t
)0x00000800

	)

7787 
	#DSI_CMCR_GSR1TX
 ((
ut32_t
)0x00001000

	)

7788 
	#DSI_CMCR_GSR2TX
 ((
ut32_t
)0x00002000

	)

7789 
	#DSI_CMCR_GLWTX
 ((
ut32_t
)0x00004000

	)

7790 
	#DSI_CMCR_DSW0TX
 ((
ut32_t
)0x00010000

	)

7791 
	#DSI_CMCR_DSW1TX
 ((
ut32_t
)0x00020000

	)

7792 
	#DSI_CMCR_DSR0TX
 ((
ut32_t
)0x00040000

	)

7793 
	#DSI_CMCR_DLWTX
 ((
ut32_t
)0x00080000

	)

7794 
	#DSI_CMCR_MRDPS
 ((
ut32_t
)0x01000000

	)

7797 
	#DSI_GHCR_DT
 ((
ut32_t
)0x0000003F

	)

7798 
	#DSI_GHCR_DT0
 ((
ut32_t
)0x00000001)

	)

7799 
	#DSI_GHCR_DT1
 ((
ut32_t
)0x00000002)

	)

7800 
	#DSI_GHCR_DT2
 ((
ut32_t
)0x00000004)

	)

7801 
	#DSI_GHCR_DT3
 ((
ut32_t
)0x00000008)

	)

7802 
	#DSI_GHCR_DT4
 ((
ut32_t
)0x00000010)

	)

7803 
	#DSI_GHCR_DT5
 ((
ut32_t
)0x00000020)

	)

7805 
	#DSI_GHCR_VCID
 ((
ut32_t
)0x000000C0

	)

7806 
	#DSI_GHCR_VCID0
 ((
ut32_t
)0x00000040)

	)

7807 
	#DSI_GHCR_VCID1
 ((
ut32_t
)0x00000080)

	)

7809 
	#DSI_GHCR_WCLSB
 ((
ut32_t
)0x0000FF00

	)

7810 
	#DSI_GHCR_WCLSB0
 ((
ut32_t
)0x00000100)

	)

7811 
	#DSI_GHCR_WCLSB1
 ((
ut32_t
)0x00000200)

	)

7812 
	#DSI_GHCR_WCLSB2
 ((
ut32_t
)0x00000400)

	)

7813 
	#DSI_GHCR_WCLSB3
 ((
ut32_t
)0x00000800)

	)

7814 
	#DSI_GHCR_WCLSB4
 ((
ut32_t
)0x00001000)

	)

7815 
	#DSI_GHCR_WCLSB5
 ((
ut32_t
)0x00002000)

	)

7816 
	#DSI_GHCR_WCLSB6
 ((
ut32_t
)0x00004000)

	)

7817 
	#DSI_GHCR_WCLSB7
 ((
ut32_t
)0x00008000)

	)

7819 
	#DSI_GHCR_WCMSB
 ((
ut32_t
)0x00FF0000

	)

7820 
	#DSI_GHCR_WCMSB0
 ((
ut32_t
)0x00010000)

	)

7821 
	#DSI_GHCR_WCMSB1
 ((
ut32_t
)0x00020000)

	)

7822 
	#DSI_GHCR_WCMSB2
 ((
ut32_t
)0x00040000)

	)

7823 
	#DSI_GHCR_WCMSB3
 ((
ut32_t
)0x00080000)

	)

7824 
	#DSI_GHCR_WCMSB4
 ((
ut32_t
)0x00100000)

	)

7825 
	#DSI_GHCR_WCMSB5
 ((
ut32_t
)0x00200000)

	)

7826 
	#DSI_GHCR_WCMSB6
 ((
ut32_t
)0x00400000)

	)

7827 
	#DSI_GHCR_WCMSB7
 ((
ut32_t
)0x00800000)

	)

7830 
	#DSI_GPDR_DATA1
 ((
ut32_t
)0x000000FF

	)

7831 
	#DSI_GPDR_DATA1_0
 ((
ut32_t
)0x00000001)

	)

7832 
	#DSI_GPDR_DATA1_1
 ((
ut32_t
)0x00000002)

	)

7833 
	#DSI_GPDR_DATA1_2
 ((
ut32_t
)0x00000004)

	)

7834 
	#DSI_GPDR_DATA1_3
 ((
ut32_t
)0x00000008)

	)

7835 
	#DSI_GPDR_DATA1_4
 ((
ut32_t
)0x00000010)

	)

7836 
	#DSI_GPDR_DATA1_5
 ((
ut32_t
)0x00000020)

	)

7837 
	#DSI_GPDR_DATA1_6
 ((
ut32_t
)0x00000040)

	)

7838 
	#DSI_GPDR_DATA1_7
 ((
ut32_t
)0x00000080)

	)

7840 
	#DSI_GPDR_DATA2
 ((
ut32_t
)0x0000FF00

	)

7841 
	#DSI_GPDR_DATA2_0
 ((
ut32_t
)0x00000100)

	)

7842 
	#DSI_GPDR_DATA2_1
 ((
ut32_t
)0x00000200)

	)

7843 
	#DSI_GPDR_DATA2_2
 ((
ut32_t
)0x00000400)

	)

7844 
	#DSI_GPDR_DATA2_3
 ((
ut32_t
)0x00000800)

	)

7845 
	#DSI_GPDR_DATA2_4
 ((
ut32_t
)0x00001000)

	)

7846 
	#DSI_GPDR_DATA2_5
 ((
ut32_t
)0x00002000)

	)

7847 
	#DSI_GPDR_DATA2_6
 ((
ut32_t
)0x00004000)

	)

7848 
	#DSI_GPDR_DATA2_7
 ((
ut32_t
)0x00008000)

	)

7850 
	#DSI_GPDR_DATA3
 ((
ut32_t
)0x00FF0000

	)

7851 
	#DSI_GPDR_DATA3_0
 ((
ut32_t
)0x00010000)

	)

7852 
	#DSI_GPDR_DATA3_1
 ((
ut32_t
)0x00020000)

	)

7853 
	#DSI_GPDR_DATA3_2
 ((
ut32_t
)0x00040000)

	)

7854 
	#DSI_GPDR_DATA3_3
 ((
ut32_t
)0x00080000)

	)

7855 
	#DSI_GPDR_DATA3_4
 ((
ut32_t
)0x00100000)

	)

7856 
	#DSI_GPDR_DATA3_5
 ((
ut32_t
)0x00200000)

	)

7857 
	#DSI_GPDR_DATA3_6
 ((
ut32_t
)0x00400000)

	)

7858 
	#DSI_GPDR_DATA3_7
 ((
ut32_t
)0x00800000)

	)

7860 
	#DSI_GPDR_DATA4
 ((
ut32_t
)0xFF000000

	)

7861 
	#DSI_GPDR_DATA4_0
 ((
ut32_t
)0x01000000)

	)

7862 
	#DSI_GPDR_DATA4_1
 ((
ut32_t
)0x02000000)

	)

7863 
	#DSI_GPDR_DATA4_2
 ((
ut32_t
)0x04000000)

	)

7864 
	#DSI_GPDR_DATA4_3
 ((
ut32_t
)0x08000000)

	)

7865 
	#DSI_GPDR_DATA4_4
 ((
ut32_t
)0x10000000)

	)

7866 
	#DSI_GPDR_DATA4_5
 ((
ut32_t
)0x20000000)

	)

7867 
	#DSI_GPDR_DATA4_6
 ((
ut32_t
)0x40000000)

	)

7868 
	#DSI_GPDR_DATA4_7
 ((
ut32_t
)0x80000000)

	)

7871 
	#DSI_GPSR_CMDFE
 ((
ut32_t
)0x00000001

	)

7872 
	#DSI_GPSR_CMDFF
 ((
ut32_t
)0x00000002

	)

7873 
	#DSI_GPSR_PWRFE
 ((
ut32_t
)0x00000004

	)

7874 
	#DSI_GPSR_PWRFF
 ((
ut32_t
)0x00000008

	)

7875 
	#DSI_GPSR_PRDFE
 ((
ut32_t
)0x00000010

	)

7876 
	#DSI_GPSR_PRDFF
 ((
ut32_t
)0x00000020

	)

7877 
	#DSI_GPSR_RCB
 ((
ut32_t
)0x00000040

	)

7880 
	#DSI_TCCR0_LPRX_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

7881 
	#DSI_TCCR0_LPRX_TOCNT0
 ((
ut32_t
)0x00000001)

	)

7882 
	#DSI_TCCR0_LPRX_TOCNT1
 ((
ut32_t
)0x00000002)

	)

7883 
	#DSI_TCCR0_LPRX_TOCNT2
 ((
ut32_t
)0x00000004)

	)

7884 
	#DSI_TCCR0_LPRX_TOCNT3
 ((
ut32_t
)0x00000008)

	)

7885 
	#DSI_TCCR0_LPRX_TOCNT4
 ((
ut32_t
)0x00000010)

	)

7886 
	#DSI_TCCR0_LPRX_TOCNT5
 ((
ut32_t
)0x00000020)

	)

7887 
	#DSI_TCCR0_LPRX_TOCNT6
 ((
ut32_t
)0x00000040)

	)

7888 
	#DSI_TCCR0_LPRX_TOCNT7
 ((
ut32_t
)0x00000080)

	)

7889 
	#DSI_TCCR0_LPRX_TOCNT8
 ((
ut32_t
)0x00000100)

	)

7890 
	#DSI_TCCR0_LPRX_TOCNT9
 ((
ut32_t
)0x00000200)

	)

7891 
	#DSI_TCCR0_LPRX_TOCNT10
 ((
ut32_t
)0x00000400)

	)

7892 
	#DSI_TCCR0_LPRX_TOCNT11
 ((
ut32_t
)0x00000800)

	)

7893 
	#DSI_TCCR0_LPRX_TOCNT12
 ((
ut32_t
)0x00001000)

	)

7894 
	#DSI_TCCR0_LPRX_TOCNT13
 ((
ut32_t
)0x00002000)

	)

7895 
	#DSI_TCCR0_LPRX_TOCNT14
 ((
ut32_t
)0x00004000)

	)

7896 
	#DSI_TCCR0_LPRX_TOCNT15
 ((
ut32_t
)0x00008000)

	)

7898 
	#DSI_TCCR0_HSTX_TOCNT
 ((
ut32_t
)0xFFFF0000

	)

7899 
	#DSI_TCCR0_HSTX_TOCNT0
 ((
ut32_t
)0x00010000)

	)

7900 
	#DSI_TCCR0_HSTX_TOCNT1
 ((
ut32_t
)0x00020000)

	)

7901 
	#DSI_TCCR0_HSTX_TOCNT2
 ((
ut32_t
)0x00040000)

	)

7902 
	#DSI_TCCR0_HSTX_TOCNT3
 ((
ut32_t
)0x00080000)

	)

7903 
	#DSI_TCCR0_HSTX_TOCNT4
 ((
ut32_t
)0x00100000)

	)

7904 
	#DSI_TCCR0_HSTX_TOCNT5
 ((
ut32_t
)0x00200000)

	)

7905 
	#DSI_TCCR0_HSTX_TOCNT6
 ((
ut32_t
)0x00400000)

	)

7906 
	#DSI_TCCR0_HSTX_TOCNT7
 ((
ut32_t
)0x00800000)

	)

7907 
	#DSI_TCCR0_HSTX_TOCNT8
 ((
ut32_t
)0x01000000)

	)

7908 
	#DSI_TCCR0_HSTX_TOCNT9
 ((
ut32_t
)0x02000000)

	)

7909 
	#DSI_TCCR0_HSTX_TOCNT10
 ((
ut32_t
)0x04000000)

	)

7910 
	#DSI_TCCR0_HSTX_TOCNT11
 ((
ut32_t
)0x08000000)

	)

7911 
	#DSI_TCCR0_HSTX_TOCNT12
 ((
ut32_t
)0x10000000)

	)

7912 
	#DSI_TCCR0_HSTX_TOCNT13
 ((
ut32_t
)0x20000000)

	)

7913 
	#DSI_TCCR0_HSTX_TOCNT14
 ((
ut32_t
)0x40000000)

	)

7914 
	#DSI_TCCR0_HSTX_TOCNT15
 ((
ut32_t
)0x80000000)

	)

7917 
	#DSI_TCCR1_HSRD_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

7918 
	#DSI_TCCR1_HSRD_TOCNT0
 ((
ut32_t
)0x00000001)

	)

7919 
	#DSI_TCCR1_HSRD_TOCNT1
 ((
ut32_t
)0x00000002)

	)

7920 
	#DSI_TCCR1_HSRD_TOCNT2
 ((
ut32_t
)0x00000004)

	)

7921 
	#DSI_TCCR1_HSRD_TOCNT3
 ((
ut32_t
)0x00000008)

	)

7922 
	#DSI_TCCR1_HSRD_TOCNT4
 ((
ut32_t
)0x00000010)

	)

7923 
	#DSI_TCCR1_HSRD_TOCNT5
 ((
ut32_t
)0x00000020)

	)

7924 
	#DSI_TCCR1_HSRD_TOCNT6
 ((
ut32_t
)0x00000040)

	)

7925 
	#DSI_TCCR1_HSRD_TOCNT7
 ((
ut32_t
)0x00000080)

	)

7926 
	#DSI_TCCR1_HSRD_TOCNT8
 ((
ut32_t
)0x00000100)

	)

7927 
	#DSI_TCCR1_HSRD_TOCNT9
 ((
ut32_t
)0x00000200)

	)

7928 
	#DSI_TCCR1_HSRD_TOCNT10
 ((
ut32_t
)0x00000400)

	)

7929 
	#DSI_TCCR1_HSRD_TOCNT11
 ((
ut32_t
)0x00000800)

	)

7930 
	#DSI_TCCR1_HSRD_TOCNT12
 ((
ut32_t
)0x00001000)

	)

7931 
	#DSI_TCCR1_HSRD_TOCNT13
 ((
ut32_t
)0x00002000)

	)

7932 
	#DSI_TCCR1_HSRD_TOCNT14
 ((
ut32_t
)0x00004000)

	)

7933 
	#DSI_TCCR1_HSRD_TOCNT15
 ((
ut32_t
)0x00008000)

	)

7936 
	#DSI_TCCR2_LPRD_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

7937 
	#DSI_TCCR2_LPRD_TOCNT0
 ((
ut32_t
)0x00000001)

	)

7938 
	#DSI_TCCR2_LPRD_TOCNT1
 ((
ut32_t
)0x00000002)

	)

7939 
	#DSI_TCCR2_LPRD_TOCNT2
 ((
ut32_t
)0x00000004)

	)

7940 
	#DSI_TCCR2_LPRD_TOCNT3
 ((
ut32_t
)0x00000008)

	)

7941 
	#DSI_TCCR2_LPRD_TOCNT4
 ((
ut32_t
)0x00000010)

	)

7942 
	#DSI_TCCR2_LPRD_TOCNT5
 ((
ut32_t
)0x00000020)

	)

7943 
	#DSI_TCCR2_LPRD_TOCNT6
 ((
ut32_t
)0x00000040)

	)

7944 
	#DSI_TCCR2_LPRD_TOCNT7
 ((
ut32_t
)0x00000080)

	)

7945 
	#DSI_TCCR2_LPRD_TOCNT8
 ((
ut32_t
)0x00000100)

	)

7946 
	#DSI_TCCR2_LPRD_TOCNT9
 ((
ut32_t
)0x00000200)

	)

7947 
	#DSI_TCCR2_LPRD_TOCNT10
 ((
ut32_t
)0x00000400)

	)

7948 
	#DSI_TCCR2_LPRD_TOCNT11
 ((
ut32_t
)0x00000800)

	)

7949 
	#DSI_TCCR2_LPRD_TOCNT12
 ((
ut32_t
)0x00001000)

	)

7950 
	#DSI_TCCR2_LPRD_TOCNT13
 ((
ut32_t
)0x00002000)

	)

7951 
	#DSI_TCCR2_LPRD_TOCNT14
 ((
ut32_t
)0x00004000)

	)

7952 
	#DSI_TCCR2_LPRD_TOCNT15
 ((
ut32_t
)0x00008000)

	)

7955 
	#DSI_TCCR3_HSWR_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

7956 
	#DSI_TCCR3_HSWR_TOCNT0
 ((
ut32_t
)0x00000001)

	)

7957 
	#DSI_TCCR3_HSWR_TOCNT1
 ((
ut32_t
)0x00000002)

	)

7958 
	#DSI_TCCR3_HSWR_TOCNT2
 ((
ut32_t
)0x00000004)

	)

7959 
	#DSI_TCCR3_HSWR_TOCNT3
 ((
ut32_t
)0x00000008)

	)

7960 
	#DSI_TCCR3_HSWR_TOCNT4
 ((
ut32_t
)0x00000010)

	)

7961 
	#DSI_TCCR3_HSWR_TOCNT5
 ((
ut32_t
)0x00000020)

	)

7962 
	#DSI_TCCR3_HSWR_TOCNT6
 ((
ut32_t
)0x00000040)

	)

7963 
	#DSI_TCCR3_HSWR_TOCNT7
 ((
ut32_t
)0x00000080)

	)

7964 
	#DSI_TCCR3_HSWR_TOCNT8
 ((
ut32_t
)0x00000100)

	)

7965 
	#DSI_TCCR3_HSWR_TOCNT9
 ((
ut32_t
)0x00000200)

	)

7966 
	#DSI_TCCR3_HSWR_TOCNT10
 ((
ut32_t
)0x00000400)

	)

7967 
	#DSI_TCCR3_HSWR_TOCNT11
 ((
ut32_t
)0x00000800)

	)

7968 
	#DSI_TCCR3_HSWR_TOCNT12
 ((
ut32_t
)0x00001000)

	)

7969 
	#DSI_TCCR3_HSWR_TOCNT13
 ((
ut32_t
)0x00002000)

	)

7970 
	#DSI_TCCR3_HSWR_TOCNT14
 ((
ut32_t
)0x00004000)

	)

7971 
	#DSI_TCCR3_HSWR_TOCNT15
 ((
ut32_t
)0x00008000)

	)

7973 
	#DSI_TCCR3_PM
 ((
ut32_t
)0x01000000

	)

7976 
	#DSI_TCCR4_LPWR_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

7977 
	#DSI_TCCR4_LPWR_TOCNT0
 ((
ut32_t
)0x00000001)

	)

7978 
	#DSI_TCCR4_LPWR_TOCNT1
 ((
ut32_t
)0x00000002)

	)

7979 
	#DSI_TCCR4_LPWR_TOCNT2
 ((
ut32_t
)0x00000004)

	)

7980 
	#DSI_TCCR4_LPWR_TOCNT3
 ((
ut32_t
)0x00000008)

	)

7981 
	#DSI_TCCR4_LPWR_TOCNT4
 ((
ut32_t
)0x00000010)

	)

7982 
	#DSI_TCCR4_LPWR_TOCNT5
 ((
ut32_t
)0x00000020)

	)

7983 
	#DSI_TCCR4_LPWR_TOCNT6
 ((
ut32_t
)0x00000040)

	)

7984 
	#DSI_TCCR4_LPWR_TOCNT7
 ((
ut32_t
)0x00000080)

	)

7985 
	#DSI_TCCR4_LPWR_TOCNT8
 ((
ut32_t
)0x00000100)

	)

7986 
	#DSI_TCCR4_LPWR_TOCNT9
 ((
ut32_t
)0x00000200)

	)

7987 
	#DSI_TCCR4_LPWR_TOCNT10
 ((
ut32_t
)0x00000400)

	)

7988 
	#DSI_TCCR4_LPWR_TOCNT11
 ((
ut32_t
)0x00000800)

	)

7989 
	#DSI_TCCR4_LPWR_TOCNT12
 ((
ut32_t
)0x00001000)

	)

7990 
	#DSI_TCCR4_LPWR_TOCNT13
 ((
ut32_t
)0x00002000)

	)

7991 
	#DSI_TCCR4_LPWR_TOCNT14
 ((
ut32_t
)0x00004000)

	)

7992 
	#DSI_TCCR4_LPWR_TOCNT15
 ((
ut32_t
)0x00008000)

	)

7995 
	#DSI_TCCR5_BTA_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

7996 
	#DSI_TCCR5_BTA_TOCNT0
 ((
ut32_t
)0x00000001)

	)

7997 
	#DSI_TCCR5_BTA_TOCNT1
 ((
ut32_t
)0x00000002)

	)

7998 
	#DSI_TCCR5_BTA_TOCNT2
 ((
ut32_t
)0x00000004)

	)

7999 
	#DSI_TCCR5_BTA_TOCNT3
 ((
ut32_t
)0x00000008)

	)

8000 
	#DSI_TCCR5_BTA_TOCNT4
 ((
ut32_t
)0x00000010)

	)

8001 
	#DSI_TCCR5_BTA_TOCNT5
 ((
ut32_t
)0x00000020)

	)

8002 
	#DSI_TCCR5_BTA_TOCNT6
 ((
ut32_t
)0x00000040)

	)

8003 
	#DSI_TCCR5_BTA_TOCNT7
 ((
ut32_t
)0x00000080)

	)

8004 
	#DSI_TCCR5_BTA_TOCNT8
 ((
ut32_t
)0x00000100)

	)

8005 
	#DSI_TCCR5_BTA_TOCNT9
 ((
ut32_t
)0x00000200)

	)

8006 
	#DSI_TCCR5_BTA_TOCNT10
 ((
ut32_t
)0x00000400)

	)

8007 
	#DSI_TCCR5_BTA_TOCNT11
 ((
ut32_t
)0x00000800)

	)

8008 
	#DSI_TCCR5_BTA_TOCNT12
 ((
ut32_t
)0x00001000)

	)

8009 
	#DSI_TCCR5_BTA_TOCNT13
 ((
ut32_t
)0x00002000)

	)

8010 
	#DSI_TCCR5_BTA_TOCNT14
 ((
ut32_t
)0x00004000)

	)

8011 
	#DSI_TCCR5_BTA_TOCNT15
 ((
ut32_t
)0x00008000)

	)

8014 
	#DSI_TDCR_3DM
 ((
ut32_t
)0x00000003

	)

8015 
	#DSI_TDCR_3DM0
 ((
ut32_t
)0x00000001)

	)

8016 
	#DSI_TDCR_3DM1
 ((
ut32_t
)0x00000002)

	)

8018 
	#DSI_TDCR_3DF
 ((
ut32_t
)0x0000000C

	)

8019 
	#DSI_TDCR_3DF0
 ((
ut32_t
)0x00000004)

	)

8020 
	#DSI_TDCR_3DF1
 ((
ut32_t
)0x00000008)

	)

8022 
	#DSI_TDCR_SVS
 ((
ut32_t
)0x00000010

	)

8023 
	#DSI_TDCR_RF
 ((
ut32_t
)0x00000020

	)

8024 
	#DSI_TDCR_S3DC
 ((
ut32_t
)0x00010000

	)

8027 
	#DSI_CLCR_DPCC
 ((
ut32_t
)0x00000001

	)

8028 
	#DSI_CLCR_ACR
 ((
ut32_t
)0x00000002

	)

8031 
	#DSI_CLTCR_LP2HS_TIME
 ((
ut32_t
)0x000003FF

	)

8032 
	#DSI_CLTCR_LP2HS_TIME0
 ((
ut32_t
)0x00000001)

	)

8033 
	#DSI_CLTCR_LP2HS_TIME1
 ((
ut32_t
)0x00000002)

	)

8034 
	#DSI_CLTCR_LP2HS_TIME2
 ((
ut32_t
)0x00000004)

	)

8035 
	#DSI_CLTCR_LP2HS_TIME3
 ((
ut32_t
)0x00000008)

	)

8036 
	#DSI_CLTCR_LP2HS_TIME4
 ((
ut32_t
)0x00000010)

	)

8037 
	#DSI_CLTCR_LP2HS_TIME5
 ((
ut32_t
)0x00000020)

	)

8038 
	#DSI_CLTCR_LP2HS_TIME6
 ((
ut32_t
)0x00000040)

	)

8039 
	#DSI_CLTCR_LP2HS_TIME7
 ((
ut32_t
)0x00000080)

	)

8040 
	#DSI_CLTCR_LP2HS_TIME8
 ((
ut32_t
)0x00000100)

	)

8041 
	#DSI_CLTCR_LP2HS_TIME9
 ((
ut32_t
)0x00000200)

	)

8043 
	#DSI_CLTCR_HS2LP_TIME
 ((
ut32_t
)0x03FF0000

	)

8044 
	#DSI_CLTCR_HS2LP_TIME0
 ((
ut32_t
)0x00010000)

	)

8045 
	#DSI_CLTCR_HS2LP_TIME1
 ((
ut32_t
)0x00020000)

	)

8046 
	#DSI_CLTCR_HS2LP_TIME2
 ((
ut32_t
)0x00040000)

	)

8047 
	#DSI_CLTCR_HS2LP_TIME3
 ((
ut32_t
)0x00080000)

	)

8048 
	#DSI_CLTCR_HS2LP_TIME4
 ((
ut32_t
)0x00100000)

	)

8049 
	#DSI_CLTCR_HS2LP_TIME5
 ((
ut32_t
)0x00200000)

	)

8050 
	#DSI_CLTCR_HS2LP_TIME6
 ((
ut32_t
)0x00400000)

	)

8051 
	#DSI_CLTCR_HS2LP_TIME7
 ((
ut32_t
)0x00800000)

	)

8052 
	#DSI_CLTCR_HS2LP_TIME8
 ((
ut32_t
)0x01000000)

	)

8053 
	#DSI_CLTCR_HS2LP_TIME9
 ((
ut32_t
)0x02000000)

	)

8056 
	#DSI_DLTCR_MRD_TIME
 ((
ut32_t
)0x00007FFF

	)

8057 
	#DSI_DLTCR_MRD_TIME0
 ((
ut32_t
)0x00000001)

	)

8058 
	#DSI_DLTCR_MRD_TIME1
 ((
ut32_t
)0x00000002)

	)

8059 
	#DSI_DLTCR_MRD_TIME2
 ((
ut32_t
)0x00000004)

	)

8060 
	#DSI_DLTCR_MRD_TIME3
 ((
ut32_t
)0x00000008)

	)

8061 
	#DSI_DLTCR_MRD_TIME4
 ((
ut32_t
)0x00000010)

	)

8062 
	#DSI_DLTCR_MRD_TIME5
 ((
ut32_t
)0x00000020)

	)

8063 
	#DSI_DLTCR_MRD_TIME6
 ((
ut32_t
)0x00000040)

	)

8064 
	#DSI_DLTCR_MRD_TIME7
 ((
ut32_t
)0x00000080)

	)

8065 
	#DSI_DLTCR_MRD_TIME8
 ((
ut32_t
)0x00000100)

	)

8066 
	#DSI_DLTCR_MRD_TIME9
 ((
ut32_t
)0x00000200)

	)

8067 
	#DSI_DLTCR_MRD_TIME10
 ((
ut32_t
)0x00000400)

	)

8068 
	#DSI_DLTCR_MRD_TIME11
 ((
ut32_t
)0x00000800)

	)

8069 
	#DSI_DLTCR_MRD_TIME12
 ((
ut32_t
)0x00001000)

	)

8070 
	#DSI_DLTCR_MRD_TIME13
 ((
ut32_t
)0x00002000)

	)

8071 
	#DSI_DLTCR_MRD_TIME14
 ((
ut32_t
)0x00004000)

	)

8073 
	#DSI_DLTCR_LP2HS_TIME
 ((
ut32_t
)0x00FF0000

	)

8074 
	#DSI_DLTCR_LP2HS_TIME0
 ((
ut32_t
)0x00010000)

	)

8075 
	#DSI_DLTCR_LP2HS_TIME1
 ((
ut32_t
)0x00020000)

	)

8076 
	#DSI_DLTCR_LP2HS_TIME2
 ((
ut32_t
)0x00040000)

	)

8077 
	#DSI_DLTCR_LP2HS_TIME3
 ((
ut32_t
)0x00080000)

	)

8078 
	#DSI_DLTCR_LP2HS_TIME4
 ((
ut32_t
)0x00100000)

	)

8079 
	#DSI_DLTCR_LP2HS_TIME5
 ((
ut32_t
)0x00200000)

	)

8080 
	#DSI_DLTCR_LP2HS_TIME6
 ((
ut32_t
)0x00400000)

	)

8081 
	#DSI_DLTCR_LP2HS_TIME7
 ((
ut32_t
)0x00800000)

	)

8083 
	#DSI_DLTCR_HS2LP_TIME
 ((
ut32_t
)0xFF000000

	)

8084 
	#DSI_DLTCR_HS2LP_TIME0
 ((
ut32_t
)0x01000000)

	)

8085 
	#DSI_DLTCR_HS2LP_TIME1
 ((
ut32_t
)0x02000000)

	)

8086 
	#DSI_DLTCR_HS2LP_TIME2
 ((
ut32_t
)0x04000000)

	)

8087 
	#DSI_DLTCR_HS2LP_TIME3
 ((
ut32_t
)0x08000000)

	)

8088 
	#DSI_DLTCR_HS2LP_TIME4
 ((
ut32_t
)0x10000000)

	)

8089 
	#DSI_DLTCR_HS2LP_TIME5
 ((
ut32_t
)0x20000000)

	)

8090 
	#DSI_DLTCR_HS2LP_TIME6
 ((
ut32_t
)0x40000000)

	)

8091 
	#DSI_DLTCR_HS2LP_TIME7
 ((
ut32_t
)0x80000000)

	)

8094 
	#DSI_PCTLR_DEN
 ((
ut32_t
)0x00000002

	)

8095 
	#DSI_PCTLR_CKE
 ((
ut32_t
)0x00000004

	)

8098 
	#DSI_PCONFR_NL
 ((
ut32_t
)0x00000003

	)

8099 
	#DSI_PCONFR_NL0
 ((
ut32_t
)0x00000001)

	)

8100 
	#DSI_PCONFR_NL1
 ((
ut32_t
)0x00000002)

	)

8102 
	#DSI_PCONFR_SW_TIME
 ((
ut32_t
)0x0000FF00

	)

8103 
	#DSI_PCONFR_SW_TIME0
 ((
ut32_t
)0x00000100)

	)

8104 
	#DSI_PCONFR_SW_TIME1
 ((
ut32_t
)0x00000200)

	)

8105 
	#DSI_PCONFR_SW_TIME2
 ((
ut32_t
)0x00000400)

	)

8106 
	#DSI_PCONFR_SW_TIME3
 ((
ut32_t
)0x00000800)

	)

8107 
	#DSI_PCONFR_SW_TIME4
 ((
ut32_t
)0x00001000)

	)

8108 
	#DSI_PCONFR_SW_TIME5
 ((
ut32_t
)0x00002000)

	)

8109 
	#DSI_PCONFR_SW_TIME6
 ((
ut32_t
)0x00004000)

	)

8110 
	#DSI_PCONFR_SW_TIME7
 ((
ut32_t
)0x00008000)

	)

8113 
	#DSI_PUCR_URCL
 ((
ut32_t
)0x00000001

	)

8114 
	#DSI_PUCR_UECL
 ((
ut32_t
)0x00000002

	)

8115 
	#DSI_PUCR_URDL
 ((
ut32_t
)0x00000004

	)

8116 
	#DSI_PUCR_UEDL
 ((
ut32_t
)0x00000008

	)

8119 
	#DSI_PTTCR_TX_TRIG
 ((
ut32_t
)0x0000000F

	)

8120 
	#DSI_PTTCR_TX_TRIG0
 ((
ut32_t
)0x00000001)

	)

8121 
	#DSI_PTTCR_TX_TRIG1
 ((
ut32_t
)0x00000002)

	)

8122 
	#DSI_PTTCR_TX_TRIG2
 ((
ut32_t
)0x00000004)

	)

8123 
	#DSI_PTTCR_TX_TRIG3
 ((
ut32_t
)0x00000008)

	)

8126 
	#DSI_PSR_PD
 ((
ut32_t
)0x00000002

	)

8127 
	#DSI_PSR_PSSC
 ((
ut32_t
)0x00000004

	)

8128 
	#DSI_PSR_UANC
 ((
ut32_t
)0x00000008

	)

8129 
	#DSI_PSR_PSS0
 ((
ut32_t
)0x00000010

	)

8130 
	#DSI_PSR_UAN0
 ((
ut32_t
)0x00000020

	)

8131 
	#DSI_PSR_RUE0
 ((
ut32_t
)0x00000040

	)

8132 
	#DSI_PSR_PSS1
 ((
ut32_t
)0x00000080

	)

8133 
	#DSI_PSR_UAN1
 ((
ut32_t
)0x00000100

	)

8136 
	#DSI_ISR0_AE0
 ((
ut32_t
)0x00000001

	)

8137 
	#DSI_ISR0_AE1
 ((
ut32_t
)0x00000002

	)

8138 
	#DSI_ISR0_AE2
 ((
ut32_t
)0x00000004

	)

8139 
	#DSI_ISR0_AE3
 ((
ut32_t
)0x00000008

	)

8140 
	#DSI_ISR0_AE4
 ((
ut32_t
)0x00000010

	)

8141 
	#DSI_ISR0_AE5
 ((
ut32_t
)0x00000020

	)

8142 
	#DSI_ISR0_AE6
 ((
ut32_t
)0x00000040

	)

8143 
	#DSI_ISR0_AE7
 ((
ut32_t
)0x00000080

	)

8144 
	#DSI_ISR0_AE8
 ((
ut32_t
)0x00000100

	)

8145 
	#DSI_ISR0_AE9
 ((
ut32_t
)0x00000200

	)

8146 
	#DSI_ISR0_AE10
 ((
ut32_t
)0x00000400

	)

8147 
	#DSI_ISR0_AE11
 ((
ut32_t
)0x00000800

	)

8148 
	#DSI_ISR0_AE12
 ((
ut32_t
)0x00001000

	)

8149 
	#DSI_ISR0_AE13
 ((
ut32_t
)0x00002000

	)

8150 
	#DSI_ISR0_AE14
 ((
ut32_t
)0x00004000

	)

8151 
	#DSI_ISR0_AE15
 ((
ut32_t
)0x00008000

	)

8152 
	#DSI_ISR0_PE0
 ((
ut32_t
)0x00010000

	)

8153 
	#DSI_ISR0_PE1
 ((
ut32_t
)0x00020000

	)

8154 
	#DSI_ISR0_PE2
 ((
ut32_t
)0x00040000

	)

8155 
	#DSI_ISR0_PE3
 ((
ut32_t
)0x00080000

	)

8156 
	#DSI_ISR0_PE4
 ((
ut32_t
)0x00100000

	)

8159 
	#DSI_ISR1_TOHSTX
 ((
ut32_t
)0x00000001

	)

8160 
	#DSI_ISR1_TOLPRX
 ((
ut32_t
)0x00000002

	)

8161 
	#DSI_ISR1_ECCSE
 ((
ut32_t
)0x00000004

	)

8162 
	#DSI_ISR1_ECCME
 ((
ut32_t
)0x00000008

	)

8163 
	#DSI_ISR1_CRCE
 ((
ut32_t
)0x00000010

	)

8164 
	#DSI_ISR1_PSE
 ((
ut32_t
)0x00000020

	)

8165 
	#DSI_ISR1_EOTPE
 ((
ut32_t
)0x00000040

	)

8166 
	#DSI_ISR1_LPWRE
 ((
ut32_t
)0x00000080

	)

8167 
	#DSI_ISR1_GCWRE
 ((
ut32_t
)0x00000100

	)

8168 
	#DSI_ISR1_GPWRE
 ((
ut32_t
)0x00000200

	)

8169 
	#DSI_ISR1_GPTXE
 ((
ut32_t
)0x00000400

	)

8170 
	#DSI_ISR1_GPRDE
 ((
ut32_t
)0x00000800

	)

8171 
	#DSI_ISR1_GPRXE
 ((
ut32_t
)0x00001000

	)

8174 
	#DSI_IER0_AE0IE
 ((
ut32_t
)0x00000001

	)

8175 
	#DSI_IER0_AE1IE
 ((
ut32_t
)0x00000002

	)

8176 
	#DSI_IER0_AE2IE
 ((
ut32_t
)0x00000004

	)

8177 
	#DSI_IER0_AE3IE
 ((
ut32_t
)0x00000008

	)

8178 
	#DSI_IER0_AE4IE
 ((
ut32_t
)0x00000010

	)

8179 
	#DSI_IER0_AE5IE
 ((
ut32_t
)0x00000020

	)

8180 
	#DSI_IER0_AE6IE
 ((
ut32_t
)0x00000040

	)

8181 
	#DSI_IER0_AE7IE
 ((
ut32_t
)0x00000080

	)

8182 
	#DSI_IER0_AE8IE
 ((
ut32_t
)0x00000100

	)

8183 
	#DSI_IER0_AE9IE
 ((
ut32_t
)0x00000200

	)

8184 
	#DSI_IER0_AE10IE
 ((
ut32_t
)0x00000400

	)

8185 
	#DSI_IER0_AE11IE
 ((
ut32_t
)0x00000800

	)

8186 
	#DSI_IER0_AE12IE
 ((
ut32_t
)0x00001000

	)

8187 
	#DSI_IER0_AE13IE
 ((
ut32_t
)0x00002000

	)

8188 
	#DSI_IER0_AE14IE
 ((
ut32_t
)0x00004000

	)

8189 
	#DSI_IER0_AE15IE
 ((
ut32_t
)0x00008000

	)

8190 
	#DSI_IER0_PE0IE
 ((
ut32_t
)0x00010000

	)

8191 
	#DSI_IER0_PE1IE
 ((
ut32_t
)0x00020000

	)

8192 
	#DSI_IER0_PE2IE
 ((
ut32_t
)0x00040000

	)

8193 
	#DSI_IER0_PE3IE
 ((
ut32_t
)0x00080000

	)

8194 
	#DSI_IER0_PE4IE
 ((
ut32_t
)0x00100000

	)

8197 
	#DSI_IER1_TOHSTXIE
 ((
ut32_t
)0x00000001

	)

8198 
	#DSI_IER1_TOLPRXIE
 ((
ut32_t
)0x00000002

	)

8199 
	#DSI_IER1_ECCSEIE
 ((
ut32_t
)0x00000004

	)

8200 
	#DSI_IER1_ECCMEIE
 ((
ut32_t
)0x00000008

	)

8201 
	#DSI_IER1_CRCEIE
 ((
ut32_t
)0x00000010

	)

8202 
	#DSI_IER1_PSEIE
 ((
ut32_t
)0x00000020

	)

8203 
	#DSI_IER1_EOTPEIE
 ((
ut32_t
)0x00000040

	)

8204 
	#DSI_IER1_LPWREIE
 ((
ut32_t
)0x00000080

	)

8205 
	#DSI_IER1_GCWREIE
 ((
ut32_t
)0x00000100

	)

8206 
	#DSI_IER1_GPWREIE
 ((
ut32_t
)0x00000200

	)

8207 
	#DSI_IER1_GPTXEIE
 ((
ut32_t
)0x00000400

	)

8208 
	#DSI_IER1_GPRDEIE
 ((
ut32_t
)0x00000800

	)

8209 
	#DSI_IER1_GPRXEIE
 ((
ut32_t
)0x00001000

	)

8212 
	#DSI_FIR0_FAE0
 ((
ut32_t
)0x00000001

	)

8213 
	#DSI_FIR0_FAE1
 ((
ut32_t
)0x00000002

	)

8214 
	#DSI_FIR0_FAE2
 ((
ut32_t
)0x00000004

	)

8215 
	#DSI_FIR0_FAE3
 ((
ut32_t
)0x00000008

	)

8216 
	#DSI_FIR0_FAE4
 ((
ut32_t
)0x00000010

	)

8217 
	#DSI_FIR0_FAE5
 ((
ut32_t
)0x00000020

	)

8218 
	#DSI_FIR0_FAE6
 ((
ut32_t
)0x00000040

	)

8219 
	#DSI_FIR0_FAE7
 ((
ut32_t
)0x00000080

	)

8220 
	#DSI_FIR0_FAE8
 ((
ut32_t
)0x00000100

	)

8221 
	#DSI_FIR0_FAE9
 ((
ut32_t
)0x00000200

	)

8222 
	#DSI_FIR0_FAE10
 ((
ut32_t
)0x00000400

	)

8223 
	#DSI_FIR0_FAE11
 ((
ut32_t
)0x00000800

	)

8224 
	#DSI_FIR0_FAE12
 ((
ut32_t
)0x00001000

	)

8225 
	#DSI_FIR0_FAE13
 ((
ut32_t
)0x00002000

	)

8226 
	#DSI_FIR0_FAE14
 ((
ut32_t
)0x00004000

	)

8227 
	#DSI_FIR0_FAE15
 ((
ut32_t
)0x00008000

	)

8228 
	#DSI_FIR0_FPE0
 ((
ut32_t
)0x00010000

	)

8229 
	#DSI_FIR0_FPE1
 ((
ut32_t
)0x00020000

	)

8230 
	#DSI_FIR0_FPE2
 ((
ut32_t
)0x00040000

	)

8231 
	#DSI_FIR0_FPE3
 ((
ut32_t
)0x00080000

	)

8232 
	#DSI_FIR0_FPE4
 ((
ut32_t
)0x00100000

	)

8235 
	#DSI_FIR1_FTOHSTX
 ((
ut32_t
)0x00000001

	)

8236 
	#DSI_FIR1_FTOLPRX
 ((
ut32_t
)0x00000002

	)

8237 
	#DSI_FIR1_FECCSE
 ((
ut32_t
)0x00000004

	)

8238 
	#DSI_FIR1_FECCME
 ((
ut32_t
)0x00000008

	)

8239 
	#DSI_FIR1_FCRCE
 ((
ut32_t
)0x00000010

	)

8240 
	#DSI_FIR1_FPSE
 ((
ut32_t
)0x00000020

	)

8241 
	#DSI_FIR1_FEOTPE
 ((
ut32_t
)0x00000040

	)

8242 
	#DSI_FIR1_FLPWRE
 ((
ut32_t
)0x00000080

	)

8243 
	#DSI_FIR1_FGCWRE
 ((
ut32_t
)0x00000100

	)

8244 
	#DSI_FIR1_FGPWRE
 ((
ut32_t
)0x00000200

	)

8245 
	#DSI_FIR1_FGPTXE
 ((
ut32_t
)0x00000400

	)

8246 
	#DSI_FIR1_FGPRDE
 ((
ut32_t
)0x00000800

	)

8247 
	#DSI_FIR1_FGPRXE
 ((
ut32_t
)0x00001000

	)

8250 
	#DSI_VSCR_EN
 ((
ut32_t
)0x00000001

	)

8251 
	#DSI_VSCR_UR
 ((
ut32_t
)0x00000100

	)

8254 
	#DSI_LCVCIDR_VCID
 ((
ut32_t
)0x00000003

	)

8255 
	#DSI_LCVCIDR_VCID0
 ((
ut32_t
)0x00000001)

	)

8256 
	#DSI_LCVCIDR_VCID1
 ((
ut32_t
)0x00000002)

	)

8259 
	#DSI_LCCCR_COLC
 ((
ut32_t
)0x0000000F

	)

8260 
	#DSI_LCCCR_COLC0
 ((
ut32_t
)0x00000001)

	)

8261 
	#DSI_LCCCR_COLC1
 ((
ut32_t
)0x00000002)

	)

8262 
	#DSI_LCCCR_COLC2
 ((
ut32_t
)0x00000004)

	)

8263 
	#DSI_LCCCR_COLC3
 ((
ut32_t
)0x00000008)

	)

8265 
	#DSI_LCCCR_LPE
 ((
ut32_t
)0x00000100

	)

8268 
	#DSI_LPMCCR_VLPSIZE
 ((
ut32_t
)0x000000FF

	)

8269 
	#DSI_LPMCCR_VLPSIZE0
 ((
ut32_t
)0x00000001)

	)

8270 
	#DSI_LPMCCR_VLPSIZE1
 ((
ut32_t
)0x00000002)

	)

8271 
	#DSI_LPMCCR_VLPSIZE2
 ((
ut32_t
)0x00000004)

	)

8272 
	#DSI_LPMCCR_VLPSIZE3
 ((
ut32_t
)0x00000008)

	)

8273 
	#DSI_LPMCCR_VLPSIZE4
 ((
ut32_t
)0x00000010)

	)

8274 
	#DSI_LPMCCR_VLPSIZE5
 ((
ut32_t
)0x00000020)

	)

8275 
	#DSI_LPMCCR_VLPSIZE6
 ((
ut32_t
)0x00000040)

	)

8276 
	#DSI_LPMCCR_VLPSIZE7
 ((
ut32_t
)0x00000080)

	)

8278 
	#DSI_LPMCCR_LPSIZE
 ((
ut32_t
)0x00FF0000

	)

8279 
	#DSI_LPMCCR_LPSIZE0
 ((
ut32_t
)0x00010000)

	)

8280 
	#DSI_LPMCCR_LPSIZE1
 ((
ut32_t
)0x00020000)

	)

8281 
	#DSI_LPMCCR_LPSIZE2
 ((
ut32_t
)0x00040000)

	)

8282 
	#DSI_LPMCCR_LPSIZE3
 ((
ut32_t
)0x00080000)

	)

8283 
	#DSI_LPMCCR_LPSIZE4
 ((
ut32_t
)0x00100000)

	)

8284 
	#DSI_LPMCCR_LPSIZE5
 ((
ut32_t
)0x00200000)

	)

8285 
	#DSI_LPMCCR_LPSIZE6
 ((
ut32_t
)0x00400000)

	)

8286 
	#DSI_LPMCCR_LPSIZE7
 ((
ut32_t
)0x00800000)

	)

8289 
	#DSI_VMCCR_VMT
 ((
ut32_t
)0x00000003

	)

8290 
	#DSI_VMCCR_VMT0
 ((
ut32_t
)0x00000001)

	)

8291 
	#DSI_VMCCR_VMT1
 ((
ut32_t
)0x00000002)

	)

8293 
	#DSI_VMCCR_LPVSAE
 ((
ut32_t
)0x00000100

	)

8294 
	#DSI_VMCCR_LPVBPE
 ((
ut32_t
)0x00000200

	)

8295 
	#DSI_VMCCR_LPVFPE
 ((
ut32_t
)0x00000400

	)

8296 
	#DSI_VMCCR_LPVAE
 ((
ut32_t
)0x00000800

	)

8297 
	#DSI_VMCCR_LPHBPE
 ((
ut32_t
)0x00001000

	)

8298 
	#DSI_VMCCR_LPHFE
 ((
ut32_t
)0x00002000

	)

8299 
	#DSI_VMCCR_FBTAAE
 ((
ut32_t
)0x00004000

	)

8300 
	#DSI_VMCCR_LPCE
 ((
ut32_t
)0x00008000

	)

8303 
	#DSI_VPCCR_VPSIZE
 ((
ut32_t
)0x00003FFF

	)

8304 
	#DSI_VPCCR_VPSIZE0
 ((
ut32_t
)0x00000001)

	)

8305 
	#DSI_VPCCR_VPSIZE1
 ((
ut32_t
)0x00000002)

	)

8306 
	#DSI_VPCCR_VPSIZE2
 ((
ut32_t
)0x00000004)

	)

8307 
	#DSI_VPCCR_VPSIZE3
 ((
ut32_t
)0x00000008)

	)

8308 
	#DSI_VPCCR_VPSIZE4
 ((
ut32_t
)0x00000010)

	)

8309 
	#DSI_VPCCR_VPSIZE5
 ((
ut32_t
)0x00000020)

	)

8310 
	#DSI_VPCCR_VPSIZE6
 ((
ut32_t
)0x00000040)

	)

8311 
	#DSI_VPCCR_VPSIZE7
 ((
ut32_t
)0x00000080)

	)

8312 
	#DSI_VPCCR_VPSIZE8
 ((
ut32_t
)0x00000100)

	)

8313 
	#DSI_VPCCR_VPSIZE9
 ((
ut32_t
)0x00000200)

	)

8314 
	#DSI_VPCCR_VPSIZE10
 ((
ut32_t
)0x00000400)

	)

8315 
	#DSI_VPCCR_VPSIZE11
 ((
ut32_t
)0x00000800)

	)

8316 
	#DSI_VPCCR_VPSIZE12
 ((
ut32_t
)0x00001000)

	)

8317 
	#DSI_VPCCR_VPSIZE13
 ((
ut32_t
)0x00002000)

	)

8320 
	#DSI_VCCCR_NUMC
 ((
ut32_t
)0x00001FFF

	)

8321 
	#DSI_VCCCR_NUMC0
 ((
ut32_t
)0x00000001)

	)

8322 
	#DSI_VCCCR_NUMC1
 ((
ut32_t
)0x00000002)

	)

8323 
	#DSI_VCCCR_NUMC2
 ((
ut32_t
)0x00000004)

	)

8324 
	#DSI_VCCCR_NUMC3
 ((
ut32_t
)0x00000008)

	)

8325 
	#DSI_VCCCR_NUMC4
 ((
ut32_t
)0x00000010)

	)

8326 
	#DSI_VCCCR_NUMC5
 ((
ut32_t
)0x00000020)

	)

8327 
	#DSI_VCCCR_NUMC6
 ((
ut32_t
)0x00000040)

	)

8328 
	#DSI_VCCCR_NUMC7
 ((
ut32_t
)0x00000080)

	)

8329 
	#DSI_VCCCR_NUMC8
 ((
ut32_t
)0x00000100)

	)

8330 
	#DSI_VCCCR_NUMC9
 ((
ut32_t
)0x00000200)

	)

8331 
	#DSI_VCCCR_NUMC10
 ((
ut32_t
)0x00000400)

	)

8332 
	#DSI_VCCCR_NUMC11
 ((
ut32_t
)0x00000800)

	)

8333 
	#DSI_VCCCR_NUMC12
 ((
ut32_t
)0x00001000)

	)

8336 
	#DSI_VNPCCR_NPSIZE
 ((
ut32_t
)0x00001FFF

	)

8337 
	#DSI_VNPCCR_NPSIZE0
 ((
ut32_t
)0x00000001)

	)

8338 
	#DSI_VNPCCR_NPSIZE1
 ((
ut32_t
)0x00000002)

	)

8339 
	#DSI_VNPCCR_NPSIZE2
 ((
ut32_t
)0x00000004)

	)

8340 
	#DSI_VNPCCR_NPSIZE3
 ((
ut32_t
)0x00000008)

	)

8341 
	#DSI_VNPCCR_NPSIZE4
 ((
ut32_t
)0x00000010)

	)

8342 
	#DSI_VNPCCR_NPSIZE5
 ((
ut32_t
)0x00000020)

	)

8343 
	#DSI_VNPCCR_NPSIZE6
 ((
ut32_t
)0x00000040)

	)

8344 
	#DSI_VNPCCR_NPSIZE7
 ((
ut32_t
)0x00000080)

	)

8345 
	#DSI_VNPCCR_NPSIZE8
 ((
ut32_t
)0x00000100)

	)

8346 
	#DSI_VNPCCR_NPSIZE9
 ((
ut32_t
)0x00000200)

	)

8347 
	#DSI_VNPCCR_NPSIZE10
 ((
ut32_t
)0x00000400)

	)

8348 
	#DSI_VNPCCR_NPSIZE11
 ((
ut32_t
)0x00000800)

	)

8349 
	#DSI_VNPCCR_NPSIZE12
 ((
ut32_t
)0x00001000)

	)

8352 
	#DSI_VHSACCR_HSA
 ((
ut32_t
)0x00000FFF

	)

8353 
	#DSI_VHSACCR_HSA0
 ((
ut32_t
)0x00000001)

	)

8354 
	#DSI_VHSACCR_HSA1
 ((
ut32_t
)0x00000002)

	)

8355 
	#DSI_VHSACCR_HSA2
 ((
ut32_t
)0x00000004)

	)

8356 
	#DSI_VHSACCR_HSA3
 ((
ut32_t
)0x00000008)

	)

8357 
	#DSI_VHSACCR_HSA4
 ((
ut32_t
)0x00000010)

	)

8358 
	#DSI_VHSACCR_HSA5
 ((
ut32_t
)0x00000020)

	)

8359 
	#DSI_VHSACCR_HSA6
 ((
ut32_t
)0x00000040)

	)

8360 
	#DSI_VHSACCR_HSA7
 ((
ut32_t
)0x00000080)

	)

8361 
	#DSI_VHSACCR_HSA8
 ((
ut32_t
)0x00000100)

	)

8362 
	#DSI_VHSACCR_HSA9
 ((
ut32_t
)0x00000200)

	)

8363 
	#DSI_VHSACCR_HSA10
 ((
ut32_t
)0x00000400)

	)

8364 
	#DSI_VHSACCR_HSA11
 ((
ut32_t
)0x00000800)

	)

8367 
	#DSI_VHBPCCR_HBP
 ((
ut32_t
)0x00000FFF

	)

8368 
	#DSI_VHBPCCR_HBP0
 ((
ut32_t
)0x00000001)

	)

8369 
	#DSI_VHBPCCR_HBP1
 ((
ut32_t
)0x00000002)

	)

8370 
	#DSI_VHBPCCR_HBP2
 ((
ut32_t
)0x00000004)

	)

8371 
	#DSI_VHBPCCR_HBP3
 ((
ut32_t
)0x00000008)

	)

8372 
	#DSI_VHBPCCR_HBP4
 ((
ut32_t
)0x00000010)

	)

8373 
	#DSI_VHBPCCR_HBP5
 ((
ut32_t
)0x00000020)

	)

8374 
	#DSI_VHBPCCR_HBP6
 ((
ut32_t
)0x00000040)

	)

8375 
	#DSI_VHBPCCR_HBP7
 ((
ut32_t
)0x00000080)

	)

8376 
	#DSI_VHBPCCR_HBP8
 ((
ut32_t
)0x00000100)

	)

8377 
	#DSI_VHBPCCR_HBP9
 ((
ut32_t
)0x00000200)

	)

8378 
	#DSI_VHBPCCR_HBP10
 ((
ut32_t
)0x00000400)

	)

8379 
	#DSI_VHBPCCR_HBP11
 ((
ut32_t
)0x00000800)

	)

8382 
	#DSI_VLCCR_HLINE
 ((
ut32_t
)0x00007FFF

	)

8383 
	#DSI_VLCCR_HLINE0
 ((
ut32_t
)0x00000001)

	)

8384 
	#DSI_VLCCR_HLINE1
 ((
ut32_t
)0x00000002)

	)

8385 
	#DSI_VLCCR_HLINE2
 ((
ut32_t
)0x00000004)

	)

8386 
	#DSI_VLCCR_HLINE3
 ((
ut32_t
)0x00000008)

	)

8387 
	#DSI_VLCCR_HLINE4
 ((
ut32_t
)0x00000010)

	)

8388 
	#DSI_VLCCR_HLINE5
 ((
ut32_t
)0x00000020)

	)

8389 
	#DSI_VLCCR_HLINE6
 ((
ut32_t
)0x00000040)

	)

8390 
	#DSI_VLCCR_HLINE7
 ((
ut32_t
)0x00000080)

	)

8391 
	#DSI_VLCCR_HLINE8
 ((
ut32_t
)0x00000100)

	)

8392 
	#DSI_VLCCR_HLINE9
 ((
ut32_t
)0x00000200)

	)

8393 
	#DSI_VLCCR_HLINE10
 ((
ut32_t
)0x00000400)

	)

8394 
	#DSI_VLCCR_HLINE11
 ((
ut32_t
)0x00000800)

	)

8395 
	#DSI_VLCCR_HLINE12
 ((
ut32_t
)0x00001000)

	)

8396 
	#DSI_VLCCR_HLINE13
 ((
ut32_t
)0x00002000)

	)

8397 
	#DSI_VLCCR_HLINE14
 ((
ut32_t
)0x00004000)

	)

8400 
	#DSI_VVSACCR_VSA
 ((
ut32_t
)0x000003FF

	)

8401 
	#DSI_VVSACCR_VSA0
 ((
ut32_t
)0x00000001)

	)

8402 
	#DSI_VVSACCR_VSA1
 ((
ut32_t
)0x00000002)

	)

8403 
	#DSI_VVSACCR_VSA2
 ((
ut32_t
)0x00000004)

	)

8404 
	#DSI_VVSACCR_VSA3
 ((
ut32_t
)0x00000008)

	)

8405 
	#DSI_VVSACCR_VSA4
 ((
ut32_t
)0x00000010)

	)

8406 
	#DSI_VVSACCR_VSA5
 ((
ut32_t
)0x00000020)

	)

8407 
	#DSI_VVSACCR_VSA6
 ((
ut32_t
)0x00000040)

	)

8408 
	#DSI_VVSACCR_VSA7
 ((
ut32_t
)0x00000080)

	)

8409 
	#DSI_VVSACCR_VSA8
 ((
ut32_t
)0x00000100)

	)

8410 
	#DSI_VVSACCR_VSA9
 ((
ut32_t
)0x00000200)

	)

8413 
	#DSI_VVBPCCR_VBP
 ((
ut32_t
)0x000003FF

	)

8414 
	#DSI_VVBPCCR_VBP0
 ((
ut32_t
)0x00000001)

	)

8415 
	#DSI_VVBPCCR_VBP1
 ((
ut32_t
)0x00000002)

	)

8416 
	#DSI_VVBPCCR_VBP2
 ((
ut32_t
)0x00000004)

	)

8417 
	#DSI_VVBPCCR_VBP3
 ((
ut32_t
)0x00000008)

	)

8418 
	#DSI_VVBPCCR_VBP4
 ((
ut32_t
)0x00000010)

	)

8419 
	#DSI_VVBPCCR_VBP5
 ((
ut32_t
)0x00000020)

	)

8420 
	#DSI_VVBPCCR_VBP6
 ((
ut32_t
)0x00000040)

	)

8421 
	#DSI_VVBPCCR_VBP7
 ((
ut32_t
)0x00000080)

	)

8422 
	#DSI_VVBPCCR_VBP8
 ((
ut32_t
)0x00000100)

	)

8423 
	#DSI_VVBPCCR_VBP9
 ((
ut32_t
)0x00000200)

	)

8426 
	#DSI_VVFPCCR_VFP
 ((
ut32_t
)0x000003FF

	)

8427 
	#DSI_VVFPCCR_VFP0
 ((
ut32_t
)0x00000001)

	)

8428 
	#DSI_VVFPCCR_VFP1
 ((
ut32_t
)0x00000002)

	)

8429 
	#DSI_VVFPCCR_VFP2
 ((
ut32_t
)0x00000004)

	)

8430 
	#DSI_VVFPCCR_VFP3
 ((
ut32_t
)0x00000008)

	)

8431 
	#DSI_VVFPCCR_VFP4
 ((
ut32_t
)0x00000010)

	)

8432 
	#DSI_VVFPCCR_VFP5
 ((
ut32_t
)0x00000020)

	)

8433 
	#DSI_VVFPCCR_VFP6
 ((
ut32_t
)0x00000040)

	)

8434 
	#DSI_VVFPCCR_VFP7
 ((
ut32_t
)0x00000080)

	)

8435 
	#DSI_VVFPCCR_VFP8
 ((
ut32_t
)0x00000100)

	)

8436 
	#DSI_VVFPCCR_VFP9
 ((
ut32_t
)0x00000200)

	)

8439 
	#DSI_VVACCR_VA
 ((
ut32_t
)0x00003FFF

	)

8440 
	#DSI_VVACCR_VA0
 ((
ut32_t
)0x00000001)

	)

8441 
	#DSI_VVACCR_VA1
 ((
ut32_t
)0x00000002)

	)

8442 
	#DSI_VVACCR_VA2
 ((
ut32_t
)0x00000004)

	)

8443 
	#DSI_VVACCR_VA3
 ((
ut32_t
)0x00000008)

	)

8444 
	#DSI_VVACCR_VA4
 ((
ut32_t
)0x00000010)

	)

8445 
	#DSI_VVACCR_VA5
 ((
ut32_t
)0x00000020)

	)

8446 
	#DSI_VVACCR_VA6
 ((
ut32_t
)0x00000040)

	)

8447 
	#DSI_VVACCR_VA7
 ((
ut32_t
)0x00000080)

	)

8448 
	#DSI_VVACCR_VA8
 ((
ut32_t
)0x00000100)

	)

8449 
	#DSI_VVACCR_VA9
 ((
ut32_t
)0x00000200)

	)

8450 
	#DSI_VVACCR_VA10
 ((
ut32_t
)0x00000400)

	)

8451 
	#DSI_VVACCR_VA11
 ((
ut32_t
)0x00000800)

	)

8452 
	#DSI_VVACCR_VA12
 ((
ut32_t
)0x00001000)

	)

8453 
	#DSI_VVACCR_VA13
 ((
ut32_t
)0x00002000)

	)

8456 
	#DSI_TDCCR_3DM
 ((
ut32_t
)0x00000003

	)

8457 
	#DSI_TDCCR_3DM0
 ((
ut32_t
)0x00000001)

	)

8458 
	#DSI_TDCCR_3DM1
 ((
ut32_t
)0x00000002)

	)

8460 
	#DSI_TDCCR_3DF
 ((
ut32_t
)0x0000000C

	)

8461 
	#DSI_TDCCR_3DF0
 ((
ut32_t
)0x00000004)

	)

8462 
	#DSI_TDCCR_3DF1
 ((
ut32_t
)0x00000008)

	)

8464 
	#DSI_TDCCR_SVS
 ((
ut32_t
)0x00000010

	)

8465 
	#DSI_TDCCR_RF
 ((
ut32_t
)0x00000020

	)

8466 
	#DSI_TDCCR_S3DC
 ((
ut32_t
)0x00010000

	)

8469 
	#DSI_WCFGR_DSIM
 ((
ut32_t
)0x00000001

	)

8470 
	#DSI_WCFGR_COLMUX
 ((
ut32_t
)0x0000000E

	)

8471 
	#DSI_WCFGR_COLMUX0
 ((
ut32_t
)0x00000002)

	)

8472 
	#DSI_WCFGR_COLMUX1
 ((
ut32_t
)0x00000004)

	)

8473 
	#DSI_WCFGR_COLMUX2
 ((
ut32_t
)0x00000008)

	)

8475 
	#DSI_WCFGR_TESRC
 ((
ut32_t
)0x00000010

	)

8476 
	#DSI_WCFGR_TEPOL
 ((
ut32_t
)0x00000020

	)

8477 
	#DSI_WCFGR_AR
 ((
ut32_t
)0x00000040

	)

8478 
	#DSI_WCFGR_VSPOL
 ((
ut32_t
)0x00000080

	)

8481 
	#DSI_WCR_COLM
 ((
ut32_t
)0x00000001

	)

8482 
	#DSI_WCR_SHTDN
 ((
ut32_t
)0x00000002

	)

8483 
	#DSI_WCR_LTDCEN
 ((
ut32_t
)0x00000004

	)

8484 
	#DSI_WCR_DSIEN
 ((
ut32_t
)0x00000008

	)

8487 
	#DSI_WIER_TEIE
 ((
ut32_t
)0x00000001

	)

8488 
	#DSI_WIER_ERIE
 ((
ut32_t
)0x00000002

	)

8489 
	#DSI_WIER_PLLLIE
 ((
ut32_t
)0x00000200

	)

8490 
	#DSI_WIER_PLLUIE
 ((
ut32_t
)0x00000400

	)

8491 
	#DSI_WIER_RRIE
 ((
ut32_t
)0x00002000

	)

8494 
	#DSI_WISR_TEIF
 ((
ut32_t
)0x00000001

	)

8495 
	#DSI_WISR_ERIF
 ((
ut32_t
)0x00000002

	)

8496 
	#DSI_WISR_BUSY
 ((
ut32_t
)0x00000004

	)

8497 
	#DSI_WISR_PLLLS
 ((
ut32_t
)0x00000100

	)

8498 
	#DSI_WISR_PLLLIF
 ((
ut32_t
)0x00000200

	)

8499 
	#DSI_WISR_PLLUIF
 ((
ut32_t
)0x00000400

	)

8500 
	#DSI_WISR_RRS
 ((
ut32_t
)0x00001000

	)

8501 
	#DSI_WISR_RRIF
 ((
ut32_t
)0x00002000

	)

8504 
	#DSI_WIFCR_CTEIF
 ((
ut32_t
)0x00000001

	)

8505 
	#DSI_WIFCR_CERIF
 ((
ut32_t
)0x00000002

	)

8506 
	#DSI_WIFCR_CPLLLIF
 ((
ut32_t
)0x00000200

	)

8507 
	#DSI_WIFCR_CPLLUIF
 ((
ut32_t
)0x00000400

	)

8508 
	#DSI_WIFCR_CRRIF
 ((
ut32_t
)0x00002000

	)

8511 
	#DSI_WPCR0_UIX4
 ((
ut32_t
)0x0000003F

	)

8512 
	#DSI_WPCR0_UIX4_0
 ((
ut32_t
)0x00000001)

	)

8513 
	#DSI_WPCR0_UIX4_1
 ((
ut32_t
)0x00000002)

	)

8514 
	#DSI_WPCR0_UIX4_2
 ((
ut32_t
)0x00000004)

	)

8515 
	#DSI_WPCR0_UIX4_3
 ((
ut32_t
)0x00000008)

	)

8516 
	#DSI_WPCR0_UIX4_4
 ((
ut32_t
)0x00000010)

	)

8517 
	#DSI_WPCR0_UIX4_5
 ((
ut32_t
)0x00000020)

	)

8519 
	#DSI_WPCR0_SWCL
 ((
ut32_t
)0x00000040

	)

8520 
	#DSI_WPCR0_SWDL0
 ((
ut32_t
)0x00000080

	)

8521 
	#DSI_WPCR0_SWDL1
 ((
ut32_t
)0x00000100

	)

8522 
	#DSI_WPCR0_HSICL
 ((
ut32_t
)0x00000200

	)

8523 
	#DSI_WPCR0_HSIDL0
 ((
ut32_t
)0x00000400

	)

8524 
	#DSI_WPCR0_HSIDL1
 ((
ut32_t
)0x00000800

	)

8525 
	#DSI_WPCR0_FTXSMCL
 ((
ut32_t
)0x00001000

	)

8526 
	#DSI_WPCR0_FTXSMDL
 ((
ut32_t
)0x00002000

	)

8527 
	#DSI_WPCR0_CDOFFDL
 ((
ut32_t
)0x00004000

	)

8528 
	#DSI_WPCR0_TDDL
 ((
ut32_t
)0x00010000

	)

8529 
	#DSI_WPCR0_PDEN
 ((
ut32_t
)0x00040000

	)

8530 
	#DSI_WPCR0_TCLKPREPEN
 ((
ut32_t
)0x00080000

	)

8531 
	#DSI_WPCR0_TCLKZEROEN
 ((
ut32_t
)0x00100000

	)

8532 
	#DSI_WPCR0_THSPREPEN
 ((
ut32_t
)0x00200000

	)

8533 
	#DSI_WPCR0_THSTRAILEN
 ((
ut32_t
)0x00400000

	)

8534 
	#DSI_WPCR0_THSZEROEN
 ((
ut32_t
)0x00800000

	)

8535 
	#DSI_WPCR0_TLPXDEN
 ((
ut32_t
)0x01000000

	)

8536 
	#DSI_WPCR0_THSEXITEN
 ((
ut32_t
)0x02000000

	)

8537 
	#DSI_WPCR0_TLPXCEN
 ((
ut32_t
)0x04000000

	)

8538 
	#DSI_WPCR0_TCLKPOSTEN
 ((
ut32_t
)0x08000000

	)

8541 
	#DSI_WPCR1_HSTXDCL
 ((
ut32_t
)0x00000003

	)

8542 
	#DSI_WPCR1_HSTXDCL0
 ((
ut32_t
)0x00000001)

	)

8543 
	#DSI_WPCR1_HSTXDCL1
 ((
ut32_t
)0x00000002)

	)

8545 
	#DSI_WPCR1_HSTXDDL
 ((
ut32_t
)0x0000000C

	)

8546 
	#DSI_WPCR1_HSTXDDL0
 ((
ut32_t
)0x00000004)

	)

8547 
	#DSI_WPCR1_HSTXDDL1
 ((
ut32_t
)0x00000008)

	)

8549 
	#DSI_WPCR1_LPSRCCL
 ((
ut32_t
)0x000000C0

	)

8550 
	#DSI_WPCR1_LPSRCCL0
 ((
ut32_t
)0x00000040)

	)

8551 
	#DSI_WPCR1_LPSRCCL1
 ((
ut32_t
)0x00000080)

	)

8553 
	#DSI_WPCR1_LPSRCDL
 ((
ut32_t
)0x00000300

	)

8554 
	#DSI_WPCR1_LPSRCDL0
 ((
ut32_t
)0x00000100)

	)

8555 
	#DSI_WPCR1_LPSRCDL1
 ((
ut32_t
)0x00000200)

	)

8557 
	#DSI_WPCR1_SDDC
 ((
ut32_t
)0x00001000

	)

8559 
	#DSI_WPCR1_LPRXVCDL
 ((
ut32_t
)0x0000C000

	)

8560 
	#DSI_WPCR1_LPRXVCDL0
 ((
ut32_t
)0x00004000)

	)

8561 
	#DSI_WPCR1_LPRXVCDL1
 ((
ut32_t
)0x00008000)

	)

8563 
	#DSI_WPCR1_HSTXSRCCL
 ((
ut32_t
)0x00030000

	)

8564 
	#DSI_WPCR1_HSTXSRCCL0
 ((
ut32_t
)0x00010000)

	)

8565 
	#DSI_WPCR1_HSTXSRCCL1
 ((
ut32_t
)0x00020000)

	)

8567 
	#DSI_WPCR1_HSTXSRCDL
 ((
ut32_t
)0x000C0000

	)

8568 
	#DSI_WPCR1_HSTXSRCDL0
 ((
ut32_t
)0x00040000)

	)

8569 
	#DSI_WPCR1_HSTXSRCDL1
 ((
ut32_t
)0x00080000)

	)

8571 
	#DSI_WPCR1_FLPRXLPM
 ((
ut32_t
)0x00400000

	)

8573 
	#DSI_WPCR1_LPRXFT
 ((
ut32_t
)0x06000000

	)

8574 
	#DSI_WPCR1_LPRXFT0
 ((
ut32_t
)0x02000000)

	)

8575 
	#DSI_WPCR1_LPRXFT1
 ((
ut32_t
)0x04000000)

	)

8578 
	#DSI_WPCR2_TCLKPREP
 ((
ut32_t
)0x000000FF

	)

8579 
	#DSI_WPCR2_TCLKPREP0
 ((
ut32_t
)0x00000001)

	)

8580 
	#DSI_WPCR2_TCLKPREP1
 ((
ut32_t
)0x00000002)

	)

8581 
	#DSI_WPCR2_TCLKPREP2
 ((
ut32_t
)0x00000004)

	)

8582 
	#DSI_WPCR2_TCLKPREP3
 ((
ut32_t
)0x00000008)

	)

8583 
	#DSI_WPCR2_TCLKPREP4
 ((
ut32_t
)0x00000010)

	)

8584 
	#DSI_WPCR2_TCLKPREP5
 ((
ut32_t
)0x00000020)

	)

8585 
	#DSI_WPCR2_TCLKPREP6
 ((
ut32_t
)0x00000040)

	)

8586 
	#DSI_WPCR2_TCLKPREP7
 ((
ut32_t
)0x00000080)

	)

8588 
	#DSI_WPCR2_TCLKZERO
 ((
ut32_t
)0x0000FF00

	)

8589 
	#DSI_WPCR2_TCLKZERO0
 ((
ut32_t
)0x00000100)

	)

8590 
	#DSI_WPCR2_TCLKZERO1
 ((
ut32_t
)0x00000200)

	)

8591 
	#DSI_WPCR2_TCLKZERO2
 ((
ut32_t
)0x00000400)

	)

8592 
	#DSI_WPCR2_TCLKZERO3
 ((
ut32_t
)0x00000800)

	)

8593 
	#DSI_WPCR2_TCLKZERO4
 ((
ut32_t
)0x00001000)

	)

8594 
	#DSI_WPCR2_TCLKZERO5
 ((
ut32_t
)0x00002000)

	)

8595 
	#DSI_WPCR2_TCLKZERO6
 ((
ut32_t
)0x00004000)

	)

8596 
	#DSI_WPCR2_TCLKZERO7
 ((
ut32_t
)0x00008000)

	)

8598 
	#DSI_WPCR2_THSPREP
 ((
ut32_t
)0x00FF0000

	)

8599 
	#DSI_WPCR2_THSPREP0
 ((
ut32_t
)0x00010000)

	)

8600 
	#DSI_WPCR2_THSPREP1
 ((
ut32_t
)0x00020000)

	)

8601 
	#DSI_WPCR2_THSPREP2
 ((
ut32_t
)0x00040000)

	)

8602 
	#DSI_WPCR2_THSPREP3
 ((
ut32_t
)0x00080000)

	)

8603 
	#DSI_WPCR2_THSPREP4
 ((
ut32_t
)0x00100000)

	)

8604 
	#DSI_WPCR2_THSPREP5
 ((
ut32_t
)0x00200000)

	)

8605 
	#DSI_WPCR2_THSPREP6
 ((
ut32_t
)0x00400000)

	)

8606 
	#DSI_WPCR2_THSPREP7
 ((
ut32_t
)0x00800000)

	)

8608 
	#DSI_WPCR2_THSTRAIL
 ((
ut32_t
)0xFF000000

	)

8609 
	#DSI_WPCR2_THSTRAIL0
 ((
ut32_t
)0x01000000)

	)

8610 
	#DSI_WPCR2_THSTRAIL1
 ((
ut32_t
)0x02000000)

	)

8611 
	#DSI_WPCR2_THSTRAIL2
 ((
ut32_t
)0x04000000)

	)

8612 
	#DSI_WPCR2_THSTRAIL3
 ((
ut32_t
)0x08000000)

	)

8613 
	#DSI_WPCR2_THSTRAIL4
 ((
ut32_t
)0x10000000)

	)

8614 
	#DSI_WPCR2_THSTRAIL5
 ((
ut32_t
)0x20000000)

	)

8615 
	#DSI_WPCR2_THSTRAIL6
 ((
ut32_t
)0x40000000)

	)

8616 
	#DSI_WPCR2_THSTRAIL7
 ((
ut32_t
)0x80000000)

	)

8619 
	#DSI_WPCR3_THSZERO
 ((
ut32_t
)0x000000FF

	)

8620 
	#DSI_WPCR3_THSZERO0
 ((
ut32_t
)0x00000001)

	)

8621 
	#DSI_WPCR3_THSZERO1
 ((
ut32_t
)0x00000002)

	)

8622 
	#DSI_WPCR3_THSZERO2
 ((
ut32_t
)0x00000004)

	)

8623 
	#DSI_WPCR3_THSZERO3
 ((
ut32_t
)0x00000008)

	)

8624 
	#DSI_WPCR3_THSZERO4
 ((
ut32_t
)0x00000010)

	)

8625 
	#DSI_WPCR3_THSZERO5
 ((
ut32_t
)0x00000020)

	)

8626 
	#DSI_WPCR3_THSZERO6
 ((
ut32_t
)0x00000040)

	)

8627 
	#DSI_WPCR3_THSZERO7
 ((
ut32_t
)0x00000080)

	)

8629 
	#DSI_WPCR3_TLPXD
 ((
ut32_t
)0x0000FF00

	)

8630 
	#DSI_WPCR3_TLPXD0
 ((
ut32_t
)0x00000100)

	)

8631 
	#DSI_WPCR3_TLPXD1
 ((
ut32_t
)0x00000200)

	)

8632 
	#DSI_WPCR3_TLPXD2
 ((
ut32_t
)0x00000400)

	)

8633 
	#DSI_WPCR3_TLPXD3
 ((
ut32_t
)0x00000800)

	)

8634 
	#DSI_WPCR3_TLPXD4
 ((
ut32_t
)0x00001000)

	)

8635 
	#DSI_WPCR3_TLPXD5
 ((
ut32_t
)0x00002000)

	)

8636 
	#DSI_WPCR3_TLPXD6
 ((
ut32_t
)0x00004000)

	)

8637 
	#DSI_WPCR3_TLPXD7
 ((
ut32_t
)0x00008000)

	)

8639 
	#DSI_WPCR3_THSEXIT
 ((
ut32_t
)0x00FF0000

	)

8640 
	#DSI_WPCR3_THSEXIT0
 ((
ut32_t
)0x00010000)

	)

8641 
	#DSI_WPCR3_THSEXIT1
 ((
ut32_t
)0x00020000)

	)

8642 
	#DSI_WPCR3_THSEXIT2
 ((
ut32_t
)0x00040000)

	)

8643 
	#DSI_WPCR3_THSEXIT3
 ((
ut32_t
)0x00080000)

	)

8644 
	#DSI_WPCR3_THSEXIT4
 ((
ut32_t
)0x00100000)

	)

8645 
	#DSI_WPCR3_THSEXIT5
 ((
ut32_t
)0x00200000)

	)

8646 
	#DSI_WPCR3_THSEXIT6
 ((
ut32_t
)0x00400000)

	)

8647 
	#DSI_WPCR3_THSEXIT7
 ((
ut32_t
)0x00800000)

	)

8649 
	#DSI_WPCR3_TLPXC
 ((
ut32_t
)0xFF000000

	)

8650 
	#DSI_WPCR3_TLPXC0
 ((
ut32_t
)0x01000000)

	)

8651 
	#DSI_WPCR3_TLPXC1
 ((
ut32_t
)0x02000000)

	)

8652 
	#DSI_WPCR3_TLPXC2
 ((
ut32_t
)0x04000000)

	)

8653 
	#DSI_WPCR3_TLPXC3
 ((
ut32_t
)0x08000000)

	)

8654 
	#DSI_WPCR3_TLPXC4
 ((
ut32_t
)0x10000000)

	)

8655 
	#DSI_WPCR3_TLPXC5
 ((
ut32_t
)0x20000000)

	)

8656 
	#DSI_WPCR3_TLPXC6
 ((
ut32_t
)0x40000000)

	)

8657 
	#DSI_WPCR3_TLPXC7
 ((
ut32_t
)0x80000000)

	)

8660 
	#DSI_WPCR4_TCLKPOST
 ((
ut32_t
)0x000000FF

	)

8661 
	#DSI_WPCR4_TCLKPOST0
 ((
ut32_t
)0x00000001)

	)

8662 
	#DSI_WPCR4_TCLKPOST1
 ((
ut32_t
)0x00000002)

	)

8663 
	#DSI_WPCR4_TCLKPOST2
 ((
ut32_t
)0x00000004)

	)

8664 
	#DSI_WPCR4_TCLKPOST3
 ((
ut32_t
)0x00000008)

	)

8665 
	#DSI_WPCR4_TCLKPOST4
 ((
ut32_t
)0x00000010)

	)

8666 
	#DSI_WPCR4_TCLKPOST5
 ((
ut32_t
)0x00000020)

	)

8667 
	#DSI_WPCR4_TCLKPOST6
 ((
ut32_t
)0x00000040)

	)

8668 
	#DSI_WPCR4_TCLKPOST7
 ((
ut32_t
)0x00000080)

	)

8671 
	#DSI_WRPCR_PLLEN
 ((
ut32_t
)0x00000001

	)

8672 
	#DSI_WRPCR_PLL_NDIV
 ((
ut32_t
)0x000001FC

	)

8673 
	#DSI_WRPCR_PLL_NDIV0
 ((
ut32_t
)0x00000004)

	)

8674 
	#DSI_WRPCR_PLL_NDIV1
 ((
ut32_t
)0x00000008)

	)

8675 
	#DSI_WRPCR_PLL_NDIV2
 ((
ut32_t
)0x00000010)

	)

8676 
	#DSI_WRPCR_PLL_NDIV3
 ((
ut32_t
)0x00000020)

	)

8677 
	#DSI_WRPCR_PLL_NDIV4
 ((
ut32_t
)0x00000040)

	)

8678 
	#DSI_WRPCR_PLL_NDIV5
 ((
ut32_t
)0x00000080)

	)

8679 
	#DSI_WRPCR_PLL_NDIV6
 ((
ut32_t
)0x00000100)

	)

8681 
	#DSI_WRPCR_PLL_IDF
 ((
ut32_t
)0x00007800

	)

8682 
	#DSI_WRPCR_PLL_IDF0
 ((
ut32_t
)0x00000800)

	)

8683 
	#DSI_WRPCR_PLL_IDF1
 ((
ut32_t
)0x00001000)

	)

8684 
	#DSI_WRPCR_PLL_IDF2
 ((
ut32_t
)0x00002000)

	)

8685 
	#DSI_WRPCR_PLL_IDF3
 ((
ut32_t
)0x00004000)

	)

8687 
	#DSI_WRPCR_PLL_ODF
 ((
ut32_t
)0x00030000

	)

8688 
	#DSI_WRPCR_PLL_ODF0
 ((
ut32_t
)0x00010000)

	)

8689 
	#DSI_WRPCR_PLL_ODF1
 ((
ut32_t
)0x00020000)

	)

8691 
	#DSI_WRPCR_REGEN
 ((
ut32_t
)0x01000000

	)

8700 
	#PWR_CR_LPDS
 ((
ut32_t
)0x00000001

	)

8701 
	#PWR_CR_PDDS
 ((
ut32_t
)0x00000002

	)

8702 
	#PWR_CR_CWUF
 ((
ut32_t
)0x00000004

	)

8703 
	#PWR_CR_CSBF
 ((
ut32_t
)0x00000008

	)

8704 
	#PWR_CR_PVDE
 ((
ut32_t
)0x00000010

	)

8706 
	#PWR_CR_PLS
 ((
ut32_t
)0x000000E0

	)

8707 
	#PWR_CR_PLS_0
 ((
ut32_t
)0x00000020

	)

8708 
	#PWR_CR_PLS_1
 ((
ut32_t
)0x00000040

	)

8709 
	#PWR_CR_PLS_2
 ((
ut32_t
)0x00000080

	)

8712 
	#PWR_CR_PLS_LEV0
 ((
ut32_t
)0x00000000

	)

8713 
	#PWR_CR_PLS_LEV1
 ((
ut32_t
)0x00000020

	)

8714 
	#PWR_CR_PLS_LEV2
 ((
ut32_t
)0x00000040

	)

8715 
	#PWR_CR_PLS_LEV3
 ((
ut32_t
)0x00000060

	)

8716 
	#PWR_CR_PLS_LEV4
 ((
ut32_t
)0x00000080

	)

8717 
	#PWR_CR_PLS_LEV5
 ((
ut32_t
)0x000000A0

	)

8718 
	#PWR_CR_PLS_LEV6
 ((
ut32_t
)0x000000C0

	)

8719 
	#PWR_CR_PLS_LEV7
 ((
ut32_t
)0x000000E0

	)

8721 
	#PWR_CR_DBP
 ((
ut32_t
)0x00000100

	)

8722 
	#PWR_CR_FPDS
 ((
ut32_t
)0x00000200

	)

8723 
	#PWR_CR_LPUDS
 ((
ut32_t
)0x00000400

	)

8724 
	#PWR_CR_MRUDS
 ((
ut32_t
)0x00000800

	)

8726 
	#PWR_CR_LPLVDS
 ((
ut32_t
)0x00000400

	)

8727 
	#PWR_CR_MRLVDS
 ((
ut32_t
)0x00000800

	)

8729 
	#PWR_CR_ADCDC1
 ((
ut32_t
)0x00002000

	)

8731 
	#PWR_CR_VOS
 ((
ut32_t
)0x0000C000

	)

8732 
	#PWR_CR_VOS_0
 ((
ut32_t
)0x00004000

	)

8733 
	#PWR_CR_VOS_1
 ((
ut32_t
)0x00008000

	)

8735 
	#PWR_CR_ODEN
 ((
ut32_t
)0x00010000

	)

8736 
	#PWR_CR_ODSWEN
 ((
ut32_t
)0x00020000

	)

8737 
	#PWR_CR_UDEN
 ((
ut32_t
)0x000C0000

	)

8738 
	#PWR_CR_UDEN_0
 ((
ut32_t
)0x00040000

	)

8739 
	#PWR_CR_UDEN_1
 ((
ut32_t
)0x00080000

	)

8741 
	#PWR_CR_FMSSR
 ((
ut32_t
)0x00100000

	)

8742 
	#PWR_CR_FISSR
 ((
ut32_t
)0x00200000

	)

8745 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

8748 
	#PWR_CSR_WUF
 ((
ut32_t
)0x00000001

	)

8749 
	#PWR_CSR_SBF
 ((
ut32_t
)0x00000002

	)

8750 
	#PWR_CSR_PVDO
 ((
ut32_t
)0x00000004

	)

8751 
	#PWR_CSR_BRR
 ((
ut32_t
)0x00000008

	)

8752 
	#PWR_CSR_WUPP
 ((
ut32_t
)0x00000080

	)

8753 
	#PWR_CSR_EWUP
 ((
ut32_t
)0x00000100

	)

8754 
	#PWR_CSR_BRE
 ((
ut32_t
)0x00000200

	)

8755 
	#PWR_CSR_VOSRDY
 ((
ut32_t
)0x00004000

	)

8756 
	#PWR_CSR_ODRDY
 ((
ut32_t
)0x00010000

	)

8757 
	#PWR_CSR_ODSWRDY
 ((
ut32_t
)0x00020000

	)

8758 
	#PWR_CSR_UDSWRDY
 ((
ut32_t
)0x000C0000

	)

8761 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

8763 #i
	`defed
(
STM32F412xG
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

8770 
	#QUADSPI_CR_EN
 ((
ut32_t
)0x00000001

	)

8771 
	#QUADSPI_CR_ABORT
 ((
ut32_t
)0x00000002

	)

8772 
	#QUADSPI_CR_DMAEN
 ((
ut32_t
)0x00000004

	)

8773 
	#QUADSPI_CR_TCEN
 ((
ut32_t
)0x00000008

	)

8774 
	#QUADSPI_CR_SSHIFT
 ((
ut32_t
)0x00000010

	)

8775 
	#QUADSPI_CR_DFM
 ((
ut32_t
)0x00000040

	)

8776 
	#QUADSPI_CR_FSEL
 ((
ut32_t
)0x00000080

	)

8777 
	#QUADSPI_CR_FTHRES
 ((
ut32_t
)0x00001F00

	)

8778 
	#QUADSPI_CR_FTHRES_0
 ((
ut32_t
)0x00000100

	)

8779 
	#QUADSPI_CR_FTHRES_1
 ((
ut32_t
)0x00000200

	)

8780 
	#QUADSPI_CR_FTHRES_2
 ((
ut32_t
)0x00000400

	)

8781 
	#QUADSPI_CR_FTHRES_3
 ((
ut32_t
)0x00000800

	)

8782 
	#QUADSPI_CR_FTHRES_4
 ((
ut32_t
)0x00001000

	)

8783 
	#QUADSPI_CR_TEIE
 ((
ut32_t
)0x00010000

	)

8784 
	#QUADSPI_CR_TCIE
 ((
ut32_t
)0x00020000

	)

8785 
	#QUADSPI_CR_FTIE
 ((
ut32_t
)0x00040000

	)

8786 
	#QUADSPI_CR_SMIE
 ((
ut32_t
)0x00080000

	)

8787 
	#QUADSPI_CR_TOIE
 ((
ut32_t
)0x00100000

	)

8788 
	#QUADSPI_CR_APMS
 ((
ut32_t
)0x00400000

	)

8789 
	#QUADSPI_CR_PMM
 ((
ut32_t
)0x00800000

	)

8790 
	#QUADSPI_CR_PRESCALER
 ((
ut32_t
)0xFF000000

	)

8791 
	#QUADSPI_CR_PRESCALER_0
 ((
ut32_t
)0x01000000

	)

8792 
	#QUADSPI_CR_PRESCALER_1
 ((
ut32_t
)0x02000000

	)

8793 
	#QUADSPI_CR_PRESCALER_2
 ((
ut32_t
)0x04000000

	)

8794 
	#QUADSPI_CR_PRESCALER_3
 ((
ut32_t
)0x08000000

	)

8795 
	#QUADSPI_CR_PRESCALER_4
 ((
ut32_t
)0x10000000

	)

8796 
	#QUADSPI_CR_PRESCALER_5
 ((
ut32_t
)0x20000000

	)

8797 
	#QUADSPI_CR_PRESCALER_6
 ((
ut32_t
)0x40000000

	)

8798 
	#QUADSPI_CR_PRESCALER_7
 ((
ut32_t
)0x80000000

	)

8801 
	#QUADSPI_DCR_CKMODE
 ((
ut32_t
)0x00000001

	)

8802 
	#QUADSPI_DCR_CSHT
 ((
ut32_t
)0x00000700

	)

8803 
	#QUADSPI_DCR_CSHT_0
 ((
ut32_t
)0x00000100

	)

8804 
	#QUADSPI_DCR_CSHT_1
 ((
ut32_t
)0x00000200

	)

8805 
	#QUADSPI_DCR_CSHT_2
 ((
ut32_t
)0x00000400

	)

8806 
	#QUADSPI_DCR_FSIZE
 ((
ut32_t
)0x001F0000

	)

8807 
	#QUADSPI_DCR_FSIZE_0
 ((
ut32_t
)0x00010000

	)

8808 
	#QUADSPI_DCR_FSIZE_1
 ((
ut32_t
)0x00020000

	)

8809 
	#QUADSPI_DCR_FSIZE_2
 ((
ut32_t
)0x00040000

	)

8810 
	#QUADSPI_DCR_FSIZE_3
 ((
ut32_t
)0x00080000

	)

8811 
	#QUADSPI_DCR_FSIZE_4
 ((
ut32_t
)0x00100000

	)

8814 
	#QUADSPI_SR_TEF
 ((
ut32_t
)0x00000001

	)

8815 
	#QUADSPI_SR_TCF
 ((
ut32_t
)0x00000002

	)

8816 
	#QUADSPI_SR_FTF
 ((
ut32_t
)0x00000004

	)

8817 
	#QUADSPI_SR_SMF
 ((
ut32_t
)0x00000008

	)

8818 
	#QUADSPI_SR_TOF
 ((
ut32_t
)0x00000010

	)

8819 
	#QUADSPI_SR_BUSY
 ((
ut32_t
)0x00000020

	)

8820 
	#QUADSPI_SR_FLEVEL
 ((
ut32_t
)0x00003F00

	)

8821 
	#QUADSPI_SR_FLEVEL_0
 ((
ut32_t
)0x00000100

	)

8822 
	#QUADSPI_SR_FLEVEL_1
 ((
ut32_t
)0x00000200

	)

8823 
	#QUADSPI_SR_FLEVEL_2
 ((
ut32_t
)0x00000400

	)

8824 
	#QUADSPI_SR_FLEVEL_3
 ((
ut32_t
)0x00000800

	)

8825 
	#QUADSPI_SR_FLEVEL_4
 ((
ut32_t
)0x00001000

	)

8826 
	#QUADSPI_SR_FLEVEL_5
 ((
ut32_t
)0x00002000

	)

8829 
	#QUADSPI_FCR_CTEF
 ((
ut32_t
)0x00000001

	)

8830 
	#QUADSPI_FCR_CTCF
 ((
ut32_t
)0x00000002

	)

8831 
	#QUADSPI_FCR_CSMF
 ((
ut32_t
)0x00000008

	)

8832 
	#QUADSPI_FCR_CTOF
 ((
ut32_t
)0x00000010

	)

8835 
	#QUADSPI_DLR_DL
 ((
ut32_t
)0xFFFFFFFF

	)

8838 
	#QUADSPI_CCR_INSTRUCTION
 ((
ut32_t
)0x000000FF

	)

8839 
	#QUADSPI_CCR_INSTRUCTION_0
 ((
ut32_t
)0x00000001

	)

8840 
	#QUADSPI_CCR_INSTRUCTION_1
 ((
ut32_t
)0x00000002

	)

8841 
	#QUADSPI_CCR_INSTRUCTION_2
 ((
ut32_t
)0x00000004

	)

8842 
	#QUADSPI_CCR_INSTRUCTION_3
 ((
ut32_t
)0x00000008

	)

8843 
	#QUADSPI_CCR_INSTRUCTION_4
 ((
ut32_t
)0x00000010

	)

8844 
	#QUADSPI_CCR_INSTRUCTION_5
 ((
ut32_t
)0x00000020

	)

8845 
	#QUADSPI_CCR_INSTRUCTION_6
 ((
ut32_t
)0x00000040

	)

8846 
	#QUADSPI_CCR_INSTRUCTION_7
 ((
ut32_t
)0x00000080

	)

8847 
	#QUADSPI_CCR_IMODE
 ((
ut32_t
)0x00000300

	)

8848 
	#QUADSPI_CCR_IMODE_0
 ((
ut32_t
)0x00000100

	)

8849 
	#QUADSPI_CCR_IMODE_1
 ((
ut32_t
)0x00000200

	)

8850 
	#QUADSPI_CCR_ADMODE
 ((
ut32_t
)0x00000C00

	)

8851 
	#QUADSPI_CCR_ADMODE_0
 ((
ut32_t
)0x00000400

	)

8852 
	#QUADSPI_CCR_ADMODE_1
 ((
ut32_t
)0x00000800

	)

8853 
	#QUADSPI_CCR_ADSIZE
 ((
ut32_t
)0x00003000

	)

8854 
	#QUADSPI_CCR_ADSIZE_0
 ((
ut32_t
)0x00001000

	)

8855 
	#QUADSPI_CCR_ADSIZE_1
 ((
ut32_t
)0x00002000

	)

8856 
	#QUADSPI_CCR_ABMODE
 ((
ut32_t
)0x0000C000

	)

8857 
	#QUADSPI_CCR_ABMODE_0
 ((
ut32_t
)0x00004000

	)

8858 
	#QUADSPI_CCR_ABMODE_1
 ((
ut32_t
)0x00008000

	)

8859 
	#QUADSPI_CCR_ABSIZE
 ((
ut32_t
)0x00030000

	)

8860 
	#QUADSPI_CCR_ABSIZE_0
 ((
ut32_t
)0x00010000

	)

8861 
	#QUADSPI_CCR_ABSIZE_1
 ((
ut32_t
)0x00020000

	)

8862 
	#QUADSPI_CCR_DCYC
 ((
ut32_t
)0x007C0000

	)

8863 
	#QUADSPI_CCR_DCYC_0
 ((
ut32_t
)0x00040000

	)

8864 
	#QUADSPI_CCR_DCYC_1
 ((
ut32_t
)0x00080000

	)

8865 
	#QUADSPI_CCR_DCYC_2
 ((
ut32_t
)0x00100000

	)

8866 
	#QUADSPI_CCR_DCYC_3
 ((
ut32_t
)0x00200000

	)

8867 
	#QUADSPI_CCR_DCYC_4
 ((
ut32_t
)0x00400000

	)

8868 
	#QUADSPI_CCR_DMODE
 ((
ut32_t
)0x03000000

	)

8869 
	#QUADSPI_CCR_DMODE_0
 ((
ut32_t
)0x01000000

	)

8870 
	#QUADSPI_CCR_DMODE_1
 ((
ut32_t
)0x02000000

	)

8871 
	#QUADSPI_CCR_FMODE
 ((
ut32_t
)0x0C000000

	)

8872 
	#QUADSPI_CCR_FMODE_0
 ((
ut32_t
)0x04000000

	)

8873 
	#QUADSPI_CCR_FMODE_1
 ((
ut32_t
)0x08000000

	)

8874 
	#QUADSPI_CCR_SIOO
 ((
ut32_t
)0x10000000

	)

8875 
	#QUADSPI_CCR_DHHC
 ((
ut32_t
)0x40000000

	)

8876 
	#QUADSPI_CCR_DDRM
 ((
ut32_t
)0x80000000

	)

8878 
	#QUADSPI_AR_ADDRESS
 ((
ut32_t
)0xFFFFFFFF

	)

8881 
	#QUADSPI_ABR_ALTERNATE
 ((
ut32_t
)0xFFFFFFFF

	)

8884 
	#QUADSPI_DR_DATA
 ((
ut32_t
)0xFFFFFFFF

	)

8887 
	#QUADSPI_PSMKR_MASK
 ((
ut32_t
)0xFFFFFFFF

	)

8890 
	#QUADSPI_PSMAR_MATCH
 ((
ut32_t
)0xFFFFFFFF

	)

8893 
	#QUADSPI_PIR_INTERVAL
 ((
ut32_t
)0x0000FFFF

	)

8896 
	#QUADSPI_LPTR_TIMEOUT
 ((
ut32_t
)0x0000FFFF

	)

8905 
	#RCC_CR_HSION
 ((
ut32_t
)0x00000001)

	)

8906 
	#RCC_CR_HSIRDY
 ((
ut32_t
)0x00000002)

	)

8908 
	#RCC_CR_HSITRIM
 ((
ut32_t
)0x000000F8)

	)

8909 
	#RCC_CR_HSITRIM_0
 ((
ut32_t
)0x00000008)

	)

8910 
	#RCC_CR_HSITRIM_1
 ((
ut32_t
)0x00000010)

	)

8911 
	#RCC_CR_HSITRIM_2
 ((
ut32_t
)0x00000020)

	)

8912 
	#RCC_CR_HSITRIM_3
 ((
ut32_t
)0x00000040)

	)

8913 
	#RCC_CR_HSITRIM_4
 ((
ut32_t
)0x00000080)

	)

8915 
	#RCC_CR_HSICAL
 ((
ut32_t
)0x0000FF00)

	)

8916 
	#RCC_CR_HSICAL_0
 ((
ut32_t
)0x00000100)

	)

8917 
	#RCC_CR_HSICAL_1
 ((
ut32_t
)0x00000200)

	)

8918 
	#RCC_CR_HSICAL_2
 ((
ut32_t
)0x00000400)

	)

8919 
	#RCC_CR_HSICAL_3
 ((
ut32_t
)0x00000800)

	)

8920 
	#RCC_CR_HSICAL_4
 ((
ut32_t
)0x00001000)

	)

8921 
	#RCC_CR_HSICAL_5
 ((
ut32_t
)0x00002000)

	)

8922 
	#RCC_CR_HSICAL_6
 ((
ut32_t
)0x00004000)

	)

8923 
	#RCC_CR_HSICAL_7
 ((
ut32_t
)0x00008000)

	)

8925 
	#RCC_CR_HSEON
 ((
ut32_t
)0x00010000)

	)

8926 
	#RCC_CR_HSERDY
 ((
ut32_t
)0x00020000)

	)

8927 
	#RCC_CR_HSEBYP
 ((
ut32_t
)0x00040000)

	)

8928 
	#RCC_CR_CSSON
 ((
ut32_t
)0x00080000)

	)

8929 
	#RCC_CR_PLLON
 ((
ut32_t
)0x01000000)

	)

8930 
	#RCC_CR_PLLRDY
 ((
ut32_t
)0x02000000)

	)

8931 
	#RCC_CR_PLLI2SON
 ((
ut32_t
)0x04000000)

	)

8932 
	#RCC_CR_PLLI2SRDY
 ((
ut32_t
)0x08000000)

	)

8933 
	#RCC_CR_PLLSAION
 ((
ut32_t
)0x10000000)

	)

8934 
	#RCC_CR_PLLSAIRDY
 ((
ut32_t
)0x20000000)

	)

8937 
	#RCC_PLLCFGR_PLLM
 ((
ut32_t
)0x0000003F)

	)

8938 
	#RCC_PLLCFGR_PLLM_0
 ((
ut32_t
)0x00000001)

	)

8939 
	#RCC_PLLCFGR_PLLM_1
 ((
ut32_t
)0x00000002)

	)

8940 
	#RCC_PLLCFGR_PLLM_2
 ((
ut32_t
)0x00000004)

	)

8941 
	#RCC_PLLCFGR_PLLM_3
 ((
ut32_t
)0x00000008)

	)

8942 
	#RCC_PLLCFGR_PLLM_4
 ((
ut32_t
)0x00000010)

	)

8943 
	#RCC_PLLCFGR_PLLM_5
 ((
ut32_t
)0x00000020)

	)

8945 
	#RCC_PLLCFGR_PLLN
 ((
ut32_t
)0x00007FC0)

	)

8946 
	#RCC_PLLCFGR_PLLN_0
 ((
ut32_t
)0x00000040)

	)

8947 
	#RCC_PLLCFGR_PLLN_1
 ((
ut32_t
)0x00000080)

	)

8948 
	#RCC_PLLCFGR_PLLN_2
 ((
ut32_t
)0x00000100)

	)

8949 
	#RCC_PLLCFGR_PLLN_3
 ((
ut32_t
)0x00000200)

	)

8950 
	#RCC_PLLCFGR_PLLN_4
 ((
ut32_t
)0x00000400)

	)

8951 
	#RCC_PLLCFGR_PLLN_5
 ((
ut32_t
)0x00000800)

	)

8952 
	#RCC_PLLCFGR_PLLN_6
 ((
ut32_t
)0x00001000)

	)

8953 
	#RCC_PLLCFGR_PLLN_7
 ((
ut32_t
)0x00002000)

	)

8954 
	#RCC_PLLCFGR_PLLN_8
 ((
ut32_t
)0x00004000)

	)

8956 
	#RCC_PLLCFGR_PLLP
 ((
ut32_t
)0x00030000)

	)

8957 
	#RCC_PLLCFGR_PLLP_0
 ((
ut32_t
)0x00010000)

	)

8958 
	#RCC_PLLCFGR_PLLP_1
 ((
ut32_t
)0x00020000)

	)

8960 
	#RCC_PLLCFGR_PLLSRC
 ((
ut32_t
)0x00400000)

	)

8961 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
ut32_t
)0x00400000)

	)

8962 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
ut32_t
)0x00000000)

	)

8964 
	#RCC_PLLCFGR_PLLQ
 ((
ut32_t
)0x0F000000)

	)

8965 
	#RCC_PLLCFGR_PLLQ_0
 ((
ut32_t
)0x01000000)

	)

8966 
	#RCC_PLLCFGR_PLLQ_1
 ((
ut32_t
)0x02000000)

	)

8967 
	#RCC_PLLCFGR_PLLQ_2
 ((
ut32_t
)0x04000000)

	)

8968 
	#RCC_PLLCFGR_PLLQ_3
 ((
ut32_t
)0x08000000)

	)

8970 #i
	`defed
(
STM32F412xG
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

8971 
	#RCC_PLLCFGR_PLLR
 ((
ut32_t
)0x70000000)

	)

8972 
	#RCC_PLLCFGR_PLLR_0
 ((
ut32_t
)0x10000000)

	)

8973 
	#RCC_PLLCFGR_PLLR_1
 ((
ut32_t
)0x20000000)

	)

8974 
	#RCC_PLLCFGR_PLLR_2
 ((
ut32_t
)0x40000000)

	)

8979 
	#RCC_CFGR_SW
 ((
ut32_t
)0x00000003

	)

8980 
	#RCC_CFGR_SW_0
 ((
ut32_t
)0x00000001

	)

8981 
	#RCC_CFGR_SW_1
 ((
ut32_t
)0x00000002

	)

8983 
	#RCC_CFGR_SW_HSI
 ((
ut32_t
)0x00000000

	)

8984 
	#RCC_CFGR_SW_HSE
 ((
ut32_t
)0x00000001

	)

8985 
	#RCC_CFGR_SW_PLL
 ((
ut32_t
)0x00000002

	)

8986 #i
	`defed
(
STM32F412xG
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

8987 
	#RCC_CFGR_SW_PLLR
 ((
ut32_t
)0x00000003

	)

8991 
	#RCC_CFGR_SWS
 ((
ut32_t
)0x0000000C

	)

8992 
	#RCC_CFGR_SWS_0
 ((
ut32_t
)0x00000004

	)

8993 
	#RCC_CFGR_SWS_1
 ((
ut32_t
)0x00000008

	)

8995 
	#RCC_CFGR_SWS_HSI
 ((
ut32_t
)0x00000000

	)

8996 
	#RCC_CFGR_SWS_HSE
 ((
ut32_t
)0x00000004

	)

8997 
	#RCC_CFGR_SWS_PLL
 ((
ut32_t
)0x00000008

	)

8998 #i
	`defed
(
STM32F412xG
|| defed(
STM32F469_479xx
|| defed(
STM32F446xx
)

8999 
	#RCC_CFGR_SWS_PLLR
 ((
ut32_t
)0x0000000C

	)

9003 
	#RCC_CFGR_HPRE
 ((
ut32_t
)0x000000F0

	)

9004 
	#RCC_CFGR_HPRE_0
 ((
ut32_t
)0x00000010

	)

9005 
	#RCC_CFGR_HPRE_1
 ((
ut32_t
)0x00000020

	)

9006 
	#RCC_CFGR_HPRE_2
 ((
ut32_t
)0x00000040

	)

9007 
	#RCC_CFGR_HPRE_3
 ((
ut32_t
)0x00000080

	)

9009 
	#RCC_CFGR_HPRE_DIV1
 ((
ut32_t
)0x00000000

	)

9010 
	#RCC_CFGR_HPRE_DIV2
 ((
ut32_t
)0x00000080

	)

9011 
	#RCC_CFGR_HPRE_DIV4
 ((
ut32_t
)0x00000090

	)

9012 
	#RCC_CFGR_HPRE_DIV8
 ((
ut32_t
)0x000000A0

	)

9013 
	#RCC_CFGR_HPRE_DIV16
 ((
ut32_t
)0x000000B0

	)

9014 
	#RCC_CFGR_HPRE_DIV64
 ((
ut32_t
)0x000000C0

	)

9015 
	#RCC_CFGR_HPRE_DIV128
 ((
ut32_t
)0x000000D0

	)

9016 
	#RCC_CFGR_HPRE_DIV256
 ((
ut32_t
)0x000000E0

	)

9017 
	#RCC_CFGR_HPRE_DIV512
 ((
ut32_t
)0x000000F0

	)

9019 #i
	`defed
(
STM32F410xx
)

9021 
	#RCC_CFGR_MCO1EN
 ((
ut32_t
)0x00000100

	)

9023 
	#RCC_CFGR_MCO2EN
 ((
ut32_t
)0x00000200

	)

9026 
	#RCC_CFGR_PPRE1
 ((
ut32_t
)0x00001C00

	)

9027 
	#RCC_CFGR_PPRE1_0
 ((
ut32_t
)0x00000400

	)

9028 
	#RCC_CFGR_PPRE1_1
 ((
ut32_t
)0x00000800

	)

9029 
	#RCC_CFGR_PPRE1_2
 ((
ut32_t
)0x00001000

	)

9031 
	#RCC_CFGR_PPRE1_DIV1
 ((
ut32_t
)0x00000000

	)

9032 
	#RCC_CFGR_PPRE1_DIV2
 ((
ut32_t
)0x00001000

	)

9033 
	#RCC_CFGR_PPRE1_DIV4
 ((
ut32_t
)0x00001400

	)

9034 
	#RCC_CFGR_PPRE1_DIV8
 ((
ut32_t
)0x00001800

	)

9035 
	#RCC_CFGR_PPRE1_DIV16
 ((
ut32_t
)0x00001C00

	)

9038 
	#RCC_CFGR_PPRE2
 ((
ut32_t
)0x0000E000

	)

9039 
	#RCC_CFGR_PPRE2_0
 ((
ut32_t
)0x00002000

	)

9040 
	#RCC_CFGR_PPRE2_1
 ((
ut32_t
)0x00004000

	)

9041 
	#RCC_CFGR_PPRE2_2
 ((
ut32_t
)0x00008000

	)

9043 
	#RCC_CFGR_PPRE2_DIV1
 ((
ut32_t
)0x00000000

	)

9044 
	#RCC_CFGR_PPRE2_DIV2
 ((
ut32_t
)0x00008000

	)

9045 
	#RCC_CFGR_PPRE2_DIV4
 ((
ut32_t
)0x0000A000

	)

9046 
	#RCC_CFGR_PPRE2_DIV8
 ((
ut32_t
)0x0000C000

	)

9047 
	#RCC_CFGR_PPRE2_DIV16
 ((
ut32_t
)0x0000E000

	)

9050 
	#RCC_CFGR_RTCPRE
 ((
ut32_t
)0x001F0000)

	)

9051 
	#RCC_CFGR_RTCPRE_0
 ((
ut32_t
)0x00010000)

	)

9052 
	#RCC_CFGR_RTCPRE_1
 ((
ut32_t
)0x00020000)

	)

9053 
	#RCC_CFGR_RTCPRE_2
 ((
ut32_t
)0x00040000)

	)

9054 
	#RCC_CFGR_RTCPRE_3
 ((
ut32_t
)0x00080000)

	)

9055 
	#RCC_CFGR_RTCPRE_4
 ((
ut32_t
)0x00100000)

	)

9058 
	#RCC_CFGR_MCO1
 ((
ut32_t
)0x00600000)

	)

9059 
	#RCC_CFGR_MCO1_0
 ((
ut32_t
)0x00200000)

	)

9060 
	#RCC_CFGR_MCO1_1
 ((
ut32_t
)0x00400000)

	)

9062 
	#RCC_CFGR_I2SSRC
 ((
ut32_t
)0x00800000)

	)

9064 
	#RCC_CFGR_MCO1PRE
 ((
ut32_t
)0x07000000)

	)

9065 
	#RCC_CFGR_MCO1PRE_0
 ((
ut32_t
)0x01000000)

	)

9066 
	#RCC_CFGR_MCO1PRE_1
 ((
ut32_t
)0x02000000)

	)

9067 
	#RCC_CFGR_MCO1PRE_2
 ((
ut32_t
)0x04000000)

	)

9069 
	#RCC_CFGR_MCO2PRE
 ((
ut32_t
)0x38000000)

	)

9070 
	#RCC_CFGR_MCO2PRE_0
 ((
ut32_t
)0x08000000)

	)

9071 
	#RCC_CFGR_MCO2PRE_1
 ((
ut32_t
)0x10000000)

	)

9072 
	#RCC_CFGR_MCO2PRE_2
 ((
ut32_t
)0x20000000)

	)

9074 
	#RCC_CFGR_MCO2
 ((
ut32_t
)0xC0000000)

	)

9075 
	#RCC_CFGR_MCO2_0
 ((
ut32_t
)0x40000000)

	)

9076 
	#RCC_CFGR_MCO2_1
 ((
ut32_t
)0x80000000)

	)

9079 
	#RCC_CIR_LSIRDYF
 ((
ut32_t
)0x00000001)

	)

9080 
	#RCC_CIR_LSERDYF
 ((
ut32_t
)0x00000002)

	)

9081 
	#RCC_CIR_HSIRDYF
 ((
ut32_t
)0x00000004)

	)

9082 
	#RCC_CIR_HSERDYF
 ((
ut32_t
)0x00000008)

	)

9083 
	#RCC_CIR_PLLRDYF
 ((
ut32_t
)0x00000010)

	)

9084 
	#RCC_CIR_PLLI2SRDYF
 ((
ut32_t
)0x00000020)

	)

9085 
	#RCC_CIR_PLLSAIRDYF
 ((
ut32_t
)0x00000040)

	)

9086 
	#RCC_CIR_CSSF
 ((
ut32_t
)0x00000080)

	)

9087 
	#RCC_CIR_LSIRDYIE
 ((
ut32_t
)0x00000100)

	)

9088 
	#RCC_CIR_LSERDYIE
 ((
ut32_t
)0x00000200)

	)

9089 
	#RCC_CIR_HSIRDYIE
 ((
ut32_t
)0x00000400)

	)

9090 
	#RCC_CIR_HSERDYIE
 ((
ut32_t
)0x00000800)

	)

9091 
	#RCC_CIR_PLLRDYIE
 ((
ut32_t
)0x00001000)

	)

9092 
	#RCC_CIR_PLLI2SRDYIE
 ((
ut32_t
)0x00002000)

	)

9093 
	#RCC_CIR_PLLSAIRDYIE
 ((
ut32_t
)0x00004000)

	)

9094 
	#RCC_CIR_LSIRDYC
 ((
ut32_t
)0x00010000)

	)

9095 
	#RCC_CIR_LSERDYC
 ((
ut32_t
)0x00020000)

	)

9096 
	#RCC_CIR_HSIRDYC
 ((
ut32_t
)0x00040000)

	)

9097 
	#RCC_CIR_HSERDYC
 ((
ut32_t
)0x00080000)

	)

9098 
	#RCC_CIR_PLLRDYC
 ((
ut32_t
)0x00100000)

	)

9099 
	#RCC_CIR_PLLI2SRDYC
 ((
ut32_t
)0x00200000)

	)

9100 
	#RCC_CIR_PLLSAIRDYC
 ((
ut32_t
)0x00400000)

	)

9101 
	#RCC_CIR_CSSC
 ((
ut32_t
)0x00800000)

	)

9104 
	#RCC_AHB1RSTR_GPIOARST
 ((
ut32_t
)0x00000001)

	)

9105 
	#RCC_AHB1RSTR_GPIOBRST
 ((
ut32_t
)0x00000002)

	)

9106 
	#RCC_AHB1RSTR_GPIOCRST
 ((
ut32_t
)0x00000004)

	)

9107 
	#RCC_AHB1RSTR_GPIODRST
 ((
ut32_t
)0x00000008)

	)

9108 
	#RCC_AHB1RSTR_GPIOERST
 ((
ut32_t
)0x00000010)

	)

9109 
	#RCC_AHB1RSTR_GPIOFRST
 ((
ut32_t
)0x00000020)

	)

9110 
	#RCC_AHB1RSTR_GPIOGRST
 ((
ut32_t
)0x00000040)

	)

9111 
	#RCC_AHB1RSTR_GPIOHRST
 ((
ut32_t
)0x00000080)

	)

9112 
	#RCC_AHB1RSTR_GPIOIRST
 ((
ut32_t
)0x00000100)

	)

9113 
	#RCC_AHB1RSTR_GPIOJRST
 ((
ut32_t
)0x00000200)

	)

9114 
	#RCC_AHB1RSTR_GPIOKRST
 ((
ut32_t
)0x00000400)

	)

9115 
	#RCC_AHB1RSTR_CRCRST
 ((
ut32_t
)0x00001000)

	)

9116 
	#RCC_AHB1RSTR_DMA1RST
 ((
ut32_t
)0x00200000)

	)

9117 
	#RCC_AHB1RSTR_DMA2RST
 ((
ut32_t
)0x00400000)

	)

9118 
	#RCC_AHB1RSTR_DMA2DRST
 ((
ut32_t
)0x00800000)

	)

9119 
	#RCC_AHB1RSTR_ETHMACRST
 ((
ut32_t
)0x02000000)

	)

9120 
	#RCC_AHB1RSTR_OTGHRST
 ((
ut32_t
)0x10000000)

	)

9123 
	#RCC_AHB2RSTR_DCMIRST
 ((
ut32_t
)0x00000001)

	)

9124 
	#RCC_AHB2RSTR_CRYPRST
 ((
ut32_t
)0x00000010)

	)

9125 
	#RCC_AHB2RSTR_HASHRST
 ((
ut32_t
)0x00000020)

	)

9127 
	#RCC_AHB2RSTR_HSAHRST
 
RCC_AHB2RSTR_HASHRST


	)

9128 
	#RCC_AHB2RSTR_RNGRST
 ((
ut32_t
)0x00000040)

	)

9129 
	#RCC_AHB2RSTR_OTGFSRST
 ((
ut32_t
)0x00000080)

	)

9132 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
)

9133 
	#RCC_AHB3RSTR_FSMCRST
 ((
ut32_t
)0x00000001)

	)

9136 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9137 
	#RCC_AHB3RSTR_FMCRST
 ((
ut32_t
)0x00000001)

	)

9139 #i
	`defed
(
STM32F412xG
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9140 
	#RCC_AHB3RSTR_QSPIRST
 ((
ut32_t
)0x00000002)

	)

9144 
	#RCC_APB1RSTR_TIM2RST
 ((
ut32_t
)0x00000001)

	)

9145 
	#RCC_APB1RSTR_TIM3RST
 ((
ut32_t
)0x00000002)

	)

9146 
	#RCC_APB1RSTR_TIM4RST
 ((
ut32_t
)0x00000004)

	)

9147 
	#RCC_APB1RSTR_TIM5RST
 ((
ut32_t
)0x00000008)

	)

9148 
	#RCC_APB1RSTR_TIM6RST
 ((
ut32_t
)0x00000010)

	)

9149 
	#RCC_APB1RSTR_TIM7RST
 ((
ut32_t
)0x00000020)

	)

9150 
	#RCC_APB1RSTR_TIM12RST
 ((
ut32_t
)0x00000040)

	)

9151 
	#RCC_APB1RSTR_TIM13RST
 ((
ut32_t
)0x00000080)

	)

9152 
	#RCC_APB1RSTR_TIM14RST
 ((
ut32_t
)0x00000100)

	)

9153 #i
	`defed
(
STM32F410xx
)

9154 
	#RCC_APB1RSTR_LPTIM1RST
 ((
ut32_t
)0x00000200)

	)

9156 
	#RCC_APB1RSTR_WWDGRST
 ((
ut32_t
)0x00000800)

	)

9157 
	#RCC_APB1RSTR_SPI2RST
 ((
ut32_t
)0x00004000)

	)

9158 
	#RCC_APB1RSTR_SPI3RST
 ((
ut32_t
)0x00008000)

	)

9159 #i
	`defed
(
STM32F446xx
)

9160 
	#RCC_APB1RSTR_SPDIFRXRST
 ((
ut32_t
)0x00010000)

	)

9162 
	#RCC_APB1RSTR_USART2RST
 ((
ut32_t
)0x00020000)

	)

9163 
	#RCC_APB1RSTR_USART3RST
 ((
ut32_t
)0x00040000)

	)

9164 
	#RCC_APB1RSTR_UART4RST
 ((
ut32_t
)0x00080000)

	)

9165 
	#RCC_APB1RSTR_UART5RST
 ((
ut32_t
)0x00100000)

	)

9166 
	#RCC_APB1RSTR_I2C1RST
 ((
ut32_t
)0x00200000)

	)

9167 
	#RCC_APB1RSTR_I2C2RST
 ((
ut32_t
)0x00400000)

	)

9168 
	#RCC_APB1RSTR_I2C3RST
 ((
ut32_t
)0x00800000)

	)

9169 #i
	`defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F446xx
)

9170 
	#RCC_APB1RSTR_FMPI2C1RST
 ((
ut32_t
)0x01000000)

	)

9172 
	#RCC_APB1RSTR_CAN1RST
 ((
ut32_t
)0x02000000)

	)

9173 
	#RCC_APB1RSTR_CAN2RST
 ((
ut32_t
)0x04000000)

	)

9174 #i
	`defed
(
STM32F446xx
)

9175 
	#RCC_APB1RSTR_CECRST
 ((
ut32_t
)0x08000000)

	)

9177 
	#RCC_APB1RSTR_PWRRST
 ((
ut32_t
)0x10000000)

	)

9178 
	#RCC_APB1RSTR_DACRST
 ((
ut32_t
)0x20000000)

	)

9179 
	#RCC_APB1RSTR_UART7RST
 ((
ut32_t
)0x40000000)

	)

9180 
	#RCC_APB1RSTR_UART8RST
 ((
ut32_t
)0x80000000)

	)

9183 
	#RCC_APB2RSTR_TIM1RST
 ((
ut32_t
)0x00000001)

	)

9184 
	#RCC_APB2RSTR_TIM8RST
 ((
ut32_t
)0x00000002)

	)

9185 
	#RCC_APB2RSTR_USART1RST
 ((
ut32_t
)0x00000010)

	)

9186 
	#RCC_APB2RSTR_USART6RST
 ((
ut32_t
)0x00000020)

	)

9187 
	#RCC_APB2RSTR_ADCRST
 ((
ut32_t
)0x00000100)

	)

9188 
	#RCC_APB2RSTR_SDIORST
 ((
ut32_t
)0x00000800)

	)

9189 
	#RCC_APB2RSTR_SPI1RST
 ((
ut32_t
)0x00001000)

	)

9190 
	#RCC_APB2RSTR_SPI4RST
 ((
ut32_t
)0x00002000)

	)

9191 
	#RCC_APB2RSTR_SYSCFGRST
 ((
ut32_t
)0x00004000)

	)

9192 
	#RCC_APB2RSTR_TIM9RST
 ((
ut32_t
)0x00010000)

	)

9193 
	#RCC_APB2RSTR_TIM10RST
 ((
ut32_t
)0x00020000)

	)

9194 
	#RCC_APB2RSTR_TIM11RST
 ((
ut32_t
)0x00040000)

	)

9195 
	#RCC_APB2RSTR_SPI5RST
 ((
ut32_t
)0x00100000)

	)

9196 
	#RCC_APB2RSTR_SPI6RST
 ((
ut32_t
)0x00200000)

	)

9197 
	#RCC_APB2RSTR_SAI1RST
 ((
ut32_t
)0x00400000)

	)

9198 #i
	`defed
(
STM32F446xx
)

9199 
	#RCC_APB2RSTR_SAI2RST
 ((
ut32_t
)0x00800000)

	)

9201 
	#RCC_APB2RSTR_LTDCRST
 ((
ut32_t
)0x04000000)

	)

9202 #i
	`defed
(
STM32F469_479xx
)

9203 
	#RCC_APB2RSTR_DSIRST
 ((
ut32_t
)0x08000000)

	)

9205 #i
	`defed
(
STM32F412xG
)

9206 
	#RCC_APB2RSTR_DFSDMRST
 ((
ut32_t
)0x01000000)

	)

9209 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

9212 
	#RCC_AHB1ENR_GPIOAEN
 ((
ut32_t
)0x00000001)

	)

9213 
	#RCC_AHB1ENR_GPIOBEN
 ((
ut32_t
)0x00000002)

	)

9214 
	#RCC_AHB1ENR_GPIOCEN
 ((
ut32_t
)0x00000004)

	)

9215 
	#RCC_AHB1ENR_GPIODEN
 ((
ut32_t
)0x00000008)

	)

9216 
	#RCC_AHB1ENR_GPIOEEN
 ((
ut32_t
)0x00000010)

	)

9217 
	#RCC_AHB1ENR_GPIOFEN
 ((
ut32_t
)0x00000020)

	)

9218 
	#RCC_AHB1ENR_GPIOGEN
 ((
ut32_t
)0x00000040)

	)

9219 
	#RCC_AHB1ENR_GPIOHEN
 ((
ut32_t
)0x00000080)

	)

9220 
	#RCC_AHB1ENR_GPIOIEN
 ((
ut32_t
)0x00000100)

	)

9221 
	#RCC_AHB1ENR_GPIOJEN
 ((
ut32_t
)0x00000200)

	)

9222 
	#RCC_AHB1ENR_GPIOKEN
 ((
ut32_t
)0x00000400)

	)

9223 
	#RCC_AHB1ENR_CRCEN
 ((
ut32_t
)0x00001000)

	)

9224 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
ut32_t
)0x00040000)

	)

9225 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
ut32_t
)0x00100000)

	)

9226 
	#RCC_AHB1ENR_DMA1EN
 ((
ut32_t
)0x00200000)

	)

9227 
	#RCC_AHB1ENR_DMA2EN
 ((
ut32_t
)0x00400000)

	)

9228 
	#RCC_AHB1ENR_DMA2DEN
 ((
ut32_t
)0x00800000)

	)

9229 
	#RCC_AHB1ENR_ETHMACEN
 ((
ut32_t
)0x02000000)

	)

9230 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
ut32_t
)0x04000000)

	)

9231 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
ut32_t
)0x08000000)

	)

9232 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
ut32_t
)0x10000000)

	)

9233 
	#RCC_AHB1ENR_OTGHSEN
 ((
ut32_t
)0x20000000)

	)

9234 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
ut32_t
)0x40000000)

	)

9237 
	#RCC_AHB2ENR_DCMIEN
 ((
ut32_t
)0x00000001)

	)

9238 
	#RCC_AHB2ENR_CRYPEN
 ((
ut32_t
)0x00000010)

	)

9239 
	#RCC_AHB2ENR_HASHEN
 ((
ut32_t
)0x00000020)

	)

9240 
	#RCC_AHB2ENR_RNGEN
 ((
ut32_t
)0x00000040)

	)

9241 
	#RCC_AHB2ENR_OTGFSEN
 ((
ut32_t
)0x00000080)

	)

9245 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
)

9246 
	#RCC_AHB3ENR_FSMCEN
 ((
ut32_t
)0x00000001)

	)

9249 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9250 
	#RCC_AHB3ENR_FMCEN
 ((
ut32_t
)0x00000001)

	)

9253 #i
	`defed
(
STM32F412xG
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9254 
	#RCC_AHB3ENR_QSPIEN
 ((
ut32_t
)0x00000002)

	)

9258 
	#RCC_APB1ENR_TIM2EN
 ((
ut32_t
)0x00000001)

	)

9259 
	#RCC_APB1ENR_TIM3EN
 ((
ut32_t
)0x00000002)

	)

9260 
	#RCC_APB1ENR_TIM4EN
 ((
ut32_t
)0x00000004)

	)

9261 
	#RCC_APB1ENR_TIM5EN
 ((
ut32_t
)0x00000008)

	)

9262 
	#RCC_APB1ENR_TIM6EN
 ((
ut32_t
)0x00000010)

	)

9263 
	#RCC_APB1ENR_TIM7EN
 ((
ut32_t
)0x00000020)

	)

9264 
	#RCC_APB1ENR_TIM12EN
 ((
ut32_t
)0x00000040)

	)

9265 
	#RCC_APB1ENR_TIM13EN
 ((
ut32_t
)0x00000080)

	)

9266 
	#RCC_APB1ENR_TIM14EN
 ((
ut32_t
)0x00000100)

	)

9267 #i
	`defed
(
STM32F410xx
)

9268 
	#RCC_APB1ENR_LPTIM1EN
 ((
ut32_t
)0x00000200)

	)

9270 
	#RCC_APB1ENR_WWDGEN
 ((
ut32_t
)0x00000800)

	)

9271 
	#RCC_APB1ENR_SPI2EN
 ((
ut32_t
)0x00004000)

	)

9272 
	#RCC_APB1ENR_SPI3EN
 ((
ut32_t
)0x00008000)

	)

9273 #i
	`defed
(
STM32F446xx
)

9274 
	#RCC_APB1ENR_SPDIFRXEN
 ((
ut32_t
)0x00010000)

	)

9276 
	#RCC_APB1ENR_USART2EN
 ((
ut32_t
)0x00020000)

	)

9277 
	#RCC_APB1ENR_USART3EN
 ((
ut32_t
)0x00040000)

	)

9278 
	#RCC_APB1ENR_UART4EN
 ((
ut32_t
)0x00080000)

	)

9279 
	#RCC_APB1ENR_UART5EN
 ((
ut32_t
)0x00100000)

	)

9280 
	#RCC_APB1ENR_I2C1EN
 ((
ut32_t
)0x00200000)

	)

9281 
	#RCC_APB1ENR_I2C2EN
 ((
ut32_t
)0x00400000)

	)

9282 
	#RCC_APB1ENR_I2C3EN
 ((
ut32_t
)0x00800000)

	)

9283 #i
	`defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F446xx
)

9284 
	#RCC_APB1ENR_FMPI2C1EN
 ((
ut32_t
)0x01000000)

	)

9286 
	#RCC_APB1ENR_CAN1EN
 ((
ut32_t
)0x02000000)

	)

9287 
	#RCC_APB1ENR_CAN2EN
 ((
ut32_t
)0x04000000)

	)

9288 #i
	`defed
(
STM32F446xx
)

9289 
	#RCC_APB1ENR_CECEN
 ((
ut32_t
)0x08000000)

	)

9291 
	#RCC_APB1ENR_PWREN
 ((
ut32_t
)0x10000000)

	)

9292 
	#RCC_APB1ENR_DACEN
 ((
ut32_t
)0x20000000)

	)

9293 
	#RCC_APB1ENR_UART7EN
 ((
ut32_t
)0x40000000)

	)

9294 
	#RCC_APB1ENR_UART8EN
 ((
ut32_t
)0x80000000)

	)

9297 
	#RCC_APB2ENR_TIM1EN
 ((
ut32_t
)0x00000001)

	)

9298 
	#RCC_APB2ENR_TIM8EN
 ((
ut32_t
)0x00000002)

	)

9299 
	#RCC_APB2ENR_USART1EN
 ((
ut32_t
)0x00000010)

	)

9300 
	#RCC_APB2ENR_USART6EN
 ((
ut32_t
)0x00000020)

	)

9301 
	#RCC_APB2ENR_ADC1EN
 ((
ut32_t
)0x00000100)

	)

9302 
	#RCC_APB2ENR_ADC2EN
 ((
ut32_t
)0x00000200)

	)

9303 
	#RCC_APB2ENR_ADC3EN
 ((
ut32_t
)0x00000400)

	)

9304 
	#RCC_APB2ENR_SDIOEN
 ((
ut32_t
)0x00000800)

	)

9305 
	#RCC_APB2ENR_SPI1EN
 ((
ut32_t
)0x00001000)

	)

9306 
	#RCC_APB2ENR_SPI4EN
 ((
ut32_t
)0x00002000)

	)

9307 
	#RCC_APB2ENR_SYSCFGEN
 ((
ut32_t
)0x00004000)

	)

9308 
	#RCC_APB2ENR_TIM9EN
 ((
ut32_t
)0x00010000)

	)

9309 
	#RCC_APB2ENR_TIM10EN
 ((
ut32_t
)0x00020000)

	)

9310 
	#RCC_APB2ENR_TIM11EN
 ((
ut32_t
)0x00040000)

	)

9311 
	#RCC_APB2ENR_SPI5EN
 ((
ut32_t
)0x00100000)

	)

9312 
	#RCC_APB2ENR_SPI6EN
 ((
ut32_t
)0x00200000)

	)

9313 
	#RCC_APB2ENR_SAI1EN
 ((
ut32_t
)0x00400000)

	)

9314 #i
	`defed
(
STM32F446xx
)

9315 
	#RCC_APB2ENR_SAI2EN
 ((
ut32_t
)0x00800000)

	)

9317 
	#RCC_APB2ENR_LTDCEN
 ((
ut32_t
)0x04000000)

	)

9318 #i
	`defed
(
STM32F469_479xx
)

9319 
	#RCC_APB2ENR_DSIEN
 ((
ut32_t
)0x08000000)

	)

9321 #i
	`defed
(
STM32F412xG
)

9322 
	#RCC_APB2ENR_DFSDM1EN
 ((
ut32_t
)0x01000000)

	)

9325 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
ut32_t
)0x00000001)

	)

9326 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
ut32_t
)0x00000002)

	)

9327 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
ut32_t
)0x00000004)

	)

9328 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
ut32_t
)0x00000008)

	)

9329 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
ut32_t
)0x00000010)

	)

9330 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
ut32_t
)0x00000020)

	)

9331 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
ut32_t
)0x00000040)

	)

9332 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
ut32_t
)0x00000080)

	)

9333 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
ut32_t
)0x00000100)

	)

9334 
	#RCC_AHB1LPENR_GPIOJLPEN
 ((
ut32_t
)0x00000200)

	)

9335 
	#RCC_AHB1LPENR_GPIOKLPEN
 ((
ut32_t
)0x00000400)

	)

9336 
	#RCC_AHB1LPENR_CRCLPEN
 ((
ut32_t
)0x00001000)

	)

9337 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
ut32_t
)0x00008000)

	)

9338 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
ut32_t
)0x00010000)

	)

9339 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
ut32_t
)0x00020000)

	)

9340 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
ut32_t
)0x00040000)

	)

9341 
	#RCC_AHB1LPENR_SRAM3LPEN
 ((
ut32_t
)0x00080000)

	)

9342 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
ut32_t
)0x00200000)

	)

9343 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
ut32_t
)0x00400000)

	)

9344 
	#RCC_AHB1LPENR_DMA2DLPEN
 ((
ut32_t
)0x00800000)

	)

9345 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
ut32_t
)0x02000000)

	)

9346 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
ut32_t
)0x04000000)

	)

9347 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
ut32_t
)0x08000000)

	)

9348 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
ut32_t
)0x10000000)

	)

9349 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
ut32_t
)0x20000000)

	)

9350 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
ut32_t
)0x40000000)

	)

9353 
	#RCC_AHB2LPENR_DCMILPEN
 ((
ut32_t
)0x00000001)

	)

9354 
	#RCC_AHB2LPENR_CRYPLPEN
 ((
ut32_t
)0x00000010)

	)

9355 
	#RCC_AHB2LPENR_HASHLPEN
 ((
ut32_t
)0x00000020)

	)

9356 
	#RCC_AHB2LPENR_RNGLPEN
 ((
ut32_t
)0x00000040)

	)

9357 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
ut32_t
)0x00000080)

	)

9360 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
)

9361 
	#RCC_AHB3LPENR_FSMCLPEN
 ((
ut32_t
)0x00000001)

	)

9364 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9365 
	#RCC_AHB3LPENR_FMCLPEN
 ((
ut32_t
)0x00000001)

	)

9367 #i
	`defed
(
STM32F412xG
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9368 
	#RCC_AHB3LPENR_QSPILPEN
 ((
ut32_t
)0x00000002)

	)

9372 
	#RCC_APB1LPENR_TIM2LPEN
 ((
ut32_t
)0x00000001)

	)

9373 
	#RCC_APB1LPENR_TIM3LPEN
 ((
ut32_t
)0x00000002)

	)

9374 
	#RCC_APB1LPENR_TIM4LPEN
 ((
ut32_t
)0x00000004)

	)

9375 
	#RCC_APB1LPENR_TIM5LPEN
 ((
ut32_t
)0x00000008)

	)

9376 
	#RCC_APB1LPENR_TIM6LPEN
 ((
ut32_t
)0x00000010)

	)

9377 
	#RCC_APB1LPENR_TIM7LPEN
 ((
ut32_t
)0x00000020)

	)

9378 
	#RCC_APB1LPENR_TIM12LPEN
 ((
ut32_t
)0x00000040)

	)

9379 
	#RCC_APB1LPENR_TIM13LPEN
 ((
ut32_t
)0x00000080)

	)

9380 
	#RCC_APB1LPENR_TIM14LPEN
 ((
ut32_t
)0x00000100)

	)

9381 #i
	`defed
(
STM32F410xx
)

9382 
	#RCC_APB1LPENR_LPTIM1LPEN
 ((
ut32_t
)0x00000200)

	)

9384 
	#RCC_APB1LPENR_WWDGLPEN
 ((
ut32_t
)0x00000800)

	)

9385 
	#RCC_APB1LPENR_SPI2LPEN
 ((
ut32_t
)0x00004000)

	)

9386 
	#RCC_APB1LPENR_SPI3LPEN
 ((
ut32_t
)0x00008000)

	)

9387 #i
	`defed
(
STM32F446xx
)

9388 
	#RCC_APB1LPENR_SPDIFRXLPEN
 ((
ut32_t
)0x00010000)

	)

9390 
	#RCC_APB1LPENR_USART2LPEN
 ((
ut32_t
)0x00020000)

	)

9391 
	#RCC_APB1LPENR_USART3LPEN
 ((
ut32_t
)0x00040000)

	)

9392 
	#RCC_APB1LPENR_UART4LPEN
 ((
ut32_t
)0x00080000)

	)

9393 
	#RCC_APB1LPENR_UART5LPEN
 ((
ut32_t
)0x00100000)

	)

9394 
	#RCC_APB1LPENR_I2C1LPEN
 ((
ut32_t
)0x00200000)

	)

9395 
	#RCC_APB1LPENR_I2C2LPEN
 ((
ut32_t
)0x00400000)

	)

9396 
	#RCC_APB1LPENR_I2C3LPEN
 ((
ut32_t
)0x00800000)

	)

9397 #i
	`defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F446xx
)

9398 
	#RCC_APB1LPENR_FMPI2C1LPEN
 ((
ut32_t
)0x01000000)

	)

9400 
	#RCC_APB1LPENR_CAN1LPEN
 ((
ut32_t
)0x02000000)

	)

9401 
	#RCC_APB1LPENR_CAN2LPEN
 ((
ut32_t
)0x04000000)

	)

9402 #i
	`defed
(
STM32F446xx
)

9403 
	#RCC_APB1LPENR_CECLPEN
 ((
ut32_t
)0x08000000)

	)

9405 
	#RCC_APB1LPENR_PWRLPEN
 ((
ut32_t
)0x10000000)

	)

9406 
	#RCC_APB1LPENR_DACLPEN
 ((
ut32_t
)0x20000000)

	)

9407 
	#RCC_APB1LPENR_UART7LPEN
 ((
ut32_t
)0x40000000)

	)

9408 
	#RCC_APB1LPENR_UART8LPEN
 ((
ut32_t
)0x80000000)

	)

9411 
	#RCC_APB2LPENR_TIM1LPEN
 ((
ut32_t
)0x00000001)

	)

9412 
	#RCC_APB2LPENR_TIM8LPEN
 ((
ut32_t
)0x00000002)

	)

9413 
	#RCC_APB2LPENR_USART1LPEN
 ((
ut32_t
)0x00000010)

	)

9414 
	#RCC_APB2LPENR_USART6LPEN
 ((
ut32_t
)0x00000020)

	)

9415 
	#RCC_APB2LPENR_ADC1LPEN
 ((
ut32_t
)0x00000100)

	)

9416 
	#RCC_APB2LPENR_ADC2PEN
 ((
ut32_t
)0x00000200)

	)

9417 
	#RCC_APB2LPENR_ADC3LPEN
 ((
ut32_t
)0x00000400)

	)

9418 
	#RCC_APB2LPENR_SDIOLPEN
 ((
ut32_t
)0x00000800)

	)

9419 
	#RCC_APB2LPENR_SPI1LPEN
 ((
ut32_t
)0x00001000)

	)

9420 
	#RCC_APB2LPENR_SPI4LPEN
 ((
ut32_t
)0x00002000)

	)

9421 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
ut32_t
)0x00004000)

	)

9422 
	#RCC_APB2LPENR_TIM9LPEN
 ((
ut32_t
)0x00010000)

	)

9423 
	#RCC_APB2LPENR_TIM10LPEN
 ((
ut32_t
)0x00020000)

	)

9424 
	#RCC_APB2LPENR_TIM11LPEN
 ((
ut32_t
)0x00040000)

	)

9425 
	#RCC_APB2LPENR_SPI5LPEN
 ((
ut32_t
)0x00100000)

	)

9426 
	#RCC_APB2LPENR_SPI6LPEN
 ((
ut32_t
)0x00200000)

	)

9427 
	#RCC_APB2LPENR_SAI1LPEN
 ((
ut32_t
)0x00400000)

	)

9428 #i
	`defed
(
STM32F446xx
)

9429 
	#RCC_APB2LPENR_SAI2LPEN
 ((
ut32_t
)0x00800000)

	)

9431 
	#RCC_APB2LPENR_LTDCLPEN
 ((
ut32_t
)0x04000000)

	)

9432 #i
	`defed
(
STM32F469_479xx
)

9433 
	#RCC_APB2LPENR_DSILPEN
 ((
ut32_t
)0x08000000)

	)

9435 #i
	`defed
(
STM32F412xG
)

9436 
	#RCC_APB2LPENR_DFSDM1LPEN
 ((
ut32_t
)0x01000000)

	)

9440 
	#RCC_BDCR_LSEON
 ((
ut32_t
)0x00000001)

	)

9441 
	#RCC_BDCR_LSERDY
 ((
ut32_t
)0x00000002)

	)

9442 
	#RCC_BDCR_LSEBYP
 ((
ut32_t
)0x00000004)

	)

9443 
	#RCC_BDCR_LSEMOD
 ((
ut32_t
)0x00000008)

	)

9445 
	#RCC_BDCR_RTCSEL
 ((
ut32_t
)0x00000300)

	)

9446 
	#RCC_BDCR_RTCSEL_0
 ((
ut32_t
)0x00000100)

	)

9447 
	#RCC_BDCR_RTCSEL_1
 ((
ut32_t
)0x00000200)

	)

9449 
	#RCC_BDCR_RTCEN
 ((
ut32_t
)0x00008000)

	)

9450 
	#RCC_BDCR_BDRST
 ((
ut32_t
)0x00010000)

	)

9453 
	#RCC_CSR_LSION
 ((
ut32_t
)0x00000001)

	)

9454 
	#RCC_CSR_LSIRDY
 ((
ut32_t
)0x00000002)

	)

9455 
	#RCC_CSR_RMVF
 ((
ut32_t
)0x01000000)

	)

9456 
	#RCC_CSR_BORRSTF
 ((
ut32_t
)0x02000000)

	)

9457 
	#RCC_CSR_PADRSTF
 ((
ut32_t
)0x04000000)

	)

9458 
	#RCC_CSR_PORRSTF
 ((
ut32_t
)0x08000000)

	)

9459 
	#RCC_CSR_SFTRSTF
 ((
ut32_t
)0x10000000)

	)

9460 
	#RCC_CSR_WDGRSTF
 ((
ut32_t
)0x20000000)

	)

9461 
	#RCC_CSR_WWDGRSTF
 ((
ut32_t
)0x40000000)

	)

9462 
	#RCC_CSR_LPWRRSTF
 ((
ut32_t
)0x80000000)

	)

9465 
	#RCC_SSCGR_MODPER
 ((
ut32_t
)0x00001FFF)

	)

9466 
	#RCC_SSCGR_INCSTEP
 ((
ut32_t
)0x0FFFE000)

	)

9467 
	#RCC_SSCGR_SPREADSEL
 ((
ut32_t
)0x40000000)

	)

9468 
	#RCC_SSCGR_SSCGEN
 ((
ut32_t
)0x80000000)

	)

9471 
	#RCC_PLLI2SCFGR_PLLI2SM
 ((
ut32_t
)0x0000003F)

	)

9472 
	#RCC_PLLI2SCFGR_PLLI2SM_0
 ((
ut32_t
)0x00000001)

	)

9473 
	#RCC_PLLI2SCFGR_PLLI2SM_1
 ((
ut32_t
)0x00000002)

	)

9474 
	#RCC_PLLI2SCFGR_PLLI2SM_2
 ((
ut32_t
)0x00000004)

	)

9475 
	#RCC_PLLI2SCFGR_PLLI2SM_3
 ((
ut32_t
)0x00000008)

	)

9476 
	#RCC_PLLI2SCFGR_PLLI2SM_4
 ((
ut32_t
)0x00000010)

	)

9477 
	#RCC_PLLI2SCFGR_PLLI2SM_5
 ((
ut32_t
)0x00000020)

	)

9479 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
ut32_t
)0x00007FC0)

	)

9480 
	#RCC_PLLI2SCFGR_PLLI2SN_0
 ((
ut32_t
)0x00000040)

	)

9481 
	#RCC_PLLI2SCFGR_PLLI2SN_1
 ((
ut32_t
)0x00000080)

	)

9482 
	#RCC_PLLI2SCFGR_PLLI2SN_2
 ((
ut32_t
)0x00000100)

	)

9483 
	#RCC_PLLI2SCFGR_PLLI2SN_3
 ((
ut32_t
)0x00000200)

	)

9484 
	#RCC_PLLI2SCFGR_PLLI2SN_4
 ((
ut32_t
)0x00000400)

	)

9485 
	#RCC_PLLI2SCFGR_PLLI2SN_5
 ((
ut32_t
)0x00000800)

	)

9486 
	#RCC_PLLI2SCFGR_PLLI2SN_6
 ((
ut32_t
)0x00001000)

	)

9487 
	#RCC_PLLI2SCFGR_PLLI2SN_7
 ((
ut32_t
)0x00002000)

	)

9488 
	#RCC_PLLI2SCFGR_PLLI2SN_8
 ((
ut32_t
)0x00004000)

	)

9490 #i
	`defed
(
STM32F412xG
)

9491 
	#RCC_PLLI2SCFGR_PLLI2SSRC
 ((
ut32_t
)0x00400000)

	)

9494 #i
	`defed
(
STM32F446xx
)

9495 
	#RCC_PLLI2SCFGR_PLLI2SP
 ((
ut32_t
)0x00030000)

	)

9496 
	#RCC_PLLI2SCFGR_PLLI2SP_0
 ((
ut32_t
)0x00010000)

	)

9497 
	#RCC_PLLI2SCFGR_PLLI2SP_1
 ((
ut32_t
)0x00020000)

	)

9500 
	#RCC_PLLI2SCFGR_PLLI2SQ
 ((
ut32_t
)0x0F000000)

	)

9501 
	#RCC_PLLI2SCFGR_PLLI2SQ_0
 ((
ut32_t
)0x01000000)

	)

9502 
	#RCC_PLLI2SCFGR_PLLI2SQ_1
 ((
ut32_t
)0x02000000)

	)

9503 
	#RCC_PLLI2SCFGR_PLLI2SQ_2
 ((
ut32_t
)0x04000000)

	)

9504 
	#RCC_PLLI2SCFGR_PLLI2SQ_3
 ((
ut32_t
)0x08000000)

	)

9506 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
ut32_t
)0x70000000)

	)

9507 
	#RCC_PLLI2SCFGR_PLLI2SR_0
 ((
ut32_t
)0x10000000)

	)

9508 
	#RCC_PLLI2SCFGR_PLLI2SR_1
 ((
ut32_t
)0x20000000)

	)

9509 
	#RCC_PLLI2SCFGR_PLLI2SR_2
 ((
ut32_t
)0x40000000)

	)

9512 #i
	`defed
(
STM32F446xx
)

9513 
	#RCC_PLLSAICFGR_PLLSAIM
 ((
ut32_t
)0x0000003F)

	)

9514 
	#RCC_PLLSAICFGR_PLLSAIM_0
 ((
ut32_t
)0x00000001)

	)

9515 
	#RCC_PLLSAICFGR_PLLSAIM_1
 ((
ut32_t
)0x00000002)

	)

9516 
	#RCC_PLLSAICFGR_PLLSAIM_2
 ((
ut32_t
)0x00000004)

	)

9517 
	#RCC_PLLSAICFGR_PLLSAIM_3
 ((
ut32_t
)0x00000008)

	)

9518 
	#RCC_PLLSAICFGR_PLLSAIM_4
 ((
ut32_t
)0x00000010)

	)

9519 
	#RCC_PLLSAICFGR_PLLSAIM_5
 ((
ut32_t
)0x00000020)

	)

9522 
	#RCC_PLLSAICFGR_PLLSAIN
 ((
ut32_t
)0x00007FC0)

	)

9523 
	#RCC_PLLSAICFGR_PLLSAIN_0
 ((
ut32_t
)0x00000040)

	)

9524 
	#RCC_PLLSAICFGR_PLLSAIN_1
 ((
ut32_t
)0x00000080)

	)

9525 
	#RCC_PLLSAICFGR_PLLSAIN_2
 ((
ut32_t
)0x00000100)

	)

9526 
	#RCC_PLLSAICFGR_PLLSAIN_3
 ((
ut32_t
)0x00000200)

	)

9527 
	#RCC_PLLSAICFGR_PLLSAIN_4
 ((
ut32_t
)0x00000400)

	)

9528 
	#RCC_PLLSAICFGR_PLLSAIN_5
 ((
ut32_t
)0x00000800)

	)

9529 
	#RCC_PLLSAICFGR_PLLSAIN_6
 ((
ut32_t
)0x00001000)

	)

9530 
	#RCC_PLLSAICFGR_PLLSAIN_7
 ((
ut32_t
)0x00002000)

	)

9531 
	#RCC_PLLSAICFGR_PLLSAIN_8
 ((
ut32_t
)0x00004000)

	)

9533 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

9534 
	#RCC_PLLSAICFGR_PLLSAIP
 ((
ut32_t
)0x00030000)

	)

9535 
	#RCC_PLLSAICFGR_PLLSAIP_0
 ((
ut32_t
)0x00010000)

	)

9536 
	#RCC_PLLSAICFGR_PLLSAIP_1
 ((
ut32_t
)0x00020000)

	)

9539 
	#RCC_PLLSAICFGR_PLLSAIQ
 ((
ut32_t
)0x0F000000)

	)

9540 
	#RCC_PLLSAICFGR_PLLSAIQ_0
 ((
ut32_t
)0x01000000)

	)

9541 
	#RCC_PLLSAICFGR_PLLSAIQ_1
 ((
ut32_t
)0x02000000)

	)

9542 
	#RCC_PLLSAICFGR_PLLSAIQ_2
 ((
ut32_t
)0x04000000)

	)

9543 
	#RCC_PLLSAICFGR_PLLSAIQ_3
 ((
ut32_t
)0x08000000)

	)

9545 
	#RCC_PLLSAICFGR_PLLSAIR
 ((
ut32_t
)0x70000000)

	)

9546 
	#RCC_PLLSAICFGR_PLLSAIR_0
 ((
ut32_t
)0x10000000)

	)

9547 
	#RCC_PLLSAICFGR_PLLSAIR_1
 ((
ut32_t
)0x20000000)

	)

9548 
	#RCC_PLLSAICFGR_PLLSAIR_2
 ((
ut32_t
)0x40000000)

	)

9551 
	#RCC_DCKCFGR_PLLI2SDIVQ
 ((
ut32_t
)0x0000001F)

	)

9552 
	#RCC_DCKCFGR_PLLSAIDIVQ
 ((
ut32_t
)0x00001F00)

	)

9553 
	#RCC_DCKCFGR_PLLSAIDIVR
 ((
ut32_t
)0x00030000)

	)

9555 #i
	`defed
(
STM32F412xG
)

9556 
	#RCC_DCKCFGR_CKDFSDM1SEL
 ((
ut32_t
)0x80000000)

	)

9557 
	#RCC_DCKCFGR_CKDFSDM1ASEL
 ((
ut32_t
)0x00008000)

	)

9560 
	#RCC_DCKCFGR_SAI1ASRC
 ((
ut32_t
)0x00300000)

	)

9561 
	#RCC_DCKCFGR_SAI1ASRC_0
 ((
ut32_t
)0x00100000)

	)

9562 
	#RCC_DCKCFGR_SAI1ASRC_1
 ((
ut32_t
)0x00200000)

	)

9563 #i
	`defed
(
STM32F446xx
)

9564 
	#RCC_DCKCFGR_SAI1SRC
 ((
ut32_t
)0x00300000)

	)

9565 
	#RCC_DCKCFGR_SAI1SRC_0
 ((
ut32_t
)0x00100000)

	)

9566 
	#RCC_DCKCFGR_SAI1SRC_1
 ((
ut32_t
)0x00200000)

	)

9569 
	#RCC_DCKCFGR_SAI1BSRC
 ((
ut32_t
)0x00C00000)

	)

9570 
	#RCC_DCKCFGR_SAI1BSRC_0
 ((
ut32_t
)0x00400000)

	)

9571 
	#RCC_DCKCFGR_SAI1BSRC_1
 ((
ut32_t
)0x00800000)

	)

9572 #i
	`defed
(
STM32F446xx
)

9573 
	#RCC_DCKCFGR_SAI2SRC
 ((
ut32_t
)0x00C00000)

	)

9574 
	#RCC_DCKCFGR_SAI2SRC_0
 ((
ut32_t
)0x00400000)

	)

9575 
	#RCC_DCKCFGR_SAI2SRC_1
 ((
ut32_t
)0x00800000)

	)

9578 
	#RCC_DCKCFGR_TIMPRE
 ((
ut32_t
)0x01000000)

	)

9579 #i
	`defed
(
STM32F469_479xx
)

9580 
	#RCC_DCKCFGR_CK48MSEL
 ((
ut32_t
)0x08000000)

	)

9581 
	#RCC_DCKCFGR_SDIOSEL
 ((
ut32_t
)0x10000000)

	)

9582 
	#RCC_DCKCFGR_DSISEL
 ((
ut32_t
)0x20000000)

	)

9585 #i
	`defed
(
STM32F412xG
|| defed(
STM32F446xx
)

9586 
	#RCC_DCKCFGR_I2S1SRC
 ((
ut32_t
)0x06000000)

	)

9587 
	#RCC_DCKCFGR_I2S1SRC_0
 ((
ut32_t
)0x02000000)

	)

9588 
	#RCC_DCKCFGR_I2S1SRC_1
 ((
ut32_t
)0x04000000)

	)

9589 
	#RCC_DCKCFGR_I2S2SRC
 ((
ut32_t
)0x18000000)

	)

9590 
	#RCC_DCKCFGR_I2S2SRC_0
 ((
ut32_t
)0x08000000)

	)

9591 
	#RCC_DCKCFGR_I2S2SRC_1
 ((
ut32_t
)0x10000000)

	)

9594 
	#RCC_CKGATENR_AHB2APB1_CKEN
 ((
ut32_t
)0x00000001)

	)

9595 
	#RCC_CKGATENR_AHB2APB2_CKEN
 ((
ut32_t
)0x00000002)

	)

9596 
	#RCC_CKGATENR_CM4DBG_CKEN
 ((
ut32_t
)0x00000004)

	)

9597 
	#RCC_CKGATENR_SPARE_CKEN
 ((
ut32_t
)0x00000008)

	)

9598 
	#RCC_CKGATENR_SRAM_CKEN
 ((
ut32_t
)0x00000010)

	)

9599 
	#RCC_CKGATENR_FLITF_CKEN
 ((
ut32_t
)0x00000020)

	)

9600 
	#RCC_CKGATENR_RCC_CKEN
 ((
ut32_t
)0x00000040)

	)

9601 #i
	`defed
(
STM32F412xG
)

9602 
	#RCC_CKGATENR_RCC_EVTCTL
 ((
ut32_t
)0x00000080)

	)

9606 
	#RCC_DCKCFGR2_FMPI2C1SEL
 ((
ut32_t
)0x00C00000)

	)

9607 
	#RCC_DCKCFGR2_FMPI2C1SEL_0
 ((
ut32_t
)0x00400000)

	)

9608 
	#RCC_DCKCFGR2_FMPI2C1SEL_1
 ((
ut32_t
)0x00800000)

	)

9609 
	#RCC_DCKCFGR2_CECSEL
 ((
ut32_t
)0x04000000)

	)

9610 
	#RCC_DCKCFGR2_CK48MSEL
 ((
ut32_t
)0x08000000)

	)

9611 
	#RCC_DCKCFGR2_SDIOSEL
 ((
ut32_t
)0x10000000)

	)

9612 #i
	`defed
(
STM32F446xx
)

9613 
	#RCC_DCKCFGR2_SPDIFRXSEL
 ((
ut32_t
)0x20000000)

	)

9617 #i
	`defed
(
STM32F410xx
)

9618 
	#RCC_DCKCFGR_I2SSRC
 ((
ut32_t
)0x06000000)

	)

9619 
	#RCC_DCKCFGR_I2SSRC_0
 ((
ut32_t
)0x02000000)

	)

9620 
	#RCC_DCKCFGR_I2SSRC_1
 ((
ut32_t
)0x04000000)

	)

9623 #i
	`defed
(
STM32F410xx
)

9625 
	#RCC_DCKCFGR2_FMPI2C1SEL
 ((
ut32_t
)0x00C00000)

	)

9626 
	#RCC_DCKCFGR2_FMPI2C1SEL_0
 ((
ut32_t
)0x00400000)

	)

9627 
	#RCC_DCKCFGR2_FMPI2C1SEL_1
 ((
ut32_t
)0x00800000)

	)

9628 
	#RCC_DCKCFGR2_LPTIM1SEL
 ((
ut32_t
)0xC0000000)

	)

9629 
	#RCC_DCKCFGR2_LPTIM1SEL_0
 ((
ut32_t
)0x40000000)

	)

9630 
	#RCC_DCKCFGR2_LPTIM1SEL_1
 ((
ut32_t
)0x80000000)

	)

9638 
	#RNG_CR_RNGEN
 ((
ut32_t
)0x00000004)

	)

9639 
	#RNG_CR_IE
 ((
ut32_t
)0x00000008)

	)

9642 
	#RNG_SR_DRDY
 ((
ut32_t
)0x00000001)

	)

9643 
	#RNG_SR_CECS
 ((
ut32_t
)0x00000002)

	)

9644 
	#RNG_SR_SECS
 ((
ut32_t
)0x00000004)

	)

9645 
	#RNG_SR_CEIS
 ((
ut32_t
)0x00000020)

	)

9646 
	#RNG_SR_SEIS
 ((
ut32_t
)0x00000040)

	)

9654 
	#RTC_TR_PM
 ((
ut32_t
)0x00400000)

	)

9655 
	#RTC_TR_HT
 ((
ut32_t
)0x00300000)

	)

9656 
	#RTC_TR_HT_0
 ((
ut32_t
)0x00100000)

	)

9657 
	#RTC_TR_HT_1
 ((
ut32_t
)0x00200000)

	)

9658 
	#RTC_TR_HU
 ((
ut32_t
)0x000F0000)

	)

9659 
	#RTC_TR_HU_0
 ((
ut32_t
)0x00010000)

	)

9660 
	#RTC_TR_HU_1
 ((
ut32_t
)0x00020000)

	)

9661 
	#RTC_TR_HU_2
 ((
ut32_t
)0x00040000)

	)

9662 
	#RTC_TR_HU_3
 ((
ut32_t
)0x00080000)

	)

9663 
	#RTC_TR_MNT
 ((
ut32_t
)0x00007000)

	)

9664 
	#RTC_TR_MNT_0
 ((
ut32_t
)0x00001000)

	)

9665 
	#RTC_TR_MNT_1
 ((
ut32_t
)0x00002000)

	)

9666 
	#RTC_TR_MNT_2
 ((
ut32_t
)0x00004000)

	)

9667 
	#RTC_TR_MNU
 ((
ut32_t
)0x00000F00)

	)

9668 
	#RTC_TR_MNU_0
 ((
ut32_t
)0x00000100)

	)

9669 
	#RTC_TR_MNU_1
 ((
ut32_t
)0x00000200)

	)

9670 
	#RTC_TR_MNU_2
 ((
ut32_t
)0x00000400)

	)

9671 
	#RTC_TR_MNU_3
 ((
ut32_t
)0x00000800)

	)

9672 
	#RTC_TR_ST
 ((
ut32_t
)0x00000070)

	)

9673 
	#RTC_TR_ST_0
 ((
ut32_t
)0x00000010)

	)

9674 
	#RTC_TR_ST_1
 ((
ut32_t
)0x00000020)

	)

9675 
	#RTC_TR_ST_2
 ((
ut32_t
)0x00000040)

	)

9676 
	#RTC_TR_SU
 ((
ut32_t
)0x0000000F)

	)

9677 
	#RTC_TR_SU_0
 ((
ut32_t
)0x00000001)

	)

9678 
	#RTC_TR_SU_1
 ((
ut32_t
)0x00000002)

	)

9679 
	#RTC_TR_SU_2
 ((
ut32_t
)0x00000004)

	)

9680 
	#RTC_TR_SU_3
 ((
ut32_t
)0x00000008)

	)

9683 
	#RTC_DR_YT
 ((
ut32_t
)0x00F00000)

	)

9684 
	#RTC_DR_YT_0
 ((
ut32_t
)0x00100000)

	)

9685 
	#RTC_DR_YT_1
 ((
ut32_t
)0x00200000)

	)

9686 
	#RTC_DR_YT_2
 ((
ut32_t
)0x00400000)

	)

9687 
	#RTC_DR_YT_3
 ((
ut32_t
)0x00800000)

	)

9688 
	#RTC_DR_YU
 ((
ut32_t
)0x000F0000)

	)

9689 
	#RTC_DR_YU_0
 ((
ut32_t
)0x00010000)

	)

9690 
	#RTC_DR_YU_1
 ((
ut32_t
)0x00020000)

	)

9691 
	#RTC_DR_YU_2
 ((
ut32_t
)0x00040000)

	)

9692 
	#RTC_DR_YU_3
 ((
ut32_t
)0x00080000)

	)

9693 
	#RTC_DR_WDU
 ((
ut32_t
)0x0000E000)

	)

9694 
	#RTC_DR_WDU_0
 ((
ut32_t
)0x00002000)

	)

9695 
	#RTC_DR_WDU_1
 ((
ut32_t
)0x00004000)

	)

9696 
	#RTC_DR_WDU_2
 ((
ut32_t
)0x00008000)

	)

9697 
	#RTC_DR_MT
 ((
ut32_t
)0x00001000)

	)

9698 
	#RTC_DR_MU
 ((
ut32_t
)0x00000F00)

	)

9699 
	#RTC_DR_MU_0
 ((
ut32_t
)0x00000100)

	)

9700 
	#RTC_DR_MU_1
 ((
ut32_t
)0x00000200)

	)

9701 
	#RTC_DR_MU_2
 ((
ut32_t
)0x00000400)

	)

9702 
	#RTC_DR_MU_3
 ((
ut32_t
)0x00000800)

	)

9703 
	#RTC_DR_DT
 ((
ut32_t
)0x00000030)

	)

9704 
	#RTC_DR_DT_0
 ((
ut32_t
)0x00000010)

	)

9705 
	#RTC_DR_DT_1
 ((
ut32_t
)0x00000020)

	)

9706 
	#RTC_DR_DU
 ((
ut32_t
)0x0000000F)

	)

9707 
	#RTC_DR_DU_0
 ((
ut32_t
)0x00000001)

	)

9708 
	#RTC_DR_DU_1
 ((
ut32_t
)0x00000002)

	)

9709 
	#RTC_DR_DU_2
 ((
ut32_t
)0x00000004)

	)

9710 
	#RTC_DR_DU_3
 ((
ut32_t
)0x00000008)

	)

9713 
	#RTC_CR_COE
 ((
ut32_t
)0x00800000)

	)

9714 
	#RTC_CR_OSEL
 ((
ut32_t
)0x00600000)

	)

9715 
	#RTC_CR_OSEL_0
 ((
ut32_t
)0x00200000)

	)

9716 
	#RTC_CR_OSEL_1
 ((
ut32_t
)0x00400000)

	)

9717 
	#RTC_CR_POL
 ((
ut32_t
)0x00100000)

	)

9718 
	#RTC_CR_COSEL
 ((
ut32_t
)0x00080000)

	)

9719 
	#RTC_CR_BCK
 ((
ut32_t
)0x00040000)

	)

9720 
	#RTC_CR_SUB1H
 ((
ut32_t
)0x00020000)

	)

9721 
	#RTC_CR_ADD1H
 ((
ut32_t
)0x00010000)

	)

9722 
	#RTC_CR_TSIE
 ((
ut32_t
)0x00008000)

	)

9723 
	#RTC_CR_WUTIE
 ((
ut32_t
)0x00004000)

	)

9724 
	#RTC_CR_ALRBIE
 ((
ut32_t
)0x00002000)

	)

9725 
	#RTC_CR_ALRAIE
 ((
ut32_t
)0x00001000)

	)

9726 
	#RTC_CR_TSE
 ((
ut32_t
)0x00000800)

	)

9727 
	#RTC_CR_WUTE
 ((
ut32_t
)0x00000400)

	)

9728 
	#RTC_CR_ALRBE
 ((
ut32_t
)0x00000200)

	)

9729 
	#RTC_CR_ALRAE
 ((
ut32_t
)0x00000100)

	)

9730 
	#RTC_CR_DCE
 ((
ut32_t
)0x00000080)

	)

9731 
	#RTC_CR_FMT
 ((
ut32_t
)0x00000040)

	)

9732 
	#RTC_CR_BYPSHAD
 ((
ut32_t
)0x00000020)

	)

9733 
	#RTC_CR_REFCKON
 ((
ut32_t
)0x00000010)

	)

9734 
	#RTC_CR_TSEDGE
 ((
ut32_t
)0x00000008)

	)

9735 
	#RTC_CR_WUCKSEL
 ((
ut32_t
)0x00000007)

	)

9736 
	#RTC_CR_WUCKSEL_0
 ((
ut32_t
)0x00000001)

	)

9737 
	#RTC_CR_WUCKSEL_1
 ((
ut32_t
)0x00000002)

	)

9738 
	#RTC_CR_WUCKSEL_2
 ((
ut32_t
)0x00000004)

	)

9741 
	#RTC_ISR_RECALPF
 ((
ut32_t
)0x00010000)

	)

9742 
	#RTC_ISR_TAMP1F
 ((
ut32_t
)0x00002000)

	)

9743 
	#RTC_ISR_TAMP2F
 ((
ut32_t
)0x00004000)

	)

9744 
	#RTC_ISR_TSOVF
 ((
ut32_t
)0x00001000)

	)

9745 
	#RTC_ISR_TSF
 ((
ut32_t
)0x00000800)

	)

9746 
	#RTC_ISR_WUTF
 ((
ut32_t
)0x00000400)

	)

9747 
	#RTC_ISR_ALRBF
 ((
ut32_t
)0x00000200)

	)

9748 
	#RTC_ISR_ALRAF
 ((
ut32_t
)0x00000100)

	)

9749 
	#RTC_ISR_INIT
 ((
ut32_t
)0x00000080)

	)

9750 
	#RTC_ISR_INITF
 ((
ut32_t
)0x00000040)

	)

9751 
	#RTC_ISR_RSF
 ((
ut32_t
)0x00000020)

	)

9752 
	#RTC_ISR_INITS
 ((
ut32_t
)0x00000010)

	)

9753 
	#RTC_ISR_SHPF
 ((
ut32_t
)0x00000008)

	)

9754 
	#RTC_ISR_WUTWF
 ((
ut32_t
)0x00000004)

	)

9755 
	#RTC_ISR_ALRBWF
 ((
ut32_t
)0x00000002)

	)

9756 
	#RTC_ISR_ALRAWF
 ((
ut32_t
)0x00000001)

	)

9759 
	#RTC_PRER_PREDIV_A
 ((
ut32_t
)0x007F0000)

	)

9760 
	#RTC_PRER_PREDIV_S
 ((
ut32_t
)0x00001FFF)

	)

9763 
	#RTC_WUTR_WUT
 ((
ut32_t
)0x0000FFFF)

	)

9766 
	#RTC_CALIBR_DCS
 ((
ut32_t
)0x00000080)

	)

9767 
	#RTC_CALIBR_DC
 ((
ut32_t
)0x0000001F)

	)

9770 
	#RTC_ALRMAR_MSK4
 ((
ut32_t
)0x80000000)

	)

9771 
	#RTC_ALRMAR_WDSEL
 ((
ut32_t
)0x40000000)

	)

9772 
	#RTC_ALRMAR_DT
 ((
ut32_t
)0x30000000)

	)

9773 
	#RTC_ALRMAR_DT_0
 ((
ut32_t
)0x10000000)

	)

9774 
	#RTC_ALRMAR_DT_1
 ((
ut32_t
)0x20000000)

	)

9775 
	#RTC_ALRMAR_DU
 ((
ut32_t
)0x0F000000)

	)

9776 
	#RTC_ALRMAR_DU_0
 ((
ut32_t
)0x01000000)

	)

9777 
	#RTC_ALRMAR_DU_1
 ((
ut32_t
)0x02000000)

	)

9778 
	#RTC_ALRMAR_DU_2
 ((
ut32_t
)0x04000000)

	)

9779 
	#RTC_ALRMAR_DU_3
 ((
ut32_t
)0x08000000)

	)

9780 
	#RTC_ALRMAR_MSK3
 ((
ut32_t
)0x00800000)

	)

9781 
	#RTC_ALRMAR_PM
 ((
ut32_t
)0x00400000)

	)

9782 
	#RTC_ALRMAR_HT
 ((
ut32_t
)0x00300000)

	)

9783 
	#RTC_ALRMAR_HT_0
 ((
ut32_t
)0x00100000)

	)

9784 
	#RTC_ALRMAR_HT_1
 ((
ut32_t
)0x00200000)

	)

9785 
	#RTC_ALRMAR_HU
 ((
ut32_t
)0x000F0000)

	)

9786 
	#RTC_ALRMAR_HU_0
 ((
ut32_t
)0x00010000)

	)

9787 
	#RTC_ALRMAR_HU_1
 ((
ut32_t
)0x00020000)

	)

9788 
	#RTC_ALRMAR_HU_2
 ((
ut32_t
)0x00040000)

	)

9789 
	#RTC_ALRMAR_HU_3
 ((
ut32_t
)0x00080000)

	)

9790 
	#RTC_ALRMAR_MSK2
 ((
ut32_t
)0x00008000)

	)

9791 
	#RTC_ALRMAR_MNT
 ((
ut32_t
)0x00007000)

	)

9792 
	#RTC_ALRMAR_MNT_0
 ((
ut32_t
)0x00001000)

	)

9793 
	#RTC_ALRMAR_MNT_1
 ((
ut32_t
)0x00002000)

	)

9794 
	#RTC_ALRMAR_MNT_2
 ((
ut32_t
)0x00004000)

	)

9795 
	#RTC_ALRMAR_MNU
 ((
ut32_t
)0x00000F00)

	)

9796 
	#RTC_ALRMAR_MNU_0
 ((
ut32_t
)0x00000100)

	)

9797 
	#RTC_ALRMAR_MNU_1
 ((
ut32_t
)0x00000200)

	)

9798 
	#RTC_ALRMAR_MNU_2
 ((
ut32_t
)0x00000400)

	)

9799 
	#RTC_ALRMAR_MNU_3
 ((
ut32_t
)0x00000800)

	)

9800 
	#RTC_ALRMAR_MSK1
 ((
ut32_t
)0x00000080)

	)

9801 
	#RTC_ALRMAR_ST
 ((
ut32_t
)0x00000070)

	)

9802 
	#RTC_ALRMAR_ST_0
 ((
ut32_t
)0x00000010)

	)

9803 
	#RTC_ALRMAR_ST_1
 ((
ut32_t
)0x00000020)

	)

9804 
	#RTC_ALRMAR_ST_2
 ((
ut32_t
)0x00000040)

	)

9805 
	#RTC_ALRMAR_SU
 ((
ut32_t
)0x0000000F)

	)

9806 
	#RTC_ALRMAR_SU_0
 ((
ut32_t
)0x00000001)

	)

9807 
	#RTC_ALRMAR_SU_1
 ((
ut32_t
)0x00000002)

	)

9808 
	#RTC_ALRMAR_SU_2
 ((
ut32_t
)0x00000004)

	)

9809 
	#RTC_ALRMAR_SU_3
 ((
ut32_t
)0x00000008)

	)

9812 
	#RTC_ALRMBR_MSK4
 ((
ut32_t
)0x80000000)

	)

9813 
	#RTC_ALRMBR_WDSEL
 ((
ut32_t
)0x40000000)

	)

9814 
	#RTC_ALRMBR_DT
 ((
ut32_t
)0x30000000)

	)

9815 
	#RTC_ALRMBR_DT_0
 ((
ut32_t
)0x10000000)

	)

9816 
	#RTC_ALRMBR_DT_1
 ((
ut32_t
)0x20000000)

	)

9817 
	#RTC_ALRMBR_DU
 ((
ut32_t
)0x0F000000)

	)

9818 
	#RTC_ALRMBR_DU_0
 ((
ut32_t
)0x01000000)

	)

9819 
	#RTC_ALRMBR_DU_1
 ((
ut32_t
)0x02000000)

	)

9820 
	#RTC_ALRMBR_DU_2
 ((
ut32_t
)0x04000000)

	)

9821 
	#RTC_ALRMBR_DU_3
 ((
ut32_t
)0x08000000)

	)

9822 
	#RTC_ALRMBR_MSK3
 ((
ut32_t
)0x00800000)

	)

9823 
	#RTC_ALRMBR_PM
 ((
ut32_t
)0x00400000)

	)

9824 
	#RTC_ALRMBR_HT
 ((
ut32_t
)0x00300000)

	)

9825 
	#RTC_ALRMBR_HT_0
 ((
ut32_t
)0x00100000)

	)

9826 
	#RTC_ALRMBR_HT_1
 ((
ut32_t
)0x00200000)

	)

9827 
	#RTC_ALRMBR_HU
 ((
ut32_t
)0x000F0000)

	)

9828 
	#RTC_ALRMBR_HU_0
 ((
ut32_t
)0x00010000)

	)

9829 
	#RTC_ALRMBR_HU_1
 ((
ut32_t
)0x00020000)

	)

9830 
	#RTC_ALRMBR_HU_2
 ((
ut32_t
)0x00040000)

	)

9831 
	#RTC_ALRMBR_HU_3
 ((
ut32_t
)0x00080000)

	)

9832 
	#RTC_ALRMBR_MSK2
 ((
ut32_t
)0x00008000)

	)

9833 
	#RTC_ALRMBR_MNT
 ((
ut32_t
)0x00007000)

	)

9834 
	#RTC_ALRMBR_MNT_0
 ((
ut32_t
)0x00001000)

	)

9835 
	#RTC_ALRMBR_MNT_1
 ((
ut32_t
)0x00002000)

	)

9836 
	#RTC_ALRMBR_MNT_2
 ((
ut32_t
)0x00004000)

	)

9837 
	#RTC_ALRMBR_MNU
 ((
ut32_t
)0x00000F00)

	)

9838 
	#RTC_ALRMBR_MNU_0
 ((
ut32_t
)0x00000100)

	)

9839 
	#RTC_ALRMBR_MNU_1
 ((
ut32_t
)0x00000200)

	)

9840 
	#RTC_ALRMBR_MNU_2
 ((
ut32_t
)0x00000400)

	)

9841 
	#RTC_ALRMBR_MNU_3
 ((
ut32_t
)0x00000800)

	)

9842 
	#RTC_ALRMBR_MSK1
 ((
ut32_t
)0x00000080)

	)

9843 
	#RTC_ALRMBR_ST
 ((
ut32_t
)0x00000070)

	)

9844 
	#RTC_ALRMBR_ST_0
 ((
ut32_t
)0x00000010)

	)

9845 
	#RTC_ALRMBR_ST_1
 ((
ut32_t
)0x00000020)

	)

9846 
	#RTC_ALRMBR_ST_2
 ((
ut32_t
)0x00000040)

	)

9847 
	#RTC_ALRMBR_SU
 ((
ut32_t
)0x0000000F)

	)

9848 
	#RTC_ALRMBR_SU_0
 ((
ut32_t
)0x00000001)

	)

9849 
	#RTC_ALRMBR_SU_1
 ((
ut32_t
)0x00000002)

	)

9850 
	#RTC_ALRMBR_SU_2
 ((
ut32_t
)0x00000004)

	)

9851 
	#RTC_ALRMBR_SU_3
 ((
ut32_t
)0x00000008)

	)

9854 
	#RTC_WPR_KEY
 ((
ut32_t
)0x000000FF)

	)

9857 
	#RTC_SSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

9860 
	#RTC_SHIFTR_SUBFS
 ((
ut32_t
)0x00007FFF)

	)

9861 
	#RTC_SHIFTR_ADD1S
 ((
ut32_t
)0x80000000)

	)

9864 
	#RTC_TSTR_PM
 ((
ut32_t
)0x00400000)

	)

9865 
	#RTC_TSTR_HT
 ((
ut32_t
)0x00300000)

	)

9866 
	#RTC_TSTR_HT_0
 ((
ut32_t
)0x00100000)

	)

9867 
	#RTC_TSTR_HT_1
 ((
ut32_t
)0x00200000)

	)

9868 
	#RTC_TSTR_HU
 ((
ut32_t
)0x000F0000)

	)

9869 
	#RTC_TSTR_HU_0
 ((
ut32_t
)0x00010000)

	)

9870 
	#RTC_TSTR_HU_1
 ((
ut32_t
)0x00020000)

	)

9871 
	#RTC_TSTR_HU_2
 ((
ut32_t
)0x00040000)

	)

9872 
	#RTC_TSTR_HU_3
 ((
ut32_t
)0x00080000)

	)

9873 
	#RTC_TSTR_MNT
 ((
ut32_t
)0x00007000)

	)

9874 
	#RTC_TSTR_MNT_0
 ((
ut32_t
)0x00001000)

	)

9875 
	#RTC_TSTR_MNT_1
 ((
ut32_t
)0x00002000)

	)

9876 
	#RTC_TSTR_MNT_2
 ((
ut32_t
)0x00004000)

	)

9877 
	#RTC_TSTR_MNU
 ((
ut32_t
)0x00000F00)

	)

9878 
	#RTC_TSTR_MNU_0
 ((
ut32_t
)0x00000100)

	)

9879 
	#RTC_TSTR_MNU_1
 ((
ut32_t
)0x00000200)

	)

9880 
	#RTC_TSTR_MNU_2
 ((
ut32_t
)0x00000400)

	)

9881 
	#RTC_TSTR_MNU_3
 ((
ut32_t
)0x00000800)

	)

9882 
	#RTC_TSTR_ST
 ((
ut32_t
)0x00000070)

	)

9883 
	#RTC_TSTR_ST_0
 ((
ut32_t
)0x00000010)

	)

9884 
	#RTC_TSTR_ST_1
 ((
ut32_t
)0x00000020)

	)

9885 
	#RTC_TSTR_ST_2
 ((
ut32_t
)0x00000040)

	)

9886 
	#RTC_TSTR_SU
 ((
ut32_t
)0x0000000F)

	)

9887 
	#RTC_TSTR_SU_0
 ((
ut32_t
)0x00000001)

	)

9888 
	#RTC_TSTR_SU_1
 ((
ut32_t
)0x00000002)

	)

9889 
	#RTC_TSTR_SU_2
 ((
ut32_t
)0x00000004)

	)

9890 
	#RTC_TSTR_SU_3
 ((
ut32_t
)0x00000008)

	)

9893 
	#RTC_TSDR_WDU
 ((
ut32_t
)0x0000E000)

	)

9894 
	#RTC_TSDR_WDU_0
 ((
ut32_t
)0x00002000)

	)

9895 
	#RTC_TSDR_WDU_1
 ((
ut32_t
)0x00004000)

	)

9896 
	#RTC_TSDR_WDU_2
 ((
ut32_t
)0x00008000)

	)

9897 
	#RTC_TSDR_MT
 ((
ut32_t
)0x00001000)

	)

9898 
	#RTC_TSDR_MU
 ((
ut32_t
)0x00000F00)

	)

9899 
	#RTC_TSDR_MU_0
 ((
ut32_t
)0x00000100)

	)

9900 
	#RTC_TSDR_MU_1
 ((
ut32_t
)0x00000200)

	)

9901 
	#RTC_TSDR_MU_2
 ((
ut32_t
)0x00000400)

	)

9902 
	#RTC_TSDR_MU_3
 ((
ut32_t
)0x00000800)

	)

9903 
	#RTC_TSDR_DT
 ((
ut32_t
)0x00000030)

	)

9904 
	#RTC_TSDR_DT_0
 ((
ut32_t
)0x00000010)

	)

9905 
	#RTC_TSDR_DT_1
 ((
ut32_t
)0x00000020)

	)

9906 
	#RTC_TSDR_DU
 ((
ut32_t
)0x0000000F)

	)

9907 
	#RTC_TSDR_DU_0
 ((
ut32_t
)0x00000001)

	)

9908 
	#RTC_TSDR_DU_1
 ((
ut32_t
)0x00000002)

	)

9909 
	#RTC_TSDR_DU_2
 ((
ut32_t
)0x00000004)

	)

9910 
	#RTC_TSDR_DU_3
 ((
ut32_t
)0x00000008)

	)

9913 
	#RTC_TSSSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

9916 
	#RTC_CALR_CALP
 ((
ut32_t
)0x00008000)

	)

9917 
	#RTC_CALR_CALW8
 ((
ut32_t
)0x00004000)

	)

9918 
	#RTC_CALR_CALW16
 ((
ut32_t
)0x00002000)

	)

9919 
	#RTC_CALR_CALM
 ((
ut32_t
)0x000001FF)

	)

9920 
	#RTC_CALR_CALM_0
 ((
ut32_t
)0x00000001)

	)

9921 
	#RTC_CALR_CALM_1
 ((
ut32_t
)0x00000002)

	)

9922 
	#RTC_CALR_CALM_2
 ((
ut32_t
)0x00000004)

	)

9923 
	#RTC_CALR_CALM_3
 ((
ut32_t
)0x00000008)

	)

9924 
	#RTC_CALR_CALM_4
 ((
ut32_t
)0x00000010)

	)

9925 
	#RTC_CALR_CALM_5
 ((
ut32_t
)0x00000020)

	)

9926 
	#RTC_CALR_CALM_6
 ((
ut32_t
)0x00000040)

	)

9927 
	#RTC_CALR_CALM_7
 ((
ut32_t
)0x00000080)

	)

9928 
	#RTC_CALR_CALM_8
 ((
ut32_t
)0x00000100)

	)

9931 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
ut32_t
)0x00040000)

	)

9932 
	#RTC_TAFCR_TSINSEL
 ((
ut32_t
)0x00020000)

	)

9933 
	#RTC_TAFCR_TAMPINSEL
 ((
ut32_t
)0x00010000)

	)

9934 
	#RTC_TAFCR_TAMPPUDIS
 ((
ut32_t
)0x00008000)

	)

9935 
	#RTC_TAFCR_TAMPPRCH
 ((
ut32_t
)0x00006000)

	)

9936 
	#RTC_TAFCR_TAMPPRCH_0
 ((
ut32_t
)0x00002000)

	)

9937 
	#RTC_TAFCR_TAMPPRCH_1
 ((
ut32_t
)0x00004000)

	)

9938 
	#RTC_TAFCR_TAMPFLT
 ((
ut32_t
)0x00001800)

	)

9939 
	#RTC_TAFCR_TAMPFLT_0
 ((
ut32_t
)0x00000800)

	)

9940 
	#RTC_TAFCR_TAMPFLT_1
 ((
ut32_t
)0x00001000)

	)

9941 
	#RTC_TAFCR_TAMPFREQ
 ((
ut32_t
)0x00000700)

	)

9942 
	#RTC_TAFCR_TAMPFREQ_0
 ((
ut32_t
)0x00000100)

	)

9943 
	#RTC_TAFCR_TAMPFREQ_1
 ((
ut32_t
)0x00000200)

	)

9944 
	#RTC_TAFCR_TAMPFREQ_2
 ((
ut32_t
)0x00000400)

	)

9945 
	#RTC_TAFCR_TAMPTS
 ((
ut32_t
)0x00000080)

	)

9946 
	#RTC_TAFCR_TAMP2TRG
 ((
ut32_t
)0x00000010)

	)

9947 
	#RTC_TAFCR_TAMP2E
 ((
ut32_t
)0x00000008)

	)

9948 
	#RTC_TAFCR_TAMPIE
 ((
ut32_t
)0x00000004)

	)

9949 
	#RTC_TAFCR_TAMP1TRG
 ((
ut32_t
)0x00000002)

	)

9950 
	#RTC_TAFCR_TAMP1E
 ((
ut32_t
)0x00000001)

	)

9953 
	#RTC_ALRMASSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

9954 
	#RTC_ALRMASSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

9955 
	#RTC_ALRMASSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

9956 
	#RTC_ALRMASSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

9957 
	#RTC_ALRMASSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

9958 
	#RTC_ALRMASSR_SS
 ((
ut32_t
)0x00007FFF)

	)

9961 
	#RTC_ALRMBSSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

9962 
	#RTC_ALRMBSSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

9963 
	#RTC_ALRMBSSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

9964 
	#RTC_ALRMBSSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

9965 
	#RTC_ALRMBSSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

9966 
	#RTC_ALRMBSSR_SS
 ((
ut32_t
)0x00007FFF)

	)

9969 
	#RTC_BKP0R
 ((
ut32_t
)0xFFFFFFFF)

	)

9972 
	#RTC_BKP1R
 ((
ut32_t
)0xFFFFFFFF)

	)

9975 
	#RTC_BKP2R
 ((
ut32_t
)0xFFFFFFFF)

	)

9978 
	#RTC_BKP3R
 ((
ut32_t
)0xFFFFFFFF)

	)

9981 
	#RTC_BKP4R
 ((
ut32_t
)0xFFFFFFFF)

	)

9984 
	#RTC_BKP5R
 ((
ut32_t
)0xFFFFFFFF)

	)

9987 
	#RTC_BKP6R
 ((
ut32_t
)0xFFFFFFFF)

	)

9990 
	#RTC_BKP7R
 ((
ut32_t
)0xFFFFFFFF)

	)

9993 
	#RTC_BKP8R
 ((
ut32_t
)0xFFFFFFFF)

	)

9996 
	#RTC_BKP9R
 ((
ut32_t
)0xFFFFFFFF)

	)

9999 
	#RTC_BKP10R
 ((
ut32_t
)0xFFFFFFFF)

	)

10002 
	#RTC_BKP11R
 ((
ut32_t
)0xFFFFFFFF)

	)

10005 
	#RTC_BKP12R
 ((
ut32_t
)0xFFFFFFFF)

	)

10008 
	#RTC_BKP13R
 ((
ut32_t
)0xFFFFFFFF)

	)

10011 
	#RTC_BKP14R
 ((
ut32_t
)0xFFFFFFFF)

	)

10014 
	#RTC_BKP15R
 ((
ut32_t
)0xFFFFFFFF)

	)

10017 
	#RTC_BKP16R
 ((
ut32_t
)0xFFFFFFFF)

	)

10020 
	#RTC_BKP17R
 ((
ut32_t
)0xFFFFFFFF)

	)

10023 
	#RTC_BKP18R
 ((
ut32_t
)0xFFFFFFFF)

	)

10026 
	#RTC_BKP19R
 ((
ut32_t
)0xFFFFFFFF)

	)

10034 
	#SAI_GCR_SYNCIN
 ((
ut32_t
)0x00000003

	)

10035 
	#SAI_GCR_SYNCIN_0
 ((
ut32_t
)0x00000001

	)

10036 
	#SAI_GCR_SYNCIN_1
 ((
ut32_t
)0x00000002

	)

10038 
	#SAI_GCR_SYNCOUT
 ((
ut32_t
)0x00000030

	)

10039 
	#SAI_GCR_SYNCOUT_0
 ((
ut32_t
)0x00000010

	)

10040 
	#SAI_GCR_SYNCOUT_1
 ((
ut32_t
)0x00000020

	)

10043 
	#SAI_xCR1_MODE
 ((
ut32_t
)0x00000003

	)

10044 
	#SAI_xCR1_MODE_0
 ((
ut32_t
)0x00000001

	)

10045 
	#SAI_xCR1_MODE_1
 ((
ut32_t
)0x00000002

	)

10047 
	#SAI_xCR1_PRTCFG
 ((
ut32_t
)0x0000000C

	)

10048 
	#SAI_xCR1_PRTCFG_0
 ((
ut32_t
)0x00000004

	)

10049 
	#SAI_xCR1_PRTCFG_1
 ((
ut32_t
)0x00000008

	)

10051 
	#SAI_xCR1_DS
 ((
ut32_t
)0x000000E0

	)

10052 
	#SAI_xCR1_DS_0
 ((
ut32_t
)0x00000020

	)

10053 
	#SAI_xCR1_DS_1
 ((
ut32_t
)0x00000040

	)

10054 
	#SAI_xCR1_DS_2
 ((
ut32_t
)0x00000080

	)

10056 
	#SAI_xCR1_LSBFIRST
 ((
ut32_t
)0x00000100

	)

10057 
	#SAI_xCR1_CKSTR
 ((
ut32_t
)0x00000200

	)

10059 
	#SAI_xCR1_SYNCEN
 ((
ut32_t
)0x00000C00

	)

10060 
	#SAI_xCR1_SYNCEN_0
 ((
ut32_t
)0x00000400

	)

10061 
	#SAI_xCR1_SYNCEN_1
 ((
ut32_t
)0x00000800

	)

10063 
	#SAI_xCR1_MONO
 ((
ut32_t
)0x00001000

	)

10064 
	#SAI_xCR1_OUTDRIV
 ((
ut32_t
)0x00002000

	)

10065 
	#SAI_xCR1_SAIEN
 ((
ut32_t
)0x00010000

	)

10066 
	#SAI_xCR1_DMAEN
 ((
ut32_t
)0x00020000

	)

10067 
	#SAI_xCR1_NODIV
 ((
ut32_t
)0x00080000

	)

10069 
	#SAI_xCR1_MCKDIV
 ((
ut32_t
)0x00780000

	)

10070 
	#SAI_xCR1_MCKDIV_0
 ((
ut32_t
)0x00080000

	)

10071 
	#SAI_xCR1_MCKDIV_1
 ((
ut32_t
)0x00100000

	)

10072 
	#SAI_xCR1_MCKDIV_2
 ((
ut32_t
)0x00200000

	)

10073 
	#SAI_xCR1_MCKDIV_3
 ((
ut32_t
)0x00400000

	)

10076 
	#SAI_xCR2_FTH
 ((
ut32_t
)0x00000003

	)

10077 
	#SAI_xCR2_FTH_0
 ((
ut32_t
)0x00000001

	)

10078 
	#SAI_xCR2_FTH_1
 ((
ut32_t
)0x00000002

	)

10080 
	#SAI_xCR2_FFLUSH
 ((
ut32_t
)0x00000008

	)

10081 
	#SAI_xCR2_TRIS
 ((
ut32_t
)0x00000010

	)

10082 
	#SAI_xCR2_MUTE
 ((
ut32_t
)0x00000020

	)

10083 
	#SAI_xCR2_MUTEVAL
 ((
ut32_t
)0x00000040

	)

10085 
	#SAI_xCR2_MUTECNT
 ((
ut32_t
)0x00001F80

	)

10086 
	#SAI_xCR2_MUTECNT_0
 ((
ut32_t
)0x00000080

	)

10087 
	#SAI_xCR2_MUTECNT_1
 ((
ut32_t
)0x00000100

	)

10088 
	#SAI_xCR2_MUTECNT_2
 ((
ut32_t
)0x00000200

	)

10089 
	#SAI_xCR2_MUTECNT_3
 ((
ut32_t
)0x00000400

	)

10090 
	#SAI_xCR2_MUTECNT_4
 ((
ut32_t
)0x00000800

	)

10091 
	#SAI_xCR2_MUTECNT_5
 ((
ut32_t
)0x00001000

	)

10093 
	#SAI_xCR2_CPL
 ((
ut32_t
)0x00002000

	)

10095 
	#SAI_xCR2_COMP
 ((
ut32_t
)0x0000C000

	)

10096 
	#SAI_xCR2_COMP_0
 ((
ut32_t
)0x00004000

	)

10097 
	#SAI_xCR2_COMP_1
 ((
ut32_t
)0x00008000

	)

10100 
	#SAI_xFRCR_FRL
 ((
ut32_t
)0x000000FF

	)

10101 
	#SAI_xFRCR_FRL_0
 ((
ut32_t
)0x00000001

	)

10102 
	#SAI_xFRCR_FRL_1
 ((
ut32_t
)0x00000002

	)

10103 
	#SAI_xFRCR_FRL_2
 ((
ut32_t
)0x00000004

	)

10104 
	#SAI_xFRCR_FRL_3
 ((
ut32_t
)0x00000008

	)

10105 
	#SAI_xFRCR_FRL_4
 ((
ut32_t
)0x00000010

	)

10106 
	#SAI_xFRCR_FRL_5
 ((
ut32_t
)0x00000020

	)

10107 
	#SAI_xFRCR_FRL_6
 ((
ut32_t
)0x00000040

	)

10108 
	#SAI_xFRCR_FRL_7
 ((
ut32_t
)0x00000080

	)

10110 
	#SAI_xFRCR_FSALL
 ((
ut32_t
)0x00007F00

	)

10111 
	#SAI_xFRCR_FSALL_0
 ((
ut32_t
)0x00000100

	)

10112 
	#SAI_xFRCR_FSALL_1
 ((
ut32_t
)0x00000200

	)

10113 
	#SAI_xFRCR_FSALL_2
 ((
ut32_t
)0x00000400

	)

10114 
	#SAI_xFRCR_FSALL_3
 ((
ut32_t
)0x00000800

	)

10115 
	#SAI_xFRCR_FSALL_4
 ((
ut32_t
)0x00001000

	)

10116 
	#SAI_xFRCR_FSALL_5
 ((
ut32_t
)0x00002000

	)

10117 
	#SAI_xFRCR_FSALL_6
 ((
ut32_t
)0x00004000

	)

10119 
	#SAI_xFRCR_FSDEF
 ((
ut32_t
)0x00010000

	)

10120 
	#SAI_xFRCR_FSPOL
 ((
ut32_t
)0x00020000

	)

10121 
	#SAI_xFRCR_FSOFF
 ((
ut32_t
)0x00040000

	)

10123 
	#SAI_xFRCR_FSPO
 
SAI_xFRCR_FSPOL


	)

10126 
	#SAI_xSLOTR_FBOFF
 ((
ut32_t
)0x0000001F

	)

10127 
	#SAI_xSLOTR_FBOFF_0
 ((
ut32_t
)0x00000001

	)

10128 
	#SAI_xSLOTR_FBOFF_1
 ((
ut32_t
)0x00000002

	)

10129 
	#SAI_xSLOTR_FBOFF_2
 ((
ut32_t
)0x00000004

	)

10130 
	#SAI_xSLOTR_FBOFF_3
 ((
ut32_t
)0x00000008

	)

10131 
	#SAI_xSLOTR_FBOFF_4
 ((
ut32_t
)0x00000010

	)

10133 
	#SAI_xSLOTR_SLOTSZ
 ((
ut32_t
)0x000000C0

	)

10134 
	#SAI_xSLOTR_SLOTSZ_0
 ((
ut32_t
)0x00000040

	)

10135 
	#SAI_xSLOTR_SLOTSZ_1
 ((
ut32_t
)0x00000080

	)

10137 
	#SAI_xSLOTR_NBSLOT
 ((
ut32_t
)0x00000F00

	)

10138 
	#SAI_xSLOTR_NBSLOT_0
 ((
ut32_t
)0x00000100

	)

10139 
	#SAI_xSLOTR_NBSLOT_1
 ((
ut32_t
)0x00000200

	)

10140 
	#SAI_xSLOTR_NBSLOT_2
 ((
ut32_t
)0x00000400

	)

10141 
	#SAI_xSLOTR_NBSLOT_3
 ((
ut32_t
)0x00000800

	)

10143 
	#SAI_xSLOTR_SLOTEN
 ((
ut32_t
)0xFFFF0000

	)

10146 
	#SAI_xIMR_OVRUDRIE
 ((
ut32_t
)0x00000001

	)

10147 
	#SAI_xIMR_MUTEDETIE
 ((
ut32_t
)0x00000002

	)

10148 
	#SAI_xIMR_WCKCFGIE
 ((
ut32_t
)0x00000004

	)

10149 
	#SAI_xIMR_FREQIE
 ((
ut32_t
)0x00000008

	)

10150 
	#SAI_xIMR_CNRDYIE
 ((
ut32_t
)0x00000010

	)

10151 
	#SAI_xIMR_AFSDETIE
 ((
ut32_t
)0x00000020

	)

10152 
	#SAI_xIMR_LFSDETIE
 ((
ut32_t
)0x00000040

	)

10155 
	#SAI_xSR_OVRUDR
 ((
ut32_t
)0x00000001

	)

10156 
	#SAI_xSR_MUTEDET
 ((
ut32_t
)0x00000002

	)

10157 
	#SAI_xSR_WCKCFG
 ((
ut32_t
)0x00000004

	)

10158 
	#SAI_xSR_FREQ
 ((
ut32_t
)0x00000008

	)

10159 
	#SAI_xSR_CNRDY
 ((
ut32_t
)0x00000010

	)

10160 
	#SAI_xSR_AFSDET
 ((
ut32_t
)0x00000020

	)

10161 
	#SAI_xSR_LFSDET
 ((
ut32_t
)0x00000040

	)

10163 
	#SAI_xSR_FLVL
 ((
ut32_t
)0x00070000

	)

10164 
	#SAI_xSR_FLVL_0
 ((
ut32_t
)0x00010000

	)

10165 
	#SAI_xSR_FLVL_1
 ((
ut32_t
)0x00020000

	)

10166 
	#SAI_xSR_FLVL_2
 ((
ut32_t
)0x00030000

	)

10169 
	#SAI_xCLRFR_COVRUDR
 ((
ut32_t
)0x00000001

	)

10170 
	#SAI_xCLRFR_CMUTEDET
 ((
ut32_t
)0x00000002

	)

10171 
	#SAI_xCLRFR_CWCKCFG
 ((
ut32_t
)0x00000004

	)

10172 
	#SAI_xCLRFR_CFREQ
 ((
ut32_t
)0x00000008

	)

10173 
	#SAI_xCLRFR_CCNRDY
 ((
ut32_t
)0x00000010

	)

10174 
	#SAI_xCLRFR_CAFSDET
 ((
ut32_t
)0x00000020

	)

10175 
	#SAI_xCLRFR_CLFSDET
 ((
ut32_t
)0x00000040

	)

10178 
	#SAI_xDR_DATA
 ((
ut32_t
)0xFFFFFFFF)

	)

10180 #i
	`defed
(
STM32F446xx
)

10187 
	#SPDIFRX_CR_SPDIFEN
 ((
ut32_t
)0x00000003

	)

10188 
	#SPDIFRX_CR_RXDMAEN
 ((
ut32_t
)0x00000004

	)

10189 
	#SPDIFRX_CR_RXSTEO
 ((
ut32_t
)0x00000008

	)

10190 
	#SPDIFRX_CR_DRFMT
 ((
ut32_t
)0x00000030

	)

10191 
	#SPDIFRX_CR_PMSK
 ((
ut32_t
)0x00000040

	)

10192 
	#SPDIFRX_CR_VMSK
 ((
ut32_t
)0x00000080

	)

10193 
	#SPDIFRX_CR_CUMSK
 ((
ut32_t
)0x00000100

	)

10194 
	#SPDIFRX_CR_PTMSK
 ((
ut32_t
)0x00000200

	)

10195 
	#SPDIFRX_CR_CBDMAEN
 ((
ut32_t
)0x00000400

	)

10196 
	#SPDIFRX_CR_CHSEL
 ((
ut32_t
)0x00000800

	)

10197 
	#SPDIFRX_CR_NBTR
 ((
ut32_t
)0x00003000

	)

10198 
	#SPDIFRX_CR_WFA
 ((
ut32_t
)0x00004000

	)

10199 
	#SPDIFRX_CR_INSEL
 ((
ut32_t
)0x00070000

	)

10202 
	#SPDIFRX_IMR_RXNEIE
 ((
ut32_t
)0x00000001

	)

10203 
	#SPDIFRX_IMR_CSRNEIE
 ((
ut32_t
)0x00000002

	)

10204 
	#SPDIFRX_IMR_PERRIE
 ((
ut32_t
)0x00000004

	)

10205 
	#SPDIFRX_IMR_OVRIE
 ((
ut32_t
)0x00000008

	)

10206 
	#SPDIFRX_IMR_SBLKIE
 ((
ut32_t
)0x00000010

	)

10207 
	#SPDIFRX_IMR_SYNCDIE
 ((
ut32_t
)0x00000020

	)

10208 
	#SPDIFRX_IMR_IFEIE
 ((
ut32_t
)0x00000040

	)

10211 
	#SPDIFRX_SR_RXNE
 ((
ut32_t
)0x00000001

	)

10212 
	#SPDIFRX_SR_CSRNE
 ((
ut32_t
)0x00000002

	)

10213 
	#SPDIFRX_SR_PERR
 ((
ut32_t
)0x00000004

	)

10214 
	#SPDIFRX_SR_OVR
 ((
ut32_t
)0x00000008

	)

10215 
	#SPDIFRX_SR_SBD
 ((
ut32_t
)0x00000010

	)

10216 
	#SPDIFRX_SR_SYNCD
 ((
ut32_t
)0x00000020

	)

10217 
	#SPDIFRX_SR_FERR
 ((
ut32_t
)0x00000040

	)

10218 
	#SPDIFRX_SR_SERR
 ((
ut32_t
)0x00000080

	)

10219 
	#SPDIFRX_SR_TERR
 ((
ut32_t
)0x00000100

	)

10220 
	#SPDIFRX_SR_WIDTH5
 ((
ut32_t
)0x7FFF0000

	)

10223 
	#SPDIFRX_IFCR_PERRCF
 ((
ut32_t
)0x00000004

	)

10224 
	#SPDIFRX_IFCR_OVRCF
 ((
ut32_t
)0x00000008

	)

10225 
	#SPDIFRX_IFCR_SBDCF
 ((
ut32_t
)0x00000010

	)

10226 
	#SPDIFRX_IFCR_SYNCDCF
 ((
ut32_t
)0x00000020

	)

10229 
	#SPDIFRX_DR0_DR
 ((
ut32_t
)0x00FFFFFF

	)

10230 
	#SPDIFRX_DR0_PE
 ((
ut32_t
)0x01000000

	)

10231 
	#SPDIFRX_DR0_V
 ((
ut32_t
)0x02000000

	)

10232 
	#SPDIFRX_DR0_U
 ((
ut32_t
)0x04000000

	)

10233 
	#SPDIFRX_DR0_C
 ((
ut32_t
)0x08000000

	)

10234 
	#SPDIFRX_DR0_PT
 ((
ut32_t
)0x30000000

	)

10237 
	#SPDIFRX_DR1_DR
 ((
ut32_t
)0xFFFFFF00

	)

10238 
	#SPDIFRX_DR1_PT
 ((
ut32_t
)0x00000030

	)

10239 
	#SPDIFRX_DR1_C
 ((
ut32_t
)0x00000008

	)

10240 
	#SPDIFRX_DR1_U
 ((
ut32_t
)0x00000004

	)

10241 
	#SPDIFRX_DR1_V
 ((
ut32_t
)0x00000002

	)

10242 
	#SPDIFRX_DR1_PE
 ((
ut32_t
)0x00000001

	)

10245 
	#SPDIFRX_DR1_DRNL1
 ((
ut32_t
)0xFFFF0000

	)

10246 
	#SPDIFRX_DR1_DRNL2
 ((
ut32_t
)0x0000FFFF

	)

10249 
	#SPDIFRX_CSR_USR
 ((
ut32_t
)0x0000FFFF

	)

10250 
	#SPDIFRX_CSR_CS
 ((
ut32_t
)0x00FF0000

	)

10251 
	#SPDIFRX_CSR_SOB
 ((
ut32_t
)0x01000000

	)

10254 
	#SPDIFRX_DIR_THI
 ((
ut32_t
)0x000013FF

	)

10255 
	#SPDIFRX_DIR_TLO
 ((
ut32_t
)0x1FFF0000

	)

10264 
	#SDIO_POWER_PWRCTRL
 ((
ut8_t
)0x03

	)

10265 
	#SDIO_POWER_PWRCTRL_0
 ((
ut8_t
)0x01

	)

10266 
	#SDIO_POWER_PWRCTRL_1
 ((
ut8_t
)0x02

	)

10269 
	#SDIO_CLKCR_CLKDIV
 ((
ut16_t
)0x00FF

	)

10270 
	#SDIO_CLKCR_CLKEN
 ((
ut16_t
)0x0100

	)

10271 
	#SDIO_CLKCR_PWRSAV
 ((
ut16_t
)0x0200

	)

10272 
	#SDIO_CLKCR_BYPASS
 ((
ut16_t
)0x0400

	)

10274 
	#SDIO_CLKCR_WIDBUS
 ((
ut16_t
)0x1800

	)

10275 
	#SDIO_CLKCR_WIDBUS_0
 ((
ut16_t
)0x0800

	)

10276 
	#SDIO_CLKCR_WIDBUS_1
 ((
ut16_t
)0x1000

	)

10278 
	#SDIO_CLKCR_NEGEDGE
 ((
ut16_t
)0x2000

	)

10279 
	#SDIO_CLKCR_HWFC_EN
 ((
ut16_t
)0x4000

	)

10282 
	#SDIO_ARG_CMDARG
 ((
ut32_t
)0xFFFFFFFF

	)

10285 
	#SDIO_CMD_CMDINDEX
 ((
ut16_t
)0x003F

	)

10287 
	#SDIO_CMD_WAITRESP
 ((
ut16_t
)0x00C0

	)

10288 
	#SDIO_CMD_WAITRESP_0
 ((
ut16_t
)0x0040

	)

10289 
	#SDIO_CMD_WAITRESP_1
 ((
ut16_t
)0x0080

	)

10291 
	#SDIO_CMD_WAITINT
 ((
ut16_t
)0x0100

	)

10292 
	#SDIO_CMD_WAITPEND
 ((
ut16_t
)0x0200

	)

10293 
	#SDIO_CMD_CPSMEN
 ((
ut16_t
)0x0400

	)

10294 
	#SDIO_CMD_SDIOSUSPEND
 ((
ut16_t
)0x0800

	)

10295 
	#SDIO_CMD_ENCMDCOMPL
 ((
ut16_t
)0x1000

	)

10296 
	#SDIO_CMD_NIEN
 ((
ut16_t
)0x2000

	)

10297 
	#SDIO_CMD_CEATACMD
 ((
ut16_t
)0x4000

	)

10300 
	#SDIO_RESPCMD_RESPCMD
 ((
ut8_t
)0x3F

	)

10303 
	#SDIO_RESP0_CARDSTATUS0
 ((
ut32_t
)0xFFFFFFFF

	)

10306 
	#SDIO_RESP1_CARDSTATUS1
 ((
ut32_t
)0xFFFFFFFF

	)

10309 
	#SDIO_RESP2_CARDSTATUS2
 ((
ut32_t
)0xFFFFFFFF

	)

10312 
	#SDIO_RESP3_CARDSTATUS3
 ((
ut32_t
)0xFFFFFFFF

	)

10315 
	#SDIO_RESP4_CARDSTATUS4
 ((
ut32_t
)0xFFFFFFFF

	)

10318 
	#SDIO_DTIMER_DATATIME
 ((
ut32_t
)0xFFFFFFFF

	)

10321 
	#SDIO_DLEN_DATALENGTH
 ((
ut32_t
)0x01FFFFFF

	)

10324 
	#SDIO_DCTRL_DTEN
 ((
ut16_t
)0x0001

	)

10325 
	#SDIO_DCTRL_DTDIR
 ((
ut16_t
)0x0002

	)

10326 
	#SDIO_DCTRL_DTMODE
 ((
ut16_t
)0x0004

	)

10327 
	#SDIO_DCTRL_DMAEN
 ((
ut16_t
)0x0008

	)

10329 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ut16_t
)0x00F0

	)

10330 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ut16_t
)0x0010

	)

10331 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ut16_t
)0x0020

	)

10332 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ut16_t
)0x0040

	)

10333 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ut16_t
)0x0080

	)

10335 
	#SDIO_DCTRL_RWSTART
 ((
ut16_t
)0x0100

	)

10336 
	#SDIO_DCTRL_RWSTOP
 ((
ut16_t
)0x0200

	)

10337 
	#SDIO_DCTRL_RWMOD
 ((
ut16_t
)0x0400

	)

10338 
	#SDIO_DCTRL_SDIOEN
 ((
ut16_t
)0x0800

	)

10341 
	#SDIO_DCOUNT_DATACOUNT
 ((
ut32_t
)0x01FFFFFF

	)

10344 
	#SDIO_STA_CCRCFAIL
 ((
ut32_t
)0x00000001

	)

10345 
	#SDIO_STA_DCRCFAIL
 ((
ut32_t
)0x00000002

	)

10346 
	#SDIO_STA_CTIMEOUT
 ((
ut32_t
)0x00000004

	)

10347 
	#SDIO_STA_DTIMEOUT
 ((
ut32_t
)0x00000008

	)

10348 
	#SDIO_STA_TXUNDERR
 ((
ut32_t
)0x00000010

	)

10349 
	#SDIO_STA_RXOVERR
 ((
ut32_t
)0x00000020

	)

10350 
	#SDIO_STA_CMDREND
 ((
ut32_t
)0x00000040

	)

10351 
	#SDIO_STA_CMDSENT
 ((
ut32_t
)0x00000080

	)

10352 
	#SDIO_STA_DATAEND
 ((
ut32_t
)0x00000100

	)

10353 
	#SDIO_STA_STBITERR
 ((
ut32_t
)0x00000200

	)

10354 
	#SDIO_STA_DBCKEND
 ((
ut32_t
)0x00000400

	)

10355 
	#SDIO_STA_CMDACT
 ((
ut32_t
)0x00000800

	)

10356 
	#SDIO_STA_TXACT
 ((
ut32_t
)0x00001000

	)

10357 
	#SDIO_STA_RXACT
 ((
ut32_t
)0x00002000

	)

10358 
	#SDIO_STA_TXFIFOHE
 ((
ut32_t
)0x00004000

	)

10359 
	#SDIO_STA_RXFIFOHF
 ((
ut32_t
)0x00008000

	)

10360 
	#SDIO_STA_TXFIFOF
 ((
ut32_t
)0x00010000

	)

10361 
	#SDIO_STA_RXFIFOF
 ((
ut32_t
)0x00020000

	)

10362 
	#SDIO_STA_TXFIFOE
 ((
ut32_t
)0x00040000

	)

10363 
	#SDIO_STA_RXFIFOE
 ((
ut32_t
)0x00080000

	)

10364 
	#SDIO_STA_TXDAVL
 ((
ut32_t
)0x00100000

	)

10365 
	#SDIO_STA_RXDAVL
 ((
ut32_t
)0x00200000

	)

10366 
	#SDIO_STA_SDIOIT
 ((
ut32_t
)0x00400000

	)

10367 
	#SDIO_STA_CEATAEND
 ((
ut32_t
)0x00800000

	)

10370 
	#SDIO_ICR_CCRCFAILC
 ((
ut32_t
)0x00000001

	)

10371 
	#SDIO_ICR_DCRCFAILC
 ((
ut32_t
)0x00000002

	)

10372 
	#SDIO_ICR_CTIMEOUTC
 ((
ut32_t
)0x00000004

	)

10373 
	#SDIO_ICR_DTIMEOUTC
 ((
ut32_t
)0x00000008

	)

10374 
	#SDIO_ICR_TXUNDERRC
 ((
ut32_t
)0x00000010

	)

10375 
	#SDIO_ICR_RXOVERRC
 ((
ut32_t
)0x00000020

	)

10376 
	#SDIO_ICR_CMDRENDC
 ((
ut32_t
)0x00000040

	)

10377 
	#SDIO_ICR_CMDSENTC
 ((
ut32_t
)0x00000080

	)

10378 
	#SDIO_ICR_DATAENDC
 ((
ut32_t
)0x00000100

	)

10379 
	#SDIO_ICR_STBITERRC
 ((
ut32_t
)0x00000200

	)

10380 
	#SDIO_ICR_DBCKENDC
 ((
ut32_t
)0x00000400

	)

10381 
	#SDIO_ICR_SDIOITC
 ((
ut32_t
)0x00400000

	)

10382 
	#SDIO_ICR_CEATAENDC
 ((
ut32_t
)0x00800000

	)

10385 
	#SDIO_MASK_CCRCFAILIE
 ((
ut32_t
)0x00000001

	)

10386 
	#SDIO_MASK_DCRCFAILIE
 ((
ut32_t
)0x00000002

	)

10387 
	#SDIO_MASK_CTIMEOUTIE
 ((
ut32_t
)0x00000004

	)

10388 
	#SDIO_MASK_DTIMEOUTIE
 ((
ut32_t
)0x00000008

	)

10389 
	#SDIO_MASK_TXUNDERRIE
 ((
ut32_t
)0x00000010

	)

10390 
	#SDIO_MASK_RXOVERRIE
 ((
ut32_t
)0x00000020

	)

10391 
	#SDIO_MASK_CMDRENDIE
 ((
ut32_t
)0x00000040

	)

10392 
	#SDIO_MASK_CMDSENTIE
 ((
ut32_t
)0x00000080

	)

10393 
	#SDIO_MASK_DATAENDIE
 ((
ut32_t
)0x00000100

	)

10394 
	#SDIO_MASK_STBITERRIE
 ((
ut32_t
)0x00000200

	)

10395 
	#SDIO_MASK_DBCKENDIE
 ((
ut32_t
)0x00000400

	)

10396 
	#SDIO_MASK_CMDACTIE
 ((
ut32_t
)0x00000800

	)

10397 
	#SDIO_MASK_TXACTIE
 ((
ut32_t
)0x00001000

	)

10398 
	#SDIO_MASK_RXACTIE
 ((
ut32_t
)0x00002000

	)

10399 
	#SDIO_MASK_TXFIFOHEIE
 ((
ut32_t
)0x00004000

	)

10400 
	#SDIO_MASK_RXFIFOHFIE
 ((
ut32_t
)0x00008000

	)

10401 
	#SDIO_MASK_TXFIFOFIE
 ((
ut32_t
)0x00010000

	)

10402 
	#SDIO_MASK_RXFIFOFIE
 ((
ut32_t
)0x00020000

	)

10403 
	#SDIO_MASK_TXFIFOEIE
 ((
ut32_t
)0x00040000

	)

10404 
	#SDIO_MASK_RXFIFOEIE
 ((
ut32_t
)0x00080000

	)

10405 
	#SDIO_MASK_TXDAVLIE
 ((
ut32_t
)0x00100000

	)

10406 
	#SDIO_MASK_RXDAVLIE
 ((
ut32_t
)0x00200000

	)

10407 
	#SDIO_MASK_SDIOITIE
 ((
ut32_t
)0x00400000

	)

10408 
	#SDIO_MASK_CEATAENDIE
 ((
ut32_t
)0x00800000

	)

10411 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ut32_t
)0x00FFFFFF

	)

10414 
	#SDIO_FIFO_FIFODATA
 ((
ut32_t
)0xFFFFFFFF

	)

10422 
	#SPI_CR1_CPHA
 ((
ut16_t
)0x0001

	)

10423 
	#SPI_CR1_CPOL
 ((
ut16_t
)0x0002

	)

10424 
	#SPI_CR1_MSTR
 ((
ut16_t
)0x0004

	)

10426 
	#SPI_CR1_BR
 ((
ut16_t
)0x0038

	)

10427 
	#SPI_CR1_BR_0
 ((
ut16_t
)0x0008

	)

10428 
	#SPI_CR1_BR_1
 ((
ut16_t
)0x0010

	)

10429 
	#SPI_CR1_BR_2
 ((
ut16_t
)0x0020

	)

10431 
	#SPI_CR1_SPE
 ((
ut16_t
)0x0040

	)

10432 
	#SPI_CR1_LSBFIRST
 ((
ut16_t
)0x0080

	)

10433 
	#SPI_CR1_SSI
 ((
ut16_t
)0x0100

	)

10434 
	#SPI_CR1_SSM
 ((
ut16_t
)0x0200

	)

10435 
	#SPI_CR1_RXONLY
 ((
ut16_t
)0x0400

	)

10436 
	#SPI_CR1_DFF
 ((
ut16_t
)0x0800

	)

10437 
	#SPI_CR1_CRCNEXT
 ((
ut16_t
)0x1000

	)

10438 
	#SPI_CR1_CRCEN
 ((
ut16_t
)0x2000

	)

10439 
	#SPI_CR1_BIDIOE
 ((
ut16_t
)0x4000

	)

10440 
	#SPI_CR1_BIDIMODE
 ((
ut16_t
)0x8000

	)

10443 
	#SPI_CR2_RXDMAEN
 ((
ut8_t
)0x01

	)

10444 
	#SPI_CR2_TXDMAEN
 ((
ut8_t
)0x02

	)

10445 
	#SPI_CR2_SSOE
 ((
ut8_t
)0x04

	)

10446 
	#SPI_CR2_ERRIE
 ((
ut8_t
)0x20

	)

10447 
	#SPI_CR2_RXNEIE
 ((
ut8_t
)0x40

	)

10448 
	#SPI_CR2_TXEIE
 ((
ut8_t
)0x80

	)

10451 
	#SPI_SR_RXNE
 ((
ut8_t
)0x01

	)

10452 
	#SPI_SR_TXE
 ((
ut8_t
)0x02

	)

10453 
	#SPI_SR_CHSIDE
 ((
ut8_t
)0x04

	)

10454 
	#SPI_SR_UDR
 ((
ut8_t
)0x08

	)

10455 
	#SPI_SR_CRCERR
 ((
ut8_t
)0x10

	)

10456 
	#SPI_SR_MODF
 ((
ut8_t
)0x20

	)

10457 
	#SPI_SR_OVR
 ((
ut8_t
)0x40

	)

10458 
	#SPI_SR_BSY
 ((
ut8_t
)0x80

	)

10461 
	#SPI_DR_DR
 ((
ut16_t
)0xFFFF

	)

10464 
	#SPI_CRCPR_CRCPOLY
 ((
ut16_t
)0xFFFF

	)

10467 
	#SPI_RXCRCR_RXCRC
 ((
ut16_t
)0xFFFF

	)

10470 
	#SPI_TXCRCR_TXCRC
 ((
ut16_t
)0xFFFF

	)

10473 
	#SPI_I2SCFGR_CHLEN
 ((
ut16_t
)0x0001

	)

10475 
	#SPI_I2SCFGR_DATLEN
 ((
ut16_t
)0x0006

	)

10476 
	#SPI_I2SCFGR_DATLEN_0
 ((
ut16_t
)0x0002

	)

10477 
	#SPI_I2SCFGR_DATLEN_1
 ((
ut16_t
)0x0004

	)

10479 
	#SPI_I2SCFGR_CKPOL
 ((
ut16_t
)0x0008

	)

10481 
	#SPI_I2SCFGR_I2SSTD
 ((
ut16_t
)0x0030

	)

10482 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ut16_t
)0x0010

	)

10483 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ut16_t
)0x0020

	)

10485 
	#SPI_I2SCFGR_PCMSYNC
 ((
ut16_t
)0x0080

	)

10487 
	#SPI_I2SCFGR_I2SCFG
 ((
ut16_t
)0x0300

	)

10488 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ut16_t
)0x0100

	)

10489 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ut16_t
)0x0200

	)

10491 
	#SPI_I2SCFGR_I2SE
 ((
ut16_t
)0x0400

	)

10492 
	#SPI_I2SCFGR_I2SMOD
 ((
ut16_t
)0x0800

	)

10495 
	#SPI_I2SPR_I2SDIV
 ((
ut16_t
)0x00FF

	)

10496 
	#SPI_I2SPR_ODD
 ((
ut16_t
)0x0100

	)

10497 
	#SPI_I2SPR_MCKOE
 ((
ut16_t
)0x0200

	)

10505 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
ut32_t
)0x00000007

	)

10506 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
ut32_t
)0x00000001

	)

10507 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
ut32_t
)0x00000002

	)

10508 
	#SYSCFG_MEMRMP_MEM_MODE_2
 ((
ut32_t
)0x00000004

	)

10510 
	#SYSCFG_MEMRMP_FB_MODE
 ((
ut32_t
)0x00000100

	)

10512 
	#SYSCFG_MEMRMP_SWP_FMC
 ((
ut32_t
)0x00000C00

	)

10513 
	#SYSCFG_MEMRMP_SWP_FMC_0
 ((
ut32_t
)0x00000400

	)

10514 
	#SYSCFG_MEMRMP_SWP_FMC_1
 ((
ut32_t
)0x00000800

	)

10518 
	#SYSCFG_PMC_ADCxDC2
 ((
ut32_t
)0x00070000

	)

10519 
	#SYSCFG_PMC_ADC1DC2
 ((
ut32_t
)0x00010000

	)

10520 
	#SYSCFG_PMC_ADC2DC2
 ((
ut32_t
)0x00020000

	)

10521 
	#SYSCFG_PMC_ADC3DC2
 ((
ut32_t
)0x00040000

	)

10523 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
ut32_t
)0x00800000

	)

10525 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

10528 
	#SYSCFG_EXTICR1_EXTI0
 ((
ut16_t
)0x000F

	)

10529 
	#SYSCFG_EXTICR1_EXTI1
 ((
ut16_t
)0x00F0

	)

10530 
	#SYSCFG_EXTICR1_EXTI2
 ((
ut16_t
)0x0F00

	)

10531 
	#SYSCFG_EXTICR1_EXTI3
 ((
ut16_t
)0xF000

	)

10535 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
ut16_t
)0x0000

	)

10536 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
ut16_t
)0x0001

	)

10537 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
ut16_t
)0x0002

	)

10538 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
ut16_t
)0x0003

	)

10539 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
ut16_t
)0x0004

	)

10540 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
ut16_t
)0x0005

	)

10541 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
ut16_t
)0x0006

	)

10542 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
ut16_t
)0x0007

	)

10543 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
ut16_t
)0x0008

	)

10544 
	#SYSCFG_EXTICR1_EXTI0_PJ
 ((
ut16_t
)0x0009

	)

10545 
	#SYSCFG_EXTICR1_EXTI0_PK
 ((
ut16_t
)0x000A

	)

10550 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
ut16_t
)0x0000

	)

10551 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
ut16_t
)0x0010

	)

10552 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
ut16_t
)0x0020

	)

10553 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
ut16_t
)0x0030

	)

10554 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
ut16_t
)0x0040

	)

10555 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
ut16_t
)0x0050

	)

10556 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
ut16_t
)0x0060

	)

10557 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
ut16_t
)0x0070

	)

10558 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
ut16_t
)0x0080

	)

10559 
	#SYSCFG_EXTICR1_EXTI1_PJ
 ((
ut16_t
)0x0090

	)

10560 
	#SYSCFG_EXTICR1_EXTI1_PK
 ((
ut16_t
)0x00A0

	)

10565 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
ut16_t
)0x0000

	)

10566 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
ut16_t
)0x0100

	)

10567 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
ut16_t
)0x0200

	)

10568 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
ut16_t
)0x0300

	)

10569 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
ut16_t
)0x0400

	)

10570 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
ut16_t
)0x0500

	)

10571 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
ut16_t
)0x0600

	)

10572 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
ut16_t
)0x0700

	)

10573 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
ut16_t
)0x0800

	)

10574 
	#SYSCFG_EXTICR1_EXTI2_PJ
 ((
ut16_t
)0x0900

	)

10575 
	#SYSCFG_EXTICR1_EXTI2_PK
 ((
ut16_t
)0x0A00

	)

10580 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
ut16_t
)0x0000

	)

10581 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
ut16_t
)0x1000

	)

10582 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
ut16_t
)0x2000

	)

10583 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
ut16_t
)0x3000

	)

10584 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
ut16_t
)0x4000

	)

10585 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
ut16_t
)0x5000

	)

10586 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
ut16_t
)0x6000

	)

10587 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
ut16_t
)0x7000

	)

10588 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
ut16_t
)0x8000

	)

10589 
	#SYSCFG_EXTICR1_EXTI3_PJ
 ((
ut16_t
)0x9000

	)

10590 
	#SYSCFG_EXTICR1_EXTI3_PK
 ((
ut16_t
)0xA000

	)

10593 
	#SYSCFG_EXTICR2_EXTI4
 ((
ut16_t
)0x000F

	)

10594 
	#SYSCFG_EXTICR2_EXTI5
 ((
ut16_t
)0x00F0

	)

10595 
	#SYSCFG_EXTICR2_EXTI6
 ((
ut16_t
)0x0F00

	)

10596 
	#SYSCFG_EXTICR2_EXTI7
 ((
ut16_t
)0xF000

	)

10600 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
ut16_t
)0x0000

	)

10601 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
ut16_t
)0x0001

	)

10602 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
ut16_t
)0x0002

	)

10603 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
ut16_t
)0x0003

	)

10604 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
ut16_t
)0x0004

	)

10605 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
ut16_t
)0x0005

	)

10606 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
ut16_t
)0x0006

	)

10607 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
ut16_t
)0x0007

	)

10608 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
ut16_t
)0x0008

	)

10609 
	#SYSCFG_EXTICR2_EXTI4_PJ
 ((
ut16_t
)0x0009

	)

10610 
	#SYSCFG_EXTICR2_EXTI4_PK
 ((
ut16_t
)0x000A

	)

10615 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
ut16_t
)0x0000

	)

10616 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
ut16_t
)0x0010

	)

10617 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
ut16_t
)0x0020

	)

10618 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
ut16_t
)0x0030

	)

10619 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
ut16_t
)0x0040

	)

10620 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
ut16_t
)0x0050

	)

10621 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
ut16_t
)0x0060

	)

10622 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
ut16_t
)0x0070

	)

10623 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
ut16_t
)0x0080

	)

10624 
	#SYSCFG_EXTICR2_EXTI5_PJ
 ((
ut16_t
)0x0090

	)

10625 
	#SYSCFG_EXTICR2_EXTI5_PK
 ((
ut16_t
)0x00A0

	)

10630 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
ut16_t
)0x0000

	)

10631 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
ut16_t
)0x0100

	)

10632 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
ut16_t
)0x0200

	)

10633 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
ut16_t
)0x0300

	)

10634 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
ut16_t
)0x0400

	)

10635 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
ut16_t
)0x0500

	)

10636 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
ut16_t
)0x0600

	)

10637 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
ut16_t
)0x0700

	)

10638 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
ut16_t
)0x0800

	)

10639 
	#SYSCFG_EXTICR2_EXTI6_PJ
 ((
ut16_t
)0x0900

	)

10640 
	#SYSCFG_EXTICR2_EXTI6_PK
 ((
ut16_t
)0x0A00

	)

10645 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
ut16_t
)0x0000

	)

10646 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
ut16_t
)0x1000

	)

10647 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
ut16_t
)0x2000

	)

10648 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
ut16_t
)0x3000

	)

10649 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
ut16_t
)0x4000

	)

10650 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
ut16_t
)0x5000

	)

10651 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
ut16_t
)0x6000

	)

10652 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
ut16_t
)0x7000

	)

10653 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
ut16_t
)0x8000

	)

10654 
	#SYSCFG_EXTICR2_EXTI7_PJ
 ((
ut16_t
)0x9000

	)

10655 
	#SYSCFG_EXTICR2_EXTI7_PK
 ((
ut16_t
)0xA000

	)

10658 
	#SYSCFG_EXTICR3_EXTI8
 ((
ut16_t
)0x000F

	)

10659 
	#SYSCFG_EXTICR3_EXTI9
 ((
ut16_t
)0x00F0

	)

10660 
	#SYSCFG_EXTICR3_EXTI10
 ((
ut16_t
)0x0F00

	)

10661 
	#SYSCFG_EXTICR3_EXTI11
 ((
ut16_t
)0xF000

	)

10666 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
ut16_t
)0x0000

	)

10667 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
ut16_t
)0x0001

	)

10668 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
ut16_t
)0x0002

	)

10669 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
ut16_t
)0x0003

	)

10670 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
ut16_t
)0x0004

	)

10671 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
ut16_t
)0x0005

	)

10672 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
ut16_t
)0x0006

	)

10673 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
ut16_t
)0x0007

	)

10674 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
ut16_t
)0x0008

	)

10675 
	#SYSCFG_EXTICR3_EXTI8_PJ
 ((
ut16_t
)0x0009

	)

10680 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
ut16_t
)0x0000

	)

10681 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
ut16_t
)0x0010

	)

10682 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
ut16_t
)0x0020

	)

10683 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
ut16_t
)0x0030

	)

10684 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
ut16_t
)0x0040

	)

10685 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
ut16_t
)0x0050

	)

10686 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
ut16_t
)0x0060

	)

10687 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
ut16_t
)0x0070

	)

10688 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
ut16_t
)0x0080

	)

10689 
	#SYSCFG_EXTICR3_EXTI9_PJ
 ((
ut16_t
)0x0090

	)

10694 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
ut16_t
)0x0000

	)

10695 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
ut16_t
)0x0100

	)

10696 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
ut16_t
)0x0200

	)

10697 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
ut16_t
)0x0300

	)

10698 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
ut16_t
)0x0400

	)

10699 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
ut16_t
)0x0500

	)

10700 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
ut16_t
)0x0600

	)

10701 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
ut16_t
)0x0700

	)

10702 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
ut16_t
)0x0800

	)

10703 
	#SYSCFG_EXTICR3_EXTI10_PJ
 ((
ut16_t
)0x0900

	)

10708 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
ut16_t
)0x0000

	)

10709 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
ut16_t
)0x1000

	)

10710 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
ut16_t
)0x2000

	)

10711 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
ut16_t
)0x3000

	)

10712 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
ut16_t
)0x4000

	)

10713 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
ut16_t
)0x5000

	)

10714 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
ut16_t
)0x6000

	)

10715 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
ut16_t
)0x7000

	)

10716 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
ut16_t
)0x8000

	)

10717 
	#SYSCFG_EXTICR3_EXTI11_PJ
 ((
ut16_t
)0x9000

	)

10720 
	#SYSCFG_EXTICR4_EXTI12
 ((
ut16_t
)0x000F

	)

10721 
	#SYSCFG_EXTICR4_EXTI13
 ((
ut16_t
)0x00F0

	)

10722 
	#SYSCFG_EXTICR4_EXTI14
 ((
ut16_t
)0x0F00

	)

10723 
	#SYSCFG_EXTICR4_EXTI15
 ((
ut16_t
)0xF000

	)

10727 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
ut16_t
)0x0000

	)

10728 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
ut16_t
)0x0001

	)

10729 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
ut16_t
)0x0002

	)

10730 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
ut16_t
)0x0003

	)

10731 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
ut16_t
)0x0004

	)

10732 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
ut16_t
)0x0005

	)

10733 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
ut16_t
)0x0006

	)

10734 
	#SYSCFG_EXTICR4_EXTI12_PH
 ((
ut16_t
)0x0007

	)

10735 
	#SYSCFG_EXTICR4_EXTI12_PI
 ((
ut16_t
)0x0008

	)

10736 
	#SYSCFG_EXTICR4_EXTI12_PJ
 ((
ut16_t
)0x0009

	)

10741 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
ut16_t
)0x0000

	)

10742 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
ut16_t
)0x0010

	)

10743 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
ut16_t
)0x0020

	)

10744 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
ut16_t
)0x0030

	)

10745 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
ut16_t
)0x0040

	)

10746 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
ut16_t
)0x0050

	)

10747 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
ut16_t
)0x0060

	)

10748 
	#SYSCFG_EXTICR4_EXTI13_PH
 ((
ut16_t
)0x0070

	)

10749 
	#SYSCFG_EXTICR4_EXTI13_PI
 ((
ut16_t
)0x0008

	)

10750 
	#SYSCFG_EXTICR4_EXTI13_PJ
 ((
ut16_t
)0x0009

	)

10755 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
ut16_t
)0x0000

	)

10756 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
ut16_t
)0x0100

	)

10757 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
ut16_t
)0x0200

	)

10758 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
ut16_t
)0x0300

	)

10759 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
ut16_t
)0x0400

	)

10760 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
ut16_t
)0x0500

	)

10761 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
ut16_t
)0x0600

	)

10762 
	#SYSCFG_EXTICR4_EXTI14_PH
 ((
ut16_t
)0x0700

	)

10763 
	#SYSCFG_EXTICR4_EXTI14_PI
 ((
ut16_t
)0x0800

	)

10764 
	#SYSCFG_EXTICR4_EXTI14_PJ
 ((
ut16_t
)0x0900

	)

10769 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
ut16_t
)0x0000

	)

10770 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
ut16_t
)0x1000

	)

10771 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
ut16_t
)0x2000

	)

10772 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
ut16_t
)0x3000

	)

10773 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
ut16_t
)0x4000

	)

10774 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
ut16_t
)0x5000

	)

10775 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
ut16_t
)0x6000

	)

10776 
	#SYSCFG_EXTICR4_EXTI15_PH
 ((
ut16_t
)0x7000

	)

10777 
	#SYSCFG_EXTICR4_EXTI15_PI
 ((
ut16_t
)0x8000

	)

10778 
	#SYSCFG_EXTICR4_EXTI15_PJ
 ((
ut16_t
)0x9000

	)

10780 #i
	`defed
(
STM32F412xG
)

10782 
	#SYSCFG_CFGR_FMPI2C1_SCL
 ((
ut32_t
)0x00000001

	)

10783 
	#SYSCFG_CFGR_FMPI2C1_SDA
 ((
ut32_t
)0x00000002

	)

10786 #i
	`defed
 (
STM32F410xx
|| defed(
STM32F412xG
)

10788 
	#SYSCFG_CFGR2_CLL
 ((
ut32_t
)0x00000001

	)

10789 
	#SYSCFG_CFGR2_PVDL
 ((
ut32_t
)0x00000004

	)

10792 
	#SYSCFG_CMPCR_CMP_PD
 ((
ut32_t
)0x00000001

	)

10793 
	#SYSCFG_CMPCR_READY
 ((
ut32_t
)0x00000100

	)

10801 
	#TIM_CR1_CEN
 ((
ut16_t
)0x0001

	)

10802 
	#TIM_CR1_UDIS
 ((
ut16_t
)0x0002

	)

10803 
	#TIM_CR1_URS
 ((
ut16_t
)0x0004

	)

10804 
	#TIM_CR1_OPM
 ((
ut16_t
)0x0008

	)

10805 
	#TIM_CR1_DIR
 ((
ut16_t
)0x0010

	)

10807 
	#TIM_CR1_CMS
 ((
ut16_t
)0x0060

	)

10808 
	#TIM_CR1_CMS_0
 ((
ut16_t
)0x0020

	)

10809 
	#TIM_CR1_CMS_1
 ((
ut16_t
)0x0040

	)

10811 
	#TIM_CR1_ARPE
 ((
ut16_t
)0x0080

	)

10813 
	#TIM_CR1_CKD
 ((
ut16_t
)0x0300

	)

10814 
	#TIM_CR1_CKD_0
 ((
ut16_t
)0x0100

	)

10815 
	#TIM_CR1_CKD_1
 ((
ut16_t
)0x0200

	)

10818 
	#TIM_CR2_CCPC
 ((
ut16_t
)0x0001

	)

10819 
	#TIM_CR2_CCUS
 ((
ut16_t
)0x0004

	)

10820 
	#TIM_CR2_CCDS
 ((
ut16_t
)0x0008

	)

10822 
	#TIM_CR2_MMS
 ((
ut16_t
)0x0070

	)

10823 
	#TIM_CR2_MMS_0
 ((
ut16_t
)0x0010

	)

10824 
	#TIM_CR2_MMS_1
 ((
ut16_t
)0x0020

	)

10825 
	#TIM_CR2_MMS_2
 ((
ut16_t
)0x0040

	)

10827 
	#TIM_CR2_TI1S
 ((
ut16_t
)0x0080

	)

10828 
	#TIM_CR2_OIS1
 ((
ut16_t
)0x0100

	)

10829 
	#TIM_CR2_OIS1N
 ((
ut16_t
)0x0200

	)

10830 
	#TIM_CR2_OIS2
 ((
ut16_t
)0x0400

	)

10831 
	#TIM_CR2_OIS2N
 ((
ut16_t
)0x0800

	)

10832 
	#TIM_CR2_OIS3
 ((
ut16_t
)0x1000

	)

10833 
	#TIM_CR2_OIS3N
 ((
ut16_t
)0x2000

	)

10834 
	#TIM_CR2_OIS4
 ((
ut16_t
)0x4000

	)

10837 
	#TIM_SMCR_SMS
 ((
ut16_t
)0x0007

	)

10838 
	#TIM_SMCR_SMS_0
 ((
ut16_t
)0x0001

	)

10839 
	#TIM_SMCR_SMS_1
 ((
ut16_t
)0x0002

	)

10840 
	#TIM_SMCR_SMS_2
 ((
ut16_t
)0x0004

	)

10842 
	#TIM_SMCR_TS
 ((
ut16_t
)0x0070

	)

10843 
	#TIM_SMCR_TS_0
 ((
ut16_t
)0x0010

	)

10844 
	#TIM_SMCR_TS_1
 ((
ut16_t
)0x0020

	)

10845 
	#TIM_SMCR_TS_2
 ((
ut16_t
)0x0040

	)

10847 
	#TIM_SMCR_MSM
 ((
ut16_t
)0x0080

	)

10849 
	#TIM_SMCR_ETF
 ((
ut16_t
)0x0F00

	)

10850 
	#TIM_SMCR_ETF_0
 ((
ut16_t
)0x0100

	)

10851 
	#TIM_SMCR_ETF_1
 ((
ut16_t
)0x0200

	)

10852 
	#TIM_SMCR_ETF_2
 ((
ut16_t
)0x0400

	)

10853 
	#TIM_SMCR_ETF_3
 ((
ut16_t
)0x0800

	)

10855 
	#TIM_SMCR_ETPS
 ((
ut16_t
)0x3000

	)

10856 
	#TIM_SMCR_ETPS_0
 ((
ut16_t
)0x1000

	)

10857 
	#TIM_SMCR_ETPS_1
 ((
ut16_t
)0x2000

	)

10859 
	#TIM_SMCR_ECE
 ((
ut16_t
)0x4000

	)

10860 
	#TIM_SMCR_ETP
 ((
ut16_t
)0x8000

	)

10863 
	#TIM_DIER_UIE
 ((
ut16_t
)0x0001

	)

10864 
	#TIM_DIER_CC1IE
 ((
ut16_t
)0x0002

	)

10865 
	#TIM_DIER_CC2IE
 ((
ut16_t
)0x0004

	)

10866 
	#TIM_DIER_CC3IE
 ((
ut16_t
)0x0008

	)

10867 
	#TIM_DIER_CC4IE
 ((
ut16_t
)0x0010

	)

10868 
	#TIM_DIER_COMIE
 ((
ut16_t
)0x0020

	)

10869 
	#TIM_DIER_TIE
 ((
ut16_t
)0x0040

	)

10870 
	#TIM_DIER_BIE
 ((
ut16_t
)0x0080

	)

10871 
	#TIM_DIER_UDE
 ((
ut16_t
)0x0100

	)

10872 
	#TIM_DIER_CC1DE
 ((
ut16_t
)0x0200

	)

10873 
	#TIM_DIER_CC2DE
 ((
ut16_t
)0x0400

	)

10874 
	#TIM_DIER_CC3DE
 ((
ut16_t
)0x0800

	)

10875 
	#TIM_DIER_CC4DE
 ((
ut16_t
)0x1000

	)

10876 
	#TIM_DIER_COMDE
 ((
ut16_t
)0x2000

	)

10877 
	#TIM_DIER_TDE
 ((
ut16_t
)0x4000

	)

10880 
	#TIM_SR_UIF
 ((
ut16_t
)0x0001

	)

10881 
	#TIM_SR_CC1IF
 ((
ut16_t
)0x0002

	)

10882 
	#TIM_SR_CC2IF
 ((
ut16_t
)0x0004

	)

10883 
	#TIM_SR_CC3IF
 ((
ut16_t
)0x0008

	)

10884 
	#TIM_SR_CC4IF
 ((
ut16_t
)0x0010

	)

10885 
	#TIM_SR_COMIF
 ((
ut16_t
)0x0020

	)

10886 
	#TIM_SR_TIF
 ((
ut16_t
)0x0040

	)

10887 
	#TIM_SR_BIF
 ((
ut16_t
)0x0080

	)

10888 
	#TIM_SR_CC1OF
 ((
ut16_t
)0x0200

	)

10889 
	#TIM_SR_CC2OF
 ((
ut16_t
)0x0400

	)

10890 
	#TIM_SR_CC3OF
 ((
ut16_t
)0x0800

	)

10891 
	#TIM_SR_CC4OF
 ((
ut16_t
)0x1000

	)

10894 
	#TIM_EGR_UG
 ((
ut8_t
)0x01

	)

10895 
	#TIM_EGR_CC1G
 ((
ut8_t
)0x02

	)

10896 
	#TIM_EGR_CC2G
 ((
ut8_t
)0x04

	)

10897 
	#TIM_EGR_CC3G
 ((
ut8_t
)0x08

	)

10898 
	#TIM_EGR_CC4G
 ((
ut8_t
)0x10

	)

10899 
	#TIM_EGR_COMG
 ((
ut8_t
)0x20

	)

10900 
	#TIM_EGR_TG
 ((
ut8_t
)0x40

	)

10901 
	#TIM_EGR_BG
 ((
ut8_t
)0x80

	)

10904 
	#TIM_CCMR1_CC1S
 ((
ut16_t
)0x0003

	)

10905 
	#TIM_CCMR1_CC1S_0
 ((
ut16_t
)0x0001

	)

10906 
	#TIM_CCMR1_CC1S_1
 ((
ut16_t
)0x0002

	)

10908 
	#TIM_CCMR1_OC1FE
 ((
ut16_t
)0x0004

	)

10909 
	#TIM_CCMR1_OC1PE
 ((
ut16_t
)0x0008

	)

10911 
	#TIM_CCMR1_OC1M
 ((
ut16_t
)0x0070

	)

10912 
	#TIM_CCMR1_OC1M_0
 ((
ut16_t
)0x0010

	)

10913 
	#TIM_CCMR1_OC1M_1
 ((
ut16_t
)0x0020

	)

10914 
	#TIM_CCMR1_OC1M_2
 ((
ut16_t
)0x0040

	)

10916 
	#TIM_CCMR1_OC1CE
 ((
ut16_t
)0x0080

	)

10918 
	#TIM_CCMR1_CC2S
 ((
ut16_t
)0x0300

	)

10919 
	#TIM_CCMR1_CC2S_0
 ((
ut16_t
)0x0100

	)

10920 
	#TIM_CCMR1_CC2S_1
 ((
ut16_t
)0x0200

	)

10922 
	#TIM_CCMR1_OC2FE
 ((
ut16_t
)0x0400

	)

10923 
	#TIM_CCMR1_OC2PE
 ((
ut16_t
)0x0800

	)

10925 
	#TIM_CCMR1_OC2M
 ((
ut16_t
)0x7000

	)

10926 
	#TIM_CCMR1_OC2M_0
 ((
ut16_t
)0x1000

	)

10927 
	#TIM_CCMR1_OC2M_1
 ((
ut16_t
)0x2000

	)

10928 
	#TIM_CCMR1_OC2M_2
 ((
ut16_t
)0x4000

	)

10930 
	#TIM_CCMR1_OC2CE
 ((
ut16_t
)0x8000

	)

10934 
	#TIM_CCMR1_IC1PSC
 ((
ut16_t
)0x000C

	)

10935 
	#TIM_CCMR1_IC1PSC_0
 ((
ut16_t
)0x0004

	)

10936 
	#TIM_CCMR1_IC1PSC_1
 ((
ut16_t
)0x0008

	)

10938 
	#TIM_CCMR1_IC1F
 ((
ut16_t
)0x00F0

	)

10939 
	#TIM_CCMR1_IC1F_0
 ((
ut16_t
)0x0010

	)

10940 
	#TIM_CCMR1_IC1F_1
 ((
ut16_t
)0x0020

	)

10941 
	#TIM_CCMR1_IC1F_2
 ((
ut16_t
)0x0040

	)

10942 
	#TIM_CCMR1_IC1F_3
 ((
ut16_t
)0x0080

	)

10944 
	#TIM_CCMR1_IC2PSC
 ((
ut16_t
)0x0C00

	)

10945 
	#TIM_CCMR1_IC2PSC_0
 ((
ut16_t
)0x0400

	)

10946 
	#TIM_CCMR1_IC2PSC_1
 ((
ut16_t
)0x0800

	)

10948 
	#TIM_CCMR1_IC2F
 ((
ut16_t
)0xF000

	)

10949 
	#TIM_CCMR1_IC2F_0
 ((
ut16_t
)0x1000

	)

10950 
	#TIM_CCMR1_IC2F_1
 ((
ut16_t
)0x2000

	)

10951 
	#TIM_CCMR1_IC2F_2
 ((
ut16_t
)0x4000

	)

10952 
	#TIM_CCMR1_IC2F_3
 ((
ut16_t
)0x8000

	)

10955 
	#TIM_CCMR2_CC3S
 ((
ut16_t
)0x0003

	)

10956 
	#TIM_CCMR2_CC3S_0
 ((
ut16_t
)0x0001

	)

10957 
	#TIM_CCMR2_CC3S_1
 ((
ut16_t
)0x0002

	)

10959 
	#TIM_CCMR2_OC3FE
 ((
ut16_t
)0x0004

	)

10960 
	#TIM_CCMR2_OC3PE
 ((
ut16_t
)0x0008

	)

10962 
	#TIM_CCMR2_OC3M
 ((
ut16_t
)0x0070

	)

10963 
	#TIM_CCMR2_OC3M_0
 ((
ut16_t
)0x0010

	)

10964 
	#TIM_CCMR2_OC3M_1
 ((
ut16_t
)0x0020

	)

10965 
	#TIM_CCMR2_OC3M_2
 ((
ut16_t
)0x0040

	)

10967 
	#TIM_CCMR2_OC3CE
 ((
ut16_t
)0x0080

	)

10969 
	#TIM_CCMR2_CC4S
 ((
ut16_t
)0x0300

	)

10970 
	#TIM_CCMR2_CC4S_0
 ((
ut16_t
)0x0100

	)

10971 
	#TIM_CCMR2_CC4S_1
 ((
ut16_t
)0x0200

	)

10973 
	#TIM_CCMR2_OC4FE
 ((
ut16_t
)0x0400

	)

10974 
	#TIM_CCMR2_OC4PE
 ((
ut16_t
)0x0800

	)

10976 
	#TIM_CCMR2_OC4M
 ((
ut16_t
)0x7000

	)

10977 
	#TIM_CCMR2_OC4M_0
 ((
ut16_t
)0x1000

	)

10978 
	#TIM_CCMR2_OC4M_1
 ((
ut16_t
)0x2000

	)

10979 
	#TIM_CCMR2_OC4M_2
 ((
ut16_t
)0x4000

	)

10981 
	#TIM_CCMR2_OC4CE
 ((
ut16_t
)0x8000

	)

10985 
	#TIM_CCMR2_IC3PSC
 ((
ut16_t
)0x000C

	)

10986 
	#TIM_CCMR2_IC3PSC_0
 ((
ut16_t
)0x0004

	)

10987 
	#TIM_CCMR2_IC3PSC_1
 ((
ut16_t
)0x0008

	)

10989 
	#TIM_CCMR2_IC3F
 ((
ut16_t
)0x00F0

	)

10990 
	#TIM_CCMR2_IC3F_0
 ((
ut16_t
)0x0010

	)

10991 
	#TIM_CCMR2_IC3F_1
 ((
ut16_t
)0x0020

	)

10992 
	#TIM_CCMR2_IC3F_2
 ((
ut16_t
)0x0040

	)

10993 
	#TIM_CCMR2_IC3F_3
 ((
ut16_t
)0x0080

	)

10995 
	#TIM_CCMR2_IC4PSC
 ((
ut16_t
)0x0C00

	)

10996 
	#TIM_CCMR2_IC4PSC_0
 ((
ut16_t
)0x0400

	)

10997 
	#TIM_CCMR2_IC4PSC_1
 ((
ut16_t
)0x0800

	)

10999 
	#TIM_CCMR2_IC4F
 ((
ut16_t
)0xF000

	)

11000 
	#TIM_CCMR2_IC4F_0
 ((
ut16_t
)0x1000

	)

11001 
	#TIM_CCMR2_IC4F_1
 ((
ut16_t
)0x2000

	)

11002 
	#TIM_CCMR2_IC4F_2
 ((
ut16_t
)0x4000

	)

11003 
	#TIM_CCMR2_IC4F_3
 ((
ut16_t
)0x8000

	)

11006 
	#TIM_CCER_CC1E
 ((
ut16_t
)0x0001

	)

11007 
	#TIM_CCER_CC1P
 ((
ut16_t
)0x0002

	)

11008 
	#TIM_CCER_CC1NE
 ((
ut16_t
)0x0004

	)

11009 
	#TIM_CCER_CC1NP
 ((
ut16_t
)0x0008

	)

11010 
	#TIM_CCER_CC2E
 ((
ut16_t
)0x0010

	)

11011 
	#TIM_CCER_CC2P
 ((
ut16_t
)0x0020

	)

11012 
	#TIM_CCER_CC2NE
 ((
ut16_t
)0x0040

	)

11013 
	#TIM_CCER_CC2NP
 ((
ut16_t
)0x0080

	)

11014 
	#TIM_CCER_CC3E
 ((
ut16_t
)0x0100

	)

11015 
	#TIM_CCER_CC3P
 ((
ut16_t
)0x0200

	)

11016 
	#TIM_CCER_CC3NE
 ((
ut16_t
)0x0400

	)

11017 
	#TIM_CCER_CC3NP
 ((
ut16_t
)0x0800

	)

11018 
	#TIM_CCER_CC4E
 ((
ut16_t
)0x1000

	)

11019 
	#TIM_CCER_CC4P
 ((
ut16_t
)0x2000

	)

11020 
	#TIM_CCER_CC4NP
 ((
ut16_t
)0x8000

	)

11023 
	#TIM_CNT_CNT
 ((
ut16_t
)0xFFFF

	)

11026 
	#TIM_PSC_PSC
 ((
ut16_t
)0xFFFF

	)

11029 
	#TIM_ARR_ARR
 ((
ut16_t
)0xFFFF

	)

11032 
	#TIM_RCR_REP
 ((
ut8_t
)0xFF

	)

11035 
	#TIM_CCR1_CCR1
 ((
ut16_t
)0xFFFF

	)

11038 
	#TIM_CCR2_CCR2
 ((
ut16_t
)0xFFFF

	)

11041 
	#TIM_CCR3_CCR3
 ((
ut16_t
)0xFFFF

	)

11044 
	#TIM_CCR4_CCR4
 ((
ut16_t
)0xFFFF

	)

11047 
	#TIM_BDTR_DTG
 ((
ut16_t
)0x00FF

	)

11048 
	#TIM_BDTR_DTG_0
 ((
ut16_t
)0x0001

	)

11049 
	#TIM_BDTR_DTG_1
 ((
ut16_t
)0x0002

	)

11050 
	#TIM_BDTR_DTG_2
 ((
ut16_t
)0x0004

	)

11051 
	#TIM_BDTR_DTG_3
 ((
ut16_t
)0x0008

	)

11052 
	#TIM_BDTR_DTG_4
 ((
ut16_t
)0x0010

	)

11053 
	#TIM_BDTR_DTG_5
 ((
ut16_t
)0x0020

	)

11054 
	#TIM_BDTR_DTG_6
 ((
ut16_t
)0x0040

	)

11055 
	#TIM_BDTR_DTG_7
 ((
ut16_t
)0x0080

	)

11057 
	#TIM_BDTR_LOCK
 ((
ut16_t
)0x0300

	)

11058 
	#TIM_BDTR_LOCK_0
 ((
ut16_t
)0x0100

	)

11059 
	#TIM_BDTR_LOCK_1
 ((
ut16_t
)0x0200

	)

11061 
	#TIM_BDTR_OSSI
 ((
ut16_t
)0x0400

	)

11062 
	#TIM_BDTR_OSSR
 ((
ut16_t
)0x0800

	)

11063 
	#TIM_BDTR_BKE
 ((
ut16_t
)0x1000

	)

11064 
	#TIM_BDTR_BKP
 ((
ut16_t
)0x2000

	)

11065 
	#TIM_BDTR_AOE
 ((
ut16_t
)0x4000

	)

11066 
	#TIM_BDTR_MOE
 ((
ut16_t
)0x8000

	)

11069 
	#TIM_DCR_DBA
 ((
ut16_t
)0x001F

	)

11070 
	#TIM_DCR_DBA_0
 ((
ut16_t
)0x0001

	)

11071 
	#TIM_DCR_DBA_1
 ((
ut16_t
)0x0002

	)

11072 
	#TIM_DCR_DBA_2
 ((
ut16_t
)0x0004

	)

11073 
	#TIM_DCR_DBA_3
 ((
ut16_t
)0x0008

	)

11074 
	#TIM_DCR_DBA_4
 ((
ut16_t
)0x0010

	)

11076 
	#TIM_DCR_DBL
 ((
ut16_t
)0x1F00

	)

11077 
	#TIM_DCR_DBL_0
 ((
ut16_t
)0x0100

	)

11078 
	#TIM_DCR_DBL_1
 ((
ut16_t
)0x0200

	)

11079 
	#TIM_DCR_DBL_2
 ((
ut16_t
)0x0400

	)

11080 
	#TIM_DCR_DBL_3
 ((
ut16_t
)0x0800

	)

11081 
	#TIM_DCR_DBL_4
 ((
ut16_t
)0x1000

	)

11084 
	#TIM_DMAR_DMAB
 ((
ut16_t
)0xFFFF

	)

11087 
	#TIM_OR_TI4_RMP
 ((
ut16_t
)0x00C0

	)

11088 
	#TIM_OR_TI4_RMP_0
 ((
ut16_t
)0x0040

	)

11089 
	#TIM_OR_TI4_RMP_1
 ((
ut16_t
)0x0080

	)

11090 
	#TIM_OR_ITR1_RMP
 ((
ut16_t
)0x0C00

	)

11091 
	#TIM_OR_ITR1_RMP_0
 ((
ut16_t
)0x0400

	)

11092 
	#TIM_OR_ITR1_RMP_1
 ((
ut16_t
)0x0800

	)

11094 #i
	`defed
(
STM32F410xx
)

11101 
	#LPTIM_ISR_CMPM
 ((
ut32_t
)0x00000001

	)

11102 
	#LPTIM_ISR_ARRM
 ((
ut32_t
)0x00000002

	)

11103 
	#LPTIM_ISR_EXTTRIG
 ((
ut32_t
)0x00000004

	)

11104 
	#LPTIM_ISR_CMPOK
 ((
ut32_t
)0x00000008

	)

11105 
	#LPTIM_ISR_ARROK
 ((
ut32_t
)0x00000010

	)

11106 
	#LPTIM_ISR_UP
 ((
ut32_t
)0x00000020

	)

11107 
	#LPTIM_ISR_DOWN
 ((
ut32_t
)0x00000040

	)

11110 
	#LPTIM_ICR_CMPMCF
 ((
ut32_t
)0x00000001

	)

11111 
	#LPTIM_ICR_ARRMCF
 ((
ut32_t
)0x00000002

	)

11112 
	#LPTIM_ICR_EXTTRIGCF
 ((
ut32_t
)0x00000004

	)

11113 
	#LPTIM_ICR_CMPOKCF
 ((
ut32_t
)0x00000008

	)

11114 
	#LPTIM_ICR_ARROKCF
 ((
ut32_t
)0x00000010

	)

11115 
	#LPTIM_ICR_UPCF
 ((
ut32_t
)0x00000020

	)

11116 
	#LPTIM_ICR_DOWNCF
 ((
ut32_t
)0x00000040

	)

11119 
	#LPTIM_IER_CMPMIE
 ((
ut32_t
)0x00000001

	)

11120 
	#LPTIM_IER_ARRMIE
 ((
ut32_t
)0x00000002

	)

11121 
	#LPTIM_IER_EXTTRIGIE
 ((
ut32_t
)0x00000004

	)

11122 
	#LPTIM_IER_CMPOKIE
 ((
ut32_t
)0x00000008

	)

11123 
	#LPTIM_IER_ARROKIE
 ((
ut32_t
)0x00000010

	)

11124 
	#LPTIM_IER_UPIE
 ((
ut32_t
)0x00000020

	)

11125 
	#LPTIM_IER_DOWNIE
 ((
ut32_t
)0x00000040

	)

11128 
	#LPTIM_CFGR_CKSEL
 ((
ut32_t
)0x00000001

	)

11130 
	#LPTIM_CFGR_CKPOL
 ((
ut32_t
)0x00000006

	)

11131 
	#LPTIM_CFGR_CKPOL_0
 ((
ut32_t
)0x00000002

	)

11132 
	#LPTIM_CFGR_CKPOL_1
 ((
ut32_t
)0x00000004

	)

11134 
	#LPTIM_CFGR_CKFLT
 ((
ut32_t
)0x00000018

	)

11135 
	#LPTIM_CFGR_CKFLT_0
 ((
ut32_t
)0x00000008

	)

11136 
	#LPTIM_CFGR_CKFLT_1
 ((
ut32_t
)0x00000010

	)

11138 
	#LPTIM_CFGR_TRGFLT
 ((
ut32_t
)0x000000C0

	)

11139 
	#LPTIM_CFGR_TRGFLT_0
 ((
ut32_t
)0x00000040

	)

11140 
	#LPTIM_CFGR_TRGFLT_1
 ((
ut32_t
)0x00000080

	)

11142 
	#LPTIM_CFGR_PRESC
 ((
ut32_t
)0x00000E00

	)

11143 
	#LPTIM_CFGR_PRESC_0
 ((
ut32_t
)0x00000200

	)

11144 
	#LPTIM_CFGR_PRESC_1
 ((
ut32_t
)0x00000400

	)

11145 
	#LPTIM_CFGR_PRESC_2
 ((
ut32_t
)0x00000800

	)

11147 
	#LPTIM_CFGR_TRIGSEL
 ((
ut32_t
)0x0000E000

	)

11148 
	#LPTIM_CFGR_TRIGSEL_0
 ((
ut32_t
)0x00002000

	)

11149 
	#LPTIM_CFGR_TRIGSEL_1
 ((
ut32_t
)0x00004000

	)

11150 
	#LPTIM_CFGR_TRIGSEL_2
 ((
ut32_t
)0x00008000

	)

11152 
	#LPTIM_CFGR_TRIGEN
 ((
ut32_t
)0x00060000

	)

11153 
	#LPTIM_CFGR_TRIGEN_0
 ((
ut32_t
)0x00020000

	)

11154 
	#LPTIM_CFGR_TRIGEN_1
 ((
ut32_t
)0x00040000

	)

11156 
	#LPTIM_CFGR_TIMOUT
 ((
ut32_t
)0x00080000

	)

11157 
	#LPTIM_CFGR_WAVE
 ((
ut32_t
)0x00100000

	)

11158 
	#LPTIM_CFGR_WAVPOL
 ((
ut32_t
)0x00200000

	)

11159 
	#LPTIM_CFGR_PRELOAD
 ((
ut32_t
)0x00400000

	)

11160 
	#LPTIM_CFGR_COUNTMODE
 ((
ut32_t
)0x00800000

	)

11161 
	#LPTIM_CFGR_ENC
 ((
ut32_t
)0x01000000

	)

11164 
	#LPTIM_CR_ENABLE
 ((
ut32_t
)0x00000001

	)

11165 
	#LPTIM_CR_SNGSTRT
 ((
ut32_t
)0x00000002

	)

11166 
	#LPTIM_CR_CNTSTRT
 ((
ut32_t
)0x00000004

	)

11169 
	#LPTIM_CMP_CMP
 ((
ut32_t
)0x0000FFFF

	)

11172 
	#LPTIM_ARR_ARR
 ((
ut32_t
)0x0000FFFF

	)

11175 
	#LPTIM_CNT_CNT
 ((
ut32_t
)0x0000FFFF

	)

11178 
	#LPTIM_OR_OR
 ((
ut32_t
)0x00000003

	)

11179 
	#LPTIM_OR_OR_0
 ((
ut32_t
)0x00000001

	)

11180 
	#LPTIM_OR_OR_1
 ((
ut32_t
)0x00000002

	)

11189 
	#USART_SR_PE
 ((
ut16_t
)0x0001

	)

11190 
	#USART_SR_FE
 ((
ut16_t
)0x0002

	)

11191 
	#USART_SR_NE
 ((
ut16_t
)0x0004

	)

11192 
	#USART_SR_ORE
 ((
ut16_t
)0x0008

	)

11193 
	#USART_SR_IDLE
 ((
ut16_t
)0x0010

	)

11194 
	#USART_SR_RXNE
 ((
ut16_t
)0x0020

	)

11195 
	#USART_SR_TC
 ((
ut16_t
)0x0040

	)

11196 
	#USART_SR_TXE
 ((
ut16_t
)0x0080

	)

11197 
	#USART_SR_LBD
 ((
ut16_t
)0x0100

	)

11198 
	#USART_SR_CTS
 ((
ut16_t
)0x0200

	)

11201 
	#USART_DR_DR
 ((
ut16_t
)0x01FF

	)

11204 
	#USART_BRR_DIV_Fi
 ((
ut16_t
)0x000F

	)

11205 
	#USART_BRR_DIV_Mtis
 ((
ut16_t
)0xFFF0

	)

11208 
	#USART_CR1_SBK
 ((
ut16_t
)0x0001

	)

11209 
	#USART_CR1_RWU
 ((
ut16_t
)0x0002

	)

11210 
	#USART_CR1_RE
 ((
ut16_t
)0x0004

	)

11211 
	#USART_CR1_TE
 ((
ut16_t
)0x0008

	)

11212 
	#USART_CR1_IDLEIE
 ((
ut16_t
)0x0010

	)

11213 
	#USART_CR1_RXNEIE
 ((
ut16_t
)0x0020

	)

11214 
	#USART_CR1_TCIE
 ((
ut16_t
)0x0040

	)

11215 
	#USART_CR1_TXEIE
 ((
ut16_t
)0x0080

	)

11216 
	#USART_CR1_PEIE
 ((
ut16_t
)0x0100

	)

11217 
	#USART_CR1_PS
 ((
ut16_t
)0x0200

	)

11218 
	#USART_CR1_PCE
 ((
ut16_t
)0x0400

	)

11219 
	#USART_CR1_WAKE
 ((
ut16_t
)0x0800

	)

11220 
	#USART_CR1_M
 ((
ut16_t
)0x1000

	)

11221 
	#USART_CR1_UE
 ((
ut16_t
)0x2000

	)

11222 
	#USART_CR1_OVER8
 ((
ut16_t
)0x8000

	)

11225 
	#USART_CR2_ADD
 ((
ut16_t
)0x000F

	)

11226 
	#USART_CR2_LBDL
 ((
ut16_t
)0x0020

	)

11227 
	#USART_CR2_LBDIE
 ((
ut16_t
)0x0040

	)

11228 
	#USART_CR2_LBCL
 ((
ut16_t
)0x0100

	)

11229 
	#USART_CR2_CPHA
 ((
ut16_t
)0x0200

	)

11230 
	#USART_CR2_CPOL
 ((
ut16_t
)0x0400

	)

11231 
	#USART_CR2_CLKEN
 ((
ut16_t
)0x0800

	)

11233 
	#USART_CR2_STOP
 ((
ut16_t
)0x3000

	)

11234 
	#USART_CR2_STOP_0
 ((
ut16_t
)0x1000

	)

11235 
	#USART_CR2_STOP_1
 ((
ut16_t
)0x2000

	)

11237 
	#USART_CR2_LINEN
 ((
ut16_t
)0x4000

	)

11240 
	#USART_CR3_EIE
 ((
ut16_t
)0x0001

	)

11241 
	#USART_CR3_IREN
 ((
ut16_t
)0x0002

	)

11242 
	#USART_CR3_IRLP
 ((
ut16_t
)0x0004

	)

11243 
	#USART_CR3_HDSEL
 ((
ut16_t
)0x0008

	)

11244 
	#USART_CR3_NACK
 ((
ut16_t
)0x0010

	)

11245 
	#USART_CR3_SCEN
 ((
ut16_t
)0x0020

	)

11246 
	#USART_CR3_DMAR
 ((
ut16_t
)0x0040

	)

11247 
	#USART_CR3_DMAT
 ((
ut16_t
)0x0080

	)

11248 
	#USART_CR3_RTSE
 ((
ut16_t
)0x0100

	)

11249 
	#USART_CR3_CTSE
 ((
ut16_t
)0x0200

	)

11250 
	#USART_CR3_CTSIE
 ((
ut16_t
)0x0400

	)

11251 
	#USART_CR3_ONEBIT
 ((
ut16_t
)0x0800

	)

11254 
	#USART_GTPR_PSC
 ((
ut16_t
)0x00FF

	)

11255 
	#USART_GTPR_PSC_0
 ((
ut16_t
)0x0001

	)

11256 
	#USART_GTPR_PSC_1
 ((
ut16_t
)0x0002

	)

11257 
	#USART_GTPR_PSC_2
 ((
ut16_t
)0x0004

	)

11258 
	#USART_GTPR_PSC_3
 ((
ut16_t
)0x0008

	)

11259 
	#USART_GTPR_PSC_4
 ((
ut16_t
)0x0010

	)

11260 
	#USART_GTPR_PSC_5
 ((
ut16_t
)0x0020

	)

11261 
	#USART_GTPR_PSC_6
 ((
ut16_t
)0x0040

	)

11262 
	#USART_GTPR_PSC_7
 ((
ut16_t
)0x0080

	)

11264 
	#USART_GTPR_GT
 ((
ut16_t
)0xFF00

	)

11272 
	#WWDG_CR_T
 ((
ut8_t
)0x7F

	)

11273 
	#WWDG_CR_T_0
 ((
ut8_t
)0x01

	)

11274 
	#WWDG_CR_T_1
 ((
ut8_t
)0x02

	)

11275 
	#WWDG_CR_T_2
 ((
ut8_t
)0x04

	)

11276 
	#WWDG_CR_T_3
 ((
ut8_t
)0x08

	)

11277 
	#WWDG_CR_T_4
 ((
ut8_t
)0x10

	)

11278 
	#WWDG_CR_T_5
 ((
ut8_t
)0x20

	)

11279 
	#WWDG_CR_T_6
 ((
ut8_t
)0x40

	)

11281 
	#WWDG_CR_T0
 
WWDG_CR_T_0


	)

11282 
	#WWDG_CR_T1
 
WWDG_CR_T_1


	)

11283 
	#WWDG_CR_T2
 
WWDG_CR_T_2


	)

11284 
	#WWDG_CR_T3
 
WWDG_CR_T_3


	)

11285 
	#WWDG_CR_T4
 
WWDG_CR_T_4


	)

11286 
	#WWDG_CR_T5
 
WWDG_CR_T_5


	)

11287 
	#WWDG_CR_T6
 
WWDG_CR_T_6


	)

11289 
	#WWDG_CR_WDGA
 ((
ut8_t
)0x80

	)

11292 
	#WWDG_CFR_W
 ((
ut16_t
)0x007F

	)

11293 
	#WWDG_CFR_W_0
 ((
ut16_t
)0x0001

	)

11294 
	#WWDG_CFR_W_1
 ((
ut16_t
)0x0002

	)

11295 
	#WWDG_CFR_W_2
 ((
ut16_t
)0x0004

	)

11296 
	#WWDG_CFR_W_3
 ((
ut16_t
)0x0008

	)

11297 
	#WWDG_CFR_W_4
 ((
ut16_t
)0x0010

	)

11298 
	#WWDG_CFR_W_5
 ((
ut16_t
)0x0020

	)

11299 
	#WWDG_CFR_W_6
 ((
ut16_t
)0x0040

	)

11301 
	#WWDG_CFR_W0
 
WWDG_CFR_W_0


	)

11302 
	#WWDG_CFR_W1
 
WWDG_CFR_W_1


	)

11303 
	#WWDG_CFR_W2
 
WWDG_CFR_W_2


	)

11304 
	#WWDG_CFR_W3
 
WWDG_CFR_W_3


	)

11305 
	#WWDG_CFR_W4
 
WWDG_CFR_W_4


	)

11306 
	#WWDG_CFR_W5
 
WWDG_CFR_W_5


	)

11307 
	#WWDG_CFR_W6
 
WWDG_CFR_W_6


	)

11309 
	#WWDG_CFR_WDGTB
 ((
ut16_t
)0x0180

	)

11310 
	#WWDG_CFR_WDGTB_0
 ((
ut16_t
)0x0080

	)

11311 
	#WWDG_CFR_WDGTB_1
 ((
ut16_t
)0x0100

	)

11313 
	#WWDG_CFR_WDGTB0
 
WWDG_CFR_WDGTB_0


	)

11314 
	#WWDG_CFR_WDGTB1
 
WWDG_CFR_WDGTB_1


	)

11316 
	#WWDG_CFR_EWI
 ((
ut16_t
)0x0200

	)

11319 
	#WWDG_SR_EWIF
 ((
ut8_t
)0x01

	)

11328 
	#DBGMCU_IDCODE_DEV_ID
 ((
ut32_t
)0x00000FFF)

	)

11329 
	#DBGMCU_IDCODE_REV_ID
 ((
ut32_t
)0xFFFF0000)

	)

11332 
	#DBGMCU_CR_DBG_SLEEP
 ((
ut32_t
)0x00000001)

	)

11333 
	#DBGMCU_CR_DBG_STOP
 ((
ut32_t
)0x00000002)

	)

11334 
	#DBGMCU_CR_DBG_STANDBY
 ((
ut32_t
)0x00000004)

	)

11335 
	#DBGMCU_CR_TRACE_IOEN
 ((
ut32_t
)0x00000020)

	)

11337 
	#DBGMCU_CR_TRACE_MODE
 ((
ut32_t
)0x000000C0)

	)

11338 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ut32_t
)0x00000040)

	)

11339 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ut32_t
)0x00000080)

	)

11342 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

11343 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

11344 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

11345 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
ut32_t
)0x00000008)

	)

11346 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

11347 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

11348 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
ut32_t
)0x00000040)

	)

11349 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
ut32_t
)0x00000080)

	)

11350 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
ut32_t
)0x00000100)

	)

11351 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

11352 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

11353 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

11354 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

11355 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

11356 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
ut32_t
)0x00800000)

	)

11357 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

11358 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
ut32_t
)0x04000000)

	)

11360 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

11363 
	#DBGMCU_APB1_FZ_DBG_TIM1_STOP
 ((
ut32_t
)0x00000001)

	)

11364 
	#DBGMCU_APB1_FZ_DBG_TIM8_STOP
 ((
ut32_t
)0x00000002)

	)

11365 
	#DBGMCU_APB1_FZ_DBG_TIM9_STOP
 ((
ut32_t
)0x00010000)

	)

11366 
	#DBGMCU_APB1_FZ_DBG_TIM10_STOP
 ((
ut32_t
)0x00020000)

	)

11367 
	#DBGMCU_APB1_FZ_DBG_TIM11_STOP
 ((
ut32_t
)0x00040000)

	)

11375 
	#ETH_MACCR_WD
 ((
ut32_t
)0x00800000

	)

11376 
	#ETH_MACCR_JD
 ((
ut32_t
)0x00400000

	)

11377 
	#ETH_MACCR_IFG
 ((
ut32_t
)0x000E0000

	)

11378 
	#ETH_MACCR_IFG_96B
 ((
ut32_t
)0x00000000

	)

11379 
	#ETH_MACCR_IFG_88B
 ((
ut32_t
)0x00020000

	)

11380 
	#ETH_MACCR_IFG_80B
 ((
ut32_t
)0x00040000

	)

11381 
	#ETH_MACCR_IFG_72B
 ((
ut32_t
)0x00060000

	)

11382 
	#ETH_MACCR_IFG_64B
 ((
ut32_t
)0x00080000

	)

11383 
	#ETH_MACCR_IFG_56B
 ((
ut32_t
)0x000A0000

	)

11384 
	#ETH_MACCR_IFG_48B
 ((
ut32_t
)0x000C0000

	)

11385 
	#ETH_MACCR_IFG_40B
 ((
ut32_t
)0x000E0000

	)

11386 
	#ETH_MACCR_CSD
 ((
ut32_t
)0x00010000

	)

11387 
	#ETH_MACCR_FES
 ((
ut32_t
)0x00004000

	)

11388 
	#ETH_MACCR_ROD
 ((
ut32_t
)0x00002000

	)

11389 
	#ETH_MACCR_LM
 ((
ut32_t
)0x00001000

	)

11390 
	#ETH_MACCR_DM
 ((
ut32_t
)0x00000800

	)

11391 
	#ETH_MACCR_IPCO
 ((
ut32_t
)0x00000400

	)

11392 
	#ETH_MACCR_RD
 ((
ut32_t
)0x00000200

	)

11393 
	#ETH_MACCR_APCS
 ((
ut32_t
)0x00000080

	)

11394 
	#ETH_MACCR_BL
 ((
ut32_t
)0x00000060

	)

11396 
	#ETH_MACCR_BL_10
 ((
ut32_t
)0x00000000

	)

11397 
	#ETH_MACCR_BL_8
 ((
ut32_t
)0x00000020

	)

11398 
	#ETH_MACCR_BL_4
 ((
ut32_t
)0x00000040

	)

11399 
	#ETH_MACCR_BL_1
 ((
ut32_t
)0x00000060

	)

11400 
	#ETH_MACCR_DC
 ((
ut32_t
)0x00000010

	)

11401 
	#ETH_MACCR_TE
 ((
ut32_t
)0x00000008

	)

11402 
	#ETH_MACCR_RE
 ((
ut32_t
)0x00000004

	)

11405 
	#ETH_MACFFR_RA
 ((
ut32_t
)0x80000000

	)

11406 
	#ETH_MACFFR_HPF
 ((
ut32_t
)0x00000400

	)

11407 
	#ETH_MACFFR_SAF
 ((
ut32_t
)0x00000200

	)

11408 
	#ETH_MACFFR_SAIF
 ((
ut32_t
)0x00000100

	)

11409 
	#ETH_MACFFR_PCF
 ((
ut32_t
)0x000000C0

	)

11410 
	#ETH_MACFFR_PCF_BlockA
 ((
ut32_t
)0x00000040

	)

11411 
	#ETH_MACFFR_PCF_FwdA
 ((
ut32_t
)0x00000080

	)

11412 
	#ETH_MACFFR_PCF_FwdPasdAddrFr
 ((
ut32_t
)0x000000C0

	)

11413 
	#ETH_MACFFR_BFD
 ((
ut32_t
)0x00000020

	)

11414 
	#ETH_MACFFR_PAM
 ((
ut32_t
)0x00000010

	)

11415 
	#ETH_MACFFR_DAIF
 ((
ut32_t
)0x00000008

	)

11416 
	#ETH_MACFFR_HM
 ((
ut32_t
)0x00000004

	)

11417 
	#ETH_MACFFR_HU
 ((
ut32_t
)0x00000002

	)

11418 
	#ETH_MACFFR_PM
 ((
ut32_t
)0x00000001

	)

11421 
	#ETH_MACHTHR_HTH
 ((
ut32_t
)0xFFFFFFFF

	)

11424 
	#ETH_MACHTLR_HTL
 ((
ut32_t
)0xFFFFFFFF

	)

11427 
	#ETH_MACMIIAR_PA
 ((
ut32_t
)0x0000F800

	)

11428 
	#ETH_MACMIIAR_MR
 ((
ut32_t
)0x000007C0

	)

11429 
	#ETH_MACMIIAR_CR
 ((
ut32_t
)0x0000001C

	)

11430 
	#ETH_MACMIIAR_CR_Div42
 ((
ut32_t
)0x00000000

	)

11431 
	#ETH_MACMIIAR_CR_Div62
 ((
ut32_t
)0x00000004

	)

11432 
	#ETH_MACMIIAR_CR_Div16
 ((
ut32_t
)0x00000008

	)

11433 
	#ETH_MACMIIAR_CR_Div26
 ((
ut32_t
)0x0000000C

	)

11434 
	#ETH_MACMIIAR_CR_Div102
 ((
ut32_t
)0x00000010

	)

11435 
	#ETH_MACMIIAR_MW
 ((
ut32_t
)0x00000002

	)

11436 
	#ETH_MACMIIAR_MB
 ((
ut32_t
)0x00000001

	)

11439 
	#ETH_MACMIIDR_MD
 ((
ut32_t
)0x0000FFFF

	)

11442 
	#ETH_MACFCR_PT
 ((
ut32_t
)0xFFFF0000

	)

11443 
	#ETH_MACFCR_ZQPD
 ((
ut32_t
)0x00000080

	)

11444 
	#ETH_MACFCR_PLT
 ((
ut32_t
)0x00000030

	)

11445 
	#ETH_MACFCR_PLT_Mus4
 ((
ut32_t
)0x00000000

	)

11446 
	#ETH_MACFCR_PLT_Mus28
 ((
ut32_t
)0x00000010

	)

11447 
	#ETH_MACFCR_PLT_Mus144
 ((
ut32_t
)0x00000020

	)

11448 
	#ETH_MACFCR_PLT_Mus256
 ((
ut32_t
)0x00000030

	)

11449 
	#ETH_MACFCR_UPFD
 ((
ut32_t
)0x00000008

	)

11450 
	#ETH_MACFCR_RFCE
 ((
ut32_t
)0x00000004

	)

11451 
	#ETH_MACFCR_TFCE
 ((
ut32_t
)0x00000002

	)

11452 
	#ETH_MACFCR_FCBBPA
 ((
ut32_t
)0x00000001

	)

11455 
	#ETH_MACVLANTR_VLANTC
 ((
ut32_t
)0x00010000

	)

11456 
	#ETH_MACVLANTR_VLANTI
 ((
ut32_t
)0x0000FFFF

	)

11459 
	#ETH_MACRWUFFR_D
 ((
ut32_t
)0xFFFFFFFF

	)

11473 
	#ETH_MACPMTCSR_WFFRPR
 ((
ut32_t
)0x80000000

	)

11474 
	#ETH_MACPMTCSR_GU
 ((
ut32_t
)0x00000200

	)

11475 
	#ETH_MACPMTCSR_WFR
 ((
ut32_t
)0x00000040

	)

11476 
	#ETH_MACPMTCSR_MPR
 ((
ut32_t
)0x00000020

	)

11477 
	#ETH_MACPMTCSR_WFE
 ((
ut32_t
)0x00000004

	)

11478 
	#ETH_MACPMTCSR_MPE
 ((
ut32_t
)0x00000002

	)

11479 
	#ETH_MACPMTCSR_PD
 ((
ut32_t
)0x00000001

	)

11482 
	#ETH_MACSR_TSTS
 ((
ut32_t
)0x00000200

	)

11483 
	#ETH_MACSR_MMCTS
 ((
ut32_t
)0x00000040

	)

11484 
	#ETH_MACSR_MMMCRS
 ((
ut32_t
)0x00000020

	)

11485 
	#ETH_MACSR_MMCS
 ((
ut32_t
)0x00000010

	)

11486 
	#ETH_MACSR_PMTS
 ((
ut32_t
)0x00000008

	)

11489 
	#ETH_MACIMR_TSTIM
 ((
ut32_t
)0x00000200

	)

11490 
	#ETH_MACIMR_PMTIM
 ((
ut32_t
)0x00000008

	)

11493 
	#ETH_MACA0HR_MACA0H
 ((
ut32_t
)0x0000FFFF

	)

11496 
	#ETH_MACA0LR_MACA0L
 ((
ut32_t
)0xFFFFFFFF

	)

11499 
	#ETH_MACA1HR_AE
 ((
ut32_t
)0x80000000

	)

11500 
	#ETH_MACA1HR_SA
 ((
ut32_t
)0x40000000

	)

11501 
	#ETH_MACA1HR_MBC
 ((
ut32_t
)0x3F000000

	)

11502 
	#ETH_MACA1HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

11503 
	#ETH_MACA1HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

11504 
	#ETH_MACA1HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

11505 
	#ETH_MACA1HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

11506 
	#ETH_MACA1HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

11507 
	#ETH_MACA1HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

11508 
	#ETH_MACA1HR_MACA1H
 ((
ut32_t
)0x0000FFFF

	)

11511 
	#ETH_MACA1LR_MACA1L
 ((
ut32_t
)0xFFFFFFFF

	)

11514 
	#ETH_MACA2HR_AE
 ((
ut32_t
)0x80000000

	)

11515 
	#ETH_MACA2HR_SA
 ((
ut32_t
)0x40000000

	)

11516 
	#ETH_MACA2HR_MBC
 ((
ut32_t
)0x3F000000

	)

11517 
	#ETH_MACA2HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

11518 
	#ETH_MACA2HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

11519 
	#ETH_MACA2HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

11520 
	#ETH_MACA2HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

11521 
	#ETH_MACA2HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

11522 
	#ETH_MACA2HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

11523 
	#ETH_MACA2HR_MACA2H
 ((
ut32_t
)0x0000FFFF

	)

11526 
	#ETH_MACA2LR_MACA2L
 ((
ut32_t
)0xFFFFFFFF

	)

11529 
	#ETH_MACA3HR_AE
 ((
ut32_t
)0x80000000

	)

11530 
	#ETH_MACA3HR_SA
 ((
ut32_t
)0x40000000

	)

11531 
	#ETH_MACA3HR_MBC
 ((
ut32_t
)0x3F000000

	)

11532 
	#ETH_MACA3HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

11533 
	#ETH_MACA3HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

11534 
	#ETH_MACA3HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

11535 
	#ETH_MACA3HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

11536 
	#ETH_MACA3HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

11537 
	#ETH_MACA3HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

11538 
	#ETH_MACA3HR_MACA3H
 ((
ut32_t
)0x0000FFFF

	)

11541 
	#ETH_MACA3LR_MACA3L
 ((
ut32_t
)0xFFFFFFFF

	)

11548 
	#ETH_MMCCR_MCFHP
 ((
ut32_t
)0x00000020

	)

11549 
	#ETH_MMCCR_MCP
 ((
ut32_t
)0x00000010

	)

11550 
	#ETH_MMCCR_MCF
 ((
ut32_t
)0x00000008

	)

11551 
	#ETH_MMCCR_ROR
 ((
ut32_t
)0x00000004

	)

11552 
	#ETH_MMCCR_CSR
 ((
ut32_t
)0x00000002

	)

11553 
	#ETH_MMCCR_CR
 ((
ut32_t
)0x00000001

	)

11556 
	#ETH_MMCRIR_RGUFS
 ((
ut32_t
)0x00020000

	)

11557 
	#ETH_MMCRIR_RFAES
 ((
ut32_t
)0x00000040

	)

11558 
	#ETH_MMCRIR_RFCES
 ((
ut32_t
)0x00000020

	)

11561 
	#ETH_MMCTIR_TGFS
 ((
ut32_t
)0x00200000

	)

11562 
	#ETH_MMCTIR_TGFMSCS
 ((
ut32_t
)0x00008000

	)

11563 
	#ETH_MMCTIR_TGFSCS
 ((
ut32_t
)0x00004000

	)

11566 
	#ETH_MMCRIMR_RGUFM
 ((
ut32_t
)0x00020000

	)

11567 
	#ETH_MMCRIMR_RFAEM
 ((
ut32_t
)0x00000040

	)

11568 
	#ETH_MMCRIMR_RFCEM
 ((
ut32_t
)0x00000020

	)

11571 
	#ETH_MMCTIMR_TGFM
 ((
ut32_t
)0x00200000

	)

11572 
	#ETH_MMCTIMR_TGFMSCM
 ((
ut32_t
)0x00008000

	)

11573 
	#ETH_MMCTIMR_TGFSCM
 ((
ut32_t
)0x00004000

	)

11576 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
ut32_t
)0xFFFFFFFF

	)

11579 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
ut32_t
)0xFFFFFFFF

	)

11582 
	#ETH_MMCTGFCR_TGFC
 ((
ut32_t
)0xFFFFFFFF

	)

11585 
	#ETH_MMCRFCECR_RFCEC
 ((
ut32_t
)0xFFFFFFFF

	)

11588 
	#ETH_MMCRFAECR_RFAEC
 ((
ut32_t
)0xFFFFFFFF

	)

11591 
	#ETH_MMCRGUFCR_RGUFC
 ((
ut32_t
)0xFFFFFFFF

	)

11598 
	#ETH_PTPTSCR_TSCNT
 ((
ut32_t
)0x00030000

	)

11599 
	#ETH_PTPTSSR_TSSMRME
 ((
ut32_t
)0x00008000

	)

11600 
	#ETH_PTPTSSR_TSSEME
 ((
ut32_t
)0x00004000

	)

11601 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
ut32_t
)0x00002000

	)

11602 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
ut32_t
)0x00001000

	)

11603 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
ut32_t
)0x00000800

	)

11604 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
ut32_t
)0x00000400

	)

11605 
	#ETH_PTPTSSR_TSSSR
 ((
ut32_t
)0x00000200

	)

11606 
	#ETH_PTPTSSR_TSSARFE
 ((
ut32_t
)0x00000100

	)

11608 
	#ETH_PTPTSCR_TSARU
 ((
ut32_t
)0x00000020

	)

11609 
	#ETH_PTPTSCR_TSITE
 ((
ut32_t
)0x00000010

	)

11610 
	#ETH_PTPTSCR_TSSTU
 ((
ut32_t
)0x00000008

	)

11611 
	#ETH_PTPTSCR_TSSTI
 ((
ut32_t
)0x00000004

	)

11612 
	#ETH_PTPTSCR_TSFCU
 ((
ut32_t
)0x00000002

	)

11613 
	#ETH_PTPTSCR_TSE
 ((
ut32_t
)0x00000001

	)

11616 
	#ETH_PTPSSIR_STSSI
 ((
ut32_t
)0x000000FF

	)

11619 
	#ETH_PTPTSHR_STS
 ((
ut32_t
)0xFFFFFFFF

	)

11622 
	#ETH_PTPTSLR_STPNS
 ((
ut32_t
)0x80000000

	)

11623 
	#ETH_PTPTSLR_STSS
 ((
ut32_t
)0x7FFFFFFF

	)

11626 
	#ETH_PTPTSHUR_TSUS
 ((
ut32_t
)0xFFFFFFFF

	)

11629 
	#ETH_PTPTSLUR_TSUPNS
 ((
ut32_t
)0x80000000

	)

11630 
	#ETH_PTPTSLUR_TSUSS
 ((
ut32_t
)0x7FFFFFFF

	)

11633 
	#ETH_PTPTSAR_TSA
 ((
ut32_t
)0xFFFFFFFF

	)

11636 
	#ETH_PTPTTHR_TTSH
 ((
ut32_t
)0xFFFFFFFF

	)

11639 
	#ETH_PTPTTLR_TTSL
 ((
ut32_t
)0xFFFFFFFF

	)

11642 
	#ETH_PTPTSSR_TSTTR
 ((
ut32_t
)0x00000020

	)

11643 
	#ETH_PTPTSSR_TSSO
 ((
ut32_t
)0x00000010

	)

11650 
	#ETH_DMABMR_AAB
 ((
ut32_t
)0x02000000

	)

11651 
	#ETH_DMABMR_FPM
 ((
ut32_t
)0x01000000

	)

11652 
	#ETH_DMABMR_USP
 ((
ut32_t
)0x00800000

	)

11653 
	#ETH_DMABMR_RDP
 ((
ut32_t
)0x007E0000

	)

11654 
	#ETH_DMABMR_RDP_1Bt
 ((
ut32_t
)0x00020000

	)

11655 
	#ETH_DMABMR_RDP_2Bt
 ((
ut32_t
)0x00040000

	)

11656 
	#ETH_DMABMR_RDP_4Bt
 ((
ut32_t
)0x00080000

	)

11657 
	#ETH_DMABMR_RDP_8Bt
 ((
ut32_t
)0x00100000

	)

11658 
	#ETH_DMABMR_RDP_16Bt
 ((
ut32_t
)0x00200000

	)

11659 
	#ETH_DMABMR_RDP_32Bt
 ((
ut32_t
)0x00400000

	)

11660 
	#ETH_DMABMR_RDP_4xPBL_4Bt
 ((
ut32_t
)0x01020000

	)

11661 
	#ETH_DMABMR_RDP_4xPBL_8Bt
 ((
ut32_t
)0x01040000

	)

11662 
	#ETH_DMABMR_RDP_4xPBL_16Bt
 ((
ut32_t
)0x01080000

	)

11663 
	#ETH_DMABMR_RDP_4xPBL_32Bt
 ((
ut32_t
)0x01100000

	)

11664 
	#ETH_DMABMR_RDP_4xPBL_64Bt
 ((
ut32_t
)0x01200000

	)

11665 
	#ETH_DMABMR_RDP_4xPBL_128Bt
 ((
ut32_t
)0x01400000

	)

11666 
	#ETH_DMABMR_FB
 ((
ut32_t
)0x00010000

	)

11667 
	#ETH_DMABMR_RTPR
 ((
ut32_t
)0x0000C000

	)

11668 
	#ETH_DMABMR_RTPR_1_1
 ((
ut32_t
)0x00000000

	)

11669 
	#ETH_DMABMR_RTPR_2_1
 ((
ut32_t
)0x00004000

	)

11670 
	#ETH_DMABMR_RTPR_3_1
 ((
ut32_t
)0x00008000

	)

11671 
	#ETH_DMABMR_RTPR_4_1
 ((
ut32_t
)0x0000C000

	)

11672 
	#ETH_DMABMR_PBL
 ((
ut32_t
)0x00003F00

	)

11673 
	#ETH_DMABMR_PBL_1Bt
 ((
ut32_t
)0x00000100

	)

11674 
	#ETH_DMABMR_PBL_2Bt
 ((
ut32_t
)0x00000200

	)

11675 
	#ETH_DMABMR_PBL_4Bt
 ((
ut32_t
)0x00000400

	)

11676 
	#ETH_DMABMR_PBL_8Bt
 ((
ut32_t
)0x00000800

	)

11677 
	#ETH_DMABMR_PBL_16Bt
 ((
ut32_t
)0x00001000

	)

11678 
	#ETH_DMABMR_PBL_32Bt
 ((
ut32_t
)0x00002000

	)

11679 
	#ETH_DMABMR_PBL_4xPBL_4Bt
 ((
ut32_t
)0x01000100

	)

11680 
	#ETH_DMABMR_PBL_4xPBL_8Bt
 ((
ut32_t
)0x01000200

	)

11681 
	#ETH_DMABMR_PBL_4xPBL_16Bt
 ((
ut32_t
)0x01000400

	)

11682 
	#ETH_DMABMR_PBL_4xPBL_32Bt
 ((
ut32_t
)0x01000800

	)

11683 
	#ETH_DMABMR_PBL_4xPBL_64Bt
 ((
ut32_t
)0x01001000

	)

11684 
	#ETH_DMABMR_PBL_4xPBL_128Bt
 ((
ut32_t
)0x01002000

	)

11685 
	#ETH_DMABMR_EDE
 ((
ut32_t
)0x00000080

	)

11686 
	#ETH_DMABMR_DSL
 ((
ut32_t
)0x0000007C

	)

11687 
	#ETH_DMABMR_DA
 ((
ut32_t
)0x00000002

	)

11688 
	#ETH_DMABMR_SR
 ((
ut32_t
)0x00000001

	)

11691 
	#ETH_DMATPDR_TPD
 ((
ut32_t
)0xFFFFFFFF

	)

11694 
	#ETH_DMARPDR_RPD
 ((
ut32_t
)0xFFFFFFFF

	)

11697 
	#ETH_DMARDLAR_SRL
 ((
ut32_t
)0xFFFFFFFF

	)

11700 
	#ETH_DMATDLAR_STL
 ((
ut32_t
)0xFFFFFFFF

	)

11703 
	#ETH_DMASR_TSTS
 ((
ut32_t
)0x20000000

	)

11704 
	#ETH_DMASR_PMTS
 ((
ut32_t
)0x10000000

	)

11705 
	#ETH_DMASR_MMCS
 ((
ut32_t
)0x08000000

	)

11706 
	#ETH_DMASR_EBS
 ((
ut32_t
)0x03800000

	)

11708 
	#ETH_DMASR_EBS_DescAcss
 ((
ut32_t
)0x02000000

	)

11709 
	#ETH_DMASR_EBS_RdTnsf
 ((
ut32_t
)0x01000000

	)

11710 
	#ETH_DMASR_EBS_DaTnsfTx
 ((
ut32_t
)0x00800000

	)

11711 
	#ETH_DMASR_TPS
 ((
ut32_t
)0x00700000

	)

11712 
	#ETH_DMASR_TPS_Stݳd
 ((
ut32_t
)0x00000000

	)

11713 
	#ETH_DMASR_TPS_Fchg
 ((
ut32_t
)0x00100000

	)

11714 
	#ETH_DMASR_TPS_Wag
 ((
ut32_t
)0x00200000

	)

11715 
	#ETH_DMASR_TPS_Rdg
 ((
ut32_t
)0x00300000

	)

11716 
	#ETH_DMASR_TPS_Suded
 ((
ut32_t
)0x00600000

	)

11717 
	#ETH_DMASR_TPS_Closg
 ((
ut32_t
)0x00700000

	)

11718 
	#ETH_DMASR_RPS
 ((
ut32_t
)0x000E0000

	)

11719 
	#ETH_DMASR_RPS_Stݳd
 ((
ut32_t
)0x00000000

	)

11720 
	#ETH_DMASR_RPS_Fchg
 ((
ut32_t
)0x00020000

	)

11721 
	#ETH_DMASR_RPS_Wag
 ((
ut32_t
)0x00060000

	)

11722 
	#ETH_DMASR_RPS_Suded
 ((
ut32_t
)0x00080000

	)

11723 
	#ETH_DMASR_RPS_Closg
 ((
ut32_t
)0x000A0000

	)

11724 
	#ETH_DMASR_RPS_Queug
 ((
ut32_t
)0x000E0000

	)

11725 
	#ETH_DMASR_NIS
 ((
ut32_t
)0x00010000

	)

11726 
	#ETH_DMASR_AIS
 ((
ut32_t
)0x00008000

	)

11727 
	#ETH_DMASR_ERS
 ((
ut32_t
)0x00004000

	)

11728 
	#ETH_DMASR_FBES
 ((
ut32_t
)0x00002000

	)

11729 
	#ETH_DMASR_ETS
 ((
ut32_t
)0x00000400

	)

11730 
	#ETH_DMASR_RWTS
 ((
ut32_t
)0x00000200

	)

11731 
	#ETH_DMASR_RPSS
 ((
ut32_t
)0x00000100

	)

11732 
	#ETH_DMASR_RBUS
 ((
ut32_t
)0x00000080

	)

11733 
	#ETH_DMASR_RS
 ((
ut32_t
)0x00000040

	)

11734 
	#ETH_DMASR_TUS
 ((
ut32_t
)0x00000020

	)

11735 
	#ETH_DMASR_ROS
 ((
ut32_t
)0x00000010

	)

11736 
	#ETH_DMASR_TJTS
 ((
ut32_t
)0x00000008

	)

11737 
	#ETH_DMASR_TBUS
 ((
ut32_t
)0x00000004

	)

11738 
	#ETH_DMASR_TPSS
 ((
ut32_t
)0x00000002

	)

11739 
	#ETH_DMASR_TS
 ((
ut32_t
)0x00000001

	)

11742 
	#ETH_DMAOMR_DTCEFD
 ((
ut32_t
)0x04000000

	)

11743 
	#ETH_DMAOMR_RSF
 ((
ut32_t
)0x02000000

	)

11744 
	#ETH_DMAOMR_DFRF
 ((
ut32_t
)0x01000000

	)

11745 
	#ETH_DMAOMR_TSF
 ((
ut32_t
)0x00200000

	)

11746 
	#ETH_DMAOMR_FTF
 ((
ut32_t
)0x00100000

	)

11747 
	#ETH_DMAOMR_TTC
 ((
ut32_t
)0x0001C000

	)

11748 
	#ETH_DMAOMR_TTC_64Bys
 ((
ut32_t
)0x00000000

	)

11749 
	#ETH_DMAOMR_TTC_128Bys
 ((
ut32_t
)0x00004000

	)

11750 
	#ETH_DMAOMR_TTC_192Bys
 ((
ut32_t
)0x00008000

	)

11751 
	#ETH_DMAOMR_TTC_256Bys
 ((
ut32_t
)0x0000C000

	)

11752 
	#ETH_DMAOMR_TTC_40Bys
 ((
ut32_t
)0x00010000

	)

11753 
	#ETH_DMAOMR_TTC_32Bys
 ((
ut32_t
)0x00014000

	)

11754 
	#ETH_DMAOMR_TTC_24Bys
 ((
ut32_t
)0x00018000

	)

11755 
	#ETH_DMAOMR_TTC_16Bys
 ((
ut32_t
)0x0001C000

	)

11756 
	#ETH_DMAOMR_ST
 ((
ut32_t
)0x00002000

	)

11757 
	#ETH_DMAOMR_FEF
 ((
ut32_t
)0x00000080

	)

11758 
	#ETH_DMAOMR_FUGF
 ((
ut32_t
)0x00000040

	)

11759 
	#ETH_DMAOMR_RTC
 ((
ut32_t
)0x00000018

	)

11760 
	#ETH_DMAOMR_RTC_64Bys
 ((
ut32_t
)0x00000000

	)

11761 
	#ETH_DMAOMR_RTC_32Bys
 ((
ut32_t
)0x00000008

	)

11762 
	#ETH_DMAOMR_RTC_96Bys
 ((
ut32_t
)0x00000010

	)

11763 
	#ETH_DMAOMR_RTC_128Bys
 ((
ut32_t
)0x00000018

	)

11764 
	#ETH_DMAOMR_OSF
 ((
ut32_t
)0x00000004

	)

11765 
	#ETH_DMAOMR_SR
 ((
ut32_t
)0x00000002

	)

11768 
	#ETH_DMAIER_NISE
 ((
ut32_t
)0x00010000

	)

11769 
	#ETH_DMAIER_AISE
 ((
ut32_t
)0x00008000

	)

11770 
	#ETH_DMAIER_ERIE
 ((
ut32_t
)0x00004000

	)

11771 
	#ETH_DMAIER_FBEIE
 ((
ut32_t
)0x00002000

	)

11772 
	#ETH_DMAIER_ETIE
 ((
ut32_t
)0x00000400

	)

11773 
	#ETH_DMAIER_RWTIE
 ((
ut32_t
)0x00000200

	)

11774 
	#ETH_DMAIER_RPSIE
 ((
ut32_t
)0x00000100

	)

11775 
	#ETH_DMAIER_RBUIE
 ((
ut32_t
)0x00000080

	)

11776 
	#ETH_DMAIER_RIE
 ((
ut32_t
)0x00000040

	)

11777 
	#ETH_DMAIER_TUIE
 ((
ut32_t
)0x00000020

	)

11778 
	#ETH_DMAIER_ROIE
 ((
ut32_t
)0x00000010

	)

11779 
	#ETH_DMAIER_TJTIE
 ((
ut32_t
)0x00000008

	)

11780 
	#ETH_DMAIER_TBUIE
 ((
ut32_t
)0x00000004

	)

11781 
	#ETH_DMAIER_TPSIE
 ((
ut32_t
)0x00000002

	)

11782 
	#ETH_DMAIER_TIE
 ((
ut32_t
)0x00000001

	)

11785 
	#ETH_DMAMFBOCR_OFOC
 ((
ut32_t
)0x10000000

	)

11786 
	#ETH_DMAMFBOCR_MFA
 ((
ut32_t
)0x0FFE0000

	)

11787 
	#ETH_DMAMFBOCR_OMFC
 ((
ut32_t
)0x00010000

	)

11788 
	#ETH_DMAMFBOCR_MFC
 ((
ut32_t
)0x0000FFFF

	)

11791 
	#ETH_DMACHTDR_HTDAP
 ((
ut32_t
)0xFFFFFFFF

	)

11794 
	#ETH_DMACHRDR_HRDAP
 ((
ut32_t
)0xFFFFFFFF

	)

11797 
	#ETH_DMACHTBAR_HTBAP
 ((
ut32_t
)0xFFFFFFFF

	)

11800 
	#ETH_DMACHRBAR_HRBAP
 ((
ut32_t
)0xFFFFFFFF

	)

11810 #ifde
USE_STDPERIPH_DRIVER


11811 
	~"m32f4xx_cf.h
"

11818 
	#SET_BIT
(
REG
, 
BIT
((REG|(BIT))

	)

11820 
	#CLEAR_BIT
(
REG
, 
BIT
((REG&~(BIT))

	)

11822 
	#READ_BIT
(
REG
, 
BIT
((REG& (BIT))

	)

11824 
	#CLEAR_REG
(
REG
((REG(0x0))

	)

11826 
	#WRITE_REG
(
REG
, 
VAL
((REG(VAL))

	)

11828 
	#READ_REG
(
REG
((REG))

	)

11830 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK

	`WRITE_REG
((REG), (((
	`READ_REG
(REG)& (~(CLEARMASK))| (SETMASK)))

	)

11836 #ifde
__lulus


11837 
	}
}

	@src/lib/CMSIS/CM4/DeviceSupport/ST/STM32F4xx/stm32f4xx_conf.h

29 #ide
__STM32F4xx_CONF_H


30 
	#__STM32F4xx_CONF_H


	)

42 
	~"m32f4xx_tim.h
"

43 
	~"m32f4xx_i.h
"

44 
	~"m32f4xx_dma.h
"

45 
	~"m32f4xx_u.h
"

46 
	~"m32f4xx_gpio.h
"

47 
	~"m32f4xx_exti.h
"

48 
	~"m32f4xx_rcc.h
"

49 
	~"m32f4xx_ash.h
"

50 
	~"m32f4xx_syscfg.h
"

51 
	~"m32f4xx_pwr.h
"

52 
	~"misc.h
"

54 #i
defed
(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

55 
	~"m32f4xx_yp.h
"

56 
	~"m32f4xx_hash.h
"

57 
	~"m32f4xx_g.h
"

58 
	~"m32f4xx_n.h
"

59 
	~"m32f4xx_dac.h
"

60 
	~"m32f4xx_dcmi.h
"

61 
	~"m32f4xx_dma2d.h
"

62 
	~"m32f4xx_fmc.h
"

63 
	~"m32f4xx_dc.h
"

64 
	~"m32f4xx_i.h
"

67 #i
defed
(
STM32F427_437xx
)

68 
	~"m32f4xx_yp.h
"

69 
	~"m32f4xx_hash.h
"

70 
	~"m32f4xx_g.h
"

71 
	~"m32f4xx_n.h
"

72 
	~"m32f4xx_dac.h
"

73 
	~"m32f4xx_dcmi.h
"

74 
	~"m32f4xx_dma2d.h
"

75 
	~"m32f4xx_fmc.h
"

76 
	~"m32f4xx_i.h
"

79 #i
defed
(
STM32F40_41xxx
)

89 #i
defed
(
STM32F410xx
)

90 
	~"m32f4xx_g.h
"

91 
	~"m32f4xx_dac.h
"

94 #i
defed
(
STM32F411xE
)

98 #i
defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

99 
	~"m32f4xx_qi.h
"

102 #i
defed
(
STM32F410xx
|| defed(
STM32F446xx
)

103 
	~"m32f4xx_fmpi2c.h
"

106 #i
defed
(
STM32F446xx
)

107 
	~"m32f4xx_dix.h
"

108 
	~"m32f4xx_c.h
"

111 #i
defed
(
STM32F469_479xx
)

112 
	~"m32f4xx_dsi.h
"

115 #i
defed
(
STM32F410xx
)

116 
	~"m32f4xx_tim.h
"

119 #i
defed
(
STM32F412xG
)

120 
	~"m32f4xx_g.h
"

121 
	~"m32f4xx_n.h
"

122 
	~"m32f4xx_qi.h
"

123 
	~"m32f4xx_g.h
"

124 
	~"m32f4xx_fsmc.h
"

125 
	~"m32f4xx_dfsdm.h
"

142 #ifde 
USE_FULL_ASSERT


152 
	#as_m
(
ex
(x? ()0 : 
	`as_ed
((
ut8_t
 *)
__FILE__
, 
__LINE__
))

	)

154 
as_ed
(
ut8_t
* 
fe
, 
ut32_t
 
le
);

156 
	#as_m
(
ex
(()0)

	)

	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/misc.h

30 #ide
__MISC_H


31 
	#__MISC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

39 
	~"m32f4xx_cf.h
"

57 
ut8_t
 
NVIC_IRQChl
;

62 
ut8_t
 
NVIC_IRQChlPemiPriܙy
;

67 
ut8_t
 
NVIC_IRQChlSubPriܙy
;

72 
FuniڮS
 
NVIC_IRQChlCmd
;

75 } 
	tNVIC_InTyDef
;

87 
	#NVIC_VeTab_RAM
 ((
ut32_t
)0x20000000)

	)

88 
	#NVIC_VeTab_FLASH
 ((
ut32_t
)0x08000000)

	)

89 
	#IS_NVIC_VECTTAB
(
VECTTAB
(((VECTTAB=
NVIC_VeTab_RAM
) || \

90 ((
VECTTAB
=
NVIC_VeTab_FLASH
))

	)

99 
	#NVIC_LP_SEVONPEND
 ((
ut8_t
)0x10)

	)

100 
	#NVIC_LP_SLEEPDEEP
 ((
ut8_t
)0x04)

	)

101 
	#NVIC_LP_SLEEPONEXIT
 ((
ut8_t
)0x02)

	)

102 
	#IS_NVIC_LP
(
LP
(((LP=
NVIC_LP_SEVONPEND
) || \

103 ((
LP
=
NVIC_LP_SLEEPDEEP
) || \

104 ((
LP
=
NVIC_LP_SLEEPONEXIT
))

	)

113 
	#NVIC_PriܙyGroup_0
 ((
ut32_t
)0x700

	)

115 
	#NVIC_PriܙyGroup_1
 ((
ut32_t
)0x600

	)

117 
	#NVIC_PriܙyGroup_2
 ((
ut32_t
)0x500

	)

119 
	#NVIC_PriܙyGroup_3
 ((
ut32_t
)0x400

	)

121 
	#NVIC_PriܙyGroup_4
 ((
ut32_t
)0x300

	)

124 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
(((GROUP=
NVIC_PriܙyGroup_0
) || \

125 ((
GROUP
=
NVIC_PriܙyGroup_1
) || \

126 ((
GROUP
=
NVIC_PriܙyGroup_2
) || \

127 ((
GROUP
=
NVIC_PriܙyGroup_3
) || \

128 ((
GROUP
=
NVIC_PriܙyGroup_4
))

	)

130 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

132 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

134 
	#IS_NVIC_OFFSET
(
OFFSET
((OFFSET< 0x000FFFFF)

	)

144 
	#SysTick_CLKSour_HCLK_Div8
 ((
ut32_t
)0xFFFFFFFB)

	)

145 
	#SysTick_CLKSour_HCLK
 ((
ut32_t
)0x00000004)

	)

146 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
(((SOURCE=
SysTick_CLKSour_HCLK
) || \

147 ((
SOURCE
=
SysTick_CLKSour_HCLK_Div8
))

	)

159 
NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
);

160 
NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
);

161 
NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
);

162 
NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
);

163 
SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
);

165 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_adc.h

30 #ide
__STM32F4xx_ADC_H


31 
	#__STM32F4xx_ADC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
ADC_Resuti
;

57 
FuniڮS
 
ADC_SnCvMode
;

61 
FuniڮS
 
ADC_CtuousCvMode
;

64 
ut32_t
 
ADC_ExTrigCvEdge
;

68 
ut32_t
 
ADC_ExTrigCv
;

72 
ut32_t
 
ADC_DaAlign
;

75 
ut8_t
 
ADC_NbrOfCvsi
;

79 }
	tADC_InTyDef
;

86 
ut32_t
 
ADC_Mode
;

89 
ut32_t
 
ADC_Psr
;

92 
ut32_t
 
ADC_DMAAcssMode
;

96 
ut32_t
 
ADC_TwoSamgDay
;

100 }
	tADC_CommInTyDef
;

108 
	#IS_ADC_ALL_PERIPH
(
PERIPH
(((PERIPH=
ADC1
) || \

109 ((
PERIPH
=
ADC2
) || \

110 ((
PERIPH
=
ADC3
))

	)

115 
	#ADC_Mode_Inddt
 ((
ut32_t
)0x00000000)

	)

116 
	#ADC_DuMode_RegSimu_InjecSimu
 ((
ut32_t
)0x00000001)

	)

117 
	#ADC_DuMode_RegSimu_AɔTrig
 ((
ut32_t
)0x00000002)

	)

118 
	#ADC_DuMode_InjecSimu
 ((
ut32_t
)0x00000005)

	)

119 
	#ADC_DuMode_RegSimu
 ((
ut32_t
)0x00000006)

	)

120 
	#ADC_DuMode_Il
 ((
ut32_t
)0x00000007)

	)

121 
	#ADC_DuMode_AɔTrig
 ((
ut32_t
)0x00000009)

	)

122 
	#ADC_TrMode_RegSimu_InjecSimu
 ((
ut32_t
)0x00000011)

	)

123 
	#ADC_TrMode_RegSimu_AɔTrig
 ((
ut32_t
)0x00000012)

	)

124 
	#ADC_TrMode_InjecSimu
 ((
ut32_t
)0x00000015)

	)

125 
	#ADC_TrMode_RegSimu
 ((
ut32_t
)0x00000016)

	)

126 
	#ADC_TrMode_Il
 ((
ut32_t
)0x00000017)

	)

127 
	#ADC_TrMode_AɔTrig
 ((
ut32_t
)0x00000019)

	)

128 
	#IS_ADC_MODE
(
MODE
(((MODE=
ADC_Mode_Inddt
) || \

129 ((
MODE
=
ADC_DuMode_RegSimu_InjecSimu
) || \

130 ((
MODE
=
ADC_DuMode_RegSimu_AɔTrig
) || \

131 ((
MODE
=
ADC_DuMode_InjecSimu
) || \

132 ((
MODE
=
ADC_DuMode_RegSimu
) || \

133 ((
MODE
=
ADC_DuMode_Il
) || \

134 ((
MODE
=
ADC_DuMode_AɔTrig
) || \

135 ((
MODE
=
ADC_TrMode_RegSimu_InjecSimu
) || \

136 ((
MODE
=
ADC_TrMode_RegSimu_AɔTrig
) || \

137 ((
MODE
=
ADC_TrMode_InjecSimu
) || \

138 ((
MODE
=
ADC_TrMode_RegSimu
) || \

139 ((
MODE
=
ADC_TrMode_Il
) || \

140 ((
MODE
=
ADC_TrMode_AɔTrig
))

	)

149 
	#ADC_Psr_Div2
 ((
ut32_t
)0x00000000)

	)

150 
	#ADC_Psr_Div4
 ((
ut32_t
)0x00010000)

	)

151 
	#ADC_Psr_Div6
 ((
ut32_t
)0x00020000)

	)

152 
	#ADC_Psr_Div8
 ((
ut32_t
)0x00030000)

	)

153 
	#IS_ADC_PRESCALER
(
PRESCALER
(((PRESCALER=
ADC_Psr_Div2
) || \

154 ((
PRESCALER
=
ADC_Psr_Div4
) || \

155 ((
PRESCALER
=
ADC_Psr_Div6
) || \

156 ((
PRESCALER
=
ADC_Psr_Div8
))

	)

165 
	#ADC_DMAAcssMode_Dibd
 ((
ut32_t
)0x00000000

	)

166 
	#ADC_DMAAcssMode_1
 ((
ut32_t
)0x00004000

	)

167 
	#ADC_DMAAcssMode_2
 ((
ut32_t
)0x00008000

	)

168 
	#ADC_DMAAcssMode_3
 ((
ut32_t
)0x0000C000

	)

169 
	#IS_ADC_DMA_ACCESS_MODE
(
MODE
(((MODE=
ADC_DMAAcssMode_Dibd
) || \

170 ((
MODE
=
ADC_DMAAcssMode_1
) || \

171 ((
MODE
=
ADC_DMAAcssMode_2
) || \

172 ((
MODE
=
ADC_DMAAcssMode_3
))

	)

182 
	#ADC_TwoSamgDay_5Cyes
 ((
ut32_t
)0x00000000)

	)

183 
	#ADC_TwoSamgDay_6Cyes
 ((
ut32_t
)0x00000100)

	)

184 
	#ADC_TwoSamgDay_7Cyes
 ((
ut32_t
)0x00000200)

	)

185 
	#ADC_TwoSamgDay_8Cyes
 ((
ut32_t
)0x00000300)

	)

186 
	#ADC_TwoSamgDay_9Cyes
 ((
ut32_t
)0x00000400)

	)

187 
	#ADC_TwoSamgDay_10Cyes
 ((
ut32_t
)0x00000500)

	)

188 
	#ADC_TwoSamgDay_11Cyes
 ((
ut32_t
)0x00000600)

	)

189 
	#ADC_TwoSamgDay_12Cyes
 ((
ut32_t
)0x00000700)

	)

190 
	#ADC_TwoSamgDay_13Cyes
 ((
ut32_t
)0x00000800)

	)

191 
	#ADC_TwoSamgDay_14Cyes
 ((
ut32_t
)0x00000900)

	)

192 
	#ADC_TwoSamgDay_15Cyes
 ((
ut32_t
)0x00000A00)

	)

193 
	#ADC_TwoSamgDay_16Cyes
 ((
ut32_t
)0x00000B00)

	)

194 
	#ADC_TwoSamgDay_17Cyes
 ((
ut32_t
)0x00000C00)

	)

195 
	#ADC_TwoSamgDay_18Cyes
 ((
ut32_t
)0x00000D00)

	)

196 
	#ADC_TwoSamgDay_19Cyes
 ((
ut32_t
)0x00000E00)

	)

197 
	#ADC_TwoSamgDay_20Cyes
 ((
ut32_t
)0x00000F00)

	)

198 
	#IS_ADC_SAMPLING_DELAY
(
DELAY
(((DELAY=
ADC_TwoSamgDay_5Cyes
) || \

199 ((
DELAY
=
ADC_TwoSamgDay_6Cyes
) || \

200 ((
DELAY
=
ADC_TwoSamgDay_7Cyes
) || \

201 ((
DELAY
=
ADC_TwoSamgDay_8Cyes
) || \

202 ((
DELAY
=
ADC_TwoSamgDay_9Cyes
) || \

203 ((
DELAY
=
ADC_TwoSamgDay_10Cyes
) || \

204 ((
DELAY
=
ADC_TwoSamgDay_11Cyes
) || \

205 ((
DELAY
=
ADC_TwoSamgDay_12Cyes
) || \

206 ((
DELAY
=
ADC_TwoSamgDay_13Cyes
) || \

207 ((
DELAY
=
ADC_TwoSamgDay_14Cyes
) || \

208 ((
DELAY
=
ADC_TwoSamgDay_15Cyes
) || \

209 ((
DELAY
=
ADC_TwoSamgDay_16Cyes
) || \

210 ((
DELAY
=
ADC_TwoSamgDay_17Cyes
) || \

211 ((
DELAY
=
ADC_TwoSamgDay_18Cyes
) || \

212 ((
DELAY
=
ADC_TwoSamgDay_19Cyes
) || \

213 ((
DELAY
=
ADC_TwoSamgDay_20Cyes
))

	)

223 
	#ADC_Resuti_12b
 ((
ut32_t
)0x00000000)

	)

224 
	#ADC_Resuti_10b
 ((
ut32_t
)0x01000000)

	)

225 
	#ADC_Resuti_8b
 ((
ut32_t
)0x02000000)

	)

226 
	#ADC_Resuti_6b
 ((
ut32_t
)0x03000000)

	)

227 
	#IS_ADC_RESOLUTION
(
RESOLUTION
(((RESOLUTION=
ADC_Resuti_12b
) || \

228 ((
RESOLUTION
=
ADC_Resuti_10b
) || \

229 ((
RESOLUTION
=
ADC_Resuti_8b
) || \

230 ((
RESOLUTION
=
ADC_Resuti_6b
))

	)

240 
	#ADC_ExTrigCvEdge_Ne
 ((
ut32_t
)0x00000000)

	)

241 
	#ADC_ExTrigCvEdge_Risg
 ((
ut32_t
)0x10000000)

	)

242 
	#ADC_ExTrigCvEdge_Flg
 ((
ut32_t
)0x20000000)

	)

243 
	#ADC_ExTrigCvEdge_RisgFlg
 ((
ut32_t
)0x30000000)

	)

244 
	#IS_ADC_EXT_TRIG_EDGE
(
EDGE
(((EDGE=
ADC_ExTrigCvEdge_Ne
) || \

245 ((
EDGE
=
ADC_ExTrigCvEdge_Risg
) || \

246 ((
EDGE
=
ADC_ExTrigCvEdge_Flg
) || \

247 ((
EDGE
=
ADC_ExTrigCvEdge_RisgFlg
))

	)

256 
	#ADC_ExTrigCv_T1_CC1
 ((
ut32_t
)0x00000000)

	)

257 
	#ADC_ExTrigCv_T1_CC2
 ((
ut32_t
)0x01000000)

	)

258 
	#ADC_ExTrigCv_T1_CC3
 ((
ut32_t
)0x02000000)

	)

259 
	#ADC_ExTrigCv_T2_CC2
 ((
ut32_t
)0x03000000)

	)

260 
	#ADC_ExTrigCv_T2_CC3
 ((
ut32_t
)0x04000000)

	)

261 
	#ADC_ExTrigCv_T2_CC4
 ((
ut32_t
)0x05000000)

	)

262 
	#ADC_ExTrigCv_T2_TRGO
 ((
ut32_t
)0x06000000)

	)

263 
	#ADC_ExTrigCv_T3_CC1
 ((
ut32_t
)0x07000000)

	)

264 
	#ADC_ExTrigCv_T3_TRGO
 ((
ut32_t
)0x08000000)

	)

265 
	#ADC_ExTrigCv_T4_CC4
 ((
ut32_t
)0x09000000)

	)

266 
	#ADC_ExTrigCv_T5_CC1
 ((
ut32_t
)0x0A000000)

	)

267 
	#ADC_ExTrigCv_T5_CC2
 ((
ut32_t
)0x0B000000)

	)

268 
	#ADC_ExTrigCv_T5_CC3
 ((
ut32_t
)0x0C000000)

	)

269 
	#ADC_ExTrigCv_T8_CC1
 ((
ut32_t
)0x0D000000)

	)

270 
	#ADC_ExTrigCv_T8_TRGO
 ((
ut32_t
)0x0E000000)

	)

271 
	#ADC_ExTrigCv_Ext_IT11
 ((
ut32_t
)0x0F000000)

	)

272 
	#IS_ADC_EXT_TRIG
(
REGTRIG
(((REGTRIG=
ADC_ExTrigCv_T1_CC1
) || \

273 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC2
) || \

274 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC3
) || \

275 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC2
) || \

276 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC3
) || \

277 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC4
) || \

278 ((
REGTRIG
=
ADC_ExTrigCv_T2_TRGO
) || \

279 ((
REGTRIG
=
ADC_ExTrigCv_T3_CC1
) || \

280 ((
REGTRIG
=
ADC_ExTrigCv_T3_TRGO
) || \

281 ((
REGTRIG
=
ADC_ExTrigCv_T4_CC4
) || \

282 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC1
) || \

283 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC2
) || \

284 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC3
) || \

285 ((
REGTRIG
=
ADC_ExTrigCv_T8_CC1
) || \

286 ((
REGTRIG
=
ADC_ExTrigCv_T8_TRGO
) || \

287 ((
REGTRIG
=
ADC_ExTrigCv_Ext_IT11
))

	)

296 
	#ADC_DaAlign_Right
 ((
ut32_t
)0x00000000)

	)

297 
	#ADC_DaAlign_Le
 ((
ut32_t
)0x00000800)

	)

298 
	#IS_ADC_DATA_ALIGN
(
ALIGN
(((ALIGN=
ADC_DaAlign_Right
) || \

299 ((
ALIGN
=
ADC_DaAlign_Le
))

	)

308 
	#ADC_Chl_0
 ((
ut8_t
)0x00)

	)

309 
	#ADC_Chl_1
 ((
ut8_t
)0x01)

	)

310 
	#ADC_Chl_2
 ((
ut8_t
)0x02)

	)

311 
	#ADC_Chl_3
 ((
ut8_t
)0x03)

	)

312 
	#ADC_Chl_4
 ((
ut8_t
)0x04)

	)

313 
	#ADC_Chl_5
 ((
ut8_t
)0x05)

	)

314 
	#ADC_Chl_6
 ((
ut8_t
)0x06)

	)

315 
	#ADC_Chl_7
 ((
ut8_t
)0x07)

	)

316 
	#ADC_Chl_8
 ((
ut8_t
)0x08)

	)

317 
	#ADC_Chl_9
 ((
ut8_t
)0x09)

	)

318 
	#ADC_Chl_10
 ((
ut8_t
)0x0A)

	)

319 
	#ADC_Chl_11
 ((
ut8_t
)0x0B)

	)

320 
	#ADC_Chl_12
 ((
ut8_t
)0x0C)

	)

321 
	#ADC_Chl_13
 ((
ut8_t
)0x0D)

	)

322 
	#ADC_Chl_14
 ((
ut8_t
)0x0E)

	)

323 
	#ADC_Chl_15
 ((
ut8_t
)0x0F)

	)

324 
	#ADC_Chl_16
 ((
ut8_t
)0x10)

	)

325 
	#ADC_Chl_17
 ((
ut8_t
)0x11)

	)

326 
	#ADC_Chl_18
 ((
ut8_t
)0x12)

	)

328 #i
defed
 (
STM32F40_41xxx
|| defed(
STM32F412xG
)

329 
	#ADC_Chl_TempSs
 ((
ut8_t
)
ADC_Chl_16
)

	)

332 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
|| defed (
STM32F401xx
|| defed (
STM32F410xx
|| defed (
STM32F411xE
)

333 
	#ADC_Chl_TempSs
 ((
ut8_t
)
ADC_Chl_18
)

	)

336 
	#ADC_Chl_Vft
 ((
ut8_t
)
ADC_Chl_17
)

	)

337 
	#ADC_Chl_Vb
 ((
ut8_t
)
ADC_Chl_18
)

	)

339 
	#IS_ADC_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_Chl_0
) || \

340 ((
CHANNEL
=
ADC_Chl_1
) || \

341 ((
CHANNEL
=
ADC_Chl_2
) || \

342 ((
CHANNEL
=
ADC_Chl_3
) || \

343 ((
CHANNEL
=
ADC_Chl_4
) || \

344 ((
CHANNEL
=
ADC_Chl_5
) || \

345 ((
CHANNEL
=
ADC_Chl_6
) || \

346 ((
CHANNEL
=
ADC_Chl_7
) || \

347 ((
CHANNEL
=
ADC_Chl_8
) || \

348 ((
CHANNEL
=
ADC_Chl_9
) || \

349 ((
CHANNEL
=
ADC_Chl_10
) || \

350 ((
CHANNEL
=
ADC_Chl_11
) || \

351 ((
CHANNEL
=
ADC_Chl_12
) || \

352 ((
CHANNEL
=
ADC_Chl_13
) || \

353 ((
CHANNEL
=
ADC_Chl_14
) || \

354 ((
CHANNEL
=
ADC_Chl_15
) || \

355 ((
CHANNEL
=
ADC_Chl_16
) || \

356 ((
CHANNEL
=
ADC_Chl_17
) || \

357 ((
CHANNEL
=
ADC_Chl_18
))

	)

366 
	#ADC_SameTime_3Cyes
 ((
ut8_t
)0x00)

	)

367 
	#ADC_SameTime_15Cyes
 ((
ut8_t
)0x01)

	)

368 
	#ADC_SameTime_28Cyes
 ((
ut8_t
)0x02)

	)

369 
	#ADC_SameTime_56Cyes
 ((
ut8_t
)0x03)

	)

370 
	#ADC_SameTime_84Cyes
 ((
ut8_t
)0x04)

	)

371 
	#ADC_SameTime_112Cyes
 ((
ut8_t
)0x05)

	)

372 
	#ADC_SameTime_144Cyes
 ((
ut8_t
)0x06)

	)

373 
	#ADC_SameTime_480Cyes
 ((
ut8_t
)0x07)

	)

374 
	#IS_ADC_SAMPLE_TIME
(
TIME
(((TIME=
ADC_SameTime_3Cyes
) || \

375 ((
TIME
=
ADC_SameTime_15Cyes
) || \

376 ((
TIME
=
ADC_SameTime_28Cyes
) || \

377 ((
TIME
=
ADC_SameTime_56Cyes
) || \

378 ((
TIME
=
ADC_SameTime_84Cyes
) || \

379 ((
TIME
=
ADC_SameTime_112Cyes
) || \

380 ((
TIME
=
ADC_SameTime_144Cyes
) || \

381 ((
TIME
=
ADC_SameTime_480Cyes
))

	)

390 
	#ADC_ExTrigInjecCvEdge_Ne
 ((
ut32_t
)0x00000000)

	)

391 
	#ADC_ExTrigInjecCvEdge_Risg
 ((
ut32_t
)0x00100000)

	)

392 
	#ADC_ExTrigInjecCvEdge_Flg
 ((
ut32_t
)0x00200000)

	)

393 
	#ADC_ExTrigInjecCvEdge_RisgFlg
 ((
ut32_t
)0x00300000)

	)

394 
	#IS_ADC_EXT_INJEC_TRIG_EDGE
(
EDGE
(((EDGE=
ADC_ExTrigInjecCvEdge_Ne
) || \

395 ((
EDGE
=
ADC_ExTrigInjecCvEdge_Risg
) || \

396 ((
EDGE
=
ADC_ExTrigInjecCvEdge_Flg
) || \

397 ((
EDGE
=
ADC_ExTrigInjecCvEdge_RisgFlg
))

	)

407 
	#ADC_ExTrigInjecCv_T1_CC4
 ((
ut32_t
)0x00000000)

	)

408 
	#ADC_ExTrigInjecCv_T1_TRGO
 ((
ut32_t
)0x00010000)

	)

409 
	#ADC_ExTrigInjecCv_T2_CC1
 ((
ut32_t
)0x00020000)

	)

410 
	#ADC_ExTrigInjecCv_T2_TRGO
 ((
ut32_t
)0x00030000)

	)

411 
	#ADC_ExTrigInjecCv_T3_CC2
 ((
ut32_t
)0x00040000)

	)

412 
	#ADC_ExTrigInjecCv_T3_CC4
 ((
ut32_t
)0x00050000)

	)

413 
	#ADC_ExTrigInjecCv_T4_CC1
 ((
ut32_t
)0x00060000)

	)

414 
	#ADC_ExTrigInjecCv_T4_CC2
 ((
ut32_t
)0x00070000)

	)

415 
	#ADC_ExTrigInjecCv_T4_CC3
 ((
ut32_t
)0x00080000)

	)

416 
	#ADC_ExTrigInjecCv_T4_TRGO
 ((
ut32_t
)0x00090000)

	)

417 
	#ADC_ExTrigInjecCv_T5_CC4
 ((
ut32_t
)0x000A0000)

	)

418 
	#ADC_ExTrigInjecCv_T5_TRGO
 ((
ut32_t
)0x000B0000)

	)

419 
	#ADC_ExTrigInjecCv_T8_CC2
 ((
ut32_t
)0x000C0000)

	)

420 
	#ADC_ExTrigInjecCv_T8_CC3
 ((
ut32_t
)0x000D0000)

	)

421 
	#ADC_ExTrigInjecCv_T8_CC4
 ((
ut32_t
)0x000E0000)

	)

422 
	#ADC_ExTrigInjecCv_Ext_IT15
 ((
ut32_t
)0x000F0000)

	)

423 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
(((INJTRIG=
ADC_ExTrigInjecCv_T1_CC4
) || \

424 ((
INJTRIG
=
ADC_ExTrigInjecCv_T1_TRGO
) || \

425 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_CC1
) || \

426 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_TRGO
) || \

427 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC2
) || \

428 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC4
) || \

429 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC1
) || \

430 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC2
) || \

431 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC3
) || \

432 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_TRGO
) || \

433 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_CC4
) || \

434 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_TRGO
) || \

435 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC2
) || \

436 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC3
) || \

437 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC4
) || \

438 ((
INJTRIG
=
ADC_ExTrigInjecCv_Ext_IT15
))

	)

447 
	#ADC_InjeedChl_1
 ((
ut8_t
)0x14)

	)

448 
	#ADC_InjeedChl_2
 ((
ut8_t
)0x18)

	)

449 
	#ADC_InjeedChl_3
 ((
ut8_t
)0x1C)

	)

450 
	#ADC_InjeedChl_4
 ((
ut8_t
)0x20)

	)

451 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_InjeedChl_1
) || \

452 ((
CHANNEL
=
ADC_InjeedChl_2
) || \

453 ((
CHANNEL
=
ADC_InjeedChl_3
) || \

454 ((
CHANNEL
=
ADC_InjeedChl_4
))

	)

463 
	#ADC_AlogWchdog_SgRegEb
 ((
ut32_t
)0x00800200)

	)

464 
	#ADC_AlogWchdog_SgInjecEb
 ((
ut32_t
)0x00400200)

	)

465 
	#ADC_AlogWchdog_SgRegOrInjecEb
 ((
ut32_t
)0x00C00200)

	)

466 
	#ADC_AlogWchdog_ARegEb
 ((
ut32_t
)0x00800000)

	)

467 
	#ADC_AlogWchdog_AInjecEb
 ((
ut32_t
)0x00400000)

	)

468 
	#ADC_AlogWchdog_ARegAInjecEb
 ((
ut32_t
)0x00C00000)

	)

469 
	#ADC_AlogWchdog_Ne
 ((
ut32_t
)0x00000000)

	)

470 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
(((WATCHDOG=
ADC_AlogWchdog_SgRegEb
) || \

471 ((
WATCHDOG
=
ADC_AlogWchdog_SgInjecEb
) || \

472 ((
WATCHDOG
=
ADC_AlogWchdog_SgRegOrInjecEb
) || \

473 ((
WATCHDOG
=
ADC_AlogWchdog_ARegEb
) || \

474 ((
WATCHDOG
=
ADC_AlogWchdog_AInjecEb
) || \

475 ((
WATCHDOG
=
ADC_AlogWchdog_ARegAInjecEb
) || \

476 ((
WATCHDOG
=
ADC_AlogWchdog_Ne
))

	)

485 
	#ADC_IT_EOC
 ((
ut16_t
)0x0205)

	)

486 
	#ADC_IT_AWD
 ((
ut16_t
)0x0106)

	)

487 
	#ADC_IT_JEOC
 ((
ut16_t
)0x0407)

	)

488 
	#ADC_IT_OVR
 ((
ut16_t
)0x201A)

	)

489 
	#IS_ADC_IT
(
IT
(((IT=
ADC_IT_EOC
|| ((IT=
ADC_IT_AWD
) || \

490 ((
IT
=
ADC_IT_JEOC
)|| ((IT=
ADC_IT_OVR
))

	)

499 
	#ADC_FLAG_AWD
 ((
ut8_t
)0x01)

	)

500 
	#ADC_FLAG_EOC
 ((
ut8_t
)0x02)

	)

501 
	#ADC_FLAG_JEOC
 ((
ut8_t
)0x04)

	)

502 
	#ADC_FLAG_JSTRT
 ((
ut8_t
)0x08)

	)

503 
	#ADC_FLAG_STRT
 ((
ut8_t
)0x10)

	)

504 
	#ADC_FLAG_OVR
 ((
ut8_t
)0x20)

	)

506 
	#IS_ADC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut8_t
)0xC0=0x00&& ((FLAG!0x00))

	)

507 
	#IS_ADC_GET_FLAG
(
FLAG
(((FLAG=
ADC_FLAG_AWD
) || \

508 ((
FLAG
=
ADC_FLAG_EOC
) || \

509 ((
FLAG
=
ADC_FLAG_JEOC
) || \

510 ((
FLAG
)=
ADC_FLAG_JSTRT
) || \

511 ((
FLAG
=
ADC_FLAG_STRT
) || \

512 ((
FLAG
)=
ADC_FLAG_OVR
))

	)

521 
	#IS_ADC_THRESHOLD
(
THRESHOLD
((THRESHOLD<0xFFF)

	)

530 
	#IS_ADC_OFFSET
(
OFFSET
((OFFSET<0xFFF)

	)

539 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x4))

	)

548 
	#IS_ADC_INJECTED_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x4))

	)

557 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x10))

	)

566 
	#IS_ADC_REGULAR_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x10))

	)

575 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
(((NUMBER>0x1&& ((NUMBER<0x8))

	)

589 
ADC_DeIn
();

592 
ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
);

593 
ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
);

594 
ADC_CommIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
);

595 
ADC_CommSuIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
);

596 
ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

599 
ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
);

600 
ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,ut16_
LowThshd
);

601 
ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
);

604 
ADC_TempSsVftCmd
(
FuniڮS
 
NewS
);

605 
ADC_VBATCmd
(
FuniڮS
 
NewS
);

608 
ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

609 
ADC_SoweSCv
(
ADC_TyDef
* 
ADCx
);

610 
FgStus
 
ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
);

611 
ADC_EOCOnEachRegurChlCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

612 
ADC_CtuousModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

613 
ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
);

614 
ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

615 
ut16_t
 
ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
);

616 
ut32_t
 
ADC_GMuiModeCvsiVue
();

619 
ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

620 
ADC_DMARequeALaTnsrCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

621 
ADC_MuiModeDMARequeALaTnsrCmd
(
FuniڮS
 
NewS
);

624 
ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

625 
ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
);

626 
ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
);

627 
ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
);

628 
ADC_ExTrigInjeedCvEdgeCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCvEdge
);

629 
ADC_SoweSInjeedCv
(
ADC_TyDef
* 
ADCx
);

630 
FgStus
 
ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
);

631 
ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

632 
ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

633 
ut16_t
 
ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
);

636 
ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
);

637 
FgStus
 
ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

638 
ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

639 
ITStus
 
ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

640 
ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

642 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_can.h

30 #ide
__STM32F4xx_CAN_H


31 
	#__STM32F4xx_CAN_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

50 
	#IS_CAN_ALL_PERIPH
(
PERIPH
(((PERIPH=
CAN1
) || \

51 ((
PERIPH
=
CAN2
))

	)

58 
ut16_t
 
CAN_Psr
;

61 
ut8_t
 
CAN_Mode
;

64 
ut8_t
 
CAN_SJW
;

69 
ut8_t
 
CAN_BS1
;

73 
ut8_t
 
CAN_BS2
;

76 
FuniڮS
 
CAN_TTCM
;

79 
FuniڮS
 
CAN_ABOM
;

82 
FuniڮS
 
CAN_AWUM
;

85 
FuniڮS
 
CAN_NART
;

88 
FuniڮS
 
CAN_RFLM
;

91 
FuniڮS
 
CAN_TXFP
;

93 } 
	tCAN_InTyDef
;

100 
ut16_t
 
CAN_FrIdHigh
;

104 
ut16_t
 
CAN_FrIdLow
;

108 
ut16_t
 
CAN_FrMaskIdHigh
;

113 
ut16_t
 
CAN_FrMaskIdLow
;

118 
ut16_t
 
CAN_FrFIFOAssignmt
;

121 
ut8_t
 
CAN_FrNumb
;

123 
ut8_t
 
CAN_FrMode
;

126 
ut8_t
 
CAN_FrS
;

129 
FuniڮS
 
CAN_FrAivi
;

131 } 
	tCAN_FrInTyDef
;

138 
ut32_t
 
StdId
;

141 
ut32_t
 
ExtId
;

144 
ut8_t
 
IDE
;

148 
ut8_t
 
RTR
;

152 
ut8_t
 
DLC
;

156 
ut8_t
 
Da
[8];

158 } 
	tCTxMsg
;

165 
ut32_t
 
StdId
;

168 
ut32_t
 
ExtId
;

171 
ut8_t
 
IDE
;

175 
ut8_t
 
RTR
;

179 
ut8_t
 
DLC
;

182 
ut8_t
 
Da
[8];

185 
ut8_t
 
FMI
;

188 } 
	tCRxMsg
;

200 
	#CAN_InStus_Faed
 ((
ut8_t
)0x00

	)

201 
	#CAN_InStus_Sucss
 ((
ut8_t
)0x01

	)

205 
	#CANINITFAILED
 
CAN_InStus_Faed


	)

206 
	#CANINITOK
 
CAN_InStus_Sucss


	)

215 
	#CAN_Mode_Nm
 ((
ut8_t
)0x00

	)

216 
	#CAN_Mode_LoBack
 ((
ut8_t
)0x01

	)

217 
	#CAN_Mode_St
 ((
ut8_t
)0x02

	)

218 
	#CAN_Mode_St_LoBack
 ((
ut8_t
)0x03

	)

220 
	#IS_CAN_MODE
(
MODE
(((MODE=
CAN_Mode_Nm
) || \

221 ((
MODE
=
CAN_Mode_LoBack
)|| \

222 ((
MODE
=
CAN_Mode_St
) || \

223 ((
MODE
=
CAN_Mode_St_LoBack
))

	)

233 
	#CAN_OtgMode_Inlizi
 ((
ut8_t
)0x00

	)

234 
	#CAN_OtgMode_Nm
 ((
ut8_t
)0x01

	)

235 
	#CAN_OtgMode_S˕
 ((
ut8_t
)0x02

	)

238 
	#IS_CAN_OPERATING_MODE
(
MODE
(((MODE=
CAN_OtgMode_Inlizi
) ||\

239 ((
MODE
=
CAN_OtgMode_Nm
)|| \

240 ((
MODE
=
CAN_OtgMode_S˕
))

	)

250 
	#CAN_ModeStus_Faed
 ((
ut8_t
)0x00

	)

251 
	#CAN_ModeStus_Sucss
 ((
ut8_t
)!
CAN_ModeStus_Faed


	)

259 
	#CAN_SJW_1tq
 ((
ut8_t
)0x00

	)

260 
	#CAN_SJW_2tq
 ((
ut8_t
)0x01

	)

261 
	#CAN_SJW_3tq
 ((
ut8_t
)0x02

	)

262 
	#CAN_SJW_4tq
 ((
ut8_t
)0x03

	)

264 
	#IS_CAN_SJW
(
SJW
(((SJW=
CAN_SJW_1tq
|| ((SJW=
CAN_SJW_2tq
)|| \

265 ((
SJW
=
CAN_SJW_3tq
|| ((SJW=
CAN_SJW_4tq
))

	)

273 
	#CAN_BS1_1tq
 ((
ut8_t
)0x00

	)

274 
	#CAN_BS1_2tq
 ((
ut8_t
)0x01

	)

275 
	#CAN_BS1_3tq
 ((
ut8_t
)0x02

	)

276 
	#CAN_BS1_4tq
 ((
ut8_t
)0x03

	)

277 
	#CAN_BS1_5tq
 ((
ut8_t
)0x04

	)

278 
	#CAN_BS1_6tq
 ((
ut8_t
)0x05

	)

279 
	#CAN_BS1_7tq
 ((
ut8_t
)0x06

	)

280 
	#CAN_BS1_8tq
 ((
ut8_t
)0x07

	)

281 
	#CAN_BS1_9tq
 ((
ut8_t
)0x08

	)

282 
	#CAN_BS1_10tq
 ((
ut8_t
)0x09

	)

283 
	#CAN_BS1_11tq
 ((
ut8_t
)0x0A

	)

284 
	#CAN_BS1_12tq
 ((
ut8_t
)0x0B

	)

285 
	#CAN_BS1_13tq
 ((
ut8_t
)0x0C

	)

286 
	#CAN_BS1_14tq
 ((
ut8_t
)0x0D

	)

287 
	#CAN_BS1_15tq
 ((
ut8_t
)0x0E

	)

288 
	#CAN_BS1_16tq
 ((
ut8_t
)0x0F

	)

290 
	#IS_CAN_BS1
(
BS1
((BS1<
CAN_BS1_16tq
)

	)

298 
	#CAN_BS2_1tq
 ((
ut8_t
)0x00

	)

299 
	#CAN_BS2_2tq
 ((
ut8_t
)0x01

	)

300 
	#CAN_BS2_3tq
 ((
ut8_t
)0x02

	)

301 
	#CAN_BS2_4tq
 ((
ut8_t
)0x03

	)

302 
	#CAN_BS2_5tq
 ((
ut8_t
)0x04

	)

303 
	#CAN_BS2_6tq
 ((
ut8_t
)0x05

	)

304 
	#CAN_BS2_7tq
 ((
ut8_t
)0x06

	)

305 
	#CAN_BS2_8tq
 ((
ut8_t
)0x07

	)

307 
	#IS_CAN_BS2
(
BS2
((BS2<
CAN_BS2_8tq
)

	)

315 
	#IS_CAN_PRESCALER
(
PRESCALER
(((PRESCALER>1&& ((PRESCALER<1024))

	)

323 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
((NUMBER<27)

	)

331 
	#CAN_FrMode_IdMask
 ((
ut8_t
)0x00

	)

332 
	#CAN_FrMode_IdLi
 ((
ut8_t
)0x01

	)

334 
	#IS_CAN_FILTER_MODE
(
MODE
(((MODE=
CAN_FrMode_IdMask
) || \

335 ((
MODE
=
CAN_FrMode_IdLi
))

	)

343 
	#CAN_FrS_16b
 ((
ut8_t
)0x00

	)

344 
	#CAN_FrS_32b
 ((
ut8_t
)0x01

	)

346 
	#IS_CAN_FILTER_SCALE
(
SCALE
(((SCALE=
CAN_FrS_16b
) || \

347 ((
SCALE
=
CAN_FrS_32b
))

	)

355 
	#CAN_Fr_FIFO0
 ((
ut8_t
)0x00

	)

356 
	#CAN_Fr_FIFO1
 ((
ut8_t
)0x01

	)

357 
	#IS_CAN_FILTER_FIFO
(
FIFO
(((FIFO=
CAN_FrFIFO0
) || \

358 ((
FIFO
=
CAN_FrFIFO1
))

	)

361 
	#CAN_FrFIFO0
 
CAN_Fr_FIFO0


	)

362 
	#CAN_FrFIFO1
 
CAN_Fr_FIFO1


	)

370 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
(((BANKNUMBER>1&& ((BANKNUMBER<27))

	)

378 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
((TRANSMITMAILBOX<((
ut8_t
)0x02))

	)

379 
	#IS_CAN_STDID
(
STDID
((STDID<((
ut32_t
)0x7FF))

	)

380 
	#IS_CAN_EXTID
(
EXTID
((EXTID<((
ut32_t
)0x1FFFFFFF))

	)

381 
	#IS_CAN_DLC
(
DLC
((DLC<((
ut8_t
)0x08))

	)

389 
	#CAN_Id_Sndd
 ((
ut32_t
)0x00000000

	)

390 
	#CAN_Id_Exnded
 ((
ut32_t
)0x00000004

	)

391 
	#IS_CAN_IDTYPE
(
IDTYPE
(((IDTYPE=
CAN_Id_Sndd
) || \

392 ((
IDTYPE
=
CAN_Id_Exnded
))

	)

395 
	#CAN_ID_STD
 
CAN_Id_Sndd


	)

396 
	#CAN_ID_EXT
 
CAN_Id_Exnded


	)

404 
	#CAN_RTR_Da
 ((
ut32_t
)0x00000000

	)

405 
	#CAN_RTR_Reme
 ((
ut32_t
)0x00000002

	)

406 
	#IS_CAN_RTR
(
RTR
(((RTR=
CAN_RTR_Da
|| ((RTR=
CAN_RTR_Reme
))

	)

409 
	#CAN_RTR_DATA
 
CAN_RTR_Da


	)

410 
	#CAN_RTR_REMOTE
 
CAN_RTR_Reme


	)

418 
	#CAN_TxStus_Faed
 ((
ut8_t
)0x00)

	)

419 
	#CAN_TxStus_Ok
 ((
ut8_t
)0x01

	)

420 
	#CAN_TxStus_Pdg
 ((
ut8_t
)0x02

	)

421 
	#CAN_TxStus_NoMaBox
 ((
ut8_t
)0x04

	)

424 
	#CANTXFAILED
 
CAN_TxStus_Faed


	)

425 
	#CANTXOK
 
CAN_TxStus_Ok


	)

426 
	#CANTXPENDING
 
CAN_TxStus_Pdg


	)

427 
	#CAN_NO_MB
 
CAN_TxStus_NoMaBox


	)

435 
	#CAN_FIFO0
 ((
ut8_t
)0x00

	)

436 
	#CAN_FIFO1
 ((
ut8_t
)0x01

	)

438 
	#IS_CAN_FIFO
(
FIFO
(((FIFO=
CAN_FIFO0
|| ((FIFO=
CAN_FIFO1
))

	)

446 
	#CAN_S˕_Faed
 ((
ut8_t
)0x00

	)

447 
	#CAN_S˕_Ok
 ((
ut8_t
)0x01

	)

450 
	#CANSLEEPFAILED
 
CAN_S˕_Faed


	)

451 
	#CANSLEEPOK
 
CAN_S˕_Ok


	)

459 
	#CAN_WakeUp_Faed
 ((
ut8_t
)0x00

	)

460 
	#CAN_WakeUp_Ok
 ((
ut8_t
)0x01

	)

463 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faed


	)

464 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

473 
	#CAN_ECode_NoE
 ((
ut8_t
)0x00

	)

474 
	#CAN_ECode_StuffE
 ((
ut8_t
)0x10

	)

475 
	#CAN_ECode_FmE
 ((
ut8_t
)0x20

	)

476 
	#CAN_ECode_ACKE
 ((
ut8_t
)0x30

	)

477 
	#CAN_ECode_BRessiveE
 ((
ut8_t
)0x40

	)

478 
	#CAN_ECode_BDomtE
 ((
ut8_t
)0x50

	)

479 
	#CAN_ECode_CRCE
 ((
ut8_t
)0x60

	)

480 
	#CAN_ECode_SoweSE
 ((
ut8_t
)0x70

	)

494 
	#CAN_FLAG_RQCP0
 ((
ut32_t
)0x38000001

	)

495 
	#CAN_FLAG_RQCP1
 ((
ut32_t
)0x38000100

	)

496 
	#CAN_FLAG_RQCP2
 ((
ut32_t
)0x38010000

	)

499 
	#CAN_FLAG_FMP0
 ((
ut32_t
)0x12000003

	)

500 
	#CAN_FLAG_FF0
 ((
ut32_t
)0x32000008

	)

501 
	#CAN_FLAG_FOV0
 ((
ut32_t
)0x32000010

	)

502 
	#CAN_FLAG_FMP1
 ((
ut32_t
)0x14000003

	)

503 
	#CAN_FLAG_FF1
 ((
ut32_t
)0x34000008

	)

504 
	#CAN_FLAG_FOV1
 ((
ut32_t
)0x34000010

	)

507 
	#CAN_FLAG_WKU
 ((
ut32_t
)0x31000008

	)

508 
	#CAN_FLAG_SLAK
 ((
ut32_t
)0x31000012

	)

513 
	#CAN_FLAG_EWG
 ((
ut32_t
)0x10F00001

	)

514 
	#CAN_FLAG_EPV
 ((
ut32_t
)0x10F00002

	)

515 
	#CAN_FLAG_BOF
 ((
ut32_t
)0x10F00004

	)

516 
	#CAN_FLAG_LEC
 ((
ut32_t
)0x30F00070

	)

518 
	#IS_CAN_GET_FLAG
(
FLAG
(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_BOF
) || \

519 ((
FLAG
=
CAN_FLAG_EPV
|| ((FLAG=
CAN_FLAG_EWG
) || \

520 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_FOV0
) || \

521 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FMP0
) || \

522 ((
FLAG
=
CAN_FLAG_FOV1
|| ((FLAG=
CAN_FLAG_FF1
) || \

523 ((
FLAG
=
CAN_FLAG_FMP1
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

524 ((
FLAG
=
CAN_FLAG_RQCP1
)|| ((FLAG=
CAN_FLAG_RQCP0
) || \

525 ((
FLAG
=
CAN_FLAG_SLAK
 ))

	)

527 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

528 ((
FLAG
=
CAN_FLAG_RQCP1
|| ((FLAG=
CAN_FLAG_RQCP0
) || \

529 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FOV0
) ||\

530 ((
FLAG
=
CAN_FLAG_FF1
|| ((FLAG=
CAN_FLAG_FOV1
) || \

531 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_SLAK
))

	)

540 
	#CAN_IT_TME
 ((
ut32_t
)0x00000001

	)

543 
	#CAN_IT_FMP0
 ((
ut32_t
)0x00000002

	)

544 
	#CAN_IT_FF0
 ((
ut32_t
)0x00000004

	)

545 
	#CAN_IT_FOV0
 ((
ut32_t
)0x00000008

	)

546 
	#CAN_IT_FMP1
 ((
ut32_t
)0x00000010

	)

547 
	#CAN_IT_FF1
 ((
ut32_t
)0x00000020

	)

548 
	#CAN_IT_FOV1
 ((
ut32_t
)0x00000040

	)

551 
	#CAN_IT_WKU
 ((
ut32_t
)0x00010000

	)

552 
	#CAN_IT_SLK
 ((
ut32_t
)0x00020000

	)

555 
	#CAN_IT_EWG
 ((
ut32_t
)0x00000100

	)

556 
	#CAN_IT_EPV
 ((
ut32_t
)0x00000200

	)

557 
	#CAN_IT_BOF
 ((
ut32_t
)0x00000400

	)

558 
	#CAN_IT_LEC
 ((
ut32_t
)0x00000800

	)

559 
	#CAN_IT_ERR
 ((
ut32_t
)0x00008000

	)

562 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

563 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

564 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

567 
	#IS_CAN_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FMP0
) ||\

568 ((
IT
=
CAN_IT_FF0
|| ((IT=
CAN_IT_FOV0
) ||\

569 ((
IT
=
CAN_IT_FMP1
|| ((IT=
CAN_IT_FF1
) ||\

570 ((
IT
=
CAN_IT_FOV1
|| ((IT=
CAN_IT_EWG
) ||\

571 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

572 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

573 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

	)

575 
	#IS_CAN_CLEAR_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FF0
) ||\

576 ((
IT
=
CAN_IT_FOV0
)|| ((IT=
CAN_IT_FF1
) ||\

577 ((
IT
=
CAN_IT_FOV1
)|| ((IT=
CAN_IT_EWG
) ||\

578 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

579 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

580 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

	)

593 
CAN_DeIn
(
CAN_TyDef
* 
CANx
);

596 
ut8_t
 
CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
);

597 
CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
);

598 
CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
);

599 
CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
);

600 
CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

601 
CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

604 
ut8_t
 
CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
);

605 
ut8_t
 
CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, ut8_
TnsmMabox
);

606 
CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
);

609 
CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
);

610 
CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
);

611 
ut8_t
 
CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, ut8_
FIFONumb
);

614 
ut8_t
 
CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, ut8_
CAN_OtgMode
);

615 
ut8_t
 
CAN_S˕
(
CAN_TyDef
* 
CANx
);

616 
ut8_t
 
CAN_WakeUp
(
CAN_TyDef
* 
CANx
);

619 
ut8_t
 
CAN_GLaECode
(
CAN_TyDef
* 
CANx
);

620 
ut8_t
 
CAN_GReiveECou
(
CAN_TyDef
* 
CANx
);

621 
ut8_t
 
CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
);

624 
CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
);

625 
FgStus
 
CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

626 
CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

627 
ITStus
 
CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

628 
CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

630 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_cec.h

30 #ide
__STM32F4XX_CEC_H


31 
	#__STM32F4XX_CEC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

47 #i
defed
(
STM32F446xx
)

55 
ut32_t
 
CEC_SiglFeTime
;

57 
ut32_t
 
CEC_RxTޔ
;

59 
ut32_t
 
CEC_StRei
;

61 
ut32_t
 
CEC_BRisgE
;

63 
ut32_t
 
CEC_LgBPiodE
;

65 
ut32_t
 
CEC_BRDNoG
;

67 
ut32_t
 
CEC_SFTOi
;

70 }
	tCEC_InTyDef
;

81 
	#CEC_SiglFeTime_Sndd
 ((
ut32_t
)0x00000000

	)

82 
	#CEC_SiglFeTime_1T
 ((
ut32_t
)0x00000001

	)

83 
	#CEC_SiglFeTime_2T
 ((
ut32_t
)0x00000002

	)

84 
	#CEC_SiglFeTime_3T
 ((
ut32_t
)0x00000003

	)

85 
	#CEC_SiglFeTime_4T
 ((
ut32_t
)0x00000004

	)

86 
	#CEC_SiglFeTime_5T
 ((
ut32_t
)0x00000005

	)

87 
	#CEC_SiglFeTime_6T
 ((
ut32_t
)0x00000006

	)

88 
	#CEC_SiglFeTime_7T
 ((
ut32_t
)0x00000007

	)

90 
	#IS_CEC_SIGNAL_FREE_TIME
(
TIME
(((TIME=
CEC_SiglFeTime_Sndd
) || \

91 ((
TIME
=
CEC_SiglFeTime_1T
)|| \

92 ((
TIME
=
CEC_SiglFeTime_2T
)|| \

93 ((
TIME
=
CEC_SiglFeTime_3T
)|| \

94 ((
TIME
=
CEC_SiglFeTime_4T
)|| \

95 ((
TIME
=
CEC_SiglFeTime_5T
)|| \

96 ((
TIME
=
CEC_SiglFeTime_6T
)|| \

97 ((
TIME
=
CEC_SiglFeTime_7T
))

	)

105 
	#CEC_RxTޔ_Sndd
 ((
ut32_t
)0x00000000

	)

106 
	#CEC_RxTޔ_Exnded
 
CEC_CFGR_RXTOL


	)

108 
	#IS_CEC_RX_TOLERANCE
(
TOLERANCE
(((TOLERANCE=
CEC_RxTޔ_Sndd
) || \

109 ((
TOLERANCE
=
CEC_RxTޔ_Exnded
))

	)

117 
	#CEC_StRei_Off
 ((
ut32_t
)0x00000000

	)

118 
	#CEC_StRei_On
 
CEC_CFGR_BRESTP


	)

120 
	#IS_CEC_STOP_RECEPTION
(
RECEPTION
(((RECEPTION=
CEC_StRei_On
) || \

121 ((
RECEPTION
=
CEC_StRei_Off
))

	)

129 
	#CEC_BRisgE_Off
 ((
ut32_t
)0x00000000

	)

130 
	#CEC_BRisgE_On
 
CEC_CFGR_BREGEN


	)

132 
	#IS_CEC_BIT_RISING_ERROR
(
ERROR
(((ERROR=
CEC_BRisgE_Off
) || \

133 ((
ERROR
=
CEC_BRisgE_On
))

	)

141 
	#CEC_LgBPiodE_Off
 ((
ut32_t
)0x00000000

	)

142 
	#CEC_LgBPiodE_On
 
CEC_CFGR_LREGEN


	)

144 
	#IS_CEC_LONG_BIT_PERIOD_ERROR
(
ERROR
(((ERROR=
CEC_LgBPiodE_Off
) || \

145 ((
ERROR
=
CEC_LgBPiodE_On
))

	)

154 
	#CEC_BRDNoG_Off
 ((
ut32_t
)0x00000000

	)

155 
	#CEC_BRDNoG_On
 
CEC_CFGR_BRDNOGEN


	)

157 
	#IS_CEC_BDR_NO_GEN_ERROR
(
ERROR
(((ERROR=
CEC_BRDNoG_Off
) || \

158 ((
ERROR
=
CEC_BRDNoG_On
))

	)

166 
	#CEC_SFTOi_Off
 ((
ut32_t
)0x00000000

	)

167 
	#CEC_SFTOi_On
 
CEC_CFGR_SFTOPT


	)

169 
	#IS_CEC_SFT_OPTION
(
OPTION
(((OPTION=
CEC_SFTOi_Off
) || \

170 ((
OPTION
=
CEC_SFTOi_On
))

	)

178 
	#IS_CEC_ADDRESS
(
ADDRESS
((ADDRESS< 0x10)

	)

187 
	#CEC_IT_TXACKE
 
CEC_IER_TXACKEIE


	)

188 
	#CEC_IT_TXERR
 
CEC_IER_TXERRIE


	)

189 
	#CEC_IT_TXUDR
 
CEC_IER_TXUDRIE


	)

190 
	#CEC_IT_TXEND
 
CEC_IER_TXENDIE


	)

191 
	#CEC_IT_TXBR
 
CEC_IER_TXBRIE


	)

192 
	#CEC_IT_ARBLST
 
CEC_IER_ARBLSTIE


	)

193 
	#CEC_IT_RXACKE
 
CEC_IER_RXACKEIE


	)

194 
	#CEC_IT_LBPE
 
CEC_IER_LBPEIE


	)

195 
	#CEC_IT_SBPE
 
CEC_IER_SBPEIE


	)

196 
	#CEC_IT_BRE
 
CEC_IER_BREIEIE


	)

197 
	#CEC_IT_RXOVR
 
CEC_IER_RXOVRIE


	)

198 
	#CEC_IT_RXEND
 
CEC_IER_RXENDIE


	)

199 
	#CEC_IT_RXBR
 
CEC_IER_RXBRIE


	)

201 
	#IS_CEC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFE000=0x00&& ((IT!0x00))

	)

203 
	#IS_CEC_GET_IT
(
IT
(((IT=
CEC_IT_TXACKE
) || \

204 ((
IT
=
CEC_IT_TXERR
)|| \

205 ((
IT
=
CEC_IT_TXUDR
)|| \

206 ((
IT
=
CEC_IT_TXEND
)|| \

207 ((
IT
=
CEC_IT_TXBR
)|| \

208 ((
IT
=
CEC_IT_ARBLST
)|| \

209 ((
IT
=
CEC_IT_RXACKE
)|| \

210 ((
IT
=
CEC_IT_LBPE
)|| \

211 ((
IT
=
CEC_IT_SBPE
)|| \

212 ((
IT
=
CEC_IT_BRE
)|| \

213 ((
IT
=
CEC_IT_RXOVR
)|| \

214 ((
IT
=
CEC_IT_RXEND
)|| \

215 ((
IT
=
CEC_IT_RXBR
))

	)

223 
	#CEC_FLAG_TXACKE
 
CEC_ISR_TXACKE


	)

224 
	#CEC_FLAG_TXERR
 
CEC_ISR_TXERR


	)

225 
	#CEC_FLAG_TXUDR
 
CEC_ISR_TXUDR


	)

226 
	#CEC_FLAG_TXEND
 
CEC_ISR_TXEND


	)

227 
	#CEC_FLAG_TXBR
 
CEC_ISR_TXBR


	)

228 
	#CEC_FLAG_ARBLST
 
CEC_ISR_ARBLST


	)

229 
	#CEC_FLAG_RXACKE
 
CEC_ISR_RXACKE


	)

230 
	#CEC_FLAG_LBPE
 
CEC_ISR_LBPE


	)

231 
	#CEC_FLAG_SBPE
 
CEC_ISR_SBPE


	)

232 
	#CEC_FLAG_BRE
 
CEC_ISR_BRE


	)

233 
	#CEC_FLAG_RXOVR
 
CEC_ISR_RXOVR


	)

234 
	#CEC_FLAG_RXEND
 
CEC_ISR_RXEND


	)

235 
	#CEC_FLAG_RXBR
 
CEC_ISR_RXBR


	)

237 
	#IS_CEC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFE000=0x00&& ((FLAG!0x00))

	)

239 
	#IS_CEC_GET_FLAG
(
FLAG
(((FLAG=
CEC_FLAG_TXACKE
) || \

240 ((
FLAG
=
CEC_FLAG_TXERR
)|| \

241 ((
FLAG
=
CEC_FLAG_TXUDR
)|| \

242 ((
FLAG
=
CEC_FLAG_TXEND
)|| \

243 ((
FLAG
=
CEC_FLAG_TXBR
)|| \

244 ((
FLAG
=
CEC_FLAG_ARBLST
)|| \

245 ((
FLAG
=
CEC_FLAG_RXACKE
)|| \

246 ((
FLAG
=
CEC_FLAG_LBPE
)|| \

247 ((
FLAG
=
CEC_FLAG_SBPE
)|| \

248 ((
FLAG
=
CEC_FLAG_BRE
)|| \

249 ((
FLAG
=
CEC_FLAG_RXOVR
)|| \

250 ((
FLAG
=
CEC_FLAG_RXEND
)|| \

251 ((
FLAG
=
CEC_FLAG_RXBR
))

	)

264 
CEC_DeIn
();

267 
CEC_In
(
CEC_InTyDef
* 
CEC_InSu
);

268 
CEC_SuIn
(
CEC_InTyDef
* 
CEC_InSu
);

269 
CEC_Cmd
(
FuniڮS
 
NewS
);

270 
CEC_LiModeCmd
(
FuniڮS
 
NewS
);

271 
CEC_OwnAddssCfig
(
ut8_t
 
CEC_OwnAddss
);

272 
CEC_OwnAddssCˬ
();

275 
CEC_SdDa
(
ut8_t
 
Da
);

276 
ut8_t
 
CEC_ReiveDa
();

277 
CEC_SOfMesge
();

278 
CEC_EndOfMesge
();

281 
CEC_ITCfig
(
ut16_t
 
CEC_IT
, 
FuniڮS
 
NewS
);

282 
FgStus
 
CEC_GFgStus
(
ut16_t
 
CEC_FLAG
);

283 
CEC_CˬFg
(
ut32_t
 
CEC_FLAG
);

284 
ITStus
 
CEC_GITStus
(
ut16_t
 
CEC_IT
);

285 
CEC_CˬITPdgB
(
ut16_t
 
CEC_IT
);

295 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_crc.h

30 #ide
__STM32F4xx_CRC_H


31 
	#__STM32F4xx_CRC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

62 
CRC_RetDR
();

63 
ut32_t
 
CRC_CcCRC
(ut32_
Da
);

64 
ut32_t
 
CRC_CcBlockCRC
(ut32_
pBufr
[], ut32_
BufrLgth
);

65 
ut32_t
 
CRC_GCRC
();

66 
CRC_SIDRegi
(
ut8_t
 
IDVue
);

67 
ut8_t
 
CRC_GIDRegi
();

69 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_cryp.h

30 #ide
__STM32F4xx_CRYP_H


31 
	#__STM32F4xx_CRYP_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
CRYP_AlgoD
;

57 
ut32_t
 
CRYP_AlgoMode
;

60 
ut32_t
 
CRYP_DaTy
;

62 
ut32_t
 
CRYP_KeySize
;

65 }
	tCRYP_InTyDef
;

72 
ut32_t
 
CRYP_Key0Le
;

73 
ut32_t
 
CRYP_Key0Right
;

74 
ut32_t
 
CRYP_Key1Le
;

75 
ut32_t
 
CRYP_Key1Right
;

76 
ut32_t
 
CRYP_Key2Le
;

77 
ut32_t
 
CRYP_Key2Right
;

78 
ut32_t
 
CRYP_Key3Le
;

79 
ut32_t
 
CRYP_Key3Right
;

80 }
	tCRYP_KeyInTyDef
;

86 
ut32_t
 
CRYP_IV0Le
;

87 
ut32_t
 
CRYP_IV0Right
;

88 
ut32_t
 
CRYP_IV1Le
;

89 
ut32_t
 
CRYP_IV1Right
;

90 }
	tCRYP_IVInTyDef
;

98 
ut32_t
 
CR_CutCfig
;

100 
ut32_t
 
CRYP_IV0LR
;

101 
ut32_t
 
CRYP_IV0RR
;

102 
ut32_t
 
CRYP_IV1LR
;

103 
ut32_t
 
CRYP_IV1RR
;

105 
ut32_t
 
CRYP_K0LR
;

106 
ut32_t
 
CRYP_K0RR
;

107 
ut32_t
 
CRYP_K1LR
;

108 
ut32_t
 
CRYP_K1RR
;

109 
ut32_t
 
CRYP_K2LR
;

110 
ut32_t
 
CRYP_K2RR
;

111 
ut32_t
 
CRYP_K3LR
;

112 
ut32_t
 
CRYP_K3RR
;

113 
ut32_t
 
CRYP_CSGCMCCMR
[8];

114 
ut32_t
 
CRYP_CSGCMR
[8];

115 }
	tCRYP_Cڋxt
;

127 
	#CRYP_AlgoD_Eny
 ((
ut16_t
)0x0000)

	)

128 
	#CRYP_AlgoD_Dey
 ((
ut16_t
)0x0004)

	)

129 
	#IS_CRYP_ALGODIR
(
ALGODIR
(((ALGODIR=
CRYP_AlgoD_Eny
) || \

130 ((
ALGODIR
=
CRYP_AlgoD_Dey
))

	)

141 
	#CRYP_AlgoMode_TDES_ECB
 ((
ut32_t
)0x00000000)

	)

142 
	#CRYP_AlgoMode_TDES_CBC
 ((
ut32_t
)0x00000008)

	)

145 
	#CRYP_AlgoMode_DES_ECB
 ((
ut32_t
)0x00000010)

	)

146 
	#CRYP_AlgoMode_DES_CBC
 ((
ut32_t
)0x00000018)

	)

149 
	#CRYP_AlgoMode_AES_ECB
 ((
ut32_t
)0x00000020)

	)

150 
	#CRYP_AlgoMode_AES_CBC
 ((
ut32_t
)0x00000028)

	)

151 
	#CRYP_AlgoMode_AES_CTR
 ((
ut32_t
)0x00000030)

	)

152 
	#CRYP_AlgoMode_AES_Key
 ((
ut32_t
)0x00000038)

	)

153 
	#CRYP_AlgoMode_AES_GCM
 ((
ut32_t
)0x00080000)

	)

154 
	#CRYP_AlgoMode_AES_CCM
 ((
ut32_t
)0x00080008)

	)

156 
	#IS_CRYP_ALGOMODE
(
ALGOMODE
(((ALGOMODE=
CRYP_AlgoMode_TDES_ECB
) || \

157 ((
ALGOMODE
=
CRYP_AlgoMode_TDES_CBC
)|| \

158 ((
ALGOMODE
=
CRYP_AlgoMode_DES_ECB
) || \

159 ((
ALGOMODE
=
CRYP_AlgoMode_DES_CBC
) || \

160 ((
ALGOMODE
=
CRYP_AlgoMode_AES_ECB
) || \

161 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CBC
) || \

162 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CTR
) || \

163 ((
ALGOMODE
=
CRYP_AlgoMode_AES_Key
) || \

164 ((
ALGOMODE
=
CRYP_AlgoMode_AES_GCM
) || \

165 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CCM
))

	)

175 
	#CRYP_Pha_In
 ((
ut32_t
)0x00000000)

	)

176 
	#CRYP_Pha_Hd
 
CRYP_CR_GCM_CCMPH_0


	)

177 
	#CRYP_Pha_Payld
 
CRYP_CR_GCM_CCMPH_1


	)

178 
	#CRYP_Pha_F
 
CRYP_CR_GCM_CCMPH


	)

180 
	#IS_CRYP_PHASE
(
PHASE
(((PHASE=
CRYP_Pha_In
) || \

181 ((
PHASE
=
CRYP_Pha_Hd
) || \

182 ((
PHASE
=
CRYP_Pha_Payld
) || \

183 ((
PHASE
=
CRYP_Pha_F
))

	)

192 
	#CRYP_DaTy_32b
 ((
ut16_t
)0x0000)

	)

193 
	#CRYP_DaTy_16b
 ((
ut16_t
)0x0040)

	)

194 
	#CRYP_DaTy_8b
 ((
ut16_t
)0x0080)

	)

195 
	#CRYP_DaTy_1b
 ((
ut16_t
)0x00C0)

	)

196 
	#IS_CRYP_DATATYPE
(
DATATYPE
(((DATATYPE=
CRYP_DaTy_32b
) || \

197 ((
DATATYPE
=
CRYP_DaTy_16b
)|| \

198 ((
DATATYPE
=
CRYP_DaTy_8b
)|| \

199 ((
DATATYPE
=
CRYP_DaTy_1b
))

	)

207 
	#CRYP_KeySize_128b
 ((
ut16_t
)0x0000)

	)

208 
	#CRYP_KeySize_192b
 ((
ut16_t
)0x0100)

	)

209 
	#CRYP_KeySize_256b
 ((
ut16_t
)0x0200)

	)

210 
	#IS_CRYP_KEYSIZE
(
KEYSIZE
(((KEYSIZE=
CRYP_KeySize_128b
)|| \

211 ((
KEYSIZE
=
CRYP_KeySize_192b
)|| \

212 ((
KEYSIZE
=
CRYP_KeySize_256b
))

	)

220 
	#CRYP_FLAG_BUSY
 ((
ut8_t
)0x10

	)

224 
	#CRYP_FLAG_IFEM
 ((
ut8_t
)0x01

	)

225 
	#CRYP_FLAG_IFNF
 ((
ut8_t
)0x02

	)

226 
	#CRYP_FLAG_INRIS
 ((
ut8_t
)0x22

	)

227 
	#CRYP_FLAG_OFNE
 ((
ut8_t
)0x04

	)

229 
	#CRYP_FLAG_OFFU
 ((
ut8_t
)0x08

	)

230 
	#CRYP_FLAG_OUTRIS
 ((
ut8_t
)0x21

	)

233 
	#IS_CRYP_GET_FLAG
(
FLAG
(((FLAG=
CRYP_FLAG_IFEM
) || \

234 ((
FLAG
=
CRYP_FLAG_IFNF
) || \

235 ((
FLAG
=
CRYP_FLAG_OFNE
) || \

236 ((
FLAG
=
CRYP_FLAG_OFFU
) || \

237 ((
FLAG
=
CRYP_FLAG_BUSY
) || \

238 ((
FLAG
=
CRYP_FLAG_OUTRIS
)|| \

239 ((
FLAG
=
CRYP_FLAG_INRIS
))

	)

247 
	#CRYP_IT_INI
 ((
ut8_t
)0x01

	)

248 
	#CRYP_IT_OUTI
 ((
ut8_t
)0x02

	)

249 
	#IS_CRYP_CONFIG_IT
(
IT
((((IT& (
ut8_t
)0xFC=0x00&& ((IT!0x00))

	)

250 
	#IS_CRYP_GET_IT
(
IT
(((IT=
CRYP_IT_INI
|| ((IT=
CRYP_IT_OUTI
))

	)

259 
	#MODE_ENCRYPT
 ((
ut8_t
)0x01)

	)

260 
	#MODE_DECRYPT
 ((
ut8_t
)0x00)

	)

269 
	#CRYP_DMAReq_DaIN
 ((
ut8_t
)0x01)

	)

270 
	#CRYP_DMAReq_DaOUT
 ((
ut8_t
)0x02)

	)

271 
	#IS_CRYP_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut8_t
)0xFC=0x00&& ((DMAREQ!0x00))

	)

284 
CRYP_DeIn
();

287 
CRYP_In
(
CRYP_InTyDef
* 
CRYP_InSu
);

288 
CRYP_SuIn
(
CRYP_InTyDef
* 
CRYP_InSu
);

289 
CRYP_KeyIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

290 
CRYP_KeySuIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

291 
CRYP_IVIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
);

292 
CRYP_IVSuIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
);

293 
CRYP_Cmd
(
FuniڮS
 
NewS
);

294 
CRYP_PhaCfig
(
ut32_t
 
CRYP_Pha
);

295 
CRYP_FIFOFlush
();

297 
CRYP_DaIn
(
ut32_t
 
Da
);

298 
ut32_t
 
CRYP_DaOut
();

301 
EStus
 
CRYP_SaveCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtSave
,

302 
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

303 
CRYP_ReeCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtRee
);

306 
CRYP_DMACmd
(
ut8_t
 
CRYP_DMAReq
, 
FuniڮS
 
NewS
);

309 
CRYP_ITCfig
(
ut8_t
 
CRYP_IT
, 
FuniڮS
 
NewS
);

310 
ITStus
 
CRYP_GITStus
(
ut8_t
 
CRYP_IT
);

311 
FuniڮS
 
CRYP_GCmdStus
();

312 
FgStus
 
CRYP_GFgStus
(
ut8_t
 
CRYP_FLAG
);

315 
EStus
 
CRYP_AES_ECB
(
ut8_t
 
Mode
,

316 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

317 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

318 
ut8_t
 *
Ouut
);

320 
EStus
 
CRYP_AES_CBC
(
ut8_t
 
Mode
,

321 
ut8_t
 
InVes
[16],

322 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

323 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

324 
ut8_t
 *
Ouut
);

326 
EStus
 
CRYP_AES_CTR
(
ut8_t
 
Mode
,

327 
ut8_t
 
InVes
[16],

328 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

329 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

330 
ut8_t
 *
Ouut
);

332 
EStus
 
CRYP_AES_GCM
(
ut8_t
 
Mode
, ut8_
InVes
[16],

333 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

334 
ut8_t
 *
Iut
, 
ut32_t
 
ILgth
,

335 
ut8_t
 *
Hd
, 
ut32_t
 
HLgth
,

336 
ut8_t
 *
Ouut
, ut8_*
AuthTAG
);

338 
EStus
 
CRYP_AES_CCM
(
ut8_t
 
Mode
,

339 
ut8_t
* 
N
, 
ut32_t
 
NSize
,

340 
ut8_t
* 
Key
, 
ut16_t
 
Keysize
,

341 
ut8_t
* 
Iut
, 
ut32_t
 
ILgth
,

342 
ut8_t
* 
Hd
, 
ut32_t
 
HLgth
, ut8_*
HBufr
,

343 
ut8_t
* 
Ouut
,

344 
ut8_t
* 
AuthTAG
, 
ut32_t
 
TAGSize
);

347 
EStus
 
CRYP_TDES_ECB
(
ut8_t
 
Mode
,

348 
ut8_t
 
Key
[24],

349 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

350 
ut8_t
 *
Ouut
);

352 
EStus
 
CRYP_TDES_CBC
(
ut8_t
 
Mode
,

353 
ut8_t
 
Key
[24],

354 
ut8_t
 
InVes
[8],

355 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

356 
ut8_t
 *
Ouut
);

359 
EStus
 
CRYP_DES_ECB
(
ut8_t
 
Mode
,

360 
ut8_t
 
Key
[8],

361 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

362 
ut8_t
 *
Ouut
);

364 
EStus
 
CRYP_DES_CBC
(
ut8_t
 
Mode
,

365 
ut8_t
 
Key
[8],

366 
ut8_t
 
InVes
[8],

367 
ut8_t
 *
Iut
,
ut32_t
 
Ingth
,

368 
ut8_t
 *
Ouut
);

370 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_dac.h

30 #ide
__STM32F4xx_DAC_H


31 
	#__STM32F4xx_DAC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
DAC_Trigg
;

59 
ut32_t
 
DAC_WaveGi
;

63 
ut32_t
 
DAC_LFSRUnmask_TrngAmude
;

67 
ut32_t
 
DAC_OuutBufr
;

69 }
	tDAC_InTyDef
;

81 
	#DAC_Trigg_Ne
 ((
ut32_t
)0x00000000

	)

83 
	#DAC_Trigg_T2_TRGO
 ((
ut32_t
)0x00000024

	)

84 
	#DAC_Trigg_T4_TRGO
 ((
ut32_t
)0x0000002C

	)

85 
	#DAC_Trigg_T5_TRGO
 ((
ut32_t
)0x0000001C

	)

86 
	#DAC_Trigg_T6_TRGO
 ((
ut32_t
)0x00000004

	)

87 
	#DAC_Trigg_T7_TRGO
 ((
ut32_t
)0x00000014

	)

88 
	#DAC_Trigg_T8_TRGO
 ((
ut32_t
)0x0000000C

	)

90 
	#DAC_Trigg_Ext_IT9
 ((
ut32_t
)0x00000034

	)

91 
	#DAC_Trigg_Sowe
 ((
ut32_t
)0x0000003C

	)

93 
	#IS_DAC_TRIGGER
(
TRIGGER
(((TRIGGER=
DAC_Trigg_Ne
) || \

94 ((
TRIGGER
=
DAC_Trigg_T6_TRGO
) || \

95 ((
TRIGGER
=
DAC_Trigg_T8_TRGO
) || \

96 ((
TRIGGER
=
DAC_Trigg_T7_TRGO
) || \

97 ((
TRIGGER
=
DAC_Trigg_T5_TRGO
) || \

98 ((
TRIGGER
=
DAC_Trigg_T2_TRGO
) || \

99 ((
TRIGGER
=
DAC_Trigg_T4_TRGO
) || \

100 ((
TRIGGER
=
DAC_Trigg_Ext_IT9
) || \

101 ((
TRIGGER
=
DAC_Trigg_Sowe
))

	)

111 
	#DAC_WaveGi_Ne
 ((
ut32_t
)0x00000000)

	)

112 
	#DAC_WaveGi_Noi
 ((
ut32_t
)0x00000040)

	)

113 
	#DAC_WaveGi_Trng
 ((
ut32_t
)0x00000080)

	)

114 
	#IS_DAC_GENERATE_WAVE
(
WAVE
(((WAVE=
DAC_WaveGi_Ne
) || \

115 ((
WAVE
=
DAC_WaveGi_Noi
) || \

116 ((
WAVE
=
DAC_WaveGi_Trng
))

	)

125 
	#DAC_LFSRUnmask_B0
 ((
ut32_t
)0x00000000

	)

126 
	#DAC_LFSRUnmask_Bs1_0
 ((
ut32_t
)0x00000100

	)

127 
	#DAC_LFSRUnmask_Bs2_0
 ((
ut32_t
)0x00000200

	)

128 
	#DAC_LFSRUnmask_Bs3_0
 ((
ut32_t
)0x00000300

	)

129 
	#DAC_LFSRUnmask_Bs4_0
 ((
ut32_t
)0x00000400

	)

130 
	#DAC_LFSRUnmask_Bs5_0
 ((
ut32_t
)0x00000500

	)

131 
	#DAC_LFSRUnmask_Bs6_0
 ((
ut32_t
)0x00000600

	)

132 
	#DAC_LFSRUnmask_Bs7_0
 ((
ut32_t
)0x00000700

	)

133 
	#DAC_LFSRUnmask_Bs8_0
 ((
ut32_t
)0x00000800

	)

134 
	#DAC_LFSRUnmask_Bs9_0
 ((
ut32_t
)0x00000900

	)

135 
	#DAC_LFSRUnmask_Bs10_0
 ((
ut32_t
)0x00000A00

	)

136 
	#DAC_LFSRUnmask_Bs11_0
 ((
ut32_t
)0x00000B00

	)

137 
	#DAC_TrngAmude_1
 ((
ut32_t
)0x00000000

	)

138 
	#DAC_TrngAmude_3
 ((
ut32_t
)0x00000100

	)

139 
	#DAC_TrngAmude_7
 ((
ut32_t
)0x00000200

	)

140 
	#DAC_TrngAmude_15
 ((
ut32_t
)0x00000300

	)

141 
	#DAC_TrngAmude_31
 ((
ut32_t
)0x00000400

	)

142 
	#DAC_TrngAmude_63
 ((
ut32_t
)0x00000500

	)

143 
	#DAC_TrngAmude_127
 ((
ut32_t
)0x00000600

	)

144 
	#DAC_TrngAmude_255
 ((
ut32_t
)0x00000700

	)

145 
	#DAC_TrngAmude_511
 ((
ut32_t
)0x00000800

	)

146 
	#DAC_TrngAmude_1023
 ((
ut32_t
)0x00000900

	)

147 
	#DAC_TrngAmude_2047
 ((
ut32_t
)0x00000A00

	)

148 
	#DAC_TrngAmude_4095
 ((
ut32_t
)0x00000B00

	)

150 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
(((VALUE=
DAC_LFSRUnmask_B0
) || \

151 ((
VALUE
=
DAC_LFSRUnmask_Bs1_0
) || \

152 ((
VALUE
=
DAC_LFSRUnmask_Bs2_0
) || \

153 ((
VALUE
=
DAC_LFSRUnmask_Bs3_0
) || \

154 ((
VALUE
=
DAC_LFSRUnmask_Bs4_0
) || \

155 ((
VALUE
=
DAC_LFSRUnmask_Bs5_0
) || \

156 ((
VALUE
=
DAC_LFSRUnmask_Bs6_0
) || \

157 ((
VALUE
=
DAC_LFSRUnmask_Bs7_0
) || \

158 ((
VALUE
=
DAC_LFSRUnmask_Bs8_0
) || \

159 ((
VALUE
=
DAC_LFSRUnmask_Bs9_0
) || \

160 ((
VALUE
=
DAC_LFSRUnmask_Bs10_0
) || \

161 ((
VALUE
=
DAC_LFSRUnmask_Bs11_0
) || \

162 ((
VALUE
=
DAC_TrngAmude_1
) || \

163 ((
VALUE
=
DAC_TrngAmude_3
) || \

164 ((
VALUE
=
DAC_TrngAmude_7
) || \

165 ((
VALUE
=
DAC_TrngAmude_15
) || \

166 ((
VALUE
=
DAC_TrngAmude_31
) || \

167 ((
VALUE
=
DAC_TrngAmude_63
) || \

168 ((
VALUE
=
DAC_TrngAmude_127
) || \

169 ((
VALUE
=
DAC_TrngAmude_255
) || \

170 ((
VALUE
=
DAC_TrngAmude_511
) || \

171 ((
VALUE
=
DAC_TrngAmude_1023
) || \

172 ((
VALUE
=
DAC_TrngAmude_2047
) || \

173 ((
VALUE
=
DAC_TrngAmude_4095
))

	)

182 
	#DAC_OuutBufr_Eb
 ((
ut32_t
)0x00000000)

	)

183 
	#DAC_OuutBufr_Dib
 ((
ut32_t
)0x00000002)

	)

184 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
(((STATE=
DAC_OuutBufr_Eb
) || \

185 ((
STATE
=
DAC_OuutBufr_Dib
))

	)

194 
	#DAC_Chl_1
 ((
ut32_t
)0x00000000)

	)

195 
	#DAC_Chl_2
 ((
ut32_t
)0x00000010)

	)

196 
	#IS_DAC_CHANNEL
(
CHANNEL
(((CHANNEL=
DAC_Chl_1
) || \

197 ((
CHANNEL
=
DAC_Chl_2
))

	)

206 
	#DAC_Align_12b_R
 ((
ut32_t
)0x00000000)

	)

207 
	#DAC_Align_12b_L
 ((
ut32_t
)0x00000004)

	)

208 
	#DAC_Align_8b_R
 ((
ut32_t
)0x00000008)

	)

209 
	#IS_DAC_ALIGN
(
ALIGN
(((ALIGN=
DAC_Align_12b_R
) || \

210 ((
ALIGN
=
DAC_Align_12b_L
) || \

211 ((
ALIGN
=
DAC_Align_8b_R
))

	)

220 
	#DAC_Wave_Noi
 ((
ut32_t
)0x00000040)

	)

221 
	#DAC_Wave_Trng
 ((
ut32_t
)0x00000080)

	)

222 
	#IS_DAC_WAVE
(
WAVE
(((WAVE=
DAC_Wave_Noi
) || \

223 ((
WAVE
=
DAC_Wave_Trng
))

	)

232 
	#IS_DAC_DATA
(
DATA
((DATA<0xFFF0)

	)

240 
	#DAC_IT_DMAUDR
 ((
ut32_t
)0x00002000)

	)

241 
	#IS_DAC_IT
(
IT
(((IT=
DAC_IT_DMAUDR
))

	)

251 
	#DAC_FLAG_DMAUDR
 ((
ut32_t
)0x00002000)

	)

252 
	#IS_DAC_FLAG
(
FLAG
(((FLAG=
DAC_FLAG_DMAUDR
))

	)

266 
DAC_DeIn
();

269 
DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
);

270 
DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
);

271 
DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

272 
DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

273 
DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
);

274 
DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
);

275 
DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

276 
DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

277 
DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
);

278 
ut16_t
 
DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
);

281 
DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

284 
DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
);

285 
FgStus
 
DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

286 
DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

287 
ITStus
 
DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

288 
DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

290 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_dbgmcu.h

29 #ide
__STM32F4xx_DBGMCU_H


30 
	#__STM32F4xx_DBGMCU_H


	)

32 #ifde
__lulus


37 
	~"m32f4xx.h
"

53 
	#DBGMCU_SLEEP
 ((
ut32_t
)0x00000001)

	)

54 
	#DBGMCU_STOP
 ((
ut32_t
)0x00000002)

	)

55 
	#DBGMCU_STANDBY
 ((
ut32_t
)0x00000004)

	)

56 
	#IS_DBGMCU_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFF8=0x00&& ((PERIPH!0x00))

	)

58 
	#DBGMCU_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

59 
	#DBGMCU_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

60 
	#DBGMCU_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

61 
	#DBGMCU_TIM5_STOP
 ((
ut32_t
)0x00000008)

	)

62 
	#DBGMCU_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

63 
	#DBGMCU_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

64 
	#DBGMCU_TIM12_STOP
 ((
ut32_t
)0x00000040)

	)

65 
	#DBGMCU_TIM13_STOP
 ((
ut32_t
)0x00000080)

	)

66 
	#DBGMCU_TIM14_STOP
 ((
ut32_t
)0x00000100)

	)

67 
	#DBGMCU_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

68 
	#DBGMCU_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

69 
	#DBGMCU_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

70 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

71 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

72 
	#DBGMCU_I2C3_SMBUS_TIMEOUT
 ((
ut32_t
)0x00800000)

	)

73 
	#DBGMCU_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

74 
	#DBGMCU_CAN2_STOP
 ((
ut32_t
)0x04000000)

	)

75 
	#IS_DBGMCU_APB1PERIPH
(
PERIPH
((((PERIPH& 0xF91FE200=0x00&& ((PERIPH!0x00))

	)

77 
	#DBGMCU_TIM1_STOP
 ((
ut32_t
)0x00000001)

	)

78 
	#DBGMCU_TIM8_STOP
 ((
ut32_t
)0x00000002)

	)

79 
	#DBGMCU_TIM9_STOP
 ((
ut32_t
)0x00010000)

	)

80 
	#DBGMCU_TIM10_STOP
 ((
ut32_t
)0x00020000)

	)

81 
	#DBGMCU_TIM11_STOP
 ((
ut32_t
)0x00040000)

	)

82 
	#IS_DBGMCU_APB2PERIPH
(
PERIPH
((((PERIPH& 0xFFF8FFFC=0x00&& ((PERIPH!0x00))

	)

89 
ut32_t
 
DBGMCU_GREVID
();

90 
ut32_t
 
DBGMCU_GDEVID
();

91 
DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

92 
DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

93 
DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

95 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_dcmi.h

29 #ide
__STM32F4xx_DCMI_H


30 
	#__STM32F4xx_DCMI_H


	)

32 #ifde
__lulus


37 
	~"m32f4xx.h
"

53 
ut16_t
 
DCMI_CtuMode
;

56 
ut16_t
 
DCMI_SynchroMode
;

59 
ut16_t
 
DCMI_PCKPެy
;

62 
ut16_t
 
DCMI_VSPެy
;

65 
ut16_t
 
DCMI_HSPެy
;

68 
ut16_t
 
DCMI_CtuRe
;

71 
ut16_t
 
DCMI_ExndedDaMode
;

73 } 
	tDCMI_InTyDef
;

80 
ut16_t
 
DCMI_VtilSLe
;

83 
ut16_t
 
DCMI_HizڏlOfftCou
;

86 
ut16_t
 
DCMI_VtilLeCou
;

89 
ut16_t
 
DCMI_CtuCou
;

92 } 
	tDCMI_CROPInTyDef
;

99 
ut8_t
 
DCMI_FmeSCode
;

100 
ut8_t
 
DCMI_LeSCode
;

101 
ut8_t
 
DCMI_LeEndCode
;

102 
ut8_t
 
DCMI_FmeEndCode
;

103 } 
	tDCMI_CodesInTyDef
;

114 
	#DCMI_CtuMode_Ctuous
 ((
ut16_t
)0x0000

	)

116 
	#DCMI_CtuMode_SpSh
 ((
ut16_t
)0x0002

	)

118 
	#IS_DCMI_CAPTURE_MODE
(
MODE
)(((MODE=
DCMI_CtuMode_Ctuous
) || \

119 ((
MODE
=
DCMI_CtuMode_SpSh
))

	)

128 
	#DCMI_SynchroMode_Hdwe
 ((
ut16_t
)0x0000

	)

130 
	#DCMI_SynchroMode_Embedded
 ((
ut16_t
)0x0010

	)

132 
	#IS_DCMI_SYNCHRO
(
MODE
)(((MODE=
DCMI_SynchroMode_Hdwe
) || \

133 ((
MODE
=
DCMI_SynchroMode_Embedded
))

	)

142 
	#DCMI_PCKPެy_Flg
 ((
ut16_t
)0x0000

	)

143 
	#DCMI_PCKPެy_Risg
 ((
ut16_t
)0x0020

	)

144 
	#IS_DCMI_PCKPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_PCKPެy_Flg
) || \

145 ((
POLARITY
=
DCMI_PCKPެy_Risg
))

	)

154 
	#DCMI_VSPެy_Low
 ((
ut16_t
)0x0000

	)

155 
	#DCMI_VSPެy_High
 ((
ut16_t
)0x0080

	)

156 
	#IS_DCMI_VSPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_VSPެy_Low
) || \

157 ((
POLARITY
=
DCMI_VSPެy_High
))

	)

166 
	#DCMI_HSPެy_Low
 ((
ut16_t
)0x0000

	)

167 
	#DCMI_HSPެy_High
 ((
ut16_t
)0x0040

	)

168 
	#IS_DCMI_HSPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_HSPެy_Low
) || \

169 ((
POLARITY
=
DCMI_HSPެy_High
))

	)

178 
	#DCMI_CtuRe_A_Fme
 ((
ut16_t
)0x0000

	)

179 
	#DCMI_CtuRe_1of2_Fme
 ((
ut16_t
)0x0100

	)

180 
	#DCMI_CtuRe_1of4_Fme
 ((
ut16_t
)0x0200

	)

181 
	#IS_DCMI_CAPTURE_RATE
(
RATE
(((RATE=
DCMI_CtuRe_A_Fme
) || \

182 ((
RATE
=
DCMI_CtuRe_1of2_Fme
) ||\

183 ((
RATE
=
DCMI_CtuRe_1of4_Fme
))

	)

192 
	#DCMI_ExndedDaMode_8b
 ((
ut16_t
)0x0000

	)

193 
	#DCMI_ExndedDaMode_10b
 ((
ut16_t
)0x0400

	)

194 
	#DCMI_ExndedDaMode_12b
 ((
ut16_t
)0x0800

	)

195 
	#DCMI_ExndedDaMode_14b
 ((
ut16_t
)0x0C00

	)

196 
	#IS_DCMI_EXTENDED_DATA
(
DATA
)(((DATA=
DCMI_ExndedDaMode_8b
) || \

197 ((
DATA
=
DCMI_ExndedDaMode_10b
) ||\

198 ((
DATA
=
DCMI_ExndedDaMode_12b
) ||\

199 ((
DATA
=
DCMI_ExndedDaMode_14b
))

	)

208 
	#DCMI_IT_FRAME
 ((
ut16_t
)0x0001)

	)

209 
	#DCMI_IT_OVF
 ((
ut16_t
)0x0002)

	)

210 
	#DCMI_IT_ERR
 ((
ut16_t
)0x0004)

	)

211 
	#DCMI_IT_VSYNC
 ((
ut16_t
)0x0008)

	)

212 
	#DCMI_IT_LINE
 ((
ut16_t
)0x0010)

	)

213 
	#IS_DCMI_CONFIG_IT
(
IT
((((IT& (
ut16_t
)0xFFE0=0x0000&& ((IT!0x0000))

	)

214 
	#IS_DCMI_GET_IT
(
IT
(((IT=
DCMI_IT_FRAME
) || \

215 ((
IT
=
DCMI_IT_OVF
) || \

216 ((
IT
=
DCMI_IT_ERR
) || \

217 ((
IT
=
DCMI_IT_VSYNC
) || \

218 ((
IT
=
DCMI_IT_LINE
))

	)

230 
	#DCMI_FLAG_HSYNC
 ((
ut16_t
)0x2001)

	)

231 
	#DCMI_FLAG_VSYNC
 ((
ut16_t
)0x2002)

	)

232 
	#DCMI_FLAG_FNE
 ((
ut16_t
)0x2004)

	)

236 
	#DCMI_FLAG_FRAMERI
 ((
ut16_t
)0x0001)

	)

237 
	#DCMI_FLAG_OVFRI
 ((
ut16_t
)0x0002)

	)

238 
	#DCMI_FLAG_ERRRI
 ((
ut16_t
)0x0004)

	)

239 
	#DCMI_FLAG_VSYNCRI
 ((
ut16_t
)0x0008)

	)

240 
	#DCMI_FLAG_LINERI
 ((
ut16_t
)0x0010)

	)

244 
	#DCMI_FLAG_FRAMEMI
 ((
ut16_t
)0x1001)

	)

245 
	#DCMI_FLAG_OVFMI
 ((
ut16_t
)0x1002)

	)

246 
	#DCMI_FLAG_ERRMI
 ((
ut16_t
)0x1004)

	)

247 
	#DCMI_FLAG_VSYNCMI
 ((
ut16_t
)0x1008)

	)

248 
	#DCMI_FLAG_LINEMI
 ((
ut16_t
)0x1010)

	)

249 
	#IS_DCMI_GET_FLAG
(
FLAG
(((FLAG=
DCMI_FLAG_HSYNC
) || \

250 ((
FLAG
=
DCMI_FLAG_VSYNC
) || \

251 ((
FLAG
=
DCMI_FLAG_FNE
) || \

252 ((
FLAG
=
DCMI_FLAG_FRAMERI
) || \

253 ((
FLAG
=
DCMI_FLAG_OVFRI
) || \

254 ((
FLAG
=
DCMI_FLAG_ERRRI
) || \

255 ((
FLAG
=
DCMI_FLAG_VSYNCRI
) || \

256 ((
FLAG
=
DCMI_FLAG_LINERI
) || \

257 ((
FLAG
=
DCMI_FLAG_FRAMEMI
) || \

258 ((
FLAG
=
DCMI_FLAG_OVFMI
) || \

259 ((
FLAG
=
DCMI_FLAG_ERRMI
) || \

260 ((
FLAG
=
DCMI_FLAG_VSYNCMI
) || \

261 ((
FLAG
=
DCMI_FLAG_LINEMI
))

	)

263 
	#IS_DCMI_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFFE0=0x0000&& ((FLAG!0x0000))

	)

276 
DCMI_DeIn
();

279 
DCMI_In
(
DCMI_InTyDef
* 
DCMI_InSu
);

280 
DCMI_SuIn
(
DCMI_InTyDef
* 
DCMI_InSu
);

281 
DCMI_CROPCfig
(
DCMI_CROPInTyDef
* 
DCMI_CROPInSu
);

282 
DCMI_CROPCmd
(
FuniڮS
 
NewS
);

283 
DCMI_SEmbeddedSynchroCodes
(
DCMI_CodesInTyDef
* 
DCMI_CodesInSu
);

284 
DCMI_JPEGCmd
(
FuniڮS
 
NewS
);

287 
DCMI_Cmd
(
FuniڮS
 
NewS
);

288 
DCMI_CtuCmd
(
FuniڮS
 
NewS
);

289 
ut32_t
 
DCMI_RdDa
();

292 
DCMI_ITCfig
(
ut16_t
 
DCMI_IT
, 
FuniڮS
 
NewS
);

293 
FgStus
 
DCMI_GFgStus
(
ut16_t
 
DCMI_FLAG
);

294 
DCMI_CˬFg
(
ut16_t
 
DCMI_FLAG
);

295 
ITStus
 
DCMI_GITStus
(
ut16_t
 
DCMI_IT
);

296 
DCMI_CˬITPdgB
(
ut16_t
 
DCMI_IT
);

298 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_dfsdm.h

30 #ide
__STM32F4XX_DFSDM_H


31 
	#__STM32F4XX_DFSDM_H


	)

33 #ifde
__lulus


37 #i
defed
(
STM32F412xG
)

39 
	~"m32f4xx.h
"

56 
ut32_t
 
DFSDM_I
;

59 
ut32_t
 
DFSDM_Clock
;

62 
ut32_t
 
DFSDM_Iut
;

65 
ut32_t
 
DFSDM_Redei
;

68 
ut32_t
 
DFSDM_PackgMode
;

71 
ut32_t
 
DFSDM_DaRightShi
;

74 
ut32_t
 
DFSDM_Offt
;

77 
ut32_t
 
DFSDM_CLKAbnDe
;

80 
ut32_t
 
DFSDM_ShtCcuDe
;

82 }
	tDFSDM_TnsivInTyDef
;

89 
ut32_t
 
	mDFSDM_ScOrd
;

92 
ut32_t
 
	mDFSDM_FrOvmgRio
;

95 
ut32_t
 
	mDFSDM_IegtOvmgRio
;

97 }
	tDFSDM_FrInTyDef
;

103 
	#DFSDM_I_SPI_RisgEdge
 ((
ut32_t
)0x00000000

	)

104 
	#DFSDM_I_SPI_FlgEdge
 ((
ut32_t
)0x00000001

	)

105 
	#DFSDM_I_Mche1
 ((
ut32_t
)0x00000002

	)

106 
	#DFSDM_I_Mche2
 ((
ut32_t
)0x00000003

	)

108 
	#IS_DFSDM_INTERFACE
(
INTERFACE
(((INTERFACE=
DFSDM_I_SPI_RisgEdge
) || \

109 ((
INTERFACE
=
DFSDM_I_SPI_FlgEdge
) || \

110 ((
INTERFACE
=
DFSDM_I_Mche1
) || \

111 ((
INTERFACE
=
DFSDM_I_Mche2
))

	)

119 
	#DFSDM_Clock_Ex
 ((
ut32_t
)0x00000000

	)

120 
	#DFSDM_Clock_Il
 ((
ut32_t
)0x00000004

	)

121 
	#DFSDM_Clock_IlDiv2_Mode1
 ((
ut32_t
)0x00000008

	)

123 
	#DFSDM_Clock_IlDiv2_Mode2
 ((
ut32_t
)0x0000000C

	)

126 
	#IS_DFSDM_CLOCK
(
CLOCK
(((CLOCK=
DFSDM_Clock_Ex
) || \

127 ((
CLOCK
=
DFSDM_Clock_Il
) || \

128 ((
CLOCK
=
DFSDM_Clock_IlDiv2_Mode1
) || \

129 ((
CLOCK
=
DFSDM_Clock_IlDiv2_Mode2
))

	)

137 
	#DFSDM_Iut_Ex
 ((
ut32_t
)0x00000000

	)

138 
	#DFSDM_Iut_ADC
 ((
ut32_t
)0x00001000

	)

139 
	#DFSDM_Iut_Il
 ((
ut32_t
)0x00002000

	)

142 
	#IS_DFSDM_Iut_MODE
(
INPUT
(((INPUT=
DFSDM_Iut_Ex
) || \

143 ((
INPUT
=
DFSDM_Iut_ADC
) || \

144 ((
INPUT
=
DFSDM_Iut_Il
))

	)

152 
	#DFSDM_Redei_Dibd
 ((
ut32_t
)0x00000000

	)

153 
	#DFSDM_Redei_Ebd
 
DFSDM_CHCFGR1_CHINSEL


	)

155 
	#IS_DFSDM_Redei_STATE
(
STATE
(((STATE=
DFSDM_Redei_Dibd
) || \

156 ((
STATE
=
DFSDM_Redei_Ebd
))

	)

164 
	#DFSDM_PackgMode_Sndd
 ((
ut32_t
)0x00000000

	)

165 
	#DFSDM_PackgMode_Iaved
 ((
ut32_t
)0x00004000

	)

168 
	#DFSDM_PackgMode_Du
 ((
ut32_t
)0x00008000

	)

172 
	#IS_DFSDM_PACK_MODE
(
MODE
(((MODE=
DFSDM_PackgMode_Sndd
) || \

173 ((
MODE
=
DFSDM_PackgMode_Iaved
) || \

174 ((
MODE
=
DFSDM_PackgMode_Du
))

	)

182 
	#DFSDM_CLKAbnDe_Eb
 
DFSDM_CHCFGR1_CKABEN


	)

183 
	#DFSDM_CLKAbnDe_Dib
 ((
ut32_t
)0x00000000

	)

185 
	#IS_DFSDM_CLK_DETECTOR_STATE
(
STATE
(((STATE=
DFSDM_CLKAbnDe_Eb
) || \

186 ((
STATE
=
DFSDM_CLKAbnDe_Dib
))

	)

194 
	#DFSDM_ShtCcuDe_Eb
 
DFSDM_CHCFGR1_SCDEN


	)

195 
	#DFSDM_ShtCcuDe_Dib
 ((
ut32_t
)0x00000000

	)

197 
	#IS_DFSDM_SC_DETECTOR_STATE
(
STATE
(((STATE=
DFSDM_ShtCcuDe_Eb
) || \

198 ((
STATE
=
DFSDM_ShtCcuDe_Dib
))

	)

206 
	#DFSDM_ScOrd_FaSc
 ((
ut32_t
)0x00000000

	)

207 
	#DFSDM_ScOrd_Sc1
 ((
ut32_t
)0x20000000

	)

208 
	#DFSDM_ScOrd_Sc2
 ((
ut32_t
)0x40000000

	)

209 
	#DFSDM_ScOrd_Sc3
 ((
ut32_t
)0x60000000

	)

210 
	#DFSDM_ScOrd_Sc4
 ((
ut32_t
)0x80000000

	)

211 
	#DFSDM_ScOrd_Sc5
 ((
ut32_t
)0xA0000000

	)

213 
	#IS_DFSDM_SINC_ORDER
(
ORDER
(((ORDER=
DFSDM_ScOrd_FaSc
) || \

214 ((
ORDER
=
DFSDM_ScOrd_Sc1
) || \

215 ((
ORDER
=
DFSDM_ScOrd_Sc2
) || \

216 ((
ORDER
=
DFSDM_ScOrd_Sc3
) || \

217 ((
ORDER
=
DFSDM_ScOrd_Sc4
) || \

218 ((
ORDER
=
DFSDM_ScOrd_Sc5
))

	)

226 
	#DFSDM_SCDBak_0
 ((
ut32_t
)0x00001000

	)

227 
	#DFSDM_SCDBak_1
 ((
ut32_t
)0x00002000

	)

228 
	#DFSDM_SCDBak_2
 ((
ut32_t
)0x00004000

	)

229 
	#DFSDM_SCDBak_3
 ((
ut32_t
)0x00008000

	)

231 
	#IS_DFSDM_SCD_BREAK_SIGNAL
(
RANK
(((RANK=
DFSDM_SCDBak_0
) || \

232 ((
RANK
=
DFSDM_SCDBak_1
) || \

233 ((
RANK
=
DFSDM_SCDBak_2
) || \

234 ((
RANK
=
DFSDM_SCDBak_3
))

	)

242 
	#DFSDM_AWDScOrd_Fa
 ((
ut32_t
)0x00000000

	)

243 
	#DFSDM_AWDScOrd_Sc1
 ((
ut32_t
)0x00400000

	)

244 
	#DFSDM_AWDScOrd_Sc2
 ((
ut32_t
)0x00800000

	)

245 
	#DFSDM_AWDScOrd_Sc3
 ((
ut32_t
)0x00C00000

	)

247 
	#IS_DFSDM_AWD_SINC_ORDER
(
ORDER
(((ORDER=
DFSDM_AWDScOrd_Fa
) || \

248 ((
ORDER
=
DFSDM_AWDScOrd_Sc1
) || \

249 ((
ORDER
=
DFSDM_AWDScOrd_Sc2
) || \

250 ((
ORDER
=
DFSDM_AWDScOrd_Sc3
))

	)

258 
	#DFSDM_AWDChl0
 ((
ut32_t
)0x00010000

	)

259 
	#DFSDM_AWDChl1
 ((
ut32_t
)0x00020000

	)

260 
	#DFSDM_AWDChl2
 ((
ut32_t
)0x00040000

	)

261 
	#DFSDM_AWDChl3
 ((
ut32_t
)0x00080000

	)

262 
	#DFSDM_AWDChl4
 ((
ut32_t
)0x00100000

	)

263 
	#DFSDM_AWDChl5
 ((
ut32_t
)0x00200000

	)

264 
	#DFSDM_AWDChl6
 ((
ut32_t
)0x00400000

	)

265 
	#DFSDM_AWDChl7
 ((
ut32_t
)0x00800000

	)

267 
	#IS_DFSDM_AWD_CHANNEL
(
CHANNEL
(((CHANNEL=
DFSDM_AWDChl0
) || \

268 ((
CHANNEL
=
DFSDM_AWDChl1
) || \

269 ((
CHANNEL
=
DFSDM_AWDChl2
) || \

270 ((
CHANNEL
=
DFSDM_AWDChl3
) || \

271 ((
CHANNEL
=
DFSDM_AWDChl4
) || \

272 ((
CHANNEL
=
DFSDM_AWDChl5
) || \

273 ((
CHANNEL
=
DFSDM_AWDChl6
) || \

274 ((
CHANNEL
=
DFSDM_AWDChl7
))

	)

282 
	#DFSDM_Thshd_Low
 ((
ut8_t
)0x00

	)

283 
	#DFSDM_Thshd_High
 ((
ut8_t
)0x08

	)

285 
	#IS_DFSDM_Thshd
(
THR
(((THR=
DFSDM_Thshd_Low
) || \

286 ((
THR
=
DFSDM_Thshd_High
))

	)

294 
	#DFSDM_AWDFaMode_Dib
 ((
ut32_t
)0x00000000

	)

295 
	#DFSDM_AWDFaMode_Eb
 ((
ut32_t
)0x40000000

	)

297 
	#IS_DFSDM_AWD_MODE
(
MODE
(((MODE=
DFSDM_AWDFaMode_Dib
) || \

298 ((
MODE
=
DFSDM_AWDFaMode_Eb
))

	)

306 
	#DFSDM_ClkOutSour_SysClock
 ((
ut32_t
)0x00000000

	)

307 
	#DFSDM_ClkOutSour_AudioClock
 
DFSDM_CHCFGR1_CKOUTSRC


	)

309 
	#IS_DFSDM_CLOCK_OUT_SOURCE
(
SRC
(((SRC=
DFSDM_ClkOutSour_SysClock
) || \

310 ((
SRC
=
DFSDM_ClkOutSour_AudioClock
))

	)

318 
	#DFSDM_DMACvsiMode_Regur
 ((
ut32_t
)0x00000010

	)

319 
	#DFSDM_DMACvsiMode_Injeed
 ((
ut32_t
)0x00000000

	)

321 
	#IS_DFSDM_CONVERSION_MODE
(
MODE
((MODE=
DFSDM_DMACvsiMode_Regur
 || \

322 ((
MODE
=
DFSDM_DMACvsiMode_Injeed
))

	)

330 
	#DFSDM_ExemChl0
 ((
ut32_t
)0x00000100

	)

331 
	#DFSDM_ExemChl1
 ((
ut32_t
)0x00000200

	)

332 
	#DFSDM_ExemChl2
 ((
ut32_t
)0x00000400

	)

333 
	#DFSDM_ExemChl3
 ((
ut32_t
)0x00000800

	)

334 
	#DFSDM_ExemChl4
 ((
ut32_t
)0x00001000

	)

335 
	#DFSDM_ExemChl5
 ((
ut32_t
)0x00002000

	)

336 
	#DFSDM_ExemChl6
 ((
ut32_t
)0x00004000

	)

337 
	#DFSDM_ExemChl7
 ((
ut32_t
)0x00008000

	)

339 
	#IS_DFSDM_EXTREM_CHANNEL
(
CHANNEL
(((CHANNEL=
DFSDM_ExemChl0
) || \

340 ((
CHANNEL
=
DFSDM_ExemChl1
) || \

341 ((
CHANNEL
=
DFSDM_ExemChl2
) || \

342 ((
CHANNEL
=
DFSDM_ExemChl3
) || \

343 ((
CHANNEL
=
DFSDM_ExemChl4
) || \

344 ((
CHANNEL
=
DFSDM_ExemChl5
) || \

345 ((
CHANNEL
=
DFSDM_ExemChl6
) || \

346 ((
CHANNEL
=
DFSDM_ExemChl7
))

	)

354 
	#DFSDM_InjeedChl0
 ((
ut32_t
)0x00000001

	)

355 
	#DFSDM_InjeedChl1
 ((
ut32_t
)0x00000002

	)

356 
	#DFSDM_InjeedChl2
 ((
ut32_t
)0x00000004

	)

357 
	#DFSDM_InjeedChl3
 ((
ut32_t
)0x00000008

	)

358 
	#DFSDM_InjeedChl4
 ((
ut32_t
)0x00000010

	)

359 
	#DFSDM_InjeedChl5
 ((
ut32_t
)0x00000020

	)

360 
	#DFSDM_InjeedChl6
 ((
ut32_t
)0x00000040

	)

361 
	#DFSDM_InjeedChl7
 ((
ut32_t
)0x00000080

	)

363 
	#IS_DFSDM_INJECT_CHANNEL
(
CHANNEL
(((CHANNEL=
DFSDM_InjeedChl0
) || \

364 ((
CHANNEL
=
DFSDM_InjeedChl1
) || \

365 ((
CHANNEL
=
DFSDM_InjeedChl2
) || \

366 ((
CHANNEL
=
DFSDM_InjeedChl3
) || \

367 ((
CHANNEL
=
DFSDM_InjeedChl4
) || \

368 ((
CHANNEL
=
DFSDM_InjeedChl5
) || \

369 ((
CHANNEL
=
DFSDM_InjeedChl6
) || \

370 ((
CHANNEL
=
DFSDM_InjeedChl7
))

	)

378 
	#DFSDM_RegurChl0
 ((
ut32_t
)0x00000000

	)

379 
	#DFSDM_RegurChl1
 ((
ut32_t
)0x01000000

	)

380 
	#DFSDM_RegurChl2
 ((
ut32_t
)0x02000000

	)

381 
	#DFSDM_RegurChl3
 ((
ut32_t
)0x03000000

	)

382 
	#DFSDM_RegurChl4
 ((
ut32_t
)0x04000000

	)

383 
	#DFSDM_RegurChl5
 ((
ut32_t
)0x05000000

	)

384 
	#DFSDM_RegurChl6
 ((
ut32_t
)0x06000000

	)

385 
	#DFSDM_RegurChl7
 ((
ut32_t
)0x07000000

	)

387 
	#IS_DFSDM_REGULAR_CHANNEL
(
CHANNEL
(((CHANNEL=
DFSDM_RegurChl0
) || \

388 ((
CHANNEL
=
DFSDM_RegurChl1
) || \

389 ((
CHANNEL
=
DFSDM_RegurChl2
) || \

390 ((
CHANNEL
=
DFSDM_RegurChl3
) || \

391 ((
CHANNEL
=
DFSDM_RegurChl4
) || \

392 ((
CHANNEL
=
DFSDM_RegurChl5
) || \

393 ((
CHANNEL
=
DFSDM_RegurChl6
) || \

394 ((
CHANNEL
=
DFSDM_RegurChl7
))

	)

402 
	#DFSDM_Trigg_TIM1_TRGO
 ((
ut32_t
)0x00000000

	)

403 
	#DFSDM_Trigg_TIM1_TRGO2
 ((
ut32_t
)0x00000100

	)

404 
	#DFSDM_Trigg_TIM8_TRGO
 ((
ut32_t
)0x00000200

	)

405 
	#DFSDM_Trigg_TIM8_TRGO2
 ((
ut32_t
)0x00000300

	)

406 
	#DFSDM_Trigg_TIM3_TRGO
 ((
ut32_t
)0x00000300

	)

407 
	#DFSDM_Trigg_TIM4_TRGO
 ((
ut32_t
)0x00000400

	)

408 
	#DFSDM_Trigg_TIM16_OC1
 ((
ut32_t
)0x00000400

	)

409 
	#DFSDM_Trigg_TIM6_TRGO
 ((
ut32_t
)0x00000500

	)

410 
	#DFSDM_Trigg_TIM7_TRGO
 ((
ut32_t
)0x00000500

	)

411 
	#DFSDM_Trigg_EXTI11
 ((
ut32_t
)0x00000600

	)

412 
	#DFSDM_Trigg_EXTI15
 ((
ut32_t
)0x00000700

	)

414 
	#IS_DFSDM0_INJ_TRIGGER
(
TRIG
(((TRIG=
DFSDM_Trigg_TIM1_TRGO
) || \

415 ((
TRIG
=
DFSDM_Trigg_TIM1_TRGO2
) || \

416 ((
TRIG
=
DFSDM_Trigg_TIM8_TRGO
) || \

417 ((
TRIG
=
DFSDM_Trigg_TIM8_TRGO2
) || \

418 ((
TRIG
=
DFSDM_Trigg_TIM4_TRGO
) || \

419 ((
TRIG
=
DFSDM_Trigg_TIM6_TRGO
) || \

420 ((
TRIG
=
DFSDM_Trigg_TIM1_TRGO
) || \

421 ((
TRIG
=
DFSDM_Trigg_EXTI15
))

	)

423 
	#IS_DFSDM1_INJ_TRIGGER
(
TRIG

	`IS_DFSDM0_INJ_TRIGGER
(TRIG)

	)

431 
	#DFSDM_TriggEdge_Dibd
 ((
ut32_t
)0x00000000

	)

432 
	#DFSDM_TriggEdge_Risg
 ((
ut32_t
)0x00002000

	)

433 
	#DFSDM_TriggEdge_Flg
 ((
ut32_t
)0x00004000

	)

434 
	#DFSDM_TriggEdge_BhEdges
 ((
ut32_t
)0x00006000

	)

436 
	#IS_DFSDM_TRIGGER_EDGE
(
EDGE
(((EDGE=
DFSDM_TriggEdge_Dibd
) || \

437 ((
EDGE
=
DFSDM_TriggEdge_Risg
) || \

438 ((
EDGE
=
DFSDM_TriggEdge_Flg
) || \

439 ((
EDGE
=
DFSDM_TriggEdge_BhEdges
))

	)

447 
	#DFSDM_InjeCvMode_Sg
 ((
ut32_t
)0x00000000

	)

448 
	#DFSDM_InjeCvMode_Sn
 ((
ut32_t
)0x00000010

	)

450 
	#IS_DFSDM_INJ_CONV_MODE
(
MODE
(((MODE=
DFSDM_InjeCvMode_Sg
) || \

451 ((
MODE
=
DFSDM_InjeCvMode_Sn
))

	)

459 
	#DFSDM_IT_JEOC
 
DFSDM_FLTCR2_JEOCIE


	)

460 
	#DFSDM_IT_REOC
 
DFSDM_FLTCR2_REOCIE


	)

461 
	#DFSDM_IT_JOVR
 
DFSDM_FLTCR2_JOVRIE


	)

462 
	#DFSDM_IT_ROVR
 
DFSDM_FLTCR2_ROVRIE


	)

463 
	#DFSDM_IT_AWD
 
DFSDM_FLTCR2_AWDIE


	)

464 
	#DFSDM_IT_SCD
 
DFSDM_FLTCR2_SCDIE


	)

465 
	#DFSDM_IT_CKAB
 
DFSDM_FLTCR2_CKABIE


	)

467 
	#IS_DFSDM_IT
(
IT
(((IT=
DFSDM_IT_JEOC
) || \

468 ((
IT
=
DFSDM_IT_REOC
) || \

469 ((
IT
=
DFSDM_IT_JOVR
) || \

470 ((
IT
=
DFSDM_IT_ROVR
) || \

471 ((
IT
=
DFSDM_IT_AWD
) || \

472 ((
IT
=
DFSDM_IT_SCD
) || \

473 ((
IT
=
DFSDM_IT_CKAB
))

	)

481 
	#DFSDM_FLAG_JEOC
 
DFSDM_FLTISR_JEOCF


	)

482 
	#DFSDM_FLAG_REOC
 
DFSDM_FLTISR_REOCF


	)

483 
	#DFSDM_FLAG_JOVR
 
DFSDM_FLTISR_JOVRF


	)

484 
	#DFSDM_FLAG_ROVR
 
DFSDM_FLTISR_ROVRF


	)

485 
	#DFSDM_FLAG_AWD
 
DFSDM_FLTISR_AWDF


	)

486 
	#DFSDM_FLAG_JCIP
 
DFSDM_FLTISR_JCIP


	)

487 
	#DFSDM_FLAG_RCIP
 
DFSDM_FLTISR_RCIP


	)

489 
	#IS_DFSDM_FLAG
(
FLAG
(((FLAG=
DFSDM_FLAG_JEOC
) || \

490 ((
FLAG
=
DFSDM_FLAG_REOC
) || \

491 ((
FLAG
=
DFSDM_FLAG_JOVR
) || \

492 ((
FLAG
=
DFSDM_FLAG_ROVR
) || \

493 ((
FLAG
=
DFSDM_FLAG_AWD
) || \

494 ((
FLAG
=
DFSDM_FLAG_JCIP
) || \

495 ((
FLAG
=
DFSDM_FLAG_RCIP
))

	)

503 
	#DFSDM_FLAG_CLKAbn_Chl0
 ((
ut32_t
)0x00010000)

	)

504 
	#DFSDM_FLAG_CLKAbn_Chl1
 ((
ut32_t
)0x00020000)

	)

505 
	#DFSDM_FLAG_CLKAbn_Chl2
 ((
ut32_t
)0x00040000)

	)

506 
	#DFSDM_FLAG_CLKAbn_Chl3
 ((
ut32_t
)0x00080000)

	)

507 
	#DFSDM_FLAG_CLKAbn_Chl4
 ((
ut32_t
)0x00100000)

	)

508 
	#DFSDM_FLAG_CLKAbn_Chl5
 ((
ut32_t
)0x00200000)

	)

509 
	#DFSDM_FLAG_CLKAbn_Chl6
 ((
ut32_t
)0x00400000)

	)

510 
	#DFSDM_FLAG_CLKAbn_Chl7
 ((
ut32_t
)0x00800000)

	)

512 
	#IS_DFSDM_CLK_ABS_FLAG
(
FLAG
(((FLAG=
DFSDM_FLAG_CLKAbn_Chl0
) || \

513 ((
FLAG
=
DFSDM_FLAG_CLKAbn_Chl1
) || \

514 ((
FLAG
=
DFSDM_FLAG_CLKAbn_Chl2
) || \

515 ((
FLAG
=
DFSDM_FLAG_CLKAbn_Chl3
) || \

516 ((
FLAG
=
DFSDM_FLAG_CLKAbn_Chl4
) || \

517 ((
FLAG
=
DFSDM_FLAG_CLKAbn_Chl5
) || \

518 ((
FLAG
=
DFSDM_FLAG_CLKAbn_Chl6
) || \

519 ((
FLAG
=
DFSDM_FLAG_CLKAbn_Chl7
))

	)

527 
	#DFSDM_FLAG_SCD_Chl0
 ((
ut32_t
)0x01000000)

	)

528 
	#DFSDM_FLAG_SCD_Chl1
 ((
ut32_t
)0x02000000)

	)

529 
	#DFSDM_FLAG_SCD_Chl2
 ((
ut32_t
)0x04000000)

	)

530 
	#DFSDM_FLAG_SCD_Chl3
 ((
ut32_t
)0x08000000)

	)

531 
	#DFSDM_FLAG_SCD_Chl4
 ((
ut32_t
)0x10000000)

	)

532 
	#DFSDM_FLAG_SCD_Chl5
 ((
ut32_t
)0x20000000)

	)

533 
	#DFSDM_FLAG_SCD_Chl6
 ((
ut32_t
)0x40000000)

	)

534 
	#DFSDM_FLAG_SCD_Chl7
 ((
ut32_t
)0x80000000)

	)

536 
	#IS_DFSDM_SCD_FLAG
(
FLAG
(((FLAG=
DFSDM_FLAG_SCD_Chl0
) || \

537 ((
FLAG
=
DFSDM_FLAG_SCD_Chl1
) || \

538 ((
FLAG
=
DFSDM_FLAG_SCD_Chl2
) || \

539 ((
FLAG
=
DFSDM_FLAG_SCD_Chl3
) || \

540 ((
FLAG
=
DFSDM_FLAG_SCD_Chl4
) || \

541 ((
FLAG
=
DFSDM_FLAG_SCD_Chl5
) || \

542 ((
FLAG
=
DFSDM_FLAG_SCD_Chl6
) || \

543 ((
FLAG
=
DFSDM_FLAG_SCD_Chl7
))

	)

551 
	#DFSDM_CLEARF_JOVR
 
DFSDM_FLTICR_CLRJOVRF


	)

552 
	#DFSDM_CLEARF_ROVR
 
DFSDM_FLTICR_CLRROVRF


	)

554 
	#IS_DFSDM_CLEAR_FLAG
(
FLAG
(((FLAG=
DFSDM_CLEARF_JOVR
) || \

555 ((
FLAG
=
DFSDM_CLEARF_ROVR
))

	)

563 
	#DFSDM_CLEARF_CLKAbn_Chl0
 ((
ut32_t
)0x00010000)

	)

564 
	#DFSDM_CLEARF_CLKAbn_Chl1
 ((
ut32_t
)0x00020000)

	)

565 
	#DFSDM_CLEARF_CLKAbn_Chl2
 ((
ut32_t
)0x00040000)

	)

566 
	#DFSDM_CLEARF_CLKAbn_Chl3
 ((
ut32_t
)0x00080000)

	)

567 
	#DFSDM_CLEARF_CLKAbn_Chl4
 ((
ut32_t
)0x00100000)

	)

568 
	#DFSDM_CLEARF_CLKAbn_Chl5
 ((
ut32_t
)0x00200000)

	)

569 
	#DFSDM_CLEARF_CLKAbn_Chl6
 ((
ut32_t
)0x00400000)

	)

570 
	#DFSDM_CLEARF_CLKAbn_Chl7
 ((
ut32_t
)0x00800000)

	)

572 
	#IS_DFSDM_CLK_ABS_CLEARF
(
FLAG
(((FLAG=
DFSDM_CLEARF_CLKAbn_Chl0
) || \

573 ((
FLAG
=
DFSDM_CLEARF_CLKAbn_Chl1
) || \

574 ((
FLAG
=
DFSDM_CLEARF_CLKAbn_Chl2
) || \

575 ((
FLAG
=
DFSDM_CLEARF_CLKAbn_Chl3
) || \

576 ((
FLAG
=
DFSDM_CLEARF_CLKAbn_Chl4
) || \

577 ((
FLAG
=
DFSDM_CLEARF_CLKAbn_Chl5
) || \

578 ((
FLAG
=
DFSDM_CLEARF_CLKAbn_Chl6
) || \

579 ((
FLAG
=
DFSDM_CLEARF_CLKAbn_Chl7
))

	)

587 
	#DFSDM_CLEARF_SCD_Chl0
 ((
ut32_t
)0x01000000)

	)

588 
	#DFSDM_CLEARF_SCD_Chl1
 ((
ut32_t
)0x02000000)

	)

589 
	#DFSDM_CLEARF_SCD_Chl2
 ((
ut32_t
)0x04000000)

	)

590 
	#DFSDM_CLEARF_SCD_Chl3
 ((
ut32_t
)0x08000000)

	)

591 
	#DFSDM_CLEARF_SCD_Chl4
 ((
ut32_t
)0x10000000)

	)

592 
	#DFSDM_CLEARF_SCD_Chl5
 ((
ut32_t
)0x20000000)

	)

593 
	#DFSDM_CLEARF_SCD_Chl6
 ((
ut32_t
)0x40000000)

	)

594 
	#DFSDM_CLEARF_SCD_Chl7
 ((
ut32_t
)0x80000000)

	)

596 
	#IS_DFSDM_SCD_CHANNEL_FLAG
(
FLAG
(((FLAG=
DFSDM_CLEARF_SCD_Chl0
) || \

597 ((
FLAG
=
DFSDM_CLEARF_SCD_Chl1
) || \

598 ((
FLAG
=
DFSDM_CLEARF_SCD_Chl2
) || \

599 ((
FLAG
=
DFSDM_CLEARF_SCD_Chl3
) || \

600 ((
FLAG
=
DFSDM_CLEARF_SCD_Chl4
) || \

601 ((
FLAG
=
DFSDM_CLEARF_SCD_Chl5
) || \

602 ((
FLAG
=
DFSDM_CLEARF_SCD_Chl6
) || \

603 ((
FLAG
=
DFSDM_CLEARF_SCD_Chl7
))

	)

611 
	#DFSDM_IT_CLKAbn_Chl0
 ((
ut32_t
)0x00010000)

	)

612 
	#DFSDM_IT_CLKAbn_Chl1
 ((
ut32_t
)0x00020000)

	)

613 
	#DFSDM_IT_CLKAbn_Chl2
 ((
ut32_t
)0x00040000)

	)

614 
	#DFSDM_IT_CLKAbn_Chl3
 ((
ut32_t
)0x00080000)

	)

615 
	#DFSDM_IT_CLKAbn_Chl4
 ((
ut32_t
)0x00100000)

	)

616 
	#DFSDM_IT_CLKAbn_Chl5
 ((
ut32_t
)0x00200000)

	)

617 
	#DFSDM_IT_CLKAbn_Chl6
 ((
ut32_t
)0x00400000)

	)

618 
	#DFSDM_IT_CLKAbn_Chl7
 ((
ut32_t
)0x00800000)

	)

620 
	#IS_DFSDM_CLK_ABS_IT
(
IT
(((IT=
DFSDM_IT_CLKAbn_Chl0
) || \

621 ((
IT
=
DFSDM_IT_CLKAbn_Chl1
) || \

622 ((
IT
=
DFSDM_IT_CLKAbn_Chl2
) || \

623 ((
IT
=
DFSDM_IT_CLKAbn_Chl3
) || \

624 ((
IT
=
DFSDM_IT_CLKAbn_Chl4
) || \

625 ((
IT
=
DFSDM_IT_CLKAbn_Chl5
) || \

626 ((
IT
=
DFSDM_IT_CLKAbn_Chl6
) || \

627 ((
IT
=
DFSDM_IT_CLKAbn_Chl7
))

	)

635 
	#DFSDM_IT_SCD_Chl0
 ((
ut32_t
)0x01000000)

	)

636 
	#DFSDM_IT_SCD_Chl1
 ((
ut32_t
)0x02000000)

	)

637 
	#DFSDM_IT_SCD_Chl2
 ((
ut32_t
)0x04000000)

	)

638 
	#DFSDM_IT_SCD_Chl3
 ((
ut32_t
)0x08000000)

	)

639 
	#DFSDM_IT_SCD_Chl4
 ((
ut32_t
)0x10000000)

	)

640 
	#DFSDM_IT_SCD_Chl5
 ((
ut32_t
)0x20000000)

	)

641 
	#DFSDM_IT_SCD_Chl6
 ((
ut32_t
)0x40000000)

	)

642 
	#DFSDM_IT_SCD_Chl7
 ((
ut32_t
)0x80000000)

	)

644 
	#IS_DFSDM_SCD_IT
(
IT
(((IT=
DFSDM_IT_SCD_Chl0
) || \

645 ((
IT
=
DFSDM_IT_SCD_Chl1
) || \

646 ((
IT
=
DFSDM_IT_SCD_Chl2
) || \

647 ((
IT
=
DFSDM_IT_SCD_Chl3
) || \

648 ((
IT
=
DFSDM_IT_SCD_Chl4
) || \

649 ((
IT
=
DFSDM_IT_SCD_Chl5
) || \

650 ((
IT
=
DFSDM_IT_SCD_Chl6
) || \

651 ((
IT
=
DFSDM_IT_SCD_Chl7
))

	)

656 
	#IS_DFSDM_DATA_RIGHT_BIT_SHIFT
(
SHIFT
(SHIFT < 0x20 )

	)

658 
	#IS_DFSDM_OFFSET
(
OFFSET
(OFFSET < 0x01000000 )

	)

660 
	#IS_DFSDM_ALL_CHANNEL
(
CHANNEL
(((CHANNEL=
DFSDM1_Chl0
) || \

661 ((
CHANNEL
=
DFSDM1_Chl1
) || \

662 ((
CHANNEL
=
DFSDM1_Chl2
) || \

663 ((
CHANNEL
=
DFSDM1_Chl3
))

	)

665 
	#IS_DFSDM_ALL_FILTER
(
FILTER
(((FILTER=
DFSDM0
) || \

666 ((
FILTER
=
DFSDM1
))

	)

668 
	#IS_DFSDM_SYNC_FILTER
(
FILTER
(((FILTER=
DFSDM1
))

	)

670 
	#IS_DFSDM_SINC_OVRSMPL_RATIO
(
RATIO
RATIO < 0x401 ) & ( RATIO >0x001 )

	)

672 
	#IS_DFSDM_INTG_OVRSMPL_RATIO
(
RATIO
RATIO < 0x101 ) & ( RATIO >0x001 )

	)

674 
	#IS_DFSDM_CLOCK_OUT_DIVIDER
(
DIVIDER
DIVIDER < 0x101 )

	)

676 
	#IS_DFSDM_CSD_THRESHOLD_VALUE
(
VALUE
VALUE < 256 )

	)

678 
	#IS_DFSDM_AWD_OVRSMPL_RATIO
(
RATIO
RATIO < 33 ) & ( RATIO >0x001 )

	)

680 
	#IS_DFSDM_HIGH_THRESHOLD
(
VALUE
(VALUE < 0x1000000 )

	)

681 
	#IS_DFSDM_LOW_THRESHOLD
(
VALUE
(VALUE < 0x1000000 )

	)

690 
DFSDM_DeIn
();

691 
DFSDM_TnsivIn
(
DFSDM_Chl_TyDef
* 
DFSDM_Chlx
, 
DFSDM_TnsivInTyDef
* 
DFSDM_TnsivInSu
);

692 
DFSDM_TnsivSuIn
(
DFSDM_TnsivInTyDef
* 
DFSDM_TnsivInSu
);

693 
DFSDM_FrIn
(
DFSDM_TyDef
* 
DFSDMx
, 
DFSDM_FrInTyDef
* 
DFSDM_FrInSu
);

694 
DFSDM_FrSuIn
(
DFSDM_FrInTyDef
* 
DFSDM_FrInSu
);

697 
DFSDM_Cmd
(
FuniڮS
 
NewS
);

698 
DFSDM_ChlCmd
(
DFSDM_Chl_TyDef
* 
DFSDM_Chlx
, 
FuniڮS
 
NewS
);

699 
DFSDM_FrCmd
(
DFSDM_TyDef
* 
DFSDMx
, 
FuniڮS
 
NewS
);

700 
DFSDM_CfigClkOuutDivid
(
ut32_t
 
DFSDM_ClkOutDivisi
);

701 
DFSDM_CfigClkOuutSour
(
ut32_t
 
DFSDM_ClkOutSour
);

702 
DFSDM_SeInjeedCvsiMode
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_InjeCvMode
);

703 
DFSDM_SeInjeedChl
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_InjeedChlx
);

704 
DFSDM_SeRegurChl
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_RegurChlx
);

705 
DFSDM_SSoweInjeedCvsi
(
DFSDM_TyDef
* 
DFSDMx
);

706 
DFSDM_SSoweRegurCvsi
(
DFSDM_TyDef
* 
DFSDMx
);

707 
DFSDM_SynchrousFr0InjeedS
(
DFSDM_TyDef
* 
DFSDMx
);

708 
DFSDM_SynchrousFr0RegurS
(
DFSDM_TyDef
* 
DFSDMx
);

709 
DFSDM_RegurCtuousModeCmd
(
DFSDM_TyDef
* 
DFSDMx
, 
FuniڮS
 
NewS
);

710 
DFSDM_InjeedCtuousModeCmd
(
DFSDM_TyDef
* 
DFSDMx
, 
FuniڮS
 
NewS
);

711 
DFSDM_FaModeCmd
(
DFSDM_TyDef
* 
DFSDMx
, 
FuniڮS
 
NewS
);

712 
DFSDM_CfigInjeedTrigg
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_Trigg
, ut32_
DFSDM_TriggEdge
);

713 
DFSDM_CfigBRKShtCcuDe
(
DFSDM_Chl_TyDef
* 
DFSDM_Chlx
, 
ut32_t
 
DFSDM_SCDBak_i
, 
FuniڮS
 
NewS
);

714 
DFSDM_CfigBRKAlogWchDog
(
DFSDM_Chl_TyDef
* 
DFSDM_Chlx
, 
ut32_t
 
DFSDM_SCDBak_i
, 
FuniڮS
 
NewS
);

715 
DFSDM_CfigShtCcuThshd
(
DFSDM_Chl_TyDef
* 
DFSDM_Chlx
, 
ut32_t
 
DFSDM_SCDThshd
);

716 
DFSDM_CfigAlogWchdog
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_AWDChlx
, ut32_
DFSDM_AWDFaMode
);

717 
DFSDM_CfigAWDFr
(
DFSDM_Chl_TyDef
* 
DFSDM_Chlx
, 
ut32_t
 
AWD_ScOrd
, ut32_
AWD_ScOvSameRio
);

718 
ut32_t
 
DFSDM_GAWDCvsiVue
(
DFSDM_Chl_TyDef
* 
DFSDM_Chlx
);

719 
DFSDM_SAWDThshd
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_HighThshd
, ut32_
DFSDM_LowThshd
);

720 
DFSDM_SeExemesDeChl
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_ExemChlx
);

721 
t32_t
 
DFSDM_GRegurCvsiDa
(
DFSDM_TyDef
* 
DFSDMx
);

722 
t32_t
 
DFSDM_GInjeedCvsiDa
(
DFSDM_TyDef
* 
DFSDMx
);

723 
t32_t
 
DFSDM_GMaxVue
(
DFSDM_TyDef
* 
DFSDMx
);

724 
t32_t
 
DFSDM_GMVue
(
DFSDM_TyDef
* 
DFSDMx
);

725 
t32_t
 
DFSDM_GMaxVueChl
(
DFSDM_TyDef
* 
DFSDMx
);

726 
t32_t
 
DFSDM_GMVueChl
(
DFSDM_TyDef
* 
DFSDMx
);

727 
ut32_t
 
DFSDM_GCvsiTime
(
DFSDM_TyDef
* 
DFSDMx
);

728 
DFSDM_DMATnsrCfig
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_DMACvsiMode
, 
FuniڮS
 
NewS
);

730 
DFSDM_ITCfig
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_IT
, 
FuniڮS
 
NewS
);

731 
DFSDM_ITClockAbnCmd
(
FuniڮS
 
NewS
);

732 
DFSDM_ITShtCcuDeCmd
(
FuniڮS
 
NewS
);

734 
FgStus
 
DFSDM_GFgStus
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_FLAG
);

735 
FgStus
 
DFSDM_GClockAbnFgStus
(
ut32_t
 
DFSDM_FLAG_CLKAbn
);

736 
FgStus
 
DFSDM_GShtCcuFgStus
(
ut32_t
 
DFSDM_FLAG_SCD
);

737 
FgStus
 
DFSDM_GWchdogFgStus
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_AWDChlx
, 
ut8_t
 
DFSDM_Thshd
);

739 
DFSDM_CˬFg
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_CLEARF
);

740 
DFSDM_CˬClockAbnFg
(
ut32_t
 
DFSDM_CLEARF_CLKAbn
);

741 
DFSDM_CˬShtCcuFg
(
ut32_t
 
DFSDM_CLEARF_SCD
);

742 
DFSDM_CˬAlogWchdogFg
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_AWDChlx
, 
ut8_t
 
DFSDM_Thshd
);

744 
ITStus
 
DFSDM_GITStus
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_IT
);

745 
ITStus
 
DFSDM_GClockAbnITStus
(
ut32_t
 
DFSDM_IT_CLKAbn
);

746 
ITStus
 
DFSDM_GGShtCcuITStus
(
ut32_t
 
DFSDM_IT_SCR
);

750 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_dma.h

30 #ide
__STM32F4xx_DMA_H


31 
	#__STM32F4xx_DMA_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
DMA_Chl
;

59 
ut32_t
 
DMA_PhBaAddr
;

61 
ut32_t
 
DMA_Memy0BaAddr
;

65 
ut32_t
 
DMA_DIR
;

69 
ut32_t
 
DMA_BufrSize
;

73 
ut32_t
 
DMA_PhInc
;

76 
ut32_t
 
DMA_MemyInc
;

79 
ut32_t
 
DMA_PhDaSize
;

82 
ut32_t
 
DMA_MemyDaSize
;

85 
ut32_t
 
DMA_Mode
;

90 
ut32_t
 
DMA_Priܙy
;

93 
ut32_t
 
DMA_FIFOMode
;

98 
ut32_t
 
DMA_FIFOThshd
;

101 
ut32_t
 
DMA_MemyBur
;

106 
ut32_t
 
DMA_PhBur
;

110 }
	tDMA_InTyDef
;

118 
	#IS_DMA_ALL_PERIPH
(
PERIPH
(((PERIPH=
DMA1_Sm0
) || \

119 ((
PERIPH
=
DMA1_Sm1
) || \

120 ((
PERIPH
=
DMA1_Sm2
) || \

121 ((
PERIPH
=
DMA1_Sm3
) || \

122 ((
PERIPH
=
DMA1_Sm4
) || \

123 ((
PERIPH
=
DMA1_Sm5
) || \

124 ((
PERIPH
=
DMA1_Sm6
) || \

125 ((
PERIPH
=
DMA1_Sm7
) || \

126 ((
PERIPH
=
DMA2_Sm0
) || \

127 ((
PERIPH
=
DMA2_Sm1
) || \

128 ((
PERIPH
=
DMA2_Sm2
) || \

129 ((
PERIPH
=
DMA2_Sm3
) || \

130 ((
PERIPH
=
DMA2_Sm4
) || \

131 ((
PERIPH
=
DMA2_Sm5
) || \

132 ((
PERIPH
=
DMA2_Sm6
) || \

133 ((
PERIPH
=
DMA2_Sm7
))

	)

135 
	#IS_DMA_ALL_CONTROLLER
(
CONTROLLER
(((CONTROLLER=
DMA1
) || \

136 ((
CONTROLLER
=
DMA2
))

	)

141 
	#DMA_Chl_0
 ((
ut32_t
)0x00000000)

	)

142 
	#DMA_Chl_1
 ((
ut32_t
)0x02000000)

	)

143 
	#DMA_Chl_2
 ((
ut32_t
)0x04000000)

	)

144 
	#DMA_Chl_3
 ((
ut32_t
)0x06000000)

	)

145 
	#DMA_Chl_4
 ((
ut32_t
)0x08000000)

	)

146 
	#DMA_Chl_5
 ((
ut32_t
)0x0A000000)

	)

147 
	#DMA_Chl_6
 ((
ut32_t
)0x0C000000)

	)

148 
	#DMA_Chl_7
 ((
ut32_t
)0x0E000000)

	)

150 
	#IS_DMA_CHANNEL
(
CHANNEL
(((CHANNEL=
DMA_Chl_0
) || \

151 ((
CHANNEL
=
DMA_Chl_1
) || \

152 ((
CHANNEL
=
DMA_Chl_2
) || \

153 ((
CHANNEL
=
DMA_Chl_3
) || \

154 ((
CHANNEL
=
DMA_Chl_4
) || \

155 ((
CHANNEL
=
DMA_Chl_5
) || \

156 ((
CHANNEL
=
DMA_Chl_6
) || \

157 ((
CHANNEL
=
DMA_Chl_7
))

	)

166 
	#DMA_DIR_PhToMemy
 ((
ut32_t
)0x00000000)

	)

167 
	#DMA_DIR_MemyToPh
 ((
ut32_t
)0x00000040)

	)

168 
	#DMA_DIR_MemyToMemy
 ((
ut32_t
)0x00000080)

	)

170 
	#IS_DMA_DIRECTION
(
DIRECTION
(((DIRECTION=
DMA_DIR_PhToMemy
 ) || \

171 ((
DIRECTION
=
DMA_DIR_MemyToPh
) || \

172 ((
DIRECTION
=
DMA_DIR_MemyToMemy
))

	)

181 
	#IS_DMA_BUFFER_SIZE
(
SIZE
(((SIZE>0x1&& ((SIZE< 0x10000))

	)

190 
	#DMA_PhInc_Eb
 ((
ut32_t
)0x00000200)

	)

191 
	#DMA_PhInc_Dib
 ((
ut32_t
)0x00000000)

	)

193 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
(((STATE=
DMA_PhInc_Eb
) || \

194 ((
STATE
=
DMA_PhInc_Dib
))

	)

203 
	#DMA_MemyInc_Eb
 ((
ut32_t
)0x00000400)

	)

204 
	#DMA_MemyInc_Dib
 ((
ut32_t
)0x00000000)

	)

206 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
(((STATE=
DMA_MemyInc_Eb
) || \

207 ((
STATE
=
DMA_MemyInc_Dib
))

	)

216 
	#DMA_PhDaSize_By
 ((
ut32_t
)0x00000000)

	)

217 
	#DMA_PhDaSize_HfWd
 ((
ut32_t
)0x00000800)

	)

218 
	#DMA_PhDaSize_Wd
 ((
ut32_t
)0x00001000)

	)

220 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
(((SIZE=
DMA_PhDaSize_By
) || \

221 ((
SIZE
=
DMA_PhDaSize_HfWd
) || \

222 ((
SIZE
=
DMA_PhDaSize_Wd
))

	)

231 
	#DMA_MemyDaSize_By
 ((
ut32_t
)0x00000000)

	)

232 
	#DMA_MemyDaSize_HfWd
 ((
ut32_t
)0x00002000)

	)

233 
	#DMA_MemyDaSize_Wd
 ((
ut32_t
)0x00004000)

	)

235 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
(((SIZE=
DMA_MemyDaSize_By
) || \

236 ((
SIZE
=
DMA_MemyDaSize_HfWd
) || \

237 ((
SIZE
=
DMA_MemyDaSize_Wd
 ))

	)

246 
	#DMA_Mode_Nm
 ((
ut32_t
)0x00000000)

	)

247 
	#DMA_Mode_Ccur
 ((
ut32_t
)0x00000100)

	)

249 
	#IS_DMA_MODE
(
MODE
(((MODE=
DMA_Mode_Nm
 ) || \

250 ((
MODE
=
DMA_Mode_Ccur
))

	)

259 
	#DMA_Priܙy_Low
 ((
ut32_t
)0x00000000)

	)

260 
	#DMA_Priܙy_Medium
 ((
ut32_t
)0x00010000)

	)

261 
	#DMA_Priܙy_High
 ((
ut32_t
)0x00020000)

	)

262 
	#DMA_Priܙy_VyHigh
 ((
ut32_t
)0x00030000)

	)

264 
	#IS_DMA_PRIORITY
(
PRIORITY
(((PRIORITY=
DMA_Priܙy_Low
 ) || \

265 ((
PRIORITY
=
DMA_Priܙy_Medium
) || \

266 ((
PRIORITY
=
DMA_Priܙy_High
) || \

267 ((
PRIORITY
=
DMA_Priܙy_VyHigh
))

	)

276 
	#DMA_FIFOMode_Dib
 ((
ut32_t
)0x00000000)

	)

277 
	#DMA_FIFOMode_Eb
 ((
ut32_t
)0x00000004)

	)

279 
	#IS_DMA_FIFO_MODE_STATE
(
STATE
(((STATE=
DMA_FIFOMode_Dib
 ) || \

280 ((
STATE
=
DMA_FIFOMode_Eb
))

	)

289 
	#DMA_FIFOThshd_1QurFu
 ((
ut32_t
)0x00000000)

	)

290 
	#DMA_FIFOThshd_HfFu
 ((
ut32_t
)0x00000001)

	)

291 
	#DMA_FIFOThshd_3QursFu
 ((
ut32_t
)0x00000002)

	)

292 
	#DMA_FIFOThshd_Fu
 ((
ut32_t
)0x00000003)

	)

294 
	#IS_DMA_FIFO_THRESHOLD
(
THRESHOLD
(((THRESHOLD=
DMA_FIFOThshd_1QurFu
 ) || \

295 ((
THRESHOLD
=
DMA_FIFOThshd_HfFu
) || \

296 ((
THRESHOLD
=
DMA_FIFOThshd_3QursFu
) || \

297 ((
THRESHOLD
=
DMA_FIFOThshd_Fu
))

	)

306 
	#DMA_MemyBur_Sg
 ((
ut32_t
)0x00000000)

	)

307 
	#DMA_MemyBur_INC4
 ((
ut32_t
)0x00800000)

	)

308 
	#DMA_MemyBur_INC8
 ((
ut32_t
)0x01000000)

	)

309 
	#DMA_MemyBur_INC16
 ((
ut32_t
)0x01800000)

	)

311 
	#IS_DMA_MEMORY_BURST
(
BURST
(((BURST=
DMA_MemyBur_Sg
) || \

312 ((
BURST
=
DMA_MemyBur_INC4
) || \

313 ((
BURST
=
DMA_MemyBur_INC8
) || \

314 ((
BURST
=
DMA_MemyBur_INC16
))

	)

323 
	#DMA_PhBur_Sg
 ((
ut32_t
)0x00000000)

	)

324 
	#DMA_PhBur_INC4
 ((
ut32_t
)0x00200000)

	)

325 
	#DMA_PhBur_INC8
 ((
ut32_t
)0x00400000)

	)

326 
	#DMA_PhBur_INC16
 ((
ut32_t
)0x00600000)

	)

328 
	#IS_DMA_PERIPHERAL_BURST
(
BURST
(((BURST=
DMA_PhBur_Sg
) || \

329 ((
BURST
=
DMA_PhBur_INC4
) || \

330 ((
BURST
=
DMA_PhBur_INC8
) || \

331 ((
BURST
=
DMA_PhBur_INC16
))

	)

340 
	#DMA_FIFOStus_Less1QurFu
 ((
ut32_t
)0x00000000 << 3)

	)

341 
	#DMA_FIFOStus_1QurFu
 ((
ut32_t
)0x00000001 << 3)

	)

342 
	#DMA_FIFOStus_HfFu
 ((
ut32_t
)0x00000002 << 3)

	)

343 
	#DMA_FIFOStus_3QursFu
 ((
ut32_t
)0x00000003 << 3)

	)

344 
	#DMA_FIFOStus_Emy
 ((
ut32_t
)0x00000004 << 3)

	)

345 
	#DMA_FIFOStus_Fu
 ((
ut32_t
)0x00000005 << 3)

	)

347 
	#IS_DMA_FIFO_STATUS
(
STATUS
(((STATUS=
DMA_FIFOStus_Less1QurFu
 ) || \

348 ((
STATUS
=
DMA_FIFOStus_HfFu
) || \

349 ((
STATUS
=
DMA_FIFOStus_1QurFu
) || \

350 ((
STATUS
=
DMA_FIFOStus_3QursFu
) || \

351 ((
STATUS
=
DMA_FIFOStus_Fu
) || \

352 ((
STATUS
=
DMA_FIFOStus_Emy
))

	)

360 
	#DMA_FLAG_FEIF0
 ((
ut32_t
)0x10800001)

	)

361 
	#DMA_FLAG_DMEIF0
 ((
ut32_t
)0x10800004)

	)

362 
	#DMA_FLAG_TEIF0
 ((
ut32_t
)0x10000008)

	)

363 
	#DMA_FLAG_HTIF0
 ((
ut32_t
)0x10000010)

	)

364 
	#DMA_FLAG_TCIF0
 ((
ut32_t
)0x10000020)

	)

365 
	#DMA_FLAG_FEIF1
 ((
ut32_t
)0x10000040)

	)

366 
	#DMA_FLAG_DMEIF1
 ((
ut32_t
)0x10000100)

	)

367 
	#DMA_FLAG_TEIF1
 ((
ut32_t
)0x10000200)

	)

368 
	#DMA_FLAG_HTIF1
 ((
ut32_t
)0x10000400)

	)

369 
	#DMA_FLAG_TCIF1
 ((
ut32_t
)0x10000800)

	)

370 
	#DMA_FLAG_FEIF2
 ((
ut32_t
)0x10010000)

	)

371 
	#DMA_FLAG_DMEIF2
 ((
ut32_t
)0x10040000)

	)

372 
	#DMA_FLAG_TEIF2
 ((
ut32_t
)0x10080000)

	)

373 
	#DMA_FLAG_HTIF2
 ((
ut32_t
)0x10100000)

	)

374 
	#DMA_FLAG_TCIF2
 ((
ut32_t
)0x10200000)

	)

375 
	#DMA_FLAG_FEIF3
 ((
ut32_t
)0x10400000)

	)

376 
	#DMA_FLAG_DMEIF3
 ((
ut32_t
)0x11000000)

	)

377 
	#DMA_FLAG_TEIF3
 ((
ut32_t
)0x12000000)

	)

378 
	#DMA_FLAG_HTIF3
 ((
ut32_t
)0x14000000)

	)

379 
	#DMA_FLAG_TCIF3
 ((
ut32_t
)0x18000000)

	)

380 
	#DMA_FLAG_FEIF4
 ((
ut32_t
)0x20000001)

	)

381 
	#DMA_FLAG_DMEIF4
 ((
ut32_t
)0x20000004)

	)

382 
	#DMA_FLAG_TEIF4
 ((
ut32_t
)0x20000008)

	)

383 
	#DMA_FLAG_HTIF4
 ((
ut32_t
)0x20000010)

	)

384 
	#DMA_FLAG_TCIF4
 ((
ut32_t
)0x20000020)

	)

385 
	#DMA_FLAG_FEIF5
 ((
ut32_t
)0x20000040)

	)

386 
	#DMA_FLAG_DMEIF5
 ((
ut32_t
)0x20000100)

	)

387 
	#DMA_FLAG_TEIF5
 ((
ut32_t
)0x20000200)

	)

388 
	#DMA_FLAG_HTIF5
 ((
ut32_t
)0x20000400)

	)

389 
	#DMA_FLAG_TCIF5
 ((
ut32_t
)0x20000800)

	)

390 
	#DMA_FLAG_FEIF6
 ((
ut32_t
)0x20010000)

	)

391 
	#DMA_FLAG_DMEIF6
 ((
ut32_t
)0x20040000)

	)

392 
	#DMA_FLAG_TEIF6
 ((
ut32_t
)0x20080000)

	)

393 
	#DMA_FLAG_HTIF6
 ((
ut32_t
)0x20100000)

	)

394 
	#DMA_FLAG_TCIF6
 ((
ut32_t
)0x20200000)

	)

395 
	#DMA_FLAG_FEIF7
 ((
ut32_t
)0x20400000)

	)

396 
	#DMA_FLAG_DMEIF7
 ((
ut32_t
)0x21000000)

	)

397 
	#DMA_FLAG_TEIF7
 ((
ut32_t
)0x22000000)

	)

398 
	#DMA_FLAG_HTIF7
 ((
ut32_t
)0x24000000)

	)

399 
	#DMA_FLAG_TCIF7
 ((
ut32_t
)0x28000000)

	)

401 
	#IS_DMA_CLEAR_FLAG
(
FLAG
) ((((FLAG) & 0x30000000) != 0x30000000) && (((FLAG) & 0x30000000) != 0) && \

402 (((
FLAG
& 0xC002F082=0x00&& ((FLAG!0x00))

	)

404 
	#IS_DMA_GET_FLAG
(
FLAG
(((FLAG=
DMA_FLAG_TCIF0
|| ((FLAG=
DMA_FLAG_HTIF0
) || \

405 ((
FLAG
=
DMA_FLAG_TEIF0
|| ((FLAG=
DMA_FLAG_DMEIF0
) || \

406 ((
FLAG
=
DMA_FLAG_FEIF0
|| ((FLAG=
DMA_FLAG_TCIF1
) || \

407 ((
FLAG
=
DMA_FLAG_HTIF1
|| ((FLAG=
DMA_FLAG_TEIF1
) || \

408 ((
FLAG
=
DMA_FLAG_DMEIF1
|| ((FLAG=
DMA_FLAG_FEIF1
) || \

409 ((
FLAG
=
DMA_FLAG_TCIF2
|| ((FLAG=
DMA_FLAG_HTIF2
) || \

410 ((
FLAG
=
DMA_FLAG_TEIF2
|| ((FLAG=
DMA_FLAG_DMEIF2
) || \

411 ((
FLAG
=
DMA_FLAG_FEIF2
|| ((FLAG=
DMA_FLAG_TCIF3
) || \

412 ((
FLAG
=
DMA_FLAG_HTIF3
|| ((FLAG=
DMA_FLAG_TEIF3
) || \

413 ((
FLAG
=
DMA_FLAG_DMEIF3
|| ((FLAG=
DMA_FLAG_FEIF3
) || \

414 ((
FLAG
=
DMA_FLAG_TCIF4
|| ((FLAG=
DMA_FLAG_HTIF4
) || \

415 ((
FLAG
=
DMA_FLAG_TEIF4
|| ((FLAG=
DMA_FLAG_DMEIF4
) || \

416 ((
FLAG
=
DMA_FLAG_FEIF4
|| ((FLAG=
DMA_FLAG_TCIF5
) || \

417 ((
FLAG
=
DMA_FLAG_HTIF5
|| ((FLAG=
DMA_FLAG_TEIF5
) || \

418 ((
FLAG
=
DMA_FLAG_DMEIF5
|| ((FLAG=
DMA_FLAG_FEIF5
) || \

419 ((
FLAG
=
DMA_FLAG_TCIF6
|| ((FLAG=
DMA_FLAG_HTIF6
) || \

420 ((
FLAG
=
DMA_FLAG_TEIF6
|| ((FLAG=
DMA_FLAG_DMEIF6
) || \

421 ((
FLAG
=
DMA_FLAG_FEIF6
|| ((FLAG=
DMA_FLAG_TCIF7
) || \

422 ((
FLAG
=
DMA_FLAG_HTIF7
|| ((FLAG=
DMA_FLAG_TEIF7
) || \

423 ((
FLAG
=
DMA_FLAG_DMEIF7
|| ((FLAG=
DMA_FLAG_FEIF7
))

	)

432 
	#DMA_IT_TC
 ((
ut32_t
)0x00000010)

	)

433 
	#DMA_IT_HT
 ((
ut32_t
)0x00000008)

	)

434 
	#DMA_IT_TE
 ((
ut32_t
)0x00000004)

	)

435 
	#DMA_IT_DME
 ((
ut32_t
)0x00000002)

	)

436 
	#DMA_IT_FE
 ((
ut32_t
)0x00000080)

	)

438 
	#IS_DMA_CONFIG_IT
(
IT
((((IT& 0xFFFFFF61=0x00&& ((IT!0x00))

	)

447 
	#DMA_IT_FEIF0
 ((
ut32_t
)0x90000001)

	)

448 
	#DMA_IT_DMEIF0
 ((
ut32_t
)0x10001004)

	)

449 
	#DMA_IT_TEIF0
 ((
ut32_t
)0x10002008)

	)

450 
	#DMA_IT_HTIF0
 ((
ut32_t
)0x10004010)

	)

451 
	#DMA_IT_TCIF0
 ((
ut32_t
)0x10008020)

	)

452 
	#DMA_IT_FEIF1
 ((
ut32_t
)0x90000040)

	)

453 
	#DMA_IT_DMEIF1
 ((
ut32_t
)0x10001100)

	)

454 
	#DMA_IT_TEIF1
 ((
ut32_t
)0x10002200)

	)

455 
	#DMA_IT_HTIF1
 ((
ut32_t
)0x10004400)

	)

456 
	#DMA_IT_TCIF1
 ((
ut32_t
)0x10008800)

	)

457 
	#DMA_IT_FEIF2
 ((
ut32_t
)0x90010000)

	)

458 
	#DMA_IT_DMEIF2
 ((
ut32_t
)0x10041000)

	)

459 
	#DMA_IT_TEIF2
 ((
ut32_t
)0x10082000)

	)

460 
	#DMA_IT_HTIF2
 ((
ut32_t
)0x10104000)

	)

461 
	#DMA_IT_TCIF2
 ((
ut32_t
)0x10208000)

	)

462 
	#DMA_IT_FEIF3
 ((
ut32_t
)0x90400000)

	)

463 
	#DMA_IT_DMEIF3
 ((
ut32_t
)0x11001000)

	)

464 
	#DMA_IT_TEIF3
 ((
ut32_t
)0x12002000)

	)

465 
	#DMA_IT_HTIF3
 ((
ut32_t
)0x14004000)

	)

466 
	#DMA_IT_TCIF3
 ((
ut32_t
)0x18008000)

	)

467 
	#DMA_IT_FEIF4
 ((
ut32_t
)0xA0000001)

	)

468 
	#DMA_IT_DMEIF4
 ((
ut32_t
)0x20001004)

	)

469 
	#DMA_IT_TEIF4
 ((
ut32_t
)0x20002008)

	)

470 
	#DMA_IT_HTIF4
 ((
ut32_t
)0x20004010)

	)

471 
	#DMA_IT_TCIF4
 ((
ut32_t
)0x20008020)

	)

472 
	#DMA_IT_FEIF5
 ((
ut32_t
)0xA0000040)

	)

473 
	#DMA_IT_DMEIF5
 ((
ut32_t
)0x20001100)

	)

474 
	#DMA_IT_TEIF5
 ((
ut32_t
)0x20002200)

	)

475 
	#DMA_IT_HTIF5
 ((
ut32_t
)0x20004400)

	)

476 
	#DMA_IT_TCIF5
 ((
ut32_t
)0x20008800)

	)

477 
	#DMA_IT_FEIF6
 ((
ut32_t
)0xA0010000)

	)

478 
	#DMA_IT_DMEIF6
 ((
ut32_t
)0x20041000)

	)

479 
	#DMA_IT_TEIF6
 ((
ut32_t
)0x20082000)

	)

480 
	#DMA_IT_HTIF6
 ((
ut32_t
)0x20104000)

	)

481 
	#DMA_IT_TCIF6
 ((
ut32_t
)0x20208000)

	)

482 
	#DMA_IT_FEIF7
 ((
ut32_t
)0xA0400000)

	)

483 
	#DMA_IT_DMEIF7
 ((
ut32_t
)0x21001000)

	)

484 
	#DMA_IT_TEIF7
 ((
ut32_t
)0x22002000)

	)

485 
	#DMA_IT_HTIF7
 ((
ut32_t
)0x24004000)

	)

486 
	#DMA_IT_TCIF7
 ((
ut32_t
)0x28008000)

	)

488 
	#IS_DMA_CLEAR_IT
(
IT
) ((((IT) & 0x30000000) != 0x30000000) && \

489 (((
IT
) & 0x30000000) != 0) && ((IT) != 0x00) && \

490 (((
IT
& 0x40820082=0x00))

	)

492 
	#IS_DMA_GET_IT
(
IT
(((IT=
DMA_IT_TCIF0
|| ((IT=
DMA_IT_HTIF0
) || \

493 ((
IT
=
DMA_IT_TEIF0
|| ((IT=
DMA_IT_DMEIF0
) || \

494 ((
IT
=
DMA_IT_FEIF0
|| ((IT=
DMA_IT_TCIF1
) || \

495 ((
IT
=
DMA_IT_HTIF1
|| ((IT=
DMA_IT_TEIF1
) || \

496 ((
IT
=
DMA_IT_DMEIF1
)|| ((IT=
DMA_IT_FEIF1
) || \

497 ((
IT
=
DMA_IT_TCIF2
|| ((IT=
DMA_IT_HTIF2
) || \

498 ((
IT
=
DMA_IT_TEIF2
|| ((IT=
DMA_IT_DMEIF2
) || \

499 ((
IT
=
DMA_IT_FEIF2
|| ((IT=
DMA_IT_TCIF3
) || \

500 ((
IT
=
DMA_IT_HTIF3
|| ((IT=
DMA_IT_TEIF3
) || \

501 ((
IT
=
DMA_IT_DMEIF3
)|| ((IT=
DMA_IT_FEIF3
) || \

502 ((
IT
=
DMA_IT_TCIF4
|| ((IT=
DMA_IT_HTIF4
) || \

503 ((
IT
=
DMA_IT_TEIF4
|| ((IT=
DMA_IT_DMEIF4
) || \

504 ((
IT
=
DMA_IT_FEIF4
|| ((IT=
DMA_IT_TCIF5
) || \

505 ((
IT
=
DMA_IT_HTIF5
|| ((IT=
DMA_IT_TEIF5
) || \

506 ((
IT
=
DMA_IT_DMEIF5
)|| ((IT=
DMA_IT_FEIF5
) || \

507 ((
IT
=
DMA_IT_TCIF6
|| ((IT=
DMA_IT_HTIF6
) || \

508 ((
IT
=
DMA_IT_TEIF6
|| ((IT=
DMA_IT_DMEIF6
) || \

509 ((
IT
=
DMA_IT_FEIF6
|| ((IT=
DMA_IT_TCIF7
) || \

510 ((
IT
=
DMA_IT_HTIF7
|| ((IT=
DMA_IT_TEIF7
) || \

511 ((
IT
=
DMA_IT_DMEIF7
)|| ((IT=
DMA_IT_FEIF7
))

	)

520 
	#DMA_PINCOS_Psize
 ((
ut32_t
)0x00000000)

	)

521 
	#DMA_PINCOS_WdAligd
 ((
ut32_t
)0x00008000)

	)

523 
	#IS_DMA_PINCOS_SIZE
(
SIZE
(((SIZE=
DMA_PINCOS_Psize
) || \

524 ((
SIZE
=
DMA_PINCOS_WdAligd
))

	)

533 
	#DMA_FlowCl_Memy
 ((
ut32_t
)0x00000000)

	)

534 
	#DMA_FlowCl_Ph
 ((
ut32_t
)0x00000020)

	)

536 
	#IS_DMA_FLOW_CTRL
(
CTRL
(((CTRL=
DMA_FlowCl_Memy
) || \

537 ((
CTRL
=
DMA_FlowCl_Ph
))

	)

546 
	#DMA_Memy_0
 ((
ut32_t
)0x00000000)

	)

547 
	#DMA_Memy_1
 ((
ut32_t
)0x00080000)

	)

549 
	#IS_DMA_CURRENT_MEM
(
MEM
(((MEM=
DMA_Memy_0
|| ((MEM=
DMA_Memy_1
))

	)

562 
DMA_DeIn
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

565 
DMA_In
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
DMA_InTyDef
* 
DMA_InSu
);

566 
DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
);

567 
DMA_Cmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
);

570 
DMA_PhIncOfftSizeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_Pcos
);

571 
DMA_FlowCڌrCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FlowCl
);

574 
DMA_SCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut16_t
 
Cou
);

575 
ut16_t
 
DMA_GCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

578 
DMA_DoubBufrModeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
Memy1BaAddr
,

579 
ut32_t
 
DMA_CutMemy
);

580 
DMA_DoubBufrModeCmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
);

581 
DMA_MemyTgCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
MemyBaAddr
,

582 
ut32_t
 
DMA_MemyTg
);

583 
ut32_t
 
DMA_GCutMemyTg
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

586 
FuniڮS
 
DMA_GCmdStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

587 
ut32_t
 
DMA_GFIFOStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

588 
FgStus
 
DMA_GFgStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
);

589 
DMA_CˬFg
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
);

590 
DMA_ITCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
);

591 
ITStus
 
DMA_GITStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
);

592 
DMA_CˬITPdgB
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
);

594 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_dma2d.h

30 #ide
__STM32F4xx_DMA2D_H


31 
	#__STM32F4xx_DMA2D_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
DMA2D_Mode
;

59 
ut32_t
 
DMA2D_CMode
;

62 
ut32_t
 
DMA2D_OuutBlue
;

70 
ut32_t
 
DMA2D_OuutG
;

78 
ut32_t
 
DMA2D_OuutRed
;

86 
ut32_t
 
DMA2D_OuutAha
;

92 
ut32_t
 
DMA2D_OuutMemyAdd
;

95 
ut32_t
 
DMA2D_OuutOfft
;

98 
ut32_t
 
DMA2D_NumbOfLe
;

101 
ut32_t
 
DMA2D_PixPLe
;

103 } 
	tDMA2D_InTyDef
;

109 
ut32_t
 
DMA2D_FGMA
;

112 
ut32_t
 
DMA2D_FGO
;

115 
ut32_t
 
DMA2D_FGCM
;

118 
ut32_t
 
DMA2D_FG_CLUT_CM
;

121 
ut32_t
 
DMA2D_FG_CLUT_SIZE
;

124 
ut32_t
 
DMA2D_FGPFC_ALPHA_MODE
;

127 
ut32_t
 
DMA2D_FGPFC_ALPHA_VALUE
;

130 
ut32_t
 
DMA2D_FGC_BLUE
;

133 
ut32_t
 
DMA2D_FGC_GREEN
;

136 
ut32_t
 
DMA2D_FGC_RED
;

139 
ut32_t
 
DMA2D_FGCMAR
;

141 } 
	tDMA2D_FG_InTyDef
;

146 
ut32_t
 
DMA2D_BGMA
;

149 
ut32_t
 
DMA2D_BGO
;

152 
ut32_t
 
DMA2D_BGCM
;

155 
ut32_t
 
DMA2D_BG_CLUT_CM
;

158 
ut32_t
 
DMA2D_BG_CLUT_SIZE
;

161 
ut32_t
 
DMA2D_BGPFC_ALPHA_MODE
;

164 
ut32_t
 
DMA2D_BGPFC_ALPHA_VALUE
;

167 
ut32_t
 
DMA2D_BGC_BLUE
;

170 
ut32_t
 
DMA2D_BGC_GREEN
;

173 
ut32_t
 
DMA2D_BGC_RED
;

176 
ut32_t
 
DMA2D_BGCMAR
;

178 } 
	tDMA2D_BG_InTyDef
;

193 
	#DMA2D_M2M
 ((
ut32_t
)0x00000000)

	)

194 
	#DMA2D_M2M_PFC
 ((
ut32_t
)0x00010000)

	)

195 
	#DMA2D_M2M_BLEND
 ((
ut32_t
)0x00020000)

	)

196 
	#DMA2D_R2M
 ((
ut32_t
)0x00030000)

	)

198 
	#IS_DMA2D_MODE
(
MODE
(((MODE=
DMA2D_M2M
|| ((MODE=
DMA2D_M2M_PFC
) || \

199 ((
MODE
=
DMA2D_M2M_BLEND
|| ((MODE=
DMA2D_R2M
))

	)

209 
	#DMA2D_ARGB8888
 ((
ut32_t
)0x00000000)

	)

210 
	#DMA2D_RGB888
 ((
ut32_t
)0x00000001)

	)

211 
	#DMA2D_RGB565
 ((
ut32_t
)0x00000002)

	)

212 
	#DMA2D_ARGB1555
 ((
ut32_t
)0x00000003)

	)

213 
	#DMA2D_ARGB4444
 ((
ut32_t
)0x00000004)

	)

215 
	#IS_DMA2D_CMODE
(
MODE_ARGB
(((MODE_ARGB=
DMA2D_ARGB8888
|| ((MODE_ARGB=
DMA2D_RGB888
) || \

216 ((
MODE_ARGB
=
DMA2D_RGB565
|| ((MODE_ARGB=
DMA2D_ARGB1555
) || \

217 ((
MODE_ARGB
=
DMA2D_ARGB4444
))

	)

227 
	#DMA2D_Ouut_C
 ((
ut32_t
)0x000000FF)

	)

229 
	#IS_DMA2D_OGREEN
(
OGREEN
((OGREEN<
DMA2D_Ouut_C
)

	)

230 
	#IS_DMA2D_ORED
(
ORED
((ORED<
DMA2D_Ouut_C
)

	)

231 
	#IS_DMA2D_OBLUE
(
OBLUE
((OBLUE<
DMA2D_Ouut_C
)

	)

232 
	#IS_DMA2D_OALPHA
(
OALPHA
((OALPHA<
DMA2D_Ouut_C
)

	)

241 
	#DMA2D_OUTPUT_OFFSET
 ((
ut32_t
)0x00003FFF)

	)

243 
	#IS_DMA2D_OUTPUT_OFFSET
(
OOFFSET
((OOFFSET<
DMA2D_OUTPUT_OFFSET
)

	)

254 
	#DMA2D_pix
 ((
ut32_t
)0x00003FFF)

	)

255 
	#DMA2D_Le
 ((
ut32_t
)0x0000FFFF)

	)

257 
	#IS_DMA2D_LINE
(
LINE
((LINE<
DMA2D_Le
)

	)

258 
	#IS_DMA2D_PIXEL
(
PIXEL
((PIXEL<
DMA2D_pix
)

	)

268 
	#OFFSET
 ((
ut32_t
)0x00003FFF)

	)

270 
	#IS_DMA2D_FGO
(
FGO
((FGO<
OFFSET
)

	)

272 
	#IS_DMA2D_BGO
(
BGO
((BGO<
OFFSET
)

	)

283 
	#CM_ARGB8888
 ((
ut32_t
)0x00000000)

	)

284 
	#CM_RGB888
 ((
ut32_t
)0x00000001)

	)

285 
	#CM_RGB565
 ((
ut32_t
)0x00000002)

	)

286 
	#CM_ARGB1555
 ((
ut32_t
)0x00000003)

	)

287 
	#CM_ARGB4444
 ((
ut32_t
)0x00000004)

	)

288 
	#CM_L8
 ((
ut32_t
)0x00000005)

	)

289 
	#CM_AL44
 ((
ut32_t
)0x00000006)

	)

290 
	#CM_AL88
 ((
ut32_t
)0x00000007)

	)

291 
	#CM_L4
 ((
ut32_t
)0x00000008)

	)

292 
	#CM_A8
 ((
ut32_t
)0x00000009)

	)

293 
	#CM_A4
 ((
ut32_t
)0x0000000A)

	)

295 
	#IS_DMA2D_FGCM
(
FGCM
(((FGCM=
CM_ARGB8888
|| ((FGCM=
CM_RGB888
) || \

296 ((
FGCM
=
CM_RGB565
|| ((FGCM=
CM_ARGB1555
) || \

297 ((
FGCM
=
CM_ARGB4444
|| ((FGCM=
CM_L8
) || \

298 ((
FGCM
=
CM_AL44
|| ((FGCM=
CM_AL88
) || \

299 ((
FGCM
=
CM_L4
|| ((FGCM=
CM_A8
) || \

300 ((
FGCM
=
CM_A4
))

	)

302 
	#IS_DMA2D_BGCM
(
BGCM
(((BGCM=
CM_ARGB8888
|| ((BGCM=
CM_RGB888
) || \

303 ((
BGCM
=
CM_RGB565
|| ((BGCM=
CM_ARGB1555
) || \

304 ((
BGCM
=
CM_ARGB4444
|| ((BGCM=
CM_L8
) || \

305 ((
BGCM
=
CM_AL44
|| ((BGCM=
CM_AL88
) || \

306 ((
BGCM
=
CM_L4
|| ((BGCM=
CM_A8
) || \

307 ((
BGCM
=
CM_A4
))

	)

317 
	#CLUT_CM_ARGB8888
 ((
ut32_t
)0x00000000)

	)

318 
	#CLUT_CM_RGB888
 ((
ut32_t
)0x00000001)

	)

320 
	#IS_DMA2D_FG_CLUT_CM
(
FG_CLUT_CM
(((FG_CLUT_CM=
CLUT_CM_ARGB8888
|| ((FG_CLUT_CM=
CLUT_CM_RGB888
))

	)

322 
	#IS_DMA2D_BG_CLUT_CM
(
BG_CLUT_CM
(((BG_CLUT_CM=
CLUT_CM_ARGB8888
|| ((BG_CLUT_CM=
CLUT_CM_RGB888
))

	)

332 
	#COLOR_VALUE
 ((
ut32_t
)0x000000FF)

	)

334 
	#IS_DMA2D_FG_CLUT_SIZE
(
FG_CLUT_SIZE
((FG_CLUT_SIZE<
COLOR_VALUE
)

	)

336 
	#IS_DMA2D_FG_ALPHA_VALUE
(
FG_ALPHA_VALUE
((FG_ALPHA_VALUE<
COLOR_VALUE
)

	)

337 
	#IS_DMA2D_FGC_BLUE
(
FGC_BLUE
((FGC_BLUE<
COLOR_VALUE
)

	)

338 
	#IS_DMA2D_FGC_GREEN
(
FGC_GREEN
((FGC_GREEN<
COLOR_VALUE
)

	)

339 
	#IS_DMA2D_FGC_RED
(
FGC_RED
((FGC_RED<
COLOR_VALUE
)

	)

341 
	#IS_DMA2D_BG_CLUT_SIZE
(
BG_CLUT_SIZE
((BG_CLUT_SIZE<
COLOR_VALUE
)

	)

343 
	#IS_DMA2D_BG_ALPHA_VALUE
(
BG_ALPHA_VALUE
((BG_ALPHA_VALUE<
COLOR_VALUE
)

	)

344 
	#IS_DMA2D_BGC_BLUE
(
BGC_BLUE
((BGC_BLUE<
COLOR_VALUE
)

	)

345 
	#IS_DMA2D_BGC_GREEN
(
BGC_GREEN
((BGC_GREEN<
COLOR_VALUE
)

	)

346 
	#IS_DMA2D_BGC_RED
(
BGC_RED
((BGC_RED<
COLOR_VALUE
)

	)

356 
	#NO_MODIF_ALPHA_VALUE
 ((
ut32_t
)0x00000000)

	)

357 
	#REPLACE_ALPHA_VALUE
 ((
ut32_t
)0x00000001)

	)

358 
	#COMBINE_ALPHA_VALUE
 ((
ut32_t
)0x00000002)

	)

360 
	#IS_DMA2D_FG_ALPHA_MODE
(
FG_ALPHA_MODE
(((FG_ALPHA_MODE=
NO_MODIF_ALPHA_VALUE
) || \

361 ((
FG_ALPHA_MODE
=
REPLACE_ALPHA_VALUE
) || \

362 ((
FG_ALPHA_MODE
=
COMBINE_ALPHA_VALUE
))

	)

364 
	#IS_DMA2D_BG_ALPHA_MODE
(
BG_ALPHA_MODE
(((BG_ALPHA_MODE=
NO_MODIF_ALPHA_VALUE
) || \

365 ((
BG_ALPHA_MODE
=
REPLACE_ALPHA_VALUE
) || \

366 ((
BG_ALPHA_MODE
=
COMBINE_ALPHA_VALUE
))

	)

376 
	#DMA2D_IT_CE
 
DMA2D_CR_CEIE


	)

377 
	#DMA2D_IT_CTC
 
DMA2D_CR_CTCIE


	)

378 
	#DMA2D_IT_CAE
 
DMA2D_CR_CAEIE


	)

379 
	#DMA2D_IT_TW
 
DMA2D_CR_TWIE


	)

380 
	#DMA2D_IT_TC
 
DMA2D_CR_TCIE


	)

381 
	#DMA2D_IT_TE
 
DMA2D_CR_TEIE


	)

383 
	#IS_DMA2D_IT
(
IT
(((IT=
DMA2D_IT_CTC
|| ((IT=
DMA2D_IT_CAE
) || \

384 ((
IT
=
DMA2D_IT_TW
|| ((IT=
DMA2D_IT_TC
) || \

385 ((
IT
=
DMA2D_IT_TE
|| ((IT=
DMA2D_IT_CE
))

	)

395 
	#DMA2D_FLAG_CE
 
DMA2D_ISR_CEIF


	)

396 
	#DMA2D_FLAG_CTC
 
DMA2D_ISR_CTCIF


	)

397 
	#DMA2D_FLAG_CAE
 
DMA2D_ISR_CAEIF


	)

398 
	#DMA2D_FLAG_TW
 
DMA2D_ISR_TWIF


	)

399 
	#DMA2D_FLAG_TC
 
DMA2D_ISR_TCIF


	)

400 
	#DMA2D_FLAG_TE
 
DMA2D_ISR_TEIF


	)

403 
	#IS_DMA2D_GET_FLAG
(
FLAG
(((FLAG=
DMA2D_FLAG_CTC
|| ((FLAG=
DMA2D_FLAG_CAE
) || \

404 ((
FLAG
=
DMA2D_FLAG_TW
|| ((FLAG=
DMA2D_FLAG_TC
) || \

405 ((
FLAG
=
DMA2D_FLAG_TE
|| ((FLAG=
DMA2D_FLAG_CE
))

	)

416 
	#DEADTIME
 ((
ut32_t
)0x000000FF)

	)

418 
	#IS_DMA2D_DEAD_TIME
(
DEAD_TIME
((DEAD_TIME<
DEADTIME
)

	)

421 
	#LINE_WATERMARK
 
DMA2D_LWR_LW


	)

423 
	#IS_DMA2D_LeWmk
(
LeWmk
((LeWmk<
LINE_WATERMARK
)

	)

437 
DMA2D_DeIn
();

440 
DMA2D_In
(
DMA2D_InTyDef
* 
DMA2D_InSu
);

441 
DMA2D_SuIn
(
DMA2D_InTyDef
* 
DMA2D_InSu
);

442 
DMA2D_STnsr
();

443 
DMA2D_AbtTnsr
();

444 
DMA2D_Sud
(
FuniڮS
 
NewS
);

445 
DMA2D_FGCfig
(
DMA2D_FG_InTyDef
* 
DMA2D_FG_InSu
);

446 
DMA2D_FG_SuIn
(
DMA2D_FG_InTyDef
* 
DMA2D_FG_InSu
);

447 
DMA2D_BGCfig
(
DMA2D_BG_InTyDef
* 
DMA2D_BG_InSu
);

448 
DMA2D_BG_SuIn
(
DMA2D_BG_InTyDef
* 
DMA2D_BG_InSu
);

449 
DMA2D_FGS
(
FuniڮS
 
NewS
);

450 
DMA2D_BGS
(
FuniڮS
 
NewS
);

451 
DMA2D_DdTimeCfig
(
ut32_t
 
DMA2D_DdTime
, 
FuniڮS
 
NewS
);

452 
DMA2D_LeWmkCfig
(
ut32_t
 
DMA2D_LWmkCfig
);

455 
DMA2D_ITCfig
(
ut32_t
 
DMA2D_IT
, 
FuniڮS
 
NewS
);

456 
FgStus
 
DMA2D_GFgStus
(
ut32_t
 
DMA2D_FLAG
);

457 
DMA2D_CˬFg
(
ut32_t
 
DMA2D_FLAG
);

458 
ITStus
 
DMA2D_GITStus
(
ut32_t
 
DMA2D_IT
);

459 
DMA2D_CˬITPdgB
(
ut32_t
 
DMA2D_IT
);

461 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_dsi.h

29 #ide
__STM32F4xx_DSI_H


30 
	#__STM32F4xx_DSI_H


	)

32 #ifde
__lulus


37 
	~"m32f4xx.h
"

46 #i
defed
(
STM32F469_479xx
)

53 
ut32_t
 
AutomicClockLeCڌ
;

56 
ut32_t
 
TXEsCkdiv
;

59 
ut32_t
 
NumbOfLes
;

62 }
	tDSI_InTyDef
;

69 
ut32_t
 
PLLNDIV
;

72 
ut32_t
 
PLLIDF
;

75 
ut32_t
 
PLLODF
;

78 }
	tDSI_PLLInTyDef
;

85 
ut32_t
 
VtuChlID
;

87 
ut32_t
 
CCodg
;

90 
ut32_t
 
LoolyPacked
;

94 
ut32_t
 
Mode
;

97 
ut32_t
 
PackSize
;

99 
ut32_t
 
NumbOfChunks
;

101 
ut32_t
 
NuPackSize
;

103 
ut32_t
 
HSPެy
;

106 
ut32_t
 
VSPެy
;

109 
ut32_t
 
DEPެy
;

112 
ut32_t
 
HizڏlSyncAive
;

114 
ut32_t
 
HizڏlBackPch
;

116 
ut32_t
 
HizڏlLe
;

118 
ut32_t
 
VtilSyncAive
;

120 
ut32_t
 
VtilBackPch
;

122 
ut32_t
 
VtilFrtPch
;

124 
ut32_t
 
VtilAive
;

126 
ut32_t
 
LPCommdEb
;

129 
ut32_t
 
LPLgePackSize
;

132 
ut32_t
 
LPVACTLgePackSize
;

135 
ut32_t
 
LPHizڏlFrtPchEb
;

138 
ut32_t
 
LPHizڏlBackPchEb
;

141 
ut32_t
 
LPVtilAiveEb
;

144 
ut32_t
 
LPVtilFrtPchEb
;

147 
ut32_t
 
LPVtilBackPchEb
;

150 
ut32_t
 
LPVtilSyncAiveEb
;

153 
ut32_t
 
FmeBTAAcknowdgeEb
;

156 }
	tDSI_VidCfgTyDef
;

163 
ut32_t
 
VtuChlID
;

165 
ut32_t
 
CCodg
;

168 
ut32_t
 
CommdSize
;

171 
ut32_t
 
TrgEfSour
;

174 
ut32_t
 
TrgEfPެy
;

177 
ut32_t
 
HSPެy
;

180 
ut32_t
 
VSPެy
;

183 
ut32_t
 
DEPެy
;

186 
ut32_t
 
VSyncP
;

189 
ut32_t
 
AutomicReesh
;

192 
ut32_t
 
TEAcknowdgeReque
;

195 }
	tDSI_CmdCfgTyDef
;

202 
ut32_t
 
LPGShtWreNoP
;

205 
ut32_t
 
LPGShtWreOP
;

208 
ut32_t
 
LPGShtWreTwoP
;

211 
ut32_t
 
LPGShtRdNoP
;

214 
ut32_t
 
LPGShtRdOP
;

217 
ut32_t
 
LPGShtRdTwoP
;

220 
ut32_t
 
LPGLgWre
;

223 
ut32_t
 
LPDcsShtWreNoP
;

226 
ut32_t
 
LPDcsShtWreOP
;

229 
ut32_t
 
LPDcsShtRdNoP
;

232 
ut32_t
 
LPDcsLgWre
;

235 
ut32_t
 
LPMaxRdPack
;

238 
ut32_t
 
AcknowdgeReque
;

241 }
	tDSI_LPCmdTyDef
;

248 
ut32_t
 
ClockLeHS2LPTime
;

251 
ut32_t
 
ClockLeLP2HSTime
;

254 
ut32_t
 
DaLeHS2LPTime
;

257 
ut32_t
 
DaLeLP2HSTime
;

260 
ut32_t
 
DaLeMaxRdTime
;

262 
ut32_t
 
StWaTime
;

265 }
	tDSI_PHY_TimTyDef
;

272 
ut32_t
 
TimeoutCkdiv
;

274 
ut32_t
 
HighSedTnsmissiTimeout
;

276 
ut32_t
 
LowPowReiTimeout
;

278 
ut32_t
 
HighSedRdTimeout
;

280 
ut32_t
 
LowPowRdTimeout
;

282 
ut32_t
 
HighSedWreTimeout
;

284 
ut32_t
 
HighSedWrePMode
;

287 
ut32_t
 
LowPowWreTimeout
;

289 
ut32_t
 
BTATimeout
;

291 }
	tDSI_HOST_TimeoutTyDef
;

297 
	#DSI_ENTER_IDLE_MODE
 0x39

	)

298 
	#DSI_ENTER_INVERT_MODE
 0x21

	)

299 
	#DSI_ENTER_NORMAL_MODE
 0x13

	)

300 
	#DSI_ENTER_PARTIAL_MODE
 0x12

	)

301 
	#DSI_ENTER_SLEEP_MODE
 0x10

	)

302 
	#DSI_EXIT_IDLE_MODE
 0x38

	)

303 
	#DSI_EXIT_INVERT_MODE
 0x20

	)

304 
	#DSI_EXIT_SLEEP_MODE
 0x11

	)

305 
	#DSI_GET_3D_CONTROL
 0x3F

	)

306 
	#DSI_GET_ADDRESS_MODE
 0x0B

	)

307 
	#DSI_GET_BLUE_CHANNEL
 0x08

	)

308 
	#DSI_GET_DIAGNOSTIC_RESULT
 0x0F

	)

309 
	#DSI_GET_DISPLAY_MODE
 0x0D

	)

310 
	#DSI_GET_GREEN_CHANNEL
 0x07

	)

311 
	#DSI_GET_PIXEL_FORMAT
 0x0C

	)

312 
	#DSI_GET_POWER_MODE
 0x0A

	)

313 
	#DSI_GET_RED_CHANNEL
 0x06

	)

314 
	#DSI_GET_SCANLINE
 0x45

	)

315 
	#DSI_GET_SIGNAL_MODE
 0x0E

	)

316 
	#DSI_NOP
 0x00

	)

317 
	#DSI_READ_DDB_CONTINUE
 0xA8

	)

318 
	#DSI_READ_DDB_START
 0xA1

	)

319 
	#DSI_READ_MEMORY_CONTINUE
 0x3E

	)

320 
	#DSI_READ_MEMORY_START
 0x2E

	)

321 
	#DSI_SET_3D_CONTROL
 0x3D

	)

322 
	#DSI_SET_ADDRESS_MODE
 0x36

	)

323 
	#DSI_SET_COLUMN_ADDRESS
 0x2A

	)

324 
	#DSI_SET_DISPLAY_OFF
 0x28

	)

325 
	#DSI_SET_DISPLAY_ON
 0x29

	)

326 
	#DSI_SET_GAMMA_CURVE
 0x26

	)

327 
	#DSI_SET_PAGE_ADDRESS
 0x2B

	)

328 
	#DSI_SET_PARTIAL_COLUMNS
 0x31

	)

329 
	#DSI_SET_PARTIAL_ROWS
 0x30

	)

330 
	#DSI_SET_PIXEL_FORMAT
 0x3A

	)

331 
	#DSI_SET_SCROLL_AREA
 0x33

	)

332 
	#DSI_SET_SCROLL_START
 0x37

	)

333 
	#DSI_SET_TEAR_OFF
 0x34

	)

334 
	#DSI_SET_TEAR_ON
 0x35

	)

335 
	#DSI_SET_TEAR_SCANLINE
 0x44

	)

336 
	#DSI_SET_VSYNC_TIMING
 0x40

	)

337 
	#DSI_SOFT_RESET
 0x01

	)

338 
	#DSI_WRITE_LUT
 0x2D

	)

339 
	#DSI_WRITE_MEMORY_CONTINUE
 0x3C

	)

340 
	#DSI_WRITE_MEMORY_START
 0x2C

	)

348 
	#DSI_VID_MODE_NB_PULSES
 0

	)

349 
	#DSI_VID_MODE_NB_EVENTS
 1

	)

350 
	#DSI_VID_MODE_BURST
 2

	)

351 
	#IS_DSI_VIDEO_MODE_TYPE
(
VideoModeTy
(((VideoModeTy=
DSI_VID_MODE_NB_PULSES
) || \

352 ((
VideoModeTy
=
DSI_VID_MODE_NB_EVENTS
) || \

353 ((
VideoModeTy
=
DSI_VID_MODE_BURST
))

	)

361 
	#DSI_COLOR_MODE_FULL
 0

	)

362 
	#DSI_COLOR_MODE_EIGHT
 
DSI_WCR_COLM


	)

363 
	#IS_DSI_COLOR_MODE
(
CMode
(((CMode=
DSI_COLOR_MODE_FULL
|| ((CMode=
DSI_COLOR_MODE_EIGHT
))

	)

371 
	#DSI_DISPLAY_ON
 0

	)

372 
	#DSI_DISPLAY_OFF
 
DSI_WCR_SHTDN


	)

373 
	#IS_DSI_SHUT_DOWN
(
ShutDown
(((ShutDown=
DSI_DISPLAY_ON
|| ((ShutDown=
DSI_DISPLAY_OFF
))

	)

381 
	#DSI_LP_COMMAND_DISABLE
 0

	)

382 
	#DSI_LP_COMMAND_ENABLE
 
DSI_VMCR_LPCE


	)

383 
	#IS_DSI_LP_COMMAND
(
LPCommd
(((LPCommd=
DSI_LP_COMMAND_DISABLE
|| ((LPCommd=
DSI_LP_COMMAND_ENABLE
))

	)

391 
	#DSI_LP_HFP_DISABLE
 0

	)

392 
	#DSI_LP_HFP_ENABLE
 
DSI_VMCR_LPHFPE


	)

393 
	#IS_DSI_LP_HFP
(
LPHFP
(((LPHFP=
DSI_LP_HFP_DISABLE
|| ((LPHFP=
DSI_LP_HFP_ENABLE
))

	)

401 
	#DSI_LP_HBP_DISABLE
 0

	)

402 
	#DSI_LP_HBP_ENABLE
 
DSI_VMCR_LPHBPE


	)

403 
	#IS_DSI_LP_HBP
(
LPHBP
(((LPHBP=
DSI_LP_HBP_DISABLE
|| ((LPHBP=
DSI_LP_HBP_ENABLE
))

	)

411 
	#DSI_LP_VACT_DISABLE
 0

	)

412 
	#DSI_LP_VACT_ENABLE
 
DSI_VMCR_LPVAE


	)

413 
	#IS_DSI_LP_VACTIVE
(
LPVAive
(((LPVAive=
DSI_LP_VACT_DISABLE
|| ((LPVAive=
DSI_LP_VACT_ENABLE
))

	)

421 
	#DSI_LP_VFP_DISABLE
 0

	)

422 
	#DSI_LP_VFP_ENABLE
 
DSI_VMCR_LPVFPE


	)

423 
	#IS_DSI_LP_VFP
(
LPVFP
(((LPVFP=
DSI_LP_VFP_DISABLE
|| ((LPVFP=
DSI_LP_VFP_ENABLE
))

	)

431 
	#DSI_LP_VBP_DISABLE
 0

	)

432 
	#DSI_LP_VBP_ENABLE
 
DSI_VMCR_LPVBPE


	)

433 
	#IS_DSI_LP_VBP
(
LPVBP
(((LPVBP=
DSI_LP_VBP_DISABLE
|| ((LPVBP=
DSI_LP_VBP_ENABLE
))

	)

441 
	#DSI_LP_VSYNC_DISABLE
 0

	)

442 
	#DSI_LP_VSYNC_ENABLE
 
DSI_VMCR_LPVSAE


	)

443 
	#IS_DSI_LP_VSYNC
(
LPVSYNC
(((LPVSYNC=
DSI_LP_VSYNC_DISABLE
|| ((LPVSYNC=
DSI_LP_VSYNC_ENABLE
))

	)

451 
	#DSI_FBTAA_DISABLE
 0

	)

452 
	#DSI_FBTAA_ENABLE
 
DSI_VMCR_FBTAAE


	)

453 
	#IS_DSI_FBTAA
(
FmeBTAAcknowdge
(((FmeBTAAcknowdge=
DSI_FBTAA_DISABLE
|| ((FmeBTAAcknowdge=
DSI_FBTAA_ENABLE
))

	)

461 
	#DSI_TE_DSILINK
 0

	)

462 
	#DSI_TE_EXTERNAL
 
DSI_WCFGR_TESRC


	)

463 
	#IS_DSI_TE_SOURCE
(
TESour
(((TESour=
DSI_TE_DSILINK
|| ((TESour=
DSI_TE_EXTERNAL
))

	)

471 
	#DSI_TE_RISING_EDGE
 0

	)

472 
	#DSI_TE_FALLING_EDGE
 
DSI_WCFGR_TEPOL


	)

473 
	#IS_DSI_TE_POLARITY
(
TEPެy
(((TEPެy=
DSI_TE_RISING_EDGE
|| ((TEPެy=
DSI_TE_FALLING_EDGE
))

	)

481 
	#DSI_VSYNC_FALLING
 0

	)

482 
	#DSI_VSYNC_RISING
 
DSI_WCFGR_VSPOL


	)

483 
	#IS_DSI_VS_POLARITY
(
VSPެy
(((VSPެy=
DSI_VSYNC_FALLING
|| ((VSPެy=
DSI_VSYNC_RISING
))

	)

491 
	#DSI_AR_DISABLE
 0

	)

492 
	#DSI_AR_ENABLE
 
DSI_WCFGR_AR


	)

493 
	#IS_DSI_AUTOMATIC_REFRESH
(
AutomicReesh
(((AutomicReesh=
DSI_AR_DISABLE
|| ((AutomicReesh=
DSI_AR_ENABLE
))

	)

501 
	#DSI_TE_ACKNOWLEDGE_DISABLE
 0

	)

502 
	#DSI_TE_ACKNOWLEDGE_ENABLE
 
DSI_CMCR_TEARE


	)

503 
	#IS_DSI_TE_ACK_REQUEST
(
TEAcknowdgeReque
(((TEAcknowdgeReque=
DSI_TE_ACKNOWLEDGE_DISABLE
|| ((TEAcknowdgeReque=
DSI_TE_ACKNOWLEDGE_ENABLE
))

	)

511 
	#DSI_ACKNOWLEDGE_DISABLE
 0

	)

512 
	#DSI_ACKNOWLEDGE_ENABLE
 
DSI_CMCR_ARE


	)

513 
	#IS_DSI_ACK_REQUEST
(
AcknowdgeReque
(((AcknowdgeReque=
DSI_ACKNOWLEDGE_DISABLE
|| ((AcknowdgeReque=
DSI_ACKNOWLEDGE_ENABLE
))

	)

522 
	#DSI_LP_GSW0P_DISABLE
 0

	)

523 
	#DSI_LP_GSW0P_ENABLE
 
DSI_CMCR_GSW0TX


	)

524 
	#IS_DSI_LP_GSW0P
(
LP_GSW0P
(((LP_GSW0P=
DSI_LP_GSW0P_DISABLE
|| ((LP_GSW0P=
DSI_LP_GSW0P_ENABLE
))

	)

532 
	#DSI_LP_GSW1P_DISABLE
 0

	)

533 
	#DSI_LP_GSW1P_ENABLE
 
DSI_CMCR_GSW1TX


	)

534 
	#IS_DSI_LP_GSW1P
(
LP_GSW1P
(((LP_GSW1P=
DSI_LP_GSW1P_DISABLE
|| ((LP_GSW1P=
DSI_LP_GSW1P_ENABLE
))

	)

542 
	#DSI_LP_GSW2P_DISABLE
 0

	)

543 
	#DSI_LP_GSW2P_ENABLE
 
DSI_CMCR_GSW2TX


	)

544 
	#IS_DSI_LP_GSW2P
(
LP_GSW2P
(((LP_GSW2P=
DSI_LP_GSW2P_DISABLE
|| ((LP_GSW2P=
DSI_LP_GSW2P_ENABLE
))

	)

552 
	#DSI_LP_GSR0P_DISABLE
 0

	)

553 
	#DSI_LP_GSR0P_ENABLE
 
DSI_CMCR_GSR0TX


	)

554 
	#IS_DSI_LP_GSR0P
(
LP_GSR0P
(((LP_GSR0P=
DSI_LP_GSR0P_DISABLE
|| ((LP_GSR0P=
DSI_LP_GSR0P_ENABLE
))

	)

562 
	#DSI_LP_GSR1P_DISABLE
 0

	)

563 
	#DSI_LP_GSR1P_ENABLE
 
DSI_CMCR_GSR1TX


	)

564 
	#IS_DSI_LP_GSR1P
(
LP_GSR1P
(((LP_GSR1P=
DSI_LP_GSR1P_DISABLE
|| ((LP_GSR1P=
DSI_LP_GSR1P_ENABLE
))

	)

572 
	#DSI_LP_GSR2P_DISABLE
 0

	)

573 
	#DSI_LP_GSR2P_ENABLE
 
DSI_CMCR_GSR2TX


	)

574 
	#IS_DSI_LP_GSR2P
(
LP_GSR2P
(((LP_GSR2P=
DSI_LP_GSR2P_DISABLE
|| ((LP_GSR2P=
DSI_LP_GSR2P_ENABLE
))

	)

582 
	#DSI_LP_GLW_DISABLE
 0

	)

583 
	#DSI_LP_GLW_ENABLE
 
DSI_CMCR_GLWTX


	)

584 
	#IS_DSI_LP_GLW
(
LP_GLW
(((LP_GLW=
DSI_LP_GLW_DISABLE
|| ((LP_GLW=
DSI_LP_GLW_ENABLE
))

	)

592 
	#DSI_LP_DSW0P_DISABLE
 0

	)

593 
	#DSI_LP_DSW0P_ENABLE
 
DSI_CMCR_DSW0TX


	)

594 
	#IS_DSI_LP_DSW0P
(
LP_DSW0P
(((LP_DSW0P=
DSI_LP_DSW0P_DISABLE
|| ((LP_DSW0P=
DSI_LP_DSW0P_ENABLE
))

	)

602 
	#DSI_LP_DSW1P_DISABLE
 0

	)

603 
	#DSI_LP_DSW1P_ENABLE
 
DSI_CMCR_DSW1TX


	)

604 
	#IS_DSI_LP_DSW1P
(
LP_DSW1P
(((LP_DSW1P=
DSI_LP_DSW1P_DISABLE
|| ((LP_DSW1P=
DSI_LP_DSW1P_ENABLE
))

	)

612 
	#DSI_LP_DSR0P_DISABLE
 0

	)

613 
	#DSI_LP_DSR0P_ENABLE
 
DSI_CMCR_DSR0TX


	)

614 
	#IS_DSI_LP_DSR0P
(
LP_DSR0P
(((LP_DSR0P=
DSI_LP_DSR0P_DISABLE
|| ((LP_DSR0P=
DSI_LP_DSR0P_ENABLE
))

	)

622 
	#DSI_LP_DLW_DISABLE
 0

	)

623 
	#DSI_LP_DLW_ENABLE
 
DSI_CMCR_DLWTX


	)

624 
	#IS_DSI_LP_DLW
(
LP_DLW
(((LP_DLW=
DSI_LP_DLW_DISABLE
|| ((LP_DLW=
DSI_LP_DLW_ENABLE
))

	)

632 
	#DSI_LP_MRDP_DISABLE
 0

	)

633 
	#DSI_LP_MRDP_ENABLE
 
DSI_CMCR_MRDPS


	)

634 
	#IS_DSI_LP_MRDP
(
LP_MRDP
(((LP_MRDP=
DSI_LP_MRDP_DISABLE
|| ((LP_MRDP=
DSI_LP_MRDP_ENABLE
))

	)

642 
	#DSI_HS_PM_DISABLE
 0

	)

643 
	#DSI_HS_PM_ENABLE
 
DSI_TCCR3_PM


	)

652 
	#DSI_AUTO_CLK_LANE_CTRL_DISABLE
 0

	)

653 
	#DSI_AUTO_CLK_LANE_CTRL_ENABLE
 
DSI_CLCR_ACR


	)

654 
	#IS_DSI_AUTO_CLKLANE_CONTROL
(
AutoClkLe
(((AutoClkLe=
DSI_AUTO_CLK_LANE_CTRL_DISABLE
|| ((AutoClkLe=
DSI_AUTO_CLK_LANE_CTRL_ENABLE
))

	)

662 
	#DSI_ONE_DATA_LANE
 0

	)

663 
	#DSI_TWO_DATA_LANES
 1

	)

664 
	#IS_DSI_NUMBER_OF_LANES
(
NumbOfLes
(((NumbOfLes=
DSI_ONE_DATA_LANE
|| ((NumbOfLes=
DSI_TWO_DATA_LANES
))

	)

672 
	#DSI_FLOW_CONTROL_CRC_RX
 
DSI_PCR_CRCRXE


	)

673 
	#DSI_FLOW_CONTROL_ECC_RX
 
DSI_PCR_ECCRXE


	)

674 
	#DSI_FLOW_CONTROL_BTA
 
DSI_PCR_BTAE


	)

675 
	#DSI_FLOW_CONTROL_EOTP_RX
 
DSI_PCR_ETRXE


	)

676 
	#DSI_FLOW_CONTROL_EOTP_TX
 
DSI_PCR_ETTXE


	)

677 
	#DSI_FLOW_CONTROL_ALL
 (
DSI_FLOW_CONTROL_CRC_RX
 | 
DSI_FLOW_CONTROL_ECC_RX
 | \

678 
DSI_FLOW_CONTROL_BTA
 | 
DSI_FLOW_CONTROL_EOTP_RX
 | \

679 
DSI_FLOW_CONTROL_EOTP_TX
)

	)

680 
	#IS_DSI_FLOW_CONTROL
(
FlowCڌ
(((FlowCڌ| 
DSI_FLOW_CONTROL_ALL
=DSI_FLOW_CONTROL_ALL)

	)

688 
	#DSI_RGB565
 ((
ut32_t
)0x00000000

	)

689 
	#DSI_RGB666
 ((
ut32_t
)0x00000003

	)

690 
	#DSI_RGB888
 ((
ut32_t
)0x00000005)

	)

691 
	#IS_DSI_COLOR_CODING
(
CCodg
((CCodg<5)

	)

700 
	#DSI_LOOSELY_PACKED_ENABLE
 
DSI_LCOLCR_LPE


	)

701 
	#DSI_LOOSELY_PACKED_DISABLE
 0

	)

702 
	#IS_DSI_LOOSELY_PACKED
(
LoolyPacked
(((LoolyPacked=
DSI_LOOSELY_PACKED_ENABLE
|| ((LoolyPacked=
DSI_LOOSELY_PACKED_DISABLE
))

	)

711 
	#DSI_HSYNC_ACTIVE_HIGH
 0

	)

712 
	#DSI_HSYNC_ACTIVE_LOW
 
DSI_LPCR_HSP


	)

713 
	#IS_DSI_HSYNC_POLARITY
(
HSYNC
(((HSYNC=
DSI_HSYNC_ACTIVE_HIGH
|| ((HSYNC=
DSI_HSYNC_ACTIVE_LOW
))

	)

721 
	#DSI_VSYNC_ACTIVE_HIGH
 0

	)

722 
	#DSI_VSYNC_ACTIVE_LOW
 
DSI_LPCR_VSP


	)

723 
	#IS_DSI_VSYNC_POLARITY
(
VSYNC
(((VSYNC=
DSI_VSYNC_ACTIVE_HIGH
|| ((VSYNC=
DSI_VSYNC_ACTIVE_LOW
))

	)

731 
	#DSI_DATA_ENABLE_ACTIVE_HIGH
 0

	)

732 
	#DSI_DATA_ENABLE_ACTIVE_LOW
 
DSI_LPCR_DEP


	)

733 
	#IS_DSI_DE_POLARITY
(
DaEb
(((DaEb=
DSI_DATA_ENABLE_ACTIVE_HIGH
|| ((DaEb=
DSI_DATA_ENABLE_ACTIVE_LOW
))

	)

741 
	#DSI_PLL_IN_DIV1
 ((
ut32_t
)0x00000001)

	)

742 
	#DSI_PLL_IN_DIV2
 ((
ut32_t
)0x00000002)

	)

743 
	#DSI_PLL_IN_DIV3
 ((
ut32_t
)0x00000003)

	)

744 
	#DSI_PLL_IN_DIV4
 ((
ut32_t
)0x00000004)

	)

745 
	#DSI_PLL_IN_DIV5
 ((
ut32_t
)0x00000005)

	)

746 
	#DSI_PLL_IN_DIV6
 ((
ut32_t
)0x00000006)

	)

747 
	#DSI_PLL_IN_DIV7
 ((
ut32_t
)0x00000007)

	)

748 
	#IS_DSI_PLL_IDF
(
IDF
(((IDF=
DSI_PLL_IN_DIV1
) || \

749 ((
IDF
=
DSI_PLL_IN_DIV2
) || \

750 ((
IDF
=
DSI_PLL_IN_DIV3
) || \

751 ((
IDF
=
DSI_PLL_IN_DIV4
) || \

752 ((
IDF
=
DSI_PLL_IN_DIV5
) || \

753 ((
IDF
=
DSI_PLL_IN_DIV6
) || \

754 ((
IDF
=
DSI_PLL_IN_DIV7
))

	)

762 
	#DSI_PLL_OUT_DIV1
 ((
ut32_t
)0x00000000)

	)

763 
	#DSI_PLL_OUT_DIV2
 ((
ut32_t
)0x00000001)

	)

764 
	#DSI_PLL_OUT_DIV4
 ((
ut32_t
)0x00000002)

	)

765 
	#DSI_PLL_OUT_DIV8
 ((
ut32_t
)0x00000003)

	)

766 
	#IS_DSI_PLL_ODF
(
ODF
(((ODF=
DSI_PLL_OUT_DIV1
) || \

767 ((
ODF
=
DSI_PLL_OUT_DIV2
) || \

768 ((
ODF
=
DSI_PLL_OUT_DIV4
) || \

769 ((
ODF
=
DSI_PLL_OUT_DIV8
))

	)

770 
	#IS_DSI_PLL_NDIV
(
NDIV
((10 <(NDIV)&& ((NDIV<125))

	)

778 
	#DSI_FLAG_TE
 
DSI_WISR_TEIF


	)

779 
	#DSI_FLAG_ER
 
DSI_WISR_ERIF


	)

780 
	#DSI_FLAG_BUSY
 
DSI_WISR_BUSY


	)

781 
	#DSI_FLAG_PLLLS
 
DSI_WISR_PLLLS


	)

782 
	#DSI_FLAG_PLLL
 
DSI_WISR_PLLLIF


	)

783 
	#DSI_FLAG_PLLU
 
DSI_WISR_PLLUIF


	)

784 
	#DSI_FLAG_RRS
 
DSI_WISR_RRS


	)

785 
	#DSI_FLAG_RR
 
DSI_WISR_RRIF


	)

787 
	#IS_DSI_CLEAR_FLAG
(
FLAG
(((FLAG=
DSI_FLAG_TE
|| ((FLAG=
DSI_FLAG_ER
) || \

788 ((
FLAG
=
DSI_FLAG_PLLL
|| ((FLAG=
DSI_FLAG_PLLU
) || \

789 ((
FLAG
=
DSI_FLAG_RR
))

	)

790 
	#IS_DSI_GET_FLAG
(
FLAG
(((FLAG=
DSI_FLAG_TE
|| ((FLAG=
DSI_FLAG_ER
) || \

791 ((
FLAG
=
DSI_FLAG_BUSY
|| ((FLAG=
DSI_FLAG_PLLLS
) || \

792 ((
FLAG
=
DSI_FLAG_PLLL
|| ((FLAG=
DSI_FLAG_PLLU
) || \

793 ((
FLAG
=
DSI_FLAG_RRS
|| ((FLAG=
DSI_FLAG_RR
))

	)

801 
	#DSI_IT_TE
 
DSI_WIER_TEIE


	)

802 
	#DSI_IT_ER
 
DSI_WIER_ERIE


	)

803 
	#DSI_IT_PLLL
 
DSI_WIER_PLLLIE


	)

804 
	#DSI_IT_PLLU
 
DSI_WIER_PLLUIE


	)

805 
	#DSI_IT_RR
 
DSI_WIER_RRIE


	)

807 
	#IS_DSI_IT
(
IT
(((IT=
DSI_IT_TE
|| ((IT=
DSI_IT_ER
) || \

808 ((
IT
=
DSI_IT_PLLL
|| ((IT=
DSI_IT_PLLU
) || \

809 ((
IT
=
DSI_IT_RR
))

	)

817 
	#DSI_DCS_SHORT_PKT_WRITE_P0
 ((
ut32_t
)0x00000005

	)

818 
	#DSI_DCS_SHORT_PKT_WRITE_P1
 ((
ut32_t
)0x00000015

	)

819 
	#DSI_GEN_SHORT_PKT_WRITE_P0
 ((
ut32_t
)0x00000003

	)

820 
	#DSI_GEN_SHORT_PKT_WRITE_P1
 ((
ut32_t
)0x00000013

	)

821 
	#DSI_GEN_SHORT_PKT_WRITE_P2
 ((
ut32_t
)0x00000023

	)

822 
	#IS_DSI_SHORT_WRITE_PACKET_TYPE
(
MODE
(((MODE=
DSI_DCS_SHORT_PKT_WRITE_P0
) || \

823 ((
MODE
=
DSI_DCS_SHORT_PKT_WRITE_P1
) || \

824 ((
MODE
=
DSI_GEN_SHORT_PKT_WRITE_P0
) || \

825 ((
MODE
=
DSI_GEN_SHORT_PKT_WRITE_P1
) || \

826 ((
MODE
=
DSI_GEN_SHORT_PKT_WRITE_P2
))

	)

834 
	#DSI_DCS_LONG_PKT_WRITE
 ((
ut32_t
)0x00000039

	)

835 
	#DSI_GEN_LONG_PKT_WRITE
 ((
ut32_t
)0x00000029

	)

836 
	#IS_DSI_LONG_WRITE_PACKET_TYPE
(
MODE
(((MODE=
DSI_DCS_LONG_PKT_WRITE
) || \

837 ((
MODE
=
DSI_GEN_LONG_PKT_WRITE
))

	)

845 
	#DSI_DCS_SHORT_PKT_READ
 ((
ut32_t
)0x00000006

	)

846 
	#DSI_GEN_SHORT_PKT_READ_P0
 ((
ut32_t
)0x00000004

	)

847 
	#DSI_GEN_SHORT_PKT_READ_P1
 ((
ut32_t
)0x00000014

	)

848 
	#DSI_GEN_SHORT_PKT_READ_P2
 ((
ut32_t
)0x00000024

	)

849 
	#IS_DSI_READ_PACKET_TYPE
(
MODE
(((MODE=
DSI_DCS_SHORT_PKT_READ
) || \

850 ((
MODE
=
DSI_GEN_SHORT_PKT_READ_P0
) || \

851 ((
MODE
=
DSI_GEN_SHORT_PKT_READ_P1
) || \

852 ((
MODE
=
DSI_GEN_SHORT_PKT_READ_P2
))

	)

860 
	#DSI_ERROR_NONE
 0

	)

861 
	#DSI_ERROR_ACK
 ((
ut32_t
)0x00000001

	)

862 
	#DSI_ERROR_PHY
 ((
ut32_t
)0x00000002

	)

863 
	#DSI_ERROR_TX
 ((
ut32_t
)0x00000004

	)

864 
	#DSI_ERROR_RX
 ((
ut32_t
)0x00000008

	)

865 
	#DSI_ERROR_ECC
 ((
ut32_t
)0x00000010

	)

866 
	#DSI_ERROR_CRC
 ((
ut32_t
)0x00000020

	)

867 
	#DSI_ERROR_PSE
 ((
ut32_t
)0x00000040

	)

868 
	#DSI_ERROR_EOT
 ((
ut32_t
)0x00000080

	)

869 
	#DSI_ERROR_OVF
 ((
ut32_t
)0x00000100

	)

870 
	#DSI_ERROR_GEN
 ((
ut32_t
)0x00000200

	)

878 
	#DSI_CLOCK_LANE
 ((
ut32_t
)0x00000000)

	)

879 
	#DSI_DATA_LANES
 ((
ut32_t
)0x00000001)

	)

880 
	#IS_DSI_LANE_GROUP
(
Le
(((Le=
DSI_CLOCK_LANE
|| ((Le=
DSI_DATA_LANES
))

	)

888 
	#DSI_SLEW_RATE_HSTX
 ((
ut32_t
)0x00000000)

	)

889 
	#DSI_SLEW_RATE_LPTX
 ((
ut32_t
)0x00000001)

	)

890 
	#DSI_HS_DELAY
 ((
ut32_t
)0x00000002)

	)

891 
	#IS_DSI_COMMUNICATION_DELAY
(
CommDay
(((CommDay=
DSI_SLEW_RATE_HSTX
|| ((CommDay=
DSI_SLEW_RATE_LPTX
|| ((CommDay=
DSI_HS_DELAY
))

	)

899 
	#DSI_SWAP_LANE_PINS
 ((
ut32_t
)0x00000000)

	)

900 
	#DSI_INVERT_HS_SIGNAL
 ((
ut32_t
)0x00000001)

	)

901 
	#IS_DSI_CUSTOM_LANE
(
CuomLe
(((CuomLe=
DSI_SWAP_LANE_PINS
|| ((CuomLe=
DSI_INVERT_HS_SIGNAL
))

	)

909 
	#DSI_CLOCK_LANE
 ((
ut32_t
)0x00000000)

	)

910 
	#DSI_DATA_LANE0
 ((
ut32_t
)0x00000001)

	)

911 
	#DSI_DATA_LANE1
 ((
ut32_t
)0x00000002)

	)

912 
	#IS_DSI_LANE
(
Le
(((Le=
DSI_CLOCK_LANE
|| ((Le=
DSI_DATA_LANE0
|| ((Le=
DSI_DATA_LANE1
))

	)

920 
	#DSI_TCLK_POST
 ((
ut32_t
)0x00000000)

	)

921 
	#DSI_TLPX_CLK
 ((
ut32_t
)0x00000001)

	)

922 
	#DSI_THS_EXIT
 ((
ut32_t
)0x00000002)

	)

923 
	#DSI_TLPX_DATA
 ((
ut32_t
)0x00000003)

	)

924 
	#DSI_THS_ZERO
 ((
ut32_t
)0x00000004)

	)

925 
	#DSI_THS_TRAIL
 ((
ut32_t
)0x00000005)

	)

926 
	#DSI_THS_PREPARE
 ((
ut32_t
)0x00000006)

	)

927 
	#DSI_TCLK_ZERO
 ((
ut32_t
)0x00000007)

	)

928 
	#DSI_TCLK_PREPARE
 ((
ut32_t
)0x00000008)

	)

929 
	#IS_DSI_PHY_TIMING
(
Timg
(((Timg=
DSI_TCLK_POST
 ) || \

930 ((
Timg
=
DSI_TLPX_CLK
 ) || \

931 ((
Timg
=
DSI_THS_EXIT
 ) || \

932 ((
Timg
=
DSI_TLPX_DATA
 ) || \

933 ((
Timg
=
DSI_THS_ZERO
 ) || \

934 ((
Timg
=
DSI_THS_TRAIL
 ) || \

935 ((
Timg
=
DSI_THS_PREPARE
 ) || \

936 ((
Timg
=
DSI_TCLK_ZERO
 ) || \

937 ((
Timg
=
DSI_TCLK_PREPARE
))

	)

941 
	#IS_DSI_ALL_PERIPH
(
PERIPH
((PERIPH=
DSI
)

	)

946 
DSI_DeIn
(
DSI_TyDef
 *
DSIx
);

947 
DSI_In
(
DSI_TyDef
 *
DSIx
,
DSI_InTyDef
* 
DSI_InSu
, 
DSI_PLLInTyDef
 *
PLLIn
);

948 
DSI_SuIn
(
DSI_InTyDef
* 
DSI_InSu
, 
DSI_HOST_TimeoutTyDef
* 
DSI_HOST_TimeoutInSu
);

949 
DSI_SGicVCID
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
VtuChlID
);

950 
DSI_CfigVideoMode
(
DSI_TyDef
 *
DSIx
, 
DSI_VidCfgTyDef
 *
VidCfg
);

951 
DSI_CfigAddCommdMode
(
DSI_TyDef
 *
DSIx
, 
DSI_CmdCfgTyDef
 *
CmdCfg
);

952 
DSI_CfigCommd
(
DSI_TyDef
 *
DSIx
, 
DSI_LPCmdTyDef
 *
LPCmd
);

953 
DSI_CfigFlowCڌ
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
FlowCڌ
);

954 
DSI_CfigPhyTim
(
DSI_TyDef
 *
DSIx
, 
DSI_PHY_TimTyDef
 *
PhyTims
);

955 
DSI_CfigHoTimeouts
(
DSI_TyDef
 *
DSIx
, 
DSI_HOST_TimeoutTyDef
 *
HoTimeouts
);

956 
DSI_PGS
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
Mode
, ut32_
Ori
);

957 
DSI_PGSt
(
DSI_TyDef
 *
DSIx
);

958 
DSI_S
(
DSI_TyDef
 *
DSIx
);

959 
DSI_St
(
DSI_TyDef
 *
DSIx
);

960 
DSI_Reesh
(
DSI_TyDef
 *
DSIx
);

961 
DSI_CMode
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
CMode
);

962 
DSI_Shutdown
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
Shutdown
);

965 
	#DSI_CfigLowPowCommd
 
DSI_CfigCommd


	)

968 
DSI_ShtWre
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
ChlID
, ut32_
Mode
, ut32_
Pam1
, ut32_
Pam2
);

969 
DSI_LgWre
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
ChlID
, ut32_
Mode
, ut32_
NbPams
, ut32_
Pam1
, 
ut8_t
* 
PamsTab
);

970 
DSI_Rd
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
ChlNbr
, 
ut8_t
* 
Aay
, ut32_
Size
, ut32_
Mode
, ut32_
DCSCmd
, ut8_t* 
PamsTab
);

973 
DSI_EULPMDa
(
DSI_TyDef
 *
DSIx
);

974 
DSI_ExULPMDa
(
DSI_TyDef
 *
DSIx
);

975 
DSI_EULPM
(
DSI_TyDef
 *
DSIx
);

976 
DSI_ExULPM
(
DSI_TyDef
 *
DSIx
);

977 
DSI_SSwReAndDayTung
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
CommDay
, ut32_
Le
, ut32_
Vue
);

978 
DSI_SLowPowRXFr
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
Fqucy
);

979 
DSI_SSDD
(
DSI_TyDef
 *
DSIx
, 
FuniڮS
 
S
);

980 
DSI_SLePsCfiguti
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
CuomLe
, ut32_
Le
, 
FuniڮS
 
S
);

981 
DSI_SPHYTimgs
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
Timg
, 
FuniڮS
 
S
, ut32_
Vue
);

982 
DSI_FTXStMode
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
Le
, 
FuniڮS
 
S
);

983 
DSI_FRXLowPow
(
DSI_TyDef
 *
DSIx
, 
FuniڮS
 
S
);

984 
DSI_FDaLesInRX
(
DSI_TyDef
 *
DSIx
, 
FuniڮS
 
S
);

985 
DSI_SPuDown
(
DSI_TyDef
 *
DSIx
, 
FuniڮS
 
S
);

986 
DSI_SCڋiDeiOff
(
DSI_TyDef
 *
DSIx
, 
FuniڮS
 
S
);

989 
DSI_ITCfig
(
DSI_TyDef
* 
DSIx
, 
ut32_t
 
DSI_IT
, 
FuniڮS
 
NewS
);

990 
FgStus
 
DSI_GFgStus
(
DSI_TyDef
* 
DSIx
, 
ut16_t
 
DSI_FLAG
);

991 
DSI_CˬFg
(
DSI_TyDef
* 
DSIx
, 
ut16_t
 
DSI_FLAG
);

992 
ITStus
 
DSI_GITStus
(
DSI_TyDef
* 
DSIx
, 
ut32_t
 
DSI_IT
);

993 
DSI_CˬITPdgB
(
DSI_TyDef
* 
DSIx
, 
ut32_t
 
DSI_IT
);

994 
DSI_CfigEMڙ
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
AiveEs
);

1005 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_exti.h

30 #ide
__STM32F4xx_EXTI_H


31 
	#__STM32F4xx_EXTI_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
EXTI_Mode_Iru
 = 0x00,

57 
EXTI_Mode_Evt
 = 0x04

58 }
	tEXTIMode_TyDef
;

60 
	#IS_EXTI_MODE
(
MODE
(((MODE=
EXTI_Mode_Iru
|| ((MODE=
EXTI_Mode_Evt
))

	)

68 
EXTI_Trigg_Risg
 = 0x08,

69 
EXTI_Trigg_Flg
 = 0x0C,

70 
EXTI_Trigg_Risg_Flg
 = 0x10

71 }
	tEXTITrigg_TyDef
;

73 
	#IS_EXTI_TRIGGER
(
TRIGGER
(((TRIGGER=
EXTI_Trigg_Risg
) || \

74 ((
TRIGGER
=
EXTI_Trigg_Flg
) || \

75 ((
TRIGGER
=
EXTI_Trigg_Risg_Flg
))

	)

82 
ut32_t
 
EXTI_Le
;

85 
EXTIMode_TyDef
 
EXTI_Mode
;

88 
EXTITrigg_TyDef
 
EXTI_Trigg
;

91 
FuniڮS
 
EXTI_LeCmd
;

93 }
	tEXTI_InTyDef
;

105 
	#EXTI_Le0
 ((
ut32_t
)0x00001

	)

106 
	#EXTI_Le1
 ((
ut32_t
)0x00002

	)

107 
	#EXTI_Le2
 ((
ut32_t
)0x00004

	)

108 
	#EXTI_Le3
 ((
ut32_t
)0x00008

	)

109 
	#EXTI_Le4
 ((
ut32_t
)0x00010

	)

110 
	#EXTI_Le5
 ((
ut32_t
)0x00020

	)

111 
	#EXTI_Le6
 ((
ut32_t
)0x00040

	)

112 
	#EXTI_Le7
 ((
ut32_t
)0x00080

	)

113 
	#EXTI_Le8
 ((
ut32_t
)0x00100

	)

114 
	#EXTI_Le9
 ((
ut32_t
)0x00200

	)

115 
	#EXTI_Le10
 ((
ut32_t
)0x00400

	)

116 
	#EXTI_Le11
 ((
ut32_t
)0x00800

	)

117 
	#EXTI_Le12
 ((
ut32_t
)0x01000

	)

118 
	#EXTI_Le13
 ((
ut32_t
)0x02000

	)

119 
	#EXTI_Le14
 ((
ut32_t
)0x04000

	)

120 
	#EXTI_Le15
 ((
ut32_t
)0x08000

	)

121 
	#EXTI_Le16
 ((
ut32_t
)0x10000

	)

122 
	#EXTI_Le17
 ((
ut32_t
)0x20000

	)

123 
	#EXTI_Le18
 ((
ut32_t
)0x40000

	)

124 
	#EXTI_Le19
 ((
ut32_t
)0x80000

	)

125 
	#EXTI_Le20
 ((
ut32_t
)0x00100000

	)

126 
	#EXTI_Le21
 ((
ut32_t
)0x00200000

	)

127 
	#EXTI_Le22
 ((
ut32_t
)0x00400000

	)

128 
	#EXTI_Le23
 ((
ut32_t
)0x00800000

	)

131 
	#IS_EXTI_LINE
(
LINE
((((LINE& (
ut32_t
)0xFF800000=0x00&& ((LINE!(
ut16_t
)0x00))

	)

133 
	#IS_GET_EXTI_LINE
(
LINE
(((LINE=
EXTI_Le0
|| ((LINE=
EXTI_Le1
) || \

134 ((
LINE
=
EXTI_Le2
|| ((LINE=
EXTI_Le3
) || \

135 ((
LINE
=
EXTI_Le4
|| ((LINE=
EXTI_Le5
) || \

136 ((
LINE
=
EXTI_Le6
|| ((LINE=
EXTI_Le7
) || \

137 ((
LINE
=
EXTI_Le8
|| ((LINE=
EXTI_Le9
) || \

138 ((
LINE
=
EXTI_Le10
|| ((LINE=
EXTI_Le11
) || \

139 ((
LINE
=
EXTI_Le12
|| ((LINE=
EXTI_Le13
) || \

140 ((
LINE
=
EXTI_Le14
|| ((LINE=
EXTI_Le15
) || \

141 ((
LINE
=
EXTI_Le16
|| ((LINE=
EXTI_Le17
) || \

142 ((
LINE
=
EXTI_Le18
|| ((LINE=
EXTI_Le19
) || \

143 ((
LINE
=
EXTI_Le20
|| ((LINE=
EXTI_Le21
) ||\

144 ((
LINE
=
EXTI_Le22
|| ((LINE=
EXTI_Le23
))

	)

158 
EXTI_DeIn
();

161 
EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
);

162 
EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
);

163 
EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
);

166 
FgStus
 
EXTI_GFgStus
(
ut32_t
 
EXTI_Le
);

167 
EXTI_CˬFg
(
ut32_t
 
EXTI_Le
);

168 
ITStus
 
EXTI_GITStus
(
ut32_t
 
EXTI_Le
);

169 
EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
);

171 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_flash.h

30 #ide
__STM32F4xx_FLASH_H


31 
	#__STM32F4xx_FLASH_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

54 
FLASH_BUSY
 = 1,

55 
FLASH_ERROR_RD
,

56 
FLASH_ERROR_PGS
,

57 
FLASH_ERROR_PGP
,

58 
FLASH_ERROR_PGA
,

59 
FLASH_ERROR_WRP
,

60 
FLASH_ERROR_PROGRAM
,

61 
FLASH_ERROR_OPERATION
,

62 
FLASH_COMPLETE


63 }
	tFLASH_Stus
;

74 
	#FLASH_Lcy_0
 ((
ut8_t
)0x0000

	)

75 
	#FLASH_Lcy_1
 ((
ut8_t
)0x0001

	)

76 
	#FLASH_Lcy_2
 ((
ut8_t
)0x0002

	)

77 
	#FLASH_Lcy_3
 ((
ut8_t
)0x0003

	)

78 
	#FLASH_Lcy_4
 ((
ut8_t
)0x0004

	)

79 
	#FLASH_Lcy_5
 ((
ut8_t
)0x0005

	)

80 
	#FLASH_Lcy_6
 ((
ut8_t
)0x0006

	)

81 
	#FLASH_Lcy_7
 ((
ut8_t
)0x0007

	)

82 
	#FLASH_Lcy_8
 ((
ut8_t
)0x0008

	)

83 
	#FLASH_Lcy_9
 ((
ut8_t
)0x0009

	)

84 
	#FLASH_Lcy_10
 ((
ut8_t
)0x000A

	)

85 
	#FLASH_Lcy_11
 ((
ut8_t
)0x000B

	)

86 
	#FLASH_Lcy_12
 ((
ut8_t
)0x000C

	)

87 
	#FLASH_Lcy_13
 ((
ut8_t
)0x000D

	)

88 
	#FLASH_Lcy_14
 ((
ut8_t
)0x000E

	)

89 
	#FLASH_Lcy_15
 ((
ut8_t
)0x000F

	)

92 
	#IS_FLASH_LATENCY
(
LATENCY
(((LATENCY=
FLASH_Lcy_0
) || \

93 ((
LATENCY
=
FLASH_Lcy_1
) || \

94 ((
LATENCY
=
FLASH_Lcy_2
) || \

95 ((
LATENCY
=
FLASH_Lcy_3
) || \

96 ((
LATENCY
=
FLASH_Lcy_4
) || \

97 ((
LATENCY
=
FLASH_Lcy_5
) || \

98 ((
LATENCY
=
FLASH_Lcy_6
) || \

99 ((
LATENCY
=
FLASH_Lcy_7
) || \

100 ((
LATENCY
=
FLASH_Lcy_8
) || \

101 ((
LATENCY
=
FLASH_Lcy_9
) || \

102 ((
LATENCY
=
FLASH_Lcy_10
) || \

103 ((
LATENCY
=
FLASH_Lcy_11
) || \

104 ((
LATENCY
=
FLASH_Lcy_12
) || \

105 ((
LATENCY
=
FLASH_Lcy_13
) || \

106 ((
LATENCY
=
FLASH_Lcy_14
) || \

107 ((
LATENCY
=
FLASH_Lcy_15
))

	)

115 
	#VޏgeRge_1
 ((
ut8_t
)0x00

	)

116 
	#VޏgeRge_2
 ((
ut8_t
)0x01

	)

117 
	#VޏgeRge_3
 ((
ut8_t
)0x02

	)

118 
	#VޏgeRge_4
 ((
ut8_t
)0x03

	)

120 
	#IS_VOLTAGERANGE
(
RANGE
)(((RANGE=
VޏgeRge_1
) || \

121 ((
RANGE
=
VޏgeRge_2
) || \

122 ((
RANGE
=
VޏgeRge_3
) || \

123 ((
RANGE
=
VޏgeRge_4
))

	)

131 
	#FLASH_Se_0
 ((
ut16_t
)0x0000

	)

132 
	#FLASH_Se_1
 ((
ut16_t
)0x0008

	)

133 
	#FLASH_Se_2
 ((
ut16_t
)0x0010

	)

134 
	#FLASH_Se_3
 ((
ut16_t
)0x0018

	)

135 
	#FLASH_Se_4
 ((
ut16_t
)0x0020

	)

136 
	#FLASH_Se_5
 ((
ut16_t
)0x0028

	)

137 
	#FLASH_Se_6
 ((
ut16_t
)0x0030

	)

138 
	#FLASH_Se_7
 ((
ut16_t
)0x0038

	)

139 
	#FLASH_Se_8
 ((
ut16_t
)0x0040

	)

140 
	#FLASH_Se_9
 ((
ut16_t
)0x0048

	)

141 
	#FLASH_Se_10
 ((
ut16_t
)0x0050

	)

142 
	#FLASH_Se_11
 ((
ut16_t
)0x0058

	)

143 
	#FLASH_Se_12
 ((
ut16_t
)0x0080

	)

144 
	#FLASH_Se_13
 ((
ut16_t
)0x0088

	)

145 
	#FLASH_Se_14
 ((
ut16_t
)0x0090

	)

146 
	#FLASH_Se_15
 ((
ut16_t
)0x0098

	)

147 
	#FLASH_Se_16
 ((
ut16_t
)0x00A0

	)

148 
	#FLASH_Se_17
 ((
ut16_t
)0x00A8

	)

149 
	#FLASH_Se_18
 ((
ut16_t
)0x00B0

	)

150 
	#FLASH_Se_19
 ((
ut16_t
)0x00B8

	)

151 
	#FLASH_Se_20
 ((
ut16_t
)0x00C0

	)

152 
	#FLASH_Se_21
 ((
ut16_t
)0x00C8

	)

153 
	#FLASH_Se_22
 ((
ut16_t
)0x00D0

	)

154 
	#FLASH_Se_23
 ((
ut16_t
)0x00D8

	)

156 
	#IS_FLASH_SECTOR
(
SECTOR
(((SECTOR=
FLASH_Se_0
|| ((SECTOR=
FLASH_Se_1
) ||\

157 ((
SECTOR
=
FLASH_Se_2
|| ((SECTOR=
FLASH_Se_3
) ||\

158 ((
SECTOR
=
FLASH_Se_4
|| ((SECTOR=
FLASH_Se_5
) ||\

159 ((
SECTOR
=
FLASH_Se_6
|| ((SECTOR=
FLASH_Se_7
) ||\

160 ((
SECTOR
=
FLASH_Se_8
|| ((SECTOR=
FLASH_Se_9
) ||\

161 ((
SECTOR
=
FLASH_Se_10
|| ((SECTOR=
FLASH_Se_11
) ||\

162 ((
SECTOR
=
FLASH_Se_12
|| ((SECTOR=
FLASH_Se_13
) ||\

163 ((
SECTOR
=
FLASH_Se_14
|| ((SECTOR=
FLASH_Se_15
) ||\

164 ((
SECTOR
=
FLASH_Se_16
|| ((SECTOR=
FLASH_Se_17
) ||\

165 ((
SECTOR
=
FLASH_Se_18
|| ((SECTOR=
FLASH_Se_19
) ||\

166 ((
SECTOR
=
FLASH_Se_20
|| ((SECTOR=
FLASH_Se_21
) ||\

167 ((
SECTOR
=
FLASH_Se_22
|| ((SECTOR=
FLASH_Se_23
))

	)

169 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
|| defed (
STM32F469_479xx
)

170 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x081FFFFF)) ||\

171 (((
ADDRESS
>0x1FFF7800&& ((ADDRESS<0x1FFF7A0F)))

	)

174 #i
defed
 (
STM32F40_41xxx
|| defed(
STM32F412xG
)

175 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x080FFFFF)) ||\

176 (((
ADDRESS
>0x1FFF7800&& ((ADDRESS<0x1FFF7A0F)))

	)

179 #i
defed
 (
STM32F401xx
)

180 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x0803FFFF)) ||\

181 (((
ADDRESS
>0x1FFF7800&& ((ADDRESS<0x1FFF7A0F)))

	)

184 #i
defed
 (
STM32F411xE
|| defed (
STM32F446xx
)

185 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x0807FFFF)) ||\

186 (((
ADDRESS
>0x1FFF7800&& ((ADDRESS<0x1FFF7A0F)))

	)

189 #i
defed
 (
STM32F410xx
)

190 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x0801FFFF)) ||\

191 (((
ADDRESS
>0x1FFF7800&& ((ADDRESS<0x1FFF7A0F)))

	)

201 
	#OB_WRP_Se_0
 ((
ut32_t
)0x00000001

	)

202 
	#OB_WRP_Se_1
 ((
ut32_t
)0x00000002

	)

203 
	#OB_WRP_Se_2
 ((
ut32_t
)0x00000004

	)

204 
	#OB_WRP_Se_3
 ((
ut32_t
)0x00000008

	)

205 
	#OB_WRP_Se_4
 ((
ut32_t
)0x00000010

	)

206 
	#OB_WRP_Se_5
 ((
ut32_t
)0x00000020

	)

207 
	#OB_WRP_Se_6
 ((
ut32_t
)0x00000040

	)

208 
	#OB_WRP_Se_7
 ((
ut32_t
)0x00000080

	)

209 
	#OB_WRP_Se_8
 ((
ut32_t
)0x00000100

	)

210 
	#OB_WRP_Se_9
 ((
ut32_t
)0x00000200

	)

211 
	#OB_WRP_Se_10
 ((
ut32_t
)0x00000400

	)

212 
	#OB_WRP_Se_11
 ((
ut32_t
)0x00000800

	)

213 
	#OB_WRP_Se_12
 ((
ut32_t
)0x00000001

	)

214 
	#OB_WRP_Se_13
 ((
ut32_t
)0x00000002

	)

215 
	#OB_WRP_Se_14
 ((
ut32_t
)0x00000004

	)

216 
	#OB_WRP_Se_15
 ((
ut32_t
)0x00000008

	)

217 
	#OB_WRP_Se_16
 ((
ut32_t
)0x00000010

	)

218 
	#OB_WRP_Se_17
 ((
ut32_t
)0x00000020

	)

219 
	#OB_WRP_Se_18
 ((
ut32_t
)0x00000040

	)

220 
	#OB_WRP_Se_19
 ((
ut32_t
)0x00000080

	)

221 
	#OB_WRP_Se_20
 ((
ut32_t
)0x00000100

	)

222 
	#OB_WRP_Se_21
 ((
ut32_t
)0x00000200

	)

223 
	#OB_WRP_Se_22
 ((
ut32_t
)0x00000400

	)

224 
	#OB_WRP_Se_23
 ((
ut32_t
)0x00000800

	)

225 
	#OB_WRP_Se_A
 ((
ut32_t
)0x00000FFF

	)

227 
	#IS_OB_WRP
(
SECTOR
)((((SECTOR& (
ut32_t
)0xFFFFF000=0x00000000&& ((SECTOR!0x00000000))

	)

235 
	#OB_PcROP_Dib
 ((
ut8_t
)0x00

	)

236 
	#OB_PcROP_Eb
 ((
ut8_t
)0x80

	)

237 
	#IS_OB_PCROP_SELECT
(
PCROP
(((PCROP=
OB_PcROP_Dib
|| ((PCROP=
OB_PcROP_Eb
))

	)

245 
	#OB_PCROP_Se_0
 ((
ut32_t
)0x00000001

	)

246 
	#OB_PCROP_Se_1
 ((
ut32_t
)0x00000002

	)

247 
	#OB_PCROP_Se_2
 ((
ut32_t
)0x00000004

	)

248 
	#OB_PCROP_Se_3
 ((
ut32_t
)0x00000008

	)

249 
	#OB_PCROP_Se_4
 ((
ut32_t
)0x00000010

	)

250 
	#OB_PCROP_Se_5
 ((
ut32_t
)0x00000020

	)

251 
	#OB_PCROP_Se_6
 ((
ut32_t
)0x00000040

	)

252 
	#OB_PCROP_Se_7
 ((
ut32_t
)0x00000080

	)

253 
	#OB_PCROP_Se_8
 ((
ut32_t
)0x00000100

	)

254 
	#OB_PCROP_Se_9
 ((
ut32_t
)0x00000200

	)

255 
	#OB_PCROP_Se_10
 ((
ut32_t
)0x00000400

	)

256 
	#OB_PCROP_Se_11
 ((
ut32_t
)0x00000800

	)

257 
	#OB_PCROP_Se_12
 ((
ut32_t
)0x00000001

	)

258 
	#OB_PCROP_Se_13
 ((
ut32_t
)0x00000002

	)

259 
	#OB_PCROP_Se_14
 ((
ut32_t
)0x00000004

	)

260 
	#OB_PCROP_Se_15
 ((
ut32_t
)0x00000008

	)

261 
	#OB_PCROP_Se_16
 ((
ut32_t
)0x00000010

	)

262 
	#OB_PCROP_Se_17
 ((
ut32_t
)0x00000020

	)

263 
	#OB_PCROP_Se_18
 ((
ut32_t
)0x00000040

	)

264 
	#OB_PCROP_Se_19
 ((
ut32_t
)0x00000080

	)

265 
	#OB_PCROP_Se_20
 ((
ut32_t
)0x00000100

	)

266 
	#OB_PCROP_Se_21
 ((
ut32_t
)0x00000200

	)

267 
	#OB_PCROP_Se_22
 ((
ut32_t
)0x00000400

	)

268 
	#OB_PCROP_Se_23
 ((
ut32_t
)0x00000800

	)

269 
	#OB_PCROP_Se_A
 ((
ut32_t
)0x00000FFF

	)

271 
	#IS_OB_PCROP
(
SECTOR
)((((SECTOR& (
ut32_t
)0xFFFFF000=0x00000000&& ((SECTOR!0x00000000))

	)

279 
	#OB_RDP_Lev_0
 ((
ut8_t
)0xAA)

	)

280 
	#OB_RDP_Lev_1
 ((
ut8_t
)0x55)

	)

283 
	#IS_OB_RDP
(
LEVEL
(((LEVEL=
OB_RDP_Lev_0
)||\

284 ((
LEVEL
=
OB_RDP_Lev_1
))

	)

293 
	#OB_IWDG_SW
 ((
ut8_t
)0x20

	)

294 
	#OB_IWDG_HW
 ((
ut8_t
)0x00

	)

295 
	#IS_OB_IWDG_SOURCE
(
SOURCE
(((SOURCE=
OB_IWDG_SW
|| ((SOURCE=
OB_IWDG_HW
))

	)

303 
	#OB_STOP_NoRST
 ((
ut8_t
)0x40

	)

304 
	#OB_STOP_RST
 ((
ut8_t
)0x00

	)

305 
	#IS_OB_STOP_SOURCE
(
SOURCE
(((SOURCE=
OB_STOP_NoRST
|| ((SOURCE=
OB_STOP_RST
))

	)

314 
	#OB_STDBY_NoRST
 ((
ut8_t
)0x80

	)

315 
	#OB_STDBY_RST
 ((
ut8_t
)0x00

	)

316 
	#IS_OB_STDBY_SOURCE
(
SOURCE
(((SOURCE=
OB_STDBY_NoRST
|| ((SOURCE=
OB_STDBY_RST
))

	)

324 
	#OB_BOR_LEVEL3
 ((
ut8_t
)0x00

	)

325 
	#OB_BOR_LEVEL2
 ((
ut8_t
)0x04

	)

326 
	#OB_BOR_LEVEL1
 ((
ut8_t
)0x08

	)

327 
	#OB_BOR_OFF
 ((
ut8_t
)0x0C

	)

328 
	#IS_OB_BOR
(
LEVEL
(((LEVEL=
OB_BOR_LEVEL1
|| ((LEVEL=
OB_BOR_LEVEL2
) ||\

329 ((
LEVEL
=
OB_BOR_LEVEL3
|| ((LEVEL=
OB_BOR_OFF
))

	)

337 
	#OB_Du_BoEbd
 ((
ut8_t
)0x10

	)

338 
	#OB_Du_BoDibd
 ((
ut8_t
)0x00

	)

339 
	#IS_OB_BOOT
(
BOOT
(((BOOT=
OB_Du_BoEbd
|| ((BOOT=
OB_Du_BoDibd
))

	)

347 
	#FLASH_IT_EOP
 ((
ut32_t
)0x01000000

	)

348 
	#FLASH_IT_ERR
 ((
ut32_t
)0x02000000

	)

349 
	#IS_FLASH_IT
(
IT
((((IT& (
ut32_t
)0xFCFFFFFF=0x00000000&& ((IT!0x00000000))

	)

357 
	#FLASH_FLAG_EOP
 ((
ut32_t
)0x00000001

	)

358 
	#FLASH_FLAG_OPERR
 ((
ut32_t
)0x00000002

	)

359 
	#FLASH_FLAG_WRPERR
 ((
ut32_t
)0x00000010

	)

360 
	#FLASH_FLAG_PGAERR
 ((
ut32_t
)0x00000020

	)

361 
	#FLASH_FLAG_PGPERR
 ((
ut32_t
)0x00000040

	)

362 
	#FLASH_FLAG_PGSERR
 ((
ut32_t
)0x00000080

	)

363 
	#FLASH_FLAG_RDERR
 ((
ut32_t
)0x00000100

	)

364 
	#FLASH_FLAG_BSY
 ((
ut32_t
)0x00010000

	)

365 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFE0C=0x00000000&& ((FLAG!0x00000000))

	)

366 
	#IS_FLASH_GET_FLAG
(
FLAG
(((FLAG=
FLASH_FLAG_EOP
|| ((FLAG=
FLASH_FLAG_OPERR
) || \

367 ((
FLAG
=
FLASH_FLAG_WRPERR
|| ((FLAG=
FLASH_FLAG_PGAERR
) || \

368 ((
FLAG
=
FLASH_FLAG_PGPERR
|| ((FLAG=
FLASH_FLAG_PGSERR
) || \

369 ((
FLAG
=
FLASH_FLAG_BSY
|| ((FLAG=
FLASH_FLAG_RDERR
))

	)

377 
	#FLASH_PSIZE_BYTE
 ((
ut32_t
)0x00000000)

	)

378 
	#FLASH_PSIZE_HALF_WORD
 ((
ut32_t
)0x00000100)

	)

379 
	#FLASH_PSIZE_WORD
 ((
ut32_t
)0x00000200)

	)

380 
	#FLASH_PSIZE_DOUBLE_WORD
 ((
ut32_t
)0x00000300)

	)

381 
	#CR_PSIZE_MASK
 ((
ut32_t
)0xFFFFFCFF)

	)

389 
	#RDP_KEY
 ((
ut16_t
)0x00A5)

	)

390 
	#FLASH_KEY1
 ((
ut32_t
)0x45670123)

	)

391 
	#FLASH_KEY2
 ((
ut32_t
)0xCDEF89AB)

	)

392 
	#FLASH_OPT_KEY1
 ((
ut32_t
)0x08192A3B)

	)

393 
	#FLASH_OPT_KEY2
 ((
ut32_t
)0x4C5D6E7F)

	)

401 
	#ACR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C00)

	)

405 
	#OPTCR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C14)

	)

409 
	#OPTCR_BYTE1_ADDRESS
 ((
ut32_t
)0x40023C15)

	)

413 
	#OPTCR_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C16)

	)

417 
	#OPTCR_BYTE3_ADDRESS
 ((
ut32_t
)0x40023C17)

	)

422 
	#OPTCR1_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C1A)

	)

432 
FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
);

433 
FLASH_PtchBufrCmd
(
FuniڮS
 
NewS
);

434 
FLASH_InruiCacheCmd
(
FuniڮS
 
NewS
);

435 
FLASH_DaCacheCmd
(
FuniڮS
 
NewS
);

436 
FLASH_InruiCacheRet
();

437 
FLASH_DaCacheRet
();

440 
FLASH_Uock
();

441 
FLASH_Lock
();

442 
FLASH_Stus
 
FLASH_ESe
(
ut32_t
 
FLASH_Se
, 
ut8_t
 
VޏgeRge
);

443 
FLASH_Stus
 
FLASH_EASes
(
ut8_t
 
VޏgeRge
);

444 
FLASH_Stus
 
FLASH_EABk1Ses
(
ut8_t
 
VޏgeRge
);

445 
FLASH_Stus
 
FLASH_EABk2Ses
(
ut8_t
 
VޏgeRge
);

446 
FLASH_Stus
 
FLASH_ProgmDoubWd
(
ut32_t
 
Addss
, 
ut64_t
 
Da
);

447 
FLASH_Stus
 
FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
);

448 
FLASH_Stus
 
FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
);

449 
FLASH_Stus
 
FLASH_ProgmBy
(
ut32_t
 
Addss
, 
ut8_t
 
Da
);

452 
FLASH_OB_Uock
();

453 
FLASH_OB_Lock
();

454 
FLASH_OB_WRPCfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
);

455 
FLASH_OB_WRP1Cfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
);

456 
FLASH_OB_PCROPSeiCfig
(
ut8_t
 
OB_PcROP
);

457 
FLASH_OB_PCROPCfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
);

458 
FLASH_OB_PCROP1Cfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
);

459 
FLASH_OB_RDPCfig
(
ut8_t
 
OB_RDP
);

460 
FLASH_OB_UrCfig
(
ut8_t
 
OB_IWDG
, ut8_
OB_STOP
, ut8_
OB_STDBY
);

461 
FLASH_OB_BORCfig
(
ut8_t
 
OB_BOR
);

462 
FLASH_OB_BoCfig
(
ut8_t
 
OB_BOOT
);

463 
FLASH_Stus
 
FLASH_OB_Launch
();

464 
ut8_t
 
FLASH_OB_GUr
();

465 
ut16_t
 
FLASH_OB_GWRP
();

466 
ut16_t
 
FLASH_OB_GWRP1
();

467 
ut16_t
 
FLASH_OB_GPCROP
();

468 
ut16_t
 
FLASH_OB_GPCROP1
();

469 
FgStus
 
FLASH_OB_GRDP
();

470 
ut8_t
 
FLASH_OB_GBOR
();

473 
FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
);

474 
FgStus
 
FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
);

475 
FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
);

476 
FLASH_Stus
 
FLASH_GStus
();

477 
FLASH_Stus
 
FLASH_WaFLaOti
();

479 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_flash_ramfunc.h

30 #ide
__STM32F4xx_FLASH_RAMFUNC_H


31 
	#__STM32F4xx_FLASH_RAMFUNC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

53 #i
defed
 ( 
__CC_ARM
 )

63 
	#__RAM_FUNC
 

	)

65 #i
defed
 ( 
__ICCARM__
 )

70 
	#__RAM_FUNC
 
__mfunc
 

	)

72 #i
defed
 ( 
__GNUC__
 )

78 
	#__RAM_FUNC
 
	`__ibu__
((
	`i
(".RamFunc")))

	)

84 
__RAM_FUNC
 
FLASH_FshICmd
(
FuniڮS
 
NewS
);

85 
__RAM_FUNC
 
FLASH_FshS˕ModeCmd
(
FuniڮS
 
NewS
);

88 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_fmc.h

30 #ide
__STM32F4xx_FMC_H


31 
	#__STM32F4xx_FMC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
FMC_AddssSupTime
;

60 
ut32_t
 
FMC_AddssHdTime
;

65 
ut32_t
 
FMC_DaSupTime
;

70 
ut32_t
 
FMC_BusTuAroundDuti
;

75 
ut32_t
 
FMC_CLKDivisi
;

79 
ut32_t
 
FMC_DaLcy
;

87 
ut32_t
 
FMC_AcssMode
;

89 }
	tFMC_NORSRAMTimgInTyDef
;

96 
ut32_t
 
FMC_Bk
;

99 
ut32_t
 
FMC_DaAddssMux
;

103 
ut32_t
 
FMC_MemyTy
;

107 
ut32_t
 
FMC_MemyDaWidth
;

110 
ut32_t
 
FMC_BurAcssMode
;

114 
ut32_t
 
FMC_WaSiglPެy
;

118 
ut32_t
 
FMC_WpMode
;

122 
ut32_t
 
FMC_WaSiglAive
;

127 
ut32_t
 
FMC_WreOti
;

130 
ut32_t
 
FMC_WaSigl
;

134 
ut32_t
 
FMC_ExndedMode
;

137 
ut32_t
 
FMC_AsynchrousWa
;

141 
ut32_t
 
FMC_WreBur
;

144 
ut32_t
 
FMC_CtousClock
;

150 
FMC_NORSRAMTimgInTyDef
* 
FMC_RdWreTimgSu
;

152 
FMC_NORSRAMTimgInTyDef
* 
FMC_WreTimgSu
;

153 }
	tFMC_NORSRAMInTyDef
;

160 
ut32_t
 
FMC_SupTime
;

166 
ut32_t
 
FMC_WaSupTime
;

172 
ut32_t
 
FMC_HdSupTime
;

179 
ut32_t
 
FMC_HiZSupTime
;

184 }
	tFMC_NAND_PCCARDTimgInTyDef
;

191 
ut32_t
 
FMC_Bk
;

194 
ut32_t
 
FMC_Wau
;

197 
ut32_t
 
FMC_MemyDaWidth
;

200 
ut32_t
 
FMC_ECC
;

203 
ut32_t
 
FMC_ECCPageSize
;

206 
ut32_t
 
FMC_TCLRSupTime
;

210 
ut32_t
 
FMC_TARSupTime
;

214 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_CommSTimgSu
;

216 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_AribuSTimgSu
;

217 }
	tFMC_NANDInTyDef
;

225 
ut32_t
 
FMC_Wau
;

228 
ut32_t
 
FMC_TCLRSupTime
;

232 
ut32_t
 
FMC_TARSupTime
;

237 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_CommSTimgSu
;

239 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_AribuSTimgSu
;

241 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_IOSTimgSu
;

242 }
	tFMC_PCCARDInTyDef
;

250 
ut32_t
 
FMC_LdToAiveDay
;

254 
ut32_t
 
FMC_ExSfReeshDay
;

258 
ut32_t
 
FMC_SfReeshTime
;

262 
ut32_t
 
FMC_RowCyeDay
;

267 
ut32_t
 
FMC_WreRecovyTime
;

270 
ut32_t
 
FMC_RPDay
;

274 
ut32_t
 
FMC_RCDDay
;

278 }
	tFMC_SDRAMTimgInTyDef
;

287 
ut32_t
 
FMC_CommdMode
;

290 
ut32_t
 
FMC_CommdTg
;

293 
ut32_t
 
FMC_AutoReeshNumb
;

297 
ut32_t
 
FMC_ModeRegiDefi
;

299 }
	tFMC_SDRAMCommdTyDef
;

307 
ut32_t
 
FMC_Bk
;

310 
ut32_t
 
FMC_CumnBsNumb
;

313 
ut32_t
 
FMC_RowBsNumb
;

316 
ut32_t
 
FMC_SDMemyDaWidth
;

319 
ut32_t
 
FMC_IlBkNumb
;

322 
ut32_t
 
FMC_CASLcy
;

325 
ut32_t
 
FMC_WrePrei
;

328 
ut32_t
 
FMC_SDClockPiod
;

332 
ut32_t
 
FMC_RdBur
;

336 
ut32_t
 
FMC_RdPeDay
;

339 
FMC_SDRAMTimgInTyDef
* 
FMC_SDRAMTimgSu
;

341 }
	tFMC_SDRAMInTyDef
;

353 
	#FMC_Bk1_NORSRAM1
 ((
ut32_t
)0x00000000)

	)

354 
	#FMC_Bk1_NORSRAM2
 ((
ut32_t
)0x00000002)

	)

355 
	#FMC_Bk1_NORSRAM3
 ((
ut32_t
)0x00000004)

	)

356 
	#FMC_Bk1_NORSRAM4
 ((
ut32_t
)0x00000006)

	)

358 
	#IS_FMC_NORSRAM_BANK
(
BANK
(((BANK=
FMC_Bk1_NORSRAM1
) || \

359 ((
BANK
=
FMC_Bk1_NORSRAM2
) || \

360 ((
BANK
=
FMC_Bk1_NORSRAM3
) || \

361 ((
BANK
=
FMC_Bk1_NORSRAM4
))

	)

369 
	#FMC_Bk2_NAND
 ((
ut32_t
)0x00000010)

	)

370 
	#FMC_Bk3_NAND
 ((
ut32_t
)0x00000100)

	)

372 
	#IS_FMC_NAND_BANK
(
BANK
(((BANK=
FMC_Bk2_NAND
) || \

373 ((
BANK
=
FMC_Bk3_NAND
))

	)

381 
	#FMC_Bk4_PCCARD
 ((
ut32_t
)0x00001000)

	)

389 
	#FMC_Bk1_SDRAM
 ((
ut32_t
)0x00000000)

	)

390 
	#FMC_Bk2_SDRAM
 ((
ut32_t
)0x00000001)

	)

392 
	#IS_FMC_SDRAM_BANK
(
BANK
(((BANK=
FMC_Bk1_SDRAM
) || \

393 ((
BANK
=
FMC_Bk2_SDRAM
))

	)

408 
	#FMC_DaAddssMux_Dib
 ((
ut32_t
)0x00000000)

	)

409 
	#FMC_DaAddssMux_Eb
 ((
ut32_t
)0x00000002)

	)

411 
	#IS_FMC_MUX
(
MUX
(((MUX=
FMC_DaAddssMux_Dib
) || \

412 ((
MUX
=
FMC_DaAddssMux_Eb
))

	)

421 
	#FMC_MemyTy_SRAM
 ((
ut32_t
)0x00000000)

	)

422 
	#FMC_MemyTy_PSRAM
 ((
ut32_t
)0x00000004)

	)

423 
	#FMC_MemyTy_NOR
 ((
ut32_t
)0x00000008)

	)

425 
	#IS_FMC_MEMORY
(
MEMORY
(((MEMORY=
FMC_MemyTy_SRAM
) || \

426 ((
MEMORY
=
FMC_MemyTy_PSRAM
)|| \

427 ((
MEMORY
=
FMC_MemyTy_NOR
))

	)

436 
	#FMC_NORSRAM_MemyDaWidth_8b
 ((
ut32_t
)0x00000000)

	)

437 
	#FMC_NORSRAM_MemyDaWidth_16b
 ((
ut32_t
)0x00000010)

	)

438 
	#FMC_NORSRAM_MemyDaWidth_32b
 ((
ut32_t
)0x00000020)

	)

440 
	#IS_FMC_NORSRAM_MEMORY_WIDTH
(
WIDTH
(((WIDTH=
FMC_NORSRAM_MemyDaWidth_8b
) || \

441 ((
WIDTH
=
FMC_NORSRAM_MemyDaWidth_16b
) || \

442 ((
WIDTH
=
FMC_NORSRAM_MemyDaWidth_32b
))

	)

451 
	#FMC_BurAcssMode_Dib
 ((
ut32_t
)0x00000000)

	)

452 
	#FMC_BurAcssMode_Eb
 ((
ut32_t
)0x00000100)

	)

454 
	#IS_FMC_BURSTMODE
(
STATE
(((STATE=
FMC_BurAcssMode_Dib
) || \

455 ((
STATE
=
FMC_BurAcssMode_Eb
))

	)

463 
	#FMC_AsynchrousWa_Dib
 ((
ut32_t
)0x00000000)

	)

464 
	#FMC_AsynchrousWa_Eb
 ((
ut32_t
)0x00008000)

	)

466 
	#IS_FMC_ASYNWAIT
(
STATE
(((STATE=
FMC_AsynchrousWa_Dib
) || \

467 ((
STATE
=
FMC_AsynchrousWa_Eb
))

	)

475 
	#FMC_WaSiglPެy_Low
 ((
ut32_t
)0x00000000)

	)

476 
	#FMC_WaSiglPެy_High
 ((
ut32_t
)0x00000200)

	)

478 
	#IS_FMC_WAIT_POLARITY
(
POLARITY
(((POLARITY=
FMC_WaSiglPެy_Low
) || \

479 ((
POLARITY
=
FMC_WaSiglPެy_High
))

	)

487 
	#FMC_WpMode_Dib
 ((
ut32_t
)0x00000000)

	)

488 
	#FMC_WpMode_Eb
 ((
ut32_t
)0x00000400)

	)

490 
	#IS_FMC_WRAP_MODE
(
MODE
(((MODE=
FMC_WpMode_Dib
) || \

491 ((
MODE
=
FMC_WpMode_Eb
))

	)

499 
	#FMC_WaSiglAive_BefeWaS
 ((
ut32_t
)0x00000000)

	)

500 
	#FMC_WaSiglAive_DurgWaS
 ((
ut32_t
)0x00000800)

	)

502 
	#IS_FMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
(((ACTIVE=
FMC_WaSiglAive_BefeWaS
) || \

503 ((
ACTIVE
=
FMC_WaSiglAive_DurgWaS
))

	)

511 
	#FMC_WreOti_Dib
 ((
ut32_t
)0x00000000)

	)

512 
	#FMC_WreOti_Eb
 ((
ut32_t
)0x00001000)

	)

514 
	#IS_FMC_WRITE_OPERATION
(
OPERATION
(((OPERATION=
FMC_WreOti_Dib
) || \

515 ((
OPERATION
=
FMC_WreOti_Eb
))

	)

523 
	#FMC_WaSigl_Dib
 ((
ut32_t
)0x00000000)

	)

524 
	#FMC_WaSigl_Eb
 ((
ut32_t
)0x00002000)

	)

526 
	#IS_FMC_WAITE_SIGNAL
(
SIGNAL
(((SIGNAL=
FMC_WaSigl_Dib
) || \

527 ((
SIGNAL
=
FMC_WaSigl_Eb
))

	)

535 
	#FMC_ExndedMode_Dib
 ((
ut32_t
)0x00000000)

	)

536 
	#FMC_ExndedMode_Eb
 ((
ut32_t
)0x00004000)

	)

538 
	#IS_FMC_EXTENDED_MODE
(
MODE
(((MODE=
FMC_ExndedMode_Dib
) || \

539 ((
MODE
=
FMC_ExndedMode_Eb
))

	)

548 
	#FMC_WreBur_Dib
 ((
ut32_t
)0x00000000)

	)

549 
	#FMC_WreBur_Eb
 ((
ut32_t
)0x00080000)

	)

551 
	#IS_FMC_WRITE_BURST
(
BURST
(((BURST=
FMC_WreBur_Dib
) || \

552 ((
BURST
=
FMC_WreBur_Eb
))

	)

561 
	#FMC_CClock_SyncOy
 ((
ut32_t
)0x00000000)

	)

562 
	#FMC_CClock_SyncAsync
 ((
ut32_t
)0x00100000)

	)

564 
	#IS_FMC_CONTINOUS_CLOCK
(
CCLOCK
(((CCLOCK=
FMC_CClock_SyncOy
) || \

565 ((
CCLOCK
=
FMC_CClock_SyncAsync
))

	)

573 
	#IS_FMC_ADDRESS_SETUP_TIME
(
TIME
((TIME<15)

	)

581 
	#IS_FMC_ADDRESS_HOLD_TIME
(
TIME
(((TIME> 0&& ((TIME<15))

	)

589 
	#IS_FMC_DATASETUP_TIME
(
TIME
(((TIME> 0&& ((TIME<255))

	)

597 
	#IS_FMC_TURNAROUND_TIME
(
TIME
((TIME<15)

	)

605 
	#IS_FMC_CLK_DIV
(
DIV
(((DIV> 0&& ((DIV<15))

	)

613 
	#IS_FMC_DATA_LATENCY
(
LATENCY
((LATENCY<15)

	)

621 
	#FMC_AcssMode_A
 ((
ut32_t
)0x00000000)

	)

622 
	#FMC_AcssMode_B
 ((
ut32_t
)0x10000000)

	)

623 
	#FMC_AcssMode_C
 ((
ut32_t
)0x20000000)

	)

624 
	#FMC_AcssMode_D
 ((
ut32_t
)0x30000000)

	)

626 
	#IS_FMC_ACCESS_MODE
(
MODE
(((MODE=
FMC_AcssMode_A
) || \

627 ((
MODE
=
FMC_AcssMode_B
) || \

628 ((
MODE
=
FMC_AcssMode_C
) || \

629 ((
MODE
=
FMC_AcssMode_D
))

	)

645 
	#FMC_Wau_Dib
 ((
ut32_t
)0x00000000)

	)

646 
	#FMC_Wau_Eb
 ((
ut32_t
)0x00000002)

	)

648 
	#IS_FMC_WAIT_FEATURE
(
FEATURE
(((FEATURE=
FMC_Wau_Dib
) || \

649 ((
FEATURE
=
FMC_Wau_Eb
))

	)

657 
	#FMC_NAND_MemyDaWidth_8b
 ((
ut32_t
)0x00000000)

	)

658 
	#FMC_NAND_MemyDaWidth_16b
 ((
ut32_t
)0x00000010)

	)

660 
	#IS_FMC_NAND_MEMORY_WIDTH
(
WIDTH
(((WIDTH=
FMC_NAND_MemyDaWidth_8b
) || \

661 ((
WIDTH
=
FMC_NAND_MemyDaWidth_16b
))

	)

669 
	#FMC_ECC_Dib
 ((
ut32_t
)0x00000000)

	)

670 
	#FMC_ECC_Eb
 ((
ut32_t
)0x00000040)

	)

672 
	#IS_FMC_ECC_STATE
(
STATE
(((STATE=
FMC_ECC_Dib
) || \

673 ((
STATE
=
FMC_ECC_Eb
))

	)

681 
	#FMC_ECCPageSize_256Bys
 ((
ut32_t
)0x00000000)

	)

682 
	#FMC_ECCPageSize_512Bys
 ((
ut32_t
)0x00020000)

	)

683 
	#FMC_ECCPageSize_1024Bys
 ((
ut32_t
)0x00040000)

	)

684 
	#FMC_ECCPageSize_2048Bys
 ((
ut32_t
)0x00060000)

	)

685 
	#FMC_ECCPageSize_4096Bys
 ((
ut32_t
)0x00080000)

	)

686 
	#FMC_ECCPageSize_8192Bys
 ((
ut32_t
)0x000A0000)

	)

688 
	#IS_FMC_ECCPAGE_SIZE
(
SIZE
(((SIZE=
FMC_ECCPageSize_256Bys
) || \

689 ((
SIZE
=
FMC_ECCPageSize_512Bys
) || \

690 ((
SIZE
=
FMC_ECCPageSize_1024Bys
) || \

691 ((
SIZE
=
FMC_ECCPageSize_2048Bys
) || \

692 ((
SIZE
=
FMC_ECCPageSize_4096Bys
) || \

693 ((
SIZE
=
FMC_ECCPageSize_8192Bys
))

	)

701 
	#IS_FMC_TCLR_TIME
(
TIME
((TIME<255)

	)

709 
	#IS_FMC_TAR_TIME
(
TIME
((TIME<255)

	)

717 
	#IS_FMC_SETUP_TIME
(
TIME
((TIME<255)

	)

725 
	#IS_FMC_WAIT_TIME
(
TIME
((TIME<255)

	)

733 
	#IS_FMC_HOLD_TIME
(
TIME
((TIME<255)

	)

741 
	#IS_FMC_HIZ_TIME
(
TIME
((TIME<255)

	)

758 
	#FMC_CumnBs_Numb_8b
 ((
ut32_t
)0x00000000)

	)

759 
	#FMC_CumnBs_Numb_9b
 ((
ut32_t
)0x00000001)

	)

760 
	#FMC_CumnBs_Numb_10b
 ((
ut32_t
)0x00000002)

	)

761 
	#FMC_CumnBs_Numb_11b
 ((
ut32_t
)0x00000003)

	)

763 
	#IS_FMC_COLUMNBITS_NUMBER
(
COLUMN
(((COLUMN=
FMC_CumnBs_Numb_8b
) || \

764 ((
COLUMN
=
FMC_CumnBs_Numb_9b
) || \

765 ((
COLUMN
=
FMC_CumnBs_Numb_10b
) || \

766 ((
COLUMN
=
FMC_CumnBs_Numb_11b
))

	)

775 
	#FMC_RowBs_Numb_11b
 ((
ut32_t
)0x00000000)

	)

776 
	#FMC_RowBs_Numb_12b
 ((
ut32_t
)0x00000004)

	)

777 
	#FMC_RowBs_Numb_13b
 ((
ut32_t
)0x00000008)

	)

779 
	#IS_FMC_ROWBITS_NUMBER
(
ROW
(((ROW=
FMC_RowBs_Numb_11b
) || \

780 ((
ROW
=
FMC_RowBs_Numb_12b
) || \

781 ((
ROW
=
FMC_RowBs_Numb_13b
))

	)

790 
	#FMC_SDMemy_Width_8b
 ((
ut32_t
)0x00000000)

	)

791 
	#FMC_SDMemy_Width_16b
 ((
ut32_t
)0x00000010)

	)

792 
	#FMC_SDMemy_Width_32b
 ((
ut32_t
)0x00000020)

	)

794 
	#IS_FMC_SDMEMORY_WIDTH
(
WIDTH
(((WIDTH=
FMC_SDMemy_Width_8b
) || \

795 ((
WIDTH
=
FMC_SDMemy_Width_16b
) || \

796 ((
WIDTH
=
FMC_SDMemy_Width_32b
))

	)

805 
	#FMC_IlBk_Numb_2
 ((
ut32_t
)0x00000000)

	)

806 
	#FMC_IlBk_Numb_4
 ((
ut32_t
)0x00000040)

	)

808 
	#IS_FMC_INTERNALBANK_NUMBER
(
NUMBER
(((NUMBER=
FMC_IlBk_Numb_2
) || \

809 ((
NUMBER
=
FMC_IlBk_Numb_4
))

	)

819 
	#FMC_CAS_Lcy_1
 ((
ut32_t
)0x00000080)

	)

820 
	#FMC_CAS_Lcy_2
 ((
ut32_t
)0x00000100)

	)

821 
	#FMC_CAS_Lcy_3
 ((
ut32_t
)0x00000180)

	)

823 
	#IS_FMC_CAS_LATENCY
(
LATENCY
(((LATENCY=
FMC_CAS_Lcy_1
) || \

824 ((
LATENCY
=
FMC_CAS_Lcy_2
) || \

825 ((
LATENCY
=
FMC_CAS_Lcy_3
))

	)

834 
	#FMC_Wre_Prei_Dib
 ((
ut32_t
)0x00000000)

	)

835 
	#FMC_Wre_Prei_Eb
 ((
ut32_t
)0x00000200)

	)

837 
	#IS_FMC_WRITE_PROTECTION
(
WRITE
(((WRITE=
FMC_Wre_Prei_Dib
) || \

838 ((
WRITE
=
FMC_Wre_Prei_Eb
))

	)

848 
	#FMC_SDClock_Dib
 ((
ut32_t
)0x00000000)

	)

849 
	#FMC_SDClock_Piod_2
 ((
ut32_t
)0x00000800)

	)

850 
	#FMC_SDClock_Piod_3
 ((
ut32_t
)0x00000C00)

	)

852 
	#IS_FMC_SDCLOCK_PERIOD
(
PERIOD
(((PERIOD=
FMC_SDClock_Dib
) || \

853 ((
PERIOD
=
FMC_SDClock_Piod_2
) || \

854 ((
PERIOD
=
FMC_SDClock_Piod_3
))

	)

863 
	#FMC_Rd_Bur_Dib
 ((
ut32_t
)0x00000000)

	)

864 
	#FMC_Rd_Bur_Eb
 ((
ut32_t
)0x00001000)

	)

866 
	#IS_FMC_READ_BURST
(
RBURST
(((RBURST=
FMC_Rd_Bur_Dib
) || \

867 ((
RBURST
=
FMC_Rd_Bur_Eb
))

	)

876 
	#FMC_RdPe_Day_0
 ((
ut32_t
)0x00000000)

	)

877 
	#FMC_RdPe_Day_1
 ((
ut32_t
)0x00002000)

	)

878 
	#FMC_RdPe_Day_2
 ((
ut32_t
)0x00004000)

	)

880 
	#IS_FMC_READPIPE_DELAY
(
DELAY
(((DELAY=
FMC_RdPe_Day_0
) || \

881 ((
DELAY
=
FMC_RdPe_Day_1
) || \

882 ((
DELAY
=
FMC_RdPe_Day_2
))

	)

891 
	#IS_FMC_LOADTOACTIVE_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

899 
	#IS_FMC_EXITSELFREFRESH_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

907 
	#IS_FMC_SELFREFRESH_TIME
(
TIME
(((TIME> 0&& ((TIME<16))

	)

915 
	#IS_FMC_ROWCYCLE_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

923 
	#IS_FMC_WRITE_RECOVERY_TIME
(
TIME
(((TIME> 0&& ((TIME<16))

	)

931 
	#IS_FMC_RP_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

939 
	#IS_FMC_RCD_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

948 
	#FMC_Commd_Mode_nm
 ((
ut32_t
)0x00000000)

	)

949 
	#FMC_Commd_Mode_CLK_Ebd
 ((
ut32_t
)0x00000001)

	)

950 
	#FMC_Commd_Mode_PALL
 ((
ut32_t
)0x00000002)

	)

951 
	#FMC_Commd_Mode_AutoReesh
 ((
ut32_t
)0x00000003)

	)

952 
	#FMC_Commd_Mode_LdMode
 ((
ut32_t
)0x00000004)

	)

953 
	#FMC_Commd_Mode_Seesh
 ((
ut32_t
)0x00000005)

	)

954 
	#FMC_Commd_Mode_PowDown
 ((
ut32_t
)0x00000006)

	)

956 
	#IS_FMC_COMMAND_MODE
(
COMMAND
(((COMMAND=
FMC_Commd_Mode_nm
) || \

957 ((
COMMAND
=
FMC_Commd_Mode_CLK_Ebd
) || \

958 ((
COMMAND
=
FMC_Commd_Mode_PALL
) || \

959 ((
COMMAND
=
FMC_Commd_Mode_AutoReesh
) || \

960 ((
COMMAND
=
FMC_Commd_Mode_LdMode
) || \

961 ((
COMMAND
=
FMC_Commd_Mode_Seesh
) || \

962 ((
COMMAND
=
FMC_Commd_Mode_PowDown
))

	)

971 
	#FMC_Commd_Tg_bk2
 ((
ut32_t
)0x00000008)

	)

972 
	#FMC_Commd_Tg_bk1
 ((
ut32_t
)0x00000010)

	)

973 
	#FMC_Commd_Tg_bk1_2
 ((
ut32_t
)0x00000018)

	)

975 
	#IS_FMC_COMMAND_TARGET
(
TARGET
(((TARGET=
FMC_Commd_Tg_bk1
) || \

976 ((
TARGET
=
FMC_Commd_Tg_bk2
) || \

977 ((
TARGET
=
FMC_Commd_Tg_bk1_2
))

	)

986 
	#IS_FMC_AUTOREFRESH_NUMBER
(
NUMBER
(((NUMBER> 0&& ((NUMBER<16))

	)

995 
	#IS_FMC_MODE_REGISTER
(
CONTENT
((CONTENT<8191)

	)

1005 
	#FMC_NmMode_Stus
 ((
ut32_t
)0x00000000)

	)

1006 
	#FMC_SfReeshMode_Stus
 
FMC_SDSR_MODES1_0


	)

1007 
	#FMC_PowDownMode_Stus
 
FMC_SDSR_MODES1_1


	)

1009 
	#IS_FMC_MODE_STATUS
(
STATUS
(((STATUS=
FMC_NmMode_Stus
) || \

1010 ((
STATUS
=
FMC_SfReeshMode_Stus
) || \

1011 ((
STATUS
=
FMC_PowDownMode_Stus
))

	)

1025 
	#FMC_IT_RisgEdge
 ((
ut32_t
)0x00000008)

	)

1026 
	#FMC_IT_Lev
 ((
ut32_t
)0x00000010)

	)

1027 
	#FMC_IT_FlgEdge
 ((
ut32_t
)0x00000020)

	)

1028 
	#FMC_IT_Reesh
 ((
ut32_t
)0x00004000)

	)

1030 
	#IS_FMC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFBFC7=0x00000000&& ((IT!0x00000000))

	)

1031 
	#IS_FMC_GET_IT
(
IT
(((IT=
FMC_IT_RisgEdge
) || \

1032 ((
IT
=
FMC_IT_Lev
) || \

1033 ((
IT
=
FMC_IT_FlgEdge
) || \

1034 ((
IT
=
FMC_IT_Reesh
))

	)

1036 
	#IS_FMC_IT_BANK
(
BANK
(((BANK=
FMC_Bk2_NAND
) || \

1037 ((
BANK
=
FMC_Bk3_NAND
) || \

1038 ((
BANK
=
FMC_Bk4_PCCARD
) || \

1039 ((
BANK
=
FMC_Bk1_SDRAM
) || \

1040 ((
BANK
=
FMC_Bk2_SDRAM
))

	)

1048 
	#FMC_FLAG_RisgEdge
 ((
ut32_t
)0x00000001)

	)

1049 
	#FMC_FLAG_Lev
 ((
ut32_t
)0x00000002)

	)

1050 
	#FMC_FLAG_FlgEdge
 ((
ut32_t
)0x00000004)

	)

1051 
	#FMC_FLAG_FEMPT
 ((
ut32_t
)0x00000040)

	)

1052 
	#FMC_FLAG_Reesh
 
FMC_SDSR_RE


	)

1053 
	#FMC_FLAG_Busy
 
FMC_SDSR_BUSY


	)

1055 
	#IS_FMC_GET_FLAG
(
FLAG
(((FLAG=
FMC_FLAG_RisgEdge
) || \

1056 ((
FLAG
=
FMC_FLAG_Lev
) || \

1057 ((
FLAG
=
FMC_FLAG_FlgEdge
) || \

1058 ((
FLAG
=
FMC_FLAG_FEMPT
) || \

1059 ((
FLAG
=
FMC_FLAG_Reesh
) || \

1060 ((
FLAG
=
FMC_SDSR_BUSY
))

	)

1062 
	#IS_FMC_GETFLAG_BANK
(
BANK
(((BANK=
FMC_Bk2_NAND
) || \

1063 ((
BANK
=
FMC_Bk3_NAND
) || \

1064 ((
BANK
=
FMC_Bk4_PCCARD
) || \

1065 ((
BANK
=
FMC_Bk1_SDRAM
) || \

1066 ((
BANK
=
FMC_Bk2_SDRAM
) || \

1067 ((
BANK
=(
FMC_Bk1_SDRAM
 | 
FMC_Bk2_SDRAM
)))

	)

1069 
	#IS_FMC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFF8=0x00000000&& ((FLAG!0x00000000))

	)

1079 
	#IS_FMC_REFRESH_COUNT
(
COUNT
((COUNT<8191)

	)

1094 
FMC_NORSRAMDeIn
(
ut32_t
 
FMC_Bk
);

1095 
FMC_NORSRAMIn
(
FMC_NORSRAMInTyDef
* 
FMC_NORSRAMInSu
);

1096 
FMC_NORSRAMSuIn
(
FMC_NORSRAMInTyDef
* 
FMC_NORSRAMInSu
);

1097 
FMC_NORSRAMCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
);

1100 
FMC_NANDDeIn
(
ut32_t
 
FMC_Bk
);

1101 
FMC_NANDIn
(
FMC_NANDInTyDef
* 
FMC_NANDInSu
);

1102 
FMC_NANDSuIn
(
FMC_NANDInTyDef
* 
FMC_NANDInSu
);

1103 
FMC_NANDCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
);

1104 
FMC_NANDECCCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
);

1105 
ut32_t
 
FMC_GECC
(ut32_
FMC_Bk
);

1108 
FMC_PCCARDDeIn
();

1109 
FMC_PCCARDIn
(
FMC_PCCARDInTyDef
* 
FMC_PCCARDInSu
);

1110 
FMC_PCCARDSuIn
(
FMC_PCCARDInTyDef
* 
FMC_PCCARDInSu
);

1111 
FMC_PCCARDCmd
(
FuniڮS
 
NewS
);

1114 
FMC_SDRAMDeIn
(
ut32_t
 
FMC_Bk
);

1115 
FMC_SDRAMIn
(
FMC_SDRAMInTyDef
* 
FMC_SDRAMInSu
);

1116 
FMC_SDRAMSuIn
(
FMC_SDRAMInTyDef
* 
FMC_SDRAMInSu
);

1117 
FMC_SDRAMCmdCfig
(
FMC_SDRAMCommdTyDef
* 
FMC_SDRAMCommdSu
);

1118 
ut32_t
 
FMC_GModeStus
(ut32_
SDRAM_Bk
);

1119 
FMC_SReeshCou
(
ut32_t
 
FMC_Cou
);

1120 
FMC_SAutoReesh_Numb
(
ut32_t
 
FMC_Numb
);

1121 
FMC_SDRAMWrePreiCfig
(
ut32_t
 
SDRAM_Bk
, 
FuniڮS
 
NewS
);

1124 
FMC_ITCfig
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
, 
FuniڮS
 
NewS
);

1125 
FgStus
 
FMC_GFgStus
(
ut32_t
 
FMC_Bk
, ut32_
FMC_FLAG
);

1126 
FMC_CˬFg
(
ut32_t
 
FMC_Bk
, ut32_
FMC_FLAG
);

1127 
ITStus
 
FMC_GITStus
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
);

1128 
FMC_CˬITPdgB
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
);

1130 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_fmpi2c.h

30 #ide
__STM32F4xx_FMPI2C_H


31 
	#__STM32F4xx_FMPI2C_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

47 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F446xx
)

56 
ut32_t
 
FMPI2C_Timg
;

60 
ut32_t
 
FMPI2C_AlogFr
;

63 
ut32_t
 
FMPI2C_DigFr
;

66 
ut32_t
 
FMPI2C_Mode
;

69 
ut32_t
 
FMPI2C_OwnAddss1
;

72 
ut32_t
 
FMPI2C_Ack
;

75 
ut32_t
 
FMPI2C_AcknowdgedAddss
;

77 }
	tFMPI2C_InTyDef
;

86 
	#IS_FMPI2C_ALL_PERIPH
(
PERIPH
((PERIPH=
FMPI2C1
)

	)

92 
	#FMPI2C_AlogFr_Eb
 ((
ut32_t
)0x00000000)

	)

93 
	#FMPI2C_AlogFr_Dib
 
FMPI2C_CR1_ANFOFF


	)

95 
	#IS_FMPI2C_ANALOG_FILTER
(
FILTER
(((FILTER=
FMPI2C_AlogFr_Eb
) || \

96 ((
FILTER
=
FMPI2C_AlogFr_Dib
))

	)

105 
	#IS_FMPI2C_DIGITAL_FILTER
(
FILTER
((FILTER<0x0000000F)

	)

114 
	#FMPI2C_Mode_FMPI2C
 ((
ut32_t
)0x00000000)

	)

115 
	#FMPI2C_Mode_SMBusDevi
 
FMPI2C_CR1_SMBDEN


	)

116 
	#FMPI2C_Mode_SMBusHo
 
FMPI2C_CR1_SMBHEN


	)

118 
	#IS_FMPI2C_MODE
(
MODE
(((MODE=
FMPI2C_Mode_FMPI2C
) || \

119 ((
MODE
=
FMPI2C_Mode_SMBusDevi
) || \

120 ((
MODE
=
FMPI2C_Mode_SMBusHo
))

	)

129 
	#FMPI2C_Ack_Eb
 ((
ut32_t
)0x00000000)

	)

130 
	#FMPI2C_Ack_Dib
 
FMPI2C_CR2_NACK


	)

132 
	#IS_FMPI2C_ACK
(
ACK
(((ACK=
FMPI2C_Ack_Eb
) || \

133 ((
ACK
=
FMPI2C_Ack_Dib
))

	)

142 
	#FMPI2C_AcknowdgedAddss_7b
 ((
ut32_t
)0x00000000)

	)

143 
	#FMPI2C_AcknowdgedAddss_10b
 
FMPI2C_OAR1_OA1MODE


	)

145 
	#IS_FMPI2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
(((ADDRESS=
FMPI2C_AcknowdgedAddss_7b
) || \

146 ((
ADDRESS
=
FMPI2C_AcknowdgedAddss_10b
))

	)

155 
	#IS_FMPI2C_OWN_ADDRESS1
(
ADDRESS1
((ADDRESS1<(
ut32_t
)0x000003FF)

	)

164 
	#FMPI2C_Dei_Tnsmr
 ((
ut16_t
)0x0000)

	)

165 
	#FMPI2C_Dei_Reiv
 ((
ut16_t
)0x0400)

	)

167 
	#IS_FMPI2C_DIRECTION
(
DIRECTION
(((DIRECTION=
FMPI2C_Dei_Tnsmr
) || \

168 ((
DIRECTION
=
FMPI2C_Dei_Reiv
))

	)

177 
	#FMPI2C_DMAReq_Tx
 
FMPI2C_CR1_TXDMAEN


	)

178 
	#FMPI2C_DMAReq_Rx
 
FMPI2C_CR1_RXDMAEN


	)

180 
	#IS_FMPI2C_DMA_REQ
(
REQ
((((REQ& (
ut32_t
)0xFFFF3FFF=0x00&& ((REQ!0x00))

	)

189 
	#IS_FMPI2C_SLAVE_ADDRESS
(
ADDRESS
((ADDRESS<(
ut16_t
)0x03FF)

	)

199 
	#IS_FMPI2C_OWN_ADDRESS2
(
ADDRESS2
((ADDRESS2<(
ut16_t
)0x00FF)

	)

209 
	#FMPI2C_OA2_NoMask
 ((
ut8_t
)0x00)

	)

210 
	#FMPI2C_OA2_Mask01
 ((
ut8_t
)0x01)

	)

211 
	#FMPI2C_OA2_Mask02
 ((
ut8_t
)0x02)

	)

212 
	#FMPI2C_OA2_Mask03
 ((
ut8_t
)0x03)

	)

213 
	#FMPI2C_OA2_Mask04
 ((
ut8_t
)0x04)

	)

214 
	#FMPI2C_OA2_Mask05
 ((
ut8_t
)0x05)

	)

215 
	#FMPI2C_OA2_Mask06
 ((
ut8_t
)0x06)

	)

216 
	#FMPI2C_OA2_Mask07
 ((
ut8_t
)0x07)

	)

218 
	#IS_FMPI2C_OWN_ADDRESS2_MASK
(
MASK
(((MASK=
FMPI2C_OA2_NoMask
) || \

219 ((
MASK
=
FMPI2C_OA2_Mask01
) || \

220 ((
MASK
=
FMPI2C_OA2_Mask02
) || \

221 ((
MASK
=
FMPI2C_OA2_Mask03
) || \

222 ((
MASK
=
FMPI2C_OA2_Mask04
) || \

223 ((
MASK
=
FMPI2C_OA2_Mask05
) || \

224 ((
MASK
=
FMPI2C_OA2_Mask06
) || \

225 ((
MASK
=
FMPI2C_OA2_Mask07
))

	)

235 
	#IS_FMPI2C_TIMEOUT
(
TIMEOUT
((TIMEOUT<(
ut16_t
)0x0FFF)

	)

245 
	#FMPI2C_Regi_CR1
 ((
ut8_t
)0x00)

	)

246 
	#FMPI2C_Regi_CR2
 ((
ut8_t
)0x04)

	)

247 
	#FMPI2C_Regi_OAR1
 ((
ut8_t
)0x08)

	)

248 
	#FMPI2C_Regi_OAR2
 ((
ut8_t
)0x0C)

	)

249 
	#FMPI2C_Regi_TIMINGR
 ((
ut8_t
)0x10)

	)

250 
	#FMPI2C_Regi_TIMEOUTR
 ((
ut8_t
)0x14)

	)

251 
	#FMPI2C_Regi_ISR
 ((
ut8_t
)0x18)

	)

252 
	#FMPI2C_Regi_ICR
 ((
ut8_t
)0x1C)

	)

253 
	#FMPI2C_Regi_PECR
 ((
ut8_t
)0x20)

	)

254 
	#FMPI2C_Regi_RXDR
 ((
ut8_t
)0x24)

	)

255 
	#FMPI2C_Regi_TXDR
 ((
ut8_t
)0x28)

	)

257 
	#IS_FMPI2C_REGISTER
(
REGISTER
(((REGISTER=
FMPI2C_Regi_CR1
) || \

258 ((
REGISTER
=
FMPI2C_Regi_CR2
) || \

259 ((
REGISTER
=
FMPI2C_Regi_OAR1
) || \

260 ((
REGISTER
=
FMPI2C_Regi_OAR2
) || \

261 ((
REGISTER
=
FMPI2C_Regi_TIMINGR
) || \

262 ((
REGISTER
=
FMPI2C_Regi_TIMEOUTR
) || \

263 ((
REGISTER
=
FMPI2C_Regi_ISR
) || \

264 ((
REGISTER
=
FMPI2C_Regi_ICR
) || \

265 ((
REGISTER
=
FMPI2C_Regi_PECR
) || \

266 ((
REGISTER
=
FMPI2C_Regi_RXDR
) || \

267 ((
REGISTER
=
FMPI2C_Regi_TXDR
))

	)

276 
	#FMPI2C_IT_ERRI
 
FMPI2C_CR1_ERRIE


	)

277 
	#FMPI2C_IT_TCI
 
FMPI2C_CR1_TCIE


	)

278 
	#FMPI2C_IT_STOPI
 
FMPI2C_CR1_STOPIE


	)

279 
	#FMPI2C_IT_NACKI
 
FMPI2C_CR1_NACKIE


	)

280 
	#FMPI2C_IT_ADDRI
 
FMPI2C_CR1_ADDRIE


	)

281 
	#FMPI2C_IT_RXI
 
FMPI2C_CR1_RXIE


	)

282 
	#FMPI2C_IT_TXI
 
FMPI2C_CR1_TXIE


	)

284 
	#IS_FMPI2C_CONFIG_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFF01=0x00&& ((IT!0x00))

	)

294 
	#FMPI2C_FLAG_TXE
 
FMPI2C_ISR_TXE


	)

295 
	#FMPI2C_FLAG_TXIS
 
FMPI2C_ISR_TXIS


	)

296 
	#FMPI2C_FLAG_RXNE
 
FMPI2C_ISR_RXNE


	)

297 
	#FMPI2C_FLAG_ADDR
 
FMPI2C_ISR_ADDR


	)

298 
	#FMPI2C_FLAG_NACKF
 
FMPI2C_ISR_NACKF


	)

299 
	#FMPI2C_FLAG_STOPF
 
FMPI2C_ISR_STOPF


	)

300 
	#FMPI2C_FLAG_TC
 
FMPI2C_ISR_TC


	)

301 
	#FMPI2C_FLAG_TCR
 
FMPI2C_ISR_TCR


	)

302 
	#FMPI2C_FLAG_BERR
 
FMPI2C_ISR_BERR


	)

303 
	#FMPI2C_FLAG_ARLO
 
FMPI2C_ISR_ARLO


	)

304 
	#FMPI2C_FLAG_OVR
 
FMPI2C_ISR_OVR


	)

305 
	#FMPI2C_FLAG_PECERR
 
FMPI2C_ISR_PECERR


	)

306 
	#FMPI2C_FLAG_TIMEOUT
 
FMPI2C_ISR_TIMEOUT


	)

307 
	#FMPI2C_FLAG_ALERT
 
FMPI2C_ISR_ALERT


	)

308 
	#FMPI2C_FLAG_BUSY
 
FMPI2C_ISR_BUSY


	)

310 
	#IS_FMPI2C_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFF4000=0x00&& ((FLAG!0x00))

	)

312 
	#IS_FMPI2C_GET_FLAG
(
FLAG
(((FLAG=
FMPI2C_FLAG_TXE
|| ((FLAG=
FMPI2C_FLAG_TXIS
) || \

313 ((
FLAG
=
FMPI2C_FLAG_RXNE
|| ((FLAG=
FMPI2C_FLAG_ADDR
) || \

314 ((
FLAG
=
FMPI2C_FLAG_NACKF
|| ((FLAG=
FMPI2C_FLAG_STOPF
) || \

315 ((
FLAG
=
FMPI2C_FLAG_TC
|| ((FLAG=
FMPI2C_FLAG_TCR
) || \

316 ((
FLAG
=
FMPI2C_FLAG_BERR
|| ((FLAG=
FMPI2C_FLAG_ARLO
) || \

317 ((
FLAG
=
FMPI2C_FLAG_OVR
|| ((FLAG=
FMPI2C_FLAG_PECERR
) || \

318 ((
FLAG
=
FMPI2C_FLAG_TIMEOUT
|| ((FLAG=
FMPI2C_FLAG_ALERT
) || \

319 ((
FLAG
=
FMPI2C_FLAG_BUSY
))

	)

330 
	#FMPI2C_IT_TXIS
 
FMPI2C_ISR_TXIS


	)

331 
	#FMPI2C_IT_RXNE
 
FMPI2C_ISR_RXNE


	)

332 
	#FMPI2C_IT_ADDR
 
FMPI2C_ISR_ADDR


	)

333 
	#FMPI2C_IT_NACKF
 
FMPI2C_ISR_NACKF


	)

334 
	#FMPI2C_IT_STOPF
 
FMPI2C_ISR_STOPF


	)

335 
	#FMPI2C_IT_TC
 
FMPI2C_ISR_TC


	)

336 
	#FMPI2C_IT_TCR
 
FMPI2C_ISR_TCR


	)

337 
	#FMPI2C_IT_BERR
 
FMPI2C_ISR_BERR


	)

338 
	#FMPI2C_IT_ARLO
 
FMPI2C_ISR_ARLO


	)

339 
	#FMPI2C_IT_OVR
 
FMPI2C_ISR_OVR


	)

340 
	#FMPI2C_IT_PECERR
 
FMPI2C_ISR_PECERR


	)

341 
	#FMPI2C_IT_TIMEOUT
 
FMPI2C_ISR_TIMEOUT


	)

342 
	#FMPI2C_IT_ALERT
 
FMPI2C_ISR_ALERT


	)

344 
	#IS_FMPI2C_CLEAR_IT
(
IT
((((IT& (
ut32_t
)0xFFFFC001=0x00&& ((IT!0x00))

	)

346 
	#IS_FMPI2C_GET_IT
(
IT
(((IT=
FMPI2C_IT_TXIS
|| ((IT=
FMPI2C_IT_RXNE
) || \

347 ((
IT
=
FMPI2C_IT_ADDR
|| ((IT=
FMPI2C_IT_NACKF
) || \

348 ((
IT
=
FMPI2C_IT_STOPF
|| ((IT=
FMPI2C_IT_TC
) || \

349 ((
IT
=
FMPI2C_IT_TCR
|| ((IT=
FMPI2C_IT_BERR
) || \

350 ((
IT
=
FMPI2C_IT_ARLO
|| ((IT=
FMPI2C_IT_OVR
) || \

351 ((
IT
=
FMPI2C_IT_PECERR
|| ((IT=
FMPI2C_IT_TIMEOUT
) || \

352 ((
IT
=
FMPI2C_IT_ALERT
))

	)

362 
	#FMPI2C_Rd_Mode
 
FMPI2C_CR2_RELOAD


	)

363 
	#FMPI2C_AutoEnd_Mode
 
FMPI2C_CR2_AUTOEND


	)

364 
	#FMPI2C_SoEnd_Mode
 ((
ut32_t
)0x00000000)

	)

367 
	#IS_RELOAD_END_MODE
(
MODE
(((MODE=
FMPI2C_Rd_Mode
) || \

368 ((
MODE
=
FMPI2C_AutoEnd_Mode
) || \

369 ((
MODE
=
FMPI2C_SoEnd_Mode
))

	)

380 
	#FMPI2C_No_SSt
 ((
ut32_t
)0x00000000)

	)

381 
	#FMPI2C_Ge_St
 
FMPI2C_CR2_STOP


	)

382 
	#FMPI2C_Ge_S_Rd
 (
ut32_t
)(
FMPI2C_CR2_START
 | 
FMPI2C_CR2_RD_WRN
)

	)

383 
	#FMPI2C_Ge_S_Wre
 
FMPI2C_CR2_START


	)

386 
	#IS_START_STOP_MODE
(
MODE
(((MODE=
FMPI2C_Ge_St
) || \

387 ((
MODE
=
FMPI2C_Ge_S_Rd
) || \

388 ((
MODE
=
FMPI2C_Ge_S_Wre
) || \

389 ((
MODE
=
FMPI2C_No_SSt
))

	)

405 
FMPI2C_DeIn
(
FMPI2C_TyDef
* 
FMPI2Cx
);

406 
FMPI2C_In
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FMPI2C_InTyDef
* 
FMPI2C_InSu
);

407 
FMPI2C_SuIn
(
FMPI2C_InTyDef
* 
FMPI2C_InSu
);

408 
FMPI2C_Cmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
);

409 
FMPI2C_SoweRetCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
);

410 
FMPI2C_ITCfig
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut32_t
 
FMPI2C_IT
, 
FuniڮS
 
NewS
);

411 
FMPI2C_SchClockCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
);

412 
FMPI2C_DuAddssCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
);

413 
FMPI2C_OwnAddss2Cfig
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut16_t
 
Addss
, 
ut8_t
 
Mask
);

414 
FMPI2C_GClCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
);

415 
FMPI2C_SveByCڌCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
);

416 
FMPI2C_SveAddssCfig
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut16_t
 
Addss
);

417 
FMPI2C_10BAddssgModeCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
);

420 
FMPI2C_AutoEndCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
);

421 
FMPI2C_RdCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
);

422 
FMPI2C_NumbOfBysCfig
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut8_t
 
Numb_Bys
);

423 
FMPI2C_MaRequeCfig
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut16_t
 
FMPI2C_Dei
);

424 
FMPI2C_GeSTART
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
);

425 
FMPI2C_GeSTOP
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
);

426 
FMPI2C_10BAddssHdCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
);

427 
FMPI2C_AcknowdgeCfig
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
);

428 
ut8_t
 
FMPI2C_GAddssMched
(
FMPI2C_TyDef
* 
FMPI2Cx
);

429 
ut16_t
 
FMPI2C_GTnsrDei
(
FMPI2C_TyDef
* 
FMPI2Cx
);

430 
FMPI2C_TnsrHdlg
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut16_t
 
Addss
, 
ut8_t
 
Numb_Bys
, 
ut32_t
 
RdEndMode
, ut32_
SStMode
);

433 
FMPI2C_SMBusA˹Cmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
);

434 
FMPI2C_ClockTimeoutCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
);

435 
FMPI2C_ExndedClockTimeoutCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
);

436 
FMPI2C_IdClockTimeoutCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
);

437 
FMPI2C_TimeoutACfig
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut16_t
 
Timeout
);

438 
FMPI2C_TimeoutBCfig
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut16_t
 
Timeout
);

439 
FMPI2C_CcuϋPEC
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
);

440 
FMPI2C_PECRequeCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
);

441 
ut8_t
 
FMPI2C_GPEC
(
FMPI2C_TyDef
* 
FMPI2Cx
);

444 
ut32_t
 
FMPI2C_RdRegi
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut8_t
 
FMPI2C_Regi
);

447 
FMPI2C_SdDa
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut8_t
 
Da
);

448 
ut8_t
 
FMPI2C_ReiveDa
(
FMPI2C_TyDef
* 
FMPI2Cx
);

451 
FMPI2C_DMACmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut32_t
 
FMPI2C_DMAReq
, 
FuniڮS
 
NewS
);

454 
FgStus
 
FMPI2C_GFgStus
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut32_t
 
FMPI2C_FLAG
);

455 
FMPI2C_CˬFg
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut32_t
 
FMPI2C_FLAG
);

456 
ITStus
 
FMPI2C_GITStus
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut32_t
 
FMPI2C_IT
);

457 
FMPI2C_CˬITPdgB
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut32_t
 
FMPI2C_IT
);

468 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_fsmc.h

30 #ide
__STM32F4xx_FSMC_H


31 
	#__STM32F4xx_FSMC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
FSMC_AddssSupTime
;

60 
ut32_t
 
FSMC_AddssHdTime
;

65 
ut32_t
 
FSMC_DaSupTime
;

70 
ut32_t
 
FSMC_BusTuAroundDuti
;

75 
ut32_t
 
FSMC_CLKDivisi
;

79 
ut32_t
 
FSMC_DaLcy
;

87 
ut32_t
 
FSMC_AcssMode
;

89 }
	tFSMC_NORSRAMTimgInTyDef
;

96 
ut32_t
 
FSMC_Bk
;

99 
ut32_t
 
FSMC_DaAddssMux
;

103 
ut32_t
 
FSMC_MemyTy
;

107 
ut32_t
 
FSMC_MemyDaWidth
;

110 
ut32_t
 
FSMC_BurAcssMode
;

114 
ut32_t
 
FSMC_AsynchrousWa
;

118 
ut32_t
 
FSMC_WaSiglPެy
;

122 
ut32_t
 
FSMC_WpMode
;

126 
ut32_t
 
FSMC_WaSiglAive
;

131 
ut32_t
 
FSMC_WreOti
;

134 
ut32_t
 
FSMC_WaSigl
;

138 
ut32_t
 
FSMC_ExndedMode
;

141 
ut32_t
 
FSMC_WreBur
;

144 
FSMC_NORSRAMTimgInTyDef
* 
FSMC_RdWreTimgSu
;

146 
FSMC_NORSRAMTimgInTyDef
* 
FSMC_WreTimgSu
;

147 }
	tFSMC_NORSRAMInTyDef
;

154 
ut32_t
 
FSMC_SupTime
;

160 
ut32_t
 
FSMC_WaSupTime
;

166 
ut32_t
 
FSMC_HdSupTime
;

173 
ut32_t
 
FSMC_HiZSupTime
;

178 }
	tFSMC_NAND_PCCARDTimgInTyDef
;

185 
ut32_t
 
FSMC_Bk
;

188 
ut32_t
 
FSMC_Wau
;

191 
ut32_t
 
FSMC_MemyDaWidth
;

194 
ut32_t
 
FSMC_ECC
;

197 
ut32_t
 
FSMC_ECCPageSize
;

200 
ut32_t
 
FSMC_TCLRSupTime
;

204 
ut32_t
 
FSMC_TARSupTime
;

208 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_CommSTimgSu
;

210 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_AribuSTimgSu
;

211 }
	tFSMC_NANDInTyDef
;

219 
ut32_t
 
FSMC_Wau
;

222 
ut32_t
 
FSMC_TCLRSupTime
;

226 
ut32_t
 
FSMC_TARSupTime
;

231 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_CommSTimgSu
;

233 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_AribuSTimgSu
;

235 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_IOSTimgSu
;

236 }
	tFSMC_PCCARDInTyDef
;

247 
	#FSMC_Bk1_NORSRAM1
 ((
ut32_t
)0x00000000)

	)

248 
	#FSMC_Bk1_NORSRAM2
 ((
ut32_t
)0x00000002)

	)

249 
	#FSMC_Bk1_NORSRAM3
 ((
ut32_t
)0x00000004)

	)

250 
	#FSMC_Bk1_NORSRAM4
 ((
ut32_t
)0x00000006)

	)

258 
	#FSMC_Bk2_NAND
 ((
ut32_t
)0x00000010)

	)

259 
	#FSMC_Bk3_NAND
 ((
ut32_t
)0x00000100)

	)

267 
	#FSMC_Bk4_PCCARD
 ((
ut32_t
)0x00001000)

	)

272 
	#IS_FSMC_NORSRAM_BANK
(
BANK
(((BANK=
FSMC_Bk1_NORSRAM1
) || \

273 ((
BANK
=
FSMC_Bk1_NORSRAM2
) || \

274 ((
BANK
=
FSMC_Bk1_NORSRAM3
) || \

275 ((
BANK
=
FSMC_Bk1_NORSRAM4
))

	)

277 
	#IS_FSMC_NAND_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
) || \

278 ((
BANK
=
FSMC_Bk3_NAND
))

	)

280 
	#IS_FSMC_GETFLAG_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
) || \

281 ((
BANK
=
FSMC_Bk3_NAND
) || \

282 ((
BANK
=
FSMC_Bk4_PCCARD
))

	)

284 
	#IS_FSMC_IT_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
) || \

285 ((
BANK
=
FSMC_Bk3_NAND
) || \

286 ((
BANK
=
FSMC_Bk4_PCCARD
))

	)

296 
	#FSMC_DaAddssMux_Dib
 ((
ut32_t
)0x00000000)

	)

297 
	#FSMC_DaAddssMux_Eb
 ((
ut32_t
)0x00000002)

	)

298 
	#IS_FSMC_MUX
(
MUX
(((MUX=
FSMC_DaAddssMux_Dib
) || \

299 ((
MUX
=
FSMC_DaAddssMux_Eb
))

	)

308 
	#FSMC_MemyTy_SRAM
 ((
ut32_t
)0x00000000)

	)

309 
	#FSMC_MemyTy_PSRAM
 ((
ut32_t
)0x00000004)

	)

310 
	#FSMC_MemyTy_NOR
 ((
ut32_t
)0x00000008)

	)

311 
	#IS_FSMC_MEMORY
(
MEMORY
(((MEMORY=
FSMC_MemyTy_SRAM
) || \

312 ((
MEMORY
=
FSMC_MemyTy_PSRAM
)|| \

313 ((
MEMORY
=
FSMC_MemyTy_NOR
))

	)

322 
	#FSMC_MemyDaWidth_8b
 ((
ut32_t
)0x00000000)

	)

323 
	#FSMC_MemyDaWidth_16b
 ((
ut32_t
)0x00000010)

	)

324 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
(((WIDTH=
FSMC_MemyDaWidth_8b
) || \

325 ((
WIDTH
=
FSMC_MemyDaWidth_16b
))

	)

334 
	#FSMC_BurAcssMode_Dib
 ((
ut32_t
)0x00000000)

	)

335 
	#FSMC_BurAcssMode_Eb
 ((
ut32_t
)0x00000100)

	)

336 
	#IS_FSMC_BURSTMODE
(
STATE
(((STATE=
FSMC_BurAcssMode_Dib
) || \

337 ((
STATE
=
FSMC_BurAcssMode_Eb
))

	)

345 
	#FSMC_AsynchrousWa_Dib
 ((
ut32_t
)0x00000000)

	)

346 
	#FSMC_AsynchrousWa_Eb
 ((
ut32_t
)0x00008000)

	)

347 
	#IS_FSMC_ASYNWAIT
(
STATE
(((STATE=
FSMC_AsynchrousWa_Dib
) || \

348 ((
STATE
=
FSMC_AsynchrousWa_Eb
))

	)

356 
	#FSMC_WaSiglPެy_Low
 ((
ut32_t
)0x00000000)

	)

357 
	#FSMC_WaSiglPެy_High
 ((
ut32_t
)0x00000200)

	)

358 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
(((POLARITY=
FSMC_WaSiglPެy_Low
) || \

359 ((
POLARITY
=
FSMC_WaSiglPެy_High
))

	)

367 
	#FSMC_WpMode_Dib
 ((
ut32_t
)0x00000000)

	)

368 
	#FSMC_WpMode_Eb
 ((
ut32_t
)0x00000400)

	)

369 
	#IS_FSMC_WRAP_MODE
(
MODE
(((MODE=
FSMC_WpMode_Dib
) || \

370 ((
MODE
=
FSMC_WpMode_Eb
))

	)

378 
	#FSMC_WaSiglAive_BefeWaS
 ((
ut32_t
)0x00000000)

	)

379 
	#FSMC_WaSiglAive_DurgWaS
 ((
ut32_t
)0x00000800)

	)

380 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
(((ACTIVE=
FSMC_WaSiglAive_BefeWaS
) || \

381 ((
ACTIVE
=
FSMC_WaSiglAive_DurgWaS
))

	)

389 
	#FSMC_WreOti_Dib
 ((
ut32_t
)0x00000000)

	)

390 
	#FSMC_WreOti_Eb
 ((
ut32_t
)0x00001000)

	)

391 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
(((OPERATION=
FSMC_WreOti_Dib
) || \

392 ((
OPERATION
=
FSMC_WreOti_Eb
))

	)

400 
	#FSMC_WaSigl_Dib
 ((
ut32_t
)0x00000000)

	)

401 
	#FSMC_WaSigl_Eb
 ((
ut32_t
)0x00002000)

	)

402 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
(((SIGNAL=
FSMC_WaSigl_Dib
) || \

403 ((
SIGNAL
=
FSMC_WaSigl_Eb
))

	)

411 
	#FSMC_ExndedMode_Dib
 ((
ut32_t
)0x00000000)

	)

412 
	#FSMC_ExndedMode_Eb
 ((
ut32_t
)0x00004000)

	)

414 
	#IS_FSMC_EXTENDED_MODE
(
MODE
(((MODE=
FSMC_ExndedMode_Dib
) || \

415 ((
MODE
=
FSMC_ExndedMode_Eb
))

	)

424 
	#FSMC_WreBur_Dib
 ((
ut32_t
)0x00000000)

	)

425 
	#FSMC_WreBur_Eb
 ((
ut32_t
)0x00080000)

	)

426 
	#IS_FSMC_WRITE_BURST
(
BURST
(((BURST=
FSMC_WreBur_Dib
) || \

427 ((
BURST
=
FSMC_WreBur_Eb
))

	)

435 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
((TIME<0xF)

	)

443 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
((TIME<0xF)

	)

451 
	#IS_FSMC_DATASETUP_TIME
(
TIME
(((TIME> 0&& ((TIME<0xFF))

	)

459 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
((TIME<0xF)

	)

467 
	#IS_FSMC_CLK_DIV
(
DIV
((DIV<0xF)

	)

475 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
((LATENCY<0xF)

	)

483 
	#FSMC_AcssMode_A
 ((
ut32_t
)0x00000000)

	)

484 
	#FSMC_AcssMode_B
 ((
ut32_t
)0x10000000)

	)

485 
	#FSMC_AcssMode_C
 ((
ut32_t
)0x20000000)

	)

486 
	#FSMC_AcssMode_D
 ((
ut32_t
)0x30000000)

	)

487 
	#IS_FSMC_ACCESS_MODE
(
MODE
(((MODE=
FSMC_AcssMode_A
) || \

488 ((
MODE
=
FSMC_AcssMode_B
) || \

489 ((
MODE
=
FSMC_AcssMode_C
) || \

490 ((
MODE
=
FSMC_AcssMode_D
))

	)

506 
	#FSMC_Wau_Dib
 ((
ut32_t
)0x00000000)

	)

507 
	#FSMC_Wau_Eb
 ((
ut32_t
)0x00000002)

	)

508 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
(((FEATURE=
FSMC_Wau_Dib
) || \

509 ((
FEATURE
=
FSMC_Wau_Eb
))

	)

518 
	#FSMC_ECC_Dib
 ((
ut32_t
)0x00000000)

	)

519 
	#FSMC_ECC_Eb
 ((
ut32_t
)0x00000040)

	)

520 
	#IS_FSMC_ECC_STATE
(
STATE
(((STATE=
FSMC_ECC_Dib
) || \

521 ((
STATE
=
FSMC_ECC_Eb
))

	)

529 
	#FSMC_ECCPageSize_256Bys
 ((
ut32_t
)0x00000000)

	)

530 
	#FSMC_ECCPageSize_512Bys
 ((
ut32_t
)0x00020000)

	)

531 
	#FSMC_ECCPageSize_1024Bys
 ((
ut32_t
)0x00040000)

	)

532 
	#FSMC_ECCPageSize_2048Bys
 ((
ut32_t
)0x00060000)

	)

533 
	#FSMC_ECCPageSize_4096Bys
 ((
ut32_t
)0x00080000)

	)

534 
	#FSMC_ECCPageSize_8192Bys
 ((
ut32_t
)0x000A0000)

	)

535 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
(((SIZE=
FSMC_ECCPageSize_256Bys
) || \

536 ((
SIZE
=
FSMC_ECCPageSize_512Bys
) || \

537 ((
SIZE
=
FSMC_ECCPageSize_1024Bys
) || \

538 ((
SIZE
=
FSMC_ECCPageSize_2048Bys
) || \

539 ((
SIZE
=
FSMC_ECCPageSize_4096Bys
) || \

540 ((
SIZE
=
FSMC_ECCPageSize_8192Bys
))

	)

548 
	#IS_FSMC_TCLR_TIME
(
TIME
((TIME<0xFF)

	)

556 
	#IS_FSMC_TAR_TIME
(
TIME
((TIME<0xFF)

	)

564 
	#IS_FSMC_SETUP_TIME
(
TIME
((TIME<0xFF)

	)

572 
	#IS_FSMC_WAIT_TIME
(
TIME
((TIME<0xFF)

	)

580 
	#IS_FSMC_HOLD_TIME
(
TIME
((TIME<0xFF)

	)

588 
	#IS_FSMC_HIZ_TIME
(
TIME
((TIME<0xFF)

	)

596 
	#FSMC_IT_RisgEdge
 ((
ut32_t
)0x00000008)

	)

597 
	#FSMC_IT_Lev
 ((
ut32_t
)0x00000010)

	)

598 
	#FSMC_IT_FlgEdge
 ((
ut32_t
)0x00000020)

	)

599 
	#IS_FSMC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFC7=0x00000000&& ((IT!0x00000000))

	)

600 
	#IS_FSMC_GET_IT
(
IT
(((IT=
FSMC_IT_RisgEdge
) || \

601 ((
IT
=
FSMC_IT_Lev
) || \

602 ((
IT
=
FSMC_IT_FlgEdge
))

	)

610 
	#FSMC_FLAG_RisgEdge
 ((
ut32_t
)0x00000001)

	)

611 
	#FSMC_FLAG_Lev
 ((
ut32_t
)0x00000002)

	)

612 
	#FSMC_FLAG_FlgEdge
 ((
ut32_t
)0x00000004)

	)

613 
	#FSMC_FLAG_FEMPT
 ((
ut32_t
)0x00000040)

	)

614 
	#IS_FSMC_GET_FLAG
(
FLAG
(((FLAG=
FSMC_FLAG_RisgEdge
) || \

615 ((
FLAG
=
FSMC_FLAG_Lev
) || \

616 ((
FLAG
=
FSMC_FLAG_FlgEdge
) || \

617 ((
FLAG
=
FSMC_FLAG_FEMPT
))

	)

619 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFF8=0x00000000&& ((FLAG!0x00000000))

	)

636 
FSMC_NORSRAMDeIn
(
ut32_t
 
FSMC_Bk
);

637 
FSMC_NORSRAMIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

638 
FSMC_NORSRAMSuIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

639 
FSMC_NORSRAMCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

642 
FSMC_NANDDeIn
(
ut32_t
 
FSMC_Bk
);

643 
FSMC_NANDIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

644 
FSMC_NANDSuIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

645 
FSMC_NANDCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

646 
FSMC_NANDECCCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

647 
ut32_t
 
FSMC_GECC
(ut32_
FSMC_Bk
);

650 
FSMC_PCCARDDeIn
();

651 
FSMC_PCCARDIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

652 
FSMC_PCCARDSuIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

653 
FSMC_PCCARDCmd
(
FuniڮS
 
NewS
);

656 
FSMC_ITCfig
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
, 
FuniڮS
 
NewS
);

657 
FgStus
 
FSMC_GFgStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
);

658 
FSMC_CˬFg
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
);

659 
ITStus
 
FSMC_GITStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
);

660 
FSMC_CˬITPdgB
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
);

662 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_gpio.h

30 #ide
__STM32F4xx_GPIO_H


31 
	#__STM32F4xx_GPIO_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

50 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
(((PERIPH=
GPIOA
) || \

51 ((
PERIPH
=
GPIOB
) || \

52 ((
PERIPH
=
GPIOC
) || \

53 ((
PERIPH
=
GPIOD
) || \

54 ((
PERIPH
=
GPIOE
) || \

55 ((
PERIPH
=
GPIOF
) || \

56 ((
PERIPH
=
GPIOG
) || \

57 ((
PERIPH
=
GPIOH
) || \

58 ((
PERIPH
=
GPIOI
) || \

59 ((
PERIPH
=
GPIOJ
) || \

60 ((
PERIPH
=
GPIOK
))

	)

67 
GPIO_Mode_IN
 = 0x00,

68 
GPIO_Mode_OUT
 = 0x01,

69 
GPIO_Mode_AF
 = 0x02,

70 
GPIO_Mode_AN
 = 0x03

71 }
	tGPIOMode_TyDef
;

72 
	#IS_GPIO_MODE
(
MODE
(((MODE=
GPIO_Mode_IN
|| ((MODE=
GPIO_Mode_OUT
) || \

73 ((
MODE
=
GPIO_Mode_AF
)|| ((MODE=
GPIO_Mode_AN
))

	)

80 
GPIO_OTy_PP
 = 0x00,

81 
GPIO_OTy_OD
 = 0x01

82 }
	tGPIOOTy_TyDef
;

83 
	#IS_GPIO_OTYPE
(
OTYPE
(((OTYPE=
GPIO_OTy_PP
|| ((OTYPE=
GPIO_OTy_OD
))

	)

91 
GPIO_Low_Sed
 = 0x00,

92 
GPIO_Medium_Sed
 = 0x01,

93 
GPIO_Fa_Sed
 = 0x02,

94 
GPIO_High_Sed
 = 0x03

95 }
	tGPIOSed_TyDef
;

98 
	#GPIO_Sed_2MHz
 
GPIO_Low_Sed


	)

99 
	#GPIO_Sed_25MHz
 
GPIO_Medium_Sed


	)

100 
	#GPIO_Sed_50MHz
 
GPIO_Fa_Sed


	)

101 
	#GPIO_Sed_100MHz
 
GPIO_High_Sed


	)

103 
	#IS_GPIO_SPEED
(
SPEED
(((SPEED=
GPIO_Low_Sed
|| ((SPEED=
GPIO_Medium_Sed
) || \

104 ((
SPEED
=
GPIO_Fa_Sed
)|| ((SPEED=
GPIO_High_Sed
))

	)

111 
GPIO_PuPd_NOPULL
 = 0x00,

112 
GPIO_PuPd_UP
 = 0x01,

113 
GPIO_PuPd_DOWN
 = 0x02

114 }
	tGPIOPuPd_TyDef
;

115 
	#IS_GPIO_PUPD
(
PUPD
(((PUPD=
GPIO_PuPd_NOPULL
|| ((PUPD=
GPIO_PuPd_UP
) || \

116 ((
PUPD
=
GPIO_PuPd_DOWN
))

	)

123 
B_RESET
 = 0,

124 
B_SET


125 }
	tBAi
;

126 
	#IS_GPIO_BIT_ACTION
(
ACTION
(((ACTION=
B_RESET
|| ((ACTION=
B_SET
))

	)

134 
ut32_t
 
GPIO_P
;

137 
GPIOMode_TyDef
 
GPIO_Mode
;

140 
GPIOSed_TyDef
 
GPIO_Sed
;

143 
GPIOOTy_TyDef
 
GPIO_OTy
;

146 
GPIOPuPd_TyDef
 
GPIO_PuPd
;

148 }
	tGPIO_InTyDef
;

159 
	#GPIO_P_0
 ((
ut16_t
)0x0001

	)

160 
	#GPIO_P_1
 ((
ut16_t
)0x0002

	)

161 
	#GPIO_P_2
 ((
ut16_t
)0x0004

	)

162 
	#GPIO_P_3
 ((
ut16_t
)0x0008

	)

163 
	#GPIO_P_4
 ((
ut16_t
)0x0010

	)

164 
	#GPIO_P_5
 ((
ut16_t
)0x0020

	)

165 
	#GPIO_P_6
 ((
ut16_t
)0x0040

	)

166 
	#GPIO_P_7
 ((
ut16_t
)0x0080

	)

167 
	#GPIO_P_8
 ((
ut16_t
)0x0100

	)

168 
	#GPIO_P_9
 ((
ut16_t
)0x0200

	)

169 
	#GPIO_P_10
 ((
ut16_t
)0x0400

	)

170 
	#GPIO_P_11
 ((
ut16_t
)0x0800

	)

171 
	#GPIO_P_12
 ((
ut16_t
)0x1000

	)

172 
	#GPIO_P_13
 ((
ut16_t
)0x2000

	)

173 
	#GPIO_P_14
 ((
ut16_t
)0x4000

	)

174 
	#GPIO_P_15
 ((
ut16_t
)0x8000

	)

175 
	#GPIO_P_A
 ((
ut16_t
)0xFFFF

	)

177 
	#GPIO_PIN_MASK
 ((
ut32_t
)0x0000FFFF

	)

178 
	#IS_GPIO_PIN
(
PIN
(((PIN& 
GPIO_PIN_MASK
 ) !(
ut32_t
)0x00)

	)

179 
	#IS_GET_GPIO_PIN
(
PIN
(((PIN=
GPIO_P_0
) || \

180 ((
PIN
=
GPIO_P_1
) || \

181 ((
PIN
=
GPIO_P_2
) || \

182 ((
PIN
=
GPIO_P_3
) || \

183 ((
PIN
=
GPIO_P_4
) || \

184 ((
PIN
=
GPIO_P_5
) || \

185 ((
PIN
=
GPIO_P_6
) || \

186 ((
PIN
=
GPIO_P_7
) || \

187 ((
PIN
=
GPIO_P_8
) || \

188 ((
PIN
=
GPIO_P_9
) || \

189 ((
PIN
=
GPIO_P_10
) || \

190 ((
PIN
=
GPIO_P_11
) || \

191 ((
PIN
=
GPIO_P_12
) || \

192 ((
PIN
=
GPIO_P_13
) || \

193 ((
PIN
=
GPIO_P_14
) || \

194 ((
PIN
=
GPIO_P_15
))

	)

203 
	#GPIO_PSour0
 ((
ut8_t
)0x00)

	)

204 
	#GPIO_PSour1
 ((
ut8_t
)0x01)

	)

205 
	#GPIO_PSour2
 ((
ut8_t
)0x02)

	)

206 
	#GPIO_PSour3
 ((
ut8_t
)0x03)

	)

207 
	#GPIO_PSour4
 ((
ut8_t
)0x04)

	)

208 
	#GPIO_PSour5
 ((
ut8_t
)0x05)

	)

209 
	#GPIO_PSour6
 ((
ut8_t
)0x06)

	)

210 
	#GPIO_PSour7
 ((
ut8_t
)0x07)

	)

211 
	#GPIO_PSour8
 ((
ut8_t
)0x08)

	)

212 
	#GPIO_PSour9
 ((
ut8_t
)0x09)

	)

213 
	#GPIO_PSour10
 ((
ut8_t
)0x0A)

	)

214 
	#GPIO_PSour11
 ((
ut8_t
)0x0B)

	)

215 
	#GPIO_PSour12
 ((
ut8_t
)0x0C)

	)

216 
	#GPIO_PSour13
 ((
ut8_t
)0x0D)

	)

217 
	#GPIO_PSour14
 ((
ut8_t
)0x0E)

	)

218 
	#GPIO_PSour15
 ((
ut8_t
)0x0F)

	)

220 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
GPIO_PSour0
) || \

221 ((
PINSOURCE
=
GPIO_PSour1
) || \

222 ((
PINSOURCE
=
GPIO_PSour2
) || \

223 ((
PINSOURCE
=
GPIO_PSour3
) || \

224 ((
PINSOURCE
=
GPIO_PSour4
) || \

225 ((
PINSOURCE
=
GPIO_PSour5
) || \

226 ((
PINSOURCE
=
GPIO_PSour6
) || \

227 ((
PINSOURCE
=
GPIO_PSour7
) || \

228 ((
PINSOURCE
=
GPIO_PSour8
) || \

229 ((
PINSOURCE
=
GPIO_PSour9
) || \

230 ((
PINSOURCE
=
GPIO_PSour10
) || \

231 ((
PINSOURCE
=
GPIO_PSour11
) || \

232 ((
PINSOURCE
=
GPIO_PSour12
) || \

233 ((
PINSOURCE
=
GPIO_PSour13
) || \

234 ((
PINSOURCE
=
GPIO_PSour14
) || \

235 ((
PINSOURCE
=
GPIO_PSour15
))

	)

246 
	#GPIO_AF_RTC_50Hz
 ((
ut8_t
)0x00

	)

247 
	#GPIO_AF_MCO
 ((
ut8_t
)0x00

	)

248 
	#GPIO_AF_TAMPER
 ((
ut8_t
)0x00

	)

249 
	#GPIO_AF_SWJ
 ((
ut8_t
)0x00

	)

250 
	#GPIO_AF_TRACE
 ((
ut8_t
)0x00

	)

251 #i
defed
(
STM32F446xx
)

252 
	#GPIO_AF0_TIM2
 ((
ut8_t
)0x00

	)

258 
	#GPIO_AF_TIM1
 ((
ut8_t
)0x01

	)

259 
	#GPIO_AF_TIM2
 ((
ut8_t
)0x01

	)

260 #i
defed
(
STM32F410xx
)

261 
	#GPIO_AF_LPTIM
 ((
ut8_t
)0x01

	)

266 
	#GPIO_AF_TIM3
 ((
ut8_t
)0x02

	)

267 
	#GPIO_AF_TIM4
 ((
ut8_t
)0x02

	)

268 
	#GPIO_AF_TIM5
 ((
ut8_t
)0x02

	)

273 
	#GPIO_AF_TIM8
 ((
ut8_t
)0x03

	)

274 
	#GPIO_AF_TIM9
 ((
ut8_t
)0x03

	)

275 
	#GPIO_AF_TIM10
 ((
ut8_t
)0x03

	)

276 
	#GPIO_AF_TIM11
 ((
ut8_t
)0x03

	)

277 #i
defed
(
STM32F446xx
)

278 
	#GPIO_AF3_CEC
 ((
ut8_t
)0x03

	)

283 
	#GPIO_AF_I2C1
 ((
ut8_t
)0x04

	)

284 
	#GPIO_AF_I2C2
 ((
ut8_t
)0x04

	)

285 
	#GPIO_AF_I2C3
 ((
ut8_t
)0x04

	)

286 #i
defed
(
STM32F446xx
)

287 
	#GPIO_AF4_CEC
 ((
ut8_t
)0x04

	)

289 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F446xx
)

290 
	#GPIO_AF_FMPI2C
 ((
ut8_t
)0x04

	)

296 
	#GPIO_AF_SPI1
 ((
ut8_t
)0x05

	)

297 
	#GPIO_AF_SPI2
 ((
ut8_t
)0x05

	)

298 
	#GPIO_AF5_SPI3
 ((
ut8_t
)0x05

	)

299 
	#GPIO_AF_SPI4
 ((
ut8_t
)0x05

	)

300 
	#GPIO_AF_SPI5
 ((
ut8_t
)0x05

	)

301 
	#GPIO_AF_SPI6
 ((
ut8_t
)0x05

	)

306 
	#GPIO_AF_SPI3
 ((
ut8_t
)0x06

	)

307 
	#GPIO_AF6_SPI1
 ((
ut8_t
)0x06

	)

308 
	#GPIO_AF6_SPI2
 ((
ut8_t
)0x06

	)

309 
	#GPIO_AF6_SPI4
 ((
ut8_t
)0x06

	)

310 
	#GPIO_AF6_SPI5
 ((
ut8_t
)0x06

	)

311 
	#GPIO_AF_SAI1
 ((
ut8_t
)0x06

	)

312 
	#GPIO_AF_I2S2ext
 ((
ut8_t
)0x06

	)

313 #i
defed
(
STM32F412xG
)

314 
	#GPIO_AF6_DFSDM1
 ((
ut8_t
)0x06

	)

320 
	#GPIO_AF_USART1
 ((
ut8_t
)0x07

	)

321 
	#GPIO_AF_USART2
 ((
ut8_t
)0x07

	)

322 
	#GPIO_AF_USART3
 ((
ut8_t
)0x07

	)

323 
	#GPIO_AF7_SPI3
 ((
ut8_t
)0x07

	)

328 
	#GPIO_AF_I2S3ext
 
GPIO_AF7_SPI3


	)

333 
	#GPIO_AF_UART4
 ((
ut8_t
)0x08

	)

334 
	#GPIO_AF_UART5
 ((
ut8_t
)0x08

	)

335 
	#GPIO_AF_USART6
 ((
ut8_t
)0x08

	)

336 
	#GPIO_AF_UART7
 ((
ut8_t
)0x08

	)

337 
	#GPIO_AF_UART8
 ((
ut8_t
)0x08

	)

338 #i
defed
(
STM32F412xG
)

339 
	#GPIO_AF8_USART3
 ((
ut8_t
)0x08

	)

340 
	#GPIO_AF8_DFSDM1
 ((
ut8_t
)0x08

	)

341 
	#GPIO_AF8_CAN1
 ((
ut8_t
)0x08

	)

343 #i
defed
(
STM32F446xx
)

344 
	#GPIO_AF8_SAI2
 ((
ut8_t
)0x08

	)

345 
	#GPIO_AF_SPDIF
 ((
ut8_t
)0x08

	)

351 
	#GPIO_AF_CAN1
 ((
ut8_t
)0x09

	)

352 
	#GPIO_AF_CAN2
 ((
ut8_t
)0x09

	)

353 
	#GPIO_AF_TIM12
 ((
ut8_t
)0x09

	)

354 
	#GPIO_AF_TIM13
 ((
ut8_t
)0x09

	)

355 
	#GPIO_AF_TIM14
 ((
ut8_t
)0x09

	)

356 
	#GPIO_AF9_I2C2
 ((
ut8_t
)0x09

	)

357 
	#GPIO_AF9_I2C3
 ((
ut8_t
)0x09

	)

358 #i
defed
(
STM32F446xx
)

359 
	#GPIO_AF9_SAI2
 ((
ut8_t
)0x09

	)

361 
	#GPIO_AF9_LTDC
 ((
ut8_t
)0x09

	)

362 #i
defed
(
STM32F412xG
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

363 
	#GPIO_AF9_QUADSPI
 ((
ut8_t
)0x09

	)

365 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
)

366 
	#GPIO_AF9_FMPI2C
 ((
ut8_t
)0x09

	)

372 
	#GPIO_AF_OTG_FS
 ((
ut8_t
)0xA

	)

373 
	#GPIO_AF_OTG_HS
 ((
ut8_t
)0xA

	)

374 #i
defed
(
STM32F446xx
)

375 
	#GPIO_AF10_SAI2
 ((
ut8_t
)0x0A

	)

377 #i
defed
(
STM32F412xG
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

378 
	#GPIO_AF10_QUADSPI
 ((
ut8_t
)0x0A

	)

380 #i
defed
(
STM32F412xG
)

381 
	#GPIO_AF10_FMC
 ((
ut8_t
)0xA

	)

382 
	#GPIO_AF10_DFSDM
 ((
ut8_t
)0xA

	)

387 
	#GPIO_AF_ETH
 ((
ut8_t
)0x0B

	)

392 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
)

393 
	#GPIO_AF_FSMC
 ((
ut8_t
)0xC

	)

396 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

397 
	#GPIO_AF_FMC
 ((
ut8_t
)0xC

	)

400 
	#GPIO_AF_OTG_HS_FS
 ((
ut8_t
)0xC

	)

401 
	#GPIO_AF_SDIO
 ((
ut8_t
)0xC

	)

406 
	#GPIO_AF_DCMI
 ((
ut8_t
)0x0D

	)

407 #i
defed
(
STM32F469_479xx
)

408 
	#GPIO_AF_DSI
 ((
ut8_t
)0x0D

	)

413 
	#GPIO_AF_LTDC
 ((
ut8_t
)0x0E

	)

418 
	#GPIO_AF_EVENTOUT
 ((
ut8_t
)0x0F

	)

420 #i
defed
(
STM32F40_41xxx
)

421 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
) || \

422 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

423 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

424 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

425 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

426 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

427 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

428 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

429 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

430 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

431 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

432 ((
AF
=
GPIO_AF_USART3
|| ((AF=
GPIO_AF_UART4
) || \

433 ((
AF
=
GPIO_AF_UART5
|| ((AF=
GPIO_AF_USART6
) || \

434 ((
AF
=
GPIO_AF_CAN1
|| ((AF=
GPIO_AF_CAN2
) || \

435 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

436 ((
AF
=
GPIO_AF_ETH
|| ((AF=
GPIO_AF_OTG_HS_FS
) || \

437 ((
AF
=
GPIO_AF_SDIO
|| ((AF=
GPIO_AF_DCMI
) || \

438 ((
AF
=
GPIO_AF_EVENTOUT
|| ((AF=
GPIO_AF_FSMC
))

	)

441 #i
defed
(
STM32F401xx
)

442 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
) || \

443 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

444 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

445 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

446 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

447 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

448 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

449 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

450 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

451 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

452 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

453 ((
AF
=
GPIO_AF_SDIO
|| ((AF=
GPIO_AF_USART6
) || \

454 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

455 ((
AF
=
GPIO_AF_EVENTOUT
|| ((AF=
GPIO_AF_SPI4
))

	)

458 #i
defed
(
STM32F411xE
)

459 
	#IS_GPIO_AF
(
AF
(((AF< 16&& ((AF!11&& ((AF!13&& ((AF!14))

	)

462 #i
defed
(
STM32F410xx
)

463 
	#IS_GPIO_AF
(
AF
(((AF< 10|| ((AF=15))

	)

466 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
)

467 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
) || \

468 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

469 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

470 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

471 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

472 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

473 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

474 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

475 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

476 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

477 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

478 ((
AF
=
GPIO_AF_USART3
|| ((AF=
GPIO_AF_UART4
) || \

479 ((
AF
=
GPIO_AF_UART5
|| ((AF=
GPIO_AF_USART6
) || \

480 ((
AF
=
GPIO_AF_CAN1
|| ((AF=
GPIO_AF_CAN2
) || \

481 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

482 ((
AF
=
GPIO_AF_ETH
|| ((AF=
GPIO_AF_OTG_HS_FS
) || \

483 ((
AF
=
GPIO_AF_SDIO
|| ((AF=
GPIO_AF_DCMI
) || \

484 ((
AF
=
GPIO_AF_EVENTOUT
|| ((AF=
GPIO_AF_SPI4
) || \

485 ((
AF
=
GPIO_AF_SPI5
|| ((AF=
GPIO_AF_SPI6
) || \

486 ((
AF
=
GPIO_AF_UART7
|| ((AF=
GPIO_AF_UART8
) || \

487 ((
AF
=
GPIO_AF_FMC
|| ((AF=
GPIO_AF_SAI1
) || \

488 ((
AF
=
GPIO_AF_LTDC
))

	)

491 #i
defed
(
STM32F412xG
)

492 
	#IS_GPIO_AF
(
AF
(((AF< 16&& ((AF!11&& ((AF!14))

	)

495 #i
defed
(
STM32F446xx
)

496 
	#IS_GPIO_AF
(
AF
(((AF< 16&& ((AF!11&& ((AF!14))

	)

499 #i
defed
(
STM32F469_479xx
)

500 
	#IS_GPIO_AF
(
AF
((AF< 16)

	)

511 
	#GPIO_Mode_AIN
 
GPIO_Mode_AN


	)

513 
	#GPIO_AF_OTG1_FS
 
GPIO_AF_OTG_FS


	)

514 
	#GPIO_AF_OTG2_HS
 
GPIO_AF_OTG_HS


	)

515 
	#GPIO_AF_OTG2_FS
 
GPIO_AF_OTG_HS_FS


	)

529 
GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
);

532 
GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
);

533 
GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
);

534 
GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

537 
ut8_t
 
GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

538 
ut16_t
 
GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
);

539 
ut8_t
 
GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

540 
ut16_t
 
GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
);

541 
GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

542 
GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

543 
GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
);

544 
GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
);

545 
GPIO_ToggBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

548 
GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
);

550 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_hash.h

30 #ide
__STM32F4xx_HASH_H


31 
	#__STM32F4xx_HASH_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
HASH_AlgoSei
;

57 
ut32_t
 
HASH_AlgoMode
;

59 
ut32_t
 
HASH_DaTy
;

62 
ut32_t
 
HASH_HMACKeyTy
;

64 }
	tHASH_InTyDef
;

71 
ut32_t
 
Da
[8];

75 } 
	tHASH_MsgDige
;

82 
ut32_t
 
HASH_IMR
;

83 
ut32_t
 
HASH_STR
;

84 
ut32_t
 
HASH_CR
;

85 
ut32_t
 
HASH_CSR
[54];

86 }
	tHASH_Cڋxt
;

97 
	#HASH_AlgoSei_SHA1
 ((
ut32_t
)0x0000

	)

98 
	#HASH_AlgoSei_SHA224
 
HASH_CR_ALGO_1


	)

99 
	#HASH_AlgoSei_SHA256
 
HASH_CR_ALGO


	)

100 
	#HASH_AlgoSei_MD5
 
HASH_CR_ALGO_0


	)

102 
	#IS_HASH_ALGOSELECTION
(
ALGOSELECTION
(((ALGOSELECTION=
HASH_AlgoSei_SHA1
) || \

103 ((
ALGOSELECTION
=
HASH_AlgoSei_SHA224
) || \

104 ((
ALGOSELECTION
=
HASH_AlgoSei_SHA256
) || \

105 ((
ALGOSELECTION
=
HASH_AlgoSei_MD5
))

	)

113 
	#HASH_AlgoMode_HASH
 ((
ut32_t
)0x00000000

	)

114 
	#HASH_AlgoMode_HMAC
 
HASH_CR_MODE


	)

116 
	#IS_HASH_ALGOMODE
(
ALGOMODE
(((ALGOMODE=
HASH_AlgoMode_HASH
) || \

117 ((
ALGOMODE
=
HASH_AlgoMode_HMAC
))

	)

125 
	#HASH_DaTy_32b
 ((
ut32_t
)0x0000

	)

126 
	#HASH_DaTy_16b
 
HASH_CR_DATATYPE_0


	)

127 
	#HASH_DaTy_8b
 
HASH_CR_DATATYPE_1


	)

128 
	#HASH_DaTy_1b
 
HASH_CR_DATATYPE


	)

130 
	#IS_HASH_DATATYPE
(
DATATYPE
(((DATATYPE=
HASH_DaTy_32b
)|| \

131 ((
DATATYPE
=
HASH_DaTy_16b
)|| \

132 ((
DATATYPE
=
HASH_DaTy_8b
) || \

133 ((
DATATYPE
=
HASH_DaTy_1b
))

	)

141 
	#HASH_HMACKeyTy_ShtKey
 ((
ut32_t
)0x00000000

	)

142 
	#HASH_HMACKeyTy_LgKey
 
HASH_CR_LKEY


	)

144 
	#IS_HASH_HMAC_KEYTYPE
(
KEYTYPE
(((KEYTYPE=
HASH_HMACKeyTy_ShtKey
) || \

145 ((
KEYTYPE
=
HASH_HMACKeyTy_LgKey
))

	)

153 
	#IS_HASH_VALIDBITSNUMBER
(
VALIDBITS
((VALIDBITS<0x1F)

	)

162 
	#HASH_IT_DINI
 
HASH_IMR_DINIM


	)

163 
	#HASH_IT_DCI
 
HASH_IMR_DCIM


	)

165 
	#IS_HASH_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFFC=0x00000000&& ((IT!0x00000000))

	)

166 
	#IS_HASH_GET_IT
(
IT
(((IT=
HASH_IT_DINI
|| ((IT=
HASH_IT_DCI
))

	)

175 
	#HASH_FLAG_DINIS
 
HASH_SR_DINIS


	)

176 
	#HASH_FLAG_DCIS
 
HASH_SR_DCIS


	)

177 
	#HASH_FLAG_DMAS
 
HASH_SR_DMAS


	)

178 
	#HASH_FLAG_BUSY
 
HASH_SR_BUSY


	)

179 
	#HASH_FLAG_DINNE
 
HASH_CR_DINNE


	)

181 
	#IS_HASH_GET_FLAG
(
FLAG
(((FLAG=
HASH_FLAG_DINIS
) || \

182 ((
FLAG
=
HASH_FLAG_DCIS
) || \

183 ((
FLAG
=
HASH_FLAG_DMAS
) || \

184 ((
FLAG
=
HASH_FLAG_BUSY
) || \

185 ((
FLAG
=
HASH_FLAG_DINNE
))

	)

187 
	#IS_HASH_CLEAR_FLAG
(
FLAG
)(((FLAG=
HASH_FLAG_DINIS
) || \

188 ((
FLAG
=
HASH_FLAG_DCIS
))

	)

202 
HASH_DeIn
();

205 
HASH_In
(
HASH_InTyDef
* 
HASH_InSu
);

206 
HASH_SuIn
(
HASH_InTyDef
* 
HASH_InSu
);

207 
HASH_Ret
();

210 
HASH_DaIn
(
ut32_t
 
Da
);

211 
ut8_t
 
HASH_GInFIFOWdsNbr
();

212 
HASH_SLaWdVidBsNbr
(
ut16_t
 
VidNumb
);

213 
HASH_SDige
();

214 
HASH_AutoSDige
(
FuniڮS
 
NewS
);

215 
HASH_GDige
(
HASH_MsgDige
* 
HASH_MesgeDige
);

218 
HASH_SaveCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtSave
);

219 
HASH_ReeCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtRee
);

222 
HASH_DMACmd
(
FuniڮS
 
NewS
);

225 
HASH_ITCfig
(
ut32_t
 
HASH_IT
, 
FuniڮS
 
NewS
);

226 
FgStus
 
HASH_GFgStus
(
ut32_t
 
HASH_FLAG
);

227 
HASH_CˬFg
(
ut32_t
 
HASH_FLAG
);

228 
ITStus
 
HASH_GITStus
(
ut32_t
 
HASH_IT
);

229 
HASH_CˬITPdgB
(
ut32_t
 
HASH_IT
);

232 
EStus
 
HASH_SHA1
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[20]);

233 
EStus
 
HMAC_SHA1
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
,

234 
ut8_t
 *
Iut
, 
ut32_t
 
In
,

235 
ut8_t
 
Ouut
[20]);

238 
EStus
 
HASH_MD5
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[16]);

239 
EStus
 
HMAC_MD5
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
,

240 
ut8_t
 *
Iut
, 
ut32_t
 
In
,

241 
ut8_t
 
Ouut
[16]);

243 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_i2c.h

30 #ide
__STM32F4xx_I2C_H


31 
	#__STM32F4xx_I2C_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
I2C_ClockSed
;

59 
ut16_t
 
I2C_Mode
;

62 
ut16_t
 
I2C_DutyCye
;

65 
ut16_t
 
I2C_OwnAddss1
;

68 
ut16_t
 
I2C_Ack
;

71 
ut16_t
 
I2C_AcknowdgedAddss
;

73 }
	tI2C_InTyDef
;

81 
	#IS_I2C_ALL_PERIPH
(
PERIPH
(((PERIPH=
I2C1
) || \

82 ((
PERIPH
=
I2C2
) || \

83 ((
PERIPH
=
I2C3
))

	)

88 
	#IS_I2C_DIGITAL_FILTER
(
FILTER
((FILTER<0x0000000F)

	)

98 
	#I2C_Mode_I2C
 ((
ut16_t
)0x0000)

	)

99 
	#I2C_Mode_SMBusDevi
 ((
ut16_t
)0x0002)

	)

100 
	#I2C_Mode_SMBusHo
 ((
ut16_t
)0x000A)

	)

101 
	#IS_I2C_MODE
(
MODE
(((MODE=
I2C_Mode_I2C
) || \

102 ((
MODE
=
I2C_Mode_SMBusDevi
) || \

103 ((
MODE
=
I2C_Mode_SMBusHo
))

	)

112 
	#I2C_DutyCye_16_9
 ((
ut16_t
)0x4000

	)

113 
	#I2C_DutyCye_2
 ((
ut16_t
)0xBFFF

	)

114 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
(((CYCLE=
I2C_DutyCye_16_9
) || \

115 ((
CYCLE
=
I2C_DutyCye_2
))

	)

124 
	#I2C_Ack_Eb
 ((
ut16_t
)0x0400)

	)

125 
	#I2C_Ack_Dib
 ((
ut16_t
)0x0000)

	)

126 
	#IS_I2C_ACK_STATE
(
STATE
(((STATE=
I2C_Ack_Eb
) || \

127 ((
STATE
=
I2C_Ack_Dib
))

	)

136 
	#I2C_Dei_Tnsmr
 ((
ut8_t
)0x00)

	)

137 
	#I2C_Dei_Reiv
 ((
ut8_t
)0x01)

	)

138 
	#IS_I2C_DIRECTION
(
DIRECTION
(((DIRECTION=
I2C_Dei_Tnsmr
) || \

139 ((
DIRECTION
=
I2C_Dei_Reiv
))

	)

148 
	#I2C_AcknowdgedAddss_7b
 ((
ut16_t
)0x4000)

	)

149 
	#I2C_AcknowdgedAddss_10b
 ((
ut16_t
)0xC000)

	)

150 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
(((ADDRESS=
I2C_AcknowdgedAddss_7b
) || \

151 ((
ADDRESS
=
I2C_AcknowdgedAddss_10b
))

	)

160 
	#I2C_Regi_CR1
 ((
ut8_t
)0x00)

	)

161 
	#I2C_Regi_CR2
 ((
ut8_t
)0x04)

	)

162 
	#I2C_Regi_OAR1
 ((
ut8_t
)0x08)

	)

163 
	#I2C_Regi_OAR2
 ((
ut8_t
)0x0C)

	)

164 
	#I2C_Regi_DR
 ((
ut8_t
)0x10)

	)

165 
	#I2C_Regi_SR1
 ((
ut8_t
)0x14)

	)

166 
	#I2C_Regi_SR2
 ((
ut8_t
)0x18)

	)

167 
	#I2C_Regi_CCR
 ((
ut8_t
)0x1C)

	)

168 
	#I2C_Regi_TRISE
 ((
ut8_t
)0x20)

	)

169 
	#IS_I2C_REGISTER
(
REGISTER
(((REGISTER=
I2C_Regi_CR1
) || \

170 ((
REGISTER
=
I2C_Regi_CR2
) || \

171 ((
REGISTER
=
I2C_Regi_OAR1
) || \

172 ((
REGISTER
=
I2C_Regi_OAR2
) || \

173 ((
REGISTER
=
I2C_Regi_DR
) || \

174 ((
REGISTER
=
I2C_Regi_SR1
) || \

175 ((
REGISTER
=
I2C_Regi_SR2
) || \

176 ((
REGISTER
=
I2C_Regi_CCR
) || \

177 ((
REGISTER
=
I2C_Regi_TRISE
))

	)

186 
	#I2C_NACKPosi_Next
 ((
ut16_t
)0x0800)

	)

187 
	#I2C_NACKPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

188 
	#IS_I2C_NACK_POSITION
(
POSITION
(((POSITION=
I2C_NACKPosi_Next
) || \

189 ((
POSITION
=
I2C_NACKPosi_Cut
))

	)

198 
	#I2C_SMBusA˹_Low
 ((
ut16_t
)0x2000)

	)

199 
	#I2C_SMBusA˹_High
 ((
ut16_t
)0xDFFF)

	)

200 
	#IS_I2C_SMBUS_ALERT
(
ALERT
(((ALERT=
I2C_SMBusA˹_Low
) || \

201 ((
ALERT
=
I2C_SMBusA˹_High
))

	)

210 
	#I2C_PECPosi_Next
 ((
ut16_t
)0x0800)

	)

211 
	#I2C_PECPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

212 
	#IS_I2C_PEC_POSITION
(
POSITION
(((POSITION=
I2C_PECPosi_Next
) || \

213 ((
POSITION
=
I2C_PECPosi_Cut
))

	)

222 
	#I2C_IT_BUF
 ((
ut16_t
)0x0400)

	)

223 
	#I2C_IT_EVT
 ((
ut16_t
)0x0200)

	)

224 
	#I2C_IT_ERR
 ((
ut16_t
)0x0100)

	)

225 
	#IS_I2C_CONFIG_IT
(
IT
((((IT& (
ut16_t
)0xF8FF=0x00&& ((IT!0x00))

	)

234 
	#I2C_IT_SMBALERT
 ((
ut32_t
)0x01008000)

	)

235 
	#I2C_IT_TIMEOUT
 ((
ut32_t
)0x01004000)

	)

236 
	#I2C_IT_PECERR
 ((
ut32_t
)0x01001000)

	)

237 
	#I2C_IT_OVR
 ((
ut32_t
)0x01000800)

	)

238 
	#I2C_IT_AF
 ((
ut32_t
)0x01000400)

	)

239 
	#I2C_IT_ARLO
 ((
ut32_t
)0x01000200)

	)

240 
	#I2C_IT_BERR
 ((
ut32_t
)0x01000100)

	)

241 
	#I2C_IT_TXE
 ((
ut32_t
)0x06000080)

	)

242 
	#I2C_IT_RXNE
 ((
ut32_t
)0x06000040)

	)

243 
	#I2C_IT_STOPF
 ((
ut32_t
)0x02000010)

	)

244 
	#I2C_IT_ADD10
 ((
ut32_t
)0x02000008)

	)

245 
	#I2C_IT_BTF
 ((
ut32_t
)0x02000004)

	)

246 
	#I2C_IT_ADDR
 ((
ut32_t
)0x02000002)

	)

247 
	#I2C_IT_SB
 ((
ut32_t
)0x02000001)

	)

249 
	#IS_I2C_CLEAR_IT
(
IT
((((IT& (
ut16_t
)0x20FF=0x00&& ((IT!(ut16_t)0x00))

	)

251 
	#IS_I2C_GET_IT
(
IT
(((IT=
I2C_IT_SMBALERT
|| ((IT=
I2C_IT_TIMEOUT
) || \

252 ((
IT
=
I2C_IT_PECERR
|| ((IT=
I2C_IT_OVR
) || \

253 ((
IT
=
I2C_IT_AF
|| ((IT=
I2C_IT_ARLO
) || \

254 ((
IT
=
I2C_IT_BERR
|| ((IT=
I2C_IT_TXE
) || \

255 ((
IT
=
I2C_IT_RXNE
|| ((IT=
I2C_IT_STOPF
) || \

256 ((
IT
=
I2C_IT_ADD10
|| ((IT=
I2C_IT_BTF
) || \

257 ((
IT
=
I2C_IT_ADDR
|| ((IT=
I2C_IT_SB
))

	)

270 
	#I2C_FLAG_DUALF
 ((
ut32_t
)0x00800000)

	)

271 
	#I2C_FLAG_SMBHOST
 ((
ut32_t
)0x00400000)

	)

272 
	#I2C_FLAG_SMBDEFAULT
 ((
ut32_t
)0x00200000)

	)

273 
	#I2C_FLAG_GENCALL
 ((
ut32_t
)0x00100000)

	)

274 
	#I2C_FLAG_TRA
 ((
ut32_t
)0x00040000)

	)

275 
	#I2C_FLAG_BUSY
 ((
ut32_t
)0x00020000)

	)

276 
	#I2C_FLAG_MSL
 ((
ut32_t
)0x00010000)

	)

282 
	#I2C_FLAG_SMBALERT
 ((
ut32_t
)0x10008000)

	)

283 
	#I2C_FLAG_TIMEOUT
 ((
ut32_t
)0x10004000)

	)

284 
	#I2C_FLAG_PECERR
 ((
ut32_t
)0x10001000)

	)

285 
	#I2C_FLAG_OVR
 ((
ut32_t
)0x10000800)

	)

286 
	#I2C_FLAG_AF
 ((
ut32_t
)0x10000400)

	)

287 
	#I2C_FLAG_ARLO
 ((
ut32_t
)0x10000200)

	)

288 
	#I2C_FLAG_BERR
 ((
ut32_t
)0x10000100)

	)

289 
	#I2C_FLAG_TXE
 ((
ut32_t
)0x10000080)

	)

290 
	#I2C_FLAG_RXNE
 ((
ut32_t
)0x10000040)

	)

291 
	#I2C_FLAG_STOPF
 ((
ut32_t
)0x10000010)

	)

292 
	#I2C_FLAG_ADD10
 ((
ut32_t
)0x10000008)

	)

293 
	#I2C_FLAG_BTF
 ((
ut32_t
)0x10000004)

	)

294 
	#I2C_FLAG_ADDR
 ((
ut32_t
)0x10000002)

	)

295 
	#I2C_FLAG_SB
 ((
ut32_t
)0x10000001)

	)

297 
	#IS_I2C_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0x20FF=0x00&& ((FLAG!(ut16_t)0x00))

	)

299 
	#IS_I2C_GET_FLAG
(
FLAG
(((FLAG=
I2C_FLAG_DUALF
|| ((FLAG=
I2C_FLAG_SMBHOST
) || \

300 ((
FLAG
=
I2C_FLAG_SMBDEFAULT
|| ((FLAG=
I2C_FLAG_GENCALL
) || \

301 ((
FLAG
=
I2C_FLAG_TRA
|| ((FLAG=
I2C_FLAG_BUSY
) || \

302 ((
FLAG
=
I2C_FLAG_MSL
|| ((FLAG=
I2C_FLAG_SMBALERT
) || \

303 ((
FLAG
=
I2C_FLAG_TIMEOUT
|| ((FLAG=
I2C_FLAG_PECERR
) || \

304 ((
FLAG
=
I2C_FLAG_OVR
|| ((FLAG=
I2C_FLAG_AF
) || \

305 ((
FLAG
=
I2C_FLAG_ARLO
|| ((FLAG=
I2C_FLAG_BERR
) || \

306 ((
FLAG
=
I2C_FLAG_TXE
|| ((FLAG=
I2C_FLAG_RXNE
) || \

307 ((
FLAG
=
I2C_FLAG_STOPF
|| ((FLAG=
I2C_FLAG_ADD10
) || \

308 ((
FLAG
=
I2C_FLAG_BTF
|| ((FLAG=
I2C_FLAG_ADDR
) || \

309 ((
FLAG
=
I2C_FLAG_SB
))

	)

333 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
ut32_t
)0x00030001

	)

361 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
ut32_t
)0x00070082

	)

362 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
ut32_t
)0x00030002

	)

364 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
ut32_t
)0x00030008

	)

397 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
ut32_t
)0x00030040

	)

401 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
ut32_t
)0x00070080

	)

403 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
ut32_t
)0x00070084

	)

440 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
ut32_t
)0x00020002

	)

441 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
ut32_t
)0x00060082

	)

444 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00820000

	)

445 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00860080

	)

448 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
ut32_t
)0x00120000

	)

479 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
ut32_t
)0x00020040

	)

481 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
ut32_t
)0x00000010

	)

485 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
ut32_t
)0x00060084

	)

486 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
ut32_t
)0x00060080

	)

488 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
ut32_t
)0x00000400

	)

496 
	#IS_I2C_EVENT
(
EVENT
(((EVENT=
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
) || \

497 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

498 ((
EVENT
=
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

499 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

500 ((
EVENT
=
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

501 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

502 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

503 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

504 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

505 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

506 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

507 ((
EVENT
=
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

508 ((
EVENT
=
I2C_EVENT_MASTER_MODE_SELECT
) || \

509 ((
EVENT
=
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

510 ((
EVENT
=
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

511 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

512 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

513 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

514 ((
EVENT
=
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

515 ((
EVENT
=
I2C_EVENT_SLAVE_ACK_FAILURE
))

	)

524 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
((ADDRESS1<0x3FF)

	)

533 
	#IS_I2C_CLOCK_SPEED
(
SPEED
(((SPEED>0x1&& ((SPEED<400000))

	)

546 
I2C_DeIn
(
I2C_TyDef
* 
I2Cx
);

549 
I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
);

550 
I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
);

551 
I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

552 
I2C_DigFrCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DigFr
);

553 
I2C_AlogFrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

554 
I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

555 
I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

556 
I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
);

557 
I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

558 
I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
);

559 
I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

560 
I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

561 
I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

562 
I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

563 
I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
);

564 
I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
);

565 
I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
);

566 
I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

569 
I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
);

570 
ut8_t
 
I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
);

573 
I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

574 
I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
);

575 
I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

576 
ut8_t
 
I2C_GPEC
(
I2C_TyDef
* 
I2Cx
);

579 
I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

580 
I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

583 
ut16_t
 
I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
);

584 
I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
);

676 
EStus
 
I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
);

682 
ut32_t
 
I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
);

688 
FgStus
 
I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

691 
I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

692 
ITStus
 
I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

693 
I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

695 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_iwdg.h

30 #ide
__STM32F4xx_IWDG_H


31 
	#__STM32F4xx_IWDG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#IWDG_WreAcss_Eb
 ((
ut16_t
)0x5555)

	)

59 
	#IWDG_WreAcss_Dib
 ((
ut16_t
)0x0000)

	)

60 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
(((ACCESS=
IWDG_WreAcss_Eb
) || \

61 ((
ACCESS
=
IWDG_WreAcss_Dib
))

	)

69 
	#IWDG_Psr_4
 ((
ut8_t
)0x00)

	)

70 
	#IWDG_Psr_8
 ((
ut8_t
)0x01)

	)

71 
	#IWDG_Psr_16
 ((
ut8_t
)0x02)

	)

72 
	#IWDG_Psr_32
 ((
ut8_t
)0x03)

	)

73 
	#IWDG_Psr_64
 ((
ut8_t
)0x04)

	)

74 
	#IWDG_Psr_128
 ((
ut8_t
)0x05)

	)

75 
	#IWDG_Psr_256
 ((
ut8_t
)0x06)

	)

76 
	#IS_IWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
IWDG_Psr_4
) || \

77 ((
PRESCALER
=
IWDG_Psr_8
) || \

78 ((
PRESCALER
=
IWDG_Psr_16
) || \

79 ((
PRESCALER
=
IWDG_Psr_32
) || \

80 ((
PRESCALER
=
IWDG_Psr_64
) || \

81 ((
PRESCALER
=
IWDG_Psr_128
)|| \

82 ((
PRESCALER
=
IWDG_Psr_256
))

	)

90 
	#IWDG_FLAG_PVU
 ((
ut16_t
)0x0001)

	)

91 
	#IWDG_FLAG_RVU
 ((
ut16_t
)0x0002)

	)

92 
	#IS_IWDG_FLAG
(
FLAG
(((FLAG=
IWDG_FLAG_PVU
|| ((FLAG=
IWDG_FLAG_RVU
))

	)

93 
	#IS_IWDG_RELOAD
(
RELOAD
((RELOAD<0xFFF)

	)

106 
IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
);

107 
IWDG_SPsr
(
ut8_t
 
IWDG_Psr
);

108 
IWDG_SRd
(
ut16_t
 
Rd
);

109 
IWDG_RdCou
();

112 
IWDG_Eb
();

115 
FgStus
 
IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
);

117 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_lptim.h

30 #ide
__STM32F4XX_LPTIM_H


31 
	#__STM32F4XX_LPTIM_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

47 #i
defed
(
STM32F410xx
)

55 
ut32_t
 
LPTIM_ClockSour
;

58 
ut32_t
 
LPTIM_Psr
;

61 
ut32_t
 
LPTIM_Wavefm
;

64 
ut32_t
 
LPTIM_OuutPެy
;

66 }
	tLPTIM_InTyDef
;

73 
	#IS_LPTIM_ALL_PERIPH
(
PERIPH
((PERIPH=
LPTIM1
)

	)

79 
	#LPTIM_ClockSour_APBClock_LPosc
 ((
ut32_t
)0x00000000)

	)

80 
	#LPTIM_ClockSour_ULPTIM
 ((
ut32_t
)0x00000001)

	)

81 
	#IS_LPTIM_CLOCK_SOURCE
(
SOURCE
(((SOURCE=
LPTIM_ClockSour_ULPTIM
) || \

82 ((
SOURCE
=
LPTIM_ClockSour_APBClock_LPosc
))

	)

90 
	#LPTIM_Psr_DIV1
 ((
ut32_t
)0x00000000)

	)

91 
	#LPTIM_Psr_DIV2
 ((
ut32_t
)0x00000200)

	)

92 
	#LPTIM_Psr_DIV4
 ((
ut32_t
)0x00000400)

	)

93 
	#LPTIM_Psr_DIV8
 ((
ut32_t
)0x00000600)

	)

94 
	#LPTIM_Psr_DIV16
 ((
ut32_t
)0x00000800)

	)

95 
	#LPTIM_Psr_DIV32
 ((
ut32_t
)0x00000A00)

	)

96 
	#LPTIM_Psr_DIV64
 ((
ut32_t
)0x00000C00)

	)

97 
	#LPTIM_Psr_DIV128
 ((
ut32_t
)0x00000E00)

	)

98 
	#IS_LPTIM_CLOCK_PRESCALER
(
PRESCALER
(((PRESCALER=
LPTIM_Psr_DIV1
) || \

99 ((
PRESCALER
=
LPTIM_Psr_DIV2
) || \

100 ((
PRESCALER
=
LPTIM_Psr_DIV4
) || \

101 ((
PRESCALER
=
LPTIM_Psr_DIV8
) || \

102 ((
PRESCALER
=
LPTIM_Psr_DIV16
) || \

103 ((
PRESCALER
=
LPTIM_Psr_DIV32
) || \

104 ((
PRESCALER
=
LPTIM_Psr_DIV64
) || \

105 ((
PRESCALER
=
LPTIM_Psr_DIV128
))

	)

113 
	#LPTIM_Wavefm_PWM_OPul
 ((
ut32_t
)0x00000000)

	)

114 
	#LPTIM_Wavefm_SOn
 ((
ut32_t
)0x00100000)

	)

115 
	#IS_LPTIM_WAVEFORM
(
WAVE
(((WAVE=
LPTIM_Wavefm_SOn
) || \

116 ((
WAVE
=
LPTIM_Wavefm_PWM_OPul
))

	)

124 
	#LPTIM_OuutPެy_High
 ((
ut32_t
)0x00000000)

	)

125 
	#LPTIM_OuutPެy_Low
 ((
ut32_t
)0x00200000)

	)

126 
	#IS_LPTIM_OUTPUT_POLARITY
(
POLARITY
(((POLARITY=
LPTIM_OuutPެy_Low
 ) || \

127 ((
POLARITY
=
LPTIM_OuutPެy_High
))

	)

135 
	#LPTIM_ClockPެy_RisgEdge
 ((
ut32_t
)0x00000000)

	)

136 
	#LPTIM_ClockPެy_FlgEdge
 ((
ut32_t
)0x00000002)

	)

137 
	#LPTIM_ClockPެy_BhEdges
 ((
ut32_t
)0x00000004)

	)

138 
	#IS_LPTIM_CLOCK_POLARITY
(
POLARITY
(((POLARITY=
LPTIM_ClockPެy_RisgEdge
 ) || \

139 ((
POLARITY
=
LPTIM_ClockPެy_FlgEdge
 ) || \

140 ((
POLARITY
=
LPTIM_ClockPެy_BhEdges
))

	)

148 
	#LPTIM_ExtTRGSour_0
 ((
ut32_t
)0x00000000)

	)

149 
	#LPTIM_ExtTRGSour_1
 ((
ut32_t
)0x00002000)

	)

150 
	#LPTIM_ExtTRGSour_2
 ((
ut32_t
)0x00004000)

	)

151 
	#LPTIM_ExtTRGSour_3
 ((
ut32_t
)0x00006000)

	)

152 
	#LPTIM_ExtTRGSour_4
 ((
ut32_t
)0x00008000)

	)

153 
	#LPTIM_ExtTRGSour_5
 ((
ut32_t
)0x0000A000)

	)

154 
	#LPTIM_ExtTRGSour_6
 ((
ut32_t
)0x0000C000)

	)

155 
	#LPTIM_ExtTRGSour_7
 ((
ut32_t
)0x0000E000)

	)

156 
	#IS_LPTIM_EXT_TRG_SOURCE
(
TRIG
(((TRIG=
LPTIM_ExtTRGSour_0
) || \

157 ((
TRIG
=
LPTIM_ExtTRGSour_1
) || \

158 ((
TRIG
=
LPTIM_ExtTRGSour_2
) || \

159 ((
TRIG
=
LPTIM_ExtTRGSour_3
) || \

160 ((
TRIG
=
LPTIM_ExtTRGSour_4
) || \

161 ((
TRIG
=
LPTIM_ExtTRGSour_5
) || \

162 ((
TRIG
=
LPTIM_ExtTRGSour_6
) || \

163 ((
TRIG
=
LPTIM_ExtTRGSour_7
))

	)

171 
	#LPTIM_ExtTRGPެy_RisgEdge
 ((
ut32_t
)0x00020000)

	)

172 
	#LPTIM_ExtTRGPެy_FlgEdge
 ((
ut32_t
)0x00040000)

	)

173 
	#LPTIM_ExtTRGPެy_BhEdges
 ((
ut32_t
)0x00060000)

	)

174 
	#IS_LPTIM_EXT_TRG_POLARITY
(
POLAR
(((POLAR=
LPTIM_ExtTRGPެy_RisgEdge
) || \

175 ((
POLAR
=
LPTIM_ExtTRGPެy_FlgEdge
) || \

176 ((
POLAR
=
LPTIM_ExtTRGPެy_BhEdges
))

	)

184 
	#LPTIM_ClockSameTime_DeTnsii
 ((
ut32_t
)0x00000000)

	)

185 
	#LPTIM_ClockSameTime_2Tnsiis
 ((
ut32_t
)0x00000008)

	)

186 
	#LPTIM_ClockSameTime_4Tnsiis
 ((
ut32_t
)0x00000010)

	)

187 
	#LPTIM_ClockSameTime_8Tnsiis
 ((
ut32_t
)0x00000018)

	)

188 
	#IS_LPTIM_CLOCK_SAMPLE_TIME
(
SAMPLETIME
(((SAMPLETIME=
LPTIM_ClockSameTime_DeTnsii
) || \

189 ((
SAMPLETIME
=
LPTIM_ClockSameTime_2Tnsiis
) || \

190 ((
SAMPLETIME
=
LPTIM_ClockSameTime_4Tnsiis
) || \

191 ((
SAMPLETIME
=
LPTIM_ClockSameTime_8Tnsiis
))

	)

199 
	#LPTIM_TrigSameTime_DeTnsii
 ((
ut32_t
)0x00000000)

	)

200 
	#LPTIM_TrigSameTime_2Tnsiis
 ((
ut32_t
)0x00000040)

	)

201 
	#LPTIM_TrigSameTime_4Tnsiis
 ((
ut32_t
)0x00000080)

	)

202 
	#LPTIM_TrigSameTime_8Tnsiis
 ((
ut32_t
)0x000000C0)

	)

203 
	#IS_LPTIM_TRIG_SAMPLE_TIME
(
SAMPLETIME
(((SAMPLETIME=
LPTIM_TrigSameTime_DeTnsii
) || \

204 ((
SAMPLETIME
=
LPTIM_TrigSameTime_2Tnsiis
) || \

205 ((
SAMPLETIME
=
LPTIM_TrigSameTime_4Tnsiis
) || \

206 ((
SAMPLETIME
=
LPTIM_TrigSameTime_8Tnsiis
))

	)

214 
	#LPTIM_Mode_Ctuous
 ((
ut32_t
)0x00000004)

	)

215 
	#LPTIM_Mode_Sg
 ((
ut32_t
)0x00000002)

	)

216 
	#IS_LPTIM_MODE
(
MODE
(((MODE=
LPTIM_Mode_Ctuous
) || \

217 ((
MODE
=
LPTIM_Mode_Sg
))

	)

225 
	#LPTIM_Upde_Immed
 ((
ut32_t
)0x00000000)

	)

226 
	#LPTIM_Upde_EndOfPiod
 ((
ut32_t
)0x00400000)

	)

227 
	#IS_LPTIM_UPDATE
(
UPDATE
(((UPDATE=
LPTIM_Upde_Immed
) || \

228 ((
UPDATE
=
LPTIM_Upde_EndOfPiod
))

	)

236 
	#LPTIM_IT_DOWN
 
LPTIM_IER_DOWNIE


	)

237 
	#LPTIM_IT_UP
 
LPTIM_IER_UPIE


	)

238 
	#LPTIM_IT_ARROK
 
LPTIM_IER_ARROKIE


	)

239 
	#LPTIM_IT_CMPOK
 
LPTIM_IER_CMPOKIE


	)

240 
	#LPTIM_IT_EXTTRIG
 
LPTIM_IER_EXTTRIGIE


	)

241 
	#LPTIM_IT_ARRM
 
LPTIM_IER_ARRMIE


	)

242 
	#LPTIM_IT_CMPM
 
LPTIM_IER_CMPMIE


	)

243 
	#IS_LPTIM_IT
(
IT
(((IT=
LPTIM_IT_DOWN
) || \

244 ((
IT
=
LPTIM_IT_UP
) || \

245 ((
IT
=
LPTIM_IT_ARROK
) || \

246 ((
IT
=
LPTIM_IT_CMPOK
) || \

247 ((
IT
=
LPTIM_IT_EXTTRIG
) || \

248 ((
IT
=
LPTIM_IT_ARRM
) || \

249 ((
IT
=
LPTIM_IT_CMPM
))

	)

251 
	#IS_LPTIM_GET_IT
(
IT
(((IT=
LPTIM_IT_DOWN
) || \

252 ((
IT
=
LPTIM_IT_UP
) || \

253 ((
IT
=
LPTIM_IT_ARROK
) || \

254 ((
IT
=
LPTIM_IT_CMPOK
) || \

255 ((
IT
=
LPTIM_IT_EXTTRIG
) || \

256 ((
IT
=
LPTIM_IT_ARRM
) || \

257 ((
IT
=
LPTIM_IT_CMPM
))

	)

265 
	#LPTIM_FLAG_DOWN
 
LPTIM_ISR_DOWN


	)

266 
	#LPTIM_FLAG_UP
 
LPTIM_ISR_UP


	)

267 
	#LPTIM_FLAG_ARROK
 
LPTIM_ISR_ARROK


	)

268 
	#LPTIM_FLAG_CMPOK
 
LPTIM_ISR_CMPOK


	)

269 
	#LPTIM_FLAG_EXTTRIG
 
LPTIM_ISR_EXTTRIG


	)

270 
	#LPTIM_FLAG_ARRM
 
LPTIM_ISR_ARRM


	)

271 
	#LPTIM_FLAG_CMPM
 
LPTIM_ISR_CMPM


	)

272 
	#IS_LPTIM_GET_FLAG
(
FLAG
(((FLAG=
LPTIM_FLAG_DOWN
) || \

273 ((
FLAG
=
LPTIM_FLAG_UP
) || \

274 ((
FLAG
=
LPTIM_FLAG_ARROK
) || \

275 ((
FLAG
=
LPTIM_FLAG_CMPOK
) || \

276 ((
FLAG
=
LPTIM_FLAG_EXTTRIG
) || \

277 ((
FLAG
=
LPTIM_FLAG_ARRM
) || \

278 ((
FLAG
=
LPTIM_FLAG_CMPM
))

	)

286 
	#LPTIM_CLEAR_DOWN
 
LPTIM_ICR_DOWNCF


	)

287 
	#LPTIM_CLEAR_UP
 
LPTIM_ICR_UPCF


	)

288 
	#LPTIM_CLEAR_ARROK
 
LPTIM_ICR_ARROKCF


	)

289 
	#LPTIM_CLEAR_CMPOK
 
LPTIM_ICR_CMPOKCF


	)

290 
	#LPTIM_CLEAR_EXTTRIG
 
LPTIM_ICR_EXTTRIGCF


	)

291 
	#LPTIM_CLEAR_ARRM
 
LPTIM_ICR_ARRMCF


	)

292 
	#LPTIM_CLEAR_CMPM
 
LPTIM_ICR_CMPMCF


	)

293 
	#IS_LPTIM_CLEAR_FLAG
(
CLEARF
(((CLEARF=
LPTIM_CLEAR_DOWN
) || \

294 ((
CLEARF
=
LPTIM_CLEAR_UP
) || \

295 ((
CLEARF
=
LPTIM_CLEAR_ARROK
) || \

296 ((
CLEARF
=
LPTIM_CLEAR_CMPOK
) || \

297 ((
CLEARF
=
LPTIM_CLEAR_EXTTRIG
) || \

298 ((
CLEARF
=
LPTIM_CLEAR_ARRM
 ) || \

299 ((
CLEARF
=
LPTIM_CLEAR_CMPM
))

	)

307 
	#IS_LPTIM_AUTORELOAD
(
AUTORELOAD
((AUTORELOAD<0x0000FFFF)

	)

315 
	#IS_LPTIM_COMPARE
(
COMPARE
((COMPARE<0x0000FFFF)

	)

323 
	#LPTIM_OP_PAD_AF
 ((
ut32_t
)0x00000000)

	)

324 
	#LPTIM_OP_PAD_PA4
 
LPTIM_OR_OR_0


	)

325 
	#LPTIM_OP_PAD_PB9
 
LPTIM_OR_OR_1


	)

326 
	#LPTIM_OP_TIM_DAC
 
LPTIM_OR_OR


	)

339 
LPTIM_DeIn
(
LPTIM_TyDef
* 
LPTIMx
);

340 
LPTIM_In
(
LPTIM_TyDef
* 
LPTIMx
, 
LPTIM_InTyDef
* 
LPTIM_InSu
);

341 
LPTIM_SuIn
(
LPTIM_InTyDef
* 
LPTIM_InSu
);

344 
LPTIM_Cmd
(
LPTIM_TyDef
* 
LPTIMx
, 
FuniڮS
 
NewS
);

345 
LPTIM_SeClockSour
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_ClockSour
);

346 
LPTIM_SeULPTIMClockPެy
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_ClockPެy
);

347 
LPTIM_CfigPsr
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_Psr
);

348 
LPTIM_CfigExTrigg
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_ExtTRGSour
, ut32_
LPTIM_ExtTRGPެy
);

349 
LPTIM_SeSoweS
(
LPTIM_TyDef
* 
LPTIMx
);

350 
LPTIM_CfigTriggGlchFr
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_TrigSameTime
);

351 
LPTIM_CfigClockGlchFr
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_ClockSameTime
);

352 
LPTIM_SeOtgMode
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_Mode
);

353 
LPTIM_TimoutCmd
(
LPTIM_TyDef
* 
LPTIMx
, 
FuniڮS
 
NewS
);

354 
LPTIM_CfigWavefm
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_Wavefm
);

355 
LPTIM_CfigUpde
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_Upde
);

356 
LPTIM_SAutܖdVue
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_Autܖd
);

357 
LPTIM_SComVue
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_Com
);

358 
LPTIM_SeCouMode
(
LPTIM_TyDef
* 
LPTIMx
, 
FuniڮS
 
NewS
);

359 
LPTIM_SeEncodMode
(
LPTIM_TyDef
* 
LPTIMx
, 
FuniڮS
 
NewS
);

360 
LPTIM_RemCfig
(
LPTIM_TyDef
* 
LPTIMx
,
ut32_t
 
LPTIM_OPTR
);

361 
ut32_t
 
LPTIM_GCouVue
(
LPTIM_TyDef
* 
LPTIMx
);

362 
ut32_t
 
LPTIM_GAutܖdVue
(
LPTIM_TyDef
* 
LPTIMx
);

363 
ut32_t
 
LPTIM_GComVue
(
LPTIM_TyDef
* 
LPTIMx
);

366 
LPTIM_ITCfig
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_IT
, 
FuniڮS
 
NewS
);

367 
FgStus
 
LPTIM_GFgStus
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_FLAG
);

368 
LPTIM_CˬFg
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_CLEARF
);

369 
ITStus
 
LPTIM_GITStus
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_IT
);

380 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_ltdc.h

30 #ide
__STM32F4xx_LTDC_H


31 
	#__STM32F4xx_LTDC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
LTDC_HSPެy
;

59 
ut32_t
 
LTDC_VSPެy
;

62 
ut32_t
 
LTDC_DEPެy
;

65 
ut32_t
 
LTDC_PCPެy
;

68 
ut32_t
 
LTDC_HizڏlSync
;

71 
ut32_t
 
LTDC_VtilSync
;

74 
ut32_t
 
LTDC_AccumuϋdHBP
;

77 
ut32_t
 
LTDC_AccumuϋdVBP
;

80 
ut32_t
 
LTDC_AccumuϋdAiveW
;

83 
ut32_t
 
LTDC_AccumuϋdAiveH
;

86 
ut32_t
 
LTDC_TٮWidth
;

89 
ut32_t
 
LTDC_TٮHeigh
;

92 
ut32_t
 
LTDC_BackgroundRedVue
;

95 
ut32_t
 
LTDC_BackgroundGVue
;

98 
ut32_t
 
LTDC_BackgroundBlueVue
;

100 } 
	tLTDC_InTyDef
;

108 
ut32_t
 
LTDC_HizڏlS
;

111 
ut32_t
 
LTDC_HizڏlSt
;

114 
ut32_t
 
LTDC_VtilS
;

117 
ut32_t
 
LTDC_VtilSt
;

120 
ut32_t
 
LTDC_PixFm
;

123 
ut32_t
 
LTDC_CڡtAha
;

126 
ut32_t
 
LTDC_DeuCBlue
;

129 
ut32_t
 
LTDC_DeuCG
;

132 
ut32_t
 
LTDC_DeuCRed
;

135 
ut32_t
 
LTDC_DeuCAha
;

138 
ut32_t
 
LTDC_BndgFa_1
;

141 
ut32_t
 
LTDC_BndgFa_2
;

144 
ut32_t
 
LTDC_CFBSAdss
;

146 
ut32_t
 
LTDC_CFBLeLgth
;

149 
ut32_t
 
LTDC_CFBPch
;

152 
ut32_t
 
LTDC_CFBLeNumb
;

154 } 
	tLTDC_Lay_InTyDef
;

161 
ut32_t
 
LTDC_POSX
;

162 
ut32_t
 
LTDC_POSY
;

163 } 
	tLTDC_PosTyDef
;

170 
ut32_t
 
LTDC_BlueWidth
;

171 
ut32_t
 
LTDC_GWidth
;

172 
ut32_t
 
LTDC_RedWidth
;

173 } 
	tLTDC_RGBTyDef
;

180 
ut32_t
 
LTDC_CKeyBlue
;

183 
ut32_t
 
LTDC_CKeyG
;

186 
ut32_t
 
LTDC_CKeyRed
;

188 } 
	tLTDC_CKeyg_InTyDef
;

195 
ut32_t
 
LTDC_CLUTAdss
;

198 
ut32_t
 
LTDC_BlueVue
;

201 
ut32_t
 
LTDC_GVue
;

204 
ut32_t
 
LTDC_RedVue
;

206 } 
	tLTDC_CLUT_InTyDef
;

217 
	#LTDC_HizڏlSYNC
 ((
ut32_t
)0x00000FFF)

	)

218 
	#LTDC_VtilSYNC
 ((
ut32_t
)0x000007FF)

	)

220 
	#IS_LTDC_HSYNC
(
HSYNC
((HSYNC<
LTDC_HizڏlSYNC
)

	)

221 
	#IS_LTDC_VSYNC
(
VSYNC
((VSYNC<
LTDC_VtilSYNC
)

	)

222 
	#IS_LTDC_AHBP
(
AHBP
((AHBP<
LTDC_HizڏlSYNC
)

	)

223 
	#IS_LTDC_AVBP
(
AVBP
((AVBP<
LTDC_VtilSYNC
)

	)

224 
	#IS_LTDC_AAW
(
AAW
((AAW<
LTDC_HizڏlSYNC
)

	)

225 
	#IS_LTDC_AAH
(
AAH
((AAH<
LTDC_VtilSYNC
)

	)

226 
	#IS_LTDC_TOTALW
(
TOTALW
((TOTALW<
LTDC_HizڏlSYNC
)

	)

227 
	#IS_LTDC_TOTALH
(
TOTALH
((TOTALH<
LTDC_VtilSYNC
)

	)

235 
	#LTDC_HSPެy_AL
 ((
ut32_t
)0x00000000

	)

236 
	#LTDC_HSPެy_AH
 
LTDC_GCR_HSPOL


	)

238 
	#IS_LTDC_HSPOL
(
HSPOL
(((HSPOL=
LTDC_HSPެy_AL
) || \

239 ((
HSPOL
=
LTDC_HSPެy_AH
))

	)

247 
	#LTDC_VSPެy_AL
 ((
ut32_t
)0x00000000

	)

248 
	#LTDC_VSPެy_AH
 
LTDC_GCR_VSPOL


	)

250 
	#IS_LTDC_VSPOL
(
VSPOL
(((VSPOL=
LTDC_VSPެy_AL
) || \

251 ((
VSPOL
=
LTDC_VSPެy_AH
))

	)

259 
	#LTDC_DEPެy_AL
 ((
ut32_t
)0x00000000

	)

260 
	#LTDC_DEPެy_AH
 
LTDC_GCR_DEPOL


	)

262 
	#IS_LTDC_DEPOL
(
DEPOL
(((DEPOL=
LTDC_VSPެy_AL
) || \

263 ((
DEPOL
=
LTDC_DEPެy_AH
))

	)

271 
	#LTDC_PCPެy_IPC
 ((
ut32_t
)0x00000000

	)

272 
	#LTDC_PCPެy_IIPC
 
LTDC_GCR_PCPOL


	)

274 
	#IS_LTDC_PCPOL
(
PCPOL
(((PCPOL=
LTDC_PCPެy_IPC
) || \

275 ((
PCPOL
=
LTDC_PCPެy_IIPC
))

	)

283 
	#LTDC_IMRd
 
LTDC_SRCR_IMR


	)

284 
	#LTDC_VBRd
 
LTDC_SRCR_VBR


	)

286 
	#IS_LTDC_RELOAD
(
RELOAD
(((RELOAD=
LTDC_IMRd
) || \

287 ((
RELOAD
=
LTDC_VBRd
))

	)

295 
	#LTDC_Back_C
 ((
ut32_t
)0x000000FF)

	)

297 
	#IS_LTDC_BackBlueVue
(
BBLUE
((BBLUE<
LTDC_Back_C
)

	)

298 
	#IS_LTDC_BackGVue
(
BGREEN
((BGREEN<
LTDC_Back_C
)

	)

299 
	#IS_LTDC_BackRedVue
(
BRED
((BRED<
LTDC_Back_C
)

	)

307 
	#LTDC_POS_CY
 
LTDC_CPSR_CYPOS


	)

308 
	#LTDC_POS_CX
 
LTDC_CPSR_CXPOS


	)

310 
	#IS_LTDC_GET_POS
(
POS
(((POS<
LTDC_POS_CY
))

	)

318 
	#IS_LTDC_LIPOS
(
LIPOS
((LIPOS<0x7FF)

	)

326 
	#LTDC_CD_VDES
 
LTDC_CDSR_VDES


	)

327 
	#LTDC_CD_HDES
 
LTDC_CDSR_HDES


	)

328 
	#LTDC_CD_VSYNC
 
LTDC_CDSR_VSYNCS


	)

329 
	#LTDC_CD_HSYNC
 
LTDC_CDSR_HSYNCS


	)

331 
	#IS_LTDC_GET_CD
(
CD
(((CD=
LTDC_CD_VDES
|| ((CD=
LTDC_CD_HDES
) || \

332 ((
CD
=
LTDC_CD_VSYNC
|| ((CD=
LTDC_CD_HSYNC
))

	)

340 
	#LTDC_IT_LI
 
LTDC_IER_LIE


	)

341 
	#LTDC_IT_FU
 
LTDC_IER_FUIE


	)

342 
	#LTDC_IT_TERR
 
LTDC_IER_TERRIE


	)

343 
	#LTDC_IT_RR
 
LTDC_IER_RRIE


	)

345 
	#IS_LTDC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFF0=0x00&& ((IT!0x00))

	)

354 
	#LTDC_FLAG_LI
 
LTDC_ISR_LIF


	)

355 
	#LTDC_FLAG_FU
 
LTDC_ISR_FUIF


	)

356 
	#LTDC_FLAG_TERR
 
LTDC_ISR_TERRIF


	)

357 
	#LTDC_FLAG_RR
 
LTDC_ISR_RRIF


	)

359 
	#IS_LTDC_FLAG
(
FLAG
(((FLAG=
LTDC_FLAG_LI
|| ((FLAG=
LTDC_FLAG_FU
) || \

360 ((
FLAG
=
LTDC_FLAG_TERR
|| ((FLAG=
LTDC_FLAG_RR
))

	)

368 
	#LTDC_Pixfm_ARGB8888
 ((
ut32_t
)0x00000000)

	)

369 
	#LTDC_Pixfm_RGB888
 ((
ut32_t
)0x00000001)

	)

370 
	#LTDC_Pixfm_RGB565
 ((
ut32_t
)0x00000002)

	)

371 
	#LTDC_Pixfm_ARGB1555
 ((
ut32_t
)0x00000003)

	)

372 
	#LTDC_Pixfm_ARGB4444
 ((
ut32_t
)0x00000004)

	)

373 
	#LTDC_Pixfm_L8
 ((
ut32_t
)0x00000005)

	)

374 
	#LTDC_Pixfm_AL44
 ((
ut32_t
)0x00000006)

	)

375 
	#LTDC_Pixfm_AL88
 ((
ut32_t
)0x00000007)

	)

377 
	#IS_LTDC_Pixfm
(
Pixfm
(((Pixfm=
LTDC_Pixfm_ARGB8888
|| ((Pixfm=
LTDC_Pixfm_RGB888
) || \

378 ((
Pixfm
=
LTDC_Pixfm_RGB565
|| ((Pixfm=
LTDC_Pixfm_ARGB1555
) || \

379 ((
Pixfm
=
LTDC_Pixfm_ARGB4444
|| ((Pixfm=
LTDC_Pixfm_L8
) || \

380 ((
Pixfm
=
LTDC_Pixfm_AL44
|| ((Pixfm=
LTDC_Pixfm_AL88
))

	)

389 
	#LTDC_BndgFa1_CA
 ((
ut32_t
)0x00000400)

	)

390 
	#LTDC_BndgFa1_PAxCA
 ((
ut32_t
)0x00000600)

	)

392 
	#IS_LTDC_BndgFa1
(
BndgFa1
(((BndgFa1=
LTDC_BndgFa1_CA
|| ((BndgFa1=
LTDC_BndgFa1_PAxCA
))

	)

400 
	#LTDC_BndgFa2_CA
 ((
ut32_t
)0x00000005)

	)

401 
	#LTDC_BndgFa2_PAxCA
 ((
ut32_t
)0x00000007)

	)

403 
	#IS_LTDC_BndgFa2
(
BndgFa2
(((BndgFa2=
LTDC_BndgFa2_CA
|| ((BndgFa2=
LTDC_BndgFa2_PAxCA
))

	)

411 
	#LTDC_STOPPosi
 ((
ut32_t
)0x0000FFFF)

	)

412 
	#LTDC_STARTPosi
 ((
ut32_t
)0x00000FFF)

	)

414 
	#LTDC_DeuCCfig
 ((
ut32_t
)0x000000FF)

	)

415 
	#LTDC_CFmeBufr
 ((
ut32_t
)0x00001FFF)

	)

416 
	#LTDC_LeNumb
 ((
ut32_t
)0x000007FF)

	)

418 
	#IS_LTDC_HCONFIGST
(
HCONFIGST
((HCONFIGST<
LTDC_STARTPosi
)

	)

419 
	#IS_LTDC_HCONFIGSP
(
HCONFIGSP
((HCONFIGSP<
LTDC_STOPPosi
)

	)

420 
	#IS_LTDC_VCONFIGST
(
VCONFIGST
((VCONFIGST<
LTDC_STARTPosi
)

	)

421 
	#IS_LTDC_VCONFIGSP
(
VCONFIGSP
((VCONFIGSP<
LTDC_STOPPosi
)

	)

423 
	#IS_LTDC_DEFAULTCOLOR
(
DEFAULTCOLOR
((DEFAULTCOLOR<
LTDC_DeuCCfig
)

	)

425 
	#IS_LTDC_CFBP
(
CFBP
((CFBP<
LTDC_CFmeBufr
)

	)

426 
	#IS_LTDC_CFBLL
(
CFBLL
((CFBLL<
LTDC_CFmeBufr
)

	)

428 
	#IS_LTDC_CFBLNBR
(
CFBLNBR
((CFBLNBR<
LTDC_LeNumb
)

	)

436 
	#LTDC_ckeygCfig
 ((
ut32_t
)0x000000FF)

	)

438 
	#IS_LTDC_CKEYING
(
CKEYING
((CKEYING<
LTDC_ckeygCfig
)

	)

447 
	#LTDC_CLUTWR
 ((
ut32_t
)0x000000FF)

	)

449 
	#IS_LTDC_CLUTWR
(
CLUTWR
((CLUTWR<
LTDC_CLUTWR
)

	)

454 
LTDC_DeIn
();

457 
LTDC_In
(
LTDC_InTyDef
* 
LTDC_InSu
);

458 
LTDC_SuIn
(
LTDC_InTyDef
* 
LTDC_InSu
);

459 
LTDC_Cmd
(
FuniڮS
 
NewS
);

460 
LTDC_DhCmd
(
FuniڮS
 
NewS
);

461 
LTDC_RGBTyDef
 
LTDC_GRGBWidth
();

462 
LTDC_RGBSuIn
(
LTDC_RGBTyDef
* 
LTDC_RGB_InSu
);

463 
LTDC_LIPCfig
(
ut32_t
 
LTDC_LIPosiCfig
);

464 
LTDC_RdCfig
(
ut32_t
 
LTDC_Rd
);

465 
LTDC_LayIn
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_Lay_InTyDef
* 
LTDC_Lay_InSu
);

466 
LTDC_LaySuIn
(
LTDC_Lay_InTyDef
 * 
LTDC_Lay_InSu
);

467 
LTDC_LayCmd
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
FuniڮS
 
NewS
);

468 
LTDC_PosTyDef
 
LTDC_GPosStus
();

469 
LTDC_PosSuIn
(
LTDC_PosTyDef
* 
LTDC_Pos_InSu
);

470 
FgStus
 
LTDC_GCDStus
(
ut32_t
 
LTDC_CD
);

471 
LTDC_CKeygCfig
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_CKeyg_InTyDef
* 
LTDC_ckeyg_InSu
, 
FuniڮS
 
NewS
);

472 
LTDC_CKeygSuIn
(
LTDC_CKeyg_InTyDef
* 
LTDC_ckeyg_InSu
);

473 
LTDC_CLUTCmd
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
FuniڮS
 
NewS
);

474 
LTDC_CLUTIn
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_CLUT_InTyDef
* 
LTDC_CLUT_InSu
);

475 
LTDC_CLUTSuIn
(
LTDC_CLUT_InTyDef
* 
LTDC_CLUT_InSu
);

476 
LTDC_LayPosi
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut16_t
 
OfftX
, ut16_
OfftY
);

477 
LTDC_LayAha
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut8_t
 
CڡtAha
);

478 
LTDC_LayAddss
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
Addss
);

479 
LTDC_LaySize
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
Width
, ut32_
Height
);

480 
LTDC_LayPixFm
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
PixFm
);

483 
LTDC_ITCfig
(
ut32_t
 
LTDC_IT
, 
FuniڮS
 
NewS
);

484 
FgStus
 
LTDC_GFgStus
(
ut32_t
 
LTDC_FLAG
);

485 
LTDC_CˬFg
(
ut32_t
 
LTDC_FLAG
);

486 
ITStus
 
LTDC_GITStus
(
ut32_t
 
LTDC_IT
);

487 
LTDC_CˬITPdgB
(
ut32_t
 
LTDC_IT
);

489 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_pwr.h

30 #ide
__STM32F4xx_PWR_H


31 
	#__STM32F4xx_PWR_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#PWR_PVDLev_0
 
PWR_CR_PLS_LEV0


	)

59 
	#PWR_PVDLev_1
 
PWR_CR_PLS_LEV1


	)

60 
	#PWR_PVDLev_2
 
PWR_CR_PLS_LEV2


	)

61 
	#PWR_PVDLev_3
 
PWR_CR_PLS_LEV3


	)

62 
	#PWR_PVDLev_4
 
PWR_CR_PLS_LEV4


	)

63 
	#PWR_PVDLev_5
 
PWR_CR_PLS_LEV5


	)

64 
	#PWR_PVDLev_6
 
PWR_CR_PLS_LEV6


	)

65 
	#PWR_PVDLev_7
 
PWR_CR_PLS_LEV7


	)

67 
	#IS_PWR_PVD_LEVEL
(
LEVEL
(((LEVEL=
PWR_PVDLev_0
|| ((LEVEL=
PWR_PVDLev_1
)|| \

68 ((
LEVEL
=
PWR_PVDLev_2
|| ((LEVEL=
PWR_PVDLev_3
)|| \

69 ((
LEVEL
=
PWR_PVDLev_4
|| ((LEVEL=
PWR_PVDLev_5
)|| \

70 ((
LEVEL
=
PWR_PVDLev_6
|| ((LEVEL=
PWR_PVDLev_7
))

	)

79 
	#PWR_MaRegut_ON
 ((
ut32_t
)0x00000000)

	)

80 
	#PWR_LowPowRegut_ON
 
PWR_CR_LPDS


	)

83 
	#PWR_Regut_ON
 
PWR_MaRegut_ON


	)

84 
	#PWR_Regut_LowPow
 
PWR_LowPowRegut_ON


	)

86 
	#IS_PWR_REGULATOR
(
REGULATOR
(((REGULATOR=
PWR_MaRegut_ON
) || \

87 ((
REGULATOR
=
PWR_LowPowRegut_ON
))

	)

96 
	#PWR_MaRegut_UndDrive_ON
 
PWR_CR_MRUDS


	)

97 
	#PWR_LowPowRegut_UndDrive_ON
 ((
ut32_t
)(
PWR_CR_LPDS
 | 
PWR_CR_LPUDS
))

	)

99 
	#IS_PWR_REGULATOR_UNDERDRIVE
(
REGULATOR
(((REGULATOR=
PWR_MaRegut_UndDrive_ON
) || \

100 ((
REGULATOR
=
PWR_LowPowRegut_UndDrive_ON
))

	)

105 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F446xx
)

109 
	#PWR_WakeUp_P1
 ((
ut32_t
)0x00)

	)

110 
	#PWR_WakeUp_P2
 ((
ut32_t
)0x01)

	)

111 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
)

112 
	#PWR_WakeUp_P3
 ((
ut32_t
)0x02)

	)

115 #i
defed
(
STM32F446xx
)

116 
	#IS_PWR_WAKEUP_PIN
(
PIN
(((PIN=
PWR_WakeUp_P1
) || \

117 ((
PIN
=
PWR_WakeUp_P2
))

	)

119 
	#IS_PWR_WAKEUP_PIN
(
PIN
(((PIN=
PWR_WakeUp_P1
|| ((PIN=
PWR_WakeUp_P2
) || \

120 ((
PIN
=
PWR_WakeUp_P3
))

	)

130 
	#PWR_STOPEry_WFI
 ((
ut8_t
)0x01)

	)

131 
	#PWR_STOPEry_WFE
 ((
ut8_t
)0x02)

	)

132 
	#IS_PWR_STOP_ENTRY
(
ENTRY
(((ENTRY=
PWR_STOPEry_WFI
|| ((ENTRY=
PWR_STOPEry_WFE
))

	)

140 
	#PWR_Regut_Vޏge_S1
 ((
ut32_t
)0x0000C000)

	)

141 
	#PWR_Regut_Vޏge_S2
 ((
ut32_t
)0x00008000)

	)

142 
	#PWR_Regut_Vޏge_S3
 ((
ut32_t
)0x00004000)

	)

143 
	#IS_PWR_REGULATOR_VOLTAGE
(
VOLTAGE
(((VOLTAGE=
PWR_Regut_Vޏge_S1
) || \

144 ((
VOLTAGE
=
PWR_Regut_Vޏge_S2
) || \

145 ((
VOLTAGE
=
PWR_Regut_Vޏge_S3
))

	)

153 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

154 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

155 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

156 
	#PWR_FLAG_BRR
 
PWR_CSR_BRR


	)

157 
	#PWR_FLAG_VOSRDY
 
PWR_CSR_VOSRDY


	)

158 
	#PWR_FLAG_ODRDY
 
PWR_CSR_ODRDY


	)

159 
	#PWR_FLAG_ODSWRDY
 
PWR_CSR_ODSWRDY


	)

160 
	#PWR_FLAG_UDRDY
 
PWR_CSR_UDSWRDY


	)

163 
	#PWR_FLAG_REGRDY
 
PWR_FLAG_VOSRDY


	)

165 
	#IS_PWR_GET_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
) || \

166 ((
FLAG
=
PWR_FLAG_PVDO
|| ((FLAG=
PWR_FLAG_BRR
) || \

167 ((
FLAG
=
PWR_FLAG_VOSRDY
|| ((FLAG=
PWR_FLAG_ODRDY
) || \

168 ((
FLAG
=
PWR_FLAG_ODSWRDY
|| ((FLAG=
PWR_FLAG_UDRDY
))

	)

171 
	#IS_PWR_CLEAR_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
) || \

172 ((
FLAG
=
PWR_FLAG_UDRDY
))

	)

186 
PWR_DeIn
();

189 
PWR_BackupAcssCmd
(
FuniڮS
 
NewS
);

192 
PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
);

193 
PWR_PVDCmd
(
FuniڮS
 
NewS
);

196 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
)

197 
PWR_WakeUpPCmd
(
FuniڮS
 
NewS
);

199 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
||defed(
STM32F446xx
)

200 
PWR_WakeUpPCmd
(
ut32_t
 
PWR_WakeUpPx
, 
FuniڮS
 
NewS
);

203 
PWR_BackupRegutCmd
(
FuniڮS
 
NewS
);

204 
PWR_MaRegutModeCfig
(
ut32_t
 
PWR_Regut_Vޏge
);

205 
PWR_OvDriveCmd
(
FuniڮS
 
NewS
);

206 
PWR_OvDriveSWCmd
(
FuniڮS
 
NewS
);

207 
PWR_UndDriveCmd
(
FuniڮS
 
NewS
);

209 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
)

210 
PWR_MaRegutUndDriveCmd
(
FuniڮS
 
NewS
);

211 
PWR_LowRegutUndDriveCmd
(
FuniڮS
 
NewS
);

214 #i
defed
(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
|| defed(
STM32F412xG
)

215 
PWR_MaRegutLowVޏgeCmd
(
FuniڮS
 
NewS
);

216 
PWR_LowRegutLowVޏgeCmd
(
FuniڮS
 
NewS
);

220 
PWR_FshPowDownCmd
(
FuniڮS
 
NewS
);

223 
PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
);

224 
PWR_EUndDriveSTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
);

225 
PWR_ESTANDBYMode
();

228 
FgStus
 
PWR_GFgStus
(
ut32_t
 
PWR_FLAG
);

229 
PWR_CˬFg
(
ut32_t
 
PWR_FLAG
);

231 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_qspi.h

30 #ide
__STM32F4XX_QUADSPI_H


31 
	#__STM32F4XX_QUADSPI_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

47 #i
defed
(
STM32F412xG
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

57 
ut32_t
 
QSPI_ComCfig_FMode
;

60 
ut32_t
 
QSPI_ComCfig_DDRMode
;

63 
ut32_t
 
QSPI_ComCfig_DHHC
;

66 
ut32_t
 
QSPI_ComCfig_SIOOMode
;

69 
ut32_t
 
QSPI_ComCfig_DMode
;

72 
ut32_t
 
QSPI_ComCfig_DummyCyes
;

75 
ut32_t
 
QSPI_ComCfig_ABSize
;

78 
ut32_t
 
QSPI_ComCfig_ABMode
;

81 
ut32_t
 
QSPI_ComCfig_ADSize
;

84 
ut32_t
 
QSPI_ComCfig_ADMode
;

87 
ut32_t
 
QSPI_ComCfig_IMode
;

90 
ut32_t
 
QSPI_ComCfig_Ins
;

93 }
	tQSPI_ComCfig_InTyDef
;

101 
ut32_t
 
QSPI_SShi
;

104 
ut32_t
 
QSPI_Psr
;

107 
ut32_t
 
QSPI_CKMode
;

110 
ut32_t
 
QSPI_CSHTime
;

113 
ut32_t
 
QSPI_FSize
;

118 
ut32_t
 
QSPI_FSe
;

120 
ut32_t
 
QSPI_DFsh
;

122 }
	tQSPI_InTyDef
;

133 
	#QSPI_SShi_NoShi
 ((
ut32_t
)0x00000000)

	)

134 
	#QSPI_SShi_HfCyeShi
 ((
ut32_t
)
QUADSPI_CR_SSHIFT
)

	)

135 
	#IS_QSPI_SSHIFT
(
SSHIFT
(((SSHIFT=
QSPI_SShi_NoShi
|| ((SSHIFT=
QSPI_SShi_HfCyeShi
))

	)

137 
	#QUADSPI_CR_SSHIFT_0
 
QUADSPI_CR_SSHIFT


	)

145 
	#IS_QSPI_PRESCALER
(
PRESCALER
(((PRESCALER<0xFF))

	)

153 
	#QSPI_CKMode_Mode0
 ((
ut32_t
)0x00000000)

	)

154 
	#QSPI_CKMode_Mode3
 ((
ut32_t
)
QUADSPI_DCR_CKMODE
)

	)

155 
	#IS_QSPI_CKMODE
(
CKMode
(((CKMode=
QSPI_CKMode_Mode0
|| ((CKMode=
QSPI_CKMode_Mode3
))

	)

163 
	#QSPI_CSHTime_1Cye
 ((
ut32_t
)0x00000000)

	)

164 
	#QSPI_CSHTime_2Cye
 ((
ut32_t
)
QUADSPI_DCR_CSHT_0
)

	)

165 
	#QSPI_CSHTime_3Cye
 ((
ut32_t
)
QUADSPI_DCR_CSHT_1
)

	)

166 
	#QSPI_CSHTime_4Cye
 ((
ut32_t
)
QUADSPI_DCR_CSHT_0
 | 
QUADSPI_DCR_CSHT_1
)

	)

167 
	#QSPI_CSHTime_5Cye
 ((
ut32_t
)
QUADSPI_DCR_CSHT_2
)

	)

168 
	#QSPI_CSHTime_6Cye
 ((
ut32_t
)
QUADSPI_DCR_CSHT_2
 | 
QUADSPI_DCR_CSHT_0
)

	)

169 
	#QSPI_CSHTime_7Cye
 ((
ut32_t
)
QUADSPI_DCR_CSHT_2
 | 
QUADSPI_DCR_CSHT_1
)

	)

170 
	#QSPI_CSHTime_8Cye
 ((
ut32_t
)
QUADSPI_DCR_CSHT
)

	)

171 
	#IS_QSPI_CSHTIME
(
CSHTIME
(((CSHTIME=
QSPI_CSHTime_1Cye
) || \

172 ((
CSHTIME
=
QSPI_CSHTime_2Cye
) || \

173 ((
CSHTIME
=
QSPI_CSHTime_3Cye
) || \

174 ((
CSHTIME
=
QSPI_CSHTime_4Cye
) || \

175 ((
CSHTIME
=
QSPI_CSHTime_5Cye
) || \

176 ((
CSHTIME
=
QSPI_CSHTime_6Cye
) || \

177 ((
CSHTIME
=
QSPI_CSHTime_7Cye
) || \

178 ((
CSHTIME
=
QSPI_CSHTime_8Cye
))

	)

186 
	#IS_QSPI_FSIZE
(
FSIZE
(((FSIZE<0x1F))

	)

194 
	#QSPI_FSe_1
 ((
ut32_t
)0x00000000)

	)

195 
	#QSPI_FSe_2
 ((
ut32_t
)
QUADSPI_CR_FSEL
)

	)

196 
	#IS_QSPI_FSEL
(
FLA
(((FLA=
QSPI_FSe_1
|| ((FLA=
QSPI_FSe_2
))

	)

204 
	#QSPI_DFsh_Dib
 ((
ut32_t
)0x00000000)

	)

205 
	#QSPI_DFsh_Eb
 ((
ut32_t
)
QUADSPI_CR_DFM
)

	)

206 
	#IS_QSPI_DFM
(
FLA
(((FLA=
QSPI_DFsh_Eb
|| ((FLA=
QSPI_DFsh_Dib
))

	)

214 
	#QSPI_ComCfig_FMode_Inde_Wre
 ((
ut32_t
)0x00000000)

	)

215 
	#QSPI_ComCfig_FMode_Inde_Rd
 ((
ut32_t
)
QUADSPI_CCR_FMODE_0
)

	)

216 
	#QSPI_ComCfig_FMode_Auto_Plg
 ((
ut32_t
)
QUADSPI_CCR_FMODE_1
)

	)

217 
	#QSPI_ComCfig_FMode_Memy_Md
 ((
ut32_t
)
QUADSPI_CCR_FMODE
)

	)

218 
	#IS_QSPI_FMODE
(
FMODE
(((FMODE=
QSPI_ComCfig_FMode_Inde_Wre
) || \

219 ((
FMODE
=
QSPI_ComCfig_FMode_Inde_Rd
) || \

220 ((
FMODE
=
QSPI_ComCfig_FMode_Auto_Plg
) || \

221 ((
FMODE
=
QSPI_ComCfig_FMode_Memy_Md
))

	)

229 
	#QSPI_ComCfig_DDRMode_Dib
 ((
ut32_t
)0x00000000)

	)

230 
	#QSPI_ComCfig_DDRMode_Eb
 ((
ut32_t
)
QUADSPI_CCR_DDRM
)

	)

231 
	#IS_QSPI_DDRMODE
(
DDRMODE
(((DDRMODE=
QSPI_ComCfig_DDRMode_Dib
) || \

232 ((
DDRMODE
=
QSPI_ComCfig_DDRMode_Eb
))

	)

240 
	#QSPI_ComCfig_DHHC_Dib
 ((
ut32_t
)0x00000000)

	)

241 
	#QSPI_ComCfig_DHHC_Eb
 ((
ut32_t
)
QUADSPI_CCR_DHHC
)

	)

242 
	#IS_QSPI_DHHC
(
DHHC
(((DHHC=
QSPI_ComCfig_DHHC_Dib
) || \

243 ((
DHHC
=
QSPI_ComCfig_DHHC_Eb
))

	)

251 
	#QSPI_ComCfig_SIOOMode_Dib
 ((
ut32_t
)0x00000000)

	)

252 
	#QSPI_ComCfig_SIOOMode_Eb
 ((
ut32_t
)
QUADSPI_CCR_SIOO
)

	)

253 
	#IS_QSPI_SIOOMODE
(
SIOOMODE
(((SIOOMODE=
QSPI_ComCfig_SIOOMode_Dib
) || \

254 ((
SIOOMODE
=
QSPI_ComCfig_SIOOMode_Eb
))

	)

262 
	#QSPI_ComCfig_DMode_NoDa
 ((
ut32_t
)0x00000000)

	)

263 
	#QSPI_ComCfig_DMode_1Le
 ((
ut32_t
)
QUADSPI_CCR_DMODE_0
)

	)

264 
	#QSPI_ComCfig_DMode_2Le
 ((
ut32_t
)
QUADSPI_CCR_DMODE_1
)

	)

265 
	#QSPI_ComCfig_DMode_4Le
 ((
ut32_t
)
QUADSPI_CCR_DMODE
)

	)

266 
	#IS_QSPI_DMODE
(
DMODE
(((DMODE=
QSPI_ComCfig_DMode_NoDa
) || \

267 ((
DMODE
=
QSPI_ComCfig_DMode_1Le
) || \

268 ((
DMODE
=
QSPI_ComCfig_DMode_2Le
) || \

269 ((
DMODE
=
QSPI_ComCfig_DMode_4Le
))

	)

277 
	#QSPI_ComCfig_ABSize_8b
 ((
ut32_t
)0x00000000)

	)

278 
	#QSPI_ComCfig_ABSize_16b
 ((
ut32_t
)
QUADSPI_CCR_ABSIZE_0
)

	)

279 
	#QSPI_ComCfig_ABSize_24b
 ((
ut32_t
)
QUADSPI_CCR_ABSIZE_1
)

	)

280 
	#QSPI_ComCfig_ABSize_32b
 ((
ut32_t
)
QUADSPI_CCR_ABSIZE
)

	)

281 
	#IS_QSPI_ABSIZE
(
ABSIZE
(((ABSIZE=
QSPI_ComCfig_ABSize_8b
) || \

282 ((
ABSIZE
=
QSPI_ComCfig_ABSize_16b
) || \

283 ((
ABSIZE
=
QSPI_ComCfig_ABSize_24b
) || \

284 ((
ABSIZE
=
QSPI_ComCfig_ABSize_32b
))

	)

292 
	#QSPI_ComCfig_ABMode_NoAɔǋBy
 ((
ut32_t
)0x00000000)

	)

293 
	#QSPI_ComCfig_ABMode_1Le
 ((
ut32_t
)
QUADSPI_CCR_ABMODE_0
)

	)

294 
	#QSPI_ComCfig_ABMode_2Le
 ((
ut32_t
)
QUADSPI_CCR_ABMODE_1
)

	)

295 
	#QSPI_ComCfig_ABMode_4Le
 ((
ut32_t
)
QUADSPI_CCR_ABMODE
)

	)

296 
	#IS_QSPI_ABMODE
(
ABMODE
(((ABMODE=
QSPI_ComCfig_ABMode_NoAɔǋBy
) || \

297 ((
ABMODE
=
QSPI_ComCfig_ABMode_1Le
) || \

298 ((
ABMODE
=
QSPI_ComCfig_ABMode_2Le
) || \

299 ((
ABMODE
=
QSPI_ComCfig_ABMode_4Le
))

	)

307 
	#QSPI_ComCfig_ADSize_8b
 ((
ut32_t
)0x00000000)

	)

308 
	#QSPI_ComCfig_ADSize_16b
 ((
ut32_t
)
QUADSPI_CCR_ADSIZE_0
)

	)

309 
	#QSPI_ComCfig_ADSize_24b
 ((
ut32_t
)
QUADSPI_CCR_ADSIZE_1
)

	)

310 
	#QSPI_ComCfig_ADSize_32b
 ((
ut32_t
)
QUADSPI_CCR_ADSIZE
)

	)

311 
	#IS_QSPI_ADSIZE
(
ADSIZE
(((ADSIZE=
QSPI_ComCfig_ADSize_8b
) || \

312 ((
ADSIZE
=
QSPI_ComCfig_ADSize_16b
) || \

313 ((
ADSIZE
=
QSPI_ComCfig_ADSize_24b
) || \

314 ((
ADSIZE
=
QSPI_ComCfig_ADSize_32b
))

	)

322 
	#QSPI_ComCfig_ADMode_NoAddss
 ((
ut32_t
)0x00000000)

	)

323 
	#QSPI_ComCfig_ADMode_1Le
 ((
ut32_t
)
QUADSPI_CCR_ADMODE_0
)

	)

324 
	#QSPI_ComCfig_ADMode_2Le
 ((
ut32_t
)
QUADSPI_CCR_ADMODE_1
)

	)

325 
	#QSPI_ComCfig_ADMode_4Le
 ((
ut32_t
)
QUADSPI_CCR_ADMODE
)

	)

326 
	#IS_QSPI_ADMODE
(
ADMODE
(((ADMODE=
QSPI_ComCfig_ADMode_NoAddss
) || \

327 ((
ADMODE
=
QSPI_ComCfig_ADMode_1Le
) || \

328 ((
ADMODE
=
QSPI_ComCfig_ADMode_2Le
) || \

329 ((
ADMODE
=
QSPI_ComCfig_ADMode_4Le
))

	)

337 
	#QSPI_ComCfig_IMode_NoInrui
 ((
ut32_t
)0x00000000)

	)

338 
	#QSPI_ComCfig_IMode_1Le
 ((
ut32_t
)
QUADSPI_CCR_IMODE_0
)

	)

339 
	#QSPI_ComCfig_IMode_2Le
 ((
ut32_t
)
QUADSPI_CCR_IMODE_1
)

	)

340 
	#QSPI_ComCfig_IMode_4Le
 ((
ut32_t
)
QUADSPI_CCR_IMODE
)

	)

341 
	#IS_QSPI_IMODE
(
IMODE
(((IMODE=
QSPI_ComCfig_IMode_NoInrui
) || \

342 ((
IMODE
=
QSPI_ComCfig_IMode_1Le
) || \

343 ((
IMODE
=
QSPI_ComCfig_IMode_2Le
) || \

344 ((
IMODE
=
QSPI_ComCfig_IMode_4Le
))

	)

352 
	#IS_QSPI_INSTRUCTION
(
INSTRUCTION
((INSTRUCTION<0xFF)

	)

360 
	#QSPI_IT_TO
 (
ut32_t
)(
QUADSPI_CR_TOIE
 | 
QUADSPI_SR_TOF
)

	)

361 
	#QSPI_IT_SM
 (
ut32_t
)(
QUADSPI_CR_SMIE
 | 
QUADSPI_SR_SMF
)

	)

362 
	#QSPI_IT_FT
 (
ut32_t
)(
QUADSPI_CR_FTIE
 | 
QUADSPI_SR_FTF
)

	)

363 
	#QSPI_IT_TC
 (
ut32_t
)(
QUADSPI_CR_TCIE
 | 
QUADSPI_SR_TCF
)

	)

364 
	#QSPI_IT_TE
 (
ut32_t
)(
QUADSPI_CR_TEIE
 | 
QUADSPI_SR_TEF
)

	)

365 
	#IS_QSPI_IT
(
IT
((((IT& 0xFFE0FFE0=0&& ((IT!0))

	)

366 
	#IS_QSPI_CLEAR_IT
(
IT
((((IT& 0xFFE4FFE4=0&& ((IT!0))

	)

374 
	#QSPI_FLAG_TO
 
QUADSPI_SR_TOF


	)

375 
	#QSPI_FLAG_SM
 
QUADSPI_SR_SMF


	)

376 
	#QSPI_FLAG_FT
 
QUADSPI_SR_FTF


	)

377 
	#QSPI_FLAG_TC
 
QUADSPI_SR_TCF


	)

378 
	#QSPI_FLAG_TE
 
QUADSPI_SR_TEF


	)

379 
	#QSPI_FLAG_BUSY
 
QUADSPI_SR_BUSY


	)

380 
	#IS_QSPI_GET_FLAG
(
FLAG
(((FLAG=
QSPI_FLAG_TO
|| ((FLAG=
QSPI_FLAG_SM
) || \

381 ((
FLAG
=
QSPI_FLAG_FT
|| ((FLAG=
QSPI_FLAG_TC
) || \

382 ((
FLAG
=
QSPI_FLAG_TE
|| ((FLAG=
QSPI_FLAG_BUSY
))

	)

383 
	#IS_QSPI_CLEAR_FLAG
(
FLAG
(((FLAG=
QSPI_FLAG_TO
|| ((FLAG=
QSPI_FLAG_SM
) || \

384 ((
FLAG
=
QSPI_FLAG_TC
|| ((FLAG=
QSPI_FLAG_TE
))

	)

393 
	#QSPI_PMM_AND
 ((
ut32_t
)0x00000000)

	)

394 
	#QSPI_PMM_OR
 ((
ut32_t
)
QUADSPI_CR_PMM
)

	)

395 
	#IS_QSPI_PMM
(
PMM
(((PMM=
QSPI_PMM_AND
|| ((PMM=
QSPI_PMM_OR
))

	)

403 
	#IS_QSPI_PIR
(
PIR
((PIR<
QUADSPI_PIR_INTERVAL
)

	)

411 
	#IS_QSPI_TIMEOUT
(
TIMEOUT
((TIMEOUT<
QUADSPI_LPTR_TIMEOUT
)

	)

419 
	#IS_QSPI_DCY
(
DCY
((DCY<0x1F)

	)

427 
	#IS_QSPI_FIFOTHRESHOLD
(
FIFOTHRESHOLD
((FIFOTHRESHOLD<0x0F)

	)

440 
QSPI_DeIn
();

441 
QSPI_In
(
QSPI_InTyDef
* 
QSPI_InSu
);

442 
QSPI_SuIn
(
QSPI_InTyDef
* 
QSPI_InSu
);

443 
QSPI_ComCfig_In
(
QSPI_ComCfig_InTyDef
* 
QSPI_ComCfig_InSu
);

444 
QSPI_ComCfig_SuIn
(
QSPI_ComCfig_InTyDef
* 
QSPI_ComCfig_InSu
);

445 
QSPI_Cmd
(
FuniڮS
 
NewS
);

446 
QSPI_AutoPlgMode_Cfig
(
ut32_t
 
QSPI_Mch
, ut32_
QSPI_Mask
 , ut32_
QSPI_Mch_Mode
);

447 
QSPI_AutoPlgMode_SIv
(
ut32_t
 
QSPI_Iv
);

448 
QSPI_MemyMdMode_STimeout
(
ut32_t
 
QSPI_Timeout
);

449 
QSPI_SAddss
(
ut32_t
 
QSPI_Addss
);

450 
QSPI_SAɔǋBy
(
ut32_t
 
QSPI_AɔǋBy
);

451 
QSPI_SFIFOThshd
(
ut32_t
 
QSPI_FIFOThshd
);

452 
QSPI_SDaLgth
(
ut32_t
 
QSPI_DaLgth
);

453 
QSPI_TimeoutCouCmd
(
FuniڮS
 
NewS
);

454 
QSPI_AutoPlgModeStCmd
(
FuniڮS
 
NewS
);

455 
QSPI_AbtReque
();

456 
QSPI_DuFshMode_Cmd
(
FuniڮS
 
NewS
);

459 
QSPI_SdDa8
(
ut8_t
 
Da
);

460 
QSPI_SdDa16
(
ut16_t
 
Da
);

461 
QSPI_SdDa32
(
ut32_t
 
Da
);

462 
ut8_t
 
QSPI_ReiveDa8
();

463 
ut16_t
 
QSPI_ReiveDa16
();

464 
ut32_t
 
QSPI_ReiveDa32
();

467 
QSPI_DMACmd
(
FuniڮS
 
NewS
);

470 
QSPI_ITCfig
(
ut32_t
 
QSPI_IT
, 
FuniڮS
 
NewS
);

471 
ut32_t
 
QSPI_GFIFOLev
();

472 
FgStus
 
QSPI_GFgStus
(
ut32_t
 
QSPI_FLAG
);

473 
QSPI_CˬFg
(
ut32_t
 
QSPI_FLAG
);

474 
ITStus
 
QSPI_GITStus
(
ut32_t
 
QSPI_IT
);

475 
QSPI_CˬITPdgB
(
ut32_t
 
QSPI_IT
);

476 
ut32_t
 
QSPI_GFMode
();

487 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_rcc.h

29 #ide
__STM32F4xx_RCC_H


30 
	#__STM32F4xx_RCC_H


	)

32 #ifde
__lulus


37 
	~"m32f4xx.h
"

50 
ut32_t
 
SYSCLK_Fqucy
;

51 
ut32_t
 
HCLK_Fqucy
;

52 
ut32_t
 
PCLK1_Fqucy
;

53 
ut32_t
 
PCLK2_Fqucy
;

54 }
	tRCC_ClocksTyDef
;

65 
	#RCC_HSE_OFF
 ((
ut8_t
)0x00)

	)

66 
	#RCC_HSE_ON
 ((
ut8_t
)0x01)

	)

67 
	#RCC_HSE_Byss
 ((
ut8_t
)0x05)

	)

68 
	#IS_RCC_HSE
(
HSE
(((HSE=
RCC_HSE_OFF
|| ((HSE=
RCC_HSE_ON
) || \

69 ((
HSE
=
RCC_HSE_Byss
))

	)

77 
	#RCC_LSE_LOWPOWER_MODE
 ((
ut8_t
)0x00)

	)

78 
	#RCC_LSE_HIGHDRIVE_MODE
 ((
ut8_t
)0x01)

	)

79 
	#IS_RCC_LSE_MODE
(
MODE
(((MODE=
RCC_LSE_LOWPOWER_MODE
) || \

80 ((
MODE
=
RCC_LSE_HIGHDRIVE_MODE
))

	)

88 
	#RCC_PLLSAIDivR_Div2
 ((
ut32_t
)0x00000000)

	)

89 
	#RCC_PLLSAIDivR_Div4
 ((
ut32_t
)0x00010000)

	)

90 
	#RCC_PLLSAIDivR_Div8
 ((
ut32_t
)0x00020000)

	)

91 
	#RCC_PLLSAIDivR_Div16
 ((
ut32_t
)0x00030000)

	)

92 
	#IS_RCC_PLLSAI_DIVR_VALUE
(
VALUE
(((VALUE=
RCC_PLLSAIDivR_Div2
) ||\

93 ((
VALUE
=
RCC_PLLSAIDivR_Div4
) ||\

94 ((
VALUE
=
RCC_PLLSAIDivR_Div8
) ||\

95 ((
VALUE
=
RCC_PLLSAIDivR_Div16
))

	)

103 
	#RCC_PLLSour_HSI
 ((
ut32_t
)0x00000000)

	)

104 
	#RCC_PLLSour_HSE
 ((
ut32_t
)0x00400000)

	)

105 
	#IS_RCC_PLL_SOURCE
(
SOURCE
(((SOURCE=
RCC_PLLSour_HSI
) || \

106 ((
SOURCE
=
RCC_PLLSour_HSE
))

	)

107 
	#IS_RCC_PLLM_VALUE
(
VALUE
((VALUE<63)

	)

108 
	#IS_RCC_PLLN_VALUE
(
VALUE
((50 <(VALUE)&& ((VALUE<432))

	)

109 
	#IS_RCC_PLLP_VALUE
(
VALUE
(((VALUE=2|| ((VALUE=4|| ((VALUE=6|| ((VALUE=8))

	)

110 
	#IS_RCC_PLLQ_VALUE
(
VALUE
((4 <(VALUE)&& ((VALUE<15))

	)

111 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

112 
	#IS_RCC_PLLR_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<7))

	)

115 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
((50 <(VALUE)&& ((VALUE<432))

	)

116 
	#IS_RCC_PLLI2SR_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<7))

	)

117 
	#IS_RCC_PLLI2SM_VALUE
(
VALUE
((VALUE<63)

	)

118 
	#IS_RCC_PLLI2SQ_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<15))

	)

119 #i
defed
(
STM32F446xx
)

120 
	#IS_RCC_PLLI2SP_VALUE
(
VALUE
(((VALUE=2|| ((VALUE=4|| ((VALUE=6|| ((VALUE=8))

	)

121 
	#IS_RCC_PLLSAIM_VALUE
(
VALUE
((VALUE<63)

	)

122 #i 
defed
(
STM32F412xG
)

123 
	#IS_RCC_PLLI2SP_VALUE
(
VALUE
(((VALUE=2|| ((VALUE=4|| ((VALUE=6|| ((VALUE=8))

	)

126 
	#IS_RCC_PLLSAIN_VALUE
(
VALUE
((50 <(VALUE)&& ((VALUE<432))

	)

127 #i
defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

128 
	#IS_RCC_PLLSAIP_VALUE
(
VALUE
(((VALUE=2|| ((VALUE=4|| ((VALUE=6|| ((VALUE=8))

	)

130 
	#IS_RCC_PLLSAIQ_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<15))

	)

131 
	#IS_RCC_PLLSAIR_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<7))

	)

133 
	#IS_RCC_PLLSAI_DIVQ_VALUE
(
VALUE
((1 <(VALUE)&& ((VALUE<32))

	)

134 
	#IS_RCC_PLLI2S_DIVQ_VALUE
(
VALUE
((1 <(VALUE)&& ((VALUE<32))

	)

143 #i 
defed
(
STM32F412xG
|| defed(
STM32F446xx
)

144 
	#RCC_SYSCLKSour_HSI
 ((
ut32_t
)0x00000000)

	)

145 
	#RCC_SYSCLKSour_HSE
 ((
ut32_t
)0x00000001)

	)

146 
	#RCC_SYSCLKSour_PLLPCLK
 ((
ut32_t
)0x00000002)

	)

147 
	#RCC_SYSCLKSour_PLLRCLK
 ((
ut32_t
)0x00000003)

	)

148 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SYSCLKSour_HSI
) || \

149 ((
SOURCE
=
RCC_SYSCLKSour_HSE
) || \

150 ((
SOURCE
=
RCC_SYSCLKSour_PLLPCLK
) || \

151 ((
SOURCE
=
RCC_SYSCLKSour_PLLRCLK
))

	)

153 
	#RCC_SYSCLKSour_PLLCLK
 
RCC_SYSCLKSour_PLLPCLK


	)

156 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
|| defed(
STM32F469_479xx
)

157 
	#RCC_SYSCLKSour_HSI
 ((
ut32_t
)0x00000000)

	)

158 
	#RCC_SYSCLKSour_HSE
 ((
ut32_t
)0x00000001)

	)

159 
	#RCC_SYSCLKSour_PLLCLK
 ((
ut32_t
)0x00000002)

	)

160 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SYSCLKSour_HSI
) || \

161 ((
SOURCE
=
RCC_SYSCLKSour_HSE
) || \

162 ((
SOURCE
=
RCC_SYSCLKSour_PLLCLK
))

	)

171 
	#RCC_SYSCLK_Div1
 ((
ut32_t
)0x00000000)

	)

172 
	#RCC_SYSCLK_Div2
 ((
ut32_t
)0x00000080)

	)

173 
	#RCC_SYSCLK_Div4
 ((
ut32_t
)0x00000090)

	)

174 
	#RCC_SYSCLK_Div8
 ((
ut32_t
)0x000000A0)

	)

175 
	#RCC_SYSCLK_Div16
 ((
ut32_t
)0x000000B0)

	)

176 
	#RCC_SYSCLK_Div64
 ((
ut32_t
)0x000000C0)

	)

177 
	#RCC_SYSCLK_Div128
 ((
ut32_t
)0x000000D0)

	)

178 
	#RCC_SYSCLK_Div256
 ((
ut32_t
)0x000000E0)

	)

179 
	#RCC_SYSCLK_Div512
 ((
ut32_t
)0x000000F0)

	)

180 
	#IS_RCC_HCLK
(
HCLK
(((HCLK=
RCC_SYSCLK_Div1
|| ((HCLK=
RCC_SYSCLK_Div2
) || \

181 ((
HCLK
=
RCC_SYSCLK_Div4
|| ((HCLK=
RCC_SYSCLK_Div8
) || \

182 ((
HCLK
=
RCC_SYSCLK_Div16
|| ((HCLK=
RCC_SYSCLK_Div64
) || \

183 ((
HCLK
=
RCC_SYSCLK_Div128
|| ((HCLK=
RCC_SYSCLK_Div256
) || \

184 ((
HCLK
=
RCC_SYSCLK_Div512
))

	)

192 
	#RCC_HCLK_Div1
 ((
ut32_t
)0x00000000)

	)

193 
	#RCC_HCLK_Div2
 ((
ut32_t
)0x00001000)

	)

194 
	#RCC_HCLK_Div4
 ((
ut32_t
)0x00001400)

	)

195 
	#RCC_HCLK_Div8
 ((
ut32_t
)0x00001800)

	)

196 
	#RCC_HCLK_Div16
 ((
ut32_t
)0x00001C00)

	)

197 
	#IS_RCC_PCLK
(
PCLK
(((PCLK=
RCC_HCLK_Div1
|| ((PCLK=
RCC_HCLK_Div2
) || \

198 ((
PCLK
=
RCC_HCLK_Div4
|| ((PCLK=
RCC_HCLK_Div8
) || \

199 ((
PCLK
=
RCC_HCLK_Div16
))

	)

207 
	#RCC_IT_LSIRDY
 ((
ut8_t
)0x01)

	)

208 
	#RCC_IT_LSERDY
 ((
ut8_t
)0x02)

	)

209 
	#RCC_IT_HSIRDY
 ((
ut8_t
)0x04)

	)

210 
	#RCC_IT_HSERDY
 ((
ut8_t
)0x08)

	)

211 
	#RCC_IT_PLLRDY
 ((
ut8_t
)0x10)

	)

212 
	#RCC_IT_PLLI2SRDY
 ((
ut8_t
)0x20)

	)

213 
	#RCC_IT_PLLSAIRDY
 ((
ut8_t
)0x40)

	)

214 
	#RCC_IT_CSS
 ((
ut8_t
)0x80)

	)

216 
	#IS_RCC_IT
(
IT
((((IT& (
ut8_t
)0x80=0x00&& ((IT!0x00))

	)

217 
	#IS_RCC_GET_IT
(
IT
(((IT=
RCC_IT_LSIRDY
|| ((IT=
RCC_IT_LSERDY
) || \

218 ((
IT
=
RCC_IT_HSIRDY
|| ((IT=
RCC_IT_HSERDY
) || \

219 ((
IT
=
RCC_IT_PLLRDY
|| ((IT=
RCC_IT_CSS
) || \

220 ((
IT
=
RCC_IT_PLLSAIRDY
|| ((IT=
RCC_IT_PLLI2SRDY
))

	)

221 
	#IS_RCC_CLEAR_IT
(
IT
)((IT!0x00)

	)

230 
	#RCC_LSE_OFF
 ((
ut8_t
)0x00)

	)

231 
	#RCC_LSE_ON
 ((
ut8_t
)0x01)

	)

232 
	#RCC_LSE_Byss
 ((
ut8_t
)0x04)

	)

233 
	#IS_RCC_LSE
(
LSE
(((LSE=
RCC_LSE_OFF
|| ((LSE=
RCC_LSE_ON
) || \

234 ((
LSE
=
RCC_LSE_Byss
))

	)

242 
	#RCC_RTCCLKSour_LSE
 ((
ut32_t
)0x00000100)

	)

243 
	#RCC_RTCCLKSour_LSI
 ((
ut32_t
)0x00000200)

	)

244 
	#RCC_RTCCLKSour_HSE_Div2
 ((
ut32_t
)0x00020300)

	)

245 
	#RCC_RTCCLKSour_HSE_Div3
 ((
ut32_t
)0x00030300)

	)

246 
	#RCC_RTCCLKSour_HSE_Div4
 ((
ut32_t
)0x00040300)

	)

247 
	#RCC_RTCCLKSour_HSE_Div5
 ((
ut32_t
)0x00050300)

	)

248 
	#RCC_RTCCLKSour_HSE_Div6
 ((
ut32_t
)0x00060300)

	)

249 
	#RCC_RTCCLKSour_HSE_Div7
 ((
ut32_t
)0x00070300)

	)

250 
	#RCC_RTCCLKSour_HSE_Div8
 ((
ut32_t
)0x00080300)

	)

251 
	#RCC_RTCCLKSour_HSE_Div9
 ((
ut32_t
)0x00090300)

	)

252 
	#RCC_RTCCLKSour_HSE_Div10
 ((
ut32_t
)0x000A0300)

	)

253 
	#RCC_RTCCLKSour_HSE_Div11
 ((
ut32_t
)0x000B0300)

	)

254 
	#RCC_RTCCLKSour_HSE_Div12
 ((
ut32_t
)0x000C0300)

	)

255 
	#RCC_RTCCLKSour_HSE_Div13
 ((
ut32_t
)0x000D0300)

	)

256 
	#RCC_RTCCLKSour_HSE_Div14
 ((
ut32_t
)0x000E0300)

	)

257 
	#RCC_RTCCLKSour_HSE_Div15
 ((
ut32_t
)0x000F0300)

	)

258 
	#RCC_RTCCLKSour_HSE_Div16
 ((
ut32_t
)0x00100300)

	)

259 
	#RCC_RTCCLKSour_HSE_Div17
 ((
ut32_t
)0x00110300)

	)

260 
	#RCC_RTCCLKSour_HSE_Div18
 ((
ut32_t
)0x00120300)

	)

261 
	#RCC_RTCCLKSour_HSE_Div19
 ((
ut32_t
)0x00130300)

	)

262 
	#RCC_RTCCLKSour_HSE_Div20
 ((
ut32_t
)0x00140300)

	)

263 
	#RCC_RTCCLKSour_HSE_Div21
 ((
ut32_t
)0x00150300)

	)

264 
	#RCC_RTCCLKSour_HSE_Div22
 ((
ut32_t
)0x00160300)

	)

265 
	#RCC_RTCCLKSour_HSE_Div23
 ((
ut32_t
)0x00170300)

	)

266 
	#RCC_RTCCLKSour_HSE_Div24
 ((
ut32_t
)0x00180300)

	)

267 
	#RCC_RTCCLKSour_HSE_Div25
 ((
ut32_t
)0x00190300)

	)

268 
	#RCC_RTCCLKSour_HSE_Div26
 ((
ut32_t
)0x001A0300)

	)

269 
	#RCC_RTCCLKSour_HSE_Div27
 ((
ut32_t
)0x001B0300)

	)

270 
	#RCC_RTCCLKSour_HSE_Div28
 ((
ut32_t
)0x001C0300)

	)

271 
	#RCC_RTCCLKSour_HSE_Div29
 ((
ut32_t
)0x001D0300)

	)

272 
	#RCC_RTCCLKSour_HSE_Div30
 ((
ut32_t
)0x001E0300)

	)

273 
	#RCC_RTCCLKSour_HSE_Div31
 ((
ut32_t
)0x001F0300)

	)

274 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_RTCCLKSour_LSE
) || \

275 ((
SOURCE
=
RCC_RTCCLKSour_LSI
) || \

276 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div2
) || \

277 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div3
) || \

278 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div4
) || \

279 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div5
) || \

280 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div6
) || \

281 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div7
) || \

282 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div8
) || \

283 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div9
) || \

284 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div10
) || \

285 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div11
) || \

286 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div12
) || \

287 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div13
) || \

288 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div14
) || \

289 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div15
) || \

290 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div16
) || \

291 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div17
) || \

292 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div18
) || \

293 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div19
) || \

294 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div20
) || \

295 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div21
) || \

296 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div22
) || \

297 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div23
) || \

298 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div24
) || \

299 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div25
) || \

300 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div26
) || \

301 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div27
) || \

302 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div28
) || \

303 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div29
) || \

304 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div30
) || \

305 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div31
))

	)

310 #i
defed
(
STM32F410xx
)

314 
	#RCC_LPTIM1CLKSOURCE_PCLK
 ((
ut32_t
)0x00000000)

	)

315 
	#RCC_LPTIM1CLKSOURCE_HSI
 ((
ut32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
)

	)

316 
	#RCC_LPTIM1CLKSOURCE_LSI
 ((
ut32_t
)
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

317 
	#RCC_LPTIM1CLKSOURCE_LSE
 ((
ut32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
 | 
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

319 
	#IS_RCC_LPTIM1_CLOCKSOURCE
(
SOURCE
(((SOURCE=
RCC_LPTIM1CLKSOURCE_PCLK
|| ((SOURCE=
RCC_LPTIM1CLKSOURCE_HSI
) || \

320 ((
SOURCE
=
RCC_LPTIM1CLKSOURCE_LSI
|| ((SOURCE=
RCC_LPTIM1CLKSOURCE_LSE
))

	)

322 
	#IS_RCC_LPTIM1_SOURCE
 
IS_RCC_LPTIM1_CLOCKSOURCE


	)

330 
	#RCC_I2SAPBCLKSOURCE_PLLR
 ((
ut32_t
)0x00000000)

	)

331 
	#RCC_I2SAPBCLKSOURCE_EXT
 ((
ut32_t
)
RCC_DCKCFGR_I2SSRC_0
)

	)

332 
	#RCC_I2SAPBCLKSOURCE_PLLSRC
 ((
ut32_t
)
RCC_DCKCFGR_I2SSRC_1
)

	)

333 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2SAPBCLKSOURCE_PLLR
|| ((SOURCE=
RCC_I2SAPBCLKSOURCE_EXT
) || \

334 ((
SOURCE
=
RCC_I2SAPBCLKSOURCE_PLLSRC
))

	)

341 #i
defed
(
STM32F412xG
|| defed(
STM32F446xx
)

345 
	#RCC_I2SCLKSour_PLLI2S
 ((
ut32_t
)0x00)

	)

346 
	#RCC_I2SCLKSour_Ext
 ((
ut32_t
)
RCC_DCKCFGR_I2S1SRC_0
)

	)

347 
	#RCC_I2SCLKSour_PLL
 ((
ut32_t
)
RCC_DCKCFGR_I2S1SRC_1
)

	)

348 
	#RCC_I2SCLKSour_HSI_HSE
 ((
ut32_t
)
RCC_DCKCFGR_I2S1SRC_0
 | 
RCC_DCKCFGR_I2S1SRC_1
)

	)

350 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2SCLKSour_PLLI2S
|| ((SOURCE=
RCC_I2SCLKSour_Ext
) || \

351 ((
SOURCE
=
RCC_I2SCLKSour_PLL
|| ((SOURCE=
RCC_I2SCLKSour_HSI_HSE
))

	)

359 
	#RCC_I2SBus_APB1
 ((
ut8_t
)0x00)

	)

360 
	#RCC_I2SBus_APB2
 ((
ut8_t
)0x01)

	)

361 
	#IS_RCC_I2S_APBx
(
BUS
(((BUS=
RCC_I2SBus_APB1
|| ((BUS=
RCC_I2SBus_APB2
))

	)

365 #i
defed
(
STM32F446xx
)

369 
	#RCC_SAICLKSour_PLLSAI
 ((
ut32_t
)0x00)

	)

370 
	#RCC_SAICLKSour_PLLI2S
 ((
ut32_t
)
RCC_DCKCFGR_SAI1SRC_0
)

	)

371 
	#RCC_SAICLKSour_PLL
 ((
ut32_t
)
RCC_DCKCFGR_SAI1SRC_1
)

	)

372 
	#RCC_SAICLKSour_HSI_HSE
 ((
ut32_t
)
RCC_DCKCFGR_SAI1SRC_0
 | 
RCC_DCKCFGR_SAI1SRC_1
)

	)

374 
	#IS_RCC_SAICLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SAICLKSour_PLLSAI
|| ((SOURCE=
RCC_SAICLKSour_PLLI2S
) || \

375 ((
SOURCE
=
RCC_SAICLKSour_PLL
|| ((SOURCE=
RCC_SAICLKSour_HSI_HSE
))

	)

383 
	#RCC_SAIIn_SAI1
 ((
ut8_t
)0x00)

	)

384 
	#RCC_SAIIn_SAI2
 ((
ut8_t
)0x01)

	)

385 
	#IS_RCC_SAI_INSTANCE
(
BUS
(((BUS=
RCC_SAIIn_SAI1
|| ((BUS=
RCC_SAIIn_SAI2
))

	)

392 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
|| defed(
STM32F469_479xx
)

396 
	#RCC_I2S2CLKSour_PLLI2S
 ((
ut8_t
)0x00)

	)

397 
	#RCC_I2S2CLKSour_Ext
 ((
ut8_t
)0x01)

	)

399 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2S2CLKSour_PLLI2S
|| ((SOURCE=
RCC_I2S2CLKSour_Ext
))

	)

407 
	#RCC_SAIACLKSour_PLLSAI
 ((
ut32_t
)0x00000000)

	)

408 
	#RCC_SAIACLKSour_PLLI2S
 ((
ut32_t
)0x00100000)

	)

409 
	#RCC_SAIACLKSour_Ext
 ((
ut32_t
)0x00200000)

	)

411 
	#IS_RCC_SAIACLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SAIACLKSour_PLLI2S
) ||\

412 ((
SOURCE
=
RCC_SAIACLKSour_PLLSAI
) ||\

413 ((
SOURCE
=
RCC_SAIACLKSour_Ext
))

	)

421 
	#RCC_SAIBCLKSour_PLLSAI
 ((
ut32_t
)0x00000000)

	)

422 
	#RCC_SAIBCLKSour_PLLI2S
 ((
ut32_t
)0x00400000)

	)

423 
	#RCC_SAIBCLKSour_Ext
 ((
ut32_t
)0x00800000)

	)

425 
	#IS_RCC_SAIBCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SAIBCLKSour_PLLI2S
) ||\

426 ((
SOURCE
=
RCC_SAIBCLKSour_PLLSAI
) ||\

427 ((
SOURCE
=
RCC_SAIBCLKSour_Ext
))

	)

436 
	#RCC_TIMPscDeived
 ((
ut8_t
)0x00)

	)

437 
	#RCC_TIMPscAived
 ((
ut8_t
)0x01)

	)

439 
	#IS_RCC_TIMCLK_PRESCALER
(
VALUE
(((VALUE=
RCC_TIMPscDeived
|| ((VALUE=
RCC_TIMPscAived
))

	)

444 #i
defed
(
STM32F469_479xx
)

448 
	#RCC_DSICLKSour_PHY
 ((
ut8_t
)0x00)

	)

449 
	#RCC_DSICLKSour_PLLR
 ((
ut8_t
)0x01)

	)

450 
	#IS_RCC_DSI_CLOCKSOURCE
(
CLKSOURCE
(((CLKSOURCE=
RCC_DSICLKSour_PHY
) || \

451 ((
CLKSOURCE
=
RCC_DSICLKSour_PLLR
))

	)

457 #i 
defed
(
STM32F412xG
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

461 
	#RCC_SDIOCLKSour_48MHZ
 ((
ut8_t
)0x00)

	)

462 
	#RCC_SDIOCLKSour_SYSCLK
 ((
ut8_t
)0x01)

	)

463 
	#IS_RCC_SDIO_CLOCKSOURCE
(
CLKSOURCE
(((CLKSOURCE=
RCC_SDIOCLKSour_48MHZ
) || \

464 ((
CLKSOURCE
=
RCC_SDIOCLKSour_SYSCLK
))

	)

473 #i 
defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

474 
	#RCC_48MHZCLKSour_PLL
 ((
ut8_t
)0x00)

	)

475 
	#RCC_48MHZCLKSour_PLLSAI
 ((
ut8_t
)0x01)

	)

476 
	#IS_RCC_48MHZ_CLOCKSOURCE
(
CLKSOURCE
(((CLKSOURCE=
RCC_48MHZCLKSour_PLL
) || \

477 ((
CLKSOURCE
=
RCC_48MHZCLKSour_PLLSAI
))

	)

479 #i
defed
(
STM32F412xG
)

480 
	#RCC_CK48CLKSOURCE_PLLQ
 ((
ut8_t
)0x00)

	)

481 
	#RCC_CK48CLKSOURCE_PLLI2SQ
 ((
ut8_t
)0x01

	)

482 
	#IS_RCC_48MHZ_CLOCKSOURCE
(
CLKSOURCE
(((CLKSOURCE=
RCC_CK48CLKSOURCE_PLLQ
) || \

483 ((
CLKSOURCE
=
RCC_CK48CLKSOURCE_PLLI2SQ
))

	)

490 #i
defed
(
STM32F446xx
)

494 
	#RCC_SPDIFRXCLKSour_PLLR
 ((
ut8_t
)0x00)

	)

495 
	#RCC_SPDIFRXCLKSour_PLLI2SP
 ((
ut8_t
)0x01)

	)

496 
	#IS_RCC_SPDIFRX_CLOCKSOURCE
(
CLKSOURCE
(((CLKSOURCE=
RCC_SPDIFRXCLKSour_PLLR
) || \

497 ((
CLKSOURCE
=
RCC_SPDIFRXCLKSour_PLLI2SP
))

	)

505 
	#RCC_CECCLKSour_HSIDiv488
 ((
ut8_t
)0x00)

	)

506 
	#RCC_CECCLKSour_LSE
 ((
ut8_t
)0x01)

	)

507 
	#IS_RCC_CEC_CLOCKSOURCE
(
CLKSOURCE
(((CLKSOURCE=
RCC_CECCLKSour_HSIDiv488
) || \

508 ((
CLKSOURCE
=
RCC_CECCLKSour_LSE
))

	)

516 
	#RCC_AHB1ClockGg_APB1Bridge
 ((
ut32_t
)0x00000001)

	)

517 
	#RCC_AHB1ClockGg_APB2Bridge
 ((
ut32_t
)0x00000002)

	)

518 
	#RCC_AHB1ClockGg_CM4DBG
 ((
ut32_t
)0x00000004)

	)

519 
	#RCC_AHB1ClockGg_SPARE
 ((
ut32_t
)0x00000008)

	)

520 
	#RCC_AHB1ClockGg_SRAM
 ((
ut32_t
)0x00000010)

	)

521 
	#RCC_AHB1ClockGg_FLITF
 ((
ut32_t
)0x00000020)

	)

522 
	#RCC_AHB1ClockGg_RCC
 ((
ut32_t
)0x00000040)

	)

524 
	#IS_RCC_AHB1_CLOCKGATING
(
PERIPH
((((PERIPH& 0xFFFFFF80=0x00&& ((PERIPH!0x00))

	)

531 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F446xx
)

535 
	#RCC_FMPI2C1CLKSour_APB1
 ((
ut32_t
)0x00)

	)

536 
	#RCC_FMPI2C1CLKSour_SYSCLK
 ((
ut32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_0
)

	)

537 
	#RCC_FMPI2C1CLKSour_HSI
 ((
ut32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_1
)

	)

539 
	#IS_RCC_FMPI2C1_CLOCKSOURCE
(
SOURCE
(((SOURCE=
RCC_FMPI2C1CLKSour_APB1
|| ((SOURCE=
RCC_FMPI2C1CLKSour_SYSCLK
) || \

540 ((
SOURCE
=
RCC_FMPI2C1CLKSour_HSI
))

	)

546 #i
defed
(
STM32F412xG
)

550 
	#RCC_DFSDM1CLKSour_APB
 ((
ut8_t
)0x00)

	)

551 
	#RCC_DFSDM1CLKSour_SYS
 ((
ut8_t
)0x01)

	)

552 
	#IS_RCC_DFSDM1CLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_DFSDM1CLKSour_APB
|| ((SOURCE=
RCC_DFSDM1CLKSour_SYS
))

	)

560 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1
 ((
ut32_t
)0x00000000)

	)

561 
	#RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2
 ((
ut32_t
)
RCC_DCKCFGR_CKDFSDM1ASEL
)

	)

562 
	#IS_RCC_DFSDMACLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1
|| ((SOURCE=
RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2
))

	)

571 
	#RCC_AHB1Ph_GPIOA
 ((
ut32_t
)0x00000001)

	)

572 
	#RCC_AHB1Ph_GPIOB
 ((
ut32_t
)0x00000002)

	)

573 
	#RCC_AHB1Ph_GPIOC
 ((
ut32_t
)0x00000004)

	)

574 
	#RCC_AHB1Ph_GPIOD
 ((
ut32_t
)0x00000008)

	)

575 
	#RCC_AHB1Ph_GPIOE
 ((
ut32_t
)0x00000010)

	)

576 
	#RCC_AHB1Ph_GPIOF
 ((
ut32_t
)0x00000020)

	)

577 
	#RCC_AHB1Ph_GPIOG
 ((
ut32_t
)0x00000040)

	)

578 
	#RCC_AHB1Ph_GPIOH
 ((
ut32_t
)0x00000080)

	)

579 
	#RCC_AHB1Ph_GPIOI
 ((
ut32_t
)0x00000100)

	)

580 
	#RCC_AHB1Ph_GPIOJ
 ((
ut32_t
)0x00000200)

	)

581 
	#RCC_AHB1Ph_GPIOK
 ((
ut32_t
)0x00000400)

	)

582 
	#RCC_AHB1Ph_CRC
 ((
ut32_t
)0x00001000)

	)

583 
	#RCC_AHB1Ph_FLITF
 ((
ut32_t
)0x00008000)

	)

584 
	#RCC_AHB1Ph_SRAM1
 ((
ut32_t
)0x00010000)

	)

585 
	#RCC_AHB1Ph_SRAM2
 ((
ut32_t
)0x00020000)

	)

586 
	#RCC_AHB1Ph_BKPSRAM
 ((
ut32_t
)0x00040000)

	)

587 
	#RCC_AHB1Ph_SRAM3
 ((
ut32_t
)0x00080000)

	)

588 
	#RCC_AHB1Ph_CCMDATARAMEN
 ((
ut32_t
)0x00100000)

	)

589 
	#RCC_AHB1Ph_DMA1
 ((
ut32_t
)0x00200000)

	)

590 
	#RCC_AHB1Ph_DMA2
 ((
ut32_t
)0x00400000)

	)

591 
	#RCC_AHB1Ph_DMA2D
 ((
ut32_t
)0x00800000)

	)

592 
	#RCC_AHB1Ph_ETH_MAC
 ((
ut32_t
)0x02000000)

	)

593 
	#RCC_AHB1Ph_ETH_MAC_Tx
 ((
ut32_t
)0x04000000)

	)

594 
	#RCC_AHB1Ph_ETH_MAC_Rx
 ((
ut32_t
)0x08000000)

	)

595 
	#RCC_AHB1Ph_ETH_MAC_PTP
 ((
ut32_t
)0x10000000)

	)

596 
	#RCC_AHB1Ph_OTG_HS
 ((
ut32_t
)0x20000000)

	)

597 
	#RCC_AHB1Ph_OTG_HS_ULPI
 ((
ut32_t
)0x40000000)

	)

598 #i
defed
(
STM32F410xx
)

599 
	#RCC_AHB1Ph_RNG
 ((
ut32_t
)0x80000000)

	)

601 
	#IS_RCC_AHB1_CLOCK_PERIPH
(
PERIPH
((((PERIPH& 0x010BE800=0x00&& ((PERIPH!0x00))

	)

602 
	#IS_RCC_AHB1_RESET_PERIPH
(
PERIPH
((((PERIPH& 0x51FE800=0x00&& ((PERIPH!0x00))

	)

603 
	#IS_RCC_AHB1_LPMODE_PERIPH
(
PERIPH
((((PERIPH& 0x01106800=0x00&& ((PERIPH!0x00))

	)

612 
	#RCC_AHB2Ph_DCMI
 ((
ut32_t
)0x00000001)

	)

613 
	#RCC_AHB2Ph_CRYP
 ((
ut32_t
)0x00000010)

	)

614 
	#RCC_AHB2Ph_HASH
 ((
ut32_t
)0x00000020)

	)

615 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

616 
	#RCC_AHB2Ph_RNG
 ((
ut32_t
)0x00000040)

	)

618 
	#RCC_AHB2Ph_OTG_FS
 ((
ut32_t
)0x00000080)

	)

619 
	#IS_RCC_AHB2_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFF0E=0x00&& ((PERIPH!0x00))

	)

627 #i
defed
(
STM32F40_41xxx
)

628 
	#RCC_AHB3Ph_FSMC
 ((
ut32_t
)0x00000001)

	)

629 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFFE=0x00&& ((PERIPH!0x00))

	)

632 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
)

633 
	#RCC_AHB3Ph_FMC
 ((
ut32_t
)0x00000001)

	)

634 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFFE=0x00&& ((PERIPH!0x00))

	)

637 #i
defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

638 
	#RCC_AHB3Ph_FMC
 ((
ut32_t
)0x00000001)

	)

639 
	#RCC_AHB3Ph_QSPI
 ((
ut32_t
)0x00000002)

	)

640 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFFC=0x00&& ((PERIPH!0x00))

	)

643 #i
defed
(
STM32F412xG
)

644 
	#RCC_AHB3Ph_FSMC
 ((
ut32_t
)0x00000001)

	)

645 
	#RCC_AHB3Ph_QSPI
 ((
ut32_t
)0x00000002)

	)

646 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFFC=0x00&& ((PERIPH!0x00))

	)

656 
	#RCC_APB1Ph_TIM2
 ((
ut32_t
)0x00000001)

	)

657 
	#RCC_APB1Ph_TIM3
 ((
ut32_t
)0x00000002)

	)

658 
	#RCC_APB1Ph_TIM4
 ((
ut32_t
)0x00000004)

	)

659 
	#RCC_APB1Ph_TIM5
 ((
ut32_t
)0x00000008)

	)

660 
	#RCC_APB1Ph_TIM6
 ((
ut32_t
)0x00000010)

	)

661 
	#RCC_APB1Ph_TIM7
 ((
ut32_t
)0x00000020)

	)

662 
	#RCC_APB1Ph_TIM12
 ((
ut32_t
)0x00000040)

	)

663 
	#RCC_APB1Ph_TIM13
 ((
ut32_t
)0x00000080)

	)

664 
	#RCC_APB1Ph_TIM14
 ((
ut32_t
)0x00000100)

	)

665 #i
defed
(
STM32F410xx
)

666 
	#RCC_APB1Ph_LPTIM1
 ((
ut32_t
)0x00000200)

	)

668 
	#RCC_APB1Ph_WWDG
 ((
ut32_t
)0x00000800)

	)

669 
	#RCC_APB1Ph_SPI2
 ((
ut32_t
)0x00004000)

	)

670 
	#RCC_APB1Ph_SPI3
 ((
ut32_t
)0x00008000)

	)

671 #i
defed
(
STM32F446xx
)

672 
	#RCC_APB1Ph_SPDIFRX
 ((
ut32_t
)0x00010000)

	)

674 
	#RCC_APB1Ph_USART2
 ((
ut32_t
)0x00020000)

	)

675 
	#RCC_APB1Ph_USART3
 ((
ut32_t
)0x00040000)

	)

676 
	#RCC_APB1Ph_UART4
 ((
ut32_t
)0x00080000)

	)

677 
	#RCC_APB1Ph_UART5
 ((
ut32_t
)0x00100000)

	)

678 
	#RCC_APB1Ph_I2C1
 ((
ut32_t
)0x00200000)

	)

679 
	#RCC_APB1Ph_I2C2
 ((
ut32_t
)0x00400000)

	)

680 
	#RCC_APB1Ph_I2C3
 ((
ut32_t
)0x00800000)

	)

681 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F446xx
)

682 
	#RCC_APB1Ph_FMPI2C1
 ((
ut32_t
)0x01000000)

	)

684 
	#RCC_APB1Ph_CAN1
 ((
ut32_t
)0x02000000)

	)

685 
	#RCC_APB1Ph_CAN2
 ((
ut32_t
)0x04000000)

	)

686 #i
defed
(
STM32F446xx
)

687 
	#RCC_APB1Ph_CEC
 ((
ut32_t
)0x08000000)

	)

689 
	#RCC_APB1Ph_PWR
 ((
ut32_t
)0x10000000)

	)

690 
	#RCC_APB1Ph_DAC
 ((
ut32_t
)0x20000000)

	)

691 
	#RCC_APB1Ph_UART7
 ((
ut32_t
)0x40000000)

	)

692 
	#RCC_APB1Ph_UART8
 ((
ut32_t
)0x80000000)

	)

693 
	#IS_RCC_APB1_PERIPH
(
PERIPH
((((PERIPH& 0x00003600=0x00&& ((PERIPH!0x00))

	)

701 
	#RCC_APB2Ph_TIM1
 ((
ut32_t
)0x00000001)

	)

702 
	#RCC_APB2Ph_TIM8
 ((
ut32_t
)0x00000002)

	)

703 
	#RCC_APB2Ph_USART1
 ((
ut32_t
)0x00000010)

	)

704 
	#RCC_APB2Ph_USART6
 ((
ut32_t
)0x00000020)

	)

705 
	#RCC_APB2Ph_ADC
 ((
ut32_t
)0x00000100)

	)

706 
	#RCC_APB2Ph_ADC1
 ((
ut32_t
)0x00000100)

	)

707 
	#RCC_APB2Ph_ADC2
 ((
ut32_t
)0x00000200)

	)

708 
	#RCC_APB2Ph_ADC3
 ((
ut32_t
)0x00000400)

	)

709 
	#RCC_APB2Ph_SDIO
 ((
ut32_t
)0x00000800)

	)

710 
	#RCC_APB2Ph_SPI1
 ((
ut32_t
)0x00001000)

	)

711 
	#RCC_APB2Ph_SPI4
 ((
ut32_t
)0x00002000)

	)

712 
	#RCC_APB2Ph_SYSCFG
 ((
ut32_t
)0x00004000)

	)

713 
	#RCC_APB2Ph_TIM9
 ((
ut32_t
)0x00010000)

	)

714 
	#RCC_APB2Ph_TIM10
 ((
ut32_t
)0x00020000)

	)

715 
	#RCC_APB2Ph_TIM11
 ((
ut32_t
)0x00040000)

	)

716 
	#RCC_APB2Ph_SPI5
 ((
ut32_t
)0x00100000)

	)

717 
	#RCC_APB2Ph_SPI6
 ((
ut32_t
)0x00200000)

	)

718 
	#RCC_APB2Ph_SAI1
 ((
ut32_t
)0x00400000)

	)

719 #i
defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

720 
	#RCC_APB2Ph_SAI2
 ((
ut32_t
)0x00800000)

	)

722 
	#RCC_APB2Ph_LTDC
 ((
ut32_t
)0x04000000)

	)

723 #i
defed
(
STM32F469_479xx
)

724 
	#RCC_APB2Ph_DSI
 ((
ut32_t
)0x08000000)

	)

726 #i
defed
(
STM32F412xG
)

727 
	#RCC_APB2Ph_DFSDM
 ((
ut32_t
)0x01000000)

	)

730 
	#IS_RCC_APB2_PERIPH
(
PERIPH
((((PERIPH& 0xF20880CC=0x00&& ((PERIPH!0x00))

	)

731 
	#IS_RCC_APB2_RESET_PERIPH
(
PERIPH
((((PERIPH& 0xF20886CC=0x00&& ((PERIPH!0x00))

	)

740 
	#RCC_MCO1Sour_HSI
 ((
ut32_t
)0x00000000)

	)

741 
	#RCC_MCO1Sour_LSE
 ((
ut32_t
)0x00200000)

	)

742 
	#RCC_MCO1Sour_HSE
 ((
ut32_t
)0x00400000)

	)

743 
	#RCC_MCO1Sour_PLLCLK
 ((
ut32_t
)0x00600000)

	)

744 
	#RCC_MCO1Div_1
 ((
ut32_t
)0x00000000)

	)

745 
	#RCC_MCO1Div_2
 ((
ut32_t
)0x04000000)

	)

746 
	#RCC_MCO1Div_3
 ((
ut32_t
)0x05000000)

	)

747 
	#RCC_MCO1Div_4
 ((
ut32_t
)0x06000000)

	)

748 
	#RCC_MCO1Div_5
 ((
ut32_t
)0x07000000)

	)

749 
	#IS_RCC_MCO1SOURCE
(
SOURCE
(((SOURCE=
RCC_MCO1Sour_HSI
|| ((SOURCE=
RCC_MCO1Sour_LSE
) || \

750 ((
SOURCE
=
RCC_MCO1Sour_HSE
|| ((SOURCE=
RCC_MCO1Sour_PLLCLK
))

	)

752 
	#IS_RCC_MCO1DIV
(
DIV
(((DIV=
RCC_MCO1Div_1
|| ((DIV=
RCC_MCO1Div_2
) || \

753 ((
DIV
=
RCC_MCO1Div_3
|| ((DIV=
RCC_MCO1Div_4
) || \

754 ((
DIV
=
RCC_MCO1Div_5
))

	)

762 
	#RCC_MCO2Sour_SYSCLK
 ((
ut32_t
)0x00000000)

	)

763 
	#RCC_MCO2Sour_PLLI2SCLK
 ((
ut32_t
)0x40000000)

	)

764 
	#RCC_MCO2Sour_HSE
 ((
ut32_t
)0x80000000)

	)

765 
	#RCC_MCO2Sour_PLLCLK
 ((
ut32_t
)0xC0000000)

	)

766 
	#RCC_MCO2Div_1
 ((
ut32_t
)0x00000000)

	)

767 
	#RCC_MCO2Div_2
 ((
ut32_t
)0x20000000)

	)

768 
	#RCC_MCO2Div_3
 ((
ut32_t
)0x28000000)

	)

769 
	#RCC_MCO2Div_4
 ((
ut32_t
)0x30000000)

	)

770 
	#RCC_MCO2Div_5
 ((
ut32_t
)0x38000000)

	)

771 
	#IS_RCC_MCO2SOURCE
(
SOURCE
(((SOURCE=
RCC_MCO2Sour_SYSCLK
|| ((SOURCE=
RCC_MCO2Sour_PLLI2SCLK
)|| \

772 ((
SOURCE
=
RCC_MCO2Sour_HSE
|| ((SOURCE=
RCC_MCO2Sour_PLLCLK
))

	)

774 
	#IS_RCC_MCO2DIV
(
DIV
(((DIV=
RCC_MCO2Div_1
|| ((DIV=
RCC_MCO2Div_2
) || \

775 ((
DIV
=
RCC_MCO2Div_3
|| ((DIV=
RCC_MCO2Div_4
) || \

776 ((
DIV
=
RCC_MCO2Div_5
))

	)

784 
	#RCC_FLAG_HSIRDY
 ((
ut8_t
)0x21)

	)

785 
	#RCC_FLAG_HSERDY
 ((
ut8_t
)0x31)

	)

786 
	#RCC_FLAG_PLLRDY
 ((
ut8_t
)0x39)

	)

787 
	#RCC_FLAG_PLLI2SRDY
 ((
ut8_t
)0x3B)

	)

788 
	#RCC_FLAG_PLLSAIRDY
 ((
ut8_t
)0x3D)

	)

789 
	#RCC_FLAG_LSERDY
 ((
ut8_t
)0x41)

	)

790 
	#RCC_FLAG_LSIRDY
 ((
ut8_t
)0x61)

	)

791 
	#RCC_FLAG_BORRST
 ((
ut8_t
)0x79)

	)

792 
	#RCC_FLAG_PINRST
 ((
ut8_t
)0x7A)

	)

793 
	#RCC_FLAG_PORRST
 ((
ut8_t
)0x7B)

	)

794 
	#RCC_FLAG_SFTRST
 ((
ut8_t
)0x7C)

	)

795 
	#RCC_FLAG_IWDGRST
 ((
ut8_t
)0x7D)

	)

796 
	#RCC_FLAG_WWDGRST
 ((
ut8_t
)0x7E)

	)

797 
	#RCC_FLAG_LPWRRST
 ((
ut8_t
)0x7F)

	)

799 
	#IS_RCC_FLAG
(
FLAG
(((FLAG=
RCC_FLAG_HSIRDY
|| ((FLAG=
RCC_FLAG_HSERDY
) || \

800 ((
FLAG
=
RCC_FLAG_PLLRDY
|| ((FLAG=
RCC_FLAG_LSERDY
) || \

801 ((
FLAG
=
RCC_FLAG_LSIRDY
|| ((FLAG=
RCC_FLAG_BORRST
) || \

802 ((
FLAG
=
RCC_FLAG_PINRST
|| ((FLAG=
RCC_FLAG_PORRST
) || \

803 ((
FLAG
=
RCC_FLAG_SFTRST
|| ((FLAG=
RCC_FLAG_IWDGRST
)|| \

804 ((
FLAG
=
RCC_FLAG_WWDGRST
|| ((FLAG=
RCC_FLAG_LPWRRST
)|| \

805 ((
FLAG
=
RCC_FLAG_PLLI2SRDY
)|| ((FLAG=
RCC_FLAG_PLLSAIRDY
))

	)

807 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
((VALUE<0x1F)

	)

820 
RCC_DeIn
();

823 
RCC_HSECfig
(
ut8_t
 
RCC_HSE
);

824 
EStus
 
RCC_WaFHSESUp
();

825 
RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
);

826 
RCC_HSICmd
(
FuniڮS
 
NewS
);

827 
RCC_LSECfig
(
ut8_t
 
RCC_LSE
);

828 
RCC_LSICmd
(
FuniڮS
 
NewS
);

830 
RCC_PLLCmd
(
FuniڮS
 
NewS
);

832 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

833 
RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
, ut32_
PLLR
);

836 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
)

837 
RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
);

840 
RCC_PLLI2SCmd
(
FuniڮS
 
NewS
);

842 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F401xx
)

843 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
);

845 #i
defed
(
STM32F411xE
)

846 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
, ut32_
PLLI2SM
);

848 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

849 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SQ
, ut32_
PLLI2SR
);

851 #i
defed
(
STM32F412xG
|| defed(
STM32F446xx
)

852 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SM
, ut32_
PLLI2SN
, ut32_
PLLI2SP
, ut32_
PLLI2SQ
, ut32_
PLLI2SR
);

855 
RCC_PLLSAICmd
(
FuniڮS
 
NewS
);

856 #i
defed
(
STM32F469_479xx
)

857 
RCC_PLLSAICfig
(
ut32_t
 
PLLSAIN
, ut32_
PLLSAIP
, ut32_
PLLSAIQ
, ut32_
PLLSAIR
);

859 #i
defed
(
STM32F446xx
)

860 
RCC_PLLSAICfig
(
ut32_t
 
PLLSAIM
, ut32_
PLLSAIN
, ut32_
PLLSAIP
, ut32_
PLLSAIQ
);

862 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
)

863 
RCC_PLLSAICfig
(
ut32_t
 
PLLSAIN
, ut32_
PLLSAIQ
, ut32_
PLLSAIR
);

866 
RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
);

867 
RCC_MCO1Cfig
(
ut32_t
 
RCC_MCO1Sour
, ut32_
RCC_MCO1Div
);

868 
RCC_MCO2Cfig
(
ut32_t
 
RCC_MCO2Sour
, ut32_
RCC_MCO2Div
);

871 
RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
);

872 
ut8_t
 
RCC_GSYSCLKSour
();

873 
RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
);

874 
RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
);

875 
RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
);

876 
RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
);

879 
RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
);

880 
RCC_RTCCLKCmd
(
FuniڮS
 
NewS
);

881 
RCC_BackupRetCmd
(
FuniڮS
 
NewS
);

883 #i
defed
(
STM32F412xG
|| defed(
STM32F446xx
)

884 
RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SAPBx
, ut32_
RCC_I2SCLKSour
);

885 #i
defed
(
STM32F446xx
)

886 
RCC_SAICLKCfig
(
ut32_t
 
RCC_SAIIn
, ut32_
RCC_SAICLKSour
);

890 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
|| defed(
STM32F469_479xx
)

891 
RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SCLKSour
);

894 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

895 
RCC_SAIBlockACLKCfig
(
ut32_t
 
RCC_SAIBlockACLKSour
);

896 
RCC_SAIBlockBCLKCfig
(
ut32_t
 
RCC_SAIBlockBCLKSour
);

899 
RCC_SAIPLLI2SClkDivCfig
(
ut32_t
 
RCC_PLLI2SDivQ
);

900 
RCC_SAIPLLSAIClkDivCfig
(
ut32_t
 
RCC_PLLSAIDivQ
);

902 
RCC_LTDCCLKDivCfig
(
ut32_t
 
RCC_PLLSAIDivR
);

903 
RCC_TIMCLKPsCfig
(
ut32_t
 
RCC_TIMCLKPsr
);

905 
RCC_AHB1PhClockCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

906 
RCC_AHB2PhClockCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

907 
RCC_AHB3PhClockCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

908 
RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

909 
RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

911 
RCC_AHB1PhRetCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

912 
RCC_AHB2PhRetCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

913 
RCC_AHB3PhRetCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

914 
RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

915 
RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

917 
RCC_AHB1PhClockLPModeCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

918 
RCC_AHB2PhClockLPModeCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

919 
RCC_AHB3PhClockLPModeCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

920 
RCC_APB1PhClockLPModeCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

921 
RCC_APB2PhClockLPModeCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

924 
RCC_LSEModeCfig
(
ut8_t
 
RCC_Mode
);

927 #i
defed
(
STM32F469_479xx
)

928 
RCC_DSIClockSourCfig
(
ut8_t
 
RCC_ClockSour
);

932 #i
defed
(
STM32F412xG
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

933 
RCC_48MHzClockSourCfig
(
ut8_t
 
RCC_ClockSour
);

934 
RCC_SDIOClockSourCfig
(
ut8_t
 
RCC_ClockSour
);

938 #i
defed
(
STM32F446xx
)

939 
RCC_AHB1ClockGgCmd
(
ut32_t
 
RCC_AHB1ClockGg
, 
FuniڮS
 
NewS
);

940 
RCC_SPDIFRXClockSourCfig
(
ut8_t
 
RCC_ClockSour
);

941 
RCC_CECClockSourCfig
(
ut8_t
 
RCC_ClockSour
);

945 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F446xx
)

946 
RCC_FMPI2C1ClockSourCfig
(
ut32_t
 
RCC_ClockSour
);

950 #i
defed
(
STM32F410xx
)

951 
RCC_LPTIM1ClockSourCfig
(
ut32_t
 
RCC_ClockSour
);

953 
RCC_MCO1Cmd
(
FuniڮS
 
NewS
);

954 
RCC_MCO2Cmd
(
FuniڮS
 
NewS
);

957 #i
defed
(
STM32F412xG
)

958 
RCC_DFSDM1CLKCfig
(
ut32_t
 
RCC_DFSDM1CLKSour
);

959 
RCC_DFSDM1ACLKCfig
(
ut32_t
 
RCC_DFSDM1ACLKSour
);

962 
RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
);

963 
FgStus
 
RCC_GFgStus
(
ut8_t
 
RCC_FLAG
);

964 
RCC_CˬFg
();

965 
ITStus
 
RCC_GITStus
(
ut8_t
 
RCC_IT
);

966 
RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
);

968 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_rng.h

30 #ide
__STM32F4xx_RNG_H


31 
	#__STM32F4xx_RNG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

47 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

58 
	#RNG_FLAG_DRDY
 ((
ut8_t
)0x0001

	)

59 
	#RNG_FLAG_CECS
 ((
ut8_t
)0x0002

	)

60 
	#RNG_FLAG_SECS
 ((
ut8_t
)0x0004

	)

62 
	#IS_RNG_GET_FLAG
(
RNG_FLAG
(((RNG_FLAG=
RNG_FLAG_DRDY
) || \

63 ((
RNG_FLAG
=
RNG_FLAG_CECS
) || \

64 ((
RNG_FLAG
=
RNG_FLAG_SECS
))

	)

65 
	#IS_RNG_CLEAR_FLAG
(
RNG_FLAG
(((RNG_FLAG=
RNG_FLAG_CECS
) || \

66 ((
RNG_FLAG
=
RNG_FLAG_SECS
))

	)

74 
	#RNG_IT_CEI
 ((
ut8_t
)0x20

	)

75 
	#RNG_IT_SEI
 ((
ut8_t
)0x40

	)

77 
	#IS_RNG_IT
(
IT
((((IT& (
ut8_t
)0x9F=0x00&& ((IT!0x00))

	)

78 
	#IS_RNG_GET_IT
(
RNG_IT
(((RNG_IT=
RNG_IT_CEI
|| ((RNG_IT=
RNG_IT_SEI
))

	)

91 
RNG_DeIn
();

94 
RNG_Cmd
(
FuniڮS
 
NewS
);

97 
ut32_t
 
RNG_GRdomNumb
();

100 
RNG_ITCfig
(
FuniڮS
 
NewS
);

101 
FgStus
 
RNG_GFgStus
(
ut8_t
 
RNG_FLAG
);

102 
RNG_CˬFg
(
ut8_t
 
RNG_FLAG
);

103 
ITStus
 
RNG_GITStus
(
ut8_t
 
RNG_IT
);

104 
RNG_CˬITPdgB
(
ut8_t
 
RNG_IT
);

107 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_rtc.h

30 #ide
__STM32F4xx_RTC_H


31 
	#__STM32F4xx_RTC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
RTC_HourFm
;

58 
ut32_t
 
RTC_AsynchPdiv
;

61 
ut32_t
 
RTC_SynchPdiv
;

63 }
	tRTC_InTyDef
;

70 
ut8_t
 
RTC_Hours
;

75 
ut8_t
 
RTC_Mus
;

78 
ut8_t
 
RTC_Secds
;

81 
ut8_t
 
RTC_H12
;

83 }
	tRTC_TimeTyDef
;

90 
ut8_t
 
RTC_WkDay
;

93 
ut8_t
 
RTC_Mth
;

96 
ut8_t
 
RTC_De
;

99 
ut8_t
 
RTC_Yr
;

101 }
	tRTC_DeTyDef
;

108 
RTC_TimeTyDef
 
RTC_ArmTime
;

110 
ut32_t
 
RTC_ArmMask
;

113 
ut32_t
 
RTC_ArmDeWkDayS
;

116 
ut8_t
 
RTC_ArmDeWkDay
;

121 }
	tRTC_ArmTyDef
;

133 
	#RTC_HourFm_24
 ((
ut32_t
)0x00000000)

	)

134 
	#RTC_HourFm_12
 ((
ut32_t
)0x00000040)

	)

135 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
(((FORMAT=
RTC_HourFm_12
) || \

136 ((
FORMAT
=
RTC_HourFm_24
))

	)

144 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
((PREDIV<0x7F)

	)

154 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
((PREDIV<0x7FFF)

	)

163 
	#IS_RTC_HOUR12
(
HOUR
(((HOUR> 0&& ((HOUR<12))

	)

164 
	#IS_RTC_HOUR24
(
HOUR
((HOUR<23)

	)

165 
	#IS_RTC_MINUTES
(
MINUTES
((MINUTES<59)

	)

166 
	#IS_RTC_SECONDS
(
SECONDS
((SECONDS<59)

	)

175 
	#RTC_H12_AM
 ((
ut8_t
)0x00)

	)

176 
	#RTC_H12_PM
 ((
ut8_t
)0x40)

	)

177 
	#IS_RTC_H12
(
PM
(((PM=
RTC_H12_AM
|| ((PM=
RTC_H12_PM
))

	)

186 
	#IS_RTC_YEAR
(
YEAR
((YEAR<99)

	)

197 
	#RTC_Mth_Juy
 ((
ut8_t
)0x01)

	)

198 
	#RTC_Mth_Februy
 ((
ut8_t
)0x02)

	)

199 
	#RTC_Mth_Mch
 ((
ut8_t
)0x03)

	)

200 
	#RTC_Mth_A
 ((
ut8_t
)0x04)

	)

201 
	#RTC_Mth_May
 ((
ut8_t
)0x05)

	)

202 
	#RTC_Mth_Ju
 ((
ut8_t
)0x06)

	)

203 
	#RTC_Mth_July
 ((
ut8_t
)0x07)

	)

204 
	#RTC_Mth_Augu
 ((
ut8_t
)0x08)

	)

205 
	#RTC_Mth_Smb
 ((
ut8_t
)0x09)

	)

206 
	#RTC_Mth_Oob
 ((
ut8_t
)0x10)

	)

207 
	#RTC_Mth_Novemb
 ((
ut8_t
)0x11)

	)

208 
	#RTC_Mth_Demb
 ((
ut8_t
)0x12)

	)

209 
	#IS_RTC_MONTH
(
MONTH
(((MONTH>1&& ((MONTH<12))

	)

210 
	#IS_RTC_DATE
(
DATE
(((DATE>1&& ((DATE<31))

	)

220 
	#RTC_Wkday_Mday
 ((
ut8_t
)0x01)

	)

221 
	#RTC_Wkday_Tuesday
 ((
ut8_t
)0x02)

	)

222 
	#RTC_Wkday_Wedsday
 ((
ut8_t
)0x03)

	)

223 
	#RTC_Wkday_Thursday
 ((
ut8_t
)0x04)

	)

224 
	#RTC_Wkday_Friday
 ((
ut8_t
)0x05)

	)

225 
	#RTC_Wkday_Surday
 ((
ut8_t
)0x06)

	)

226 
	#RTC_Wkday_Sunday
 ((
ut8_t
)0x07)

	)

227 
	#IS_RTC_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
) || \

228 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

229 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

230 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

231 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

232 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

233 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

	)

242 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
(((DATE> 0&& ((DATE<31))

	)

243 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
) || \

244 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

245 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

246 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

247 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

248 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

249 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

	)

259 
	#RTC_ArmDeWkDayS_De
 ((
ut32_t
)0x00000000)

	)

260 
	#RTC_ArmDeWkDayS_WkDay
 ((
ut32_t
)0x40000000)

	)

262 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
(((SEL=
RTC_ArmDeWkDayS_De
) || \

263 ((
SEL
=
RTC_ArmDeWkDayS_WkDay
))

	)

273 
	#RTC_ArmMask_Ne
 ((
ut32_t
)0x00000000)

	)

274 
	#RTC_ArmMask_DeWkDay
 ((
ut32_t
)0x80000000)

	)

275 
	#RTC_ArmMask_Hours
 ((
ut32_t
)0x00800000)

	)

276 
	#RTC_ArmMask_Mus
 ((
ut32_t
)0x00008000)

	)

277 
	#RTC_ArmMask_Secds
 ((
ut32_t
)0x00000080)

	)

278 
	#RTC_ArmMask_A
 ((
ut32_t
)0x80808080)

	)

279 
	#IS_ALARM_MASK
(
MASK
(((MASK& 0x7F7F7F7F=(
ut32_t
)
RESET
)

	)

288 
	#RTC_Arm_A
 ((
ut32_t
)0x00000100)

	)

289 
	#RTC_Arm_B
 ((
ut32_t
)0x00000200)

	)

290 
	#IS_RTC_ALARM
(
ALARM
(((ALARM=
RTC_Arm_A
|| ((ALARM=
RTC_Arm_B
))

	)

291 
	#IS_RTC_CMD_ALARM
(
ALARM
(((ALARM& (
RTC_Arm_A
 | 
RTC_Arm_B
)!(
ut32_t
)
RESET
)

	)

300 
	#RTC_ArmSubSecdMask_A
 ((
ut32_t
)0x00000000

	)

303 
	#RTC_ArmSubSecdMask_SS14_1
 ((
ut32_t
)0x01000000

	)

305 
	#RTC_ArmSubSecdMask_SS14_2
 ((
ut32_t
)0x02000000

	)

307 
	#RTC_ArmSubSecdMask_SS14_3
 ((
ut32_t
)0x03000000

	)

309 
	#RTC_ArmSubSecdMask_SS14_4
 ((
ut32_t
)0x04000000

	)

311 
	#RTC_ArmSubSecdMask_SS14_5
 ((
ut32_t
)0x05000000

	)

313 
	#RTC_ArmSubSecdMask_SS14_6
 ((
ut32_t
)0x06000000

	)

315 
	#RTC_ArmSubSecdMask_SS14_7
 ((
ut32_t
)0x07000000

	)

317 
	#RTC_ArmSubSecdMask_SS14_8
 ((
ut32_t
)0x08000000

	)

319 
	#RTC_ArmSubSecdMask_SS14_9
 ((
ut32_t
)0x09000000

	)

321 
	#RTC_ArmSubSecdMask_SS14_10
 ((
ut32_t
)0x0A000000

	)

323 
	#RTC_ArmSubSecdMask_SS14_11
 ((
ut32_t
)0x0B000000

	)

325 
	#RTC_ArmSubSecdMask_SS14_12
 ((
ut32_t
)0x0C000000

	)

327 
	#RTC_ArmSubSecdMask_SS14_13
 ((
ut32_t
)0x0D000000

	)

329 
	#RTC_ArmSubSecdMask_SS14
 ((
ut32_t
)0x0E000000

	)

331 
	#RTC_ArmSubSecdMask_Ne
 ((
ut32_t
)0x0F000000

	)

333 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
(((MASK=
RTC_ArmSubSecdMask_A
) || \

334 ((
MASK
=
RTC_ArmSubSecdMask_SS14_1
) || \

335 ((
MASK
=
RTC_ArmSubSecdMask_SS14_2
) || \

336 ((
MASK
=
RTC_ArmSubSecdMask_SS14_3
) || \

337 ((
MASK
=
RTC_ArmSubSecdMask_SS14_4
) || \

338 ((
MASK
=
RTC_ArmSubSecdMask_SS14_5
) || \

339 ((
MASK
=
RTC_ArmSubSecdMask_SS14_6
) || \

340 ((
MASK
=
RTC_ArmSubSecdMask_SS14_7
) || \

341 ((
MASK
=
RTC_ArmSubSecdMask_SS14_8
) || \

342 ((
MASK
=
RTC_ArmSubSecdMask_SS14_9
) || \

343 ((
MASK
=
RTC_ArmSubSecdMask_SS14_10
) || \

344 ((
MASK
=
RTC_ArmSubSecdMask_SS14_11
) || \

345 ((
MASK
=
RTC_ArmSubSecdMask_SS14_12
) || \

346 ((
MASK
=
RTC_ArmSubSecdMask_SS14_13
) || \

347 ((
MASK
=
RTC_ArmSubSecdMask_SS14
) || \

348 ((
MASK
=
RTC_ArmSubSecdMask_Ne
))

	)

357 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
((VALUE<0x00007FFF)

	)

366 
	#RTC_WakeUpClock_RTCCLK_Div16
 ((
ut32_t
)0x00000000)

	)

367 
	#RTC_WakeUpClock_RTCCLK_Div8
 ((
ut32_t
)0x00000001)

	)

368 
	#RTC_WakeUpClock_RTCCLK_Div4
 ((
ut32_t
)0x00000002)

	)

369 
	#RTC_WakeUpClock_RTCCLK_Div2
 ((
ut32_t
)0x00000003)

	)

370 
	#RTC_WakeUpClock_CK_SPRE_16bs
 ((
ut32_t
)0x00000004)

	)

371 
	#RTC_WakeUpClock_CK_SPRE_17bs
 ((
ut32_t
)0x00000006)

	)

372 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
(((CLOCK=
RTC_WakeUpClock_RTCCLK_Div16
) || \

373 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div8
) || \

374 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div4
) || \

375 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div2
) || \

376 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_16bs
) || \

377 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_17bs
))

	)

378 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
((COUNTER<0xFFFF)

	)

386 
	#RTC_TimeSmpEdge_Risg
 ((
ut32_t
)0x00000000)

	)

387 
	#RTC_TimeSmpEdge_Flg
 ((
ut32_t
)0x00000008)

	)

388 
	#IS_RTC_TIMESTAMP_EDGE
(
EDGE
(((EDGE=
RTC_TimeSmpEdge_Risg
) || \

389 ((
EDGE
=
RTC_TimeSmpEdge_Flg
))

	)

397 
	#RTC_Ouut_Dib
 ((
ut32_t
)0x00000000)

	)

398 
	#RTC_Ouut_ArmA
 ((
ut32_t
)0x00200000)

	)

399 
	#RTC_Ouut_ArmB
 ((
ut32_t
)0x00400000)

	)

400 
	#RTC_Ouut_WakeUp
 ((
ut32_t
)0x00600000)

	)

402 
	#IS_RTC_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_Ouut_Dib
) || \

403 ((
OUTPUT
=
RTC_Ouut_ArmA
) || \

404 ((
OUTPUT
=
RTC_Ouut_ArmB
) || \

405 ((
OUTPUT
=
RTC_Ouut_WakeUp
))

	)

414 
	#RTC_OuutPެy_High
 ((
ut32_t
)0x00000000)

	)

415 
	#RTC_OuutPެy_Low
 ((
ut32_t
)0x00100000)

	)

416 
	#IS_RTC_OUTPUT_POL
(
POL
(((POL=
RTC_OuutPެy_High
) || \

417 ((
POL
=
RTC_OuutPެy_Low
))

	)

426 
	#RTC_CibSign_Posive
 ((
ut32_t
)0x00000000)

	)

427 
	#RTC_CibSign_Negive
 ((
ut32_t
)0x00000080)

	)

428 
	#IS_RTC_CALIB_SIGN
(
SIGN
(((SIGN=
RTC_CibSign_Posive
) || \

429 ((
SIGN
=
RTC_CibSign_Negive
))

	)

430 
	#IS_RTC_CALIB_VALUE
(
VALUE
((VALUE< 0x20)

	)

439 
	#RTC_CibOuut_512Hz
 ((
ut32_t
)0x00000000)

	)

440 
	#RTC_CibOuut_1Hz
 ((
ut32_t
)0x00080000)

	)

441 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_CibOuut_512Hz
) || \

442 ((
OUTPUT
=
RTC_CibOuut_1Hz
))

	)

450 
	#RTC_SmohCibPiod_32c
 ((
ut32_t
)0x00000000

	)

452 
	#RTC_SmohCibPiod_16c
 ((
ut32_t
)0x00002000

	)

454 
	#RTC_SmohCibPiod_8c
 ((
ut32_t
)0x00004000

	)

456 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
(((PERIOD=
RTC_SmohCibPiod_32c
) || \

457 ((
PERIOD
=
RTC_SmohCibPiod_16c
) || \

458 ((
PERIOD
=
RTC_SmohCibPiod_8c
))

	)

467 
	#RTC_SmohCibPlusPuls_S
 ((
ut32_t
)0x00008000

	)

470 
	#RTC_SmohCibPlusPuls_Ret
 ((
ut32_t
)0x00000000

	)

472 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
(((PLUS=
RTC_SmohCibPlusPuls_S
) || \

473 ((
PLUS
=
RTC_SmohCibPlusPuls_Ret
))

	)

482 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
((VALUE<0x000001FF)

	)

491 
	#RTC_DayLightSavg_SUB1H
 ((
ut32_t
)0x00020000)

	)

492 
	#RTC_DayLightSavg_ADD1H
 ((
ut32_t
)0x00010000)

	)

493 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVE
(((SAVE=
RTC_DayLightSavg_SUB1H
) || \

494 ((
SAVE
=
RTC_DayLightSavg_ADD1H
))

	)

496 
	#RTC_SteOti_Ret
 ((
ut32_t
)0x00000000)

	)

497 
	#RTC_SteOti_S
 ((
ut32_t
)0x00040000)

	)

498 
	#IS_RTC_STORE_OPERATION
(
OPERATION
(((OPERATION=
RTC_SteOti_Ret
) || \

499 ((
OPERATION
=
RTC_SteOti_S
))

	)

507 
	#RTC_TamrTrigg_RisgEdge
 ((
ut32_t
)0x00000000)

	)

508 
	#RTC_TamrTrigg_FlgEdge
 ((
ut32_t
)0x00000001)

	)

509 
	#RTC_TamrTrigg_LowLev
 ((
ut32_t
)0x00000000)

	)

510 
	#RTC_TamrTrigg_HighLev
 ((
ut32_t
)0x00000001)

	)

511 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
(((TRIGGER=
RTC_TamrTrigg_RisgEdge
) || \

512 ((
TRIGGER
=
RTC_TamrTrigg_FlgEdge
) || \

513 ((
TRIGGER
=
RTC_TamrTrigg_LowLev
) || \

514 ((
TRIGGER
=
RTC_TamrTrigg_HighLev
))

	)

523 
	#RTC_TamrFr_Dib
 ((
ut32_t
)0x00000000

	)

525 
	#RTC_TamrFr_2Same
 ((
ut32_t
)0x00000800

	)

527 
	#RTC_TamrFr_4Same
 ((
ut32_t
)0x00001000

	)

529 
	#RTC_TamrFr_8Same
 ((
ut32_t
)0x00001800

	)

531 
	#IS_RTC_TAMPER_FILTER
(
FILTER
(((FILTER=
RTC_TamrFr_Dib
) || \

532 ((
FILTER
=
RTC_TamrFr_2Same
) || \

533 ((
FILTER
=
RTC_TamrFr_4Same
) || \

534 ((
FILTER
=
RTC_TamrFr_8Same
))

	)

542 
	#RTC_TamrSamgFq_RTCCLK_Div32768
 ((
ut32_t
)0x00000000

	)

544 
	#RTC_TamrSamgFq_RTCCLK_Div16384
 ((
ut32_t
)0x000000100

	)

546 
	#RTC_TamrSamgFq_RTCCLK_Div8192
 ((
ut32_t
)0x00000200

	)

548 
	#RTC_TamrSamgFq_RTCCLK_Div4096
 ((
ut32_t
)0x00000300

	)

550 
	#RTC_TamrSamgFq_RTCCLK_Div2048
 ((
ut32_t
)0x00000400

	)

552 
	#RTC_TamrSamgFq_RTCCLK_Div1024
 ((
ut32_t
)0x00000500

	)

554 
	#RTC_TamrSamgFq_RTCCLK_Div512
 ((
ut32_t
)0x00000600

	)

556 
	#RTC_TamrSamgFq_RTCCLK_Div256
 ((
ut32_t
)0x00000700

	)

558 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
(((FREQ==
RTC_TamrSamgFq_RTCCLK_Div32768
) || \

559 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div16384
) || \

560 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div8192
) || \

561 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div4096
) || \

562 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div2048
) || \

563 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div1024
) || \

564 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div512
) || \

565 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div256
))

	)

574 
	#RTC_TamrPchgeDuti_1RTCCLK
 ((
ut32_t
)0x00000000

	)

576 
	#RTC_TamrPchgeDuti_2RTCCLK
 ((
ut32_t
)0x00002000

	)

578 
	#RTC_TamrPchgeDuti_4RTCCLK
 ((
ut32_t
)0x00004000

	)

580 
	#RTC_TamrPchgeDuti_8RTCCLK
 ((
ut32_t
)0x00006000

	)

583 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
(((DURATION=
RTC_TamrPchgeDuti_1RTCCLK
) || \

584 ((
DURATION
=
RTC_TamrPchgeDuti_2RTCCLK
) || \

585 ((
DURATION
=
RTC_TamrPchgeDuti_4RTCCLK
) || \

586 ((
DURATION
=
RTC_TamrPchgeDuti_8RTCCLK
))

	)

594 
	#RTC_Tamr_1
 
RTC_TAFCR_TAMP1E


	)

595 
	#RTC_Tamr_2
 
RTC_TAFCR_TAMP2E


	)

596 
	#IS_RTC_TAMPER
(
TAMPER
(((TAMPER=
RTC_Tamr_1
|| ((TAMPER=
RTC_Tamr_2
))

	)

605 
	#RTC_TamrP_Deu
 ((
ut32_t
)0x00000000)

	)

606 
	#RTC_TamrP_Pos1
 ((
ut32_t
)0x00010000)

	)

607 
	#IS_RTC_TAMPER_PIN
(
PIN
(((PIN=
RTC_TamrP_Deu
) || \

608 ((
PIN
=
RTC_TamrP_Pos1
))

	)

610 
	#RTC_TamrP_PC13
 
RTC_TamrP_Deu


	)

611 
	#RTC_TamrP_PI8
 
RTC_TamrP_Pos1


	)

619 
	#RTC_TimeSmpP_PC13
 ((
ut32_t
)0x00000000)

	)

620 
	#RTC_TimeSmpP_PI8
 ((
ut32_t
)0x00020000)

	)

621 
	#IS_RTC_TIMESTAMP_PIN
(
PIN
(((PIN=
RTC_TimeSmpP_PC13
) || \

622 ((
PIN
=
RTC_TimeSmpP_PI8
))

	)

631 
	#RTC_OuutTy_OnD
 ((
ut32_t
)0x00000000)

	)

632 
	#RTC_OuutTy_PushPu
 ((
ut32_t
)0x00040000)

	)

633 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
(((TYPE=
RTC_OuutTy_OnD
) || \

634 ((
TYPE
=
RTC_OuutTy_PushPu
))

	)

643 
	#RTC_ShiAdd1S_Ret
 ((
ut32_t
)0x00000000)

	)

644 
	#RTC_ShiAdd1S_S
 ((
ut32_t
)0x80000000)

	)

645 
	#IS_RTC_SHIFT_ADD1S
(
SEL
(((SEL=
RTC_ShiAdd1S_Ret
) || \

646 ((
SEL
=
RTC_ShiAdd1S_S
))

	)

654 
	#IS_RTC_SHIFT_SUBFS
(
FS
((FS<0x00007FFF)

	)

664 
	#RTC_BKP_DR0
 ((
ut32_t
)0x00000000)

	)

665 
	#RTC_BKP_DR1
 ((
ut32_t
)0x00000001)

	)

666 
	#RTC_BKP_DR2
 ((
ut32_t
)0x00000002)

	)

667 
	#RTC_BKP_DR3
 ((
ut32_t
)0x00000003)

	)

668 
	#RTC_BKP_DR4
 ((
ut32_t
)0x00000004)

	)

669 
	#RTC_BKP_DR5
 ((
ut32_t
)0x00000005)

	)

670 
	#RTC_BKP_DR6
 ((
ut32_t
)0x00000006)

	)

671 
	#RTC_BKP_DR7
 ((
ut32_t
)0x00000007)

	)

672 
	#RTC_BKP_DR8
 ((
ut32_t
)0x00000008)

	)

673 
	#RTC_BKP_DR9
 ((
ut32_t
)0x00000009)

	)

674 
	#RTC_BKP_DR10
 ((
ut32_t
)0x0000000A)

	)

675 
	#RTC_BKP_DR11
 ((
ut32_t
)0x0000000B)

	)

676 
	#RTC_BKP_DR12
 ((
ut32_t
)0x0000000C)

	)

677 
	#RTC_BKP_DR13
 ((
ut32_t
)0x0000000D)

	)

678 
	#RTC_BKP_DR14
 ((
ut32_t
)0x0000000E)

	)

679 
	#RTC_BKP_DR15
 ((
ut32_t
)0x0000000F)

	)

680 
	#RTC_BKP_DR16
 ((
ut32_t
)0x00000010)

	)

681 
	#RTC_BKP_DR17
 ((
ut32_t
)0x00000011)

	)

682 
	#RTC_BKP_DR18
 ((
ut32_t
)0x00000012)

	)

683 
	#RTC_BKP_DR19
 ((
ut32_t
)0x00000013)

	)

684 
	#IS_RTC_BKP
(
BKP
(((BKP=
RTC_BKP_DR0
) || \

685 ((
BKP
=
RTC_BKP_DR1
) || \

686 ((
BKP
=
RTC_BKP_DR2
) || \

687 ((
BKP
=
RTC_BKP_DR3
) || \

688 ((
BKP
=
RTC_BKP_DR4
) || \

689 ((
BKP
=
RTC_BKP_DR5
) || \

690 ((
BKP
=
RTC_BKP_DR6
) || \

691 ((
BKP
=
RTC_BKP_DR7
) || \

692 ((
BKP
=
RTC_BKP_DR8
) || \

693 ((
BKP
=
RTC_BKP_DR9
) || \

694 ((
BKP
=
RTC_BKP_DR10
) || \

695 ((
BKP
=
RTC_BKP_DR11
) || \

696 ((
BKP
=
RTC_BKP_DR12
) || \

697 ((
BKP
=
RTC_BKP_DR13
) || \

698 ((
BKP
=
RTC_BKP_DR14
) || \

699 ((
BKP
=
RTC_BKP_DR15
) || \

700 ((
BKP
=
RTC_BKP_DR16
) || \

701 ((
BKP
=
RTC_BKP_DR17
) || \

702 ((
BKP
=
RTC_BKP_DR18
) || \

703 ((
BKP
=
RTC_BKP_DR19
))

	)

711 
	#RTC_Fm_BIN
 ((
ut32_t
)0x000000000)

	)

712 
	#RTC_Fm_BCD
 ((
ut32_t
)0x000000001)

	)

713 
	#IS_RTC_FORMAT
(
FORMAT
(((FORMAT=
RTC_Fm_BIN
|| ((FORMAT=
RTC_Fm_BCD
))

	)

722 
	#RTC_FLAG_RECALPF
 ((
ut32_t
)0x00010000)

	)

723 
	#RTC_FLAG_TAMP1F
 ((
ut32_t
)0x00002000)

	)

724 
	#RTC_FLAG_TAMP2F
 ((
ut32_t
)0x00004000)

	)

725 
	#RTC_FLAG_TSOVF
 ((
ut32_t
)0x00001000)

	)

726 
	#RTC_FLAG_TSF
 ((
ut32_t
)0x00000800)

	)

727 
	#RTC_FLAG_WUTF
 ((
ut32_t
)0x00000400)

	)

728 
	#RTC_FLAG_ALRBF
 ((
ut32_t
)0x00000200)

	)

729 
	#RTC_FLAG_ALRAF
 ((
ut32_t
)0x00000100)

	)

730 
	#RTC_FLAG_INITF
 ((
ut32_t
)0x00000040)

	)

731 
	#RTC_FLAG_RSF
 ((
ut32_t
)0x00000020)

	)

732 
	#RTC_FLAG_INITS
 ((
ut32_t
)0x00000010)

	)

733 
	#RTC_FLAG_SHPF
 ((
ut32_t
)0x00000008)

	)

734 
	#RTC_FLAG_WUTWF
 ((
ut32_t
)0x00000004)

	)

735 
	#RTC_FLAG_ALRBWF
 ((
ut32_t
)0x00000002)

	)

736 
	#RTC_FLAG_ALRAWF
 ((
ut32_t
)0x00000001)

	)

737 
	#IS_RTC_GET_FLAG
(
FLAG
(((FLAG=
RTC_FLAG_TSOVF
|| ((FLAG=
RTC_FLAG_TSF
) || \

738 ((
FLAG
=
RTC_FLAG_WUTF
|| ((FLAG=
RTC_FLAG_ALRBF
) || \

739 ((
FLAG
=
RTC_FLAG_ALRAF
|| ((FLAG=
RTC_FLAG_INITF
) || \

740 ((
FLAG
=
RTC_FLAG_RSF
|| ((FLAG=
RTC_FLAG_WUTWF
) || \

741 ((
FLAG
=
RTC_FLAG_ALRBWF
|| ((FLAG=
RTC_FLAG_ALRAWF
) || \

742 ((
FLAG
=
RTC_FLAG_TAMP1F
|| ((FLAG=
RTC_FLAG_RECALPF
) || \

743 ((
FLAG
=
RTC_FLAG_TAMP2F
||((FLAG=
RTC_FLAG_SHPF
))

	)

744 
	#IS_RTC_CLEAR_FLAG
(
FLAG
(((FLAG!(
ut32_t
)
RESET
&& (((FLAG& 0xFFFF00DF=(ut32_t)RESET))

	)

752 
	#RTC_IT_TS
 ((
ut32_t
)0x00008000)

	)

753 
	#RTC_IT_WUT
 ((
ut32_t
)0x00004000)

	)

754 
	#RTC_IT_ALRB
 ((
ut32_t
)0x00002000)

	)

755 
	#RTC_IT_ALRA
 ((
ut32_t
)0x00001000)

	)

756 
	#RTC_IT_TAMP
 ((
ut32_t
)0x00000004

	)

757 
	#RTC_IT_TAMP1
 ((
ut32_t
)0x00020000)

	)

758 
	#RTC_IT_TAMP2
 ((
ut32_t
)0x00040000)

	)

760 
	#IS_RTC_CONFIG_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFFF0FFB=(ut32_t)RESET))

	)

761 
	#IS_RTC_GET_IT
(
IT
(((IT=
RTC_IT_TS
|| ((IT=
RTC_IT_WUT
) || \

762 ((
IT
=
RTC_IT_ALRB
|| ((IT=
RTC_IT_ALRA
) || \

763 ((
IT
=
RTC_IT_TAMP1
|| ((IT=
RTC_IT_TAMP2
))

	)

764 
	#IS_RTC_CLEAR_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFF90FFF=(ut32_t)RESET))

	)

773 
	#RTC_DigCibCfig
 
RTC_CrCibCfig


	)

774 
	#RTC_DigCibCmd
 
RTC_CrCibCmd


	)

788 
EStus
 
RTC_DeIn
();

791 
EStus
 
RTC_In
(
RTC_InTyDef
* 
RTC_InSu
);

792 
RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
);

793 
RTC_WrePreiCmd
(
FuniڮS
 
NewS
);

794 
EStus
 
RTC_EInMode
();

795 
RTC_ExInMode
();

796 
EStus
 
RTC_WaFSynchro
();

797 
EStus
 
RTC_RefClockCmd
(
FuniڮS
 
NewS
);

798 
RTC_ByssShadowCmd
(
FuniڮS
 
NewS
);

801 
EStus
 
RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

802 
RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
);

803 
RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

804 
ut32_t
 
RTC_GSubSecd
();

805 
EStus
 
RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

806 
RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
);

807 
RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

810 
RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

811 
RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
);

812 
RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

813 
EStus
 
RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
);

814 
RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, ut32_
RTC_ArmSubSecdMask
);

815 
ut32_t
 
RTC_GArmSubSecd
(ut32_
RTC_Arm
);

818 
RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
);

819 
RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
);

820 
ut32_t
 
RTC_GWakeUpCou
();

821 
EStus
 
RTC_WakeUpCmd
(
FuniڮS
 
NewS
);

824 
RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
);

825 
ut32_t
 
RTC_GSteOti
();

828 
RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
);

831 
EStus
 
RTC_CrCibCfig
(
ut32_t
 
RTC_CibSign
, ut32_
Vue
);

832 
EStus
 
RTC_CrCibCmd
(
FuniڮS
 
NewS
);

833 
RTC_CibOuutCmd
(
FuniڮS
 
NewS
);

834 
RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
);

835 
EStus
 
RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

836 
ut32_t
 
RTC_SmohCibPlusPuls
,

837 
ut32_t
 
RTC_SmouthCibMusPulsVue
);

840 
RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
);

841 
RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
,

842 
RTC_DeTyDef
* 
RTC_SmpDeSu
);

843 
ut32_t
 
RTC_GTimeSmpSubSecd
();

846 
RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
);

847 
RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
);

848 
RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
);

849 
RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
);

850 
RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
);

851 
RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
);

852 
RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
);

855 
RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
);

856 
ut32_t
 
RTC_RdBackupRegi
(ut32_
RTC_BKP_DR
);

860 
RTC_TamrPSei
(
ut32_t
 
RTC_TamrP
);

861 
RTC_TimeSmpPSei
(
ut32_t
 
RTC_TimeSmpP
);

862 
RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
);

865 
EStus
 
RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
);

868 
RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
);

869 
FgStus
 
RTC_GFgStus
(
ut32_t
 
RTC_FLAG
);

870 
RTC_CˬFg
(
ut32_t
 
RTC_FLAG
);

871 
ITStus
 
RTC_GITStus
(
ut32_t
 
RTC_IT
);

872 
RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
);

874 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_sai.h

30 #ide
__STM32F4xx_SAI_H


31 
	#__STM32F4xx_SAI_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

47 #i
defed
 (
STM32F40_41xxx
|| defed (
STM32F427_437xx
|| defed (
STM32F429_439xx
|| defed (
STM32F401xx
|| defed (
STM32F411xE
|| defed (
STM32F446xx
|| defed (
STM32F469_479xx
)

56 
ut32_t
 
SAI_AudioMode
;

59 
ut32_t
 
SAI_Proc
;

62 
ut32_t
 
SAI_DaSize
;

66 
ut32_t
 
SAI_FB
;

70 
ut32_t
 
SAI_ClockSobg
;

73 
ut32_t
 
SAI_Synchro
;

76 
ut32_t
 
SAI_OUTDRIV
;

81 
ut32_t
 
SAI_NoDivid
;

84 
ut32_t
 
SAI_MaDivid
;

88 
ut32_t
 
SAI_FIFOThshd
;

90 }
	tSAI_InTyDef
;

99 
ut32_t
 
SAI_FmeLgth
;

107 
ut32_t
 
SAI_AiveFmeLgth
;

113 
ut32_t
 
SAI_FSDefi
;

117 
ut32_t
 
SAI_FSPެy
;

121 
ut32_t
 
SAI_FSOfft
;

125 }
	tSAI_FmeInTyDef
;

133 
ut32_t
 
SAI_FBOfft
;

137 
ut32_t
 
SAI_SlSize
;

141 
ut32_t
 
SAI_SlNumb
;

145 
ut32_t
 
SAI_SlAive
;

148 }
	tSAI_SlInTyDef
;

156 #i
defed
(
STM32F446xx
)

157 
	#IS_SAI_PERIPH
(
PERIPH
(((PERIPH=
SAI1
|| (PERIPH=
SAI2
)

	)

159 
	#IS_SAI_BLOCK_PERIPH
(
PERIPH
(((PERIPH=
SAI1_Block_A
) || \

160 ((
PERIPH
=
SAI1_Block_B
) || \

161 ((
PERIPH
=
SAI2_Block_A
) || \

162 ((
PERIPH
=
SAI2_Block_B
))

	)

165 #i
defed
 (
STM32F40_41xxx
|| defed (
STM32F427_437xx
|| defed (
STM32F429_439xx
|| defed (
STM32F401xx
|| defed (
STM32F411xE
|| defed (
STM32F469_479xx
)

167 
	#IS_SAI_PERIPH
(
PERIPH
((PERIPH=
SAI1
)

	)

169 
	#IS_SAI_BLOCK_PERIPH
(
PERIPH
(((PERIPH=
SAI1_Block_A
) || \

170 ((
PERIPH
=
SAI1_Block_B
))

	)

176 
	#SAI_Mode_MaTx
 ((
ut32_t
)0x00000000)

	)

177 
	#SAI_Mode_MaRx
 ((
ut32_t
)0x00000001)

	)

178 
	#SAI_Mode_SveTx
 ((
ut32_t
)0x00000002)

	)

179 
	#SAI_Mode_SveRx
 ((
ut32_t
)0x00000003)

	)

180 
	#IS_SAI_BLOCK_MODE
(
MODE
(((MODE=
SAI_Mode_MaTx
) || \

181 ((
MODE
=
SAI_Mode_MaRx
) || \

182 ((
MODE
=
SAI_Mode_SveTx
) || \

183 ((
MODE
=
SAI_Mode_SveRx
))

	)

192 
	#SAI_Fe_Proc
 ((
ut32_t
)0x00000000)

	)

193 
	#SAI_SPDIF_Proc
 ((
ut32_t
)
SAI_xCR1_PRTCFG_0
)

	)

194 
	#SAI_AC97_Proc
 ((
ut32_t
)
SAI_xCR1_PRTCFG_1
)

	)

195 
	#IS_SAI_BLOCK_PROTOCOL
(
PROTOCOL
(((PROTOCOL=
SAI_Fe_Proc
) || \

196 ((
PROTOCOL
=
SAI_SPDIF_Proc
) || \

197 ((
PROTOCOL
=
SAI_AC97_Proc
))

	)

206 
	#SAI_DaSize_8b
 ((
ut32_t
)0x00000040)

	)

207 
	#SAI_DaSize_10b
 ((
ut32_t
)0x00000060)

	)

208 
	#SAI_DaSize_16b
 ((
ut32_t
)0x00000080)

	)

209 
	#SAI_DaSize_20b
 ((
ut32_t
)0x000000A0)

	)

210 
	#SAI_DaSize_24b
 ((
ut32_t
)0x000000C0)

	)

211 
	#SAI_DaSize_32b
 ((
ut32_t
)0x000000E0)

	)

212 
	#IS_SAI_BLOCK_DATASIZE
(
DATASIZE
(((DATASIZE=
SAI_DaSize_8b
) || \

213 ((
DATASIZE
=
SAI_DaSize_10b
) || \

214 ((
DATASIZE
=
SAI_DaSize_16b
) || \

215 ((
DATASIZE
=
SAI_DaSize_20b
) || \

216 ((
DATASIZE
=
SAI_DaSize_24b
) || \

217 ((
DATASIZE
=
SAI_DaSize_32b
))

	)

226 
	#SAI_FB_MSB
 ((
ut32_t
)0x00000000)

	)

227 
	#SAI_FB_LSB
 ((
ut32_t
)
SAI_xCR1_LSBFIRST
)

	)

228 
	#IS_SAI_BLOCK_FIRST_BIT
(
BIT
(((BIT=
SAI_FB_MSB
) || \

229 ((
BIT
=
SAI_FB_LSB
))

	)

238 
	#SAI_ClockSobg_FlgEdge
 ((
ut32_t
)0x00000000)

	)

239 
	#SAI_ClockSobg_RisgEdge
 ((
ut32_t
)
SAI_xCR1_CKSTR
)

	)

240 
	#IS_SAI_BLOCK_CLOCK_STROBING
(
CLOCK
(((CLOCK=
SAI_ClockSobg_FlgEdge
) || \

241 ((
CLOCK
=
SAI_ClockSobg_RisgEdge
))

	)

250 
	#SAI_Asynchrous
 ((
ut32_t
)0x00000000)

	)

251 
	#SAI_Synchrous
 ((
ut32_t
)
SAI_xCR1_SYNCEN_0
)

	)

252 
	#IS_SAI_BLOCK_SYNCHRO
(
SYNCHRO
(((SYNCHRO=
SAI_Synchrous
) || \

253 ((
SYNCHRO
=
SAI_Asynchrous
))

	)

262 
	#SAI_OuutDrive_Dibd
 ((
ut32_t
)0x00000000)

	)

263 
	#SAI_OuutDrive_Ebd
 ((
ut32_t
)
SAI_xCR1_OUTDRIV
)

	)

264 
	#IS_SAI_BLOCK_OUTPUT_DRIVE
(
DRIVE
(((DRIVE=
SAI_OuutDrive_Dibd
) || \

265 ((
DRIVE
=
SAI_OuutDrive_Ebd
))

	)

276 
	#SAI_MaDivid_Ebd
 ((
ut32_t
)0x00000000)

	)

277 
	#SAI_MaDivid_Dibd
 ((
ut32_t
)
SAI_xCR1_NODIV
)

	)

278 
	#IS_SAI_BLOCK_NODIVIDER
(
NODIVIDER
(((NODIVIDER=
SAI_MaDivid_Ebd
) || \

279 ((
NODIVIDER
=
SAI_MaDivid_Dibd
))

	)

288 
	#IS_SAI_BLOCK_MASTER_DIVIDER
(
DIVIDER
((DIVIDER<15)

	)

297 
	#IS_SAI_BLOCK_FRAME_LENGTH
(
LENGTH
((8 <(LENGTH)&& ((LENGTH<256))

	)

306 
	#IS_SAI_BLOCK_ACTIVE_FRAME
(
LENGTH
((1 <(LENGTH)&& ((LENGTH<128))

	)

316 
	#SAI_FS_SFme
 ((
ut32_t
)0x00000000)

	)

317 
	#I2S_FS_ChlIdtifiti
 ((
ut32_t
)
SAI_xFRCR_FSDEF
)

	)

318 
	#IS_SAI_BLOCK_FS_DEFINITION
(
DEFINITION
(((DEFINITION=
SAI_FS_SFme
) || \

319 ((
DEFINITION
=
I2S_FS_ChlIdtifiti
))

	)

328 
	#SAI_FS_AiveLow
 ((
ut32_t
)0x00000000)

	)

329 
	#SAI_FS_AiveHigh
 ((
ut32_t
)
SAI_xFRCR_FSPO
)

	)

330 
	#IS_SAI_BLOCK_FS_POLARITY
(
POLARITY
(((POLARITY=
SAI_FS_AiveLow
) || \

331 ((
POLARITY
=
SAI_FS_AiveHigh
))

	)

340 
	#SAI_FS_FB
 ((
ut32_t
)0x00000000)

	)

341 
	#SAI_FS_BefeFB
 ((
ut32_t
)
SAI_xFRCR_FSOFF
)

	)

342 
	#IS_SAI_BLOCK_FS_OFFSET
(
OFFSET
(((OFFSET=
SAI_FS_FB
) || \

343 ((
OFFSET
=
SAI_FS_BefeFB
))

	)

351 
	#IS_SAI_BLOCK_FIRSTBIT_OFFSET
(
OFFSET
((OFFSET<24)

	)

360 
	#SAI_SlSize_DaSize
 ((
ut32_t
)0x00000000)

	)

361 
	#SAI_SlSize_16b
 ((
ut32_t
)
SAI_xSLOTR_SLOTSZ_0
)

	)

362 
	#SAI_SlSize_32b
 ((
ut32_t
)
SAI_xSLOTR_SLOTSZ_1
)

	)

363 
	#IS_SAI_BLOCK_SLOT_SIZE
(
SIZE
(((SIZE=
SAI_SlSize_DaSize
) || \

364 ((
SIZE
=
SAI_SlSize_16b
) || \

365 ((
SIZE
=
SAI_SlSize_32b
))

	)

374 
	#IS_SAI_BLOCK_SLOT_NUMBER
(
NUMBER
((1 <(NUMBER)&& ((NUMBER<16))

	)

383 
	#SAI_Sl_NAive
 ((
ut32_t
)0x00000000)

	)

384 
	#SAI_SlAive_0
 ((
ut32_t
)0x00010000)

	)

385 
	#SAI_SlAive_1
 ((
ut32_t
)0x00020000)

	)

386 
	#SAI_SlAive_2
 ((
ut32_t
)0x00040000)

	)

387 
	#SAI_SlAive_3
 ((
ut32_t
)0x00080000)

	)

388 
	#SAI_SlAive_4
 ((
ut32_t
)0x00100000)

	)

389 
	#SAI_SlAive_5
 ((
ut32_t
)0x00200000)

	)

390 
	#SAI_SlAive_6
 ((
ut32_t
)0x00400000)

	)

391 
	#SAI_SlAive_7
 ((
ut32_t
)0x00800000)

	)

392 
	#SAI_SlAive_8
 ((
ut32_t
)0x01000000)

	)

393 
	#SAI_SlAive_9
 ((
ut32_t
)0x02000000)

	)

394 
	#SAI_SlAive_10
 ((
ut32_t
)0x04000000)

	)

395 
	#SAI_SlAive_11
 ((
ut32_t
)0x08000000)

	)

396 
	#SAI_SlAive_12
 ((
ut32_t
)0x10000000)

	)

397 
	#SAI_SlAive_13
 ((
ut32_t
)0x20000000)

	)

398 
	#SAI_SlAive_14
 ((
ut32_t
)0x40000000)

	)

399 
	#SAI_SlAive_15
 ((
ut32_t
)0x80000000)

	)

400 
	#SAI_SlAive_ALL
 ((
ut32_t
)0xFFFF0000)

	)

402 
	#IS_SAI_SLOT_ACTIVE
(
ACTIVE
((ACTIVE!0)

	)

412 
	#SAI_MoMode
 ((
ut32_t
)
SAI_xCR1_MONO
)

	)

413 
	#SAI_SeoMode
 ((
ut32_t
)0x00000000)

	)

414 
	#IS_SAI_BLOCK_MONO_STREO_MODE
(
MODE
(((MODE=
SAI_MoMode
) ||\

415 ((
MODE
=
SAI_SeoMode
))

	)

424 
	#SAI_Ouut_NRd
 ((
ut32_t
)0x00000000)

	)

425 
	#SAI_Ouut_Rd
 ((
ut32_t
)
SAI_xCR2_TRIS
)

	)

426 
	#IS_SAI_BLOCK_TRISTATE_MANAGEMENT
(
STATE
(((STATE=
SAI_Ouut_NRd
) ||\

427 ((
STATE
=
SAI_Ouut_Rd
))

	)

436 
	#SAI_Thshd_FIFOEmy
 ((
ut32_t
)0x00000000)

	)

437 
	#SAI_FIFOThshd_1QurFu
 ((
ut32_t
)0x00000001)

	)

438 
	#SAI_FIFOThshd_HfFu
 ((
ut32_t
)0x00000002)

	)

439 
	#SAI_FIFOThshd_3QursFu
 ((
ut32_t
)0x00000003)

	)

440 
	#SAI_FIFOThshd_Fu
 ((
ut32_t
)0x00000004)

	)

441 
	#IS_SAI_BLOCK_FIFO_THRESHOLD
(
THRESHOLD
(((THRESHOLD=
SAI_Thshd_FIFOEmy
) || \

442 ((
THRESHOLD
=
SAI_FIFOThshd_1QurFu
) || \

443 ((
THRESHOLD
=
SAI_FIFOThshd_HfFu
) || \

444 ((
THRESHOLD
=
SAI_FIFOThshd_3QursFu
) || \

445 ((
THRESHOLD
=
SAI_FIFOThshd_Fu
))

	)

454 
	#SAI_NoComndg
 ((
ut32_t
)0x00000000)

	)

455 
	#SAI_ULaw_1CPL_Comndg
 ((
ut32_t
)0x00008000)

	)

456 
	#SAI_ALaw_1CPL_Comndg
 ((
ut32_t
)0x0000C000)

	)

457 
	#SAI_ULaw_2CPL_Comndg
 ((
ut32_t
)0x0000A000)

	)

458 
	#SAI_ALaw_2CPL_Comndg
 ((
ut32_t
)0x0000E000)

	)

459 
	#IS_SAI_BLOCK_COMPANDING_MODE
(
MODE
(((MODE=
SAI_NoComndg
) || \

460 ((
MODE
=
SAI_ULaw_1CPL_Comndg
) || \

461 ((
MODE
=
SAI_ALaw_1CPL_Comndg
) || \

462 ((
MODE
=
SAI_ULaw_2CPL_Comndg
) || \

463 ((
MODE
=
SAI_ALaw_2CPL_Comndg
))

	)

472 
	#SAI_ZoVue
 ((
ut32_t
)0x00000000)

	)

473 
	#SAI_LaStVue
 ((
ut32_t
)
SAI_xCR2_MUTEVAL
)

	)

474 
	#IS_SAI_BLOCK_MUTE_VALUE
(
VALUE
(((VALUE=
SAI_ZoVue
) || \

475 ((
VALUE
=
SAI_LaStVue
))

	)

484 
	#IS_SAI_BLOCK_MUTE_COUNTER
(
COUNTER
((COUNTER<63)

	)

494 
	#SAI_IT_OVRUDR
 ((
ut32_t
)
SAI_xIMR_OVRUDRIE
)

	)

495 
	#SAI_IT_MUTEDET
 ((
ut32_t
)
SAI_xIMR_MUTEDETIE
)

	)

496 
	#SAI_IT_WCKCFG
 ((
ut32_t
)
SAI_xIMR_WCKCFGIE
)

	)

497 
	#SAI_IT_FREQ
 ((
ut32_t
)
SAI_xIMR_FREQIE
)

	)

498 
	#SAI_IT_CNRDY
 ((
ut32_t
)
SAI_xIMR_CNRDYIE
)

	)

499 
	#SAI_IT_AFSDET
 ((
ut32_t
)
SAI_xIMR_AFSDETIE
)

	)

500 
	#SAI_IT_LFSDET
 ((
ut32_t
)
SAI_xIMR_LFSDETIE
)

	)

502 
	#IS_SAI_BLOCK_CONFIG_IT
(
IT
(((IT=
SAI_IT_OVRUDR
) || \

503 ((
IT
=
SAI_IT_MUTEDET
) || \

504 ((
IT
=
SAI_IT_WCKCFG
) || \

505 ((
IT
=
SAI_IT_FREQ
) || \

506 ((
IT
=
SAI_IT_CNRDY
) || \

507 ((
IT
=
SAI_IT_AFSDET
) || \

508 ((
IT
=
SAI_IT_LFSDET
))

	)

517 
	#SAI_FLAG_OVRUDR
 ((
ut32_t
)
SAI_xSR_OVRUDR
)

	)

518 
	#SAI_FLAG_MUTEDET
 ((
ut32_t
)
SAI_xSR_MUTEDET
)

	)

519 
	#SAI_FLAG_WCKCFG
 ((
ut32_t
)
SAI_xSR_WCKCFG
)

	)

520 
	#SAI_FLAG_FREQ
 ((
ut32_t
)
SAI_xSR_FREQ
)

	)

521 
	#SAI_FLAG_CNRDY
 ((
ut32_t
)
SAI_xSR_CNRDY
)

	)

522 
	#SAI_FLAG_AFSDET
 ((
ut32_t
)
SAI_xSR_AFSDET
)

	)

523 
	#SAI_FLAG_LFSDET
 ((
ut32_t
)
SAI_xSR_LFSDET
)

	)

525 
	#IS_SAI_BLOCK_GET_FLAG
(
FLAG
(((FLAG=
SAI_FLAG_OVRUDR
) || \

526 ((
FLAG
=
SAI_FLAG_MUTEDET
) || \

527 ((
FLAG
=
SAI_FLAG_WCKCFG
) || \

528 ((
FLAG
=
SAI_FLAG_FREQ
) || \

529 ((
FLAG
=
SAI_FLAG_CNRDY
) || \

530 ((
FLAG
=
SAI_FLAG_AFSDET
) || \

531 ((
FLAG
=
SAI_FLAG_LFSDET
))

	)

533 
	#IS_SAI_BLOCK_CLEAR_FLAG
(
FLAG
(((FLAG=
SAI_FLAG_OVRUDR
) || \

534 ((
FLAG
=
SAI_FLAG_MUTEDET
) || \

535 ((
FLAG
=
SAI_FLAG_WCKCFG
) || \

536 ((
FLAG
=
SAI_FLAG_FREQ
) || \

537 ((
FLAG
=
SAI_FLAG_CNRDY
) || \

538 ((
FLAG
=
SAI_FLAG_AFSDET
) || \

539 ((
FLAG
=
SAI_FLAG_LFSDET
))

	)

547 
	#SAI_FIFOStus_Emy
 ((
ut32_t
)0x00000000)

	)

548 
	#SAI_FIFOStus_Less1QurFu
 ((
ut32_t
)0x00010000)

	)

549 
	#SAI_FIFOStus_1QurFu
 ((
ut32_t
)0x00020000)

	)

550 
	#SAI_FIFOStus_HfFu
 ((
ut32_t
)0x00030000)

	)

551 
	#SAI_FIFOStus_3QursFu
 ((
ut32_t
)0x00040000)

	)

552 
	#SAI_FIFOStus_Fu
 ((
ut32_t
)0x00050000)

	)

554 
	#IS_SAI_BLOCK_FIFO_STATUS
(
STATUS
(((STATUS=
SAI_FIFOStus_Less1QurFu
 ) || \

555 ((
STATUS
=
SAI_FIFOStus_HfFu
) || \

556 ((
STATUS
=
SAI_FIFOStus_1QurFu
) || \

557 ((
STATUS
=
SAI_FIFOStus_3QursFu
) || \

558 ((
STATUS
=
SAI_FIFOStus_Fu
) || \

559 ((
STATUS
=
SAI_FIFOStus_Emy
))

	)

573 
SAI_DeIn
(
SAI_TyDef
* 
SAIx
);

576 
SAI_In
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_InTyDef
* 
SAI_InSu
);

577 
SAI_FmeIn
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_FmeInTyDef
* 
SAI_FmeInSu
);

578 
SAI_SlIn
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_SlInTyDef
* 
SAI_SlInSu
);

579 
SAI_SuIn
(
SAI_InTyDef
* 
SAI_InSu
);

580 
SAI_FmeSuIn
(
SAI_FmeInTyDef
* 
SAI_FmeInSu
);

581 
SAI_SlSuIn
(
SAI_SlInTyDef
* 
SAI_SlInSu
);

583 
SAI_Cmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
);

584 
SAI_MoModeCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_Mo_SeoMode
);

585 
SAI_TRISCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_TRIS
);

586 
SAI_ComndgModeCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_ComndgMode
);

587 
SAI_MuModeCmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
);

588 
SAI_MuVueCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_MuVue
);

589 
SAI_MuFmeCouCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_MuCou
);

590 
SAI_FlushFIFO
(
SAI_Block_TyDef
* 
SAI_Block_x
);

593 
SAI_SdDa
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
Da
);

594 
ut32_t
 
SAI_ReiveDa
(
SAI_Block_TyDef
* 
SAI_Block_x
);

597 
SAI_DMACmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
);

600 
SAI_ITCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
, 
FuniڮS
 
NewS
);

601 
FgStus
 
SAI_GFgStus
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_FLAG
);

602 
SAI_CˬFg
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_FLAG
);

603 
ITStus
 
SAI_GITStus
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
);

604 
SAI_CˬITPdgB
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
);

605 
FuniڮS
 
SAI_GCmdStus
(
SAI_Block_TyDef
* 
SAI_Block_x
);

606 
ut32_t
 
SAI_GFIFOStus
(
SAI_Block_TyDef
* 
SAI_Block_x
);

617 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_sdio.h

30 #ide
__STM32F4xx_SDIO_H


31 
	#__STM32F4xx_SDIO_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

52 
ut32_t
 
SDIO_ClockEdge
;

55 
ut32_t
 
SDIO_ClockByss
;

59 
ut32_t
 
SDIO_ClockPowSave
;

63 
ut32_t
 
SDIO_BusWide
;

66 
ut32_t
 
SDIO_HdweFlowCڌ
;

69 
ut8_t
 
SDIO_ClockDiv
;

72 } 
	tSDIO_InTyDef
;

76 
ut32_t
 
SDIO_Argumt
;

81 
ut32_t
 
SDIO_CmdIndex
;

83 
ut32_t
 
SDIO_Reڣ
;

86 
ut32_t
 
SDIO_Wa
;

89 
ut32_t
 
SDIO_CPSM
;

92 } 
	tSDIO_CmdInTyDef
;

96 
ut32_t
 
SDIO_DaTimeOut
;

98 
ut32_t
 
SDIO_DaLgth
;

100 
ut32_t
 
SDIO_DaBlockSize
;

103 
ut32_t
 
SDIO_TnsrD
;

107 
ut32_t
 
SDIO_TnsrMode
;

110 
ut32_t
 
SDIO_DPSM
;

113 } 
	tSDIO_DaInTyDef
;

126 
	#SDIO_ClockEdge_Risg
 ((
ut32_t
)0x00000000)

	)

127 
	#SDIO_ClockEdge_Flg
 ((
ut32_t
)0x00002000)

	)

128 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
(((EDGE=
SDIO_ClockEdge_Risg
) || \

129 ((
EDGE
=
SDIO_ClockEdge_Flg
))

	)

138 
	#SDIO_ClockByss_Dib
 ((
ut32_t
)0x00000000)

	)

139 
	#SDIO_ClockByss_Eb
 ((
ut32_t
)0x00000400)

	)

140 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
(((BYPASS=
SDIO_ClockByss_Dib
) || \

141 ((
BYPASS
=
SDIO_ClockByss_Eb
))

	)

150 
	#SDIO_ClockPowSave_Dib
 ((
ut32_t
)0x00000000)

	)

151 
	#SDIO_ClockPowSave_Eb
 ((
ut32_t
)0x00000200)

	)

152 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
(((SAVE=
SDIO_ClockPowSave_Dib
) || \

153 ((
SAVE
=
SDIO_ClockPowSave_Eb
))

	)

162 
	#SDIO_BusWide_1b
 ((
ut32_t
)0x00000000)

	)

163 
	#SDIO_BusWide_4b
 ((
ut32_t
)0x00000800)

	)

164 
	#SDIO_BusWide_8b
 ((
ut32_t
)0x00001000)

	)

165 
	#IS_SDIO_BUS_WIDE
(
WIDE
(((WIDE=
SDIO_BusWide_1b
|| ((WIDE=
SDIO_BusWide_4b
) || \

166 ((
WIDE
=
SDIO_BusWide_8b
))

	)

176 
	#SDIO_HdweFlowCڌ_Dib
 ((
ut32_t
)0x00000000)

	)

177 
	#SDIO_HdweFlowCڌ_Eb
 ((
ut32_t
)0x00004000)

	)

178 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
(((CONTROL=
SDIO_HdweFlowCڌ_Dib
) || \

179 ((
CONTROL
=
SDIO_HdweFlowCڌ_Eb
))

	)

188 
	#SDIO_PowS_OFF
 ((
ut32_t
)0x00000000)

	)

189 
	#SDIO_PowS_ON
 ((
ut32_t
)0x00000003)

	)

190 
	#IS_SDIO_POWER_STATE
(
STATE
(((STATE=
SDIO_PowS_OFF
|| ((STATE=
SDIO_PowS_ON
))

	)

200 
	#SDIO_IT_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

201 
	#SDIO_IT_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

202 
	#SDIO_IT_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

203 
	#SDIO_IT_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

204 
	#SDIO_IT_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

205 
	#SDIO_IT_RXOVERR
 ((
ut32_t
)0x00000020)

	)

206 
	#SDIO_IT_CMDREND
 ((
ut32_t
)0x00000040)

	)

207 
	#SDIO_IT_CMDSENT
 ((
ut32_t
)0x00000080)

	)

208 
	#SDIO_IT_DATAEND
 ((
ut32_t
)0x00000100)

	)

209 
	#SDIO_IT_STBITERR
 ((
ut32_t
)0x00000200)

	)

210 
	#SDIO_IT_DBCKEND
 ((
ut32_t
)0x00000400)

	)

211 
	#SDIO_IT_CMDACT
 ((
ut32_t
)0x00000800)

	)

212 
	#SDIO_IT_TXACT
 ((
ut32_t
)0x00001000)

	)

213 
	#SDIO_IT_RXACT
 ((
ut32_t
)0x00002000)

	)

214 
	#SDIO_IT_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

215 
	#SDIO_IT_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

216 
	#SDIO_IT_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

217 
	#SDIO_IT_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

218 
	#SDIO_IT_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

219 
	#SDIO_IT_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

220 
	#SDIO_IT_TXDAVL
 ((
ut32_t
)0x00100000)

	)

221 
	#SDIO_IT_RXDAVL
 ((
ut32_t
)0x00200000)

	)

222 
	#SDIO_IT_SDIOIT
 ((
ut32_t
)0x00400000)

	)

223 
	#SDIO_IT_CEATAEND
 ((
ut32_t
)0x00800000)

	)

224 
	#IS_SDIO_IT
(
IT
((((IT& (
ut32_t
)0xFF000000=0x00&& ((IT!(ut32_t)0x00))

	)

233 
	#IS_SDIO_CMD_INDEX
(
INDEX
((INDEX< 0x40)

	)

242 
	#SDIO_Reڣ_No
 ((
ut32_t
)0x00000000)

	)

243 
	#SDIO_Reڣ_Sht
 ((
ut32_t
)0x00000040)

	)

244 
	#SDIO_Reڣ_Lg
 ((
ut32_t
)0x000000C0)

	)

245 
	#IS_SDIO_RESPONSE
(
RESPONSE
(((RESPONSE=
SDIO_Reڣ_No
) || \

246 ((
RESPONSE
=
SDIO_Reڣ_Sht
) || \

247 ((
RESPONSE
=
SDIO_Reڣ_Lg
))

	)

256 
	#SDIO_Wa_No
 ((
ut32_t
)0x00000000

	)

257 
	#SDIO_Wa_IT
 ((
ut32_t
)0x00000100

	)

258 
	#SDIO_Wa_Pd
 ((
ut32_t
)0x00000200

	)

259 
	#IS_SDIO_WAIT
(
WAIT
(((WAIT=
SDIO_Wa_No
|| ((WAIT=
SDIO_Wa_IT
) || \

260 ((
WAIT
=
SDIO_Wa_Pd
))

	)

269 
	#SDIO_CPSM_Dib
 ((
ut32_t
)0x00000000)

	)

270 
	#SDIO_CPSM_Eb
 ((
ut32_t
)0x00000400)

	)

271 
	#IS_SDIO_CPSM
(
CPSM
(((CPSM=
SDIO_CPSM_Eb
|| ((CPSM=
SDIO_CPSM_Dib
))

	)

280 
	#SDIO_RESP1
 ((
ut32_t
)0x00000000)

	)

281 
	#SDIO_RESP2
 ((
ut32_t
)0x00000004)

	)

282 
	#SDIO_RESP3
 ((
ut32_t
)0x00000008)

	)

283 
	#SDIO_RESP4
 ((
ut32_t
)0x0000000C)

	)

284 
	#IS_SDIO_RESP
(
RESP
(((RESP=
SDIO_RESP1
|| ((RESP=
SDIO_RESP2
) || \

285 ((
RESP
=
SDIO_RESP3
|| ((RESP=
SDIO_RESP4
))

	)

294 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
((LENGTH<0x01FFFFFF)

	)

303 
	#SDIO_DaBlockSize_1b
 ((
ut32_t
)0x00000000)

	)

304 
	#SDIO_DaBlockSize_2b
 ((
ut32_t
)0x00000010)

	)

305 
	#SDIO_DaBlockSize_4b
 ((
ut32_t
)0x00000020)

	)

306 
	#SDIO_DaBlockSize_8b
 ((
ut32_t
)0x00000030)

	)

307 
	#SDIO_DaBlockSize_16b
 ((
ut32_t
)0x00000040)

	)

308 
	#SDIO_DaBlockSize_32b
 ((
ut32_t
)0x00000050)

	)

309 
	#SDIO_DaBlockSize_64b
 ((
ut32_t
)0x00000060)

	)

310 
	#SDIO_DaBlockSize_128b
 ((
ut32_t
)0x00000070)

	)

311 
	#SDIO_DaBlockSize_256b
 ((
ut32_t
)0x00000080)

	)

312 
	#SDIO_DaBlockSize_512b
 ((
ut32_t
)0x00000090)

	)

313 
	#SDIO_DaBlockSize_1024b
 ((
ut32_t
)0x000000A0)

	)

314 
	#SDIO_DaBlockSize_2048b
 ((
ut32_t
)0x000000B0)

	)

315 
	#SDIO_DaBlockSize_4096b
 ((
ut32_t
)0x000000C0)

	)

316 
	#SDIO_DaBlockSize_8192b
 ((
ut32_t
)0x000000D0)

	)

317 
	#SDIO_DaBlockSize_16384b
 ((
ut32_t
)0x000000E0)

	)

318 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
(((SIZE=
SDIO_DaBlockSize_1b
) || \

319 ((
SIZE
=
SDIO_DaBlockSize_2b
) || \

320 ((
SIZE
=
SDIO_DaBlockSize_4b
) || \

321 ((
SIZE
=
SDIO_DaBlockSize_8b
) || \

322 ((
SIZE
=
SDIO_DaBlockSize_16b
) || \

323 ((
SIZE
=
SDIO_DaBlockSize_32b
) || \

324 ((
SIZE
=
SDIO_DaBlockSize_64b
) || \

325 ((
SIZE
=
SDIO_DaBlockSize_128b
) || \

326 ((
SIZE
=
SDIO_DaBlockSize_256b
) || \

327 ((
SIZE
=
SDIO_DaBlockSize_512b
) || \

328 ((
SIZE
=
SDIO_DaBlockSize_1024b
) || \

329 ((
SIZE
=
SDIO_DaBlockSize_2048b
) || \

330 ((
SIZE
=
SDIO_DaBlockSize_4096b
) || \

331 ((
SIZE
=
SDIO_DaBlockSize_8192b
) || \

332 ((
SIZE
=
SDIO_DaBlockSize_16384b
))

	)

341 
	#SDIO_TnsrD_ToCd
 ((
ut32_t
)0x00000000)

	)

342 
	#SDIO_TnsrD_ToSDIO
 ((
ut32_t
)0x00000002)

	)

343 
	#IS_SDIO_TRANSFER_DIR
(
DIR
(((DIR=
SDIO_TnsrD_ToCd
) || \

344 ((
DIR
=
SDIO_TnsrD_ToSDIO
))

	)

353 
	#SDIO_TnsrMode_Block
 ((
ut32_t
)0x00000000)

	)

354 
	#SDIO_TnsrMode_Sm
 ((
ut32_t
)0x00000004)

	)

355 
	#IS_SDIO_TRANSFER_MODE
(
MODE
(((MODE=
SDIO_TnsrMode_Sm
) || \

356 ((
MODE
=
SDIO_TnsrMode_Block
))

	)

365 
	#SDIO_DPSM_Dib
 ((
ut32_t
)0x00000000)

	)

366 
	#SDIO_DPSM_Eb
 ((
ut32_t
)0x00000001)

	)

367 
	#IS_SDIO_DPSM
(
DPSM
(((DPSM=
SDIO_DPSM_Eb
|| ((DPSM=
SDIO_DPSM_Dib
))

	)

376 
	#SDIO_FLAG_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

377 
	#SDIO_FLAG_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

378 
	#SDIO_FLAG_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

379 
	#SDIO_FLAG_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

380 
	#SDIO_FLAG_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

381 
	#SDIO_FLAG_RXOVERR
 ((
ut32_t
)0x00000020)

	)

382 
	#SDIO_FLAG_CMDREND
 ((
ut32_t
)0x00000040)

	)

383 
	#SDIO_FLAG_CMDSENT
 ((
ut32_t
)0x00000080)

	)

384 
	#SDIO_FLAG_DATAEND
 ((
ut32_t
)0x00000100)

	)

385 
	#SDIO_FLAG_STBITERR
 ((
ut32_t
)0x00000200)

	)

386 
	#SDIO_FLAG_DBCKEND
 ((
ut32_t
)0x00000400)

	)

387 
	#SDIO_FLAG_CMDACT
 ((
ut32_t
)0x00000800)

	)

388 
	#SDIO_FLAG_TXACT
 ((
ut32_t
)0x00001000)

	)

389 
	#SDIO_FLAG_RXACT
 ((
ut32_t
)0x00002000)

	)

390 
	#SDIO_FLAG_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

391 
	#SDIO_FLAG_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

392 
	#SDIO_FLAG_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

393 
	#SDIO_FLAG_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

394 
	#SDIO_FLAG_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

395 
	#SDIO_FLAG_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

396 
	#SDIO_FLAG_TXDAVL
 ((
ut32_t
)0x00100000)

	)

397 
	#SDIO_FLAG_RXDAVL
 ((
ut32_t
)0x00200000)

	)

398 
	#SDIO_FLAG_SDIOIT
 ((
ut32_t
)0x00400000)

	)

399 
	#SDIO_FLAG_CEATAEND
 ((
ut32_t
)0x00800000)

	)

400 
	#IS_SDIO_FLAG
(
FLAG
(((FLAG=
SDIO_FLAG_CCRCFAIL
) || \

401 ((
FLAG
=
SDIO_FLAG_DCRCFAIL
) || \

402 ((
FLAG
=
SDIO_FLAG_CTIMEOUT
) || \

403 ((
FLAG
=
SDIO_FLAG_DTIMEOUT
) || \

404 ((
FLAG
=
SDIO_FLAG_TXUNDERR
) || \

405 ((
FLAG
=
SDIO_FLAG_RXOVERR
) || \

406 ((
FLAG
=
SDIO_FLAG_CMDREND
) || \

407 ((
FLAG
=
SDIO_FLAG_CMDSENT
) || \

408 ((
FLAG
=
SDIO_FLAG_DATAEND
) || \

409 ((
FLAG
=
SDIO_FLAG_STBITERR
) || \

410 ((
FLAG
=
SDIO_FLAG_DBCKEND
) || \

411 ((
FLAG
=
SDIO_FLAG_CMDACT
) || \

412 ((
FLAG
=
SDIO_FLAG_TXACT
) || \

413 ((
FLAG
=
SDIO_FLAG_RXACT
) || \

414 ((
FLAG
=
SDIO_FLAG_TXFIFOHE
) || \

415 ((
FLAG
=
SDIO_FLAG_RXFIFOHF
) || \

416 ((
FLAG
=
SDIO_FLAG_TXFIFOF
) || \

417 ((
FLAG
=
SDIO_FLAG_RXFIFOF
) || \

418 ((
FLAG
=
SDIO_FLAG_TXFIFOE
) || \

419 ((
FLAG
=
SDIO_FLAG_RXFIFOE
) || \

420 ((
FLAG
=
SDIO_FLAG_TXDAVL
) || \

421 ((
FLAG
=
SDIO_FLAG_RXDAVL
) || \

422 ((
FLAG
=
SDIO_FLAG_SDIOIT
) || \

423 ((
FLAG
=
SDIO_FLAG_CEATAEND
))

	)

425 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFF3FF800=0x00&& ((FLAG!(ut32_t)0x00))

	)

427 
	#IS_SDIO_GET_IT
(
IT
(((IT=
SDIO_IT_CCRCFAIL
) || \

428 ((
IT
=
SDIO_IT_DCRCFAIL
) || \

429 ((
IT
=
SDIO_IT_CTIMEOUT
) || \

430 ((
IT
=
SDIO_IT_DTIMEOUT
) || \

431 ((
IT
=
SDIO_IT_TXUNDERR
) || \

432 ((
IT
=
SDIO_IT_RXOVERR
) || \

433 ((
IT
=
SDIO_IT_CMDREND
) || \

434 ((
IT
=
SDIO_IT_CMDSENT
) || \

435 ((
IT
=
SDIO_IT_DATAEND
) || \

436 ((
IT
=
SDIO_IT_STBITERR
) || \

437 ((
IT
=
SDIO_IT_DBCKEND
) || \

438 ((
IT
=
SDIO_IT_CMDACT
) || \

439 ((
IT
=
SDIO_IT_TXACT
) || \

440 ((
IT
=
SDIO_IT_RXACT
) || \

441 ((
IT
=
SDIO_IT_TXFIFOHE
) || \

442 ((
IT
=
SDIO_IT_RXFIFOHF
) || \

443 ((
IT
=
SDIO_IT_TXFIFOF
) || \

444 ((
IT
=
SDIO_IT_RXFIFOF
) || \

445 ((
IT
=
SDIO_IT_TXFIFOE
) || \

446 ((
IT
=
SDIO_IT_RXFIFOE
) || \

447 ((
IT
=
SDIO_IT_TXDAVL
) || \

448 ((
IT
=
SDIO_IT_RXDAVL
) || \

449 ((
IT
=
SDIO_IT_SDIOIT
) || \

450 ((
IT
=
SDIO_IT_CEATAEND
))

	)

452 
	#IS_SDIO_CLEAR_IT
(
IT
((((IT& (
ut32_t
)0xFF3FF800=0x00&& ((IT!(ut32_t)0x00))

	)

462 
	#SDIO_RdWaMode_DATA2
 ((
ut32_t
)0x00000000)

	)

463 
	#SDIO_RdWaMode_CLK
 ((
ut32_t
)0x00000001)

	)

464 
	#IS_SDIO_READWAIT_MODE
(
MODE
(((MODE=
SDIO_RdWaMode_CLK
) || \

465 ((
MODE
=
SDIO_RdWaMode_DATA2
))

	)

477 
SDIO_DeIn
();

480 
SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
);

481 
SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
);

482 
SDIO_ClockCmd
(
FuniڮS
 
NewS
);

483 
SDIO_SPowS
(
ut32_t
 
SDIO_PowS
);

484 
ut32_t
 
SDIO_GPowS
();

487 
SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
);

488 
SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
);

489 
ut8_t
 
SDIO_GCommdReڣ
();

490 
ut32_t
 
SDIO_GReڣ
(ut32_
SDIO_RESP
);

493 
SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

494 
SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

495 
ut32_t
 
SDIO_GDaCou
();

496 
ut32_t
 
SDIO_RdDa
();

497 
SDIO_WreDa
(
ut32_t
 
Da
);

498 
ut32_t
 
SDIO_GFIFOCou
();

501 
SDIO_SSDIORdWa
(
FuniڮS
 
NewS
);

502 
SDIO_StSDIORdWa
(
FuniڮS
 
NewS
);

503 
SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
);

504 
SDIO_SSDIOOti
(
FuniڮS
 
NewS
);

505 
SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
);

508 
SDIO_CommdComiCmd
(
FuniڮS
 
NewS
);

509 
SDIO_CEATAITCmd
(
FuniڮS
 
NewS
);

510 
SDIO_SdCEATACmd
(
FuniڮS
 
NewS
);

513 
SDIO_DMACmd
(
FuniڮS
 
NewS
);

516 
SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
);

517 
FgStus
 
SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
);

518 
SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
);

519 
ITStus
 
SDIO_GITStus
(
ut32_t
 
SDIO_IT
);

520 
SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
);

522 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_spdifrx.h

30 #ide
__STM32F4xx_SPDIFRX_H


31 
	#__STM32F4xx_SPDIFRX_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

47 #i
defed
(
STM32F446xx
)

54 
ut32_t
 
SPDIFRX_IutSei
;

57 
ut32_t
 
SPDIFRX_Rrs
;

60 
ut32_t
 
SPDIFRX_WaFAivy
;

63 
ut32_t
 
SPDIFRX_ChlSei
;

66 
ut32_t
 
SPDIFRX_DaFm
;

69 
ut32_t
 
SPDIFRX_SoMode
;

71 }
	tSPDIFRX_InTyDef
;

79 
	#IS_SPDIFRX_PERIPH
(
PERIPH
(((PERIPH=
SPDIFRX
))

	)

84 
	#SPDIFRX_Iut_IN0
 ((
ut32_t
)0x00000000)

	)

85 
	#SPDIFRX_Iut_IN1
 ((
ut32_t
)0x00010000)

	)

86 
	#SPDIFRX_Iut_IN2
 ((
ut32_t
)0x00020000)

	)

87 
	#SPDIFRX_Iut_IN3
 ((
ut32_t
)0x00030000)

	)

88 
	#IS_SPDIFRX_INPUT_SELECT
(
INPUT
(((INPUT=
SPDIFRX_Iut_IN1
) || \

89 ((
INPUT
=
SPDIFRX_Iut_IN2
) || \

90 ((
INPUT
=
SPDIFRX_Iut_IN3
) || \

91 ((
INPUT
=
SPDIFRX_Iut_IN0
))

	)

99 
	#SPDIFRX_1MAX_RETRIES
 ((
ut32_t
)0x00000000)

	)

100 
	#SPDIFRX_4MAX_RETRIES
 ((
ut32_t
)0x00001000)

	)

101 
	#SPDIFRX_16MAX_RETRIES
 ((
ut32_t
)0x00002000)

	)

102 
	#SPDIFRX_64MAX_RETRIES
 ((
ut32_t
)0x00003000)

	)

103 
	#IS_SPDIFRX_MAX_RETRIES
(
RET
(((RET=
SPDIFRX_1MAX_RETRIES
) || \

104 ((
RET
=
SPDIFRX_4MAX_RETRIES
) || \

105 ((
RET
=
SPDIFRX_16MAX_RETRIES
) || \

106 ((
RET
=
SPDIFRX_64MAX_RETRIES
))

	)

114 
	#SPDIFRX_WaFAivy_Off
 ((
ut32_t
)0x00000000)

	)

115 
	#SPDIFRX_WaFAivy_On
 ((
ut32_t
)
SPDIFRX_CR_WFA
)

	)

116 
	#IS_SPDIFRX_WAIT_FOR_ACTIVITY
(
VAL
(((VAL=
SPDIFRX_WaFAivy_On
) || \

117 ((
VAL
=
SPDIFRX_WaFAivy_Off
))

	)

125 
	#SPDIFRX_Se_Chl_A
 ((
ut32_t
)0x00000000)

	)

126 
	#SPDIFRX_Se_Chl_B
 ((
ut32_t
)
SPDIFRX_CR_CHSEL
)

	)

127 
	#IS_SPDIFRX_CHANNEL
(
CHANNEL
(((CHANNEL=
SPDIFRX_Se_Chl_A
) || \

128 ((
CHANNEL
=
SPDIFRX_Se_Chl_B
))

	)

136 
	#SPDIFRX_LSB_DaFm
 ((
ut32_t
)0x00000000)

	)

137 
	#SPDIFRX_MSB_DaFm
 ((
ut32_t
)0x00000010)

	)

138 
	#SPDIFRX_32BITS_DaFm
 ((
ut32_t
)0x00000020)

	)

139 
	#IS_SPDIFRX_DATA_FORMAT
(
FORMAT
(((FORMAT=
SPDIFRX_LSB_DaFm
) || \

140 ((
FORMAT
=
SPDIFRX_MSB_DaFm
) || \

141 ((
FORMAT
=
SPDIFRX_32BITS_DaFm
))

	)

149 
	#SPDIFRX_SoMode_Dibd
 ((
ut32_t
)0x00000000)

	)

150 
	#SPDIFRX_SoMode_Ebd
 ((
ut32_t
)
SPDIFRX_CR_RXSTEO
)

	)

151 
	#IS_STEREO_MODE
(
MODE
(((MODE=
SPDIFRX_SoMode_Dibd
) || \

152 ((
MODE
=
SPDIFRX_SoMode_Ebd
))

	)

160 
	#SPDIFRX_STATE_IDLE
 ((
ut32_t
)0x00000000)

	)

161 
	#SPDIFRX_STATE_SYNC
 ((
ut32_t
)0x00000001)

	)

162 
	#SPDIFRX_STATE_RCV
 ((
ut32_t
)
SPDIFRX_CR_SPDIFEN
)

	)

163 
	#IS_SPDIFRX_STATE
(
STATE
(((STATE=
SPDIFRX_STATE_IDLE
) || \

164 ((
STATE
=
SPDIFRX_STATE_SYNC
) || \

165 ((
STATE
=
SPDIFRX_STATE_RCV
))

	)

173 
	#SPDIFRX_IT_RXNE
 ((
ut32_t
)
SPDIFRX_IMR_RXNEIE
)

	)

174 
	#SPDIFRX_IT_CSRNE
 ((
ut32_t
)
SPDIFRX_IMR_CSRNEIE
)

	)

175 
	#SPDIFRX_IT_PERRIE
 ((
ut32_t
)
SPDIFRX_IMR_PERRIE
)

	)

176 
	#SPDIFRX_IT_OVRIE
 ((
ut32_t
)
SPDIFRX_IMR_OVRIE
)

	)

177 
	#SPDIFRX_IT_SBLKIE
 ((
ut32_t
)
SPDIFRX_IMR_SBLKIE
)

	)

178 
	#SPDIFRX_IT_SYNCDIE
 ((
ut32_t
)
SPDIFRX_IMR_SYNCDIE
)

	)

179 
	#SPDIFRX_IT_IFEIE
 ((
ut32_t
)
SPDIFRX_IMR_IFEIE
 )

	)

180 
	#IS_SPDIFRX_CONFIG_IT
(
IT
(((IT=
SPDIFRX_IT_RXNE
) || \

181 ((
IT
=
SPDIFRX_IT_CSRNE
) || \

182 ((
IT
=
SPDIFRX_IT_PERRIE
) || \

183 ((
IT
=
SPDIFRX_IT_OVRIE
) || \

184 ((
IT
=
SPDIFRX_IT_SBLKIE
) || \

185 ((
IT
=
SPDIFRX_IT_SYNCDIE
) || \

186 ((
IT
=
SPDIFRX_IT_IFEIE
))

	)

194 
	#SPDIFRX_FLAG_RXNE
 ((
ut32_t
)
SPDIFRX_SR_RXNE
)

	)

195 
	#SPDIFRX_FLAG_CSRNE
 ((
ut32_t
)
SPDIFRX_SR_CSRNE
)

	)

196 
	#SPDIFRX_FLAG_PERR
 ((
ut32_t
)
SPDIFRX_SR_PERR
)

	)

197 
	#SPDIFRX_FLAG_OVR
 ((
ut32_t
)
SPDIFRX_SR_OVR
)

	)

198 
	#SPDIFRX_FLAG_SBD
 ((
ut32_t
)
SPDIFRX_SR_SBD
)

	)

199 
	#SPDIFRX_FLAG_SYNCD
 ((
ut32_t
)
SPDIFRX_SR_SYNCD
)

	)

200 
	#SPDIFRX_FLAG_FERR
 ((
ut32_t
)
SPDIFRX_SR_FERR
)

	)

201 
	#SPDIFRX_FLAG_SERR
 ((
ut32_t
)
SPDIFRX_SR_SERR
)

	)

202 
	#SPDIFRX_FLAG_TERR
 ((
ut32_t
)
SPDIFRX_SR_TERR
)

	)

203 
	#IS_SPDIFRX_FLAG
(
FLAG
(((FLAG=
SPDIFRX_FLAG_RXNE
|| ((FLAG=
SPDIFRX_FLAG_CSRNE
) || \

204 ((
FLAG
=
SPDIFRX_FLAG_PERR
|| ((FLAG=
SPDIFRX_FLAG_OVR
) || \

205 ((
FLAG
=
SPDIFRX_SR_SBD
|| ((FLAG=
SPDIFRX_SR_SYNCD
) || \

206 ((
FLAG
=
SPDIFRX_SR_FERR
|| ((FLAG=
SPDIFRX_SR_SERR
) || \

207 ((
FLAG
=
SPDIFRX_SR_TERR
))

	)

208 
	#IS_SPDIFRX_CLEAR_FLAG
(
FLAG
(((FLAG=
SPDIFRX_FLAG_PERR
|| ((FLAG=
SPDIFRX_FLAG_OVR
) || \

209 ((
FLAG
=
SPDIFRX_SR_SBD
|| ((FLAG=
SPDIFRX_SR_SYNCD
))

	)

222 
SPDIFRX_DeIn
();

225 
SPDIFRX_In
(
SPDIFRX_InTyDef
* 
SPDIFRX_InSu
);

226 
SPDIFRX_SuIn
(
SPDIFRX_InTyDef
* 
SPDIFRX_InSu
);

227 
SPDIFRX_Cmd
(
ut32_t
 
SPDIFRX_S
);

228 
SPDIFRX_SPambTyB
(
FuniڮS
 
NewS
);

229 
SPDIFRX_SUrDaChlStusBs
(
FuniڮS
 
NewS
);

230 
SPDIFRX_SVidyB
(
FuniڮS
 
NewS
);

231 
SPDIFRX_SPyB
(
FuniڮS
 
NewS
);

234 
ut32_t
 
SPDIFRX_ReiveDa
();

237 
SPDIFRX_RxDMACmd
(
FuniڮS
 
NewS
);

238 
SPDIFRX_CbDMACmd
(
FuniڮS
 
NewS
);

241 
SPDIFRX_ITCfig
(
ut32_t
 
SPDIFRX_IT
, 
FuniڮS
 
NewS
);

242 
FgStus
 
SPDIFRX_GFgStus
(
ut32_t
 
SPDIFRX_FLAG
);

243 
SPDIFRX_CˬFg
(
ut32_t
 
SPDIFRX_FLAG
);

244 
ITStus
 
SPDIFRX_GITStus
(
ut32_t
 
SPDIFRX_IT
);

245 
SPDIFRX_CˬITPdgB
(
ut32_t
 
SPDIFRX_IT
);

256 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_spi.h

30 #ide
__STM32F4xx_SPI_H


31 
	#__STM32F4xx_SPI_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut16_t
 
SPI_Dei
;

59 
ut16_t
 
SPI_Mode
;

62 
ut16_t
 
SPI_DaSize
;

65 
ut16_t
 
SPI_CPOL
;

68 
ut16_t
 
SPI_CPHA
;

71 
ut16_t
 
SPI_NSS
;

75 
ut16_t
 
SPI_BaudRePsr
;

81 
ut16_t
 
SPI_FB
;

84 
ut16_t
 
SPI_CRCPynoml
;

85 }
	tSPI_InTyDef
;

94 
ut16_t
 
I2S_Mode
;

97 
ut16_t
 
I2S_Sndd
;

100 
ut16_t
 
I2S_DaFm
;

103 
ut16_t
 
I2S_MCLKOuut
;

106 
ut32_t
 
I2S_AudioFq
;

109 
ut16_t
 
I2S_CPOL
;

111 }
	tI2S_InTyDef
;

119 
	#IS_SPI_ALL_PERIPH
(
PERIPH
(((PERIPH=
SPI1
) || \

120 ((
PERIPH
=
SPI2
) || \

121 ((
PERIPH
=
SPI3
) || \

122 ((
PERIPH
=
SPI4
) || \

123 ((
PERIPH
=
SPI5
) || \

124 ((
PERIPH
=
SPI6
))

	)

126 
	#IS_SPI_ALL_PERIPH_EXT
(
PERIPH
(((PERIPH=
SPI1
) || \

127 ((
PERIPH
=
SPI2
) || \

128 ((
PERIPH
=
SPI3
) || \

129 ((
PERIPH
=
SPI4
) || \

130 ((
PERIPH
=
SPI5
) || \

131 ((
PERIPH
=
SPI6
) || \

132 ((
PERIPH
=
I2S2ext
) || \

133 ((
PERIPH
=
I2S3ext
))

	)

135 
	#IS_SPI_23_PERIPH
(
PERIPH
(((PERIPH=
SPI2
) || \

136 ((
PERIPH
=
SPI3
))

	)

138 
	#IS_SPI_23_PERIPH_EXT
(
PERIPH
(((PERIPH=
SPI2
) || \

139 ((
PERIPH
=
SPI3
) || \

140 ((
PERIPH
=
I2S2ext
) || \

141 ((
PERIPH
=
I2S3ext
))

	)

143 
	#IS_I2S_EXT_PERIPH
(
PERIPH
(((PERIPH=
I2S2ext
) || \

144 ((
PERIPH
=
I2S3ext
))

	)

151 
	#SPI_Dei_2Les_FuDuex
 ((
ut16_t
)0x0000)

	)

152 
	#SPI_Dei_2Les_RxOy
 ((
ut16_t
)0x0400)

	)

153 
	#SPI_Dei_1Le_Rx
 ((
ut16_t
)0x8000)

	)

154 
	#SPI_Dei_1Le_Tx
 ((
ut16_t
)0xC000)

	)

155 
	#IS_SPI_DIRECTION_MODE
(
MODE
(((MODE=
SPI_Dei_2Les_FuDuex
) || \

156 ((
MODE
=
SPI_Dei_2Les_RxOy
) || \

157 ((
MODE
=
SPI_Dei_1Le_Rx
) || \

158 ((
MODE
=
SPI_Dei_1Le_Tx
))

	)

167 
	#SPI_Mode_Ma
 ((
ut16_t
)0x0104)

	)

168 
	#SPI_Mode_Sve
 ((
ut16_t
)0x0000)

	)

169 
	#IS_SPI_MODE
(
MODE
(((MODE=
SPI_Mode_Ma
) || \

170 ((
MODE
=
SPI_Mode_Sve
))

	)

179 
	#SPI_DaSize_16b
 ((
ut16_t
)0x0800)

	)

180 
	#SPI_DaSize_8b
 ((
ut16_t
)0x0000)

	)

181 
	#IS_SPI_DATASIZE
(
DATASIZE
(((DATASIZE=
SPI_DaSize_16b
) || \

182 ((
DATASIZE
=
SPI_DaSize_8b
))

	)

191 
	#SPI_CPOL_Low
 ((
ut16_t
)0x0000)

	)

192 
	#SPI_CPOL_High
 ((
ut16_t
)0x0002)

	)

193 
	#IS_SPI_CPOL
(
CPOL
(((CPOL=
SPI_CPOL_Low
) || \

194 ((
CPOL
=
SPI_CPOL_High
))

	)

203 
	#SPI_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

204 
	#SPI_CPHA_2Edge
 ((
ut16_t
)0x0001)

	)

205 
	#IS_SPI_CPHA
(
CPHA
(((CPHA=
SPI_CPHA_1Edge
) || \

206 ((
CPHA
=
SPI_CPHA_2Edge
))

	)

215 
	#SPI_NSS_So
 ((
ut16_t
)0x0200)

	)

216 
	#SPI_NSS_Hd
 ((
ut16_t
)0x0000)

	)

217 
	#IS_SPI_NSS
(
NSS
(((NSS=
SPI_NSS_So
) || \

218 ((
NSS
=
SPI_NSS_Hd
))

	)

227 
	#SPI_BaudRePsr_2
 ((
ut16_t
)0x0000)

	)

228 
	#SPI_BaudRePsr_4
 ((
ut16_t
)0x0008)

	)

229 
	#SPI_BaudRePsr_8
 ((
ut16_t
)0x0010)

	)

230 
	#SPI_BaudRePsr_16
 ((
ut16_t
)0x0018)

	)

231 
	#SPI_BaudRePsr_32
 ((
ut16_t
)0x0020)

	)

232 
	#SPI_BaudRePsr_64
 ((
ut16_t
)0x0028)

	)

233 
	#SPI_BaudRePsr_128
 ((
ut16_t
)0x0030)

	)

234 
	#SPI_BaudRePsr_256
 ((
ut16_t
)0x0038)

	)

235 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
(((PRESCALER=
SPI_BaudRePsr_2
) || \

236 ((
PRESCALER
=
SPI_BaudRePsr_4
) || \

237 ((
PRESCALER
=
SPI_BaudRePsr_8
) || \

238 ((
PRESCALER
=
SPI_BaudRePsr_16
) || \

239 ((
PRESCALER
=
SPI_BaudRePsr_32
) || \

240 ((
PRESCALER
=
SPI_BaudRePsr_64
) || \

241 ((
PRESCALER
=
SPI_BaudRePsr_128
) || \

242 ((
PRESCALER
=
SPI_BaudRePsr_256
))

	)

251 
	#SPI_FB_MSB
 ((
ut16_t
)0x0000)

	)

252 
	#SPI_FB_LSB
 ((
ut16_t
)0x0080)

	)

253 
	#IS_SPI_FIRST_BIT
(
BIT
(((BIT=
SPI_FB_MSB
) || \

254 ((
BIT
=
SPI_FB_LSB
))

	)

263 
	#I2S_Mode_SveTx
 ((
ut16_t
)0x0000)

	)

264 
	#I2S_Mode_SveRx
 ((
ut16_t
)0x0100)

	)

265 
	#I2S_Mode_MaTx
 ((
ut16_t
)0x0200)

	)

266 
	#I2S_Mode_MaRx
 ((
ut16_t
)0x0300)

	)

267 
	#IS_I2S_MODE
(
MODE
(((MODE=
I2S_Mode_SveTx
) || \

268 ((
MODE
=
I2S_Mode_SveRx
) || \

269 ((
MODE
=
I2S_Mode_MaTx
)|| \

270 ((
MODE
=
I2S_Mode_MaRx
))

	)

280 
	#I2S_Sndd_Phls
 ((
ut16_t
)0x0000)

	)

281 
	#I2S_Sndd_MSB
 ((
ut16_t
)0x0010)

	)

282 
	#I2S_Sndd_LSB
 ((
ut16_t
)0x0020)

	)

283 
	#I2S_Sndd_PCMSht
 ((
ut16_t
)0x0030)

	)

284 
	#I2S_Sndd_PCMLg
 ((
ut16_t
)0x00B0)

	)

285 
	#IS_I2S_STANDARD
(
STANDARD
(((STANDARD=
I2S_Sndd_Phls
) || \

286 ((
STANDARD
=
I2S_Sndd_MSB
) || \

287 ((
STANDARD
=
I2S_Sndd_LSB
) || \

288 ((
STANDARD
=
I2S_Sndd_PCMSht
) || \

289 ((
STANDARD
=
I2S_Sndd_PCMLg
))

	)

298 
	#I2S_DaFm_16b
 ((
ut16_t
)0x0000)

	)

299 
	#I2S_DaFm_16bexnded
 ((
ut16_t
)0x0001)

	)

300 
	#I2S_DaFm_24b
 ((
ut16_t
)0x0003)

	)

301 
	#I2S_DaFm_32b
 ((
ut16_t
)0x0005)

	)

302 
	#IS_I2S_DATA_FORMAT
(
FORMAT
(((FORMAT=
I2S_DaFm_16b
) || \

303 ((
FORMAT
=
I2S_DaFm_16bexnded
) || \

304 ((
FORMAT
=
I2S_DaFm_24b
) || \

305 ((
FORMAT
=
I2S_DaFm_32b
))

	)

314 
	#I2S_MCLKOuut_Eb
 ((
ut16_t
)0x0200)

	)

315 
	#I2S_MCLKOuut_Dib
 ((
ut16_t
)0x0000)

	)

316 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
(((OUTPUT=
I2S_MCLKOuut_Eb
) || \

317 ((
OUTPUT
=
I2S_MCLKOuut_Dib
))

	)

326 
	#I2S_AudioFq_192k
 ((
ut32_t
)192000)

	)

327 
	#I2S_AudioFq_96k
 ((
ut32_t
)96000)

	)

328 
	#I2S_AudioFq_48k
 ((
ut32_t
)48000)

	)

329 
	#I2S_AudioFq_44k
 ((
ut32_t
)44100)

	)

330 
	#I2S_AudioFq_32k
 ((
ut32_t
)32000)

	)

331 
	#I2S_AudioFq_22k
 ((
ut32_t
)22050)

	)

332 
	#I2S_AudioFq_16k
 ((
ut32_t
)16000)

	)

333 
	#I2S_AudioFq_11k
 ((
ut32_t
)11025)

	)

334 
	#I2S_AudioFq_8k
 ((
ut32_t
)8000)

	)

335 
	#I2S_AudioFq_Deu
 ((
ut32_t
)2)

	)

337 
	#IS_I2S_AUDIO_FREQ
(
FREQ
((((FREQ>
I2S_AudioFq_8k
) && \

338 ((
FREQ
<
I2S_AudioFq_192k
)) || \

339 ((
FREQ
=
I2S_AudioFq_Deu
))

	)

348 
	#I2S_CPOL_Low
 ((
ut16_t
)0x0000)

	)

349 
	#I2S_CPOL_High
 ((
ut16_t
)0x0008)

	)

350 
	#IS_I2S_CPOL
(
CPOL
(((CPOL=
I2S_CPOL_Low
) || \

351 ((
CPOL
=
I2S_CPOL_High
))

	)

360 
	#SPI_I2S_DMAReq_Tx
 ((
ut16_t
)0x0002)

	)

361 
	#SPI_I2S_DMAReq_Rx
 ((
ut16_t
)0x0001)

	)

362 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFFFC=0x00&& ((DMAREQ!0x00))

	)

371 
	#SPI_NSSIlSo_S
 ((
ut16_t
)0x0100)

	)

372 
	#SPI_NSSIlSo_Ret
 ((
ut16_t
)0xFEFF)

	)

373 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
(((INTERNAL=
SPI_NSSIlSo_S
) || \

374 ((
INTERNAL
=
SPI_NSSIlSo_Ret
))

	)

383 
	#SPI_CRC_Tx
 ((
ut8_t
)0x00)

	)

384 
	#SPI_CRC_Rx
 ((
ut8_t
)0x01)

	)

385 
	#IS_SPI_CRC
(
CRC
(((CRC=
SPI_CRC_Tx
|| ((CRC=
SPI_CRC_Rx
))

	)

394 
	#SPI_Dei_Rx
 ((
ut16_t
)0xBFFF)

	)

395 
	#SPI_Dei_Tx
 ((
ut16_t
)0x4000)

	)

396 
	#IS_SPI_DIRECTION
(
DIRECTION
(((DIRECTION=
SPI_Dei_Rx
) || \

397 ((
DIRECTION
=
SPI_Dei_Tx
))

	)

406 
	#SPI_I2S_IT_TXE
 ((
ut8_t
)0x71)

	)

407 
	#SPI_I2S_IT_RXNE
 ((
ut8_t
)0x60)

	)

408 
	#SPI_I2S_IT_ERR
 ((
ut8_t
)0x50)

	)

409 
	#I2S_IT_UDR
 ((
ut8_t
)0x53)

	)

410 
	#SPI_I2S_IT_TIFRFE
 ((
ut8_t
)0x58)

	)

412 
	#IS_SPI_I2S_CONFIG_IT
(
IT
(((IT=
SPI_I2S_IT_TXE
) || \

413 ((
IT
=
SPI_I2S_IT_RXNE
) || \

414 ((
IT
=
SPI_I2S_IT_ERR
))

	)

416 
	#SPI_I2S_IT_OVR
 ((
ut8_t
)0x56)

	)

417 
	#SPI_IT_MODF
 ((
ut8_t
)0x55)

	)

418 
	#SPI_IT_CRCERR
 ((
ut8_t
)0x54)

	)

420 
	#IS_SPI_I2S_CLEAR_IT
(
IT
(((IT=
SPI_IT_CRCERR
))

	)

422 
	#IS_SPI_I2S_GET_IT
(
IT
(((IT=
SPI_I2S_IT_RXNE
)|| ((IT=
SPI_I2S_IT_TXE
) || \

423 ((
IT
=
SPI_IT_CRCERR
|| ((IT=
SPI_IT_MODF
) || \

424 ((
IT
=
SPI_I2S_IT_OVR
|| ((IT=
I2S_IT_UDR
) ||\

425 ((
IT
=
SPI_I2S_IT_TIFRFE
))

	)

434 
	#SPI_I2S_FLAG_RXNE
 ((
ut16_t
)0x0001)

	)

435 
	#SPI_I2S_FLAG_TXE
 ((
ut16_t
)0x0002)

	)

436 
	#I2S_FLAG_CHSIDE
 ((
ut16_t
)0x0004)

	)

437 
	#I2S_FLAG_UDR
 ((
ut16_t
)0x0008)

	)

438 
	#SPI_FLAG_CRCERR
 ((
ut16_t
)0x0010)

	)

439 
	#SPI_FLAG_MODF
 ((
ut16_t
)0x0020)

	)

440 
	#SPI_I2S_FLAG_OVR
 ((
ut16_t
)0x0040)

	)

441 
	#SPI_I2S_FLAG_BSY
 ((
ut16_t
)0x0080)

	)

442 
	#SPI_I2S_FLAG_TIFRFE
 ((
ut16_t
)0x0100)

	)

444 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
(((FLAG=
SPI_FLAG_CRCERR
))

	)

445 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
(((FLAG=
SPI_I2S_FLAG_BSY
|| ((FLAG=
SPI_I2S_FLAG_OVR
) || \

446 ((
FLAG
=
SPI_FLAG_MODF
|| ((FLAG=
SPI_FLAG_CRCERR
) || \

447 ((
FLAG
=
I2S_FLAG_UDR
|| ((FLAG=
I2S_FLAG_CHSIDE
) || \

448 ((
FLAG
=
SPI_I2S_FLAG_TXE
|| ((FLAG=
SPI_I2S_FLAG_RXNE
)|| \

449 ((
FLAG
=
SPI_I2S_FLAG_TIFRFE
))

	)

458 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
((POLYNOMIAL>0x1)

	)

467 
	#SPI_DMAReq_Tx
 
SPI_I2S_DMAReq_Tx


	)

468 
	#SPI_DMAReq_Rx
 
SPI_I2S_DMAReq_Rx


	)

469 
	#SPI_IT_TXE
 
SPI_I2S_IT_TXE


	)

470 
	#SPI_IT_RXNE
 
SPI_I2S_IT_RXNE


	)

471 
	#SPI_IT_ERR
 
SPI_I2S_IT_ERR


	)

472 
	#SPI_IT_OVR
 
SPI_I2S_IT_OVR


	)

473 
	#SPI_FLAG_RXNE
 
SPI_I2S_FLAG_RXNE


	)

474 
	#SPI_FLAG_TXE
 
SPI_I2S_FLAG_TXE


	)

475 
	#SPI_FLAG_OVR
 
SPI_I2S_FLAG_OVR


	)

476 
	#SPI_FLAG_BSY
 
SPI_I2S_FLAG_BSY


	)

477 
	#SPI_DeIn
 
SPI_I2S_DeIn


	)

478 
	#SPI_ITCfig
 
SPI_I2S_ITCfig


	)

479 
	#SPI_DMACmd
 
SPI_I2S_DMACmd


	)

480 
	#SPI_SdDa
 
SPI_I2S_SdDa


	)

481 
	#SPI_ReiveDa
 
SPI_I2S_ReiveDa


	)

482 
	#SPI_GFgStus
 
SPI_I2S_GFgStus


	)

483 
	#SPI_CˬFg
 
SPI_I2S_CˬFg


	)

484 
	#SPI_GITStus
 
SPI_I2S_GITStus


	)

485 
	#SPI_CˬITPdgB
 
SPI_I2S_CˬITPdgB


	)

498 
SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
);

501 
SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
);

502 
I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
);

503 
SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
);

504 
I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
);

505 
SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

506 
I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

507 
SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
);

508 
SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
);

509 
SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
);

510 
SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

511 
SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

513 
I2S_FuDuexCfig
(
SPI_TyDef
* 
I2Sxext
, 
I2S_InTyDef
* 
I2S_InSu
);

516 
SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
);

517 
ut16_t
 
SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
);

520 
SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

521 
SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
);

522 
ut16_t
 
SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
);

523 
ut16_t
 
SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
);

526 
SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
);

529 
SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
);

530 
FgStus
 
SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

531 
SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

532 
ITStus
 
SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

533 
SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

535 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_syscfg.h

30 #ide
__STM32F4xx_SYSCFG_H


31 
	#__STM32F4xx_SYSCFG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#EXTI_PtSourGPIOA
 ((
ut8_t
)0x00)

	)

59 
	#EXTI_PtSourGPIOB
 ((
ut8_t
)0x01)

	)

60 
	#EXTI_PtSourGPIOC
 ((
ut8_t
)0x02)

	)

61 
	#EXTI_PtSourGPIOD
 ((
ut8_t
)0x03)

	)

62 
	#EXTI_PtSourGPIOE
 ((
ut8_t
)0x04)

	)

63 
	#EXTI_PtSourGPIOF
 ((
ut8_t
)0x05)

	)

64 
	#EXTI_PtSourGPIOG
 ((
ut8_t
)0x06)

	)

65 
	#EXTI_PtSourGPIOH
 ((
ut8_t
)0x07)

	)

66 
	#EXTI_PtSourGPIOI
 ((
ut8_t
)0x08)

	)

67 
	#EXTI_PtSourGPIOJ
 ((
ut8_t
)0x09)

	)

68 
	#EXTI_PtSourGPIOK
 ((
ut8_t
)0x0A)

	)

70 
	#IS_EXTI_PORT_SOURCE
(
PORTSOURCE
(((PORTSOURCE=
EXTI_PtSourGPIOA
) || \

71 ((
PORTSOURCE
=
EXTI_PtSourGPIOB
) || \

72 ((
PORTSOURCE
=
EXTI_PtSourGPIOC
) || \

73 ((
PORTSOURCE
=
EXTI_PtSourGPIOD
) || \

74 ((
PORTSOURCE
=
EXTI_PtSourGPIOE
) || \

75 ((
PORTSOURCE
=
EXTI_PtSourGPIOF
) || \

76 ((
PORTSOURCE
=
EXTI_PtSourGPIOG
) || \

77 ((
PORTSOURCE
=
EXTI_PtSourGPIOH
) || \

78 ((
PORTSOURCE
=
EXTI_PtSourGPIOI
) || \

79 ((
PORTSOURCE
=
EXTI_PtSourGPIOJ
) || \

80 ((
PORTSOURCE
=
EXTI_PtSourGPIOK
))

	)

90 
	#EXTI_PSour0
 ((
ut8_t
)0x00)

	)

91 
	#EXTI_PSour1
 ((
ut8_t
)0x01)

	)

92 
	#EXTI_PSour2
 ((
ut8_t
)0x02)

	)

93 
	#EXTI_PSour3
 ((
ut8_t
)0x03)

	)

94 
	#EXTI_PSour4
 ((
ut8_t
)0x04)

	)

95 
	#EXTI_PSour5
 ((
ut8_t
)0x05)

	)

96 
	#EXTI_PSour6
 ((
ut8_t
)0x06)

	)

97 
	#EXTI_PSour7
 ((
ut8_t
)0x07)

	)

98 
	#EXTI_PSour8
 ((
ut8_t
)0x08)

	)

99 
	#EXTI_PSour9
 ((
ut8_t
)0x09)

	)

100 
	#EXTI_PSour10
 ((
ut8_t
)0x0A)

	)

101 
	#EXTI_PSour11
 ((
ut8_t
)0x0B)

	)

102 
	#EXTI_PSour12
 ((
ut8_t
)0x0C)

	)

103 
	#EXTI_PSour13
 ((
ut8_t
)0x0D)

	)

104 
	#EXTI_PSour14
 ((
ut8_t
)0x0E)

	)

105 
	#EXTI_PSour15
 ((
ut8_t
)0x0F)

	)

106 
	#IS_EXTI_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
EXTI_PSour0
) || \

107 ((
PINSOURCE
=
EXTI_PSour1
) || \

108 ((
PINSOURCE
=
EXTI_PSour2
) || \

109 ((
PINSOURCE
=
EXTI_PSour3
) || \

110 ((
PINSOURCE
=
EXTI_PSour4
) || \

111 ((
PINSOURCE
=
EXTI_PSour5
) || \

112 ((
PINSOURCE
=
EXTI_PSour6
) || \

113 ((
PINSOURCE
=
EXTI_PSour7
) || \

114 ((
PINSOURCE
=
EXTI_PSour8
) || \

115 ((
PINSOURCE
=
EXTI_PSour9
) || \

116 ((
PINSOURCE
=
EXTI_PSour10
) || \

117 ((
PINSOURCE
=
EXTI_PSour11
) || \

118 ((
PINSOURCE
=
EXTI_PSour12
) || \

119 ((
PINSOURCE
=
EXTI_PSour13
) || \

120 ((
PINSOURCE
=
EXTI_PSour14
) || \

121 ((
PINSOURCE
=
EXTI_PSour15
))

	)

130 
	#SYSCFG_MemyRem_Fsh
 ((
ut8_t
)0x00)

	)

131 
	#SYSCFG_MemyRem_SyemFsh
 ((
ut8_t
)0x01)

	)

132 
	#SYSCFG_MemyRem_SRAM
 ((
ut8_t
)0x03)

	)

133 
	#SYSCFG_MemyRem_SDRAM
 ((
ut8_t
)0x04)

	)

135 #i
defed
 (
STM32F40_41xxx
|| defed(
STM32F412xG
)

136 
	#SYSCFG_MemyRem_FSMC
 ((
ut8_t
)0x02)

	)

139 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

140 
	#SYSCFG_MemyRem_FMC
 ((
ut8_t
)0x02)

	)

143 #i
defed
 (
STM32F446xx
|| defed (
STM32F469_479xx
)

144 
	#SYSCFG_MemyRem_ExtMEM
 ((
ut8_t
)0x02)

	)

147 #i
defed
 (
STM32F40_41xxx
|| defed(
STM32F412xG
)

148 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
) || \

149 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

150 ((
REMAP
=
SYSCFG_MemyRem_SRAM
) || \

151 ((
REMAP
=
SYSCFG_MemyRem_FSMC
))

	)

154 #i
defed
 (
STM32F401xx
|| defed (
STM32F410xx
|| defed (
STM32F411xE
)

155 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
) || \

156 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

157 ((
REMAP
=
SYSCFG_MemyRem_SRAM
))

	)

160 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

161 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
) || \

162 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

163 ((
REMAP
=
SYSCFG_MemyRem_SRAM
) || \

164 ((
REMAP
=
SYSCFG_MemyRem_SDRAM
) || \

165 ((
REMAP
=
SYSCFG_MemyRem_FMC
))

	)

168 #i
defed
 (
STM32F446xx
|| defed (
STM32F469_479xx
)

169 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
) || \

170 ((
REMAP
=
SYSCFG_MemyRem_ExtMEM
) || \

171 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

172 ((
REMAP
=
SYSCFG_MemyRem_SRAM
) || \

173 ((
REMAP
=
SYSCFG_MemyRem_SDRAM
))

	)

176 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
)

177 
	#SYSCFG_Bak_PVD
 
SYSCFG_CFGR2_PVDL


	)

178 
	#SYSCFG_Bak_HdFau
 
SYSCFG_CFGR2_CLL


	)

180 
	#IS_SYSCFG_LOCK_CONFIG
(
BREAK
(((BREAK=
SYSCFG_Bak_PVD
) || \

181 ((
BREAK
=
SYSCFG_Bak_HdFau
))

	)

191 
	#SYSCFG_ETH_MedI_MII
 ((
ut32_t
)0x00000000)

	)

192 
	#SYSCFG_ETH_MedI_RMII
 ((
ut32_t
)0x00000001)

	)

194 
	#IS_SYSCFG_ETH_MEDIA_INTERFACE
(
INTERFACE
(((INTERFACE=
SYSCFG_ETH_MedI_MII
) || \

195 ((
INTERFACE
=
SYSCFG_ETH_MedI_RMII
))

	)

207 
SYSCFG_DeIn
();

208 
SYSCFG_MemyRemCfig
(
ut8_t
 
SYSCFG_MemyRem
);

209 
SYSCFG_MemySwpgBk
(
FuniڮS
 
NewS
);

210 
SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
);

211 
SYSCFG_ETH_MedICfig
(
ut32_t
 
SYSCFG_ETH_MedI
);

212 
SYSCFG_ComntiClCmd
(
FuniڮS
 
NewS
);

213 
FgStus
 
SYSCFG_GComntiClStus
();

214 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
)

215 
SYSCFG_BakCfig
(
ut32_t
 
SYSCFG_Bak
);

217 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_tim.h

30 #ide
__STM32F4xx_TIM_H


31 
	#__STM32F4xx_TIM_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

57 
ut16_t
 
TIM_Psr
;

60 
ut16_t
 
TIM_CouMode
;

63 
ut32_t
 
TIM_Piod
;

67 
ut16_t
 
TIM_ClockDivisi
;

70 
ut8_t
 
TIM_RiCou
;

78 } 
	tTIM_TimeBaInTyDef
;

86 
ut16_t
 
TIM_OCMode
;

89 
ut16_t
 
TIM_OuutS
;

92 
ut16_t
 
TIM_OuutNS
;

96 
ut32_t
 
TIM_Pul
;

99 
ut16_t
 
TIM_OCPެy
;

102 
ut16_t
 
TIM_OCNPެy
;

106 
ut16_t
 
TIM_OCIdS
;

110 
ut16_t
 
TIM_OCNIdS
;

113 } 
	tTIM_OCInTyDef
;

122 
ut16_t
 
TIM_Chl
;

125 
ut16_t
 
TIM_ICPެy
;

128 
ut16_t
 
TIM_ICSei
;

131 
ut16_t
 
TIM_ICPsr
;

134 
ut16_t
 
TIM_ICFr
;

136 } 
	tTIM_ICInTyDef
;

146 
ut16_t
 
TIM_OSSRS
;

149 
ut16_t
 
TIM_OSSIS
;

152 
ut16_t
 
TIM_LOCKLev
;

155 
ut16_t
 
TIM_DdTime
;

159 
ut16_t
 
TIM_Bak
;

162 
ut16_t
 
TIM_BakPެy
;

165 
ut16_t
 
TIM_AutomicOuut
;

167 } 
	tTIM_BDTRInTyDef
;

175 
	#IS_TIM_ALL_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

176 ((
PERIPH
=
TIM2
) || \

177 ((
PERIPH
=
TIM3
) || \

178 ((
PERIPH
=
TIM4
) || \

179 ((
PERIPH
=
TIM5
) || \

180 ((
PERIPH
=
TIM6
) || \

181 ((
PERIPH
=
TIM7
) || \

182 ((
PERIPH
=
TIM8
) || \

183 ((
PERIPH
=
TIM9
) || \

184 ((
PERIPH
=
TIM10
) || \

185 ((
PERIPH
=
TIM11
) || \

186 ((
PERIPH
=
TIM12
) || \

187 (((
PERIPH
=
TIM13
) || \

188 ((
PERIPH
=
TIM14
)))

	)

190 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

191 ((
PERIPH
=
TIM2
) || \

192 ((
PERIPH
=
TIM3
) || \

193 ((
PERIPH
=
TIM4
) || \

194 ((
PERIPH
=
TIM5
) || \

195 ((
PERIPH
=
TIM8
) || \

196 ((
PERIPH
=
TIM9
) || \

197 ((
PERIPH
=
TIM10
) || \

198 ((
PERIPH
=
TIM11
) || \

199 ((
PERIPH
=
TIM12
) || \

200 ((
PERIPH
=
TIM13
) || \

201 ((
PERIPH
=
TIM14
))

	)

204 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

205 ((
PERIPH
=
TIM2
) || \

206 ((
PERIPH
=
TIM3
) || \

207 ((
PERIPH
=
TIM4
) || \

208 ((
PERIPH
=
TIM5
) || \

209 ((
PERIPH
=
TIM8
) || \

210 ((
PERIPH
=
TIM9
) || \

211 ((
PERIPH
=
TIM12
))

	)

213 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

214 ((
PERIPH
=
TIM2
) || \

215 ((
PERIPH
=
TIM3
) || \

216 ((
PERIPH
=
TIM4
) || \

217 ((
PERIPH
=
TIM5
) || \

218 ((
PERIPH
=
TIM8
))

	)

220 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

221 ((
PERIPH
=
TIM8
))

	)

223 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

224 ((
PERIPH
=
TIM2
) || \

225 ((
PERIPH
=
TIM3
) || \

226 ((
PERIPH
=
TIM4
) || \

227 ((
PERIPH
=
TIM5
) || \

228 ((
PERIPH
=
TIM6
) || \

229 ((
PERIPH
=
TIM7
) || \

230 ((
PERIPH
=
TIM8
))

	)

232 
	#IS_TIM_LIST6_PERIPH
(
TIMx
)(((TIMx=
TIM2
) || \

233 ((
TIMx
=
TIM5
) || \

234 ((
TIMx
=
TIM11
))

	)

240 
	#TIM_OCMode_Timg
 ((
ut16_t
)0x0000)

	)

241 
	#TIM_OCMode_Aive
 ((
ut16_t
)0x0010)

	)

242 
	#TIM_OCMode_Iive
 ((
ut16_t
)0x0020)

	)

243 
	#TIM_OCMode_Togg
 ((
ut16_t
)0x0030)

	)

244 
	#TIM_OCMode_PWM1
 ((
ut16_t
)0x0060)

	)

245 
	#TIM_OCMode_PWM2
 ((
ut16_t
)0x0070)

	)

246 
	#IS_TIM_OC_MODE
(
MODE
(((MODE=
TIM_OCMode_Timg
) || \

247 ((
MODE
=
TIM_OCMode_Aive
) || \

248 ((
MODE
=
TIM_OCMode_Iive
) || \

249 ((
MODE
=
TIM_OCMode_Togg
)|| \

250 ((
MODE
=
TIM_OCMode_PWM1
) || \

251 ((
MODE
=
TIM_OCMode_PWM2
))

	)

252 
	#IS_TIM_OCM
(
MODE
(((MODE=
TIM_OCMode_Timg
) || \

253 ((
MODE
=
TIM_OCMode_Aive
) || \

254 ((
MODE
=
TIM_OCMode_Iive
) || \

255 ((
MODE
=
TIM_OCMode_Togg
)|| \

256 ((
MODE
=
TIM_OCMode_PWM1
) || \

257 ((
MODE
=
TIM_OCMode_PWM2
) || \

258 ((
MODE
=
TIM_FdAi_Aive
) || \

259 ((
MODE
=
TIM_FdAi_InAive
))

	)

268 
	#TIM_OPMode_Sg
 ((
ut16_t
)0x0008)

	)

269 
	#TIM_OPMode_Rive
 ((
ut16_t
)0x0000)

	)

270 
	#IS_TIM_OPM_MODE
(
MODE
(((MODE=
TIM_OPMode_Sg
) || \

271 ((
MODE
=
TIM_OPMode_Rive
))

	)

280 
	#TIM_Chl_1
 ((
ut16_t
)0x0000)

	)

281 
	#TIM_Chl_2
 ((
ut16_t
)0x0004)

	)

282 
	#TIM_Chl_3
 ((
ut16_t
)0x0008)

	)

283 
	#TIM_Chl_4
 ((
ut16_t
)0x000C)

	)

285 
	#IS_TIM_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

286 ((
CHANNEL
=
TIM_Chl_2
) || \

287 ((
CHANNEL
=
TIM_Chl_3
) || \

288 ((
CHANNEL
=
TIM_Chl_4
))

	)

290 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

291 ((
CHANNEL
=
TIM_Chl_2
))

	)

292 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

293 ((
CHANNEL
=
TIM_Chl_2
) || \

294 ((
CHANNEL
=
TIM_Chl_3
))

	)

303 
	#TIM_CKD_DIV1
 ((
ut16_t
)0x0000)

	)

304 
	#TIM_CKD_DIV2
 ((
ut16_t
)0x0100)

	)

305 
	#TIM_CKD_DIV4
 ((
ut16_t
)0x0200)

	)

306 
	#IS_TIM_CKD_DIV
(
DIV
(((DIV=
TIM_CKD_DIV1
) || \

307 ((
DIV
=
TIM_CKD_DIV2
) || \

308 ((
DIV
=
TIM_CKD_DIV4
))

	)

317 
	#TIM_CouMode_Up
 ((
ut16_t
)0x0000)

	)

318 
	#TIM_CouMode_Down
 ((
ut16_t
)0x0010)

	)

319 
	#TIM_CouMode_CrAligd1
 ((
ut16_t
)0x0020)

	)

320 
	#TIM_CouMode_CrAligd2
 ((
ut16_t
)0x0040)

	)

321 
	#TIM_CouMode_CrAligd3
 ((
ut16_t
)0x0060)

	)

322 
	#IS_TIM_COUNTER_MODE
(
MODE
(((MODE=
TIM_CouMode_Up
) || \

323 ((
MODE
=
TIM_CouMode_Down
) || \

324 ((
MODE
=
TIM_CouMode_CrAligd1
) || \

325 ((
MODE
=
TIM_CouMode_CrAligd2
) || \

326 ((
MODE
=
TIM_CouMode_CrAligd3
))

	)

335 
	#TIM_OCPެy_High
 ((
ut16_t
)0x0000)

	)

336 
	#TIM_OCPެy_Low
 ((
ut16_t
)0x0002)

	)

337 
	#IS_TIM_OC_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCPެy_High
) || \

338 ((
POLARITY
=
TIM_OCPެy_Low
))

	)

347 
	#TIM_OCNPެy_High
 ((
ut16_t
)0x0000)

	)

348 
	#TIM_OCNPެy_Low
 ((
ut16_t
)0x0008)

	)

349 
	#IS_TIM_OCN_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCNPެy_High
) || \

350 ((
POLARITY
=
TIM_OCNPެy_Low
))

	)

359 
	#TIM_OuutS_Dib
 ((
ut16_t
)0x0000)

	)

360 
	#TIM_OuutS_Eb
 ((
ut16_t
)0x0001)

	)

361 
	#IS_TIM_OUTPUT_STATE
(
STATE
(((STATE=
TIM_OuutS_Dib
) || \

362 ((
STATE
=
TIM_OuutS_Eb
))

	)

371 
	#TIM_OuutNS_Dib
 ((
ut16_t
)0x0000)

	)

372 
	#TIM_OuutNS_Eb
 ((
ut16_t
)0x0004)

	)

373 
	#IS_TIM_OUTPUTN_STATE
(
STATE
(((STATE=
TIM_OuutNS_Dib
) || \

374 ((
STATE
=
TIM_OuutNS_Eb
))

	)

383 
	#TIM_CCx_Eb
 ((
ut16_t
)0x0001)

	)

384 
	#TIM_CCx_Dib
 ((
ut16_t
)0x0000)

	)

385 
	#IS_TIM_CCX
(
CCX
(((CCX=
TIM_CCx_Eb
) || \

386 ((
CCX
=
TIM_CCx_Dib
))

	)

395 
	#TIM_CCxN_Eb
 ((
ut16_t
)0x0004)

	)

396 
	#TIM_CCxN_Dib
 ((
ut16_t
)0x0000)

	)

397 
	#IS_TIM_CCXN
(
CCXN
(((CCXN=
TIM_CCxN_Eb
) || \

398 ((
CCXN
=
TIM_CCxN_Dib
))

	)

407 
	#TIM_Bak_Eb
 ((
ut16_t
)0x1000)

	)

408 
	#TIM_Bak_Dib
 ((
ut16_t
)0x0000)

	)

409 
	#IS_TIM_BREAK_STATE
(
STATE
(((STATE=
TIM_Bak_Eb
) || \

410 ((
STATE
=
TIM_Bak_Dib
))

	)

419 
	#TIM_BakPެy_Low
 ((
ut16_t
)0x0000)

	)

420 
	#TIM_BakPެy_High
 ((
ut16_t
)0x2000)

	)

421 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
(((POLARITY=
TIM_BakPެy_Low
) || \

422 ((
POLARITY
=
TIM_BakPެy_High
))

	)

431 
	#TIM_AutomicOuut_Eb
 ((
ut16_t
)0x4000)

	)

432 
	#TIM_AutomicOuut_Dib
 ((
ut16_t
)0x0000)

	)

433 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
(((STATE=
TIM_AutomicOuut_Eb
) || \

434 ((
STATE
=
TIM_AutomicOuut_Dib
))

	)

443 
	#TIM_LOCKLev_OFF
 ((
ut16_t
)0x0000)

	)

444 
	#TIM_LOCKLev_1
 ((
ut16_t
)0x0100)

	)

445 
	#TIM_LOCKLev_2
 ((
ut16_t
)0x0200)

	)

446 
	#TIM_LOCKLev_3
 ((
ut16_t
)0x0300)

	)

447 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
(((LEVEL=
TIM_LOCKLev_OFF
) || \

448 ((
LEVEL
=
TIM_LOCKLev_1
) || \

449 ((
LEVEL
=
TIM_LOCKLev_2
) || \

450 ((
LEVEL
=
TIM_LOCKLev_3
))

	)

459 
	#TIM_OSSIS_Eb
 ((
ut16_t
)0x0400)

	)

460 
	#TIM_OSSIS_Dib
 ((
ut16_t
)0x0000)

	)

461 
	#IS_TIM_OSSI_STATE
(
STATE
(((STATE=
TIM_OSSIS_Eb
) || \

462 ((
STATE
=
TIM_OSSIS_Dib
))

	)

471 
	#TIM_OSSRS_Eb
 ((
ut16_t
)0x0800)

	)

472 
	#TIM_OSSRS_Dib
 ((
ut16_t
)0x0000)

	)

473 
	#IS_TIM_OSSR_STATE
(
STATE
(((STATE=
TIM_OSSRS_Eb
) || \

474 ((
STATE
=
TIM_OSSRS_Dib
))

	)

483 
	#TIM_OCIdS_S
 ((
ut16_t
)0x0100)

	)

484 
	#TIM_OCIdS_Ret
 ((
ut16_t
)0x0000)

	)

485 
	#IS_TIM_OCIDLE_STATE
(
STATE
(((STATE=
TIM_OCIdS_S
) || \

486 ((
STATE
=
TIM_OCIdS_Ret
))

	)

495 
	#TIM_OCNIdS_S
 ((
ut16_t
)0x0200)

	)

496 
	#TIM_OCNIdS_Ret
 ((
ut16_t
)0x0000)

	)

497 
	#IS_TIM_OCNIDLE_STATE
(
STATE
(((STATE=
TIM_OCNIdS_S
) || \

498 ((
STATE
=
TIM_OCNIdS_Ret
))

	)

507 
	#TIM_ICPެy_Risg
 ((
ut16_t
)0x0000)

	)

508 
	#TIM_ICPެy_Flg
 ((
ut16_t
)0x0002)

	)

509 
	#TIM_ICPެy_BhEdge
 ((
ut16_t
)0x000A)

	)

510 
	#IS_TIM_IC_POLARITY
(
POLARITY
(((POLARITY=
TIM_ICPެy_Risg
) || \

511 ((
POLARITY
=
TIM_ICPެy_Flg
)|| \

512 ((
POLARITY
=
TIM_ICPެy_BhEdge
))

	)

521 
	#TIM_ICSei_DeTI
 ((
ut16_t
)0x0001

	)

523 
	#TIM_ICSei_IndeTI
 ((
ut16_t
)0x0002

	)

525 
	#TIM_ICSei_TRC
 ((
ut16_t
)0x0003

	)

526 
	#IS_TIM_IC_SELECTION
(
SELECTION
(((SELECTION=
TIM_ICSei_DeTI
) || \

527 ((
SELECTION
=
TIM_ICSei_IndeTI
) || \

528 ((
SELECTION
=
TIM_ICSei_TRC
))

	)

537 
	#TIM_ICPSC_DIV1
 ((
ut16_t
)0x0000

	)

538 
	#TIM_ICPSC_DIV2
 ((
ut16_t
)0x0004

	)

539 
	#TIM_ICPSC_DIV4
 ((
ut16_t
)0x0008

	)

540 
	#TIM_ICPSC_DIV8
 ((
ut16_t
)0x000C

	)

541 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ICPSC_DIV1
) || \

542 ((
PRESCALER
=
TIM_ICPSC_DIV2
) || \

543 ((
PRESCALER
=
TIM_ICPSC_DIV4
) || \

544 ((
PRESCALER
=
TIM_ICPSC_DIV8
))

	)

553 
	#TIM_IT_Upde
 ((
ut16_t
)0x0001)

	)

554 
	#TIM_IT_CC1
 ((
ut16_t
)0x0002)

	)

555 
	#TIM_IT_CC2
 ((
ut16_t
)0x0004)

	)

556 
	#TIM_IT_CC3
 ((
ut16_t
)0x0008)

	)

557 
	#TIM_IT_CC4
 ((
ut16_t
)0x0010)

	)

558 
	#TIM_IT_COM
 ((
ut16_t
)0x0020)

	)

559 
	#TIM_IT_Trigg
 ((
ut16_t
)0x0040)

	)

560 
	#TIM_IT_Bak
 ((
ut16_t
)0x0080)

	)

561 
	#IS_TIM_IT
(
IT
((((IT& (
ut16_t
)0xFF00=0x0000&& ((IT!0x0000))

	)

563 
	#IS_TIM_GET_IT
(
IT
(((IT=
TIM_IT_Upde
) || \

564 ((
IT
=
TIM_IT_CC1
) || \

565 ((
IT
=
TIM_IT_CC2
) || \

566 ((
IT
=
TIM_IT_CC3
) || \

567 ((
IT
=
TIM_IT_CC4
) || \

568 ((
IT
=
TIM_IT_COM
) || \

569 ((
IT
=
TIM_IT_Trigg
) || \

570 ((
IT
=
TIM_IT_Bak
))

	)

579 
	#TIM_DMABa_CR1
 ((
ut16_t
)0x0000)

	)

580 
	#TIM_DMABa_CR2
 ((
ut16_t
)0x0001)

	)

581 
	#TIM_DMABa_SMCR
 ((
ut16_t
)0x0002)

	)

582 
	#TIM_DMABa_DIER
 ((
ut16_t
)0x0003)

	)

583 
	#TIM_DMABa_SR
 ((
ut16_t
)0x0004)

	)

584 
	#TIM_DMABa_EGR
 ((
ut16_t
)0x0005)

	)

585 
	#TIM_DMABa_CCMR1
 ((
ut16_t
)0x0006)

	)

586 
	#TIM_DMABa_CCMR2
 ((
ut16_t
)0x0007)

	)

587 
	#TIM_DMABa_CCER
 ((
ut16_t
)0x0008)

	)

588 
	#TIM_DMABa_CNT
 ((
ut16_t
)0x0009)

	)

589 
	#TIM_DMABa_PSC
 ((
ut16_t
)0x000A)

	)

590 
	#TIM_DMABa_ARR
 ((
ut16_t
)0x000B)

	)

591 
	#TIM_DMABa_RCR
 ((
ut16_t
)0x000C)

	)

592 
	#TIM_DMABa_CCR1
 ((
ut16_t
)0x000D)

	)

593 
	#TIM_DMABa_CCR2
 ((
ut16_t
)0x000E)

	)

594 
	#TIM_DMABa_CCR3
 ((
ut16_t
)0x000F)

	)

595 
	#TIM_DMABa_CCR4
 ((
ut16_t
)0x0010)

	)

596 
	#TIM_DMABa_BDTR
 ((
ut16_t
)0x0011)

	)

597 
	#TIM_DMABa_DCR
 ((
ut16_t
)0x0012)

	)

598 
	#TIM_DMABa_OR
 ((
ut16_t
)0x0013)

	)

599 
	#IS_TIM_DMA_BASE
(
BASE
(((BASE=
TIM_DMABa_CR1
) || \

600 ((
BASE
=
TIM_DMABa_CR2
) || \

601 ((
BASE
=
TIM_DMABa_SMCR
) || \

602 ((
BASE
=
TIM_DMABa_DIER
) || \

603 ((
BASE
=
TIM_DMABa_SR
) || \

604 ((
BASE
=
TIM_DMABa_EGR
) || \

605 ((
BASE
=
TIM_DMABa_CCMR1
) || \

606 ((
BASE
=
TIM_DMABa_CCMR2
) || \

607 ((
BASE
=
TIM_DMABa_CCER
) || \

608 ((
BASE
=
TIM_DMABa_CNT
) || \

609 ((
BASE
=
TIM_DMABa_PSC
) || \

610 ((
BASE
=
TIM_DMABa_ARR
) || \

611 ((
BASE
=
TIM_DMABa_RCR
) || \

612 ((
BASE
=
TIM_DMABa_CCR1
) || \

613 ((
BASE
=
TIM_DMABa_CCR2
) || \

614 ((
BASE
=
TIM_DMABa_CCR3
) || \

615 ((
BASE
=
TIM_DMABa_CCR4
) || \

616 ((
BASE
=
TIM_DMABa_BDTR
) || \

617 ((
BASE
=
TIM_DMABa_DCR
) || \

618 ((
BASE
=
TIM_DMABa_OR
))

	)

627 
	#TIM_DMABurLgth_1Tnsr
 ((
ut16_t
)0x0000)

	)

628 
	#TIM_DMABurLgth_2Tnsrs
 ((
ut16_t
)0x0100)

	)

629 
	#TIM_DMABurLgth_3Tnsrs
 ((
ut16_t
)0x0200)

	)

630 
	#TIM_DMABurLgth_4Tnsrs
 ((
ut16_t
)0x0300)

	)

631 
	#TIM_DMABurLgth_5Tnsrs
 ((
ut16_t
)0x0400)

	)

632 
	#TIM_DMABurLgth_6Tnsrs
 ((
ut16_t
)0x0500)

	)

633 
	#TIM_DMABurLgth_7Tnsrs
 ((
ut16_t
)0x0600)

	)

634 
	#TIM_DMABurLgth_8Tnsrs
 ((
ut16_t
)0x0700)

	)

635 
	#TIM_DMABurLgth_9Tnsrs
 ((
ut16_t
)0x0800)

	)

636 
	#TIM_DMABurLgth_10Tnsrs
 ((
ut16_t
)0x0900)

	)

637 
	#TIM_DMABurLgth_11Tnsrs
 ((
ut16_t
)0x0A00)

	)

638 
	#TIM_DMABurLgth_12Tnsrs
 ((
ut16_t
)0x0B00)

	)

639 
	#TIM_DMABurLgth_13Tnsrs
 ((
ut16_t
)0x0C00)

	)

640 
	#TIM_DMABurLgth_14Tnsrs
 ((
ut16_t
)0x0D00)

	)

641 
	#TIM_DMABurLgth_15Tnsrs
 ((
ut16_t
)0x0E00)

	)

642 
	#TIM_DMABurLgth_16Tnsrs
 ((
ut16_t
)0x0F00)

	)

643 
	#TIM_DMABurLgth_17Tnsrs
 ((
ut16_t
)0x1000)

	)

644 
	#TIM_DMABurLgth_18Tnsrs
 ((
ut16_t
)0x1100)

	)

645 
	#IS_TIM_DMA_LENGTH
(
LENGTH
(((LENGTH=
TIM_DMABurLgth_1Tnsr
) || \

646 ((
LENGTH
=
TIM_DMABurLgth_2Tnsrs
) || \

647 ((
LENGTH
=
TIM_DMABurLgth_3Tnsrs
) || \

648 ((
LENGTH
=
TIM_DMABurLgth_4Tnsrs
) || \

649 ((
LENGTH
=
TIM_DMABurLgth_5Tnsrs
) || \

650 ((
LENGTH
=
TIM_DMABurLgth_6Tnsrs
) || \

651 ((
LENGTH
=
TIM_DMABurLgth_7Tnsrs
) || \

652 ((
LENGTH
=
TIM_DMABurLgth_8Tnsrs
) || \

653 ((
LENGTH
=
TIM_DMABurLgth_9Tnsrs
) || \

654 ((
LENGTH
=
TIM_DMABurLgth_10Tnsrs
) || \

655 ((
LENGTH
=
TIM_DMABurLgth_11Tnsrs
) || \

656 ((
LENGTH
=
TIM_DMABurLgth_12Tnsrs
) || \

657 ((
LENGTH
=
TIM_DMABurLgth_13Tnsrs
) || \

658 ((
LENGTH
=
TIM_DMABurLgth_14Tnsrs
) || \

659 ((
LENGTH
=
TIM_DMABurLgth_15Tnsrs
) || \

660 ((
LENGTH
=
TIM_DMABurLgth_16Tnsrs
) || \

661 ((
LENGTH
=
TIM_DMABurLgth_17Tnsrs
) || \

662 ((
LENGTH
=
TIM_DMABurLgth_18Tnsrs
))

	)

671 
	#TIM_DMA_Upde
 ((
ut16_t
)0x0100)

	)

672 
	#TIM_DMA_CC1
 ((
ut16_t
)0x0200)

	)

673 
	#TIM_DMA_CC2
 ((
ut16_t
)0x0400)

	)

674 
	#TIM_DMA_CC3
 ((
ut16_t
)0x0800)

	)

675 
	#TIM_DMA_CC4
 ((
ut16_t
)0x1000)

	)

676 
	#TIM_DMA_COM
 ((
ut16_t
)0x2000)

	)

677 
	#TIM_DMA_Trigg
 ((
ut16_t
)0x4000)

	)

678 
	#IS_TIM_DMA_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0x80FF=0x0000&& ((SOURCE!0x0000))

	)

688 
	#TIM_ExtTRGPSC_OFF
 ((
ut16_t
)0x0000)

	)

689 
	#TIM_ExtTRGPSC_DIV2
 ((
ut16_t
)0x1000)

	)

690 
	#TIM_ExtTRGPSC_DIV4
 ((
ut16_t
)0x2000)

	)

691 
	#TIM_ExtTRGPSC_DIV8
 ((
ut16_t
)0x3000)

	)

692 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ExtTRGPSC_OFF
) || \

693 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV2
) || \

694 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV4
) || \

695 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV8
))

	)

704 
	#TIM_TS_ITR0
 ((
ut16_t
)0x0000)

	)

705 
	#TIM_TS_ITR1
 ((
ut16_t
)0x0010)

	)

706 
	#TIM_TS_ITR2
 ((
ut16_t
)0x0020)

	)

707 
	#TIM_TS_ITR3
 ((
ut16_t
)0x0030)

	)

708 
	#TIM_TS_TI1F_ED
 ((
ut16_t
)0x0040)

	)

709 
	#TIM_TS_TI1FP1
 ((
ut16_t
)0x0050)

	)

710 
	#TIM_TS_TI2FP2
 ((
ut16_t
)0x0060)

	)

711 
	#TIM_TS_ETRF
 ((
ut16_t
)0x0070)

	)

712 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
) || \

713 ((
SELECTION
=
TIM_TS_ITR1
) || \

714 ((
SELECTION
=
TIM_TS_ITR2
) || \

715 ((
SELECTION
=
TIM_TS_ITR3
) || \

716 ((
SELECTION
=
TIM_TS_TI1F_ED
) || \

717 ((
SELECTION
=
TIM_TS_TI1FP1
) || \

718 ((
SELECTION
=
TIM_TS_TI2FP2
) || \

719 ((
SELECTION
=
TIM_TS_ETRF
))

	)

720 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
) || \

721 ((
SELECTION
=
TIM_TS_ITR1
) || \

722 ((
SELECTION
=
TIM_TS_ITR2
) || \

723 ((
SELECTION
=
TIM_TS_ITR3
))

	)

732 
	#TIM_TIxExCLK1Sour_TI1
 ((
ut16_t
)0x0050)

	)

733 
	#TIM_TIxExCLK1Sour_TI2
 ((
ut16_t
)0x0060)

	)

734 
	#TIM_TIxExCLK1Sour_TI1ED
 ((
ut16_t
)0x0040)

	)

743 
	#TIM_ExtTRGPެy_Invd
 ((
ut16_t
)0x8000)

	)

744 
	#TIM_ExtTRGPެy_NInvd
 ((
ut16_t
)0x0000)

	)

745 
	#IS_TIM_EXT_POLARITY
(
POLARITY
(((POLARITY=
TIM_ExtTRGPެy_Invd
) || \

746 ((
POLARITY
=
TIM_ExtTRGPެy_NInvd
))

	)

755 
	#TIM_PSCRdMode_Upde
 ((
ut16_t
)0x0000)

	)

756 
	#TIM_PSCRdMode_Immed
 ((
ut16_t
)0x0001)

	)

757 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
(((RELOAD=
TIM_PSCRdMode_Upde
) || \

758 ((
RELOAD
=
TIM_PSCRdMode_Immed
))

	)

767 
	#TIM_FdAi_Aive
 ((
ut16_t
)0x0050)

	)

768 
	#TIM_FdAi_InAive
 ((
ut16_t
)0x0040)

	)

769 
	#IS_TIM_FORCED_ACTION
(
ACTION
(((ACTION=
TIM_FdAi_Aive
) || \

770 ((
ACTION
=
TIM_FdAi_InAive
))

	)

779 
	#TIM_EncodMode_TI1
 ((
ut16_t
)0x0001)

	)

780 
	#TIM_EncodMode_TI2
 ((
ut16_t
)0x0002)

	)

781 
	#TIM_EncodMode_TI12
 ((
ut16_t
)0x0003)

	)

782 
	#IS_TIM_ENCODER_MODE
(
MODE
(((MODE=
TIM_EncodMode_TI1
) || \

783 ((
MODE
=
TIM_EncodMode_TI2
) || \

784 ((
MODE
=
TIM_EncodMode_TI12
))

	)

794 
	#TIM_EvtSour_Upde
 ((
ut16_t
)0x0001)

	)

795 
	#TIM_EvtSour_CC1
 ((
ut16_t
)0x0002)

	)

796 
	#TIM_EvtSour_CC2
 ((
ut16_t
)0x0004)

	)

797 
	#TIM_EvtSour_CC3
 ((
ut16_t
)0x0008)

	)

798 
	#TIM_EvtSour_CC4
 ((
ut16_t
)0x0010)

	)

799 
	#TIM_EvtSour_COM
 ((
ut16_t
)0x0020)

	)

800 
	#TIM_EvtSour_Trigg
 ((
ut16_t
)0x0040)

	)

801 
	#TIM_EvtSour_Bak
 ((
ut16_t
)0x0080)

	)

802 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0xFF00=0x0000&& ((SOURCE!0x0000))

	)

812 
	#TIM_UpdeSour_Glob
 ((
ut16_t
)0x0000

	)

815 
	#TIM_UpdeSour_Regur
 ((
ut16_t
)0x0001

	)

816 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
(((SOURCE=
TIM_UpdeSour_Glob
) || \

817 ((
SOURCE
=
TIM_UpdeSour_Regur
))

	)

826 
	#TIM_OCPld_Eb
 ((
ut16_t
)0x0008)

	)

827 
	#TIM_OCPld_Dib
 ((
ut16_t
)0x0000)

	)

828 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
(((STATE=
TIM_OCPld_Eb
) || \

829 ((
STATE
=
TIM_OCPld_Dib
))

	)

838 
	#TIM_OCFa_Eb
 ((
ut16_t
)0x0004)

	)

839 
	#TIM_OCFa_Dib
 ((
ut16_t
)0x0000)

	)

840 
	#IS_TIM_OCFAST_STATE
(
STATE
(((STATE=
TIM_OCFa_Eb
) || \

841 ((
STATE
=
TIM_OCFa_Dib
))

	)

851 
	#TIM_OCCˬ_Eb
 ((
ut16_t
)0x0080)

	)

852 
	#TIM_OCCˬ_Dib
 ((
ut16_t
)0x0000)

	)

853 
	#IS_TIM_OCCLEAR_STATE
(
STATE
(((STATE=
TIM_OCCˬ_Eb
) || \

854 ((
STATE
=
TIM_OCCˬ_Dib
))

	)

863 
	#TIM_TRGOSour_Ret
 ((
ut16_t
)0x0000)

	)

864 
	#TIM_TRGOSour_Eb
 ((
ut16_t
)0x0010)

	)

865 
	#TIM_TRGOSour_Upde
 ((
ut16_t
)0x0020)

	)

866 
	#TIM_TRGOSour_OC1
 ((
ut16_t
)0x0030)

	)

867 
	#TIM_TRGOSour_OC1Ref
 ((
ut16_t
)0x0040)

	)

868 
	#TIM_TRGOSour_OC2Ref
 ((
ut16_t
)0x0050)

	)

869 
	#TIM_TRGOSour_OC3Ref
 ((
ut16_t
)0x0060)

	)

870 
	#TIM_TRGOSour_OC4Ref
 ((
ut16_t
)0x0070)

	)

871 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
(((SOURCE=
TIM_TRGOSour_Ret
) || \

872 ((
SOURCE
=
TIM_TRGOSour_Eb
) || \

873 ((
SOURCE
=
TIM_TRGOSour_Upde
) || \

874 ((
SOURCE
=
TIM_TRGOSour_OC1
) || \

875 ((
SOURCE
=
TIM_TRGOSour_OC1Ref
) || \

876 ((
SOURCE
=
TIM_TRGOSour_OC2Ref
) || \

877 ((
SOURCE
=
TIM_TRGOSour_OC3Ref
) || \

878 ((
SOURCE
=
TIM_TRGOSour_OC4Ref
))

	)

887 
	#TIM_SveMode_EncodMode1
 ((
ut16_t
)0x0001)

888 
	#TIM_SveMode_EncodMode2
 ((
ut16_t
)0x0002)

889 
	#TIM_SveMode_EncodMode3
 ((
ut16_t
)0x0003)

890 
	#TIM_SveMode_Ret
 ((
ut16_t
)0x0004)

	)

891 
	#TIM_SveMode_Ged
 ((
ut16_t
)0x0005)

	)

892 
	#TIM_SveMode_Trigg
 ((
ut16_t
)0x0006)

	)

893 
	#TIM_SveMode_Ex1
 ((
ut16_t
)0x0007)

	)

894 
	#IS_TIM_SLAVE_MODE
(
MODE
(((MODE=
TIM_SveMode_Ret
) || \

895 ((
MODE
=
TIM_SveMode_Ged
) || \

896 ((
MODE
=
TIM_SveMode_Trigg
) || \

897 ((
MODE
=
TIM_SveMode_Ex1
))

	)

906 
	#TIM_MaSveMode_Eb
 ((
ut16_t
)0x0080)

	)

907 
	#TIM_MaSveMode_Dib
 ((
ut16_t
)0x0000)

	)

908 
	#IS_TIM_MSM_STATE
(
STATE
(((STATE=
TIM_MaSveMode_Eb
) || \

909 ((
STATE
=
TIM_MaSveMode_Dib
))

	)

917 
	#TIM2_TIM8_TRGO
 ((
ut16_t
)0x0000)

	)

918 
	#TIM2_ETH_PTP
 ((
ut16_t
)0x0400)

	)

919 
	#TIM2_USBFS_SOF
 ((
ut16_t
)0x0800)

	)

920 
	#TIM2_USBHS_SOF
 ((
ut16_t
)0x0C00)

	)

922 
	#TIM5_GPIO
 ((
ut16_t
)0x0000)

	)

923 
	#TIM5_LSI
 ((
ut16_t
)0x0040)

	)

924 
	#TIM5_LSE
 ((
ut16_t
)0x0080)

	)

925 
	#TIM5_RTC
 ((
ut16_t
)0x00C0)

	)

927 
	#TIM11_GPIO
 ((
ut16_t
)0x0000)

	)

928 
	#TIM11_HSE
 ((
ut16_t
)0x0002)

	)

930 
	#IS_TIM_REMAP
(
TIM_REMAP
(((TIM_REMAP=
TIM2_TIM8_TRGO
)||\

931 ((
TIM_REMAP
=
TIM2_ETH_PTP
)||\

932 ((
TIM_REMAP
=
TIM2_USBFS_SOF
)||\

933 ((
TIM_REMAP
=
TIM2_USBHS_SOF
)||\

934 ((
TIM_REMAP
=
TIM5_GPIO
)||\

935 ((
TIM_REMAP
=
TIM5_LSI
)||\

936 ((
TIM_REMAP
=
TIM5_LSE
)||\

937 ((
TIM_REMAP
=
TIM5_RTC
)||\

938 ((
TIM_REMAP
=
TIM11_GPIO
)||\

939 ((
TIM_REMAP
=
TIM11_HSE
))

	)

948 
	#TIM_FLAG_Upde
 ((
ut16_t
)0x0001)

	)

949 
	#TIM_FLAG_CC1
 ((
ut16_t
)0x0002)

	)

950 
	#TIM_FLAG_CC2
 ((
ut16_t
)0x0004)

	)

951 
	#TIM_FLAG_CC3
 ((
ut16_t
)0x0008)

	)

952 
	#TIM_FLAG_CC4
 ((
ut16_t
)0x0010)

	)

953 
	#TIM_FLAG_COM
 ((
ut16_t
)0x0020)

	)

954 
	#TIM_FLAG_Trigg
 ((
ut16_t
)0x0040)

	)

955 
	#TIM_FLAG_Bak
 ((
ut16_t
)0x0080)

	)

956 
	#TIM_FLAG_CC1OF
 ((
ut16_t
)0x0200)

	)

957 
	#TIM_FLAG_CC2OF
 ((
ut16_t
)0x0400)

	)

958 
	#TIM_FLAG_CC3OF
 ((
ut16_t
)0x0800)

	)

959 
	#TIM_FLAG_CC4OF
 ((
ut16_t
)0x1000)

	)

960 
	#IS_TIM_GET_FLAG
(
FLAG
(((FLAG=
TIM_FLAG_Upde
) || \

961 ((
FLAG
=
TIM_FLAG_CC1
) || \

962 ((
FLAG
=
TIM_FLAG_CC2
) || \

963 ((
FLAG
=
TIM_FLAG_CC3
) || \

964 ((
FLAG
=
TIM_FLAG_CC4
) || \

965 ((
FLAG
=
TIM_FLAG_COM
) || \

966 ((
FLAG
=
TIM_FLAG_Trigg
) || \

967 ((
FLAG
=
TIM_FLAG_Bak
) || \

968 ((
FLAG
=
TIM_FLAG_CC1OF
) || \

969 ((
FLAG
=
TIM_FLAG_CC2OF
) || \

970 ((
FLAG
=
TIM_FLAG_CC3OF
) || \

971 ((
FLAG
=
TIM_FLAG_CC4OF
))

	)

981 
	#IS_TIM_IC_FILTER
(
ICFILTER
((ICFILTER<0xF)

	)

990 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
((EXTFILTER<0xF)

	)

999 
	#TIM_DMABurLgth_1By
 
TIM_DMABurLgth_1Tnsr


	)

1000 
	#TIM_DMABurLgth_2Bys
 
TIM_DMABurLgth_2Tnsrs


	)

1001 
	#TIM_DMABurLgth_3Bys
 
TIM_DMABurLgth_3Tnsrs


	)

1002 
	#TIM_DMABurLgth_4Bys
 
TIM_DMABurLgth_4Tnsrs


	)

1003 
	#TIM_DMABurLgth_5Bys
 
TIM_DMABurLgth_5Tnsrs


	)

1004 
	#TIM_DMABurLgth_6Bys
 
TIM_DMABurLgth_6Tnsrs


	)

1005 
	#TIM_DMABurLgth_7Bys
 
TIM_DMABurLgth_7Tnsrs


	)

1006 
	#TIM_DMABurLgth_8Bys
 
TIM_DMABurLgth_8Tnsrs


	)

1007 
	#TIM_DMABurLgth_9Bys
 
TIM_DMABurLgth_9Tnsrs


	)

1008 
	#TIM_DMABurLgth_10Bys
 
TIM_DMABurLgth_10Tnsrs


	)

1009 
	#TIM_DMABurLgth_11Bys
 
TIM_DMABurLgth_11Tnsrs


	)

1010 
	#TIM_DMABurLgth_12Bys
 
TIM_DMABurLgth_12Tnsrs


	)

1011 
	#TIM_DMABurLgth_13Bys
 
TIM_DMABurLgth_13Tnsrs


	)

1012 
	#TIM_DMABurLgth_14Bys
 
TIM_DMABurLgth_14Tnsrs


	)

1013 
	#TIM_DMABurLgth_15Bys
 
TIM_DMABurLgth_15Tnsrs


	)

1014 
	#TIM_DMABurLgth_16Bys
 
TIM_DMABurLgth_16Tnsrs


	)

1015 
	#TIM_DMABurLgth_17Bys
 
TIM_DMABurLgth_17Tnsrs


	)

1016 
	#TIM_DMABurLgth_18Bys
 
TIM_DMABurLgth_18Tnsrs


	)

1029 
TIM_DeIn
(
TIM_TyDef
* 
TIMx
);

1030 
TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1031 
TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1032 
TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
);

1033 
TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
);

1034 
TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
);

1035 
TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
);

1036 
ut32_t
 
TIM_GCou
(
TIM_TyDef
* 
TIMx
);

1037 
ut16_t
 
TIM_GPsr
(
TIM_TyDef
* 
TIMx
);

1038 
TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1039 
TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
);

1040 
TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1041 
TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
);

1042 
TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
);

1043 
TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1046 
TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1047 
TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1048 
TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1049 
TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1050 
TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
);

1051 
TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
);

1052 
TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
);

1053 
TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
);

1054 
TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
);

1055 
TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
);

1056 
TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1057 
TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1058 
TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1059 
TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1060 
TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1061 
TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1062 
TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1063 
TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1064 
TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1065 
TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1066 
TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1067 
TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1068 
TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1069 
TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1070 
TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1071 
TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1072 
TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1073 
TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1074 
TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1075 
TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1076 
TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1077 
TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1078 
TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1079 
TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
);

1080 
TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
);

1083 
TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1084 
TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
);

1085 
TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1086 
ut32_t
 
TIM_GCtu1
(
TIM_TyDef
* 
TIMx
);

1087 
ut32_t
 
TIM_GCtu2
(
TIM_TyDef
* 
TIMx
);

1088 
ut32_t
 
TIM_GCtu3
(
TIM_TyDef
* 
TIMx
);

1089 
ut32_t
 
TIM_GCtu4
(
TIM_TyDef
* 
TIMx
);

1090 
TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1091 
TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1092 
TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1093 
TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1096 
TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
);

1097 
TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
);

1098 
TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1099 
TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1100 
TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1103 
TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
);

1104 
TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
);

1105 
FgStus
 
TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1106 
TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1107 
ITStus
 
TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1108 
TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1109 
TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
);

1110 
TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
);

1111 
TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1114 
TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
);

1115 
TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1116 
TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

1117 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
);

1118 
TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1119 
ut16_t
 
ExtTRGFr
);

1120 
TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

1121 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
);

1124 
TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1125 
TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
);

1126 
TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
);

1127 
TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
);

1128 
TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1129 
ut16_t
 
ExtTRGFr
);

1132 
TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

1133 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
);

1134 
TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1137 
TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
);

1139 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_usart.h

30 #ide
__STM32F4xx_USART_H


31 
	#__STM32F4xx_USART_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
USART_BaudRe
;

62 
ut16_t
 
USART_WdLgth
;

65 
ut16_t
 
USART_StBs
;

68 
ut16_t
 
USART_Py
;

75 
ut16_t
 
USART_Mode
;

78 
ut16_t
 
USART_HdweFlowCڌ
;

81 } 
	tUSART_InTyDef
;

90 
ut16_t
 
USART_Clock
;

93 
ut16_t
 
USART_CPOL
;

96 
ut16_t
 
USART_CPHA
;

99 
ut16_t
 
USART_LaB
;

102 } 
	tUSART_ClockInTyDef
;

110 
	#IS_USART_ALL_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

111 ((
PERIPH
=
USART2
) || \

112 ((
PERIPH
=
USART3
) || \

113 ((
PERIPH
=
UART4
) || \

114 ((
PERIPH
=
UART5
) || \

115 ((
PERIPH
=
USART6
) || \

116 ((
PERIPH
=
UART7
) || \

117 ((
PERIPH
=
UART8
))

	)

119 
	#IS_USART_1236_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

120 ((
PERIPH
=
USART2
) || \

121 ((
PERIPH
=
USART3
) || \

122 ((
PERIPH
=
USART6
))

	)

128 
	#USART_WdLgth_8b
 ((
ut16_t
)0x0000)

	)

129 
	#USART_WdLgth_9b
 ((
ut16_t
)0x1000)

	)

131 
	#IS_USART_WORD_LENGTH
(
LENGTH
(((LENGTH=
USART_WdLgth_8b
) || \

132 ((
LENGTH
=
USART_WdLgth_9b
))

	)

141 
	#USART_StBs_1
 ((
ut16_t
)0x0000)

	)

142 
	#USART_StBs_0_5
 ((
ut16_t
)0x1000)

	)

143 
	#USART_StBs_2
 ((
ut16_t
)0x2000)

	)

144 
	#USART_StBs_1_5
 ((
ut16_t
)0x3000)

	)

145 
	#IS_USART_STOPBITS
(
STOPBITS
(((STOPBITS=
USART_StBs_1
) || \

146 ((
STOPBITS
=
USART_StBs_0_5
) || \

147 ((
STOPBITS
=
USART_StBs_2
) || \

148 ((
STOPBITS
=
USART_StBs_1_5
))

	)

157 
	#USART_Py_No
 ((
ut16_t
)0x0000)

	)

158 
	#USART_Py_Ev
 ((
ut16_t
)0x0400)

	)

159 
	#USART_Py_Odd
 ((
ut16_t
)0x0600)

	)

160 
	#IS_USART_PARITY
(
PARITY
(((PARITY=
USART_Py_No
) || \

161 ((
PARITY
=
USART_Py_Ev
) || \

162 ((
PARITY
=
USART_Py_Odd
))

	)

171 
	#USART_Mode_Rx
 ((
ut16_t
)0x0004)

	)

172 
	#USART_Mode_Tx
 ((
ut16_t
)0x0008)

	)

173 
	#IS_USART_MODE
(
MODE
((((MODE& (
ut16_t
)0xFFF3=0x00&& ((MODE!(ut16_t)0x00))

	)

181 
	#USART_HdweFlowCڌ_Ne
 ((
ut16_t
)0x0000)

	)

182 
	#USART_HdweFlowCڌ_RTS
 ((
ut16_t
)0x0100)

	)

183 
	#USART_HdweFlowCڌ_CTS
 ((
ut16_t
)0x0200)

	)

184 
	#USART_HdweFlowCڌ_RTS_CTS
 ((
ut16_t
)0x0300)

	)

185 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

186 (((
CONTROL
=
USART_HdweFlowCڌ_Ne
) || \

187 ((
CONTROL
=
USART_HdweFlowCڌ_RTS
) || \

188 ((
CONTROL
=
USART_HdweFlowCڌ_CTS
) || \

189 ((
CONTROL
=
USART_HdweFlowCڌ_RTS_CTS
))

	)

197 
	#USART_Clock_Dib
 ((
ut16_t
)0x0000)

	)

198 
	#USART_Clock_Eb
 ((
ut16_t
)0x0800)

	)

199 
	#IS_USART_CLOCK
(
CLOCK
(((CLOCK=
USART_Clock_Dib
) || \

200 ((
CLOCK
=
USART_Clock_Eb
))

	)

209 
	#USART_CPOL_Low
 ((
ut16_t
)0x0000)

	)

210 
	#USART_CPOL_High
 ((
ut16_t
)0x0400)

	)

211 
	#IS_USART_CPOL
(
CPOL
(((CPOL=
USART_CPOL_Low
|| ((CPOL=
USART_CPOL_High
))

	)

221 
	#USART_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

222 
	#USART_CPHA_2Edge
 ((
ut16_t
)0x0200)

	)

223 
	#IS_USART_CPHA
(
CPHA
(((CPHA=
USART_CPHA_1Edge
|| ((CPHA=
USART_CPHA_2Edge
))

	)

233 
	#USART_LaB_Dib
 ((
ut16_t
)0x0000)

	)

234 
	#USART_LaB_Eb
 ((
ut16_t
)0x0100)

	)

235 
	#IS_USART_LASTBIT
(
LASTBIT
(((LASTBIT=
USART_LaB_Dib
) || \

236 ((
LASTBIT
=
USART_LaB_Eb
))

	)

245 
	#USART_IT_PE
 ((
ut16_t
)0x0028)

	)

246 
	#USART_IT_TXE
 ((
ut16_t
)0x0727)

	)

247 
	#USART_IT_TC
 ((
ut16_t
)0x0626)

	)

248 
	#USART_IT_RXNE
 ((
ut16_t
)0x0525)

	)

249 
	#USART_IT_ORE_RX
 ((
ut16_t
)0x0325

	)

250 
	#USART_IT_IDLE
 ((
ut16_t
)0x0424)

	)

251 
	#USART_IT_LBD
 ((
ut16_t
)0x0846)

	)

252 
	#USART_IT_CTS
 ((
ut16_t
)0x096A)

	)

253 
	#USART_IT_ERR
 ((
ut16_t
)0x0060)

	)

254 
	#USART_IT_ORE_ER
 ((
ut16_t
)0x0360

	)

255 
	#USART_IT_NE
 ((
ut16_t
)0x0260)

	)

256 
	#USART_IT_FE
 ((
ut16_t
)0x0160)

	)

261 
	#USART_IT_ORE
 
USART_IT_ORE_ER


	)

266 
	#IS_USART_CONFIG_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
) || \

267 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

268 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

269 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ERR
))

	)

270 
	#IS_USART_GET_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
) || \

271 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

272 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

273 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ORE
) || \

274 ((
IT
=
USART_IT_ORE_RX
|| ((IT=
USART_IT_ORE_ER
) || \

275 ((
IT
=
USART_IT_NE
|| ((IT=
USART_IT_FE
))

	)

276 
	#IS_USART_CLEAR_IT
(
IT
(((IT=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

277 ((
IT
=
USART_IT_LBD
|| ((IT=
USART_IT_CTS
))

	)

286 
	#USART_DMAReq_Tx
 ((
ut16_t
)0x0080)

	)

287 
	#USART_DMAReq_Rx
 ((
ut16_t
)0x0040)

	)

288 
	#IS_USART_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFF3F=0x00&& ((DMAREQ!(ut16_t)0x00))

	)

298 
	#USART_WakeUp_IdLe
 ((
ut16_t
)0x0000)

	)

299 
	#USART_WakeUp_AddssMk
 ((
ut16_t
)0x0800)

	)

300 
	#IS_USART_WAKEUP
(
WAKEUP
(((WAKEUP=
USART_WakeUp_IdLe
) || \

301 ((
WAKEUP
=
USART_WakeUp_AddssMk
))

	)

310 
	#USART_LINBakDeLgth_10b
 ((
ut16_t
)0x0000)

	)

311 
	#USART_LINBakDeLgth_11b
 ((
ut16_t
)0x0020)

	)

312 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
) \

313 (((
LENGTH
=
USART_LINBakDeLgth_10b
) || \

314 ((
LENGTH
=
USART_LINBakDeLgth_11b
))

	)

323 
	#USART_IrDAMode_LowPow
 ((
ut16_t
)0x0004)

	)

324 
	#USART_IrDAMode_Nm
 ((
ut16_t
)0x0000)

	)

325 
	#IS_USART_IRDA_MODE
(
MODE
(((MODE=
USART_IrDAMode_LowPow
) || \

326 ((
MODE
=
USART_IrDAMode_Nm
))

	)

335 
	#USART_FLAG_CTS
 ((
ut16_t
)0x0200)

	)

336 
	#USART_FLAG_LBD
 ((
ut16_t
)0x0100)

	)

337 
	#USART_FLAG_TXE
 ((
ut16_t
)0x0080)

	)

338 
	#USART_FLAG_TC
 ((
ut16_t
)0x0040)

	)

339 
	#USART_FLAG_RXNE
 ((
ut16_t
)0x0020)

	)

340 
	#USART_FLAG_IDLE
 ((
ut16_t
)0x0010)

	)

341 
	#USART_FLAG_ORE
 ((
ut16_t
)0x0008)

	)

342 
	#USART_FLAG_NE
 ((
ut16_t
)0x0004)

	)

343 
	#USART_FLAG_FE
 ((
ut16_t
)0x0002)

	)

344 
	#USART_FLAG_PE
 ((
ut16_t
)0x0001)

	)

345 
	#IS_USART_FLAG
(
FLAG
(((FLAG=
USART_FLAG_PE
|| ((FLAG=
USART_FLAG_TXE
) || \

346 ((
FLAG
=
USART_FLAG_TC
|| ((FLAG=
USART_FLAG_RXNE
) || \

347 ((
FLAG
=
USART_FLAG_IDLE
|| ((FLAG=
USART_FLAG_LBD
) || \

348 ((
FLAG
=
USART_FLAG_CTS
|| ((FLAG=
USART_FLAG_ORE
) || \

349 ((
FLAG
=
USART_FLAG_NE
|| ((FLAG=
USART_FLAG_FE
))

	)

351 
	#IS_USART_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFC9F=0x00&& ((FLAG!(ut16_t)0x00))

	)

353 
	#IS_USART_BAUDRATE
(
BAUDRATE
(((BAUDRATE> 0&& ((BAUDRATE< 7500001))

	)

354 
	#IS_USART_ADDRESS
(
ADDRESS
((ADDRESS<0xF)

	)

355 
	#IS_USART_DATA
(
DATA
((DATA<0x1FF)

	)

369 
USART_DeIn
(
USART_TyDef
* 
USARTx
);

372 
USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
);

373 
USART_SuIn
(
USART_InTyDef
* 
USART_InSu
);

374 
USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
);

375 
USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
);

376 
USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

377 
USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
);

378 
USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

379 
USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

382 
USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
);

383 
ut16_t
 
USART_ReiveDa
(
USART_TyDef
* 
USARTx
);

386 
USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
);

387 
USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
);

388 
USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

391 
USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
);

392 
USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

393 
USART_SdBak
(
USART_TyDef
* 
USARTx
);

396 
USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

399 
USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

400 
USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

401 
USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
);

404 
USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
);

405 
USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

408 
USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
);

411 
USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
);

412 
FgStus
 
USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

413 
USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

414 
ITStus
 
USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

415 
USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

417 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_wwdg.h

30 #ide
__STM32F4xx_WWDG_H


31 
	#__STM32F4xx_WWDG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

59 
	#WWDG_Psr_1
 ((
ut32_t
)0x00000000)

	)

60 
	#WWDG_Psr_2
 ((
ut32_t
)0x00000080)

	)

61 
	#WWDG_Psr_4
 ((
ut32_t
)0x00000100)

	)

62 
	#WWDG_Psr_8
 ((
ut32_t
)0x00000180)

	)

63 
	#IS_WWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
WWDG_Psr_1
) || \

64 ((
PRESCALER
=
WWDG_Psr_2
) || \

65 ((
PRESCALER
=
WWDG_Psr_4
) || \

66 ((
PRESCALER
=
WWDG_Psr_8
))

	)

67 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
((VALUE<0x7F)

	)

68 
	#IS_WWDG_COUNTER
(
COUNTER
(((COUNTER>0x40&& ((COUNTER<0x7F))

	)

82 
WWDG_DeIn
();

85 
WWDG_SPsr
(
ut32_t
 
WWDG_Psr
);

86 
WWDG_SWdowVue
(
ut8_t
 
WdowVue
);

87 
WWDG_EbIT
();

88 
WWDG_SCou
(
ut8_t
 
Cou
);

91 
WWDG_Eb
(
ut8_t
 
Cou
);

94 
FgStus
 
WWDG_GFgStus
();

95 
WWDG_CˬFg
();

97 #ifde
__lulus


	@src/lib/STM32F4xx_StdPeriph_Drivers/src/misc.c

76 
	~"misc.h
"

89 
	#AIRCR_VECTKEY_MASK
 ((
ut32_t
)0x05FA0000)

	)

118 
	$NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
)

121 
	`as_m
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_PriܙyGroup
));

124 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_PriܙyGroup
;

125 
	}
}

136 
	$NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
)

138 
ut8_t
 
tmriܙy
 = 0x00, 
tm
 = 0x00, 
tmpsub
 = 0x0F;

141 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InSu
->
NVIC_IRQChlCmd
));

142 
	`as_m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
));

143 
	`as_m
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
));

145 i(
NVIC_InSu
->
NVIC_IRQChlCmd
 !
DISABLE
)

148 
tmriܙy
 = (0x700 - ((
SCB
->
AIRCR
& (
ut32_t
)0x700))>> 0x08;

149 
tm
 = (0x4 - 
tmriܙy
);

150 
tmpsub
 =mpsub >> 
tmriܙy
;

152 
tmriܙy
 = 
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
 << 
tm
;

153 
tmriܙy
 |(
ut8_t
)(
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
 & 
tmpsub
);

155 
tmriܙy
 =mppriority << 0x04;

157 
NVIC
->
IP
[
NVIC_InSu
->
NVIC_IRQChl
] = 
tmriܙy
;

160 
NVIC
->
ISER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

161 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

166 
NVIC
->
ICER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

167 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

169 
	}
}

180 
	$NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
)

183 
	`as_m
(
	`IS_NVIC_VECTTAB
(
NVIC_VeTab
));

184 
	`as_m
(
	`IS_NVIC_OFFSET
(
Offt
));

186 
SCB
->
VTOR
 = 
NVIC_VeTab
 | (
Offt
 & (
ut32_t
)0x1FFFFF80);

187 
	}
}

199 
	$NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
)

202 
	`as_m
(
	`IS_NVIC_LP
(
LowPowMode
));

203 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

205 i(
NewS
 !
DISABLE
)

207 
SCB
->
SCR
 |
LowPowMode
;

211 
SCB
->
SCR
 &(
ut32_t
)(~(ut32_t)
LowPowMode
);

213 
	}
}

223 
	$SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
)

226 
	`as_m
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour
));

227 i(
SysTick_CLKSour
 =
SysTick_CLKSour_HCLK
)

229 
SysTick
->
CTRL
 |
SysTick_CLKSour_HCLK
;

233 
SysTick
->
CTRL
 &
SysTick_CLKSour_HCLK_Div8
;

235 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_adc.c

106 
	~"m32f4xx_adc.h
"

107 
	~"m32f4xx_rcc.h
"

122 
	#CR1_DISCNUM_RESET
 ((
ut32_t
)0xFFFF1FFF)

	)

125 
	#CR1_AWDCH_RESET
 ((
ut32_t
)0xFFFFFFE0)

	)

128 
	#CR1_AWDMode_RESET
 ((
ut32_t
)0xFF3FFDFF)

	)

131 
	#CR1_CLEAR_MASK
 ((
ut32_t
)0xFCFFFEFF)

	)

134 
	#CR2_EXTEN_RESET
 ((
ut32_t
)0xCFFFFFFF)

	)

137 
	#CR2_JEXTEN_RESET
 ((
ut32_t
)0xFFCFFFFF)

	)

140 
	#CR2_JEXTSEL_RESET
 ((
ut32_t
)0xFFF0FFFF)

	)

143 
	#CR2_CLEAR_MASK
 ((
ut32_t
)0xC0FFF7FD)

	)

146 
	#SQR3_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

147 
	#SQR2_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

148 
	#SQR1_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

151 
	#SQR1_L_RESET
 ((
ut32_t
)0xFF0FFFFF)

	)

154 
	#JSQR_JSQ_SET
 ((
ut32_t
)0x0000001F)

	)

157 
	#JSQR_JL_SET
 ((
ut32_t
)0x00300000)

	)

158 
	#JSQR_JL_RESET
 ((
ut32_t
)0xFFCFFFFF)

	)

161 
	#SMPR1_SMP_SET
 ((
ut32_t
)0x00000007)

	)

162 
	#SMPR2_SMP_SET
 ((
ut32_t
)0x00000007)

	)

165 
	#JDR_OFFSET
 ((
ut8_t
)0x28)

	)

168 
	#CDR_ADDRESS
 ((
ut32_t
)0x40012308)

	)

171 
	#CR_CLEAR_MASK
 ((
ut32_t
)0xFFFC30E0)

	)

213 
	$ADC_DeIn
()

216 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC
, 
ENABLE
);

219 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC
, 
DISABLE
);

220 
	}
}

235 
	$ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
)

237 
ut32_t
 
tmeg1
 = 0;

238 
ut8_t
 
tmeg2
 = 0;

240 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

241 
	`as_m
(
	`IS_ADC_RESOLUTION
(
ADC_InSu
->
ADC_Resuti
));

242 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_SnCvMode
));

243 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_CtuousCvMode
));

244 
	`as_m
(
	`IS_ADC_EXT_TRIG_EDGE
(
ADC_InSu
->
ADC_ExTrigCvEdge
));

245 
	`as_m
(
	`IS_ADC_EXT_TRIG
(
ADC_InSu
->
ADC_ExTrigCv
));

246 
	`as_m
(
	`IS_ADC_DATA_ALIGN
(
ADC_InSu
->
ADC_DaAlign
));

247 
	`as_m
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_InSu
->
ADC_NbrOfCvsi
));

251 
tmeg1
 = 
ADCx
->
CR1
;

254 
tmeg1
 &
CR1_CLEAR_MASK
;

259 
tmeg1
 |(
ut32_t
)(((ut32_t)
ADC_InSu
->
ADC_SnCvMode
 << 8) | \

260 
ADC_InSu
->
ADC_Resuti
);

262 
ADCx
->
CR1
 = 
tmeg1
;

265 
tmeg1
 = 
ADCx
->
CR2
;

268 
tmeg1
 &
CR2_CLEAR_MASK
;

276 
tmeg1
 |(
ut32_t
)(
ADC_InSu
->
ADC_DaAlign
 | \

277 
ADC_InSu
->
ADC_ExTrigCv
 |

278 
ADC_InSu
->
ADC_ExTrigCvEdge
 | \

279 ((
ut32_t
)
ADC_InSu
->
ADC_CtuousCvMode
 << 1));

282 
ADCx
->
CR2
 = 
tmeg1
;

285 
tmeg1
 = 
ADCx
->
SQR1
;

288 
tmeg1
 &
SQR1_L_RESET
;

292 
tmeg2
 |(
ut8_t
)(
ADC_InSu
->
ADC_NbrOfCvsi
 - (uint8_t)1);

293 
tmeg1
 |((
ut32_t
)
tmeg2
 << 20);

296 
ADCx
->
SQR1
 = 
tmeg1
;

297 
	}
}

310 
	$ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
)

313 
ADC_InSu
->
ADC_Resuti
 = 
ADC_Resuti_12b
;

316 
ADC_InSu
->
ADC_SnCvMode
 = 
DISABLE
;

319 
ADC_InSu
->
ADC_CtuousCvMode
 = 
DISABLE
;

322 
ADC_InSu
->
ADC_ExTrigCvEdge
 = 
ADC_ExTrigCvEdge_Ne
;

325 
ADC_InSu
->
ADC_ExTrigCv
 = 
ADC_ExTrigCv_T1_CC1
;

328 
ADC_InSu
->
ADC_DaAlign
 = 
ADC_DaAlign_Right
;

331 
ADC_InSu
->
ADC_NbrOfCvsi
 = 1;

332 
	}
}

341 
	$ADC_CommIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
)

343 
ut32_t
 
tmeg1
 = 0;

345 
	`as_m
(
	`IS_ADC_MODE
(
ADC_CommInSu
->
ADC_Mode
));

346 
	`as_m
(
	`IS_ADC_PRESCALER
(
ADC_CommInSu
->
ADC_Psr
));

347 
	`as_m
(
	`IS_ADC_DMA_ACCESS_MODE
(
ADC_CommInSu
->
ADC_DMAAcssMode
));

348 
	`as_m
(
	`IS_ADC_SAMPLING_DELAY
(
ADC_CommInSu
->
ADC_TwoSamgDay
));

351 
tmeg1
 = 
ADC
->
CCR
;

354 
tmeg1
 &
CR_CLEAR_MASK
;

362 
tmeg1
 |(
ut32_t
)(
ADC_CommInSu
->
ADC_Mode
 |

363 
ADC_CommInSu
->
ADC_Psr
 |

364 
ADC_CommInSu
->
ADC_DMAAcssMode
 |

365 
ADC_CommInSu
->
ADC_TwoSamgDay
);

368 
ADC
->
CCR
 = 
tmeg1
;

369 
	}
}

377 
	$ADC_CommSuIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
)

380 
ADC_CommInSu
->
ADC_Mode
 = 
ADC_Mode_Inddt
;

383 
ADC_CommInSu
->
ADC_Psr
 = 
ADC_Psr_Div2
;

386 
ADC_CommInSu
->
ADC_DMAAcssMode
 = 
ADC_DMAAcssMode_Dibd
;

389 
ADC_CommInSu
->
ADC_TwoSamgDay
 = 
ADC_TwoSamgDay_5Cyes
;

390 
	}
}

399 
	$ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

402 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

403 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

404 i(
NewS
 !
DISABLE
)

407 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_ADON
;

412 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_ADON
);

414 
	}
}

455 
	$ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
)

457 
ut32_t
 
tmeg
 = 0;

459 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

460 
	`as_m
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_AlogWchdog
));

463 
tmeg
 = 
ADCx
->
CR1
;

466 
tmeg
 &
CR1_AWDMode_RESET
;

469 
tmeg
 |
ADC_AlogWchdog
;

472 
ADCx
->
CR1
 = 
tmeg
;

473 
	}
}

484 
	$ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,

485 
ut16_t
 
LowThshd
)

488 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

489 
	`as_m
(
	`IS_ADC_THRESHOLD
(
HighThshd
));

490 
	`as_m
(
	`IS_ADC_THRESHOLD
(
LowThshd
));

493 
ADCx
->
HTR
 = 
HighThshd
;

496 
ADCx
->
LTR
 = 
LowThshd
;

497 
	}
}

525 
	$ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
)

527 
ut32_t
 
tmeg
 = 0;

529 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

530 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

533 
tmeg
 = 
ADCx
->
CR1
;

536 
tmeg
 &
CR1_AWDCH_RESET
;

539 
tmeg
 |
ADC_Chl
;

542 
ADCx
->
CR1
 = 
tmeg
;

543 
	}
}

589 
	$ADC_TempSsVftCmd
(
FuniڮS
 
NewS
)

592 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

593 i(
NewS
 !
DISABLE
)

596 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_TSVREFE
;

601 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_TSVREFE
);

603 
	}
}

615 
	$ADC_VBATCmd
(
FuniڮS
 
NewS
)

618 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

619 i(
NewS
 !
DISABLE
)

622 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_VBATE
;

627 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_VBATE
);

629 
	}
}

715 
	$ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

717 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

719 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

720 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

721 
	`as_m
(
	`IS_ADC_REGULAR_RANK
(
Rk
));

722 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

725 i(
ADC_Chl
 > 
ADC_Chl_9
)

728 
tmeg1
 = 
ADCx
->
SMPR1
;

731 
tmeg2
 = 
SMPR1_SMP_SET
 << (3 * (
ADC_Chl
 - 10));

734 
tmeg1
 &~
tmeg2
;

737 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * (
ADC_Chl
 - 10));

740 
tmeg1
 |
tmeg2
;

743 
ADCx
->
SMPR1
 = 
tmeg1
;

748 
tmeg1
 = 
ADCx
->
SMPR2
;

751 
tmeg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Chl
);

754 
tmeg1
 &~
tmeg2
;

757 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

760 
tmeg1
 |
tmeg2
;

763 
ADCx
->
SMPR2
 = 
tmeg1
;

766 i(
Rk
 < 7)

769 
tmeg1
 = 
ADCx
->
SQR3
;

772 
tmeg2
 = 
SQR3_SQ_SET
 << (5 * (
Rk
 - 1));

775 
tmeg1
 &~
tmeg2
;

778 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 1));

781 
tmeg1
 |
tmeg2
;

784 
ADCx
->
SQR3
 = 
tmeg1
;

787 i(
Rk
 < 13)

790 
tmeg1
 = 
ADCx
->
SQR2
;

793 
tmeg2
 = 
SQR2_SQ_SET
 << (5 * (
Rk
 - 7));

796 
tmeg1
 &~
tmeg2
;

799 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 7));

802 
tmeg1
 |
tmeg2
;

805 
ADCx
->
SQR2
 = 
tmeg1
;

811 
tmeg1
 = 
ADCx
->
SQR1
;

814 
tmeg2
 = 
SQR1_SQ_SET
 << (5 * (
Rk
 - 13));

817 
tmeg1
 &~
tmeg2
;

820 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 13));

823 
tmeg1
 |
tmeg2
;

826 
ADCx
->
SQR1
 = 
tmeg1
;

828 
	}
}

835 
	$ADC_SoweSCv
(
ADC_TyDef
* 
ADCx
)

838 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

841 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_SWSTART
;

842 
	}
}

849 
FgStus
 
	$ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
)

851 
FgStus
 
bus
 = 
RESET
;

853 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

856 i((
ADCx
->
CR2
 & 
ADC_CR2_SWSTART
!(
ut32_t
)
RESET
)

859 
bus
 = 
SET
;

864 
bus
 = 
RESET
;

868  
bus
;

869 
	}
}

879 
	$ADC_EOCOnEachRegurChlCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

882 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

883 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

885 i(
NewS
 !
DISABLE
)

888 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_EOCS
;

893 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_EOCS
);

895 
	}
}

904 
	$ADC_CtuousModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

907 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

908 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

910 i(
NewS
 !
DISABLE
)

913 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_CONT
;

918 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_CONT
);

920 
	}
}

930 
	$ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
)

932 
ut32_t
 
tmeg1
 = 0;

933 
ut32_t
 
tmeg2
 = 0;

936 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

937 
	`as_m
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numb
));

940 
tmeg1
 = 
ADCx
->
CR1
;

943 
tmeg1
 &
CR1_DISCNUM_RESET
;

946 
tmeg2
 = 
Numb
 - 1;

947 
tmeg1
 |
tmeg2
 << 13;

950 
ADCx
->
CR1
 = 
tmeg1
;

951 
	}
}

962 
	$ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

965 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

966 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

968 i(
NewS
 !
DISABLE
)

971 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_DISCEN
;

976 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_DISCEN
);

978 
	}
}

985 
ut16_t
 
	$ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
)

988 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

991  (
ut16_t

ADCx
->
DR
;

992 
	}
}

1006 
ut32_t
 
	$ADC_GMuiModeCvsiVue
()

1009  (*(
__IO
 
ut32_t
 *
CDR_ADDRESS
);

1010 
	}
}

1052 
	$ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1055 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1056 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1057 i(
NewS
 !
DISABLE
)

1060 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_DMA
;

1065 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_DMA
);

1067 
	}
}

1076 
	$ADC_DMARequeALaTnsrCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1079 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1080 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1081 i(
NewS
 !
DISABLE
)

1084 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_DDS
;

1089 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_DDS
);

1091 
	}
}

1103 
	$ADC_MuiModeDMARequeALaTnsrCmd
(
FuniڮS
 
NewS
)

1106 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1107 i(
NewS
 !
DISABLE
)

1110 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_DDS
;

1115 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_DDS
);

1117 
	}
}

1190 
	$ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

1192 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0, 
tmeg3
 = 0;

1194 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1195 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

1196 
	`as_m
(
	`IS_ADC_INJECTED_RANK
(
Rk
));

1197 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

1199 i(
ADC_Chl
 > 
ADC_Chl_9
)

1202 
tmeg1
 = 
ADCx
->
SMPR1
;

1204 
tmeg2
 = 
SMPR1_SMP_SET
 << (3*(
ADC_Chl
 - 10));

1206 
tmeg1
 &~
tmeg2
;

1208 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3*(
ADC_Chl
 - 10));

1210 
tmeg1
 |
tmeg2
;

1212 
ADCx
->
SMPR1
 = 
tmeg1
;

1217 
tmeg1
 = 
ADCx
->
SMPR2
;

1219 
tmeg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Chl
);

1221 
tmeg1
 &~
tmeg2
;

1223 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

1225 
tmeg1
 |
tmeg2
;

1227 
ADCx
->
SMPR2
 = 
tmeg1
;

1231 
tmeg1
 = 
ADCx
->
JSQR
;

1233 
tmeg3
 = (
tmeg1
 & 
JSQR_JL_SET
)>> 20;

1235 
tmeg2
 = 
JSQR_JSQ_SET
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

1237 
tmeg1
 &~
tmeg2
;

1239 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

1241 
tmeg1
 |
tmeg2
;

1243 
ADCx
->
JSQR
 = 
tmeg1
;

1244 
	}
}

1253 
	$ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
)

1255 
ut32_t
 
tmeg1
 = 0;

1256 
ut32_t
 
tmeg2
 = 0;

1258 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1259 
	`as_m
(
	`IS_ADC_INJECTED_LENGTH
(
Lgth
));

1262 
tmeg1
 = 
ADCx
->
JSQR
;

1265 
tmeg1
 &
JSQR_JL_RESET
;

1268 
tmeg2
 = 
Lgth
 - 1;

1269 
tmeg1
 |
tmeg2
 << 20;

1272 
ADCx
->
JSQR
 = 
tmeg1
;

1273 
	}
}

1288 
	$ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
)

1290 
__IO
 
ut32_t
 
tmp
 = 0;

1292 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1293 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1294 
	`as_m
(
	`IS_ADC_OFFSET
(
Offt
));

1296 
tmp
 = (
ut32_t
)
ADCx
;

1297 
tmp
 +
ADC_InjeedChl
;

1300 *(
__IO
 
ut32_t
 *
tmp
 = (ut32_t)
Offt
;

1301 
	}
}

1326 
	$ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
)

1328 
ut32_t
 
tmeg
 = 0;

1330 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1331 
	`as_m
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_ExTrigInjecCv
));

1334 
tmeg
 = 
ADCx
->
CR2
;

1337 
tmeg
 &
CR2_JEXTSEL_RESET
;

1340 
tmeg
 |
ADC_ExTrigInjecCv
;

1343 
ADCx
->
CR2
 = 
tmeg
;

1344 
	}
}

1360 
	$ADC_ExTrigInjeedCvEdgeCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCvEdge
)

1362 
ut32_t
 
tmeg
 = 0;

1364 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1365 
	`as_m
(
	`IS_ADC_EXT_INJEC_TRIG_EDGE
(
ADC_ExTrigInjecCvEdge
));

1367 
tmeg
 = 
ADCx
->
CR2
;

1369 
tmeg
 &
CR2_JEXTEN_RESET
;

1371 
tmeg
 |
ADC_ExTrigInjecCvEdge
;

1373 
ADCx
->
CR2
 = 
tmeg
;

1374 
	}
}

1381 
	$ADC_SoweSInjeedCv
(
ADC_TyDef
* 
ADCx
)

1384 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1386 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_JSWSTART
;

1387 
	}
}

1394 
FgStus
 
	$ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
)

1396 
FgStus
 
bus
 = 
RESET
;

1398 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1401 i((
ADCx
->
CR2
 & 
ADC_CR2_JSWSTART
!(
ut32_t
)
RESET
)

1404 
bus
 = 
SET
;

1409 
bus
 = 
RESET
;

1412  
bus
;

1413 
	}
}

1423 
	$ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1426 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1427 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1428 i(
NewS
 !
DISABLE
)

1431 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_JAUTO
;

1436 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_JAUTO
);

1438 
	}
}

1449 
	$ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1452 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1453 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1454 i(
NewS
 !
DISABLE
)

1457 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_JDISCEN
;

1462 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_JDISCEN
);

1464 
	}
}

1477 
ut16_t
 
	$ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
)

1479 
__IO
 
ut32_t
 
tmp
 = 0;

1482 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1483 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1485 
tmp
 = (
ut32_t
)
ADCx
;

1486 
tmp
 +
ADC_InjeedChl
 + 
JDR_OFFSET
;

1489  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

1490 
	}
}

1584 
	$ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
)

1586 
ut32_t
 
mask
 = 0;

1588 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1589 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1590 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1593 
mask
 = (
ut8_t
)
ADC_IT
;

1594 
mask
 = (
ut32_t
)0x01 << itmask;

1596 i(
NewS
 !
DISABLE
)

1599 
ADCx
->
CR1
 |
mask
;

1604 
ADCx
->
CR1
 &(~(
ut32_t
)
mask
);

1606 
	}
}

1621 
FgStus
 
	$ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1623 
FgStus
 
bus
 = 
RESET
;

1625 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1626 
	`as_m
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1629 i((
ADCx
->
SR
 & 
ADC_FLAG
!(
ut8_t
)
RESET
)

1632 
bus
 = 
SET
;

1637 
bus
 = 
RESET
;

1640  
bus
;

1641 
	}
}

1656 
	$ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1659 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1660 
	`as_m
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1663 
ADCx
->
SR
 = ~(
ut32_t
)
ADC_FLAG
;

1664 
	}
}

1677 
ITStus
 
	$ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1679 
ITStus
 
bus
 = 
RESET
;

1680 
ut32_t
 
mask
 = 0, 
abˡus
 = 0;

1683 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1684 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1687 
mask
 = 
ADC_IT
 >> 8;

1690 
abˡus
 = (
ADCx
->
CR1
 & ((
ut32_t
)0x01 << (
ut8_t
)
ADC_IT
)) ;

1693 i(((
ADCx
->
SR
 & 
mask
!(
ut32_t
)
RESET
&& 
abˡus
)

1696 
bus
 = 
SET
;

1701 
bus
 = 
RESET
;

1704  
bus
;

1705 
	}
}

1718 
	$ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1720 
ut8_t
 
mask
 = 0;

1722 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1723 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1725 
mask
 = (
ut8_t
)(
ADC_IT
 >> 8);

1727 
ADCx
->
SR
 = ~(
ut32_t
)
mask
;

1728 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_can.c

84 
	~"m32f4xx_n.h
"

85 
	~"m32f4xx_rcc.h
"

99 
	#MCR_DBF
 ((
ut32_t
)0x00010000

	)

102 
	#TMIDxR_TXRQ
 ((
ut32_t
)0x00000001

	)

105 
	#FMR_FINIT
 ((
ut32_t
)0x00000001

	)

108 
	#INAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

110 
	#SLAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

113 
	#CAN_FLAGS_TSR
 ((
ut32_t
)0x08000000)

	)

115 
	#CAN_FLAGS_RF1R
 ((
ut32_t
)0x04000000)

	)

117 
	#CAN_FLAGS_RF0R
 ((
ut32_t
)0x02000000)

	)

119 
	#CAN_FLAGS_MSR
 ((
ut32_t
)0x01000000)

	)

121 
	#CAN_FLAGS_ESR
 ((
ut32_t
)0x00F00000)

	)

124 
	#CAN_TXMAILBOX_0
 ((
ut8_t
)0x00)

	)

125 
	#CAN_TXMAILBOX_1
 ((
ut8_t
)0x01)

	)

126 
	#CAN_TXMAILBOX_2
 ((
ut8_t
)0x02)

	)

128 
	#CAN_MODE_MASK
 ((
ut32_t
0x00000003)

	)

134 
ITStus
 
CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
);

166 
	$CAN_DeIn
(
CAN_TyDef
* 
CANx
)

169 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

171 i(
CANx
 =
CAN1
)

174 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
ENABLE
);

176 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
DISABLE
);

181 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
ENABLE
);

183 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
DISABLE
);

185 
	}
}

196 
ut8_t
 
	$CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
)

198 
ut8_t
 
InStus
 = 
CAN_InStus_Faed
;

199 
ut32_t
 
wa_ack
 = 0x00000000;

201 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

202 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TTCM
));

203 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_ABOM
));

204 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_AWUM
));

205 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_NART
));

206 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_RFLM
));

207 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TXFP
));

208 
	`as_m
(
	`IS_CAN_MODE
(
CAN_InSu
->
CAN_Mode
));

209 
	`as_m
(
	`IS_CAN_SJW
(
CAN_InSu
->
CAN_SJW
));

210 
	`as_m
(
	`IS_CAN_BS1
(
CAN_InSu
->
CAN_BS1
));

211 
	`as_m
(
	`IS_CAN_BS2
(
CAN_InSu
->
CAN_BS2
));

212 
	`as_m
(
	`IS_CAN_PRESCALER
(
CAN_InSu
->
CAN_Psr
));

215 
CANx
->
MCR
 &(~(
ut32_t
)
CAN_MCR_SLEEP
);

218 
CANx
->
MCR
 |
CAN_MCR_INRQ
 ;

221 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
!CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

223 
wa_ack
++;

227 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

229 
InStus
 = 
CAN_InStus_Faed
;

234 i(
CAN_InSu
->
CAN_TTCM
 =
ENABLE
)

236 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

240 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TTCM
;

244 i(
CAN_InSu
->
CAN_ABOM
 =
ENABLE
)

246 
CANx
->
MCR
 |
CAN_MCR_ABOM
;

250 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_ABOM
;

254 i(
CAN_InSu
->
CAN_AWUM
 =
ENABLE
)

256 
CANx
->
MCR
 |
CAN_MCR_AWUM
;

260 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_AWUM
;

264 i(
CAN_InSu
->
CAN_NART
 =
ENABLE
)

266 
CANx
->
MCR
 |
CAN_MCR_NART
;

270 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_NART
;

274 i(
CAN_InSu
->
CAN_RFLM
 =
ENABLE
)

276 
CANx
->
MCR
 |
CAN_MCR_RFLM
;

280 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_RFLM
;

284 i(
CAN_InSu
->
CAN_TXFP
 =
ENABLE
)

286 
CANx
->
MCR
 |
CAN_MCR_TXFP
;

290 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TXFP
;

294 
CANx
->
BTR
 = (
ut32_t
)((ut32_t)
CAN_InSu
->
CAN_Mode
 << 30) | \

295 ((
ut32_t
)
CAN_InSu
->
CAN_SJW
 << 24) | \

296 ((
ut32_t
)
CAN_InSu
->
CAN_BS1
 << 16) | \

297 ((
ut32_t
)
CAN_InSu
->
CAN_BS2
 << 20) | \

298 ((
ut32_t
)
CAN_InSu
->
CAN_Psr
 - 1);

301 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_INRQ
;

304 
wa_ack
 = 0;

306 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
=CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

308 
wa_ack
++;

312 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

314 
InStus
 = 
CAN_InStus_Faed
;

318 
InStus
 = 
CAN_InStus_Sucss
 ;

323  
InStus
;

324 
	}
}

333 
	$CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
)

335 
ut32_t
 
fr_numb_b_pos
 = 0;

337 
	`as_m
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FrInSu
->
CAN_FrNumb
));

338 
	`as_m
(
	`IS_CAN_FILTER_MODE
(
CAN_FrInSu
->
CAN_FrMode
));

339 
	`as_m
(
	`IS_CAN_FILTER_SCALE
(
CAN_FrInSu
->
CAN_FrS
));

340 
	`as_m
(
	`IS_CAN_FILTER_FIFO
(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
));

341 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_FrInSu
->
CAN_FrAivi
));

343 
fr_numb_b_pos
 = ((
ut32_t
)1<< 
CAN_FrInSu
->
CAN_FrNumb
;

346 
CAN1
->
FMR
 |
FMR_FINIT
;

349 
CAN1
->
FA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

352 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_16b
)

355 
CAN1
->
FS1R
 &~(
ut32_t
)
fr_numb_b_pos
;

359 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

360 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
) << 16) |

361 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

365 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

366 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

367 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
);

370 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_32b
)

373 
CAN1
->
FS1R
 |
fr_numb_b_pos
;

375 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

376 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
) << 16) |

377 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

379 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

380 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

381 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
);

385 i(
CAN_FrInSu
->
CAN_FrMode
 =
CAN_FrMode_IdMask
)

388 
CAN1
->
FM1R
 &~(
ut32_t
)
fr_numb_b_pos
;

393 
CAN1
->
FM1R
 |(
ut32_t
)
fr_numb_b_pos
;

397 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO0
)

400 
CAN1
->
FFA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

403 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO1
)

406 
CAN1
->
FFA1R
 |(
ut32_t
)
fr_numb_b_pos
;

410 i(
CAN_FrInSu
->
CAN_FrAivi
 =
ENABLE
)

412 
CAN1
->
FA1R
 |
fr_numb_b_pos
;

416 
CAN1
->
FMR
 &~
FMR_FINIT
;

417 
	}
}

424 
	$CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
)

429 
CAN_InSu
->
CAN_TTCM
 = 
DISABLE
;

432 
CAN_InSu
->
CAN_ABOM
 = 
DISABLE
;

435 
CAN_InSu
->
CAN_AWUM
 = 
DISABLE
;

438 
CAN_InSu
->
CAN_NART
 = 
DISABLE
;

441 
CAN_InSu
->
CAN_RFLM
 = 
DISABLE
;

444 
CAN_InSu
->
CAN_TXFP
 = 
DISABLE
;

447 
CAN_InSu
->
CAN_Mode
 = 
CAN_Mode_Nm
;

450 
CAN_InSu
->
CAN_SJW
 = 
CAN_SJW_1tq
;

453 
CAN_InSu
->
CAN_BS1
 = 
CAN_BS1_4tq
;

456 
CAN_InSu
->
CAN_BS2
 = 
CAN_BS2_3tq
;

459 
CAN_InSu
->
CAN_Psr
 = 1;

460 
	}
}

467 
	$CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
)

470 
	`as_m
(
	`IS_CAN_BANKNUMBER
(
CAN_BkNumb
));

473 
CAN1
->
FMR
 |
FMR_FINIT
;

476 
CAN1
->
FMR
 &(
ut32_t
)0xFFFFC0F1 ;

477 
CAN1
->
FMR
 |(
ut32_t
)(
CAN_BkNumb
)<<8;

480 
CAN1
->
FMR
 &~
FMR_FINIT
;

481 
	}
}

492 
	$CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

495 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

496 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

498 i(
NewS
 !
DISABLE
)

501 
CANx
->
MCR
 |
MCR_DBF
;

506 
CANx
->
MCR
 &~
MCR_DBF
;

508 
	}
}

522 
	$CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

525 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

526 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

527 i(
NewS
 !
DISABLE
)

530 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

533 
CANx
->
sTxMaBox
[0].
TDTR
 |((
ut32_t
)
CAN_TDT0R_TGT
);

534 
CANx
->
sTxMaBox
[1].
TDTR
 |((
ut32_t
)
CAN_TDT1R_TGT
);

535 
CANx
->
sTxMaBox
[2].
TDTR
 |((
ut32_t
)
CAN_TDT2R_TGT
);

540 
CANx
->
MCR
 &(
ut32_t
)(~(ut32_t)
CAN_MCR_TTCM
);

543 
CANx
->
sTxMaBox
[0].
TDTR
 &((
ut32_t
)~
CAN_TDT0R_TGT
);

544 
CANx
->
sTxMaBox
[1].
TDTR
 &((
ut32_t
)~
CAN_TDT1R_TGT
);

545 
CANx
->
sTxMaBox
[2].
TDTR
 &((
ut32_t
)~
CAN_TDT2R_TGT
);

547 
	}
}

576 
ut8_t
 
	$CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
)

578 
ut8_t
 
sm_mabox
 = 0;

580 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

581 
	`as_m
(
	`IS_CAN_IDTYPE
(
TxMesge
->
IDE
));

582 
	`as_m
(
	`IS_CAN_RTR
(
TxMesge
->
RTR
));

583 
	`as_m
(
	`IS_CAN_DLC
(
TxMesge
->
DLC
));

586 i((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

588 
sm_mabox
 = 0;

590 i((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

592 
sm_mabox
 = 1;

594 i((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

596 
sm_mabox
 = 2;

600 
sm_mabox
 = 
CAN_TxStus_NoMaBox
;

603 i(
sm_mabox
 !
CAN_TxStus_NoMaBox
)

606 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 &
TMIDxR_TXRQ
;

607 i(
TxMesge
->
IDE
 =
CAN_Id_Sndd
)

609 
	`as_m
(
	`IS_CAN_STDID
(
TxMesge
->
StdId
));

610 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
StdId
 << 21) | \

611 
TxMesge
->
RTR
);

615 
	`as_m
(
	`IS_CAN_EXTID
(
TxMesge
->
ExtId
));

616 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
ExtId
 << 3) | \

617 
TxMesge
->
IDE
 | \

618 
TxMesge
->
RTR
);

622 
TxMesge
->
DLC
 &(
ut8_t
)0x0000000F;

623 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 &(
ut32_t
)0xFFFFFFF0;

624 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 |
TxMesge
->
DLC
;

627 
CANx
->
sTxMaBox
[
sm_mabox
].
TDLR
 = (((
ut32_t
)
TxMesge
->
Da
[3] << 24) |

628 ((
ut32_t
)
TxMesge
->
Da
[2] << 16) |

629 ((
ut32_t
)
TxMesge
->
Da
[1] << 8) |

630 ((
ut32_t
)
TxMesge
->
Da
[0]));

631 
CANx
->
sTxMaBox
[
sm_mabox
].
TDHR
 = (((
ut32_t
)
TxMesge
->
Da
[7] << 24) |

632 ((
ut32_t
)
TxMesge
->
Da
[6] << 16) |

633 ((
ut32_t
)
TxMesge
->
Da
[5] << 8) |

634 ((
ut32_t
)
TxMesge
->
Da
[4]));

636 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |
TMIDxR_TXRQ
;

638  
sm_mabox
;

639 
	}
}

648 
ut8_t
 
	$CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
TnsmMabox
)

650 
ut32_t
 
e
 = 0;

653 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

654 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
TnsmMabox
));

656 
TnsmMabox
)

658 (
CAN_TXMAILBOX_0
):

659 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

661 (
CAN_TXMAILBOX_1
):

662 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

664 (
CAN_TXMAILBOX_2
):

665 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

668 
e
 = 
CAN_TxStus_Faed
;

671 
e
)

674 (0x0): 
e
 = 
CAN_TxStus_Pdg
;

677 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
e
 = 
CAN_TxStus_Faed
;

679 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
e
 = 
CAN_TxStus_Faed
;

681 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
e
 = 
CAN_TxStus_Faed
;

684 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
e
 = 
CAN_TxStus_Ok
;

686 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
e
 = 
CAN_TxStus_Ok
;

688 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
e
 = 
CAN_TxStus_Ok
;

690 : 
e
 = 
CAN_TxStus_Faed
;

693  (
ut8_t

e
;

694 
	}
}

702 
	$CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
)

705 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

706 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
Mabox
));

708 
Mabox
)

710 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ0
;

712 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ1
;

714 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ2
;

719 
	}
}

749 
	$CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
)

752 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

753 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

755 
RxMesge
->
IDE
 = (
ut8_t
)0x04 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

756 i(
RxMesge
->
IDE
 =
CAN_Id_Sndd
)

758 
RxMesge
->
StdId
 = (
ut32_t
)0x000007FF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 21);

762 
RxMesge
->
ExtId
 = (
ut32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 3);

765 
RxMesge
->
RTR
 = (
ut8_t
)0x02 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

767 
RxMesge
->
DLC
 = (
ut8_t
)0x0F & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
;

769 
RxMesge
->
FMI
 = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
 >> 8);

771 
RxMesge
->
Da
[0] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
;

772 
RxMesge
->
Da
[1] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 8);

773 
RxMesge
->
Da
[2] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 16);

774 
RxMesge
->
Da
[3] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 24);

775 
RxMesge
->
Da
[4] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
;

776 
RxMesge
->
Da
[5] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 8);

777 
RxMesge
->
Da
[6] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 16);

778 
RxMesge
->
Da
[7] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 24);

781 i(
FIFONumb
 =
CAN_FIFO0
)

783 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

788 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

790 
	}
}

798 
	$CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

801 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

802 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

804 i(
FIFONumb
 =
CAN_FIFO0
)

806 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

811 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

813 
	}
}

821 
ut8_t
 
	$CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

823 
ut8_t
 
mesge_ndg
=0;

825 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

826 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

827 i(
FIFONumb
 =
CAN_FIFO0
)

829 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF0R
&(
ut32_t
)0x03);

831 i(
FIFONumb
 =
CAN_FIFO1
)

833 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF1R
&(
ut32_t
)0x03);

837 
mesge_ndg
 = 0;

839  
mesge_ndg
;

840 
	}
}

871 
ut8_t
 
	$CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
CAN_OtgMode
)

873 
ut8_t
 
us
 = 
CAN_ModeStus_Faed
;

876 
ut32_t
 
timeout
 = 
INAK_TIMEOUT
;

879 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

880 
	`as_m
(
	`IS_CAN_OPERATING_MODE
(
CAN_OtgMode
));

882 i(
CAN_OtgMode
 =
CAN_OtgMode_Inlizi
)

885 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_SLEEP
)| 
CAN_MCR_INRQ
);

888 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
&& (
timeout
 != 0))

890 
timeout
--;

892 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
)

894 
us
 = 
CAN_ModeStus_Faed
;

898 
us
 = 
CAN_ModeStus_Sucss
;

901 i(
CAN_OtgMode
 =
CAN_OtgMode_Nm
)

904 
CANx
->
MCR
 &(
ut32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

907 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!0&& (
timeout
!=0))

909 
timeout
--;

911 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

913 
us
 = 
CAN_ModeStus_Faed
;

917 
us
 = 
CAN_ModeStus_Sucss
;

920 i(
CAN_OtgMode
 =
CAN_OtgMode_S˕
)

923 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

926 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
&& (
timeout
!=0))

928 
timeout
--;

930 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
)

932 
us
 = 
CAN_ModeStus_Faed
;

936 
us
 = 
CAN_ModeStus_Sucss
;

941 
us
 = 
CAN_ModeStus_Faed
;

944  (
ut8_t

us
;

945 
	}
}

952 
ut8_t
 
	$CAN_S˕
(
CAN_TyDef
* 
CANx
)

954 
ut8_t
 
pus
 = 
CAN_S˕_Faed
;

957 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

960 
CANx
->
MCR
 = (((CANx->MCR& (
ut32_t
)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

963 i((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

966 
pus
 = 
CAN_S˕_Ok
;

969  (
ut8_t
)
pus
;

970 
	}
}

977 
ut8_t
 
	$CAN_WakeUp
(
CAN_TyDef
* 
CANx
)

979 
ut32_t
 
wa_ak
 = 
SLAK_TIMEOUT
;

980 
ut8_t
 
wakeupus
 = 
CAN_WakeUp_Faed
;

983 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

986 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_SLEEP
;

989 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
=CAN_MSR_SLAK)&&(
wa_ak
!=0x00))

991 
wa_ak
--;

993 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

996 
wakeupus
 = 
CAN_WakeUp_Ok
;

999  (
ut8_t
)
wakeupus
;

1000 
	}
}

1039 
ut8_t
 
	$CAN_GLaECode
(
CAN_TyDef
* 
CANx
)

1041 
ut8_t
 
rcode
=0;

1044 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1047 
rcode
 = (((
ut8_t
)
CANx
->
ESR
& (ut8_t)
CAN_ESR_LEC
);

1050  
rcode
;

1051 
	}
}

1064 
ut8_t
 
	$CAN_GReiveECou
(
CAN_TyDef
* 
CANx
)

1066 
ut8_t
 
cou
=0;

1069 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1072 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

1075  
cou
;

1076 
	}
}

1084 
ut8_t
 
	$CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
)

1086 
ut8_t
 
cou
=0;

1089 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1092 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

1095  
cou
;

1096 
	}
}

1289 
	$CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
)

1292 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1293 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1294 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1296 i(
NewS
 !
DISABLE
)

1299 
CANx
->
IER
 |
CAN_IT
;

1304 
CANx
->
IER
 &~
CAN_IT
;

1306 
	}
}

1329 
FgStus
 
	$CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1331 
FgStus
 
bus
 = 
RESET
;

1334 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1335 
	`as_m
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1338 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
!(
ut32_t
)
RESET
)

1341 i((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1344 
bus
 = 
SET
;

1349 
bus
 = 
RESET
;

1352 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
!(
ut32_t
)
RESET
)

1355 i((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1358 
bus
 = 
SET
;

1363 
bus
 = 
RESET
;

1366 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
!(
ut32_t
)
RESET
)

1369 i((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1372 
bus
 = 
SET
;

1377 
bus
 = 
RESET
;

1380 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
!(
ut32_t
)
RESET
)

1383 i((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1386 
bus
 = 
SET
;

1391 
bus
 = 
RESET
;

1397 i((
ut32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)!(ut32_t)
RESET
)

1400 
bus
 = 
SET
;

1405 
bus
 = 
RESET
;

1409  
bus
;

1410 
	}
}

1429 
	$CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1431 
ut32_t
 
agtmp
=0;

1433 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1434 
	`as_m
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1436 i(
CAN_FLAG
 =
CAN_FLAG_LEC
)

1439 
CANx
->
ESR
 = (
ut32_t
)
RESET
;

1443 
agtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1445 i((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
ut32_t
)
RESET
)

1448 
CANx
->
RF0R
 = (
ut32_t
)(
agtmp
);

1450 i((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
ut32_t
)
RESET
)

1453 
CANx
->
RF1R
 = (
ut32_t
)(
agtmp
);

1455 i((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
ut32_t
)
RESET
)

1458 
CANx
->
TSR
 = (
ut32_t
)(
agtmp
);

1463 
CANx
->
MSR
 = (
ut32_t
)(
agtmp
);

1466 
	}
}

1489 
ITStus
 
	$CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1491 
ITStus
 
us
 = 
RESET
;

1493 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1494 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1497 if((
CANx
->
IER
 & 
CAN_IT
!
RESET
)

1500 
CAN_IT
)

1502 
CAN_IT_TME
:

1504 
us
 = 
	`CheckITStus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1506 
CAN_IT_FMP0
:

1508 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1510 
CAN_IT_FF0
:

1512 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1514 
CAN_IT_FOV0
:

1516 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1518 
CAN_IT_FMP1
:

1520 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1522 
CAN_IT_FF1
:

1524 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1526 
CAN_IT_FOV1
:

1528 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1530 
CAN_IT_WKU
:

1532 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1534 
CAN_IT_SLK
:

1536 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1538 
CAN_IT_EWG
:

1540 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1542 
CAN_IT_EPV
:

1544 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1546 
CAN_IT_BOF
:

1548 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1550 
CAN_IT_LEC
:

1552 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1554 
CAN_IT_ERR
:

1556 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1560 
us
 = 
RESET
;

1567 
us
 = 
RESET
;

1571  
us
;

1572 
	}
}

1593 
	$CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1596 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1597 
	`as_m
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1599 
CAN_IT
)

1601 
CAN_IT_TME
:

1603 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1605 
CAN_IT_FF0
:

1607 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1609 
CAN_IT_FOV0
:

1611 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1613 
CAN_IT_FF1
:

1615 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1617 
CAN_IT_FOV1
:

1619 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1621 
CAN_IT_WKU
:

1623 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1625 
CAN_IT_SLK
:

1627 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1629 
CAN_IT_EWG
:

1631 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1634 
CAN_IT_EPV
:

1636 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1639 
CAN_IT_BOF
:

1641 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1644 
CAN_IT_LEC
:

1646 
CANx
->
ESR
 = 
RESET
;

1648 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1650 
CAN_IT_ERR
:

1652 
CANx
->
ESR
 = 
RESET
;

1654 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1660 
	}
}

1671 
ITStus
 
	$CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
)

1673 
ITStus
 
ndgbus
 = 
RESET
;

1675 i((
CAN_Reg
 & 
It_B
!(
ut32_t
)
RESET
)

1678 
ndgbus
 = 
SET
;

1683 
ndgbus
 = 
RESET
;

1685  
ndgbus
;

1686 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_cec.c

93 
	~"m32f4xx_c.h
"

94 
	~"m32f4xx_rcc.h
"

104 #i
defed
(
STM32F446xx
)

107 
	#BROADCAST_ADDRESS
 ((
ut32_t
)0x0000F)

	)

108 
	#CFGR_CLEAR_MASK
 ((
ut32_t
)0x7000FE00

	)

145 
	$CEC_DeIn
()

147 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CEC
, 
ENABLE
);

148 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CEC
, 
DISABLE
);

149 
	}
}

159 
	$CEC_In
(
CEC_InTyDef
* 
CEC_InSu
)

161 
ut32_t
 
tmeg
 = 0;

164 
	`as_m
(
	`IS_CEC_SIGNAL_FREE_TIME
(
CEC_InSu
->
CEC_SiglFeTime
));

165 
	`as_m
(
	`IS_CEC_RX_TOLERANCE
(
CEC_InSu
->
CEC_RxTޔ
));

166 
	`as_m
(
	`IS_CEC_STOP_RECEPTION
(
CEC_InSu
->
CEC_StRei
));

167 
	`as_m
(
	`IS_CEC_BIT_RISING_ERROR
(
CEC_InSu
->
CEC_BRisgE
));

168 
	`as_m
(
	`IS_CEC_LONG_BIT_PERIOD_ERROR
(
CEC_InSu
->
CEC_LgBPiodE
));

169 
	`as_m
(
	`IS_CEC_BDR_NO_GEN_ERROR
(
CEC_InSu
->
CEC_BRDNoG
));

170 
	`as_m
(
	`IS_CEC_SFT_OPTION
(
CEC_InSu
->
CEC_SFTOi
));

173 
tmeg
 = 
CEC
->
CFGR
;

176 
tmeg
 &
CFGR_CLEAR_MASK
;

179 
tmeg
 |(
CEC_InSu
->
CEC_SiglFeTime
 | CEC_InSu->
CEC_RxTޔ
 |

180 
CEC_InSu
->
CEC_StRei
 | CEC_InSu->
CEC_BRisgE
 |

181 
CEC_InSu
->
CEC_LgBPiodE
| CEC_InSu->
CEC_BRDNoG
 |

182 
CEC_InSu
->
CEC_SFTOi
);

185 
CEC
->
CFGR
 = 
tmeg
;

186 
	}
}

194 
	$CEC_SuIn
(
CEC_InTyDef
* 
CEC_InSu
)

196 
CEC_InSu
->
CEC_SiglFeTime
 = 
CEC_SiglFeTime_Sndd
;

197 
CEC_InSu
->
CEC_RxTޔ
 = 
CEC_RxTޔ_Sndd
;

198 
CEC_InSu
->
CEC_StRei
 = 
CEC_StRei_Off
;

199 
CEC_InSu
->
CEC_BRisgE
 = 
CEC_BRisgE_Off
;

200 
CEC_InSu
->
CEC_LgBPiodE
 = 
CEC_LgBPiodE_Off
;

201 
CEC_InSu
->
CEC_BRDNoG
 = 
CEC_BRDNoG_Off
;

202 
CEC_InSu
->
CEC_SFTOi
 = 
CEC_SFTOi_Off
;

203 
	}
}

211 
	$CEC_Cmd
(
FuniڮS
 
NewS
)

213 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

215 i(
NewS
 !
DISABLE
)

218 
CEC
->
CR
 |
CEC_CR_CECEN
;

223 
CEC
->
CR
 &~
CEC_CR_CECEN
;

225 
	}
}

233 
	$CEC_LiModeCmd
(
FuniڮS
 
NewS
)

235 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

237 i(
NewS
 !
DISABLE
)

240 
CEC
->
CFGR
 |
CEC_CFGR_LSTN
;

245 
CEC
->
CFGR
 &~
CEC_CFGR_LSTN
;

247 
	}
}

254 
	$CEC_OwnAddssCfig
(
ut8_t
 
CEC_OwnAddss
)

256 
ut32_t
 
tmp
 =0x00;

258 
	`as_m
(
	`IS_CEC_ADDRESS
(
CEC_OwnAddss
));

259 
tmp
 = 1 <<(
CEC_OwnAddss
 + 16);

261 
CEC
->
CFGR
 |
tmp
;

262 
	}
}

269 
	$CEC_OwnAddssCˬ
()

272 
CEC
->
CFGR
 = 0x0;

273 
	}
}

299 
	$CEC_SdDa
(
ut8_t
 
Da
)

302 
CEC
->
TXDR
 = 
Da
;

303 
	}
}

310 
ut8_t
 
	$CEC_ReiveDa
()

313  (
ut8_t
)(
CEC
->
RXDR
);

314 
	}
}

321 
	$CEC_SOfMesge
()

324 
CEC
->
CR
 |
CEC_CR_TXSOM
;

325 
	}
}

332 
	$CEC_EndOfMesge
()

335 
CEC
->
CR
 |
CEC_CR_TXEOM
;

336 
	}
}

432 
	$CEC_ITCfig
(
ut16_t
 
CEC_IT
, 
FuniڮS
 
NewS
)

434 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

435 
	`as_m
(
	`IS_CEC_IT
(
CEC_IT
));

437 i(
NewS
 !
DISABLE
)

440 
CEC
->
IER
 |
CEC_IT
;

444 
CEC_IT
 =~CEC_IT;

446 
CEC
->
IER
 &
CEC_IT
;

448 
	}
}

469 
FgStus
 
	$CEC_GFgStus
(
ut16_t
 
CEC_FLAG
)

471 
FgStus
 
bus
 = 
RESET
;

473 
	`as_m
(
	`IS_CEC_GET_FLAG
(
CEC_FLAG
));

476 i((
CEC
->
ISR
 & 
CEC_FLAG
!(
ut16_t
)
RESET
)

479 
bus
 = 
SET
;

484 
bus
 = 
RESET
;

488  
bus
;

489 
	}
}

510 
	$CEC_CˬFg
(
ut32_t
 
CEC_FLAG
)

512 
	`as_m
(
	`IS_CEC_CLEAR_FLAG
(
CEC_FLAG
));

515 
CEC
->
ISR
 = 
CEC_FLAG
;

516 
	}
}

537 
ITStus
 
	$CEC_GITStus
(
ut16_t
 
CEC_IT
)

539 
ITStus
 
bus
 = 
RESET
;

540 
ut32_t
 
abˡus
 = 0;

543 
	`as_m
(
	`IS_CEC_GET_IT
(
CEC_IT
));

546 
abˡus
 = (
CEC
->
IER
 & 
CEC_IT
);

549 i(((
CEC
->
ISR
 & 
CEC_IT
!(
ut32_t
)
RESET
&& 
abˡus
)

552 
bus
 = 
SET
;

557 
bus
 = 
RESET
;

561  
bus
;

562 
	}
}

583 
	$CEC_CˬITPdgB
(
ut16_t
 
CEC_IT
)

585 
	`as_m
(
	`IS_CEC_IT
(
CEC_IT
));

588 
CEC
->
ISR
 = 
CEC_IT
;

589 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_crc.c

29 
	~"m32f4xx_c.h
"

56 
	$CRC_RetDR
()

59 
CRC
->
CR
 = 
CRC_CR_RESET
;

60 
	}
}

67 
ut32_t
 
	$CRC_CcCRC
(
ut32_t
 
Da
)

69 
CRC
->
DR
 = 
Da
;

71  (
CRC
->
DR
);

72 
	}
}

80 
ut32_t
 
	$CRC_CcBlockCRC
(
ut32_t
 
pBufr
[], ut32_
BufrLgth
)

82 
ut32_t
 
dex
 = 0;

84 
dex
 = 0; index < 
BufrLgth
; index++)

86 
CRC
->
DR
 = 
pBufr
[
dex
];

88  (
CRC
->
DR
);

89 
	}
}

96 
ut32_t
 
	$CRC_GCRC
()

98  (
CRC
->
DR
);

99 
	}
}

106 
	$CRC_SIDRegi
(
ut8_t
 
IDVue
)

108 
CRC
->
IDR
 = 
IDVue
;

109 
	}
}

116 
ut8_t
 
	$CRC_GIDRegi
()

118  (
CRC
->
IDR
);

119 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_cryp.c

164 
	~"m32f4xx_yp.h
"

165 
	~"m32f4xx_rcc.h
"

178 
	#FLAG_MASK
 ((
ut8_t
)0x20)

	)

179 
	#MAX_TIMEOUT
 ((
ut16_t
)0xFFFF)

	)

219 
	$CRYP_DeIn
()

222 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_CRYP
, 
ENABLE
);

225 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_CRYP
, 
DISABLE
);

226 
	}
}

235 
	$CRYP_In
(
CRYP_InTyDef
* 
CRYP_InSu
)

238 
	`as_m
(
	`IS_CRYP_ALGOMODE
(
CRYP_InSu
->
CRYP_AlgoMode
));

239 
	`as_m
(
	`IS_CRYP_DATATYPE
(
CRYP_InSu
->
CRYP_DaTy
));

240 
	`as_m
(
	`IS_CRYP_ALGODIR
(
CRYP_InSu
->
CRYP_AlgoD
));

243 
CRYP
->
CR
 &~
CRYP_CR_ALGOMODE
;

244 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_AlgoMode
;

247 
CRYP
->
CR
 &~
CRYP_CR_DATATYPE
;

248 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_DaTy
;

251 i((
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_TDES_ECB
) &&

252 (
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_TDES_CBC
) &&

253 (
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_DES_ECB
) &&

254 (
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_DES_CBC
))

256 
	`as_m
(
	`IS_CRYP_KEYSIZE
(
CRYP_InSu
->
CRYP_KeySize
));

257 
CRYP
->
CR
 &~
CRYP_CR_KEYSIZE
;

258 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_KeySize
;

264 
CRYP
->
CR
 &~
CRYP_CR_ALGODIR
;

265 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_AlgoD
;

266 
	}
}

274 
	$CRYP_SuIn
(
CRYP_InTyDef
* 
CRYP_InSu
)

277 
CRYP_InSu
->
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

280 
CRYP_InSu
->
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

283 
CRYP_InSu
->
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

286 
CRYP_InSu
->
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

287 
	}
}

296 
	$CRYP_KeyIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

299 
CRYP
->
K0LR
 = 
CRYP_KeyInSu
->
CRYP_Key0Le
;

300 
CRYP
->
K0RR
 = 
CRYP_KeyInSu
->
CRYP_Key0Right
;

301 
CRYP
->
K1LR
 = 
CRYP_KeyInSu
->
CRYP_Key1Le
;

302 
CRYP
->
K1RR
 = 
CRYP_KeyInSu
->
CRYP_Key1Right
;

303 
CRYP
->
K2LR
 = 
CRYP_KeyInSu
->
CRYP_Key2Le
;

304 
CRYP
->
K2RR
 = 
CRYP_KeyInSu
->
CRYP_Key2Right
;

305 
CRYP
->
K3LR
 = 
CRYP_KeyInSu
->
CRYP_Key3Le
;

306 
CRYP
->
K3RR
 = 
CRYP_KeyInSu
->
CRYP_Key3Right
;

307 
	}
}

315 
	$CRYP_KeySuIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

317 
CRYP_KeyInSu
->
CRYP_Key0Le
 = 0;

318 
CRYP_KeyInSu
->
CRYP_Key0Right
 = 0;

319 
CRYP_KeyInSu
->
CRYP_Key1Le
 = 0;

320 
CRYP_KeyInSu
->
CRYP_Key1Right
 = 0;

321 
CRYP_KeyInSu
->
CRYP_Key2Le
 = 0;

322 
CRYP_KeyInSu
->
CRYP_Key2Right
 = 0;

323 
CRYP_KeyInSu
->
CRYP_Key3Le
 = 0;

324 
CRYP_KeyInSu
->
CRYP_Key3Right
 = 0;

325 
	}
}

333 
	$CRYP_IVIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
)

335 
CRYP
->
IV0LR
 = 
CRYP_IVInSu
->
CRYP_IV0Le
;

336 
CRYP
->
IV0RR
 = 
CRYP_IVInSu
->
CRYP_IV0Right
;

337 
CRYP
->
IV1LR
 = 
CRYP_IVInSu
->
CRYP_IV1Le
;

338 
CRYP
->
IV1RR
 = 
CRYP_IVInSu
->
CRYP_IV1Right
;

339 
	}
}

347 
	$CRYP_IVSuIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
)

349 
CRYP_IVInSu
->
CRYP_IV0Le
 = 0;

350 
CRYP_IVInSu
->
CRYP_IV0Right
 = 0;

351 
CRYP_IVInSu
->
CRYP_IV1Le
 = 0;

352 
CRYP_IVInSu
->
CRYP_IV1Right
 = 0;

353 
	}
}

366 
	$CRYP_PhaCfig
(
ut32_t
 
CRYP_Pha
)

367 { 
ut32_t
 
mp
 = 0;

370 
	`as_m
(
	`IS_CRYP_PHASE
(
CRYP_Pha
));

373 
mp
 = 
CRYP
->
CR
;

376 
mp
 &(
ut32_t
)(~
CRYP_CR_GCM_CCMPH
);

378 
mp
 |(
ut32_t
)
CRYP_Pha
;

381 
CRYP
->
CR
 = 
mp
;

382 
	}
}

391 
	$CRYP_FIFOFlush
()

394 
CRYP
->
CR
 |
CRYP_CR_FFLUSH
;

395 
	}
}

403 
	$CRYP_Cmd
(
FuniڮS
 
NewS
)

406 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

408 i(
NewS
 !
DISABLE
)

411 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

416 
CRYP
->
CR
 &~
CRYP_CR_CRYPEN
;

418 
	}
}

446 
	$CRYP_DaIn
(
ut32_t
 
Da
)

448 
CRYP
->
DR
 = 
Da
;

449 
	}
}

456 
ut32_t
 
	$CRYP_DaOut
()

458  
CRYP
->
DOUT
;

459 
	}
}

497 
EStus
 
	$CRYP_SaveCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtSave
,

498 
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

500 
__IO
 
ut32_t
 
timeout
 = 0;

501 
ut32_t
 
ckeckmask
 = 0, 
bus
;

502 
EStus
 
us
 = 
ERROR
;

505 
CRYP
->
DMACR
 &~(
ut32_t
)
CRYP_DMACR_DIEN
;

511 i((
CRYP
->
CR
 & (
ut32_t
)(
CRYP_CR_ALGOMODE_TDES_ECB
 | 
CRYP_CR_ALGOMODE_TDES_CBC
)) != (uint32_t)0 )

513 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 ;

517 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 | 
CRYP_SR_OFNE
;

522 
bus
 = 
CRYP
->
SR
 & 
ckeckmask
;

523 
timeout
++;

525 (
timeout
 !
MAX_TIMEOUT
&& (
bus
 !
CRYP_SR_IFEM
));

527 i((
CRYP
->
SR
 & 
ckeckmask
!
CRYP_SR_IFEM
)

529 
us
 = 
ERROR
;

537 
CRYP
->
DMACR
 &~(
ut32_t
)
CRYP_DMACR_DOEN
;

538 
CRYP
->
CR
 &~(
ut32_t
)
CRYP_CR_CRYPEN
;

541 
CRYP_CڋxtSave
->
CR_CutCfig
 = 
CRYP
->
CR
 & (
CRYP_CR_GCM_CCMPH
 |

542 
CRYP_CR_KEYSIZE
 |

543 
CRYP_CR_DATATYPE
 |

544 
CRYP_CR_ALGOMODE
 |

545 
CRYP_CR_ALGODIR
);

548 
CRYP_CڋxtSave
->
CRYP_IV0LR
 = 
CRYP
->
IV0LR
;

549 
CRYP_CڋxtSave
->
CRYP_IV0RR
 = 
CRYP
->
IV0RR
;

550 
CRYP_CڋxtSave
->
CRYP_IV1LR
 = 
CRYP
->
IV1LR
;

551 
CRYP_CڋxtSave
->
CRYP_IV1RR
 = 
CRYP
->
IV1RR
;

554 
CRYP_CڋxtSave
->
CRYP_K0LR
 = 
CRYP_KeyInSu
->
CRYP_Key0Le
;

555 
CRYP_CڋxtSave
->
CRYP_K0RR
 = 
CRYP_KeyInSu
->
CRYP_Key0Right
;

556 
CRYP_CڋxtSave
->
CRYP_K1LR
 = 
CRYP_KeyInSu
->
CRYP_Key1Le
;

557 
CRYP_CڋxtSave
->
CRYP_K1RR
 = 
CRYP_KeyInSu
->
CRYP_Key1Right
;

558 
CRYP_CڋxtSave
->
CRYP_K2LR
 = 
CRYP_KeyInSu
->
CRYP_Key2Le
;

559 
CRYP_CڋxtSave
->
CRYP_K2RR
 = 
CRYP_KeyInSu
->
CRYP_Key2Right
;

560 
CRYP_CڋxtSave
->
CRYP_K3LR
 = 
CRYP_KeyInSu
->
CRYP_Key3Le
;

561 
CRYP_CڋxtSave
->
CRYP_K3RR
 = 
CRYP_KeyInSu
->
CRYP_Key3Right
;

564 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[0] = 
CRYP
->
CSGCMCCM0R
;

565 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[1] = 
CRYP
->
CSGCMCCM1R
;

566 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[2] = 
CRYP
->
CSGCMCCM2R
;

567 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[3] = 
CRYP
->
CSGCMCCM3R
;

568 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[4] = 
CRYP
->
CSGCMCCM4R
;

569 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[5] = 
CRYP
->
CSGCMCCM5R
;

570 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[6] = 
CRYP
->
CSGCMCCM6R
;

571 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[7] = 
CRYP
->
CSGCMCCM7R
;

573 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[0] = 
CRYP
->
CSGCM0R
;

574 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[1] = 
CRYP
->
CSGCM1R
;

575 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[2] = 
CRYP
->
CSGCM2R
;

576 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[3] = 
CRYP
->
CSGCM3R
;

577 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[4] = 
CRYP
->
CSGCM4R
;

578 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[5] = 
CRYP
->
CSGCM5R
;

579 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[6] = 
CRYP
->
CSGCM6R
;

580 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[7] = 
CRYP
->
CSGCM7R
;

585 
us
 = 
SUCCESS
;

588  
us
;

589 
	}
}

602 
	$CRYP_ReeCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtRee
)

606 
CRYP
->
CR
 = 
CRYP_CڋxtRee
->
CR_CutCfig
;

609 
CRYP
->
K0LR
 = 
CRYP_CڋxtRee
->
CRYP_K0LR
;

610 
CRYP
->
K0RR
 = 
CRYP_CڋxtRee
->
CRYP_K0RR
;

611 
CRYP
->
K1LR
 = 
CRYP_CڋxtRee
->
CRYP_K1LR
;

612 
CRYP
->
K1RR
 = 
CRYP_CڋxtRee
->
CRYP_K1RR
;

613 
CRYP
->
K2LR
 = 
CRYP_CڋxtRee
->
CRYP_K2LR
;

614 
CRYP
->
K2RR
 = 
CRYP_CڋxtRee
->
CRYP_K2RR
;

615 
CRYP
->
K3LR
 = 
CRYP_CڋxtRee
->
CRYP_K3LR
;

616 
CRYP
->
K3RR
 = 
CRYP_CڋxtRee
->
CRYP_K3RR
;

619 
CRYP
->
IV0LR
 = 
CRYP_CڋxtRee
->
CRYP_IV0LR
;

620 
CRYP
->
IV0RR
 = 
CRYP_CڋxtRee
->
CRYP_IV0RR
;

621 
CRYP
->
IV1LR
 = 
CRYP_CڋxtRee
->
CRYP_IV1LR
;

622 
CRYP
->
IV1RR
 = 
CRYP_CڋxtRee
->
CRYP_IV1RR
;

625 
CRYP
->
CSGCMCCM0R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[0];

626 
CRYP
->
CSGCMCCM1R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[1];

627 
CRYP
->
CSGCMCCM2R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[2];

628 
CRYP
->
CSGCMCCM3R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[3];

629 
CRYP
->
CSGCMCCM4R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[4];

630 
CRYP
->
CSGCMCCM5R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[5];

631 
CRYP
->
CSGCMCCM6R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[6];

632 
CRYP
->
CSGCMCCM7R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[7];

634 
CRYP
->
CSGCM0R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[0];

635 
CRYP
->
CSGCM1R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[1];

636 
CRYP
->
CSGCM2R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[2];

637 
CRYP
->
CSGCM3R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[3];

638 
CRYP
->
CSGCM4R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[4];

639 
CRYP
->
CSGCM5R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[5];

640 
CRYP
->
CSGCM6R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[6];

641 
CRYP
->
CSGCM7R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[7];

644 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

645 
	}
}

681 
	$CRYP_DMACmd
(
ut8_t
 
CRYP_DMAReq
, 
FuniڮS
 
NewS
)

684 
	`as_m
(
	`IS_CRYP_DMAREQ
(
CRYP_DMAReq
));

685 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

687 i(
NewS
 !
DISABLE
)

690 
CRYP
->
DMACR
 |
CRYP_DMAReq
;

695 
CRYP
->
DMACR
 &(
ut8_t
)~
CRYP_DMAReq
;

697 
	}
}

799 
	$CRYP_ITCfig
(
ut8_t
 
CRYP_IT
, 
FuniڮS
 
NewS
)

802 
	`as_m
(
	`IS_CRYP_CONFIG_IT
(
CRYP_IT
));

803 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

805 i(
NewS
 !
DISABLE
)

808 
CRYP
->
IMSCR
 |
CRYP_IT
;

813 
CRYP
->
IMSCR
 &(
ut8_t
)~
CRYP_IT
;

815 
	}
}

827 
ITStus
 
	$CRYP_GITStus
(
ut8_t
 
CRYP_IT
)

829 
ITStus
 
bus
 = 
RESET
;

831 
	`as_m
(
	`IS_CRYP_GET_IT
(
CRYP_IT
));

834 i((
CRYP
->
MISR
 & 
CRYP_IT
!(
ut8_t
)
RESET
)

837 
bus
 = 
SET
;

842 
bus
 = 
RESET
;

845  
bus
;

846 
	}
}

853 
FuniڮS
 
	$CRYP_GCmdStus
()

855 
FuniڮS
 
e
 = 
DISABLE
;

857 i((
CRYP
->
CR
 & 
CRYP_CR_CRYPEN
) != 0)

860 
e
 = 
ENABLE
;

865 
e
 = 
DISABLE
;

867  
e
;

868 
	}
}

883 
FgStus
 
	$CRYP_GFgStus
(
ut8_t
 
CRYP_FLAG
)

885 
FgStus
 
bus
 = 
RESET
;

886 
ut32_t
 
meg
 = 0;

889 
	`as_m
(
	`IS_CRYP_GET_FLAG
(
CRYP_FLAG
));

892 i((
CRYP_FLAG
 & 
FLAG_MASK
) != 0x00)

894 
meg
 = 
CRYP
->
RISR
;

898 
meg
 = 
CRYP
->
SR
;

903 i((
meg
 & 
CRYP_FLAG
 ) !(
ut8_t
)
RESET
)

906 
bus
 = 
SET
;

911 
bus
 = 
RESET
;

915  
bus
;

916 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_cryp_aes.c

55 
	~"m32f4xx_yp.h
"

68 
	#AESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

106 
EStus
 
	$CRYP_AES_ECB
(
ut8_t
 
Mode
, ut8_t* 
Key
, 
ut16_t
 
Keysize
,

107 
ut8_t
* 
Iut
, 
ut32_t
 
Ingth
, ut8_t* 
Ouut
)

109 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

110 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

111 
__IO
 
ut32_t
 
cou
 = 0;

112 
ut32_t
 
busyus
 = 0;

113 
EStus
 
us
 = 
SUCCESS
;

114 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

115 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

116 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

117 
ut32_t
 
i
 = 0;

120 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

122 
Keysize
)

125 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

126 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

127 
keyaddr
+=4;

128 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

129 
keyaddr
+=4;

130 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

131 
keyaddr
+=4;

132 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

135 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

136 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

137 
keyaddr
+=4;

138 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

139 
keyaddr
+=4;

140 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

141 
keyaddr
+=4;

142 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

143 
keyaddr
+=4;

144 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

145 
keyaddr
+=4;

146 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

149 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

150 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

151 
keyaddr
+=4;

152 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

153 
keyaddr
+=4;

154 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

155 
keyaddr
+=4;

156 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

157 
keyaddr
+=4;

158 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

159 
keyaddr
+=4;

160 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

161 
keyaddr
+=4;

162 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

163 
keyaddr
+=4;

164 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

171 if(
Mode
 =
MODE_DECRYPT
)

174 
	`CRYP_FIFOFlush
();

177 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

178 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

179 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

180 
	`CRYP_In
(&
AES_CRYP_InSuu
);

183 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

186 
	`CRYP_Cmd
(
ENABLE
);

191 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

192 
cou
++;

193 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

195 i(
busyus
 !
RESET
)

197 
us
 = 
ERROR
;

202 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

209 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

212 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

215 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_ECB
;

216 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

217 
	`CRYP_In
(&
AES_CRYP_InSuu
);

220 
	`CRYP_FIFOFlush
();

223 
	`CRYP_Cmd
(
ENABLE
);

225 if(
	`CRYP_GCmdStus
(=
DISABLE
)

229 (
ERROR
);

232 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

236 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

237 
puddr
+=4;

238 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

239 
puddr
+=4;

240 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

241 
puddr
+=4;

242 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

243 
puddr
+=4;

246 
cou
 = 0;

249 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

250 
cou
++;

251 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

253 i(
busyus
 !
RESET
)

255 
us
 = 
ERROR
;

261 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

262 
ouuddr
+=4;

263 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

264 
ouuddr
+=4;

265 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

266 
ouuddr
+=4;

267 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

268 
ouuddr
+=4;

273 
	`CRYP_Cmd
(
DISABLE
);

275  
us
;

276 
	}
}

294 
EStus
 
	$CRYP_AES_CBC
(
ut8_t
 
Mode
, ut8_
InVes
[16], ut8_*
Key
,

295 
ut16_t
 
Keysize
, 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

296 
ut8_t
 *
Ouut
)

298 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

299 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

300 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

301 
__IO
 
ut32_t
 
cou
 = 0;

302 
ut32_t
 
busyus
 = 0;

303 
EStus
 
us
 = 
SUCCESS
;

304 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

305 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

306 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

307 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

308 
ut32_t
 
i
 = 0;

311 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

313 
Keysize
)

316 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

317 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

318 
keyaddr
+=4;

319 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

320 
keyaddr
+=4;

321 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

322 
keyaddr
+=4;

323 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

326 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

327 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

328 
keyaddr
+=4;

329 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

330 
keyaddr
+=4;

331 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

332 
keyaddr
+=4;

333 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

334 
keyaddr
+=4;

335 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

336 
keyaddr
+=4;

337 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

340 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

341 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

342 
keyaddr
+=4;

343 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

344 
keyaddr
+=4;

345 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

346 
keyaddr
+=4;

347 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

348 
keyaddr
+=4;

349 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

350 
keyaddr
+=4;

351 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

352 
keyaddr
+=4;

353 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

354 
keyaddr
+=4;

355 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

362 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

363 
ivaddr
+=4;

364 
AES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

365 
ivaddr
+=4;

366 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

367 
ivaddr
+=4;

368 
AES_CRYP_IVInSuu
.
CRYP_IV1Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

372 if(
Mode
 =
MODE_DECRYPT
)

375 
	`CRYP_FIFOFlush
();

378 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

379 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

380 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

382 
	`CRYP_In
(&
AES_CRYP_InSuu
);

385 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

388 
	`CRYP_Cmd
(
ENABLE
);

393 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

394 
cou
++;

395 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

397 i(
busyus
 !
RESET
)

399 
us
 = 
ERROR
;

404 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

410 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

413 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

415 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CBC
;

416 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

417 
	`CRYP_In
(&
AES_CRYP_InSuu
);

420 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

423 
	`CRYP_FIFOFlush
();

426 
	`CRYP_Cmd
(
ENABLE
);

428 if(
	`CRYP_GCmdStus
(=
DISABLE
)

432 (
ERROR
);

435 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

439 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

440 
puddr
+=4;

441 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

442 
puddr
+=4;

443 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

444 
puddr
+=4;

445 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

446 
puddr
+=4;

448 
cou
 = 0;

451 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

452 
cou
++;

453 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

455 i(
busyus
 !
RESET
)

457 
us
 = 
ERROR
;

463 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

464 
ouuddr
+=4;

465 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

466 
ouuddr
+=4;

467 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

468 
ouuddr
+=4;

469 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

470 
ouuddr
+=4;

475 
	`CRYP_Cmd
(
DISABLE
);

477  
us
;

478 
	}
}

496 
EStus
 
	$CRYP_AES_CTR
(
ut8_t
 
Mode
, ut8_
InVes
[16], ut8_*
Key
,

497 
ut16_t
 
Keysize
, 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

498 
ut8_t
 *
Ouut
)

500 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

501 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

502 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

503 
__IO
 
ut32_t
 
cou
 = 0;

504 
ut32_t
 
busyus
 = 0;

505 
EStus
 
us
 = 
SUCCESS
;

506 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

507 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

508 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

509 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

510 
ut32_t
 
i
 = 0;

513 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

515 
Keysize
)

518 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

519 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

520 
keyaddr
+=4;

521 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

522 
keyaddr
+=4;

523 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

524 
keyaddr
+=4;

525 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

528 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

529 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

530 
keyaddr
+=4;

531 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

532 
keyaddr
+=4;

533 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

534 
keyaddr
+=4;

535 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

536 
keyaddr
+=4;

537 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

538 
keyaddr
+=4;

539 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

542 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

543 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

544 
keyaddr
+=4;

545 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

546 
keyaddr
+=4;

547 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

548 
keyaddr
+=4;

549 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

550 
keyaddr
+=4;

551 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

552 
keyaddr
+=4;

553 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

554 
keyaddr
+=4;

555 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

556 
keyaddr
+=4;

557 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

563 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

564 
ivaddr
+=4;

565 
AES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

566 
ivaddr
+=4;

567 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

568 
ivaddr
+=4;

569 
AES_CRYP_IVInSuu
.
CRYP_IV1Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

572 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

575 if(
Mode
 =
MODE_DECRYPT
)

578 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

584 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

586 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CTR
;

587 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

588 
	`CRYP_In
(&
AES_CRYP_InSuu
);

591 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

594 
	`CRYP_FIFOFlush
();

597 
	`CRYP_Cmd
(
ENABLE
);

599 if(
	`CRYP_GCmdStus
(=
DISABLE
)

603 (
ERROR
);

606 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

610 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

611 
puddr
+=4;

612 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

613 
puddr
+=4;

614 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

615 
puddr
+=4;

616 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

617 
puddr
+=4;

619 
cou
 = 0;

622 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

623 
cou
++;

624 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

626 i(
busyus
 !
RESET
)

628 
us
 = 
ERROR
;

634 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

635 
ouuddr
+=4;

636 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

637 
ouuddr
+=4;

638 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

639 
ouuddr
+=4;

640 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

641 
ouuddr
+=4;

645 
	`CRYP_Cmd
(
DISABLE
);

647  
us
;

648 
	}
}

670 
EStus
 
	$CRYP_AES_GCM
(
ut8_t
 
Mode
, ut8_
InVes
[16],

671 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

672 
ut8_t
 *
Iut
, 
ut32_t
 
ILgth
,

673 
ut8_t
 *
Hd
, 
ut32_t
 
HLgth
,

674 
ut8_t
 *
Ouut
, ut8_*
AuthTAG
)

676 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

677 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

678 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

679 
__IO
 
ut32_t
 
cou
 = 0;

680 
ut32_t
 
busyus
 = 0;

681 
EStus
 
us
 = 
SUCCESS
;

682 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

683 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

684 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

685 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

686 
ut32_t
 
hdaddr
 = (ut32_t)
Hd
;

687 
ut32_t
 
gaddr
 = (ut32_t)
AuthTAG
;

688 
ut64_t
 
hdngth
 = 
HLgth
 * 8;

689 
ut64_t
 
pugth
 = 
ILgth
 * 8;

690 
ut32_t
 
locou
 = 0;

693 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

695 
Keysize
)

698 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

699 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

700 
keyaddr
+=4;

701 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

702 
keyaddr
+=4;

703 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

704 
keyaddr
+=4;

705 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

708 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

709 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

710 
keyaddr
+=4;

711 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

712 
keyaddr
+=4;

713 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

714 
keyaddr
+=4;

715 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

716 
keyaddr
+=4;

717 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

718 
keyaddr
+=4;

719 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

722 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

723 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

724 
keyaddr
+=4;

725 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

726 
keyaddr
+=4;

727 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

728 
keyaddr
+=4;

729 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

730 
keyaddr
+=4;

731 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

732 
keyaddr
+=4;

733 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

734 
keyaddr
+=4;

735 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

736 
keyaddr
+=4;

737 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

744 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

745 
ivaddr
+=4;

746 
AES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

747 
ivaddr
+=4;

748 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

749 
ivaddr
+=4;

750 
AES_CRYP_IVInSuu
.
CRYP_IV1Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

753 if(
Mode
 =
MODE_ENCRYPT
)

756 
	`CRYP_FIFOFlush
();

759 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

762 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

765 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

766 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_GCM
;

767 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

768 
	`CRYP_In
(&
AES_CRYP_InSuu
);

772 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

775 
	`CRYP_Cmd
(
ENABLE
);

778 
	`CRYP_GCmdStus
(=
ENABLE
)

783 if(
HLgth
 != 0)

786 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

789 
	`CRYP_Cmd
(
ENABLE
);

791 if(
	`CRYP_GCmdStus
(=
DISABLE
)

795 (
ERROR
);

798 
locou
 = 0; (locou < 
HLgth
);oopcounter+=16)

801 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

806 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

807 
hdaddr
+=4;

808 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

809 
hdaddr
+=4;

810 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

811 
hdaddr
+=4;

812 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

813 
hdaddr
+=4;

817 
cou
 = 0;

820 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

821 
cou
++;

822 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

824 i(
busyus
 !
RESET
)

826 
us
 = 
ERROR
;

831 if(
ILgth
 != 0)

834 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

837 
	`CRYP_Cmd
(
ENABLE
);

839 if(
	`CRYP_GCmdStus
(=
DISABLE
)

843 (
ERROR
);

846 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

849 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

853 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

854 
puddr
+=4;

855 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

856 
puddr
+=4;

857 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

858 
puddr
+=4;

859 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

860 
puddr
+=4;

863 
cou
 = 0;

866 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

867 
cou
++;

868 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

870 i(
busyus
 !
RESET
)

872 
us
 = 
ERROR
;

877 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

882 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

883 
ouuddr
+=4;

884 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

885 
ouuddr
+=4;

886 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

887 
ouuddr
+=4;

888 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

889 
ouuddr
+=4;

896 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

899 
	`CRYP_Cmd
(
ENABLE
);

901 if(
	`CRYP_GCmdStus
(=
DISABLE
)

905 (
ERROR
);

909 
	`CRYP_DaIn
(
	`__REV
(
hdngth
>>32));

910 
	`CRYP_DaIn
(
	`__REV
(
hdngth
));

911 
	`CRYP_DaIn
(
	`__REV
(
pugth
>>32));

912 
	`CRYP_DaIn
(
	`__REV
(
pugth
));

914 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

918 
gaddr
 = (
ut32_t
)
AuthTAG
;

920 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

921 
gaddr
+=4;

922 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

923 
gaddr
+=4;

924 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

925 
gaddr
+=4;

926 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

927 
gaddr
+=4;

933 
	`CRYP_FIFOFlush
();

936 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

939 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

942 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

943 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_GCM
;

944 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

945 
	`CRYP_In
(&
AES_CRYP_InSuu
);

949 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

952 
	`CRYP_Cmd
(
ENABLE
);

955 
	`CRYP_GCmdStus
(=
ENABLE
)

960 if(
HLgth
 != 0)

963 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

966 
	`CRYP_Cmd
(
ENABLE
);

968 if(
	`CRYP_GCmdStus
(=
DISABLE
)

972 (
ERROR
);

975 
locou
 = 0; (locou < 
HLgth
);oopcounter+=16)

978 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

983 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

984 
hdaddr
+=4;

985 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

986 
hdaddr
+=4;

987 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

988 
hdaddr
+=4;

989 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

990 
hdaddr
+=4;

994 
cou
 = 0;

997 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

998 
cou
++;

999 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1001 i(
busyus
 !
RESET
)

1003 
us
 = 
ERROR
;

1008 if(
ILgth
 != 0)

1011 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

1014 
	`CRYP_Cmd
(
ENABLE
);

1016 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1020 (
ERROR
);

1023 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

1026 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1030 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1031 
puddr
+=4;

1032 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1033 
puddr
+=4;

1034 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1035 
puddr
+=4;

1036 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1037 
puddr
+=4;

1040 
cou
 = 0;

1043 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1044 
cou
++;

1045 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1047 i(
busyus
 !
RESET
)

1049 
us
 = 
ERROR
;

1054 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1059 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1060 
ouuddr
+=4;

1061 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1062 
ouuddr
+=4;

1063 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1064 
ouuddr
+=4;

1065 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1066 
ouuddr
+=4;

1073 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

1076 
	`CRYP_Cmd
(
ENABLE
);

1078 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1082 (
ERROR
);

1086 
	`CRYP_DaIn
(
	`__REV
(
hdngth
>>32));

1087 
	`CRYP_DaIn
(
	`__REV
(
hdngth
));

1088 
	`CRYP_DaIn
(
	`__REV
(
pugth
>>32));

1089 
	`CRYP_DaIn
(
	`__REV
(
pugth
));

1091 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1095 
gaddr
 = (
ut32_t
)
AuthTAG
;

1097 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1098 
gaddr
+=4;

1099 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1100 
gaddr
+=4;

1101 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1102 
gaddr
+=4;

1103 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1104 
gaddr
+=4;

1107 
	`CRYP_Cmd
(
DISABLE
);

1109  
us
;

1110 
	}
}

1135 
EStus
 
	$CRYP_AES_CCM
(
ut8_t
 
Mode
,

1136 
ut8_t
* 
N
, 
ut32_t
 
NSize
,

1137 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

1138 
ut8_t
 *
Iut
, 
ut32_t
 
ILgth
,

1139 
ut8_t
 *
Hd
, 
ut32_t
 
HLgth
, ut8_*
HBufr
,

1140 
ut8_t
 *
Ouut
,

1141 
ut8_t
 *
AuthTAG
, 
ut32_t
 
TAGSize
)

1143 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

1144 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

1145 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

1146 
__IO
 
ut32_t
 
cou
 = 0;

1147 
ut32_t
 
busyus
 = 0;

1148 
EStus
 
us
 = 
SUCCESS
;

1149 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

1150 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

1151 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

1152 
ut32_t
 
hdaddr
 = (ut32_t)
Hd
;

1153 
ut32_t
 
gaddr
 = (ut32_t)
AuthTAG
;

1154 
ut32_t
 
hdsize
 = 
HLgth
;

1155 
ut32_t
 
locou
 = 0;

1156 
ut32_t
 
bufridx
 = 0;

1157 
ut8_t
 
blockb0
[16] = {0};

1158 
ut8_t
 
r
[16] = {0};

1159 
ut32_t
 
mag
[4] = {0};

1160 
ut32_t
 
ddr
 = (ut32_t)
r
;

1161 
ut32_t
 
b0addr
 = (ut32_t)
blockb0
;

1164 if(
hdsize
 != 0)

1167 if(
hdsize
 < 65280)

1169 
HBufr
[
bufridx
++] = (
ut8_t
((
hdsize
 >> 8) & 0xFF);

1170 
HBufr
[
bufridx
++] = (
ut8_t
((
hdsize
) & 0xFF);

1171 
hdsize
 += 2;

1176 
HBufr
[
bufridx
++] = 0xFF;

1177 
HBufr
[
bufridx
++] = 0xFE;

1178 
HBufr
[
bufridx
++] = 
hdsize
 & 0xff000000;

1179 
HBufr
[
bufridx
++] = 
hdsize
 & 0x00ff0000;

1180 
HBufr
[
bufridx
++] = 
hdsize
 & 0x0000ff00;

1181 
HBufr
[
bufridx
++] = 
hdsize
 & 0x000000ff;

1182 
hdsize
 += 6;

1185 
locou
 = 0;ocou < 
hdsize
;oopcounter++)

1187 
HBufr
[
bufridx
++] = 
Hd
[
locou
];

1190 i((
hdsize
 % 16) != 0)

1193 
locou
 = 
hdsize
;oopcounter <= ((headersize/16) + 1) * 16;oopcounter++)

1195 
HBufr
[
locou
] = 0;

1198 
hdsize
 = ((headersize/16) + 1) * 16;

1201 
hdaddr
 = (
ut32_t
)
HBufr
;

1204 if(
hdsize
 != 0)

1206 
blockb0
[0] = 0x40;

1209 
blockb0
[0] |0u | ((((
ut8_t

TAGSize
 - 2/ 2& 0x07 ) << 3 ) | ( ( (ut8_t(15 - 
NSize
) - 1) & 0x07);

1211 
locou
 = 0;ocou < 
NSize
;oopcounter++)

1213 
blockb0
[
locou
+1] = 
N
[loopcounter];

1215  ; 
locou
 < 13;oopcounter++)

1217 
blockb0
[
locou
+1] = 0;

1220 
blockb0
[14] = ((
ILgth
 >> 8) & 0xFF);

1221 
blockb0
[15] = (
ILgth
 & 0xFF);

1230 
r
[0] = 
blockb0
[0] & 0x07;

1232 
locou
 = 1;ocou < 
NSize
 + 1;oopcounter++)

1234 
r
[
locou
] = 
blockb0
[loopcounter];

1237 
r
[15] |= 0x01;

1240 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

1242 
Keysize
)

1245 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

1246 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1247 
keyaddr
+=4;

1248 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1249 
keyaddr
+=4;

1250 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1251 
keyaddr
+=4;

1252 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1255 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

1256 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1257 
keyaddr
+=4;

1258 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1259 
keyaddr
+=4;

1260 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1261 
keyaddr
+=4;

1262 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1263 
keyaddr
+=4;

1264 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1265 
keyaddr
+=4;

1266 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1269 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

1270 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1271 
keyaddr
+=4;

1272 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1273 
keyaddr
+=4;

1274 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1275 
keyaddr
+=4;

1276 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1277 
keyaddr
+=4;

1278 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1279 
keyaddr
+=4;

1280 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1281 
keyaddr
+=4;

1282 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1283 
keyaddr
+=4;

1284 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1291 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = (
	`__REV
(*(
ut32_t
*)(
ddr
)));

1292 
ddr
+=4;

1293 
AES_CRYP_IVInSuu
.
CRYP_IV0Right
(
	`__REV
(*(
ut32_t
*)(
ddr
)));

1294 
ddr
+=4;

1295 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = (
	`__REV
(*(
ut32_t
*)(
ddr
)));

1296 
ddr
+=4;

1297 
AES_CRYP_IVInSuu
.
CRYP_IV1Right
(
	`__REV
(*(
ut32_t
*)(
ddr
)));

1300 if(
Mode
 =
MODE_ENCRYPT
)

1303 
	`CRYP_FIFOFlush
();

1306 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

1309 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

1312 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

1313 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CCM
;

1314 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

1315 
	`CRYP_In
(&
AES_CRYP_InSuu
);

1319 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

1321 
b0addr
 = (
ut32_t
)
blockb0
;

1323 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1324 
b0addr
+=4;

1325 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1326 
b0addr
+=4;

1327 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1328 
b0addr
+=4;

1329 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1332 
	`CRYP_Cmd
(
ENABLE
);

1335 
	`CRYP_GCmdStus
(=
ENABLE
)

1339 if(
hdsize
 != 0)

1342 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

1345 
	`CRYP_Cmd
(
ENABLE
);

1347 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1351 (
ERROR
);

1354 
locou
 = 0; (locou < 
hdsize
);oopcounter+=16)

1357 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1362 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1363 
hdaddr
+=4;

1364 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1365 
hdaddr
+=4;

1366 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1367 
hdaddr
+=4;

1368 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1369 
hdaddr
+=4;

1373 
cou
 = 0;

1376 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1377 
cou
++;

1378 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1380 i(
busyus
 !
RESET
)

1382 
us
 = 
ERROR
;

1387 if(
ILgth
 != 0)

1390 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

1393 
	`CRYP_Cmd
(
ENABLE
);

1395 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1399 (
ERROR
);

1402 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

1405 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1410 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1411 
puddr
+=4;

1412 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1413 
puddr
+=4;

1414 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1415 
puddr
+=4;

1416 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1417 
puddr
+=4;

1420 
cou
 = 0;

1423 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1424 
cou
++;

1425 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1427 i(
busyus
 !
RESET
)

1429 
us
 = 
ERROR
;

1434 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1439 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1440 
ouuddr
+=4;

1441 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1442 
ouuddr
+=4;

1443 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1444 
ouuddr
+=4;

1445 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1446 
ouuddr
+=4;

1453 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

1456 
	`CRYP_Cmd
(
ENABLE
);

1458 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1462 (
ERROR
);

1465 
ddr
 = (
ut32_t
)
r
;

1467 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1468 
ddr
+=4;

1469 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1470 
ddr
+=4;

1471 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1472 
ddr
+=4;

1474 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
) & 0xfeffffff);

1477 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1482 
mag
[0] = 
	`CRYP_DaOut
();

1483 
mag
[1] = 
	`CRYP_DaOut
();

1484 
mag
[2] = 
	`CRYP_DaOut
();

1485 
mag
[3] = 
	`CRYP_DaOut
();

1491 
	`CRYP_FIFOFlush
();

1494 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

1497 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

1500 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

1501 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CCM
;

1502 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

1503 
	`CRYP_In
(&
AES_CRYP_InSuu
);

1507 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

1509 
b0addr
 = (
ut32_t
)
blockb0
;

1511 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1512 
b0addr
+=4;

1513 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1514 
b0addr
+=4;

1515 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1516 
b0addr
+=4;

1517 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1520 
	`CRYP_Cmd
(
ENABLE
);

1523 
	`CRYP_GCmdStus
(=
ENABLE
)

1528 if(
hdsize
 != 0)

1531 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

1534 
	`CRYP_Cmd
(
ENABLE
);

1536 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1540 (
ERROR
);

1543 
locou
 = 0; (locou < 
hdsize
);oopcounter+=16)

1546 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1551 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1552 
hdaddr
+=4;

1553 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1554 
hdaddr
+=4;

1555 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1556 
hdaddr
+=4;

1557 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1558 
hdaddr
+=4;

1562 
cou
 = 0;

1565 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1566 
cou
++;

1567 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1569 i(
busyus
 !
RESET
)

1571 
us
 = 
ERROR
;

1576 if(
ILgth
 != 0)

1579 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

1582 
	`CRYP_Cmd
(
ENABLE
);

1584 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1588 (
ERROR
);

1591 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

1594 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1599 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1600 
puddr
+=4;

1601 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1602 
puddr
+=4;

1603 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1604 
puddr
+=4;

1605 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1606 
puddr
+=4;

1609 
cou
 = 0;

1612 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1613 
cou
++;

1614 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1616 i(
busyus
 !
RESET
)

1618 
us
 = 
ERROR
;

1623 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1628 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1629 
ouuddr
+=4;

1630 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1631 
ouuddr
+=4;

1632 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1633 
ouuddr
+=4;

1634 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1635 
ouuddr
+=4;

1642 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

1645 
	`CRYP_Cmd
(
ENABLE
);

1647 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1651 (
ERROR
);

1654 
ddr
 = (
ut32_t
)
r
;

1656 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1657 
ddr
+=4;

1658 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1659 
ddr
+=4;

1660 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1661 
ddr
+=4;

1663 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
) & 0xfeffffff);

1666 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1671 
mag
[0] = 
	`CRYP_DaOut
();

1672 
mag
[1] = 
	`CRYP_DaOut
();

1673 
mag
[2] = 
	`CRYP_DaOut
();

1674 
mag
[3] = 
	`CRYP_DaOut
();

1678 
locou
 = 0; (locou < 
TAGSize
);oopcounter++)

1681 *((
ut8_t
*)
gaddr
+
locou
*((ut8_t*)
mag
+loopcounter);

1685 
	`CRYP_Cmd
(
DISABLE
);

1687  
us
;

1688 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_cryp_des.c

48 
	~"m32f4xx_yp.h
"

62 
	#DESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

99 
EStus
 
	$CRYP_DES_ECB
(
ut8_t
 
Mode
, ut8_
Key
[8], ut8_*
Iut
,

100 
ut32_t
 
Ingth
, 
ut8_t
 *
Ouut
)

102 
CRYP_InTyDef
 
DES_CRYP_InSuu
;

103 
CRYP_KeyInTyDef
 
DES_CRYP_KeyInSuu
;

104 
__IO
 
ut32_t
 
cou
 = 0;

105 
ut32_t
 
busyus
 = 0;

106 
EStus
 
us
 = 
SUCCESS
;

107 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

108 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

109 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

110 
ut32_t
 
i
 = 0;

113 
	`CRYP_KeySuIn
(&
DES_CRYP_KeyInSuu
);

116 if
Mode
 =
MODE_ENCRYPT
 )

118 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

122 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

125 
DES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_ECB
;

126 
DES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

127 
	`CRYP_In
(&
DES_CRYP_InSuu
);

130 
DES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

131 
keyaddr
+=4;

132 
DES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

133 
	`CRYP_KeyIn
(& 
DES_CRYP_KeyInSuu
);

136 
	`CRYP_FIFOFlush
();

139 
	`CRYP_Cmd
(
ENABLE
);

141 if(
	`CRYP_GCmdStus
(=
DISABLE
)

145 (
ERROR
);

147 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

151 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

152 
puddr
+=4;

153 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

154 
puddr
+=4;

157 
cou
 = 0;

160 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

161 
cou
++;

162 }(
cou
 !
DESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

164 i(
busyus
 !
RESET
)

166 
us
 = 
ERROR
;

172 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

173 
ouuddr
+=4;

174 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

175 
ouuddr
+=4;

180 
	`CRYP_Cmd
(
DISABLE
);

182  
us
;

183 
	}
}

200 
EStus
 
	$CRYP_DES_CBC
(
ut8_t
 
Mode
, ut8_
Key
[8], ut8_
InVes
[8],

201 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
, ut8_*
Ouut
)

203 
CRYP_InTyDef
 
DES_CRYP_InSuu
;

204 
CRYP_KeyInTyDef
 
DES_CRYP_KeyInSuu
;

205 
CRYP_IVInTyDef
 
DES_CRYP_IVInSuu
;

206 
__IO
 
ut32_t
 
cou
 = 0;

207 
ut32_t
 
busyus
 = 0;

208 
EStus
 
us
 = 
SUCCESS
;

209 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

210 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

211 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

212 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

213 
ut32_t
 
i
 = 0;

216 
	`CRYP_KeySuIn
(&
DES_CRYP_KeyInSuu
);

219 if(
Mode
 =
MODE_ENCRYPT
)

221 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

225 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

228 
DES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_CBC
;

229 
DES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

230 
	`CRYP_In
(&
DES_CRYP_InSuu
);

233 
DES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

234 
keyaddr
+=4;

235 
DES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

236 
	`CRYP_KeyIn
(& 
DES_CRYP_KeyInSuu
);

239 
DES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

240 
ivaddr
+=4;

241 
DES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

242 
	`CRYP_IVIn
(&
DES_CRYP_IVInSuu
);

245 
	`CRYP_FIFOFlush
();

248 
	`CRYP_Cmd
(
ENABLE
);

250 if(
	`CRYP_GCmdStus
(=
DISABLE
)

254 (
ERROR
);

256 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

259 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

260 
puddr
+=4;

261 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

262 
puddr
+=4;

265 
cou
 = 0;

268 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

269 
cou
++;

270 }(
cou
 !
DESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

272 i(
busyus
 !
RESET
)

274 
us
 = 
ERROR
;

279 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

280 
ouuddr
+=4;

281 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

282 
ouuddr
+=4;

287 
	`CRYP_Cmd
(
DISABLE
);

289  
us
;

290 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_cryp_tdes.c

48 
	~"m32f4xx_yp.h
"

62 
	#TDESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

100 
EStus
 
	$CRYP_TDES_ECB
(
ut8_t
 
Mode
, ut8_
Key
[24], ut8_*
Iut
,

101 
ut32_t
 
Ingth
, 
ut8_t
 *
Ouut
)

103 
CRYP_InTyDef
 
TDES_CRYP_InSuu
;

104 
CRYP_KeyInTyDef
 
TDES_CRYP_KeyInSuu
;

105 
__IO
 
ut32_t
 
cou
 = 0;

106 
ut32_t
 
busyus
 = 0;

107 
EStus
 
us
 = 
SUCCESS
;

108 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

109 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

110 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

111 
ut32_t
 
i
 = 0;

114 
	`CRYP_KeySuIn
(&
TDES_CRYP_KeyInSuu
);

117 if(
Mode
 =
MODE_ENCRYPT
)

119 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

123 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

126 
TDES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

127 
TDES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

128 
	`CRYP_In
(&
TDES_CRYP_InSuu
);

131 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

132 
keyaddr
+=4;

133 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

134 
keyaddr
+=4;

135 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

136 
keyaddr
+=4;

137 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

138 
keyaddr
+=4;

139 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

140 
keyaddr
+=4;

141 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

142 
	`CRYP_KeyIn
(& 
TDES_CRYP_KeyInSuu
);

145 
	`CRYP_FIFOFlush
();

148 
	`CRYP_Cmd
(
ENABLE
);

150 if(
	`CRYP_GCmdStus
(=
DISABLE
)

154 (
ERROR
);

156 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

159 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

160 
puddr
+=4;

161 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

162 
puddr
+=4;

165 
cou
 = 0;

168 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

169 
cou
++;

170 }(
cou
 !
TDESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

172 i(
busyus
 !
RESET
)

174 
us
 = 
ERROR
;

180 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

181 
ouuddr
+=4;

182 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

183 
ouuddr
+=4;

188 
	`CRYP_Cmd
(
DISABLE
);

190  
us
;

191 
	}
}

208 
EStus
 
	$CRYP_TDES_CBC
(
ut8_t
 
Mode
, ut8_
Key
[24], ut8_
InVes
[8],

209 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
, ut8_*
Ouut
)

211 
CRYP_InTyDef
 
TDES_CRYP_InSuu
;

212 
CRYP_KeyInTyDef
 
TDES_CRYP_KeyInSuu
;

213 
CRYP_IVInTyDef
 
TDES_CRYP_IVInSuu
;

214 
__IO
 
ut32_t
 
cou
 = 0;

215 
ut32_t
 
busyus
 = 0;

216 
EStus
 
us
 = 
SUCCESS
;

217 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

218 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

219 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

220 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

221 
ut32_t
 
i
 = 0;

224 
	`CRYP_KeySuIn
(&
TDES_CRYP_KeyInSuu
);

227 if(
Mode
 =
MODE_ENCRYPT
)

229 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

233 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

235 
TDES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_CBC
;

236 
TDES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

238 
	`CRYP_In
(&
TDES_CRYP_InSuu
);

241 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

242 
keyaddr
+=4;

243 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

244 
keyaddr
+=4;

245 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

246 
keyaddr
+=4;

247 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

248 
keyaddr
+=4;

249 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

250 
keyaddr
+=4;

251 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

252 
	`CRYP_KeyIn
(& 
TDES_CRYP_KeyInSuu
);

255 
TDES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

256 
ivaddr
+=4;

257 
TDES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

258 
	`CRYP_IVIn
(&
TDES_CRYP_IVInSuu
);

261 
	`CRYP_FIFOFlush
();

264 
	`CRYP_Cmd
(
ENABLE
);

266 if(
	`CRYP_GCmdStus
(=
DISABLE
)

270 (
ERROR
);

273 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

276 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

277 
puddr
+=4;

278 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

279 
puddr
+=4;

282 
cou
 = 0;

285 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

286 
cou
++;

287 }(
cou
 !
TDESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

289 i(
busyus
 !
RESET
)

291 
us
 = 
ERROR
;

297 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

298 
ouuddr
+=4;

299 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

300 
ouuddr
+=4;

305 
	`CRYP_Cmd
(
DISABLE
);

307  
us
;

308 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_dac.c

131 
	~"m32f4xx_dac.h
"

132 
	~"m32f4xx_rcc.h
"

147 
	#CR_CLEAR_MASK
 ((
ut32_t
)0x00000FFE)

	)

150 
	#DUAL_SWTRIG_SET
 ((
ut32_t
)0x00000003)

	)

151 
	#DUAL_SWTRIG_RESET
 ((
ut32_t
)0xFFFFFFFC)

	)

154 
	#DHR12R1_OFFSET
 ((
ut32_t
)0x00000008)

	)

155 
	#DHR12R2_OFFSET
 ((
ut32_t
)0x00000014)

	)

156 
	#DHR12RD_OFFSET
 ((
ut32_t
)0x00000020)

	)

159 
	#DOR_OFFSET
 ((
ut32_t
)0x0000002C)

	)

187 
	$DAC_DeIn
()

190 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
ENABLE
);

192 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
DISABLE
);

193 
	}
}

206 
	$DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
)

208 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

211 
	`as_m
(
	`IS_DAC_TRIGGER
(
DAC_InSu
->
DAC_Trigg
));

212 
	`as_m
(
	`IS_DAC_GENERATE_WAVE
(
DAC_InSu
->
DAC_WaveGi
));

213 
	`as_m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
));

214 
	`as_m
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_InSu
->
DAC_OuutBufr
));

218 
tmeg1
 = 
DAC
->
CR
;

220 
tmeg1
 &~(
CR_CLEAR_MASK
 << 
DAC_Chl
);

227 
tmeg2
 = (
DAC_InSu
->
DAC_Trigg
 | DAC_InSu->
DAC_WaveGi
 |

228 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 | \

229 
DAC_InSu
->
DAC_OuutBufr
);

231 
tmeg1
 |
tmeg2
 << 
DAC_Chl
;

233 
DAC
->
CR
 = 
tmeg1
;

234 
	}
}

242 
	$DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
)

246 
DAC_InSu
->
DAC_Trigg
 = 
DAC_Trigg_Ne
;

248 
DAC_InSu
->
DAC_WaveGi
 = 
DAC_WaveGi_Ne
;

250 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 = 
DAC_LFSRUnmask_B0
;

252 
DAC_InSu
->
DAC_OuutBufr
 = 
DAC_OuutBufr_Eb
;

253 
	}
}

266 
	$DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

269 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

270 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

272 i(
NewS
 !
DISABLE
)

275 
DAC
->
CR
 |(
DAC_CR_EN1
 << 
DAC_Chl
);

280 
DAC
->
CR
 &(~(
DAC_CR_EN1
 << 
DAC_Chl
));

282 
	}
}

294 
	$DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

297 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

298 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

300 i(
NewS
 !
DISABLE
)

303 
DAC
->
SWTRIGR
 |(
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4);

308 
DAC
->
SWTRIGR
 &~((
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4));

310 
	}
}

318 
	$DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
)

321 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

323 i(
NewS
 !
DISABLE
)

326 
DAC
->
SWTRIGR
 |
DUAL_SWTRIG_SET
;

331 
DAC
->
SWTRIGR
 &
DUAL_SWTRIG_RESET
;

333 
	}
}

349 
	$DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
)

352 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

353 
	`as_m
(
	`IS_DAC_WAVE
(
DAC_Wave
));

354 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

356 i(
NewS
 !
DISABLE
)

359 
DAC
->
CR
 |
DAC_Wave
 << 
DAC_Chl
;

364 
DAC
->
CR
 &~(
DAC_Wave
 << 
DAC_Chl
);

366 
	}
}

378 
	$DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

380 
__IO
 
ut32_t
 
tmp
 = 0;

383 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

384 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

386 
tmp
 = (
ut32_t
)
DAC_BASE
;

387 
tmp
 +
DHR12R1_OFFSET
 + 
DAC_Align
;

390 *(
__IO
 
ut32_t
 *
tmp
 = 
Da
;

391 
	}
}

403 
	$DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

405 
__IO
 
ut32_t
 
tmp
 = 0;

408 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

409 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

411 
tmp
 = (
ut32_t
)
DAC_BASE
;

412 
tmp
 +
DHR12R2_OFFSET
 + 
DAC_Align
;

415 *(
__IO
 
ut32_t
 *)
tmp
 = 
Da
;

416 
	}
}

431 
	$DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
)

433 
ut32_t
 
da
 = 0, 
tmp
 = 0;

436 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

437 
	`as_m
(
	`IS_DAC_DATA
(
Da1
));

438 
	`as_m
(
	`IS_DAC_DATA
(
Da2
));

441 i(
DAC_Align
 =
DAC_Align_8b_R
)

443 
da
 = ((
ut32_t
)
Da2
 << 8| 
Da1
;

447 
da
 = ((
ut32_t
)
Da2
 << 16| 
Da1
;

450 
tmp
 = (
ut32_t
)
DAC_BASE
;

451 
tmp
 +
DHR12RD_OFFSET
 + 
DAC_Align
;

454 *(
__IO
 
ut32_t
 *)
tmp
 = 
da
;

455 
	}
}

465 
ut16_t
 
	$DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
)

467 
__IO
 
ut32_t
 
tmp
 = 0;

470 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

472 
tmp
 = (
ut32_t

DAC_BASE
 ;

473 
tmp
 +
DOR_OFFSET
 + ((
ut32_t
)
DAC_Chl
 >> 2);

476  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

477 
	}
}

510 
	$DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

513 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

514 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

516 i(
NewS
 !
DISABLE
)

519 
DAC
->
CR
 |(
DAC_CR_DMAEN1
 << 
DAC_Chl
);

524 
DAC
->
CR
 &(~(
DAC_CR_DMAEN1
 << 
DAC_Chl
));

526 
	}
}

558 
	$DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
)

561 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

562 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

563 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

565 i(
NewS
 !
DISABLE
)

568 
DAC
->
CR
 |(
DAC_IT
 << 
DAC_Chl
);

573 
DAC
->
CR
 &(~(
ut32_t
)(
DAC_IT
 << 
DAC_Chl
));

575 
	}
}

590 
FgStus
 
	$DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

592 
FgStus
 
bus
 = 
RESET
;

594 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

595 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

598 i((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_Chl
)!(
ut8_t
)
RESET
)

601 
bus
 = 
SET
;

606 
bus
 = 
RESET
;

609  
bus
;

610 
	}
}

625 
	$DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

628 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

629 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

632 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_Chl
);

633 
	}
}

648 
ITStus
 
	$DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

650 
ITStus
 
bus
 = 
RESET
;

651 
ut32_t
 
abˡus
 = 0;

654 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

655 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

658 
abˡus
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_Chl
)) ;

661 i(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_Chl
)!(
ut32_t
)
RESET
&& 
abˡus
)

664 
bus
 = 
SET
;

669 
bus
 = 
RESET
;

672  
bus
;

673 
	}
}

688 
	$DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

691 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

692 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

695 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_Chl
);

696 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_dbgmcu.c

29 
	~"m32f4xx_dbgmcu.h
"

42 
	#IDCODE_DEVID_MASK
 ((
ut32_t
)0x00000FFF)

	)

58 
ut32_t
 
	$DBGMCU_GREVID
()

60 (
DBGMCU
->
IDCODE
 >> 16);

61 
	}
}

68 
ut32_t
 
	$DBGMCU_GDEVID
()

70 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

71 
	}
}

84 
	$DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

87 
	`as_m
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_Ph
));

88 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

89 i(
NewS
 !
DISABLE
)

91 
DBGMCU
->
CR
 |
DBGMCU_Ph
;

95 
DBGMCU
->
CR
 &~
DBGMCU_Ph
;

97 
	}
}

123 
	$DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

126 
	`as_m
(
	`IS_DBGMCU_APB1PERIPH
(
DBGMCU_Ph
));

127 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

129 i(
NewS
 !
DISABLE
)

131 
DBGMCU
->
APB1FZ
 |
DBGMCU_Ph
;

135 
DBGMCU
->
APB1FZ
 &~
DBGMCU_Ph
;

137 
	}
}

152 
	$DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

155 
	`as_m
(
	`IS_DBGMCU_APB2PERIPH
(
DBGMCU_Ph
));

156 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

158 i(
NewS
 !
DISABLE
)

160 
DBGMCU
->
APB2FZ
 |
DBGMCU_Ph
;

164 
DBGMCU
->
APB2FZ
 &~
DBGMCU_Ph
;

166 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_dcmi.c

86 
	~"m32f4xx_dcmi.h
"

87 
	~"m32f4xx_rcc.h
"

126 
	$DCMI_DeIn
()

128 
DCMI
->
CR
 = 0x0;

129 
DCMI
->
IER
 = 0x0;

130 
DCMI
->
ICR
 = 0x1F;

131 
DCMI
->
ESCR
 = 0x0;

132 
DCMI
->
ESUR
 = 0x0;

133 
DCMI
->
CWSTRTR
 = 0x0;

134 
DCMI
->
CWSIZER
 = 0x0;

135 
	}
}

143 
	$DCMI_In
(
DCMI_InTyDef
* 
DCMI_InSu
)

145 
ut32_t
 
mp
 = 0x0;

148 
	`as_m
(
	`IS_DCMI_CAPTURE_MODE
(
DCMI_InSu
->
DCMI_CtuMode
));

149 
	`as_m
(
	`IS_DCMI_SYNCHRO
(
DCMI_InSu
->
DCMI_SynchroMode
));

150 
	`as_m
(
	`IS_DCMI_PCKPOLARITY
(
DCMI_InSu
->
DCMI_PCKPެy
));

151 
	`as_m
(
	`IS_DCMI_VSPOLARITY
(
DCMI_InSu
->
DCMI_VSPެy
));

152 
	`as_m
(
	`IS_DCMI_HSPOLARITY
(
DCMI_InSu
->
DCMI_HSPެy
));

153 
	`as_m
(
	`IS_DCMI_CAPTURE_RATE
(
DCMI_InSu
->
DCMI_CtuRe
));

154 
	`as_m
(
	`IS_DCMI_EXTENDED_DATA
(
DCMI_InSu
->
DCMI_ExndedDaMode
));

158 
DCMI
->
CR
 &~(
DCMI_CR_ENABLE
 | 
DCMI_CR_CAPTURE
);

161 
mp
 = 
DCMI
->
CR
;

163 
mp
 &~((
ut32_t
)
DCMI_CR_CM
 | 
DCMI_CR_ESS
 | 
DCMI_CR_PCKPOL
 |

164 
DCMI_CR_HSPOL
 | 
DCMI_CR_VSPOL
 | 
DCMI_CR_FCRC_0
 |

165 
DCMI_CR_FCRC_1
 | 
DCMI_CR_EDM_0
 | 
DCMI_CR_EDM_1
);

168 
mp
 |((
ut32_t
)
DCMI_InSu
->
DCMI_CtuMode
 |

169 
DCMI_InSu
->
DCMI_SynchroMode
 |

170 
DCMI_InSu
->
DCMI_PCKPެy
 |

171 
DCMI_InSu
->
DCMI_VSPެy
 |

172 
DCMI_InSu
->
DCMI_HSPެy
 |

173 
DCMI_InSu
->
DCMI_CtuRe
 |

174 
DCMI_InSu
->
DCMI_ExndedDaMode
);

176 
DCMI
->
CR
 = 
mp
;

177 
	}
}

185 
	$DCMI_SuIn
(
DCMI_InTyDef
* 
DCMI_InSu
)

188 
DCMI_InSu
->
DCMI_CtuMode
 = 
DCMI_CtuMode_Ctuous
;

189 
DCMI_InSu
->
DCMI_SynchroMode
 = 
DCMI_SynchroMode_Hdwe
;

190 
DCMI_InSu
->
DCMI_PCKPެy
 = 
DCMI_PCKPެy_Flg
;

191 
DCMI_InSu
->
DCMI_VSPެy
 = 
DCMI_VSPެy_Low
;

192 
DCMI_InSu
->
DCMI_HSPެy
 = 
DCMI_HSPެy_Low
;

193 
DCMI_InSu
->
DCMI_CtuRe
 = 
DCMI_CtuRe_A_Fme
;

194 
DCMI_InSu
->
DCMI_ExndedDaMode
 = 
DCMI_ExndedDaMode_8b
;

195 
	}
}

205 
	$DCMI_CROPCfig
(
DCMI_CROPInTyDef
* 
DCMI_CROPInSu
)

208 
DCMI
->
CWSTRTR
 = (
ut32_t
)((ut32_t)
DCMI_CROPInSu
->
DCMI_HizڏlOfftCou
 |

209 ((
ut32_t
)
DCMI_CROPInSu
->
DCMI_VtilSLe
 << 16));

212 
DCMI
->
CWSIZER
 = (
ut32_t
)(
DCMI_CROPInSu
->
DCMI_CtuCou
 |

213 ((
ut32_t
)
DCMI_CROPInSu
->
DCMI_VtilLeCou
 << 16));

214 
	}
}

223 
	$DCMI_CROPCmd
(
FuniڮS
 
NewS
)

226 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

228 i(
NewS
 !
DISABLE
)

231 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_CROP
;

236 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_CROP
;

238 
	}
}

246 
	$DCMI_SEmbeddedSynchroCodes
(
DCMI_CodesInTyDef
* 
DCMI_CodesInSu
)

248 
DCMI
->
ESCR
 = (
ut32_t
)(
DCMI_CodesInSu
->
DCMI_FmeSCode
 |

249 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_LeSCode
 << 8)|

250 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_LeEndCode
 << 16)|

251 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_FmeEndCode
 << 24));

252 
	}
}

261 
	$DCMI_JPEGCmd
(
FuniڮS
 
NewS
)

264 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

266 i(
NewS
 !
DISABLE
)

269 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_JPEG
;

274 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_JPEG
;

276 
	}
}

299 
	$DCMI_Cmd
(
FuniڮS
 
NewS
)

302 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

304 i(
NewS
 !
DISABLE
)

307 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_ENABLE
;

312 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_ENABLE
;

314 
	}
}

322 
	$DCMI_CtuCmd
(
FuniڮS
 
NewS
)

325 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

327 i(
NewS
 !
DISABLE
)

330 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_CAPTURE
;

335 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_CAPTURE
;

337 
	}
}

344 
ut32_t
 
	$DCMI_RdDa
()

346  
DCMI
->
DR
;

347 
	}
}

377 
	$DCMI_ITCfig
(
ut16_t
 
DCMI_IT
, 
FuniڮS
 
NewS
)

380 
	`as_m
(
	`IS_DCMI_CONFIG_IT
(
DCMI_IT
));

381 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

383 i(
NewS
 !
DISABLE
)

386 
DCMI
->
IER
 |
DCMI_IT
;

391 
DCMI
->
IER
 &(
ut16_t
)(~
DCMI_IT
);

393 
	}
}

414 
FgStus
 
	$DCMI_GFgStus
(
ut16_t
 
DCMI_FLAG
)

416 
FgStus
 
bus
 = 
RESET
;

417 
ut32_t
 
dcmeg
, 
meg
 = 0;

420 
	`as_m
(
	`IS_DCMI_GET_FLAG
(
DCMI_FLAG
));

423 
dcmeg
 = (((
ut16_t
)
DCMI_FLAG
) >> 12);

425 i(
dcmeg
 == 0x00)

427 
meg

DCMI
->
RISR
;

429 i(
dcmeg
 == 0x02)

431 
meg
 = 
DCMI
->
SR
;

435 
meg
 = 
DCMI
->
MISR
;

438 i((
meg
 & 
DCMI_FLAG
!(
ut16_t
)
RESET
 )

440 
bus
 = 
SET
;

444 
bus
 = 
RESET
;

447  
bus
;

448 
	}
}

461 
	$DCMI_CˬFg
(
ut16_t
 
DCMI_FLAG
)

464 
	`as_m
(
	`IS_DCMI_CLEAR_FLAG
(
DCMI_FLAG
));

469 
DCMI
->
ICR
 = 
DCMI_FLAG
;

470 
	}
}

483 
ITStus
 
	$DCMI_GITStus
(
ut16_t
 
DCMI_IT
)

485 
ITStus
 
bus
 = 
RESET
;

486 
ut32_t
 
us
 = 0;

489 
	`as_m
(
	`IS_DCMI_GET_IT
(
DCMI_IT
));

491 
us
 = 
DCMI
->
MISR
 & 
DCMI_IT
;

493 i((
us
 !(
ut16_t
)
RESET
))

495 
bus
 = 
SET
;

499 
bus
 = 
RESET
;

501  
bus
;

502 
	}
}

515 
	$DCMI_CˬITPdgB
(
ut16_t
 
DCMI_IT
)

520 
DCMI
->
ICR
 = 
DCMI_IT
;

521 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_dfsdm.c

43 
	~"m32f4xx_dfsdm.h
"

44 
	~"m32f4xx_rcc.h
"

54 #i
defed
(
STM32F412xG
)

60 
	#CHCFGR_INIT_CLEAR_MASK
 (
ut32_t
0xFFFE0F10

	)

93 
	$DFSDM_DeIn
()

96 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_DFSDM
, 
ENABLE
);

97 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_DFSDM
, 
DISABLE
);

98 
	}
}

109 
	$DFSDM_TnsivIn
(
DFSDM_Chl_TyDef
* 
DFSDM_Chlx
, 
DFSDM_TnsivInTyDef
* 
DFSDM_TnsivInSu
)

111 
ut32_t
 
tmeg1
 = 0;

112 
ut32_t
 
tmeg2
 = 0;

115 
	`as_m
(
	`IS_DFSDM_ALL_CHANNEL
(
DFSDM_Chlx
));

116 
	`as_m
(
	`IS_DFSDM_INTERFACE
(
DFSDM_TnsivInSu
->
DFSDM_I
));

117 
	`as_m
(
	`IS_DFSDM_Iut_MODE
(
DFSDM_TnsivInSu
->
DFSDM_Iut
));

118 
	`as_m
(
	`IS_DFSDM_Redei_STATE
(
DFSDM_TnsivInSu
->
DFSDM_Redei
));

119 
	`as_m
(
	`IS_DFSDM_PACK_MODE
(
DFSDM_TnsivInSu
->
DFSDM_PackgMode
));

120 
	`as_m
(
	`IS_DFSDM_CLOCK
(
DFSDM_TnsivInSu
->
DFSDM_Clock
));

121 
	`as_m
(
	`IS_DFSDM_DATA_RIGHT_BIT_SHIFT
(
DFSDM_TnsivInSu
->
DFSDM_DaRightShi
));

122 
	`as_m
(
	`IS_DFSDM_OFFSET
(
DFSDM_TnsivInSu
->
DFSDM_Offt
));

123 
	`as_m
(
	`IS_DFSDM_CLK_DETECTOR_STATE
(
DFSDM_TnsivInSu
->
DFSDM_CLKAbnDe
));

124 
	`as_m
(
	`IS_DFSDM_SC_DETECTOR_STATE
(
DFSDM_TnsivInSu
->
DFSDM_ShtCcuDe
));

127 
tmeg1
 = 
DFSDM_Chlx
->
CHCFGR1
;

130 
tmeg1
 &
CHCFGR_INIT_CLEAR_MASK
;

139 
tmeg1
 |(
DFSDM_TnsivInSu
->
DFSDM_I
 |

140 
DFSDM_TnsivInSu
->
DFSDM_Clock
 |

141 
DFSDM_TnsivInSu
->
DFSDM_Iut
 |

142 
DFSDM_TnsivInSu
->
DFSDM_Redei
 |

143 
DFSDM_TnsivInSu
->
DFSDM_PackgMode
 |

144 
DFSDM_TnsivInSu
->
DFSDM_CLKAbnDe
 |

145 
DFSDM_TnsivInSu
->
DFSDM_ShtCcuDe
);

148 
DFSDM_Chlx
->
CHCFGR1
 = 
tmeg1
;

151 
tmeg2
 = 
DFSDM_Chlx
->
CHCFGR2
;

154 
tmeg2
 &~(
DFSDM_CHCFGR2_DTRBS
 | 
DFSDM_CHCFGR2_OFFSET
);

158 
tmeg2
 |(((
DFSDM_TnsivInSu
->
DFSDM_DaRightShi
) <<3 ) |

159 ((
DFSDM_TnsivInSu
->
DFSDM_Offt
) <<8 ));

162 
DFSDM_Chlx
->
CHCFGR2
 = 
tmeg2
;

163 
	}
}

171 
	$DFSDM_TnsivSuIn
(
DFSDM_TnsivInTyDef
* 
DFSDM_TnsivInSu
)

174 
DFSDM_TnsivInSu
->
DFSDM_I
 = 
DFSDM_I_SPI_FlgEdge
;

177 
DFSDM_TnsivInSu
->
DFSDM_Clock
 = 
DFSDM_Clock_Il
;

180 
DFSDM_TnsivInSu
->
DFSDM_DaRightShi
 = 0x0;

183 
DFSDM_TnsivInSu
->
DFSDM_Offt
 = 0x0;

186 
DFSDM_TnsivInSu
->
DFSDM_CLKAbnDe
 = 
DFSDM_CLKAbnDe_Eb
;

187 
	}
}

199 
	$DFSDM_FrIn
(
DFSDM_TyDef
* 
DFSDMx
, 
DFSDM_FrInTyDef
* 
DFSDM_FrInSu
)

201 
ut32_t
 
tmeg1
 = 0;

204 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

205 
	`as_m
(
	`IS_DFSDM_SINC_ORDER
(
DFSDM_FrInSu
->
DFSDM_ScOrd
));

206 
	`as_m
(
	`IS_DFSDM_SINC_OVRSMPL_RATIO
(
DFSDM_FrInSu
->
DFSDM_FrOvmgRio
));

207 
	`as_m
(
	`IS_DFSDM_INTG_OVRSMPL_RATIO
(
DFSDM_FrInSu
->
DFSDM_IegtOvmgRio
));

210 
tmeg1
 = 
DFSDMx
->
FLTFCR
;

213 
tmeg1
 &~(
DFSDM_FLTFCR_FORD
 | 
DFSDM_FLTFCR_FOSR
 | 
DFSDM_FLTFCR_IOSR
);

218 
tmeg1
 |(
DFSDM_FrInSu
->
DFSDM_ScOrd
 |

219 ((
DFSDM_FrInSu
->
DFSDM_FrOvmgRio
 -1) << 16) |

220 (
DFSDM_FrInSu
->
DFSDM_IegtOvmgRio
 -1));

223 
DFSDMx
->
FLTFCR
 = 
tmeg1
;

224 
	}
}

232 
	$DFSDM_FrSuIn
(
DFSDM_FrInTyDef
* 
DFSDM_FrInSu
)

235 
DFSDM_FrInSu
->
DFSDM_ScOrd
 = 
DFSDM_ScOrd_Sc3
;

238 
DFSDM_FrInSu
->
DFSDM_FrOvmgRio
 = 64 ;

241 
DFSDM_FrInSu
->
DFSDM_IegtOvmgRio
 = 4;

242 
	}
}

272 
	$DFSDM_Cmd
(
FuniڮS
 
NewS
)

275 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

277 i(
NewS
 !
DISABLE
)

280 
DFSDM1_Chl0
 -> 
CHCFGR1
 |
DFSDM_CHCFGR1_DFSDMEN
;

285 
DFSDM1_Chl0
 -> 
CHCFGR1
 &~(
DFSDM_CHCFGR1_DFSDMEN
);

287 
	}
}

296 
	$DFSDM_ChlCmd
(
DFSDM_Chl_TyDef
* 
DFSDM_Chlx
, 
FuniڮS
 
NewS
)

299 
	`as_m
(
	`IS_DFSDM_ALL_CHANNEL
(
DFSDM_Chlx
));

300 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

302 i(
NewS
 !
DISABLE
)

305 
DFSDM_Chlx
->
CHCFGR1
 |
DFSDM_CHCFGR1_CHEN
;

310 
DFSDM_Chlx
->
CHCFGR1
 &~(
DFSDM_CHCFGR1_CHEN
);

312 
	}
}

321 
	$DFSDM_FrCmd
(
DFSDM_TyDef
* 
DFSDMx
, 
FuniڮS
 
NewS
)

324 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

325 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

327 i(
NewS
 !
DISABLE
)

330 
DFSDMx
->
FLTCR1
 |
DFSDM_FLTCR1_DFEN
;

335 
DFSDMx
->
FLTCR1
 &~(
DFSDM_FLTCR1_DFEN
);

337 
	}
}

347 
	$DFSDM_CfigClkOuutDivid
(
ut32_t
 
DFSDM_ClkOutDivisi
)

349 
ut32_t
 
tmeg1
 = 0;

352 
	`as_m
(
	`IS_DFSDM_CLOCK_OUT_DIVIDER
(
DFSDM_ClkOutDivisi
));

355 
tmeg1
 = 
DFSDM1_Chl0
 -> 
CHCFGR1
;

358 
tmeg1
 &(
ut32_t
)(~
DFSDM_CHCFGR1_CKOUTDIV
);

361 
tmeg1
 |(
ut32_t
)((
DFSDM_ClkOutDivisi
 - 1) << 16);

364 
DFSDM1_Chl0
 -> 
CHCFGR1
 = 
tmeg1
;

365 
	}
}

375 
	$DFSDM_CfigClkOuutSour
(
ut32_t
 
DFSDM_ClkOutSour
)

377 
ut32_t
 
tmeg1
 = 0;

380 
	`as_m
(
	`IS_DFSDM_CLOCK_OUT_SOURCE
(
DFSDM_ClkOutSour
));

383 
tmeg1
 = 
DFSDM1_Chl0
 -> 
CHCFGR1
;

386 
tmeg1
 &~(
DFSDM_CHCFGR1_CKOUTSRC
);

389 
tmeg1
 |
DFSDM_ClkOutSour
;

392 
DFSDM1_Chl0
 -> 
CHCFGR1
 = 
tmeg1
;

393 
	}
}

403 
	$DFSDM_CfigBRKAlogWchDog
(
DFSDM_Chl_TyDef
* 
DFSDM_Chlx
, 
ut32_t
 
DFSDM_SCDBak_i
, 
FuniڮS
 
NewS
)

406 
	`as_m
(
	`IS_DFSDM_ALL_CHANNEL
(
DFSDM_Chlx
));

407 
	`as_m
(
	`IS_DFSDM_SCD_BREAK_SIGNAL
(
DFSDM_SCDBak_i
));

408 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

410 i(
NewS
 !
DISABLE
)

413 
DFSDM_Chlx
 -> 
CHAWSCDR
 |
DFSDM_SCDBak_i
;

418 
DFSDM_Chlx
 -> 
CHAWSCDR
 &~(
DFSDM_SCDBak_i
);

420 
	}
}

430 
	$DFSDM_CfigBRKShtCcuDe
(
DFSDM_Chl_TyDef
* 
DFSDM_Chlx
, 
ut32_t
 
DFSDM_SCDBak_i
, 
FuniڮS
 
NewS
)

433 
	`as_m
(
	`IS_DFSDM_ALL_CHANNEL
(
DFSDM_Chlx
));

434 
	`as_m
(
	`IS_DFSDM_SCD_BREAK_SIGNAL
(
DFSDM_SCDBak_i
));

435 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

437 i(
NewS
 !
DISABLE
)

440 
DFSDM_Chlx
 -> 
CHAWSCDR
 |
DFSDM_SCDBak_i
;

445 
DFSDM_Chlx
 -> 
CHAWSCDR
 &~(
DFSDM_SCDBak_i
);

447 
	}
}

455 
	$DFSDM_CfigShtCcuThshd
(
DFSDM_Chl_TyDef
* 
DFSDM_Chlx
, 
ut32_t
 
DFSDM_SCDThshd
)

457 
ut32_t
 
tmeg1
 = 0;

460 
	`as_m
(
	`IS_DFSDM_ALL_CHANNEL
(
DFSDM_Chlx
));

461 
	`as_m
(
	`IS_DFSDM_CSD_THRESHOLD_VALUE
(
DFSDM_SCDThshd
));

464 
tmeg1
 = 
DFSDM_Chlx
 -> 
CHAWSCDR
;

467 
tmeg1
 &~(
DFSDM_CHAWSCDR_SCDT
);

470 
tmeg1
 |
DFSDM_SCDThshd
;

473 
DFSDM_Chlx
 -> 
CHAWSCDR
 = 
tmeg1
;

474 
	}
}

485 
	$DFSDM_CfigAlogWchdog
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_AWDChlx
, ut32_
DFSDM_AWDFaMode
)

487 
ut32_t
 
tmeg1
 = 0;

488 
ut32_t
 
tmeg2
 = 0;

491 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

492 
	`as_m
(
	`IS_DFSDM_AWD_CHANNEL
(
DFSDM_AWDChlx
));

493 
	`as_m
(
	`IS_DFSDM_AWD_MODE
(
DFSDM_AWDFaMode
));

496 
tmeg1
 = 
DFSDMx
 -> 
FLTCR2
;

499 
tmeg1
 &~(
DFSDM_FLTCR2_AWDCH
);

502 
tmeg1
 |
DFSDM_AWDChlx
;

505 
DFSDMx
 -> 
FLTCR2
 |
tmeg1
;

508 
tmeg2
 = 
DFSDMx
->
FLTCR1
;

511 
tmeg2
 &~(
DFSDM_FLTCR1_AWFSEL
);

514 
tmeg2
 |
DFSDM_AWDFaMode
;

517 
DFSDMx
->
FLTCR1
 = 
tmeg2
;

518 
	}
}

527 
	$DFSDM_SeExemesDeChl
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_ExemChlx
)

529 
ut32_t
 
tmeg1
 = 0;

532 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

533 
	`as_m
(
	`IS_DFSDM_EXTREM_CHANNEL
(
DFSDM_ExemChlx
));

536 
tmeg1
 = 
DFSDMx
 -> 
FLTCR2
;

539 
tmeg1
 &~(
DFSDM_FLTCR2_EXCH
);

542 
tmeg1
 |
DFSDM_ExemChlx
;

545 
DFSDMx
 -> 
FLTCR2
 = 
tmeg1
;

546 
	}
}

554 
t32_t
 
	$DFSDM_GRegurCvsiDa
(
DFSDM_TyDef
* 
DFSDMx
)

556 
ut32_t
 
g
 = 0;

557 
t32_t
 
vue
 = 0;

560 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

563 
g
 = 
DFSDMx
 -> 
FLTRDATAR
;

566 
vue
 = ((
t32_t
)((
g
 & 0xFFFFFF00) >> 8));

569  
vue
;

570 
	}
}

578 
t32_t
 
	$DFSDM_GInjeedCvsiDa
(
DFSDM_TyDef
* 
DFSDMx
)

580 
ut32_t
 
g
 = 0;

581 
t32_t
 
vue
 = 0;

584 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

587 
g
 = 
DFSDMx
 -> 
FLTJDATAR
;

590 
vue
 = ((
t32_t
)((
g
 & 0xFFFFFF00) >> 8));

593  
vue
;

594 
	}
}

602 
t32_t
 
	$DFSDM_GMaxVue
(
DFSDM_TyDef
* 
DFSDMx
)

605 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

608  (((
t32_t
)(
DFSDMx
 -> 
FLTEXMAX
)) >> 8);

609 
	}
}

617 
t32_t
 
	$DFSDM_GMVue
(
DFSDM_TyDef
* 
DFSDMx
)

620 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

623  (((
t32_t
)(
DFSDMx
 ->
FLTEXMIN
 )) >> 8);

624 
	}
}

631 
t32_t
 
	$DFSDM_GMaxVueChl
(
DFSDM_TyDef
* 
DFSDMx
)

634 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

637  ((
DFSDMx
 -> 
FLTEXMAX
& (~
DFSDM_FLTEXMAX_EXMAXCH
));

638 
	}
}

645 
t32_t
 
	$DFSDM_GMVueChl
(
DFSDM_TyDef
* 
DFSDMx
)

648 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

651  ((
DFSDMx
 -> 
FLTEXMIN
& (~
DFSDM_FLTEXMIN_EXMINCH
));

652 
	}
}

659 
ut32_t
 
	$DFSDM_GCvsiTime
(
DFSDM_TyDef
* 
DFSDMx
)

662 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

665  ((
DFSDMx
 -> 
FLTCNVTIMR
 >> 4) & 0x0FFFFFFF);

666 
	}
}

676 
	$DFSDM_CfigAWDFr
(
DFSDM_Chl_TyDef
* 
DFSDM_Chlx
, 
ut32_t
 
DFSDM_AWDScOrd
, ut32_
DFSDM_AWDScOvSameRio
)

678 
ut32_t
 
tmeg1
 = 0;

681 
	`as_m
(
	`IS_DFSDM_ALL_CHANNEL
(
DFSDM_Chlx
));

682 
	`as_m
(
	`IS_DFSDM_AWD_SINC_ORDER
(
DFSDM_AWDScOrd
));

683 
	`as_m
(
	`IS_DFSDM_AWD_OVRSMPL_RATIO
(
DFSDM_AWDScOvSameRio
));

686 
tmeg1
 = 
DFSDM_Chlx
 -> 
CHAWSCDR
;

689 
tmeg1
 &~(
DFSDM_CHAWSCDR_AWFORD
 | 
DFSDM_CHAWSCDR_AWFOSR
);

692 
tmeg1
 |(
DFSDM_AWDScOrd
 | ((
DFSDM_AWDScOvSameRio
 -1) << 16)) ;

695 
DFSDM_Chlx
 -> 
CHAWSCDR
 = 
tmeg1
;

696 
	}
}

703 
ut32_t
 
	$DFSDM_GAWDCvsiVue
(
DFSDM_Chl_TyDef
* 
DFSDM_Chlx
)

706 
	`as_m
(
	`IS_DFSDM_ALL_CHANNEL
(
DFSDM_Chlx
));

709  
DFSDM_Chlx
 -> 
CHWDATAR
;

710 
	}
}

722 
	$DFSDM_SAWDThshd
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_HighThshd
, ut32_
DFSDM_LowThshd
)

724 
ut32_t
 
tmeg1
 = 0;

725 
ut32_t
 
tmeg2
 = 0;

728 
	`as_m
(
	`IS_DFSDM_HIGH_THRESHOLD
(
DFSDM_HighThshd
));

729 
	`as_m
(
	`IS_DFSDM_LOW_THRESHOLD
(
DFSDM_LowThshd
));

732 
tmeg1
 = 
DFSDMx
 -> 
FLTAWHTR
;

735 
tmeg1
 &~(
DFSDM_FLTAWHTR_AWHT
);

738 
tmeg1
 |(
DFSDM_HighThshd
 << 8 );

741 
DFSDMx
 -> 
FLTAWHTR
 = 
tmeg1
;

744 
tmeg2
 = 
DFSDMx
 -> 
FLTAWLTR
;

747 
tmeg2
 &~(
DFSDM_FLTAWLTR_AWLT
);

750 
tmeg2
 |(
DFSDM_LowThshd
 << 8 );

753 
DFSDMx
 -> 
FLTAWLTR
 = 
tmeg2
;

754 
	}
}

764 
	$DFSDM_SeInjeedChl
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_InjeedChlx
)

766 
ut32_t
 
tmeg1
 = 0;

769 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

770 
	`as_m
(
	`IS_DFSDM_INJECT_CHANNEL
(
DFSDM_InjeedChlx
));

773 
tmeg1
 = 
DFSDMx
 -> 
FLTJCHGR
;

776 
tmeg1
 &~(
DFSDM_FLTJCHGR_JCHG
);

779 
tmeg1
 |
DFSDM_InjeedChlx
;

782 
DFSDMx
 -> 
FLTJCHGR
 |
tmeg1
;

783 
	}
}

793 
	$DFSDM_SeRegurChl
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_RegurChlx
)

795 
ut32_t
 
tmeg1
 = 0;

798 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

799 
	`as_m
(
	`IS_DFSDM_REGULAR_CHANNEL
(
DFSDM_RegurChlx
));

802 
tmeg1
 = 
DFSDMx
 -> 
FLTCR1
;

805 
tmeg1
 &~(
DFSDM_FLTCR1_RCH
);

808 
tmeg1
 |
DFSDM_RegurChlx
;

811 
DFSDMx
 -> 
FLTCR1
 = 
tmeg1
;

812 
	}
}

819 
	$DFSDM_SSoweInjeedCvsi
(
DFSDM_TyDef
* 
DFSDMx
)

822 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

825 
DFSDMx
 -> 
FLTCR1
 |
DFSDM_FLTCR1_JSWSTART
;

826 
	}
}

833 
	$DFSDM_SSoweRegurCvsi
(
DFSDM_TyDef
* 
DFSDMx
)

836 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

839 
DFSDMx
 -> 
FLTCR1
 |
DFSDM_FLTCR1_RSWSTART
;

840 
	}
}

853 
	$DFSDM_CfigInjeedTrigg
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_Trigg
, ut32_
DFSDM_TriggEdge
)

855 
ut32_t
 
tmeg1
 = 0;

858 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

860 i(
DFSDMx
 =
DFSDM0
)

862 
	`as_m
(
	`IS_DFSDM0_INJ_TRIGGER
(
DFSDM_Trigg
));

866 
	`as_m
(
	`IS_DFSDM1_INJ_TRIGGER
(
DFSDM_Trigg
));

869 
	`as_m
(
	`IS_DFSDM_TRIGGER_EDGE
(
DFSDM_TriggEdge
));

872 
tmeg1
 = 
DFSDMx
 -> 
FLTCR1
;

875 
tmeg1
 &~(
DFSDM_FLTCR1_JEXTSEL
 | 
DFSDM_FLTCR1_JEXTEN
);

878 
tmeg1
 |(
DFSDM_Trigg
 | 
DFSDM_TriggEdge
);

881 
DFSDMx
 -> 
FLTCR1
 = 
tmeg1
;

882 
	}
}

892 
	$DFSDM_SynchrousFr0InjeedS
(
DFSDM_TyDef
* 
DFSDMx
)

895 
	`as_m
(
	`IS_DFSDM_SYNC_FILTER
(
DFSDMx
));

898 
DFSDMx
 -> 
FLTCR1
 |
DFSDM_FLTCR1_JSYNC
;

899 
	}
}

909 
	$DFSDM_SynchrousFr0RegurS
(
DFSDM_TyDef
* 
DFSDMx
)

912 
	`as_m
(
	`IS_DFSDM_SYNC_FILTER
(
DFSDMx
));

915 
DFSDMx
 -> 
FLTCR1
 |
DFSDM_FLTCR1_RSYNC
;

916 
	}
}

925 
	$DFSDM_RegurCtuousModeCmd
(
DFSDM_TyDef
* 
DFSDMx
, 
FuniڮS
 
NewS
)

928 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

929 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

931 i(
NewS
 !
DISABLE
)

934 
DFSDMx
 -> 
FLTCR1
 |
DFSDM_FLTCR1_RCONT
;

939 
DFSDMx
 -> 
FLTCR1
 &~(
DFSDM_FLTCR1_RCONT
);

941 
	}
}

955 
	$DFSDM_FaModeCmd
(
DFSDM_TyDef
* 
DFSDMx
, 
FuniڮS
 
NewS
)

958 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

959 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

961 i(
NewS
 !
DISABLE
)

964 
DFSDMx
 -> 
FLTCR1
 |
DFSDM_FLTCR1_FAST
;

969 
DFSDMx
 -> 
FLTCR1
 &~(
DFSDM_FLTCR1_FAST
);

971 
	}
}

984 
	$DFSDM_SeInjeedCvsiMode
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_InjeCvMode
)

987 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

988 
	`as_m
(
	`IS_DFSDM_INJ_CONV_MODE
(
DFSDM_InjeCvMode
));

991 
DFSDMx
 -> 
FLTCR1
 &~(
DFSDM_FLTCR1_JSCAN
);

994 
DFSDMx
 -> 
FLTCR1
 |
DFSDM_InjeCvMode
;

995 
	}
}

1009 
	$DFSDM_DMATnsrCfig
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_DMACvsiMode
, 
FuniڮS
 
NewS
)

1012 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

1013 
	`as_m
(
	`IS_DFSDM_CONVERSION_MODE
(
DFSDM_DMACvsiMode
));

1014 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1016 i(
NewS
 !
DISABLE
)

1019 
DFSDMx
 -> 
FLTCR1
 |(
DFSDM_FLTCR1_JDMAEN
 << 
DFSDM_DMACvsiMode
) ;

1024 
DFSDMx
 -> 
FLTCR1
 &~(
DFSDM_FLTCR1_JDMAEN
 << 
DFSDM_DMACvsiMode
);

1026 
	}
}

1079 
	$DFSDM_ITCfig
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_IT
, 
FuniڮS
 
NewS
)

1082 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

1083 
	`as_m
(
	`IS_DFSDM_IT
(
DFSDM_IT
));

1084 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1086 i(
NewS
 !
DISABLE
)

1089 
DFSDMx
->
FLTCR2
 |
DFSDM_IT
;

1094 
DFSDMx
->
FLTCR2
 &~(
DFSDM_IT
);

1096 
	}
}

1104 
	$DFSDM_ITClockAbnCmd
(
FuniڮS
 
NewS
)

1107 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1109 i(
NewS
 !
DISABLE
)

1112 
DFSDM0
->
FLTCR2
 |
DFSDM_IT_CKAB
;

1117 
DFSDM0
->
FLTCR2
 &~(
DFSDM_IT_CKAB
);

1119 
	}
}

1127 
	$DFSDM_ITShtCcuDeCmd
(
FuniڮS
 
NewS
)

1130 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1132 i(
NewS
 !
DISABLE
)

1135 
DFSDM0
->
FLTCR2
 |
DFSDM_IT_SCD
;

1140 
DFSDM0
->
FLTCR2
 &~(
DFSDM_IT_SCD
);

1142 
	}
}

1158 
FgStus
 
	$DFSDM_GFgStus
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_FLAG
)

1160 
ITStus
 
bus
 = 
RESET
;

1163 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

1164 
	`as_m
(
	`IS_DFSDM_FLAG
(
DFSDM_FLAG
));

1166 i((
DFSDMx
->
FLTISR
 & 
DFSDM_FLAG
!
RESET
 )

1168 
bus
 = 
SET
;

1172 
bus
 = 
RESET
;

1174  
bus
;

1175 
	}
}

1183 
FgStus
 
	$DFSDM_GClockAbnFgStus
(
ut32_t
 
DFSDM_FLAG_CLKAbn
)

1185 
ITStus
 
bus
 = 
RESET
;

1188 
	`as_m
(
	`IS_DFSDM_CLK_ABS_FLAG
(
DFSDM_FLAG_CLKAbn
));

1190 i((
DFSDM0
->
FLTISR
 & 
DFSDM_FLAG_CLKAbn
!
RESET
)

1192 
bus
 = 
SET
;

1196 
bus
 = 
RESET
;

1198  
bus
;

1199 
	}
}

1207 
FgStus
 
	$DFSDM_GShtCcuFgStus
(
ut32_t
 
DFSDM_FLAG_SCD
)

1209 
ITStus
 
bus
 = 
RESET
;

1212 
	`as_m
(
	`IS_DFSDM_SCD_FLAG
(
DFSDM_FLAG_SCD
));

1214 i((
DFSDM0
->
FLTISR
 & 
DFSDM_FLAG_SCD
!
RESET
)

1216 
bus
 = 
SET
;

1220 
bus
 = 
RESET
;

1222  
bus
;

1223 
	}
}

1233 
FgStus
 
	$DFSDM_GWchdogFgStus
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_AWDChlx
, 
ut8_t
 
DFSDM_Thshd
)

1235 
ITStus
 
bus
 = 
RESET
;

1238 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

1239 
	`as_m
(
	`IS_DFSDM_Thshd
(
DFSDM_Thshd
));

1240 
	`as_m
(
	`IS_DFSDM_AWD_CHANNEL
(
DFSDM_AWDChlx
));

1242 i((
DFSDMx
->
FLTAWSR
 & ((
DFSDM_AWDChlx
 >> 16<< 
DFSDM_Thshd
!
RESET
)

1244 
bus
 = 
SET
;

1248 
bus
 = 
RESET
;

1250  
bus
;

1251 
	}
}

1262 
	$DFSDM_CˬFg
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_CLEARF
)

1265 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

1266 
	`as_m
(
	`IS_DFSDM_CLEAR_FLAG
(
DFSDM_CLEARF
));

1269 
DFSDMx
->
FLTICR
 |
DFSDM_CLEARF
;

1270 
	}
}

1278 
	$DFSDM_CˬClockAbnFg
(
ut32_t
 
DFSDM_CLEARF_CLKAbn
)

1281 
	`as_m
(
	`IS_DFSDM_CLK_ABS_CLEARF
(
DFSDM_CLEARF_CLKAbn
));

1284 
DFSDM0
->
FLTICR
 |
DFSDM_CLEARF_CLKAbn
;

1285 
	}
}

1293 
	$DFSDM_CˬShtCcuFg
(
ut32_t
 
DFSDM_CLEARF_SCD
)

1296 
	`as_m
(
	`IS_DFSDM_SCD_CHANNEL_FLAG
(
DFSDM_CLEARF_SCD
));

1299 
DFSDM0
->
FLTICR
 |
DFSDM_CLEARF_SCD
;

1300 
	}
}

1310 
	$DFSDM_CˬAlogWchdogFg
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_AWDChlx
, 
ut8_t
 
DFSDM_Thshd
)

1313 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

1314 
	`as_m
(
	`IS_DFSDM_Thshd
(
DFSDM_Thshd
));

1315 
	`as_m
(
	`IS_DFSDM_AWD_CHANNEL
(
DFSDM_AWDChlx
));

1317 i((
DFSDMx
->
FLTAWSR
 & ((
DFSDM_AWDChlx
 >> 16<< 
DFSDM_Thshd
!
RESET
)

1320 
DFSDMx
->
FLTAWCFR
 |(
DFSDM_AWDChlx
 >> 16<< 
DFSDM_Thshd
;

1321 
	}
}

1334 
ITStus
 
	$DFSDM_GITStus
(
DFSDM_TyDef
* 
DFSDMx
, 
ut32_t
 
DFSDM_IT
)

1336 
ITStus
 
bus
 = 
RESET
;

1337 
ut32_t
 
us
 = 0x0, 
ab
 = 0x0;

1340 
	`as_m
(
	`IS_DFSDM_ALL_FILTER
(
DFSDMx
));

1341 
	`as_m
(
	`IS_DFSDM_IT
(
DFSDM_IT
));

1344 
us
 = 
DFSDMx
->
FLTISR
 & 
DFSDM_IT
;

1347 
ab
 = 
DFSDMx
->
FLTCR2
 & 
DFSDM_IT
;

1349 i((
us
 !
RESET
&& (
ab
 != RESET))

1351 
bus
 = 
SET
;

1355 
bus
 = 
RESET
;

1357  
bus
;

1358 
	}
}

1367 
ITStus
 
	$DFSDM_GClockAbnITStus
(
ut32_t
 
DFSDM_IT_CLKAbn
)

1369 
ITStus
 
bus
 = 
RESET
;

1370 
ut32_t
 
us
 = 0x0, 
ab
 = 0x0;

1373 
	`as_m
(
	`IS_DFSDM_CLK_ABS_IT
(
DFSDM_IT_CLKAbn
));

1376 
us
 = 
DFSDM0
->
FLTISR
 & 
DFSDM_IT_CLKAbn
;

1379 
ab
 = 
DFSDM0
->
FLTCR2
 & 
DFSDM_IT_CKAB
;

1381 i((
us
 !
RESET
&& (
ab
 != RESET))

1383 
bus
 = 
SET
;

1387 
bus
 = 
RESET
;

1389  
bus
;

1390 
	}
}

1399 
ITStus
 
	$DFSDM_GGShtCcuITStus
(
ut32_t
 
DFSDM_IT_SCR
)

1401 
ITStus
 
bus
 = 
RESET
;

1402 
ut32_t
 
us
 = 0x0, 
ab
 = 0x0;

1405 
	`as_m
(
	`IS_DFSDM_SCD_IT
(
DFSDM_IT_SCR
));

1408 
us
 = 
DFSDM0
->
FLTISR
 & 
DFSDM_IT_SCR
;

1411 
ab
 = 
DFSDM0
->
FLTCR2
 & 
DFSDM_IT_SCD
;

1413 i((
us
 !
RESET
&& (
ab
 != RESET))

1415 
bus
 = 
SET
;

1419 
bus
 = 
RESET
;

1421  
bus
;

1422 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_dma.c

124 
	~"m32f4xx_dma.h
"

125 
	~"m32f4xx_rcc.h
"

140 
	#TRANSFER_IT_ENABLE_MASK
 (
ut32_t
)(
DMA_SxCR_TCIE
 | 
DMA_SxCR_HTIE
 | \

141 
DMA_SxCR_TEIE
 | 
DMA_SxCR_DMEIE
)

	)

143 
	#DMA_Sm0_IT_MASK
 (
ut32_t
)(
DMA_LISR_FEIF0
 | 
DMA_LISR_DMEIF0
 | \

144 
DMA_LISR_TEIF0
 | 
DMA_LISR_HTIF0
 | \

145 
DMA_LISR_TCIF0
)

	)

147 
	#DMA_Sm1_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 6)

	)

148 
	#DMA_Sm2_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 16)

	)

149 
	#DMA_Sm3_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 22)

	)

150 
	#DMA_Sm4_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 | (ut32_t)0x20000000)

	)

151 
	#DMA_Sm5_IT_MASK
 (
ut32_t
)(
DMA_Sm1_IT_MASK
 | (ut32_t)0x20000000)

	)

152 
	#DMA_Sm6_IT_MASK
 (
ut32_t
)(
DMA_Sm2_IT_MASK
 | (ut32_t)0x20000000)

	)

153 
	#DMA_Sm7_IT_MASK
 (
ut32_t
)(
DMA_Sm3_IT_MASK
 | (ut32_t)0x20000000)

	)

154 
	#TRANSFER_IT_MASK
 (
ut32_t
)0x0F3C0F3C

	)

155 
	#HIGH_ISR_MASK
 (
ut32_t
)0x20000000

	)

156 
	#RESERVED_MASK
 (
ut32_t
)0x0F7D0F7D

	)

196 
	$DMA_DeIn
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

199 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

202 
DMAy_Smx
->
CR
 &~((
ut32_t
)
DMA_SxCR_EN
);

205 
DMAy_Smx
->
CR
 = 0;

208 
DMAy_Smx
->
NDTR
 = 0;

211 
DMAy_Smx
->
PAR
 = 0;

214 
DMAy_Smx
->
M0AR
 = 0;

217 
DMAy_Smx
->
M1AR
 = 0;

220 
DMAy_Smx
->
FCR
 = (
ut32_t
)0x00000021;

223 i(
DMAy_Smx
 =
DMA1_Sm0
)

226 
DMA1
->
LIFCR
 = 
DMA_Sm0_IT_MASK
;

228 i(
DMAy_Smx
 =
DMA1_Sm1
)

231 
DMA1
->
LIFCR
 = 
DMA_Sm1_IT_MASK
;

233 i(
DMAy_Smx
 =
DMA1_Sm2
)

236 
DMA1
->
LIFCR
 = 
DMA_Sm2_IT_MASK
;

238 i(
DMAy_Smx
 =
DMA1_Sm3
)

241 
DMA1
->
LIFCR
 = 
DMA_Sm3_IT_MASK
;

243 i(
DMAy_Smx
 =
DMA1_Sm4
)

246 
DMA1
->
HIFCR
 = 
DMA_Sm4_IT_MASK
;

248 i(
DMAy_Smx
 =
DMA1_Sm5
)

251 
DMA1
->
HIFCR
 = 
DMA_Sm5_IT_MASK
;

253 i(
DMAy_Smx
 =
DMA1_Sm6
)

256 
DMA1
->
HIFCR
 = (
ut32_t
)
DMA_Sm6_IT_MASK
;

258 i(
DMAy_Smx
 =
DMA1_Sm7
)

261 
DMA1
->
HIFCR
 = 
DMA_Sm7_IT_MASK
;

263 i(
DMAy_Smx
 =
DMA2_Sm0
)

266 
DMA2
->
LIFCR
 = 
DMA_Sm0_IT_MASK
;

268 i(
DMAy_Smx
 =
DMA2_Sm1
)

271 
DMA2
->
LIFCR
 = 
DMA_Sm1_IT_MASK
;

273 i(
DMAy_Smx
 =
DMA2_Sm2
)

276 
DMA2
->
LIFCR
 = 
DMA_Sm2_IT_MASK
;

278 i(
DMAy_Smx
 =
DMA2_Sm3
)

281 
DMA2
->
LIFCR
 = 
DMA_Sm3_IT_MASK
;

283 i(
DMAy_Smx
 =
DMA2_Sm4
)

286 
DMA2
->
HIFCR
 = 
DMA_Sm4_IT_MASK
;

288 i(
DMAy_Smx
 =
DMA2_Sm5
)

291 
DMA2
->
HIFCR
 = 
DMA_Sm5_IT_MASK
;

293 i(
DMAy_Smx
 =
DMA2_Sm6
)

296 
DMA2
->
HIFCR
 = 
DMA_Sm6_IT_MASK
;

300 i(
DMAy_Smx
 =
DMA2_Sm7
)

303 
DMA2
->
HIFCR
 = 
DMA_Sm7_IT_MASK
;

306 
	}
}

319 
	$DMA_In
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
DMA_InTyDef
* 
DMA_InSu
)

321 
ut32_t
 
tmeg
 = 0;

324 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

325 
	`as_m
(
	`IS_DMA_CHANNEL
(
DMA_InSu
->
DMA_Chl
));

326 
	`as_m
(
	`IS_DMA_DIRECTION
(
DMA_InSu
->
DMA_DIR
));

327 
	`as_m
(
	`IS_DMA_BUFFER_SIZE
(
DMA_InSu
->
DMA_BufrSize
));

328 
	`as_m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_InSu
->
DMA_PhInc
));

329 
	`as_m
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_InSu
->
DMA_MemyInc
));

330 
	`as_m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_InSu
->
DMA_PhDaSize
));

331 
	`as_m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_InSu
->
DMA_MemyDaSize
));

332 
	`as_m
(
	`IS_DMA_MODE
(
DMA_InSu
->
DMA_Mode
));

333 
	`as_m
(
	`IS_DMA_PRIORITY
(
DMA_InSu
->
DMA_Priܙy
));

334 
	`as_m
(
	`IS_DMA_FIFO_MODE_STATE
(
DMA_InSu
->
DMA_FIFOMode
));

335 
	`as_m
(
	`IS_DMA_FIFO_THRESHOLD
(
DMA_InSu
->
DMA_FIFOThshd
));

336 
	`as_m
(
	`IS_DMA_MEMORY_BURST
(
DMA_InSu
->
DMA_MemyBur
));

337 
	`as_m
(
	`IS_DMA_PERIPHERAL_BURST
(
DMA_InSu
->
DMA_PhBur
));

341 
tmeg
 = 
DMAy_Smx
->
CR
;

344 
tmeg
 &((
ut32_t
)~(
DMA_SxCR_CHSEL
 | 
DMA_SxCR_MBURST
 | 
DMA_SxCR_PBURST
 | \

345 
DMA_SxCR_PL
 | 
DMA_SxCR_MSIZE
 | 
DMA_SxCR_PSIZE
 | \

346 
DMA_SxCR_MINC
 | 
DMA_SxCR_PINC
 | 
DMA_SxCR_CIRC
 | \

347 
DMA_SxCR_DIR
));

360 
tmeg
 |
DMA_InSu
->
DMA_Chl
 | DMA_InSu->
DMA_DIR
 |

361 
DMA_InSu
->
DMA_PhInc
 | DMA_InSu->
DMA_MemyInc
 |

362 
DMA_InSu
->
DMA_PhDaSize
 | DMA_InSu->
DMA_MemyDaSize
 |

363 
DMA_InSu
->
DMA_Mode
 | DMA_InSu->
DMA_Priܙy
 |

364 
DMA_InSu
->
DMA_MemyBur
 | DMA_InSu->
DMA_PhBur
;

367 
DMAy_Smx
->
CR
 = 
tmeg
;

371 
tmeg
 = 
DMAy_Smx
->
FCR
;

374 
tmeg
 &(
ut32_t
)~(
DMA_SxFCR_DMDIS
 | 
DMA_SxFCR_FTH
);

379 
tmeg
 |
DMA_InSu
->
DMA_FIFOMode
 | DMA_InSu->
DMA_FIFOThshd
;

382 
DMAy_Smx
->
FCR
 = 
tmeg
;

386 
DMAy_Smx
->
NDTR
 = 
DMA_InSu
->
DMA_BufrSize
;

390 
DMAy_Smx
->
PAR
 = 
DMA_InSu
->
DMA_PhBaAddr
;

394 
DMAy_Smx
->
M0AR
 = 
DMA_InSu
->
DMA_Memy0BaAddr
;

395 
	}
}

403 
	$DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
)

407 
DMA_InSu
->
DMA_Chl
 = 0;

410 
DMA_InSu
->
DMA_PhBaAddr
 = 0;

413 
DMA_InSu
->
DMA_Memy0BaAddr
 = 0;

416 
DMA_InSu
->
DMA_DIR
 = 
DMA_DIR_PhToMemy
;

419 
DMA_InSu
->
DMA_BufrSize
 = 0;

422 
DMA_InSu
->
DMA_PhInc
 = 
DMA_PhInc_Dib
;

425 
DMA_InSu
->
DMA_MemyInc
 = 
DMA_MemyInc_Dib
;

428 
DMA_InSu
->
DMA_PhDaSize
 = 
DMA_PhDaSize_By
;

431 
DMA_InSu
->
DMA_MemyDaSize
 = 
DMA_MemyDaSize_By
;

434 
DMA_InSu
->
DMA_Mode
 = 
DMA_Mode_Nm
;

437 
DMA_InSu
->
DMA_Priܙy
 = 
DMA_Priܙy_Low
;

440 
DMA_InSu
->
DMA_FIFOMode
 = 
DMA_FIFOMode_Dib
;

443 
DMA_InSu
->
DMA_FIFOThshd
 = 
DMA_FIFOThshd_1QurFu
;

446 
DMA_InSu
->
DMA_MemyBur
 = 
DMA_MemyBur_Sg
;

449 
DMA_InSu
->
DMA_PhBur
 = 
DMA_PhBur_Sg
;

450 
	}
}

478 
	$DMA_Cmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
)

481 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

482 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

484 i(
NewS
 !
DISABLE
)

487 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_EN
;

492 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_EN
;

494 
	}
}

514 
	$DMA_PhIncOfftSizeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_Pcos
)

517 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

518 
	`as_m
(
	`IS_DMA_PINCOS_SIZE
(
DMA_Pcos
));

521 if(
DMA_Pcos
 !
DMA_PINCOS_Psize
)

524 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_PINCOS
;

529 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_PINCOS
;

531 
	}
}

550 
	$DMA_FlowCڌrCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FlowCl
)

553 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

554 
	`as_m
(
	`IS_DMA_FLOW_CTRL
(
DMA_FlowCl
));

557 if(
DMA_FlowCl
 !
DMA_FlowCl_Memy
)

560 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_PFCTRL
;

565 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_PFCTRL
;

567 
	}
}

632 
	$DMA_SCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut16_t
 
Cou
)

635 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

638 
DMAy_Smx
->
NDTR
 = (
ut16_t
)
Cou
;

639 
	}
}

647 
ut16_t
 
	$DMA_GCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

650 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

653  ((
ut16_t
)(
DMAy_Smx
->
NDTR
));

654 
	}
}

730 
	$DMA_DoubBufrModeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
Memy1BaAddr
,

731 
ut32_t
 
DMA_CutMemy
)

734 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

735 
	`as_m
(
	`IS_DMA_CURRENT_MEM
(
DMA_CutMemy
));

737 i(
DMA_CutMemy
 !
DMA_Memy_0
)

740 
DMAy_Smx
->
CR
 |(
ut32_t
)(
DMA_SxCR_CT
);

745 
DMAy_Smx
->
CR
 &~(
ut32_t
)(
DMA_SxCR_CT
);

749 
DMAy_Smx
->
M1AR
 = 
Memy1BaAddr
;

750 
	}
}

761 
	$DMA_DoubBufrModeCmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
)

764 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

765 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

768 i(
NewS
 !
DISABLE
)

771 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_DBM
;

776 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_DBM
;

778 
	}
}

802 
	$DMA_MemyTgCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
MemyBaAddr
,

803 
ut32_t
 
DMA_MemyTg
)

806 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

807 
	`as_m
(
	`IS_DMA_CURRENT_MEM
(
DMA_MemyTg
));

810 i(
DMA_MemyTg
 !
DMA_Memy_0
)

813 
DMAy_Smx
->
M1AR
 = 
MemyBaAddr
;

818 
DMAy_Smx
->
M0AR
 = 
MemyBaAddr
;

820 
	}
}

828 
ut32_t
 
	$DMA_GCutMemyTg
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

830 
ut32_t
 
tmp
 = 0;

833 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

836 i((
DMAy_Smx
->
CR
 & 
DMA_SxCR_CT
) != 0)

839 
tmp
 = 1;

844 
tmp
 = 0;

846  
tmp
;

847 
	}
}

943 
FuniڮS
 
	$DMA_GCmdStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

945 
FuniڮS
 
e
 = 
DISABLE
;

948 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

950 i((
DMAy_Smx
->
CR
 & (
ut32_t
)
DMA_SxCR_EN
) != 0)

953 
e
 = 
ENABLE
;

959 
e
 = 
DISABLE
;

961  
e
;

962 
	}
}

977 
ut32_t
 
	$DMA_GFIFOStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

979 
ut32_t
 
tmeg
 = 0;

982 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

985 
tmeg
 = (
ut32_t
)((
DMAy_Smx
->
FCR
 & 
DMA_SxFCR_FS
));

987  
tmeg
;

988 
	}
}

1004 
FgStus
 
	$DMA_GFgStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
)

1006 
FgStus
 
bus
 = 
RESET
;

1007 
DMA_TyDef
* 
DMAy
;

1008 
ut32_t
 
tmeg
 = 0;

1011 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1012 
	`as_m
(
	`IS_DMA_GET_FLAG
(
DMA_FLAG
));

1015 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1018 
DMAy
 = 
DMA1
;

1023 
DMAy
 = 
DMA2
;

1027 i((
DMA_FLAG
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1030 
tmeg
 = 
DMAy
->
HISR
;

1035 
tmeg
 = 
DMAy
->
LISR
;

1039 
tmeg
 &(
ut32_t
)
RESERVED_MASK
;

1042 i((
tmeg
 & 
DMA_FLAG
!(
ut32_t
)
RESET
)

1045 
bus
 = 
SET
;

1050 
bus
 = 
RESET
;

1054  
bus
;

1055 
	}
}

1071 
	$DMA_CˬFg
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
)

1073 
DMA_TyDef
* 
DMAy
;

1076 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1077 
	`as_m
(
	`IS_DMA_CLEAR_FLAG
(
DMA_FLAG
));

1080 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1083 
DMAy
 = 
DMA1
;

1088 
DMAy
 = 
DMA2
;

1092 i((
DMA_FLAG
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1095 
DMAy
->
HIFCR
 = (
ut32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1100 
DMAy
->
LIFCR
 = (
ut32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1102 
	}
}

1118 
	$DMA_ITCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
)

1121 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1122 
	`as_m
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

1123 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1126 i((
DMA_IT
 & 
DMA_IT_FE
) != 0)

1128 i(
NewS
 !
DISABLE
)

1131 
DMAy_Smx
->
FCR
 |(
ut32_t
)
DMA_IT_FE
;

1136 
DMAy_Smx
->
FCR
 &~(
ut32_t
)
DMA_IT_FE
;

1141 i(
DMA_IT
 !
DMA_IT_FE
)

1143 i(
NewS
 !
DISABLE
)

1146 
DMAy_Smx
->
CR
 |(
ut32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1151 
DMAy_Smx
->
CR
 &~(
ut32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1154 
	}
}

1170 
ITStus
 
	$DMA_GITStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
)

1172 
ITStus
 
bus
 = 
RESET
;

1173 
DMA_TyDef
* 
DMAy
;

1174 
ut32_t
 
tmeg
 = 0, 
abˡus
 = 0;

1177 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1178 
	`as_m
(
	`IS_DMA_GET_IT
(
DMA_IT
));

1181 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1184 
DMAy
 = 
DMA1
;

1189 
DMAy
 = 
DMA2
;

1193 i((
DMA_IT
 & 
TRANSFER_IT_MASK
!(
ut32_t
)
RESET
)

1196 
tmeg
 = (
ut32_t
)((
DMA_IT
 >> 11& 
TRANSFER_IT_ENABLE_MASK
);

1199 
abˡus
 = (
ut32_t
)(
DMAy_Smx
->
CR
 & 
tmeg
);

1204 
abˡus
 = (
ut32_t
)(
DMAy_Smx
->
FCR
 & 
DMA_IT_FE
);

1208 i((
DMA_IT
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1211 
tmeg
 = 
DMAy
->
HISR
 ;

1216 
tmeg
 = 
DMAy
->
LISR
 ;

1220 
tmeg
 &(
ut32_t
)
RESERVED_MASK
;

1223 i(((
tmeg
 & 
DMA_IT
!(
ut32_t
)
RESET
&& (
abˡus
 != (uint32_t)RESET))

1226 
bus
 = 
SET
;

1231 
bus
 = 
RESET
;

1235  
bus
;

1236 
	}
}

1252 
	$DMA_CˬITPdgB
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
)

1254 
DMA_TyDef
* 
DMAy
;

1257 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1258 
	`as_m
(
	`IS_DMA_CLEAR_IT
(
DMA_IT
));

1261 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1264 
DMAy
 = 
DMA1
;

1269 
DMAy
 = 
DMA2
;

1273 i((
DMA_IT
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1276 
DMAy
->
HIFCR
 = (
ut32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1281 
DMAy
->
LIFCR
 = (
ut32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1283 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_dma2d.c

58 
	~"m32f4xx_dma2d.h
"

59 
	~"m32f4xx_rcc.h
"

77 
	#CR_MASK
 ((
ut32_t
)0xFFFCE0FC

	)

78 
	#PFCCR_MASK
 ((
ut32_t
)0x00FC00C0

	)

79 
	#DEAD_MASK
 ((
ut32_t
)0xFFFF00FE

	)

111 
	$DMA2D_DeIn
()

114 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_DMA2D
, 
ENABLE
);

116 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_DMA2D
, 
DISABLE
);

117 
	}
}

128 
	$DMA2D_In
(
DMA2D_InTyDef
* 
DMA2D_InSu
)

131 
ut32_t
 
outg
 = 0;

132 
ut32_t
 
oued
 = 0;

133 
ut32_t
 
ouha
 = 0;

134 
ut32_t
 
pixle
 = 0;

137 
	`as_m
(
	`IS_DMA2D_MODE
(
DMA2D_InSu
->
DMA2D_Mode
));

138 
	`as_m
(
	`IS_DMA2D_CMODE
(
DMA2D_InSu
->
DMA2D_CMode
));

139 
	`as_m
(
	`IS_DMA2D_OGREEN
(
DMA2D_InSu
->
DMA2D_OuutG
));

140 
	`as_m
(
	`IS_DMA2D_ORED
(
DMA2D_InSu
->
DMA2D_OuutRed
));

141 
	`as_m
(
	`IS_DMA2D_OBLUE
(
DMA2D_InSu
->
DMA2D_OuutBlue
));

142 
	`as_m
(
	`IS_DMA2D_OALPHA
(
DMA2D_InSu
->
DMA2D_OuutAha
));

143 
	`as_m
(
	`IS_DMA2D_OUTPUT_OFFSET
(
DMA2D_InSu
->
DMA2D_OuutOfft
));

144 
	`as_m
(
	`IS_DMA2D_LINE
(
DMA2D_InSu
->
DMA2D_NumbOfLe
));

145 
	`as_m
(
	`IS_DMA2D_PIXEL
(
DMA2D_InSu
->
DMA2D_PixPLe
));

148 
DMA2D
->
CR
 &(
ut32_t
)
CR_MASK
;

149 
DMA2D
->
CR
 |(
DMA2D_InSu
->
DMA2D_Mode
);

152 
DMA2D
->
OPFCCR
 &~(
ut32_t
)
DMA2D_OPFCCR_CM
;

153 
DMA2D
->
OPFCCR
 |(
DMA2D_InSu
->
DMA2D_CMode
);

157 i(
DMA2D_InSu
->
DMA2D_CMode
 =
DMA2D_ARGB8888
)

159 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 8;

160 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 16;

161 
ouha
 = 
DMA2D_InSu
->
DMA2D_OuutAha
 << 24;

165 i(
DMA2D_InSu
->
DMA2D_CMode
 =
DMA2D_RGB888
)

167 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 8;

168 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 16;

169 
ouha
 = (
ut32_t
)0x00000000;

174 i(
DMA2D_InSu
->
DMA2D_CMode
 =
DMA2D_RGB565
)

176 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 5;

177 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 11;

178 
ouha
 = (
ut32_t
)0x00000000;

183 i(
DMA2D_InSu
->
DMA2D_CMode
 =
DMA2D_ARGB1555
)

185 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 5;

186 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 10;

187 
ouha
 = 
DMA2D_InSu
->
DMA2D_OuutAha
 << 15;

192 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 4;

193 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 8;

194 
ouha
 = 
DMA2D_InSu
->
DMA2D_OuutAha
 << 12;

196 
DMA2D
->
OCOLR
 |((
outg
| (
oued
| (
DMA2D_InSu
->
DMA2D_OuutBlue
| (
ouha
));

199 
DMA2D
->
OMAR
 = (
DMA2D_InSu
->
DMA2D_OuutMemyAdd
);

202 
DMA2D
->
OOR
 &~(
ut32_t
)
DMA2D_OOR_LO
;

203 
DMA2D
->
OOR
 |(
DMA2D_InSu
->
DMA2D_OuutOfft
);

206 
pixle
 = 
DMA2D_InSu
->
DMA2D_PixPLe
 << 16;

207 
DMA2D
->
NLR
 &~(
DMA2D_NLR_NL
 | 
DMA2D_NLR_PL
);

208 
DMA2D
->
NLR
 |((
DMA2D_InSu
->
DMA2D_NumbOfLe
| (
pixle
));

216 
	}
}

217 
	$DMA2D_SuIn
(
DMA2D_InTyDef
* 
DMA2D_InSu
)

220 
DMA2D_InSu
->
DMA2D_Mode
 = 
DMA2D_M2M
;

223 
DMA2D_InSu
->
DMA2D_CMode
 = 
DMA2D_ARGB8888
;

226 
DMA2D_InSu
->
DMA2D_OuutG
 = 0x00;

227 
DMA2D_InSu
->
DMA2D_OuutBlue
 = 0x00;

228 
DMA2D_InSu
->
DMA2D_OuutRed
 = 0x00;

229 
DMA2D_InSu
->
DMA2D_OuutAha
 = 0x00;

232 
DMA2D_InSu
->
DMA2D_OuutMemyAdd
 = 0x00;

235 
DMA2D_InSu
->
DMA2D_OuutOfft
 = 0x00;

238 
DMA2D_InSu
->
DMA2D_NumbOfLe
 = 0x00;

239 
DMA2D_InSu
->
DMA2D_PixPLe
 = 0x00;

240 
	}
}

248 
	$DMA2D_STnsr
()

251 
DMA2D
->
CR
 |(
ut32_t
)
DMA2D_CR_START
;

252 
	}
}

260 
	$DMA2D_AbtTnsr
()

263 
DMA2D
->
CR
 |(
ut32_t
)
DMA2D_CR_ABORT
;

265 
	}
}

273 
	$DMA2D_Sud
(
FuniڮS
 
NewS
)

276 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

278 i(
NewS
 !
DISABLE
)

281 
DMA2D
->
CR
 |(
ut32_t
)
DMA2D_CR_SUSP
;

286 
DMA2D
->
CR
 &~(
ut32_t
)
DMA2D_CR_SUSP
;

288 
	}
}

298 
	$DMA2D_FGCfig
(
DMA2D_FG_InTyDef
* 
DMA2D_FG_InSu
)

301 
ut32_t
 
fg_utcmode
 = 0;

302 
ut32_t
 
fg_utsize
 = 0;

303 
ut32_t
 
fg_pha_mode
 = 0;

304 
ut32_t
 
fg_phavue
 = 0;

305 
ut32_t
 
fg_cg
 = 0;

306 
ut32_t
 
fg_cܻd
 = 0;

308 
	`as_m
(
	`IS_DMA2D_FGO
(
DMA2D_FG_InSu
->
DMA2D_FGO
));

309 
	`as_m
(
	`IS_DMA2D_FGCM
(
DMA2D_FG_InSu
->
DMA2D_FGCM
));

310 
	`as_m
(
	`IS_DMA2D_FG_CLUT_CM
(
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_CM
));

311 
	`as_m
(
	`IS_DMA2D_FG_CLUT_SIZE
(
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_SIZE
));

312 
	`as_m
(
	`IS_DMA2D_FG_ALPHA_MODE
(
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_MODE
));

313 
	`as_m
(
	`IS_DMA2D_FG_ALPHA_VALUE
(
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_VALUE
));

314 
	`as_m
(
	`IS_DMA2D_FGC_BLUE
(
DMA2D_FG_InSu
->
DMA2D_FGC_BLUE
));

315 
	`as_m
(
	`IS_DMA2D_FGC_GREEN
(
DMA2D_FG_InSu
->
DMA2D_FGC_GREEN
));

316 
	`as_m
(
	`IS_DMA2D_FGC_RED
(
DMA2D_FG_InSu
->
DMA2D_FGC_RED
));

319 
DMA2D
->
FGMAR
 = (
DMA2D_FG_InSu
->
DMA2D_FGMA
);

322 
DMA2D
->
FGOR
 &~(
ut32_t
)
DMA2D_FGOR_LO
;

323 
DMA2D
->
FGOR
 |(
DMA2D_FG_InSu
->
DMA2D_FGO
);

326 
DMA2D
->
FGPFCCR
 &(
ut32_t
)
PFCCR_MASK
;

327 
fg_utcmode
 = 
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_CM
 << 4;

328 
fg_utsize
 = 
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_SIZE
 << 8;

329 
fg_pha_mode
 = 
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_MODE
 << 16;

330 
fg_phavue
 = 
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_VALUE
 << 24;

331 
DMA2D
->
FGPFCCR
 |(
DMA2D_FG_InSu
->
DMA2D_FGCM
 | 
fg_utcmode
 | 
fg_utsize
 | \

332 
fg_pha_mode
 | 
fg_phavue
);

335 
DMA2D
->
FGCOLR
 &~(
DMA2D_FGCOLR_BLUE
 | 
DMA2D_FGCOLR_GREEN
 | 
DMA2D_FGCOLR_RED
);

336 
fg_cg
 = 
DMA2D_FG_InSu
->
DMA2D_FGC_GREEN
 << 8;

337 
fg_cܻd
 = 
DMA2D_FG_InSu
->
DMA2D_FGC_RED
 << 16;

338 
DMA2D
->
FGCOLR
 |(
DMA2D_FG_InSu
->
DMA2D_FGC_BLUE
 | 
fg_cg
 | 
fg_cܻd
);

341 
DMA2D
->
FGCMAR
 = 
DMA2D_FG_InSu
->
DMA2D_FGCMAR
;

342 
	}
}

350 
	$DMA2D_FG_SuIn
(
DMA2D_FG_InTyDef
* 
DMA2D_FG_InSu
)

353 
DMA2D_FG_InSu
->
DMA2D_FGMA
 = 0x00;

356 
DMA2D_FG_InSu
->
DMA2D_FGO
 = 0x00;

359 
DMA2D_FG_InSu
->
DMA2D_FGCM
 = 
CM_ARGB8888
;

362 
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_CM
 = 
CLUT_CM_ARGB8888
;

365 
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_SIZE
 = 0x00;

368 
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_MODE
 = 
NO_MODIF_ALPHA_VALUE
;

371 
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_VALUE
 = 0x00;

374 
DMA2D_FG_InSu
->
DMA2D_FGC_BLUE
 = 0x00;

377 
DMA2D_FG_InSu
->
DMA2D_FGC_GREEN
 = 0x00;

380 
DMA2D_FG_InSu
->
DMA2D_FGC_RED
 = 0x00;

383 
DMA2D_FG_InSu
->
DMA2D_FGCMAR
 = 0x00;

384 
	}
}

395 
	$DMA2D_BGCfig
(
DMA2D_BG_InTyDef
* 
DMA2D_BG_InSu
)

398 
ut32_t
 
bg_utcmode
 = 0;

399 
ut32_t
 
bg_utsize
 = 0;

400 
ut32_t
 
bg_pha_mode
 = 0;

401 
ut32_t
 
bg_phavue
 = 0;

402 
ut32_t
 
bg_cg
 = 0;

403 
ut32_t
 
bg_cܻd
 = 0;

405 
	`as_m
(
	`IS_DMA2D_BGO
(
DMA2D_BG_InSu
->
DMA2D_BGO
));

406 
	`as_m
(
	`IS_DMA2D_BGCM
(
DMA2D_BG_InSu
->
DMA2D_BGCM
));

407 
	`as_m
(
	`IS_DMA2D_BG_CLUT_CM
(
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_CM
));

408 
	`as_m
(
	`IS_DMA2D_BG_CLUT_SIZE
(
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_SIZE
));

409 
	`as_m
(
	`IS_DMA2D_BG_ALPHA_MODE
(
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_MODE
));

410 
	`as_m
(
	`IS_DMA2D_BG_ALPHA_VALUE
(
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_VALUE
));

411 
	`as_m
(
	`IS_DMA2D_BGC_BLUE
(
DMA2D_BG_InSu
->
DMA2D_BGC_BLUE
));

412 
	`as_m
(
	`IS_DMA2D_BGC_GREEN
(
DMA2D_BG_InSu
->
DMA2D_BGC_GREEN
));

413 
	`as_m
(
	`IS_DMA2D_BGC_RED
(
DMA2D_BG_InSu
->
DMA2D_BGC_RED
));

416 
DMA2D
->
BGMAR
 = (
DMA2D_BG_InSu
->
DMA2D_BGMA
);

419 
DMA2D
->
BGOR
 &~(
ut32_t
)
DMA2D_BGOR_LO
;

420 
DMA2D
->
BGOR
 |(
DMA2D_BG_InSu
->
DMA2D_BGO
);

423 
DMA2D
->
BGPFCCR
 &(
ut32_t
)
PFCCR_MASK
;

424 
bg_utcmode
 = 
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_CM
 << 4;

425 
bg_utsize
 = 
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_SIZE
 << 8;

426 
bg_pha_mode
 = 
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_MODE
 << 16;

427 
bg_phavue
 = 
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_VALUE
 << 24;

428 
DMA2D
->
BGPFCCR
 |(
DMA2D_BG_InSu
->
DMA2D_BGCM
 | 
bg_utcmode
 | 
bg_utsize
 | \

429 
bg_pha_mode
 | 
bg_phavue
);

432 
DMA2D
->
BGCOLR
 &~(
DMA2D_BGCOLR_BLUE
 | 
DMA2D_BGCOLR_GREEN
 | 
DMA2D_BGCOLR_RED
);

433 
bg_cg
 = 
DMA2D_BG_InSu
->
DMA2D_BGC_GREEN
 << 8;

434 
bg_cܻd
 = 
DMA2D_BG_InSu
->
DMA2D_BGC_RED
 << 16;

435 
DMA2D
->
BGCOLR
 |(
DMA2D_BG_InSu
->
DMA2D_BGC_BLUE
 | 
bg_cg
 | 
bg_cܻd
);

438 
DMA2D
->
BGCMAR
 = 
DMA2D_BG_InSu
->
DMA2D_BGCMAR
;

440 
	}
}

448 
	$DMA2D_BG_SuIn
(
DMA2D_BG_InTyDef
* 
DMA2D_BG_InSu
)

451 
DMA2D_BG_InSu
->
DMA2D_BGMA
 = 0x00;

454 
DMA2D_BG_InSu
->
DMA2D_BGO
 = 0x00;

457 
DMA2D_BG_InSu
->
DMA2D_BGCM
 = 
CM_ARGB8888
;

460 
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_CM
 = 
CLUT_CM_ARGB8888
;

463 
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_SIZE
 = 0x00;

466 
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_MODE
 = 
NO_MODIF_ALPHA_VALUE
;

469 
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_VALUE
 = 0x00;

472 
DMA2D_BG_InSu
->
DMA2D_BGC_BLUE
 = 0x00;

475 
DMA2D_BG_InSu
->
DMA2D_BGC_GREEN
 = 0x00;

478 
DMA2D_BG_InSu
->
DMA2D_BGC_RED
 = 0x00;

481 
DMA2D_BG_InSu
->
DMA2D_BGCMAR
 = 0x00;

482 
	}
}

491 
	$DMA2D_FGS
(
FuniڮS
 
NewS
)

494 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

496 i(
NewS
 !
DISABLE
)

499 
DMA2D
->
FGPFCCR
 |
DMA2D_FGPFCCR_START
;

504 
DMA2D
->
FGPFCCR
 &(
ut32_t
)~
DMA2D_FGPFCCR_START
;

506 
	}
}

515 
	$DMA2D_BGS
(
FuniڮS
 
NewS
)

518 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

520 i(
NewS
 !
DISABLE
)

523 
DMA2D
->
BGPFCCR
 |
DMA2D_BGPFCCR_START
;

528 
DMA2D
->
BGPFCCR
 &(
ut32_t
)~
DMA2D_BGPFCCR_START
;

530 
	}
}

538 
	$DMA2D_DdTimeCfig
(
ut32_t
 
DMA2D_DdTime
, 
FuniڮS
 
NewS
)

540 
ut32_t
 
DdTime
;

543 
	`as_m
(
	`IS_DMA2D_DEAD_TIME
(
DMA2D_DdTime
));

544 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

546 i(
NewS
 !
DISABLE
)

549 
DMA2D
->
AMTCR
 &(
ut32_t
)
DEAD_MASK
;

550 
DdTime
 = 
DMA2D_DdTime
 << 8;

551 
DMA2D
->
AMTCR
 |(
DdTime
 | 
DMA2D_AMTCR_EN
);

555 
DMA2D
->
AMTCR
 &~(
ut32_t
)
DMA2D_AMTCR_EN
;

557 
	}
}

565 
	$DMA2D_LeWmkCfig
(
ut32_t
 
DMA2D_LWmkCfig
)

568 
	`as_m
(
	`IS_DMA2D_LeWmk
(
DMA2D_LWmkCfig
));

571 
DMA2D
->
LWR
 = (
ut32_t
)
DMA2D_LWmkCfig
;

572 
	}
}

632 
	$DMA2D_ITCfig
(
ut32_t
 
DMA2D_IT
, 
FuniڮS
 
NewS
)

635 
	`as_m
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

636 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

638 i(
NewS
 !
DISABLE
)

641 
DMA2D
->
CR
 |
DMA2D_IT
;

646 
DMA2D
->
CR
 &(
ut32_t
)~
DMA2D_IT
;

648 
	}
}

663 
FgStus
 
	$DMA2D_GFgStus
(
ut32_t
 
DMA2D_FLAG
)

665 
FgStus
 
bus
 = 
RESET
;

668 
	`as_m
(
	`IS_DMA2D_GET_FLAG
(
DMA2D_FLAG
));

671 i(((
DMA2D
->
ISR
& 
DMA2D_FLAG
!(
ut32_t
)
RESET
)

674 
bus
 = 
SET
;

679 
bus
 = 
RESET
;

682  
bus
;

683 
	}
}

697 
	$DMA2D_CˬFg
(
ut32_t
 
DMA2D_FLAG
)

700 
	`as_m
(
	`IS_DMA2D_GET_FLAG
(
DMA2D_FLAG
));

703 
DMA2D
->
IFCR
 = (
ut32_t
)
DMA2D_FLAG
;

704 
	}
}

718 
ITStus
 
	$DMA2D_GITStus
(
ut32_t
 
DMA2D_IT
)

720 
ITStus
 
bus
 = 
RESET
;

721 
ut32_t
 
DMA2D_IT_FLAG
 = 
DMA2D_IT
 >> 8;

724 
	`as_m
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

726 i((
DMA2D
->
ISR
 & 
DMA2D_IT_FLAG
!(
ut32_t
)
RESET
)

728 
bus
 = 
SET
;

732 
bus
 = 
RESET
;

735 i(((
DMA2D
->
CR
 & 
DMA2D_IT
!(
ut32_t
)
RESET
&& (
bus
 != (uint32_t)RESET))

737 
bus
 = 
SET
;

741 
bus
 = 
RESET
;

743  
bus
;

744 
	}
}

758 
	$DMA2D_CˬITPdgB
(
ut32_t
 
DMA2D_IT
)

761 
	`as_m
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

762 
DMA2D_IT
 = DMA2D_IT >> 8;

765 
DMA2D
->
IFCR
 = (
ut32_t
)
DMA2D_IT
;

766 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_dsi.c

44 
	~"m32f4xx_dsi.h
"

53 #i
defed
(
STM32F469_479xx
)

60 
	#DSI_TIMEOUT_VALUE
 ((
ut32_t
)1000

	)

62 
	#DSI_ERROR_ACK_MASK
 (
DSI_ISR0_AE0
 | 
DSI_ISR0_AE1
 | 
DSI_ISR0_AE2
 | 
DSI_ISR0_AE3
 | \

63 
DSI_ISR0_AE4
 | 
DSI_ISR0_AE5
 | 
DSI_ISR0_AE6
 | 
DSI_ISR0_AE7
 | \

64 
DSI_ISR0_AE8
 | 
DSI_ISR0_AE9
 | 
DSI_ISR0_AE10
 | 
DSI_ISR0_AE11
 | \

65 
DSI_ISR0_AE12
 | 
DSI_ISR0_AE13
 | 
DSI_ISR0_AE14
 | 
DSI_ISR0_AE15
)

	)

66 
	#DSI_ERROR_PHY_MASK
 (
DSI_ISR0_PE0
 | 
DSI_ISR0_PE1
 | 
DSI_ISR0_PE2
 | 
DSI_ISR0_PE3
 | 
DSI_ISR0_PE4
)

	)

67 
	#DSI_ERROR_TX_MASK
 
DSI_ISR1_TOHSTX


	)

68 
	#DSI_ERROR_RX_MASK
 
DSI_ISR1_TOLPRX


	)

69 
	#DSI_ERROR_ECC_MASK
 (
DSI_ISR1_ECCSE
 | 
DSI_ISR1_ECCME
)

	)

70 
	#DSI_ERROR_CRC_MASK
 
DSI_ISR1_CRCE


	)

71 
	#DSI_ERROR_PSE_MASK
 
DSI_ISR1_PSE


	)

72 
	#DSI_ERROR_EOT_MASK
 
DSI_ISR1_EOTPE


	)

73 
	#DSI_ERROR_OVF_MASK
 
DSI_ISR1_LPWRE


	)

74 
	#DSI_ERROR_GEN_MASK
 (
DSI_ISR1_GCWRE
 | 
DSI_ISR1_GPWRE
 | 
DSI_ISR1_GPTXE
 | 
DSI_ISR1_GPRDE
 | 
DSI_ISR1_GPRXE
)

	)

76 
	#DSI_MAX_RETURN_PKT_SIZE
 ((
ut32_t
)0x00000037

	)

85 
DSI_CfigPackHd
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
ChlID
, ut32_
DaTy
, ut32_
Da0
, ut32_
Da1
);

113 
	$DSI_DeIn
(
DSI_TyDef
 *
DSIx
)

116 
DSIx
->
WCR
 &~
DSI_WCR_DSIEN
;

119 
DSIx
->
CR
 &~
DSI_CR_EN
;

122 
DSIx
->
PCTLR
 &~(
DSI_PCTLR_CKE
 | 
DSI_PCTLR_DEN
);

125 
DSIx
->
WRPCR
 &~
DSI_WRPCR_PLLEN
;

128 
DSIx
->
WRPCR
 &~
DSI_WRPCR_REGEN
;

131 
	`as_m
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

132 if(
DSIx
 =
DSI
)

135 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_DSI
, 
ENABLE
);

137 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_DSI
, 
DISABLE
);

139 
	}
}

150 
	$DSI_In
(
DSI_TyDef
 *
DSIx
,
DSI_InTyDef
* 
DSI_InSu
, 
DSI_PLLInTyDef
 *
PLLIn
)

152 
ut32_t
 
unIvx4
 = 0;

153 
ut32_t
 
mpIDF
 = 0;

156 
	`as_m
(
	`IS_DSI_PLL_NDIV
(
PLLIn
->
PLLNDIV
));

157 
	`as_m
(
	`IS_DSI_PLL_IDF
(
PLLIn
->
PLLIDF
));

158 
	`as_m
(
	`IS_DSI_PLL_ODF
(
PLLIn
->
PLLODF
));

159 
	`as_m
(
	`IS_DSI_AUTO_CLKLANE_CONTROL
(
DSI_InSu
->
AutomicClockLeCڌ
));

160 
	`as_m
(
	`IS_DSI_NUMBER_OF_LANES
(
DSI_InSu
->
NumbOfLes
));

165 
DSIx
->
WRPCR
 |
DSI_WRPCR_REGEN
;

168 
	`DSI_GFgStus
(
DSIx
, 
DSI_FLAG_RRS
=
RESET
 )

172 
DSIx
->
WRPCR
 &~(
DSI_WRPCR_PLL_NDIV
 | 
DSI_WRPCR_PLL_IDF
 | 
DSI_WRPCR_PLL_ODF
);

173 
DSIx
->
WRPCR
 |(((
PLLIn
->
PLLNDIV
)<<2| ((PLLIn->
PLLIDF
)<<11| ((PLLIn->
PLLODF
)<<16));

176 
DSIx
->
WRPCR
 |
DSI_WRPCR_PLLEN
;

179 
	`DSI_GFgStus
(
DSIx
, 
DSI_FLAG_PLLLS
=
RESET
)

185 
DSIx
->
PCTLR
 |(
DSI_PCTLR_CKE
 | 
DSI_PCTLR_DEN
);

188 
DSIx
->
CLCR
 &~(
DSI_CLCR_DPCC
 | 
DSI_CLCR_ACR
);

189 
DSIx
->
CLCR
 |(
DSI_CLCR_DPCC
 | 
DSI_InSu
->
AutomicClockLeCڌ
);

192 
DSIx
->
PCONFR
 &~
DSI_PCONFR_NL
;

193 
DSIx
->
PCONFR
 |
DSI_InSu
->
NumbOfLes
;

197 
DSIx
->
CCR
 &~
DSI_CCR_TXECKDIV
;

198 
DSIx
->
CCR
 = 
DSI_InSu
->
TXEsCkdiv
;

203 
mpIDF
 = (
PLLIn
->
PLLIDF
 > 0) ? PLLInit->PLLIDF : 1;

204 
unIvx4
 = (4000000 * 
mpIDF
 * (1 << 
PLLIn
->
PLLODF
)/ ((
HSE_VALUE
/1000* PLLIn->
PLLNDIV
);

207 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_UIX4
;

208 
DSIx
->
WPCR
[0] |
unIvx4
;

212 
DSIx
->
IER
[0] = 0;

213 
DSIx
->
IER
[1] = 0;

214 
	}
}

221 
	$DSI_SuIn
(
DSI_InTyDef
* 
DSI_InSu
, 
DSI_HOST_TimeoutTyDef
* 
DSI_HOST_TimeoutInSu
)

225 
DSI_InSu
->
AutomicClockLeCڌ
 = 
DSI_AUTO_CLK_LANE_CTRL_DISABLE
;

227 
DSI_InSu
->
NumbOfLes
 = 
DSI_ONE_DATA_LANE
;

229 
DSI_InSu
->
TXEsCkdiv
 = 0;

233 
DSI_HOST_TimeoutInSu
->
TimeoutCkdiv
 = 0;

235 
DSI_HOST_TimeoutInSu
->
HighSedTnsmissiTimeout
 = 0;

237 
DSI_HOST_TimeoutInSu
->
LowPowReiTimeout
 = 0;

239 
DSI_HOST_TimeoutInSu
->
HighSedRdTimeout
 = 0;

241 
DSI_HOST_TimeoutInSu
->
LowPowRdTimeout
 = 0;

243 
DSI_HOST_TimeoutInSu
->
HighSedWreTimeout
 = 0;

245 
DSI_HOST_TimeoutInSu
->
HighSedWrePMode
 = 0;

247 
DSI_HOST_TimeoutInSu
->
LowPowWreTimeout
 = 0;

249 
DSI_HOST_TimeoutInSu
->
BTATimeout
 = 0;

250 
	}
}

258 
	$DSI_SGicVCID
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
VtuChlID
)

261 
DSIx
->
GVCIDR
 &~
DSI_GVCIDR_VCID
;

262 
DSIx
->
GVCIDR
 |
VtuChlID
;

263 
	}
}

272 
	$DSI_CfigVideoMode
(
DSI_TyDef
 *
DSIx
, 
DSI_VidCfgTyDef
 *
VidCfg
)

275 
	`as_m
(
	`IS_DSI_COLOR_CODING
(
VidCfg
->
CCodg
));

276 
	`as_m
(
	`IS_DSI_VIDEO_MODE_TYPE
(
VidCfg
->
Mode
));

277 
	`as_m
(
	`IS_DSI_LP_COMMAND
(
VidCfg
->
LPCommdEb
));

278 
	`as_m
(
	`IS_DSI_LP_HFP
(
VidCfg
->
LPHizڏlFrtPchEb
));

279 
	`as_m
(
	`IS_DSI_LP_HBP
(
VidCfg
->
LPHizڏlBackPchEb
));

280 
	`as_m
(
	`IS_DSI_LP_VACTIVE
(
VidCfg
->
LPVtilAiveEb
));

281 
	`as_m
(
	`IS_DSI_LP_VFP
(
VidCfg
->
LPVtilFrtPchEb
));

282 
	`as_m
(
	`IS_DSI_LP_VBP
(
VidCfg
->
LPVtilBackPchEb
));

283 
	`as_m
(
	`IS_DSI_LP_VSYNC
(
VidCfg
->
LPVtilSyncAiveEb
));

284 
	`as_m
(
	`IS_DSI_FBTAA
(
VidCfg
->
FmeBTAAcknowdgeEb
));

285 
	`as_m
(
	`IS_DSI_DE_POLARITY
(
VidCfg
->
DEPެy
));

286 
	`as_m
(
	`IS_DSI_VSYNC_POLARITY
(
VidCfg
->
VSPެy
));

287 
	`as_m
(
	`IS_DSI_HSYNC_POLARITY
(
VidCfg
->
HSPެy
));

289 if(
VidCfg
->
CCodg
 =
DSI_RGB666
)

291 
	`as_m
(
	`IS_DSI_LOOSELY_PACKED
(
VidCfg
->
LoolyPacked
));

295 
DSIx
->
MCR
 &~
DSI_MCR_CMDM
;

296 
DSIx
->
WCFGR
 &~
DSI_WCFGR_DSIM
;

299 
DSIx
->
VMCR
 &~
DSI_VMCR_VMT
;

300 
DSIx
->
VMCR
 |
VidCfg
->
Mode
;

303 
DSIx
->
VPCR
 &~
DSI_VPCR_VPSIZE
;

304 
DSIx
->
VPCR
 |
VidCfg
->
PackSize
;

307 
DSIx
->
VCCR
 &~
DSI_VCCR_NUMC
;

308 
DSIx
->
VCCR
 |
VidCfg
->
NumbOfChunks
;

311 
DSIx
->
VNPCR
 &~
DSI_VNPCR_NPSIZE
;

312 
DSIx
->
VNPCR
 |
VidCfg
->
NuPackSize
;

315 
DSIx
->
LVCIDR
 &~
DSI_LVCIDR_VCID
;

316 
DSIx
->
LVCIDR
 |
VidCfg
->
VtuChlID
;

319 
DSIx
->
LPCR
 &~(
DSI_LPCR_DEP
 | 
DSI_LPCR_VSP
 | 
DSI_LPCR_HSP
);

320 
DSIx
->
LPCR
 |(
VidCfg
->
DEPެy
 | VidCfg->
VSPެy
 | VidCfg->
HSPެy
);

323 
DSIx
->
LCOLCR
 &~
DSI_LCOLCR_COLC
;

324 
DSIx
->
LCOLCR
 |
VidCfg
->
CCodg
;

327 
DSIx
->
WCFGR
 &~
DSI_WCFGR_COLMUX
;

328 
DSIx
->
WCFGR
 |((
VidCfg
->
CCodg
)<<1);

331 if(
VidCfg
->
CCodg
 =
DSI_RGB666
)

333 
DSIx
->
LCOLCR
 &~
DSI_LCOLCR_LPE
;

334 
DSIx
->
LCOLCR
 |
VidCfg
->
LoolyPacked
;

338 
DSIx
->
VHSACR
 &~
DSI_VHSACR_HSA
;

339 
DSIx
->
VHSACR
 |
VidCfg
->
HizڏlSyncAive
;

342 
DSIx
->
VHBPCR
 &~
DSI_VHBPCR_HBP
;

343 
DSIx
->
VHBPCR
 |
VidCfg
->
HizڏlBackPch
;

346 
DSIx
->
VLCR
 &~
DSI_VLCR_HLINE
;

347 
DSIx
->
VLCR
 |
VidCfg
->
HizڏlLe
;

350 
DSIx
->
VVSACR
 &~
DSI_VVSACR_VSA
;

351 
DSIx
->
VVSACR
 |
VidCfg
->
VtilSyncAive
;

354 
DSIx
->
VVBPCR
 &~
DSI_VVBPCR_VBP
;

355 
DSIx
->
VVBPCR
 |
VidCfg
->
VtilBackPch
;

358 
DSIx
->
VVFPCR
 &~
DSI_VVFPCR_VFP
;

359 
DSIx
->
VVFPCR
 |
VidCfg
->
VtilFrtPch
;

362 
DSIx
->
VVACR
 &~
DSI_VVACR_VA
;

363 
DSIx
->
VVACR
 |
VidCfg
->
VtilAive
;

366 
DSIx
->
VMCR
 &~
DSI_VMCR_LPCE
;

367 
DSIx
->
VMCR
 |
VidCfg
->
LPCommdEb
;

370 
DSIx
->
LPMCR
 &~
DSI_LPMCR_LPSIZE
;

371 
DSIx
->
LPMCR
 |((
VidCfg
->
LPLgePackSize
)<<16);

374 
DSIx
->
LPMCR
 &~
DSI_LPMCR_VLPSIZE
;

375 
DSIx
->
LPMCR
 |
VidCfg
->
LPVACTLgePackSize
;

378 
DSIx
->
VMCR
 &~
DSI_VMCR_LPHFPE
;

379 
DSIx
->
VMCR
 |
VidCfg
->
LPHizڏlFrtPchEb
;

382 
DSIx
->
VMCR
 &~
DSI_VMCR_LPHBPE
;

383 
DSIx
->
VMCR
 |
VidCfg
->
LPHizڏlBackPchEb
;

386 
DSIx
->
VMCR
 &~
DSI_VMCR_LPVAE
;

387 
DSIx
->
VMCR
 |
VidCfg
->
LPVtilAiveEb
;

390 
DSIx
->
VMCR
 &~
DSI_VMCR_LPVFPE
;

391 
DSIx
->
VMCR
 |
VidCfg
->
LPVtilFrtPchEb
;

394 
DSIx
->
VMCR
 &~
DSI_VMCR_LPVBPE
;

395 
DSIx
->
VMCR
 |
VidCfg
->
LPVtilBackPchEb
;

398 
DSIx
->
VMCR
 &~
DSI_VMCR_LPVSAE
;

399 
DSIx
->
VMCR
 |
VidCfg
->
LPVtilSyncAiveEb
;

402 
DSIx
->
VMCR
 &~
DSI_VMCR_FBTAAE
;

403 
DSIx
->
VMCR
 |
VidCfg
->
FmeBTAAcknowdgeEb
;

404 
	}
}

413 
	$DSI_CfigAddCommdMode
(
DSI_TyDef
 *
DSIx
, 
DSI_CmdCfgTyDef
 *
CmdCfg
)

416 
	`as_m
(
	`IS_DSI_COLOR_CODING
(
CmdCfg
->
CCodg
));

417 
	`as_m
(
	`IS_DSI_TE_SOURCE
(
CmdCfg
->
TrgEfSour
));

418 
	`as_m
(
	`IS_DSI_TE_POLARITY
(
CmdCfg
->
TrgEfPެy
));

419 
	`as_m
(
	`IS_DSI_AUTOMATIC_REFRESH
(
CmdCfg
->
AutomicReesh
));

420 
	`as_m
(
	`IS_DSI_VS_POLARITY
(
CmdCfg
->
VSyncP
));

421 
	`as_m
(
	`IS_DSI_TE_ACK_REQUEST
(
CmdCfg
->
TEAcknowdgeReque
));

422 
	`as_m
(
	`IS_DSI_DE_POLARITY
(
CmdCfg
->
DEPެy
));

423 
	`as_m
(
	`IS_DSI_VSYNC_POLARITY
(
CmdCfg
->
VSPެy
));

424 
	`as_m
(
	`IS_DSI_HSYNC_POLARITY
(
CmdCfg
->
HSPެy
));

427 
DSIx
->
MCR
 |
DSI_MCR_CMDM
;

428 
DSIx
->
WCFGR
 &~
DSI_WCFGR_DSIM
;

429 
DSIx
->
WCFGR
 |
DSI_WCFGR_DSIM
;

432 
DSIx
->
LVCIDR
 &~
DSI_LVCIDR_VCID
;

433 
DSIx
->
LVCIDR
 |
CmdCfg
->
VtuChlID
;

436 
DSIx
->
LPCR
 &~(
DSI_LPCR_DEP
 | 
DSI_LPCR_VSP
 | 
DSI_LPCR_HSP
);

437 
DSIx
->
LPCR
 |(
CmdCfg
->
DEPެy
 | CmdCfg->
VSPެy
 | CmdCfg->
HSPެy
);

440 
DSIx
->
LCOLCR
 &~
DSI_LCOLCR_COLC
;

441 
DSIx
->
LCOLCR
 |
CmdCfg
->
CCodg
;

444 
DSIx
->
WCFGR
 &~
DSI_WCFGR_COLMUX
;

445 
DSIx
->
WCFGR
 |((
CmdCfg
->
CCodg
)<<1);

448 
DSIx
->
LCCR
 &~
DSI_LCCR_CMDSIZE
;

449 
DSIx
->
LCCR
 |
CmdCfg
->
CommdSize
;

452 
DSIx
->
WCFGR
 &~(
DSI_WCFGR_TESRC
 | 
DSI_WCFGR_TEPOL
 | 
DSI_WCFGR_AR
 | 
DSI_WCFGR_VSPOL
);

453 
DSIx
->
WCFGR
 |(
CmdCfg
->
TrgEfSour
 | CmdCfg->
TrgEfPެy
 | CmdCfg->
AutomicReesh
 | CmdCfg->
VSyncP
);

456 
DSIx
->
CMCR
 &~
DSI_CMCR_TEARE
;

457 
DSIx
->
CMCR
 |
CmdCfg
->
TEAcknowdgeReque
;

460 
	`DSI_ITCfig
(
DSIx
, 
DSI_IT_TE
, 
ENABLE
);

462 
	`DSI_ITCfig
(
DSIx
, 
DSI_IT_ER
, 
ENABLE
);

463 
	}
}

473 
	$DSI_CfigCommd
(
DSI_TyDef
 *
DSIx
, 
DSI_LPCmdTyDef
 *
LPCmd
)

475 
	`as_m
(
	`IS_DSI_LP_GSW0P
(
LPCmd
->
LPGShtWreNoP
));

476 
	`as_m
(
	`IS_DSI_LP_GSW1P
(
LPCmd
->
LPGShtWreOP
));

477 
	`as_m
(
	`IS_DSI_LP_GSW2P
(
LPCmd
->
LPGShtWreTwoP
));

478 
	`as_m
(
	`IS_DSI_LP_GSR0P
(
LPCmd
->
LPGShtRdNoP
));

479 
	`as_m
(
	`IS_DSI_LP_GSR1P
(
LPCmd
->
LPGShtRdOP
));

480 
	`as_m
(
	`IS_DSI_LP_GSR2P
(
LPCmd
->
LPGShtRdTwoP
));

481 
	`as_m
(
	`IS_DSI_LP_GLW
(
LPCmd
->
LPGLgWre
));

482 
	`as_m
(
	`IS_DSI_LP_DSW0P
(
LPCmd
->
LPDcsShtWreNoP
));

483 
	`as_m
(
	`IS_DSI_LP_DSW1P
(
LPCmd
->
LPDcsShtWreOP
));

484 
	`as_m
(
	`IS_DSI_LP_DSR0P
(
LPCmd
->
LPDcsShtRdNoP
));

485 
	`as_m
(
	`IS_DSI_LP_DLW
(
LPCmd
->
LPDcsLgWre
));

486 
	`as_m
(
	`IS_DSI_LP_MRDP
(
LPCmd
->
LPMaxRdPack
));

487 
	`as_m
(
	`IS_DSI_ACK_REQUEST
(
LPCmd
->
AcknowdgeReque
));

490 
DSIx
->
CMCR
 &~(
DSI_CMCR_GSW0TX
 |\

491 
DSI_CMCR_GSW1TX
 |\

492 
DSI_CMCR_GSW2TX
 |\

493 
DSI_CMCR_GSR0TX
 |\

494 
DSI_CMCR_GSR1TX
 |\

495 
DSI_CMCR_GSR2TX
 |\

496 
DSI_CMCR_GLWTX
 |\

497 
DSI_CMCR_DSW0TX
 |\

498 
DSI_CMCR_DSW1TX
 |\

499 
DSI_CMCR_DSR0TX
 |\

500 
DSI_CMCR_DLWTX
 |\

501 
DSI_CMCR_MRDPS
);

502 
DSIx
->
CMCR
 |(
LPCmd
->
LPGShtWreNoP
 |\

503 
LPCmd
->
LPGShtWreOP
 |\

504 
LPCmd
->
LPGShtWreTwoP
 |\

505 
LPCmd
->
LPGShtRdNoP
 |\

506 
LPCmd
->
LPGShtRdOP
 |\

507 
LPCmd
->
LPGShtRdTwoP
 |\

508 
LPCmd
->
LPGLgWre
 |\

509 
LPCmd
->
LPDcsShtWreNoP
 |\

510 
LPCmd
->
LPDcsShtWreOP
 |\

511 
LPCmd
->
LPDcsShtRdNoP
 |\

512 
LPCmd
->
LPDcsLgWre
 |\

513 
LPCmd
->
LPMaxRdPack
);

516 
DSIx
->
CMCR
 &~
DSI_CMCR_ARE
;

517 
DSIx
->
CMCR
 |
LPCmd
->
AcknowdgeReque
;

518 
	}
}

527 
	$DSI_CfigFlowCڌ
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
FlowCڌ
)

530 
	`as_m
(
	`IS_DSI_FLOW_CONTROL
(
FlowCڌ
));

533 
DSIx
->
PCR
 &~
DSI_FLOW_CONTROL_ALL
;

534 
DSIx
->
PCR
 |
FlowCڌ
;

535 
	}
}

544 
	$DSI_CfigPhyTim
(
DSI_TyDef
 *
DSIx
, 
DSI_PHY_TimTyDef
 *
PhyTims
)

546 
ut32_t
 
maxTime
 = 0;

548 
maxTime
 = (
PhyTims
->
ClockLeLP2HSTime
 > PhyTims->
ClockLeHS2LPTime
)? PhyTimers->ClockLaneLP2HSTime: PhyTimers->ClockLaneHS2LPTime;

560 
DSIx
->
CLTCR
 &~(
DSI_CLTCR_LP2HS_TIME
 | 
DSI_CLTCR_HS2LP_TIME
);

561 
DSIx
->
CLTCR
 |(
maxTime
 | ((maxTime)<<16));

564 
DSIx
->
DLTCR
 &~(
DSI_DLTCR_MRD_TIME
 | 
DSI_DLTCR_LP2HS_TIME
 | 
DSI_DLTCR_HS2LP_TIME
);

565 
DSIx
->
DLTCR
 |(
PhyTims
->
DaLeMaxRdTime
 | ((PhyTims->
DaLeLP2HSTime
)<<16| ((PhyTims->
DaLeHS2LPTime
)<<24));

568 
DSIx
->
PCONFR
 &~
DSI_PCONFR_SW_TIME
;

569 
DSIx
->
PCONFR
 |((
PhyTims
->
StWaTime
)<<8);

570 
	}
}

579 
	$DSI_CfigHoTimeouts
(
DSI_TyDef
 *
DSIx
, 
DSI_HOST_TimeoutTyDef
 *
HoTimeouts
)

582 
DSIx
->
CCR
 &~
DSI_CCR_TOCKDIV
;

583 
DSIx
->
CCR
 = ((
HoTimeouts
->
TimeoutCkdiv
)<<8);

586 
DSIx
->
TCCR
[0] &~
DSI_TCCR0_HSTX_TOCNT
;

587 
DSIx
->
TCCR
[0] |((
HoTimeouts
->
HighSedTnsmissiTimeout
)<<16);

590 
DSIx
->
TCCR
[0] &~
DSI_TCCR0_LPRX_TOCNT
;

591 
DSIx
->
TCCR
[0] |
HoTimeouts
->
LowPowReiTimeout
;

594 
DSIx
->
TCCR
[1] &~
DSI_TCCR1_HSRD_TOCNT
;

595 
DSIx
->
TCCR
[1] |
HoTimeouts
->
HighSedRdTimeout
;

598 
DSIx
->
TCCR
[2] &~
DSI_TCCR2_LPRD_TOCNT
;

599 
DSIx
->
TCCR
[2] |
HoTimeouts
->
LowPowRdTimeout
;

602 
DSIx
->
TCCR
[3] &~
DSI_TCCR3_HSWR_TOCNT
;

603 
DSIx
->
TCCR
[3] |
HoTimeouts
->
HighSedWreTimeout
;

606 
DSIx
->
TCCR
[3] &~
DSI_TCCR3_PM
;

607 
DSIx
->
TCCR
[3] |
HoTimeouts
->
HighSedWrePMode
;

610 
DSIx
->
TCCR
[4] &~
DSI_TCCR4_LPWR_TOCNT
;

611 
DSIx
->
TCCR
[4] |
HoTimeouts
->
LowPowWreTimeout
;

614 
DSIx
->
TCCR
[5] &~
DSI_TCCR5_BTA_TOCNT
;

615 
DSIx
->
TCCR
[5] |
HoTimeouts
->
BTATimeout
;

616 
	}
}

624 
	$DSI_S
(
DSI_TyDef
 *
DSIx
)

627 
DSIx
->
CR
 |
DSI_CR_EN
;

629 
DSIx
->
WCR
 |
DSI_WCR_DSIEN
;

630 
	}
}

637 
	$DSI_St
(
DSI_TyDef
 *
DSIx
)

640 
DSIx
->
CR
 &~
DSI_CR_EN
;

643 
DSIx
->
WCR
 &~
DSI_WCR_DSIEN
;

644 
	}
}

652 
	$DSI_Reesh
(
DSI_TyDef
 *
DSIx
)

655 
DSIx
->
WCR
 |
DSI_WCR_LTDCEN
;

656 
	}
}

665 
	$DSI_CMode
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
CMode
)

668 
	`as_m
(
	`IS_DSI_COLOR_MODE
(
CMode
));

671 
DSIx
->
WCR
 &~
DSI_WCR_COLM
;

672 
DSIx
->
WCR
 |
CMode
;

673 
	}
}

682 
	$DSI_Shutdown
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
Shutdown
)

685 
	`as_m
(
	`IS_DSI_SHUT_DOWN
(
Shutdown
));

688 
DSIx
->
WCR
 &~
DSI_WCR_SHTDN
;

689 
DSIx
->
WCR
 |
Shutdown
;

690 
	}
}

719 
	$DSI_ShtWre
(
DSI_TyDef
 *
DSIx
,

720 
ut32_t
 
ChlID
,

721 
ut32_t
 
Mode
,

722 
ut32_t
 
Pam1
,

723 
ut32_t
 
Pam2
)

726 
	`as_m
(
	`IS_DSI_SHORT_WRITE_PACKET_TYPE
(
Mode
));

729 (
DSIx
->
GPSR
 & 
DSI_GPSR_CMDFE
) == 0)

733 
	`DSI_CfigPackHd
(
DSIx
,

734 
ChlID
,

735 
Mode
,

736 
Pam1
,

737 
Pam2
);

738 
	}
}

753 
	$DSI_LgWre
(
DSI_TyDef
 *
DSIx
,

754 
ut32_t
 
ChlID
,

755 
ut32_t
 
Mode
,

756 
ut32_t
 
NbPams
,

757 
ut32_t
 
Pam1
,

758 
ut8_t
* 
PamsTab
)

760 
ut32_t
 
uicou
 = 0;

763 
	`as_m
(
	`IS_DSI_LONG_WRITE_PACKET_TYPE
(
Mode
));

766 (
DSIx
->
GPSR
 & 
DSI_GPSR_CMDFE
) == 0)

770 
uicou
 < 
NbPams
)

772 if(
uicou
 == 0x00)

774 
DSIx
->
GPDR
=(
Pam1
 | \

775 ((*(
PamsTab
+
uicou
))<<8) | \

776 ((*(
PamsTab
+
uicou
+1))<<16) | \

777 ((*(
PamsTab
+
uicou
+2))<<24));

778 
uicou
 += 3;

782 
DSIx
->
GPDR
=((*(
PamsTab
+
uicou
)) | \

783 ((*(
PamsTab
+
uicou
+1))<<8) | \

784 ((*(
PamsTab
+
uicou
+2))<<16) | \

785 ((*(
PamsTab
+
uicou
+3))<<24));

786 
uicou
+=4;

791 
	`DSI_CfigPackHd
(
DSIx
,

792 
ChlID
,

793 
Mode
,

794 ((
NbPams
+1)&0x00FF),

795 (((
NbPams
+1)&0xFF00)>>8));

796 
	}
}

810 
	$DSI_Rd
(
DSI_TyDef
 *
DSIx
,

811 
ut32_t
 
ChlNbr
,

812 
ut8_t
* 
Aay
,

813 
ut32_t
 
Size
,

814 
ut32_t
 
Mode
,

815 
ut32_t
 
DCSCmd
,

816 
ut8_t
* 
PamsTab
)

820 
	`as_m
(
	`IS_DSI_READ_PACKET_TYPE
(
Mode
));

822 if(
Size
 > 2)

825 
	`DSI_ShtWre
(
DSIx
, 
ChlNbr
, 
DSI_MAX_RETURN_PKT_SIZE
, ((
Size
)&0xFF), (((Size)>>8)&0xFF));

829 i(
Mode
 =
DSI_DCS_SHORT_PKT_READ
)

831 
	`DSI_CfigPackHd
(
DSIx
, 
ChlNbr
, 
Mode
, 
DCSCmd
, 0);

833 i(
Mode
 =
DSI_GEN_SHORT_PKT_READ_P0
)

835 
	`DSI_CfigPackHd
(
DSIx
, 
ChlNbr
, 
Mode
, 0, 0);

837 i(
Mode
 =
DSI_GEN_SHORT_PKT_READ_P1
)

839 
	`DSI_CfigPackHd
(
DSIx
, 
ChlNbr
, 
Mode
, 
PamsTab
[0], 0);

841 i(
Mode
 =
DSI_GEN_SHORT_PKT_READ_P2
)

843 
	`DSI_CfigPackHd
(
DSIx
, 
ChlNbr
, 
Mode
, 
PamsTab
[0], ParametersTable[1]);

847 (
DSIx
->
GPSR
 & 
DSI_GPSR_PRDFE
) == DSI_GPSR_PRDFE)

851 *((
ut32_t
 *)
Aay
(
DSIx
->
GPDR
);

852 i(
Size
 > 4)

854 
Size
 -= 4;

855 
Aay
 += 4;

859 (()(
Size
)) > 0)

861 if((
DSIx
->
GPSR
 & 
DSI_GPSR_PRDFE
) == 0)

863 *((
ut32_t
 *)
Aay
(
DSIx
->
GPDR
);

864 
Size
 -= 4;

865 
Aay
 += 4;

868 
	}
}

884 
	$DSI_CfigPackHd
(
DSI_TyDef
 *
DSIx
,

885 
ut32_t
 
ChlID
,

886 
ut32_t
 
DaTy
,

887 
ut32_t
 
Da0
,

888 
ut32_t
 
Da1
)

891 
DSIx
->
GHCR
 = (
DaTy
 | (
ChlID
<<6| (
Da0
<<8| (
Da1
<<16));

892 
	}
}

916 
	$DSI_EULPMDa
(
DSI_TyDef
 *
DSIx
)

919 
DSIx
->
PUCR
 |
DSI_PUCR_URDL
;

923 if((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
=
DSI_ONE_DATA_LANE
)

925 (
DSIx
->
PSR
 & 
DSI_PSR_UAN0
) != 0)

928 i((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
=
DSI_TWO_DATA_LANES
)

930 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UAN1
)) != 0)

933 
	}
}

941 
	$DSI_ExULPMDa
(
DSI_TyDef
 *
DSIx
)

944 
DSIx
->
PUCR
 |
DSI_PUCR_UEDL
;

947 if((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
=
DSI_ONE_DATA_LANE
)

949 (
DSIx
->
PSR
 & 
DSI_PSR_UAN0
) != DSI_PSR_UAN0)

952 i((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
=
DSI_TWO_DATA_LANES
)

954 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UAN1
)) != (DSI_PSR_UAN0 | DSI_PSR_UAN1))

959 
DSIx
->
PUCR
 = 0;

960 
	}
}

968 
	$DSI_EULPM
(
DSI_TyDef
 *
DSIx
)

971 
DSIx
->
CLCR
 &~
DSI_CLCR_DPCC
;

974 
	`RCC_DSIClockSourCfig
(
RCC_DSICLKSour_PLLR
);

977 
DSIx
->
PUCR
 |(
DSI_PUCR_URCL
 | 
DSI_PUCR_URDL
);

980 if((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
=
DSI_ONE_DATA_LANE
)

982 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UANC
)) != 0)

985 i((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
=
DSI_TWO_DATA_LANES
)

987 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UAN1
 | 
DSI_PSR_UANC
)) != 0)

992 
DSIx
->
WRPCR
 &~
DSI_WRPCR_PLLEN
;

993 
	}
}

1001 
	$DSI_ExULPM
(
DSI_TyDef
 *
DSIx
)

1004 
DSIx
->
WRPCR
 |
DSI_WRPCR_PLLEN
;

1007 
	`DSI_GFgStus
(
DSIx
, 
DSI_FLAG_PLLLS
=
RESET
)

1011 
DSIx
->
PUCR
 |(
DSI_PUCR_UECL
 | 
DSI_PUCR_UEDL
);

1014 if((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
=
DSI_ONE_DATA_LANE
)

1016 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UANC
)) != (DSI_PSR_UAN0 | DSI_PSR_UANC))

1019 i((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
=
DSI_TWO_DATA_LANES
)

1021 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UAN1
 | 
DSI_PSR_UANC
)) != (DSI_PSR_UAN0 | DSI_PSR_UAN1 | DSI_PSR_UANC))

1026 
DSIx
->
PUCR
 = 0;

1029 
	`RCC_DSIClockSourCfig
(
RCC_DSICLKSour_PHY
);

1032 
DSIx
->
CLCR
 |
DSI_CLCR_DPCC
;

1033 
	}
}

1048 
	$DSI_PGS
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
Mode
, ut32_
Ori
)

1052 
DSIx
->
VMCR
 &~(
DSI_VMCR_PGM
 | 
DSI_VMCR_PGO
);

1053 
DSIx
->
VMCR
 |((
Mode
<<20| (
Ori
<<24));

1056 
DSIx
->
VMCR
 |
DSI_VMCR_PGE
;

1058 
	}
}

1065 
	$DSI_PGSt
(
DSI_TyDef
 *
DSIx
)

1068 
DSIx
->
VMCR
 &~
DSI_VMCR_PGE
;

1069 
	}
}

1081 
	$DSI_SSwReAndDayTung
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
CommDay
, ut32_
Le
, ut32_
Vue
)

1084 
	`as_m
(
	`IS_DSI_COMMUNICATION_DELAY
(
CommDay
));

1085 
	`as_m
(
	`IS_DSI_LANE_GROUP
(
Le
));

1087 
CommDay
)

1089 
DSI_SLEW_RATE_HSTX
:

1090 if(
Le
 =
DSI_CLOCK_LANE
)

1093 
DSIx
->
WPCR
[1] &~
DSI_WPCR1_HSTXSRCCL
;

1094 
DSIx
->
WPCR
[1] |
Vue
<<16;

1096 if(
Le
 =
DSI_DATA_LANES
)

1099 
DSIx
->
WPCR
[1] &~
DSI_WPCR1_HSTXSRCDL
;

1100 
DSIx
->
WPCR
[1] |
Vue
<<18;

1103 
DSI_SLEW_RATE_LPTX
:

1104 if(
Le
 =
DSI_CLOCK_LANE
)

1107 
DSIx
->
WPCR
[1] &~
DSI_WPCR1_LPSRCCL
;

1108 
DSIx
->
WPCR
[1] |
Vue
<<6;

1110 if(
Le
 =
DSI_DATA_LANES
)

1113 
DSIx
->
WPCR
[1] &~
DSI_WPCR1_LPSRCDL
;

1114 
DSIx
->
WPCR
[1] |
Vue
<<8;

1117 
DSI_HS_DELAY
:

1118 if(
Le
 =
DSI_CLOCK_LANE
)

1121 
DSIx
->
WPCR
[1] &~
DSI_WPCR1_HSTXDCL
;

1122 
DSIx
->
WPCR
[1] |
Vue
;

1124 if(
Le
 =
DSI_DATA_LANES
)

1127 
DSIx
->
WPCR
[1] &~
DSI_WPCR1_HSTXDDL
;

1128 
DSIx
->
WPCR
[1] |
Vue
<<2;

1134 
	}
}

1142 
	$DSI_SLowPowRXFr
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
Fqucy
)

1145 
DSIx
->
WPCR
[1] &~
DSI_WPCR1_LPRXFT
;

1146 
DSIx
->
WPCR
[1] |
Fqucy
<<25;

1147 
	}
}

1157 
	$DSI_SSDD
(
DSI_TyDef
 *
DSIx
, 
FuniڮS
 
S
)

1160 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
S
));

1163 
DSIx
->
WPCR
[1] &~
DSI_WPCR1_SDDC
;

1164 
DSIx
->
WPCR
[1] |
S
<<12;

1165 
	}
}

1177 
	$DSI_SLePsCfiguti
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
CuomLe
, ut32_
Le
, 
FuniڮS
 
S
)

1180 
	`as_m
(
	`IS_DSI_CUSTOM_LANE
(
CuomLe
));

1181 
	`as_m
(
	`IS_DSI_LANE
(
Le
));

1182 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
S
));

1184 
CuomLe
)

1186 
DSI_SWAP_LANE_PINS
:

1187 if(
Le
 =
DSI_CLOCK_LANE
)

1190 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_SWCL
;

1191 
DSIx
->
WPCR
[0] |(
S
<<6);

1193 if(
Le
 =
DSI_DATA_LANE0
)

1196 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_SWDL0
;

1197 
DSIx
->
WPCR
[0] |(
S
<<7);

1199 if(
Le
 =
DSI_DATA_LANE1
)

1202 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_SWDL1
;

1203 
DSIx
->
WPCR
[0] |(
S
<<8);

1206 
DSI_INVERT_HS_SIGNAL
:

1207 if(
Le
 =
DSI_CLOCK_LANE
)

1210 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_HSICL
;

1211 
DSIx
->
WPCR
[0] |(
S
<<9);

1213 if(
Le
 =
DSI_DATA_LANE0
)

1216 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_HSIDL0
;

1217 
DSIx
->
WPCR
[0] |(
S
<<10);

1219 if(
Le
 =
DSI_DATA_LANE1
)

1222 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_HSIDL1
;

1223 
DSIx
->
WPCR
[0] |(
S
<<11);

1229 
	}
}

1240 
	$DSI_SPHYTimgs
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
Timg
, 
FuniڮS
 
S
, ut32_
Vue
)

1243 
	`as_m
(
	`IS_DSI_PHY_TIMING
(
Timg
));

1244 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
S
));

1246 
Timg
)

1248 
DSI_TCLK_POST
:

1250 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_TCLKPOSTEN
;

1251 
DSIx
->
WPCR
[0] |(
S
<<27);

1253 if(
S
)

1256 
DSIx
->
WPCR
[4] &~
DSI_WPCR4_TCLKPOST
;

1257 
DSIx
->
WPCR
[4] |
Vue
;

1261 
DSI_TLPX_CLK
:

1263 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_TLPXCEN
;

1264 
DSIx
->
WPCR
[0] |(
S
<<26);

1266 if(
S
)

1269 
DSIx
->
WPCR
[3] &~
DSI_WPCR3_TLPXC
;

1270 
DSIx
->
WPCR
[3] |
Vue
;

1274 
DSI_THS_EXIT
:

1276 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_THSEXITEN
;

1277 
DSIx
->
WPCR
[0] |(
S
<<25);

1279 if(
S
)

1282 
DSIx
->
WPCR
[3] &~
DSI_WPCR3_THSEXIT
;

1283 
DSIx
->
WPCR
[3] |
Vue
;

1287 
DSI_TLPX_DATA
:

1289 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_TLPXDEN
;

1290 
DSIx
->
WPCR
[0] |(
S
<<24);

1292 if(
S
)

1295 
DSIx
->
WPCR
[3] &~
DSI_WPCR3_TLPXD
;

1296 
DSIx
->
WPCR
[3] |
Vue
;

1300 
DSI_THS_ZERO
:

1302 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_THSZEROEN
;

1303 
DSIx
->
WPCR
[0] |(
S
<<23);

1305 if(
S
)

1308 
DSIx
->
WPCR
[3] &~
DSI_WPCR3_THSZERO
;

1309 
DSIx
->
WPCR
[3] |
Vue
;

1313 
DSI_THS_TRAIL
:

1315 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_THSTRAILEN
;

1316 
DSIx
->
WPCR
[0] |(
S
<<22);

1318 if(
S
)

1321 
DSIx
->
WPCR
[2] &~
DSI_WPCR2_THSTRAIL
;

1322 
DSIx
->
WPCR
[2] |
Vue
;

1326 
DSI_THS_PREPARE
:

1328 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_THSPREPEN
;

1329 
DSIx
->
WPCR
[0] |(
S
<<21);

1331 if(
S
)

1334 
DSIx
->
WPCR
[2] &~
DSI_WPCR2_THSPREP
;

1335 
DSIx
->
WPCR
[2] |
Vue
;

1339 
DSI_TCLK_ZERO
:

1341 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_TCLKZEROEN
;

1342 
DSIx
->
WPCR
[0] |(
S
<<20);

1344 if(
S
)

1347 
DSIx
->
WPCR
[2] &~
DSI_WPCR2_TCLKZERO
;

1348 
DSIx
->
WPCR
[2] |
Vue
;

1352 
DSI_TCLK_PREPARE
:

1354 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_TCLKPREPEN
;

1355 
DSIx
->
WPCR
[0] |(
S
<<19);

1357 if(
S
)

1360 
DSIx
->
WPCR
[2] &~
DSI_WPCR2_TCLKPREP
;

1361 
DSIx
->
WPCR
[2] |
Vue
;

1368 
	}
}

1378 
	$DSI_FTXStMode
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
Le
, 
FuniڮS
 
S
)

1381 
	`as_m
(
	`IS_DSI_LANE_GROUP
(
Le
));

1382 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
S
));

1384 if(
Le
 =
DSI_CLOCK_LANE
)

1387 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_FTXSMCL
;

1388 
DSIx
->
WPCR
[0] |(
S
<<12);

1390 if(
Le
 =
DSI_DATA_LANES
)

1393 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_FTXSMDL
;

1394 
DSIx
->
WPCR
[0] |(
S
<<13);

1396 
	}
}

1405 
	$DSI_FRXLowPow
(
DSI_TyDef
 *
DSIx
, 
FuniڮS
 
S
)

1408 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
S
));

1411 
DSIx
->
WPCR
[1] &~
DSI_WPCR1_FLPRXLPM
;

1412 
DSIx
->
WPCR
[1] |
S
<<22;

1413 
	}
}

1422 
	$DSI_FDaLesInRX
(
DSI_TyDef
 *
DSIx
, 
FuniڮS
 
S
)

1425 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
S
));

1428 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_TDDL
;

1429 
DSIx
->
WPCR
[0] |
S
<<16;

1430 
	}
}

1439 
	$DSI_SPuDown
(
DSI_TyDef
 *
DSIx
, 
FuniڮS
 
S
)

1442 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
S
));

1445 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_PDEN
;

1446 
DSIx
->
WPCR
[0] |
S
<<18;

1447 
	}
}

1456 
	$DSI_SCڋiDeiOff
(
DSI_TyDef
 *
DSIx
, 
FuniڮS
 
S
)

1459 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
S
));

1462 
DSIx
->
WPCR
[0] &~
DSI_WPCR0_CDOFFDL
;

1463 
DSIx
->
WPCR
[0] |
S
<<14;

1464 
	}
}

1541 
	$DSI_ITCfig
(
DSI_TyDef
* 
DSIx
, 
ut32_t
 
DSI_IT
, 
FuniڮS
 
NewS
)

1544 
	`as_m
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

1545 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1546 
	`as_m
(
	`IS_DSI_IT
(
DSI_IT
));

1548 if(
NewS
 !
DISABLE
)

1551 
DSIx
->
WIER
 |
DSI_IT
;

1556 
DSIx
->
WIER
 &~
DSI_IT
;

1558 
	}
}

1575 
FgStus
 
	$DSI_GFgStus
(
DSI_TyDef
* 
DSIx
, 
ut16_t
 
DSI_FLAG
)

1577 
FgStus
 
bus
 = 
RESET
;

1579 
	`as_m
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

1580 
	`as_m
(
	`IS_DSI_GET_FLAG
(
DSI_FLAG
));

1583 if((
DSIx
->
WISR
 & 
DSI_FLAG
!(
ut32_t
)
RESET
)

1586 
bus
 = 
SET
;

1591 
bus
 = 
RESET
;

1594  
bus
;

1595 
	}
}

1609 
	$DSI_CˬFg
(
DSI_TyDef
* 
DSIx
, 
ut16_t
 
DSI_FLAG
)

1612 
	`as_m
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

1613 
	`as_m
(
	`IS_DSI_CLEAR_FLAG
(
DSI_FLAG
));

1616 
DSIx
->
WIFCR
 = (
ut32_t
)
DSI_FLAG
;

1617 
	}
}

1631 
ITStus
 
	$DSI_GITStus
(
DSI_TyDef
* 
DSIx
, 
ut32_t
 
DSI_IT
)

1633 
ITStus
 
bus
 = 
RESET
;

1634 
ut32_t
 
abˡus
 = 0;

1637 
	`as_m
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

1638 
	`as_m
(
	`IS_DSI_IT
(
DSI_IT
));

1641 
abˡus
 = (
DSIx
->
WIER
 & 
DSI_IT
);

1644 i(((
DSIx
->
WISR
 & 
DSI_IT
!(
ut32_t
)
RESET
&& 
abˡus
)

1647 
bus
 = 
SET
;

1652 
bus
 = 
RESET
;

1656  
bus
;

1657 
	}
}

1671 
	$DSI_CˬITPdgB
(
DSI_TyDef
* 
DSIx
, 
ut32_t
 
DSI_IT
)

1674 
	`as_m
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

1675 
	`as_m
(
	`IS_DSI_IT
(
DSI_IT
));

1678 
DSIx
->
WIFCR
 = (
ut32_t
)
DSI_IT
;

1679 
	}
}

1688 
	$DSI_CfigEMڙ
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
AiveEs
)

1690 
DSIx
->
IER
[0] = 0;

1691 
DSIx
->
IER
[1] = 0;

1693 if(
AiveEs
 & 
DSI_ERROR_ACK
)

1696 
DSIx
->
IER
[0] |
DSI_ERROR_ACK_MASK
;

1699 if(
AiveEs
 & 
DSI_ERROR_PHY
)

1702 
DSIx
->
IER
[0] |
DSI_ERROR_PHY_MASK
;

1705 if(
AiveEs
 & 
DSI_ERROR_TX
)

1708 
DSIx
->
IER
[1] |
DSI_ERROR_TX_MASK
;

1711 if(
AiveEs
 & 
DSI_ERROR_RX
)

1714 
DSIx
->
IER
[1] |
DSI_ERROR_RX_MASK
;

1717 if(
AiveEs
 & 
DSI_ERROR_ECC
)

1720 
DSIx
->
IER
[1] |
DSI_ERROR_ECC_MASK
;

1723 if(
AiveEs
 & 
DSI_ERROR_CRC
)

1726 
DSIx
->
IER
[1] |
DSI_ERROR_CRC_MASK
;

1729 if(
AiveEs
 & 
DSI_ERROR_PSE
)

1732 
DSIx
->
IER
[1] |
DSI_ERROR_PSE_MASK
;

1735 if(
AiveEs
 & 
DSI_ERROR_EOT
)

1738 
DSIx
->
IER
[1] |
DSI_ERROR_EOT_MASK
;

1741 if(
AiveEs
 & 
DSI_ERROR_OVF
)

1744 
DSIx
->
IER
[1] |
DSI_ERROR_OVF_MASK
;

1747 if(
AiveEs
 & 
DSI_ERROR_GEN
)

1750 
DSIx
->
IER
[1] |
DSI_ERROR_GEN_MASK
;

1752 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_exti.c

68 
	~"m32f4xx_exti.h
"

82 
	#EXTI_LINENONE
 ((
ut32_t
)0x00000

	)

110 
	$EXTI_DeIn
()

112 
EXTI
->
IMR
 = 0x00000000;

113 
EXTI
->
EMR
 = 0x00000000;

114 
EXTI
->
RTSR
 = 0x00000000;

115 
EXTI
->
FTSR
 = 0x00000000;

116 
EXTI
->
PR
 = 0x007FFFFF;

117 
	}
}

126 
	$EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
)

128 
ut32_t
 
tmp
 = 0;

131 
	`as_m
(
	`IS_EXTI_MODE
(
EXTI_InSu
->
EXTI_Mode
));

132 
	`as_m
(
	`IS_EXTI_TRIGGER
(
EXTI_InSu
->
EXTI_Trigg
));

133 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_InSu
->
EXTI_Le
));

134 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
EXTI_InSu
->
EXTI_LeCmd
));

136 
tmp
 = (
ut32_t
)
EXTI_BASE
;

138 i(
EXTI_InSu
->
EXTI_LeCmd
 !
DISABLE
)

141 
EXTI
->
IMR
 &~
EXTI_InSu
->
EXTI_Le
;

142 
EXTI
->
EMR
 &~
EXTI_InSu
->
EXTI_Le
;

144 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

146 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

149 
EXTI
->
RTSR
 &~
EXTI_InSu
->
EXTI_Le
;

150 
EXTI
->
FTSR
 &~
EXTI_InSu
->
EXTI_Le
;

153 i(
EXTI_InSu
->
EXTI_Trigg
 =
EXTI_Trigg_Risg_Flg
)

156 
EXTI
->
RTSR
 |
EXTI_InSu
->
EXTI_Le
;

157 
EXTI
->
FTSR
 |
EXTI_InSu
->
EXTI_Le
;

161 
tmp
 = (
ut32_t
)
EXTI_BASE
;

162 
tmp
 +
EXTI_InSu
->
EXTI_Trigg
;

164 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

169 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

172 *(
__IO
 
ut32_t
 *
tmp
 &~
EXTI_InSu
->
EXTI_Le
;

174 
	}
}

182 
	$EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
)

184 
EXTI_InSu
->
EXTI_Le
 = 
EXTI_LINENONE
;

185 
EXTI_InSu
->
EXTI_Mode
 = 
EXTI_Mode_Iru
;

186 
EXTI_InSu
->
EXTI_Trigg
 = 
EXTI_Trigg_Flg
;

187 
EXTI_InSu
->
EXTI_LeCmd
 = 
DISABLE
;

188 
	}
}

197 
	$EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
)

200 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

202 
EXTI
->
SWIER
 |
EXTI_Le
;

203 
	}
}

227 
FgStus
 
	$EXTI_GFgStus
(
ut32_t
 
EXTI_Le
)

229 
FgStus
 
bus
 = 
RESET
;

231 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

233 i((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
)

235 
bus
 = 
SET
;

239 
bus
 = 
RESET
;

241  
bus
;

242 
	}
}

250 
	$EXTI_CˬFg
(
ut32_t
 
EXTI_Le
)

253 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

255 
EXTI
->
PR
 = 
EXTI_Le
;

256 
	}
}

264 
ITStus
 
	$EXTI_GITStus
(
ut32_t
 
EXTI_Le
)

266 
FgStus
 
bus
 = 
RESET
;

268 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

270 i((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
)

272 
bus
 = 
SET
;

276 
bus
 = 
RESET
;

278  
bus
;

280 
	}
}

288 
	$EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
)

291 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

293 
EXTI
->
PR
 = 
EXTI_Le
;

294 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_flash.c

72 
	~"m32f4xx_ash.h
"

85 
	#SECTOR_MASK
 ((
ut32_t
)0xFFFFFF07)

	)

277 
	$FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
)

280 
	`as_m
(
	`IS_FLASH_LATENCY
(
FLASH_Lcy
));

283 *(
__IO
 
ut8_t
 *)
ACR_BYTE0_ADDRESS
 = (ut8_t)
FLASH_Lcy
;

284 
	}
}

292 
	$FLASH_PtchBufrCmd
(
FuniڮS
 
NewS
)

295 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

298 if(
NewS
 !
DISABLE
)

300 
FLASH
->
ACR
 |
FLASH_ACR_PRFTEN
;

304 
FLASH
->
ACR
 &(~
FLASH_ACR_PRFTEN
);

306 
	}
}

314 
	$FLASH_InruiCacheCmd
(
FuniڮS
 
NewS
)

317 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

319 if(
NewS
 !
DISABLE
)

321 
FLASH
->
ACR
 |
FLASH_ACR_ICEN
;

325 
FLASH
->
ACR
 &(~
FLASH_ACR_ICEN
);

327 
	}
}

335 
	$FLASH_DaCacheCmd
(
FuniڮS
 
NewS
)

338 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

340 if(
NewS
 !
DISABLE
)

342 
FLASH
->
ACR
 |
FLASH_ACR_DCEN
;

346 
FLASH
->
ACR
 &(~
FLASH_ACR_DCEN
);

348 
	}
}

356 
	$FLASH_InruiCacheRet
()

358 
FLASH
->
ACR
 |
FLASH_ACR_ICRST
;

359 
	}
}

367 
	$FLASH_DaCacheRet
()

369 
FLASH
->
ACR
 |
FLASH_ACR_DCRST
;

370 
	}
}

414 
	$FLASH_Uock
()

416 if((
FLASH
->
CR
 & 
FLASH_CR_LOCK
!
RESET
)

419 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

420 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

422 
	}
}

429 
	$FLASH_Lock
()

432 
FLASH
->
CR
 |
FLASH_CR_LOCK
;

433 
	}
}

472 
FLASH_Stus
 
	$FLASH_ESe
(
ut32_t
 
FLASH_Se
, 
ut8_t
 
VޏgeRge
)

474 
ut32_t
 
tmp_psize
 = 0x0;

475 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

478 
	`as_m
(
	`IS_FLASH_SECTOR
(
FLASH_Se
));

479 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

481 if(
VޏgeRge
 =
VޏgeRge_1
)

483 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

485 if(
VޏgeRge
 =
VޏgeRge_2
)

487 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

489 if(
VޏgeRge
 =
VޏgeRge_3
)

491 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

495 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

498 
us
 = 
	`FLASH_WaFLaOti
();

500 if(
us
 =
FLASH_COMPLETE
)

503 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

504 
FLASH
->
CR
 |
tmp_psize
;

505 
FLASH
->
CR
 &
SECTOR_MASK
;

506 
FLASH
->
CR
 |
FLASH_CR_SER
 | 
FLASH_Se
;

507 
FLASH
->
CR
 |
FLASH_CR_STRT
;

510 
us
 = 
	`FLASH_WaFLaOti
();

513 
FLASH
->
CR
 &(~
FLASH_CR_SER
);

514 
FLASH
->
CR
 &
SECTOR_MASK
;

517  
us
;

518 
	}
}

540 
FLASH_Stus
 
	$FLASH_EASes
(
ut8_t
 
VޏgeRge
)

542 
ut32_t
 
tmp_psize
 = 0x0;

543 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

546 
us
 = 
	`FLASH_WaFLaOti
();

547 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

549 if(
VޏgeRge
 =
VޏgeRge_1
)

551 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

553 if(
VޏgeRge
 =
VޏgeRge_2
)

555 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

557 if(
VޏgeRge
 =
VޏgeRge_3
)

559 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

563 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

565 if(
us
 =
FLASH_COMPLETE
)

568 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

569 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

570 
FLASH
->
CR
 |
tmp_psize
;

571 
FLASH
->
CR
 |(
FLASH_CR_MER1
 | 
FLASH_CR_MER2
);

572 
FLASH
->
CR
 |
FLASH_CR_STRT
;

575 
us
 = 
	`FLASH_WaFLaOti
();

578 
FLASH
->
CR
 &~(
FLASH_CR_MER1
 | 
FLASH_CR_MER2
);

581 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
|| defed(
STM32F412xG
|| defed(
STM32F446xx
)

582 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

583 
FLASH
->
CR
 |
tmp_psize
;

584 
FLASH
->
CR
 |
FLASH_CR_MER
;

585 
FLASH
->
CR
 |
FLASH_CR_STRT
;

588 
us
 = 
	`FLASH_WaFLaOti
();

591 
FLASH
->
CR
 &(~
FLASH_CR_MER
);

596  
us
;

597 
	}
}

621 
FLASH_Stus
 
	$FLASH_EABk1Ses
(
ut8_t
 
VޏgeRge
)

623 
ut32_t
 
tmp_psize
 = 0x0;

624 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

627 
us
 = 
	`FLASH_WaFLaOti
();

628 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

630 if(
VޏgeRge
 =
VޏgeRge_1
)

632 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

634 if(
VޏgeRge
 =
VޏgeRge_2
)

636 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

638 if(
VޏgeRge
 =
VޏgeRge_3
)

640 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

644 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

646 if(
us
 =
FLASH_COMPLETE
)

649 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

650 
FLASH
->
CR
 |
tmp_psize
;

651 
FLASH
->
CR
 |
FLASH_CR_MER1
;

652 
FLASH
->
CR
 |
FLASH_CR_STRT
;

655 
us
 = 
	`FLASH_WaFLaOti
();

658 
FLASH
->
CR
 &(~
FLASH_CR_MER1
);

662  
us
;

663 
	}
}

688 
FLASH_Stus
 
	$FLASH_EABk2Ses
(
ut8_t
 
VޏgeRge
)

690 
ut32_t
 
tmp_psize
 = 0x0;

691 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

694 
us
 = 
	`FLASH_WaFLaOti
();

695 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

697 if(
VޏgeRge
 =
VޏgeRge_1
)

699 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

701 if(
VޏgeRge
 =
VޏgeRge_2
)

703 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

705 if(
VޏgeRge
 =
VޏgeRge_3
)

707 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

711 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

713 if(
us
 =
FLASH_COMPLETE
)

716 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

717 
FLASH
->
CR
 |
tmp_psize
;

718 
FLASH
->
CR
 |
FLASH_CR_MER2
;

719 
FLASH
->
CR
 |
FLASH_CR_STRT
;

722 
us
 = 
	`FLASH_WaFLaOti
();

725 
FLASH
->
CR
 &(~
FLASH_CR_MER2
);

729  
us
;

730 
	}
}

745 
FLASH_Stus
 
	$FLASH_ProgmDoubWd
(
ut32_t
 
Addss
, 
ut64_t
 
Da
)

747 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

750 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

753 
us
 = 
	`FLASH_WaFLaOti
();

755 if(
us
 =
FLASH_COMPLETE
)

758 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

759 
FLASH
->
CR
 |
FLASH_PSIZE_DOUBLE_WORD
;

760 
FLASH
->
CR
 |
FLASH_CR_PG
;

762 *(
__IO
 
ut64_t
*)
Addss
 = 
Da
;

765 
us
 = 
	`FLASH_WaFLaOti
();

768 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

771  
us
;

772 
	}
}

788 
FLASH_Stus
 
	$FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
)

790 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

793 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

796 
us
 = 
	`FLASH_WaFLaOti
();

798 if(
us
 =
FLASH_COMPLETE
)

801 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

802 
FLASH
->
CR
 |
FLASH_PSIZE_WORD
;

803 
FLASH
->
CR
 |
FLASH_CR_PG
;

805 *(
__IO
 
ut32_t
*)
Addss
 = 
Da
;

808 
us
 = 
	`FLASH_WaFLaOti
();

811 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

814  
us
;

815 
	}
}

830 
FLASH_Stus
 
	$FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
)

832 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

835 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

838 
us
 = 
	`FLASH_WaFLaOti
();

840 if(
us
 =
FLASH_COMPLETE
)

843 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

844 
FLASH
->
CR
 |
FLASH_PSIZE_HALF_WORD
;

845 
FLASH
->
CR
 |
FLASH_CR_PG
;

847 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

850 
us
 = 
	`FLASH_WaFLaOti
();

853 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

856  
us
;

857 
	}
}

872 
FLASH_Stus
 
	$FLASH_ProgmBy
(
ut32_t
 
Addss
, 
ut8_t
 
Da
)

874 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

877 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

880 
us
 = 
	`FLASH_WaFLaOti
();

882 if(
us
 =
FLASH_COMPLETE
)

885 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

886 
FLASH
->
CR
 |
FLASH_PSIZE_BYTE
;

887 
FLASH
->
CR
 |
FLASH_CR_PG
;

889 *(
__IO
 
ut8_t
*)
Addss
 = 
Da
;

892 
us
 = 
	`FLASH_WaFLaOti
();

895 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

899  
us
;

900 
	}
}

971 
	$FLASH_OB_Uock
()

973 if((
FLASH
->
OPTCR
 & 
FLASH_OPTCR_OPTLOCK
!
RESET
)

976 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY1
;

977 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY2
;

979 
	}
}

986 
	$FLASH_OB_Lock
()

989 
FLASH
->
OPTCR
 |
FLASH_OPTCR_OPTLOCK
;

990 
	}
}

1009 
	$FLASH_OB_WRPCfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
)

1011 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1014 
	`as_m
(
	`IS_OB_WRP
(
OB_WRP
));

1015 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1017 
us
 = 
	`FLASH_WaFLaOti
();

1019 if(
us
 =
FLASH_COMPLETE
)

1021 if(
NewS
 !
DISABLE
)

1023 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 &(~
OB_WRP
);

1027 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 |(ut16_t)
OB_WRP
;

1030 
	}
}

1051 
	$FLASH_OB_WRP1Cfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
)

1053 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1056 
	`as_m
(
	`IS_OB_WRP
(
OB_WRP
));

1057 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1059 
us
 = 
	`FLASH_WaFLaOti
();

1061 if(
us
 =
FLASH_COMPLETE
)

1063 if(
NewS
 !
DISABLE
)

1065 *(
__IO
 
ut16_t
*)
OPTCR1_BYTE2_ADDRESS
 &(~
OB_WRP
);

1069 *(
__IO
 
ut16_t
*)
OPTCR1_BYTE2_ADDRESS
 |(ut16_t)
OB_WRP
;

1072 
	}
}

1101 
	$FLASH_OB_PCROPSeiCfig
(
ut8_t
 
OB_PcROP
)

1103 
ut8_t
 
titmp
 = 0xFF;

1106 
	`as_m
(
	`IS_OB_PCROP_SELECT
(
OB_PcROP
));

1109 
titmp
 = (
ut8_t
)((*(
__IO
 ut8_*)
OPTCR_BYTE3_ADDRESS
) & (uint8_t)0x7F);

1111 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE3_ADDRESS
 = (ut8_t)(
OB_PcROP
 | 
titmp
);

1113 
	}
}

1132 
	$FLASH_OB_PCROPCfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
)

1134 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1137 
	`as_m
(
	`IS_OB_PCROP
(
OB_PCROP
));

1138 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1140 
us
 = 
	`FLASH_WaFLaOti
();

1142 if(
us
 =
FLASH_COMPLETE
)

1144 if(
NewS
 !
DISABLE
)

1146 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 |(ut16_t)
OB_PCROP
;

1150 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 &(~
OB_PCROP
);

1153 
	}
}

1169 
	$FLASH_OB_PCROP1Cfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
)

1171 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1174 
	`as_m
(
	`IS_OB_PCROP
(
OB_PCROP
));

1175 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1177 
us
 = 
	`FLASH_WaFLaOti
();

1179 if(
us
 =
FLASH_COMPLETE
)

1181 if(
NewS
 !
DISABLE
)

1183 *(
__IO
 
ut16_t
*)
OPTCR1_BYTE2_ADDRESS
 |(ut16_t)
OB_PCROP
;

1187 *(
__IO
 
ut16_t
*)
OPTCR1_BYTE2_ADDRESS
 &(~
OB_PCROP
);

1190 
	}
}

1205 
	$FLASH_OB_RDPCfig
(
ut8_t
 
OB_RDP
)

1207 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1210 
	`as_m
(
	`IS_OB_RDP
(
OB_RDP
));

1212 
us
 = 
	`FLASH_WaFLaOti
();

1214 if(
us
 =
FLASH_COMPLETE
)

1216 *(
__IO
 
ut8_t
*)
OPTCR_BYTE1_ADDRESS
 = 
OB_RDP
;

1219 
	}
}

1237 
	$FLASH_OB_UrCfig
(
ut8_t
 
OB_IWDG
, ut8_
OB_STOP
, ut8_
OB_STDBY
)

1239 
ut8_t
 
titmp
 = 0xFF;

1240 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1243 
	`as_m
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

1244 
	`as_m
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

1245 
	`as_m
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

1248 
us
 = 
	`FLASH_WaFLaOti
();

1250 if(
us
 =
FLASH_COMPLETE
)

1252 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

1254 
titmp
 = (
ut8_t
)((*(
__IO
 ut8_*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x1F);

1257 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
|| defed(
STM32F446xx
)

1259 
titmp
 = (
ut8_t
)((*(
__IO
 ut8_*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0F);

1263 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 = 
OB_IWDG
 | (ut8_t)(
OB_STDBY
 | (ut8_t)(
OB_STOP
 | ((ut8_t)
titmp
)));

1265 
	}
}

1278 
	$FLASH_OB_BoCfig
(
ut8_t
 
OB_BOOT
)

1281 
	`as_m
(
	`IS_OB_BOOT
(
OB_BOOT
));

1284 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 &(~
FLASH_OPTCR_BFB2
);

1285 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
OB_BOOT
;

1287 
	}
}

1299 
	$FLASH_OB_BORCfig
(
ut8_t
 
OB_BOR
)

1302 
	`as_m
(
	`IS_OB_BOR
(
OB_BOR
));

1305 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 &(~
FLASH_OPTCR_BOR_LEV
);

1306 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
OB_BOR
;

1308 
	}
}

1316 
FLASH_Stus
 
	$FLASH_OB_Launch
()

1318 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1321 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
FLASH_OPTCR_OPTSTRT
;

1324 
us
 = 
	`FLASH_WaFLaOti
();

1326  
us
;

1327 
	}
}

1335 
ut8_t
 
	$FLASH_OB_GUr
()

1338  (
ut8_t
)(
FLASH
->
OPTCR
 >> 5);

1339 
	}
}

1346 
ut16_t
 
	$FLASH_OB_GWRP
()

1349  (*(
__IO
 
ut16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

1350 
	}
}

1360 
ut16_t
 
	$FLASH_OB_GWRP1
()

1363  (*(
__IO
 
ut16_t
 *)(
OPTCR1_BYTE2_ADDRESS
));

1364 
	}
}

1374 
ut16_t
 
	$FLASH_OB_GPCROP
()

1377  (*(
__IO
 
ut16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

1378 
	}
}

1388 
ut16_t
 
	$FLASH_OB_GPCROP1
()

1391  (*(
__IO
 
ut16_t
 *)(
OPTCR1_BYTE2_ADDRESS
));

1392 
	}
}

1401 
FgStus
 
	$FLASH_OB_GRDP
()

1403 
FgStus
 
adus
 = 
RESET
;

1405 i((*(
__IO
 
ut8_t
*)(
OPTCR_BYTE1_ADDRESS
!(ut8_t)
OB_RDP_Lev_0
))

1407 
adus
 = 
SET
;

1411 
adus
 = 
RESET
;

1413  
adus
;

1414 
	}
}

1425 
ut8_t
 
	$FLASH_OB_GBOR
()

1428  (
ut8_t
)(*(
__IO
 ut8_*)(
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0C);

1429 
	}
}

1454 
	$FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
)

1457 
	`as_m
(
	`IS_FLASH_IT
(
FLASH_IT
));

1458 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1460 if(
NewS
 !
DISABLE
)

1463 
FLASH
->
CR
 |
FLASH_IT
;

1468 
FLASH
->
CR
 &~(
ut32_t
)
FLASH_IT
;

1470 
	}
}

1486 
FgStus
 
	$FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
)

1488 
FgStus
 
bus
 = 
RESET
;

1490 
	`as_m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
));

1492 if((
FLASH
->
SR
 & 
FLASH_FLAG
!(
ut32_t
)
RESET
)

1494 
bus
 = 
SET
;

1498 
bus
 = 
RESET
;

1501  
bus
;

1502 
	}
}

1517 
	$FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
)

1520 
	`as_m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
));

1523 
FLASH
->
SR
 = 
FLASH_FLAG
;

1524 
	}
}

1532 
FLASH_Stus
 
	$FLASH_GStus
()

1534 
FLASH_Stus
 
ashus
 = 
FLASH_COMPLETE
;

1536 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

1538 
ashus
 = 
FLASH_BUSY
;

1542 if((
FLASH
->
SR
 & 
FLASH_FLAG_WRPERR
!(
ut32_t
)0x00)

1544 
ashus
 = 
FLASH_ERROR_WRP
;

1548 if((
FLASH
->
SR
 & 
FLASH_FLAG_RDERR
!(
ut32_t
)0x00)

1550 
ashus
 = 
FLASH_ERROR_RD
;

1554 if((
FLASH
->
SR
 & (
ut32_t
)0xE0) != (uint32_t)0x00)

1556 
ashus
 = 
FLASH_ERROR_PROGRAM
;

1560 if((
FLASH
->
SR
 & 
FLASH_FLAG_OPERR
!(
ut32_t
)0x00)

1562 
ashus
 = 
FLASH_ERROR_OPERATION
;

1566 
ashus
 = 
FLASH_COMPLETE
;

1573  
ashus
;

1574 
	}
}

1582 
FLASH_Stus
 
	$FLASH_WaFLaOti
()

1584 
__IO
 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1587 
us
 = 
	`FLASH_GStus
();

1592 
us
 =
FLASH_BUSY
)

1594 
us
 = 
	`FLASH_GStus
();

1597  
us
;

1598 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_flash_ramfunc.c

58 
	~"m32f4xx_ash_mfunc.h
"

105 
__RAM_FUNC
 
	$FLASH_FshICmd
(
FuniڮS
 
NewS
)

107 i(
NewS
 !
DISABLE
)

110 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_FISSR
);

115 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_FISSR
);

117 
	}
}

128 
__RAM_FUNC
 
	$FLASH_FshS˕ModeCmd
(
FuniڮS
 
NewS
)

130 i(
NewS
 !
DISABLE
)

133 
	`SET_BIT
(
PWR
->
CR
, 
PWR_CR_FMSSR
);

138 
	`CLEAR_BIT
(
PWR
->
CR
, 
PWR_CR_FMSSR
);

140 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_fmc.c

36 
	~"m32f4xx_fmc.h
"

37 
	~"m32f4xx_rcc.h
"

49 cڡ 
FMC_NORSRAMTimgInTyDef
 
	gFMC_DeuTimgSu
 = {0x0F,

55 
FMC_AcssMode_A


59 
	#BCR_MBKEN_SET
 ((
ut32_t
)0x00000001)

	)

60 
	#BCR_MBKEN_RESET
 ((
ut32_t
)0x000FFFFE)

	)

61 
	#BCR_FACCEN_SET
 ((
ut32_t
)0x00000040)

	)

64 
	#PCR_PBKEN_SET
 ((
ut32_t
)0x00000004)

	)

65 
	#PCR_PBKEN_RESET
 ((
ut32_t
)0x000FFFFB)

	)

66 
	#PCR_ECCEN_SET
 ((
ut32_t
)0x00000040)

	)

67 
	#PCR_ECCEN_RESET
 ((
ut32_t
)0x000FFFBF)

	)

68 
	#PCR_MEMORYTYPE_NAND
 ((
ut32_t
)0x00000008)

	)

71 
	#SDCR_WrePrei_RESET
 ((
ut32_t
)0x00007DFF)

	)

74 
	#SDCMR_CTB1_RESET
 ((
ut32_t
)0x003FFFEF)

	)

75 
	#SDCMR_CTB2_RESET
 ((
ut32_t
)0x003FFFF7)

	)

76 
	#SDCMR_CTB1_2_RESET
 ((
ut32_t
)0x003FFFE7)

	)

136 
	$FMC_NORSRAMDeIn
(
ut32_t
 
FMC_Bk
)

139 
	`as_m
(
	`IS_FMC_NORSRAM_BANK
(
FMC_Bk
));

142 if(
FMC_Bk
 =
FMC_Bk1_NORSRAM1
)

144 
FMC_Bk1
->
BTCR
[
FMC_Bk
] = 0x000030DB;

149 
FMC_Bk1
->
BTCR
[
FMC_Bk
] = 0x000030D2;

151 
FMC_Bk1
->
BTCR
[
FMC_Bk
 + 1] = 0x0FFFFFFF;

152 
FMC_Bk1E
->
BWTR
[
FMC_Bk
] = 0x0FFFFFFF;

153 
	}
}

163 
	$FMC_NORSRAMIn
(
FMC_NORSRAMInTyDef
* 
FMC_NORSRAMInSu
)

165 
ut32_t
 
tm
 = 0, 
tmpb
 = 0, 
tmpbwr
 = 0;

168 
	`as_m
(
	`IS_FMC_NORSRAM_BANK
(
FMC_NORSRAMInSu
->
FMC_Bk
));

169 
	`as_m
(
	`IS_FMC_MUX
(
FMC_NORSRAMInSu
->
FMC_DaAddssMux
));

170 
	`as_m
(
	`IS_FMC_MEMORY
(
FMC_NORSRAMInSu
->
FMC_MemyTy
));

171 
	`as_m
(
	`IS_FMC_NORSRAM_MEMORY_WIDTH
(
FMC_NORSRAMInSu
->
FMC_MemyDaWidth
));

172 
	`as_m
(
	`IS_FMC_BURSTMODE
(
FMC_NORSRAMInSu
->
FMC_BurAcssMode
));

173 
	`as_m
(
	`IS_FMC_WAIT_POLARITY
(
FMC_NORSRAMInSu
->
FMC_WaSiglPެy
));

174 
	`as_m
(
	`IS_FMC_WRAP_MODE
(
FMC_NORSRAMInSu
->
FMC_WpMode
));

175 
	`as_m
(
	`IS_FMC_WAIT_SIGNAL_ACTIVE
(
FMC_NORSRAMInSu
->
FMC_WaSiglAive
));

176 
	`as_m
(
	`IS_FMC_WRITE_OPERATION
(
FMC_NORSRAMInSu
->
FMC_WreOti
));

177 
	`as_m
(
	`IS_FMC_WAITE_SIGNAL
(
FMC_NORSRAMInSu
->
FMC_WaSigl
));

178 
	`as_m
(
	`IS_FMC_EXTENDED_MODE
(
FMC_NORSRAMInSu
->
FMC_ExndedMode
));

179 
	`as_m
(
	`IS_FMC_ASYNWAIT
(
FMC_NORSRAMInSu
->
FMC_AsynchrousWa
));

180 
	`as_m
(
	`IS_FMC_WRITE_BURST
(
FMC_NORSRAMInSu
->
FMC_WreBur
));

181 
	`as_m
(
	`IS_FMC_CONTINOUS_CLOCK
(
FMC_NORSRAMInSu
->
FMC_CtousClock
));

182 
	`as_m
(
	`IS_FMC_ADDRESS_SETUP_TIME
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AddssSupTime
));

183 
	`as_m
(
	`IS_FMC_ADDRESS_HOLD_TIME
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AddssHdTime
));

184 
	`as_m
(
	`IS_FMC_DATASETUP_TIME
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_DaSupTime
));

185 
	`as_m
(
	`IS_FMC_TURNAROUND_TIME
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_BusTuAroundDuti
));

186 
	`as_m
(
	`IS_FMC_CLK_DIV
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_CLKDivisi
));

187 
	`as_m
(
	`IS_FMC_DATA_LATENCY
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_DaLcy
));

188 
	`as_m
(
	`IS_FMC_ACCESS_MODE
(
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AcssMode
));

191 
tmpb
 = 
FMC_Bk1
->
BTCR
[
FMC_NORSRAMInSu
->
FMC_Bk
];

195 
tmpb
 &((
ut32_t
)~(
FMC_BCR1_MBKEN
 | 
FMC_BCR1_MUXEN
 | 
FMC_BCR1_MTYP
 | \

196 
FMC_BCR1_MWID
 | 
FMC_BCR1_FACCEN
 | 
FMC_BCR1_BURSTEN
 | \

197 
FMC_BCR1_WAITPOL
 | 
FMC_BCR1_WRAPMOD
 | 
FMC_BCR1_WAITCFG
 | \

198 
FMC_BCR1_WREN
 | 
FMC_BCR1_WAITEN
 | 
FMC_BCR1_EXTMOD
 | \

199 
FMC_BCR1_ASYNCWAIT
| 
FMC_BCR1_CBURSTRW
 | 
FMC_BCR1_CCLKEN
));

202 
tmpb
 |(
ut32_t
)
FMC_NORSRAMInSu
->
FMC_DaAddssMux
 |

203 
FMC_NORSRAMInSu
->
FMC_MemyTy
 |

204 
FMC_NORSRAMInSu
->
FMC_MemyDaWidth
 |

205 
FMC_NORSRAMInSu
->
FMC_BurAcssMode
 |

206 
FMC_NORSRAMInSu
->
FMC_WaSiglPެy
 |

207 
FMC_NORSRAMInSu
->
FMC_WpMode
 |

208 
FMC_NORSRAMInSu
->
FMC_WaSiglAive
 |

209 
FMC_NORSRAMInSu
->
FMC_WreOti
 |

210 
FMC_NORSRAMInSu
->
FMC_WaSigl
 |

211 
FMC_NORSRAMInSu
->
FMC_ExndedMode
 |

212 
FMC_NORSRAMInSu
->
FMC_AsynchrousWa
 |

213 
FMC_NORSRAMInSu
->
FMC_WreBur
 |

214 
FMC_NORSRAMInSu
->
FMC_CtousClock
;

216 
FMC_Bk1
->
BTCR
[
FMC_NORSRAMInSu
->
FMC_Bk
] = 
tmpb
;

218 if(
FMC_NORSRAMInSu
->
FMC_MemyTy
 =
FMC_MemyTy_NOR
)

220 
FMC_Bk1
->
BTCR
[
FMC_NORSRAMInSu
->
FMC_Bk
] |(
ut32_t
)
BCR_FACCEN_SET
;

224 if((
FMC_NORSRAMInSu
->
FMC_CtousClock
 =
FMC_CClock_SyncAsync
&& (FMC_NORSRAMInSu->
FMC_Bk
 !
FMC_Bk1_NORSRAM1
))

226 
tm
 = (
ut32_t
)((
FMC_Bk1
->
BTCR
[
FMC_Bk1_NORSRAM1
+1]) & ~(((uint32_t)0x0F) << 20));

228 
FMC_Bk1
->
BTCR
[
FMC_Bk1_NORSRAM1
] |
FMC_NORSRAMInSu
->
FMC_CtousClock
;

229 
FMC_Bk1
->
BTCR
[
FMC_Bk1_NORSRAM1
] |
FMC_BurAcssMode_Eb
;

230 
FMC_Bk1
->
BTCR
[
FMC_Bk1_NORSRAM1
+1] = (
ut32_t
)(
tm
 | (((
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_CLKDivisi
)-1) << 20));

234 
FMC_Bk1
->
BTCR
[
FMC_NORSRAMInSu
->
FMC_Bk
+1] =

235 (
ut32_t
)
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AddssSupTime
 |

236 (
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AddssHdTime
 << 4) |

237 (
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_DaSupTime
 << 8) |

238 (
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_BusTuAroundDuti
 << 16) |

239 (
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_CLKDivisi
 << 20) |

240 (
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_DaLcy
 << 24) |

241 
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
->
FMC_AcssMode
;

244 if(
FMC_NORSRAMInSu
->
FMC_ExndedMode
 =
FMC_ExndedMode_Eb
)

246 
	`as_m
(
	`IS_FMC_ADDRESS_SETUP_TIME
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AddssSupTime
));

247 
	`as_m
(
	`IS_FMC_ADDRESS_HOLD_TIME
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AddssHdTime
));

248 
	`as_m
(
	`IS_FMC_DATASETUP_TIME
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_DaSupTime
));

249 
	`as_m
(
	`IS_FMC_TURNAROUND_TIME
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_BusTuAroundDuti
));

250 
	`as_m
(
	`IS_FMC_ACCESS_MODE
(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AcssMode
));

253 
tmpbwr
 = 
FMC_Bk1E
->
BWTR
[
FMC_NORSRAMInSu
->
FMC_Bk
];

256 
tmpbwr
 &((
ut32_t
)~(
FMC_BWTR1_ADDSET
 | 
FMC_BWTR1_ADDHLD
 | 
FMC_BWTR1_DATAST
 | \

257 
FMC_BWTR1_BUSTURN
 | 
FMC_BWTR1_ACCMOD
));

259 
tmpbwr
 |(
ut32_t
)(
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AddssSupTime
 |

260 (
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AddssHdTime
 << 4)|

261 (
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_DaSupTime
 << 8) |

262 (
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_BusTuAroundDuti
 << 16) |

263 
FMC_NORSRAMInSu
->
FMC_WreTimgSu
->
FMC_AcssMode
);

265 
FMC_Bk1E
->
BWTR
[
FMC_NORSRAMInSu
->
FMC_Bk
] = 
tmpbwr
;

269 
FMC_Bk1E
->
BWTR
[
FMC_NORSRAMInSu
->
FMC_Bk
] = 0x0FFFFFFF;

272 
	}
}

280 
	$FMC_NORSRAMSuIn
(
FMC_NORSRAMInTyDef
* 
FMC_NORSRAMInSu
)

283 
FMC_NORSRAMInSu
->
FMC_Bk
 = 
FMC_Bk1_NORSRAM1
;

284 
FMC_NORSRAMInSu
->
FMC_DaAddssMux
 = 
FMC_DaAddssMux_Eb
;

285 
FMC_NORSRAMInSu
->
FMC_MemyTy
 = 
FMC_MemyTy_SRAM
;

286 
FMC_NORSRAMInSu
->
FMC_MemyDaWidth
 = 
FMC_NORSRAM_MemyDaWidth_16b
;

287 
FMC_NORSRAMInSu
->
FMC_BurAcssMode
 = 
FMC_BurAcssMode_Dib
;

288 
FMC_NORSRAMInSu
->
FMC_AsynchrousWa
 = 
FMC_AsynchrousWa_Dib
;

289 
FMC_NORSRAMInSu
->
FMC_WaSiglPެy
 = 
FMC_WaSiglPެy_Low
;

290 
FMC_NORSRAMInSu
->
FMC_WpMode
 = 
FMC_WpMode_Dib
;

291 
FMC_NORSRAMInSu
->
FMC_WaSiglAive
 = 
FMC_WaSiglAive_BefeWaS
;

292 
FMC_NORSRAMInSu
->
FMC_WreOti
 = 
FMC_WreOti_Eb
;

293 
FMC_NORSRAMInSu
->
FMC_WaSigl
 = 
FMC_WaSigl_Eb
;

294 
FMC_NORSRAMInSu
->
FMC_ExndedMode
 = 
FMC_ExndedMode_Dib
;

295 
FMC_NORSRAMInSu
->
FMC_WreBur
 = 
FMC_WreBur_Dib
;

296 
FMC_NORSRAMInSu
->
FMC_CtousClock
 = 
FMC_CClock_SyncOy
;

298 
FMC_NORSRAMInSu
->
FMC_RdWreTimgSu
 = (
FMC_NORSRAMTimgInTyDef
*)&
FMC_DeuTimgSu
;

299 
FMC_NORSRAMInSu
->
FMC_WreTimgSu
 = (
FMC_NORSRAMTimgInTyDef
*)&
FMC_DeuTimgSu
;

300 
	}
}

313 
	$FMC_NORSRAMCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
)

315 
	`as_m
(
	`IS_FMC_NORSRAM_BANK
(
FMC_Bk
));

316 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

318 i(
NewS
 !
DISABLE
)

321 
FMC_Bk1
->
BTCR
[
FMC_Bk
] |
BCR_MBKEN_SET
;

326 
FMC_Bk1
->
BTCR
[
FMC_Bk
] &
BCR_MBKEN_RESET
;

328 
	}
}

386 
	$FMC_NANDDeIn
(
ut32_t
 
FMC_Bk
)

389 
	`as_m
(
	`IS_FMC_NAND_BANK
(
FMC_Bk
));

391 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

394 
FMC_Bk2
->
PCR2
 = 0x00000018;

395 
FMC_Bk2
->
SR2
 = 0x00000040;

396 
FMC_Bk2
->
PMEM2
 = 0xFCFCFCFC;

397 
FMC_Bk2
->
PATT2
 = 0xFCFCFCFC;

403 
FMC_Bk3
->
PCR3
 = 0x00000018;

404 
FMC_Bk3
->
SR3
 = 0x00000040;

405 
FMC_Bk3
->
PMEM3
 = 0xFCFCFCFC;

406 
FMC_Bk3
->
PATT3
 = 0xFCFCFCFC;

408 
	}
}

417 
	$FMC_NANDIn
(
FMC_NANDInTyDef
* 
FMC_NANDInSu
)

419 
ut32_t
 
tm
 = 0x00000000, 
tmmem
 = 0x00000000, 
tmt
 = 0x00000000;

422 
	`as_m
(
	`IS_FMC_NAND_BANK
(
FMC_NANDInSu
->
FMC_Bk
));

423 
	`as_m
(
	`IS_FMC_WAIT_FEATURE
(
FMC_NANDInSu
->
FMC_Wau
));

424 
	`as_m
(
	`IS_FMC_NAND_MEMORY_WIDTH
(
FMC_NANDInSu
->
FMC_MemyDaWidth
));

425 
	`as_m
(
	`IS_FMC_ECC_STATE
(
FMC_NANDInSu
->
FMC_ECC
));

426 
	`as_m
(
	`IS_FMC_ECCPAGE_SIZE
(
FMC_NANDInSu
->
FMC_ECCPageSize
));

427 
	`as_m
(
	`IS_FMC_TCLR_TIME
(
FMC_NANDInSu
->
FMC_TCLRSupTime
));

428 
	`as_m
(
	`IS_FMC_TAR_TIME
(
FMC_NANDInSu
->
FMC_TARSupTime
));

429 
	`as_m
(
	`IS_FMC_SETUP_TIME
(
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
));

430 
	`as_m
(
	`IS_FMC_WAIT_TIME
(
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
));

431 
	`as_m
(
	`IS_FMC_HOLD_TIME
(
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
));

432 
	`as_m
(
	`IS_FMC_HIZ_TIME
(
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
));

433 
	`as_m
(
	`IS_FMC_SETUP_TIME
(
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
));

434 
	`as_m
(
	`IS_FMC_WAIT_TIME
(
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
));

435 
	`as_m
(
	`IS_FMC_HOLD_TIME
(
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
));

436 
	`as_m
(
	`IS_FMC_HIZ_TIME
(
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
));

438 if(
FMC_NANDInSu
->
FMC_Bk
 =
FMC_Bk2_NAND
)

441 
tm
 = 
FMC_Bk2
->
PCR2
;

446 
tm
 = 
FMC_Bk3
->
PCR3
;

450 
tm
 &((
ut32_t
)~(
FMC_PCR2_PWAITEN
 | 
FMC_PCR2_PBKEN
 | 
FMC_PCR2_PTYP
 | \

451 
FMC_PCR2_PWID
 | 
FMC_PCR2_ECCEN
 | 
FMC_PCR2_TCLR
 | \

452 
FMC_PCR2_TAR
 | 
FMC_PCR2_ECCPS
));

455 
tm
 |(
ut32_t
)
FMC_NANDInSu
->
FMC_Wau
 |

456 
PCR_MEMORYTYPE_NAND
 |

457 
FMC_NANDInSu
->
FMC_MemyDaWidth
 |

458 
FMC_NANDInSu
->
FMC_ECC
 |

459 
FMC_NANDInSu
->
FMC_ECCPageSize
 |

460 (
FMC_NANDInSu
->
FMC_TCLRSupTime
 << 9 )|

461 (
FMC_NANDInSu
->
FMC_TARSupTime
 << 13);

463 if(
FMC_NANDInSu
->
FMC_Bk
 =
FMC_Bk2_NAND
)

466 
tmmem
 = 
FMC_Bk2
->
PMEM2
;

471 
tmmem
 = 
FMC_Bk3
->
PMEM3
;

475 
tmmem
 &((
ut32_t
)~(
FMC_PMEM2_MEMSET2
 | 
FMC_PMEM2_MEMWAIT2
 | 
FMC_PMEM2_MEMHOLD2
 | \

476 
FMC_PMEM2_MEMHIZ2
));

479 
tmmem
 |(
ut32_t
)
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
 |

480 (
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
 << 8) |

481 (
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
 << 16)|

482 (
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
 << 24);

484 if(
FMC_NANDInSu
->
FMC_Bk
 =
FMC_Bk2_NAND
)

487 
tmt
 = 
FMC_Bk2
->
PATT2
;

492 
tmt
 = 
FMC_Bk3
->
PATT3
;

496 
tmt
 &((
ut32_t
)~(
FMC_PATT2_ATTSET2
 | 
FMC_PATT2_ATTWAIT2
 | 
FMC_PATT2_ATTHOLD2
 | \

497 
FMC_PATT2_ATTHIZ2
));

500 
tmt
 |(
ut32_t
)
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
 |

501 (
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
 << 8) |

502 (
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
 << 16)|

503 (
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
 << 24);

505 if(
FMC_NANDInSu
->
FMC_Bk
 =
FMC_Bk2_NAND
)

508 
FMC_Bk2
->
PCR2
 = 
tm
;

509 
FMC_Bk2
->
PMEM2
 = 
tmmem
;

510 
FMC_Bk2
->
PATT2
 = 
tmt
;

515 
FMC_Bk3
->
PCR3
 = 
tm
;

516 
FMC_Bk3
->
PMEM3
 = 
tmmem
;

517 
FMC_Bk3
->
PATT3
 = 
tmt
;

519 
	}
}

528 
	$FMC_NANDSuIn
(
FMC_NANDInTyDef
* 
FMC_NANDInSu
)

531 
FMC_NANDInSu
->
FMC_Bk
 = 
FMC_Bk2_NAND
;

532 
FMC_NANDInSu
->
FMC_Wau
 = 
FMC_Wau_Dib
;

533 
FMC_NANDInSu
->
FMC_MemyDaWidth
 = 
FMC_NAND_MemyDaWidth_16b
;

534 
FMC_NANDInSu
->
FMC_ECC
 = 
FMC_ECC_Dib
;

535 
FMC_NANDInSu
->
FMC_ECCPageSize
 = 
FMC_ECCPageSize_256Bys
;

536 
FMC_NANDInSu
->
FMC_TCLRSupTime
 = 0x0;

537 
FMC_NANDInSu
->
FMC_TARSupTime
 = 0x0;

538 
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
 = 252;

539 
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
 = 252;

540 
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
 = 252;

541 
FMC_NANDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
 = 252;

542 
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
 = 252;

543 
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
 = 252;

544 
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
 = 252;

545 
FMC_NANDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
 = 252;

546 
	}
}

557 
	$FMC_NANDCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
)

559 
	`as_m
(
	`IS_FMC_NAND_BANK
(
FMC_Bk
));

560 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

562 i(
NewS
 !
DISABLE
)

565 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

567 
FMC_Bk2
->
PCR2
 |
PCR_PBKEN_SET
;

571 
FMC_Bk3
->
PCR3
 |
PCR_PBKEN_SET
;

577 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

579 
FMC_Bk2
->
PCR2
 &
PCR_PBKEN_RESET
;

583 
FMC_Bk3
->
PCR3
 &
PCR_PBKEN_RESET
;

586 
	}
}

597 
	$FMC_NANDECCCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
)

599 
	`as_m
(
	`IS_FMC_NAND_BANK
(
FMC_Bk
));

600 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

602 i(
NewS
 !
DISABLE
)

605 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

607 
FMC_Bk2
->
PCR2
 |
PCR_ECCEN_SET
;

611 
FMC_Bk3
->
PCR3
 |
PCR_ECCEN_SET
;

617 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

619 
FMC_Bk2
->
PCR2
 &
PCR_ECCEN_RESET
;

623 
FMC_Bk3
->
PCR3
 &
PCR_ECCEN_RESET
;

626 
	}
}

636 
ut32_t
 
	$FMC_GECC
(
ut32_t
 
FMC_Bk
)

638 
ut32_t
 
eccv
 = 0x00000000;

640 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

643 
eccv
 = 
FMC_Bk2
->
ECCR2
;

648 
eccv
 = 
FMC_Bk3
->
ECCR3
;

651 (
eccv
);

652 
	}
}

700 
	$FMC_PCCARDDeIn
()

703 
FMC_Bk4
->
PCR4
 = 0x00000018;

704 
FMC_Bk4
->
SR4
 = 0x00000000;

705 
FMC_Bk4
->
PMEM4
 = 0xFCFCFCFC;

706 
FMC_Bk4
->
PATT4
 = 0xFCFCFCFC;

707 
FMC_Bk4
->
PIO4
 = 0xFCFCFCFC;

708 
	}
}

717 
	$FMC_PCCARDIn
(
FMC_PCCARDInTyDef
* 
FMC_PCCARDInSu
)

720 
ut32_t
 
tm
 = 0, 
tmpmem
 = 0, 
tmt
 = 0, 
tmio
 = 0;

723 
	`as_m
(
	`IS_FMC_WAIT_FEATURE
(
FMC_PCCARDInSu
->
FMC_Wau
));

724 
	`as_m
(
	`IS_FMC_TCLR_TIME
(
FMC_PCCARDInSu
->
FMC_TCLRSupTime
));

725 
	`as_m
(
	`IS_FMC_TAR_TIME
(
FMC_PCCARDInSu
->
FMC_TARSupTime
));

727 
	`as_m
(
	`IS_FMC_SETUP_TIME
(
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
));

728 
	`as_m
(
	`IS_FMC_WAIT_TIME
(
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
));

729 
	`as_m
(
	`IS_FMC_HOLD_TIME
(
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
));

730 
	`as_m
(
	`IS_FMC_HIZ_TIME
(
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
));

732 
	`as_m
(
	`IS_FMC_SETUP_TIME
(
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
));

733 
	`as_m
(
	`IS_FMC_WAIT_TIME
(
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
));

734 
	`as_m
(
	`IS_FMC_HOLD_TIME
(
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
));

735 
	`as_m
(
	`IS_FMC_HIZ_TIME
(
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
));

736 
	`as_m
(
	`IS_FMC_SETUP_TIME
(
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_SupTime
));

737 
	`as_m
(
	`IS_FMC_WAIT_TIME
(
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_WaSupTime
));

738 
	`as_m
(
	`IS_FMC_HOLD_TIME
(
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HdSupTime
));

739 
	`as_m
(
	`IS_FMC_HIZ_TIME
(
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HiZSupTime
));

742 
tm
 = 
FMC_Bk4
->
PCR4
;

745 
tm
 &((
ut32_t
)~(
FMC_PCR4_TAR
 | 
FMC_PCR4_TCLR
 | 
FMC_PCR4_PWAITEN
 | \

746 
FMC_PCR4_PWID
));

749 
tm
 |(
ut32_t
)
FMC_PCCARDInSu
->
FMC_Wau
 |

750 
FMC_NAND_MemyDaWidth_16b
 |

751 (
FMC_PCCARDInSu
->
FMC_TCLRSupTime
 << 9) |

752 (
FMC_PCCARDInSu
->
FMC_TARSupTime
 << 13);

754 
FMC_Bk4
->
PCR4
 = 
tm
;

757 
tmpmem
 = 
FMC_Bk4
->
PMEM4
;

760 
tmpmem
 &((
ut32_t
)~(
FMC_PMEM4_MEMSET4
 | 
FMC_PMEM4_MEMWAIT4
 | 
FMC_PMEM4_MEMHOLD4
 | \

761 
FMC_PMEM4_MEMHIZ4
));

764 
tmpmem
 |(
ut32_t
)
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
 |

765 (
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
 << 8) |

766 (
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
 << 16)|

767 (
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
 << 24);

769 
FMC_Bk4
->
PMEM4
 = 
tmpmem
;

772 
tmt
 = 
FMC_Bk4
->
PATT4
;

775 
tmt
 &((
ut32_t
)~(
FMC_PATT4_ATTSET4
 | 
FMC_PATT4_ATTWAIT4
 | 
FMC_PATT4_ATTHOLD4
 | \

776 
FMC_PATT4_ATTHIZ4
));

779 
tmt
 |(
ut32_t
)
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
 |

780 (
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
 << 8) |

781 (
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
 << 16)|

782 (
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
 << 24);

784 
FMC_Bk4
->
PATT4
 = 
tmt
;

787 
tmio
 = 
FMC_Bk4
->
PIO4
;

790 
tmio
 &((
ut32_t
)~(
FMC_PIO4_IOSET4
 | 
FMC_PIO4_IOWAIT4
 | 
FMC_PIO4_IOHOLD4
 | \

791 
FMC_PIO4_IOHIZ4
));

794 
tmio
 |(
ut32_t
)
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_SupTime
 |

795 (
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_WaSupTime
 << 8) |

796 (
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HdSupTime
 << 16)|

797 (
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HiZSupTime
 << 24);

799 
FMC_Bk4
->
PIO4
 = 
tmio
;

800 
	}
}

808 
	$FMC_PCCARDSuIn
(
FMC_PCCARDInTyDef
* 
FMC_PCCARDInSu
)

811 
FMC_PCCARDInSu
->
FMC_Wau
 = 
FMC_Wau_Dib
;

812 
FMC_PCCARDInSu
->
FMC_TCLRSupTime
 = 0;

813 
FMC_PCCARDInSu
->
FMC_TARSupTime
 = 0;

814 
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_SupTime
 = 252;

815 
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_WaSupTime
 = 252;

816 
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HdSupTime
 = 252;

817 
FMC_PCCARDInSu
->
FMC_CommSTimgSu
->
FMC_HiZSupTime
 = 252;

818 
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_SupTime
 = 252;

819 
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_WaSupTime
 = 252;

820 
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HdSupTime
 = 252;

821 
FMC_PCCARDInSu
->
FMC_AribuSTimgSu
->
FMC_HiZSupTime
 = 252;

822 
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_SupTime
 = 252;

823 
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_WaSupTime
 = 252;

824 
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HdSupTime
 = 252;

825 
FMC_PCCARDInSu
->
FMC_IOSTimgSu
->
FMC_HiZSupTime
 = 252;

826 
	}
}

834 
	$FMC_PCCARDCmd
(
FuniڮS
 
NewS
)

836 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

838 i(
NewS
 !
DISABLE
)

841 
FMC_Bk4
->
PCR4
 |
PCR_PBKEN_SET
;

846 
FMC_Bk4
->
PCR4
 &
PCR_PBKEN_RESET
;

848 
	}
}

906 
	$FMC_SDRAMDeIn
(
ut32_t
 
FMC_Bk
)

909 
	`as_m
(
	`IS_FMC_SDRAM_BANK
(
FMC_Bk
));

911 
FMC_Bk5_6
->
SDCR
[
FMC_Bk
] = 0x000002D0;

912 
FMC_Bk5_6
->
SDTR
[
FMC_Bk
] = 0x0FFFFFFF;

913 
FMC_Bk5_6
->
SDCMR
 = 0x00000000;

914 
FMC_Bk5_6
->
SDRTR
 = 0x00000000;

915 
FMC_Bk5_6
->
SDSR
 = 0x00000000;

916 
	}
}

926 
	$FMC_SDRAMIn
(
FMC_SDRAMInTyDef
* 
FMC_SDRAMInSu
)

929 
ut32_t
 
tm1
 = 0, 
tm2
 = 0, 
tm3
 = 0, 
tm4
 = 0;

934 
	`as_m
(
	`IS_FMC_SDRAM_BANK
(
FMC_SDRAMInSu
->
FMC_Bk
));

935 
	`as_m
(
	`IS_FMC_COLUMNBITS_NUMBER
(
FMC_SDRAMInSu
->
FMC_CumnBsNumb
));

936 
	`as_m
(
	`IS_FMC_ROWBITS_NUMBER
(
FMC_SDRAMInSu
->
FMC_RowBsNumb
));

937 
	`as_m
(
	`IS_FMC_SDMEMORY_WIDTH
(
FMC_SDRAMInSu
->
FMC_SDMemyDaWidth
));

938 
	`as_m
(
	`IS_FMC_INTERNALBANK_NUMBER
(
FMC_SDRAMInSu
->
FMC_IlBkNumb
));

939 
	`as_m
(
	`IS_FMC_CAS_LATENCY
(
FMC_SDRAMInSu
->
FMC_CASLcy
));

940 
	`as_m
(
	`IS_FMC_WRITE_PROTECTION
(
FMC_SDRAMInSu
->
FMC_WrePrei
));

941 
	`as_m
(
	`IS_FMC_SDCLOCK_PERIOD
(
FMC_SDRAMInSu
->
FMC_SDClockPiod
));

942 
	`as_m
(
	`IS_FMC_READ_BURST
(
FMC_SDRAMInSu
->
FMC_RdBur
));

943 
	`as_m
(
	`IS_FMC_READPIPE_DELAY
(
FMC_SDRAMInSu
->
FMC_RdPeDay
));

946 
	`as_m
(
	`IS_FMC_LOADTOACTIVE_DELAY
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_LdToAiveDay
));

947 
	`as_m
(
	`IS_FMC_EXITSELFREFRESH_DELAY
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_ExSfReeshDay
));

948 
	`as_m
(
	`IS_FMC_SELFREFRESH_TIME
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_SfReeshTime
));

949 
	`as_m
(
	`IS_FMC_ROWCYCLE_DELAY
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RowCyeDay
));

950 
	`as_m
(
	`IS_FMC_WRITE_RECOVERY_TIME
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_WreRecovyTime
));

951 
	`as_m
(
	`IS_FMC_RP_DELAY
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RPDay
));

952 
	`as_m
(
	`IS_FMC_RCD_DELAY
(
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RCDDay
));

955 
tm1
 = 
FMC_Bk5_6
->
SDCR
[
FMC_SDRAMInSu
->
FMC_Bk
];

958 
tm1
 &((
ut32_t
)~(
FMC_SDCR1_NC
 | 
FMC_SDCR1_NR
 | 
FMC_SDCR1_MWID
 | \

959 
FMC_SDCR1_NB
 | 
FMC_SDCR1_CAS
 | 
FMC_SDCR1_WP
 | \

960 
FMC_SDCR1_SDCLK
 | 
FMC_SDCR1_RBURST
 | 
FMC_SDCR1_RPIPE
));

963 
tm1
 |(
ut32_t
)
FMC_SDRAMInSu
->
FMC_CumnBsNumb
 |

964 
FMC_SDRAMInSu
->
FMC_RowBsNumb
 |

965 
FMC_SDRAMInSu
->
FMC_SDMemyDaWidth
 |

966 
FMC_SDRAMInSu
->
FMC_IlBkNumb
 |

967 
FMC_SDRAMInSu
->
FMC_CASLcy
 |

968 
FMC_SDRAMInSu
->
FMC_WrePrei
 |

969 
FMC_SDRAMInSu
->
FMC_SDClockPiod
 |

970 
FMC_SDRAMInSu
->
FMC_RdBur
 |

971 
FMC_SDRAMInSu
->
FMC_RdPeDay
;

973 if(
FMC_SDRAMInSu
->
FMC_Bk
 =
FMC_Bk1_SDRAM
 )

975 
FMC_Bk5_6
->
SDCR
[
FMC_SDRAMInSu
->
FMC_Bk
] = 
tm1
;

980 
tm3
 = 
FMC_Bk5_6
->
SDCR
[
FMC_Bk1_SDRAM
];

983 
tm3
 &((
ut32_t
)~(
FMC_SDCR1_NC
 | 
FMC_SDCR1_NR
 | 
FMC_SDCR1_MWID
 | \

984 
FMC_SDCR1_NB
 | 
FMC_SDCR1_CAS
 | 
FMC_SDCR1_WP
 | \

985 
FMC_SDCR1_SDCLK
 | 
FMC_SDCR1_RBURST
 | 
FMC_SDCR1_RPIPE
));

987 
tm3
 |(
ut32_t
)
FMC_SDRAMInSu
->
FMC_SDClockPiod
 |

988 
FMC_SDRAMInSu
->
FMC_RdBur
 |

989 
FMC_SDRAMInSu
->
FMC_RdPeDay
;

991 
FMC_Bk5_6
->
SDCR
[
FMC_Bk1_SDRAM
] = 
tm3
;

992 
FMC_Bk5_6
->
SDCR
[
FMC_SDRAMInSu
->
FMC_Bk
] = 
tm1
;

995 if(
FMC_SDRAMInSu
->
FMC_Bk
 =
FMC_Bk1_SDRAM
 )

998 
tm2
 = 
FMC_Bk5_6
->
SDTR
[
FMC_SDRAMInSu
->
FMC_Bk
];

1001 
tm2
 &((
ut32_t
)~(
FMC_SDTR1_TMRD
 | 
FMC_SDTR1_TXSR
 | 
FMC_SDTR1_TRAS
 | \

1002 
FMC_SDTR1_TRC
 | 
FMC_SDTR1_TWR
 | 
FMC_SDTR1_TRP
 | \

1003 
FMC_SDTR1_TRCD
));

1005 
tm2
 |(
ut32_t
)((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_LdToAiveDay
)-1) |

1006 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_ExSfReeshDay
)-1) << 4) |

1007 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_SfReeshTime
)-1) << 8) |

1008 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RowCyeDay
)-1) << 12) |

1009 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_WreRecovyTime
)-1) << 16) |

1010 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RPDay
)-1) << 20) |

1011 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RCDDay
)-1) << 24);

1013 
FMC_Bk5_6
->
SDTR
[
FMC_SDRAMInSu
->
FMC_Bk
] = 
tm2
;

1018 
tm2
 = 
FMC_Bk5_6
->
SDTR
[
FMC_SDRAMInSu
->
FMC_Bk
];

1021 
tm2
 &((
ut32_t
)~(
FMC_SDTR1_TMRD
 | 
FMC_SDTR1_TXSR
 | 
FMC_SDTR1_TRAS
 | \

1022 
FMC_SDTR1_TRC
 | 
FMC_SDTR1_TWR
 | 
FMC_SDTR1_TRP
 | \

1023 
FMC_SDTR1_TRCD
));

1025 
tm2
 |(
ut32_t
)((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_LdToAiveDay
)-1) |

1026 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_ExSfReeshDay
)-1) << 4) |

1027 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_SfReeshTime
)-1) << 8) |

1028 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_WreRecovyTime
)-1) << 16);

1031 
tm4
 = 
FMC_Bk5_6
->
SDTR
[
FMC_Bk1_SDRAM
];

1034 
tm4
 &((
ut32_t
)~(
FMC_SDTR1_TMRD
 | 
FMC_SDTR1_TXSR
 | 
FMC_SDTR1_TRAS
 | \

1035 
FMC_SDTR1_TRC
 | 
FMC_SDTR1_TWR
 | 
FMC_SDTR1_TRP
 | \

1036 
FMC_SDTR1_TRCD
));

1038 
tm4
 |(
ut32_t
)(((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RowCyeDay
)-1) << 12) |

1039 (((
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RPDay
)-1) << 20);

1041 
FMC_Bk5_6
->
SDTR
[
FMC_Bk1_SDRAM
] = 
tm4
;

1042 
FMC_Bk5_6
->
SDTR
[
FMC_SDRAMInSu
->
FMC_Bk
] = 
tm2
;

1045 
	}
}

1053 
	$FMC_SDRAMSuIn
(
FMC_SDRAMInTyDef
* 
FMC_SDRAMInSu
)

1056 
FMC_SDRAMInSu
->
FMC_Bk
 = 
FMC_Bk1_SDRAM
;

1057 
FMC_SDRAMInSu
->
FMC_CumnBsNumb
 = 
FMC_CumnBs_Numb_8b
;

1058 
FMC_SDRAMInSu
->
FMC_RowBsNumb
 = 
FMC_RowBs_Numb_11b
;

1059 
FMC_SDRAMInSu
->
FMC_SDMemyDaWidth
 = 
FMC_SDMemy_Width_16b
;

1060 
FMC_SDRAMInSu
->
FMC_IlBkNumb
 = 
FMC_IlBk_Numb_4
;

1061 
FMC_SDRAMInSu
->
FMC_CASLcy
 = 
FMC_CAS_Lcy_1
;

1062 
FMC_SDRAMInSu
->
FMC_WrePrei
 = 
FMC_Wre_Prei_Eb
;

1063 
FMC_SDRAMInSu
->
FMC_SDClockPiod
 = 
FMC_SDClock_Dib
;

1064 
FMC_SDRAMInSu
->
FMC_RdBur
 = 
FMC_Rd_Bur_Dib
;

1065 
FMC_SDRAMInSu
->
FMC_RdPeDay
 = 
FMC_RdPe_Day_0
;

1067 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_LdToAiveDay
 = 16;

1068 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_ExSfReeshDay
 = 16;

1069 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_SfReeshTime
 = 16;

1070 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RowCyeDay
 = 16;

1071 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_WreRecovyTime
 = 16;

1072 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RPDay
 = 16;

1073 
FMC_SDRAMInSu
->
FMC_SDRAMTimgSu
->
FMC_RCDDay
 = 16;

1075 
	}
}

1083 
	$FMC_SDRAMCmdCfig
(
FMC_SDRAMCommdTyDef
* 
FMC_SDRAMCommdSu
)

1085 
ut32_t
 
tm
 = 0x0;

1088 
	`as_m
(
	`IS_FMC_COMMAND_MODE
(
FMC_SDRAMCommdSu
->
FMC_CommdMode
));

1089 
	`as_m
(
	`IS_FMC_COMMAND_TARGET
(
FMC_SDRAMCommdSu
->
FMC_CommdTg
));

1090 
	`as_m
(
	`IS_FMC_AUTOREFRESH_NUMBER
(
FMC_SDRAMCommdSu
->
FMC_AutoReeshNumb
));

1091 
	`as_m
(
	`IS_FMC_MODE_REGISTER
(
FMC_SDRAMCommdSu
->
FMC_ModeRegiDefi
));

1093 
tm
 = (
ut32_t
)(
FMC_SDRAMCommdSu
->
FMC_CommdMode
 |

1094 
FMC_SDRAMCommdSu
->
FMC_CommdTg
 |

1095 (((
FMC_SDRAMCommdSu
->
FMC_AutoReeshNumb
)-1)<<5) |

1096 ((
FMC_SDRAMCommdSu
->
FMC_ModeRegiDefi
)<<9));

1098 
FMC_Bk5_6
->
SDCMR
 = 
tm
;

1100 
	}
}

1109 
ut32_t
 
	$FMC_GModeStus
(
ut32_t
 
SDRAM_Bk
)

1111 
ut32_t
 
tmeg
 = 0;

1114 
	`as_m
(
	`IS_FMC_SDRAM_BANK
(
SDRAM_Bk
));

1117 if(
SDRAM_Bk
 =
FMC_Bk1_SDRAM
)

1119 
tmeg
 = (
ut32_t
)(
FMC_Bk5_6
->
SDSR
 & 
FMC_SDSR_MODES1
);

1123 
tmeg
 = ((
ut32_t
)(
FMC_Bk5_6
->
SDSR
 & 
FMC_SDSR_MODES2
) >> 2);

1127  
tmeg
;

1128 
	}
}

1135 
	$FMC_SReeshCou
(
ut32_t
 
FMC_Cou
)

1138 
	`as_m
(
	`IS_FMC_REFRESH_COUNT
(
FMC_Cou
));

1140 
FMC_Bk5_6
->
SDRTR
 |(
FMC_Cou
<<1);

1142 
	}
}

1149 
	$FMC_SAutoReesh_Numb
(
ut32_t
 
FMC_Numb
)

1152 
	`as_m
(
	`IS_FMC_AUTOREFRESH_NUMBER
(
FMC_Numb
));

1154 
FMC_Bk5_6
->
SDCMR
 |(
FMC_Numb
 << 5);

1155 
	}
}

1165 
	$FMC_SDRAMWrePreiCfig
(
ut32_t
 
SDRAM_Bk
, 
FuniڮS
 
NewS
)

1168 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1169 
	`as_m
(
	`IS_FMC_SDRAM_BANK
(
SDRAM_Bk
));

1171 i(
NewS
 !
DISABLE
)

1173 
FMC_Bk5_6
->
SDCR
[
SDRAM_Bk
] |
FMC_Wre_Prei_Eb
;

1177 
FMC_Bk5_6
->
SDCR
[
SDRAM_Bk
] &
SDCR_WrePrei_RESET
;

1180 
	}
}

1217 
	$FMC_ITCfig
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
, 
FuniڮS
 
NewS
)

1219 
	`as_m
(
	`IS_FMC_IT_BANK
(
FMC_Bk
));

1220 
	`as_m
(
	`IS_FMC_IT
(
FMC_IT
));

1221 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1223 i(
NewS
 !
DISABLE
)

1226 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1228 
FMC_Bk2
->
SR2
 |
FMC_IT
;

1231 i(
FMC_Bk
 =
FMC_Bk3_NAND
)

1233 
FMC_Bk3
->
SR3
 |
FMC_IT
;

1236 i(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1238 
FMC_Bk4
->
SR4
 |
FMC_IT
;

1244 
FMC_Bk5_6
->
SDRTR
 |
FMC_IT
;

1250 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1253 
FMC_Bk2
->
SR2
 &(
ut32_t
)~
FMC_IT
;

1256 i(
FMC_Bk
 =
FMC_Bk3_NAND
)

1258 
FMC_Bk3
->
SR3
 &(
ut32_t
)~
FMC_IT
;

1261 if(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1263 
FMC_Bk4
->
SR4
 &(
ut32_t
)~
FMC_IT
;

1269 
FMC_Bk5_6
->
SDRTR
 &(
ut32_t
)~
FMC_IT
;

1272 
	}
}

1294 
FgStus
 
	$FMC_GFgStus
(
ut32_t
 
FMC_Bk
, ut32_
FMC_FLAG
)

1296 
FgStus
 
bus
 = 
RESET
;

1297 
ut32_t
 
tmp
 = 0x00000000;

1300 
	`as_m
(
	`IS_FMC_GETFLAG_BANK
(
FMC_Bk
));

1301 
	`as_m
(
	`IS_FMC_GET_FLAG
(
FMC_FLAG
));

1303 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1305 
tmp
 = 
FMC_Bk2
->
SR2
;

1307 if(
FMC_Bk
 =
FMC_Bk3_NAND
)

1309 
tmp
 = 
FMC_Bk3
->
SR3
;

1311 if(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1313 
tmp
 = 
FMC_Bk4
->
SR4
;

1317 
tmp
 = 
FMC_Bk5_6
->
SDSR
;

1321 i((
tmp
 & 
FMC_FLAG
) != FMC_FLAG )

1323 
bus
 = 
RESET
;

1327 
bus
 = 
SET
;

1330  
bus
;

1331 
	}
}

1350 
	$FMC_CˬFg
(
ut32_t
 
FMC_Bk
, ut32_
FMC_FLAG
)

1353 
	`as_m
(
	`IS_FMC_GETFLAG_BANK
(
FMC_Bk
));

1354 
	`as_m
(
	`IS_FMC_CLEAR_FLAG
(
FMC_FLAG
)) ;

1356 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1358 
FMC_Bk2
->
SR2
 &(~
FMC_FLAG
);

1360 if(
FMC_Bk
 =
FMC_Bk3_NAND
)

1362 
FMC_Bk3
->
SR3
 &(~
FMC_FLAG
);

1364 if(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1366 
FMC_Bk4
->
SR4
 &(~
FMC_FLAG
);

1371 
FMC_Bk5_6
->
SDRTR
 &(~
FMC_FLAG
);

1374 
	}
}

1393 
ITStus
 
	$FMC_GITStus
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
)

1395 
ITStus
 
bus
 = 
RESET
;

1396 
ut32_t
 
tmp
 = 0x0;

1397 
ut32_t
 
tmp2
 = 0x0;

1398 
ut32_t
 
us
 = 0x0;

1399 
ut32_t
 
ab
 = 0x0;

1402 
	`as_m
(
	`IS_FMC_IT_BANK
(
FMC_Bk
));

1403 
	`as_m
(
	`IS_FMC_GET_IT
(
FMC_IT
));

1405 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1407 
tmp
 = 
FMC_Bk2
->
SR2
;

1409 if(
FMC_Bk
 =
FMC_Bk3_NAND
)

1411 
tmp
 = 
FMC_Bk3
->
SR3
;

1413 if(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1415 
tmp
 = 
FMC_Bk4
->
SR4
;

1420 
tmp
 = 
FMC_Bk5_6
->
SDRTR
;

1421 
tmp2
 = 
FMC_Bk5_6
->
SDSR
;

1425 
ab
 = 
tmp
 & 
FMC_IT
;

1428 if((
FMC_Bk
 =
FMC_Bk1_SDRAM
|| (FMC_Bk =
FMC_Bk2_SDRAM
))

1430 
us
 = 
tmp2
 & 
FMC_SDSR_RE
;

1434 
us
 = 
tmp
 & (
FMC_IT
 >> 3);

1437 i((
us
 !(
ut32_t
)
RESET
&& (
ab
 != (uint32_t)RESET))

1439 
bus
 = 
SET
;

1443 
bus
 = 
RESET
;

1445  
bus
;

1446 
	}
}

1465 
	$FMC_CˬITPdgB
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
)

1468 
	`as_m
(
	`IS_FMC_IT_BANK
(
FMC_Bk
));

1469 
	`as_m
(
	`IS_FMC_IT
(
FMC_IT
));

1471 if(
FMC_Bk
 =
FMC_Bk2_NAND
)

1473 
FMC_Bk2
->
SR2
 &~(
FMC_IT
 >> 3);

1475 if(
FMC_Bk
 =
FMC_Bk3_NAND
)

1477 
FMC_Bk3
->
SR3
 &~(
FMC_IT
 >> 3);

1479 if(
FMC_Bk
 =
FMC_Bk4_PCCARD
)

1481 
FMC_Bk4
->
SR4
 &~(
FMC_IT
 >> 3);

1486 
FMC_Bk5_6
->
SDRTR
 |
FMC_SDRTR_CRE
;

1488 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_fmpi2c.c

79 
	~"m32f4xx_fmpi2c.h
"

80 
	~"m32f4xx_rcc.h
"

90 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F446xx
)

94 
	#CR1_CLEAR_MASK
 ((
ut32_t
)0x00CFE0FF

	)

95 
	#CR2_CLEAR_MASK
 ((
ut32_t
)0x07FF7FFF

	)

96 
	#TIMING_CLEAR_MASK
 ((
ut32_t
)0xF0FFFFFF

	)

97 
	#ERROR_IT_MASK
 ((
ut32_t
)0x00003F00

	)

98 
	#TC_IT_MASK
 ((
ut32_t
)0x000000C0

	)

145 
	$FMPI2C_DeIn
(
FMPI2C_TyDef
* 
FMPI2Cx
)

148 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

150 i(
FMPI2Cx
 =
FMPI2C1
)

153 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_FMPI2C1
, 
ENABLE
);

155 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_FMPI2C1
, 
DISABLE
);

157 
	}
}

167 
	$FMPI2C_In
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FMPI2C_InTyDef
* 
FMPI2C_InSu
)

169 
ut32_t
 
tmeg
 = 0;

172 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

173 
	`as_m
(
	`IS_FMPI2C_ANALOG_FILTER
(
FMPI2C_InSu
->
FMPI2C_AlogFr
));

174 
	`as_m
(
	`IS_FMPI2C_DIGITAL_FILTER
(
FMPI2C_InSu
->
FMPI2C_DigFr
));

175 
	`as_m
(
	`IS_FMPI2C_MODE
(
FMPI2C_InSu
->
FMPI2C_Mode
));

176 
	`as_m
(
	`IS_FMPI2C_OWN_ADDRESS1
(
FMPI2C_InSu
->
FMPI2C_OwnAddss1
));

177 
	`as_m
(
	`IS_FMPI2C_ACK
(
FMPI2C_InSu
->
FMPI2C_Ack
));

178 
	`as_m
(
	`IS_FMPI2C_ACKNOWLEDGE_ADDRESS
(
FMPI2C_InSu
->
FMPI2C_AcknowdgedAddss
));

181 
FMPI2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
FMPI2C_CR1_PE
);

185 
tmeg
 = 
FMPI2Cx
->
CR1
;

187 
tmeg
 &
CR1_CLEAR_MASK
;

191 
tmeg
 |(
ut32_t
)
FMPI2C_InSu
->
FMPI2C_AlogFr
 |(FMPI2C_InSu->
FMPI2C_DigFr
 << 8);

194 
FMPI2Cx
->
CR1
 = 
tmeg
;

200 
FMPI2Cx
->
TIMINGR
 = 
FMPI2C_InSu
->
FMPI2C_Timg
 & 
TIMING_CLEAR_MASK
;

203 
FMPI2Cx
->
CR1
 |
FMPI2C_CR1_PE
;

207 
tmeg
 = 0;

209 
FMPI2Cx
->
OAR1
 = (
ut32_t
)
tmeg
;

211 
FMPI2Cx
->
OAR2
 = (
ut32_t
)
tmeg
;

215 
tmeg
 = (
ut32_t
)((ut32_t)
FMPI2C_InSu
->
FMPI2C_AcknowdgedAddss
 | \

216 (
ut32_t
)
FMPI2C_InSu
->
FMPI2C_OwnAddss1
);

218 
FMPI2Cx
->
OAR1
 = 
tmeg
;

220 
FMPI2Cx
->
OAR1
 |
FMPI2C_OAR1_OA1EN
;

225 
tmeg
 = 
FMPI2C_InSu
->
FMPI2C_Mode
;

227 
FMPI2Cx
->
CR1
 |
tmeg
;

231 
tmeg
 = 
FMPI2Cx
->
CR2
;

233 
tmeg
 &
CR2_CLEAR_MASK
;

236 
tmeg
 |
FMPI2C_InSu
->
FMPI2C_Ack
;

238 
FMPI2Cx
->
CR2
 = 
tmeg
;

239 
	}
}

246 
	$FMPI2C_SuIn
(
FMPI2C_InTyDef
* 
FMPI2C_InSu
)

250 
FMPI2C_InSu
->
FMPI2C_Timg
 = 0;

252 
FMPI2C_InSu
->
FMPI2C_AlogFr
 = 
FMPI2C_AlogFr_Eb
;

254 
FMPI2C_InSu
->
FMPI2C_DigFr
 = 0;

256 
FMPI2C_InSu
->
FMPI2C_Mode
 = 
FMPI2C_Mode_FMPI2C
;

258 
FMPI2C_InSu
->
FMPI2C_OwnAddss1
 = 0;

260 
FMPI2C_InSu
->
FMPI2C_Ack
 = 
FMPI2C_Ack_Dib
;

262 
FMPI2C_InSu
->
FMPI2C_AcknowdgedAddss
 = 
FMPI2C_AcknowdgedAddss_7b
;

263 
	}
}

272 
	$FMPI2C_Cmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
)

275 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

276 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

277 i(
NewS
 !
DISABLE
)

280 
FMPI2Cx
->
CR1
 |
FMPI2C_CR1_PE
;

285 
FMPI2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
FMPI2C_CR1_PE
);

287 
	}
}

295 
	$FMPI2C_SoweRetCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
)

298 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

301 
FMPI2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
FMPI2C_CR1_PE
);

305 *(
__IO
 
ut32_t
 *)(ut32_t)
FMPI2Cx
;

308 
FMPI2Cx
->
CR1
 |
FMPI2C_CR1_PE
;

309 
	}
}

327 
	$FMPI2C_ITCfig
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut32_t
 
FMPI2C_IT
, 
FuniڮS
 
NewS
)

330 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

331 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

332 
	`as_m
(
	`IS_FMPI2C_CONFIG_IT
(
FMPI2C_IT
));

334 i(
NewS
 !
DISABLE
)

337 
FMPI2Cx
->
CR1
 |
FMPI2C_IT
;

342 
FMPI2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
FMPI2C_IT
);

344 
	}
}

353 
	$FMPI2C_SchClockCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
)

356 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

357 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

359 i(
NewS
 !
DISABLE
)

362 
FMPI2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
FMPI2C_CR1_NOSTRETCH
);

367 
FMPI2Cx
->
CR1
 |
FMPI2C_CR1_NOSTRETCH
;

369 
	}
}

378 
	$FMPI2C_DuAddssCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
)

381 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

382 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

384 i(
NewS
 !
DISABLE
)

387 
FMPI2Cx
->
OAR2
 |
FMPI2C_OAR2_OA2EN
;

392 
FMPI2Cx
->
OAR2
 &(
ut32_t
)~((ut32_t)
FMPI2C_OAR2_OA2EN
);

394 
	}
}

412 
	$FMPI2C_OwnAddss2Cfig
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut16_t
 
Addss
, 
ut8_t
 
Mask
)

414 
ut32_t
 
tmeg
 = 0;

417 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

418 
	`as_m
(
	`IS_FMPI2C_OWN_ADDRESS2
(
Addss
));

419 
	`as_m
(
	`IS_FMPI2C_OWN_ADDRESS2_MASK
(
Mask
));

422 
tmeg
 = 
FMPI2Cx
->
OAR2
;

425 
tmeg
 &(
ut32_t
)~((ut32_t)(
FMPI2C_OAR2_OA2
 | 
FMPI2C_OAR2_OA2MSK
));

428 
tmeg
 |(
ut32_t
)(((ut32_t)
Addss
 & 
FMPI2C_OAR2_OA2
) | \

429 (((
ut32_t
)
Mask
 << 8& 
FMPI2C_OAR2_OA2MSK
)) ;

432 
FMPI2Cx
->
OAR2
 = 
tmeg
;

433 
	}
}

442 
	$FMPI2C_GClCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
)

445 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

446 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

448 i(
NewS
 !
DISABLE
)

451 
FMPI2Cx
->
CR1
 |
FMPI2C_CR1_GCEN
;

456 
FMPI2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
FMPI2C_CR1_GCEN
);

458 
	}
}

467 
	$FMPI2C_SveByCڌCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
)

470 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

471 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

473 i(
NewS
 !
DISABLE
)

476 
FMPI2Cx
->
CR1
 |
FMPI2C_CR1_SBC
;

481 
FMPI2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
FMPI2C_CR1_SBC
);

483 
	}
}

492 
	$FMPI2C_SveAddssCfig
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut16_t
 
Addss
)

494 
ut32_t
 
tmeg
 = 0;

497 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

498 
	`as_m
(
	`IS_FMPI2C_SLAVE_ADDRESS
(
Addss
));

501 
tmeg
 = 
FMPI2Cx
->
CR2
;

504 
tmeg
 &(
ut32_t
)~((ut32_t)
FMPI2C_CR2_SADD
);

507 
tmeg
 |(
ut32_t
)((ut32_t)
Addss
 & 
FMPI2C_CR2_SADD
);

510 
FMPI2Cx
->
CR2
 = 
tmeg
;

511 
	}
}

521 
	$FMPI2C_10BAddssgModeCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
)

524 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

525 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

527 i(
NewS
 !
DISABLE
)

530 
FMPI2Cx
->
CR2
 |
FMPI2C_CR2_ADD10
;

535 
FMPI2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
FMPI2C_CR2_ADD10
);

537 
	}
}

586 
	$FMPI2C_AutoEndCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
)

589 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

590 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

592 i(
NewS
 !
DISABLE
)

595 
FMPI2Cx
->
CR2
 |
FMPI2C_CR2_AUTOEND
;

600 
FMPI2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
FMPI2C_CR2_AUTOEND
);

602 
	}
}

611 
	$FMPI2C_RdCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
)

614 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

615 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

617 i(
NewS
 !
DISABLE
)

620 
FMPI2Cx
->
CR2
 |
FMPI2C_CR2_RELOAD
;

625 
FMPI2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
FMPI2C_CR2_RELOAD
);

627 
	}
}

635 
	$FMPI2C_NumbOfBysCfig
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut8_t
 
Numb_Bys
)

637 
ut32_t
 
tmeg
 = 0;

640 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

643 
tmeg
 = 
FMPI2Cx
->
CR2
;

646 
tmeg
 &(
ut32_t
)~((ut32_t)
FMPI2C_CR2_NBYTES
);

649 
tmeg
 |(
ut32_t
)(((ut32_t)
Numb_Bys
 << 16 ) & 
FMPI2C_CR2_NBYTES
);

652 
FMPI2Cx
->
CR2
 = 
tmeg
;

653 
	}
}

664 
	$FMPI2C_MaRequeCfig
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut16_t
 
FMPI2C_Dei
)

667 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

668 
	`as_m
(
	`IS_FMPI2C_DIRECTION
(
FMPI2C_Dei
));

671 i(
FMPI2C_Dei
 =
FMPI2C_Dei_Tnsmr
)

674 
FMPI2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
FMPI2C_CR2_RD_WRN
);

679 
FMPI2Cx
->
CR2
 |
FMPI2C_CR2_RD_WRN
;

681 
	}
}

690 
	$FMPI2C_GeSTART
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
)

693 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

694 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

696 i(
NewS
 !
DISABLE
)

699 
FMPI2Cx
->
CR2
 |
FMPI2C_CR2_START
;

704 
FMPI2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
FMPI2C_CR2_START
);

706 
	}
}

715 
	$FMPI2C_GeSTOP
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
)

718 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

719 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

721 i(
NewS
 !
DISABLE
)

724 
FMPI2Cx
->
CR2
 |
FMPI2C_CR2_STOP
;

729 
FMPI2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
FMPI2C_CR2_STOP
);

731 
	}
}

742 
	$FMPI2C_10BAddssHdCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
)

745 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

746 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

748 i(
NewS
 !
DISABLE
)

751 
FMPI2Cx
->
CR2
 |
FMPI2C_CR2_HEAD10R
;

756 
FMPI2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
FMPI2C_CR2_HEAD10R
);

758 
	}
}

767 
	$FMPI2C_AcknowdgeCfig
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
)

770 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

771 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

773 i(
NewS
 !
DISABLE
)

776 
FMPI2Cx
->
CR2
 &(
ut32_t
)~((ut32_t)
FMPI2C_CR2_NACK
);

781 
FMPI2Cx
->
CR2
 |
FMPI2C_CR2_NACK
;

783 
	}
}

790 
ut8_t
 
	$FMPI2C_GAddssMched
(
FMPI2C_TyDef
* 
FMPI2Cx
)

793 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

796  (
ut8_t
)(((
ut32_t
)
FMPI2Cx
->
ISR
 & 
FMPI2C_ISR_ADDCODE
) >> 16) ;

797 
	}
}

804 
ut16_t
 
	$FMPI2C_GTnsrDei
(
FMPI2C_TyDef
* 
FMPI2Cx
)

806 
ut32_t
 
tmeg
 = 0;

807 
ut16_t
 
dei
 = 0;

810 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

813 
tmeg
 = (
ut32_t
)(
FMPI2Cx
->
ISR
 & 
FMPI2C_ISR_DIR
);

816 i(
tmeg
 == 0)

819 
dei
 = 
FMPI2C_Dei_Tnsmr
;

824 
dei
 = 
FMPI2C_Dei_Reiv
;

826  
dei
;

827 
	}
}

848 
	$FMPI2C_TnsrHdlg
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut16_t
 
Addss
, 
ut8_t
 
Numb_Bys
, 
ut32_t
 
RdEndMode
, ut32_
SStMode
)

850 
ut32_t
 
tmeg
 = 0;

853 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

854 
	`as_m
(
	`IS_FMPI2C_SLAVE_ADDRESS
(
Addss
));

855 
	`as_m
(
	`IS_RELOAD_END_MODE
(
RdEndMode
));

856 
	`as_m
(
	`IS_START_STOP_MODE
(
SStMode
));

859 
tmeg
 = 
FMPI2Cx
->
CR2
;

862 
tmeg
 &(
ut32_t
)~((ut32_t)(
FMPI2C_CR2_SADD
 | 
FMPI2C_CR2_NBYTES
 | 
FMPI2C_CR2_RELOAD
 | 
FMPI2C_CR2_AUTOEND
 | 
FMPI2C_CR2_RD_WRN
 | 
FMPI2C_CR2_START
 | 
FMPI2C_CR2_STOP
));

865 
tmeg
 |(
ut32_t
)(((ut32_t)
Addss
 & 
FMPI2C_CR2_SADD
| (((ut32_t)
Numb_Bys
 << 16 ) & 
FMPI2C_CR2_NBYTES
) | \

866 (
ut32_t
)
RdEndMode
 | (ut32_t)
SStMode
);

869 
FMPI2Cx
->
CR2
 = 
tmeg
;

870 
	}
}

919 
	$FMPI2C_SMBusA˹Cmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
)

922 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

923 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

925 i(
NewS
 !
DISABLE
)

928 
FMPI2Cx
->
CR1
 |
FMPI2C_CR1_ALERTEN
;

933 
FMPI2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
FMPI2C_CR1_ALERTEN
);

935 
	}
}

944 
	$FMPI2C_ClockTimeoutCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
)

947 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

948 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

950 i(
NewS
 !
DISABLE
)

953 
FMPI2Cx
->
TIMEOUTR
 |
FMPI2C_TIMEOUTR_TIMOUTEN
;

958 
FMPI2Cx
->
TIMEOUTR
 &(
ut32_t
)~((ut32_t)
FMPI2C_TIMEOUTR_TIMOUTEN
);

960 
	}
}

969 
	$FMPI2C_ExndedClockTimeoutCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
)

972 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

973 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

975 i(
NewS
 !
DISABLE
)

978 
FMPI2Cx
->
TIMEOUTR
 |
FMPI2C_TIMEOUTR_TEXTEN
;

983 
FMPI2Cx
->
TIMEOUTR
 &(
ut32_t
)~((ut32_t)
FMPI2C_TIMEOUTR_TEXTEN
);

985 
	}
}

995 
	$FMPI2C_IdClockTimeoutCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
)

998 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

999 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1001 i(
NewS
 !
DISABLE
)

1004 
FMPI2Cx
->
TIMEOUTR
 |
FMPI2C_TIMEOUTR_TIDLE
;

1009 
FMPI2Cx
->
TIMEOUTR
 &(
ut32_t
)~((ut32_t)
FMPI2C_TIMEOUTR_TIDLE
);

1011 
	}
}

1020 
	$FMPI2C_TimeoutACfig
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut16_t
 
Timeout
)

1022 
ut32_t
 
tmeg
 = 0;

1025 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1026 
	`as_m
(
	`IS_FMPI2C_TIMEOUT
(
Timeout
));

1029 
tmeg
 = 
FMPI2Cx
->
TIMEOUTR
;

1032 
tmeg
 &(
ut32_t
)~((ut32_t)
FMPI2C_TIMEOUTR_TIMEOUTA
);

1035 
tmeg
 |(
ut32_t
)((ut32_t)
Timeout
 & 
FMPI2C_TIMEOUTR_TIMEOUTA
) ;

1038 
FMPI2Cx
->
TIMEOUTR
 = 
tmeg
;

1039 
	}
}

1047 
	$FMPI2C_TimeoutBCfig
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut16_t
 
Timeout
)

1049 
ut32_t
 
tmeg
 = 0;

1052 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1053 
	`as_m
(
	`IS_FMPI2C_TIMEOUT
(
Timeout
));

1056 
tmeg
 = 
FMPI2Cx
->
TIMEOUTR
;

1059 
tmeg
 &(
ut32_t
)~((ut32_t)
FMPI2C_TIMEOUTR_TIMEOUTB
);

1062 
tmeg
 |(
ut32_t
)(((ut32_t)
Timeout
 << 16& 
FMPI2C_TIMEOUTR_TIMEOUTB
) ;

1065 
FMPI2Cx
->
TIMEOUTR
 = 
tmeg
;

1066 
	}
}

1075 
	$FMPI2C_CcuϋPEC
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
)

1078 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1079 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1081 i(
NewS
 !
DISABLE
)

1084 
FMPI2Cx
->
CR1
 |
FMPI2C_CR1_PECEN
;

1089 
FMPI2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
FMPI2C_CR1_PECEN
);

1091 
	}
}

1100 
	$FMPI2C_PECRequeCmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
FuniڮS
 
NewS
)

1103 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1104 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1106 i(
NewS
 !
DISABLE
)

1109 
FMPI2Cx
->
CR1
 |
FMPI2C_CR2_PECBYTE
;

1114 
FMPI2Cx
->
CR1
 &(
ut32_t
)~((ut32_t)
FMPI2C_CR2_PECBYTE
);

1116 
	}
}

1123 
ut8_t
 
	$FMPI2C_GPEC
(
FMPI2C_TyDef
* 
FMPI2Cx
)

1126 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1129  (
ut8_t
)((
ut32_t
)
FMPI2Cx
->
PECR
 & 
FMPI2C_PECR_PEC
);

1130 
	}
}

1169 
ut32_t
 
	$FMPI2C_RdRegi
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut8_t
 
FMPI2C_Regi
)

1171 
__IO
 
ut32_t
 
tmp
 = 0;

1174 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1175 
	`as_m
(
	`IS_FMPI2C_REGISTER
(
FMPI2C_Regi
));

1177 
tmp
 = (
ut32_t
)
FMPI2Cx
;

1178 
tmp
 +
FMPI2C_Regi
;

1181  (*(
__IO
 
ut32_t
 *
tmp
);

1182 
	}
}

1212 
	$FMPI2C_SdDa
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut8_t
 
Da
)

1215 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1218 
FMPI2Cx
->
TXDR
 = (
ut8_t
)
Da
;

1219 
	}
}

1226 
ut8_t
 
	$FMPI2C_ReiveDa
(
FMPI2C_TyDef
* 
FMPI2Cx
)

1229 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1232  (
ut8_t
)
FMPI2Cx
->
RXDR
;

1233 
	}
}

1269 
	$FMPI2C_DMACmd
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut32_t
 
FMPI2C_DMAReq
, 
FuniڮS
 
NewS
)

1272 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1273 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1274 
	`as_m
(
	`IS_FMPI2C_DMA_REQ
(
FMPI2C_DMAReq
));

1276 i(
NewS
 !
DISABLE
)

1279 
FMPI2Cx
->
CR1
 |
FMPI2C_DMAReq
;

1284 
FMPI2Cx
->
CR1
 &(
ut32_t
)~
FMPI2C_DMAReq
;

1286 
	}
}

1389 
FgStus
 
	$FMPI2C_GFgStus
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut32_t
 
FMPI2C_FLAG
)

1391 
ut32_t
 
tmeg
 = 0;

1392 
FgStus
 
bus
 = 
RESET
;

1395 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1396 
	`as_m
(
	`IS_FMPI2C_GET_FLAG
(
FMPI2C_FLAG
));

1399 
tmeg
 = 
FMPI2Cx
->
ISR
;

1402 
tmeg
 &
FMPI2C_FLAG
;

1404 if(
tmeg
 != 0)

1407 
bus
 = 
SET
;

1412 
bus
 = 
RESET
;

1414  
bus
;

1415 
	}
}

1433 
	$FMPI2C_CˬFg
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut32_t
 
FMPI2C_FLAG
)

1436 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1437 
	`as_m
(
	`IS_FMPI2C_CLEAR_FLAG
(
FMPI2C_FLAG
));

1440 
FMPI2Cx
->
ICR
 = 
FMPI2C_FLAG
;

1441 
	}
}

1463 
ITStus
 
	$FMPI2C_GITStus
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut32_t
 
FMPI2C_IT
)

1465 
ut32_t
 
tmeg
 = 0;

1466 
ITStus
 
bus
 = 
RESET
;

1467 
ut32_t
 
abˡus
 = 0;

1470 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1471 
	`as_m
(
	`IS_FMPI2C_GET_IT
(
FMPI2C_IT
));

1475 if((
ut32_t
)(
FMPI2C_IT
 & 
ERROR_IT_MASK
))

1477 
abˡus
 = (
ut32_t
)((
FMPI2C_CR1_ERRIE
& (
FMPI2Cx
->
CR1
));

1480 if((
ut32_t
)(
FMPI2C_IT
 & 
TC_IT_MASK
))

1482 
abˡus
 = (
ut32_t
)((
FMPI2C_CR1_TCIE
& (
FMPI2Cx
->
CR1
));

1486 
abˡus
 = (
ut32_t
)((
FMPI2C_IT
& (
FMPI2Cx
->
CR1
));

1490 
tmeg
 = 
FMPI2Cx
->
ISR
;

1493 
tmeg
 &
FMPI2C_IT
;

1496 if((
tmeg
 !
RESET
&& 
abˡus
)

1499 
bus
 = 
SET
;

1504 
bus
 = 
RESET
;

1508  
bus
;

1509 
	}
}

1527 
	$FMPI2C_CˬITPdgB
(
FMPI2C_TyDef
* 
FMPI2Cx
, 
ut32_t
 
FMPI2C_IT
)

1530 
	`as_m
(
	`IS_FMPI2C_ALL_PERIPH
(
FMPI2Cx
));

1531 
	`as_m
(
	`IS_FMPI2C_CLEAR_IT
(
FMPI2C_IT
));

1534 
FMPI2Cx
->
ICR
 = 
FMPI2C_IT
;

1535 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_fsmc.c

35 
	~"m32f4xx_fsmc.h
"

36 
	~"m32f4xx_rcc.h
"

48 cڡ 
FSMC_NORSRAMTimgInTyDef
 
	gFSMC_DeuTimgSu
 = {0x0F,

54 
FSMC_AcssMode_A


60 
	#BCR_MBKEN_SET
 ((
ut32_t
)0x00000001)

	)

61 
	#BCR_MBKEN_RESET
 ((
ut32_t
)0x000FFFFE)

	)

62 
	#BCR_FACCEN_SET
 ((
ut32_t
)0x00000040)

	)

65 
	#PCR_PBKEN_SET
 ((
ut32_t
)0x00000004)

	)

66 
	#PCR_PBKEN_RESET
 ((
ut32_t
)0x000FFFFB)

	)

67 
	#PCR_ECCEN_SET
 ((
ut32_t
)0x00000040)

	)

68 
	#PCR_ECCEN_RESET
 ((
ut32_t
)0x000FFFBF)

	)

69 
	#PCR_MEMORYTYPE_NAND
 ((
ut32_t
)0x00000008)

	)

129 
	$FSMC_NORSRAMDeIn
(
ut32_t
 
FSMC_Bk
)

132 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bk
));

135 if(
FSMC_Bk
 =
FSMC_Bk1_NORSRAM1
)

137 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] = 0x000030DB;

142 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] = 0x000030D2;

144 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
 + 1] = 0x0FFFFFFF;

145 
FSMC_Bk1E
->
BWTR
[
FSMC_Bk
] = 0x0FFFFFFF;

146 
	}
}

156 
	$FSMC_NORSRAMIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
)

158 
ut32_t
 
tmpb
 = 0, 
tmpb
 = 0, 
tmpbwr
 = 0;

161 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_NORSRAMInSu
->
FSMC_Bk
));

162 
	`as_m
(
	`IS_FSMC_MUX
(
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
));

163 
	`as_m
(
	`IS_FSMC_MEMORY
(
FSMC_NORSRAMInSu
->
FSMC_MemyTy
));

164 
	`as_m
(
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
));

165 
	`as_m
(
	`IS_FSMC_BURSTMODE
(
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
));

166 
	`as_m
(
	`IS_FSMC_ASYNWAIT
(
FSMC_NORSRAMInSu
->
FSMC_AsynchrousWa
));

167 
	`as_m
(
	`IS_FSMC_WAIT_POLARITY
(
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
));

168 
	`as_m
(
	`IS_FSMC_WRAP_MODE
(
FSMC_NORSRAMInSu
->
FSMC_WpMode
));

169 
	`as_m
(
	`IS_FSMC_WAIT_SIGNAL_ACTIVE
(
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
));

170 
	`as_m
(
	`IS_FSMC_WRITE_OPERATION
(
FSMC_NORSRAMInSu
->
FSMC_WreOti
));

171 
	`as_m
(
	`IS_FSMC_WAITE_SIGNAL
(
FSMC_NORSRAMInSu
->
FSMC_WaSigl
));

172 
	`as_m
(
	`IS_FSMC_EXTENDED_MODE
(
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
));

173 
	`as_m
(
	`IS_FSMC_WRITE_BURST
(
FSMC_NORSRAMInSu
->
FSMC_WreBur
));

174 
	`as_m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssSupTime
));

175 
	`as_m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssHdTime
));

176 
	`as_m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaSupTime
));

177 
	`as_m
(
	`IS_FSMC_TURNAROUND_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_BusTuAroundDuti
));

178 
	`as_m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_CLKDivisi
));

179 
	`as_m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaLcy
));

180 
	`as_m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AcssMode
));

183 
tmpb
 = 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
];

187 
tmpb
 &((
ut32_t
)~(
FSMC_BCR1_MBKEN
 | 
FSMC_BCR1_MUXEN
 | 
FSMC_BCR1_MTYP
 | \

188 
FSMC_BCR1_MWID
 | 
FSMC_BCR1_FACCEN
 | 
FSMC_BCR1_BURSTEN
 | \

189 
FSMC_BCR1_WAITPOL
 | 
FSMC_BCR1_WRAPMOD
 | 
FSMC_BCR1_WAITCFG
 | \

190 
FSMC_BCR1_WREN
 | 
FSMC_BCR1_WAITEN
 | 
FSMC_BCR1_EXTMOD
 | \

191 
FSMC_BCR1_ASYNCWAIT
 | 
FSMC_BCR1_CBURSTRW
));

194 
tmpb
 |(
ut32_t
)
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
 |

195 
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 |

196 
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
 |

197 
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
 |

198 
FSMC_NORSRAMInSu
->
FSMC_AsynchrousWa
 |

199 
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
 |

200 
FSMC_NORSRAMInSu
->
FSMC_WpMode
 |

201 
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
 |

202 
FSMC_NORSRAMInSu
->
FSMC_WreOti
 |

203 
FSMC_NORSRAMInSu
->
FSMC_WaSigl
 |

204 
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 |

205 
FSMC_NORSRAMInSu
->
FSMC_WreBur
;

207 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] = 
tmpb
;

209 if(
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 =
FSMC_MemyTy_NOR
)

211 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] |(
ut32_t
)
BCR_FACCEN_SET
;

215 
tmpb
 = 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
+1];

218 
tmpb
 &((
ut32_t
)~(
FSMC_BTR1_ADDSET
 | 
FSMC_BTR1_ADDHLD
 | 
FSMC_BTR1_DATAST
 | \

219 
FSMC_BTR1_BUSTURN
 | 
FSMC_BTR1_CLKDIV
 | 
FSMC_BTR1_DATLAT
 | \

220 
FSMC_BTR1_ACCMOD
));

223 
tmpb
 |(
ut32_t
)
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssSupTime
 |

224 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssHdTime
 << 4) |

225 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaSupTime
 << 8) |

226 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_BusTuAroundDuti
 << 16) |

227 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_CLKDivisi
 << 20) |

228 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaLcy
 << 24) |

229 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AcssMode
;

231 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
+1] = 
tmpb
;

234 if(
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 =
FSMC_ExndedMode_Eb
)

236 
	`as_m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssSupTime
));

237 
	`as_m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssHdTime
));

238 
	`as_m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaSupTime
));

239 
	`as_m
(
	`IS_FSMC_TURNAROUND_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_BusTuAroundDuti
));

240 
	`as_m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AcssMode
));

243 
tmpbwr
 = 
FSMC_Bk1E
->
BWTR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
];

246 
tmpbwr
 &((
ut32_t
)~(
FSMC_BWTR1_ADDSET
 | 
FSMC_BWTR1_ADDHLD
 | 
FSMC_BWTR1_DATAST
 | \

247 
FSMC_BWTR1_BUSTURN
 | 
FSMC_BWTR1_ACCMOD
));

249 
tmpbwr
 |(
ut32_t
)
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssSupTime
 |

250 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssHdTime
 << 4 )|

251 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaSupTime
 << 8) |

252 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_BusTuAroundDuti
 << 16) |

253 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AcssMode
;

255 
FSMC_Bk1E
->
BWTR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] = 
tmpbwr
;

259 
FSMC_Bk1E
->
BWTR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] = 0x0FFFFFFF;

261 
	}
}

269 
	$FSMC_NORSRAMSuIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
)

272 
FSMC_NORSRAMInSu
->
FSMC_Bk
 = 
FSMC_Bk1_NORSRAM1
;

273 
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
 = 
FSMC_DaAddssMux_Eb
;

274 
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 = 
FSMC_MemyTy_SRAM
;

275 
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
 = 
FSMC_MemyDaWidth_8b
;

276 
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
 = 
FSMC_BurAcssMode_Dib
;

277 
FSMC_NORSRAMInSu
->
FSMC_AsynchrousWa
 = 
FSMC_AsynchrousWa_Dib
;

278 
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
 = 
FSMC_WaSiglPެy_Low
;

279 
FSMC_NORSRAMInSu
->
FSMC_WpMode
 = 
FSMC_WpMode_Dib
;

280 
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
 = 
FSMC_WaSiglAive_BefeWaS
;

281 
FSMC_NORSRAMInSu
->
FSMC_WreOti
 = 
FSMC_WreOti_Eb
;

282 
FSMC_NORSRAMInSu
->
FSMC_WaSigl
 = 
FSMC_WaSigl_Eb
;

283 
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 = 
FSMC_ExndedMode_Dib
;

284 
FSMC_NORSRAMInSu
->
FSMC_WreBur
 = 
FSMC_WreBur_Dib
;

285 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
 = (
FSMC_NORSRAMTimgInTyDef
*)&
FSMC_DeuTimgSu
;

286 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
 = (
FSMC_NORSRAMTimgInTyDef
*)&
FSMC_DeuTimgSu
;

287 
	}
}

300 
	$FSMC_NORSRAMCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

302 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bk
));

303 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

305 i(
NewS
 !
DISABLE
)

308 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] |
BCR_MBKEN_SET
;

313 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] &
BCR_MBKEN_RESET
;

315 
	}
}

373 
	$FSMC_NANDDeIn
(
ut32_t
 
FSMC_Bk
)

376 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

378 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

381 
FSMC_Bk2
->
PCR2
 = 0x00000018;

382 
FSMC_Bk2
->
SR2
 = 0x00000040;

383 
FSMC_Bk2
->
PMEM2
 = 0xFCFCFCFC;

384 
FSMC_Bk2
->
PATT2
 = 0xFCFCFCFC;

390 
FSMC_Bk3
->
PCR3
 = 0x00000018;

391 
FSMC_Bk3
->
SR3
 = 0x00000040;

392 
FSMC_Bk3
->
PMEM3
 = 0xFCFCFCFC;

393 
FSMC_Bk3
->
PATT3
 = 0xFCFCFCFC;

395 
	}
}

404 
	$FSMC_NANDIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
)

406 
ut32_t
 
tm
 = 0x00000000, 
tmmem
 = 0x00000000, 
tmt
 = 0x00000000;

409 
	`as_m

	`IS_FSMC_NAND_BANK
(
FSMC_NANDInSu
->
FSMC_Bk
));

410 
	`as_m

	`IS_FSMC_WAIT_FEATURE
(
FSMC_NANDInSu
->
FSMC_Wau
));

411 
	`as_m

	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NANDInSu
->
FSMC_MemyDaWidth
));

412 
	`as_m

	`IS_FSMC_ECC_STATE
(
FSMC_NANDInSu
->
FSMC_ECC
));

413 
	`as_m

	`IS_FSMC_ECCPAGE_SIZE
(
FSMC_NANDInSu
->
FSMC_ECCPageSize
));

414 
	`as_m

	`IS_FSMC_TCLR_TIME
(
FSMC_NANDInSu
->
FSMC_TCLRSupTime
));

415 
	`as_m

	`IS_FSMC_TAR_TIME
(
FSMC_NANDInSu
->
FSMC_TARSupTime
));

416 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
));

417 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
));

418 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
));

419 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
));

420 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
));

421 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
));

422 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
));

423 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
));

425 if(
FSMC_NANDInSu
->
FSMC_Bk
 =
FSMC_Bk2_NAND
)

428 
tm
 = 
FSMC_Bk2
->
PCR2
;

433 
tm
 = 
FSMC_Bk3
->
PCR3
;

437 
tm
 &((
ut32_t
)~(
FSMC_PCR2_PWAITEN
 | 
FSMC_PCR2_PBKEN
 | 
FSMC_PCR2_PTYP
 | \

438 
FSMC_PCR2_PWID
 | 
FSMC_PCR2_ECCEN
 | 
FSMC_PCR2_TCLR
 | \

439 
FSMC_PCR2_TAR
 | 
FSMC_PCR2_ECCPS
));

442 
tm
 |(
ut32_t
)
FSMC_NANDInSu
->
FSMC_Wau
 |

443 
PCR_MEMORYTYPE_NAND
 |

444 
FSMC_NANDInSu
->
FSMC_MemyDaWidth
 |

445 
FSMC_NANDInSu
->
FSMC_ECC
 |

446 
FSMC_NANDInSu
->
FSMC_ECCPageSize
 |

447 (
FSMC_NANDInSu
->
FSMC_TCLRSupTime
 << 9 )|

448 (
FSMC_NANDInSu
->
FSMC_TARSupTime
 << 13);

450 if(
FSMC_NANDInSu
->
FSMC_Bk
 =
FSMC_Bk2_NAND
)

453 
tmmem
 = 
FSMC_Bk2
->
PMEM2
;

458 
tmmem
 = 
FSMC_Bk3
->
PMEM3
;

462 
tmmem
 &((
ut32_t
)~(
FSMC_PMEM2_MEMSET2
 | 
FSMC_PMEM2_MEMWAIT2
 | 
FSMC_PMEM2_MEMHOLD2
 | \

463 
FSMC_PMEM2_MEMHIZ2
));

466 
tmmem
 |(
ut32_t
)
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 |

467 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 << 8) |

468 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 << 16)|

469 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 << 24);

471 if(
FSMC_NANDInSu
->
FSMC_Bk
 =
FSMC_Bk2_NAND
)

474 
tmt
 = 
FSMC_Bk2
->
PATT2
;

479 
tmt
 = 
FSMC_Bk2
->
PATT2
;

483 
tmt
 &((
ut32_t
)~(
FSMC_PATT2_ATTSET2
 | 
FSMC_PATT2_ATTWAIT2
 | 
FSMC_PATT2_ATTHOLD2
 | \

484 
FSMC_PATT2_ATTHIZ2
));

487 
tmt
 |(
ut32_t
)
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 |

488 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 << 8) |

489 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 << 16)|

490 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 << 24);

492 if(
FSMC_NANDInSu
->
FSMC_Bk
 =
FSMC_Bk2_NAND
)

495 
FSMC_Bk2
->
PCR2
 = 
tm
;

496 
FSMC_Bk2
->
PMEM2
 = 
tmmem
;

497 
FSMC_Bk2
->
PATT2
 = 
tmt
;

502 
FSMC_Bk3
->
PCR3
 = 
tm
;

503 
FSMC_Bk3
->
PMEM3
 = 
tmmem
;

504 
FSMC_Bk3
->
PATT3
 = 
tmt
;

506 
	}
}

515 
	$FSMC_NANDSuIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
)

518 
FSMC_NANDInSu
->
FSMC_Bk
 = 
FSMC_Bk2_NAND
;

519 
FSMC_NANDInSu
->
FSMC_Wau
 = 
FSMC_Wau_Dib
;

520 
FSMC_NANDInSu
->
FSMC_MemyDaWidth
 = 
FSMC_MemyDaWidth_8b
;

521 
FSMC_NANDInSu
->
FSMC_ECC
 = 
FSMC_ECC_Dib
;

522 
FSMC_NANDInSu
->
FSMC_ECCPageSize
 = 
FSMC_ECCPageSize_256Bys
;

523 
FSMC_NANDInSu
->
FSMC_TCLRSupTime
 = 0x0;

524 
FSMC_NANDInSu
->
FSMC_TARSupTime
 = 0x0;

525 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 = 0xFC;

526 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

527 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

528 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

529 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 = 0xFC;

530 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

531 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

532 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

533 
	}
}

544 
	$FSMC_NANDCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

546 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

547 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

549 i(
NewS
 !
DISABLE
)

552 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

554 
FSMC_Bk2
->
PCR2
 |
PCR_PBKEN_SET
;

558 
FSMC_Bk3
->
PCR3
 |
PCR_PBKEN_SET
;

564 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

566 
FSMC_Bk2
->
PCR2
 &
PCR_PBKEN_RESET
;

570 
FSMC_Bk3
->
PCR3
 &
PCR_PBKEN_RESET
;

573 
	}
}

584 
	$FSMC_NANDECCCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

586 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

587 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

589 i(
NewS
 !
DISABLE
)

592 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

594 
FSMC_Bk2
->
PCR2
 |
PCR_ECCEN_SET
;

598 
FSMC_Bk3
->
PCR3
 |
PCR_ECCEN_SET
;

604 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

606 
FSMC_Bk2
->
PCR2
 &
PCR_ECCEN_RESET
;

610 
FSMC_Bk3
->
PCR3
 &
PCR_ECCEN_RESET
;

613 
	}
}

623 
ut32_t
 
	$FSMC_GECC
(
ut32_t
 
FSMC_Bk
)

625 
ut32_t
 
eccv
 = 0x00000000;

627 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

630 
eccv
 = 
FSMC_Bk2
->
ECCR2
;

635 
eccv
 = 
FSMC_Bk3
->
ECCR3
;

638 (
eccv
);

639 
	}
}

687 
	$FSMC_PCCARDDeIn
()

690 
FSMC_Bk4
->
PCR4
 = 0x00000018;

691 
FSMC_Bk4
->
SR4
 = 0x00000000;

692 
FSMC_Bk4
->
PMEM4
 = 0xFCFCFCFC;

693 
FSMC_Bk4
->
PATT4
 = 0xFCFCFCFC;

694 
FSMC_Bk4
->
PIO4
 = 0xFCFCFCFC;

695 
	}
}

704 
	$FSMC_PCCARDIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
)

706 
ut32_t
 
tm4
 = 0, 
tmmem4
 = 0, 
tmt4
 = 0, 
tmio4
 = 0;

709 
	`as_m
(
	`IS_FSMC_WAIT_FEATURE
(
FSMC_PCCARDInSu
->
FSMC_Wau
));

710 
	`as_m
(
	`IS_FSMC_TCLR_TIME
(
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
));

711 
	`as_m
(
	`IS_FSMC_TAR_TIME
(
FSMC_PCCARDInSu
->
FSMC_TARSupTime
));

713 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
));

714 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
));

715 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
));

716 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
));

718 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
));

719 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
));

720 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
));

721 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
));

722 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
));

723 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
));

724 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
));

725 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
));

728 
tm4
 = 
FSMC_Bk4
->
PCR4
;

731 
tm4
 &((
ut32_t
)~(
FSMC_PCR4_TAR
 | 
FSMC_PCR4_TCLR
 | 
FSMC_PCR4_PWAITEN
 | \

732 
FSMC_PCR4_PWID
));

735 
tm4
 |(
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_Wau
 |

736 
FSMC_MemyDaWidth_16b
 |

737 (
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
 << 9) |

738 (
FSMC_PCCARDInSu
->
FSMC_TARSupTime
 << 13);

740 
FSMC_Bk4
->
PCR4
 = 
tm4
;

743 
tmmem4
 = 
FSMC_Bk4
->
PMEM4
;

746 
tmmem4
 &((
ut32_t
)~(
FSMC_PMEM4_MEMSET4
 | 
FSMC_PMEM4_MEMWAIT4
 | 
FSMC_PMEM4_MEMHOLD4
 | \

747 
FSMC_PMEM4_MEMHIZ4
));

750 
tmmem4
 |(
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 |

751 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 << 8) |

752 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 << 16)|

753 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 << 24);

755 
FSMC_Bk4
->
PMEM4
 = 
tmmem4
;

758 
tmt4
 = 
FSMC_Bk4
->
PATT4
;

761 
tmt4
 &((
ut32_t
)~(
FSMC_PATT4_ATTSET4
 | 
FSMC_PATT4_ATTWAIT4
 | 
FSMC_PATT4_ATTHOLD4
 | \

762 
FSMC_PATT4_ATTHIZ4
));

765 
tmt4
 |(
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 |

766 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 << 8) |

767 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 << 16)|

768 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 << 24);

770 
FSMC_Bk4
->
PATT4
 = 
tmt4
;

773 
tmio4
 = 
FSMC_Bk4
->
PIO4
;

776 
tmio4
 &((
ut32_t
)~(
FSMC_PIO4_IOSET4
 | 
FSMC_PIO4_IOWAIT4
 | 
FSMC_PIO4_IOHOLD4
 | \

777 
FSMC_PIO4_IOHIZ4
));

780 
tmio4
 |(
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
 |

781 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
 << 8) |

782 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
 << 16)|

783 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
 << 24);

785 
FSMC_Bk4
->
PIO4
 = 
tmio4
;

786 
	}
}

794 
	$FSMC_PCCARDSuIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
)

797 
FSMC_PCCARDInSu
->
FSMC_Wau
 = 
FSMC_Wau_Dib
;

798 
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
 = 0x0;

799 
FSMC_PCCARDInSu
->
FSMC_TARSupTime
 = 0x0;

800 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 = 0xFC;

801 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

802 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

803 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

804 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 = 0xFC;

805 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

806 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

807 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

808 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
 = 0xFC;

809 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

810 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

811 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

812 
	}
}

820 
	$FSMC_PCCARDCmd
(
FuniڮS
 
NewS
)

822 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

824 i(
NewS
 !
DISABLE
)

827 
FSMC_Bk4
->
PCR4
 |
PCR_PBKEN_SET
;

832 
FSMC_Bk4
->
PCR4
 &
PCR_PBKEN_RESET
;

834 
	}
}

867 
	$FSMC_ITCfig
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
, 
FuniڮS
 
NewS
)

869 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

870 
	`as_m
(
	`IS_FSMC_IT
(
FSMC_IT
));

871 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

873 i(
NewS
 !
DISABLE
)

876 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

878 
FSMC_Bk2
->
SR2
 |
FSMC_IT
;

881 i(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

883 
FSMC_Bk3
->
SR3
 |
FSMC_IT
;

888 
FSMC_Bk4
->
SR4
 |
FSMC_IT
;

894 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

897 
FSMC_Bk2
->
SR2
 &(
ut32_t
)~
FSMC_IT
;

900 i(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

902 
FSMC_Bk3
->
SR3
 &(
ut32_t
)~
FSMC_IT
;

907 
FSMC_Bk4
->
SR4
 &(
ut32_t
)~
FSMC_IT
;

910 
	}
}

927 
FgStus
 
	$FSMC_GFgStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
)

929 
FgStus
 
bus
 = 
RESET
;

930 
ut32_t
 
tmp
 = 0x00000000;

933 
	`as_m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bk
));

934 
	`as_m
(
	`IS_FSMC_GET_FLAG
(
FSMC_FLAG
));

936 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

938 
tmp
 = 
FSMC_Bk2
->
SR2
;

940 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

942 
tmp
 = 
FSMC_Bk3
->
SR3
;

947 
tmp
 = 
FSMC_Bk4
->
SR4
;

951 i((
tmp
 & 
FSMC_FLAG
!(
ut16_t
)
RESET
 )

953 
bus
 = 
SET
;

957 
bus
 = 
RESET
;

960  
bus
;

961 
	}
}

977 
	$FSMC_CˬFg
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
)

980 
	`as_m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bk
));

981 
	`as_m
(
	`IS_FSMC_CLEAR_FLAG
(
FSMC_FLAG
)) ;

983 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

985 
FSMC_Bk2
->
SR2
 &~
FSMC_FLAG
;

987 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

989 
FSMC_Bk3
->
SR3
 &~
FSMC_FLAG
;

994 
FSMC_Bk4
->
SR4
 &~
FSMC_FLAG
;

996 
	}
}

1012 
ITStus
 
	$FSMC_GITStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
)

1014 
ITStus
 
bus
 = 
RESET
;

1015 
ut32_t
 
tmp
 = 0x0, 
us
 = 0x0, 
ab
 = 0x0;

1018 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

1019 
	`as_m
(
	`IS_FSMC_GET_IT
(
FSMC_IT
));

1021 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

1023 
tmp
 = 
FSMC_Bk2
->
SR2
;

1025 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

1027 
tmp
 = 
FSMC_Bk3
->
SR3
;

1032 
tmp
 = 
FSMC_Bk4
->
SR4
;

1035 
us
 = 
tmp
 & 
FSMC_IT
;

1037 
ab
 = 
tmp
 & (
FSMC_IT
 >> 3);

1038 i((
us
 !(
ut32_t
)
RESET
&& (
ab
 != (uint32_t)RESET))

1040 
bus
 = 
SET
;

1044 
bus
 = 
RESET
;

1046  
bus
;

1047 
	}
}

1063 
	$FSMC_CˬITPdgB
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
)

1066 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

1067 
	`as_m
(
	`IS_FSMC_IT
(
FSMC_IT
));

1069 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

1071 
FSMC_Bk2
->
SR2
 &~(
FSMC_IT
 >> 3);

1073 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

1075 
FSMC_Bk3
->
SR3
 &~(
FSMC_IT
 >> 3);

1080 
FSMC_Bk4
->
SR4
 &~(
FSMC_IT
 >> 3);

1082 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_gpio.c

84 
	~"m32f4xx_gpio.h
"

85 
	~"m32f4xx_rcc.h
"

127 
	$GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
)

130 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

132 i(
GPIOx
 =
GPIOA
)

134 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOA
, 
ENABLE
);

135 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOA
, 
DISABLE
);

137 i(
GPIOx
 =
GPIOB
)

139 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOB
, 
ENABLE
);

140 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOB
, 
DISABLE
);

142 i(
GPIOx
 =
GPIOC
)

144 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOC
, 
ENABLE
);

145 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOC
, 
DISABLE
);

147 i(
GPIOx
 =
GPIOD
)

149 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOD
, 
ENABLE
);

150 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOD
, 
DISABLE
);

152 i(
GPIOx
 =
GPIOE
)

154 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOE
, 
ENABLE
);

155 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOE
, 
DISABLE
);

157 i(
GPIOx
 =
GPIOF
)

159 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOF
, 
ENABLE
);

160 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOF
, 
DISABLE
);

162 i(
GPIOx
 =
GPIOG
)

164 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOG
, 
ENABLE
);

165 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOG
, 
DISABLE
);

167 i(
GPIOx
 =
GPIOH
)

169 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOH
, 
ENABLE
);

170 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOH
, 
DISABLE
);

173 i(
GPIOx
 =
GPIOI
)

175 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOI
, 
ENABLE
);

176 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOI
, 
DISABLE
);

178 i(
GPIOx
 =
GPIOJ
)

180 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOJ
, 
ENABLE
);

181 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOJ
, 
DISABLE
);

185 i(
GPIOx
 =
GPIOK
)

187 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOK
, 
ENABLE
);

188 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOK
, 
DISABLE
);

191 
	}
}

202 
	$GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
)

204 
ut32_t
 
ppos
 = 0x00, 
pos
 = 0x00 , 
cu
 = 0x00;

207 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

208 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_InSu
->
GPIO_P
));

209 
	`as_m
(
	`IS_GPIO_MODE
(
GPIO_InSu
->
GPIO_Mode
));

210 
	`as_m
(
	`IS_GPIO_PUPD
(
GPIO_InSu
->
GPIO_PuPd
));

214 
ppos
 = 0x00;inpos < 0x10;inpos++)

216 
pos
 = ((
ut32_t
)0x01<< 
ppos
;

218 
cu
 = (
GPIO_InSu
->
GPIO_P
& 
pos
;

220 i(
cu
 =
pos
)

222 
GPIOx
->
MODER
 &~(
GPIO_MODER_MODER0
 << (
ppos
 * 2));

223 
GPIOx
->
MODER
 |(((
ut32_t
)
GPIO_InSu
->
GPIO_Mode
<< (
ppos
 * 2));

225 i((
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_OUT
|| (GPIO_InSu->GPIO_Mod=
GPIO_Mode_AF
))

228 
	`as_m
(
	`IS_GPIO_SPEED
(
GPIO_InSu
->
GPIO_Sed
));

231 
GPIOx
->
OSPEEDR
 &~(
GPIO_OSPEEDER_OSPEEDR0
 << (
ppos
 * 2));

232 
GPIOx
->
OSPEEDR
 |((
ut32_t
)(
GPIO_InSu
->
GPIO_Sed
<< (
ppos
 * 2));

235 
	`as_m
(
	`IS_GPIO_OTYPE
(
GPIO_InSu
->
GPIO_OTy
));

238 
GPIOx
->
OTYPER
 &~((
GPIO_OTYPER_OT_0
<< ((
ut16_t
)
ppos
)) ;

239 
GPIOx
->
OTYPER
 |(
ut16_t
)(((ut16_t)
GPIO_InSu
->
GPIO_OTy
<< ((ut16_t)
ppos
));

243 
GPIOx
->
PUPDR
 &~(
GPIO_PUPDR_PUPDR0
 << ((
ut16_t
)
ppos
 * 2));

244 
GPIOx
->
PUPDR
 |(((
ut32_t
)
GPIO_InSu
->
GPIO_PuPd
<< (
ppos
 * 2));

247 
	}
}

254 
	$GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
)

257 
GPIO_InSu
->
GPIO_P
 = 
GPIO_P_A
;

258 
GPIO_InSu
->
GPIO_Mode
 = 
GPIO_Mode_IN
;

259 
GPIO_InSu
->
GPIO_Sed
 = 
GPIO_Sed_2MHz
;

260 
GPIO_InSu
->
GPIO_OTy
 = 
GPIO_OTy_PP
;

261 
GPIO_InSu
->
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

262 
	}
}

277 
	$GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

279 
__IO
 
ut32_t
 
tmp
 = 0x00010000;

282 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

283 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

285 
tmp
 |
GPIO_P
;

287 
GPIOx
->
LCKR
 = 
tmp
;

289 
GPIOx
->
LCKR
 = 
GPIO_P
;

291 
GPIOx
->
LCKR
 = 
tmp
;

293 
tmp
 = 
GPIOx
->
LCKR
;

295 
tmp
 = 
GPIOx
->
LCKR
;

296 
	}
}

323 
ut8_t
 
	$GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

325 
ut8_t
 
bus
 = 0x00;

328 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

329 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

331 i((
GPIOx
->
IDR
 & 
GPIO_P
!(
ut32_t
)
B_RESET
)

333 
bus
 = (
ut8_t
)
B_SET
;

337 
bus
 = (
ut8_t
)
B_RESET
;

339  
bus
;

340 
	}
}

349 
ut16_t
 
	$GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
)

352 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

354  ((
ut16_t
)
GPIOx
->
IDR
);

355 
	}
}

366 
ut8_t
 
	$GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

368 
ut8_t
 
bus
 = 0x00;

371 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

372 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

374 i(((
GPIOx
->
ODR
& 
GPIO_P
!(
ut32_t
)
B_RESET
)

376 
bus
 = (
ut8_t
)
B_SET
;

380 
bus
 = (
ut8_t
)
B_RESET
;

382  
bus
;

383 
	}
}

392 
ut16_t
 
	$GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
)

395 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

397  ((
ut16_t
)
GPIOx
->
ODR
);

398 
	}
}

412 
	$GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

415 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

416 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

418 
GPIOx
->
BSRR
 = 
GPIO_P
;

420 
	}
}

434 
	$GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

437 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

438 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

440 
GPIOx
->
BSRR
 = (
ut32_t
)
GPIO_P
 << 16;

442 
	}
}

457 
	$GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
)

460 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

461 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

462 
	`as_m
(
	`IS_GPIO_BIT_ACTION
(
BV
));

464 i(
BV
 !
B_RESET
)

466 
GPIOx
->
BSRR
 = 
GPIO_P
;

471 
GPIOx
->
BSRR
 = (
ut32_t
)
GPIO_P
 << 16U;

474 
	}
}

484 
	$GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
)

487 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

489 
GPIOx
->
ODR
 = 
PtV
;

490 
	}
}

500 
	$GPIO_ToggBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

503 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

505 
GPIOx
->
ODR
 ^
GPIO_P
;

506 
	}
}

583 
	$GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
)

585 
ut32_t
 
mp
 = 0x00;

586 
ut32_t
 
mp_2
 = 0x00;

589 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

590 
	`as_m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PSour
));

591 
	`as_m
(
	`IS_GPIO_AF
(
GPIO_AF
));

593 
mp
 = ((
ut32_t
)(
GPIO_AF
<< ((ut32_t)((ut32_t)
GPIO_PSour
 & (uint32_t)0x07) * 4)) ;

594 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] &~((
ut32_t
)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;

595 
mp_2
 = 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] | 
mp
;

596 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] = 
mp_2
;

597 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_hash.c

123 
	~"m32f4xx_hash.h
"

124 
	~"m32f4xx_rcc.h
"

171 
	$HASH_DeIn
()

174 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_HASH
, 
ENABLE
);

176 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_HASH
, 
DISABLE
);

177 
	}
}

191 
	$HASH_In
(
HASH_InTyDef
* 
HASH_InSu
)

194 
	`as_m
(
	`IS_HASH_ALGOSELECTION
(
HASH_InSu
->
HASH_AlgoSei
));

195 
	`as_m
(
	`IS_HASH_DATATYPE
(
HASH_InSu
->
HASH_DaTy
));

196 
	`as_m
(
	`IS_HASH_ALGOMODE
(
HASH_InSu
->
HASH_AlgoMode
));

199 
HASH
->
CR
 &~ (
HASH_CR_ALGO
 | 
HASH_CR_DATATYPE
 | 
HASH_CR_MODE
);

200 
HASH
->
CR
 |(
HASH_InSu
->
HASH_AlgoSei
 | \

201 
HASH_InSu
->
HASH_DaTy
 | \

202 
HASH_InSu
->
HASH_AlgoMode
);

205 if(
HASH_InSu
->
HASH_AlgoMode
 =
HASH_AlgoMode_HMAC
)

207 
	`as_m
(
	`IS_HASH_HMAC_KEYTYPE
(
HASH_InSu
->
HASH_HMACKeyTy
));

208 
HASH
->
CR
 &~
HASH_CR_LKEY
;

209 
HASH
->
CR
 |
HASH_InSu
->
HASH_HMACKeyTy
;

214 
HASH
->
CR
 |
HASH_CR_INIT
;

215 
	}
}

225 
	$HASH_SuIn
(
HASH_InTyDef
* 
HASH_InSu
)

228 
HASH_InSu
->
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

231 
HASH_InSu
->
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

234 
HASH_InSu
->
HASH_DaTy
 = 
HASH_DaTy_32b
;

237 
HASH_InSu
->
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

238 
	}
}

249 
	$HASH_Ret
()

252 
HASH
->
CR
 |
HASH_CR_INIT
;

253 
	}
}

291 
	$HASH_SLaWdVidBsNbr
(
ut16_t
 
VidNumb
)

294 
	`as_m
(
	`IS_HASH_VALIDBITSNUMBER
(
VidNumb
));

297 
HASH
->
STR
 &~(
HASH_STR_NBW
);

298 
HASH
->
STR
 |
VidNumb
;

299 
	}
}

306 
	$HASH_DaIn
(
ut32_t
 
Da
)

309 
HASH
->
DIN
 = 
Da
;

310 
	}
}

317 
ut8_t
 
	$HASH_GInFIFOWdsNbr
()

320  ((
HASH
->
CR
 & 
HASH_CR_NBW
) >> 8);

321 
	}
}

335 
	$HASH_GDige
(
HASH_MsgDige
* 
HASH_MesgeDige
)

338 
HASH_MesgeDige
->
Da
[0] = 
HASH
->
HR
[0];

339 
HASH_MesgeDige
->
Da
[1] = 
HASH
->
HR
[1];

340 
HASH_MesgeDige
->
Da
[2] = 
HASH
->
HR
[2];

341 
HASH_MesgeDige
->
Da
[3] = 
HASH
->
HR
[3];

342 
HASH_MesgeDige
->
Da
[4] = 
HASH
->
HR
[4];

343 
HASH_MesgeDige
->
Da
[5] = 
HASH_DIGEST
->
HR
[5];

344 
HASH_MesgeDige
->
Da
[6] = 
HASH_DIGEST
->
HR
[6];

345 
HASH_MesgeDige
->
Da
[7] = 
HASH_DIGEST
->
HR
[7];

346 
	}
}

353 
	$HASH_SDige
()

356 
HASH
->
STR
 |
HASH_STR_DCAL
;

357 
	}
}

396 
	$HASH_SaveCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtSave
)

398 
ut8_t
 
i
 = 0;

401 
HASH_CڋxtSave
->
HASH_IMR
 = 
HASH
->
IMR
;

402 
HASH_CڋxtSave
->
HASH_STR
 = 
HASH
->
STR
;

403 
HASH_CڋxtSave
->
HASH_CR
 = 
HASH
->
CR
;

404 
i
=0; i<=53;i++)

406 
HASH_CڋxtSave
->
HASH_CSR
[
i
] = 
HASH
->
CSR
[i];

408 
	}
}

418 
	$HASH_ReeCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtRee
)

420 
ut8_t
 
i
 = 0;

423 
HASH
->
IMR
 = 
HASH_CڋxtRee
->
HASH_IMR
;

424 
HASH
->
STR
 = 
HASH_CڋxtRee
->
HASH_STR
;

425 
HASH
->
CR
 = 
HASH_CڋxtRee
->
HASH_CR
;

428 
HASH
->
CR
 |
HASH_CR_INIT
;

431 
i
=0; i<=53;i++)

433 
HASH
->
CSR
[
i
] = 
HASH_CڋxtRee
->
HASH_CSR
[i];

435 
	}
}

465 
	$HASH_AutoSDige
(
FuniڮS
 
NewS
)

468 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

470 i(
NewS
 !
DISABLE
)

473 
HASH
->
CR
 &~
HASH_CR_MDMAT
;

478 
HASH
->
CR
 |
HASH_CR_MDMAT
;

480 
	}
}

489 
	$HASH_DMACmd
(
FuniڮS
 
NewS
)

492 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

494 i(
NewS
 !
DISABLE
)

497 
HASH
->
CR
 |
HASH_CR_DMAE
;

502 
HASH
->
CR
 &~
HASH_CR_DMAE
;

504 
	}
}

581 
	$HASH_ITCfig
(
ut32_t
 
HASH_IT
, 
FuniڮS
 
NewS
)

584 
	`as_m
(
	`IS_HASH_IT
(
HASH_IT
));

585 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

587 i(
NewS
 !
DISABLE
)

590 
HASH
->
IMR
 |
HASH_IT
;

595 
HASH
->
IMR
 &(
ut32_t
)(~
HASH_IT
);

597 
	}
}

610 
FgStus
 
	$HASH_GFgStus
(
ut32_t
 
HASH_FLAG
)

612 
FgStus
 
bus
 = 
RESET
;

613 
ut32_t
 
meg
 = 0;

616 
	`as_m
(
	`IS_HASH_GET_FLAG
(
HASH_FLAG
));

619 i((
HASH_FLAG
 & 
HASH_FLAG_DINNE
!(
ut32_t
)
RESET
 )

621 
meg
 = 
HASH
->
CR
;

625 
meg
 = 
HASH
->
SR
;

629 i((
meg
 & 
HASH_FLAG
!(
ut32_t
)
RESET
)

632 
bus
 = 
SET
;

637 
bus
 = 
RESET
;

641  
bus
;

642 
	}
}

651 
	$HASH_CˬFg
(
ut32_t
 
HASH_FLAG
)

654 
	`as_m
(
	`IS_HASH_CLEAR_FLAG
(
HASH_FLAG
));

657 
HASH
->
SR
 = ~(
ut32_t
)
HASH_FLAG
;

658 
	}
}

667 
ITStus
 
	$HASH_GITStus
(
ut32_t
 
HASH_IT
)

669 
ITStus
 
bus
 = 
RESET
;

670 
ut32_t
 
tmeg
 = 0;

673 
	`as_m
(
	`IS_HASH_GET_IT
(
HASH_IT
));

677 
tmeg
 = 
HASH
->
SR
;

679 i(((
HASH
->
IMR
 & 
tmeg
& 
HASH_IT
!
RESET
)

682 
bus
 = 
SET
;

687 
bus
 = 
RESET
;

690  
bus
;

691 
	}
}

701 
	$HASH_CˬITPdgB
(
ut32_t
 
HASH_IT
)

704 
	`as_m
(
	`IS_HASH_IT
(
HASH_IT
));

707 
HASH
->
SR
 = (
ut32_t
)(~
HASH_IT
);

708 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_hash_md5.c

47 
	~"m32f4xx_hash.h
"

60 
	#MD5BUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

93 
EStus
 
	$HASH_MD5
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[16])

95 
HASH_InTyDef
 
MD5_HASH_InSuu
;

96 
HASH_MsgDige
 
MD5_MesgeDige
;

97 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

98 
ut32_t
 
i
 = 0;

99 
__IO
 
ut32_t
 
cou
 = 0;

100 
ut32_t
 
busyus
 = 0;

101 
EStus
 
us
 = 
SUCCESS
;

102 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

103 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

107 
nbvidbsda
 = 8 * (
In
 % 4);

110 
	`HASH_DeIn
();

113 
MD5_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_MD5
;

114 
MD5_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

115 
MD5_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

116 
	`HASH_In
(&
MD5_HASH_InSuu
);

119 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

122 
i
=0; i<
In
; i+=4)

124 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

125 
puddr
+=4;

129 
	`HASH_SDige
();

134 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

135 
cou
++;

136 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

138 i(
busyus
 !
RESET
)

140 
us
 = 
ERROR
;

145 
	`HASH_GDige
(&
MD5_MesgeDige
);

146 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[0]);

147 
ouuddr
+=4;

148 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[1]);

149 
ouuddr
+=4;

150 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[2]);

151 
ouuddr
+=4;

152 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[3]);

154  
us
;

155 
	}
}

168 
EStus
 
	$HMAC_MD5
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
, ut8_*
Iut
,

169 
ut32_t
 
In
, 
ut8_t
 
Ouut
[16])

171 
HASH_InTyDef
 
MD5_HASH_InSuu
;

172 
HASH_MsgDige
 
MD5_MesgeDige
;

173 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

174 
__IO
 
ut16_t
 
nbvidbskey
 = 0;

175 
ut32_t
 
i
 = 0;

176 
__IO
 
ut32_t
 
cou
 = 0;

177 
ut32_t
 
busyus
 = 0;

178 
EStus
 
us
 = 
SUCCESS
;

179 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

180 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

181 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

184 
nbvidbsda
 = 8 * (
In
 % 4);

187 
nbvidbskey
 = 8 * (
Keyn
 % 4);

190 
	`HASH_DeIn
();

193 
MD5_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_MD5
;

194 
MD5_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

195 
MD5_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

196 if(
Keyn
 > 64)

199 
MD5_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_LgKey
;

204 
MD5_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

206 
	`HASH_In
(&
MD5_HASH_InSuu
);

209 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

212 
i
=0; i<
Keyn
; i+=4)

214 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

215 
keyaddr
+=4;

219 
	`HASH_SDige
();

224 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

225 
cou
++;

226 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

228 i(
busyus
 !
RESET
)

230 
us
 = 
ERROR
;

235 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

238 
i
=0; i<
In
; i+=4)

240 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

241 
puddr
+=4;

245 
	`HASH_SDige
();

248 
cou
 =0;

251 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

252 
cou
++;

253 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

255 i(
busyus
 !
RESET
)

257 
us
 = 
ERROR
;

262 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

265 
keyaddr
 = (
ut32_t
)
Key
;

266 
i
=0; i<
Keyn
; i+=4)

268 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

269 
keyaddr
+=4;

273 
	`HASH_SDige
();

276 
cou
 =0;

279 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

280 
cou
++;

281 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

283 i(
busyus
 !
RESET
)

285 
us
 = 
ERROR
;

290 
	`HASH_GDige
(&
MD5_MesgeDige
);

291 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[0]);

292 
ouuddr
+=4;

293 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[1]);

294 
ouuddr
+=4;

295 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[2]);

296 
ouuddr
+=4;

297 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[3]);

301  
us
;

302 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_hash_sha1.c

47 
	~"m32f4xx_hash.h
"

60 
	#SHA1BUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

93 
EStus
 
	$HASH_SHA1
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[20])

95 
HASH_InTyDef
 
SHA1_HASH_InSuu
;

96 
HASH_MsgDige
 
SHA1_MesgeDige
;

97 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

98 
ut32_t
 
i
 = 0;

99 
__IO
 
ut32_t
 
cou
 = 0;

100 
ut32_t
 
busyus
 = 0;

101 
EStus
 
us
 = 
SUCCESS
;

102 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

103 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

106 
nbvidbsda
 = 8 * (
In
 % 4);

109 
	`HASH_DeIn
();

112 
SHA1_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

113 
SHA1_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

114 
SHA1_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

115 
	`HASH_In
(&
SHA1_HASH_InSuu
);

118 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

121 
i
=0; i<
In
; i+=4)

123 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

124 
puddr
+=4;

128 
	`HASH_SDige
();

133 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

134 
cou
++;

135 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

137 i(
busyus
 !
RESET
)

139 
us
 = 
ERROR
;

144 
	`HASH_GDige
(&
SHA1_MesgeDige
);

145 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[0]);

146 
ouuddr
+=4;

147 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[1]);

148 
ouuddr
+=4;

149 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[2]);

150 
ouuddr
+=4;

151 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[3]);

152 
ouuddr
+=4;

153 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[4]);

155  
us
;

156 
	}
}

169 
EStus
 
	$HMAC_SHA1
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
, ut8_*
Iut
,

170 
ut32_t
 
In
, 
ut8_t
 
Ouut
[20])

172 
HASH_InTyDef
 
SHA1_HASH_InSuu
;

173 
HASH_MsgDige
 
SHA1_MesgeDige
;

174 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

175 
__IO
 
ut16_t
 
nbvidbskey
 = 0;

176 
ut32_t
 
i
 = 0;

177 
__IO
 
ut32_t
 
cou
 = 0;

178 
ut32_t
 
busyus
 = 0;

179 
EStus
 
us
 = 
SUCCESS
;

180 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

181 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

182 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

185 
nbvidbsda
 = 8 * (
In
 % 4);

188 
nbvidbskey
 = 8 * (
Keyn
 % 4);

191 
	`HASH_DeIn
();

194 
SHA1_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

195 
SHA1_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

196 
SHA1_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

197 if(
Keyn
 > 64)

200 
SHA1_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_LgKey
;

205 
SHA1_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

207 
	`HASH_In
(&
SHA1_HASH_InSuu
);

210 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

213 
i
=0; i<
Keyn
; i+=4)

215 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

216 
keyaddr
+=4;

220 
	`HASH_SDige
();

225 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

226 
cou
++;

227 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

229 i(
busyus
 !
RESET
)

231 
us
 = 
ERROR
;

236 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

239 
i
=0; i<
In
; i+=4)

241 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

242 
puddr
+=4;

246 
	`HASH_SDige
();

250 
cou
 =0;

253 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

254 
cou
++;

255 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

257 i(
busyus
 !
RESET
)

259 
us
 = 
ERROR
;

264 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

267 
keyaddr
 = (
ut32_t
)
Key
;

268 
i
=0; i<
Keyn
; i+=4)

270 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

271 
keyaddr
+=4;

275 
	`HASH_SDige
();

278 
cou
 =0;

281 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

282 
cou
++;

283 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

285 i(
busyus
 !
RESET
)

287 
us
 = 
ERROR
;

292 
	`HASH_GDige
(&
SHA1_MesgeDige
);

293 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[0]);

294 
ouuddr
+=4;

295 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[1]);

296 
ouuddr
+=4;

297 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[2]);

298 
ouuddr
+=4;

299 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[3]);

300 
ouuddr
+=4;

301 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[4]);

305  
us
;

306 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_i2c.c

92 
	~"m32f4xx_i2c.h
"

93 
	~"m32f4xx_rcc.h
"

107 
	#CR1_CLEAR_MASK
 ((
ut16_t
)0xFBF5

	)

108 
	#FLAG_MASK
 ((
ut32_t
)0x00FFFFFF

	)

109 
	#ITEN_MASK
 ((
ut32_t
)0x07000000

	)

137 
	$I2C_DeIn
(
I2C_TyDef
* 
I2Cx
)

140 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

142 i(
I2Cx
 =
I2C1
)

145 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
ENABLE
);

147 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
DISABLE
);

149 i(
I2Cx
 =
I2C2
)

152 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
ENABLE
);

154 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
DISABLE
);

158 i(
I2Cx
 =
I2C3
)

161 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C3
, 
ENABLE
);

163 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C3
, 
DISABLE
);

166 
	}
}

180 
	$I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
)

182 
ut16_t
 
tmeg
 = 0, 
eqnge
 = 0;

183 
ut16_t
 
su
 = 0x04;

184 
ut32_t
 
pk1
 = 8000000;

185 
RCC_ClocksTyDef
 
rcc_ocks
;

187 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

188 
	`as_m
(
	`IS_I2C_CLOCK_SPEED
(
I2C_InSu
->
I2C_ClockSed
));

189 
	`as_m
(
	`IS_I2C_MODE
(
I2C_InSu
->
I2C_Mode
));

190 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_InSu
->
I2C_DutyCye
));

191 
	`as_m
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_InSu
->
I2C_OwnAddss1
));

192 
	`as_m
(
	`IS_I2C_ACK_STATE
(
I2C_InSu
->
I2C_Ack
));

193 
	`as_m
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_InSu
->
I2C_AcknowdgedAddss
));

197 
tmeg
 = 
I2Cx
->
CR2
;

199 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_CR2_FREQ
);

201 
	`RCC_GClocksFq
(&
rcc_ocks
);

202 
pk1
 = 
rcc_ocks
.
PCLK1_Fqucy
;

204 
eqnge
 = (
ut16_t
)(
pk1
 / 1000000);

205 
tmeg
 |
eqnge
;

207 
I2Cx
->
CR2
 = 
tmeg
;

211 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PE
);

214 
tmeg
 = 0;

217 i(
I2C_InSu
->
I2C_ClockSed
 <= 100000)

220 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 << 1));

222 i(
su
 < 0x04)

225 
su
 = 0x04;

228 
tmeg
 |
su
;

230 
I2Cx
->
TRISE
 = 
eqnge
 + 1;

237 i(
I2C_InSu
->
I2C_DutyCye
 =
I2C_DutyCye_2
)

240 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 3));

245 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 25));

247 
su
 |
I2C_DutyCye_16_9
;

251 i((
su
 & 
I2C_CCR_CCR
) == 0)

254 
su
 |(
ut16_t
)0x0001;

257 
tmeg
 |(
ut16_t
)(
su
 | 
I2C_CCR_FS
);

259 
I2Cx
->
TRISE
 = (
ut16_t
)(((
eqnge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

263 
I2Cx
->
CCR
 = 
tmeg
;

265 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

269 
tmeg
 = 
I2Cx
->
CR1
;

271 
tmeg
 &
CR1_CLEAR_MASK
;

275 
tmeg
 |(
ut16_t
)((
ut32_t
)
I2C_InSu
->
I2C_Mode
 | I2C_InSu->
I2C_Ack
);

277 
I2Cx
->
CR1
 = 
tmeg
;

281 
I2Cx
->
OAR1
 = (
I2C_InSu
->
I2C_AcknowdgedAddss
 | I2C_InSu->
I2C_OwnAddss1
);

282 
	}
}

289 
	$I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
)

293 
I2C_InSu
->
I2C_ClockSed
 = 5000;

295 
I2C_InSu
->
I2C_Mode
 = 
I2C_Mode_I2C
;

297 
I2C_InSu
->
I2C_DutyCye
 = 
I2C_DutyCye_2
;

299 
I2C_InSu
->
I2C_OwnAddss1
 = 0;

301 
I2C_InSu
->
I2C_Ack
 = 
I2C_Ack_Dib
;

303 
I2C_InSu
->
I2C_AcknowdgedAddss
 = 
I2C_AcknowdgedAddss_7b
;

304 
	}
}

313 
	$I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

316 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

317 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

318 i(
NewS
 !
DISABLE
)

321 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

326 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PE
);

328 
	}
}

342 
	$I2C_AlogFrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

345 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

346 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

347 i(
NewS
 !
DISABLE
)

350 
I2Cx
->
FLTR
 &(
ut16_t
)~((ut16_t)
I2C_FLTR_ANOFF
);

355 
I2Cx
->
FLTR
 |
I2C_FLTR_ANOFF
;

357 
	}
}

371 
	$I2C_DigFrCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DigFr
)

373 
ut16_t
 
tmeg
 = 0;

376 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

377 
	`as_m
(
	`IS_I2C_DIGITAL_FILTER
(
I2C_DigFr
));

380 
tmeg
 = 
I2Cx
->
FLTR
;

383 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_FLTR_DNF
);

386 
tmeg
 |(
ut16_t
)((ut16_t)
I2C_DigFr
 & 
I2C_FLTR_DNF
);

389 
I2Cx
->
FLTR
 = 
tmeg
;

390 
	}
}

399 
	$I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

402 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

403 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

404 i(
NewS
 !
DISABLE
)

407 
I2Cx
->
CR1
 |
I2C_CR1_START
;

412 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_START
);

414 
	}
}

423 
	$I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

426 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

427 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

428 i(
NewS
 !
DISABLE
)

431 
I2Cx
->
CR1
 |
I2C_CR1_STOP
;

436 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_STOP
);

438 
	}
}

451 
	$I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
)

454 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

455 
	`as_m
(
	`IS_I2C_DIRECTION
(
I2C_Dei
));

457 i(
I2C_Dei
 !
I2C_Dei_Tnsmr
)

460 
Addss
 |
I2C_OAR1_ADD0
;

465 
Addss
 &(
ut8_t
)~((ut8_t)
I2C_OAR1_ADD0
);

468 
I2Cx
->
DR
 = 
Addss
;

469 
	}
}

478 
	$I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

481 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

482 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

483 i(
NewS
 !
DISABLE
)

486 
I2Cx
->
CR1
 |
I2C_CR1_ACK
;

491 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ACK
);

493 
	}
}

501 
	$I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
)

503 
ut16_t
 
tmeg
 = 0;

506 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

509 
tmeg
 = 
I2Cx
->
OAR2
;

512 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_OAR2_ADD2
);

515 
tmeg
 |(
ut16_t
)((ut16_t)
Addss
 & (uint16_t)0x00FE);

518 
I2Cx
->
OAR2
 = 
tmeg
;

519 
	}
}

528 
	$I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

531 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

532 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

533 i(
NewS
 !
DISABLE
)

536 
I2Cx
->
OAR2
 |
I2C_OAR2_ENDUAL
;

541 
I2Cx
->
OAR2
 &(
ut16_t
)~((ut16_t)
I2C_OAR2_ENDUAL
);

543 
	}
}

552 
	$I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

555 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

556 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

557 i(
NewS
 !
DISABLE
)

560 
I2Cx
->
CR1
 |
I2C_CR1_ENGC
;

565 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENGC
);

567 
	}
}

578 
	$I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

581 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

582 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

583 i(
NewS
 !
DISABLE
)

586 
I2Cx
->
CR1
 |
I2C_CR1_SWRST
;

591 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_SWRST
);

593 
	}
}

602 
	$I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

605 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

606 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

607 i(
NewS
 =
DISABLE
)

610 
I2Cx
->
CR1
 |
I2C_CR1_NOSTRETCH
;

615 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_NOSTRETCH
);

617 
	}
}

628 
	$I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
)

631 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

632 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCye
));

633 i(
I2C_DutyCye
 !
I2C_DutyCye_16_9
)

636 
I2Cx
->
CCR
 &
I2C_DutyCye_2
;

641 
I2Cx
->
CCR
 |
I2C_DutyCye_16_9
;

643 
	}
}

666 
	$I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
)

669 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

670 
	`as_m
(
	`IS_I2C_NACK_POSITION
(
I2C_NACKPosi
));

673 i(
I2C_NACKPosi
 =
I2C_NACKPosi_Next
)

676 
I2Cx
->
CR1
 |
I2C_NACKPosi_Next
;

681 
I2Cx
->
CR1
 &
I2C_NACKPosi_Cut
;

683 
	}
}

694 
	$I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
)

697 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

698 
	`as_m
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusA˹
));

699 i(
I2C_SMBusA˹
 =
I2C_SMBusA˹_Low
)

702 
I2Cx
->
CR1
 |
I2C_SMBusA˹_Low
;

707 
I2Cx
->
CR1
 &
I2C_SMBusA˹_High
;

709 
	}
}

718 
	$I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

721 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

722 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

723 i(
NewS
 !
DISABLE
)

726 
I2Cx
->
CR1
 |
I2C_CR1_ENARP
;

731 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENARP
);

733 
	}
}

756 
	$I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
)

759 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

761 
I2Cx
->
DR
 = 
Da
;

762 
	}
}

769 
ut8_t
 
	$I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
)

772 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

774  (
ut8_t
)
I2Cx
->
DR
;

775 
	}
}

800 
	$I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

803 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

804 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

805 i(
NewS
 !
DISABLE
)

808 
I2Cx
->
CR1
 |
I2C_CR1_PEC
;

813 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PEC
);

815 
	}
}

831 
	$I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
)

834 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

835 
	`as_m
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPosi
));

836 i(
I2C_PECPosi
 =
I2C_PECPosi_Next
)

839 
I2Cx
->
CR1
 |
I2C_PECPosi_Next
;

844 
I2Cx
->
CR1
 &
I2C_PECPosi_Cut
;

846 
	}
}

855 
	$I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

858 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

859 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

860 i(
NewS
 !
DISABLE
)

863 
I2Cx
->
CR1
 |
I2C_CR1_ENPEC
;

868 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENPEC
);

870 
	}
}

877 
ut8_t
 
	$I2C_GPEC
(
I2C_TyDef
* 
I2Cx
)

880 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

882  ((
I2Cx
->
SR2
) >> 8);

883 
	}
}

910 
	$I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

913 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

914 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

915 i(
NewS
 !
DISABLE
)

918 
I2Cx
->
CR2
 |
I2C_CR2_DMAEN
;

923 
I2Cx
->
CR2
 &(
ut16_t
)~((ut16_t)
I2C_CR2_DMAEN
);

925 
	}
}

934 
	$I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

937 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

938 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

939 i(
NewS
 !
DISABLE
)

942 
I2Cx
->
CR2
 |
I2C_CR2_LAST
;

947 
I2Cx
->
CR2
 &(
ut16_t
)~((ut16_t)
I2C_CR2_LAST
);

949 
	}
}

1072 
ut16_t
 
	$I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
)

1074 
__IO
 
ut32_t
 
tmp
 = 0;

1077 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1078 
	`as_m
(
	`IS_I2C_REGISTER
(
I2C_Regi
));

1080 
tmp
 = (
ut32_t

I2Cx
;

1081 
tmp
 +
I2C_Regi
;

1084  (*(
__IO
 
ut16_t
 *
tmp
);

1085 
	}
}

1099 
	$I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
)

1102 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1103 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1104 
	`as_m
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

1106 i(
NewS
 !
DISABLE
)

1109 
I2Cx
->
CR2
 |
I2C_IT
;

1114 
I2Cx
->
CR2
 &(
ut16_t
)~
I2C_IT
;

1116 
	}
}

1158 
EStus
 
	$I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
)

1160 
ut32_t
 
ϡevt
 = 0;

1161 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

1162 
EStus
 
us
 = 
ERROR
;

1165 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1166 
	`as_m
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

1169 
ag1
 = 
I2Cx
->
SR1
;

1170 
ag2
 = 
I2Cx
->
SR2
;

1171 
ag2
 = flag2 << 16;

1174 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_MASK
;

1177 i((
ϡevt
 & 
I2C_EVENT
) == I2C_EVENT)

1180 
us
 = 
SUCCESS
;

1185 
us
 = 
ERROR
;

1188  
us
;

1189 
	}
}

1206 
ut32_t
 
	$I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
)

1208 
ut32_t
 
ϡevt
 = 0;

1209 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

1212 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1215 
ag1
 = 
I2Cx
->
SR1
;

1216 
ag2
 = 
I2Cx
->
SR2
;

1217 
ag2
 = flag2 << 16;

1220 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_MASK
;

1223  
ϡevt
;

1224 
	}
}

1261 
FgStus
 
	$I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1263 
FgStus
 
bus
 = 
RESET
;

1264 
__IO
 
ut32_t
 
i2eg
 = 0, 
i2cxba
 = 0;

1267 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1268 
	`as_m
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1271 
i2cxba
 = (
ut32_t
)
I2Cx
;

1274 
i2eg
 = 
I2C_FLAG
 >> 28;

1277 
I2C_FLAG
 &
FLAG_MASK
;

1279 if(
i2eg
 != 0)

1282 
i2cxba
 += 0x14;

1287 
I2C_FLAG
 = (
ut32_t
)(I2C_FLAG >> 16);

1289 
i2cxba
 += 0x18;

1292 if(((*(
__IO
 
ut32_t
 *)
i2cxba
& 
I2C_FLAG
!(ut32_t)
RESET
)

1295 
bus
 = 
SET
;

1300 
bus
 = 
RESET
;

1304  
bus
;

1305 
	}
}

1338 
	$I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1340 
ut32_t
 
agpos
 = 0;

1342 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1343 
	`as_m
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1345 
agpos
 = 
I2C_FLAG
 & 
FLAG_MASK
;

1347 
I2Cx
->
SR1
 = (
ut16_t
)~
agpos
;

1348 
	}
}

1372 
ITStus
 
	$I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1374 
ITStus
 
bus
 = 
RESET
;

1375 
ut32_t
 
abˡus
 = 0;

1378 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1379 
	`as_m
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1382 
abˡus
 = (
ut32_t
)(((
I2C_IT
 & 
ITEN_MASK
>> 16& (
I2Cx
->
CR2
)) ;

1385 
I2C_IT
 &
FLAG_MASK
;

1388 i(((
I2Cx
->
SR1
 & 
I2C_IT
!(
ut32_t
)
RESET
&& 
abˡus
)

1391 
bus
 = 
SET
;

1396 
bus
 = 
RESET
;

1399  
bus
;

1400 
	}
}

1432 
	$I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1434 
ut32_t
 
agpos
 = 0;

1436 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1437 
	`as_m
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1440 
agpos
 = 
I2C_IT
 & 
FLAG_MASK
;

1443 
I2Cx
->
SR1
 = (
ut16_t
)~
agpos
;

1444 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_iwdg.c

85 
	~"m32f4xx_iwdg.h
"

100 
	#KR_KEY_RELOAD
 ((
ut16_t
)0xAAAA)

	)

101 
	#KR_KEY_ENABLE
 ((
ut16_t
)0xCCCC)

	)

132 
	$IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
)

135 
	`as_m
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_WreAcss
));

136 
IWDG
->
KR
 = 
IWDG_WreAcss
;

137 
	}
}

152 
	$IWDG_SPsr
(
ut8_t
 
IWDG_Psr
)

155 
	`as_m
(
	`IS_IWDG_PRESCALER
(
IWDG_Psr
));

156 
IWDG
->
PR
 = 
IWDG_Psr
;

157 
	}
}

165 
	$IWDG_SRd
(
ut16_t
 
Rd
)

168 
	`as_m
(
	`IS_IWDG_RELOAD
(
Rd
));

169 
IWDG
->
RLR
 = 
Rd
;

170 
	}
}

178 
	$IWDG_RdCou
()

180 
IWDG
->
KR
 = 
KR_KEY_RELOAD
;

181 
	}
}

204 
	$IWDG_Eb
()

206 
IWDG
->
KR
 = 
KR_KEY_ENABLE
;

207 
	}
}

233 
FgStus
 
	$IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
)

235 
FgStus
 
bus
 = 
RESET
;

237 
	`as_m
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

238 i((
IWDG
->
SR
 & 
IWDG_FLAG
!(
ut32_t
)
RESET
)

240 
bus
 = 
SET
;

244 
bus
 = 
RESET
;

247  
bus
;

248 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_lptim.c

96 
	~"m32f4xx_tim.h
"

107 #i
defed
(
STM32F410xx
)

112 
	#CFGR_INIT_CLEAR_MASK
 ((
ut32_t
0xFFCFF1FE)

	)

113 
	#CFGR_TRIG_AND_POL_CLEAR_MASK
 ((
ut32_t
0xFFF91FFF)

	)

145 
	$LPTIM_DeIn
(
LPTIM_TyDef
* 
LPTIMx
)

148 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

151 if(
LPTIMx
 =
LPTIM1
)

153 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_LPTIM1
, 
ENABLE
);

154 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_LPTIM1
, 
DISABLE
);

156 
	}
}

168 
	$LPTIM_In
(
LPTIM_TyDef
* 
LPTIMx
, 
LPTIM_InTyDef
* 
LPTIM_InSu
)

170 
ut32_t
 
tmeg1
 = 0;

173 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

174 
	`as_m
(
	`IS_LPTIM_CLOCK_SOURCE
(
LPTIM_InSu
->
LPTIM_ClockSour
));

175 
	`as_m
(
	`IS_LPTIM_CLOCK_PRESCALER
(
LPTIM_InSu
->
LPTIM_Psr
));

176 
	`as_m
(
	`IS_LPTIM_WAVEFORM
(
LPTIM_InSu
->
LPTIM_Wavefm
));

177 
	`as_m
(
	`IS_LPTIM_OUTPUT_POLARITY
(
LPTIM_InSu
->
LPTIM_OuutPެy
));

180 
tmeg1
 = 
LPTIMx
->
CFGR
;

183 
tmeg1
 &
CFGR_INIT_CLEAR_MASK
;

189 
tmeg1
 |(
LPTIM_InSu
->
LPTIM_ClockSour
 | LPTIM_InSu->
LPTIM_Psr


190 |
LPTIM_InSu
->
LPTIM_Wavefm
 | LPTIM_InSu->
LPTIM_OuutPެy
);

193 
LPTIMx
->
CFGR
 = 
tmeg1
;

194 
	}
}

201 
	$LPTIM_SuIn
(
LPTIM_InTyDef
* 
LPTIM_InSu
)

204 
LPTIM_InSu
->
LPTIM_ClockSour
 = 
LPTIM_ClockSour_APBClock_LPosc
;

207 
LPTIM_InSu
->
LPTIM_OuutPެy
 = 
LPTIM_OuutPެy_High
;

210 
LPTIM_InSu
->
LPTIM_Psr
 = 
LPTIM_Psr_DIV1
;

213 
LPTIM_InSu
->
LPTIM_Wavefm
 = 
LPTIM_Wavefm_PWM_OPul
;

214 
	}
}

251 
	$LPTIM_Cmd
(
LPTIM_TyDef
* 
LPTIMx
, 
FuniڮS
 
NewS
)

254 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

255 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

257 if(
NewS
 !
DISABLE
)

260 
LPTIMx
->
CR
 |
LPTIM_CR_ENABLE
;

265 
LPTIMx
->
CR
 &~(
LPTIM_CR_ENABLE
);

267 
	}
}

280 
	$LPTIM_SeClockSour
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_ClockSour
)

283 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

284 
	`as_m
(
	`IS_LPTIM_CLOCK_SOURCE
(
LPTIM_ClockSour
));

287 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_CKSEL
);

290 
LPTIMx
->
CFGR
 |
LPTIM_ClockSour
;

291 
	}
}

306 
	$LPTIM_SeULPTIMClockPެy
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_ClockPެy
)

308 
ut32_t
 
tmeg1
 = 0;

311 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

312 
	`as_m
(
	`IS_LPTIM_CLOCK_POLARITY
(
LPTIM_ClockPެy
));

315 
tmeg1
 = 
LPTIMx
->
CFGR
;

318 
tmeg1
 &~(
LPTIM_CFGR_CKPOL
);

321 
tmeg1
 |
LPTIM_ClockPެy
;

324 
LPTIMx
->
CFGR
 = 
tmeg1
;

325 
	}
}

344 
	$LPTIM_CfigPsr
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_Psr
)

346 
ut32_t
 
tmeg1
 = 0;

349 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

350 
	`as_m
(
	`IS_LPTIM_CLOCK_PRESCALER
(
LPTIM_Psr
));

353 
tmeg1
 = 
LPTIMx
->
CFGR
;

356 
tmeg1
 &~(
LPTIM_CFGR_PRESC
);

359 
tmeg1
 |
LPTIM_Psr
;

362 
LPTIMx
->
CFGR
 = 
tmeg1
;

363 
	}
}

387 
	$LPTIM_CfigExTrigg
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_ExtTRGSour
, ut32_
LPTIM_ExtTRGPެy
)

389 
ut32_t
 
tmeg1
 = 0;

392 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

393 
	`as_m
(
	`IS_LPTIM_EXT_TRG_SOURCE
(
LPTIM_ExtTRGSour
));

394 
	`as_m
(
	`IS_LPTIM_EXT_TRG_POLARITY
(
LPTIM_ExtTRGPެy
));

397 
tmeg1
 = 
LPTIMx
->
CFGR
;

400 
tmeg1
 &
CFGR_TRIG_AND_POL_CLEAR_MASK
;

403 
tmeg1
 |(
LPTIM_ExtTRGSour
 | 
LPTIM_ExtTRGPެy
);

406 
LPTIMx
->
CFGR
 = 
tmeg1
;

407 
	}
}

416 
	$LPTIM_SeSoweS
(
LPTIM_TyDef
* 
LPTIMx
)

419 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

422 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_TRIGEN
);

423 
	}
}

440 
	$LPTIM_CfigTriggGlchFr
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_TrigSameTime
)

442 
ut32_t
 
tmeg1
 = 0;

445 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

446 
	`as_m
(
	`IS_LPTIM_TRIG_SAMPLE_TIME
(
LPTIM_TrigSameTime
));

449 
tmeg1
 = 
LPTIMx
->
CFGR
;

452 
tmeg1
 &~(
LPTIM_CFGR_TRGFLT
);

455 
tmeg1
 |(
LPTIM_TrigSameTime
);

458 
LPTIMx
->
CFGR
 = 
tmeg1
;

459 
	}
}

476 
	$LPTIM_CfigClockGlchFr
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_ClockSameTime
)

478 
ut32_t
 
tmeg1
 = 0;

481 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

482 
	`as_m
(
	`IS_LPTIM_CLOCK_SAMPLE_TIME
(
LPTIM_ClockSameTime
));

485 
tmeg1
 = 
LPTIMx
->
CFGR
;

488 
tmeg1
 &~(
LPTIM_CFGR_CKFLT
);

491 
tmeg1
 |
LPTIM_ClockSameTime
;

494 
LPTIMx
->
CFGR
 = 
tmeg1
;

495 
	}
}

506 
	$LPTIM_SeOtgMode
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_Mode
)

509 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

510 
	`as_m
(
	`IS_LPTIM_MODE
(
LPTIM_Mode
));

513 if(
LPTIM_Mode
 =
LPTIM_Mode_Ctuous
)

516 
LPTIMx
->
CR
 |
LPTIM_Mode_Ctuous
;

518 if(
LPTIM_Mode
 =
LPTIM_Mode_Sg
)

521 
LPTIMx
->
CR
 |
LPTIM_Mode_Sg
;

523 
	}
}

534 
	$LPTIM_TimoutCmd
(
LPTIM_TyDef
* 
LPTIMx
, 
FuniڮS
 
NewS
)

537 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

538 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

540 if(
NewS
 !
DISABLE
)

543 
LPTIMx
->
CFGR
 |
LPTIM_CFGR_TIMOUT
;

548 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_TIMOUT
);

550 
	}
}

563 
	$LPTIM_CfigWavefm
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_Wavefm
)

566 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

567 
	`as_m
(
	`IS_LPTIM_WAVEFORM
(
LPTIM_Wavefm
));

570 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_CKFLT
);

573 
LPTIMx
->
CFGR
 |(
LPTIM_Wavefm
);

574 
	}
}

587 
	$LPTIM_CfigUpde
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_Upde
)

590 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

591 
	`as_m
(
	`IS_LPTIM_UPDATE
(
LPTIM_Upde
));

594 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_PRELOAD
);

597 
LPTIMx
->
CFGR
 |(
LPTIM_Upde
);

598 
	}
}

607 
	$LPTIM_SAutܖdVue
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_Autܖd
)

610 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

611 
	`as_m
(
	`IS_LPTIM_AUTORELOAD
(
LPTIM_Autܖd
));

614 
LPTIMx
->
ARR
 = 
LPTIM_Autܖd
;

615 
	}
}

624 
	$LPTIM_SComVue
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_Com
)

627 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

628 
	`as_m
(
	`IS_LPTIM_COMPARE
(
LPTIM_Com
));

631 
LPTIMx
->
CMP
 = 
LPTIM_Com
;

632 
	}
}

644 
	$LPTIM_SeCouMode
(
LPTIM_TyDef
* 
LPTIMx
, 
FuniڮS
 
NewS
)

647 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

648 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

650 if(
NewS
 !
DISABLE
)

653 
LPTIMx
->
CFGR
 |
LPTIM_CFGR_COUNTMODE
;

658 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_COUNTMODE
);

660 
	}
}

671 
	$LPTIM_SeEncodMode
(
LPTIM_TyDef
* 
LPTIMx
, 
FuniڮS
 
NewS
)

674 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

675 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

677 if(
NewS
 !
DISABLE
)

680 
LPTIMx
->
CFGR
 |
LPTIM_CFGR_ENC
;

685 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_ENC
);

687 
	}
}

694 
ut32_t
 
	$LPTIM_GCouVue
(
LPTIM_TyDef
* 
LPTIMx
)

697 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

700  
LPTIMx
->
CNT
;

701 
	}
}

708 
ut32_t
 
	$LPTIM_GAutܖdVue
(
LPTIM_TyDef
* 
LPTIMx
)

711 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

714  
LPTIMx
->
ARR
;

715 
	}
}

722 
ut32_t
 
	$LPTIM_GComVue
(
LPTIM_TyDef
* 
LPTIMx
)

725 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

728  
LPTIMx
->
CMP
;

729 
	}
}

742 
	$LPTIM_RemCfig
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_OPTR
)

745 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

748 
LPTIMx
->
OR
 = 
LPTIM_OPTR
;

749 
	}
}

812 
	$LPTIM_ITCfig
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_IT
, 
FuniڮS
 
NewS
)

815 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

816 
	`as_m
(
	`IS_LPTIM_IT
(
LPTIM_IT
));

817 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

819 if(
NewS
 !
DISABLE
)

822 
LPTIMx
->
IER
 |
LPTIM_IT
;

827 
LPTIMx
->
IER
 &~(
LPTIM_IT
);

829 
	}
}

849 
FgStus
 
	$LPTIM_GFgStus
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_FLAG
)

851 
ITStus
 
bus
 = 
RESET
;

854 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

855 
	`as_m
(
	`IS_LPTIM_GET_FLAG
(
LPTIM_FLAG
));

857 if((
LPTIMx
->
ISR
 & 
LPTIM_FLAG
!(
RESET
))

859 
bus
 = 
SET
;

863 
bus
 = 
RESET
;

865  
bus
;

866 
	}
}

884 
	$LPTIM_CˬFg
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_CLEARF
)

887 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

888 
	`as_m
(
	`IS_LPTIM_CLEAR_FLAG
(
LPTIM_CLEARF
));

891 
LPTIMx
->
ICR
 |
LPTIM_CLEARF
;

892 
	}
}

907 
ITStus
 
	$LPTIM_GITStus
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_IT
)

909 
ITStus
 
bus
 = 
RESET
;

910 
ut32_t
 
us
 = 0x0, 
ab
 = 0x0;

913 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

914 
	`as_m
(
	`IS_LPTIM_IT
(
LPTIM_IT
));

917 
us
 = 
LPTIMx
->
ISR
 & 
LPTIM_IT
;

920 
ab
 = 
LPTIMx
->
IER
 & 
LPTIM_IT
;

922 if((
us
 !
RESET
&& (
ab
 != RESET))

924 
bus
 = 
SET
;

928 
bus
 = 
RESET
;

930  
bus
;

931 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_ltdc.c

76 
	~"m32f4xx_dc.h
"

77 
	~"m32f4xx_rcc.h
"

95 
	#GCR_MASK
 ((
ut32_t
)0x0FFE888F

	)

129 
	$LTDC_DeIn
()

132 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_LTDC
, 
ENABLE
);

134 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_LTDC
, 
DISABLE
);

135 
	}
}

146 
	$LTDC_In
(
LTDC_InTyDef
* 
LTDC_InSu
)

148 
ut32_t
 
hizڏlsync
 = 0;

149 
ut32_t
 
accumuϋdHBP
 = 0;

150 
ut32_t
 
accumuϋdaiveW
 = 0;

151 
ut32_t
 
tٮwidth
 = 0;

152 
ut32_t
 
backg
 = 0;

153 
ut32_t
 
backd
 = 0;

156 
	`as_m
(
	`IS_LTDC_HSYNC
(
LTDC_InSu
->
LTDC_HizڏlSync
));

157 
	`as_m
(
	`IS_LTDC_VSYNC
(
LTDC_InSu
->
LTDC_VtilSync
));

158 
	`as_m
(
	`IS_LTDC_AHBP
(
LTDC_InSu
->
LTDC_AccumuϋdHBP
));

159 
	`as_m
(
	`IS_LTDC_AVBP
(
LTDC_InSu
->
LTDC_AccumuϋdVBP
));

160 
	`as_m
(
	`IS_LTDC_AAH
(
LTDC_InSu
->
LTDC_AccumuϋdAiveH
));

161 
	`as_m
(
	`IS_LTDC_AAW
(
LTDC_InSu
->
LTDC_AccumuϋdAiveW
));

162 
	`as_m
(
	`IS_LTDC_TOTALH
(
LTDC_InSu
->
LTDC_TٮHeigh
));

163 
	`as_m
(
	`IS_LTDC_TOTALW
(
LTDC_InSu
->
LTDC_TٮWidth
));

164 
	`as_m
(
	`IS_LTDC_HSPOL
(
LTDC_InSu
->
LTDC_HSPެy
));

165 
	`as_m
(
	`IS_LTDC_VSPOL
(
LTDC_InSu
->
LTDC_VSPެy
));

166 
	`as_m
(
	`IS_LTDC_DEPOL
(
LTDC_InSu
->
LTDC_DEPެy
));

167 
	`as_m
(
	`IS_LTDC_PCPOL
(
LTDC_InSu
->
LTDC_PCPެy
));

168 
	`as_m
(
	`IS_LTDC_BackBlueVue
(
LTDC_InSu
->
LTDC_BackgroundBlueVue
));

169 
	`as_m
(
	`IS_LTDC_BackGVue
(
LTDC_InSu
->
LTDC_BackgroundGVue
));

170 
	`as_m
(
	`IS_LTDC_BackRedVue
(
LTDC_InSu
->
LTDC_BackgroundRedVue
));

173 
LTDC
->
SSCR
 &~(
LTDC_SSCR_VSH
 | 
LTDC_SSCR_HSW
);

174 
hizڏlsync
 = (
LTDC_InSu
->
LTDC_HizڏlSync
 << 16);

175 
LTDC
->
SSCR
 |(
hizڏlsync
 | 
LTDC_InSu
->
LTDC_VtilSync
);

178 
LTDC
->
BPCR
 &~(
LTDC_BPCR_AVBP
 | 
LTDC_BPCR_AHBP
);

179 
accumuϋdHBP
 = (
LTDC_InSu
->
LTDC_AccumuϋdHBP
 << 16);

180 
LTDC
->
BPCR
 |(
accumuϋdHBP
 | 
LTDC_InSu
->
LTDC_AccumuϋdVBP
);

183 
LTDC
->
AWCR
 &~(
LTDC_AWCR_AAH
 | 
LTDC_AWCR_AAW
);

184 
accumuϋdaiveW
 = (
LTDC_InSu
->
LTDC_AccumuϋdAiveW
 << 16);

185 
LTDC
->
AWCR
 |(
accumuϋdaiveW
 | 
LTDC_InSu
->
LTDC_AccumuϋdAiveH
);

188 
LTDC
->
TWCR
 &~(
LTDC_TWCR_TOTALH
 | 
LTDC_TWCR_TOTALW
);

189 
tٮwidth
 = (
LTDC_InSu
->
LTDC_TٮWidth
 << 16);

190 
LTDC
->
TWCR
 |(
tٮwidth
 | 
LTDC_InSu
->
LTDC_TٮHeigh
);

192 
LTDC
->
GCR
 &(
ut32_t
)
GCR_MASK
;

193 
LTDC
->
GCR
 |(
ut32_t
)(
LTDC_InSu
->
LTDC_HSPެy
 | LTDC_InSu->
LTDC_VSPެy
 | \

194 
LTDC_InSu
->
LTDC_DEPެy
 | LTDC_InSu->
LTDC_PCPެy
);

197 
backg
 = (
LTDC_InSu
->
LTDC_BackgroundGVue
 << 8);

198 
backd
 = (
LTDC_InSu
->
LTDC_BackgroundRedVue
 << 16);

200 
LTDC
->
BCCR
 &~(
LTDC_BCCR_BCBLUE
 | 
LTDC_BCCR_BCGREEN
 | 
LTDC_BCCR_BCRED
);

201 
LTDC
->
BCCR
 |(
backd
 | 
backg
 | 
LTDC_InSu
->
LTDC_BackgroundBlueVue
);

202 
	}
}

211 
	$LTDC_SuIn
(
LTDC_InTyDef
* 
LTDC_InSu
)

214 
LTDC_InSu
->
LTDC_HSPެy
 = 
LTDC_HSPެy_AL
;

215 
LTDC_InSu
->
LTDC_VSPެy
 = 
LTDC_VSPެy_AL
;

216 
LTDC_InSu
->
LTDC_DEPެy
 = 
LTDC_DEPެy_AL
;

217 
LTDC_InSu
->
LTDC_PCPެy
 = 
LTDC_PCPެy_IPC
;

218 
LTDC_InSu
->
LTDC_HizڏlSync
 = 0x00;

219 
LTDC_InSu
->
LTDC_VtilSync
 = 0x00;

220 
LTDC_InSu
->
LTDC_AccumuϋdHBP
 = 0x00;

221 
LTDC_InSu
->
LTDC_AccumuϋdVBP
 = 0x00;

222 
LTDC_InSu
->
LTDC_AccumuϋdAiveW
 = 0x00;

223 
LTDC_InSu
->
LTDC_AccumuϋdAiveH
 = 0x00;

224 
LTDC_InSu
->
LTDC_TٮWidth
 = 0x00;

225 
LTDC_InSu
->
LTDC_TٮHeigh
 = 0x00;

226 
LTDC_InSu
->
LTDC_BackgroundRedVue
 = 0x00;

227 
LTDC_InSu
->
LTDC_BackgroundGVue
 = 0x00;

228 
LTDC_InSu
->
LTDC_BackgroundBlueVue
 = 0x00;

229 
	}
}

238 
	$LTDC_Cmd
(
FuniڮS
 
NewS
)

241 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

243 i(
NewS
 !
DISABLE
)

246 
LTDC
->
GCR
 |(
ut32_t
)
LTDC_GCR_LTDCEN
;

251 
LTDC
->
GCR
 &~(
ut32_t
)
LTDC_GCR_LTDCEN
;

253 
	}
}

262 
	$LTDC_DhCmd
(
FuniڮS
 
NewS
)

265 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

267 i(
NewS
 !
DISABLE
)

270 
LTDC
->
GCR
 |(
ut32_t
)
LTDC_GCR_DTEN
;

275 
LTDC
->
GCR
 &~(
ut32_t
)
LTDC_GCR_DTEN
;

277 
	}
}

286 
LTDC_RGBTyDef
 
	$LTDC_GRGBWidth
()

288 
LTDC_RGBTyDef
 
LTDC_RGB_InSu
;

290 
LTDC
->
GCR
 &(
ut32_t
)
GCR_MASK
;

292 
LTDC_RGB_InSu
.
LTDC_BlueWidth
 = (
ut32_t
)((
LTDC
->
GCR
 >> 4) & 0x7);

293 
LTDC_RGB_InSu
.
LTDC_GWidth
 = (
ut32_t
)((
LTDC
->
GCR
 >> 8) & 0x7);

294 
LTDC_RGB_InSu
.
LTDC_RedWidth
 = (
ut32_t
)((
LTDC
->
GCR
 >> 12) & 0x7);

296  
LTDC_RGB_InSu
;

297 
	}
}

306 
	$LTDC_RGBSuIn
(
LTDC_RGBTyDef
* 
LTDC_RGB_InSu
)

308 
LTDC_RGB_InSu
->
LTDC_BlueWidth
 = 0x02;

309 
LTDC_RGB_InSu
->
LTDC_GWidth
 = 0x02;

310 
LTDC_RGB_InSu
->
LTDC_RedWidth
 = 0x02;

311 
	}
}

320 
	$LTDC_LIPCfig
(
ut32_t
 
LTDC_LIPosiCfig
)

323 
	`as_m
(
	`IS_LTDC_LIPOS
(
LTDC_LIPosiCfig
));

326 
LTDC
->
LIPCR
 = (
ut32_t
)
LTDC_LIPosiCfig
;

327 
	}
}

338 
	$LTDC_RdCfig
(
ut32_t
 
LTDC_Rd
)

341 
	`as_m
(
	`IS_LTDC_RELOAD
(
LTDC_Rd
));

344 
LTDC
->
SRCR
 = (
ut32_t
)
LTDC_Rd
;

345 
	}
}

359 
	$LTDC_LayIn
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_Lay_InTyDef
* 
LTDC_Lay_InSu
)

362 
ut32_t
 
whpos
 = 0;

363 
ut32_t
 
wvpos
 = 0;

364 
ut32_t
 
dcg
 = 0;

365 
ut32_t
 
ded
 = 0;

366 
ut32_t
 
dha
 = 0;

367 
ut32_t
 
cfbp
 = 0;

370 
	`as_m
(
	`IS_LTDC_Pixfm
(
LTDC_Lay_InSu
->
LTDC_PixFm
));

371 
	`as_m
(
	`IS_LTDC_BndgFa1
(
LTDC_Lay_InSu
->
LTDC_BndgFa_1
));

372 
	`as_m
(
	`IS_LTDC_BndgFa2
(
LTDC_Lay_InSu
->
LTDC_BndgFa_2
));

373 
	`as_m
(
	`IS_LTDC_HCONFIGST
(
LTDC_Lay_InSu
->
LTDC_HizڏlS
));

374 
	`as_m
(
	`IS_LTDC_HCONFIGSP
(
LTDC_Lay_InSu
->
LTDC_HizڏlSt
));

375 
	`as_m
(
	`IS_LTDC_VCONFIGST
(
LTDC_Lay_InSu
->
LTDC_VtilS
));

376 
	`as_m
(
	`IS_LTDC_VCONFIGSP
(
LTDC_Lay_InSu
->
LTDC_VtilSt
));

377 
	`as_m
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Lay_InSu
->
LTDC_DeuCBlue
));

378 
	`as_m
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Lay_InSu
->
LTDC_DeuCG
));

379 
	`as_m
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Lay_InSu
->
LTDC_DeuCRed
));

380 
	`as_m
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Lay_InSu
->
LTDC_DeuCAha
));

381 
	`as_m
(
	`IS_LTDC_CFBP
(
LTDC_Lay_InSu
->
LTDC_CFBPch
));

382 
	`as_m
(
	`IS_LTDC_CFBLL
(
LTDC_Lay_InSu
->
LTDC_CFBLeLgth
));

383 
	`as_m
(
	`IS_LTDC_CFBLNBR
(
LTDC_Lay_InSu
->
LTDC_CFBLeNumb
));

386 
whpos
 = 
LTDC_Lay_InSu
->
LTDC_HizڏlSt
 << 16;

387 
LTDC_Layx
->
WHPCR
 &~(
LTDC_LxWHPCR_WHSTPOS
 | 
LTDC_LxWHPCR_WHSPPOS
);

388 
LTDC_Layx
->
WHPCR
 = (
LTDC_Lay_InSu
->
LTDC_HizڏlS
 | 
whpos
);

391 
wvpos
 = 
LTDC_Lay_InSu
->
LTDC_VtilSt
 << 16;

392 
LTDC_Layx
->
WVPCR
 &~(
LTDC_LxWVPCR_WVSTPOS
 | 
LTDC_LxWVPCR_WVSPPOS
);

393 
LTDC_Layx
->
WVPCR
 = (
LTDC_Lay_InSu
->
LTDC_VtilS
 | 
wvpos
);

396 
LTDC_Layx
->
PFCR
 &~(
LTDC_LxPFCR_PF
);

397 
LTDC_Layx
->
PFCR
 = (
LTDC_Lay_InSu
->
LTDC_PixFm
);

400 
dcg
 = (
LTDC_Lay_InSu
->
LTDC_DeuCG
 << 8);

401 
ded
 = (
LTDC_Lay_InSu
->
LTDC_DeuCRed
 << 16);

402 
dha
 = (
LTDC_Lay_InSu
->
LTDC_DeuCAha
 << 24);

403 
LTDC_Layx
->
DCCR
 &~(
LTDC_LxDCCR_DCBLUE
 | 
LTDC_LxDCCR_DCGREEN
 | 
LTDC_LxDCCR_DCRED
 | 
LTDC_LxDCCR_DCALPHA
);

404 
LTDC_Layx
->
DCCR
 = (
LTDC_Lay_InSu
->
LTDC_DeuCBlue
 | 
dcg
 | \

405 
ded
 | 
dha
);

408 
LTDC_Layx
->
CACR
 &~(
LTDC_LxCACR_CONSTA
);

409 
LTDC_Layx
->
CACR
 = (
LTDC_Lay_InSu
->
LTDC_CڡtAha
);

412 
LTDC_Layx
->
BFCR
 &~(
LTDC_LxBFCR_BF2
 | 
LTDC_LxBFCR_BF1
);

413 
LTDC_Layx
->
BFCR
 = (
LTDC_Lay_InSu
->
LTDC_BndgFa_1
 | LTDC_Lay_InSu->
LTDC_BndgFa_2
);

416 
LTDC_Layx
->
CFBAR
 &~(
LTDC_LxCFBAR_CFBADD
);

417 
LTDC_Layx
->
CFBAR
 = (
LTDC_Lay_InSu
->
LTDC_CFBSAdss
);

420 
cfbp
 = (
LTDC_Lay_InSu
->
LTDC_CFBPch
 << 16);

421 
LTDC_Layx
->
CFBLR
 &~(
LTDC_LxCFBLR_CFBLL
 | 
LTDC_LxCFBLR_CFBP
);

422 
LTDC_Layx
->
CFBLR
 = (
LTDC_Lay_InSu
->
LTDC_CFBLeLgth
 | 
cfbp
);

425 
LTDC_Layx
->
CFBLNR
 &~(
LTDC_LxCFBLNR_CFBLNBR
);

426 
LTDC_Layx
->
CFBLNR
 = (
LTDC_Lay_InSu
->
LTDC_CFBLeNumb
);

428 
	}
}

437 
	$LTDC_LaySuIn
(
LTDC_Lay_InTyDef
 * 
LTDC_Lay_InSu
)

442 
LTDC_Lay_InSu
->
LTDC_HizڏlS
 = 0x00;

443 
LTDC_Lay_InSu
->
LTDC_HizڏlSt
 = 0x00;

446 
LTDC_Lay_InSu
->
LTDC_VtilS
 = 0x00;

447 
LTDC_Lay_InSu
->
LTDC_VtilSt
 = 0x00;

450 
LTDC_Lay_InSu
->
LTDC_PixFm
 = 
LTDC_Pixfm_ARGB8888
;

453 
LTDC_Lay_InSu
->
LTDC_CڡtAha
 = 0xFF;

456 
LTDC_Lay_InSu
->
LTDC_DeuCBlue
 = 0x00;

457 
LTDC_Lay_InSu
->
LTDC_DeuCG
 = 0x00;

458 
LTDC_Lay_InSu
->
LTDC_DeuCRed
 = 0x00;

459 
LTDC_Lay_InSu
->
LTDC_DeuCAha
 = 0x00;

462 
LTDC_Lay_InSu
->
LTDC_BndgFa_1
 = 
LTDC_BndgFa1_PAxCA
;

463 
LTDC_Lay_InSu
->
LTDC_BndgFa_2
 = 
LTDC_BndgFa2_PAxCA
;

466 
LTDC_Lay_InSu
->
LTDC_CFBSAdss
 = 0x00;

469 
LTDC_Lay_InSu
->
LTDC_CFBLeLgth
 = 0x00;

470 
LTDC_Lay_InSu
->
LTDC_CFBPch
 = 0x00;

473 
LTDC_Lay_InSu
->
LTDC_CFBLeNumb
 = 0x00;

474 
	}
}

486 
	$LTDC_LayCmd
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
FuniڮS
 
NewS
)

489 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

491 i(
NewS
 !
DISABLE
)

494 
LTDC_Layx
->
CR
 |(
ut32_t
)
LTDC_LxCR_LEN
;

499 
LTDC_Layx
->
CR
 &~(
ut32_t
)
LTDC_LxCR_LEN
;

501 
	}
}

511 
LTDC_PosTyDef
 
	$LTDC_GPosStus
()

513 
LTDC_PosTyDef
 
LTDC_Pos_InSu
;

515 
LTDC
->
CPSR
 &~(
LTDC_CPSR_CYPOS
 | 
LTDC_CPSR_CXPOS
);

517 
LTDC_Pos_InSu
.
LTDC_POSX
 = (
ut32_t
)(
LTDC
->
CPSR
 >> 16);

518 
LTDC_Pos_InSu
.
LTDC_POSY
 = (
ut32_t
)(
LTDC
->
CPSR
 & 0xFFFF);

520  
LTDC_Pos_InSu
;

521 
	}
}

530 
	$LTDC_PosSuIn
(
LTDC_PosTyDef
* 
LTDC_Pos_InSu
)

532 
LTDC_Pos_InSu
->
LTDC_POSX
 = 0x00;

533 
LTDC_Pos_InSu
->
LTDC_POSY
 = 0x00;

534 
	}
}

547 
FgStus
 
	$LTDC_GCDStus
(
ut32_t
 
LTDC_CD
)

549 
FgStus
 
bus
;

552 
	`as_m
(
	`IS_LTDC_GET_CD
(
LTDC_CD
));

554 i((
LTDC
->
CDSR
 & 
LTDC_CD
!(
ut32_t
)
RESET
)

556 
bus
 = 
SET
;

560 
bus
 = 
RESET
;

562  
bus
;

563 
	}
}

574 
	$LTDC_CKeygCfig
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_CKeyg_InTyDef
* 
LTDC_ckeyg_InSu
, 
FuniڮS
 
NewS
)

576 
ut32_t
 
ckg
 = 0;

577 
ut32_t
 
ckd
 = 0;

580 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

581 
	`as_m
(
	`IS_LTDC_CKEYING
(
LTDC_ckeyg_InSu
->
LTDC_CKeyBlue
));

582 
	`as_m
(
	`IS_LTDC_CKEYING
(
LTDC_ckeyg_InSu
->
LTDC_CKeyG
));

583 
	`as_m
(
	`IS_LTDC_CKEYING
(
LTDC_ckeyg_InSu
->
LTDC_CKeyRed
));

585 i(
NewS
 !
DISABLE
)

588 
LTDC_Layx
->
CR
 |(
ut32_t
)
LTDC_LxCR_COLKEN
;

591 
ckg
 = (
LTDC_ckeyg_InSu
->
LTDC_CKeyG
 << 8);

592 
ckd
 = (
LTDC_ckeyg_InSu
->
LTDC_CKeyRed
 << 16);

593 
LTDC_Layx
->
CKCR
 &~(
LTDC_LxCKCR_CKBLUE
 | 
LTDC_LxCKCR_CKGREEN
 | 
LTDC_LxCKCR_CKRED
);

594 
LTDC_Layx
->
CKCR
 |(
LTDC_ckeyg_InSu
->
LTDC_CKeyBlue
 | 
ckg
 | 
ckd
);

599 
LTDC_Layx
->
CR
 &~(
ut32_t
)
LTDC_LxCR_COLKEN
;

603 
LTDC
->
SRCR
 = 
LTDC_IMRd
;

604 
	}
}

613 
	$LTDC_CKeygSuIn
(
LTDC_CKeyg_InTyDef
* 
LTDC_ckeyg_InSu
)

616 
LTDC_ckeyg_InSu
->
LTDC_CKeyBlue
 = 0x00;

617 
LTDC_ckeyg_InSu
->
LTDC_CKeyG
 = 0x00;

618 
LTDC_ckeyg_InSu
->
LTDC_CKeyRed
 = 0x00;

619 
	}
}

631 
	$LTDC_CLUTCmd
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
FuniڮS
 
NewS
)

634 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

636 i(
NewS
 !
DISABLE
)

639 
LTDC_Layx
->
CR
 |(
ut32_t
)
LTDC_LxCR_CLUTEN
;

644 
LTDC_Layx
->
CR
 &~(
ut32_t
)
LTDC_LxCR_CLUTEN
;

648 
LTDC
->
SRCR
 = 
LTDC_IMRd
;

649 
	}
}

660 
	$LTDC_CLUTIn
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_CLUT_InTyDef
* 
LTDC_CLUT_InSu
)

662 
ut32_t
 
g
 = 0;

663 
ut32_t
 
d
 = 0;

664 
ut32_t
 
udd
 = 0;

667 
	`as_m
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InSu
->
LTDC_CLUTAdss
));

668 
	`as_m
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InSu
->
LTDC_RedVue
));

669 
	`as_m
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InSu
->
LTDC_GVue
));

670 
	`as_m
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InSu
->
LTDC_BlueVue
));

673 
g
 = (
LTDC_CLUT_InSu
->
LTDC_GVue
 << 8);

674 
d
 = (
LTDC_CLUT_InSu
->
LTDC_RedVue
 << 16);

675 
udd
 = (
LTDC_CLUT_InSu
->
LTDC_CLUTAdss
 << 24);

676 
LTDC_Layx
->
CLUTWR
 = (
udd
 | 
LTDC_CLUT_InSu
->
LTDC_BlueVue
 | \

677 
g
 | 
d
);

678 
	}
}

687 
	$LTDC_CLUTSuIn
(
LTDC_CLUT_InTyDef
* 
LTDC_CLUT_InSu
)

690 
LTDC_CLUT_InSu
->
LTDC_CLUTAdss
 = 0x00;

691 
LTDC_CLUT_InSu
->
LTDC_BlueVue
 = 0x00;

692 
LTDC_CLUT_InSu
->
LTDC_GVue
 = 0x00;

693 
LTDC_CLUT_InSu
->
LTDC_RedVue
 = 0x00;

694 
	}
}

707 
	$LTDC_LayPosi
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut16_t
 
OfftX
, ut16_
OfftY
)

710 
ut32_t
 
meg
, 
mp
;

711 
ut32_t
 
hizڏl_t
;

712 
ut32_t
 
hizڏl_
;

713 
ut32_t
 
vtil_t
;

714 
ut32_t
 
vtil_
;

716 
LTDC_Layx
->
WHPCR
 &~(
LTDC_LxWHPCR_WHSTPOS
 | 
LTDC_LxWHPCR_WHSPPOS
);

717 
LTDC_Layx
->
WVPCR
 &~(
LTDC_LxWVPCR_WVSTPOS
 | 
LTDC_LxWVPCR_WVSPPOS
);

720 
meg
 = 
LTDC
->
BPCR
;

721 
hizڏl_t
 = (
meg
 >> 16+ 1 + 
OfftX
;

722 
vtil_t
 = (
meg
 & 0xFFFF+ 1 + 
OfftY
;

727 
meg
 = 
LTDC_Layx
->
PFCR
;

729 i(
meg
 =
LTDC_Pixfm_ARGB8888
)

731 
mp
 = 4;

733 i(
meg
 =
LTDC_Pixfm_RGB888
)

735 
mp
 = 3;

737 i((
meg
 =
LTDC_Pixfm_ARGB4444
) ||

738 (
meg
 =
LTDC_Pixfm_RGB565
) ||

739 (
meg
 =
LTDC_Pixfm_ARGB1555
) ||

740 (
meg
 =
LTDC_Pixfm_AL88
))

742 
mp
 = 2;

746 
mp
 = 1;

749 
meg
 = 
LTDC_Layx
->
CFBLR
;

750 
hizڏl_
 = (((
meg
 & 0x1FFF- 3)/
mp
+ 
hizڏl_t
 - 1;

752 
meg
 = 
LTDC_Layx
->
CFBLNR
;

753 
vtil_
 = (
meg
 & 0x7FF+ 
vtil_t
 - 1;

755 
LTDC_Layx
->
WHPCR
 = 
hizڏl_t
 | (
hizڏl_
 << 16);

756 
LTDC_Layx
->
WVPCR
 = 
vtil_t
 | (
vtil_
 << 16);

757 
	}
}

768 
	$LTDC_LayAha
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut8_t
 
CڡtAha
)

771 
LTDC_Layx
->
CACR
 = 
CڡtAha
;

772 
	}
}

783 
	$LTDC_LayAddss
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
Addss
)

786 
LTDC_Layx
->
CFBAR
 = 
Addss
;

787 
	}
}

799 
	$LTDC_LaySize
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
Width
, ut32_
Height
)

802 
ut8_t
 
mp
;

803 
ut32_t
 
meg
;

804 
ut32_t
 
hizڏl_t
;

805 
ut32_t
 
hizڏl_
;

806 
ut32_t
 
vtil_t
;

807 
ut32_t
 
vtil_
;

809 
meg
 = 
LTDC_Layx
->
PFCR
;

811 i(
meg
 =
LTDC_Pixfm_ARGB8888
)

813 
mp
 = 4;

815 i(
meg
 =
LTDC_Pixfm_RGB888
)

817 
mp
 = 3;

819 i((
meg
 =
LTDC_Pixfm_ARGB4444
) || \

820 (
meg
 =
LTDC_Pixfm_RGB565
) || \

821 (
meg
 =
LTDC_Pixfm_ARGB1555
) || \

822 (
meg
 =
LTDC_Pixfm_AL88
))

824 
mp
 = 2;

828 
mp
 = 1;

832 
meg
 = 
LTDC_Layx
->
WHPCR
;

833 
hizڏl_t
 = (
meg
 & 0x1FFF);

834 
hizڏl_
 = 
Width
 + 
hizڏl_t
 - 1;

836 
meg
 = 
LTDC_Layx
->
WVPCR
;

837 
vtil_t
 = (
meg
 & 0x1FFF);

838 
vtil_
 = 
Height
 + 
vtil_t
 - 1;

840 
LTDC_Layx
->
WHPCR
 = 
hizڏl_t
 | (
hizڏl_
 << 16);

841 
LTDC_Layx
->
WVPCR
 = 
vtil_t
 | (
vtil_
 << 16);

844 
LTDC_Layx
->
CFBLR
 = ((
Width
 * 
mp
) << 16) | ((Width *emp) + 3);

847 
LTDC_Layx
->
CFBLNR
 = 
Height
;

849 
	}
}

861 
	$LTDC_LayPixFm
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
PixFm
)

864 
ut8_t
 
mp
;

865 
ut32_t
 
meg
;

867 
meg
 = 
LTDC_Layx
->
PFCR
;

869 i(
meg
 =
LTDC_Pixfm_ARGB8888
)

871 
mp
 = 4;

873 i(
meg
 =
LTDC_Pixfm_RGB888
)

875 
mp
 = 3;

877 i((
meg
 =
LTDC_Pixfm_ARGB4444
) || \

878 (
meg
 =
LTDC_Pixfm_RGB565
) || \

879 (
meg
 =
LTDC_Pixfm_ARGB1555
) || \

880 (
meg
 =
LTDC_Pixfm_AL88
))

882 
mp
 = 2;

886 
mp
 = 1;

889 
meg
 = (
LTDC_Layx
->
CFBLR
 >> 16);

890 
meg
 = (meg / 
mp
);

892 i(
PixFm
 =
LTDC_Pixfm_ARGB8888
)

894 
mp
 = 4;

896 i(
PixFm
 =
LTDC_Pixfm_RGB888
)

898 
mp
 = 3;

900 i((
PixFm
 =
LTDC_Pixfm_ARGB4444
) || \

901 (
PixFm
 =
LTDC_Pixfm_RGB565
) || \

902 (
PixFm
 =
LTDC_Pixfm_ARGB1555
) || \

903 (
PixFm
 =
LTDC_Pixfm_AL88
))

905 
mp
 = 2;

909 
mp
 = 1;

913 
LTDC_Layx
->
CFBLR
 = ((
meg
 * 
mp
) << 16) | ((tempreg *emp) + 3);

916 
LTDC_Layx
->
PFCR
 = 
PixFm
;

918 
	}
}

975 
	$LTDC_ITCfig
(
ut32_t
 
LTDC_IT
, 
FuniڮS
 
NewS
)

978 
	`as_m
(
	`IS_LTDC_IT
(
LTDC_IT
));

979 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

981 i(
NewS
 !
DISABLE
)

983 
LTDC
->
IER
 |
LTDC_IT
;

987 
LTDC
->
IER
 &(
ut32_t
)~
LTDC_IT
;

989 
	}
}

1001 
FgStus
 
	$LTDC_GFgStus
(
ut32_t
 
LTDC_FLAG
)

1003 
FgStus
 
bus
 = 
RESET
;

1006 
	`as_m
(
	`IS_LTDC_FLAG
(
LTDC_FLAG
));

1008 i((
LTDC
->
ISR
 & 
LTDC_FLAG
!(
ut32_t
)
RESET
)

1010 
bus
 = 
SET
;

1014 
bus
 = 
RESET
;

1016  
bus
;

1017 
	}
}

1029 
	$LTDC_CˬFg
(
ut32_t
 
LTDC_FLAG
)

1032 
	`as_m
(
	`IS_LTDC_FLAG
(
LTDC_FLAG
));

1035 
LTDC
->
ICR
 = (
ut32_t
)
LTDC_FLAG
;

1036 
	}
}

1048 
ITStus
 
	$LTDC_GITStus
(
ut32_t
 
LTDC_IT
)

1050 
ITStus
 
bus
 = 
RESET
;

1053 
	`as_m
(
	`IS_LTDC_IT
(
LTDC_IT
));

1055 i((
LTDC
->
ISR
 & 
LTDC_IT
!(
ut32_t
)
RESET
)

1057 
bus
 = 
SET
;

1061 
bus
 = 
RESET
;

1064 i(((
LTDC
->
IER
 & 
LTDC_IT
!(
ut32_t
)
RESET
&& (
bus
 != (uint32_t)RESET))

1066 
bus
 = 
SET
;

1070 
bus
 = 
RESET
;

1072  
bus
;

1073 
	}
}

1086 
	$LTDC_CˬITPdgB
(
ut32_t
 
LTDC_IT
)

1089 
	`as_m
(
	`IS_LTDC_IT
(
LTDC_IT
));

1092 
LTDC
->
ICR
 = (
ut32_t
)
LTDC_IT
;

1093 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_pwr.c

38 
	~"m32f4xx_pwr.h
"

39 
	~"m32f4xx_rcc.h
"

53 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

58 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

59 
	#DBP_BNumb
 0x08

	)

60 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
DBP_BNumb
 * 4))

	)

63 
	#PVDE_BNumb
 0x04

	)

64 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PVDE_BNumb
 * 4))

	)

67 
	#FPDS_BNumb
 0x09

	)

68 
	#CR_FPDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
FPDS_BNumb
 * 4))

	)

71 
	#PMODE_BNumb
 0x0E

	)

72 
	#CR_PMODE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PMODE_BNumb
 * 4))

	)

75 
	#ODEN_BNumb
 0x10

	)

76 
	#CR_ODEN_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
ODEN_BNumb
 * 4))

	)

79 
	#ODSWEN_BNumb
 0x11

	)

80 
	#CR_ODSWEN_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
ODSWEN_BNumb
 * 4))

	)

82 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
)

84 
	#MRUDS_BNumb
 0x0B

	)

85 
	#CR_MRUDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
MRUDS_BNumb
 * 4))

	)

88 
	#LPUDS_BNumb
 0x0A

	)

89 
	#CR_LPUDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
LPUDS_BNumb
 * 4))

	)

92 #i
defed
(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
|| defed(
STM32F412xG
)

94 
	#MRLVDS_BNumb
 0x0B

	)

95 
	#CR_MRLVDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
MRLVDS_BNumb
 * 4))

	)

98 
	#LPLVDS_BNumb
 0x0A

	)

99 
	#CR_LPLVDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
LPLVDS_BNumb
 * 4))

	)

103 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
|| defed(
STM32F469_479xx
)

105 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

106 
	#EWUP_BNumb
 0x08

	)

107 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
EWUP_BNumb
 * 4))

	)

110 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F446xx
)

112 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

113 
	#EWUP1_BNumb
 0x08

	)

114 
	#CSR_EWUP1_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
EWUP1_BNumb
 * 4))

	)

115 
	#EWUP2_BNumb
 0x07

	)

116 
	#CSR_EWUP2_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
EWUP2_BNumb
 * 4))

	)

117 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
)

118 
	#EWUP3_BNumb
 0x06

	)

119 
	#CSR_EWUP3_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
EWUP2_BNumb
 * 4))

	)

124 
	#BRE_BNumb
 0x09

	)

125 
	#CSR_BRE_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
BRE_BNumb
 * 4))

	)

130 
	#CR_DS_MASK
 ((
ut32_t
)0xFFFFF3FC)

	)

131 
	#CR_PLS_MASK
 ((
ut32_t
)0xFFFFFF1F)

	)

132 
	#CR_VOS_MASK
 ((
ut32_t
)0xFFFF3FFF)

	)

168 
	$PWR_DeIn
()

170 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
ENABLE
);

171 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
DISABLE
);

172 
	}
}

183 
	$PWR_BackupAcssCmd
(
FuniڮS
 
NewS
)

186 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

188 *(
__IO
 
ut32_t
 *
CR_DBP_BB
 = (ut32_t)
NewS
;

189 
	}
}

231 
	$PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
)

233 
ut32_t
 
tmeg
 = 0;

236 
	`as_m
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLev
));

238 
tmeg
 = 
PWR
->
CR
;

241 
tmeg
 &
CR_PLS_MASK
;

244 
tmeg
 |
PWR_PVDLev
;

247 
PWR
->
CR
 = 
tmeg
;

248 
	}
}

256 
	$PWR_PVDCmd
(
FuniڮS
 
NewS
)

259 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

261 *(
__IO
 
ut32_t
 *
CR_PVDE_BB
 = (ut32_t)
NewS
;

262 
	}
}

284 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
)

291 
	$PWR_WakeUpPCmd
(
FuniڮS
 
NewS
)

294 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

296 *(
__IO
 
ut32_t
 *
CSR_EWUP_BB
 = (ut32_t)
NewS
;

297 
	}
}

300 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F446xx
)

312 
	$PWR_WakeUpPCmd
(
ut32_t
 
PWR_WakeUpPx
, 
FuniڮS
 
NewS
)

315 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

316 
	`as_m
(
	`IS_PWR_WAKEUP_PIN
(
NewS
));

317 if(
PWR_WakeUpPx
 =
PWR_WakeUp_P1
)

319 *(
__IO
 
ut32_t
 *
CSR_EWUP1_BB
 = (ut32_t)
NewS
;

321 #i
	`defed
(
STM32F410xx
)|| defed(
STM32F412xG
)

322 if(
PWR_WakeUpPx
 =
PWR_WakeUp_P3
)

324 *(
__IO
 
ut32_t
 *
CSR_EWUP3_BB
 = (ut32_t)
NewS
;

329 *(
__IO
 
ut32_t
 *
CSR_EWUP2_BB
 = (ut32_t)
NewS
;

331 
	}
}

423 
	$PWR_BackupRegutCmd
(
FuniڮS
 
NewS
)

426 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

428 *(
__IO
 
ut32_t
 *
CSR_BRE_BB
 = (ut32_t)
NewS
;

429 
	}
}

445 
	$PWR_MaRegutModeCfig
(
ut32_t
 
PWR_Regut_Vޏge
)

447 
ut32_t
 
tmeg
 = 0;

450 
	`as_m
(
	`IS_PWR_REGULATOR_VOLTAGE
(
PWR_Regut_Vޏge
));

452 
tmeg
 = 
PWR
->
CR
;

455 
tmeg
 &
CR_VOS_MASK
;

458 
tmeg
 |
PWR_Regut_Vޏge
;

461 
PWR
->
CR
 = 
tmeg
;

462 
	}
}

480 
	$PWR_OvDriveCmd
(
FuniڮS
 
NewS
)

483 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

486 *(
__IO
 
ut32_t
 *
CR_ODEN_BB
 = (ut32_t)
NewS
;

487 
	}
}

498 
	$PWR_OvDriveSWCmd
(
FuniڮS
 
NewS
)

501 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

504 *(
__IO
 
ut32_t
 *
CR_ODSWEN_BB
 = (ut32_t)
NewS
;

505 
	}
}

525 
	$PWR_UndDriveCmd
(
FuniڮS
 
NewS
)

528 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

530 i(
NewS
 !
DISABLE
)

533 
PWR
->
CR
 |(
ut32_t
)
PWR_CR_UDEN
;

538 
PWR
->
CR
 &(
ut32_t
)(~
PWR_CR_UDEN
);

540 
	}
}

542 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
)

552 
	$PWR_MaRegutUndDriveCmd
(
FuniڮS
 
NewS
)

555 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

557 i(
NewS
 !
DISABLE
)

559 *(
__IO
 
ut32_t
 *
CR_MRUDS_BB
 = (ut32_t)
ENABLE
;

563 *(
__IO
 
ut32_t
 *
CR_MRUDS_BB
 = (ut32_t)
DISABLE
;

565 
	}
}

576 
	$PWR_LowRegutUndDriveCmd
(
FuniڮS
 
NewS
)

579 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

581 i(
NewS
 !
DISABLE
)

583 *(
__IO
 
ut32_t
 *
CR_LPUDS_BB
 = (ut32_t)
ENABLE
;

587 *(
__IO
 
ut32_t
 *
CR_LPUDS_BB
 = (ut32_t)
DISABLE
;

589 
	}
}

592 #i
defed
(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
|| defed(
STM32F412xG
)

602 
	$PWR_MaRegutLowVޏgeCmd
(
FuniڮS
 
NewS
)

605 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

607 i(
NewS
 !
DISABLE
)

609 *(
__IO
 
ut32_t
 *
CR_MRLVDS_BB
 = (ut32_t)
ENABLE
;

613 *(
__IO
 
ut32_t
 *
CR_MRLVDS_BB
 = (ut32_t)
DISABLE
;

615 
	}
}

626 
	$PWR_LowRegutLowVޏgeCmd
(
FuniڮS
 
NewS
)

629 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

631 i(
NewS
 !
DISABLE
)

633 *(
__IO
 
ut32_t
 *
CR_LPLVDS_BB
 = (ut32_t)
ENABLE
;

637 *(
__IO
 
ut32_t
 *
CR_LPLVDS_BB
 = (ut32_t)
DISABLE
;

639 
	}
}

669 
	$PWR_FshPowDownCmd
(
FuniڮS
 
NewS
)

672 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

674 *(
__IO
 
ut32_t
 *
CR_FPDS_BB
 = (ut32_t)
NewS
;

675 
	}
}

815 
	$PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
)

817 
ut32_t
 
tmeg
 = 0;

820 
	`as_m
(
	`IS_PWR_REGULATOR
(
PWR_Regut
));

821 
	`as_m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEry
));

824 
tmeg
 = 
PWR
->
CR
;

826 
tmeg
 &
CR_DS_MASK
;

829 
tmeg
 |
PWR_Regut
;

832 
PWR
->
CR
 = 
tmeg
;

835 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

838 if(
PWR_STOPEry
 =
PWR_STOPEry_WFI
)

841 
	`__WFI
();

846 
	`__WFE
();

849 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

850 
	}
}

879 
	$PWR_EUndDriveSTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
)

881 
ut32_t
 
tmeg
 = 0;

884 
	`as_m
(
	`IS_PWR_REGULATOR_UNDERDRIVE
(
PWR_Regut
));

885 
	`as_m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEry
));

888 
tmeg
 = 
PWR
->
CR
;

890 
tmeg
 &
CR_DS_MASK
;

893 
tmeg
 |
PWR_Regut
;

896 
PWR
->
CR
 = 
tmeg
;

899 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

902 if(
PWR_STOPEry
 =
PWR_STOPEry_WFI
)

905 
	`__WFI
();

910 
	`__WFE
();

913 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

914 
	}
}

928 
	$PWR_ESTANDBYMode
()

931 
PWR
->
CR
 |
PWR_CR_PDDS
;

934 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

937 #i
	`defed
 ( 
__CC_ARM
 )

938 
	`__f_es
();

941 
	`__WFI
();

942 
	}
}

988 
FgStus
 
	$PWR_GFgStus
(
ut32_t
 
PWR_FLAG
)

990 
FgStus
 
bus
 = 
RESET
;

993 
	`as_m
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

995 i((
PWR
->
CSR
 & 
PWR_FLAG
!(
ut32_t
)
RESET
)

997 
bus
 = 
SET
;

1001 
bus
 = 
RESET
;

1004  
bus
;

1005 
	}
}

1016 
	$PWR_CˬFg
(
ut32_t
 
PWR_FLAG
)

1019 
	`as_m
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

1021 #i
	`defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

1022 i(
PWR_FLAG
 !
PWR_FLAG_UDRDY
)

1024 
PWR
->
CR
 |
PWR_FLAG
 << 2;

1028 
PWR
->
CSR
 |
PWR_FLAG_UDRDY
;

1032 #i
	`defed
 (
STM32F40_41xxx
|| defed (
STM32F401xx
|| defed (
STM32F410xx
|| defed (
STM32F411xE
|| defed(
STM32F412xG
)

1033 
PWR
->
CR
 |
PWR_FLAG
 << 2;

1035 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_qspi.c

82 
	~"m32f4xx_qi.h
"

92 #i
defed
(
STM32F412xG
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

95 
	#QSPI_CR_CLEAR_MASK
 0x00FFFFCF

	)

96 
	#QSPI_DCR_CLEAR_MASK
 0xFFE0F7FE

	)

97 
	#QSPI_CCR_CLEAR_MASK
 0x90800000

	)

98 
	#QSPI_PIR_CLEAR_MASK
 0xFFFF0000

	)

99 
	#QSPI_LPTR_CLEAR_MASK
 0xFFFF0000

	)

100 
	#QSPI_CCR_CLEAR_INSTRUCTION_MASK
 0xFFFFFF00

	)

101 
	#QSPI_CCR_CLEAR_DCY_MASK
 0xFFC3FFFF

	)

102 
	#QSPI_CR_CLEAR_FIFOTHRESHOLD_MASK
 0xFFFFF0FF

	)

103 
	#QSPI_CR_INTERRUPT_MASK
 0x001F0000

	)

104 
	#QSPI_SR_INTERRUPT_MASK
 0x0000001F

	)

105 
	#QSPI_FSR_INTERRUPT_MASK
 0x0000001B

	)

144 
	$QSPI_DeIn
()

147 
	`RCC_AHB3PhRetCmd
(
RCC_AHB3Ph_QSPI
, 
ENABLE
);

149 
	`RCC_AHB3PhRetCmd
(
RCC_AHB3Ph_QSPI
, 
DISABLE
);

150 
	}
}

157 
	$QSPI_SuIn
(
QSPI_InTyDef
* 
QSPI_InSu
)

161 
QSPI_InSu
->
QSPI_SShi
 = 
QSPI_SShi_NoShi
 ;

163 
QSPI_InSu
->
QSPI_Psr
 = 0 ;

165 
QSPI_InSu
->
QSPI_CKMode
 = 
QSPI_CKMode_Mode0
 ;

167 
QSPI_InSu
->
QSPI_CSHTime
 = 
QSPI_CSHTime_1Cye
 ;

169 
QSPI_InSu
->
QSPI_FSize
 = 0 ;

171 
QSPI_InSu
->
QSPI_FSe
 = 
QSPI_FSe_1
 ;

173 
QSPI_InSu
->
QSPI_DFsh
 = 
QSPI_DFsh_Dib
 ;

174 
	}
}

181 
	$QSPI_ComCfig_SuIn
(
QSPI_ComCfig_InTyDef
* 
QSPI_ComCfig_InSu
)

187 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DDRMode
 = 
QSPI_ComCfig_DDRMode_Dib
 ;

189 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DHHC
 = 
QSPI_ComCfig_DHHC_Dib
 ;

191 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_SIOOMode
 = 
QSPI_ComCfig_SIOOMode_Dib
 ;

193 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_FMode
 = 
QSPI_ComCfig_FMode_Inde_Wre
 ;

195 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DMode
 = 
QSPI_ComCfig_DMode_NoDa
 ;

197 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DummyCyes
 = 0 ;

199 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ABSize
 = 
QSPI_ComCfig_ABSize_8b
 ;

201 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ABMode
 = 
QSPI_ComCfig_ABMode_NoAɔǋBy
 ;

203 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ADSize
 = 
QSPI_ComCfig_ADSize_8b
 ;

205 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ADMode
 = 
QSPI_ComCfig_ADMode_NoAddss
 ;

207 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_IMode
 = 
QSPI_ComCfig_IMode_NoInrui
 ;

209 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_Ins
 = 0 ;

210 
	}
}

219 
	$QSPI_In
(
QSPI_InTyDef
* 
QSPI_InSu
)

221 
ut32_t
 
tmeg
 = 0;

224 
	`as_m
(
	`IS_QSPI_SSHIFT
(
QSPI_InSu
->
QSPI_SShi
));

225 
	`as_m
(
	`IS_QSPI_PRESCALER
(
QSPI_InSu
->
QSPI_Psr
));

226 
	`as_m
(
	`IS_QSPI_CKMODE
(
QSPI_InSu
->
QSPI_CKMode
));

227 
	`as_m
(
	`IS_QSPI_CSHTIME
(
QSPI_InSu
->
QSPI_CSHTime
));

228 
	`as_m
(
	`IS_QSPI_FSIZE
(
QSPI_InSu
->
QSPI_FSize
));

229 
	`as_m
(
	`IS_QSPI_FSEL
(
QSPI_InSu
->
QSPI_FSe
));

230 
	`as_m
(
	`IS_QSPI_DFM
(
QSPI_InSu
->
QSPI_DFsh
));

234 
tmeg
 = 
QUADSPI
->
CR
;

236 
tmeg
 &
QSPI_CR_CLEAR_MASK
;

238 
tmeg
 |(
ut32_t
)(((
QSPI_InSu
->
QSPI_Psr
)<<24)

239 |(
QSPI_InSu
->
QSPI_SShi
)

240 |(
QSPI_InSu
->
QSPI_FSe
)

241 |(
QSPI_InSu
->
QSPI_DFsh
));

243 
QUADSPI
->
CR
 = 
tmeg
;

247 
tmeg
 = 
QUADSPI
->
DCR
;

249 
tmeg
 &
QSPI_DCR_CLEAR_MASK
;

251 
tmeg
 |(
ut32_t
)(((
QSPI_InSu
->
QSPI_FSize
)<<16)

252 |(
QSPI_InSu
->
QSPI_CSHTime
)

253 |(
QSPI_InSu
->
QSPI_CKMode
));

255 
QUADSPI
->
DCR
 = 
tmeg
;

256 
	}
}

265 
	$QSPI_ComCfig_In
(
QSPI_ComCfig_InTyDef
* 
QSPI_ComCfig_InSu
)

267 
ut32_t
 
tmeg
 = 0;

270 
	`as_m
(
	`IS_QSPI_FMODE
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_FMode
));

271 
	`as_m
(
	`IS_QSPI_SIOOMODE
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_SIOOMode
));

272 
	`as_m
(
	`IS_QSPI_DMODE
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DMode
));

273 
	`as_m
(
	`IS_QSPI_DCY
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DummyCyes
));

274 
	`as_m
(
	`IS_QSPI_ABSIZE
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ABSize
));

275 
	`as_m
(
	`IS_QSPI_ABMODE
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ABMode
));

276 
	`as_m
(
	`IS_QSPI_ADSIZE
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ADSize
));

277 
	`as_m
(
	`IS_QSPI_ADMODE
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ADMode
));

278 
	`as_m
(
	`IS_QSPI_IMODE
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_IMode
));

279 
	`as_m
(
	`IS_QSPI_INSTRUCTION
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_Ins
));

280 
	`as_m
(
	`IS_QSPI_DDRMODE
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DDRMode
));

281 
	`as_m
(
	`IS_QSPI_DHHC
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DHHC
));

285 
tmeg
 = 
QUADSPI
->
CCR
;

287 
tmeg
 &
QSPI_CCR_CLEAR_MASK
;

289 
tmeg
 |(
ut32_t
)(
QSPI_ComCfig_InSu
->
QSPI_ComCfig_FMode
)

290 | (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DDRMode
)

291 | (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DHHC
)

292 | (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_SIOOMode
)

293 | (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DMode
)

294 | (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ABSize
)

295 | (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ABMode
)

296 | (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ADSize
)

297 | (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ADMode
)

298 | (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_IMode
)

299 | (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_Ins
)

300 |((
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DummyCyes
)<<18));

302 
QUADSPI
->
CCR
 = 
tmeg
;

303 
	}
}

311 
	$QSPI_Cmd
(
FuniڮS
 
NewS
)

314 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

316 i(
NewS
 !
DISABLE
)

319 
QUADSPI
->
CR
 |
QUADSPI_CR_EN
;

324 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_EN
;

326 
	}
}

344 
	$QSPI_AutoPlgMode_Cfig
(
ut32_t
 
QSPI_Mch
, ut32_
QSPI_Mask
 , ut32_
QSPI_Mch_Mode
)

347 
	`as_m
(
	`IS_QSPI_PMM
(
QSPI_Mch_Mode
));

349 i(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

353 
QUADSPI
->
PSMAR
 = 
QSPI_Mch
 ;

356 
QUADSPI
->
PSMKR
 = 
QSPI_Mask
 ;

359 if(
QSPI_Mch_Mode
)

363 
QUADSPI
->
CR
 |
QUADSPI_CR_PMM
;

369 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_PMM
;

372 
	}
}

381 
	$QSPI_AutoPlgMode_SIv
(
ut32_t
 
QSPI_Iv
)

383 
ut32_t
 
tmeg
 = 0;

386 
	`as_m
(
	`IS_QSPI_PIR
(
QSPI_Iv
));

388 i(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

392 
tmeg
 = 
QUADSPI
->
PIR
 ;

394 
tmeg
 &
QSPI_PIR_CLEAR_MASK
 ;

396 
tmeg
 |
QSPI_Iv
;

398 
QUADSPI
->
PIR
 = 
tmeg
;

400 
	}
}

411 
	$QSPI_MemyMdMode_STimeout
(
ut32_t
 
QSPI_Timeout
)

413 
ut32_t
 
tmeg
 = 0;

416 
	`as_m
(
	`IS_QSPI_TIMEOUT
(
QSPI_Timeout
));

418 i(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

422 
tmeg
 = 
QUADSPI
->
LPTR
 ;

424 
tmeg
 &
QSPI_LPTR_CLEAR_MASK
 ;

426 
tmeg
 |
QSPI_Timeout
;

428 
QUADSPI
->
LPTR
 = 
tmeg
;

430 
	}
}

439 
	$QSPI_SAddss
(
ut32_t
 
QSPI_Addss
)

441 i(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

445 
QUADSPI
->
AR
 = 
QSPI_Addss
;

447 
	}
}

456 
	$QSPI_SAɔǋBy
(
ut32_t
 
QSPI_AɔǋBy
)

458 i(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

462 
QUADSPI
->
ABR
 = 
QSPI_AɔǋBy
;

464 
	}
}

474 
	$QSPI_SFIFOThshd
(
ut32_t
 
QSPI_FIFOThshd
)

476 
ut32_t
 
tmeg
 = 0;

479 
	`as_m
(
	`IS_QSPI_FIFOTHRESHOLD
(
QSPI_FIFOThshd
));

482 
tmeg
 = 
QUADSPI
->
CR
 ;

484 
tmeg
 &
QSPI_CR_CLEAR_FIFOTHRESHOLD_MASK
 ;

486 
tmeg
 |(
QSPI_FIFOThshd
 << 8);

488 
QUADSPI
->
CR
 = 
tmeg
;

489 
	}
}

511 
	$QSPI_SDaLgth
(
ut32_t
 
QSPI_DaLgth
)

513 i(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

517 
QUADSPI
->
DLR
 = 
QSPI_DaLgth
;

519 
	}
}

528 
	$QSPI_TimeoutCouCmd
(
FuniڮS
 
NewS
)

531 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

533 i(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

536 i(
NewS
 !
DISABLE
)

539 
QUADSPI
->
CR
 |
QUADSPI_CR_TCEN
;

544 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_TCEN
;

547 
	}
}

556 
	$QSPI_AutoPlgModeStCmd
(
FuniڮS
 
NewS
)

559 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

561 i(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

564 i(
NewS
 !
DISABLE
)

567 
QUADSPI
->
CR
 |
QUADSPI_CR_APMS
;

572 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_APMS
;

575 
	}
}

582 
	$QSPI_AbtReque
()

585 
QUADSPI
->
CR
 |
QUADSPI_CR_ABORT
;

586 
	}
}

595 
	$QSPI_SdDa8
(
ut8_t
 
Da
)

597 
ut32_t
 
quadiba
 = 0;

599 
quadiba
 = (
ut32_t
)
QUADSPI
;

600 
quadiba
 += 0x20;

602 *(
__IO
 
ut8_t
 *
quadiba
 = 
Da
;

603 
	}
}

610 
	$QSPI_SdDa16
(
ut16_t
 
Da
)

612 
ut32_t
 
quadiba
 = 0;

614 
quadiba
 = (
ut32_t
)
QUADSPI
;

615 
quadiba
 += 0x20;

617 *(
__IO
 
ut16_t
 *
quadiba
 = 
Da
;

618 
	}
}

625 
	$QSPI_SdDa32
(
ut32_t
 
Da
)

627 
QUADSPI
->
DR
 = 
Da
;

628 
	}
}

634 
ut8_t
 
	$QSPI_ReiveDa8
()

636 
ut32_t
 
quadiba
 = 0;

638 
quadiba
 = (
ut32_t
)
QUADSPI
;

639 
quadiba
 += 0x20;

641  *(
__IO
 
ut8_t
 *
quadiba
;

642 
	}
}

648 
ut16_t
 
	$QSPI_ReiveDa16
()

650 
ut32_t
 
quadiba
 = 0;

652 
quadiba
 = (
ut32_t
)
QUADSPI
;

653 
quadiba
 += 0x20;

655  *(
__IO
 
ut16_t
 *
quadiba
;

656 
	}
}

662 
ut32_t
 
	$QSPI_ReiveDa32
()

664  
QUADSPI
->
DR
;

665 
	}
}

675 
	$QSPI_DMACmd
(
FuniڮS
 
NewS
)

678 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

680 i(
NewS
 !
DISABLE
)

683 
QUADSPI
->
CR
 |
QUADSPI_CR_DMAEN
;

688 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_DMAEN
;

690 
	}
}

707 
	$QSPI_ITCfig
(
ut32_t
 
QSPI_IT
, 
FuniڮS
 
NewS
)

709 
ut32_t
 
tmeg
 = 0;

712 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

713 
	`as_m
(
	`IS_QSPI_IT
(
QSPI_IT
));

716 
tmeg
 = 
QUADSPI
->
CR
 ;

718 if(
NewS
 !
DISABLE
)

721 
tmeg
 |(
ut32_t
)(
QSPI_IT
 & 
QSPI_CR_INTERRUPT_MASK
);

726 
tmeg
 &~(
ut32_t
)(
QSPI_IT
 & 
QSPI_CR_INTERRUPT_MASK
);

729 
QUADSPI
->
CR
 = 
tmeg
 ;

730 
	}
}

738 
ut32_t
 
	$QSPI_GFIFOLev
()

741  ((
QUADSPI
->
SR
 & 
QUADSPI_SR_FLEVEL
)>> 8);

742 
	}
}

753 
ut32_t
 
	$QSPI_GFMode
()

756  (
QUADSPI
->
CCR
 & 
QUADSPI_CCR_FMODE
);

757 
	}
}

771 
FgStus
 
	$QSPI_GFgStus
(
ut32_t
 
QSPI_FLAG
)

773 
FgStus
 
bus
 = 
RESET
;

775 
	`as_m
(
	`IS_QSPI_GET_FLAG
(
QSPI_FLAG
));

778 i(
QUADSPI
->
SR
 & 
QSPI_FLAG
)

781 
bus
 = 
SET
;

786 
bus
 = 
RESET
;

789  
bus
;

790 
	}
}

802 
	$QSPI_CˬFg
(
ut32_t
 
QSPI_FLAG
)

805 
	`as_m
(
	`IS_QSPI_CLEAR_FLAG
(
QSPI_FLAG
));

808 
QUADSPI
->
FCR
 = 
QSPI_FLAG
;

809 
	}
}

822 
ITStus
 
	$QSPI_GITStus
(
ut32_t
 
QSPI_IT
)

824 
ITStus
 
bus
 = 
RESET
;

825 
__IO
 
ut32_t
 
tmpeg
 = 0, 
tmpeg
 = 0;

828 
	`as_m
(
	`IS_QSPI_IT
(
QSPI_IT
));

831 
tmpeg
 = 
QUADSPI
->
CR
;

832 
tmpeg
 &(
ut32_t
)(
QSPI_IT
 & 
QSPI_CR_INTERRUPT_MASK
);

835 
tmpeg
 = 
QUADSPI
->
SR
;

836 
tmpeg
 &(
ut32_t
)(
QSPI_IT
 & 
QSPI_SR_INTERRUPT_MASK
);

839 if((
tmpeg
 !
RESET
&& (
tmpeg
 != RESET))

842 
bus
 = 
SET
;

847 
bus
 = 
RESET
;

850  
bus
;

851 
	}
}

863 
	$QSPI_CˬITPdgB
(
ut32_t
 
QSPI_IT
)

866 
	`as_m
(
	`IS_QSPI_CLEAR_IT
(
QSPI_IT
));

868 
QUADSPI
->
FCR
 = (
ut32_t
)(
QSPI_IT
 & 
QSPI_FSR_INTERRUPT_MASK
);

869 
	}
}

877 
	$QSPI_DuFshMode_Cmd
(
FuniڮS
 
NewS
)

880 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

882 i(
NewS
 !
DISABLE
)

885 
QUADSPI
->
CR
 |
QUADSPI_CR_DFM
;

890 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_DFM
;

892 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_rcc.c

59 
	~"m32f4xx_rcc.h
"

73 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

76 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

77 
	#HSION_BNumb
 0x00

	)

78 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
HSION_BNumb
 * 4))

	)

80 
	#CSSON_BNumb
 0x13

	)

81 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
CSSON_BNumb
 * 4))

	)

83 
	#PLLON_BNumb
 0x18

	)

84 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLON_BNumb
 * 4))

	)

86 
	#PLLI2SON_BNumb
 0x1A

	)

87 
	#CR_PLLI2SON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLI2SON_BNumb
 * 4))

	)

90 
	#PLLSAION_BNumb
 0x1C

	)

91 
	#CR_PLLSAION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLSAION_BNumb
 * 4))

	)

95 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

96 
	#I2SSRC_BNumb
 0x17

	)

97 
	#CFGR_I2SSRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
I2SSRC_BNumb
 * 4))

	)

101 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x70)

	)

102 
	#RTCEN_BNumb
 0x0F

	)

103 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
RTCEN_BNumb
 * 4))

	)

105 
	#BDRST_BNumb
 0x10

	)

106 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
BDRST_BNumb
 * 4))

	)

110 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x74)

	)

111 
	#LSION_BNumb
 0x00

	)

112 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
LSION_BNumb
 * 4))

	)

116 
	#DCKCFGR_OFFSET
 (
RCC_OFFSET
 + 0x8C)

	)

117 
	#TIMPRE_BNumb
 0x18

	)

118 
	#DCKCFGR_TIMPRE_BB
 (
PERIPH_BB_BASE
 + (
DCKCFGR_OFFSET
 * 32+ (
TIMPRE_BNumb
 * 4))

	)

121 
	#RCC_CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

122 #i
defed
(
STM32F410xx
)

124 
	#RCC_MCO1EN_BIT_NUMBER
 0x8

	)

125 
	#RCC_CFGR_MCO1EN_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32+ (
RCC_MCO1EN_BIT_NUMBER
 * 4))

	)

128 
	#RCC_MCO2EN_BIT_NUMBER
 0x9

	)

129 
	#RCC_CFGR_MCO2EN_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32+ (
RCC_MCO2EN_BIT_NUMBER
 * 4))

	)

133 
	#CFGR_MCO2_RESET_MASK
 ((
ut32_t
)0x07FFFFFF)

	)

134 
	#CFGR_MCO1_RESET_MASK
 ((
ut32_t
)0xF89FFFFF)

	)

137 
	#FLAG_MASK
 ((
ut8_t
)0x1F)

	)

140 
	#CR_BYTE3_ADDRESS
 ((
ut32_t
)0x40023802)

	)

143 
	#CIR_BYTE2_ADDRESS
 ((
ut32_t
)(
RCC_BASE
 + 0x0C + 0x01))

	)

146 
	#CIR_BYTE3_ADDRESS
 ((
ut32_t
)(
RCC_BASE
 + 0x0C + 0x02))

	)

149 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

153 
__I
 
ut8_t
 
	gAPBAHBPscTab
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

225 
	$RCC_DeIn
()

228 
RCC
->
CR
 |(
ut32_t
)0x00000001;

231 
RCC
->
CFGR
 = 0x00000000;

234 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

238 
RCC
->
PLLCFGR
 = 0x24003010;

241 
RCC
->
PLLI2SCFGR
 = 0x24003000;

247 
RCC
->
CIR
 = 0x00000000;

252 #i
	`defed
(
STM32F410xx
)

254 
RCC
->
DCKCFGR2
 = 0x00000000;

256 
	}
}

278 
	$RCC_HSECfig
(
ut8_t
 
RCC_HSE
)

281 
	`as_m
(
	`IS_RCC_HSE
(
RCC_HSE
));

284 *(
__IO
 
ut8_t
 *
CR_BYTE3_ADDRESS
 = 
RCC_HSE_OFF
;

287 *(
__IO
 
ut8_t
 *
CR_BYTE3_ADDRESS
 = 
RCC_HSE
;

288 
	}
}

302 
EStus
 
	$RCC_WaFHSESUp
()

304 
__IO
 
ut32_t
 
tupcou
 = 0;

305 
EStus
 
us
 = 
ERROR
;

306 
FgStus
 
hus
 = 
RESET
;

310 
hus
 = 
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
);

311 
tupcou
++;

312 } (
tupcou
 !
HSE_STARTUP_TIMEOUT
&& (
hus
 =
RESET
));

314 i(
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
!
RESET
)

316 
us
 = 
SUCCESS
;

320 
us
 = 
ERROR
;

322  (
us
);

323 
	}
}

333 
	$RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
)

335 
ut32_t
 
tmeg
 = 0;

337 
	`as_m
(
	`IS_RCC_CALIBRATION_VALUE
(
HSICibtiVue
));

339 
tmeg
 = 
RCC
->
CR
;

342 
tmeg
 &~
RCC_CR_HSITRIM
;

345 
tmeg
 |(
ut32_t
)
HSICibtiVue
 << 3;

348 
RCC
->
CR
 = 
tmeg
;

349 
	}
}

369 
	$RCC_HSICmd
(
FuniڮS
 
NewS
)

372 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

374 *(
__IO
 
ut32_t
 *
CR_HSION_BB
 = (ut32_t)
NewS
;

375 
	}
}

394 
	$RCC_LSECfig
(
ut8_t
 
RCC_LSE
)

397 
	`as_m
(
	`IS_RCC_LSE
(
RCC_LSE
));

401 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

404 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

407 
RCC_LSE
)

409 
RCC_LSE_ON
:

411 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

413 
RCC_LSE_Byss
:

415 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_Byss
 | 
RCC_LSE_ON
;

420 
	}
}

434 
	$RCC_LSICmd
(
FuniڮS
 
NewS
)

437 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

439 *(
__IO
 
ut32_t
 *
CSR_LSION_BB
 = (ut32_t)
NewS
;

440 
	}
}

442 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

482 
	$RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
, ut32_
PLLR
)

485 
	`as_m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour
));

486 
	`as_m
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

487 
	`as_m
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

488 
	`as_m
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

489 
	`as_m
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

490 
	`as_m
(
	`IS_RCC_PLLR_VALUE
(
PLLR
));

492 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6| (((
PLLP
 >> 1-1<< 16| (
RCC_PLLSour
) |

493 (
PLLQ
 << 24| (
PLLR
 << 28);

494 
	}
}

497 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
)

533 
	$RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
)

536 
	`as_m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour
));

537 
	`as_m
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

538 
	`as_m
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

539 
	`as_m
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

540 
	`as_m
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

542 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6| (((
PLLP
 >> 1-1<< 16| (
RCC_PLLSour
) |

543 (
PLLQ
 << 24);

544 
	}
}

557 
	$RCC_PLLCmd
(
FuniڮS
 
NewS
)

560 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

561 *(
__IO
 
ut32_t
 *
CR_PLLON_BB
 = (ut32_t)
NewS
;

562 
	}
}

564 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F401xx
)

587 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
)

590 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

591 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

593 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6| (
PLLI2SR
 << 28);

594 
	}
}

597 #i
defed
(
STM32F411xE
)

625 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
, ut32_
PLLI2SM
)

628 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

629 
	`as_m
(
	`IS_RCC_PLLI2SM_VALUE
(
PLLI2SM
));

630 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

632 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6| (
PLLI2SR
 << 28| 
PLLI2SM
;

633 
	}
}

636 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

661 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SQ
, ut32_
PLLI2SR
)

664 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

665 
	`as_m
(
	`IS_RCC_PLLI2SQ_VALUE
(
PLLI2SQ
));

666 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

668 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6| (
PLLI2SQ
 << 24| (
PLLI2SR
 << 28);

669 
	}
}

672 #i
defed
(
STM32F412xG
 ) || defed(
STM32F446xx
)

707 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SM
, ut32_
PLLI2SN
, ut32_
PLLI2SP
, ut32_
PLLI2SQ
, ut32_
PLLI2SR
)

710 
	`as_m
(
	`IS_RCC_PLLI2SM_VALUE
(
PLLI2SM
));

711 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

712 
	`as_m
(
	`IS_RCC_PLLI2SP_VALUE
(
PLLI2SP
));

713 
	`as_m
(
	`IS_RCC_PLLI2SQ_VALUE
(
PLLI2SQ
));

714 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

716 
RCC
->
PLLI2SCFGR
 = 
PLLI2SM
 | (
PLLI2SN
 << 6| (((
PLLI2SP
 >> 1-1<< 16| (
PLLI2SQ
 << 24| (
PLLI2SR
 << 28);

717 
	}
}

726 
	$RCC_PLLI2SCmd
(
FuniڮS
 
NewS
)

729 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

730 *(
__IO
 
ut32_t
 *
CR_PLLI2SON_BB
 = (ut32_t)
NewS
;

731 
	}
}

733 #i
defed
(
STM32F469_479xx
)

759 
	$RCC_PLLSAICfig
(
ut32_t
 
PLLSAIN
, ut32_
PLLSAIP
, ut32_
PLLSAIQ
, ut32_
PLLSAIR
)

762 
	`as_m
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

763 
	`as_m
(
	`IS_RCC_PLLSAIP_VALUE
(
PLLSAIP
));

764 
	`as_m
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIQ
));

765 
	`as_m
(
	`IS_RCC_PLLSAIR_VALUE
(
PLLSAIR
));

767 
RCC
->
PLLSAICFGR
 = (
PLLSAIN
 << 6| (((
PLLSAIP
 >> 1-1<< 16| (
PLLSAIQ
 << 24| (
PLLSAIR
 << 28);

768 
	}
}

771 #i
defed
(
STM32F446xx
)

800 
	$RCC_PLLSAICfig
(
ut32_t
 
PLLSAIM
, ut32_
PLLSAIN
, ut32_
PLLSAIP
, ut32_
PLLSAIQ
)

803 
	`as_m
(
	`IS_RCC_PLLSAIM_VALUE
(
PLLSAIM
));

804 
	`as_m
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

805 
	`as_m
(
	`IS_RCC_PLLSAIP_VALUE
(
PLLSAIP
));

806 
	`as_m
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIQ
));

808 
RCC
->
PLLSAICFGR
 = 
PLLSAIM
 | (
PLLSAIN
 << 6| (((
PLLSAIP
 >> 1-1<< 16| (
PLLSAIQ
 << 24);

809 
	}
}

812 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
)

835 
	$RCC_PLLSAICfig
(
ut32_t
 
PLLSAIN
, ut32_
PLLSAIQ
, ut32_
PLLSAIR
)

838 
	`as_m
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

839 
	`as_m
(
	`IS_RCC_PLLSAIR_VALUE
(
PLLSAIR
));

840 
	`as_m
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIQ
));

842 
RCC
->
PLLSAICFGR
 = (
PLLSAIN
 << 6| (
PLLSAIQ
 << 24| (
PLLSAIR
 << 28);

843 
	}
}

855 
	$RCC_PLLSAICmd
(
FuniڮS
 
NewS
)

858 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

859 *(
__IO
 
ut32_t
 *
CR_PLLSAION_BB
 = (ut32_t)
NewS
;

860 
	}
}

873 
	$RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
)

876 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

877 *(
__IO
 
ut32_t
 *
CR_CSSON_BB
 = (ut32_t)
NewS
;

878 
	}
}

898 
	$RCC_MCO1Cfig
(
ut32_t
 
RCC_MCO1Sour
, ut32_
RCC_MCO1Div
)

900 
ut32_t
 
tmeg
 = 0;

903 
	`as_m
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCO1Sour
));

904 
	`as_m
(
	`IS_RCC_MCO1DIV
(
RCC_MCO1Div
));

906 
tmeg
 = 
RCC
->
CFGR
;

909 
tmeg
 &
CFGR_MCO1_RESET_MASK
;

912 
tmeg
 |
RCC_MCO1Sour
 | 
RCC_MCO1Div
;

915 
RCC
->
CFGR
 = 
tmeg
;

917 #i
	`defed
(
STM32F410xx
)

918 
	`RCC_MCO1Cmd
(
ENABLE
);

920 
	}
}

943 
	$RCC_MCO2Cfig
(
ut32_t
 
RCC_MCO2Sour
, ut32_
RCC_MCO2Div
)

945 
ut32_t
 
tmeg
 = 0;

948 
	`as_m
(
	`IS_RCC_MCO2SOURCE
(
RCC_MCO2Sour
));

949 
	`as_m
(
	`IS_RCC_MCO2DIV
(
RCC_MCO2Div
));

951 
tmeg
 = 
RCC
->
CFGR
;

954 
tmeg
 &
CFGR_MCO2_RESET_MASK
;

957 
tmeg
 |
RCC_MCO2Sour
 | 
RCC_MCO2Div
;

960 
RCC
->
CFGR
 = 
tmeg
;

962 #i
	`defed
(
STM32F410xx
)

963 
	`RCC_MCO2Cmd
(
ENABLE
);

965 
	}
}

1143 
	$RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
)

1145 
ut32_t
 
tmeg
 = 0;

1148 
	`as_m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour
));

1150 
tmeg
 = 
RCC
->
CFGR
;

1153 
tmeg
 &~
RCC_CFGR_SW
;

1156 
tmeg
 |
RCC_SYSCLKSour
;

1159 
RCC
->
CFGR
 = 
tmeg
;

1160 
	}
}

1172 
ut8_t
 
	$RCC_GSYSCLKSour
()

1174  ((
ut8_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
));

1175 
	}
}

1197 
	$RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
)

1199 
ut32_t
 
tmeg
 = 0;

1202 
	`as_m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

1204 
tmeg
 = 
RCC
->
CFGR
;

1207 
tmeg
 &~
RCC_CFGR_HPRE
;

1210 
tmeg
 |
RCC_SYSCLK
;

1213 
RCC
->
CFGR
 = 
tmeg
;

1214 
	}
}

1228 
	$RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
)

1230 
ut32_t
 
tmeg
 = 0;

1233 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

1235 
tmeg
 = 
RCC
->
CFGR
;

1238 
tmeg
 &~
RCC_CFGR_PPRE1
;

1241 
tmeg
 |
RCC_HCLK
;

1244 
RCC
->
CFGR
 = 
tmeg
;

1245 
	}
}

1259 
	$RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
)

1261 
ut32_t
 
tmeg
 = 0;

1264 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

1266 
tmeg
 = 
RCC
->
CFGR
;

1269 
tmeg
 &~
RCC_CFGR_PPRE2
;

1272 
tmeg
 |
RCC_HCLK
 << 3;

1275 
RCC
->
CFGR
 = 
tmeg
;

1276 
	}
}

1311 
	$RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
)

1313 
ut32_t
 
tmp
 = 0, 
esc
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

1314 #i
	`defed
(
STM32F412xG
|| defed(
STM32F446xx
)

1315 
ut32_t
 

 = 2;

1319 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

1321 
tmp
)

1324 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

1327 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSE_VALUE
;

1334 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

1335 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

1337 i(
lsour
 != 0)

1340 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1345 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1348 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

1349 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
lvco
/

;

1352 #i
	`defed
(
STM32F412xG
|| defed(
STM32F446xx
)

1357 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

1358 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

1360 i(
lsour
 != 0)

1363 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1368 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1371 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

1372 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
lvco
/

;

1377 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

1383 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
;

1384 
tmp
 =mp >> 4;

1385 
esc
 = 
APBAHBPscTab
[
tmp
];

1387 
RCC_Clocks
->
HCLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
 >> 
esc
;

1390 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
;

1391 
tmp
 =mp >> 10;

1392 
esc
 = 
APBAHBPscTab
[
tmp
];

1394 
RCC_Clocks
->
PCLK1_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1397 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
;

1398 
tmp
 =mp >> 13;

1399 
esc
 = 
APBAHBPscTab
[
tmp
];

1401 
RCC_Clocks
->
PCLK2_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1402 
	}
}

1464 
	$RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
)

1466 
ut32_t
 
tmeg
 = 0;

1469 
	`as_m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour
));

1471 i((
RCC_RTCCLKSour
 & 0x00000300) == 0x00000300)

1473 
tmeg
 = 
RCC
->
CFGR
;

1476 
tmeg
 &~
RCC_CFGR_RTCPRE
;

1479 
tmeg
 |(
RCC_RTCCLKSour
 & 0xFFFFCFF);

1482 
RCC
->
CFGR
 = 
tmeg
;

1486 
RCC
->
BDCR
 |(
RCC_RTCCLKSour
 & 0x00000FFF);

1487 
	}
}

1496 
	$RCC_RTCCLKCmd
(
FuniڮS
 
NewS
)

1499 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1501 *(
__IO
 
ut32_t
 *
BDCR_RTCEN_BB
 = (ut32_t)
NewS
;

1502 
	}
}

1513 
	$RCC_BackupRetCmd
(
FuniڮS
 
NewS
)

1516 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1517 *(
__IO
 
ut32_t
 *
BDCR_BDRST_BB
 = (ut32_t)
NewS
;

1518 
	}
}

1520 #i
defed
 (
STM32F412xG
|| defed(
STM32F446xx
)

1539 
	$RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SAPBx
, ut32_
RCC_I2SCLKSour
)

1542 
	`as_m
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour
));

1543 
	`as_m
(
	`IS_RCC_I2S_APBx
(
RCC_I2SAPBx
));

1545 if(
RCC_I2SAPBx
 =
RCC_I2SBus_APB1
)

1548 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_I2S1SRC
;

1550 
RCC
->
DCKCFGR
 |
RCC_I2SCLKSour
;

1555 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_I2S2SRC
;

1557 
RCC
->
DCKCFGR
 |(
RCC_I2SCLKSour
 << 2);

1559 
	}
}

1560 #i
defed
(
STM32F446xx
)

1578 
	$RCC_SAICLKCfig
(
ut32_t
 
RCC_SAIIn
, ut32_
RCC_SAICLKSour
)

1581 
	`as_m
(
	`IS_RCC_SAICLK_SOURCE
(
RCC_SAICLKSour
));

1582 
	`as_m
(
	`IS_RCC_SAI_INSTANCE
(
RCC_SAIIn
));

1584 if(
RCC_SAIIn
 =
RCC_SAIIn_SAI1
)

1587 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_SAI1SRC
;

1589 
RCC
->
DCKCFGR
 |
RCC_SAICLKSour
;

1594 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_SAI2SRC
;

1596 
RCC
->
DCKCFGR
 |(
RCC_SAICLKSour
 << 2);

1598 
	}
}

1602 #i
defed
(
STM32F410xx
)

1614 
	$RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SCLKSour
)

1617 
	`as_m
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour
));

1620 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_I2SSRC
;

1622 
RCC
->
DCKCFGR
 |
RCC_I2SCLKSour
;

1623 
	}
}

1626 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
|| defed(
STM32F469_479xx
)

1637 
	$RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SCLKSour
)

1640 
	`as_m
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour
));

1642 *(
__IO
 
ut32_t
 *
CFGR_I2SSRC_BB
 = 
RCC_I2SCLKSour
;

1643 
	}
}

1646 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

1664 
	$RCC_SAIBlockACLKCfig
(
ut32_t
 
RCC_SAIBlockACLKSour
)

1666 
ut32_t
 
tmeg
 = 0;

1669 
	`as_m
(
	`IS_RCC_SAIACLK_SOURCE
(
RCC_SAIBlockACLKSour
));

1671 
tmeg
 = 
RCC
->
DCKCFGR
;

1674 
tmeg
 &~
RCC_DCKCFGR_SAI1ASRC
;

1677 
tmeg
 |
RCC_SAIBlockACLKSour
;

1680 
RCC
->
DCKCFGR
 = 
tmeg
;

1681 
	}
}

1700 
	$RCC_SAIBlockBCLKCfig
(
ut32_t
 
RCC_SAIBlockBCLKSour
)

1702 
ut32_t
 
tmeg
 = 0;

1705 
	`as_m
(
	`IS_RCC_SAIBCLK_SOURCE
(
RCC_SAIBlockBCLKSour
));

1707 
tmeg
 = 
RCC
->
DCKCFGR
;

1710 
tmeg
 &~
RCC_DCKCFGR_SAI1BSRC
;

1713 
tmeg
 |
RCC_SAIBlockBCLKSour
;

1716 
RCC
->
DCKCFGR
 = 
tmeg
;

1717 
	}
}

1733 
	$RCC_SAIPLLI2SClkDivCfig
(
ut32_t
 
RCC_PLLI2SDivQ
)

1735 
ut32_t
 
tmeg
 = 0;

1738 
	`as_m
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
RCC_PLLI2SDivQ
));

1740 
tmeg
 = 
RCC
->
DCKCFGR
;

1743 
tmeg
 &~(
RCC_DCKCFGR_PLLI2SDIVQ
);

1746 
tmeg
 |(
RCC_PLLI2SDivQ
 - 1);

1749 
RCC
->
DCKCFGR
 = 
tmeg
;

1750 
	}
}

1765 
	$RCC_SAIPLLSAIClkDivCfig
(
ut32_t
 
RCC_PLLSAIDivQ
)

1767 
ut32_t
 
tmeg
 = 0;

1770 
	`as_m
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
RCC_PLLSAIDivQ
));

1772 
tmeg
 = 
RCC
->
DCKCFGR
;

1775 
tmeg
 &~(
RCC_DCKCFGR_PLLSAIDIVQ
);

1778 
tmeg
 |((
RCC_PLLSAIDivQ
 - 1) << 8);

1781 
RCC
->
DCKCFGR
 = 
tmeg
;

1782 
	}
}

1801 
	$RCC_LTDCCLKDivCfig
(
ut32_t
 
RCC_PLLSAIDivR
)

1803 
ut32_t
 
tmeg
 = 0;

1806 
	`as_m
(
	`IS_RCC_PLLSAI_DIVR_VALUE
(
RCC_PLLSAIDivR
));

1808 
tmeg
 = 
RCC
->
DCKCFGR
;

1811 
tmeg
 &~
RCC_DCKCFGR_PLLSAIDIVR
;

1814 
tmeg
 |
RCC_PLLSAIDivR
;

1817 
RCC
->
DCKCFGR
 = 
tmeg
;

1818 
	}
}

1820 #i
defed
(
STM32F412xG
)

1831 
	$RCC_DFSDM1CLKCfig
(
ut32_t
 
RCC_DFSDM1CLKSour
)

1833 
ut32_t
 
tmeg
 = 0;

1836 
	`as_m
(
	`IS_RCC_DFSDM1CLK_SOURCE
(
RCC_DFSDM1CLKSour
));

1838 
tmeg
 = 
RCC
->
DCKCFGR
;

1841 
tmeg
 &~
RCC_DCKCFGR_CKDFSDM1SEL
;

1844 
tmeg
 |(
RCC_DFSDM1CLKSour
 << 31) ;

1847 
RCC
->
DCKCFGR
 = 
tmeg
;

1848 
	}
}

1860 
	$RCC_DFSDM1ACLKCfig
(
ut32_t
 
RCC_DFSDMACLKSour
)

1862 
ut32_t
 
tmeg
 = 0;

1865 
	`as_m
(
	`IS_RCC_DFSDMACLK_SOURCE
(
RCC_DFSDMACLKSour
));

1867 
tmeg
 = 
RCC
->
DCKCFGR
;

1870 
tmeg
 &~
RCC_DCKCFGR_CKDFSDM1ASEL
;

1873 
tmeg
 |
RCC_DFSDMACLKSour
;

1876 
RCC
->
DCKCFGR
 = 
tmeg
;

1877 
	}
}

1898 
	$RCC_TIMCLKPsCfig
(
ut32_t
 
RCC_TIMCLKPsr
)

1901 
	`as_m
(
	`IS_RCC_TIMCLK_PRESCALER
(
RCC_TIMCLKPsr
));

1903 *(
__IO
 
ut32_t
 *
DCKCFGR_TIMPRE_BB
 = 
RCC_TIMCLKPsr
;

1904 
	}
}

1940 
	$RCC_AHB1PhClockCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

1943 
	`as_m
(
	`IS_RCC_AHB1_CLOCK_PERIPH
(
RCC_AHB1Ph
));

1945 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1946 i(
NewS
 !
DISABLE
)

1948 
RCC
->
AHB1ENR
 |
RCC_AHB1Ph
;

1952 
RCC
->
AHB1ENR
 &~
RCC_AHB1Ph
;

1954 
	}
}

1972 
	$RCC_AHB2PhClockCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

1975 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

1976 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1978 i(
NewS
 !
DISABLE
)

1980 
RCC
->
AHB2ENR
 |
RCC_AHB2Ph
;

1984 
RCC
->
AHB2ENR
 &~
RCC_AHB2Ph
;

1986 
	}
}

1988 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2002 
	$RCC_AHB3PhClockCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

2005 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

2006 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2008 i(
NewS
 !
DISABLE
)

2010 
RCC
->
AHB3ENR
 |
RCC_AHB3Ph
;

2014 
RCC
->
AHB3ENR
 &~
RCC_AHB3Ph
;

2016 
	}
}

2059 
	$RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

2062 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

2063 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2065 i(
NewS
 !
DISABLE
)

2067 
RCC
->
APB1ENR
 |
RCC_APB1Ph
;

2071 
RCC
->
APB1ENR
 &~
RCC_APB1Ph
;

2073 
	}
}

2107 
	$RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

2110 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

2111 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2113 i(
NewS
 !
DISABLE
)

2115 
RCC
->
APB2ENR
 |
RCC_APB2Ph
;

2119 
RCC
->
APB2ENR
 &~
RCC_APB2Ph
;

2121 
	}
}

2150 
	$RCC_AHB1PhRetCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

2153 
	`as_m
(
	`IS_RCC_AHB1_RESET_PERIPH
(
RCC_AHB1Ph
));

2154 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2156 i(
NewS
 !
DISABLE
)

2158 
RCC
->
AHB1RSTR
 |
RCC_AHB1Ph
;

2162 
RCC
->
AHB1RSTR
 &~
RCC_AHB1Ph
;

2164 
	}
}

2179 
	$RCC_AHB2PhRetCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

2182 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

2183 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2185 i(
NewS
 !
DISABLE
)

2187 
RCC
->
AHB2RSTR
 |
RCC_AHB2Ph
;

2191 
RCC
->
AHB2RSTR
 &~
RCC_AHB2Ph
;

2193 
	}
}

2195 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2206 
	$RCC_AHB3PhRetCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

2209 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

2210 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2212 i(
NewS
 !
DISABLE
)

2214 
RCC
->
AHB3RSTR
 |
RCC_AHB3Ph
;

2218 
RCC
->
AHB3RSTR
 &~
RCC_AHB3Ph
;

2220 
	}
}

2260 
	$RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

2263 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

2264 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2265 i(
NewS
 !
DISABLE
)

2267 
RCC
->
APB1RSTR
 |
RCC_APB1Ph
;

2271 
RCC
->
APB1RSTR
 &~
RCC_APB1Ph
;

2273 
	}
}

2303 
	$RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

2306 
	`as_m
(
	`IS_RCC_APB2_RESET_PERIPH
(
RCC_APB2Ph
));

2307 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2308 i(
NewS
 !
DISABLE
)

2310 
RCC
->
APB2RSTR
 |
RCC_APB2Ph
;

2314 
RCC
->
APB2RSTR
 &~
RCC_APB2Ph
;

2316 
	}
}

2352 
	$RCC_AHB1PhClockLPModeCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

2355 
	`as_m
(
	`IS_RCC_AHB1_LPMODE_PERIPH
(
RCC_AHB1Ph
));

2356 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2357 i(
NewS
 !
DISABLE
)

2359 
RCC
->
AHB1LPENR
 |
RCC_AHB1Ph
;

2363 
RCC
->
AHB1LPENR
 &~
RCC_AHB1Ph
;

2365 
	}
}

2384 
	$RCC_AHB2PhClockLPModeCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

2387 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

2388 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2389 i(
NewS
 !
DISABLE
)

2391 
RCC
->
AHB2LPENR
 |
RCC_AHB2Ph
;

2395 
RCC
->
AHB2LPENR
 &~
RCC_AHB2Ph
;

2397 
	}
}

2399 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F412xG
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2414 
	$RCC_AHB3PhClockLPModeCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

2417 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

2418 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2419 i(
NewS
 !
DISABLE
)

2421 
RCC
->
AHB3LPENR
 |
RCC_AHB3Ph
;

2425 
RCC
->
AHB3LPENR
 &~
RCC_AHB3Ph
;

2427 
	}
}

2471 
	$RCC_APB1PhClockLPModeCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

2474 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

2475 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2476 i(
NewS
 !
DISABLE
)

2478 
RCC
->
APB1LPENR
 |
RCC_APB1Ph
;

2482 
RCC
->
APB1LPENR
 &~
RCC_APB1Ph
;

2484 
	}
}

2518 
	$RCC_APB2PhClockLPModeCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

2521 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

2522 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2523 i(
NewS
 !
DISABLE
)

2525 
RCC
->
APB2LPENR
 |
RCC_APB2Ph
;

2529 
RCC
->
APB2LPENR
 &~
RCC_APB2Ph
;

2531 
	}
}

2542 
	$RCC_LSEModeCfig
(
ut8_t
 
RCC_Mode
)

2545 
	`as_m
(
	`IS_RCC_LSE_MODE
(
RCC_Mode
));

2547 if(
RCC_Mode
 =
RCC_LSE_HIGHDRIVE_MODE
)

2549 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2553 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2555 
	}
}

2557 #i
defed
(
STM32F410xx
)

2569 
	$RCC_LPTIM1ClockSourCfig
(
ut32_t
 
RCC_ClockSour
)

2572 
	`as_m
(
	`IS_RCC_LPTIM1_CLOCKSOURCE
(
RCC_ClockSour
));

2575 
RCC
->
DCKCFGR2
 &~
RCC_DCKCFGR2_LPTIM1SEL
;

2577 
RCC
->
DCKCFGR2
 |
RCC_ClockSour
;

2578 
	}
}

2581 #i
defed
(
STM32F469_479xx
)

2591 
	$RCC_DSIClockSourCfig
(
ut8_t
 
RCC_ClockSour
)

2594 
	`as_m
(
	`IS_RCC_DSI_CLOCKSOURCE
(
RCC_ClockSour
));

2596 if(
RCC_ClockSour
 =
RCC_DSICLKSour_PLLR
)

2598 
	`SET_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_DSISEL
);

2602 
	`CLEAR_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_DSISEL
);

2604 
	}
}

2607 #i
defed
(
STM32F412xG
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2618 
	$RCC_48MHzClockSourCfig
(
ut8_t
 
RCC_ClockSour
)

2621 
	`as_m
(
	`IS_RCC_48MHZ_CLOCKSOURCE
(
RCC_ClockSour
));

2622 #i
	`defed
(
STM32F469_479xx
)

2623 if(
RCC_ClockSour
 =
RCC_48MHZCLKSour_PLLSAI
)

2625 
	`SET_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CK48MSEL
);

2629 
	`CLEAR_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CK48MSEL
);

2631 #i 
	`defed
(
STM32F446xx
)

2632 if(
RCC_ClockSour
 =
RCC_48MHZCLKSour_PLLSAI
)

2634 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2638 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2640 #i
	`defed
(
STM32F412xG
)

2641 if(
RCC_ClockSour
 =
RCC_CK48CLKSOURCE_PLLI2SQ
)

2643 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2647 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2651 
	}
}

2662 
	$RCC_SDIOClockSourCfig
(
ut8_t
 
RCC_ClockSour
)

2665 
	`as_m
(
	`IS_RCC_SDIO_CLOCKSOURCE
(
RCC_ClockSour
));

2666 #i
	`defed
(
STM32F469_479xx
)

2667 if(
RCC_ClockSour
 =
RCC_SDIOCLKSour_SYSCLK
)

2669 
	`SET_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SDIOSEL
);

2673 
	`CLEAR_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SDIOSEL
);

2675 #i
	`defed
(
STM32F412xG
|| defed(
STM32F446xx
)

2676 if(
RCC_ClockSour
 =
RCC_SDIOCLKSour_SYSCLK
)

2678 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
);

2682 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
);

2686 
	}
}

2689 #i
defed
(
STM32F446xx
)

2706 
	$RCC_AHB1ClockGgCmd
(
ut32_t
 
RCC_AHB1ClockGg
, 
FuniڮS
 
NewS
)

2709 
	`as_m
(
	`IS_RCC_AHB1_CLOCKGATING
(
RCC_AHB1ClockGg
));

2711 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2712 i(
NewS
 !
DISABLE
)

2714 
RCC
->
CKGATENR
 &~
RCC_AHB1ClockGg
;

2718 
RCC
->
CKGATENR
 |
RCC_AHB1ClockGg
;

2720 
	}
}

2731 
	$RCC_SPDIFRXClockSourCfig
(
ut8_t
 
RCC_ClockSour
)

2734 
	`as_m
(
	`IS_RCC_SPDIFRX_CLOCKSOURCE
(
RCC_ClockSour
));

2736 if(
RCC_ClockSour
 =
RCC_SPDIFRXCLKSour_PLLI2SP
)

2738 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SPDIFRXSEL
);

2742 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SPDIFRXSEL
);

2744 
	}
}

2755 
	$RCC_CECClockSourCfig
(
ut8_t
 
RCC_ClockSour
)

2758 
	`as_m
(
	`IS_RCC_CEC_CLOCKSOURCE
(
RCC_ClockSour
));

2760 if(
RCC_ClockSour
 =
RCC_CECCLKSour_LSE
)

2762 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CECSEL
);

2766 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CECSEL
);

2768 
	}
}

2771 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F446xx
)

2782 
	$RCC_FMPI2C1ClockSourCfig
(
ut32_t
 
RCC_ClockSour
)

2785 
	`as_m
(
	`IS_RCC_FMPI2C1_CLOCKSOURCE
(
RCC_ClockSour
));

2788 
RCC
->
DCKCFGR2
 &~
RCC_DCKCFGR2_FMPI2C1SEL
;

2790 
RCC
->
DCKCFGR2
 |
RCC_ClockSour
;

2791 
	}
}

2797 #i
defed
(
STM32F410xx
)

2804 
	$RCC_MCO1Cmd
(
FuniڮS
 
NewS
)

2807 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2809 *(
__IO
 
ut32_t
 *
RCC_CFGR_MCO1EN_BB
 = (ut32_t)
NewS
;

2810 
	}
}

2818 
	$RCC_MCO2Cmd
(
FuniڮS
 
NewS
)

2821 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2823 *(
__IO
 
ut32_t
 *
RCC_CFGR_MCO2EN_BB
 = (ut32_t)
NewS
;

2824 
	}
}

2854 
	$RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
)

2857 
	`as_m
(
	`IS_RCC_IT
(
RCC_IT
));

2858 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2859 i(
NewS
 !
DISABLE
)

2862 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 |
RCC_IT
;

2867 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 &(ut8_t)~
RCC_IT
;

2869 
	}
}

2891 
FgStus
 
	$RCC_GFgStus
(
ut8_t
 
RCC_FLAG
)

2893 
ut32_t
 
tmp
 = 0;

2894 
ut32_t
 
ueg
 = 0;

2895 
FgStus
 
bus
 = 
RESET
;

2898 
	`as_m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

2901 
tmp
 = 
RCC_FLAG
 >> 5;

2902 i(
tmp
 == 1)

2904 
ueg
 = 
RCC
->
CR
;

2906 i(
tmp
 == 2)

2908 
ueg
 = 
RCC
->
BDCR
;

2912 
ueg
 = 
RCC
->
CSR
;

2916 
tmp
 = 
RCC_FLAG
 & 
FLAG_MASK
;

2917 i((
ueg
 & ((
ut32_t
)1 << 
tmp
)!(ut32_t)
RESET
)

2919 
bus
 = 
SET
;

2923 
bus
 = 
RESET
;

2926  
bus
;

2927 
	}
}

2936 
	$RCC_CˬFg
()

2939 
RCC
->
CSR
 |
RCC_CSR_RMVF
;

2940 
	}
}

2956 
ITStus
 
	$RCC_GITStus
(
ut8_t
 
RCC_IT
)

2958 
ITStus
 
bus
 = 
RESET
;

2961 
	`as_m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

2964 i((
RCC
->
CIR
 & 
RCC_IT
!(
ut32_t
)
RESET
)

2966 
bus
 = 
SET
;

2970 
bus
 = 
RESET
;

2973  
bus
;

2974 
	}
}

2990 
	$RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
)

2993 
	`as_m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

2997 *(
__IO
 
ut8_t
 *
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

2998 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_rng.c

56 
	~"m32f4xx_g.h
"

57 
	~"m32f4xx_rcc.h
"

67 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F410xx
|| defed(
STM32F412xG
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

99 
	$RNG_DeIn
()

101 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

103 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_RNG
, 
ENABLE
);

106 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_RNG
, 
DISABLE
);

108 #i
	`defed
(
STM32F410xx
)

110 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_RNG
, 
ENABLE
);

113 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_RNG
, 
DISABLE
);

115 
	}
}

123 
	$RNG_Cmd
(
FuniڮS
 
NewS
)

126 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

128 i(
NewS
 !
DISABLE
)

131 
RNG
->
CR
 |
RNG_CR_RNGEN
;

136 
RNG
->
CR
 &~
RNG_CR_RNGEN
;

138 
	}
}

185 
ut32_t
 
	$RNG_GRdomNumb
()

188  
RNG
->
DR
;

189 
	}
}

276 
	$RNG_ITCfig
(
FuniڮS
 
NewS
)

279 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

281 i(
NewS
 !
DISABLE
)

284 
RNG
->
CR
 |
RNG_CR_IE
;

289 
RNG
->
CR
 &~
RNG_CR_IE
;

291 
	}
}

302 
FgStus
 
	$RNG_GFgStus
(
ut8_t
 
RNG_FLAG
)

304 
FgStus
 
bus
 = 
RESET
;

306 
	`as_m
(
	`IS_RNG_GET_FLAG
(
RNG_FLAG
));

309 i((
RNG
->
SR
 & 
RNG_FLAG
!(
ut8_t
)
RESET
)

312 
bus
 = 
SET
;

317 
bus
 = 
RESET
;

320  
bus
;

321 
	}
}

335 
	$RNG_CˬFg
(
ut8_t
 
RNG_FLAG
)

338 
	`as_m
(
	`IS_RNG_CLEAR_FLAG
(
RNG_FLAG
));

340 
RNG
->
SR
 = ~(
ut32_t
)(((ut32_t)
RNG_FLAG
) << 4);

341 
	}
}

351 
ITStus
 
	$RNG_GITStus
(
ut8_t
 
RNG_IT
)

353 
ITStus
 
bus
 = 
RESET
;

355 
	`as_m
(
	`IS_RNG_GET_IT
(
RNG_IT
));

358 i((
RNG
->
SR
 & 
RNG_IT
!(
ut8_t
)
RESET
)

361 
bus
 = 
SET
;

366 
bus
 = 
RESET
;

369  
bus
;

370 
	}
}

381 
	$RNG_CˬITPdgB
(
ut8_t
 
RNG_IT
)

384 
	`as_m
(
	`IS_RNG_IT
(
RNG_IT
));

387 
RNG
->
SR
 = (
ut8_t
)~
RNG_IT
;

388 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_rtc.c

285 
	~"m32f4xx_c.h
"

300 
	#RTC_TR_RESERVED_MASK
 ((
ut32_t
)0x007F7F7F)

	)

301 
	#RTC_DR_RESERVED_MASK
 ((
ut32_t
)0x00FFFF3F)

	)

302 
	#RTC_INIT_MASK
 ((
ut32_t
)0xFFFFFFFF)

	)

303 
	#RTC_RSF_MASK
 ((
ut32_t
)0xFFFFFF5F)

	)

304 
	#RTC_FLAGS_MASK
 ((
ut32_t
)(
RTC_FLAG_TSOVF
 | 
RTC_FLAG_TSF
 | 
RTC_FLAG_WUTF
 | \

305 
RTC_FLAG_ALRBF
 | 
RTC_FLAG_ALRAF
 | 
RTC_FLAG_INITF
 | \

306 
RTC_FLAG_RSF
 | 
RTC_FLAG_INITS
 | 
RTC_FLAG_WUTWF
 | \

307 
RTC_FLAG_ALRBWF
 | 
RTC_FLAG_ALRAWF
 | 
RTC_FLAG_TAMP1F
 | \

308 
RTC_FLAG_TAMP2F
 | 
RTC_FLAG_RECALPF
 | 
RTC_FLAG_SHPF
))

	)

310 
	#INITMODE_TIMEOUT
 ((
ut32_t
0x00010000)

	)

311 
	#SYNCHRO_TIMEOUT
 ((
ut32_t
0x00020000)

	)

312 
	#RECALPF_TIMEOUT
 ((
ut32_t
0x00020000)

	)

313 
	#SHPF_TIMEOUT
 ((
ut32_t
0x00001000)

	)

318 
ut8_t
 
RTC_ByToBcd2
(ut8_
Vue
);

319 
ut8_t
 
RTC_Bcd2ToBy
(ut8_
Vue
);

375 
EStus
 
	$RTC_DeIn
()

377 
__IO
 
ut32_t
 
wutcou
 = 0x00;

378 
ut32_t
 
wutwfus
 = 0x00;

379 
EStus
 
us
 = 
ERROR
;

382 
RTC
->
WPR
 = 0xCA;

383 
RTC
->
WPR
 = 0x53;

386 i(
	`RTC_EInMode
(=
ERROR
)

388 
us
 = 
ERROR
;

393 
RTC
->
TR
 = (
ut32_t
)0x00000000;

394 
RTC
->
DR
 = (
ut32_t
)0x00002101;

396 
RTC
->
CR
 &(
ut32_t
)0x00000007;

401 
wutwfus
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

402 
wutcou
++;

403 } (
wutcou
 !
INITMODE_TIMEOUT
&& (
wutwfus
 == 0x00));

405 i((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
=
RESET
)

407 
us
 = 
ERROR
;

412 
RTC
->
CR
 &(
ut32_t
)0x00000000;

413 
RTC
->
WUTR
 = (
ut32_t
)0x0000FFFF;

414 
RTC
->
PRER
 = (
ut32_t
)0x007F00FF;

415 
RTC
->
CALIBR
 = (
ut32_t
)0x00000000;

416 
RTC
->
ALRMAR
 = (
ut32_t
)0x00000000;

417 
RTC
->
ALRMBR
 = (
ut32_t
)0x00000000;

418 
RTC
->
SHIFTR
 = (
ut32_t
)0x00000000;

419 
RTC
->
CALR
 = (
ut32_t
)0x00000000;

420 
RTC
->
ALRMASSR
 = (
ut32_t
)0x00000000;

421 
RTC
->
ALRMBSSR
 = (
ut32_t
)0x00000000;

424 
RTC
->
ISR
 = (
ut32_t
)0x00000000;

427 
RTC
->
TAFCR
 = 0x00000000;

429 if(
	`RTC_WaFSynchro
(=
ERROR
)

431 
us
 = 
ERROR
;

435 
us
 = 
SUCCESS
;

441 
RTC
->
WPR
 = 0xFF;

443  
us
;

444 
	}
}

457 
EStus
 
	$RTC_In
(
RTC_InTyDef
* 
RTC_InSu
)

459 
EStus
 
us
 = 
ERROR
;

462 
	`as_m
(
	`IS_RTC_HOUR_FORMAT
(
RTC_InSu
->
RTC_HourFm
));

463 
	`as_m
(
	`IS_RTC_ASYNCH_PREDIV
(
RTC_InSu
->
RTC_AsynchPdiv
));

464 
	`as_m
(
	`IS_RTC_SYNCH_PREDIV
(
RTC_InSu
->
RTC_SynchPdiv
));

467 
RTC
->
WPR
 = 0xCA;

468 
RTC
->
WPR
 = 0x53;

471 i(
	`RTC_EInMode
(=
ERROR
)

473 
us
 = 
ERROR
;

478 
RTC
->
CR
 &((
ut32_t
)~(
RTC_CR_FMT
));

480 
RTC
->
CR
 |((
ut32_t
)(
RTC_InSu
->
RTC_HourFm
));

483 
RTC
->
PRER
 = (
ut32_t
)(
RTC_InSu
->
RTC_SynchPdiv
);

484 
RTC
->
PRER
 |(
ut32_t
)(
RTC_InSu
->
RTC_AsynchPdiv
 << 16);

487 
	`RTC_ExInMode
();

489 
us
 = 
SUCCESS
;

492 
RTC
->
WPR
 = 0xFF;

494  
us
;

495 
	}
}

503 
	$RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
)

506 
RTC_InSu
->
RTC_HourFm
 = 
RTC_HourFm_24
;

509 
RTC_InSu
->
RTC_AsynchPdiv
 = (
ut32_t
)0x7F;

512 
RTC_InSu
->
RTC_SynchPdiv
 = (
ut32_t
)0xFF;

513 
	}
}

525 
	$RTC_WrePreiCmd
(
FuniڮS
 
NewS
)

528 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

530 i(
NewS
 !
DISABLE
)

533 
RTC
->
WPR
 = 0xFF;

538 
RTC
->
WPR
 = 0xCA;

539 
RTC
->
WPR
 = 0x53;

541 
	}
}

552 
EStus
 
	$RTC_EInMode
()

554 
__IO
 
ut32_t
 
cou
 = 0x00;

555 
EStus
 
us
 = 
ERROR
;

556 
ut32_t
 
us
 = 0x00;

559 i((
RTC
->
ISR
 & 
RTC_ISR_INITF
=(
ut32_t
)
RESET
)

562 
RTC
->
ISR
 = (
ut32_t
)
RTC_INIT_MASK
;

567 
us
 = 
RTC
->
ISR
 & 
RTC_ISR_INITF
;

568 
cou
++;

569 } (
cou
 !
INITMODE_TIMEOUT
&& (
us
 == 0x00));

571 i((
RTC
->
ISR
 & 
RTC_ISR_INITF
!
RESET
)

573 
us
 = 
SUCCESS
;

577 
us
 = 
ERROR
;

582 
us
 = 
SUCCESS
;

585  (
us
);

586 
	}
}

597 
	$RTC_ExInMode
()

600 
RTC
->
ISR
 &(
ut32_t
)~
RTC_ISR_INIT
;

601 
	}
}

619 
EStus
 
	$RTC_WaFSynchro
()

621 
__IO
 
ut32_t
 
synchrocou
 = 0;

622 
EStus
 
us
 = 
ERROR
;

623 
ut32_t
 
synchrous
 = 0x00;

626 
RTC
->
WPR
 = 0xCA;

627 
RTC
->
WPR
 = 0x53;

630 
RTC
->
ISR
 &(
ut32_t
)
RTC_RSF_MASK
;

635 
synchrous
 = 
RTC
->
ISR
 & 
RTC_ISR_RSF
;

636 
synchrocou
++;

637 } (
synchrocou
 !
SYNCHRO_TIMEOUT
&& (
synchrous
 == 0x00));

639 i((
RTC
->
ISR
 & 
RTC_ISR_RSF
!
RESET
)

641 
us
 = 
SUCCESS
;

645 
us
 = 
ERROR
;

649 
RTC
->
WPR
 = 0xFF;

651  (
us
);

652 
	}
}

662 
EStus
 
	$RTC_RefClockCmd
(
FuniڮS
 
NewS
)

664 
EStus
 
us
 = 
ERROR
;

667 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

670 
RTC
->
WPR
 = 0xCA;

671 
RTC
->
WPR
 = 0x53;

674 i(
	`RTC_EInMode
(=
ERROR
)

676 
us
 = 
ERROR
;

680 i(
NewS
 !
DISABLE
)

683 
RTC
->
CR
 |
RTC_CR_REFCKON
;

688 
RTC
->
CR
 &~
RTC_CR_REFCKON
;

691 
	`RTC_ExInMode
();

693 
us
 = 
SUCCESS
;

697 
RTC
->
WPR
 = 0xFF;

699  
us
;

700 
	}
}

710 
	$RTC_ByssShadowCmd
(
FuniڮS
 
NewS
)

713 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

716 
RTC
->
WPR
 = 0xCA;

717 
RTC
->
WPR
 = 0x53;

719 i(
NewS
 !
DISABLE
)

722 
RTC
->
CR
 |(
ut8_t
)
RTC_CR_BYPSHAD
;

727 
RTC
->
CR
 &(
ut8_t
)~
RTC_CR_BYPSHAD
;

731 
RTC
->
WPR
 = 0xFF;

732 
	}
}

765 
EStus
 
	$RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
)

767 
ut32_t
 
tmeg
 = 0;

768 
EStus
 
us
 = 
ERROR
;

771 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

773 i(
RTC_Fm
 =
RTC_Fm_BIN
)

775 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

777 
	`as_m
(
	`IS_RTC_HOUR12
(
RTC_TimeSu
->
RTC_Hours
));

778 
	`as_m
(
	`IS_RTC_H12
(
RTC_TimeSu
->
RTC_H12
));

782 
RTC_TimeSu
->
RTC_H12
 = 0x00;

783 
	`as_m
(
	`IS_RTC_HOUR24
(
RTC_TimeSu
->
RTC_Hours
));

785 
	`as_m
(
	`IS_RTC_MINUTES
(
RTC_TimeSu
->
RTC_Mus
));

786 
	`as_m
(
	`IS_RTC_SECONDS
(
RTC_TimeSu
->
RTC_Secds
));

790 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

792 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Hours
);

793 
	`as_m
(
	`IS_RTC_HOUR12
(
tmeg
));

794 
	`as_m
(
	`IS_RTC_H12
(
RTC_TimeSu
->
RTC_H12
));

798 
RTC_TimeSu
->
RTC_H12
 = 0x00;

799 
	`as_m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Hours
)));

801 
	`as_m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Mus
)));

802 
	`as_m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Secds
)));

806 i(
RTC_Fm
 !
RTC_Fm_BIN
)

808 
tmeg
 = (((
ut32_t
)(
RTC_TimeSu
->
RTC_Hours
) << 16) | \

809 ((
ut32_t
)(
RTC_TimeSu
->
RTC_Mus
) << 8) | \

810 ((
ut32_t
)
RTC_TimeSu
->
RTC_Secds
) | \

811 ((
ut32_t
)(
RTC_TimeSu
->
RTC_H12
) << 16));

815 
tmeg
 = (
ut32_t
)(((ut32_t)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Hours
) << 16) | \

816 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Mus
) << 8) | \

817 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Secds
)) | \

818 (((
ut32_t
)
RTC_TimeSu
->
RTC_H12
) << 16));

822 
RTC
->
WPR
 = 0xCA;

823 
RTC
->
WPR
 = 0x53;

826 i(
	`RTC_EInMode
(=
ERROR
)

828 
us
 = 
ERROR
;

833 
RTC
->
TR
 = (
ut32_t
)(
tmeg
 & 
RTC_TR_RESERVED_MASK
);

836 
	`RTC_ExInMode
();

839 i((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
=
RESET
)

841 if(
	`RTC_WaFSynchro
(=
ERROR
)

843 
us
 = 
ERROR
;

847 
us
 = 
SUCCESS
;

852 
us
 = 
SUCCESS
;

856 
RTC
->
WPR
 = 0xFF;

858  
us
;

859 
	}
}

868 
	$RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
)

871 
RTC_TimeSu
->
RTC_H12
 = 
RTC_H12_AM
;

872 
RTC_TimeSu
->
RTC_Hours
 = 0;

873 
RTC_TimeSu
->
RTC_Mus
 = 0;

874 
RTC_TimeSu
->
RTC_Secds
 = 0;

875 
	}
}

887 
	$RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
)

889 
ut32_t
 
tmeg
 = 0;

892 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

895 
tmeg
 = (
ut32_t
)(
RTC
->
TR
 & 
RTC_TR_RESERVED_MASK
);

898 
RTC_TimeSu
->
RTC_Hours
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

899 
RTC_TimeSu
->
RTC_Mus
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >>8);

900 
RTC_TimeSu
->
RTC_Secds
 = (
ut8_t
)(
tmeg
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

901 
RTC_TimeSu
->
RTC_H12
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_PM
)) >> 16);

904 i(
RTC_Fm
 =
RTC_Fm_BIN
)

907 
RTC_TimeSu
->
RTC_Hours
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Hours);

908 
RTC_TimeSu
->
RTC_Mus
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Minutes);

909 
RTC_TimeSu
->
RTC_Secds
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Seconds);

911 
	}
}

920 
ut32_t
 
	$RTC_GSubSecd
()

922 
ut32_t
 
tmeg
 = 0;

925 
tmeg
 = (
ut32_t
)(
RTC
->
SSR
);

928 ((
RTC
->
DR
);

930  (
tmeg
);

931 
	}
}

945 
EStus
 
	$RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
)

947 
ut32_t
 
tmeg
 = 0;

948 
EStus
 
us
 = 
ERROR
;

951 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

953 i((
RTC_Fm
 =
RTC_Fm_BIN
&& ((
RTC_DeSu
->
RTC_Mth
 & 0x10) == 0x10))

955 
RTC_DeSu
->
RTC_Mth
 = (RTC_DeSu->RTC_Mth & (
ut32_t
)~(0x10)) + 0x0A;

957 i(
RTC_Fm
 =
RTC_Fm_BIN
)

959 
	`as_m
(
	`IS_RTC_YEAR
(
RTC_DeSu
->
RTC_Yr
));

960 
	`as_m
(
	`IS_RTC_MONTH
(
RTC_DeSu
->
RTC_Mth
));

961 
	`as_m
(
	`IS_RTC_DATE
(
RTC_DeSu
->
RTC_De
));

965 
	`as_m
(
	`IS_RTC_YEAR
(
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_Yr
)));

966 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_Mth
);

967 
	`as_m
(
	`IS_RTC_MONTH
(
tmeg
));

968 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_De
);

969 
	`as_m
(
	`IS_RTC_DATE
(
tmeg
));

971 
	`as_m
(
	`IS_RTC_WEEKDAY
(
RTC_DeSu
->
RTC_WkDay
));

974 i(
RTC_Fm
 !
RTC_Fm_BIN
)

976 
tmeg
 = ((((
ut32_t
)
RTC_DeSu
->
RTC_Yr
) << 16) | \

977 (((
ut32_t
)
RTC_DeSu
->
RTC_Mth
) << 8) | \

978 ((
ut32_t
)
RTC_DeSu
->
RTC_De
) | \

979 (((
ut32_t
)
RTC_DeSu
->
RTC_WkDay
) << 13));

983 
tmeg
 = (((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_Yr
) << 16) | \

984 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_Mth
) << 8) | \

985 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_De
)) | \

986 ((
ut32_t
)
RTC_DeSu
->
RTC_WkDay
 << 13));

990 
RTC
->
WPR
 = 0xCA;

991 
RTC
->
WPR
 = 0x53;

994 i(
	`RTC_EInMode
(=
ERROR
)

996 
us
 = 
ERROR
;

1001 
RTC
->
DR
 = (
ut32_t
)(
tmeg
 & 
RTC_DR_RESERVED_MASK
);

1004 
	`RTC_ExInMode
();

1007 i((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
=
RESET
)

1009 if(
	`RTC_WaFSynchro
(=
ERROR
)

1011 
us
 = 
ERROR
;

1015 
us
 = 
SUCCESS
;

1020 
us
 = 
SUCCESS
;

1024 
RTC
->
WPR
 = 0xFF;

1026  
us
;

1027 
	}
}

1036 
	$RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
)

1039 
RTC_DeSu
->
RTC_WkDay
 = 
RTC_Wkday_Mday
;

1040 
RTC_DeSu
->
RTC_De
 = 1;

1041 
RTC_DeSu
->
RTC_Mth
 = 
RTC_Mth_Juy
;

1042 
RTC_DeSu
->
RTC_Yr
 = 0;

1043 
	}
}

1055 
	$RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
)

1057 
ut32_t
 
tmeg
 = 0;

1060 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1063 
tmeg
 = (
ut32_t
)(
RTC
->
DR
 & 
RTC_DR_RESERVED_MASK
);

1066 
RTC_DeSu
->
RTC_Yr
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_YT
 | 
RTC_DR_YU
)) >> 16);

1067 
RTC_DeSu
->
RTC_Mth
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

1068 
RTC_DeSu
->
RTC_De
 = (
ut8_t
)(
tmeg
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

1069 
RTC_DeSu
->
RTC_WkDay
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_WDU
)) >> 13);

1072 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1075 
RTC_DeSu
->
RTC_Yr
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Year);

1076 
RTC_DeSu
->
RTC_Mth
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Month);

1077 
RTC_DeSu
->
RTC_De
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Date);

1079 
	}
}

1115 
	$RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
)

1117 
ut32_t
 
tmeg
 = 0;

1120 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1121 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1122 
	`as_m
(
	`IS_ALARM_MASK
(
RTC_ArmSu
->
RTC_ArmMask
));

1123 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
RTC_ArmSu
->
RTC_ArmDeWkDayS
));

1125 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1127 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

1129 
	`as_m
(
	`IS_RTC_HOUR12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
));

1130 
	`as_m
(
	`IS_RTC_H12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
));

1134 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 0x00;

1135 
	`as_m
(
	`IS_RTC_HOUR24
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
));

1137 
	`as_m
(
	`IS_RTC_MINUTES
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
));

1138 
	`as_m
(
	`IS_RTC_SECONDS
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
));

1140 if(
RTC_ArmSu
->
RTC_ArmDeWkDayS
 =
RTC_ArmDeWkDayS_De
)

1142 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
RTC_ArmSu
->
RTC_ArmDeWkDay
));

1146 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
RTC_ArmSu
->
RTC_ArmDeWkDay
));

1151 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

1153 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
);

1154 
	`as_m
(
	`IS_RTC_HOUR12
(
tmeg
));

1155 
	`as_m
(
	`IS_RTC_H12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
));

1159 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 0x00;

1160 
	`as_m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
)));

1163 
	`as_m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
)));

1164 
	`as_m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
)));

1166 if(
RTC_ArmSu
->
RTC_ArmDeWkDayS
 =
RTC_ArmDeWkDayS_De
)

1168 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmDeWkDay
);

1169 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
tmeg
));

1173 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmDeWkDay
);

1174 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
tmeg
));

1179 i(
RTC_Fm
 !
RTC_Fm_BIN
)

1181 
tmeg
 = (((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
) << 16) | \

1182 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
) << 8) | \

1183 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
) | \

1184 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
) << 16) | \

1185 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmDeWkDay
) << 24) | \

1186 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmDeWkDayS
) | \

1187 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmMask
));

1191 
tmeg
 = (((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
) << 16) | \

1192 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
) << 8) | \

1193 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
)) | \

1194 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
) << 16) | \

1195 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmDeWkDay
) << 24) | \

1196 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmDeWkDayS
) | \

1197 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmMask
));

1201 
RTC
->
WPR
 = 0xCA;

1202 
RTC
->
WPR
 = 0x53;

1205 i(
RTC_Arm
 =
RTC_Arm_A
)

1207 
RTC
->
ALRMAR
 = (
ut32_t
)
tmeg
;

1211 
RTC
->
ALRMBR
 = (
ut32_t
)
tmeg
;

1215 
RTC
->
WPR
 = 0xFF;

1216 
	}
}

1226 
	$RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
)

1229 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 
RTC_H12_AM
;

1230 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = 0;

1231 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = 0;

1232 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = 0;

1235 
RTC_ArmSu
->
RTC_ArmDeWkDayS
 = 
RTC_ArmDeWkDayS_De
;

1236 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = 1;

1239 
RTC_ArmSu
->
RTC_ArmMask
 = 
RTC_ArmMask_Ne
;

1240 
	}
}

1256 
	$RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
)

1258 
ut32_t
 
tmeg
 = 0;

1261 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1262 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1265 i(
RTC_Arm
 =
RTC_Arm_A
)

1267 
tmeg
 = (
ut32_t
)(
RTC
->
ALRMAR
);

1271 
tmeg
 = (
ut32_t
)(
RTC
->
ALRMBR
);

1275 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_HT
 | \

1276 
RTC_ALRMAR_HU
)) >> 16);

1277 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_MNT
 | \

1278 
RTC_ALRMAR_MNU
)) >> 8);

1279 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = (
ut32_t
)(
tmeg
 & (
RTC_ALRMAR_ST
 | \

1280 
RTC_ALRMAR_SU
));

1281 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = (
ut32_t
)((
tmeg
 & 
RTC_ALRMAR_PM
) >> 16);

1282 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_DT
 | 
RTC_ALRMAR_DU
)) >> 24);

1283 
RTC_ArmSu
->
RTC_ArmDeWkDayS
 = (
ut32_t
)(
tmeg
 & 
RTC_ALRMAR_WDSEL
);

1284 
RTC_ArmSu
->
RTC_ArmMask
 = (
ut32_t
)(
tmeg
 & 
RTC_ArmMask_A
);

1286 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1288 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1289 
RTC_ArmTime
.
RTC_Hours
);

1290 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1291 
RTC_ArmTime
.
RTC_Mus
);

1292 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1293 
RTC_ArmTime
.
RTC_Secds
);

1294 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct->RTC_AlarmDateWeekDay);

1296 
	}
}

1310 
EStus
 
	$RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
)

1312 
__IO
 
ut32_t
 
mcou
 = 0x00;

1313 
ut32_t
 
mus
 = 0x00;

1314 
EStus
 
us
 = 
ERROR
;

1317 
	`as_m
(
	`IS_RTC_CMD_ALARM
(
RTC_Arm
));

1318 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1321 
RTC
->
WPR
 = 0xCA;

1322 
RTC
->
WPR
 = 0x53;

1325 i(
NewS
 !
DISABLE
)

1327 
RTC
->
CR
 |(
ut32_t
)
RTC_Arm
;

1329 
us
 = 
SUCCESS
;

1334 
RTC
->
CR
 &(
ut32_t
)~
RTC_Arm
;

1339 
mus
 = 
RTC
->
ISR
 & (
RTC_Arm
 >> 8);

1340 
mcou
++;

1341 } (
mcou
 !
INITMODE_TIMEOUT
&& (
mus
 == 0x00));

1343 i((
RTC
->
ISR
 & (
RTC_Arm
 >> 8)=
RESET
)

1345 
us
 = 
ERROR
;

1349 
us
 = 
SUCCESS
;

1354 
RTC
->
WPR
 = 0xFF;

1356  
us
;

1357 
	}
}

1404 
	$RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, ut32_
RTC_ArmSubSecdMask
)

1406 
ut32_t
 
tmeg
 = 0;

1409 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1410 
	`as_m
(
	`IS_RTC_ALARM_SUB_SECOND_VALUE
(
RTC_ArmSubSecdVue
));

1411 
	`as_m
(
	`IS_RTC_ALARM_SUB_SECOND_MASK
(
RTC_ArmSubSecdMask
));

1414 
RTC
->
WPR
 = 0xCA;

1415 
RTC
->
WPR
 = 0x53;

1418 
tmeg
 = (
ut32_t
(ut32_t)(
RTC_ArmSubSecdVue
| (ut32_t)(
RTC_ArmSubSecdMask
);

1420 i(
RTC_Arm
 =
RTC_Arm_A
)

1423 
RTC
->
ALRMASSR
 = 
tmeg
;

1428 
RTC
->
ALRMBSSR
 = 
tmeg
;

1432 
RTC
->
WPR
 = 0xFF;

1434 
	}
}

1445 
ut32_t
 
	$RTC_GArmSubSecd
(
ut32_t
 
RTC_Arm
)

1447 
ut32_t
 
tmeg
 = 0;

1450 i(
RTC_Arm
 =
RTC_Arm_A
)

1452 
tmeg
 = (
ut32_t
)((
RTC
->
ALRMASSR
& 
RTC_ALRMASSR_SS
);

1456 
tmeg
 = (
ut32_t
)((
RTC
->
ALRMBSSR
& 
RTC_ALRMBSSR_SS
);

1459  (
tmeg
);

1460 
	}
}

1494 
	$RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
)

1497 
	`as_m
(
	`IS_RTC_WAKEUP_CLOCK
(
RTC_WakeUpClock
));

1500 
RTC
->
WPR
 = 0xCA;

1501 
RTC
->
WPR
 = 0x53;

1504 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_WUCKSEL
;

1507 
RTC
->
CR
 |(
ut32_t
)
RTC_WakeUpClock
;

1510 
RTC
->
WPR
 = 0xFF;

1511 
	}
}

1521 
	$RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
)

1524 
	`as_m
(
	`IS_RTC_WAKEUP_COUNTER
(
RTC_WakeUpCou
));

1527 
RTC
->
WPR
 = 0xCA;

1528 
RTC
->
WPR
 = 0x53;

1531 
RTC
->
WUTR
 = (
ut32_t
)
RTC_WakeUpCou
;

1534 
RTC
->
WPR
 = 0xFF;

1535 
	}
}

1542 
ut32_t
 
	$RTC_GWakeUpCou
()

1545  ((
ut32_t
)(
RTC
->
WUTR
 & 
RTC_WUTR_WUT
));

1546 
	}
}

1554 
EStus
 
	$RTC_WakeUpCmd
(
FuniڮS
 
NewS
)

1556 
__IO
 
ut32_t
 
wutcou
 = 0x00;

1557 
ut32_t
 
wutwfus
 = 0x00;

1558 
EStus
 
us
 = 
ERROR
;

1561 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1564 
RTC
->
WPR
 = 0xCA;

1565 
RTC
->
WPR
 = 0x53;

1567 i(
NewS
 !
DISABLE
)

1570 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_WUTE
;

1571 
us
 = 
SUCCESS
;

1576 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_WUTE
;

1580 
wutwfus
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

1581 
wutcou
++;

1582 } (
wutcou
 !
INITMODE_TIMEOUT
&& (
wutwfus
 == 0x00));

1584 i((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
=
RESET
)

1586 
us
 = 
ERROR
;

1590 
us
 = 
SUCCESS
;

1595 
RTC
->
WPR
 = 0xFF;

1597  
us
;

1598 
	}
}

1631 
	$RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
)

1634 
	`as_m
(
	`IS_RTC_DAYLIGHT_SAVING
(
RTC_DayLightSavg
));

1635 
	`as_m
(
	`IS_RTC_STORE_OPERATION
(
RTC_SteOti
));

1638 
RTC
->
WPR
 = 0xCA;

1639 
RTC
->
WPR
 = 0x53;

1642 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_BCK
);

1645 
RTC
->
CR
 |(
ut32_t
)(
RTC_DayLightSavg
 | 
RTC_SteOti
);

1648 
RTC
->
WPR
 = 0xFF;

1649 
	}
}

1658 
ut32_t
 
	$RTC_GSteOti
()

1660  (
RTC
->
CR
 & 
RTC_CR_BCK
);

1661 
	}
}

1697 
	$RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
)

1700 
	`as_m
(
	`IS_RTC_OUTPUT
(
RTC_Ouut
));

1701 
	`as_m
(
	`IS_RTC_OUTPUT_POL
(
RTC_OuutPެy
));

1704 
RTC
->
WPR
 = 0xCA;

1705 
RTC
->
WPR
 = 0x53;

1708 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_OSEL
 | 
RTC_CR_POL
);

1711 
RTC
->
CR
 |(
ut32_t
)(
RTC_Ouut
 | 
RTC_OuutPެy
);

1714 
RTC
->
WPR
 = 0xFF;

1715 
	}
}

1751 
EStus
 
	$RTC_CrCibCfig
(
ut32_t
 
RTC_CibSign
, ut32_
Vue
)

1753 
EStus
 
us
 = 
ERROR
;

1756 
	`as_m
(
	`IS_RTC_CALIB_SIGN
(
RTC_CibSign
));

1757 
	`as_m
(
	`IS_RTC_CALIB_VALUE
(
Vue
));

1760 
RTC
->
WPR
 = 0xCA;

1761 
RTC
->
WPR
 = 0x53;

1764 i(
	`RTC_EInMode
(=
ERROR
)

1766 
us
 = 
ERROR
;

1771 
RTC
->
CALIBR
 = (
ut32_t
)(
RTC_CibSign
 | 
Vue
);

1773 
	`RTC_ExInMode
();

1775 
us
 = 
SUCCESS
;

1779 
RTC
->
WPR
 = 0xFF;

1781  
us
;

1782 
	}
}

1792 
EStus
 
	$RTC_CrCibCmd
(
FuniڮS
 
NewS
)

1794 
EStus
 
us
 = 
ERROR
;

1797 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1800 
RTC
->
WPR
 = 0xCA;

1801 
RTC
->
WPR
 = 0x53;

1804 i(
	`RTC_EInMode
(=
ERROR
)

1806 
us
 = 
ERROR
;

1810 i(
NewS
 !
DISABLE
)

1813 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_DCE
;

1818 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_DCE
;

1821 
	`RTC_ExInMode
();

1823 
us
 = 
SUCCESS
;

1827 
RTC
->
WPR
 = 0xFF;

1829  
us
;

1830 
	}
}

1838 
	$RTC_CibOuutCmd
(
FuniڮS
 
NewS
)

1841 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1844 
RTC
->
WPR
 = 0xCA;

1845 
RTC
->
WPR
 = 0x53;

1847 i(
NewS
 !
DISABLE
)

1850 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_COE
;

1855 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_COE
;

1859 
RTC
->
WPR
 = 0xFF;

1860 
	}
}

1870 
	$RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
)

1873 
	`as_m
(
	`IS_RTC_CALIB_OUTPUT
(
RTC_CibOuut
));

1876 
RTC
->
WPR
 = 0xCA;

1877 
RTC
->
WPR
 = 0x53;

1880 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_COSEL
);

1883 
RTC
->
CR
 |(
ut32_t
)
RTC_CibOuut
;

1886 
RTC
->
WPR
 = 0xFF;

1887 
	}
}

1906 
EStus
 
	$RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

1907 
ut32_t
 
RTC_SmohCibPlusPuls
,

1908 
ut32_t
 
RTC_SmouthCibMusPulsVue
)

1910 
EStus
 
us
 = 
ERROR
;

1911 
ut32_t
 
fcou
 = 0;

1914 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_PERIOD
(
RTC_SmohCibPiod
));

1915 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_PLUS
(
RTC_SmohCibPlusPuls
));

1916 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_MINUS
(
RTC_SmouthCibMusPulsVue
));

1919 
RTC
->
WPR
 = 0xCA;

1920 
RTC
->
WPR
 = 0x53;

1923 i((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
!
RESET
)

1926 ((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
!
RESET
&& (
fcou
 !
RECALPF_TIMEOUT
))

1928 
fcou
++;

1933 i((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
=
RESET
)

1936 
RTC
->
CALR
 = (
ut32_t
)((ut32_t)
RTC_SmohCibPiod
 | (ut32_t)
RTC_SmohCibPlusPuls
 | (ut32_t)
RTC_SmouthCibMusPulsVue
);

1938 
us
 = 
SUCCESS
;

1942 
us
 = 
ERROR
;

1946 
RTC
->
WPR
 = 0xFF;

1948  (
EStus
)(
us
);

1949 
	}
}

1982 
	$RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
)

1984 
ut32_t
 
tmeg
 = 0;

1987 
	`as_m
(
	`IS_RTC_TIMESTAMP_EDGE
(
RTC_TimeSmpEdge
));

1988 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1991 
tmeg
 = (
ut32_t
)(
RTC
->
CR
 & (ut32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

1994 i(
NewS
 !
DISABLE
)

1996 
tmeg
 |(
ut32_t
)(
RTC_TimeSmpEdge
 | 
RTC_CR_TSE
);

2000 
tmeg
 |(
ut32_t
)(
RTC_TimeSmpEdge
);

2004 
RTC
->
WPR
 = 0xCA;

2005 
RTC
->
WPR
 = 0x53;

2008 
RTC
->
CR
 = (
ut32_t
)
tmeg
;

2011 
RTC
->
WPR
 = 0xFF;

2012 
	}
}

2026 
	$RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
,

2027 
RTC_DeTyDef
* 
RTC_SmpDeSu
)

2029 
ut32_t
 
tmime
 = 0, 
tmpde
 = 0;

2032 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

2035 
tmime
 = (
ut32_t
)(
RTC
->
TSTR
 & 
RTC_TR_RESERVED_MASK
);

2036 
tmpde
 = (
ut32_t
)(
RTC
->
TSDR
 & 
RTC_DR_RESERVED_MASK
);

2039 
RTC_SmpTimeSu
->
RTC_Hours
 = (
ut8_t
)((
tmime
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

2040 
RTC_SmpTimeSu
->
RTC_Mus
 = (
ut8_t
)((
tmime
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >> 8);

2041 
RTC_SmpTimeSu
->
RTC_Secds
 = (
ut8_t
)(
tmime
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

2042 
RTC_SmpTimeSu
->
RTC_H12
 = (
ut8_t
)((
tmime
 & (
RTC_TR_PM
)) >> 16);

2045 
RTC_SmpDeSu
->
RTC_Yr
 = 0;

2046 
RTC_SmpDeSu
->
RTC_Mth
 = (
ut8_t
)((
tmpde
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

2047 
RTC_SmpDeSu
->
RTC_De
 = (
ut8_t
)(
tmpde
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

2048 
RTC_SmpDeSu
->
RTC_WkDay
 = (
ut8_t
)((
tmpde
 & (
RTC_DR_WDU
)) >> 13);

2051 i(
RTC_Fm
 =
RTC_Fm_BIN
)

2054 
RTC_SmpTimeSu
->
RTC_Hours
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Hours);

2055 
RTC_SmpTimeSu
->
RTC_Mus
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Minutes);

2056 
RTC_SmpTimeSu
->
RTC_Secds
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Seconds);

2059 
RTC_SmpDeSu
->
RTC_Mth
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_Month);

2060 
RTC_SmpDeSu
->
RTC_De
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_Date);

2061 
RTC_SmpDeSu
->
RTC_WkDay
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_WeekDay);

2063 
	}
}

2070 
ut32_t
 
	$RTC_GTimeSmpSubSecd
()

2073  (
ut32_t
)(
RTC
->
TSSSR
);

2074 
	}
}

2105 
	$RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
)

2108 
	`as_m
(
	`IS_RTC_TAMPER
(
RTC_Tamr
));

2109 
	`as_m
(
	`IS_RTC_TAMPER_TRIGGER
(
RTC_TamrTrigg
));

2111 i(
RTC_TamrTrigg
 =
RTC_TamrTrigg_RisgEdge
)

2114 
RTC
->
TAFCR
 &(
ut32_t
)((ut32_t)~(
RTC_Tamr
 << 1));

2119 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_Tamr
 << 1);

2121 
	}
}

2131 
	$RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
)

2134 
	`as_m
(
	`IS_RTC_TAMPER
(
RTC_Tamr
));

2135 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2137 i(
NewS
 !
DISABLE
)

2140 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_Tamr
;

2145 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_Tamr
;

2147 
	}
}

2162 
	$RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
)

2165 
	`as_m
(
	`IS_RTC_TAMPER_FILTER
(
RTC_TamrFr
));

2168 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPFLT
);

2171 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrFr
;

2172 
	}
}

2196 
	$RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
)

2199 
	`as_m
(
	`IS_RTC_TAMPER_SAMPLING_FREQ
(
RTC_TamrSamgFq
));

2202 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPFREQ
);

2205 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrSamgFq
;

2206 
	}
}

2219 
	$RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
)

2222 
	`as_m
(
	`IS_RTC_TAMPER_PRECHARGE_DURATION
(
RTC_TamrPchgeDuti
));

2225 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPPRCH
);

2228 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrPchgeDuti
;

2229 
	}
}

2239 
	$RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
)

2242 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2244 i(
NewS
 !
DISABLE
)

2247 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TAFCR_TAMPTS
;

2252 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_TAFCR_TAMPTS
;

2254 
	}
}

2262 
	$RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
)

2265 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2267 i(
NewS
 !
DISABLE
)

2270 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_TAFCR_TAMPPUDIS
;

2275 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TAFCR_TAMPPUDIS
;

2277 
	}
}

2303 
	$RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
)

2305 
__IO
 
ut32_t
 
tmp
 = 0;

2308 
	`as_m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2310 
tmp
 = 
RTC_BASE
 + 0x50;

2311 
tmp
 +(
RTC_BKP_DR
 * 4);

2314 *(
__IO
 
ut32_t
 *)
tmp
 = (ut32_t)
Da
;

2315 
	}
}

2324 
ut32_t
 
	$RTC_RdBackupRegi
(
ut32_t
 
RTC_BKP_DR
)

2326 
__IO
 
ut32_t
 
tmp
 = 0;

2329 
	`as_m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2331 
tmp
 = 
RTC_BASE
 + 0x50;

2332 
tmp
 +(
RTC_BKP_DR
 * 4);

2335  (*(
__IO
 
ut32_t
 *)
tmp
);

2336 
	}
}

2363 
	$RTC_TamrPSei
(
ut32_t
 
RTC_TamrP
)

2366 
	`as_m
(
	`IS_RTC_TAMPER_PIN
(
RTC_TamrP
));

2368 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPINSEL
);

2369 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_TamrP
);

2370 
	}
}

2380 
	$RTC_TimeSmpPSei
(
ut32_t
 
RTC_TimeSmpP
)

2383 
	`as_m
(
	`IS_RTC_TIMESTAMP_PIN
(
RTC_TimeSmpP
));

2385 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TSINSEL
);

2386 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_TimeSmpP
);

2387 
	}
}

2399 
	$RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
)

2402 
	`as_m
(
	`IS_RTC_OUTPUT_TYPE
(
RTC_OuutTy
));

2404 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_ALARMOUTTYPE
);

2405 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_OuutTy
);

2406 
	}
}

2437 
EStus
 
	$RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
)

2439 
EStus
 
us
 = 
ERROR
;

2440 
ut32_t
 
shpfcou
 = 0;

2443 
	`as_m
(
	`IS_RTC_SHIFT_ADD1S
(
RTC_ShiAdd1S
));

2444 
	`as_m
(
	`IS_RTC_SHIFT_SUBFS
(
RTC_ShiSubFS
));

2447 
RTC
->
WPR
 = 0xCA;

2448 
RTC
->
WPR
 = 0x53;

2451 i((
RTC
->
ISR
 & 
RTC_ISR_SHPF
!
RESET
)

2454 ((
RTC
->
ISR
 & 
RTC_ISR_SHPF
!
RESET
&& (
shpfcou
 !
SHPF_TIMEOUT
))

2456 
shpfcou
++;

2461 i((
RTC
->
ISR
 & 
RTC_ISR_SHPF
=
RESET
)

2464 if((
RTC
->
CR
 & 
RTC_CR_REFCKON
=
RESET
)

2467 
RTC
->
SHIFTR
 = (
ut32_t
)(ut32_t)(
RTC_ShiSubFS
| (ut32_t)(
RTC_ShiAdd1S
);

2469 if(
	`RTC_WaFSynchro
(=
ERROR
)

2471 
us
 = 
ERROR
;

2475 
us
 = 
SUCCESS
;

2480 
us
 = 
ERROR
;

2485 
us
 = 
ERROR
;

2489 
RTC
->
WPR
 = 0xFF;

2491  (
EStus
)(
us
);

2492 
	}
}

2557 
	$RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
)

2560 
	`as_m
(
	`IS_RTC_CONFIG_IT
(
RTC_IT
));

2561 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2564 
RTC
->
WPR
 = 0xCA;

2565 
RTC
->
WPR
 = 0x53;

2567 i(
NewS
 !
DISABLE
)

2570 
RTC
->
CR
 |(
ut32_t
)(
RTC_IT
 & ~
RTC_TAFCR_TAMPIE
);

2572 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2577 
RTC
->
CR
 &(
ut32_t
)~(
RTC_IT
 & (ut32_t)~
RTC_TAFCR_TAMPIE
);

2579 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2582 
RTC
->
WPR
 = 0xFF;

2583 
	}
}

2606 
FgStus
 
	$RTC_GFgStus
(
ut32_t
 
RTC_FLAG
)

2608 
FgStus
 
bus
 = 
RESET
;

2609 
ut32_t
 
tmeg
 = 0;

2612 
	`as_m
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

2615 
tmeg
 = (
ut32_t
)(
RTC
->
ISR
 & 
RTC_FLAGS_MASK
);

2618 i((
tmeg
 & 
RTC_FLAG
!(
ut32_t
)
RESET
)

2620 
bus
 = 
SET
;

2624 
bus
 = 
RESET
;

2626  
bus
;

2627 
	}
}

2643 
	$RTC_CˬFg
(
ut32_t
 
RTC_FLAG
)

2646 
	`as_m
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

2649 
RTC
->
ISR
 = (
ut32_t
)((ut32_t)(~((
RTC_FLAG
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2650 
	}
}

2664 
ITStus
 
	$RTC_GITStus
(
ut32_t
 
RTC_IT
)

2666 
ITStus
 
bus
 = 
RESET
;

2667 
ut32_t
 
tmeg
 = 0, 
abˡus
 = 0;

2670 
	`as_m
(
	`IS_RTC_GET_IT
(
RTC_IT
));

2673 
tmeg
 = (
ut32_t
)(
RTC
->
TAFCR
 & (
RTC_TAFCR_TAMPIE
));

2676 
abˡus
 = (
ut32_t
)((
RTC
->
CR
 & 
RTC_IT
| (
tmeg
 & (RTC_IT >> 15)) | (tmpreg & (RTC_IT >> 16)));

2679 
tmeg
 = (
ut32_t
)((
RTC
->
ISR
 & (ut32_t)(
RTC_IT
 >> 4)));

2682 i((
abˡus
 !(
ut32_t
)
RESET
&& ((
tmeg
 & 0x0000FFFF) != (uint32_t)RESET))

2684 
bus
 = 
SET
;

2688 
bus
 = 
RESET
;

2690  
bus
;

2691 
	}
}

2705 
	$RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
)

2707 
ut32_t
 
tmeg
 = 0;

2710 
	`as_m
(
	`IS_RTC_CLEAR_IT
(
RTC_IT
));

2713 
tmeg
 = (
ut32_t
)(
RTC_IT
 >> 4);

2716 
RTC
->
ISR
 = (
ut32_t
)((ut32_t)(~((
tmeg
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2717 
	}
}

2728 
ut8_t
 
	$RTC_ByToBcd2
(
ut8_t
 
Vue
)

2730 
ut8_t
 
bcdhigh
 = 0;

2732 
Vue
 >= 10)

2734 
bcdhigh
++;

2735 
Vue
 -= 10;

2738  ((
ut8_t
)(
bcdhigh
 << 4| 
Vue
);

2739 
	}
}

2746 
ut8_t
 
	$RTC_Bcd2ToBy
(
ut8_t
 
Vue
)

2748 
ut8_t
 
tmp
 = 0;

2749 
tmp
 = ((
ut8_t
)(
Vue
 & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;

2750  (
tmp
 + (
Vue
 & (
ut8_t
)0x0F));

2751 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_sai.c

126 
	~"m32f4xx_i.h
"

127 
	~"m32f4xx_rcc.h
"

137 #i
defed
 (
STM32F40_41xxx
|| defed (
STM32F427_437xx
|| defed (
STM32F429_439xx
) || \

138 
defed
 (
STM32F401xx
|| defed (
STM32F411xE
|| defed (
STM32F446xx
|| 
	$defed
 (
STM32F469_479xx
)

144 
	#CR1_CLEAR_MASK
 ((
ut32_t
)0xFF07C010)

	)

145 
	#FRCR_CLEAR_MASK
 ((
ut32_t
)0xFFF88000)

	)

146 
	#SLOTR_CLEAR_MASK
 ((
ut32_t
)0x0000F020)

	)

184 
	$SAI_DeIn
(
SAI_TyDef
* 
SAIx
)

187 
	`as_m
(
	`IS_SAI_PERIPH
(
SAIx
));

189 if(
SAIx
 =
SAI1
)

192 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SAI1
, 
ENABLE
);

194 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SAI1
, 
DISABLE
);

198 #i
	`defed
(
STM32F446xx
)

199 if(
SAIx
 =
SAI2
)

202 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SAI2
, 
ENABLE
);

204 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SAI2
, 
DISABLE
);

208 
	}
}

222 
	$SAI_In
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_InTyDef
* 
SAI_InSu
)

224 
ut32_t
 
tmeg
 = 0;

227 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

230 
	`as_m
(
	`IS_SAI_BLOCK_MODE
(
SAI_InSu
->
SAI_AudioMode
));

231 
	`as_m
(
	`IS_SAI_BLOCK_PROTOCOL
(
SAI_InSu
->
SAI_Proc
));

232 
	`as_m
(
	`IS_SAI_BLOCK_DATASIZE
(
SAI_InSu
->
SAI_DaSize
));

233 
	`as_m
(
	`IS_SAI_BLOCK_FIRST_BIT
(
SAI_InSu
->
SAI_FB
));

234 
	`as_m
(
	`IS_SAI_BLOCK_CLOCK_STROBING
(
SAI_InSu
->
SAI_ClockSobg
));

235 
	`as_m
(
	`IS_SAI_BLOCK_SYNCHRO
(
SAI_InSu
->
SAI_Synchro
));

236 
	`as_m
(
	`IS_SAI_BLOCK_OUTPUT_DRIVE
(
SAI_InSu
->
SAI_OUTDRIV
));

237 
	`as_m
(
	`IS_SAI_BLOCK_NODIVIDER
(
SAI_InSu
->
SAI_NoDivid
));

238 
	`as_m
(
	`IS_SAI_BLOCK_MASTER_DIVIDER
(
SAI_InSu
->
SAI_MaDivid
));

239 
	`as_m
(
	`IS_SAI_BLOCK_FIFO_THRESHOLD
(
SAI_InSu
->
SAI_FIFOThshd
));

243 
tmeg
 = 
SAI_Block_x
->
CR1
;

245 
tmeg
 &
CR1_CLEAR_MASK
;

257 
tmeg
 |(
ut32_t
)(
SAI_InSu
->
SAI_AudioMode
 | SAI_InSu->
SAI_Proc
 |

258 
SAI_InSu
->
SAI_DaSize
 | SAI_InSu->
SAI_FB
 |

259 
SAI_InSu
->
SAI_ClockSobg
 | SAI_InSu->
SAI_Synchro
 |

260 
SAI_InSu
->
SAI_OUTDRIV
 | SAI_InSu->
SAI_NoDivid
 |

261 (
ut32_t
)((
SAI_InSu
->
SAI_MaDivid
) << 20));

263 
SAI_Block_x
->
CR1
 = 
tmeg
;

267 
tmeg
 = 
SAI_Block_x
->
CR2
;

269 
tmeg
 &~(
SAI_xCR2_FTH
);

272 
tmeg
 |(
ut32_t
)(
SAI_InSu
->
SAI_FIFOThshd
);

274 
SAI_Block_x
->
CR2
 = 
tmeg
;

275 
	}
}

289 
	$SAI_FmeIn
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_FmeInTyDef
* 
SAI_FmeInSu
)

291 
ut32_t
 
tmeg
 = 0;

294 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

297 
	`as_m
(
	`IS_SAI_BLOCK_FRAME_LENGTH
(
SAI_FmeInSu
->
SAI_FmeLgth
));

298 
	`as_m
(
	`IS_SAI_BLOCK_ACTIVE_FRAME
(
SAI_FmeInSu
->
SAI_AiveFmeLgth
));

299 
	`as_m
(
	`IS_SAI_BLOCK_FS_DEFINITION
(
SAI_FmeInSu
->
SAI_FSDefi
));

300 
	`as_m
(
	`IS_SAI_BLOCK_FS_POLARITY
(
SAI_FmeInSu
->
SAI_FSPެy
));

301 
	`as_m
(
	`IS_SAI_BLOCK_FS_OFFSET
(
SAI_FmeInSu
->
SAI_FSOfft
));

305 
tmeg
 = 
SAI_Block_x
->
FRCR
;

307 
tmeg
 &
FRCR_CLEAR_MASK
;

315 
tmeg
 |(
ut32_t
)((ut32_t)(
SAI_FmeInSu
->
SAI_FmeLgth
 - 1) |

316 
SAI_FmeInSu
->
SAI_FSOfft
 |

317 
SAI_FmeInSu
->
SAI_FSDefi
 |

318 
SAI_FmeInSu
->
SAI_FSPެy
 |

319 (
ut32_t
)((
SAI_FmeInSu
->
SAI_AiveFmeLgth
 - 1) << 8));

322 
SAI_Block_x
->
FRCR
 = 
tmeg
;

323 
	}
}

337 
	$SAI_SlIn
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_SlInTyDef
* 
SAI_SlInSu
)

339 
ut32_t
 
tmeg
 = 0;

342 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

345 
	`as_m
(
	`IS_SAI_BLOCK_FIRSTBIT_OFFSET
(
SAI_SlInSu
->
SAI_FBOfft
));

346 
	`as_m
(
	`IS_SAI_BLOCK_SLOT_SIZE
(
SAI_SlInSu
->
SAI_SlSize
));

347 
	`as_m
(
	`IS_SAI_BLOCK_SLOT_NUMBER
(
SAI_SlInSu
->
SAI_SlNumb
));

348 
	`as_m
(
	`IS_SAI_SLOT_ACTIVE
(
SAI_SlInSu
->
SAI_SlAive
));

352 
tmeg
 = 
SAI_Block_x
->
SLOTR
;

354 
tmeg
 &
SLOTR_CLEAR_MASK
;

361 
tmeg
 |(
ut32_t
)(
SAI_SlInSu
->
SAI_FBOfft
 |

362 
SAI_SlInSu
->
SAI_SlSize
 |

363 
SAI_SlInSu
->
SAI_SlAive
 |

364 (
ut32_t
)((
SAI_SlInSu
->
SAI_SlNumb
 - 1) << 8));

367 
SAI_Block_x
->
SLOTR
 = 
tmeg
;

368 
	}
}

376 
	$SAI_SuIn
(
SAI_InTyDef
* 
SAI_InSu
)

380 
SAI_InSu
->
SAI_AudioMode
 = 
SAI_Mode_MaTx
;

382 
SAI_InSu
->
SAI_Proc
 = 
SAI_Fe_Proc
;

384 
SAI_InSu
->
SAI_DaSize
 = 
SAI_DaSize_8b
;

386 
SAI_InSu
->
SAI_FB
 = 
SAI_FB_MSB
;

388 
SAI_InSu
->
SAI_ClockSobg
 = 
SAI_ClockSobg_FlgEdge
;

390 
SAI_InSu
->
SAI_Synchro
 = 
SAI_Asynchrous
;

392 
SAI_InSu
->
SAI_OUTDRIV
 = 
SAI_OuutDrive_Dibd
;

394 
SAI_InSu
->
SAI_NoDivid
 = 
SAI_MaDivid_Ebd
;

396 
SAI_InSu
->
SAI_MaDivid
 = 0;

398 
SAI_InSu
->
SAI_FIFOThshd
 = 
SAI_Thshd_FIFOEmy
;

399 
	}
}

407 
	$SAI_FmeSuIn
(
SAI_FmeInTyDef
* 
SAI_FmeInSu
)

411 
SAI_FmeInSu
->
SAI_FmeLgth
 = 8;

413 
SAI_FmeInSu
->
SAI_AiveFmeLgth
 = 1;

415 
SAI_FmeInSu
->
SAI_FSDefi
 = 
SAI_FS_SFme
;

417 
SAI_FmeInSu
->
SAI_FSPެy
 = 
SAI_FS_AiveLow
;

419 
SAI_FmeInSu
->
SAI_FSOfft
 = 
SAI_FS_FB
;

420 
	}
}

428 
	$SAI_SlSuIn
(
SAI_SlInTyDef
* 
SAI_SlInSu
)

432 
SAI_SlInSu
->
SAI_FBOfft
 = 0;

434 
SAI_SlInSu
->
SAI_SlSize
 = 
SAI_SlSize_DaSize
;

436 
SAI_SlInSu
->
SAI_SlNumb
 = 1;

438 
SAI_SlInSu
->
SAI_SlAive
 = 
SAI_Sl_NAive
;

440 
	}
}

449 
	$SAI_Cmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
)

452 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

453 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

454 i(
NewS
 !
DISABLE
)

457 
SAI_Block_x
->
CR1
 |
SAI_xCR1_SAIEN
;

462 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_SAIEN
);

464 
	}
}

478 
	$SAI_MoModeCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_Mo_SeoMode
)

481 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

482 
	`as_m
(
	`IS_SAI_BLOCK_MONO_STREO_MODE
(
SAI_MoMode
));

484 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_MONO
);

486 
SAI_Block_x
->
CR1
 |
SAI_MoMode
;

487 
	}
}

501 
	$SAI_TRISCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_TRIS
)

504 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

505 
	`as_m
(
	`IS_SAI_BLOCK_TRISTATE_MANAGEMENT
(
SAI_TRIS
));

507 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_MONO
);

509 
SAI_Block_x
->
CR1
 |
SAI_MoMode
;

511 
	}
}

529 
	$SAI_ComndgModeCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_ComndgMode
)

532 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

533 
	`as_m
(
	`IS_SAI_BLOCK_COMPANDING_MODE
(
SAI_ComndgMode
));

535 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_COMP
);

537 
SAI_Block_x
->
CR2
 |
SAI_ComndgMode
;

538 
	}
}

553 
	$SAI_MuModeCmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
)

556 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

557 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

558 i(
NewS
 !
DISABLE
)

561 
SAI_Block_x
->
CR2
 |
SAI_xCR2_MUTE
;

566 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTE
);

568 
	}
}

584 
	$SAI_MuVueCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_MuVue
)

587 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

588 
	`as_m
(
	`IS_SAI_BLOCK_MUTE_VALUE
(
SAI_MuVue
));

591 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTEVAL
);

593 
SAI_Block_x
->
CR2
 |
SAI_MuVue
;

594 
	}
}

606 
	$SAI_MuFmeCouCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_MuCou
)

609 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

610 
	`as_m
(
	`IS_SAI_BLOCK_MUTE_COUNTER
(
SAI_MuCou
));

613 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTECNT
);

615 
SAI_Block_x
->
CR2
 |(
SAI_MuCou
 << 7);

616 
	}
}

629 
	$SAI_FlushFIFO
(
SAI_Block_TyDef
* 
SAI_Block_x
)

632 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

635 
SAI_Block_x
->
CR2
 |
SAI_xCR2_FFLUSH
;

636 
	}
}

671 
ut32_t
 
	$SAI_ReiveDa
(
SAI_Block_TyDef
* 
SAI_Block_x
)

674 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

677  
SAI_Block_x
->
DR
;

678 
	}
}

687 
	$SAI_SdDa
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
Da
)

690 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

693 
SAI_Block_x
->
DR
 = 
Da
;

694 
	}
}

719 
	$SAI_DMACmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
)

722 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

723 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

725 i(
NewS
 !
DISABLE
)

728 
SAI_Block_x
->
CR1
 |
SAI_xCR1_DMAEN
;

733 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_DMAEN
);

735 
	}
}

863 
	$SAI_ITCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
, 
FuniڮS
 
NewS
)

866 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

867 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

868 
	`as_m
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

870 i(
NewS
 !
DISABLE
)

873 
SAI_Block_x
->
IMR
 |
SAI_IT
;

878 
SAI_Block_x
->
IMR
 &~(
SAI_IT
);

880 
	}
}

896 
FgStus
 
	$SAI_GFgStus
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_FLAG
)

898 
FgStus
 
bus
 = 
RESET
;

901 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

902 
	`as_m
(
	`IS_SAI_BLOCK_GET_FLAG
(
SAI_FLAG
));

905 i((
SAI_Block_x
->
SR
 & 
SAI_FLAG
!(
ut32_t
)
RESET
)

908 
bus
 = 
SET
;

913 
bus
 = 
RESET
;

916  
bus
;

917 
	}
}

939 
	$SAI_CˬFg
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_FLAG
)

942 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

943 
	`as_m
(
	`IS_SAI_BLOCK_CLEAR_FLAG
(
SAI_FLAG
));

946 
SAI_Block_x
->
CLRFR
 |
SAI_FLAG
;

947 
	}
}

964 
ITStus
 
	$SAI_GITStus
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
)

966 
ITStus
 
bus
 = 
RESET
;

967 
ut32_t
 
abˡus
 = 0;

970 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

971 
	`as_m
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

974 
abˡus
 = (
SAI_Block_x
->
IMR
 & 
SAI_IT
) ;

977 i(((
SAI_Block_x
->
SR
 & 
SAI_IT
!(
ut32_t
)
RESET
&& (
abˡus
 != (uint32_t)RESET))

980 
bus
 = 
SET
;

985 
bus
 = 
RESET
;

988  
bus
;

989 
	}
}

1011 
	$SAI_CˬITPdgB
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
)

1014 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

1015 
	`as_m
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

1018 
SAI_Block_x
->
CLRFR
 |
SAI_IT
;

1019 
	}
}

1033 
FuniڮS
 
	$SAI_GCmdStus
(
SAI_Block_TyDef
* 
SAI_Block_x
)

1035 
FuniڮS
 
e
 = 
DISABLE
;

1038 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

1039 i((
SAI_Block_x
->
CR1
 & (
ut32_t
)
SAI_xCR1_SAIEN
) != 0)

1042 
e
 = 
ENABLE
;

1048 
e
 = 
DISABLE
;

1050  
e
;

1051 
	}
}

1066 
ut32_t
 
	$SAI_GFIFOStus
(
SAI_Block_TyDef
* 
SAI_Block_x
)

1068 
ut32_t
 
tmeg
 = 0;

1071 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

1074 
tmeg
 = (
ut32_t
)((
SAI_Block_x
->
SR
 & 
SAI_xSR_FLVL
));

1076  
tmeg
;

1077 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_sdio.c

156 
	~"m32f4xx_sdio.h
"

157 
	~"m32f4xx_rcc.h
"

172 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

176 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

177 
	#CLKEN_BNumb
 0x08

	)

178 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32+ (
CLKEN_BNumb
 * 4))

	)

182 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

183 
	#SDIOSUSPEND_BNumb
 0x0B

	)

184 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
SDIOSUSPEND_BNumb
 * 4))

	)

187 
	#ENCMDCOMPL_BNumb
 0x0C

	)

188 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ENCMDCOMPL_BNumb
 * 4))

	)

191 
	#NIEN_BNumb
 0x0D

	)

192 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
NIEN_BNumb
 * 4))

	)

195 
	#ATACMD_BNumb
 0x0E

	)

196 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ATACMD_BNumb
 * 4))

	)

200 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

201 
	#DMAEN_BNumb
 0x03

	)

202 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
DMAEN_BNumb
 * 4))

	)

205 
	#RWSTART_BNumb
 0x08

	)

206 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTART_BNumb
 * 4))

	)

209 
	#RWSTOP_BNumb
 0x09

	)

210 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTOP_BNumb
 * 4))

	)

213 
	#RWMOD_BNumb
 0x0A

	)

214 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWMOD_BNumb
 * 4))

	)

217 
	#SDIOEN_BNumb
 0x0B

	)

218 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
SDIOEN_BNumb
 * 4))

	)

223 
	#CLKCR_CLEAR_MASK
 ((
ut32_t
)0xFFFF8100)

	)

227 
	#PWR_PWRCTRL_MASK
 ((
ut32_t
)0xFFFFFFFC)

	)

231 
	#DCTRL_CLEAR_MASK
 ((
ut32_t
)0xFFFFFF08)

	)

235 
	#CMD_CLEAR_MASK
 ((
ut32_t
)0xFFFFF800)

	)

238 
	#SDIO_RESP_ADDR
 ((
ut32_t
)(
SDIO_BASE
 + 0x14))

	)

266 
	$SDIO_DeIn
()

268 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SDIO
, 
ENABLE
);

269 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SDIO
, 
DISABLE
);

270 
	}
}

279 
	$SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
)

281 
ut32_t
 
tmeg
 = 0;

284 
	`as_m
(
	`IS_SDIO_CLOCK_EDGE
(
SDIO_InSu
->
SDIO_ClockEdge
));

285 
	`as_m
(
	`IS_SDIO_CLOCK_BYPASS
(
SDIO_InSu
->
SDIO_ClockByss
));

286 
	`as_m
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
SDIO_InSu
->
SDIO_ClockPowSave
));

287 
	`as_m
(
	`IS_SDIO_BUS_WIDE
(
SDIO_InSu
->
SDIO_BusWide
));

288 
	`as_m
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
SDIO_InSu
->
SDIO_HdweFlowCڌ
));

292 
tmeg
 = 
SDIO
->
CLKCR
;

295 
tmeg
 &
CLKCR_CLEAR_MASK
;

303 
tmeg
 |(
SDIO_InSu
->
SDIO_ClockDiv
 | SDIO_InSu->
SDIO_ClockPowSave
 |

304 
SDIO_InSu
->
SDIO_ClockByss
 | SDIO_InSu->
SDIO_BusWide
 |

305 
SDIO_InSu
->
SDIO_ClockEdge
 | SDIO_InSu->
SDIO_HdweFlowCڌ
);

308 
SDIO
->
CLKCR
 = 
tmeg
;

309 
	}
}

317 
	$SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
)

320 
SDIO_InSu
->
SDIO_ClockDiv
 = 0x00;

321 
SDIO_InSu
->
SDIO_ClockEdge
 = 
SDIO_ClockEdge_Risg
;

322 
SDIO_InSu
->
SDIO_ClockByss
 = 
SDIO_ClockByss_Dib
;

323 
SDIO_InSu
->
SDIO_ClockPowSave
 = 
SDIO_ClockPowSave_Dib
;

324 
SDIO_InSu
->
SDIO_BusWide
 = 
SDIO_BusWide_1b
;

325 
SDIO_InSu
->
SDIO_HdweFlowCڌ
 = 
SDIO_HdweFlowCڌ_Dib
;

326 
	}
}

334 
	$SDIO_ClockCmd
(
FuniڮS
 
NewS
)

337 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

339 *(
__IO
 
ut32_t
 *
CLKCR_CLKEN_BB
 = (ut32_t)
NewS
;

340 
	}
}

350 
	$SDIO_SPowS
(
ut32_t
 
SDIO_PowS
)

353 
	`as_m
(
	`IS_SDIO_POWER_STATE
(
SDIO_PowS
));

355 
SDIO
->
POWER
 = 
SDIO_PowS
;

356 
	}
}

367 
ut32_t
 
	$SDIO_GPowS
()

369  (
SDIO
->
POWER
 & (~
PWR_PWRCTRL_MASK
));

370 
	}
}

399 
	$SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
)

401 
ut32_t
 
tmeg
 = 0;

404 
	`as_m
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdInSu
->
SDIO_CmdIndex
));

405 
	`as_m
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdInSu
->
SDIO_Reڣ
));

406 
	`as_m
(
	`IS_SDIO_WAIT
(
SDIO_CmdInSu
->
SDIO_Wa
));

407 
	`as_m
(
	`IS_SDIO_CPSM
(
SDIO_CmdInSu
->
SDIO_CPSM
));

411 
SDIO
->
ARG
 = 
SDIO_CmdInSu
->
SDIO_Argumt
;

415 
tmeg
 = 
SDIO
->
CMD
;

417 
tmeg
 &
CMD_CLEAR_MASK
;

422 
tmeg
 |(
ut32_t
)
SDIO_CmdInSu
->
SDIO_CmdIndex
 | SDIO_CmdInSu->
SDIO_Reڣ


423 | 
SDIO_CmdInSu
->
SDIO_Wa
 | SDIO_CmdInSu->
SDIO_CPSM
;

426 
SDIO
->
CMD
 = 
tmeg
;

427 
	}
}

435 
	$SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
)

438 
SDIO_CmdInSu
->
SDIO_Argumt
 = 0x00;

439 
SDIO_CmdInSu
->
SDIO_CmdIndex
 = 0x00;

440 
SDIO_CmdInSu
->
SDIO_Reڣ
 = 
SDIO_Reڣ_No
;

441 
SDIO_CmdInSu
->
SDIO_Wa
 = 
SDIO_Wa_No
;

442 
SDIO_CmdInSu
->
SDIO_CPSM
 = 
SDIO_CPSM_Dib
;

443 
	}
}

450 
ut8_t
 
	$SDIO_GCommdReڣ
()

452  (
ut8_t
)(
SDIO
->
RESPCMD
);

453 
	}
}

465 
ut32_t
 
	$SDIO_GReڣ
(
ut32_t
 
SDIO_RESP
)

467 
__IO
 
ut32_t
 
tmp
 = 0;

470 
	`as_m
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

472 
tmp
 = 
SDIO_RESP_ADDR
 + 
SDIO_RESP
;

474  (*(
__IO
 
ut32_t
 *
tmp
);

475 
	}
}

503 
	$SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

505 
ut32_t
 
tmeg
 = 0;

508 
	`as_m
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_DaInSu
->
SDIO_DaLgth
));

509 
	`as_m
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_DaInSu
->
SDIO_DaBlockSize
));

510 
	`as_m
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_DaInSu
->
SDIO_TnsrD
));

511 
	`as_m
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_DaInSu
->
SDIO_TnsrMode
));

512 
	`as_m
(
	`IS_SDIO_DPSM
(
SDIO_DaInSu
->
SDIO_DPSM
));

516 
SDIO
->
DTIMER
 = 
SDIO_DaInSu
->
SDIO_DaTimeOut
;

520 
SDIO
->
DLEN
 = 
SDIO_DaInSu
->
SDIO_DaLgth
;

524 
tmeg
 = 
SDIO
->
DCTRL
;

526 
tmeg
 &
DCTRL_CLEAR_MASK
;

531 
tmeg
 |(
ut32_t
)
SDIO_DaInSu
->
SDIO_DaBlockSize
 | SDIO_DaInSu->
SDIO_TnsrD


532 | 
SDIO_DaInSu
->
SDIO_TnsrMode
 | SDIO_DaInSu->
SDIO_DPSM
;

535 
SDIO
->
DCTRL
 = 
tmeg
;

536 
	}
}

544 
	$SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

547 
SDIO_DaInSu
->
SDIO_DaTimeOut
 = 0xFFFFFFFF;

548 
SDIO_DaInSu
->
SDIO_DaLgth
 = 0x00;

549 
SDIO_DaInSu
->
SDIO_DaBlockSize
 = 
SDIO_DaBlockSize_1b
;

550 
SDIO_DaInSu
->
SDIO_TnsrD
 = 
SDIO_TnsrD_ToCd
;

551 
SDIO_DaInSu
->
SDIO_TnsrMode
 = 
SDIO_TnsrMode_Block
;

552 
SDIO_DaInSu
->
SDIO_DPSM
 = 
SDIO_DPSM_Dib
;

553 
	}
}

560 
ut32_t
 
	$SDIO_GDaCou
()

562  
SDIO
->
DCOUNT
;

563 
	}
}

570 
ut32_t
 
	$SDIO_RdDa
()

572  
SDIO
->
FIFO
;

573 
	}
}

580 
	$SDIO_WreDa
(
ut32_t
 
Da
)

582 
SDIO
->
FIFO
 = 
Da
;

583 
	}
}

590 
ut32_t
 
	$SDIO_GFIFOCou
()

592  
SDIO
->
FIFOCNT
;

593 
	}
}

619 
	$SDIO_SSDIORdWa
(
FuniڮS
 
NewS
)

622 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

624 *(
__IO
 
ut32_t
 *
DCTRL_RWSTART_BB
 = (ut32_t
NewS
;

625 
	}
}

633 
	$SDIO_StSDIORdWa
(
FuniڮS
 
NewS
)

636 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

638 *(
__IO
 
ut32_t
 *
DCTRL_RWSTOP_BB
 = (ut32_t
NewS
;

639 
	}
}

649 
	$SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
)

652 
	`as_m
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_RdWaMode
));

654 *(
__IO
 
ut32_t
 *
DCTRL_RWMOD_BB
 = 
SDIO_RdWaMode
;

655 
	}
}

663 
	$SDIO_SSDIOOti
(
FuniڮS
 
NewS
)

666 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

668 *(
__IO
 
ut32_t
 *
DCTRL_SDIOEN_BB
 = (ut32_t)
NewS
;

669 
	}
}

677 
	$SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
)

680 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

682 *(
__IO
 
ut32_t
 *
CMD_SDIOSUSPEND_BB
 = (ut32_t)
NewS
;

683 
	}
}

709 
	$SDIO_CommdComiCmd
(
FuniڮS
 
NewS
)

712 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

714 *(
__IO
 
ut32_t
 *
CMD_ENCMDCOMPL_BB
 = (ut32_t)
NewS
;

715 
	}
}

723 
	$SDIO_CEATAITCmd
(
FuniڮS
 
NewS
)

726 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

728 *(
__IO
 
ut32_t
 *
CMD_NIEN_BB
 = (ut32_t)((~((ut32_t)
NewS
)) & ((uint32_t)0x1));

729 
	}
}

737 
	$SDIO_SdCEATACmd
(
FuniڮS
 
NewS
)

740 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

742 *(
__IO
 
ut32_t
 *
CMD_ATACMD_BB
 = (ut32_t)
NewS
;

743 
	}
}

769 
	$SDIO_DMACmd
(
FuniڮS
 
NewS
)

772 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

774 *(
__IO
 
ut32_t
 *
DCTRL_DMAEN_BB
 = (ut32_t)
NewS
;

775 
	}
}

827 
	$SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
)

830 
	`as_m
(
	`IS_SDIO_IT
(
SDIO_IT
));

831 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

833 i(
NewS
 !
DISABLE
)

836 
SDIO
->
MASK
 |
SDIO_IT
;

841 
SDIO
->
MASK
 &~
SDIO_IT
;

843 
	}
}

875 
FgStus
 
	$SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
)

877 
FgStus
 
bus
 = 
RESET
;

880 
	`as_m
(
	`IS_SDIO_FLAG
(
SDIO_FLAG
));

882 i((
SDIO
->
STA
 & 
SDIO_FLAG
!(
ut32_t
)
RESET
)

884 
bus
 = 
SET
;

888 
bus
 = 
RESET
;

890  
bus
;

891 
	}
}

912 
	$SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
)

915 
	`as_m
(
	`IS_SDIO_CLEAR_FLAG
(
SDIO_FLAG
));

917 
SDIO
->
ICR
 = 
SDIO_FLAG
;

918 
	}
}

951 
ITStus
 
	$SDIO_GITStus
(
ut32_t
 
SDIO_IT
)

953 
ITStus
 
bus
 = 
RESET
;

956 
	`as_m
(
	`IS_SDIO_GET_IT
(
SDIO_IT
));

957 i((
SDIO
->
STA
 & 
SDIO_IT
!(
ut32_t
)
RESET
)

959 
bus
 = 
SET
;

963 
bus
 = 
RESET
;

965  
bus
;

966 
	}
}

987 
	$SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
)

990 
	`as_m
(
	`IS_SDIO_CLEAR_IT
(
SDIO_IT
));

992 
SDIO
->
ICR
 = 
SDIO_IT
;

993 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_spdifrx.c

34 
	~"m32f4xx_dix.h
"

35 
	~"m32f4xx_rcc.h
"

45 #i
defed
(
STM32F446xx
)

48 
	#CR_CLEAR_MASK
 0x000000FE7

	)

85 
	$SPDIFRX_DeIn
()

88 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPDIFRX
, 
ENABLE
);

90 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPDIFRX
, 
DISABLE
);

91 
	}
}

104 
	$SPDIFRX_In
(
SPDIFRX_InTyDef
* 
SPDIFRX_InSu
)

106 
ut32_t
 
tmeg
 = 0;

109 
	`as_m
(
	`IS_STEREO_MODE
(
SPDIFRX_InSu
->
SPDIFRX_SoMode
));

110 
	`as_m
(
	`IS_SPDIFRX_INPUT_SELECT
(
SPDIFRX_InSu
->
SPDIFRX_IutSei
));

111 
	`as_m
(
	`IS_SPDIFRX_MAX_RETRIES
(
SPDIFRX_InSu
->
SPDIFRX_Rrs
));

112 
	`as_m
(
	`IS_SPDIFRX_WAIT_FOR_ACTIVITY
(
SPDIFRX_InSu
->
SPDIFRX_WaFAivy
));

113 
	`as_m
(
	`IS_SPDIFRX_CHANNEL
(
SPDIFRX_InSu
->
SPDIFRX_ChlSei
));

114 
	`as_m
(
	`IS_SPDIFRX_DATA_FORMAT
(
SPDIFRX_InSu
->
SPDIFRX_DaFm
));

118 
tmeg
 = 
SPDIFRX
->
CR
;

120 
tmeg
 &
CR_CLEAR_MASK
;

130 
tmeg
 |(
ut32_t
)(
SPDIFRX_InSu
->
SPDIFRX_IutSei
 | SPDIFRX_InSu->
SPDIFRX_WaFAivy
 |

131 
SPDIFRX_InSu
->
SPDIFRX_Rrs
 | SPDIFRX_InSu->
SPDIFRX_ChlSei
 |

132 
SPDIFRX_InSu
->
SPDIFRX_DaFm
 | SPDIFRX_InSu->
SPDIFRX_SoMode


136 
SPDIFRX
->
CR
 = 
tmeg
;

137 
	}
}

145 
	$SPDIFRX_SuIn
(
SPDIFRX_InTyDef
* 
SPDIFRX_InSu
)

149 
SPDIFRX_InSu
->
SPDIFRX_IutSei
 = 
SPDIFRX_Iut_IN0
;

151 
SPDIFRX_InSu
->
SPDIFRX_WaFAivy
 = 
SPDIFRX_WaFAivy_On
;

153 
SPDIFRX_InSu
->
SPDIFRX_Rrs
 = 
SPDIFRX_16MAX_RETRIES
;

155 
SPDIFRX_InSu
->
SPDIFRX_ChlSei
 = 
SPDIFRX_Se_Chl_A
;

157 
SPDIFRX_InSu
->
SPDIFRX_DaFm
 = 
SPDIFRX_MSB_DaFm
;

159 
SPDIFRX_InSu
->
SPDIFRX_SoMode
 = 
SPDIFRX_SoMode_Ebd
;

160 
	}
}

168 
	$SPDIFRX_SPambTyB
(
FuniڮS
 
NewS
)

171 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

173 i(
NewS
 !
DISABLE
)

176 
SPDIFRX
->
CR
 |
SPDIFRX_CR_PTMSK
;

181 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_PTMSK
);

183 
	}
}

191 
	$SPDIFRX_SUrDaChlStusBs
(
FuniڮS
 
NewS
)

194 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

196 i(
NewS
 !
DISABLE
)

199 
SPDIFRX
->
CR
 |
SPDIFRX_CR_CUMSK
;

204 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_CUMSK
);

206 
	}
}

214 
	$SPDIFRX_SVidyB
(
FuniڮS
 
NewS
)

217 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

219 i(
NewS
 !
DISABLE
)

222 
SPDIFRX
->
CR
 |
SPDIFRX_CR_VMSK
;

227 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_VMSK
);

229 
	}
}

237 
	$SPDIFRX_SPyB
(
FuniڮS
 
NewS
)

240 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

242 i(
NewS
 !
DISABLE
)

245 
SPDIFRX
->
CR
 |
SPDIFRX_CR_PMSK
;

250 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_PMSK
);

252 
	}
}

260 
	$SPDIFRX_RxDMACmd
(
FuniڮS
 
NewS
)

263 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

265 i(
NewS
 !
DISABLE
)

268 
SPDIFRX
->
CR
 |
SPDIFRX_CR_RXDMAEN
;

273 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_RXDMAEN
);

275 
	}
}

283 
	$SPDIFRX_CbDMACmd
(
FuniڮS
 
NewS
)

286 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

288 i(
NewS
 !
DISABLE
)

291 
SPDIFRX
->
CR
 |
SPDIFRX_CR_CBDMAEN
;

296 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_CBDMAEN
);

298 
	}
}

309 
	$SPDIFRX_Cmd
(
ut32_t
 
SPDIFRX_S
)

312 
	`as_m
(
	`IS_SPDIFRX_STATE
(
SPDIFRX_S
));

315 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_SPDIFEN
);

317 
SPDIFRX
->
CR
 |
SPDIFRX_S
;

318 
	}
}

335 
	$SPDIFRX_ITCfig
(
ut32_t
 
SPDIFRX_IT
, 
FuniڮS
 
NewS
)

338 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

339 
	`as_m
(
	`IS_SPDIFRX_CONFIG_IT
(
SPDIFRX_IT
));

341 i(
NewS
 !
DISABLE
)

344 
SPDIFRX
->
IMR
 |
SPDIFRX_IT
;

349 
SPDIFRX
->
IMR
 &~(
SPDIFRX_IT
);

351 
	}
}

368 
FgStus
 
	$SPDIFRX_GFgStus
(
ut32_t
 
SPDIFRX_FLAG
)

370 
FgStus
 
bus
 = 
RESET
;

373 
	`as_m
(
	`IS_SPDIFRX_FLAG
(
SPDIFRX_FLAG
));

376 i((
SPDIFRX
->
SR
 & 
SPDIFRX_FLAG
!(
ut32_t
)
RESET
)

379 
bus
 = 
SET
;

384 
bus
 = 
RESET
;

387  
bus
;

388 
	}
}

401 
	$SPDIFRX_CˬFg
(
ut32_t
 
SPDIFRX_FLAG
)

404 
	`as_m
(
	`IS_SPDIFRX_CLEAR_FLAG
(
SPDIFRX_FLAG
));

407 
SPDIFRX
->
IFCR
 |
SPDIFRX_FLAG
;

408 
	}
}

423 
ITStus
 
	$SPDIFRX_GITStus
(
ut32_t
 
SPDIFRX_IT
)

425 
ITStus
 
bus
 = 
RESET
;

426 
ut32_t
 
abˡus
 = 0;

429 
	`as_m
(
	`IS_SPDIFRX_CONFIG_IT
(
SPDIFRX_IT
));

432 
abˡus
 = (
SPDIFRX
->
IMR
 & 
SPDIFRX_IT
) ;

435 i(((
SPDIFRX
->
SR
 & 
SPDIFRX_IT
!(
ut32_t
)
RESET
&& (
abˡus
 != (uint32_t)RESET))

438 
bus
 = 
SET
;

443 
bus
 = 
RESET
;

446  
bus
;

447 
	}
}

468 
	$SPDIFRX_CˬITPdgB
(
ut32_t
 
SPDIFRX_IT
)

471 
	`as_m
(
	`IS_SPDIFRX_CLEAR_FLAG
(
SPDIFRX_IT
));

474 
SPDIFRX
->
IFCR
 |
SPDIFRX_IT
;

475 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_spi.c

159 
	~"m32f4xx_i.h
"

160 
	~"m32f4xx_rcc.h
"

175 
	#CR1_CLEAR_MASK
 ((
ut16_t
)0x3040)

	)

176 
	#I2SCFGR_CLEAR_MASK
 ((
ut16_t
)0xF040)

	)

179 
	#PLLCFGR_PPLR_MASK
 ((
ut32_t
)0x70000000)

	)

180 
	#PLLCFGR_PPLN_MASK
 ((
ut32_t
)0x00007FC0)

	)

182 
	#SPI_CR2_FRF
 ((
ut16_t
)0x0010)

	)

183 
	#SPI_SR_TIFRFE
 ((
ut16_t
)0x0100)

	)

224 
	$SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
)

227 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

229 i(
SPIx
 =
SPI1
)

232 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
ENABLE
);

234 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
DISABLE
);

236 i(
SPIx
 =
SPI2
)

239 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
ENABLE
);

241 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
DISABLE
);

243 i(
SPIx
 =
SPI3
)

246 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
ENABLE
);

248 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
DISABLE
);

250 i(
SPIx
 =
SPI4
)

253 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI4
, 
ENABLE
);

255 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI4
, 
DISABLE
);

257 i(
SPIx
 =
SPI5
)

260 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI5
, 
ENABLE
);

262 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI5
, 
DISABLE
);

266 i(
SPIx
 =
SPI6
)

269 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI6
, 
ENABLE
);

271 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI6
, 
DISABLE
);

274 
	}
}

284 
	$SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
)

286 
ut16_t
 
tmeg
 = 0;

289 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

292 
	`as_m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_InSu
->
SPI_Dei
));

293 
	`as_m
(
	`IS_SPI_MODE
(
SPI_InSu
->
SPI_Mode
));

294 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_InSu
->
SPI_DaSize
));

295 
	`as_m
(
	`IS_SPI_CPOL
(
SPI_InSu
->
SPI_CPOL
));

296 
	`as_m
(
	`IS_SPI_CPHA
(
SPI_InSu
->
SPI_CPHA
));

297 
	`as_m
(
	`IS_SPI_NSS
(
SPI_InSu
->
SPI_NSS
));

298 
	`as_m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_InSu
->
SPI_BaudRePsr
));

299 
	`as_m
(
	`IS_SPI_FIRST_BIT
(
SPI_InSu
->
SPI_FB
));

300 
	`as_m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_InSu
->
SPI_CRCPynoml
));

304 
tmeg
 = 
SPIx
->
CR1
;

306 
tmeg
 &
CR1_CLEAR_MASK
;

315 
tmeg
 |(
ut16_t
)((
ut32_t
)
SPI_InSu
->
SPI_Dei
 | SPI_InSu->
SPI_Mode
 |

316 
SPI_InSu
->
SPI_DaSize
 | SPI_InSu->
SPI_CPOL
 |

317 
SPI_InSu
->
SPI_CPHA
 | SPI_InSu->
SPI_NSS
 |

318 
SPI_InSu
->
SPI_BaudRePsr
 | SPI_InSu->
SPI_FB
);

320 
SPIx
->
CR1
 = 
tmeg
;

323 
SPIx
->
I2SCFGR
 &(
ut16_t
)~((ut16_t)
SPI_I2SCFGR_I2SMOD
);

326 
SPIx
->
CRCPR
 = 
SPI_InSu
->
SPI_CRCPynoml
;

327 
	}
}

348 
	$I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
)

350 
ut16_t
 
tmeg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
ckngth
 = 1;

351 
ut32_t
 
tmp
 = 0, 
i2sk
 = 0;

352 #ide
I2S_EXTERNAL_CLOCK_VAL


353 
ut32_t
 
lm
 = 0, 

 = 0, 

 = 0;

357 
	`as_m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

358 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

359 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

360 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

361 
	`as_m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_InSu
->
I2S_MCLKOuut
));

362 
	`as_m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_InSu
->
I2S_AudioFq
));

363 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

367 
SPIx
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

368 
SPIx
->
I2SPR
 = 0x0002;

371 
tmeg
 = 
SPIx
->
I2SCFGR
;

374 if(
I2S_InSu
->
I2S_AudioFq
 =
I2S_AudioFq_Deu
)

376 
i2sodd
 = (
ut16_t
)0;

377 
i2sdiv
 = (
ut16_t
)2;

383 if(
I2S_InSu
->
I2S_DaFm
 =
I2S_DaFm_16b
)

386 
ckngth
 = 1;

391 
ckngth
 = 2;

398 #ifde
I2S_EXTERNAL_CLOCK_VAL


400 i((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) == 0)

402 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_I2SSRC
;

406 
i2sk
 = 
I2S_EXTERNAL_CLOCK_VAL
;

410 i((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) != 0)

412 
RCC
->
CFGR
 &~(
ut32_t
)
RCC_CFGR_I2SSRC
;

416 

 = (
ut32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6) & \

417 (
RCC_PLLI2SCFGR_PLLI2SN
 >> 6));

420 

 = (
ut32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28) & \

421 (
RCC_PLLI2SCFGR_PLLI2SR
 >> 28));

424 
lm
 = (
ut32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

426 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
=
RCC_PLLCFGR_PLLSRC_HSE
)

429 
i2sk
 = (
ut32_t
)(((
HSE_VALUE
 / 
lm
* 

/ 

);

433 
i2sk
 = (
ut32_t
)(((
HSI_VALUE
 / 
lm
* 

/ 

);

438 if(
I2S_InSu
->
I2S_MCLKOuut
 =
I2S_MCLKOuut_Eb
)

441 
tmp
 = (
ut16_t
)(((((
i2sk
 / 256* 10/ 
I2S_InSu
->
I2S_AudioFq
)) + 5);

446 
tmp
 = (
ut16_t
)(((((
i2sk
 / (32 * 
ckngth
)*10 ) / 
I2S_InSu
->
I2S_AudioFq
)) + 5);

450 
tmp
 =mp / 10;

453 
i2sodd
 = (
ut16_t
)(
tmp
 & (uint16_t)0x0001);

456 
i2sdiv
 = (
ut16_t
)((
tmp
 - 
i2sodd
) / 2);

459 
i2sodd
 = (
ut16_t
) (i2sodd << 8);

463 i((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

466 
i2sdiv
 = 2;

467 
i2sodd
 = 0;

471 
SPIx
->
I2SPR
 = (
ut16_t
)((ut16_t)
i2sdiv
 | (ut16_t)(
i2sodd
 | (ut16_t)
I2S_InSu
->
I2S_MCLKOuut
));

474 
tmeg
 |(
ut16_t
)((ut16_t)
SPI_I2SCFGR_I2SMOD
 | (ut16_t)(
I2S_InSu
->
I2S_Mode
 | \

475 (
ut16_t
)(
I2S_InSu
->
I2S_Sndd
 | (ut16_t)(I2S_InSu->
I2S_DaFm
 | \

476 (
ut16_t
)
I2S_InSu
->
I2S_CPOL
))));

479 
SPIx
->
I2SCFGR
 = 
tmeg
;

480 
	}
}

487 
	$SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
)

491 
SPI_InSu
->
SPI_Dei
 = 
SPI_Dei_2Les_FuDuex
;

493 
SPI_InSu
->
SPI_Mode
 = 
SPI_Mode_Sve
;

495 
SPI_InSu
->
SPI_DaSize
 = 
SPI_DaSize_8b
;

497 
SPI_InSu
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

499 
SPI_InSu
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

501 
SPI_InSu
->
SPI_NSS
 = 
SPI_NSS_Hd
;

503 
SPI_InSu
->
SPI_BaudRePsr
 = 
SPI_BaudRePsr_2
;

505 
SPI_InSu
->
SPI_FB
 = 
SPI_FB_MSB
;

507 
SPI_InSu
->
SPI_CRCPynoml
 = 7;

508 
	}
}

515 
	$I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
)

519 
I2S_InSu
->
I2S_Mode
 = 
I2S_Mode_SveTx
;

522 
I2S_InSu
->
I2S_Sndd
 = 
I2S_Sndd_Phls
;

525 
I2S_InSu
->
I2S_DaFm
 = 
I2S_DaFm_16b
;

528 
I2S_InSu
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Dib
;

531 
I2S_InSu
->
I2S_AudioFq
 = 
I2S_AudioFq_Deu
;

534 
I2S_InSu
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

535 
	}
}

544 
	$SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

547 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

548 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

549 i(
NewS
 !
DISABLE
)

552 
SPIx
->
CR1
 |
SPI_CR1_SPE
;

557 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_SPE
);

559 
	}
}

569 
	$I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

572 
	`as_m
(
	`IS_SPI_23_PERIPH_EXT
(
SPIx
));

573 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

575 i(
NewS
 !
DISABLE
)

578 
SPIx
->
I2SCFGR
 |
SPI_I2SCFGR_I2SE
;

583 
SPIx
->
I2SCFGR
 &(
ut16_t
)~((ut16_t)
SPI_I2SCFGR_I2SE
);

585 
	}
}

596 
	$SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
)

599 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

600 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_DaSize
));

602 
SPIx
->
CR1
 &(
ut16_t
)~
SPI_DaSize_16b
;

604 
SPIx
->
CR1
 |
SPI_DaSize
;

605 
	}
}

616 
	$SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
)

619 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

620 
	`as_m
(
	`IS_SPI_DIRECTION
(
SPI_Dei
));

621 i(
SPI_Dei
 =
SPI_Dei_Tx
)

624 
SPIx
->
CR1
 |
SPI_Dei_Tx
;

629 
SPIx
->
CR1
 &
SPI_Dei_Rx
;

631 
	}
}

642 
	$SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
)

645 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

646 
	`as_m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIlSo
));

647 i(
SPI_NSSIlSo
 !
SPI_NSSIlSo_Ret
)

650 
SPIx
->
CR1
 |
SPI_NSSIlSo_S
;

655 
SPIx
->
CR1
 &
SPI_NSSIlSo_Ret
;

657 
	}
}

666 
	$SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

669 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

670 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

671 i(
NewS
 !
DISABLE
)

674 
SPIx
->
CR2
 |(
ut16_t
)
SPI_CR2_SSOE
;

679 
SPIx
->
CR2
 &(
ut16_t
)~((ut16_t)
SPI_CR2_SSOE
);

681 
	}
}

697 
	$SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

700 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

701 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

703 i(
NewS
 !
DISABLE
)

706 
SPIx
->
CR2
 |
SPI_CR2_FRF
;

711 
SPIx
->
CR2
 &(
ut16_t
)~
SPI_CR2_FRF
;

713 
	}
}

734 
	$I2S_FuDuexCfig
(
SPI_TyDef
* 
I2Sxext
, 
I2S_InTyDef
* 
I2S_InSu
)

736 
ut16_t
 
tmeg
 = 0, 
tmp
 = 0;

739 
	`as_m
(
	`IS_I2S_EXT_PERIPH
(
I2Sxext
));

740 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

741 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

742 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

743 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

747 
I2Sxext
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

748 
I2Sxext
->
I2SPR
 = 0x0002;

751 
tmeg
 = 
I2Sxext
->
I2SCFGR
;

754 i((
I2S_InSu
->
I2S_Mode
 =
I2S_Mode_MaTx
|| (I2S_InSu->I2S_Mod=
I2S_Mode_SveTx
))

756 
tmp
 = 
I2S_Mode_SveRx
;

760 i((
I2S_InSu
->
I2S_Mode
 =
I2S_Mode_MaRx
|| (I2S_InSu->I2S_Mod=
I2S_Mode_SveRx
))

762 
tmp
 = 
I2S_Mode_SveTx
;

768 
tmeg
 |(
ut16_t
)((ut16_t)
SPI_I2SCFGR_I2SMOD
 | (ut16_t)(
tmp
 | \

769 (
ut16_t
)(
I2S_InSu
->
I2S_Sndd
 | (ut16_t)(I2S_InSu->
I2S_DaFm
 | \

770 (
ut16_t
)
I2S_InSu
->
I2S_CPOL
))));

773 
I2Sxext
->
I2SCFGR
 = 
tmeg
;

774 
	}
}

808 
ut16_t
 
	$SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
)

811 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

814  
SPIx
->
DR
;

815 
	}
}

824 
	$SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
)

827 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

830 
SPIx
->
DR
 = 
Da
;

831 
	}
}

914 
	$SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

917 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

918 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

919 i(
NewS
 !
DISABLE
)

922 
SPIx
->
CR1
 |
SPI_CR1_CRCEN
;

927 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_CRCEN
);

929 
	}
}

936 
	$SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
)

939 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

942 
SPIx
->
CR1
 |
SPI_CR1_CRCNEXT
;

943 
	}
}

954 
ut16_t
 
	$SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
)

956 
ut16_t
 
eg
 = 0;

958 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

959 
	`as_m
(
	`IS_SPI_CRC
(
SPI_CRC
));

960 i(
SPI_CRC
 !
SPI_CRC_Rx
)

963 
eg
 = 
SPIx
->
TXCRCR
;

968 
eg
 = 
SPIx
->
RXCRCR
;

971  
eg
;

972 
	}
}

979 
ut16_t
 
	$SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
)

982 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

985  
SPIx
->
CRCPR
;

986 
	}
}

1016 
	$SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
)

1019 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1020 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1021 
	`as_m
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

1023 i(
NewS
 !
DISABLE
)

1026 
SPIx
->
CR2
 |
SPI_I2S_DMAReq
;

1031 
SPIx
->
CR2
 &(
ut16_t
)~
SPI_I2S_DMAReq
;

1033 
	}
}

1124 
	$SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
)

1126 
ut16_t
 
pos
 = 0, 
mask
 = 0 ;

1129 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1130 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1131 
	`as_m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

1134 
pos
 = 
SPI_I2S_IT
 >> 4;

1137 
mask
 = (
ut16_t
)1 << (ut16_t)
pos
;

1139 i(
NewS
 !
DISABLE
)

1142 
SPIx
->
CR2
 |
mask
;

1147 
SPIx
->
CR2
 &(
ut16_t
)~
mask
;

1149 
	}
}

1168 
FgStus
 
	$SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

1170 
FgStus
 
bus
 = 
RESET
;

1172 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1173 
	`as_m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

1176 i((
SPIx
->
SR
 & 
SPI_I2S_FLAG
!(
ut16_t
)
RESET
)

1179 
bus
 = 
SET
;

1184 
bus
 = 
RESET
;

1187  
bus
;

1188 
	}
}

1209 
	$SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

1212 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1213 
	`as_m
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

1216 
SPIx
->
SR
 = (
ut16_t
)~
SPI_I2S_FLAG
;

1217 
	}
}

1234 
ITStus
 
	$SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

1236 
ITStus
 
bus
 = 
RESET
;

1237 
ut16_t
 
pos
 = 0, 
mask
 = 0, 
abˡus
 = 0;

1240 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1241 
	`as_m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

1244 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1247 
mask
 = 
SPI_I2S_IT
 >> 4;

1250 
mask
 = 0x01 << itmask;

1253 
abˡus
 = (
SPIx
->
CR2
 & 
mask
) ;

1256 i(((
SPIx
->
SR
 & 
pos
!(
ut16_t
)
RESET
&& 
abˡus
)

1259 
bus
 = 
SET
;

1264 
bus
 = 
RESET
;

1267  
bus
;

1268 
	}
}

1289 
	$SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

1291 
ut16_t
 
pos
 = 0;

1293 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1294 
	`as_m
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

1297 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1300 
SPIx
->
SR
 = (
ut16_t
)~
pos
;

1301 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_syscfg.c

50 
	~"m32f4xx_syscfg.h
"

51 
	~"m32f4xx_rcc.h
"

65 
	#SYSCFG_OFFSET
 (
SYSCFG_BASE
 - 
PERIPH_BASE
)

	)

68 
	#MEMRMP_OFFSET
 
SYSCFG_OFFSET


	)

69 
	#UFB_MODE_BNumb
 ((
ut8_t
)0x8)

	)

70 
	#UFB_MODE_BB
 (
PERIPH_BB_BASE
 + (
MEMRMP_OFFSET
 * 32+ (
UFB_MODE_BNumb
 * 4))

	)

74 
	#PMC_OFFSET
 (
SYSCFG_OFFSET
 + 0x04)

	)

75 
	#MII_RMII_SEL_BNumb
 ((
ut8_t
)0x17)

	)

76 
	#PMC_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
PMC_OFFSET
 * 32+ (
MII_RMII_SEL_BNumb
 * 4))

	)

80 
	#CMPCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x20)

	)

81 
	#CMP_PD_BNumb
 ((
ut8_t
)0x00)

	)

82 
	#CMPCR_CMP_PD_BB
 (
PERIPH_BB_BASE
 + (
CMPCR_OFFSET
 * 32+ (
CMP_PD_BNumb
 * 4))

	)

99 
	$SYSCFG_DeIn
()

101 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SYSCFG
, 
ENABLE
);

102 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SYSCFG
, 
DISABLE
);

103 
	}
}

118 
	$SYSCFG_MemyRemCfig
(
ut8_t
 
SYSCFG_MemyRem
)

121 
	`as_m
(
	`IS_SYSCFG_MEMORY_REMAP_CONFING
(
SYSCFG_MemyRem
));

123 
SYSCFG
->
MEMRMP
 = 
SYSCFG_MemyRem
;

124 
	}
}

139 
	$SYSCFG_MemySwpgBk
(
FuniڮS
 
NewS
)

142 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

144 *(
__IO
 
ut32_t
 *
UFB_MODE_BB
 = (ut32_t)
NewS
;

145 
	}
}

162 
	$SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
)

164 
ut32_t
 
tmp
 = 0x00;

167 
	`as_m
(
	`IS_EXTI_PORT_SOURCE
(
EXTI_PtSourGPIOx
));

168 
	`as_m
(
	`IS_EXTI_PIN_SOURCE
(
EXTI_PSourx
));

170 
tmp
 = ((
ut32_t
)0x0F<< (0x04 * (
EXTI_PSourx
 & (
ut8_t
)0x03));

171 
SYSCFG
->
EXTICR
[
EXTI_PSourx
 >> 0x02] &~
tmp
;

172 
SYSCFG
->
EXTICR
[
EXTI_PSourx
 >> 0x02] |(((
ut32_t
)
EXTI_PtSourGPIOx
<< (0x04 * (EXTI_PSourx & (
ut8_t
)0x03)));

173 
	}
}

183 
	$SYSCFG_ETH_MedICfig
(
ut32_t
 
SYSCFG_ETH_MedI
)

185 
	`as_m
(
	`IS_SYSCFG_ETH_MEDIA_INTERFACE
(
SYSCFG_ETH_MedI
));

187 *(
__IO
 
ut32_t
 *
PMC_MII_RMII_SEL_BB
 = 
SYSCFG_ETH_MedI
;

188 
	}
}

200 
	$SYSCFG_ComntiClCmd
(
FuniڮS
 
NewS
)

203 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

205 *(
__IO
 
ut32_t
 *
CMPCR_CMP_PD_BB
 = (ut32_t)
NewS
;

206 
	}
}

213 
FgStus
 
	$SYSCFG_GComntiClStus
()

215 
FgStus
 
bus
 = 
RESET
;

217 i((
SYSCFG
->
CMPCR
 & 
SYSCFG_CMPCR_READY
 ) !(
ut32_t
)
RESET
)

219 
bus
 = 
SET
;

223 
bus
 = 
RESET
;

225  
bus
;

226 
	}
}

228 #i
defed
(
STM32F410xx
|| defed(
STM32F412xG
)

239 
	$SYSCFG_BakCfig
(
ut32_t
 
SYSCFG_Bak
)

242 
	`as_m
(
	`IS_SYSCFG_LOCK_CONFIG
(
SYSCFG_Bak
));

244 
SYSCFG
->
CFGR2
 |(
ut32_t

SYSCFG_Bak
;

245 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_tim.c

119 
	~"m32f4xx_tim.h
"

120 
	~"m32f4xx_rcc.h
"

135 
	#SMCR_ETR_MASK
 ((
ut16_t
)0x00FF)

	)

136 
	#CCMR_OFFSET
 ((
ut16_t
)0x0018)

	)

137 
	#CCER_CCE_SET
 ((
ut16_t
)0x0001)

	)

138 
	#CCER_CCNE_SET
 ((
ut16_t
)0x0004)

	)

139 
	#CCMR_OC13M_MASK
 ((
ut16_t
)0xFF8F)

	)

140 
	#CCMR_OC24M_MASK
 ((
ut16_t
)0x8FFF)

	)

145 
TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

146 
ut16_t
 
TIM_ICFr
);

147 
TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

148 
ut16_t
 
TIM_ICFr
);

149 
TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

150 
ut16_t
 
TIM_ICFr
);

151 
TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

152 
ut16_t
 
TIM_ICFr
);

200 
	$TIM_DeIn
(
TIM_TyDef
* 
TIMx
)

203 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

205 i(
TIMx
 =
TIM1
)

207 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
ENABLE
);

208 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
DISABLE
);

210 i(
TIMx
 =
TIM2
)

212 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
ENABLE
);

213 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
DISABLE
);

215 i(
TIMx
 =
TIM3
)

217 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
ENABLE
);

218 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
DISABLE
);

220 i(
TIMx
 =
TIM4
)

222 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
ENABLE
);

223 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
DISABLE
);

225 i(
TIMx
 =
TIM5
)

227 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
ENABLE
);

228 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
DISABLE
);

230 i(
TIMx
 =
TIM6
)

232 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
ENABLE
);

233 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
DISABLE
);

235 i(
TIMx
 =
TIM7
)

237 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
ENABLE
);

238 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
DISABLE
);

240 i(
TIMx
 =
TIM8
)

242 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
ENABLE
);

243 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
DISABLE
);

245 i(
TIMx
 =
TIM9
)

247 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM9
, 
ENABLE
);

248 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM9
, 
DISABLE
);

250 i(
TIMx
 =
TIM10
)

252 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM10
, 
ENABLE
);

253 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM10
, 
DISABLE
);

255 i(
TIMx
 =
TIM11
)

257 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM11
, 
ENABLE
);

258 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM11
, 
DISABLE
);

260 i(
TIMx
 =
TIM12
)

262 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
ENABLE
);

263 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
DISABLE
);

265 i(
TIMx
 =
TIM13
)

267 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
ENABLE
);

268 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
DISABLE
);

272 i(
TIMx
 =
TIM14
)

274 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
ENABLE
);

275 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
DISABLE
);

278 
	}
}

288 
	$TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

290 
ut16_t
 
tmp1
 = 0;

293 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

294 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBaInSu
->
TIM_CouMode
));

295 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBaInSu
->
TIM_ClockDivisi
));

297 
tmp1
 = 
TIMx
->
CR1
;

299 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
)||

300 (
TIMx
 =
TIM2
|| (TIMx =
TIM3
)||

301 (
TIMx
 =
TIM4
|| (TIMx =
TIM5
))

304 
tmp1
 &(
ut16_t
)(~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
));

305 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_CouMode
;

308 if((
TIMx
 !
TIM6
&& (TIMx !
TIM7
))

311 
tmp1
 &(
ut16_t
)(~
TIM_CR1_CKD
);

312 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_ClockDivisi
;

315 
TIMx
->
CR1
 = 
tmp1
;

318 
TIMx
->
ARR
 = 
TIM_TimeBaInSu
->
TIM_Piod
 ;

321 
TIMx
->
PSC
 = 
TIM_TimeBaInSu
->
TIM_Psr
;

323 i((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

326 
TIMx
->
RCR
 = 
TIM_TimeBaInSu
->
TIM_RiCou
;

331 
TIMx
->
EGR
 = 
TIM_PSCRdMode_Immed
;

332 
	}
}

340 
	$TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

343 
TIM_TimeBaInSu
->
TIM_Piod
 = 0xFFFFFFFF;

344 
TIM_TimeBaInSu
->
TIM_Psr
 = 0x0000;

345 
TIM_TimeBaInSu
->
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

346 
TIM_TimeBaInSu
->
TIM_CouMode
 = 
TIM_CouMode_Up
;

347 
TIM_TimeBaInSu
->
TIM_RiCou
 = 0x0000;

348 
	}
}

360 
	$TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
)

363 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

364 
	`as_m
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCRdMode
));

366 
TIMx
->
PSC
 = 
Psr
;

368 
TIMx
->
EGR
 = 
TIM_PSCRdMode
;

369 
	}
}

383 
	$TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
)

385 
ut16_t
 
tmp1
 = 0;

388 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

389 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_CouMode
));

391 
tmp1
 = 
TIMx
->
CR1
;

394 
tmp1
 &(
ut16_t
)~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

397 
tmp1
 |
TIM_CouMode
;

400 
TIMx
->
CR1
 = 
tmp1
;

401 
	}
}

409 
	$TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
)

412 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

415 
TIMx
->
CNT
 = 
Cou
;

416 
	}
}

424 
	$TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
)

427 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

430 
TIMx
->
ARR
 = 
Autܖd
;

431 
	}
}

438 
ut32_t
 
	$TIM_GCou
(
TIM_TyDef
* 
TIMx
)

441 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

444  
TIMx
->
CNT
;

445 
	}
}

452 
ut16_t
 
	$TIM_GPsr
(
TIM_TyDef
* 
TIMx
)

455 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

458  
TIMx
->
PSC
;

459 
	}
}

468 
	$TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

471 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

472 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

474 i(
NewS
 !
DISABLE
)

477 
TIMx
->
CR1
 |
TIM_CR1_UDIS
;

482 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_UDIS
;

484 
	}
}

497 
	$TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
)

500 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

501 
	`as_m
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_UpdeSour
));

503 i(
TIM_UpdeSour
 !
TIM_UpdeSour_Glob
)

506 
TIMx
->
CR1
 |
TIM_CR1_URS
;

511 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_URS
;

513 
	}
}

522 
	$TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

525 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

526 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

528 i(
NewS
 !
DISABLE
)

531 
TIMx
->
CR1
 |
TIM_CR1_ARPE
;

536 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_ARPE
;

538 
	}
}

549 
	$TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
)

552 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

553 
	`as_m
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

556 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_OPM
;

559 
TIMx
->
CR1
 |
TIM_OPMode
;

560 
	}
}

572 
	$TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
)

575 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

576 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

579 
TIMx
->
CR1
 &(
ut16_t
)(~
TIM_CR1_CKD
);

582 
TIMx
->
CR1
 |
TIM_CKD
;

583 
	}
}

592 
	$TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

595 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

596 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

598 i(
NewS
 !
DISABLE
)

601 
TIMx
->
CR1
 |
TIM_CR1_CEN
;

606 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_CEN
;

608 
	}
}

673 
	$TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

675 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

678 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

679 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

680 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

681 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

684 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC1E
;

687 
tmpcr
 = 
TIMx
->
CCER
;

689 
tmp2
 = 
TIMx
->
CR2
;

692 
tmpccmrx
 = 
TIMx
->
CCMR1
;

695 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_OC1M
;

696 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_CC1S
;

698 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

701 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1P
;

703 
tmpcr
 |
TIM_OCInSu
->
TIM_OCPެy
;

706 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutS
;

708 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

710 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

711 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

712 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

713 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

716 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NP
;

718 
tmpcr
 |
TIM_OCInSu
->
TIM_OCNPެy
;

720 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NE
;

723 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutNS
;

725 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS1
;

726 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS1N
;

728 
tmp2
 |
TIM_OCInSu
->
TIM_OCIdS
;

730 
tmp2
 |
TIM_OCInSu
->
TIM_OCNIdS
;

733 
TIMx
->
CR2
 = 
tmp2
;

736 
TIMx
->
CCMR1
 = 
tmpccmrx
;

739 
TIMx
->
CCR1
 = 
TIM_OCInSu
->
TIM_Pul
;

742 
TIMx
->
CCER
 = 
tmpcr
;

743 
	}
}

754 
	$TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

756 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

759 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

760 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

761 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

762 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

765 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC2E
;

768 
tmpcr
 = 
TIMx
->
CCER
;

770 
tmp2
 = 
TIMx
->
CR2
;

773 
tmpccmrx
 = 
TIMx
->
CCMR1
;

776 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_OC2M
;

777 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_CC2S
;

780 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

783 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2P
;

785 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 4);

788 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 4);

790 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

792 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

793 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

794 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

795 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

798 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NP
;

800 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 4);

802 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NE
;

805 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 4);

807 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS2
;

808 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS2N
;

810 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 2);

812 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 2);

815 
TIMx
->
CR2
 = 
tmp2
;

818 
TIMx
->
CCMR1
 = 
tmpccmrx
;

821 
TIMx
->
CCR2
 = 
TIM_OCInSu
->
TIM_Pul
;

824 
TIMx
->
CCER
 = 
tmpcr
;

825 
	}
}

835 
	$TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

837 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

840 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

841 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

842 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

843 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

846 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC3E
;

849 
tmpcr
 = 
TIMx
->
CCER
;

851 
tmp2
 = 
TIMx
->
CR2
;

854 
tmpccmrx
 = 
TIMx
->
CCMR2
;

857 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_OC3M
;

858 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_CC3S
;

860 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

863 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3P
;

865 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 8);

868 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 8);

870 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

872 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

873 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

874 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

875 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

878 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NP
;

880 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 8);

882 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NE
;

885 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 8);

887 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS3
;

888 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS3N
;

890 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 4);

892 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 4);

895 
TIMx
->
CR2
 = 
tmp2
;

898 
TIMx
->
CCMR2
 = 
tmpccmrx
;

901 
TIMx
->
CCR3
 = 
TIM_OCInSu
->
TIM_Pul
;

904 
TIMx
->
CCER
 = 
tmpcr
;

905 
	}
}

915 
	$TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

917 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

920 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

921 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

922 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

923 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

926 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC4E
;

929 
tmpcr
 = 
TIMx
->
CCER
;

931 
tmp2
 = 
TIMx
->
CR2
;

934 
tmpccmrx
 = 
TIMx
->
CCMR2
;

937 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_OC4M
;

938 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_CC4S
;

941 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

944 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC4P
;

946 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 12);

949 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 12);

951 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

953 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

955 
tmp2
 &=(
ut16_t
~
TIM_CR2_OIS4
;

957 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 6);

960 
TIMx
->
CR2
 = 
tmp2
;

963 
TIMx
->
CCMR2
 = 
tmpccmrx
;

966 
TIMx
->
CCR4
 = 
TIM_OCInSu
->
TIM_Pul
;

969 
TIMx
->
CCER
 = 
tmpcr
;

970 
	}
}

978 
	$TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
)

981 
TIM_OCInSu
->
TIM_OCMode
 = 
TIM_OCMode_Timg
;

982 
TIM_OCInSu
->
TIM_OuutS
 = 
TIM_OuutS_Dib
;

983 
TIM_OCInSu
->
TIM_OuutNS
 = 
TIM_OuutNS_Dib
;

984 
TIM_OCInSu
->
TIM_Pul
 = 0x00000000;

985 
TIM_OCInSu
->
TIM_OCPެy
 = 
TIM_OCPެy_High
;

986 
TIM_OCInSu
->
TIM_OCNPެy
 = 
TIM_OCPެy_High
;

987 
TIM_OCInSu
->
TIM_OCIdS
 = 
TIM_OCIdS_Ret
;

988 
TIM_OCInSu
->
TIM_OCNIdS
 = 
TIM_OCNIdS_Ret
;

989 
	}
}

1014 
	$TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
)

1016 
ut32_t
 
tmp
 = 0;

1017 
ut16_t
 
tmp1
 = 0;

1020 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1021 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

1022 
	`as_m
(
	`IS_TIM_OCM
(
TIM_OCMode
));

1024 
tmp
 = (
ut32_t

TIMx
;

1025 
tmp
 +
CCMR_OFFSET
;

1027 
tmp1
 = 
CCER_CCE_SET
 << (
ut16_t
)
TIM_Chl
;

1030 
TIMx
->
CCER
 &(
ut16_t
~
tmp1
;

1032 if((
TIM_Chl
 =
TIM_Chl_1
||(TIM_Ch=
TIM_Chl_3
))

1034 
tmp
 +(
TIM_Chl
>>1);

1037 *(
__IO
 
ut32_t
 *
tmp
 &
CCMR_OC13M_MASK
;

1040 *(
__IO
 
ut32_t
 *
tmp
 |
TIM_OCMode
;

1044 
tmp
 +(
ut16_t
)(
TIM_Chl
 - (uint16_t)4)>> (uint16_t)1;

1047 *(
__IO
 
ut32_t
 *
tmp
 &
CCMR_OC24M_MASK
;

1050 *(
__IO
 
ut32_t
 *
tmp
 |(
ut16_t
)(
TIM_OCMode
 << 8);

1052 
	}
}

1060 
	$TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
)

1063 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1066 
TIMx
->
CCR1
 = 
Com1
;

1067 
	}
}

1076 
	$TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
)

1079 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1082 
TIMx
->
CCR2
 = 
Com2
;

1083 
	}
}

1091 
	$TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
)

1094 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1097 
TIMx
->
CCR3
 = 
Com3
;

1098 
	}
}

1106 
	$TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
)

1109 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1112 
TIMx
->
CCR4
 = 
Com4
;

1113 
	}
}

1124 
	$TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1126 
ut16_t
 
tmpccmr1
 = 0;

1129 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1130 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1131 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1134 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1M
;

1137 
tmpccmr1
 |
TIM_FdAi
;

1140 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1141 
	}
}

1153 
	$TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1155 
ut16_t
 
tmpccmr1
 = 0;

1158 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1159 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1160 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1163 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC2M
;

1166 
tmpccmr1
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1169 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1170 
	}
}

1181 
	$TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1183 
ut16_t
 
tmpccmr2
 = 0;

1186 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1187 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1189 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1192 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3M
;

1195 
tmpccmr2
 |
TIM_FdAi
;

1198 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1199 
	}
}

1210 
	$TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1212 
ut16_t
 
tmpccmr2
 = 0;

1215 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1216 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1217 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1220 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC4M
;

1223 
tmpccmr2
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1226 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1227 
	}
}

1238 
	$TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1240 
ut16_t
 
tmpccmr1
 = 0;

1243 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1244 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1246 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1249 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC1PE
);

1252 
tmpccmr1
 |
TIM_OCPld
;

1255 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1256 
	}
}

1268 
	$TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1270 
ut16_t
 
tmpccmr1
 = 0;

1273 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1274 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1276 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1279 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC2PE
);

1282 
tmpccmr1
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1285 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1286 
	}
}

1297 
	$TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1299 
ut16_t
 
tmpccmr2
 = 0;

1302 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1303 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1305 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1308 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC3PE
);

1311 
tmpccmr2
 |
TIM_OCPld
;

1314 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1315 
	}
}

1326 
	$TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1328 
ut16_t
 
tmpccmr2
 = 0;

1331 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1332 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1334 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1337 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC4PE
);

1340 
tmpccmr2
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1343 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1344 
	}
}

1355 
	$TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1357 
ut16_t
 
tmpccmr1
 = 0;

1360 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1361 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1364 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1367 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1FE
;

1370 
tmpccmr1
 |
TIM_OCFa
;

1373 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1374 
	}
}

1386 
	$TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1388 
ut16_t
 
tmpccmr1
 = 0;

1391 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1392 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1395 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1398 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC2FE
);

1401 
tmpccmr1
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1404 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1405 
	}
}

1416 
	$TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1418 
ut16_t
 
tmpccmr2
 = 0;

1421 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1422 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1425 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1428 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3FE
;

1431 
tmpccmr2
 |
TIM_OCFa
;

1434 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1435 
	}
}

1446 
	$TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1448 
ut16_t
 
tmpccmr2
 = 0;

1451 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1452 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1455 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1458 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC4FE
);

1461 
tmpccmr2
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1464 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1465 
	}
}

1476 
	$TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1478 
ut16_t
 
tmpccmr1
 = 0;

1481 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1482 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1484 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1487 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1CE
;

1490 
tmpccmr1
 |
TIM_OCCˬ
;

1493 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1494 
	}
}

1506 
	$TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1508 
ut16_t
 
tmpccmr1
 = 0;

1511 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1512 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1514 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1517 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC2CE
;

1520 
tmpccmr1
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1523 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1524 
	}
}

1535 
	$TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1537 
ut16_t
 
tmpccmr2
 = 0;

1540 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1541 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1543 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1546 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3CE
;

1549 
tmpccmr2
 |
TIM_OCCˬ
;

1552 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1553 
	}
}

1564 
	$TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1566 
ut16_t
 
tmpccmr2
 = 0;

1569 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1570 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1572 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1575 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC4CE
;

1578 
tmpccmr2
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1581 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1582 
	}
}

1593 
	$TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1595 
ut16_t
 
tmpcr
 = 0;

1598 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1599 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1601 
tmpcr
 = 
TIMx
->
CCER
;

1604 
tmpcr
 &(
ut16_t
)(~
TIM_CCER_CC1P
);

1605 
tmpcr
 |
TIM_OCPެy
;

1608 
TIMx
->
CCER
 = 
tmpcr
;

1609 
	}
}

1620 
	$TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1622 
ut16_t
 
tmpcr
 = 0;

1624 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1625 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1627 
tmpcr
 = 
TIMx
->
CCER
;

1630 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NP
;

1631 
tmpcr
 |
TIM_OCNPެy
;

1634 
TIMx
->
CCER
 = 
tmpcr
;

1635 
	}
}

1647 
	$TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1649 
ut16_t
 
tmpcr
 = 0;

1652 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1653 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1655 
tmpcr
 = 
TIMx
->
CCER
;

1658 
tmpcr
 &(
ut16_t
)(~
TIM_CCER_CC2P
);

1659 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 4);

1662 
TIMx
->
CCER
 = 
tmpcr
;

1663 
	}
}

1674 
	$TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1676 
ut16_t
 
tmpcr
 = 0;

1679 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1680 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1682 
tmpcr
 = 
TIMx
->
CCER
;

1685 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NP
;

1686 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 4);

1689 
TIMx
->
CCER
 = 
tmpcr
;

1690 
	}
}

1701 
	$TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1703 
ut16_t
 
tmpcr
 = 0;

1706 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1707 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1709 
tmpcr
 = 
TIMx
->
CCER
;

1712 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3P
;

1713 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 8);

1716 
TIMx
->
CCER
 = 
tmpcr
;

1717 
	}
}

1728 
	$TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1730 
ut16_t
 
tmpcr
 = 0;

1733 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1734 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1736 
tmpcr
 = 
TIMx
->
CCER
;

1739 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NP
;

1740 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 8);

1743 
TIMx
->
CCER
 = 
tmpcr
;

1744 
	}
}

1755 
	$TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1757 
ut16_t
 
tmpcr
 = 0;

1760 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1761 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1763 
tmpcr
 = 
TIMx
->
CCER
;

1766 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC4P
;

1767 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 12);

1770 
TIMx
->
CCER
 = 
tmpcr
;

1771 
	}
}

1786 
	$TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
)

1788 
ut16_t
 
tmp
 = 0;

1791 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1792 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

1793 
	`as_m
(
	`IS_TIM_CCX
(
TIM_CCx
));

1795 
tmp
 = 
CCER_CCE_SET
 << 
TIM_Chl
;

1798 
TIMx
->
CCER
 &(
ut16_t
)~ 
tmp
;

1801 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCx
 << 
TIM_Chl
);

1802 
	}
}

1816 
	$TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
)

1818 
ut16_t
 
tmp
 = 0;

1821 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1822 
	`as_m
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_Chl
));

1823 
	`as_m
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

1825 
tmp
 = 
CCER_CCNE_SET
 << 
TIM_Chl
;

1828 
TIMx
->
CCER
 &(
ut16_t
~
tmp
;

1831 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCxN
 << 
TIM_Chl
);

1832 
	}
}

1900 
	$TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

1903 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1904 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICInSu
->
TIM_ICPެy
));

1905 
	`as_m
(
	`IS_TIM_IC_SELECTION
(
TIM_ICInSu
->
TIM_ICSei
));

1906 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICInSu
->
TIM_ICPsr
));

1907 
	`as_m
(
	`IS_TIM_IC_FILTER
(
TIM_ICInSu
->
TIM_ICFr
));

1909 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

1912 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1913 
TIM_ICInSu
->
TIM_ICSei
,

1914 
TIM_ICInSu
->
TIM_ICFr
);

1916 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1918 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_2
)

1921 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1922 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1923 
TIM_ICInSu
->
TIM_ICSei
,

1924 
TIM_ICInSu
->
TIM_ICFr
);

1926 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1928 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_3
)

1931 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1932 
	`TI3_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1933 
TIM_ICInSu
->
TIM_ICSei
,

1934 
TIM_ICInSu
->
TIM_ICFr
);

1936 
	`TIM_SIC3Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1941 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1942 
	`TI4_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1943 
TIM_ICInSu
->
TIM_ICSei
,

1944 
TIM_ICInSu
->
TIM_ICFr
);

1946 
	`TIM_SIC4Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1948 
	}
}

1956 
	$TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
)

1959 
TIM_ICInSu
->
TIM_Chl
 = 
TIM_Chl_1
;

1960 
TIM_ICInSu
->
TIM_ICPެy
 = 
TIM_ICPެy_Risg
;

1961 
TIM_ICInSu
->
TIM_ICSei
 = 
TIM_ICSei_DeTI
;

1962 
TIM_ICInSu
->
TIM_ICPsr
 = 
TIM_ICPSC_DIV1
;

1963 
TIM_ICInSu
->
TIM_ICFr
 = 0x00;

1964 
	}
}

1975 
	$TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

1977 
ut16_t
 
icposެy
 = 
TIM_ICPެy_Risg
;

1978 
ut16_t
 
icposei
 = 
TIM_ICSei_DeTI
;

1981 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1984 i(
TIM_ICInSu
->
TIM_ICPެy
 =
TIM_ICPެy_Risg
)

1986 
icposެy
 = 
TIM_ICPެy_Flg
;

1990 
icposެy
 = 
TIM_ICPެy_Risg
;

1993 i(
TIM_ICInSu
->
TIM_ICSei
 =
TIM_ICSei_DeTI
)

1995 
icposei
 = 
TIM_ICSei_IndeTI
;

1999 
icposei
 = 
TIM_ICSei_DeTI
;

2001 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

2004 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

2005 
TIM_ICInSu
->
TIM_ICFr
);

2007 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2009 
	`TI2_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

2011 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2016 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

2017 
TIM_ICInSu
->
TIM_ICFr
);

2019 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2021 
	`TI1_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

2023 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2025 
	}
}

2032 
ut32_t
 
	$TIM_GCtu1
(
TIM_TyDef
* 
TIMx
)

2035 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2038  
TIMx
->
CCR1
;

2039 
	}
}

2047 
ut32_t
 
	$TIM_GCtu2
(
TIM_TyDef
* 
TIMx
)

2050 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2053  
TIMx
->
CCR2
;

2054 
	}
}

2061 
ut32_t
 
	$TIM_GCtu3
(
TIM_TyDef
* 
TIMx
)

2064 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2067  
TIMx
->
CCR3
;

2068 
	}
}

2075 
ut32_t
 
	$TIM_GCtu4
(
TIM_TyDef
* 
TIMx
)

2078 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2081  
TIMx
->
CCR4
;

2082 
	}
}

2095 
	$TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2098 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2099 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2102 
TIMx
->
CCMR1
 &(
ut16_t
)~
TIM_CCMR1_IC1PSC
;

2105 
TIMx
->
CCMR1
 |
TIM_ICPSC
;

2106 
	}
}

2120 
	$TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2123 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2124 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2127 
TIMx
->
CCMR1
 &(
ut16_t
)~
TIM_CCMR1_IC2PSC
;

2130 
TIMx
->
CCMR1
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2131 
	}
}

2144 
	$TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2147 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2148 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2151 
TIMx
->
CCMR2
 &(
ut16_t
)~
TIM_CCMR2_IC3PSC
;

2154 
TIMx
->
CCMR2
 |
TIM_ICPSC
;

2155 
	}
}

2168 
	$TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2171 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2172 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2175 
TIMx
->
CCMR2
 &(
ut16_t
)~
TIM_CCMR2_IC4PSC
;

2178 
TIMx
->
CCMR2
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2179 
	}
}

2221 
	$TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
)

2224 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2225 
	`as_m
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRInSu
->
TIM_OSSRS
));

2226 
	`as_m
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRInSu
->
TIM_OSSIS
));

2227 
	`as_m
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRInSu
->
TIM_LOCKLev
));

2228 
	`as_m
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRInSu
->
TIM_Bak
));

2229 
	`as_m
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRInSu
->
TIM_BakPެy
));

2230 
	`as_m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRInSu
->
TIM_AutomicOuut
));

2234 
TIMx
->
BDTR
 = (
ut32_t
)
TIM_BDTRInSu
->
TIM_OSSRS
 | TIM_BDTRInSu->
TIM_OSSIS
 |

2235 
TIM_BDTRInSu
->
TIM_LOCKLev
 | TIM_BDTRInSu->
TIM_DdTime
 |

2236 
TIM_BDTRInSu
->
TIM_Bak
 | TIM_BDTRInSu->
TIM_BakPެy
 |

2237 
TIM_BDTRInSu
->
TIM_AutomicOuut
;

2238 
	}
}

2246 
	$TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
)

2249 
TIM_BDTRInSu
->
TIM_OSSRS
 = 
TIM_OSSRS_Dib
;

2250 
TIM_BDTRInSu
->
TIM_OSSIS
 = 
TIM_OSSIS_Dib
;

2251 
TIM_BDTRInSu
->
TIM_LOCKLev
 = 
TIM_LOCKLev_OFF
;

2252 
TIM_BDTRInSu
->
TIM_DdTime
 = 0x00;

2253 
TIM_BDTRInSu
->
TIM_Bak
 = 
TIM_Bak_Dib
;

2254 
TIM_BDTRInSu
->
TIM_BakPެy
 = 
TIM_BakPެy_Low
;

2255 
TIM_BDTRInSu
->
TIM_AutomicOuut
 = 
TIM_AutomicOuut_Dib
;

2256 
	}
}

2265 
	$TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2268 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2269 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2271 i(
NewS
 !
DISABLE
)

2274 
TIMx
->
BDTR
 |
TIM_BDTR_MOE
;

2279 
TIMx
->
BDTR
 &(
ut16_t
)~
TIM_BDTR_MOE
;

2281 
	}
}

2290 
	$TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2293 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2294 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2296 i(
NewS
 !
DISABLE
)

2299 
TIMx
->
CR2
 |
TIM_CR2_CCUS
;

2304 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCUS
;

2306 
	}
}

2315 
	$TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2318 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2319 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2320 i(
NewS
 !
DISABLE
)

2323 
TIMx
->
CR2
 |
TIM_CR2_CCPC
;

2328 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCPC
;

2330 
	}
}

2372 
	$TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
)

2375 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2376 
	`as_m
(
	`IS_TIM_IT
(
TIM_IT
));

2377 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2379 i(
NewS
 !
DISABLE
)

2382 
TIMx
->
DIER
 |
TIM_IT
;

2387 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_IT
;

2389 
	}
}

2410 
	$TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
)

2413 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2414 
	`as_m
(
	`IS_TIM_EVENT_SOURCE
(
TIM_EvtSour
));

2417 
TIMx
->
EGR
 = 
TIM_EvtSour
;

2418 
	}
}

2443 
FgStus
 
	$TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2445 
ITStus
 
bus
 = 
RESET
;

2447 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2448 
	`as_m
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2451 i((
TIMx
->
SR
 & 
TIM_FLAG
!(
ut16_t
)
RESET
)

2453 
bus
 = 
SET
;

2457 
bus
 = 
RESET
;

2459  
bus
;

2460 
	}
}

2485 
	$TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2488 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2491 
TIMx
->
SR
 = (
ut16_t
)~
TIM_FLAG
;

2492 
	}
}

2513 
ITStus
 
	$TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2515 
ITStus
 
bus
 = 
RESET
;

2516 
ut16_t
 
us
 = 0x0, 
ab
 = 0x0;

2518 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2519 
	`as_m
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2521 
us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2523 
ab
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2524 i((
us
 !(
ut16_t
)
RESET
&& (
ab
 != (uint16_t)RESET))

2526 
bus
 = 
SET
;

2530 
bus
 = 
RESET
;

2532  
bus
;

2533 
	}
}

2554 
	$TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2557 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2560 
TIMx
->
SR
 = (
ut16_t
)~
TIM_IT
;

2561 
	}
}

2591 
	$TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
)

2594 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2595 
	`as_m
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa
));

2596 
	`as_m
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABurLgth
));

2599 
TIMx
->
DCR
 = 
TIM_DMABa
 | 
TIM_DMABurLgth
;

2600 
	}
}

2618 
	$TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
)

2621 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2622 
	`as_m
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASour
));

2623 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2625 i(
NewS
 !
DISABLE
)

2628 
TIMx
->
DIER
 |
TIM_DMASour
;

2633 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_DMASour
;

2635 
	}
}

2644 
	$TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2647 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2648 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2650 i(
NewS
 !
DISABLE
)

2653 
TIMx
->
CR2
 |
TIM_CR2_CCDS
;

2658 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCDS
;

2660 
	}
}

2683 
	$TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
)

2686 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2689 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2690 
	}
}

2704 
	$TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

2707 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2708 
	`as_m
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

2711 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_IutTriggSour
);

2714 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

2715 
	}
}

2734 
	$TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

2735 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
)

2738 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2739 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPެy
));

2740 
	`as_m
(
	`IS_TIM_IC_FILTER
(
ICFr
));

2743 i(
TIM_TIxExCLKSour
 =
TIM_TIxExCLK1Sour_TI2
)

2745 
	`TI2_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

2749 
	`TI1_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

2752 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_TIxExCLKSour
);

2754 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

2755 
	}
}

2774 
	$TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

2775 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

2777 
ut16_t
 
tmpsm
 = 0;

2780 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2781 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

2782 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

2783 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

2785 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

2788 
tmpsm
 = 
TIMx
->
SMCR
;

2791 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2794 
tmpsm
 |
TIM_SveMode_Ex1
;

2797 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_TS
;

2798 
tmpsm
 |
TIM_TS_ETRF
;

2801 
TIMx
->
SMCR
 = 
tmpsm
;

2802 
	}
}

2821 
	$TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

2822 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

2825 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2826 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

2827 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

2828 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

2831 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

2834 
TIMx
->
SMCR
 |
TIM_SMCR_ECE
;

2835 
	}
}

2892 
	$TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

2894 
ut16_t
 
tmpsm
 = 0;

2897 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2898 
	`as_m
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

2901 
tmpsm
 = 
TIMx
->
SMCR
;

2904 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_TS
;

2907 
tmpsm
 |
TIM_IutTriggSour
;

2910 
TIMx
->
SMCR
 = 
tmpsm
;

2911 
	}
}

2935 
	$TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
)

2938 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2939 
	`as_m
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSour
));

2942 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_MMS
;

2944 
TIMx
->
CR2
 |
TIM_TRGOSour
;

2945 
	}
}

2959 
	$TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
)

2962 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2963 
	`as_m
(
	`IS_TIM_SLAVE_MODE
(
TIM_SveMode
));

2966 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2969 
TIMx
->
SMCR
 |
TIM_SveMode
;

2970 
	}
}

2982 
	$TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
)

2985 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2986 
	`as_m
(
	`IS_TIM_MSM_STATE
(
TIM_MaSveMode
));

2989 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_MSM
;

2992 
TIMx
->
SMCR
 |
TIM_MaSveMode
;

2993 
	}
}

3012 
	$TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

3013 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

3015 
ut16_t
 
tmpsm
 = 0;

3018 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3019 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

3020 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

3021 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

3023 
tmpsm
 = 
TIMx
->
SMCR
;

3026 
tmpsm
 &
SMCR_ETR_MASK
;

3029 
tmpsm
 |(
ut16_t
)(
TIM_ExtTRGPsr
 | (ut16_t)(
TIM_ExtTRGPެy
 | (ut16_t)(
ExtTRGFr
 << (uint16_t)8)));

3032 
TIMx
->
SMCR
 = 
tmpsm
;

3033 
	}
}

3070 
	$TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

3071 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
)

3073 
ut16_t
 
tmpsm
 = 0;

3074 
ut16_t
 
tmpccmr1
 = 0;

3075 
ut16_t
 
tmpcr
 = 0;

3078 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3079 
	`as_m
(
	`IS_TIM_ENCODER_MODE
(
TIM_EncodMode
));

3080 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1Pެy
));

3081 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2Pެy
));

3084 
tmpsm
 = 
TIMx
->
SMCR
;

3087 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3090 
tmpcr
 = 
TIMx
->
CCER
;

3093 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_SMS
;

3094 
tmpsm
 |
TIM_EncodMode
;

3097 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR1_CC2S
);

3098 
tmpccmr1
 |
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

3101 
tmpcr
 &((
ut16_t
)~
TIM_CCER_CC1P
& ((ut16_t)~
TIM_CCER_CC2P
);

3102 
tmpcr
 |(
ut16_t
)(
TIM_IC1Pެy
 | (ut16_t)(
TIM_IC2Pެy
 << (uint16_t)4));

3105 
TIMx
->
SMCR
 = 
tmpsm
;

3108 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3111 
TIMx
->
CCER
 = 
tmpcr
;

3112 
	}
}

3122 
	$TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

3125 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3126 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

3128 i(
NewS
 !
DISABLE
)

3131 
TIMx
->
CR2
 |
TIM_CR2_TI1S
;

3136 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_TI1S
;

3138 
	}
}

3173 
	$TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
)

3176 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

3177 
	`as_m
(
	`IS_TIM_REMAP
(
TIM_Rem
));

3180 
TIMx
->
OR
 = 
TIM_Rem
;

3181 
	}
}

3204 
	$TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3205 
ut16_t
 
TIM_ICFr
)

3207 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0;

3210 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC1E
;

3211 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3212 
tmpcr
 = 
TIMx
->
CCER
;

3215 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR1_IC1F
);

3216 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

3219 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

3220 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC1E
);

3223 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3224 
TIMx
->
CCER
 = 
tmpcr
;

3225 
	}
}

3245 
	$TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3246 
ut16_t
 
TIM_ICFr
)

3248 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3251 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC2E
;

3252 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3253 
tmpcr
 = 
TIMx
->
CCER
;

3254 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 4);

3257 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC2S
& ((ut16_t)~
TIM_CCMR1_IC2F
);

3258 
tmpccmr1
 |(
ut16_t
)(
TIM_ICFr
 << 12);

3259 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 << 8);

3262 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

3263 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC2E
);

3266 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

3267 
TIMx
->
CCER
 = 
tmpcr
;

3268 
	}
}

3287 
	$TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3288 
ut16_t
 
TIM_ICFr
)

3290 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3293 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC3E
;

3294 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3295 
tmpcr
 = 
TIMx
->
CCER
;

3296 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 8);

3299 
tmpccmr2
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR2_IC3F
);

3300 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

3303 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

3304 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC3E
);

3307 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3308 
TIMx
->
CCER
 = 
tmpcr
;

3309 
	}
}

3328 
	$TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3329 
ut16_t
 
TIM_ICFr
)

3331 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3334 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC4E
;

3335 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3336 
tmpcr
 = 
TIMx
->
CCER
;

3337 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 12);

3340 
tmpccmr2
 &((
ut16_t
)~
TIM_CCMR1_CC2S
& ((ut16_t)~
TIM_CCMR1_IC2F
);

3341 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 << 8);

3342 
tmpccmr2
 |(
ut16_t
)(
TIM_ICFr
 << 12);

3345 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

3346 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC4E
);

3349 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3350 
TIMx
->
CCER
 = 
tmpcr
 ;

3351 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_usart.c

92 
	~"m32f4xx_u.h
"

93 
	~"m32f4xx_rcc.h
"

108 
	#CR1_CLEAR_MASK
 ((
ut16_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | \

109 
USART_CR1_PS
 | 
USART_CR1_TE
 | \

110 
USART_CR1_RE
))

	)

113 
	#CR2_CLOCK_CLEAR_MASK
 ((
ut16_t
)(
USART_CR2_CLKEN
 | 
USART_CR2_CPOL
 | \

114 
USART_CR2_CPHA
 | 
USART_CR2_LBCL
))

	)

117 
	#CR3_CLEAR_MASK
 ((
ut16_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

120 
	#IT_MASK
 ((
ut16_t
)0x001F)

	)

187 
	$USART_DeIn
(
USART_TyDef
* 
USARTx
)

190 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

192 i(
USARTx
 =
USART1
)

194 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
ENABLE
);

195 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
DISABLE
);

197 i(
USARTx
 =
USART2
)

199 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
ENABLE
);

200 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
DISABLE
);

202 i(
USARTx
 =
USART3
)

204 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
ENABLE
);

205 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
DISABLE
);

207 i(
USARTx
 =
UART4
)

209 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
ENABLE
);

210 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
DISABLE
);

212 i(
USARTx
 =
UART5
)

214 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
ENABLE
);

215 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
DISABLE
);

217 i(
USARTx
 =
USART6
)

219 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART6
, 
ENABLE
);

220 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART6
, 
DISABLE
);

222 i(
USARTx
 =
UART7
)

224 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART7
, 
ENABLE
);

225 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART7
, 
DISABLE
);

229 i(
USARTx
 =
UART8
)

231 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART8
, 
ENABLE
);

232 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART8
, 
DISABLE
);

235 
	}
}

246 
	$USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
)

248 
ut32_t
 
tmeg
 = 0x00, 
bock
 = 0x00;

249 
ut32_t
 
gdivid
 = 0x00;

250 
ut32_t
 
aiڮdivid
 = 0x00;

251 
RCC_ClocksTyDef
 
RCC_ClocksStus
;

254 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

255 
	`as_m
(
	`IS_USART_BAUDRATE
(
USART_InSu
->
USART_BaudRe
));

256 
	`as_m
(
	`IS_USART_WORD_LENGTH
(
USART_InSu
->
USART_WdLgth
));

257 
	`as_m
(
	`IS_USART_STOPBITS
(
USART_InSu
->
USART_StBs
));

258 
	`as_m
(
	`IS_USART_PARITY
(
USART_InSu
->
USART_Py
));

259 
	`as_m
(
	`IS_USART_MODE
(
USART_InSu
->
USART_Mode
));

260 
	`as_m
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InSu
->
USART_HdweFlowCڌ
));

263 i(
USART_InSu
->
USART_HdweFlowCڌ
 !
USART_HdweFlowCڌ_Ne
)

265 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

269 
tmeg
 = 
USARTx
->
CR2
;

272 
tmeg
 &(
ut32_t
)~((ut32_t)
USART_CR2_STOP
);

276 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_StBs
;

279 
USARTx
->
CR2
 = (
ut16_t
)
tmeg
;

282 
tmeg
 = 
USARTx
->
CR1
;

285 
tmeg
 &(
ut32_t
)~((ut32_t)
CR1_CLEAR_MASK
);

291 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_WdLgth
 | USART_InSu->
USART_Py
 |

292 
USART_InSu
->
USART_Mode
;

295 
USARTx
->
CR1
 = (
ut16_t
)
tmeg
;

298 
tmeg
 = 
USARTx
->
CR3
;

301 
tmeg
 &(
ut32_t
)~((ut32_t)
CR3_CLEAR_MASK
);

305 
tmeg
 |
USART_InSu
->
USART_HdweFlowCڌ
;

308 
USARTx
->
CR3
 = (
ut16_t
)
tmeg
;

312 
	`RCC_GClocksFq
(&
RCC_ClocksStus
);

314 i((
USARTx
 =
USART1
|| (USARTx =
USART6
))

316 
bock
 = 
RCC_ClocksStus
.
PCLK2_Fqucy
;

320 
bock
 = 
RCC_ClocksStus
.
PCLK1_Fqucy
;

324 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

327 
gdivid
 = ((25 * 
bock
/ (2 * (
USART_InSu
->
USART_BaudRe
)));

332 
gdivid
 = ((25 * 
bock
/ (4 * (
USART_InSu
->
USART_BaudRe
)));

334 
tmeg
 = (
gdivid
 / 100) << 4;

337 
aiڮdivid
 = 
gdivid
 - (100 * (
tmeg
 >> 4));

340 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

342 
tmeg
 |((((
aiڮdivid
 * 8+ 50/ 100)& ((
ut8_t
)0x07);

346 
tmeg
 |((((
aiڮdivid
 * 16+ 50/ 100)& ((
ut8_t
)0x0F);

350 
USARTx
->
BRR
 = (
ut16_t
)
tmeg
;

351 
	}
}

359 
	$USART_SuIn
(
USART_InTyDef
* 
USART_InSu
)

362 
USART_InSu
->
USART_BaudRe
 = 9600;

363 
USART_InSu
->
USART_WdLgth
 = 
USART_WdLgth_8b
;

364 
USART_InSu
->
USART_StBs
 = 
USART_StBs_1
;

365 
USART_InSu
->
USART_Py
 = 
USART_Py_No
 ;

366 
USART_InSu
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

367 
USART_InSu
->
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

368 
	}
}

379 
	$USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
)

381 
ut32_t
 
tmeg
 = 0x00;

383 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

384 
	`as_m
(
	`IS_USART_CLOCK
(
USART_ClockInSu
->
USART_Clock
));

385 
	`as_m
(
	`IS_USART_CPOL
(
USART_ClockInSu
->
USART_CPOL
));

386 
	`as_m
(
	`IS_USART_CPHA
(
USART_ClockInSu
->
USART_CPHA
));

387 
	`as_m
(
	`IS_USART_LASTBIT
(
USART_ClockInSu
->
USART_LaB
));

390 
tmeg
 = 
USARTx
->
CR2
;

392 
tmeg
 &(
ut32_t
)~((ut32_t)
CR2_CLOCK_CLEAR_MASK
);

398 
tmeg
 |(
ut32_t
)
USART_ClockInSu
->
USART_Clock
 | USART_ClockInSu->
USART_CPOL
 |

399 
USART_ClockInSu
->
USART_CPHA
 | USART_ClockInSu->
USART_LaB
;

401 
USARTx
->
CR2
 = (
ut16_t
)
tmeg
;

402 
	}
}

410 
	$USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
)

413 
USART_ClockInSu
->
USART_Clock
 = 
USART_Clock_Dib
;

414 
USART_ClockInSu
->
USART_CPOL
 = 
USART_CPOL_Low
;

415 
USART_ClockInSu
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

416 
USART_ClockInSu
->
USART_LaB
 = 
USART_LaB_Dib
;

417 
	}
}

427 
	$USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

430 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

431 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

433 i(
NewS
 !
DISABLE
)

436 
USARTx
->
CR1
 |
USART_CR1_UE
;

441 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_UE
);

443 
	}
}

453 
	$USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
)

456 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

459 
USARTx
->
GTPR
 &
USART_GTPR_GT
;

461 
USARTx
->
GTPR
 |
USART_Psr
;

462 
	}
}

474 
	$USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

477 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

478 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

480 i(
NewS
 !
DISABLE
)

483 
USARTx
->
CR1
 |
USART_CR1_OVER8
;

488 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_OVER8
);

490 
	}
}

500 
	$USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

503 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

504 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

506 i(
NewS
 !
DISABLE
)

509 
USARTx
->
CR3
 |
USART_CR3_ONEBIT
;

514 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_ONEBIT
);

516 
	}
}

557 
	$USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
)

560 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

561 
	`as_m
(
	`IS_USART_DATA
(
Da
));

564 
USARTx
->
DR
 = (
Da
 & (
ut16_t
)0x01FF);

565 
	}
}

573 
ut16_t
 
	$USART_ReiveDa
(
USART_TyDef
* 
USARTx
)

576 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

579  (
ut16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

580 
	}
}

625 
	$USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
)

628 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

629 
	`as_m
(
	`IS_USART_ADDRESS
(
USART_Addss
));

632 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_ADD
);

634 
USARTx
->
CR2
 |
USART_Addss
;

635 
	}
}

645 
	$USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

648 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

649 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

651 i(
NewS
 !
DISABLE
)

654 
USARTx
->
CR1
 |
USART_CR1_RWU
;

659 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_RWU
);

661 
	}
}

672 
	$USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
)

675 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

676 
	`as_m
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

678 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_WAKE
);

679 
USARTx
->
CR1
 |
USART_WakeUp
;

680 
	}
}

741 
	$USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
)

744 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

745 
	`as_m
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBakDeLgth
));

747 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_LBDL
);

748 
USARTx
->
CR2
 |
USART_LINBakDeLgth
;

749 
	}
}

759 
	$USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

762 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

763 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

765 i(
NewS
 !
DISABLE
)

768 
USARTx
->
CR2
 |
USART_CR2_LINEN
;

773 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_LINEN
);

775 
	}
}

783 
	$USART_SdBak
(
USART_TyDef
* 
USARTx
)

786 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

789 
USARTx
->
CR1
 |
USART_CR1_SBK
;

790 
	}
}

836 
	$USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

839 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

840 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

842 i(
NewS
 !
DISABLE
)

845 
USARTx
->
CR3
 |
USART_CR3_HDSEL
;

850 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_HDSEL
);

852 
	}
}

920 
	$USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
)

923 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

926 
USARTx
->
GTPR
 &
USART_GTPR_PSC
;

928 
USARTx
->
GTPR
 |(
ut16_t
)((ut16_t)
USART_GudTime
 << 0x08);

929 
	}
}

939 
	$USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

942 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

943 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

944 i(
NewS
 !
DISABLE
)

947 
USARTx
->
CR3
 |
USART_CR3_SCEN
;

952 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_SCEN
);

954 
	}
}

964 
	$USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

967 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

968 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

969 i(
NewS
 !
DISABLE
)

972 
USARTx
->
CR3
 |
USART_CR3_NACK
;

977 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_NACK
);

979 
	}
}

1035 
	$USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
)

1038 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1039 
	`as_m
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

1041 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_IRLP
);

1042 
USARTx
->
CR3
 |
USART_IrDAMode
;

1043 
	}
}

1053 
	$USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1056 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1057 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1059 i(
NewS
 !
DISABLE
)

1062 
USARTx
->
CR3
 |
USART_CR3_IREN
;

1067 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_IREN
);

1069 
	}
}

1099 
	$USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
)

1102 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1103 
	`as_m
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

1104 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1106 i(
NewS
 !
DISABLE
)

1110 
USARTx
->
CR3
 |
USART_DMAReq
;

1116 
USARTx
->
CR3
 &(
ut16_t
)~
USART_DMAReq
;

1118 
	}
}

1231 
	$USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
)

1233 
ut32_t
 
ug
 = 0x00, 
pos
 = 0x00, 
mask
 = 0x00;

1234 
ut32_t
 
uxba
 = 0x00;

1236 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1237 
	`as_m
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

1238 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1241 i(
USART_IT
 =
USART_IT_CTS
)

1243 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1246 
uxba
 = (
ut32_t
)
USARTx
;

1249 
ug
 = (((
ut8_t
)
USART_IT
) >> 0x05);

1252 
pos
 = 
USART_IT
 & 
IT_MASK
;

1253 
mask
 = (((
ut32_t
)0x01<< 
pos
);

1255 i(
ug
 == 0x01)

1257 
uxba
 += 0x0C;

1259 i(
ug
 == 0x02)

1261 
uxba
 += 0x10;

1265 
uxba
 += 0x14;

1267 i(
NewS
 !
DISABLE
)

1269 *(
__IO
 
ut32_t
*)
uxba
 |
mask
;

1273 *(
__IO
 
ut32_t
*)
uxba
 &~
mask
;

1275 
	}
}

1295 
FgStus
 
	$USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
)

1297 
FgStus
 
bus
 = 
RESET
;

1299 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1300 
	`as_m
(
	`IS_USART_FLAG
(
USART_FLAG
));

1303 i(
USART_FLAG
 =
USART_FLAG_CTS
)

1305 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1308 i((
USARTx
->
SR
 & 
USART_FLAG
!(
ut16_t
)
RESET
)

1310 
bus
 = 
SET
;

1314 
bus
 = 
RESET
;

1316  
bus
;

1317 
	}
}

1344 
	$USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
)

1347 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1348 
	`as_m
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

1351 i((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

1353 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1356 
USARTx
->
SR
 = (
ut16_t
)~
USART_FLAG
;

1357 
	}
}

1378 
ITStus
 
	$USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
)

1380 
ut32_t
 
bpos
 = 0x00, 
mask
 = 0x00, 
ug
 = 0x00;

1381 
ITStus
 
bus
 = 
RESET
;

1383 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1384 
	`as_m
(
	`IS_USART_GET_IT
(
USART_IT
));

1387 i(
USART_IT
 =
USART_IT_CTS
)

1389 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1393 
ug
 = (((
ut8_t
)
USART_IT
) >> 0x05);

1395 
mask
 = 
USART_IT
 & 
IT_MASK
;

1396 
mask
 = (
ut32_t
)0x01 << itmask;

1398 i(
ug
 == 0x01)

1400 
mask
 &
USARTx
->
CR1
;

1402 i(
ug
 == 0x02)

1404 
mask
 &
USARTx
->
CR2
;

1408 
mask
 &
USARTx
->
CR3
;

1411 
bpos
 = 
USART_IT
 >> 0x08;

1412 
bpos
 = (
ut32_t
)0x01 << bitpos;

1413 
bpos
 &
USARTx
->
SR
;

1414 i((
mask
 !(
ut16_t
)
RESET
)&&(
bpos
 != (uint16_t)RESET))

1416 
bus
 = 
SET
;

1420 
bus
 = 
RESET
;

1423  
bus
;

1424 
	}
}

1452 
	$USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
)

1454 
ut16_t
 
bpos
 = 0x00, 
mask
 = 0x00;

1456 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1457 
	`as_m
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1460 i(
USART_IT
 =
USART_IT_CTS
)

1462 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1465 
bpos
 = 
USART_IT
 >> 0x08;

1466 
mask
 = ((
ut16_t
)0x01 << (ut16_t)
bpos
);

1467 
USARTx
->
SR
 = (
ut16_t
)~
mask
;

1468 
	}
}

	@src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_wwdg.c

84 
	~"m32f4xx_wwdg.h
"

85 
	~"m32f4xx_rcc.h
"

100 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

102 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

103 
	#EWI_BNumb
 0x09

	)

104 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32+ (
EWI_BNumb
 * 4))

	)

108 
	#CFR_WDGTB_MASK
 ((
ut32_t
)0xFFFFFE7F)

	)

109 
	#CFR_W_MASK
 ((
ut32_t
)0xFFFFFF80)

	)

110 
	#BIT_MASK
 ((
ut8_t
)0x7F)

	)

138 
	$WWDG_DeIn
()

140 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
ENABLE
);

141 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
DISABLE
);

142 
	}
}

154 
	$WWDG_SPsr
(
ut32_t
 
WWDG_Psr
)

156 
ut32_t
 
tmeg
 = 0;

158 
	`as_m
(
	`IS_WWDG_PRESCALER
(
WWDG_Psr
));

160 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_MASK
;

162 
tmeg
 |
WWDG_Psr
;

164 
WWDG
->
CFR
 = 
tmeg
;

165 
	}
}

173 
	$WWDG_SWdowVue
(
ut8_t
 
WdowVue
)

175 
__IO
 
ut32_t
 
tmeg
 = 0;

178 
	`as_m
(
	`IS_WWDG_WINDOW_VALUE
(
WdowVue
));

181 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_W_MASK
;

184 
tmeg
 |
WdowVue
 & (
ut32_t

BIT_MASK
;

187 
WWDG
->
CFR
 = 
tmeg
;

188 
	}
}

196 
	$WWDG_EbIT
()

198 *(
__IO
 
ut32_t
 *
CFR_EWI_BB
 = (ut32_t)
ENABLE
;

199 
	}
}

208 
	$WWDG_SCou
(
ut8_t
 
Cou
)

211 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

214 
WWDG
->
CR
 = 
Cou
 & 
BIT_MASK
;

215 
	}
}

239 
	$WWDG_Eb
(
ut8_t
 
Cou
)

242 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

243 
WWDG
->
CR
 = 
WWDG_CR_WDGA
 | 
Cou
;

244 
	}
}

266 
FgStus
 
	$WWDG_GFgStus
()

268 
FgStus
 
bus
 = 
RESET
;

270 i((
WWDG
->
SR
!(
ut32_t
)
RESET
)

272 
bus
 = 
SET
;

276 
bus
 = 
RESET
;

278  
bus
;

279 
	}
}

286 
	$WWDG_CˬFg
()

288 
WWDG
->
SR
 = (
ut32_t
)
RESET
;

289 
	}
}

	@src/lib/STM32_USB-FS-Device_Driver/inc/usb_core.h

30 #ide
__USB_CORE_H


31 
	#__USB_CORE_H


	)

35 
	e_CONTROL_STATE


37 
	mWAIT_SETUP
,

38 
	mSETTING_UP
,

39 
	mIN_DATA
,

40 
	mOUT_DATA
,

41 
	mLAST_IN_DATA
,

42 
	mLAST_OUT_DATA
,

43 
	mWAIT_STATUS_IN
,

44 
	mWAIT_STATUS_OUT
,

45 
	mSTALLED
,

46 
	mPAUSE


47 } 
	tCONTROL_STATE
;

49 
	sODest


51 
ut8_t
 *
	mDest
;

52 
ut16_t
 
	mDest_Size
;

54 
	tONE_DESCRIPTOR
, *
	tPONE_DESCRIPTOR
;

58 
	e_RESULT


60 
	mUSB_SUCCESS
 = 0,

61 
	mUSB_ERROR
,

62 
	mUSB_UNSUPPORT
,

63 
	mUSB_NOT_READY


65 } 
	tRESULT
;

69 
	s_ENDPOINT_INFO


93 
ut16_t
 
	mUsb_wLgth
;

94 
ut16_t
 
	mUsb_wOfft
;

95 
ut16_t
 
	mPackSize
;

96 
	mut8_t
 *(*
	mCyDa
)(
ut16_t
 
	mLgth
);

97 }
	tENDPOINT_INFO
;

101 
	s_DEVICE


103 
ut8_t
 
	mTٮ_Endpot
;

104 
ut8_t
 
	mTٮ_Cfiguti
;

106 
	tDEVICE
;

110 
ut16_t
 
	mw
;

111 
	sBW


113 
ut8_t
 
	mbb1
;

114 
ut8_t
 
	mbb0
;

116 
	mbw
;

117 } 
	tut16_t_ut8_t
;

119 
	s_DEVICE_INFO


121 
ut8_t
 
	mUSBbmRequeTy
;

122 
ut8_t
 
	mUSBbReque
;

123 
ut16_t_ut8_t
 
	mUSBwVues
;

124 
ut16_t_ut8_t
 
	mUSBwIndexs
;

125 
ut16_t_ut8_t
 
	mUSBwLgths
;

127 
ut8_t
 
	mCڌS
;

128 
ut8_t
 
	mCut_Ftu
;

129 
ut8_t
 
	mCut_Cfiguti
;

130 
ut8_t
 
	mCut_I
;

131 
ut8_t
 
	mCut_AɔǋStg
;

134 
ENDPOINT_INFO
 
	mCl_Info
;

135 }
	tDEVICE_INFO
;

137 
	s_DEVICE_PROP


139 (*
	mIn
)();

140 (*
	mRet
)();

143 (*
	mPross_Stus_IN
)();

144 (*
	mPross_Stus_OUT
)();

162 
RESULT
 (*
Css_Da_Sup
)(
ut8_t
 
	mRequeNo
);

173 
RESULT
 (*
Css_NoDa_Sup
)(
ut8_t
 
	mRequeNo
);

183 
RESULT
 (*
Css_G_I_Stg
)(
ut8_t
 
	mI
, ut8_
	mAɔǋStg
);

185 
	mut8_t
* (*
	mGDeviDest
)(
ut16_t
 
	mLgth
);

186 
	mut8_t
* (*
	mGCfigDest
)(
ut16_t
 
	mLgth
);

187 
	mut8_t
* (*
	mGSgDest
)(
ut16_t
 
	mLgth
);

191 * 
	mRxEP_bufr
;

193 
ut8_t
 
	mMaxPackSize
;

195 }
	tDEVICE_PROP
;

197 
	s_USER_STANDARD_REQUESTS


199 (*
	mUr_GCfiguti
)();

200 (*
	mUr_SCfiguti
)();

201 (*
	mUr_GI
)();

202 (*
	mUr_SI
)();

203 (*
	mUr_GStus
)();

204 (*
	mUr_CˬFtu
)();

205 (*
	mUr_SEndPotFtu
)();

206 (*
	mUr_SDeviFtu
)();

207 (*
	mUr_SDeviAddss
)();

209 
	tUSER_STANDARD_REQUESTS
;

212 
	#Ty_Rec
 (
pInfmi
->
USBbmRequeTy
 & (
REQUEST_TYPE
 | 
RECIPIENT
))

	)

214 
	#Usb_rLgth
 
Usb_wLgth


	)

215 
	#Usb_rOfft
 
Usb_wOfft


	)

217 
	#USBwVue
 
USBwVues
.
w


	)

218 
	#USBwVue0
 
USBwVues
.
bw
.
bb0


	)

219 
	#USBwVue1
 
USBwVues
.
bw
.
bb1


	)

220 
	#USBwIndex
 
USBwIndexs
.
w


	)

221 
	#USBwIndex0
 
USBwIndexs
.
bw
.
bb0


	)

222 
	#USBwIndex1
 
USBwIndexs
.
bw
.
bb1


	)

223 
	#USBwLgth
 
USBwLgths
.
w


	)

224 
	#USBwLgth0
 
USBwLgths
.
bw
.
bb0


	)

225 
	#USBwLgth1
 
USBwLgths
.
bw
.
bb1


	)

229 
ut8_t
 
Sup0_Pross
();

230 
ut8_t
 
Po0_Pross
();

231 
ut8_t
 
Out0_Pross
();

232 
ut8_t
 
In0_Pross
();

234 
RESULT
 
Sndd_SEndPotFtu
();

235 
RESULT
 
Sndd_SDeviFtu
();

237 
ut8_t
 *
Sndd_GCfiguti
(
ut16_t
 
Lgth
);

238 
RESULT
 
Sndd_SCfiguti
();

239 
ut8_t
 *
Sndd_GI
(
ut16_t
 
Lgth
);

240 
RESULT
 
Sndd_SI
();

241 
ut8_t
 *
Sndd_GDestDa
(
ut16_t
 
Lgth
, 
PONE_DESCRIPTOR
 
pDesc
);

243 
ut8_t
 *
Sndd_GStus
(
ut16_t
 
Lgth
);

244 
RESULT
 
Sndd_CˬFtu
();

245 
SDeviAddss
(
ut8_t
);

246 
NOP_Pross
();

248 
DEVICE_PROP
 
Devi_Prݔty
;

249 
USER_STANDARD_REQUESTS
 
Ur_Sndd_Reques
;

250 
DEVICE
 
Devi_Tab
;

251 
DEVICE_INFO
 
Devi_Info
;

254 
__IO
 
ut16_t
 
SaveRS
;

255 
__IO
 
ut16_t
 
SaveTS
;

	@src/lib/STM32_USB-FS-Device_Driver/inc/usb_def.h

29 #ide
__USB_DEF_H


30 
	#__USB_DEF_H


	)

34 
	e_RECIPIENT_TYPE


36 
	mDEVICE_RECIPIENT
,

37 
	mINTERFACE_RECIPIENT
,

38 
	mENDPOINT_RECIPIENT
,

39 
	mOTHER_RECIPIENT


40 } 
	tRECIPIENT_TYPE
;

43 
	e_STANDARD_REQUESTS


45 
	mGET_STATUS
 = 0,

46 
	mCLEAR_FEATURE
,

47 
	mRESERVED1
,

48 
	mSET_FEATURE
,

49 
	mRESERVED2
,

50 
	mSET_ADDRESS
,

51 
	mGET_DESCRIPTOR
,

52 
	mSET_DESCRIPTOR
,

53 
	mGET_CONFIGURATION
,

54 
	mSET_CONFIGURATION
,

55 
	mGET_INTERFACE
,

56 
	mSET_INTERFACE
,

57 
	mTOTAL_sREQUEST
,

58 
	mSYNCH_FRAME
 = 12

59 } 
	tSTANDARD_REQUESTS
;

62 
	e_DESCRIPTOR_TYPE


64 
	mDEVICE_DESCRIPTOR
 = 1,

65 
	mCONFIG_DESCRIPTOR
,

66 
	mSTRING_DESCRIPTOR
,

67 
	mINTERFACE_DESCRIPTOR
,

68 
	mENDPOINT_DESCRIPTOR


69 } 
	tDESCRIPTOR_TYPE
;

72 
	e_FEATURE_SELECTOR


74 
	mENDPOINT_STALL
,

75 
	mDEVICE_REMOTE_WAKEUP


76 } 
	tFEATURE_SELECTOR
;

80 
	#REQUEST_TYPE
 0x60

	)

81 
	#STANDARD_REQUEST
 0x00

	)

82 
	#CLASS_REQUEST
 0x20

	)

83 
	#VENDOR_REQUEST
 0x40

	)

85 
	#RECIPIENT
 0x1F

	)

	@src/lib/STM32_USB-FS-Device_Driver/inc/usb_init.h

30 #ide
__USB_INIT_H


31 
	#__USB_INIT_H


	)

38 
USB_In
();

42 
ut8_t
 
EPdex
;

47 
DEVICE_INFO
* 
pInfmi
;

50 
DEVICE_PROP
* 
pPrݔty
;

55 
USER_STANDARD_REQUESTS
 *
pUr_Sndd_Reques
;

57 
ut16_t
 
SaveS
 ;

58 
ut16_t
 
wIru_Mask
;

	@src/lib/STM32_USB-FS-Device_Driver/inc/usb_int.h

30 #ide
__USB_INT_H


31 
	#__USB_INT_H


	)

38 
CTR_LP
();

39 
CTR_HP
();

	@src/lib/STM32_USB-FS-Device_Driver/inc/usb_lib.h

30 #ide
__USB_LIB_H


31 
	#__USB_LIB_H


	)

34 
	~"hw_cfig.h
"

35 
	~"usb_ty.h
"

36 
	~"usb_gs.h
"

37 
	~"usb_def.h
"

38 
	~"usb_ce.h
"

39 
	~"usb_.h
"

40 
	~"usb_s.h
"

41 
	~"usb_mem.h
"

42 
	~"usb_t.h
"

	@src/lib/STM32_USB-FS-Device_Driver/inc/usb_mem.h

30 #ide
__USB_MEM_H


31 
	#__USB_MEM_H


	)

38 
UrToPMABufrCy
(cڡ 
ut8_t
 *
pbUBuf
, 
ut16_t
 
wPMABufAddr
, ut16_
wNBys
);

39 
PMAToUrBufrCy
(
ut8_t
 *
pbUBuf
, 
ut16_t
 
wPMABufAddr
, ut16_
wNBys
);

	@src/lib/STM32_USB-FS-Device_Driver/inc/usb_regs.h

30 #ide
__USB_REGS_H


31 
	#__USB_REGS_H


	)

35 
	e_EP_DBUF_DIR


38 
	mEP_DBUF_ERR
,

39 
	mEP_DBUF_OUT
,

40 
	mEP_DBUF_IN


41 }
	tEP_DBUF_DIR
;

44 
	eEP_BUF_NUM


46 
	mEP_NOBUF
,

47 
	mEP_BUF0
,

48 
	mEP_BUF1


52 
	#RegBa
 (0x40005C00L

	)

53 
	#PMAAddr
 (0x40006000L

	)

60 
	#CNTR
 ((
__IO
 *)(
RegBa
 + 0x40))

	)

62 
	#ISTR
 ((
__IO
 *)(
RegBa
 + 0x44))

	)

64 
	#FNR
 ((
__IO
 *)(
RegBa
 + 0x48))

	)

66 
	#DADDR
 ((
__IO
 *)(
RegBa
 + 0x4C))

	)

68 
	#BTABLE
 ((
__IO
 *)(
RegBa
 + 0x50))

	)

72 
	#EP0REG
 ((
__IO
 *)(
RegBa
)

	)

75 
	#EP0_OUT
 ((
ut8_t
)0x00)

	)

76 
	#EP0_IN
 ((
ut8_t
)0x80)

	)

77 
	#EP1_OUT
 ((
ut8_t
)0x01)

	)

78 
	#EP1_IN
 ((
ut8_t
)0x81)

	)

79 
	#EP2_OUT
 ((
ut8_t
)0x02)

	)

80 
	#EP2_IN
 ((
ut8_t
)0x82)

	)

81 
	#EP3_OUT
 ((
ut8_t
)0x03)

	)

82 
	#EP3_IN
 ((
ut8_t
)0x83)

	)

83 
	#EP4_OUT
 ((
ut8_t
)0x04)

	)

84 
	#EP4_IN
 ((
ut8_t
)0x84)

	)

85 
	#EP5_OUT
 ((
ut8_t
)0x05)

	)

86 
	#EP5_IN
 ((
ut8_t
)0x85)

	)

87 
	#EP6_OUT
 ((
ut8_t
)0x06)

	)

88 
	#EP6_IN
 ((
ut8_t
)0x86)

	)

89 
	#EP7_OUT
 ((
ut8_t
)0x07)

	)

90 
	#EP7_IN
 ((
ut8_t
)0x87)

	)

93 
	#ENDP0
 ((
ut8_t
)0)

	)

94 
	#ENDP1
 ((
ut8_t
)1)

	)

95 
	#ENDP2
 ((
ut8_t
)2)

	)

96 
	#ENDP3
 ((
ut8_t
)3)

	)

97 
	#ENDP4
 ((
ut8_t
)4)

	)

98 
	#ENDP5
 ((
ut8_t
)5)

	)

99 
	#ENDP6
 ((
ut8_t
)6)

	)

100 
	#ENDP7
 ((
ut8_t
)7)

	)

105 
	#ISTR_CTR
 (0x8000

	)

106 
	#ISTR_DOVR
 (0x4000

	)

107 
	#ISTR_ERR
 (0x2000

	)

108 
	#ISTR_WKUP
 (0x1000

	)

109 
	#ISTR_SUSP
 (0x0800

	)

110 
	#ISTR_RESET
 (0x0400

	)

111 
	#ISTR_SOF
 (0x0200

	)

112 
	#ISTR_ESOF
 (0x0100

	)

115 
	#ISTR_DIR
 (0x0010

	)

116 
	#ISTR_EP_ID
 (0x000F

	)

118 
	#CLR_CTR
 (~
ISTR_CTR


	)

119 
	#CLR_DOVR
 (~
ISTR_DOVR


	)

120 
	#CLR_ERR
 (~
ISTR_ERR


	)

121 
	#CLR_WKUP
 (~
ISTR_WKUP


	)

122 
	#CLR_SUSP
 (~
ISTR_SUSP


	)

123 
	#CLR_RESET
 (~
ISTR_RESET


	)

124 
	#CLR_SOF
 (~
ISTR_SOF


	)

125 
	#CLR_ESOF
 (~
ISTR_ESOF


	)

130 
	#CNTR_CTRM
 (0x8000

	)

131 
	#CNTR_DOVRM
 (0x4000

	)

132 
	#CNTR_ERRM
 (0x2000

	)

133 
	#CNTR_WKUPM
 (0x1000

	)

134 
	#CNTR_SUSPM
 (0x0800

	)

135 
	#CNTR_RESETM
 (0x0400

	)

136 
	#CNTR_SOFM
 (0x0200

	)

137 
	#CNTR_ESOFM
 (0x0100

	)

140 
	#CNTR_RESUME
 (0x0010

	)

141 
	#CNTR_FSUSP
 (0x0008

	)

142 
	#CNTR_LPMODE
 (0x0004

	)

143 
	#CNTR_PDWN
 (0x0002

	)

144 
	#CNTR_FRES
 (0x0001

	)

149 
	#FNR_RXDP
 (0x8000

	)

150 
	#FNR_RXDM
 (0x4000

	)

151 
	#FNR_LCK
 (0x2000

	)

152 
	#FNR_LSOF
 (0x1800

	)

153 
	#FNR_FN
 (0x07FF

	)

157 
	#DADDR_EF
 (0x80)

	)

158 
	#DADDR_ADD
 (0x7F)

	)

163 
	#EP_CTR_RX
 (0x8000

	)

164 
	#EP_DTOG_RX
 (0x4000

	)

165 
	#EPRX_STAT
 (0x3000

	)

166 
	#EP_SETUP
 (0x0800

	)

167 
	#EP_T_FIELD
 (0x0600

	)

168 
	#EP_KIND
 (0x0100

	)

169 
	#EP_CTR_TX
 (0x0080

	)

170 
	#EP_DTOG_TX
 (0x0040

	)

171 
	#EPTX_STAT
 (0x0030

	)

172 
	#EPADDR_FIELD
 (0x000F

	)

175 
	#EPREG_MASK
 (
EP_CTR_RX
|
EP_SETUP
|
EP_T_FIELD
|
EP_KIND
|
EP_CTR_TX
|
EPADDR_FIELD
)

	)

178 
	#EP_TYPE_MASK
 (0x0600

	)

179 
	#EP_BULK
 (0x0000

	)

180 
	#EP_CONTROL
 (0x0200

	)

181 
	#EP_ISOCHRONOUS
 (0x0400

	)

182 
	#EP_INTERRUPT
 (0x0600

	)

183 
	#EP_T_MASK
 (~
EP_T_FIELD
 & 
EPREG_MASK
)

	)

187 
	#EPKIND_MASK
 (~
EP_KIND
 & 
EPREG_MASK
)

	)

190 
	#EP_TX_DIS
 (0x0000

	)

191 
	#EP_TX_STALL
 (0x0010

	)

192 
	#EP_TX_NAK
 (0x0020

	)

193 
	#EP_TX_VALID
 (0x0030

	)

194 
	#EPTX_DTOG1
 (0x0010

	)

195 
	#EPTX_DTOG2
 (0x0020

	)

196 
	#EPTX_DTOGMASK
 (
EPTX_STAT
|
EPREG_MASK
)

	)

199 
	#EP_RX_DIS
 (0x0000

	)

200 
	#EP_RX_STALL
 (0x1000

	)

201 
	#EP_RX_NAK
 (0x2000

	)

202 
	#EP_RX_VALID
 (0x3000

	)

203 
	#EPRX_DTOG1
 (0x1000

	)

204 
	#EPRX_DTOG2
 (0x2000

	)

205 
	#EPRX_DTOGMASK
 (
EPRX_STAT
|
EPREG_MASK
)

	)

208 
	#_SCNTR
(
wRegVue
(*
CNTR
 = (
ut16_t
)wRegVue)

	)

211 
	#_SISTR
(
wRegVue
(*
ISTR
 = (
ut16_t
)wRegVue)

	)

214 
	#_SDADDR
(
wRegVue
(*
DADDR
 = (
ut16_t
)wRegVue)

	)

217 
	#_SBTABLE
(
wRegVue
)(*
BTABLE
 = (
ut16_t
)(wRegVu& 0xFFF8))

	)

220 
	#_GCNTR
(((
__IO
 
ut16_t
*
CNTR
)

	)

223 
	#_GISTR
(((
__IO
 
ut16_t
*
ISTR
)

	)

226 
	#_GFNR
(((
__IO
 
ut16_t
*
FNR
)

	)

229 
	#_GDADDR
(((
__IO
 
ut16_t
*
DADDR
)

	)

232 
	#_GBTABLE
((((
__IO
 
ut16_t
*
BTABLE
& ~0x07)

	)

235 
	#_SENDPOINT
(
bEpNum
,
wRegVue
(*(
EP0REG
 + bEpNum)= \

236 (
ut16_t
)
wRegVue
)

	)

239 
	#_GENDPOINT
(
bEpNum
((
__IO
 
ut16_t
)(*(
EP0REG
 + bEpNum)))

	)

249 
	#_SEPTy
(
bEpNum
,
wTy
(
	`_SENDPOINT
(bEpNum,\

250 ((
	`_GENDPOINT
(
bEpNum
& 
EP_T_MASK
| 
wTy
 )))

	)

259 
	#_GEPTy
(
bEpNum
(
	`_GENDPOINT
(bEpNum& 
EP_T_FIELD
)

	)

269 
	#_SEPTxStus
(
bEpNum
,
wS
) {\

270 
ut16_t
 
_wRegV
; \

271 
_wRegV
 = 
	`_GENDPOINT
(
bEpNum
& 
EPTX_DTOGMASK
;\

273 if((
EPTX_DTOG1
 & 
wS
)!= 0) \

274 
_wRegV
 ^
EPTX_DTOG1
; \

276 if((
EPTX_DTOG2
 & 
wS
)!= 0) \

277 
_wRegV
 ^
EPTX_DTOG2
; \

278 
	`_SENDPOINT
(
bEpNum
, (
_wRegV
 | 
EP_CTR_RX
|
EP_CTR_TX
)); \

279 }

	)

289 
	#_SEPRxStus
(
bEpNum
,
wS
) {\

290 
ut16_t
 
_wRegV
; \

292 
_wRegV
 = 
	`_GENDPOINT
(
bEpNum
& 
EPRX_DTOGMASK
;\

294 if((
EPRX_DTOG1
 & 
wS
)!= 0) \

295 
_wRegV
 ^
EPRX_DTOG1
; \

297 if((
EPRX_DTOG2
 & 
wS
)!= 0) \

298 
_wRegV
 ^
EPRX_DTOG2
; \

299 
	`_SENDPOINT
(
bEpNum
, (
_wRegV
 | 
EP_CTR_RX
|
EP_CTR_TX
)); \

300 }

	)

311 
	#_SEPRxTxStus
(
bEpNum
,
wSrx
,
wStx
) {\

312 
ut32_t
 
_wRegV
; \

314 
_wRegV
 = 
	`_GENDPOINT
(
bEpNum
& (
EPRX_DTOGMASK
 |
EPTX_STAT
) ;\

316 if((
EPRX_DTOG1
 & 
wSrx
)!= 0) \

317 
_wRegV
 ^
EPRX_DTOG1
; \

319 if((
EPRX_DTOG2
 & 
wSrx
)!= 0) \

320 
_wRegV
 ^
EPRX_DTOG2
; \

322 if((
EPTX_DTOG1
 & 
wStx
)!= 0) \

323 
_wRegV
 ^
EPTX_DTOG1
; \

325 if((
EPTX_DTOG2
 & 
wStx
)!= 0) \

326 
_wRegV
 ^
EPTX_DTOG2
; \

327 
	`_SENDPOINT
(
bEpNum
, 
_wRegV
 | 
EP_CTR_RX
|
EP_CTR_TX
); \

328 }

	)

337 
	#_GEPTxStus
(
bEpNum
((
__IO
 
ut16_t
)
	`_GENDPOINT
(bEpNum& 
EPTX_STAT
)

	)

339 
	#_GEPRxStus
(
bEpNum
((
__IO
 
ut16_t
)
	`_GENDPOINT
(bEpNum& 
EPRX_STAT
)

	)

348 
	#_SEPTxVid
(
bEpNum
(
	`_SEPTxStus
(bEpNum, 
EP_TX_VALID
))

	)

350 
	#_SEPRxVid
(
bEpNum
(
	`_SEPRxStus
(bEpNum, 
EP_RX_VALID
))

	)

359 
	#_GTxSStus
(
bEpNum
(
	`_GEPTxStus
(bEpNum) \

360 =
EP_TX_STALL
)

	)

361 
	#_GRxSStus
(
bEpNum
(
	`_GEPRxStus
(bEpNum) \

362 =
EP_RX_STALL
)

	)

371 
	#_SEP_KIND
(
bEpNum
(
	`_SENDPOINT
(bEpNum, \

372 (
EP_CTR_RX
|
EP_CTR_TX
|((
	`_GENDPOINT
(
bEpNum
| 
EP_KIND
& 
EPREG_MASK
))))

	)

373 
	#_CˬEP_KIND
(
bEpNum
(
	`_SENDPOINT
(bEpNum, \

374 (
EP_CTR_RX
|
EP_CTR_TX
|(
	`_GENDPOINT
(
bEpNum
& 
EPKIND_MASK
))))

	)

383 
	#_S_Stus_Out
(
bEpNum

	`_SEP_KIND
(bEpNum)

	)

384 
	#_Cˬ_Stus_Out
(
bEpNum

	`_CˬEP_KIND
(bEpNum)

	)

393 
	#_SEPDoubBuff
(
bEpNum

	`_SEP_KIND
(bEpNum)

	)

394 
	#_CˬEPDoubBuff
(
bEpNum

	`_CˬEP_KIND
(bEpNum)

	)

403 
	#_CˬEP_CTR_RX
(
bEpNum
(
	`_SENDPOINT
(bEpNum,\

404 
	`_GENDPOINT
(
bEpNum
& 0x7FFF & 
EPREG_MASK
))

	)

405 
	#_CˬEP_CTR_TX
(
bEpNum
(
	`_SENDPOINT
(bEpNum,\

406 
	`_GENDPOINT
(
bEpNum
& 0xFF7F & 
EPREG_MASK
))

	)

415 
	#_ToggDTOG_RX
(
bEpNum
(
	`_SENDPOINT
(bEpNum, \

416 
EP_CTR_RX
|
EP_CTR_TX
|
EP_DTOG_RX
 | (
	`_GENDPOINT
(
bEpNum
& 
EPREG_MASK
)))

	)

417 
	#_ToggDTOG_TX
(
bEpNum
(
	`_SENDPOINT
(bEpNum, \

418 
EP_CTR_RX
|
EP_CTR_TX
|
EP_DTOG_TX
 | (
	`_GENDPOINT
(
bEpNum
& 
EPREG_MASK
)))

	)

427 
	#_CˬDTOG_RX
(
bEpNum
if((
	`_GENDPOINT
(bEpNum& 
EP_DTOG_RX
) != 0)\

428 
	`_ToggDTOG_RX
(
bEpNum
)

	)

429 
	#_CˬDTOG_TX
(
bEpNum
if((
	`_GENDPOINT
(bEpNum& 
EP_DTOG_TX
) != 0)\

430 
	`_ToggDTOG_TX
(
bEpNum
)

	)

439 
	#_SEPAddss
(
bEpNum
,
bAddr

	`_SENDPOINT
(bEpNum,\

440 
EP_CTR_RX
|
EP_CTR_TX
|(
	`_GENDPOINT
(
bEpNum
& 
EPREG_MASK
| 
bAddr
)

	)

449 
	#_GEPAddss
(
bEpNum
((
__IO
 
ut8_t
)(
	`_GENDPOINT
(bEpNum& 
EPADDR_FIELD
))

	)

451 
	#_pEPTxAddr
(
bEpNum
((
__IO
 
ut32_t
 *)((
	`_GBTABLE
()+bEpNum*8 )*2 + 
PMAAddr
))

	)

452 
	#_pEPTxCou
(
bEpNum
((
__IO
 
ut32_t
 *)((
	`_GBTABLE
()+bEpNum*8+2)*2 + 
PMAAddr
))

	)

453 
	#_pEPRxAddr
(
bEpNum
((
__IO
 
ut32_t
 *)((
	`_GBTABLE
()+bEpNum*8+4)*2 + 
PMAAddr
))

	)

454 
	#_pEPRxCou
(
bEpNum
((
__IO
 
ut32_t
 *)((
	`_GBTABLE
()+bEpNum*8+6)*2 + 
PMAAddr
))

	)

464 
	#_SEPTxAddr
(
bEpNum
,
wAddr
(*
	`_pEPTxAddr
(bEpNum((wAdd>> 1<< 1))

	)

465 
	#_SEPRxAddr
(
bEpNum
,
wAddr
(*
	`_pEPRxAddr
(bEpNum((wAdd>> 1<< 1))

	)

474 
	#_GEPTxAddr
(
bEpNum
((
__IO
 
ut16_t
)*
	`_pEPTxAddr
(bEpNum))

	)

475 
	#_GEPRxAddr
(
bEpNum
((
__IO
 
ut16_t
)*
	`_pEPRxAddr
(bEpNum))

	)

485 
	#_BlocksOf32
(
dwReg
,
wCou
,
wNBlocks
) {\

486 
wNBlocks
 = 
wCou
 >> 5;\

487 if((
wCou
 & 0x1f) == 0)\

488 
wNBlocks
--;\

489 *
pdwReg
 = (
ut32_t
)((
wNBlocks
 << 10) | 0x8000);\

490 }

	)

492 
	#_BlocksOf2
(
dwReg
,
wCou
,
wNBlocks
) {\

493 
wNBlocks
 = 
wCou
 >> 1;\

494 if((
wCou
 & 0x1) != 0)\

495 
wNBlocks
++;\

496 *
pdwReg
 = (
ut32_t
)(
wNBlocks
 << 10);\

497 }

	)

499 
	#_SEPCouRxReg
(
dwReg
,
wCou
) {\

500 
ut16_t
 
wNBlocks
;\

501 if(
wCou
 > 62){
	`_BlocksOf32
(
dwReg
,wCou,
wNBlocks
);}\

502 {
	`_BlocksOf2
(
dwReg
,
wCou
,
wNBlocks
);}\

503 }

	)

507 
	#_SEPRxDblBuf0Cou
(
bEpNum
,
wCou
) {\

508 
__IO
 
ut32_t
 *
pdwReg
 = 
	`_pEPTxCou
(
bEpNum
); \

509 
	`_SEPCouRxReg
(
pdwReg
, 
wCou
);\

510 }

	)

519 
	#_SEPTxCou
(
bEpNum
,
wCou
(*
	`_pEPTxCou
(bEpNumwCou)

	)

520 
	#_SEPRxCou
(
bEpNum
,
wCou
) {\

521 
__IO
 
ut32_t
 *
pdwReg
 = 
	`_pEPRxCou
(
bEpNum
); \

522 
	`_SEPCouRxReg
(
pdwReg
, 
wCou
);\

523 }

	)

531 
	#_GEPTxCou
(
bEpNum
)((
__IO
 
ut16_t
)(*
	`_pEPTxCou
(bEpNum)& 0x3ff)

	)

532 
	#_GEPRxCou
(
bEpNum
)((
__IO
 
ut16_t
)(*
	`_pEPRxCou
(bEpNum)& 0x3ff)

	)

542 
	#_SEPDblBuf0Addr
(
bEpNum
,
wBuf0Addr
{
	`_SEPTxAddr
(bEpNum, wBuf0Addr);}

	)

543 
	#_SEPDblBuf1Addr
(
bEpNum
,
wBuf1Addr
{
	`_SEPRxAddr
(bEpNum, wBuf1Addr);}

	)

554 
	#_SEPDblBuffAddr
(
bEpNum
,
wBuf0Addr
,
wBuf1Addr
) { \

555 
	`_SEPDblBuf0Addr
(
bEpNum
, 
wBuf0Addr
);\

556 
	`_SEPDblBuf1Addr
(
bEpNum
, 
wBuf1Addr
);\

557 }

	)

566 
	#_GEPDblBuf0Addr
(
bEpNum
(
	`_GEPTxAddr
(bEpNum))

	)

567 
	#_GEPDblBuf1Addr
(
bEpNum
(
	`_GEPRxAddr
(bEpNum))

	)

579 
	#_SEPDblBuf0Cou
(
bEpNum
, 
bD
, 
wCou
) { \

580 if(
bD
 =
EP_DBUF_OUT
)\

582 {
	`_SEPRxDblBuf0Cou
(
bEpNum
,
wCou
);} \

583 if(
bD
 =
EP_DBUF_IN
)\

585 *
	`_pEPTxCou
(
bEpNum
(
ut32_t
)
wCou
; \

586 }

	)

588 
	#_SEPDblBuf1Cou
(
bEpNum
, 
bD
, 
wCou
) { \

589 if(
bD
 =
EP_DBUF_OUT
)\

591 {
	`_SEPRxCou
(
bEpNum
,
wCou
);}\

592 if(
bD
 =
EP_DBUF_IN
)\

594 *
	`_pEPRxCou
(
bEpNum
(
ut32_t
)
wCou
; \

595 }

	)

597 
	#_SEPDblBuffCou
(
bEpNum
, 
bD
, 
wCou
) {\

598 
	`_SEPDblBuf0Cou
(
bEpNum
, 
bD
, 
wCou
); \

599 
	`_SEPDblBuf1Cou
(
bEpNum
, 
bD
, 
wCou
); \

600 }

	)

609 
	#_GEPDblBuf0Cou
(
bEpNum
(
	`_GEPTxCou
(bEpNum))

	)

610 
	#_GEPDblBuf1Cou
(
bEpNum
(
	`_GEPRxCou
(bEpNum))

	)

614 
__IO
 
ut16_t
 
wIr
;

617 
SCNTR
(
ut16_t
 );

618 
SISTR
(
ut16_t
 );

619 
SDADDR
(
ut16_t
 );

620 
SBTABLE
(
ut16_t
 );

621 
SBTABLE
(
ut16_t
 );

622 
ut16_t
 
GCNTR
();

623 
ut16_t
 
GISTR
();

624 
ut16_t
 
GFNR
();

625 
ut16_t
 
GDADDR
();

626 
ut16_t
 
GBTABLE
();

627 
SENDPOINT
(
ut8_t
 , 
ut16_t
 );

628 
ut16_t
 
GENDPOINT
(
ut8_t
 );

629 
SEPTy
(
ut8_t
 , 
ut16_t
 );

630 
ut16_t
 
GEPTy
(
ut8_t
 );

631 
SEPTxStus
(
ut8_t
 , 
ut16_t
 );

632 
SEPRxStus
(
ut8_t
 , 
ut16_t
 );

633 
SDouBBuffEPS
(
ut8_t
 , ut8_
bD
);

634 
ut16_t
 
GEPTxStus
(
ut8_t
 );

635 
ut16_t
 
GEPRxStus
(
ut8_t
 );

636 
SEPTxVid
(
ut8_t
 );

637 
SEPRxVid
(
ut8_t
 );

638 
ut16_t
 
GTxSStus
(
ut8_t
 );

639 
ut16_t
 
GRxSStus
(
ut8_t
 );

640 
SEP_KIND
(
ut8_t
 );

641 
CˬEP_KIND
(
ut8_t
 );

642 
S_Stus_Out
(
ut8_t
 );

643 
Cˬ_Stus_Out
(
ut8_t
 );

644 
SEPDoubBuff
(
ut8_t
 );

645 
CˬEPDoubBuff
(
ut8_t
 );

646 
CˬEP_CTR_RX
(
ut8_t
 );

647 
CˬEP_CTR_TX
(
ut8_t
 );

648 
ToggDTOG_RX
(
ut8_t
 );

649 
ToggDTOG_TX
(
ut8_t
 );

650 
CˬDTOG_RX
(
ut8_t
 );

651 
CˬDTOG_TX
(
ut8_t
 );

652 
SEPAddss
(
ut8_t
 , uint8_t );

653 
ut8_t
 
GEPAddss
(uint8_t );

654 
SEPTxAddr
(
ut8_t
 , 
ut16_t
 );

655 
SEPRxAddr
(
ut8_t
 , 
ut16_t
 );

656 
ut16_t
 
GEPTxAddr
(
ut8_t
 );

657 
ut16_t
 
GEPRxAddr
(
ut8_t
 );

658 
SEPCouRxReg
(
ut32_t
 * , 
ut16_t
 );

659 
SEPTxCou
(
ut8_t
 , 
ut16_t
 );

660 
SEPRxCou
(
ut8_t
 , 
ut16_t
 );

661 
ut16_t
 
GEPTxCou
(
ut8_t
 );

662 
ut16_t
 
GEPRxCou
(
ut8_t
 );

663 
SEPDblBuf0Addr
(
ut8_t
 , 
ut16_t
 );

664 
SEPDblBuf1Addr
(
ut8_t
 , 
ut16_t
 );

665 
SEPDblBuffAddr
(
ut8_t
 , 
ut16_t
 , uint16_t );

666 
ut16_t
 
GEPDblBuf0Addr
(
ut8_t
 );

667 
ut16_t
 
GEPDblBuf1Addr
(
ut8_t
 );

668 
SEPDblBuffCou
(
ut8_t
 , ut8_ , 
ut16_t
 );

669 
SEPDblBuf0Cou
(
ut8_t
 , ut8_ , 
ut16_t
 );

670 
SEPDblBuf1Cou
(
ut8_t
 , ut8_ , 
ut16_t
 );

671 
ut16_t
 
GEPDblBuf0Cou
(
ut8_t
 );

672 
ut16_t
 
GEPDblBuf1Cou
(
ut8_t
 );

673 
EP_DBUF_DIR
 
GEPDblBufD
(
ut8_t
 );

674 
FeUrBufr
(
ut8_t
 
bEpNum
 , ut8_
bD
);

675 
ut16_t
 
ToWd
(
ut8_t
, uint8_t);

676 
ut16_t
 
BySw
(uint16_t);

	@src/lib/STM32_USB-FS-Device_Driver/inc/usb_sil.h

30 #ide
__USB_SIL_H


31 
	#__USB_SIL_H


	)

39 
ut32_t
 
USB_SIL_In
();

40 
ut32_t
 
USB_SIL_Wre
(
ut8_t
 
bEpAddr
, ut8_t* 
pBufrPor
, ut32_
wBufrSize
);

41 
ut32_t
 
USB_SIL_Rd
(
ut8_t
 
bEpAddr
, ut8_t* 
pBufrPor
);

	@src/lib/STM32_USB-FS-Device_Driver/inc/usb_type.h

30 #ide
__USB_TYPE_H


31 
	#__USB_TYPE_H


	)

34 
	~"usb_cf.h
"

38 #ide
NULL


39 
	#NULL
 ((*)0)

	)

44 
	mFALSE
 = 0, 
	mTRUE
 = !
FALSE


46 
	tboޗn
;

	@src/lib/STM32_USB-FS-Device_Driver/src/usb_core.c

30 
	~"usb_lib.h
"

33 
	#VB
(
VAR
,
P
(VAR & (1 << P))

	)

34 
	#SB
(
VAR
,
P
(VAR |(1 << P))

	)

35 
	#CB
(
VAR
,
P
(VAR &((1 << P^ 255))

	)

36 
	#Sd0LgthDa
({ 
	`_SEPTxCou
(
ENDP0
, 0); \

37 
	`vSEPTxStus
(
EP_TX_VALID
); \

38 }

	)

40 
	#vSEPRxStus
(

(
SaveRS
 = st)

	)

41 
	#vSEPTxStus
(

(
SaveTS
 = st)

	)

43 
	#USB_StusIn
(
	`Sd0LgthDa
()

	)

44 
	#USB_StusOut
(
	`vSEPRxStus
(
EP_RX_VALID
)

	)

46 
	#StusInfo0
 
StusInfo
.
bw
.
bb1


	)

47 
	#StusInfo1
 
StusInfo
.
bw
.
bb0


	)

51 
ut16_t_ut8_t
 
	gStusInfo
;

53 
boޗn
 
	gDa_Mul_MaxPackSize
 = 
FALSE
;

55 
DaSgeOut
();

56 
DaSgeIn
();

57 
NoDa_Sup0
();

58 
Da_Sup0
();

69 
ut8_t
 *
	$Sndd_GCfiguti
(
ut16_t
 
Lgth
)

71 i(
Lgth
 == 0)

73 
pInfmi
->
Cl_Info
.
Usb_wLgth
 =

74 (
pInfmi
->
Cut_Cfiguti
);

77 
pUr_Sndd_Reques
->
	`Ur_GCfiguti
();

78  (
ut8_t
 *)&
pInfmi
->
Cut_Cfiguti
;

79 
	}
}

90 
RESULT
 
	$Sndd_SCfiguti
()

93 i((
pInfmi
->
USBwVue0
 <=

94 
Devi_Tab
.
Tٮ_Cfiguti
&& (
pInfmi
->
USBwVue1
 == 0)

95 && (
pInfmi
->
USBwIndex
 == 0))

97 
pInfmi
->
Cut_Cfiguti
 =Infmi->
USBwVue0
;

98 
pUr_Sndd_Reques
->
	`Ur_SCfiguti
();

99  
USB_SUCCESS
;

103  
USB_UNSUPPORT
;

105 
	}
}

115 
ut8_t
 *
	$Sndd_GI
(
ut16_t
 
Lgth
)

117 i(
Lgth
 == 0)

119 
pInfmi
->
Cl_Info
.
Usb_wLgth
 =

120 (
pInfmi
->
Cut_AɔǋStg
);

123 
pUr_Sndd_Reques
->
	`Ur_GI
();

124  (
ut8_t
 *)&
pInfmi
->
Cut_AɔǋStg
;

125 
	}
}

136 
RESULT
 
	$Sndd_SI
()

138 
RESULT
 
Re
;

141 
Re
 = (*
pPrݔty
->
Css_G_I_Stg
)(
pInfmi
->
USBwIndex0
,Infmi->
USBwVue0
);

143 i(
pInfmi
->
Cut_Cfiguti
 != 0)

145 i((
Re
 !
USB_SUCCESS
|| (
pInfmi
->
USBwIndex1
 != 0)

146 || (
pInfmi
->
USBwVue1
 != 0))

148  
USB_UNSUPPORT
;

150 i(
Re
 =
USB_SUCCESS
)

152 
pUr_Sndd_Reques
->
	`Ur_SI
();

153 
pInfmi
->
Cut_I
 =Infmi->
USBwIndex0
;

154 
pInfmi
->
Cut_AɔǋStg
 =Infmi->
USBwVue0
;

155  
USB_SUCCESS
;

160  
USB_UNSUPPORT
;

161 
	}
}

171 
ut8_t
 *
	$Sndd_GStus
(
ut16_t
 
Lgth
)

173 i(
Lgth
 == 0)

175 
pInfmi
->
Cl_Info
.
Usb_wLgth
 = 2;

180 
StusInfo
.
w
 = 0;

182 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

185 
ut8_t
 
Ftu
 = 
pInfmi
->
Cut_Ftu
;

188 i(
	`VB
(
Ftu
, 5))

190 
	`SB
(
StusInfo0
, 1);

194 
	`CB
(
StusInfo0
, 1);

198 i(
	`VB
(
Ftu
, 6))

200 
	`SB
(
StusInfo0
, 0);

204 
	`CB
(
StusInfo0
, 0);

208 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
INTERFACE_RECIPIENT
))

210  (
ut8_t
 *)&
StusInfo
;

213 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
ENDPOINT_RECIPIENT
))

215 
ut8_t
 
Red_Endpot
;

216 
ut8_t
 
wIndex0
 = 
pInfmi
->
USBwIndex0
;

218 
Red_Endpot
 = (
wIndex0
 & 0x0f);

219 i(
	`VB
(
wIndex0
, 7))

222 i(
	`_GTxSStus
(
Red_Endpot
))

224 
	`SB
(
StusInfo0
, 0);

230 i(
	`_GRxSStus
(
Red_Endpot
))

232 
	`SB
(
StusInfo0
, 0);

239  
NULL
;

241 
pUr_Sndd_Reques
->
	`Ur_GStus
();

242  (
ut8_t
 *)&
StusInfo
;

243 
	}
}

253 
RESULT
 
	$Sndd_CˬFtu
()

255 
ut32_t
 
Ty_Rec
 = 
Ty_Rec
;

256 
ut32_t
 
Stus
;

259 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

261 
	`CB
(
pInfmi
->
Cut_Ftu
, 5);

262  
USB_SUCCESS
;

264 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
ENDPOINT_RECIPIENT
))

266 
DEVICE
* 
pDev
;

267 
ut32_t
 
Red_Endpot
;

268 
ut32_t
 
wIndex0
;

269 
ut32_t
 
rEP
;

271 i((
pInfmi
->
USBwVue
 !
ENDPOINT_STALL
)

272 || (
pInfmi
->
USBwIndex1
 != 0))

274  
USB_UNSUPPORT
;

277 
pDev
 = &
Devi_Tab
;

278 
wIndex0
 = 
pInfmi
->
USBwIndex0
;

279 
rEP
 = 
wIndex0
 & ~0x80;

280 
Red_Endpot
 = 
ENDP0
 + 
rEP
;

282 i(
	`VB
(
pInfmi
->
USBwIndex0
, 7))

286 
Stus
 = 
	`_GEPTxStus
(
Red_Endpot
);

290 
Stus
 = 
	`_GEPRxStus
(
Red_Endpot
);

293 i((
rEP
 >
pDev
->
Tٮ_Endpot
|| (
Stus
 == 0)

294 || (
pInfmi
->
Cut_Cfiguti
 == 0))

296  
USB_UNSUPPORT
;

300 i(
wIndex0
 & 0x80)

303 i(
	`_GTxSStus
(
Red_Endpot
 ))

305 
	`CˬDTOG_TX
(
Red_Endpot
);

306 
	`SEPTxStus
(
Red_Endpot
, 
EP_TX_VALID
);

312 i(
	`_GRxSStus
(
Red_Endpot
))

314 i(
Red_Endpot
 =
ENDP0
)

317 
	`SEPRxCou
(
Red_Endpot
, 
Devi_Prݔty
.
MaxPackSize
);

318 
	`_SEPRxStus
(
Red_Endpot
, 
EP_RX_VALID
);

322 
	`CˬDTOG_RX
(
Red_Endpot
);

323 
	`_SEPRxStus
(
Red_Endpot
, 
EP_RX_VALID
);

327 
pUr_Sndd_Reques
->
	`Ur_CˬFtu
();

328  
USB_SUCCESS
;

331  
USB_UNSUPPORT
;

332 
	}
}

342 
RESULT
 
	$Sndd_SEndPotFtu
()

344 
ut32_t
 
wIndex0
;

345 
ut32_t
 
Red_Endpot
;

346 
ut32_t
 
rEP
;

347 
ut32_t
 
Stus
;

349 
wIndex0
 = 
pInfmi
->
USBwIndex0
;

350 
rEP
 = 
wIndex0
 & ~0x80;

351 
Red_Endpot
 = 
ENDP0
 + 
rEP
;

353 i(
	`VB
(
pInfmi
->
USBwIndex0
, 7))

357 
Stus
 = 
	`_GEPTxStus
(
Red_Endpot
);

361 
Stus
 = 
	`_GEPRxStus
(
Red_Endpot
);

364 i(
Red_Endpot
 >
Devi_Tab
.
Tٮ_Endpot


365 || 
pInfmi
->
USBwVue
 !0 || 
Stus
 == 0

366 || 
pInfmi
->
Cut_Cfiguti
 == 0)

368  
USB_UNSUPPORT
;

372 i(
wIndex0
 & 0x80)

375 
	`_SEPTxStus
(
Red_Endpot
, 
EP_TX_STALL
);

381 
	`_SEPRxStus
(
Red_Endpot
, 
EP_RX_STALL
);

384 
pUr_Sndd_Reques
->
	`Ur_SEndPotFtu
();

385  
USB_SUCCESS
;

386 
	}
}

396 
RESULT
 
	$Sndd_SDeviFtu
()

398 
	`SB
(
pInfmi
->
Cut_Ftu
, 5);

399 
pUr_Sndd_Reques
->
	`Ur_SDeviFtu
();

400  
USB_SUCCESS
;

401 
	}
}

422 
ut8_t
 *
	$Sndd_GDestDa
(
ut16_t
 
Lgth
, 
ONE_DESCRIPTOR
 *
pDesc
)

424 
ut32_t
 
wOfft
;

426 
wOfft
 = 
pInfmi
->
Cl_Info
.
Usb_wOfft
;

427 i(
Lgth
 == 0)

429 
pInfmi
->
Cl_Info
.
Usb_wLgth
 = 
pDesc
->
Dest_Size
 - 
wOfft
;

433  
pDesc
->
Dest
 + 
wOfft
;

434 
	}
}

443 
	$DaSgeOut
()

445 
ENDPOINT_INFO
 *
pEPfo
 = &
pInfmi
->
Cl_Info
;

446 
ut32_t
 
ve_rLgth
;

448 
ve_rLgth
 = 
pEPfo
->
Usb_rLgth
;

450 i(
pEPfo
->
CyDa
 && 
ve_rLgth
)

452 
ut8_t
 *
Bufr
;

453 
ut32_t
 
Lgth
;

455 
Lgth
 = 
pEPfo
->
PackSize
;

456 i(
Lgth
 > 
ve_rLgth
)

458 
Lgth
 = 
ve_rLgth
;

461 
Bufr
 = (*
pEPfo
->
CyDa
)(
Lgth
);

462 
pEPfo
->
Usb_rLgth
 -
Lgth
;

463 
pEPfo
->
Usb_rOfft
 +
Lgth
;

464 
	`PMAToUrBufrCy
(
Bufr
, 
	`GEPRxAddr
(
ENDP0
), 
Lgth
);

468 i(
pEPfo
->
Usb_rLgth
 != 0)

470 
	`vSEPRxStus
(
EP_RX_VALID
);

471 
	`SEPTxCou
(
ENDP0
, 0);

472 
	`vSEPTxStus
(
EP_TX_VALID
);

475 i(
pEPfo
->
Usb_rLgth
 >pEPfo->
PackSize
)

477 
pInfmi
->
CڌS
 = 
OUT_DATA
;

481 i(
pEPfo
->
Usb_rLgth
 > 0)

483 
pInfmi
->
CڌS
 = 
LAST_OUT_DATA
;

485 i(
pEPfo
->
Usb_rLgth
 == 0)

487 
pInfmi
->
CڌS
 = 
WAIT_STATUS_IN
;

488 
	`USB_StusIn
();

491 
	}
}

500 
	$DaSgeIn
()

502 
ENDPOINT_INFO
 *
pEPfo
 = &
pInfmi
->
Cl_Info
;

503 
ut32_t
 
ve_wLgth
 = 
pEPfo
->
Usb_wLgth
;

504 
ut32_t
 
CڌS
 = 
pInfmi
->ControlState;

506 
ut8_t
 *
DaBufr
;

507 
ut32_t
 
Lgth
;

509 i((
ve_wLgth
 =0&& (
CڌS
 =
LAST_IN_DATA
))

511 if(
Da_Mul_MaxPackSize
 =
TRUE
)

514 
	`Sd0LgthDa
();

515 
CڌS
 = 
LAST_IN_DATA
;

516 
Da_Mul_MaxPackSize
 = 
FALSE
;

521 
CڌS
 = 
WAIT_STATUS_OUT
;

522 
	`vSEPTxStus
(
EP_TX_STALL
);

526 
Ex_Stus_Out
;

529 
Lgth
 = 
pEPfo
->
PackSize
;

530 
CڌS
 = (
ve_wLgth
 <
Lgth
? 
LAST_IN_DATA
 : 
IN_DATA
;

532 i(
Lgth
 > 
ve_wLgth
)

534 
Lgth
 = 
ve_wLgth
;

537 
DaBufr
 = (*
pEPfo
->
CyDa
)(
Lgth
);

539 
	`UrToPMABufrCy
(
DaBufr
, 
	`GEPTxAddr
(
ENDP0
), 
Lgth
);

541 
	`SEPTxCou
(
ENDP0
, 
Lgth
);

543 
pEPfo
->
Usb_wLgth
 -
Lgth
;

544 
pEPfo
->
Usb_wOfft
 +
Lgth
;

545 
	`vSEPTxStus
(
EP_TX_VALID
);

547 
	`USB_StusOut
();

549 
Ex_Stus_Out
:

550 
pInfmi
->
CڌS
 = ControlState;

551 
	}
}

560 
	$NoDa_Sup0
()

562 
RESULT
 
Resu
 = 
USB_UNSUPPORT
;

563 
ut32_t
 
RequeNo
 = 
pInfmi
->
USBbReque
;

564 
ut32_t
 
CڌS
;

566 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

570 i(
RequeNo
 =
SET_CONFIGURATION
)

572 
Resu
 = 
	`Sndd_SCfiguti
();

576 i(
RequeNo
 =
SET_ADDRESS
)

578 i((
pInfmi
->
USBwVue0
 > 127|| (pInfmi->
USBwVue1
 != 0)

579 || (
pInfmi
->
USBwIndex
 != 0)

580 || (
pInfmi
->
Cut_Cfiguti
 != 0))

583 
CڌS
 = 
STALLED
;

584 
ex_NoDa_Sup0
;

588 
Resu
 = 
USB_SUCCESS
;

592 i(
RequeNo
 =
SET_FEATURE
)

594 i((
pInfmi
->
USBwVue0
 =
DEVICE_REMOTE_WAKEUP
) \

595 && (
pInfmi
->
USBwIndex
 == 0))

597 
Resu
 = 
	`Sndd_SDeviFtu
();

601 
Resu
 = 
USB_UNSUPPORT
;

605 i(
RequeNo
 =
CLEAR_FEATURE
)

607 i(
pInfmi
->
USBwVue0
 =
DEVICE_REMOTE_WAKEUP


608 && 
pInfmi
->
USBwIndex
 == 0

609 && 
	`VB
(
pInfmi
->
Cut_Ftu
, 5))

611 
Resu
 = 
	`Sndd_CˬFtu
();

615 
Resu
 = 
USB_UNSUPPORT
;

622 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
INTERFACE_RECIPIENT
))

625 i(
RequeNo
 =
SET_INTERFACE
)

627 
Resu
 = 
	`Sndd_SI
();

632 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
ENDPOINT_RECIPIENT
))

635 i(
RequeNo
 =
CLEAR_FEATURE
)

637 
Resu
 = 
	`Sndd_CˬFtu
();

640 i(
RequeNo
 =
SET_FEATURE
)

642 
Resu
 = 
	`Sndd_SEndPotFtu
();

647 
Resu
 = 
USB_UNSUPPORT
;

651 i(
Resu
 !
USB_SUCCESS
)

653 
Resu
 = (*
pPrݔty
->
Css_NoDa_Sup
)(
RequeNo
);

654 i(
Resu
 =
USB_NOT_READY
)

656 
CڌS
 = 
PAUSE
;

657 
ex_NoDa_Sup0
;

661 i(
Resu
 !
USB_SUCCESS
)

663 
CڌS
 = 
STALLED
;

664 
ex_NoDa_Sup0
;

667 
CڌS
 = 
WAIT_STATUS_IN
;

669 
	`USB_StusIn
();

671 
ex_NoDa_Sup0
:

672 
pInfmi
->
CڌS
 = ControlState;

674 
	}
}

683 
	$Da_Sup0
()

685 
ut8_t
 *(*
CyRoute
)(
ut16_t
);

686 
RESULT
 
Resu
;

687 
ut32_t
 
Reque_No
 = 
pInfmi
->
USBbReque
;

689 
ut32_t
 
Red_Endpot
, 
Rerved
;

690 
ut32_t
 
wOfft
, 
Stus
;

694 
CyRoute
 = 
NULL
;

695 
wOfft
 = 0;

698 i(
Reque_No
 =
GET_DESCRIPTOR
)

700 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

702 
ut8_t
 
wVue1
 = 
pInfmi
->
USBwVue1
;

703 i(
wVue1
 =
DEVICE_DESCRIPTOR
)

705 
CyRoute
 = 
pPrݔty
->
GDeviDest
;

707 i(
wVue1
 =
CONFIG_DESCRIPTOR
)

709 
CyRoute
 = 
pPrݔty
->
GCfigDest
;

711 i(
wVue1
 =
STRING_DESCRIPTOR
)

713 
CyRoute
 = 
pPrݔty
->
GSgDest
;

719 i((
Reque_No
 =
GET_STATUS
&& (
pInfmi
->
USBwVue
 == 0)

720 && (
pInfmi
->
USBwLgth
 == 0x0002)

721 && (
pInfmi
->
USBwIndex1
 == 0))

724 i((
Ty_Rec
 =(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

725 && (
pInfmi
->
USBwIndex
 == 0))

727 
CyRoute
 = 
Sndd_GStus
;

731 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
INTERFACE_RECIPIENT
))

733 i(((*
pPrݔty
->
Css_G_I_Stg
)(
pInfmi
->
USBwIndex0
, 0=
USB_SUCCESS
)

734 && (
pInfmi
->
Cut_Cfiguti
 != 0))

736 
CyRoute
 = 
Sndd_GStus
;

741 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
ENDPOINT_RECIPIENT
))

743 
Red_Endpot
 = (
pInfmi
->
USBwIndex0
 & 0x0f);

744 
Rerved
 = 
pInfmi
->
USBwIndex0
 & 0x70;

746 i(
	`VB
(
pInfmi
->
USBwIndex0
, 7))

750 
Stus
 = 
	`_GEPTxStus
(
Red_Endpot
);

754 
Stus
 = 
	`_GEPRxStus
(
Red_Endpot
);

757 i((
Red_Endpot
 < 
Devi_Tab
.
Tٮ_Endpot
&& (
Rerved
 == 0)

758 && (
Stus
 != 0))

760 
CyRoute
 = 
Sndd_GStus
;

767 i(
Reque_No
 =
GET_CONFIGURATION
)

769 i(
Ty_Rec
 =(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

771 
CyRoute
 = 
Sndd_GCfiguti
;

775 i(
Reque_No
 =
GET_INTERFACE
)

777 i((
Ty_Rec
 =(
STANDARD_REQUEST
 | 
INTERFACE_RECIPIENT
))

778 && (
pInfmi
->
Cut_Cfiguti
 !0&& (pInfmi->
USBwVue
 == 0)

779 && (
pInfmi
->
USBwIndex1
 =0&& (pInfmi->
USBwLgth
 == 0x0001)

780 && ((*
pPrݔty
->
Css_G_I_Stg
)(
pInfmi
->
USBwIndex0
, 0=
USB_SUCCESS
))

782 
CyRoute
 = 
Sndd_GI
;

787 i(
CyRoute
)

789 
pInfmi
->
Cl_Info
.
Usb_wOfft
 = 
wOfft
;

790 
pInfmi
->
Cl_Info
.
CyDa
 = 
CyRoute
;

793 (*
CyRoute
)(0);

794 
Resu
 = 
USB_SUCCESS
;

798 
Resu
 = (*
pPrݔty
->
Css_Da_Sup
)(
pInfmi
->
USBbReque
);

799 i(
Resu
 =
USB_NOT_READY
)

801 
pInfmi
->
CڌS
 = 
PAUSE
;

806 i(
pInfmi
->
Cl_Info
.
Usb_wLgth
 == 0xFFFF)

809 
pInfmi
->
CڌS
 = 
PAUSE
;

812 i((
Resu
 =
USB_UNSUPPORT
|| (
pInfmi
->
Cl_Info
.
Usb_wLgth
 == 0))

815 
pInfmi
->
CڌS
 = 
STALLED
;

820 i(
	`VB
(
pInfmi
->
USBbmRequeTy
, 7))

823 
__IO
 
ut32_t
 
wLgth
 = 
pInfmi
->
USBwLgth
;

826 i(
pInfmi
->
Cl_Info
.
Usb_wLgth
 > 
wLgth
)

828 
pInfmi
->
Cl_Info
.
Usb_wLgth
 = 
wLgth
;

831 i(
pInfmi
->
Cl_Info
.
Usb_wLgth
 <Infmi->
USBwLgth
)

833 i(
pInfmi
->
Cl_Info
.
Usb_wLgth
 < 
pPrݔty
->
MaxPackSize
)

835 
Da_Mul_MaxPackSize
 = 
FALSE
;

837 i((
pInfmi
->
Cl_Info
.
Usb_wLgth
 % 
pPrݔty
->
MaxPackSize
) == 0)

839 
Da_Mul_MaxPackSize
 = 
TRUE
;

843 
pInfmi
->
Cl_Info
.
PackSize
 = 
pPrݔty
->
MaxPackSize
;

844 
	`DaSgeIn
();

848 
pInfmi
->
CڌS
 = 
OUT_DATA
;

849 
	`vSEPRxStus
(
EP_RX_VALID
);

853 
	}
}

862 
ut8_t
 
	$Sup0_Pross
()

867 
ut8_t
* 
b
;

868 
ut16_t
* 
w
;

869 } 
pBuf
;

870 
ut16_t
 
offt
 = 1;

872 
pBuf
.
b
 = 
PMAAddr
 + (
ut8_t
 *)(
	`_GEPRxAddr
(
ENDP0
) * 2);

874 i(
pInfmi
->
CڌS
 !
PAUSE
)

876 
pInfmi
->
USBbmRequeTy
 = *
pBuf
.
b
++;

877 
pInfmi
->
USBbReque
 = *
pBuf
.
b
++;

878 
pBuf
.
w
 +
offt
;

879 
pInfmi
->
USBwVue
 = 
	`BySw
(*
pBuf
.
w
++);

880 
pBuf
.
w
 +
offt
;

881 
pInfmi
->
USBwIndex
 = 
	`BySw
(*
pBuf
.
w
++);

882 
pBuf
.
w
 +
offt
;

883 
pInfmi
->
USBwLgth
 = *
pBuf
.
w
;

886 
pInfmi
->
CڌS
 = 
SETTING_UP
;

887 i(
pInfmi
->
USBwLgth
 == 0)

890 
	`NoDa_Sup0
();

895 
	`Da_Sup0
();

897  
	`Po0_Pross
();

898 
	}
}

907 
ut8_t
 
	$In0_Pross
()

909 
ut32_t
 
CڌS
 = 
pInfmi
->ControlState;

911 i((
CڌS
 =
IN_DATA
|| (CڌS =
LAST_IN_DATA
))

913 
	`DaSgeIn
();

915 
CڌS
 = 
pInfmi
->ControlState;

918 i(
CڌS
 =
WAIT_STATUS_IN
)

920 i((
pInfmi
->
USBbReque
 =
SET_ADDRESS
) &&

921 (
Ty_Rec
 =(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
)))

923 
	`SDeviAddss
(
pInfmi
->
USBwVue0
);

924 
pUr_Sndd_Reques
->
	`Ur_SDeviAddss
();

926 (*
pPrݔty
->
Pross_Stus_IN
)();

927 
CڌS
 = 
STALLED
;

932 
CڌS
 = 
STALLED
;

935 
pInfmi
->
CڌS
 = ControlState;

937  
	`Po0_Pross
();

938 
	}
}

947 
ut8_t
 
	$Out0_Pross
()

949 
ut32_t
 
CڌS
 = 
pInfmi
->ControlState;

951 i((
CڌS
 =
IN_DATA
|| (CڌS =
LAST_IN_DATA
))

954 
CڌS
 = 
STALLED
;

956 i((
CڌS
 =
OUT_DATA
|| (CڌS =
LAST_OUT_DATA
))

958 
	`DaSgeOut
();

959 
CڌS
 = 
pInfmi
->ControlState;

962 i(
CڌS
 =
WAIT_STATUS_OUT
)

964 (*
pPrݔty
->
Pross_Stus_OUT
)();

965 
CڌS
 = 
STALLED
;

972 
CڌS
 = 
STALLED
;

975 
pInfmi
->
CڌS
 = ControlState;

977  
	`Po0_Pross
();

978 
	}
}

988 
ut8_t
 
	$Po0_Pross
()

991 
	`SEPRxCou
(
ENDP0
, 
Devi_Prݔty
.
MaxPackSize
);

993 i(
pInfmi
->
CڌS
 =
STALLED
)

995 
	`vSEPRxStus
(
EP_RX_STALL
);

996 
	`vSEPTxStus
(
EP_TX_STALL
);

999  (
pInfmi
->
CڌS
 =
PAUSE
);

1000 
	}
}

1009 
	$SDeviAddss
(
ut8_t
 
V
)

1011 
ut32_t
 
i
;

1012 
ut32_t
 
nEP
 = 
Devi_Tab
.
Tٮ_Endpot
;

1015 
i
 = 0; i < 
nEP
; i++)

1017 
	`_SEPAddss
((
ut8_t
)
i
, (uint8_t)i);

1019 
	`_SDADDR
(
V
 | 
DADDR_EF
);

1020 
	}
}

1029 
	$NOP_Pross
()

1031 
	}
}

	@src/lib/STM32_USB-FS-Device_Driver/src/usb_init.c

30 
	~"usb_lib.h
"

37 
ut8_t
 
	gEPdex
;

42 
DEVICE_INFO
 *
	gpInfmi
;

45 
DEVICE_PROP
 *
	gpPrݔty
;

50 
ut16_t
 
	gSaveS
 ;

51 
ut16_t
 
	gwIru_Mask
;

52 
DEVICE_INFO
 
	gDevi_Info
;

53 
USER_STANDARD_REQUESTS
 *
	gpUr_Sndd_Reques
;

66 
	$USB_In
()

68 
pInfmi
 = &
Devi_Info
;

69 
pInfmi
->
CڌS
 = 2;

70 
pPrݔty
 = &
Devi_Prݔty
;

71 
pUr_Sndd_Reques
 = &
Ur_Sndd_Reques
;

73 
pPrݔty
->
	`In
();

74 
	}
}

	@src/lib/STM32_USB-FS-Device_Driver/src/usb_int.c

29 
	~"usb_lib.h
"

35 
__IO
 
ut16_t
 
	gSaveRS
;

36 
__IO
 
ut16_t
 
	gSaveTS
;

39 (*
pEpI_IN
[7])();

40 (*
pEpI_OUT
[7])();

53 
	$CTR_LP
()

55 
__IO
 
ut16_t
 
wEPV
 = 0;

57 ((
wIr
 = 
	`_GISTR
()& 
ISTR_CTR
) != 0)

60 
EPdex
 = (
ut8_t
)(
wIr
 & 
ISTR_EP_ID
);

61 i(
EPdex
 == 0)

70 
SaveRS
 = 
	`_GENDPOINT
(
ENDP0
);

71 
SaveTS
 = 
SaveRS
 & 
EPTX_STAT
;

72 
SaveRS
 &
EPRX_STAT
;

74 
	`_SEPRxTxStus
(
ENDP0
,
EP_RX_NAK
,
EP_TX_NAK
);

78 i((
wIr
 & 
ISTR_DIR
) == 0)

85 
	`_CˬEP_CTR_TX
(
ENDP0
);

86 
	`In0_Pross
();

90 
	`_SEPRxTxStus
(
ENDP0
,
SaveRS
,
SaveTS
);

100 
wEPV
 = 
	`_GENDPOINT
(
ENDP0
);

102 i((
wEPV
 &
EP_SETUP
) != 0)

104 
	`_CˬEP_CTR_RX
(
ENDP0
);

105 
	`Sup0_Pross
();

108 
	`_SEPRxTxStus
(
ENDP0
,
SaveRS
,
SaveTS
);

112 i((
wEPV
 & 
EP_CTR_RX
) != 0)

114 
	`_CˬEP_CTR_RX
(
ENDP0
);

115 
	`Out0_Pross
();

118 
	`_SEPRxTxStus
(
ENDP0
,
SaveRS
,
SaveTS
);

128 
wEPV
 = 
	`_GENDPOINT
(
EPdex
);

129 i((
wEPV
 & 
EP_CTR_RX
) != 0)

132 
	`_CˬEP_CTR_RX
(
EPdex
);

135 (*
pEpI_OUT
[
EPdex
-1])();

139 i((
wEPV
 & 
EP_CTR_TX
) != 0)

142 
	`_CˬEP_CTR_TX
(
EPdex
);

145 (*
pEpI_IN
[
EPdex
-1])();

151 
	}
}

161 
	$CTR_HP
()

163 
ut32_t
 
wEPV
 = 0;

165 ((
wIr
 = 
	`_GISTR
()& 
ISTR_CTR
) != 0)

167 
	`_SISTR
((
ut16_t
)
CLR_CTR
);

169 
EPdex
 = (
ut8_t
)(
wIr
 & 
ISTR_EP_ID
);

171 
wEPV
 = 
	`_GENDPOINT
(
EPdex
);

172 i((
wEPV
 & 
EP_CTR_RX
) != 0)

175 
	`_CˬEP_CTR_RX
(
EPdex
);

178 (*
pEpI_OUT
[
EPdex
-1])();

181 i((
wEPV
 & 
EP_CTR_TX
) != 0)

184 
	`_CˬEP_CTR_TX
(
EPdex
);

187 (*
pEpI_IN
[
EPdex
-1])();

193 
	}
}

	@src/lib/STM32_USB-FS-Device_Driver/src/usb_mem.c

29 
	~"usb_lib.h
"

48 
	$UrToPMABufrCy
(cڡ 
ut8_t
 *
pbUBuf
, 
ut16_t
 
wPMABufAddr
, ut16_
wNBys
)

50 
ut32_t
 
n
 = (
wNBys
 + 1) >> 1;

51 
ut32_t
 
i
, 
mp1
, 
mp2
;

52 
ut16_t
 *
pdwV
;

53 
pdwV
 = (
ut16_t
 *)(
wPMABufAddr
 * 2 + 
PMAAddr
);

54 
i
 = 
n
; i != 0; i--)

56 
mp1
 = (
ut16_t
* 
pbUBuf
;

57 
pbUBuf
++;

58 
mp2
 = 
mp1
 | (
ut16_t
* 
pbUBuf
 << 8;

59 *
pdwV
++ = 
mp2
;

60 
pdwV
++;

61 
pbUBuf
++;

63 
	}
}

74 
	$PMAToUrBufrCy
(
ut8_t
 *
pbUBuf
, 
ut16_t
 
wPMABufAddr
, ut16_
wNBys
)

76 
ut32_t
 
n
 = (
wNBys
 + 1) >> 1;

77 
ut32_t
 
i
;

78 
ut32_t
 *
pdwV
;

79 
pdwV
 = (
ut32_t
 *)(
wPMABufAddr
 * 2 + 
PMAAddr
);

80 
i
 = 
n
; i != 0; i--)

82 *(
ut16_t
*)
pbUBuf
++ = *
pdwV
++;

83 
pbUBuf
++;

85 
	}
}

	@src/lib/STM32_USB-FS-Device_Driver/src/usb_regs.c

29 
	~"usb_lib.h
"

46 
	$SCNTR
(
ut16_t
 
wRegVue
)

48 
	`_SCNTR
(
wRegVue
);

49 
	}
}

58 
ut16_t
 
	$GCNTR
()

60 (
	`_GCNTR
());

61 
	}
}

70 
	$SISTR
(
ut16_t
 
wRegVue
)

72 
	`_SISTR
(
wRegVue
);

73 
	}
}

82 
ut16_t
 
	$GISTR
()

84 (
	`_GISTR
());

85 
	}
}

94 
ut16_t
 
	$GFNR
()

96 (
	`_GFNR
());

97 
	}
}

106 
	$SDADDR
(
ut16_t
 
wRegVue
)

108 
	`_SDADDR
(
wRegVue
);

109 
	}
}

118 
ut16_t
 
	$GDADDR
()

120 (
	`_GDADDR
());

121 
	}
}

130 
	$SBTABLE
(
ut16_t
 
wRegVue
)

132 
	`_SBTABLE
(
wRegVue
);

133 
	}
}

142 
ut16_t
 
	$GBTABLE
()

144 (
	`_GBTABLE
());

145 
	}
}

155 
	$SENDPOINT
(
ut8_t
 
bEpNum
, 
ut16_t
 
wRegVue
)

157 
	`_SENDPOINT
(
bEpNum
, 
wRegVue
);

158 
	}
}

167 
ut16_t
 
	$GENDPOINT
(
ut8_t
 
bEpNum
)

169 (
	`_GENDPOINT
(
bEpNum
));

170 
	}
}

180 
	$SEPTy
(
ut8_t
 
bEpNum
, 
ut16_t
 
wTy
)

182 
	`_SEPTy
(
bEpNum
, 
wTy
);

183 
	}
}

192 
ut16_t
 
	$GEPTy
(
ut8_t
 
bEpNum
)

194 (
	`_GEPTy
(
bEpNum
));

195 
	}
}

205 
	$SEPTxStus
(
ut8_t
 
bEpNum
, 
ut16_t
 
wS
)

207 
	`_SEPTxStus
(
bEpNum
, 
wS
);

208 
	}
}

218 
	$SEPRxStus
(
ut8_t
 
bEpNum
, 
ut16_t
 
wS
)

220 
	`_SEPRxStus
(
bEpNum
, 
wS
);

221 
	}
}

231 
	$SDouBBuffEPS
(
ut8_t
 
bEpNum
, ut8_
bD
)

233 
ut16_t
 
Endpot_DTOG_Stus
;

234 
Endpot_DTOG_Stus
 = 
	`GENDPOINT
(
bEpNum
);

235 i(
bD
 =
EP_DBUF_OUT
)

237 
	`_SENDPOINT
(
bEpNum
, 
Endpot_DTOG_Stus
 & ~
EPRX_DTOG1
);

239 i(
bD
 =
EP_DBUF_IN
)

241 
	`_SENDPOINT
(
bEpNum
, 
Endpot_DTOG_Stus
 & ~
EPTX_DTOG1
);

243 
	}
}

252 
ut16_t
 
	$GEPTxStus
(
ut8_t
 
bEpNum
)

254 (
	`_GEPTxStus
(
bEpNum
));

255 
	}
}

264 
ut16_t
 
	$GEPRxStus
(
ut8_t
 
bEpNum
)

266 (
	`_GEPRxStus
(
bEpNum
));

267 
	}
}

276 
	$SEPTxVid
(
ut8_t
 
bEpNum
)

278 
	`_SEPTxStus
(
bEpNum
, 
EP_TX_VALID
);

279 
	}
}

288 
	$SEPRxVid
(
ut8_t
 
bEpNum
)

290 
	`_SEPRxStus
(
bEpNum
, 
EP_RX_VALID
);

291 
	}
}

300 
	$SEP_KIND
(
ut8_t
 
bEpNum
)

302 
	`_SEP_KIND
(
bEpNum
);

303 
	}
}

312 
	$CˬEP_KIND
(
ut8_t
 
bEpNum
)

314 
	`_CˬEP_KIND
(
bEpNum
);

315 
	}
}

323 
	$Cˬ_Stus_Out
(
ut8_t
 
bEpNum
)

325 
	`_CˬEP_KIND
(
bEpNum
);

326 
	}
}

334 
	$S_Stus_Out
(
ut8_t
 
bEpNum
)

336 
	`_SEP_KIND
(
bEpNum
);

337 
	}
}

345 
	$SEPDoubBuff
(
ut8_t
 
bEpNum
)

347 
	`_SEP_KIND
(
bEpNum
);

348 
	}
}

356 
	$CˬEPDoubBuff
(
ut8_t
 
bEpNum
)

358 
	`_CˬEP_KIND
(
bEpNum
);

359 
	}
}

367 
ut16_t
 
	$GTxSStus
(
ut8_t
 
bEpNum
)

369 (
	`_GTxSStus
(
bEpNum
));

370 
	}
}

378 
ut16_t
 
	$GRxSStus
(
ut8_t
 
bEpNum
)

380 (
	`_GRxSStus
(
bEpNum
));

381 
	}
}

389 
	$CˬEP_CTR_RX
(
ut8_t
 
bEpNum
)

391 
	`_CˬEP_CTR_RX
(
bEpNum
);

392 
	}
}

400 
	$CˬEP_CTR_TX
(
ut8_t
 
bEpNum
)

402 
	`_CˬEP_CTR_TX
(
bEpNum
);

403 
	}
}

411 
	$ToggDTOG_RX
(
ut8_t
 
bEpNum
)

413 
	`_ToggDTOG_RX
(
bEpNum
);

414 
	}
}

422 
	$ToggDTOG_TX
(
ut8_t
 
bEpNum
)

424 
	`_ToggDTOG_TX
(
bEpNum
);

425 
	}
}

433 
	$CˬDTOG_RX
(
ut8_t
 
bEpNum
)

435 
	`_CˬDTOG_RX
(
bEpNum
);

436 
	}
}

444 
	$CˬDTOG_TX
(
ut8_t
 
bEpNum
)

446 
	`_CˬDTOG_TX
(
bEpNum
);

447 
	}
}

456 
	$SEPAddss
(
ut8_t
 
bEpNum
, ut8_
bAddr
)

458 
	`_SEPAddss
(
bEpNum
, 
bAddr
);

459 
	}
}

467 
ut8_t
 
	$GEPAddss
(
ut8_t
 
bEpNum
)

469 (
	`_GEPAddss
(
bEpNum
));

470 
	}
}

479 
	$SEPTxAddr
(
ut8_t
 
bEpNum
, 
ut16_t
 
wAddr
)

481 
	`_SEPTxAddr
(
bEpNum
, 
wAddr
);

482 
	}
}

491 
	$SEPRxAddr
(
ut8_t
 
bEpNum
, 
ut16_t
 
wAddr
)

493 
	`_SEPRxAddr
(
bEpNum
, 
wAddr
);

494 
	}
}

502 
ut16_t
 
	$GEPTxAddr
(
ut8_t
 
bEpNum
)

504 (
	`_GEPTxAddr
(
bEpNum
));

505 
	}
}

513 
ut16_t
 
	$GEPRxAddr
(
ut8_t
 
bEpNum
)

515 (
	`_GEPRxAddr
(
bEpNum
));

516 
	}
}

525 
	$SEPTxCou
(
ut8_t
 
bEpNum
, 
ut16_t
 
wCou
)

527 
	`_SEPTxCou
(
bEpNum
, 
wCou
);

528 
	}
}

537 
	$SEPCouRxReg
(
ut32_t
 *
pdwReg
, 
ut16_t
 
wCou
)

539 
	`_SEPCouRxReg
(
dwReg
, 
wCou
);

540 
	}
}

549 
	$SEPRxCou
(
ut8_t
 
bEpNum
, 
ut16_t
 
wCou
)

551 
	`_SEPRxCou
(
bEpNum
, 
wCou
);

552 
	}
}

560 
ut16_t
 
	$GEPTxCou
(
ut8_t
 
bEpNum
)

562 (
	`_GEPTxCou
(
bEpNum
));

563 
	}
}

571 
ut16_t
 
	$GEPRxCou
(
ut8_t
 
bEpNum
)

573 (
	`_GEPRxCou
(
bEpNum
));

574 
	}
}

584 
	$SEPDblBuffAddr
(
ut8_t
 
bEpNum
, 
ut16_t
 
wBuf0Addr
, ut16_
wBuf1Addr
)

586 
	`_SEPDblBuffAddr
(
bEpNum
, 
wBuf0Addr
, 
wBuf1Addr
);

587 
	}
}

596 
	$SEPDblBuf0Addr
(
ut8_t
 
bEpNum
, 
ut16_t
 
wBuf0Addr
)

598 
	`_SEPDblBuf0Addr
(
bEpNum
, 
wBuf0Addr
);

599 
	}
}

608 
	$SEPDblBuf1Addr
(
ut8_t
 
bEpNum
, 
ut16_t
 
wBuf1Addr
)

610 
	`_SEPDblBuf1Addr
(
bEpNum
, 
wBuf1Addr
);

611 
	}
}

619 
ut16_t
 
	$GEPDblBuf0Addr
(
ut8_t
 
bEpNum
)

621 (
	`_GEPDblBuf0Addr
(
bEpNum
));

622 
	}
}

630 
ut16_t
 
	$GEPDblBuf1Addr
(
ut8_t
 
bEpNum
)

632 (
	`_GEPDblBuf1Addr
(
bEpNum
));

633 
	}
}

642 
	$SEPDblBuffCou
(
ut8_t
 
bEpNum
, ut8_
bD
, 
ut16_t
 
wCou
)

644 
	`_SEPDblBuffCou
(
bEpNum
, 
bD
, 
wCou
);

645 
	}
}

654 
	$SEPDblBuf0Cou
(
ut8_t
 
bEpNum
, ut8_
bD
, 
ut16_t
 
wCou
)

656 
	`_SEPDblBuf0Cou
(
bEpNum
, 
bD
, 
wCou
);

657 
	}
}

666 
	$SEPDblBuf1Cou
(
ut8_t
 
bEpNum
, ut8_
bD
, 
ut16_t
 
wCou
)

668 
	`_SEPDblBuf1Cou
(
bEpNum
, 
bD
, 
wCou
);

669 
	}
}

678 
ut16_t
 
	$GEPDblBuf0Cou
(
ut8_t
 
bEpNum
)

680 (
	`_GEPDblBuf0Cou
(
bEpNum
));

681 
	}
}

690 
ut16_t
 
	$GEPDblBuf1Cou
(
ut8_t
 
bEpNum
)

692 (
	`_GEPDblBuf1Cou
(
bEpNum
));

693 
	}
}

702 
EP_DBUF_DIR
 
	$GEPDblBufD
(
ut8_t
 
bEpNum
)

704 i((
ut16_t
)(*
	`_pEPRxCou
(
bEpNum
) & 0xFC00) != 0)

705 (
EP_DBUF_OUT
);

706 i(((
ut16_t
)(*
	`_pEPTxCou
(
bEpNum
)) & 0x03FF) != 0)

707 (
EP_DBUF_IN
);

709 (
EP_DBUF_ERR
);

710 
	}
}

719 
	$FeUrBufr
(
ut8_t
 
bEpNum
, ut8_
bD
)

721 i(
bD
 =
EP_DBUF_OUT
)

723 
	`_ToggDTOG_TX
(
bEpNum
);

725 i(
bD
 =
EP_DBUF_IN
)

727 
	`_ToggDTOG_RX
(
bEpNum
);

729 
	}
}

738 
ut16_t
 
	$ToWd
(
ut8_t
 
bh
, ut8_
bl
)

740 
ut16_t
 
wR
;

741 
wR
 = (
ut16_t
)
bl
 | ((ut16_t)
bh
 << 8);

742 (
wR
);

743 
	}
}

751 
ut16_t
 
	$BySw
(
ut16_t
 
wSwW
)

753 
ut8_t
 
bTemp
;

754 
ut16_t
 
wR
;

755 
bTemp
 = (
ut8_t
)(
wSwW
 & 0xff);

756 
wR
 = (
wSwW
 >> 8| ((
ut16_t
)
bTemp
 << 8);

757 (
wR
);

758 
	}
}

	@src/lib/STM32_USB-FS-Device_Driver/src/usb_sil.c

31 
	~"usb_lib.h
"

48 
ut32_t
 
	$USB_SIL_In
()

52 
	`_SISTR
(0);

53 
wIru_Mask
 = 
IMR_MSK
;

55 
	`_SCNTR
(
wIru_Mask
);

57 
	}
}

69 
ut32_t
 
	$USB_SIL_Wre
(
ut8_t
 
bEpAddr
, ut8_t* 
pBufrPor
, 
ut32_t
 
wBufrSize
)

72 
	`UrToPMABufrCy
(
pBufrPor
, 
	`GEPTxAddr
(
bEpAddr
 & 0x7F), 
wBufrSize
);

75 
	`SEPTxCou
((
bEpAddr
 & 0x7F), 
wBufrSize
);

78 
	}
}

89 
ut32_t
 
	$USB_SIL_Rd
(
ut8_t
 
bEpAddr
, ut8_t* 
pBufrPor
)

91 
ut32_t
 
DaLgth
 = 0;

94 
DaLgth
 = 
	`GEPRxCou
(
bEpAddr
 & 0x7F);

97 
	`PMAToUrBufrCy
(
pBufrPor
, 
	`GEPRxAddr
(
bEpAddr
 & 0x7F), 
DaLgth
);

100  
DaLgth
;

101 
	}
}

	@src/lib/STM32_USB_Device_Library/Class/cdc/inc/usbd_cdc_core.h

30 #ide
__USB_CDC_CORE_H_


31 
	#__USB_CDC_CORE_H_


	)

33 
	~"usbd_ieq.h
"

48 
	#USB_CDC_CONFIG_DESC_SIZ
 (67)

	)

49 
	#USB_CDC_DESC_SIZ
 (67-9)

	)

51 
	#DEVICE_CLASS_CDC
 0x02

	)

52 
	#DEVICE_SUBCLASS_CDC
 0x00

	)

55 
	#USB_DEVICE_DESCRIPTOR_TYPE
 0x01

	)

56 
	#USB_CONFIGURATION_DESCRIPTOR_TYPE
 0x02

	)

57 
	#USB_STRING_DESCRIPTOR_TYPE
 0x03

	)

58 
	#USB_INTERFACE_DESCRIPTOR_TYPE
 0x04

	)

59 
	#USB_ENDPOINT_DESCRIPTOR_TYPE
 0x05

	)

61 
	#STANDARD_ENDPOINT_DESC_SIZE
 0x09

	)

63 
	#CDC_DATA_IN_PACKET_SIZE
 
CDC_DATA_MAX_PACKET_SIZE


	)

65 
	#CDC_DATA_OUT_PACKET_SIZE
 
CDC_DATA_MAX_PACKET_SIZE


	)

74 
	#SEND_ENCAPSULATED_COMMAND
 0x00

	)

75 
	#GET_ENCAPSULATED_RESPONSE
 0x01

	)

76 
	#SET_COMM_FEATURE
 0x02

	)

77 
	#GET_COMM_FEATURE
 0x03

	)

78 
	#CLEAR_COMM_FEATURE
 0x04

	)

79 
	#SET_LINE_CODING
 0x20

	)

80 
	#GET_LINE_CODING
 0x21

	)

81 
	#SET_CONTROL_LINE_STATE
 0x22

	)

82 
	#SEND_BREAK
 0x23

	)

83 
	#NO_CMD
 0xFF

	)

93 
	s_CDC_IF_PROP


95 
ut16_t
 (*
pIf_In
) ();

96 
ut16_t
 (*
pIf_DeIn
) ();

97 
ut16_t
 (*
pIf_Cl
(
ut32_t
 
	mCmd
, 
ut8_t
* 
	mBuf
, ut32_
	mL
);

98 
ut16_t
 (*
pIf_DaTx
(cڡ 
ut8_t
* 
	mBuf
, 
ut32_t
 
	mL
);

99 
ut16_t
 (*
pIf_DaRx
(
ut8_t
* 
	mBuf
, 
ut32_t
 
	mL
);

101 
	tCDC_IF_Pr_TyDef
;

120 
USBD_Css_cb_TyDef
 
USBD_CDC_cb
;

	@src/lib/STM32_USB_Device_Library/Class/cdc/src/usbd_cdc_core.c

67 
	~"usbd_cdc_ce.h
"

68 
	~"usbd_desc.h
"

69 
	~"usbd_q.h
"

94 
	#USB_CDC_IDLE
 0

	)

95 
	#USB_CDC_BUSY
 1

	)

96 
	#USB_CDC_ZLP
 2

	)

118 
ut8_t
 
usbd_cdc_In
 (*
pdev
, ut8_
cfgidx
);

119 
ut8_t
 
usbd_cdc_DeIn
 (*
pdev
, ut8_
cfgidx
);

120 
ut8_t
 
usbd_cdc_Sup
 (*
pdev
, 
USB_SETUP_REQ
 *
q
);

121 
ut8_t
 
usbd_cdc_EP0_RxRdy
 (*
pdev
);

122 
ut8_t
 
usbd_cdc_DaIn
 (*
pdev
, ut8_
num
);

123 
ut8_t
 
usbd_cdc_DaOut
 (*
pdev
, ut8_
num
);

124 
ut8_t
 
usbd_cdc_SOF
 (*
pdev
);

129 
Hd_USBAsynchXr
 (*
pdev
);

130 
ut8_t
 *
USBD_cdc_GCfgDesc
 (ut8_
d
, 
ut16_t
 *
ngth
);

131 #ifde
USE_USB_OTG_HS


132 
ut8_t
 *
USBD_cdc_GOthCfgDesc
 (ut8_
d
, 
ut16_t
 *
ngth
);

141 
CDC_IF_Pr_TyDef
 
APP_FOPS
;

142 
ut8_t
 
USBD_DeviDesc
 [
USB_SIZ_DEVICE_DESC
];

144 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


145 #i
defed
 ( 
__ICCARM__
 )

146 #agm
da_ignmt
=4

149 
__ALIGN_BEGIN
 
ut8_t
 
	gusbd_cdc_CfgDesc
 [
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 ;

151 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


152 #i
defed
 ( 
__ICCARM__
 )

153 #agm
da_ignmt
=4

156 
__ALIGN_BEGIN
 
ut8_t
 
	gusbd_cdc_OthCfgDesc
 [
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 ;

158 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


159 #i
defed
 ( 
__ICCARM__
 )

160 #agm
da_ignmt
=4

163 
__ALIGN_BEGIN
 
__IO
 
ut32_t
 
usbd_cdc_AS
 
	g__ALIGN_END
 = 0;

165 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


166 #i
defed
 ( 
__ICCARM__
 )

167 #agm
da_ignmt
=4

170 
__ALIGN_BEGIN
 
ut8_t
 
	gUSB_Rx_Bufr
 [
CDC_DATA_MAX_PACKET_SIZE
] 
	g__ALIGN_END
 ;

172 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


173 #i
defed
 ( 
__ICCARM__
 )

174 #agm
da_ignmt
=4

177 
__ALIGN_BEGIN
 
ut8_t
 
	gAPP_Rx_Bufr
 [
APP_RX_DATA_SIZE
] 
	g__ALIGN_END
 ;

180 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


181 #i
defed
 ( 
__ICCARM__
 )

182 #agm
da_ignmt
=4

185 
__ALIGN_BEGIN
 
ut8_t
 
	gCmdBuff
[
CDC_CMD_PACKET_SZE
] 
	g__ALIGN_END
 ;

187 
ut32_t
 
	gAPP_Rx_r_
 = 0;

188 
ut32_t
 
	gAPP_Rx_r_out
 = 0;

189 
ut32_t
 
	gAPP_Rx_ngth
 = 0;

191 
ut8_t
 
	gUSB_Tx_S
 = 
USB_CDC_IDLE
;

193 
ut32_t
 
	gcdcCmd
 = 0xFF;

194 
ut32_t
 
	gcdcL
 = 0;

197 
USBD_Css_cb_TyDef
 
	gUSBD_CDC_cb
 =

199 
usbd_cdc_In
,

200 
usbd_cdc_DeIn
,

201 
usbd_cdc_Sup
,

202 
NULL
,

203 
usbd_cdc_EP0_RxRdy
,

204 
usbd_cdc_DaIn
,

205 
usbd_cdc_DaOut
,

206 
usbd_cdc_SOF
,

207 
NULL
,

208 
NULL
,

209 
USBD_cdc_GCfgDesc
,

210 #ifde
USE_USB_OTG_HS


211 
USBD_cdc_GOthCfgDesc
,

215 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


216 #i
defed
 ( 
__ICCARM__
 )

217 #agm
da_ignmt
=4

221 
__ALIGN_BEGIN
 
ut8_t
 
	gusbd_cdc_CfgDesc
[
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 =

225 
USB_CONFIGURATION_DESCRIPTOR_TYPE
,

226 
USB_CDC_CONFIG_DESC_SIZ
,

238 
USB_INTERFACE_DESCRIPTOR_TYPE
,

277 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

278 
CDC_CMD_EP
,

280 
LOBYTE
(
CDC_CMD_PACKET_SZE
),

281 
HIBYTE
(
CDC_CMD_PACKET_SZE
),

282 #ifde
USE_USB_OTG_HS


292 
USB_INTERFACE_DESCRIPTOR_TYPE
,

303 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

304 
CDC_OUT_EP
,

306 
LOBYTE
(
CDC_DATA_MAX_PACKET_SIZE
),

307 
HIBYTE
(
CDC_DATA_MAX_PACKET_SIZE
),

312 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

313 
CDC_IN_EP
,

315 
LOBYTE
(
CDC_DATA_MAX_PACKET_SIZE
),

316 
HIBYTE
(
CDC_DATA_MAX_PACKET_SIZE
),

320 #ifde
USE_USB_OTG_HS


321 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


322 #i
defed
 ( 
__ICCARM__
 )

323 #agm
da_ignmt
=4

326 
__ALIGN_BEGIN
 
ut8_t
 
	gusbd_cdc_OthCfgDesc
[
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 =

329 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
,

330 
USB_CDC_CONFIG_DESC_SIZ
,

340 
USB_INTERFACE_DESCRIPTOR_TYPE
,

379 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

380 
CDC_CMD_EP
,

382 
LOBYTE
(
CDC_CMD_PACKET_SZE
),

383 
HIBYTE
(
CDC_CMD_PACKET_SZE
),

390 
USB_INTERFACE_DESCRIPTOR_TYPE
,

401 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

402 
CDC_OUT_EP
,

410 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

411 
CDC_IN_EP
,

434 
ut8_t
 
	$usbd_cdc_In
 (*
pdev
,

435 
ut8_t
 
cfgidx
)

437 
ut8_t
 *
pbuf
;

439 ()
pdev
;

440 ()
cfgidx
;

442 
	`DCD_EP_On
(
pdev
,

443 
CDC_IN_EP
,

444 
CDC_DATA_IN_PACKET_SIZE
,

445 
USB_OTG_EP_BULK
);

448 
	`DCD_EP_On
(
pdev
,

449 
CDC_OUT_EP
,

450 
CDC_DATA_OUT_PACKET_SIZE
,

451 
USB_OTG_EP_BULK
);

454 
	`DCD_EP_On
(
pdev
,

455 
CDC_CMD_EP
,

456 
CDC_CMD_PACKET_SZE
,

457 
USB_OTG_EP_INT
);

459 
pbuf
 = (
ut8_t
 *)
USBD_DeviDesc
;

460 
pbuf
[4] = 
DEVICE_CLASS_CDC
;

461 
pbuf
[5] = 
DEVICE_SUBCLASS_CDC
;

464 
APP_FOPS
.
	`pIf_In
();

467 
	`DCD_EP_PRx
(
pdev
,

468 
CDC_OUT_EP
,

469 (
ut8_t
*)(
USB_Rx_Bufr
),

470 
CDC_DATA_OUT_PACKET_SIZE
);

472  
USBD_OK
;

473 
	}
}

482 
ut8_t
 
	$usbd_cdc_DeIn
 (*
pdev
,

483 
ut8_t
 
cfgidx
)

485 ()
pdev
;

486 ()
cfgidx
;

488 
	`DCD_EP_Clo
(
pdev
,

489 
CDC_IN_EP
);

492 
	`DCD_EP_Clo
(
pdev
,

493 
CDC_OUT_EP
);

496 
	`DCD_EP_Clo
(
pdev
,

497 
CDC_CMD_EP
);

500 
APP_FOPS
.
	`pIf_DeIn
();

502  
USBD_OK
;

503 
	}
}

512 
ut8_t
 
	$usbd_cdc_Sup
 (*
pdev
,

513 
USB_SETUP_REQ
 *
q
)

515 
q
->
bmReque
 & 
USB_REQ_TYPE_MASK
)

518 
USB_REQ_TYPE_CLASS
 :

520 i(
q
->
wLgth
)

523 i(
q
->
bmReque
 & 0x80)

526 
APP_FOPS
.
	`pIf_Cl
(
q
->
bReque
, 
CmdBuff
,eq->
wLgth
);

529 
	`USBD_CSdDa
 (
pdev
,

530 
CmdBuff
,

531 
q
->
wLgth
);

536 
cdcCmd
 = 
q
->
bReque
;

537 
cdcL
 = 
q
->
wLgth
;

542 
	`USBD_CPRx
 (
pdev
,

543 
CmdBuff
,

544 
q
->
wLgth
);

550 
APP_FOPS
.
	`pIf_Cl
(
q
->
bReque
, 
NULL
, 0);

553  
USBD_OK
;

556 
	`USBD_CE
 (
pdev
, 
q
);

557  
USBD_FAIL
;

560 
USB_REQ_TYPE_STANDARD
:

561 
q
->
bReque
)

563 
USB_REQ_GET_DESCRIPTOR
:

564 
	`USBD_CE
 (
pdev
, 
q
);

565  
USBD_FAIL
;

567 
USB_REQ_GET_INTERFACE
 :

568 
	`USBD_CSdDa
 (
pdev
,

569 (
ut8_t
 *)&
usbd_cdc_AS
,

573 
USB_REQ_SET_INTERFACE
 :

574 i((
ut8_t
)(
q
->
wVue
< 
USBD_ITF_MAX_NUM
)

576 
usbd_cdc_AS
 = (
ut8_t
)(
q
->
wVue
);

581 
	`USBD_CE
 (
pdev
, 
q
);

586  
USBD_OK
;

587 
	}
}

595 
ut8_t
 
	$usbd_cdc_EP0_RxRdy
 (*
pdev
)

597 ()
pdev
;

598 i(
cdcCmd
 !
NO_CMD
)

601 
APP_FOPS
.
	`pIf_Cl
(
cdcCmd
, 
CmdBuff
, 
cdcL
);

604 
cdcCmd
 = 
NO_CMD
;

607  
USBD_OK
;

608 
	}
}

618 
ut8_t
 
	$usbd_cdc_DaIn
 (*
pdev
, 
ut8_t
 
num
)

620 ()
pdev
;

621 ()
num
;

622 
ut16_t
 
USB_Tx_r
;

623 
ut16_t
 
USB_Tx_ngth
;

625 i(
USB_Tx_S
 =
USB_CDC_BUSY
)

627 i(
APP_Rx_ngth
 == 0)

629 
USB_Tx_S
 = 
USB_CDC_IDLE
;

633 i(
APP_Rx_ngth
 > 
CDC_DATA_IN_PACKET_SIZE
){

634 
USB_Tx_r
 = 
APP_Rx_r_out
;

635 
USB_Tx_ngth
 = 
CDC_DATA_IN_PACKET_SIZE
;

637 
APP_Rx_r_out
 +
CDC_DATA_IN_PACKET_SIZE
;

638 
APP_Rx_ngth
 -
CDC_DATA_IN_PACKET_SIZE
;

642 
USB_Tx_r
 = 
APP_Rx_r_out
;

643 
USB_Tx_ngth
 = 
APP_Rx_ngth
;

645 
APP_Rx_r_out
 +
APP_Rx_ngth
;

646 
APP_Rx_ngth
 = 0;

647 if(
USB_Tx_ngth
 =
CDC_DATA_IN_PACKET_SIZE
)

649 
USB_Tx_S
 = 
USB_CDC_ZLP
;

654 
	`DCD_EP_Tx
 (
pdev
,

655 
CDC_IN_EP
,

656 (
ut8_t
*)&
APP_Rx_Bufr
[
USB_Tx_r
],

657 
USB_Tx_ngth
);

658  
USBD_OK
;

663 i(
USB_Tx_S
 =
USB_CDC_ZLP
)

666 
	`DCD_EP_Tx
 (
pdev
,

667 
CDC_IN_EP
,

668 
NULL
,

671 
USB_Tx_S
 = 
USB_CDC_IDLE
;

673  
USBD_OK
;

674 
	}
}

683 
ut8_t
 
	$usbd_cdc_DaOut
 (*
pdev
, 
ut8_t
 
num
)

685 
ut16_t
 
USB_Rx_C
;

688 
USB_Rx_C
 = ((
USB_OTG_CORE_HANDLE
*)
pdev
)->
dev
.
out_
[
num
].
xr_cou
;

692 
APP_FOPS
.
	`pIf_DaRx
(
USB_Rx_Bufr
, 
USB_Rx_C
);

695 
	`DCD_EP_PRx
(
pdev
,

696 
CDC_OUT_EP
,

697 (
ut8_t
*)(
USB_Rx_Bufr
),

698 
CDC_DATA_OUT_PACKET_SIZE
);

700  
USBD_OK
;

701 
	}
}

710 
ut8_t
 
	$usbd_cdc_SOF
 (*
pdev
)

712 
ut32_t
 
FmeCou
 = 0;

714 i(
FmeCou
++ =
CDC_IN_FRAME_INTERVAL
)

717 
FmeCou
 = 0;

720 
	`Hd_USBAsynchXr
(
pdev
);

723  
USBD_OK
;

724 
	}
}

732 
	$Hd_USBAsynchXr
 (*
pdev
)

734 
ut16_t
 
USB_Tx_r
;

735 
ut16_t
 
USB_Tx_ngth
;

737 if(
USB_Tx_S
 =
USB_CDC_IDLE
)

739 i(
APP_Rx_r_out
 =
APP_RX_DATA_SIZE
)

741 
APP_Rx_r_out
 = 0;

744 if(
APP_Rx_r_out
 =
APP_Rx_r_
)

746 
USB_Tx_S
 = 
USB_CDC_IDLE
;

750 if(
APP_Rx_r_out
 > 
APP_Rx_r_
)

752 
APP_Rx_ngth
 = 
APP_RX_DATA_SIZE
 - 
APP_Rx_r_out
;

757 
APP_Rx_ngth
 = 
APP_Rx_r_
 - 
APP_Rx_r_out
;

760 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


761 
APP_Rx_ngth
 &= ~0x03;

764 i(
APP_Rx_ngth
 > 
CDC_DATA_IN_PACKET_SIZE
)

766 
USB_Tx_r
 = 
APP_Rx_r_out
;

767 
USB_Tx_ngth
 = 
CDC_DATA_IN_PACKET_SIZE
;

769 
APP_Rx_r_out
 +
CDC_DATA_IN_PACKET_SIZE
;

770 
APP_Rx_ngth
 -
CDC_DATA_IN_PACKET_SIZE
;

771 
USB_Tx_S
 = 
USB_CDC_BUSY
;

775 
USB_Tx_r
 = 
APP_Rx_r_out
;

776 
USB_Tx_ngth
 = 
APP_Rx_ngth
;

778 
APP_Rx_r_out
 +
APP_Rx_ngth
;

779 
APP_Rx_ngth
 = 0;

780 if(
USB_Tx_ngth
 =
CDC_DATA_IN_PACKET_SIZE
)

782 
USB_Tx_S
 = 
USB_CDC_ZLP
;

786 
USB_Tx_S
 = 
USB_CDC_BUSY
;

790 
	`DCD_EP_Tx
 (
pdev
,

791 
CDC_IN_EP
,

792 (
ut8_t
*)&
APP_Rx_Bufr
[
USB_Tx_r
],

793 
USB_Tx_ngth
);

795 
	}
}

804 
ut8_t
 *
	$USBD_cdc_GCfgDesc
 (
ut8_t
 
d
, 
ut16_t
 *
ngth
)

806 ()
d
;

807 *
ngth
 =  (
usbd_cdc_CfgDesc
);

808  
usbd_cdc_CfgDesc
;

809 
	}
}

818 #ifde
USE_USB_OTG_HS


819 
ut8_t
 *
	$USBD_cdc_GOthCfgDesc
 (
ut8_t
 
d
, 
ut16_t
 *
ngth
)

821 *
ngth
 =  (
usbd_cdc_OthCfgDesc
);

822  
usbd_cdc_OthCfgDesc
;

823 
	}
}

	@src/lib/STM32_USB_Device_Library/Core/inc/usbd_conf_template.h

29 #ide
__USBD_CONF__H__


30 
	#__USBD_CONF__H__


	)

33 
	~"usb_cf.h
"

38 
	#USE_USB_OTG_HS


	)

40 
	#USBD_CFG_MAX_NUM
 1

	)

41 
	#USB_MAX_STR_DESC_SIZ
 64

	)

42 
	#USBD_EP0_MAX_PACKET_SIZE
 64

	)

	@src/lib/STM32_USB_Device_Library/Core/inc/usbd_core.h

29 #ide
__USBD_CORE_H


30 
	#__USBD_CORE_H


	)

33 
	~"usb_dcd.h
"

34 
	~"usbd_def.h
"

35 
	~"usbd_cf.h
"

52 
	mUSBD_OK
 = 0,

53 
	mUSBD_BUSY
,

54 
	mUSBD_FAIL
,

55 }
	tUSBD_Stus
;

91 
USBD_In
(
USB_OTG_CORE_HANDLE
 *
pdev
,

92 
USB_OTG_CORE_ID_TyDef
 
ceID
,

93 
USBD_DEVICE
 *
pDevi
,

94 
USBD_Css_cb_TyDef
 *
ass_cb
,

95 
USBD_U_cb_TyDef
 *
u_cb
);

97 
USBD_Stus
 
USBD_DeIn
(
USB_OTG_CORE_HANDLE
 *
pdev
);

99 
USBD_Stus
 
USBD_CCfg
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
cfgidx
);

101 
USBD_Stus
 
USBD_SCfg
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
cfgidx
);

	@src/lib/STM32_USB_Device_Library/Core/inc/usbd_def.h

30 #ide
__USBD_DEF_H


31 
	#__USBD_DEF_H


	)

34 
	~"usbd_cf.h
"

49 #ide
NULL


50 
	#NULL
 0

	)

53 
	#USB_LEN_DEV_QUALIFIER_DESC
 0x0A

	)

54 
	#USB_LEN_DEV_DESC
 0x12

	)

55 
	#USB_LEN_CFG_DESC
 0x09

	)

56 
	#USB_LEN_IF_DESC
 0x09

	)

57 
	#USB_LEN_EP_DESC
 0x07

	)

58 
	#USB_LEN_OTG_DESC
 0x03

	)

60 
	#USBD_IDX_LANGID_STR
 0x00

	)

61 
	#USBD_IDX_MFC_STR
 0x01

	)

62 
	#USBD_IDX_PRODUCT_STR
 0x02

	)

63 
	#USBD_IDX_SERIAL_STR
 0x03

	)

64 
	#USBD_IDX_CONFIG_STR
 0x04

	)

65 
	#USBD_IDX_INTERFACE_STR
 0x05

	)

67 
	#USB_REQ_TYPE_STANDARD
 0x00

	)

68 
	#USB_REQ_TYPE_CLASS
 0x20

	)

69 
	#USB_REQ_TYPE_VENDOR
 0x40

	)

70 
	#USB_REQ_TYPE_MASK
 0x60

	)

72 
	#USB_REQ_RECIPIENT_DEVICE
 0x00

	)

73 
	#USB_REQ_RECIPIENT_INTERFACE
 0x01

	)

74 
	#USB_REQ_RECIPIENT_ENDPOINT
 0x02

	)

75 
	#USB_REQ_RECIPIENT_MASK
 0x03

	)

77 
	#USB_REQ_GET_STATUS
 0x00

	)

78 
	#USB_REQ_CLEAR_FEATURE
 0x01

	)

79 
	#USB_REQ_SET_FEATURE
 0x03

	)

80 
	#USB_REQ_SET_ADDRESS
 0x05

	)

81 
	#USB_REQ_GET_DESCRIPTOR
 0x06

	)

82 
	#USB_REQ_SET_DESCRIPTOR
 0x07

	)

83 
	#USB_REQ_GET_CONFIGURATION
 0x08

	)

84 
	#USB_REQ_SET_CONFIGURATION
 0x09

	)

85 
	#USB_REQ_GET_INTERFACE
 0x0A

	)

86 
	#USB_REQ_SET_INTERFACE
 0x0B

	)

87 
	#USB_REQ_SYNCH_FRAME
 0x0C

	)

89 
	#USB_DESC_TYPE_DEVICE
 1

	)

90 
	#USB_DESC_TYPE_CONFIGURATION
 2

	)

91 
	#USB_DESC_TYPE_STRING
 3

	)

92 
	#USB_DESC_TYPE_INTERFACE
 4

	)

93 
	#USB_DESC_TYPE_ENDPOINT
 5

	)

94 
	#USB_DESC_TYPE_DEVICE_QUALIFIER
 6

	)

95 
	#USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
 7

	)

96 
	#USB_DESC_TYPE_BOS
 0x0F

	)

98 
	#USB_CONFIG_REMOTE_WAKEUP
 2

	)

99 
	#USB_CONFIG_SELF_POWERED
 1

	)

101 
	#USB_FEATURE_EP_HALT
 0

	)

102 
	#USB_FEATURE_REMOTE_WAKEUP
 1

	)

103 
	#USB_FEATURE_TEST_MODE
 2

	)

122 
	#SWAPBYTE
(
addr
(((
ut16_t
)(*((
ut8_t
 *)(addr)))) + \

123 (((
ut16_t
)(*(((
ut8_t
 *)(
addr
)+ 1))<< 8))

	)

125 
	#LOBYTE
(
x
((
ut8_t
)((x& 0x00FF))

	)

126 
	#HIBYTE
(
x
((
ut8_t
)(((x& 0xFF00>>8))

	)

	@src/lib/STM32_USB_Device_Library/Core/inc/usbd_ioreq.h

30 #ide
__USBD_IOREQ_H_


31 
	#__USBD_IOREQ_H_


	)

34 
	~"usbd_def.h
"

35 
	~"usbd_ce.h
"

85 
USBD_Stus
 
USBD_CSdDa
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

86 
ut8_t
 *
buf
,

87 
ut16_t
 
n
);

89 
USBD_Stus
 
USBD_CCtueSdDa
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

90 
ut8_t
 *
pbuf
,

91 
ut16_t
 
n
);

93 
USBD_Stus
 
USBD_CPRx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

94 
ut8_t
 *
pbuf
,

95 
ut16_t
 
n
);

97 
USBD_Stus
 
USBD_CCtueRx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

98 
ut8_t
 *
pbuf
,

99 
ut16_t
 
n
);

101 
USBD_Stus
 
USBD_CSdStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

103 
USBD_Stus
 
USBD_CReiveStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

105 
ut16_t
 
USBD_GRxCou
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

106 
ut8_t
 
num
);

	@src/lib/STM32_USB_Device_Library/Core/inc/usbd_req.h

30 #ide
__USB_REQUEST_H_


31 
	#__USB_REQUEST_H_


	)

34 
	~"usbd_def.h
"

35 
	~"usbd_ce.h
"

36 
	~"usbd_cf.h
"

83 
USBD_Stus
 
USBD_StdDevReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
q
);

84 
USBD_Stus
 
USBD_StdItfReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
q
);

85 
USBD_Stus
 
USBD_StdEPReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
q
);

86 
USBD_PSupReque

USB_OTG_CORE_HANDLE
 *
pdev
,

87 
USB_SETUP_REQ
 *
q
);

89 
USBD_CE

USB_OTG_CORE_HANDLE
 *
pdev
,

90 
USB_SETUP_REQ
 *
q
);

92 
USBD_GSg
(
ut8_t
 *
desc
, ut8_*
unicode
, 
ut16_t
 *
n
);

	@src/lib/STM32_USB_Device_Library/Core/inc/usbd_usr.h

29 #ide
__USBD_USR_H__


30 
	#__USBD_USR_H__


	)

33 
	~"usbd_ieq.h
"

52 
USBD_U_cb_TyDef
 
USR_cb
;

53 
USBD_U_cb_TyDef
 
USR_FS_cb
;

54 
USBD_U_cb_TyDef
 
USR_HS_cb
;

83 
USBD_USR_In
();

84 
USBD_USR_DeviRet
 (
ut8_t
 
d
);

85 
USBD_USR_DeviCfigud
 ();

86 
USBD_USR_DeviSuded
();

87 
USBD_USR_DeviResumed
();

89 
USBD_USR_DeviCed
();

90 
USBD_USR_DeviDisced
();

92 
USBD_USR_FS_In
();

93 
USBD_USR_FS_DeviRet
 (
ut8_t
 
d
);

94 
USBD_USR_FS_DeviCfigud
 ();

95 
USBD_USR_FS_DeviSuded
();

96 
USBD_USR_FS_DeviResumed
();

98 
USBD_USR_FS_DeviCed
();

99 
USBD_USR_FS_DeviDisced
();

101 
USBD_USR_HS_In
();

102 
USBD_USR_HS_DeviRet
 (
ut8_t
 
d
);

103 
USBD_USR_HS_DeviCfigud
 ();

104 
USBD_USR_HS_DeviSuded
();

105 
USBD_USR_HS_DeviResumed
();

107 
USBD_USR_HS_DeviCed
();

108 
USBD_USR_HS_DeviDisced
();

	@src/lib/STM32_USB_Device_Library/Core/src/usbd_core.c

29 
	~"usbd_ce.h
"

30 
	~"usbd_q.h
"

31 
	~"usbd_ieq.h
"

32 
	~"usb_dcd_t.h
"

33 
	~"usb_b.h
"

75 
ut8_t
 
USBD_SupSge
(
USB_OTG_CORE_HANDLE
 *
pdev
);

76 
ut8_t
 
USBD_DaOutSge
(
USB_OTG_CORE_HANDLE
 *
pdev
 , ut8_
num
);

77 
ut8_t
 
USBD_DaInSge
(
USB_OTG_CORE_HANDLE
 *
pdev
 , ut8_
num
);

78 
ut8_t
 
USBD_SOF
(
USB_OTG_CORE_HANDLE
 *
pdev
);

79 
ut8_t
 
USBD_Ret
(
USB_OTG_CORE_HANDLE
 *
pdev
);

80 
ut8_t
 
USBD_Sud
(
USB_OTG_CORE_HANDLE
 *
pdev
);

81 
ut8_t
 
USBD_Resume
(
USB_OTG_CORE_HANDLE
 *
pdev
);

82 #ifde
VBUS_SENSING_ENABLED


83 
ut8_t
 
USBD_DevCed
(
USB_OTG_CORE_HANDLE
 *
pdev
);

84 
ut8_t
 
USBD_DevDisced
(
USB_OTG_CORE_HANDLE
 *
pdev
);

86 
ut8_t
 
USBD_IsoINIncome
(
USB_OTG_CORE_HANDLE
 *
pdev
);

87 
ut8_t
 
USBD_IsoOUTIncome
(
USB_OTG_CORE_HANDLE
 *
pdev
);

88 
ut8_t
 
USBD_RunTeMode
 (
USB_OTG_CORE_HANDLE
 *
pdev
) ;

97 
__IO
 
USB_OTG_DCTL_TyDef
 
	gSET_TEST_MODE
;

99 
USBD_DCD_INT_cb_TyDef
 
	gUSBD_DCD_INT_cb
 =

101 
USBD_DaOutSge
,

102 
USBD_DaInSge
,

103 
USBD_SupSge
,

104 
USBD_SOF
,

105 
USBD_Ret
,

106 
USBD_Sud
,

107 
USBD_Resume
,

108 
USBD_IsoINIncome
,

109 
USBD_IsoOUTIncome
,

110 #ifde
VBUS_SENSING_ENABLED


111 
USBD_DevCed
,

112 
USBD_DevDisced
,

114 
NULL
,

115 
NULL
,

119 
USBD_DCD_INT_cb_TyDef
 *
	gUSBD_DCD_INT_fs
 = &
USBD_DCD_INT_cb
;

137 
	$USBD_In
(
USB_OTG_CORE_HANDLE
 *
pdev
,

138 
USB_OTG_CORE_ID_TyDef
 
ceID
,

139 
USBD_DEVICE
 *
pDevi
,

140 
USBD_Css_cb_TyDef
 *
ass_cb
,

141 
USBD_U_cb_TyDef
 *
u_cb
)

144 
	`USB_OTG_BSP_In
(
pdev
);

146 
	`USBD_DeIn
(
pdev
);

149 
pdev
->
dev
.
ass_cb
 = class_cb;

150 
pdev
->
dev
.
u_cb
 = usr_cb;

151 
pdev
->
dev
.
u_devi
 = 
pDevi
;

154 
	`DCD_In
(
pdev
 , 
ceID
);

157 
pdev
->
dev
.
u_cb
->
	`In
();

160 
	`USB_OTG_BSP_EbIru
(
pdev
);

161 
	}
}

169 
USBD_Stus
 
	$USBD_DeIn
(
USB_OTG_CORE_HANDLE
 *
pdev
)

172 ()
pdev
;

174  
USBD_OK
;

175 
	}
}

183 
ut8_t
 
	$USBD_SupSge
(
USB_OTG_CORE_HANDLE
 *
pdev
)

185 
USB_SETUP_REQ
 
q
;

187 
	`USBD_PSupReque
(
pdev
 , &
q
);

189 
q
.
bmReque
 & 0x1F)

191 
USB_REQ_RECIPIENT_DEVICE
:

192 
	`USBD_StdDevReq
 (
pdev
, &
q
);

195 
USB_REQ_RECIPIENT_INTERFACE
:

196 
	`USBD_StdItfReq
(
pdev
, &
q
);

199 
USB_REQ_RECIPIENT_ENDPOINT
:

200 
	`USBD_StdEPReq
(
pdev
, &
q
);

204 
	`DCD_EP_S
(
pdev
 , 
q
.
bmReque
 & 0x80);

207  
USBD_OK
;

208 
	}
}

217 
ut8_t
 
	$USBD_DaOutSge
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
num
)

219 
USB_OTG_EP
 *

;

221 if(
num
 == 0)

223 

 = &
pdev
->
dev
.
out_
[0];

224 i
pdev
->
dev
.
devi_e
 =
USB_OTG_EP0_DATA_OUT
)

226 if(

->
m_da_n
 >p->
maxck
)

228 

->
m_da_n
 -->
maxck
;

230 if(
pdev
->
cfg
.
dma_ab
 == 1)

233 

->
xr_buff
 +->
maxck
;

235 
	`USBD_CCtueRx
 (
pdev
,

236 

->
xr_buff
,

237 
	`MIN
(

->
m_da_n
 ,->
maxck
));

241 if((
pdev
->
dev
.
ass_cb
->
EP0_RxRdy
 !
NULL
)&&

242 (
pdev
->
dev
.
devi_us
 =
USB_OTG_CONFIGURED
))

244 
pdev
->
dev
.
ass_cb
->
	`EP0_RxRdy
(pdev);

246 
	`USBD_CSdStus
(
pdev
);

250 if((
pdev
->
dev
.
ass_cb
->
DaOut
 !
NULL
)&&

251 (
pdev
->
dev
.
devi_us
 =
USB_OTG_CONFIGURED
))

253 
pdev
->
dev
.
ass_cb
->
	`DaOut
dev, 
num
);

260  
USBD_OK
;

261 
	}
}

270 
ut8_t
 
	$USBD_DaInSge
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
num
)

272 
USB_OTG_EP
 *

;

274 if(
num
 == 0)

276 

 = &
pdev
->
dev
.
_
[0];

277 i
pdev
->
dev
.
devi_e
 =
USB_OTG_EP0_DATA_IN
)

279 if(

->
m_da_n
 >p->
maxck
)

281 

->
m_da_n
 -->
maxck
;

282 if(
pdev
->
cfg
.
dma_ab
 == 1)

285 

->
xr_buff
 +->
maxck
;

287 
	`USBD_CCtueSdDa
 (
pdev
,

288 

->
xr_buff
,

289 

->
m_da_n
);

292 
	`DCD_EP_PRx
 (
pdev
,

294 
NULL
,

299 if((

->
tٮ_da_n
 %p->
maxck
 == 0) &&

300 (

->
tٮ_da_n
 >->
maxck
) &&

301 (

->
tٮ_da_n
 <p->
l_da_n
 ))

304 
	`USBD_CCtueSdDa
(
pdev
 , 
NULL
, 0);

305 

->
l_da_n
 = 0;

308 
	`DCD_EP_PRx
 (
pdev
,

310 
NULL
,

315 if((
pdev
->
dev
.
ass_cb
->
EP0_TxSt
 !
NULL
)&&

316 (
pdev
->
dev
.
devi_us
 =
USB_OTG_CONFIGURED
))

318 
pdev
->
dev
.
ass_cb
->
	`EP0_TxSt
(pdev);

320 
	`USBD_CReiveStus
(
pdev
);

324 i(
pdev
->
dev
.
_mode
 == 1)

326 
	`USBD_RunTeMode
(
pdev
);

327 
pdev
->
dev
.
_mode
 = 0;

330 if((
pdev
->
dev
.
ass_cb
->
DaIn
 !
NULL
)&&

331 (
pdev
->
dev
.
devi_us
 =
USB_OTG_CONFIGURED
))

333 
pdev
->
dev
.
ass_cb
->
	`DaIn
dev, 
num
);

340  
USBD_OK
;

341 
	}
}

352 
ut8_t
 
	$USBD_RunTeMode
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

354 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
, 
SET_TEST_MODE
.
d32
);

355  
USBD_OK
;

356 
	}
}

365 
ut8_t
 
	$USBD_Ret
(
USB_OTG_CORE_HANDLE
 *
pdev
)

368 
	`DCD_EP_On
(
pdev
,

370 
USB_OTG_MAX_EP0_SIZE
,

371 
EP_TYPE_CTRL
);

374 
	`DCD_EP_On
(
pdev
,

376 
USB_OTG_MAX_EP0_SIZE
,

377 
EP_TYPE_CTRL
);

380 
pdev
->
dev
.
devi_us
 = 
USB_OTG_DEFAULT
;

381 
pdev
->
dev
.
u_cb
->
	`DeviRet
dev->
cfg
.
d
);

383  
USBD_OK
;

384 
	}
}

393 
ut8_t
 
	$USBD_Resume
(
USB_OTG_CORE_HANDLE
 *
pdev
)

396 
pdev
->
dev
.
u_cb
->
	`DeviResumed
();

397 
pdev
->
dev
.
devi_us
 =dev->dev.
devi_d_us
;

398 
pdev
->
dev
.
devi_us
 = 
USB_OTG_CONFIGURED
;

399  
USBD_OK
;

400 
	}
}

410 
ut8_t
 
	$USBD_Sud
(
USB_OTG_CORE_HANDLE
 *
pdev
)

412 
pdev
->
dev
.
devi_d_us
 =dev->dev.
devi_us
;

413 
pdev
->
dev
.
devi_us
 = 
USB_OTG_SUSPENDED
;

415 
pdev
->
dev
.
u_cb
->
	`DeviSuded
();

416  
USBD_OK
;

417 
	}
}

427 
ut8_t
 
	$USBD_SOF
(
USB_OTG_CORE_HANDLE
 *
pdev
)

429 if(
pdev
->
dev
.
ass_cb
->
SOF
)

431 
pdev
->
dev
.
ass_cb
->
	`SOF
(pdev);

433  
USBD_OK
;

434 
	}
}

443 
USBD_Stus
 
	$USBD_SCfg
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
cfgidx
)

445 
pdev
->
dev
.
ass_cb
->
	`In
dev, 
cfgidx
);

448 
pdev
->
dev
.
u_cb
->
	`DeviCfigud
();

449  
USBD_OK
;

450 
	}
}

459 
USBD_Stus
 
	$USBD_CCfg
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
cfgidx
)

461 
pdev
->
dev
.
ass_cb
->
	`DeIn
dev, 
cfgidx
);

462  
USBD_OK
;

463 
	}
}

471 
ut8_t
 
	$USBD_IsoINIncome
(
USB_OTG_CORE_HANDLE
 *
pdev
)

473 
pdev
->
dev
.
ass_cb
->
	`IsoINIncome
(pdev);

474  
USBD_OK
;

475 
	}
}

483 
ut8_t
 
	$USBD_IsoOUTIncome
(
USB_OTG_CORE_HANDLE
 *
pdev
)

485 
pdev
->
dev
.
ass_cb
->
	`IsoOUTIncome
(pdev);

486  
USBD_OK
;

487 
	}
}

489 #ifde
VBUS_SENSING_ENABLED


496 
ut8_t
 
	$USBD_DevCed
(
USB_OTG_CORE_HANDLE
 *
pdev
)

498 
pdev
->
dev
.
u_cb
->
	`DeviCed
();

499 
pdev
->
dev
.
ci_us
 = 1;

500  
USBD_OK
;

501 
	}
}

509 
ut8_t
 
	$USBD_DevDisced
(
USB_OTG_CORE_HANDLE
 *
pdev
)

511 
pdev
->
dev
.
u_cb
->
	`DeviDisced
();

512 
pdev
->
dev
.
ass_cb
->
	`DeIn
(pdev, 0);

513 
pdev
->
dev
.
ci_us
 = 0;

514  
USBD_OK
;

515 
	}
}

	@src/lib/STM32_USB_Device_Library/Core/src/usbd_ioreq.c

29 
	~"usbd_ieq.h
"

95 
USBD_Stus
 
	$USBD_CSdDa
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

96 
ut8_t
 *
pbuf
,

97 
ut16_t
 
n
)

99 
USBD_Stus
 
t
 = 
USBD_OK
;

101 
pdev
->
dev
.
_
[0].
tٮ_da_n
 = 
n
;

102 
pdev
->
dev
.
_
[0].
m_da_n
 = 
n
;

103 
pdev
->
dev
.
devi_e
 = 
USB_OTG_EP0_DATA_IN
;

105 
	`DCD_EP_Tx
 (
pdev
, 0, 
pbuf
, 
n
);

107  
t
;

108 
	}
}

118 
USBD_Stus
 
	$USBD_CCtueSdDa
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

119 
ut8_t
 *
pbuf
,

120 
ut16_t
 
n
)

122 
USBD_Stus
 
t
 = 
USBD_OK
;

124 
	`DCD_EP_Tx
 (
pdev
, 0, 
pbuf
, 
n
);

127  
t
;

128 
	}
}

138 
USBD_Stus
 
	$USBD_CPRx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

139 
ut8_t
 *
pbuf
,

140 
ut16_t
 
n
)

142 
USBD_Stus
 
t
 = 
USBD_OK
;

144 
pdev
->
dev
.
out_
[0].
tٮ_da_n
 = 
n
;

145 
pdev
->
dev
.
out_
[0].
m_da_n
 = 
n
;

146 
pdev
->
dev
.
devi_e
 = 
USB_OTG_EP0_DATA_OUT
;

148 
	`DCD_EP_PRx
 (
pdev
,

150 
pbuf
,

151 
n
);

154  
t
;

155 
	}
}

165 
USBD_Stus
 
	$USBD_CCtueRx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

166 
ut8_t
 *
pbuf
,

167 
ut16_t
 
n
)

169 
USBD_Stus
 
t
 = 
USBD_OK
;

171 
	`DCD_EP_PRx
 (
pdev
,

173 
pbuf
,

174 
n
);

175  
t
;

176 
	}
}

183 
USBD_Stus
 
	$USBD_CSdStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

185 
USBD_Stus
 
t
 = 
USBD_OK
;

186 
pdev
->
dev
.
devi_e
 = 
USB_OTG_EP0_STATUS_IN
;

187 
	`DCD_EP_Tx
 (
pdev
,

189 
NULL
,

192 
	`USB_OTG_EP0_OutS
(
pdev
);

194  
t
;

195 
	}
}

203 
USBD_Stus
 
	$USBD_CReiveStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

205 
USBD_Stus
 
t
 = 
USBD_OK
;

206 
pdev
->
dev
.
devi_e
 = 
USB_OTG_EP0_STATUS_OUT
;

207 
	`DCD_EP_PRx
 ( 
pdev
,

209 
NULL
,

212 
	`USB_OTG_EP0_OutS
(
pdev
);

214  
t
;

215 
	}
}

225 
ut16_t
 
	$USBD_GRxCou
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
num
)

227  
pdev
->
dev
.
out_
[
num
].
xr_cou
;

228 
	}
}

	@src/lib/STM32_USB_Device_Library/Core/src/usbd_req.c

29 
	~"usbd_q.h
"

30 
	~"usbd_ieq.h
"

31 
	~"usbd_desc.h
"

72 
__IO
 
USB_OTG_DCTL_TyDef
 
SET_TEST_MODE
;

74 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


75 #i
defed
 ( 
__ICCARM__
 )

76 #agm
da_ignmt
=4

79 
__ALIGN_BEGIN
 
ut32_t
 
USBD__us
 
	g__ALIGN_END
 = 0;

81 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


82 #i
defed
 ( 
__ICCARM__
 )

83 #agm
da_ignmt
=4

86 
__ALIGN_BEGIN
 
ut32_t
 
USBD_deu_cfg
 
	g__ALIGN_END
 = 0;

88 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


89 #i
defed
 ( 
__ICCARM__
 )

90 #agm
da_ignmt
=4

93 
__ALIGN_BEGIN
 
ut32_t
 
USBD_cfg_us
 
	g__ALIGN_END
 = 0;

95 
__ALIGN_BEGIN
 
ut8_t
 
	gUSBD_SDesc
[
USB_MAX_STR_DESC_SIZ
] 
	g__ALIGN_END
 ;

104 
USBD_GDest
(
USB_OTG_CORE_HANDLE
 *
pdev
,

105 
USB_SETUP_REQ
 *
q
);

107 
USBD_SAddss
(
USB_OTG_CORE_HANDLE
 *
pdev
,

108 
USB_SETUP_REQ
 *
q
);

110 
USBD_SCfig
(
USB_OTG_CORE_HANDLE
 *
pdev
,

111 
USB_SETUP_REQ
 *
q
);

113 
USBD_GCfig
(
USB_OTG_CORE_HANDLE
 *
pdev
,

114 
USB_SETUP_REQ
 *
q
);

116 
USBD_GStus
(
USB_OTG_CORE_HANDLE
 *
pdev
,

117 
USB_SETUP_REQ
 *
q
);

119 
USBD_SFtu
(
USB_OTG_CORE_HANDLE
 *
pdev
,

120 
USB_SETUP_REQ
 *
q
);

122 
USBD_CFtu
(
USB_OTG_CORE_HANDLE
 *
pdev
,

123 
USB_SETUP_REQ
 *
q
);

125 
ut8_t
 
USBD_GL
(ut8_*
buf
);

143 
USBD_Stus
 
	$USBD_StdDevReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
q
)

145 
USBD_Stus
 
t
 = 
USBD_OK
;

147 
q
->
bReque
)

149 
USB_REQ_GET_DESCRIPTOR
:

151 
	`USBD_GDest
 (
pdev
, 
q
) ;

154 
USB_REQ_SET_ADDRESS
:

155 
	`USBD_SAddss
(
pdev
, 
q
);

158 
USB_REQ_SET_CONFIGURATION
:

159 
	`USBD_SCfig
 (
pdev
 , 
q
);

162 
USB_REQ_GET_CONFIGURATION
:

163 
	`USBD_GCfig
 (
pdev
 , 
q
);

166 
USB_REQ_GET_STATUS
:

167 
	`USBD_GStus
 (
pdev
 , 
q
);

171 
USB_REQ_SET_FEATURE
:

172 
	`USBD_SFtu
 (
pdev
 , 
q
);

175 
USB_REQ_CLEAR_FEATURE
:

176 
	`USBD_CFtu
 (
pdev
 , 
q
);

180 
	`USBD_CE
(
pdev
 , 
q
);

184  
t
;

185 
	}
}

194 
USBD_Stus
 
	$USBD_StdItfReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
q
)

196 
USBD_Stus
 
t
 = 
USBD_OK
;

198 
pdev
->
dev
.
devi_us
)

200 
USB_OTG_CONFIGURED
:

202 i(
	`LOBYTE
(
q
->
wIndex
<
USBD_ITF_MAX_NUM
)

204 
pdev
->
dev
.
ass_cb
->
	`Sup
 (pdev, 
q
);

206 if((
q
->
wLgth
 =0)&& (
t
 =
USBD_OK
))

208 
	`USBD_CSdStus
(
pdev
);

213 
	`USBD_CE
(
pdev
 , 
q
);

218 
	`USBD_CE
(
pdev
 , 
q
);

221  
t
;

222 
	}
}

231 
USBD_Stus
 
	$USBD_StdEPReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
q
)

234 
ut8_t
 
_addr
;

235 
USBD_Stus
 
t
 = 
USBD_OK
;

237 
_addr
 = 
	`LOBYTE
(
q
->
wIndex
);

240 i((
q
->
bmReque
 & 
USB_REQ_TYPE_MASK
=
USB_REQ_TYPE_CLASS
)

242 
pdev
->
dev
.
ass_cb
->
	`Sup
 (pdev, 
q
);

243  
t
;

246 
q
->
bReque
)

248 
USB_REQ_SET_FEATURE
 :

250 
pdev
->
dev
.
devi_us
)

252 
USB_OTG_ADDRESSED
:

253 i((
_addr
 != 0x00) && (ep_addr != 0x80))

255 
	`DCD_EP_S
(
pdev
 , 
_addr
);

259 
USB_OTG_CONFIGURED
:

260 i(
q
->
wVue
 =
USB_FEATURE_EP_HALT
)

262 i((
_addr
 != 0x00) && (ep_addr != 0x80))

264 
	`DCD_EP_S
(
pdev
 , 
_addr
);

268 
pdev
->
dev
.
ass_cb
->
	`Sup
 (pdev, 
q
);

269 
	`USBD_CSdStus
(
pdev
);

274 
	`USBD_CE
(
pdev
 , 
q
);

279 
USB_REQ_CLEAR_FEATURE
 :

281 
pdev
->
dev
.
devi_us
)

283 
USB_OTG_ADDRESSED
:

284 i((
_addr
 != 0x00) && (ep_addr != 0x80))

286 
	`DCD_EP_S
(
pdev
 , 
_addr
);

290 
USB_OTG_CONFIGURED
:

291 i(
q
->
wVue
 =
USB_FEATURE_EP_HALT
)

293 i((
_addr
 != 0x00) && (ep_addr != 0x80))

295 
	`DCD_EP_CS
(
pdev
 , 
_addr
);

296 
pdev
->
dev
.
ass_cb
->
	`Sup
 (pdev, 
q
);

298 
	`USBD_CSdStus
(
pdev
);

303 
	`USBD_CE
(
pdev
 , 
q
);

308 
USB_REQ_GET_STATUS
:

309 
pdev
->
dev
.
devi_us
)

311 
USB_OTG_ADDRESSED
:

312 i((
_addr
 != 0x00) && (ep_addr != 0x80))

314 
	`DCD_EP_S
(
pdev
 , 
_addr
);

318 
USB_OTG_CONFIGURED
:

321 i((
_addr
 & 0x80)== 0x80)

323 if(
pdev
->
dev
.
_
[
_addr
 & 0x7F].
is_l
)

325 
USBD__us
 = 0x0001;

329 
USBD__us
 = 0x0000;

332 i((
_addr
 & 0x80)== 0x00)

334 if(
pdev
->
dev
.
out_
[
_addr
].
is_l
)

336 
USBD__us
 = 0x0001;

341 
USBD__us
 = 0x0000;

350 
	`USBD_CSdDa
 (
pdev
,

351 (
ut8_t
 *)&
USBD__us
,

356 
	`USBD_CE
(
pdev
 , 
q
);

364  
t
;

365 
	}
}

373 
	$USBD_GDest
(
USB_OTG_CORE_HANDLE
 *
pdev
,

374 
USB_SETUP_REQ
 *
q
)

376 
ut16_t
 
n
;

377 
ut8_t
 *
pbuf
;

378 
n
 = 
q
->
wLgth
 ;

380 
q
->
wVue
 >> 8)

382 #i(
USBD_LPM_ENABLED
 == 1)

383 
USB_DESC_TYPE_BOS
:

384 
pbuf
 = 
pdev
->
pDesc
->
	`GBOSDest
dev->
dev_d
, &
n
);

387 
USB_DESC_TYPE_DEVICE
:

388 
pbuf
 = 
pdev
->
dev
.
u_devi
->
	`GDeviDest
dev->
cfg
.
d
, &
n
);

391 
USB_DESC_TYPE_CONFIGURATION
:

392 
pbuf
 = (
ut8_t
 *)
pdev
->
dev
.
ass_cb
->
	`GCfigDest
dev->
cfg
.
d
, &
n
);

393 #ifde
USB_OTG_HS_CORE


394 if((
pdev
->
cfg
.
d
 =
USB_OTG_SPEED_FULL
 )&&

395 (
pdev
->
cfg
.
phy_
 =
USB_OTG_ULPI_PHY
))

397 
pbuf
 = (
ut8_t
 *)
pdev
->
dev
.
ass_cb
->
	`GOthCfigDest
dev->
cfg
.
d
, &
n
);

400 
pbuf
[1] = 
USB_DESC_TYPE_CONFIGURATION
;

401 
pdev
->
dev
.
pCfig_dest
 = 
pbuf
;

404 
USB_DESC_TYPE_STRING
:

405 (
ut8_t
)(
q
->
wVue
))

407 
USBD_IDX_LANGID_STR
:

408 
pbuf
 = 
pdev
->
dev
.
u_devi
->
	`GLgIDSDest
dev->
cfg
.
d
, &
n
);

411 
USBD_IDX_MFC_STR
:

412 
pbuf
 = 
pdev
->
dev
.
u_devi
->
	`GMuurSDest
dev->
cfg
.
d
, &
n
);

415 
USBD_IDX_PRODUCT_STR
:

416 
pbuf
 = 
pdev
->
dev
.
u_devi
->
	`GProduSDest
dev->
cfg
.
d
, &
n
);

419 
USBD_IDX_SERIAL_STR
:

420 
pbuf
 = 
pdev
->
dev
.
u_devi
->
	`GSlSDest
dev->
cfg
.
d
, &
n
);

423 
USBD_IDX_CONFIG_STR
:

424 
pbuf
 = 
pdev
->
dev
.
u_devi
->
	`GCfigutiSDest
dev->
cfg
.
d
, &
n
);

427 
USBD_IDX_INTERFACE_STR
:

428 
pbuf
 = 
pdev
->
dev
.
u_devi
->
	`GISDest
dev->
cfg
.
d
, &
n
);

432 #ifde
USB_SUPPORT_USER_STRING_DESC


433 
pbuf
 = 
pdev
->
dev
.
ass_cb
->
	`GUSDest
dev->
cfg
.
d
, (
q
->
wVue
, &
n
);

436 
	`USBD_CE
(
pdev
 , 
q
);

441 
USB_DESC_TYPE_DEVICE_QUALIFIER
:

442 #ifde
USB_OTG_HS_CORE


443 if(
pdev
->
cfg
.
d
 =
USB_OTG_SPEED_HIGH
 )

446 
pbuf
 = (
ut8_t
 *)
pdev
->
dev
.
ass_cb
->
	`GCfigDest
dev->
cfg
.
d
, &
n
);

448 
USBD_DeviQuifrDesc
[4]
pbuf
[14];

449 
USBD_DeviQuifrDesc
[5]
pbuf
[15];

450 
USBD_DeviQuifrDesc
[6]
pbuf
[16];

452 
pbuf
 = 
USBD_DeviQuifrDesc
;

453 
n
 = 
USB_LEN_DEV_QUALIFIER_DESC
;

458 
	`USBD_CE
(
pdev
 , 
q
);

462 
	`USBD_CE
(
pdev
 , 
q
);

466 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
:

467 #ifde
USB_OTG_HS_CORE


469 if(
pdev
->
cfg
.
d
 =
USB_OTG_SPEED_HIGH
 )

471 
pbuf
 = (
ut8_t
 *)
pdev
->
dev
.
ass_cb
->
	`GOthCfigDest
dev->
cfg
.
d
, &
n
);

472 
pbuf
[1] = 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
;

477 
	`USBD_CE
(
pdev
 , 
q
);

481 
	`USBD_CE
(
pdev
 , 
q
);

485 
	`USBD_CE
(
pdev
 , 
q
);

489 if((
n
 !0)&& (
q
->
wLgth
 != 0))

492 
n
 = 
	`MIN
֒ , 
q
->
wLgth
);

494 
	`USBD_CSdDa
 (
pdev
,

495 
pbuf
,

496 
n
);

499 
	}
}

508 
	$USBD_SAddss
(
USB_OTG_CORE_HANDLE
 *
pdev
,

509 
USB_SETUP_REQ
 *
q
)

511 
ut8_t
 
dev_addr
;

513 i((
q
->
wIndex
 =0&& (q->
wLgth
 == 0))

515 
dev_addr
 = (
ut8_t
)(
q
->
wVue
) & 0x7F;

517 i(
pdev
->
dev
.
devi_us
 =
USB_OTG_CONFIGURED
)

519 
	`USBD_CE
(
pdev
 , 
q
);

523 
pdev
->
dev
.
devi_addss
 = 
dev_addr
;

524 
	`DCD_EP_SAddss
(
pdev
, 
dev_addr
);

525 
	`USBD_CSdStus
(
pdev
);

527 i(
dev_addr
 != 0)

529 
pdev
->
dev
.
devi_us
 = 
USB_OTG_ADDRESSED
;

533 
pdev
->
dev
.
devi_us
 = 
USB_OTG_DEFAULT
;

539 
	`USBD_CE
(
pdev
 , 
q
);

541 
	}
}

550 
	$USBD_SCfig
(
USB_OTG_CORE_HANDLE
 *
pdev
,

551 
USB_SETUP_REQ
 *
q
)

554 
ut8_t
 
cfgidx
;

556 
cfgidx
 = (
ut8_t
)(
q
->
wVue
);

558 i(
cfgidx
 > 
USBD_CFG_MAX_NUM
 )

560 
	`USBD_CE
(
pdev
 , 
q
);

564 
pdev
->
dev
.
devi_us
)

566 
USB_OTG_ADDRESSED
:

567 i(
cfgidx
)

569 
pdev
->
dev
.
devi_cfig
 = 
cfgidx
;

570 
pdev
->
dev
.
devi_us
 = 
USB_OTG_CONFIGURED
;

571 
	`USBD_SCfg
(
pdev
 , 
cfgidx
);

572 
	`USBD_CSdStus
(
pdev
);

576 
	`USBD_CSdStus
(
pdev
);

580 
USB_OTG_CONFIGURED
:

581 i(
cfgidx
 == 0)

583 
pdev
->
dev
.
devi_us
 = 
USB_OTG_ADDRESSED
;

584 
pdev
->
dev
.
devi_cfig
 = 
cfgidx
;

585 
	`USBD_CCfg
(
pdev
 , 
cfgidx
);

586 
	`USBD_CSdStus
(
pdev
);

589 i(
cfgidx
 !
pdev
->
dev
.
devi_cfig
)

592 
	`USBD_CCfg
(
pdev
 ,dev->
dev
.
devi_cfig
);

595 
pdev
->
dev
.
devi_cfig
 = 
cfgidx
;

596 
	`USBD_SCfg
(
pdev
 , 
cfgidx
);

597 
	`USBD_CSdStus
(
pdev
);

601 
	`USBD_CSdStus
(
pdev
);

606 
	`USBD_CE
(
pdev
 , 
q
);

610 
	}
}

619 
	$USBD_GCfig
(
USB_OTG_CORE_HANDLE
 *
pdev
,

620 
USB_SETUP_REQ
 *
q
)

623 i(
q
->
wLgth
 != 1)

625 
	`USBD_CE
(
pdev
 , 
q
);

629 
pdev
->
dev
.
devi_us
 )

631 
USB_OTG_ADDRESSED
:

633 
	`USBD_CSdDa
 (
pdev
,

634 (
ut8_t
 *)&
USBD_deu_cfg
,

638 
USB_OTG_CONFIGURED
:

640 
	`USBD_CSdDa
 (
pdev
,

641 &
pdev
->
dev
.
devi_cfig
,

646 
	`USBD_CE
(
pdev
 , 
q
);

650 
	}
}

659 
	$USBD_GStus
(
USB_OTG_CORE_HANDLE
 *
pdev
,

660 
USB_SETUP_REQ
 *
q
)

664 
pdev
->
dev
.
devi_us
)

666 
USB_OTG_ADDRESSED
:

667 
USB_OTG_CONFIGURED
:

669 #ifde
USBD_SELF_POWERED


670 
USBD_cfg_us
 = 
USB_CONFIG_SELF_POWERED
;

672 
USBD_cfg_us
 = 0x00;

675 i(
pdev
->
dev
.
DevRemeWakeup
)

677 
USBD_cfg_us
 |
USB_CONFIG_REMOTE_WAKEUP
;

680 
	`USBD_CSdDa
 (
pdev
,

681 (
ut8_t
 *)&
USBD_cfg_us
,

686 
	`USBD_CE
(
pdev
 , 
q
);

689 
	}
}

699 
	$USBD_SFtu
(
USB_OTG_CORE_HANDLE
 *
pdev
,

700 
USB_SETUP_REQ
 *
q
)

703 
USB_OTG_DCTL_TyDef
 
dl
;

704 
ut8_t
 
_mode
 = 0;

706 i(
q
->
wVue
 =
USB_FEATURE_REMOTE_WAKEUP
)

708 
pdev
->
dev
.
DevRemeWakeup
 = 1;

709 
pdev
->
dev
.
ass_cb
->
	`Sup
 (pdev, 
q
);

710 
	`USBD_CSdStus
(
pdev
);

713 i((
q
->
wVue
 =
USB_FEATURE_TEST_MODE
) &&

714 ((
q
->
wIndex
 & 0xFF) == 0))

716 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
);

718 
_mode
 = 
q
->
wIndex
 >> 8;

719 
_mode
)

722 
dl
.
b
.
tl
 = 1;

726 
dl
.
b
.
tl
 = 2;

730 
dl
.
b
.
tl
 = 3;

734 
dl
.
b
.
tl
 = 4;

738 
dl
.
b
.
tl
 = 5;

742 
dl
.
b
.
tl
 = 1;

745 
SET_TEST_MODE
 = 
dl
;

746 
pdev
->
dev
.
_mode
 = 1;

747 
	`USBD_CSdStus
(
pdev
);

753 
	}
}

763 
	$USBD_CFtu
(
USB_OTG_CORE_HANDLE
 *
pdev
,

764 
USB_SETUP_REQ
 *
q
)

766 
pdev
->
dev
.
devi_us
)

768 
USB_OTG_ADDRESSED
:

769 
USB_OTG_CONFIGURED
:

770 i(
q
->
wVue
 =
USB_FEATURE_REMOTE_WAKEUP
)

772 
pdev
->
dev
.
DevRemeWakeup
 = 0;

773 
pdev
->
dev
.
ass_cb
->
	`Sup
 (pdev, 
q
);

774 
	`USBD_CSdStus
(
pdev
);

779 
	`USBD_CE
(
pdev
 , 
q
);

782 
	}
}

792 
	$USBD_PSupReque

USB_OTG_CORE_HANDLE
 *
pdev
,

793 
USB_SETUP_REQ
 *
q
)

795 
q
->
bmReque
 = *(
ut8_t
 *(
pdev
->
dev
.
tup_ck
);

796 
q
->
bReque
 = *(
ut8_t
 *(
pdev
->
dev
.
tup_ck
 + 1);

797 
q
->
wVue
 = 
	`SWAPBYTE
 (
pdev
->
dev
.
tup_ck
 + 2);

798 
q
->
wIndex
 = 
	`SWAPBYTE
 (
pdev
->
dev
.
tup_ck
 + 4);

799 
q
->
wLgth
 = 
	`SWAPBYTE
 (
pdev
->
dev
.
tup_ck
 + 6);

801 
pdev
->
dev
.
_
[0].
l_da_n
 = 
q
->
wLgth
 ;

802 
pdev
->
dev
.
devi_e
 = 
USB_OTG_EP0_SETUP
;

803 
	}
}

813 
	$USBD_CE

USB_OTG_CORE_HANDLE
 *
pdev
,

814 
USB_SETUP_REQ
 *
q
)

816 ()
q
;

817 
	`DCD_EP_S
(
pdev
 , 0x80);

818 
	`DCD_EP_S
(
pdev
 , 0);

819 
	`USB_OTG_EP0_OutS
(
pdev
);

820 
	}
}

831 
	$USBD_GSg
(
ut8_t
 *
desc
, ut8_*
unicode
, 
ut16_t
 *
n
)

833 
ut8_t
 
idx
 = 0;

835 i(
desc
 !
NULL
)

837 *
n
 = 
	`USBD_GL
(
desc
) * 2 + 2;

838 
unicode
[
idx
++] = *
n
;

839 
unicode
[
idx
++] = 
USB_DESC_TYPE_STRING
;

841 *
desc
 !
NULL
)

843 
unicode
[
idx
++] = *
desc
++;

844 
unicode
[
idx
++] = 0x00;

847 
	}
}

855 
ut8_t
 
	$USBD_GL
(
ut8_t
 *
buf
)

857 
ut8_t
 
n
 = 0;

859 *
buf
 !
NULL
)

861 
n
++;

862 
buf
++;

865  
n
;

866 
	}
}

	@src/lib/STM32_USB_OTG_Driver/inc/usb_bsp.h

29 #ide
__USB_BSP__H__


30 
	#__USB_BSP__H__


	)

33 
	~"usb_ce.h
"

78 
BSP_In
();

80 
USB_OTG_BSP_In
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

81 
USB_OTG_BSP_uDay
 (cڡ 
ut32_t
 
uc
);

82 
USB_OTG_BSP_mDay
 (cڡ 
ut32_t
 
mc
);

83 
USB_OTG_BSP_EbIru
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

84 
USB_OTG_BSP_TimIRQ
 ();

85 #ifde
USE_HOST_MODE


86 
USB_OTG_BSP_CfigVBUS
(
USB_OTG_CORE_HANDLE
 *
pdev
);

87 
USB_OTG_BSP_DriveVBUS
(
USB_OTG_CORE_HANDLE
 *
pdev
,
ut8_t
 
e
);

88 
USB_OTG_BSP_Resume
(
USB_OTG_CORE_HANDLE
 *
pdev
) ;

89 
USB_OTG_BSP_Sud
(
USB_OTG_CORE_HANDLE
 *
pdev
);

	@src/lib/STM32_USB_OTG_Driver/inc/usb_conf_template.h

29 #ide
__USB_CONF__H__


30 
	#__USB_CONF__H__


	)

33 
	~"usb_cf.h
"

59 #ide
USE_USB_OTG_FS


63 #ifde
USE_USB_OTG_FS


64 
	#USB_OTG_FS_CORE


	)

84 #ide
USE_USB_OTG_HS


88 #ide
USE_ULPI_PHY


92 #ide
USE_EMBEDDED_PHY


96 #ifde
USE_USB_OTG_HS


97 
	#USB_OTG_HS_CORE


	)

154 #ifde
USB_OTG_HS_CORE


155 
	#RX_FIFO_HS_SIZE
 512

	)

156 
	#TX0_FIFO_HS_SIZE
 512

	)

157 
	#TX1_FIFO_HS_SIZE
 512

	)

158 
	#TX2_FIFO_HS_SIZE
 0

	)

159 
	#TX3_FIFO_HS_SIZE
 0

	)

160 
	#TX4_FIFO_HS_SIZE
 0

	)

161 
	#TX5_FIFO_HS_SIZE
 0

	)

162 
	#TXH_NP_HS_FIFOSIZ
 96

	)

163 
	#TXH_P_HS_FIFOSIZ
 96

	)

169 
	#USB_OTG_EXTERNAL_VBUS_ENABLED


	)

171 #ifde
USE_ULPI_PHY


172 
	#USB_OTG_ULPI_PHY_ENABLED


	)

174 #ifde
USE_EMBEDDED_PHY


175 
	#USB_OTG_EMBEDDED_PHY_ENABLED


	)

177 
	#USB_OTG_HS_INTERNAL_DMA_ENABLED


	)

178 
	#USB_OTG_HS_DEDICATED_EP1_ENABLED


	)

182 #ifde
USB_OTG_FS_CORE


183 
	#RX_FIFO_FS_SIZE
 128

	)

184 
	#TX0_FIFO_FS_SIZE
 64

	)

185 
	#TX1_FIFO_FS_SIZE
 128

	)

186 
	#TX2_FIFO_FS_SIZE
 0

	)

187 
	#TX3_FIFO_FS_SIZE
 0

	)

188 
	#TXH_NP_HS_FIFOSIZ
 96

	)

189 
	#TXH_P_HS_FIFOSIZ
 96

	)

200 
	#USE_DEVICE_MODE


	)

203 #ide
USB_OTG_FS_CORE


204 #ide
USB_OTG_HS_CORE


209 #ide
USE_DEVICE_MODE


210 #ide
USE_HOST_MODE


215 #ide
USE_USB_OTG_HS


216 #ide
USE_USB_OTG_FS


220 #ide
USE_ULPI_PHY


221 #ide
USE_EMBEDDED_PHY


230 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


231 #i
defed
 (
__GNUC__
)

232 
	#__ALIGN_END
 
	`__ibu__
 ((
	`igd
 (4)))

	)

233 
	#__ALIGN_BEGIN


	)

235 
	#__ALIGN_END


	)

236 #i
defed
 (
__CC_ARM
)

237 
	#__ALIGN_BEGIN
 
	`__ign
(4)

	)

238 #i
defed
 (
__ICCARM__
)

239 
	#__ALIGN_BEGIN


	)

240 #i
defed
 (
__TASKING__
)

241 
	#__ALIGN_BEGIN
 
	`__ign
(4)

	)

245 
	#__ALIGN_BEGIN


	)

246 
	#__ALIGN_END


	)

250 #i
defed
 (
__CC_ARM
)

251 
	#__cked
 
__cked


	)

252 #i
defed
 (
__ICCARM__
)

253 
	#__cked
 
__cked


	)

254 #i
defed
 ( 
__GNUC__
 )

255 
	#__cked
 
	`__ibu__
 ((
__cked__
))

	)

256 #i
defed
 (
__TASKING__
)

257 
	#__cked
 
__uligd


	)

	@src/lib/STM32_USB_OTG_Driver/inc/usb_core.h

29 #ide
__USB_CORE_H__


30 
	#__USB_CORE_H__


	)

33 
	~"usb_cf.h
"

34 
	~"usb_gs.h
"

35 
	~"usb_defes.h
"

52 
	#USB_OTG_EP0_IDLE
 0

	)

53 
	#USB_OTG_EP0_SETUP
 1

	)

54 
	#USB_OTG_EP0_DATA_IN
 2

	)

55 
	#USB_OTG_EP0_DATA_OUT
 3

	)

56 
	#USB_OTG_EP0_STATUS_IN
 4

	)

57 
	#USB_OTG_EP0_STATUS_OUT
 5

	)

58 
	#USB_OTG_EP0_STALL
 6

	)

60 
	#USB_OTG_EP_TX_DIS
 0x0000

	)

61 
	#USB_OTG_EP_TX_STALL
 0x0010

	)

62 
	#USB_OTG_EP_TX_NAK
 0x0020

	)

63 
	#USB_OTG_EP_TX_VALID
 0x0030

	)

65 
	#USB_OTG_EP_RX_DIS
 0x0000

	)

66 
	#USB_OTG_EP_RX_STALL
 0x1000

	)

67 
	#USB_OTG_EP_RX_NAK
 0x2000

	)

68 
	#USB_OTG_EP_RX_VALID
 0x3000

	)

72 
	#MAX_DATA_LENGTH
 0x200

	)

80 
	mUSB_OTG_OK
 = 0,

81 
	mUSB_OTG_FAIL


82 }
	tUSB_OTG_STS
;

85 
	mHC_IDLE
 = 0,

86 
	mHC_XFRC
,

87 
	mHC_HALTED
,

88 
	mHC_NAK
,

89 
	mHC_NYET
,

90 
	mHC_STALL
,

91 
	mHC_XACTERR
,

92 
	mHC_BBLERR
,

93 
	mHC_DATATGLERR
,

94 }
	tHC_STATUS
;

97 
	mURB_IDLE
 = 0,

98 
	mURB_DONE
,

99 
	mURB_NOTREADY
,

100 
	mURB_ERROR
,

101 
	mURB_STALL


102 }
	tURB_STATE
;

105 
	mCTRL_START
 = 0,

106 
	mCTRL_XFRC
,

107 
	mCTRL_HALTED
,

108 
	mCTRL_NAK
,

109 
	mCTRL_STALL
,

110 
	mCTRL_XACTERR
,

111 
	mCTRL_BBLERR
,

112 
	mCTRL_DATATGLERR
,

113 
	mCTRL_FAIL


114 }
	tCTRL_STATUS
;

117 
	sUSB_OTG_hc


119 
ut8_t
 
	mdev_addr
 ;

120 
ut8_t
 
	m_num
;

121 
ut8_t
 
	m_is_
;

122 
ut8_t
 
	md
;

123 
ut8_t
 
	mdo_pg
;

124 
ut8_t
 
	m_ty
;

125 
ut16_t
 
	mmax_ck
;

126 
ut8_t
 
	mda_pid
;

127 
ut8_t
 *
	mxr_buff
;

128 
ut32_t
 
	mxr_n
;

129 
ut32_t
 
	mxr_cou
;

130 
ut8_t
 
	mtogg_
;

131 
ut8_t
 
	mtogg_out
;

132 
ut32_t
 
	mdma_addr
;

134 
	tUSB_OTG_HC
 , *
	tPUSB_OTG_HC
;

136 
	sUSB_OTG_


138 
ut8_t
 
	mnum
;

139 
ut8_t
 
	mis_
;

140 
ut8_t
 
	mis_l
;

141 
ut8_t
 
	mty
;

142 
ut8_t
 
	mda_pid_t
;

143 
ut8_t
 
	mev_odd_ame
;

144 
ut16_t
 
	mtx_fifo_num
;

145 
ut32_t
 
	mmaxck
;

147 
ut8_t
 *
	mxr_buff
;

148 
ut32_t
 
	mdma_addr
;

149 
ut32_t
 
	mxr_n
;

150 
ut32_t
 
	mxr_cou
;

152 
ut32_t
 
	mm_da_n
;

153 
ut32_t
 
	mtٮ_da_n
;

154 
ut32_t
 
	ml_da_n
;

158 
	tUSB_OTG_EP
 , *
	tPUSB_OTG_EP
;

162 
	sUSB_OTG_ce_cfg


164 
ut8_t
 
	mho_chls
;

165 
ut8_t
 
	mdev_dpots
;

166 
ut8_t
 
	md
;

167 
ut8_t
 
	mdma_ab
;

168 
ut16_t
 
	mmps
;

169 
ut16_t
 
	mTٮFifoSize
;

170 
ut8_t
 
	mphy_
;

171 
ut8_t
 
	mSof_ouut
;

172 
ut8_t
 
	mlow_pow
;

173 
ut8_t
 
	mceID
;

176 
	tUSB_OTG_CORE_CFGS
, *
	tPUSB_OTG_CORE_CFGS
;

180 
	susb_tup_q
 {

182 
ut8_t
 
	mbmReque
;

183 
ut8_t
 
	mbReque
;

184 
ut16_t
 
	mwVue
;

185 
ut16_t
 
	mwIndex
;

186 
ut16_t
 
	mwLgth
;

187 } 
	tUSB_SETUP_REQ
;

189 
	s_Devi_TyDef


191 
	mut8_t
 *(*
	mGDeviDest
)
ut8_t
 
	md
 , 
ut16_t
 *
	mngth
);

192 
	mut8_t
 *(*
	mGLgIDSDest
)
ut8_t
 
	md
 , 
ut16_t
 *
	mngth
);

193 
	mut8_t
 *(*
	mGMuurSDest
)
ut8_t
 
	md
 , 
ut16_t
 *
	mngth
);

194 
	mut8_t
 *(*
	mGProduSDest
)
ut8_t
 
	md
 , 
ut16_t
 *
	mngth
);

195 
	mut8_t
 *(*
	mGSlSDest
)
ut8_t
 
	md
 , 
ut16_t
 *
	mngth
);

196 
	mut8_t
 *(*
	mGCfigutiSDest
)
ut8_t
 
	md
 , 
ut16_t
 *
	mngth
);

197 
	mut8_t
 *(*
	mGISDest
)
ut8_t
 
	md
 , 
ut16_t
 *
	mngth
);

199 #i(
USBD_LPM_ENABLED
 == 1)

200 
	mut8_t
 *(*
	mGBOSDest
)
ut8_t
 
	md
 , 
ut16_t
 *
	mngth
);

202 } 
	tUSBD_DEVICE
, *
	tpUSBD_DEVICE
;

204 
	s_Devi_cb


206 
ut8_t
 (*
In
(*
	mpdev
 , ut8_
	mcfgidx
);

207 
ut8_t
 (*
DeIn
(*
	mpdev
 , ut8_
	mcfgidx
);

209 
ut8_t
 (*
Sup
(*
	mpdev
 , 
USB_SETUP_REQ
 *
	mq
);

210 
ut8_t
 (*
EP0_TxSt
(*
	mpdev
 );

211 
ut8_t
 (*
EP0_RxRdy
(*
	mpdev
 );

213 
ut8_t
 (*
DaIn
(*
	mpdev
 , ut8_
	mnum
);

214 
ut8_t
 (*
DaOut
(*
	mpdev
 , ut8_
	mnum
);

215 
ut8_t
 (*
SOF
(*
	mpdev
);

216 
ut8_t
 (*
IsoINIncome
(*
	mpdev
);

217 
ut8_t
 (*
IsoOUTIncome
(*
	mpdev
);

219 
	mut8_t
 *(*
	mGCfigDest
)
ut8_t
 
	md
 , 
ut16_t
 *
	mngth
);

220 #ifde
USB_OTG_HS_CORE


221 
	mut8_t
 *(*
	mGOthCfigDest
)
ut8_t
 
	md
 , 
ut16_t
 *
	mngth
);

224 #ifde
USB_SUPPORT_USER_STRING_DESC


225 
	mut8_t
 *(*
	mGUSDest
)
ut8_t
 
	md
 ,ut8_
	mdex
, 
ut16_t
 *
	mngth
);

228 } 
	tUSBD_Css_cb_TyDef
;

232 
	s_USBD_USR_PROP


234 (*
	mIn
)();

235 (*
	mDeviRet
)(
ut8_t
 
	md
);

236 (*
	mDeviCfigud
)();

237 (*
	mDeviSuded
)();

238 (*
	mDeviResumed
)();

240 (*
	mDeviCed
)();

241 (*
	mDeviDisced
)();

244 
	tUSBD_U_cb_TyDef
;

246 
	s_DCD


248 
ut8_t
 
	mdevi_cfig
;

249 
ut8_t
 
	mdevi_e
;

250 
ut8_t
 
	mdevi_us
;

251 
ut8_t
 
	mdevi_d_us
;

252 
ut8_t
 
	mdevi_addss
;

253 
ut8_t
 
	mci_us
;

254 
ut8_t
 
	m_mode
;

255 
ut32_t
 
	mDevRemeWakeup
;

256 
USB_OTG_EP
 
	m_
 [
USB_OTG_MAX_TX_FIFOS
];

257 
USB_OTG_EP
 
	mout_
 [
USB_OTG_MAX_TX_FIFOS
];

258 
ut8_t
 
	mtup_ck
 [8*3];

259 
USBD_Css_cb_TyDef
 *
	mass_cb
;

260 
USBD_U_cb_TyDef
 *
	mu_cb
;

261 
USBD_DEVICE
 *
	mu_devi
;

262 
ut8_t
 *
	mpCfig_dest
;

264 
	tDCD_DEV
 , *
	tDCD_PDEV
;

267 
	s_HCD


269 
ut8_t
 
	mRx_Bufr
 [
MAX_DATA_LENGTH
];

270 
__IO
 
ut32_t
 
	mCnSts
;

271 
__IO
 
ut32_t
 
	mPtEbd
;

272 
__IO
 
ut32_t
 
	mEC
[
USB_OTG_MAX_TX_FIFOS
];

273 
__IO
 
ut32_t
 
	mXrC
[
USB_OTG_MAX_TX_FIFOS
];

274 
__IO
 
HC_STATUS
 
	mHC_Stus
[
USB_OTG_MAX_TX_FIFOS
];

275 
__IO
 
URB_STATE
 
	mURB_S
[
USB_OTG_MAX_TX_FIFOS
];

276 
USB_OTG_HC
 
	mhc
 [
USB_OTG_MAX_TX_FIFOS
];

277 
ut16_t
 
	mchl
 [
USB_OTG_MAX_TX_FIFOS
];

279 
	tHCD_DEV
 , *
	tUSB_OTG_USBH_PDEV
;

282 
	s_OTG


284 
ut8_t
 
	mOTG_S
;

285 
ut8_t
 
	mOTG_PvS
;

286 
ut8_t
 
	mOTG_Mode
;

288 
	tOTG_DEV
 , *
	tUSB_OTG_USBO_PDEV
;

290 
	sUSB_OTG_hd


292 
USB_OTG_CORE_CFGS
 
	mcfg
;

293 
USB_OTG_CORE_REGS
 
	mgs
;

294 #ifde
USE_DEVICE_MODE


295 
DCD_DEV
 
	mdev
;

297 #ifde
USE_HOST_MODE


298 
HCD_DEV
 
	mho
;

300 #ifde
USE_OTG_MODE


301 
OTG_DEV
 
	mg
;

304 
	tUSB_OTG_CORE_HANDLE
 , *
	tPUSB_OTG_CORE_HANDLE
;

331 
USB_OTG_STS
 
USB_OTG_CeIn
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

332 
USB_OTG_STS
 
USB_OTG_SeCe
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

333 
USB_OTG_CORE_ID_TyDef
 
ceID
);

334 
USB_OTG_STS
 
USB_OTG_EbGlobI
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

335 
USB_OTG_STS
 
USB_OTG_DibGlobI
(
USB_OTG_CORE_HANDLE
 *
pdev
);

336 * 
USB_OTG_RdPack
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

337 
ut8_t
 *
de
,

338 
ut16_t
 
n
);

339 
USB_OTG_STS
 
USB_OTG_WrePack
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

340 
ut8_t
 *
c
,

341 
ut8_t
 
ch__num
,

342 
ut16_t
 
n
);

343 
USB_OTG_STS
 
USB_OTG_FlushTxFifo
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut32_t
 
num
);

344 
USB_OTG_STS
 
USB_OTG_FlushRxFifo
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

346 
ut32_t
 
USB_OTG_RdCeI
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

347 
ut32_t
 
USB_OTG_RdOtgI
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

348 
ut8_t
 
USB_OTG_IsHoMode
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

349 
ut8_t
 
USB_OTG_IsDeviMode
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

350 
ut32_t
 
USB_OTG_GMode
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

351 
USB_OTG_STS
 
USB_OTG_PhyIn
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

352 
USB_OTG_STS
 
USB_OTG_SCutMode
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

353 
ut8_t
 
mode
);

356 #ifde
USE_HOST_MODE


357 
USB_OTG_STS
 
USB_OTG_CeInHo
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

358 
USB_OTG_STS
 
USB_OTG_EbHoI
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

359 
USB_OTG_STS
 
USB_OTG_HC_In
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
hc_num
);

360 
USB_OTG_STS
 
USB_OTG_HC_Ht
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
hc_num
);

361 
USB_OTG_STS
 
USB_OTG_HC_SXr
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
hc_num
);

362 
USB_OTG_STS
 
USB_OTG_HC_DoPg
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
hc_num
);

363 
ut32_t
 
USB_OTG_RdHoAChls_
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

364 
ut32_t
 
USB_OTG_RetPt
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

365 
ut32_t
 
USB_OTG_RdHPRT0
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

366 
USB_OTG_DriveVbus
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
e
);

367 
USB_OTG_InFSLSPClkS
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,
ut8_t
 
eq
);

368 
ut8_t
 
USB_OTG_IsEvFme
 (
USB_OTG_CORE_HANDLE
 *
pdev
) ;

369 
USB_OTG_StHo
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

372 #ifde
USE_DEVICE_MODE


373 
USB_OTG_STS
 
USB_OTG_CeInDev
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

374 
USB_OTG_STS
 
USB_OTG_EbDevI
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

375 
ut32_t
 
USB_OTG_RdDevAInEPI
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

376 
USB_OTG_SPEED
 
USB_OTG_GDeviSed
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

377 
USB_OTG_STS
 
USB_OTG_EP0Aive
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

378 
USB_OTG_STS
 
USB_OTG_EPAive
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

);

379 
USB_OTG_STS
 
USB_OTG_EPDive
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

);

380 
USB_OTG_STS
 
USB_OTG_EPSXr
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

);

381 
USB_OTG_STS
 
USB_OTG_EP0SXr
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

);

382 
USB_OTG_STS
 
USB_OTG_EPSS
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

);

383 
USB_OTG_STS
 
USB_OTG_EPCˬS
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

);

384 
ut32_t
 
USB_OTG_RdDevAOutEp_r
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

385 
ut32_t
 
USB_OTG_RdDevOutEP_r
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
num
);

386 
ut32_t
 
USB_OTG_RdDevAInEPI
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

387 
USB_OTG_InDevSed
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
d
);

388 
ut8_t
 
USBH_IsEvFme
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

389 
USB_OTG_EP0_OutS
(
USB_OTG_CORE_HANDLE
 *
pdev
);

390 
USB_OTG_AiveRemeWakeup
(
USB_OTG_CORE_HANDLE
 *
pdev
);

391 
USB_OTG_UngeClock
(
USB_OTG_CORE_HANDLE
 *
pdev
);

392 
USB_OTG_StDevi
(
USB_OTG_CORE_HANDLE
 *
pdev
);

393 
USB_OTG_SEPStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

 , 
ut32_t
 
Stus
);

394 
ut32_t
 
USB_OTG_GEPStus
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,
USB_OTG_EP
 *

);

	@src/lib/STM32_USB_OTG_Driver/inc/usb_dcd.h

29 #ide
__DCD_H__


30 
	#__DCD_H__


	)

33 
	~"usb_ce.h
"

49 
	#USB_OTG_EP_CONTROL
 0

	)

50 
	#USB_OTG_EP_ISOC
 1

	)

51 
	#USB_OTG_EP_BULK
 2

	)

52 
	#USB_OTG_EP_INT
 3

	)

53 
	#USB_OTG_EP_MASK
 3

	)

56 
	#USB_OTG_DEFAULT
 1

	)

57 
	#USB_OTG_ADDRESSED
 2

	)

58 
	#USB_OTG_CONFIGURED
 3

	)

59 
	#USB_OTG_SUSPENDED
 4

	)

74 
ut8_t
 
	mbLgth
;

75 
ut8_t
 
	mbDestTy
;

76 
ut8_t
 
	mbEndpotAddss
;

77 
ut8_t
 
	mbmAribus
;

78 
ut16_t
 
	mwMaxPackSize
;

79 
ut8_t
 
	mbIv
;

81 
	tEP_DESCRIPTOR
 , *
	tPEP_DESCRIPTOR
;

108 
DCD_In
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

109 
USB_OTG_CORE_ID_TyDef
 
ceID
);

111 
DCD_DevC
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

112 
DCD_DevDisc
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

113 
DCD_EP_SAddss
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

114 
ut8_t
 
addss
);

115 
ut32_t
 
DCD_EP_On
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

116 
ut8_t
 
_addr
,

117 
ut16_t
 
_mps
,

118 
ut8_t
 
_ty
);

120 
ut32_t
 
DCD_EP_Clo
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

121 
ut8_t
 
_addr
);

124 
ut32_t
 
DCD_EP_PRx
 ( 
USB_OTG_CORE_HANDLE
 *
pdev
,

125 
ut8_t
 
_addr
,

126 
ut8_t
 *
pbuf
,

127 
ut16_t
 
buf_n
);

129 
ut32_t
 
DCD_EP_Tx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

130 
ut8_t
 
_addr
,

131 
ut8_t
 *
pbuf
,

132 
ut32_t
 
buf_n
);

133 
ut32_t
 
DCD_EP_S
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

134 
ut8_t
 
num
);

135 
ut32_t
 
DCD_EP_CS
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

136 
ut8_t
 
num
);

137 
ut32_t
 
DCD_EP_Flush
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

138 
ut8_t
 
num
);

139 
ut32_t
 
DCD_Hd_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

141 
ut32_t
 
DCD_GEPStus
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

142 
ut8_t
 
num
);

144 
DCD_SEPStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

145 
ut8_t
 
num
 ,

146 
ut32_t
 
Stus
);

	@src/lib/STM32_USB_OTG_Driver/inc/usb_dcd_int.h

29 #ide
USB_DCD_INT_H__


30 
	#USB_DCD_INT_H__


	)

33 
	~"usb_dcd.h
"

51 
	s_USBD_DCD_INT


53 
ut8_t
 (* 
DaOutSge
(
USB_OTG_CORE_HANDLE
 *
	mpdev
 , ut8_
	mnum
);

54 
ut8_t
 (* 
DaInSge
(
USB_OTG_CORE_HANDLE
 *
	mpdev
 , ut8_
	mnum
);

55 
ut8_t
 (* 
SupSge
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

56 
ut8_t
 (* 
SOF
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

57 
ut8_t
 (* 
Ret
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

58 
ut8_t
 (* 
Sud
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

59 
ut8_t
 (* 
Resume
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

60 
ut8_t
 (* 
IsoINIncome
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

61 
ut8_t
 (* 
IsoOUTIncome
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

63 
ut8_t
 (* 
DevCed
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

64 
ut8_t
 (* 
DevDisced
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

66 } 
	tUSBD_DCD_INT_cb_TyDef
;

68 
USBD_DCD_INT_cb_TyDef
 *
USBD_DCD_INT_fs
;

85 
	#CLEAR_IN_EP_INTR
(
num
,

) \

86 
dpt
.
d32
=0; \

87 
dpt
.
b
.

 = 1; \

88 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
INEP_REGS
[
num
]->
DIEPINT
,
dpt
.
d32
);

	)

90 
	#CLEAR_OUT_EP_INTR
(
num
,

) \

91 
dpt
.
d32
=0; \

92 
dpt
.
b
.

 = 1; \

93 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[(
num
)]->
DOEPINT
,
dpt
.
d32
);

	)

110 
ut32_t
 
USBD_OTG_ISR_Hdr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

111 
ut32_t
 
USBD_OTG_EP1OUT_ISR_Hdr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

112 
ut32_t
 
USBD_OTG_EP1IN_ISR_Hdr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

	@src/lib/STM32_USB_OTG_Driver/inc/usb_defines.h

29 #ide
__USB_DEF_H__


30 
	#__USB_DEF_H__


	)

33 
	~"usb_cf.h
"

57 
	#USB_OTG_SPEED_PARAM_HIGH
 0

	)

58 
	#USB_OTG_SPEED_PARAM_HIGH_IN_FULL
 1

	)

59 
	#USB_OTG_SPEED_PARAM_FULL
 3

	)

61 
	#USB_OTG_SPEED_HIGH
 0

	)

62 
	#USB_OTG_SPEED_FULL
 1

	)

64 
	#USB_OTG_ULPI_PHY
 1

	)

65 
	#USB_OTG_EMBEDDED_PHY
 2

	)

75 
	#GAHBCFG_TXFEMPTYLVL_EMPTY
 1

	)

76 
	#GAHBCFG_TXFEMPTYLVL_HALFEMPTY
 0

	)

77 
	#GAHBCFG_GLBINT_ENABLE
 1

	)

78 
	#GAHBCFG_INT_DMA_BURST_SINGLE
 0

	)

79 
	#GAHBCFG_INT_DMA_BURST_INCR
 1

	)

80 
	#GAHBCFG_INT_DMA_BURST_INCR4
 3

	)

81 
	#GAHBCFG_INT_DMA_BURST_INCR8
 5

	)

82 
	#GAHBCFG_INT_DMA_BURST_INCR16
 7

	)

83 
	#GAHBCFG_DMAENABLE
 1

	)

84 
	#GAHBCFG_TXFEMPTYLVL_EMPTY
 1

	)

85 
	#GAHBCFG_TXFEMPTYLVL_HALFEMPTY
 0

	)

86 
	#GRXSTS_PKTSTS_IN
 2

	)

87 
	#GRXSTS_PKTSTS_IN_XFER_COMP
 3

	)

88 
	#GRXSTS_PKTSTS_DATA_TOGGLE_ERR
 5

	)

89 
	#GRXSTS_PKTSTS_CH_HALTED
 7

	)

98 
	#MODE_HNP_SRP_CAPABLE
 0

	)

99 
	#MODE_SRP_ONLY_CAPABLE
 1

	)

100 
	#MODE_NO_HNP_SRP_CAPABLE
 2

	)

101 
	#MODE_SRP_CAPABLE_DEVICE
 3

	)

102 
	#MODE_NO_SRP_CAPABLE_DEVICE
 4

	)

103 
	#MODE_SRP_CAPABLE_HOST
 5

	)

104 
	#MODE_NO_SRP_CAPABLE_HOST
 6

	)

105 
	#A_HOST
 1

	)

106 
	#A_SUSPEND
 2

	)

107 
	#A_PERIPHERAL
 3

	)

108 
	#B_PERIPHERAL
 4

	)

109 
	#B_HOST
 5

	)

110 
	#DEVICE_MODE
 0

	)

111 
	#HOST_MODE
 1

	)

112 
	#OTG_MODE
 2

	)

121 
	#DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ
 0

	)

122 
	#DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
 1

	)

123 
	#DSTS_ENUMSPD_LS_PHY_6MHZ
 2

	)

124 
	#DSTS_ENUMSPD_FS_PHY_48MHZ
 3

	)

126 
	#DCFG_FRAME_INTERVAL_80
 0

	)

127 
	#DCFG_FRAME_INTERVAL_85
 1

	)

128 
	#DCFG_FRAME_INTERVAL_90
 2

	)

129 
	#DCFG_FRAME_INTERVAL_95
 3

	)

131 
	#DEP0CTL_MPS_64
 0

	)

132 
	#DEP0CTL_MPS_32
 1

	)

133 
	#DEP0CTL_MPS_16
 2

	)

134 
	#DEP0CTL_MPS_8
 3

	)

136 
	#EP_SPEED_LOW
 0

	)

137 
	#EP_SPEED_FULL
 1

	)

138 
	#EP_SPEED_HIGH
 2

	)

140 
	#EP_TYPE_CTRL
 0

	)

141 
	#EP_TYPE_ISOC
 1

	)

142 
	#EP_TYPE_BULK
 2

	)

143 
	#EP_TYPE_INTR
 3

	)

144 
	#EP_TYPE_MSK
 3

	)

146 
	#STS_GOUT_NAK
 1

	)

147 
	#STS_DATA_UPDT
 2

	)

148 
	#STS_XFER_COMP
 3

	)

149 
	#STS_SETUP_COMP
 4

	)

150 
	#STS_SETUP_UPDT
 6

	)

159 
	#HC_PID_DATA0
 0

	)

160 
	#HC_PID_DATA2
 1

	)

161 
	#HC_PID_DATA1
 2

	)

162 
	#HC_PID_SETUP
 3

	)

164 
	#HPRT0_PRTSPD_HIGH_SPEED
 0

	)

165 
	#HPRT0_PRTSPD_FULL_SPEED
 1

	)

166 
	#HPRT0_PRTSPD_LOW_SPEED
 2

	)

168 
	#HCFG_30_60_MHZ
 0

	)

169 
	#HCFG_48_MHZ
 1

	)

170 
	#HCFG_6_MHZ
 2

	)

172 
	#HCCHAR_CTRL
 0

	)

173 
	#HCCHAR_ISOC
 1

	)

174 
	#HCCHAR_BULK
 2

	)

175 
	#HCCHAR_INTR
 3

	)

177 
	#MIN
(
a
, 
b
((< (b)? (a: (b))

	)

190 
	mUSB_OTG_HS_CORE_ID
 = 0,

191 
	mUSB_OTG_FS_CORE_ID
 = 1

192 }
	tUSB_OTG_CORE_ID_TyDef
;

223 
	#USB_OTG_READ_REG32
(
g
(*(
__IO
 
ut32_t
 *)eg))

	)

224 
	#USB_OTG_WRITE_REG32
(
g
,
vue
(*(
__IO
 
ut32_t
 *)eg(vue))

	)

225 
	#USB_OTG_MODIFY_REG32
(
g
,
r_mask
,
t_mask
) \

226 
	`USB_OTG_WRITE_REG32
((
g
), (((
	`USB_OTG_READ_REG32
eg)& ~(
r_mask
)| (
t_mask
))

	)

231 
	eUSB_OTG_SPEED
 {

232 
	mUSB_SPEED_UNKNOWN
 = 0,

233 
	mUSB_SPEED_LOW
,

234 
	mUSB_SPEED_FULL
,

235 
	mUSB_SPEED_HIGH


	@src/lib/STM32_USB_OTG_Driver/inc/usb_hcd.h

29 #ide
__USB_HCD_H__


30 
	#__USB_HCD_H__


	)

33 
	~"usb_gs.h
"

34 
	~"usb_ce.h
"

80 
ut32_t
 
HCD_In
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

81 
USB_OTG_CORE_ID_TyDef
 
ceID
);

82 
ut32_t
 
HCD_HC_In
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

83 
ut8_t
 
hc_num
);

84 
ut32_t
 
HCD_SubmReque
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

85 
ut8_t
 
hc_num
) ;

86 
ut32_t
 
HCD_GCutSed
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

87 
ut32_t
 
HCD_RetPt
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

88 
ut32_t
 
HCD_IsDeviCed
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

89 
ut32_t
 
HCD_IsPtEbd
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

91 
ut32_t
 
HCD_GCutFme
 (
USB_OTG_CORE_HANDLE
 *
pdev
) ;

92 
URB_STATE
 
HCD_GURB_S
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
ch_num
);

93 
ut32_t
 
HCD_GXrC
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
ch_num
);

94 
HC_STATUS
 
HCD_GHCS
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
ch_num
) ;

	@src/lib/STM32_USB_OTG_Driver/inc/usb_hcd_int.h

29 #ide
__HCD_INT_H__


30 
	#__HCD_INT_H__


	)

33 
	~"usb_hcd.h
"

58 
	s_USBH_HCD_INT


60 
ut8_t
 (* 
SOF
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

61 
ut8_t
 (* 
DevCed
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

62 
ut8_t
 (* 
DevDisced
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

63 
ut8_t
 (* 
DevPtEbd
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

64 
ut8_t
 (* 
DevPtDibd
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

66 }
	tUSBH_HCD_INT_cb_TyDef
;

68 
USBH_HCD_INT_cb_TyDef
 *
USBH_HCD_INT_fs
;

78 
	#CLEAR_HC_INT
(
HC_REGS
, 

) \

80 
USB_OTG_HCINTn_TyDef
 
hct_r
; \

81 
hct_r
.
d32
 = 0; \

82 
hct_r
.
b
.

 = 1; \

83 
	`USB_OTG_WRITE_REG32
(&((
HC_REGS
)->
HCINT
), 
hct_r
.
d32
);\

85 

	)

86 
	#MASK_HOST_INT_CHH
(
hc_num
{ 
USB_OTG_HCINTMSK_TyDef
 
INTMSK
; \

87 
INTMSK
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCINTMSK
); \

88 
INTMSK
.
b
.
chhd
 = 0; \

89 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCINTMSK
, 
INTMSK
.
d32
);}

	)

91 
	#UNMASK_HOST_INT_CHH
(
hc_num
{ 
USB_OTG_HCINTMSK_TyDef
 
INTMSK
; \

92 
INTMSK
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCINTMSK
); \

93 
INTMSK
.
b
.
chhd
 = 1; \

94 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCINTMSK
, 
INTMSK
.
d32
);}

	)

96 
	#MASK_HOST_INT_ACK
(
hc_num
{ 
USB_OTG_HCINTMSK_TyDef
 
INTMSK
; \

97 
INTMSK
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCINTMSK
); \

98 
INTMSK
.
b
.
ack
 = 0; \

99 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCINTMSK
, 
GINTMSK
.
d32
);}

	)

101 
	#UNMASK_HOST_INT_ACK
(
hc_num
{ 
USB_OTG_HCGINTMSK_TyDef
 
INTMSK
; \

102 
INTMSK
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCINTMSK
); \

103 
INTMSK
.
b
.
ack
 = 1; \

104 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCINTMSK
, 
INTMSK
.
d32
);}

	)

121 
CClback_Hdr
(
USB_OTG_CORE_HANDLE
 *
pdev
);

122 
Disc_Clback_Hdr
(
USB_OTG_CORE_HANDLE
 *
pdev
);

123 
Ovcut_Clback_Hdr
(
USB_OTG_CORE_HANDLE
 *
pdev
);

124 
ut32_t
 
USBH_OTG_ISR_Hdr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

	@src/lib/STM32_USB_OTG_Driver/inc/usb_otg.h

29 #ide
__USB_OTG__


30 
	#__USB_OTG__


	)

48 
USB_OTG_InSRP
();

49 
USB_OTG_InHNP
(
ut8_t
 
e
 , ut8_
mode
);

50 
USB_OTG_Swchback
 (
USB_OTG_CORE_DEVICE
 *
pdev
);

51 
ut32_t
 
USB_OTG_GCutS
 (
USB_OTG_CORE_DEVICE
 *
pdev
);

	@src/lib/STM32_USB_OTG_Driver/inc/usb_regs.h

29 #ide
__USB_OTG_REGS_H__


30 
	#__USB_OTG_REGS_H__


	)

33 
	~"usb_cf.h
"

50 
	#USB_OTG_HS_BASE_ADDR
 0x40040000

	)

51 
	#USB_OTG_FS_BASE_ADDR
 0x50000000

	)

53 
	#USB_OTG_CORE_GLOBAL_REGS_OFFSET
 0x000

	)

54 
	#USB_OTG_DEV_GLOBAL_REG_OFFSET
 0x800

	)

55 
	#USB_OTG_DEV_IN_EP_REG_OFFSET
 0x900

	)

56 
	#USB_OTG_EP_REG_OFFSET
 0x20

	)

57 
	#USB_OTG_DEV_OUT_EP_REG_OFFSET
 0xB00

	)

58 
	#USB_OTG_HOST_GLOBAL_REG_OFFSET
 0x400

	)

59 
	#USB_OTG_HOST_PORT_REGS_OFFSET
 0x440

	)

60 
	#USB_OTG_HOST_CHAN_REGS_OFFSET
 0x500

	)

61 
	#USB_OTG_CHAN_REGS_OFFSET
 0x20

	)

62 
	#USB_OTG_PCGCCTL_OFFSET
 0xE00

	)

63 
	#USB_OTG_DATA_FIFO_OFFSET
 0x1000

	)

64 
	#USB_OTG_DATA_FIFO_SIZE
 0x1000

	)

67 
	#USB_OTG_MAX_TX_FIFOS
 15

	)

69 
	#USB_OTG_HS_MAX_PACKET_SIZE
 512

	)

70 
	#USB_OTG_FS_MAX_PACKET_SIZE
 64

	)

71 
	#USB_OTG_MAX_EP0_SIZE
 64

	)

83 
	s_USB_OTG_GREGS


85 
__IO
 
ut32_t
 
	mGOTGCTL
;

86 
__IO
 
ut32_t
 
	mGOTGINT
;

87 
__IO
 
ut32_t
 
	mGAHBCFG
;

88 
__IO
 
ut32_t
 
	mGUSBCFG
;

89 
__IO
 
ut32_t
 
	mGRSTCTL
;

90 
__IO
 
ut32_t
 
	mGINTSTS
;

91 
__IO
 
ut32_t
 
	mGINTMSK
;

92 
__IO
 
ut32_t
 
	mGRXSTSR
;

93 
__IO
 
ut32_t
 
	mGRXSTSP
;

94 
__IO
 
ut32_t
 
	mGRXFSIZ
;

95 
__IO
 
ut32_t
 
	mDIEPTXF0_HNPTXFSIZ
;

96 
__IO
 
ut32_t
 
	mHNPTXSTS
;

97 
ut32_t
 
	mRerved30
[2];

98 
__IO
 
ut32_t
 
	mGCCFG
;

99 
__IO
 
ut32_t
 
	mCID
;

100 
ut32_t
 
	mRerved40
[48];

101 
__IO
 
ut32_t
 
	mHPTXFSIZ
;

102 
__IO
 
ut32_t
 
	mDIEPTXF
[
USB_OTG_MAX_TX_FIFOS
];

104 
	tUSB_OTG_GREGS
;

113 
	s_USB_OTG_DREGS


115 
__IO
 
ut32_t
 
	mDCFG
;

116 
__IO
 
ut32_t
 
	mDCTL
;

117 
__IO
 
ut32_t
 
	mDSTS
;

118 
ut32_t
 
	mRerved0C
;

119 
__IO
 
ut32_t
 
	mDIEPMSK
;

120 
__IO
 
ut32_t
 
	mDOEPMSK
;

121 
__IO
 
ut32_t
 
	mDAINT
;

122 
__IO
 
ut32_t
 
	mDAINTMSK
;

123 
ut32_t
 
	mRerved20
;

124 
ut32_t
 
	mRerved9
;

125 
__IO
 
ut32_t
 
	mDVBUSDIS
;

126 
__IO
 
ut32_t
 
	mDVBUSPULSE
;

127 
__IO
 
ut32_t
 
	mDTHRCTL
;

128 
__IO
 
ut32_t
 
	mDIEPEMPMSK
;

129 
__IO
 
ut32_t
 
	mDEACHINT
;

130 
__IO
 
ut32_t
 
	mDEACHMSK
;

131 
ut32_t
 
	mRerved40
;

132 
__IO
 
ut32_t
 
	mDINEP1MSK
;

133 
ut32_t
 
	mRerved44
[15];

134 
__IO
 
ut32_t
 
	mDOUTEP1MSK
;

136 
	tUSB_OTG_DREGS
;

145 
	s_USB_OTG_INEPREGS


147 
__IO
 
ut32_t
 
	mDIEPCTL
;

148 
ut32_t
 
	mRerved04
;

149 
__IO
 
ut32_t
 
	mDIEPINT
;

150 
ut32_t
 
	mRerved0C
;

151 
__IO
 
ut32_t
 
	mDIEPTSIZ
;

152 
__IO
 
ut32_t
 
	mDIEPDMA
;

153 
__IO
 
ut32_t
 
	mDTXFSTS
;

154 
ut32_t
 
	mRerved18
;

156 
	tUSB_OTG_INEPREGS
;

165 
	s_USB_OTG_OUTEPREGS


167 
__IO
 
ut32_t
 
	mDOEPCTL
;

168 
ut32_t
 
	mRerved04
;

169 
__IO
 
ut32_t
 
	mDOEPINT
;

170 
ut32_t
 
	mRerved0C
;

171 
__IO
 
ut32_t
 
	mDOEPTSIZ
;

172 
__IO
 
ut32_t
 
	mDOEPDMA
;

173 
ut32_t
 
	mRerved18
[2];

175 
	tUSB_OTG_OUTEPREGS
;

184 
	s_USB_OTG_HREGS


186 
__IO
 
ut32_t
 
	mHCFG
;

187 
__IO
 
ut32_t
 
	mHFIR
;

188 
__IO
 
ut32_t
 
	mHFNUM
;

189 
ut32_t
 
	mRerved40C
;

190 
__IO
 
ut32_t
 
	mHPTXSTS
;

191 
__IO
 
ut32_t
 
	mHAINT
;

192 
__IO
 
ut32_t
 
	mHAINTMSK
;

194 
	tUSB_OTG_HREGS
;

203 
	s_USB_OTG_HC_REGS


205 
__IO
 
ut32_t
 
	mHCCHAR
;

206 
__IO
 
ut32_t
 
	mHCSPLT
;

207 
__IO
 
ut32_t
 
	mHCINT
;

208 
__IO
 
ut32_t
 
	mHCINTMSK
;

209 
__IO
 
ut32_t
 
	mHCTSIZ
;

210 
__IO
 
ut32_t
 
	mHCDMA
;

211 
ut32_t
 
	mRerved
[2];

213 
	tUSB_OTG_HC_REGS
;

222 
	sUSB_OTG_ce_gs


224 
USB_OTG_GREGS
 *
	mGREGS
;

225 
USB_OTG_DREGS
 *
	mDREGS
;

226 
USB_OTG_HREGS
 *
	mHREGS
;

227 
USB_OTG_INEPREGS
 *
	mINEP_REGS
[
USB_OTG_MAX_TX_FIFOS
];

228 
USB_OTG_OUTEPREGS
 *
	mOUTEP_REGS
[
USB_OTG_MAX_TX_FIFOS
];

229 
USB_OTG_HC_REGS
 *
	mHC_REGS
[
USB_OTG_MAX_TX_FIFOS
];

230 
__IO
 
ut32_t
 *
	mHPRT0
;

231 
__IO
 
ut32_t
 *
	mDFIFO
[
USB_OTG_MAX_TX_FIFOS
];

232 
__IO
 
ut32_t
 *
	mPCGCCTL
;

234 
	tUSB_OTG_CORE_REGS
 , *
	tPUSB_OTG_CORE_REGS
;

235 
	u_USB_OTG_GOTGCTL_TyDef


237 
ut32_t
 
	md32
;

240 
ut32_t
 
	meqscs
 :

242 
ut32_t
 
	meq
 :

244 
ut32_t
 
	mRerved2_7
 :

246 
ut32_t
 
	mhgscs
 :

248 
ut32_t
 
	mhŻq
 :

250 
ut32_t
 
	mhthŒ
 :

252 
ut32_t
 
	mdevhŒ
 :

254 
ut32_t
 
	mRerved12_15
 :

256 
ut32_t
 
	mcids
 :

258 
ut32_t
 
	mdb
 :

260 
ut32_t
 
	masvld
 :

262 
ut32_t
 
	mbsvld
 :

264 
ut32_t
 
	mRerved20_31
 :

267 
	mb
;

268 } 
	tUSB_OTG_GOTGCTL_TyDef
 ;

270 
	u_USB_OTG_GOTGINT_TyDef


272 
ut32_t
 
	md32
;

275 
ut32_t
 
	mRerved0_1
 :

277 
ut32_t
 
	mndd
 :

279 
ut32_t
 
	mRerved3_7
 :

281 
ut32_t
 
	meqsucschng
 :

283 
ut32_t
 
	mhgsucschng
 :

285 
ut32_t
 
	mrv10_16
 :

287 
ut32_t
 
	mhgd
 :

289 
ut32_t
 
	madevtoutchng
 :

291 
ut32_t
 
	mdebde
 :

293 
ut32_t
 
	mRerved31_20
 :

296 
	mb
;

297 } 
	tUSB_OTG_GOTGINT_TyDef
 ;

298 
	u_USB_OTG_GAHBCFG_TyDef


300 
ut32_t
 
	md32
;

303 
ut32_t
 
	mglblmsk
 :

305 
ut32_t
 
	mhburn
 :

307 
ut32_t
 
	mdmb
 :

309 
ut32_t
 
	mRerved
 :

311 
ut32_t
 
	mtxmvl_txmvl
 :

313 
ut32_t
 
	mxmvl
 :

315 
ut32_t
 
	mRerved9_31
 :

318 
	mb
;

319 } 
	tUSB_OTG_GAHBCFG_TyDef
 ;

320 
	u_USB_OTG_GUSBCFG_TyDef


322 
ut32_t
 
	md32
;

325 
ut32_t
 
	mtoutl
 :

327 
ut32_t
 
	mRerved3_5
 :

329 
ut32_t
 
	mphyl
 :

331 
ut32_t
 
	mRerved7
 :

333 
ut32_t
 
	mpp
 :

335 
ut32_t
 
	mhp
 :

337 
ut32_t
 
	musbdtim
 :

339 
ut32_t
 
	mRerved14
 :

341 
ut32_t
 
	mphywrkl
 :

343 
ut32_t
 
	mRerved16
 :

345 
ut32_t
 
	mui_fs
 :

347 
ut32_t
 
	mui_auto_s
 :

349 
ut32_t
 
	mui_k_sus_m
 :

351 
ut32_t
 
	mui_ext_vbus_drv
 :

353 
ut32_t
 
	mui_t_vbus_d
 :

355 
ut32_t
 
	mrm_l_dl_pul
 :

357 
ut32_t
 
	mui_d_l
 :

359 
ut32_t
 
	mui_shrough
 :

361 
ut32_t
 
	mui_e_dib
 :

363 
ut32_t
 
	mRerved26_28
 :

365 
ut32_t
 
	mf_ho
 :

367 
ut32_t
 
	mf_dev
 :

369 
ut32_t
 
	mcru_tx
 :

372 
	mb
;

373 } 
	tUSB_OTG_GUSBCFG_TyDef
 ;

374 
	u_USB_OTG_GRSTCTL_TyDef


376 
ut32_t
 
	md32
;

379 
ut32_t
 
	mcsr
 :

381 
ut32_t
 
	mhsr
 :

383 
ut32_t
 
	mhm
 :

385 
ut32_t
 
	mRerved3
 :

387 
ut32_t
 
	mrxfsh
 :

389 
ut32_t
 
	mtxfsh
 :

391 
ut32_t
 
	mtxum
 :

393 
ut32_t
 
	mRerved11_29
 :

395 
ut32_t
 
	mdmeq
 :

397 
ut32_t
 
	mahbid
 :

400 
	mb
;

401 } 
	tUSB_OTG_GRSTCTL_TyDef
 ;

402 
	u_USB_OTG_GINTMSK_TyDef


404 
ut32_t
 
	md32
;

407 
ut32_t
 
	mRerved0
 :

409 
ut32_t
 
	mmodemismch
 :

411 
ut32_t
 
	mg
 :

413 
ut32_t
 
	msof
 :

415 
ut32_t
 
	mrxsqlvl
 :

417 
ut32_t
 
	mtxmy
 :

419 
ut32_t
 
	mgkeff
 :

421 
ut32_t
 
	mgouakeff
 :

423 
ut32_t
 
	mRerved8_9
 :

425 
ut32_t
 
	mlysud
 :

427 
ut32_t
 
	musbsud
 :

429 
ut32_t
 
	musbt
 :

431 
ut32_t
 
	mumde
 :

433 
ut32_t
 
	misooutdr
 :

435 
ut32_t
 
	meame
 :

437 
ut32_t
 
	mRerved16
 :

439 
ut32_t
 
	mmismch
 :

441 
ut32_t
 
	m
 :

443 
ut32_t
 
	moup
 :

445 
ut32_t
 
	mcomiso
 :

447 
ut32_t
 
	mcomisoout
 :

449 
ut32_t
 
	mRerved22_23
 :

451 
ut32_t
 
	mpt
 :

453 
ut32_t
 
	mhc
 :

455 
ut32_t
 
	mxmy
 :

457 
ut32_t
 
	mRerved27
 :

459 
ut32_t
 
	mcidschng
 :

461 
ut32_t
 
	mdisc
 :

463 
ut32_t
 
	mseq
 :

465 
ut32_t
 
	mwkup
 :

468 
	mb
;

469 } 
	tUSB_OTG_GINTMSK_TyDef
 ;

470 
	u_USB_OTG_GINTSTS_TyDef


472 
ut32_t
 
	md32
;

475 
ut32_t
 
	mcurmode
 :

477 
ut32_t
 
	mmodemismch
 :

479 
ut32_t
 
	mg
 :

481 
ut32_t
 
	msof
 :

483 
ut32_t
 
	mrxsqlvl
 :

485 
ut32_t
 
	mtxmy
 :

487 
ut32_t
 
	mgkeff
 :

489 
ut32_t
 
	mgouakeff
 :

491 
ut32_t
 
	mRerved8_9
 :

493 
ut32_t
 
	mlysud
 :

495 
ut32_t
 
	musbsud
 :

497 
ut32_t
 
	musbt
 :

499 
ut32_t
 
	mumde
 :

501 
ut32_t
 
	misooutdr
 :

503 
ut32_t
 
	meame
 :

505 
ut32_t
 
	mRerved16_17
 :

507 
ut32_t
 
	mt
:

509 
ut32_t
 
	moup
 :

511 
ut32_t
 
	mcomiso
 :

513 
ut32_t
 
	mcomisoout
 :

515 
ut32_t
 
	mRerved22_23
 :

517 
ut32_t
 
	mpt
 :

519 
ut32_t
 
	mhc
 :

521 
ut32_t
 
	mxmy
 :

523 
ut32_t
 
	mRerved27
 :

525 
ut32_t
 
	mcidschng
 :

527 
ut32_t
 
	mdisc
 :

529 
ut32_t
 
	mseq
 :

531 
ut32_t
 
	mwkup
 :

534 
	mb
;

535 } 
	tUSB_OTG_GINTSTS_TyDef
 ;

536 
	u_USB_OTG_DRXSTS_TyDef


538 
ut32_t
 
	md32
;

541 
ut32_t
 
	mnum
 :

543 
ut32_t
 
	mbt
 :

545 
ut32_t
 
	mdpid
 :

547 
ut32_t
 
	mpkts
 :

549 
ut32_t
 
	m
 :

551 
ut32_t
 
	mRerved
 :

554 
	mb
;

555 } 
	tUSB_OTG_DRXSTS_TyDef
 ;

556 
	u_USB_OTG_GRXSTS_TyDef


558 
ut32_t
 
	md32
;

561 
ut32_t
 
	mchnum
 :

563 
ut32_t
 
	mbt
 :

565 
ut32_t
 
	mdpid
 :

567 
ut32_t
 
	mpkts
 :

569 
ut32_t
 
	mRerved
 :

572 
	mb
;

573 } 
	tUSB_OTG_GRXFSTS_TyDef
 ;

574 
	u_USB_OTG_FSIZ_TyDef


576 
ut32_t
 
	md32
;

579 
ut32_t
 
	mddr
 :

581 
ut32_t
 
	mdth
 :

584 
	mb
;

585 } 
	tUSB_OTG_FSIZ_TyDef
 ;

586 
	u_USB_OTG_HNPTXSTS_TyDef


588 
ut32_t
 
	md32
;

591 
ut32_t
 
	mtxfva
 :

593 
ut32_t
 
	mtxqva
 :

597 
ut32_t
 
	mrme
 :

599 
ut32_t
 
	mtok
 :

601 
ut32_t
 
	mchnum
 :

603 } 
	mtxqt
;

604 
ut32_t
 
	mRerved
 :

607 
	mb
;

608 } 
	tUSB_OTG_HNPTXSTS_TyDef
 ;

609 
	u_USB_OTG_DTXFSTSn_TyDef


611 
ut32_t
 
	md32
;

614 
ut32_t
 
	mtxfva
 :

616 
ut32_t
 
	mRerved
 :

619 
	mb
;

620 } 
	tUSB_OTG_DTXFSTSn_TyDef
 ;

622 
	u_USB_OTG_GCCFG_TyDef


624 
ut32_t
 
	md32
;

627 
ut32_t
 
	mRerved_
 :

629 
ut32_t
 
	mpwdn
 :

631 
ut32_t
 
	mRerved_17
 :

633 
ut32_t
 
	mvbusnsgA
 :

635 
ut32_t
 
	mvbusnsgB
 :

637 
ut32_t
 
	msofoun
 :

639 
ut32_t
 
	mdibvbusnsg
 :

641 
ut32_t
 
	mRerved_out
 :

644 
	mb
;

645 } 
	tUSB_OTG_GCCFG_TyDef
 ;

647 
	u_USB_OTG_DCFG_TyDef


649 
ut32_t
 
	md32
;

652 
ut32_t
 
	mdevd
 :

654 
ut32_t
 
	mnzsouthshk
 :

656 
ut32_t
 
	mRerved3
 :

658 
ut32_t
 
	mdevaddr
 :

660 
ut32_t
 
	mrt
 :

662 
ut32_t
 
	mRerved12_31
 :

665 
	mb
;

666 } 
	tUSB_OTG_DCFG_TyDef
 ;

667 
	u_USB_OTG_DCTL_TyDef


669 
ut32_t
 
	md32
;

672 
ut32_t
 
	mrmtwkupsig
 :

674 
ut32_t
 
	msdisc
 :

676 
ut32_t
 
	mgŚks
 :

678 
ut32_t
 
	mgouaks
 :

680 
ut32_t
 
	mtl
 :

682 
ut32_t
 
	msgŚk
 :

684 
ut32_t
 
	mcgŚk
 :

686 
ut32_t
 
	msgouak
 :

688 
ut32_t
 
	mcgouak
 :

690 
ut32_t
 
	mprg_de
 :

692 
ut32_t
 
	mRerved
 :

695 
	mb
;

696 } 
	tUSB_OTG_DCTL_TyDef
 ;

697 
	u_USB_OTG_DSTS_TyDef


699 
ut32_t
 
	md32
;

702 
ut32_t
 
	msus
 :

704 
ut32_t
 
	mumd
 :

706 
ut32_t
 
	mi
 :

708 
ut32_t
 
	mRerved4_7
:

710 
ut32_t
 
	msof
 :

712 
ut32_t
 
	mRerved22_31
 :

715 
	mb
;

716 } 
	tUSB_OTG_DSTS_TyDef
 ;

717 
	u_USB_OTG_DIEPINTn_TyDef


719 
ut32_t
 
	md32
;

722 
ut32_t
 
	mxrcom
 :

724 
ut32_t
 
	mdibd
 :

726 
ut32_t
 
	mRerved2
 :

728 
ut32_t
 
	mtimeout
 :

730 
ut32_t
 
	mtktxmp
 :

732 
ut32_t
 
	mRerved5
 :

734 
ut32_t
 
	mkeff
 :

736 
ut32_t
 
	memy
 :

738 
ut32_t
 
	mtxfifound
 :

740 
ut32_t
 
	mRerved14_31
 :

743 
	mb
;

744 } 
	tUSB_OTG_DIEPINTn_TyDef
 ;

745 
_USB_OTG_DIEPINTn_TyDef
 
	tUSB_OTG_DIEPMSK_TyDef
 ;

746 
	u_USB_OTG_DOEPINTn_TyDef


748 
ut32_t
 
	md32
;

751 
ut32_t
 
	mxrcom
 :

753 
ut32_t
 
	mdibd
 :

755 
ut32_t
 
	mRerved2
 :

757 
ut32_t
 
	mtup
 :

759 
ut32_t
 
	mRerved04_31
 :

762 
	mb
;

763 } 
	tUSB_OTG_DOEPINTn_TyDef
 ;

764 
_USB_OTG_DOEPINTn_TyDef
 
	tUSB_OTG_DOEPMSK_TyDef
 ;

766 
	u_USB_OTG_DAINT_TyDef


768 
ut32_t
 
	md32
;

771 
ut32_t
 
	m
 :

773 
ut32_t
 
	mout
 :

776 
	m
;

777 } 
	tUSB_OTG_DAINT_TyDef
 ;

779 
	u_USB_OTG_DTHRCTL_TyDef


781 
ut32_t
 
	md32
;

784 
ut32_t
 
	mn_iso_thr_
 :

786 
ut32_t
 
	miso_thr_
 :

788 
ut32_t
 
	mtx_thr_n
 :

790 
ut32_t
 
	mRerved11_15
 :

792 
ut32_t
 
	mrx_thr_
 :

794 
ut32_t
 
	mrx_thr_n
 :

796 
ut32_t
 
	mRerved26
 :

798 
ut32_t
 
	mp_
 :

800 
ut32_t
 
	mRerved28_31
 :

803 
	mb
;

804 } 
	tUSB_OTG_DTHRCTL_TyDef
 ;

805 
	u_USB_OTG_DEPCTL_TyDef


807 
ut32_t
 
	md32
;

810 
ut32_t
 
	mmps
 :

812 
ut32_t
 
	mrved
 :

814 
ut32_t
 
	musba
 :

816 
ut32_t
 
	mdpid
 :

818 
ut32_t
 
	mks
 :

820 
ut32_t
 
	mty
 :

822 
ut32_t
 
	mp
 :

824 
ut32_t
 
	ml
 :

826 
ut32_t
 
	mtxum
 :

828 
ut32_t
 
	mak
 :

830 
ut32_t
 
	mak
 :

832 
ut32_t
 
	mtd0pid
 :

834 
ut32_t
 
	mtd1pid
 :

836 
ut32_t
 
	mdis
 :

838 
ut32_t
 
	ma
 :

841 
	mb
;

842 } 
	tUSB_OTG_DEPCTL_TyDef
 ;

843 
	u_USB_OTG_DEPXFRSIZ_TyDef


845 
ut32_t
 
	md32
;

848 
ut32_t
 
	mxrsize
 :

850 
ut32_t
 
	mpktt
 :

852 
ut32_t
 
	mmc
 :

854 
ut32_t
 
	mRerved
 :

857 
	mb
;

858 } 
	tUSB_OTG_DEPXFRSIZ_TyDef
 ;

859 
	u_USB_OTG_DEP0XFRSIZ_TyDef


861 
ut32_t
 
	md32
;

864 
ut32_t
 
	mxrsize
 :

866 
ut32_t
 
	mRerved7_18
 :

868 
ut32_t
 
	mpktt
 :

870 
ut32_t
 
	mRerved20_28
 :

872 
ut32_t
 
	msupt
 :

874 
ut32_t
 
	mRerved31
 :

877 
	mb
;

878 } 
	tUSB_OTG_DEP0XFRSIZ_TyDef
 ;

879 
	u_USB_OTG_HCFG_TyDef


881 
ut32_t
 
	md32
;

884 
ut32_t
 
	mfkl
 :

886 
ut32_t
 
	mfssu
 :

889 
	mb
;

890 } 
	tUSB_OTG_HCFG_TyDef
 ;

891 
	u_USB_OTG_HFRMINTRVL_TyDef


893 
ut32_t
 
	md32
;

896 
ut32_t
 
	mt
 :

898 
ut32_t
 
	mRerved
 :

901 
	mb
;

902 } 
	tUSB_OTG_HFRMINTRVL_TyDef
 ;

904 
	u_USB_OTG_HFNUM_TyDef


906 
ut32_t
 
	md32
;

909 
ut32_t
 
	mnum
 :

911 
ut32_t
 
	mm
 :

914 
	mb
;

915 } 
	tUSB_OTG_HFNUM_TyDef
 ;

916 
	u_USB_OTG_HPTXSTS_TyDef


918 
ut32_t
 
	md32
;

921 
ut32_t
 
	mxfva
 :

923 
ut32_t
 
	mxqva
 :

927 
ut32_t
 
	mrme
 :

929 
ut32_t
 
	mtok
 :

931 
ut32_t
 
	mchnum
 :

933 
ut32_t
 
	modd_ev
 :

935 } 
	mxqt
;

937 
	mb
;

938 } 
	tUSB_OTG_HPTXSTS_TyDef
 ;

939 
	u_USB_OTG_HPRT0_TyDef


941 
ut32_t
 
	md32
;

944 
ut32_t
 
	mtcns
 :

946 
ut32_t
 
	mtcnd
 :

948 
ut32_t
 
	m
 :

950 
ut32_t
 
	mnchng
 :

952 
ut32_t
 
	mtovrcua
 :

954 
ut32_t
 
	mtovrcuchng
 :

956 
ut32_t
 
	mes
 :

958 
ut32_t
 
	mtsu
 :

960 
ut32_t
 
	m
 :

962 
ut32_t
 
	mRerved9
 :

964 
ut32_t
 
	mns
 :

966 
ut32_t
 
	mwr
 :

968 
ut32_t
 
	ml
 :

970 
ut32_t
 
	mtd
 :

972 
ut32_t
 
	mRerved19_31
 :

975 
	mb
;

976 } 
	tUSB_OTG_HPRT0_TyDef
 ;

977 
	u_USB_OTG_HAINT_TyDef


979 
ut32_t
 
	md32
;

982 
ut32_t
 
	mcht
 :

984 
ut32_t
 
	mRerved
 :

987 
	mb
;

988 } 
	tUSB_OTG_HAINT_TyDef
 ;

989 
	u_USB_OTG_HAINTMSK_TyDef


991 
ut32_t
 
	md32
;

994 
ut32_t
 
	mcht
 :

996 
ut32_t
 
	mRerved
 :

999 
	mb
;

1000 } 
	tUSB_OTG_HAINTMSK_TyDef
 ;

1001 
	u_USB_OTG_HCCHAR_TyDef


1003 
ut32_t
 
	md32
;

1006 
ut32_t
 
	mmps
 :

1008 
ut32_t
 
	mnum
 :

1010 
ut32_t
 
	md
 :

1012 
ut32_t
 
	mRerved
 :

1014 
ut32_t
 
	mlddev
 :

1016 
ut32_t
 
	mty
 :

1018 
ut32_t
 
	mmuit
 :

1020 
ut32_t
 
	mdevaddr
 :

1022 
ut32_t
 
	moddm
 :

1024 
ut32_t
 
	mchdis
 :

1026 
ut32_t
 
	mch
 :

1029 
	mb
;

1030 } 
	tUSB_OTG_HCCHAR_TyDef
 ;

1031 
	u_USB_OTG_HCSPLT_TyDef


1033 
ut32_t
 
	md32
;

1036 
ut32_t
 
	mddr
 :

1038 
ut32_t
 
	mhubaddr
 :

1040 
ut32_t
 
	mxapos
 :

1042 
ut32_t
 
	mcomp
 :

1044 
ut32_t
 
	mRerved
 :

1046 
ut32_t
 
	mɒa
 :

1049 
	mb
;

1050 } 
	tUSB_OTG_HCSPLT_TyDef
 ;

1051 
	u_USB_OTG_HCINTn_TyDef


1053 
ut32_t
 
	md32
;

1056 
ut32_t
 
	mxrcom
 :

1058 
ut32_t
 
	mchhd
 :

1060 
ut32_t
 
	mahbr
 :

1062 
ut32_t
 
	ml
 :

1064 
ut32_t
 
	mk
 :

1066 
ut32_t
 
	mack
 :

1068 
ut32_t
 
	mny
 :

1070 
ut32_t
 
	mxar
 :

1072 
ut32_t
 
	mbb˼
 :

1074 
ut32_t
 
	mmovrun
 :

1076 
ut32_t
 
	mdg˼
 :

1078 
ut32_t
 
	mRerved
 :

1081 
	mb
;

1082 } 
	tUSB_OTG_HCINTn_TyDef
 ;

1083 
	u_USB_OTG_HCTSIZn_TyDef


1085 
ut32_t
 
	md32
;

1088 
ut32_t
 
	mxrsize
 :

1090 
ut32_t
 
	mpktt
 :

1092 
ut32_t
 
	mpid
 :

1094 
ut32_t
 
	mdng
 :

1097 
	mb
;

1098 } 
	tUSB_OTG_HCTSIZn_TyDef
 ;

1099 
	u_USB_OTG_HCINTMSK_TyDef


1101 
ut32_t
 
	md32
;

1104 
ut32_t
 
	mxrcom
 :

1106 
ut32_t
 
	mchhd
 :

1108 
ut32_t
 
	mahbr
 :

1110 
ut32_t
 
	ml
 :

1112 
ut32_t
 
	mk
 :

1114 
ut32_t
 
	mack
 :

1116 
ut32_t
 
	mny
 :

1118 
ut32_t
 
	mxar
 :

1120 
ut32_t
 
	mbb˼
 :

1122 
ut32_t
 
	mmovrun
 :

1124 
ut32_t
 
	mdg˼
 :

1126 
ut32_t
 
	mRerved
 :

1129 
	mb
;

1130 } 
	tUSB_OTG_HCINTMSK_TyDef
 ;

1132 
	u_USB_OTG_PCGCCTL_TyDef


1134 
ut32_t
 
	md32
;

1137 
ut32_t
 
	mpk
 :

1139 
ut32_t
 
	mgehk
 :

1141 
ut32_t
 
	mRerved2_3
 :

1143 
ut32_t
 
	mphy_su
 :

1145 
ut32_t
 
	mRerved5_31
 :

1148 
	mb
;

1149 } 
	tUSB_OTG_PCGCCTL_TyDef
 ;

	@src/lib/STM32_USB_OTG_Driver/src/usb_bsp_template.c

30 
	~"usb_b.h
"

94 
	$USB_OTG_BSP_In
()

97 
	}
}

104 
	$USB_OTG_BSP_EbIru
()

107 
	}
}

117 
	$USB_OTG_BSP_DriveVBUS
(
ut32_t
 
d
, 
ut8_t
 
e
)

119 ()
d
;

120 ()
e
;

122 
	}
}

131 
	$USB_OTG_BSP_CfigVBUS
(
ut32_t
 
d
)

133 ()
d
;

135 
	}
}

143 
	$USB_OTG_BSP_TimeIn
 ( )

146 
	}
}

154 
	$USB_OTG_BSP_uDay
 (cڡ 
ut32_t
 
uc
)

157 
ut32_t
 
cou
 = 0;

158 cڡ 
ut32_t
 
utime
 = (120 * 
uc
 / 7);

161 i++
cou
 > 
utime
 )

168 
	}
}

177 
	$USB_OTG_BSP_mDay
 (cڡ 
ut32_t
 
mc
)

180 
	`USB_OTG_BSP_uDay
(
mc
 * 1000);

182 
	}
}

192 
	$USB_OTG_BSP_TimIRQ
 ()

195 
	}
}

	@src/lib/STM32_USB_OTG_Driver/src/usb_core.c

29 
	~"usb_ce.h
"

30 
	~"usb_b.h
"

95 
	$USB_OTG_EbCommI
(
USB_OTG_CORE_HANDLE
 *
pdev
)

97 
USB_OTG_GINTMSK_TyDef
 
t_mask
;

99 
t_mask
.
d32
 = 0;

101 #ide
USE_OTG_MODE


102 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
GOTGINT
, 0xFFFFFFFF);

105 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
GINTSTS
, 0xBFFFFFFF);

107 
t_mask
.
b
.
wkup
 = 1;

108 
t_mask
.
b
.
usbsud
 = 1;

110 #ifde
USE_OTG_MODE


111 
t_mask
.
b
.
g
 = 1;

112 
t_mask
.
b
.
seq
 = 1;

113 
t_mask
.
b
.
cidschng
 = 1;

115 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
GINTMSK
, 
t_mask
.
d32
);

116 
	}
}

123 
USB_OTG_STS
 
	$USB_OTG_CeRet
(
USB_OTG_CORE_HANDLE
 *
pdev
)

125 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

126 
__IO
 
USB_OTG_GRSTCTL_TyDef
 
gt
;

127 
ut32_t
 
cou
 = 0;

129 
gt
.
d32
 = 0;

133 
	`USB_OTG_BSP_uDay
(3);

134 
gt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GRSTCTL
);

135 i(++
cou
 > 200000)

137  
USB_OTG_OK
;

140 
gt
.
b
.
ahbid
 == 0);

142 
cou
 = 0;

143 
gt
.
b
.
csr
 = 1;

144 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GRSTCTL
, 
gt
.
d32
 );

147 
gt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GRSTCTL
);

148 i(++
cou
 > 200000)

153 
gt
.
b
.
csr
 == 1);

155 
	`USB_OTG_BSP_uDay
(3);

156  
us
;

157 
	}
}

168 
USB_OTG_STS
 
	$USB_OTG_WrePack
(
USB_OTG_CORE_HANDLE
 *
pdev
,

169 
ut8_t
 *
c
,

170 
ut8_t
 
ch__num
,

171 
ut16_t
 
n
)

173 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

174 i(
pdev
->
cfg
.
dma_ab
 == 0)

176 
ut32_t
 
cou32b
0 , 
i
= 0;

177 
__IO
 
ut32_t
 *
fifo
;

179 
cou32b
 = (
n
 + 3) / 4;

180 
fifo
 = 
pdev
->
gs
.
DFIFO
[
ch__num
];

181 
i
 = 0; i < 
cou32b
; i++)

183 
	`USB_OTG_WRITE_REG32

fifo
, *((
__cked
 
ut32_t
 *)
c
) );

184 
c
+=4;

187  
us
;

188 
	}
}

198 *
	$USB_OTG_RdPack
(
USB_OTG_CORE_HANDLE
 *
pdev
,

199 
ut8_t
 *
de
,

200 
ut16_t
 
n
)

202 
ut32_t
 
i
=0;

203 
ut32_t
 
cou32b
 = (
n
 + 3) / 4;

205 
__IO
 
ut32_t
 *
fifo
 = 
pdev
->
gs
.
DFIFO
[0];

207  
i
 = 0; i < 
cou32b
; i++)

209 *(
__cked
 
ut32_t
 *)
de
 = 
	`USB_OTG_READ_REG32
(
fifo
);

210 
de
 += 4 ;

212  ((*)
de
);

213 
	}
}

222 
USB_OTG_STS
 
	$USB_OTG_SeCe
(
USB_OTG_CORE_HANDLE
 *
pdev
,

223 
USB_OTG_CORE_ID_TyDef
 
ceID
)

225 
ut32_t
 
i
 , 
baAddss
 = 0;

226 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

228 
pdev
->
cfg
.
dma_ab
 = 0;

231 
pdev
->
cfg
.
d
 = 
USB_OTG_SPEED_FULL
;

232 
pdev
->
cfg
.
mps
 = 
USB_OTG_FS_MAX_PACKET_SIZE
 ;

235 i(
ceID
 =
USB_OTG_FS_CORE_ID
)

237 
baAddss
 = 
USB_OTG_FS_BASE_ADDR
;

238 
pdev
->
cfg
.
ceID
 = 
USB_OTG_FS_CORE_ID
;

239 
pdev
->
cfg
.
ho_chls
 = 8 ;

240 
pdev
->
cfg
.
dev_dpots
 = 4 ;

241 
pdev
->
cfg
.
TٮFifoSize
 = 320;

242 
pdev
->
cfg
.
phy_
 = 
USB_OTG_EMBEDDED_PHY
;

244 #ifde
USB_OTG_FS_SOF_OUTPUT_ENABLED


245 
pdev
->
cfg
.
Sof_ouut
 = 1;

248 #ifde
USB_OTG_FS_LOW_PWR_MGMT_SUPPORT


249 
pdev
->
cfg
.
low_pow
 = 1;

252 i(
ceID
 =
USB_OTG_HS_CORE_ID
)

254 
baAddss
 = 
USB_OTG_HS_BASE_ADDR
;

255 
pdev
->
cfg
.
ceID
 = 
USB_OTG_HS_CORE_ID
;

256 
pdev
->
cfg
.
ho_chls
 = 12 ;

257 
pdev
->
cfg
.
dev_dpots
 = 6 ;

258 
pdev
->
cfg
.
TٮFifoSize
 = 1280;

260 #ifde
USB_OTG_ULPI_PHY_ENABLED


261 
pdev
->
cfg
.
phy_
 = 
USB_OTG_ULPI_PHY
;

263 #ifde
USB_OTG_EMBEDDED_PHY_ENABLED


264 
pdev
->
cfg
.
phy_
 = 
USB_OTG_EMBEDDED_PHY
;

268 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


269 
pdev
->
cfg
.
dma_ab
 = 1;

272 #ifde
USB_OTG_HS_SOF_OUTPUT_ENABLED


273 
pdev
->
cfg
.
Sof_ouut
 = 1;

276 #ifde
USB_OTG_HS_LOW_PWR_MGMT_SUPPORT


277 
pdev
->
cfg
.
low_pow
 = 1;

287 
pdev
->
gs
.
GREGS
 = (
USB_OTG_GREGS
 *)(
baAddss
 + \

288 
USB_OTG_CORE_GLOBAL_REGS_OFFSET
);

289 
pdev
->
gs
.
DREGS
 = (
USB_OTG_DREGS
 *(
baAddss
 + \

290 
USB_OTG_DEV_GLOBAL_REG_OFFSET
);

292 
i
 = 0; i < 
pdev
->
cfg
.
dev_dpots
; i++)

294 
pdev
->
gs
.
INEP_REGS
[
i
] = (
USB_OTG_INEPREGS
 *) \

295 (
baAddss
 + 
USB_OTG_DEV_IN_EP_REG_OFFSET
 + \

296 (
i
 * 
USB_OTG_EP_REG_OFFSET
));

297 
pdev
->
gs
.
OUTEP_REGS
[
i
] = (
USB_OTG_OUTEPREGS
 *) \

298 (
baAddss
 + 
USB_OTG_DEV_OUT_EP_REG_OFFSET
 + \

299 (
i
 * 
USB_OTG_EP_REG_OFFSET
));

301 
pdev
->
gs
.
HREGS
 = (
USB_OTG_HREGS
 *)(
baAddss
 + \

302 
USB_OTG_HOST_GLOBAL_REG_OFFSET
);

303 
pdev
->
gs
.
HPRT0
 = (
ut32_t
 *)(
baAddss
 + 
USB_OTG_HOST_PORT_REGS_OFFSET
);

305 
i
 = 0; i < 
pdev
->
cfg
.
ho_chls
; i++)

307 
pdev
->
gs
.
HC_REGS
[
i
] = (
USB_OTG_HC_REGS
 *)(
baAddss
 + \

308 
USB_OTG_HOST_CHAN_REGS_OFFSET
 + \

309 (
i
 * 
USB_OTG_CHAN_REGS_OFFSET
));

311 
i
 = 0; i < 
pdev
->
cfg
.
ho_chls
; i++)

313 
pdev
->
gs
.
DFIFO
[
i
] = (
ut32_t
 *)(
baAddss
 + 
USB_OTG_DATA_FIFO_OFFSET
 +\

314 (
i
 * 
USB_OTG_DATA_FIFO_SIZE
));

316 
pdev
->
gs
.
PCGCCTL
 = (
ut32_t
 *)(
baAddss
 + 
USB_OTG_PCGCCTL_OFFSET
);

318  
us
;

319 
	}
}

329 
USB_OTG_STS
 
	$USB_OTG_CeIn
(
USB_OTG_CORE_HANDLE
 *
pdev
)

331 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

332 
USB_OTG_GUSBCFG_TyDef
 
usbcfg
;

333 
USB_OTG_GCCFG_TyDef
 
gccfg
;

334 
USB_OTG_GAHBCFG_TyDef
 
ahbcfg
;

335 #i
	`defed
 (
STM32F446xx
|| defed (
STM32F469_479xx
)

336 
USB_OTG_DCTL_TyDef
 
dl
;

338 
usbcfg
.
d32
 = 0;

339 
gccfg
.
d32
 = 0;

340 
ahbcfg
.
d32
 = 0;

342 i(
pdev
->
cfg
.
phy_
 =
USB_OTG_ULPI_PHY
)

344 
gccfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GCCFG
);

345 
gccfg
.
b
.
pwdn
 = 0;

347 i(
pdev
->
cfg
.
Sof_ouut
)

349 
gccfg
.
b
.
sofoun
 = 1;

351 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
gs
.
GREGS
->
GCCFG
, 
gccfg
.
d32
);

354 
usbcfg
.
d32
 = 0;

355 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GUSBCFG
);

357 
usbcfg
.
b
.
phyl
 = 0;

358 #ifde
USB_OTG_INTERNAL_VBUS_ENABLED


359 
usbcfg
.
b
.
ui_ext_vbus_drv
 = 0;

361 #ifde
USB_OTG_EXTERNAL_VBUS_ENABLED


362 
usbcfg
.
b
.
ui_ext_vbus_drv
 = 1;

365 
usbcfg
.
b
.
rm_l_dl_pul
 = 0;

367 
usbcfg
.
b
.
ui_fs
 = 0;

368 
usbcfg
.
b
.
ui_k_sus_m
 = 0;

369 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
gs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

372 
	`USB_OTG_CeRet
(
pdev
);

374 if(
pdev
->
cfg
.
dma_ab
 == 1)

377 
ahbcfg
.
b
.
hburn
 = 5;

378 
ahbcfg
.
b
.
dmb
 = 1;

379 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GAHBCFG
, 
ahbcfg
.
d32
);

386 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GUSBCFG
);;

387 
usbcfg
.
b
.
phyl
 = 1;

388 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
gs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

390 
	`USB_OTG_CeRet
(
pdev
);

392 
gccfg
.
d32
 = 0;

393 
gccfg
.
b
.
pwdn
 = 1;

394 
gccfg
.
b
.
vbusnsgA
 = 1 ;

395 
gccfg
.
b
.
vbusnsgB
 = 1 ;

397 #ide
VBUS_SENSING_ENABLED


398 
gccfg
.
b
.
dibvbusnsg
 = 1;

401 if(
pdev
->
cfg
.
Sof_ouut
)

403 
gccfg
.
b
.
sofoun
 = 1;

406 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
gs
.
GREGS
->
GCCFG
, 
gccfg
.
d32
);

407 
	`USB_OTG_BSP_mDay
(20);

410 if(
pdev
->
cfg
.
dma_ab
 == 1)

413 
ahbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GAHBCFG
);

414 
ahbcfg
.
b
.
hburn
 = 5;

415 
ahbcfg
.
b
.
dmb
 = 1;

416 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GAHBCFG
, 
ahbcfg
.
d32
);

420 #ifde 
USE_OTG_MODE


421 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GUSBCFG
);

422 
usbcfg
.
b
.
hp
 = 1;

423 
usbcfg
.
b
.
pp
 = 1;

424 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

425 
	`USB_OTG_EbCommI
(
pdev
);

428 #i
	`defed
 (
STM32F446xx
|| defed (
STM32F469_479xx
)

429 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GUSBCFG
);

430 
usbcfg
.
b
.
pp
 = 1;

432 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
);

434 
dl
.
b
.
sdisc
 = 0;

435 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
, 
dl
.
d32
);

436 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
);

437 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

438 
	`USB_OTG_EbCommI
(
pdev
);

441  
us
;

442 
	}
}

449 
USB_OTG_STS
 
	$USB_OTG_EbGlobI
(
USB_OTG_CORE_HANDLE
 *
pdev
)

451 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

452 
USB_OTG_GAHBCFG_TyDef
 
ahbcfg
;

454 
ahbcfg
.
d32
 = 0;

455 
ahbcfg
.
b
.
glblmsk
 = 1;

456 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
GREGS
->
GAHBCFG
, 0, 
ahbcfg
.
d32
);

457  
us
;

458 
	}
}

467 
USB_OTG_STS
 
	$USB_OTG_DibGlobI
(
USB_OTG_CORE_HANDLE
 *
pdev
)

469 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

470 
USB_OTG_GAHBCFG_TyDef
 
ahbcfg
;

471 
ahbcfg
.
d32
 = 0;

472 
ahbcfg
.
b
.
glblmsk
 = 1;

473 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
GREGS
->
GAHBCFG
, 
ahbcfg
.
d32
, 0);

474  
us
;

475 
	}
}

484 
USB_OTG_STS
 
	$USB_OTG_FlushTxFifo
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut32_t
 
num
 )

486 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

487 
__IO
 
USB_OTG_GRSTCTL_TyDef
 
gt
;

489 
ut32_t
 
cou
 = 0;

490 
gt
.
d32
 = 0;

491 
gt
.
b
.
txfsh
 = 1;

492 
gt
.
b
.
txum
 = 
num
;

493 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
GRSTCTL
, 
gt
.
d32
 );

496 
gt
.
d32
 = 
	`USB_OTG_READ_REG32
&
pdev
->
gs
.
GREGS
->
GRSTCTL
);

497 i(++
cou
 > 200000)

502 
gt
.
b
.
txfsh
 == 1);

504 
	`USB_OTG_BSP_uDay
(3);

505  
us
;

506 
	}
}

514 
USB_OTG_STS
 
	$USB_OTG_FlushRxFifo

USB_OTG_CORE_HANDLE
 *
pdev
 )

516 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

517 
__IO
 
USB_OTG_GRSTCTL_TyDef
 
gt
;

518 
ut32_t
 
cou
 = 0;

520 
gt
.
d32
 = 0;

521 
gt
.
b
.
rxfsh
 = 1;

522 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
GRSTCTL
, 
gt
.
d32
 );

525 
gt
.
d32
 = 
	`USB_OTG_READ_REG32
&
pdev
->
gs
.
GREGS
->
GRSTCTL
);

526 i(++
cou
 > 200000)

531 
gt
.
b
.
rxfsh
 == 1);

533 
	`USB_OTG_BSP_uDay
(3);

534  
us
;

535 
	}
}

544 
USB_OTG_STS
 
	$USB_OTG_SCutMode
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
mode
)

546 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

547 
USB_OTG_GUSBCFG_TyDef
 
usbcfg
;

549 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GUSBCFG
);

551 
usbcfg
.
b
.
f_ho
 = 0;

552 
usbcfg
.
b
.
f_dev
 = 0;

554 i
mode
 =
HOST_MODE
)

556 
usbcfg
.
b
.
f_ho
 = 1;

558 i
mode
 =
DEVICE_MODE
)

560 
usbcfg
.
b
.
f_dev
 = 1;

568 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

569 
	`USB_OTG_BSP_mDay
(50);

570  
us
;

571 
	}
}

579 
ut32_t
 
	$USB_OTG_GMode
(
USB_OTG_CORE_HANDLE
 *
pdev
)

581  (
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GINTSTS
 ) & 0x1);

582 
	}
}

590 
ut8_t
 
	$USB_OTG_IsDeviMode
(
USB_OTG_CORE_HANDLE
 *
pdev
)

592  (
	`USB_OTG_GMode
(
pdev
!
HOST_MODE
);

593 
	}
}

601 
ut8_t
 
	$USB_OTG_IsHoMode
(
USB_OTG_CORE_HANDLE
 *
pdev
)

603  (
	`USB_OTG_GMode
(
pdev
=
HOST_MODE
);

604 
	}
}

612 
ut32_t
 
	$USB_OTG_RdCeI
(
USB_OTG_CORE_HANDLE
 *
pdev
)

614 
ut32_t
 
v
 = 0;

615 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GINTSTS
);

616 
v
 &
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GINTMSK
);

617  
v
;

618 
	}
}

626 
ut32_t
 
	$USB_OTG_RdOtgI
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

628  (
	`USB_OTG_READ_REG32
 (&
pdev
->
gs
.
GREGS
->
GOTGINT
));

629 
	}
}

631 #ifde
USE_HOST_MODE


637 
USB_OTG_STS
 
	$USB_OTG_CeInHo
(
USB_OTG_CORE_HANDLE
 *
pdev
)

639 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

640 
USB_OTG_FSIZ_TyDef
 
txfifosize
;

641 
USB_OTG_FSIZ_TyDef
 
xfifosize
;

642 
USB_OTG_HCFG_TyDef
 
hcfg
;

644 #ifde
USE_OTG_MODE


645 
USB_OTG_OTGCTL_TyDef
 
ggl
;

648 
ut32_t
 
i
 = 0;

650 
txfifosize
.
d32
 = 0;

651 
xfifosize
.
d32
 = 0;

652 #ifde
USE_OTG_MODE


653 
ggl
.
d32
 = 0;

655 
hcfg
.
d32
 = 0;

659 
	`USB_OTG_BSP_CfigVBUS
(
pdev
);

662 
	`USB_OTG_WRITE_REG32
(
pdev
->
gs
.
PCGCCTL
, 0);

665 i(
pdev
->
cfg
.
phy_
 =
USB_OTG_ULPI_PHY
)

667 
	`USB_OTG_InFSLSPClkS
(
pdev
 , 
HCFG_30_60_MHZ
);

671 
	`USB_OTG_InFSLSPClkS
(
pdev
 , 
HCFG_48_MHZ
);

673 
	`USB_OTG_RetPt
(
pdev
);

675 
hcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HREGS
->
HCFG
);

676 
hcfg
.
b
.
fssu
 = 0;

677 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HREGS
->
HCFG
, 
hcfg
.
d32
);

681 #ifde
USB_OTG_FS_CORE


682 if(
pdev
->
cfg
.
ceID
 =
USB_OTG_FS_CORE_ID
)

685 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GRXFSIZ
, 
RX_FIFO_FS_SIZE
);

686 
txfifosize
.
b
.
ddr
 = 
RX_FIFO_FS_SIZE
;

687 
txfifosize
.
b
.
dth
 = 
TXH_NP_FS_FIFOSIZ
;

688 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
DIEPTXF0_HNPTXFSIZ
, 
txfifosize
.
d32
);

690 
xfifosize
.
b
.
ddr
 = 
RX_FIFO_FS_SIZE
 + 
TXH_NP_FS_FIFOSIZ
;

691 
xfifosize
.
b
.
dth
 = 
TXH_P_FS_FIFOSIZ
;

692 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
HPTXFSIZ
, 
xfifosize
.
d32
);

695 #ifde
USB_OTG_HS_CORE


696 i(
pdev
->
cfg
.
ceID
 =
USB_OTG_HS_CORE_ID
)

699 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GRXFSIZ
, 
RX_FIFO_HS_SIZE
);

700 
txfifosize
.
b
.
ddr
 = 
RX_FIFO_HS_SIZE
;

701 
txfifosize
.
b
.
dth
 = 
TXH_NP_HS_FIFOSIZ
;

702 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
DIEPTXF0_HNPTXFSIZ
, 
txfifosize
.
d32
);

704 
xfifosize
.
b
.
ddr
 = 
RX_FIFO_HS_SIZE
 + 
TXH_NP_HS_FIFOSIZ
;

705 
xfifosize
.
b
.
dth
 = 
TXH_P_HS_FIFOSIZ
;

706 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
HPTXFSIZ
, 
xfifosize
.
d32
);

710 #ifde
USE_OTG_MODE


712 
ggl
.
b
.
hthŒ
 = 1;

713 
	`USB_OTG_MODIFY_REG32
&
pdev
->
gs
.
GREGS
->
GOTGCTL
, 
ggl
.
d32
, 0);

717 
	`USB_OTG_FlushTxFifo
(
pdev
, 0x10 );

718 
	`USB_OTG_FlushRxFifo
(
pdev
);

722 
i
 = 0; i < 
pdev
->
cfg
.
ho_chls
; i++)

724 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
HC_REGS
[
i
]->
HCINT
, 0xFFFFFFFF );

725 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
HC_REGS
[
i
]->
HCINTMSK
, 0 );

727 #ide
USE_OTG_MODE


728 
	`USB_OTG_DriveVbus
(
pdev
, 1);

731 
	`USB_OTG_EbHoI
(
pdev
);

732  
us
;

733 
	}
}

741 
ut8_t
 
	$USB_OTG_IsEvFme
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

743  !(
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HREGS
->
HFNUM
) & 0x1);

744 
	}
}

752 
	$USB_OTG_DriveVbus
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
e
)

754 
USB_OTG_HPRT0_TyDef
 
ht0
;

756 
ht0
.
d32
 = 0;

759 
	`USB_OTG_BSP_DriveVBUS
(
pdev
, 
e
);

762 
ht0
.
d32
 = 
	`USB_OTG_RdHPRT0
(
pdev
);

763 i((
ht0
.
b
.
wr
 =0 ) && (
e
 == 1 ))

765 
ht0
.
b
.
wr
 = 1;

766 
	`USB_OTG_WRITE_REG32
(
pdev
->
gs
.
HPRT0
, 
ht0
.
d32
);

768 i((
ht0
.
b
.
wr
 =1 ) && (
e
 == 0 ))

770 
ht0
.
b
.
wr
 = 0;

771 
	`USB_OTG_WRITE_REG32
(
pdev
->
gs
.
HPRT0
, 
ht0
.
d32
);

774 
	`USB_OTG_BSP_mDay
(200);

775 
	}
}

781 
USB_OTG_STS
 
	$USB_OTG_EbHoI
(
USB_OTG_CORE_HANDLE
 *
pdev
)

783 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

784 
USB_OTG_GINTMSK_TyDef
 
tmsk
;

785 
tmsk
.
d32
 = 0;

787 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GINTMSK
, 0);

790 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GINTSTS
, 0xFFFFFFFF);

793 
	`USB_OTG_EbCommI
(
pdev
);

795 i(
pdev
->
cfg
.
dma_ab
 == 0)

797 
tmsk
.
b
.
rxsqlvl
 = 1;

801 
tmsk
.
b
.
comisoout
 = 1;

802 
tmsk
.
b
.
hc
 = 1;

803 
tmsk
.
b
.
pt
 = 1;

804 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
GREGS
->
GINTMSK
, 
tmsk
.
d32
, intmsk.d32);

806 
tmsk
.
d32
 = 0;

808 
tmsk
.
b
.
disc
 = 1;

810 
tmsk
.
b
.
sof
 = 1;

811 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
GREGS
->
GINTMSK
, 
tmsk
.
d32
, 0);

812  
us
;

813 
	}
}

822 
	$USB_OTG_InFSLSPClkS
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
eq
)

824 
USB_OTG_HCFG_TyDef
 
hcfg
;

826 
hcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HREGS
->
HCFG
);

827 
hcfg
.
b
.
fkl
 = 
eq
;

828 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HREGS
->
HCFG
, 
hcfg
.
d32
);

829 
	}
}

837 
ut32_t
 
	$USB_OTG_RdHPRT0
(
USB_OTG_CORE_HANDLE
 *
pdev
)

839 
USB_OTG_HPRT0_TyDef
 
ht0
;

841 
ht0
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
gs
.
HPRT0
);

842 
ht0
.
b
.

 = 0;

843 
ht0
.
b
.
tcnd
 = 0;

844 
ht0
.
b
.
nchng
 = 0;

845 
ht0
.
b
.
tovrcuchng
 = 0;

846  
ht0
.
d32
;

847 
	}
}

855 
ut32_t
 
	$USB_OTG_RdHoAChls_
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

857  (
	`USB_OTG_READ_REG32
 (&
pdev
->
gs
.
HREGS
->
HAINT
));

858 
	}
}

868 
ut32_t
 
	$USB_OTG_RetPt
(
USB_OTG_CORE_HANDLE
 *
pdev
)

870 
USB_OTG_HPRT0_TyDef
 
ht0
;

872 
ht0
.
d32
 = 
	`USB_OTG_RdHPRT0
(
pdev
);

873 
ht0
.
b
.

 = 1;

874 
	`USB_OTG_WRITE_REG32
(
pdev
->
gs
.
HPRT0
, 
ht0
.
d32
);

875 
	`USB_OTG_BSP_mDay
 (100);

876 
ht0
.
b
.

 = 0;

877 
	`USB_OTG_WRITE_REG32
(
pdev
->
gs
.
HPRT0
, 
ht0
.
d32
);

878 
	`USB_OTG_BSP_mDay
 (20);

880 
	}
}

889 
USB_OTG_STS
 
	$USB_OTG_HC_In
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
hc_num
)

891 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

892 
ut32_t
 
_ab
 = 0;

893 
USB_OTG_HCINTMSK_TyDef
 
hctmsk
;

894 
USB_OTG_GINTMSK_TyDef
 
gtmsk
;

895 
USB_OTG_HCCHAR_TyDef
 
hcch
;

896 
USB_OTG_HCINTn_TyDef
 
hct
;

899 
gtmsk
.
d32
 = 0;

900 
hctmsk
.
d32
 = 0;

901 
hcch
.
d32
 = 0;

904 
hct
.
d32
 = 0xFFFFFFFF;

905 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCINT
, 
hct
.
d32
);

908 
hctmsk
.
d32
 = 0;

910 i(
pdev
->
cfg
.
dma_ab
 == 1)

912 
hctmsk
.
b
.
ahbr
 = 1;

915 
pdev
->
ho
.
hc
[
hc_num
].
_ty
)

917 
EP_TYPE_CTRL
:

918 
EP_TYPE_BULK
:

919 
hctmsk
.
b
.
xrcom
 = 1;

920 
hctmsk
.
b
.
l
 = 1;

921 
hctmsk
.
b
.
xar
 = 1;

922 
hctmsk
.
b
.
dg˼
 = 1;

923 
hctmsk
.
b
.
k
 = 1;

924 i(
pdev
->
ho
.
hc
[
hc_num
].
_is_
)

926 
hctmsk
.
b
.
bb˼
 = 1;

930 
hctmsk
.
b
.
ny
 = 1;

931 i(
pdev
->
ho
.
hc
[
hc_num
].
do_pg
)

933 
hctmsk
.
b
.
ack
 = 1;

937 
EP_TYPE_INTR
:

938 
hctmsk
.
b
.
xrcom
 = 1;

939 
hctmsk
.
b
.
k
 = 1;

940 
hctmsk
.
b
.
l
 = 1;

941 
hctmsk
.
b
.
xar
 = 1;

942 
hctmsk
.
b
.
dg˼
 = 1;

943 
hctmsk
.
b
.
movrun
 = 1;

945 i(
pdev
->
ho
.
hc
[
hc_num
].
_is_
)

947 
hctmsk
.
b
.
bb˼
 = 1;

951 
EP_TYPE_ISOC
:

952 
hctmsk
.
b
.
xrcom
 = 1;

953 
hctmsk
.
b
.
movrun
 = 1;

954 
hctmsk
.
b
.
ack
 = 1;

956 i(
pdev
->
ho
.
hc
[
hc_num
].
_is_
)

958 
hctmsk
.
b
.
xar
 = 1;

959 
hctmsk
.
b
.
bb˼
 = 1;

965 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCINTMSK
, 
hctmsk
.
d32
);

969 
_ab
 = (1 << 
hc_num
);

970 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
HREGS
->
HAINTMSK
, 0, 
_ab
);

973 
gtmsk
.
b
.
hc
 = 1;

974 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
GREGS
->
GINTMSK
, 0, 
gtmsk
.
d32
);

977 
hcch
.
d32
 = 0;

978 
hcch
.
b
.
devaddr
 = 
pdev
->
ho
.
hc
[
hc_num
].
dev_addr
;

979 
hcch
.
b
.
num
 = 
pdev
->
ho
.
hc
[
hc_num
].
_num
;

980 
hcch
.
b
.
d
 = 
pdev
->
ho
.
hc
[
hc_num
].
_is_
;

981 
hcch
.
b
.
lddev
 = (
pdev
->
ho
.
hc
[
hc_num
].
d
 =
HPRT0_PRTSPD_LOW_SPEED
);

982 
hcch
.
b
.
ty
 = 
pdev
->
ho
.
hc
[
hc_num
].
_ty
;

983 
hcch
.
b
.
mps
 = 
pdev
->
ho
.
hc
[
hc_num
].
max_ck
;

984 i(
pdev
->
ho
.
hc
[
hc_num
].
_ty
 =
HCCHAR_INTR
)

986 
hcch
.
b
.
oddm
 = 1;

988 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch
.
d32
);

989  
us
;

990 
	}
}

999 
USB_OTG_STS
 
	$USB_OTG_HC_SXr
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
hc_num
)

1001 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1002 
USB_OTG_HCCHAR_TyDef
 
hcch
;

1003 
USB_OTG_HCTSIZn_TyDef
 
hsiz
;

1004 
USB_OTG_HNPTXSTS_TyDef
 
htxs
;

1005 
USB_OTG_HPTXSTS_TyDef
 
hxs
;

1006 
USB_OTG_GINTMSK_TyDef
 
tmsk
;

1007 
ut16_t
 
n_wds
 = 0;

1009 
ut16_t
 
num_cks
;

1010 
ut16_t
 
max_hc_pkt_cou
;

1012 
max_hc_pkt_cou
 = 256;

1013 
hsiz
.
d32
 = 0;

1014 
hcch
.
d32
 = 0;

1015 
tmsk
.
d32
 = 0;

1018 i(
pdev
->
ho
.
hc
[
hc_num
].
xr_n
 > 0)

1020 
num_cks
 = (
pdev
->
ho
.
hc
[
hc_num
].
xr_n
 + \

1021 
pdev
->
ho
.
hc
[
hc_num
].
max_ck
 - 1) /dev->host.hc[hc_num].max_packet;

1023 i(
num_cks
 > 
max_hc_pkt_cou
)

1025 
num_cks
 = 
max_hc_pkt_cou
;

1026 
pdev
->
ho
.
hc
[
hc_num
].
xr_n
 = 
num_cks
 * \

1027 
pdev
->
ho
.
hc
[
hc_num
].
max_ck
;

1032 
num_cks
 = 1;

1034 i(
pdev
->
ho
.
hc
[
hc_num
].
_is_
)

1036 
pdev
->
ho
.
hc
[
hc_num
].
xr_n
 = 
num_cks
 * \

1037 
pdev
->
ho
.
hc
[
hc_num
].
max_ck
;

1040 
hsiz
.
b
.
xrsize
 = 
pdev
->
ho
.
hc
[
hc_num
].
xr_n
;

1041 
hsiz
.
b
.
pktt
 = 
num_cks
;

1042 
hsiz
.
b
.
pid
 = 
pdev
->
ho
.
hc
[
hc_num
].
da_pid
;

1043 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCTSIZ
, 
hsiz
.
d32
);

1045 i(
pdev
->
cfg
.
dma_ab
 == 1)

1047 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCDMA
, (dev->
ho
.
hc
[hc_num].
xr_buff
);

1051 
hcch
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCCHAR
);

1052 
hcch
.
b
.
oddm
 = 
	`USB_OTG_IsEvFme
(
pdev
);

1055 
hcch
.
b
.
ch
 = 1;

1056 
hcch
.
b
.
chdis
 = 0;

1057 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch
.
d32
);

1059 i(
pdev
->
cfg
.
dma_ab
 == 0)

1061 if((
pdev
->
ho
.
hc
[
hc_num
].
_is_
 == 0) &&

1062 (
pdev
->
ho
.
hc
[
hc_num
].
xr_n
 > 0))

1064 
pdev
->
ho
.
hc
[
hc_num
].
_ty
)

1067 
EP_TYPE_CTRL
:

1068 
EP_TYPE_BULK
:

1070 
htxs
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
HNPTXSTS
);

1071 
n_wds
 = (
pdev
->
ho
.
hc
[
hc_num
].
xr_n
 + 3) / 4;

1074 if(
n_wds
 > 
htxs
.
b
.
txfva
)

1077 
tmsk
.
b
.
txmy
 = 1;

1078 
	`USB_OTG_MODIFY_REG32
&
pdev
->
gs
.
GREGS
->
GINTMSK
, 0, 
tmsk
.
d32
);

1083 
EP_TYPE_INTR
:

1084 
EP_TYPE_ISOC
:

1085 
hxs
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HREGS
->
HPTXSTS
);

1086 
n_wds
 = (
pdev
->
ho
.
hc
[
hc_num
].
xr_n
 + 3) / 4;

1088 if(
n_wds
 > 
hxs
.
b
.
xfva
)

1091 
tmsk
.
b
.
xmy
 = 1;

1092 
	`USB_OTG_MODIFY_REG32
&
pdev
->
gs
.
GREGS
->
GINTMSK
, 0, 
tmsk
.
d32
);

1101 
	`USB_OTG_WrePack
(
pdev
,

1102 
pdev
->
ho
.
hc
[
hc_num
].
xr_buff
 ,

1103 
hc_num
, 
pdev
->
ho
.
hc
[hc_num].
xr_n
);

1106  
us
;

1107 
	}
}

1116 
USB_OTG_STS
 
	$USB_OTG_HC_Ht
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
hc_num
)

1118 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1119 
USB_OTG_HNPTXSTS_TyDef
 
txs
;

1120 
USB_OTG_HPTXSTS_TyDef
 
hxs
;

1121 
USB_OTG_HCCHAR_TyDef
 
hcch
;

1123 
txs
.
d32
 = 0;

1124 
hxs
.
d32
 = 0;

1125 
hcch
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCCHAR
);

1127 
hcch
.
b
.
chdis
 = 1;

1130 i(
hcch
.
b
.
ty
 =
HCCHAR_CTRL
 || hcch.b.ty =
HCCHAR_BULK
)

1132 
txs
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
HNPTXSTS
);

1133 i(
txs
.
b
.
txqva
 == 0)

1135 
hcch
.
b
.
ch
 = 0;

1136 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch
.
d32
);

1141 
hxs
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HREGS
->
HPTXSTS
);

1142 i(
hxs
.
b
.
xqva
 == 0)

1144 
hcch
.
b
.
ch
 = 0;

1145 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch
.
d32
);

1148 
hcch
.
b
.
ch
 = 1;

1149 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch
.
d32
);

1150  
us
;

1151 
	}
}

1158 
USB_OTG_STS
 
	$USB_OTG_HC_DoPg
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
hc_num
)

1160 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1161 
USB_OTG_HCCHAR_TyDef
 
hcch
;

1162 
USB_OTG_HCTSIZn_TyDef
 
hsiz
;

1164 
hsiz
.
d32
 = 0;

1165 
hsiz
.
b
.
dng
 = 1;

1166 
hsiz
.
b
.
pktt
 = 1;

1167 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCTSIZ
, 
hsiz
.
d32
);

1169 
hcch
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCCHAR
);

1170 
hcch
.
b
.
ch
 = 1;

1171 
hcch
.
b
.
chdis
 = 0;

1172 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch
.
d32
);

1173  
us
;

1174 
	}
}

1181 
	$USB_OTG_StHo
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1183 
USB_OTG_HCCHAR_TyDef
 
hcch
;

1184 
ut32_t
 
i
;

1186 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HREGS
->
HAINTMSK
 , 0);

1187 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HREGS
->
HAINT
, 0xFFFFFFFF);

1190 
i
 = 0; i < 
pdev
->
cfg
.
ho_chls
; i++)

1192 
hcch
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HC_REGS
[
i
]->
HCCHAR
);

1193 
hcch
.
b
.
ch
 = 0;

1194 
hcch
.
b
.
chdis
 = 1;

1195 
hcch
.
b
.
d
 = 0;

1196 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
i
]->
HCCHAR
, 
hcch
.
d32
);

1200 
	`USB_OTG_FlushRxFifo
(
pdev
);

1201 
	`USB_OTG_FlushTxFifo
(
pdev
 , 0x10 );

1202 
	}
}

1204 #ifde
USE_DEVICE_MODE


1213 
	$USB_OTG_InDevSed
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
d
)

1215 
USB_OTG_DCFG_TyDef
 
dcfg
;

1217 
dcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DCFG
);

1218 
dcfg
.
b
.
devd
 = 
d
;

1219 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
DREGS
->
DCFG
, 
dcfg
.
d32
);

1220 
	}
}

1229 
USB_OTG_STS
 
	$USB_OTG_CeInDev
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

1231 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1232 
USB_OTG_DEPCTL_TyDef
 
dl
;

1233 
ut32_t
 
i
;

1234 
USB_OTG_DCFG_TyDef
 
dcfg
;

1235 
USB_OTG_FSIZ_TyDef
 
txfifosize
;

1236 
USB_OTG_FSIZ_TyDef
 
txfifosize
;

1237 
USB_OTG_DIEPMSK_TyDef
 
msk
;

1238 
USB_OTG_DTHRCTL_TyDef
 
dthrl
;

1240 
dl
.
d32
 = 0;

1241 
dcfg
.
d32
 = 0;

1242 
txfifosize
.
d32
 = 0;

1243 
txfifosize
.
d32
 = 0;

1244 
msk
.
d32
 = 0;

1247 
	`USB_OTG_WRITE_REG32
(
pdev
->
gs
.
PCGCCTL
, 0);

1249 
dcfg
.
d32
 = 
	`USB_OTG_READ_REG32
&
pdev
->
gs
.
DREGS
->
DCFG
);

1250 
dcfg
.
b
.
rt
 = 
DCFG_FRAME_INTERVAL_80
;

1251 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DCFG
, 
dcfg
.
d32
 );

1253 #ifde
USB_OTG_FS_CORE


1254 if(
pdev
->
cfg
.
ceID
 =
USB_OTG_FS_CORE_ID
 )

1258 
	`USB_OTG_InDevSed
 (
pdev
 , 
USB_OTG_SPEED_PARAM_FULL
);

1261 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GRXFSIZ
, 
RX_FIFO_FS_SIZE
);

1264 
txfifosize
.
b
.
dth
 = 
TX0_FIFO_FS_SIZE
;

1265 
txfifosize
.
b
.
ddr
 = 
RX_FIFO_FS_SIZE
;

1266 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
DIEPTXF0_HNPTXFSIZ
, 
txfifosize
.
d32
 );

1270 
txfifosize
.
b
.
ddr
 = 
txfifosize
.b.dd+xfifosize.b.
dth
;

1271 
txfifosize
.
b
.
dth
 = 
TX1_FIFO_FS_SIZE
;

1272 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
DIEPTXF
[0], 
txfifosize
.
d32
 );

1276 
txfifosize
.
b
.
ddr
 +txfifosize.b.
dth
;

1277 
txfifosize
.
b
.
dth
 = 
TX2_FIFO_FS_SIZE
;

1278 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
DIEPTXF
[1], 
txfifosize
.
d32
 );

1282 
txfifosize
.
b
.
ddr
 +txfifosize.b.
dth
;

1283 
txfifosize
.
b
.
dth
 = 
TX3_FIFO_FS_SIZE
;

1284 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
DIEPTXF
[2], 
txfifosize
.
d32
 );

1287 #ifde
USB_OTG_HS_CORE


1288 if(
pdev
->
cfg
.
ceID
 =
USB_OTG_HS_CORE_ID
 )

1293 if(
pdev
->
cfg
.
phy_
 =
USB_OTG_ULPI_PHY
)

1295 
	`USB_OTG_InDevSed
 (
pdev
 , 
USB_OTG_SPEED_PARAM_HIGH
);

1299 
	`USB_OTG_InDevSed
 (
pdev
 , 
USB_OTG_SPEED_PARAM_HIGH_IN_FULL
);

1303 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GRXFSIZ
, 
RX_FIFO_HS_SIZE
);

1306 
txfifosize
.
b
.
dth
 = 
TX0_FIFO_HS_SIZE
;

1307 
txfifosize
.
b
.
ddr
 = 
RX_FIFO_HS_SIZE
;

1308 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
DIEPTXF0_HNPTXFSIZ
, 
txfifosize
.
d32
 );

1312 
txfifosize
.
b
.
ddr
 = 
txfifosize
.b.dd+xfifosize.b.
dth
;

1313 
txfifosize
.
b
.
dth
 = 
TX1_FIFO_HS_SIZE
;

1314 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
DIEPTXF
[0], 
txfifosize
.
d32
 );

1318 
txfifosize
.
b
.
ddr
 +txfifosize.b.
dth
;

1319 
txfifosize
.
b
.
dth
 = 
TX2_FIFO_HS_SIZE
;

1320 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
DIEPTXF
[1], 
txfifosize
.
d32
 );

1324 
txfifosize
.
b
.
ddr
 +txfifosize.b.
dth
;

1325 
txfifosize
.
b
.
dth
 = 
TX3_FIFO_HS_SIZE
;

1326 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
DIEPTXF
[2], 
txfifosize
.
d32
 );

1329 
txfifosize
.
b
.
ddr
 +txfifosize.b.
dth
;

1330 
txfifosize
.
b
.
dth
 = 
TX4_FIFO_HS_SIZE
;

1331 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
DIEPTXF
[3], 
txfifosize
.
d32
 );

1335 
txfifosize
.
b
.
ddr
 +txfifosize.b.
dth
;

1336 
txfifosize
.
b
.
dth
 = 
TX5_FIFO_HS_SIZE
;

1337 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
DIEPTXF
[4], 
txfifosize
.
d32
 );

1341 
	`USB_OTG_FlushTxFifo
(
pdev
 , 0x10);

1342 
	`USB_OTG_FlushRxFifo
(
pdev
);

1344 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DIEPMSK
, 0 );

1345 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DOEPMSK
, 0 );

1346 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DAINT
, 0xFFFFFFFF );

1347 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DAINTMSK
, 0 );

1349 
i
 = 0; i < 
pdev
->
cfg
.
dev_dpots
; i++)

1351 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
INEP_REGS
[
i
]->
DIEPCTL
);

1352 i(
dl
.
b
.
a
)

1354 
dl
.
d32
 = 0;

1355 
dl
.
b
.
dis
 = 1;

1356 
dl
.
b
.
ak
 = 1;

1360 
dl
.
d32
 = 0;

1362 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
INEP_REGS
[
i
]->
DIEPCTL
, 
dl
.
d32
);

1363 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
INEP_REGS
[
i
]->
DIEPTSIZ
, 0);

1364 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
INEP_REGS
[
i
]->
DIEPINT
, 0xFF);

1366 
i
 = 0; i < 
pdev
->
cfg
.
dev_dpots
; i++)

1368 
USB_OTG_DEPCTL_TyDef
 
dl
;

1369 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[
i
]->
DOEPCTL
);

1370 i(
dl
.
b
.
a
)

1372 
dl
.
d32
 = 0;

1373 
dl
.
b
.
dis
 = 1;

1374 
dl
.
b
.
ak
 = 1;

1378 
dl
.
d32
 = 0;

1380 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
OUTEP_REGS
[
i
]->
DOEPCTL
, 
dl
.
d32
);

1381 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
OUTEP_REGS
[
i
]->
DOEPTSIZ
, 0);

1382 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
OUTEP_REGS
[
i
]->
DOEPINT
, 0xFF);

1384 
msk
.
d32
 = 0;

1385 
msk
.
b
.
txfifound
 = 1;

1386 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DIEPMSK
, 
msk
.
d32
, msk.d32);

1388 i(
pdev
->
cfg
.
dma_ab
 == 1)

1390 
dthrl
.
d32
 = 0;

1391 
dthrl
.
b
.
n_iso_thr_
 = 1;

1392 
dthrl
.
b
.
iso_thr_
 = 1;

1393 
dthrl
.
b
.
tx_thr_n
 = 64;

1394 
dthrl
.
b
.
rx_thr_
 = 1;

1395 
dthrl
.
b
.
rx_thr_n
 = 64;

1396 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
DREGS
->
DTHRCTL
, 
dthrl
.
d32
);

1398 
	`USB_OTG_EbDevI
(
pdev
);

1399  
us
;

1400 
	}
}

1408 
USB_OTG_STS
 
	$USB_OTG_EbDevI
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1410 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1411 
USB_OTG_GINTMSK_TyDef
 
tmsk
;

1413 
tmsk
.
d32
 = 0;

1416 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
GINTMSK
, 0);

1418 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
GINTSTS
, 0xBFFFFFFF);

1420 
	`USB_OTG_EbCommI
(
pdev
);

1422 i(
pdev
->
cfg
.
dma_ab
 == 0)

1424 
tmsk
.
b
.
rxsqlvl
 = 1;

1428 
tmsk
.
b
.
usbsud
 = 1;

1429 
tmsk
.
b
.
usbt
 = 1;

1430 
tmsk
.
b
.
umde
 = 1;

1431 
tmsk
.
b
.

 = 1;

1432 
tmsk
.
b
.
oup
 = 1;

1433 
tmsk
.
b
.
sof
 = 1;

1435 
tmsk
.
b
.
comiso
 = 1;

1436 
tmsk
.
b
.
comisoout
 = 1;

1437 #ifde
VBUS_SENSING_ENABLED


1438 
tmsk
.
b
.
seq
 = 1;

1439 
tmsk
.
b
.
g
 = 1;

1441 
	`USB_OTG_MODIFY_REG32
&
pdev
->
gs
.
GREGS
->
GINTMSK
, 
tmsk
.
d32
, intmsk.d32);

1442  
us
;

1443 
	}
}

1452 
USB_OTG_SPEED
 
	$USB_OTG_GDeviSed
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

1454 
USB_OTG_DSTS_TyDef
 
ds
;

1455 
USB_OTG_SPEED
 
d
 = 
USB_SPEED_UNKNOWN
;

1458 
ds
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DSTS
);

1460 
ds
.
b
.
umd
)

1462 
DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ
:

1463 
d
 = 
USB_SPEED_HIGH
;

1465 
DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
:

1466 
DSTS_ENUMSPD_FS_PHY_48MHZ
:

1467 
d
 = 
USB_SPEED_FULL
;

1470 
DSTS_ENUMSPD_LS_PHY_6MHZ
:

1471 
d
 = 
USB_SPEED_LOW
;

1474 
d
 = 
USB_SPEED_FULL
;

1478  
d
;

1479 
	}
}

1487 
USB_OTG_STS
 
	$USB_OTG_EP0Aive
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1489 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1490 
USB_OTG_DSTS_TyDef
 
ds
;

1491 
USB_OTG_DEPCTL_TyDef
 
dpl
;

1492 
USB_OTG_DCTL_TyDef
 
dl
;

1494 
dl
.
d32
 = 0;

1496 
ds
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DSTS
);

1497 
dpl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
INEP_REGS
[0]->
DIEPCTL
);

1499 
ds
.
b
.
umd
)

1501 
DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ
:

1502 
DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
:

1503 
DSTS_ENUMSPD_FS_PHY_48MHZ
:

1504 
dpl
.
b
.
mps
 = 
DEP0CTL_MPS_64
;

1506 
DSTS_ENUMSPD_LS_PHY_6MHZ
:

1507 
dpl
.
b
.
mps
 = 
DEP0CTL_MPS_8
;

1510 
dpl
.
b
.
mps
 = 
DEP0CTL_MPS_64
;

1513 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
INEP_REGS
[0]->
DIEPCTL
, 
dpl
.
d32
);

1514 
dl
.
b
.
cgŚk
 = 1;

1515 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
, 
dl
.
d32
, dctl.d32);

1516  
us
;

1517 
	}
}

1525 
USB_OTG_STS
 
	$USB_OTG_EPAive
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

)

1527 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1528 
USB_OTG_DEPCTL_TyDef
 
dl
;

1529 
USB_OTG_DAINT_TyDef
 
datmsk
;

1530 
__IO
 
ut32_t
 *
addr
;

1533 
dl
.
d32
 = 0;

1534 
datmsk
.
d32
 = 0;

1536 i(

->
is_
 == 1)

1538 
addr
 = &
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPCTL
;

1539 
datmsk
.

.

 = 1 <<p->
num
;

1543 
addr
 = &
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPCTL
;

1544 
datmsk
.

.
out
 = 1 <<p->
num
;

1548 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(
addr
);

1549 i(!
dl
.
b
.
usba
)

1551 
dl
.
b
.
mps
 = 

->
maxck
;

1552 
dl
.
b
.
ty
 = 

->
ty
;

1553 
dl
.
b
.
txum
 = 

->
tx_fifo_num
;

1554 
dl
.
b
.
td0pid
 = 1;

1555 
dl
.
b
.
usba
 = 1;

1556 
	`USB_OTG_WRITE_REG32
(
addr
, 
dl
.
d32
);

1559 #ifde
USB_OTG_HS_DEDICATED_EP1_ENABLED


1560 if((

->
num
 =1)&&(
pdev
->
cfg
.
ceID
 =
USB_OTG_HS_CORE_ID
))

1562 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DEACHMSK
, 0, 
datmsk
.
d32
);

1566 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DAINTMSK
, 0, 
datmsk
.
d32
);

1567  
us
;

1568 
	}
}

1576 
USB_OTG_STS
 
	$USB_OTG_EPDive
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

)

1578 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1579 
USB_OTG_DEPCTL_TyDef
 
dl
;

1580 
USB_OTG_DAINT_TyDef
 
datmsk
;

1581 
__IO
 
ut32_t
 *
addr
;

1583 
dl
.
d32
 = 0;

1584 
datmsk
.
d32
 = 0;

1586 i(

->
is_
 == 1)

1588 
addr
 = &
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPCTL
;

1589 
datmsk
.

.

 = 1 <<p->
num
;

1593 
addr
 = &
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPCTL
;

1594 
datmsk
.

.
out
 = 1 <<p->
num
;

1596 
dl
.
b
.
usba
 = 0;

1597 
	`USB_OTG_WRITE_REG32
(
addr
, 
dl
.
d32
);

1600 #ifde
USB_OTG_HS_DEDICATED_EP1_ENABLED


1601 if((

->
num
 =1)&&(
pdev
->
cfg
.
ceID
 =
USB_OTG_HS_CORE_ID
))

1603 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DEACHMSK
, 
datmsk
.
d32
, 0);

1607 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DAINTMSK
, 
datmsk
.
d32
, 0);

1608  
us
;

1609 
	}
}

1618 
USB_OTG_STS
 
	$USB_OTG_EPSXr
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

)

1620 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1621 
USB_OTG_DEPCTL_TyDef
 
dl
;

1622 
USB_OTG_DEPXFRSIZ_TyDef
 
dtsiz
;

1623 
USB_OTG_DSTS_TyDef
 
ds
;

1624 
ut32_t
 
fifmymsk
 = 0;

1626 
dl
.
d32
 = 0;

1627 
dtsiz
.
d32
 = 0;

1629 i(

->
is_
 == 1)

1631 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPCTL
));

1632 
dtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPTSIZ
));

1634 i(

->
xr_n
 == 0)

1636 
dtsiz
.
b
.
xrsize
 = 0;

1637 
dtsiz
.
b
.
pktt
 = 1;

1646 
dtsiz
.
b
.
xrsize
 = 

->
xr_n
;

1647 
dtsiz
.
b
.
pktt
 = (

->
xr_n
 - 1 +p->
maxck
) /p->maxpacket;

1649 i(

->
ty
 =
EP_TYPE_ISOC
)

1651 
dtsiz
.
b
.
mc
 = 1;

1654 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPTSIZ
, 
dtsiz
.
d32
);

1656 i(
pdev
->
cfg
.
dma_ab
 == 1)

1658 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPDMA
,p->
dma_addr
);

1662 i(

->
ty
 !
EP_TYPE_ISOC
)

1665 i(

->
xr_n
 > 0)

1667 
fifmymsk
 = 1 << 

->
num
;

1668 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DIEPEMPMSK
, 0, 
fifmymsk
);

1674 i(

->
ty
 =
EP_TYPE_ISOC
)

1676 
ds
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DSTS
);

1678 i(((
ds
.
b
.
sof
)&0x1) == 0)

1680 
dl
.
b
.
td1pid
 = 1;

1684 
dl
.
b
.
td0pid
 = 1;

1689 
dl
.
b
.
ak
 = 1;

1690 
dl
.
b
.
a
 = 1;

1691 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPCTL
, 
dl
.
d32
);

1693 i(

->
ty
 =
EP_TYPE_ISOC
)

1695 
	`USB_OTG_WrePack
(
pdev
, 

->
xr_buff
,p->
num
,p->
xr_n
);

1701 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPCTL
));

1702 
dtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPTSIZ
));

1707 i(

->
xr_n
 == 0)

1709 
dtsiz
.
b
.
xrsize
 = 

->
maxck
;

1710 
dtsiz
.
b
.
pktt
 = 1;

1714 
dtsiz
.
b
.
pktt
 = (

->
xr_n
 + (->
maxck
 - 1)) /p->maxpacket;

1715 
dtsiz
.
b
.
xrsize
 = dtsiz.b.
pktt
 * 

->
maxck
;

1716 

->
xr_n
 = 
dtsiz
.
b
.
xrsize
 ;

1718 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPTSIZ
, 
dtsiz
.
d32
);

1720 i(
pdev
->
cfg
.
dma_ab
 == 1)

1722 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPDMA
,p->
dma_addr
);

1725 i(

->
ty
 =
EP_TYPE_ISOC
)

1727 i(

->
ev_odd_ame
)

1729 
dl
.
b
.
td1pid
 = 1;

1733 
dl
.
b
.
td0pid
 = 1;

1737 
dl
.
b
.
ak
 = 1;

1738 
dl
.
b
.
a
 = 1;

1739 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPCTL
, 
dl
.
d32
);

1741  
us
;

1742 
	}
}

1751 
USB_OTG_STS
 
	$USB_OTG_EP0SXr
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

)

1753 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1754 
USB_OTG_DEPCTL_TyDef
 
dl
;

1755 
USB_OTG_DEP0XFRSIZ_TyDef
 
dtsiz
;

1756 
USB_OTG_INEPREGS
 *
_gs
;

1757 
ut32_t
 
fifmymsk
 = 0;

1759 
dl
.
d32
 = 0;

1760 
dtsiz
.
d32
 = 0;

1762 i(

->
is_
 == 1)

1764 
_gs
 = 
pdev
->
gs
.
INEP_REGS
[0];

1765 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
_gs
->
DIEPCTL
);

1766 
dtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&
_gs
->
DIEPTSIZ
);

1768 i(

->
xr_n
 == 0)

1770 
dtsiz
.
b
.
xrsize
 = 0;

1771 
dtsiz
.
b
.
pktt
 = 1;

1776 i(

->
xr_n
 >p->
maxck
)

1778 

->
xr_n
 =p->
maxck
;

1779 
dtsiz
.
b
.
xrsize
 = 

->
maxck
;

1783 
dtsiz
.
b
.
xrsize
 = 

->
xr_n
;

1785 
dtsiz
.
b
.
pktt
 = 1;

1787 
	`USB_OTG_WRITE_REG32
(&
_gs
->
DIEPTSIZ
, 
dtsiz
.
d32
);

1789 i(
pdev
->
cfg
.
dma_ab
 == 1)

1791 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPDMA
,p->
dma_addr
);

1795 
dl
.
b
.
ak
 = 1;

1796 
dl
.
b
.
a
 = 1;

1797 
	`USB_OTG_WRITE_REG32
(&
_gs
->
DIEPCTL
, 
dl
.
d32
);

1801 i(
pdev
->
cfg
.
dma_ab
 == 0)

1804 i(

->
xr_n
 > 0)

1807 
fifmymsk
 |1 << 

->
num
;

1808 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DIEPEMPMSK
, 0, 
fifmymsk
);

1816 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPCTL
);

1817 
dtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPTSIZ
);

1821 i(

->
xr_n
 == 0)

1823 
dtsiz
.
b
.
xrsize
 = 

->
maxck
;

1824 
dtsiz
.
b
.
pktt
 = 1;

1828 

->
xr_n
 =p->
maxck
;

1829 
dtsiz
.
b
.
xrsize
 = 

->
maxck
;

1830 
dtsiz
.
b
.
pktt
 = 1;

1832 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPTSIZ
, 
dtsiz
.
d32
);

1833 i(
pdev
->
cfg
.
dma_ab
 == 1)

1835 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPDMA
,p->
dma_addr
);

1838 
dl
.
b
.
ak
 = 1;

1839 
dl
.
b
.
a
 = 1;

1840 
	`USB_OTG_WRITE_REG32
 (&(
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPCTL
), 
dl
.
d32
);

1843  
us
;

1844 
	}
}

1852 
USB_OTG_STS
 
	$USB_OTG_EPSS
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

)

1854 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1855 
USB_OTG_DEPCTL_TyDef
 
dl
;

1856 
__IO
 
ut32_t
 *
dl_addr
;

1858 
dl
.
d32
 = 0;

1859 i(

->
is_
 == 1)

1861 
dl_addr
 = &(
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPCTL
);

1862 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(
dl_addr
);

1864 i(
dl
.
b
.
a
)

1866 
dl
.
b
.
dis
 = 1;

1868 
dl
.
b
.
l
 = 1;

1869 
	`USB_OTG_WRITE_REG32
(
dl_addr
, 
dl
.
d32
);

1873 
dl_addr
 = &(
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPCTL
);

1874 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(
dl_addr
);

1876 
dl
.
b
.
l
 = 1;

1877 
	`USB_OTG_WRITE_REG32
(
dl_addr
, 
dl
.
d32
);

1879  
us
;

1880 
	}
}

1888 
USB_OTG_STS
 
	$USB_OTG_EPCˬS
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

)

1890 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1891 
USB_OTG_DEPCTL_TyDef
 
dl
;

1892 
__IO
 
ut32_t
 *
dl_addr
;

1894 
dl
.
d32
 = 0;

1896 i(

->
is_
 == 1)

1898 
dl_addr
 = &(
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPCTL
);

1902 
dl_addr
 = &(
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPCTL
);

1904 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(
dl_addr
);

1906 
dl
.
b
.
l
 = 0;

1907 i(

->
ty
 =
EP_TYPE_INTR
 ||p->ty =
EP_TYPE_BULK
)

1909 
dl
.
b
.
td0pid
 = 1;

1911 
	`USB_OTG_WRITE_REG32
(
dl_addr
, 
dl
.
d32
);

1912  
us
;

1913 
	}
}

1921 
ut32_t
 
	$USB_OTG_RdDevAOutEp_r
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1923 
ut32_t
 
v
;

1924 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DAINT
);

1925 
v
 &
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DAINTMSK
);

1926  ((
v
 & 0xffff0000) >> 16);

1927 
	}
}

1936 
ut32_t
 
	$USB_OTG_RdDevOutEP_r
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
num
)

1938 
ut32_t
 
v
;

1939 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[
num
]->
DOEPINT
);

1940 
v
 &
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DOEPMSK
);

1941  
v
;

1942 
	}
}

1950 
ut32_t
 
	$USB_OTG_RdDevAInEPI
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1952 
ut32_t
 
v
;

1953 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DAINT
);

1954 
v
 &
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DAINTMSK
);

1955  (
v
 & 0xffff);

1956 
	}
}

1963 
	$USB_OTG_EP0_OutS
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1965 
USB_OTG_DEP0XFRSIZ_TyDef
 
d۱size0
;

1966 
d۱size0
.
d32
 = 0;

1967 
d۱size0
.
b
.
supt
 = 3;

1968 
d۱size0
.
b
.
pktt
 = 1;

1969 
d۱size0
.
b
.
xrsize
 = 8 * 3;

1970 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
OUTEP_REGS
[0]->
DOEPTSIZ
, 
d۱size0
.
d32
 );

1972 i(
pdev
->
cfg
.
dma_ab
 == 1)

1974 
USB_OTG_DEPCTL_TyDef
 
dpl
;

1975 
dpl
.
d32
 = 0;

1976 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
OUTEP_REGS
[0]->
DOEPDMA
,

1977 (
ut32_t
)&
pdev
->
dev
.
tup_ck
);

1980 
dpl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[0]->
DOEPCTL
);

1981 
dpl
.
b
.
a
 = 1;

1982 
dpl
.
d32
 = 0x80008000;

1983 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
OUTEP_REGS
[0]->
DOEPCTL
, 
dpl
.
d32
);

1985 
	}
}

1992 
	$USB_OTG_AiveRemeWakeup
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1995 
USB_OTG_DCTL_TyDef
 
dl
;

1996 
USB_OTG_DSTS_TyDef
 
ds
;

1997 
USB_OTG_PCGCCTL_TyDef
 
pow
;

1999 i(
pdev
->
dev
.
DevRemeWakeup
)

2001 
ds
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DSTS
);

2002 if(
ds
.
b
.
sus
 == 1)

2004 if(
pdev
->
cfg
.
low_pow
)

2007 
pow
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
gs
.
PCGCCTL
);

2008 
pow
.
b
.
gehk
 = 0;

2009 
pow
.
b
.
pk
 = 0;

2010 
	`USB_OTG_WRITE_REG32
(
pdev
->
gs
.
PCGCCTL
, 
pow
.
d32
);

2013 
dl
.
d32
 = 0;

2014 
dl
.
b
.
rmtwkupsig
 = 1;

2015 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
, 0, 
dl
.
d32
);

2016 
	`USB_OTG_BSP_mDay
(5);

2017 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
, 
dl
.
d32
, 0 );

2020 
	}
}

2028 
	$USB_OTG_UngeClock
(
USB_OTG_CORE_HANDLE
 *
pdev
)

2030 if(
pdev
->
cfg
.
low_pow
)

2033 
USB_OTG_DSTS_TyDef
 
ds
;

2034 
USB_OTG_PCGCCTL_TyDef
 
pow
;

2036 
ds
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DSTS
);

2038 if(
ds
.
b
.
sus
 == 1)

2041 
pow
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
gs
.
PCGCCTL
);

2042 
pow
.
b
.
gehk
 = 0;

2043 
pow
.
b
.
pk
 = 0;

2044 
	`USB_OTG_WRITE_REG32
(
pdev
->
gs
.
PCGCCTL
, 
pow
.
d32
);

2048 
	}
}

2055 
	$USB_OTG_StDevi
(
USB_OTG_CORE_HANDLE
 *
pdev
)

2057 
ut32_t
 
i
;

2059 
pdev
->
dev
.
devi_us
 = 1;

2061 
i
 = 0; i < 
pdev
->
cfg
.
dev_dpots
 ; i++)

2063 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
INEP_REGS
[
i
]->
DIEPINT
, 0xFF);

2064 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
OUTEP_REGS
[
i
]->
DOEPINT
, 0xFF);

2067 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DIEPMSK
, 0 );

2068 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DOEPMSK
, 0 );

2069 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DAINTMSK
, 0 );

2070 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DAINT
, 0xFFFFFFFF );

2073 
	`USB_OTG_FlushRxFifo
(
pdev
);

2074 
	`USB_OTG_FlushTxFifo
(
pdev
 , 0x10 );

2075 
	}
}

2084 
ut32_t
 
	$USB_OTG_GEPStus
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,
USB_OTG_EP
 *

)

2086 
USB_OTG_DEPCTL_TyDef
 
dl
;

2087 
__IO
 
ut32_t
 *
dl_addr
;

2088 
ut32_t
 
Stus
 = 0;

2090 
dl
.
d32
 = 0;

2091 i(

->
is_
 == 1)

2093 
dl_addr
 = &(
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPCTL
);

2094 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(
dl_addr
);

2096 i(
dl
.
b
.
l
 == 1)

2098 
Stus
 = 
USB_OTG_EP_TX_STALL
;

2100 i(
dl
.
b
.
ks
 == 1)

2102 
Stus
 = 
USB_OTG_EP_TX_NAK
;

2106 
Stus
 = 
USB_OTG_EP_TX_VALID
;

2111 
dl_addr
 = &(
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPCTL
);

2112 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(
dl_addr
);

2113 i(
dl
.
b
.
l
 == 1)

2115 
Stus
 = 
USB_OTG_EP_RX_STALL
;

2117 i(
dl
.
b
.
ks
 == 1)

2119 
Stus
 = 
USB_OTG_EP_RX_NAK
;

2123 
Stus
 = 
USB_OTG_EP_RX_VALID
;

2128  
Stus
;

2129 
	}
}

2138 
	$USB_OTG_SEPStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

 , 
ut32_t
 
Stus
)

2140 
USB_OTG_DEPCTL_TyDef
 
dl
;

2141 
__IO
 
ut32_t
 *
dl_addr
;

2143 
dl
.
d32
 = 0;

2146 i(

->
is_
 == 1)

2148 
dl_addr
 = &(
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPCTL
);

2149 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(
dl_addr
);

2151 i(
Stus
 =
USB_OTG_EP_TX_STALL
)

2153 
	`USB_OTG_EPSS
(
pdev
, 

); ;

2155 i(
Stus
 =
USB_OTG_EP_TX_NAK
)

2157 
dl
.
b
.
ak
 = 1;

2159 i(
Stus
 =
USB_OTG_EP_TX_VALID
)

2161 i(
dl
.
b
.
l
 == 1)

2163 

->
ev_odd_ame
 = 0;

2164 
	`USB_OTG_EPCˬS
(
pdev
, 

);

2167 
dl
.
b
.
ak
 = 1;

2168 
dl
.
b
.
usba
 = 1;

2169 
dl
.
b
.
a
 = 1;

2171 i(
Stus
 =
USB_OTG_EP_TX_DIS
)

2173 
dl
.
b
.
usba
 = 0;

2183 
dl_addr
 = &(
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPCTL
);

2184 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(
dl_addr
);

2186 i(
Stus
 =
USB_OTG_EP_RX_STALL
) {

2187 
dl
.
b
.
l
 = 1;

2189 i(
Stus
 =
USB_OTG_EP_RX_NAK
)

2191 
dl
.
b
.
ak
 = 1;

2193 i(
Stus
 =
USB_OTG_EP_RX_VALID
)

2195 i(
dl
.
b
.
l
 == 1)

2197 

->
ev_odd_ame
 = 0;

2198 
	`USB_OTG_EPCˬS
(
pdev
, 

);

2201 
dl
.
b
.
ak
 = 1;

2202 
dl
.
b
.
usba
 = 1;

2203 
dl
.
b
.
a
 = 1;

2205 i(
Stus
 =
USB_OTG_EP_RX_DIS
)

2207 
dl
.
b
.
usba
 = 0;

2216 
	`USB_OTG_WRITE_REG32
(
dl_addr
, 
dl
.
d32
);

2217 
	}
}

	@src/lib/STM32_USB_OTG_Driver/src/usb_dcd.c

29 
	~"usb_dcd.h
"

30 
	~"usb_b.h
"

91 
	$DCD_In
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

92 
USB_OTG_CORE_ID_TyDef
 
ceID
)

94 
ut32_t
 
i
;

95 
USB_OTG_EP
 *

;

97 
	`USB_OTG_SeCe
 (
pdev
 , 
ceID
);

99 
pdev
->
dev
.
devi_us
 = 
USB_OTG_DEFAULT
;

100 
pdev
->
dev
.
devi_addss
 = 0;

103 
i
 = 0; i < 
pdev
->
cfg
.
dev_dpots
 ; i++)

105 

 = &
pdev
->
dev
.
_
[
i
];

107 

->
is_
 = 1;

108 

->
num
 = 
i
;

109 

->
tx_fifo_num
 = 
i
;

111 

->
ty
 = 
EP_TYPE_CTRL
;

112 

->
maxck
 = 
USB_OTG_MAX_EP0_SIZE
;

113 

->
xr_buff
 = 0;

114 

->
xr_n
 = 0;

117 
i
 = 0; i < 
pdev
->
cfg
.
dev_dpots
; i++)

119 

 = &
pdev
->
dev
.
out_
[
i
];

121 

->
is_
 = 0;

122 

->
num
 = 
i
;

123 

->
tx_fifo_num
 = 
i
;

125 

->
ty
 = 
EP_TYPE_CTRL
;

126 

->
maxck
 = 
USB_OTG_MAX_EP0_SIZE
;

127 

->
xr_buff
 = 0;

128 

->
xr_n
 = 0;

131 
	`USB_OTG_DibGlobI
(
pdev
);

133 #i
	`defed
 (
STM32F446xx
|| defed (
STM32F469_479xx
)

136 
	`USB_OTG_SCutMode
(
pdev
, 
DEVICE_MODE
);

139 
	`USB_OTG_CeIn
(
pdev
);

144 
	`USB_OTG_CeIn
(
pdev
);

147 
	`USB_OTG_SCutMode
(
pdev
, 
DEVICE_MODE
);

152 
	`USB_OTG_CeInDev
(
pdev
);

155 
	`USB_OTG_EbGlobI
(
pdev
);

156 
	}
}

165 
ut32_t
 
	$DCD_EP_On
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

166 
ut8_t
 
_addr
,

167 
ut16_t
 
_mps
,

168 
ut8_t
 
_ty
)

170 
USB_OTG_EP
 *

;

172 i((
_addr
 & 0x80) == 0x80)

174 

 = &
pdev
->
dev
.
_
[
_addr
 & 0x7F];

178 

 = &
pdev
->
dev
.
out_
[
_addr
 & 0x7F];

180 

->
num
 = 
_addr
 & 0x7F;

182 

->
is_
 = (0x80 & 
_addr
) != 0;

183 

->
maxck
 = 
_mps
;

184 

->
ty
 = 
_ty
;

185 i(

->
is_
)

188 

->
tx_fifo_num
 =p->
num
;

191 i(
_ty
 =
USB_OTG_EP_BULK
 )

193 

->
da_pid_t
 = 0;

195 
	`USB_OTG_EPAive
(
pdev
 , 

 );

197 
	}
}

204 
ut32_t
 
	$DCD_EP_Clo
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
_addr
)

206 
USB_OTG_EP
 *

;

208 i((
_addr
&0x80) == 0x80)

210 

 = &
pdev
->
dev
.
_
[
_addr
 & 0x7F];

214 

 = &
pdev
->
dev
.
out_
[
_addr
 & 0x7F];

216 

->
num
 = 
_addr
 & 0x7F;

217 

->
is_
 = (0x80 & 
_addr
) != 0;

218 
	`USB_OTG_EPDive
(
pdev
 , 

 );

220 
	}
}

231 
ut32_t
 
	$DCD_EP_PRx

USB_OTG_CORE_HANDLE
 *
pdev
,

232 
ut8_t
 
_addr
,

233 
ut8_t
 *
pbuf
,

234 
ut16_t
 
buf_n
)

236 
USB_OTG_EP
 *

;

238 

 = &
pdev
->
dev
.
out_
[
_addr
 & 0x7F];

241 

->
xr_buff
 = 
pbuf
;

242 

->
xr_n
 = 
buf_n
;

243 

->
xr_cou
 = 0;

244 

->
is_
 = 0;

245 

->
num
 = 
_addr
 & 0x7F;

247 i(
pdev
->
cfg
.
dma_ab
 == 1)

249 

->
dma_addr
 = (
ut32_t
)
pbuf
;

252 i

->
num
 == 0 )

254 
	`USB_OTG_EP0SXr
(
pdev
 , 

);

258 
	`USB_OTG_EPSXr
(
pdev
, 

 );

261 
	}
}

271 
ut32_t
 
	$DCD_EP_Tx
 ( 
USB_OTG_CORE_HANDLE
 *
pdev
,

272 
ut8_t
 
_addr
,

273 
ut8_t
 *
pbuf
,

274 
ut32_t
 
buf_n
)

276 
USB_OTG_EP
 *

;

278 

 = &
pdev
->
dev
.
_
[
_addr
 & 0x7F];

281 

->
is_
 = 1;

282 

->
num
 = 
_addr
 & 0x7F;

283 

->
xr_buff
 = 
pbuf
;

284 

->
dma_addr
 = (
ut32_t
)
pbuf
;

285 

->
xr_cou
 = 0;

286 

->
xr_n
 = 
buf_n
;

288 i

->
num
 == 0 )

290 
	`USB_OTG_EP0SXr
(
pdev
 , 

);

294 
	`USB_OTG_EPSXr
(
pdev
, 

 );

297 
	}
}

306 
ut32_t
 
	$DCD_EP_S
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
num
)

308 
USB_OTG_EP
 *

;

309 i((0x80 & 
num
) == 0x80)

311 

 = &
pdev
->
dev
.
_
[
num
 & 0x7F];

315 

 = &
pdev
->
dev
.
out_
[
num
];

318 

->
is_l
 = 1;

319 

->
num
 = 
num
 & 0x7F;

320 

->
is_
 = ((
num
 & 0x80) == 0x80);

322 
	`USB_OTG_EPSS
(
pdev
 , 

);

324 
	}
}

333 
ut32_t
 
	$DCD_EP_CS
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
num
)

335 
USB_OTG_EP
 *

;

336 i((0x80 & 
num
) == 0x80)

338 

 = &
pdev
->
dev
.
_
[
num
 & 0x7F];

342 

 = &
pdev
->
dev
.
out_
[
num
];

345 

->
is_l
 = 0;

346 

->
num
 = 
num
 & 0x7F;

347 

->
is_
 = ((
num
 & 0x80) == 0x80);

349 
	`USB_OTG_EPCˬS
(
pdev
 , 

);

351 
	}
}

360 
ut32_t
 
	$DCD_EP_Flush
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
num
)

363 i((
num
 & 0x80) == 0x80)

365 
	`USB_OTG_FlushTxFifo
(
pdev
, 
num
 & 0x7F);

369 
	`USB_OTG_FlushRxFifo
(
pdev
);

373 
	}
}

382 
	$DCD_EP_SAddss
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
addss
)

384 
USB_OTG_DCFG_TyDef
 
dcfg
;

385 
dcfg
.
d32
 = 0;

386 
dcfg
.
b
.
devaddr
 = 
addss
;

387 
	`USB_OTG_MODIFY_REG32
&
pdev
->
gs
.
DREGS
->
DCFG
, 0, 
dcfg
.
d32
);

388 
	}
}

395 
	$DCD_DevC
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

397 #ide
USE_OTG_MODE


398 
USB_OTG_DCTL_TyDef
 
dl
;

399 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
);

401 
dl
.
b
.
sdisc
 = 0;

402 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
, 
dl
.
d32
);

403 
	`USB_OTG_BSP_mDay
(3);

405 
	}
}

413 
	$DCD_DevDisc
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

415 #ide
USE_OTG_MODE


416 
USB_OTG_DCTL_TyDef
 
dl
;

417 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
);

419 
dl
.
b
.
sdisc
 = 1;

420 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
, 
dl
.
d32
);

421 
	`USB_OTG_BSP_mDay
(3);

423 
	}
}

433 
ut32_t
 
	$DCD_GEPStus
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,
ut8_t
 
num
)

435 
USB_OTG_EP
 *

;

436 
ut32_t
 
Stus
 = 0;

438 i((0x80 & 
num
) == 0x80)

440 

 = &
pdev
->
dev
.
_
[
num
 & 0x7F];

444 

 = &
pdev
->
dev
.
out_
[
num
];

447 
Stus
 = 
	`USB_OTG_GEPStus
(
pdev
 ,

);

450  
Stus
;

451 
	}
}

460 
	$DCD_SEPStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
num
 , 
ut32_t
 
Stus
)

462 
USB_OTG_EP
 *

;

464 i((0x80 & 
num
) == 0x80)

466 

 = &
pdev
->
dev
.
_
[
num
 & 0x7F];

470 

 = &
pdev
->
dev
.
out_
[
num
];

473 
	`USB_OTG_SEPStus
(
pdev
 ,

 , 
Stus
);

474 
	}
}

	@src/lib/STM32_USB_OTG_Driver/src/usb_dcd_int.c

29 
	~"usb_dcd_t.h
"

77 
ut32_t
 
DCD_RdDevInEP
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
num
);

80 
ut32_t
 
DCD_HdInEP_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

81 
ut32_t
 
DCD_HdOutEP_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

82 
ut32_t
 
DCD_HdSof_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

84 
ut32_t
 
DCD_HdRxStusQueueLev_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

85 
ut32_t
 
DCD_WreEmyTxFifo
(
USB_OTG_CORE_HANDLE
 *
pdev
 , ut32_
num
);

87 
ut32_t
 
DCD_HdUsbRet_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

88 
ut32_t
 
DCD_HdEnumDe_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

89 
ut32_t
 
DCD_HdResume_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

90 
ut32_t
 
DCD_HdUSBSud_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

92 
ut32_t
 
DCD_IsoINIncome_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

93 
ut32_t
 
DCD_IsoOUTIncome_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

94 #ifde
VBUS_SENSING_ENABLED


95 
ut32_t
 
DCD_SessiReque_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

96 
ut32_t
 
DCD_OTG_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

109 #ifde
USB_OTG_HS_DEDICATED_EP1_ENABLED


116 
ut32_t
 
	$USBD_OTG_EP1OUT_ISR_Hdr
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

119 
USB_OTG_DOEPINTn_TyDef
 
dpt
;

120 
USB_OTG_DEPXFRSIZ_TyDef
 
dtsiz
;

122 
dpt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[1]->
DOEPINT
);

123 
dpt
.
d32
&
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DOUTEP1MSK
);

126 i
dpt
.
b
.
xrcom
 )

129 
	`CLEAR_OUT_EP_INTR
(1, 
xrcom
);

130 i(
pdev
->
cfg
.
dma_ab
 == 1)

132 
dtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
gs
.
OUTEP_REGS
[1]->
DOEPTSIZ
));

133 
pdev
->
dev
.
out_
[1].
xr_cou
 =dev->dev.out_[1].
xr_n
- \

134 
dtsiz
.
b
.
xrsize
;

138 
USBD_DCD_INT_fs
->
	`DaOutSge
(
pdev
 , 1);

143 i
dpt
.
b
.
dibd
 )

146 
	`CLEAR_OUT_EP_INTR
(1, 
dibd
);

150 
	}
}

158 
ut32_t
 
	$USBD_OTG_EP1IN_ISR_Hdr
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

161 
USB_OTG_DIEPINTn_TyDef
 
dpt
;

162 
ut32_t
 
fifmymsk
, 
msk
, 
emp
;

164 
msk
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DINEP1MSK
);

165 
emp
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DIEPEMPMSK
);

166 
msk
 |((
emp
 >> 1 ) & 0x1) << 7;

167 
dpt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
INEP_REGS
[1]->
DIEPINT
& 
msk
;

169 i
dpt
.
b
.
xrcom
 )

171 
fifmymsk
 = 0x1 << 1;

172 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DIEPEMPMSK
, 
fifmymsk
, 0);

173 
	`CLEAR_IN_EP_INTR
(1, 
xrcom
);

175 
USBD_DCD_INT_fs
->
	`DaInSge
(
pdev
 , 1);

177 i
dpt
.
b
.
dibd
 )

179 
	`CLEAR_IN_EP_INTR
(1, 
dibd
);

181 i
dpt
.
b
.
timeout
 )

183 
	`CLEAR_IN_EP_INTR
(1, 
timeout
);

185 i(
dpt
.
b
.
tktxmp
)

187 
	`CLEAR_IN_EP_INTR
(1, 
tktxmp
);

189 i(
dpt
.
b
.
keff
)

191 
	`CLEAR_IN_EP_INTR
(1, 
keff
);

193 i(
dpt
.
b
.
emy
)

195 
	`DCD_WreEmyTxFifo
(
pdev
 , 1);

198 
	}
}

207 
ut32_t
 
	$USBD_OTG_ISR_Hdr
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

209 
USB_OTG_GINTSTS_TyDef
 
g_us
;

210 
ut32_t
 
tv
 = 0;

212 i(
	`USB_OTG_IsDeviMode
(
pdev
))

214 
g_us
.
d32
 = 
	`USB_OTG_RdCeI
(
pdev
);

215 i(!
g_us
.
d32
)

220 i(
g_us
.
b
.
oup
)

222 
tv
 |
	`DCD_HdOutEP_ISR
(
pdev
);

225 i(
g_us
.
b
.
t
)

227 
tv
 |
	`DCD_HdInEP_ISR
(
pdev
);

230 i(
g_us
.
b
.
modemismch
)

232 
USB_OTG_GINTSTS_TyDef
 
gts
;

235 
gts
.
d32
 = 0;

236 
gts
.
b
.
modemismch
 = 1;

237 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GINTSTS
, 
gts
.
d32
);

240 i(
g_us
.
b
.
wkup
)

242 
tv
 |
	`DCD_HdResume_ISR
(
pdev
);

245 i(
g_us
.
b
.
usbsud
)

247 
tv
 |
	`DCD_HdUSBSud_ISR
(
pdev
);

249 i(
g_us
.
b
.
sof
)

251 
tv
 |
	`DCD_HdSof_ISR
(
pdev
);

255 i(
g_us
.
b
.
rxsqlvl
)

257 
tv
 |
	`DCD_HdRxStusQueueLev_ISR
(
pdev
);

261 i(
g_us
.
b
.
usbt
)

263 
tv
 |
	`DCD_HdUsbRet_ISR
(
pdev
);

266 i(
g_us
.
b
.
umde
)

268 
tv
 |
	`DCD_HdEnumDe_ISR
(
pdev
);

271 i(
g_us
.
b
.
comiso
)

273 
tv
 |
	`DCD_IsoINIncome_ISR
(
pdev
);

276 i(
g_us
.
b
.
comisoout
)

278 
tv
 |
	`DCD_IsoOUTIncome_ISR
(
pdev
);

280 #ifde
VBUS_SENSING_ENABLED


281 i(
g_us
.
b
.
seq
)

283 
tv
 |
	`DCD_SessiReque_ISR
(
pdev
);

286 i(
g_us
.
b
.
g
)

288 
tv
 |
	`DCD_OTG_ISR
(
pdev
);

292  
tv
;

293 
	}
}

295 #ifde
VBUS_SENSING_ENABLED


302 
ut32_t
 
	$DCD_SessiReque_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

304 
USB_OTG_GINTSTS_TyDef
 
gts
;

305 
USBD_DCD_INT_fs
->
	`DevCed
 (
pdev
);

308 
gts
.
d32
 = 0;

309 
gts
.
b
.
seq
 = 1;

310 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
gs
.
GREGS
->
GINTSTS
, 
gts
.
d32
);

312 
	}
}

321 
ut32_t
 
	$DCD_OTG_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

324 
USB_OTG_GOTGINT_TyDef
 
ggt
;

326 
ggt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GOTGINT
);

328 i(
ggt
.
b
.
ndd
)

330 
USBD_DCD_INT_fs
->
	`DevDisced
 (
pdev
);

333 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GOTGINT
, 
ggt
.
d32
);

335 
	}
}

344 
ut32_t
 
	$DCD_HdResume_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

346 
USB_OTG_GINTSTS_TyDef
 
gts
;

347 
USB_OTG_DCTL_TyDef
 
devl
;

348 
USB_OTG_PCGCCTL_TyDef
 
pow
;

350 if(
pdev
->
cfg
.
low_pow
)

353 
pow
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
gs
.
PCGCCTL
);

354 
pow
.
b
.
gehk
 = 0;

355 
pow
.
b
.
pk
 = 0;

356 
	`USB_OTG_WRITE_REG32
(
pdev
->
gs
.
PCGCCTL
, 
pow
.
d32
);

360 
devl
.
d32
 = 0;

361 
devl
.
b
.
rmtwkupsig
 = 1;

362 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
, 
devl
.
d32
, 0);

365 
USBD_DCD_INT_fs
->
	`Resume
 (
pdev
);

368 
gts
.
d32
 = 0;

369 
gts
.
b
.
wkup
 = 1;

370 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
gs
.
GREGS
->
GINTSTS
, 
gts
.
d32
);

372 
	}
}

380 
ut32_t
 
	$DCD_HdUSBSud_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

382 
USB_OTG_GINTSTS_TyDef
 
gts
;

383 
USB_OTG_PCGCCTL_TyDef
 
pow
;

384 
USB_OTG_DSTS_TyDef
 
ds
;

385 
__IO
 
ut8_t
 
ev_us
 = 0;

387 
ev_us
 = 
pdev
->
dev
.
devi_us
;

388 
USBD_DCD_INT_fs
->
	`Sud
 (
pdev
);

390 
ds
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DSTS
);

393 
gts
.
d32
 = 0;

394 
gts
.
b
.
usbsud
 = 1;

395 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GINTSTS
, 
gts
.
d32
);

397 if((
pdev
->
cfg
.
low_pow
&& (
ds
.
b
.
sus
 == 1) &&

398 (
pdev
->
dev
.
ci_us
 == 1) &&

399 (
ev_us
 =
USB_OTG_CONFIGURED
))

402 
pow
.
d32
 = 0;

403 
pow
.
b
.
pk
 = 1;

404 
	`USB_OTG_MODIFY_REG32
(
pdev
->
gs
.
PCGCCTL
, 0, 
pow
.
d32
);

406 
pow
.
b
.
gehk
 = 1;

407 
	`USB_OTG_MODIFY_REG32
(
pdev
->
gs
.
PCGCCTL
, 0, 
pow
.
d32
);

410 
SCB
->
SCR
 |(
SCB_SCR_SLEEPDEEP_Msk
 | 
SCB_SCR_SLEEPONEXIT_Msk
);

413 
	}
}

421 
ut32_t
 
	$DCD_HdInEP_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

423 
USB_OTG_DIEPINTn_TyDef
 
dpt
;

425 
ut32_t
 
_
;

426 
ut32_t
 
num
 = 0;

427 
ut32_t
 
fifmymsk
;

428 
dpt
.
d32
 = 0;

429 
_
 = 
	`USB_OTG_RdDevAInEPI
(
pdev
);

431  
_
 )

433 i((
_
 & 0x1) == 0x01)

435 
dpt
.
d32
 = 
	`DCD_RdDevInEP
(
pdev
 , 
num
);

436 i
dpt
.
b
.
xrcom
 )

438 
fifmymsk
 = 0x1 << 
num
;

439 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DIEPEMPMSK
, 
fifmymsk
, 0);

440 
	`CLEAR_IN_EP_INTR
(
num
, 
xrcom
);

442 
USBD_DCD_INT_fs
->
	`DaInSge
(
pdev
 , 
num
);

444 i(
pdev
->
cfg
.
dma_ab
 == 1)

446 if((
num
 =0&& (
pdev
->
dev
.
devi_e
 =
USB_OTG_EP0_STATUS_IN
))

449 
	`USB_OTG_EP0_OutS
(
pdev
);

453 i
dpt
.
b
.
timeout
 )

455 
	`CLEAR_IN_EP_INTR
(
num
, 
timeout
);

457 i(
dpt
.
b
.
tktxmp
)

459 
	`CLEAR_IN_EP_INTR
(
num
, 
tktxmp
);

461 i(
dpt
.
b
.
keff
)

463 
	`CLEAR_IN_EP_INTR
(
num
, 
keff
);

465 i
dpt
.
b
.
dibd
 )

467 
	`CLEAR_IN_EP_INTR
(
num
, 
dibd
);

469 i(
dpt
.
b
.
emy
)

471 
	`DCD_WreEmyTxFifo
(
pdev
 , 
num
);

474 
num
++;

475 
_
 >>= 1;

479 
	}
}

487 
ut32_t
 
	$DCD_HdOutEP_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

489 
ut32_t
 
_
;

490 
USB_OTG_DOEPINTn_TyDef
 
dpt
;

491 
USB_OTG_DEPXFRSIZ_TyDef
 
dtsiz
;

492 
ut32_t
 
num
 = 0;

494 
dpt
.
d32
 = 0;

497 
_
 = 
	`USB_OTG_RdDevAOutEp_r
(
pdev
);

499  
_
 )

501 i(
_
&0x1)

504 
dpt
.
d32
 = 
	`USB_OTG_RdDevOutEP_r
(
pdev
, 
num
);

507 i
dpt
.
b
.
xrcom
 )

510 
	`CLEAR_OUT_EP_INTR
(
num
, 
xrcom
);

511 i(
pdev
->
cfg
.
dma_ab
 == 1)

513 
dtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
gs
.
OUTEP_REGS
[
num
]->
DOEPTSIZ
));

515 
pdev
->
dev
.
out_
[
num
].
xr_cou
 =dev->dev.out_[num].
maxck
 - \

516 
dtsiz
.
b
.
xrsize
;

520 
USBD_DCD_INT_fs
->
	`DaOutSge
(
pdev
 , 
num
);

522 i(
pdev
->
cfg
.
dma_ab
 == 1)

524 if((
num
 =0&& (
pdev
->
dev
.
devi_e
 =
USB_OTG_EP0_STATUS_OUT
))

527 
	`USB_OTG_EP0_OutS
(
pdev
);

532 i
dpt
.
b
.
dibd
 )

535 
	`CLEAR_OUT_EP_INTR
(
num
, 
dibd
);

538 i
dpt
.
b
.
tup
 )

543 
USBD_DCD_INT_fs
->
	`SupSge
(
pdev
);

544 
	`CLEAR_OUT_EP_INTR
(
num
, 
tup
);

547 
num
++;

548 
_
 >>= 1;

551 
	}
}

559 
ut32_t
 
	$DCD_HdSof_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

561 
USB_OTG_GINTSTS_TyDef
 
GINTSTS
;

564 
USBD_DCD_INT_fs
->
	`SOF
(
pdev
);

567 
GINTSTS
.
d32
 = 0;

568 
GINTSTS
.
b
.
sof
 = 1;

569 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
gs
.
GREGS
->
GINTSTS
, GINTSTS.
d32
);

572 
	}
}

580 
ut32_t
 
	$DCD_HdRxStusQueueLev_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

582 
USB_OTG_GINTMSK_TyDef
 
t_mask
;

583 
USB_OTG_DRXSTS_TyDef
 
us
;

584 
USB_OTG_EP
 *

;

587 
t_mask
.
d32
 = 0;

588 
t_mask
.
b
.
rxsqlvl
 = 1;

589 
	`USB_OTG_MODIFY_REG32
&
pdev
->
gs
.
GREGS
->
GINTMSK
, 
t_mask
.
d32
, 0);

592 
us
.
d32
 = 
	`USB_OTG_READ_REG32
&
pdev
->
gs
.
GREGS
->
GRXSTSP
 );

594 

 = &
pdev
->
dev
.
out_
[
us
.
b
.
num
];

596 
us
.
b
.
pkts
)

598 
STS_GOUT_NAK
:

600 
STS_DATA_UPDT
:

601 i(
us
.
b
.
bt
)

603 
	`USB_OTG_RdPack
(
pdev
,

->
xr_buff
, 
us
.
b
.
bt
);

604 

->
xr_buff
 +
us
.
b
.
bt
;

605 

->
xr_cou
 +
us
.
b
.
bt
;

608 
STS_XFER_COMP
:

610 
STS_SETUP_COMP
:

612 
STS_SETUP_UPDT
:

614 
	`USB_OTG_RdPack
(
pdev
 ,dev->
dev
.
tup_ck
, 8);

615 

->
xr_cou
 +
us
.
b
.
bt
;

622 
	`USB_OTG_MODIFY_REG32
&
pdev
->
gs
.
GREGS
->
GINTMSK
, 0, 
t_mask
.
d32
);

625 
	}
}

633 
ut32_t
 
	$DCD_WreEmyTxFifo
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut32_t
 
num
)

635 
USB_OTG_DTXFSTSn_TyDef
 
txus
;

636 
USB_OTG_EP
 *

;

637 
ut32_t
 
n
 = 0;

638 
ut32_t
 
n32b
;

639 
txus
.
d32
 = 0;

640 
ut32_t
 
fifmymsk
;

642 

 = &
pdev
->
dev
.
_
[
num
];

644 
n
 = 

->
xr_n
 -p->
xr_cou
;

646 i(
n
 > 

->
maxck
)

648 
n
 = 

->
maxck
;

651 
n32b
 = (
n
 + 3) / 4;

652 
txus
.
d32
 = 
	`USB_OTG_READ_REG32
&
pdev
->
gs
.
INEP_REGS
[
num
]->
DTXFSTS
);

654 
txus
.
b
.
txfva
 > 
n32b
 &&

655 

->
xr_cou
 <p->
xr_n
 &&

656 

->
xr_n
 != 0)

659 
n
 = 

->
xr_n
 -p->
xr_cou
;

661 i(
n
 > 

->
maxck
)

663 
n
 = 

->
maxck
;

665 
n32b
 = (
n
 + 3) / 4;

667 
	`USB_OTG_WrePack
 (
pdev
 , 

->
xr_buff
, 
num
, 
n
);

669 

->
xr_buff
 +
n
;

670 

->
xr_cou
 +
n
;

672 
txus
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
INEP_REGS
[
num
]->
DTXFSTS
);

675 i(

->
xr_n
 =->
xr_cou
)

677 
fifmymsk
 = 0x1 << 

->
num
;

678 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DIEPEMPMSK
,

679 
fifmymsk
, 0);

684 
	}
}

692 
ut32_t
 
	$DCD_HdUsbRet_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

694 
USB_OTG_DAINT_TyDef
 
datmsk
;

695 
USB_OTG_DOEPMSK_TyDef
 
dpmsk
;

696 
USB_OTG_DIEPMSK_TyDef
 
dpmsk
;

697 
USB_OTG_DCFG_TyDef
 
dcfg
;

698 
USB_OTG_DCTL_TyDef
 
dl
;

699 
USB_OTG_GINTSTS_TyDef
 
gts
;

700 
ut32_t
 
i
;

702 
dl
.
d32
 = 0;

703 
datmsk
.
d32
 = 0;

704 
dpmsk
.
d32
 = 0;

705 
dpmsk
.
d32
 = 0;

706 
dcfg
.
d32
 = 0;

707 
gts
.
d32
 = 0;

710 
dl
.
b
.
rmtwkupsig
 = 1;

711 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
, 
dl
.
d32
, 0 );

714 
	`USB_OTG_FlushTxFifo
(
pdev
 , 0 );

716 
i
 = 0; i < 
pdev
->
cfg
.
dev_dpots
 ; i++)

718 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
INEP_REGS
[
i
]->
DIEPINT
, 0xFF);

719 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
OUTEP_REGS
[
i
]->
DOEPINT
, 0xFF);

721 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DAINT
, 0xFFFFFFFF );

723 
datmsk
.

.

 = 1;

724 
datmsk
.

.
out
 = 1;

725 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DAINTMSK
, 
datmsk
.
d32
 );

727 
dpmsk
.
b
.
tup
 = 1;

728 
dpmsk
.
b
.
xrcom
 = 1;

729 
dpmsk
.
b
.
dibd
 = 1;

730 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DOEPMSK
, 
dpmsk
.
d32
 );

731 #ifde
USB_OTG_HS_DEDICATED_EP1_ENABLED


732 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DOUTEP1MSK
, 
dpmsk
.
d32
 );

734 
dpmsk
.
b
.
xrcom
 = 1;

735 
dpmsk
.
b
.
timeout
 = 1;

736 
dpmsk
.
b
.
dibd
 = 1;

738 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DIEPMSK
, 
dpmsk
.
d32
 );

739 #ifde
USB_OTG_HS_DEDICATED_EP1_ENABLED


740 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DINEP1MSK
, 
dpmsk
.
d32
 );

743 
dcfg
.
d32
 = 
	`USB_OTG_READ_REG32
&
pdev
->
gs
.
DREGS
->
DCFG
);

744 
dcfg
.
b
.
devaddr
 = 0;

745 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DCFG
, 
dcfg
.
d32
);

749 
	`USB_OTG_EP0_OutS
(
pdev
);

752 
gts
.
d32
 = 0;

753 
gts
.
b
.
usbt
 = 1;

754 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
gs
.
GREGS
->
GINTSTS
, 
gts
.
d32
);

757 
USBD_DCD_INT_fs
->
	`Ret
(
pdev
);

759 
	}
}

767 
ut32_t
 
	$DCD_HdEnumDe_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

769 
ut32_t
 
hk
 = 168000000;

771 
USB_OTG_GINTSTS_TyDef
 
gts
;

772 
USB_OTG_GUSBCFG_TyDef
 
gusbcfg
;

773 
RCC_ClocksTyDef
 
RCC_Clocks
;

774 
	`USB_OTG_EP0Aive
(
pdev
);

777 
	`RCC_GClocksFq
(&
RCC_Clocks
);

778 
hk
 = 
RCC_Clocks
.
HCLK_Fqucy
;

781 
gusbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GUSBCFG
);

782 
gusbcfg
.
b
.
usbdtim
 = 0;

783 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GUSBCFG
, 
gusbcfg
.
d32
);

786 i
	`USB_OTG_GDeviSed
(
pdev
=
USB_SPEED_HIGH
)

788 
pdev
->
cfg
.
d
 = 
USB_OTG_SPEED_HIGH
;

789 
pdev
->
cfg
.
mps
 = 
USB_OTG_HS_MAX_PACKET_SIZE
 ;

792 
gusbcfg
.
b
.
usbdtim
 = 9;

796 
pdev
->
cfg
.
d
 = 
USB_OTG_SPEED_FULL
;

797 
pdev
->
cfg
.
mps
 = 
USB_OTG_FS_MAX_PACKET_SIZE
 ;

804 if((
hk
 >= 15000000)&&(hclk < 16000000))

807 
gusbcfg
.
b
.
usbdtim
 = 0xE;

810 if((
hk
 >= 16000000)&&(hclk < 17100000))

813 
gusbcfg
.
b
.
usbdtim
 = 0xD;

816 if((
hk
 >= 17100000)&&(hclk < 18400000))

819 
gusbcfg
.
b
.
usbdtim
 = 0xC;

822 if((
hk
 >= 18400000)&&(hclk < 20000000))

825 
gusbcfg
.
b
.
usbdtim
 = 0xB;

828 if((
hk
 >= 20000000)&&(hclk < 21800000))

831 
gusbcfg
.
b
.
usbdtim
 = 0xA;

834 if((
hk
 >= 21800000)&&(hclk < 24000000))

837 
gusbcfg
.
b
.
usbdtim
 = 0x9;

840 if((
hk
 >= 24000000)&&(hclk < 26600000))

843 
gusbcfg
.
b
.
usbdtim
 = 0x8;

846 if((
hk
 >= 26600000)&&(hclk < 30000000))

849 
gusbcfg
.
b
.
usbdtim
 = 0x7;

852 if((
hk
 >= 30000000)&&(hclk < 34300000))

855 
gusbcfg
.
b
.
usbdtim
= 0x6;

861 
gusbcfg
.
b
.
usbdtim
 = 0x5;

865 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GUSBCFG
, 
gusbcfg
.
d32
);

868 
gts
.
d32
 = 0;

869 
gts
.
b
.
umde
 = 1;

870 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
GINTSTS
, 
gts
.
d32
 );

872 
	}
}

881 
ut32_t
 
	$DCD_IsoINIncome_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

883 
USB_OTG_GINTSTS_TyDef
 
gts
;

885 
gts
.
d32
 = 0;

887 
USBD_DCD_INT_fs
->
	`IsoINIncome
 (
pdev
);

890 
gts
.
b
.
comiso
 = 1;

891 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GINTSTS
, 
gts
.
d32
);

894 
	}
}

902 
ut32_t
 
	$DCD_IsoOUTIncome_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

904 
USB_OTG_GINTSTS_TyDef
 
gts
;

906 
gts
.
d32
 = 0;

908 
USBD_DCD_INT_fs
->
	`IsoOUTIncome
 (
pdev
);

911 
gts
.
b
.
comisoout
 = 1;

912 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GINTSTS
, 
gts
.
d32
);

914 
	}
}

921 
ut32_t
 
	$DCD_RdDevInEP
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
num
)

923 
ut32_t
 
v
, 
msk
, 
emp
;

924 
msk
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DIEPMSK
);

925 
emp
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DIEPEMPMSK
);

926 
msk
 |((
emp
 >> 
num
) & 0x1) << 7;

927 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
INEP_REGS
[
num
]->
DIEPINT
& 
msk
;

928  
v
;

929 
	}
}

	@src/lib/STM32_USB_OTG_Driver/src/usb_hcd.c

29 
	~"usb_ce.h
"

30 
	~"usb_hcd.h
"

31 
	~"usb_cf.h
"

32 
	~"usb_b.h
"

97 
ut32_t
 
	$HCD_In
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

98 
USB_OTG_CORE_ID_TyDef
 
ceID
)

100 
ut8_t
 
i
 = 0;

101 
pdev
->
ho
.
CnSts
 = 0;

103 
i
0; i< 
USB_OTG_MAX_TX_FIFOS
; i++)

105 
pdev
->
ho
.
EC
[
i
] = 0;

106 
pdev
->
ho
.
XrC
[
i
] = 0;

107 
pdev
->
ho
.
HC_Stus
[
i
] = 
HC_IDLE
;

109 
pdev
->
ho
.
hc
[0].
max_ck
 = 8;

111 
	`USB_OTG_SeCe
(
pdev
, 
ceID
);

112 #ide
DUAL_ROLE_MODE_ENABLED


113 
	`USB_OTG_DibGlobI
(
pdev
);

114 
	`USB_OTG_CeIn
(
pdev
);

117 
	`USB_OTG_SCutMode
(
pdev
 , 
HOST_MODE
);

118 
	`USB_OTG_CeInHo
(
pdev
);

119 
	`USB_OTG_EbGlobI
(
pdev
);

123 
	}
}

133 
ut32_t
 
	$HCD_GCutSed
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

135 
USB_OTG_HPRT0_TyDef
 
HPRT0
;

136 
HPRT0
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
gs
.HPRT0);

138  
HPRT0
.
b
.
td
;

139 
	}
}

147 
ut32_t
 
	$HCD_RetPt
(
USB_OTG_CORE_HANDLE
 *
pdev
)

156 
	`USB_OTG_RetPt
(
pdev
);

158 
	}
}

167 
ut32_t
 
	$HCD_IsDeviCed
(
USB_OTG_CORE_HANDLE
 *
pdev
)

169  (
pdev
->
ho
.
CnSts
);

170 
	}
}

180 
ut32_t
 
	$HCD_IsPtEbd
(
USB_OTG_CORE_HANDLE
 *
pdev
)

182  (
pdev
->
ho
.
PtEbd
);

183 
	}
}

192 
ut32_t
 
	$HCD_GCutFme
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

194  (
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HREGS
->
HFNUM
) & 0xFFFF) ;

195 
	}
}

204 
URB_STATE
 
	$HCD_GURB_S
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
ch_num
)

206  
pdev
->
ho
.
URB_S
[
ch_num
] ;

207 
	}
}

216 
ut32_t
 
	$HCD_GXrC
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
ch_num
)

218  
pdev
->
ho
.
XrC
[
ch_num
] ;

219 
	}
}

230 
HC_STATUS
 
	$HCD_GHCS
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
ch_num
)

232  
pdev
->
ho
.
HC_Stus
[
ch_num
] ;

233 
	}
}

242 
ut32_t
 
	$HCD_HC_In
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
hc_num
)

244  
	`USB_OTG_HC_In
(
pdev
, 
hc_num
);

245 
	}
}

254 
ut32_t
 
	$HCD_SubmReque
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
hc_num
)

257 
pdev
->
ho
.
URB_S
[
hc_num
] = 
URB_IDLE
;

258 
pdev
->
ho
.
hc
[
hc_num
].
xr_cou
 = 0 ;

259  
	`USB_OTG_HC_SXr
(
pdev
, 
hc_num
);

260 
	}
}

	@src/lib/STM32_USB_OTG_Driver/src/usb_hcd_int.c

29 
	~"usb_ce.h
"

30 
	~"usb_defes.h
"

31 
	~"usb_hcd_t.h
"

33 #i
defed
 (
__CC_ARM
)

34 #agm
O0


35 #i
defed
 (
__GNUC__
)

36 #agm
GCC
 
timize
 ("O0")

37 #i
defed
 (
__TASKING__
)

38 #agm
timize
=0

89 
ut32_t
 
USB_OTG_USBH_hd_sof_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

90 
ut32_t
 
USB_OTG_USBH_hd_pt_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

91 
ut32_t
 
USB_OTG_USBH_hd_hc_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

92 
ut32_t
 
USB_OTG_USBH_hd_hc_n_In_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

93 
ut32_t
 
num
);

94 
ut32_t
 
USB_OTG_USBH_hd_hc_n_Out_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

95 
ut32_t
 
num
);

96 
ut32_t
 
USB_OTG_USBH_hd_rx_qlvl_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

97 
ut32_t
 
USB_OTG_USBH_hd_txmy_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

98 
ut32_t
 
USB_OTG_USBH_hd_xmy_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

99 
ut32_t
 
USB_OTG_USBH_hd_Disc_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

100 
ut32_t
 
USB_OTG_USBH_hd_IncomePiodicXr_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

118 
ut32_t
 
	$USBH_OTG_ISR_Hdr
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

120 
USB_OTG_GINTSTS_TyDef
 
gts
;

121 
ut32_t
 
tv
 = 0;

123 
gts
.
d32
 = 0;

126 i(
	`USB_OTG_IsHoMode
(
pdev
))

128 
gts
.
d32
 = 
	`USB_OTG_RdCeI
(
pdev
);

129 i(!
gts
.
d32
)

134 i(
gts
.
b
.
sof
)

136 
tv
 |
	`USB_OTG_USBH_hd_sof_ISR
 (
pdev
);

139 i(
gts
.
b
.
rxsqlvl
)

141 
tv
 |
	`USB_OTG_USBH_hd_rx_qlvl_ISR
 (
pdev
);

144 i(
gts
.
b
.
txmy
)

146 
tv
 |
	`USB_OTG_USBH_hd_txmy_ISR
 (
pdev
);

149 i(
gts
.
b
.
xmy
)

151 
tv
 |
	`USB_OTG_USBH_hd_xmy_ISR
 (
pdev
);

154 i(
gts
.
b
.
hc
)

156 
tv
 |
	`USB_OTG_USBH_hd_hc_ISR
 (
pdev
);

159 i(
gts
.
b
.
pt
)

161 
tv
 |
	`USB_OTG_USBH_hd_pt_ISR
 (
pdev
);

164 i(
gts
.
b
.
disc
)

166 
tv
 |
	`USB_OTG_USBH_hd_Disc_ISR
 (
pdev
);

170 i(
gts
.
b
.
comisoout
)

172 
tv
 |
	`USB_OTG_USBH_hd_IncomePiodicXr_ISR
 (
pdev
);

177  
tv
;

178 
	}
}

186 
ut32_t
 
	$USB_OTG_USBH_hd_hc_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

188 
USB_OTG_HAINT_TyDef
 
hat
;

189 
USB_OTG_HCCHAR_TyDef
 
hcch
;

190 
ut32_t
 
i
 = 0;

191 
ut32_t
 
tv
 = 0;

196 
hat
.
d32
 = 
	`USB_OTG_RdHoAChls_
(
pdev
);

198 
i
 = 0; i < 
pdev
->
cfg
.
ho_chls
 ; i++)

200 i(
hat
.
b
.
cht
 & (1 << 
i
))

202 
hcch
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HC_REGS
[
i
]->
HCCHAR
);

204 i(
hcch
.
b
.
d
)

206 
tv
 |
	`USB_OTG_USBH_hd_hc_n_In_ISR
 (
pdev
, 
i
);

210 
tv
 |
	`USB_OTG_USBH_hd_hc_n_Out_ISR
 (
pdev
, 
i
);

215  
tv
;

216 
	}
}

224 
ut32_t
 
	$USB_OTG_USBH_hd_sof_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

226 
USB_OTG_GINTSTS_TyDef
 
gts
;

227 
gts
.
d32
 = 0;

229 
USBH_HCD_INT_fs
->
	`SOF
(
pdev
);

232 
gts
.
b
.
sof
 = 1;

233 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GINTSTS
, 
gts
.
d32
);

236 
	}
}

244 
ut32_t
 
	$USB_OTG_USBH_hd_Disc_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

246 
USB_OTG_GINTSTS_TyDef
 
gts
;

248 
gts
.
d32
 = 0;

250 
USBH_HCD_INT_fs
->
	`DevDisced
(
pdev
);

253 
gts
.
b
.
disc
 = 1;

254 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GINTSTS
, 
gts
.
d32
);

257 
	}
}

258 #i
defed
 ( 
__ICCARM__
 )

259 #agm
timize
 = 
ne


267 
ut32_t
 
	$USB_OTG_USBH_hd_txmy_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

269 
USB_OTG_GINTMSK_TyDef
 
tmsk
;

270 
USB_OTG_HNPTXSTS_TyDef
 
htxs
;

271 
ut16_t
 
n_wds
 , 
n
;

273 
htxs
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
HNPTXSTS
);

275 
n_wds
 = (
pdev
->
ho
.
hc
[
htxs
.
b
.
txqt
.
chnum
].
xr_n
 + 3) / 4;

277 (
htxs
.
b
.
txfva
 > 
n_wds
)&&

278 (
pdev
->
ho
.
hc
[
htxs
.
b
.
txqt
.
chnum
].
xr_n
 != 0))

281 
n
 = 
htxs
.
b
.
txfva
 * 4;

283 i(
n
 > 
pdev
->
ho
.
hc
[
htxs
.
b
.
txqt
.
chnum
].
xr_n
)

286 
n
 = 
pdev
->
ho
.
hc
[
htxs
.
b
.
txqt
.
chnum
].
xr_n
;

288 
tmsk
.
d32
 = 0;

289 
tmsk
.
b
.
txmy
 = 1;

290 
	`USB_OTG_MODIFY_REG32
&
pdev
->
gs
.
GREGS
->
GINTMSK
, 
tmsk
.
d32
, 0);

293 
n_wds
 = (
pdev
->
ho
.
hc
[
htxs
.
b
.
txqt
.
chnum
].
xr_n
 + 3) / 4;

295 
	`USB_OTG_WrePack
 (
pdev
 ,dev->
ho
.
hc
[
htxs
.
b
.
txqt
.
chnum
].
xr_buff
, htxs.b.txqt.chnum, 
n
);

297 
pdev
->
ho
.
hc
[
htxs
.
b
.
txqt
.
chnum
].
xr_buff
 +
n
;

298 
pdev
->
ho
.
hc
[
htxs
.
b
.
txqt
.
chnum
].
xr_n
 -
n
;

299 
pdev
->
ho
.
hc
[
htxs
.
b
.
txqt
.
chnum
].
xr_cou
 +
n
;

301 
htxs
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
HNPTXSTS
);

305 
	}
}

306 #i
defed
 ( 
__ICCARM__
 )

307 #agm
timize
 = 
ne


315 
ut32_t
 
	$USB_OTG_USBH_hd_xmy_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

317 
USB_OTG_GINTMSK_TyDef
 
tmsk
;

318 
USB_OTG_HPTXSTS_TyDef
 
hxs
;

319 
ut16_t
 
n_wds
 , 
n
;

321 
hxs
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HREGS
->
HPTXSTS
);

323 
n_wds
 = (
pdev
->
ho
.
hc
[
hxs
.
b
.
xqt
.
chnum
].
xr_n
 + 3) / 4;

325 (
hxs
.
b
.
xfva
 > 
n_wds
)&&

326 (
pdev
->
ho
.
hc
[
hxs
.
b
.
xqt
.
chnum
].
xr_n
 != 0))

329 
n
 = 
hxs
.
b
.
xfva
 * 4;

331 i(
n
 > 
pdev
->
ho
.
hc
[
hxs
.
b
.
xqt
.
chnum
].
xr_n
)

333 
n
 = 
pdev
->
ho
.
hc
[
hxs
.
b
.
xqt
.
chnum
].
xr_n
;

335 
tmsk
.
d32
 = 0;

336 
tmsk
.
b
.
xmy
 = 1;

337 
	`USB_OTG_MODIFY_REG32
&
pdev
->
gs
.
GREGS
->
GINTMSK
, 
tmsk
.
d32
, 0);

340 
n_wds
 = (
pdev
->
ho
.
hc
[
hxs
.
b
.
xqt
.
chnum
].
xr_n
 + 3) / 4;

342 
	`USB_OTG_WrePack
 (
pdev
 ,dev->
ho
.
hc
[
hxs
.
b
.
xqt
.
chnum
].
xr_buff
, hxs.b.xqt.chnum, 
n
);

344 
pdev
->
ho
.
hc
[
hxs
.
b
.
xqt
.
chnum
].
xr_buff
 +
n
;

345 
pdev
->
ho
.
hc
[
hxs
.
b
.
xqt
.
chnum
].
xr_n
 -
n
;

346 
pdev
->
ho
.
hc
[
hxs
.
b
.
xqt
.
chnum
].
xr_cou
 +
n
;

348 
hxs
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HREGS
->
HPTXSTS
);

352 
	}
}

360 #i
defed
 ( 
__ICCARM__
 )

361 #agm
timize
 = 
ne


363 
ut32_t
 
	$USB_OTG_USBH_hd_pt_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

365 
USB_OTG_HPRT0_TyDef
 
ht0
;

366 
USB_OTG_HPRT0_TyDef
 
ht0_dup
;

367 
USB_OTG_HCFG_TyDef
 
hcfg
;

368 
ut32_t
 
tv
 = 0;

369 
USB_OTG_GINTMSK_TyDef
 
tmsk
;

371 
tmsk
.
d32
 = 0;

372 
hcfg
.
d32
 = 0;

373 
ht0
.
d32
 = 0;

374 
ht0_dup
.
d32
 = 0;

376 
ht0
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
gs
.
HPRT0
);

377 
ht0_dup
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
gs
.
HPRT0
);

381 
ht0_dup
.
b
.

 = 0;

382 
ht0_dup
.
b
.
tcnd
 = 0;

383 
ht0_dup
.
b
.
nchng
 = 0;

384 
ht0_dup
.
b
.
tovrcuchng
 = 0;

387 i(
ht0
.
b
.
tcnd
)

389 
ht0_dup
.
b
.
tcnd
 = 1;

390 
USBH_HCD_INT_fs
->
	`DevCed
(
pdev
);

391 
tv
 |= 1;

395 i(
ht0
.
b
.
nchng
)

397 
ht0_dup
.
b
.
nchng
 = 1;

399 i(
ht0
.
b
.

 == 1)

401 i((
ht0
.
b
.
td
 =
HPRT0_PRTSPD_LOW_SPEED
) ||

402 (
ht0
.
b
.
td
 =
HPRT0_PRTSPD_FULL_SPEED
))

404 
hcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HREGS
->
HCFG
);

406 i(
ht0
.
b
.
td
 =
HPRT0_PRTSPD_LOW_SPEED
)

408 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HREGS
->
HFIR
, 6000 );

409 i(
hcfg
.
b
.
fkl
 !
HCFG_6_MHZ
)

411 if(
pdev
->
cfg
.
phy_
 =
USB_OTG_EMBEDDED_PHY
)

413 
	`USB_OTG_InFSLSPClkS
(
pdev
 , 
HCFG_6_MHZ
);

418 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HREGS
->
HFIR
, 48000 );

419 i(
hcfg
.
b
.
fkl
 !
HCFG_48_MHZ
)

421 
	`USB_OTG_InFSLSPClkS
(
pdev
 ,
HCFG_48_MHZ
 );

428 
USBH_HCD_INT_fs
->
	`DevPtEbd
(
pdev
);

431 
tmsk
.
d32
 = 0;

432 
tmsk
.
b
.
disc
 = 1;

433 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
GREGS
->
GINTMSK
, 
tmsk
.
d32
, intmsk.d32);

437 
USBH_HCD_INT_fs
->
	`DevPtDibd
(
pdev
);

443 i(
ht0
.
b
.
tovrcuchng
)

445 
ht0_dup
.
b
.
tovrcuchng
 = 1;

446 
tv
 |= 1;

450 
	`USB_OTG_WRITE_REG32
(
pdev
->
gs
.
HPRT0
, 
ht0_dup
.
d32
);

452  
tv
;

453 
	}
}

454 #i
defed
 ( 
__ICCARM__
 )

455 #agm
timize
 = 
ne


464 
ut32_t
 
	$USB_OTG_USBH_hd_hc_n_Out_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut32_t
 
num
)

467 
USB_OTG_HCINTn_TyDef
 
hct
;

468 
USB_OTG_HCINTMSK_TyDef
 
hctmsk
;

469 
USB_OTG_HC_REGS
 *
heg
;

470 
USB_OTG_HCCHAR_TyDef
 
hcch
;

472 
heg
 = 
pdev
->
gs
.
HC_REGS
[
num
];

473 
hct
.
d32
 = 
	`USB_OTG_READ_REG32
(&
heg
->
HCINT
);

474 
hctmsk
.
d32
 = 
	`USB_OTG_READ_REG32
(&
heg
->
HCINTMSK
);

475 
hct
.
d32
 = hct.d32 & 
hctmsk
.d32;

477 
hcch
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HC_REGS
[
num
]->
HCCHAR
);

479 i(
hct
.
b
.
ahbr
)

481 
	`CLEAR_HC_INT
(
heg
 ,
ahbr
);

482 
	`UNMASK_HOST_INT_CHH
 (
num
);

484 i(
hct
.
b
.
ack
)

486 
	`CLEAR_HC_INT
(
heg
 , 
ack
);

488 i(
hct
.
b
.
movrun
)

490 
	`UNMASK_HOST_INT_CHH
 (
num
);

491 
	`USB_OTG_HC_Ht
(
pdev
, 
num
);

492 
	`CLEAR_HC_INT
(
heg
 ,
movrun
);

494 i(
hct
.
b
.
xrcom
)

496 
pdev
->
ho
.
EC
[
num
] = 0;

497 
	`UNMASK_HOST_INT_CHH
 (
num
);

498 
	`USB_OTG_HC_Ht
(
pdev
, 
num
);

499 
	`CLEAR_HC_INT
(
heg
 , 
xrcom
);

500 
pdev
->
ho
.
HC_Stus
[
num
] = 
HC_XFRC
;

503 i(
hct
.
b
.
l
)

505 
	`CLEAR_HC_INT
(
heg
 , 
l
);

506 
	`UNMASK_HOST_INT_CHH
 (
num
);

507 
	`USB_OTG_HC_Ht
(
pdev
, 
num
);

508 
pdev
->
ho
.
HC_Stus
[
num
] = 
HC_STALL
;

511 i(
hct
.
b
.
k
)

513 
pdev
->
ho
.
EC
[
num
] = 0;

514 
	`UNMASK_HOST_INT_CHH
 (
num
);

515 i(
pdev
->
cfg
.
dma_ab
 == 0)

517 
	`USB_OTG_HC_Ht
(
pdev
, 
num
);

519 
	`CLEAR_HC_INT
(
heg
 , 
k
);

520 
pdev
->
ho
.
HC_Stus
[
num
] = 
HC_NAK
;

523 i(
hct
.
b
.
xar
)

525 
	`UNMASK_HOST_INT_CHH
 (
num
);

526 
	`USB_OTG_HC_Ht
(
pdev
, 
num
);

527 
pdev
->
ho
.
HC_Stus
[
num
] = 
HC_XACTERR
;

528 
	`CLEAR_HC_INT
(
heg
 , 
xar
);

530 i(
hct
.
b
.
ny
)

532 
pdev
->
ho
.
EC
[
num
] = 0;

533 
	`UNMASK_HOST_INT_CHH
 (
num
);

534 i(
pdev
->
cfg
.
dma_ab
 == 0)

536 
	`USB_OTG_HC_Ht
(
pdev
, 
num
);

538 
	`CLEAR_HC_INT
(
heg
 , 
ny
);

539 
pdev
->
ho
.
HC_Stus
[
num
] = 
HC_NYET
;

541 i(
hct
.
b
.
dg˼
)

543 
	`UNMASK_HOST_INT_CHH
 (
num
);

544 
	`USB_OTG_HC_Ht
(
pdev
, 
num
);

545 
	`CLEAR_HC_INT
(
heg
 , 
k
);

546 
pdev
->
ho
.
HC_Stus
[
num
] = 
HC_DATATGLERR
;

548 
	`CLEAR_HC_INT
(
heg
 , 
dg˼
);

550 i(
hct
.
b
.
chhd
)

552 
	`MASK_HOST_INT_CHH
 (
num
);

554 if(
pdev
->
ho
.
HC_Stus
[
num
] =
HC_XFRC
)

556 
pdev
->
ho
.
URB_S
[
num
] = 
URB_DONE
;

558 i(
hcch
.
b
.
ty
 =
EP_TYPE_BULK
)

560 
pdev
->
ho
.
hc
[
num
].
togg_out
 ^= 1;

563 if(
pdev
->
ho
.
HC_Stus
[
num
] =
HC_NAK
)

565 
pdev
->
ho
.
URB_S
[
num
] = 
URB_NOTREADY
;

567 if(
pdev
->
ho
.
HC_Stus
[
num
] =
HC_NYET
)

569 if(
pdev
->
ho
.
hc
[
num
].
do_pg
 == 1)

571 
	`USB_OTG_HC_DoPg
(
pdev
, 
num
);

573 
pdev
->
ho
.
URB_S
[
num
] = 
URB_NOTREADY
;

575 if(
pdev
->
ho
.
HC_Stus
[
num
] =
HC_STALL
)

577 
pdev
->
ho
.
URB_S
[
num
] = 
URB_STALL
;

579 if(
pdev
->
ho
.
HC_Stus
[
num
] =
HC_XACTERR
)

582 
pdev
->
ho
.
URB_S
[
num
] = 
URB_ERROR
;

585 
	`CLEAR_HC_INT
(
heg
 , 
chhd
);

590 
	}
}

591 #i
defed
 ( 
__ICCARM__
 )

592 #agm
timize
 = 
ne


601 
ut32_t
 
	$USB_OTG_USBH_hd_hc_n_In_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut32_t
 
num
)

603 
USB_OTG_HCINTn_TyDef
 
hct
;

604 
USB_OTG_HCINTMSK_TyDef
 
hctmsk
;

605 
USB_OTG_HCCHAR_TyDef
 
hcch
;

606 
USB_OTG_HCTSIZn_TyDef
 
hsiz
;

607 
USB_OTG_HC_REGS
 *
heg
;

609 
heg
 = 
pdev
->
gs
.
HC_REGS
[
num
];

610 
hct
.
d32
 = 
	`USB_OTG_READ_REG32
(&
heg
->
HCINT
);

611 
hctmsk
.
d32
 = 
	`USB_OTG_READ_REG32
(&
heg
->
HCINTMSK
);

612 
hct
.
d32
 = hct.d32 & 
hctmsk
.d32;

613 
hcch
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HC_REGS
[
num
]->
HCCHAR
);

614 
hctmsk
.
d32
 = 0;

616 i(
hct
.
b
.
ahbr
)

618 
	`CLEAR_HC_INT
(
heg
 ,
ahbr
);

619 
	`UNMASK_HOST_INT_CHH
 (
num
);

621 i(
hct
.
b
.
ack
)

623 
	`CLEAR_HC_INT
(
heg
 ,
ack
);

626 i(
hct
.
b
.
l
)

628 
	`UNMASK_HOST_INT_CHH
 (
num
);

629 
pdev
->
ho
.
HC_Stus
[
num
] = 
HC_STALL
;

630 
	`CLEAR_HC_INT
(
heg
 , 
k
);

631 
	`CLEAR_HC_INT
(
heg
 , 
l
);

632 
hct
.
b
.
k
 = 0;

635 
	`USB_OTG_HC_Ht
(
pdev
, 
num
);

637 i(
hct
.
b
.
dg˼
)

639 
	`UNMASK_HOST_INT_CHH
 (
num
);

640 
	`USB_OTG_HC_Ht
(
pdev
, 
num
);

641 
	`CLEAR_HC_INT
(
heg
 , 
k
);

642 
pdev
->
ho
.
HC_Stus
[
num
] = 
HC_DATATGLERR
;

643 
	`CLEAR_HC_INT
(
heg
 , 
dg˼
);

646 i(
hct
.
b
.
movrun
)

648 
	`UNMASK_HOST_INT_CHH
 (
num
);

649 
	`USB_OTG_HC_Ht
(
pdev
, 
num
);

650 
	`CLEAR_HC_INT
(
heg
 ,
movrun
);

653 i(
hct
.
b
.
xrcom
)

655 i(
pdev
->
cfg
.
dma_ab
 == 1)

657 
hsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HC_REGS
[
num
]->
HCTSIZ
);

658 
pdev
->
ho
.
XrC
[
num
] =dev->ho.
hc
[num].
xr_n
 - 
hsiz
.
b
.
xrsize
;

661 
pdev
->
ho
.
HC_Stus
[
num
] = 
HC_XFRC
;

662 
pdev
->
ho
.
EC
 [
num
]= 0;

663 
	`CLEAR_HC_INT
(
heg
 , 
xrcom
);

665 i((
hcch
.
b
.
ty
 =
EP_TYPE_CTRL
)||

666 (
hcch
.
b
.
ty
 =
EP_TYPE_BULK
))

668 
	`UNMASK_HOST_INT_CHH
 (
num
);

669 
	`USB_OTG_HC_Ht
(
pdev
, 
num
);

670 
	`CLEAR_HC_INT
(
heg
 , 
k
);

671 
pdev
->
ho
.
hc
[
num
].
togg_
 ^= 1;

674 if(
hcch
.
b
.
ty
 =
EP_TYPE_INTR
)

676 
hcch
.
b
.
oddm
 = 1;

677 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
num
]->
HCCHAR
, 
hcch
.
d32
);

678 
pdev
->
ho
.
URB_S
[
num
] = 
URB_DONE
;

681 i(
hct
.
b
.
chhd
)

683 
	`MASK_HOST_INT_CHH
 (
num
);

685 if(
pdev
->
ho
.
HC_Stus
[
num
] =
HC_XFRC
)

687 
pdev
->
ho
.
URB_S
[
num
] = 
URB_DONE
;

690 i(
pdev
->
ho
.
HC_Stus
[
num
] =
HC_STALL
)

692 
pdev
->
ho
.
URB_S
[
num
] = 
URB_STALL
;

695 if((
pdev
->
ho
.
HC_Stus
[
num
] =
HC_XACTERR
) ||

696 (
pdev
->
ho
.
HC_Stus
[
num
] =
HC_DATATGLERR
))

698 
pdev
->
ho
.
EC
[
num
] = 0;

699 
pdev
->
ho
.
URB_S
[
num
] = 
URB_ERROR
;

702 if(
hcch
.
b
.
ty
 =
EP_TYPE_INTR
)

704 
pdev
->
ho
.
hc
[
num
].
togg_
 ^= 1;

707 
	`CLEAR_HC_INT
(
heg
 , 
chhd
);

710 i(
hct
.
b
.
xar
)

712 
	`UNMASK_HOST_INT_CHH
 (
num
);

713 
pdev
->
ho
.
HC_Stus
[
num
] = 
HC_XACTERR
;

714 
	`USB_OTG_HC_Ht
(
pdev
, 
num
);

715 
	`CLEAR_HC_INT
(
heg
 , 
xar
);

717 i(
hct
.
b
.
k
)

719 if(
hcch
.
b
.
ty
 =
EP_TYPE_INTR
)

721 
	`UNMASK_HOST_INT_CHH
 (
num
);

722 i(
pdev
->
cfg
.
dma_ab
 == 0)

724 
	`USB_OTG_HC_Ht
(
pdev
, 
num
);

728 
pdev
->
ho
.
HC_Stus
[
num
] = 
HC_NAK
;

729 
	`CLEAR_HC_INT
(
heg
 , 
k
);

731 i((
hcch
.
b
.
ty
 =
EP_TYPE_CTRL
)||

732 (
hcch
.
b
.
ty
 =
EP_TYPE_BULK
))

735 
hcch
.
b
.
ch
 = 1;

736 
hcch
.
b
.
chdis
 = 0;

737 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
num
]->
HCCHAR
, 
hcch
.
d32
);

744 
	}
}

752 #i
defed
 ( 
__ICCARM__
 )

753 #agm
timize
 = 
ne


755 
ut32_t
 
	$USB_OTG_USBH_hd_rx_qlvl_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

757 
USB_OTG_GRXFSTS_TyDef
 
grxs
;

758 
USB_OTG_GINTMSK_TyDef
 
tmsk
;

759 
USB_OTG_HCTSIZn_TyDef
 
hsiz
;

760 
USB_OTG_HCCHAR_TyDef
 
hcch
;

761 
__IO
 
ut8_t
 
chum
 =0;

762 
ut32_t
 
cou
;

765 
tmsk
.
d32
 = 0;

766 
tmsk
.
b
.
rxsqlvl
 = 1;

767 
	`USB_OTG_MODIFY_REG32
&
pdev
->
gs
.
GREGS
->
GINTMSK
, 
tmsk
.
d32
, 0);

769 
grxs
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GRXSTSP
);

770 
chum
 = 
grxs
.
b
.
chnum
;

771 
hcch
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HC_REGS
[
chum
]->
HCCHAR
);

773 
grxs
.
b
.
pkts
)

775 
GRXSTS_PKTSTS_IN
:

777 i((
grxs
.
b
.
bt
 > 0&& (
pdev
->
ho
.
hc
[
chum
].
xr_buff
 != (*)0))

780 
	`USB_OTG_RdPack
(
pdev
,dev->
ho
.
hc
[
chum
].
xr_buff
, 
grxs
.
b
.
bt
);

782 
pdev
->
ho
.
hc
[
grxs
.
b
.
chnum
].
xr_buff
 +grxs.b.
bt
;

783 
pdev
->
ho
.
hc
[
grxs
.
b
.
chnum
].
xr_cou
 +grxs.b.
bt
;

786 
cou
 = 
pdev
->
ho
.
hc
[
chum
].
xr_cou
;

787 
pdev
->
ho
.
XrC
[
chum
] = 
cou
;

789 
hsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HC_REGS
[
chum
]->
HCTSIZ
);

790 if(
hsiz
.
b
.
pktt
 > 0)

793 
hcch
.
b
.
ch
 = 1;

794 
hcch
.
b
.
chdis
 = 0;

795 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
chum
]->
HCCHAR
, 
hcch
.
d32
);

800 
GRXSTS_PKTSTS_IN_XFER_COMP
:

802 
GRXSTS_PKTSTS_DATA_TOGGLE_ERR
:

803 
GRXSTS_PKTSTS_CH_HALTED
:

809 
tmsk
.
b
.
rxsqlvl
 = 1;

810 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
GREGS
->
GINTMSK
, 0, 
tmsk
.
d32
);

812 
	}
}

820 #i
defed
 ( 
__ICCARM__
 )

821 #agm
timize
 = 
ne


823 
ut32_t
 
	$USB_OTG_USBH_hd_IncomePiodicXr_ISR
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

826 
USB_OTG_GINTSTS_TyDef
 
gts
;

827 
USB_OTG_HCCHAR_TyDef
 
hcch
;

832 
hcch
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HC_REGS
[0]->
HCCHAR
);

833 
hcch
.
b
.
ch
 = 1;

834 
hcch
.
b
.
chdis
 = 1;

835 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[0]->
HCCHAR
, 
hcch
.
d32
);

837 
gts
.
d32
 = 0;

839 
gts
.
b
.
comisoout
 = 1;

840 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GINTSTS
, 
gts
.
d32
);

843 
	}
}

	@src/lib/STM32_USB_OTG_Driver/src/usb_otg.c

29 
	~"usb_defes.h
"

30 
	~"usb_gs.h
"

31 
	~"usb_ce.h
"

32 
	~"usb_g.h
"

81 
ut32_t
 
USB_OTG_HdOTG_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

83 
ut32_t
 
USB_OTG_HdCIDStusChge_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

84 
ut32_t
 
USB_OTG_HdSessiReque_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

85 
ut32_t
 
USB_OTG_Rd_r
(
USB_OTG_CORE_HANDLE
 *
pdev
);

106 
ut32_t
 
	$STM32_USBO_OTG_ISR_Hdr
(
USB_OTG_CORE_HANDLE
 *
pdev
)

108 
ut32_t
 
tv
 = 0;

109 
USB_OTG_GINTSTS_TyDef
 
gts
 ;

110 
gts
.
d32
 = 0;

112 
gts
.
d32
 = 
	`USB_OTG_Rd_r
(
pdev
);

113 i(
gts
.
d32
 == 0)

117 i(
gts
.
b
.
g
)

119 
tv
 |
	`USB_OTG_HdOTG_ISR
(
pdev
);

121 i(
gts
.
b
.
cidschng
)

123 
tv
 |
	`USB_OTG_HdCIDStusChge_ISR
(
pdev
);

125 i(
gts
.
b
.
seq
)

127 
tv
 |
	`USB_OTG_HdSessiReque_ISR
(
pdev
);

129  
tv
;

130 
	}
}

139 
ut32_t
 
	$USB_OTG_Rd_r
(
USB_OTG_CORE_HANDLE
 *
pdev
)

141 
USB_OTG_GINTSTS_TyDef
 
gts
;

142 
USB_OTG_GINTMSK_TyDef
 
gtmsk
;

143 
USB_OTG_GINTMSK_TyDef
 
gtmsk_comm
;

146 
gts
.
d32
 = 0;

147 
gtmsk
.
d32
 = 0;

148 
gtmsk_comm
.
d32
 = 0;

151 
gtmsk_comm
.
b
.
seq
 = 1;

152 
gtmsk_comm
.
b
.
cidschng
 = 1;

153 
gtmsk_comm
.
b
.
g
 = 1;

155 
gts
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GINTSTS
);

156 
gtmsk
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GINTMSK
);

157  ((
gts
.
d32
 & 
gtmsk
.d32 ) & 
gtmsk_comm
.d32);

158 
	}
}

167 
ut32_t
 
	$USB_OTG_HdOTG_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

169 
USB_OTG_GOTGINT_TyDef
 
ggt
;

170 
USB_OTG_GOTGCTL_TyDef
 
ggl
;

173 
ggt
.
d32
 = 0;

174 
ggl
.
d32
 = 0;

176 
ggt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GOTGINT
);

177 
ggl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GOTGCTL
);

179 i(
ggt
.
b
.
ndd
)

181 
ggl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GOTGCTL
);

184 i(
	`USB_OTG_IsDeviMode
(
pdev
))

188 i(
	`USB_OTG_IsHoMode
(
pdev
))

195 i(
ggt
.
b
.
eqsucschng
)

197 
ggl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GOTGCTL
);

198 i(
ggl
.
b
.
eqscs
)

200 i(
	`USB_OTG_IsDeviMode
(
pdev
))

205 
ggl
.
d32
 = 0;

206 
ggl
.
b
.
eq
 = 1;

207 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
GREGS
->
GOTGCTL
, 
ggl
.
d32
, 0);

211 i(
	`USB_OTG_IsDeviMode
(
pdev
))

218 i(
ggt
.
b
.
hgsucschng
)

220 
ggl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GOTGCTL
);

222 i(
ggl
.
b
.
hgscs
)

224 i(
	`USB_OTG_IsHoMode
(
pdev
))

233 
ggt
.
b
.
hgsucschng
 = 1;

236 i(
ggt
.
b
.
hgd
)

238 i(
	`USB_OTG_IsDeviMode
(
pdev
))

247 i(
ggt
.
b
.
adevtoutchng
)

249 i(
ggt
.
b
.
debde
)

251 
	`USB_OTG_RetPt
(
pdev
);

254 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GOTGINT
, 
ggt
.
d32
);

256 
	}
}

265 
ut32_t
 
	$USB_OTG_HdCIDStusChge_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

267 
USB_OTG_GINTMSK_TyDef
 
gtmsk
;

268 
USB_OTG_GOTGCTL_TyDef
 
ggl
;

269 
USB_OTG_GINTSTS_TyDef
 
gts
;

271 
gts
.
d32
 = 0 ;

272 
gtmsk
.
d32
 = 0 ;

273 
ggl
.
d32
 = 0 ;

274 
gtmsk
.
b
.
sof
 = 1;

276 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
GREGS
->
GINTMSK
, 
gtmsk
.
d32
, 0);

277 
ggl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GOTGCTL
);

280 i(
ggl
.
b
.
cids
)

282 
	`USB_OTG_DibGlobI
(
pdev
);

283 
	`USB_OTG_CeInDev
(
pdev
);

284 
	`USB_OTG_EbGlobI
(
pdev
);

285 
pdev
->
g
.
OTG_S
 = 
B_PERIPHERAL
;

289 
	`USB_OTG_DibGlobI
(
pdev
);

290 
	`USB_OTG_CeInHo
(
pdev
);

291 
	`USB_OTG_EbGlobI
(
pdev
);

292 
pdev
->
g
.
OTG_S
 = 
A_HOST
;

295 
gts
.
b
.
cidschng
 = 1;

296 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
gs
.
GREGS
->
GINTSTS
, 
gts
.
d32
);

298 
	}
}

307 
ut32_t
 
	$USB_OTG_HdSessiReque_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

309 
USB_OTG_GINTSTS_TyDef
 
gts
;

310 
USB_OTG_GOTGCTL_TyDef
 
ggl
;

313 
ggl
.
d32
 = 0;

314 
gts
.
d32
 = 0;

316 
ggl
.
d32
 = 
	`USB_OTG_READ_REG32
&
pdev
->
gs
.
GREGS
->
GOTGCTL
 );

317 i(
	`USB_OTG_IsDeviMode
(
pdev
&& (
ggl
.
b
.
bsvld
))

321 i(
ggl
.
b
.
asvld
)

325 
gts
.
d32
 = 0;

326 
gts
.
b
.
seq
 = 1;

327 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
gs
.
GREGS
->
GINTSTS
, 
gts
.
d32
);

329 
	}
}

338 
	$USB_OTG_InSRP
(
USB_OTG_CORE_HANDLE
 *
pdev
)

340 
USB_OTG_GOTGCTL_TyDef
 
gl
;

342 
gl
.
d32
 = 0;

344 
gl
.
d32
 = 
	`USB_OTG_READ_REG32
&
pdev
->
gs
.
GREGS
->
GOTGCTL
 );

345 i(
gl
.
b
.
eq
)

349 
gl
.
b
.
eq
 = 1;

350 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GOTGCTL
, 
gl
.
d32
);

351 
	}
}

360 
	$USB_OTG_InHNP
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
e
, ut8_
mode
)

362 
USB_OTG_GOTGCTL_TyDef
 
gl
;

363 
USB_OTG_HPRT0_TyDef
 
ht0
;

365 
gl
.
d32
 = 0;

366 
ht0
.
d32
 = 0;

368 
gl
.
d32
 = 
	`USB_OTG_READ_REG32
&
pdev
->
gs
.
GREGS
->
GOTGCTL
 );

369 i(
mode
)

371 i(
e
)

374 
gl
.
b
.
devhŒ
 = 1;

375 
gl
.
b
.
hŻq
 = 1;

376 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GOTGCTL
, 
gl
.
d32
);

381 i(
e
)

383 
gl
.
b
.
hthŒ
 = 1;

384 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GOTGCTL
, 
gl
.
d32
);

386 
ht0
.
d32
 = 
	`USB_OTG_RdHPRT0
(
pdev
);

387 
ht0
.
b
.
tsu
 = 1;

388 
	`USB_OTG_WRITE_REG32
(
pdev
->
gs
.
HPRT0
, 
ht0
.
d32
);

391 
	}
}

400 
ut32_t
 
	$USB_OTG_GCutS
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

402  
pdev
->
g
.
OTG_S
;

403 
	}
}

	@src/quad/blackbox/blackbox.c

2 
	~<dio.h
>

3 
	~<dt.h
>

5 
	~"rg.h
"

7 #ifde
BLACKBOX


9 
	~"u.h
"

10 
	~"cfigMa.h
"

11 
	~"syem.h
"

12 
	~"bckbox_io.h
"

13 
	~"axis.h
"

14 
	~"mix.h
"

16 
	#SLOW_FRAME_INTERVAL
 4096

	)

18 
	sbckboxMaS_s
 {

19 
ut32_t
 
	mtime
;

21 
t32_t
 
	maxisPID_P
[
XYZ_AXIS_COUNT
], 
	maxisPID_I
[XYZ_AXIS_COUNT], 
	maxisPID_D
[XYZ_AXIS_COUNT];

23 
t16_t
 
	mrcCommd
[4];

24 
t16_t
 
	mgyroADC
[
XYZ_AXIS_COUNT
];

25 
t16_t
 
	maccSmoh
[
XYZ_AXIS_COUNT
];

26 
t16_t
 
	mdebug
[4];

27 
t16_t
 
	mm
[
MAX_SUPPORTED_MOTORS
];

29 
ut16_t
 
	mvbLae
;

30 
ut16_t
 
	mamgeLe
;

32 
ut16_t
 
	mrssi
;

33 }
	tbckboxMaS_t
;

35 
	eBckboxS
 {

36 
	mBLACKBOX_STATE_DISABLED
 = 0,

37 
	mBLACKBOX_STATE_STOPPED
,

38 
	mBLACKBOX_STATE_PREPARE_LOG_FILE
,

39 
	mBLACKBOX_STATE_SEND_HEADER
,

40 
	mBLACKBOX_STATE_SEND_MAIN_FIELD_HEADER
,

41 
	mBLACKBOX_STATE_SEND_GPS_H_HEADER
,

42 
	mBLACKBOX_STATE_SEND_GPS_G_HEADER
,

43 
	mBLACKBOX_STATE_SEND_SLOW_HEADER
,

44 
	mBLACKBOX_STATE_SEND_SYSINFO
,

45 
	mBLACKBOX_STATE_PAUSED
,

46 
	mBLACKBOX_STATE_RUNNING
,

47 
	mBLACKBOX_STATE_SHUTTING_DOWN


48 }
	tBckboxS
;

50 
	#BLACKBOX_FIRST_HEADER_SENDING_STATE
 
BLACKBOX_STATE_SEND_HEADER


	)

51 
	#BLACKBOX_LAST_HEADER_SENDING_STATE
 
BLACKBOX_STATE_SEND_SYSINFO


	)

54 
ut32_t
 
	mhdIndex
;

60 
	mfldIndex
;

61 
ut32_t
 
	mtTime
;

62 }
	mu
;

63 }
	gxmS
;

65 
BckboxS
 
	gbckboxS
 = 
BLACKBOX_STATE_DISABLED
;

67 
bo
 
	gbckboxLoggedAnyFmes
;

69 
ut16_t
 
	gbckboxSlowFmeItiTim
;

72 
bckboxMaS_t
 
	gbckboxHiyRg
[3];

75 
bckboxMaS_t
 *
	gbckboxHiy
[3];

83 
	$gcd
(
num
, 
dom
)

85 i(
dom
 == 0) {

86  
num
;

89  
	`gcd
(
dom
, 
num
 % denom);

90 
	}
}

92 
	$bckboxSS
(
BckboxS
 
wS
)

95 
wS
) {

96 
BLACKBOX_STATE_PREPARE_LOG_FILE
:

97 
bckboxLoggedAnyFmes
 = 
l
;

100 
BLACKBOX_STATE_SEND_HEADER
:

101 
bckboxHdBudg
 = 0;

102 
xmS
.
hdIndex
 = 0;

103 
xmS
.
u
.
tTime
 = 
	`mlis
();

106 
BLACKBOX_STATE_SEND_MAIN_FIELD_HEADER
:

107 
BLACKBOX_STATE_SEND_GPS_G_HEADER
:

108 
BLACKBOX_STATE_SEND_GPS_H_HEADER
:

109 
BLACKBOX_STATE_SEND_SLOW_HEADER
:

110 
xmS
.
hdIndex
 = 0;

111 
xmS
.
u
.
fldIndex
 = -1;

114 
BLACKBOX_STATE_SEND_SYSINFO
:

115 
xmS
.
hdIndex
 = 0;

118 
BLACKBOX_STATE_RUNNING
:

120 
bckboxSlowFmeItiTim
 = 
SLOW_FRAME_INTERVAL
;

123 
BLACKBOX_STATE_SHUTTING_DOWN
:

124 
xmS
.
u
.
tTime
 = 
	`mlis
();

131 
bckboxS
 = 
wS
;

132 
	}
}

134 
	$videBckboxCfig
()

136 
div
;

138 i(
	`BckboxCfig
()->
_num
 =0 || BckboxCfig()->
_dom
 == 0

139 || 
	`BckboxCfig
()->
_num
 >BckboxCfig()->
_dom
) {

140 
	`BckboxCfig
()->
_num
 = 1;

141 
	`BckboxCfig
()->
_dom
 = 1;

147 
div
 = 
	`gcd
(
	`BckboxCfig
()->
_num
, BckboxCfig()->
_dom
);

149 
	`BckboxCfig
()->
_num
 /
div
;

150 
	`BckboxCfig
()->
_dom
 /
div
;

154 
	`BckboxCfig
()->
devi
) {

155 #ifde
USE_FLASHFS


156 
BLACKBOX_DEVICE_FLASH
:

159 #ifde
USE_SDCARD


160 
BLACKBOX_DEVICE_SDCARD
:

162 
BLACKBOX_DEVICE_SERIAL
:

167 
	`BckboxCfig
()->
devi
 = 
BLACKBOX_DEVICE_SERIAL
;

169 
	}
}

177 
	$tBckbox
()

181 i(
bckboxS
 =
BLACKBOX_STATE_STOPPED
) {

183 
	`videBckboxCfig
();

186 i(!
	`bckboxDeviOn
()) {

187 
	`bckboxSS
(
BLACKBOX_STATE_DISABLED
);

192 
bckboxHiy
[0] = &
bckboxHiyRg
[0];

193 
bckboxHiy
[1] = &
bckboxHiyRg
[1];

194 
bckboxHiy
[2] = &
bckboxHiyRg
[2];

215 
	`bckboxSS
(
BLACKBOX_STATE_PREPARE_LOG_FILE
);

217 
	}
}

220 
	$fishBckbox
()

223 
	}
}

225 
bo
 
	$nUBckboxWhCutCfiguti
()

227  
	`u
(
FEATURE_BLACKBOX
) &&

228 (
	`BckboxCfig
()->
devi
 !
BLACKBOX_SDCARD
 || 
	`u
(
FEATURE_SDCARD
));

229 
	}
}

231 
	$hdBckbox
(
timeUs_t
 
cutTimeUs
)

235 i(
bckboxS
 >
BLACKBOX_FIRST_HEADER_SENDING_STATE
 && bckboxS <
BLACKBOX_LAST_HEADER_SENDING_STATE
) {

236 
	`bckboxRnishHdBudg
();

239 
bckboxS
) {

240 
BLACKBOX_STATE_PREPARE_LOG_FILE
:

242 i(
	`bckboxDeviBegLog
()) {

243 
	`bckboxSS
(
BLACKBOX_STATE_SEND_HEADER
);

247 
BLACKBOX_STATE_SEND_HEADER
:

255 
	`bckboxPrt
("Start ofog\n");

256 
	`bckboxPrt
("Yankun YANG\n");

257 
	`bckboxPrt
("QUADYANG ");

258 
	`bckboxPrt
("ABC\n");

259 
	`bckboxPrt
("NFC\n");

260 
	`bckboxWre
('Y');

261 
	`bckboxWre
('\n');

262 
	`bckboxWre
('A');

263 
	`bckboxWre
('\n');

264 
	`bckboxWre
('N');

265 
	`bckboxWre
('\n');

266 
	`bckboxWre
('G');

267 
	`bckboxWre
('\n');

273 i(
	`bckboxDeviFlushF
()) {

286 
	`bckboxStLoggg
();

298 
	}
}

300 
	$Bckbox
()

302 i(
	`nUBckboxWhCutCfiguti
()) {

303 
	`bckboxSS
(
BLACKBOX_STATE_STOPPED
);

305 
	`bckboxSS
(
BLACKBOX_STATE_DISABLED
);

309 
	}
}

	@src/quad/blackbox/blackbox.h

1 #ide
__BLACKBOX_H


2 
	#__BLACKBOX_H


	)

4 
	~"time.h
"

6 
	sbckboxCfig_s
 {

7 
ut8_t
 
	m_num
;

8 
ut8_t
 
	m_dom
;

9 
ut8_t
 
	mdevi
;

10 
ut8_t
 
	m_m_
;

11 }
	tbckboxCfig_t
;

14 
	mBLACKBOX_SERIAL
 = 0,

15 
	mBLACKBOX_SPIFLASH
,

16 
	mBLACKBOX_SDCARD


17 }
	tbckBoxDevi_e
;

19 
hdBckbox
(
timeUs_t
 
cutTimeUs
);

21 
Bckbox
();

22 
tBckbox
();

23 
fishBckbox
();

25 
videBckboxCfig
();

	@src/quad/blackbox/blackbox_io.c

2 
	~<dio.h
>

3 
	~<rg.h
>

5 
	~"rg.h
"

6 
	~"cfigMa.h
"

7 
	~"bckbox_io.h
"

8 
	~"asynctfs.h
"

9 
	~"mhs.h
"

12 
ut8_t
 
	gbckboxMaxHdBysPIti
;

15 
t32_t
 
	gbckboxHdBudg
;

17 #ifde
USE_SDCARD


19 
	#LOGFILE_PREFIX
 "LOG"

	)

20 
	#LOGFILE_SUFFIX
 "txt"

	)

24 
atfsFeP_t
 
	mlogFe
;

25 
atfsFeP_t
 
	mlogDey
;

26 
atfsFd_t
 
	mlogDeyFd
;

27 
ut32_t
 
	mrgeLogFeNumb
;

30 
	mBLACKBOX_SDCARD_INITIAL
,

31 
	mBLACKBOX_SDCARD_WAITING
,

32 
	mBLACKBOX_SDCARD_ENUMERATE_FILES
,

33 
	mBLACKBOX_SDCARD_CHANGE_INTO_LOG_DIRECTORY
,

34 
	mBLACKBOX_SDCARD_READY_TO_CREATE_LOG
,

35 
	mBLACKBOX_SDCARD_READY_TO_LOG


36 } 
	me
;

37 } 
	gbckboxSDCd
;

41 #ifde
BLACKBOX


48 
bo
 
	$bckboxDeviOn
()

50 
	`BckboxCfig
()->
devi
) {

51 
BLACKBOX_DEVICE_SERIAL
:

54 #ifde
USE_FLASHFS


55 
BLACKBOX_DEVICE_FLASH
:

59 #ifde
USE_SDCARD


60 
BLACKBOX_DEVICE_SDCARD
:

61 i(
	`atfs_gFesyemS
(=
AFATFS_FILESYSTEM_STATE_FATAL
 ||tfs_gFesyemS(=
AFATFS_FILESYSTEM_STATE_UNKNOWN
 || 
	`atfs_isFu
()) {

62  
l
;

65 
bckboxMaxHdBysPIti
 = 
BLACKBOX_TARGET_HEADER_BUDGET_PER_ITERATION
;

67  
ue
;

71  
l
;

74  
l
;

75 
	}
}

77 
	$bckboxWre
(
ut8_t
 
vue
)

79 
	`BckboxCfig
()->
devi
) {

80 #ifde
USE_FLASHFS


81 
BLACKBOX_DEVICE_FLASH
:

85 #ifde
USE_SDCARD


86 
BLACKBOX_DEVICE_SDCARD
:

87 
	`atfs_utc
(
bckboxSDCd
.
logFe
, 
vue
);

91 
BLACKBOX_DEVICE_SERIAL
:

95 
	}
}

97 
	$bckboxRd
(cڡ *
cvBufr
)

99 
	`BckboxCfig
()->
devi
) {

100 #ifde
USE_FLASHFS


101 
BLACKBOX_DEVICE_FLASH
:

105 #ifde
USE_SDCARD


106 
BLACKBOX_DEVICE_SDCARD
:

107 
	`atfs_d
(
bckboxSDCd
.
logFe
, (
ut8_t
 *)
cvBufr
, 
	`
(recvBuffer));

111 
BLACKBOX_DEVICE_SERIAL
:

114 
	}
}

121 
bo
 
	$bckboxDeviFlushF
()

123 
	`BckboxCfig
()->
devi
) {

124 
BLACKBOX_DEVICE_SERIAL
:

128 #ifde
USE_FLASHFS


129 
BLACKBOX_DEVICE_FLASH
:

133 #ifde
USE_SDCARD


134 
BLACKBOX_DEVICE_SDCARD
:

139  
	`atfs_ush
();

143  
l
;

145 
	}
}

150 
	$bckboxRnishHdBudg
()

152 
t32_t
 
S
;

154 
	`BckboxCfig
()->
devi
) {

155 
BLACKBOX_DEVICE_SERIAL
:

159 #ifde
USE_FLASHFS


160 
BLACKBOX_DEVICE_FLASH
:

165 #ifde
USE_SDCARD


166 
BLACKBOX_DEVICE_SDCARD
:

167 
S
 = 
	`atfs_gFeBufrS
();

171 
S
 = 0;

175 
bckboxHdBudg
 = 
	`MIN
(MIN(
S
, bckboxHdBudg + 
bckboxMaxHdBysPIti
), 
BLACKBOX_MAX_ACCUMULATED_HEADER_BUDGET
);

176 
	}
}

178 #ifde
USE_SDCARD


185 
	$bckboxLogDCed
(
atfsFeP_t
 
dey
)

189 i(
dey
) {

190 
bckboxSDCd
.
logDey
 = 
dey
;

194 
	`atfs_fdF
(
bckboxSDCd
.
logDey
, &bckboxSDCd.
logDeyFd
);

196 
bckboxSDCd
.
e
 = 
BLACKBOX_SDCARD_ENUMERATE_FILES
;

199 
bckboxSDCd
.
e
 = 
BLACKBOX_SDCARD_INITIAL
;

201 
	}
}

208 
	$bckboxLogFeCed
(
atfsFeP_t
 
fe
)

213 i(
fe
) {

214 
bckboxSDCd
.
logFe
 = 
fe
;

216 
bckboxSDCd
.
rgeLogFeNumb
++;

218 
bckboxSDCd
.
e
 = 
BLACKBOX_SDCARD_READY_TO_LOG
;

219 
	`tf
("%s, %s, %d\r\n", 
__FILE__
, 
__FUNCTION__
, 
__LINE__
);

222 
bckboxSDCd
.
e
 = 
BLACKBOX_SDCARD_READY_TO_CREATE_LOG
;

226 
	}
}

231 
	$bckboxCeLogFe
()

234 
ut32_t
 
mad
 = 
bckboxSDCd
.
rgeLogFeNumb
 + 1;

236 
fame
[] = 
LOGFILE_PREFIX
 "00000." 
LOGFILE_SUFFIX
;

241 
i
 = 7; i >= 3; i--) {

242 
fame
[
i
] = (
mad
 % 10) + '0';

243 
mad
 /= 10;

246 
bckboxSDCd
.
e
 = 
BLACKBOX_SDCARD_WAITING
;

250 i(!
	`atfs_fݒ
(
fame
, "as", 
bckboxLogFeCed
)) {

251 
	`tf
("Faedݒ fe: %s\r\n", 
fame
);

253 
	}
}

260 
bo
 
	$bckboxSDCdBegLog
()

263 
tDeyEry_t
 *
deyEry
;

265 
doMe
:

271 
bckboxSDCd
.
e
) {

272 
BLACKBOX_SDCARD_INITIAL
:

274 i(
	`atfs_gFesyemS
(=
AFATFS_FILESYSTEM_STATE_READY
) {

276 
bckboxSDCd
.
e
 = 
BLACKBOX_SDCARD_WAITING
;

283 
	`atfs_mkd
("logs", 
bckboxLogDCed
);

305 
i
 = 0; i < 8; i++) {

306 
	`tf
("rgeNumb: %u\r\n", 
bckboxSDCd
.
rgeLogFeNumb
);

307 
ut32_t
 
mad
 = 
bckboxSDCd
.
rgeLogFeNumb
 + 1;

309 
fame
[] = 
LOGFILE_PREFIX
 "00000." 
LOGFILE_SUFFIX
;

314 
i
 = 7; i >= 3; i--) {

315 
fame
[
i
] = (
mad
 % 10) + '0';

316 
mad
 /= 10;

320 i(!
	`atfs_fݒ
(
fame
, "as", 
bckboxLogFeCed
)) {

321 
	`tf
("Failedo open file!!\r\n");

332 
	`atfs_fo
(
bckboxSDCd
.
logFe
, 
NULL
);

356 
BLACKBOX_SDCARD_WAITING
:

361 
BLACKBOX_SDCARD_ENUMERATE_FILES
:

362 
	`atfs_fdNext
(
bckboxSDCd
.
logDey
, &bckboxSDCd.
logDeyFd
, &
deyEry
=
AFATFS_OPERATION_SUCCESS
) {

363 i(
deyEry
 && !
	`t_isDeyEryTm
(directoryEntry)) {

366 i(
	`cmp
(
deyEry
->
fame
, 
LOGFILE_PREFIX
, 
	`
(LOGFILE_PREFIX)) == 0

367 && 
	`cmp
(
deyEry
->
fame
 + 8, 
LOGFILE_SUFFIX
, 
	`
(LOGFILE_SUFFIX)) == 0) {

368 
logSequNumbSg
[6];

370 
	`memy
(
logSequNumbSg
, 
deyEry
->
fame
 + 3, 5);

371 
logSequNumbSg
[5] = '\0';

374 
bckboxSDCd
.
rgeLogFeNumb
 = 
	`MAX
((
ut32_t

	`oi
(
logSequNumbSg
), blackboxSDCard.largestLogFileNumber);

378 
	`atfs_fdLa
(
bckboxSDCd
.
logDey
);

380 
bckboxSDCd
.
e
 = 
BLACKBOX_SDCARD_CHANGE_INTO_LOG_DIRECTORY
;

382 
doMe
;

387 
BLACKBOX_SDCARD_CHANGE_INTO_LOG_DIRECTORY
:

389 i(
	`atfs_chd
(
bckboxSDCd
.
logDey
)) {

391 
	`atfs_fo
(
bckboxSDCd
.
logDey
, 
NULL
);

392 
bckboxSDCd
.
logDey
 = 
NULL
;

396 
bckboxSDCd
.
e
 = 
BLACKBOX_SDCARD_READY_TO_CREATE_LOG
;

400 
doMe
;

404 
BLACKBOX_SDCARD_READY_TO_CREATE_LOG
:

406 
	`bckboxCeLogFe
();

409 
BLACKBOX_SDCARD_READY_TO_LOG
:

412  
ue
;

415  
l
;

416 
	}
}

425 
bo
 
	$bckboxDeviBegLog
()

427 
	`BckboxCfig
()->
devi
) {

428 #ifde
USE_SDCARD


429 
BLACKBOX_DEVICE_SDCARD
:

430  
	`bckboxSDCdBegLog
();

433  
ue
;

435 
	}
}

437 
	$bckboxPrt
(cڡ *
s
)

439 
ngth
;

441 
	`BckboxCfig
()->
devi
) {

442 #ifde
USE_FLASHFS


443 
BLACKBOX_DEVICE_FLASH
:

447 #ifde
USE_SDCARD


448 
BLACKBOX_DEVICE_SDCARD
:

449 
ngth
 = 
	`
(
s
);

450 
	`atfs_fwre
(
bckboxSDCd
.
logFe
, (cڡ 
ut8_t
 *)
s
, 
ngth
);

456 
	}
}

463 
bo
 
	$bckboxStLoggg
()

465  
	`atfs_fo
(
bckboxSDCd
.
logFe
, 
NULL
);

466 
	}
}

	@src/quad/blackbox/blackbox_io.h

1 #ide
__BLACKBOX_IO_H


2 
	#__BLACKBOX_IO_H


	)

4 
	~<dbo.h
>

5 
	~<dt.h
>

11 
	#BLACKBOX_TARGET_HEADER_BUDGET_PER_ITERATION
 64

	)

18 
	#BLACKBOX_MAX_ACCUMULATED_HEADER_BUDGET
 256

	)

20 
t32_t
 
bckboxHdBudg
;

22 
	eBckboxDevi
 {

23 
	mBLACKBOX_DEVICE_SERIAL
 = 0,

25 #ifde
USE_FLASHFS


26 
	mBLACKBOX_DEVICE_FLASH
 = 1,

29 #ifde
USE_SDCARD


30 
	mBLACKBOX_DEVICE_SDCARD
 = 2,

32 }
	tBckboxDevi
;

34 
bo
 
bckboxDeviOn
();

36 
bckboxWre
(
ut8_t
 
vue
);

37 
bckboxRd
(cڡ *
cvBufr
);

39 
bo
 
bckboxDeviFlushF
();

41 
bckboxRnishHdBudg
();

43 
bo
 
bckboxDeviBegLog
();

45 
bckboxPrt
(cڡ *
s
);

47 
bo
 
bckboxStLoggg
();

	@src/quad/build/atomic.h

2 #agm



4 
	~"ce_cmFunc.h
"

8 
le
 
ut8_t
 
	$__baiSMemRV
(
ut8_t
 
io
)

10 
	`__t_BASEPRI_MAX
(
io
);

12 
	}
}

15 
le
 
	$__baiReeMem
(
ut8_t
 *
v
)

17 
	`__t_BASEPRI
(*
v
);

18 
	}
}

	@src/quad/build/debug.c

2 
	~"debug.h
"

4 
t16_t
 
	gdebug
[
DEBUG16_VALUE_COUNT
];

5 
ut8_t
 
	gdebugMode
;

	@src/quad/build/debug.h

1 #ide
__DEBUG_H


2 
	#__DEBUG_H


	)

4 
	~<dt.h
>

6 
	#DEBUG16_VALUE_COUNT
 4

	)

8 
t16_t
 
debug
[
DEBUG16_VALUE_COUNT
];

9 
ut8_t
 
debugMode
;

11 
	#DEBUG_SET
(
mode
, 
dex
, 
vue
{i(
debugMode
 =(mode){ 
debug
[(dex)] = (vue); }}

	)

14 
	mDEBUG_NONE
,

15 
	mDEBUG_CYCLETIME
,

16 
	mDEBUG_BATTERY
,

17 
	mDEBUG_GYRO
,

18 
	mDEBUG_ACCELEROMETER
,

19 
	mDEBUG_MIXER
,

20 
	mDEBUG_AIRMODE
,

21 
	mDEBUG_PIDLOOP
,

22 
	mDEBUG_NOTCH
,

23 
	mDEBUG_RC_INTERPOLATION
,

24 
	mDEBUG_VELOCITY
,

25 
	mDEBUG_DTERM_FILTER
,

26 
	mDEBUG_ANGLERATE
,

27 
	mDEBUG_ESC_SENSOR
,

28 
	mDEBUG_SCHEDULER
,

29 
	mDEBUG_STACK
,

30 
	mDEBUG_COUNT


31 }
	tdebugTy_e
;

	@src/quad/build/platform.h

1 #ide
__PLATFORM_H


2 
	#__PLATFORM_H


	)

4 #i
defed
(
STM32F40_41xxx
)

5 
	~"m32f4xx_cf.h
"

11 
	~"ce_cm4.h
"

14 
	#U_ID_0
 (*(
ut32_t
*)0x1fff7a10)

	)

15 
	#U_ID_1
 (*(
ut32_t
*)0x1fff7a14)

	)

16 
	#U_ID_2
 (*(
ut32_t
*)0x1fff7a18)

	)

18 
	#STM32F4


	)

24 
	~"rg.h
"

	@src/quad/build/version.h

1 #ide
__VERSION_H


2 
	#__VERSION_H


	)

4 
	#FC_FIRMWARE_NAME
 "QUADYANG"

	)

	@src/quad/common/axis.h

1 #ide
__AXIS_H


2 
	#__AXIS_H


	)

4 
	#XYZ_AXIS_COUNT
 3

	)

6 
	#FLIGHT_DYNAMICS_INDEX_COUNT
 3

	)

10 
	mFD_ROLL
 = 0,

11 
	mFD_PITCH
,

12 
	mFD_YAW


13 }
	tight_dymics_dex_t
;

16 
	mX
 = 0,

17 
	mY
,

18 
	mZ


19 }
	taxis_e
;

	@src/quad/common/filter.c

2 
	~"fr.h
"

3 
	~"uts.h
"

4 
	~<mh.h
>

6 
	#M_PI_FLOAT
 3.14159265358979323846f

	)

8 
	#BIQUAD_Q
 1.0/ 
	`sqf
(2.0f

	)

11 
	$nuFrAly
(*
fr
, 
put
)

13 
	`UNUSED
(
fr
);

14  
put
;

15 
	}
}

18 
	$biquadFrInLPF
(
biquadFr_t
 *
fr
, 
frFq
, 
ut32_t
 
eshRe
)

20 
	`biquadFrIn
(
fr
, 
frFq
, 
eshRe
, 
BIQUAD_Q
, 
FILTER_LPF
);

21 
	}
}

26 
	$biquadFrIn
(
biquadFr_t
 *
fr
, 
frFq
, 
ut32_t
 
eshRe
, 
Q
, 
biquadFrTy_e
 
frTy
)

29 cڡ 
meRe
 = 1 / (()
eshRe
 * 0.000001f);

30 cڡ 
omega
 = 2 * 
M_PI_FLOAT
 * 
frFq
 / 
meRe
;

31 cڡ 

 = 
	`sf
(
omega
);

32 cڡ 
cs
 = 
	`cosf
(
omega
);

33 cڡ 
pha
 = 

 / (2 * 
Q
);

35 
b0
 = 0, 
b1
 = 0, 
b2
 = 0, 
a0
 = 0, 
a1
 = 0, 
a2
 = 0;

37 
frTy
) {

38 
FILTER_LPF
:

39 
b0
 = (1 - 
cs
) / 2;

40 
b1
 = 1 - 
cs
;

41 
b2
 = (1 - 
cs
) / 2;

42 
a0
 = 1 + 
pha
;

43 
a1
 = -2 * 
cs
;

44 
a2
 = 1 - 
pha
;

47 
FILTER_NOTCH
:

48 
b0
 = 1;

49 
b1
 = -2 * 
cs
;

50 
b2
 = 1;

51 
a0
 = 1 + 
pha
;

52 
a1
 = -2 * 
cs
;

53 
a2
 = 1 - 
pha
;

58 
fr
->
b0
 = b0 / 
a0
;

59 
fr
->
b1
 = b1 / 
a0
;

60 
fr
->
b2
 = b2 / 
a0
;

61 
fr
->
a1
 =1 / 
a0
;

62 
fr
->
a2
 =2 / 
a0
;

65 
fr
->
d1
 = fr->
d2
 = 0;

66 
	}
}

71 
	$biquadFrAly
(
biquadFr_t
 *
fr
, 
put
)

73 cڡ 
su
 = 
fr
->
b0
 * 
put
 + fr->
d1
;

74 
fr
->
d1
 = fr->
b1
 * 
put
 - fr->
a1
 * 
su
 + fr->
d2
;

75 
fr
->
d2
 = fr->
b2
 * 
put
 - fr->
a2
 * 
su
;

76  
su
;

77 
	}
}

82 
	$frGNchQ
(
ut16_t
 
Fq
, ut16_
cutoff
)

84 
oaves
 = 
	`log2f
(()
Fq
 / ()
cutoff
) * 2;

85  
	`sqf
(
	`powf
(2, 
oaves
)) / (powf(2, octaves) - 1);

86 
	}
}

91 
	$1FrIn
(
1Fr_t
 *
fr
, 
ut8_t
 
f_cut
, 
dT
)

93 
fr
->
RC
 = 1.0/ (2.0* 
M_PI_FLOAT
 * 
f_cut
);

94 
fr
->
dT
 = dT;

95 
fr
->
k
 = fr->
dT
 / (fr->
RC
 + filter->dT);

96 
	}
}

107 
	$1FrAly
(
1Fr_t
 *
fr
, 
put
)

109 
fr
->
e
 = fr->+ fr->
k
 * (
put
 - filter->state);

110  
fr
->
e
;

111 
	}
}

113 
	$1FrAly4
(
1Fr_t
 *
fr
, 
put
, 
ut8_t
 
f_cut
, 
dT
)

116 i(!
fr
->
RC
) {

117 
fr
->
RC
 = 1.0/ (2.0* 
M_PI_FLOAT
 * 
f_cut
);

118 
fr
->
dT
 = dT;

119 
fr
->
k
 = fr->
dT
 / (fr->
RC
 + filter->dT);

122 
fr
->
e
 = fr->+ fr->
k
 * (
put
 - filter->state);

123  
fr
->
e
;

124 
	}
}

	@src/quad/common/filter.h

1 #ide
__FILTER_H


2 
	#__FILTER_H


	)

4 
	~<dt.h
>

7 
	s1Fr_s
 {

8 
	me
;

9 
	mk
;

10 
	mRC
;

11 
	mdT
;

12 }
	t1Fr_t
;

15 
	sbiquadFr_s
 {

16 
	mb0
, 
	mb1
, 
	mb2
, 
	ma1
, 
	ma2
;

17 
	md1
, 
	md2
;

18 }
	tbiquadFr_t
;

23 
	mFILTER_PT1
 = 0,

24 
	mFILTER_BIQUAD
,

25 
	mFILTER_FIR


26 }
	tfrTy_e
;

29 
	mFILTER_LPF
,

30 
	mFILTER_NOTCH


31 }
	tbiquadFrTy_e
;

33 (*
	tfrAlyFnP
)(*
	tfr
, 
	tput
);

36 
	`nuFrAly
(*
fr
, 
put
);

39 
	`biquadFrInLPF
(
biquadFr_t
 *
fr
, 
frFq
, 
ut32_t
 
eshRe
);

40 
	`biquadFrIn
(
biquadFr_t
 *
fr
, 
frFq
, 
ut32_t
 
eshRe
, 
Q
, 
biquadFrTy_e
 
frTy
);

41 
	`biquadFrAly
(
biquadFr_t
 *
fr
, 
put
);

42 
	`frGNchQ
(
ut16_t
 
Fq
, ut16_
cutoff
);

45 
	`1FrIn
(
1Fr_t
 *
fr
, 
ut8_t
 
f_cut
, 
dT
);

46 
	`1FrAly
(
1Fr_t
 *
fr
, 
put
);

47 
	`1FrAly4
(
1Fr_t
 *
fr
, 
put
, 
ut8_t
 
f_cut
, 
dT
);

	@src/quad/common/maths.c

2 
	~<dio.h
>

4 
	~"mhs.h
"

5 
	~"axis.h
"

7 #i
defed
(
FAST_MATH
|| defed(
VERY_FAST_MATH
)

8 #i
defed
(
VERY_FAST_MATH
)

15 
	#sPyCf3
 -1.666568107e-1f

	)

16 
	#sPyCf5
 8.312366210e-3f

	)

17 
	#sPyCf7
 -1.849218155e-4f

	)

18 
	#sPyCf9
 0

	)

21 
	#sPyCf3
 -1.666665710e-1f

22 
	#sPyCf5
 8.333017292e-3f

23 
	#sPyCf7
 -1.980661520e-4f

24 
	#sPyCf9
 2.600054768e-6f

26 

	)

28 
	$InvSq
(
x
)

30 
x_hf
 = 0.5* 
x
;

31 
tF
 = *(*)&
x
;

33 
tF
 = 0x5f3759df - (intF >> 1);

35 
x
 = *(*)&
tF
;

37 
x
 = x * (1.5- 
x_hf
 * x * x);

40  
x
;

41 
	}
}

69 
	$sArox
(
x
)

72 
t32_t
 
x_t
 = 
x
;

75 i(
x_t
 < -32 || x_int > 32) {

80 
x
 > 
M_PIf
) {

81 
x
 -(2.0* 
M_PIf
);

84 
x
 < -
M_PIf
) {

85 
x
 +(2.0* 
M_PIf
);

89 i(
x
 > (0.5* 
M_PIf
)) {

90 
x
 = (0.5* 
M_PIf
) - (x - (0.5f * M_PIf));

91 } i(
x
 < -(0.5* 
M_PIf
)) {

92 
x
 = -(0.5* 
M_PIf
) - (x + (0.5f * M_PIf));

95 
x2
 = 
x
 * x;

97  
x
 + x * 
x2
 * (
sPyCf3
 + x2 * (
sPyCf5
 + x2 * (
sPyCf7
 + x2 * 
sPyCf9
)));

98 
	}
}

100 
	$cosArox
(
x
)

103  
	`sArox
(
x
 + (0.5* 
M_PIf
));

104 
	}
}

111 
	$2Arox
(
y
, 
x
)

113 
	#PyCf1
 3.14551665884836e-07f

	)

114 
	#PyCf2
 0.99997356613987f

	)

115 
	#PyCf3
 0.14744007058297684f

	)

116 
	#PyCf4
 0.3099814292351353f

	)

117 
	#PyCf5
 0.05030176425872175f

	)

118 
	#PyCf6
 0.1471039133652469f

	)

119 
	#PyCf7
 0.6444640676891548f

	)

121 
s
, 
absX
, 
absY
;

122 
absX
 = 
	`bsf
(
x
);

123 
absY
 = 
	`bsf
(
y
);

125 
s
 = 
	`MAX
(
absX
, 
absY
);

127 i(
s
) {

128 
s
 = 
	`MIN
(
absX
, 
absY
) /es;

130 
s
 = 0.0f;

133 
s
 = -((((
PyCf5
 *e- 
PyCf4
*e- 
PyCf3
*e- 
PyCf2
*e- 
PyCf1
/ ((
PyCf7
 *e+ 
PyCf6
) *es + 1.0f);

135 i(
absY
 > 
absX
) {

136 
s
 = (
M_PIf
 / 2.0f) -es;

139 i(
x
 < 0) {

140 
s
 = 
M_PIf
 -es;

143 i(
y
 < 0) {

144 
s
 = -res;

147  
s
;

148 
	}
}

155 
	$acosArox
(
x
)

157 
xTmp
 = 
	`bsf
(
x
);

159 
su
 = 
	`sqf
(1.0- 
xTmp
) * (1.5707288f + xTmp * (-0.2121144f + xTmp * (0.0742610f + (-0.0187293f * xTmp))));

161 i(
x
 < 0.0f) {

162  
M_PIf
 - 
su
;

164  
su
;

166 
	}
}

171 
	$devCˬ
(
dev_t
 *
dev
)

173 
dev
->
m_n
 = 0;

174 
	}
}

176 
	$devPush
(
dev_t
 *
dev
, 
x
)

178 
dev
->
m_n
++;

179 i(
dev
->
m_n
 == 1) {

180 
dev
->
m_dM
 = dev->
m_wM
 = 
x
;

181 
dev
->
m_dS
 = 0.0f;

183 
dev
->
m_wM
 = dev->
m_dM
 + (
x
 - dev->m_dM/ dev->
m_n
;

184 
dev
->
m_wS
 = dev->
m_dS
 + (
x
 - dev->
m_dM
* (x - dev->
m_wM
);

185 
dev
->
m_dM
 = dev->
m_wM
;

186 
dev
->
m_dS
 = dev->
m_wS
;

188 
	}
}

190 
	$devVn
(
dev_t
 *
dev
)

192  ((
dev
->
m_n
 > 1? dev->
m_wS
 / (dev->m_n - 1) : 0.0f);

193 
	}
}

195 
	$devSnddDevti
(
dev_t
 *
dev
)

197  
	`sqf
(
	`devVn
(
dev
));

198 
	}
}

201 
	$sRge
(
x
, 
cM
, 
cMax
, 
deM
, 
deMax
)

203 
a
 = ((
deMax
 - (
deM
* ((
x
 - (
cM
);

204 
b
 = (
cMax
 - (
cM
;

205  ((
a
 / 
b
- (
deMax
 - 
deM
)) + destMax;

206 
	}
}

208 
	$degesToRadns
(
t16_t
 
deges
)

210  
deges
 * 
RAD
;

211 
	}
}

214 
	$budR٩iMrix
(
_gs_t
 *
d
, 
mrix
[3][3])

220 
cosx
, 
sx
, 
cosy
, 
sy
, 
cosz
, 
sz
;

221 
coszcosx
, 
szcosx
, 
coszsx
, 
szsx
;

232 
cosx
 = 
	`cosArox
(
d
->
gs
.
rl
);

233 
sx
 = 
	`sArox
(
d
->
gs
.
rl
);

234 
cosy
 = 
	`cosArox
(
d
->
gs
.
pch
);

235 
sy
 = 
	`sArox
(
d
->
gs
.
pch
);

236 
cosz
 = 
	`cosArox
(
d
->
gs
.
yaw
);

237 
sz
 = 
	`sArox
(
d
->
gs
.
yaw
);

246 
coszcosx
 = 
cosz
 * 
cosx
;

247 
szcosx
 = 
sz
 * 
cosx
;

248 
coszsx
 = 
sx
 * 
cosz
;

249 
szsx
 = 
sx
 * 
sz
;

255 #i
	`defed
(
RzRyRx
)

265 
mrix
[0][
X
] = 
cosz
 * 
cosy
;

266 
mrix
[0][
Y
] = (
szcosx
+ (
coszsx
 * 
sy
);

267 
mrix
[0][
Z
] = (
szsx
- (
coszcosx
 * 
sy
);

268 
mrix
[1][
X
] = -
cosy
 * 
sz
;

269 
mrix
[1][
Y
] = (
coszcosx
- (
szsx
 * 
sy
);

270 
mrix
[1][
Z
] = (
coszsx
+ (
szcosx
 * 
sy
);

271 
mrix
[2][
X
] = 
sy
;

272 
mrix
[2][
Y
] = -
sx
 * 
cosy
;

273 
mrix
[2][
Z
] = 
cosy
 * 
cosx
;

277 
mrix
[0][
X
] = 
cosz
 * 
cosy
;

278 
mrix
[0][
Y
] = -
cosy
 * 
sz
;

279 
mrix
[0][
Z
] = 
sy
;

280 
mrix
[1][
X
] = (
szcosx
+ (
coszsx
 * 
sy
);

281 
mrix
[1][
Y
] = (
coszcosx
- (
szsx
 * 
sy
);

282 
mrix
[1][
Z
] = -
sx
 * 
cosy
;

283 
mrix
[2][
X
] = (
szsx
- (
coszcosx
 * 
sy
);

284 
mrix
[2][
Y
] = (
coszsx
+ (
szcosx
 * 
sy
);

285 
mrix
[2][
Z
] = 
cosy
 * 
cosx
;

297 
	}
}

	@src/quad/common/maths.h

1 #ide
__MATHS_H


2 
	#__MATHS_H


	)

4 
	~<mh.h
>

5 
	~<dt.h
>

7 
	#RzRyRx


8 

	)

9 #ide
sq


10 
	#sq
(
x
((x)*(x))

	)

13 
	#pow3
(
x
((x)*(x)*(x))

	)

18 
	#FAST_MATH


19 
	#VERY_FAST_MATH


20 

	)

22 
	#M_PIf
 (3.14159265358979323846f)

	)

24 
	#RAD
 ((
M_PIf
/ 180.0f)

	)

26 
	#MIN
(
a
, 
b
(< (b? (a: (b))

	)

27 
	#MAX
(
a
, 
b
(> (b? (a: (b))

	)

28 
	#ABS
(
x
((x> 0 ? (x: -(x))

	)

30 
	#POWER3
(
x
((x* (x* (x))

	)

32 
	s_gs
 {

33 
	mrl
;

34 
	mpch
;

35 
	myaw
;

36 }
	t_gs_def
;

39 
	mw
[3];

40 
_gs_def
 
	mgs
;

41 }
	t_gs_t
;

43 
	sdev_s
 {

44 
	mm_dM
, 
	mm_wM
, 
	mm_dS
, 
	mm_wS
;

45 
	mm_n
;

46 }
	tdev_t
;

48 
le
 
	$cڡ
(
amt
, 
low
, 
high
)

50 i(
amt
 < 
low
)

51  
low
;

52 i(
amt
 > 
high
)

53  
high
;

55  
amt
;

56 
	}
}

58 
le
 
	$cڡf
(
amt
, 
low
, 
high
)

60 i(
amt
 < 
low
)

61  
low
;

62 i(
amt
 > 
high
)

63  
high
;

65  
amt
;

66 
	}
}

68 
devCˬ
(
dev_t
 *
dev
);

69 
devPush
(
dev_t
 *
dev
, 
x
);

70 
devVn
(
dev_t
 *
dev
);

71 
devSnddDevti
(
dev_t
 *
dev
);

73 
sRge
(
x
, 
cM
, 
cMax
, 
deM
, 
deMax
);

75 #i
defed
(
FAST_MATH
|| defed(
VERY_FAST_MATH
)

76 
sArox
(
x
);

77 
cosArox
(
x
);

78 
2Arox
(
y
, 
x
);

79 
acosArox
(
x
);

81 
	#sArox
(
x

	`sf
(x)

	)

82 
	#cosArox
(
x

	`cosf
(x)

	)

83 
	#2Arox
(
y
,
x

	`2f
(y,x)

	)

84 
	#acosArox
(
x

	`acosf
(x)

	)

85 
	#nArox
(
x

	`nf
(x)

	)

88 
InvSq
(
x
);

90 
degesToRadns
(
t16_t
 
deges
);

91 
budR٩iMrix
(
_gs_t
 *
d
, 
mrix
[3][3]);

	@src/quad/common/printf.c

2 
	~"tf.h
"

6 
	$utc
(
ch
, 
FILE
 *
f
)

10 
	`rxSl1TeWre
(
ch
);

15  
ch
;

18 
	}
}

	@src/quad/common/printf.h

1 #ide
__PRINTF_H


2 
	#__PRINTF_H


	)

4 
	~"dio.h
"

5 
	~"rxSl1Te.h
"

7 
	s__FILE
 {

8 
	mdummy
;

11 
FILE
 
	g__dout
;

13 
utc
(
ch
, 
FILE
 *
f
);

	@src/quad/common/printf_back.c

2 
	~"tf.h
"

3 
	~"tycvsi.h
"

5 
	#REQUIRE_CC_ARM_PRINTF_SUPPORT


	)

6 
	#REQUIRE_PRINTF_LONG_SUPPORT


	)

8 
rlPt_t
 *
	gtfSlPt
;

10 (*
	tputcf
) (*, );

11 
putcf
 
dout_putf
;

12 *
dout_pu
;

14 
	$_tf
(*
pu
, (*
putf
) (*, ))

16 
dout_putf
 = 
putf
;

17 
dout_pu
 = 
pu
;

18 
	}
}

20 
	$_putc
(*
p
, 
c
)

22 
	`UNUSED
(
p
);

23 
	`rlWre
(
tfSlPt
, 
c
);

24 
	}
}

26 
	$tfSutIn
()

28 
	`_tf
(
NULL
, 
_putc
);

29 
	}
}

33 
	$putchw
(*
pu
, 
putcf
 
putf
, 
n
, 
z
, *
bf
)

35 
wrn
 = 0;

36 
fc
 = 
z
 ? '0' : ' ';

37 
ch
;

38 *
p
 = 
bf
;

39 *
p
++ && 
n
 > 0)

40 
n
--;

41 
n
-- > 0) {

42 
	`putf
(
pu
, 
fc
); 
wrn
++;

44 (
ch
 = *
bf
++)) {

45 
	`putf
(
pu
, 
ch
); 
wrn
++;

47  
wrn
;

48 
	}
}

51 
	$t_fm
(*
pu
, 
putcf
 
putf
, cڡ *
fmt
, 
va_li
 
va
)

53 
bf
[12];

54 
wrn
 = 0;

55 
ch
;

57 (
ch
 = *(
fmt
++))) {

58 i(
ch
 != '%') {

59 
	`putf
(
pu
, 
ch
); 
wrn
++;

61 
lz
 = 0;

62 #ifde 
REQUIRE_PRINTF_LONG_SUPPORT


63 
g
 = 0;

65 
w
 = 0;

66 
ch
 = *(
fmt
++);

67 i(
ch
 == '0') {

68 
ch
 = *(
fmt
++);

69 
lz
 = 1;

71 i(
ch
 >= '0' && ch <= '9') {

72 
ch
 = 
	`a2i
(ch, &
fmt
, 10, &
w
);

74 #ifde 
REQUIRE_PRINTF_LONG_SUPPORT


75 i(
ch
 == 'l') {

76 
ch
 = *(
fmt
++);

77 
g
 = 1;

80 
ch
) {

82 
abt
;

84 #ifde 
REQUIRE_PRINTF_LONG_SUPPORT


85 i(
g
)

86 
	`uli2a
(
	`va_g
(
va
, ), 10, 0, 
bf
);

89 
	`ui2a
(
	`va_g
(
va
, ), 10, 0, 
bf
);

90 
wrn
 +
	`putchw
(
pu
, 
putf
, 
w
, 
lz
, 
bf
);

94 #ifde 
REQUIRE_PRINTF_LONG_SUPPORT


95 i(
g
)

96 
	`li2a
(
	`va_g
(
va
, ), 
bf
);

99 
	`i2a
(
	`va_g
(
va
, ), 
bf
);

100 
wrn
 +
	`putchw
(
pu
, 
putf
, 
w
, 
lz
, 
bf
);

105 #ifde 
REQUIRE_PRINTF_LONG_SUPPORT


106 i(
g
)

107 
	`uli2a
(
	`va_g
(
va
, ), 16, (
ch
 ='X'), 
bf
);

110 
	`ui2a
(
	`va_g
(
va
, ), 16, (
ch
 ='X'), 
bf
);

111 
wrn
 +
	`putchw
(
pu
, 
putf
, 
w
, 
lz
, 
bf
);

114 
	`putf
(
pu
, ((
	`va_g
(
va
, ))); 
wrn
++;

117 
wrn
 +
	`putchw
(
pu
, 
putf
, 
w
, 0, 
	`va_g
(
va
, *));

120 
	`putf
(
pu
, 
ch
); 
wrn
++;

123 *
	`va_g
(
va
, *
wrn
;

130 
abt
:

131  
wrn
;

132 
	}
}

134 
	$t_tf
(cڡ *
fmt
, ...)

136 
va_li
 
va
;

137 
	`va_t
(
va
, 
fmt
);

138 
wrn
 = 
	`t_fm
(
dout_pu
, 
dout_putf
, 
fmt
, 
va
);

139 
	`va_d
(
va
);

140 !
	`isSlTnsmBufrEmy
(
tfSlPt
));

141  
wrn
;

142 
	}
}

144 
	$put
(*
p
, 
c
)

146 *(*((**
p
))++ = 
c
;

147 
	}
}

149 
	$t_rtf
(*
s
, cڡ *
fmt
, ...)

151 
va_li
 
va
;

153 
	`va_t
(
va
, 
fmt
);

154 
wrn
 = 
	`t_fm
(&
s
, 
put
, 
fmt
, 
va
);

155 
	`put
(&
s
, 0);

156 
	`va_d
(
va
);

157  
wrn
;

158 
	}
}

160 
	$tPrtfSlPt
(
rlPt_t
 *
rlPt
)

162 
tfSlPt
 = 
rlPt
;

163 
	}
}

	@src/quad/common/printf_back.h

1 #ide
__PRINTF_H


2 
	#__PRINTF_H


	)

4 
	~<dg.h
>

5 
	~"rl.h
"

7 
_tf
(*
pu
, (*
putf
) (*, ));

9 
	`t_tf
(cڡ *
fmt
, ...);

10 
	`t_rtf
(*
s
, cڡ *
fmt
, ...);

12 
	`t_fm
(*
pu
, (*
putf
(*, ), cڡ *
fmt
, 
va_li
 
va
);

14 
	#tf
 
t_tf


	)

15 
	#rtf
 
t_rtf


	)

17 
	`tfSutIn
();

18 
	`tPrtfSlPt
(
rlPt_t
 *
rlPt
);

	@src/quad/common/time.h

1 #ide
__TIME_H


2 
	#__TIME_H


	)

4 
	~<dt.h
>

7 
t32_t
 
	ttimeD_t
;

10 
ut32_t
 
	ttimeMs_t
;

13 
ut32_t
 
	ttimeUs_t
;

15 
	#TIMEUS_MAX
 
UINT32_MAX


	)

	@src/quad/common/typeconversion.c

2 
	~<dt.h
>

3 
	~<rg.h
>

4 
	~"mhs.h
"

6 
	$uli2a
(
num
, 
ba
, 
uc
, *
bf
)

8 
d
 = 1;

10 
num
 / 
d
 >
ba
)

11 
d
 *
ba
;

13 
d
 != 0) {

14 
dgt
 = 
num
 / 
d
;

15 *
bf
++ = 
dgt
 + (dg< 10 ? '0' : (
uc
 ? 'A' : 'a') - 10);

18 
num
 %
d
;

19 
d
 /
ba
;

21 *
bf
 = 0;

22 
	}
}

24 
	$li2a
(
num
, *
bf
)

26 i(
num
 < 0) {

27 
num
 = -num;

28 *
bf
++ = '-';

30 
	`uli2a
(
num
, 10, 0, 
bf
);

31 
	}
}

33 
	$ui2a
(
num
, 
ba
, 
uc
, *
bf
)

35 
d
 = 1;

37 
num
 / 
d
 >
ba
)

38 
d
 *
ba
;

40 
d
 != 0) {

41 
dgt
 = 
num
 / 
d
;

42 *
bf
++ = 
dgt
 + (dg< 10 ? '0' : (
uc
 ? 'A' : 'a') - 10);

45 
num
 %
d
;

46 
d
 /
ba
;

48 *
bf
 = 0;

49 
	}
}

51 
	$i2a
(
num
, *
bf
)

53 i(
num
 < 0) {

54 
num
 = -num;

55 *
bf
++ = '-';

57 
	`ui2a
(
num
, 10, 0, 
bf
);

58 
	}
}

60 
	$a2d
(
ch
)

62 i(
ch
 >= '0' && ch <= '9')

63  
ch
 - '0';

64 i(
ch
 >= 'a' && ch <= 'f')

65  
ch
 - 'a' + 10;

66 i(
ch
 >= 'A' && ch <= 'F')

67  
ch
 - 'A' + 10;

70 
	}
}

72 
	$a2i
(
ch
, cڡ **
c
, 
ba
, *
nump
)

74 cڡ *
p
 = *
c
;

75 
num
 = 0;

76 
dig
;

77 (
dig
 = 
	`a2d
(
ch
)) >= 0) {

78 i(
dig
 > 
ba
)

80 
num
 =um * 
ba
 + 
dig
;

81 
ch
 = *
p
++;

83 *
c
 = 
p
;

84 *
nump
 = 
num
;

85  
ch
;

86 
	}
}

88 #ide
HAVE_ITOA_FUNCTION


104 *
	$_i2a
(
i
, *
a
, 
ba
)

106 i(
i
 / 
ba
 > 0)

107 
a
 = 
	`_i2a
(
i
 / 
ba
,, base);

108 *
a
 = "0123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ"[
i
 % 
ba
];

109  
a
 + 1;

110 
	}
}

112 *
	$
(
i
, *
a
, 
ba
)

114 i((
ba
 < 2) || (base > 36))

115 
ba
 = 10;

116 i(
i
 < 0) {

117 *
a
 = '-';

118 *
	`_i2a
(-(
i
, 
a
 + 1, 
ba
) = 0;

120 *
	`_i2a
(
i
, 
a
, 
ba
) = 0;

121  
a
;

122 
	}
}

126 *
	$
(
x
, *
tSg
)

128 
t32_t
 
vue
;

129 
tSg1
[12];

130 
tSg2
[12] = { 0, };

131 *
decimPot
 = ".";

132 
ut8_t
 
dpLoti
;

134 i(
x
 > 0)

135 
x
 += 0.0005f;

137 
x
 -= 0.0005f;

139 
vue
 = (
t32_t
)(
x
 * 1000.0f);

141 
	`
(
	`ABS
(
vue
), 
tSg1
, 10);

143 i(
vue
 >= 0)

144 
tSg2
[0] = ' ';

146 
tSg2
[0] = '-';

148 i(
	`
(
tSg1
) == 1) {

149 
tSg2
[1] = '0';

150 
tSg2
[2] = '0';

151 
tSg2
[3] = '0';

152 
	`rt
(
tSg2
, 
tSg1
);

153 } i(
	`
(
tSg1
) == 2) {

154 
tSg2
[1] = '0';

155 
tSg2
[2] = '0';

156 
	`rt
(
tSg2
, 
tSg1
);

157 } i(
	`
(
tSg1
) == 3) {

158 
tSg2
[1] = '0';

159 
	`rt
(
tSg2
, 
tSg1
);

161 
	`rt
(
tSg2
, 
tSg1
);

164 
dpLoti
 = 
	`
(
tSg2
) - 3;

166 
	`y
(
tSg
, 
tSg2
, 
dpLoti
);

167 
tSg
[
dpLoti
] = '\0';

168 
	`rt
(
tSg
, 
decimPot
);

169 
	`rt
(
tSg
, 
tSg2
 + 
dpLoti
);

171  
tSg
;

172 
	}
}

183 
	#whe_a
(
c
((c=' ' || (c='\t')

	)

184 
	#vid_dig
(
c
((c>'0' && (c<'9')

	)

185 
	$A2F
(cڡ *
p
)

187 
ac
 = 0;

188 
sign
, 
vue
, 
s
;

191 
	`whe_a
(*
p
)) {

192 
p
 += 1;

196 
sign
 = 1.0f;

197 i(*
p
 == '-') {

198 
sign
 = -1.0f;

199 
p
 += 1;

201 } i(*
p
 == '+') {

202 
p
 += 1;

206 
vue
 = 0.0f;

207 
	`vid_dig
(*
p
)) {

208 
vue
 = vu* 10.0+ (*
p
 - '0');

209 
p
 += 1;

213 i(*
p
 == '.') {

214 
pow10
 = 10.0f;

215 
p
 += 1;

217 
	`vid_dig
(*
p
)) {

218 
vue
 +(*
p
 - '0'/ 
pow10
;

219 
pow10
 *= 10.0f;

220 
p
 += 1;

225 
s
 = 1.0f;

226 i((*
p
 == 'e') || (*p == 'E')) {

227 
exp
;

228 
p
 += 1;

231 
ac
 = 0;

232 i(*
p
 == '-') {

233 
ac
 = 1;

234 
p
 += 1;

236 } i(*
p
 == '+') {

237 
p
 += 1;

241 
exp
 = 0;

242 
	`vid_dig
(*
p
)) {

243 
exp
 =xp * 10 + (*
p
 - '0');

244 
p
 += 1;

246 i(
exp
 > 308)

247 
exp
 = 308;

251 
exp
 >= 8) {

252 
s
 *= 1E8f;

253 
exp
 -= 8;

255 
exp
 > 0) {

256 
s
 *= 10.0f;

257 
exp
 -= 1;

262  
sign
 * (
ac
 ? (
vue
 / 
s
) : (value * scale));

263 
	}
}

	@src/quad/common/typeconversion.h

1 #ide
__TYPECONVERSION_H


2 
	#__TYPECONVERSION_H


	)

4 
uli2a
(
num
, 
ba
, 
uc
, *
bf
);

5 
li2a
(
num
, *
bf
);

6 
ui2a
(
num
, 
ba
, 
uc
, *
bf
);

7 
i2a
(
num
, *
bf
);

8 
a2i
(
ch
, cڡ **
c
, 
ba
, *
nump
);

9 *

(
x
, *
tSg
);

10 
A2F
(cڡ *
p
);

	@src/quad/common/utils.h

1 #ide
__UTILS_H


2 
	#__UTILS_H


	)

4 
	~<ddef.h
>

5 
	~<dt.h
>

7 
	#ARRAYLEN
(
x
((x/ ((x)[0]))

	)

8 
	#ARRAYEND
(
x
(&(x)[
	`ARRAYLEN
(x)])

	)

10 
	#CONCAT_HELPER
(
x
, 
y
x ## 
	)
y

11 
	#CONCAT
(
x
, 
y

	`CONCAT_HELPER
(x, y)

	)

13 
	#BIT
(
x
(1 << (x))

	)

15 
	#BX_
(
x
((x- (((x>> 1& 0x77777777- (((x>> 2& 0x33333333- (((x>> 3& 0x11111111))

	)

16 
	#BITCOUNT
(
x
(((
	`BX_
(x+ (BX_(x>> 4)& 0x0F0F0F0F% 255)

	)

24 
	#LOG2_8BIT
(
v
(8 - 90 / (((v/ 4 + 14| 1- 2 / ((v/ 2 + 1))

	)

25 
	#LOG2_16BIT
(
v
(8 * ((v> 255 ) + 
	`LOG2_8BIT
((v>> 8 * ((v> 255)))

	)

26 
	#LOG2_32BIT
(
v
(16 * ((v> 65535L ) + 
	`LOG2_16BIT
((v* 1L >> 16 * ((v> 65535L)))

	)

28 #i!
defed
(
UNUSED
)

29 
	#UNUSED
(
x
()(x)

	)

34 
	#cڏ_of
(
r
, 
ty
, 
memb
\

	)

35 ((
	gty
 *((*)(
	gr
- 
	$offtof
(
ty
, 
memb
)))

39 
	#cڏ_of
(
r
, 
ty
, 
memb

	`__exnsi__
 ({ \

	)

40 cڡ 
	`tyof
((
ty
 *)0)->
memb
 ) *
__mr
 = (
r
); \

41 (
ty
 *)(*)
__mr
 - 
	`offtof
y,
memb
);
	}
}))

	@src/quad/config/configMaster.h

1 #ide
__CONFIGMASTER_H


2 
	#__CONFIGMASTER_H


	)

4 
	~"d.h
"

5 
	~"dTim.h
"

6 
	~"sound_br.h
"

7 
	~"rl.h
"

8 
	~"gyro.h
"

9 
	~"ac˿ti.h
"

10 
	~"brdAlignmt.h
"

11 
	~"rx_pwm.h
"

12 
	~"rx.h
"

13 
	~"rc_cڌs.h
"

14 
	~"fm.h
"

15 
	~"ms.h
"

16 
	~"cfig_ofe.h
"

17 
	~"sdrd.h
"

18 
	~"bckbox.h
"

20 
	~"imu.h
"

21 
	~"ed.h
"

22 
	~"bu.h
"

23 
	~"uɿsound_hc04.h
"

25 
	sma_s
 {

26 
ut8_t
 
	mvsi
;

27 
ut16_t
 
	msize
;

28 
ut8_t
 
	mmagic_be
;

30 
ut32_t
 
	mabdFtus
;

32 
ut8_t
 
	mdebug_mode
;

33 
ut8_t
 
	msk_iics
;

36 
rxCfig_t
 
	mrxCfig
;

39 
rlPCfig_t
 
	mrlPCfig
;

40 
rlCfig_t
 
	mrlCfig
;

43 
gyroCfig_t
 
	mgyroCfig
;

44 
acromCfig_t
 
	macromCfig
;

45 
imuCfig_t
 
	mimuCfig
;

48 
brdAlignmt_t
 
	mbrdAlignmt
;

51 
pidCfig_t
 
	mpidCfig
;

54 
rcCڌsCfig_t
 
	mrcCڌsCfig
;

57 
thrَeCܻiCfig_t
 
	mthrَeCܻiCfig
;

59 
mgCfig_t
 
	mmgCfig
;

62 
LedStusCfig_t
 
	mdStusCfig
;

63 
LedTimCfig_t
 
	mdTimCfig
;

66 
mMix_t
 
	mcuomMMix
[
MAX_SUPPORTED_MOTORS
];

67 
mCfig_t
 
	mmCfig
;

68 
dcBrushedMCfig_t
 
	mdcBrushedMCfig
;

71 
mixCfig_t
 
	mmixCfig
;

74 #ifde
USE_PWM


75 
pwmCfig_t
 
	mpwmCfig
;

79 
pwmEncodCfig_t
 
	mpwmEncodCfig
;

82 
uɿsoundCfig_t
 
	muɿsoundCfig
;

85 #ifde
BEEPER


86 
brCfig_t
 
	mbrCfig
;

88 
ut32_t
 
	mbr_off_ags
;

89 
ut32_t
 
	meed_br_off_ags
;

92 
bu_t
 
	mbuModeSwchCfig
;

95 
edCfig_t
 
	medCfig
;

97 #ifde
USE_SDCARD


98 
sdrdCfig_t
 
	msdrdCfig
;

101 #ifde
BLACKBOX


102 
bckboxCfig_t
 
	mbckboxCfig
;

105 
ofe_t
 
	mofe
[
MAX_PROFILE_COUNT
];

106 
ut8_t
 
	mcut_ofe_dex
;

108 
modeAiviProfe_t
 
	mmodeAiviProfe
;

110 
	mbrdIdtifr
[(
TARGET_BOARD_IDENTIFIER
)];

112 
ut8_t
 
	mmagic_ef
;

113 
ut8_t
 
	mchk
;

118 }
	tma_t
;

120 
ma_t
 
maCfig
;

121 
ofe_t
 *
cutProfe
;

122 
cڌReCfig_t
 *
cutCڌReProfe
;

124 
	#LedStusCfig
(
x
(&
maCfig
.
dStusCfig
)

	)

125 
	#LedTimCfig
(
x
(&
maCfig
.
dTimCfig
)

	)

126 
	#BrCfig
(
x
(&
maCfig
.
brCfig
)

	)

127 
	#SlPCfig
(
x
(&
maCfig
.
rlPCfig
)

	)

128 
	#SlCfig
(
x
(&
maCfig
.
rlCfig
)

	)

129 
	#MCfig
(
x
(&
maCfig
.
mCfig
)

	)

130 
	#DCBrushedMCfig
(
x
(&
maCfig
.
dcBrushedMCfig
)

	)

131 
	#MixCfig
(
x
(&
maCfig
.
mixCfig
)

	)

132 
	#PwmCfig
(
x
(&
maCfig
.
pwmCfig
)

	)

133 
	#PwmEncodCfig
(
x
(&
maCfig
.
pwmEncodCfig
)

	)

134 
	#UɿsoundCfig
(
x
(&
maCfig
.
uɿsoundCfig
)

	)

135 
	#OLEDCfig
(
x
(&
maCfig
.
edCfig
)

	)

136 
	#BuModeSwchCfig
(
x
(&
maCfig
.
buModeSwchCfig
)

	)

137 
	#GyroCfig
(
x
(&
maCfig
.
gyroCfig
)

	)

138 
	#AcromCfig
(
x
(&
maCfig
.
acromCfig
)

	)

139 
	#ImuCfig
(
x
(&
maCfig
.
imuCfig
)

	)

140 
	#RxCfig
(
x
(&
maCfig
.
rxCfig
)

	)

141 
	#RcCڌsCfig
(
x
(&
maCfig
.
rcCڌsCfig
)

	)

142 
	#ArmgCfig
(
x
(&
maCfig
.
mgCfig
)

	)

143 
	#ModeAiviProfe
(
x
(&
maCfig
.
modeAiviProfe
)

	)

144 
	#SdrdCfig
(
x
(&
maCfig
.
sdrdCfig
)

	)

145 
	#BckboxCfig
(
x
(&
maCfig
.
bckboxCfig
)

	)

146 
	#PidCfig
(
x
(&
maCfig
.
pidCfig
)

	)

147 
	#BrdAlignmt
(
x
(&
maCfig
.
brdAlignmt
)

	)

148 
	#ThrَeCܻiCfig
(
x
(&
maCfig
.
thrَeCܻiCfig
)

	)

	@src/quad/config/config_eeprom.c

2 
	~<dio.h
>

3 
	~<rg.h
>

4 
	~"cfigMa.h
"

5 
	~"uts.h
"

6 
	~"cfig_om.h
"

9 #i
FLASH_SIZE
 > 128

10 
	#FLASH_TO_RESERVE_FOR_CONFIG
 0x1000

12 

	)

13 #ide
FLASH_PAGE_SIZE


14 #i
defed
(
STM32F40_41xxx
)

15 
	#FLASH_PAGE_SIZE
 ((
ut32_t
)0x20000)

	)

19 
	$EEPROM
()

21 
	}
}

23 
ut8_t
 
	$lcuϋChecksum
(cڡ 
ut8_t
 *
da
, 
ut32_t
 
ngth
)

25 
ut8_t
 
checksum
 = 0;

26 cڡ 
ut8_t
 *
byOfft
;

28 
byOfft
 = 
da
; byOff< (d+ 
ngth
); byteOffset++)

29 
checksum
 ^*
byOfft
;

31  
checksum
;

32 
	}
}

34 
bo
 
	$isEEPROMCڋVid
()

36 cڡ 
ma_t
 *
mp
 = (cڡ ma_*)
CONFIG_START_FLASH_ADDRESS
;

37 
ut8_t
 
checksum
 = 0;

41 i(
EEPROM_CONF_VERSION
 !
mp
->
vsi
) {

42 
	`tf
("EEPROM configuration version conflicts!!!\r\n");

43  
l
;

49 i(
mp
->
size
 !(
ma_t
||emp->
magic_be
 !0xBE ||emp->
magic_ef
 != 0xEF) {

50 
	`tf
("EEPROM configuration size, magic_bend magic_ef conflicts!!!\r\n");

51  
l
;

57 i(
	`cmp
(
mp
->
brdIdtifr
, 
TARGET_BOARD_IDENTIFIER
, (TARGET_BOARD_IDENTIFIER))) {

58 
	`tf
("EEPROM configuration board identifier conflicts\r\n");

59  
l
;

63 
checksum
 = 
	`lcuϋChecksum
((cڡ 
ut8_t
 *)
mp
, (
ma_t
));

65 i(
checksum
 != 0) {

66 
	`tf
("EEPROM configuration invalid checksum\r\n");

67  
l
;

78  
ue
;

79 
	}
}

95 
ut32_t
 
	$gFLASHSeFEEPROM
()

97 i(
CONFIG_START_FLASH_ADDRESS
 <= 0x08003FFF)

98  
FLASH_Se_0
;

100 i(
CONFIG_START_FLASH_ADDRESS
 <= 0x08007FFF)

101  
FLASH_Se_1
;

103 i(
CONFIG_START_FLASH_ADDRESS
 <= 0x0800BFFF)

104  
FLASH_Se_2
;

106 i(
CONFIG_START_FLASH_ADDRESS
 <= 0x0800FFFF)

107  
FLASH_Se_3
;

109 i(
CONFIG_START_FLASH_ADDRESS
 <= 0x0801FFFF)

110  
FLASH_Se_4
;

112 i(
CONFIG_START_FLASH_ADDRESS
 <= 0x0803FFFF)

113  
FLASH_Se_5
;

115 i(
CONFIG_START_FLASH_ADDRESS
 <= 0x0805FFFF)

116  
FLASH_Se_6
;

118 i(
CONFIG_START_FLASH_ADDRESS
 <= 0x0807FFFF)

119  
FLASH_Se_7
;

121 i(
CONFIG_START_FLASH_ADDRESS
 <= 0x0809FFFF)

122  
FLASH_Se_8
;

124 i(
CONFIG_START_FLASH_ADDRESS
 <= 0x080BFFFF)

125  
FLASH_Se_9
;

127 i(
CONFIG_START_FLASH_ADDRESS
 <= 0x080DFFFF)

128  
FLASH_Se_10
;

130 i(
CONFIG_START_FLASH_ADDRESS
 <= 0x080FFFFF)

131  
FLASH_Se_11
;

136 
	}
}

138 
	$wreEEPROM
()

144 
FLASH_Stus
 
us
 = 0;

145 
ut32_t
 
wdOfft
;

146 
t8_t
 
msRemag
 = 3;

151 
maCfig
.
vsi
 = 
EEPROM_CONF_VERSION
;

152 
maCfig
.
size
 = (
ma_t
);

153 
maCfig
.
magic_be
 = 0xBE;

154 
maCfig
.
magic_ef
 = 0xEF;

155 
maCfig
.
chk
 = 0;

156 
maCfig
.
chk
 = 
	`lcuϋChecksum
((cڡ 
ut8_t
 *)&maCfig, (
ma_t
));

166 
	`FLASH_Uock
();

167 
msRemag
--) {

168 
	`FLASH_CˬFg
(
FLASH_FLAG_EOP
 | 
FLASH_FLAG_OPERR
 | 
FLASH_FLAG_WRPERR
 | 
FLASH_FLAG_PGAERR
 | 
FLASH_FLAG_PGPERR
 | 
FLASH_FLAG_PGSERR
);

170 
wdOfft
 = 0; wdOff< (
ma_t
); wordOffset += 4) {

171 i(
wdOfft
 % 
FLASH_PAGE_SIZE
 == 0) {

172 
us
 = 
	`FLASH_ESe
(
	`gFLASHSeFEEPROM
(), 
VޏgeRge_3
);

173 i(
us
 !
FLASH_COMPLETE
) {

178 
us
 = 
	`FLASH_ProgmWd
(
CONFIG_START_FLASH_ADDRESS
 + 
wdOfft
, *(
ut32_t
 *)((*)&
maCfig
 + wordOffset));

179 i(
us
 !
FLASH_COMPLETE
) {

184 i(
us
 =
FLASH_COMPLETE
) {

189 
	`FLASH_Lock
();

194 i(
us
 !
FLASH_COMPLETE
 || !
	`isEEPROMCڋVid
()) {

195 
	`tf
("FAILURE_FLASH_WRITE_FAILED\r\n");

200 
	}
}

204 
	$adEEPROM
()

208 i(!
	`isEEPROMCڋVid
()) {

209 
	`tf
("FLASH EEPROM contains invalid information!!\r\n");

231 
	`memy
(&
g_maCfig
, (*)
CONFIG_START_FLASH_ADDRESS
, (
ma_t
));

246 
	`tProfe
(
maCfig
.
cut_ofe_dex
);

248 
	`videAndFixCfig
();

249 
	`aiveCfig
();

252 
	}
}

	@src/quad/config/config_eeprom.h

1 #ide
__CONFIG_EEPROM_H


2 
	#__CONFIG_EEPROM_H


	)

4 
	~<dbo.h
>

6 
	#EEPROM_CONF_VERSION
 157

	)

8 
EEPROM
();

9 
wreEEPROM
();

10 
adEEPROM
();

11 
bo
 
isEEPROMCڋVid
();

	@src/quad/config/config_profile.h

1 #ide
__CONFIG_PROFILE_H


2 
	#__CONFIG_PROFILE_H


	)

4 
	~"cfig.h
"

5 
	~"rc_cڌs.h
"

7 
	sofe_s
 {

8 
pidProfe_t
 
	mpidProfe
;

9 
ut8_t
 
	maiveReProfe
;

10 
cڌReCfig_t
 
	mcڌReProfe
[
MAX_RATEPROFILES
];

11 }
	tofe_t
;

	@src/quad/config/feature.c

2 
	~"u.h
"

3 
	~"cfigMa.h
"

7 
ut32_t
 
	gaiveFtusLch
 = 0;

9 
	$tFtuCˬA
(
ut32_t
 *
us
)

11 *
us
 = 0;

12 
	}
}

14 
	$tFtuS
(
ut32_t
 
mask
, ut32_*
us
)

16 *
us
 |
mask
;

17 
	}
}

19 
	$tFtuCˬ
(
ut32_t
 
mask
, ut32_*
us
)

21 *
us
 &~(
mask
);

22 
	}
}

24 
	$tchAiveFtus
()

26 
aiveFtusLch
 = 
maCfig
.
abdFtus
;

27 
	}
}

29 
bo
 
	$uCfigud
(
ut32_t
 
mask
)

31  
maCfig
.
abdFtus
 & 
mask
;

32 
	}
}

34 
bo
 
	$u
(
ut32_t
 
mask
)

37  
aiveFtusLch
 & 
mask
;

38 
	}
}

40 
	$uS
(
ut32_t
 
mask
)

42 
	`tFtuS
(
mask
, &
maCfig
.
abdFtus
);

43 
	}
}

45 
	$uCˬ
(
ut32_t
 
mask
)

47 
	`tFtuCˬ
(
mask
, &
maCfig
.
abdFtus
);

48 
	}
}

50 
	$uCˬA
()

52 
	`tFtuCˬA
(&
maCfig
.
abdFtus
);

53 
	}
}

55 
ut32_t
 
	$uMask
()

57  
maCfig
.
abdFtus
;

58 
	}
}

	@src/quad/config/feature.h

1 #ide
__FEATURE_H


2 
	#__FEATURE_H


	)

4 
	~<dt.h
>

5 
	~<dbo.h
>

6 
	~<dlib.h
>

9 #ide
DEFAULT_FEATURES


10 
	#DEFAULT_FEATURES
 0

	)

12 #ide
DEFAULT_RX_FEATURE


13 
	#DEFAULT_RX_FEATURE
 
FEATURE_RX_PARALLEL_PWM


	)

19 
	mFEATURE_RX_PPM
 = 1 << 0,

20 
	mFEATURE_VBAT
 = 1 << 1,

21 
	mFEATURE_INFLIGHT_ACC_CAL
 = 1 << 2,

22 
	mFEATURE_RX_SERIAL
 = 1 << 3,

23 
	mFEATURE_MOTOR_STOP
 = 1 << 4,

24 
	mFEATURE_SERVO_TILT
 = 1 << 5,

25 
	mFEATURE_SOFTSERIAL
 = 1 << 6,

26 
	mFEATURE_GPS
 = 1 << 7,

27 
	mFEATURE_FAILSAFE
 = 1 << 8,

28 
	mFEATURE_ULTRASOUND
 = 1 << 9,

29 
	mFEATURE_TELEMETRY
 = 1 << 10,

30 
	mFEATURE_CURRENT_METER
 = 1 << 11,

31 
	mFEATURE_3D
 = 1 << 12,

32 
	mFEATURE_RX_PARALLEL_PWM
 = 1 << 13,

33 
	mFEATURE_RX_MSP
 = 1 << 14,

34 
	mFEATURE_RSSI_ADC
 = 1 << 15,

35 
	mFEATURE_LED_STRIP
 = 1 << 16,

36 
	mFEATURE_DASHBOARD
 = 1 << 17,

37 
	mFEATURE_OSD
 = 1 << 18,

38 
	mFEATURE_BLACKBOX
 = 1 << 19,

39 
	mFEATURE_CHANNEL_FORWARDING
 = 1 << 20,

40 
	mFEATURE_TRANSPONDER
 = 1 << 21,

41 
	mFEATURE_AIRMODE
 = 1 << 22,

42 
	mFEATURE_SDCARD
 = 1 << 23,

43 
	mFEATURE_VTX
 = 1 << 24,

44 
	mFEATURE_RX_SPI
 = 1 << 25,

45 
	mFEATURE_SOFTSPI
 = 1 << 26,

46 
	mFEATURE_ESC_SENSOR
 = 1 << 27,

47 
	mFEATURE_ANTI_GRAVITY
 = 1 << 28,

48 
	mFEATURE_DYNAMIC_FILTER
 = 1 << 29,

49 } 
	tus_e
;

51 
tchAiveFtus
();

52 
bo
 
uCfigud
(
ut32_t
 
mask
);

53 
bo
 
u
(
ut32_t
 
mask
);

54 
uS
(
ut32_t
 
mask
);

55 
uCˬ
(
ut32_t
 
mask
);

56 
uCˬA
();

57 
ut32_t
 
uMask
();

59 
tFtuCˬA
(
ut32_t
 *
us
);

60 
tFtuS
(
ut32_t
 
mask
, ut32_*
us
);

61 
tFtuCˬ
(
ut32_t
 
mask
, ut32_*
us
);

	@src/quad/drivers/IOTypes.h

1 #ide
__IOTYPES_H


2 
	#__IOTYPES_H


	)

4 
	~<dt.h
>

5 
	~"io.h
"

11 
	#IO_NONE
 ((
IO_t
)0)

	)

14 
	#IO_TAG_NONE
 
	`IO_TAG
(
NONE
)

	)

	@src/quad/drivers/OLED/oled.c

1 
	~"ed.h
"

3 
	~"edft.h
"

4 
	~"syem.h
"

5 
	~"cfigMa.h
"

8 
	#OLED_RST_C
(
	`IOLo
(
	`IOGByTag
(
	`OLEDCfig
()->
RST
))

9 
	#OLED_RST_S
(
	`IOHi
(
	`IOGByTag
(
	`OLEDCfig
()->
RST
))

10 
	#OLED_RS_C
(
	`IOLo
(
	`IOGByTag
(
	`OLEDCfig
()->
DC
))

11 
	#OLED_RS_S
(
	`IOHi
(
	`IOGByTag
(
	`OLEDCfig
()->
DC
))

12 
	#OLED_SCLK_C
(
	`IOLo
(
	`IOGByTag
(
	`OLEDCfig
()->
SCL
))

13 
	#OLED_SCLK_S
(
	`IOHi
(
	`IOGByTag
(
	`OLEDCfig
()->
SCL
))

14 
	#OLED_SDIN_C
(
	`IOLo
(
	`IOGByTag
(
	`OLEDCfig
()->
SDA
))

15 
	#OLED_SDIN_S
(
	`IOHi
(
	`IOGByTag
(
	`OLEDCfig
()->
SDA
))

16 

	)

26 
	#OLED_CMD
 0

27 
	#OLED_DATA
 1

28 

	)

29 
IO_t
 
	gg_OLED_RST
;

30 
IO_t
 
	gg_OLED_DC
;

31 
IO_t
 
	gg_OLED_SCL
;

32 
IO_t
 
	gg_OLED_SDA
;

34 
ut8_t
 
	gOLED_GRAM
[128][8];

36 
	$OLED_Reesh_Gm
()

38 
ut8_t
 
i
,
n
;

39 
i
=0;i<8;i++)

41 
	`OLED_WR_By
 (0xb0+
i
,
OLED_CMD
);

42 
	`OLED_WR_By
 (0x00,
OLED_CMD
);

43 
	`OLED_WR_By
 (0x10,
OLED_CMD
);

44 
n
=0;n<128;n++)
	`OLED_WR_By
(
OLED_GRAM
[n][
i
],
OLED_DATA
);

46 
	}
}

51 
	$OLED_WR_By
(
ut8_t
 
d
,ut8_
cmd
)

53 
ut8_t
 
i
;

54 if(
cmd
)

55 
	`OLED_RS_S
();

57 
	`OLED_RS_C
();

58 
i
=0;i<8;i++)

60 
	`OLED_SCLK_C
();

61 if(
d
&0x80)

62 
	`OLED_SDIN_S
();

64 
	`OLED_SDIN_C
();

65 
	`OLED_SCLK_S
();

66 
d
<<=1;

68 
	`OLED_RS_S
();

69 
	}
}

73 
	$OLED_Diy_On
()

75 
	`OLED_WR_By
(0X8D,
OLED_CMD
);

76 
	`OLED_WR_By
(0X14,
OLED_CMD
);

77 
	`OLED_WR_By
(0XAF,
OLED_CMD
);

78 
	}
}

80 
	$OLED_Diy_Off
()

82 
	`OLED_WR_By
(0X8D,
OLED_CMD
);

83 
	`OLED_WR_By
(0X10,
OLED_CMD
);

84 
	`OLED_WR_By
(0XAE,
OLED_CMD
);

85 
	}
}

87 
	$OLED_Cˬ
()

89 
ut8_t
 
i
,
n
;

90 
i
=0;i<8;i++)
n
=0;n<128;n++)
OLED_GRAM
[n][i]=0X00;

91 
	`OLED_Reesh_Gm
();

92 
	}
}

97 
	$OLED_DwPot
(
ut8_t
 
x
,ut8_
y
,ut8_
t
)

99 
ut8_t
 
pos
,
bx
,
mp
=0;

100 if(
x
>127||
y
>63);

101 
pos
=7-
y
/8;

102 
bx
=
y
%8;

103 
mp
=1<<(7-
bx
);

104 if(
t
)
OLED_GRAM
[
x
][
pos
]|=
mp
;

105 
OLED_GRAM
[
x
][
pos
]&=~
mp
;

106 
	}
}

113 
	$OLED_ShowCh
(
ut8_t
 
x
,ut8_
y
,ut8_
chr
,ut8_
size
,ut8_
mode
)

115 
ut8_t
 
mp
,
t
,
t1
;

116 
ut8_t
 
y0
=
y
;

117 
chr
=chr-' ';

118 
t
=0;t<
size
;t++)

120 if(
size
==12)
mp
=
ed_asc2_1206
[
chr
][
t
];

121 
mp
=
ed_asc2_1608
[
chr
][
t
];

122 
t1
=0;t1<8;t1++)

124 if(
mp
&0x80)
	`OLED_DwPot
(
x
,
y
,
mode
);

125 
	`OLED_DwPot
(
x
,
y
,!
mode
);

126 
mp
<<=1;

127 
y
++;

128 if((
y
-
y0
)==
size
)

130 
y
=
y0
;

131 
x
++;

136 
	}
}

138 
ut8_t
 
	$ed_pow
(
ut8_t
 
m
,ut8_
n
)

140 
ut8_t
 
su
=1;

141 
n
--)
su
*=
m
;

142  
su
;

143 
	}
}

150 
	$OLED_ShowNumb
(
ut8_t
 
x
, ut8_
y
, 
ut32_t
 
num
, ut8_
n
, ut8_
size
)

152 
ut8_t
 
t
,
mp
;

153 
ut8_t
 
show
=0;

154 
t
=0;t<
n
;t++)

156 
mp
=(
num
/
	`ed_pow
(10,
n
-
t
-1))%10;

157 if(
show
==0&&
t
<(
n
-1))

159 if(
mp
==0)

161 
	`OLED_ShowCh
(
x
+(
size
/2)*
t
,
y
,' ',size,1);

163 }
show
=1;

166 
	`OLED_ShowCh
(
x
+(
size
/2)*
t
,
y
,
mp
+'0',size,1);

168 
	}
}

173 
	$OLED_ShowSg
(
ut8_t
 
x
, ut8_
y
, cڡ ut8_*
p
)

175 
	#MAX_CHAR_POSX
 122

	)

176 
	#MAX_CHAR_POSY
 58

	)

177 *
p
!='\0')

179 if(
x
>
MAX_CHAR_POSX
){x=0;
y
+=16;}

180 if(
y
>
MAX_CHAR_POSY
){y=
x
=0;
	`OLED_Cˬ
();}

181 
	`OLED_ShowCh
(
x
,
y
,*
p
,12,1);

182 
x
+=8;

183 
p
++;

185 
	}
}

187 
	$edIn
(
edCfig_t
 *
edCfig
)

189 
g_OLED_RST
 = 
	`IOGByTag
(
edCfig
->
RST
);

190 
g_OLED_DC
 = 
	`IOGByTag
(
edCfig
->
DC
);

191 
g_OLED_SCL
 = 
	`IOGByTag
(
edCfig
->
SCL
);

192 
g_OLED_SDA
 = 
	`IOGByTag
(
edCfig
->
SDA
);

194 
	`IOIn
(
g_OLED_RST
, 
OWNER_OLED
, 0);

195 
	`IOIn
(
g_OLED_DC
, 
OWNER_OLED
, 1);

196 
	`IOIn
(
g_OLED_SCL
, 
OWNER_OLED
, 2);

197 
	`IOIn
(
g_OLED_SDA
, 
OWNER_OLED
, 3);

199 
	`IOCfigGPIO
(
g_OLED_RST
, 
IOCFG_OUT_PP
);

200 
	`IOCfigGPIO
(
g_OLED_DC
, 
IOCFG_OUT_PP
);

201 
	`IOCfigGPIO
(
g_OLED_SCL
, 
IOCFG_OUT_PP
);

202 
	`IOCfigGPIO
(
g_OLED_SDA
, 
IOCFG_OUT_PP
);

212 
PWR
->
CR
 |= 1<<8;

213 
RCC
->
BDCR
 &= 0xFFFFFFFE;

215 
PWR
->
CR
 &= 0xFFFFFEFF;

217 
	`OLED_RST_C
();

218 
	`day
(100);

219 
	`OLED_RST_S
();

221 
	`OLED_WR_By
(0xAE,
OLED_CMD
);

222 
	`OLED_WR_By
(0xD5,
OLED_CMD
);

223 
	`OLED_WR_By
(80,
OLED_CMD
);

224 
	`OLED_WR_By
(0xA8,
OLED_CMD
);

225 
	`OLED_WR_By
(0X3F,
OLED_CMD
);

226 
	`OLED_WR_By
(0xD3,
OLED_CMD
);

227 
	`OLED_WR_By
(0X00,
OLED_CMD
);

229 
	`OLED_WR_By
(0x40,
OLED_CMD
);

231 
	`OLED_WR_By
(0x8D,
OLED_CMD
);

232 
	`OLED_WR_By
(0x14,
OLED_CMD
);

233 
	`OLED_WR_By
(0x20,
OLED_CMD
);

234 
	`OLED_WR_By
(0x02,
OLED_CMD
);

235 
	`OLED_WR_By
(0xA1,
OLED_CMD
);

236 
	`OLED_WR_By
(0xC0,
OLED_CMD
);

237 
	`OLED_WR_By
(0xDA,
OLED_CMD
);

238 
	`OLED_WR_By
(0x12,
OLED_CMD
);

240 
	`OLED_WR_By
(0x81,
OLED_CMD
);

241 
	`OLED_WR_By
(0xEF,
OLED_CMD
);

242 
	`OLED_WR_By
(0xD9,
OLED_CMD
);

243 
	`OLED_WR_By
(0xf1,
OLED_CMD
);

244 
	`OLED_WR_By
(0xDB,
OLED_CMD
);

245 
	`OLED_WR_By
(0x30,
OLED_CMD
);

247 
	`OLED_WR_By
(0xA4,
OLED_CMD
);

248 
	`OLED_WR_By
(0xA6,
OLED_CMD
);

249 
	`OLED_WR_By
(0xAF,
OLED_CMD
);

251 
	`OLED_Cˬ
();

252 
	}
}

	@src/quad/drivers/OLED/oled.h

1 #ide
__OLED_H


2 
	#__OLED_H


	)

4 
	~"io.h
"

6 
	sedCfig_s
 {

7 
ioTag_t
 
	mRST
;

8 
ioTag_t
 
	mDC
;

9 
ioTag_t
 
	mSCL
;

10 
ioTag_t
 
	mSDA
;

11 }
	tedCfig_t
;

14 
OLED_WR_By
(
ut8_t
 
d
,ut8_
cmd
);

15 
OLED_Diy_On
();

16 
OLED_Diy_Off
();

17 
OLED_Reesh_Gm
();

18 
edIn
(
edCfig_t
 *
edCfig
);

19 
OLED_Cˬ
();

20 
OLED_DwPot
(
ut8_t
 
x
, ut8_
y
, ut8_
t
);

21 
OLED_ShowCh
(
ut8_t
 
x
, ut8_
y
, ut8_
chr
, ut8_
size
, ut8_
mode
);

22 
OLED_ShowNumb
(
ut8_t
 
x
, ut8_
y
, 
ut32_t
 
num
, ut8_
n
, ut8_
size
);

23 
OLED_ShowSg
(
ut8_t
 
x
,ut8_
y
,cڡ ut8_*
p
);

	@src/quad/drivers/OLED/oledfont.h

1 #ide
__OLEDFONT_H


2 
	#__OLEDFONT_H


	)

8 cڡ 
	ged_asc2_1206
[95][12]={

105 cڡ 
	ged_asc2_1608
[95][16]={

	@src/quad/drivers/RCCTypes.h

1 #ide
__RCCTYPES_H


2 
	#__RCCTYPES_H


	)

4 
	~<dt.h
>

6 
ut8_t
 
	tRccPhTag_t
;

	@src/quad/drivers/accgyro.h

1 #ide
__ACCGYRO_H


2 
	#__ACCGYRO_H


	)

4 
	~"exti.h
"

5 
	~"axis.h
"

6 
	~"ns.h
"

7 
	~"accgyro_mpu.h
"

9 
	#GYRO_LPF_256HZ
 0

	)

10 
	#GYRO_LPF_188HZ
 1

	)

11 
	#GYRO_LPF_98HZ
 2

	)

12 
	#GYRO_LPF_42HZ
 3

	)

13 
	#GYRO_LPF_20HZ
 4

	)

14 
	#GYRO_LPF_10HZ
 5

	)

15 
	#GYRO_LPF_5HZ
 6

	)

16 
	#GYRO_LPF_NONE
 7

	)

19 
	mGYRO_RATE_1_kHz
,

20 
	mGYRO_RATE_8_kHz
,

21 
	mGYRO_RATE_32_kHz
,

22 }
	tgyroReKHz_e
;

24 
	sgyroDev_s
 {

25 
nsGyroInFuncP
 
	m
;

26 
nsGyroRdFuncP
 
	mad
;

27 
nsGyroRdDaFuncP
 
	madTemtu
;

28 
nsGyroIruStusFuncP
 
	mtStus
;

29 
nsGyroUpdeFuncP
 
	mupde
;

30 
extiClbackRec_t
 
	mexti
;

31 
	ms
;

32 vީ
t16_t
 
	mgyroADCRaw
[
XYZ_AXIS_COUNT
];

33 vީ
t16_t
 
	mmtuRaw
;

34 
bo
 
	mlibtiFg
;

35 
ut8_t
 
	mf
;

36 
gyroReKHz_e
 
	mgyroReKHz
;

37 
ut8_t
 
	mmpuDividDrs
;

38 vީ
bo
 
	mdaRdy
;

39 
ns_ign_e
 
	mgyroAlign
;

40 
mpuDeiResu_t
 
	mmpuDeiResu
;

41 cڡ 
extiCfig_t
 *
	mmpuIExtiCfig
;

42 
mpuCfiguti_t
 
	mmpuCfiguti
;

43 }
	tgyroDev_t
;

45 
	saccDev_s
 {

46 
nsAccInFuncP
 
	m
;

47 
nsAccRdFuncP
 
	mad
;

48 
ut16_t
 
	macc_1G
;

49 
t16_t
 
	mADCRaw
[
XYZ_AXIS_COUNT
];

50 
	mvisiCode
;

51 
ns_ign_e
 
	maccAlign
;

52 
mpuDeiResu_t
 
	mmpuDeiResu
;

53 
mpuCfiguti_t
 
	mmpuCfiguti
;

54 }
	taccDev_t
;

	@src/quad/drivers/accgyro_i2c_mpu9250.c

2 
	~<dbo.h
>

3 
	~"accgyro_i2c_mpu9250.h
"

4 
	~"accgyro_i_mpu9250.h
"

5 
	~"accgyro_mpu.h
"

6 
	~"gyro_sync.h
"

7 
	~"syem.h
"

9 
	~<dio.h
>

11 
	$mpu9250I2CGyroIn
(
gyroDev_t
 *
gyro
)

14 
	`mpuGyroIn
(
gyro
);

16 
gyro
->
mpuCfiguti
.
	`wre
(
MPU_RA_PWR_MGMT_1
, 0x80);

17 
	`day
(100);

18 
gyro
->
mpuCfiguti
.
	`wre
(
MPU_RA_PWR_MGMT_1
, 0x03);

19 
gyro
->
mpuCfiguti
.
	`wre
(
MPU_RA_SMPLRT_DIV
, 
	`gyroMPU6xxxGDividDrs
(gyro));

20 
	`day
(15);

21 
gyro
->
mpuCfiguti
.
	`wre
(
MPU_RA_CONFIG
, gyro->
f
);

22 
gyro
->
mpuCfiguti
.
	`wre
(
MPU_RA_GYRO_CONFIG
, 
INV_FSR_2000DPS
 << 3);

28 
gyro
->
mpuCfiguti
.
	`wre
(
MPU_RA_ACCEL_CONFIG
, 
INV_FSR_16G
 << 3);

30 
gyro
->
mpuCfiguti
.
	`wre
(
MPU_RA_INT_PIN_CFG
,

33 #ifde
USE_MPU_DATA_READY_SIGNAL


34 
gyro
->
mpuCfiguti
.
	`wre
(
MPU_RA_INT_ENABLE
, 
MPU_RF_DATA_RDY_EN
);

37 
	}
}

39 
bo
 
	$mpu9250I2CGyroDe
(
gyroDev_t
 *
gyro
)

42 i(
gyro
->
mpuDeiResu
.
ns
 !
MPU_9250_I2C
) {

43  
l
;

46 
gyro
->

 = 
mpu9250I2CGyroIn
;

47 
gyro
->
ad
 = 
mpuGyroRd
;

48 
gyro
->
tStus
 = 
mpuCheckDaRdy
;

51 
gyro
->
s
 = 1.0f / 16.4f;

53  
ue
;

54 
	}
}

56 
	$mpu9250AccIn
(
accDev_t
 *
acc
)

58 
acc
->
acc_1G
 = 512 * 4;

59 
	}
}

61 
bo
 
	$mpu9250I2CAccDe
(
accDev_t
 *
acc
)

63 i(
acc
->
mpuDeiResu
.
ns
 !
MPU_9250_I2C
) {

64  
l
;

67 
acc
->

 = 
mpu9250AccIn
;

68 
acc
->
ad
 = 
mpuAccRd
;

69  
ue
;

70 
	}
}

	@src/quad/drivers/accgyro_i2c_mpu9250.h

1 #ide
__ACCGYRO_I2C_MPU9250_H


2 
	#__ACCGYRO_I2C_MPU9250_H


	)

4 
	~"accgyro.h
"

6 
bo
 
mpu9250I2CGyroDe
(
gyroDev_t
 *
gyro
);

7 
bo
 
mpu9250I2CAccDe
(
accDev_t
 *
acc
);

	@src/quad/drivers/accgyro_mpu.c

2 
	~<dt.h
>

3 
	~<dbo.h
>

4 
	~"accgyro.h
"

5 
	~"accgyro_i_mpu9250.h
"

6 
	~"bus_i2c.h
"

7 
	~"syem.h
"

8 
	~"rg.h
"

9 
	~"uts.h
"

10 
	~"axis.h
"

11 
	~"nvic.h
"

13 #ide
MPU_I2C_INSTANCE


14 
	#MPU_I2C_INSTANCE
 
I2C_DEVICE


16 

	)

17 
	#MPU_ADDRESS
 0x68

	)

20 
	#MPUx0x0_WHO_AM_I_CONST
 (0x68)

21 
	#MPU9250_WHO_AM_I_CONST
 (0x71)

22 
	#MPU6500_WHO_AM_I_CONST
 (0x70)

23 

	)

24 
	#MPU_INQUIRY_MASK
 0x7E

25 

	)

27 
	~<dio.h
>

29 
mpuRetFuncP
 
	gmpuRet
;

31 #ifde
USE_I2C


32 
bo
 
mpuRdRegiI2C
(
ut8_t
 
g
, ut8_
ngth
, ut8_*
da
);

33 
bo
 
mpuWreRegiI2C
(
ut8_t
 
g
, ut8_
da
);

36 #ifde
USE_SPI


37 
bo
 
	$deSPISssAndUpdeDeiResu
(
gyroDev_t
 *
gyro
)

39 #ifde
USE_GYRO_SPI_MPU9250


41 i(
	`mpu9250SpiDe
()) {

43 
gyro
->
mpuDeiResu
.
ns
 = 
MPU_9250_SPI
;

44 
gyro
->
mpuCfiguti
.
gyroRdXRegi
 = 
MPU_RA_GYRO_XOUT_H
;

45 
gyro
->
mpuCfiguti
.
mtuRdRegi
 = 
MPU_RA_TEMP_OUT_H
;

46 
gyro
->
mpuCfiguti
.
ad
 = 
mpu9250RdRegi
;

47 
gyro
->
mpuCfiguti
.
owRd
 = 
mpu9250SlowRdRegi
;

48 
gyro
->
mpuCfiguti
.
wre
 = 
mpu9250WreRegi
;

49 
gyro
->
mpuCfiguti
.
vifyWre
 = 
vifyMPU9250WreRegi
;

50 
gyro
->
mpuCfiguti
.
t
 = 
mpu9250RetGyro
;

51  
ue
;

57 
	`UNUSED
(
gyro
);

58  
l
;

59 
	}
}

62 
mpuDeiResu_t
 *
	$mpuDe
(
gyroDev_t
 *
gyro
)

64 
bo
 
ack
;

65 
ut8_t
 
sig
;

68 
	`day
(35);

70 #ide
USE_I2C


71 
ack
 = 
l
;

72 
sig
 = 0;

75 
ack
 = 
	`mpuRdRegiI2C
(
MPU_RA_WHO_AM_I
, 1, &
sig
);

78 i(
ack
) {

79 #ifde
USE_I2C


80 
gyro
->
mpuCfiguti
.
ad
 = 
mpuRdRegiI2C
;

81 
gyro
->
mpuCfiguti
.
wre
 = 
mpuWreRegiI2C
;

85 #ifde
USE_SPI


88 
bo
 
deedSpiSs
 = 
	`deSPISssAndUpdeDeiResu
(
gyro
);

90 
	`UNUSED
(
deedSpiSs
);

92  &
gyro
->
mpuDeiResu
;

96 
gyro
->
mpuCfiguti
.
gyroRdXRegi
 = 
MPU_RA_GYRO_XOUT_H
;

97 
gyro
->
mpuCfiguti
.
mtuRdRegi
 = 
MPU_RA_TEMP_OUT_H
;

105 i(
sig
 =
MPUx0x0_WHO_AM_I_CONST
) {

107 
gyro
->
mpuDeiResu
.
ns
 = 
MPU_60x0
;

109 }i((
sig
 =
MPU9250_WHO_AM_I_CONST
|| (sig =
MPU9250_WHO_AM_I_CONST_ALT
)) {

111 
gyro
->
mpuDeiResu
.
ns
 = 
MPU_9250_I2C
;

114  &
gyro
->
mpuDeiResu
;

115 
	}
}

117 #ifde
USE_I2C


118 
bo
 
	$mpuRdRegiI2C
(
ut8_t
 
g
, ut8_
ngth
, ut8_*
da
)

120 
bo
 
ack
 = 
	`i2cRd
(
MPU_ADDRESS
, 
g
, 
ngth
, 
da
);

122  
ack
;

123 
	}
}

125 
bo
 
	$mpuWreRegiI2C
(
ut8_t
 
g
, ut8_
da
)

127 
bo
 
ack
 = 
	`i2cWre
(
MPU_ADDRESS
, 
g
, 
da
);

128  
ack
;

129 
	}
}

133 #i
defed
(
MPU_INT_EXTI
)

134 
	$mpuIExtiHdr
(
extiClbackRec_t
 *
cb
)

136 #ifde
DEBUG_MPU_DATA_READY_INTERRUPT


137 
ut32_t
 
ϡCdAtUs
 = 0;

138 cڡ 
ut32_t
 
nowUs
 = 
	`mios
();

139 
	`tf
("nowU-aCdAtUs: %u, %s, %d\r\n", (
ut16_t
)(
nowUs
 - 
ϡCdAtUs
));

140 
ϡCdAtUs
 = 
nowUs
;

142 
gyroDev_t
 *
gyro
 = 
	`cڏ_of
(
cb
, gyroDev_t, 
exti
);

143 
gyro
->
daRdy
 = 
ue
;

144 i(
gyro
->
upde
) {

145 
gyro
->
	`upde
(gyro);

147 #ifde
DEBUG_MPU_DATA_READY_INTERRUPT


148 cڡ 
ut32_t
 
now2Us
 = 
	`mios
();

149 
	`tf
("now2U-owUs: %u, %s, %d\r\n", (
ut16_t
)(
now2Us
 - 
nowUs
));

151 
	}
}

154 
	$mpuIExtiIn
(
gyroDev_t
 *
gyro
)

156 #i
	`defed
(
MPU_INT_EXTI
)

157 i(!
gyro
->
mpuIExtiCfig
) {

161 
IO_t
 
mpuIIO
 = 
	`IOGByTag
(
gyro
->
mpuIExtiCfig
->
g
);

163 #ifde
ENSURE_MPU_DATA_READY_IS_LOW


164 
ut8_t
 
us
 = 
	`IORd
(
mpuIIO
);

165 i(
us
) {

171 
	`IOIn
(
mpuIIO
, 
OWNER_MPU_EXTI
, 0);

172 
	`IOCfigGPIO
(
mpuIIO
, 
IOCFG_IN_FLOATING
);

174 
	`EXTIHdrIn
(&
gyro
->
exti
, 
mpuIExtiHdr
);

175 
	`EXTICfig
(
mpuIIO
, &
gyro
->
exti
, 
NVIC_PRIO_MPU_INT_EXTI
, 
EXTI_Trigg_Risg
);

176 
	`EXTIEb
(
mpuIIO
, 
ue
);

179 
	`UNUSED
(
gyro
);

181 
	}
}

183 
	$mpuGyroIn
(
gyroDev_s
 *
gyro
)

185 
	`mpuIExtiIn
(
gyro
);

186 
	}
}

188 
bo
 
	$mpuTemtuRd
(
gyroDev_t
 *
gyro
)

190 
ut8_t
 
da
[2];

192 cڡ 
bo
 
ack
 = 
gyro
->
mpuCfiguti
.
	`ad
(gyro->mpuCfiguti.
mtuRdRegi
, 2, 
da
);

193 i(!
ack
) {

194  
l
;

197 
gyro
->
mtuRaw
 = (
t16_t
)((
da
[0] << 8) | data[1]);

199  
ue
;

200 
	}
}

202 
bo
 
	$mpuGyroRd
(
gyroDev_t
 *
gyro
)

204 
ut8_t
 
da
[6];

206 cڡ 
bo
 
ack
 = 
gyro
->
mpuCfiguti
.
	`ad
(gyro->mpuCfiguti.
gyroRdXRegi
, 6, 
da
);

208 i(!
ack
) {

209  
l
;

218 
gyro
->
gyroADCRaw
[
X
] = (
t16_t
)((
da
[0] << 8) | data[1]);

219 
gyro
->
gyroADCRaw
[
Y
] = (
t16_t
)((
da
[2] << 8) | data[3]);

220 
gyro
->
gyroADCRaw
[
Z
] = (
t16_t
)((
da
[4] << 8) | data[5]);

226  
ue
;

227 
	}
}

229 
bo
 
	$mpuCheckDaRdy
(
gyroDev_t
 *
gyro
)

231 
bo
 
t
;

233 i(
gyro
->
daRdy
) {

234 
t
 = 
ue
;

235 
gyro
->
daRdy
 = 
l
;

237 
t
 = 
l
;

240  
t
;

241 
	}
}

243 
bo
 
	$mpuAccRd
(
accDev_t
 *
acc
)

245 
ut8_t
 
da
[6];

247 
bo
 
ack
 = 
acc
->
mpuCfiguti
.
	`ad
(
MPU_RA_ACCEL_XOUT_H
, 6, 
da
);

248 i(!
ack
) {

249  
l
;

253 
acc
->
ADCRaw
[
X
] = (
t16_t
)((
da
[0] << 8) | data[1]);

254 
acc
->
ADCRaw
[
Y
] = (
t16_t
)((
da
[2] << 8) | data[3]);

255 
acc
->
ADCRaw
[
Z
] = (
t16_t
)((
da
[4] << 8) | data[5]);

257  
ue
;

258 
	}
}

	@src/quad/drivers/accgyro_mpu.h

1 #ide
__ACCGYRO_MPU_H


2 
	#__ACCGYRO_MPU_H


	)

4 
	~<dt.h
>

5 
	~<dbo.h
>

6 
	~"rg.h
"

8 #i
defed
(
USE_GYRO_SPI_MPU9250
)

9 
	#GYRO_USES_SPI


	)

18 
	#MPU_RA_XG_OFFS_TC
 0x00

19 
	#MPU_RA_YG_OFFS_TC
 0x01

20 
	#MPU_RA_ZG_OFFS_TC
 0x02

21 
	#MPU_RA_X_FINE_GAIN
 0x03

22 
	#MPU_RA_Y_FINE_GAIN
 0x04

23 
	#MPU_RA_Z_FINE_GAIN
 0x05

24 
	#MPU_RA_XA_OFFS_H
 0x06

25 
	#MPU_RA_XA_OFFS_L_TC
 0x07

	)

26 
	#MPU_RA_YA_OFFS_H
 0x08

27 
	#MPU_RA_YA_OFFS_L_TC
 0x09

	)

28 
	#MPU_RA_ZA_OFFS_H
 0x0A

29 
	#MPU_RA_ZA_OFFS_L_TC
 0x0B

	)

30 
	#MPU_RA_PRODUCT_ID
 0x0C

31 
	#MPU_RA_XG_OFFS_USRH
 0x13

32 
	#MPU_RA_XG_OFFS_USRL
 0x14

	)

33 
	#MPU_RA_YG_OFFS_USRH
 0x15

34 
	#MPU_RA_YG_OFFS_USRL
 0x16

	)

35 
	#MPU_RA_ZG_OFFS_USRH
 0x17

36 
	#MPU_RA_ZG_OFFS_USRL
 0x18

	)

37 
	#MPU_RA_SMPLRT_DIV
 0x19

	)

38 
	#MPU_RA_CONFIG
 0x1A

	)

39 
	#MPU_RA_GYRO_CONFIG
 0x1B

	)

40 
	#MPU_RA_ACCEL_CONFIG
 0x1C

	)

41 
	#MPU_RA_FF_THR
 0x1D

	)

42 
	#MPU_RA_FF_DUR
 0x1E

	)

43 
	#MPU_RA_MOT_THR
 0x1F

	)

44 
	#MPU_RA_MOT_DUR
 0x20

	)

45 
	#MPU_RA_ZRMOT_THR
 0x21

	)

46 
	#MPU_RA_ZRMOT_DUR
 0x22

	)

47 
	#MPU_RA_FIFO_EN
 0x23

	)

48 
	#MPU_RA_I2C_MST_CTRL
 0x24

	)

49 
	#MPU_RA_I2C_SLV0_ADDR
 0x25

	)

50 
	#MPU_RA_I2C_SLV0_REG
 0x26

	)

51 
	#MPU_RA_I2C_SLV0_CTRL
 0x27

	)

52 
	#MPU_RA_I2C_SLV1_ADDR
 0x28

	)

53 
	#MPU_RA_I2C_SLV1_REG
 0x29

	)

54 
	#MPU_RA_I2C_SLV1_CTRL
 0x2A

	)

55 
	#MPU_RA_I2C_SLV2_ADDR
 0x2B

	)

56 
	#MPU_RA_I2C_SLV2_REG
 0x2C

	)

57 
	#MPU_RA_I2C_SLV2_CTRL
 0x2D

	)

58 
	#MPU_RA_I2C_SLV3_ADDR
 0x2E

	)

59 
	#MPU_RA_I2C_SLV3_REG
 0x2F

	)

60 
	#MPU_RA_I2C_SLV3_CTRL
 0x30

	)

61 
	#MPU_RA_I2C_SLV4_ADDR
 0x31

	)

62 
	#MPU_RA_I2C_SLV4_REG
 0x32

	)

63 
	#MPU_RA_I2C_SLV4_DO
 0x33

	)

64 
	#MPU_RA_I2C_SLV4_CTRL
 0x34

	)

65 
	#MPU_RA_I2C_SLV4_DI
 0x35

	)

66 
	#MPU_RA_I2C_MST_STATUS
 0x36

	)

67 
	#MPU_RA_INT_PIN_CFG
 0x37

	)

68 
	#MPU_RA_INT_ENABLE
 0x38

	)

69 
	#MPU_RA_DMP_INT_STATUS
 0x39

	)

70 
	#MPU_RA_INT_STATUS
 0x3A

	)

71 
	#MPU_RA_ACCEL_XOUT_H
 0x3B

	)

72 
	#MPU_RA_ACCEL_XOUT_L
 0x3C

	)

73 
	#MPU_RA_ACCEL_YOUT_H
 0x3D

	)

74 
	#MPU_RA_ACCEL_YOUT_L
 0x3E

	)

75 
	#MPU_RA_ACCEL_ZOUT_H
 0x3F

	)

76 
	#MPU_RA_ACCEL_ZOUT_L
 0x40

	)

77 
	#MPU_RA_TEMP_OUT_H
 0x41

	)

78 
	#MPU_RA_TEMP_OUT_L
 0x42

	)

79 
	#MPU_RA_GYRO_XOUT_H
 0x43

	)

80 
	#MPU_RA_GYRO_XOUT_L
 0x44

	)

81 
	#MPU_RA_GYRO_YOUT_H
 0x45

	)

82 
	#MPU_RA_GYRO_YOUT_L
 0x46

	)

83 
	#MPU_RA_GYRO_ZOUT_H
 0x47

	)

84 
	#MPU_RA_GYRO_ZOUT_L
 0x48

	)

85 
	#MPU_RA_EXT_SENS_DATA_00
 0x49

	)

86 
	#MPU_RA_MOT_DETECT_STATUS
 0x61

	)

87 
	#MPU_RA_I2C_SLV0_DO
 0x63

	)

88 
	#MPU_RA_I2C_SLV1_DO
 0x64

	)

89 
	#MPU_RA_I2C_SLV2_DO
 0x65

	)

90 
	#MPU_RA_I2C_SLV3_DO
 0x66

	)

91 
	#MPU_RA_I2C_MST_DELAY_CTRL
 0x67

	)

92 
	#MPU_RA_SIGNAL_PATH_RESET
 0x68

	)

93 
	#MPU_RA_MOT_DETECT_CTRL
 0x69

	)

94 
	#MPU_RA_USER_CTRL
 0x6A

	)

95 
	#MPU_RA_PWR_MGMT_1
 0x6B

	)

96 
	#MPU_RA_PWR_MGMT_2
 0x6C

	)

97 
	#MPU_RA_BANK_SEL
 0x6D

	)

98 
	#MPU_RA_MEM_START_ADDR
 0x6E

	)

99 
	#MPU_RA_MEM_R_W
 0x6F

	)

100 
	#MPU_RA_DMP_CFG_1
 0x70

	)

101 
	#MPU_RA_DMP_CFG_2
 0x71

	)

102 
	#MPU_RA_FIFO_COUNTH
 0x72

	)

103 
	#MPU_RA_FIFO_COUNTL
 0x73

	)

104 
	#MPU_RA_FIFO_R_W
 0x74

	)

105 
	#MPU_RA_WHO_AM_I
 0x75

	)

108 
	mMPU_NONE
,

109 
	mMPU_60x0
,

110 
	mMPU_9250_I2C
,

111 
	mMPU_9250_SPI


112 }
	tdeedMPUSs_e
;

115 
	mMPU_HALF_RESOLUTION
,

116 
	mMPU_FULL_RESOLUTION


117 }
	tmpu6050Resuti_e
;

119 
	smpuDeiResu_s
 {

120 
deedMPUSs_e
 
	mns
;

121 
mpu6050Resuti_e
 
	msuti
;

122 }
	tmpuDeiResu_t
;

124 
	$bo
 (*
	tmpuRdRegiFunc
)(
	tut8_t
 
	tg
, ut8_
	tngth
, ut8_*
	tda
);

125 
	$bo
 (*
	tmpuWreRegiFunc
)(
	tut8_t
 
	tg
, ut8_
	tda
);

126 (*
	tmpuRetFuncP
)();

128 
mpuRetFuncP
 
mpuRet
;

130 
	smpuCfiguti_s
 {

131 
mpuRdRegiFunc
 
ad
;

132 
mpuWreRegiFunc
 
wre
;

133 
mpuRdRegiFunc
 
owRd
;

134 
mpuWreRegiFunc
 
vifyWre
;

135 
mpuRetFuncP
 
t
;

136 
ut8_t
 
gyroRdXRegi
;

137 
ut8_t
 
mtuRdRegi
;

138 }
	tmpuCfiguti_t
;

140 
	egyro_f_e
 {

141 
INV_FSR_250DPS
 = 0,

142 
INV_FSR_500DPS
,

143 
INV_FSR_1000DPS
,

144 
INV_FSR_2000DPS
,

145 
NUM_GYRO_FSR


148 
	efchoi_b
 {

149 
FCB_DISABLED
 = 0,

150 
FCB_8800_32
,

151 
FCB_3600_32


154 
	eock_l_e
 {

155 
INV_CLK_INTERNAL
 = 0,

156 
INV_CLK_PLL
,

157 
NUM_CLK


160 
	eacl_f_e
 {

161 
INV_FSR_2G
 = 0,

162 
INV_FSR_4G
,

163 
INV_FSR_8G
,

164 
INV_FSR_16G
,

165 
NUM_ACCEL_FSR


168 
gyroDev_s
;

169 
accDev_s
;

170 
	`mpuGyroIn
(
gyroDev_s
 *
gyro
);

171 
mpuDeiResu_t
 *
	`mpuDe
(
gyroDev_s
 *
gyro
);

172 
bo
 
	`mpuTemtuRd
(
gyroDev_s
 *
gyro
);

173 
bo
 
	`mpuGyroRd
(
gyroDev_s
 *
gyro
);

174 
bo
 
	`mpuAccRd
(
accDev_s
 *
acc
);

175 
bo
 
	`mpuCheckDaRdy
(
gyroDev_s
 *
gyro
);

	@src/quad/drivers/accgyro_mpu6050.c

2 
	~<dbo.h
>

3 
	~"accgyro_mpu6050.h
"

4 
	~"accgyro_i_mpu9250.h
"

5 
	~"accgyro_mpu.h
"

6 
	~"gyro_sync.h
"

7 
	~"syem.h
"

9 
	~<dio.h
>

11 
	$mpu6050GyroIn
(
gyroDev_t
 *
gyro
)

14 
	`mpuGyroIn
(
gyro
);

16 
gyro
->
mpuCfiguti
.
	`wre
(
MPU_RA_PWR_MGMT_1
, 0x80);

17 
	`day
(100);

18 
gyro
->
mpuCfiguti
.
	`wre
(
MPU_RA_PWR_MGMT_1
, 0x03);

19 
gyro
->
mpuCfiguti
.
	`wre
(
MPU_RA_SMPLRT_DIV
, 
	`gyroMPU6xxxGDividDrs
(gyro));

20 
	`day
(15);

21 
gyro
->
mpuCfiguti
.
	`wre
(
MPU_RA_CONFIG
, gyro->
f
);

22 
gyro
->
mpuCfiguti
.
	`wre
(
MPU_RA_GYRO_CONFIG
, 
INV_FSR_2000DPS
 << 3);

28 
gyro
->
mpuCfiguti
.
	`wre
(
MPU_RA_ACCEL_CONFIG
, 
INV_FSR_16G
 << 3);

30 
gyro
->
mpuCfiguti
.
	`wre
(
MPU_RA_INT_PIN_CFG
,

33 #ifde
USE_MPU_DATA_READY_SIGNAL


34 
gyro
->
mpuCfiguti
.
	`wre
(
MPU_RA_INT_ENABLE
, 
MPU_RF_DATA_RDY_EN
);

36 
	}
}

38 
bo
 
	$mpu6050GyroDe
(
gyroDev_t
 *
gyro
)

41 i(
gyro
->
mpuDeiResu
.
ns
 !
MPU_60x0
) {

42  
l
;

45 
gyro
->

 = 
mpu6050GyroIn
;

46 
gyro
->
ad
 = 
mpuGyroRd
;

47 
gyro
->
tStus
 = 
mpuCheckDaRdy
;

50 
gyro
->
s
 = 1.0f / 16.4f;

52  
ue
;

53 
	}
}

55 
	$mpu6050AccIn
(
accDev_t
 *
acc
)

57 
acc
->
mpuDeiResu
.
suti
) {

58 
MPU_HALF_RESOLUTION
:

59 
acc
->
acc_1G
 = 256 * 4;

62 
MPU_FULL_RESOLUTION
:

63 
acc
->
acc_1G
 = 512 * 4;

66 
	}
}

68 
bo
 
	$mpu6050AccDe
(
accDev_t
 *
acc
)

71 i(
acc
->
mpuDeiResu
.
ns
 !
MPU_60x0
) {

73  
l
;

76 
acc
->

 = 
mpu6050AccIn
;

77 
acc
->
ad
 = 
mpuAccRd
;

78 
acc
->
visiCode
 = (acc->
mpuDeiResu
.
suti
 =
MPU_HALF_RESOLUTION
 ? 'o' : 'n');

80  
ue
;

81 
	}
}

	@src/quad/drivers/accgyro_mpu6050.h

1 #ide
__ACCGYRO_MPU6050_H


2 
	#__ACCGYRO_MPU6050_H


	)

4 
	~"accgyro.h
"

6 
bo
 
mpu6050GyroDe
(
gyroDev_t
 *
gyro
);

7 
bo
 
mpu6050AccDe
(
accDev_t
 *
acc
);

	@src/quad/drivers/accgyro_spi_mpu9250.c

2 
	~"accgyro_mpu.h
"

3 
	~"accgyro_i_mpu9250.h
"

4 
	~"gyro_sync.h
"

5 
	~"rg.h
"

6 
	~"io.h
"

7 
	~"bus_i.h
"

8 
	~"syem.h
"

10 
	~<dio.h
>

12 #ifde
USE_SPI


14 
IO_t
 
	gmpuSpi9250CsP
 = 
IO_NONE
;

16 
bo
 
	gmpuSpi9250InDe
 = 
l
;

18 
ut8_t
 
	gmpuDeed
 = 
MPU_NONE
;

20 
	#ENABLE_MPU9250
 
	`IOLo
(
mpuSpi9250CsP
);

	)

21 
	#DISABLE_MPU9250
 
	`IOHi
(
mpuSpi9250CsP
);

	)

23 
	$mpu9250RetGyro
()

26 
	`mpu9250WreRegi
(
MPU_RA_PWR_MGMT_1
, 
MPU9250_BIT_RESET
);

27 
	`day
(150);

28 
	}
}

30 
bo
 
	$mpu9250WreRegi
(
ut8_t
 
g
, ut8_
da
)

33 
ENABLE_MPU9250
;

34 
	`dayMiocds
(1);

35 
	`iTnsrBy
(
MPU9250_SPI_INSTANCE
, 
g
);

36 
	`iTnsrBy
(
MPU9250_SPI_INSTANCE
, 
da
);

37 
DISABLE_MPU9250
;

38 
	`dayMiocds
(1);

40  
ue
;

41 
	}
}

43 
bo
 
	$mpu9250RdRegi
(
ut8_t
 
g
, ut8_
ngth
, ut8_*
da
)

45 
ENABLE_MPU9250
;

46 
	`iTnsrBy
(
MPU9250_SPI_INSTANCE
, 
g
 | 0x80);

47 
	`iTnsr
(
MPU9250_SPI_INSTANCE
, 
da
, 
NULL
, 
ngth
);

48 
DISABLE_MPU9250
;

50  
ue
;

51 
	}
}

53 
bo
 
	$mpu9250SlowRdRegi
(
ut8_t
 
g
, ut8_
ngth
, ut8_*
da
)

55 
ENABLE_MPU9250
;

56 
	`dayMiocds
(1);

57 
	`iTnsrBy
(
MPU9250_SPI_INSTANCE
, 
g
 | 0x80);

58 
	`iTnsr
(
MPU9250_SPI_INSTANCE
, 
da
, 
NULL
, 
ngth
);

59 
DISABLE_MPU9250
;

60 
	`dayMiocds
(1);

62  
ue
;

63 
	}
}

65 
bo
 
	$vifyMPU9250WreRegi
(
ut8_t
 
g
, ut8_
da
)

67 
ut8_t
 

;

68 
ut8_t
 
msRemag
 = 20;

72 
	`mpu9250WreRegi
(
g
, 
da
);

73 
	`dayMiocds
(100);

77 
	`mpu9250SlowRdRegi
(
g
, 1, &

);

79 i(

 =
da
) {

80  
ue
;

85 
	`mpu9250WreRegi
(
g
, 
da
);

86 
	`dayMiocds
(100);

88 } 
msRemag
--);

90  
l
;

91 
	}
}

93 
	$mpu9250AccAndGyroIn
(
gyroDev_t
 *
gyro
)

95 i(
mpuSpi9250InDe
) {

99 
	`iSDivis
(
MPU9250_SPI_INSTANCE
, 
SPI_CLOCK_INITIALISATION
);

102 
	`mpu9250WreRegi
(
MPU_RA_PWR_MGMT_1
, 
MPU9250_BIT_RESET
);

103 
	`day
(50);

106 i(!
	`vifyMPU9250WreRegi
(
MPU_RA_PWR_MGMT_1
, 
INV_CLK_PLL
)) {

120 cڡ 
ut8_t
 
GyroCfigDa
 = 
gyro
->
gyroReKHz
 > 
GYRO_RATE_8_kHz
 ? (
INV_FSR_2000DPS
 << 3 | 
FCB_3600_32
: (INV_FSR_2000DPS << 3 | 
FCB_DISABLED
);

122 i(!
	`vifyMPU9250WreRegi
(
MPU_RA_GYRO_CONFIG
, 
GyroCfigDa
)) {

129 i(
gyro
->
f
 == 4) {

130 i(!
	`vifyMPU9250WreRegi
(
MPU_RA_CONFIG
, 1)) {

133 }i(
gyro
->
f
 < 4) {

134 i(!
	`vifyMPU9250WreRegi
(
MPU_RA_CONFIG
, 7)) {

138 }i(
gyro
->
f
 > 4) {

139 i(!
	`vifyMPU9250WreRegi
(
MPU_RA_CONFIG
, 0)) {

145 i(!
	`vifyMPU9250WreRegi
(
MPU_RA_SMPLRT_DIV
, 
	`gyroMPU6xxxGDividDrs
(
gyro
))) {

150 i(!
	`vifyMPU9250WreRegi
(
MPU_RA_ACCEL_CONFIG
, 
INV_FSR_8G
 << 3)) {

156 i(!
	`vifyMPU9250WreRegi
(
MPU_RA_INT_PIN_CFG
, 0 << 7 | 0 << 6 | 0 << 5 | 1 << 4 | 0 << 3 | 0 << 2 | 1 << 1 | 0 << 0)) {

160 #i
	`defed
(
USE_MPU_DATA_READY_SIGNAL
)

162 i(!
	`vifyMPU9250WreRegi
(
MPU_RA_INT_ENABLE
, 0x01)) {

168 
	`iSDivis
(
MPU9250_SPI_INSTANCE
, 
SPI_CLOCK_FAST
);

170 
mpuSpi9250InDe
 = 
ue
;

171 
	}
}

173 
	$mpu9250SpiGyroIn
(
gyroDev_t
 *
gyro
)

175 
	`mpuGyroIn
(
gyro
);

177 
	`mpu9250AccAndGyroIn
(
gyro
);

179 
	`iRetECou
(
MPU9250_SPI_INSTANCE
);

181 
	`iSDivis
(
MPU9250_SPI_INSTANCE
, 
SPI_CLOCK_FAST
);

183 
	`mpuGyroRd
(
gyro
);

185 i((((
t8_t
)
gyro
->
gyroADCRaw
[1]=-1 && ((t8_t)gyro->gyroADCRaw[0]=-1|| 
	`iGECou
(
MPU9250_SPI_INSTANCE
) != 0) {

186 
	`iRetECou
(
MPU9250_SPI_INSTANCE
);

189 
	}
}

191 
	$mpu9250AccIn
(
accDev_t
 *
acc
)

193 
acc
->
acc_1G
 = 512 * 8;

194 
	}
}

196 
	$mpu9250SpiAccIn
(
accDev_t
 *
acc
)

198 
	`mpu9250AccIn
(
acc
);

199 
	}
}

201 
bo
 
	$mpu9250SpiDe
()

203 
ut8_t
 

;

204 
ut8_t
 
msRemag
 = 20;

206 #ifde
MPU9250_CS_PIN


207 
mpuSpi9250CsP
 = 
	`IOGByTag
(
	`IO_TAG
(
MPU9250_CS_PIN
));

214 
	`IOIn
(
mpuSpi9250CsP
, 
OWNER_MPU_CS
, 0);

215 
	`IOCfigGPIO
(
mpuSpi9250CsP
, 
SPI_IO_CS_CFG
);

220 
	`iSDivis
(
MPU9250_SPI_INSTANCE
, 
SPI_CLOCK_INITIALISATION
);

222 
	`mpu9250WreRegi
(
MPU_RA_PWR_MGMT_1
, 
MPU9250_BIT_RESET
);

225 
	`day
(150);

227 
	`mpu9250RdRegi
(
MPU_RA_WHO_AM_I
, 1, &

);

232 i((

 =
MPU9250_WHO_AM_I_CONST
|| ( =
MPU9250_WHO_AM_I_CONST_ALT
)) {

233 
mpuDeed
 = 
MPU_9250_SPI
;

237 i(!
msRemag
) {

238  
l
;

240 } 
msRemag
--);

243 
	`iSDivis
(
MPU9250_SPI_INSTANCE
, 
SPI_CLOCK_FAST
);

245  
ue
;

246 
	}
}

248 
bo
 
	$mpu9250SpiGyroDe
(
gyroDev_t
 *
gyro
)

250 i(
gyro
->
mpuDeiResu
.
ns
 !
MPU_9250_SPI
) {

251  
l
;

254 
gyro
->

 = 
mpu9250SpiGyroIn
;

255 
gyro
->
ad
 = 
mpuGyroRd
;

256 
gyro
->
adTemtu
 = 
mpuTemtuRd
;

257 
gyro
->
tStus
 = 
mpuCheckDaRdy
;

260 
gyro
->
s
 = 1.0f / 16.4f;

262  
ue
;

263 
	}
}

265 
bo
 
	$mpu9250SpiAccDe
(
accDev_t
 *
acc
)

268 i(
acc
->
mpuDeiResu
.
ns
 !
mpuDeed
 || !mpuDetected) {

269  
l
;

274 
acc
->

 = 
mpu9250SpiAccIn
;

275 
acc
->
ad
 = 
mpuAccRd
;

277  
ue
;

278 
	}
}

	@src/quad/drivers/accgyro_spi_mpu9250.h

1 #ide
__ACCGYRO_SPI_MPU9250_H


2 
	#__ACCGYRO_SPI_MPU9250_H


	)

4 
	~<dbo.h
>

5 
	~"accgyro.h
"

7 
	#MPU9250_WHO_AM_I_CONST
 (0x71)

	)

8 
	#MPU9250_WHO_AM_I_CONST_ALT
 (0x73)

	)

11 
	#MPU9250_BIT_RESET
 (0x80)

	)

14 
	#MPU_RF_DATA_RDY_EN
 (1 << 0)

	)

16 
bo
 
mpu9250SpiDe
();

17 
bo
 
mpu9250SpiGyroDe
(
gyroDev_t
 *
gyro
);

18 
bo
 
mpu9250SpiAccDe
(
accDev_t
 *
acc
);

19 
bo
 
mpu9250WreRegi
(
ut8_t
 
g
, ut8_
da
);

20 
bo
 
mpu9250RdRegi
(
ut8_t
 
g
, ut8_
ngth
, ut8_*
da
);

21 
bo
 
mpu9250SlowRdRegi
(
ut8_t
 
g
, ut8_
ngth
, ut8_*
da
);

22 
bo
 
vifyMPU9250WreRegi
(
ut8_t
 
g
, ut8_
da
);

23 
mpu9250RetGyro
();

	@src/quad/drivers/bitband_i2c_soft.c

2 
	~"m32f4xx_gpio.h
"

3 
	~"m32f4xx_rcc.h
"

4 
	~"bbd_i2c_so.h
"

5 
	~"syem.h
"

7 
	$IIC_In
()

9 
GPIO_InTyDef
 
GPIO_InSuu
;

11 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOB
, 
ENABLE
);

14 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_8
 | 
GPIO_P_9
;

15 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

16 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_OD
;

18 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_2MHz
;

20 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

22 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

24 
IIC_SCL
 = 1;

25 
IIC_SDA
 = 1;

26 
	}
}

28 
	$IIC_S
()

30 
	`SDA_OUT
();

31 
IIC_SDA
 = 1;

32 
IIC_SCL
 = 1;

34 
	`dayMiocds
(4);

35 
IIC_SDA
 = 0;

37 
	`dayMiocds
(4);

38 
IIC_SCL
 = 0;

39 
	}
}

41 
	$IIC_St
()

43 
	`SDA_OUT
();

44 
IIC_SCL
 = 0;

45 
IIC_SDA
 = 0;

47 
	`dayMiocds
(4);

48 
IIC_SCL
 = 1;

49 
IIC_SDA
 = 1;

51 
	`dayMiocds
(4);

52 
	}
}

57 
ut8_t
 
	$IIC_Wa_Ack
()

59 
ut8_t
 
ucETime
 = 0;

60 
	`SDA_IN
();

61 
IIC_SDA
 = 1;

62 
	`dayMiocds
(1);

63 
IIC_SCL
 = 1;

64 
	`dayMiocds
(1);

65 
READ_SDA
) {

66 
ucETime
++;

67 i(
ucETime
 > 250) {

68 
	`IIC_St
();

72 
IIC_SCL
 = 0;

74 
	}
}

76 
	$IIC_Ack
()

78 
IIC_SCL
 = 0;

79 
	`SDA_OUT
();

80 
IIC_SDA
 = 0;

82 
	`dayMiocds
(2);

83 
IIC_SCL
 = 1;

85 
	`dayMiocds
(2);

86 
IIC_SCL
 = 0;

87 
	}
}

89 
	$IIC_NAck
()

91 
IIC_SCL
 = 0;

92 
	`SDA_OUT
();

93 
IIC_SDA
 = 1;

95 
	`dayMiocds
(2);

96 
IIC_SCL
 = 1;

98 
	`dayMiocds
(2);

99 
IIC_SCL
 = 0;

100 
	}
}

106 
	$IIC_Sd_By
(
ut8_t
 
txd
)

108 
ut8_t
 
i
;

109 
	`SDA_OUT
();

112 
IIC_SCL
 = 0;

114 
i
 = 0; i < 8; i++) {

115 
IIC_SDA
 = (
txd
 & 0x80) >> 7;

116 
txd
 <<= 1;

117 
	`dayMiocds
(2);

118 
IIC_SCL
 = 1;

119 
	`dayMiocds
(2);

120 
IIC_SCL
 = 0;

121 
	`dayMiocds
(2);

123 
	}
}

126 
ut8_t
 
	$IIC_Rd_By
(
ack
)

128 
i
, 
ive
 = 0;

129 
	`SDA_IN
();

130 
i
 = 0; i < 8; i++) {

131 
IIC_SCL
 = 0;

132 
	`dayMiocds
(2);

133 
IIC_SCL
 = 1;

134 
ive
 <<= 1;

135 i(
READ_SDA
)

136 
ive
++;

137 
	`dayMiocds
(1);

139 i(!
ack
) {

140 
	`IIC_NAck
();

142 
	`IIC_Ack
();

145  
ive
;

146 
	}
}

148 
ut8_t
 
	$IIC_Rd_By2
()

150 
i
, 
ive
 = 0;

151 
	`SDA_IN
();

152 
i
 = 0; i < 8; i++) {

153 
IIC_SCL
 = 0;

154 
	`dayMiocds
(2);

155 
IIC_SCL
 = 1;

156 
ive
 <<= 1;

157 i(
READ_SDA
)

158 
ive
++;

159 
	`dayMiocds
(1);

162  
ive
;

163 
	}
}

	@src/quad/drivers/bitband_i2c_soft.h

1 #ide
__BITBAND_I2C_SOFT_H


2 
	#__BITBAND_I2C_SOFT_H


	)

4 
	~<dt.h
>

5 
	~"m32f4xx.h
"

10 
	#BITBAND
(
addr
, 
bnum
(dd& 0xF0000000)+0x2000000+(dd&0xFFFFF)<<5)+(bnum<<2))

	)

11 
	#MEM_ADDR
(
addr
*((vީ*)ddr))

	)

12 
	#BIT_ADDR
(
addr
, 
bnum

	`MEM_ADDR
(
	`BITBAND
ddr, bnum))

	)

14 
	#GPIOB_ODR_Addr
 (
GPIOB_BASE
+20)

15 
	#GPIOB_IDR_Addr
 (
GPIOB_BASE
+16)

16 

	)

19 
	#PBout
(
n

	`BIT_ADDR
(
GPIOB_ODR_Addr
,n)

20 
	#PB
(
n

	`BIT_ADDR
(
GPIOB_IDR_Addr
,n)

21 

	)

23 
	#SDA_IN
({ 
GPIOB
->
MODER
 &= ~(3<<(9*2)); GPIOB->MODER |= 0<<9*2; }

24 
	#SDA_OUT
({ 
GPIOB
->
MODER
 &= ~(3<<(9*2)); GPIOB->MODER |= 1<<9*2;}

25 

	)

27 
	#IIC_SCL
 
	`PBout
(8)

28 
	#IIC_SDA
 
	`PBout
(9)

29 
	#READ_SDA
 
	`PB
(9)

30 

	)

32 
IIC_In
();

33 
IIC_S
();

34 
IIC_St
();

35 
IIC_Sd_By
(
ut8_t
 
txd
);

36 
ut8_t
 
IIC_Rd_By
(
ack
);

37 
ut8_t
 
IIC_Rd_By2
();

38 
ut8_t
 
IIC_Wa_Ack
();

39 
IIC_Ack
();

40 
IIC_NAck
();

	@src/quad/drivers/bluetoothSerial6.c

2 
	~<dio.h
>

3 
	~<dt.h
>

4 
	~"rl.h
"

6 
rlPt_t
 *
	gbluohSl6Pt
;

8 
	$bluohSl6In
()

10 
rlPtCfig_t
 *
rxSlTePtCfig
 = 
	`fdSlPtCfig
(
FUNCTION_RX_SERIAL
);

11 i(!
rxSlTePtCfig
)

15 
bluohSl6Pt
 = 
	`ݒSlPt
(
rxSlTePtCfig
->
idtifr
, 
FUNCTION_RX_SERIAL
, 
NULL
, 9600, 
MODE_RXTX
, 
SERIAL_NOT_INVERTED
);

17 i(!
bluohSl6Pt
)

21 
	}
}

23 
	$bluohSl6Wre
(
ut8_t
 
ch
)

25 
	`rlWre
(
bluohSl6Pt
, 
ch
);

26 
	}
}

28 
ut8_t
 
	$bluohSl6Rd
()

30  
	`rlRd
(
bluohSl6Pt
);

31 
	}
}

33 
	$bluohSl6Prt
(cڡ *
r
)

35 
	`rlPrt
(
bluohSl6Pt
, 
r
);

36 
	}
}

	@src/quad/drivers/bluetoothSerial6.h

1 #ide
__BLUETOOTHSERIAL6_H


2 
	#__BLUETOOTHSERIAL6_H


	)

4 
bluohSl6In
();

5 
bluohSl6Wre
(
ut8_t
 
ch
);

6 
ut8_t
 
bluohSl6Rd
();

7 
bluohSl6Prt
(cڡ *
r
);

	@src/quad/drivers/bus_i2c.h

1 #ide
__BUS_I2C_H


2 
	#__BUS_I2C_H


	)

4 
	~<dt.h
>

5 
	~<dbo.h
>

19 
	eI2CDevi
 {

20 
	mI2CINVALID
 = -1,

21 
	mI2CDEV_1
 = 0,

22 
	mI2CDEV_2
,

23 
	mI2CDEV_3
,

24 
	mI2CDEV_COUNT


25 }
	tI2CDevi
;

34 
i2cIn
(
I2CDevi
 
devi
);

35 
bo
 
i2cWre
(
ut8_t
 
addr
, ut8_
g
, ut8_
da
);

37 
bo
 
i2cWreBufr
(
ut8_t
 
addr
, ut8_
g
, ut8_
n
, ut8_*
da
);

41 
bo
 
i2cRd
(
ut8_t
 
addr
, ut8_
g
, ut8_
n
, ut8_*
buf
);

43 
ut16_t
 
i2cGECou
();

	@src/quad/drivers/bus_i2c_soft.c

2 
	~"m32f4xx_i2c.h
"

3 
	~"bus_i2c.h
"

4 
	~"uts.h
"

5 
	~"io.h
"

7 
	~"syem.h
"

8 
	~"dio.h
"

10 
	~"bbd_i2c_so.h
"

15 #ifde
USE_I2C


17 
IO_t
 
	gs
;

18 
IO_t
 
	gsda
;

19 vީ
ut16_t
 
	gi2cECou
 = 0;

21 
	#SCL_H
 
	`IOHi
(
s
)

	)

22 
	#SCL_L
 
	`IOLo
(
s
)

	)

24 
	#SDA_H
 
	`IOHi
(
sda
)

	)

25 
	#SDA_L
 
	`IOLo
(
sda
)

	)

27 
	#SCL_ad
 
	`IORd
(
s
)

	)

28 
	#SDA_ad
 
	`IORd
(
sda
)

	)

30 
	$I2C_day
()

32 vީ
i
 = 7;

33 
i
) {

34 
i
--;

36 
	}
}

39 
bo
 
	$I2C_S
()

41 
SDA_H
;

42 
SCL_H
;

43 
	`I2C_day
();

45 i(!
SDA_ad
) {

46  
l
;

48 
SDA_L
;

49 
	`I2C_day
();

51 i(
SDA_ad
) {

52  
l
;

54 
SDA_L
;

56 
	`I2C_day
();

58  
ue
;

59 
	}
}

62 
	$I2C_St
()

64 
SCL_L
;

65 
	`I2C_day
();

67 
SDA_L
;

68 
	`I2C_day
();

70 
SCL_H
;

71 
	`I2C_day
();

73 
SDA_H
;

74 
	`I2C_day
();

76 
	}
}

79 
	$I2C_Ack
()

81 
SCL_L
;

82 
	`I2C_day
();

83 
SDA_L
;

84 
	`I2C_day
();

85 
SCL_H
;

86 
	`I2C_day
();

87 
SCL_L
;

88 
	`I2C_day
();

89 
	}
}

92 
	$I2C_NoAck
()

94 
SCL_L
;

95 
	`I2C_day
();

96 
SDA_H
;

97 
	`I2C_day
();

98 
SCL_H
;

99 
	`I2C_day
();

100 
SCL_L
;

101 
	`I2C_day
();

102 
	}
}

105 
bo
 
	$I2C_WaAck
()

107 
SCL_L
;

108 
	`I2C_day
();

109 
SDA_H
;

110 
	`I2C_day
();

111 
SCL_H
;

112 
	`I2C_day
();

115 i(
SDA_ad
) {

117 
SCL_L
;

118  
l
;

120 
SCL_L
;

121  
ue
;

122 
	}
}

125 
	$I2C_SdBy
(
ut8_t
 
by
)

127 
ut8_t
 
i
 = 8;

128 
i
--) {

129 
SCL_L
;

130 
	`I2C_day
();

132 i(
by
 & 0x80) {

133 
SDA_H
;

135 
SDA_L
;

137 
by
 <<= 1;

138 
	`I2C_day
();

140 
SCL_H
;

141 
	`I2C_day
();

144 
SCL_L
;

145 
	}
}

147 
ut8_t
 
	$I2C_ReiveBy
()

149 
ut8_t
 
i
 = 8;

150 
ut8_t
 
by
 = 0;

152 
SDA_H
;

153 
i
--) {

154 
by
 <<= 1;

155 
SCL_L
;

156 
	`I2C_day
();

157 
SCL_H
;

158 
	`I2C_day
();

159 i(
SDA_ad
) {

160 
by
 |= 0x01;

163 
SCL_L
;

164  
by
;

165 
	}
}

167 
	$i2cIn
(
I2CDevi
 
devi
)

169 
	`UNUSED
(
devi
);

171 
s
 = 
	`IOGByTag
(
	`IO_TAG
(
SOFT_I2C_SCL
));

172 
sda
 = 
	`IOGByTag
(
	`IO_TAG
(
SOFT_I2C_SDA
));

184 
	`IOCfigGPIO
(
s
, 
IOCFG_OUT_OD
);

185 
	`IOCfigGPIO
(
sda
, 
IOCFG_OUT_OD
);

186 
	}
}

188 
bo
 
	$i2cWre
(
ut8_t
 
addr
, ut8_
g
, ut8_
da
)

193 i(!
	`I2C_S
()) {

194  
l
;

197 
	`I2C_SdBy
(
addr
 << 1 | 
I2C_Dei_Tnsmr
);

198 i(!
	`I2C_WaAck
()) {

199 
	`I2C_St
();

200 
i2cECou
++;

201  
l
;

204 
	`I2C_SdBy
(
g
);

205 
	`I2C_WaAck
();

206 
	`I2C_SdBy
(
da
);

207 
	`I2C_WaAck
();

208 
	`I2C_St
();

209  
ue
;

210 
	}
}

213 
bo
 
	$i2cWreBufr
(
ut8_t
 
addr
, ut8_
g
, ut8_
n
, ut8_*
da
)

217 
i
;

219 i(!
	`I2C_S
()) {

220 
i2cECou
++;

221  
l
;

224 
	`I2C_SdBy
(
addr
 << 1 | 
I2C_Dei_Tnsmr
);

226 i(!
	`I2C_WaAck
()) {

227 
	`I2C_St
();

228  
l
;

231 
	`I2C_SdBy
(
g
);

232 
	`I2C_WaAck
();

234 
i
 = 0; i < 
n
; i++) {

235 
	`I2C_SdBy
(
da
[
i
]);

236 i(!
	`I2C_WaAck
()) {

237 
	`I2C_St
();

238 
i2cECou
++;

239  
l
;

243 
	`I2C_St
();

244  
ue
;

245 
	}
}

247 
	$i2cWreBufr
(
ut8_t
 
addr
, ut8_
g
, ut8_
n
, ut8_*
da
)

251 
i
;

253 i(!
	`I2C_S
()) {

254 
i2cECou
++;

258 
	`I2C_SdBy
(
addr
 << 1 | 
I2C_Dei_Tnsmr
);

260 i(!
	`I2C_WaAck
()) {

261 
	`I2C_St
();

265 
	`I2C_SdBy
(
g
);

266 
	`I2C_WaAck
();

268 
i
 = 0; i < 
n
; i++) {

269 
	`I2C_SdBy
(
da
[
i
]);

270 i(!
	`I2C_WaAck
()) {

271 
	`I2C_St
();

272 
i2cECou
++;

277 
	`I2C_St
();

279 
	}
}

283 
bo
 
	$i2cRd
(
ut8_t
 
addr
, ut8_
g
, ut8_
n
, ut8_*
buf
)

288 i(!
	`I2C_S
()) {

289 
	`tf
("I2C_S faed: %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

290  
l
;

292 
	`I2C_SdBy
(
addr
 << 1 | 
I2C_Dei_Tnsmr
);

293 i(!
	`I2C_WaAck
()) {

294 
	`tf
("I2C_WaAck faed: %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

295 
	`I2C_St
();

296 
i2cECou
++;

297  
l
;

299 
	`I2C_SdBy
(
g
);

300 
	`I2C_WaAck
();

301 
	`I2C_S
();

302 
	`I2C_SdBy
(
addr
 << 1 | 
I2C_Dei_Reiv
);

303 
	`I2C_WaAck
();

304 
n
) {

305 *
buf
 = 
	`I2C_ReiveBy
();

306 i(
n
 == 1) {

307 
	`I2C_NoAck
();

309 
	`I2C_Ack
();

311 
buf
++;

312 
n
--;

314 
	`I2C_St
();

315  
ue
;

316 
	}
}

318 
	$i2cRd
(
ut8_t
 
addr
, ut8_
g
, ut8_
n
, ut8_*
buf
)

323 i(!
	`I2C_S
()) {

324 
	`tf
("I2C_S faed: %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

327 
	`I2C_SdBy
(
addr
 << 1 | 
I2C_Dei_Tnsmr
);

328 i(!
	`I2C_WaAck
()) {

329 
	`tf
("I2C_WaAck faed: %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

330 
	`I2C_St
();

331 
i2cECou
++;

334 
	`I2C_SdBy
(
g
);

335 
	`I2C_WaAck
();

336 
	`I2C_S
();

337 
	`I2C_SdBy
(
addr
 << 1 | 
I2C_Dei_Reiv
);

338 
	`I2C_WaAck
();

339 
n
) {

340 *
buf
 = 
	`I2C_ReiveBy
();

341 i(
n
 == 1) {

342 
	`I2C_NoAck
();

344 
	`I2C_Ack
();

346 
buf
++;

347 
n
--;

349 
	`I2C_St
();

351 
	}
}

354 
ut16_t
 
	$i2cGECou
()

356  
i2cECou
;

357 
	}
}

	@src/quad/drivers/bus_spi.c

2 
	~"bus_i.h
"

3 
	~"rcc.h
"

4 
	~"m32f4xx_i.h
"

5 
	~"m32f4xx_gpio.h
"

8 
	~"dio.h
"

9 
	~"uts.h
"

10 
	~"ioIm.h
"

12 #ifde
USE_SPI


13 
iDevi_t
 
	giHdweM
[] = {

15 { .
dev
 = 
SPI1
, .
	gnss
 = (
ut8_t
)
IO_NONE
, .
	gsck
 = 
IO_TAG
(
SPI1_SCK_PIN
), .
	gmiso
 = IO_TAG(
SPI1_MISO_PIN
), .
	gmosi
 = IO_TAG(
SPI1_MOSI_PIN
), .
	grcc
 = 
RCC_APB2
(SPI1), .
	gaf
 = 
GPIO_AF_SPI1
, 
	gl
 },

23 
SPIDevi
 
	$iDeviByIn
(
SPI_TyDef
 *

)

25 i(

 =
SPI1
)

26  
SPIDEV_1
;

28 i(

 =
SPI2
)

29  
SPIDEV_2
;

31 i(

 =
SPI3
)

32  
SPIDEV_3
;

34  
SPIINVALID
;

35 
	}
}

37 
	$iInDevi
(
SPIDevi
 
devi
)

39 
iDevi_t
 *
i
 = &(
iHdweM
[
devi
]);

42 
	`tf
("i->dev: 0x%x\r\n", (
ut32_t
)
i
->
dev
);

43 
	`tf
("i->nss: %u\r\n", 
i
->
nss
);

44 
	`tf
("i->sck: %u\r\n", 
i
->
sck
);

45 
	`tf
("i->miso: %u\r\n", 
i
->
miso
);

46 
	`tf
("i->mosi: %u\r\n", 
i
->
mosi
);

47 
	`tf
("RCC_APB2 << 5: 0x%x\r\n", (
ut32_t
)(2 << 5));

48 
	`tf
("LOG2_32BIT(mask): 0x%x\r\n", (
ut32_t
)
	`LOG2_32BIT
(0x4000));

49 
	`tf
("i->rcc: 0x%x\r\n", 
i
->
rcc
);

50 
	`tf
("i->af: %u\r\n", 
i
->
af
);

54 
	`RCC_ClockCmd
(
i
->
rcc
, 
ENABLE
);

55 
	`RCC_RetCmd
(
i
->
rcc
, 
ENABLE
);

58 
ioRec_t
 *
ioRecSpiSck
 = 
	`IO_Rec
(
	`IOGByTag
(
i
->
sck
));

59 
	`tf
("ioRecSpiSck->gpio: 0x%x\r\n", (
ut32_t
)
ioRecSpiSck
->
gpio
);

60 
	`tf
("ioRecSpiSck->p: %u\r\n", 
ioRecSpiSck
->
p
);

62 
ioRec_t
 *
ioRecSpiMiso
 = 
	`IO_Rec
(
	`IOGByTag
(
i
->
miso
));

63 
	`tf
("ioRecSpiMiso->gpio: 0x%x\r\n", (
ut32_t
)
ioRecSpiMiso
->
gpio
);

64 
	`tf
("ioRecSpiMiso->p: %u\r\n", 
ioRecSpiMiso
->
p
);

66 
ioRec_t
 *
ioRecSpiMosi
 = 
	`IO_Rec
(
	`IOGByTag
(
i
->
mosi
));

67 
	`tf
("ioRecSpiMosi->gpio: 0x%x\r\n", (
ut32_t
)
ioRecSpiMosi
->
gpio
);

68 
	`tf
("ioRecSpiMosi->p: %u\r\n", 
ioRecSpiMosi
->
p
);

71 
	`IOIn
(
	`IOGByTag
(
i
->
sck
), 
OWNER_SPI_SCK
, 
	`RESOURCE_INDEX
(
devi
));

72 
	`IOIn
(
	`IOGByTag
(
i
->
miso
), 
OWNER_SPI_MISO
, 
	`RESOURCE_INDEX
(
devi
));

73 
	`IOIn
(
	`IOGByTag
(
i
->
mosi
), 
OWNER_SPI_MOSI
, 
	`RESOURCE_INDEX
(
devi
));

76 
	`tf
("ioRecSpiSck->owr: %u\r\n", 
ioRecSpiSck
->
owr
);

77 
	`tf
("ioRecSpiSck->dex: %u\r\n", 
ioRecSpiSck
->
dex
);

78 
	`tf
("ioRecSpiMiso->owr: %u\r\n", 
ioRecSpiMiso
->
owr
);

79 
	`tf
("ioRecSpiMiso->dex: %u\r\n", 
ioRecSpiMiso
->
dex
);

80 
	`tf
("ioRecSpiMosi->owr: %u\r\n", 
ioRecSpiMosi
->
owr
);

81 
	`tf
("ioRecSpiMosi->dex: %u\r\n", 
ioRecSpiMosi
->
dex
);

83 
	`tf
("%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

87 
	`IOCfigGPIOAF
(
	`IOGByTag
(
i
->
sck
), 
SPI_IO_AF_CFG
, spi->
af
);

88 
	`IOCfigGPIOAF
(
	`IOGByTag
(
i
->
miso
), 
SPI_IO_AF_MISO_CFG
, spi->
af
);

89 
	`IOCfigGPIOAF
(
	`IOGByTag
(
i
->
mosi
), 
SPI_IO_AF_MOSI_CFG
, spi->
af
);

95 i(
i
->
nss
) {

96 
	`IOIn
(
	`IOGByTag
(
i
->
nss
), 
OWNER_SPI_CS
, 
	`RESOURCE_INDEX
(
devi
));

97 
	`IOCfigGPIOAF
(
	`IOGByTag
(
i
->
nss
), 
SPI_IO_CS_CFG
, spi->
af
);

98 
	`tf
("%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

103 
	`SPI_I2S_DeIn
(
i
->
dev
);

105 
SPI_InTyDef
 
iIn
;

106 
iIn
.
SPI_Mode
 = 
SPI_Mode_Ma
;

107 
iIn
.
SPI_Dei
 = 
SPI_Dei_2Les_FuDuex
;

108 
iIn
.
SPI_DaSize
 = 
SPI_DaSize_8b
;

109 
iIn
.
SPI_NSS
 = 
SPI_NSS_So
;

110 
iIn
.
SPI_FB
 = 
SPI_FB_MSB
;

111 
iIn
.
SPI_CRCPynoml
 = 7;

112 
iIn
.
SPI_BaudRePsr
 = 
SPI_BaudRePsr_8
;

122 i(
i
->
adgEdge
) {

123 
iIn
.
SPI_CPOL
 = 
SPI_CPOL_Low
;

124 
iIn
.
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

127 
iIn
.
SPI_CPOL
 = 
SPI_CPOL_High
;

128 
iIn
.
SPI_CPHA
 = 
SPI_CPHA_2Edge
;

132 
	`SPI_In
(
i
->
dev
, &
iIn
);

133 
	`SPI_Cmd
(
i
->
dev
, 
ENABLE
);

135 i(
i
->
nss
) {

142 
	`IOHi
(
	`IOGByTag
(
i
->
nss
));

145 
	}
}

147 
bo
 
	$iIn
(
SPIDevi
 
devi
)

149 
devi
) {

150 
SPIINVALID
:

151  
l
;

152 
SPIDEV_1
:

153 #ifde
USE_SPI_DEVICE_1


155 
	`iInDevi
(
devi
);

156  
ue
;

160 
SPIDEV_2
:

161 #ifde
USE_SPI_DEVICE_2


163 
	`iInDevi
(
devi
);

164  
ue
;

168 
SPIDEV_3
:

169 #ifde
USE_SPI_DEVICE_3


171 
	`iInDevi
(
devi
);

172  
ue
;

176 
SPIDEV_4
:

177 #ifde
USE_SPI_DEVICE_4


179  
ue
;

185  
l
;

186 
	}
}

188 
	$iSDivis
(
SPI_TyDef
 *

, 
ut16_t
 
divis
)

190 
	#BR_CLEAR_MASK
 0xFFC7

191 

	)

192 
ut16_t
 
mpRegi
;

195 
	`SPI_Cmd
(

, 
DISABLE
);

199 
mpRegi
 = 

->
CR1
;

202 
divis
) {

204 
mpRegi
 &
BR_CLEAR_MASK
;

205 
mpRegi
 |
SPI_BaudRePsr_2
;

209 
mpRegi
 &
BR_CLEAR_MASK
;

210 
mpRegi
 |
SPI_BaudRePsr_4
;

214 
mpRegi
 &
BR_CLEAR_MASK
;

215 
mpRegi
 |
SPI_BaudRePsr_8
;

219 
mpRegi
 &
BR_CLEAR_MASK
;

220 
mpRegi
 |
SPI_BaudRePsr_16
;

224 
mpRegi
 &
BR_CLEAR_MASK
;

225 
mpRegi
 |
SPI_BaudRePsr_32
;

229 
mpRegi
 &
BR_CLEAR_MASK
;

230 
mpRegi
 |
SPI_BaudRePsr_64
;

234 
mpRegi
 &
BR_CLEAR_MASK
;

235 
mpRegi
 |
SPI_BaudRePsr_128
;

239 
mpRegi
 &
BR_CLEAR_MASK
;

240 
mpRegi
 |
SPI_BaudRePsr_256
;

244 

->
CR1
 = 
mpRegi
;

246 
	`SPI_Cmd
(

, 
ENABLE
);

248 
	}
}

250 
ut32_t
 
	$iTimeoutUrClback
(
SPI_TyDef
 *

)

252 
SPIDevi
 
devi
 = 
	`iDeviByIn
(

);

253 i(
devi
 =
SPIINVALID
)

255 
iHdweM
[
devi
].
rCou
++;

256  
iHdweM
[
devi
].
rCou
;

257 
	}
}

262 
bo
 
	$iIsBusBusy
(
SPI_TyDef
 *

)

264  
	`SPI_I2S_GFgStus
(

, 
SPI_I2S_FLAG_TXE
=
RESET
 || SPI_I2S_GFgStus(, 
SPI_I2S_FLAG_BSY
=
SET
;

265 
	}
}

267 
ut8_t
 
	$iTnsrBy
(
SPI_TyDef
 *

, 
ut8_t
 
da
)

269 
ut16_t
 
iTimeout
 = 1000;

274 
	`SPI_I2S_GFgStus
(

, 
SPI_I2S_FLAG_TXE
=
RESET
) {

276 i((
iTimeout
--) == 0)

277  
	`iTimeoutUrClback
(

);

282 
	`SPI_I2S_SdDa
(

, 
da
);

284 
iTimeout
 = 1000;

286 
	`SPI_I2S_GFgStus
(

, 
SPI_I2S_FLAG_RXNE
=
RESET
) {

287 i((
iTimeout
--) == 0)

288  
	`iTimeoutUrClback
(

);

291  ((
ut8_t
)
	`SPI_I2S_ReiveDa
(

));

292 
	}
}

295 
bo
 
	$iTnsr
(
SPI_TyDef
 *

, 
ut8_t
 *
out
, cڡ ut8_*

, 
n
)

297 
ut16_t
 
iTimeout
 = 1000;

298 
ut8_t
 
b
;

300 

->
DR
;

301 
n
--) {

302 
b
 = 

 ? *(in++) : 0xFF;

310 
	`SPI_I2S_GFgStus
(

, 
SPI_I2S_FLAG_TXE
=
RESET
) {

311 i((
iTimeout
--) == 0) {

312 
	`tf
("TXimeout, %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

313  
	`iTimeoutUrClback
(

);

317 
	`SPI_I2S_SdDa
(

, 
b
);

319 
iTimeout
 = 1000;

325 
	`SPI_I2S_GFgStus
(

, 
SPI_I2S_FLAG_RXNE
=
RESET
) {

326 i((
iTimeout
--) == 0) {

327 
	`tf
("RXimeout, %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

328  
	`iTimeoutUrClback
(

);

332 
b
 = 
	`SPI_I2S_ReiveDa
(

);

334 i(
out
)

335 *(
out
++
b
;

338  
ue
;

339 
	}
}

341 
ut16_t
 
	$iGECou
(
SPI_TyDef
 *

)

343 
SPIDevi
 
devi
 = 
	`iDeviByIn
(

);

344 i(
devi
 =
SPIINVALID
)

347  
iHdweM
[
devi
].
rCou
;

348 
	}
}

350 
	$iRetECou
(
SPI_TyDef
 *

)

352 
SPIDevi
 
devi
 = 
	`iDeviByIn
(

);

353 i(
devi
 !
SPIINVALID
) {

354 
iHdweM
[
devi
].
rCou
 = 0;

356 
	}
}

	@src/quad/drivers/bus_spi.h

1 #ide
__BUS_SPI_H


2 
	#__BUS_SPI_H


	)

4 
	~<dt.h
>

5 
	~<dbo.h
>

6 
	~"m32f4xx.h
"

7 
	~"io.h
"

8 
	~"RCCTys.h
"

9 
	~"fm.h
"

11 #i
defed
(
STM32F4
)

12 
	#SPI_IO_AF_CFG
 
	`IO_CONFIG
(
GPIO_Mode_AF
, 
GPIO_Sed_50MHz
, 
GPIO_OTy_PP
, 
GPIO_PuPd_NOPULL
)

	)

13 
	#SPI_IO_AF_SCK_CFG
 
	`IO_CONFIG
(
GPIO_Mode_AF
, 
GPIO_Sed_50MHz
, 
GPIO_OTy_PP
, 
GPIO_PuPd_UP
)

	)

15 
	#SPI_IO_AF_MISO_CFG
 
	`IO_CONFIG
(
GPIO_Mode_AF
, 
GPIO_Sed_50MHz
, 
GPIO_OTy_PP
, 
GPIO_PuPd_UP
)

	)

16 
	#SPI_IO_AF_MOSI_CFG
 
	`IO_CONFIG
(
GPIO_Mode_AF
, 
GPIO_Sed_50MHz
, 
GPIO_OTy_PP
, 
GPIO_PuPd_UP
)

	)

17 
	#SPI_IO_CS_CFG
 
	`IO_CONFIG
(
GPIO_Mode_OUT
, 
GPIO_Sed_50MHz
, 
GPIO_OTy_PP
, 
GPIO_PuPd_NOPULL
)

	)

20 
	eSPIDevi
 {

21 
	mSPIINVALID
 = -1,

22 
	mSPIDEV_1
 = 0,

23 
	mSPIDEV_2
,

24 
	mSPIDEV_3
,

25 
	mSPIDEV_4


26 } 
	tSPIDevi
;

28 
	sSPIDevi_s
 {

29 
SPI_TyDef
 *
	mdev
;

30 
ioTag_t
 
	mnss
;

31 
ioTag_t
 
	msck
;

32 
ioTag_t
 
	mmosi
;

33 
ioTag_t
 
	mmiso
;

34 
RccPhTag_t
 
	mrcc
;

35 
ut8_t
 
	maf
;

36 vީ
ut16_t
 
	mrCou
;

37 
bo
 
	madgEdge
;

43 } 
	tiDevi_t
;

49 
	mSPI_CLOCK_INITIALISATION
 = 256,

50 #i
defed
(
STM32F4
)

51 
	mSPI_CLOCK_SLOW
 = 128,

52 
	mSPI_CLOCK_STANDARD
 = 8,

53 
	mSPI_CLOCK_FAST
 = 4,

54 
	mSPI_CLOCK_ULTRAFAST
 = 2

56 } 
	tSPIClockDivid_e
;

58 
bo
 
iIn
(
SPIDevi
 
devi
);

59 
iSDivis
(
SPI_TyDef
 *

, 
ut16_t
 
divis
);

60 
bo
 
iIsBusBusy
(
SPI_TyDef
 *

);

61 
ut8_t
 
iTnsrBy
(
SPI_TyDef
 *

, ut8_
da
);

62 
bo
 
iTnsr
(
SPI_TyDef
 *

, 
ut8_t
 *
out
, cڡ ut8_*

, 
n
);

63 
ut16_t
 
iGECou
(
SPI_TyDef
 *

);

64 
iRetECou
(
SPI_TyDef
 *

);

	@src/quad/drivers/button.c

2 
	~<dlib.h
>

3 
	~<rg.h
>

4 
	~"io.h
"

5 
	~"d.h
"

6 
	~"bu.h
"

7 
	~"exti.h
"

8 
	~"nvic.h
"

9 
	~"rg.h
"

11 
IO_t
 
	gurBP
;

12 
IO_t
 
	gmodeSwchBP
;

13 
bo
 
	gbuPsd
;

15 
bu_t
 
	gbu
;

17 cڡ 
extiCfig_t
 *
	$BIExtiCfig
()

19 #i
	`defed
(
BTN_INT_EXTI
)

20 cڡ 
extiCfig_t
 
bIExtiCfig
 = { .
g
 = 
	`IO_TAG
(
USER_BUTTON_PIN
) };

21  &
bIExtiCfig
;

23  
NULL
;

25 
	}
}

27 #i
defed
(
BTN_INT_EXTI
)

28 
	$bIExtiHdr
(
extiClbackRec_t
 *
cb
)

31 
bu
.
dev
.
bPsd
 = 
ue
;

32 
	}
}

35 
bo
 
	$bIExtiIn
(
buDev_t
 *
dev
)

37 #i
	`defed
(
BTN_INT_EXTI
)

38 i(!
dev
->
bIExtiCfig
) {

39  
l
;

42 
IO_t
 
bIIO
 = 
	`IOGByTag
(
dev
->
bIExtiCfig
->
g
);

43 
	`IOIn
(
bIIO
, 
OWNER_BUTTON
, 0);

44 
	`IOCfigGPIO
(
bIIO
, 
IOCFG_IPD
);

48 
	`EXTIHdrIn
(&
dev
->
exti
, 
bIExtiHdr
);

50 
	`EXTICfig
(
bIIO
, &
dev
->
exti
, 
NVIC_PRIO_USRBTN_EXTI
, 
EXTI_Trigg_Flg
);

51 
	`EXTIEb
(
bIIO
, 
ue
);

55  
ue
;

56 
	}
}

58 
bo
 
	$buIn
()

60 
	`memt
(&
bu
, 0, (button));

61 
bu
.
dev
.
bIExtiCfig
 = 
	`BIExtiCfig
();

62 i(!
	`bIExtiIn
(&
bu
.
dev
)) {

63  
l
;

66  
ue
;

67 
	}
}

69 
	$urBPlIn
()

71 
urBP
 = 
	`IOGByTag
(
	`IO_TAG
(
USER_BUTTON_PIN
));

72 
	`IOIn
(
urBP
, 
OWNER_SYSTEM
, 0);

73 
	`IOCfigGPIO
(
urBP
, 
IOCFG_IPD
);

74 
	}
}

76 
	$urBPlOps
()

78 
buPsd
 = 
	`IORd
(
urBP
);

80 i(
buPsd
) {

81 
LED3_ON
;

82 
LED4_ON
;

83 
LED5_ON
;

84 
LED6_ON
;

86 
LED3_OFF
;

87 
LED4_OFF
;

88 
LED5_OFF
;

89 
LED6_OFF
;

91 
	}
}

94 
	$modeSwchBPlIn
(
bu_t
 *
buModeSwchCfig
)

96 
modeSwchBP
 = 
	`IOGByTag
(
buModeSwchCfig
->
bP
);

97 
	`IOIn
(
modeSwchBP
, 
OWNER_BUTTON
, 0);

98 
	`IOCfigGPIO
(
modeSwchBP
, 
IOCFG_IPD
);

99 
	}
}

	@src/quad/drivers/button.h

1 #ide
__BUTTON_H


2 
	#__BUTTON_H


	)

4 
	~"exti.h
"

6 
	#USER_BUTTON_PIN
 
PA0


7 

	)

8 
	sbuDev_s
 {

9 
extiClbackRec_t
 
	mexti
;

10 cڡ 
extiCfig_t
 *
	mbIExtiCfig
;

11 
bo
 
	mbPsd
;

12 }
	tbuDev_t
;

14 
	sbu_s
 {

15 
ioTag_t
 
	mbP
;

16 
buDev_t
 
	mdev
;

17 }
	tbu_t
;

19 
bu_t
 
bu
;

22 
bo
 
buIn
();

23 
urBPlIn
();

24 
urBPlOps
();

27 
modeSwchBPlIn
(
bu_s
 *
buModeSwchCfig
);

	@src/quad/drivers/compassDev.h

1 #ide
__COMPASSDEV_H


2 
	#__COMPASSDEV_H


	)

4 
	~"ns.h
"

6 
	smagDev_s
 {

7 
nsInFuncP
 
	m
;

8 
nsRdFuncP
 
	mad
;

9 
ns_ign_e
 
	mmagAlign
;

10 }
	tmagDev_t
;

	@src/quad/drivers/dma.h

1 #ide
__DMA_H


2 
	#__DMA_H


	)

4 
	~<dt.h
>

5 
	~<dbo.h
>

6 
	~"m32f4xx.h
"

7 
	~"sour.h
"

9 
	gdmaChlDest_s
;

10 (*
	tdmaClbackHdrFuncP
)(
	tdmaChlDest_s
 *
	tchlDest
);

12 
	sdmaChlDest_s
 {

13 
DMA_TyDef
 *
dma
;

14 
DMA_Sm_TyDef
 *
am
;

15 
dmaClbackHdrFuncP
 
qHdrClback
;

16 
ut8_t
 
agsShi
;

17 
IRQn_Ty
 
qN
;

18 
ut32_t
 
rcc
;

19 
ut32_t
 
urPam
;

20 
sourOwr_e
 
owr
;

21 
ut8_t
 
sourIndex
;

22 }
	tdmaChlDest_t
;

25 
DMA1_ST0_HANDLER
 = 0,

26 
DMA1_ST1_HANDLER
,

27 
DMA1_ST2_HANDLER
,

28 
DMA1_ST3_HANDLER
,

29 
DMA1_ST4_HANDLER
,

30 
DMA1_ST5_HANDLER
,

31 
DMA1_ST6_HANDLER
,

32 
DMA1_ST7_HANDLER
,

33 
DMA2_ST0_HANDLER
,

34 
DMA2_ST1_HANDLER
,

35 
DMA2_ST2_HANDLER
,

36 
DMA2_ST3_HANDLER
,

37 
DMA2_ST4_HANDLER
,

38 
DMA2_ST5_HANDLER
,

39 
DMA2_ST6_HANDLER
,

40 
DMA2_ST7_HANDLER
,

41 
DMA_MAX_DESCRIPTORS


42 } 
	tdmaIdtifr_e
;

44 
	#DEFINE_DMA_CHANNEL
(
d
, 
s
, 
f
, 
i
, 
r
{.
dma
 = d, .
am
 = s, .
qHdrClback
 = 
NULL
, .
agsShi
 = f, .
qN
 = i, .
rcc
 =, .
urPam
 = 0, .
owr
 = 0, .
sourIndex
 = 0
	}

	)
}

45 
	#DEFINE_DMA_IRQ_HANDLER
(
d
, 
s
, 
i

DMA
 ## d ## 
_Sm
 ## s ## 
	`_IRQHdr
({\

	)

46 i(
	gdmaDests
[
i
].
	gqHdrClback
)\

47 
	gdmaDests
[
i
].
qHdrClback
(&
dmaDests
[i]);\

50 
dmaIdtifr_e
 
dmaGIdtifr
(cڡ 
DMA_Sm_TyDef
 *
am
);

51 
dmaIn
(
dmaIdtifr_e
 
idtifr
, 
sourOwr_e
 
owr
, 
ut8_t
 
sourIndex
);

	@src/quad/drivers/dma_stm32f4xx.c

2 
	~<dio.h
>

3 
	~"fm.h
"

4 
	~"dma.h
"

11 
dmaChlDest_t
 
	gdmaDests
[
DMA_MAX_DESCRIPTORS
] = {

12 
DEFINE_DMA_CHANNEL
(
DMA1
, 
DMA1_Sm0
, 0, 
DMA1_Sm0_IRQn
, 
RCC_AHB1Ph_DMA1
),

13 
DEFINE_DMA_CHANNEL
(
DMA1
, 
DMA1_Sm1
, 6, 
DMA1_Sm1_IRQn
, 
RCC_AHB1Ph_DMA1
),

14 
DEFINE_DMA_CHANNEL
(
DMA1
, 
DMA1_Sm2
, 16, 
DMA1_Sm2_IRQn
, 
RCC_AHB1Ph_DMA1
),

15 
DEFINE_DMA_CHANNEL
(
DMA1
, 
DMA1_Sm3
, 22, 
DMA1_Sm3_IRQn
, 
RCC_AHB1Ph_DMA1
),

16 
DEFINE_DMA_CHANNEL
(
DMA1
, 
DMA1_Sm4
, 32, 
DMA1_Sm4_IRQn
, 
RCC_AHB1Ph_DMA1
),

17 
DEFINE_DMA_CHANNEL
(
DMA1
, 
DMA1_Sm5
, 38, 
DMA1_Sm5_IRQn
, 
RCC_AHB1Ph_DMA1
),

18 
DEFINE_DMA_CHANNEL
(
DMA1
, 
DMA1_Sm6
, 48, 
DMA1_Sm6_IRQn
, 
RCC_AHB1Ph_DMA1
),

19 
DEFINE_DMA_CHANNEL
(
DMA1
, 
DMA1_Sm7
, 54, 
DMA1_Sm7_IRQn
, 
RCC_AHB1Ph_DMA1
),

21 
DEFINE_DMA_CHANNEL
(
DMA2
, 
DMA2_Sm0
, 0, 
DMA2_Sm0_IRQn
, 
RCC_AHB1Ph_DMA2
),

22 
DEFINE_DMA_CHANNEL
(
DMA2
, 
DMA2_Sm1
, 6, 
DMA2_Sm1_IRQn
, 
RCC_AHB1Ph_DMA2
),

23 
DEFINE_DMA_CHANNEL
(
DMA2
, 
DMA2_Sm2
, 16, 
DMA2_Sm2_IRQn
, 
RCC_AHB1Ph_DMA2
),

24 
DEFINE_DMA_CHANNEL
(
DMA2
, 
DMA2_Sm3
, 22, 
DMA2_Sm3_IRQn
, 
RCC_AHB1Ph_DMA2
),

25 
DEFINE_DMA_CHANNEL
(
DMA2
, 
DMA2_Sm4
, 32, 
DMA2_Sm4_IRQn
, 
RCC_AHB1Ph_DMA2
),

26 
DEFINE_DMA_CHANNEL
(
DMA2
, 
DMA2_Sm5
, 38, 
DMA2_Sm5_IRQn
, 
RCC_AHB1Ph_DMA2
),

27 
DEFINE_DMA_CHANNEL
(
DMA2
, 
DMA2_Sm6
, 48, 
DMA2_Sm6_IRQn
, 
RCC_AHB1Ph_DMA2
),

28 
DEFINE_DMA_CHANNEL
(
DMA2
, 
DMA2_Sm7
, 54, 
DMA2_Sm7_IRQn
, 
RCC_AHB1Ph_DMA2
),

34 
	$DEFINE_DMA_IRQ_HANDLER
(1, 0, 
DMA1_ST0_HANDLER
)

35 
	$DEFINE_DMA_IRQ_HANDLER
(1, 1, 
DMA1_ST1_HANDLER
)

36 
	$DEFINE_DMA_IRQ_HANDLER
(1, 2, 
DMA1_ST2_HANDLER
)

37 
	$DEFINE_DMA_IRQ_HANDLER
(1, 3, 
DMA1_ST3_HANDLER
)

38 
	$DEFINE_DMA_IRQ_HANDLER
(1, 4, 
DMA1_ST4_HANDLER
)

39 
	$DEFINE_DMA_IRQ_HANDLER
(1, 5, 
DMA1_ST5_HANDLER
)

40 
	$DEFINE_DMA_IRQ_HANDLER
(1, 6, 
DMA1_ST6_HANDLER
)

41 
	$DEFINE_DMA_IRQ_HANDLER
(1, 7, 
DMA1_ST7_HANDLER
)

43 
	$DEFINE_DMA_IRQ_HANDLER
(2, 0, 
DMA2_ST0_HANDLER
)

44 
	$DEFINE_DMA_IRQ_HANDLER
(2, 1, 
DMA2_ST1_HANDLER
)

45 
	$DEFINE_DMA_IRQ_HANDLER
(2, 2, 
DMA2_ST2_HANDLER
)

46 
	$DEFINE_DMA_IRQ_HANDLER
(2, 3, 
DMA2_ST3_HANDLER
)

47 
	$DEFINE_DMA_IRQ_HANDLER
(2, 4, 
DMA2_ST4_HANDLER
)

48 
	$DEFINE_DMA_IRQ_HANDLER
(2, 5, 
DMA2_ST5_HANDLER
)

49 
	$DEFINE_DMA_IRQ_HANDLER
(2, 6, 
DMA2_ST6_HANDLER
)

50 
	$DEFINE_DMA_IRQ_HANDLER
(2, 7, 
DMA2_ST7_HANDLER
)

52 
dmaIdtifr_e
 
	$dmaGIdtifr
(cڡ 
DMA_Sm_TyDef
 *
am
)

54 
i
 = 0; i < 
DMA_MAX_DESCRIPTORS
; i++) {

55 i(
dmaDests
[
i
].
am
 == stream) {

56  
i
;

61 
	}
}

63 
	$dmaIn
(
dmaIdtifr_e
 
idtifr
, 
sourOwr_e
 
owr
, 
ut8_t
 
sourIndex
)

66 
	`RCC_AHB1PhClockCmd
(
dmaDests
[
idtifr
].
rcc
, 
ENABLE
);

67 
dmaDests
[
idtifr
].
owr
 = owner;

68 
dmaDests
[
idtifr
].
sourIndex
 =esourceIndex;

69 
	}
}

	@src/quad/drivers/eMPL/dmpKey.h

6 #ide
DMPKEY_H__


7 
	#DMPKEY_H__


	)

9 
	#KEY_CFG_25
 (0)

	)

10 
	#KEY_CFG_24
 (
KEY_CFG_25
 + 1)

	)

11 
	#KEY_CFG_26
 (
KEY_CFG_24
 + 1)

	)

12 
	#KEY_CFG_27
 (
KEY_CFG_26
 + 1)

	)

13 
	#KEY_CFG_21
 (
KEY_CFG_27
 + 1)

	)

14 
	#KEY_CFG_20
 (
KEY_CFG_21
 + 1)

	)

15 
	#KEY_CFG_TAP4
 (
KEY_CFG_20
 + 1)

	)

16 
	#KEY_CFG_TAP5
 (
KEY_CFG_TAP4
 + 1)

	)

17 
	#KEY_CFG_TAP6
 (
KEY_CFG_TAP5
 + 1)

	)

18 
	#KEY_CFG_TAP7
 (
KEY_CFG_TAP6
 + 1)

	)

19 
	#KEY_CFG_TAP0
 (
KEY_CFG_TAP7
 + 1)

	)

20 
	#KEY_CFG_TAP1
 (
KEY_CFG_TAP0
 + 1)

	)

21 
	#KEY_CFG_TAP2
 (
KEY_CFG_TAP1
 + 1)

	)

22 
	#KEY_CFG_TAP3
 (
KEY_CFG_TAP2
 + 1)

	)

23 
	#KEY_CFG_TAP_QUANTIZE
 (
KEY_CFG_TAP3
 + 1)

	)

24 
	#KEY_CFG_TAP_JERK
 (
KEY_CFG_TAP_QUANTIZE
 + 1)

	)

25 
	#KEY_CFG_DR_INT
 (
KEY_CFG_TAP_JERK
 + 1)

	)

26 
	#KEY_CFG_AUTH
 (
KEY_CFG_DR_INT
 + 1)

	)

27 
	#KEY_CFG_TAP_SAVE_ACCB
 (
KEY_CFG_AUTH
 + 1)

	)

28 
	#KEY_CFG_TAP_CLEAR_STICKY
 (
KEY_CFG_TAP_SAVE_ACCB
 + 1)

	)

29 
	#KEY_CFG_FIFO_ON_EVENT
 (
KEY_CFG_TAP_CLEAR_STICKY
 + 1)

	)

30 
	#KEY_FCFG_ACCEL_INPUT
 (
KEY_CFG_FIFO_ON_EVENT
 + 1)

	)

31 
	#KEY_FCFG_ACCEL_INIT
 (
KEY_FCFG_ACCEL_INPUT
 + 1)

	)

32 
	#KEY_CFG_23
 (
KEY_FCFG_ACCEL_INIT
 + 1)

	)

33 
	#KEY_FCFG_1
 (
KEY_CFG_23
 + 1)

	)

34 
	#KEY_FCFG_3
 (
KEY_FCFG_1
 + 1)

	)

35 
	#KEY_FCFG_2
 (
KEY_FCFG_3
 + 1)

	)

36 
	#KEY_CFG_3D
 (
KEY_FCFG_2
 + 1)

	)

37 
	#KEY_CFG_3B
 (
KEY_CFG_3D
 + 1)

	)

38 
	#KEY_CFG_3C
 (
KEY_CFG_3B
 + 1)

	)

39 
	#KEY_FCFG_5
 (
KEY_CFG_3C
 + 1)

	)

40 
	#KEY_FCFG_4
 (
KEY_FCFG_5
 + 1)

	)

41 
	#KEY_FCFG_7
 (
KEY_FCFG_4
 + 1)

	)

42 
	#KEY_FCFG_FSCALE
 (
KEY_FCFG_7
 + 1)

	)

43 
	#KEY_FCFG_AZ
 (
KEY_FCFG_FSCALE
 + 1)

	)

44 
	#KEY_FCFG_6
 (
KEY_FCFG_AZ
 + 1)

	)

45 
	#KEY_FCFG_LSB4
 (
KEY_FCFG_6
 + 1)

	)

46 
	#KEY_CFG_12
 (
KEY_FCFG_LSB4
 + 1)

	)

47 
	#KEY_CFG_14
 (
KEY_CFG_12
 + 1)

	)

48 
	#KEY_CFG_15
 (
KEY_CFG_14
 + 1)

	)

49 
	#KEY_CFG_16
 (
KEY_CFG_15
 + 1)

	)

50 
	#KEY_CFG_18
 (
KEY_CFG_16
 + 1)

	)

51 
	#KEY_CFG_6
 (
KEY_CFG_18
 + 1)

	)

52 
	#KEY_CFG_7
 (
KEY_CFG_6
 + 1)

	)

53 
	#KEY_CFG_4
 (
KEY_CFG_7
 + 1)

	)

54 
	#KEY_CFG_5
 (
KEY_CFG_4
 + 1)

	)

55 
	#KEY_CFG_2
 (
KEY_CFG_5
 + 1)

	)

56 
	#KEY_CFG_3
 (
KEY_CFG_2
 + 1)

	)

57 
	#KEY_CFG_1
 (
KEY_CFG_3
 + 1)

	)

58 
	#KEY_CFG_EXTERNAL
 (
KEY_CFG_1
 + 1)

	)

59 
	#KEY_CFG_8
 (
KEY_CFG_EXTERNAL
 + 1)

	)

60 
	#KEY_CFG_9
 (
KEY_CFG_8
 + 1)

	)

61 
	#KEY_CFG_ORIENT_3
 (
KEY_CFG_9
 + 1)

	)

62 
	#KEY_CFG_ORIENT_2
 (
KEY_CFG_ORIENT_3
 + 1)

	)

63 
	#KEY_CFG_ORIENT_1
 (
KEY_CFG_ORIENT_2
 + 1)

	)

64 
	#KEY_CFG_GYRO_SOURCE
 (
KEY_CFG_ORIENT_1
 + 1)

	)

65 
	#KEY_CFG_ORIENT_IRQ_1
 (
KEY_CFG_GYRO_SOURCE
 + 1)

	)

66 
	#KEY_CFG_ORIENT_IRQ_2
 (
KEY_CFG_ORIENT_IRQ_1
 + 1)

	)

67 
	#KEY_CFG_ORIENT_IRQ_3
 (
KEY_CFG_ORIENT_IRQ_2
 + 1)

	)

68 
	#KEY_FCFG_MAG_VAL
 (
KEY_CFG_ORIENT_IRQ_3
 + 1)

	)

69 
	#KEY_FCFG_MAG_MOV
 (
KEY_FCFG_MAG_VAL
 + 1)

	)

70 
	#KEY_CFG_LP_QUAT
 (
KEY_FCFG_MAG_MOV
 + 1)

	)

73 
	#KEY_CFG_ACCEL_FILTER
 (
KEY_CFG_LP_QUAT
 + 1)

	)

74 
	#KEY_CFG_MOTION_BIAS
 (
KEY_CFG_ACCEL_FILTER
 + 1)

	)

75 
	#KEY_TEMPLABEL
 (
KEY_CFG_MOTION_BIAS
 + 1)

	)

77 
	#KEY_D_0_22
 (
KEY_TEMPLABEL
 + 1)

	)

78 
	#KEY_D_0_24
 (
KEY_D_0_22
 + 1)

	)

79 
	#KEY_D_0_36
 (
KEY_D_0_24
 + 1)

	)

80 
	#KEY_D_0_52
 (
KEY_D_0_36
 + 1)

	)

81 
	#KEY_D_0_96
 (
KEY_D_0_52
 + 1)

	)

82 
	#KEY_D_0_104
 (
KEY_D_0_96
 + 1)

	)

83 
	#KEY_D_0_108
 (
KEY_D_0_104
 + 1)

	)

84 
	#KEY_D_0_163
 (
KEY_D_0_108
 + 1)

	)

85 
	#KEY_D_0_188
 (
KEY_D_0_163
 + 1)

	)

86 
	#KEY_D_0_192
 (
KEY_D_0_188
 + 1)

	)

87 
	#KEY_D_0_224
 (
KEY_D_0_192
 + 1)

	)

88 
	#KEY_D_0_228
 (
KEY_D_0_224
 + 1)

	)

89 
	#KEY_D_0_232
 (
KEY_D_0_228
 + 1)

	)

90 
	#KEY_D_0_236
 (
KEY_D_0_232
 + 1)

	)

92 
	#KEY_DMP_PREVPTAT
 (
KEY_D_0_236
 + 1)

	)

93 
	#KEY_D_1_2
 (
KEY_DMP_PREVPTAT
 + 1)

	)

94 
	#KEY_D_1_4
 (
KEY_D_1_2
 + 1)

	)

95 
	#KEY_D_1_8
 (
KEY_D_1_4
 + 1)

	)

96 
	#KEY_D_1_10
 (
KEY_D_1_8
 + 1)

	)

97 
	#KEY_D_1_24
 (
KEY_D_1_10
 + 1)

	)

98 
	#KEY_D_1_28
 (
KEY_D_1_24
 + 1)

	)

99 
	#KEY_D_1_36
 (
KEY_D_1_28
 + 1)

	)

100 
	#KEY_D_1_40
 (
KEY_D_1_36
 + 1)

	)

101 
	#KEY_D_1_44
 (
KEY_D_1_40
 + 1)

	)

102 
	#KEY_D_1_72
 (
KEY_D_1_44
 + 1)

	)

103 
	#KEY_D_1_74
 (
KEY_D_1_72
 + 1)

	)

104 
	#KEY_D_1_79
 (
KEY_D_1_74
 + 1)

	)

105 
	#KEY_D_1_88
 (
KEY_D_1_79
 + 1)

	)

106 
	#KEY_D_1_90
 (
KEY_D_1_88
 + 1)

	)

107 
	#KEY_D_1_92
 (
KEY_D_1_90
 + 1)

	)

108 
	#KEY_D_1_96
 (
KEY_D_1_92
 + 1)

	)

109 
	#KEY_D_1_98
 (
KEY_D_1_96
 + 1)

	)

110 
	#KEY_D_1_100
 (
KEY_D_1_98
 + 1)

	)

111 
	#KEY_D_1_106
 (
KEY_D_1_100
 + 1)

	)

112 
	#KEY_D_1_108
 (
KEY_D_1_106
 + 1)

	)

113 
	#KEY_D_1_112
 (
KEY_D_1_108
 + 1)

	)

114 
	#KEY_D_1_128
 (
KEY_D_1_112
 + 1)

	)

115 
	#KEY_D_1_152
 (
KEY_D_1_128
 + 1)

	)

116 
	#KEY_D_1_160
 (
KEY_D_1_152
 + 1)

	)

117 
	#KEY_D_1_168
 (
KEY_D_1_160
 + 1)

	)

118 
	#KEY_D_1_175
 (
KEY_D_1_168
 + 1)

	)

119 
	#KEY_D_1_176
 (
KEY_D_1_175
 + 1)

	)

120 
	#KEY_D_1_178
 (
KEY_D_1_176
 + 1)

	)

121 
	#KEY_D_1_179
 (
KEY_D_1_178
 + 1)

	)

122 
	#KEY_D_1_218
 (
KEY_D_1_179
 + 1)

	)

123 
	#KEY_D_1_232
 (
KEY_D_1_218
 + 1)

	)

124 
	#KEY_D_1_236
 (
KEY_D_1_232
 + 1)

	)

125 
	#KEY_D_1_240
 (
KEY_D_1_236
 + 1)

	)

126 
	#KEY_D_1_244
 (
KEY_D_1_240
 + 1)

	)

127 
	#KEY_D_1_250
 (
KEY_D_1_244
 + 1)

	)

128 
	#KEY_D_1_252
 (
KEY_D_1_250
 + 1)

	)

129 
	#KEY_D_2_12
 (
KEY_D_1_252
 + 1)

	)

130 
	#KEY_D_2_96
 (
KEY_D_2_12
 + 1)

	)

131 
	#KEY_D_2_108
 (
KEY_D_2_96
 + 1)

	)

132 
	#KEY_D_2_208
 (
KEY_D_2_108
 + 1)

	)

133 
	#KEY_FLICK_MSG
 (
KEY_D_2_208
 + 1)

	)

134 
	#KEY_FLICK_COUNTER
 (
KEY_FLICK_MSG
 + 1)

	)

135 
	#KEY_FLICK_LOWER
 (
KEY_FLICK_COUNTER
 + 1)

	)

136 
	#KEY_CFG_FLICK_IN
 (
KEY_FLICK_LOWER
 + 1)

	)

137 
	#KEY_FLICK_UPPER
 (
KEY_CFG_FLICK_IN
 + 1)

	)

138 
	#KEY_CGNOTICE_INTR
 (
KEY_FLICK_UPPER
 + 1)

	)

139 
	#KEY_D_2_224
 (
KEY_CGNOTICE_INTR
 + 1)

	)

140 
	#KEY_D_2_244
 (
KEY_D_2_224
 + 1)

	)

141 
	#KEY_D_2_248
 (
KEY_D_2_244
 + 1)

	)

142 
	#KEY_D_2_252
 (
KEY_D_2_248
 + 1)

	)

144 
	#KEY_D_GYRO_BIAS_X
 (
KEY_D_2_252
 + 1)

	)

145 
	#KEY_D_GYRO_BIAS_Y
 (
KEY_D_GYRO_BIAS_X
 + 1)

	)

146 
	#KEY_D_GYRO_BIAS_Z
 (
KEY_D_GYRO_BIAS_Y
 + 1)

	)

147 
	#KEY_D_ACC_BIAS_X
 (
KEY_D_GYRO_BIAS_Z
 + 1)

	)

148 
	#KEY_D_ACC_BIAS_Y
 (
KEY_D_ACC_BIAS_X
 + 1)

	)

149 
	#KEY_D_ACC_BIAS_Z
 (
KEY_D_ACC_BIAS_Y
 + 1)

	)

150 
	#KEY_D_GYRO_ENABLE
 (
KEY_D_ACC_BIAS_Z
 + 1)

	)

151 
	#KEY_D_ACCEL_ENABLE
 (
KEY_D_GYRO_ENABLE
 + 1)

	)

152 
	#KEY_D_QUAT_ENABLE
 (
KEY_D_ACCEL_ENABLE
 +1)

	)

153 
	#KEY_D_OUTPUT_ENABLE
 (
KEY_D_QUAT_ENABLE
 + 1)

	)

154 
	#KEY_D_CR_TIME_G
 (
KEY_D_OUTPUT_ENABLE
 + 1)

	)

155 
	#KEY_D_CR_TIME_A
 (
KEY_D_CR_TIME_G
 + 1)

	)

156 
	#KEY_D_CR_TIME_Q
 (
KEY_D_CR_TIME_A
 + 1)

	)

157 
	#KEY_D_CS_TAX
 (
KEY_D_CR_TIME_Q
 + 1)

	)

158 
	#KEY_D_CS_TAY
 (
KEY_D_CS_TAX
 + 1)

	)

159 
	#KEY_D_CS_TAZ
 (
KEY_D_CS_TAY
 + 1)

	)

160 
	#KEY_D_CS_TGX
 (
KEY_D_CS_TAZ
 + 1)

	)

161 
	#KEY_D_CS_TGY
 (
KEY_D_CS_TGX
 + 1)

	)

162 
	#KEY_D_CS_TGZ
 (
KEY_D_CS_TGY
 + 1)

	)

163 
	#KEY_D_CS_TQ0
 (
KEY_D_CS_TGZ
 + 1)

	)

164 
	#KEY_D_CS_TQ1
 (
KEY_D_CS_TQ0
 + 1)

	)

165 
	#KEY_D_CS_TQ2
 (
KEY_D_CS_TQ1
 + 1)

	)

166 
	#KEY_D_CS_TQ3
 (
KEY_D_CS_TQ2
 + 1)

	)

169 
	#KEY_CPASS_BIAS_X
 (
KEY_D_CS_TQ3
 + 1)

	)

170 
	#KEY_CPASS_BIAS_Y
 (
KEY_CPASS_BIAS_X
 + 1)

	)

171 
	#KEY_CPASS_BIAS_Z
 (
KEY_CPASS_BIAS_Y
 + 1)

	)

172 
	#KEY_CPASS_MTX_00
 (
KEY_CPASS_BIAS_Z
 + 1)

	)

173 
	#KEY_CPASS_MTX_01
 (
KEY_CPASS_MTX_00
 + 1)

	)

174 
	#KEY_CPASS_MTX_02
 (
KEY_CPASS_MTX_01
 + 1)

	)

175 
	#KEY_CPASS_MTX_10
 (
KEY_CPASS_MTX_02
 + 1)

	)

176 
	#KEY_CPASS_MTX_11
 (
KEY_CPASS_MTX_10
 + 1)

	)

177 
	#KEY_CPASS_MTX_12
 (
KEY_CPASS_MTX_11
 + 1)

	)

178 
	#KEY_CPASS_MTX_20
 (
KEY_CPASS_MTX_12
 + 1)

	)

179 
	#KEY_CPASS_MTX_21
 (
KEY_CPASS_MTX_20
 + 1)

	)

180 
	#KEY_CPASS_MTX_22
 (
KEY_CPASS_MTX_21
 + 1)

	)

183 
	#KEY_DMP_TAPW_MIN
 (
KEY_CPASS_MTX_22
 + 1)

	)

184 
	#KEY_DMP_TAP_THR_X
 (
KEY_DMP_TAPW_MIN
 + 1)

	)

185 
	#KEY_DMP_TAP_THR_Y
 (
KEY_DMP_TAP_THR_X
 + 1)

	)

186 
	#KEY_DMP_TAP_THR_Z
 (
KEY_DMP_TAP_THR_Y
 + 1)

	)

187 
	#KEY_DMP_SH_TH_Y
 (
KEY_DMP_TAP_THR_Z
 + 1)

	)

188 
	#KEY_DMP_SH_TH_X
 (
KEY_DMP_SH_TH_Y
 + 1)

	)

189 
	#KEY_DMP_SH_TH_Z
 (
KEY_DMP_SH_TH_X
 + 1)

	)

190 
	#KEY_DMP_ORIENT
 (
KEY_DMP_SH_TH_Z
 + 1)

	)

191 
	#KEY_D_ACT0
 (
KEY_DMP_ORIENT
 + 1)

	)

192 
	#KEY_D_ACSX
 (
KEY_D_ACT0
 + 1)

	)

193 
	#KEY_D_ACSY
 (
KEY_D_ACSX
 + 1)

	)

194 
	#KEY_D_ACSZ
 (
KEY_D_ACSY
 + 1)

	)

196 
	#KEY_X_GRT_Y_TMP
 (
KEY_D_ACSZ
 + 1)

	)

197 
	#KEY_SKIP_X_GRT_Y_TMP
 (
KEY_X_GRT_Y_TMP
 + 1)

	)

198 
	#KEY_SKIP_END_COMPARE
 (
KEY_SKIP_X_GRT_Y_TMP
 + 1)

	)

199 
	#KEY_END_COMPARE_Y_X_TMP2
 (
KEY_SKIP_END_COMPARE
 + 1)

	)

200 
	#KEY_CFG_ANDROID_ORIENT_INT
 (
KEY_END_COMPARE_Y_X_TMP2
 + 1)

	)

201 
	#KEY_NO_ORIENT_INTERRUPT
 (
KEY_CFG_ANDROID_ORIENT_INT
 + 1)

	)

202 
	#KEY_END_COMPARE_Y_X_TMP
 (
KEY_NO_ORIENT_INTERRUPT
 + 1)

	)

203 
	#KEY_END_ORIENT_1
 (
KEY_END_COMPARE_Y_X_TMP
 + 1)

	)

204 
	#KEY_END_COMPARE_Y_X
 (
KEY_END_ORIENT_1
 + 1)

	)

205 
	#KEY_END_ORIENT
 (
KEY_END_COMPARE_Y_X
 + 1)

	)

206 
	#KEY_X_GRT_Y
 (
KEY_END_ORIENT
 + 1)

	)

207 
	#KEY_NOT_TIME_MINUS_1
 (
KEY_X_GRT_Y
 + 1)

	)

208 
	#KEY_END_COMPARE_Y_X_TMP3
 (
KEY_NOT_TIME_MINUS_1
 + 1)

	)

209 
	#KEY_X_GRT_Y_TMP2
 (
KEY_END_COMPARE_Y_X_TMP3
 + 1)

	)

212 
	#KEY_D_AUTH_OUT
 (
KEY_X_GRT_Y_TMP2
 + 1)

	)

213 
	#KEY_D_AUTH_IN
 (
KEY_D_AUTH_OUT
 + 1)

	)

214 
	#KEY_D_AUTH_A
 (
KEY_D_AUTH_IN
 + 1)

	)

215 
	#KEY_D_AUTH_B
 (
KEY_D_AUTH_A
 + 1)

	)

218 
	#KEY_D_PEDSTD_BP_B
 (
KEY_D_AUTH_B
 + 1)

	)

219 
	#KEY_D_PEDSTD_HP_A
 (
KEY_D_PEDSTD_BP_B
 + 1)

	)

220 
	#KEY_D_PEDSTD_HP_B
 (
KEY_D_PEDSTD_HP_A
 + 1)

	)

221 
	#KEY_D_PEDSTD_BP_A4
 (
KEY_D_PEDSTD_HP_B
 + 1)

	)

222 
	#KEY_D_PEDSTD_BP_A3
 (
KEY_D_PEDSTD_BP_A4
 + 1)

	)

223 
	#KEY_D_PEDSTD_BP_A2
 (
KEY_D_PEDSTD_BP_A3
 + 1)

	)

224 
	#KEY_D_PEDSTD_BP_A1
 (
KEY_D_PEDSTD_BP_A2
 + 1)

	)

225 
	#KEY_D_PEDSTD_INT_THRSH
 (
KEY_D_PEDSTD_BP_A1
 + 1)

	)

226 
	#KEY_D_PEDSTD_CLIP
 (
KEY_D_PEDSTD_INT_THRSH
 + 1)

	)

227 
	#KEY_D_PEDSTD_SB
 (
KEY_D_PEDSTD_CLIP
 + 1)

	)

228 
	#KEY_D_PEDSTD_SB_TIME
 (
KEY_D_PEDSTD_SB
 + 1)

	)

229 
	#KEY_D_PEDSTD_PEAKTHRSH
 (
KEY_D_PEDSTD_SB_TIME
 + 1)

	)

230 
	#KEY_D_PEDSTD_TIML
 (
KEY_D_PEDSTD_PEAKTHRSH
 + 1)

	)

231 
	#KEY_D_PEDSTD_TIMH
 (
KEY_D_PEDSTD_TIML
 + 1)

	)

232 
	#KEY_D_PEDSTD_PEAK
 (
KEY_D_PEDSTD_TIMH
 + 1)

	)

233 
	#KEY_D_PEDSTD_TIMECTR
 (
KEY_D_PEDSTD_PEAK
 + 1)

	)

234 
	#KEY_D_PEDSTD_STEPCTR
 (
KEY_D_PEDSTD_TIMECTR
 + 1)

	)

235 
	#KEY_D_PEDSTD_WALKTIME
 (
KEY_D_PEDSTD_STEPCTR
 + 1)

	)

236 
	#KEY_D_PEDSTD_DECI
 (
KEY_D_PEDSTD_WALKTIME
 + 1)

	)

239 
	#KEY_D_HOST_NO_MOT
 (
KEY_D_PEDSTD_DECI
 + 1)

	)

242 
	#KEY_P_EIS_FIFO_FOOTER
 (
KEY_D_HOST_NO_MOT
 + 1)

	)

243 
	#KEY_P_EIS_FIFO_YSHIFT
 (
KEY_P_EIS_FIFO_FOOTER
 + 1)

	)

244 
	#KEY_P_EIS_DATA_RATE
 (
KEY_P_EIS_FIFO_YSHIFT
 + 1)

	)

245 
	#KEY_P_EIS_FIFO_XSHIFT
 (
KEY_P_EIS_DATA_RATE
 + 1)

	)

246 
	#KEY_P_EIS_FIFO_SYNC
 (
KEY_P_EIS_FIFO_XSHIFT
 + 1)

	)

247 
	#KEY_P_EIS_FIFO_ZSHIFT
 (
KEY_P_EIS_FIFO_SYNC
 + 1)

	)

248 
	#KEY_P_EIS_FIFO_READY
 (
KEY_P_EIS_FIFO_ZSHIFT
 + 1)

	)

249 
	#KEY_DMP_FOOTER
 (
KEY_P_EIS_FIFO_READY
 + 1)

	)

250 
	#KEY_DMP_INTX_HC
 (
KEY_DMP_FOOTER
 + 1)

	)

251 
	#KEY_DMP_INTX_PH
 (
KEY_DMP_INTX_HC
 + 1)

	)

252 
	#KEY_DMP_INTX_SH
 (
KEY_DMP_INTX_PH
 + 1)

	)

253 
	#KEY_DMP_AINV_SH
 (
KEY_DMP_INTX_SH
 + 1)

	)

254 
	#KEY_DMP_A_INV_XH
 (
KEY_DMP_AINV_SH
 + 1)

	)

255 
	#KEY_DMP_AINV_PH
 (
KEY_DMP_A_INV_XH
 + 1)

	)

256 
	#KEY_DMP_CTHX_H
 (
KEY_DMP_AINV_PH
 + 1)

	)

257 
	#KEY_DMP_CTHY_H
 (
KEY_DMP_CTHX_H
 + 1)

	)

258 
	#KEY_DMP_CTHZ_H
 (
KEY_DMP_CTHY_H
 + 1)

	)

259 
	#KEY_DMP_NCTHX_H
 (
KEY_DMP_CTHZ_H
 + 1)

	)

260 
	#KEY_DMP_NCTHY_H
 (
KEY_DMP_NCTHX_H
 + 1)

	)

261 
	#KEY_DMP_NCTHZ_H
 (
KEY_DMP_NCTHY_H
 + 1)

	)

262 
	#KEY_DMP_CTSQ_XH
 (
KEY_DMP_NCTHZ_H
 + 1)

	)

263 
	#KEY_DMP_CTSQ_YH
 (
KEY_DMP_CTSQ_XH
 + 1)

	)

264 
	#KEY_DMP_CTSQ_ZH
 (
KEY_DMP_CTSQ_YH
 + 1)

	)

265 
	#KEY_DMP_INTX_H
 (
KEY_DMP_CTSQ_ZH
 + 1)

	)

266 
	#KEY_DMP_INTY_H
 (
KEY_DMP_INTX_H
 + 1)

	)

267 
	#KEY_DMP_INTZ_H
 (
KEY_DMP_INTY_H
 + 1)

	)

273 
	#KEY_STREAM_P_GYRO_Z
 (
KEY_DMP_INTZ_H
 + 1)

	)

274 
	#KEY_STREAM_P_GYRO_Y
 (
KEY_STREAM_P_GYRO_Z
 + 1)

	)

275 
	#KEY_STREAM_P_GYRO_X
 (
KEY_STREAM_P_GYRO_Y
 + 1)

	)

276 
	#KEY_STREAM_P_TEMP
 (
KEY_STREAM_P_GYRO_X
 + 1)

	)

277 
	#KEY_STREAM_P_AUX_Y
 (
KEY_STREAM_P_TEMP
 + 1)

	)

278 
	#KEY_STREAM_P_AUX_X
 (
KEY_STREAM_P_AUX_Y
 + 1)

	)

279 
	#KEY_STREAM_P_AUX_Z
 (
KEY_STREAM_P_AUX_X
 + 1)

	)

280 
	#KEY_STREAM_P_ACCEL_Y
 (
KEY_STREAM_P_AUX_Z
 + 1)

	)

281 
	#KEY_STREAM_P_ACCEL_X
 (
KEY_STREAM_P_ACCEL_Y
 + 1)

	)

282 
	#KEY_STREAM_P_FOOTER
 (
KEY_STREAM_P_ACCEL_X
 + 1)

	)

283 
	#KEY_STREAM_P_ACCEL_Z
 (
KEY_STREAM_P_FOOTER
 + 1)

	)

285 
	#NUM_KEYS
 (
KEY_STREAM_P_ACCEL_Z
 + 1)

	)

288 
	mkey
;

289 
	maddr
;

290 } 
	ttKeyLab
;

292 
	#DINA0A
 0x0a

	)

293 
	#DINA22
 0x22

	)

294 
	#DINA42
 0x42

	)

295 
	#DINA5A
 0x5a

	)

297 
	#DINA06
 0x06

	)

298 
	#DINA0E
 0x0e

	)

299 
	#DINA16
 0x16

	)

300 
	#DINA1E
 0x1e

	)

301 
	#DINA26
 0x26

	)

302 
	#DINA2E
 0x2e

	)

303 
	#DINA36
 0x36

	)

304 
	#DINA3E
 0x3e

	)

305 
	#DINA46
 0x46

	)

306 
	#DINA4E
 0x4e

	)

307 
	#DINA56
 0x56

	)

308 
	#DINA5E
 0x5e

	)

309 
	#DINA66
 0x66

	)

310 
	#DINA6E
 0x6e

	)

311 
	#DINA76
 0x76

	)

312 
	#DINA7E
 0x7e

	)

314 
	#DINA00
 0x00

	)

315 
	#DINA08
 0x08

	)

316 
	#DINA10
 0x10

	)

317 
	#DINA18
 0x18

	)

318 
	#DINA20
 0x20

	)

319 
	#DINA28
 0x28

	)

320 
	#DINA30
 0x30

	)

321 
	#DINA38
 0x38

	)

322 
	#DINA40
 0x40

	)

323 
	#DINA48
 0x48

	)

324 
	#DINA50
 0x50

	)

325 
	#DINA58
 0x58

	)

326 
	#DINA60
 0x60

	)

327 
	#DINA68
 0x68

	)

328 
	#DINA70
 0x70

	)

329 
	#DINA78
 0x78

	)

331 
	#DINA04
 0x04

	)

332 
	#DINA0C
 0x0c

	)

333 
	#DINA14
 0x14

	)

334 
	#DINA1C
 0x1C

	)

335 
	#DINA24
 0x24

	)

336 
	#DINA2C
 0x2c

	)

337 
	#DINA34
 0x34

	)

338 
	#DINA3C
 0x3c

	)

339 
	#DINA44
 0x44

	)

340 
	#DINA4C
 0x4c

	)

341 
	#DINA54
 0x54

	)

342 
	#DINA5C
 0x5c

	)

343 
	#DINA64
 0x64

	)

344 
	#DINA6C
 0x6c

	)

345 
	#DINA74
 0x74

	)

346 
	#DINA7C
 0x7c

	)

348 
	#DINA01
 0x01

	)

349 
	#DINA09
 0x09

	)

350 
	#DINA11
 0x11

	)

351 
	#DINA19
 0x19

	)

352 
	#DINA21
 0x21

	)

353 
	#DINA29
 0x29

	)

354 
	#DINA31
 0x31

	)

355 
	#DINA39
 0x39

	)

356 
	#DINA41
 0x41

	)

357 
	#DINA49
 0x49

	)

358 
	#DINA51
 0x51

	)

359 
	#DINA59
 0x59

	)

360 
	#DINA61
 0x61

	)

361 
	#DINA69
 0x69

	)

362 
	#DINA71
 0x71

	)

363 
	#DINA79
 0x79

	)

365 
	#DINA25
 0x25

	)

366 
	#DINA2D
 0x2d

	)

367 
	#DINA35
 0x35

	)

368 
	#DINA3D
 0x3d

	)

369 
	#DINA4D
 0x4d

	)

370 
	#DINA55
 0x55

	)

371 
	#DINA5D
 0x5D

	)

372 
	#DINA6D
 0x6d

	)

373 
	#DINA75
 0x75

	)

374 
	#DINA7D
 0x7d

	)

376 
	#DINADC
 0xdc

	)

377 
	#DINAF2
 0xf2

	)

378 
	#DINAAB
 0xab

	)

379 
	#DINAAA
 0x

	)

380 
	#DINAF1
 0xf1

	)

381 
	#DINADF
 0xdf

	)

382 
	#DINADA
 0xda

	)

383 
	#DINAB1
 0xb1

	)

384 
	#DINAB9
 0xb9

	)

385 
	#DINAF3
 0xf3

	)

386 
	#DINA8B
 0x8b

	)

387 
	#DINAA3
 0xa3

	)

388 
	#DINA91
 0x91

	)

389 
	#DINAB6
 0xb6

	)

390 
	#DINAB4
 0xb4

	)

393 
	#DINC00
 0x00

	)

394 
	#DINC01
 0x01

	)

395 
	#DINC02
 0x02

	)

396 
	#DINC03
 0x03

	)

397 
	#DINC08
 0x08

	)

398 
	#DINC09
 0x09

	)

399 
	#DINC0A
 0x0a

	)

400 
	#DINC0B
 0x0b

	)

401 
	#DINC10
 0x10

	)

402 
	#DINC11
 0x11

	)

403 
	#DINC12
 0x12

	)

404 
	#DINC13
 0x13

	)

405 
	#DINC18
 0x18

	)

406 
	#DINC19
 0x19

	)

407 
	#DINC1A
 0x1a

	)

408 
	#DINC1B
 0x1b

	)

410 
	#DINC20
 0x20

	)

411 
	#DINC21
 0x21

	)

412 
	#DINC22
 0x22

	)

413 
	#DINC23
 0x23

	)

414 
	#DINC28
 0x28

	)

415 
	#DINC29
 0x29

	)

416 
	#DINC2A
 0x2a

	)

417 
	#DINC2B
 0x2b

	)

418 
	#DINC30
 0x30

	)

419 
	#DINC31
 0x31

	)

420 
	#DINC32
 0x32

	)

421 
	#DINC33
 0x33

	)

422 
	#DINC38
 0x38

	)

423 
	#DINC39
 0x39

	)

424 
	#DINC3A
 0x3a

	)

425 
	#DINC3B
 0x3b

	)

427 
	#DINC40
 0x40

	)

428 
	#DINC41
 0x41

	)

429 
	#DINC42
 0x42

	)

430 
	#DINC43
 0x43

	)

431 
	#DINC48
 0x48

	)

432 
	#DINC49
 0x49

	)

433 
	#DINC4A
 0x4a

	)

434 
	#DINC4B
 0x4b

	)

435 
	#DINC50
 0x50

	)

436 
	#DINC51
 0x51

	)

437 
	#DINC52
 0x52

	)

438 
	#DINC53
 0x53

	)

439 
	#DINC58
 0x58

	)

440 
	#DINC59
 0x59

	)

441 
	#DINC5A
 0x5a

	)

442 
	#DINC5B
 0x5b

	)

444 
	#DINC60
 0x60

	)

445 
	#DINC61
 0x61

	)

446 
	#DINC62
 0x62

	)

447 
	#DINC63
 0x63

	)

448 
	#DINC68
 0x68

	)

449 
	#DINC69
 0x69

	)

450 
	#DINC6A
 0x6a

	)

451 
	#DINC6B
 0x6b

	)

452 
	#DINC70
 0x70

	)

453 
	#DINC71
 0x71

	)

454 
	#DINC72
 0x72

	)

455 
	#DINC73
 0x73

	)

456 
	#DINC78
 0x78

	)

457 
	#DINC79
 0x79

	)

458 
	#DINC7A
 0x7a

	)

459 
	#DINC7B
 0x7b

	)

461 
	#DIND40
 0x40

	)

464 
	#DINA80
 0x80

	)

465 
	#DINA90
 0x90

	)

466 
	#DINAA0
 0xa0

	)

467 
	#DINAC9
 0xc9

	)

468 
	#DINACB
 0xcb

	)

469 
	#DINACD
 0xcd

	)

470 
	#DINACF
 0xcf

	)

471 
	#DINAC8
 0xc8

	)

472 
	#DINACA
 0x

	)

473 
	#DINACC
 0xcc

	)

474 
	#DINACE
 0x

	)

475 
	#DINAD8
 0xd8

	)

476 
	#DINADD
 0xdd

	)

477 
	#DINAF8
 0xf0

	)

478 
	#DINAFE
 0x

	)

480 
	#DINBF8
 0xf8

	)

481 
	#DINAC0
 0xb0

	)

482 
	#DINAC1
 0xb1

	)

483 
	#DINAC2
 0xb4

	)

484 
	#DINAC3
 0xb5

	)

485 
	#DINAC4
 0xb8

	)

486 
	#DINAC5
 0xb9

	)

487 
	#DINBC0
 0xc0

	)

488 
	#DINBC2
 0xc2

	)

489 
	#DINBC4
 0xc4

	)

490 
	#DINBC6
 0xc6

	)

	@src/quad/drivers/eMPL/dmpmap.h

6 #ide
DMPMAP_H


7 
	#DMPMAP_H


	)

9 #ifde
__lulus


14 
	#DMP_PTAT
 0

	)

15 
	#DMP_XGYR
 2

	)

16 
	#DMP_YGYR
 4

	)

17 
	#DMP_ZGYR
 6

	)

18 
	#DMP_XACC
 8

	)

19 
	#DMP_YACC
 10

	)

20 
	#DMP_ZACC
 12

	)

21 
	#DMP_ADC1
 14

	)

22 
	#DMP_ADC2
 16

	)

23 
	#DMP_ADC3
 18

	)

24 
	#DMP_BIASUNC
 20

	)

25 
	#DMP_FIFORT
 22

	)

26 
	#DMP_INVGSFH
 24

	)

27 
	#DMP_INVGSFL
 26

	)

28 
	#DMP_1H
 28

	)

29 
	#DMP_1L
 30

	)

30 
	#DMP_BLPFSTCH
 32

	)

31 
	#DMP_BLPFSTCL
 34

	)

32 
	#DMP_BLPFSXH
 36

	)

33 
	#DMP_BLPFSXL
 38

	)

34 
	#DMP_BLPFSYH
 40

	)

35 
	#DMP_BLPFSYL
 42

	)

36 
	#DMP_BLPFSZH
 44

	)

37 
	#DMP_BLPFSZL
 46

	)

38 
	#DMP_BLPFMTC
 48

	)

39 
	#DMP_SMC
 50

	)

40 
	#DMP_BLPFMXH
 52

	)

41 
	#DMP_BLPFMXL
 54

	)

42 
	#DMP_BLPFMYH
 56

	)

43 
	#DMP_BLPFMYL
 58

	)

44 
	#DMP_BLPFMZH
 60

	)

45 
	#DMP_BLPFMZL
 62

	)

46 
	#DMP_BLPFC
 64

	)

47 
	#DMP_SMCTH
 66

	)

48 
	#DMP_0H2
 68

	)

49 
	#DMP_0L2
 70

	)

50 
	#DMP_BERR2H
 72

	)

51 
	#DMP_BERR2L
 74

	)

52 
	#DMP_BERR2NH
 76

	)

53 
	#DMP_SMCINC
 78

	)

54 
	#DMP_ANGVBXH
 80

	)

55 
	#DMP_ANGVBXL
 82

	)

56 
	#DMP_ANGVBYH
 84

	)

57 
	#DMP_ANGVBYL
 86

	)

58 
	#DMP_ANGVBZH
 88

	)

59 
	#DMP_ANGVBZL
 90

	)

60 
	#DMP_BERR1H
 92

	)

61 
	#DMP_BERR1L
 94

	)

62 
	#DMP_ATCH
 96

	)

63 
	#DMP_BIASUNCSF
 98

	)

64 
	#DMP_ACT2H
 100

	)

65 
	#DMP_ACT2L
 102

	)

66 
	#DMP_GSFH
 104

	)

67 
	#DMP_GSFL
 106

	)

68 
	#DMP_GH
 108

	)

69 
	#DMP_GL
 110

	)

70 
	#DMP_0_5H
 112

	)

71 
	#DMP_0_5L
 114

	)

72 
	#DMP_0_0H
 116

	)

73 
	#DMP_0_0L
 118

	)

74 
	#DMP_1_0H
 120

	)

75 
	#DMP_1_0L
 122

	)

76 
	#DMP_1_5H
 124

	)

77 
	#DMP_1_5L
 126

	)

78 
	#DMP_TMP1AH
 128

	)

79 
	#DMP_TMP1AL
 130

	)

80 
	#DMP_TMP2AH
 132

	)

81 
	#DMP_TMP2AL
 134

	)

82 
	#DMP_TMP3AH
 136

	)

83 
	#DMP_TMP3AL
 138

	)

84 
	#DMP_TMP4AH
 140

	)

85 
	#DMP_TMP4AL
 142

	)

86 
	#DMP_XACCW
 144

	)

87 
	#DMP_TMP5
 146

	)

88 
	#DMP_XACCB
 148

	)

89 
	#DMP_TMP8
 150

	)

90 
	#DMP_YACCB
 152

	)

91 
	#DMP_TMP9
 154

	)

92 
	#DMP_ZACCB
 156

	)

93 
	#DMP_TMP10
 158

	)

94 
	#DMP_DZH
 160

	)

95 
	#DMP_DZL
 162

	)

96 
	#DMP_XGCH
 164

	)

97 
	#DMP_XGCL
 166

	)

98 
	#DMP_YGCH
 168

	)

99 
	#DMP_YGCL
 170

	)

100 
	#DMP_ZGCH
 172

	)

101 
	#DMP_ZGCL
 174

	)

102 
	#DMP_YACCW
 176

	)

103 
	#DMP_TMP7
 178

	)

104 
	#DMP_AFB1H
 180

	)

105 
	#DMP_AFB1L
 182

	)

106 
	#DMP_AFB2H
 184

	)

107 
	#DMP_AFB2L
 186

	)

108 
	#DMP_MAGFBH
 188

	)

109 
	#DMP_MAGFBL
 190

	)

110 
	#DMP_QT1H
 192

	)

111 
	#DMP_QT1L
 194

	)

112 
	#DMP_QT2H
 196

	)

113 
	#DMP_QT2L
 198

	)

114 
	#DMP_QT3H
 200

	)

115 
	#DMP_QT3L
 202

	)

116 
	#DMP_QT4H
 204

	)

117 
	#DMP_QT4L
 206

	)

118 
	#DMP_CTRL1H
 208

	)

119 
	#DMP_CTRL1L
 210

	)

120 
	#DMP_CTRL2H
 212

	)

121 
	#DMP_CTRL2L
 214

	)

122 
	#DMP_CTRL3H
 216

	)

123 
	#DMP_CTRL3L
 218

	)

124 
	#DMP_CTRL4H
 220

	)

125 
	#DMP_CTRL4L
 222

	)

126 
	#DMP_CTRLS1
 224

	)

127 
	#DMP_CTRLSF1
 226

	)

128 
	#DMP_CTRLS2
 228

	)

129 
	#DMP_CTRLSF2
 230

	)

130 
	#DMP_CTRLS3
 232

	)

131 
	#DMP_CTRLSFNLL
 234

	)

132 
	#DMP_CTRLS4
 236

	)

133 
	#DMP_CTRLSFNL2
 238

	)

134 
	#DMP_CTRLSFNL
 240

	)

135 
	#DMP_TMP30
 242

	)

136 
	#DMP_CTRLSFJT
 244

	)

137 
	#DMP_TMP31
 246

	)

138 
	#DMP_TMP11
 248

	)

139 
	#DMP_CTRLSF2_2
 250

	)

140 
	#DMP_TMP12
 252

	)

141 
	#DMP_CTRLSF1_2
 254

	)

142 
	#DMP_PREVPTAT
 256

	)

143 
	#DMP_ACCZB
 258

	)

144 
	#DMP_ACCXB
 264

	)

145 
	#DMP_ACCYB
 266

	)

146 
	#DMP_1HB
 272

	)

147 
	#DMP_1LB
 274

	)

148 
	#DMP_0H
 276

	)

149 
	#DMP_0L
 278

	)

150 
	#DMP_ASR22H
 280

	)

151 
	#DMP_ASR22L
 282

	)

152 
	#DMP_ASR6H
 284

	)

153 
	#DMP_ASR6L
 286

	)

154 
	#DMP_TMP13
 288

	)

155 
	#DMP_TMP14
 290

	)

156 
	#DMP_FINTXH
 292

	)

157 
	#DMP_FINTXL
 294

	)

158 
	#DMP_FINTYH
 296

	)

159 
	#DMP_FINTYL
 298

	)

160 
	#DMP_FINTZH
 300

	)

161 
	#DMP_FINTZL
 302

	)

162 
	#DMP_TMP1BH
 304

	)

163 
	#DMP_TMP1BL
 306

	)

164 
	#DMP_TMP2BH
 308

	)

165 
	#DMP_TMP2BL
 310

	)

166 
	#DMP_TMP3BH
 312

	)

167 
	#DMP_TMP3BL
 314

	)

168 
	#DMP_TMP4BH
 316

	)

169 
	#DMP_TMP4BL
 318

	)

170 
	#DMP_STXG
 320

	)

171 
	#DMP_ZCTXG
 322

	)

172 
	#DMP_STYG
 324

	)

173 
	#DMP_ZCTYG
 326

	)

174 
	#DMP_STZG
 328

	)

175 
	#DMP_ZCTZG
 330

	)

176 
	#DMP_CTRLSFJT2
 332

	)

177 
	#DMP_CTRLSFJTCNT
 334

	)

178 
	#DMP_PVXG
 336

	)

179 
	#DMP_TMP15
 338

	)

180 
	#DMP_PVYG
 340

	)

181 
	#DMP_TMP16
 342

	)

182 
	#DMP_PVZG
 344

	)

183 
	#DMP_TMP17
 346

	)

184 
	#DMP_MNMFLAGH
 352

	)

185 
	#DMP_MNMFLAGL
 354

	)

186 
	#DMP_MNMTMH
 356

	)

187 
	#DMP_MNMTML
 358

	)

188 
	#DMP_MNMTMTHRH
 360

	)

189 
	#DMP_MNMTMTHRL
 362

	)

190 
	#DMP_MNMTHRH
 364

	)

191 
	#DMP_MNMTHRL
 366

	)

192 
	#DMP_ACCQD4H
 368

	)

193 
	#DMP_ACCQD4L
 370

	)

194 
	#DMP_ACCQD5H
 372

	)

195 
	#DMP_ACCQD5L
 374

	)

196 
	#DMP_ACCQD6H
 376

	)

197 
	#DMP_ACCQD6L
 378

	)

198 
	#DMP_ACCQD7H
 380

	)

199 
	#DMP_ACCQD7L
 382

	)

200 
	#DMP_ACCQD0H
 384

	)

201 
	#DMP_ACCQD0L
 386

	)

202 
	#DMP_ACCQD1H
 388

	)

203 
	#DMP_ACCQD1L
 390

	)

204 
	#DMP_ACCQD2H
 392

	)

205 
	#DMP_ACCQD2L
 394

	)

206 
	#DMP_ACCQD3H
 396

	)

207 
	#DMP_ACCQD3L
 398

	)

208 
	#DMP_XN2H
 400

	)

209 
	#DMP_XN2L
 402

	)

210 
	#DMP_XN1H
 404

	)

211 
	#DMP_XN1L
 406

	)

212 
	#DMP_YN2H
 408

	)

213 
	#DMP_YN2L
 410

	)

214 
	#DMP_YN1H
 412

	)

215 
	#DMP_YN1L
 414

	)

216 
	#DMP_YH
 416

	)

217 
	#DMP_YL
 418

	)

218 
	#DMP_B0H
 420

	)

219 
	#DMP_B0L
 422

	)

220 
	#DMP_A1H
 424

	)

221 
	#DMP_A1L
 426

	)

222 
	#DMP_A2H
 428

	)

223 
	#DMP_A2L
 430

	)

224 
	#DMP_SEM1
 432

	)

225 
	#DMP_FIFOCNT
 434

	)

226 
	#DMP_SH_TH_X
 436

	)

227 
	#DMP_PACKET
 438

	)

228 
	#DMP_SH_TH_Y
 440

	)

229 
	#DMP_FOOTER
 442

	)

230 
	#DMP_SH_TH_Z
 444

	)

231 
	#DMP_TEMP29
 448

	)

232 
	#DMP_TEMP30
 450

	)

233 
	#DMP_XACCB_PRE
 452

	)

234 
	#DMP_XACCB_PREL
 454

	)

235 
	#DMP_YACCB_PRE
 456

	)

236 
	#DMP_YACCB_PREL
 458

	)

237 
	#DMP_ZACCB_PRE
 460

	)

238 
	#DMP_ZACCB_PREL
 462

	)

239 
	#DMP_TMP22
 464

	)

240 
	#DMP_TAP_TIMER
 466

	)

241 
	#DMP_TAP_THX
 468

	)

242 
	#DMP_TAP_THY
 472

	)

243 
	#DMP_TAP_THZ
 476

	)

244 
	#DMP_TAPW_MIN
 478

	)

245 
	#DMP_TMP25
 480

	)

246 
	#DMP_TMP26
 482

	)

247 
	#DMP_TMP27
 484

	)

248 
	#DMP_TMP28
 486

	)

249 
	#DMP_ORIENT
 488

	)

250 
	#DMP_THRSH
 490

	)

251 
	#DMP_ENDIANH
 492

	)

252 
	#DMP_ENDIANL
 494

	)

253 
	#DMP_BLPFNMTCH
 496

	)

254 
	#DMP_BLPFNMTCL
 498

	)

255 
	#DMP_BLPFNMXH
 500

	)

256 
	#DMP_BLPFNMXL
 502

	)

257 
	#DMP_BLPFNMYH
 504

	)

258 
	#DMP_BLPFNMYL
 506

	)

259 
	#DMP_BLPFNMZH
 508

	)

260 
	#DMP_BLPFNMZL
 510

	)

261 #ifde
__lulus


	@src/quad/drivers/eMPL/inv_mpu.c

20 
	~<dio.h
>

21 
	~<dt.h
>

22 
	~<dlib.h
>

23 
	~<rg.h
>

24 
	~<mh.h
>

25 
	~"v_mpu.h
"

26 
	~"v_mpu_dmp_mi_driv.h
"

29 
	~"syem.h
"

31 
	~"bus_i2c.h
"

32 
	~"mpu6050_so_i2c.h
"

37 
	#MPU6050


38 
	#MOTION_DRIVER_TARGET_MSP430


39 

	)

52 #i
defed
 
MOTION_DRIVER_TARGET_MSP430


58 
	#i2c_wre
 
i2cWreBufr


	)

59 
	#i2c_ad
 
i2cRd


	)

62 
	#day_ms
 
day


	)

63 
	#g_ms
 
mg_ms


	)

69 
	#log_i
 
tf


70 
	#log_e
 
tf


71 

	)

73 
	#bs
 
bsf


	)

74 
	#m
(
a
,
b
(<b)?a:b)

	)

75 #i
defed
 
EMPL_TARGET_MSP430


76 
	~"m430.h
"

77 
	~"m430_i2c.h
"

78 
	~"m430_ock.h
"

79 
	~"m430_u.h
"

80 
	~"log.h
"

81 
	#i2c_wre
 
m430_i2c_wre


	)

82 
	#i2c_ad
 
m430_i2c_ad


	)

83 
	#day_ms
 
m430_day_ms


	)

84 
	#g_ms
 
m430_g_ock_ms


	)

85 
le
 
	$g_t_cb
(
t_m_s
 *
t_m
)

87  
	`m430_g_t_cb
(
t_m
->
cb
, i_m->
p
, i_m->
_ex
,

88 
t_m
->
aive_low
);

89 
	}
}

90 
	#log_i
 
MPL_LOGI


	)

91 
	#log_e
 
MPL_LOGE


	)

94 
	#bs
 
bsf


	)

95 
	#m
(
a
,
b
(<b)?a:b)

	)

96 #i
defed
 
EMPL_TARGET_UC3L0


100 
	~"twi.h
"

101 
	~"day.h
"

102 
	~"sysk.h
"

103 
	~"log.h
"

104 
	~"nss_xaed.h
"

105 
	~"uc3l0_ock.h
"

106 
	#i2c_wre
(
a
, 
b
, 
c
, 
d

	`twi_wre
, b, d, c)

	)

107 
	#i2c_ad
(
a
, 
b
, 
c
, 
d

	`twi_ad
, b, d, c)

	)

109 
	#g_ms
 
uc3l0_g_ock_ms


	)

110 
le
 
	$g_t_cb
(
t_m_s
 *
t_m
)

112 
	`ns_brd_q_c
(
t_m
->
p
, i_m->
cb
, i_m->
g
);

114 
	}
}

115 
	#log_i
 
MPL_LOGI


	)

116 
	#log_e
 
MPL_LOGE


	)

118 
	#bs
 
abs


	)

119 
	#bs
(
x
(((x)>0)?(x):-(x))

	)

121 #r 
Gyro
 
driv
 
is
 
missg
 
the
 
syem
 
y
 
imemtis
.

124 #i!
defed
 
MPU6050
 && !defed 
MPU9150
 && !defed 
MPU6500
 && !defed 
MPU9250


125 #r 
Which
 
gyro
 
e
 
you
 
usg
? 
Defe
 
MPUxxxx
 

 
your
 
comp
 
tis
.

139 #i
defed
 
MPU9150


140 #ide
MPU6050


141 
	#MPU6050


	)

143 #i
defed
 
AK8963_SECONDARY


145 #i!
defed
 
AK8975_SECONDARY


146 
	#AK8975_SECONDARY


	)

148 #i
defed
 
MPU9250


149 #ide
MPU6500


150 
	#MPU6500


	)

152 #i
defed
 
AK8975_SECONDARY


154 #i!
defed
 
AK8963_SECONDARY


155 
	#AK8963_SECONDARY


	)

159 #i
defed
 
AK8975_SECONDARY
 || defed 
AK8963_SECONDARY


160 
	#AK89xx_SECONDARY


	)

165 
t_t_ab
(
ab
);

168 
	sgyro_g_s
 {

169 
	mwho_am_i
;

170 
	m_div
;

171 
	mf
;

172 
	mod_id
;

173 
	mur_
;

174 
	mfifo_
;

175 
	mgyro_cfg
;

176 
	macl_cfg
;

179 
	mmi_thr
;

180 
	mmi_dur
;

181 
	mfifo_cou_h
;

182 
	mfifo_r_w
;

183 
	mw_gyro
;

184 
	mw_acl
;

185 
	mmp
;

186 
	mt_ab
;

187 
	mdmp_t_us
;

188 
	mt_us
;

190 
	mpwr_mgmt_1
;

191 
	mpwr_mgmt_2
;

192 
	mt_p_cfg
;

193 
	mmem_r_w
;

194 
	macl_offs
;

195 
	mi2c_m
;

196 
	mbk_l
;

197 
	mmem_t_addr
;

198 
	mgm_t_h
;

199 #i
defed
 
AK89xx_SECONDARY


200 
	ms0_addr
;

201 
	ms0_g
;

202 
	ms0_
;

203 
	ms1_addr
;

204 
	ms1_g
;

205 
	ms1_
;

206 
	ms4_
;

207 
	ms0_do
;

208 
	ms1_do
;

209 
	mi2c_day_
;

210 
	mw_comss
;

212 
	myg_offs_tc
;

217 
	shw_s
 {

218 
	maddr
;

219 
	mmax_fifo
;

220 
	mnum_g
;

221 
	mmp_ns
;

222 
	mmp_offt
;

223 
	mbk_size
;

224 #i
defed
 
AK89xx_SECONDARY


225 
	mcomss_f
;

233 
	smi_t_che_s
 {

234 
	mgyro_f
;

235 
	macl_f
;

236 
	mf
;

237 
	mme_
;

238 
	mnss_
;

239 
	mfifo_nss
;

240 
	mdmp_
;

246 
	sch_cfg_s
 {

248 
	mgyro_f
;

250 
	macl_f
;

252 
	mnss
;

254 
	mf
;

255 
	mk_c
;

257 
	mme_
;

259 
	mfifo_ab
;

261 
	mt_ab
;

263 
	mbyss_mode
;

268 
	macl_hf
;

270 
	m_acl_mode
;

272 
	mt_mi_ly
;

273 
mi_t_che_s
 
	mche
;

275 
	maive_low_t
;

277 
	mtched_t
;

279 
	mdmp_
;

281 
	mdmp_lded
;

283 
	mdmp_me_
;

284 #ifde
AK89xx_SECONDARY


286 
	mcomss_me_
;

287 
	mcomss_addr
;

288 
	mmag_ns_adj
[3];

293 
	s_s
 {

294 
	mgyro_ns
;

295 
	macl_ns
;

296 
	mg__div
;

297 
	mg_f
;

298 
	mg_gyro_f
;

299 
	mg_acl_f
;

300 
	mwa_ms
;

301 
	mck_thsh
;

302 
	mm_dps
;

303 
	mmax_dps
;

304 
	mmax_gyro_v
;

305 
	mm_g
;

306 
	mmax_g
;

307 
	mmax_acl_v
;

311 
	sgyro_e_s
 {

312 cڡ 
gyro_g_s
 *
	mg
;

313 cڡ 
hw_s
 *
	mhw
;

314 
ch_cfg_s
 
	mch_cfg
;

315 cڡ 
_s
 *
	m
;

319 
	ef_e
 {

320 
	mINV_FILTER_256HZ_NOLPF2
 = 0,

321 
	mINV_FILTER_188HZ
,

322 
	mINV_FILTER_98HZ
,

323 
	mINV_FILTER_42HZ
,

324 
	mINV_FILTER_20HZ
,

325 
	mINV_FILTER_10HZ
,

326 
	mINV_FILTER_5HZ
,

327 
	mINV_FILTER_2100HZ_NOLPF
,

328 
	mNUM_FILTER


332 
	egyro_f_e
 {

333 
	mINV_FSR_250DPS
 = 0,

334 
	mINV_FSR_500DPS
,

335 
	mINV_FSR_1000DPS
,

336 
	mINV_FSR_2000DPS
,

337 
	mNUM_GYRO_FSR


341 
	eacl_f_e
 {

342 
	mINV_FSR_2G
 = 0,

343 
	mINV_FSR_4G
,

344 
	mINV_FSR_8G
,

345 
	mINV_FSR_16G
,

346 
	mNUM_ACCEL_FSR


350 
	eock_l_e
 {

351 
	mINV_CLK_INTERNAL
 = 0,

352 
	mINV_CLK_PLL
,

353 
	mNUM_CLK


357 
	e_acl__e
 {

358 #i
defed
 
MPU6050


359 
	mINV_LPA_1_25HZ
,

360 
	mINV_LPA_5HZ
,

361 
	mINV_LPA_20HZ
,

362 
	mINV_LPA_40HZ


363 #i
defed
 
MPU6500


364 
	mINV_LPA_0_3125HZ
,

365 
	mINV_LPA_0_625HZ
,

366 
	mINV_LPA_1_25HZ
,

367 
	mINV_LPA_2_5HZ
,

368 
	mINV_LPA_5HZ
,

369 
	mINV_LPA_10HZ
,

370 
	mINV_LPA_20HZ
,

371 
	mINV_LPA_40HZ
,

372 
	mINV_LPA_80HZ
,

373 
	mINV_LPA_160HZ
,

374 
	mINV_LPA_320HZ
,

375 
	mINV_LPA_640HZ


379 
	#BIT_I2C_MST_VDDIO
 (0x80)

	)

380 
	#BIT_FIFO_EN
 (0x40)

	)

381 
	#BIT_DMP_EN
 (0x80)

	)

382 
	#BIT_FIFO_RST
 (0x04)

	)

383 
	#BIT_DMP_RST
 (0x08)

	)

384 
	#BIT_FIFO_OVERFLOW
 (0x10)

	)

385 
	#BIT_DATA_RDY_EN
 (0x01)

	)

386 
	#BIT_DMP_INT_EN
 (0x02)

	)

387 
	#BIT_MOT_INT_EN
 (0x40)

	)

388 
	#BITS_FSR
 (0x18)

	)

389 
	#BITS_LPF
 (0x07)

	)

390 
	#BITS_HPF
 (0x07)

	)

391 
	#BITS_CLK
 (0x07)

	)

392 
	#BIT_FIFO_SIZE_1024
 (0x40)

	)

393 
	#BIT_FIFO_SIZE_2048
 (0x80)

	)

394 
	#BIT_FIFO_SIZE_4096
 (0xC0)

	)

395 
	#BIT_RESET
 (0x80)

	)

396 
	#BIT_SLEEP
 (0x40)

	)

397 
	#BIT_S0_DELAY_EN
 (0x01)

	)

398 
	#BIT_S2_DELAY_EN
 (0x04)

	)

399 
	#BITS_SLAVE_LENGTH
 (0x0F)

	)

400 
	#BIT_SLAVE_BYTE_SW
 (0x40)

	)

401 
	#BIT_SLAVE_GROUP
 (0x10)

	)

402 
	#BIT_SLAVE_EN
 (0x80)

	)

403 
	#BIT_I2C_READ
 (0x80)

	)

404 
	#BITS_I2C_MASTER_DLY
 (0x1F)

	)

405 
	#BIT_AUX_IF_EN
 (0x20)

	)

406 
	#BIT_ACTL
 (0x80)

	)

407 
	#BIT_LATCH_EN
 (0x20)

	)

408 
	#BIT_ANY_RD_CLR
 (0x10)

	)

409 
	#BIT_BYPASS_EN
 (0x02)

	)

410 
	#BITS_WOM_EN
 (0xC0)

	)

411 
	#BIT_LPA_CYCLE
 (0x20)

	)

412 
	#BIT_STBY_XA
 (0x20)

	)

413 
	#BIT_STBY_YA
 (0x10)

	)

414 
	#BIT_STBY_ZA
 (0x08)

	)

415 
	#BIT_STBY_XG
 (0x04)

	)

416 
	#BIT_STBY_YG
 (0x02)

	)

417 
	#BIT_STBY_ZG
 (0x01)

	)

418 
	#BIT_STBY_XYZA
 (
BIT_STBY_XA
 | 
BIT_STBY_YA
 | 
BIT_STBY_ZA
)

	)

419 
	#BIT_STBY_XYZG
 (
BIT_STBY_XG
 | 
BIT_STBY_YG
 | 
BIT_STBY_ZG
)

	)

421 #i
defed
 
AK8975_SECONDARY


422 
	#SUPPORTS_AK89xx_HIGH_SENS
 (0x00)

	)

423 
	#AK89xx_FSR
 (9830)

	)

424 #i
defed
 
AK8963_SECONDARY


425 
	#SUPPORTS_AK89xx_HIGH_SENS
 (0x10)

	)

426 
	#AK89xx_FSR
 (4915)

	)

429 #ifde
AK89xx_SECONDARY


430 
	#AKM_REG_WHOAMI
 (0x00)

	)

432 
	#AKM_REG_ST1
 (0x02)

	)

433 
	#AKM_REG_HXL
 (0x03)

	)

434 
	#AKM_REG_ST2
 (0x09)

	)

436 
	#AKM_REG_CNTL
 (0x0A)

	)

437 
	#AKM_REG_ASTC
 (0x0C)

	)

438 
	#AKM_REG_ASAX
 (0x10)

	)

439 
	#AKM_REG_ASAY
 (0x11)

	)

440 
	#AKM_REG_ASAZ
 (0x12)

	)

442 
	#AKM_DATA_READY
 (0x01)

	)

443 
	#AKM_DATA_OVERRUN
 (0x02)

	)

444 
	#AKM_OVERFLOW
 (0x80)

	)

445 
	#AKM_DATA_ERROR
 (0x40)

	)

447 
	#AKM_BIT_SELF_TEST
 (0x40)

	)

449 
	#AKM_POWER_DOWN
 (0x00 | 
SUPPORTS_AK89xx_HIGH_SENS
)

	)

450 
	#AKM_SINGLE_MEASUREMENT
 (0x01 | 
SUPPORTS_AK89xx_HIGH_SENS
)

	)

451 
	#AKM_FUSE_ROM_ACCESS
 (0x0F | 
SUPPORTS_AK89xx_HIGH_SENS
)

	)

452 
	#AKM_MODE_SELF_TEST
 (0x08 | 
SUPPORTS_AK89xx_HIGH_SENS
)

	)

454 
	#AKM_WHOAMI
 (0x48)

	)

457 #i
defed
 
MPU6050


501 cڡ 
gyro_g_s
 
	gg
 = {

542 cڡ 
hw_s
 
	ghw
={

567 cڡ 
_s
 
	g
={

589 
gyro_e_s
 
	g
={

590 &
g
,

591 &
hw
,

593 &



597 #i
defed
 
MPU6500


598 cڡ 
gyro_g_s
 
	gg
 = {

599 .
who_am_i
 = 0x75,

600 .
	g_div
 = 0x19,

601 .
	gf
 = 0x1A,

602 .
	god_id
 = 0x0C,

603 .
	gur_
 = 0x6A,

604 .
	gfifo_
 = 0x23,

605 .
	ggyro_cfg
 = 0x1B,

606 .
	gacl_cfg
 = 0x1C,

607 .
	gacl_cfg2
 = 0x1D,

608 .
	g_acl_odr
 = 0x1E,

609 .
	gmi_thr
 = 0x1F,

610 .
	gmi_dur
 = 0x20,

611 .
	gfifo_cou_h
 = 0x72,

612 .
	gfifo_r_w
 = 0x74,

613 .
	gw_gyro
 = 0x43,

614 .
	gw_acl
 = 0x3B,

615 .
	gmp
 = 0x41,

616 .
	gt_ab
 = 0x38,

617 .
	gdmp_t_us
 = 0x39,

618 .
	gt_us
 = 0x3A,

619 .
	gacl_l
 = 0x69,

620 .
	gpwr_mgmt_1
 = 0x6B,

621 .
	gpwr_mgmt_2
 = 0x6C,

622 .
	gt_p_cfg
 = 0x37,

623 .
	gmem_r_w
 = 0x6F,

624 .
	gacl_offs
 = 0x77,

625 .
	gi2c_m
 = 0x24,

626 .
	gbk_l
 = 0x6D,

627 .
	gmem_t_addr
 = 0x6E,

628 .
	ggm_t_h
 = 0x70

629 #ifde
AK89xx_SECONDARY


630 ,.
	gw_comss
 = 0x49,

631 .
	gs0_addr
 = 0x25,

632 .
	gs0_g
 = 0x26,

633 .
	gs0_
 = 0x27,

634 .
	gs1_addr
 = 0x28,

635 .
	gs1_g
 = 0x29,

636 .
	gs1_
 = 0x2A,

637 .
	gs4_
 = 0x34,

638 .
	gs0_do
 = 0x63,

639 .
	gs1_do
 = 0x64,

640 .
	gi2c_day_
 = 0x67

643 cڡ 
hw_s
 
	ghw
 = {

644 .
addr
 = 0x68,

645 .
	gmax_fifo
 = 1024,

646 .
	gnum_g
 = 128,

647 .
	gmp_ns
 = 321,

648 .
	gmp_offt
 = 0,

649 .
	gbk_size
 = 256

650 #i
defed
 
AK89xx_SECONDARY


651 ,.
	gcomss_f
 = 
AK89xx_FSR


655 cڡ 
_s
 
	g
 = {

656 .
gyro_ns
 = 32768/250,

657 .
	gacl_ns
 = 32768/16,

658 .
	gg__div
 = 0,

659 .
	gg_f
 = 1,

660 .
	gg_gyro_f
 = 0,

661 .
	gg_acl_f
 = 0x18,

662 .
	gwa_ms
 = 50,

663 .
	gck_thsh
 = 5,

664 .
	gm_dps
 = 10.f,

665 .
	gmax_dps
 = 105.f,

666 .
	gmax_gyro_v
 = 0.14f,

667 .
	gm_g
 = 0.3f,

668 .
	gmax_g
 = 0.95f,

669 .
	gmax_acl_v
 = 0.14f

672 
gyro_e_s
 
	g
 = {

673 .
g
 = &reg,

674 .
	ghw
 = &
hw
,

675 .
	g
 = &



679 
	#MAX_PACKET_LENGTH
 (12)

	)

681 #ifde
AK89xx_SECONDARY


682 
tup_comss
();

683 
	#MAX_COMPASS_SAMPLE_RATE
 (100)

	)

693 
	$t_t_ab
(
ab
)

695 
tmp
;

697 i(

.
ch_cfg
.
dmp_
) {

698 i(
ab
)

699 
tmp
 = 
BIT_DMP_INT_EN
;

701 
tmp
 = 0x00;

702 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
t_ab
, 1, &
tmp
))

704 

.
ch_cfg
.
t_ab
 = 
tmp
;

706 i(!

.
ch_cfg
.
nss
)

708 i(
ab
 && 

.
ch_cfg
.
t_ab
)

710 i(
ab
)

711 
tmp
 = 
BIT_DATA_RDY_EN
;

713 
tmp
 = 0x00;

714 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
t_ab
, 1, &
tmp
))

716 

.
ch_cfg
.
t_ab
 = 
tmp
;

719 
	}
}

725 
	$mpu_g_dump
()

727 
ii
;

728 
da
;

730 
ii
 = 0; i< 

.
hw
->
num_g
; ii++) {

731 i(
ii
 =

.
g
->
fifo_r_w
 || i=.g->
mem_r_w
)

733 i(
	`i2c_ad
(

.
hw
->
addr
, 
ii
, 1, &
da
))

735 
	`log_i
("%#5x: %#5x\r\n", 
ii
, 
da
);

738 
	}
}

747 
	$mpu_ad_g
(
g
, *
da
)

749 i(
g
 =

.g->
fifo_r_w
 ||eg =.g->
mem_r_w
)

751 i(
g
 >

.
hw
->
num_g
)

753  
	`i2c_ad
(

.
hw
->
addr
, 
g
, 1, 
da
);

754 
	}
}

769 
	$mpu_
()

771 
da
[6], 
v
;

774 
da
[0] = 
BIT_RESET
;

775 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
pwr_mgmt_1
, 1, 
da
))

777 
	`day_ms
(100);

780 
da
[0] = 0x00;

781 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
pwr_mgmt_1
, 1, 
da
))

784 #i
defed
 
MPU6050


786 i(
	`i2c_ad
(

.
hw
->
addr
, st.
g
->
acl_offs
, 6, 
da
))

788 
v
 = ((
da
[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |

789 (
da
[1] & 0x01);

791 i(
v
) {

793 i(
v
 == 1)

794 

.
ch_cfg
.
acl_hf
 = 1;

795 i(
v
 == 2)

796 

.
ch_cfg
.
acl_hf
 = 0;

798 
	`log_e
("Unsu܋d sowoduev %d.\n", 
v
);

802 i(
	`i2c_ad
(

.
hw
->
addr
, st.
g
->
od_id
, 1, 
da
))

804 
v
 = 
da
[0] & 0x0F;

805 i(!
v
) {

806 
	`log_e
("Product IDeads 0 indicates device isither "

809 } i(
v
 == 4) {

810 
	`log_i
("Half sensitivityart found.\n");

811 

.
ch_cfg
.
acl_hf
 = 1;

813 

.
ch_cfg
.
acl_hf
 = 0;

815 #i
defed
 
MPU6500


816 
	#MPU6500_MEM_REV_ADDR
 (0x17)

	)

817 i(
	`mpu_ad_mem
(
MPU6500_MEM_REV_ADDR
, 1, &
v
))

819 i(
v
 == 0x1)

820 

.
ch_cfg
.
acl_hf
 = 0;

822 
	`log_e
("Unsu܋d sowoduev %d.\n", 
v
);

829 
da
[0] = 
BIT_FIFO_SIZE_1024
 | 0x8;

830 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
acl_cfg2
, 1, 
da
))

835 

.
ch_cfg
.
nss
 = 0xFF;

836 

.
ch_cfg
.
gyro_f
 = 0xFF;

837 

.
ch_cfg
.
acl_f
 = 0xFF;

838 

.
ch_cfg
.
f
 = 0xFF;

839 

.
ch_cfg
.
me_
 = 0xFFFF;

840 

.
ch_cfg
.
fifo_ab
 = 0xFF;

841 

.
ch_cfg
.
byss_mode
 = 0xFF;

842 #ifde
AK89xx_SECONDARY


843 

.
ch_cfg
.
comss_me_
 = 0xFFFF;

846 

.
ch_cfg
.
k_c
 = 
INV_CLK_PLL
;

848 

.
ch_cfg
.
aive_low_t
 = 1;

849 

.
ch_cfg
.
tched_t
 = 0;

850 

.
ch_cfg
.
t_mi_ly
 = 0;

851 

.
ch_cfg
.
_acl_mode
 = 0;

852 
	`memt
(&

.
ch_cfg
.
che
, 0, (st.chip_cfg.cache));

853 

.
ch_cfg
.
dmp_
 = 0;

854 

.
ch_cfg
.
dmp_lded
 = 0;

855 

.
ch_cfg
.
dmp_me_
 = 0;

857 i(
	`mpu_t_gyro_f
(2000))

859 i(
	`mpu_t_acl_f
(2))

861 i(
	`mpu_t_f
(42))

863 i(
	`mpu_t_me_
(50))

865 i(
	`mpu_cfigu_fifo
(0))

871 #ifde
AK89xx_SECONDARY


872 
	`tup_comss
();

873 i(
	`mpu_t_comss_me_
(10))

877 i(
	`mpu_t_byss
(0))

881 
	`mpu_t_nss
(0);

883 
	}
}

900 
	$mpu__acl_mode
(

)

902 
tmp
[2];

904 i(

 > 40)

907 i(!

) {

908 
	`mpu_t_t_tched
(0);

909 
tmp
[0] = 0;

910 
tmp
[1] = 
BIT_STBY_XYZG
;

911 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
pwr_mgmt_1
, 2, 
tmp
))

913 

.
ch_cfg
.
_acl_mode
 = 0;

923 
	`mpu_t_t_tched
(1);

924 #i
defed
 
MPU6050


925 
tmp
[0] = 
BIT_LPA_CYCLE
;

926 i(

 == 1) {

927 
tmp
[1] = 
INV_LPA_1_25HZ
;

928 
	`mpu_t_f
(5);

929 } i(

 <= 5) {

930 
tmp
[1] = 
INV_LPA_5HZ
;

931 
	`mpu_t_f
(5);

932 } i(

 <= 20) {

933 
tmp
[1] = 
INV_LPA_20HZ
;

934 
	`mpu_t_f
(10);

936 
tmp
[1] = 
INV_LPA_40HZ
;

937 
	`mpu_t_f
(20);

939 
tmp
[1] = (tmp[1] << 6| 
BIT_STBY_XYZG
;

940 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
pwr_mgmt_1
, 2, 
tmp
))

942 #i
defed
 
MPU6500


944 i(

 == 1)

945 
tmp
[0] = 
INV_LPA_1_25HZ
;

946 i(

 == 2)

947 
tmp
[0] = 
INV_LPA_2_5HZ
;

948 i(

 <= 5)

949 
tmp
[0] = 
INV_LPA_5HZ
;

950 i(

 <= 10)

951 
tmp
[0] = 
INV_LPA_10HZ
;

952 i(

 <= 20)

953 
tmp
[0] = 
INV_LPA_20HZ
;

954 i(

 <= 40)

955 
tmp
[0] = 
INV_LPA_40HZ
;

956 i(

 <= 80)

957 
tmp
[0] = 
INV_LPA_80HZ
;

958 i(

 <= 160)

959 
tmp
[0] = 
INV_LPA_160HZ
;

960 i(

 <= 320)

961 
tmp
[0] = 
INV_LPA_320HZ
;

963 
tmp
[0] = 
INV_LPA_640HZ
;

964 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
_acl_odr
, 1, 
tmp
))

966 
tmp
[0] = 
BIT_LPA_CYCLE
;

967 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
pwr_mgmt_1
, 1, 
tmp
))

970 

.
ch_cfg
.
nss
 = 
INV_XYZ_ACCEL
;

971 

.
ch_cfg
.
k_c
 = 0;

972 

.
ch_cfg
.
_acl_mode
 = 1;

973 
	`mpu_cfigu_fifo
(0);

976 
	}
}

984 
	$mpu_g_gyro_g
(*
da
, *
timeamp
)

986 
tmp
[6];

988 i(!(

.
ch_cfg
.
nss
 & 
INV_XYZ_GYRO
))

991 i(
	`i2c_ad
(

.
hw
->
addr
, st.
g
->
w_gyro
, 6, 
tmp
))

993 
da
[0] = (
tmp
[0] << 8) |mp[1];

994 
da
[1] = (
tmp
[2] << 8) |mp[3];

995 
da
[2] = (
tmp
[4] << 8) |mp[5];

996 i(
timeamp
)

997 
	`g_ms
(
timeamp
);

999 
	}
}

1007 
	$mpu_g_acl_g
(*
da
, *
timeamp
)

1009 
tmp
[6];

1011 i(!(

.
ch_cfg
.
nss
 & 
INV_XYZ_ACCEL
))

1014 i(
	`i2c_ad
(

.
hw
->
addr
, st.
g
->
w_acl
, 6, 
tmp
))

1016 
da
[0] = (
tmp
[0] << 8) |mp[1];

1017 
da
[1] = (
tmp
[2] << 8) |mp[3];

1018 
da
[2] = (
tmp
[4] << 8) |mp[5];

1019 i(
timeamp
)

1020 
	`g_ms
(
timeamp
);

1022 
	}
}

1030 
	$mpu_g_mtu
(*
da
, *
timeamp
)

1032 
tmp
[2];

1033 
w
;

1035 i(!(

.
ch_cfg
.
nss
))

1038 i(
	`i2c_ad
(

.
hw
->
addr
, st.
g
->
mp
, 2, 
tmp
))

1040 
w
 = (
tmp
[0] << 8) |mp[1];

1041 i(
timeamp
)

1042 
	`g_ms
(
timeamp
);

1044 
da
[0] = ()((35 + ((
w
 - ()

.
hw
->
mp_offt
/ st.hw->
mp_ns
)) * 65536L);

1046 
	}
}

1055 
	$mpu_t_acl_bs
(cڡ *
acl_bs
)

1057 
da
[6];

1058 
acl_hw
[3];

1059 
g_acl
[3];

1060 
fg
[3];

1062 i(!
acl_bs
)

1064 i(!
acl_bs
[0] && !accel_bias[1] && !accel_bias[2])

1067 i(
	`i2c_ad
(

.
hw
->
addr
, 3, 3, 
da
))

1069 
fg
[0] = ((
da
[0] >> 4) + 8) & 0xf;

1070 
fg
[1] = ((
da
[1] >> 4) + 8) & 0xf;

1071 
fg
[2] = ((
da
[2] >> 4) + 8) & 0xf;

1073 
acl_hw
[0] = ()(
acl_bs
[0] * 2 / (64 + 
fg
[0]));

1074 
acl_hw
[1] = ()(
acl_bs
[1] * 2 / (64 + 
fg
[1]));

1075 
acl_hw
[2] = ()(
acl_bs
[2] * 2 / (64 + 
fg
[2]));

1077 i(
	`i2c_ad
(

.
hw
->
addr
, 0x06, 6, 
da
))

1080 
g_acl
[0] = (()
da
[0] << 8) | data[1];

1081 
g_acl
[1] = (()
da
[2] << 8) | data[3];

1082 
g_acl
[2] = (()
da
[4] << 8) | data[5];

1084 
acl_hw
[0] +
g_acl
[0];

1085 
acl_hw
[1] +
g_acl
[1];

1086 
acl_hw
[2] +
g_acl
[2];

1088 
da
[0] = (
acl_hw
[0] >> 8) & 0xff;

1089 
da
[1] = (
acl_hw
[0]) & 0xff;

1090 
da
[2] = (
acl_hw
[1] >> 8) & 0xff;

1091 
da
[3] = (
acl_hw
[1]) & 0xff;

1092 
da
[4] = (
acl_hw
[2] >> 8) & 0xff;

1093 
da
[5] = (
acl_hw
[2]) & 0xff;

1095 i(
	`i2c_wre
(

.
hw
->
addr
, 0x06, 6, 
da
))

1098 
	}
}

1104 
	$mpu_t_fifo
()

1106 
da
;

1108 i(!(

.
ch_cfg
.
nss
))

1111 
da
 = 0;

1112 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
t_ab
, 1, &
da
))

1114 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
fifo_
, 1, &
da
))

1116 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
ur_
, 1, &
da
))

1119 i(

.
ch_cfg
.
dmp_
) {

1120 
da
 = 
BIT_FIFO_RST
 | 
BIT_DMP_RST
;

1121 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
ur_
, 1, &
da
))

1123 
	`day_ms
(50);

1124 
da
 = 
BIT_DMP_EN
 | 
BIT_FIFO_EN
;

1125 i(

.
ch_cfg
.
nss
 & 
INV_XYZ_COMPASS
)

1126 
da
 |
BIT_AUX_IF_EN
;

1127 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
ur_
, 1, &
da
))

1129 i(

.
ch_cfg
.
t_ab
)

1130 
da
 = 
BIT_DMP_INT_EN
;

1132 
da
 = 0;

1133 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
t_ab
, 1, &
da
))

1135 
da
 = 0;

1136 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
fifo_
, 1, &
da
))

1139 
da
 = 
BIT_FIFO_RST
;

1140 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
ur_
, 1, &
da
))

1142 i(

.
ch_cfg
.
byss_mode
 || !(.ch_cfg.
nss
 & 
INV_XYZ_COMPASS
))

1143 
da
 = 
BIT_FIFO_EN
;

1145 
da
 = 
BIT_FIFO_EN
 | 
BIT_AUX_IF_EN
;

1146 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
ur_
, 1, &
da
))

1148 
	`day_ms
(50);

1149 i(

.
ch_cfg
.
t_ab
)

1150 
da
 = 
BIT_DATA_RDY_EN
;

1152 
da
 = 0;

1153 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
t_ab
, 1, &
da
))

1155 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
fifo_
, 1, &.
ch_cfg
.
fifo_ab
))

1159 
	}
}

1166 
	$mpu_g_gyro_f
(*
f
)

1168 

.
ch_cfg
.
gyro_f
) {

1169 
INV_FSR_250DPS
:

1170 
f
[0] = 250;

1172 
INV_FSR_500DPS
:

1173 
f
[0] = 500;

1175 
INV_FSR_1000DPS
:

1176 
f
[0] = 1000;

1178 
INV_FSR_2000DPS
:

1179 
f
[0] = 2000;

1182 
f
[0] = 0;

1186 
	}
}

1193 
	$mpu_t_gyro_f
(
f
)

1195 
da
;

1197 i(!(

.
ch_cfg
.
nss
))

1200 
f
) {

1202 
da
 = 
INV_FSR_250DPS
 << 3;

1205 
da
 = 
INV_FSR_500DPS
 << 3;

1208 
da
 = 
INV_FSR_1000DPS
 << 3;

1211 
da
 = 
INV_FSR_2000DPS
 << 3;

1217 i(

.
ch_cfg
.
gyro_f
 =(
da
 >> 3))

1219 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
gyro_cfg
, 1, &
da
))

1221 

.
ch_cfg
.
gyro_f
 = 
da
 >> 3;

1223 
	}
}

1230 
	$mpu_g_acl_f
(*
f
)

1232 

.
ch_cfg
.
acl_f
) {

1233 
INV_FSR_2G
:

1234 
f
[0] = 2;

1236 
INV_FSR_4G
:

1237 
f
[0] = 4;

1239 
INV_FSR_8G
:

1240 
f
[0] = 8;

1242 
INV_FSR_16G
:

1243 
f
[0] = 16;

1248 i(

.
ch_cfg
.
acl_hf
)

1249 
f
[0] <<= 1;

1251 
	}
}

1258 
	$mpu_t_acl_f
(
f
)

1260 
da
;

1262 i(!(

.
ch_cfg
.
nss
))

1265 
f
) {

1267 
da
 = 
INV_FSR_2G
 << 3;

1270 
da
 = 
INV_FSR_4G
 << 3;

1273 
da
 = 
INV_FSR_8G
 << 3;

1276 
da
 = 
INV_FSR_16G
 << 3;

1282 i(

.
ch_cfg
.
acl_f
 =(
da
 >> 3))

1284 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
acl_cfg
, 1, &
da
))

1286 

.
ch_cfg
.
acl_f
 = 
da
 >> 3;

1288 
	}
}

1295 
	$mpu_g_f
(*
f
)

1297 

.
ch_cfg
.
f
) {

1298 
INV_FILTER_188HZ
:

1299 
f
[0] = 188;

1301 
INV_FILTER_98HZ
:

1302 
f
[0] = 98;

1304 
INV_FILTER_42HZ
:

1305 
f
[0] = 42;

1307 
INV_FILTER_20HZ
:

1308 
f
[0] = 20;

1310 
INV_FILTER_10HZ
:

1311 
f
[0] = 10;

1313 
INV_FILTER_5HZ
:

1314 
f
[0] = 5;

1316 
INV_FILTER_256HZ_NOLPF2
:

1317 
INV_FILTER_2100HZ_NOLPF
:

1319 
f
[0] = 0;

1323 
	}
}

1331 
	$mpu_t_f
(
f
)

1333 
da
;

1335 i(!(

.
ch_cfg
.
nss
))

1338 i(
f
 >= 188)

1339 
da
 = 
INV_FILTER_188HZ
;

1340 i(
f
 >= 98)

1341 
da
 = 
INV_FILTER_98HZ
;

1342 i(
f
 >= 42)

1343 
da
 = 
INV_FILTER_42HZ
;

1344 i(
f
 >= 20)

1345 
da
 = 
INV_FILTER_20HZ
;

1346 i(
f
 >= 10)

1347 
da
 = 
INV_FILTER_10HZ
;

1349 
da
 = 
INV_FILTER_5HZ
;

1351 i(

.
ch_cfg
.
f
 =
da
)

1353 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
f
, 1, &
da
))

1355 

.
ch_cfg
.
f
 = 
da
;

1357 
	}
}

1364 
	$mpu_g_me_
(*

)

1366 i(

.
ch_cfg
.
dmp_
)

1369 

[0] = 

.
ch_cfg
.
me_
;

1371 
	}
}

1379 
	$mpu_t_me_
(

)

1381 
da
;

1383 i(!(

.
ch_cfg
.
nss
))

1386 i(

.
ch_cfg
.
dmp_
)

1389 i(

.
ch_cfg
.
_acl_mode
) {

1390 i(

 && (rate <= 40)) {

1392 
	`mpu__acl_mode
(

);

1398 
	`mpu__acl_mode
(0);

1400 i(

 < 4)

1401 

 = 4;

1402 i(

 > 1000)

1403 

 = 1000;

1405 
da
 = 1000 / 

 - 1;

1406 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
_div
, 1, &
da
))

1409 

.
ch_cfg
.
me_
 = 1000 / (1 + 
da
);

1411 #ifde
AK89xx_SECONDARY


1412 
	`mpu_t_comss_me_
(
	`m
(

.
ch_cfg
.
comss_me_
, 
MAX_COMPASS_SAMPLE_RATE
));

1416 
	`mpu_t_f
(

.
ch_cfg
.
me_
 >> 1);

1419 
	}
}

1426 
	$mpu_g_comss_me_
(*

)

1428 #ifde
AK89xx_SECONDARY


1429 

[0] = 

.
ch_cfg
.
comss_me_
;

1432 

[0] = 0;

1435 
	}
}

1448 
	$mpu_t_comss_me_
(

)

1450 #ifde
AK89xx_SECONDARY


1451 
div
;

1452 i(!

 ||> 

.
ch_cfg
.
me_
 ||> 
MAX_COMPASS_SAMPLE_RATE
)

1455 
div
 = 

.
ch_cfg
.
me_
 / 

 - 1;

1456 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
s4_
, 1, &
div
))

1458 

.
ch_cfg
.
comss_me_
 = st.ch_cfg.
me_
 / (
div
 + 1);

1463 
	}
}

1470 
	$mpu_g_gyro_ns
(*
ns
)

1472 

.
ch_cfg
.
gyro_f
) {

1473 
INV_FSR_250DPS
:

1474 
ns
[0] = 131.f;

1476 
INV_FSR_500DPS
:

1477 
ns
[0] = 65.5f;

1479 
INV_FSR_1000DPS
:

1480 
ns
[0] = 32.8f;

1482 
INV_FSR_2000DPS
:

1483 
ns
[0] = 16.4f;

1489 
	}
}

1496 
	$mpu_g_acl_ns
(*
ns
)

1498 

.
ch_cfg
.
acl_f
) {

1499 
INV_FSR_2G
:

1500 
ns
[0] = 16384;

1502 
INV_FSR_4G
:

1503 
ns
[0] = 8092;

1505 
INV_FSR_8G
:

1506 
ns
[0] = 4096;

1508 
INV_FSR_16G
:

1509 
ns
[0] = 2048;

1514 i(

.
ch_cfg
.
acl_hf
)

1515 
ns
[0] >>= 1;

1517 
	}
}

1528 
	$mpu_g_fifo_cfig
(*
nss
)

1530 
nss
[0] = 

.
ch_cfg
.
fifo_ab
;

1532 
	}
}

1543 
	$mpu_cfigu_fifo
(
nss
)

1545 
ev
;

1546 
su
 = 0;

1549 
nss
 &~
INV_XYZ_COMPASS
;

1551 i(

.
ch_cfg
.
dmp_
)

1554 i(!(

.
ch_cfg
.
nss
))

1556 
ev
 = 

.
ch_cfg
.
fifo_ab
;

1557 

.
ch_cfg
.
fifo_ab
 = 
nss
 & st.chip_cfg.sensors;

1558 i(

.
ch_cfg
.
fifo_ab
 !
nss
)

1562 
su
 = -1;

1564 
su
 = 0;

1565 i(
nss
 || 

.
ch_cfg
.
_acl_mode
)

1566 
	`t_t_ab
(1);

1568 
	`t_t_ab
(0);

1569 i(
nss
) {

1570 i(
	`mpu_t_fifo
()) {

1571 

.
ch_cfg
.
fifo_ab
 = 
ev
;

1577  
su
;

1578 
	}
}

1585 
	$mpu_g_pow_e
(*
pow_
)

1587 i(

.
ch_cfg
.
nss
)

1588 
pow_
[0] = 1;

1590 
pow_
[0] = 0;

1592 
	}
}

1604 
	$mpu_t_nss
(
nss
)

1606 
da
;

1607 #ifde
AK89xx_SECONDARY


1608 
ur_
;

1611 i(
nss
 & 
INV_XYZ_GYRO
)

1612 
da
 = 
INV_CLK_PLL
;

1613 i(
nss
)

1614 
da
 = 0;

1616 
da
 = 
BIT_SLEEP
;

1617 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
pwr_mgmt_1
, 1, &
da
)) {

1618 

.
ch_cfg
.
nss
 = 0;

1621 

.
ch_cfg
.
k_c
 = 
da
 & ~
BIT_SLEEP
;

1623 
da
 = 0;

1624 i(!(
nss
 & 
INV_X_GYRO
))

1625 
da
 |
BIT_STBY_XG
;

1626 i(!(
nss
 & 
INV_Y_GYRO
))

1627 
da
 |
BIT_STBY_YG
;

1628 i(!(
nss
 & 
INV_Z_GYRO
))

1629 
da
 |
BIT_STBY_ZG
;

1630 i(!(
nss
 & 
INV_XYZ_ACCEL
))

1631 
da
 |
BIT_STBY_XYZA
;

1632 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
pwr_mgmt_2
, 1, &
da
)) {

1633 

.
ch_cfg
.
nss
 = 0;

1637 i(
nss
 && (nsܠ!
INV_XYZ_ACCEL
))

1639 
	`mpu_t_t_tched
(0);

1641 #ifde
AK89xx_SECONDARY


1642 #ifde
AK89xx_BYPASS


1643 i(
nss
 & 
INV_XYZ_COMPASS
)

1644 
	`mpu_t_byss
(1);

1646 
	`mpu_t_byss
(0);

1648 i(
	`i2c_ad
(

.
hw
->
addr
, st.
g
->
ur_
, 1, &user_ctrl))

1651 i(
nss
 & 
INV_XYZ_COMPASS
) {

1652 
da
 = 
AKM_SINGLE_MEASUREMENT
;

1653 
ur_
 |
BIT_AUX_IF_EN
;

1655 
da
 = 
AKM_POWER_DOWN
;

1656 
ur_
 &~
BIT_AUX_IF_EN
;

1658 i(

.
ch_cfg
.
dmp_
)

1659 
ur_
 |
BIT_DMP_EN
;

1661 
ur_
 &~
BIT_DMP_EN
;

1662 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
s1_do
, 1, &
da
))

1665 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
ur_
, 1, &user_ctrl))

1670 

.
ch_cfg
.
nss
 = sensors;

1671 

.
ch_cfg
.
_acl_mode
 = 0;

1672 
	`day_ms
(50);

1674 
	}
}

1681 
	$mpu_g_t_us
(*
us
)

1683 
tmp
[2];

1684 i(!

.
ch_cfg
.
nss
)

1686 i(
	`i2c_ad
(

.
hw
->
addr
, st.
g
->
dmp_t_us
, 2, 
tmp
))

1688 
us
[0] = (
tmp
[0] << 8) |mp[1];

1690 
	}
}

1710 
	$mpu_ad_fifo
(*
gyro
, *
acl
, *
timeamp
,

1711 *
nss
, *
me
)

1714 
da
[
MAX_PACKET_LENGTH
];

1715 
ck_size
 = 0;

1716 
fifo_cou
, 
dex
 = 0;

1718 i(

.
ch_cfg
.
dmp_
)

1721 
nss
[0] = 0;

1722 i(!

.
ch_cfg
.
nss
)

1724 i(!

.
ch_cfg
.
fifo_ab
)

1727 i(

.
ch_cfg
.
fifo_ab
 & 
INV_X_GYRO
)

1728 
ck_size
 += 2;

1729 i(

.
ch_cfg
.
fifo_ab
 & 
INV_Y_GYRO
)

1730 
ck_size
 += 2;

1731 i(

.
ch_cfg
.
fifo_ab
 & 
INV_Z_GYRO
)

1732 
ck_size
 += 2;

1733 i(

.
ch_cfg
.
fifo_ab
 & 
INV_XYZ_ACCEL
)

1734 
ck_size
 += 6;

1736 i(
	`i2c_ad
(

.
hw
->
addr
, st.
g
->
fifo_cou_h
, 2, 
da
))

1738 
fifo_cou
 = (
da
[0] << 8) | data[1];

1739 i(
fifo_cou
 < 
ck_size
)

1742 i(
fifo_cou
 > (

.
hw
->
max_fifo
 >> 1)) {

1744 i(
	`i2c_ad
(

.
hw
->
addr
, st.
g
->
t_us
, 1, 
da
))

1746 i(
da
[0] & 
BIT_FIFO_OVERFLOW
) {

1747 
	`mpu_t_fifo
();

1751 
	`g_ms
((*)
timeamp
);

1753 i(
	`i2c_ad
(

.
hw
->
addr
, st.
g
->
fifo_r_w
, 
ck_size
, 
da
))

1755 
me
[0] = 
fifo_cou
 / 
ck_size
 - 1;

1756 
nss
[0] = 0;

1758 i((
dex
 !
ck_size
&& 

.
ch_cfg
.
fifo_ab
 & 
INV_XYZ_ACCEL
) {

1759 
acl
[0] = (
da
[
dex
+0] << 8) | data[index+1];

1760 
acl
[1] = (
da
[
dex
+2] << 8) | data[index+3];

1761 
acl
[2] = (
da
[
dex
+4] << 8) | data[index+5];

1762 
nss
[0] |
INV_XYZ_ACCEL
;

1763 
dex
 += 6;

1765 i((
dex
 !
ck_size
&& 

.
ch_cfg
.
fifo_ab
 & 
INV_X_GYRO
) {

1766 
gyro
[0] = (
da
[
dex
+0] << 8) | data[index+1];

1767 
nss
[0] |
INV_X_GYRO
;

1768 
dex
 += 2;

1770 i((
dex
 !
ck_size
&& 

.
ch_cfg
.
fifo_ab
 & 
INV_Y_GYRO
) {

1771 
gyro
[1] = (
da
[
dex
+0] << 8) | data[index+1];

1772 
nss
[0] |
INV_Y_GYRO
;

1773 
dex
 += 2;

1775 i((
dex
 !
ck_size
&& 

.
ch_cfg
.
fifo_ab
 & 
INV_Z_GYRO
) {

1776 
gyro
[2] = (
da
[
dex
+0] << 8) | data[index+1];

1777 
nss
[0] |
INV_Z_GYRO
;

1778 
dex
 += 2;

1782 
	}
}

1791 
	$mpu_ad_fifo_am
(
ngth
, *
da
,

1792 *
me
)

1794 
tmp
[2];

1795 
fifo_cou
;

1796 i(!

.
ch_cfg
.
dmp_
)

1798 i(!

.
ch_cfg
.
nss
)

1801 i(
	`i2c_ad
(

.
hw
->
addr
, st.
g
->
fifo_cou_h
, 2, 
tmp
))

1803 
fifo_cou
 = (
tmp
[0] << 8) |mp[1];

1804 i(
fifo_cou
 < 
ngth
) {

1805 
me
[0] = 0;

1808 i(
fifo_cou
 > (

.
hw
->
max_fifo
 >> 1)) {

1810 i(
	`i2c_ad
(

.
hw
->
addr
, st.
g
->
t_us
, 1, 
tmp
))

1812 i(
tmp
[0] & 
BIT_FIFO_OVERFLOW
) {

1813 
	`mpu_t_fifo
();

1818 i(
	`i2c_ad
(

.
hw
->
addr
, st.
g
->
fifo_r_w
, 
ngth
, 
da
))

1820 
me
[0] = 
fifo_cou
 / 
ngth
 - 1;

1822 
	}
}

1829 
	$mpu_t_byss
(
byss_
)

1831 
tmp
;

1833 i(

.
ch_cfg
.
byss_mode
 =
byss_
)

1836 i(
byss_
) {

1837 i(
	`i2c_ad
(

.
hw
->
addr
, st.
g
->
ur_
, 1, &
tmp
))

1839 
tmp
 &~
BIT_AUX_IF_EN
;

1840 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
ur_
, 1, &
tmp
))

1842 
	`day_ms
(3);

1843 
tmp
 = 
BIT_BYPASS_EN
;

1844 i(

.
ch_cfg
.
aive_low_t
)

1845 
tmp
 |
BIT_ACTL
;

1846 i(

.
ch_cfg
.
tched_t
)

1847 
tmp
 |
BIT_LATCH_EN
 | 
BIT_ANY_RD_CLR
;

1848 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
t_p_cfg
, 1, &
tmp
))

1852 i(
	`i2c_ad
(

.
hw
->
addr
, st.
g
->
ur_
, 1, &
tmp
))

1854 i(

.
ch_cfg
.
nss
 & 
INV_XYZ_COMPASS
)

1855 
tmp
 |
BIT_AUX_IF_EN
;

1857 
tmp
 &~
BIT_AUX_IF_EN
;

1858 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
ur_
, 1, &
tmp
))

1860 
	`day_ms
(3);

1861 i(

.
ch_cfg
.
aive_low_t
)

1862 
tmp
 = 
BIT_ACTL
;

1864 
tmp
 = 0;

1865 i(

.
ch_cfg
.
tched_t
)

1866 
tmp
 |
BIT_LATCH_EN
 | 
BIT_ANY_RD_CLR
;

1867 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
t_p_cfg
, 1, &
tmp
))

1870 

.
ch_cfg
.
byss_mode
 = 
byss_
;

1872 
	}
}

1879 
	$mpu_t_t_v
(
aive_low
)

1881 

.
ch_cfg
.
aive_low_t
 = 
aive_low
;

1883 
	}
}

1891 
	$mpu_t_t_tched
(
ab
)

1893 
tmp
;

1894 i(

.
ch_cfg
.
tched_t
 =
ab
)

1897 i(
ab
)

1898 
tmp
 = 
BIT_LATCH_EN
 | 
BIT_ANY_RD_CLR
;

1900 
tmp
 = 0;

1901 i(

.
ch_cfg
.
byss_mode
)

1902 
tmp
 |
BIT_BYPASS_EN
;

1903 i(

.
ch_cfg
.
aive_low_t
)

1904 
tmp
 |
BIT_ACTL
;

1905 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
t_p_cfg
, 1, &
tmp
))

1907 

.
ch_cfg
.
tched_t
 = 
ab
;

1909 
	}
}

1911 #ifde
MPU6050


1912 
	$g_acl_od_shi
(*
_shi
)

1914 
tmp
[4], 
shi_code
[3], 
ii
;

1916 i(
	`i2c_ad
(

.
hw
->
addr
, 0x0D, 4, 
tmp
))

1919 
shi_code
[0] = ((
tmp
[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);

1920 
shi_code
[1] = ((
tmp
[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);

1921 
shi_code
[2] = ((
tmp
[2] & 0xE0) >> 3) | (tmp[3] & 0x03);

1922 
ii
 = 0; ii < 3; ii++) {

1923 i(!
shi_code
[
ii
]) {

1924 
_shi
[
ii
] = 0.f;

1930 
_shi
[
ii
] = 0.34f;

1931 --
shi_code
[
ii
])

1932 
_shi
[
ii
] *= 1.034f;

1935 
	}
}

1937 
	$acl_lf_
(*
bs_gur
, *
bs_
)

1939 
jj
, 
su
 = 0;

1940 
_shi
[3], 
_shi_cu
, 
_shi_v
;

1942 
	`g_acl_od_shi
(
_shi
);

1943 
jj
 = 0; jj < 3; jj++) {

1944 
_shi_cu
 = 
	`bs
(
bs_gur
[
jj
] - 
bs_
[jj]) / 65536.f;

1945 i(
_shi
[
jj
]) {

1946 
_shi_v
 = 
_shi_cu
 / 
_shi
[
jj
] - 1.f;

1947 i(
	`bs
(
_shi_v
> 

.
max_acl_v
)

1948 
su
 |1 << 
jj
;

1949 } i((
_shi_cu
 < 

.
m_g
) ||

1950 (
_shi_cu
 > 

.
max_g
))

1951 
su
 |1 << 
jj
;

1954  
su
;

1955 
	}
}

1957 
	$gyro_lf_
(*
bs_gur
, *
bs_
)

1959 
jj
, 
su
 = 0;

1960 
tmp
[3];

1961 
_shi
, 
_shi_cu
, 
_shi_v
;

1963 i(
	`i2c_ad
(

.
hw
->
addr
, 0x0D, 3, 
tmp
))

1966 
tmp
[0] &= 0x1F;

1967 
tmp
[1] &= 0x1F;

1968 
tmp
[2] &= 0x1F;

1970 
jj
 = 0; jj < 3; jj++) {

1971 
_shi_cu
 = 
	`bs
(
bs_gur
[
jj
] - 
bs_
[jj]) / 65536.f;

1972 i(
tmp
[
jj
]) {

1973 
_shi
 = 3275./ 

.
gyro_ns
;

1974 --
tmp
[
jj
])

1975 
_shi
 *= 1.046f;

1976 
_shi_v
 = 
_shi_cu
 / 
_shi
 - 1.f;

1977 i(
	`bs
(
_shi_v
> 

.
max_gyro_v
)

1978 
su
 |1 << 
jj
;

1979 } i((
_shi_cu
 < 

.
m_dps
) ||

1980 (
_shi_cu
 > 

.
max_dps
))

1981 
su
 |1 << 
jj
;

1983  
su
;

1984 
	}
}

1986 #ifde
AK89xx_SECONDARY


1987 
	$comss_lf_
()

1989 
tmp
[6];

1990 
s
 = 10;

1991 
su
 = 0x07;

1992 
da
;

1994 
	`mpu_t_byss
(1);

1996 
tmp
[0] = 
AKM_POWER_DOWN
;

1997 i(
	`i2c_wre
(

.
ch_cfg
.
comss_addr
, 
AKM_REG_CNTL
, 1, 
tmp
))

1999 
tmp
[0] = 
AKM_BIT_SELF_TEST
;

2000 i(
	`i2c_wre
(

.
ch_cfg
.
comss_addr
, 
AKM_REG_ASTC
, 1, 
tmp
))

2001 
AKM_e
;

2002 
tmp
[0] = 
AKM_MODE_SELF_TEST
;

2003 i(
	`i2c_wre
(

.
ch_cfg
.
comss_addr
, 
AKM_REG_CNTL
, 1, 
tmp
))

2004 
AKM_e
;

2007 
	`day_ms
(10);

2008 i(
	`i2c_ad
(

.
ch_cfg
.
comss_addr
, 
AKM_REG_ST1
, 1, 
tmp
))

2009 
AKM_e
;

2010 i(
tmp
[0] & 
AKM_DATA_READY
)

2012 } 
s
--);

2013 i(!(
tmp
[0] & 
AKM_DATA_READY
))

2014 
AKM_e
;

2016 i(
	`i2c_ad
(

.
ch_cfg
.
comss_addr
, 
AKM_REG_HXL
, 6, 
tmp
))

2017 
AKM_e
;

2019 
su
 = 0;

2020 
da
 = ()(
tmp
[1] << 8) |mp[0];

2021 i((
da
 > 100) || (data < -100))

2022 
su
 |= 0x01;

2023 
da
 = ()(
tmp
[3] << 8) |mp[2];

2024 i((
da
 > 100) || (data < -100))

2025 
su
 |= 0x02;

2026 
da
 = ()(
tmp
[5] << 8) |mp[4];

2027 i((
da
 > -300) || (data < -1000))

2028 
su
 |= 0x04;

2030 
AKM_e
:

2031 
tmp
[0] = 0 | 
SUPPORTS_AK89xx_HIGH_SENS
;

2032 
	`i2c_wre
(

.
ch_cfg
.
comss_addr
, 
AKM_REG_ASTC
, 1, 
tmp
);

2033 
tmp
[0] = 
SUPPORTS_AK89xx_HIGH_SENS
;

2034 
	`i2c_wre
(

.
ch_cfg
.
comss_addr
, 
AKM_REG_CNTL
, 1, 
tmp
);

2035 
	`mpu_t_byss
(0);

2036  
su
;

2037 
	}
}

2041 
	$g__bs
(*
gyro
, *
acl
, 
hw_
)

2043 
da
[
MAX_PACKET_LENGTH
];

2044 
ck_cou
, 
ii
;

2045 
fifo_cou
;

2047 
da
[0] = 0x01;

2048 
da
[1] = 0;

2049 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
pwr_mgmt_1
, 2, 
da
))

2051 
	`day_ms
(200);

2052 
da
[0] = 0;

2053 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
t_ab
, 1, 
da
))

2055 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
fifo_
, 1, 
da
))

2057 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
pwr_mgmt_1
, 1, 
da
))

2059 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
i2c_m
, 1, 
da
))

2061 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
ur_
, 1, 
da
))

2063 
da
[0] = 
BIT_FIFO_RST
 | 
BIT_DMP_RST
;

2064 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
ur_
, 1, 
da
))

2066 
	`day_ms
(15);

2067 
da
[0] = 

.

->
g_f
;

2068 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
f
, 1, 
da
))

2070 
da
[0] = 

.

->
g__div
;

2071 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
_div
, 1, 
da
))

2073 i(
hw_
)

2074 
da
[0] = 

.

->
g_gyro_f
 | 0xE0;

2076 
da
[0] = 

.

->
g_gyro_f
;

2077 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
gyro_cfg
, 1, 
da
))

2080 i(
hw_
)

2081 
da
[0] = 

.

->
g_acl_f
 | 0xE0;

2083 
da
[0] = 

.
g_acl_f
;

2084 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
acl_cfg
, 1, 
da
))

2086 i(
hw_
)

2087 
	`day_ms
(200);

2090 
da
[0] = 
BIT_FIFO_EN
;

2091 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
ur_
, 1, 
da
))

2094 
da
[0] = 
INV_XYZ_GYRO
 | 
INV_XYZ_ACCEL
;

2095 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
fifo_
, 1, 
da
))

2097 
	`day_ms
(

.
wa_ms
);

2098 
da
[0] = 0;

2099 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
fifo_
, 1, 
da
))

2102 i(
	`i2c_ad
(

.
hw
->
addr
, st.
g
->
fifo_cou_h
, 2, 
da
))

2105 
fifo_cou
 = (
da
[0] << 8) | data[1];

2106 
ck_cou
 = 
fifo_cou
 / 
MAX_PACKET_LENGTH
;

2107 
gyro
[0] = gyro[1] = gyro[2] = 0;

2108 
acl
[0] =ccel[1] =ccel[2] = 0;

2110 
ii
 = 0; i< 
ck_cou
; ii++) {

2111 
acl_cur
[3], 
gyro_cur
[3];

2112 i(
	`i2c_ad
(

.
hw
->
addr
, st.
g
->
fifo_r_w
, 
MAX_PACKET_LENGTH
, 
da
))

2114 
acl_cur
[0] = (()
da
[0] << 8) | data[1];

2115 
acl_cur
[1] = (()
da
[2] << 8) | data[3];

2116 
acl_cur
[2] = (()
da
[4] << 8) | data[5];

2117 
acl
[0] +()
acl_cur
[0];

2118 
acl
[1] +()
acl_cur
[1];

2119 
acl
[2] +()
acl_cur
[2];

2120 
gyro_cur
[0] = ((()
da
[6] << 8) | data[7]);

2121 
gyro_cur
[1] = ((()
da
[8] << 8) | data[9]);

2122 
gyro_cur
[2] = ((()
da
[10] << 8) | data[11]);

2123 
gyro
[0] +()
gyro_cur
[0];

2124 
gyro
[1] +()
gyro_cur
[1];

2125 
gyro
[2] +()
gyro_cur
[2];

2127 #ifde
EMPL_NO_64BIT


2128 
gyro
[0] = ()((()gyro[0]*65536.f/ 

.
gyro_ns
 / 
ck_cou
);

2129 
gyro
[1] = ()((()gyro[1]*65536.f/ 

.
gyro_ns
 / 
ck_cou
);

2130 
gyro
[2] = ()((()gyro[2]*65536.f/ 

.
gyro_ns
 / 
ck_cou
);

2131 i(
has_acl
) {

2132 
acl
[0] = ()(((cl[0]*65536.f/ 

.
acl_ns
 /

2133 
ck_cou
);

2134 
acl
[1] = ()(((cl[1]*65536.f/ 

.
acl_ns
 /

2135 
ck_cou
);

2136 
acl
[2] = ()(((cl[2]*65536.f/ 

.
acl_ns
 /

2137 
ck_cou
);

2139 
acl
[2] -= 65536L;

2142 
gyro
[0] = ()((()gyro[0]<<16/ 

.
gyro_ns
 / 
ck_cou
);

2143 
gyro
[1] = ()((()gyro[1]<<16/ 

.
gyro_ns
 / 
ck_cou
);

2144 
gyro
[2] = ()((()gyro[2]<<16/ 

.
gyro_ns
 / 
ck_cou
);

2145 
acl
[0] = ()(((cl[0]<<16/ 

.
acl_ns
 /

2146 
ck_cou
);

2147 
acl
[1] = ()(((cl[1]<<16/ 

.
acl_ns
 /

2148 
ck_cou
);

2149 
acl
[2] = ()(((cl[2]<<16/ 

.
acl_ns
 /

2150 
ck_cou
);

2152 i(
acl
[2] > 0L)

2153 
acl
[2] -= 65536L;

2155 
acl
[2] += 65536L;

2159 
	}
}

2181 
	$mpu_run_lf_
(*
gyro
, *
acl
)

2183 #ifde
MPU6050


2184 cڡ 
s
 = 2;

2185 
gyro_
[3], 
acl_
[3];

2186 
acl_su
, 
gyro_su
;

2187 #ifde
AK89xx_SECONDARY


2188 
comss_su
;

2190 
ii
;

2192 
su
;

2193 
acl_f
, 
fifo_nss
, 
nss_
;

2194 
gyro_f
, 
me_
, 
f
;

2195 
dmp_was_
;

2197 i(

.
ch_cfg
.
dmp_
) {

2198 
	`mpu_t_dmp_e
(0);

2199 
dmp_was_
 = 1;

2201 
dmp_was_
 = 0;

2204 
	`mpu_g_gyro_f
(&
gyro_f
);

2205 
	`mpu_g_acl_f
(&
acl_f
);

2206 
	`mpu_g_f
(&
f
);

2207 
	`mpu_g_me_
(&
me_
);

2208 
nss_
 = 

.
ch_cfg
.
nss
;

2209 
	`mpu_g_fifo_cfig
(&
fifo_nss
);

2212 #i
defed
 
MPU6050


2213 
ii
 = 0; i< 
s
; ii++)

2214 i(!
	`g__bs
(
gyro
, 
acl
, 0))

2216 i(
ii
 =
s
) {

2220 
su
 = 0;

2221 
e
;

2223 
ii
 = 0; i< 
s
; ii++)

2224 i(!
	`g__bs
(
gyro_
, 
acl_
, 1))

2226 i(
ii
 =
s
) {

2228 
su
 = 0;

2229 
e
;

2231 
acl_su
 = 
	`acl_lf_
(
acl
, 
acl_
);

2232 
gyro_su
 = 
	`gyro_lf_
(
gyro
, 
gyro_
);

2234 
su
 = 0;

2235 i(!
gyro_su
)

2236 
su
 |= 0x01;

2237 i(!
acl_su
)

2238 
su
 |= 0x02;

2240 #ifde
AK89xx_SECONDARY


2241 
comss_su
 = 
	`comss_lf_
();

2242 i(!
comss_su
)

2243 
su
 |= 0x04;

2245 
e
:

2246 #i
defed
 
MPU6500


2250 
	`g__bs
(
gyro
, 
acl
, 0);

2251 
su
 = 0x7;

2254 

.
ch_cfg
.
gyro_f
 = 0xFF;

2255 

.
ch_cfg
.
acl_f
 = 0xFF;

2256 

.
ch_cfg
.
f
 = 0xFF;

2257 

.
ch_cfg
.
me_
 = 0xFFFF;

2258 

.
ch_cfg
.
nss
 = 0xFF;

2259 

.
ch_cfg
.
fifo_ab
 = 0xFF;

2260 

.
ch_cfg
.
k_c
 = 
INV_CLK_PLL
;

2261 
	`mpu_t_gyro_f
(
gyro_f
);

2262 
	`mpu_t_acl_f
(
acl_f
);

2263 
	`mpu_t_f
(
f
);

2264 
	`mpu_t_me_
(
me_
);

2265 
	`mpu_t_nss
(
nss_
);

2266 
	`mpu_cfigu_fifo
(
fifo_nss
);

2268 i(
dmp_was_
)

2269 
	`mpu_t_dmp_e
(1);

2271  
su
;

2272 
	}
}

2283 
	$mpu_wre_mem
(
mem_addr
, 
ngth
,

2284 *
da
)

2286 
tmp
[2];

2288 i(!
da
)

2290 i(!

.
ch_cfg
.
nss
)

2293 
tmp
[0] = ()(
mem_addr
 >> 8);

2294 
tmp
[1] = ()(
mem_addr
 & 0xFF);

2297 i(
tmp
[1] + 
ngth
 > 

.
hw
->
bk_size
)

2300 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
bk_l
, 2, 
tmp
))

2302 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
mem_r_w
, 
ngth
, 
da
))

2305 
	}
}

2316 
	$mpu_ad_mem
(
mem_addr
, 
ngth
,

2317 *
da
)

2319 
tmp
[2];

2321 i(!
da
)

2323 i(!

.
ch_cfg
.
nss
)

2326 
tmp
[0] = ()(
mem_addr
 >> 8);

2327 
tmp
[1] = ()(
mem_addr
 & 0xFF);

2330 i(
tmp
[1] + 
ngth
 > 

.
hw
->
bk_size
)

2333 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
bk_l
, 2, 
tmp
))

2335 i(
	`i2c_ad
(

.
hw
->
addr
, st.
g
->
mem_r_w
, 
ngth
, 
da
))

2338 
	}
}

2348 
	$mpu_ld_fmwe
(
ngth
, cڡ *
fmwe
,

2349 
t_addr
, 
me_
)

2351 
ii
;

2352 
this_wre
;

2354 
	#LOAD_CHUNK
 (16)

	)

2355 
cur
[
LOAD_CHUNK
], 
tmp
[2];

2357 i(

.
ch_cfg
.
dmp_lded
)

2361 i(!
fmwe
)

2363 
ii
 = 0; i< 
ngth
; i+
this_wre
) {

2364 
this_wre
 = 
	`m
(
LOAD_CHUNK
, 
ngth
 - 
ii
);

2365 i(
	`mpu_wre_mem
(
ii
, 
this_wre
, (*)&
fmwe
[ii]))

2367 i(
	`mpu_ad_mem
(
ii
, 
this_wre
, 
cur
))

2369 i(
	`memcmp
(
fmwe
+
ii
, 
cur
, 
this_wre
))

2374 
tmp
[0] = 
t_addr
 >> 8;

2375 
tmp
[1] = 
t_addr
 & 0xFF;

2376 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
gm_t_h
, 2, 
tmp
))

2379 

.
ch_cfg
.
dmp_lded
 = 1;

2380 

.
ch_cfg
.
dmp_me_
 = 
me_
;

2382 
	}
}

2389 
	$mpu_t_dmp_e
(
ab
)

2391 
tmp
;

2392 i(

.
ch_cfg
.
dmp_
 =
ab
)

2395 i(
ab
) {

2396 i(!

.
ch_cfg
.
dmp_lded
)

2399 
	`t_t_ab
(0);

2401 
	`mpu_t_byss
(0);

2403 
	`mpu_t_me_
(

.
ch_cfg
.
dmp_me_
);

2405 
tmp
 = 0;

2406 
	`i2c_wre
(

.
hw
->
addr
, 0x23, 1, &
tmp
);

2407 

.
ch_cfg
.
dmp_
 = 1;

2409 
	`t_t_ab
(1);

2410 
	`mpu_t_fifo
();

2413 
	`t_t_ab
(0);

2415 
tmp
 = 

.
ch_cfg
.
fifo_ab
;

2416 
	`i2c_wre
(

.
hw
->
addr
, 0x23, 1, &
tmp
);

2417 

.
ch_cfg
.
dmp_
 = 0;

2418 
	`mpu_t_fifo
();

2421 
	}
}

2428 
	$mpu_g_dmp_e
(*
abd
)

2430 
abd
[0] = 

.
ch_cfg
.
dmp_
;

2432 
	}
}

2436 
	$tup_comss
()

2438 #ifde
AK89xx_SECONDARY


2439 
da
[4], 
akm_addr
;

2441 
	`mpu_t_byss
(1);

2444 
akm_addr
 = 0x0C;km_addr <= 0x0F;km_addr++) {

2445 
su
;

2446 
su
 = 
	`i2c_ad
(
akm_addr
, 
AKM_REG_WHOAMI
, 1, 
da
);

2447 i(!
su
 && (
da
[0] =
AKM_WHOAMI
))

2451 i(
akm_addr
 > 0x0F) {

2453 
	`log_e
("Compassot found.\n");

2457 

.
ch_cfg
.
comss_addr
 = 
akm_addr
;

2459 
da
[0] = 
AKM_POWER_DOWN
;

2460 i(
	`i2c_wre
(

.
ch_cfg
.
comss_addr
, 
AKM_REG_CNTL
, 1, 
da
))

2462 
	`day_ms
(1);

2464 
da
[0] = 
AKM_FUSE_ROM_ACCESS
;

2465 i(
	`i2c_wre
(

.
ch_cfg
.
comss_addr
, 
AKM_REG_CNTL
, 1, 
da
))

2467 
	`day_ms
(1);

2470 i(
	`i2c_ad
(

.
ch_cfg
.
comss_addr
, 
AKM_REG_ASAX
, 3, 
da
))

2472 

.
ch_cfg
.
mag_ns_adj
[0] = ()
da
[0] + 128;

2473 

.
ch_cfg
.
mag_ns_adj
[1] = ()
da
[1] + 128;

2474 

.
ch_cfg
.
mag_ns_adj
[2] = ()
da
[2] + 128;

2476 
da
[0] = 
AKM_POWER_DOWN
;

2477 i(
	`i2c_wre
(

.
ch_cfg
.
comss_addr
, 
AKM_REG_CNTL
, 1, 
da
))

2479 
	`day_ms
(1);

2481 
	`mpu_t_byss
(0);

2484 
da
[0] = 0x40;

2485 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
i2c_m
, 1, 
da
))

2489 
da
[0] = 
BIT_I2C_READ
 | 

.
ch_cfg
.
comss_addr
;

2490 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
s0_addr
, 1, 
da
))

2494 
da
[0] = 
AKM_REG_ST1
;

2495 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
s0_g
, 1, 
da
))

2499 
da
[0] = 
BIT_SLAVE_EN
 | 8;

2500 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
s0_
, 1, 
da
))

2504 
da
[0] = 

.
ch_cfg
.
comss_addr
;

2505 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
s1_addr
, 1, 
da
))

2509 
da
[0] = 
AKM_REG_CNTL
;

2510 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
s1_g
, 1, 
da
))

2514 
da
[0] = 
BIT_SLAVE_EN
 | 1;

2515 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
s1_
, 1, 
da
))

2519 
da
[0] = 
AKM_SINGLE_MEASUREMENT
;

2520 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
s1_do
, 1, 
da
))

2524 
da
[0] = 0x03;

2525 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
i2c_day_
, 1, 
da
))

2528 #ifde
MPU9150


2530 
da
[0] = 
BIT_I2C_MST_VDDIO
;

2531 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
yg_offs_tc
, 1, 
da
))

2539 
	}
}

2547 
	$mpu_g_comss_g
(*
da
, *
timeamp
)

2549 #ifde
AK89xx_SECONDARY


2550 
tmp
[9];

2552 i(!(

.
ch_cfg
.
nss
 & 
INV_XYZ_COMPASS
))

2555 #ifde
AK89xx_BYPASS


2556 i(
	`i2c_ad
(

.
ch_cfg
.
comss_addr
, 
AKM_REG_ST1
, 8, 
tmp
))

2558 
tmp
[8] = 
AKM_SINGLE_MEASUREMENT
;

2559 i(
	`i2c_wre
(

.
ch_cfg
.
comss_addr
, 
AKM_REG_CNTL
, 1, 
tmp
+8))

2562 i(
	`i2c_ad
(

.
hw
->
addr
, st.
g
->
w_comss
, 8, 
tmp
))

2566 #i
defed
 
AK8975_SECONDARY


2568 i(!(
tmp
[0] & 
AKM_DATA_READY
))

2570 i((
tmp
[7] & 
AKM_OVERFLOW
|| (tmp[7] & 
AKM_DATA_ERROR
))

2572 #i
defed
 
AK8963_SECONDARY


2574 i(!(
tmp
[0] & 
AKM_DATA_READY
|| (tmp[0] & 
AKM_DATA_OVERRUN
))

2576 i(
tmp
[7] & 
AKM_OVERFLOW
)

2579 
da
[0] = (
tmp
[2] << 8) |mp[1];

2580 
da
[1] = (
tmp
[4] << 8) |mp[3];

2581 
da
[2] = (
tmp
[6] << 8) |mp[5];

2583 
da
[0] = (()da[0] * 

.
ch_cfg
.
mag_ns_adj
[0]) >> 8;

2584 
da
[1] = (()da[1] * 

.
ch_cfg
.
mag_ns_adj
[1]) >> 8;

2585 
da
[2] = (()da[2] * 

.
ch_cfg
.
mag_ns_adj
[2]) >> 8;

2587 i(
timeamp
)

2588 
	`g_ms
(
timeamp
);

2593 
	}
}

2600 
	$mpu_g_comss_f
(*
f
)

2602 #ifde
AK89xx_SECONDARY


2603 
f
[0] = 

.
hw
->
comss_f
;

2608 
	}
}

2654 
	$mpu__mi_u
(
thsh
, 
time
,

2655 
a_eq
)

2657 
da
[3];

2659 i(
a_eq
) {

2660 
thsh_hw
;

2662 #i
defed
 
MPU6050


2665 i(
thsh
 > 8160)

2666 
thsh_hw
 = 255;

2667 i(
thsh
 < 32)

2668 
thsh_hw
 = 1;

2670 
thsh_hw
 = 
thsh
 >> 5;

2671 #i
defed
 
MPU6500


2673 i(
thsh
 > 1020)

2674 
thsh_hw
 = 255;

2675 i(
thsh
 < 4)

2676 
thsh_hw
 = 1;

2678 
thsh_hw
 = 
thsh
 >> 2;

2681 i(!
time
)

2683 
time
 = 1;

2685 #i
defed
 
MPU6050


2686 i(
a_eq
 > 40)

2687 #i
defed
 
MPU6500


2688 i(
a_eq
 > 640)

2695 i(!

.
ch_cfg
.
t_mi_ly
) {

2697 i(

.
ch_cfg
.
dmp_
) {

2698 
	`mpu_t_dmp_e
(0);

2699 

.
ch_cfg
.
che
.
dmp_
 = 1;

2701 

.
ch_cfg
.
che
.
dmp_
 = 0;

2702 
	`mpu_g_gyro_f
(&

.
ch_cfg
.
che
.
gyro_f
);

2703 
	`mpu_g_acl_f
(&

.
ch_cfg
.
che
.
acl_f
);

2704 
	`mpu_g_f
(&

.
ch_cfg
.
che
.
f
);

2705 
	`mpu_g_me_
(&

.
ch_cfg
.
che
.
me_
);

2706 

.
ch_cfg
.
che
.
nss_
 = st.ch_cfg.
nss
;

2707 
	`mpu_g_fifo_cfig
(&

.
ch_cfg
.
che
.
fifo_nss
);

2710 #ifde
MPU6050


2712 
	`t_t_ab
(0);

2715 
	`mpu__acl_mode
(0);

2720 
da
[0] = 
INV_FILTER_256HZ_NOLPF2
;

2721 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
f
, 1, 
da
))

2731 
da
[0] = 
BIT_MOT_INT_EN
;

2732 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
t_ab
, 1, 
da
))

2733 
_t_e
;

2736 
da
[0] = 
thsh_hw
;

2737 
da
[1] = 
time
;

2738 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
mi_thr
, 2, 
da
))

2739 
_t_e
;

2742 
	`day_ms
(5);

2743 
da
[0] = (

.
ch_cfg
.
acl_f
 << 3| 
BITS_HPF
;

2744 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
acl_cfg
, 1, 
da
))

2745 
_t_e
;

2748 
da
[0] = 
BIT_LPA_CYCLE
;

2749 i(
a_eq
 == 1)

2750 
da
[1] = 
INV_LPA_1_25HZ
;

2751 i(
a_eq
 <= 5)

2752 
da
[1] = 
INV_LPA_5HZ
;

2753 i(
a_eq
 <= 20)

2754 
da
[1] = 
INV_LPA_20HZ
;

2756 
da
[1] = 
INV_LPA_40HZ
;

2757 
da
[1] = (da[1] << 6| 
BIT_STBY_XYZG
;

2758 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
pwr_mgmt_1
, 2, 
da
))

2759 
_t_e
;

2761 

.
ch_cfg
.
t_mi_ly
 = 1;

2763 #i
defed
 
MPU6500


2765 
	`t_t_ab
(0);

2768 
da
[0] = 0;

2769 
da
[1] = 0;

2770 
da
[2] = 
BIT_STBY_XYZG
;

2771 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
ur_
, 3, 
da
))

2772 
_t_e
;

2775 
da
[0] = 
thsh_hw
;

2776 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
mi_thr
, 1, 
da
))

2777 
_t_e
;

2780 i(
a_eq
 == 1)

2781 
da
[0] = 
INV_LPA_1_25HZ
;

2782 i(
a_eq
 == 2)

2783 
da
[0] = 
INV_LPA_2_5HZ
;

2784 i(
a_eq
 <= 5)

2785 
da
[0] = 
INV_LPA_5HZ
;

2786 i(
a_eq
 <= 10)

2787 
da
[0] = 
INV_LPA_10HZ
;

2788 i(
a_eq
 <= 20)

2789 
da
[0] = 
INV_LPA_20HZ
;

2790 i(
a_eq
 <= 40)

2791 
da
[0] = 
INV_LPA_40HZ
;

2792 i(
a_eq
 <= 80)

2793 
da
[0] = 
INV_LPA_80HZ
;

2794 i(
a_eq
 <= 160)

2795 
da
[0] = 
INV_LPA_160HZ
;

2796 i(
a_eq
 <= 320)

2797 
da
[0] = 
INV_LPA_320HZ
;

2799 
da
[0] = 
INV_LPA_640HZ
;

2800 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
_acl_odr
, 1, 
da
))

2801 
_t_e
;

2804 
da
[0] = 
BITS_WOM_EN
;

2805 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
acl_l
, 1, 
da
))

2806 
_t_e
;

2809 
da
[0] = 
BIT_LPA_CYCLE
;

2810 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
pwr_mgmt_1
, 1, 
da
))

2811 
_t_e
;

2814 
da
[0] = 
BIT_MOT_INT_EN
;

2815 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
t_ab
, 1, 
da
))

2816 
_t_e
;

2818 

.
ch_cfg
.
t_mi_ly
 = 1;

2823 
ii
;

2824 *
che_r
 = (*)&

.
ch_cfg
.
che
;

2825 
ii
 = 0; i< (

.
ch_cfg
.
che
); ii++) {

2826 i(
che_r
[
ii
] != 0)

2827 
_t_e
;

2832 
_t_e
:

2834 

.
ch_cfg
.
gyro_f
 = 0xFF;

2835 

.
ch_cfg
.
acl_f
 = 0xFF;

2836 

.
ch_cfg
.
f
 = 0xFF;

2837 

.
ch_cfg
.
me_
 = 0xFFFF;

2838 

.
ch_cfg
.
nss
 = 0xFF;

2839 

.
ch_cfg
.
fifo_ab
 = 0xFF;

2840 

.
ch_cfg
.
k_c
 = 
INV_CLK_PLL
;

2841 
	`mpu_t_nss
(

.
ch_cfg
.
che
.
nss_
);

2842 
	`mpu_t_gyro_f
(

.
ch_cfg
.
che
.
gyro_f
);

2843 
	`mpu_t_acl_f
(

.
ch_cfg
.
che
.
acl_f
);

2844 
	`mpu_t_f
(

.
ch_cfg
.
che
.
f
);

2845 
	`mpu_t_me_
(

.
ch_cfg
.
che
.
me_
);

2846 
	`mpu_cfigu_fifo
(

.
ch_cfg
.
che
.
fifo_nss
);

2848 i(

.
ch_cfg
.
che
.
dmp_
)

2849 
	`mpu_t_dmp_e
(1);

2851 #ifde
MPU6500


2853 
da
[0] = 0;

2854 i(
	`i2c_wre
(

.
hw
->
addr
, st.
g
->
acl_l
, 1, 
da
))

2855 
_t_e
;

2858 

.
ch_cfg
.
t_mi_ly
 = 0;

2860 
	}
}

2875 
	#q30
 1073741824.0f

	)

2878 sigd 
	ggyro_ܛi
[9] = { 1, 0, 0,

2884 
ut8_t
 
	$run_lf_
()

2886 
su
;

2888 
gyro
[3], 
acl
[3];

2889 
su
 = 
	`mpu_run_lf_
(
gyro
, 
acl
);

2890 i(
su
 == 0x3)

2895 
ns
;

2896 
acl_ns
;

2897 
	`mpu_g_gyro_ns
(&
ns
);

2898 
gyro
[0] = ()(gyro[0] * 
ns
);

2899 
gyro
[1] = ()(gyro[1] * 
ns
);

2900 
gyro
[2] = ()(gyro[2] * 
ns
);

2901 
	`dmp_t_gyro_bs
(
gyro
);

2902 
	`mpu_g_acl_ns
(&
acl_ns
);

2903 
acl
[0] *
acl_ns
;

2904 
acl
[1] *
acl_ns
;

2905 
acl
[2] *
acl_ns
;

2906 
	`dmp_t_acl_bs
(
acl
);

2909 
	}
}

2911 
	$v_ܛi_mrix_to_sr
(

2912 cڡ sigd *
mtx
)

2914 
sr
;

2924 
sr
 = 
	`v_row_2_s
(
mtx
);

2925 
sr
 |
	`v_row_2_s
(
mtx
 + 3) << 3;

2926 
sr
 |
	`v_row_2_s
(
mtx
 + 6) << 6;

2929  
sr
;

2930 
	}
}

2932 
	$v_row_2_s
(cڡ sigd *
row
)

2934 
b
;

2936 i(
row
[0] > 0)

2937 
b
 = 0;

2938 i(
row
[0] < 0)

2939 
b
 = 4;

2940 i(
row
[1] > 0)

2941 
b
 = 1;

2942 i(
row
[1] < 0)

2943 
b
 = 5;

2944 i(
row
[2] > 0)

2945 
b
 = 2;

2946 i(
row
[2] < 0)

2947 
b
 = 6;

2949 
b
 = 7;

2950  
b
;

2951 
	}
}

2953 
	$mg_ms
(*
time
)

2956 
	}
}

2960 
ut8_t
 
	$mpu_dmp_
()

2962 
ut8_t
 
s
 = 0;

2964 
	`i2cIn
(
I2CDEV_2
);

2966 i(
	`mpu_
() == 0)

2968 
s
 = 
	`mpu_t_nss
(
INV_XYZ_GYRO
|
INV_XYZ_ACCEL
);

2969 i(
s
)  1;

2970 
s
 = 
	`mpu_cfigu_fifo
(
INV_XYZ_GYRO
 | 
INV_XYZ_ACCEL
);

2971 i(
s
)  2;

2972 
s
 = 
	`mpu_t_me_
(
DEFAULT_MPU_HZ
);

2973 i(
s
)  3;

2974 
s
 = 
	`dmp_ld_mi_driv_fmwe
();

2975 i(
s
)  4;

2976 
s
 = 
	`dmp_t_ܛi
(
	`v_ܛi_mrix_to_sr
(
gyro_ܛi
));

2977 i(
s
)  5;

2978 
s
 = 
	`dmp_ab_u
(
DMP_FEATURE_6X_LP_QUAT
|
DMP_FEATURE_TAP
|

2979 
DMP_FEATURE_ANDROID_ORIENT
|
DMP_FEATURE_SEND_RAW_ACCEL
|
DMP_FEATURE_SEND_CAL_GYRO
|

2980 
DMP_FEATURE_GYRO_CAL
);

2981 i(
s
)  6;

2982 
s
=
	`dmp_t_fifo_
(
DEFAULT_MPU_HZ
);

2983 i(
s
)  7;

2984 
s
=
	`run_lf_
();

2985 i(
s
)  8;

2986 
s
=
	`mpu_t_dmp_e
(1);

2987 i(
s
)  9;

2990 
	`tf
("%ed, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

2994 
	}
}

3001 
ut8_t
 
	$mpu_dmp_g_da
(*
pch
,*
rl
,*
yaw
)

3003 
q0
=1.0f,
q1
=0.0f,
q2
=0.0f,
q3
=0.0f;

3004 
ns_timeamp
;

3005 
gyro
[3], 
acl
[3], 
nss
;

3006 
me
;

3007 
qu
[4];

3008 if(
	`dmp_ad_fifo
(
gyro
, 
acl
, 
qu
, &
ns_timeamp
, &
nss
,&
me
)) 1;

3019 i(
nss
 & 
INV_WXYZ_QUAT
)

3021 
q0
 = 
qu
[0] / 
q30
;

3022 
q1
 = 
qu
[1] / 
q30
;

3023 
q2
 = 
qu
[2] / 
q30
;

3024 
q3
 = 
qu
[3] / 
q30
;

3026 *
pch
 = 
	`as
(-2 * 
q1
 * 
q3
 + 2 * 
q0
* 
q2
)* 57.3;

3027 *
rl
 = 
	`2
(2 * 
q2
 * 
q3
 + 2 * 
q0
 * 
q1
, -2 * q1 * q1 - 2 * q2* q2 + 1)* 57.3;

3028 *
yaw
 = 
	`2
(2*(
q1
*
q2
 + 
q0
*
q3
),q0*q0+q1*q1-q2*q2-q3*q3) * 57.3;

3032 
	}
}

	@src/quad/drivers/eMPL/inv_mpu.h

21 #ide
_INV_MPU_H_


22 
	#_INV_MPU_H_


	)

23 
	~"m32f4xx.h
"

24 
	~<dt.h
>

27 
	#DEFAULT_MPU_HZ
 (100)

28 

	)

29 
	#INV_X_GYRO
 (0x40)

	)

30 
	#INV_Y_GYRO
 (0x20)

	)

31 
	#INV_Z_GYRO
 (0x10)

	)

32 
	#INV_XYZ_GYRO
 (
INV_X_GYRO
 | 
INV_Y_GYRO
 | 
INV_Z_GYRO
)

	)

33 
	#INV_XYZ_ACCEL
 (0x08)

	)

34 
	#INV_XYZ_COMPASS
 (0x01)

	)

37 
	st_m_s
 {

39 (*
	mcb
)();

40 
	mp
;

41 
	m_ex
;

42 
	maive_low
;

50 
	#MPU_INT_STATUS_DATA_READY
 (0x0001)

	)

51 
	#MPU_INT_STATUS_DMP
 (0x0002)

	)

52 
	#MPU_INT_STATUS_PLL_READY
 (0x0004)

	)

53 
	#MPU_INT_STATUS_I2C_MST
 (0x0008)

	)

54 
	#MPU_INT_STATUS_FIFO_OVERFLOW
 (0x0010)

	)

55 
	#MPU_INT_STATUS_ZMOT
 (0x0020)

	)

56 
	#MPU_INT_STATUS_MOT
 (0x0040)

	)

57 
	#MPU_INT_STATUS_FREE_FALL
 (0x0080)

	)

58 
	#MPU_INT_STATUS_DMP_0
 (0x0100)

	)

59 
	#MPU_INT_STATUS_DMP_1
 (0x0200)

	)

60 
	#MPU_INT_STATUS_DMP_2
 (0x0400)

	)

61 
	#MPU_INT_STATUS_DMP_3
 (0x0800)

	)

62 
	#MPU_INT_STATUS_DMP_4
 (0x1000)

	)

63 
	#MPU_INT_STATUS_DMP_5
 (0x2000)

	)

66 
mpu_
();

67 
mpu__ave
();

68 
mpu_t_byss
(
byss_
);

71 
mpu__acl_mode
(

);

72 
mpu__mi_u
(
thsh
, 
time
,

73 
a_eq
);

74 
mpu_t_t_v
(
aive_low
);

75 
mpu_t_t_tched
(
ab
);

77 
mpu_t_dmp_e
(
ab
);

78 
mpu_g_dmp_e
(*
abd
);

80 
mpu_g_f
(*
f
);

81 
mpu_t_f
(
f
);

83 
mpu_g_gyro_f
(*
f
);

84 
mpu_t_gyro_f
(
f
);

86 
mpu_g_acl_f
(*
f
);

87 
mpu_t_acl_f
(
f
);

89 
mpu_g_comss_f
(*
f
);

91 
mpu_g_gyro_ns
(*
ns
);

92 
mpu_g_acl_ns
(*
ns
);

94 
mpu_g_me_
(*

);

95 
mpu_t_me_
(

);

96 
mpu_g_comss_me_
(*

);

97 
mpu_t_comss_me_
(

);

99 
mpu_g_fifo_cfig
(*
nss
);

100 
mpu_cfigu_fifo
(
nss
);

102 
mpu_g_pow_e
(*
pow_
);

103 
mpu_t_nss
(
nss
);

105 
mpu_t_acl_bs
(cڡ *
acl_bs
);

108 
mpu_g_gyro_g
(*
da
, *
timeamp
);

109 
mpu_g_acl_g
(*
da
, *
timeamp
);

110 
mpu_g_comss_g
(*
da
, *
timeamp
);

111 
mpu_g_mtu
(*
da
, *
timeamp
);

113 
mpu_g_t_us
(*
us
);

114 
mpu_ad_fifo
(*
gyro
, *
acl
, *
timeamp
,

115 *
nss
, *
me
);

116 
mpu_ad_fifo_am
(
ngth
, *
da
,

117 *
me
);

118 
mpu_t_fifo
();

120 
mpu_wre_mem
(
mem_addr
, 
ngth
,

121 *
da
);

122 
mpu_ad_mem
(
mem_addr
, 
ngth
,

123 *
da
);

124 
mpu_ld_fmwe
(
ngth
, cڡ *
fmwe
,

125 
t_addr
, 
me_
);

127 
mpu_g_dump
();

128 
mpu_ad_g
(
g
, *
da
);

129 
mpu_run_lf_
(*
gyro
, *
acl
);

130 
mpu_gi_p_cb
((*
func
)(, ));

132 
	`mg_ms
(*
time
);

133 
	`v_row_2_s
(cڡ sigd *
row
);

134 
	`v_ܛi_mrix_to_sr
(cڡ sigd *
mtx
);

135 
ut8_t
 
	`run_lf_
();

136 
ut8_t
 
	`mpu_dmp_
();

137 
ut8_t
 
	`mpu_dmp_g_da
(*
pch
,*
rl
,*
yaw
);

	@src/quad/drivers/eMPL/inv_mpu_dmp_motion_driver.c

17 
	~<dio.h
>

18 
	~<dt.h
>

19 
	~<dlib.h
>

20 
	~<rg.h
>

21 
	~<mh.h
>

22 
	~"v_mpu.h
"

23 
	~"v_mpu_dmp_mi_driv.h
"

24 
	~"dmpKey.h
"

25 
	~"dmpm.h
"

28 
	~"syem.h
"

31 
	#MOTION_DRIVER_TARGET_MSP430


	)

41 #i
defed
 
MOTION_DRIVER_TARGET_MSP430


44 
	#day_ms
 
day


	)

45 
	#g_ms
 
mg_ms


	)

46 
	#log_i
 
tf


	)

47 
	#log_e
 
tf


	)

49 #i
defed
 
EMPL_TARGET_MSP430


50 
	~"m430.h
"

51 
	~"m430_ock.h
"

52 
	~"log.h
"

53 
	#day_ms
 
m430_day_ms


	)

54 
	#g_ms
 
m430_g_ock_ms


	)

55 
	#log_i
 
MPL_LOGI


	)

56 
	#log_e
 
MPL_LOGE


	)

58 #i
defed
 
EMPL_TARGET_UC3L0


62 
	~"day.h
"

63 
	~"sysk.h
"

64 
	~"log.h
"

65 
	~"uc3l0_ock.h
"

67 
	#g_ms
 
uc3l0_g_ock_ms


	)

68 
	#log_i
 
MPL_LOGI


	)

69 
	#log_e
 
MPL_LOGE


	)

72 #r 
Gyro
 
driv
 
is
 
missg
 
the
 
syem
 
y
 
imemtis
.

79 
	#CFG_LP_QUAT
 (2712)

	)

80 
	#END_ORIENT_TEMP
 (1866)

	)

81 
	#CFG_27
 (2742)

	)

82 
	#CFG_20
 (2224)

	)

83 
	#CFG_23
 (2745)

	)

84 
	#CFG_FIFO_ON_EVENT
 (2690)

	)

85 
	#END_PREDICTION_UPDATE
 (1761)

	)

86 
	#CGNOTICE_INTR
 (2620)

	)

87 
	#X_GRT_Y_TMP
 (1358)

	)

88 
	#CFG_DR_INT
 (1029)

	)

89 
	#CFG_AUTH
 (1035)

	)

90 
	#UPDATE_PROP_ROT
 (1835)

	)

91 
	#END_COMPARE_Y_X_TMP2
 (1455)

	)

92 
	#SKIP_X_GRT_Y_TMP
 (1359)

	)

93 
	#SKIP_END_COMPARE
 (1435)

	)

94 
	#FCFG_3
 (1088)

	)

95 
	#FCFG_2
 (1066)

	)

96 
	#FCFG_1
 (1062)

	)

97 
	#END_COMPARE_Y_X_TMP3
 (1434)

	)

98 
	#FCFG_7
 (1073)

	)

99 
	#FCFG_6
 (1106)

	)

100 
	#FLAT_STATE_END
 (1713)

	)

101 
	#SWING_END_4
 (1616)

	)

102 
	#SWING_END_2
 (1565)

	)

103 
	#SWING_END_3
 (1587)

	)

104 
	#SWING_END_1
 (1550)

	)

105 
	#CFG_8
 (2718)

	)

106 
	#CFG_15
 (2727)

	)

107 
	#CFG_16
 (2746)

	)

108 
	#CFG_EXT_GYRO_BIAS
 (1189)

	)

109 
	#END_COMPARE_Y_X_TMP
 (1407)

	)

110 
	#DO_NOT_UPDATE_PROP_ROT
 (1839)

	)

111 
	#CFG_7
 (1205)

	)

112 
	#FLAT_STATE_END_TEMP
 (1683)

	)

113 
	#END_COMPARE_Y_X
 (1484)

	)

114 
	#SKIP_SWING_END_1
 (1551)

	)

115 
	#SKIP_SWING_END_3
 (1588)

	)

116 
	#SKIP_SWING_END_2
 (1566)

	)

117 
	#TILTG75_START
 (1672)

	)

118 
	#CFG_6
 (2753)

	)

119 
	#TILTL75_END
 (1669)

	)

120 
	#END_ORIENT
 (1884)

	)

121 
	#CFG_FLICK_IN
 (2573)

	)

122 
	#TILTL75_START
 (1643)

	)

123 
	#CFG_MOTION_BIAS
 (1208)

	)

124 
	#X_GRT_Y
 (1408)

	)

125 
	#TEMPLABEL
 (2324)

	)

126 
	#CFG_ANDROID_ORIENT_INT
 (1853)

	)

127 
	#CFG_GYRO_RAW_DATA
 (2722)

	)

128 
	#X_GRT_Y_TMP2
 (1379)

	)

130 
	#D_0_22
 (22+512)

	)

131 
	#D_0_24
 (24+512)

	)

133 
	#D_0_36
 (36)

	)

134 
	#D_0_52
 (52)

	)

135 
	#D_0_96
 (96)

	)

136 
	#D_0_104
 (104)

	)

137 
	#D_0_108
 (108)

	)

138 
	#D_0_163
 (163)

	)

139 
	#D_0_188
 (188)

	)

140 
	#D_0_192
 (192)

	)

141 
	#D_0_224
 (224)

	)

142 
	#D_0_228
 (228)

	)

143 
	#D_0_232
 (232)

	)

144 
	#D_0_236
 (236)

	)

146 
	#D_1_2
 (256 + 2)

	)

147 
	#D_1_4
 (256 + 4)

	)

148 
	#D_1_8
 (256 + 8)

	)

149 
	#D_1_10
 (256 + 10)

	)

150 
	#D_1_24
 (256 + 24)

	)

151 
	#D_1_28
 (256 + 28)

	)

152 
	#D_1_36
 (256 + 36)

	)

153 
	#D_1_40
 (256 + 40)

	)

154 
	#D_1_44
 (256 + 44)

	)

155 
	#D_1_72
 (256 + 72)

	)

156 
	#D_1_74
 (256 + 74)

	)

157 
	#D_1_79
 (256 + 79)

	)

158 
	#D_1_88
 (256 + 88)

	)

159 
	#D_1_90
 (256 + 90)

	)

160 
	#D_1_92
 (256 + 92)

	)

161 
	#D_1_96
 (256 + 96)

	)

162 
	#D_1_98
 (256 + 98)

	)

163 
	#D_1_106
 (256 + 106)

	)

164 
	#D_1_108
 (256 + 108)

	)

165 
	#D_1_112
 (256 + 112)

	)

166 
	#D_1_128
 (256 + 144)

	)

167 
	#D_1_152
 (256 + 12)

	)

168 
	#D_1_160
 (256 + 160)

	)

169 
	#D_1_176
 (256 + 176)

	)

170 
	#D_1_178
 (256 + 178)

	)

171 
	#D_1_218
 (256 + 218)

	)

172 
	#D_1_232
 (256 + 232)

	)

173 
	#D_1_236
 (256 + 236)

	)

174 
	#D_1_240
 (256 + 240)

	)

175 
	#D_1_244
 (256 + 244)

	)

176 
	#D_1_250
 (256 + 250)

	)

177 
	#D_1_252
 (256 + 252)

	)

178 
	#D_2_12
 (512 + 12)

	)

179 
	#D_2_96
 (512 + 96)

	)

180 
	#D_2_108
 (512 + 108)

	)

181 
	#D_2_208
 (512 + 208)

	)

182 
	#D_2_224
 (512 + 224)

	)

183 
	#D_2_236
 (512 + 236)

	)

184 
	#D_2_244
 (512 + 244)

	)

185 
	#D_2_248
 (512 + 248)

	)

186 
	#D_2_252
 (512 + 252)

	)

188 
	#CPASS_BIAS_X
 (35 * 16 + 4)

	)

189 
	#CPASS_BIAS_Y
 (35 * 16 + 8)

	)

190 
	#CPASS_BIAS_Z
 (35 * 16 + 12)

	)

191 
	#CPASS_MTX_00
 (36 * 16)

	)

192 
	#CPASS_MTX_01
 (36 * 16 + 4)

	)

193 
	#CPASS_MTX_02
 (36 * 16 + 8)

	)

194 
	#CPASS_MTX_10
 (36 * 16 + 12)

	)

195 
	#CPASS_MTX_11
 (37 * 16)

	)

196 
	#CPASS_MTX_12
 (37 * 16 + 4)

	)

197 
	#CPASS_MTX_20
 (37 * 16 + 8)

	)

198 
	#CPASS_MTX_21
 (37 * 16 + 12)

	)

199 
	#CPASS_MTX_22
 (43 * 16 + 12)

	)

200 
	#D_EXT_GYRO_BIAS_X
 (61 * 16)

	)

201 
	#D_EXT_GYRO_BIAS_Y
 (61 * 16+ 4

	)

202 
	#D_EXT_GYRO_BIAS_Z
 (61 * 16+ 8

	)

203 
	#D_ACT0
 (40 * 16)

	)

204 
	#D_ACSX
 (40 * 16 + 4)

	)

205 
	#D_ACSY
 (40 * 16 + 8)

	)

206 
	#D_ACSZ
 (40 * 16 + 12)

	)

208 
	#FLICK_MSG
 (45 * 16 + 4)

	)

209 
	#FLICK_COUNTER
 (45 * 16 + 8)

	)

210 
	#FLICK_LOWER
 (45 * 16 + 12)

	)

211 
	#FLICK_UPPER
 (46 * 16 + 12)

	)

213 
	#D_AUTH_OUT
 (992)

	)

214 
	#D_AUTH_IN
 (996)

	)

215 
	#D_AUTH_A
 (1000)

	)

216 
	#D_AUTH_B
 (1004)

	)

218 
	#D_PEDSTD_BP_B
 (768 + 0x1C)

	)

219 
	#D_PEDSTD_HP_A
 (768 + 0x78)

	)

220 
	#D_PEDSTD_HP_B
 (768 + 0x7C)

	)

221 
	#D_PEDSTD_BP_A4
 (768 + 0x40)

	)

222 
	#D_PEDSTD_BP_A3
 (768 + 0x44)

	)

223 
	#D_PEDSTD_BP_A2
 (768 + 0x48)

	)

224 
	#D_PEDSTD_BP_A1
 (768 + 0x4C)

	)

225 
	#D_PEDSTD_INT_THRSH
 (768 + 0x68)

	)

226 
	#D_PEDSTD_CLIP
 (768 + 0x6C)

	)

227 
	#D_PEDSTD_SB
 (768 + 0x28)

	)

228 
	#D_PEDSTD_SB_TIME
 (768 + 0x2C)

	)

229 
	#D_PEDSTD_PEAKTHRSH
 (768 + 0x98)

	)

230 
	#D_PEDSTD_TIML
 (768 + 0x2A)

	)

231 
	#D_PEDSTD_TIMH
 (768 + 0x2E)

	)

232 
	#D_PEDSTD_PEAK
 (768 + 0X94)

	)

233 
	#D_PEDSTD_STEPCTR
 (768 + 0x60)

	)

234 
	#D_PEDSTD_TIMECTR
 (964)

	)

235 
	#D_PEDSTD_DECI
 (768 + 0xA0)

	)

237 
	#D_HOST_NO_MOT
 (976)

	)

238 
	#D_ACCEL_BIAS
 (660)

	)

240 
	#D_ORIENT_GAP
 (76)

	)

242 
	#D_TILT0_H
 (48)

	)

243 
	#D_TILT0_L
 (50)

	)

244 
	#D_TILT1_H
 (52)

	)

245 
	#D_TILT1_L
 (54)

	)

246 
	#D_TILT2_H
 (56)

	)

247 
	#D_TILT2_L
 (58)

	)

248 
	#D_TILT3_H
 (60)

	)

249 
	#D_TILT3_L
 (62)

	)

251 
	#DMP_CODE_SIZE
 (3062)

	)

253 cڡ 
	gdmp_memy
[
DMP_CODE_SIZE
] = {

461 cڡ 
	gsSAddss
 = 0x0400;

465 
	#INT_SRC_TAP
 (0x01)

	)

466 
	#INT_SRC_ANDROID_ORIENT
 (0x08)

	)

468 
	#DMP_FEATURE_SEND_ANY_GYRO
 (
DMP_FEATURE_SEND_RAW_GYRO
 | \

	)

469 
	gDMP_FEATURE_SEND_CAL_GYRO
)

471 
	#MAX_PACKET_LENGTH
 (32)

	)

473 
	#DMP_SAMPLE_RATE
 (200)

	)

474 
	#GYRO_SF
 (46850825LL * 200 / 
DMP_SAMPLE_RATE
)

	)

476 
	#FIFO_CORRUPTION_CHECK


	)

477 #ifde
FIFO_CORRUPTION_CHECK


478 
	#QUAT_ERROR_THRESH
 (1L<<24)

	)

479 
	#QUAT_MAG_SQ_NORMALIZED
 (1L<<28)

	)

480 
	#QUAT_MAG_SQ_MIN
 (
QUAT_MAG_SQ_NORMALIZED
 - 
QUAT_ERROR_THRESH
)

	)

481 
	#QUAT_MAG_SQ_MAX
 (
QUAT_MAG_SQ_NORMALIZED
 + 
QUAT_ERROR_THRESH
)

	)

484 
	sdmp_s
 {

485 (*
	mp_cb
)(
	mcou
, 
	mdei
);

486 (*
	mdroid_ܛ_cb
)(
	mܛi
);

487 
	mܛ
;

488 
	mu_mask
;

489 
	mfifo_
;

490 
	mck_ngth
;

502 
dmp_s
 
	gdmp
={

503 
NULL
,

504 
NULL
,

515 
	$dmp_ld_mi_driv_fmwe
()

517  
	`mpu_ld_fmwe
(
DMP_CODE_SIZE
, 
dmp_memy
, 
sSAddss
,

518 
DMP_SAMPLE_RATE
);

519 
	}
}

528 
	$dmp_t_ܛi
(
ܛ
)

530 
gyro_gs
[3], 
acl_gs
[3];

531 cڡ 
gyro_axes
[3] = {
DINA4C
, 
DINACD
, 
DINA6C
};

532 cڡ 
acl_axes
[3] = {
DINA0C
, 
DINAC9
, 
DINA2C
};

533 cڡ 
gyro_sign
[3] = {
DINA36
, 
DINA56
, 
DINA76
};

534 cڡ 
acl_sign
[3] = {
DINA26
, 
DINA46
, 
DINA66
};

536 
gyro_gs
[0] = 
gyro_axes
[
ܛ
 & 3];

537 
gyro_gs
[1] = 
gyro_axes
[(
ܛ
 >> 3) & 3];

538 
gyro_gs
[2] = 
gyro_axes
[(
ܛ
 >> 6) & 3];

539 
acl_gs
[0] = 
acl_axes
[
ܛ
 & 3];

540 
acl_gs
[1] = 
acl_axes
[(
ܛ
 >> 3) & 3];

541 
acl_gs
[2] = 
acl_axes
[(
ܛ
 >> 6) & 3];

544 i(
	`mpu_wre_mem
(
FCFG_1
, 3, 
gyro_gs
))

546 i(
	`mpu_wre_mem
(
FCFG_2
, 3, 
acl_gs
))

549 
	`memy
(
gyro_gs
, 
gyro_sign
, 3);

550 
	`memy
(
acl_gs
, 
acl_sign
, 3);

551 i(
ܛ
 & 4) {

552 
gyro_gs
[0] |= 1;

553 
acl_gs
[0] |= 1;

555 i(
ܛ
 & 0x20) {

556 
gyro_gs
[1] |= 1;

557 
acl_gs
[1] |= 1;

559 i(
ܛ
 & 0x100) {

560 
gyro_gs
[2] |= 1;

561 
acl_gs
[2] |= 1;

565 i(
	`mpu_wre_mem
(
FCFG_3
, 3, 
gyro_gs
))

567 i(
	`mpu_wre_mem
(
FCFG_7
, 3, 
acl_gs
))

569 
dmp
.
ܛ
 = orient;

571 
	}
}

583 
	$dmp_t_gyro_bs
(*
bs
)

585 
gyro_bs_body
[3];

586 
gs
[4];

588 
gyro_bs_body
[0] = 
bs
[
dmp
.
ܛ
 & 3];

589 i(
dmp
.
ܛ
 & 4)

590 
gyro_bs_body
[0] *= -1;

591 
gyro_bs_body
[1] = 
bs
[(
dmp
.
ܛ
 >> 3) & 3];

592 i(
dmp
.
ܛ
 & 0x20)

593 
gyro_bs_body
[1] *= -1;

594 
gyro_bs_body
[2] = 
bs
[(
dmp
.
ܛ
 >> 6) & 3];

595 i(
dmp
.
ܛ
 & 0x100)

596 
gyro_bs_body
[2] *= -1;

598 #ifde
EMPL_NO_64BIT


599 
gyro_bs_body
[0] = ()((()gyro_bs_body[0] * 
GYRO_SF
) / 1073741824.f);

600 
gyro_bs_body
[1] = ()((()gyro_bs_body[1] * 
GYRO_SF
) / 1073741824.f);

601 
gyro_bs_body
[2] = ()((()gyro_bs_body[2] * 
GYRO_SF
) / 1073741824.f);

603 
gyro_bs_body
[0] = ()((()gyro_bs_body[0] * 
GYRO_SF
) >> 30);

604 
gyro_bs_body
[1] = ()((()gyro_bs_body[1] * 
GYRO_SF
) >> 30);

605 
gyro_bs_body
[2] = ()((()gyro_bs_body[2] * 
GYRO_SF
) >> 30);

608 
gs
[0] = ()((
gyro_bs_body
[0] >> 24) & 0xFF);

609 
gs
[1] = ()((
gyro_bs_body
[0] >> 16) & 0xFF);

610 
gs
[2] = ()((
gyro_bs_body
[0] >> 8) & 0xFF);

611 
gs
[3] = ()(
gyro_bs_body
[0] & 0xFF);

612 i(
	`mpu_wre_mem
(
D_EXT_GYRO_BIAS_X
, 4, 
gs
))

615 
gs
[0] = ()((
gyro_bs_body
[1] >> 24) & 0xFF);

616 
gs
[1] = ()((
gyro_bs_body
[1] >> 16) & 0xFF);

617 
gs
[2] = ()((
gyro_bs_body
[1] >> 8) & 0xFF);

618 
gs
[3] = ()(
gyro_bs_body
[1] & 0xFF);

619 i(
	`mpu_wre_mem
(
D_EXT_GYRO_BIAS_Y
, 4, 
gs
))

622 
gs
[0] = ()((
gyro_bs_body
[2] >> 24) & 0xFF);

623 
gs
[1] = ()((
gyro_bs_body
[2] >> 16) & 0xFF);

624 
gs
[2] = ()((
gyro_bs_body
[2] >> 8) & 0xFF);

625 
gs
[3] = ()(
gyro_bs_body
[2] & 0xFF);

626  
	`mpu_wre_mem
(
D_EXT_GYRO_BIAS_Z
, 4, 
gs
);

627 
	}
}

635 
	$dmp_t_acl_bs
(*
bs
)

637 
acl_bs_body
[3];

638 
gs
[12];

639 
acl_sf
;

640 
acl_ns
;

642 
	`mpu_g_acl_ns
(&
acl_ns
);

643 
acl_sf
 = ()
acl_ns
 << 15;

646 
acl_bs_body
[0] = 
bs
[
dmp
.
ܛ
 & 3];

647 i(
dmp
.
ܛ
 & 4)

648 
acl_bs_body
[0] *= -1;

649 
acl_bs_body
[1] = 
bs
[(
dmp
.
ܛ
 >> 3) & 3];

650 i(
dmp
.
ܛ
 & 0x20)

651 
acl_bs_body
[1] *= -1;

652 
acl_bs_body
[2] = 
bs
[(
dmp
.
ܛ
 >> 6) & 3];

653 i(
dmp
.
ܛ
 & 0x100)

654 
acl_bs_body
[2] *= -1;

656 #ifde
EMPL_NO_64BIT


657 
acl_bs_body
[0] = ()(((cl_bs_body[0] * 
acl_sf
) / 1073741824.f);

658 
acl_bs_body
[1] = ()(((cl_bs_body[1] * 
acl_sf
) / 1073741824.f);

659 
acl_bs_body
[2] = ()(((cl_bs_body[2] * 
acl_sf
) / 1073741824.f);

661 
acl_bs_body
[0] = ()(((cl_bs_body[0] * 
acl_sf
) >> 30);

662 
acl_bs_body
[1] = ()(((cl_bs_body[1] * 
acl_sf
) >> 30);

663 
acl_bs_body
[2] = ()(((cl_bs_body[2] * 
acl_sf
) >> 30);

666 
gs
[0] = ()((
acl_bs_body
[0] >> 24) & 0xFF);

667 
gs
[1] = ()((
acl_bs_body
[0] >> 16) & 0xFF);

668 
gs
[2] = ()((
acl_bs_body
[0] >> 8) & 0xFF);

669 
gs
[3] = ()(
acl_bs_body
[0] & 0xFF);

670 
gs
[4] = ()((
acl_bs_body
[1] >> 24) & 0xFF);

671 
gs
[5] = ()((
acl_bs_body
[1] >> 16) & 0xFF);

672 
gs
[6] = ()((
acl_bs_body
[1] >> 8) & 0xFF);

673 
gs
[7] = ()(
acl_bs_body
[1] & 0xFF);

674 
gs
[8] = ()((
acl_bs_body
[2] >> 24) & 0xFF);

675 
gs
[9] = ()((
acl_bs_body
[2] >> 16) & 0xFF);

676 
gs
[10] = ()((
acl_bs_body
[2] >> 8) & 0xFF);

677 
gs
[11] = ()(
acl_bs_body
[2] & 0xFF);

678  
	`mpu_wre_mem
(
D_ACCEL_BIAS
, 12, 
gs
);

679 
	}
}

687 
	$dmp_t_fifo_
(

)

689 cڡ 
gs_d
[12] = {
DINAFE
, 
DINAF2
, 
DINAAB
,

690 0xc4, 
DINAAA
, 
DINAF1
, 
DINADF
, DINADF, 0xBB, 0xAF, DINADF, DINADF};

691 
div
;

692 
tmp
[8];

694 i(

 > 
DMP_SAMPLE_RATE
)

696 
div
 = 
DMP_SAMPLE_RATE
 / 

 - 1;

697 
tmp
[0] = ()((
div
 >> 8) & 0xFF);

698 
tmp
[1] = ()(
div
 & 0xFF);

699 i(
	`mpu_wre_mem
(
D_0_22
, 2, 
tmp
))

701 i(
	`mpu_wre_mem
(
CFG_6
, 12, (*)
gs_d
))

704 
dmp
.
fifo_
 = 

;

706 
	}
}

713 
	$dmp_g_fifo_
(*

)

715 

[0] = 
dmp
.
fifo_
;

717 
	}
}

725 
	$dmp_t_p_thsh
(
axis
, 
thsh
)

727 
tmp
[4], 
acl_f
;

728 
sd_thsh
;

729 
dmp_thsh
, 
dmp_thsh_2
;

730 i(!(
axis
 & 
TAP_XYZ
|| 
thsh
 > 1600)

733 
sd_thsh
 = ()
thsh
 / 
DMP_SAMPLE_RATE
;

735 
	`mpu_g_acl_f
(&
acl_f
);

736 
acl_f
) {

738 
dmp_thsh
 = ()(
sd_thsh
 * 16384);

740 
dmp_thsh_2
 = ()(
sd_thsh
 * 12288);

743 
dmp_thsh
 = ()(
sd_thsh
 * 8192);

745 
dmp_thsh_2
 = ()(
sd_thsh
 * 6144);

748 
dmp_thsh
 = ()(
sd_thsh
 * 4096);

750 
dmp_thsh_2
 = ()(
sd_thsh
 * 3072);

753 
dmp_thsh
 = ()(
sd_thsh
 * 2048);

755 
dmp_thsh_2
 = ()(
sd_thsh
 * 1536);

760 
tmp
[0] = ()(
dmp_thsh
 >> 8);

761 
tmp
[1] = ()(
dmp_thsh
 & 0xFF);

762 
tmp
[2] = ()(
dmp_thsh_2
 >> 8);

763 
tmp
[3] = ()(
dmp_thsh_2
 & 0xFF);

765 i(
axis
 & 
TAP_X
) {

766 i(
	`mpu_wre_mem
(
DMP_TAP_THX
, 2, 
tmp
))

768 i(
	`mpu_wre_mem
(
D_1_36
, 2, 
tmp
+2))

771 i(
axis
 & 
TAP_Y
) {

772 i(
	`mpu_wre_mem
(
DMP_TAP_THY
, 2, 
tmp
))

774 i(
	`mpu_wre_mem
(
D_1_40
, 2, 
tmp
+2))

777 i(
axis
 & 
TAP_Z
) {

778 i(
	`mpu_wre_mem
(
DMP_TAP_THZ
, 2, 
tmp
))

780 i(
	`mpu_wre_mem
(
D_1_44
, 2, 
tmp
+2))

784 
	}
}

791 
	$dmp_t_p_axes
(
axis
)

793 
tmp
 = 0;

795 i(
axis
 & 
TAP_X
)

796 
tmp
 |= 0x30;

797 i(
axis
 & 
TAP_Y
)

798 
tmp
 |= 0x0C;

799 i(
axis
 & 
TAP_Z
)

800 
tmp
 |= 0x03;

801  
	`mpu_wre_mem
(
D_1_72
, 1, &
tmp
);

802 
	}
}

809 
	$dmp_t_p_cou
(
m_ps
)

811 
tmp
;

813 i(
m_ps
 < 1)

814 
m_ps
 = 1;

815 i(
m_ps
 > 4)

816 
m_ps
 = 4;

818 
tmp
 = 
m_ps
 - 1;

819  
	`mpu_wre_mem
(
D_1_79
, 1, &
tmp
);

820 
	}
}

827 
	$dmp_t_p_time
(
time
)

829 
dmp_time
;

830 
tmp
[2];

832 
dmp_time
 = 
time
 / (1000 / 
DMP_SAMPLE_RATE
);

833 
tmp
[0] = ()(
dmp_time
 >> 8);

834 
tmp
[1] = ()(
dmp_time
 & 0xFF);

835  
	`mpu_wre_mem
(
DMP_TAPW_MIN
, 2, 
tmp
);

836 
	}
}

843 
	$dmp_t_p_time_mui
(
time
)

845 
dmp_time
;

846 
tmp
[2];

848 
dmp_time
 = 
time
 / (1000 / 
DMP_SAMPLE_RATE
);

849 
tmp
[0] = ()(
dmp_time
 >> 8);

850 
tmp
[1] = ()(
dmp_time
 & 0xFF);

851  
	`mpu_wre_mem
(
D_1_218
, 2, 
tmp
);

852 
	}
}

861 
	$dmp_t_shake_je_thsh
(
sf
, 
thsh
)

863 
tmp
[4];

864 
thsh_sd
 = 
sf
 / 1000 * 
thsh
;

865 
tmp
[0] = ()((()
thsh_sd
 >> 24) & 0xFF);

866 
tmp
[1] = ()((()
thsh_sd
 >> 16) & 0xFF);

867 
tmp
[2] = ()((()
thsh_sd
 >> 8) & 0xFF);

868 
tmp
[3] = ()(()
thsh_sd
 & 0xFF);

869  
	`mpu_wre_mem
(
D_1_92
, 4, 
tmp
);

870 
	}
}

880 
	$dmp_t_shake_je_time
(
time
)

882 
tmp
[2];

884 
time
 /(1000 / 
DMP_SAMPLE_RATE
);

885 
tmp
[0] = 
time
 >> 8;

886 
tmp
[1] = 
time
 & 0xFF;

887  
	`mpu_wre_mem
(
D_1_90
,2,
tmp
);

888 
	}
}

898 
	$dmp_t_shake_je_timeout
(
time
)

900 
tmp
[2];

902 
time
 /(1000 / 
DMP_SAMPLE_RATE
);

903 
tmp
[0] = 
time
 >> 8;

904 
tmp
[1] = 
time
 & 0xFF;

905  
	`mpu_wre_mem
(
D_1_88
,2,
tmp
);

906 
	}
}

913 
	$dmp_g_dom__cou
(*
cou
)

915 
tmp
[4];

916 i(!
cou
)

919 i(
	`mpu_ad_mem
(
D_PEDSTD_STEPCTR
, 4, 
tmp
))

922 
cou
[0] = (()
tmp
[0] << 24) | (()tmp[1] << 16) |

923 (()
tmp
[2] << 8) |mp[3];

925 
	}
}

934 
	$dmp_t_dom__cou
(
cou
)

936 
tmp
[4];

938 
tmp
[0] = ()((
cou
 >> 24) & 0xFF);

939 
tmp
[1] = ()((
cou
 >> 16) & 0xFF);

940 
tmp
[2] = ()((
cou
 >> 8) & 0xFF);

941 
tmp
[3] = ()(
cou
 & 0xFF);

942  
	`mpu_wre_mem
(
D_PEDSTD_STEPCTR
, 4, 
tmp
);

943 
	}
}

950 
	$dmp_g_dom_wk_time
(*
time
)

952 
tmp
[4];

953 i(!
time
)

956 i(
	`mpu_ad_mem
(
D_PEDSTD_TIMECTR
, 4, 
tmp
))

959 
time
[0] = ((()
tmp
[0] << 24) | (()tmp[1] << 16) |

960 (()
tmp
[2] << 8) |mp[3]) * 20;

962 
	}
}

970 
	$dmp_t_dom_wk_time
(
time
)

972 
tmp
[4];

974 
time
 /= 20;

976 
tmp
[0] = ()((
time
 >> 24) & 0xFF);

977 
tmp
[1] = ()((
time
 >> 16) & 0xFF);

978 
tmp
[2] = ()((
time
 >> 8) & 0xFF);

979 
tmp
[3] = ()(
time
 & 0xFF);

980  
	`mpu_wre_mem
(
D_PEDSTD_TIMECTR
, 4, 
tmp
);

981 
	}
}

1000 
	$dmp_ab_u
(
mask
)

1002 
tmp
[10];

1008 
tmp
[0] = ()((
GYRO_SF
 >> 24) & 0xFF);

1009 
tmp
[1] = ()((
GYRO_SF
 >> 16) & 0xFF);

1010 
tmp
[2] = ()((
GYRO_SF
 >> 8) & 0xFF);

1011 
tmp
[3] = ()(
GYRO_SF
 & 0xFF);

1012 
	`mpu_wre_mem
(
D_0_104
, 4, 
tmp
);

1015 
tmp
[0] = 0xA3;

1016 i(
mask
 & 
DMP_FEATURE_SEND_RAW_ACCEL
) {

1017 
tmp
[1] = 0xC0;

1018 
tmp
[2] = 0xC8;

1019 
tmp
[3] = 0xC2;

1021 
tmp
[1] = 0xA3;

1022 
tmp
[2] = 0xA3;

1023 
tmp
[3] = 0xA3;

1025 i(
mask
 & 
DMP_FEATURE_SEND_ANY_GYRO
) {

1026 
tmp
[4] = 0xC4;

1027 
tmp
[5] = 0xCC;

1028 
tmp
[6] = 0xC6;

1030 
tmp
[4] = 0xA3;

1031 
tmp
[5] = 0xA3;

1032 
tmp
[6] = 0xA3;

1034 
tmp
[7] = 0xA3;

1035 
tmp
[8] = 0xA3;

1036 
tmp
[9] = 0xA3;

1037 
	`mpu_wre_mem
(
CFG_15
,10,
tmp
);

1040 i(
mask
 & (
DMP_FEATURE_TAP
 | 
DMP_FEATURE_ANDROID_ORIENT
))

1041 
tmp
[0] = 
DINA20
;

1043 
tmp
[0] = 0xD8;

1044 
	`mpu_wre_mem
(
CFG_27
,1,
tmp
);

1046 i(
mask
 & 
DMP_FEATURE_GYRO_CAL
)

1047 
	`dmp_ab_gyro_l
(1);

1049 
	`dmp_ab_gyro_l
(0);

1051 i(
mask
 & 
DMP_FEATURE_SEND_ANY_GYRO
) {

1052 i(
mask
 & 
DMP_FEATURE_SEND_CAL_GYRO
) {

1053 
tmp
[0] = 0xB2;

1054 
tmp
[1] = 0x8B;

1055 
tmp
[2] = 0xB6;

1056 
tmp
[3] = 0x9B;

1058 
tmp
[0] = 
DINAC0
;

1059 
tmp
[1] = 
DINA80
;

1060 
tmp
[2] = 
DINAC2
;

1061 
tmp
[3] = 
DINA90
;

1063 
	`mpu_wre_mem
(
CFG_GYRO_RAW_DATA
, 4, 
tmp
);

1066 i(
mask
 & 
DMP_FEATURE_TAP
) {

1068 
tmp
[0] = 0xF8;

1069 
	`mpu_wre_mem
(
CFG_20
, 1, 
tmp
);

1070 
	`dmp_t_p_thsh
(
TAP_XYZ
, 250);

1071 
	`dmp_t_p_axes
(
TAP_XYZ
);

1072 
	`dmp_t_p_cou
(1);

1073 
	`dmp_t_p_time
(100);

1074 
	`dmp_t_p_time_mui
(500);

1076 
	`dmp_t_shake_je_thsh
(
GYRO_SF
, 200);

1077 
	`dmp_t_shake_je_time
(40);

1078 
	`dmp_t_shake_je_timeout
(10);

1080 
tmp
[0] = 0xD8;

1081 
	`mpu_wre_mem
(
CFG_20
, 1, 
tmp
);

1084 i(
mask
 & 
DMP_FEATURE_ANDROID_ORIENT
) {

1085 
tmp
[0] = 0xD9;

1087 
tmp
[0] = 0xD8;

1088 
	`mpu_wre_mem
(
CFG_ANDROID_ORIENT_INT
, 1, 
tmp
);

1090 i(
mask
 & 
DMP_FEATURE_LP_QUAT
)

1091 
	`dmp_ab__qu
(1);

1093 
	`dmp_ab__qu
(0);

1095 i(
mask
 & 
DMP_FEATURE_6X_LP_QUAT
)

1096 
	`dmp_ab_6x__qu
(1);

1098 
	`dmp_ab_6x__qu
(0);

1101 
dmp
.
u_mask
 = 
mask
 | 
DMP_FEATURE_PEDOMETER
;

1102 
	`mpu_t_fifo
();

1104 
dmp
.
ck_ngth
 = 0;

1105 i(
mask
 & 
DMP_FEATURE_SEND_RAW_ACCEL
)

1106 
dmp
.
ck_ngth
 += 6;

1107 i(
mask
 & 
DMP_FEATURE_SEND_ANY_GYRO
)

1108 
dmp
.
ck_ngth
 += 6;

1109 i(
mask
 & (
DMP_FEATURE_LP_QUAT
 | 
DMP_FEATURE_6X_LP_QUAT
))

1110 
dmp
.
ck_ngth
 += 16;

1111 i(
mask
 & (
DMP_FEATURE_TAP
 | 
DMP_FEATURE_ANDROID_ORIENT
))

1112 
dmp
.
ck_ngth
 += 4;

1115 
	}
}

1122 
	$dmp_g_abd_us
(*
mask
)

1124 
mask
[0] = 
dmp
.
u_mask
;

1126 
	}
}

1137 
	$dmp_ab_gyro_l
(
ab
)

1139 i(
ab
) {

1140 
gs
[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};

1141  
	`mpu_wre_mem
(
CFG_MOTION_BIAS
, 9, 
gs
);

1143 
gs
[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};

1144  
	`mpu_wre_mem
(
CFG_MOTION_BIAS
, 9, 
gs
);

1146 
	}
}

1155 
	$dmp_ab__qu
(
ab
)

1157 
gs
[4];

1158 i(
ab
) {

1159 
gs
[0] = 
DINBC0
;

1160 
gs
[1] = 
DINBC2
;

1161 
gs
[2] = 
DINBC4
;

1162 
gs
[3] = 
DINBC6
;

1165 
	`memt
(
gs
, 0x8B, 4);

1167 
	`mpu_wre_mem
(
CFG_LP_QUAT
, 4, 
gs
);

1169  
	`mpu_t_fifo
();

1170 
	}
}

1179 
	$dmp_ab_6x__qu
(
ab
)

1181 
gs
[4];

1182 i(
ab
) {

1183 
gs
[0] = 
DINA20
;

1184 
gs
[1] = 
DINA28
;

1185 
gs
[2] = 
DINA30
;

1186 
gs
[3] = 
DINA38
;

1188 
	`memt
(
gs
, 0xA3, 4);

1190 
	`mpu_wre_mem
(
CFG_8
, 4, 
gs
);

1192  
	`mpu_t_fifo
();

1193 
	}
}

1200 
	$decode_geu
(*
geu
)

1202 
p
, 
droid_ܛ
;

1204 
droid_ܛ
 = 
geu
[3] & 0xC0;

1205 
p
 = 0x3F & 
geu
[3];

1207 i(
geu
[1] & 
INT_SRC_TAP
) {

1208 
dei
, 
cou
;

1209 
dei
 = 
p
 >> 3;

1210 
cou
 = (
p
 % 8) + 1;

1211 i(
dmp
.
p_cb
)

1212 
dmp
.
	`p_cb
(
dei
, 
cou
);

1215 i(
geu
[1] & 
INT_SRC_ANDROID_ORIENT
) {

1216 i(
dmp
.
droid_ܛ_cb
)

1217 
dmp
.
	`droid_ܛ_cb
(
droid_ܛ
 >> 6);

1221 
	}
}

1232 
	$dmp_t_u_mode
(
mode
)

1234 cڡ 
gs_ctuous
[11] =

1236 cڡ 
gs_geu
[11] =

1239 
mode
) {

1240 
DMP_INT_CONTINUOUS
:

1241  
	`mpu_wre_mem
(
CFG_FIFO_ON_EVENT
, 11,

1242 (*)
gs_ctuous
);

1243 
DMP_INT_GESTURE
:

1244  
	`mpu_wre_mem
(
CFG_FIFO_ON_EVENT
, 11,

1245 (*)
gs_geu
);

1249 
	}
}

1271 
	$dmp_ad_fifo
(*
gyro
, *
acl
, *
qu
,

1272 *
timeamp
, *
nss
, *
me
)

1274 
fifo_da
[
MAX_PACKET_LENGTH
];

1275 
ii
 = 0;

1280 
nss
[0] = 0;

1283 i(
	`mpu_ad_fifo_am
(
dmp
.
ck_ngth
, 
fifo_da
, 
me
))

1287 i(
dmp
.
u_mask
 & (
DMP_FEATURE_LP_QUAT
 | 
DMP_FEATURE_6X_LP_QUAT
)) {

1288 #ifde
FIFO_CORRUPTION_CHECK


1289 
qu_q14
[4], 
qu_mag_sq
;

1291 
qu
[0] = (()
fifo_da
[0] << 24) | (()fifo_data[1] << 16) |

1292 (()
fifo_da
[2] << 8) | fifo_data[3];

1293 
qu
[1] = (()
fifo_da
[4] << 24) | (()fifo_data[5] << 16) |

1294 (()
fifo_da
[6] << 8) | fifo_data[7];

1295 
qu
[2] = (()
fifo_da
[8] << 24) | (()fifo_data[9] << 16) |

1296 (()
fifo_da
[10] << 8) | fifo_data[11];

1297 
qu
[3] = (()
fifo_da
[12] << 24) | (()fifo_data[13] << 16) |

1298 (()
fifo_da
[14] << 8) | fifo_data[15];

1299 
ii
 += 16;

1300 #ifde
FIFO_CORRUPTION_CHECK


1309 
qu_q14
[0] = 
qu
[0] >> 16;

1310 
qu_q14
[1] = 
qu
[1] >> 16;

1311 
qu_q14
[2] = 
qu
[2] >> 16;

1312 
qu_q14
[3] = 
qu
[3] >> 16;

1313 
qu_mag_sq
 = 
qu_q14
[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +

1314 
qu_q14
[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];

1315 i((
qu_mag_sq
 < 
QUAT_MAG_SQ_MIN
) ||

1316 (
qu_mag_sq
 > 
QUAT_MAG_SQ_MAX
)) {

1318 
	`mpu_t_fifo
();

1319 
nss
[0] = 0;

1322 
nss
[0] |
INV_WXYZ_QUAT
;

1326 i(
dmp
.
u_mask
 & 
DMP_FEATURE_SEND_RAW_ACCEL
) {

1327 
acl
[0] = (()
fifo_da
[
ii
+0] << 8) | fifo_data[ii+1];

1328 
acl
[1] = (()
fifo_da
[
ii
+2] << 8) | fifo_data[ii+3];

1329 
acl
[2] = (()
fifo_da
[
ii
+4] << 8) | fifo_data[ii+5];

1330 
ii
 += 6;

1331 
nss
[0] |
INV_XYZ_ACCEL
;

1334 i(
dmp
.
u_mask
 & 
DMP_FEATURE_SEND_ANY_GYRO
) {

1335 
gyro
[0] = (()
fifo_da
[
ii
+0] << 8) | fifo_data[ii+1];

1336 
gyro
[1] = (()
fifo_da
[
ii
+2] << 8) | fifo_data[ii+3];

1337 
gyro
[2] = (()
fifo_da
[
ii
+4] << 8) | fifo_data[ii+5];

1338 
ii
 += 6;

1339 
nss
[0] |
INV_XYZ_GYRO
;

1345 i(
dmp
.
u_mask
 & (
DMP_FEATURE_TAP
 | 
DMP_FEATURE_ANDROID_ORIENT
))

1346 
	`decode_geu
(
fifo_da
 + 
ii
);

1348 
	`g_ms
(
timeamp
);

1350 
	}
}

1364 
	$dmp_gi_p_cb
((*
func
)(, ))

1366 
dmp
.
p_cb
 = 
func
;

1368 
	}
}

1375 
	$dmp_gi_droid_ܛ_cb
((*
func
)())

1377 
dmp
.
droid_ܛ_cb
 = 
func
;

1379 
	}
}

	@src/quad/drivers/eMPL/inv_mpu_dmp_motion_driver.h

17 #ide
_INV_MPU_DMP_MOTION_DRIVER_H_


18 
	#_INV_MPU_DMP_MOTION_DRIVER_H_


	)

20 
	#TAP_X
 (0x01)

	)

21 
	#TAP_Y
 (0x02)

	)

22 
	#TAP_Z
 (0x04)

	)

23 
	#TAP_XYZ
 (0x07)

	)

25 
	#TAP_X_UP
 (0x01)

	)

26 
	#TAP_X_DOWN
 (0x02)

	)

27 
	#TAP_Y_UP
 (0x03)

	)

28 
	#TAP_Y_DOWN
 (0x04)

	)

29 
	#TAP_Z_UP
 (0x05)

	)

30 
	#TAP_Z_DOWN
 (0x06)

	)

32 
	#ANDROID_ORIENT_PORTRAIT
 (0x00)

	)

33 
	#ANDROID_ORIENT_LANDSCAPE
 (0x01)

	)

34 
	#ANDROID_ORIENT_REVERSE_PORTRAIT
 (0x02)

	)

35 
	#ANDROID_ORIENT_REVERSE_LANDSCAPE
 (0x03)

	)

37 
	#DMP_INT_GESTURE
 (0x01)

	)

38 
	#DMP_INT_CONTINUOUS
 (0x02)

	)

40 
	#DMP_FEATURE_TAP
 (0x001)

	)

41 
	#DMP_FEATURE_ANDROID_ORIENT
 (0x002)

	)

42 
	#DMP_FEATURE_LP_QUAT
 (0x004)

	)

43 
	#DMP_FEATURE_PEDOMETER
 (0x008)

	)

44 
	#DMP_FEATURE_6X_LP_QUAT
 (0x010)

	)

45 
	#DMP_FEATURE_GYRO_CAL
 (0x020)

	)

46 
	#DMP_FEATURE_SEND_RAW_ACCEL
 (0x040)

	)

47 
	#DMP_FEATURE_SEND_RAW_GYRO
 (0x080)

	)

48 
	#DMP_FEATURE_SEND_CAL_GYRO
 (0x100)

	)

50 
	#INV_WXYZ_QUAT
 (0x100)

	)

53 
dmp_ld_mi_driv_fmwe
();

54 
dmp_t_fifo_
(

);

55 
dmp_g_fifo_
(*

);

56 
dmp_ab_u
(
mask
);

57 
dmp_g_abd_us
(*
mask
);

58 
dmp_t_u_mode
(
mode
);

59 
dmp_t_ܛi
(
ܛ
);

60 
dmp_t_gyro_bs
(*
bs
);

61 
dmp_t_acl_bs
(*
bs
);

64 
dmp_gi_p_cb
((*
func
)(, ));

65 
	`dmp_t_p_thsh
(
axis
, 
thsh
);

66 
	`dmp_t_p_axes
(
axis
);

67 
	`dmp_t_p_cou
(
m_ps
);

68 
	`dmp_t_p_time
(
time
);

69 
	`dmp_t_p_time_mui
(
time
);

70 
	`dmp_t_shake_je_thsh
(
sf
, 
thsh
);

71 
	`dmp_t_shake_je_time
(
time
);

72 
	`dmp_t_shake_je_timeout
(
time
);

75 
	`dmp_gi_droid_ܛ_cb
((*
func
)());

78 
	`dmp_ab__qu
(
ab
);

79 
	`dmp_ab_6x__qu
(
ab
);

82 
	`dmp_g_dom__cou
(*
cou
);

83 
	`dmp_t_dom__cou
(
cou
);

84 
	`dmp_g_dom_wk_time
(*
time
);

85 
	`dmp_t_dom_wk_time
(
time
);

88 
	`dmp_ab_gyro_l
(
ab
);

93 
	`dmp_ad_fifo
(*
gyro
, *
acl
, *
qu
,

94 *
timeamp
, *
nss
, *
me
);

	@src/quad/drivers/exti.c

2 
	~<dt.h
>

3 
	~<dbo.h
>

4 
	~<rg.h
>

5 
	~"exti.h
"

6 
	~"nvic.h
"

7 
	~"misc.h
"

8 
	~"rg.h
"

10 
	#EXTI_IRQ_GROUPS
 (7)

	)

13 
extiClbackRec_t
 *
	mhdr
;

14 }
	textiChlRec_t
;

16 
extiChlRec_t
 
	gextiChlRecs
[16];

17 
ut8_t
 
	gextiGroupPriܙy
[
EXTI_IRQ_GROUPS
];

18 cڡ 
ut8_t
 
	gextiGroups
[16] = { 0, 1, 2, 3, 4, 5, 5, 5, 5, 5, 6, 6, 6, 6, 6, 6 };

21 cڡ 
ut8_t
 
	gextiGroupIRQn
[
EXTI_IRQ_GROUPS
] = {

22 
EXTI0_IRQn
,

23 
EXTI1_IRQn
,

24 
EXTI2_IRQn
,

25 
EXTI3_IRQn
,

26 
EXTI4_IRQn
,

27 
EXTI9_5_IRQn
,

28 
EXTI15_10_IRQn


31 
	$EXTIIn
()

34 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_SYSCFG
, 
ENABLE
);

36 
	`memt
(
extiChlRecs
, 0, (extiChannelRecs));

37 
	`memt
(
extiGroupPriܙy
, 0xff, (extiGroupPriority));

38 
	}
}

40 
	$EXTIHdrIn
(
extiClbackRec_t
 *
lf
, 
extiHdrClback
 *

)

42 
lf
->

 = fn;

43 
	}
}

45 
	$EXTICfig
(
IO_t
 
io
, 
extiClbackRec_t
 *
cb
, 
qPriܙy
, 
EXTITrigg_TyDef
 
igg
)

47 
chlIdx
;

48 
chlIdx
 = 
	`IO_GPIOPIdx
(
io
);

49 i(
chlIdx
 < 0)

52 
extiChlRec_t
 *
c
 = &
extiChlRecs
[
chlIdx
];

53 
group
 = 
extiGroups
[
chlIdx
];

55 
c
->
hdr
 = 
cb
;

58 
	`SYSCFG_EXTILeCfig
(
	`IO_EXTI_PtSourGPIO
(
io
), 
	`IO_EXTI_PSour
(io));

60 
ut32_t
 
extiLe
 = 
	`IO_EXTI_Le
(
io
);

61 
	`EXTI_CˬITPdgB
(
extiLe
);

63 
EXTI_InTyDef
 
EXTIIn
;

64 
EXTIIn
.
EXTI_Le
 = 
extiLe
;

65 
EXTIIn
.
EXTI_Mode
 = 
EXTI_Mode_Iru
;

66 
EXTIIn
.
EXTI_Trigg
 = 
igg
;

67 
EXTIIn
.
EXTI_LeCmd
 = 
ENABLE
;

68 
	`EXTI_In
(&
EXTIIn
);

70 i(
extiGroupPriܙy
[
group
] > 
qPriܙy
) {

71 
extiGroupPriܙy
[
group
] = 
qPriܙy
;

73 
NVIC_InTyDef
 
NVIC_InSuu
;

74 
NVIC_InSuu
.
NVIC_IRQChl
 = 
extiGroupIRQn
[
group
];

75 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 
	`NVIC_PRIORITY_BASE
(
qPriܙy
);

76 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 
	`NVIC_PRIORITY_SUB
(
qPriܙy
);

77 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

78 
	`NVIC_In
(&
NVIC_InSuu
);

80 
	}
}

82 
	$EXTIEb
(
IO_t
 
io
, 
bo
 
ab
)

84 
ut32_t
 
extiLe
 = 
	`IO_EXTI_Le
(
io
);

85 i(!
extiLe
)

87 i(
ab
)

88 
EXTI
->
IMR
 |
extiLe
;

90 
EXTI
->
IMR
 &~
extiLe
;

91 
	}
}

93 
	$EXTIR
(
IO_t
 
io
)

95 
chIdx
;

96 
	`EXTIEb
(
io
, 
l
);

98 
chIdx
 = 
	`IO_GPIOPIdx
(
io
);

99 i(
chIdx
 < 0)

101 
extiChlRec_t
 *
c
 = &
extiChlRecs
[
chIdx
];

102 
c
->
hdr
 = 
NULL
;

103 
	}
}

105 
	$EXTI_IRQHdr
()

107 
ut32_t
 
extiAive
 = 
EXTI
->
IMR
 & EXTI->
PR
;

109 
extiAive
) {

110 
dex
 = 31 - 
	`__but_z
(
extiAive
);

111 
ut32_t
 
mask
 = 1 << 
dex
;

112 
extiChlRecs
[
dex
].
hdr
->
	`
(extiChannelRecs[index].handler);

113 
EXTI
->
PR
 = 
mask
;

114 
extiAive
 &~
mask
;

116 
	}
}

118 
	#__EXTI_IRQ_HANDLER
(
me
\

	)

119 
	$me
() { \

120 
	`EXTI_IRQHdr
(); \

121 
	}
} \

124 
__EXTI_IRQ_HANDLER
(
EXTI0_IRQHdr
);

125 
__EXTI_IRQ_HANDLER
(
EXTI1_IRQHdr
);

126 
__EXTI_IRQ_HANDLER
(
EXTI2_IRQHdr
);

127 
__EXTI_IRQ_HANDLER
(
EXTI3_IRQHdr
);

128 
__EXTI_IRQ_HANDLER
(
EXTI4_IRQHdr
);

129 
__EXTI_IRQ_HANDLER
(
EXTI9_5_IRQHdr
);

130 
__EXTI_IRQ_HANDLER
(
EXTI15_10_IRQHdr
);

	@src/quad/drivers/exti.h

1 #ide
__EXTI_H


2 
	#__EXTI_H


	)

4 
	~"IOTys.h
"

5 
	~"rg.h
"

7 
	sextiCfig_s
 {

8 
ioTag_t
 
	mg
;

9 }
	textiCfig_t
;

11 
extiClbackRec_s
 
	textiClbackRec_t
;

12 
	textiHdrClback
(
	textiClbackRec_t
 *
	tlf
);

14 
	sextiClbackRec_s
 {

15 
extiHdrClback
 *
	m
;

18 
EXTIIn
();

19 
EXTIHdrIn
(
extiClbackRec_t
 *
lf
, 
extiHdrClback
 *

);

20 
EXTICfig
(
IO_t
 
io
, 
extiClbackRec_t
 *
cb
, 
qPriܙy
, 
EXTITrigg_TyDef
 
igg
);

21 
EXTIEb
(
IO_t
 
io
, 
bo
 
ab
);

22 
EXTIR
(
IO_t
 
io
);

	@src/quad/drivers/gps.c

2 
	~"rl.h
"

5 
rlPt_t
 *
	ggpsPt
;

7 
	$gpsIn
()

9 
rlPtCfig_t
 *
gpsPtCfig
 = 
	`fdSlPtCfig
(
FUNCTION_GPS
);

10 i(!
gpsPtCfig
)

14 
gpsPt
 = 
	`ݒSlPt
(
gpsPtCfig
->
idtifr
, 
FUNCTION_GPS
, 
NULL
, 115200, 
MODE_RXTX
, 
SERIAL_NOT_INVERTED
);

15 i(!
gpsPt
)

17 
	}
}

24 
	$gpsWre
(
ut8_t
 
ch
)

26 
	`rlWre
(
gpsPt
, 
ch
);

27 
	}
}

29 
	$gpsPrt
(cڡ *
r
)

31 
	`rlPrt
(
gpsPt
, 
r
);

32 
	}
}

	@src/quad/drivers/gps.h

1 #ide
__GPS_H


2 
	#__GPS_H


	)

4 
gpsIn
();

6 
gpsWre
(
ut8_t
 
ch
);

7 
gpsPrt
(cڡ *
r
);

	@src/quad/drivers/gyro_sync.c

2 
	~"gyro_sync.h
"

5 
bo
 
	$gyroSyncCheckUpde
(
gyroDev_t
 *
gyro
)

7 i(!
gyro
->
tStus
) {

8  
l
;

11  
gyro
->
	`tStus
(gyro);

12 
	}
}

14 
ut8_t
 
	$gyroMPU6xxxGDividDrs
(cڡ 
gyroDev_t
 *
gyro
)

16  
gyro
->
mpuDividDrs
;

17 
	}
}

19 
ut32_t
 
	$gyroSSameRe
(
gyroDev_t
 *
gyro
, 
ut8_t
 
f
, ut8_
gyroSyncDom
, 
bo
 
gyro_u_32khz
)

21 
gyroSamePiod
;

23 i(
f
 =
GYRO_LPF_256HZ
 ||p=
GYRO_LPF_NONE
) {

24 i(
gyro_u_32khz
) {

25 
gyro
->
gyroReKHz
 = 
GYRO_RATE_32_kHz
;

26 
gyroSamePiod
 = 31.5f;

29 
gyro
->
gyroReKHz
 = 
GYRO_RATE_8_kHz
;

30 
gyroSamePiod
 = 125.0f;

33 
gyro
->
gyroReKHz
 = 
GYRO_RATE_1_kHz
;

34 
gyroSamePiod
 = 1000.0f;

35 
gyroSyncDom
 = 1;

40 
gyro
->
mpuDividDrs
 = 
gyroSyncDom
 - 1;

41 cڡ 
ut32_t
 
rgLotime
 = (ut32_t)(
gyroSyncDom
 * 
gyroSamePiod
);

42  
rgLotime
;

43 
	}
}

	@src/quad/drivers/gyro_sync.h

1 #ide
__GYRO_SYNC_H


2 
	#__GYRO_SYNC_H


	)

4 
	~<dt.h
>

5 
	~<dbo.h
>

6 
	~"accgyro.h
"

8 
bo
 
gyroSyncCheckUpde
(
gyroDev_t
 *
gyro
);

9 
ut8_t
 
gyroMPU6xxxGDividDrs
(cڡ 
gyroDev_t
 *
gyro
);

10 
ut32_t
 
gyroSSameRe
(
gyroDev_t
 *
gyro
, 
ut8_t
 
f
, ut8_
gyroSyncDom
, 
bo
 
gyro_u_32khz
);

	@src/quad/drivers/io.c

2 
	~<ddef.h
>

3 
	~"io.h
"

4 
	~"ioIm.h
"

5 
	~"RCCTys.h
"

6 
	~"rcc.h
"

9 
	sioPtDef_s
 {

10 
RccPhTag_t
 
	mrcc
;

11 }
	tioPtDef_t
;

13 cڡ 
ut16_t
 
	gioDefUdMask
[
DEFIO_PORT_USED_COUNT
] = { 
DEFIO_PORT_USED_LIST
 };

14 cڡ 
ut8_t
 
	gioDefUdOfft
[
DEFIO_PORT_USED_COUNT
] = { 
DEFIO_PORT_OFFSET_LIST
 };

15 
ioRec_t
 
	gioRecs
[
DEFIO_IO_USED_COUNT
];

18 cڡ 
ioPtDef_s
 
	gioPtDefs
[] = {

19 { 
RCC_AHB1
(
GPIOA
) },

20 { 
RCC_AHB1
(
GPIOB
) },

21 { 
RCC_AHB1
(
GPIOC
) },

22 { 
RCC_AHB1
(
GPIOD
) },

23 { 
RCC_AHB1
(
GPIOE
) },

24 { 
RCC_AHB1
(
GPIOF
) },

31 
	$IOGlobIn
()

33 
ioRec_t
 *
ioRec
 = 
ioRecs
;

35 
pt
 = 0;܈< 
	`ARRAYLEN
(
ioDefUdMask
);ort++) {

36 
p
 = 0; < (
ioDefUdMask
[0]) * 8;in++) {

37 i(
ioDefUdMask
[
pt
] & (1 << 
p
)) {

38 
ioRec
->
gpio
 = (
GPIO_TyDef
 *)(
GPIOA_BASE
 + (
pt
 << 10));

39 
ioRec
->
p
 = 1 <<in;

40 
ioRec
++;

44 
	}
}

46 
ioRec_t
 * 
	$IO_Rec
(
IO_t
 
io
)

48  
io
;

49 
	}
}

51 
	$IOIn
(
IO_t
 
io
, 
sourOwr_e
 
owr
, 
ut8_t
 
dex
)

53 
ioRec_t
 *
ioRec
 = 
	`IO_Rec
(
io
);

54 
ioRec
->
owr
 = owner;

55 
ioRec
->
dex
 = index;

56 
	}
}

58 
	$IOR
(
IO_t
 
io
)

60 
ioRec_t
 *
ioRec
 = 
	`IO_Rec
(
io
);

61 
ioRec
->
owr
 = 
OWNER_FREE
;

62 
	}
}

64 
GPIO_TyDef
 * 
	$IO_GPIO
(
IO_t
 
io
)

66 
ioRec_t
 *
ioRec
 = 
	`IO_Rec
(
io
);

67  
ioRec
->
gpio
;

68 
	}
}

70 
ut16_t
 
	$IO_P
(
IO_t
 
io
)

72 
ioRec_t
 *
ioRec
 = 
	`IO_Rec
(
io
);

73  
ioRec
->
p
;

74 
	}
}

77 
	$IO_GPIOPtIdx
(
IO_t
 
io
)

79 i(!
io
)

82  (((
size_t
)
	`IO_GPIO
(
io
- 
GPIOA_BASE
) >> 10);

83 
	}
}

85 
	$IO_GPIOPIdx
(
IO_t
 
io
)

87 i(!
io
)

90  31 - 
	`__but_z
(
	`IO_P
(
io
));

91 
	}
}

93 
	$IO_GPIO_PSour
(
IO_t
 
io
)

95  
	`IO_GPIOPIdx
(
io
);

96 
	}
}

98 
	$IO_EXTI_PtSourGPIO
(
IO_t
 
io
)

100  
	`IO_GPIOPtIdx
(
io
);

101 
	}
}

103 
	$IO_EXTI_PSour
(
IO_t
 
io
)

105  
	`IO_GPIOPIdx
(
io
);

106 
	}
}

108 
ut32_t
 
	$IO_EXTI_Le
(
IO_t
 
io
)

110 i(!
io
) {

114  1 << 
	`IO_GPIOPIdx
(
io
);

115 
	}
}

117 
	$IOCfigGPIO
(
IO_t
 
io
, 
ioCfig_t
 
cfg
)

119 i(!
io
)

127 
RccPhTag_t
 
rcc
 = 
ioPtDefs
[
	`IO_GPIOPtIdx
(
io
)].rcc;

129 
	`RCC_ClockCmd
(
rcc
, 
ENABLE
);

131 
GPIO_InTyDef
 

 = {

132 .
GPIO_P
 = 
	`IO_P
(
io
),

133 .
GPIO_Mode
 = (
cfg
 >> 0) & 0x03,

134 .
GPIO_Sed
 = (
cfg
 >> 2) & 0x03,

135 .
GPIO_OTy
 = (
cfg
 >> 4) & 0x01,

136 .
GPIO_PuPd
 = (
cfg
 >> 5) & 0x03,

139 
	`GPIO_In
(
	`IO_GPIO
(
io
), &

);

140 
	}
}

142 
	$IOCfigGPIOAF
(
IO_t
 
io
, 
ioCfig_t
 
cfg
, 
ut8_t
 
af
)

144 i(!
io
)

147 
RccPhTag_t
 
rcc
 = 
ioPtDefs
[
	`IO_GPIOPtIdx
(
io
)].rcc;

148 
	`RCC_ClockCmd
(
rcc
, 
ENABLE
);

149 
	`GPIO_PAFCfig
(
	`IO_GPIO
(
io
), 
	`IO_GPIO_PSour
(io), 
af
);

151 
GPIO_InTyDef
 

 = {

152 .
GPIO_P
 = 
	`IO_P
(
io
),

153 .
GPIO_Mode
 = (
cfg
 >> 0) & 0x03,

154 .
GPIO_Sed
 = (
cfg
 >> 2) & 0x03,

155 .
GPIO_OTy
 = (
cfg
 >> 4) & 0x01,

156 .
GPIO_PuPd
 = (
cfg
 >> 5) & 0x03,

158 
	`GPIO_In
(
	`IO_GPIO
(
io
), &

);

159 
	}
}

161 
IO_t
 
	$IOGByTag
(
ioTag_t
 
g
)

163 
ptIDx
 = 
	`DEFIO_TAG_GPIOID
(
g
);

164 
pIDx
 = 
	`DEFIO_TAG_PIN
(
g
);

166 i(
ptIDx
 >
DEFIO_PORT_USED_COUNT
)

167  
NULL
;

170 i(!(
ioDefUdMask
[
ptIDx
] & (1 << 
pIDx
)))

171  
NULL
;

185 
offt
 = 
	`__but_pcou
(((1 << 
pIDx
- 1& 
ioDefUdMask
[
ptIDx
]);

188 
offt
 +
ioDefUdOfft
[
ptIDx
];

190  
ioRecs
 + 
offt
;

191 
	}
}

193 
	$IOWre
(
IO_t
 
io
, 
bo
 
hi
)

195 i(!
io
)

198 
	`IO_GPIO
(
io
)->
BSRR
 = 
	`IO_P
(io<< (
hi
 ? 16 : 0);

199 
	}
}

201 
bo
 
	$IORd
(
IO_t
 
io
)

203 i(!
io
)

204  
l
;

206  !! (
	`IO_GPIO
(
io
)->
IDR
 & 
	`IO_P
(io));

207 
	}
}

209 
	$IOHi
(
IO_t
 
io
)

211 i(!
io
)

214 
	`IO_GPIO
(
io
)->
BSRR
 = 
	`IO_P
(io);

215 
	}
}

217 
	$IOLo
(
IO_t
 
io
)

219 i(!
io
)

222 
	`IO_GPIO
(
io
)->
BSRR
 = 
	`IO_P
(io) << 16;

223 
	}
}

225 
	$IOTogg
(
IO_t
 
io
)

227 i(!
io
)

230 
ut32_t
 
mask
 = 
	`IO_P
(
io
);

235 i(
	`IO_GPIO
(
io
)->
ODR
 & 
mask
)

236 
mask
 <<= 16;

238 
	`IO_GPIO
(
io
)->
BSRR
 = 
mask
;

239 
	}
}

	@src/quad/drivers/io.h

1 #ide
__IO_H


2 
	#__IO_H


	)

4 
	~<dbo.h
>

5 
	~<dt.h
>

6 
	~"iodef.h
"

7 
	~"ioIm.h
"

8 
	~"sour.h
"

9 
	~"m32f4xx_gpio.h
"

10 
	~"IOTys.h
"

12 
ut8_t
 
	tioTag_t
;

13 *
	tIO_t
;

26 
ut8_t
 
	tioCfig_t
;

35 
	#IO_TAG
(
pID

	`DEFIO_TAG
՚ID)

	)

37 
	#IO_CONFIG
(
mode
, 
d
, 
y
, 
pupd
((mode| ((d<< 2| ((y<< 4| (upd<< 5))

	)

38 
	#IOCFG_OUT_PP
 
	`IO_CONFIG
(
GPIO_Mode_OUT
, 0, 
GPIO_OTy_PP
, 
GPIO_PuPd_NOPULL
)

39 
	#IOCFG_OUT_PP_UP
 
	`IO_CONFIG
(
GPIO_Mode_OUT
, 0, 
GPIO_OTy_PP
, 
GPIO_PuPd_UP
)

	)

40 
	#IOCFG_OUT_OD
 
	`IO_CONFIG
(
GPIO_Mode_OUT
, 0, 
GPIO_OTy_OD
, 
GPIO_PuPd_NOPULL
)

	)

41 
	#IOCFG_OUT_OD_UP
 
	`IO_CONFIG
(
GPIO_Mode_OUT
, 0, 
GPIO_OTy_OD
, 
GPIO_PuPd_UP
)

	)

42 
	#IOCFG_IPD
 
	`IO_CONFIG
(
GPIO_Mode_IN
, 0, 0, 
GPIO_PuPd_DOWN
)

	)

43 
	#IOCFG_IPU
 
	`IO_CONFIG
(
GPIO_Mode_IN
, 0, 0, 
GPIO_PuPd_UP
)

	)

44 
	#IOCFG_AF_PP
 
	`IO_CONFIG
(
GPIO_Mode_AF
, 0, 
GPIO_OTy_PP
, 
GPIO_PuPd_NOPULL
)

	)

45 
	#IOCFG_AF_PP_PD
 
	`IO_CONFIG
(
GPIO_Mode_AF
, 0, 
GPIO_OTy_PP
, 
GPIO_PuPd_DOWN
)

	)

46 
	#IOCFG_AF_PP_UP
 
	`IO_CONFIG
(
GPIO_Mode_AF
, 0, 
GPIO_OTy_PP
, 
GPIO_PuPd_UP
)

	)

47 
	#IOCFG_AF_OD
 
	`IO_CONFIG
(
GPIO_Mode_AF
, 0, 
GPIO_OTy_OD
, 
GPIO_PuPd_NOPULL
)

	)

49 
	#IOCFG_IN_FLOATING
 
	`IO_CONFIG
(
GPIO_Mode_IN
, 0, 0, 
GPIO_PuPd_NOPULL
)

	)

51 
IOGlobIn
();

52 
IO_t
 
IOGByTag
(
ioTag_t
 
g
);

53 
IOIn
(
IO_t
 
io
, 
sourOwr_e
 
owr
, 
ut8_t
 
dex
);

54 
IOCfigGPIO
(
IO_t
 
io
, 
ioCfig_t
 
cfg
);

55 
IOCfigGPIOAF
(
IO_t
 
io
, 
ioCfig_t
 
cfg
, 
ut8_t
 
af
);

56 
IO_GPIOPtIdx
(
IO_t
 
io
);

57 
IO_GPIOPIdx
(
IO_t
 
io
);

58 
IO_EXTI_PtSourGPIO
(
IO_t
 
io
);

59 
IO_EXTI_PSour
(
IO_t
 
io
);

60 
ut32_t
 
IO_EXTI_Le
(
IO_t
 
io
);

61 
IOWre
(
IO_t
 
io
, 
bo
 
hi
);

62 
bo
 
IORd
(
IO_t
 
io
);

63 
IOHi
(
IO_t
 
io
);

64 
IOLo
(
IO_t
 
io
);

65 
IOTogg
(
IO_t
 
io
);

66 
ioRec_t
 * 
IO_Rec
(
IO_t
 
io
);

67 
ut16_t
 
IO_P
(
IO_t
 
io
);

68 
GPIO_TyDef
 * 
IO_GPIO
(
IO_t
 
io
);

	@src/quad/drivers/ioImpl.h

1 #ide
__IOIMPL_H


2 
	#__IOIMPL_H


	)

4 
	~"m32f4xx.h
"

5 
	~"sour.h
"

7 
	sioRec_s
 {

8 
GPIO_TyDef
 *
	mgpio
;

9 
ut16_t
 
	mp
;

10 
sourOwr_e
 
	mowr
;

11 
ut8_t
 
	mdex
;

12 }
	tioRec_t
;

	@src/quad/drivers/io_def_generated.h

1 #ide
__IODEF_GENERATED_H


2 
	#__IODEF_GENERATED_H


	)

4 
	~"rg.h
"

5 
	~"iodef.h
"

6 
	~"uts.h
"

8 #i
defed
(
TARGET_IO_PORTA
)

9 
	#DEFIO_PORT_A_USED_MASK
 
TARGET_IO_PORTA


	)

10 
	#DEFIO_PORT_A_USED_COUNT
 
	`BITCOUNT
(
DEFIO_PORT_A_USED_MASK
)

	)

12 
	#DEFIO_PORT_A_USED_MASK
 0

	)

13 
	#DEFIO_PORT_A_USED_COUNT
 0

	)

15 
	#DEFIO_PORT_A_OFFSET
 (0)

	)

17 #i
defed
(
TARGET_IO_PORTB
)

18 
	#DEFIO_PORT_B_USED_MASK
 
TARGET_IO_PORTB


	)

19 
	#DEFIO_PORT_B_USED_COUNT
 
	`BITCOUNT
(
DEFIO_PORT_B_USED_MASK
)

	)

21 
	#DEFIO_PORT_B_USED_MASK
 0

	)

22 
	#DEFIO_PORT_B_USED_COUNT
 0

	)

24 
	#DEFIO_PORT_B_OFFSET
 (
DEFIO_PORT_A_USED_COUNT
)

	)

26 #i
defed
(
TARGET_IO_PORTC
)

27 
	#DEFIO_PORT_C_USED_MASK
 
TARGET_IO_PORTC


	)

28 
	#DEFIO_PORT_C_USED_COUNT
 
	`BITCOUNT
(
DEFIO_PORT_C_USED_MASK
)

	)

30 
	#DEFIO_PORT_C_USED_MASK
 0

	)

31 
	#DEFIO_PORT_C_USED_COUNT
 0

	)

33 
	#DEFIO_PORT_C_OFFSET
 (
DEFIO_PORT_A_USED_COUNT
 + 
DEFIO_PORT_B_USED_COUNT
)

	)

35 #i
defed
(
TARGET_IO_PORTD
)

36 
	#DEFIO_PORT_D_USED_MASK
 
TARGET_IO_PORTD


	)

37 
	#DEFIO_PORT_D_USED_COUNT
 
	`BITCOUNT
(
DEFIO_PORT_D_USED_MASK
)

	)

39 
	#DEFIO_PORT_D_USED_MASK
 0

	)

40 
	#DEFIO_PORT_D_USED_COUNT
 0

	)

42 
	#DEFIO_PORT_D_OFFSET
 (
DEFIO_PORT_A_USED_COUNT
 + 
DEFIO_PORT_B_USED_COUNT
 + 
DEFIO_PORT_C_USED_COUNT
)

	)

44 #i
defed
(
TARGET_IO_PORTE
)

45 
	#DEFIO_PORT_E_USED_MASK
 
TARGET_IO_PORTE


	)

46 
	#DEFIO_PORT_E_USED_COUNT
 
	`BITCOUNT
(
DEFIO_PORT_E_USED_MASK
)

	)

48 
	#DEFIO_PORT_E_USED_MASK
 0

	)

49 
	#DEFIO_PORT_E_USED_COUNT
 0

	)

51 
	#DEFIO_PORT_E_OFFSET
 (
DEFIO_PORT_A_USED_COUNT
 + 
DEFIO_PORT_B_USED_COUNT
 + 
DEFIO_PORT_C_USED_COUNT
 + 
DEFIO_PORT_D_USED_COUNT
)

	)

54 
	#DEFIO_GPIOID__A
 0

	)

55 
	#DEFIO_GPIOID__B
 1

	)

56 
	#DEFIO_GPIOID__C
 2

	)

57 
	#DEFIO_GPIOID__D
 3

	)

58 
	#DEFIO_GPIOID__E
 4

	)

59 
	#DEFIO_GPIOID__F
 5

	)

60 
	#DEFIO_GPIOID__G
 6

	)

63 #i
DEFIO_PORT_D_USED_MASK
 & 
BIT
(12)

64 
	#DEFIO_TAG__PD12
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__D
, 12)

	)

66 
	#DEFIO_TAG__PD12
 
defio_r_PD12_is_n_su܋d__TARGET


	)

70 #i
DEFIO_PORT_D_USED_MASK
 & 
BIT
(13)

71 
	#DEFIO_TAG__PD13
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__D
, 13)

	)

73 
	#DEFIO_TAG__PD13
 
defio_r_PD13_is_n_su܋d__TARGET


	)

77 #i
DEFIO_PORT_D_USED_MASK
 & 
BIT
(14)

78 
	#DEFIO_TAG__PD14
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__D
, 14)

	)

80 
	#DEFIO_TAG__PD14
 
defio_r_PD14_is_n_su܋d__TARGET


	)

84 #i
DEFIO_PORT_D_USED_MASK
 & 
BIT
(15)

85 
	#DEFIO_TAG__PD15
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__D
, 15)

	)

87 
	#DEFIO_TAG__PD15
 
defio_r_PD15_is_n_su܋d__TARGET


	)

90 
	#DEFIO_IO_USED_COUNT
 (
DEFIO_PORT_A_USED_COUNT
 + 
DEFIO_PORT_B_USED_COUNT
 + 
DEFIO_PORT_C_USED_COUNT
 + 
DEFIO_PORT_D_USED_COUNT
 + 
DEFIO_PORT_E_USED_COUNT
)

	)

97 #i!
defed
 
DEFIO_PORT_USED_LIST
 && 
DEFIO_PORT_E_USED_COUNT
 > 0

98 
	#DEFIO_PORT_USED_COUNT
 5

	)

99 
	#DEFIO_PORT_USED_LIST
 
DEFIO_PORT_A_USED_MASK
, 
DEFIO_PORT_B_USED_MASK
, 
DEFIO_PORT_C_USED_MASK
, 
DEFIO_PORT_D_USED_MASK
, 
DEFIO_PORT_E_USED_MASK


	)

100 
	#DEFIO_PORT_OFFSET_LIST
 
DEFIO_PORT_A_OFFSET
, 
DEFIO_PORT_B_OFFSET
, 
DEFIO_PORT_C_OFFSET
, 
DEFIO_PORT_D_OFFSET
, 
DEFIO_PORT_E_OFFSET


	)

103 #i!
defed
 
DEFIO_PORT_USED_LIST


105 
	#DEFIO_PORT_USED_COUNT
 0

	)

106 
	#DEFIO_PORT_USED_LIST


	)

107 
	#DEFIO_PORT_OFFSET_LIST


	)

110 #i
DEFIO_PORT_A_USED_MASK
 & 
BIT
(0)

111 
	#DEFIO_TAG__PA0
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__A
, 0)

113 

	)

114 #i
DEFIO_PORT_A_USED_MASK
 & 
BIT
(1)

115 
	#DEFIO_TAG__PA1
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__A
, 1)

117 

	)

118 #i
DEFIO_PORT_A_USED_MASK
 & 
BIT
(2)

119 
	#DEFIO_TAG__PA2
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__A
, 2)

121 

	)

122 #i
DEFIO_PORT_A_USED_MASK
 & 
BIT
(3)

123 
	#DEFIO_TAG__PA3
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__A
, 3)

125 

	)

126 #i
DEFIO_PORT_A_USED_MASK
 & 
BIT
(4)

127 
	#DEFIO_TAG__PA4
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__A
, 4)

129 

	)

130 #i
DEFIO_PORT_A_USED_MASK
 & 
BIT
(5)

131 
	#DEFIO_TAG__PA5
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__A
, 5)

133 

	)

134 #i
DEFIO_PORT_A_USED_MASK
 & 
BIT
(6)

135 
	#DEFIO_TAG__PA6
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__A
, 6)

137 

	)

138 #i
DEFIO_PORT_A_USED_MASK
 & 
BIT
(7)

139 
	#DEFIO_TAG__PA7
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__A
, 7)

141 

	)

142 #i
DEFIO_PORT_A_USED_MASK
 & 
BIT
(8)

143 
	#DEFIO_TAG__PA8
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__A
, 8)

145 

	)

146 #i
DEFIO_PORT_A_USED_MASK
 & 
BIT
(9)

147 
	#DEFIO_TAG__PA9
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__A
, 9)

149 

	)

150 #i
DEFIO_PORT_A_USED_MASK
 & 
BIT
(10)

151 
	#DEFIO_TAG__PA10
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__A
, 10)

153 

	)

154 #i
DEFIO_PORT_A_USED_MASK
 & 
BIT
(11)

155 
	#DEFIO_TAG__PA11
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__A
, 11)

157 

	)

158 #i
DEFIO_PORT_A_USED_MASK
 & 
BIT
(12)

159 
	#DEFIO_TAG__PA12
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__A
, 12)

161 

	)

162 #i
DEFIO_PORT_A_USED_MASK
 & 
BIT
(13)

163 
	#DEFIO_TAG__PA13
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__A
, 13)

165 

	)

166 #i
DEFIO_PORT_A_USED_MASK
 & 
BIT
(15)

167 
	#DEFIO_TAG__PA15
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__A
, 15)

	)

170 #i
DEFIO_PORT_B_USED_MASK
 & 
BIT
(0)

171 
	#DEFIO_TAG__PB0
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__B
, 0)

	)

174 #i
DEFIO_PORT_B_USED_MASK
 & 
BIT
(1)

175 
	#DEFIO_TAG__PB1
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__B
, 1)

	)

178 #i
DEFIO_PORT_B_USED_MASK
 & 
BIT
(2)

179 
	#DEFIO_TAG__PB2
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__B
, 2)

	)

182 #i
DEFIO_PORT_B_USED_MASK
 & 
BIT
(3)

183 
	#DEFIO_TAG__PB3
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__B
, 3)

185 

	)

186 #i
DEFIO_PORT_B_USED_MASK
 & 
BIT
(4)

187 
	#DEFIO_TAG__PB4
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__B
, 4)

189 

	)

190 #i
DEFIO_PORT_B_USED_MASK
 & 
BIT
(5)

191 
	#DEFIO_TAG__PB5
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__B
, 5)

193 

	)

194 #i
DEFIO_PORT_B_USED_MASK
 & 
BIT
(6)

195 
	#DEFIO_TAG__PB6
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__B
, 6)

197 

	)

198 #i
DEFIO_PORT_B_USED_MASK
 & 
BIT
(7)

199 
	#DEFIO_TAG__PB7
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__B
, 7)

201 

	)

202 #i
DEFIO_PORT_B_USED_MASK
 & 
BIT
(8)

203 
	#DEFIO_TAG__PB8
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__B
, 8)

205 

	)

206 #i
DEFIO_PORT_B_USED_MASK
 & 
BIT
(9)

207 
	#DEFIO_TAG__PB9
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__B
, 9)

209 

	)

210 #i
DEFIO_PORT_B_USED_MASK
 & 
BIT
(10)

211 
	#DEFIO_TAG__PB10
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__B
, 10)

213 

	)

214 #i
DEFIO_PORT_B_USED_MASK
 & 
BIT
(11)

215 
	#DEFIO_TAG__PB11
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__B
, 11)

217 

	)

218 #i
DEFIO_PORT_B_USED_MASK
 & 
BIT
(12)

219 
	#DEFIO_TAG__PB12
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__B
, 12)

221 

	)

222 #i
DEFIO_PORT_B_USED_MASK
 & 
BIT
(13)

223 
	#DEFIO_TAG__PB13
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__B
, 13)

225 

	)

226 #i
DEFIO_PORT_B_USED_MASK
 & 
BIT
(14)

227 
	#DEFIO_TAG__PB14
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__B
, 14)

229 

	)

230 #i
DEFIO_PORT_B_USED_MASK
 & 
BIT
(15)

231 
	#DEFIO_TAG__PB15
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__B
, 15)

233 

	)

234 #i
DEFIO_PORT_C_USED_MASK
 & 
BIT
(2)

235 
	#DEFIO_TAG__PC2
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__C
, 2)

237 

	)

238 #i
DEFIO_PORT_C_USED_MASK
 & 
BIT
(3)

239 
	#DEFIO_TAG__PC3
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__C
, 3)

241 

	)

242 #i
DEFIO_PORT_C_USED_MASK
 & 
BIT
(4)

243 
	#DEFIO_TAG__PC4
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__C
, 4)

245 

	)

246 #i
DEFIO_PORT_C_USED_MASK
 & 
BIT
(6)

247 
	#DEFIO_TAG__PC6
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__C
, 6)

249 

	)

250 #i
DEFIO_PORT_C_USED_MASK
 & 
BIT
(7)

251 
	#DEFIO_TAG__PC7
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__C
, 7)

253 

	)

254 #i
DEFIO_PORT_C_USED_MASK
 & 
BIT
(8)

255 
	#DEFIO_TAG__PC8
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__C
, 8)

	)

258 #i
DEFIO_PORT_C_USED_MASK
 & 
BIT
(9)

259 
	#DEFIO_TAG__PC9
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__C
, 9)

	)

262 #i
DEFIO_PORT_C_USED_MASK
 & 
BIT
(10)

263 
	#DEFIO_TAG__PC10
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__C
, 10)

265 

	)

266 #i
DEFIO_PORT_C_USED_MASK
 & 
BIT
(11)

267 
	#DEFIO_TAG__PC11
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__C
, 11)

269 

	)

270 #i
DEFIO_PORT_C_USED_MASK
 & 
BIT
(12)

271 
	#DEFIO_TAG__PC12
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__C
, 12)

273 

	)

274 #i
DEFIO_PORT_C_USED_MASK
 & 
BIT
(13)

275 
	#DEFIO_TAG__PC13
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__C
, 13)

	)

278 #i
DEFIO_PORT_C_USED_MASK
 & 
BIT
(14)

279 
	#DEFIO_TAG__PC14
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__C
, 14)

281 

	)

282 #i
DEFIO_PORT_C_USED_MASK
 & 
BIT
(15)

283 
	#DEFIO_TAG__PC15
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__C
, 15)

	)

286 #i
DEFIO_PORT_D_USED_MASK
 & 
BIT
(0)

287 
	#DEFIO_TAG__PD0
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__D
, 0)

	)

290 #i
DEFIO_PORT_D_USED_MASK
 & 
BIT
(1)

291 
	#DEFIO_TAG__PD1
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__D
, 1)

	)

294 #i
DEFIO_PORT_D_USED_MASK
 & 
BIT
(2)

295 
	#DEFIO_TAG__PD2
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__D
, 2)

	)

298 #i
DEFIO_PORT_D_USED_MASK
 & 
BIT
(3)

299 
	#DEFIO_TAG__PD3
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__D
, 3)

	)

302 #i
DEFIO_PORT_D_USED_MASK
 & 
BIT
(4)

303 
	#DEFIO_TAG__PD4
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__D
, 4)

	)

306 #i
DEFIO_PORT_D_USED_MASK
 & 
BIT
(6)

307 
	#DEFIO_TAG__PD6
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__D
, 6)

	)

310 #i
DEFIO_PORT_D_USED_MASK
 & 
BIT
(7)

311 
	#DEFIO_TAG__PD7
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__D
, 7)

	)

314 #i
DEFIO_PORT_E_USED_MASK
 & 
BIT
(1)

315 
	#DEFIO_TAG__PE1
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__E
, 1)

	)

318 #i
DEFIO_PORT_E_USED_MASK
 & 
BIT
(2)

319 
	#DEFIO_TAG__PE2
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__E
, 2)

321 

	)

322 #i
DEFIO_PORT_E_USED_MASK
 & 
BIT
(3)

323 
	#DEFIO_TAG__PE3
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__E
, 3)

	)

326 #i
DEFIO_PORT_E_USED_MASK
 & 
BIT
(4)

327 
	#DEFIO_TAG__PE4
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__E
, 4)

329 

	)

330 #i
DEFIO_PORT_E_USED_MASK
 & 
BIT
(5)

331 
	#DEFIO_TAG__PE5
 
	`DEFIO_TAG_MAKE
(
DEFIO_GPIOID__E
, 5)

333 

	)

	@src/quad/drivers/iodef.h

1 #ide
__IODEF_H


2 
	#__IODEF_H


	)

4 
	~"uts.h
"

5 
	~"IOTys.h
"

6 
	~"rg.h
"

7 
	~"io_def_ged.h
"

11 
	#DEFIO_TAG__NONE
 0

	)

14 
	#DEFIO_TAG
(
pID

	`CONCAT
(
DEFIO_TAG__
,ID)

	)

17 
	#DEFIO_REC
(
pID

	`CONCAT
(
DEFIO_REC__
,ID)

	)

18 
	#DEFIO_REC__NONE
 
NULL


	)

20 
	#DEFIO_IO
(
pID
(
IO_t
)
	`DEFIO_REC
՚ID)

	)

24 
	#DEFIO_TAG_MAKE
(
gpioID
, 
p
((
ioTag_t
)((((gpioID+ 1<< 4| (p)))

	)

25 
	#DEFIO_TAG_GPIOID
(
g
((ag>> 4- 1)

	)

26 
	#DEFIO_TAG_PIN
(
g
(ag& 0x0F)

	)

	@src/quad/drivers/led.c

2 
	~<dio.h
>

4 
	~"d.h
"

5 
	~"uts.h
"

7 
IO_t
 
	gds
[
LED_NUMBER
];

8 
ut8_t
 
	gdPެy
 = 0;

10 
	$LedIn
(
LedStusCfig_t
 *
dStusCfig
)

12 
LED3_OFF
;

13 
LED4_OFF
;

14 
LED5_OFF
;

15 
LED6_OFF
;

17 
dPެy
 = 
dStusCfig
->
pެy
;

18 
i
 = 0; i < 
LED_NUMBER
; i++) {

19 i(
dStusCfig
->
dTags
[
i
]) {

20 
ds
[
i
] = 
	`IOGByTag
(
dStusCfig
->
dTags
[i]);

21 
	`IOIn
(
ds
[
i
], 
OWNER_LED
, 
	`RESOURCE_INDEX
(i));

22 
	`IOCfigGPIO
(
ds
[
i
], 
IOCFG_OUT_PP
);

24 
ds
[
i
] = 
IO_NONE
;

28 
LED3_OFF
;

29 
LED4_OFF
;

30 
LED5_OFF
;

31 
LED6_OFF
;

32 
	}
}

34 
	$LedTogg
(
dNum
)

36 
	`IOTogg
(
ds
[
dNum
]);

37 
	}
}

39 
	$LedS
(
dNum
, 
bo
 
dS
)

41 cڡ 
bo
 
vd
 = (1 << (
dNum
& 
dPެy
);

42 
	`IOWre
(
ds
[
dNum
], 
dS
 ? 
vd
 : !inverted);

43 
	}
}

45 
	$skLed3
(
timeUs_t
 
cutTimeUs
)

47 
	`UNUSED
(
cutTimeUs
);

49 
	`LedTogg
(
LED3_NUM
);

50 
	}
}

52 
	$skLed4
(
timeUs_t
 
cutTimeUs
)

54 
	`UNUSED
(
cutTimeUs
);

56 
	`LedTogg
(
LED4_NUM
);

57 
	}
}

59 
	$skLed5
(
timeUs_t
 
cutTimeUs
)

61 
	`UNUSED
(
cutTimeUs
);

63 
	`LedTogg
(
LED5_NUM
);

64 
	}
}

66 
	$skLed6
(
timeUs_t
 
cutTimeUs
)

68 
	`UNUSED
(
cutTimeUs
);

70 
	`LedTogg
(
LED6_NUM
);

71 
	}
}

	@src/quad/drivers/led.h

1 #ide
__LED_H


2 
	#__LED_H


	)

4 
	~<dbo.h
>

5 
	~"io.h
"

6 
	~"time.h
"

8 
	#LED_NUMBER
 4

	)

10 
	#LED3_NUM
 0

	)

11 
	#LED4_NUM
 1

	)

12 
	#LED5_NUM
 2

	)

13 
	#LED6_NUM
 3

	)

16 
ioTag_t
 
	mdTags
[
LED_NUMBER
];

17 
ut8_t
 
	mpެy
;

18 }
	tLedStusCfig_t
;

20 #ifde
LED3


21 
	#LED3_ON
 
	`LedS
(
LED3_NUM
, 
ue
)

	)

22 
	#LED3_OFF
 
	`LedS
(
LED3_NUM
, 
l
)

	)

23 
	#LED3_TOGGLE
 
	`LedTogg
(
LED3_NUM
)

	)

25 
	#LED3_ON
 d{} 0)

	)

26 
	#LED3_OFF
 d{} 0)

	)

27 
	#LED3_TOGGLE
 d{} 0)

	)

30 #ifde
LED4


31 
	#LED4_ON
 
	`LedS
(
LED4_NUM
, 
ue
)

	)

32 
	#LED4_OFF
 
	`LedS
(
LED4_NUM
, 
l
)

	)

33 
	#LED4_TOGGLE
 
	`LedTogg
(
LED4_NUM
)

	)

35 
	#LED4_ON
 d{} 0)

	)

36 
	#LED4_OFF
 d{} 0)

	)

37 
	#LED4_TOGGLE
 d{} 0)

	)

40 #ifde
LED5


41 
	#LED5_ON
 
	`LedS
(
LED5_NUM
, 
ue
)

	)

42 
	#LED5_OFF
 
	`LedS
(
LED5_NUM
, 
l
)

	)

43 
	#LED5_TOGGLE
 
	`LedTogg
(
LED5_NUM
)

	)

45 
	#LED5_ON
 d{} 0)

	)

46 
	#LED5_OFF
 d{} 0)

	)

47 
	#LED5_TOGGLE
 d{} 0)

	)

50 #ifde
LED6


51 
	#LED6_ON
 
	`LedS
(
LED6_NUM
, 
ue
)

	)

52 
	#LED6_OFF
 
	`LedS
(
LED6_NUM
, 
l
)

	)

53 
	#LED6_TOGGLE
 
	`LedTogg
(
LED6_NUM
)

	)

55 
	#LED6_ON
 d{} 0)

	)

56 
	#LED6_OFF
 d{} 0)

	)

57 
	#LED6_TOGGLE
 d{} 0)

	)

60 
LedIn
(
LedStusCfig_t
 *
dStusCfig
);

61 
LedTogg
(
dNum
);

62 
LedS
(
dNum
, 
bo
 
dS
);

64 
skLed3
(
timeUs_t
 
cutTimeUs
);

65 
skLed4
(
timeUs_t
 
cutTimeUs
);

66 
skLed5
(
timeUs_t
 
cutTimeUs
);

67 
skLed6
(
timeUs_t
 
cutTimeUs
);

	@src/quad/drivers/ledTimer.h

1 #ide
__LEDTIMER_H


2 
	#__LEDTIMER_H


	)

4 
	~"io.h
"

6 
	#LED_NUMBER
 4

	)

14 
ioTag_t
 
	mioTags
[
LED_NUMBER
];

15 }
	tLedTimCfig_t
;

	@src/quad/drivers/mpu6050.c

2 
	~"mpu6050.h
"

3 
	~"bbd_i2c_so.h
"

4 
	~"syem.h
"

5 
	~"m32f4xx_u.h
"

6 
	~"rxSl3Te.h
"

7 
	~<dio.h
>

18 
ut8_t
 
	$MPU_Wre_By
(
ut8_t
 
g
, ut8_
da
)

20 
	`IIC_S
();

21 
	`IIC_Sd_By
((
MPU_ADDR_AD0
 << 1) | 0);

23 i(
	`IIC_Wa_Ack
()) {

24 
	`IIC_St
();

28 
	`IIC_Sd_By
(
g
);

29 
	`IIC_Wa_Ack
();

30 
	`IIC_Sd_By
(
da
);

32 i(
	`IIC_Wa_Ack
()) {

33 
	`IIC_St
();

37 
	`IIC_St
();

39 
	}
}

46 
ut8_t
 
	$MPU_Rd_By
(
ut8_t
 
g
)

48 
ut8_t
 
s
;

50 
	`IIC_S
();

52 
	`IIC_Sd_By
((
MPU_ADDR_AD0
 << 1) | 0);

54 
	`IIC_Wa_Ack
();

56 
	`IIC_Sd_By
(
g
);

58 
	`IIC_Wa_Ack
();

60 
	`IIC_S
();

62 
	`IIC_Sd_By
((
MPU_ADDR_AD0
 << 1) | 1);

64 
	`IIC_Wa_Ack
();

66 
s
 = 
	`IIC_Rd_By
(0);

68 
	`IIC_St
();

70  
s
;

71 
	}
}

80 
ut8_t
 
	$MPU_S_Gyro_F
(
ut8_t
 
f
)

82  
	`MPU_Wre_By
(
MPU_GYRO_CFG_REG
, 
f
 << 3);

83 
	}
}

92 
ut8_t
 
	$MPU_S_Acl_F
(
ut8_t
 
f
)

94  
	`MPU_Wre_By
(
MPU_ACCEL_CFG_REG
, 
f
 << 3);

95 
	}
}

104 
ut8_t
 
	$MPU_S_LPF
(
ut16_t
 
f
)

106 
ut8_t
 
da
 = 0;

108 i(
f
 >= 188) {

109 
da
 = 1;

110 }i(
f
 >= 98) {

111 
da
 = 2;

112 }i(
f
 >= 42) {

113 
da
 = 3;

114 }i(
f
 >= 20) {

115 
da
 = 4;

116 }i(
f
 >= 10) {

117 
da
 = 5;

119 
da
 = 6;

122  
	`MPU_Wre_By
(
MPU_CFG_REG
, 
da
);

123 
	}
}

132 
ut8_t
 
	$MPU_S_Re
(
ut16_t
 

)

134 
ut8_t
 
da
;

136 i(

 > 1000) {

137 

 = 1000;

140 i(

 < 4) {

141 

 = 4;

144 
da
 = 1000 / 

 - 1;

146 
da
 = 
	`MPU_Wre_By
(
MPU_SAMPLE_RATE_REG
, data);

148  
	`MPU_S_LPF
(

 / 2);

149 
	}
}

151 
ut8_t
 
	$MPU_S_Fifo
(
ut8_t
 
ns
)

154 
	}
}

163 
ut8_t
 
	$MPU_Wre_L
(
ut8_t
 
addr
, ut8_
g
, ut8_
n
, ut8_*
buf
)

165 
ut8_t
 
i
;

167 
	`IIC_S
();

168 
	`IIC_Sd_By
((
addr
 << 1) | 0);

170 i(
	`IIC_Wa_Ack
()) {

171 
	`IIC_St
();

175 
	`IIC_Sd_By
(
g
);

176 
	`IIC_Wa_Ack
();

178 
i
 = 0; i < 
n
; i++) {

179 
	`IIC_Sd_By
(
buf
[
i
]);

181 i(
	`IIC_Wa_Ack
()) {

182 
	`IIC_St
();

187 
	`IIC_St
();

189 
	}
}

198 
ut8_t
 
	$MPU_Rd_L
(
ut8_t
 
addr
, ut8_
g
, ut8_
n
, ut8_*
buf
)

200 
	`IIC_S
();

201 
	`IIC_Sd_By
((
addr
 << 1) | 0);

202 i(
	`IIC_Wa_Ack
()) {

203 
	`IIC_St
();

207 
	`IIC_Sd_By
(
g
);

208 
	`IIC_Wa_Ack
();

210 
	`IIC_S
();

211 
	`IIC_Sd_By
((
addr
 << 1) | 1);

212 
	`IIC_Wa_Ack
();

214 
n
) {

215 i(
n
 == 1) {

216 *
buf
 = 
	`IIC_Rd_By
(0);

218 *
buf
 = 
	`IIC_Rd_By
(1);

221 
n
--;

222 
buf
++;

225 
	`IIC_St
();

227 
	}
}

230 
ut8_t
 
	$MPU_In
()

232 
ut8_t
 
sID
;

236 
	`MPU_Wre_By
(
MPU_PWR_MGMT1_REG
, 0x80);

239 
	`day
(30);

242 
	`MPU_Wre_By
(
MPU_PWR_MGMT1_REG
, 0x00);

245 
	`MPU_S_Gyro_F
(3);

248 
	`MPU_S_Acl_F
(0);

251 
	`MPU_S_Re
(50);

254 
	`MPU_Wre_By
(
MPU_INT_EN_REG
, 0x00);

257 
	`MPU_Wre_By
(
MPU_USER_CTRL_REG
, 0x00);

260 
	`MPU_Wre_By
(
MPU_FIFO_EN_REG
, 0x00);

263 
	`MPU_Wre_By
(
MPU_INTBP_CFG_REG
, 0x80);

266 
sID
 = 
	`MPU_Rd_By
(
MPU_DEVICE_ID_REG
);

269 
	`tf
("MPU_ADDR_sID: 0x%x, %s, %d\r\n", 
sID
, 
__FUNCTION__
, 
__LINE__
);

271 i(
sID
 =
MPU_ADDR_AD0
) {

272 
	`tf
("MPU6050 ilid sucssfuy!, %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

273 
	`MPU_Wre_By
(
MPU_PWR_MGMT1_REG
, 0x01);

274 
	`MPU_Wre_By
(
MPU_PWR_MGMT2_REG
, 0x00);

275 
	`MPU_S_Re
(50);

277 
	`tf
("Faedؚli MPU6050!, %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

282 
	}
}

286 
	$MPU_G_Temtu
()

289 
ut8_t
 
buf
[2];

290 
w
;

291 
mp
;

293 
	`MPU_Rd_L
(
MPU_ADDR_AD0
, 
MPU_TEMP_OUTH_REG
, 2, 
buf
);

295 
w
 = ((
ut16_t
)
buf
[0] << 8) | buf[1];

296 
mp
 = (()
w
)/340 + 36.53;

298  
mp
;

300 
	}
}

306 
ut8_t
 
	$MPU_G_Gyrosce
(*
gx
, *
gy
, *
gz
)

308 
ut8_t
 
buf
[6], 
s
;

310 
s
 = 
	`MPU_Rd_L
(
MPU_ADDR_AD0
, 
MPU_GYRO_XOUTH_REG
, 6, 
buf
);

311 i(
s
 == 0) {

312 *
gx
 = ((
ut16_t
)
buf
[0] << 8) | buf[1];

313 *
gy
 = ((
ut16_t
)
buf
[2] << 8) | buf[3];

314 *
gz
 = ((
ut16_t
)
buf
[4] << 8) | buf[5];

317  
s
;

318 
	}
}

324 
ut8_t
 
	$MPU_G_Acrom
(*
ax
, *
ay
, *
az
)

326 
ut8_t
 
buf
[6], 
s
;

328 
s
 = 
	`MPU_Rd_L
(
MPU_ADDR_AD0
, 
MPU_ACCEL_XOUTH_REG
, 6, 
buf
);

329 i(
s
 == 0) {

330 *
ax
 = ((
ut16_t
)
buf
[0] << 8) | buf[1];

331 *
ay
 = ((
ut16_t
)
buf
[2] << 8) | buf[3];

332 *
az
 = ((
ut16_t
)
buf
[4] << 8) | buf[5];

335  
s
;

336 
	}
}

341 
	$u3_nd_ch
(
ut8_t
 
c
)

346 
	`rxSl3TeWre
(
c
);

347 
	}
}

353 
	$u3_o_pt
(
ut8_t
 
fun
, ut8_*
da
, ut8_
n
)

355 
ut8_t
 
nd_buf
[32];

356 
ut8_t
 
i
;

358 i(
n
 > 28)

361 
nd_buf
[
n
+3] = 0;

362 
nd_buf
[0] = 0x88;

363 
nd_buf
[1] = 
fun
;

364 
nd_buf
[2] = 
n
;

365 
i
 = 0; i < 
n
; i++) {

366 
nd_buf
[3+
i
] = 
da
[i];

369 
i
 = 0; i < 
n
+3; i++) {

370 
nd_buf
[
n
+3] +nd_buf[
i
];

373 
i
 = 0; i < 
n
+4; i++) {

374 
	`u3_nd_ch
(
nd_buf
[
i
]);

376 
	}
}

381 
	$mpu6050_nd_da
(
accx
, 
accy
, 
accz
, 
gyrox
, 
gyroy
, 
gyroz
)

383 
ut8_t
 
tbuf
[12];

384 
ut8_t
 
i
;

386 
i
 = 0; i < 13; i++) {

387 
tbuf
[
i
] = 0;

390 
tbuf
[0] = (
accx
 >> 8) & 0xff;

391 
tbuf
[1] = 
accx
 & 0xff;

392 
tbuf
[2] = (
accy
 >> 8) & 0xff;

393 
tbuf
[3] = 
accy
 & 0xff;

394 
tbuf
[4] = (
accz
 >> 8) & 0xff;

395 
tbuf
[5] = 
accz
 & 0xff;

396 
tbuf
[6] = (
gyrox
 >> 8) & 0xff;

397 
tbuf
[7] = 
gyrox
 & 0xff;

398 
tbuf
[8] = (
gyroy
 >> 8) & 0xff;

399 
tbuf
[9] = 
gyroy
 & 0xff;

400 
tbuf
[10] = (
gyroz
 >> 8) & 0xff;

401 
tbuf
[11] = 
gyroz
 & 0xff;

402 
	`u3_o_pt
(0xA1, 
tbuf
, 12);

403 
	}
}

411 
	$u3_pt_imu
(
accx
, 
accy
, 
accz
, 
gyrox
, 
gyroy
, 
gyroz
, 
rl
, 
pch
, 
yaw
)

413 
ut8_t
 
tbuf
[28];

414 
ut8_t
 
i
;

416 
i
 = 0; i < 28; i++) {

417 
tbuf
[
i
] = 0;

420 
tbuf
[0] = (
accx
 >> 8) & 0xff;

421 
tbuf
[1] = 
accx
 & 0xff;

422 
tbuf
[2] = (
accy
 >> 8) & 0xff;

423 
tbuf
[3] = 
accy
 & 0xff;

424 
tbuf
[4] = (
accz
 >> 8) & 0xff;

425 
tbuf
[5] = 
accz
 & 0xff;

426 
tbuf
[6] = (
gyrox
 >> 8) & 0xff;

427 
tbuf
[7] = 
gyrox
 & 0xff;

428 
tbuf
[8] = (
gyroy
 >> 8) & 0xff;

429 
tbuf
[9] = 
gyroy
 & 0xff;

430 
tbuf
[10] = (
gyroz
 >> 8) & 0xff;

431 
tbuf
[11] = 
gyroz
 & 0xff;

432 
tbuf
[18] = (
rl
 >> 8) & 0xff;

433 
tbuf
[19] = 
rl
 & 0xff;

434 
tbuf
[20] = (
pch
 >> 8) & 0xff;

435 
tbuf
[21] = 
pch
 & 0xff;

436 
tbuf
[22] = (
yaw
 >> 8) & 0xff;

437 
tbuf
[23] = 
yaw
 & 0xff;

438 
	`u3_o_pt
(0xAF, 
tbuf
, 28);

439 
	}
}

	@src/quad/drivers/mpu6050.h

1 #ide
__MPU6050_H


2 
	#__MPU6050_H


	)

4 
	~<dt.h
>

9 
	#MPU_SELF_TESTX_REG
 0X0D

10 
	#MPU_SELF_TESTY_REG
 0X0E

11 
	#MPU_SELF_TESTZ_REG
 0X0F

12 
	#MPU_SELF_TESTA_REG
 0X10

13 
	#MPU_SAMPLE_RATE_REG
 0X19

14 
	#MPU_CFG_REG
 0X1A

15 
	#MPU_GYRO_CFG_REG
 0X1B

16 
	#MPU_ACCEL_CFG_REG
 0X1C

17 
	#MPU_MOTION_DET_REG
 0X1F

18 
	#MPU_FIFO_EN_REG
 0X23

19 
	#MPU_I2CMST_CTRL_REG
 0X24

20 
	#MPU_I2CSLV0_ADDR_REG
 0X25

21 
	#MPU_I2CSLV0_REG
 0X26

22 
	#MPU_I2CSLV0_CTRL_REG
 0X27

23 
	#MPU_I2CSLV1_ADDR_REG
 0X28

24 
	#MPU_I2CSLV1_REG
 0X29

25 
	#MPU_I2CSLV1_CTRL_REG
 0X2A

26 
	#MPU_I2CSLV2_ADDR_REG
 0X2B

27 
	#MPU_I2CSLV2_REG
 0X2C

28 
	#MPU_I2CSLV2_CTRL_REG
 0X2D

29 
	#MPU_I2CSLV3_ADDR_REG
 0X2E

30 
	#MPU_I2CSLV3_REG
 0X2F

31 
	#MPU_I2CSLV3_CTRL_REG
 0X30

32 
	#MPU_I2CSLV4_ADDR_REG
 0X31

33 
	#MPU_I2CSLV4_REG
 0X32

34 
	#MPU_I2CSLV4_DO_REG
 0X33

35 
	#MPU_I2CSLV4_CTRL_REG
 0X34

36 
	#MPU_I2CSLV4_DI_REG
 0X35

37 

	)

38 
	#MPU_I2CMST_STA_REG
 0X36

39 
	#MPU_INTBP_CFG_REG
 0X37

40 
	#MPU_INT_EN_REG
 0X38

41 
	#MPU_INT_STA_REG
 0X3A

42 

	)

43 
	#MPU_ACCEL_XOUTH_REG
 0X3B

44 
	#MPU_ACCEL_XOUTL_REG
 0X3C

45 
	#MPU_ACCEL_YOUTH_REG
 0X3D

46 
	#MPU_ACCEL_YOUTL_REG
 0X3E

47 
	#MPU_ACCEL_ZOUTH_REG
 0X3F

48 
	#MPU_ACCEL_ZOUTL_REG
 0X40

49 

	)

50 
	#MPU_TEMP_OUTH_REG
 0X41

51 
	#MPU_TEMP_OUTL_REG
 0X42

52 

	)

53 
	#MPU_GYRO_XOUTH_REG
 0X43

54 
	#MPU_GYRO_XOUTL_REG
 0X44

55 
	#MPU_GYRO_YOUTH_REG
 0X45

56 
	#MPU_GYRO_YOUTL_REG
 0X46

57 
	#MPU_GYRO_ZOUTH_REG
 0X47

58 
	#MPU_GYRO_ZOUTL_REG
 0X48

59 

	)

60 
	#MPU_I2CSLV0_DO_REG
 0X63

61 
	#MPU_I2CSLV1_DO_REG
 0X64

62 
	#MPU_I2CSLV2_DO_REG
 0X65

63 
	#MPU_I2CSLV3_DO_REG
 0X66

64 

	)

65 
	#MPU_I2CMST_DELAY_REG
 0X67

66 
	#MPU_SIGPATH_RST_REG
 0X68

67 
	#MPU_MDETECT_CTRL_REG
 0X69

68 
	#MPU_USER_CTRL_REG
 0X6A

69 
	#MPU_PWR_MGMT1_REG
 0X6B

70 
	#MPU_PWR_MGMT2_REG
 0X6C

71 
	#MPU_FIFO_CNTH_REG
 0X72

72 
	#MPU_FIFO_CNTL_REG
 0X73

73 
	#MPU_FIFO_RW_REG
 0X74

74 
	#MPU_DEVICE_ID_REG
 0X75

75 

	)

78 
	#MPU_ADDR_AD0
 0X68

	)

79 
	#MPU_ADDR_AD1
 0X69

	)

86 
ut8_t
 
MPU_In
();

87 
ut8_t
 
MPU_Wre_L
(ut8_
addr
, ut8_
g
, ut8_
n
, ut8_*
buf
);

88 
ut8_t
 
MPU_Rd_L
(ut8_
addr
, ut8_
g
, ut8_
n
, ut8_*
buf
);

89 
ut8_t
 
MPU_Wre_By
(ut8_
g
, ut8_
da
);

90 
ut8_t
 
MPU_Rd_By
(ut8_
g
);

92 
ut8_t
 
MPU_S_Gyro_F
(ut8_
f
);

93 
ut8_t
 
MPU_S_Acl_F
(ut8_
f
);

94 
ut8_t
 
MPU_S_LPF
(
ut16_t
 
f
);

95 
ut8_t
 
MPU_S_Re
(
ut16_t
 

);

96 
ut8_t
 
MPU_S_Fifo
(ut8_
ns
);

98 
MPU_G_Temtu
();

99 
ut8_t
 
MPU_G_Gyrosce
(*
gx
, *
gy
, *
gz
);

100 
ut8_t
 
MPU_G_Acrom
(*
ax
, *
ay
, *
az
);

103 
mpu6050_nd_da
(
accx
, 
accy
, 
accz
, 
gyrox
, 
gyroy
, 
gyroz
);

104 
u3_pt_imu
(
accx
, 
accy
, 
accz
, 
gyrox
, 
gyroy
, 
gyroz
, 
rl
, 
pch
, 
yaw
);

	@src/quad/drivers/mpu6050_soft_i2c.c

2 
	~<dio.h
>

4 
	~"bus_i2c.h
"

5 
	~"mpu6050_so_i2c.h
"

7 
	~"rg.h
"

8 
	~"syem.h
"

9 
	~"m32f4xx_u.h
"

10 
	~"rxSl3Te.h
"

12 #ifde
USE_I2C


17 
ut8_t
 
	$MPU6050_S_Gyro_FSR
(
ut8_t
 
f
)

19 
ut8_t
 
da
 = 
f
 << 3;

20  
	`i2cWreBufr
(
MPU_ADDR_AD0
, 
MPU_GYRO_CFG_REG
, 1, &
da
);

23 
	}
}

29 
ut8_t
 
	$MPU6050_S_Acl_FSR
(
ut8_t
 
f
)

31 
ut8_t
 
da
 = 
f
 << 3;

32  
	`i2cWreBufr
(
MPU_ADDR_AD0
, 
MPU_ACCEL_CFG_REG
, 1, &
da
);

35 
	}
}

37 
ut8_t
 
	$MPU6050_S_LPF
(
ut16_t
 
f
)

39 
ut8_t
 
da
 = 0;

41 i(
f
 >= 188) {

42 
da
 = 1;

43 }i(
f
 >= 98) {

44 
da
 = 2;

45 }i(
f
 >= 42) {

46 
da
 = 3;

47 }i(
f
 >= 20) {

48 
da
 = 4;

49 }i(
f
 >= 10) {

50 
da
 = 5;

52 
da
 = 6;

55  
	`i2cWreBufr
(
MPU_ADDR_AD0
, 
MPU_CFG_REG
, 1, &
da
);

58 
	}
}

60 
ut8_t
 
	$MPU6050_S_Re
(
ut16_t
 

)

62 
ut8_t
 
da
;

64 i(

 > 1000) {

65 

 = 1000;

68 i(

 < 4) {

69 

 = 4;

72 
da
 = 1000 / 

 - 1;

74 
	`i2cWreBufr
(
MPU_ADDR_AD0
, 
MPU_SAMPLE_RATE_REG
, 1, &
da
);

78  
	`MPU6050_S_LPF
(

 / 2);

79 
	}
}

81 
	$MPU6050_So_I2C_In
()

83 
ut8_t
 
s
;

84 
ut8_t
 
da
;

86 
da
 = 0x80;

87 
	`i2cWreBufr
(
MPU_ADDR_AD0
, 
MPU_PWR_MGMT1_REG
, 1, &
da
);

91 
	`day
(100);

93 
da
 = 0x00;

94 
	`i2cWreBufr
(
MPU_ADDR_AD0
, 
MPU_PWR_MGMT1_REG
, 1, &
da
);

98 
	`MPU6050_S_Gyro_FSR
(3);

100 
	`MPU6050_S_Acl_FSR
(0);

102 
	`MPU6050_S_Re
(50);

104 
da
 = 0x00;

105 
	`i2cWreBufr
(
MPU_ADDR_AD0
, 
MPU_INT_EN_REG
, 1, &
da
);

109 
da
 = 0x00;

110 
	`i2cWreBufr
(
MPU_ADDR_AD0
, 
MPU_USER_CTRL_REG
, 1, &
da
);

114 
da
 = 0x00;

115 
	`i2cWreBufr
(
MPU_ADDR_AD0
, 
MPU_FIFO_EN_REG
, 1, &
da
);

119 
da
 = 0x80;

120 
	`i2cWreBufr
(
MPU_ADDR_AD0
, 
MPU_INTBP_CFG_REG
, 1, &
da
);

124 
	`i2cRd
(
MPU_ADDR_AD0
, 
MPU_DEVICE_ID_REG
, 1, &
s
);

127 
	`tf
("MPU_ADDR_s: 0x%x, %s, %d\r\n", 
s
, 
__FUNCTION__
, 
__LINE__
);

129 i(
s
 =
MPU_ADDR_AD0
) {

130 
	`tf
("MPU6050 ilid sucssfuy!, %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

132 
	`tf
("Faedؚli MPU6050!, %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

137 
	}
}

139 
ut8_t
 
	$MPU6050_G_Gyrosce_Da
(*
gx
, *
gy
, *
gz
)

141 
ut8_t
 
buf
[6], 
s
;

143 
s
 = 
	`i2cRd
(
MPU_ADDR_AD0
, 
MPU_GYRO_XOUTH_REG
, 6, 
buf
);

146 i(
s
 == 1) {

147 *
gx
 = ((
ut16_t
)
buf
[0] << 8) | buf[1];

149 *
gy
 = ((
ut16_t
)
buf
[2] << 8) | buf[3];

151 *
gz
 = ((
ut16_t
)
buf
[4] << 8) | buf[5];

155  
s
;

156 
	}
}

158 
ut8_t
 
	$MPU6050_G_Acrom_Da
(*
ax
, *
ay
, *
az
)

160 
ut8_t
 
buf
[6], 
s
;

162 
s
 = 
	`i2cRd
(
MPU_ADDR_AD0
, 
MPU_ACCEL_XOUTH_REG
, 6, 
buf
);

164 i(
s
 == 1) {

165 *
ax
 = ((
ut16_t
)
buf
[0] << 8) | buf[1];

166 *
ay
 = ((
ut16_t
)
buf
[2] << 8) | buf[3];

167 *
az
 = ((
ut16_t
)
buf
[4] << 8) | buf[5];

170  
s
;

171 
	}
}

173 
	$MPU6050_G_Temtu_Da
()

175 
ut8_t
 
buf
[2];

176 
w
;

177 
mp
;

179 
	`i2cRd
(
MPU_ADDR_AD0
, 
MPU_TEMP_OUTH_REG
, 2, 
buf
);

182 
w
 = ((
ut16_t
)
buf
[0] << 8) | buf[1];

183 
mp
 = (()
w
)/340 + 36.53;

185  
mp
;

186 
	}
}

190 
	$u3_nd_ch
(
ut8_t
 
c
)

195 
	`rxSl3TeWre
(
c
);

196 
	}
}

202 
	$u3_o_pt
(
ut8_t
 
fun
, ut8_*
da
, ut8_
n
)

204 
ut8_t
 
nd_buf
[32];

205 
ut8_t
 
i
;

207 i(
n
 > 28)

210 
nd_buf
[
n
+3] = 0;

211 
nd_buf
[0] = 0x88;

212 
nd_buf
[1] = 
fun
;

213 
nd_buf
[2] = 
n
;

214 
i
 = 0; i < 
n
; i++) {

215 
nd_buf
[3+
i
] = 
da
[i];

218 
i
 = 0; i < 
n
+3; i++) {

219 
nd_buf
[
n
+3] +nd_buf[
i
];

222 
i
 = 0; i < 
n
+4; i++) {

223 
	`u3_nd_ch
(
nd_buf
[
i
]);

225 
	}
}

230 
	$mpu6050_nd_da
(
accx
, 
accy
, 
accz
, 
gyrox
, 
gyroy
, 
gyroz
)

232 
ut8_t
 
tbuf
[12];

233 
ut8_t
 
i
;

235 
i
 = 0; i < 13; i++) {

236 
tbuf
[
i
] = 0;

239 
tbuf
[0] = (
accx
 >> 8) & 0xff;

240 
tbuf
[1] = 
accx
 & 0xff;

241 
tbuf
[2] = (
accy
 >> 8) & 0xff;

242 
tbuf
[3] = 
accy
 & 0xff;

243 
tbuf
[4] = (
accz
 >> 8) & 0xff;

244 
tbuf
[5] = 
accz
 & 0xff;

245 
tbuf
[6] = (
gyrox
 >> 8) & 0xff;

246 
tbuf
[7] = 
gyrox
 & 0xff;

247 
tbuf
[8] = (
gyroy
 >> 8) & 0xff;

248 
tbuf
[9] = 
gyroy
 & 0xff;

249 
tbuf
[10] = (
gyroz
 >> 8) & 0xff;

250 
tbuf
[11] = 
gyroz
 & 0xff;

251 
	`u3_o_pt
(0xA1, 
tbuf
, 12);

252 
	}
}

260 
	$u3_pt_imu
(
accx
, 
accy
, 
accz
, 
gyrox
, 
gyroy
, 
gyroz
, 
rl
, 
pch
, 
yaw
)

262 
ut8_t
 
tbuf
[28];

263 
ut8_t
 
i
;

265 
i
 = 0; i < 28; i++) {

266 
tbuf
[
i
] = 0;

269 
tbuf
[0] = (
accx
 >> 8) & 0xff;

270 
tbuf
[1] = 
accx
 & 0xff;

271 
tbuf
[2] = (
accy
 >> 8) & 0xff;

272 
tbuf
[3] = 
accy
 & 0xff;

273 
tbuf
[4] = (
accz
 >> 8) & 0xff;

274 
tbuf
[5] = 
accz
 & 0xff;

275 
tbuf
[6] = (
gyrox
 >> 8) & 0xff;

276 
tbuf
[7] = 
gyrox
 & 0xff;

277 
tbuf
[8] = (
gyroy
 >> 8) & 0xff;

278 
tbuf
[9] = 
gyroy
 & 0xff;

279 
tbuf
[10] = (
gyroz
 >> 8) & 0xff;

280 
tbuf
[11] = 
gyroz
 & 0xff;

281 
tbuf
[18] = (
rl
 >> 8) & 0xff;

282 
tbuf
[19] = 
rl
 & 0xff;

283 
tbuf
[20] = (
pch
 >> 8) & 0xff;

284 
tbuf
[21] = 
pch
 & 0xff;

285 
tbuf
[22] = (
yaw
 >> 8) & 0xff;

286 
tbuf
[23] = 
yaw
 & 0xff;

287 
	`u3_o_pt
(0xAF, 
tbuf
, 28);

288 
	}
}

	@src/quad/drivers/mpu6050_soft_i2c.h

1 #ide
__MPU6050_SOFT_I2C_H


2 
	#__MPU6050_SOFT_I2C_H


	)

4 
	~<dt.h
>

8 
	#MPU_SELF_TESTX_REG
 0x0D

9 
	#MPU_SELF_TESTY_REG
 0x0E

10 
	#MPU_SELF_TESTZ_REG
 0x0F

11 
	#MPU_SELF_TESTA_REG
 0x10

12 
	#MPU_SAMPLE_RATE_REG
 0x19

13 
	#MPU_CFG_REG
 0x1A

14 
	#MPU_GYRO_CFG_REG
 0x1B

15 
	#MPU_ACCEL_CFG_REG
 0x1C

16 
	#MPU_MOTION_DET_REG
 0x1F

17 
	#MPU_FIFO_EN_REG
 0x23

18 
	#MPU_I2CMST_CTRL_REG
 0x24

19 
	#MPU_I2CSLV0_ADDR_REG
 0x25

20 
	#MPU_I2CSLV0_REG
 0x26

21 
	#MPU_I2CSLV0_CTRL_REG
 0x27

22 
	#MPU_I2CSLV1_ADDR_REG
 0x28

23 
	#MPU_I2CSLV1_REG
 0x29

24 
	#MPU_I2CSLV1_CTRL_REG
 0x2A

25 
	#MPU_I2CSLV2_ADDR_REG
 0x2B

26 
	#MPU_I2CSLV2_REG
 0x2C

27 
	#MPU_I2CSLV2_CTRL_REG
 0x2D

28 
	#MPU_I2CSLV3_ADDR_REG
 0x2E

29 
	#MPU_I2CSLV3_REG
 0x2F

30 
	#MPU_I2CSLV3_CTRL_REG
 0x30

31 
	#MPU_I2CSLV4_ADDR_REG
 0x31

32 
	#MPU_I2CSLV4_REG
 0x32

33 
	#MPU_I2CSLV4_DO_REG
 0x33

34 
	#MPU_I2CSLV4_CTRL_REG
 0x34

35 
	#MPU_I2CSLV4_DI_REG
 0x35

36 

	)

37 
	#MPU_I2CMST_STA_REG
 0x36

38 
	#MPU_INTBP_CFG_REG
 0x37

39 
	#MPU_INT_EN_REG
 0x38

40 
	#MPU_INT_STA_REG
 0x3A

41 

	)

42 
	#MPU_ACCEL_XOUTH_REG
 0x3B

43 
	#MPU_ACCEL_XOUTL_REG
 0x3C

44 
	#MPU_ACCEL_YOUTH_REG
 0x3D

45 
	#MPU_ACCEL_YOUTL_REG
 0x3E

46 
	#MPU_ACCEL_ZOUTH_REG
 0x3F

47 
	#MPU_ACCEL_ZOUTL_REG
 0x40

48 

	)

49 
	#MPU_TEMP_OUTH_REG
 0x41

50 
	#MPU_TEMP_OUTL_REG
 0x42

51 

	)

52 
	#MPU_GYRO_XOUTH_REG
 0x43

53 
	#MPU_GYRO_XOUTL_REG
 0x44

54 
	#MPU_GYRO_YOUTH_REG
 0x45

55 
	#MPU_GYRO_YOUTL_REG
 0x46

56 
	#MPU_GYRO_ZOUTH_REG
 0x47

57 
	#MPU_GYRO_ZOUTL_REG
 0x48

58 

	)

59 
	#MPU_I2CSLV0_DO_REG
 0x63

60 
	#MPU_I2CSLV1_DO_REG
 0x64

61 
	#MPU_I2CSLV2_DO_REG
 0x65

62 
	#MPU_I2CSLV3_DO_REG
 0x66

63 

	)

64 
	#MPU_I2CMST_DELAY_REG
 0x67

65 
	#MPU_SIGPATH_RST_REG
 0x68

66 
	#MPU_MDETECT_CTRL_REG
 0x69

67 
	#MPU_USER_CTRL_REG
 0x6A

68 
	#MPU_PWR_MGMT1_REG
 0x6B

69 
	#MPU_PWR_MGMT2_REG
 0x6C

70 
	#MPU_FIFO_CNTH_REG
 0x72

71 
	#MPU_FIFO_CNTL_REG
 0x73

72 
	#MPU_FIFO_RW_REG
 0x74

73 
	#MPU_DEVICE_ID_REG
 0x75

74 

	)

77 
	#MPU_ADDR_AD0
 0x68

	)

78 
	#MPU_ADDR_AD1
 0x69

	)

80 
ut8_t
 
MPU6050_S_Gyro_FSR
(ut8_
f
);

81 
ut8_t
 
MPU6050_S_Acl_FSR
(ut8_
f
);

82 
ut8_t
 
MPU6050_S_LPF
(
ut16_t
 
f
);

83 
ut8_t
 
MPU6050_S_Re
(
ut16_t
 

);

85 
MPU6050_So_I2C_In
();

86 
ut8_t
 
MPU6050_G_Gyrosce_Da
(*
gx
, *
gy
, *
gz
);

87 
ut8_t
 
MPU6050_G_Acrom_Da
(*
ax
, *
ay
, *
az
);

88 
MPU6050_G_Temtu_Da
();

90 
mpu6050_nd_da
(
accx
, 
accy
, 
accz
, 
gyrox
, 
gyroy
, 
gyroz
);

91 
u3_pt_imu
(
accx
, 
accy
, 
accz
, 
gyrox
, 
gyroy
, 
gyroz
, 
rl
, 
pch
, 
yaw
);

	@src/quad/drivers/mpu9250_soft_i2c.c

2 
	~<dio.h
>

4 
	~"bus_i2c.h
"

5 
	~"mpu9250_so_i2c.h
"

6 
	~"rg.h
"

7 
	~"syem.h
"

8 
	~"m32f4xx_u.h
"

9 
	~"rxSl3Te.h
"

11 #ifde
USE_I2C


16 
ut8_t
 
	$MPU9250_S_Gyro_FSR
(
ut8_t
 
f
)

18 
ut8_t
 
da
 = 
f
 << 3;

19  
	`i2cWreBufr
(
MPU9250_ADDR_AD0
, 
MPU9250_GYRO_CFG_REG
, 1, &
da
);

22 
	}
}

28 
ut8_t
 
	$MPU9250_S_Acl_FSR
(
ut8_t
 
f
)

30 
ut8_t
 
da
 = 
f
 << 3;

31  
	`i2cWreBufr
(
MPU9250_ADDR_AD0
, 
MPU9250_ACCEL_CFG_REG
, 1, &
da
);

34 
	}
}

36 
ut8_t
 
	$MPU9250_S_LPF
(
ut16_t
 
f
)

38 
ut8_t
 
da
 = 0;

40 i(
f
 >= 188) {

41 
da
 = 1;

42 }i(
f
 >= 98) {

43 
da
 = 2;

44 }i(
f
 >= 42) {

45 
da
 = 3;

46 }i(
f
 >= 20) {

47 
da
 = 4;

48 }i(
f
 >= 10) {

49 
da
 = 5;

51 
da
 = 6;

54  
	`i2cWreBufr
(
MPU9250_ADDR_AD0
, 
MPU9250_CFG_REG
, 1, &
da
);

57 
	}
}

59 
ut8_t
 
	$MPU9250_S_Re
(
ut16_t
 

)

61 
ut8_t
 
da
;

63 i(

 > 1000) {

64 

 = 1000;

67 i(

 < 4) {

68 

 = 4;

71 
da
 = 1000 / 

 - 1;

73 
	`i2cWreBufr
(
MPU9250_ADDR_AD0
, 
MPU9250_SAMPLE_RATE_REG
, 1, &
da
);

77  
	`MPU9250_S_LPF
(

 / 2);

78 
	}
}

80 
	$MPU9250_So_I2C_In
()

82 
ut8_t
 
s
;

83 
ut8_t
 
da
;

86 
da
 = 0x80;

87 
	`i2cWreBufr
(
MPU9250_ADDR_AD0
, 
MPU9250_PWR_MGMT1_REG
, 1, &
da
);

91 
	`day
(100);

93 
da
 = 0x00;

94 
	`i2cWreBufr
(
MPU9250_ADDR_AD0
, 
MPU9250_PWR_MGMT1_REG
, 1, &
da
);

98 
	`MPU9250_S_Gyro_FSR
(3);

100 
	`MPU9250_S_Acl_FSR
(0);

102 
	`MPU9250_S_Re
(50);

104 
da
 = 0x00;

105 
	`i2cWreBufr
(
MPU9250_ADDR_AD0
, 
MPU9250_INT_EN_REG
, 1, &
da
);

109 
da
 = 0x00;

110 
	`i2cWreBufr
(
MPU9250_ADDR_AD0
, 
MPU9250_USER_CTRL_REG
, 1, &
da
);

114 
da
 = 0x00;

115 
	`i2cWreBufr
(
MPU9250_ADDR_AD0
, 
MPU9250_FIFO_EN_REG
, 1, &
da
);

119 
da
 = 0x80;

120 
	`i2cWreBufr
(
MPU9250_ADDR_AD0
, 
MPU9250_INTBP_CFG_REG
, 1, &
da
);

125 
	`i2cRd
(
MPU9250_ADDR_AD0
, 
MPU9250_DEVICE_ID_REG
, 1, &
s
);

128 
	`tf
("MPU9250_ADDR_s: 0x%x, %s, %d\r\n", 
s
, 
__FUNCTION__
, 
__LINE__
);

130 i((
s
 == 0x71) || (res == 0x73)) {

131 
	`tf
("MPU9250 ilid sucssfuy!, %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

133 
	`tf
("Faedؚli MPU9250!, %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

138 
	}
}

140 
ut8_t
 
	$MPU9250_G_Gyrosce_Da
(*
gx
, *
gy
, *
gz
)

142 
ut8_t
 
buf
[6], 
s
;

144 
s
 = 
	`i2cRd
(
MPU9250_ADDR_AD0
, 
MPU9250_GYRO_XOUTH_REG
, 6, 
buf
);

147 i(
s
 == 1) {

148 *
gx
 = ((
ut16_t
)
buf
[0] << 8) | buf[1];

150 *
gy
 = ((
ut16_t
)
buf
[2] << 8) | buf[3];

152 *
gz
 = ((
ut16_t
)
buf
[4] << 8) | buf[5];

156  
s
;

157 
	}
}

159 
ut8_t
 
	$MPU9250_G_Acrom_Da
(*
ax
, *
ay
, *
az
)

161 
ut8_t
 
buf
[6], 
s
;

163 
s
 = 
	`i2cRd
(
MPU9250_ADDR_AD0
, 
MPU9250_ACCEL_XOUTH_REG
, 6, 
buf
);

165 i(
s
 == 1) {

166 *
ax
 = ((
ut16_t
)
buf
[0] << 8) | buf[1];

167 *
ay
 = ((
ut16_t
)
buf
[2] << 8) | buf[3];

168 *
az
 = ((
ut16_t
)
buf
[4] << 8) | buf[5];

171  
s
;

172 
	}
}

174 
	$MPU9250_G_Temtu_Da
()

176 
ut8_t
 
buf
[2];

177 
w
;

178 
mp
;

180 
	`i2cRd
(
MPU9250_ADDR_AD0
, 
MPU9250_TEMP_OUTH_REG
, 2, 
buf
);

183 
w
 = ((
ut16_t
)
buf
[0] << 8) | buf[1];

184 
mp
 = ((()
w
 - 21.0f)/333.87f) + 21.0f;

186  
mp
;

187 
	}
}

191 
	$MPU9250_u3_nd_ch
(
ut8_t
 
c
)

196 
	`rxSl3TeWre
(
c
);

197 
	}
}

203 
	$MPU9250_u3_o_pt
(
ut8_t
 
fun
, ut8_*
da
, ut8_
n
)

205 
ut8_t
 
nd_buf
[32];

206 
ut8_t
 
i
;

208 i(
n
 > 28)

211 
nd_buf
[
n
+3] = 0;

212 
nd_buf
[0] = 0x88;

213 
nd_buf
[1] = 
fun
;

214 
nd_buf
[2] = 
n
;

215 
i
 = 0; i < 
n
; i++) {

216 
nd_buf
[3+
i
] = 
da
[i];

219 
i
 = 0; i < 
n
+3; i++) {

220 
nd_buf
[
n
+3] +nd_buf[
i
];

223 
i
 = 0; i < 
n
+4; i++) {

224 
	`MPU9250_u3_nd_ch
(
nd_buf
[
i
]);

226 
	}
}

231 
	$mpu9250_nd_da
(
accx
, 
accy
, 
accz
, 
gyrox
, 
gyroy
, 
gyroz
)

233 
ut8_t
 
tbuf
[12];

234 
ut8_t
 
i
;

236 
i
 = 0; i < 13; i++) {

237 
tbuf
[
i
] = 0;

240 
tbuf
[0] = (
accx
 >> 8) & 0xff;

241 
tbuf
[1] = 
accx
 & 0xff;

242 
tbuf
[2] = (
accy
 >> 8) & 0xff;

243 
tbuf
[3] = 
accy
 & 0xff;

244 
tbuf
[4] = (
accz
 >> 8) & 0xff;

245 
tbuf
[5] = 
accz
 & 0xff;

246 
tbuf
[6] = (
gyrox
 >> 8) & 0xff;

247 
tbuf
[7] = 
gyrox
 & 0xff;

248 
tbuf
[8] = (
gyroy
 >> 8) & 0xff;

249 
tbuf
[9] = 
gyroy
 & 0xff;

250 
tbuf
[10] = (
gyroz
 >> 8) & 0xff;

251 
tbuf
[11] = 
gyroz
 & 0xff;

252 
	`MPU9250_u3_o_pt
(0xA1, 
tbuf
, 12);

253 
	}
}

261 
	$MPU9250_u3_pt_imu
(
accx
, 
accy
, 
accz
, 
gyrox
, 
gyroy
, 
gyroz
, 
rl
, 
pch
, 
yaw
)

263 
ut8_t
 
tbuf
[28];

264 
ut8_t
 
i
;

266 
i
 = 0; i < 28; i++) {

267 
tbuf
[
i
] = 0;

270 
tbuf
[0] = (
accx
 >> 8) & 0xff;

271 
tbuf
[1] = 
accx
 & 0xff;

272 
tbuf
[2] = (
accy
 >> 8) & 0xff;

273 
tbuf
[3] = 
accy
 & 0xff;

274 
tbuf
[4] = (
accz
 >> 8) & 0xff;

275 
tbuf
[5] = 
accz
 & 0xff;

276 
tbuf
[6] = (
gyrox
 >> 8) & 0xff;

277 
tbuf
[7] = 
gyrox
 & 0xff;

278 
tbuf
[8] = (
gyroy
 >> 8) & 0xff;

279 
tbuf
[9] = 
gyroy
 & 0xff;

280 
tbuf
[10] = (
gyroz
 >> 8) & 0xff;

281 
tbuf
[11] = 
gyroz
 & 0xff;

282 
tbuf
[18] = (
rl
 >> 8) & 0xff;

283 
tbuf
[19] = 
rl
 & 0xff;

284 
tbuf
[20] = (
pch
 >> 8) & 0xff;

285 
tbuf
[21] = 
pch
 & 0xff;

286 
tbuf
[22] = (
yaw
 >> 8) & 0xff;

287 
tbuf
[23] = 
yaw
 & 0xff;

288 
	`MPU9250_u3_o_pt
(0xAF, 
tbuf
, 28);

289 
	}
}

	@src/quad/drivers/mpu9250_soft_i2c.h

1 #ide
__MPU9250_SOFT_I2C_H


2 
	#__MPU9250_SOFT_I2C_H


	)

4 
	~<dt.h
>

8 
	#MPU9250_SELF_TESTX_GYRO_REG
 0x00

9 
	#MPU9250_SELF_TESTY_GYRO_REG
 0x01

10 
	#MPU9250_SELF_TESTZ_GYRO_REG
 0x02

11 
	#MPU9250_SELF_TESTX_ACCEL_REG
 0x0D

12 
	#MPU9250_SELF_TESTY_ACCEL_REG
 0x0E

13 
	#MPU9250_SELF_TESTZ_ACCEL_REG
 0x0F

14 
	#MPU9250_SAMPLE_RATE_REG
 0x19

15 
	#MPU9250_CFG_REG
 0x1A

16 
	#MPU9250_GYRO_CFG_REG
 0x1B

17 
	#MPU9250_ACCEL_CFG_REG
 0x1C

18 
	#MPU9250_MOTION_DET_REG
 0x1F

19 
	#MPU9250_FIFO_EN_REG
 0x23

20 
	#MPU9250_I2CMST_CTRL_REG
 0x24

21 
	#MPU9250_I2CSLV0_ADDR_REG
 0x25

22 
	#MPU9250_I2CSLV0_REG
 0x26

23 
	#MPU9250_I2CSLV0_CTRL_REG
 0x27

24 
	#MPU9250_I2CSLV1_ADDR_REG
 0x28

25 
	#MPU9250_I2CSLV1_REG
 0x29

26 
	#MPU9250_I2CSLV1_CTRL_REG
 0x2A

27 
	#MPU9250_I2CSLV2_ADDR_REG
 0x2B

28 
	#MPU9250_I2CSLV2_REG
 0x2C

29 
	#MPU9250_I2CSLV2_CTRL_REG
 0x2D

30 
	#MPU9250_I2CSLV3_ADDR_REG
 0x2E

31 
	#MPU9250_I2CSLV3_REG
 0x2F

32 
	#MPU9250_I2CSLV3_CTRL_REG
 0x30

33 
	#MPU9250_I2CSLV4_ADDR_REG
 0x31

34 
	#MPU9250_I2CSLV4_REG
 0x32

35 
	#MPU9250_I2CSLV4_DO_REG
 0x33

36 
	#MPU9250_I2CSLV4_CTRL_REG
 0x34

37 
	#MPU9250_I2CSLV4_DI_REG
 0x35

38 

	)

39 
	#MPU9250_I2CMST_STA_REG
 0x36

40 
	#MPU9250_INTBP_CFG_REG
 0x37

41 
	#MPU9250_INT_EN_REG
 0x38

42 
	#MPU9250_INT_STA_REG
 0x3A

43 

	)

44 
	#MPU9250_ACCEL_XOUTH_REG
 0x3B

45 
	#MPU9250_ACCEL_XOUTL_REG
 0x3C

46 
	#MPU9250_ACCEL_YOUTH_REG
 0x3D

47 
	#MPU9250_ACCEL_YOUTL_REG
 0x3E

48 
	#MPU9250_ACCEL_ZOUTH_REG
 0x3F

49 
	#MPU9250_ACCEL_ZOUTL_REG
 0x40

50 

	)

51 
	#MPU9250_TEMP_OUTH_REG
 0x41

52 
	#MPU9250_TEMP_OUTL_REG
 0x42

53 

	)

54 
	#MPU9250_GYRO_XOUTH_REG
 0x43

55 
	#MPU9250_GYRO_XOUTL_REG
 0x44

56 
	#MPU9250_GYRO_YOUTH_REG
 0x45

57 
	#MPU9250_GYRO_YOUTL_REG
 0x46

58 
	#MPU9250_GYRO_ZOUTH_REG
 0x47

59 
	#MPU9250_GYRO_ZOUTL_REG
 0x48

60 

	)

61 
	#MPU9250_I2CSLV0_DO_REG
 0x63

62 
	#MPU9250_I2CSLV1_DO_REG
 0x64

63 
	#MPU9250_I2CSLV2_DO_REG
 0x65

64 
	#MPU9250_I2CSLV3_DO_REG
 0x66

65 

	)

66 
	#MPU9250_I2CMST_DELAY_REG
 0x67

67 
	#MPU9250_SIGPATH_RST_REG
 0x68

68 
	#MPU9250_MDETECT_CTRL_REG
 0x69

69 
	#MPU9250_USER_CTRL_REG
 0x6A

70 
	#MPU9250_PWR_MGMT1_REG
 0x6B

71 
	#MPU9250_PWR_MGMT2_REG
 0x6C

72 
	#MPU9250_FIFO_CNTH_REG
 0x72

73 
	#MPU9250_FIFO_CNTL_REG
 0x73

74 
	#MPU9250_FIFO_RW_REG
 0x74

75 
	#MPU9250_DEVICE_ID_REG
 0x75

76 

	)

79 
	#MPU9250_ADDR_AD0
 0x68

	)

80 
	#MPU9250_ADDR_AD1
 0x69

	)

82 
ut8_t
 
MPU9250_S_Gyro_FSR
(ut8_
f
);

83 
ut8_t
 
MPU9250_S_Acl_FSR
(ut8_
f
);

84 
ut8_t
 
MPU9250_S_LPF
(
ut16_t
 
f
);

85 
ut8_t
 
MPU9250_S_Re
(
ut16_t
 

);

87 
MPU9250_So_I2C_In
();

88 
ut8_t
 
MPU9250_G_Gyrosce_Da
(*
gx
, *
gy
, *
gz
);

89 
ut8_t
 
MPU9250_G_Acrom_Da
(*
ax
, *
ay
, *
az
);

90 
MPU9250_G_Temtu_Da
();

92 
mpu9250_nd_da
(
accx
, 
accy
, 
accz
, 
gyrox
, 
gyroy
, 
gyroz
);

93 
MPU9250_u3_pt_imu
(
accx
, 
accy
, 
accz
, 
gyrox
, 
gyroy
, 
gyroz
, 
rl
, 
pch
, 
yaw
);

	@src/quad/drivers/msp_serial.c

2 
	~<rg.h
>

3 
	~"rl.h
"

4 
	~"m_rl.h
"

5 
	~"tf.h
"

7 
mPt_t
 
	gmPts
[
MAX_MSP_PORT_COUNT
];

9 
	$tMPt
(
mPt_t
 *
mPtToRet
, 
rlPt_t
 *
rlPt
)

11 
	`memt
(
mPtToRet
, 0, (
mPt_t
));

12 
mPtToRet
->
pt
 = 
rlPt
;

13 
	}
}

15 
	$mSlAoPts
()

17 
ut8_t
 
ptIndex
 = 0;

18 
rlPtCfig_t
 *
ptCfig
 = 
	`fdSlPtCfig
(
FUNCTION_MSP
);

20 
ptCfig
 && 
ptIndex
 < 
MAX_MSP_PORT_COUNT
) {

21 
mPt_t
 *
mPt
 = &
mPts
[
ptIndex
];

22 i(
mPt
->
pt
) {

23 
ptIndex
++;

27 
rlPt_t
 *
rlPt
 = 
	`ݒSlPt
(
ptCfig
->
idtifr
, 
FUNCTION_MSP
, 
NULL
, 
baudRes
[ptCfig->
m_baudIndex
], 
MODE_RXTX
, 
SERIAL_NOT_INVERTED
);

28 i(
rlPt
) {

29 
	`tMPt
(
mPt
, 
rlPt
);

30 
ptIndex
++;

33 
ptCfig
 = 
	`fdNextSlPtCfig
(
FUNCTION_MSP
);

35 
	}
}

37 
	$mSlIn
()

39 
	`memt
(
mPts
, 0, (mspPorts));

40 
	`mSlAoPts
();

41 
	}
}

43 
	$mSlPross
()

45 
ut8_t
 
ptIndex
 = 0;tIndex < 
MAX_MSP_PORT_COUNT
;ortIndex++) {

46 
mPt_t
 * cڡ 
mPt
 = &
mPts
[
ptIndex
];

47 i(!
mPt
->
pt
) {

51 
	`tPrtfSlPt
(
mPt
->
pt
);

53 
	}
}

	@src/quad/drivers/msp_serial.h

1 #ide
__MSP_SERIAL_H


2 
	#__MSP_SERIAL_H


	)

4 
	~"rl.h
"

6 
	#MAX_MSP_PORT_COUNT
 3

	)

7 
	#MSP_PORT_INBUF_SIZE
 192

	)

10 
	mMSP_IDLE
,

11 
	mMSP_HEADER_START
,

12 
	mMSP_HEADER_M
,

13 
	mMSP_HEADER_ARROW
,

14 
	mMSP_HEADER_SIZE
,

15 
	mMSP_HEADER_CMD
,

16 
	mMSP_COMMAND_RECEIVED


17 }
	tmS_e
;

19 
	smPt_s
 {

20 
rlPt_s
 *
	mpt
;

21 
ut8_t
 
	mofft
;

22 
ut8_t
 
	mdaSize
;

23 
ut8_t
 
	mchecksum
;

24 
ut8_t
 
	mcmdMSP
;

25 
mS_e
 
	mc_e
;

26 
ut8_t
 
	mBuf
[
MSP_PORT_INBUF_SIZE
];

27 }
	tmPt_t
;

29 
mSlIn
();

	@src/quad/drivers/nvic.h

2 #agm



4 
	~"misc.h
"

6 #ifde
USE_HAL_DRIVER


8 
	#NVIC_PRIORITY_GROUPING
 
NVIC_PRIORITYGROUP_2


	)

9 
	#NVIC_BUILD_PRIORITY
(
ba
,
sub
(((((ba)<<(4-(7-(
NVIC_PRIORITY_GROUPING
))))|((sub)&(0x0f>>(7-(NVIC_PRIORITY_GROUPING)))))<<4)&0xf0)

	)

10 
	#NVIC_PRIORITY_BASE
(
io
((rio)>>(4-(7-(
NVIC_PRIORITY_GROUPING
))))>>4)

	)

11 
	#NVIC_PRIORITY_SUB
(
io
((rio)&(0x0f>>(7-(
NVIC_PRIORITY_GROUPING
))))>>4)

	)

14 
	#NVIC_PRIORITY_GROUPING
 
NVIC_PriܙyGroup_2


	)

15 
	#NVIC_BUILD_PRIORITY
(
ba
,
sub
(((((ba)<<(4-(7-(
NVIC_PRIORITY_GROUPING
>>8))))|((sub)&(0x0f>>(7-(NVIC_PRIORITY_GROUPING>>8)))))<<4)&0xf0)

	)

16 
	#NVIC_PRIORITY_BASE
(
io
((rio)>>(4-(7-(
NVIC_PRIORITY_GROUPING
>>8))))>>4)

	)

17 
	#NVIC_PRIORITY_SUB
(
io
((rio)&(0x0f>>(7-(
NVIC_PRIORITY_GROUPING
>>8))))>>4)

	)

22 
	#NVIC_PRIO_MAX
 
	`NVIC_BUILD_PRIORITY
(0, 1)

23 
	#NVIC_PRIO_TIMER
 
	`NVIC_BUILD_PRIORITY
(1, 1)

24 
	#NVIC_PRIO_BARO_EXTI
 
	`NVIC_BUILD_PRIORITY
(0x0f, 0x0f)

25 
	#NVIC_PRIO_ULTRASOUND1_EXTI
 
	`NVIC_BUILD_PRIORITY
(2, 0)

26 
	#NVIC_PRIO_ULTRASOUND2_EXTI
 
	`NVIC_BUILD_PRIORITY
(2, 1)

27 
	#NVIC_PRIO_ULTRASOUND3_EXTI
 
	`NVIC_BUILD_PRIORITY
(2, 2)

28 
	#NVIC_PRIO_TRANSPONDER_DMA
 
	`NVIC_BUILD_PRIORITY
(3, 0)

	)

29 
	#NVIC_PRIO_MPU_INT_EXTI
 
	`NVIC_BUILD_PRIORITY
(0x0f, 0x0f)

	)

30 
	#NVIC_PRIO_MAG_INT_EXTI
 
	`NVIC_BUILD_PRIORITY
(0x0f, 0x0f)

	)

31 
	#NVIC_PRIO_WS2811_DMA
 
	`NVIC_BUILD_PRIORITY
(1, 2)

32 
	#NVIC_PRIO_SERIALUART1_TXDMA
 
	`NVIC_BUILD_PRIORITY
(1, 1)

	)

33 
	#NVIC_PRIO_SERIALUART1_RXDMA
 
	`NVIC_BUILD_PRIORITY
(1, 1)

	)

34 
	#NVIC_PRIO_SERIALUART1
 
	`NVIC_BUILD_PRIORITY
(1, 1)

	)

35 
	#NVIC_PRIO_SERIALUART2_TXDMA
 
	`NVIC_BUILD_PRIORITY
(1, 0)

	)

36 
	#NVIC_PRIO_SERIALUART2_RXDMA
 
	`NVIC_BUILD_PRIORITY
(1, 1)

	)

37 
	#NVIC_PRIO_SERIALUART2
 
	`NVIC_BUILD_PRIORITY
(1, 2)

	)

38 
	#NVIC_PRIO_SERIALUART3_TXDMA
 
	`NVIC_BUILD_PRIORITY
(1, 0)

	)

39 
	#NVIC_PRIO_SERIALUART3_RXDMA
 
	`NVIC_BUILD_PRIORITY
(1, 1)

	)

40 
	#NVIC_PRIO_SERIALUART3
 
	`NVIC_BUILD_PRIORITY
(1, 2)

	)

41 
	#NVIC_PRIO_SERIALUART4_TXDMA
 
	`NVIC_BUILD_PRIORITY
(1, 0)

	)

42 
	#NVIC_PRIO_SERIALUART4_RXDMA
 
	`NVIC_BUILD_PRIORITY
(1, 1)

	)

43 
	#NVIC_PRIO_SERIALUART4
 
	`NVIC_BUILD_PRIORITY
(1, 2)

	)

44 
	#NVIC_PRIO_SERIALUART5_TXDMA
 
	`NVIC_BUILD_PRIORITY
(1, 0)

	)

45 
	#NVIC_PRIO_SERIALUART5_RXDMA
 
	`NVIC_BUILD_PRIORITY
(1, 1)

	)

46 
	#NVIC_PRIO_SERIALUART5
 
	`NVIC_BUILD_PRIORITY
(1, 2)

	)

47 
	#NVIC_PRIO_SERIALUART6_TXDMA
 
	`NVIC_BUILD_PRIORITY
(1, 0)

	)

48 
	#NVIC_PRIO_SERIALUART6_RXDMA
 
	`NVIC_BUILD_PRIORITY
(1, 1)

	)

49 
	#NVIC_PRIO_SERIALUART6
 
	`NVIC_BUILD_PRIORITY
(1, 2)

	)

50 
	#NVIC_PRIO_SERIALUART7_TXDMA
 
	`NVIC_BUILD_PRIORITY
(1, 0)

	)

51 
	#NVIC_PRIO_SERIALUART7_RXDMA
 
	`NVIC_BUILD_PRIORITY
(1, 1)

	)

52 
	#NVIC_PRIO_SERIALUART7
 
	`NVIC_BUILD_PRIORITY
(1, 2)

	)

53 
	#NVIC_PRIO_SERIALUART8_TXDMA
 
	`NVIC_BUILD_PRIORITY
(1, 0)

	)

54 
	#NVIC_PRIO_SERIALUART8_RXDMA
 
	`NVIC_BUILD_PRIORITY
(1, 1)

	)

55 
	#NVIC_PRIO_SERIALUART8
 
	`NVIC_BUILD_PRIORITY
(1, 2)

	)

56 
	#NVIC_PRIO_I2C_ER
 
	`NVIC_BUILD_PRIORITY
(0, 0)

	)

57 
	#NVIC_PRIO_I2C_EV
 
	`NVIC_BUILD_PRIORITY
(0, 0)

	)

58 
	#NVIC_PRIO_USB
 
	`NVIC_BUILD_PRIORITY
(2, 0)

	)

59 
	#NVIC_PRIO_USB_WUP
 
	`NVIC_BUILD_PRIORITY
(1, 0)

	)

60 
	#NVIC_PRIO_ULTRASOUND_ECHO
 
	`NVIC_BUILD_PRIORITY
(0x0f, 0x0f)

	)

61 
	#NVIC_PRIO_MPU_DATA_READY
 
	`NVIC_BUILD_PRIORITY
(0x0f, 0x0f)

	)

62 
	#NVIC_PRIO_MAG_DATA_READY
 
	`NVIC_BUILD_PRIORITY
(0x0f, 0x0f)

	)

63 
	#NVIC_PRIO_CALLBACK
 
	`NVIC_BUILD_PRIORITY
(0x0f, 0x0f)

	)

64 
	#NVIC_PRIO_MAX7456_DMA
 
	`NVIC_BUILD_PRIORITY
(3, 0)

	)

65 
	#NVIC_PRIO_USRBTN_EXTI
 
	`NVIC_BUILD_PRIORITY
(1, 2)

	@src/quad/drivers/pwm_output.c

2 
	~<dio.h
>

3 
	~<rg.h
>

4 
	~"pwm_ouut.h
"

5 
	~"tim.h
"

7 
IO_t
 
	gmDrivAIN1
;

8 
IO_t
 
	gmDrivAIN2
;

9 
IO_t
 
	gmDrivBIN1
;

10 
IO_t
 
	gmDrivBIN2
;

11 
pwmOuutPt_t
 
	gdcBrushedMs
[
MAX_SUPPORTED_DC_BRUSHED_MOTORS_FOR_SBWMR
];

13 
bo
 
	gpwmMsEbd
 = 
l
;

22 
	$pwmOCCfig
(
TIM_TyDef
 *
tim
, 
ut8_t
 
chl
, 
ut16_t
 
vue
, ut8_
ouut
)

24 
TIM_OCInTyDef
 
TIM_OCInSuu
;

26 
	`TIM_OCSuIn
(&
TIM_OCInSuu
);

27 
TIM_OCInSuu
.
TIM_OCMode
 = 
TIM_OCMode_PWM1
;

29 i(
ouut
 & 
TIMER_OUTPUT_N_CHANNEL
) {

30 
TIM_OCInSuu
.
TIM_OuutNS
 = 
TIM_OuutNS_Eb
;

31 
TIM_OCInSuu
.
TIM_OCNIdS
 = 
TIM_OCNIdS_Ret
;

32 
TIM_OCInSuu
.
TIM_OCNPެy
 = (
ouut
 & 
TIMER_OUTPUT_INVERTED
? 
TIM_OCNPެy_High
 : 
TIM_OCNPެy_Low
;

35 
TIM_OCInSuu
.
TIM_OuutS
 = 
TIM_OuutS_Eb
;

36 
TIM_OCInSuu
.
TIM_OCIdS
 = 
TIM_OCIdS_S
;

37 
TIM_OCInSuu
.
TIM_OCPެy
 = (
ouut
 & 
TIMER_OUTPUT_INVERTED
? 
TIM_OCPެy_Low
 : 
TIM_OCPެy_High
;

41 
TIM_OCInSuu
.
TIM_Pul
 = 
vue
;

43 
	`timOCIn
(
tim
, 
chl
, &
TIM_OCInSuu
);

44 
	`timOCPldCfig
(
tim
, 
chl
, 
TIM_OCPld_Eb
);

45 
	}
}

47 
	$pwmWreDcBrushedM
(
ut8_t
 
dex
, 
ut16_t
 
vue
)

51 *
dcBrushedMs
[
dex
].
c
 = 
vue
;

52 
	}
}

59 
	$dcBrushedMIn
(cڡ 
dcBrushedMCfig_t
 *
dcBrushedMCfig
)

61 
mDrivAIN1
 = 
	`IOGByTag
(
dcBrushedMCfig
->
AIN1
);

62 
mDrivAIN2
 = 
	`IOGByTag
(
dcBrushedMCfig
->
AIN2
);

63 
mDrivBIN1
 = 
	`IOGByTag
(
dcBrushedMCfig
->
BIN1
);

64 
mDrivBIN2
 = 
	`IOGByTag
(
dcBrushedMCfig
->
BIN2
);

66 
	`IOIn
(
mDrivAIN1
, 
OWNER_MOTOR
, 0);

67 
	`IOIn
(
mDrivAIN2
, 
OWNER_MOTOR
, 1);

68 
	`IOIn
(
mDrivBIN1
, 
OWNER_MOTOR
, 2);

69 
	`IOIn
(
mDrivBIN2
, 
OWNER_MOTOR
, 3);

71 
	`IOCfigGPIO
(
mDrivAIN1
, 
IOCFG_OUT_PP
);

72 
	`IOCfigGPIO
(
mDrivAIN2
, 
IOCFG_OUT_PP
);

73 
	`IOCfigGPIO
(
mDrivBIN1
, 
IOCFG_OUT_PP
);

74 
	`IOCfigGPIO
(
mDrivBIN2
, 
IOCFG_OUT_PP
);

77 
mIndex
 = 0; mIndex < 
MAX_SUPPORTED_DC_BRUSHED_MOTORS_FOR_SBWMR
; motorIndex++) {

78 
IO_t
 
PWM
 = 
	`IOGByTag
(
dcBrushedMCfig
->
ioTagsPWM
[
mIndex
]);

79 cڡ 
timHdwe_t
 *
timHdwe
 = 
	`timGByTag
(
dcBrushedMCfig
->
ioTagsPWM
[
mIndex
], 
TIM_USE_MOTOR
);

81 
	`IOIn
(
PWM
, 
OWNER_MOTOR
, 4 + 
mIndex
);

82 
	`IOCfigGPIOAF
(
PWM
, 
IOCFG_AF_PP
, 
timHdwe
->
eFuni
);

85 
	`cfigTimeBa4Encod
(
timHdwe
->
tim
, 7200, 0);

88 
	`pwmOCCfig
(
timHdwe
->
tim
,imHdwe->
chl
, 0,imHdwe->
ouut
);

91 
	`TIM_ClPWMOuuts
(
timHdwe
->
tim
, 
ENABLE
);

93 
	`TIM_Cmd
(
timHdwe
->
tim
, 
ENABLE
);

95 
dcBrushedMs
[
mIndex
].
c
 = 
	`timChCCR
(
timHdwe
);

96 
dcBrushedMs
[
mIndex
].
riod
 = 7200;

97 
dcBrushedMs
[
mIndex
].
tim
 = 
timHdwe
->tim;

99 *
dcBrushedMs
[
mIndex
].
c
 = 0;

101 
	}
}

	@src/quad/drivers/pwm_output.h

1 #ide
__PWM_OUTPUT_H


2 
	#__PWM_OUTPUT_H


	)

4 
	~"io.h
"

5 
	~"tim.h
"

6 
	~"dTim.h
"

7 
	~"ms.h
"

10 
	mPWM_TYPE_STANDARD
 = 0,

11 
	mPWM_TYPE_ONESHOT125
,

12 
	mPWM_TYPE_ONESHOT42
,

13 
	mPWM_TYPE_MULTISHOT
,

14 
	mPWM_TYPE_BRUSHED
,

15 #ifde
USE_DSHOT


16 
	mPWM_TYPE_DSHOT150
,

17 
	mPWM_TYPE_DSHOT300
,

18 
	mPWM_TYPE_DSHOT600
,

19 
	mPWM_TYPE_DSHOT1200
,

21 
	mPWM_TYPE_MAX


22 } 
	tmPwmProcTys_e
;

24 
	#PWM_TIMER_KHZ
 10

	)

25 
	#PWM_TIMER_MHZ
 1

	)

28 vީ
timCCR_t
 *
	mc
;

29 
TIM_TyDef
 *
	mtim
;

30 
bo
 
	mfOvow
;

31 
ut16_t
 
	mriod
;

32 
bo
 
	mabd
;

33 
IO_t
 
	mio
;

34 } 
	tpwmOuutPt_t
;

36 (*
	tpwmWreFuncP
)(
	tut8_t
 
	tdex
, 
	tut16_t
 
	tvue
);

37 (*
	tpwmComeWreFuncP
)(
	tut8_t
 
	tmCou
);

39 
	`dcBrushedMIn
(cڡ 
dcBrushedMCfig_t
 *
dcBrushedMCfig
);

40 
	`mIn
(cڡ 
mCfig_t
 *
mCfig
, 
ut16_t
 
idPul
, 
ut8_t
 
mCou
);

41 
	`dTimKhzIn
(cڡ 
LedTimCfig_t
 *
dTimCfig
, 
ut16_t
 
idPul
, 
ut8_t
 
dCou
, 
ut32_t
 
KhzGa
);

42 
	`dTimMhzIn
(cڡ 
LedTimCfig_t
 *
dTimCfig
, 
ut16_t
 
idPul
, 
ut8_t
 
dCou
);

44 
	`pwmWreDcBrushedM
(
ut8_t
 
dex
, 
ut16_t
 
vue
);

45 
	`pwmWreLed
(
ut8_t
 
dex
, 
ut16_t
 
vue
);

46 
	`pwmWreM
(
ut8_t
 
dex
, 
ut16_t
 
vue
);

47 
bo
 
	`pwmAMsEbd
();

48 
	`pwmComeMUpde
(
ut8_t
 
mCou
);

	@src/quad/drivers/rcc.c

2 
	~"rcc.h
"

3 
	~"m32f4xx.h
"

4 
	~"m32f4xx_rcc.h
"

6 
	$RCC_ClockCmd
(
RccPhTag_t
 
rhTag
, 
FuniڮS
 
NewS
)

8 
g
 = 
rhTag
 >> 5;

9 
ut32_t
 
mask
 = 1 << (
rhTag
 & 0x1F);

11 
g
) {

12 
RCC_APB2
:

13 
	`RCC_APB2PhClockCmd
(
mask
, 
NewS
);

16 
RCC_APB1
:

17 
	`RCC_APB1PhClockCmd
(
mask
, 
NewS
);

20 
RCC_AHB1
:

21 
	`RCC_AHB1PhClockCmd
(
mask
, 
NewS
);

24 
	}
}

26 
	$RCC_RetCmd
(
RccPhTag_t
 
rhTag
, 
FuniڮS
 
NewS
)

28 
g
 = 
rhTag
 >> 5;

29 
ut32_t
 
mask
 = 1 << (
rhTag
 & 0x1F);

31 
g
) {

32 
RCC_APB2
:

33 
	`RCC_APB2PhRetCmd
(
mask
, 
NewS
);

36 
RCC_APB1
:

37 
	`RCC_APB1PhRetCmd
(
mask
, 
NewS
);

40 
RCC_AHB1
:

41 
	`RCC_AHB1PhRetCmd
(
mask
, 
NewS
);

44 
	}
}

	@src/quad/drivers/rcc.h

1 #ide
__RCC_H


2 
	#__RCC_H


	)

4 
	~"uts.h
"

5 
	~"RCCTys.h
"

6 
	~"m32f4xx.h
"

8 
	ercc_g
 {

9 
	mRCC_EMPTY
 = 0,

11 
	mRCC_APB2
,

12 
	mRCC_APB1
,

13 
	mRCC_AHB1


16 
	#RCC_ENCODE
(
g
, 
mask
((eg<< 5| 
	`LOG2_32BIT
(mask))

	)

17 
	#RCC_APB2
(
rh

	`RCC_ENCODE
(
RCC_APB2
, 
RCC_APB2ENR_
 ##h ## 
EN
)

	)

18 
	#RCC_APB1
(
rh

	`RCC_ENCODE
(
RCC_APB1
, 
RCC_APB1ENR_
 ##h ## 
EN
)

	)

19 
	#RCC_AHB1
(
rh

	`RCC_ENCODE
(
RCC_AHB1
, 
RCC_AHB1ENR_
 ##h ## 
EN
)

	)

21 
RCC_ClockCmd
(
RccPhTag_t
 
rhTag
, 
FuniڮS
 
NewS
);

22 
RCC_RetCmd
(
RccPhTag_t
 
rhTag
, 
FuniڮS
 
NewS
);

	@src/quad/drivers/resource.h

1 #ide
__RESOURCE_H


2 
	#__RESOURCE_H


	)

5 
	mOWNER_FREE
 = 0,

6 
	mOWNER_LED
,

7 
	mOWNER_BUTTON
,

8 
	mOWNER_USB
,

9 
	mOWNER_SYSTEM
,

10 
	mOWNER_SERIAL_TX
,

11 
	mOWNER_SERIAL_RX
,

12 
	mOWNER_SPI_CS
,

13 
	mOWNER_SPI_SCK
,

14 
	mOWNER_SPI_MISO
,

15 
	mOWNER_SPI_MOSI
,

16 
	mOWNER_MPU_CS
,

17 
	mOWNER_TIMER_LED
,

18 
	mOWNER_MOTOR
,

19 
	mOWNER_PWMINPUT
,

20 
	mOWNER_ENCODERINPUT
,

21 
	mOWNER_ULTRASOUND_TRIGGER
,

22 
	mOWNER_ULTRASOUND_ECHO
,

23 
	mOWNER_TIMER_ULTRASOUND
,

24 
	mOWNER_OLED
,

25 
	mOWNER_MPU_EXTI
,

26 
	mOWNER_BEEPER
,

27 
	mOWNER_SDCARD
,

28 
	mOWNER_SDCARD_CS
,

29 
	mOWNER_SDCARD_DETECT
,

30 
	mOWNER_TOTAL_COUNT


31 }
	tsourOwr_e
;

33 
	#RESOURCE_INDEX
(
x
((x+ 1)

	)

34 
	#RESOURCE_SOFT_OFFSET
 10

	)

	@src/quad/drivers/rxSerial1Test.c

2 
	~<dt.h
>

3 
	~"rl.h
"

5 
rlPt_t
 *
	grxSl1TePt
;

7 
	$rxSl1TeIn
()

9 
rlPtCfig_t
 *
rxSlTePtCfig
 = 
	`fdSlPtCfig
(
FUNCTION_TELEMETRY_FRSKY
);

10 i(!
rxSlTePtCfig
)

14 
rxSl1TePt
 = 
	`ݒSlPt
(
rxSlTePtCfig
->
idtifr
, 
FUNCTION_TELEMETRY_FRSKY
, 
NULL
, 115200, 
MODE_RXTX
, 
SERIAL_NOT_INVERTED
);

15 i(!
rxSl1TePt
)

17 
	}
}

19 
	$rxSl1TeWre
(
ut8_t
 
ch
)

21 
	`rlWre
(
rxSl1TePt
, 
ch
);

22 
	}
}

24 
	$rxSl1TePrt
(cڡ *
r
)

26 
	`rlPrt
(
rxSl1TePt
, 
r
);

27 
	}
}

	@src/quad/drivers/rxSerial1Test.h

1 #ide
__RXSERIAL1TEST_H


2 
	#__RXSERIAL1TEST_H


	)

4 
	~<dt.h
>

6 
rxSl1TeIn
();

8 
rxSl1TeWre
(
ut8_t
 
ch
);

9 
rxSl1TePrt
(cڡ *
r
);

	@src/quad/drivers/rxSerial3Test.c

3 
	~<dt.h
>

4 
	~"rl.h
"

6 
rlPt_t
 *
	grxSl3TePt
;

8 
	$rxSl3TeIn
()

10 
rlPtCfig_t
 *
rxSlTePtCfig
 = 
	`fdSlPtCfig
(
FUNCTION_BLACKBOX
);

11 i(!
rxSlTePtCfig
)

15 
rxSl3TePt
 = 
	`ݒSlPt
(
rxSlTePtCfig
->
idtifr
, 
FUNCTION_BLACKBOX
, 
NULL
, 115200, 
MODE_RXTX
, 
SERIAL_NOT_INVERTED
);

16 i(!
rxSl3TePt
)

18 
	}
}

20 
	$rxSl3TeWre
(
ut8_t
 
ch
)

22 
	`rlWre
(
rxSl3TePt
, 
ch
);

23 
	}
}

25 
	$rxSl3TePrt
(cڡ *
r
)

27 
	`rlPrt
(
rxSl3TePt
, 
r
);

28 
	}
}

	@src/quad/drivers/rxSerial3Test.h

1 #ide
__RXSERIAL3TEST_H


2 
	#__RXSERIAL3TEST_H


	)

4 
rxSl3TeIn
();

6 
rxSl3TeWre
(
ut8_t
 
ch
);

7 
rxSl3TePrt
(cڡ *
r
);

	@src/quad/drivers/rx_pwm.c

2 
	~<dio.h
>

3 
	~"rx_pwm.h
"

4 
	~"tim.h
"

5 
	~"pwm_ouut.h
"

7 
	#MAX_MISSED_PWM_EVENTS
 10

	)

17 
	#PWM_PORTS_OR_PPM_CAPTURE_COUNT
 
PWM_INPUT_PORT_COUNT


	)

20 
	#INPUT_FILTER_TO_HELP_WITH_NOISE_FROM_OPENLRS_TELEMETRY_RX
 0x03

	)

21 
	#INPUT_FILTER_TO_HELP_WITH_NOISE_FROM_OPENLRS_TELEMETRY_RX
 0x03

	)

24 
	#PWM_TIMER_PERIOD
 0x10000

25 

	)

26 
putFrgMode_e
 
	gpwmIutFrgMode
;

27 
putFrgMode_e
 
	gcodIutFrgMode
;

28 
putFrgMode_e
 
	guɿsoundFrgMode
;

30 
IO_t
 
	guɿsound1TriggP
;

31 
IO_t
 
	guɿsound2TriggP
;

34 
	mINPUT_MODE_PPM
,

35 
	mINPUT_MODE_PWM


36 }
	tpwmIutMode_t
;

39 
pwmIutMode_t
 
	mmode
;

40 
ut8_t
 
	mchl
;

42 
ut8_t
 
	me
;

50 
uCom_t
 
	mri
;

51 
uCom_t
 
	m
;

52 
uCom_t
 
	mu
;

54 
ut8_t
 
	mmisdEvts
;

56 cڡ 
timHdwe_t
 *
	mtimHdwe
;

57 
timCCHdrRec_t
 
	medgeCb
;

58 
timOvrHdrRec_t
 
	movowCb
;

59 }
	tpwmIutPt_t
;

61 
pwmIutPt_t
 
	gpwmIutPts
[
PWM_INPUT_PORT_COUNT
];

62 
pwmIutPt_t
 
	gpwmUɿsoundPts
[
PWM_ULTRASOUND_ECHO_PORT_COUNT
];

65 
ut16_t
 
	gus
[
PWM_PORTS_OR_PPM_CAPTURE_COUNT
];

67 
	$pwmEncodICCfig
(
TIM_TyDef
 *
tim
, 
ut8_t
 
chl
, 
ut16_t
 
pެy
)

69 
TIM_ICInTyDef
 
TIM_ICInSuu
;

71 
	`TIM_ICSuIn
(&
TIM_ICInSuu
);

72 
TIM_ICInSuu
.
TIM_Chl
 = 
chl
;

75 
TIM_ICInSuu
.
TIM_ICPެy
 = (
pެy
) | (polarity << 5);

84 
TIM_ICInSuu
.
TIM_ICSei
 = (
TIM_ICSei_DeTI
) | (TIM_ICSelection_DirectTI << 8);

86 
TIM_ICInSuu
.
TIM_ICPsr
 = 
TIM_ICPSC_DIV1
;

88 i(
codIutFrgMode
 =
INPUT_FILTERING_ENABLED
) {

89 
TIM_ICInSuu
.
TIM_ICFr
 = 
INPUT_FILTER_TO_HELP_WITH_NOISE_FROM_OPENLRS_TELEMETRY_RX
;

91 
TIM_ICInSuu
.
TIM_ICFr
 = 0x00;

94 
	`TIM_ICIn
(
tim
, &
TIM_ICInSuu
);

95 
	}
}

97 
	$pwmICCfig
(
TIM_TyDef
 *
tim
, 
ut8_t
 
chl
, 
ut16_t
 
pެy
, 
putFrgMode_e
 
putFrgMode
)

99 
TIM_ICInTyDef
 
TIM_ICInSuu
;

101 
	`TIM_ICSuIn
(&
TIM_ICInSuu
);

102 
TIM_ICInSuu
.
TIM_Chl
 = 
chl
;

103 
TIM_ICInSuu
.
TIM_ICPެy
 = 
pެy
;

104 
TIM_ICInSuu
.
TIM_ICSei
 = 
TIM_ICSei_DeTI
 | (TIM_ICSelection_DirectTI << 8);

105 
TIM_ICInSuu
.
TIM_ICPsr
 = 
TIM_ICPSC_DIV1
;

107 i(
putFrgMode
 =
INPUT_FILTERING_ENABLED
) {

108 
TIM_ICInSuu
.
TIM_ICFr
 = 
INPUT_FILTER_TO_HELP_WITH_NOISE_FROM_OPENLRS_TELEMETRY_RX
;

110 
TIM_ICInSuu
.
TIM_ICFr
 = 0x00;

113 
	`TIM_ICIn
(
tim
, &
TIM_ICInSuu
);

114 
	}
}

130 
	$pwmEdgeClback
(
timCCHdrRec_t
 *
cbRec
, 
timCCR_t
 
u
)

135 
pwmIutPt_t
 *
pwmIutPt
 = 
	`cڏ_of
(
cbRec
,wmIutPt_t, 
edgeCb
);

138 cڡ 
timHdwe_t
 *
timHdweP
 = 
pwmIutPt
->
timHdwe
;

147 i(
pwmIutPt
->
e
 == 0) {

148 
pwmIutPt
->
ri
 = 
u
;

149 
	`tf
("pwmIutPt->ri: %u, %s, %d\r\n", 
pwmIutPt
->
ri
, 
__FUNCTION__
, 
__LINE__
);

150 
pwmIutPt
->
e
 = 1;

151 
	`pwmICCfig
(
timHdweP
->
tim
,imHdweP->
chl
, 
TIM_ICPެy_Flg
, 
INPUT_FILTERING_DISABLED
);

155 
pwmIutPt
->

 = 
u
;

156 
	`tf
("pwmIutPt->: %u, %s, %d\r\n", 
pwmIutPt
->

, 
__FUNCTION__
, 
__LINE__
);

159 
pwmIutPt
->
u
 =wmIutPt->

 -wmIutPt->
ri
;

160 
	`tf
("pwmIutPt->u: %u, %s, %d\r\n", 
pwmIutPt
->
u
, 
__FUNCTION__
, 
__LINE__
);

162 
us
[
pwmIutPt
->
chl
] =wmIutPt->
u
;

168 
pwmIutPt
->
e
 = 0;

169 
	`pwmICCfig
(
timHdweP
->
tim
,imHdweP->
chl
, 
TIM_ICPެy_Risg
, 
INPUT_FILTERING_DISABLED
);

170 
pwmIutPt
->
misdEvts
 = 0;

173 i(
TIM5_CH1_CAPTURE_STATUS
 & 0x40) {

174 
TIM5_CH1_CAPTURE_STATUS
 |= 0x80;

175 
TIM5_CH1_CAPTURE_VAL
 = 
	`TIM_GCtu1
(
TIM5
);

177 
	`TIM_OC1PެyCfig
(
TIM5
, 
TIM_ICPެy_Risg
);

179 
TIM5_CH1_CAPTURE_STATUS
 = 0;

180 
TIM5_CH1_CAPTURE_VAL
 = 0;

181 
TIM5_CH1_CAPTURE_STATUS
 |= 0x40;

182 
	`TIM_Cmd
(
TIM5
, 
DISABLE
);

183 
	`TIM_SCou
(
TIM5
, 0);

184 
	`TIM_OC1PެyCfig
(
TIM5
, 
TIM_ICPެy_Flg
);

185 
	`TIM_Cmd
(
TIM5
, 
ENABLE
);

188 
	}
}

190 
	$pwmOvowClback
(
timOvrHdrRec_t
 *
cbRec
, 
timCCR_t
 
u
)

196 
	`UNUSED
(
u
);

197 
pwmIutPt_t
 *
pwmIutPt
 = 
	`cڏ_of
(
cbRec
,wmIutPt_t, 
ovowCb
);

199 i(++
pwmIutPt
->
misdEvts
 > 
MAX_MISSED_PWM_EVENTS
) {

200 
us
[
pwmIutPt
->
chl
] = 
PPM_RCVR_TIMEOUT
;

201 
pwmIutPt
->
misdEvts
 = 0;

204 i(
TIM5_CH1_CAPTURE_STATUS
 & 0x40) {

205 i((
TIM5_CH1_CAPTURE_STATUS
 & 0x3F) == 0x3F) {

206 
TIM5_CH1_CAPTURE_STATUS
 |= 0x80;

207 
TIM5_CH1_CAPTURE_VAL
 = 0xFFFFFFFF;

209 
TIM5_CH1_CAPTURE_STATUS
++;

213 
	}
}

216 
	$pwmEncodIn
(cڡ 
pwmEncodCfig_t
 *
pwmEncodCfig
)

218 
codIutFrgMode
 = 
pwmEncodCfig
->
putFrgMode
;

220 
chl
 = 0; ch< 
PWM_ENCODER_INPUT_PORT_COUNT
; channel++) {

222 cڡ 
timHdwe_t
 *
tim
 = 
	`timGByTag
(
pwmEncodCfig
->
ioTags
[
chl
], 
TIM_USE_ENCODER
);

224 
IO_t
 
io
 = 
	`IOGByTag
(
pwmEncodCfig
->
ioTags
[
chl
]);

232 
	`IOIn
(
io
, 
OWNER_ENCODERINPUT
, 
	`RESOURCE_INDEX
(
chl
));

234 
	`IOCfigGPIOAF
(
	`IOGByTag
(
tim
->
g
), 
IOCFG_AF_PP_PD
,im->
eFuni
);

237 
	`pwmEncodICCfig
(
tim
->
tim
,im->
chl
, 
TIM_ICPެy_Risg
);

240 
	`TIM_SeSveMode
(
tim
->
tim
, 
TIM_SveMode_EncodMode3
);

243 
	`cfigTimeBa4Encod
(
tim
->
tim
, 0xFFFF, 0);

245 
	`TIM_Cmd
(
tim
->
tim
, 
ENABLE
);

247 
	}
}

250 
	$uɿsoundTimIn
(
uɿsoundTimCfig_t
 *
uɿsoundCfig
)

252 
uɿsoundFrgMode
 = 
uɿsoundCfig
->
putFrgMode
;

255 
uɿsound1TriggP
 = 
	`IOGByTag
(
uɿsoundCfig
->
igg1IOTag
);

256 
uɿsound2TriggP
 = 
	`IOGByTag
(
uɿsoundCfig
->
igg2IOTag
);

262 
	`IOIn
(
uɿsound1TriggP
, 
OWNER_TIMER_ULTRASOUND
, 0);

263 
	`IOIn
(
uɿsound2TriggP
, 
OWNER_TIMER_ULTRASOUND
, 1);

265 
	`IOCfigGPIO
(
uɿsound1TriggP
, 
IOCFG_OUT_PP
);

266 
	`IOCfigGPIO
(
uɿsound2TriggP
, 
IOCFG_OUT_PP
);

272 
chl
 = 0; ch< 
PWM_ULTRASOUND_ECHO_PORT_COUNT
; channel++) {

273 
pwmIutPt_t
 *
pt
 = &
pwmUɿsoundPts
[0];

275 cڡ 
timHdwe_t
 *
tim
 = 
	`timGByTag
(
uɿsoundCfig
->
ioTags
[
chl
], 
TIM_USE_PWM
);

279 i(!
tim
) {

283 
pt
->
e
 = 0;

284 
pt
->
misdEvts
 = 0;

285 
pt
->
chl
 = 0;

286 
pt
->
chl
 = channel;

287 
pt
->
mode
 = 
INPUT_MODE_PWM
;

288 
pt
->
timHdwe
 = 
tim
;

291 
IO_t
 
io
 = 
	`IOGByTag
(
uɿsoundCfig
->
ioTags
[0]);

293 
	`IOIn
(
io
, 
OWNER_TIMER_ULTRASOUND
, 
	`RESOURCE_INDEX
(
chl
) + 1);

295 
	`IOCfigGPIOAF
(
	`IOGByTag
(
tim
->
g
), 
IOCFG_AF_PP_PD
,im->
eFuni
);

299 
	`pwmICCfig
(
tim
->
tim
,im->
chl
, 
TIM_ICPެy_Risg
, 
pwmIutFrgMode
);

302 
	`timCfigu
(
tim
, (
ut16_t
)
PWM_TIMER_PERIOD
, 
PWM_TIMER_MHZ
);

305 
	`timChCCHdrIn
(&
pt
->
edgeCb
, 
pwmEdgeClback
);

306 
	`timChOvrHdrIn
(&
pt
->
ovowCb
, 
pwmOvowClback
);

307 
	`timChCfigClbacks
(
tim
, &
pt
->
edgeCb
, &pt->
ovowCb
);

309 
	}
}

311 
	$pwmRxIn
(cڡ 
pwmCfig_t
 *
pwmCfig
)

315 
pwmIutFrgMode
 = 
pwmCfig
->
putFrgMode
;

317 
chl
 = 0; ch< 
PWM_INPUT_PORT_COUNT
; channel++) {

318 
pwmIutPt_t
 *
pt
 = &
pwmIutPts
[
chl
];

320 cڡ 
timHdwe_t
 *
tim
 = 
	`timGByTag
(
pwmCfig
->
ioTags
[
chl
], 
TIM_USE_ANY
);

322 i(!
tim
) {

335 
pt
->
e
 = 0;

336 
pt
->
misdEvts
 = 0;

337 
pt
->
chl
 = channel;

338 
pt
->
mode
 = 
INPUT_MODE_PWM
;

339 
pt
->
timHdwe
 = 
tim
;

346 
IO_t
 
io
 = 
	`IOGByTag
(
pwmCfig
->
ioTags
[
chl
]);

350 
	`IOIn
(
io
, 
OWNER_PWMINPUT
, 
	`RESOURCE_INDEX
(
chl
));

355 
	`IOCfigGPIOAF
(
	`IOGByTag
(
tim
->
g
), 
IOCFG_AF_PP_PD
,im->
eFuni
);

358 
	`pwmICCfig
(
tim
->
tim
,im->
chl
, 
TIM_ICPެy_Risg
, 
pwmIutFrgMode
);

362 
	`timCfigu
(
tim
, (
ut16_t
)
PWM_TIMER_PERIOD
, 
PWM_TIMER_MHZ
);

366 
	`timChCCHdrIn
(&
pt
->
edgeCb
, 
pwmEdgeClback
);

367 
	`timChOvrHdrIn
(&
pt
->
ovowCb
, 
pwmOvowClback
);

372 
	`timChCfigClbacks
(
tim
, &
pt
->
edgeCb
, &pt->
ovowCb
);

425 
	}
}

428 
ut16_t
 
	$pwmRd
(
ut8_t
 
chl
)

431  
us
[
chl
];

432 
	}
}

435 
ut32_t
 
	$pwmRd
(
ut8_t
 
chl
)

437  
us
[
chl
];

438 
	}
}

441 
bo
 
	$isPWMDaBegReived
()

443 
chl
;

444 
chl
 = 0; ch< 
PWM_PORTS_OR_PPM_CAPTURE_COUNT
; channel++) {

445 i(
us
[
chl
] !
PPM_RCVR_TIMEOUT
) {

446  
ue
;

450  
l
;

451 
	}
}

	@src/quad/drivers/rx_pwm.h

1 #ide
__RX_PWM_H


2 
	#__RX_PWM_H


	)

4 
	~"io.h
"

6 
	#PPM_RCVR_TIMEOUT
 (0u)

	)

7 
	#PWM_INPUT_PORT_COUNT
 (8u)

	)

8 
	#PWM_ENCODER_INPUT_PORT_COUNT
 (4u)

	)

9 
	#PWM_ULTRASOUND_ECHO_PORT_COUNT
 (2u)

10 

	)

12 
	mINPUT_FILTERING_DISABLED
 = 0,

13 
	mINPUT_FILTERING_ENABLED


14 } 
	tputFrgMode_e
;

16 
	spwmCfig_s
 {

17 
ioTag_t
 
	mioTags
[
PWM_INPUT_PORT_COUNT
];

18 
putFrgMode_e
 
	mputFrgMode
;

19 }
	tpwmCfig_t
;

22 
	spwmEncodCfig_s
 {

23 
ioTag_t
 
	mioTags
[
PWM_ENCODER_INPUT_PORT_COUNT
];

24 
putFrgMode_e
 
	mputFrgMode
;

25 }
	tpwmEncodCfig_t
;

28 
	suɿsoundTimCfig_s
 {

29 
ioTag_t
 
	migg1IOTag
;

30 
ioTag_t
 
	migg2IOTag
;

31 
ioTag_t
 
	mioTags
[
PWM_ULTRASOUND_ECHO_PORT_COUNT
];

32 
putFrgMode_e
 
	mputFrgMode
;

33 }
	tuɿsoundTimCfig_t
;

35 
pwmRxIn
(cڡ 
pwmCfig_t
 *
pwmCfig
);

36 
pwmEncodIn
(cڡ 
pwmEncodCfig_t
 *
pwmEncodCfig
);

37 
uɿsoundTimIn
(
uɿsoundTimCfig_t
 *
uɿsoundTimCfig
);

41 
ut32_t
 
pwmRd
(
ut8_t
 
chl
);

43 
bo
 
isPWMDaBegReived
();

	@src/quad/drivers/sdcard.c

2 
	~<dio.h
>

3 
	~"fm.h
"

5 #ifde
USE_SDCARD


7 
	~"io.h
"

8 
	~"bus_i.h
"

9 
	~"syem.h
"

11 
	~"sdrd.h
"

12 
	~"sdrd_dd.h
"

14 
	~"dma.h
"

18 
	mSDCARD_STATE_NOT_PRESENT
 = 0,

19 
	mSDCARD_STATE_RESET
,

20 
	mSDCARD_STATE_CARD_INIT_IN_PROGRESS
,

21 
	mSDCARD_STATE_INITIALISATION_RECEIVE_CID
,

24 
	mSDCARD_STATE_READY
,

25 
	mSDCARD_STATE_READING
,

26 
	mSDCARD_STATE_SENDING_WRITE
,

27 
	mSDCARD_STATE_WAITING_FOR_WRITE
,

28 
	mSDCARD_STATE_WRITING_MULTIPLE_BLOCKS
,

29 
	mSDCARD_STATE_STOPPING_MULTIPLE_BLOCK_WRITE


30 }
	tsdrdS_e
;

33 
	mSDCARD_RECEIVE_SUCCESS
,

34 
	mSDCARD_RECEIVE_BLOCK_IN_PROGRESS
,

35 
	mSDCARD_RECEIVE_ERROR


36 }
	tsdrdReiveBlockStus_e
;

38 
	ssdrd_t
 {

40 
ut8_t
 *
	mbufr
;

41 
ut32_t
 
	mblockIndex
;

42 
ut8_t
 
	mchunkIndex
;

44 
sdrd_ݔiComeClback_c
 
	mback
;

45 
ut32_t
 
	mbackDa
;

46 }
	mndgOti
;

48 
ut32_t
 
	mݔiSTime
;

50 
ut8_t
 
	muCou
;

52 
ut8_t
 
	mvsi
;

54 
bo
 
	mhighCacy
;

56 
ut32_t
 
	mmuiWreNextBlock
;

57 
ut32_t
 
	mmuiWreBlocksRema
;

59 
sdrdS_e
 
	me
;

61 
sdrdMaDa_t
 
	mmaDa
;

63 
sdrdCSD_t
 
	mcsd
;

64 }
	tsdrd_t
;

66 
sdrd_t
 
	gsdrd
;

68 #ifde
SDCARD_DMA_CHANNEL_TX


69 
bo
 
	guDMAFTx
;

72 cڡ 
bo
 
	guDMAFTx
 = 
l
;

75 #ifde
SDCARD_DETECT_PIN


76 
IO_t
 
	gsdrdDeP
 = 
IO_NONE
;

79 
IO_t
 
	gsdrdCsP
 = 
IO_NONE
;

81 
	#SET_CS_HIGH
 
	`IOHi
(
sdrdCsP
)

	)

82 
	#SET_CS_LOW
 
	`IOLo
(
sdrdCsP
)

	)

84 
	#SDCARD_INIT_NUM_DUMMY_BYTES
 10

	)

85 
	#SDCARD_MAXIMUM_BYTE_DELAY_FOR_CMD_REPLY
 8

	)

88 
	#SDCARD_IF_COND_CHECK_PATTERN
 0xAB

	)

90 
	#SDCARD_MAX_CONSECUTIVE_FAILURES
 8

	)

92 
	#SDCARD_NON_DMA_CHUNK_SIZE
 256

	)

94 
	#SDCARD_TIMEOUT_INIT_MILLIS
 200

	)

103 
bo
 
	$sdrd_isIned
()

105 
bo
 
su
 = 
ue
;

107 #ifde
SDCARD_DETECT_PIN


113 
su
 = 
	`IORd
(
sdrdDeP
) != 0;

116 #ifde
SDCARD_DETECT_INVERTED


117 
su
 = !result;

121  
su
;

122 
	}
}

124 
	$sdrdIniDeIn
()

126 #ifde
SDCARD_DETECT_PIN


128 
sdrdDeP
 = 
	`IOGByTag
(
	`IO_TAG
(
SDCARD_DETECT_PIN
));

129 
	`IOIn
(
sdrdDeP
, 
OWNER_SDCARD_DETECT
, 0);

130 
	`IOCfigGPIO
(
sdrdDeP
, 
IOCFG_IPU
);

132 
	}
}

137 
	$sdrd_
(
bo
 
uDMA
)

140 #ifde
SDCARD_DMA_CHANNEL_TX


141 
uDMAFTx
 = 
uDMA
;

142 i(
uDMAFTx
) {

143 
	`dmaIn
(
	`dmaGIdtifr
(
SDCARD_DMA_CHANNEL_TX
), 
OWNER_SDCARD
, 0);

147 (
uDMA
;

151 #ifde
SDCARD_SPI_CS_PIN


152 
sdrdCsP
 = 
	`IOGByTag
(
	`IO_TAG
(
SDCARD_SPI_CS_PIN
));

153 
	`IOIn
(
sdrdCsP
, 
OWNER_SDCARD_CS
, 0);

154 
	`IOCfigGPIO
(
sdrdCsP
, 
SPI_IO_CS_CFG
);

158 
	`iSDivis
(
SDCARD_SPI_INSTANCE
, 
SDCARD_SPI_INITIALISATION_CLOCK_DIVISOR
);

161 
	`day
(1000);

164 
SET_CS_HIGH
;

166 
	`iTnsr
(
SDCARD_SPI_INSTANCE
, 
NULL
, NULL, 
SDCARD_INIT_NUM_DUMMY_BYTES
);

169 
time
 = 100000;

170 
	`iIsBusBusy
(
SDCARD_SPI_INSTANCE
)) {

171 i(
time
-- == 0) {

172 
sdrd
.
e
 = 
SDCARD_STATE_NOT_PRESENT
;

173 
sdrd
.
uCou
++;

178 
sdrd
.
ݔiSTime
 = 
	`mlis
();

179 
sdrd
.
e
 = 
SDCARD_STATE_RESET
;

180 
sdrd
.
uCou
 = 0;

182 
	}
}

184 
	$sdrd_
()

186 
SET_CS_LOW
;

187 
	}
}

189 
	$sdrd_de
()

195 
	`iIsBusBusy
(
SDCARD_SPI_INSTANCE
)) {

198 
SET_CS_HIGH
;

199 
	}
}

204 
bo
 
	$sdrd_isRdy
()

206  
sdrd
.
e
 =
SDCARD_STATE_READY
 || sdrd.=
SDCARD_STATE_WRITING_MULTIPLE_BLOCKS
;

207 
	}
}

214 
bo
 
	$sdrd_waFId
(
maxBysToWa
)

216 
maxBysToWa
 > 0) {

217 
ut8_t
 
b
 = 
	`iTnsrBy
(
SDCARD_SPI_INSTANCE
, 0xFF);

218 i(
b
 == 0xFF) {

219  
ue
;

221 
maxBysToWa
--;

224  
l
;

225 
	}
}

232 
ut8_t
 
	$sdrd_waFNIdBy
(
maxDay
)

234 
i
 = 0; i < 
maxDay
 + 1; i++) {

235 
ut8_t
 
ڣ
 = 
	`iTnsrBy
(
SDCARD_SPI_INSTANCE
, 0xFF);

236 i(
ڣ
 != 0xFF) {

238  
ڣ
;

244 
	}
}

246 
ut8_t
 
	$sdrd_ndCommd
(
ut8_t
 
commdCode
, 
ut32_t
 
commdArgumt
)

248 
ut8_t
 
commd
[6] = {

249 0x40 | 
commdCode
,

250 
commdArgumt
 >> 24,

251 
commdArgumt
 >> 16,

252 
commdArgumt
 >> 8,

253 
commdArgumt
,

258 i(!
	`sdrd_waFId
(
SDCARD_MAXIMUM_BYTE_DELAY_FOR_CMD_REPLY
&& 
commdCode
 !
SDCARD_COMMAND_GO_IDLE_STATE
) {

263 
	`iTnsr
(
SDCARD_SPI_INSTANCE
, 
NULL
, 
commd
, (command));

269  
	`sdrd_waFNIdBy
(
SDCARD_MAXIMUM_BYTE_DELAY_FOR_CMD_REPLY
);

270 
	}
}

272 
ut8_t
 
	$sdrd_ndACommd
(
ut8_t
 
commdCode
, 
ut32_t
 
commdArgumt
)

274 
	`sdrd_ndCommd
(
SDCARD_COMMAND_APP_CMD
, 0);

276  
	`sdrd_ndCommd
(
commdCode
, 
commdArgumt
);

277 
	}
}

283 
bo
 
	$sdrd_videICdi
()

285 
ut8_t
 
ifCdRly
[4];

286 
sdrd
.
vsi
 = 0;

288 
	`sdrd_
();

291 
ut8_t
 
us
 = 
	`sdrd_ndCommd
(
SDCARD_COMMAND_SEND_IF_COND
, (
SDCARD_VOLTAGE_ACCEPTED_2_7_to_3_6
 << 8| 
SDCARD_IF_COND_CHECK_PATTERN
);

298 i(
us
 =(
SDCARD_R1_STATUS_BIT_ILLEGAL_COMMAND
 | 
SDCARD_R1_STATUS_BIT_IDLE
)) {

300 
sdrd
.
vsi
 = 1;

301 }i(
us
 =
SDCARD_R1_STATUS_BIT_IDLE
) {

302 
	`iTnsr
(
SDCARD_SPI_INSTANCE
, 
ifCdRly
, 
NULL
, (ifCondReply));

314 i(
ifCdRly
[3] =
SDCARD_IF_COND_CHECK_PATTERN
) {

315 
sdrd
.
vsi
 = 2;

319 
	`sdrd_de
();

321  
sdrd
.
vsi
 > 0;

322 
	}
}

329 
bo
 
	$sdrd_checkInDe
()

331 
	`sdrd_
();

334 
ut8_t
 
us
 = 
	`sdrd_ndACommd
(
SDCARD_ACOMMAND_SEND_OP_COND
, 
sdrd
.
vsi
 == 2 ? 1 << 30 : 0);

336 
	`sdrd_de
();

338  
us
 == 0x00;

339 
	}
}

341 
bo
 
	$sdrd_adOCRRegi
(
ut32_t
 *
su
)

343 
	`sdrd_
();

346 
ut8_t
 
us
 = 
	`sdrd_ndCommd
(
SDCARD_COMMAND_READ_OCR
, 0);

348 
ut8_t
 
ڣ
[4];

351 
	`iTnsr
(
SDCARD_SPI_INSTANCE
, 
ڣ
, 
NULL
, (response));

353 i(
us
 == 0) {

354 
	`sdrd_de
();

363 *
su
 = (
ڣ
[0] << 24) | (response[1] << 16) | (response[2] << 8) |esponse[3];

365  
ue
;

367 
	`sdrd_de
();

369  
l
;

371 
	}
}

379 
	$sdrd_t
()

381 i(!
	`sdrd_isIned
()) {

382 
sdrd
.
e
 = 
SDCARD_STATE_NOT_PRESENT
;

386 i(
sdrd
.
e
 >
SDCARD_STATE_READY
) {

387 
	`iSDivis
(
SDCARD_SPI_INSTANCE
, 
SDCARD_SPI_INITIALISATION_CLOCK_DIVISOR
);

390 
sdrd
.
uCou
++;

392 i(
sdrd
.
uCou
 >
SDCARD_MAX_CONSECUTIVE_FAILURES
) {

393 
sdrd
.
e
 = 
SDCARD_STATE_NOT_PRESENT
;

395 
sdrd
.
ݔiSTime
 = 
	`mlis
();

396 
sdrd
.
e
 = 
SDCARD_STATE_RESET
;

398 
	}
}

405 
sdrdReiveBlockStus_e
 
	$sdrd_iveDaBlock
(
ut8_t
 *
bufr
, 
cou
)

408 
ut8_t
 
daTok
 = 
	`sdrd_waFNIdBy
(8);

410 i(
daTok
 == 0xFF) {

412  
SDCARD_RECEIVE_BLOCK_IN_PROGRESS
;

415 i(
daTok
 !
SDCARD_SINGLE_BLOCK_READ_START_TOKEN
) {

417  
SDCARD_RECEIVE_ERROR
;

420 
	`iTnsr
(
SDCARD_SPI_INSTANCE
, 
bufr
, 
NULL
, 
cou
);

423 
	`iTnsrBy
(
SDCARD_SPI_INSTANCE
, 0xFF);

424 
	`iTnsrBy
(
SDCARD_SPI_INSTANCE
, 0xFF);

426  
SDCARD_RECEIVE_SUCCESS
;

427 
	}
}

429 
bo
 
	$sdrd_tchCSD
()

432 
ut32_t
 
adBlockL
, 
blockCou
, 
blockCouMu
;

433 
ut64_t
 
cyBys
;

435 
	`sdrd_
();

441 
bo
 
sucss
 = 
	`sdrd_ndCommd
(
SDCARD_COMMAND_SEND_CSD
, 0) == 0

442 && 
	`sdrd_iveDaBlock
((
ut8_t
 *)&
sdrd
.
csd
, (sdrd.csd)=
SDCARD_RECEIVE_SUCCESS


443 && 
	`SDCARD_GET_CSD_FIELD
(
sdrd
.
csd
, 1, 
TRAILER
) == 1;

452 i(
sucss
) {

453 
	`SDCARD_GET_CSD_FIELD
(
sdrd
.
csd
, 1, 
CSD_STRUCTURE_VER
)) {

454 
SDCARD_CSD_STRUCTURE_VERSION_1
:

457 
adBlockL
 = 1 << 
	`SDCARD_GET_CSD_FIELD
(
sdrd
.
csd
, 1, 
READ_BLOCK_LEN
);

458 
blockCouMu
 = 1 << (
	`SDCARD_GET_CSD_FIELD
(
sdrd
.
csd
, 1, 
CSIZE_MULT
) + 2);

459 
blockCou
 = (
	`SDCARD_GET_CSD_FIELD
(
sdrd
.
csd
, 1, 
CSIZE
+ 1* 
blockCouMu
;

465 
cyBys
 = (
ut64_t

blockCou
 * 
adBlockL
;

468 
sdrd
.
maDa
.
numBlocks
 = 
cyBys
 / 
SDCARD_BLOCK_SIZE
;

471 
SDCARD_CSD_STRUCTURE_VERSION_2
:

476 
sdrd
.
maDa
.
numBlocks
 = (
	`SDCARD_GET_CSD_FIELD
(sdrd.
csd
, 2, 
CSIZE
) + 1) * 1024;

481 
sucss
 = 
l
;

485 
	`sdrd_de
();

487  
sucss
;

488 
	}
}

490 
bo
 
	$sdrd_iveCID
()

492 
ut8_t
 
cid
[16];

494 i(
	`sdrd_iveDaBlock
(
cid
, (cid)!
SDCARD_RECEIVE_SUCCESS
) {

495  
l
;

505 
sdrd
.
maDa
.
muurID
 = 
cid
[0];

506 
sdrd
.
maDa
.
mID
 = (
cid
[1] << 8) | cid[2];

507 
sdrd
.
maDa
.
oduName
[0] = 
cid
[3];

508 
sdrd
.
maDa
.
oduName
[1] = 
cid
[4];

509 
sdrd
.
maDa
.
oduName
[2] = 
cid
[5];

510 
sdrd
.
maDa
.
oduName
[3] = 
cid
[6];

511 
sdrd
.
maDa
.
oduName
[4] = 
cid
[7];

512 
sdrd
.
maDa
.
oduRevisiMaj
 = 
cid
[8] >> 4;

513 
sdrd
.
maDa
.
oduRevisiM
 = 
cid
[8] & 0x0F;

514 
sdrd
.
maDa
.
oduSl
 = (
cid
[9] << 24) | (cid[10] << 16) | (cid[11] << 8) | cid[12];

515 
sdrd
.
maDa
.
oduiYr
 = (((
cid
[13] & 0x0F) << 4) | (cid[14] >> 4)) + 2000;

516 
sdrd
.
maDa
.
oduiMth
 = 
cid
[14] & 0x0F;

519 
	`tf
("sdrd.maDa.muurID: %u\r\n", 
sdrd
.
maDa
.
muurID
);

520 
	`tf
("sdrd.maDa.mID: 0x%x\r\n", 
sdrd
.
maDa
.
mID
);

521 
	`tf
("sdrd.maDa.oduName: %s\r\n", 
sdrd
.
maDa
.
oduName
);

522 
	`tf
("sdrd.maDa.oduRevisiMaj: %u\r\n", 
sdrd
.
maDa
.
oduRevisiMaj
);

523 
	`tf
("sdrd.maDa.oduRevisiM: %u\r\n", 
sdrd
.
maDa
.
oduRevisiM
);

524 
	`tf
("sdrd.maDa.oduSl: 0x%x\r\n", 
sdrd
.
maDa
.
oduSl
);

525 
	`tf
("sdrd.maDa.oduiYr: %u\r\n", 
sdrd
.
maDa
.
oduiYr
);

526 
	`tf
("sdrd.maDa.oduiMth: %u\r\n", 
sdrd
.
maDa
.
oduiMth
);

529  
ue
;

530 
	}
}

532 
bo
 
	$sdrd_tBlockLgth
(
ut32_t
 
blockL
)

534 
	`sdrd_
();

537 
ut8_t
 
us
 = 
	`sdrd_ndCommd
(
SDCARD_COMMAND_SET_BLOCKLEN
, 
blockL
);

539 
	`sdrd_de
();

541  
us
 == 0;

542 
	}
}

544 
bo
 
	$sdrd_ndDaBlockFish
()

547 
	`iTnsrBy
(
SDCARD_SPI_INSTANCE
, 0x00);

548 
	`iTnsrBy
(
SDCARD_SPI_INSTANCE
, 0x00);

550 
ut8_t
 
daReڣTok
 = 
	`iTnsrBy
(
SDCARD_SPI_INSTANCE
, 0xFF);

564  (
daReڣTok
 & 0x1F) == 0x05;

565 
	}
}

576 
sdrdOtiStus_e
 
	$sdrd_dWreBlocks
()

578 
sdrd
.
muiWreBlocksRema
 = 0;

581 
	`iTnsrBy
(
SDCARD_SPI_INSTANCE
, 0xFF);

583 
	`iTnsrBy
(
SDCARD_SPI_INSTANCE
, 
SDCARD_MULTIPLE_BLOCK_WRITE_STOP_TOKEN
);

586 i(
	`sdrd_waFNIdBy
(1) == 0xFF) {

587 
sdrd
.
e
 = 
SDCARD_STATE_READY
;

588  
SDCARD_OPERATION_SUCCESS
;

590 
sdrd
.
e
 = 
SDCARD_STATE_STOPPING_MULTIPLE_BLOCK_WRITE
;

591 
sdrd
.
ݔiSTime
 = 
	`mlis
();

593  
SDCARD_OPERATION_IN_PROGRESS
;

595 
	}
}

602 
bo
 
	$sdrd_pl
()

605 
ut8_t
 
Stus
;

606 
bo
 
ndCome
;

609 
doMe
:

611 
sdrd
.
e
) {

612 
SDCARD_STATE_RESET
:

613 
	`sdrd_
();

615 
Stus
 = 
	`sdrd_ndCommd
(
SDCARD_COMMAND_GO_IDLE_STATE
, 0);

617 
	`sdrd_de
();

620 i(
Stus
 =
SDCARD_R1_STATUS_BIT_IDLE
) {

622 i(
	`sdrd_videICdi
()) {

624 
sdrd
.
e
 = 
SDCARD_STATE_CARD_INIT_IN_PROGRESS
;

626 
doMe
;

629 
sdrd
.
e
 = 
SDCARD_STATE_NOT_PRESENT
;

636 
SDCARD_STATE_CARD_INIT_IN_PROGRESS
:

639 i(
	`sdrd_checkInDe
()) {

641 i(
sdrd
.
vsi
 == 2) {

643 
ut32_t
 
o
;

646 i(!
	`sdrd_adOCRRegi
(&
o
)) {

647 
	`sdrd_t
();

648 
doMe
;

652 
sdrd
.
highCacy
 = (
o
 & (1 << 30)) != 0;

656 
sdrd
.
highCacy
 = 
l
;

660 i(
	`sdrd_tchCSD
()) {

661 
	`sdrd_
();

663 
ut8_t
 
us
 = 
	`sdrd_ndCommd
(
SDCARD_COMMAND_SEND_CID
, 0);

664 i(
us
 == 0) {

666 
sdrd
.
e
 = 
SDCARD_STATE_INITIALISATION_RECEIVE_CID
;

667 
doMe
;

669 
	`sdrd_de
();

671 
	`sdrd_t
();

672 
doMe
;

678 
SDCARD_STATE_INITIALISATION_RECEIVE_CID
:

680 i(
	`sdrd_iveCID
()) {

681 
	`sdrd_de
();

686 i(!
sdrd
.
highCacy
 && !
	`sdrd_tBlockLgth
(
SDCARD_BLOCK_SIZE
)) {

687 
	`sdrd_t
();

688 
doMe
;

696 
	`iSDivis
(
SDCARD_SPI_INSTANCE
, 
SDCARD_SPI_FULL_SPEED_CLOCK_DIVIDER
);

698 
sdrd
.
muiWreBlocksRema
 = 0;

700 
sdrd
.
e
 = 
SDCARD_STATE_READY
;

704 
doMe
;

708 
SDCARD_STATE_SENDING_WRITE
:

710 
ndCome
 = 
l
;

712 #ifde
SDCARD_DMA_CHANNEL_TX


713 #i
	`defed
(
USE_HAL_DRIVER
)

716 #ifde
SDCARD_DMA_CHANNEL


717 i(
uDMAFTx
 && 
	`DMA_GFgStus
(
SDCARD_DMA_CHANNEL_TX
, 
SDCARD_DMA_CHANNEL_TX_COMPLETE_FLAG
=
SET
) {

718 
	`DMA_CˬFg
(
SDCARD_DMA_CHANNEL_TX
, 
SDCARD_DMA_CHANNEL_TX_COMPLETE_FLAG
);

720 i(
uDMAFTx
 && 
	`DMA_GFgStus
(
SDCARD_DMA_CHANNEL_TX_COMPLETE_FLAG
=
SET
) {

721 
	`DMA_CˬFg
(
SDCARD_DMA_CHANNEL_TX_COMPLETE_FLAG
);

723 
	`DMA_Cmd
(
SDCARD_DMA_CHANNEL_TX
, 
DISABLE
);

726 
	`SPI_I2S_GFgStus
(
SDCARD_SPI_INSTANCE
, 
SPI_I2S_FLAG_RXNE
=
SET
) {

727 
SDCARD_SPI_INSTANCE
->
DR
;

731 
	`iIsBusBusy
(
SDCARD_SPI_INSTANCE
)) {

734 
	`SPI_I2S_DMACmd
(
SDCARD_SPI_INSTANCE
, 
SPI_I2S_DMAReq_Tx
, 
DISABLE
);

736 
ndCome
 = 
ue
;

743 i(!
uDMAFTx
) {

750 
	`iTnsr
(
SDCARD_SPI_INSTANCE
, 
NULL
, 
sdrd
.
ndgOti
.
bufr
 + 
SDCARD_NON_DMA_CHUNK_SIZE
 * sdrd.ndgOti.
chunkIndex
, SDCARD_NON_DMA_CHUNK_SIZE);

752 
sdrd
.
ndgOti
.
chunkIndex
++;

754 
ndCome
 = 
sdrd
.
ndgOti
.
chunkIndex
 =
SDCARD_BLOCK_SIZE
 / 
SDCARD_NON_DMA_CHUNK_SIZE
;

757 i(
ndCome
) {

759 i(
	`sdrd_ndDaBlockFish
()) {

761 
sdrd
.
e
 = 
SDCARD_STATE_WAITING_FOR_WRITE
;

762 
sdrd
.
ݔiSTime
 = 
	`mlis
();

765 i(
sdrd
.
ndgOti
.
back
) {

766 
sdrd
.
ndgOti
.
	`back
(
SDCARD_BLOCK_OPERATION_WRITE
, sdrd.ndgOti.
blockIndex
, sdrd.ndgOti.
bufr
, sdrd.ndgOti.
backDa
);

773 
	`sdrd_t
();

776 i(
sdrd
.
ndgOti
.
back
) {

777 
sdrd
.
ndgOti
.
	`back
(
SDCARD_BLOCK_OPERATION_WRITE
, sdrd.ndgOti.
blockIndex
, 
NULL
, sdrd.ndgOti.
backDa
);

780 
doMe
;

786 
SDCARD_STATE_WAITING_FOR_WRITE
:

787 i(
	`sdrd_waFId
(
SDCARD_MAXIMUM_BYTE_DELAY_FOR_CMD_REPLY
)) {

788 #ifde
SDCARD_PROFILING


789 
ofgCome
 = 
ue
;

792 
sdrd
.
uCou
 = 0;

795 i(
sdrd
.
muiWreBlocksRema
 > 1) {

796 
sdrd
.
muiWreBlocksRema
--;

797 
sdrd
.
muiWreNextBlock
++;

798 
sdrd
.
e
 = 
SDCARD_STATE_WRITING_MULTIPLE_BLOCKS
;

799 } i(
sdrd
.
muiWreBlocksRema
 == 1) {

801 i(
	`sdrd_dWreBlocks
(=
SDCARD_OPERATION_SUCCESS
) {

802 
	`sdrd_de
();

804 #ifde
SDCARD_PROFILING


806 
ofgCome
 = 
l
;

810 
sdrd
.
e
 = 
SDCARD_STATE_READY
;

811 
	`sdrd_de
();

814 #ifde
SDCARD_PROFILING


815 i(
ofgCome
 && 
sdrd
.
of
) {

816 
sdrd
.
	`of
(
SDCARD_BLOCK_OPERATION_WRITE
, sdrd.
ndgOti
.
blockIndex
, 
	`mios
(- sdrd.ndgOti.
ofeSTime
);

819 } i(
	`mlis
(> 
sdrd
.
ݔiSTime
 + 
SDCARD_TIMEOUT_WRITE_MSEC
) {

825 
	`sdrd_t
();

826 
doMe
;

830 
SDCARD_STATE_READING
:

832 
	`sdrd_iveDaBlock
(
sdrd
.
ndgOti
.
bufr
, 
SDCARD_BLOCK_SIZE
)) {

833 
SDCARD_RECEIVE_SUCCESS
:

834 
	`sdrd_de
();

836 
sdrd
.
e
 = 
SDCARD_STATE_READY
;

837 
sdrd
.
uCou
 = 0;

839 #ifde
SDCARD_PROFILING


846 i(
sdrd
.
ndgOti
.
back
) {

847 
sdrd
.
ndgOti
.
	`back
(

848 
SDCARD_BLOCK_OPERATION_READ
,

849 
sdrd
.
ndgOti
.
blockIndex
,

850 
sdrd
.
ndgOti
.
bufr
,

851 
sdrd
.
ndgOti
.
backDa


858 
SDCARD_RECEIVE_BLOCK_IN_PROGRESS
:

859 i(
	`mlis
(<
sdrd
.
ݔiSTime
 + 
SDCARD_TIMEOUT_READ_MSEC
) {

866 
SDCARD_RECEIVE_ERROR
:

867 
	`sdrd_de
();

869 
	`sdrd_t
();

871 i(
sdrd
.
ndgOti
.
back
) {

872 
sdrd
.
ndgOti
.
	`back
(

873 
SDCARD_BLOCK_OPERATION_READ
,

874 
sdrd
.
ndgOti
.
blockIndex
,

875 
NULL
,

876 
sdrd
.
ndgOti
.
backDa


881 
doMe
;

887 
SDCARD_STATE_STOPPING_MULTIPLE_BLOCK_WRITE
:

888 i(
	`sdrd_waFId
(
SDCARD_MAXIMUM_BYTE_DELAY_FOR_CMD_REPLY
)) {

889 
	`sdrd_de
();

891 
sdrd
.
e
 = 
SDCARD_STATE_READY
;

893 #ifde
SDCARD_PROFILING


894 i(
sdrd
.
of
) {

895 
sdrd
.
	`of
(
SDCARD_BLOCK_OPERATION_WRITE
, sdrd.
ndgOti
.
blockIndex
, 
	`mios
(- sdrd.ndgOti.
ofeSTime
);

898 } i(
	`mlis
(> 
sdrd
.
ݔiSTime
 + 
SDCARD_TIMEOUT_WRITE_MSEC
) {

899 
	`sdrd_t
();

900 
doMe
;

904 
SDCARD_STATE_NOT_PRESENT
:

911 i(
sdrd
.
e
 >
SDCARD_STATE_RESET
 && sdrd.< 
SDCARD_STATE_READY


912 && 
	`mlis
(- 
sdrd
.
ݔiSTime
 > 
SDCARD_TIMEOUT_INIT_MILLIS
) {

913 
	`sdrd_t
();

916  
	`sdrd_isRdy
();

917 
	}
}

932 
sdrdOtiStus_e
 
	$sdrd_begWreBlocks
(
ut32_t
 
blockIndex
, ut32_
blockCou
)

934 i(
sdrd
.
e
 !
SDCARD_STATE_READY
) {

935 i(
sdrd
.
e
 =
SDCARD_STATE_WRITING_MULTIPLE_BLOCKS
) {

936 i(
blockIndex
 =
sdrd
.
muiWreNextBlock
) {

938  
SDCARD_OPERATION_SUCCESS
;

939 } i(
	`sdrd_dWreBlocks
(!
SDCARD_OPERATION_SUCCESS
) {

940  
SDCARD_OPERATION_BUSY
;

944  
SDCARD_OPERATION_BUSY
;

948 
	`sdrd_
();

955 
	`sdrd_ndACommd
(
SDCARD_ACOMMAND_SET_WR_BLOCK_ERASE_COUNT
, 
blockCou
) == 0

956 && 
	`sdrd_ndCommd
(
SDCARD_COMMAND_WRITE_MULTIPLE_BLOCK
, 
sdrd
.
highCacy
 ? 
blockIndex
 : blockIndex * 
SDCARD_BLOCK_SIZE
) == 0

958 
sdrd
.
e
 = 
SDCARD_STATE_WRITING_MULTIPLE_BLOCKS
;

959 
sdrd
.
muiWreBlocksRema
 = 
blockCou
;

960 
sdrd
.
muiWreNextBlock
 = 
blockIndex
;

963  
SDCARD_OPERATION_SUCCESS
;

965 
	`sdrd_de
();

967 
	`sdrd_t
();

969  
SDCARD_OPERATION_FAILURE
;

971 
	}
}

976 
	$sdrd_ndDaBlockBeg
(
ut8_t
 *
bufr
, 
bo
 
muiBlockWre
)

979 
	`iTnsrBy
(
SDCARD_SPI_INSTANCE
, 0xFF);

981 
	`iTnsrBy
(
SDCARD_SPI_INSTANCE
, 
muiBlockWre
 ? 
SDCARD_MULTIPLE_BLOCK_WRITE_START_TOKEN
 : 
SDCARD_SINGLE_BLOCK_WRITE_START_TOKEN
);

983 i(
uDMAFTx
) {

984 #ifde
SDCARD_DMA_CHANNEL_TX


985 #i
	`defed
(
USE_HAL_DRIVER
)

986 
sdDMAHd
 = 
	`iSDMATnsm
(
SDCARD_DMA_CHANNEL_TX
, 
SDCARD_DMA_CHANNEL
, 
SDCARD_SPI_INSTANCE
, 
bufr
, 
SDCARD_BLOCK_SIZE
);

989 #ifde
SDCARD_DMA_CLK


990 
	`RCC_AHB1PhClockCmd
(
SDCARD_DMA_CLK
, 
ENABLE
);

992 
DMA_InTyDef
 
DMA_InSuu
;

994 
	`DMA_SuIn
(&
DMA_InSuu
);

996 #ifde
SDCARD_DMA_CHANNEL


997 
DMA_InSuu
.
DMA_Chl
 = 
SDCARD_DMA_CHANNEL
;

998 
DMA_InSuu
.
DMA_Memy0BaAddr
 = (
ut32_t

bufr
;

999 
DMA_InSuu
.
DMA_DIR
 = 
DMA_DIR_MemyToPh
;

1001 
DMA_InSuu
.
DMA_M2M
 = 
DMA_M2M_Dib
;

1002 
DMA_InSuu
.
DMA_MemyBaAddr
 = (
ut32_t

bufr
;

1003 
DMA_InSuu
.
DMA_DIR
 = 
DMA_DIR_PhDST
;

1005 
DMA_InSuu
.
DMA_PhBaAddr
 = (
ut32_t
&
SDCARD_SPI_INSTANCE
->
DR
;

1006 
DMA_InSuu
.
DMA_Priܙy
 = 
DMA_Priܙy_Low
;

1007 
DMA_InSuu
.
DMA_PhInc
 = 
DMA_PhInc_Dib
;

1008 
DMA_InSuu
.
DMA_PhDaSize
 = 
DMA_PhDaSize_By
;

1010 
DMA_InSuu
.
DMA_MemyInc
 = 
DMA_MemyInc_Eb
;

1011 
DMA_InSuu
.
DMA_MemyDaSize
 = 
DMA_MemyDaSize_By
;

1013 
DMA_InSuu
.
DMA_BufrSize
 = 
SDCARD_BLOCK_SIZE
;

1014 
DMA_InSuu
.
DMA_Mode
 = 
DMA_Mode_Nm
;

1016 
	`DMA_DeIn
(
SDCARD_DMA_CHANNEL_TX
);

1017 
	`DMA_In
(
SDCARD_DMA_CHANNEL_TX
, &
DMA_InSuu
);

1019 
	`DMA_Cmd
(
SDCARD_DMA_CHANNEL_TX
, 
ENABLE
);

1021 
	`SPI_I2S_DMACmd
(
SDCARD_SPI_INSTANCE
, 
SPI_I2S_DMAReq_Tx
, 
ENABLE
);

1026 
	`iTnsr
(
SDCARD_SPI_INSTANCE
, 
NULL
, 
bufr
, 
SDCARD_NON_DMA_CHUNK_SIZE
);

1028 
	}
}

1044 
sdrdOtiStus_e
 
	$sdrd_wreBlock
(
ut32_t
 
blockIndex
, 
ut8_t
 *
bufr
, 
sdrd_ݔiComeClback_c
 
back
, ut32_
backDa
)

1046 
ut8_t
 
us
;

1048 #ifde
SDCARD_PROFILING


1049 
sdrd
.
ndgOti
.
ofeSTime
 = 
	`mios
();

1052 
doMe
:

1053 
sdrd
.
e
) {

1054 
SDCARD_STATE_WRITING_MULTIPLE_BLOCKS
:

1056 i(
blockIndex
 !
sdrd
.
muiWreNextBlock
) {

1057 i(
	`sdrd_dWreBlocks
(=
SDCARD_OPERATION_SUCCESS
) {

1059 
doMe
;

1061  
SDCARD_OPERATION_BUSY
;

1068 
SDCARD_STATE_READY
:

1070 
	`sdrd_
();

1073 
us
 = 
	`sdrd_ndCommd
(
SDCARD_COMMAND_WRITE_BLOCK
, 
sdrd
.
highCacy
 ? 
blockIndex
 : blockIndex * 
SDCARD_BLOCK_SIZE
);

1074 i(
us
 != 0) {

1075 
	`sdrd_de
();

1077 
	`sdrd_t
();

1079  
SDCARD_OPERATION_FAILURE
;

1085  
SDCARD_OPERATION_BUSY
;

1088 
	`sdrd_ndDaBlockBeg
(
bufr
, 
sdrd
.
e
 =
SDCARD_STATE_WRITING_MULTIPLE_BLOCKS
);

1090 
sdrd
.
ndgOti
.
bufr
 = buffer;

1091 
sdrd
.
ndgOti
.
blockIndex
 = blockIndex;

1092 
sdrd
.
ndgOti
.
back
 = callback;

1093 
sdrd
.
ndgOti
.
backDa
 = callbackData;

1094 
sdrd
.
ndgOti
.
chunkIndex
 = 1;

1095 
sdrd
.
e
 = 
SDCARD_STATE_SENDING_WRITE
;

1097  
SDCARD_OPERATION_IN_PROGRESS
;

1098 
	}
}

1112 
bo
 
	$sdrd_adBlock
(
ut32_t
 
blockIndex
, 
ut8_t
 *
bufr
, 
sdrd_ݔiComeClback_c
 
back
, ut32_
backDa
)

1117 i(
sdrd
.
e
 !
SDCARD_STATE_READY
) {

1119 i(
sdrd
.
e
 =
SDCARD_STATE_WRITING_MULTIPLE_BLOCKS
) {

1121 i(
	`sdrd_dWreBlocks
(!
SDCARD_OPERATION_SUCCESS
) {

1125  
l
;

1129  
l
;

1133 
	`sdrd_
();

1139 
ut8_t
 
us
 = 
	`sdrd_ndCommd
(
SDCARD_COMMAND_READ_SINGLE_BLOCK
, 
sdrd
.
highCacy
 ? 
blockIndex
 : blockIndex * 
SDCARD_BLOCK_SIZE
);

1142 i(
us
 == 0) {

1143 
sdrd
.
ndgOti
.
bufr
 = buffer;

1144 
sdrd
.
ndgOti
.
blockIndex
 = blockIndex;

1145 
sdrd
.
ndgOti
.
back
 = callback;

1146 
sdrd
.
ndgOti
.
backDa
 = callbackData;

1148 
sdrd
.
e
 = 
SDCARD_STATE_READING
;

1150 
sdrd
.
ݔiSTime
 = 
	`mlis
();

1157  
ue
;

1160 
	`sdrd_de
();

1162  
l
;

1164 
	}
}

	@src/quad/drivers/sdcard.h

1 #ide
__SDCARD_H


2 
	#__SDCARD_H


	)

4 
	~<dt.h
>

5 
	~<dbo.h
>

7 
	ssdrdCfig_s
 {

8 
ut8_t
 
	muDma
;

9 }
	tsdrdCfig_t
;

11 
	ssdrdMaDa_s
 {

12 
ut8_t
 
	mmuurID
;

13 
ut16_t
 
	mmID
;

15 
	moduName
[5];

17 
ut8_t
 
	moduRevisiMaj
;

18 
ut8_t
 
	moduRevisiM
;

19 
ut32_t
 
	moduSl
;

21 
ut16_t
 
	moduiYr
;

22 
ut8_t
 
	moduiMth
;

24 
ut32_t
 
	mnumBlocks
;

25 }
	tsdrdMaDa_t
;

28 
	mSDCARD_BLOCK_OPERATION_READ
,

29 
	mSDCARD_BLOCK_OPERATION_WRITE
,

30 
	mSDCARD_BLOCK_OPERATION_ERASE


31 }
	tsdrdBlockOti_e
;

34 
	mSDCARD_OPERATION_IN_PROGRESS
,

35 
	mSDCARD_OPERATION_BUSY
,

36 
	mSDCARD_OPERATION_SUCCESS
,

37 
	mSDCARD_OPERATION_FAILURE


38 }
	tsdrdOtiStus_e
;

40 (*
	tsdrd_ݔiComeClback_c
)(
	tsdrdBlockOti_e
 
	tݔi
, 
	tut32_t
 
	tblockIndex
, 
	tut8_t
 *
	tbufr
, ut32_
	tbackDa
);

42 
bo
 
	`sdrd_isIned
();

43 
	`sdrdIniDeIn
();

44 
	`sdrd_
(
bo
 
uDMA
);

46 
sdrdOtiStus_e
 
	`sdrd_begWreBlocks
(
ut32_t
 
blockIndex
, ut32_
blockCou
);

47 
sdrdOtiStus_e
 
	`sdrd_wreBlock
(
ut32_t
 
blockIndex
, 
ut8_t
 *
bufr
, 
sdrd_ݔiComeClback_c
 
back
, ut32_
backDa
);

48 
bo
 
	`sdrd_adBlock
(
ut32_t
 
blockIndex
, 
ut8_t
 *
bufr
, 
sdrd_ݔiComeClback_c
 
back
, ut32_
backDa
);

50 
bo
 
	`sdrd_pl
();

	@src/quad/drivers/sdcard_standard.c

2 
	~<dio.h
>

3 
	~<rg.h
>

4 
	~"sdrd_dd.h
"

6 
	#MIN
(
a
, 
b
(< (b? (a: (b))

	)

12 
ut32_t
 
	$adBfld
(
ut8_t
 *
bufr
, 
bIndex
, 
bL
)

15 
ut32_t
 
su
 = 0;

16 
bInByOfft
 = 
bIndex
 % 8;

18 
ut8_t
 
bufrBy
;

31 
bufr
 +
bIndex
 / 8;

41 
bufrBy
 = *
bufr
 << 
bInByOfft
;

46 
bL
 > 0) {

47 
bsThisLo
 = 
	`MIN
(8 - 
bInByOfft
, 
bL
);

49 
su
 = (su << 
bsThisLo
| (
bufrBy
 >> (8 - bitsThisLoop));

52 
bufr
++;

55 
bufrBy
 = *
bufr
;

57 
bL
 -
bsThisLo
;

58 
bInByOfft
 = 0;

61  
su
;

62 
	}
}

	@src/quad/drivers/sdcard_standard.h

1 #ide
__SDCARD_STANDARD_H


2 
	#__SDCARD_STANDARD_H


	)

4 
	~<dt.h
>

6 
	ssdrdCSD_t
 {

7 
ut8_t
 
	mda
[16];

8 }
	tsdrdCSD_t
;

10 
	#SDCARD_GET_CSD_FIELD
(
csd
, 
vsi
, 
fldme
\

	)

11 
adBfld
(
csd
.
da
, 
SDCARD_CSD_V
 ## 
vsi
 ## 
_
 ## 
fldme
 ## 
_OFFSET
, SDCARD_CSD_V ## vsi ## _ ## fldm## 
_LEN
)

14 
	#SDCARD_CSD_V1_CSD_STRUCTURE_VER_OFFSET
 0

	)

15 
	#SDCARD_CSD_V1_CSD_STRUCTURE_VER_LEN
 2

	)

17 
	#SDCARD_CSD_V1_READ_BLOCK_LEN_OFFSET
 44

	)

18 
	#SDCARD_CSD_V1_READ_BLOCK_LEN_LEN
 4

	)

20 
	#SDCARD_CSD_V1_CSIZE_OFFSET
 54

	)

21 
	#SDCARD_CSD_V1_CSIZE_LEN
 12

	)

23 
	#SDCARD_CSD_V1_CSIZE_MULT_OFFSET
 78

	)

24 
	#SDCARD_CSD_V1_CSIZE_MULT_LEN
 3

	)

26 
	#SDCARD_CSD_V1_TRAILER_OFFSET
 127

	)

27 
	#SDCARD_CSD_V1_TRAILER_LEN
 1

	)

30 
	#SDCARD_CSD_V2_CSIZE_OFFSET
 58

	)

31 
	#SDCARD_CSD_V2_CSIZE_LEN
 22

	)

33 
	#SDCARD_SINGLE_BLOCK_READ_START_TOKEN
 0xFE

	)

34 
	#SDCARD_SINGLE_BLOCK_WRITE_START_TOKEN
 0xFE

	)

35 
	#SDCARD_MULTIPLE_BLOCK_WRITE_START_TOKEN
 0xFC

	)

36 
	#SDCARD_MULTIPLE_BLOCK_WRITE_STOP_TOKEN
 0xFD

	)

38 
	#SDCARD_BLOCK_SIZE
 512

	)

40 
	#SDCARD_VOLTAGE_ACCEPTED_2_7_to_3_6
 0x01

	)

42 
	#SDCARD_CSD_STRUCTURE_VERSION_1
 0

	)

43 
	#SDCARD_CSD_STRUCTURE_VERSION_2
 1

	)

48 
	#SDCARD_R1_STATUS_BIT_IDLE
 1

	)

49 
	#SDCARD_R1_STATUS_BIT_ERASE_RESET
 2

	)

50 
	#SDCARD_R1_STATUS_BIT_ILLEGAL_COMMAND
 4

	)

51 
	#SDCARD_R1_STATUS_BIT_COM_CRC_ERROR
 8

	)

52 
	#SDCARD_R1_STATUS_BIT_ERASE_SEQUENCE_ERROR
 16

	)

53 
	#SDCARD_R1_STATUS_BIT_ADDRESS_ERROR
 32

	)

54 
	#SDCARD_R1_STATUS_BIT_PARAMETER_ERROR
 64

	)

56 
	#SDCARD_COMMAND_GO_IDLE_STATE
 0

	)

57 
	#SDCARD_COMMAND_SEND_OP_COND
 1

	)

58 
	#SDCARD_COMMAND_SEND_IF_COND
 8

	)

59 
	#SDCARD_COMMAND_SEND_CSD
 9

	)

60 
	#SDCARD_COMMAND_SEND_CID
 10

	)

61 
	#SDCARD_COMMAND_STOP_TRANSMISSION
 12

	)

62 
	#SDCARD_COMMAND_SEND_STATUS
 13

	)

63 
	#SDCARD_COMMAND_SET_BLOCKLEN
 16

	)

64 
	#SDCARD_COMMAND_READ_SINGLE_BLOCK
 17

	)

65 
	#SDCARD_COMMAND_READ_MULTIPLE_BLOCK
 18

	)

66 
	#SDCARD_COMMAND_WRITE_BLOCK
 24

	)

67 
	#SDCARD_COMMAND_WRITE_MULTIPLE_BLOCK
 25

	)

68 
	#SDCARD_COMMAND_APP_CMD
 55

	)

69 
	#SDCARD_COMMAND_READ_OCR
 58

	)

71 
	#SDCARD_ACOMMAND_SEND_OP_COND
 41

	)

72 
	#SDCARD_ACOMMAND_SET_WR_BLOCK_ERASE_COUNT
 23

	)

75 
	#SDCARD_TIMEOUT_READ_MSEC
 100

	)

76 
	#SDCARD_TIMEOUT_WRITE_MSEC
 250

	)

78 
ut32_t
 
adBfld
(
ut8_t
 *
bufr
, 
bIndex
, 
bL
);

	@src/quad/drivers/sensor.h

1 #ide
__SENSOR_H


2 
	#__SENSOR_H


	)

4 
	~<dt.h
>

5 
	~<dbo.h
>

8 
	$bo
 (*
	tnsInFuncP
)();

9 
	$bo
 (*
	tnsRdFuncP
)(
	tt16_t
 *
	tda
);

10 
	$bo
 (*
	tnsIruFuncP
)();

11 
accDev_s
;

12 (*
	tnsAccInFuncP
)(
	taccDev_s
 *
	tacc
);

13 
	$bo
 (*
	tnsAccRdFuncP
)(
	taccDev_s
 *
	tacc
);

14 
gyroDev_s
;

15 (*
	tnsGyroInFuncP
)(
	tgyroDev_s
 *
	tgyro
);

16 
	$bo
 (*
	tnsGyroRdFuncP
)(
	tgyroDev_s
 *
	tgyro
);

17 
	$bo
 (*
	tnsGyroUpdeFuncP
)(
	tgyroDev_s
 *
	tgyro
);

18 
	$bo
 (*
	tnsGyroRdDaFuncP
)(
	tgyroDev_s
 *
	tgyro
);

20 
	$bo
 (*
	tnsGyroIruStusFuncP
)(
	tgyroDev_s
 *
	tgyro
);

23 
ALIGN_DEFAULT
 = 0,

24 
CW0_DEG
 = 1,

25 
CW90_DEG
 = 2,

26 
CW180_DEG
 = 3,

27 
CW270_DEG
 = 4,

28 
CW0_DEG_FLIP
 = 5,

29 
CW90_DEG_FLIP
 = 6,

30 
CW180_DEG_FLIP
 = 7,

31 
CW270_DEG_FLIP
 = 8

32 } 
	tns_ign_e
;

	@src/quad/drivers/serial.c

2 
	~<rg.h
>

3 
	~"rl.h
"

4 
	~"uts.h
"

5 
	~"rl_ut.h
"

7 #i
defed
(
USE_VCP
)

8 
	~"rl_usb_v.h
"

11 
rlCfig_t
 *
	grlCfig
;

12 
rlPtUge_t
 
	grlPtUgeLi
[
SERIAL_PORT_COUNT
];

20 cڡ 
rlPtIdtifr_e
 
	grlPtIdtifrs
[
SERIAL_PORT_COUNT
] = {

21 #ifde
USE_VCP


22 
SERIAL_PORT_USB_VCP
,

24 #ifde
USE_UART1


25 
SERIAL_PORT_USART1
,

27 #ifde
USE_UART2


28 
SERIAL_PORT_USART2
,

30 #ifde
USE_UART3


31 
SERIAL_PORT_USART3
,

33 #ifde
USE_UART4


34 
SERIAL_PORT_USART4
,

36 #ifde
USE_UART5


37 
SERIAL_PORT_USART5
,

39 #ifde
USE_UART6


40 
SERIAL_PORT_USART6
,

42 #ifde
USE_UART7


43 
SERIAL_PORT_USART7
,

45 #ifde
USE_UART8


46 
SERIAL_PORT_USART8
,

48 #ifde
USE_SOFTSERIAL1


49 
SERIAL_PORT_SOFTSERIAL1
,

51 #ifde
USE_SOFTSERIAL2


52 
SERIAL_PORT_SOFTSERIAL2
,

57 cڡ 
ut32_t
 
	gbaudRes
[] = {0, 9600, 19200, 38400, 57600, 115200, 230400, 250000,

60 
	sfdSlPtCfigS_s
 {

61 
ut8_t
 
	mϡIndex
;

62 }
	tfdSlPtCfigS_t
;

64 
fdSlPtCfigS_t
 
	gfdSlPtCfigS
;

66 
	$rlIn
(
rlCfig_t
 *
SlCfig
)

68 
rlCfig
 = 
SlCfig
;

69 
	`memt
(&
rlPtUgeLi
, 0, (serialPortUsageList));

81 
dex
 = 0; index < 
SERIAL_PORT_COUNT
; index++) {

82 
rlPtUgeLi
[
dex
].
idtifr
 = 
rlPtIdtifrs
[index];

84 
	}
}

86 
rlPtCfig_t
 *
	$fdNextSlPtCfig
(
rlPtFuni_e
 
funi
)

88 
fdSlPtCfigS
.
ϡIndex
 < 
SERIAL_PORT_COUNT
) {

89 
rlPtCfig_t
 *
ndide
 = &
rlCfig
->
ptCfigs
[
fdSlPtCfigS
.
ϡIndex
++];

91 i(
ndide
->
funiMask
 & 
funi
) {

92  
ndide
;

96  
NULL
;

97 
	}
}

99 
rlPtCfig_t
 *
	$fdSlPtCfig
(
rlPtFuni_e
 
funi
)

101 
	`memt
(&
fdSlPtCfigS
, 0, (findSerialPortConfigState));

102  
	`fdNextSlPtCfig
(
funi
);

103 
	}
}

105 
rlPtUge_t
 *
	$fdSlPtUgeByIdtifr
(
rlPtIdtifr_e
 
idtifr
)

107 
ut8_t
 
dex
;

108 
dex
 = 0; index < 
SERIAL_PORT_COUNT
; index++) {

109 
rlPtUge_t
 *
ndide
 = &
rlPtUgeLi
[
dex
];

110 i(
ndide
->
idtifr
 == identifier) {

111  
ndide
;

115  
NULL
;

116 
	}
}

124 
	$fdSlPtIndexByIdtifr
(
rlPtIdtifr_e
 
idtifr
)

126 
dex
 = 0; index < 
SERIAL_PORT_COUNT
; index++) {

127 i(
rlPtIdtifrs
[
dex
] =
idtifr
) {

128  
dex
;

133 
	}
}

135 
rlPt_t
 *
	$ݒSlPt
(

136 
rlPtIdtifr_e
 
idtifr
,

137 
rlPtFuni_e
 
funi
,

138 
rlReiveClbackP
 
rxClback
,

139 
ut32_t
 
baudRe
,

140 
ptMode_t
 
mode
,

141 
ptOis_t
 
tis
)

143 #i(!
	`defed
(
USE_UART1
&& !defed(
USE_UART2
&& !defed(
USE_UART3
&& !defed(
USE_UART4
&& !defed(
USE_UART5
&& !defed(
USE_UART6
&& !defed(
USE_SOFTSERIAL1
&& !defed(
USE_SOFTSERIAL2
))

144 
	`UNUSED
(
rxClback
);

145 
	`UNUSED
(
baudRe
);

146 
	`UNUSED
(
mode
);

147 
	`UNUSED
(
tis
);

150 
rlPtUge_t
 *
rlPtUge
 = 
	`fdSlPtUgeByIdtifr
(
idtifr
);

151 i(!
rlPtUge
 || slPtUge->
funi
 !
FUNCTION_NONE
) {

153  
NULL
;

156 
rlPt_t
 *
rlPt
 = 
NULL
;

158 
idtifr
) {

159 #ifde
USE_VCP


160 
SERIAL_PORT_USB_VCP
:

161 
rlPt
 = 
	`usbVOn
();

164 #ifde
USE_UART1


165 
SERIAL_PORT_USART1
:

166 
rlPt
 = 
	`utOn
(
USART1
, 
rxClback
, 
baudRe
, 
mode
, 
tis
);

169 #ifde
USE_UART2


170 
SERIAL_PORT_USART2
:

171 
rlPt
 = 
	`utOn
(
USART2
, 
rxClback
, 
baudRe
, 
mode
, 
tis
);

174 #ifde
USE_UART3


175 
SERIAL_PORT_USART3
:

176 
rlPt
 = 
	`utOn
(
USART3
, 
rxClback
, 
baudRe
, 
mode
, 
tis
);

179 #ifde
USE_UART4


180 
SERIAL_PORT_USART4
:

183 #ifde
USE_UART5


184 
SERIAL_PORT_USART5
:

187 #ifde
USE_UART6


188 
SERIAL_PORT_USART6
:

189 
rlPt
 = 
	`utOn
(
USART6
, 
rxClback
, 
baudRe
, 
mode
, 
tis
);

192 #ifde
USE_UART7


193 
SERIAL_PORT_USART7
:

196 #ifde
USE_UART8


197 
SERIAL_PORT_USART8
:

200 #ifde
USE_SOFTSERIAL1


201 
SERIAL_PORT_SOFTSERIAL1
:

204 #ifde
USE_SOFTSERIAL2


205 
SERIAL_PORT_SOFTSERIAL2
:

212 i(!
rlPt
) {

213  
NULL
;

216 
rlPt
->
idtifr
 = identifier;

217 
rlPtUge
->
funi
 = function;

218 
rlPtUge
->
rlPt
 = serialPort;

220  
rlPt
;

221 
	}
}

223 
	$rlWre
(
rlPt_t
 *

, 
ut8_t
 
ch
)

225 

->
vTab
->
	`rlWre
(, 
ch
);

226 
	}
}

228 
ut8_t
 
	$rlRd
(
rlPt_t
 *

)

230 

->
vTab
->
	`rlRd
(instance);

231 
	}
}

233 
bo
 
	$isSlTnsmBufrEmy
(cڡ 
rlPt_t
 *

)

235  

->
vTab
->
	`isSlTnsmBufrEmy
(instance);

236 
	}
}

238 
	$rlPrt
(
rlPt_t
 *

, cڡ *
r
)

240 
ut8_t
 
ch
;

241 (
ch
 = *(
r
++)) != 0) {

242 
	`rlWre
(

, 
ch
);

244 
	}
}

	@src/quad/drivers/serial.h

1 #ide
__SERIAL_H


2 
	#__SERIAL_H


	)

4 
	~<dt.h
>

5 
	~<dbo.h
>

6 
	~"io.h
"

7 
	~"sour.h
"

8 
	~"rg.h
"

10 
	#SERIAL_PORT_MAX_INDEX
 
RESOURCE_SOFT_OFFSET


	)

11 
	#SERIAL_PORT_IDENTIFIER_TO_RESOURCE_INDEX
(
x
(((x<
SERIAL_PORT_USART8
? (x: (
RESOURCE_SOFT_OFFSET
 + ((x- 
SERIAL_PORT_SOFTSERIAL1
)))

	)

13 
	srlPCfig_s
 {

14 
ioTag_t
 
	mioTagTx
[
SERIAL_PORT_MAX_INDEX
];

15 
ioTag_t
 
	mioTagRx
[
SERIAL_PORT_MAX_INDEX
];

16 }
	trlPCfig_t
;

19 
	mSERIAL_PORT_NONE
 = -1,

20 
	mSERIAL_PORT_USART1
 = 0,

21 
	mSERIAL_PORT_USART2
,

22 
	mSERIAL_PORT_USART3
,

23 
	mSERIAL_PORT_USART4
,

24 
	mSERIAL_PORT_USART5
,

25 
	mSERIAL_PORT_USART6
,

26 
	mSERIAL_PORT_USART7
,

27 
	mSERIAL_PORT_USART8
,

28 
	mSERIAL_PORT_USB_VCP
 = 20,

29 
	mSERIAL_PORT_SOFTSERIAL1
 = 30,

30 
	mSERIAL_PORT_SOFTSERIAL2


31 }
	trlPtIdtifr_e
;

34 
	mFUNCTION_NONE
 = 0,

35 
	mFUNCTION_MSP
 = (1 << 0),

36 
	mFUNCTION_GPS
 = (1 << 1),

37 
	mFUNCTION_TELEMETRY_FRSKY
 = (1 << 2),

38 
	mFUNCTION_TELEMETRY_HOTT
 = (1 << 3),

39 
	mFUNCTION_TELEMETRY_LTM
 = (1 << 4),

40 
	mFUNCTION_TELEMETRY_SMARTPORT
 = (1 << 5),

41 
	mFUNCTION_RX_SERIAL
 = (1 << 6),

42 
	mFUNCTION_BLACKBOX
 = (1 << 7),

43 
	mFUNCTION_TELEMETRY_MAVLINK
 = (1 << 9),

44 
	mFUNCTION_ESC_SENSOR
 = (1 << 10),

45 
	mFUNCTION_VTX_SMARTAUDIO
 = (1 << 11),

46 
	mFUNCTION_TELEMETRY_IBUS
 = (1 << 12),

47 
	mFUNCTION_VTX_TRAMP
 = (1 << 13),

48 }
	trlPtFuni_e
;

51 
	mBAUD_AUTO
 = 0,

52 
	mBAUD_9600
,

53 
	mBAUD_19200
,

54 
	mBAUD_38400
,

55 
	mBAUD_57600
,

56 
	mBAUD_115200
,

57 
	mBAUD_230400
,

58 
	mBAUD_250000
,

59 
	mBAUD_400000
,

60 
	mBAUD_460800
,

61 
	mBAUD_500000
,

62 
	mBAUD_921600
,

63 
	mBAUD_1000000
,

64 
	mBAUD_1500000
,

65 
	mBAUD_2000000
,

66 
	mBAUD_2470000
,

67 }
	tbaudRe_e
;

69 cڡ 
ut32_t
 
baudRes
[];

72 
	mMODE_RX
 = 1 << 0,

73 
	mMODE_TX
 = 1 << 1,

74 
	mMODE_RXTX
 = 
MODE_RX
 | 
MODE_TX


75 }
	tptMode_t
;

78 
	mSERIAL_NOT_INVERTED
 = 0 << 0,

79 
	mSERIAL_INVERTED
 = 1 << 0,

80 
	mSERIAL_STOPBITS_1
 = 0 << 1,

81 
	mSERIAL_STOPBITS_2
 = 1 << 1,

82 
	mSERIAL_PARITY_NO
 = 0 << 2,

83 
	mSERIAL_PARITY_EVEN
 = 1 << 2,

84 
	mSERIAL_UNIDIR
 = 0 << 3,

85 
	mSERIAL_BIDIR
 = 1 << 3,

94 
	mSERIAL_BIDIR_OD
 = 0 << 4,

95 
	mSERIAL_BIDIR_PP
 = 1 << 4

96 }
	tptOis_t
;

98 
	srlPtCfig_s
 {

99 
ut16_t
 
	mfuniMask
;

100 
rlPtIdtifr_e
 
	midtifr
;

101 
ut8_t
 
	mm_baudIndex
;

102 
ut8_t
 
	mgps_baudIndex
;

103 
ut8_t
 
	mbckbox_baudIndex
;

104 
ut8_t
 
	mmry_baudIndex
;

105 }
	trlPtCfig_t
;

107 
	srlCfig_s
 {

108 
rlPtCfig_t
 
	mptCfigs
[
SERIAL_PORT_COUNT
];

109 
ut16_t
 
	mrl_upde__hz
;

110 
ut8_t
 
	mbo_cha
;

111 }
	trlCfig_t
;

113 (*
	trlReiveClbackP
)(
	tut16_t
 
	tda
);

115 
	srlPt_s
 {

116 cڡ 
rlPtVTab
 *
vTab
;

118 
ut8_t
 
idtifr
;

119 
ptMode_t
 
mode
;

120 
ptOis_t
 
tis
;

122 
ut32_t
 
baudRe
;

124 
ut32_t
 
rxBufrSize
;

125 
ut32_t
 
txBufrSize
;

126 vީ
ut8_t
 *
rxBufr
;

127 vީ
ut8_t
 *
txBufr
;

128 
ut32_t
 
rxBufrHd
;

129 
ut32_t
 
rxBufrTa
;

130 
ut32_t
 
txBufrHd
;

131 
ut32_t
 
txBufrTa
;

133 
rlReiveClbackP
 
rxClback
;

134 }
	trlPt_t
;

137 
	srlPtUge_s
 {

138 
rlPtIdtifr_e
 
idtifr
;

139 
rlPt_t
 *
rlPt
;

140 
rlPtFuni_e
 
funi
;

141 }
	trlPtUge_t
;

143 
	srlPtVTab
 {

144 (*
rlWre
)(
rlPt_t
 *

, 
ut8_t
 
ch
);

145 
	`ut32_t
 (*
rlTٮRxWag
)(cڡ 
rlPt_t
 *

);

146 
	`ut32_t
 (*
rlTٮTxFe
)(cڡ 
rlPt_t
 *

);

147 
	`ut8_t
 (*
rlRd
)(
rlPt_t
 *

);

148 (*
rlSBaudRe
)(
rlPt_t
 *

, 
ut32_t
 
baudRe
);

149 
	`bo
 (*
isSlTnsmBufrEmy
)(cڡ 
rlPt_t
 *

);

150 (*
tMode
)(
rlPt_t
 *

, 
ptMode_t
 
mode
);

151 (*
wreBuf
)(
rlPt_t
 *

, cڡ *
da
, 
cou
);

154 (*
begWre
)(
rlPt_t
 *

);

155 (*
dWre
)(
rlPt_t
 *

);

158 cڡ 
rlPtIdtifr_e
 
rlPtIdtifrs
[
SERIAL_PORT_COUNT
];

160 
	`rlIn
(
rlCfig_t
 *
SlCfig
);

161 
rlPtCfig_t
 *
	`fdSlPtCfig
(
rlPtFuni_e
 
funi
);

162 
rlPtCfig_t
 *
	`fdNextSlPtCfig
(
rlPtFuni_e
 
funi
);

163 
	`fdSlPtIndexByIdtifr
(
rlPtIdtifr_e
 
idtifr
);

165 
rlPt_t
 *
	`ݒSlPt
(

166 
rlPtIdtifr_e
 
idtifr
,

167 
rlPtFuni_e
 
funi
,

168 
rlReiveClbackP
 
rxClback
,

169 
ut32_t
 
baudRe
,

170 
ptMode_t
 
mode
,

171 
ptOis_t
 
tis
);

173 
	`rlWre
(
rlPt_t
 *

, 
ut8_t
 
ch
);

174 
ut8_t
 
	`rlRd
(
rlPt_t
 *

);

175 
bo
 
	`isSlTnsmBufrEmy
(cڡ 
rlPt_t
 *

);

176 
	`rlPrt
(
rlPt_t
 *

, cڡ *
r
);

	@src/quad/drivers/serial_uart.c

2 
	~<dio.h
>

3 
	~"rl_ut.h
"

4 
	~"m32f4xx_u.h
"

5 
	~"m32f4xx_dma.h
"

6 
	~"rl_ut_im.h
"

7 
	~"uts.h
"

10 
	$uCfiguPInvsi
(
utPt_t
 *
utPt
)

12 
	`UNUSED
(
utPt
);

13 
	}
}

15 
	$utRecfigu
(
utPt_t
 *
utPt
)

17 
USART_InTyDef
 
USART_InSuu
;

18 
	`USART_Cmd
(
utPt
->
USARTx
, 
DISABLE
);

21 
USART_InSuu
.
USART_BaudRe
 = 
utPt
->
pt
.
baudRe
;

27 i(
utPt
->
pt
.
tis
 & 
SERIAL_PARITY_EVEN
) {

28 
USART_InSuu
.
USART_WdLgth
 = 
USART_WdLgth_9b
;

30 
USART_InSuu
.
USART_WdLgth
 = 
USART_WdLgth_8b
;

34 
USART_InSuu
.
USART_StBs
 = (
utPt
->
pt
.
tis
 & 
SERIAL_STOPBITS_2
? 
USART_StBs_2
 : 
USART_StBs_1
;

37 
USART_InSuu
.
USART_Py
 = (
utPt
->
pt
.
tis
 & 
SERIAL_PARITY_EVEN
? 
USART_Py_Ev
 : 
USART_Py_No
;

40 
USART_InSuu
.
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

43 
USART_InSuu
.
USART_Mode
 = 0;

44 i(
utPt
->
pt
.
mode
 & 
MODE_RX
) {

45 
USART_InSuu
.
USART_Mode
 |
USART_Mode_Rx
;

48 i(
utPt
->
pt
.
mode
 & 
MODE_TX
) {

49 
USART_InSuu
.
USART_Mode
 |
USART_Mode_Tx
;

53 
	`USART_In
(
utPt
->
USARTx
, &
USART_InSuu
);

56 
	`uCfiguPInvsi
(
utPt
);

58 i(
utPt
->
pt
.
tis
 & 
SERIAL_BIDIR
) {

59 
	`USART_HfDuexCmd
(
utPt
->
USARTx
, 
ENABLE
);

61 
	`USART_HfDuexCmd
(
utPt
->
USARTx
, 
DISABLE
);

64 
	`USART_Cmd
(
utPt
->
USARTx
, 
ENABLE
);

65 
	}
}

67 
rlPt_t
 *
	$utOn
(
USART_TyDef
 *
USARTx
, 
rlReiveClbackP
 
rxClback
, 
ut32_t
 
baudRe
, 
ptMode_t
 
mode
, 
ptOis_t
 
tis
)

69 
utPt_t
 *
s
 = 
NULL
;

71 i(
l
) {

72 #ifde
USE_UART1


73 }i(
USARTx
 =
USART1
) {

74 
s
 = 
	`rlUART1
(
baudRe
, 
mode
, 
tis
);

76 #ifde
USE_UART2


77 }i(
USARTx
 =
USART2
) {

78 
s
 = 
	`rlUART2
(
baudRe
, 
mode
, 
tis
);

80 #ifde
USE_UART3


81 }i(
USARTx
 =
USART3
) {

82 
s
 = 
	`rlUART3
(
baudRe
, 
mode
, 
tis
);

84 #ifde
USE_UART4


85 }i(
USARTx
 =
UART4
) {

88 #ifde
USE_UART5


89 }i(
USARTx
 =
UART5
) {

92 #ifde
USE_UART6


93 }i(
USARTx
 =
USART6
) {

94 
s
 = 
	`rlUART6
(
baudRe
, 
mode
, 
tis
);

97  (
rlPt_t
 *)
s
;

100 
s
->
txDMAEmy
 = 
ue
;

103 
s
->
pt
.
rxBufrHd
 = s->pt.
rxBufrTa
 = 0;

104 
s
->
pt
.
txBufrHd
 = s->pt.
txBufrTa
 = 0;

107 
s
->
pt
.
rxClback
 =xCallback;

108 
s
->
pt
.
mode
 = mode;

109 
s
->
pt
.
baudRe
 = baudRate;

110 
s
->
pt
.
tis
 = options;

112 
	`utRecfigu
(
s
);

115 
DMA_InTyDef
 
DMA_InSuu
;

116 i(
mode
 & 
MODE_RX
) {

117 #ifde
STM32F4


118 i(
s
->
rxDMASm
) {

119 
	`DMA_SuIn
(&
DMA_InSuu
);

120 
DMA_InSuu
.
DMA_PhBaAddr
 = 
s
->
rxDMAPhBaAddr
;

121 
DMA_InSuu
.
DMA_Priܙy
 = 
DMA_Priܙy_Medium
;

122 
DMA_InSuu
.
DMA_PhInc
 = 
DMA_PhInc_Dib
;

123 
DMA_InSuu
.
DMA_PhDaSize
 = 
DMA_PhDaSize_By
;

124 
DMA_InSuu
.
DMA_MemyInc
 = 
DMA_MemyInc_Eb
;

125 
DMA_InSuu
.
DMA_MemyDaSize
 = 
DMA_MemyDaSize_By
;

126 
DMA_InSuu
.
DMA_FIFOMode
 = 
DMA_FIFOMode_Dib
;

127 
DMA_InSuu
.
DMA_FIFOThshd
 = 
DMA_FIFOThshd_1QurFu
;

128 
DMA_InSuu
.
DMA_MemyBur
 = 
DMA_MemyBur_Sg
;

129 
DMA_InSuu
.
DMA_PhBur
 = 
DMA_PhBur_Sg
;

131 
DMA_InSuu
.
DMA_BufrSize
 = 
s
->
pt
.
rxBufrSize
;

133 #ifde
STM32F4


134 
DMA_InSuu
.
DMA_Chl
 = 
s
->
rxDMAChl
;

135 
DMA_InSuu
.
DMA_DIR
 = 
DMA_DIR_PhToMemy
;

136 
DMA_InSuu
.
DMA_Mode
 = 
DMA_Mode_Ccur
;

137 
DMA_InSuu
.
DMA_Memy0BaAddr
 = (
ut32_t
)
s
->
pt
.
rxBufr
;

138 
	`DMA_DeIn
(
s
->
rxDMASm
);

139 
	`DMA_In
(
s
->
rxDMASm
, &
DMA_InSuu
);

140 
	`DMA_Cmd
(
s
->
rxDMASm
, 
ENABLE
);

141 
	`USART_DMACmd
(
s
->
USARTx
, 
USART_DMAReq_Rx
, 
ENABLE
);

144 
s
->
rxDMAPos
 = 
	`DMA_GCuDaCou
(s->
rxDMASm
);

147 
	`USART_CˬITPdgB
(
s
->
USARTx
, 
USART_IT_RXNE
);

148 
	`USART_ITCfig
(
s
->
USARTx
, 
USART_IT_RXNE
, 
ENABLE
);

153 i(
mode
 & 
MODE_TX
) {

154 #ifde
STM32F4


155 i(
s
->
txDMASm
) {

156 
	`DMA_SuIn
(&
DMA_InSuu
);

157 
DMA_InSuu
.
DMA_PhBaAddr
 = 
s
->
txDMAPhBaAddr
;

158 
DMA_InSuu
.
DMA_Priܙy
 = 
DMA_Priܙy_Medium
;

159 
DMA_InSuu
.
DMA_PhInc
 = 
DMA_PhInc_Dib
;

160 
DMA_InSuu
.
DMA_PhDaSize
 = 
DMA_PhDaSize_By
;

161 
DMA_InSuu
.
DMA_MemyInc
 = 
DMA_MemyInc_Eb
;

162 
DMA_InSuu
.
DMA_MemyDaSize
 = 
DMA_MemyDaSize_By
;

163 
DMA_InSuu
.
DMA_FIFOMode
 = 
DMA_FIFOMode_Dib
;

164 
DMA_InSuu
.
DMA_FIFOThshd
 = 
DMA_FIFOThshd_1QurFu
;

165 
DMA_InSuu
.
DMA_MemyBur
 = 
DMA_MemyBur_Sg
;

166 
DMA_InSuu
.
DMA_PhBur
 = 
DMA_PhBur_Sg
;

168 
DMA_InSuu
.
DMA_BufrSize
 = 
s
->
pt
.
txBufrSize
;

170 #ifde
STM32F4


171 
DMA_InSuu
.
DMA_Chl
 = 
s
->
txDMAChl
;

172 
DMA_InSuu
.
DMA_DIR
 = 
DMA_DIR_MemyToPh
;

173 
DMA_InSuu
.
DMA_Mode
 = 
DMA_Mode_Nm
;

174 
	`DMA_DeIn
(
s
->
txDMASm
);

175 
	`DMA_In
(
s
->
txDMASm
, &
DMA_InSuu
);

176 
	`DMA_ITCfig
(
s
->
txDMASm
, 
DMA_IT_TC
 | 
DMA_IT_FE
 | 
DMA_IT_TE
 | 
DMA_IT_DME
, 
ENABLE
);

177 
	`DMA_SCuDaCou
(
s
->
txDMASm
, 0);

179 
	`USART_DMACmd
(
s
->
USARTx
, 
USART_DMAReq_Tx
, 
ENABLE
);

181 
	`USART_ITCfig
(
s
->
USARTx
, 
USART_IT_TXE
, 
ENABLE
);

185 
	`USART_Cmd
(
s
->
USARTx
, 
ENABLE
);

187  (
rlPt_t
 *)
s
;

188 
	}
}

190 
	$utSMode
(
rlPt_t
 *

, 
ptMode_t
 
mode
)

192 
utPt_t
 *
utPt
 = (utPt_*)

;

193 
utPt
->
pt
.
mode
 = mode;

194 
	`utRecfigu
(
utPt
);

195 
	}
}

197 
	$utSTxDMA
(
utPt_t
 *
s
)

199 #ifde
STM32F4


200 
	`DMA_Cmd
(
s
->
txDMASm
, 
DISABLE
);

201 
	`DMA_MemyTgCfig
(
s
->
txDMASm
, (
ut32_t
)&s->
pt
.
txBufr
[s->pt.
txBufrTa
], 
DMA_Memy_0
);

203 i(
s
->
pt
.
txBufrHd
 > s->pt.
txBufrTa
) {

204 
s
->
txDMASm
->
NDTR
 = s->
pt
.
txBufrHd
 - s->pt.
txBufrTa
;

205 
s
->
pt
.
txBufrTa
 = s->pt.
txBufrHd
;

207 
s
->
txDMASm
->
NDTR
 = s->
pt
.
txBufrSize
 - s->pt.
txBufrTa
;

208 
s
->
pt
.
txBufrTa
 = 0;

211 
s
->
txDMAEmy
 = 
l
;

212 
	`DMA_Cmd
(
s
->
txDMASm
, 
ENABLE
);

214 
	}
}

216 
bo
 
	$isUtTnsmBufrEmy
(cڡ 
rlPt_t
 *

)

218 cڡ 
utPt_t
 *
s
 = (cڡ utPt_*)

;

219 #ifde
STM32F4


220 i(
s
->
txDMASm
)

222  
s
->
txDMAEmy
;

224  
s
->
pt
.
txBufrTa
 =s->pt.
txBufrHd
;

225 
	}
}

227 
	$utSBaudRe
(
rlPt_t
 *

, 
ut32_t
 
baudRe
)

229 
utPt_t
 *
utPt
 = (utPt_*)

;

230 
utPt
->
pt
.
baudRe
 = baudRate;

231 
	`utRecfigu
(
utPt
);

232 
	}
}

234 
ut8_t
 
	$utRd
(
rlPt_t
 *

)

236 
ut8_t
 
ch
;

237 
utPt_t
 *
s
 = (utPt_*)

;

239 #ifde
STM32F4


240 i(
s
->
rxDMASm
) {

242 
ch
 = 
s
->
pt
.
rxBufr
[s->pt.
rxBufrSize
 - s->
rxDMAPos
];

243 i(--
s
->
rxDMAPos
 == 0) {

244 
s
->
rxDMAPos
 = s->
pt
.
rxBufrSize
;

247 
ch
 = 
s
->
pt
.
rxBufr
[s->pt.
rxBufrTa
];

249 i(
s
->
pt
.
rxBufrTa
 + 1 >s->pt.
rxBufrSize
) {

250 
s
->
pt
.
rxBufrTa
 = 0;

252 
s
->
pt
.
rxBufrTa
++;

256  
ch
;

257 
	}
}

259 
ut32_t
 
	$utTٮTxBysFe
(cڡ 
rlPt_t
 *

)

261 cڡ 
utPt_t
 *
s
 = (cڡ utPt_*)

;

262 
ut32_t
 
bysUd
;

264 i(
s
->
pt
.
txBufrHd
 >s->pt.
txBufrTa
) {

265 
bysUd
 = 
s
->
pt
.
txBufrHd
 - s->pt.
txBufrTa
;

267 
bysUd
 = 
s
->
pt
.
txBufrSize
 + s->pt.
txBufrHd
 - s->pt.
txBufrTa
;

270 #ifde
STM32F4


271 i(
s
->
txDMASm
) {

276 
bysUd
 +
s
->
txDMASm
->
NDTR
;

286 i(
bysUd
 >
s
->
pt
.
txBufrSize
 - 1) {

291  (
s
->
pt
.
txBufrSize
 - 1- 
bysUd
;

292 
	}
}

294 
ut32_t
 
	$utTٮRxBysWag
(cڡ 
rlPt_t
 *

)

296 
ut32_t
 
rxDMAHd
;

297 cڡ 
utPt_t
 *
s
 = (cڡ utPt_*)

;

298 #ifde
STM32F4


299 i(
s
->
rxDMASm
) {

300 
rxDMAHd
 = 
s
->
rxDMASm
->
NDTR
;

304 i(
rxDMAHd
 >
s
->
rxDMAPos
) {

305  
rxDMAHd
 - 
s
->
rxDMAPos
;

307  
s
->
pt
.
rxBufrSize
 + 
rxDMAHd
 - s->
rxDMAPos
;

310 i(
s
->
pt
.
rxBufrHd
 >s->pt.
rxBufrTa
) {

311  (
s
->
pt
.
rxBufrHd
 - s->pt.
rxBufrTa
);

313  (
s
->
pt
.
rxBufrSize
 + s->pt.
rxBufrHd
 - s->pt.
rxBufrTa
);

316  (
ut32_t
)-1;

317 
	}
}

319 
	$utWre
(
rlPt_t
 *

, 
ut8_t
 
ch
)

321 
utPt_t
 *
s
 = (utPt_*)

;

322 
s
->
pt
.
txBufr
[s->pt.
txBufrHd
] = 
ch
;

323 i(
s
->
pt
.
txBufrHd
 + 1 >s->pt.
txBufrSize
) {

324 
s
->
pt
.
txBufrHd
 = 0;

326 
s
->
pt
.
txBufrHd
++;

329 #ifde
STM32F4


330 i(
s
->
txDMASm
) {

331 i(!(
s
->
txDMASm
->
CR
 & 1)) {

333 
	`utSTxDMA
(
s
);

336 
	`USART_ITCfig
(
s
->
USARTx
, 
USART_IT_TXE
, 
ENABLE
);

338 
	}
}

340 cڡ 
rlPtVTab
 
	gutVTab
[] = {

342 .
rlWre
 = 
utWre
,

343 .
	grlTٮRxWag
 = 
utTٮRxBysWag
,

344 .
	grlTٮTxFe
 = 
utTٮTxBysFe
,

345 .
	grlRd
 = 
utRd
,

346 .
	grlSBaudRe
 = 
utSBaudRe
,

347 .
	gisSlTnsmBufrEmy
 = 
isUtTnsmBufrEmy
,

348 .
	gtMode
 = 
utSMode
,

349 .
	gwreBuf
 = 
NULL
,

350 .
	gbegWre
 = 
NULL
,

351 .
	gdWre
 = 
NULL
,

	@src/quad/drivers/serial_uart.h

1 #ide
__SERIAL_UART_H


2 
	#__SERIAL_UART_H


	)

4 
	~"m32f4xx.h
"

5 
	~"rl.h
"

6 
	~"fm.h
"

7 
	~"rg.h
"

15 
	#UART1_RX_BUFFER_SIZE
 256

	)

16 
	#UART1_TX_BUFFER_SIZE
 256

	)

17 
	#UART2_RX_BUFFER_SIZE
 256

	)

18 
	#UART2_TX_BUFFER_SIZE
 256

	)

19 
	#UART3_RX_BUFFER_SIZE
 256

	)

20 
	#UART3_TX_BUFFER_SIZE
 256

	)

21 
	#UART4_RX_BUFFER_SIZE
 256

	)

22 
	#UART4_TX_BUFFER_SIZE
 256

	)

23 
	#UART5_RX_BUFFER_SIZE
 256

	)

24 
	#UART5_TX_BUFFER_SIZE
 256

	)

25 
	#UART6_RX_BUFFER_SIZE
 256

	)

26 
	#UART6_TX_BUFFER_SIZE
 256

	)

27 
	#UART7_RX_BUFFER_SIZE
 256

	)

28 
	#UART7_TX_BUFFER_SIZE
 256

	)

29 
	#UART8_RX_BUFFER_SIZE
 256

	)

30 
	#UART8_TX_BUFFER_SIZE
 256

	)

33 
rlPt_t
 
	mpt
;

35 #i
defed
(
STM32F4
)

36 
DMA_Sm_TyDef
 *
	mrxDMASm
;

37 
DMA_Sm_TyDef
 *
	mtxDMASm
;

38 
ut32_t
 
	mrxDMAChl
;

39 
ut32_t
 
	mtxDMAChl
;

41 
ut32_t
 
	mrxDMAIrq
;

42 
ut32_t
 
	mtxDMAIrq
;

44 
ut32_t
 
	mrxDMAPos
;

45 
bo
 
	mtxDMAEmy
;

47 
ut32_t
 
	mtxDMAPhBaAddr
;

48 
ut32_t
 
	mrxDMAPhBaAddr
;

50 #ifde
USE_HAL_DRIVER


52 
UART_HdTyDef
 
	mHd
;

54 
USART_TyDef
 *
	mUSARTx
;

55 } 
	tutPt_t
;

57 
rlPt_t
 *
utOn
(
USART_TyDef
 *
USARTx
, 
rlReiveClbackP
 
rxClback
, 
ut32_t
 
baudRe
, 
ptMode_t
 
mode
, 
ptOis_t
 
tis
);

	@src/quad/drivers/serial_uart_impl.h

1 #ide
__SERIAL_UART_IMPL_H


2 
	#__SERIAL_UART_IMPL_H


	)

4 
	~<dt.h
>

5 
	~"rl.h
"

6 
	~"rl_ut.h
"

7 
	~"rg.h
"

9 cڡ 
rlPtVTab
 
utVTab
[];

11 
utPt_t
 *
rlUART1
(
ut32_t
 
baudRe
, 
ptMode_t
 
mode
, 
ptOis_t
 
tis
);

12 
utPt_t
 *
rlUART2
(
ut32_t
 
baudRe
, 
ptMode_t
 
mode
, 
ptOis_t
 
tis
);

13 
utPt_t
 *
rlUART3
(
ut32_t
 
baudRe
, 
ptMode_t
 
mode
, 
ptOis_t
 
tis
);

14 
utPt_t
 *
rlUART6
(
ut32_t
 
baudRe
, 
ptMode_t
 
mode
, 
ptOis_t
 
tis
);

	@src/quad/drivers/serial_uart_stm32f4xx.c

2 
	~<dio.h
>

3 
	~"rl_ut_im.h
"

4 
	~"RCCTys.h
"

5 
	~"io.h
"

6 
	~"rcc.h
"

7 
	~"nvic.h
"

8 
	~"m32f4xx.h
"

9 
	~"m32f4xx_gpio.h
"

11 
	#UART_RX_BUFFER_SIZE
 512

	)

12 
	#UART_TX_BUFFER_SIZE
 512

	)

14 
	eUARTDevi
 {

15 
	mUARTDEV_1
 = 0,

16 
	mUARTDEV_2
 = 1,

17 
	mUARTDEV_3
 = 2,

18 
	mUARTDEV_4
 = 3,

19 
	mUARTDEV_5
 = 4,

20 
	mUARTDEV_6
 = 5

21 } 
	tUARTDevi
;

23 
	sutDevi_s
 {

24 
USART_TyDef
* 
	mdev
;

25 
utPt_t
 
	mpt
;

26 
ut32_t
 
	mDMAChl
;

27 
DMA_Sm_TyDef
 *
	mtxDMASm
;

28 
DMA_Sm_TyDef
 *
	mrxDMASm
;

29 
ioTag_t
 
	mrx
;

30 
ioTag_t
 
	mtx
;

31 vީ
ut8_t
 
	mrxBufr
[
UART_RX_BUFFER_SIZE
];

32 vީ
ut8_t
 
	mtxBufr
[
UART_TX_BUFFER_SIZE
];

33 
RccPhTag_t
 
	mrcc_ut
;

34 
ut8_t
 
	maf
;

35 
ut8_t
 
	mrxIrq
;

36 
ut32_t
 
	mtxPriܙy
;

37 
ut32_t
 
	mrxPriܙy
;

38 } 
	tutDevi_t
;

40 #ifde
USE_UART1


41 
utDevi_t
 
	gut1
 = {

42 .
DMAChl
 = 
DMA_Chl_4
,

43 #ifde
USE_UART1_RX_DMA


44 .
	grxDMASm
 = 
DMA2_Sm5
,

46 #ifde
USE_UART1_TX_DMA


47 .
	gtxDMASm
 = 
DMA2_Sm7
,

49 .
	gdev
 = 
USART1
,

50 .
	grx
 = 
IO_TAG
(
UART1_RX_PIN
),

51 .
	gtx
 = 
IO_TAG
(
UART1_TX_PIN
),

52 .
	gaf
 = 
GPIO_AF_USART1
,

53 .
	grcc_ut
 = 
RCC_APB2
(
USART1
),

54 .
	grxIrq
 = 
USART1_IRQn
,

55 .
	gtxPriܙy
 = 
NVIC_PRIO_SERIALUART1_TXDMA
,

56 .
	grxPriܙy
 = 
NVIC_PRIO_SERIALUART1


60 #ifde
USE_UART2


61 
utDevi_t
 
	gut2
 = {

62 .
DMAChl
 = 
DMA_Chl_4
,

63 #ifde
USE_UART2_RX_DMA


64 .
	grxDMASm
 = 
DMA1_Sm5
,

66 #ifde
USE_UART2_TX_DMA


67 .
	gtxDMASm
 = 
DMA1_Sm6
,

69 .
	gdev
 = 
USART2
,

70 .
	grx
 = 
IO_TAG
(
UART2_RX_PIN
),

71 .
	gtx
 = 
IO_TAG
(
UART2_TX_PIN
),

72 .
	gaf
 = 
GPIO_AF_USART2
,

73 .
	grcc_ut
 = 
RCC_APB1
(
USART2
),

74 .
	grxIrq
 = 
USART2_IRQn
,

75 .
	gtxPriܙy
 = 
NVIC_PRIO_SERIALUART2_TXDMA
,

76 .
	grxPriܙy
 = 
NVIC_PRIO_SERIALUART2


80 #ifde
USE_UART3


81 
utDevi_t
 
	gut3
 = {

82 .
DMAChl
 = 
DMA_Chl_4
,

83 #ifde
USE_UART3_RX_DMA


84 .
	grxDMASm
 = 
DMA1_Sm1
,

86 #ifde
USE_UART3_TX_DMA


87 .
	gtxDMASm
 = 
DMA1_Sm3
,

89 .
	gdev
 = 
USART3
,

90 .
	grx
 = 
IO_TAG
(
UART3_RX_PIN
),

91 .
	gtx
 = 
IO_TAG
(
UART3_TX_PIN
),

92 .
	gaf
 = 
GPIO_AF_USART3
,

93 .
	grcc_ut
 = 
RCC_APB1
(
USART3
),

94 .
	grxIrq
 = 
USART3_IRQn
,

95 .
	gtxPriܙy
 = 
NVIC_PRIO_SERIALUART3_TXDMA
,

96 .
	grxPriܙy
 = 
NVIC_PRIO_SERIALUART3


100 #ifde
USE_UART6


101 
utDevi_t
 
	gut6
 = {

102 .
DMAChl
 = 
DMA_Chl_5
,

103 #ifde
USE_UART6_RX_DMA


104 .
	grxDMASm
 = 
DMA2_Sm1
,

106 #ifde
USE_UART6_TX_DMA


107 .
	gtxDMASm
 = 
DMA2_Sm6
,

109 .
	gdev
 = 
USART6
,

110 .
	grx
 = 
IO_TAG
(
UART6_RX_PIN
),

111 .
	gtx
 = 
IO_TAG
(
UART6_TX_PIN
),

112 .
	gaf
 = 
GPIO_AF_USART6
,

113 .
	grcc_ut
 = 
RCC_APB2
(
USART6
),

114 .
	grxIrq
 = 
USART6_IRQn
,

115 .
	gtxPriܙy
 = 
NVIC_PRIO_SERIALUART6_TXDMA
,

116 .
	grxPriܙy
 = 
NVIC_PRIO_SERIALUART6


120 
utDevi_t
 *
	gutHdweM
[] = {

121 #ifde
USE_UART1


122 &
ut1
,

124 
NULL
,

126 #ifde
USE_UART2


127 &
ut2
,

129 
NULL
,

131 #ifde
USE_UART3


132 &
ut3
,

134 
NULL
,

136 #ifde
USE_UART4


139 
NULL
,

141 #ifde
USE_UART5


144 
NULL
,

146 #ifde
USE_UART6


147 &
ut6
,

149 
NULL
,

153 
utPt_t
 *
	$rlUART
(
UARTDevi
 
devi
, 
ut32_t
 
baudRe
, 
ptMode_t
 
mode
, 
ptOis_t
 
tis
)

155 
utPt_t
 *
s
;

156 
NVIC_InTyDef
 
NVIC_InSuu
;

158 
utDevi_t
 *
ut
 = 
utHdweM
[
devi
];

159 i(!
ut
)

160  
NULL
;

162 
s
 = &(
ut
->
pt
);

163 
s
->
pt
.
vTab
 = 
utVTab
;

164 
s
->
pt
.
baudRe
 = baudRate;

165 
s
->
pt
.
rxBufr
 = 
ut
->rxBuffer;

166 
s
->
pt
.
txBufr
 = 
ut
->txBuffer;

167 
s
->
pt
.
rxBufrSize
 = (
ut
->
rxBufr
);

168 
s
->
pt
.
txBufrSize
 = (
ut
->
txBufr
);

170 
s
->
USARTx
 = 
ut
->
dev
;

171 i(
ut
->
rxDMASm
) {

172 
s
->
rxDMAChl
 = 
ut
->
DMAChl
;

173 
s
->
rxDMASm
 = 
ut
->rxDMAStream;

177 i(
ut
->
txDMASm
) {

178 
s
->
txDMAChl
 = 
ut
->
DMAChl
;

179 
s
->
txDMASm
 = 
ut
->txDMAStream;

186 
s
->
txDMAPhBaAddr
 = (
ut32_t
)&s->
USARTx
->
DR
;

187 
s
->
rxDMAPhBaAddr
 = (
ut32_t
)&s->
USARTx
->
DR
;

189 
IO_t
 
tx
 = 
	`IOGByTag
(
ut
->tx);

190 
IO_t
 
rx
 = 
	`IOGByTag
(
ut
->rx);

192 i(
ut
->
rcc_ut
) {

193 
	`RCC_ClockCmd
(
ut
->
rcc_ut
, 
ENABLE
);

196 i(
tis
 & 
SERIAL_BIDIR
) {

197 
	`IOIn
(
tx
, 
OWNER_SERIAL_TX
, 
	`RESOURCE_INDEX
(
devi
));

198 i(
tis
 & 
SERIAL_BIDIR_PP
)

199 
	`IOCfigGPIOAF
(
tx
, 
IOCFG_AF_PP
, 
ut
->
af
);

201 
	`IOCfigGPIOAF
(
tx
, 
IOCFG_AF_OD
, 
ut
->
af
);

203 i(
mode
 & 
MODE_TX
) {

204 
	`IOIn
(
tx
, 
OWNER_SERIAL_TX
, 
	`RESOURCE_INDEX
(
devi
));

205 
	`IOCfigGPIOAF
(
tx
, 
IOCFG_AF_PP_UP
, 
ut
->
af
);

208 i(
mode
 & 
MODE_RX
) {

209 
	`IOIn
(
rx
, 
OWNER_SERIAL_RX
, 
	`RESOURCE_INDEX
(
devi
));

210 
	`IOCfigGPIOAF
(
rx
, 
IOCFG_AF_PP_UP
, 
ut
->
af
);

215 i(!(
s
->
rxDMAChl
)) {

216 
NVIC_InSuu
.
NVIC_IRQChl
 = 
ut
->
rxIrq
;

217 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 
	`NVIC_PRIORITY_BASE
(
ut
->
rxPriܙy
);

218 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 
	`NVIC_PRIORITY_SUB
(
ut
->
rxPriܙy
);

219 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

220 
	`NVIC_In
(&
NVIC_InSuu
);

223  
s
;

224 
	}
}

226 
ut8_t
 
	gdriveFwd
, 
	gdriveRev
, 
	gtuLe
, 
	gtuRight
;

228 
	$utIrqHdr
(
utPt_t
 *
s
)

231 i(!
s
->
rxDMASm
 && (
	`USART_GITStus
(s->
USARTx
, 
USART_IT_RXNE
=
SET
)) {

232 i(
s
->
pt
.
rxClback
) {

233 
s
->
pt
.
	`rxClback
(s->
USARTx
->
DR
);

236 
s
->
USARTx
->
DR
) {

239 
driveFwd
 = 0;

240 
driveRev
 = 0;

241 
tuLe
 = 0;

242 
tuRight
 = 0;

247 
driveFwd
 = 1;

248 
driveRev
 = 0;

249 
tuLe
 = 0;

250 
tuRight
 = 0;

255 
driveFwd
 = 0;

256 
driveRev
 = 1;

257 
tuLe
 = 0;

258 
tuRight
 = 0;

263 
driveFwd
 = 0;

264 
driveRev
 = 0;

265 
tuLe
 = 1;

266 
tuRight
 = 0;

271 
driveFwd
 = 0;

272 
driveRev
 = 0;

273 
tuLe
 = 0;

274 
tuRight
 = 1;

278 
s
->
pt
.
rxBufr
[s->pt.
rxBufrHd
] = s->
USARTx
->
DR
;

279 
s
->
pt
.
rxBufrHd
 = (s->pt.rxBufrHd + 1% s->pt.
rxBufrSize
;

284 i(!
s
->
txDMASm
 && (
	`USART_GITStus
(s->
USARTx
, 
USART_IT_TXE
=
SET
)) {

285 i(
s
->
pt
.
txBufrTa
 !s->pt.
txBufrHd
) {

286 
	`USART_SdDa
(
s
->
USARTx
, s->
pt
.
txBufr
[s->pt.
txBufrTa
]);

287 
s
->
pt
.
txBufrTa
 = (s->pt.txBufrTa + 1% s->pt.
txBufrSize
;

289 
	`USART_ITCfig
(
s
->
USARTx
, 
USART_IT_TXE
, 
DISABLE
);

293 i(
	`USART_GITStus
(
s
->
USARTx
, 
USART_FLAG_ORE
=
SET
) {

294 
	`USART_CˬITPdgB
(
s
->
USARTx
, 
USART_IT_ORE
);

296 
	}
}

298 #ifde
USE_UART1


299 
utPt_t
 *
	$rlUART1
(
ut32_t
 
baudRe
, 
ptMode_t
 
mode
, 
ptOis_t
 
tis
)

301  
	`rlUART
(
UARTDEV_1
, 
baudRe
, 
mode
, 
tis
);

302 
	}
}

304 
	$USART1_IRQHdr
()

306 
utPt_t
 *
s
 = &(
utHdweM
[
UARTDEV_1
]->
pt
);

307 
	`utIrqHdr
(
s
);

308 
	}
}

311 #ifde
USE_UART2


312 
utPt_t
 *
	$rlUART2
(
ut32_t
 
baudRe
, 
ptMode_t
 
mode
, 
ptOis_t
 
tis
)

314  
	`rlUART
(
UARTDEV_2
, 
baudRe
, 
mode
, 
tis
);

315 
	}
}

317 
	$USART2_IRQHdr
()

319 
utPt_t
 *
s
 = &(
utHdweM
[
UARTDEV_2
]->
pt
);

320 
	`utIrqHdr
(
s
);

321 
	}
}

324 #ifde
USE_UART3


325 
utPt_t
 *
	$rlUART3
(
ut32_t
 
baudRe
, 
ptMode_t
 
mode
, 
ptOis_t
 
tis
)

327  
	`rlUART
(
UARTDEV_3
, 
baudRe
, 
mode
, 
tis
);

328 
	}
}

330 
	$USART3_IRQHdr
()

332 
utPt_t
 *
s
 = &(
utHdweM
[
UARTDEV_3
]->
pt
);

333 
	`utIrqHdr
(
s
);

334 
	}
}

337 #ifde
USE_UART6


338 
utPt_t
 *
	$rlUART6
(
ut32_t
 
baudRe
, 
ptMode_t
 
mode
, 
ptOis_t
 
tis
)

340  
	`rlUART
(
UARTDEV_6
, 
baudRe
, 
mode
, 
tis
);

341 
	}
}

343 
	$USART6_IRQHdr
()

345 
utPt_t
 *
s
 = &(
utHdweM
[
UARTDEV_6
]->
pt
);

346 
	`utIrqHdr
(
s
);

347 
	}
}

	@src/quad/drivers/serial_usb_vcp.c

2 
	~"io.h
"

3 
	~"rl_usb_v.h
"

4 
	~"usbd_desc.h
"

5 
	~"usbd_cdc_ce.h
"

6 
	~"usbd_u.h
"

7 
	~"usb_cf.h
"

8 
	~"usb_ce.h
"

9 
	~"uts.h
"

10 
	~"syem.h
"

13 
	#USB_TIMEOUT
 50

	)

15 
ut8_t
 
usbIsCfigud
();

16 
ut8_t
 
usbIsCed
();

17 
ut32_t
 
CDC_Sd_DATA
(cڡ 
ut8_t
 *
rBufr
, ut32_
ndLgth
);

18 
ut32_t
 
CDC_Reive_BysAvaab
();

19 
ut32_t
 
CDC_Sd_FeBys
();

20 
ut32_t
 
CDC_Reive_DATA
(
ut8_t
* 
cvBuf
, ut32_
n
);

21 
ut32_t
 
CDC_BaudRe
();

23 
__ALIGN_BEGIN
 
USB_OTG_CORE_HANDLE
 
USB_OTG_dev
 
	g__ALIGN_END
;

25 
vPt_t
 
	gvPt
;

27 
bo
 
	$usbVFlush
(
vPt_t
 *
pt
)

29 
ut32_t
 
cou
 = 
pt
->
txAt
;

30 
pt
->
txAt
 = 0;

32 i(
cou
 == 0) {

33  
ue
;

36 i(!
	`usbIsCed
(|| !
	`usbIsCfigud
()) {

37  
l
;

40 
ut32_t
 
t
 = 
	`mlis
();

41 
ut8_t
 *
p
 = 
pt
->
txBuf
;

42 
cou
 > 0) {

43 
ut32_t
 
txed
 = 
	`CDC_Sd_DATA
(
p
, 
cou
);

44 
cou
 -
txed
;

45 
p
 +
txed
;

47 i(
	`mlis
(- 
t
 > 
USB_TIMEOUT
) {

51  
cou
 == 0;

52 
	}
}

54 
	$usbVWre
(
rlPt_t
 *

, 
ut8_t
 
c
)

56 
vPt_t
 *
pt
 = 
	`cڏ_of
(

, vcpPort_t,ort);

58 
pt
->
txBuf
[pt->
txAt
++] = 
c
;

59 i(!
pt
->
bufrg
 ||t->
txAt
 >
	`ARRAYLEN
t->
txBuf
)) {

60 
	`usbVFlush
(
pt
);

62 
	}
}

64 
ut32_t
 
	$usbVAvaab
(cڡ 
rlPt_t
 *

)

66 
	`UNUSED
(

);

68  
	`CDC_Reive_BysAvaab
();

69 
	}
}

71 
ut32_t
 
	$usbTxBysFe
(cڡ 
rlPt_t
 *

)

73 
	`UNUSED
(

);

74  
	`CDC_Sd_FeBys
();

75 
	}
}

77 
ut8_t
 
	$usbVRd
(
rlPt_t
 *

)

79 
	`UNUSED
(

);

81 
ut8_t
 
buf
[1];

83 
ue
) {

84 i(
	`CDC_Reive_DATA
(
buf
, 1))

85  
buf
[0];

87 
	}
}

89 
	$usbVSBaudRe
(
rlPt_t
 *

, 
ut32_t
 
baudRe
)

91 
	`UNUSED
(

);

92 
	`UNUSED
(
baudRe
);

95 
	}
}

97 
bo
 
	$isUsbVTnsmBufrEmy
(cڡ 
rlPt_t
 *

)

99 
	`UNUSED
(

);

100  
ue
;

101 
	}
}

103 
	$usbVSMode
(
rlPt_t
 *

, 
ptMode_t
 
mode
)

105 
	`UNUSED
(

);

106 
	`UNUSED
(
mode
);

109 
	}
}

111 
	$usbVWreBuf
(
rlPt_t
 *

, cڡ *
da
, 
cou
)

113 
	`UNUSED
(

);

115 i(!(
	`usbIsCed
(&& 
	`usbIsCfigud
())) {

119 
ut32_t
 
t
 = 
	`mlis
();

120 cڡ 
ut8_t
 *
p
 = 
da
;

121 
cou
 > 0) {

122 
ut32_t
 
txed
 = 
	`CDC_Sd_DATA
(
p
, 
cou
);

123 
cou
 -
txed
;

124 
p
 +
txed
;

126 i(
	`mlis
(- 
t
 > 
USB_TIMEOUT
) {

130 
	}
}

132 
	$usbVBegWre
(
rlPt_t
 *

)

134 
vPt_t
 *
pt
 = 
	`cڏ_of
(

, vcpPort_t,ort);

135 
pt
->
bufrg
 = 
ue
;

136 
	}
}

138 
	$usbVEndWre
(
rlPt_t
 *

)

140 
vPt_t
 *
pt
 = 
	`cڏ_of
(

, vcpPort_t,ort);

141 
pt
->
bufrg
 = 
l
;

142 
	`usbVFlush
(
pt
);

143 
	}
}

145 cڡ 
rlPtVTab
 
	gusbVTab
[] = {

147 .
rlWre
 = 
usbVWre
,

148 .
	grlTٮRxWag
 = 
usbVAvaab
,

149 .
	grlTٮTxFe
 = 
usbTxBysFe
,

150 .
	grlRd
 = 
usbVRd
,

151 .
	grlSBaudRe
 = 
usbVSBaudRe
,

152 .
	gisSlTnsmBufrEmy
 = 
isUsbVTnsmBufrEmy
,

153 .
	gtMode
 = 
usbVSMode
,

154 .
	gwreBuf
 = 
usbVWreBuf
,

155 .
	gbegWre
 = 
usbVBegWre
,

156 .
	gdWre
 = 
usbVEndWre


160 
rlPt_t
 *
	$usbVOn
()

162 
vPt_t
 *
s
;

164 
	`IOIn
(
	`IOGByTag
(
	`IO_TAG
(
PA11
)), 
OWNER_USB
, 0);

165 
	`IOIn
(
	`IOGByTag
(
	`IO_TAG
(
PA12
)), 
OWNER_USB
, 0);

166 
	`USBD_In
(&
USB_OTG_dev
, 
USB_OTG_FS_CORE_ID
, &
USR_desc
, &
USBD_CDC_cb
, &
USR_cb
);

168 
s
 = &
vPt
;

169 
s
->
pt
.
vTab
 = 
usbVTab
;

171  (
rlPt_t
 *)
s
;

172 
	}
}

	@src/quad/drivers/serial_usb_vcp.h

1 #ide
__SERIAL_USB_VCP_H


2 
	#__SERIAL_USB_VCP_H


	)

4 
	~"rl.h
"

7 
rlPt_t
 
	mpt
;

10 
ut8_t
 
	mtxBuf
[20];

11 
ut8_t
 
	mtxAt
;

14 
bo
 
	mbufrg
;

15 }
	tvPt_t
;

17 
rlPt_t
 *
usbVOn
();

	@src/quad/drivers/sound_beeper.c

2 
	~"sound_br.h
"

3 
	~"uts.h
"

5 
	~<dio.h
>

7 
IO_t
 
	gbrIO
 = 
DEFIO_IO
(
NONE
);

8 
bo
 
	gbrInvd
 = 
l
;

10 
	$syemBp
(
bo
 
off
)

12 #ide
BEEPER


13 
	`UNUSED
(
off
);

15 
	`IOWre
(
brIO
, 
brInvd
 ? 
off
 : !onoff);

17 
	}
}

19 
	$syemBrTogg
()

21 #ifde
BEEPER


22 
	`IOTogg
(
brIO
);

24 
	}
}

26 
	$brIn
(cڡ 
brCfig_t
 *
brCfig
)

29 #ide
BEEPER


30 
	`UNUSED
(
brCfig
);

32 
brIO
 = 
	`IOGByTag
(
brCfig
->
ioTag
);

33 
brInvd
 = 
brCfig
->
isInvd
;

38 i(
brIO
) {

39 
	`IOIn
(
brIO
, 
OWNER_BEEPER
, 0);

40 
	`IOCfigGPIO
(
brIO
, 
brCfig
->
isOnD
 ? 
IOCFG_OUT_OD
 : 
IOCFG_OUT_PP
);

43 
	`syemBp
(
l
);

46 
	}
}

	@src/quad/drivers/sound_beeper.h

1 #ide
__SOUND_BEEPER_H


2 
	#__SOUND_BEEPER_H


	)

4 
	~"io.h
"

6 
	sbrCfig_s
 {

7 
ioTag_t
 
	mioTag
;

8 
ut8_t
 
	misInvd
;

9 
ut8_t
 
	misOnD
;

10 }
	tbrCfig_t
;

12 
brIn
(cڡ 
brCfig_t
 *
brCfig
);

13 
syemBp
(
bo
 
off
);

14 
syemBrTogg
();

16 #ifde
BEEPER


17 
	#BEEP_TOGGLE
 
	`syemBrTogg
()

	)

18 
	#BEEP_OFF
 
	`syemBp
(
l
)

	)

19 
	#BEEP_ON
 
	`syemBp
(
ue
)

	)

21 
	#BEEP_TOGGLE
 d{} 0)

	)

22 
	#BEEP_OFF
 d{} 0)

	)

23 
	#BEEP_ON
 d{} 0)

	)

	@src/quad/drivers/system.c

2 
	~"syem.h
"

3 
	~"nvic.h
"

4 
	~"omic.h
"

6 
ut32_t
 
	gusTicks
 = 0;

11 vީ
ut32_t
 
	gsysTickUime
 = 0;

12 vީ
	gsysTickPdg
 = 0;

14 
RCC_ClocksTyDef
 
	gocks
;

16 
	$SysTick_In
()

18 #i
	`defed
(
USE_HAL_DRIVER
)

19 
usTicks
 = 
	`HAL_RCC_GSysClockFq
() / 1000000;

22 
	`RCC_GClocksFq
(&
ocks
);

24 
usTicks
 = 
ocks
.
SYSCLK_Fqucy
 / 1000000;

26 
	}
}

28 
	$SysTick_Hdr
()

31  
ut8_t
 
__ToDo
 = 
	`__baiSMemRV
(0x10); __ToDo ; __ToDo = 0 ) {

35 
sysTickUime
++;

36 
sysTickPdg
 = 0;

37 ()(
SysTick
->
CTRL
);

38 
	`__t_BASEPRI
(0x00);

40 #ifde
USE_HAL_DRIVER


41 
	`HAL_IncTick
();

43 
	}
}

46 
ut32_t
 
	$miosISR
()

48 
ut32_t
 
ms
, 
ndg
, 
cye_t
;

50  
ut8_t
 
__ToDo
 = 
	`__baiSMemRV
(0x10); __ToDo ; __ToDo = 0 ) {

52 
cye_t
 = 
SysTick
->
VAL
;

54 i(
SysTick
->
CTRL
 & 
SysTick_CTRL_COUNTFLAG_Msk
) {

61 
sysTickPdg
 = 1;

64 
cye_t
 = 
SysTick
->
VAL
;

67 
ms
 = 
sysTickUime
;

68 
ndg
 = 
sysTickPdg
;

69 
	`__t_BASEPRI
(0x00);

72  ((
ms
 + 
ndg
* 1000+ (
usTicks
 * 1000 - 
cye_t
) / usTicks;

73 
	}
}

76 
ut32_t
 
	$mios
()

78 
ut32_t
 
ms
, 
cye_t
;

81 i((
SCB
->
ICSR
 & 
SCB_ICSR_VECTACTIVE_Msk
|| (
	`__g_BASEPRI
())) {

82  
	`miosISR
();

86 
ms
 = 
sysTickUime
;

87 
cye_t
 = 
SysTick
->
VAL
;

93 
__ASM
 volatile("\tnop\n");

94 } 
ms
 !
sysTickUime
);

97  (
ms
 * 1000+ (
usTicks
 * 1000 - 
cye_t
) / usTicks;

98 
	}
}

100 
ut32_t
 
	$mlis
()

102  
sysTickUime
;

103 
	}
}

106 
	$dayMiocds
(
ut32_t
 
us
)

108 
ut32_t
 
cuUs
 = 
	`mios
();

109 (
	`mios
(- 
cuUs
< 
us
);

110 
	}
}

113 
	$day
(
ut32_t
 
ms
)

115 
ms
--) {

116 
	`dayMiocds
(1000);

118 
	}
}

	@src/quad/drivers/system.h

1 #ide
__SYSTEM_H


2 
	#__SYSTEM_H


	)

4 
	~"m32f4xx_rcc.h
"

6 
SysTick_In
();

7 
ut32_t
 
mios
();

8 
ut32_t
 
mlis
();

9 
dayMiocds
(
ut32_t
 
us
);

10 
day
(
ut32_t
 
ms
);

11 
SysTick_Hdr
();

	@src/quad/drivers/timer.c

2 
	~<dio.h
>

3 
	~<rg.h
>

4 
	~"tim.h
"

5 
	~"uts.h
"

6 
	~"misc.h
"

7 
	~"nvic.h
"

8 
	~"omic.h
"

9 
	~"m32f4xx.h
"

11 
	#TIM_N
(
n
(1 << (n))

	)

13 
	#USED_TIMER_COUNT
 
	`BITCOUNT
(
USED_TIMERS
)

14 
	#CC_CHANNELS_PER_TIMER
 4

15 

	)

22 
	#TIM_IT_CCx
(
ch
(
TIM_IT_CC1
 << ((ch) / 4))

23 

	)

24 
	stimCfig_s
 {

25 
timCCHdrRec_t
 *
	medgeClback
[
CC_CHANNELS_PER_TIMER
];

26 
timOvrHdrRec_t
 *
	movowClback
[
CC_CHANNELS_PER_TIMER
];

27 
timOvrHdrRec_t
 *
	movowClbackAive
;

28 
ut32_t
 
	mfdOvowTimVue
;

29 } 
	ttimCfig_t
;

30 
timCfig_t
 
	gtimCfig
[
USED_TIMER_COUNT
];

33 
chlTy_t
 
	mty
;

34 } 
	ttimChlInfo_t
;

35 
timChlInfo_t
 
	gtimChlInfo
[
USABLE_TIMER_CHANNEL_COUNT
];

38 
ut8_t
 
	miܙy
;

39 } 
	ttimInfo_t
;

40 
timInfo_t
 
	gtimInfo
[
USED_TIMER_COUNT
];

42 
	#TIMER_INDEX
(
i

	`BITCOUNT
((
	`TIM_N
(i- 1& 
USED_TIMERS
)

	)

59 
ut8_t
 
	$lookupTimIndex
(cڡ 
TIM_TyDef
 *
tim
)

61 
	#_CASE_SHF
 10

62 
	#_CASE_
(
tim
, 
dex
((im >> 
_CASE_SHF
):  index; ;

	)

63 
	#_CASE
(
i

	`_CASE_
(
TIM
##i##
_BASE
, 
	`TIMER_INDEX
(i))

	)

87 ()
tim
 >> 
_CASE_SHF
) {

88 #i
USED_TIMERS
 & 
	`TIM_N
(1)

89 
	`_CASE
(1);

91 #i
USED_TIMERS
 & 
	`TIM_N
(2)

92 
	`_CASE
(2);

94 #i
USED_TIMERS
 & 
	`TIM_N
(3)

95 
	`_CASE
(3);

97 #i
USED_TIMERS
 & 
	`TIM_N
(4)

98 
	`_CASE
(4);

100 #i
USED_TIMERS
 & 
	`TIM_N
(5)

101 
	`_CASE
(5);

103 #i
USED_TIMERS
 & 
	`TIM_N
(6)

104 
	`_CASE
(6);

106 #i
USED_TIMERS
 & 
	`TIM_N
(7)

107 
	`_CASE
(7);

109 #i
USED_TIMERS
 & 
	`TIM_N
(8)

110 
	`_CASE
(8);

112 #i
USED_TIMERS
 & 
	`TIM_N
(9)

113 
	`_CASE
(9);

115 #i
USED_TIMERS
 & 
	`TIM_N
(10)

116 
	`_CASE
(10);

118 #i
USED_TIMERS
 & 
	`TIM_N
(11)

119 
	`_CASE
(11);

121 #i
USED_TIMERS
 & 
	`TIM_N
(12)

122 
	`_CASE
(12);

124 #i
USED_TIMERS
 & 
	`TIM_N
(13)

125 
	`_CASE
(13);

127 #i
USED_TIMERS
 & 
	`TIM_N
(14)

128 
	`_CASE
(14);

130 #i
USED_TIMERS
 & 
	`TIM_N
(15)

131 
	`_CASE
(15);

133 #i
USED_TIMERS
 & 
	`TIM_N
(16)

134 
	`_CASE
(16);

136 #i
USED_TIMERS
 & 
	`TIM_N
(17)

137 
	`_CASE
(17);

141 #unde
_CASE


142 #unde
_CASE_


143 
	}
}

145 
le
 
ut8_t
 
	$lookupChlIndex
(cڡ 
ut16_t
 
chl
)

172  
chl
 >> 2;

173 
	}
}

175 
RccPhTag_t
 
	$timRCC
(
TIM_TyDef
 *
tim
)

177 
i
 = 0; i < 
HARDWARE_TIMER_DEFINITION_COUNT
; i++) {

178 i(
timDefis
[
i
].
TIMx
 =
tim
) {

179  
timDefis
[
i
].
rcc
;

183 
	}
}

185 
	$timFOvow
(
TIM_TyDef
 *
tim
)

187 
ut8_t
 
timIndex
 = 
	`lookupTimIndex
((cڡ 
TIM_TyDef
 *)
tim
);

190  
ut8_t
 
__ToDo
 = 
	`__baiSMemRV
(0x50); __ToDo ; __ToDo = 0 ) {

192 
timCfig
[
timIndex
].
fdOvowTimVue
 = 
tim
->
CNT
 + 1;

195 
tim
->
EGR
 |
TIM_EGR_UG
;

196 
	`__t_BASEPRI
(0x00);

198 
	}
}

200 cڡ 
timHdwe_t
 *
	$timGByTag
(
ioTag_t
 
g
, 
timUgeFg_e
 
ag
)

202 i(!
g
) {

203  
NULL
;

206 
i
 = 0; i < 
USABLE_TIMER_CHANNEL_COUNT
; i++) {

207 i(
timHdwe
[
i
].
g
 ==ag) {

208 i(
timHdwe
[
i
].
ugeFgs
 & 
ag
 || flag == 0) {

209  &
timHdwe
[
i
];

214  
NULL
;

215 
	}
}

217 
	$cfigTimeBa4Encod
(
TIM_TyDef
 *
tim
, 
ut16_t
 
r
, 
ut8_t
 
psc
)

219 
TIM_TimeBaInTyDef
 
TIM_TimeBaSuu
;

221 
	`TIM_TimeBaSuIn
(&
TIM_TimeBaSuu
);

223 
TIM_TimeBaSuu
.
TIM_Piod
 = (
r
 - 1) & 0xFFFF;

224 
TIM_TimeBaSuu
.
TIM_Psr
 = 
psc
;

226 
TIM_TimeBaSuu
.
TIM_ClockDivisi
 = 0;

227 
TIM_TimeBaSuu
.
TIM_CouMode
 = 
TIM_CouMode_Up
;

228 
	`TIM_TimeBaIn
(
tim
, &
TIM_TimeBaSuu
);

229 
	}
}

231 
	$cfigTimeBaKhz
(
TIM_TyDef
 *
tim
, 
ut16_t
 
riod
, 
ut8_t
 
khz
)

233 
TIM_TimeBaInTyDef
 
TIM_TimeBaSuu
;

235 
	`TIM_TimeBaSuIn
(&
TIM_TimeBaSuu
);

236 
TIM_TimeBaSuu
.
TIM_Piod
 = (
riod
 - 1) & 0xFFFF;

238 
TIM_TimeBaSuu
.
TIM_Psr
 = (
SyemCeClock
 / 
	`timClockDivis
(
tim
/ ((
ut32_t
)
khz
 * 1000)) - 1;

239 
TIM_TimeBaSuu
.
TIM_ClockDivisi
 = 0;

240 
TIM_TimeBaSuu
.
TIM_CouMode
 = 
TIM_CouMode_Up
;

241 
	`TIM_TimeBaIn
(
tim
, &
TIM_TimeBaSuu
);

242 
	}
}

244 
	$cfigTimeBaMhz
(
TIM_TyDef
 *
tim
, 
ut16_t
 
riod
, 
ut8_t
 
Mhz
)

246 
TIM_TimeBaInTyDef
 
TIM_TimeBaSuu
;

248 
	`TIM_TimeBaSuIn
(&
TIM_TimeBaSuu
);

249 
TIM_TimeBaSuu
.
TIM_Piod
 = (
riod
 - 1) & 0xFFFF;

252 
TIM_TimeBaSuu
.
TIM_Psr
 = (
SyemCeClock
 / 
	`timClockDivis
(
tim
/ ((
ut32_t
)
Mhz
 * 1000000)) - 1;

254 
TIM_TimeBaSuu
.
TIM_ClockDivisi
 = 0;

255 
TIM_TimeBaSuu
.
TIM_CouMode
 = 
TIM_CouMode_Up
;

256 
	`TIM_TimeBaIn
(
tim
, &
TIM_TimeBaSuu
);

257 
	}
}

259 
	$cfigTimeBa4MEncod
(
TIM_TyDef
 *
tim
, 
ut16_t
 
riod
, 
ut8_t
 
Mhz
)

261 
TIM_TimeBaInTyDef
 
TIM_TimeBaSuu
;

263 
	`TIM_TimeBaSuIn
(&
TIM_TimeBaSuu
);

264 
TIM_TimeBaSuu
.
TIM_Piod
 = (
riod
 - 1) & 0xFFFF;

267 
TIM_TimeBaSuu
.
TIM_Psr
 = 
Mhz
;

269 
TIM_TimeBaSuu
.
TIM_ClockDivisi
 = 0;

270 
TIM_TimeBaSuu
.
TIM_CouMode
 = 
TIM_CouMode_Up
;

271 
	`TIM_TimeBaIn
(
tim
, &
TIM_TimeBaSuu
);

272 
	}
}

274 
	$cfigTimeBaMhz4UrB
(
TIM_TyDef
 *
tim
, 
ut32_t
 
riod
, 
ut8_t
 
Mhz
)

276 
TIM_TimeBaInTyDef
 
TIM_TimeBaSuu
;

278 
	`TIM_TimeBaSuIn
(&
TIM_TimeBaSuu
);

280 
TIM_TimeBaSuu
.
TIM_Piod
 = 
riod
;

283 
TIM_TimeBaSuu
.
TIM_Psr
 = (
SyemCeClock
 / 
	`timClockDivis
(
tim
/ ((
ut32_t
)
Mhz
 * 1000000)) - 1;

285 
TIM_TimeBaSuu
.
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

286 
TIM_TimeBaSuu
.
TIM_CouMode
 = 
TIM_CouMode_Up
;

287 
	`TIM_TimeBaIn
(
tim
, &
TIM_TimeBaSuu
);

288 
	}
}

290 
	$timOCIn
(
TIM_TyDef
 *
tim
, 
ut8_t
 
chl
, 
TIM_OCInTyDef
 *

)

292 
chl
) {

293 
TIM_Chl_1
:

294 
	`TIM_OC1In
(
tim
, 

);

296 
TIM_Chl_2
:

297 
	`TIM_OC2In
(
tim
, 

);

299 
TIM_Chl_3
:

300 
	`TIM_OC3In
(
tim
, 

);

302 
TIM_Chl_4
:

303 
	`TIM_OC4In
(
tim
, 

);

306 
	}
}

308 
	$timOCPldCfig
(
TIM_TyDef
 *
tim
, 
ut8_t
 
chl
, 
ut16_t
 
d
)

310 
chl
) {

311 
TIM_Chl_1
:

312 
	`TIM_OC1PldCfig
(
tim
, 
d
);

314 
TIM_Chl_2
:

315 
	`TIM_OC2PldCfig
(
tim
, 
d
);

317 
TIM_Chl_3
:

318 
	`TIM_OC3PldCfig
(
tim
, 
d
);

320 
TIM_Chl_4
:

321 
	`TIM_OC4PldCfig
(
tim
, 
d
);

324 
	}
}

326 vީ
timCCR_t
* 
	$timChCCR
(cڡ 
timHdwe_t
 *
timHw
)

330  (vީ
timCCR_t
 *)((vީ*)&
timHw
->
tim
->
CCR1
 +imHw->
chl
);

331 
	}
}

333 
	$timIn
()

335 
	`memt
(
timCfig
, 0, (timerConfig));

338 
i
 = 0; i < 
USABLE_TIMER_CHANNEL_COUNT
; i++) {

339 
	`RCC_ClockCmd
(
	`timRCC
(
timHdwe
[
i
].
tim
), 
ENABLE
);

342 #i
	`defed
(
STM32F4
)

343 
timIndex
 = 0;imIndex < 
USABLE_TIMER_CHANNEL_COUNT
;imerIndex++) {

344 cڡ 
timHdwe_t
 *
timHdweP
 = &
timHdwe
[
timIndex
];

345 i(
timHdweP
->
ugeFgs
 =
TIM_USE_ENCODER
) {

348 
	`IOCfigGPIOAF
(
	`IOGByTag
(
timHdweP
->
g
), 
IOCFG_AF_PP_PD
,imHdweP->
eFuni
);

350 
	`IOCfigGPIOAF
(
	`IOGByTag
(
timHdweP
->
g
), 
IOCFG_AF_PP
,imHdweP->
eFuni
);

356 
i
 = 0; i < 
USABLE_TIMER_CHANNEL_COUNT
; i++) {

357 
timChlInfo
[
i
].
ty
 = 
TYPE_FREE
;

360 
i
 = 0; i < 
USED_TIMER_COUNT
; i++) {

361 
timInfo
[
i
].
iܙy
 = ~0;

363 
	}
}

365 
ut8_t
 
	$timIutIrq
(
TIM_TyDef
 *
tim
)

367 
i
 = 0; i < 
HARDWARE_TIMER_DEFINITION_COUNT
; i++) {

368 i(
timDefis
[
i
].
TIMx
 =
tim
) {

369  
timDefis
[
i
].
putIrq
;

373 
	}
}

375 
	$timNVICCfigu
(
ut8_t
 
q
)

377 
NVIC_InTyDef
 
NVIC_InSuu
;

380 
NVIC_InSuu
.
NVIC_IRQChl
 = 
q
;

381 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 
	`NVIC_PRIORITY_BASE
(
NVIC_PRIO_TIMER
);

382 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 
	`NVIC_PRIORITY_SUB
(
NVIC_PRIO_TIMER
);

383 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

384 
	`NVIC_In
(&
NVIC_InSuu
);

385 
	}
}

388 
	$timCfigu
(cڡ 
timHdwe_t
 *
timHdweP
, 
ut16_t
 
riod
, 
ut8_t
 
mhz
)

391 
	`cfigTimeBaMhz
(
timHdweP
->
tim
, 
riod
, 
mhz
);

392 
	`TIM_Cmd
(
timHdweP
->
tim
, 
ENABLE
);

395 
ut8_t
 
q
 = 
	`timIutIrq
(
timHdweP
->
tim
);

396 
	`timNVICCfigu
(
q
);

399 
q
) {

400 
TIM1_CC_IRQn
:

401 
	`timNVICCfigu
(
TIM1_UP_TIM10_IRQn
);

404 
TIM8_CC_IRQn
:

405 
	`timNVICCfigu
(
TIM8_UP_TIM13_IRQn
);

408 
	}
}

411 
	$timCfigu4UrB
(cڡ 
timHdwe_t
 *
timHdweP
, 
ut32_t
 
riod
, 
ut8_t
 
mhz
)

414 
	`cfigTimeBaMhz4UrB
(
timHdweP
->
tim
, 
riod
, 
mhz
);

415 
	`TIM_Cmd
(
timHdweP
->
tim
, 
ENABLE
);

418 
ut8_t
 
q
 = 
	`timIutIrq
(
timHdweP
->
tim
);

419 
	`timNVICCfigu
(
q
);

422 
q
) {

423 
TIM1_CC_IRQn
:

424 
	`timNVICCfigu
(
TIM1_UP_TIM10_IRQn
);

427 
TIM8_CC_IRQn
:

428 
	`timNVICCfigu
(
TIM8_UP_TIM13_IRQn
);

431 
	}
}

433 
	$timChCCHdrIn
(
timCCHdrRec_t
 *
lf
, 
timCCHdrClback
 *

)

435 
lf
->

 = fn;

436 
	}
}

438 
	$timChOvrHdrIn
(
timOvrHdrRec_t
 *
lf
, 
timOvrHdrClback
 *

)

440 
lf
->

 = fn;

441 
lf
->
xt
 = 
NULL
;

442 
	}
}

447 
	$timChCfig_UpdeOvow
(
timCfig_t
 *
cfg
, 
TIM_TyDef
 *
tim
)

449 
timOvrHdrRec_t
 **
cha
 = &
cfg
->
ovowClbackAive
;

454  
ut8_t
 
__ToDo
 = 
	`__baiSMemRV
(
NVIC_PRIO_TIMER
); __ToDo ; __ToDo = 0 ) {

455 
i
 = 0; i < 
CC_CHANNELS_PER_TIMER
; i++)

456 i(
cfg
->
ovowClback
[
i
]) {

457 *
cha
 = 
cfg
->
ovowClback
[
i
];

458 
cha
 = &
cfg
->
ovowClback
[
i
]->
xt
;

460 *
cha
 = 
NULL
;

461 
	`__t_BASEPRI
(0x00);

468 
	`TIM_ITCfig
(
tim
, 
TIM_IT_Upde
, 
cfg
->
ovowClbackAive
 ? 
ENABLE
 : 
DISABLE
);

470 
	}
}

473 
	$timChCfigClbacks
(cڡ 
timHdwe_t
 *
timHw
, 
timCCHdrRec_t
 *
edgeClback
, 
timOvrHdrRec_t
 *
ovowClback
)

475 
ut8_t
 
timIndex
 = 
	`lookupTimIndex
(
timHw
->
tim
);

478 i(
timIndex
 > 
USED_TIMER_COUNT
) {

483 
ut8_t
 
chlIndex
 = 
	`lookupChlIndex
(
timHw
->
chl
);

486 i(
edgeClback
 =
NULL
) {

487 
	`TIM_ITCfig
(
timHw
->
tim
, 
	`TIM_IT_CCx
imHw->
chl
), 
DISABLE
);

491 
timCfig
[
timIndex
].
edgeClback
[
chlIndex
] =dgeCallback;

492 
timCfig
[
timIndex
].
ovowClback
[
chlIndex
] = overflowCallback;

495 i(
edgeClback
) {

496 
	`TIM_ITCfig
(
timHw
->
tim
, 
	`TIM_IT_CCx
imHw->
chl
), 
ENABLE
);

500 
	`timChCfig_UpdeOvow
(&
timCfig
[
timIndex
], 
timHw
->
tim
);

501 
	}
}

504 
	$timCCxHdr
(
TIM_TyDef
 *
tim
, 
timCfig_t
 *
timCfig
)

506 
ut16_t
 
u
;

508 
tim_us
;

511 
tim_us
 = 
tim
->
SR
 &im->
DIER
;

517 
tim_us
) {

522 
b
 = 
	`__but_z
(
tim_us
);

523 
mask
 = ~(0x80000000 >> 
b
);

526 
tim
->
SR
 = 
mask
;

527 
tim_us
 &
mask
;

529 
b
) {

566 i(
timCfig
->
fdOvowTimVue
 != 0) {

567 
u
 = 
timCfig
->
fdOvowTimVue
 - 1;

568 
timCfig
->
fdOvowTimVue
 = 0;

570 
u
 = 
tim
->
ARR
;

574 
timOvrHdrRec_t
 *
cb
 = 
timCfig
->
ovowClbackAive
;

575 
cb
) {

576 
cb
->
	`
(cb, 
u
);

577 
cb
 = cb->
xt
;

585 
timCfig
->
edgeClback
[0]->
	`
imCfig->edgeClback[0], 
tim
->
CCR1
);

591 
timCfig
->
edgeClback
[1]->
	`
imCfig->edgeClback[1], 
tim
->
CCR2
);

597 
timCfig
->
edgeClback
[2]->
	`
imCfig->edgeClback[2], 
tim
->
CCR3
);

603 
timCfig
->
edgeClback
[3]->
	`
imCfig->edgeClback[3], 
tim
->
CCR4
);

609 
	}
}

618 
	#_TIM_IRQ_HANDLER
(
me
, 
i
\

	)

619 
me
() \

621 
timCCxHdr
(
TIM
 ## 
i
, &
timCfig
[
TIMER_INDEX
(i)]); \

622 } 
	gdummy


624 #i
USED_TIMERS
 & 
TIM_N
(1)

625 
_TIM_IRQ_HANDLER
(
TIM1_CC_IRQHdr
, 1);

628 #i
USED_TIMERS
 & 
TIM_N
(2)

629 
_TIM_IRQ_HANDLER
(
TIM2_IRQHdr
, 2);

633 #i
USED_TIMERS
 & 
TIM_N
(3)

634 
_TIM_IRQ_HANDLER
(
TIM3_IRQHdr
, 3);

637 
ut16_t
 
	gTIM3CH3_CAPTURE_STA
, 
	gTIM3CH3_CAPTURE_VAL
;

638 
	$TIM3_IRQHdr
()

640 
ut16_t
 
t
;

641 
t
=
TIM3
->
SR
;

642 if((
TIM3CH3_CAPTURE_STA
&0X80)==0)

644 if(
t
&0X01)

646 if(
TIM3CH3_CAPTURE_STA
&0X40)

648 if((
TIM3CH3_CAPTURE_STA
&0X3F)==0X3F)

650 
TIM3CH3_CAPTURE_STA
|=0X80;

651 
TIM3CH3_CAPTURE_VAL
=0XFFFF;

652 }
TIM3CH3_CAPTURE_STA
++;

655 if(
t
&0x08)

657 if(
TIM3CH3_CAPTURE_STA
&0X40)

659 
TIM3CH3_CAPTURE_STA
|=0X80;

660 
TIM3CH3_CAPTURE_VAL
=
TIM3
->
CCR3
;

661 
TIM3
->
CCER
&=~(1<<9);

664 
TIM3CH3_CAPTURE_STA
=0;

665 
TIM3CH3_CAPTURE_VAL
=0;

666 
TIM3CH3_CAPTURE_STA
|=0X40;

667 
TIM3
->
CNT
=0;

668 
TIM3
->
CCER
|=1<<9;

672 
TIM3
->
SR
=0;

673 
	}
}

676 #i
USED_TIMERS
 & 
TIM_N
(4)

677 
_TIM_IRQ_HANDLER
(
TIM4_IRQHdr
, 4);

681 #i
USED_TIMERS
 & 
TIM_N
(5)

682 
_TIM_IRQ_HANDLER
(
TIM5_IRQHdr
, 5);

	@src/quad/drivers/timer.h

1 #ide
__TIMER_H


2 
	#__TIMER_H


	)

4 
	~"io.h
"

5 
	~"rcc.h
"

8 
	~"fm.h
"

10 
ut16_t
 
	tuCom_t
;

12 #i
defed
(
STM32F4
)

13 
ut32_t
 
	ttimCCR_t
;

14 
ut32_t
 
	ttimCCER_t
;

15 
ut32_t
 
	ttimSR_t
;

16 
ut32_t
 
	ttimCNT_t
;

22 
	mTIM_USE_ANY
 = 0x0,

23 
	mTIM_USE_NONE
 = 0x0,

24 
	mTIM_USE_PPM
 = 0x1,

25 
	mTIM_USE_PWM
 = 0x2,

26 
	mTIM_USE_MOTOR
 = 0x4,

27 
	mTIM_USE_ENCODER
 = 0x8,

28 
	mTIM_USE_ULTRASOUND
 = 0x10,

29 
	mTIM_USE_SERVO
 = 0x20,

30 
	mTIM_USE_LED
 = 0x40,

31 
	mTIM_USE_BEEPER
 = 0x80,

33 } 
	ttimUgeFg_e
;

36 
	gtimCCHdrRec_s
;

37 
	gtimOvrHdrRec_s
;

38 
	ttimCCHdrClback
(
	ttimCCHdrRec_s
* 
	tlf
, 
	tut32_t
 
	tu
);

39 
	ttimOvrHdrClback
(
	ttimOvrHdrRec_s
* 
	tlf
, 
	tut32_t
 
	tu
);

43 
	stimCCHdrRec_s
 {

44 
timCCHdrClback
* 
	m
;

45 } 
	ttimCCHdrRec_t
;

47 
	stimOvrHdrRec_s
 {

48 
timOvrHdrClback
* 
	m
;

49 
timOvrHdrRec_s
* 
	mxt
;

50 } 
	ttimOvrHdrRec_t
;

52 
	stimDef_s
 {

53 
TIM_TyDef
 *
	mTIMx
;

54 
RccPhTag_t
 
	mrcc
;

55 
ut8_t
 
	mputIrq
;

56 } 
	ttimDef_t
;

58 
	stimHdwe_s
 {

59 
TIM_TyDef
 *
	mtim
;

60 
ioTag_t
 
	mg
;

61 
ut8_t
 
	mchl
;

62 
timUgeFg_e
 
	mugeFgs
;

63 
ut8_t
 
	mouut
;

64 #i
defed
(
STM32F4
)

65 
ut8_t
 
	meFuni
;

67 #i
defed
(
USE_DSHOT
|| defed(
USE_LED_STRIP
|| defed(
USE_TRANSPONDER
)

68 #i
defed
(
STM32F4
)

69 
DMA_Sm_TyDef
 *
	mdmaSm
;

70 
ut32_t
 
	mdmaChl
;

71 #i
defed
(
STM32F3
|| defed(
STM32F1
)

72 
DMA_Chl_TyDef
 *
	mdmaChl
;

74 
ut8_t
 
	mdmaIrqHdr
;

76 } 
	ttimHdwe_t
;

79 
	mTIMER_OUTPUT_NONE
 = 0x00,

80 
	mTIMER_INPUT_ENABLED
 = 0x01,

81 
	mTIMER_OUTPUT_ENABLED
 = 0x01,

82 
	mTIMER_OUTPUT_STANDARD
 = 0x01,

83 
	mTIMER_OUTPUT_INVERTED
 = 0x02,

84 
	mTIMER_OUTPUT_N_CHANNEL
 = 0x04

85 } 
	ttimFg_e
;

87 
	#HARDWARE_TIMER_DEFINITION_COUNT
 14

	)

89 cڡ 
timHdwe_t
 
timHdwe
[];

90 cڡ 
timDef_t
 
timDefis
[];

93 
	mTYPE_FREE
,

94 
	mTYPE_PWMINPUT
,

95 
	mTYPE_PPMINPUT
,

96 
	mTYPE_PWMOUTPUT_MOTOR
,

97 
	mTYPE_PWMOUTPUT_FAST
,

98 
	mTYPE_PWMOUTPUT_SERVO
,

99 
	mTYPE_SOFTSERIAL_RX
,

100 
	mTYPE_SOFTSERIAL_TX
,

101 
	mTYPE_SOFTSERIAL_RXTX
,

102 
	mTYPE_SOFTSERIAL_AUXTIMER
,

103 
	mTYPE_ADC
,

104 
	mTYPE_SERIAL_RX
,

105 
	mTYPE_SERIAL_TX
,

106 
	mTYPE_SERIAL_RXTX
,

107 
	mTYPE_TIMER


108 } 
	tchlTy_t
;

110 
timIn
();

111 cڡ 
timHdwe_t
 *
timGByTag
(
ioTag_t
 
g
, 
timUgeFg_e
 
ag
);

112 
cfigTimeBa4Encod
(
TIM_TyDef
 *
tim
, 
ut16_t
 
r
, 
ut8_t
 
psc
);

113 
cfigTimeBaKhz
(
TIM_TyDef
 *
tim
, 
ut16_t
 
riod
, 
ut8_t
 
khz
);

114 
cfigTimeBaMhz
(
TIM_TyDef
 *
tim
, 
ut16_t
 
riod
, 
ut8_t
 
Mhz
);

115 
cfigTimeBaMhz4UrB
(
TIM_TyDef
 *
tim
, 
ut32_t
 
riod
, 
ut8_t
 
Mhz
);

117 
ut8_t
 
timClockDivis
(
TIM_TyDef
 *
tim
);

118 
timOCIn
(
TIM_TyDef
 *
tim
, 
ut8_t
 
chl
, 
TIM_OCInTyDef
 *

);

119 
timOCPldCfig
(
TIM_TyDef
 *
tim
, 
ut8_t
 
chl
, 
ut16_t
 
d
);

121 vީ
timCCR_t
* 
timChCCR
(cڡ 
timHdwe_t
 *
timHw
);

123 
timCfigu
(cڡ 
timHdwe_t
 *
timHdweP
, 
ut16_t
 
riod
, 
ut8_t
 
mhz
);

124 
timCfigu4UrB
(cڡ 
timHdwe_t
 *
timHdweP
, 
ut32_t
 
riod
, 
ut8_t
 
mhz
);

125 
cfigTimeBa4MEncod
(
TIM_TyDef
 *
tim
, 
ut16_t
 
riod
, 
ut8_t
 
Mhz
);

127 
timChCCHdrIn
(
timCCHdrRec_t
 *
lf
, 
timCCHdrClback
 *

);

128 
timChOvrHdrIn
(
timOvrHdrRec_t
 *
lf
, 
timOvrHdrClback
 *

);

129 
timChCfigClbacks
(cڡ 
timHdwe_t
 *
timHw
, 
timCCHdrRec_t
 *
edgeClback
, 
timOvrHdrRec_t
 *
ovowClback
);

131 
timFOvow
(
TIM_TyDef
 *
tim
);

	@src/quad/drivers/timerLedsTesting.c

2 
	~<dlib.h
>

3 
	~<dio.h
>

4 
	~"m32f4xx.h
"

5 
	~"m32f4xx_rcc.h
"

6 
	~"m32f4xx_tim.h
"

7 
	~"m32f4xx_gpio.h
"

8 
	~"syem.h
"

10 
	#MHz
 1000000L

	)

11 
	#KHz
 1000L

	)

14 
	#LED_PORT
 
GPIOD


	)

15 
	#LED_PORT_CLOCK
 
RCC_AHB1Ph_GPIOD


	)

16 
	#GREEN_PIN
 
GPIO_P_12


	)

17 
	#ORANGE_PIN
 
GPIO_P_13


	)

18 
	#RED_PIN
 
GPIO_P_14


	)

19 
	#BLUE_PIN
 
GPIO_P_15


	)

20 
	#ALL_LED_PINS
 
GREEN_PIN
 | 
ORANGE_PIN
 | 
RED_PIN
 | 
BLUE_PIN


	)

21 
	#GREEN_LED
 
LED_PORT
,
GREEN_PIN


	)

22 
	#ORANGE_LED
 
LED_PORT
,
ORANGE_PIN


	)

23 
	#RED_LED
 
LED_PORT
,
RED_PIN


	)

24 
	#BLUE_LED
 
LED_PORT
,
BLUE_PIN


	)

25 
	#ALL_LEDS
 
LED_PORT
,
ALL_LED_PINS


	)

27 
	#TIMER
 
TIM4


	)

28 
	#TIMER_PERIPHERAL_CLOCK
 
RCC_APB1Ph_TIM4


	)

29 
	#TIMER_AF
 
GPIO_AF_TIM4


	)

33 
ut32_t
 
	gPWM_Sps
 = 5000;

34 
ut32_t
 
	gCOUNTER_Fqucy
 = 10000;

36 
ut32_t
 
	gc1
, 
	gc2
, 
	gc3
, 
	gc4
;

38 
ut32_t
 
	$g_tim_ock_equcy
 ()

40 
ut32_t
 
muɝlr
;

41 
RCC_ClocksTyDef
 
RCC_Clocks
;

42 
	`RCC_GClocksFq
(&
RCC_Clocks
);

44 i(
RCC_Clocks
.
PCLK1_Fqucy
 =RCC_Clocks.
SYSCLK_Fqucy
) {

45 
muɝlr
 = 1;

47 
muɝlr
 = 2;

52  
muɝlr
 * 
RCC_Clocks
.
PCLK1_Fqucy
;

53 
	}
}

55 
	$tim_ock_
 ()

57 
ut32_t
 
TIMER_Fqucy
 = 
	`g_tim_ock_equcy
();

69 
ut32_t
 
PSC_Vue
 = (
TIMER_Fqucy
 / 
COUNTER_Fqucy
) - 1;

70 
ut32_t
 
ARR_Vue
 = 
PWM_Sps
 - 1;

75 
	`RCC_APB1PhClockCmd
(
TIMER_PERIPHERAL_CLOCK
, 
ENABLE
);

76 
TIM_TimeBaInTyDef
 
TIM_TimeBaSuu
;

79 
	`TIM_TimeBaSuIn
(&
TIM_TimeBaSuu
);

82 
TIM_TimeBaSuu
.
TIM_Psr
 = 
PSC_Vue
;

83 
TIM_TimeBaSuu
.
TIM_Piod
 = 
ARR_Vue
;

84 
TIM_TimeBaSuu
.
TIM_CouMode

TIM_CouMode_Up
;

85 
TIM_TimeBaSuu
.
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

86 
	`TIM_TimeBaIn
(
TIMER
, &
TIM_TimeBaSuu
);

87 
	}
}

89 
	$tim_t
()

91 
	`TIM_Cmd
(
TIMER
, 
ENABLE
);

92 
	`TIM_ClPWMOuuts
(
TIMER
, 
ENABLE
);

93 
	}
}

95 
	$tim_
()

97 
	`TIM_ClPWMOuuts
(
TIMER
, 
DISABLE
);

98 
	`TIM_Cmd
(
TIMER
, 
DISABLE
);

99 
	}
}

101 
	$tim_pwm_
 ()

103 
ut32_t
 
TimPiod
 = (
PWM_Sps
 - 1);

105 
c1
 = (
TimPiod
 + 1) * 50 / 100;

106 
c2
 = (
TimPiod
 + 1) * 75 / 100;

107 
c3
 = (
TimPiod
 + 1) * 25 / 100;

108 
c4
 = (
TimPiod
 + 1) * 20 / 100;

114 
TIM_OCInTyDef
 
TIM_OCInSuu
;

116 
	`TIM_OCSuIn
 (&
TIM_OCInSuu
);

119 
TIM_OCInSuu
.
TIM_OCMode
 = 
TIM_OCMode_PWM1
;

120 
TIM_OCInSuu
.
TIM_OuutS
 = 
TIM_OuutS_Eb
;

121 
TIM_OCInSuu
.
TIM_OCPެy
 = 
TIM_OCPެy_High
;

122 
TIM_OCInSuu
.
TIM_Pul
 = 0;

125 
TIM_OCInSuu
.
TIM_Pul
 = 
c2
;

126 
	`TIM_OC2In
 (
TIMER
, &
TIM_OCInSuu
);

129 
TIM_OCInSuu
.
TIM_Pul
 = 
c3
;

130 
	`TIM_OC3In
 (
TIMER
, &
TIM_OCInSuu
);

134 
TIM_OCInSuu
.
TIM_Pul
 = 
c4
;

136 
	`TIM_OC4In
 (
TIMER
, &
TIM_OCInSuu
);

137 
	}
}

140 
	$brd_ds_
 ()

142 
GPIO_InTyDef
 
GPIO_InSuu
;

144 
	`GPIO_SuIn
(&
GPIO_InSuu
);

146 
	`RCC_AHB1PhClockCmd
(
LED_PORT_CLOCK
, 
ENABLE
);

149 
GPIO_InSuu
.
GPIO_P
 = 
ORANGE_PIN
 + 
RED_PIN
 + 
BLUE_PIN
;

150 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

151 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

152 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

153 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

154 
	`GPIO_In
(
LED_PORT
, &
GPIO_InSuu
);

157 
	`GPIO_RetBs
(
LED_PORT
, 
ORANGE_PIN
 + 
RED_PIN
 + 
BLUE_PIN
);

160 
GPIO_InSuu
.
GPIO_P
 = 
GREEN_PIN
;

161 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

162 
	`GPIO_In
(
LED_PORT
, &
GPIO_InSuu
);

165 
	`GPIO_PAFCfig
(
GPIOD
, 
GPIO_PSour13
, 
TIMER_AF
);

166 
	`GPIO_PAFCfig
(
GPIOD
, 
GPIO_PSour14
, 
TIMER_AF
);

167 
	`GPIO_PAFCfig
(
GPIOD
, 
GPIO_PSour15
, 
TIMER_AF
);

168 
	}
}

171 
	$d
 ()

173 
nsy
 = 0;

174 
meCou
 = 10;

175 
i
 = 0; i < 
meCou
; i++) {

176 
nsy
 +
	`nd
() % 100;

178  
nsy
 / 
meCou
;

179 
	}
}

182 
	$ash_g_d_fev
 ()

184 
brighess
 = 0;

185 
emt
 = 5;

187 
i
 = 0; i < 20; i++) {

188 
	`day
(50);

189 
	`TIM_SCom3
 (
TIMER
, 
	`d
());

190 
brighess
 +
emt
;

191 
	`TIM_SCom2
 (
TIMER
, 
brighess
);

192 
	`TIM_SCom4
 (
TIMER
, 
brighess
);

194 
emt
 = -increment;

195 
	`GPIO_ToggBs
 (
GREEN_LED
);

197 
	}
}

	@src/quad/drivers/timerLedsTesting.h

1 #ide
__TIMERLEDSTESTING_H


2 
	#__TIMERLEDSTESTING_H


	)

4 
tim_ock_
 ();

5 
tim_t
();

6 
tim_
();

7 
tim_pwm_
 ();

10 
brd_ds_
 ();

13 
ash_g_d_fev
 ();

	@src/quad/drivers/timerUserBtnInputTesting.c

2 
	~"timUrBIutTeg.h
"

3 
	~"m32f4xx_tim.h
"

4 
	~"m32f4xx_gpio.h
"

5 
	~"m32f4xx_rcc.h
"

6 
	~"misc.h
"

7 
	~"d.h
"

9 
TIM_ICInTyDef
 
	gTIM5_ICInSuu
;

11 
	$TIM5_CH1_C_In
(
ut32_t
 
r
, 
ut16_t
 
psc
)

13 
GPIO_InTyDef
 
GPIO_InSuu
;

14 
TIM_TimeBaInTyDef
 
TIM_TimeBaSuu
;

15 
NVIC_InTyDef
 
NVIC_InSuu
;

17 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM5
, 
ENABLE
);

18 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOA
, 
ENABLE
);

20 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_0
;

21 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

22 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

23 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

24 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_DOWN
;

25 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

27 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour0
, 
GPIO_AF_TIM5
);

30 
TIM_TimeBaSuu
.
TIM_Psr
 = 
psc
;

31 
TIM_TimeBaSuu
.
TIM_CouMode
 = 
TIM_CouMode_Up
;

32 
TIM_TimeBaSuu
.
TIM_Piod
 = 
r
;

33 
TIM_TimeBaSuu
.
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

34 
	`TIM_TimeBaIn
(
TIM5
, &
TIM_TimeBaSuu
);

37 
TIM5_ICInSuu
.
TIM_Chl
 = 
TIM_Chl_1
;

38 
TIM5_ICInSuu
.
TIM_ICPެy
 = 
TIM_ICPެy_Risg
;

39 
TIM5_ICInSuu
.
TIM_ICSei
 = 
TIM_ICSei_DeTI
;

40 
TIM5_ICInSuu
.
TIM_ICPsr
 = 
TIM_ICPSC_DIV1
;

41 
TIM5_ICInSuu
.
TIM_ICFr
 = 0x00;

42 
	`TIM_ICIn
(
TIM5
, &
TIM5_ICInSuu
);

48 
	`TIM_Cmd
(
TIM5
, 
ENABLE
);

50 
NVIC_InSuu
.
NVIC_IRQChl
 = 
TIM5_IRQn
;

51 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 2;

52 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 0;

53 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

54 
	`NVIC_In
(&
NVIC_InSuu
);

57 
	`TIM_ITCfig
(
TIM5
, 
TIM_IT_Upde
 | 
TIM_IT_CC1
, 
ENABLE
);

58 
	}
}

67 
ut8_t
 
	gTIM5_CH1_CAPTURE_STATUS
 = 0;

68 
ut32_t
 
	gTIM5_CH1_CAPTURE_VAL
;

71 
	$TIM5_IRQHdr
()

73 i((
TIM5_CH1_CAPTURE_STATUS
 & 0x80) == 0) {

74 i(
	`TIM_GITStus
(
TIM5
, 
TIM_IT_Upde
!
RESET
) {

75 i(
TIM5_CH1_CAPTURE_STATUS
 & 0x40) {

76 i((
TIM5_CH1_CAPTURE_STATUS
 & 0x3F) == 0x3F) {

77 
TIM5_CH1_CAPTURE_STATUS
 |= 0x80;

78 
TIM5_CH1_CAPTURE_VAL
 = 0xFFFFFFFF;

80 
TIM5_CH1_CAPTURE_STATUS
++;

85 i(
	`TIM_GITStus
(
TIM5
, 
TIM_IT_CC1
!
RESET
) {

86 i(
TIM5_CH1_CAPTURE_STATUS
 & 0x40) {

87 
TIM5_CH1_CAPTURE_STATUS
 |= 0x80;

88 
TIM5_CH1_CAPTURE_VAL
 = 
	`TIM_GCtu1
(
TIM5
);

89 
	`TIM_OC1PެyCfig
(
TIM5
, 
TIM_ICPެy_Risg
);

91 
TIM5_CH1_CAPTURE_STATUS
 = 0;

92 
TIM5_CH1_CAPTURE_VAL
 = 0;

93 
TIM5_CH1_CAPTURE_STATUS
 |= 0x40;

94 
	`TIM_Cmd
(
TIM5
, 
DISABLE
);

95 
	`TIM_SCou
(
TIM5
, 0);

96 
	`TIM_OC1PެyCfig
(
TIM5
, 
TIM_ICPެy_Flg
);

97 
	`TIM_Cmd
(
TIM5
, 
ENABLE
);

102 
	`TIM_CˬITPdgB
(
TIM5
, 
TIM_IT_CC1
 | 
TIM_IT_Upde
);

103 
	}
}

	@src/quad/drivers/timerUserBtnInputTesting.h

1 #ide
__TIMERUSERBTNINPUTTESTING_H


2 
	#__TIMERUSERBTNINPUTTESTING_H


	)

4 
	~<dt.h
>

6 
ut8_t
 
TIM5_CH1_CAPTURE_STATUS
;

7 
ut32_t
 
TIM5_CH1_CAPTURE_VAL
;

9 
TIM5_CH1_C_In
(
ut32_t
 
r
, 
ut16_t
 
psc
);

	@src/quad/drivers/timer_stm32f4xx.c

2 
	~"tim.h
"

4 cڡ 
timDef_t
 
	gtimDefis
[
HARDWARE_TIMER_DEFINITION_COUNT
] = {

5 { .
TIMx
 = 
TIM1
, .
	grcc
 = 
RCC_APB2
(TIM1), .
	gputIrq
 = 
TIM1_CC_IRQn
},

6 { .
	gTIMx
 = 
TIM2
, .
	grcc
 = 
RCC_APB1
(TIM2), .
	gputIrq
 = 
TIM2_IRQn
},

7 { .
	gTIMx
 = 
TIM3
, .
	grcc
 = 
RCC_APB1
(TIM3), .
	gputIrq
 = 
TIM3_IRQn
},

8 { .
	gTIMx
 = 
TIM4
, .
	grcc
 = 
RCC_APB1
(TIM4), .
	gputIrq
 = 
TIM4_IRQn
},

9 { .
	gTIMx
 = 
TIM5
, .
	grcc
 = 
RCC_APB1
(TIM5), .
	gputIrq
 = 
TIM5_IRQn
},

10 { .
	gTIMx
 = 
TIM6
, .
	grcc
 = 
RCC_APB1
(TIM6), .
	gputIrq
 = 0},

11 { .
	gTIMx
 = 
TIM7
, .
	grcc
 = 
RCC_APB1
(TIM7), .
	gputIrq
 = 0},

13 { .
	gTIMx
 = 
TIM8
, .
	grcc
 = 
RCC_APB2
(TIM8), .
	gputIrq
 = 
TIM8_CC_IRQn
},

15 { .
	gTIMx
 = 
TIM9
, .
	grcc
 = 
RCC_APB2
(TIM9), .
	gputIrq
 = 
TIM1_BRK_TIM9_IRQn
},

16 { .
	gTIMx
 = 
TIM10
, .
	grcc
 = 
RCC_APB2
(TIM10), .
	gputIrq
 = 
TIM1_UP_TIM10_IRQn
},

17 { .
	gTIMx
 = 
TIM11
, .
	grcc
 = 
RCC_APB2
(TIM11), .
	gputIrq
 = 
TIM1_TRG_COM_TIM11_IRQn
},

18 #ide
STM32F411xE


19 { .
	gTIMx
 = 
TIM12
, .
	grcc
 = 
RCC_APB1
(TIM12), .
	gputIrq
 = 
TIM8_BRK_TIM12_IRQn
},

20 { .
	gTIMx
 = 
TIM13
, .
	grcc
 = 
RCC_APB1
(TIM13), .
	gputIrq
 = 
TIM8_UP_TIM13_IRQn
},

21 { .
	gTIMx
 = 
TIM14
, .
	grcc
 = 
RCC_APB1
(TIM14), .
	gputIrq
 = 
TIM8_TRG_COM_TIM14_IRQn
},

60 
ut8_t
 
	$timClockDivis
(
TIM_TyDef
 *
tim
)

63 i(
tim
 =
TIM8
) {

67 i(
tim
 =
TIM1
 ||im =
TIM9
 ||im =
TIM10
 ||im =
TIM11
) {

72 
	}
}

	@src/quad/drivers/ultrasound_hcsr04.c

2 
	~<dio.h
>

3 
	~"exti.h
"

4 
	~"nvic.h
"

5 
	~"syem.h
"

6 
	~"rg.h
"

7 
	~"uɿsound_hc04.h
"

9 #ifde
ULTRASOUND


17 
IO_t
 
	guɿsound1_iggIOP
;

18 
IO_t
 
	guɿsound1_echoIOP
;

19 
IO_t
 
	guɿsound2_iggIOP
;

20 
IO_t
 
	guɿsound2_echoIOP
;

21 
IO_t
 
	guɿsound3_iggIOP
;

22 
IO_t
 
	guɿsound3_echoIOP
;

23 
IO_t
 
	guɿsound4_iggIOP
;

24 
IO_t
 
	guɿsound4_echoIOP
;

25 
IO_t
 
	guɿsound5_iggIOP
;

26 
IO_t
 
	guɿsound5_echoIOP
;

27 
IO_t
 
	guɿsound6_iggIOP
;

28 
IO_t
 
	guɿsound6_echoIOP
;

30 
extiClbackRec_t
 
	ghc04_uɿsound1_extiClbackRec
;

31 
extiClbackRec_t
 
	ghc04_uɿsound2_extiClbackRec
;

32 
extiClbackRec_t
 
	ghc04_uɿsound3_extiClbackRec
;

33 
extiClbackRec_t
 
	ghc04_uɿsound4_extiClbackRec
;

34 
extiClbackRec_t
 
	ghc04_uɿsound5_extiClbackRec
;

35 
extiClbackRec_t
 
	ghc04_uɿsound6_extiClbackRec
;

37 
ut32_t
 
	guɿsound1_ϡMsumtAt
;

38 
ut32_t
 
	guɿsound2_ϡMsumtAt
;

39 
ut32_t
 
	guɿsound3_ϡMsumtAt
;

40 
ut32_t
 
	guɿsound4_ϡMsumtAt
;

41 
ut32_t
 
	guɿsound5_ϡMsumtAt
;

42 
ut32_t
 
	guɿsound6_ϡMsumtAt
;

44 vީ
t32_t
 
	guɿsound1_msumt
 = -1;

45 vީ
t32_t
 
	guɿsound2_msumt
 = -1;

46 vީ
t32_t
 
	guɿsound3_msumt
 = -1;

47 vީ
t32_t
 
	guɿsound4_msumt
 = -1;

48 vީ
t32_t
 
	guɿsound5_msumt
 = -1;

49 vީ
t32_t
 
	guɿsound6_msumt
 = -1;

51 
	$hc04_extiHdr_uɿsound1
(
extiClbackRec_t
 *
cb
)

53 
ut32_t
 
t_timg
;

54 
ut32_t
 
_timg
;

55 
	`UNUSED
(
cb
);

57 i(
	`IORd
(
uɿsound1_echoIOP
) != 0) {

59 
t_timg
 = 
	`mios
();

63 
_timg
 = 
	`mios
();

66 i(
_timg
 > 
t_timg
) {

67 
uɿsound1_msumt
 = 
_timg
 - 
t_timg
;

71 
	}
}

73 
	$hc04_extiHdr_uɿsound2
(
extiClbackRec_t
 *
cb
)

75 
ut32_t
 
t_timg
;

76 
ut32_t
 
_timg
;

77 
	`UNUSED
(
cb
);

79 i(
	`IORd
(
uɿsound2_echoIOP
) != 0) {

81 
t_timg
 = 
	`mios
();

85 
_timg
 = 
	`mios
();

88 i(
_timg
 > 
t_timg
) {

89 
uɿsound2_msumt
 = 
_timg
 - 
t_timg
;

93 
	}
}

95 
	$hc04_extiHdr_uɿsound3
(
extiClbackRec_t
 *
cb
)

97 
ut32_t
 
t_timg
;

98 
ut32_t
 
_timg
;

99 
	`UNUSED
(
cb
);

101 i(
	`IORd
(
uɿsound3_echoIOP
) != 0) {

103 
t_timg
 = 
	`mios
();

107 
_timg
 = 
	`mios
();

110 i(
_timg
 > 
t_timg
) {

111 
uɿsound3_msumt
 = 
_timg
 - 
t_timg
;

115 
	}
}

117 
	$hc04_extiHdr_uɿsound4
(
extiClbackRec_t
 *
cb
)

119 
ut32_t
 
t_timg
;

120 
ut32_t
 
_timg
;

121 
	`UNUSED
(
cb
);

123 i(
	`IORd
(
uɿsound4_echoIOP
) != 0) {

125 
t_timg
 = 
	`mios
();

129 
_timg
 = 
	`mios
();

132 i(
_timg
 > 
t_timg
) {

133 
uɿsound4_msumt
 = 
_timg
 - 
t_timg
;

137 
	}
}

139 
	$hc04_extiHdr_uɿsound5
(
extiClbackRec_t
 *
cb
)

141 
ut32_t
 
t_timg
;

142 
ut32_t
 
_timg
;

143 
	`UNUSED
(
cb
);

145 i(
	`IORd
(
uɿsound5_echoIOP
) != 0) {

147 
t_timg
 = 
	`mios
();

151 
_timg
 = 
	`mios
();

154 i(
_timg
 > 
t_timg
) {

155 
uɿsound5_msumt
 = 
_timg
 - 
t_timg
;

159 
	}
}

161 
	$hc04_extiHdr_uɿsound6
(
extiClbackRec_t
 *
cb
)

163 
ut32_t
 
t_timg
;

164 
ut32_t
 
_timg
;

165 
	`UNUSED
(
cb
);

167 i(
	`IORd
(
uɿsound6_echoIOP
) != 0) {

169 
t_timg
 = 
	`mios
();

173 
_timg
 = 
	`mios
();

176 i(
_timg
 > 
t_timg
) {

177 
uɿsound6_msumt
 = 
_timg
 - 
t_timg
;

181 
	}
}

183 
	$hc04_
(cڡ 
uɿsoundCfig_t
 *
uɿsoundCfig
, 
uɿsoundRge_t
 *
uɿsoundRge
)

186 
uɿsoundRge
->
maxRgeCm
 = 
HCSR04_MAX_RANGE_CM
;

187 
uɿsoundRge
->
deiCeDeciDeges
 = 
HCSR04_DETECTION_CONE_DECIDEGREES
;

188 
uɿsoundRge
->
deiCeExndedDeciDeges
 = 
HCSR04_DETECTION_CONE_EXTENDED_DECIDEGREES
;

190 #i
	`defed
(
STM32F4
)

192 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_SYSCFG
, 
ENABLE
);

199 
uɿsound1_iggIOP
 = 
	`IOGByTag
(
uɿsoundCfig
->
iggTag
[0]);

200 
	`IOIn
(
uɿsound1_iggIOP
, 
OWNER_ULTRASOUND_TRIGGER
, 0);

201 
	`IOCfigGPIO
(
uɿsound1_iggIOP
, 
IOCFG_OUT_PP
);

204 
uɿsound1_echoIOP
 = 
	`IOGByTag
(
uɿsoundCfig
->
echoTag
[0]);

205 
	`IOIn
(
uɿsound1_echoIOP
, 
OWNER_ULTRASOUND_ECHO
, 0);

206 
	`IOCfigGPIO
(
uɿsound1_echoIOP
, 
IOCFG_IN_FLOATING
);

208 #ifde
USE_EXTI


210 
	`EXTIHdrIn
(&
hc04_uɿsound1_extiClbackRec
, 
hc04_extiHdr_uɿsound1
);

211 
	`EXTICfig
(
uɿsound1_echoIOP
, &
hc04_uɿsound1_extiClbackRec
, 
NVIC_PRIO_ULTRASOUND1_EXTI
, 
EXTI_Trigg_Risg_Flg
);

212 
	`EXTIEb
(
uɿsound1_echoIOP
, 
ue
);

219 
uɿsound2_iggIOP
 = 
	`IOGByTag
(
uɿsoundCfig
->
iggTag
[1]);

220 
	`IOIn
(
uɿsound2_iggIOP
, 
OWNER_ULTRASOUND_TRIGGER
, 1);

221 
	`IOCfigGPIO
(
uɿsound2_iggIOP
, 
IOCFG_OUT_PP
);

224 
uɿsound2_echoIOP
 = 
	`IOGByTag
(
uɿsoundCfig
->
echoTag
[1]);

225 
	`IOIn
(
uɿsound2_echoIOP
, 
OWNER_ULTRASOUND_ECHO
, 1);

226 
	`IOCfigGPIO
(
uɿsound2_echoIOP
, 
IOCFG_IN_FLOATING
);

228 #ifde
USE_EXTI


230 
	`EXTIHdrIn
(&
hc04_uɿsound2_extiClbackRec
, 
hc04_extiHdr_uɿsound2
);

231 
	`EXTICfig
(
uɿsound2_echoIOP
, &
hc04_uɿsound2_extiClbackRec
, 
NVIC_PRIO_ULTRASOUND1_EXTI
, 
EXTI_Trigg_Risg_Flg
);

233 
	`EXTIEb
(
uɿsound2_echoIOP
, 
ue
);

240 
uɿsound3_iggIOP
 = 
	`IOGByTag
(
uɿsoundCfig
->
iggTag
[2]);

241 
	`IOIn
(
uɿsound3_iggIOP
, 
OWNER_ULTRASOUND_TRIGGER
, 2);

242 
	`IOCfigGPIO
(
uɿsound3_iggIOP
, 
IOCFG_OUT_PP
);

245 
uɿsound3_echoIOP
 = 
	`IOGByTag
(
uɿsoundCfig
->
echoTag
[2]);

246 
	`IOIn
(
uɿsound3_echoIOP
, 
OWNER_ULTRASOUND_ECHO
, 2);

247 
	`IOCfigGPIO
(
uɿsound3_echoIOP
, 
IOCFG_IN_FLOATING
);

249 #ifde
USE_EXTI


251 
	`EXTIHdrIn
(&
hc04_uɿsound3_extiClbackRec
, 
hc04_extiHdr_uɿsound3
);

252 
	`EXTICfig
(
uɿsound3_echoIOP
, &
hc04_uɿsound3_extiClbackRec
, 
NVIC_PRIO_ULTRASOUND1_EXTI
, 
EXTI_Trigg_Risg_Flg
);

254 
	`EXTIEb
(
uɿsound3_echoIOP
, 
ue
);

261 
uɿsound4_iggIOP
 = 
	`IOGByTag
(
uɿsoundCfig
->
iggTag
[3]);

262 
	`IOIn
(
uɿsound4_iggIOP
, 
OWNER_ULTRASOUND_TRIGGER
, 3);

263 
	`IOCfigGPIO
(
uɿsound4_iggIOP
, 
IOCFG_OUT_PP
);

266 
uɿsound4_echoIOP
 = 
	`IOGByTag
(
uɿsoundCfig
->
echoTag
[3]);

267 
	`IOIn
(
uɿsound4_echoIOP
, 
OWNER_ULTRASOUND_ECHO
, 3);

268 
	`IOCfigGPIO
(
uɿsound4_echoIOP
, 
IOCFG_IN_FLOATING
);

270 #ifde
USE_EXTI


272 
	`EXTIHdrIn
(&
hc04_uɿsound4_extiClbackRec
, 
hc04_extiHdr_uɿsound4
);

273 
	`EXTICfig
(
uɿsound4_echoIOP
, &
hc04_uɿsound4_extiClbackRec
, 
NVIC_PRIO_ULTRASOUND1_EXTI
, 
EXTI_Trigg_Risg_Flg
);

275 
	`EXTIEb
(
uɿsound4_echoIOP
, 
ue
);

282 
uɿsound5_iggIOP
 = 
	`IOGByTag
(
uɿsoundCfig
->
iggTag
[4]);

283 
	`IOIn
(
uɿsound5_iggIOP
, 
OWNER_ULTRASOUND_TRIGGER
, 4);

284 
	`IOCfigGPIO
(
uɿsound5_iggIOP
, 
IOCFG_OUT_PP
);

287 
uɿsound5_echoIOP
 = 
	`IOGByTag
(
uɿsoundCfig
->
echoTag
[4]);

288 
	`IOIn
(
uɿsound5_echoIOP
, 
OWNER_ULTRASOUND_ECHO
, 4);

289 
	`IOCfigGPIO
(
uɿsound5_echoIOP
, 
IOCFG_IN_FLOATING
);

291 #ifde
USE_EXTI


293 
	`EXTIHdrIn
(&
hc04_uɿsound5_extiClbackRec
, 
hc04_extiHdr_uɿsound5
);

294 
	`EXTICfig
(
uɿsound5_echoIOP
, &
hc04_uɿsound5_extiClbackRec
, 
NVIC_PRIO_ULTRASOUND1_EXTI
, 
EXTI_Trigg_Risg_Flg
);

296 
	`EXTIEb
(
uɿsound5_echoIOP
, 
ue
);

303 
uɿsound6_iggIOP
 = 
	`IOGByTag
(
uɿsoundCfig
->
iggTag
[5]);

304 
	`IOIn
(
uɿsound6_iggIOP
, 
OWNER_ULTRASOUND_TRIGGER
, 5);

305 
	`IOCfigGPIO
(
uɿsound6_iggIOP
, 
IOCFG_OUT_PP
);

308 
uɿsound6_echoIOP
 = 
	`IOGByTag
(
uɿsoundCfig
->
echoTag
[5]);

309 
	`IOIn
(
uɿsound6_echoIOP
, 
OWNER_ULTRASOUND_ECHO
, 5);

310 
	`IOCfigGPIO
(
uɿsound6_echoIOP
, 
IOCFG_IN_FLOATING
);

312 #ifde
USE_EXTI


314 
	`EXTIHdrIn
(&
hc04_uɿsound6_extiClbackRec
, 
hc04_extiHdr_uɿsound6
);

315 
	`EXTICfig
(
uɿsound6_echoIOP
, &
hc04_uɿsound6_extiClbackRec
, 
NVIC_PRIO_ULTRASOUND1_EXTI
, 
EXTI_Trigg_Risg_Flg
);

317 
	`EXTIEb
(
uɿsound6_echoIOP
, 
ue
);

321 
uɿsound1_ϡMsumtAt
 = 
	`mlis
() - 60;

322 
uɿsound2_ϡMsumtAt
 = 
	`mlis
() - 60;

323 
uɿsound3_ϡMsumtAt
 = 
	`mlis
() - 60;

324 
uɿsound4_ϡMsumtAt
 = 
	`mlis
() - 60;

325 
uɿsound5_ϡMsumtAt
 = 
	`mlis
() - 60;

326 
uɿsound6_ϡMsumtAt
 = 
	`mlis
() - 60;

329 
	}
}

331 
	$hc04_uɿsound1_t_qu
()

333 
ut32_t
 
now
 = 
	`mlis
();

336 i(
now
 < (
uɿsound1_ϡMsumtAt
 + 60)) {

341 
uɿsound1_ϡMsumtAt
 = 
now
;

346 
	`IOHi
(
uɿsound1_iggIOP
);

347 
	`dayMiocds
(15);

348 
	`IOLo
(
uɿsound1_iggIOP
);

349 
	}
}

351 
	$hc04_uɿsound2_t_qu
()

353 
ut32_t
 
now
 = 
	`mlis
();

356 i(
now
 < (
uɿsound2_ϡMsumtAt
 + 60)) {

361 
uɿsound2_ϡMsumtAt
 = 
now
;

366 
	`IOHi
(
uɿsound2_iggIOP
);

367 
	`dayMiocds
(15);

368 
	`IOLo
(
uɿsound2_iggIOP
);

369 
	}
}

371 
	$hc04_uɿsound3_t_qu
()

373 
ut32_t
 
now
 = 
	`mlis
();

376 i(
now
 < (
uɿsound3_ϡMsumtAt
 + 60)) {

381 
uɿsound3_ϡMsumtAt
 = 
now
;

386 
	`IOHi
(
uɿsound3_iggIOP
);

387 
	`dayMiocds
(15);

388 
	`IOLo
(
uɿsound3_iggIOP
);

389 
	}
}

391 
	$hc04_uɿsound4_t_qu
()

393 
ut32_t
 
now
 = 
	`mlis
();

396 i(
now
 < (
uɿsound4_ϡMsumtAt
 + 60)) {

401 
uɿsound4_ϡMsumtAt
 = 
now
;

406 
	`IOHi
(
uɿsound4_iggIOP
);

407 
	`dayMiocds
(15);

408 
	`IOLo
(
uɿsound4_iggIOP
);

409 
	}
}

411 
	$hc04_uɿsound5_t_qu
()

413 
ut32_t
 
now
 = 
	`mlis
();

416 i(
now
 < (
uɿsound5_ϡMsumtAt
 + 60)) {

421 
uɿsound5_ϡMsumtAt
 = 
now
;

426 
	`IOHi
(
uɿsound5_iggIOP
);

427 
	`dayMiocds
(15);

428 
	`IOLo
(
uɿsound5_iggIOP
);

429 
	}
}

431 
	$hc04_uɿsound6_t_qu
()

433 
ut32_t
 
now
 = 
	`mlis
();

436 i(
now
 < (
uɿsound6_ϡMsumtAt
 + 60)) {

441 
uɿsound6_ϡMsumtAt
 = 
now
;

446 
	`IOHi
(
uɿsound6_iggIOP
);

447 
	`dayMiocds
(15);

448 
	`IOLo
(
uɿsound6_iggIOP
);

449 
	}
}

452 
t32_t
 
	$hc04_uɿsound1_g_di
()

464 
t32_t
 
di
 = 
uɿsound1_msumt
 / 59;

467  
di
;

468 
	}
}

471 
t32_t
 
	$hc04_uɿsound2_g_di
()

483 
t32_t
 
di
 = 
uɿsound2_msumt
 / 59;

486  
di
;

487 
	}
}

490 
t32_t
 
	$hc04_uɿsound3_g_di
()

502 
t32_t
 
di
 = 
uɿsound3_msumt
 / 59;

505  
di
;

506 
	}
}

509 
t32_t
 
	$hc04_uɿsound4_g_di
()

521 
t32_t
 
di
 = 
uɿsound4_msumt
 / 59;

524  
di
;

525 
	}
}

528 
t32_t
 
	$hc04_uɿsound5_g_di
()

540 
t32_t
 
di
 = 
uɿsound5_msumt
 / 59;

543  
di
;

544 
	}
}

547 
t32_t
 
	$hc04_uɿsound6_g_di
()

559 
t32_t
 
di
 = 
uɿsound6_msumt
 / 59;

562  
di
;

563 
	}
}

	@src/quad/drivers/ultrasound_hcsr04.h

2 #ide
__ULTRASOUND_HCSR04_H


3 
	#__ULTRASOUND_HCSR04_H


	)

5 
	~<dt.h
>

6 
	~"IOTys.h
"

8 
	#NUM_OF_ULTRASOUNDS
 6

	)

10 
	#HCSR04_MAX_RANGE_CM
 400

11 
	#HCSR04_DETECTION_CONE_DECIDEGREES
 300

12 
	#HCSR04_DETECTION_CONE_EXTENDED_DECIDEGREES
 450

13 

	)

14 
	suɿsoundCfig_s
 {

15 
ioTag_t
 
	miggTag
[
NUM_OF_ULTRASOUNDS
];

16 
ioTag_t
 
	mechoTag
[
NUM_OF_ULTRASOUNDS
];

17 }
	tuɿsoundCfig_t
;

19 
	suɿsoundRge_s
 {

20 
t16_t
 
	mmaxRgeCm
;

21 
t16_t
 
	mdeiCeDeciDeges
;

22 
t16_t
 
	mdeiCeExndedDeciDeges
;

23 }
	tuɿsoundRge_t
;

25 
hc04_
(cڡ 
uɿsoundCfig_t
 *
uɿsoundCfig
, 
uɿsoundRge_t
 *
uɿsoundRge
);

27 
hc04_uɿsound1_t_qu
();

28 
hc04_uɿsound2_t_qu
();

29 
hc04_uɿsound3_t_qu
();

30 
hc04_uɿsound4_t_qu
();

31 
hc04_uɿsound5_t_qu
();

32 
hc04_uɿsound6_t_qu
();

34 
t32_t
 
hc04_uɿsound1_g_di
();

35 
t32_t
 
hc04_uɿsound2_g_di
();

36 
t32_t
 
hc04_uɿsound3_g_di
();

37 
t32_t
 
hc04_uɿsound4_g_di
();

38 
t32_t
 
hc04_uɿsound5_g_di
();

39 
t32_t
 
hc04_uɿsound6_g_di
();

	@src/quad/drivers/usbd_cdc_vcp.h

1 #ide
__USBD_CDC_VCP_H


2 
	#__USBD_CDC_VCP_H


	)

4 
	~<dt.h
>

5 
	~"usbd_ce.h
"

	@src/quad/fc/config.c

2 
	~<dio.h
>

3 
	~<rg.h
>

4 
	~"cfigMa.h
"

5 
	~"cfig_ofe.h
"

6 
	~"cfig_om.h
"

13 
	~"ns.h
"

14 
	~"pwm_ouut.h
"

15 
	~"u.h
"

16 
	~"accgyro.h
"

17 
	~"ac˿ti.h
"

18 
	~"imu.h
"

20 
	~"fr.h
"

21 
	~"rc_cڌs.h
"

22 
	~"rx.h
"

23 
	~"comm.h
"

24 
	~"mhs.h
"

25 
	~"mix.h
"

26 
	~"fc_rc.h
"

27 
	~"sdrd.h
"

28 
	~"bckbox_io.h
"

29 
	~"bu.h
"

30 
	~"uɿsound_hc04.h
"

32 
	#BRUSHED_MOTORS_PWM_RATE
 16000

	)

33 
	#BRUSHLESS_MOTORS_PWM_RATE
 480

	)

36 
ma_t
 
	gmaCfig
;

37 
ofe_t
 *
	gcutProfe
;

38 
cڌReCfig_t
 *
	gcutCڌReProfe
;

39 
ut8_t
 
	gcutCڌReProfeIndex
 = 0;

41 
	$tProfe
(
ut8_t
 
ofeIndex
)

43 
cutProfe
 = &
maCfig
.
ofe
[
ofeIndex
];

44 
cutCڌReProfeIndex
 = 
cutProfe
->
aiveReProfe
;

45 
cutCڌReProfe
 = &
cutProfe
->
cڌReProfe
[
cutCڌReProfeIndex
];

46 
	}
}

111 
	$RetSlPCfig
(
rlPCfig_t
 *
pSlPCfig
)

113 
pt
 = 0;܈< 
SERIAL_PORT_MAX_INDEX
;ort++) {

114 
pSlPCfig
->
ioTagRx
[
pt
] = 
	`IO_TAG
(
NONE
);

115 
pSlPCfig
->
ioTagTx
[
pt
] = 
	`IO_TAG
(
NONE
);

118 
dex
 = 0; index < 
SERIAL_PORT_COUNT
; index++) {

119 
rlPtIdtifrs
[
dex
]) {

120 
SERIAL_PORT_USART1
:

121 #ifde
USE_UART1


122 
pSlPCfig
->
ioTagRx
[
	`SERIAL_PORT_IDENTIFIER_TO_RESOURCE_INDEX
(
SERIAL_PORT_USART1
)] = 
	`IO_TAG
(
UART1_RX_PIN
);

123 
pSlPCfig
->
ioTagTx
[
	`SERIAL_PORT_IDENTIFIER_TO_RESOURCE_INDEX
(
SERIAL_PORT_USART1
)] = 
	`IO_TAG
(
UART1_TX_PIN
);

127 
SERIAL_PORT_USART2
:

128 #ifde
USE_UART2


134 
SERIAL_PORT_USART3
:

135 #ifde
USE_UART3


136 
pSlPCfig
->
ioTagRx
[
	`SERIAL_PORT_IDENTIFIER_TO_RESOURCE_INDEX
(
SERIAL_PORT_USART3
)] = 
	`IO_TAG
(
UART3_RX_PIN
);

137 
pSlPCfig
->
ioTagTx
[
	`SERIAL_PORT_IDENTIFIER_TO_RESOURCE_INDEX
(
SERIAL_PORT_USART3
)] = 
	`IO_TAG
(
UART3_TX_PIN
);

141 
SERIAL_PORT_USART4
:

144 
SERIAL_PORT_USART5
:

147 
SERIAL_PORT_USART6
:

148 #ifde
USE_UART6


149 
pSlPCfig
->
ioTagRx
[
	`SERIAL_PORT_IDENTIFIER_TO_RESOURCE_INDEX
(
SERIAL_PORT_USART6
)] = 
	`IO_TAG
(
UART6_RX_PIN
);

150 
pSlPCfig
->
ioTagTx
[
	`SERIAL_PORT_IDENTIFIER_TO_RESOURCE_INDEX
(
SERIAL_PORT_USART6
)] = 
	`IO_TAG
(
UART6_TX_PIN
);

154 
SERIAL_PORT_USART7
:

157 
SERIAL_PORT_USART8
:

160 
SERIAL_PORT_SOFTSERIAL1
:

163 
SERIAL_PORT_SOFTSERIAL2
:

166 
SERIAL_PORT_USB_VCP
:

169 
SERIAL_PORT_NONE
:

173 
	}
}

175 
	$RetSlCfig
(
rlCfig_t
 *
rlCfig
)

177 
	`memt
(
rlCfig
, 0, (
rlCfig_t
));

178 
rlCfig
->
rl_upde__hz
 = 100;

179 
rlCfig
->
bo_cha
 = 'R';

181 
dex
 = 0; index < 
SERIAL_PORT_COUNT
; index++) {

182 
rlCfig
->
ptCfigs
[
dex
].
idtifr
 = 
rlPtIdtifrs
[index];

183 
rlCfig
->
ptCfigs
[
dex
].
m_baudIndex
 = 
BAUD_115200
;

184 
rlCfig
->
ptCfigs
[
dex
].
gps_baudIndex
 = 
BAUD_115200
;

186 
rlCfig
->
ptCfigs
[
dex
].
bckbox_baudIndex
 = 
BAUD_115200
;

187 
rlCfig
->
ptCfigs
[
dex
].
mry_baudIndex
 = 
BAUD_AUTO
;

190 
rlCfig
->
ptCfigs
[0].
funiMask
 = 
FUNCTION_MSP
;

191 
	}
}

193 
	$RetLedStusCfig
(
LedStusCfig_t
 *
dStusCfig
)

195 
i
 = 0; i < 
LED_NUMBER
; i++) {

196 
dStusCfig
->
dTags
[
i
] = 
IO_TAG_NONE
;

199 #ifde
LED3


200 
dStusCfig
->
dTags
[0] = 
	`IO_TAG
(
LED3
);

203 #ifde
LED4


204 
dStusCfig
->
dTags
[1] = 
	`IO_TAG
(
LED4
);

207 #ifde
LED5


208 
dStusCfig
->
dTags
[2] = 
	`IO_TAG
(
LED5
);

211 #ifde
LED6


212 
dStusCfig
->
dTags
[3] = 
	`IO_TAG
(
LED6
);

215 
dStusCfig
->
pެy
 = 0;

216 
	}
}

218 
	$RetDCBrushedMCfig
(
dcBrushedMCfig_t
 *
dcBrushedMCfig
)

220 
dcBrushedMCfig
->
AIN1
 = 
	`IO_TAG
(
DC_BRUSHED_MOTOR1_AIN1
);

221 
dcBrushedMCfig
->
AIN2
 = 
	`IO_TAG
(
DC_BRUSHED_MOTOR1_AIN2
);

222 
dcBrushedMCfig
->
BIN1
 = 
	`IO_TAG
(
DC_BRUSHED_MOTOR2_BIN1
);

223 
dcBrushedMCfig
->
BIN2
 = 
	`IO_TAG
(
DC_BRUSHED_MOTOR2_BIN2
);

226 
mIndex
 = 0;

227 
i
 = 0; i < 
USABLE_TIMER_CHANNEL_COUNT
 && 
mIndex
 < 
MAX_SUPPORTED_DC_BRUSHED_MOTORS_FOR_SBWMR
; i++) {

228 i(
timHdwe
[
i
].
ugeFgs
 & 
TIM_USE_MOTOR
) {

229 
dcBrushedMCfig
->
ioTagsPWM
[
mIndex
] = 
timHdwe
[
i
].
g
;

230 
mIndex
++;

233 
	}
}

235 
	$RetPwmEncodCfig
(
pwmEncodCfig_t
 *
pwmEncodCfig
)

237 
putIndex
 = 0; iutIndex < 
PWM_ENCODER_INPUT_PORT_COUNT
; inputIndex++) {

238 i(
timHdwe
[
putIndex
].
ugeFgs
 & 
TIM_USE_ENCODER
) {

239 
pwmEncodCfig
->
ioTags
[
putIndex
] = 
timHdwe
[putIndex].
g
;

242 
	}
}

245 
	$RetUɿsoundTimCfig
(
uɿsoundTimCfig_t
 *
uɿsoundTimCfig
)

248 
uɿsoundTimCfig
->
igg1IOTag
 = 
	`IO_TAG
(
ULTRASOUND_1_TRIGGER
);

249 
uɿsoundTimCfig
->
igg2IOTag
 = 
	`IO_TAG
(
ULTRASOUND_2_TRIGGER
);

254 
uɿsoundIndex
 = 0;

255 
i
 = 0; i < 
USABLE_TIMER_CHANNEL_COUNT
 && 
uɿsoundIndex
 < 
PWM_ULTRASOUND_ECHO_PORT_COUNT
; i++) {

256 i(
timHdwe
[
i
].
ugeFgs
 & 
TIM_USE_PWM
) {

257 
uɿsoundTimCfig
->
ioTags
[
uɿsoundIndex
] = 
timHdwe
[
i
].
g
;

258 
uɿsoundIndex
++;

261 
	}
}

264 
	$RetUɿsoundCfig
(
uɿsoundCfig_t
 *
uɿsoundCfig
)

267 #i
	`defed
(
ULTRASOUND_1_TRIGGER
&& defed(
ULTRASOUND_1_ECHO
)

269 
uɿsoundCfig
->
iggTag
[0] = 
	`IO_TAG
(
ULTRASOUND_1_TRIGGER
);

270 
uɿsoundCfig
->
echoTag
[0] = 
	`IO_TAG
(
ULTRASOUND_1_ECHO
);

272 #r 
Uɿsound1
 
is
 
n
 
defed


276 #i
	`defed
(
ULTRASOUND_2_TRIGGER
&& defed(
ULTRASOUND_2_ECHO
)

278 
uɿsoundCfig
->
iggTag
[1] = 
	`IO_TAG
(
ULTRASOUND_2_TRIGGER
);

279 
uɿsoundCfig
->
echoTag
[1] = 
	`IO_TAG
(
ULTRASOUND_2_ECHO
);

281 #r 
Uɿsound2
 
is
 
n
 
defed


285 #i
	`defed
(
ULTRASOUND_3_TRIGGER
&& defed(
ULTRASOUND_3_ECHO
)

287 
uɿsoundCfig
->
iggTag
[2] = 
	`IO_TAG
(
ULTRASOUND_3_TRIGGER
);

288 
uɿsoundCfig
->
echoTag
[2] = 
	`IO_TAG
(
ULTRASOUND_3_ECHO
);

290 #r 
Uɿsound3
 
is
 
n
 
defed


294 #i
	`defed
(
ULTRASOUND_4_TRIGGER
&& defed(
ULTRASOUND_4_ECHO
)

296 
uɿsoundCfig
->
iggTag
[3] = 
	`IO_TAG
(
ULTRASOUND_4_TRIGGER
);

297 
uɿsoundCfig
->
echoTag
[3] = 
	`IO_TAG
(
ULTRASOUND_4_ECHO
);

299 #r 
Uɿsound4
 
is
 
n
 
defed


303 #i
	`defed
(
ULTRASOUND_5_TRIGGER
&& defed(
ULTRASOUND_5_ECHO
)

305 
uɿsoundCfig
->
iggTag
[4] = 
	`IO_TAG
(
ULTRASOUND_5_TRIGGER
);

306 
uɿsoundCfig
->
echoTag
[4] = 
	`IO_TAG
(
ULTRASOUND_5_ECHO
);

308 #r 
Uɿsound5
 
is
 
n
 
defed


312 #i
	`defed
(
ULTRASOUND_6_TRIGGER
&& defed(
ULTRASOUND_6_ECHO
)

314 
uɿsoundCfig
->
iggTag
[5] = 
	`IO_TAG
(
ULTRASOUND_6_TRIGGER
);

315 
uɿsoundCfig
->
echoTag
[5] = 
	`IO_TAG
(
ULTRASOUND_6_ECHO
);

317 #r 
Uɿsound6
 
is
 
n
 
defed


319 
	}
}

321 
	$RetBuModeSwchCfig
(
bu_t
 *
buCfig
)

323 
buCfig
->
bP
 = 
	`IO_TAG
(
BUTTON_MODE_SWITCH
);

324 
	}
}

326 
	$RetOLEDCfig
(
edCfig_t
 *
edCfig
)

328 
edCfig
->
RST
 = 
	`IO_TAG
(
OLED_RST
);

329 
edCfig
->
DC
 = 
	`IO_TAG
(
OLED_DC
);

330 
edCfig
->
SCL
 = 
	`IO_TAG
(
OLED_SCL
);

331 
edCfig
->
SDA
 = 
	`IO_TAG
(
OLED_SDA
);

332 
	}
}

334 
	$RetAcromTrims
(
ightDymicsTrims_t
 *
acromTrims
)

336 
acromTrims
->
vues
.
rl
 = 0;

337 
acromTrims
->
vues
.
pch
 = 0;

338 
acromTrims
->
vues
.
yaw
 = 0;

339 
	}
}

354 
	$rgCfiguti
(
ma_t
 *
cfig
)

356 
dex
;

359 
dex
 = 
	`fdSlPtIndexByIdtifr
(
SERIAL_PORT_USART1
);

360 
cfig
->
rlCfig
.
ptCfigs
[
dex
].
funiMask
 = 
FUNCTION_MSP
;

367 
dex
 = 
	`fdSlPtIndexByIdtifr
(
SERIAL_PORT_USART3
);

368 
cfig
->
rlCfig
.
ptCfigs
[
dex
].
funiMask
 = 
FUNCTION_BLACKBOX
;

371 
dex
 = 
	`fdSlPtIndexByIdtifr
(
SERIAL_PORT_USART6
);

372 
cfig
->
rlCfig
.
ptCfigs
[
dex
].
funiMask
 = 
FUNCTION_RX_SERIAL
;

383 
cfig
->
modeAiviProfe
.
modeAiviCdis
[0].
modeId
 = 
BOXARM
;

384 
cfig
->
modeAiviProfe
.
modeAiviCdis
[0].
auxChlIndex
 = 
AUX1
 - 
NON_AUX_CHANNEL_COUNT
;

385 
cfig
->
modeAiviProfe
.
modeAiviCdis
[0].
nge
.
tSp
 = 
	`CHANNEL_VALUE_TO_STEP
(900);

386 
cfig
->
modeAiviProfe
.
modeAiviCdis
[0].
nge
.
dSp
 = 
	`CHANNEL_VALUE_TO_STEP
(1150);

392 
cfig
->
modeAiviProfe
.
modeAiviCdis
[1].
modeId
 = 
BOXBEEPERON
;

393 
cfig
->
modeAiviProfe
.
modeAiviCdis
[1].
auxChlIndex
 = 
AUX2
 - 
NON_AUX_CHANNEL_COUNT
;

394 
cfig
->
modeAiviProfe
.
modeAiviCdis
[1].
nge
.
tSp
 = 
	`CHANNEL_VALUE_TO_STEP
(900);

395 
cfig
->
modeAiviProfe
.
modeAiviCdis
[1].
nge
.
dSp
 = 
	`CHANNEL_VALUE_TO_STEP
(1150);

403 
cfig
->
modeAiviProfe
.
modeAiviCdis
[2].
modeId
 = 
BOXANGLE
;

404 
cfig
->
modeAiviProfe
.
modeAiviCdis
[2].
auxChlIndex
 = 
AUX3
 - 
NON_AUX_CHANNEL_COUNT
;

405 
cfig
->
modeAiviProfe
.
modeAiviCdis
[2].
nge
.
tSp
 = 
	`CHANNEL_VALUE_TO_STEP
(900);

406 
cfig
->
modeAiviProfe
.
modeAiviCdis
[2].
nge
.
dSp
 = 
	`CHANNEL_VALUE_TO_STEP
(1150);

408 
cfig
->
modeAiviProfe
.
modeAiviCdis
[3].
modeId
 = 
BOXHORIZON
;

409 
cfig
->
modeAiviProfe
.
modeAiviCdis
[3].
auxChlIndex
 = 
AUX3
 - 
NON_AUX_CHANNEL_COUNT
;

410 
cfig
->
modeAiviProfe
.
modeAiviCdis
[3].
nge
.
tSp
 = 
	`CHANNEL_VALUE_TO_STEP
(1350);

411 
cfig
->
modeAiviProfe
.
modeAiviCdis
[3].
nge
.
dSp
 = 
	`CHANNEL_VALUE_TO_STEP
(1650);

417 
cfig
->
modeAiviProfe
.
modeAiviCdis
[4].
modeId
 = 
BOXAIRMODE
;

418 
cfig
->
modeAiviProfe
.
modeAiviCdis
[4].
auxChlIndex
 = 
AUX4
 - 
NON_AUX_CHANNEL_COUNT
;

419 
cfig
->
modeAiviProfe
.
modeAiviCdis
[4].
nge
.
tSp
 = 
	`CHANNEL_VALUE_TO_STEP
(900);

420 
cfig
->
modeAiviProfe
.
modeAiviCdis
[4].
nge
.
dSp
 = 
	`CHANNEL_VALUE_TO_STEP
(1150);

421 
	}
}

423 #ifde
BEEPER


424 
	$RetBrCfig
(
brCfig_t
 *
brCfig
)

426 #ifde
BEEPER_INVERTED


427 
brCfig
->
isOnD
 = 
l
;

428 
brCfig
->
isInvd
 = 
ue
;

430 
brCfig
->
isOnD
 = 
l
;

432 
brCfig
->
isInvd
 = 
l
;

434 
brCfig
->
ioTag
 = 
	`IO_TAG
(
BEEPER
);

435 
	}
}

446 #ifde
USE_SDCARD


447 
	$tsdrdCfig
(
sdrdCfig_t
 *
sdrdCfig
)

449 #i
	`defed
(
SDCARD_DMA_CHANNEL_TX
)

450 
sdrdCfig
->
uDma
 = 
ue
;

452 
sdrdCfig
->
uDma
 = 
l
;

455 
	}
}

458 
	$DeuCfig
(
ma_t
 *
cfig
)

461 
	`memt
(
cfig
, 0, (
ma_t
));

464 
ut32_t
 *
usP
 = &
cfig
->
abdFtus
;

465 
	`tFtuCˬA
(
usP
);

466 
	`tFtuS
(
DEFAULT_RX_FEATURE
, 
usP
);

468 #ifde
DEFAULT_FEATURES


469 
	`tFtuS
(
DEFAULT_FEATURES
, 
usP
);

473 
cfig
->
debug_mode
 = 
DEBUG_MODE
;

474 
cfig
->
sk_iics
 = 
ue
;

477 
cfig
->
cut_ofe_dex
 = 0;

478 
cfig
->
imuCfig
.
dcm_kp
 = 2500;

479 
cfig
->
imuCfig
.
dcm_ki
 = 0;

480 
cfig
->
gyroCfig
.
gyro_f
 = 
GYRO_LPF_256HZ
;

481 #ifde
STM32F10X


482 
cfig
->
gyroCfig
.
gyro_sync_dom
 = 8;

483 
cfig
->
pidCfig
.
pid_oss_dom
 = 1;

484 #i
	`defed
(
USE_GYRO_SPI_MPU6000
|| defed(
USE_GYRO_SPI_MPU6500
|| defed(
USE_GYRO_SPI_MPU9250
)

485 
cfig
->
gyroCfig
.
gyro_sync_dom
 = 1;

486 
cfig
->
pidCfig
.
pid_oss_dom
 = 2;

489 
cfig
->
gyroCfig
.
gyro_sync_dom
 = 4;

490 
cfig
->
pidCfig
.
pid_oss_dom
 = 2;

492 
cfig
->
gyroCfig
.
gyro_so_f_ty
 = 
FILTER_PT1
;

493 
cfig
->
gyroCfig
.
gyro_so_f_hz
 = 90;

494 
cfig
->
gyroCfig
.
gyro_so_nch_hz_1
 = 400;

495 
cfig
->
gyroCfig
.
gyro_so_nch_cutoff_1
 = 300;

496 
cfig
->
gyroCfig
.
gyro_so_nch_hz_2
 = 200;

497 
cfig
->
gyroCfig
.
gyro_so_nch_cutoff_2
 = 100;

501 
cfig
->
gyroCfig
.
gyro_ign
 = 
ALIGN_DEFAULT
;

503 
cfig
->
acromCfig
.
acc_ign
 = 
ALIGN_DEFAULT
;

504 
cfig
->
acromCfig
.
acc_hdwe
 = 
ACC_MPU9250
;

506 
	`RetAcromTrims
(&
cfig
->
acromCfig
.
accZo
);

507 
	`RetRlAndPchTrims
(&
cfig
->
acromCfig
.
acromTrims
);

508 
cfig
->
acromCfig
.
acc_f_hz
 = 10.0f;

511 
cfig
->
brdAlignmt
.
rlDeges
 = 0;

512 
cfig
->
brdAlignmt
.
pchDeges
 = 0;

513 
cfig
->
brdAlignmt
.
yawDeges
 = 0;

516 
cfig
->
gyroCfig
.
gyroMovemtCibtiThshd
 = 48;

517 
cfig
->
acromCfig
.
acc_hdwe
 = 
ACC_DEFAULT
;

520 
	`RetSlPCfig
(&
cfig
->
rlPCfig
);

521 
	`RetSlCfig
(&
cfig
->
rlCfig
);

522 
	`RetLedStusCfig
(&
cfig
->
dStusCfig
);

527 
	`RetDCBrushedMCfig
(&
cfig
->
dcBrushedMCfig
);

540 
	`RetPwmEncodCfig
(&
cfig
->
pwmEncodCfig
);

541 
cfig
->
pwmEncodCfig
.
putFrgMode
 = 
INPUT_FILTERING_DISABLED
;

544 
	`RetUɿsoundCfig
(&
cfig
->
uɿsoundCfig
);

587 
cfig
->
imuCfig
.
smlAng
 = 25;

615 #ifde
BEEPER


616 
	`RetBrCfig
(&
cfig
->
brCfig
);

620 
	`RetBuModeSwchCfig
(&
cfig
->
buModeSwchCfig
);

623 
	`RetOLEDCfig
(&
cfig
->
edCfig
);

630 
	`y
(
cfig
->
brdIdtifr
, 
TARGET_BOARD_IDENTIFIER
, (TARGET_BOARD_IDENTIFIER));

632 
	`rgCfiguti
(
cfig
);

635 
i
 = 1; i < 
MAX_PROFILE_COUNT
; i++) {

636 
	`memy
(&
cfig
->
ofe
[
i
], &cfig->ofe[0], (
ofe_t
));

638 
	}
}

640 
	$tCfig
()

642 
	`DeuCfig
(&
maCfig
);

644 
	`tProfe
(0);

645 
	}
}

647 
	$tEEPROM
()

649 
	`tCfig
();

650 
	}
}

652 
	$checkEEPROMCڏsVidDa
()

659 
	`tEEPROM
();

660 
	}
}

662 
	$aiveCfig
()

668 
	`tAc˿tiTrims
(&
	`AcromCfig
()->
accZo
);

670 
	`tAc˿tiFr
(
	`AcromCfig
()->
acc_f_hz
);

678 
	`imuCfigu
(&
maCfig
.
imuCfig
, &
cutProfe
->
pidProfe
, 
	`ThrَeCܻiCfig
()->
thrَeCܻiAng
);

679 
	}
}

681 
	$videAndFixGyroCfig
()

684 i(
	`GyroCfig
()->
gyro_so_nch_cutoff_1
 >GyroCfig()->
gyro_so_nch_hz_1
) {

685 
	`GyroCfig
()->
gyro_so_nch_hz_1
 = 0;

688 i(
	`GyroCfig
()->
gyro_so_nch_cutoff_2
 >GyroCfig()->
gyro_so_nch_hz_2
) {

689 
	`GyroCfig
()->
gyro_so_nch_hz_2
 = 0;

692 
mgTime
 = 0.000125f;

696 i(
	`GyroCfig
()->
gyro_f
 !
GYRO_LPF_256HZ
 && GyroCfig()->gyro_!
GYRO_LPF_NONE
) {

698 
	`PidCfig
()->
pid_oss_dom
 = 1;

699 
	`GyroCfig
()->
gyro_sync_dom
 = 1;

700 
	`GyroCfig
()->
gyro_u_32khz
 = 
l
;

701 
mgTime
 = 0.001f;

716 cڡ 
pidLotime
 = 
mgTime
 * 
	`GyroCfig
()->
gyro_sync_dom
 * 
	`PidCfig
()->
pid_oss_dom
;

718 
mUpdeRerii
;

720 
	`MCfig
()->
mPwmProc
) {

721 
PWM_TYPE_STANDARD
:

722 
mUpdeRerii
 = 1.0/ 
BRUSHLESS_MOTORS_PWM_RATE
;

726 
mUpdeRerii
 = 0.00003125f;

732 i(
pidLotime
 < 
mUpdeRerii
) {

734 cڡ 
ut8_t
 
maxPidProssDom
 = 
	`cڡ
(
mUpdeRerii
 / (
mgTime
 * 
	`GyroCfig
()->
gyro_sync_dom
), 1, 
MAX_PID_PROCESS_DENOM
);

736 
	`PidCfig
()->
pid_oss_dom
 = 
	`MIN
(PidCfig()->pid_oss_dom, 
maxPidProssDom
);

746 
	}
}

748 
	$videAndFixCfig
()

750 i(!(
	`uCfigud
(
FEATURE_RX_PARALLEL_PWM
|| ftuCfigud(
FEATURE_RX_SERIAL
))) {

751 
	`uS
(
DEFAULT_RX_FEATURE
);

754 i(
	`uCfigud
(
FEATURE_RX_SERIAL
)) {

755 
	`uCˬ
(
FEATURE_RX_PARALLEL_PWM
);

758 i(
	`uCfigud
(
FEATURE_RX_PARALLEL_PWM
)) {

759 
	`uCˬ
(
FEATURE_RX_SERIAL
);

767 i(
cutProfe
->
pidProfe
.
drm_nch_cutoff
 >cutProfe->pidProfe.
drm_nch_hz
) {

768 
cutProfe
->
pidProfe
.
drm_nch_hz
 = 0;

772 
	`videAndFixGyroCfig
();

773 
	}
}

775 
	$brOffS
(
ut32_t
 
mask
)

777 
maCfig
.
br_off_ags
 |
mask
;

778 
	}
}

780 
	$brOffSA
(
ut8_t
 
brCou
)

782 
maCfig
.
br_off_ags
 = (1 << 
brCou
) - 1;

783 
	}
}

785 
	$brOffCˬ
(
ut32_t
 
mask
)

787 
maCfig
.
br_off_ags
 &~(
mask
);

788 
	}
}

790 
	$brOffCˬA
()

792 
maCfig
.
br_off_ags
 = 0;

793 
	}
}

795 
ut32_t
 
	$gBrOffMask
()

797  
maCfig
.
br_off_ags
;

798 
	}
}

800 
	$tBrOffMask
(
ut32_t
 
mask
)

802 
maCfig
.
br_off_ags
 = 
mask
;

803 
	}
}

805 
ut32_t
 
	$gPedBrOffMask
()

807  
maCfig
.
eed_br_off_ags
;

808 
	}
}

810 
	$tPedBrOffMask
(
ut32_t
 
mask
)

812 
maCfig
.
eed_br_off_ags
 = 
mask
;

813 
	}
}

	@src/quad/fc/config.h

1 #ide
__CONFIG_H


2 
	#__CONFIG_H


	)

4 
	~"d.h
"

6 
	#MAX_PROFILE_COUNT
 3

	)

7 
	#MAX_RATEPROFILES
 3

	)

9 
tEEPROM
();

10 
checkEEPROMCڏsVidDa
();

11 
RetLedStusCfig
(
LedStusCfig_t
 *
dStusCfig
);

13 
videAndFixCfig
();

14 
aiveCfig
();

16 
brOffS
(
ut32_t
 
mask
);

17 
brOffSA
(
ut8_t
 
brCou
);

18 
brOffCˬ
(
ut32_t
 
mask
);

19 
brOffCˬA
();

20 
ut32_t
 
gBrOffMask
();

21 
tBrOffMask
(
ut32_t
 
mask
);

22 
ut32_t
 
gPedBrOffMask
();

23 
tPedBrOffMask
(
ut32_t
 
mask
);

25 
tProfe
(
ut8_t
 
ofeIndex
);

27 
	gma_s
;

28 
CeDeuCfig
(
ma_s
 *
cfig
);

	@src/quad/fc/fc_core.c

2 
	~<dio.h
>

3 
	~"fm.h
"

5 
	~"debug.h
"

6 
	~"syem.h
"

7 
	~"pwm_ouut.h
"

8 
	~"asynctfs.h
"

9 
	~"bckbox.h
"

10 
	~"ruime_cfig.h
"

11 
	~"d.h
"

12 
	~"gyro.h
"

13 
	~"cfigMa.h
"

17 
	~"rc_cڌs.h
"

18 
	~"fc_rc.h
"

19 
	~"mix.h
"

22 
ut8_t
 
	gmCڌEb
 = 
l
;

24 
bo
 
	gisRXDaNew
;

26 
bo
 
	gmgCibtiWasInlid
;

27 
ut32_t
 
	gdirmAt
;

29 
	$updeLEDs
()

35 i(
	`CHECK_ARMING_FLAG
(
ARMED
)) {

38 
LED6_ON
;

39 } i(
	`IS_RC_MODE_ACTIVE
(
BOXARM
=0 || 
mgCibtiWasInlid
) {

41 
	`ENABLE_ARMING_FLAG
(
OK_TO_ARM
);

42 
LED6_OFF
;

44 
	}
}

46 
	$mwArm
()

48 
bo
 
fArmgCibtiWasComed
;

51 i(
	`ArmgCfig
()->
gyro_l__f_m
 && !
fArmgCibtiWasComed
) {

52 
	`gyroSCibtiCyes
();

53 
mgCibtiWasInlid
 = 
ue
;

54 
fArmgCibtiWasComed
 = 
ue
;

61 i(!
	`isGyroCibtiCome
())

64 i(
	`CHECK_ARMING_FLAG
(
OK_TO_ARM
)) {

65 i(
	`CHECK_ARMING_FLAG
(
ARMED
)) {

69 i(
	`IS_RC_MODE_ACTIVE
(
BOXFAILSAFE
)) {

73 i(!
	`CHECK_ARMING_FLAG
(
PREVENT_ARMING
)) {

74 
	`ENABLE_ARMING_FLAG
(
ARMED
);

75 
	`ENABLE_ARMING_FLAG
(
WAS_EVER_ARMED
);

78 #ifde
BLACKBOX


79 i(
	`u
(
FEATURE_BLACKBOX
)) {

80 
	`tBckbox
();

90 
dirmAt
 = 
	`mlis
(+ 
	`ArmgCfig
()->
auto_dirm_day
 * 1000;

103 
	}
}

105 
	$mwDirm
()

107 
mgCibtiWasInlid
 = 
l
;

109 i(
	`CHECK_ARMING_FLAG
(
ARMED
)) {

110 
	`DISABLE_ARMING_FLAG
(
ARMED
);

112 #ifde
BLACKBOX


113 i(
	`u
(
FEATURE_BLACKBOX
)) {

114 
	`fishBckbox
();

121 
	}
}

123 
	$ossRx
(
timeUs_t
 
cutTimeUs
)

125 
bo
 
amodeIsAived
;

126 
bo
 
medBrOn
 = 
l
;

128 
	`lcuϋRxChlsAndUpdeFa
(
cutTimeUs
);

137 
thrَeStus_e
 
thrَeStus
 = 
	`lcuϋThrَeStus
(&
maCfig
.
rxCfig
);

143 i(
	`isAModeAive
(&& 
	`CHECK_ARMING_FLAG
(
ARMED
)) {

147 i(
rcCommd
[
THROTTLE
] >
	`RxCfig
()->
aModeAiveThshd
) {

150 
amodeIsAived
 = 
ue
;

155 
amodeIsAived
 = 
l
;

164 i(
thrَeStus
 =
THROTTLE_LOW
 && !
amodeIsAived
) {

165 
	`pidRetEGyroS
();

168 i(
cutProfe
->
pidProfe
.
pidAtMThrَe
) {

170 
	`pidSbitiS
(
PID_STABILISATION_ON
);

172 
	`pidSbitiS
(
PID_STABILISATION_OFF
);

180 
	`pidSbitiS
(
PID_STABILISATION_ON
);

196 i(
	`CHECK_ARMING_FLAG
(
ARMED
&& 
	`u
(
FEATURE_MOTOR_STOP
&& !
	`isAModeAive
()) {

197 i(
	`isUsgSticksFArmg
()) {

201 i(
thrَeStus
 =
THROTTLE_LOW
) {

203 
medBrOn
 = 
ue
;

205 } i(
medBrOn
) {

207 
medBrOn
 = 
l
;

218 
	`ossRcStickPosis
(&
maCfig
.
rxCfig
, 
thrَeStus
, 
	`ArmgCfig
()->
dirm_kl_swch
);

221 
	`updeAivedModes
(
	`ModeAiviProfe
()->
modeAiviCdis
);

230 
bo
 
nUHizMode
 = 
ue
;

233 i((
	`IS_RC_MODE_ACTIVE
(
BOXANGLE
|| (
	`u
(
FEATURE_FAILSAFE
 )&& (
	`nss
(
SENSOR_ACC
))) {

234 
nUHizMode
 = 
l
;

236 i(!
	`FLIGHT_MODE
(
ANGLE_MODE
)) {

237 
	`ENABLE_FLIGHT_MODE
(
ANGLE_MODE
);

240 
	`DISABLE_FLIGHT_MODE
(
ANGLE_MODE
);

244 i(
	`IS_RC_MODE_ACTIVE
(
BOXHORIZON
&& 
nUHizMode
) {

245 
	`DISABLE_FLIGHT_MODE
(
ANGLE_MODE
);

247 i(!
	`FLIGHT_MODE
(
HORIZON_MODE
)) {

248 
	`ENABLE_FLIGHT_MODE
(
HORIZON_MODE
);

251 
	`DISABLE_FLIGHT_MODE
(
HORIZON_MODE
);

254 i(
	`FLIGHT_MODE
(
ANGLE_MODE
|| FLIGHT_MODE(
HORIZON_MODE
)) {

255 
LED3_ON
;

257 
LED3_OFF
;

260 #i
	`defed
(
ACC
|| defed(
MAG
)

261 i(
	`nss
(
SENSOR_ACC
|| sss(
SENSOR_MAG
)) {

266 #ifde
GPS


267 i(
	`nss
(
SENSOR_GPS
)) {

269 
	`updeGPSWaypotsAndMode
();

275 #ifde
TELEMETRY


279 #ifde
VTX


282 
	}
}

284 
	$subTaskMUpde
()

286 
ut32_t
 
tTime
;

287 i(
debugMode
 =
DEBUG_CYCLETIME
) {

288 
tTime
 = 
	`mios
();

289 
ut32_t
 
eviousMUpdeTime
;

290 cڡ 
ut32_t
 
cutDTime
 = 
tTime
 - 
eviousMUpdeTime
;

291 
debug
[2] = 
cutDTime
;

293 
eviousMUpdeTime
 = 
tTime
;

294 }i(
debugMode
 =
DEBUG_PIDLOOP
) {

295 
tTime
 = 
	`mios
();

309 
	`mixTab
(&
cutProfe
->
pidProfe
);

311 i(
mCڌEb
) {

317 
	`wreMs
();

319 
	}
}

321 
	$subTaskMaSuboss
(
timeUs_t
 
cutTimeUs
)

327 
	`ossRcCommd
();

330 #ifde
USE_SDCARD


331 
	`atfs_pl
();

335 #ifde
BLACKBOX


336 i
	`u
(
FEATURE_BLACKBOX
)) {

337 
	`hdBckbox
(
cutTimeUs
);

340 
	}
}

342 
ut8_t
 
	$gUpdedPIDCouDown
()

344 i(
	`GyroCfig
()->
gyro_so_f_hz
) {

345  
	`PidCfig
()->
pid_oss_dom
 - 1;

351 
	}
}

353 
	$subTaskPidCڌr
()

355 
	`pidCڌr
(&
cutProfe
->
pidProfe
, &
	`AcromCfig
()->
acromTrims
);

356 
	}
}

358 
	$skMaPidLo
(
timeUs_t
 
cutTimeUs
)

360 
bo
 
runTaskMaSuboss
;

361 
ut8_t
 
pidUpdeProssCouDown
;

364 i(
runTaskMaSuboss
) {

365 
	`subTaskMaSuboss
(
cutTimeUs
);

366 
runTaskMaSuboss
 = 
l
;

377 
	`gyroUpde
(
cutTimeUs
);

379 i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_9250_SPI
 && gyro.dev.
libtiFg
) {

386 i(
pidUpdeProssCouDown
) {

387 
pidUpdeProssCouDown
--;

389 
pidUpdeProssCouDown
 = 
	`gUpdedPIDCouDown
();

401 #ifde
DEBUG_PID


402 
	`tf
("%.4f,%d,%d,%d,%d,", 
cutTimeUs
/1000000.0f, 
rcCommd
[0],cCommand[1],cCommand[2],cCommand[3]);

405 
	`subTaskPidCڌr
();

435 
	`subTaskMUpde
();

436 
runTaskMaSuboss
 = 
ue
;

450 
	}
}

	@src/quad/fc/fc_core.h

1 #ide
__FC_CORE_H


2 
	#__FC_CORE_H


	)

4 
	~<dbo.h
>

5 
	~"time.h
"

7 
bo
 
isRXDaNew
;

9 
updeLEDs
();

10 
mwArm
();

11 
mwDirm
();

13 
ossRx
(
timeUs_t
 
cutTimeUs
);

14 
skMaPidLo
(
timeUs_t
 
cutTimeUs
);

	@src/quad/fc/fc_msp.c

2 
	~<dio.h
>

4 
	~<rg.h
>

5 
	~"fc_m.h
"

6 
	~"rc_cڌs.h
"

7 
	~"ruime_cfig.h
"

10 
ut8_t
 
	gaiveBoxIds
[
CHECKBOX_ITEM_COUNT
];

13 
ut8_t
 
	gaiveBoxIdCou
 = 0;

15 
	$AiveBoxIds
()

18 
	`memt
(
aiveBoxIds
, 0xFF, (activeBoxIds));

20 
aiveBoxIdCou
 = 0;

21 
aiveBoxIds
[
aiveBoxIdCou
++] = 
BOXARM
;

23 i(!
	`u
(
FEATURE_AIRMODE
)) {

25 
aiveBoxIds
[
aiveBoxIdCou
++] = 
BOXAIRMODE
;

28 i(!
	`u
(
FEATURE_ANTI_GRAVITY
)) {

29 
aiveBoxIds
[
aiveBoxIdCou
++] = 
BOXANTIGRAVITY
;

32 i(
	`nss
(
SENSOR_ACC
)) {

33 
aiveBoxIds
[
aiveBoxIdCou
++] = 
BOXANGLE
;

34 
aiveBoxIds
[
aiveBoxIdCou
++] = 
BOXHORIZON
;

35 
aiveBoxIds
[
aiveBoxIdCou
++] = 
BOXHEADFREE
;

38 #ifde
BARO


39 i(
	`nss
(
SENSOR_BARO
)) {

40 
aiveBoxIds
[
aiveBoxIdCou
++] = 
BOXBARO
;

44 #ifde
MAG


45 i(
	`nss
(
SENSOR_MAG
)) {

46 
aiveBoxIds
[
aiveBoxIdCou
++] = 
BOXMAG
;

47 
aiveBoxIds
[
aiveBoxIdCou
++] = 
BOXHEADADJ
;

51 #ifde
GPS


52 i(
	`u
(
FEATURE_GPS
)) {

53 
aiveBoxIds
[
aiveBoxIdCou
++] = 
BOXGPSHOME
;

54 
aiveBoxIds
[
aiveBoxIdCou
++] = 
BOXGPSHOLD
;

58 #ifde
SONAR


59 i(
	`u
(
FEATURE_SONAR
)) {

60 
aiveBoxIds
[
aiveBoxIdCou
++] = 
BOXSONAR
;

64 i(
	`u
(
FEATURE_FAILSAFE
)) {

65 
aiveBoxIds
[
aiveBoxIdCou
++] = 
BOXFAILSAFE
;

68 
aiveBoxIds
[
aiveBoxIdCou
++] = 
BOXBEEPERON
;

70 #ifde
LED_STRIP


71 i(
	`u
(
FEATURE_LED_STRIP
)) {

72 
aiveBoxIds
[
aiveBoxIdCou
++] = 
BOXLEDLOW
;

76 #ifde
BLACKBOX


77 i(
	`u
(
FEATURE_BLACKBOX
)) {

78 
aiveBoxIds
[
aiveBoxIdCou
++] = 
BOXBLACKBOX
;

82 
aiveBoxIds
[
aiveBoxIdCou
++] = 
BOXFPVANGLEMIX
;

84 i(
	`u
(
FEATURE_INFLIGHT_ACC_CAL
)) {

85 
aiveBoxIds
[
aiveBoxIdCou
++] = 
BOXCALIB
;

88 
aiveBoxIds
[
aiveBoxIdCou
++] = 
BOXOSD
;

90 #ifde
TELEMETRY


91 i(
	`u
(
FEATURE_TELEMETRY
&& 
	`TemryCfig
()->
mry_swch
) {

92 
aiveBoxIds
[
aiveBoxIdCou
++] = 
BOXTELEMETRY
;

101 
	}
}

103 
	$mFcIn
()

105 
	`AiveBoxIds
();

106 
	}
}

	@src/quad/fc/fc_msp.h

1 #ide
__FC_MSP_H


2 
	#__FC_MSP_H


	)

4 
	~<dt.h
>

6 
mFcIn
();

	@src/quad/fc/fc_rc.c

2 
	~<dio.h
>

3 
	~"rx.h
"

4 
	~"cfigMa.h
"

5 
	~"mhs.h
"

6 
	~"fc_ce.h
"

7 
	~"schedur.h
"

8 
	~"rc_cڌs.h
"

9 
	~"ruime_cfig.h
"

10 
	~"pid.h
"

12 
	#THROTTLE_LOOKUP_LENGTH
 12

	)

15 
	#RC_RATE_INCREMENTAL
 14.54f

	)

16 
	#SETPOINT_RATE_LIMIT
 1998.0f

	)

18 
	#THROTTLE_BUFFER_MAX
 20

	)

19 
	#THROTTLE_DELTA_MS
 100

	)

22 
	gotRe
[3], 
	grcDeei
[3], 
	grcDeeiAbs
[3];

23 
	gthrَePIDAui
;

25 
t16_t
 
	glookupThrَeRC
[
THROTTLE_LOOKUP_LENGTH
];

27 
	$gSpotRe
(
axis
)

29  
otRe
[
axis
];

30 
	}
}

32 
	$gRcDeei
(
axis
)

34  
rcDeei
[
axis
];

35 
	}
}

37 
	$gRcDeeiAbs
(
axis
)

39  
rcDeeiAbs
[
axis
];

40 
	}
}

42 
	$gThrَePIDAui
()

44  
thrَePIDAui
;

45 
	}
}

48 
	$geThrَeCurve
()

50 
ut8_t
 
i
 = 0; i < 
THROTTLE_LOOKUP_LENGTH
; i++) {

51 
t16_t
 
tmp
 = 10 * 
i
 - 
cutCڌReProfe
->
thrMid8
;

52 
ut8_t
 
y
 = 1;

54 i(
tmp
 > 0) {

55 
y
 = 100 - 
cutCڌReProfe
->
thrMid8
;

58 i(
tmp
 < 0) {

59 
y
 = 
cutCڌReProfe
->
thrMid8
;

67 
lookupThrَeRC
[
i
] = 10 * 
cutCڌReProfe
->
thrMid8
 + 
tmp
 * (100 - cutCڌReProfe->
thrExpo8
 + (
t32_t
)cutCڌReProfe->thrExpo8 * (tm*mp/ (
y
 * y)) / 10;

75 
lookupThrَeRC
[
i
] = 
PWM_RANGE_MIN
 + (
PWM_RANGE_MAX
 - PWM_RANGE_MIN) *ookupThrottleRC[i] / 1000;

78 
	}
}

80 
t16_t
 
	$rcLookupThrَe
(
t32_t
 
tmp
)

82 cڡ 
t32_t
 
l_tmp
 = 
tmp
 / 100;

85  
lookupThrَeRC
[
l_tmp
] + (
tmp
 -_tmp * 100) * (lookupThrottleRC[l_tmp + 1] -ookupThrottleRC[l_tmp]) / 100;

86 
	}
}

88 
	$updeRcCommds
()

91 
t32_t
 

;

101 i(
rcDa
[
THROTTLE
] < 
cutCڌReProfe
->
a_bakpot
) {

102 

 = 100;

103 
thrَePIDAui
 = 1.0f;

106 i(
rcDa
[
THROTTLE
] < 2000) {

107 

 = 100 - (
ut16_t
)
cutCڌReProfe
->
dynThrPID
 * (
rcDa
[
THROTTLE
] - cutCڌReProfe->
a_bakpot
) / (2000 - currentControlRateProfile->tpa_breakpoint);

110 

 = 100 - 
cutCڌReProfe
->
dynThrPID
;

114 
thrَePIDAui
 = 

 / 100.0f;

130 
axis
 = 0;xis < 3;xis++) {

133 
t32_t
 
tmp
 = 
	`MIN
(
	`ABS
(
rcDa
[
axis
] - 
	`RxCfig
()->
midrc
), 500);

137 i(
axis
 =
ROLL
 ||xi=
PITCH
) {

138 i(
tmp
 > 
	`RcCڌsCfig
()->
ddbd
) {

139 
tmp
 -
	`RcCڌsCfig
()->
ddbd
;

141 
tmp
 = 0;

144 
rcCommd
[
axis
] = 
tmp
;

148 i(
tmp
 > 
	`RcCڌsCfig
()->
yaw_ddbd
) {

149 
tmp
 -
	`RcCڌsCfig
()->
yaw_ddbd
;

151 
tmp
 = 0;

154 
rcCommd
[
axis
] = 
tmp
 * -
	`RcCڌsCfig
()->
yaw_cڌ_dei
;

158 i(
rcDa
[
axis
] < 
	`RxCfig
()->
midrc
) {

159 
rcCommd
[
axis
] = -rcCommand[axis];

166 
t32_t
 
tmp
;

173 
tmp
 = 
	`cڡ
(
rcDa
[
THROTTLE
], 
	`RxCfig
()->
mcheck
, 
PWM_RANGE_MAX
);

175 
tmp
 = (
ut32_t
)m- 
	`RxCfig
()->
mcheck
* 
PWM_RANGE_MIN
 / (
PWM_RANGE_MAX
 - RxConfig()->mincheck);

179 
rcCommd
[
THROTTLE
] = 
	`rcLookupThrَe
(
tmp
);

192 
	}
}

195 
	$checkFThrَeERetS
(
ut16_t
 
rxReeshRe
)

197 
dex
;

198 
t16_t
 
rcCommdThrَePvious
[
THROTTLE_BUFFER_MAX
];

202 cڡ 
rxReeshReMs
 = 
rxReeshRe
 / 1000;

204 cڡ 
dexMax
 = 
	`cڡ
(
THROTTLE_DELTA_MS
 / 
rxReeshReMs
, 1, 
THROTTLE_BUFFER_MAX
);

207 cڡ 
t16_t
 
thrَeVocyThshd
 = 
cutProfe
->
pidProfe
.
mThrَeThshd
;

209 
rcCommdThrَePvious
[
dex
++] = 
rcCommd
[
THROTTLE
];

211 i(
dex
 >
dexMax
) {

212 
dex
 = 0;

216 cڡ 
t16_t
 
rcCommdSedD
 = 
rcCommd
[
THROTTLE
] - 
rcCommdThrَePvious
[
dex
];

220 i(
	`ABS
(
rcCommdSedD
> 
thrَeVocyThshd
) {

222 
	`pidSIrmAc˿t
(
cutProfe
->
pidProfe
.
mAc˿tGa
);

224 
	`pidSIrmAc˿t
(1.0f);

226 
	}
}

229 
	$lcuϋSpotRe
(
axis
)

231 
ut8_t
 
rcExpo
;

232 
rcRe
;

234 i(
axis
 !
YAW
) {

236 
rcExpo
 = 
cutCڌReProfe
->
rcExpo8
;

237 
rcRe
 = 
cutCڌReProfe
->
rcRe8
 / 100.0f;

240 
rcExpo
 = 
cutCڌReProfe
->
rcYawExpo8
;

241 
rcRe
 = 
cutCڌReProfe
->
rcYawRe8
 / 100.0f;

244 i(
rcRe
 > 2.0f) {

249 
rcRe
 +
RC_RATE_INCREMENTAL
 * (rcRate - 2.0f);

264 
rcCommdf
 = 
rcCommd
[
axis
] / 500.0f;

277 
rcDeei
[
axis
] = 
rcCommdf
;

283 cڡ 
rcCommdAbs
 = 
	`ABS
(
rcCommdf
);

284 
rcDeeiAbs
[
axis
] = 
rcCommdAbs
;

286 i(
rcExpo
) {

287 cڡ 
expof
 = 
rcExpo
 / 100.0f;

290 
rcCommdf
 =cCommd* 
	`POWER3
(
rcCommdAbs
* 
expof
 +cCommandf * (1 -xpof);

303 
gRe
 = 200.0* 
rcRe
 * 
rcCommdf
;

306 i(
cutCڌReProfe
->
s
[
axis
]) {

312 cڡ 
rcSurFa
 = 1.0/ (
	`cڡf
(1.0- (
rcCommdAbs
 * (
cutCڌReProfe
->
s
[
axis
] / 100.0f)), 0.01f, 1.00f));

315 
gRe
 *
rcSurFa
;

324 
otRe
[
axis
] = 
	`cڡf
(
gRe
, -
SETPOINT_RATE_LIMIT
, SETPOINT_RATE_LIMIT);

327 
	}
}

330 
	$sRcCommdToFpvCamAng
()

333 
	}
}

335 
	$ossRcCommd
()

337 
ut16_t
 
cutRxReeshRe
;

338 
t16_t
 

, 
rcIpީiFa
;

339 
t16_t
 
ϡCommd
[4] = { 0, 0, 0, 0 };

340 
t16_t
 
dRC
[4] = { 0, 0, 0, 0 };

341 cڡ 
ut8_t
 
ީiChls
 = 
	`RxCfig
()->
rcIpީiChls
 + 2;

342 
bo
 
adyToCcuϋRe
 = 
l
;

343 
ut8_t
 
adyToCcuϋReAxisC
 = 0;

344 
ut16_t
 
rxReeshRe
;

347 i(
isRXDaNew
) {

352 
cutRxReeshRe
 = 
	`cڡ
(
	`gTaskDTime
(
TASK_RX
), 1000, 20000);

356 i(
	`isAiGvyModeAive
()) {

358 
	`checkFThrَeERetS
(
cutRxReeshRe
);

365 i(
	`RxCfig
()->
rcIpީi
 || 
ightModeFgs
) {

367 
	`RxCfig
()->
rcIpީi
) {

368 
RC_SMOOTHING_AUTO
:

370 
rxReeshRe
 = 
cutRxReeshRe
 + 1000;

373 
RC_SMOOTHING_MANUAL
:

375 
rxReeshRe
 = 1000 * 
	`RxCfig
()->
rcIpީiIv
;

378 
RC_SMOOTHING_OFF
:

379 
RC_SMOOTHING_DEFAULT
:

381 
rxReeshRe
 = 
	`rxGReeshRe
();

390 i(
isRXDaNew
) {

393 
rcIpީiFa
 = 
rxReeshRe
 / 
rgPidLotime
 + 1;

396 
chl
 = 
ROLL
; ch< 
ީiChls
; channel++) {

402 
dRC
[
chl
] = 
rcCommd
[chl] - (
ϡCommd
[chl] - dRC[chl] * 

 / 
rcIpީiFa
);

403 
ϡCommd
[
chl
] = 
rcCommd
[channel];

406 

 = 
rcIpީiFa
 - 1;

408 

--;

412 i(

 > 0) {

413 
chl
 = 
ROLL
; ch< 
ީiChls
; channel++) {

414 
rcCommd
[
chl
] = 
ϡCommd
[chl] - 
dRC
[chl] * 

 / 
rcIpީiFa
;

416 
adyToCcuϋReAxisC
 = 
	`MAX
(
chl
, 
FD_YAW
);

417 
adyToCcuϋRe
 = 
ue
;

420 

 = 0;

424 

 = 0;

427 i(
adyToCcuϋRe
 || 
isRXDaNew
) {

428 i(
isRXDaNew
) {

429 
adyToCcuϋReAxisC
 = 
FD_YAW
;

432 
axis
 = 0;xi<
adyToCcuϋReAxisC
;xis++) {

433 
	`lcuϋSpotRe
(
axis
);

437 i(
	`RxCfig
()->
vCamAngDeges
 && 
	`IS_RC_MODE_ACTIVE
(
BOXFPVANGLEMIX
&& !
	`FLIGHT_MODE
(
HEADFREE_MODE
)) {

438 
	`sRcCommdToFpvCamAng
();

441 
isRXDaNew
 = 
l
;

443 
	}
}

	@src/quad/fc/fc_rc.h

1 #ide
__FC_RC_H


2 
	#__FC_RC_H


	)

6 
gSpotRe
(
axis
);

7 
gRcDeei
(
axis
);

8 
gRcDeeiAbs
(
axis
);

10 
gThrَePIDAui
();

11 
geThrَeCurve
();

12 
updeRcCommds
();

13 
ossRcCommd
();

	@src/quad/fc/fc_tasks.c

2 
	~<dio.h
>

3 
	~<mh.h
>

4 
	~"fc_sks.h
"

5 
	~"schedur.h
"

6 
	~"fc_ce.h
"

7 
	~"comm.h
"

8 
	~"rx.h
"

9 
	~"d.h
"

10 
	~"imu.h
"

11 
	~"gyro.h
"

12 
	~"ac˿ti.h
"

13 
	~"cfigMa.h
"

14 
	~"ruime_cfig.h
"

15 
	~"d.h
"

16 
	~"pwm_ouut.h
"

17 
	~"mhs.h
"

18 
	~"bu.h
"

19 
	~"syem.h
"

20 
	~"rx_pwm.h
"

21 
	~"ed.h
"

22 
	~"uɿsound.h
"

27 
	#INACTIVITY_CONDITION
 1000

	)

29 
	#TASK_PERIOD_HZ
(
hz
) (1000000 / (hz))

30 
	#TASK_PERIOD_MS
(
ms
((ms* 1000)

	)

31 
	#TASK_PERIOD_US
(
us
(us)

	)

33 
	gEncod1
, 
	gEncod2
;

34 
	gabiPwmV
, 
	gvocyPwmV
, 
	gyawPwmV
;

35 
	gm1Pwm
, 
	gm2Pwm
;

36 
	gyawMagnude
 = 45;

37 
ut32_t
 
	giڬyFg
 = 0;

38 
	gvocyUpdedMovemt
 = 0.0f;

39 
	gbSpot
 = 0.0f;

40 
	gvocySpot
 = 0.0f;

43 
bo
 
	gisMAived
 = 
ue
;

45 
ut8_t
 
driveFwd
, 
driveRev
, 
tuLe
, 
tuRight
;

47 
bo
 
	gFg
 = 
ue
;

48 
bo
 
	gisClisiAvoidModeAived
 = 
l
;

50 
t32_t
 
	guɿsound1DiDa
 = 
ULTRASOUND_OUT_OF_RANGE
;

51 
t32_t
 
	guɿsound2DiDa
 = 
ULTRASOUND_OUT_OF_RANGE
;

52 
t32_t
 
	guɿsound3DiDa
 = 
ULTRASOUND_OUT_OF_RANGE
;

53 
t32_t
 
	guɿsound4DiDa
 = 
ULTRASOUND_OUT_OF_RANGE
;

54 
t32_t
 
	guɿsound5DiDa
 = 
ULTRASOUND_OUT_OF_RANGE
;

55 
t32_t
 
	guɿsound6DiDa
 = 
ULTRASOUND_OUT_OF_RANGE
;

58 
skUpdeAcrom
(
timeUs_t
 
cutTimeUs
);

59 
skMEncod
(
timeUs_t
 
cutTimeUs
);

60 
skUpdeGyro
(
timeUs_t
 
cutTimeUs
);

61 
skOLEDDiy
(
timeUs_t
 
cutTimeUs
);

62 
skUɿsound1RdDa
(
timeUs_t
 
cutTimeUs
);

63 
skUɿsound2RdDa
(
timeUs_t
 
cutTimeUs
);

64 
skUɿsound3RdDa
(
timeUs_t
 
cutTimeUs
);

65 
skUɿsound4RdDa
(
timeUs_t
 
cutTimeUs
);

66 
skUɿsound5RdDa
(
timeUs_t
 
cutTimeUs
);

67 
skUɿsound6RdDa
(
timeUs_t
 
cutTimeUs
);

71 
cfTask_t
 
	gcfTasks
[
TASK_COUNT
] = {

72 [
TASK_SYSTEM
] = {

73 .
skName
 = "SYSTEM",

74 .
	gskFunc
 = 
skSyem
,

75 .
	gdesedPiod
 = 
TASK_PERIOD_HZ
(10),

76 .
	gicPriܙy
 = 
TASK_PRIORITY_MEDIUM_HIGH
,

80 [
TASK_GYRO
] = {

81 .
skName
 = "GYRO",

82 .
	gskFunc
 = 
skUpdeGyro
,

83 .
	gdesedPiod
 = 
TASK_GYROPID_DESIRED_PERIOD
,

84 .
	gicPriܙy
 = 
TASK_PRIORITY_HIGH
,

87 [
TASK_ACCEL
] = {

88 .
skName
 = "ACCEL",

89 .
	gskFunc
 = 
skUpdeAcrom
,

90 .
	gdesedPiod
 = 
TASK_PERIOD_HZ
(1000),

91 .
	gicPriܙy
 = 
TASK_PRIORITY_HIGH
,

94 [
TASK_ATTITUDE
] = {

95 .
skName
 = "ATTITUDE",

96 .
	gskFunc
 = 
skIMUUpdeAude
,

97 .
	gdesedPiod
 = 
TASK_PERIOD_HZ
(100),

98 .
	gicPriܙy
 = 
TASK_PRIORITY_MEDIUM
,

101 [
TASK_MOTORENCODER
] = {

102 .
skName
 = "MOTOR_ENCODER",

103 .
	gskFunc
 = 
skMEncod
,

104 .
	gdesedPiod
 = 
TASK_PERIOD_HZ
(100),

105 .
	gicPriܙy
 = 
TASK_PRIORITY_REALTIME
,

108 [
TASK_OLEDDISPLAY
] = {

109 .
skName
 = "OLED_DISPLAY",

110 .
	gskFunc
 = 
skOLEDDiy
,

111 .
	gdesedPiod
 = 
TASK_PERIOD_HZ
(20),

112 .
	gicPriܙy
 = 
TASK_PRIORITY_MEDIUM
,

115 #i
defed
(
ULTRASOUND
)

116 [
TASK_ULTRASOUND1_UPDATE
] = {

117 .
skName
 = "ULTRASOUND1_UPDATE",

118 .
	gskFunc
 = 
uɿsound1Upde
,

119 .
	gdesedPiod
 = 
TASK_PERIOD_MS
(70),

120 .
	gicPriܙy
 = 
TASK_PRIORITY_MEDIUM
,

123 [
TASK_ULTRASOUND1_READDATA
] = {

124 .
skName
 = "ULTRASOUND1_READDATA",

125 .
	gskFunc
 = 
skUɿsound1RdDa
,

126 .
	gdesedPiod
 = 
TASK_PERIOD_HZ
(40),

127 .
	gicPriܙy
 = 
TASK_PRIORITY_MEDIUM
,

129 [
TASK_ULTRASOUND2_UPDATE
] = {

130 .
skName
 = "ULTRASOUND2_UPDATE",

131 .
	gskFunc
 = 
uɿsound2Upde
,

132 .
	gdesedPiod
 = 
TASK_PERIOD_MS
(70),

133 .
	gicPriܙy
 = 
TASK_PRIORITY_MEDIUM
,

136 [
TASK_ULTRASOUND2_READDATA
] = {

137 .
skName
 = "ULTRASOUND2_READDATA",

138 .
	gskFunc
 = 
skUɿsound2RdDa
,

139 .
	gdesedPiod
 = 
TASK_PERIOD_HZ
(40),

140 .
	gicPriܙy
 = 
TASK_PRIORITY_MEDIUM
,

143 [
TASK_ULTRASOUND3_UPDATE
] = {

144 .
skName
 = "ULTRASOUND3_UPDATE",

145 .
	gskFunc
 = 
uɿsound3Upde
,

146 .
	gdesedPiod
 = 
TASK_PERIOD_MS
(70),

147 .
	gicPriܙy
 = 
TASK_PRIORITY_MEDIUM
,

149 [
TASK_ULTRASOUND3_READDATA
] = {

150 .
skName
 = "ULTRASOUND3_READDATA",

151 .
	gskFunc
 = 
skUɿsound3RdDa
,

152 .
	gdesedPiod
 = 
TASK_PERIOD_HZ
(40),

153 .
	gicPriܙy
 = 
TASK_PRIORITY_MEDIUM
,

156 [
TASK_ULTRASOUND4_UPDATE
] = {

157 .
skName
 = "ULTRASOUND4_UPDATE",

158 .
	gskFunc
 = 
uɿsound4Upde
,

159 .
	gdesedPiod
 = 
TASK_PERIOD_MS
(70),

160 .
	gicPriܙy
 = 
TASK_PRIORITY_MEDIUM
,

162 [
TASK_ULTRASOUND4_READDATA
] = {

163 .
skName
 = "ULTRASOUND4_READDATA",

164 .
	gskFunc
 = 
skUɿsound4RdDa
,

165 .
	gdesedPiod
 = 
TASK_PERIOD_HZ
(40),

166 .
	gicPriܙy
 = 
TASK_PRIORITY_MEDIUM
,

169 [
TASK_ULTRASOUND5_UPDATE
] = {

170 .
skName
 = "ULTRASOUND5_UPDATE",

171 .
	gskFunc
 = 
uɿsound5Upde
,

172 .
	gdesedPiod
 = 
TASK_PERIOD_MS
(70),

173 .
	gicPriܙy
 = 
TASK_PRIORITY_MEDIUM
,

175 [
TASK_ULTRASOUND5_READDATA
] = {

176 .
skName
 = "ULTRASOUND5_READDATA",

177 .
	gskFunc
 = 
skUɿsound5RdDa
,

178 .
	gdesedPiod
 = 
TASK_PERIOD_HZ
(40),

179 .
	gicPriܙy
 = 
TASK_PRIORITY_MEDIUM
,

182 [
TASK_ULTRASOUND6_UPDATE
] = {

183 .
skName
 = "ULTRASOUND6_UPDATE",

184 .
	gskFunc
 = 
uɿsound6Upde
,

185 .
	gdesedPiod
 = 
TASK_PERIOD_MS
(70),

186 .
	gicPriܙy
 = 
TASK_PRIORITY_MEDIUM
,

188 [
TASK_ULTRASOUND6_READDATA
] = {

189 .
skName
 = "ULTRASOUND6_READDATA",

190 .
	gskFunc
 = 
skUɿsound6RdDa
,

191 .
	gdesedPiod
 = 
TASK_PERIOD_HZ
(40),

192 .
	gicPriܙy
 = 
TASK_PRIORITY_MEDIUM
,

197 
	$skUpdeGyro
(
timeUs_t
 
cutTimeUs
)

200 
	`gyroUpde
(
cutTimeUs
);

201 
	}
}

203 
	$skUpdeAcrom
(
timeUs_t
 
cutTimeUs
)

207 
	`accUpde
(
cutTimeUs
, &
	`AcromCfig
()->
acromTrims
);

208 
	}
}

210 
ut8_t
 
	$buModeSwchHdr
()

212 
ut16_t
 
buFg
, 
buCou
, 
buOnCou
, 
lgPssCou
;

214 
IO_t
 
modeSwchBP
 = 
	`IOGByTag
(
	`BuModeSwchCfig
()->
bP
);

216 i((
	`IORd
(
modeSwchBP
=
ue
)) {

217 
lgPssCou
++;

219 i(
buFg
 == 0) {

220 
buFg
 = 1;

226 i(
lgPssCou
 > 200) {

227 
lgPssCou
 = 0;

231 
buFg
 = 0;

232 
buCou
 = 0;

238 i(
buCou
 == 0) {

239 i(
buFg
 == 1) {

240 
buOnCou
++;

241 
buCou
 = 1;

250 i(
buOnCou
 == 1) {

251 
buOnCou
 = 0;

264 
	}
}

266 
	$buModeSwchPlOps
(
bu_t
 *
buModeSwchCfig
)

268 
ut8_t
 
s
;

270 
s
 = 
	`buModeSwchHdr
();

275 i(
s
 == 1) {

276 
Fg
 = !stopFlag;

281 i(
s
 == 2) {

282 
isClisiAvoidModeAived
 = !isCollisionAvoidanceModeActivated;

284 
	}
}

302 
	$Rd_Encod
(
ut8_t
 
TIMX
)

304 
Encod_TIM
;

305 
TIMX
)

308 
Encod_TIM
 = ()
TIM2
->
CNT
;

309 
TIM2
->
CNT
 = 0;

313 
Encod_TIM
 = ()
TIM3
->
CNT
;

314 
TIM3
->
CNT
 = 0;

318 
Encod_TIM
 = ()
TIM4
->
CNT
;

319 
TIM4
->
CNT
 = 0;

323 
Encod_TIM
 = 0;

328  
Encod_TIM
;

329 
	}
}

331 
	$limMPwm
(*
m1
, *
m2
)

334 
Amude
 = 6900;

336 i(*
m1
 < -
Amude
)

337 *
m1
 = -
Amude
;

339 i(*
m1
 > 
Amude
)

340 *
m1
 = 
Amude
;

342 i(*
m2
 < -
Amude
)

343 *
m2
 = -
Amude
;

345 i(*
m2
 > 
Amude
)

346 *
m2
 = 
Amude
;

349 
	}
}

365 
	$Ineml_PICڌr
(
Encod
, 
Tg
)

367 
Kp
 = 80, 
Ki
 = 0.2;

369 
r
, 
updedPWM
, 
ev_r
;

372 
r
 = 
Encod
 - 
Tg
;

374 
updedPWM
 +
Kp
 * (
r
 - 
ev_r
+ 
Ki
 *rror;

376 
ev_r
 = 
r
;

377  
updedPWM
;

378 
	}
}

386 
bo
 
	$aiveMs
(
pchAng
)

388 
bo
 
isMEbd
 = 
ue
;

398 i((
Fg
 =
ue
|| (
pchAng
 < -50|| (pchAng > 50|| (
isMAived
 =
l
)) {

400 
isMEbd
 = 
l
;

402 
isMEbd
 = 
ue
;

405  
isMEbd
;

406 
	}
}

408 
	$diveMs
()

410 
IO_t
 
l_AIN1
 = 
	`IOGByTag
(
	`DCBrushedMCfig
()->
AIN1
);

411 
IO_t
 
l_AIN2
 = 
	`IOGByTag
(
	`DCBrushedMCfig
()->
AIN2
);

412 
IO_t
 
l_BIN1
 = 
	`IOGByTag
(
	`DCBrushedMCfig
()->
BIN1
);

413 
IO_t
 
l_BIN2
 = 
	`IOGByTag
(
	`DCBrushedMCfig
()->
BIN2
);

416 
	`IOLo
(
l_AIN1
);

417 
	`IOLo
(
l_AIN2
);

418 
	`IOLo
(
l_BIN1
);

419 
	`IOLo
(
l_BIN2
);

420 
	}
}

422 
	$updeMPwm
(*
mPwm1
, *
mPwm2
)

425 
IO_t
 
l_AIN1
 = 
	`IOGByTag
(
	`DCBrushedMCfig
()->
AIN1
);

426 
IO_t
 
l_AIN2
 = 
	`IOGByTag
(
	`DCBrushedMCfig
()->
AIN2
);

427 
IO_t
 
l_BIN1
 = 
	`IOGByTag
(
	`DCBrushedMCfig
()->
BIN1
);

428 
IO_t
 
l_BIN2
 = 
	`IOGByTag
(
	`DCBrushedMCfig
()->
BIN2
);

431 i(*
mPwm1
 > 0) {

438 
	`IOHi
(
l_AIN2
);

439 
	`IOLo
(
l_AIN1
);

441 
	`IOHi
(
l_AIN1
);

442 
	`IOLo
(
l_AIN2
);

451 
	`IOHi
(
l_AIN1
);

452 
	`IOLo
(
l_AIN2
);

454 
	`IOHi
(
l_AIN2
);

455 
	`IOLo
(
l_AIN1
);

459 
	`pwmWreDcBrushedM
(0, 
	`ABS
(*
mPwm1
));

461 i(*
mPwm2
 > 0) {

465 
	`IOHi
(
l_BIN1
);

466 
	`IOLo
(
l_BIN2
);

471 
	`IOHi
(
l_BIN2
);

472 
	`IOLo
(
l_BIN1
);

475 
	`pwmWreDcBrushedM
(1, 
	`ABS
(*
mPwm2
));

476 
	}
}

482 
	$abitiCڌSBWMR
(
pchAng
, 
gyroY
)

484 
rAng
;

485 
Kp
 = 300;

486 
Kd
 = 31.8;

487 
abiPwm
;

490 
rAng
 = 
pchAng
 - 
bSpot
;

492 
abiPwm
 = 
Kp
 * 
rAng
 + 
Kd
 * 
gyroY
;

494  ()
abiPwm
;

495 
	}
}

497 
	$vocyCڌSBWMR
(
Encod
, 
rightEncod
)

499 
vocyPwm
, 
codE
, 
cod
, 
codIegl
;

501 
Kp
 = 116.75;

503 
Ki
 = 
Kp
 / 200;

505 i(
driveFwd
 =1 && 
driveRev
 =0 && 
tuLe
 =0 && 
tuRight
 == 0) {

507 
vocyUpdedMovemt
 = -50.0;

508 
iڬyFg
 = 0;

509 } i(
driveFwd
 =0 && 
driveRev
 =1 && 
tuLe
 =0 && 
tuRight
 == 0) {

511 
vocyUpdedMovemt
 = 50.0;

512 
iڬyFg
 = 0;

513 } i(
driveFwd
 =0 && 
driveRev
 =0 && 
tuLe
 =0 && 
tuRight
 == 0) {

514 
vocyUpdedMovemt
 = 0;

520 
codE
 = (
Encod
 + 
rightEncod
/ 2 - 
vocySpot
;

523 
cod
 *= 0.7f;

524 
cod
 +
codE
 * 0.3f;

526 
codIegl
 +
cod
;

528 
codIegl
 =ncodIeg- 
vocyUpdedMovemt
;

531 i(
codIegl
 > 5000) {

532 
codIegl
 = 5000;

535 i(
codIegl
 < -5000) {

536 
codIegl
 = -5000;

539 
vocyPwm
 = 
Kp
 * 
cod
 + 
Ki
 * 
codIegl
;

541 i(!
	`aiveMs
(
tude
.
w
[
Y
])) {

542 
codIegl
 = 0;

545  
vocyPwm
;

546 
	}
}

548 
	$yawCڌSBWMR
(
gyroZ
, 
Encod
, 
rightEncod
)

550 
yawE
, 
yawPwm
, 
codTmp1
, 
yawC
;

551 
yawAdju
 = 0.9f;

553 
Kp
 = 57.0f;

554 
Kd
 = 8.4f;

557 i(
tuLe
 =1 || 
tuRight
 == 1) {

565 if(++
yawC
 == 1) {

566 
codTmp1
 = 
	`ABS
(
Encod
 + 
rightEncod
);

568 
yawAdju
 = 50 / 
codTmp1
;

575 i(
yawAdju
 < 0.8f) {

577 
yawAdju
 = 0.8f;

580 i(
yawAdju
 > 2) {

582 
yawAdju
 = 3;

586 
iڬyFg
 = 0;

589 
yawAdju
 = 0.9f;

591 
yawC
 = 0;

592 
codTmp1
 = 0;

595 i(1 =
tuLe
) {

596 
yawE
 -
yawAdju
;

597 
iڬyFg
 = 0;

598 } i(1 =
tuRight
) {

599 
yawE
 +
yawAdju
;

600 
iڬyFg
 = 0;

602 
yawE
 = 0;

605 
iڬyFg
++;

607 i((
vocyUpdedMovemt
 =0&& (
iڬyFg
 >
INACTIVITY_CONDITION
)) {

610 
yawE
 = 18;

611 
yawMagnude
 = 20;

613 
yawE
 = 0;

614 
yawMagnude
 = 45;

615 
yawAdju
 = 0;

620 i(
yawE
 > 
yawMagnude
) {

621 
yawE
 = 
yawMagnude
;

624 i(
yawE
 < -
yawMagnude
) {

625 
yawE
 = -
yawMagnude
;

634 
yawPwm
 = 
yawE
 * 
Kp
 + 
gyroZ
 * 
Kd
;

637  
yawPwm
;

638 
	}
}

640 
bo
 
	$liUpSBWMR
(
accZ
, 
t16_t
 
pchAng
, 
t32_t
 
Encod
, i32_
rightEncod
)

642 
ut16_t
 
cdi
, 
mp0
, 
mp1
, 
mp2
;

645 i(
cdi
 == 0) {

646 i(
	`ABS
(
Encod
+ ABS(
rightEncod
) < 30) {

647 
mp0
++;

649 
mp0
 = 0;

652 i(
mp0
 > 10) {

654 
cdi
 = 1;

655 
mp0
 = 0;

660 i(
cdi
 == 1) {

662 i(++
mp1
 > 500) {

663 
cdi
 = 0;

664 
mp1
 = 0;

672 i(
accZ
 > 5000 && (
pchAng
 > (-20 + 
bSpot
) &&itchAngle < (20 + balanceSetpoint))) {

674 
cdi
 = 2;

679 i(
cdi
 == 2) {

681 i(++
mp2
 > 500) {

682 
cdi
 = 0;

683 
mp2
 = 0;

686 i(
	`ABS
(
Encod
 + 
rightEncod
) > 135) {

688 
cdi
 = 0;

689  
ue
;

693  
l
;

694 
	}
}

696 
bo
 
	$yDownSBWMR
(
t16_t
 
pchAng
, 
t32_t
 
Encod
, i32_
rightEncod
)

699 
ut16_t
 
cdi
, 
mp
;

701 i(
isMAived
) {

702  
l
;

706 i(
cdi
 == 0) {

708 i((
pchAng
 > (-10 + 
bSpot
&&chAng < (10 + bSpot)&& 
Encod
 =0 && 
rightEncod
 == 0) {

709 
cdi
 = 1;

713 i(
cdi
 == 1) {

715 i(++
mp
 > 500) {

716 
cdi
 = 0;

717 
mp
 = 0;

721 i(((
Encod
 > 3 &&eEncod < 60&& (
rightEncod
 > 3 &&ightEncoder < 60)) ||

722 ((
Encod
 < -3 &&eEncod > -60&& (
rightEncod
 < -3 &&ightEncoder > -60))) {

723 
cdi
 = 0;

724  
ue
;

729  
l
;

730 
	}
}

732 
	$skMEncod
(
timeUs_t
 
cutTimeUs
)

736 
Encod1
 = 
	`Rd_Encod
(2);

737 
Encod2
 = 
	`Rd_Encod
(4);

741 
LED6_ON
;

747 i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_9250_SPI
 && gyro.dev.
libtiFg
) {

757 
	`buModeSwchPlOps
(
	`BuModeSwchCfig
());

761 i((
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_9250_SPI
&& gyro.dev.
libtiFg
) {

766 
abiPwmV
 = 
	`abitiCڌSBWMR
(
tude
.
w
[
Y
], 
gyro
.
gyroADCf
[Y]);

769 
vocyPwmV
 = 
	`vocyCڌSBWMR
(
Encod1
, 
Encod2
);

772 
yawPwmV
 = 
	`yawCڌSBWMR
(
gyro
.
gyroADCf
[
Z
], 
Encod1
, 
Encod2
);

774 
m1Pwm
 = 
abiPwmV
 - 
vocyPwmV
 + 
yawPwmV
;

775 
m2Pwm
 = 
abiPwmV
 - 
vocyPwmV
 - 
yawPwmV
;

783 
	`limMPwm
(&
m1Pwm
, &
m2Pwm
);

786 i(
	`liUpSBWMR
(
acc
.
accSmoh
[
Z
], 
tude
.
w
[
Y
], 
Encod1
, 
Encod2
)) {

788 
isMAived
 = 
l
;

792 i(
	`yDownSBWMR
(
tude
.
w
[
Y
], 
Encod1
, 
Encod2
)) {

793 
isMAived
 = 
ue
;

796 i(
	`aiveMs
(
tude
.
w
[
Y
])) {

797 
	`updeMPwm
(&
m1Pwm
, &
m2Pwm
);

799 
	`diveMs
();

807 
	}
}

809 
	$skUɿsound1RdDa
(
timeUs_t
 
cutTimeUs
)

811 
uɿsound1DiDa
 = 
	`uɿsound1Rd
();

814 
	}
}

816 
	$skUɿsound2RdDa
(
timeUs_t
 
cutTimeUs
)

818 
uɿsound2DiDa
 = 
	`uɿsound2Rd
();

821 
	}
}

823 
	$skUɿsound3RdDa
(
timeUs_t
 
cutTimeUs
)

825 
uɿsound3DiDa
 = 
	`uɿsound3Rd
();

828 
	}
}

830 
	$skUɿsound4RdDa
(
timeUs_t
 
cutTimeUs
)

832 
uɿsound4DiDa
 = 
	`uɿsound4Rd
();

835 
	}
}

837 
	$skUɿsound5RdDa
(
timeUs_t
 
cutTimeUs
)

839 
uɿsound5DiDa
 = 
	`uɿsound5Rd
();

842 
	}
}

844 
	$skUɿsound6RdDa
(
timeUs_t
 
cutTimeUs
)

846 
uɿsound6DiDa
 = 
	`uɿsound6Rd
();

849 
	}
}

851 
	$skOLEDDiy
(
timeUs_t
 
cutTimeUs
)

853 
bo
 
swchFromOADiyFg
 = 
l
;

855 
	`UNUSED
(
cutTimeUs
);

860 i(
isClisiAvoidModeAived
 =
ue
) {

861 
	`OLED_ShowSg
(0, 0, " OA ");

862 
swchFromOADiyFg
 = 
ue
;

865 i(
swchFromOADiyFg
 =
ue
) {

868 
swchFromOADiyFg
 = 
l
;

870 
	`OLED_ShowSg
(00, 0, " Normal");

883 
	`OLED_ShowNumb
(66, 00, ()
mtuDa
, 2, 12);

884 
	`OLED_ShowSg
(79, 00, ".");

885 
	`OLED_ShowNumb
(88, 00, ()((
	`round
(
mtuDa
 * 100) / 100 - ()temperatureData) * 100), 2, 12);

886 
	`OLED_ShowSg
(105, 00, "`C");

889 
	`OLED_ShowSg
(00, 10, "LeftEnco: ");

891 i(
Encod1
 < 0) {

892 
	`OLED_ShowSg
(80, 10, "-");

893 
	`OLED_ShowNumb
(95, 10, -
Encod1
, 3, 12);

895 
	`OLED_ShowSg
(80, 10, "+");

896 
	`OLED_ShowNumb
(95, 10, 
Encod1
, 3, 12);

900 
	`OLED_ShowSg
(00, 20, "RightEnco: ");

902 i(
Encod2
 < 0) {

903 
	`OLED_ShowSg
(80, 20, "-");

904 
	`OLED_ShowNumb
(95, 20, -
Encod2
, 3, 12);

906 
	`OLED_ShowSg
(80, 20, "+");

907 
	`OLED_ShowNumb
(95, 20, 
Encod2
, 3, 12);

911 
	`OLED_ShowSg
(0, 30, "P/Y: ");

914 i(
tude
.
w
[
Y
] < 0) {

915 
	`OLED_ShowSg
(40, 30, "-");

916 
	`OLED_ShowNumb
(45, 30, -
tude
.
w
[
Y
], 3, 12);

921 
	`OLED_ShowSg
(40, 30, "+");

922 
	`OLED_ShowNumb
(45, 30, 
tude
.
w
[
Y
], 3, 12);

929 i(
tude
.
w
[
Z
] < 0) {

931 
	`OLED_ShowNumb
(85, 30, 
tude
.
w
[
Z
] + 360, 3, 12);

934 
	`OLED_ShowNumb
(85, 30, 
tude
.
w
[
Z
], 3, 12);

945 
	`OLED_ShowNumb
(10, 40, 
uɿsound1DiDa
, 3, 12);

948 
	`OLED_ShowNumb
(55, 40, 
uɿsound2DiDa
, 3, 12);

951 
	`OLED_ShowNumb
(95, 40, 
uɿsound3DiDa
, 3, 12);

954 
	`OLED_ShowNumb
(10, 50, 
uɿsound4DiDa
, 3, 12);

957 
	`OLED_ShowNumb
(55, 50, 
uɿsound5DiDa
, 3, 12);

960 
	`OLED_ShowNumb
(95, 50, 
uɿsound6DiDa
, 3, 12);

962 
	`OLED_Reesh_Gm
();

963 
	}
}

965 
	$fcTasksIn
()

968 
	`schedurIn
();

971 
	`tTaskEbd
(
TASK_GYRO
, 
ue
);

977 i(
	`nss
(
SENSOR_ACC
)) {

978 
	`tTaskEbd
(
TASK_ACCEL
, 
ue
);

979 
	`scheduTask
(
TASK_ACCEL
, 
acc
.
accSamgIv
);

983 
	`tTaskEbd
(
TASK_MOTORENCODER
, 
ue
);

986 
	`tTaskEbd
(
TASK_ATTITUDE
, 
	`nss
(
SENSOR_ACC
));

989 
	`tTaskEbd
(
TASK_OLEDDISPLAY
, 
ue
);

992 
	`tTaskEbd
(
TASK_ULTRASOUND1_UPDATE
, 
ue
);

995 
	`tTaskEbd
(
TASK_ULTRASOUND1_READDATA
, 
ue
);

998 
	`tTaskEbd
(
TASK_ULTRASOUND2_UPDATE
, 
ue
);

1001 
	`tTaskEbd
(
TASK_ULTRASOUND2_READDATA
, 
ue
);

1004 
	`tTaskEbd
(
TASK_ULTRASOUND3_UPDATE
, 
ue
);

1007 
	`tTaskEbd
(
TASK_ULTRASOUND3_READDATA
, 
ue
);

1010 
	`tTaskEbd
(
TASK_ULTRASOUND4_UPDATE
, 
ue
);

1013 
	`tTaskEbd
(
TASK_ULTRASOUND4_READDATA
, 
ue
);

1016 
	`tTaskEbd
(
TASK_ULTRASOUND5_UPDATE
, 
ue
);

1019 
	`tTaskEbd
(
TASK_ULTRASOUND5_READDATA
, 
ue
);

1022 
	`tTaskEbd
(
TASK_ULTRASOUND6_UPDATE
, 
ue
);

1025 
	`tTaskEbd
(
TASK_ULTRASOUND6_READDATA
, 
ue
);

1026 
	}
}

	@src/quad/fc/fc_tasks.h

1 #ide
__FC_TASKS_H


2 
	#__FC_TASKS_H


	)

4 
	~"time.h
"

6 
fcTasksIn
();

	@src/quad/fc/rc_controls.c

2 
	~<dio.h
>

4 
	~"rc_cڌs.h
"

5 
	~"fc_ce.h
"

6 
	~"ruime_cfig.h
"

7 
	~"rx.h
"

8 
	~"mhs.h
"

9 
	~"sound_br.h
"

10 
	~"gyro.h
"

12 
mCfig_t
 *
	gmCfig
;

13 
pidProfe_t
 *
	gpidProfe
;

15 
t16_t
 
	grcCommd
[4];

18 
ut32_t
 
	grcModeAiviMask
;

21 
bo
 
	gisUsgSticksToArm
 = 
ue
;

23 
bo
 
	$isAiGvyModeAive
()

25  (
	`IS_RC_MODE_ACTIVE
(
BOXANTIGRAVITY
|| 
	`u
(
FEATURE_ANTI_GRAVITY
));

26 
	}
}

28 
bo
 
	$isAModeAive
()

30  (
	`IS_RC_MODE_ACTIVE
(
BOXAIRMODE
|| 
	`u
(
FEATURE_AIRMODE
));

31 
	}
}

33 
bo
 
	$isUsgSticksFArmg
()

35  
isUsgSticksToArm
;

36 
	}
}

38 
bo
 
	$isModeAiviCdiP
(
modeAiviCdi_t
 *
modeAiviCdis
, 
boxId_e
 
modeId
)

40 
ut8_t
 
dex
;

42 
dex
 = 0; index < 
MAX_MODE_ACTIVATION_CONDITION_COUNT
; index++) {

43 
modeAiviCdi_t
 *
modeAiviCdi
 = &
modeAiviCdis
[
dex
];

45 i(
modeAiviCdi
->
modeId
 =modeId && 
	`IS_RANGE_USABLE
(&modeAiviCdi->
nge
)) {

46  
ue
;

50  
l
;

51 
	}
}

53 
bo
 
	$isRgeAive
(
ut8_t
 
auxChlIndex
, 
chlRge_t
 *
nge
)

55 i(!
	`IS_RANGE_USABLE
(
nge
)) {

56  
l
;

63 
ut16_t
 
chlVue
 = 
	`cڡ
(
rcDa
[
auxChlIndex
 + 
NON_AUX_CHANNEL_COUNT
], 
CHANNEL_RANGE_MIN
, 
CHANNEL_RANGE_MAX
 - 1);

71  (
chlVue
 >900 + (
nge
->
tSp
 * 25&& chlVu< 900 + (nge->
dSp
 * 25));

72 
	}
}

77 
	$updeAivedModes
(
modeAiviCdi_t
 *
modeAiviCdis
)

79 
rcModeAiviMask
 = 0;

81 
ut8_t
 
dex
 = 0; index < 
MAX_MODE_ACTIVATION_CONDITION_COUNT
; index++) {

82 
modeAiviCdi_t
 *
modeAiviCdi
 = &
modeAiviCdis
[
dex
];

88 i(
	`isRgeAive
(
modeAiviCdi
->
auxChlIndex
, &modeAiviCdi->
nge
)) {

90 
	`ACTIVATE_RC_MODE
(
modeAiviCdi
->
modeId
);

124 
	}
}

126 
	$uRcCڌsCfig
(
modeAiviCdi_t
 *
modeAiviCdis
, 
mCfig_t
 *
mCfigToU
, 
pidProfe_t
 *
pidProfeToU
)

128 
mCfig
 = 
mCfigToU
;

129 
pidProfe
 = 
pidProfeToU
;

131 
isUsgSticksToArm
 = !
	`isModeAiviCdiP
(
modeAiviCdis
, 
BOXARM
);

132 
	}
}

134 
	$ossRcStickPosis
(
rxCfig_t
 *
rxCfig
, 
thrَeStus_e
 
thrَeStus
, 
bo
 
dirm_kl_swch
)

136 
ut8_t
 
tmp
 = 0;

139 
ut8_t
 
rcSticks
;

142 
ut8_t
 
rcDayCommd
;

145 
ut8_t
 
rcDirmTick
;

204 
i
 = 0; i < 4; i++) {

205 
tmp
 >>= 2;

216 i(
rcDa
[
i
] > 
rxCfig
->
mcheck
) {

218 
tmp
 |= 0x80;

221 i(
rcDa
[
i
] < 
rxCfig
->
maxcheck
) {

223 
tmp
 |= 0x40;

231 i(
tmp
 =
rcSticks
) {

232 i(
rcDayCommd
 < 250)

233 
rcDayCommd
++;

238 
rcDayCommd
 = 0;

242 
rcSticks
 = 
tmp
;

248 i(!
isUsgSticksToArm
) {

251 i(
	`IS_RC_MODE_ACTIVE
(
BOXARM
)) {

253 
rcDirmTick
 = 0;

256 i(
thrَeStus
 =
THROTTLE_LOW
) {

257 i(
	`CHECK_ARMING_FLAG
(
OK_TO_ARM
)) {

258 
	`mwArm
();

264 i(
	`CHECK_ARMING_FLAG
(
ARMED
&& 
	`rxIsReivgSigl
()) {

267 
rcDirmTick
++;

269 i(
rcDirmTick
 > 3) {

271 i(
dirm_kl_swch
) {

272 
	`mwDirm
();

274 } i(
thrَeStus
 =
THROTTLE_LOW
) {

275 
	`mwDirm
();

285 i(
rcDayCommd
 != 20) {

290 i(
isUsgSticksToArm
) {

294 i(
	`CHECK_ARMING_FLAG
(
ARMED
)) {

311 i(
rcSticks
 =
THR_LO
 + 
YAW_LO
 + 
PIT_LO
 + 
ROL_CE
) {

320 
	`gyroSCibtiCyes
();

322 #ifde
GPS


324 i(
	`u
(
FEATURE_GPS
)) {

325 
	`GPS_t_home_posi
();

329 #ifde
BARO


331 i(
	`nss
(
SENSOR_BARO
)) {

332 
	`boSCibtiCyes
(10);

348 i(
isUsgSticksToArm
) {

349 i(
rcSticks
 =
THR_LO
 + 
YAW_HI
 + 
PIT_CE
 + 
ROL_CE
) {

351 
	`mwArm
();

367 i(
rcSticks
 =
THR_HI
 + 
YAW_LO
 + 
PIT_LO
 + 
ROL_CE
) {

384 i(
rcSticks
 =
THR_HI
 + 
YAW_HI
 + 
PIT_LO
 + 
ROL_CE
) {

400 
	}
}

403 
thrَeStus_e
 
	$lcuϋThrَeStus
(
rxCfig_t
 *
rxCfig
)

406 i(
rcDa
[
THROTTLE
] < 
rxCfig
->
mcheck
)

407  
THROTTLE_LOW
;

409  
THROTTLE_HIGH
;

410 
	}
}

	@src/quad/fc/rc_controls.h

1 #ide
__RC_CONTROLS_H


2 
	#__RC_CONTROLS_H


	)

4 
	~<dt.h
>

5 
	~<dbo.h
>

6 
	~"ms.h
"

7 
	~"pid.h
"

8 
	~"mhs.h
"

9 
	~"rx.h
"

11 
	#MAX_MODE_ACTIVATION_CONDITION_COUNT
 20

	)

13 
	#ROL_LO
 (1 << (2 * 
ROLL
))

14 
	#ROL_CE
 (3 << (2 * 
ROLL
))

15 
	#ROL_HI
 (2 << (2 * 
ROLL
))

16 
	#PIT_LO
 (1 << (2 * 
PITCH
))

17 
	#PIT_CE
 (3 << (2 * 
PITCH
))

18 
	#PIT_HI
 (2 << (2 * 
PITCH
))

19 
	#YAW_LO
 (1 << (2 * 
YAW
))

20 
	#YAW_CE
 (3 << (2 * 
YAW
))

21 
	#YAW_HI
 (2 << (2 * 
YAW
))

22 
	#THR_LO
 (1 << (2 * 
THROTTLE
))

23 
	#THR_CE
 (3 << (2 * 
THROTTLE
))

24 
	#THR_HI
 (2 << (2 * 
THROTTLE
))

25 

	)

27 
	mBOXARM
 = 0,

28 
	mBOXANGLE
,

29 
	mBOXHORIZON
,

30 
	mBOXBARO
,

31 
	mBOXANTIGRAVITY
,

32 
	mBOXMAG
,

33 
	mBOXHEADFREE
,

34 
	mBOXHEADADJ
,

35 
	mBOXCAMSTAB
,

36 
	mBOXCAMTRIG
,

37 
	mBOXGPSHOME
,

38 
	mBOXGPSHOLD
,

39 
	mBOXPASSTHRU
,

40 
	mBOXBEEPERON
,

41 
	mBOXLEDMAX
,

42 
	mBOXLEDLOW
,

43 
	mBOXLLIGHTS
,

44 
	mBOXCALIB
,

45 
	mBOXGOV
,

46 
	mBOXOSD
,

47 
	mBOXTELEMETRY
,

48 
	mBOXGTUNE
,

49 
	mBOXSONAR
,

50 
	mBOXSERVO1
,

51 
	mBOXSERVO2
,

52 
	mBOXSERVO3
,

53 
	mBOXBLACKBOX
,

54 
	mBOXFAILSAFE
,

55 
	mBOXAIRMODE
,

56 
	mBOX3DDISABLESWITCH
,

57 
	mBOXFPVANGLEMIX
,

58 
	mCHECKBOX_ITEM_COUNT


59 }
	tboxId_e
;

61 
ut32_t
 
rcModeAiviMask
;

62 
	#IS_RC_MODE_ACTIVE
(
modeId
((1 << (modeId)& 
rcModeAiviMask
)

	)

63 
	#ACTIVATE_RC_MODE
(
modeId
(
rcModeAiviMask
 |(1 << modeId))

	)

65 
	erc_s
 {

66 
	mROLL
 = 0,

67 
	mPITCH
,

68 
	mYAW
,

69 
	mTHROTTLE
,

70 
	mAUX1
,

71 
	mAUX2
,

72 
	mAUX3
,

73 
	mAUX4
,

74 
	mAUX5
,

75 
	mAUX6
,

76 
	mAUX7
,

77 
	mAUX8


78 }
	trc_s_e
;

81 
	mRC_SMOOTHING_OFF
 = 0,

82 
	mRC_SMOOTHING_DEFAULT
,

83 
	mRC_SMOOTHING_AUTO
,

84 
	mRC_SMOOTHING_MANUAL


85 }
	trcSmohg_t
;

87 
	#CHANNEL_RANGE_MIN
 900

	)

88 
	#CHANNEL_RANGE_MAX
 2100

	)

90 
	#MIN_MODE_RANGE_STEP
 0

	)

91 
	#MAX_MODE_RANGE_STEP
 ((
CHANNEL_RANGE_MAX
 - 
CHANNEL_RANGE_MIN
) / 25)

92 

	)

93 
	#MODE_STEP_TO_CHANNEL_VALUE
(

(
CHANNEL_RANGE_MIN
 + 25 * sp)

	)

94 
	#CHANNEL_VALUE_TO_STEP
(
chlVue
((
	`cڡ
(chlVue, 
CHANNEL_RANGE_MIN
, 
CHANNEL_RANGE_MAX
- CHANNEL_RANGE_MIN/ 25)

	)

104 
	schlRge_s
 {

105 
ut8_t
 
	mtSp
;

106 
ut8_t
 
	mdSp
;

107 }
	tchlRge_t
;

109 
	smodeAiviCdi_s
 {

110 
boxId_e
 
	mmodeId
;

111 
ut8_t
 
	mauxChlIndex
;

112 
chlRge_t
 
	mnge
;

113 }
	tmodeAiviCdi_t
;

115 
	smodeAiviProfe_s
 {

116 
modeAiviCdi_t
 
	mmodeAiviCdis
[
MAX_MODE_ACTIVATION_CONDITION_COUNT
];

117 }
	tmodeAiviProfe_t
;

119 
	#IS_RANGE_USABLE
(
nge
(Ԫge)->
tSp
 < (nge)->
dSp
)

	)

121 
	scڌReCfig_s
 {

122 
ut8_t
 
	mrcRe8
;

123 
ut8_t
 
	mrcYawRe8
;

124 
ut8_t
 
	mrcExpo8
;

125 
ut8_t
 
	mthrMid8
;

126 
ut8_t
 
	mthrExpo8
;

127 
ut8_t
 
	ms
[3];

128 
ut8_t
 
	mdynThrPID
;

129 
ut8_t
 
	mrcYawExpo8
;

130 
ut16_t
 
	ma_bakpot
;

131 }
	tcڌReCfig_t
;

133 
t16_t
 
rcCommd
[4];

135 
	srcCڌsCfig_s
 {

136 
ut8_t
 
	mddbd
;

137 
ut8_t
 
	myaw_ddbd
;

138 
ut8_t
 
	mt_hd_ddbd
;

139 
ut8_t
 
	mt_hd__chge
;

140 
t8_t
 
	myaw_cڌ_dei
;

141 }
	trcCڌsCfig_t
;

143 
	smgCfig_s
 {

144 
ut8_t
 
	mgyro_l__f_m
;

145 
ut8_t
 
	mdirm_kl_swch
;

146 
ut8_t
 
	mauto_dirm_day
;

147 }
	tmgCfig_t
;

150 
	mTHROTTLE_LOW
 = 0,

151 
	mTHROTTLE_HIGH


152 }
	tthrَeStus_e
;

154 
bo
 
isAiGvyModeAive
();

155 
bo
 
isAModeAive
();

156 
bo
 
isUsgSticksFArmg
();

157 
uRcCڌsCfig
(
modeAiviCdi_t
 *
modeAiviCdis
, 
mCfig_t
 *
mCfigToU
, 
pidProfe_t
 *
pidProfeToU
);

158 
ossRcStickPosis
(
rxCfig_s
 *
rxCfig
, 
thrَeStus_e
 
thrَeStus
, 
bo
 
dirm_kl_swch
);

160 
thrَeStus_e
 
lcuϋThrَeStus
(
rxCfig_s
 *
rxCfig
);

	@src/quad/fc/runtime_config.c

2 
	~"ruime_cfig.h
"

4 
ut8_t
 
	gmgFgs
 = 0;

5 
ut16_t
 
	gightModeFgs
 = 0;

6 
ut8_t
 
	geFgs
 = 0;

8 
ut32_t
 
	gabdSss
 = 0;

10 
bo
 
	$nss
(
ut32_t
 
mask
)

12  
abdSss
 & 
mask
;

13 
	}
}

15 
	$nsS
(
ut32_t
 
mask
)

17 
abdSss
 |
mask
;

18 
	}
}

20 
	$nsCˬ
(
ut32_t
 
mask
)

22 
abdSss
 &~(
mask
);

23 
	}
}

25 
ut32_t
 
	$nssMask
()

27  
abdSss
;

28 
	}
}

37 
ut16_t
 
	$abFlightMode
(
ightModeFgs_e
 
mask
)

39 
ut16_t
 
dV
 = 
ightModeFgs
;

41 
ightModeFgs
 |(
mask
);

43 i(
ightModeFgs
 !
dV
) {

47  
ightModeFgs
;

48 
	}
}

57 
ut16_t
 
	$dibFlightMode
(
ightModeFgs_e
 
mask
)

59 
ut16_t
 
dV
 = 
ightModeFgs
;

61 
ightModeFgs
 &~(
mask
);

63 i(
ightModeFgs
 !
dV
) {

67  
ightModeFgs
;

68 
	}
}

	@src/quad/fc/runtime_config.h

1 #ide
__RUNTIME_CONFIG_H


2 
	#__RUNTIME_CONFIG_H


	)

4 
	~<dbo.h
>

5 
	~<dt.h
>

7 
ut8_t
 
mgFgs
;

8 
ut16_t
 
ightModeFgs
;

9 
ut8_t
 
eFgs
;

12 
	mOK_TO_ARM
 = (1 << 0),

13 
	mPREVENT_ARMING
 = (1 << 1),

14 
	mARMED
 = (1 << 2),

15 
	mWAS_EVER_ARMED
 = (1 << 3)

16 }
	tmgFg_e
;

19 
	mANGLE_MODE
 = (1 << 0),

20 
	mHORIZON_MODE
 = (1 << 1),

21 
	mMAG_MODE
 = (1 << 2),

22 
	mBARO_MODE
 = (1 << 3),

23 
	mGPS_HOME_MODE
 = (1 << 4),

24 
	mGPS_HOLD_MODE
 = (1 << 5),

25 
	mHEADFREE_MODE
 = (1 << 6),

26 
	mUNUSED_MODE
 = (1 << 7),

27 
	mPASSTHRU_MODE
 = (1 << 8),

28 
	mSONAR_MODE
 = (1 << 9),

29 
	mFAILSAFE_MODE
 = (1 << 10)

30 }
	tightModeFgs_e
;

32 
	#DISABLE_ARMING_FLAG
(
mask
(
mgFgs
 &~(mask))

	)

33 
	#ENABLE_ARMING_FLAG
(
mask
(
mgFgs
 |(mask))

	)

34 
	#CHECK_ARMING_FLAG
(
mask
(
mgFgs
 & (mask))

	)

36 
	#ENABLE_FLIGHT_MODE
(
mask

	`abFlightMode
(mask)

	)

37 
	#DISABLE_FLIGHT_MODE
(
mask

	`dibFlightMode
(mask)

	)

38 
	#FLIGHT_MODE
(
mask
(
ightModeFgs
 & (mask))

	)

41 
	mGPS_FIX_HOME
 = (1 << 0),

42 
	mGPS_FIX
 = (1 << 1),

43 
	mCALIBRATE_MAG
 = (1 << 2),

44 
	mSMALL_ANGLE
 = (1 << 3),

45 
	mFIXED_WING
 = (1 << 4)

46 }
	teFgs_t
;

48 
	#ENABLE_STATE
(
mask
(
eFgs
 &~(mask))

	)

49 
	#DISABLE_STATE
(
mask
(
eFgs
 |(mask))

	)

50 
	#CHECK_STATE_FLAG
(
mask
(
eFgs
 & (mask))

	)

52 
bo
 
nss
(
ut32_t
 
mask
);

53 
nsS
(
ut32_t
 
mask
);

54 
nsCˬ
(
ut32_t
 
mask
);

55 
ut32_t
 
nssMask
();

57 
ut16_t
 
abFlightMode
(
ightModeFgs_e
 
mask
);

58 
ut16_t
 
dibFlightMode
(
ightModeFgs_e
 
mask
);

	@src/quad/flight/imu.c

2 
	~<dio.h
>

4 
	~"imu.h
"

5 
	~"ruime_cfig.h
"

6 
	~"nss.h
"

7 
	~"ac˿ti.h
"

8 
	~"mhs.h
"

9 
	~"syem.h
"

10 
	~"gyro.h
"

11 
	~"ac˿ti.h
"

12 
	~"comss.h
"

18 
	#GYRO_RATE_LIMIT
 20

	)

20 
	gsmlAngCosZ
 = 0;

21 
	gaccVS
;

22 
	gfc_acc
;

23 
	gthrَeAngS
;

25 
imuRuimeCfig_t
 
	gimuRuimeCfig
;

26 
pidProfe_t
 *
	gpidProfe
;

29 
	gq0
 = 1.0f, 
	gq1
 = 0.0f, 
	gq2
 = 0.0f, 
	gq3
 = 0.0f;

30 
	grM
[3][3];

33 
tudeEurAngs_t
 
	gtude
 = { {0, 0, 0} };

36 
	gmagticDei
 = 0.0f;

38 
	$vSq
(
x
)

40  1.0/ 
	`sqf
(
x
);

41 
	}
}

43 
	$imuCompuR٩iMrix
()

45 
q1q1
 = 
	`sq
(
q1
);

46 
q2q2
 = 
	`sq
(
q2
);

47 
q3q3
 = 
	`sq
(
q3
);

49 
q0q1
 = 
q0
 * 
q1
;

50 
q0q2
 = 
q0
 * 
q2
;

51 
q0q3
 = 
q0
 * 
q3
;

52 
q1q2
 = 
q1
 * 
q2
;

53 
q1q3
 = 
q1
 * 
q3
;

54 
q2q3
 = 
q2
 * 
q3
;

56 
rM
[0][0] = 1.0- 2.0* 
q2q2
 - 2.0* 
q3q3
;

57 
rM
[0][1] = 2.0* (
q1q2
 + -
q0q3
);

58 
rM
[0][2] = 2.0* (
q1q3
 - -
q0q2
);

60 
rM
[1][0] = 2.0* (
q1q2
 - -
q0q3
);

61 
rM
[1][1] = 1.0- 2.0* 
q1q1
 - 2.0* 
q3q3
;

62 
rM
[1][2] = 2.0* (
q2q3
 + -
q0q1
);

64 
rM
[2][0] = 2.0* (
q1q3
 + -
q0q2
);

65 
rM
[2][1] = 2.0* (
q2q3
 - -
q0q1
);

66 
rM
[2][2] = 1.0- 2.0* 
q1q1
 - 2.0* 
q2q2
;

67 
	}
}

69 
	$imuIn
()

72 
smlAngCosZ
 = 
	`cosArox
(
	`degesToRadns
(
imuRuimeCfig
.
smlAng
));

73 
accVS
 = 9.80665/ 
acc
.
dev
.
acc_1G
 / 10000.0f;

75 
	`imuCompuR٩iMrix
();

76 
	}
}

79 
	$lcuϋAccZLowPassFrRCTimeCڡt
(
accz_f_cutoff
)

85  0.5/ (
M_PIf
 * 
accz_f_cutoff
);

86 
	}
}

88 
	$lcuϋThrَeAngS
(
ut16_t
 
thrَeCܻiAng
)

90  (1800.0/ 
M_PIf
* (900.0/ 
thrَeCܻiAng
);

91 
	}
}

93 
	$imuCfigu
(
imuCfig_t
 *
imuCfig
, 
pidProfe_t
 *
lPidProfe
, 
ut16_t
 
thrَeCܻiAng
)

101 
imuRuimeCfig
.
dcm_kp
 = 
imuCfig
->dcm_kp / 10000.0f;

102 
imuRuimeCfig
.
dcm_ki
 = 
imuCfig
->dcm_ki / 10000.0f;

103 
imuRuimeCfig
.
accUrmedl
 = 
imuCfig
->accUnarmedcal;

104 
imuRuimeCfig
.
smlAng
 = 
imuCfig
->smallAngle;

106 
pidProfe
 = 
lPidProfe
;

113 
fc_acc
 = 
	`lcuϋAccZLowPassFrRCTimeCڡt
(5.0f);

116 
thrَeAngS
 = 
	`lcuϋThrَeAngS
(
thrَeCܻiAng
);

117 
	}
}

119 
bo
 
	$imuIsAcromHhy
()

121 
t32_t
 
accMagnude
 = 0;

123 
t32_t
 
axis
 = 0;xis < 3;xis++) {

124 
accMagnude
 +(
t32_t
)
acc
.
accSmoh
[
axis
] *cc.accSmooth[axis];

132 
accMagnude
 =ccMagnud* 100 / (
	`sq
((
t32_t
)
acc
.
dev
.
acc_1G
));

137  (81 < 
accMagnude
) && (accMagnitude < 121);

138 
	}
}

145 
bo
 
	$imuUFaGas
()

147  !
	`CHECK_ARMING_FLAG
(
ARMED
&& 
	`mlis
() < 20000;

148 
	}
}

150 
	$imuGPGaSFa
()

152 i(
	`imuUFaGas
()) {

157 
	}
}

159 
	$imuMahyAHRSUpde
(
timeUs_t
 
cutTimeUs
, 
dt
, 
gx
, 
gy
, 
gz
, 
bo
 
uAcc
, 
ax
, 
ay
, 
az
,

160 
bo
 
uMag
, 
mx
, 
my
, 
mz
, bo 
uYaw
, 
yawE
)

163 
glFBx
 = 0.0f, 
glFBy
 = 0.0f, 
glFBz
 = 0.0f;

164 
hx
, 
hy
, 
bx
;

165 
ex
 = 0, 
ey
 = 0, 
ez
 = 0;

166 
qa
, 
qb
, 
qc
;

167 
cNm
;

170 
gyro_g_
 = 
	`sqf
(
	`sq
(
gx
+ sq(
gy
+ sq(
gz
));

173 i(
uYaw
) {

178 
cNm
 = 
	`sq
(
mx
+ sq(
my
+ sq(
mz
);

179 i(
uMag
 && 
cNm
 > 0.01f) {

182 
cNm
 = 
	`vSq
(recipNorm);

184 
mx
 *
cNm
;

185 
my
 *
cNm
;

186 
mz
 *
cNm
;

193 
hx
 = 
rM
[0][0] * 
mx
 +M[0][1] * 
my
 +M[0][2] * 
mz
;

194 
hy
 = 
rM
[1][0] * 
mx
 +M[1][1] * 
my
 +M[1][2] * 
mz
;

195 
bx
 = 
	`sqf
(
hx
 * hx + 
hy
 * hy);

198 
ez_ef
 = -(
hy
 * 
bx
);

201 
ex
 +
rM
[2][0] * 
ez_ef
;

202 
ey
 +
rM
[2][1] * 
ez_ef
;

203 
ez
 +
rM
[2][2] * 
ez_ef
;

208 
cNm
 = 
	`sq
(
ax
+ sq(
ay
+ sq(
az
);

210 i(
uAcc
 && 
cNm
 > 0.01f) {

213 
cNm
 = 
	`vSq
(recipNorm);

216 
ax
 *
cNm
;

217 
ay
 *
cNm
;

218 
az
 *
cNm
;

223 
ex
 +(
ay
 * 
rM
[2][2] - 
az
 *Mat[2][1]);

224 
ey
 +(
az
 * 
rM
[2][0] - 
ax
 *Mat[2][2]);

225 
ez
 +(
ax
 * 
rM
[2][1] - 
ay
 *Mat[2][0]);

231 i(
imuRuimeCfig
.
dcm_ki
 > 0.0f) {

234 i(
gyro_g_
 < 
	`DEGREES_TO_RADIANS
(
GYRO_RATE_LIMIT
)) {

236 
dcmKiGa
 = 
imuRuimeCfig
.
dcm_ki
;

239 
glFBx
 +
dcmKiGa
 * 
ex
 * 
dt
;

240 
glFBy
 +
dcmKiGa
 * 
ey
 * 
dt
;

241 
glFBz
 +
dcmKiGa
 * 
ez
 * 
dt
;

245 
glFBx
 = 0.0f;

246 
glFBy
 = 0.0f;

247 
glFBz
 = 0.0f;

257 
dcmKpGa
 = 
imuRuimeCfig
.
dcm_kp
 * 
	`imuGPGaSFa
();

263 
gx
 +
dcmKpGa
 * 
ex
 + 
glFBx
;

264 
gy
 +
dcmKpGa
 * 
ey
 + 
glFBy
;

265 
gz
 +
dcmKpGa
 * 
ez
 + 
glFBz
;

270 
gx
 *(0.5* 
dt
);

271 
gy
 *(0.5* 
dt
);

272 
gz
 *(0.5* 
dt
);

274 
qa
 = 
q0
;

275 
qb
 = 
q1
;

276 
qc
 = 
q2
;

279 
q0
 +(-
qb
 * 
gx
 - 
qc
 * 
gy
 - 
q3
 * 
gz
);

280 
q1
 +(
qa
 * 
gx
 + 
qc
 * 
gz
 - 
q3
 * 
gy
);

281 
q2
 +(
qa
 * 
gy
 - 
qb
 * 
gz
 + 
q3
 * 
gx
);

282 
q3
 +(
qa
 * 
gz
 + 
qb
 * 
gy
 - 
qc
 * 
gx
);

287 
cNm
 = 
	`vSq
(
	`sq
(
q0
+ sq(
q1
+ sq(
q2
+ sq(
q3
));

289 
q0
 *
cNm
;

290 
q1
 *
cNm
;

291 
q2
 *
cNm
;

292 
q3
 *
cNm
;

297 
	`imuCompuR٩iMrix
();

298 
	}
}

300 
	$imuUpdeEurAngs
(
timeUs_t
 
cutTimeUs
)

303 
tude
.
vues
.
rl
 = 
	`̚tf
(
	`2f
(
rM
[2][1],M[2][2]* (180.0/ 
M_PIf
));

304 
tude
.
vues
.
pch
 = 
	`̚tf
(((0.5* 
M_PIf
- 
	`acosf
(-
rM
[2][0])) * (180.0f / M_PIf));

305 
tude
.
vues
.
yaw
 = 
	`̚tf
(-
	`2f
(
rM
[1][0],M[0][0]* (180.0/ 
M_PIf
+ 
magticDei
);

325 i(
rM
[2][2] > 
smlAngCosZ
) {

326 
	`ENABLE_STATE
(
SMALL_ANGLE
);

328 
	`DISABLE_STATE
(
SMALL_ANGLE
);

330 
	}
}

332 
	$imuCcuϋEimedAude
(
timeUs_t
 
cutTimeUs
)

334 
ut32_t
 
eviousIMUUpdeTime
;

335 
bo
 
uAcc
 = 
l
;

336 
bo
 
uMag
 = 
l
;

337 
bo
 
uYaw
 = 
l
;

338 
wYawE
 = 0;

340 
ut32_t
 
dT
 = 
cutTimeUs
 - 
eviousIMUUpdeTime
;

341 
eviousIMUUpdeTime
 = 
cutTimeUs
;

345 i(
	`imuIsAcromHhy
()) {

346 
uAcc
 = 
ue
;

360 
	`imuMahyAHRSUpde
(
cutTimeUs
, 
dT
 * 1e-6f, 
	`DEGREES_TO_RADIANS
(
gyro
.
gyroADCf
[
X
]), DEGREES_TO_RADIANS(gyro.gyroADCf[
Y
]), DEGREES_TO_RADIANS(gyro.gyroADCf[
Z
]),

361 
uAcc
, 
acc
.
accSmoh
[
X
],cc.accSmoh[
Y
],cc.accSmoh[
Z
], 
uMag
, 
mag
.
magADC
[X], mag.magADC[Y], mag.magADC[Z], 
uYaw
, 
wYawE
);

364 
	`imuUpdeEurAngs
(
cutTimeUs
);

368 
	}
}

370 
	$skIMUUpdeAude
(
timeUs_t
 
cutTimeUs
)

372 i(
	`nss
(
SENSOR_ACC
&& 
acc
.
isAclUpdedAtLOn
) {

374 
	`imuCcuϋEimedAude
(
cutTimeUs
);

376 
acc
.
accSmoh
[
X
] = 0;

377 
acc
.
accSmoh
[
Y
] = 0;

378 
acc
.
accSmoh
[
Z
] = 0;

380 
	}
}

	@src/quad/flight/imu.h

1 #ide
__IMU_H


2 
	#__IMU_H


	)

4 
	~<dt.h
>

5 
	~"time.h
"

6 
	~"pid.h
"

8 
	#DEGREES_TO_RADIANS
(
g
(ng* 0.0174532925f)

	)

10 
	saccDdbd_s
 {

11 
ut8_t
 
	mxy
;

12 
ut8_t
 
	mz
;

13 }
	taccDdbd_t
;

15 
	simuCfig_s
 {

16 
ut16_t
 
	mdcm_kp
;

17 
ut16_t
 
	mdcm_ki
;

18 
ut8_t
 
	msmlAng
;

19 
ut8_t
 
	maccUrmedl
;

20 
accDdbd_t
 
	maccDdbd
;

21 }
	timuCfig_t
;

23 
	simuRuimeCfig_s
 {

24 
	mdcm_kp
;

25 
	mdcm_ki
;

26 
ut8_t
 
	msmlAng
;

27 
ut8_t
 
	maccUrmedl
;

28 
accDdbd_t
 
	maccDdbd
;

29 }
	timuRuimeCfig_t
;

31 
	sthrَeCܻiCfig_s
 {

32 
ut16_t
 
	mthrَeCܻiAng
;

33 
ut16_t
 
	mthrَeCܻiVue
;

34 }
	tthrَeCܻiCfig_t
;

37 
t16_t
 
	mw
[
XYZ_AXIS_COUNT
];

40 
t16_t
 
	mrl
;

41 
t16_t
 
	mpch
;

42 
t16_t
 
	myaw
;

43 }
	mvues
;

44 }
	ttudeEurAngs_t
;

46 
tudeEurAngs_t
 
tude
;

48 
imuIn
();

49 
imuCfigu
(
imuCfig_t
 *
imuCfig
, 
pidProfe_s
 *
lPidProfe
, 
ut16_t
 
thrَeCܻiAng
);

50 
skIMUUpdeAude
(
timeUs_t
 
cutTimeUs
);

	@src/quad/flight/mixer.c

2 
	~<dio.h
>

3 
	~"mix.h
"

4 
	~"pwm_ouut.h
"

5 
	~"rx.h
"

6 
	~"mhs.h
"

7 
	~"ruime_cfig.h
"

11 
ut8_t
 
	gmCou
;

12 
	gmMixRge
;

14 
t16_t
 
	gm
[
MAX_SUPPORTED_MOTORS
];

15 
t16_t
 
	gm_dirmed
[
MAX_SUPPORTED_MOTORS
];

17 
mixMode_e
 
	gcutMixMode
;

19 
mMix_t
 *
	gcuomMixs
;

21 
mCfig_t
 *
	gmCfig
;

22 
mixCfig_t
 *
	gmixCfig
;

23 
rxCfig_t
 *
	grxCfig
;

25 
ut16_t
 
	gdirmMOuut
;

26 
	grcCommdThrَeRge
;

27 
ut16_t
 
	gmOuutHigh
, 
	gmOuutLow
;

29 
mixMode_e
 
	gcutMixMode
;

30 
mMix_t
 
	gcutMix
[
MAX_SUPPORTED_MOTORS
];

52 cڡ 
mMix_t
 
	gmixQuadX
[] = {

59 
	$mixUCfigs
(
mCfig_t
 *
mCfigToU
, 
mixCfig_t
 *
mixCfigToU
, 
rxCfig_t
 *
rxCfigToU
)

61 
mCfig
 = 
mCfigToU
;

62 
mixCfig
 = 
mixCfigToU
;

63 
rxCfig
 = 
rxCfigToU
;

64 
	}
}

66 
	$mixRetDirmedMs
()

69 
i
 = 0; i < 
MAX_SUPPORTED_MOTORS
; i++) {

70 
m_dirmed
[
i
] = 
dirmMOuut
;

72 
	}
}

74 
	$mixCfigutiOuut
()

76 
mCou
 = 
QUAD_MOTOR_COUNT
;

78 
i
 = 0; i < 
mCou
; i++) {

79 
cutMix
[
i
] = 
mixQuadX
[i];

82 
	`mixRetDirmedMs
();

83 
	}
}

85 
ut8_t
 
	$gMCou
()

87  
mCou
;

88 
	}
}

90 
	$gMMixRge
()

92  
mMixRge
;

93 
	}
}

95 
	$wreMs
()

97 i(
	`pwmAMsEbd
()) {

98 
i
 = 0; i < 
mCou
; i++) {

109 
	`pwmWreM
(
i
, 
m
[i]);

113 
	`pwmComeMUpde
(
mCou
);

114 
	}
}

116 
bo
 
	$isMProcDsh
()

118 #ifde
USE_DSHOT


119 
mCfig
->
mPwmProc
) {

120 
PWM_TYPE_DSHOT1200
:

121 
PWM_TYPE_DSHOT600
:

122 
PWM_TYPE_DSHOT300
:

123 
PWM_TYPE_DSHOT150
:

124  
ue
;

126  
l
;

129  
l
;

131 
	}
}

134 
	$EscEndpots
()

136 #ifde
USE_DSHOT


138 i(
	`isMProcDsh
()) {

143 
dirmMOuut
 = 
mCfig
->
mcommd
;

144 
mOuutLow
 = 
mCfig
->
mthrَe
;

145 
mOuutHigh
 = 
mCfig
->
maxthrَe
;

151 
rcCommdThrَeRge
 = (
PWM_RANGE_MAX
 - 
rxCfig
->
mcheck
);

153 
	}
}

155 
	$mixIn
(
mixMode_e
 
mixMode
, 
mMix_t
 *
lCuomMixs
)

157 
cutMixMode
 = 
mixMode
;

158 
cuomMixs
 = 
lCuomMixs
;

159 
	`EscEndpots
();

160 
	}
}

162 
	$mixTab
(
pidProfe_t
 *
pidProfe
)

164 #i!
	`defed
(
MOTOR_CALIBRATION
)

166 
thrَe
, 
cutThrَeIutRge
 = 0;

167 
ut16_t
 
mOuutM
, 
mOuutMax
;

168 
ut16_t
 
thrَePvious
 = 0;

169 
bo
 
mixInvsi
 = 
l
;

176 
thrَe
 = 
rcCommd
[
THROTTLE
] - 
rxCfig
->
mcheck
;

177 
cutThrَeIutRge
 = 
rcCommdThrَeRge
;

182 
mOuutMax
 = 
mOuutHigh
;

183 
mOuutM
 = 
mOuutLow
;

191 
thrَe
 = 
	`cڡf
hrَ/ 
cutThrَeIutRge
, 0.0f, 1.0f);

194 cڡ 
mOuutRge
 = 
mOuutMax
 - 
mOuutM
;

200 
sdAxisPIDf
[3];

207 
sdAxisPIDf
[
FD_ROLL
] =

208 
	`cڡf
((
axisPID_P
[
FD_ROLL
] + 
axisPID_I
[FD_ROLL] + 
axisPID_D
[FD_ROLL]/ 
PID_MIXER_SCALING
, -
pidProfe
->
pidSumLim
,idProfile->pidSumLimit);

210 
sdAxisPIDf
[
FD_PITCH
] =

211 
	`cڡf
((
axisPID_P
[
FD_PITCH
] + 
axisPID_I
[FD_PITCH] + 
axisPID_D
[FD_PITCH]/ 
PID_MIXER_SCALING
, -
pidProfe
->
pidSumLim
,idProfile->pidSumLimit);

213 
sdAxisPIDf
[
FD_YAW
] =

214 
	`cڡf
((
axisPID_P
[
FD_YAW
] + 
axisPID_I
[FD_YAW] + 
axisPID_D
[FD_YAW]/ 
PID_MIXER_SCALING
, -
pidProfe
->
pidSumLim
,idProfe->
pidSumLimYaw
);

220 cڡ 
vbComntiFa
 = 1.0f;

225 
mMix
[
MAX_SUPPORTED_MOTORS
];

226 
mMixMax
 = 0, 
mMixM
 = 0;

235 
i
 = 0; i < 
mCou
; i++) {

237 
mMix
[
i
] = 
sdAxisPIDf
[
PITCH
] * 
cutMix
[i].
pch
 + sdAxisPIDf[
ROLL
] * cutMix[i].
rl
 +

238 
sdAxisPIDf
[
YAW
] * 
cutMix
[
i
].
yaw
 * (-
mixCfig
->
yaw_m_dei
);

243 i(
vbComntiFa
 > 1.0f) {

244 
mMix
[
i
] *
vbComntiFa
;

250 i(
mMix
[
i
] > 
mMixMax
) {

251 
mMixMax
 = 
mMix
[
i
];

253 } i(
mMix
[
i
] < 
mMixM
) {

254 
mMixM
 = 
mMix
[
i
];

266 
mMixRge
 = 
mMixMax
 - 
mMixM
;

276 i(
mMixRge
 > 1.0f) {

277 
i
 = 0; i < 
mCou
; i++) {

278 
mMix
[
i
] /
mMixRge
;

283 i(
	`isAModeAive
()) {

284 
thrَe
 = 0.5f;

288 i(
	`isAModeAive
()) {

290 
thrَeLimOfft
 = 
mMixRge
 / 2.0f;

293 
thrَe
 = 
	`cڡf
hrَe, 0.0+ 
thrَeLimOfft
, 1.0f -hrottleLimitOffset);

299 
ut32_t
 
i
 = 0;

304 
ut32_t
 
i
 = 0; i < 
mCou
; i++) {

328 
m
[
i
] = 
mOuutM
 + 
	`̚tf
(
mOuutRge
 * (
mMix
[i] + (
thrَe
 * 
cutMix
[i].throttle)));

331 i(
mixInvsi
) {

332 
m
[
i
] = 
mOuutM
 + (
mOuutMax
 - motor[i]);

351 
m
[
i
] = 
	`cڡ
(m[i], 
mOuutM
, 
mOuutMax
);

355 i(
	`u
(
FEATURE_MOTOR_STOP
&& 
	`CHECK_ARMING_FLAG
(
ARMED
&& !
	`isAModeAive
()) {

356 i(
rcDa
[
THROTTLE
] < 
rxCfig
->
mcheck
) {

357 
m
[
i
] = 
dirmMOuut
;

363 i(
	`CHECK_ARMING_FLAG
(
ARMED
)) {

364 
	`tf
("mARMed[%d]: %d\r\n", 
i
, 
m
[i]);

378 i(!
	`CHECK_ARMING_FLAG
(
ARMED
)) {

380 
i
 = 0; i < 
mCou
; i++) {

381 
m
[
i
] = 
dirmMOuut
;

386 #ifde
DEBUG_PID


388 
	`tf
("%d,%d,%d,%d\r\n", 
m
[0], motor[1], motor[2], motor[3]);

415 
	}
}

	@src/quad/flight/mixer.h

1 #ide
__MIXER_H


2 
	#__MIXER_H


	)

4 
	~<dt.h
>

5 
	~"pid.h
"

6 
	~"time.h
"

9 
	#MAX_SUPPORTED_MOTORS
 12

	)

11 
	#QUAD_MOTOR_COUNT
 4

	)

13 
	emixMode
 {

14 
	mMIXER_TRI
 = 1,

15 
	mMIXER_QUADP
 = 2,

16 
	mMIXER_QUADX
 = 3,

17 
	mMIXER_BICOPTER
 = 4,

18 
	mMIXER_GIMBAL
 = 5,

19 
	mMIXER_Y6
 = 6,

20 
	mMIXER_HEX6
 = 7,

21 
	mMIXER_FLYING_WING
 = 8,

22 
	mMIXER_Y4
 = 9,

23 
	mMIXER_HEX6X
 = 10,

24 
	mMIXER_OCTOX8
 = 11,

25 
	mMIXER_OCTOFLATP
 = 12,

26 
	mMIXER_OCTOFLATX
 = 13,

27 
	mMIXER_AIRPLANE
 = 14,

28 
	mMIXER_HELI_120_CCPM
 = 15,

29 
	mMIXER_HELI_90_DEG
 = 16,

30 
	mMIXER_VTAIL4
 = 17,

31 
	mMIXER_HEX6H
 = 18,

32 
	mMIXER_PPM_TO_SERVO
 = 19,

33 
	mMIXER_DUALCOPTER
 = 20,

34 
	mMIXER_SINGLECOPTER
 = 21,

35 
	mMIXER_ATAIL4
 = 22,

36 
	mMIXER_CUSTOM
 = 23,

37 
	mMIXER_CUSTOM_AIRPLANE
 = 24,

38 
	mMIXER_CUSTOM_TRI
 = 25,

39 
	mMIXER_QUADX_1234
 = 26

40 }
	tmixMode_e
;

43 
	smMix_s
 {

44 
	mthrَe
;

45 
	mrl
;

46 
	mpch
;

47 
	myaw
;

48 }
	tmMix_t
;

51 
	smix_s
 {

52 
ut8_t
 
	mmCou
;

53 
ut8_t
 
	muSvo
;

54 cڡ 
mMix_t
 *
	mm
;

55 }
	tmix_t
;

57 
	smixCfig_s
 {

58 
ut8_t
 
	mmixMode
;

59 
t8_t
 
	myaw_m_dei
;

60 }
	tmixCfig_t
;

62 
t16_t
 
m
[
MAX_SUPPORTED_MOTORS
];

63 
t16_t
 
m_dirmed
[
MAX_SUPPORTED_MOTORS
];

65 
	gmCfig_s
;

66 
	grxCfig_s
;

68 
ut8_t
 
gMCou
();

69 
gMMixRge
();

70 
wreMs
();

71 
mixTab
(
pidProfe_s
 *
pidProfe
);

72 
mixIn
(
mixMode_e
 
mixMode
, 
mMix_t
 *
lCuomMixs
);

73 
mixCfigutiOuut
();

74 
mixUCfigs
(
mCfig_s
 *
mCfigToU
, 
mixCfig_t
 *
mixCfigToU
, 
rxCfig_s
 *
rxCfigToU
);

	@src/quad/flight/pid.c

2 
	~<dio.h
>

4 
	~"pid.h
"

5 
	~"fc_rc.h
"

6 
	~"mix.h
"

7 
	~"fr.h
"

8 
	~"mhs.h
"

9 
	~"ruime_cfig.h
"

11 
	~"cfigMa.h
"

20 
ut32_t
 
	grgPidLotime
;

22 
	gdT
;

24 
	gaxisPID_P
[3], 
	gaxisPID_I
[3], 
	gaxisPID_D
[3];

26 
bo
 
	gpidSbitiEbd
;

29 
frAlyFnP
 
	gdrmNchFrAlyFn
;

30 *
	gdrmFrNch
[2];

31 
frAlyFnP
 
	gdrmLpfAlyFn
;

32 *
	gdrmFrLpf
[2];

33 
frAlyFnP
 
	gmYawFrAlyFn
;

34 *
	gmYawFr
;

38 
	gKp
[3], 
	gKi
[3], 
	gKd
[3], 
	gmaxVocy
[3];

39 
	gxFa
;

40 
	gdrmSpotWeight
;

41 
	gvGa
, 
	ghizGa
, 
	ghizTnsi
, 
	gITmWdupPot
, 
	gITmWdupPotInv
;

42 
	gmAc˿t
 = 1.0f;

45 
	$pidSTgLotime
(
ut32_t
 
pidLotime
)

47 
rgPidLotime
 = 
pidLotime
;

57 
dT
 = 
rgPidLotime
 * 0.000001f;

58 
	}
}

60 
	$pidSIrmAc˿t
(
wIrmAc˿t
)

62 
mAc˿t
 = 
wIrmAc˿t
;

63 
	}
}

65 
	$pidInFrs
(cڡ 
pidProfe_t
 *
pidProfe
)

67 
biquadFr_t
 
biquadFrNch
[2];

68 
1Fr_t
 
1Fr
[2];

69 
biquadFr_t
 
biquadFr
[2];

70 
1Fr_t
 
1FrYaw
;

78 
ut32_t
 
pidNyquiFqucy
 = (1.0/ 
dT
) / 2;

86 i(
pidProfe
->
drm_nch_hz
 =0 ||idProfe->drm_nch_hz > 
pidNyquiFqucy
) {

87 
drmNchFrAlyFn
 = 
nuFrAly
;

89 
drmNchFrAlyFn
 = (
frAlyFnP
)
biquadFrAly
;

90 cڡ 
nchQ
 = 
	`frGNchQ
(
pidProfe
->
drm_nch_hz
,idProfe->
drm_nch_cutoff
);

93 
axis
 = 
FD_ROLL
;xi<
FD_PITCH
;xis++) {

94 
drmFrNch
[
axis
] = &
biquadFrNch
[axis];

100 
	`biquadFrIn
(
drmFrNch
[
axis
], 
pidProfe
->
drm_nch_hz
, 
rgPidLotime
, 
nchQ
, 
FILTER_NOTCH
);

110 i(
pidProfe
->
drm_f_hz
 =0 ||idProfe->drm_f_hz > 
pidNyquiFqucy
) {

111 
drmLpfAlyFn
 = 
nuFrAly
;

114 
pidProfe
->
drm_fr_ty
) {

115 
FILTER_PT1
:

116 
drmLpfAlyFn
 = (
frAlyFnP
)
1FrAly
;

117 
axis
 = 
FD_ROLL
;xi<
FD_PITCH
;xis++) {

118 
drmFrLpf
[
axis
] = &
1Fr
[axis];

125 
	`1FrIn
(
drmFrLpf
[
axis
], 
pidProfe
->
drm_f_hz
, 
dT
);

129 
FILTER_BIQUAD
:

130 
drmLpfAlyFn
 = (
frAlyFnP
)
biquadFrAly
;

131 
axis
 = 
FD_ROLL
;xi<
FD_PITCH
;xis++) {

132 
drmFrLpf
[
axis
] = &
biquadFr
[axis];

140 
	`biquadFrInLPF
(
drmFrLpf
[
axis
], 
pidProfe
->
drm_f_hz
, 
rgPidLotime
);

144 
FILTER_FIR
:

149 
drmLpfAlyFn
 = 
nuFrAly
;

155 i(
pidProfe
->
yaw_f_hz
 =0 ||idProfe->yaw_f_hz > 
pidNyquiFqucy
) {

157 
mYawFrAlyFn
 = 
nuFrAly
;

159 
mYawFrAlyFn
 = (
frAlyFnP
)
1FrAly
;

160 
mYawFr
 = &
1FrYaw
;

161 
	`1FrIn
(
mYawFr
, 
pidProfe
->
yaw_f_hz
, 
dT
);

163 
	}
}

165 
	$pidInCfig
(cڡ 
pidProfe_t
 *
pidProfe
)

194 
axis
 = 
FD_ROLL
;xi<
FD_YAW
;xis++) {

195 
Kp
[
axis
] = 
PTERM_SCALE
 * 
pidProfe
->
P8
[axis];

196 
Ki
[
axis
] = 
ITERM_SCALE
 * 
pidProfe
->
I8
[axis];

197 
Kd
[
axis
] = 
DTERM_SCALE
 * 
pidProfe
->
D8
[axis];

205 
drmSpotWeight
 = 
pidProfe
->dtermSetpointWeight / 127.0f;

212 
xFa
 = 1.0/ (
pidProfe
->
otRaxRio
 / 100.0f);

219 
vGa
 = 
pidProfe
->
P8
[
PIDLEVEL
] / 10.0f;

226 
hizGa
 = 
pidProfe
->
I8
[
PIDLEVEL
] / 10.0f;

233 
hizTnsi
 = 100.0/ 
pidProfe
->
D8
[
PIDLEVEL
];

241 
maxVocy
[
FD_ROLL
] = maxVocy[
FD_PITCH
] = 
pidProfe
->
AclLim
 * 1000 * 
dT
;

254 
maxVocy
[
FD_YAW
] = 
pidProfe
->
yawReAclLim
 * 1000 * 
dT
;

262 
ITmWdupPot
 = 
pidProfe
->
mWdupPotP
 / 100.0f;

271 
ITmWdupPotInv
 = 1.0/ (1.0- 
ITmWdupPot
);

273 
	}
}

275 
	$pidRetEGyroS
()

277 
axis
 = 0;xis < 3;xis++) {

278 
axisPID_I
[
axis
] = 0.0f;

280 
	}
}

282 
	$pidSbitiS
(
pidSbitiS_e
 
pidCڌrS
)

284 
pidSbitiEbd
 = (
pidCڌrS
 =
PID_STABILISATION_ON
? 
ue
 : 
l
;

285 
	}
}

287 
	$ac˿tiLim
(
axis
, 
cutPidSpot
)

289 
eviousSpot
[3];

290 cڡ 
cutVocy
 = 
cutPidSpot
 - 
eviousSpot
[
axis
];

301 i(
	`ABS
(
cutVocy
> 
maxVocy
[
axis
]) {

302 
cutPidSpot
 = (
cutVocy
 > 0? 
eviousSpot
[
axis
] + 
maxVocy
[axis] :reviousSetpoint[axis] - maxVelocity[axis];

306 
eviousSpot
[
axis
] = 
cutPidSpot
;

308  
cutPidSpot
;

309 
	}
}

312 
	$pidCڌr
(cڡ 
pidProfe_t
 *
pidProfe
, cڡ 
rlAndPchTrims_t
 *
gTrim
)

314 
eviousReE
[2];

315 cڡ 
aFa
 = 
	`gThrَePIDAui
();

316 cڡ 
mMixRge
 = 
	`gMMixRge
();

325 cڡ 
dynKi
 = 
	`MIN
((1.0- 
mMixRge
* 
ITmWdupPotInv
, 1.0f);

342 
axis
 = 
FD_ROLL
;xi<
FD_YAW
;xis++) {

344 
cutPidSpot
 = 
	`gSpotRe
(
axis
);

350 #ifde
DEBUG_PID


351 
	`tf
("%.4f,", 
cutPidSpot
);

358 i(
maxVocy
[
axis
]) {

359 
cutPidSpot
 = 
	`ac˿tiLim
(
axis
, currentPidSetpoint);

364 i((
	`FLIGHT_MODE
(
ANGLE_MODE
|| FLIGHT_MODE(
HORIZON_MODE
)&& 
axis
 !
YAW
) {

369 cڡ 
gyroRe
 = 
gyro
.
gyroADCf
[
axis
];

375 #ifde
DEBUG_PID


376 
	`tf
("%.4f,", 
gyroRe
);

402 cڡ 
rRe
 = 
cutPidSpot
 - 
gyroRe
;

411 #ifde
DEBUG_PID


412 
	`tf
("%.4f,", 
rRe
);

429 
axisPID_P
[
axis
] = 
Kp
[axis] * 
rRe
 * 
aFa
;

432 i(
axis
 =
FD_YAW
) {

434 
axisPID_P
[
axis
] = 
	`mYawFrAlyFn
(
mYawFr
,xisPID_P[axis]);

440 #ifde
DEBUG_PID


441 
	`tf
("%.4f,", 
axisPID_P
[
axis
]);

467 i(
mMixRge
 < 1.0f) {

468 
axisPID_I
[
axis
] +
Ki
[axis] * 
rRe
 * 
dT
 * 
dynKi
 * 
mAc˿t
;

474 #ifde
DEBUG_PID


475 
	`tf
("%.4f,", 
axisPID_I
[
axis
]);

484 i(
axis
 !
FD_YAW
) {

485 
dynC
 = 
drmSpotWeight
;

487 i(
pidProfe
->
otRaxRio
 < 100) {

488 
dynC
 *
	`MIN
(
	`gRcDeeiAbs
(
axis
* 
xFa
, 1.0f);

491 cڡ 
rD
 = 
dynC
 * 
cutPidSpot
 - 
gyroRe
;

497 cڡ 
d
 = (
rD
 - 
eviousReE
[
axis
]/ 
dT
;

498 
eviousReE
[
axis
] = 
rD
;

507 
axisPID_D
[
axis
] = 
Kd
[axis] * 
d
 * 
aFa
;

512 
axisPID_D
[
axis
] = 
	`drmNchFrAlyFn
(
drmFrNch
[axis],xisPID_D[axis]);

513 
axisPID_D
[
axis
] = 
	`drmLpfAlyFn
(
drmFrLpf
[axis],xisPID_D[axis]);

520 #ifde
DEBUG_PID


521 
	`tf
("%.4f,", 
axisPID_D
[
axis
]);

525 i(!
pidSbitiEbd
) {

526 
axisPID_P
[
axis
] = 0.0f;

527 
axisPID_I
[
axis
] = 0.0f;

528 
axisPID_D
[
axis
] = 0.0f;

531 
	}
}

	@src/quad/flight/pid.h

1 #ide
__PID_H


2 
	#__PID_H


	)

4 
	~<dt.h
>

5 
	~"ac˿ti.h
"

7 
	#MAX_PID_PROCESS_DENOM
 16

	)

8 
	#PIDSUM_LIMIT
 0.5f

	)

9 
	#PIDSUM_LIMIT_YAW
 0.5f

	)

10 
	#PID_MIXER_SCALING
 1000.0f

	)

16 
	#PTERM_SCALE
 0.032029f

	)

17 
	#ITERM_SCALE
 0.244381f

	)

18 
	#DTERM_SCALE
 0.000529f

	)

20 
ut32_t
 
rgPidLotime
;

21 
axisPID_P
[3], 
axisPID_I
[3], 
axisPID_D
[3];

24 
	mPIDROLL
,

25 
	mPIDPITCH
,

26 
	mPIDYAW
,

27 
	mPIDALT
,

28 
	mPIDPOS
,

29 
	mPIDPOSR
,

30 
	mPIDNAVR
,

31 
	mPIDLEVEL
,

32 
	mPIDMAG
,

33 
	mPIDVEL
,

34 
	mPID_ITEM_COUNT


35 }
	tpidIndex_e
;

38 
	mPID_STABILISATION_OFF
 = 0,

39 
	mPID_STABILISATION_ON


40 }
	tpidSbitiS_e
;

42 
	spidProfe_s
 {

43 
ut8_t
 
	mP8
[
PID_ITEM_COUNT
];

44 
ut8_t
 
	mI8
[
PID_ITEM_COUNT
];

45 
ut8_t
 
	mD8
[
PID_ITEM_COUNT
];

47 
ut8_t
 
	mdrm_fr_ty
;

48 
ut16_t
 
	mdrm_f_hz
;

49 
ut16_t
 
	myaw_f_hz
;

50 
ut16_t
 
	mdrm_nch_hz
;

51 
ut16_t
 
	mdrm_nch_cutoff
;

52 
ut8_t
 
	mmWdupPotP
;

53 
	mpidSumLim
;

54 
	mpidSumLimYaw
;

55 
ut8_t
 
	mdrm_avage_cou
;

56 
ut8_t
 
	mvbPidComnti
;

57 
ut8_t
 
	mpidAtMThrَe
;

58 
ut8_t
 
	mvAngLim
;

59 
ut8_t
 
	mvSsivy
;

62 
ut16_t
 
	mmThrَeThshd
;

63 
	mmAc˿tGa
;

64 
ut8_t
 
	motRaxRio
;

65 
ut8_t
 
	mdrmSpotWeight
;

66 
	myawReAclLim
;

67 
	mAclLim
;

68 }
	tpidProfe_t
;

70 
	spidCfig_s
 {

71 
ut8_t
 
	mpid_oss_dom
;

72 }
	tpidCfig_t
;

75 
pidSTgLotime
(
ut32_t
 
pidLotime
);

76 
pidSIrmAc˿t
(
wIrmAc˿t
);

77 
pidInFrs
(cڡ 
pidProfe_t
 *
pidProfe
);

78 
pidInCfig
(cڡ 
pidProfe_t
 *
pidProfe
);

79 
pidRetEGyroS
();

80 
pidSbitiS
(
pidSbitiS_e
 
pidCڌrS
);

83 
pidCڌr
(cڡ 
pidProfe_t
 *
pidProfe
, cڡ 
rlAndPchTrims_t
 *
gTrim
);

	@src/quad/io/asyncfatfs/asyncfatfs.c

2 
	~<dio.h
>

3 
	~<rg.h
>

5 
	~"sdrd.h
"

6 
	~"asynctfs.h
"

8 
	~"mhs.h
"

13 
	#AFATFS_SECTOR_SIZE
 512

	)

14 
	#AFATFS_NUM_FATS
 2

	)

16 
	#AFATFS_FAT32_FAT_ENTRIES_PER_SECTOR
 (
AFATFS_SECTOR_SIZE
 / (
ut32_t
))

17 
	#AFATFS_FAT16_FAT_ENTRIES_PER_SECTOR
 (
AFATFS_SECTOR_SIZE
 / (
ut16_t
))

18 

	)

19 
	#AFATFS_FILES_PER_DIRECTORY_SECTOR
 (
AFATFS_SECTOR_SIZE
 / (
tDeyEry_t
))

20 

	)

21 
	#AFATFS_NUM_CACHE_SECTORS
 8

	)

23 
	#AFATFS_MAX_OPEN_FILES
 3

25 

	)

42 
	#AFATFS_PARTITION_TABLE_START_OFFSET
 446

43 

	)

48 
	#AFATFS_MIN_MULTIPLE_BLOCK_WRITE_COUNT
 4

	)

56 
	#AFATFS_FREEFILE_LEAVE_CLUSTERS
 100

	)

59 
	#AFATFS_FREESPACE_FILENAME
 "FREESPAC.E"

	)

61 
	#AFATFS_INTROSPEC_LOG_FILENAME
 "ASYNCFAT.LOG"

	)

63 
	#AFATFS_DEFAULT_FILE_DATE
 
	`FAT_MAKE_DATE
(2015, 12, 01)

	)

64 
	#AFATFS_DEFAULT_FILE_TIME
 
	`FAT_MAKE_TIME
(00, 00, 00)

	)

71 
	#AFATFS_FILE_MODE_READ
 1

	)

74 
	#AFATFS_FILE_MODE_WRITE
 2

	)

77 
	#AFATFS_FILE_MODE_APPEND
 4

	)

80 
	#AFATFS_FILE_MODE_CONTIGUOUS
 8

	)

83 
	#AFATFS_FILE_MODE_CREATE
 16

	)

86 
	#AFATFS_FILE_MODE_RETAIN_DIRECTORY
 32

	)

94 
	#AFATFS_CACHE_READ
 1

	)

97 
	#AFATFS_CACHE_WRITE
 2

	)

100 
	#AFATFS_CACHE_LOCK
 4

	)

103 
	#AFATFS_CACHE_DISCARDABLE
 8

	)

106 
	#AFATFS_CACHE_RETAIN
 16

	)

109 
	mAFATFS_INITIALISATION_READ_MBR
,

110 
	mAFATFS_INITIALISATION_READ_VOLUME_ID
,

112 #ifde
AFATFS_USE_FREEFILE


113 
	mAFATFS_INITIALISATION_FREEFILE_CREATE
,

114 
	mAFATFS_INITIALISATION_FREEFILE_CREATING
,

115 
	mAFATFS_INITIALISATION_FREEFILE_FAT_SEARCH
,

116 
	mAFATFS_INITIALISATION_FREEFILE_UPDATE_FAT
,

117 
	mAFATFS_INITIALISATION_FREEFILE_SAVE_DIR_ENTRY
,

118 
	mAFATFS_INITIALISATION_FREEFILE_LAST
 = 
AFATFS_INITIALISATION_FREEFILE_SAVE_DIR_ENTRY
,

121 #ifde
AFATFS_USE_INTROSPECTIVE_LOGGING


122 
	mAFATFS_INITIALISATION_INTROSPEC_LOG_CREATE
,

123 
	mAFATFS_INITIALISATION_INTROSPEC_LOG_CREATING
,

126 
	mAFATFS_INITIALISATION_DONE


129 }
	tatfsInlitiPha_e
;

132 
	mAFATFS_FREE_SPACE_SEARCH_PHASE_FIND_HOLE
,

133 
	mAFATFS_FREE_SPACE_SEARCH_PHASE_GROW_HOLE


134 }
	tatfsFeSSrchPha_e
;

136 
	satfsFeSSrch_t
 {

137 
ut32_t
 
	mndideS
;

138 
ut32_t
 
	mndideEnd
;

139 
ut32_t
 
	mbeGS
;

140 
ut32_t
 
	mbeGLgth
;

141 
atfsFeSSrchPha_e
 
	mpha
;

142 }
	tatfsFeSSrch_t
;

144 
	satfsFeSFAT_t
 {

145 
ut32_t
 
	mtClu
;

146 
ut32_t
 
	mdClu
;

147 }
	tatfsFeSFAT_t
;

150 
	mAFATFS_CACHE_STATE_EMPTY
,

151 
	mAFATFS_CACHE_STATE_IN_SYNC
,

152 
	mAFATFS_CACHE_STATE_READING
,

153 
	mAFATFS_CACHE_STATE_WRITING
,

154 
	mAFATFS_CACHE_STATE_DIRTY


155 }
	tatfsCacheBlockS_e
;

158 
	mAFATFS_CREATEFILE_PHASE_INITIAL
 = 0,

159 
	mAFATFS_CREATEFILE_PHASE_FIND_FILE
,

160 
	mAFATFS_CREATEFILE_PHASE_CREATE_NEW_FILE
,

161 
	mAFATFS_CREATEFILE_PHASE_SUCCESS
,

162 
	mAFATFS_CREATEFILE_PHASE_FAILURE


165 
	satfsCacheBlockDest_t
 {

167 
ut32_t
 
	mIndex
;

174 
ut32_t
 
	mwreTimeamp
;

177 
ut32_t
 
	macssTimeamp
;

185 
ut16_t
 
	mcڣcutiveEBlockCou
;

187 
atfsCacheBlockS_e
 
	me
;

195 
	mlocked
:1;

202 
	mCou
:6;

209 
	mdisrdab
:1;

210 }
	tatfsCacheBlockDest_t
;

213 
	mAFATFS_FILE_TYPE_NONE
,

214 
	mAFATFS_FILE_TYPE_NORMAL
,

215 
	mAFATFS_FILE_TYPE_FAT16_ROOT_DIRECTORY
,

216 
	mAFATFS_FILE_TYPE_DIRECTORY


217 }
	tatfsFeTy_e
;

220 
	mAFATFS_FILE_OPERATION_NONE
,

221 
	mAFATFS_FILE_OPERATION_CREATE_FILE
,

222 
	mAFATFS_FILE_OPERATION_SEEK
,

223 
	mAFATFS_FILE_OPERATION_CLOSE
,

224 
	mAFATFS_FILE_OPERATION_TRUNCATE
,

225 
	mAFATFS_FILE_OPERATION_UNLINK
,

226 #ifde
AFATFS_USE_FREEFILE


227 
	mAFATFS_FILE_OPERATION_APPEND_SUPERCLUSTER
,

228 
	mAFATFS_FILE_OPERATION_LOCKED
,

230 
	mAFATFS_FILE_OPERATION_APPEND_FREE_CLUSTER
,

231 
	mAFATFS_FILE_OPERATION_EXTEND_SUBDIRECTORY


232 }
	tatfsFeOti_e
;

234 
	satfsCeFe_t
 {

235 
atfsFeClback_t
 
	mback
;

236 
ut8_t
 
	mpha
;

237 
ut8_t
 
	mfame
[
FAT_FILENAME_LENGTH
];

238 }
	tatfsCeFe_t
;

240 
	satfsSk_t
 {

241 
atfsFeClback_t
 
	mback
;

243 
ut32_t
 
	mekOfft
;

244 }
	tatfsSk_t
;

247 
	mAFATFS_APPEND_SUPERCLUSTER_PHASE_INIT
 = 0,

248 
	mAFATFS_APPEND_SUPERCLUSTER_PHASE_UPDATE_FREEFILE_DIRECTORY
,

249 
	mAFATFS_APPEND_SUPERCLUSTER_PHASE_UPDATE_FAT
,

250 
	mAFATFS_APPEND_SUPERCLUSTER_PHASE_UPDATE_FILE_DIRECTORY


251 }
	tatfsAdSuruPha_e
;

254 
	mAFATFS_APPEND_FREE_CLUSTER_PHASE_INITIAL
 = 0,

255 
	mAFATFS_APPEND_FREE_CLUSTER_PHASE_FIND_FREESPACE
 = 0,

262 
	mAFATFS_APPEND_FREE_CLUSTER_PHASE_UPDATE_FAT1
,

263 
	mAFATFS_APPEND_FREE_CLUSTER_PHASE_UPDATE_FAT2
,

264 
	mAFATFS_APPEND_FREE_CLUSTER_PHASE_UPDATE_FILE_DIRECTORY
,

265 
	mAFATFS_APPEND_FREE_CLUSTER_PHASE_COMPLETE
,

266 
	mAFATFS_APPEND_FREE_CLUSTER_PHASE_FAILURE


267 }
	tatfsAdFeCluPha_e
;

269 
	satfsAdFeClu_t
 {

270 
ut32_t
 
	meviousClu
;

271 
ut32_t
 
	mchClu
;

272 
atfsAdFeCluPha_e
 
	mpha
;

273 }
	tatfsAdFeClu_t
;

276 
	mAFATFS_EXTEND_SUBDIRECTORY_PHASE_INITIAL
 = 0,

277 
	mAFATFS_EXTEND_SUBDIRECTORY_PHASE_ADD_FREE_CLUSTER
 = 0,

278 
	mAFATFS_EXTEND_SUBDIRECTORY_PHASE_WRITE_SECTORS
,

279 
	mAFATFS_EXTEND_SUBDIRECTORY_PHASE_SUCCESS
,

280 
	mAFATFS_EXTEND_SUBDIRECTORY_PHASE_FAILURE


281 }
	tatfsExndSubdeyPha_e
;

284 
	mAFATFS_SAVE_DIRECTORY_NORMAL
,

285 
	mAFATFS_SAVE_DIRECTORY_FOR_CLOSE
,

286 
	mAFATFS_SAVE_DIRECTORY_DELETED


287 }
	tatfsSaveDeyEryMode_e
;

289 
	satfsExndSubdey_t
 {

291 
atfsAdFeClu_t
 
	mndFeClu
;

293 
atfsExndSubdeyPha_e
 
	mpha
;

295 
ut32_t
 
	mDeyClu
;

296 
atfsFeClback_t
 
	mback
;

297 }
	tatfsExndSubdey_t
;

300 
	mAFATFS_TRUNCATE_FILE_INITIAL
 = 0,

301 
	mAFATFS_TRUNCATE_FILE_UPDATE_DIRECTORY
 = 0,

302 
	mAFATFS_TRUNCATE_FILE_ERASE_FAT_CHAIN_NORMAL
,

303 #ifde
AFATFS_USE_FREEFILE


304 
	mAFATFS_TRUNCATE_FILE_ERASE_FAT_CHAIN_CONTIGUOUS
,

305 
	mAFATFS_TRUNCATE_FILE_PREPEND_TO_FREEFILE
,

307 
	mAFATFS_TRUNCATE_FILE_SUCCESS


308 }
	tatfsTrunFePha_e
;

311 
	mAFATFS_FAT_PATTERN_UNTERMINATED_CHAIN
,

312 
	mAFATFS_FAT_PATTERN_TERMINATED_CHAIN
,

313 
	mAFATFS_FAT_PATTERN_FREE


314 } 
	tatfsFATP_e
;

317 
	mCLUSTER_SEARCH_FREE_AT_BEGINNING_OF_FAT_SECTOR
,

318 
	mCLUSTER_SEARCH_FREE
,

319 
	mCLUSTER_SEARCH_OCCUPIED


320 }
	tatfsCluSrchCdi_e
;

323 
	mAFATFS_FIND_CLUSTER_IN_PROGRESS
,

324 
	mAFATFS_FIND_CLUSTER_FOUND
,

325 
	mAFATFS_FIND_CLUSTER_FATAL
,

326 
	mAFATFS_FIND_CLUSTER_NOT_FOUND


327 }
	tatfsFdCluStus_e
;

329 
	satfsAdSuru_t
 {

330 
ut32_t
 
	meviousClu
;

331 
ut32_t
 
	mtRewreSClu
;

332 
ut32_t
 
	mtRewreEndClu
;

333 
atfsAdSuruPha_e
 
	mpha
;

334 } 
	tatfsAdSuru_t
;

336 
	satfsTrunFe_t
 {

337 
ut32_t
 
	mtClu
;

338 
ut32_t
 
	mcutClu
;

339 
ut32_t
 
	mdClu
;

340 
atfsFeClback_t
 
	mback
;

341 
atfsTrunFePha_e
 
	mpha
;

342 }
	tatfsTrunFe_t
;

344 
	satfsDeFe_t
 {

345 
atfsTrunFe_t
 
	munFe
;

346 
atfsClback_t
 
	mback
;

347 }
	tatfsUƚkFe_t
;

349 
	satfsCloFe_t
 {

350 
atfsClback_t
 
	mback
;

351 }
	tatfsCloFe_t
;

353 
	satfsFeOti_t
 {

354 
atfsFeOti_e
 
	mݔi
;

356 
atfsCeFe_t
 
	mFe
;

357 
atfsSk_t
 
	mek
;

358 
atfsAdSuru_t
 
	mndSuru
;

359 
atfsAdFeClu_t
 
	mndFeClu
;

360 
atfsExndSubdey_t
 
	mexndSubdey
;

361 
atfsUƚkFe_t
 
	muƚkFe
;

362 
atfsTrunFe_t
 
	munFe
;

363 
atfsCloFe_t
 
	moFe
;

364 }
	me
;

365 }
	tatfsFeOti_t
;

367 
	uatfsFATSe_t
 {

368 
ut8_t
 *
	mbys
;

369 
ut16_t
 *
	mt16
;

370 
ut32_t
 *
	mt32
;

371 }
	tatfsFATSe_t
;

373 
	satfsFe_t
 {

374 
atfsFeTy_e
 
	mty
;

377 
ut32_t
 
	mcursOfft
;

388 
ut32_t
 
	mlogilSize
;

397 
ut32_t
 
	mphysilSize
;

403 
ut32_t
 
	mcursClu
;

408 
ut32_t
 
	mcursPviousClu
;

411 
ut8_t
 
	mmode
;

414 
ut8_t
 
	mib
;

421 
t8_t
 
	mwreLockedCacheIndex
;

424 
t8_t
 
	madRaCacheIndex
;

429 
atfsDEryPor_t
 
	mdeyEryPos
;

432 
ut32_t
 
	mfClu
;

435 
atfsFeOti_t
 
	mݔi
;

436 }
	tatfsFe_t
;

438 
	satfs_t
 {

439 
tFesyemTy_e
 
	mfesyemTy
;

440 
atfsFesyemS_e
 
	mfesyemS
;

441 
atfsInlitiPha_e
 
	mPha
;

444 #ifde
AFATFS_USE_FREEFILE


446 
atfsFeSSrch_t
 
	mSSrch
;

447 
atfsFeSFAT_t
 
	mSFAT
;

448 }
	mS
;

451 
ut8_t
 
	mche
[
AFATFS_SECTOR_SIZE
 * 
AFATFS_NUM_CACHE_SECTORS
];

452 
atfsCacheBlockDest_t
 
	mcheDest
[
AFATFS_NUM_CACHE_SECTORS
];

453 
ut32_t
 
	mcheTim
;

455 
	mcheDtyErs
;

456 
bo
 
	mcheFlushInProgss
;

458 
atfsFe_t
 
	mݒFes
[
AFATFS_MAX_OPEN_FILES
];

460 #ifde
AFATFS_USE_FREEFILE


461 
atfsFe_t
 
	mFe
;

464 #ifde
AFATFS_USE_INTROSPECTIVE_LOGGING


465 
atfsFe_t
 
	moScLog
;

468 
atfsE_e
 
	mϡE
;

470 
bo
 
	mfesyemFu
;

473 
atfsFe_t
 
	mcutDey
;

476 
ut32_t
 
	miSSe
;

479 
ut32_t
 
	mtSSe
;

482 
ut32_t
 
	mtSes
;

488 
ut32_t
 
	mnumClus
;

489 
ut32_t
 
	muSSe
;

490 
ut32_t
 
	msPClu
;

495 
ut32_t
 
	mϡCluAod
;

498 
ut32_t
 
	mbyInCluMask
;

501 
ut32_t
 
	mroDeyClu
;

504 
ut32_t
 
	mroDeySes
;

505 }
	tatfs_t
;

507 
atfs_t
 
	gatfs
;

529 
bo
 
	$isPowOfTwo
(
x
)

531  ((
x
 != 0) && ((x & (~x + 1)) == x));

532 
	}
}

534 
ut32_t
 
	$roundUpTo
(
ut32_t
 
vue
, ut32_
roundg
)

536 
ut32_t
 
mad
 = 
vue
 % 
roundg
;

538 i(
mad
 > 0) {

539 
vue
 +
roundg
 - 
mad
;

542  
vue
;

543 
	}
}

552 
bo
 
	$atfs_as
(
bo
 
cdi
)

555 i(!
cdi
) {

556 i(
atfs
.
ϡE
 =
AFATFS_ERROR_NONE
) {

557 
atfs
.
ϡE
 = 
AFATFS_ERROR_GENERIC
;

560 
atfs
.
fesyemS
 = 
AFATFS_FILESYSTEM_STATE_FATAL
;

561 
	`tf
("%s, %s, %d\r\n", 
__FILE__
, 
__FUNCTION__
, 
__LINE__
);

564  
cdi
;

565 
	}
}

570 
ut8_t
 *
	$atfs_cheSeGMemy
(
cheEryIndex
)

572  
atfs
.
che
 + 
cheEryIndex
 * 
AFATFS_SECTOR_SIZE
;

573 
	}
}

584 
ut32_t
 
	$atfs_tErsPSe
()

586  
atfs
.
fesyemTy
 =
FAT_FILESYSTEM_TYPE_FAT32
 ? 
AFATFS_FAT32_FAT_ENTRIES_PER_SECTOR
 : 
AFATFS_FAT16_FAT_ENTRIES_PER_SECTOR
;

587 
	}
}

592 
	$atfs_sdrdWreCome
(
sdrdBlockOti_e
 
ݔi
, 
ut32_t
 
Index
, 
ut8_t
 *
bufr
, ut32_
backDa
)

594 (
ݔi
;

595 (
backDa
;

597 
atfs
.
cheFlushInProgss
 = 
l
;

599 
i
 = 0; i < 
AFATFS_NUM_CACHE_SECTORS
; i++) {

604 i(
atfs
.
cheDest
[
i
].
Index
 == sectorIndex

605 && 
atfs
.
cheDest
[
i
].
e
 =
AFATFS_CACHE_STATE_WRITING


607 i(
bufr
 =
NULL
) {

609 
atfs
.
cheDest
[
i
].
e
 = 
AFATFS_CACHE_STATE_DIRTY
;

610 
atfs
.
cheDtyErs
++;

612 
	`atfs_as
(
	`atfs_cheSeGMemy
(
i
=
bufr
);

614 
atfs
.
cheDest
[
i
].
e
 = 
AFATFS_CACHE_STATE_IN_SYNC
;

619 
	}
}

622 
	$atfs_cheFlushSe
(
cheIndex
)

624 
atfsCacheBlockDest_t
 *
cheDest
 = &
atfs
.cheDest[
cheIndex
];

626 #ifde
AFATFS_MIN_MULTIPLE_BLOCK_WRITE_COUNT


627 i(
cheDest
->
cڣcutiveEBlockCou
) {

628 
	`sdrd_begWreBlocks
(
cheDest
->
Index
, cacheDest->
cڣcutiveEBlockCou
);

632 
	`sdrd_wreBlock
(
cheDest
->
Index
, 
	`atfs_cheSeGMemy
(
cheIndex
), 
atfs_sdrdWreCome
, 0)) {

633 
SDCARD_OPERATION_IN_PROGRESS
:

635 
atfs
.
cheDtyErs
--;

636 
cheDest
->
e
 = 
AFATFS_CACHE_STATE_WRITING
;

637 
atfs
.
cheFlushInProgss
 = 
ue
;

640 
SDCARD_OPERATION_SUCCESS
:

642 
atfs
.
cheDtyErs
--;

643 
cheDest
->
e
 = 
AFATFS_CACHE_STATE_IN_SYNC
;

646 
SDCARD_OPERATION_BUSY
:

647 
SDCARD_OPERATION_FAILURE
:

651 
	}
}

656 
bo
 
	$atfs_ush
()

658 i(
atfs
.
cheDtyErs
 > 0) {

660 
ut32_t
 
SeTime
 = 0xFFFFFFFF;

661 
SeIndex
 = -1;

663 
i
 = 0; i < 
AFATFS_NUM_CACHE_SECTORS
; i++) {

664 i(
atfs
.
cheDest
[
i
].
e
 =
AFATFS_CACHE_STATE_DIRTY
 && !atfs.cheDest[i].
locked


665 && (
SeIndex
 =-1 || 
atfs
.
cheDest
[
i
].
wreTimeamp
 < 
SeTime
)

667 
SeIndex
 = 
i
;

668 
SeTime
 = 
atfs
.
cheDest
[
i
].
wreTimeamp
;

672 i(
SeIndex
 > -1) {

673 
	`atfs_cheFlushSe
(
SeIndex
);

676  
l
;

680  
ue
;

681 
	}
}

684 
	$atfs_cheSeIn
(
atfsCacheBlockDest_t
 *
dest
, 
ut32_t
 
Index
, 
bo
 
locked
)

686 
dest
->
Index
 = sectorIndex;

688 
dest
->
acssTimeamp
 = dest->
wreTimeamp
 = ++
atfs
.
cheTim
;

690 
dest
->
cڣcutiveEBlockCou
 = 0;

692 
dest
->
e
 = 
AFATFS_CACHE_STATE_EMPTY
;

694 
dest
->
locked
 =ocked;

696 
dest
->
Cou
 = 0;

698 
dest
->
disrdab
 = 0;

699 
	}
}

712 
	$atfs_loCacheSe
(
ut32_t
 
Index
)

714 
loIndex
;

715 
emyIndex
 = -1, 
disrdabIndex
 = -1;

717 
ut32_t
 
deSyndSeLaU
 = 0xFFFFFFFF;

718 
deSyndSeIndex
 = -1;

723 !
	`atfs_as
(

724 
atfs
.
numClus
 == 0

725 || 
Index
 < 
atfs
.
uSSe
 +tfs.
numClus
 *tfs.
sPClu


733 
i
 = 0; i < 
AFATFS_NUM_CACHE_SECTORS
; i++) {

735 i(
atfs
.
cheDest
[
i
].
Index
 == sectorIndex) {

740 i(
atfs
.
cheDest
[
i
].
e
 =
AFATFS_CACHE_STATE_EMPTY
) {

741 
emyIndex
 = 
i
;

746 
atfs
.
cheDest
[
i
].
acssTimeamp
 = ++atfs.
cheTim
;

747  
i
;

750 
atfs
.
cheDest
[
i
].
e
) {

751 
AFATFS_CACHE_STATE_EMPTY
:

752 
emyIndex
 = 
i
;

755 
AFATFS_CACHE_STATE_IN_SYNC
:

757 i(!
atfs
.
cheDest
[
i
].
locked
 &&tfs.cheDest[i].
Cou
 == 0) {

759 i(
atfs
.
cheDest
[
i
].
disrdab
) {

760 
disrdabIndex
 = 
i
;

761 } i(
atfs
.
cheDest
[
i
].
acssTimeamp
 < 
deSyndSeLaU
) {

766 
deSyndSeLaU
 = 
atfs
.
cheDest
[
i
].
acssTimeamp
;

767 
deSyndSeIndex
 = 
i
;

781 i(
emyIndex
 > -1) {

782 
loIndex
 = 
emyIndex
;

783 } i(
disrdabIndex
 > -1) {

784 
loIndex
 = 
disrdabIndex
;

785 } i(
deSyndSeIndex
 > -1) {

786 
loIndex
 = 
deSyndSeIndex
;

788 
loIndex
 = -1;

791 i(
loIndex
 > -1) {

793 
	`atfs_cheSeIn
(&
atfs
.
cheDest
[
loIndex
], 
Index
, 
l
);

796  
loIndex
;

797 
	}
}

802 
	$atfs_sdrdRdCome
(
sdrdBlockOti_e
 
ݔi
, 
ut32_t
 
Index
, 
ut8_t
 *
bufr
, ut32_
backDa
)

804 (
ݔi
;

805 (
backDa
;

807 
i
 = 0; i < 
AFATFS_NUM_CACHE_SECTORS
; i++) {

808 i(
atfs
.
cheDest
[
i
].
e
 !
AFATFS_CACHE_STATE_EMPTY


809 && 
atfs
.
cheDest
[
i
].
Index
 == sectorIndex) {

810 i(
bufr
 =
NULL
) {

812 
atfs
.
cheDest
[
i
].
e
 = 
AFATFS_CACHE_STATE_EMPTY
;

817 
	`atfs_as
(
	`atfs_cheSeGMemy
(
i
=
bufr
 && 
atfs
.
cheDest
[i].
e
 =
AFATFS_CACHE_STATE_READING
);

818 
atfs
.
cheDest
[
i
].
e
 = 
AFATFS_CACHE_STATE_IN_SYNC
;

825 
	}
}

827 
	$atfs_cheSeMkDty
(
atfsCacheBlockDest_t
 *
dest
)

829 i(
dest
->
e
 !
AFATFS_CACHE_STATE_DIRTY
) {

830 
dest
->
wreTimeamp
 = ++
atfs
.
cheTim
;

831 
dest
->
e
 = 
AFATFS_CACHE_STATE_DIRTY
;

832 
atfs
.
cheDtyErs
++;

834 
	}
}

850 
atfsOtiStus_e
 
	$atfs_cheSe
(
ut32_t
 
physilSeIndex
, 
ut8_t
 **
bufr
, ut8_
Fgs
, ut32_
aCou
)

857 i(!
	`atfs_as
((
Fgs
 & 
AFATFS_CACHE_WRITE
=0 || 
physilSeIndex
 != 0)) {

859  
AFATFS_OPERATION_FAILURE
;

863 
cheSeIndex
 = 
	`atfs_loCacheSe
(
physilSeIndex
);

868 i(
cheSeIndex
 == -1) {

871  
AFATFS_OPERATION_IN_PROGRESS
;

875 
atfs
.
cheDest
[
cheSeIndex
].
e
) {

876 
AFATFS_CACHE_STATE_READING
:

878  
AFATFS_OPERATION_IN_PROGRESS
;

881 
AFATFS_CACHE_STATE_EMPTY
:

883 i((
Fgs
 & 
AFATFS_CACHE_READ
) != 0) {

885 i(
	`sdrd_adBlock
(
physilSeIndex
, 
	`atfs_cheSeGMemy
(
cheSeIndex
), 
atfs_sdrdRdCome
, 0)) {

886 
atfs
.
cheDest
[
cheSeIndex
].
e
 = 
AFATFS_CACHE_STATE_READING
;

889  
AFATFS_OPERATION_IN_PROGRESS
;

893 
atfs
.
cheDest
[
cheSeIndex
].
disrdab
 = (
Fgs
 & 
AFATFS_CACHE_DISCARDABLE
) != 0 ? 1 : 0;

895 #ifde
AFATFS_MIN_MULTIPLE_BLOCK_WRITE_COUNT


897 i(
aCou
 < 
AFATFS_MIN_MULTIPLE_BLOCK_WRITE_COUNT
) {

898 
aCou
 = 0;

900 
aCou
 = 
	`MIN
ӿCou, 
UINT16_MAX
);

903 
atfs
.
cheDest
[
cheSeIndex
].
cڣcutiveEBlockCou
 = 
aCou
;

908 
AFATFS_CACHE_STATE_WRITING
:

909 
AFATFS_CACHE_STATE_IN_SYNC
:

910 i((
Fgs
 & 
AFATFS_CACHE_WRITE
) != 0) {

911 
	`atfs_cheSeMkDty
(&
atfs
.
cheDest
[
cheSeIndex
]);

915 
AFATFS_CACHE_STATE_DIRTY
:

916 i((
Fgs
 & 
AFATFS_CACHE_LOCK
) != 0) {

917 
atfs
.
cheDest
[
cheSeIndex
].
locked
 = 1;

920 i((
Fgs
 & 
AFATFS_CACHE_RETAIN
) != 0) {

921 
atfs
.
cheDest
[
cheSeIndex
].
Cou
++;

925 *
bufr
 = 
	`atfs_cheSeGMemy
(
cheSeIndex
);

928  
AFATFS_OPERATION_SUCCESS
;

933 
	`atfs_as
(
l
);

935  
AFATFS_OPERATION_FAILURE
;

937 
	}
}

945 
bo
 
	$atfs_rMBR
(cڡ 
ut8_t
 *

)

951 i(

[
AFATFS_SECTOR_SIZE
 - 2] != 0x55 || sector[AFATFS_SECTOR_SIZE - 1] != 0xAA) {

952  
l
;

958 
mbrPtiEry_t
 *
i
 = (mbrPtiEry_*)(

 + 
AFATFS_PARTITION_TABLE_START_OFFSET
);

961 
i
 = 0; i < 4; i++) {

973 
i
[
i
].
lbaBeg
 > 0

975 
i
[
i
].
ty
 =
MBR_PARTITION_TYPE_FAT32


976 || 
i
[
i
].
ty
 =
MBR_PARTITION_TYPE_FAT32_LBA


977 || 
i
[
i
].
ty
 =
MBR_PARTITION_TYPE_FAT16


978 || 
i
[
i
].
ty
 =
MBR_PARTITION_TYPE_FAT16_LBA


981 
atfs
.
iSSe
 = 
i
[
i
].
lbaBeg
;

983  
ue
;

988  
l
;

989 
	}
}

991 
bo
 
	$atfs_rVumeID
(cڡ 
ut8_t
 *

)

994 
tVumeID_t
 *
vume
 = (tVumeID_*)

;

997 
atfs
.
fesyemTy
 = 
FAT_FILESYSTEM_TYPE_INVALID
;

1005 i(
vume
->
bysPSe
 !
AFATFS_SECTOR_SIZE
 || vume->
numFATs
 !
AFATFS_NUM_FATS


1006 || 

[510] !
FAT_VOLUME_ID_SIGNATURE_1
 || se[511] !
FAT_VOLUME_ID_SIGNATURE_2
) {

1007  
l
;

1017 
atfs
.
tSSe
 =tfs.
iSSe
 + 
vume
->
rvedSeCou
;

1022 
atfs
.
sPClu
 = 
vume
->sectorsPerCluster;

1026 i(
atfs
.
sPClu
 < 1 ||tfs.sPClu > 128 || !
	`isPowOfTwo
(afatfs.sectorsPerCluster)) {

1027  
l
;

1031 
atfs
.
byInCluMask
 = 
AFATFS_SECTOR_SIZE
 *tfs.
sPClu
 - 1;

1036 
atfs
.
tSes
 = 
vume
->
FATSize16
 !0 ? vume->FATSize16 : vume->
tDest
.
t32
.
FATSize32
;

1043 
atfs
.
roDeySes
 = ((
vume
->
roEryCou
 * 
FAT_DIRECTORY_ENTRY_SIZE
+ (vume->
bysPSe
 - 1)) / volume->bytesPerSector;

1048 
ut32_t
 
tٮSes
 = 
vume
->
tٮSes16
 !0 ? vume->tٮSes16 : vume->
tٮSes32
;

1056 
ut32_t
 
daSes
 = 
tٮSes
 - (
vume
->
rvedSeCou
 + (
AFATFS_NUM_FATS
 * 
atfs
.
tSes
+tfs.
roDeySes
);

1064 
atfs
.
numClus
 = 
daSes
 / 
vume
->
sPClu
;

1075 i(
atfs
.
numClus
 <
FAT12_MAX_CLUSTERS
) {

1076 
atfs
.
fesyemTy
 = 
FAT_FILESYSTEM_TYPE_FAT12
;

1077  
l
;

1078 } i(
atfs
.
numClus
 <
FAT16_MAX_CLUSTERS
) {

1079 
atfs
.
fesyemTy
 = 
FAT_FILESYSTEM_TYPE_FAT16
;

1081 
atfs
.
fesyemTy
 = 
FAT_FILESYSTEM_TYPE_FAT32
;

1088 i(
atfs
.
fesyemTy
 =
FAT_FILESYSTEM_TYPE_FAT32
) {

1089 
atfs
.
roDeyClu
 = 
vume
->
tDest
.
t32
.
roClu
;

1092 
atfs
.
roDeyClu
 = 0;

1100 
ut32_t
 
dOfFATs
 = 
atfs
.
tSSe
 + 
AFATFS_NUM_FATS
 *tfs.
tSes
;

1108 
atfs
.
uSSe
 = 
dOfFATs
 +tfs.
roDeySes
;

1112  
ue
;

1113 
	}
}

1121 
bo
 
	$atfs_feIsBusy
(
atfsFeP_t
 
fe
)

1123  
fe
->
ݔi
.ݔi !
AFATFS_FILE_OPERATION_NONE
;

1124 
	}
}

1129 
	$atfs_FeHd
(
atfsFeP_t
 
fe
)

1131 
	`memt
(
fe
, 0, (*file));

1132 
fe
->
wreLockedCacheIndex
 = -1;

1133 
fe
->
adRaCacheIndex
 = -1;

1134 
	}
}

1139 
	$atfs_feUpdeFeSize
(
atfsFe_t
 *
fe
)

1141 
fe
->
logilSize
 = 
	`MAX
(fe->logilSize, fe->
cursOfft
);

1142 
	}
}

1144 
	$atfs_feUockCacheSe
(
atfsFeP_t
 
fe
)

1146 i(
fe
->
wreLockedCacheIndex
 != -1) {

1148 
atfs
.
cheDest
[
fe
->
wreLockedCacheIndex
].
locked
 = 0;

1149 
fe
->
wreLockedCacheIndex
 = -1;

1152 i(
fe
->
adRaCacheIndex
 != -1) {

1154 
atfs
.
cheDest
[
fe
->
adRaCacheIndex
].
Cou
 = 
	`MAX
(()afatfs.cacheDescriptor[file->readRetainCacheIndex].retainCount - 1, 0);

1155 
fe
->
adRaCacheIndex
 = -1;

1157 
	}
}

1162 
ut32_t
 
	$atfs_uSize
()

1164  
atfs
.
sPClu
 * 
AFATFS_SECTOR_SIZE
;

1165 
	}
}

1170 
ut32_t
 
	$atfs_byIndexInClu
(
ut32_t
 
byOfft
)

1173  
atfs
.
byInCluMask
 & 
byOfft
;

1174 
	}
}

1179 
	$atfs_gFATPosiFClu
(
ut32_t
 
u
, ut32_*
tSeIndex
, ut32_*
tSeEryIndex
)

1181 i(
atfs
.
fesyemTy
 =
FAT_FILESYSTEM_TYPE_FAT16
) {

1183 
ut32_t
 
sPFATSe
 = 
AFATFS_SECTOR_SIZE
 / (
ut16_t
);

1185 *
tSeIndex
 = 
u
 / 
sPFATSe
;

1186 *
tSeEryIndex
 = 
u
 & (
sPFATSe
 - 1);

1189 
ut32_t
 
sPFATSe
 = 
AFATFS_SECTOR_SIZE
 / (uint32_t);

1191 *
tSeIndex
 = 
	`t32_decodeCluNumb
(
u
/ 
sPFATSe
;

1192 *
tSeEryIndex
 = 
u
 & (
sPFATSe
 - 1);

1194 
	}
}

1201 
ut32_t
 
	$atfs_tSeToPhysil
(
tIndex
, 
ut32_t
 
tSeIndex
)

1207  
atfs
.
tSSe
 + (
tIndex
 ?tfs.
tSes
 : 0+ 
tSeIndex
;

1208 
	}
}

1223 
atfsOtiStus_e
 
	$atfs_FATGNextClu
(
tIndex
, 
ut32_t
 
u
, ut32_*
xtClu
)

1225 
ut32_t
 
tSeIndex
, 
tSeEryIndex
;

1226 
atfsFATSe_t
 

;

1228 
	`atfs_gFATPosiFClu
(
u
, &
tSeIndex
, &
tSeEryIndex
);

1230 
atfsOtiStus_e
 
su
 = 
	`atfs_cheSe
(
	`atfs_tSeToPhysil
(
tIndex
, 
tSeIndex
), &

.
bys
, 
AFATFS_CACHE_READ
, 0);

1232 i(
su
 =
AFATFS_OPERATION_SUCCESS
) {

1233 i(
atfs
.
fesyemTy
 =
FAT_FILESYSTEM_TYPE_FAT16
) {

1234 *
xtClu
 = 

.
t16
[
tSeEryIndex
];

1237 *
xtClu
 = 
	`t32_decodeCluNumb
(

.
t32
[
tSeEryIndex
]);

1241  
su
;

1242 
	}
}

1251 
atfsOtiStus_e
 
	$atfs_feGNextClu
(
atfsFeP_t
 
fe
, 
ut32_t
 
cutClu
, ut32_*
xtClu
)

1253 #ide
AFATFS_USE_FREEFILE


1254 (
fe
;

1256 i((
fe
->
mode
 & 
AFATFS_FILE_MODE_CONTIGUOUS
) != 0) {

1257 
ut32_t
 
FeS
 = 
atfs
.
Fe
.
fClu
;

1259 
	`atfs_as
(
cutClu
 + 1 <
FeS
);

1262 i(
cutClu
 + 1 =
FeS
) {

1263 *
xtClu
 = 0;

1265 *
xtClu
 = 
cutClu
 + 1;

1268  
AFATFS_OPERATION_SUCCESS
;

1272  
	`atfs_FATGNextClu
(0, 
cutClu
, 
xtClu
);

1274 
	}
}

1276 
bo
 
	$atfs_FATIsEndOfChaMk
(
ut32_t
 
uNumb
)

1278 i(
atfs
.
fesyemTy
 =
FAT_FILESYSTEM_TYPE_FAT32
) {

1279  
	`t32_isEndOfChaMk
(
uNumb
);

1281  
	`t16_isEndOfChaMk
(
uNumb
);

1283 
	}
}

1289 
bo
 
	$atfs_isEndOfAodFe
(
atfsFeP_t
 
fe
)

1291 i(
fe
->
ty
 =
AFATFS_FILE_TYPE_FAT16_ROOT_DIRECTORY
) {

1292  
fe
->
cursOfft
 >
AFATFS_SECTOR_SIZE
 * 
atfs
.
roDeySes
;

1294  
fe
->
cursClu
 =0 || 
	`atfs_FATIsEndOfChaMk
(file->cursorCluster);

1296 
	}
}

1310 
bo
 
	$atfs_fekAtomic
(
atfsFeP_t
 
fe
, 
t32_t
 
offt
)

1315 
ut32_t
 
wSeOfft
 = 
offt
 + 
fe
->
cursOfft
 % 
AFATFS_SECTOR_SIZE
;

1320 i(
wSeOfft
 < 
AFATFS_SECTOR_SIZE
) {

1321 
fe
->
cursOfft
 +
offt
;

1324  
ue
;

1328 
	`atfs_feUockCacheSe
(
fe
);

1331 i(
fe
->
ty
 =
AFATFS_FILE_TYPE_FAT16_ROOT_DIRECTORY
) {

1332 
fe
->
cursOfft
 +
offt
;

1333  
ue
;

1336 
ut32_t
 
uSizeBys
 = 
	`atfs_uSize
();

1337 
ut32_t
 
offtInClu
 = 
	`atfs_byIndexInClu
(
fe
->
cursOfft
);

1338 
ut32_t
 
wOfftInClu
 = 
offtInClu
 + 
offt
;

1340 
atfsOtiStus_e
 
us
;

1342 i(
offt
 > (
t32_t

uSizeBys
 || off< -(t32_t
offtInClu
) {

1343  
l
;

1347 i(
wOfftInClu
 >
uSizeBys
) {

1348 
ut32_t
 
xtClu
;

1350 
us
 = 
	`atfs_feGNextClu
(
fe
, fe->
cursClu
, &
xtClu
);

1351 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

1353 
ut32_t
 
bysToSk
 = 
uSizeBys
 - 
offtInClu
;

1355 
fe
->
cursPviousClu
 = fe->
cursClu
;

1356 
fe
->
cursClu
 = 
xtClu
;

1357 
fe
->
cursOfft
 +
bysToSk
;

1359 
offt
 -
bysToSk
;

1362  
l
;

1367 i(!
	`atfs_isEndOfAodFe
(
fe
)) {

1368 
fe
->
cursOfft
 +
offt
;

1371  
ue
;

1372 
	}
}

1385 
atfsOtiStus_e
 
	$atfs_fekIl
(
atfsFeP_t
 
fe
, 
ut32_t
 
offt
, 
atfsFeClback_t
 
back
)

1388 i(
	`atfs_fekAtomic
(
fe
, 
offt
)) {

1390 i(
back
) {

1392 
	`back
(
fe
);

1395  
AFATFS_OPERATION_SUCCESS
;

1398 i(
	`atfs_feIsBusy
(
fe
)) {

1399  
AFATFS_OPERATION_FAILURE
;

1403 
atfsSk_t
 *
S
 = &
fe
->
ݔi
.
e
.
ek
;

1405 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_SEEK
;

1406 
S
->
back
 = callback;

1407 
S
->
ekOfft
 = 
offt
;

1409  
AFATFS_OPERATION_IN_PROGRESS
;

1411 
	}
}

1423 
atfsOtiStus_e
 
	$atfs_fek
(
atfsFeP_t
 
fe
, 
t32_t
 
offt
, 
atfsSk_e
 
wh
)

1429 
	`atfs_feUpdeFeSize
(
fe
);

1433 
wh
) {

1434 
AFATFS_SEEK_CUR
:

1435 
	`tf
("%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

1436 i(
offt
 >= 0) {

1438  
	`atfs_fekIl
(
fe
, 
	`MIN
(fe->
cursOfft
 + 
offt
, fe->
logilSize
), 
NULL
);

1444 
offt
 +
fe
->
cursOfft
;

1447 
AFATFS_SEEK_END
:

1448 
	`tf
("%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

1450 i(
fe
->
logilSize
 + 
offt
 =fe->
cursOfft
) {

1451  
AFATFS_OPERATION_SUCCESS
;

1455 
offt
 +
fe
->
logilSize
;

1458 
AFATFS_SEEK_SET
:

1468 
	`atfs_feUockCacheSe
(
fe
);

1471 
fe
->
cursPviousClu
 = 0;

1472 
fe
->
cursClu
 = fe->
fClu
;

1473 
fe
->
cursOfft
 = 0;

1476  
	`atfs_fekIl
(
fe
, 
	`MIN
((
ut32_t

offt
, fe->
logilSize
), 
NULL
);

1477 
	}
}

1487 
bo
 
	$atfs_chd
(
atfsFeP_t
 
dey
)

1490 i(
	`atfs_feIsBusy
(&
atfs
.
cutDey
)) {

1491  
l
;

1496 i(
dey
) {

1499 i(
	`atfs_feIsBusy
(
dey
)) {

1500  
l
;

1519 
	`memy
(&
atfs
.
cutDey
, 
dey
, (*directory));

1529  
ue
;

1539 
	`atfs_FeHd
(&
atfs
.
cutDey
);

1545 
atfs
.
cutDey
.
mode
 = 
AFATFS_FILE_MODE_READ
 | 
AFATFS_FILE_MODE_WRITE
;

1552 i(
atfs
.
fesyemTy
 =
FAT_FILESYSTEM_TYPE_FAT16
) {

1553 
atfs
.
cutDey
.
ty
 = 
AFATFS_FILE_TYPE_FAT16_ROOT_DIRECTORY
;

1555 
atfs
.
cutDey
.
ty
 = 
AFATFS_FILE_TYPE_DIRECTORY
;

1561 
atfs
.
cutDey
.
fClu
 =tfs.
roDeyClu
;

1566 
atfs
.
cutDey
.
ib
 = 
FAT_FILE_ATTRIBUTE_DIRECTORY
;

1571 
atfs
.
cutDey
.
deyEryPos
.
NumbPhysil
 = 0;

1576 
	`atfs_fek
(&
atfs
.
cutDey
, 0, 
AFATFS_SEEK_SET
);

1578  
ue
;

1580 
	}
}

1585 
	$atfs_fdF
(
atfsFeP_t
 
dey
, 
atfsFd_t
 *
fd
)

1587 
	`atfs_fek
(
dey
, 0, 
AFATFS_SEEK_SET
);

1588 
fd
->
yIndex
 = -1;

1589 
	}
}

1594 
ut32_t
 
	$atfs_IndexInClu
(
ut32_t
 
byOfft
)

1596  
	`atfs_byIndexInClu
(
byOfft
/ 
AFATFS_SECTOR_SIZE
;

1597 
	}
}

1599 
ut32_t
 
	$atfs_feCluToPhysil
(
ut32_t
 
uNumb
, ut32_
Index
)

1604  
atfs
.
uSSe
 + (
uNumb
 - 2*tfs.
sPClu
 + 
Index
;

1605 
	}
}

1607 
ut32_t
 
	$atfs_feGCursPhysilSe
(
atfsFeP_t
 
fe
)

1610 i(
fe
->
ty
 =
AFATFS_FILE_TYPE_FAT16_ROOT_DIRECTORY
) {

1611  
atfs
.
tSSe
 + 
AFATFS_NUM_FATS
 *tfs.
tSes
 + 
fe
->
cursOfft
 / 
AFATFS_SECTOR_SIZE
;

1615 
ut32_t
 
cursSeInClu
 = 
	`atfs_IndexInClu
(
fe
->
cursOfft
);

1618  
	`atfs_feCluToPhysil
(
fe
->
cursClu
, 
cursSeInClu
);

1620 
	}
}

1622 
	$atfs_gCacheDestIndexFBufr
(
ut8_t
 *
memy
)

1624 
dex
 = (
memy
 - 
atfs
.
che
/ 
AFATFS_SECTOR_SIZE
;

1626 i(
	`atfs_as
(
dex
 >0 && index < 
AFATFS_NUM_CACHE_SECTORS
)) {

1627  
dex
;

1631 
	}
}

1639 
ut8_t
* 
	$atfs_feRaCursSeFRd
(
atfsFeP_t
 
fe
)

1641 
ut8_t
 *
su
;

1643 
ut32_t
 
physilSe
 = 
	`atfs_feGCursPhysilSe
(
fe
);

1651 i(
fe
->
adRaCacheIndex
 != -1) {

1652 i(!
	`atfs_as
(
physilSe
 =
atfs
.
cheDest
[
fe
->
adRaCacheIndex
].
Index
)) {

1653  
NULL
;

1656 
su
 = 
	`atfs_cheSeGMemy
(
fe
->
adRaCacheIndex
);

1658 i(
	`atfs_isEndOfAodFe
(
fe
)) {

1659  
NULL
;

1663 
	`atfs_as
(
physilSe
 > 0);

1665 
atfsOtiStus_e
 
us
 = 
	`atfs_cheSe
(

1666 
physilSe
,

1667 &
su
,

1668 
AFATFS_CACHE_READ
 | 
AFATFS_CACHE_RETAIN
,

1672 i(
us
 !
AFATFS_OPERATION_SUCCESS
) {

1675  
NULL
;

1678 
fe
->
adRaCacheIndex
 = 
	`atfs_gCacheDestIndexFBufr
(
su
);

1681  
su
;

1682 
	}
}

1692 
atfsOtiStus_e
 
	$atfs_fdNext
(
atfsFeP_t
 
dey
, 
atfsFd_t
 *
fd
, 
tDeyEry_t
 **
dEry
)

1694 
ut8_t
 *

;

1699 i(
fd
->
yIndex
 =
AFATFS_FILES_PER_DIRECTORY_SECTOR
 - 1) {

1700 i(
	`atfs_fekAtomic
(
dey
, 
AFATFS_SECTOR_SIZE
)) {

1701 
fd
->
yIndex
 = -1;

1705  
AFATFS_OPERATION_IN_PROGRESS
;

1709 

 = 
	`atfs_feRaCursSeFRd
(
dey
);

1714 i(

) {

1715 
fd
->
yIndex
++;

1717 *
dEry
 = (
tDeyEry_t
 *)

 + 
fd
->
yIndex
;

1719 
fd
->
NumbPhysil
 = 
	`atfs_feGCursPhysilSe
(
dey
);

1724  
AFATFS_OPERATION_SUCCESS
;

1726 i(
	`atfs_isEndOfAodFe
(
dey
)) {

1727 *
dEry
 = 
NULL
;

1729  
AFATFS_OPERATION_SUCCESS
;

1733  
AFATFS_OPERATION_IN_PROGRESS
;

1735 
	}
}

1740 
	$atfs_fdLa
(
atfsFeP_t
 
dey
)

1742 
	`atfs_feUockCacheSe
(
dey
);

1743 
	}
}

1748 
	$atfs_feLdDeyEry
(
atfsFe_t
 *
fe
, 
tDeyEry_t
 *
y
)

1752 
fe
->
fClu
 = (
ut32_t
(
y
->
fCluHigh
 << 16|ry->
fCluLow
;

1754 
fe
->
logilSize
 = 
y
->
feSize
;

1756 
fe
->
physilSize
 = 
	`roundUpTo
(
y
->
feSize
, 
	`atfs_uSize
());

1758 
fe
->
ib
 = 
y
->attrib;

1760 
	}
}

1762 
atfsCacheBlockDest_t
* 
	$atfs_gCacheDestFBufr
(
ut8_t
 *
memy
)

1764  
atfs
.
cheDest
 + 
	`atfs_gCacheDestIndexFBufr
(
memy
);

1765 
	}
}

1767 
	$atfs_ndRegurFeCluInOtiS
(
atfsAdFeClu_t
 *
e
, 
ut32_t
 
eviousClu
)

1769 
e
->
pha
 = 
AFATFS_APPEND_FREE_CLUSTER_PHASE_INITIAL
;

1770 
e
->
eviousClu
 =reviousCluster;

1771 
e
->
chClu
 = 
atfs
.
ϡCluAod
;

1772 
	}
}

1777 
	$atfs_feGCursCluAndSe
(
atfsFeP_t
 
fe
, 
ut32_t
 *
u
, 
ut16_t
 *

)

1779 *
u
 = 
fe
->
cursClu
;

1781 i(
fe
->
ty
 =
AFATFS_FILE_TYPE_FAT16_ROOT_DIRECTORY
) {

1782 *

 = 
fe
->
cursOfft
 / 
AFATFS_SECTOR_SIZE
;

1785 *

 = 
	`atfs_IndexInClu
(
fe
->
cursOfft
);

1787 
	}
}

1802 
atfsOtiStus_e
 
	$atfs_veDeyEry
(
atfsFeP_t
 
fe
, 
atfsSaveDeyEryMode_e
 
mode
)

1804 
ut8_t
 *

;

1805 
atfsOtiStus_e
 
su
;

1807 i(
fe
->
deyEryPos
.
NumbPhysil
 == 0) {

1808  
AFATFS_OPERATION_SUCCESS
;

1811 
su
 = 
	`atfs_cheSe
(
fe
->
deyEryPos
.
NumbPhysil
, &

, 
AFATFS_CACHE_READ
 | 
AFATFS_CACHE_WRITE
, 0);

1813 #ifde
AFATFS_DEBUG_VERBOSE


1814 
	`rtf
(
dr
, "Savg deyryأ %u...\n", 
fe
->
deyEryPos
.
NumbPhysil
);

1817 i(
su
 =
AFATFS_OPERATION_SUCCESS
) {

1818 i(
	`atfs_as
(
fe
->
deyEryPos
.
yIndex
 >= 0)) {

1819 
tDeyEry_t
 *
y
 = (tDeyEry_*

 + 
fe
->
deyEryPos
.
yIndex
;

1821 
mode
) {

1822 
AFATFS_SAVE_DIRECTORY_NORMAL
:

1828 
y
->
feSize
 = 
fe
->
physilSize
;

1830 
AFATFS_SAVE_DIRECTORY_DELETED
:

1831 
y
->
fame
[0] = 
FAT_DELETED_FILE_MARKER
;

1834 
AFATFS_SAVE_DIRECTORY_FOR_CLOSE
:

1836 
y
->
feSize
 = 
fe
->
logilSize
;

1840 i(
fe
->
ty
 =
AFATFS_FILE_TYPE_DIRECTORY
) {

1841 
y
->
feSize
 = 0;

1844 
y
->
fCluHigh
 = 
fe
->
fClu
 >> 16;

1845 
y
->
fCluLow
 = 
fe
->
fClu
 & 0xFFFF;

1847  
AFATFS_OPERATION_FAILURE
;

1851  
su
;

1852 
	}
}

1862 
atfsOtiStus_e
 
	$atfs_FATSNextClu
(
ut32_t
 
tClu
, ut32_
xtClu
)

1864 
atfsFATSe_t
 

;

1865 
ut32_t
 
tSeIndex
, 
tSeEryIndex
, 
tPhysilSe
;

1866 
atfsOtiStus_e
 
su
;

1868 #ifde
AFATFS_DEBUG


1869 
	`atfs_as
(
tClu
 >
FAT_SMALLEST_LEGAL_CLUSTER_NUMBER
);

1872 
	`atfs_gFATPosiFClu
(
tClu
, &
tSeIndex
, &
tSeEryIndex
);

1874 
tPhysilSe
 = 
	`atfs_tSeToPhysil
(0, 
tSeIndex
);

1876 
su
 = 
	`atfs_cheSe
(
tPhysilSe
, &

.
bys
, 
AFATFS_CACHE_READ
 | 
AFATFS_CACHE_WRITE
, 0);

1878 i(
su
 =
AFATFS_OPERATION_SUCCESS
) {

1879 i(
atfs
.
fesyemTy
 =
FAT_FILESYSTEM_TYPE_FAT16
) {

1880 

.
t16
[
tSeEryIndex
] = 
xtClu
;

1882 

.
t32
[
tSeEryIndex
] = 
xtClu
;

1886  
su
;

1887 
	}
}

1910 
atfsFdCluStus_e
 
	$atfs_fdCluWhCdi
(
atfsCluSrchCdi_e
 
cdi
, 
ut32_t
 *
u
, ut32_
chLim
)

1912 
atfsFATSe_t
 

;

1913 
ut32_t
 
tSeIndex
, 
tSeEryIndex
;

1915 
ut32_t
 
tErsPSe
 = 
	`atfs_tErsPSe
();

1916 
bo
 
lookgFFe
 = 
cdi
 =
CLUSTER_SEARCH_FREE_AT_BEGINNING_OF_FAT_SECTOR
 || cdi =
CLUSTER_SEARCH_FREE
;

1918 
jump
;

1921 
	`atfs_gFATPosiFClu
(*
u
, &
tSeIndex
, &
tSeEryIndex
);

1923 
cdi
) {

1924 
CLUSTER_SEARCH_FREE_AT_BEGINNING_OF_FAT_SECTOR
:

1925 
jump
 = 
tErsPSe
;

1928 i(!
	`atfs_as
(
tSeEryIndex
 == 0)) {

1929  
AFATFS_FIND_CLUSTER_FATAL
;

1933 
CLUSTER_SEARCH_OCCUPIED
:

1934 
CLUSTER_SEARCH_FREE
:

1935 
jump
 = 1;

1939 
	`atfs_as
(
l
);

1940  
AFATFS_FIND_CLUSTER_FATAL
;

1943 *
u
 < 
chLim
) {

1945 #ifde
AFATFS_USE_FREEFILE


1947 i(
atfs
.
Fe
.
logilSize
 > 0 && *
u
 =atfs.Fe.
fClu
) {

1948 *
u
 +(
atfs
.
Fe
.
logilSize
 + 
	`atfs_uSize
() - 1) /fatfs_clusterSize();

1951 *
u
 = 
	`roundUpTo
(*u, 
jump
);

1956 
atfsOtiStus_e
 
us
 = 
	`atfs_cheSe
(
	`atfs_tSeToPhysil
(0, 
tSeIndex
), &

.
bys
, 
AFATFS_CACHE_READ
 | 
AFATFS_CACHE_DISCARDABLE
, 0);

1958 
us
) {

1959 
AFATFS_OPERATION_SUCCESS
:

1961 
ut32_t
 
uNumb
;

1963 
atfs
.
fesyemTy
) {

1964 
FAT_FILESYSTEM_TYPE_FAT16
:

1965 
uNumb
 = 

.
t16
[
tSeEryIndex
];

1967 
FAT_FILESYSTEM_TYPE_FAT32
:

1968 
uNumb
 = 
	`t32_decodeCluNumb
(

.
t32
[
tSeEryIndex
]);

1971  
AFATFS_FIND_CLUSTER_FATAL
;

1974 i(
	`t_isFeS
(
uNumb
=
lookgFFe
) {

1979 i(*
u
 < 
chLim
) {

1980  
AFATFS_FIND_CLUSTER_FOUND
;

1982 *
u
 = 
chLim
;

1983  
AFATFS_FIND_CLUSTER_NOT_FOUND
;

1987 (*
u
+
jump
;

1988 
tSeEryIndex
 +
jump
;

1989 } 
tSeEryIndex
 < 
tErsPSe
);

1992 
tSeIndex
++;

1993 
tSeEryIndex
 = 0;

1996 
AFATFS_OPERATION_FAILURE
:

1997  
AFATFS_FIND_CLUSTER_FATAL
;

2000 
AFATFS_OPERATION_IN_PROGRESS
:

2001  
AFATFS_FIND_CLUSTER_IN_PROGRESS
;

2007 *
u
 = 
chLim
;

2008  
AFATFS_FIND_CLUSTER_NOT_FOUND
;

2009 
	}
}

2025 
atfsOtiStus_e
 
	$atfs_ndRegurFeCluCtue
(
atfsFe_t
 *
fe
)

2027 
atfsAdFeClu_t
 *
S
 = &
fe
->
ݔi
.
e
.
ndFeClu
;

2028 
atfsOtiStus_e
 
us
;

2030 
doMe
:

2034 
S
->
pha
) {

2035 
AFATFS_APPEND_FREE_CLUSTER_PHASE_FIND_FREESPACE
:

2036 
	`atfs_fdCluWhCdi
(
CLUSTER_SEARCH_FREE
, &
S
->
chClu
, 
atfs
.
numClus
 + 
FAT_SMALLEST_LEGAL_CLUSTER_NUMBER
)) {

2037 
AFATFS_FIND_CLUSTER_FOUND
:

2038 
atfs
.
ϡCluAod
 = 
S
->
chClu
;

2041 
fe
->
cursClu
 = 
S
->
chClu
;

2042 
fe
->
physilSize
 +
	`atfs_uSize
();

2044 i(
S
->
eviousClu
 == 0) {

2046 
fe
->
fClu
 = 
S
->
chClu
;

2049 
S
->
pha
 = 
AFATFS_APPEND_FREE_CLUSTER_PHASE_UPDATE_FAT1
;

2050 
doMe
;

2053 
AFATFS_FIND_CLUSTER_FATAL
:

2054 
AFATFS_FIND_CLUSTER_NOT_FOUND
:

2056 
S
->
pha
 = 
AFATFS_APPEND_FREE_CLUSTER_PHASE_FAILURE
;

2057 
doMe
;

2060 
AFATFS_FIND_CLUSTER_IN_PROGRESS
:

2065 
AFATFS_APPEND_FREE_CLUSTER_PHASE_UPDATE_FAT1
:

2068 
us
 = 
	`atfs_FATSNextClu
(
S
->
chClu
, 0xFFFFFFFF);

2070 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

2071 i(
S
->
eviousClu
) {

2072 
S
->
pha
 = 
AFATFS_APPEND_FREE_CLUSTER_PHASE_UPDATE_FAT2
;

2074 
S
->
pha
 = 
AFATFS_APPEND_FREE_CLUSTER_PHASE_UPDATE_FILE_DIRECTORY
;

2077 
doMe
;

2081 
AFATFS_APPEND_FREE_CLUSTER_PHASE_UPDATE_FAT2
:

2084 
us
 = 
	`atfs_FATSNextClu
(
S
->
eviousClu
, opS->
chClu
);

2086 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

2087 
S
->
pha
 = 
AFATFS_APPEND_FREE_CLUSTER_PHASE_UPDATE_FILE_DIRECTORY
;

2088 
doMe
;

2092 
AFATFS_APPEND_FREE_CLUSTER_PHASE_UPDATE_FILE_DIRECTORY
:

2094 i(
	`atfs_veDeyEry
(
fe
, 
AFATFS_SAVE_DIRECTORY_NORMAL
=
AFATFS_OPERATION_SUCCESS
) {

2095 
S
->
pha
 = 
AFATFS_APPEND_FREE_CLUSTER_PHASE_COMPLETE
;

2096 
doMe
;

2100 
AFATFS_APPEND_FREE_CLUSTER_PHASE_COMPLETE
:

2102 i(
fe
->
ݔi
.ݔi =
AFATFS_FILE_OPERATION_APPEND_FREE_CLUSTER
) {

2103 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

2106  
AFATFS_OPERATION_SUCCESS
;

2109 
AFATFS_APPEND_FREE_CLUSTER_PHASE_FAILURE
:

2111 i(
fe
->
ݔi
.ݔi =
AFATFS_FILE_OPERATION_APPEND_FREE_CLUSTER
) {

2112 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

2115 
atfs
.
fesyemFu
 = 
ue
;

2117  
AFATFS_OPERATION_FAILURE
;

2124  
AFATFS_OPERATION_IN_PROGRESS
;

2125 
	}
}

2127 
atfsOtiStus_e
 
	$atfs_exndSubdeyCtue
(
atfsFe_t
 *
dey
)

2129 
atfsExndSubdey_t
 *
S
 = &
dey
->
ݔi
.
e
.
exndSubdey
;

2130 
atfsOtiStus_e
 
us
;

2131 
ut8_t
 *
Bufr
;

2132 
ut32_t
 
uNumb
, 
physilSe
;

2133 
ut16_t
 
InClu
;

2137 
doMe
:

2138 
S
->
pha
) {

2139 
AFATFS_EXTEND_SUBDIRECTORY_PHASE_ADD_FREE_CLUSTER
:

2140 
us
 = 
	`atfs_ndRegurFeCluCtue
(
dey
);

2144 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

2145 
S
->
pha
 = 
AFATFS_EXTEND_SUBDIRECTORY_PHASE_WRITE_SECTORS
;

2146 
doMe
;

2147 } i(
us
 =
AFATFS_OPERATION_FAILURE
) {

2148 
S
->
pha
 = 
AFATFS_EXTEND_SUBDIRECTORY_PHASE_FAILURE
;

2149 
doMe
;

2153 
AFATFS_EXTEND_SUBDIRECTORY_PHASE_WRITE_SECTORS
:

2155 
	`atfs_feGCursCluAndSe
(
dey
, &
uNumb
, &
InClu
);

2156 
physilSe
 = 
	`atfs_feGCursPhysilSe
(
dey
);

2161 
us
 = 
	`atfs_cheSe
(
physilSe
, &
Bufr
, 
AFATFS_CACHE_WRITE
, 0);

2163 i(
us
 !
AFATFS_OPERATION_SUCCESS
) {

2164  
us
;

2167 
	`memt
(
Bufr
, 0, 
AFATFS_SECTOR_SIZE
);

2170 i(
dey
->
deyEryPos
.
NumbPhysil
 !0 && dey->
cursOfft
 == 0) {

2172 
tDeyEry_t
 *
dErs
 = (tDeyEry_*
Bufr
;

2174 
	`memt
(
dErs
[0].
fame
, ' ', (dirEntries[0].filename));

2175 
dErs
[0].
fame
[0] = '.';

2176 
dErs
[0].
fCluHigh
 = 
dey
->
fClu
 >> 16;

2177 
dErs
[0].
fCluLow
 = 
dey
->
fClu
 & 0xFFFF;

2178 
dErs
[0].
ib
 = 
FAT_FILE_ATTRIBUTE_DIRECTORY
;

2180 
	`memt
(
dErs
[1].
fame
, ' ', (dirEntries[1].filename));

2181 
dErs
[1].
fame
[0] = '.';

2182 
dErs
[1].
fame
[1] = '.';

2183 
dErs
[1].
fCluHigh
 = 
S
->
DeyClu
 >> 16;

2184 
dErs
[1].
fCluLow
 = 
S
->
DeyClu
 & 0xFFFF;

2185 
dErs
[1].
ib
 = 
FAT_FILE_ATTRIBUTE_DIRECTORY
;

2189 i(
InClu
 < 
atfs
.
sPClu
 - 1) {

2191 
	`atfs_as
(
	`atfs_fekAtomic
(
dey
, 
AFATFS_SECTOR_SIZE
));

2192 
InClu
++;

2193 
physilSe
++;

2200 
	`atfs_as
(
	`atfs_fekAtomic
(
dey
, -
AFATFS_SECTOR_SIZE
 * (
atfs
.
sPClu
 - 1)));

2201 
S
->
pha
 = 
AFATFS_EXTEND_SUBDIRECTORY_PHASE_SUCCESS
;

2202 
doMe
;

2205 
AFATFS_EXTEND_SUBDIRECTORY_PHASE_SUCCESS
:

2206 
dey
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

2208 i(
S
->
back
) {

2210 
S
->
	`back
(
dey
);

2213  
AFATFS_OPERATION_SUCCESS
;

2216 
AFATFS_EXTEND_SUBDIRECTORY_PHASE_FAILURE
:

2217 
dey
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

2219 i(
S
->
back
) {

2221 
S
->
	`back
(
NULL
);

2224  
AFATFS_OPERATION_FAILURE
;

2229  
AFATFS_OPERATION_IN_PROGRESS
;

2230 
	}
}

2243 
atfsOtiStus_e
 
	$atfs_exndSubdey
(
atfsFe_t
 *
dey
, 
atfsFeP_t
 
Dey
, 
atfsFeClback_t
 
back
)

2246 i(
dey
->
ty
 =
AFATFS_FILE_TYPE_FAT16_ROOT_DIRECTORY
 || 
	`atfs_feIsBusy
(directory)) {

2247  
AFATFS_OPERATION_FAILURE
;

2254 
atfsExndSubdey_t
 *
S
 = &
dey
->
ݔi
.
e
.
exndSubdey
;

2256 
dey
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_EXTEND_SUBDIRECTORY
;

2258 
S
->
pha
 = 
AFATFS_EXTEND_SUBDIRECTORY_PHASE_INITIAL
;

2260 
S
->
DeyClu
 = 
Dey
 ?tDey->
fClu
 : 0;

2262 
S
->
back
 = callback;

2264 
	`atfs_ndRegurFeCluInOtiS
(&
S
->
ndFeClu
, 
dey
->
cursPviousClu
);

2268  
	`atfs_exndSubdeyCtue
(
dey
);

2269 
	}
}

2286 
atfsOtiStus_e
 
	$atfs_loDeyEry
(
atfsFeP_t
 
dey
, 
tDeyEry_t
 **
dEry
, 
atfsFd_t
 *
fd
)

2288 
atfsOtiStus_e
 
su
;

2290 i(
	`atfs_feIsBusy
(
dey
)) {

2292  
AFATFS_OPERATION_IN_PROGRESS
;

2295 (
su
 = 
	`atfs_fdNext
(
dey
, 
fd
, 
dEry
)=
AFATFS_OPERATION_SUCCESS
) {

2296 i(*
dEry
) {

2297 i(
	`t_isDeyEryEmy
(*
dEry
|| 
	`t_isDeyEryTm
(*dirEntry)) {

2298 
	`atfs_cheSeMkDty
(
	`atfs_gCacheDestFBufr
((
ut8_t
 **
dEry
));

2300 
	`atfs_fdLa
(
dey
);

2302  
AFATFS_OPERATION_SUCCESS
;

2307 
su
 = 
	`atfs_exndSubdey
(
dey
, 
NULL
, NULL);

2311 i(
su
 =
AFATFS_OPERATION_SUCCESS
) {

2321  
su
;

2322 
	}
}

2331 
bo
 
	$atfs_run
(
atfsFeP_t
 
fe
, 
atfsFeClback_t
 
back
)

2333 
atfsTrunFe_t
 *
S
;

2335 i(
	`atfs_feIsBusy
(
fe
))

2336  
l
;

2338 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_TRUNCATE
;

2340 
S
 = &
fe
->
ݔi
.
e
.
unFe
;

2341 
S
->
back
 = callback;

2342 
S
->
pha
 = 
AFATFS_TRUNCATE_FILE_INITIAL
;

2343 
S
->
tClu
 = 
fe
->
fClu
;

2344 
S
->
cutClu
 = opS->
tClu
;

2346 #ifde
AFATFS_USE_FREEFILE


2347 i((
fe
->
mode
 & 
AFATFS_FILE_MODE_CONTIGUOUS
) != 0) {

2349 
S
->
dClu
 = 
atfs
.
Fe
.
fClu
;

2354 
S
->
dClu
 = 0;

2358 
fe
->
fClu
 = 0;

2359 
fe
->
logilSize
 = 0;

2360 
fe
->
physilSize
 = 0;

2362 
	`atfs_fek
(
fe
, 0, 
AFATFS_SEEK_SET
);

2364  
ue
;

2365 
	}
}

2367 
	$atfs_FeCtue
(
atfsFe_t
 *
fe
)

2369 
atfsCeFe_t
 *
S
 = &
fe
->
ݔi
.
e
.
Fe
;

2370 
tDeyEry_t
 *
y
;

2371 
atfsOtiStus_e
 
us
;

2373 
doMe
:

2377 
S
->
pha
) {

2378 
AFATFS_CREATEFILE_PHASE_INITIAL
:

2408 
	`atfs_fdF
(&
atfs
.
cutDey
, &
fe
->
deyEryPos
);

2410 
S
->
pha
 = 
AFATFS_CREATEFILE_PHASE_FIND_FILE
;

2411 
doMe
;

2414 
AFATFS_CREATEFILE_PHASE_FIND_FILE
:

2417 
us
 = 
	`atfs_fdNext
(&
atfs
.
cutDey
, &
fe
->
deyEryPos
, &
y
);

2420 
us
) {

2421 
AFATFS_OPERATION_SUCCESS
:

2423 i(
y
 =
NULL
 || 
	`t_isDeyEryTm
(entry)) {

2424 
	`atfs_fdLa
(&
atfs
.
cutDey
);

2428 i((
fe
->
mode
 & 
AFATFS_FILE_MODE_CREATE
) != 0) {

2430 
	`atfs_fdF
(&
atfs
.
cutDey
, &
fe
->
deyEryPos
);

2432 
S
->
pha
 = 
AFATFS_CREATEFILE_PHASE_CREATE_NEW_FILE
;

2434 
doMe
;

2437 
S
->
pha
 = 
AFATFS_CREATEFILE_PHASE_FAILURE
;

2438 
doMe
;

2440 } i(
	`cmp
(
y
->
fame
, (*)
S
->fame, 
FAT_FILENAME_LENGTH
) == 0) {

2444 
	`atfs_feLdDeyEry
(
fe
, 
y
);

2446 
	`atfs_fdLa
(&
atfs
.
cutDey
);

2448 
S
->
pha
 = 
AFATFS_CREATEFILE_PHASE_SUCCESS
;

2450 
doMe
;

2454 
AFATFS_OPERATION_FAILURE
:

2455 
	`atfs_fdLa
(&
atfs
.
cutDey
);

2456 
S
->
pha
 = 
AFATFS_CREATEFILE_PHASE_FAILURE
;

2457 
doMe
;

2460 
AFATFS_OPERATION_IN_PROGRESS
:

2463 } 
us
 =
AFATFS_OPERATION_SUCCESS
);

2466 
AFATFS_CREATEFILE_PHASE_CREATE_NEW_FILE
:

2468 
us
 = 
	`atfs_loDeyEry
(&
atfs
.
cutDey
, &
y
, &
fe
->
deyEryPos
);

2472 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

2473 
	`memt
(
y
, 0, (*entry));

2475 
	`memy
(
y
->
fame
, 
S
->fame, 
FAT_FILENAME_LENGTH
);

2476 
y
->
ib
 = 
fe
->attrib;

2477 
y
->
tiDe
 = 
AFATFS_DEFAULT_FILE_DATE
;

2478 
y
->
tiTime
 = 
AFATFS_DEFAULT_FILE_TIME
;

2479 
y
->
ϡWreDe
 = 
AFATFS_DEFAULT_FILE_DATE
;

2480 
y
->
ϡWreTime
 = 
AFATFS_DEFAULT_FILE_TIME
;

2482 #ifde
AFATFS_DEBUG_VERBOSE


2483 
	`rtf
(
dr
, "Addg deyry f %.*tأ %u\n", 
FAT_FILENAME_LENGTH
, 
S
->
fame
, 
fe
->
deyEryPos
.
NumbPhysil
);

2486 
S
->
pha
 = 
AFATFS_CREATEFILE_PHASE_SUCCESS
;

2487 
doMe
;

2488 } i(
us
 =
AFATFS_OPERATION_FAILURE
) {

2489 
S
->
pha
 = 
AFATFS_CREATEFILE_PHASE_FAILURE
;

2490 
doMe
;

2494 
AFATFS_CREATEFILE_PHASE_SUCCESS
:

2496 i((
fe
->
mode
 & 
AFATFS_FILE_MODE_RETAIN_DIRECTORY
) != 0) {

2501 
ut8_t
 *
deySe
;

2503 
us
 = 
	`atfs_cheSe
(

2504 
fe
->
deyEryPos
.
NumbPhysil
,

2505 &
deySe
,

2506 
AFATFS_CACHE_READ
 | 
AFATFS_CACHE_RETAIN
,

2512 i(
us
 !
AFATFS_OPERATION_SUCCESS
) {

2518 
	`atfs_fek
(
fe
, 0, 
AFATFS_SEEK_SET
);

2521 i(
fe
->
cursClu
 == 0) {

2522 #ifde
AFATFS_USE_FREEFILE


2523 i((
fe
->
mode
 & 
AFATFS_FILE_MODE_CONTIGUOUS
) != 0) {

2524 i(
	`atfs_feIsBusy
(&
atfs
.
Fe
)) {

2529 
atfs
.
Fe
.
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_LOCKED
;

2535 
fe
->
mode
 &~
AFATFS_FILE_MODE_CONTIGUOUS
;

2538 i((
fe
->
mode
 & 
AFATFS_FILE_MODE_APPEND
) != 0) {

2540 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

2541 
	`atfs_fekIl
(
fe
, fe->
logilSize
, 
S
->
back
);

2546 i(
fe
->
mode
 =(
AFATFS_FILE_MODE_CREATE
 | 
AFATFS_FILE_MODE_WRITE
)) {

2548 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

2549 
	`atfs_run
(
fe
, 
S
->
back
);

2554 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

2560 
S
->
	`back
(
fe
);

2564 
AFATFS_CREATEFILE_PHASE_FAILURE
:

2566 
fe
->
ty
 = 
AFATFS_FILE_TYPE_NONE
;

2567 
S
->
	`back
(
NULL
);

2570 
	}
}

2582 
atfsFeP_t
 
	$atfs_Fe
(
atfsFeP_t
 
fe
, cڡ *
me
, 
ut8_t
 
ib
, ut8_
feMode
, 
atfsFeClback_t
 
back
)

2589 
atfsCeFe_t
 *
S
 = &
fe
->
ݔi
.
e
.
Fe
;

2596 
	`atfs_FeHd
(
fe
);

2602 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_CREATE_FILE
;

2607 
fe
->
mode
 = 
feMode
;

2612 i(
	`rcmp
(
me
, ".") == 0) {

2613 
fe
->
fClu
 = 
atfs
.
cutDey
.firstCluster;

2614 
fe
->
physilSize
 = 
atfs
.
cutDey
.physicalSize;

2615 
fe
->
logilSize
 = 
atfs
.
cutDey
.logicalSize;

2616 
fe
->
ib
 = 
atfs
.
cutDey
.attrib;

2617 
fe
->
ty
 = 
atfs
.
cutDey
.type;

2625 
	`t_cvtFameToFATSty
(
me
, 
S
->
fame
);

2628 
fe
->
ib
 =ttrib;

2632 i((
ib
 & 
FAT_FILE_ATTRIBUTE_DIRECTORY
) != 0) {

2633 
fe
->
ty
 = 
AFATFS_FILE_TYPE_DIRECTORY
;

2636 
fe
->
ty
 = 
AFATFS_FILE_TYPE_NORMAL
;

2644 
S
->
back
 = callback;

2649 i(
	`rcmp
(
me
, ".") == 0) {

2651 
S
->
pha
 = 
AFATFS_CREATEFILE_PHASE_SUCCESS
;

2653 
S
->
pha
 = 
AFATFS_CREATEFILE_PHASE_INITIAL
;

2658 
	`atfs_FeCtue
(
fe
);

2660  
fe
;

2661 
	}
}

2663 #ifde
AFATFS_USE_FREEFILE


2669 
	$atfs_fdLgeCtiguousFeBlockBeg
()

2674 
atfs
.
S
.
SSrch
.
ndideS
 = 
	`atfs_tErsPSe
();

2675 
atfs
.
S
.
SSrch
.
ndideEnd
 =tfs.S.SSrch.
ndideS
;

2676 
atfs
.
S
.
SSrch
.
beGS
 = 0;

2677 
atfs
.
S
.
SSrch
.
beGLgth
 = 0;

2678 
atfs
.
S
.
SSrch
.
pha
 = 
AFATFS_FREE_SPACE_SEARCH_PHASE_FIND_HOLE
;

2679 
	}
}

2681 
	$atfs_FeCed
(
atfsFe_t
 *
fe
)

2685 i(
fe
) {

2689 i(
fe
->
logilSize
 > 0) {

2692 
atfs
.
Pha
 = 
AFATFS_INITIALISATION_FREEFILE_LAST
 + 1;

2696 
	`atfs_fdLgeCtiguousFeBlockBeg
();

2697 
atfs
.
Pha
 = 
AFATFS_INITIALISATION_FREEFILE_FAT_SEARCH
;

2702 
atfs
.
ϡE
 = 
AFATFS_ERROR_GENERIC
;

2703 
atfs
.
fesyemS
 = 
AFATFS_FILESYSTEM_STATE_FATAL
;

2705 
	}
}

2711 
	$atfs_feUpdeFesize
(
atfsFe_t
 *
fe
)

2713 
fe
->
logilSize
 = 
	`MAX
(fe->logilSize, fe->
cursOfft
);

2714 
	}
}

2719 
bo
 
	$atfs_fekIlCtue
(
atfsFe_t
 *
fe
)

2721 
atfsSk_t
 *
S
 = &
fe
->
ݔi
.
e
.
ek
;

2722 
ut32_t
 
uSizeBys
 = 
	`atfs_uSize
();

2723 
ut32_t
 
offtInClu
 = 
	`atfs_byIndexInClu
(
fe
->
cursOfft
);

2725 
atfsOtiStus_e
 
us
;

2728 
offtInClu
 + 
S
->
ekOfft
 >
uSizeBys
 && !
	`atfs_isEndOfAodFe
(
fe
)) {

2729 
ut32_t
 
xtClu
;

2731 
us
 = 
	`atfs_feGNextClu
(
fe
, fe->
cursClu
, &
xtClu
);

2733 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

2735 
ut32_t
 
bysToSk
 = 
uSizeBys
 - 
offtInClu
;

2737 
fe
->
cursPviousClu
 = fe->
cursClu
;

2738 
fe
->
cursClu
 = 
xtClu
;

2740 
fe
->
cursOfft
 +
bysToSk
;

2741 
S
->
ekOfft
 -
bysToSk
;

2742 
offtInClu
 = 0;

2745  
l
;

2750 i(!
	`atfs_isEndOfAodFe
(
fe
)) {

2751 
fe
->
cursOfft
 +
S
->
ekOfft
;

2754 
	`atfs_feUpdeFesize
(
fe
);

2756 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

2758 i(
S
->
back
) {

2759 
S
->
	`back
(
fe
);

2762  
ue
;

2763 
	}
}

2769 
atfsCacheBlockDest_t
* 
	$atfs_fdCacheSe
(
ut32_t
 
Index
)

2771 
i
 = 0; i < 
AFATFS_NUM_CACHE_SECTORS
; i++) {

2772 i(
atfs
.
cheDest
[
i
].
Index
 == sectorIndex) {

2773  &
atfs
.
cheDest
[
i
];

2777  
NULL
;

2778 
	}
}

2780 
	$atfs_foCtue
(
atfsFeP_t
 
fe
)

2782 
atfsCacheBlockDest_t
 *
dest
;

2783 
atfsCloFe_t
 *
S
 = &
fe
->
ݔi
.
e
.
oFe
;

2792 i(
fe
->
ty
 !
AFATFS_FILE_TYPE_DIRECTORY
 && fe->ty !
AFATFS_FILE_TYPE_FAT16_ROOT_DIRECTORY


2793 && (
fe
->
mode
 & (
AFATFS_FILE_MODE_APPEND
 | 
AFATFS_FILE_MODE_WRITE
)) != 0) {

2794 i(
	`atfs_veDeyEry
(
fe
, 
AFATFS_SAVE_DIRECTORY_FOR_CLOSE
!
AFATFS_OPERATION_SUCCESS
) {

2800 i((
fe
->
mode
 & 
AFATFS_FILE_MODE_RETAIN_DIRECTORY
) != 0) {

2801 
dest
 = 
	`atfs_fdCacheSe
(
fe
->
deyEryPos
.
NumbPhysil
);

2803 i(
dest
) {

2804 
dest
->
Cou
 = 
	`MAX
(() descriptor->retainCount - 1, 0);

2809 
	`atfs_feUockCacheSe
(
fe
);

2811 #ifde
AFATFS_USE_FREEFILE


2813 i((
fe
->
mode
 & 
AFATFS_FILE_MODE_CONTIGUOUS
) != 0) {

2814 
	`atfs_as
(
atfs
.
Fe
.
ݔi
.ݔi =
AFATFS_FILE_OPERATION_LOCKED
);

2815 
atfs
.
Fe
.
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

2822 
fe
->
ty
 = 
AFATFS_FILE_TYPE_NONE
;

2823 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

2825 i(
S
->
back
) {

2826 
S
->
	`back
();

2828 
	}
}

2830 #ifde
AFATFS_USE_FREEFILE


2844 
atfsOtiStus_e
 
	$atfs_FATFlWhP
(
atfsFATP_e
 
n
, 
ut32_t
 *
tClu
, ut32_
dClu
)

2846 
atfsFATSe_t
 

;

2847 
ut32_t
 
tSeIndex
, 
fEryIndex
, 
tPhysilSe
;

2848 
ut8_t
 
tErySize
;

2849 
ut32_t
 
xtClu
;

2850 
atfsOtiStus_e
 
su
;

2851 
ut32_t
 
aSeCou
;

2854 
	`atfs_gFATPosiFClu
(*
tClu
, &
tSeIndex
, &
fEryIndex
);

2856 
tPhysilSe
 = 
	`atfs_tSeToPhysil
(0, 
tSeIndex
);

2859 
aSeCou
 = (
dClu
 - *
tClu
 + 
fEryIndex
 + 
	`atfs_tErsPSe
() - 1) /fatfs_fatEntriesPerSector();

2861 *
tClu
 < 
dClu
) {

2863 
ut32_t
 
ϡEryIndex
 = 
	`MIN
(
fEryIndex
 + (
dClu
 - *
tClu
), 
	`atfs_tErsPSe
());

2865 
ut8_t
 
cheFgs
 = 
AFATFS_CACHE_WRITE
 | 
AFATFS_CACHE_DISCARDABLE
;

2867 i(
fEryIndex
 > 0 || 
ϡEryIndex
 < 
	`atfs_tErsPSe
()) {

2869 
cheFgs
 |
AFATFS_CACHE_READ
;

2872 
su
 = 
	`atfs_cheSe
(
tPhysilSe
, &

.
bys
, 
cheFgs
, 
aSeCou
);

2874 i(
su
 !
AFATFS_OPERATION_SUCCESS
) {

2875  
su
;

2878 #ifde
AFATFS_DEBUG_VERBOSE


2879 i(
n
 =
AFATFS_FAT_PATTERN_FREE
) {

2880 
	`rtf
(
dr
, "Mkg clu %u%u iFAT se %u...\n", *
tClu
, 
dClu
, 
tPhysilSe
);

2882 
	`rtf
(
dr
, "Wrg FAT cha from clu %u%u iFAT se %u...\n", *
tClu
, 
dClu
, 
tPhysilSe
);

2886 
n
) {

2887 
AFATFS_FAT_PATTERN_TERMINATED_CHAIN
:

2888 
AFATFS_FAT_PATTERN_UNTERMINATED_CHAIN
:

2889 
xtClu
 = *
tClu
 + 1;

2891 i(
atfs
.
fesyemTy
 =
FAT_FILESYSTEM_TYPE_FAT16
) {

2892 
ut32_t
 
i
 = 
fEryIndex
; i < 
ϡEryIndex
; i++, 
xtClu
++) {

2893 

.
t16
[
i
] = 
xtClu
;

2896 
ut32_t
 
i
 = 
fEryIndex
; i < 
ϡEryIndex
; i++, 
xtClu
++) {

2897 

.
t32
[
i
] = 
xtClu
;

2901 *
tClu
 +
ϡEryIndex
 - 
fEryIndex
;

2903 i(
n
 =
AFATFS_FAT_PATTERN_TERMINATED_CHAIN
 && *
tClu
 =
dClu
) {

2905 i(
atfs
.
fesyemTy
 =
FAT_FILESYSTEM_TYPE_FAT16
) {

2906 

.
t16
[
ϡEryIndex
 - 1] = 0xFFFF;

2908 

.
t32
[
ϡEryIndex
 - 1] = 0xFFFFFFFF;

2913 
AFATFS_FAT_PATTERN_FREE
:

2914 
tErySize
 = 
atfs
.
fesyemTy
 =
FAT_FILESYSTEM_TYPE_FAT16
 ? (
ut16_t
: (
ut32_t
);

2916 
	`memt
(

.
bys
 + 
fEryIndex
 * 
tErySize
, 0, (
ϡEryIndex
 - firstEntryIndex) * fatEntrySize);

2918 *
tClu
 +
ϡEryIndex
 - 
fEryIndex
;

2922 
tPhysilSe
++;

2923 
aSeCou
--;

2924 
fEryIndex
 = 0;

2927  
AFATFS_OPERATION_SUCCESS
;

2928 
	}
}

2939 
atfsOtiStus_e
 
	$atfs_runCtue
(
atfsFeP_t
 
fe
, 
bo
 
mkDed
)

2941 
atfsTrunFe_t
 *
S
 = &
fe
->
ݔi
.
e
.
unFe
;

2942 
atfsOtiStus_e
 
us
;

2944 #ifde
AFATFS_USE_FREEFILE


2945 
ut32_t
 
dFeFeS
, 
FeGrow
;

2948 
doMe
:

2950 
S
->
pha
) {

2951 
AFATFS_TRUNCATE_FILE_UPDATE_DIRECTORY
:

2952 
us
 = 
	`atfs_veDeyEry
(
fe
, 
mkDed
 ? 
AFATFS_SAVE_DIRECTORY_DELETED
 : 
AFATFS_SAVE_DIRECTORY_NORMAL
);

2954 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

2955 #ifde
AFATFS_USE_FREEFILE


2956 i(
S
->
dClu
) {

2957 
S
->
pha
 = 
AFATFS_TRUNCATE_FILE_ERASE_FAT_CHAIN_CONTIGUOUS
;

2961 
S
->
pha
 = 
AFATFS_TRUNCATE_FILE_ERASE_FAT_CHAIN_NORMAL
;

2963 
doMe
;

2966 #ifde
AFATFS_USE_FREEFILE


2967 
AFATFS_TRUNCATE_FILE_ERASE_FAT_CHAIN_CONTIGUOUS
:

2969 
us
 = 
	`atfs_FATFlWhP
(
AFATFS_FAT_PATTERN_UNTERMINATED_CHAIN
, &
S
->
cutClu
, opS->
dClu
);

2971 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

2972 
S
->
pha
 = 
AFATFS_TRUNCATE_FILE_PREPEND_TO_FREEFILE
;

2973 
doMe
;

2976 
AFATFS_TRUNCATE_FILE_PREPEND_TO_FREEFILE
:

2978 
dFeFeS
 = 
atfs
.
Fe
.
fClu
;

2980 
atfs
.
Fe
.
fClu
 = 
S
->
tClu
;

2982 
FeGrow
 = (
dFeFeS
 - 
S
->
tClu
* 
	`atfs_uSize
();

2984 
atfs
.
Fe
.
logilSize
 +
FeGrow
;

2985 
atfs
.
Fe
.
physilSize
 +
FeGrow
;

2987 
us
 = 
	`atfs_veDeyEry
(&
atfs
.
Fe
, 
AFATFS_SAVE_DIRECTORY_NORMAL
);

2988 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

2989 
S
->
pha
 = 
AFATFS_TRUNCATE_FILE_SUCCESS
;

2990 
doMe
;

2994 
AFATFS_TRUNCATE_FILE_ERASE_FAT_CHAIN_NORMAL
:

2995 !
	`atfs_FATIsEndOfChaMk
(
S
->
cutClu
)) {

2996 
ut32_t
 
xtClu
;

2998 
us
 = 
	`atfs_FATGNextClu
(0, 
S
->
cutClu
, &
xtClu
);

3000 i(
us
 !
AFATFS_OPERATION_SUCCESS
) {

3001  
us
;

3004 
us
 = 
	`atfs_FATSNextClu
(
S
->
cutClu
, 0);

3006 i(
us
 !
AFATFS_OPERATION_SUCCESS
) {

3007  
us
;

3010 
S
->
cutClu
 = 
xtClu
;

3013 
atfs
.
ϡCluAod
 = 
	`MIN
tfs.ϡCluAod, 
S
->
cutClu
 - 1);

3016 
S
->
pha
 = 
AFATFS_TRUNCATE_FILE_SUCCESS
;

3017 
doMe
;

3019 
AFATFS_TRUNCATE_FILE_SUCCESS
:

3020 i(
fe
->
ݔi
.ݔi =
AFATFS_FILE_OPERATION_TRUNCATE
) {

3021 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

3024 i(
S
->
back
) {

3025 
S
->
	`back
(
fe
);

3028  
AFATFS_OPERATION_SUCCESS
;

3032 i(
us
 =
AFATFS_OPERATION_FAILURE
 && 
fe
->
ݔi
.ݔi =
AFATFS_FILE_OPERATION_TRUNCATE
) {

3033 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

3036  
us
;

3037 
	}
}

3048 
bo
 
	$atfs_fo
(
atfsFeP_t
 
fe
, 
atfsClback_t
 
back
)

3050 i(!
fe
 || fe->
ty
 =
AFATFS_FILE_TYPE_NONE
) {

3051  
ue
;

3052 } i(
	`atfs_feIsBusy
(
fe
)) {

3053  
l
;

3055 
	`atfs_feUpdeFesize
(
fe
);

3057 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_CLOSE
;

3058 
fe
->
ݔi
.
e
.
oFe
.
back
 = callback;

3059 
	`atfs_foCtue
(
fe
);

3060  
ue
;

3062 
	}
}

3064 
	$atfs_fuƚkCtue
(
atfsFeP_t
 
fe
)

3066 
atfsUƚkFe_t
 *
S
 = &
fe
->
ݔi
.
e
.
uƚkFe
;

3067 
atfsOtiStus_e
 
us
;

3069 
us
 = 
	`atfs_runCtue
(
fe
, 
ue
);

3071 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

3073 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

3074 
	`atfs_fo
(
fe
, 
S
->
back
);

3076 
	}
}

3078 #ifde
AFATFS_USE_FREEFILE


3083 
ut32_t
 
	$atfs_surCluSize
()

3085  
	`atfs_tErsPSe
(* 
	`atfs_uSize
();

3086 
	}
}

3098 
atfsOtiStus_e
 
	$atfs_ndSuruCtue
(
atfsFe_t
 *
fe
)

3100 
atfsAdSuru_t
 *
S
 = &
fe
->
ݔi
.
e
.
ndSuru
;

3102 
atfsOtiStus_e
 
us
;

3104 
doMe
:

3105 
S
->
pha
) {

3106 
AFATFS_APPEND_SUPERCLUSTER_PHASE_INIT
:

3110 
fe
->
cursClu
 = 
atfs
.
Fe
.
fClu
;

3111 
fe
->
physilSize
 +
	`atfs_surCluSize
();

3121 
atfs
.
Fe
.
fClu
 +
	`atfs_tErsPSe
();

3122 
atfs
.
Fe
.
logilSize
 -
	`atfs_surCluSize
();

3123 
atfs
.
Fe
.
physilSize
 -
	`atfs_surCluSize
();

3126 
S
->
tRewreSClu
 = 
fe
->
cursClu
;

3127 
S
->
tRewreEndClu
 = opS->
tRewreSClu
 + 
	`atfs_tErsPSe
();

3129 i(
S
->
eviousClu
 == 0) {

3131 
fe
->
fClu
 = fe->
cursClu
;

3137 
S
->
tRewreSClu
 -
	`atfs_tErsPSe
();

3140 
S
->
pha
 = 
AFATFS_APPEND_SUPERCLUSTER_PHASE_UPDATE_FREEFILE_DIRECTORY
;

3141 
doMe
;

3144 
AFATFS_APPEND_SUPERCLUSTER_PHASE_UPDATE_FREEFILE_DIRECTORY
:

3146 
us
 = 
	`atfs_veDeyEry
(&
atfs
.
Fe
, 
AFATFS_SAVE_DIRECTORY_NORMAL
);

3148 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

3149 
S
->
pha
 = 
AFATFS_APPEND_SUPERCLUSTER_PHASE_UPDATE_FAT
;

3150 
doMe
;

3154 
AFATFS_APPEND_SUPERCLUSTER_PHASE_UPDATE_FAT
:

3155 
us
 = 
	`atfs_FATFlWhP
(
AFATFS_FAT_PATTERN_TERMINATED_CHAIN
, &
S
->
tRewreSClu
, opS->
tRewreEndClu
);

3157 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

3158 
S
->
pha
 = 
AFATFS_APPEND_SUPERCLUSTER_PHASE_UPDATE_FILE_DIRECTORY
;

3159 
doMe
;

3163 
AFATFS_APPEND_SUPERCLUSTER_PHASE_UPDATE_FILE_DIRECTORY
:

3165 
us
 = 
	`atfs_veDeyEry
(
fe
, 
AFATFS_SAVE_DIRECTORY_NORMAL
);

3169 i((
us
 =
AFATFS_OPERATION_FAILURE
 || stu=
AFATFS_OPERATION_SUCCESS
&& 
fe
->
ݔi
.ݔi =
AFATFS_FILE_OPERATION_APPEND_SUPERCLUSTER
) {

3170 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

3173  
us
;

3174 
	}
}

3188 
atfsOtiStus_e
 
	$atfs_ndSuru
(
atfsFeP_t
 
fe
)

3191 
ut32_t
 
surCluSize
 = 
	`atfs_surCluSize
();

3193 i(
fe
->
ݔi
.ݔi =
AFATFS_FILE_OPERATION_APPEND_SUPERCLUSTER
) {

3194  
AFATFS_OPERATION_IN_PROGRESS
;

3197 i(
atfs
.
Fe
.
logilSize
 < 
surCluSize
) {

3198 
atfs
.
fesyemFu
 = 
ue
;

3201 i(
atfs
.
fesyemFu
 || 
	`atfs_feIsBusy
(
fe
)) {

3202  
AFATFS_OPERATION_FAILURE
;

3205 
atfsAdSuru_t
 *
S
 = &
fe
->
ݔi
.
e
.
ndSuru
;

3207 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_APPEND_SUPERCLUSTER
;

3208 
S
->
pha
 = 
AFATFS_APPEND_SUPERCLUSTER_PHASE_INIT
;

3209 
S
->
eviousClu
 = 
fe
->
cursPviousClu
;

3211  
	`atfs_ndSuruCtue
(
fe
);

3212 
	}
}

3230 
atfsOtiStus_e
 
	$atfs_ndRegurFeClu
(
atfsFeP_t
 
fe
)

3232 i(
fe
->
ݔi
.ݔi =
AFATFS_FILE_OPERATION_APPEND_FREE_CLUSTER
) {

3233  
AFATFS_OPERATION_IN_PROGRESS
;

3236 i(
atfs
.
fesyemFu
 || 
	`atfs_feIsBusy
(
fe
)) {

3237  
AFATFS_OPERATION_FAILURE
;

3240 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_APPEND_FREE_CLUSTER
;

3242 
	`atfs_ndRegurFeCluInOtiS
(&
fe
->
ݔi
.
e
.
ndFeClu
, fe->
cursPviousClu
);

3244  
	`atfs_ndRegurFeCluCtue
(
fe
);

3245 
	}
}

3250 
	$atfs_feOtiCtue
(
atfsFe_t
 *
fe
)

3252 i(
fe
->
ty
 =
AFATFS_FILE_TYPE_NONE
)

3257 
fe
->
ݔi
.operation) {

3258 
AFATFS_FILE_OPERATION_CREATE_FILE
:

3260 
	`atfs_FeCtue
(
fe
);

3262 
AFATFS_FILE_OPERATION_SEEK
:

3264 
	`atfs_fekIlCtue
(
fe
);

3266 
AFATFS_FILE_OPERATION_CLOSE
:

3267 
	`tf
("%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

3268 
	`atfs_foCtue
(
fe
);

3270 
AFATFS_FILE_OPERATION_UNLINK
:

3271 
	`tf
("%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

3272 
	`atfs_fuƚkCtue
(
fe
);

3274 
AFATFS_FILE_OPERATION_TRUNCATE
:

3275 
	`tf
("%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

3276 
	`atfs_runCtue
(
fe
, 
l
);

3278 #ifde
AFATFS_USE_FREEFILE


3279 
AFATFS_FILE_OPERATION_APPEND_SUPERCLUSTER
:

3280 
	`tf
("%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

3281 
	`atfs_ndSuruCtue
(
fe
);

3283 
AFATFS_FILE_OPERATION_LOCKED
:

3284 
	`tf
("%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

3288 
AFATFS_FILE_OPERATION_APPEND_FREE_CLUSTER
:

3290 
	`atfs_ndRegurFeCluCtue
(
fe
);

3292 
AFATFS_FILE_OPERATION_EXTEND_SUBDIRECTORY
:

3294 
	`atfs_exndSubdeyCtue
(
fe
);

3296 
AFATFS_FILE_OPERATION_NONE
:

3301 
	}
}

3303 #ifde
AFATFS_USE_FREEFILE


3313 
atfsOtiStus_e
 
	$atfs_fdLgeCtiguousFeBlockCtue
()

3315 
atfsFeSSrch_t
 *
S
 = &
atfs
.
S
.
SSrch
;

3316 
ut32_t
 
tErsPSe
 = 
	`atfs_tErsPSe
();

3317 
ut32_t
 
ndideGLgth
, 
chLim
;

3318 
atfsFdCluStus_e
 
chStus
;

3323 
S
->
pha
) {

3324 
AFATFS_FREE_SPACE_SEARCH_PHASE_FIND_HOLE
:

3326 
	`atfs_fdCluWhCdi
(
CLUSTER_SEARCH_FREE_AT_BEGINNING_OF_FAT_SECTOR
, &
S
->
ndideS
, 
atfs
.
numClus
 + 
FAT_SMALLEST_LEGAL_CLUSTER_NUMBER
)) {

3327 
AFATFS_FIND_CLUSTER_FOUND
:

3328 
S
->
ndideEnd
 = opS->
ndideS
 + 1;

3329 
S
->
pha
 = 
AFATFS_FREE_SPACE_SEARCH_PHASE_GROW_HOLE
;

3332 
AFATFS_FIND_CLUSTER_FATAL
:

3334  
AFATFS_OPERATION_FAILURE
;

3336 
AFATFS_FIND_CLUSTER_NOT_FOUND
:

3338  
AFATFS_OPERATION_SUCCESS
;

3340 
AFATFS_FIND_CLUSTER_IN_PROGRESS
:

3341  
AFATFS_OPERATION_IN_PROGRESS
;

3344 
AFATFS_FREE_SPACE_SEARCH_PHASE_GROW_HOLE
:

3348 
chLim
 = 
	`MIN
((
ut64_t

S
->
ndideS
 + 
FAT_MAXIMUM_FILESIZE
 / 
	`atfs_uSize
(), 
atfs
.
numClus
 + 
FAT_SMALLEST_LEGAL_CLUSTER_NUMBER
);

3350 
chStus
 = 
	`atfs_fdCluWhCdi
(
CLUSTER_SEARCH_OCCUPIED
, &
S
->
ndideEnd
, 
chLim
);

3352 
chStus
) {

3353 
AFATFS_FIND_CLUSTER_NOT_FOUND
:

3354 
AFATFS_FIND_CLUSTER_FOUND
:

3356 
ndideGLgth
 = 
S
->
ndideEnd
 - opS->
ndideS
;

3358 i(
ndideGLgth
 > 
S
->
beGLgth
) {

3359 
S
->
beGS
 = opS->
ndideS
;

3360 
S
->
beGLgth
 = 
ndideGLgth
;

3363 i(
chStus
 =
AFATFS_FIND_CLUSTER_NOT_FOUND
) {

3365  
AFATFS_OPERATION_SUCCESS
;

3368 
S
->
ndideS
 = 
	`roundUpTo
(S->
ndideEnd
 + 1, 
tErsPSe
);

3369 
S
->
pha
 = 
AFATFS_FREE_SPACE_SEARCH_PHASE_FIND_HOLE
;

3373 
AFATFS_FIND_CLUSTER_FATAL
:

3375  
AFATFS_OPERATION_FAILURE
;

3377 
AFATFS_FIND_CLUSTER_IN_PROGRESS
:

3378  
AFATFS_OPERATION_IN_PROGRESS
;

3383 
	}
}

3386 
	$atfs_Ctue
()

3388 #ifde
AFATFS_USE_FREEFILE


3389 
atfsOtiStus_e
 
us
;

3392 
ut8_t
 *

;

3394 
doMe
:

3396 
atfs
.
Pha
) {

3397 
AFATFS_INITIALISATION_READ_MBR
:

3399 i(
	`atfs_cheSe
(0, &

, 
AFATFS_CACHE_READ
 | 
AFATFS_CACHE_DISCARDABLE
, 0=
AFATFS_OPERATION_SUCCESS
) {

3402 i(
	`atfs_rMBR
(

)) {

3405 
atfs
.
Pha
 = 
AFATFS_INITIALISATION_READ_VOLUME_ID
;

3406 
doMe
;

3409 
atfs
.
ϡE
 = 
AFATFS_ERROR_BAD_MBR
;

3410 
atfs
.
fesyemS
 = 
AFATFS_FILESYSTEM_STATE_FATAL
;

3415 
AFATFS_INITIALISATION_READ_VOLUME_ID
:

3418 i(
	`atfs_cheSe
(
atfs
.
iSSe
, &

, 
AFATFS_CACHE_READ
 | 
AFATFS_CACHE_DISCARDABLE
, 0=
AFATFS_OPERATION_SUCCESS
) {

3420 i(
	`atfs_rVumeID
(

)) {

3425 
	`atfs_chd
(
NULL
);

3426 
atfs
.
Pha
++;

3429 
atfs
.
ϡE
 = 
AFATFS_ERROR_BAD_FILESYSTEM_HEADER
;

3430 
atfs
.
fesyemS
 = 
AFATFS_FILESYSTEM_STATE_FATAL
;

3435 #ifde
AFATFS_USE_FREEFILE


3436 
AFATFS_INITIALISATION_FREEFILE_CREATE
:

3438 
atfs
.
Pha
 = 
AFATFS_INITIALISATION_FREEFILE_CREATING
;

3440 
	`atfs_Fe
(&
atfs
.
Fe
, 
AFATFS_FREESPACE_FILENAME
, 
FAT_FILE_ATTRIBUTE_SYSTEM
 | 
FAT_FILE_ATTRIBUTE_READ_ONLY
,

3441 
AFATFS_FILE_MODE_CREATE
 | 
AFATFS_FILE_MODE_RETAIN_DIRECTORY
, 
atfs_FeCed
);

3444 
AFATFS_INITIALISATION_FREEFILE_CREATING
:

3449 
	`atfs_feOtiCtue
(&
atfs
.
Fe
);

3483 
AFATFS_INITIALISATION_FREEFILE_FAT_SEARCH
:

3485 i(
	`atfs_fdLgeCtiguousFeBlockCtue
(=
AFATFS_OPERATION_SUCCESS
) {

3488 
atfs
.
Pha
 = 
AFATFS_INITIALISATION_FREEFILE_SAVE_DIR_ENTRY
;

3490 i(
atfs
.
S
.
SSrch
.
beGLgth
 > 
AFATFS_FREEFILE_LEAVE_CLUSTERS
 + 1) {

3491 
atfs
.
S
.
SSrch
.
beGLgth
 -
AFATFS_FREEFILE_LEAVE_CLUSTERS
;

3496 
atfs
.
S
.
SSrch
.
beGLgth
 = (tfs.S.SSrch.beGLgth - 1& ~(
	`atfs_tErsPSe
() - 1)) + 1;

3502 i(
atfs
.
S
.
SSrch
.
beGLgth
 > 
	`atfs_tErsPSe
()) {

3503 
ut32_t
 
tClu
 = 
atfs
.
S
.
SSrch
.
beGS
;

3505 
ut32_t
 
dClu
 = 
atfs
.
S
.
SSrch
.
beGS
 +tfs.S.SSrch.
beGLgth
;

3507 
	`atfs_as
(
dClu
 < 
atfs
.
numClus
 + 
FAT_SMALLEST_LEGAL_CLUSTER_NUMBER
);

3509 
atfs
.
S
.
SFAT
.
tClu
 = startCluster;

3510 
atfs
.
S
.
SFAT
.
dClu
 =ndCluster;

3512 
atfs
.
Fe
.
fClu
 = 
tClu
;

3514 
atfs
.
Fe
.
logilSize
 =tfs.
S
.
SSrch
.
beGLgth
 * 
	`atfs_uSize
();

3515 
atfs
.
Fe
.
physilSize
 =tfs.Fe.
logilSize
;

3518 
atfs
.
Pha
 = 
AFATFS_INITIALISATION_FREEFILE_UPDATE_FAT
;

3524 
doMe
;

3528 
AFATFS_INITIALISATION_FREEFILE_UPDATE_FAT
:

3530 
us
 = 
	`atfs_FATFlWhP
(
AFATFS_FAT_PATTERN_TERMINATED_CHAIN
, &
atfs
.
S
.
SFAT
.
tClu
,tfs.S.SFAT.
dClu
);

3534 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

3535 
atfs
.
Pha
 = 
AFATFS_INITIALISATION_FREEFILE_SAVE_DIR_ENTRY
;

3537 
doMe
;

3538 } i(
us
 =
AFATFS_OPERATION_FAILURE
) {

3539 
atfs
.
ϡE
 = 
AFATFS_ERROR_GENERIC
;

3540 
atfs
.
fesyemS
 = 
AFATFS_FILESYSTEM_STATE_FATAL
;

3544 
AFATFS_INITIALISATION_FREEFILE_SAVE_DIR_ENTRY
:

3546 
us
 = 
	`atfs_veDeyEry
(&
atfs
.
Fe
, 
AFATFS_SAVE_DIRECTORY_NORMAL
);

3549 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

3550 
atfs
.
Pha
++;

3551 
doMe
;

3552 } i(
us
 =
AFATFS_OPERATION_FAILURE
) {

3554 
atfs
.
ϡE
 = 
AFATFS_ERROR_GENERIC
;

3555 
atfs
.
fesyemS
 = 
AFATFS_FILESYSTEM_STATE_FATAL
;

3560 #ifde
AFATFS_USE_INTROSPECTIVE_LOGGING


3561 
AFATFS_INITIALISATION_INTROSPEC_LOG_CREATE
:

3564 
AFATFS_INITIALISATION_INTROSPEC_LOG_CREATING
:

3568 
AFATFS_INITIALISATION_DONE
:

3570 
atfs
.
fesyemS
 = 
AFATFS_FILESYSTEM_STATE_READY
;

3573 
	}
}

3578 
	$atfs_feOtisPl
()

3580 
	`atfs_feOtiCtue
(&
atfs
.
cutDey
);

3582 #ifde
AFATFS_USE_INTROSPECTIVE_LOGGING


3583 
	`atfs_feOtiCtue
(&
atfs
.
oScLog
);

3586 
i
 = 0; i < 
AFATFS_MAX_OPEN_FILES
; i++) {

3591 
	`atfs_feOtiCtue
(&
atfs
.
ݒFes
[
i
]);

3593 
	}
}

3599 
	$atfs_pl
()

3602 i(
	`sdrd_pl
()) {

3603 
	`atfs_ush
();

3607 
atfs
.
fesyemS
) {

3608 
AFATFS_FILESYSTEM_STATE_INITIALISATION
:

3609 
	`atfs_Ctue
();

3612 
AFATFS_FILESYSTEM_STATE_READY
:

3613 
	`atfs_feOtisPl
();

3620 
	}
}

3625 
bo
 
	$atfs_isFu
()

3627  
atfs
.
fesyemFu
;

3628 
	}
}

3630 
atfsFesyemS_e
 
	$atfs_gFesyemS
()

3632  
atfs
.
fesyemS
;

3633 
	}
}

3636 
	$atfs_
()

3638 
atfs
.
fesyemS
 = 
AFATFS_FILESYSTEM_STATE_INITIALISATION
;

3639 
atfs
.
Pha
 = 
AFATFS_INITIALISATION_READ_MBR
;

3640 
atfs
.
ϡCluAod
 = 
FAT_SMALLEST_LEGAL_CLUSTER_NUMBER
;

3642 #ifde
AFATFS_USE_INTROSPECTIVE_LOGGING


3643 
	`sdrd_tProfClback
(
atfs_sdrdProfClback
);

3645 
	}
}

3650 
ut32_t
 
	$atfs_gFeBufrS
()

3652 
ut32_t
 
su
 = 0;

3654 
i
 = 0; i < 
AFATFS_NUM_CACHE_SECTORS
; i++) {

3655 i(!
atfs
.
cheDest
[
i
].
locked
 && (atfs.cheDest[i].
e
 =
AFATFS_CACHE_STATE_EMPTY
 ||tfs.cheDest[i].=
AFATFS_CACHE_STATE_IN_SYNC
)) {

3656 
su
 +
AFATFS_SECTOR_SIZE
;

3660  
su
;

3661 
	}
}

3667 
atfsFeP_t
 
	$atfs_loFeHd
()

3669 
i
 = 0; i < 
AFATFS_MAX_OPEN_FILES
; i++) {

3671 i(
atfs
.
ݒFes
[
i
].
ty
 =
AFATFS_FILE_TYPE_NONE
) {

3672  &
atfs
.
ݒFes
[
i
];

3676  
NULL
;

3677 
	}
}

3683 
atfsOtiStus_e
 
	$atfs_ndFeClu
(
atfsFeP_t
 
fe
)

3685 
atfsOtiStus_e
 
us
;

3687 #ifde
AFATFS_USE_FREEFILE


3688 i((
fe
->
mode
 & 
AFATFS_FILE_MODE_CONTIGUOUS
) != 0) {

3690 
us
 = 
	`atfs_ndSuru
(
fe
);

3695 
us
 = 
	`atfs_ndRegurFeClu
(
fe
);

3699  
us
;

3700 
	}
}

3709 
bo
 
	$atfs_mkd
(cڡ *
fame
, 
atfsFeClback_t
 
back
)

3711 
atfsFeP_t
 
fe
 = 
	`atfs_loFeHd
();

3715 i(
fe
) {

3716 
	`atfs_Fe
(
fe
, 
fame
, 
FAT_FILE_ATTRIBUTE_DIRECTORY
, 
AFATFS_FILE_MODE_CREATE
 | 
AFATFS_FILE_MODE_READ
 | 
AFATFS_FILE_MODE_WRITE
, 
back
);

3717 } i(
back
) {

3718 
	`back
(
NULL
);

3721  
fe
 !
NULL
;

3722 
	}
}

3750 
bo
 
	$atfs_fݒ
(cڡ *
fame
, cڡ *
mode
, 
atfsFeClback_t
 
come
)

3752 
ut8_t
 
feMode
 = 0;

3753 
atfsFeP_t
 
fe
;

3757 
mode
[0]) {

3759 
feMode
 = 
AFATFS_FILE_MODE_READ
;

3763 
feMode
 = 
AFATFS_FILE_MODE_WRITE
 | 
AFATFS_FILE_MODE_CREATE
;

3767 
feMode
 = 
AFATFS_FILE_MODE_APPEND
 | 
AFATFS_FILE_MODE_CREATE
;

3772 
mode
[1]) {

3774 
feMode
 |
AFATFS_FILE_MODE_READ
;

3776 i(
feMode
 =
AFATFS_FILE_MODE_READ
) {

3777 
feMode
 |
AFATFS_FILE_MODE_WRITE
;

3782 #ifde
AFATFS_USE_FREEFILE


3783 
feMode
 |
AFATFS_FILE_MODE_CONTIGUOUS
 | 
AFATFS_FILE_MODE_RETAIN_DIRECTORY
;

3788 
fe
 = 
	`atfs_loFeHd
();

3790 i(
fe
) {

3793 
	`atfs_Fe
(
fe
, 
fame
, 
FAT_FILE_ATTRIBUTE_ARCHIVE
, 
feMode
, 
come
);

3794 } i(
come
) {

3795 
	`come
(
NULL
);

3799  
fe
 !
NULL
;

3800 
	}
}

3807 
ut8_t
 *
	$atfs_feLockCursSeFWre
(
atfsFeP_t
 
fe
)

3809 
atfsOtiStus_e
 
us
;

3810 
ut8_t
 *
su
;

3811 
ut32_t
 
aBlockCou
;

3814 i(
fe
->
wreLockedCacheIndex
 != -1) {

3816 
ut32_t
 
physilSe
 = 
	`atfs_feGCursPhysilSe
(
fe
);

3818 i(!
	`atfs_as
(
physilSe
 =
atfs
.
cheDest
[
fe
->
wreLockedCacheIndex
].
Index
)) {

3820  
NULL
;

3823 
su
 = 
	`atfs_cheSeGMemy
(
fe
->
wreLockedCacheIndex
);

3834 i(
	`atfs_isEndOfAodFe
(
fe
&& 
	`atfs_ndFeClu
(fe!
AFATFS_OPERATION_SUCCESS
) {

3836  
NULL
;

3839 
ut32_t
 
physilSe
 = 
	`atfs_feGCursPhysilSe
(
fe
);

3840 
ut8_t
 
cheFgs
 = 
AFATFS_CACHE_WRITE
 | 
AFATFS_CACHE_LOCK
;

3841 
ut32_t
 
cursOfftInSe
 = 
fe
->
cursOfft
 % 
AFATFS_SECTOR_SIZE
;

3842 
ut32_t
 
offtOfSOfSe
 = 
fe
->
cursOfft
 & ~((ut32_t
AFATFS_SECTOR_SIZE
 - 1);

3843 
ut32_t
 
offtOfEndOfSe
 = 
offtOfSOfSe
 + 
AFATFS_SECTOR_SIZE
;

3855 i(
cursOfftInSe
 > 0 || 
offtOfEndOfSe
 < 
fe
->
logilSize
) {

3856 
cheFgs
 |
AFATFS_CACHE_READ
;

3859 #ifde
AFATFS_USE_FREEFILE


3861 i((
fe
->
mode
 & (
AFATFS_FILE_MODE_APPEND
 | 
AFATFS_FILE_MODE_CONTIGUOUS
)) == (AFATFS_FILE_MODE_APPEND | AFATFS_FILE_MODE_CONTIGUOUS)) {

3863 
ut32_t
 
cursOfftInSuru
 = 
fe
->
cursOfft
 & (
	`atfs_surCluSize
() - 1);

3865 
aBlockCou
 = 
	`atfs_tErsPSe
( * 
atfs
.
sPClu
 - 
cursOfftInSuru
 / 
AFATFS_SECTOR_SIZE
;

3870 
aBlockCou
 = 0;

3873 
us
 = 
	`atfs_cheSe
(
physilSe
, &
su
, 
cheFgs
, 
aBlockCou
);

3874 i(
us
 !
AFATFS_OPERATION_SUCCESS
) {

3877  
NULL
;

3880 
fe
->
wreLockedCacheIndex
 = 
	`atfs_gCacheDestIndexFBufr
(
su
);

3883  
su
;

3884 
	}
}

3898 
ut32_t
 
	$atfs_fwre
(
atfsFeP_t
 
fe
, cڡ 
ut8_t
 *
bufr
, 
ut32_t
 
n
)

3900 i((
fe
->
mode
 & (
AFATFS_FILE_MODE_APPEND
 | 
AFATFS_FILE_MODE_WRITE
)) == 0) {

3904 i(
	`atfs_feIsBusy
(
fe
)) {

3909 
ut32_t
 
cursOfftInSe
 = 
fe
->
cursOfft
 % 
AFATFS_SECTOR_SIZE
;

3910 
ut32_t
 
wrnBys
 = 0;

3912 
n
 > 0) {

3913 
ut32_t
 
bysToWreThisSe
 = 
	`MIN
(
AFATFS_SECTOR_SIZE
 - 
cursOfftInSe
, 
n
);

3914 
ut8_t
 *
Bufr
;

3916 
Bufr
 = 
	`atfs_feLockCursSeFWre
(
fe
);

3917 i(!
Bufr
) {

3928 
	`memy
(
Bufr
 + 
cursOfftInSe
, 
bufr
, 
bysToWreThisSe
);

3931 
wrnBys
 +
bysToWreThisSe
;

3942 i(
	`atfs_fekIl
(
fe
, 
bysToWreThisSe
, 
NULL
=
AFATFS_OPERATION_IN_PROGRESS
) {

3947 #ifde
AFATFS_USE_FREEFILE


3948 i((
fe
->
mode
 & 
AFATFS_FILE_MODE_CONTIGUOUS
) != 0) {

3949 
	`atfs_as
(
fe
->
cursClu
 < 
atfs
.
Fe
.
fClu
);

3953 
n
 -
bysToWreThisSe
;

3954 
bufr
 +
bysToWreThisSe
;

3955 
cursOfftInSe
 = 0;

3958  
wrnBys
;

3959 
	}
}

3965 
	$atfs_utc
(
atfsFeP_t
 
fe
, 
ut8_t
 
c
)

3967 
ut32_t
 
cursOfftInSe
 = 
fe
->
cursOfft
 % 
AFATFS_SECTOR_SIZE
;

3971 
cheIndex
 = 
fe
->
wreLockedCacheIndex
;

3979 i(
cheIndex
 !-1 && 
cursOfftInSe
 !
AFATFS_SECTOR_SIZE
 -1) {

3982 
	`atfs_cheSeGMemy
(
cheIndex
)[
cursOfftInSe
] = 
c
;

3983 
fe
->
cursOfft
++;

3988 
	`atfs_fwre
(
fe
, &
c
, (c));

3991 
	}
}

4005 
ut32_t
 
	$atfs_d
(
atfsFeP_t
 
fe
, 
ut8_t
 *
bufr
, 
ut32_t
 
n
)

4007 i((
fe
->
mode
 & 
AFATFS_FILE_MODE_READ
) == 0) {

4011 i(
	`atfs_feIsBusy
(
fe
)) {

4021 i(
fe
->
cursOfft
 >fe->
logilSize
) {

4025 
n
 = 
	`MIN
(
fe
->
logilSize
 - fe->
cursOfft
,en);

4027 
ut32_t
 
adBys
 = 0;

4028 
ut32_t
 
cursOfftInSe
 = 
fe
->
cursOfft
 % 
AFATFS_SECTOR_SIZE
;

4030 
n
 > 0) {

4031 
ut32_t
 
bysToRdThisSe
 = 
	`MIN
(
AFATFS_SECTOR_SIZE
 - 
cursOfftInSe
, 
n
);

4032 
ut8_t
 *
Bufr
;

4034 
Bufr
 = 
	`atfs_feRaCursSeFRd
(
fe
);

4035 i(!
Bufr
) {

4037  
adBys
;

4040 
	`memy
(
bufr
, 
Bufr
 + 
cursOfftInSe
, 
bysToRdThisSe
);

4042 
adBys
 +
bysToRdThisSe
;

4051 i(
	`atfs_fekIl
(
fe
, 
bysToRdThisSe
, 
NULL
=
AFATFS_OPERATION_IN_PROGRESS
) {

4055 
n
 -
bysToRdThisSe
;

4056 
bufr
 +
bysToRdThisSe
;

4057 
cursOfftInSe
 = 0;

4060  
adBys
;

4061 
	}
}

	@src/quad/io/asyncfatfs/asyncfatfs.h

1 #ide
__ASYNCFATFS_H


2 
	#__ASYNCFATFS_H


	)

4 
	~<dt.h
>

5 
	~<dbo.h
>

7 
	~"t_dd.h
"

9 
	gatfsFe_t
;

11 
atfsFe_t
 *
	tatfsFeP_t
;

14 
	mAFATFS_FILESYSTEM_STATE_UNKNOWN
,

15 
	mAFATFS_FILESYSTEM_STATE_FATAL
,

16 
	mAFATFS_FILESYSTEM_STATE_INITIALISATION
,

17 
	mAFATFS_FILESYSTEM_STATE_READY


18 }
	tatfsFesyemS_e
;

20 
	satfsDEryPor_t
 {

21 
ut32_t
 
	mNumbPhysil
;

22 
t16_t
 
	myIndex
;

23 }
	tatfsDEryPor_t
;

25 
atfsDEryPor_t
 
	tatfsFd_t
;

28 
	mAFATFS_OPERATION_IN_PROGRESS
,

29 
	mAFATFS_OPERATION_SUCCESS
,

30 
	mAFATFS_OPERATION_FAILURE


31 }
	tatfsOtiStus_e
;

34 
	mAFATFS_SEEK_SET
,

35 
	mAFATFS_SEEK_CUR
,

36 
	mAFATFS_SEEK_END


37 }
	tatfsSk_e
;

40 
	mAFATFS_ERROR_NONE
 = 0,

41 
	mAFATFS_ERROR_GENERIC
 = 1,

42 
	mAFATFS_ERROR_BAD_MBR
 = 2,

43 
	mAFATFS_ERROR_BAD_FILESYSTEM_HEADER
 = 3

44 }
	tatfsE_e
;

46 (*
	tatfsFeClback_t
)(
	tatfsFeP_t
 
	tfe
);

47 (*
	tatfsClback_t
)();

49 
bo
 
	`atfs_chd
(
atfsFeP_t
 
dHd
);

51 
	`atfs_fdF
(
atfsFeP_t
 
dey
, 
atfsFd_t
 *
fd
);

52 
atfsOtiStus_e
 
	`atfs_fdNext
(
atfsFeP_t
 
dey
, 
atfsFd_t
 *
fd
, 
tDeyEry_t
 **
dEry
);

53 
	`atfs_fdLa
(
atfsFeP_t
 
dey
);

55 
atfsFesyemS_e
 
	`atfs_gFesyemS
();

56 
bo
 
	`atfs_isFu
();

58 
	`atfs_
();

59 
bo
 
	`atfs_ush
();

60 
	`atfs_pl
();

62 
ut32_t
 
	`atfs_gFeBufrS
();

65 
bo
 
	`atfs_mkd
(cڡ *
fame
, 
atfsFeClback_t
 
back
);

66 
bo
 
	`atfs_fݒ
(cڡ *
fame
, cڡ *
mode
, 
atfsFeClback_t
 
come
);

67 
bo
 
	`atfs_fo
(
atfsFeP_t
 
fe
, 
atfsClback_t
 
back
);

68 
ut32_t
 
	`atfs_fwre
(
atfsFeP_t
 
fe
, cڡ 
ut8_t
 *
bufr
, ut32_
n
);

69 
	`atfs_utc
(
atfsFeP_t
 
fe
, 
ut8_t
 
c
);

70 
ut32_t
 
	`atfs_d
(
atfsFeP_t
 
fe
, 
ut8_t
 *
bufr
, ut32_
n
);

	@src/quad/io/asyncfatfs/asyncfatfs_back.c

16 
	~<dt.h
>

17 
	~<dlib.h
>

18 
	~<rg.h
>

20 
	~"fm.h
"

22 
	~<dio.h
>

24 
	~"asynctfs.h
"

26 
	~"t_dd.h
"

27 
	~"sdrd.h
"

29 #ifde
AFATFS_DEBUG


30 
	#ONLY_EXPOSE_FOR_TESTING


	)

32 
	#ONLY_EXPOSE_FOR_TESTING
 

	)

35 
	#AFATFS_NUM_CACHE_SECTORS
 8

	)

38 
	#AFATFS_SECTOR_SIZE
 512

	)

39 
	#AFATFS_NUM_FATS
 2

	)

41 
	#AFATFS_MAX_OPEN_FILES
 3

	)

43 
	#AFATFS_DEFAULT_FILE_DATE
 
	`FAT_MAKE_DATE
(2015, 12, 01)

	)

44 
	#AFATFS_DEFAULT_FILE_TIME
 
	`FAT_MAKE_TIME
(00, 00, 00)

	)

50 
	#AFATFS_MIN_MULTIPLE_BLOCK_WRITE_COUNT
 4

	)

52 
	#AFATFS_FILES_PER_DIRECTORY_SECTOR
 (
AFATFS_SECTOR_SIZE
 / (
tDeyEry_t
))

	)

54 
	#AFATFS_FAT32_FAT_ENTRIES_PER_SECTOR
 (
AFATFS_SECTOR_SIZE
 / (
ut32_t
))

	)

55 
	#AFATFS_FAT16_FAT_ENTRIES_PER_SECTOR
 (
AFATFS_SECTOR_SIZE
 / (
ut16_t
))

	)

58 
	#AFATFS_FILE_MODE_READ
 1

	)

60 
	#AFATFS_FILE_MODE_WRITE
 2

	)

62 
	#AFATFS_FILE_MODE_APPEND
 4

	)

64 
	#AFATFS_FILE_MODE_CONTIGUOUS
 8

	)

66 
	#AFATFS_FILE_MODE_CREATE
 16

	)

68 
	#AFATFS_FILE_MODE_RETAIN_DIRECTORY
 32

	)

71 
	#AFATFS_CACHE_READ
 1

	)

73 
	#AFATFS_CACHE_WRITE
 2

	)

75 
	#AFATFS_CACHE_LOCK
 4

	)

77 
	#AFATFS_CACHE_DISCARDABLE
 8

	)

79 
	#AFATFS_CACHE_RETAIN
 16

	)

82 
	#AFATFS_USE_FREEFILE


	)

85 
	#AFATFS_FREEFILE_LEAVE_CLUSTERS
 100

	)

88 
	#AFATFS_FREESPACE_FILENAME
 "FREESPAC.E"

	)

90 
	#AFATFS_INTROSPEC_LOG_FILENAME
 "ASYNCFAT.LOG"

	)

92 
	#MIN
(
a
, 
b
(< (b? (a: (b))

	)

93 
	#MAX
(
a
, 
b
(> (b? (a: (b))

	)

96 
	mAFATFS_SAVE_DIRECTORY_NORMAL
,

97 
	mAFATFS_SAVE_DIRECTORY_FOR_CLOSE
,

98 
	mAFATFS_SAVE_DIRECTORY_DELETED


99 } 
	tatfsSaveDeyEryMode_e
;

102 
	mAFATFS_CACHE_STATE_EMPTY
,

103 
	mAFATFS_CACHE_STATE_IN_SYNC
,

104 
	mAFATFS_CACHE_STATE_READING
,

105 
	mAFATFS_CACHE_STATE_WRITING
,

106 
	mAFATFS_CACHE_STATE_DIRTY


107 } 
	tatfsCacheBlockS_e
;

110 
	mAFATFS_FILE_TYPE_NONE
,

111 
	mAFATFS_FILE_TYPE_NORMAL
,

112 
	mAFATFS_FILE_TYPE_FAT16_ROOT_DIRECTORY
,

113 
	mAFATFS_FILE_TYPE_DIRECTORY


114 } 
	tatfsFeTy_e
;

117 
	mCLUSTER_SEARCH_FREE_AT_BEGINNING_OF_FAT_SECTOR
,

118 
	mCLUSTER_SEARCH_FREE
,

119 
	mCLUSTER_SEARCH_OCCUPIED


120 } 
	tatfsCluSrchCdi_e
;

123 
	mAFATFS_CREATEFILE_PHASE_INITIAL
 = 0,

124 
	mAFATFS_CREATEFILE_PHASE_FIND_FILE
,

125 
	mAFATFS_CREATEFILE_PHASE_CREATE_NEW_FILE
,

126 
	mAFATFS_CREATEFILE_PHASE_SUCCESS
,

127 
	mAFATFS_CREATEFILE_PHASE_FAILURE


131 
	mAFATFS_FIND_CLUSTER_IN_PROGRESS
,

132 
	mAFATFS_FIND_CLUSTER_FOUND
,

133 
	mAFATFS_FIND_CLUSTER_FATAL
,

134 
	mAFATFS_FIND_CLUSTER_NOT_FOUND


135 } 
	tatfsFdCluStus_e
;

137 
	gatfsFeOti_t
;

139 
	uatfsFATSe_t
 {

140 
ut8_t
 *
	mbys
;

141 
ut16_t
 *
	mt16
;

142 
ut32_t
 *
	mt32
;

143 } 
	tatfsFATSe_t
;

145 
	satfsCacheBlockDest_t
 {

149 
ut32_t
 
	mIndex
;

154 
ut32_t
 
	mwreTimeamp
;

157 
ut32_t
 
	macssTimeamp
;

165 
ut16_t
 
	mcڣcutiveEBlockCou
;

167 
atfsCacheBlockS_e
 
	me
;

176 
	mlocked
:1;

183 
	mCou
:6;

190 
	mdisrdab
:1;

191 } 
	tatfsCacheBlockDest_t
;

194 
	mAFATFS_FAT_PATTERN_UNTERMINATED_CHAIN
,

195 
	mAFATFS_FAT_PATTERN_TERMINATED_CHAIN
,

196 
	mAFATFS_FAT_PATTERN_FREE


197 } 
	tatfsFATP_e
;

200 
	mAFATFS_FREE_SPACE_SEARCH_PHASE_FIND_HOLE
,

201 
	mAFATFS_FREE_SPACE_SEARCH_PHASE_GROW_HOLE


202 } 
	tatfsFeSSrchPha_e
;

204 
	satfsFeSSrch_t
 {

205 
ut32_t
 
	mndideS
;

206 
ut32_t
 
	mndideEnd
;

207 
ut32_t
 
	mbeGS
;

208 
ut32_t
 
	mbeGLgth
;

209 
atfsFeSSrchPha_e
 
	mpha
;

210 } 
	tatfsFeSSrch_t
;

212 
	satfsFeSFAT_t
 {

213 
ut32_t
 
	mtClu
;

214 
ut32_t
 
	mdClu
;

215 } 
	tatfsFeSFAT_t
;

217 
	satfsCeFe_t
 {

218 
atfsFeClback_t
 
	mback
;

220 
ut8_t
 
	mpha
;

221 
ut8_t
 
	mfame
[
FAT_FILENAME_LENGTH
];

222 } 
	tatfsCeFe_t
;

224 
	satfsSk_t
 {

225 
atfsFeClback_t
 
	mback
;

227 
ut32_t
 
	mekOfft
;

228 } 
	tatfsSk_t
;

231 
	mAFATFS_APPEND_SUPERCLUSTER_PHASE_INIT
 = 0,

232 
	mAFATFS_APPEND_SUPERCLUSTER_PHASE_UPDATE_FREEFILE_DIRECTORY
,

233 
	mAFATFS_APPEND_SUPERCLUSTER_PHASE_UPDATE_FAT
,

234 
	mAFATFS_APPEND_SUPERCLUSTER_PHASE_UPDATE_FILE_DIRECTORY


235 } 
	tatfsAdSuruPha_e
;

237 
	satfsAdSuru_t
 {

238 
ut32_t
 
	meviousClu
;

239 
ut32_t
 
	mtRewreSClu
;

240 
ut32_t
 
	mtRewreEndClu
;

241 
atfsAdSuruPha_e
 
	mpha
;

242 } 
	tatfsAdSuru_t
;

245 
	mAFATFS_APPEND_FREE_CLUSTER_PHASE_INITIAL
 = 0,

246 
	mAFATFS_APPEND_FREE_CLUSTER_PHASE_FIND_FREESPACE
 = 0,

247 
	mAFATFS_APPEND_FREE_CLUSTER_PHASE_UPDATE_FAT1
,

248 
	mAFATFS_APPEND_FREE_CLUSTER_PHASE_UPDATE_FAT2
,

249 
	mAFATFS_APPEND_FREE_CLUSTER_PHASE_UPDATE_FILE_DIRECTORY
,

250 
	mAFATFS_APPEND_FREE_CLUSTER_PHASE_COMPLETE
,

251 
	mAFATFS_APPEND_FREE_CLUSTER_PHASE_FAILURE


252 } 
	tatfsAdFeCluPha_e
;

254 
	satfsAdFeClu_t
 {

255 
ut32_t
 
	meviousClu
;

256 
ut32_t
 
	mchClu
;

257 
atfsAdFeCluPha_e
 
	mpha
;

258 } 
	tatfsAdFeClu_t
;

261 
	mAFATFS_EXTEND_SUBDIRECTORY_PHASE_INITIAL
 = 0,

262 
	mAFATFS_EXTEND_SUBDIRECTORY_PHASE_ADD_FREE_CLUSTER
 = 0,

263 
	mAFATFS_EXTEND_SUBDIRECTORY_PHASE_WRITE_SECTORS
,

264 
	mAFATFS_EXTEND_SUBDIRECTORY_PHASE_SUCCESS
,

265 
	mAFATFS_EXTEND_SUBDIRECTORY_PHASE_FAILURE


266 } 
	tatfsExndSubdeyPha_e
;

268 
	satfsExndSubdey_t
 {

270 
atfsAdFeClu_t
 
	mndFeClu
;

272 
atfsExndSubdeyPha_e
 
	mpha
;

274 
ut32_t
 
	mDeyClu
;

275 
atfsFeClback_t
 
	mback
;

276 } 
	tatfsExndSubdey_t
;

279 
	mAFATFS_TRUNCATE_FILE_INITIAL
 = 0,

280 
	mAFATFS_TRUNCATE_FILE_UPDATE_DIRECTORY
 = 0,

281 
	mAFATFS_TRUNCATE_FILE_ERASE_FAT_CHAIN_NORMAL
,

282 #ifde
AFATFS_USE_FREEFILE


283 
	mAFATFS_TRUNCATE_FILE_ERASE_FAT_CHAIN_CONTIGUOUS
,

284 
	mAFATFS_TRUNCATE_FILE_PREPEND_TO_FREEFILE
,

286 
	mAFATFS_TRUNCATE_FILE_SUCCESS


287 } 
	tatfsTrunFePha_e
;

289 
	satfsTrunFe_t
 {

290 
ut32_t
 
	mtClu
;

291 
ut32_t
 
	mcutClu
;

292 
ut32_t
 
	mdClu
;

293 
atfsFeClback_t
 
	mback
;

294 
atfsTrunFePha_e
 
	mpha
;

295 } 
	tatfsTrunFe_t
;

298 
	mAFATFS_DELETE_FILE_DELETE_DIRECTORY_ENTRY
,

299 
	mAFATFS_DELETE_FILE_DEALLOCATE_CLUSTERS


300 } 
	tatfsDeFePha_e
;

302 
	satfsDeFe_t
 {

303 
atfsTrunFe_t
 
	munFe
;

304 
atfsClback_t
 
	mback
;

305 } 
	tatfsUƚkFe_t
;

307 
	satfsCloFe_t
 {

308 
atfsClback_t
 
	mback
;

309 } 
	tatfsCloFe_t
;

312 
	mAFATFS_FILE_OPERATION_NONE
,

313 
	mAFATFS_FILE_OPERATION_CREATE_FILE
,

314 
	mAFATFS_FILE_OPERATION_SEEK
,

315 
	mAFATFS_FILE_OPERATION_CLOSE
,

316 
	mAFATFS_FILE_OPERATION_TRUNCATE
,

317 
	mAFATFS_FILE_OPERATION_UNLINK
,

318 #ifde
AFATFS_USE_FREEFILE


319 
	mAFATFS_FILE_OPERATION_APPEND_SUPERCLUSTER
,

320 
	mAFATFS_FILE_OPERATION_LOCKED
,

322 
	mAFATFS_FILE_OPERATION_APPEND_FREE_CLUSTER
,

323 
	mAFATFS_FILE_OPERATION_EXTEND_SUBDIRECTORY


324 } 
	tatfsFeOti_e
;

326 
	satfsFeOti_t
 {

327 
atfsFeOti_e
 
	mݔi
;

329 
atfsCeFe_t
 
	mFe
;

330 
atfsSk_t
 
	mek
;

331 
atfsAdSuru_t
 
	mndSuru
;

332 
atfsAdFeClu_t
 
	mndFeClu
;

333 
atfsExndSubdey_t
 
	mexndSubdey
;

334 
atfsUƚkFe_t
 
	muƚkFe
;

335 
atfsTrunFe_t
 
	munFe
;

336 
atfsCloFe_t
 
	moFe
;

337 } 
	me
;

338 } 
	tatfsFeOti_t
;

340 
	satfsFe_t
 {

341 
atfsFeTy_e
 
	mty
;

344 
ut32_t
 
	mcursOfft
;

355 
ut32_t
 
	mlogilSize
;

368 
ut32_t
 
	mphysilSize
;

374 
ut32_t
 
	mcursClu
;

379 
ut32_t
 
	mcursPviousClu
;

381 
ut8_t
 
	mmode
;

382 
ut8_t
 
	mib
;

388 
t8_t
 
	mwreLockedCacheIndex
;

390 
t8_t
 
	madRaCacheIndex
;

393 
atfsDEryPor_t
 
	mdeyEryPos
;

396 
ut32_t
 
	mfClu
;

399 
atfsFeOti_t
 
	mݔi
;

400 } 
	tatfsFe_t
;

403 
	mAFATFS_INITIALIZATION_READ_MBR
,

404 
	mAFATFS_INITIALIZATION_READ_VOLUME_ID
,

406 #ifde
AFATFS_USE_FREEFILE


407 
	mAFATFS_INITIALIZATION_FREEFILE_CREATE
,

408 
	mAFATFS_INITIALIZATION_FREEFILE_CREATING
,

409 
	mAFATFS_INITIALIZATION_FREEFILE_FAT_SEARCH
,

410 
	mAFATFS_INITIALIZATION_FREEFILE_UPDATE_FAT
,

411 
	mAFATFS_INITIALIZATION_FREEFILE_SAVE_DIR_ENTRY
,

412 
	mAFATFS_INITIALIZATION_FREEFILE_LAST
 = 
AFATFS_INITIALIZATION_FREEFILE_SAVE_DIR_ENTRY
,

415 #ifde
AFATFS_USE_INTROSPECTIVE_LOGGING


416 
	mAFATFS_INITIALIZATION_INTROSPEC_LOG_CREATE
,

417 
	mAFATFS_INITIALIZATION_INTROSPEC_LOG_CREATING
,

420 
	mAFATFS_INITIALIZATION_DONE


421 } 
	tatfsInliziPha_e
;

423 
	satfs_t
 {

424 
tFesyemTy_e
 
	mfesyemTy
;

426 
atfsFesyemS_e
 
	mfesyemS
;

427 
atfsInliziPha_e
 
	mPha
;

430 #ifde
AFATFS_USE_FREEFILE


432 
atfsFeSSrch_t
 
	mSSrch
;

433 
atfsFeSFAT_t
 
	mSFAT
;

434 } 
	mS
;

437 
ut8_t
 
	mche
[
AFATFS_SECTOR_SIZE
 * 
AFATFS_NUM_CACHE_SECTORS
];

438 
atfsCacheBlockDest_t
 
	mcheDest
[
AFATFS_NUM_CACHE_SECTORS
];

439 
ut32_t
 
	mcheTim
;

441 
	mcheDtyErs
;

442 
bo
 
	mcheFlushInProgss
;

444 
atfsFe_t
 
	mݒFes
[
AFATFS_MAX_OPEN_FILES
];

446 #ifde
AFATFS_USE_FREEFILE


447 
atfsFe_t
 
	mFe
;

450 #ifde
AFATFS_USE_INTROSPECTIVE_LOGGING


451 
atfsFe_t
 
	moScLog
;

454 
atfsE_e
 
	mϡE
;

456 
bo
 
	mfesyemFu
;

459 
atfsFe_t
 
	mcutDey
;

461 
ut32_t
 
	miSSe
;

463 
ut32_t
 
	mtSSe
;

464 
ut32_t
 
	mtSes
;

470 
ut32_t
 
	mnumClus
;

471 
ut32_t
 
	muSSe
;

472 
ut32_t
 
	msPClu
;

478 
ut32_t
 
	mϡCluAod
;

481 
ut32_t
 
	mbyInCluMask
;

483 
ut32_t
 
	mroDeyClu
;

484 
ut32_t
 
	mroDeySes
;

485 } 
	tatfs_t
;

487 
atfs_t
 
	gatfs
;

489 
atfs_feOtiCtue
(
atfsFe_t
 *
fe
);

490 
ut8_t
* 
atfs_feLockCursSeFWre
(
atfsFeP_t
 
fe
);

491 
ut8_t
* 
atfs_feRaCursSeFRd
(
atfsFeP_t
 
fe
);

493 
ut32_t
 
	$roundUpTo
(
ut32_t
 
vue
, ut32_
roundg
)

495 
ut32_t
 
mad
 = 
vue
 % 
roundg
;

497 i(
mad
 > 0) {

498 
vue
 +
roundg
 - 
mad
;

501  
vue
;

502 
	}
}

504 
bo
 
	$isPowOfTwo
(
x
)

506  ((
x
 != 0) && ((x & (~x + 1)) == x));

507 
	}
}

516 
bo
 
	$atfs_as
(
bo
 
cdi
)

518 i(!
cdi
) {

519 i(
atfs
.
ϡE
 =
AFATFS_ERROR_NONE
) {

520 
atfs
.
ϡE
 = 
AFATFS_ERROR_GENERIC
;

522 
atfs
.
fesyemS
 = 
AFATFS_FILESYSTEM_STATE_FATAL
;

523 #ifde
AFATFS_DEBUG


524 
	`i
(
SIGTRAP
);

528  
cdi
;

529 
	}
}

531 
bo
 
	$atfs_feIsBusy
(
atfsFeP_t
 
fe
)

533  
fe
->
ݔi
.ݔi !
AFATFS_FILE_OPERATION_NONE
;

534 
	}
}

541 
ut32_t
 
	$atfs_tErsPSe
()

543  
atfs
.
fesyemTy
 =
FAT_FILESYSTEM_TYPE_FAT32
 ? 
AFATFS_FAT32_FAT_ENTRIES_PER_SECTOR
 : 
AFATFS_FAT16_FAT_ENTRIES_PER_SECTOR
;

544 
	}
}

549 
ONLY_EXPOSE_FOR_TESTING


550 
ut32_t
 
	$atfs_uSize
()

552  
atfs
.
sPClu
 * 
AFATFS_SECTOR_SIZE
;

553 
	}
}

558 
ut32_t
 
	$atfs_byIndexInClu
(
ut32_t
 
byOfft
)

560  
atfs
.
byInCluMask
 & 
byOfft
;

561 
	}
}

566 
ut32_t
 
	$atfs_IndexInClu
(
ut32_t
 
byOfft
)

568  
	`atfs_byIndexInClu
(
byOfft
/ 
AFATFS_SECTOR_SIZE
;

569 
	}
}

572 
ut8_t
 *
	$atfs_cheSeGMemy
(
cheEryIndex
)

574  
atfs
.
che
 + 
cheEryIndex
 * 
AFATFS_SECTOR_SIZE
;

575 
	}
}

577 
	$atfs_gCacheDestIndexFBufr
(
ut8_t
 *
memy
)

579 
dex
 = (
memy
 - 
atfs
.
che
/ 
AFATFS_SECTOR_SIZE
;

581 i(
	`atfs_as
(
dex
 >0 && index < 
AFATFS_NUM_CACHE_SECTORS
)) {

582  
dex
;

586 
	}
}

588 
atfsCacheBlockDest_t
* 
	$atfs_gCacheDestFBufr
(
ut8_t
 *
memy
)

590  
atfs
.
cheDest
 + 
	`atfs_gCacheDestIndexFBufr
(
memy
);

591 
	}
}

593 
	$atfs_cheSeMkDty
(
atfsCacheBlockDest_t
 *
dest
)

595 i(
dest
->
e
 !
AFATFS_CACHE_STATE_DIRTY
) {

596 
dest
->
wreTimeamp
 = ++
atfs
.
cheTim
;

597 
dest
->
e
 = 
AFATFS_CACHE_STATE_DIRTY
;

598 
atfs
.
cheDtyErs
++;

600 
	}
}

602 
	$atfs_cheSeIn
(
atfsCacheBlockDest_t
 *
dest
, 
ut32_t
 
Index
, 
bo
 
locked
)

604 
dest
->
Index
 = sectorIndex;

606 
dest
->
acssTimeamp
 = dest->
wreTimeamp
 = ++
atfs
.
cheTim
;

608 
dest
->
cڣcutiveEBlockCou
 = 0;

610 
dest
->
e
 = 
AFATFS_CACHE_STATE_EMPTY
;

612 
dest
->
locked
 =ocked;

613 
dest
->
Cou
 = 0;

614 
dest
->
disrdab
 = 0;

615 
	}
}

620 
	$atfs_sdrdRdCome
(
sdrdBlockOti_e
 
ݔi
, 
ut32_t
 
Index
, 
ut8_t
 *
bufr
, ut32_
backDa
)

622 (
ݔi
;

623 (
backDa
;

625 
i
 = 0; i < 
AFATFS_NUM_CACHE_SECTORS
; i++) {

626 i(
atfs
.
cheDest
[
i
].
e
 !
AFATFS_CACHE_STATE_EMPTY


627 && 
atfs
.
cheDest
[
i
].
Index
 == sectorIndex

629 i(
bufr
 =
NULL
) {

631 
atfs
.
cheDest
[
i
].
e
 = 
AFATFS_CACHE_STATE_EMPTY
;

633 
	`atfs_as
(
	`atfs_cheSeGMemy
(
i
=
bufr
 && 
atfs
.
cheDest
[i].
e
 =
AFATFS_CACHE_STATE_READING
);

635 
atfs
.
cheDest
[
i
].
e
 = 
AFATFS_CACHE_STATE_IN_SYNC
;

641 
	}
}

646 
	$atfs_sdrdWreCome
(
sdrdBlockOti_e
 
ݔi
, 
ut32_t
 
Index
, 
ut8_t
 *
bufr
, ut32_
backDa
)

648 (
ݔi
;

649 (
backDa
;

651 
atfs
.
cheFlushInProgss
 = 
l
;

653 
i
 = 0; i < 
AFATFS_NUM_CACHE_SECTORS
; i++) {

657 i(
atfs
.
cheDest
[
i
].
Index
 == sectorIndex

658 && 
atfs
.
cheDest
[
i
].
e
 =
AFATFS_CACHE_STATE_WRITING


660 i(
bufr
 =
NULL
) {

662 
atfs
.
cheDest
[
i
].
e
 = 
AFATFS_CACHE_STATE_DIRTY
;

663 
atfs
.
cheDtyErs
++;

665 
	`atfs_as
(
	`atfs_cheSeGMemy
(
i
=
bufr
);

667 
atfs
.
cheDest
[
i
].
e
 = 
AFATFS_CACHE_STATE_IN_SYNC
;

672 
	}
}

677 
	$atfs_cheFlushSe
(
cheIndex
)

679 
atfsCacheBlockDest_t
 *
cheDest
 = &
atfs
.cheDest[
cheIndex
];

681 #ifde
AFATFS_MIN_MULTIPLE_BLOCK_WRITE_COUNT


682 i(
cheDest
->
cڣcutiveEBlockCou
) {

683 
	`sdrd_begWreBlocks
(
cheDest
->
Index
, cacheDest->
cڣcutiveEBlockCou
);

687 
	`sdrd_wreBlock
(
cheDest
->
Index
, 
	`atfs_cheSeGMemy
(
cheIndex
), 
atfs_sdrdWreCome
, 0)) {

688 
SDCARD_OPERATION_IN_PROGRESS
:

690 
atfs
.
cheDtyErs
--;

691 
cheDest
->
e
 = 
AFATFS_CACHE_STATE_WRITING
;

692 
atfs
.
cheFlushInProgss
 = 
ue
;

695 
SDCARD_OPERATION_SUCCESS
:

697 
atfs
.
cheDtyErs
--;

698 
cheDest
->
e
 = 
AFATFS_CACHE_STATE_IN_SYNC
;

701 
SDCARD_OPERATION_BUSY
:

702 
SDCARD_OPERATION_FAILURE
:

706 
	}
}

712 
atfsCacheBlockDest_t
* 
	$atfs_fdCacheSe
(
ut32_t
 
Index
)

714 
i
 = 0; i < 
AFATFS_NUM_CACHE_SECTORS
; i++) {

715 i(
atfs
.
cheDest
[
i
].
Index
 == sectorIndex) {

716  &
atfs
.
cheDest
[
i
];

720  
NULL
;

721 
	}
}

734 
	$atfs_loCacheSe
(
ut32_t
 
Index
)

736 
loIndex
;

737 
emyIndex
 = -1, 
disrdabIndex
 = -1;

739 
ut32_t
 
deSyndSeLaU
 = 0xFFFFFFFF;

740 
deSyndSeIndex
 = -1;

743 !
	`atfs_as
(

744 
atfs
.
numClus
 == 0

745 || 
Index
 < 
atfs
.
uSSe
 +tfs.
numClus
 *tfs.
sPClu


751 
i
 = 0; i < 
AFATFS_NUM_CACHE_SECTORS
; i++) {

752 i(
atfs
.
cheDest
[
i
].
Index
 == sectorIndex) {

757 i(
atfs
.
cheDest
[
i
].
e
 =
AFATFS_CACHE_STATE_EMPTY
) {

758 
emyIndex
 = 
i
;

763 
atfs
.
cheDest
[
i
].
acssTimeamp
 = ++atfs.
cheTim
;

764  
i
;

767 
atfs
.
cheDest
[
i
].
e
) {

768 
AFATFS_CACHE_STATE_EMPTY
:

769 
emyIndex
 = 
i
;

771 
AFATFS_CACHE_STATE_IN_SYNC
:

773 i(!
atfs
.
cheDest
[
i
].
locked
 &&tfs.cheDest[i].
Cou
 == 0) {

774 i(
atfs
.
cheDest
[
i
].
disrdab
) {

775 
disrdabIndex
 = 
i
;

776 } i(
atfs
.
cheDest
[
i
].
acssTimeamp
 < 
deSyndSeLaU
) {

778 
deSyndSeLaU
 = 
atfs
.
cheDest
[
i
].
acssTimeamp
;

779 
deSyndSeIndex
 = 
i
;

788 i(
emyIndex
 > -1) {

789 
loIndex
 = 
emyIndex
;

790 } i(
disrdabIndex
 > -1) {

791 
loIndex
 = 
disrdabIndex
;

792 } i(
deSyndSeIndex
 > -1) {

793 
loIndex
 = 
deSyndSeIndex
;

795 
loIndex
 = -1;

798 i(
loIndex
 > -1) {

799 
	`atfs_cheSeIn
(&
atfs
.
cheDest
[
loIndex
], 
Index
, 
l
);

802  
loIndex
;

803 
	}
}

808 
bo
 
	$atfs_ush
()

810 i(
atfs
.
cheDtyErs
 > 0) {

812 
ut32_t
 
SeTime
 = 0xFFFFFFFF;

813 
SeIndex
 = -1;

815 
i
 = 0; i < 
AFATFS_NUM_CACHE_SECTORS
; i++) {

816 i(
atfs
.
cheDest
[
i
].
e
 =
AFATFS_CACHE_STATE_DIRTY
 && !atfs.cheDest[i].
locked


817 && (
SeIndex
 =-1 || 
atfs
.
cheDest
[
i
].
wreTimeamp
 < 
SeTime
)

819 
SeIndex
 = 
i
;

820 
SeTime
 = 
atfs
.
cheDest
[
i
].
wreTimeamp
;

824 i(
SeIndex
 > -1) {

825 
	`atfs_cheFlushSe
(
SeIndex
);

828  
l
;

832  
ue
;

833 
	}
}

838 
bo
 
	$atfs_isFu
()

840  
atfs
.
fesyemFu
;

841 
	}
}

847 
ut32_t
 
	$atfs_tSeToPhysil
(
tIndex
, 
ut32_t
 
tSeIndex
)

849  
atfs
.
tSSe
 + (
tIndex
 ?tfs.
tSes
 : 0+ 
tSeIndex
;

850 
	}
}

852 
ut32_t
 
	$atfs_feCluToPhysil
(
ut32_t
 
uNumb
, ut32_
Index
)

854  
atfs
.
uSSe
 + (
uNumb
 - 2*tfs.
sPClu
 + 
Index
;

855 
	}
}

857 
ut32_t
 
	$atfs_feGCursPhysilSe
(
atfsFeP_t
 
fe
)

859 i(
fe
->
ty
 =
AFATFS_FILE_TYPE_FAT16_ROOT_DIRECTORY
) {

860  
atfs
.
tSSe
 + 
AFATFS_NUM_FATS
 *tfs.
tSes
 + 
fe
->
cursOfft
 / 
AFATFS_SECTOR_SIZE
;

862 
ut32_t
 
cursSeInClu
 = 
	`atfs_IndexInClu
(
fe
->
cursOfft
);

863  
	`atfs_feCluToPhysil
(
fe
->
cursClu
, 
cursSeInClu
);

865 
	}
}

870 
	$atfs_feGCursCluAndSe
(
atfsFeP_t
 
fe
, 
ut32_t
 *
u
, 
ut16_t
 *

)

872 *
u
 = 
fe
->
cursClu
;

874 i(
fe
->
ty
 =
AFATFS_FILE_TYPE_FAT16_ROOT_DIRECTORY
) {

875 *

 = 
fe
->
cursOfft
 / 
AFATFS_SECTOR_SIZE
;

877 *

 = 
	`atfs_IndexInClu
(
fe
->
cursOfft
);

879 
	}
}

895 
atfsOtiStus_e
 
	$atfs_cheSe
(
ut32_t
 
physilSeIndex
, 
ut8_t
 **
bufr
, ut8_
Fgs
, ut32_
aCou
)

898 i(!
	`atfs_as
((
Fgs
 & 
AFATFS_CACHE_WRITE
=0 || 
physilSeIndex
 != 0)) {

899  
AFATFS_OPERATION_FAILURE
;

902 
cheSeIndex
 = 
	`atfs_loCacheSe
(
physilSeIndex
);

904 i(
cheSeIndex
 == -1) {

906  
AFATFS_OPERATION_IN_PROGRESS
;

909 
atfs
.
cheDest
[
cheSeIndex
].
e
) {

910 
AFATFS_CACHE_STATE_READING
:

911  
AFATFS_OPERATION_IN_PROGRESS
;

914 
AFATFS_CACHE_STATE_EMPTY
:

915 i((
Fgs
 & 
AFATFS_CACHE_READ
) != 0) {

916 i(
	`sdrd_adBlock
(
physilSeIndex
, 
	`atfs_cheSeGMemy
(
cheSeIndex
), 
atfs_sdrdRdCome
, 0)) {

917 
atfs
.
cheDest
[
cheSeIndex
].
e
 = 
AFATFS_CACHE_STATE_READING
;

919  
AFATFS_OPERATION_IN_PROGRESS
;

923 
atfs
.
cheDest
[
cheSeIndex
].
disrdab
 = (
Fgs
 & 
AFATFS_CACHE_DISCARDABLE
) != 0 ? 1 : 0;

925 #ifde
AFATFS_MIN_MULTIPLE_BLOCK_WRITE_COUNT


927 i(
aCou
 < 
AFATFS_MIN_MULTIPLE_BLOCK_WRITE_COUNT
) {

928 
aCou
 = 0;

930 
aCou
 = 
	`MIN
ӿCou, 
UINT16_MAX
);

933 
atfs
.
cheDest
[
cheSeIndex
].
cڣcutiveEBlockCou
 = 
aCou
;

938 
AFATFS_CACHE_STATE_WRITING
:

939 
AFATFS_CACHE_STATE_IN_SYNC
:

940 i((
Fgs
 & 
AFATFS_CACHE_WRITE
) != 0) {

941 
	`atfs_cheSeMkDty
(&
atfs
.
cheDest
[
cheSeIndex
]);

945 
AFATFS_CACHE_STATE_DIRTY
:

946 i((
Fgs
 & 
AFATFS_CACHE_LOCK
) != 0) {

947 
atfs
.
cheDest
[
cheSeIndex
].
locked
 = 1;

949 i((
Fgs
 & 
AFATFS_CACHE_RETAIN
) != 0) {

950 
atfs
.
cheDest
[
cheSeIndex
].
Cou
++;

953 *
bufr
 = 
	`atfs_cheSeGMemy
(
cheSeIndex
);

955  
AFATFS_OPERATION_SUCCESS
;

960 
	`atfs_as
(
l
);

961  
AFATFS_OPERATION_FAILURE
;

963 
	}
}

968 
bo
 
	$atfs_rMBR
(cڡ 
ut8_t
 *

)

974 i(

[
AFATFS_SECTOR_SIZE
 - 2] != 0x55 || sector[AFATFS_SECTOR_SIZE - 1] != 0xAA)

975  
l
;

977 
mbrPtiEry_t
 *
i
 = (mbrPtiEry_*(

 + 446);

979 
i
 = 0; i < 4; i++) {

981 
i
[
i
].
lbaBeg
 > 0

983 
i
[
i
].
ty
 =
MBR_PARTITION_TYPE_FAT32


984 || 
i
[
i
].
ty
 =
MBR_PARTITION_TYPE_FAT32_LBA


985 || 
i
[
i
].
ty
 =
MBR_PARTITION_TYPE_FAT16


986 || 
i
[
i
].
ty
 =
MBR_PARTITION_TYPE_FAT16_LBA


989 
atfs
.
iSSe
 = 
i
[
i
].
lbaBeg
;

991  
ue
;

995  
l
;

996 
	}
}

998 
bo
 
	$atfs_rVumeID
(cڡ 
ut8_t
 *

)

1000 
tVumeID_t
 *
vume
 = (tVumeID_*

;

1002 
atfs
.
fesyemTy
 = 
FAT_FILESYSTEM_TYPE_INVALID
;

1007 i(
vume
->
bysPSe
 !
AFATFS_SECTOR_SIZE
 || vume->
numFATs
 !
AFATFS_NUM_FATS


1008 || 

[510] !
FAT_VOLUME_ID_SIGNATURE_1
 || se[511] !
FAT_VOLUME_ID_SIGNATURE_2
) {

1010  
l
;

1013 
	`tf
("atfs.iSSe: %u, %s, %d\r\n", 
atfs
.
iSSe
, 
__FUNCTION__
, 
__LINE__
);

1014 
	`tf
("vume->rvedSeCou: %u, %s, %d\r\n", 
vume
->
rvedSeCou
, 
__FUNCTION__
, 
__LINE__
);

1016 
atfs
.
tSSe
 =tfs.
iSSe
 + 
vume
->
rvedSeCou
;

1017 
	`tf
("atfs.tSSe: %u, %d\r\n", 
atfs
.
tSSe
, 
__LINE__
);

1019 
atfs
.
sPClu
 = 
vume
->sectorsPerCluster;

1020 
	`tf
("vume->sPClu: %u, %s, %d\r\n", 
vume
->
sPClu
, 
__FUNCTION__
, 
__LINE__
);

1021 
	`tf
("atfs.sPClu: %u, %s, %d\r\n", 
atfs
.
sPClu
, 
__FUNCTION__
, 
__LINE__
);

1022 i(
atfs
.
sPClu
 < 1 ||tfs.sPClu > 128 || !
	`isPowOfTwo
(afatfs.sectorsPerCluster)) {

1023  
l
;

1026 
atfs
.
byInCluMask
 = 
AFATFS_SECTOR_SIZE
 *tfs.
sPClu
 - 1;

1028 
atfs
.
tSes
 = 
vume
->
FATSize16
 !0 ? vume->FATSize16 : vume->
tDest
.
t32
.
FATSize32
;

1031 
atfs
.
roDeySes
 = ((
vume
->
roEryCou
 * 
FAT_DIRECTORY_ENTRY_SIZE
+ (vume->
bysPSe
 - 1)) / volume->bytesPerSector;

1032 
ut32_t
 
tٮSes
 = 
vume
->
tٮSes16
 !0 ? vume->tٮSes16 : vume->
tٮSes32
;

1033 
ut32_t
 
daSes
 = 
tٮSes
 - (
vume
->
rvedSeCou
 + (
AFATFS_NUM_FATS
 * 
atfs
.
tSes
+tfs.
roDeySes
);

1035 
atfs
.
numClus
 = 
daSes
 / 
vume
->
sPClu
;

1037 i(
atfs
.
numClus
 <
FAT12_MAX_CLUSTERS
) {

1038 
atfs
.
fesyemTy
 = 
FAT_FILESYSTEM_TYPE_FAT12
;

1040  
l
;

1041 } i(
atfs
.
numClus
 <
FAT16_MAX_CLUSTERS
) {

1042 
atfs
.
fesyemTy
 = 
FAT_FILESYSTEM_TYPE_FAT16
;

1044 
atfs
.
fesyemTy
 = 
FAT_FILESYSTEM_TYPE_FAT32
;

1047 i(
atfs
.
fesyemTy
 =
FAT_FILESYSTEM_TYPE_FAT32
) {

1048 
atfs
.
roDeyClu
 = 
vume
->
tDest
.
t32
.
roClu
;

1051 
atfs
.
roDeyClu
 = 0;

1054 
ut32_t
 
dOfFATs
 = 
atfs
.
tSSe
 + 
AFATFS_NUM_FATS
 *tfs.
tSes
;

1056 
atfs
.
uSSe
 = 
dOfFATs
 +tfs.
roDeySes
;

1058  
ue
;

1059 
	}
}

1064 
	$atfs_gFATPosiFClu
(
ut32_t
 
u
, ut32_*
tSeIndex
, ut32_*
tSeEryIndex
)

1066 i(
atfs
.
fesyemTy
 =
FAT_FILESYSTEM_TYPE_FAT16
) {

1067 
ut32_t
 
sPFATSe
 = 
AFATFS_SECTOR_SIZE
 / (
ut16_t
);

1069 *
tSeIndex
 = 
u
 / 
sPFATSe
;

1070 *
tSeEryIndex
 = 
u
 & (
sPFATSe
 - 1);

1072 
ut32_t
 
sPFATSe
 = 
AFATFS_SECTOR_SIZE
 / (uint32_t);

1074 *
tSeIndex
 = 
	`t32_decodeCluNumb
(
u
/ 
sPFATSe
;

1075 *
tSeEryIndex
 = 
u
 & (
sPFATSe
 - 1);

1077 
	}
}

1079 
bo
 
	$atfs_FATIsEndOfChaMk
(
ut32_t
 
uNumb
)

1081 i(
atfs
.
fesyemTy
 =
FAT_FILESYSTEM_TYPE_FAT32
) {

1082  
	`t32_isEndOfChaMk
(
uNumb
);

1084  
	`t16_isEndOfChaMk
(
uNumb
);

1086 
	}
}

1101 
atfsOtiStus_e
 
	$atfs_FATGNextClu
(
tIndex
, 
ut32_t
 
u
, ut32_*
xtClu
)

1103 
ut32_t
 
tSeIndex
, 
tSeEryIndex
;

1104 
atfsFATSe_t
 

;

1106 
	`atfs_gFATPosiFClu
(
u
, &
tSeIndex
, &
tSeEryIndex
);

1108 
atfsOtiStus_e
 
su
 = 
	`atfs_cheSe
(
	`atfs_tSeToPhysil
(
tIndex
, 
tSeIndex
), &

.
bys
, 
AFATFS_CACHE_READ
, 0);

1110 i(
su
 =
AFATFS_OPERATION_SUCCESS
) {

1111 i(
atfs
.
fesyemTy
 =
FAT_FILESYSTEM_TYPE_FAT16
) {

1112 *
xtClu
 = 

.
t16
[
tSeEryIndex
];

1114 *
xtClu
 = 
	`t32_decodeCluNumb
(

.
t32
[
tSeEryIndex
]);

1118  
su
;

1119 
	}
}

1129 
atfsOtiStus_e
 
	$atfs_FATSNextClu
(
ut32_t
 
tClu
, ut32_
xtClu
)

1131 
atfsFATSe_t
 

;

1132 
ut32_t
 
tSeIndex
, 
tSeEryIndex
, 
tPhysilSe
;

1133 
atfsOtiStus_e
 
su
;

1135 #ifde
AFATFS_DEBUG


1136 
	`atfs_as
(
tClu
 >
FAT_SMALLEST_LEGAL_CLUSTER_NUMBER
);

1139 
	`atfs_gFATPosiFClu
(
tClu
, &
tSeIndex
, &
tSeEryIndex
);

1141 
tPhysilSe
 = 
	`atfs_tSeToPhysil
(0, 
tSeIndex
);

1143 
su
 = 
	`atfs_cheSe
(
tPhysilSe
, &

.
bys
, 
AFATFS_CACHE_READ
 | 
AFATFS_CACHE_WRITE
, 0);

1145 i(
su
 =
AFATFS_OPERATION_SUCCESS
) {

1146 i(
atfs
.
fesyemTy
 =
FAT_FILESYSTEM_TYPE_FAT16
) {

1147 

.
t16
[
tSeEryIndex
] = 
xtClu
;

1149 

.
t32
[
tSeEryIndex
] = 
xtClu
;

1153  
su
;

1154 
	}
}

1159 
	$atfs_feUpdeFesize
(
atfsFe_t
 *
fe
)

1161 
fe
->
logilSize
 = 
	`MAX
(fe->logilSize, fe->
cursOfft
);

1162 
	}
}

1164 
	$atfs_feUockCacheSe
(
atfsFeP_t
 
fe
)

1166 i(
fe
->
wreLockedCacheIndex
 != -1) {

1167 
atfs
.
cheDest
[
fe
->
wreLockedCacheIndex
].
locked
 = 0;

1168 
fe
->
wreLockedCacheIndex
 = -1;

1170 i(
fe
->
adRaCacheIndex
 != -1) {

1171 
atfs
.
cheDest
[
fe
->
adRaCacheIndex
].
Cou
 = 
	`MAX
(()fatfs.cacheDescriptor[file->readRetainCacheIndex].retainCount - 1, 0);

1172 
fe
->
adRaCacheIndex
 = -1;

1174 
	}
}

1196 
atfsFdCluStus_e
 
	$atfs_fdCluWhCdi
(
atfsCluSrchCdi_e
 
cdi
, 
ut32_t
 *
u
, ut32_
chLim
)

1198 
atfsFATSe_t
 

;

1199 
ut32_t
 
tSeIndex
, 
tSeEryIndex
;

1201 
ut32_t
 
tErsPSe
 = 
	`atfs_tErsPSe
();

1202 
bo
 
lookgFFe
 = 
cdi
 =
CLUSTER_SEARCH_FREE_AT_BEGINNING_OF_FAT_SECTOR
 || cdi =
CLUSTER_SEARCH_FREE
;

1204 
jump
;

1207 
	`atfs_gFATPosiFClu
(*
u
, &
tSeIndex
, &
tSeEryIndex
);

1209 
cdi
) {

1210 
CLUSTER_SEARCH_FREE_AT_BEGINNING_OF_FAT_SECTOR
:

1211 
jump
 = 
tErsPSe
;

1214 i(!
	`atfs_as
(
tSeEryIndex
 == 0)) {

1215  
AFATFS_FIND_CLUSTER_FATAL
;

1218 
CLUSTER_SEARCH_OCCUPIED
:

1219 
CLUSTER_SEARCH_FREE
:

1220 
jump
 = 1;

1223 
	`atfs_as
(
l
);

1224  
AFATFS_FIND_CLUSTER_FATAL
;

1227 *
u
 < 
chLim
) {

1229 #ifde
AFATFS_USE_FREEFILE


1231 i(
atfs
.
Fe
.
logilSize
 > 0 && *
u
 =atfs.Fe.
fClu
) {

1232 *
u
 +(
atfs
.
Fe
.
logilSize
 + 
	`atfs_uSize
() - 1) /fatfs_clusterSize();

1235 *
u
 = 
	`roundUpTo
(*u, 
jump
);

1240 
atfsOtiStus_e
 
us
 = 
	`atfs_cheSe
(
	`atfs_tSeToPhysil
(0, 
tSeIndex
), &

.
bys
, 
AFATFS_CACHE_READ
 | 
AFATFS_CACHE_DISCARDABLE
, 0);

1242 
us
) {

1243 
AFATFS_OPERATION_SUCCESS
:

1245 
ut32_t
 
uNumb
;

1247 
atfs
.
fesyemTy
) {

1248 
FAT_FILESYSTEM_TYPE_FAT16
:

1249 
uNumb
 = 

.
t16
[
tSeEryIndex
];

1251 
FAT_FILESYSTEM_TYPE_FAT32
:

1252 
uNumb
 = 
	`t32_decodeCluNumb
(

.
t32
[
tSeEryIndex
]);

1255  
AFATFS_FIND_CLUSTER_FATAL
;

1258 i(
	`t_isFeS
(
uNumb
=
lookgFFe
) {

1263 i(*
u
 < 
chLim
) {

1264  
AFATFS_FIND_CLUSTER_FOUND
;

1266 *
u
 = 
chLim
;

1267  
AFATFS_FIND_CLUSTER_NOT_FOUND
;

1271 (*
u
+
jump
;

1272 
tSeEryIndex
 +
jump
;

1273 } 
tSeEryIndex
 < 
tErsPSe
);

1276 
tSeIndex
++;

1277 
tSeEryIndex
 = 0;

1279 
AFATFS_OPERATION_FAILURE
:

1280  
AFATFS_FIND_CLUSTER_FATAL
;

1282 
AFATFS_OPERATION_IN_PROGRESS
:

1283  
AFATFS_FIND_CLUSTER_IN_PROGRESS
;

1289 *
u
 = 
chLim
;

1290  
AFATFS_FIND_CLUSTER_NOT_FOUND
;

1291 
	}
}

1300 
atfsOtiStus_e
 
	$atfs_feGNextClu
(
atfsFeP_t
 
fe
, 
ut32_t
 
cutClu
, ut32_*
xtClu
)

1302 #ide
AFATFS_USE_FREEFILE


1303 (
fe
;

1305 i((
fe
->
mode
 & 
AFATFS_FILE_MODE_CONTIGUOUS
) != 0) {

1306 
ut32_t
 
FeS
 = 
atfs
.
Fe
.
fClu
;

1308 
	`atfs_as
(
cutClu
 + 1 <
FeS
);

1311 i(
cutClu
 + 1 =
FeS
) {

1312 *
xtClu
 = 0;

1314 *
xtClu
 = 
cutClu
 + 1;

1317  
AFATFS_OPERATION_SUCCESS
;

1321  
	`atfs_FATGNextClu
(0, 
cutClu
, 
xtClu
);

1323 
	}
}

1325 #ifde
AFATFS_USE_FREEFILE


1339 
atfsOtiStus_e
 
	$atfs_FATFlWhP
(
atfsFATP_e
 
n
, 
ut32_t
 *
tClu
, ut32_
dClu
)

1341 
atfsFATSe_t
 

;

1342 
ut32_t
 
tSeIndex
, 
fEryIndex
, 
tPhysilSe
;

1343 
ut8_t
 
tErySize
;

1344 
ut32_t
 
xtClu
;

1345 
atfsOtiStus_e
 
su
;

1346 
ut32_t
 
aSeCou
;

1349 
	`atfs_gFATPosiFClu
(*
tClu
, &
tSeIndex
, &
fEryIndex
);

1351 
tPhysilSe
 = 
	`atfs_tSeToPhysil
(0, 
tSeIndex
);

1354 
aSeCou
 = (
dClu
 - *
tClu
 + 
fEryIndex
 + 
	`atfs_tErsPSe
() - 1) /fatfs_fatEntriesPerSector();

1356 *
tClu
 < 
dClu
) {

1358 
ut32_t
 
ϡEryIndex
 = 
	`MIN
(
fEryIndex
 + (
dClu
 - *
tClu
), 
	`atfs_tErsPSe
());

1360 
ut8_t
 
cheFgs
 = 
AFATFS_CACHE_WRITE
 | 
AFATFS_CACHE_DISCARDABLE
;

1362 i(
fEryIndex
 > 0 || 
ϡEryIndex
 < 
	`atfs_tErsPSe
()) {

1364 
cheFgs
 |
AFATFS_CACHE_READ
;

1367 
su
 = 
	`atfs_cheSe
(
tPhysilSe
, &

.
bys
, 
cheFgs
, 
aSeCou
);

1369 i(
su
 !
AFATFS_OPERATION_SUCCESS
) {

1370  
su
;

1373 #ifde
AFATFS_DEBUG_VERBOSE


1374 i(
n
 =
AFATFS_FAT_PATTERN_FREE
) {

1375 
	`rtf
(
dr
, "Mkg clu %u%u iFAT se %u...\n", *
tClu
, 
dClu
, 
tPhysilSe
);

1377 
	`rtf
(
dr
, "Wrg FAT cha from clu %u%u iFAT se %u...\n", *
tClu
, 
dClu
, 
tPhysilSe
);

1381 
n
) {

1382 
AFATFS_FAT_PATTERN_TERMINATED_CHAIN
:

1383 
AFATFS_FAT_PATTERN_UNTERMINATED_CHAIN
:

1384 
xtClu
 = *
tClu
 + 1;

1386 i(
atfs
.
fesyemTy
 =
FAT_FILESYSTEM_TYPE_FAT16
) {

1387 
ut32_t
 
i
 = 
fEryIndex
; i < 
ϡEryIndex
; i++, 
xtClu
++) {

1388 

.
t16
[
i
] = 
xtClu
;

1391 
ut32_t
 
i
 = 
fEryIndex
; i < 
ϡEryIndex
; i++, 
xtClu
++) {

1392 

.
t32
[
i
] = 
xtClu
;

1396 *
tClu
 +
ϡEryIndex
 - 
fEryIndex
;

1398 i(
n
 =
AFATFS_FAT_PATTERN_TERMINATED_CHAIN
 && *
tClu
 =
dClu
) {

1400 i(
atfs
.
fesyemTy
 =
FAT_FILESYSTEM_TYPE_FAT16
) {

1401 

.
t16
[
ϡEryIndex
 - 1] = 0xFFFF;

1403 

.
t32
[
ϡEryIndex
 - 1] = 0xFFFFFFFF;

1408 
AFATFS_FAT_PATTERN_FREE
:

1409 
tErySize
 = 
atfs
.
fesyemTy
 =
FAT_FILESYSTEM_TYPE_FAT16
 ? (
ut16_t
: (
ut32_t
);

1411 
	`memt
(

.
bys
 + 
fEryIndex
 * 
tErySize
, 0, (
ϡEryIndex
 - firstEntryIndex) * fatEntrySize);

1413 *
tClu
 +
ϡEryIndex
 - 
fEryIndex
;

1417 
tPhysilSe
++;

1418 
aSeCou
--;

1419 
fEryIndex
 = 0;

1422  
AFATFS_OPERATION_SUCCESS
;

1423 
	}
}

1440 
atfsOtiStus_e
 
	$atfs_veDeyEry
(
atfsFeP_t
 
fe
, 
atfsSaveDeyEryMode_e
 
mode
)

1442 
ut8_t
 *

;

1443 
atfsOtiStus_e
 
su
;

1445 i(
fe
->
deyEryPos
.
NumbPhysil
 == 0) {

1446  
AFATFS_OPERATION_SUCCESS
;

1449 
su
 = 
	`atfs_cheSe
(
fe
->
deyEryPos
.
NumbPhysil
, &

, 
AFATFS_CACHE_READ
 | 
AFATFS_CACHE_WRITE
, 0);

1451 #ifde
AFATFS_DEBUG_VERBOSE


1452 
	`rtf
(
dr
, "Savg deyryأ %u...\n", 
fe
->
deyEryPos
.
NumbPhysil
);

1455 i(
su
 =
AFATFS_OPERATION_SUCCESS
) {

1456 i(
	`atfs_as
(
fe
->
deyEryPos
.
yIndex
 >= 0)) {

1457 
tDeyEry_t
 *
y
 = (tDeyEry_*

 + 
fe
->
deyEryPos
.
yIndex
;

1459 
mode
) {

1460 
AFATFS_SAVE_DIRECTORY_NORMAL
:

1466 
y
->
feSize
 = 
fe
->
physilSize
;

1468 
AFATFS_SAVE_DIRECTORY_DELETED
:

1469 
y
->
fame
[0] = 
FAT_DELETED_FILE_MARKER
;

1472 
AFATFS_SAVE_DIRECTORY_FOR_CLOSE
:

1474 
y
->
feSize
 = 
fe
->
logilSize
;

1478 i(
fe
->
ty
 =
AFATFS_FILE_TYPE_DIRECTORY
) {

1479 
y
->
feSize
 = 0;

1482 
y
->
fCluHigh
 = 
fe
->
fClu
 >> 16;

1483 
y
->
fCluLow
 = 
fe
->
fClu
 & 0xFFFF;

1485  
AFATFS_OPERATION_FAILURE
;

1489  
su
;

1490 
	}
}

1506 
atfsOtiStus_e
 
	$atfs_ndRegurFeCluCtue
(
atfsFe_t
 *
fe
)

1508 
atfsAdFeClu_t
 *
S
 = &
fe
->
ݔi
.
e
.
ndFeClu
;

1509 
atfsOtiStus_e
 
us
;

1511 
doMe
:

1513 
S
->
pha
) {

1514 
AFATFS_APPEND_FREE_CLUSTER_PHASE_FIND_FREESPACE
:

1515 
	`atfs_fdCluWhCdi
(
CLUSTER_SEARCH_FREE
, &
S
->
chClu
, 
atfs
.
numClus
 + 
FAT_SMALLEST_LEGAL_CLUSTER_NUMBER
)) {

1516 
AFATFS_FIND_CLUSTER_FOUND
:

1517 
atfs
.
ϡCluAod
 = 
S
->
chClu
;

1520 
fe
->
cursClu
 = 
S
->
chClu
;

1521 
fe
->
physilSize
 +
	`atfs_uSize
();

1523 i(
S
->
eviousClu
 == 0) {

1525 
fe
->
fClu
 = 
S
->
chClu
;

1528 
S
->
pha
 = 
AFATFS_APPEND_FREE_CLUSTER_PHASE_UPDATE_FAT1
;

1529 
doMe
;

1531 
AFATFS_FIND_CLUSTER_FATAL
:

1532 
AFATFS_FIND_CLUSTER_NOT_FOUND
:

1534 
S
->
pha
 = 
AFATFS_APPEND_FREE_CLUSTER_PHASE_FAILURE
;

1535 
doMe
;

1537 
AFATFS_FIND_CLUSTER_IN_PROGRESS
:

1541 
AFATFS_APPEND_FREE_CLUSTER_PHASE_UPDATE_FAT1
:

1543 
us
 = 
	`atfs_FATSNextClu
(
S
->
chClu
, 0xFFFFFFFF);

1545 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

1546 i(
S
->
eviousClu
) {

1547 
S
->
pha
 = 
AFATFS_APPEND_FREE_CLUSTER_PHASE_UPDATE_FAT2
;

1549 
S
->
pha
 = 
AFATFS_APPEND_FREE_CLUSTER_PHASE_UPDATE_FILE_DIRECTORY
;

1552 
doMe
;

1555 
AFATFS_APPEND_FREE_CLUSTER_PHASE_UPDATE_FAT2
:

1557 
us
 = 
	`atfs_FATSNextClu
(
S
->
eviousClu
, opS->
chClu
);

1559 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

1560 
S
->
pha
 = 
AFATFS_APPEND_FREE_CLUSTER_PHASE_UPDATE_FILE_DIRECTORY
;

1561 
doMe
;

1564 
AFATFS_APPEND_FREE_CLUSTER_PHASE_UPDATE_FILE_DIRECTORY
:

1565 i(
	`atfs_veDeyEry
(
fe
, 
AFATFS_SAVE_DIRECTORY_NORMAL
=
AFATFS_OPERATION_SUCCESS
) {

1566 
S
->
pha
 = 
AFATFS_APPEND_FREE_CLUSTER_PHASE_COMPLETE
;

1567 
doMe
;

1570 
AFATFS_APPEND_FREE_CLUSTER_PHASE_COMPLETE
:

1571 i(
fe
->
ݔi
.ݔi =
AFATFS_FILE_OPERATION_APPEND_FREE_CLUSTER
) {

1572 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

1575  
AFATFS_OPERATION_SUCCESS
;

1577 
AFATFS_APPEND_FREE_CLUSTER_PHASE_FAILURE
:

1578 i(
fe
->
ݔi
.ݔi =
AFATFS_FILE_OPERATION_APPEND_FREE_CLUSTER
) {

1579 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

1582 
atfs
.
fesyemFu
 = 
ue
;

1583  
AFATFS_OPERATION_FAILURE
;

1587  
AFATFS_OPERATION_IN_PROGRESS
;

1588 
	}
}

1590 
	$atfs_ndRegurFeCluInOtiS
(
atfsAdFeClu_t
 *
e
, 
ut32_t
 
eviousClu
)

1592 
e
->
pha
 = 
AFATFS_APPEND_FREE_CLUSTER_PHASE_INITIAL
;

1593 
e
->
eviousClu
 =reviousCluster;

1594 
e
->
chClu
 = 
atfs
.
ϡCluAod
;

1595 
	}
}

1611 
atfsOtiStus_e
 
	$atfs_ndRegurFeClu
(
atfsFeP_t
 
fe
)

1613 i(
fe
->
ݔi
.ݔi =
AFATFS_FILE_OPERATION_APPEND_FREE_CLUSTER
)

1614  
AFATFS_OPERATION_IN_PROGRESS
;

1616 i(
atfs
.
fesyemFu
 || 
	`atfs_feIsBusy
(
fe
)) {

1617  
AFATFS_OPERATION_FAILURE
;

1620 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_APPEND_FREE_CLUSTER
;

1622 
	`atfs_ndRegurFeCluInOtiS
(&
fe
->
ݔi
.
e
.
ndFeClu
, fe->
cursPviousClu
);

1624  
	`atfs_ndRegurFeCluCtue
(
fe
);

1625 
	}
}

1627 #ifde
AFATFS_USE_FREEFILE


1632 
ONLY_EXPOSE_FOR_TESTING


1633 
ut32_t
 
	$atfs_surCluSize
()

1635  
	`atfs_tErsPSe
(* 
	`atfs_uSize
();

1636 
	}
}

1648 
atfsOtiStus_e
 
	$atfs_ndSuruCtue
(
atfsFe_t
 *
fe
)

1650 
atfsAdSuru_t
 *
S
 = &
fe
->
ݔi
.
e
.
ndSuru
;

1652 
atfsOtiStus_e
 
us
;

1654 
doMe
:

1655 
S
->
pha
) {

1656 
AFATFS_APPEND_SUPERCLUSTER_PHASE_INIT
:

1660 
fe
->
cursClu
 = 
atfs
.
Fe
.
fClu
;

1661 
fe
->
physilSize
 +
	`atfs_surCluSize
();

1671 
atfs
.
Fe
.
fClu
 +
	`atfs_tErsPSe
();

1672 
atfs
.
Fe
.
logilSize
 -
	`atfs_surCluSize
();

1673 
atfs
.
Fe
.
physilSize
 -
	`atfs_surCluSize
();

1676 
S
->
tRewreSClu
 = 
fe
->
cursClu
;

1677 
S
->
tRewreEndClu
 = opS->
tRewreSClu
 + 
	`atfs_tErsPSe
();

1679 i(
S
->
eviousClu
 == 0) {

1681 
fe
->
fClu
 = fe->
cursClu
;

1687 
S
->
tRewreSClu
 -
	`atfs_tErsPSe
();

1690 
S
->
pha
 = 
AFATFS_APPEND_SUPERCLUSTER_PHASE_UPDATE_FREEFILE_DIRECTORY
;

1691 
doMe
;

1693 
AFATFS_APPEND_SUPERCLUSTER_PHASE_UPDATE_FREEFILE_DIRECTORY
:

1695 
us
 = 
	`atfs_veDeyEry
(&
atfs
.
Fe
, 
AFATFS_SAVE_DIRECTORY_NORMAL
);

1697 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

1698 
S
->
pha
 = 
AFATFS_APPEND_SUPERCLUSTER_PHASE_UPDATE_FAT
;

1699 
doMe
;

1702 
AFATFS_APPEND_SUPERCLUSTER_PHASE_UPDATE_FAT
:

1703 
us
 = 
	`atfs_FATFlWhP
(
AFATFS_FAT_PATTERN_TERMINATED_CHAIN
, &
S
->
tRewreSClu
, opS->
tRewreEndClu
);

1705 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

1706 
S
->
pha
 = 
AFATFS_APPEND_SUPERCLUSTER_PHASE_UPDATE_FILE_DIRECTORY
;

1707 
doMe
;

1710 
AFATFS_APPEND_SUPERCLUSTER_PHASE_UPDATE_FILE_DIRECTORY
:

1712 
us
 = 
	`atfs_veDeyEry
(
fe
, 
AFATFS_SAVE_DIRECTORY_NORMAL
);

1716 i((
us
 =
AFATFS_OPERATION_FAILURE
 || stu=
AFATFS_OPERATION_SUCCESS
&& 
fe
->
ݔi
.ݔi =
AFATFS_FILE_OPERATION_APPEND_SUPERCLUSTER
) {

1717 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

1720  
us
;

1721 
	}
}

1736 
atfsOtiStus_e
 
	$atfs_ndSuru
(
atfsFeP_t
 
fe
)

1738 
ut32_t
 
surCluSize
 = 
	`atfs_surCluSize
();

1740 i(
fe
->
ݔi
.ݔi =
AFATFS_FILE_OPERATION_APPEND_SUPERCLUSTER
) {

1741  
AFATFS_OPERATION_IN_PROGRESS
;

1744 i(
atfs
.
Fe
.
logilSize
 < 
surCluSize
) {

1745 
atfs
.
fesyemFu
 = 
ue
;

1748 i(
atfs
.
fesyemFu
 || 
	`atfs_feIsBusy
(
fe
)) {

1749  
AFATFS_OPERATION_FAILURE
;

1752 
atfsAdSuru_t
 *
S
 = &
fe
->
ݔi
.
e
.
ndSuru
;

1754 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_APPEND_SUPERCLUSTER
;

1755 
S
->
pha
 = 
AFATFS_APPEND_SUPERCLUSTER_PHASE_INIT
;

1756 
S
->
eviousClu
 = 
fe
->
cursPviousClu
;

1758  
	`atfs_ndSuruCtue
(
fe
);

1759 
	}
}

1767 
atfsOtiStus_e
 
	$atfs_ndFeClu
(
atfsFeP_t
 
fe
)

1769 
atfsOtiStus_e
 
us
;

1771 #ifde
AFATFS_USE_FREEFILE


1772 i((
fe
->
mode
 & 
AFATFS_FILE_MODE_CONTIGUOUS
) != 0) {

1774 
us
 = 
	`atfs_ndSuru
(
fe
);

1778 
us
 = 
	`atfs_ndRegurFeClu
(
fe
);

1781  
us
;

1782 
	}
}

1788 
bo
 
	$atfs_isEndOfAodFe
(
atfsFeP_t
 
fe
)

1790 i(
fe
->
ty
 =
AFATFS_FILE_TYPE_FAT16_ROOT_DIRECTORY
) {

1791  
fe
->
cursOfft
 >
AFATFS_SECTOR_SIZE
 * 
atfs
.
roDeySes
;

1793  
fe
->
cursClu
 =0 || 
	`atfs_FATIsEndOfChaMk
(file->cursorCluster);

1795 
	}
}

1803 
ut8_t
* 
	$atfs_feRaCursSeFRd
(
atfsFeP_t
 
fe
)

1805 
ut8_t
 *
su
;

1807 
ut32_t
 
physilSe
 = 
	`atfs_feGCursPhysilSe
(
fe
);

1812 i(
fe
->
adRaCacheIndex
 != -1) {

1813 i(!
	`atfs_as
(
physilSe
 =
atfs
.
cheDest
[
fe
->
adRaCacheIndex
].
Index
)) {

1814  
NULL
;

1817 
su
 = 
	`atfs_cheSeGMemy
(
fe
->
adRaCacheIndex
);

1819 i(
	`atfs_isEndOfAodFe
(
fe
)) {

1820  
NULL
;

1823 
	`atfs_as
(
physilSe
 > 0);

1825 
atfsOtiStus_e
 
us
 = 
	`atfs_cheSe
(

1826 
physilSe
,

1827 &
su
,

1828 
AFATFS_CACHE_READ
 | 
AFATFS_CACHE_RETAIN
,

1832 i(
us
 !
AFATFS_OPERATION_SUCCESS
) {

1834  
NULL
;

1837 
fe
->
adRaCacheIndex
 = 
	`atfs_gCacheDestIndexFBufr
(
su
);

1840  
su
;

1841 
	}
}

1848 
ut8_t
* 
	$atfs_feLockCursSeFWre
(
atfsFeP_t
 
fe
)

1850 
atfsOtiStus_e
 
us
;

1851 
ut8_t
 *
su
;

1852 
ut32_t
 
aBlockCou
;

1855 i(
fe
->
wreLockedCacheIndex
 != -1) {

1856 
ut32_t
 
physilSe
 = 
	`atfs_feGCursPhysilSe
(
fe
);

1858 i(!
	`atfs_as
(
physilSe
 =
atfs
.
cheDest
[
fe
->
wreLockedCacheIndex
].
Index
)) {

1859  
NULL
;

1862 
su
 = 
	`atfs_cheSeGMemy
(
fe
->
wreLockedCacheIndex
);

1867 i(
	`atfs_isEndOfAodFe
(
fe
&& 
	`atfs_ndFeClu
(fe!
AFATFS_OPERATION_SUCCESS
) {

1869  
NULL
;

1872 
ut32_t
 
physilSe
 = 
	`atfs_feGCursPhysilSe
(
fe
);

1873 
ut8_t
 
cheFgs
 = 
AFATFS_CACHE_WRITE
 | 
AFATFS_CACHE_LOCK
;

1874 
ut32_t
 
cursOfftInSe
 = 
fe
->
cursOfft
 % 
AFATFS_SECTOR_SIZE
;

1875 
ut32_t
 
offtOfSOfSe
 = 
fe
->
cursOfft
 & ~((ut32_t
AFATFS_SECTOR_SIZE
 - 1);

1876 
ut32_t
 
offtOfEndOfSe
 = 
offtOfSOfSe
 + 
AFATFS_SECTOR_SIZE
;

1883 
cursOfftInSe
 > 0

1884 || 
offtOfEndOfSe
 < 
fe
->
logilSize


1886 
cheFgs
 |
AFATFS_CACHE_READ
;

1890 i((
fe
->
mode
 & (
AFATFS_FILE_MODE_APPEND
 | 
AFATFS_FILE_MODE_CONTIGUOUS
)) == (AFATFS_FILE_MODE_APPEND | AFATFS_FILE_MODE_CONTIGUOUS)) {

1891 
ut32_t
 
cursOfftInSuru
 = 
fe
->
cursOfft
 & (
	`atfs_surCluSize
() - 1);

1893 
aBlockCou
 = 
	`atfs_tErsPSe
(* 
atfs
.
sPClu
 - 
cursOfftInSuru
 / 
AFATFS_SECTOR_SIZE
;

1895 
aBlockCou
 = 0;

1898 
us
 = 
	`atfs_cheSe
(

1899 
physilSe
,

1900 &
su
,

1901 
cheFgs
,

1902 
aBlockCou


1905 i(
us
 !
AFATFS_OPERATION_SUCCESS
) {

1907  
NULL
;

1910 
fe
->
wreLockedCacheIndex
 = 
	`atfs_gCacheDestIndexFBufr
(
su
);

1913  
su
;

1914 
	}
}

1928 
bo
 
	$atfs_fekAtomic
(
atfsFeP_t
 
fe
, 
t32_t
 
offt
)

1931 
ut32_t
 
wSeOfft
 = 
offt
 + 
fe
->
cursOfft
 % 
AFATFS_SECTOR_SIZE
;

1934 i(
wSeOfft
 < 
AFATFS_SECTOR_SIZE
) {

1935 
fe
->
cursOfft
 +
offt
;

1936  
ue
;

1940 
	`atfs_feUockCacheSe
(
fe
);

1943 i(
fe
->
ty
 =
AFATFS_FILE_TYPE_FAT16_ROOT_DIRECTORY
) {

1944 
fe
->
cursOfft
 +
offt
;

1946  
ue
;

1949 
ut32_t
 
uSizeBys
 = 
	`atfs_uSize
();

1950 
ut32_t
 
offtInClu
 = 
	`atfs_byIndexInClu
(
fe
->
cursOfft
);

1951 
ut32_t
 
wOfftInClu
 = 
offtInClu
 + 
offt
;

1953 
atfsOtiStus_e
 
us
;

1955 i(
offt
 > (
t32_t

uSizeBys
 || off< -(t32_t
offtInClu
) {

1956  
l
;

1960 i(
wOfftInClu
 >
uSizeBys
) {

1961 
ut32_t
 
xtClu
;

1963 
us
 = 
	`atfs_feGNextClu
(
fe
, fe->
cursClu
, &
xtClu
);

1965 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

1967 
ut32_t
 
bysToSk
 = 
uSizeBys
 - 
offtInClu
;

1969 
fe
->
cursPviousClu
 = fe->
cursClu
;

1970 
fe
->
cursClu
 = 
xtClu
;

1971 
fe
->
cursOfft
 +
bysToSk
;

1973 
offt
 -
bysToSk
;

1976  
l
;

1981 i(!
	`atfs_isEndOfAodFe
(
fe
)) {

1982 
fe
->
cursOfft
 +
offt
;

1985  
ue
;

1986 
	}
}

1991 
bo
 
	$atfs_fekIlCtue
(
atfsFe_t
 *
fe
)

1993 
atfsSk_t
 *
S
 = &
fe
->
ݔi
.
e
.
ek
;

1994 
ut32_t
 
uSizeBys
 = 
	`atfs_uSize
();

1995 
ut32_t
 
offtInClu
 = 
	`atfs_byIndexInClu
(
fe
->
cursOfft
);

1997 
atfsOtiStus_e
 
us
;

2000 
offtInClu
 + 
S
->
ekOfft
 >
uSizeBys
 && !
	`atfs_isEndOfAodFe
(
fe
)) {

2001 
ut32_t
 
xtClu
;

2003 
us
 = 
	`atfs_feGNextClu
(
fe
, fe->
cursClu
, &
xtClu
);

2005 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

2007 
ut32_t
 
bysToSk
 = 
uSizeBys
 - 
offtInClu
;

2009 
fe
->
cursPviousClu
 = fe->
cursClu
;

2010 
fe
->
cursClu
 = 
xtClu
;

2012 
fe
->
cursOfft
 +
bysToSk
;

2013 
S
->
ekOfft
 -
bysToSk
;

2014 
offtInClu
 = 0;

2017  
l
;

2022 i(!
	`atfs_isEndOfAodFe
(
fe
)) {

2023 
fe
->
cursOfft
 +
S
->
ekOfft
;

2026 
	`atfs_feUpdeFesize
(
fe
);

2028 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

2030 i(
S
->
back
) {

2031 
S
->
	`back
(
fe
);

2034  
ue
;

2035 
	}
}

2048 
atfsOtiStus_e
 
	$atfs_fekIl
(
atfsFeP_t
 
fe
, 
ut32_t
 
offt
, 
atfsFeClback_t
 
back
)

2051 i(
	`atfs_fekAtomic
(
fe
, 
offt
)) {

2052 i(
back
) {

2053 
	`back
(
fe
);

2056  
AFATFS_OPERATION_SUCCESS
;

2059 i(
	`atfs_feIsBusy
(
fe
)) {

2060  
AFATFS_OPERATION_FAILURE
;

2063 
atfsSk_t
 *
S
 = &
fe
->
ݔi
.
e
.
ek
;

2065 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_SEEK
;

2066 
S
->
back
 = callback;

2067 
S
->
ekOfft
 = 
offt
;

2069  
AFATFS_OPERATION_IN_PROGRESS
;

2071 
	}
}

2085 
atfsOtiStus_e
 
	$atfs_fek
(
atfsFeP_t
 
fe
, 
t32_t
 
offt
, 
atfsSk_e
 
wh
)

2088 
	`atfs_feUpdeFesize
(
fe
);

2090 
wh
) {

2091 
AFATFS_SEEK_CUR
:

2092 i(
offt
 >= 0) {

2094  
	`atfs_fekIl
(
fe
, 
	`MIN
(fe->
cursOfft
 + 
offt
, fe->
logilSize
), 
NULL
);

2098 
offt
 +
fe
->
cursOfft
;

2101 
AFATFS_SEEK_END
:

2103 i(
fe
->
logilSize
 + 
offt
 =fe->
cursOfft
) {

2104  
AFATFS_OPERATION_SUCCESS
;

2108 
offt
 +
fe
->
logilSize
;

2111 
AFATFS_SEEK_SET
:

2117 
	`atfs_feUockCacheSe
(
fe
);

2119 
fe
->
cursPviousClu
 = 0;

2120 
fe
->
cursClu
 = fe->
fClu
;

2121 
fe
->
cursOfft
 = 0;

2124  
	`atfs_fekIl
(
fe
, 
	`MIN
((
ut32_t

offt
, fe->
logilSize
), 
NULL
);

2125 
	}
}

2132 
bo
 
	$atfs_l
(
atfsFeP_t
 
fe
, 
ut32_t
 *
posi
)

2134 i(
	`atfs_feIsBusy
(
fe
)) {

2135  
l
;

2137 *
posi
 = 
fe
->
cursOfft
;

2138  
ue
;

2140 
	}
}

2150 
atfsOtiStus_e
 
	$atfs_fdNext
(
atfsFeP_t
 
dey
, 
atfsFd_t
 *
fd
, 
tDeyEry_t
 **
dEry
)

2152 
ut8_t
 *

;

2154 i(
fd
->
yIndex
 =
AFATFS_FILES_PER_DIRECTORY_SECTOR
 - 1) {

2155 i(
	`atfs_fekAtomic
(
dey
, 
AFATFS_SECTOR_SIZE
)) {

2156 
fd
->
yIndex
 = -1;

2159  
AFATFS_OPERATION_IN_PROGRESS
;

2163 

 = 
	`atfs_feRaCursSeFRd
(
dey
);

2165 i(

) {

2166 
fd
->
yIndex
++;

2168 *
dEry
 = (
tDeyEry_t
*

 + 
fd
->
yIndex
;

2170 
fd
->
NumbPhysil
 = 
	`atfs_feGCursPhysilSe
(
dey
);

2172  
AFATFS_OPERATION_SUCCESS
;

2174 i(
	`atfs_isEndOfAodFe
(
dey
)) {

2175 *
dEry
 = 
NULL
;

2177  
AFATFS_OPERATION_SUCCESS
;

2180  
AFATFS_OPERATION_IN_PROGRESS
;

2182 
	}
}

2187 
	$atfs_fdLa
(
atfsFeP_t
 
dey
)

2189 
	`atfs_feUockCacheSe
(
dey
);

2190 
	}
}

2196 
	$atfs_fdF
(
atfsFeP_t
 
dey
, 
atfsFd_t
 *
fd
)

2198 
	`atfs_fek
(
dey
, 0, 
AFATFS_SEEK_SET
);

2199 
fd
->
yIndex
 = -1;

2200 
	}
}

2202 
atfsOtiStus_e
 
	$atfs_exndSubdeyCtue
(
atfsFe_t
 *
dey
)

2204 
atfsExndSubdey_t
 *
S
 = &
dey
->
ݔi
.
e
.
exndSubdey
;

2205 
atfsOtiStus_e
 
us
;

2206 
ut8_t
 *
Bufr
;

2207 
ut32_t
 
uNumb
, 
physilSe
;

2208 
ut16_t
 
InClu
;

2210 
doMe
:

2211 
S
->
pha
) {

2212 
AFATFS_EXTEND_SUBDIRECTORY_PHASE_ADD_FREE_CLUSTER
:

2213 
us
 = 
	`atfs_ndRegurFeCluCtue
(
dey
);

2215 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

2216 
S
->
pha
 = 
AFATFS_EXTEND_SUBDIRECTORY_PHASE_WRITE_SECTORS
;

2217 
doMe
;

2218 } i(
us
 =
AFATFS_OPERATION_FAILURE
) {

2219 
S
->
pha
 = 
AFATFS_EXTEND_SUBDIRECTORY_PHASE_FAILURE
;

2220 
doMe
;

2223 
AFATFS_EXTEND_SUBDIRECTORY_PHASE_WRITE_SECTORS
:

2225 
	`atfs_feGCursCluAndSe
(
dey
, &
uNumb
, &
InClu
);

2226 
physilSe
 = 
	`atfs_feGCursPhysilSe
(
dey
);

2229 
us
 = 
	`atfs_cheSe
(
physilSe
, &
Bufr
, 
AFATFS_CACHE_WRITE
, 0);

2231 i(
us
 !
AFATFS_OPERATION_SUCCESS
) {

2232  
us
;

2235 
	`memt
(
Bufr
, 0, 
AFATFS_SECTOR_SIZE
);

2238 i(
dey
->
deyEryPos
.
NumbPhysil
 !0 && dey->
cursOfft
 == 0) {

2239 
tDeyEry_t
 *
dErs
 = (tDeyEry_*
Bufr
;

2241 
	`memt
(
dErs
[0].
fame
, ' ', (dirEntries[0].filename));

2242 
dErs
[0].
fame
[0] = '.';

2243 
dErs
[0].
fCluHigh
 = 
dey
->
fClu
 >> 16;

2244 
dErs
[0].
fCluLow
 = 
dey
->
fClu
 & 0xFFFF;

2245 
dErs
[0].
ib
 = 
FAT_FILE_ATTRIBUTE_DIRECTORY
;

2247 
	`memt
(
dErs
[1].
fame
, ' ', (dirEntries[1].filename));

2248 
dErs
[1].
fame
[0] = '.';

2249 
dErs
[1].
fame
[1] = '.';

2250 
dErs
[1].
fCluHigh
 = 
S
->
DeyClu
 >> 16;

2251 
dErs
[1].
fCluLow
 = 
S
->
DeyClu
 & 0xFFFF;

2252 
dErs
[1].
ib
 = 
FAT_FILE_ATTRIBUTE_DIRECTORY
;

2255 i(
InClu
 < 
atfs
.
sPClu
 - 1) {

2257 
	`atfs_as
(
	`atfs_fekAtomic
(
dey
, 
AFATFS_SECTOR_SIZE
));

2258 
InClu
++;

2259 
physilSe
++;

2266 
	`atfs_as
(
	`atfs_fekAtomic
(
dey
, -
AFATFS_SECTOR_SIZE
 * (
atfs
.
sPClu
 - 1)));

2267 
S
->
pha
 = 
AFATFS_EXTEND_SUBDIRECTORY_PHASE_SUCCESS
;

2268 
doMe
;

2270 
AFATFS_EXTEND_SUBDIRECTORY_PHASE_SUCCESS
:

2271 
dey
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

2273 i(
S
->
back
) {

2274 
S
->
	`back
(
dey
);

2277  
AFATFS_OPERATION_SUCCESS
;

2279 
AFATFS_EXTEND_SUBDIRECTORY_PHASE_FAILURE
:

2280 
dey
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

2282 i(
S
->
back
) {

2283 
S
->
	`back
(
NULL
);

2285  
AFATFS_OPERATION_FAILURE
;

2289  
AFATFS_OPERATION_IN_PROGRESS
;

2290 
	}
}

2303 
atfsOtiStus_e
 
	$atfs_exndSubdey
(
atfsFe_t
 *
dey
, 
atfsFeP_t
 
Dey
, 
atfsFeClback_t
 
back
)

2306 i(
dey
->
ty
 =
AFATFS_FILE_TYPE_FAT16_ROOT_DIRECTORY
 || 
	`atfs_feIsBusy
(directory)) {

2307  
AFATFS_OPERATION_FAILURE
;

2314 
atfsExndSubdey_t
 *
S
 = &
dey
->
ݔi
.
e
.
exndSubdey
;

2316 
dey
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_EXTEND_SUBDIRECTORY
;

2318 
S
->
pha
 = 
AFATFS_EXTEND_SUBDIRECTORY_PHASE_INITIAL
;

2319 
S
->
DeyClu
 = 
Dey
 ?tDey->
fClu
 : 0;

2320 
S
->
back
 = callback;

2322 
	`atfs_ndRegurFeCluInOtiS
(&
S
->
ndFeClu
, 
dey
->
cursPviousClu
);

2324  
	`atfs_exndSubdeyCtue
(
dey
);

2325 
	}
}

2342 
atfsOtiStus_e
 
	$atfs_loDeyEry
(
atfsFeP_t
 
dey
, 
tDeyEry_t
 **
dEry
, 
atfsFd_t
 *
fd
)

2344 
atfsOtiStus_e
 
su
;

2346 i(
	`atfs_feIsBusy
(
dey
)) {

2347  
AFATFS_OPERATION_IN_PROGRESS
;

2350 (
su
 = 
	`atfs_fdNext
(
dey
, 
fd
, 
dEry
)=
AFATFS_OPERATION_SUCCESS
) {

2351 i(*
dEry
) {

2352 i(
	`t_isDeyEryEmy
(*
dEry
|| 
	`t_isDeyEryTm
(*dirEntry)) {

2353 
	`atfs_cheSeMkDty
(
	`atfs_gCacheDestFBufr
((
ut8_t
**
dEry
));

2355 
	`atfs_fdLa
(
dey
);

2356  
AFATFS_OPERATION_SUCCESS
;

2360 
su
 = 
	`atfs_exndSubdey
(
dey
, 
NULL
, NULL);

2362 i(
su
 =
AFATFS_OPERATION_SUCCESS
) {

2372  
su
;

2373 
	}
}

2379 
atfsFeP_t
 
	$atfs_loFeHd
()

2381 
i
 = 0; i < 
AFATFS_MAX_OPEN_FILES
; i++) {

2382 i(
atfs
.
ݒFes
[
i
].
ty
 =
AFATFS_FILE_TYPE_NONE
) {

2383  &
atfs
.
ݒFes
[
i
];

2387  
NULL
;

2388 
	}
}

2397 
atfsOtiStus_e
 
	$atfs_runCtue
(
atfsFeP_t
 
fe
, 
bo
 
mkDed
)

2399 
atfsTrunFe_t
 *
S
 = &
fe
->
ݔi
.
e
.
unFe
;

2400 
atfsOtiStus_e
 
us
;

2402 #ifde
AFATFS_USE_FREEFILE


2403 
ut32_t
 
dFeFeS
, 
FeGrow
;

2406 
doMe
:

2408 
S
->
pha
) {

2409 
AFATFS_TRUNCATE_FILE_UPDATE_DIRECTORY
:

2410 
us
 = 
	`atfs_veDeyEry
(
fe
, 
mkDed
 ? 
AFATFS_SAVE_DIRECTORY_DELETED
 : 
AFATFS_SAVE_DIRECTORY_NORMAL
);

2412 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

2413 #ifde
AFATFS_USE_FREEFILE


2414 i(
S
->
dClu
) {

2415 
S
->
pha
 = 
AFATFS_TRUNCATE_FILE_ERASE_FAT_CHAIN_CONTIGUOUS
;

2419 
S
->
pha
 = 
AFATFS_TRUNCATE_FILE_ERASE_FAT_CHAIN_NORMAL
;

2421 
doMe
;

2424 #ifde
AFATFS_USE_FREEFILE


2425 
AFATFS_TRUNCATE_FILE_ERASE_FAT_CHAIN_CONTIGUOUS
:

2427 
us
 = 
	`atfs_FATFlWhP
(
AFATFS_FAT_PATTERN_UNTERMINATED_CHAIN
, &
S
->
cutClu
, opS->
dClu
);

2429 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

2430 
S
->
pha
 = 
AFATFS_TRUNCATE_FILE_PREPEND_TO_FREEFILE
;

2431 
doMe
;

2434 
AFATFS_TRUNCATE_FILE_PREPEND_TO_FREEFILE
:

2436 
dFeFeS
 = 
atfs
.
Fe
.
fClu
;

2438 
atfs
.
Fe
.
fClu
 = 
S
->
tClu
;

2440 
FeGrow
 = (
dFeFeS
 - 
S
->
tClu
* 
	`atfs_uSize
();

2442 
atfs
.
Fe
.
logilSize
 +
FeGrow
;

2443 
atfs
.
Fe
.
physilSize
 +
FeGrow
;

2445 
us
 = 
	`atfs_veDeyEry
(&
atfs
.
Fe
, 
AFATFS_SAVE_DIRECTORY_NORMAL
);

2446 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

2447 
S
->
pha
 = 
AFATFS_TRUNCATE_FILE_SUCCESS
;

2448 
doMe
;

2452 
AFATFS_TRUNCATE_FILE_ERASE_FAT_CHAIN_NORMAL
:

2453 !
	`atfs_FATIsEndOfChaMk
(
S
->
cutClu
)) {

2454 
ut32_t
 
xtClu
;

2456 
us
 = 
	`atfs_FATGNextClu
(0, 
S
->
cutClu
, &
xtClu
);

2458 i(
us
 !
AFATFS_OPERATION_SUCCESS
) {

2459  
us
;

2462 
us
 = 
	`atfs_FATSNextClu
(
S
->
cutClu
, 0);

2464 i(
us
 !
AFATFS_OPERATION_SUCCESS
) {

2465  
us
;

2468 
S
->
cutClu
 = 
xtClu
;

2471 
atfs
.
ϡCluAod
 = 
	`MIN
tfs.ϡCluAod, 
S
->
cutClu
 - 1);

2474 
S
->
pha
 = 
AFATFS_TRUNCATE_FILE_SUCCESS
;

2475 
doMe
;

2477 
AFATFS_TRUNCATE_FILE_SUCCESS
:

2478 i(
fe
->
ݔi
.ݔi =
AFATFS_FILE_OPERATION_TRUNCATE
) {

2479 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

2482 i(
S
->
back
) {

2483 
S
->
	`back
(
fe
);

2486  
AFATFS_OPERATION_SUCCESS
;

2490 i(
us
 =
AFATFS_OPERATION_FAILURE
 && 
fe
->
ݔi
.ݔi =
AFATFS_FILE_OPERATION_TRUNCATE
) {

2491 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

2494  
us
;

2495 
	}
}

2504 
bo
 
	$atfs_run
(
atfsFeP_t
 
fe
, 
atfsFeClback_t
 
back
)

2506 
atfsTrunFe_t
 *
S
;

2508 i(
	`atfs_feIsBusy
(
fe
))

2509  
l
;

2511 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_TRUNCATE
;

2513 
S
 = &
fe
->
ݔi
.
e
.
unFe
;

2514 
S
->
back
 = callback;

2515 
S
->
pha
 = 
AFATFS_TRUNCATE_FILE_INITIAL
;

2516 
S
->
tClu
 = 
fe
->
fClu
;

2517 
S
->
cutClu
 = opS->
tClu
;

2519 #ifde
AFATFS_USE_FREEFILE


2520 i((
fe
->
mode
 & 
AFATFS_FILE_MODE_CONTIGUOUS
) != 0) {

2522 
S
->
dClu
 = 
atfs
.
Fe
.
fClu
;

2527 
S
->
dClu
 = 0;

2531 
fe
->
fClu
 = 0;

2532 
fe
->
logilSize
 = 0;

2533 
fe
->
physilSize
 = 0;

2535 
	`atfs_fek
(
fe
, 0, 
AFATFS_SEEK_SET
);

2537  
ue
;

2538 
	}
}

2543 
	$atfs_feLdDeyEry
(
atfsFe_t
 *
fe
, 
tDeyEry_t
 *
y
)

2545 
fe
->
fClu
 = (
ut32_t
(
y
->
fCluHigh
 << 16|ry->
fCluLow
;

2546 
fe
->
logilSize
 = 
y
->
feSize
;

2547 
fe
->
physilSize
 = 
	`roundUpTo
(
y
->
feSize
, 
	`atfs_uSize
());

2548 
fe
->
ib
 = 
y
->attrib;

2549 
	}
}

2551 
	$atfs_FeCtue
(
atfsFe_t
 *
fe
)

2553 
atfsCeFe_t
 *
S
 = &
fe
->
ݔi
.
e
.
Fe
;

2554 
tDeyEry_t
 *
y
;

2555 
atfsOtiStus_e
 
us
;

2557 
doMe
:

2559 
S
->
pha
) {

2560 
AFATFS_CREATEFILE_PHASE_INITIAL
:

2561 
	`atfs_fdF
(&
atfs
.
cutDey
, &
fe
->
deyEryPos
);

2562 
S
->
pha
 = 
AFATFS_CREATEFILE_PHASE_FIND_FILE
;

2563 
doMe
;

2565 
AFATFS_CREATEFILE_PHASE_FIND_FILE
:

2567 
us
 = 
	`atfs_fdNext
(&
atfs
.
cutDey
, &
fe
->
deyEryPos
, &
y
);

2569 
us
) {

2570 
AFATFS_OPERATION_SUCCESS
:

2572 i(
y
 =
NULL
 || 
	`t_isDeyEryTm
(entry)) {

2573 
	`atfs_fdLa
(&
atfs
.
cutDey
);

2575 i((
fe
->
mode
 & 
AFATFS_FILE_MODE_CREATE
) != 0) {

2577 
	`atfs_fdF
(&
atfs
.
cutDey
, &
fe
->
deyEryPos
);

2579 
S
->
pha
 = 
AFATFS_CREATEFILE_PHASE_CREATE_NEW_FILE
;

2580 
doMe
;

2584 
S
->
pha
 = 
AFATFS_CREATEFILE_PHASE_FAILURE
;

2585 
doMe
;

2587 } i(
	`cmp
(
y
->
fame
, (*
S
->fame, 
FAT_FILENAME_LENGTH
) == 0) {

2589 
	`atfs_feLdDeyEry
(
fe
, 
y
);

2591 
	`atfs_fdLa
(&
atfs
.
cutDey
);

2593 
S
->
pha
 = 
AFATFS_CREATEFILE_PHASE_SUCCESS
;

2594 
doMe
;

2597 
AFATFS_OPERATION_FAILURE
:

2598 
	`atfs_fdLa
(&
atfs
.
cutDey
);

2599 
S
->
pha
 = 
AFATFS_CREATEFILE_PHASE_FAILURE
;

2600 
doMe
;

2602 
AFATFS_OPERATION_IN_PROGRESS
:

2605 } 
us
 =
AFATFS_OPERATION_SUCCESS
);

2607 
AFATFS_CREATEFILE_PHASE_CREATE_NEW_FILE
:

2608 
us
 = 
	`atfs_loDeyEry
(&
atfs
.
cutDey
, &
y
, &
fe
->
deyEryPos
);

2610 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

2611 
	`memt
(
y
, 0, (*entry));

2613 
	`memy
(
y
->
fame
, 
S
->fame, 
FAT_FILENAME_LENGTH
);

2614 
y
->
ib
 = 
fe
->attrib;

2615 
y
->
tiDe
 = 
AFATFS_DEFAULT_FILE_DATE
;

2616 
y
->
tiTime
 = 
AFATFS_DEFAULT_FILE_TIME
;

2617 
y
->
ϡWreDe
 = 
AFATFS_DEFAULT_FILE_DATE
;

2618 
y
->
ϡWreTime
 = 
AFATFS_DEFAULT_FILE_TIME
;

2620 #ifde
AFATFS_DEBUG_VERBOSE


2621 
	`rtf
(
dr
, "Addg deyry f %.*tأ %u\n", 
FAT_FILENAME_LENGTH
, 
S
->
fame
, 
fe
->
deyEryPos
.
NumbPhysil
);

2624 
S
->
pha
 = 
AFATFS_CREATEFILE_PHASE_SUCCESS
;

2625 
doMe
;

2626 } i(
us
 =
AFATFS_OPERATION_FAILURE
) {

2627 
S
->
pha
 = 
AFATFS_CREATEFILE_PHASE_FAILURE
;

2628 
doMe
;

2631 
AFATFS_CREATEFILE_PHASE_SUCCESS
:

2632 i((
fe
->
mode
 & 
AFATFS_FILE_MODE_RETAIN_DIRECTORY
) != 0) {

2637 
ut8_t
 *
deySe
;

2639 
us
 = 
	`atfs_cheSe
(

2640 
fe
->
deyEryPos
.
NumbPhysil
,

2641 &
deySe
,

2642 
AFATFS_CACHE_READ
 | 
AFATFS_CACHE_RETAIN
,

2646 i(
us
 !
AFATFS_OPERATION_SUCCESS
) {

2652 
	`atfs_fek
(
fe
, 0, 
AFATFS_SEEK_SET
);

2655 i(
fe
->
cursClu
 == 0) {

2656 #ifde
AFATFS_USE_FREEFILE


2657 i((
fe
->
mode
 & 
AFATFS_FILE_MODE_CONTIGUOUS
) != 0) {

2658 i(
	`atfs_feIsBusy
(&
atfs
.
Fe
)) {

2663 
atfs
.
Fe
.
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_LOCKED
;

2669 
fe
->
mode
 &~
AFATFS_FILE_MODE_CONTIGUOUS
;

2672 i((
fe
->
mode
 & 
AFATFS_FILE_MODE_APPEND
) != 0) {

2674 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

2675 
	`atfs_fekIl
(
fe
, fe->
logilSize
, 
S
->
back
);

2680 i(
fe
->
mode
 =(
AFATFS_FILE_MODE_CREATE
 | 
AFATFS_FILE_MODE_WRITE
)) {

2682 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

2683 
	`atfs_run
(
fe
, 
S
->
back
);

2688 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

2689 
S
->
	`back
(
fe
);

2691 
AFATFS_CREATEFILE_PHASE_FAILURE
:

2692 
fe
->
ty
 = 
AFATFS_FILE_TYPE_NONE
;

2693 
S
->
	`back
(
NULL
);

2696 
	}
}

2698 
	$atfs_foCtue
(
atfsFeP_t
 
fe
)

2700 
atfsCacheBlockDest_t
 *
dest
;

2701 
atfsCloFe_t
 *
S
 = &
fe
->
ݔi
.
e
.
oFe
;

2710 i(
fe
->
ty
 !
AFATFS_FILE_TYPE_DIRECTORY
 && fe->ty !
AFATFS_FILE_TYPE_FAT16_ROOT_DIRECTORY


2711 && (
fe
->
mode
 & (
AFATFS_FILE_MODE_APPEND
 | 
AFATFS_FILE_MODE_WRITE
)) != 0) {

2712 i(
	`atfs_veDeyEry
(
fe
, 
AFATFS_SAVE_DIRECTORY_FOR_CLOSE
!
AFATFS_OPERATION_SUCCESS
) {

2718 i((
fe
->
mode
 & 
AFATFS_FILE_MODE_RETAIN_DIRECTORY
) != 0) {

2719 
dest
 = 
	`atfs_fdCacheSe
(
fe
->
deyEryPos
.
NumbPhysil
);

2721 i(
dest
) {

2722 
dest
->
Cou
 = 
	`MAX
(() descriptor->retainCount - 1, 0);

2727 
	`atfs_feUockCacheSe
(
fe
);

2729 #ifde
AFATFS_USE_FREEFILE


2731 i((
fe
->
mode
 & 
AFATFS_FILE_MODE_CONTIGUOUS
) != 0) {

2732 
	`atfs_as
(
atfs
.
Fe
.
ݔi
.ݔi =
AFATFS_FILE_OPERATION_LOCKED
);

2733 
atfs
.
Fe
.
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

2737 
fe
->
ty
 = 
AFATFS_FILE_TYPE_NONE
;

2738 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

2740 i(
S
->
back
) {

2741 
S
->
	`back
();

2743 
	}
}

2754 
bo
 
	$atfs_fo
(
atfsFeP_t
 
fe
, 
atfsClback_t
 
back
)

2756 i(!
fe
 || fe->
ty
 =
AFATFS_FILE_TYPE_NONE
) {

2757  
ue
;

2758 } i(
	`atfs_feIsBusy
(
fe
)) {

2759  
l
;

2761 
	`atfs_feUpdeFesize
(
fe
);

2763 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_CLOSE
;

2764 
fe
->
ݔi
.
e
.
oFe
.
back
 = callback;

2765 
	`atfs_foCtue
(
fe
);

2766  
ue
;

2768 
	}
}

2773 
	$atfs_FeHd
(
atfsFeP_t
 
fe
)

2775 
	`memt
(
fe
, 0, (*file));

2776 
fe
->
wreLockedCacheIndex
 = -1;

2777 
fe
->
adRaCacheIndex
 = -1;

2778 
	}
}

2780 
	$atfs_fuƚkCtue
(
atfsFeP_t
 
fe
)

2782 
atfsUƚkFe_t
 *
S
 = &
fe
->
ݔi
.
e
.
uƚkFe
;

2783 
atfsOtiStus_e
 
us
;

2785 
us
 = 
	`atfs_runCtue
(
fe
, 
ue
);

2787 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

2789 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_NONE
;

2790 
	`atfs_fo
(
fe
, 
S
->
back
);

2792 
	}
}

2800 
bo
 
	$atfs_fuƚk
(
atfsFeP_t
 
fe
, 
atfsClback_t
 
back
)

2802 
atfsUƚkFe_t
 *
S
 = &
fe
->
ݔi
.
e
.
uƚkFe
;

2804 i(!
fe
 || fe->
ty
 =
AFATFS_FILE_TYPE_NONE
) {

2805  
ue
;

2814 i(!
	`atfs_run
(
fe
, 
NULL
))

2815  
l
;

2821 
S
->
back
 = callback;

2823 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_UNLINK
;

2825  
ue
;

2826 
	}
}

2838 
atfsFeP_t
 
	$atfs_Fe
(
atfsFeP_t
 
fe
, cڡ *
me
, 
ut8_t
 
ib
, ut8_
feMode
,

2839 
atfsFeClback_t
 
back
)

2841 
atfsCeFe_t
 *
S
 = &
fe
->
ݔi
.
e
.
Fe
;

2843 
	`atfs_FeHd
(
fe
);

2846 
fe
->
ݔi
.ݔi = 
AFATFS_FILE_OPERATION_CREATE_FILE
;

2848 
fe
->
mode
 = 
feMode
;

2850 i(
	`rcmp
(
me
, ".") == 0) {

2851 
fe
->
fClu
 = 
atfs
.
cutDey
.firstCluster;

2852 
fe
->
physilSize
 = 
atfs
.
cutDey
.physicalSize;

2853 
fe
->
logilSize
 = 
atfs
.
cutDey
.logicalSize;

2854 
fe
->
ib
 = 
atfs
.
cutDey
.attrib;

2855 
fe
->
ty
 = 
atfs
.
cutDey
.type;

2857 
	`t_cvtFameToFATSty
(
me
, 
S
->
fame
);

2858 
fe
->
ib
 =ttrib;

2860 i((
ib
 & 
FAT_FILE_ATTRIBUTE_DIRECTORY
) != 0) {

2861 
fe
->
ty
 = 
AFATFS_FILE_TYPE_DIRECTORY
;

2863 
fe
->
ty
 = 
AFATFS_FILE_TYPE_NORMAL
;

2867 
S
->
back
 = callback;

2869 i(
	`rcmp
(
me
, ".") == 0) {

2871 
S
->
pha
 = 
AFATFS_CREATEFILE_PHASE_SUCCESS
;

2873 
S
->
pha
 = 
AFATFS_CREATEFILE_PHASE_INITIAL
;

2876 
	`atfs_FeCtue
(
fe
);

2878  
fe
;

2879 
	}
}

2888 
bo
 
	$atfs_mkd
(cڡ *
fame
, 
atfsFeClback_t
 
back
)

2890 
atfsFeP_t
 
fe
 = 
	`atfs_loFeHd
();

2892 i(
fe
) {

2893 
	`atfs_Fe
(
fe
, 
fame
, 
FAT_FILE_ATTRIBUTE_DIRECTORY
, 
AFATFS_FILE_MODE_CREATE
 | 
AFATFS_FILE_MODE_READ
 | 
AFATFS_FILE_MODE_WRITE
, 
back
);

2894 } i(
back
) {

2895 
	`back
(
NULL
);

2898  
fe
 !
NULL
;

2899 
	}
}

2908 
bo
 
	$atfs_chd
(
atfsFeP_t
 
dey
)

2910 i(
	`atfs_feIsBusy
(&
atfs
.
cutDey
)) {

2911  
l
;

2914 i(
dey
) {

2915 i(
	`atfs_feIsBusy
(
dey
)) {

2916  
l
;

2919 
	`memy
(&
atfs
.
cutDey
, 
dey
, (*directory));

2920  
ue
;

2922 
	`atfs_FeHd
(&
atfs
.
cutDey
);

2924 
atfs
.
cutDey
.
mode
 = 
AFATFS_FILE_MODE_READ
 | 
AFATFS_FILE_MODE_WRITE
;

2926 i(
atfs
.
fesyemTy
 =
FAT_FILESYSTEM_TYPE_FAT16
)

2927 
atfs
.
cutDey
.
ty
 = 
AFATFS_FILE_TYPE_FAT16_ROOT_DIRECTORY
;

2929 
atfs
.
cutDey
.
ty
 = 
AFATFS_FILE_TYPE_DIRECTORY
;

2931 
atfs
.
cutDey
.
fClu
 =tfs.
roDeyClu
;

2932 
atfs
.
cutDey
.
ib
 = 
FAT_FILE_ATTRIBUTE_DIRECTORY
;

2935 
atfs
.
cutDey
.
deyEryPos
.
NumbPhysil
 = 0;

2937 
	`atfs_fek
(&
atfs
.
cutDey
, 0, 
AFATFS_SEEK_SET
);

2939  
ue
;

2941 
	}
}

2969 
bo
 
	$atfs_fݒ
(cڡ *
fame
, cڡ *
mode
, 
atfsFeClback_t
 
come
)

2971 
ut8_t
 
feMode
 = 0;

2972 
atfsFeP_t
 
fe
;

2974 
mode
[0]) {

2976 
feMode
 = 
AFATFS_FILE_MODE_READ
;

2979 
feMode
 = 
AFATFS_FILE_MODE_WRITE
 | 
AFATFS_FILE_MODE_CREATE
;

2982 
feMode
 = 
AFATFS_FILE_MODE_APPEND
 | 
AFATFS_FILE_MODE_CREATE
;

2986 
mode
[1]) {

2988 
feMode
 |
AFATFS_FILE_MODE_READ
;

2990 i(
feMode
 =
AFATFS_FILE_MODE_READ
) {

2991 
feMode
 |
AFATFS_FILE_MODE_WRITE
;

2995 #ifde
AFATFS_USE_FREEFILE


2996 
feMode
 |
AFATFS_FILE_MODE_CONTIGUOUS
 | 
AFATFS_FILE_MODE_RETAIN_DIRECTORY
;

3001 
fe
 = 
	`atfs_loFeHd
();

3003 i(
fe
) {

3004 
	`atfs_Fe
(
fe
, 
fame
, 
FAT_FILE_ATTRIBUTE_ARCHIVE
, 
feMode
, 
come
);

3005 } i(
come
) {

3006 
	`come
(
NULL
);

3009  
fe
 !
NULL
;

3010 
	}
}

3024 
ut32_t
 
	$atfs_fwre
(
atfsFeP_t
 
fe
, cڡ 
ut8_t
 *
bufr
, 
ut32_t
 
n
)

3026 i((
fe
->
mode
 & (
AFATFS_FILE_MODE_APPEND
 | 
AFATFS_FILE_MODE_WRITE
)) == 0) {

3030 i(
	`atfs_feIsBusy
(
fe
)) {

3035 
ut32_t
 
cursOfftInSe
 = 
fe
->
cursOfft
 % 
AFATFS_SECTOR_SIZE
;

3036 
ut32_t
 
wrnBys
 = 0;

3038 
n
 > 0) {

3039 
ut32_t
 
bysToWreThisSe
 = 
	`MIN
(
AFATFS_SECTOR_SIZE
 - 
cursOfftInSe
, 
n
);

3040 
ut8_t
 *
Bufr
;

3042 
Bufr
 = 
	`atfs_feLockCursSeFWre
(
fe
);

3043 i(!
Bufr
) {

3048 
	`memy
(
Bufr
 + 
cursOfftInSe
, 
bufr
, 
bysToWreThisSe
);

3050 
wrnBys
 +
bysToWreThisSe
;

3061 i(
	`atfs_fekIl
(
fe
, 
bysToWreThisSe
, 
NULL
=
AFATFS_OPERATION_IN_PROGRESS
) {

3065 #ifde
AFATFS_USE_FREEFILE


3066 i((
fe
->
mode
 & 
AFATFS_FILE_MODE_CONTIGUOUS
) != 0) {

3067 
	`atfs_as
(
fe
->
cursClu
 < 
atfs
.
Fe
.
fClu
);

3071 
n
 -
bysToWreThisSe
;

3072 
bufr
 +
bysToWreThisSe
;

3073 
cursOfftInSe
 = 0;

3076  
wrnBys
;

3077 
	}
}

3083 
	$atfs_utc
(
atfsFeP_t
 
fe
, 
ut8_t
 
c
)

3085 
ut32_t
 
cursOfftInSe
 = 
fe
->
cursOfft
 % 
AFATFS_SECTOR_SIZE
;

3087 
cheIndex
 = 
fe
->
wreLockedCacheIndex
;

3092 i(
cheIndex
 !-1 && 
cursOfftInSe
 !
AFATFS_SECTOR_SIZE
 - 1) {

3093 
	`atfs_cheSeGMemy
(
cheIndex
)[
cursOfftInSe
] = 
c
;

3094 
fe
->
cursOfft
++;

3097 
	`atfs_fwre
(
fe
, &
c
, (c));

3099 
	}
}

3113 
ut32_t
 
	$atfs_d
(
atfsFeP_t
 
fe
, 
ut8_t
 *
bufr
, 
ut32_t
 
n
)

3115 i((
fe
->
mode
 & 
AFATFS_FILE_MODE_READ
) == 0) {

3119 i(
	`atfs_feIsBusy
(
fe
)) {

3129 i(
fe
->
cursOfft
 >fe->
logilSize
)

3132 
n
 = 
	`MIN
(
fe
->
logilSize
 - fe->
cursOfft
,en);

3134 
ut32_t
 
adBys
 = 0;

3135 
ut32_t
 
cursOfftInSe
 = 
fe
->
cursOfft
 % 
AFATFS_SECTOR_SIZE
;

3137 
n
 > 0) {

3138 
ut32_t
 
bysToRdThisSe
 = 
	`MIN
(
AFATFS_SECTOR_SIZE
 - 
cursOfftInSe
, 
n
);

3139 
ut8_t
 *
Bufr
;

3141 
Bufr
 = 
	`atfs_feRaCursSeFRd
(
fe
);

3142 i(!
Bufr
) {

3144  
adBys
;

3147 
	`memy
(
bufr
, 
Bufr
 + 
cursOfftInSe
, 
bysToRdThisSe
);

3149 
adBys
 +
bysToRdThisSe
;

3158 i(
	`atfs_fekIl
(
fe
, 
bysToRdThisSe
, 
NULL
=
AFATFS_OPERATION_IN_PROGRESS
) {

3162 
n
 -
bysToRdThisSe
;

3163 
bufr
 +
bysToRdThisSe
;

3164 
cursOfftInSe
 = 0;

3167  
adBys
;

3168 
	}
}

3174 
bo
 
	$atfs_of
(
atfsFeP_t
 
fe
)

3176  
fe
->
cursOfft
 >fe->
logilSize
;

3177 
	}
}

3182 
	$atfs_feOtiCtue
(
atfsFe_t
 *
fe
)

3184 i(
fe
->
ty
 =
AFATFS_FILE_TYPE_NONE
)

3187 
fe
->
ݔi
.operation) {

3188 
AFATFS_FILE_OPERATION_CREATE_FILE
:

3189 
	`atfs_FeCtue
(
fe
);

3191 
AFATFS_FILE_OPERATION_SEEK
:

3192 
	`atfs_fekIlCtue
(
fe
);

3194 
AFATFS_FILE_OPERATION_CLOSE
:

3195 
	`atfs_foCtue
(
fe
);

3197 
AFATFS_FILE_OPERATION_UNLINK
:

3198 
	`atfs_fuƚkCtue
(
fe
);

3200 
AFATFS_FILE_OPERATION_TRUNCATE
:

3201 
	`atfs_runCtue
(
fe
, 
l
);

3203 #ifde
AFATFS_USE_FREEFILE


3204 
AFATFS_FILE_OPERATION_APPEND_SUPERCLUSTER
:

3205 
	`atfs_ndSuruCtue
(
fe
);

3207 
AFATFS_FILE_OPERATION_LOCKED
:

3211 
AFATFS_FILE_OPERATION_APPEND_FREE_CLUSTER
:

3212 
	`atfs_ndRegurFeCluCtue
(
fe
);

3214 
AFATFS_FILE_OPERATION_EXTEND_SUBDIRECTORY
:

3215 
	`atfs_exndSubdeyCtue
(
fe
);

3217 
AFATFS_FILE_OPERATION_NONE
:

3221 
	}
}

3226 
	$atfs_feOtisPl
()

3228 
	`atfs_feOtiCtue
(&
atfs
.
cutDey
);

3230 #ifde
AFATFS_USE_INTROSPECTIVE_LOGGING


3231 
	`atfs_feOtiCtue
(&
atfs
.
oScLog
);

3234 
i
 = 0; i < 
AFATFS_MAX_OPEN_FILES
; i++) {

3235 
	`atfs_feOtiCtue
(&
atfs
.
ݒFes
[
i
]);

3237 
	}
}

3239 #ifde
AFATFS_USE_FREEFILE


3244 
ut32_t
 
	$atfs_gCtiguousFeS
()

3246  
atfs
.
Fe
.
logilSize
;

3247 
	}
}

3253 
	$atfs_fdLgeCtiguousFeBlockBeg
()

3256 
atfs
.
S
.
SSrch
.
ndideS
 = 
	`atfs_tErsPSe
();

3257 
atfs
.
S
.
SSrch
.
ndideEnd
 =tfs.S.SSrch.
ndideS
;

3258 
atfs
.
S
.
SSrch
.
beGS
 = 0;

3259 
atfs
.
S
.
SSrch
.
beGLgth
 = 0;

3260 
atfs
.
S
.
SSrch
.
pha
 = 
AFATFS_FREE_SPACE_SEARCH_PHASE_FIND_HOLE
;

3261 
	}
}

3271 
atfsOtiStus_e
 
	$atfs_fdLgeCtiguousFeBlockCtue
()

3273 
atfsFeSSrch_t
 *
S
 = &
atfs
.
S
.
SSrch
;

3274 
ut32_t
 
tErsPSe
 = 
	`atfs_tErsPSe
();

3275 
ut32_t
 
ndideGLgth
, 
chLim
;

3276 
atfsFdCluStus_e
 
chStus
;

3279 
S
->
pha
) {

3280 
AFATFS_FREE_SPACE_SEARCH_PHASE_FIND_HOLE
:

3282 
	`atfs_fdCluWhCdi
(
CLUSTER_SEARCH_FREE_AT_BEGINNING_OF_FAT_SECTOR
, &
S
->
ndideS
, 
atfs
.
numClus
 + 
FAT_SMALLEST_LEGAL_CLUSTER_NUMBER
)) {

3283 
AFATFS_FIND_CLUSTER_FOUND
:

3284 
S
->
ndideEnd
 = opS->
ndideS
 + 1;

3285 
S
->
pha
 = 
AFATFS_FREE_SPACE_SEARCH_PHASE_GROW_HOLE
;

3288 
AFATFS_FIND_CLUSTER_FATAL
:

3290  
AFATFS_OPERATION_FAILURE
;

3292 
AFATFS_FIND_CLUSTER_NOT_FOUND
:

3294  
AFATFS_OPERATION_SUCCESS
;

3296 
AFATFS_FIND_CLUSTER_IN_PROGRESS
:

3297  
AFATFS_OPERATION_IN_PROGRESS
;

3300 
AFATFS_FREE_SPACE_SEARCH_PHASE_GROW_HOLE
:

3304 
chLim
 = 
	`MIN
((
ut64_t

S
->
ndideS
 + 
FAT_MAXIMUM_FILESIZE
 / 
	`atfs_uSize
(), 
atfs
.
numClus
 + 
FAT_SMALLEST_LEGAL_CLUSTER_NUMBER
);

3306 
chStus
 = 
	`atfs_fdCluWhCdi
(
CLUSTER_SEARCH_OCCUPIED
, &
S
->
ndideEnd
, 
chLim
);

3308 
chStus
) {

3309 
AFATFS_FIND_CLUSTER_NOT_FOUND
:

3310 
AFATFS_FIND_CLUSTER_FOUND
:

3312 
ndideGLgth
 = 
S
->
ndideEnd
 - opS->
ndideS
;

3314 i(
ndideGLgth
 > 
S
->
beGLgth
) {

3315 
S
->
beGS
 = opS->
ndideS
;

3316 
S
->
beGLgth
 = 
ndideGLgth
;

3319 i(
chStus
 =
AFATFS_FIND_CLUSTER_NOT_FOUND
) {

3321  
AFATFS_OPERATION_SUCCESS
;

3324 
S
->
ndideS
 = 
	`roundUpTo
(S->
ndideEnd
 + 1, 
tErsPSe
);

3325 
S
->
pha
 = 
AFATFS_FREE_SPACE_SEARCH_PHASE_FIND_HOLE
;

3329 
AFATFS_FIND_CLUSTER_FATAL
:

3331  
AFATFS_OPERATION_FAILURE
;

3333 
AFATFS_FIND_CLUSTER_IN_PROGRESS
:

3334  
AFATFS_OPERATION_IN_PROGRESS
;

3339 
	}
}

3341 
	$atfs_FeCed
(
atfsFe_t
 *
fe
)

3343 i(
fe
) {

3345 i(
fe
->
logilSize
 > 0) {

3347 
atfs
.
Pha
 = 
AFATFS_INITIALIZATION_FREEFILE_LAST
 + 1;

3350 
	`atfs_fdLgeCtiguousFeBlockBeg
();

3351 
atfs
.
Pha
 = 
AFATFS_INITIALIZATION_FREEFILE_FAT_SEARCH
;

3355 
atfs
.
ϡE
 = 
AFATFS_ERROR_GENERIC
;

3356 
atfs
.
fesyemS
 = 
AFATFS_FILESYSTEM_STATE_FATAL
;

3358 
	}
}

3362 #ifde
AFATFS_USE_INTROSPECTIVE_LOGGING


3364 
	$atfs_oecLogCed
(
atfsFe_t
 *
fe
)

3366 i(
fe
) {

3367 
atfs
.
Pha
++;

3369 
atfs
.
ϡE
 = 
AFATFS_ERROR_GENERIC
;

3370 
atfs
.
fesyemS
 = 
AFATFS_FILESYSTEM_STATE_FATAL
;

3372 
	}
}

3376 
	$atfs_Ctue
()

3378 #ifde
AFATFS_USE_FREEFILE


3379 
atfsOtiStus_e
 
us
;

3382 
ut8_t
 *

;

3384 
doMe
:

3386 
atfs
.
Pha
) {

3387 
AFATFS_INITIALIZATION_READ_MBR
:

3388 i(
	`atfs_cheSe
(0, &

, 
AFATFS_CACHE_READ
 | 
AFATFS_CACHE_DISCARDABLE
, 0=
AFATFS_OPERATION_SUCCESS
) {

3391 i(
	`atfs_rMBR
(

)) {

3392 
atfs
.
Pha
 = 
AFATFS_INITIALIZATION_READ_VOLUME_ID
;

3393 
doMe
;

3395 
atfs
.
ϡE
 = 
AFATFS_ERROR_BAD_MBR
;

3396 
atfs
.
fesyemS
 = 
AFATFS_FILESYSTEM_STATE_FATAL
;

3400 
AFATFS_INITIALIZATION_READ_VOLUME_ID
:

3401 i(
	`atfs_cheSe
(
atfs
.
iSSe
, &

, 
AFATFS_CACHE_READ
 | 
AFATFS_CACHE_DISCARDABLE
, 0=
AFATFS_OPERATION_SUCCESS
) {

3402 i(
	`atfs_rVumeID
(

)) {

3404 
	`atfs_chd
(
NULL
);

3406 
atfs
.
Pha
++;

3408 
atfs
.
ϡE
 = 
AFATFS_ERROR_BAD_FILESYSTEM_HEADER
;

3409 
atfs
.
fesyemS
 = 
AFATFS_FILESYSTEM_STATE_FATAL
;

3414 #ifde
AFATFS_USE_FREEFILE


3415 
AFATFS_INITIALIZATION_FREEFILE_CREATE
:

3416 
atfs
.
Pha
 = 
AFATFS_INITIALIZATION_FREEFILE_CREATING
;

3418 
	`atfs_Fe
(&
atfs
.
Fe
, 
AFATFS_FREESPACE_FILENAME
, 
FAT_FILE_ATTRIBUTE_SYSTEM
 | 
FAT_FILE_ATTRIBUTE_READ_ONLY
,

3419 
AFATFS_FILE_MODE_CREATE
 | 
AFATFS_FILE_MODE_RETAIN_DIRECTORY
, 
atfs_FeCed
);

3421 
AFATFS_INITIALIZATION_FREEFILE_CREATING
:

3422 
	`atfs_feOtiCtue
(&
atfs
.
Fe
);

3424 
AFATFS_INITIALIZATION_FREEFILE_FAT_SEARCH
:

3425 i(
	`atfs_fdLgeCtiguousFeBlockCtue
(=
AFATFS_OPERATION_SUCCESS
) {

3427 
atfs
.
Pha
 = 
AFATFS_INITIALIZATION_FREEFILE_SAVE_DIR_ENTRY
;

3429 i(
atfs
.
S
.
SSrch
.
beGLgth
 > 
AFATFS_FREEFILE_LEAVE_CLUSTERS
 + 1) {

3430 
atfs
.
S
.
SSrch
.
beGLgth
 -
AFATFS_FREEFILE_LEAVE_CLUSTERS
;

3435 
atfs
.
S
.
SSrch
.
beGLgth
 = (tfs.S.SSrch.beGLgth - 1& ~(
	`atfs_tErsPSe
() - 1)) + 1;

3438 i(
atfs
.
S
.
SSrch
.
beGLgth
 > 
	`atfs_tErsPSe
()) {

3439 
ut32_t
 
tClu
 = 
atfs
.
S
.
SSrch
.
beGS
;

3441 
ut32_t
 
dClu
 = 
atfs
.
S
.
SSrch
.
beGS
 +tfs.S.SSrch.
beGLgth
;

3443 
	`atfs_as
(
dClu
 < 
atfs
.
numClus
 + 
FAT_SMALLEST_LEGAL_CLUSTER_NUMBER
);

3445 
atfs
.
S
.
SFAT
.
tClu
 = startCluster;

3446 
atfs
.
S
.
SFAT
.
dClu
 =ndCluster;

3448 
atfs
.
Fe
.
fClu
 = 
tClu
;

3450 
atfs
.
Fe
.
logilSize
 =tfs.
S
.
SSrch
.
beGLgth
 * 
	`atfs_uSize
();

3451 
atfs
.
Fe
.
physilSize
 =tfs.Fe.
logilSize
;

3454 
atfs
.
Pha
 = 
AFATFS_INITIALIZATION_FREEFILE_UPDATE_FAT
;

3458 
doMe
;

3461 
AFATFS_INITIALIZATION_FREEFILE_UPDATE_FAT
:

3462 
us
 = 
	`atfs_FATFlWhP
(
AFATFS_FAT_PATTERN_TERMINATED_CHAIN
, &
atfs
.
S
.
SFAT
.
tClu
,tfs.S.SFAT.
dClu
);

3464 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

3465 
atfs
.
Pha
 = 
AFATFS_INITIALIZATION_FREEFILE_SAVE_DIR_ENTRY
;

3467 
doMe
;

3468 } i(
us
 =
AFATFS_OPERATION_FAILURE
) {

3469 
atfs
.
ϡE
 = 
AFATFS_ERROR_GENERIC
;

3470 
atfs
.
fesyemS
 = 
AFATFS_FILESYSTEM_STATE_FATAL
;

3473 
AFATFS_INITIALIZATION_FREEFILE_SAVE_DIR_ENTRY
:

3474 
us
 = 
	`atfs_veDeyEry
(&
atfs
.
Fe
, 
AFATFS_SAVE_DIRECTORY_NORMAL
);

3476 i(
us
 =
AFATFS_OPERATION_SUCCESS
) {

3477 
atfs
.
Pha
++;

3478 
doMe
;

3479 } i(
us
 =
AFATFS_OPERATION_FAILURE
) {

3480 
atfs
.
ϡE
 = 
AFATFS_ERROR_GENERIC
;

3481 
atfs
.
fesyemS
 = 
AFATFS_FILESYSTEM_STATE_FATAL
;

3486 #ifde
AFATFS_USE_INTROSPECTIVE_LOGGING


3487 
AFATFS_INITIALIZATION_INTROSPEC_LOG_CREATE
:

3488 
atfs
.
Pha
 = 
AFATFS_INITIALIZATION_INTROSPEC_LOG_CREATING
;

3490 
	`atfs_Fe
(&
atfs
.
oScLog
, 
AFATFS_INTROSPEC_LOG_FILENAME
, 
FAT_FILE_ATTRIBUTE_ARCHIVE
,

3491 
AFATFS_FILE_MODE_CREATE
 | 
AFATFS_FILE_MODE_APPEND
, 
atfs_oecLogCed
);

3493 
AFATFS_INITIALIZATION_INTROSPEC_LOG_CREATING
:

3494 
	`atfs_feOtiCtue
(&
atfs
.
oScLog
);

3498 
AFATFS_INITIALIZATION_DONE
:

3499 
atfs
.
fesyemS
 = 
AFATFS_FILESYSTEM_STATE_READY
;

3502 
	}
}

3508 
	$atfs_pl
()

3511 i(
	`sdrd_pl
()) {

3512 
	`atfs_ush
();

3516 
atfs
.
fesyemS
) {

3517 
AFATFS_FILESYSTEM_STATE_INITIALIZATION
:

3519 
	`atfs_Ctue
();

3521 
AFATFS_FILESYSTEM_STATE_READY
:

3522 
	`atfs_feOtisPl
();

3528 
	}
}

3530 #ifde
AFATFS_USE_INTROSPECTIVE_LOGGING


3532 
	$atfs_sdrdProfClback
(
sdrdBlockOti_e
 
ݔi
, 
ut32_t
 
blockIndex
, ut32_
duti
)

3535 i(
atfs
.
oScLog
.
ty
 =
AFATFS_FILE_TYPE_NONE
) {

3540 
LOG_ENTRY_SIZE
 = 16

3543 
ut8_t
 
bufr
[
LOG_ENTRY_SIZE
];

3545 
bufr
[0] = 
ݔi
;

3548 
bufr
[1] = 0;

3549 
bufr
[2] = 0;

3550 
bufr
[3] = 0;

3552 
bufr
[4] = 
blockIndex
 & 0xFF;

3553 
bufr
[5] = (
blockIndex
 >> 8) & 0xFF;

3554 
bufr
[6] = (
blockIndex
 >> 16) & 0xFF;

3555 
bufr
[7] = (
blockIndex
 >> 24) & 0xFF;

3557 
bufr
[8] = 
duti
 & 0xFF;

3558 
bufr
[9] = (
duti
 >> 8) & 0xFF;

3559 
bufr
[10] = (
duti
 >> 16) & 0xFF;

3560 
bufr
[11] = (
duti
 >> 24) & 0xFF;

3563 
bufr
[12] = 0;

3564 
bufr
[13] = 0;

3565 
bufr
[14] = 0;

3566 
bufr
[15] = 0;

3569 
	`atfs_fwre
(&
atfs
.
oScLog
, 
bufr
, 
LOG_ENTRY_SIZE
);

3570 
	}
}

3574 
atfsFesyemS_e
 
	$atfs_gFesyemS
()

3576  
atfs
.
fesyemS
;

3577 
	}
}

3579 
atfsE_e
 
	$atfs_gLaE
()

3581  
atfs
.
ϡE
;

3582 
	}
}

3584 
	$atfs_
()

3586 
atfs
.
fesyemS
 = 
AFATFS_FILESYSTEM_STATE_INITIALIZATION
;

3587 
atfs
.
Pha
 = 
AFATFS_INITIALIZATION_READ_MBR
;

3588 
atfs
.
ϡCluAod
 = 
FAT_SMALLEST_LEGAL_CLUSTER_NUMBER
;

3590 #ifde
AFATFS_USE_INTROSPECTIVE_LOGGING


3591 
	`sdrd_tProfClback
(
atfs_sdrdProfClback
);

3593 
	}
}

3600 
bo
 
	$atfs_deroy
(
bo
 
dty
)

3603 i(!
dty
 && 
atfs
.
fesyemS
 =
AFATFS_FILESYSTEM_STATE_READY
) {

3604 
ݒFeCou
 = 0;

3606 
i
 = 0; i < 
AFATFS_MAX_OPEN_FILES
; i++) {

3607 i(
atfs
.
ݒFes
[
i
].
ty
 !
AFATFS_FILE_TYPE_NONE
) {

3608 
	`atfs_fo
(&
atfs
.
ݒFes
[
i
], 
NULL
);

3610 
ݒFeCou
++;

3614 #ifde
AFATFS_USE_INTROSPECTIVE_LOGGING


3615 i(
atfs
.
oScLog
.
ty
 !
AFATFS_FILE_TYPE_NONE
) {

3616 
	`atfs_fo
(&
atfs
.
oScLog
, 
NULL
);

3617 
ݒFeCou
++;

3621 #ifde
AFATFS_USE_FREEFILE


3622 i(
atfs
.
Fe
.
ty
 !
AFATFS_FILE_TYPE_NONE
) {

3623 
	`atfs_fo
(&
atfs
.
Fe
, 
NULL
);

3624 
ݒFeCou
++;

3628 i(
atfs
.
cutDey
.
ty
 !
AFATFS_FILE_TYPE_NONE
) {

3629 
	`atfs_fo
(&
atfs
.
cutDey
, 
NULL
);

3630 
ݒFeCou
++;

3633 
	`atfs_pl
();

3635 i(!
	`atfs_ush
()) {

3636  
l
;

3639 i(
atfs
.
cheFlushInProgss
) {

3640  
l
;

3643 i(
ݒFeCou
 > 0) {

3644  
l
;

3647 #ifde
AFATFS_DEBUG


3651 
i
 = 0; i < 
AFATFS_NUM_CACHE_SECTORS
; i++) {

3652 
	`atfs_as
(
atfs
.
cheDest
[
i
].
e
 !
AFATFS_CACHE_STATE_DIRTY
);

3658 
	`memt
(&
atfs
, 0, (afatfs));

3660  
ue
;

3661 
	}
}

3666 
ut32_t
 
	$atfs_gFeBufrS
()

3668 
ut32_t
 
su
 = 0;

3669 
i
 = 0; i < 
AFATFS_NUM_CACHE_SECTORS
; i++) {

3670 i(!
atfs
.
cheDest
[
i
].
locked
 && (atfs.cheDest[i].
e
 =
AFATFS_CACHE_STATE_EMPTY
 ||tfs.cheDest[i].=
AFATFS_CACHE_STATE_IN_SYNC
)) {

3671 
su
 +
AFATFS_SECTOR_SIZE
;

3674  
su
;

3675 
	}
}

	@src/quad/io/asyncfatfs/fat_standard.c

2 
	~<y.h
>

3 
	~"t_dd.h
"

5 
bo
 
	$t_isDeyEryTm
(
tDeyEry_t
 *
y
)

7  
y
->
fame
[0] == 0x00;

8 
	}
}

10 
bo
 
	$t_isDeyEryEmy
(
tDeyEry_t
 *
y
)

12  (
y
->
fame
[0] =
FAT_DELETED_FILE_MARKER
;

13 
	}
}

19 
ut32_t
 
	$t32_decodeCluNumb
(
ut32_t
 
uNumb
)

21  
uNumb
 & 0x0FFFFFFF;

22 
	}
}

24 
bo
 
	$t16_isEndOfChaMk
(
ut16_t
 
uNumb
)

26  
uNumb
 >= 0xFFF8;

27 
	}
}

30 
bo
 
	$t32_isEndOfChaMk
(
ut32_t
 
uNumb
)

32  
uNumb
 >= 0x0FFFFFF8;

33 
	}
}

36 
bo
 
	$t_isFeS
(
ut32_t
 
uNumb
)

38  
uNumb
 == 0;

39 
	}
}

46 
	$t_cvtFameToFATSty
(cڡ *
fame
, 
ut8_t
 *
tFame
)

48 
i
 = 0; i < 8; i++) {

49 i(*
fame
 == '\0' || *filename == '.') {

50 *
tFame
 = ' ';

52 *
tFame
 = 
	`tou
(()*
fame
);

53 
fame
++;

55 
tFame
++;

58 i(*
fame
 == '.') {

59 
fame
++;

62 
i
 = 0; i < 3; i++) {

63 i(*
fame
 == '\0') {

64 *
tFame
 = ' ';

66 *
tFame
 = 
	`tou
(()*
fame
);

67 
fame
++;

70 
tFame
++;

72 
	}
}

	@src/quad/io/asyncfatfs/fat_standard.h

1 #ide
__FAT_STANDARD_H


2 
	#__FAT_STANDARD_H


	)

4 
	~<dt.h
>

5 
	~<dbo.h
>

7 
	#FAT_FILENAME_LENGTH
 11

	)

8 
	#FAT_SMALLEST_LEGAL_CLUSTER_NUMBER
 2

	)

10 
	#FAT_DELETED_FILE_MARKER
 0xE5

	)

12 
	#MBR_PARTITION_TYPE_FAT16
 0x06

	)

13 
	#MBR_PARTITION_TYPE_FAT32
 0x0B

	)

14 
	#MBR_PARTITION_TYPE_FAT32_LBA
 0x0C

	)

15 
	#MBR_PARTITION_TYPE_FAT16_LBA
 0x0E

	)

18 
	#FAT_VOLUME_ID_SIGNATURE_1
 0x55

	)

19 
	#FAT_VOLUME_ID_SIGNATURE_2
 0xAA

	)

21 
	#FAT_DIRECTORY_ENTRY_SIZE
 32

	)

22 
	#FAT_SMALLEST_LEGAL_CLUSTER_NUMBER
 2

	)

24 
	#FAT_MAXIMUM_FILESIZE
 0xFFFFFFFF

	)

27 
	#FAT12_MAX_CLUSTERS
 4084

28 
	#FAT16_MAX_CLUSTERS
 65524

29 

	)

30 
	#FAT_FILE_ATTRIBUTE_READ_ONLY
 0x01

	)

31 
	#FAT_FILE_ATTRIBUTE_HIDDEN
 0x02

	)

32 
	#FAT_FILE_ATTRIBUTE_SYSTEM
 0x04

	)

33 
	#FAT_FILE_ATTRIBUTE_VOLUME_ID
 0x08

	)

34 
	#FAT_FILE_ATTRIBUTE_DIRECTORY
 0x10

	)

35 
	#FAT_FILE_ATTRIBUTE_ARCHIVE
 0x20

	)

38 
	#FAT_MAKE_DATE
(
yr
, 
mth
, 
day
(day | (mth << 5| ((y- 1980<< 9))

	)

39 
	#FAT_MAKE_TIME
(
hour
, 
mu
, 
cd
((cd / 2| (mu << 5| (hou<< 11))

	)

42 
	mFAT_FILESYSTEM_TYPE_INVALID
,

43 
	mFAT_FILESYSTEM_TYPE_FAT12
,

44 
	mFAT_FILESYSTEM_TYPE_FAT16
,

45 
	mFAT_FILESYSTEM_TYPE_FAT32


46 } 
	ttFesyemTy_e
;

48 
	smbrPtiEry_t
 {

49 
ut8_t
 
	mboFg
;

50 
ut8_t
 
	mchsBeg
[3];

51 
ut8_t
 
	mty
;

52 
ut8_t
 
	mchsEnd
[3];

53 
ut32_t
 
	mlbaBeg
;

54 
ut32_t
 
	mnumSes
;

55 }
	t__ibu__
((
	tcked
)
	tmbrPtiEry_t
;

57 
	st16Dest_t
 {

58 
ut8_t
 
	mdriveNumb
;

59 
ut8_t
 
	mrved1
;

60 
ut8_t
 
	mboSigtu
;

61 
ut32_t
 
	mvumeID
;

62 
	mvumeLab
[11];

63 
	mfeSyemTy
[8];

64 }
	t__ibu__
((
	tcked
)
	tt16Dest_t
;

66 
	st32Dest_t
 {

67 
ut32_t
 
	mFATSize32
;

68 
ut16_t
 
	mextFgs
;

69 
ut16_t
 
	mfsV
;

70 
ut32_t
 
	mroClu
;

71 
ut16_t
 
	mfsInfo
;

72 
ut16_t
 
	mbackupBoSe
;

73 
ut8_t
 
	mrved
[12];

74 
ut8_t
 
	mdriveNumb
;

75 
ut8_t
 
	mrved1
;

76 
ut8_t
 
	mboSigtu
;

77 
ut32_t
 
	mvumeID
;

78 
	mvumeLab
[11];

79 
	mfeSyemTy
[8];

80 }
	t__ibu__
((
	tcked
)
	tt32Dest_t
;

82 
	stVumeID_t
 {

83 
ut8_t
 
	mjmpBo
[3];

84 
	mmName
[8];

85 
ut16_t
 
	mbysPSe
;

86 
ut8_t
 
	msPClu
;

87 
ut16_t
 
	mrvedSeCou
;

88 
ut8_t
 
	mnumFATs
;

89 
ut16_t
 
	mroEryCou
;

90 
ut16_t
 
	mtٮSes16
;

91 
ut8_t
 
	mmed
;

92 
ut16_t
 
	mFATSize16
;

93 
ut16_t
 
	msPTck
;

94 
ut16_t
 
	mnumHds
;

95 
ut32_t
 
	mhiddSes
;

96 
ut32_t
 
	mtٮSes32
;

98 
t16Dest_t
 
	mt16
;

99 
t32Dest_t
 
	mt32
;

100 }
__ibu__
((
cked
)
	mtDest
;

101 }
	t__ibu__
((
	tcked
)
	ttVumeID_t
;

103 
	stDeyEry_t
 {

104 
	mfame
[
FAT_FILENAME_LENGTH
];

105 
ut8_t
 
	mib
;

106 
ut8_t
 
	mRerved
;

107 
ut8_t
 
	mtiTimeTths
;

108 
ut16_t
 
	mtiTime
;

109 
ut16_t
 
	mtiDe
;

110 
ut16_t
 
	mϡAcssDe
;

111 
ut16_t
 
	mfCluHigh
;

112 
ut16_t
 
	mϡWreTime
;

113 
ut16_t
 
	mϡWreDe
;

114 
ut16_t
 
	mfCluLow
;

115 
ut32_t
 
	mfeSize
;

116 }
	t__ibu__
((
	tcked
)
	ttDeyEry_t
;

118 
bo
 
t_isDeyEryTm
(
tDeyEry_t
 *
y
);

119 
bo
 
t_isDeyEryEmy
(
tDeyEry_t
 *
y
);

120 
bo
 
t_isFeS
(
ut32_t
 
uNumb
);

122 
ut32_t
 
t32_decodeCluNumb
(ut32_
uNumb
);

123 
bo
 
t16_isEndOfChaMk
(
ut16_t
 
uNumb
);

124 
bo
 
t32_isEndOfChaMk
(
ut32_t
 
uNumb
);

125 
t_cvtFameToFATSty
(cڡ *
fame
, 
ut8_t
 *
tFame
);

	@src/quad/io/beeper.c

2 
	~"br.h
"

3 
	~"rg.h
"

4 
	~"uts.h
"

5 
	~"cfig.h
"

7 #ifde
BEEPER


8 
	$br
(
brMode_e
 
mode
)

11 
	}
}

13 
	$brS
()

16 
	}
}

18 
	$brUpde
(
timeUs_t
 
cutTimeUs
)

21 
	}
}

23 
	$brCfmiBps
(
ut8_t
 
bpCou
)

26 
	}
}

28 
	$br
(
brMode_e
 
mode
{ 
	`UNUSED
(mode); 
	}
}

29 
	$brS
({
	}
}

30 
	$brUpde
(
timeUs_t
 
cutTimeUs
{ 
	`UNUSED
(cutTimeUs); 
	}
}

31 
	$brCfmiBps
(
ut8_t
 
bpCou
{ 
	`UNUSED
(bpCou); 
	}
}

	@src/quad/io/beeper.h

1 #ide
__BEEPER_H


2 
	#__BEEPER_H


	)

4 
	~<dt.h
>

5 
	~"time.h
"

9 
	mBEEPER_SILENCE
 = 0,

10 
	mBEEPER_GYRO_CALIBRATED
,

12 
	mBEEPER_SYSTEM_INIT
,

14 
	mBEEPER_ALL
,

15 
	mBEEPER_PREFERENCE


16 }
	tbrMode_e
;

18 
br
(
brMode_e
 
mode
);

19 
brS
();

20 
brUpde
(
timeUs_t
 
cutTimeUs
);

21 
brCfmiBps
(
ut8_t
 
bpCou
);

	@src/quad/io/motors.h

1 #ide
__MOTORS_H


2 
	#__MOTORS_H


	)

4 
	~"io.h
"

5 
	~"mix.h
"

7 
	#MAX_SUPPORTED_DC_BRUSHED_MOTORS_FOR_SBWMR
 2

	)

9 
	smCfig_s
 {

10 
ut16_t
 
	mmthrَe
;

11 
ut16_t
 
	mmaxthrَe
;

12 
ut16_t
 
	mmcommd
;

13 
ut16_t
 
	mmPwmRe
;

14 
ut8_t
 
	mmPwmProc
;

15 
ut8_t
 
	muUnsyndPwm
;

16 
	mdigIdOfftP
;

17 
ioTag_t
 
	mioTags
[
MAX_SUPPORTED_MOTORS
];

18 }
	tmCfig_t
;

20 
	sdcBrushedMCfig_s
 {

21 
ioTag_t
 
	mAIN1
;

22 
ioTag_t
 
	mAIN2
;

23 
ioTag_t
 
	mBIN1
;

24 
ioTag_t
 
	mBIN2
;

25 
ioTag_t
 
	mioTagsPWM
[
MAX_SUPPORTED_DC_BRUSHED_MOTORS_FOR_SBWMR
];

26 }
	tdcBrushedMCfig_t
;

	@src/quad/rx/pwm.c

2 
	~<dio.h
>

3 
	~"pwm.h
"

4 
	~"uts.h
"

5 
	~"rx_pwm.h
"

7 
ut16_t
 
	$pwmRdRawRC
(cڡ 
rxRuimeCfig_t
 *
rxRuimeCfig
, 
ut8_t
 
chl
)

9 
	`UNUSED
(
rxRuimeCfig
);

10  
	`pwmRd
(
chl
);

11 
	}
}

13 
	$rxPwmIn
(cڡ 
rxCfig_t
 *
rxCfig
, 
rxRuimeCfig_t
 *
rxRuimCfig
)

16 
	`UNUSED
(
rxCfig
);

18 
rxRuimCfig
->
rxReeshRe
 = 20000;

21 i(
	`u
(
FEATURE_RX_PARALLEL_PWM
)) {

34 
rxRuimCfig
->
chlCou
 = 
MAX_SUPPORTED_RC_PARALLEL_PWM_CHANNEL_COUNT
;

36 
rxRuimCfig
->
rcRdRawFn
 = 
pwmRdRawRC
;

38 
	}
}

	@src/quad/rx/pwm.h

1 #ide
__PWM_H


2 
	#__PWM_H


	)

4 
	~"rx.h
"

6 
rxPwmIn
(cڡ 
rxCfig_t
 *
rxCfig
, 
rxRuimeCfig_t
 *
rxRuimCfig
);

	@src/quad/rx/rx.c

2 
	~<rg.h
>

4 
	~"pwm.h
"

5 
	~"rx_pwm.h
"

6 
	~"sbus.h
"

7 
	~"uts.h
"

8 
	~"syem.h
"

9 
	~"rg.h
"

10 
	~"mhs.h
"

12 
	~<dio.h
>

14 
	#MAX_INVALID_PULS_TIME
 300

	)

16 
	#DELAY_10_HZ
 (1000000 / 10)

17 
	#DELAY_50_HZ
 (1000000 / 50)

18 
	#DELAY_1_HZ
 (1000000 / 1)

19 

	)

20 
	#REQUIRED_CHANNEL_MASK
 0x0F

21 

	)

22 
	#PPM_AND_PWM_SAMPLE_COUNT
 3

	)

24 cڡ 
	grcChlLrs
[] = "AERT12345678abcdefgh";

26 
ut16_t
 
	grssi
 = 0;

28 
bo
 
	grxDaReived
 = 
l
;

29 
bo
 
	grxSiglReived
 = 
l
;

30 
bo
 
	grxSiglReivedNDaDriv
 = 
l
;

31 
bo
 
	grxFlightChlsVid
 = 
l
;

32 
bo
 
	grxIsInFaMode
 = 
ue
;

33 
bo
 
	grxIsInFaModeNDaDriv
 = 
ue
;

35 
ut32_t
 
	grxUpdeAt
 = 0;

36 
ut32_t
 
	gedRxSiglBefe
 = 0;

37 
ut32_t
 
	gedRxSiglMaxDayUs
;

38 
ut8_t
 
	gskRxSames
 = 0;

39 
ut32_t
 
	gsudRxSiglU
 = 0;

41 cڡ 
rxCfig_t
 *
	grxCfig
;

42 
rxRuimeCfig_t
 
	grxRuimeCfig
;

43 
ut8_t
 
	grcSameIndex
 = 0;

45 
t16_t
 
	grcRaw
[
MAX_SUPPORTED_RC_CHANNEL_COUNT
];

46 
t16_t
 
	grcDa
[
MAX_SUPPORTED_RC_CHANNEL_COUNT
];

47 
ut32_t
 
	grcInvidPulsPiod
[
MAX_SUPPORTED_RC_CHANNEL_COUNT
];

49 
ut8_t
 
	gvidFlightChlMask
;

51 
	$uRxCfig
(cڡ 
rxCfig_t
 *
rxCfigToU
)

53 
rxCfig
 = 
rxCfigToU
;

54 
	}
}

56 
ut16_t
 
	$nuRdRawRC
(cڡ 
rxRuimeCfig_t
 *
rxRuimeCfig
, 
ut8_t
 
chl
)

58 
	`UNUSED
(
rxRuimeCfig
);

59 
	`UNUSED
(
chl
);

62 
	}
}

64 
ut8_t
 
	$nuFmeStus
()

66  
RX_FRAME_PENDING
;

67 
	}
}

69 #ifde
SERIAL_RX


70 
bo
 
	$rlRxIn
(cڡ 
rxCfig_t
 *
rxCfig
, 
rxRuimeCfig_t
 *
rxRuimeCfig
)

73 
bo
 
abd
 = 
l
;

75 
rxCfig
->
rx_ovid
) {

76 #ifde
USE_SERIALRX_SBUS


77 
SERIALRX_SBUS
:

78 
abd
 = 
	`sbusIn
(
rxCfig
, 
rxRuimeCfig
);

82 
abd
 = 
l
;

86  
abd
;

87 
	}
}

90 
	$tARxChlRgeCfigutis
(
rxChlRgeCfiguti_t
 *
rxChlRgeCfiguti
)

93 
i
 = 0; i < 
NON_AUX_CHANNEL_COUNT
; i++) {

94 
rxChlRgeCfiguti
->
m
 = 
PWM_RANGE_MIN
;

95 
rxChlRgeCfiguti
->
max
 = 
PWM_RANGE_MAX
;

96 
rxChlRgeCfiguti
++;

98 
	}
}

100 
	$rxIn
(cڡ 
rxCfig_t
 *
rxCfig
, cڡ 
modeAiviCdi_t
 *
modeAiviCdis
)

102 
	`uRxCfig
(
rxCfig
);

103 
rxRuimeCfig
.
rcRdRawFn
 = 
nuRdRawRC
;

104 
rxRuimeCfig
.
rcFmeStusFn
 = 
nuFmeStus
;

105 
rcSameIndex
 = 0;

106 
edRxSiglMaxDayUs
 = 
DELAY_10_HZ
;

108 
i
 = 0; i < 
MAX_SUPPORTED_RC_CHANNEL_COUNT
; i++) {

109 
rcDa
[
i
] = 
rxCfig
->
midrc
;

110 
rcInvidPulsPiod
[
i
] = 
	`mlis
(+ 
MAX_INVALID_PULS_TIME
;

119 
rcDa
[
THROTTLE
] = 
rxCfig
->
rx_m_uc
;

123 
i
 = 0; i < 
MAX_MODE_ACTIVATION_CONDITION_COUNT
; i++) {

124 cڡ 
modeAiviCdi_t
 *
modeAiviCdi
 = &
modeAiviCdis
[
i
];

125 i(
modeAiviCdi
->
modeId
 =
BOXARM
 && 
	`IS_RANGE_USABLE
(&modeAiviCdi->
nge
)) {

127 
ut16_t
 
vue
;

128 i(
modeAiviCdi
->
nge
.
tSp
 > 0) {

129 
vue
 = 
	`MODE_STEP_TO_CHANNEL_VALUE
((
modeAiviCdi
->
nge
.
tSp
 - 1));

131 
vue
 = 
	`MODE_STEP_TO_CHANNEL_VALUE
((
modeAiviCdi
->
nge
.
dSp
 + 1));

135 
rcDa
[
modeAiviCdi
->
auxChlIndex
 + 
NON_AUX_CHANNEL_COUNT
] = 
vue
;

141 #ifde
SERIAL_RX


142 i(
	`u
(
FEATURE_RX_SERIAL
)) {

144 cڡ 
bo
 
abd
 = 
	`rlRxIn
(
rxCfig
, &
rxRuimeCfig
);

145 i(!
abd
) {

146 
	`tf
("%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

147 
	`uCˬ
(
FEATURE_RX_SERIAL
);

148 
rxRuimeCfig
.
rcRdRawFn
 = 
nuRdRawRC
;

149 
rxRuimeCfig
.
rcFmeStusFn
 = 
nuFmeStus
;

154 #i
	`defed
(
USE_PWM
)

155 i(
	`u
(
FEATURE_RX_PARALLEL_PWM
)) {

157 
	`rxPwmIn
(
rxCfig
, &
rxRuimeCfig
);

160 
	}
}

163 
bo
 
	$rxUpdeCheck
(
timeUs_t
 
cutTimeUs
, 
timeD_t
 
cutDTime
)

165 
	`UNUSED
(
cutDTime
);

167 i(
rxSiglReived
) {

169 i(
cutTimeUs
 >
edRxSiglBefe
) {

170 
rxSiglReived
 = 
l
;

171 
rxSiglReivedNDaDriv
 = 
l
;

176 #i
	`defed
(
USE_PWM
)

177 i(
	`u
(
FEATURE_RX_PARALLEL_PWM
)) {

178 i(
	`isPWMDaBegReived
()) {

179 
rxSiglReivedNDaDriv
 = 
ue
;

180 
rxIsInFaModeNDaDriv
 = 
l
;

181 
edRxSiglBefe
 = 
cutTimeUs
 + 
edRxSiglMaxDayUs
;

186 
rxDaReived
 = 
l
;

187 cڡ 
ut8_t
 
ameStus
 = 
rxRuimeCfig
.
	`rcFmeStusFn
();

189 i(
ameStus
 & 
RX_FRAME_COMPLETE
) {

190 
rxDaReived
 = 
ue
;

191 
rxIsInFaMode
 = (
ameStus
 & 
RX_FRAME_FAILSAFE
) != 0;

193 
rxSiglReived
 = !
rxIsInFaMode
;

195 
edRxSiglBefe
 = 
cutTimeUs
 + 
edRxSiglMaxDayUs
;

204  
rxDaReived
 || (
cutTimeUs
 >
rxUpdeAt
);

205 
	}
}

207 
	$rxRetFlightChlStus
()

209 
vidFlightChlMask
 = 
REQUIRED_CHANNEL_MASK
;

210 
	}
}

212 
ut8_t
 
	$gRxChlCou
()

214 
ut8_t
 
maxChlsAowed
;

216 i(!
maxChlsAowed
) {

217 
ut8_t
 
maxChls
 = 
rxCfig
->
max_aux_chl
 + 
NON_AUX_CHANNEL_COUNT
;

218 i(
maxChls
 > 
rxRuimeCfig
.
chlCou
) {

219 
maxChlsAowed
 = 
rxRuimeCfig
.
chlCou
;

221 
maxChlsAowed
 = 
maxChls
;

226  
maxChlsAowed
;

227 
	}
}

229 
ut8_t
 
	$lcuϋChlRempg
(cڡ 
ut8_t
 *
chlM
, ut8_
chlMEryCou
, ut8_
chlToRem
)

231 i(
chlToRem
 < 
chlMEryCou
) {

232  
chlM
[
chlToRem
];

234  
chlToRem
;

235 
	}
}

237 
ut16_t
 
	$yRxChlRgeCfiguti
(
me
, 
rxChlRgeCfiguti_t
 
nge
)

240 i(
me
 =
PPM_RCVR_TIMEOUT
) {

241  
PPM_RCVR_TIMEOUT
;

244 
me
 = 
	`sRge
(me, 
nge
.
m
,ge.
max
, 
PWM_RANGE_MIN
, 
PWM_RANGE_MAX
);

245 
me
 = 
	`MIN
(
	`MAX
(
PWM_PULSE_MIN
, same), 
PWM_PULSE_MAX
);

247  
me
;

248 
	}
}

250 
	$adRxChlsAlyRges
()

252 cڡ 
chlCou
 = 
	`gRxChlCou
();

257 
i
 = 0; i < 
REMAPPABLE_CHANNEL_COUNT
; i++) {

258 
	`tf
("rxCfig->rcm[i]: %d\r\n", 
rxCfig
->
rcm
[
i
]);

262 
chl
 = 0; ch< 
chlCou
; channel++) {

264 cڡ 
ut8_t
 
wChl
 = 
	`lcuϋChlRempg
(
rxCfig
->
rcm
, 
REMAPPABLE_CHANNEL_COUNT
, 
chl
);

268 
ut16_t
 
me
 = 
rxRuimeCfig
.
	`rcRdRawFn
(&rxRuimeCfig, 
wChl
);

278 i(
chl
 < 
NON_AUX_CHANNEL_COUNT
) {

283 
me
 = 
	`yRxChlRgeCfiguti
(me, 
rxCfig
->
chlRges
[
chl
]);

287 
rcRaw
[
chl
] = 
me
;

290 i(
chl
 == 3)

291 
	`tf
("rcRaw[%d](Thrَick): %u\r\n", 
chl
, 
rcRaw
[channel]);

295 i(
chl
 == 0)

296 
	`tf
("rcRaw[%d](Rl[A] stick): %u\r\n", 
chl
, 
rcRaw
[channel]);

297 i(
chl
 == 1)

298 
	`tf
("rcRaw[%d](Pch[E] stick): %u\r\n", 
chl
, 
rcRaw
[channel]);

299 i(
chl
 == 2)

300 
	`tf
("rcRaw[%d](Yaw[Rud] stick): %u\r\n", 
chl
, 
rcRaw
[channel]);

301 i(
chl
 == 3)

302 
	`tf
("rcRaw[%d](Thrَick): %u\r\n", 
chl
, 
rcRaw
[channel]);

306 i(
chl
 == 4)

307 
	`tf
("rcRaw[%d](BOXARM swch (L04)): %u\r\n", 
chl
, 
rcRaw
[channel]);

308 i(
chl
 == 5)

309 
	`tf
("rcRaw[%d](BEEPER swch (SB)): %u\r\n", 
chl
, 
rcRaw
[channel]);

310 i(
chl
 == 6)

311 
	`tf
("rcRaw[%d](FLIGHT MODE swch (SD)): %u\r\n", 
chl
, 
rcRaw
[channel]);

312 i(
chl
 == 7) {

313 
	`tf
("rcRaw[%d](AIR MODE swch (SG)): %u\r\n", 
chl
, 
rcRaw
[channel]);

314 
	`tf
("\r\n");

318 
	}
}

320 
bo
 
	$isRxDaDriv
()

322  !
	`u
(
FEATURE_RX_PARALLEL_PWM
);

323 
	}
}

325 
bo
 
	$rxIsReivgSigl
()

327  
rxSiglReived
;

328 
	}
}

330 
bo
 
	$isPulVid
(
ut16_t
 
pulDuti
)

333  
pulDuti
 >
rxCfig
->
rx_m_uc
 &&ulDuti <rxCfig->
rx_max_uc
;

334 
	}
}

336 
	$rxUpdeFlightChlStus
(
ut8_t
 
chl
, 
bo
 
vid
)

339 i(
chl
 < 
NON_AUX_CHANNEL_COUNT
 && !
vid
) {

341 
vidFlightChlMask
 &~(1 << 
chl
);

343 
	}
}

345 
ut16_t
 
	$gRxFaVue
(
ut8_t
 
chl
)

347 cڡ 
rxFaChlCfiguti_t
 *
chlFaCfiguti
 = &
rxCfig
->
瞧_chl_cfigutis
[
chl
];

349 
chlFaCfiguti
->
mode
) {

350 
RX_FAILSAFE_MODE_AUTO
:

351 
chl
) {

352 
ROLL
:

353 
PITCH
:

354 
YAW
:

355  
rxCfig
->
midrc
;

356 
THROTTLE
:

357  
rxCfig
->
rx_m_uc
;

362 
RX_FAILSAFE_MODE_INVALID
:

363 
RX_FAILSAFE_MODE_HOLD
:

364  
rcDa
[
chl
];

366 
RX_FAILSAFE_MODE_SET
:

367  
	`RXFAIL_STEP_TO_CHANNEL_VALUE
(
chlFaCfiguti
->

);

369 
	}
}

371 
ut16_t
 
	$lcuϋNDaDrivChl
(
ut8_t
 
ch
, 
ut16_t
 
me
)

374 
t16_t
 
rcSames
[
MAX_SUPPORTED_RX_PARALLEL_PWM_OR_PPM_CHANNEL_COUNT
][
PPM_AND_PWM_SAMPLE_COUNT
];

375 
t16_t
 
rcDaMn
[
MAX_SUPPORTED_RX_PARALLEL_PWM_OR_PPM_CHANNEL_COUNT
];

376 
bo
 
rxSamesCed
 = 
l
;

378 cڡ 
ut8_t
 
cutSameIndex
 = 
rcSameIndex
 % 
PPM_AND_PWM_SAMPLE_COUNT
;

381 
rcSames
[
ch
][
cutSameIndex
] = 
me
;

384 i(!
rxSamesCed
) {

385 i(
rcSameIndex
 < 
PPM_AND_PWM_SAMPLE_COUNT
) {

386  
me
;

388 
rxSamesCed
 = 
ue
;

391 
rcDaMn
[
ch
] = 0;

393 
meIndex
 = 0; sameIndex < 
PPM_AND_PWM_SAMPLE_COUNT
; sampleIndex++) {

394 
rcDaMn
[
ch
] +
rcSames
[ch][
meIndex
];

397  
rcDaMn
[
ch
] / 
PPM_AND_PWM_SAMPLE_COUNT
;

398 
	}
}

400 
bo
 
	$rxHaveVidFlightChls
()

402  (
vidFlightChlMask
 =
REQUIRED_CHANNEL_MASK
);

403 
	}
}

405 
	$deAndAlySiglLossBehaviour
(
timeUs_t
 
cutTimeUs
)

407 
bo
 
uVueFromRx
 = 
ue
;

408 cڡ 
bo
 
rxIsDaDriv
 = 
	`isRxDaDriv
();

410 cڡ 
ut32_t
 
cutMliTime
 = 
cutTimeUs
 / 1000;

413 i(!
rxIsDaDriv
) {

417 
rxSiglReived
 = 
rxSiglReivedNDaDriv
;

418 
rxIsInFaMode
 = 
rxIsInFaModeNDaDriv
;

422 i(!
rxSiglReived
 || 
rxIsInFaMode
) {

423 
uVueFromRx
 = 
l
;

432 
	`rxRetFlightChlStus
();

435 
chl
 = 0; ch< 
	`gRxChlCou
(); channel++) {

436 
ut16_t
 
me
 = (
uVueFromRx
? 
rcRaw
[
chl
] : 
PPM_RCVR_TIMEOUT
;

439 
bo
 
vidPul
 = 
	`isPulVid
(
me
);

442 i(!
vidPul
) {

446 i(
cutMliTime
 < 
rcInvidPulsPiod
[
chl
]) {

447 
me
 = 
rcDa
[
chl
];

450 
me
 = 
	`gRxFaVue
(
chl
);

452 
	`rxUpdeFlightChlStus
(
chl
, 
vidPul
);

455 
rcInvidPulsPiod
[
chl
] = 
cutMliTime
 + 
MAX_INVALID_PULS_TIME
;

460 i(
rxIsDaDriv
) {

461 
rcDa
[
chl
] = 
me
;

463 
rcDa
[
chl
] = 
	`lcuϋNDaDrivChl
(chl, 
me
);

470 
rxFlightChlsVid
 = 
	`rxHaveVidFlightChls
();

475 i((
rxFlightChlsVid
&& !
	`IS_RC_MODE_ACTIVE
(
BOXFAILSAFE
)) {

476 
	`瞧OnVidDaReived
();

478 
rxIsInFaMode
 = 
rxIsInFaModeNDaDriv
 = 
ue
;

479 
	`瞧OnVidDaFaed
();

481 
chl
 = 0; ch< 
	`gRxChlCou
(); channel++) {

482 
rcDa
[
chl
] = 
	`gRxVue
(channel);

486 
	}
}

488 
	$lcuϋRxChlsAndUpdeFa
(
timeUs_t
 
cutTimeUs
)

490 
rxUpdeAt
 = 
cutTimeUs
 + 
DELAY_50_HZ
;

494 i(
skRxSames
) {

496 i(
cutTimeUs
 > 
sudRxSiglU
) {

497 
skRxSames
--;

502 
	`adRxChlsAlyRges
();

503 
	`deAndAlySiglLossBehaviour
(
cutTimeUs
);

505 
rcSameIndex
++;

506 
	}
}

508 
	$rRcChls
(cڡ *
put
, 
rxCfig_t
 *
rxCfig
)

511 cڡ *
c
, *
s
;

513 
c
 = 
put
; *c; c++) {

514 
s
 = 
	`rchr
(
rcChlLrs
, *
c
);

515 i(
s
 && (< 
rcChlLrs
 + 
MAX_MAPPABLE_RX_INPUTS
)) {

516 
rxCfig
->
rcm
[
s
 - 
rcChlLrs
] = 
c
 - 
put
;

519 
	}
}

521 
ut16_t
 
	$rxGReeshRe
()

523  
rxRuimeCfig
.
rxReeshRe
;

524 
	}
}

	@src/quad/rx/rx.h

1 #ide
__RX_H


2 
	#__RX_H


	)

4 
	~<dt.h
>

5 
	~<dbo.h
>

6 
	~"rc_cڌs.h
"

7 
	~"u.h
"

8 
	~"time.h
"

10 
	#PWM_RANGE_MIN
 1000

	)

11 
	#PWM_RANGE_MAX
 2000

	)

13 
	#PWM_PULSE_MIN
 750

14 
	#PWM_PULSE_MAX
 2250

15 

	)

17 
	#MAX_MAPPABLE_RX_INPUTS
 8

	)

20 
	#MAX_SUPPORTED_RC_PARALLEL_PWM_CHANNEL_COUNT
 8

	)

22 
	#MAX_SUPPORTED_RC_CHANNEL_COUNT
 18

	)

23 
	#MAX_SUPPORTED_RX_PARALLEL_PWM_OR_PPM_CHANNEL_COUNT
 
MAX_SUPPORTED_RC_PARALLEL_PWM_CHANNEL_COUNT


	)

25 
	#NON_AUX_CHANNEL_COUNT
 4

	)

26 
	#MAX_AUX_CHANNEL_COUNT
 (
MAX_SUPPORTED_RC_CHANNEL_COUNT
 - 
NON_AUX_CHANNEL_COUNT
)

	)

28 
	#RSSI_SCALE_MIN
 1

	)

29 
	#RSSI_SCALE_MAX
 255

	)

30 
	#RSSI_SCALE_DEFAULT
 30

	)

32 
	#RXFAIL_STEP_TO_CHANNEL_VALUE
(

(
PWM_PULSE_MIN
 + 25 * sp)

	)

33 
	#CHANNEL_VALUE_TO_RXFAIL_STEP
(
chlVue
((
	`cڡ
(chlVue, 
PWM_PULSE_MIN
, 
PWM_PULSE_MAX
- PWM_PULSE_MIN/ 25)

	)

35 
t16_t
 
rcDa
[
MAX_SUPPORTED_RC_CHANNEL_COUNT
];

38 
	mRX_FRAME_PENDING
 = 0,

39 
	mRX_FRAME_COMPLETE
 = (1 << 0),

40 
	mRX_FRAME_FAILSAFE
 = (1 << 1)

41 }
	trxFmeS_e
;

44 
	mSERIALRX_SPEKTRUM1024
 = 0,

45 
	mSERIALRX_SPEKTRUM2048
 = 1,

46 
	mSERIALRX_SBUS
 = 2,

47 
	mSERIALRX_SUMD
 = 3,

48 
	mSERIALRX_SUMH
 = 4,

49 
	mSERIALRX_XBUS_MODE_B
 = 5,

50 
	mSERIALRX_XBUS_MODE_B_RJ01
 = 6,

51 
	mSERIALRX_IBUS
 = 7,

52 
	mSERIALRX_JETIEXBUS
 = 8,

53 
	mSERIALRX_CRSF
 = 9,

54 
	mSERIALRX_SRXL
 = 10,

55 }
	tSlRXTy
;

58 
	mRX_FAILSAFE_MODE_AUTO
 = 0,

59 
	mRX_FAILSAFE_MODE_HOLD
,

60 
	mRX_FAILSAFE_MODE_SET
,

61 
	mRX_FAILSAFE_MODE_INVALID


62 }
	trxFaChlMode_e
;

64 
	srxFaChlCfiguti_s
 {

65 
ut8_t
 
	mmode
;

66 
ut8_t
 
	m
;

67 }
	trxFaChlCfiguti_t
;

69 
	srxChlRgeCfiguti_s
 {

70 
ut16_t
 
	mm
;

71 
ut16_t
 
	mmax
;

72 }
	trxChlRgeCfiguti_t
;

74 
	srxCfig_s
 {

75 
ut8_t
 
	mrcm
[
MAX_MAPPABLE_RX_INPUTS
];

77 
ut8_t
 
	mrx_ovid
;

79 
ut8_t
 
	msbus_vsi
;

80 
ut8_t
 
	mhfDuex
;

82 
ut8_t
 
	mrx_i_oc
;

83 
ut32_t
 
	mrx_i_id
;

84 
ut8_t
 
	mrx_i_rf_chl_cou
;

86 
ut8_t
 
	mekum_t_bd
;

87 
ut8_t
 
	mekum_t_bd_autet
;

89 
ut8_t
 
	mrssi_chl
;

90 
ut8_t
 
	mrssi_s
;

91 
ut8_t
 
	mrssi_vt
;

93 
ut16_t
 
	mmidrc
;

94 
ut16_t
 
	mmcheck
;

95 
ut16_t
 
	mmaxcheck
;

97 
ut8_t
 
	mrcIpީi
;

98 
ut8_t
 
	mrcIpީiChls
;

99 
ut8_t
 
	mrcIpީiIv
;

101 
ut8_t
 
	mvCamAngDeges
;

102 
ut8_t
 
	mmax_aux_chl
;

103 
ut16_t
 
	maModeAiveThshd
;

105 
ut16_t
 
	mrx_m_uc
;

106 
ut16_t
 
	mrx_max_uc
;

108 
rxFaChlCfiguti_t
 
	m瞧_chl_cfigutis
[
MAX_SUPPORTED_RC_CHANNEL_COUNT
];

109 
rxChlRgeCfiguti_t
 
	mchlRges
[
NON_AUX_CHANNEL_COUNT
];

110 }
	trxCfig_t
;

112 
	#REMAPPABLE_CHANNEL_COUNT
 ((((
rxCfig_t
 *)0)->
rcm
/ ((xCfig_*)0)->rcm[0]))

	)

114 
	grxRuimeCfig_s
;

116 
	$ut16_t
 (*
	trcRdRawDaFnP
)(cڡ 
	trxRuimeCfig_s
 *
	trxRuimeCfig
, 
	tut8_t
 
	tch
);

117 
	$ut8_t
 (*
	trcFmeStusFnP
)();

119 
	srxRuimeCfig_s
 {

120 
ut8_t
 
chlCou
;

121 
ut16_t
 
rxReeshRe
;

122 
rcRdRawDaFnP
 
rcRdRawFn
;

123 
rcFmeStusFnP
 
rcFmeStusFn
;

124 }
	trxRuimeCfig_t
;

126 
	`rxIn
(cڡ 
rxCfig_t
 *
rxCfig
, cڡ 
modeAiviCdi_s
 *
modeAiviCdis
);

127 
	`tARxChlRgeCfigutis
(
rxChlRgeCfiguti_t
 *
rxChlRgeCfiguti
);

128 
	`lcuϋRxChlsAndUpdeFa
(
timeUs_t
 
cutTimeUs
);

130 
bo
 
	`rxUpdeCheck
(
timeUs_t
 
cutTimeUs
, 
timeD_t
 
cutDTime
);

132 
bo
 
	`rxIsReivgSigl
();

134 
	`rRcChls
(cڡ *
put
, 
rxCfig_t
 *
rxCfig
);

136 
ut16_t
 
	`rxGReeshRe
();

	@src/quad/rx/sbus.c

2 
	~<dio.h
>

3 
	~"rx.h
"

4 
	~"rl.h
"

5 
	~"syem.h
"

19 
	#SBUS_TIME_NEEDED_PER_FRAME
 3000

20 

	)

21 
	#SBUS_MAX_CHANNEL
 18

	)

22 
	#SBUS_FRAME_SIZE
 25

	)

24 
	#SBUS_FRAME_BEGIN_BYTE
 0x0F

	)

26 
	#SBUS_BAUDRATE
 100000

	)

28 
	#SBUS_PORT_OPTIONS
 (
SERIAL_STOPBITS_2
 | 
SERIAL_PARITY_EVEN
)

	)

30 
	#SBUS_DIGITAL_CHANNEL_MIN
 173

31 
	#SBUS_DIGITAL_CHANNEL_MID
 992

32 
	#SBUS_DIGITAL_CHANNEL_MAX
 1812

33 

	)

34 
	#SBUS_FLAG_CHANNEL_17
 (1 << 0)

	)

35 
	#SBUS_FLAG_CHANNEL_18
 (1 << 1)

	)

36 
	#SBUS_FLAG_SIGNAL_LOSS
 (1 << 2)

	)

37 
	#SBUS_FLAG_FAILSAFE_ACTIVE
 (1 << 3)

	)

39 
	ssbusFme_s
 {

40 
ut8_t
 
	msyncBy
;

43 
	mch0
 : 11;

44 
	mch1
 : 11;

45 
	mch2
 : 11;

46 
	mch3
 : 11;

47 
	mch4
 : 11;

48 
	mch5
 : 11;

49 
	mch6
 : 11;

50 
	mch7
 : 11;

51 
	mch8
 : 11;

52 
	mch9
 : 11;

53 
	mch10
 : 11;

54 
	mch11
 : 11;

55 
	mch12
 : 11;

56 
	mch13
 : 11;

57 
	mch14
 : 11;

58 
	mch15
 : 11;

59 
ut8_t
 
	mags
;

60 
ut8_t
 
	mdBy
;

61 }
__ibu__
 ((
__cked__
));

69 
ut8_t
 
	mbys
[
SBUS_FRAME_SIZE
];

70 
sbusFme_s
 
	mame
;

71 }
	tsbusFme_t
;

73 
sbusFme_t
 
	gsbusFme
;

75 
bo
 
	gsbusFmeDe
 = 
l
;

77 
ut32_t
 
	gsbusChlDa
[
SBUS_MAX_CHANNEL
];

79 
ut16_t
 
	$sbusRdRawRC
(cڡ 
rxRuimeCfig_t
 *
rxRuimeCfig
, 
ut8_t
 
ch
)

81 
	`UNUSED
(
rxRuimeCfig
);

105  (5 * 
sbusChlDa
[
ch
] / 8) + 880;

107 
	}
}

109 
ut8_t
 
	$sbusFmeStus
()

111 i(!
sbusFmeDe
) {

112  
RX_FRAME_PENDING
;

115 
sbusFmeDe
 = 
l
;

134 
sbusChlDa
[0] = 
sbusFme
.
ame
.
ch0
;

135 
sbusChlDa
[1] = 
sbusFme
.
ame
.
ch1
;

136 
sbusChlDa
[2] = 
sbusFme
.
ame
.
ch2
;

137 
sbusChlDa
[3] = 
sbusFme
.
ame
.
ch3
;

138 
sbusChlDa
[4] = 
sbusFme
.
ame
.
ch4
;

139 
sbusChlDa
[5] = 
sbusFme
.
ame
.
ch5
;

140 
sbusChlDa
[6] = 
sbusFme
.
ame
.
ch6
;

141 
sbusChlDa
[7] = 
sbusFme
.
ame
.
ch7
;

142 
sbusChlDa
[8] = 
sbusFme
.
ame
.
ch8
;

143 
sbusChlDa
[9] = 
sbusFme
.
ame
.
ch9
;

144 
sbusChlDa
[10] = 
sbusFme
.
ame
.
ch10
;

145 
sbusChlDa
[11] = 
sbusFme
.
ame
.
ch11
;

146 
sbusChlDa
[12] = 
sbusFme
.
ame
.
ch12
;

147 
sbusChlDa
[13] = 
sbusFme
.
ame
.
ch13
;

148 
sbusChlDa
[14] = 
sbusFme
.
ame
.
ch14
;

149 
sbusChlDa
[15] = 
sbusFme
.
ame
.
ch15
;

151 #ifde
DEBUG_SBUS_RAW_DATA


152 
	`tf
("sbusChlDa[0]: %u\r\n", 
sbusChlDa
[0]);

153 
	`tf
("sbusChlDa[1]: %u\r\n", 
sbusChlDa
[1]);

154 
	`tf
("sbusChlDa[2]: %u\r\n", 
sbusChlDa
[2]);

155 
	`tf
("sbusChlDa[3]: %u\r\n", 
sbusChlDa
[3]);

156 
	`tf
("sbusChlDa[4]: %u\r\n", 
sbusChlDa
[4]);

157 
	`tf
("sbusChlDa[5]: %u\r\n", 
sbusChlDa
[5]);

158 
	`tf
("sbusChlDa[6]: %u\r\n", 
sbusChlDa
[6]);

159 
	`tf
("sbusChlDa[7]: %u\r\n", 
sbusChlDa
[7]);

160 
	`tf
("sbusChlDa[8]: %u\r\n", 
sbusChlDa
[8]);

161 
	`tf
("sbusChlDa[9]: %u\r\n", 
sbusChlDa
[9]);

162 
	`tf
("sbusChlDa[10]: %u\r\n", 
sbusChlDa
[10]);

163 
	`tf
("sbusChlDa[11]: %u\r\n", 
sbusChlDa
[11]);

164 
	`tf
("sbusChlDa[12]: %u\r\n", 
sbusChlDa
[12]);

165 
	`tf
("sbusChlDa[13]: %u\r\n", 
sbusChlDa
[13]);

166 
	`tf
("sbusChlDa[14]: %u\r\n", 
sbusChlDa
[14]);

167 
	`tf
("sbusChlDa[15]: %u\r\n", 
sbusChlDa
[15]);

170 i(
sbusFme
.
ame
.
ags
 & 
SBUS_FLAG_CHANNEL_17
) {

171 
sbusChlDa
[16] = 
SBUS_DIGITAL_CHANNEL_MAX
;

173 
sbusChlDa
[16] = 
SBUS_DIGITAL_CHANNEL_MIN
;

175 #ifde
DEBUG_SBUS_RAW_DATA


176 
	`tf
("sbusChlDa[16]: %u\r\n", 
sbusChlDa
[16]);

179 i(
sbusFme
.
ame
.
ags
 & 
SBUS_FLAG_CHANNEL_18
) {

180 
sbusChlDa
[17] = 
SBUS_DIGITAL_CHANNEL_MAX
;

182 
sbusChlDa
[17] = 
SBUS_DIGITAL_CHANNEL_MIN
;

184 #ifde
DEBUG_SBUS_RAW_DATA


185 
	`tf
("sbusChlDa[17]: %u\r\n\r\n", 
sbusChlDa
[17]);

188 i(
sbusFme
.
ame
.
ags
 & 
SBUS_FLAG_SIGNAL_LOSS
) {

190 #ifde
DEBUG_SBUS_PACKETS


191 
sbusSFgs
 |
SBUS_STATE_SIGNALLOSS
;

192 
debug
[0] = 
sbusSFgs
;

196 i(
sbusFme
.
ame
.
ags
 & 
SBUS_FLAG_FAILSAFE_ACTIVE
) {

198 #ifde
DEBUG_SBUS_PACKETS


199 
sbusSFgs
 |
SBUS_STATE_FAILSAFE
;

200 
debug
[0] = 
sbusSFgs
;

203  
RX_FRAME_COMPLETE
 | 
RX_FRAME_FAILSAFE
;

206 #ifde
DEBUG_SBUS_PACKETS


207 
debug
[0] = 
sbusSFgs
;

210  
RX_FRAME_COMPLETE
;

211 
	}
}

265 
	$sbusDaReiveClBack
(
ut16_t
 
c
)

268 
	`tf
("%u ", (
ut8_t
)
c
);

271 
	`tSBUSDaInB
(
c
);

274 
ut8_t
 
sbusFmePosi
 = 0;

275 
ut32_t
 
sbusFmeSAt
 = 0;

276 
ut32_t
 
now
 = 
	`mios
();

281 
t32_t
 
sbusFmeTime
 = 
now
 - 
sbusFmeSAt
;

289 i(
sbusFmeTime
 > ()(
SBUS_TIME_NEEDED_PER_FRAME
 + 500)) {

290 
sbusFmePosi
 = 0;

295 i(
sbusFmePosi
 == 0) {

296 i(
c
 !
SBUS_FRAME_BEGIN_BYTE
) {

300 
sbusFmeSAt
 = 
now
;

307 i(
sbusFmePosi
 < 
SBUS_FRAME_SIZE
) {

308 
sbusFme
.
bys
[
sbusFmePosi
++] = (
ut8_t
)
c
;

312 
	`tSBUSDaInB
(
c
);

314 i(
sbusFmePosi
 < 
SBUS_FRAME_SIZE
) {

315 
sbusFmeDe
 = 
l
;

317 
sbusFmeDe
 = 
ue
;

318 #ifde
DEBUG_SBUS_PACKETS


319 
debug
[2] = 
sbusFmeTime
;

324 
	}
}

326 
bo
 
	$sbusIn
(cڡ 
rxCfig_t
 *
rxCfig
, 
rxRuimeCfig_t
 *
rxRuimeCfig
)

329 
i
 = 0; i < 
SBUS_MAX_CHANNEL
; i++) {

330 
sbusChlDa
[
i
] = (16 * 
rxCfig
->
midrc
) / 10 - 1408;

333 
rxRuimeCfig
->
chlCou
 = 
SBUS_MAX_CHANNEL
;

334 
rxRuimeCfig
->
rxReeshRe
 = 11000;

336 
rxRuimeCfig
->
rcRdRawFn
 = 
sbusRdRawRC
;

337 
rxRuimeCfig
->
rcFmeStusFn
 = 
sbusFmeStus
;

339 cڡ 
rlPtCfig_t
 *
ptCfig
 = 
	`fdSlPtCfig
(
FUNCTION_RX_SERIAL
);

340 i(!
ptCfig
)

341  
l
;

343 #ifde
TELEMETRY


344 
bo
 
ptShed
 = 
	`mryCheckRxPtShed
(
ptCfig
);

346 
bo
 
ptShed
 = 
l
;

354 
rlPt_t
 *
sBusPt
 = 
	`ݒSlPt
(
ptCfig
->
idtifr
,

355 
FUNCTION_RX_SERIAL
,

356 
sbusDaReiveClBack
,

357 
SBUS_BAUDRATE
,

358 
ptShed
 ? 
MODE_RXTX
 : 
MODE_RX
,

359 
SBUS_PORT_OPTIONS
 | (
rxCfig
->
sbus_vsi
 ? 
SERIAL_INVERTED
 : 0| (rxCfig->
hfDuex
 ? 
SERIAL_BIDIR
 : 0)

362 #ifde
TELEMETRY


363 i(
ptShed
) {

364 
mryShedPt
 = 
sBusPt
;

370  
sBusPt
 !
NULL
;

371 
	}
}

	@src/quad/rx/sbus.h

1 #ide
__SBUS_H


2 
	#__SBUS_H


	)

4 
	~"rx.h
"

6 
bo
 
sbusIn
(cڡ 
rxCfig_t
 *
lRxCfig
, 
rxRuimeCfig_t
 *
rxRuimCfig
);

	@src/quad/scheduler/scheduler.c

2 
	~<dio.h
>

4 
	~"uts.h
"

5 
	~"schedur.h
"

6 
	~"syem.h
"

7 
	~"mhs.h
"

8 
	~"comm.h
"

10 
cfTask_t
 *
	gcutTask
 = 
NULL
;

12 
bo
 
	glcuϋTaskStiics
;

14 
ut32_t
 
	gtٮWagTasks
;

15 
ut32_t
 
	gtٮWagTasksSames
;

17 
ut16_t
 
	gavageSyemLdPage
 = 0;

19 
cfTask_t
 *
	gskQueueAay
[
TASK_COUNT
 + 1];

22 
	gskQueuePos
 = 0;

23 
	gskQueueSize
 = 0;

27 #ide
SKIP_TASK_STATISTICS


28 
	#MOVING_SUM_COUNT
 32

	)

29 
timeUs_t
 
	gcheckFuncMaxExecutiTime
;

30 
timeUs_t
 
	gcheckFuncTٮExecutiTime
;

31 
timeUs_t
 
	gcheckFuncMovgSumExecutiTime
;

34 
	$queueCˬ
()

36 
	`memt
(
skQueueAay
, 0, (taskQueueArray));

37 
skQueuePos
 = 0;

38 
skQueueSize
 = 0;

39 
	}
}

41 
bo
 
	$queueCڏs
(
cfTask_t
 *
sk
)

43 
i
 = 0; i < 
skQueueSize
; ++i) {

44 i(
skQueueAay
[
i
] =
sk
) {

45  
ue
;

49  
l
;

50 
	}
}

52 
bo
 
	$queueAdd
(
cfTask_t
 *
sk
)

54 i((
skQueueSize
 >
TASK_COUNT
|| 
	`queueCڏs
(
sk
)) {

55  
l
;

58 
i
 = 0; i <
skQueueSize
; ++i) {

59 i(
skQueueAay
[
i
] =
NULL
 ||askQueueAay[i]->
icPriܙy
 < 
sk
->staticPriority) {

60 
	`memmove
(&
skQueueAay
[
i
+1], &skQueueAay[i], (
sk
* (
skQueueSize
 - i));

61 
skQueueAay
[
i
] = 
sk
;

62 ++
skQueueSize
;

63  
ue
;

67  
l
;

68 
	}
}

70 
bo
 
	$queueRemove
(
cfTask_t
 *
sk
)

72 
i
 = 0; i < 
skQueueSize
; ++i) {

73 i(
skQueueAay
[
i
] =
sk
) {

74 
	`memmove
(&
skQueueAay
[
i
], &skQueueAay[i+1], (
sk
* (
skQueueSize
 - i));

75 --
skQueueSize
;

76  
ue
;

80  
l
;

81 
	}
}

84 
cfTask_t
 *
	$queueF
()

86 
skQueuePos
 = 0;

87  
skQueueAay
[0];

88 
	}
}

91 
cfTask_t
 *
	$queueNext
()

93  
skQueueAay
[++
skQueuePos
];

94 
	}
}

97 
ut32_t
 
	$gTaskDTime
(
cfTaskId_e
 
skId
)

99 i(
skId
 =
TASK_SELF
) {

100  
cutTask
->
skLeDTime
;

101 } i(
skId
 < 
TASK_COUNT
) {

102  
cfTasks
[
skId
].
skLeDTime
;

106 
	}
}

112 
	$tTaskEbd
(
cfTaskId_e
 
skId
, 
bo
 
abd
)

114 i(
skId
 =
TASK_SELF
 ||askId < 
TASK_COUNT
) {

115 
cfTask_t
 *
sk
 = 
skId
 =
TASK_SELF
 ? 
cutTask
 : &
cfTasks
[taskId];

116 i(
abd
 && 
sk
->
skFunc
) {

117 
	`queueAdd
(
sk
);

119 
	`queueRemove
(
sk
);

122 
	}
}

124 
	$scheduTask
(
cfTaskId_e
 
skId
, 
ut32_t
 
wPiodInMios
)

126 i(
skId
 =
TASK_SELF
) {

127 
cfTask_t
 *
sk
 = 
cutTask
;

128 
sk
->
desedPiod
 = 
	`MAX
(
SCHEDULER_DELAY_LIMIT
, 
wPiodInMios
);

129 } i(
skId
 < 
TASK_COUNT
) {

130 
cfTask_t
 *
sk
 = &
cfTasks
[
skId
];

131 
sk
->
desedPiod
 = 
	`MAX
(
SCHEDULER_DELAY_LIMIT
, 
wPiodInMios
);

133 
	}
}

135 
	$schedurIn
()

137 
lcuϋTaskStiics
 = 
ue
;

138 
	`queueCˬ
();

139 
	`queueAdd
(&
cfTasks
[
TASK_SYSTEM
]);

140 
	}
}

142 
	$schedur
()

145 cڡ 
timeUs_t
 
cutTimeUs
 = 
	`mios
();

148 
timeUs_t
 
timeToNextRimeTask
 = 
TIMEUS_MAX
;

150 cڡ 
cfTask_t
 *
sk
 = 
	`queueF
();ask !
NULL
 &&ask->
icPriܙy
 >
TASK_PRIORITY_REALTIME
;ask = 
	`queueNext
()) {

151 cڡ 
timeUs_t
 
xtExecudAt
 = 
sk
->
ϡExecudAt
 +ask->
desedPiod
;

153 i((
t32_t
)(
cutTimeUs
 - 
xtExecudAt
) >= 0) {

155 
timeToNextRimeTask
 = 0;

157 cڡ 
timeUs_t
 
wTimeIv
 = 
xtExecudAt
 - 
cutTimeUs
;

158 
timeToNextRimeTask
 = 
	`MIN
imeToNextRimeTask, 
wTimeIv
);

163 cڡ 
bo
 
outsideRimeGudIv
 = (
timeToNextRimeTask
 > 0);

166 
cfTask_t
 *
edTask
 = 
NULL
;

167 
ut16_t
 
edTaskDymicPriܙy
 = 0;

170 
ut16_t
 
wagTasks
 = 0;

172 
cfTask_t
 *
sk
 = 
	`queueF
();ask !
NULL
;ask = 
	`queueNext
()) {

174 i(
sk
->
checkFunc
) {

176 cڡ 
timeUs_t
 
cutTimeBefeCheckFuncCl
 = 
cutTimeUs
;

182 i(
sk
->
dymicPriܙy
 > 0) {

184 
sk
->
skAgeCyes
 = 1 + ((
cutTimeUs
 -ask->
ϡSigdAt
/ask->
desedPiod
);

186 
sk
->
dymicPriܙy
 = 1 +ask->
icPriܙy
 *ask->
skAgeCyes
;

187 
wagTasks
++;

188 } i(
sk
->
	`checkFunc
(
cutTimeBefeCheckFuncCl
, cutTimeBefeCheckFuncC-ask->
ϡExecudAt
)) {

192 #ide
SKIP_TASK_STATISTICS


193 i(
lcuϋTaskStiics
) {

194 cڡ 
ut32_t
 
checkFuncExecutiTime
 = 
	`mios
(- 
cutTimeBefeCheckFuncCl
;

195 
checkFuncMovgSumExecutiTime
 +
checkFuncExecutiTime
 - checkFuncMovgSumExecutiTim/ 
MOVING_SUM_COUNT
;

196 
checkFuncTٮExecutiTime
 +
checkFuncExecutiTime
;

197 
checkFuncMaxExecutiTime
 = 
	`MAX
(checkFuncMaxExecutiTime, 
checkFuncExecutiTime
);

200 
sk
->
ϡSigdAt
 = 
cutTimeBefeCheckFuncCl
;

201 
sk
->
skAgeCyes
 = 1;

202 
sk
->
dymicPriܙy
 = 1 +ask->
icPriܙy
;

205 
wagTasks
++;

207 
sk
->
skAgeCyes
 = 0;

213 
sk
->
skAgeCyes
 = ((
cutTimeUs
 -ask->
ϡExecudAt
/ask->
desedPiod
);

215 i(
sk
->
skAgeCyes
 > 0) {

216 
sk
->
dymicPriܙy
 = 1 +ask->
icPriܙy
 *ask->
skAgeCyes
;

217 
wagTasks
++;

223 i(
sk
->
dymicPriܙy
 > 
edTaskDymicPriܙy
) {

226 cڡ 
bo
 
skCBeChonFSchedulg
 =

227 (
outsideRimeGudIv
) ||

228 (
sk
->
skAgeCyes
 > 1) ||

229 (
sk
->
icPriܙy
 =
TASK_PRIORITY_REALTIME
);

231 i(
skCBeChonFSchedulg
) {

233 
edTaskDymicPriܙy
 = 
sk
->
dymicPriܙy
;

234 
edTask
 = 
sk
;

240 
tٮWagTasksSames
++;

241 
tٮWagTasks
 +
wagTasks
;

244 
cutTask
 = 
edTask
;

246 i(
edTask
) {

248 
edTask
->
skLeDTime
 = 
cutTimeUs
 - seedTask->
ϡExecudAt
;

251 
edTask
->
ϡExecudAt
 = 
cutTimeUs
;

252 
edTask
->
dymicPriܙy
 = 0;

255 #ifde
SKIP_TASK_STATISTICS


256 
edTask
->
	`skFunc
(
cutTimeUs
);

258 i(
lcuϋTaskStiics
) {

259 cڡ 
timeUs_t
 
cutTimeBefeTaskCl
 = 
	`mios
();

260 
edTask
->
	`skFunc
(
cutTimeBefeTaskCl
);

261 cڡ 
timeUs_t
 
skExecutiTime
 = 
	`mios
(- 
cutTimeBefeTaskCl
;

264 
edTask
->
movgSumExecutiTime
 +
skExecutiTime
 - seedTask->movgSumExecutiTim/ 
MOVING_SUM_COUNT
;

265 
edTask
->
tٮExecutiTime
 +
skExecutiTime
;

266 
edTask
->
maxExecutiTime
 = 
	`MAX
(edTask->maxExecutiTime, 
skExecutiTime
);

269 
edTask
->
	`skFunc
(
cutTimeUs
);

273 
	}
}

275 
	$skSyem
(
timeUs_t
 
cutTimeUs
)

277 
	`UNUSED
(
cutTimeUs
);

279 i(
tٮWagTasksSames
 > 0) {

282 
avageSyemLdPage
 = 100 * 
tٮWagTasks
 / 
tٮWagTasksSames
;

284 
tٮWagTasksSames
 = 0;

285 
tٮWagTasks
 = 0;

289 
	}
}

	@src/quad/scheduler/scheduler.h

1 #ide
__SCHEDULER_H


2 
	#__SCHEDULER_H


	)

4 
	~<dio.h
>

5 
	~<dbo.h
>

6 
	~<rg.h
>

7 
	~"time.h
"

8 
	~"rg.h
"

11 
	mTASK_PRIORITY_IDLE
 = 0,

12 
	mTASK_PRIORITY_LOW
 = 1,

13 
	mTASK_PRIORITY_MEDIUM
 = 3,

14 
	mTASK_PRIORITY_MEDIUM_HIGH
 = 4,

15 
	mTASK_PRIORITY_HIGH
 = 5,

16 
	mTASK_PRIORITY_REALTIME
 = 6,

17 
	mTASK_PRIORITY_MAX
 = 255

18 }
	tcfTaskPriܙy_e
;

22 
	mTASK_SYSTEM
 = 0,

23 
	mTASK_GYRO
,

24 
	mTASK_ACCEL
,

25 
	mTASK_ATTITUDE
,

26 
	mTASK_RX
,

27 
	mTASK_SERIAL
,

28 
	mTASK_MOTORENCODER
,

29 
	mTASK_OLEDDISPLAY
,

30 
	mTASK_ULTRASOUND1_UPDATE
,

31 
	mTASK_ULTRASOUND1_READDATA
,

32 
	mTASK_ULTRASOUND2_UPDATE
,

33 
	mTASK_ULTRASOUND2_READDATA
,

34 
	mTASK_ULTRASOUND3_UPDATE
,

35 
	mTASK_ULTRASOUND3_READDATA
,

36 
	mTASK_ULTRASOUND4_UPDATE
,

37 
	mTASK_ULTRASOUND4_READDATA
,

38 
	mTASK_ULTRASOUND5_UPDATE
,

39 
	mTASK_ULTRASOUND5_READDATA
,

40 
	mTASK_ULTRASOUND6_UPDATE
,

41 
	mTASK_ULTRASOUND6_READDATA
,

48 #ifde
BEEPER


49 
	mTASK_BEEPER
,

53 
	mTASK_COUNT
,

56 
	mTASK_NONE
 = 
TASK_COUNT
,

57 
	mTASK_SELF


58 }
	tcfTaskId_e
;

62 cڡ *
	mskName
;

63 cڡ *
	msubTaskName
;

64 
bo
 (*
checkFunc
)(
timeUs_t
 
	mcutTimeUs
, 
timeD_t
 
	mcutDTimeUs
);

65 (*
	mskFunc
)(
timeUs_t
 
	mcutTImeUs
);

66 
ut32_t
 
	mdesedPiod
;

67 cڡ 
ut8_t
 
	micPriܙy
;

70 
ut16_t
 
	mdymicPriܙy
;

71 
ut16_t
 
	mskAgeCyes
;

72 
timeUs_t
 
	mϡExecudAt
;

73 
timeUs_t
 
	mϡSigdAt
;

74 
ut32_t
 
	mskLeDTime
;

76 #ide
SKIP_TASK_STATISTICS


78 
timeUs_t
 
	mmovgSumExecutiTime
;

79 
timeUs_t
 
	mmaxExecutiTime
;

80 
timeUs_t
 
	mtٮExecutiTime
;

82 }
	tcfTask_t
;

84 
cfTask_t
 
cfTasks
[
TASK_COUNT
];

86 
schedurIn
();

87 
schedur
();

89 
scheduTask
(
cfTaskId_e
 
skId
, 
ut32_t
 
wPiodInMios
);

90 
tTaskEbd
(
cfTaskId_e
 
skId
, 
bo
 
abd
);

92 
skSyem
(
timeUs_t
 
cutTimeUs
);

94 
ut32_t
 
gTaskDTime
(
cfTaskId_e
 
skId
);

	@src/quad/sensors/acceleration.c

2 
	~<dio.h
>

3 
	~<mh.h
>

4 
	~<rg.h
>

5 
	~"gyro.h
"

6 
	~"accgyro_mpu6050.h
"

8 
	~"accgyro_i_mpu9250.h
"

9 
	~"ac˿ti.h
"

10 
	~"nss.h
"

11 
	~"ruime_cfig.h
"

12 
	~"rg.h
"

13 
	~"fr.h
"

14 
	~"axis.h
"

15 
	~"brdAlignmt.h
"

17 
acc_t
 
	gacc
;

19 
ightDymicsTrims_t
 *
	gac˿tiTrims
;

20 
ut16_t
 
	gaccLpfCutHz
 = 0;

21 
biquadFr_t
 
	gaccFr
[
XYZ_AXIS_COUNT
];

24 
ut16_t
 
	glibtgA
 = 0;

26 
bo
 
	$isAc˿tiCibtiCome
()

28  
libtgA
 == 0;

29 
	}
}

31 
bo
 
	$isOnFAc˿tiCibtiCye
()

33  
libtgA
 =
CALIBRATING_ACC_CYCLES
;

34 
	}
}

36 
bo
 
	$isOnFAc˿tiCibtiCye
()

38  
libtgA
 == 1;

39 
	}
}

41 
	$accSCibtiCyes
(
ut16_t
 
quedCibtiCyes
)

43 
libtgA
 = 
quedCibtiCyes
;

44 
	}
}

46 
	$RetRlAndPchTrims
(
rlAndPchTrims_t
 *
rlAndPchTrims
)

48 
rlAndPchTrims
->
vues
.
rl
 = 0;

49 
rlAndPchTrims
->
vues
.
pch
 = 0;

50 
	}
}

52 
	$tAc˿tiTrims
(
ightDymicsTrims_t
 *
ac˿tiTrimsToU
)

54 
ac˿tiTrims
 = 
ac˿tiTrimsToU
;

55 
	}
}

57 
	$tAc˿tiFr
(
ut16_t
 
lAccLpfCutHz
)

59 
accLpfCutHz
 = 
lAccLpfCutHz
;

61 i(
acc
.
accSamgIv
) {

63 
axis
 = 0;xi< 
XYZ_AXIS_COUNT
;xis++) {

64 
	`biquadFrInLPF
(&
accFr
[
axis
], 
accLpfCutHz
, 
acc
.
accSamgIv
);

67 
	}
}

69 
	$rfmAc˿tiCibti
(
rlAndPchTrims_t
 *
rlAndPchTrims
)

71 
t32_t
 
a
[3];

73 
axis
 = 0;xis < 3;xis++) {

75 i(
	`isOnFAc˿tiCibtiCye
()) {

76 
a
[
axis
] = 0;

80 
a
[
axis
] +
acc
.
accSmoh
[axis];

83 
acc
.
accSmoh
[
axis
] = 0;

84 
ac˿tiTrims
->
w
[
axis
] = 0;

87 i(
	`isOnFAc˿tiCibtiCye
()) {

89 
ac˿tiTrims
->
w
[
X
] = (
a
[X] + (
CALIBRATING_ACC_CYCLES
 / 2)) / CALIBRATING_ACC_CYCLES;

90 
ac˿tiTrims
->
w
[
Y
] = (
a
[Y] + (
CALIBRATING_ACC_CYCLES
 / 2)) / CALIBRATING_ACC_CYCLES;

91 
ac˿tiTrims
->
w
[
Z
] = (
a
[Z] + (
CALIBRATING_ACC_CYCLES
 / 2)/ CALIBRATING_ACC_CYCLES - 
acc
.
dev
.
acc_1G
;

94 
	`RetRlAndPchTrims
(
rlAndPchTrims
);

101 
libtgA
--;

102 
	}
}

104 
	$yAc˿tiTrims
(cڡ 
ightDymicsTrims_t
 *
ac˿tiTrims
)

107 
acc
.
accSmoh
[
X
] -
ac˿tiTrims
->
w
[X];

108 
acc
.
accSmoh
[
Y
] -
ac˿tiTrims
->
w
[Y];

109 
acc
.
accSmoh
[
Z
] -
ac˿tiTrims
->
w
[Z];

110 
	}
}

112 
bo
 
	$accDe
(
accDev_t
 *
dev
, 
ac˿tiSs_e
 
accHdweToU
)

114 
ac˿tiSs_e
 
accHdwe
;

116 
y
:

118 
dev
->
accAlign
 = 
ALIGN_DEFAULT
;

120 
accHdweToU
) {

121 
ACC_DEFAULT
:

123 
ACC_MPU6050
:

124 #ifde
USE_ACC_MPU6050


125 i(
	`mpu6050AccDe
(
dev
)) {

126 #ifde
ACC_MPU6050_ALIGN


127 
dev
->
accAlign
 = 
ACC_MPU6050_ALIGN
;

129 
accHdwe
 = 
ACC_MPU6050
;

134 
ACC_MPU6500
:

135 
ACC_MPU9250
:

136 #ifde
USE_ACC_SPI_MPU9250


137 i(
	`mpu9250SpiAccDe
(
dev
))

139 #i
	`defed
(
USE_ACC_I2C_MPU9250
)

140 i(
	`mpu9250I2CAccDe
(
dev
))

143 #ifde
ACC_MPU9250_ALIGN


144 
dev
->
accAlign
 = 
ACC_MPU9250_ALIGN
;

146 
dev
->
mpuDeiResu
.
ns
) {

147 
MPU_9250_SPI
:

148 
accHdwe
 = 
ACC_MPU9250
;

151 
MPU_9250_I2C
:

152 
accHdwe
 = 
ACC_MPU9250
;

156 
accHdwe
 = 
ACC_MPU6500
;

162 
ACC_FAKE
:

166 
ACC_NONE
:

167 
accHdwe
 = 
ACC_NONE
;

172 i(
accHdwe
 =
ACC_NONE
 && 
accHdweToU
 !
ACC_DEFAULT
 &&ccHardwareToUse != ACC_NONE) {

174 
accHdweToU
 = 
ACC_DEFAULT
;

175 
y
;

178 i(
accHdwe
 =
ACC_NONE
) {

179  
l
;

182 
deedSss
[
SENSOR_INDEX_ACC
] = 
accHdwe
;

183 
	`nsS
(
SENSOR_ACC
);

185  
ue
;

186 
	}
}

188 
bo
 
	$accIn
(cڡ 
acromCfig_t
 *
acromCfig
, 
ut32_t
 
gyroSamgInvv
)

190 
	`memt
(&
acc
, 0, (acc));

193 
acc
.
dev
.
mpuCfiguti
 = 
gyro
.dev.mpuConfiguration;

194 
acc
.
dev
.
mpuDeiResu
 = 
gyro
.dev.mpuDetectionResult;

195 i(!
	`accDe
(&
acc
.
dev
, 
acromCfig
->
acc_hdwe
)) {

196  
l
;

199 
acc
.
dev
.
acc_1G
 = 256;

201 
acc
.
dev
.
	`
(&acc.dev);

209 
gyroSamgInvv
) {

214 
acc
.
accSamgIv
 = 1000;

219 
acc
.
accSamgIv
 = 1000;

226 i(
accLpfCutHz
) {

228 
axis
 = 0;xi< 
XYZ_AXIS_COUNT
;xis++) {

229 
	`biquadFrInLPF
(&
accFr
[
axis
], 
accLpfCutHz
, 
acc
.
accSamgIv
);

233  
ue
;

234 
	}
}

236 
	$accUpde
(
timeUs_t
 
cutTimeUs
, 
rlAndPchTrims_t
 *
rlAndPchTrims
)

238 i(!
acc
.
dev
.
	`ad
(&acc.dev)) {

242 
acc
.
isAclUpdedAtLOn
 = 
ue
;

244 
axis
 = 0;xi< 
XYZ_AXIS_COUNT
;xis++) {

245 
acc
.
accSmoh
[
axis
] =cc.
dev
.
ADCRaw
[axis];

253 i(
accLpfCutHz
) {

254 
axis
 = 0;xi< 
XYZ_AXIS_COUNT
;xis++) {

255 
acc
.
accSmoh
[
axis
] = 
	`̚tf
(
	`biquadFrAly
(&
accFr
[axis], ()acc.accSmooth[axis]));

262 
	`ignSss
(
acc
.
accSmoh
,cc.
dev
.
accAlign
);

267 i(!
	`isAc˿tiCibtiCome
()) {

268 
	`rfmAc˿tiCibti
(
rlAndPchTrims
);

275 
	`yAc˿tiTrims
(
ac˿tiTrims
);

284 
	}
}

	@src/quad/sensors/acceleration.h

1 #ide
__ACCELERATION_H


2 
	#__ACCELERATION_H


	)

4 
	~"ns.h
"

5 
	~"nss.h
"

6 
	~"accgyro.h
"

7 
	~"time.h
"

11 
	mACC_DEFAULT
,

12 
	mACC_NONE
,

13 
	mACC_MPU6050
,

14 
	mACC_MPU6500
,

15 
	mACC_MPU9250
,

16 
	mACC_FAKE


17 }
	tac˿tiSs_e
;

19 
	sacc_s
 {

20 
accDev_t
 
	mdev
;

21 
ut32_t
 
	maccSamgIv
;

22 
t32_t
 
	maccSmoh
[
XYZ_AXIS_COUNT
];

23 
bo
 
	misAclUpdedAtLOn
;

24 }
	tacc_t
;

26 
acc_t
 
acc
;

28 
	srlAndPchTrims_s
 {

29 
t16_t
 
	mrl
;

30 
t16_t
 
	mpch
;

31 }
	trlAndPchTrims_t_def
;

33 
	urlAndPchTrims_u
 {

34 
t16_t
 
	mw
[2];

35 
rlAndPchTrims_t_def
 
	mvues
;

36 }
	trlAndPchTrims_t
;

38 
	sacromCfig_s
 {

39 
ut16_t
 
	macc_f_hz
;

40 
ns_ign_e
 
	macc_ign
;

41 
ut8_t
 
	macc_hdwe
;

42 
ightDymicsTrims_t
 
	maccZo
;

43 
rlAndPchTrims_t
 
	macromTrims
;

44 }
	tacromCfig_t
;

46 
bo
 
accIn
(cڡ 
acromCfig_t
 *
acromCfig
, 
ut32_t
 
gyroSamgInvv
);

48 
accUpde
(
timeUs_t
 
cutTimeUs
, 
rlAndPchTrims_t
 *
rlAndPchTrims
);

49 
bo
 
isAc˿tiCibtiCome
();

51 
accSCibtiCyes
(
ut16_t
 
quedCibtiCyes
);

52 
RetRlAndPchTrims
(
rlAndPchTrims_t
 *
rlAndPchTrims
);

53 
tAc˿tiTrims
(
ightDymicsTrims_t
 *
ac˿tiTrimsToU
);

54 
tAc˿tiFr
(
ut16_t
 
lAccLpfCutHz
);

	@src/quad/sensors/barometer.h

1 #ide
__BAROMETER_H


2 
	#__BAROMETER_H


	)

5 
	mBARO_DEFAULT
 = 0,

6 
	mBARO_NONE
 = 1,

7 
	mBARO_BMP085
 = 2,

8 
	mBARO_MS5611
 = 3,

9 
	mBARO_BMP280
 = 4

10 }
	tboSs_e
;

	@src/quad/sensors/boardAlignment.c

2 
	~<dio.h
>

4 
	~<dbo.h
>

5 
	~"mhs.h
"

6 
	~"brdAlignmt.h
"

7 
	~"axis.h
"

8 
	~"ns.h
"

10 
bo
 
	gisSnddBrdAlignmt
 = 
ue
;

11 
	gbrdR٩i
[3][3];

14 
bo
 
	$isBrdAlignmtSndd
(cڡ 
brdAlignmt_t
 *
brdAlignmt
)

16  !
brdAlignmt
->
rlDeges
 && !brdAlignmt->
pchDeges
 && !brdAlignmt->
yawDeges
;

17 
	}
}

19 
	$BrdAlignmt
(cڡ 
brdAlignmt_t
 *
brdAlignmt
)

25 i(
	`isBrdAlignmtSndd
(
brdAlignmt
)) {

29 
isSnddBrdAlignmt
 = 
l
;

32 
_gs_t
 
r٩iAngs
;

33 
r٩iAngs
.
gs
.
rl
 = 
	`degesToRadns
(
brdAlignmt
->
rlDeges
);

34 
r٩iAngs
.
gs
.
pch
 = 
	`degesToRadns
(
brdAlignmt
->
pchDeges
);

35 
r٩iAngs
.
gs
.
yaw
 = 
	`degesToRadns
(
brdAlignmt
->
yawDeges
);

37 
	`budR٩iMrix
(&
r٩iAngs
, 
brdR٩i
);

46 
	}
}

48 
	$ignBrd
(
t32_t
 *
vec
)

50 
t32_t
 
x
 = 
vec
[
X
];

51 
t32_t
 
y
 = 
vec
[
Y
];

52 
t32_t
 
z
 = 
vec
[
Z
];

68 #i
	`defed
(
RzRyRx
)

79 
vec
[
X
] = 
	`̚tf
(
brdR٩i
[0][X] * 
x
 + brdR٩i[0][
Y
] * 
y
 + brdR٩i[0][
Z
] * 
z
);

80 
vec
[
Y
] = 
	`̚tf
(
brdR٩i
[1][
X
] * 
x
 + brdR٩i[1][Y] * 
y
 + brdR٩i[1][
Z
] * 
z
);

81 
vec
[
Z
] = 
	`̚tf
(
brdR٩i
[2][
X
] * 
x
 + brdR٩i[2][
Y
] * 
y
 + brdR٩i[2][Z] * 
z
);

94 
vec
[
X
] = 
	`̚tf
(
brdR٩i
[0][X] * 
x
 + brdR٩i[1][X] * 
y
 + brdR٩i[2][X] * 
z
);

95 
vec
[
Y
] = 
	`̚tf
(
brdR٩i
[0][Y] * 
x
 + brdR٩i[1][Y] * 
y
 + brdR٩i[2][Y] * 
z
);

96 
vec
[
Z
] = 
	`̚tf
(
brdR٩i
[0][Z] * 
x
 + brdR٩i[1][Z] * 
y
 + brdR٩i[2][Z] * 
z
);

103 
	}
}

106 
	$ignSss
(
t32_t
 *
de
, 
ut8_t
 
r٩i
)

108 cڡ 
t32_t
 
x
 = 
de
[
X
];

109 cڡ 
t32_t
 
y
 = 
de
[
Y
];

110 cڡ 
t32_t
 
z
 = 
de
[
Z
];

114 
r٩i
) {

116 
CW0_DEG
:

117 
de
[
X
] = 
x
;

118 
de
[
Y
] = 
y
;

119 
de
[
Z
] = 
z
;

122 
CW90_DEG
:

123 
de
[
X
] = 
y
;

124 
de
[
Y
] = -
x
;

125 
de
[
Z
] = 
z
;

128 
CW180_DEG
:

129 
de
[
X
] = -
x
;

130 
de
[
Y
] = -
y
;

131 
de
[
Z
] = 
z
;

134 
CW270_DEG
:

135 
de
[
X
] = -
y
;

136 
de
[
Y
] = 
x
;

137 
de
[
Z
] = 
z
;

140 
CW0_DEG_FLIP
:

141 
de
[
X
] = -
x
;

142 
de
[
Y
] = 
y
;

143 
de
[
Z
] = -
z
;

146 
CW90_DEG_FLIP
:

147 
de
[
X
] = 
y
;

148 
de
[
Y
] = 
x
;

149 
de
[
Z
] = -
z
;

152 
CW180_DEG_FLIP
:

153 
de
[
X
] = 
x
;

154 
de
[
Y
] = -
y
;

155 
de
[
Z
] = -
z
;

158 
CW270_DEG_FLIP
:

159 
de
[
X
] = -
y
;

160 
de
[
Y
] = -
x
;

161 
de
[
Z
] = -
z
;

165 i(!
isSnddBrdAlignmt
) {

166 
	`ignBrd
(
de
);

168 
	}
}

	@src/quad/sensors/boardAlignment.h

1 #ide
__BOARDALIGNMENT_H


2 
	#__BOARDALIGNMENT_H


	)

4 
	~<dt.h
>

6 
	sbrdAlignmt_s
 {

7 
t32_t
 
	mrlDeges
;

8 
t32_t
 
	mpchDeges
;

9 
t32_t
 
	myawDeges
;

10 }
	tbrdAlignmt_t
;

12 
BrdAlignmt
(cڡ 
brdAlignmt_t
 *
brdAlignmt
);

13 
ignSss
(
t32_t
 *
de
, 
ut8_t
 
r٩i
);

	@src/quad/sensors/compass.c

2 
	~"comss.h
"

3 
	~"comssDev.h
"

5 
mag_t
 
	gmag
;

	@src/quad/sensors/compass.h

1 #ide
__COMPASS_H


2 
	#__COMPASS_H


	)

4 
	~<dt.h
>

5 
	~"comssDev.h
"

6 
	~"axis.h
"

9 
	mMAG_DEFAULT
 = 0,

10 
	mMAG_NONE
 = 1,

11 
	mMAG_HMC5883
 = 2,

12 
	mMAG_AK8975
 = 3,

13 
	mMAG_AK8963
 = 4

14 }
	tmagSs_e
;

16 
	smag_s
 {

17 
magDev_t
 
	mdev
;

18 
t32_t
 
	mmagADC
[
XYZ_AXIS_COUNT
];

19 
	mmagticDei
;

20 }
	tmag_t
;

22 
mag_t
 
mag
;

	@src/quad/sensors/gyro.c

2 
	~<rg.h
>

3 
	~"gyro.h
"

4 
	~"exti.h
"

5 
	~"rg.h
"

6 
	~"accgyro_mpu6050.h
"

7 
	~"accgyro_i2c_mpu9250.h
"

8 
	~"accgyro_i_mpu9250.h
"

9 
	~"gyro_sync.h
"

10 
	~"nss.h
"

11 
	~"ruime_cfig.h
"

12 
	~"mhs.h
"

13 
	~"d.h
"

14 
	~"fr.h
"

15 
	~"brdAlignmt.h
"

17 
	~<dio.h
>

19 
gyro_t
 
	ggyro
;

22 
t32_t
 
	ggyroADC
[
XYZ_AXIS_COUNT
];

23 
t32_t
 
	ggyroZo
[
XYZ_AXIS_COUNT
] = { 0, 0, 0 };

25 
	gmtuDa
;

27 
ut16_t
 
	glibtgG
 = 0;

28 cڡ 
gyroCfig_t
 *
	ggyroCfig
;

30 
frAlyFnP
 
	gsoLpfFrAlyFn
;

31 *
	gsoLpfFr
[3];

32 
frAlyFnP
 
	gnchFr1AlyFn
;

33 *
	gnchFr1
[3];

34 
frAlyFnP
 
	gnchFr2AlyFn
;

35 *
	gnchFr2
[3];

37 cڡ 
extiCfig_t
 *
	$MPUIExtiCfig
()

39 #i
	`defed
(
MPU_INT_EXTI
)

40 cڡ 
extiCfig_t
 
mpuIExtiCfig
 = { .
g
 = 
	`IO_TAG
(
MPU_INT_EXTI
) };

41  &
mpuIExtiCfig
;

43 
	}
}

45 
bo
 
	$gyroDe
(
gyroDev_t
 *
dev
)

47 
gyroSs_e
 
gyroHdwe
 = 
GYRO_DEFAULT
;

49 
dev
->
gyroAlign
 = 
ALIGN_DEFAULT
;

51 
gyroHdwe
) {

52 
GYRO_DEFAULT
:

53 #ifde
USE_GYRO_MPU6050


54 
GYRO_MPU6050
:

55 i(
	`mpu6050GyroDe
(
dev
)) {

56 
gyroHdwe
 = 
GYRO_MPU6050
;

64 #ifde
USE_GYRO_I2C_MPU9250


65 
GYRO_MPU9250
:

67 i(
	`mpu9250I2CGyroDe
(
dev
)) {

68 
gyroHdwe
 = 
GYRO_MPU9250
;

76 #ifde
USE_GYRO_SPI_MPU9250


77 
GYRO_MPU9250
:

79 i(
	`mpu9250SpiGyroDe
(
dev
)) {

80 
gyroHdwe
 = 
GYRO_MPU9250
;

81 #ifde
GYRO_MPU9250_ALIGN


82 
dev
->
gyroAlign
 = 
GYRO_MPU9250_ALIGN
;

89 
gyroHdwe
 = 
GYRO_NONE
;

92 i(
gyroHdwe
 =
GYRO_NONE
) {

93  
l
;

97 
deedSss
[
SENSOR_INDEX_GYRO
] = 
gyroHdwe
;

99 
	`nsS
(
SENSOR_GYRO
);

101  
ue
;

102 
	}
}

104 
bo
 
	$gyroIn
(cڡ 
gyroCfig_t
 *
gyroCfigToU
)

106 
gyroCfig
 = 
gyroCfigToU
;

107 
	`memt
(&
gyro
, 0, (gyro));

109 #i
	`defed
(
USE_GYRO_MPU6050
|| defed(
USE_GYRO_I2C_MPU9250
|| defed(
USE_GYRO_SPI_MPU9250
)

110 
gyro
.
dev
.
mpuIExtiCfig
 = 
	`MPUIExtiCfig
();

111 
	`mpuDe
(&
gyro
.
dev
);

112 
mpuRet
 = 
gyro
.
dev
.
mpuCfiguti
.
t
;

115 i(!
	`gyroDe
(&
gyro
.
dev
)) {

117  
l
;

122 
deedSss
[
SENSOR_INDEX_GYRO
]) {

127 ((
gyroCfig_t
 *)
gyroCfig
)->
gyro_u_32khz
 = 
l
;

131 
GYRO_MPU9250
:

141 
gyro
.
rgLotime
 = 
	`gyroSSameRe
(&gyro.
dev
, 
gyroCfig
->
gyro_f
, gyroCfig->
gyro_sync_dom
, gyroCfig->
gyro_u_32khz
);

143 
gyro
.
dev
.
f
 = 
gyroCfig
->
gyro_f
;

144 
gyro
.
dev
.
	`
(&gyro.dev);

145 
gyro
.
dev
.
libtiFg
 = 
l
;

147 
	`gyroInFrs
();

148  
ue
;

149 
	}
}

151 
	$gyroInFrs
()

153 
biquadFr_t
 
gyroFrLPF
[
XYZ_AXIS_COUNT
];

154 
1Fr_t
 
gyroFrPt1
[
XYZ_AXIS_COUNT
];

156 
biquadFr_t
 
gyroFrNch_1
[
XYZ_AXIS_COUNT
];

157 
biquadFr_t
 
gyroFrNch_2
[
XYZ_AXIS_COUNT
];

159 
soLpfFrAlyFn
 = 
nuFrAly
;

160 
nchFr1AlyFn
 = 
nuFrAly
;

161 
nchFr2AlyFn
 = 
nuFrAly
;

169 
ut32_t
 
gyroFqucyNyqui
 = (1.0/ (
gyro
.
rgLotime
 * 0.000001f)) / 2;

172 i(
gyroCfig
->
gyro_so_f_hz
 && gyroCfig->gyro_so_f_hz <
gyroFqucyNyqui
) {

173 i(
gyroCfig
->
gyro_so_f_ty
 =
FILTER_BIQUAD
) {

174 
soLpfFrAlyFn
 = (
frAlyFnP
)
biquadFrAly
;

175 
axis
 = 0;xis < 3;xis++) {

176 
soLpfFr
[
axis
] = &
gyroFrLPF
[axis];

177 
	`biquadFrInLPF
(
soLpfFr
[
axis
], 
gyroCfig
->
gyro_so_f_hz
, 
gyro
.
rgLotime
);

179 }i(
gyroCfig
->
gyro_so_f_ty
 =
FILTER_PT1
) {

180 
soLpfFrAlyFn
 = (
frAlyFnP
)
1FrAly
;

181 cڡ 
gyroDt
 = ()
gyro
.
rgLotime
 * 0.000001f;

182 
axis
 = 0;xis < 3;xis++) {

183 
soLpfFr
[
axis
] = &
gyroFrPt1
[axis];

184 
	`1FrIn
(
soLpfFr
[
axis
], 
gyroCfig
->
gyro_so_f_hz
, 
gyroDt
);

192 i(
gyroCfig
->
gyro_so_nch_hz_1
 && gyroCfig->gyro_so_nch_hz_1 <
gyroFqucyNyqui
) {

193 
nchFr1AlyFn
 = (
frAlyFnP
)
biquadFrAly
;

194 cڡ 
gyroSoNchQ1
 = 
	`frGNchQ
(
gyroCfig
->
gyro_so_nch_hz_1
, gyroCfig->
gyro_so_nch_cutoff_1
);

195 
axis
 = 0;xis < 3;xis++) {

196 
nchFr1
[
axis
] = &
gyroFrNch_1
[axis];

197 
	`biquadFrIn
(
nchFr1
[
axis
], 
gyroCfig
->
gyro_so_nch_hz_1
, 
gyro
.
rgLotime
, 
gyroSoNchQ1
, 
FILTER_NOTCH
);

202 i(
gyroCfig
->
gyro_so_nch_hz_2
 && gyroCfig->gyro_so_nch_hz_2 <
gyroFqucyNyqui
) {

203 
nchFr2AlyFn
 = (
frAlyFnP
)
biquadFrAly
;

204 cڡ 
gyroSoNchQ2
 = 
	`frGNchQ
(
gyroCfig
->
gyro_so_nch_hz_2
, gyroCfig->
gyro_so_nch_cutoff_2
);

205 
axis
 = 0;xis < 3;xis++) {

206 
nchFr2
[
axis
] = &
gyroFrNch_2
[axis];

207 
	`biquadFrIn
(
nchFr2
[
axis
], 
gyroCfig
->
gyro_so_nch_hz_2
, 
gyro
.
rgLotime
, 
gyroSoNchQ2
, 
FILTER_NOTCH
);

210 
	}
}

212 
bo
 
	$isGyroCibtiCome
()

214  
libtgG
 == 0;

215 
	}
}

217 
ut16_t
 
	$gyroCcuϋCibtgCyes
()

228  (
CALIBRATING_GYRO_CYCLES
 / 
gyro
.
rgLotime
) * CALIBRATING_GYRO_CYCLES;

229 
	}
}

231 
bo
 
	$isOnFGyroCibtiCye
()

233  
libtgG
 =
	`gyroCcuϋCibtgCyes
();

234 
	}
}

236 
bo
 
	$isOnFGyroCibtiCye
()

238  
libtgG
 == 1;

239 
	}
}

241 
	$gyroSCibtiCyes
()

243 
libtgG
 = 
	`gyroCcuϋCibtgCyes
();

244 
	}
}

246 
	$rfmGyroCibti
(
ut8_t
 
gyroMovemtCibtiThshd
)

248 
t32_t
 
g
[3];

249 
dev_t
 
v
[3];

251 
axis
 = 0;xis < 3;xis++) {

254 i(
	`isOnFGyroCibtiCye
()) {

256 
g
[
axis
] = 0;

257 
	`devCˬ
(&
v
[
axis
]);

261 
g
[
axis
] +
gyroADC
[axis];

262 
	`devPush
(&
v
[
axis
], 
gyroADC
[axis]);

266 
gyroADC
[
axis
] = 0;

267 
gyroZo
[
axis
] = 0;

270 i(
	`isOnFGyroCibtiCye
()) {

271 
dev
 = 
	`devSnddDevti
(&
v
[
axis
]);

274 i(
gyroMovemtCibtiThshd
 && 
dev
 > gyroMovementCalibrationThreshold) {

275 
	`gyroSCibtiCyes
();

279 
gyroZo
[
axis
] = (
g
[axis] + (
	`gyroCcuϋCibtgCyes
() / 2)) / gyroCalculateCalibratingCycles();

284 i(
	`isOnFGyroCibtiCye
()) {

287 
LED3_OFF
;

290 
libtgG
--;

291 
	}
}

293 
	$gyroUpde
(
timeUs_t
 
cutTimeUs
)

298 i(
gyro
.
dev
.
upde
) {

303 i(!
gyro
.
dev
.
	`ad
(&gyro.dev)) {

308 i(!
gyro
.
dev
.
	`adTemtu
(&gyro.dev)) {

312 
mtuDa
 = ((
gyro
.
dev
.
mtuRaw
) / 333.87 + 21.0;

314 
gyro
.
dev
.
daRdy
 = 
l
;

317 
gyroADC
[
X
] = 
gyro
.
dev
.
gyroADCRaw
[X];

318 
gyroADC
[
Y
] = 
gyro
.
dev
.
gyroADCRaw
[Y];

319 
gyroADC
[
Z
] = 
gyro
.
dev
.
gyroADCRaw
[Z];

322 
	`ignSss
(
gyroADC
, 
gyro
.
dev
.
gyroAlign
);

326 cڡ 
bo
 
libtiCome
 = 
	`isGyroCibtiCome
();

328 i(
libtiCome
) {

331 
gyro
.
dev
.
libtiFg
 = 
ue
;

332 
LED4_ON
;

334 #i
	`defed
(
GYRO_USES_SPI
&& defed(
USE_MPU_DATA_READY_SIGNAL
)

344 
LED4_OFF
;

345 
	`rfmGyroCibti
(
gyroCfig
->
gyroMovemtCibtiThshd
);

355 
axis
 = 0;xi< 
XYZ_AXIS_COUNT
;xis++) {

357 
gyroADC
[
axis
] -
gyroZo
[axis];

364 
gyroADCf
 = ()
gyroADC
[
axis
] * 
gyro
.
dev
.
s
;

367 
gyroADCf
 = 
	`soLpfFrAlyFn
(
soLpfFr
[
axis
], gyroADCf);

370 
gyroADCf
 = 
	`nchFr1AlyFn
(
nchFr1
[
axis
], gyroADCf);

373 
gyroADCf
 = 
	`nchFr2AlyFn
(
nchFr2
[
axis
], gyroADCf);

376 
gyro
.
gyroADCf
[
axis
] = gyroADCf;

383 i(!
libtiCome
) {

384 
gyroADC
[
X
] = 
	`̚tf
(
gyro
.
gyroADCf
[X] / gyro.
dev
.
s
);

385 
gyroADC
[
Y
] = 
	`̚tf
(
gyro
.
gyroADCf
[Y] / gyro.
dev
.
s
);

386 
gyroADC
[
Z
] = 
	`̚tf
(
gyro
.
gyroADCf
[Z] / gyro.
dev
.
s
);

388 
	}
}

	@src/quad/sensors/gyro.h

1 #ide
__GYRO_H


2 
	#__GYRO_H


	)

4 
	~<dt.h
>

5 
	~<dbo.h
>

6 
	~"ns.h
"

7 
	~"axis.h
"

8 
	~"accgyro.h
"

9 
	~"time.h
"

12 
	mGYRO_NONE
 = 0,

13 
	mGYRO_DEFAULT
,

14 
	mGYRO_MPU6050
,

15 
	mGYRO_MPU9250
,

16 
	mGYRO_FAKE


17 }
	tgyroSs_e
;

19 
	sgyroCfig_s
 {

20 
ns_ign_e
 
	mgyro_ign
;

21 
ut8_t
 
	mgyroMovemtCibtiThshd
;

22 
ut8_t
 
	mgyro_sync_dom
;

23 
ut8_t
 
	mgyro_f
;

24 
ut8_t
 
	mgyro_so_f_ty
;

25 
ut8_t
 
	mgyro_so_f_hz
;

26 
bo
 
	mgyro_i_upde
;

27 
bo
 
	mgyro_u_32khz
;

28 
ut16_t
 
	mgyro_so_nch_hz_1
;

29 
ut16_t
 
	mgyro_so_nch_cutoff_1
;

30 
ut16_t
 
	mgyro_so_nch_hz_2
;

31 
ut16_t
 
	mgyro_so_nch_cutoff_2
;

32 }
	tgyroCfig_t
;

34 
	sgyro_s
 {

35 
gyroDev_t
 
	mdev
;

36 
ut32_t
 
	mrgLotime
;

37 
	mgyroADCf
[
XYZ_AXIS_COUNT
];

38 }
	tgyro_t
;

40 
gyro_t
 
gyro
;

41 
mtuDa
;

44 
bo
 
gyroIn
(cڡ 
gyroCfig_t
 *
gyroCfigToU
);

45 
gyroSCibtiCyes
();

46 
bo
 
isGyroCibtiCome
();

47 
gyroInFrs
();

49 
gyroUpde
(
timeUs_t
 
cutTimeUs
);

	@src/quad/sensors/initialisation.c

2 
	~<dio.h
>

4 
	~"liti.h
"

7 
	~"nss.h
"

8 
	~"rg.h
"

9 
	~"ruime_cfig.h
"

10 
	~"uɿsound.h
"

12 
ut8_t
 
	gdeedSss
[
SENSOR_INDEX_COUNT
] = { 
GYRO_NONE
, 
ACC_NONE
, 
BARO_NONE
, 
MAG_NONE
 };

14 #ifde
ULTRASOUND


15 
bo
 
	$uɿsoundDe
()

17 i(
	`u
(
FEATURE_ULTRASOUND
)) {

18 
	`nsS
(
SENSOR_ULTRASOUND
);

19  
ue
;

22  
l
;

23 
	}
}

26 
bo
 
	$nssAutode
(cڡ 
gyroCfig_t
 *
gyroCfig
, cڡ 
acromCfig_t
 *
acromCfig
, cڡ 
uɿsoundCfig_t
 *
uɿsoundCfig
)

29 i(!
	`gyroIn
(
gyroCfig
)) {

30  
l
;

33 #i
	`defed
(
F450_QUAD_30A_1000KVMOTOR
)

35 
gyro
.
rgLotime
 = 1000;

41 
	`accIn
(
acromCfig
, 
gyro
.
rgLotime
);

43 i(
gyroCfig
->
gyro_ign
 !
ALIGN_DEFAULT
) {

44 
gyro
.
dev
.
gyroAlign
 = 
gyroCfig
->
gyro_ign
;

47 i(
acromCfig
->
acc_ign
 !
ALIGN_DEFAULT
) {

48 
acc
.
dev
.
accAlign
 = 
acromCfig
->
acc_ign
;

56 #ifde
ULTRASOUND


57 i(
	`uɿsoundDe
()) {

58 
	`uɿsoundIn
(
uɿsoundCfig
);

62  
ue
;

63 
	}
}

	@src/quad/sensors/initialisation.h

1 #ide
__INITIALISATION_H


2 
	#__INITIALISATION_H


	)

4 
	~<dbo.h
>

5 
	~"gyro.h
"

6 
	~"ac˿ti.h
"

7 
	~"bom.h
"

8 
	~"comss.h
"

9 
	~"uɿsound_hc04.h
"

11 
bo
 
nssAutode
(cڡ 
gyroCfig_t
 *
gyroCfig
, cڡ 
acromCfig_t
 *
acromCfig
, cڡ 
uɿsoundCfig_t
 *
uɿsoundCfig
);

	@src/quad/sensors/sensors.h

1 #ide
__SENSORS_H


2 
	#__SENSORS_H


	)

4 
	~<dt.h
>

7 
	mSENSOR_INDEX_GYRO
 = 0,

8 
	mSENSOR_INDEX_ACC
,

9 
	mSENSOR_INDEX_BARO
,

10 
	mSENSOR_INDEX_MAG
,

11 
	mSENSOR_INDEX_COUNT


12 }
	tnsIndex_e
;

14 
ut8_t
 
deedSss
[
SENSOR_INDEX_COUNT
];

17 
	mSENSOR_GYRO
 = 1 << 0,

18 
	mSENSOR_ACC
 = 1 << 1,

19 
	mSENSOR_BARO
 = 1 << 2,

20 
	mSENSOR_MAG
 = 1 << 3,

21 
	mSENSOR_ULTRASOUND
 = 1 << 4,

22 
	mSENSOR_GPS
 = 1 << 5,

23 
	mSENSOR_GPSMAG
 = 1 << 6

24 }
	tnss_e
;

26 
	st16_ightDymicsTrims_s
 {

27 
t16_t
 
	mrl
;

28 
t16_t
 
	mpch
;

29 
t16_t
 
	myaw
;

30 }
	tightDymicsTrims_def_t
;

32 
	uightDymicsTrims_u
 {

33 
t16_t
 
	mw
[3];

34 
ightDymicsTrims_def_t
 
	mvues
;

35 }
	tightDymicsTrims_t
;

38 
	#CALIBRATING_GYRO_CYCLES
 1000

	)

39 
	#CALIBRATING_ACC_CYCLES
 400

	)

40 
	#CALIBRATING_BARO_CYCLES
 200

41 

	)

	@src/quad/sensors/ultrasound.c

2 
	~<dio.h
>

3 
	~"rg.h
"

4 
	~"nss.h
"

5 
	~"ruime_cfig.h
"

7 #ifde
ULTRASOUND


9 
	~"uɿsound.h
"

11 
t16_t
 
	guɿsoundMaxRgeCm
;

13 
	$uɿsoundIn
(cڡ 
uɿsoundCfig_t
 *
uɿsoundCfig
)

15 
uɿsoundRge_t
 
uɿsoundRge
;

17 
	`hc04_
(
uɿsoundCfig
, &
uɿsoundRge
);

19 
	`nsS
(
SENSOR_ULTRASOUND
);

21 
uɿsoundMaxRgeCm
 = 
uɿsoundRge
.
maxRgeCm
;

22 
	}
}

24 
	$uɿsound1Upde
(
timeUs_t
 
cutTimeUs
)

26 
	`UNUSED
(
cutTimeUs
);

27 
	`hc04_uɿsound1_t_qu
();

29 
	}
}

31 
	$uɿsound2Upde
(
timeUs_t
 
cutTimeUs
)

33 
	`UNUSED
(
cutTimeUs
);

34 
	`hc04_uɿsound2_t_qu
();

36 
	}
}

38 
	$uɿsound3Upde
(
timeUs_t
 
cutTimeUs
)

40 
	`UNUSED
(
cutTimeUs
);

41 
	`hc04_uɿsound3_t_qu
();

43 
	}
}

45 
	$uɿsound4Upde
(
timeUs_t
 
cutTimeUs
)

47 
	`UNUSED
(
cutTimeUs
);

48 
	`hc04_uɿsound4_t_qu
();

50 
	}
}

52 
	$uɿsound5Upde
(
timeUs_t
 
cutTimeUs
)

54 
	`UNUSED
(
cutTimeUs
);

55 
	`hc04_uɿsound5_t_qu
();

57 
	}
}

59 
	$uɿsound6Upde
(
timeUs_t
 
cutTimeUs
)

61 
	`UNUSED
(
cutTimeUs
);

62 
	`hc04_uɿsound6_t_qu
();

64 
	}
}

67 
t32_t
 
	$uɿsound1Rd
()

69 
t32_t
 
di
 = 
	`hc04_uɿsound1_g_di
();

71 i(
di
 > 
HCSR04_MAX_RANGE_CM
) {

72 
di
 = 
ULTRASOUND_OUT_OF_RANGE
;

76  
di
;

77 
	}
}

80 
t32_t
 
	$uɿsound2Rd
()

82 
t32_t
 
di
 = 
	`hc04_uɿsound2_g_di
();

84 i(
di
 > 
HCSR04_MAX_RANGE_CM
) {

85 
di
 = 
ULTRASOUND_OUT_OF_RANGE
;

89  
di
;

90 
	}
}

93 
t32_t
 
	$uɿsound3Rd
()

95 
t32_t
 
di
 = 
	`hc04_uɿsound3_g_di
();

97 i(
di
 > 
HCSR04_MAX_RANGE_CM
) {

98 
di
 = 
ULTRASOUND_OUT_OF_RANGE
;

102  
di
;

103 
	}
}

106 
t32_t
 
	$uɿsound4Rd
()

108 
t32_t
 
di
 = 
	`hc04_uɿsound4_g_di
();

110 i(
di
 > 
HCSR04_MAX_RANGE_CM
) {

111 
di
 = 
ULTRASOUND_OUT_OF_RANGE
;

115  
di
;

116 
	}
}

119 
t32_t
 
	$uɿsound5Rd
()

121 
t32_t
 
di
 = 
	`hc04_uɿsound5_g_di
();

123 i(
di
 > 
HCSR04_MAX_RANGE_CM
) {

124 
di
 = 
ULTRASOUND_OUT_OF_RANGE
;

128  
di
;

129 
	}
}

132 
t32_t
 
	$uɿsound6Rd
()

134 
t32_t
 
di
 = 
	`hc04_uɿsound6_g_di
();

136 i(
di
 > 
HCSR04_MAX_RANGE_CM
) {

137 
di
 = 
ULTRASOUND_OUT_OF_RANGE
;

141  
di
;

142 
	}
}

	@src/quad/sensors/ultrasound.h

1 #ide
__ULTRASOUND_H


2 
	#__ULTRASOUND_H


	)

4 
	~"uɿsound_hc04.h
"

5 
	~"time.h
"

7 
	#ULTRASOUND_OUT_OF_RANGE
 (-1)

	)

9 
uɿsoundIn
(cڡ 
uɿsoundCfig_t
 *
uɿsoundCfig
);

11 
uɿsound1Upde
(
timeUs_t
 
cutTimeUs
);

12 
uɿsound2Upde
(
timeUs_t
 
cutTimeUs
);

13 
uɿsound3Upde
(
timeUs_t
 
cutTimeUs
);

14 
uɿsound4Upde
(
timeUs_t
 
cutTimeUs
);

15 
uɿsound5Upde
(
timeUs_t
 
cutTimeUs
);

16 
uɿsound6Upde
(
timeUs_t
 
cutTimeUs
);

18 
t32_t
 
uɿsound1Rd
();

19 
t32_t
 
uɿsound2Rd
();

20 
t32_t
 
uɿsound3Rd
();

21 
t32_t
 
uɿsound4Rd
();

22 
t32_t
 
uɿsound5Rd
();

23 
t32_t
 
uɿsound6Rd
();

	@src/quad/target/1-RCC/main.c

2 
	~"m32f4xx.h
"

3 
	~"m32f4xx_rcc.h
"

4 
	~"m32f4xx_ash.h
"

5 
	~"syem_m32f4xx.h
"

7 
RCC_ClocksTyDef
 
	gRCC_Clocks
;

8 
ut8_t
 
	gSYSCLKSour
;

9 
ut32_t
 
	gPLLCFGRV
;

11 
SSysClock
();

13 
	$ma
()

15 
	`SSysClock
();

17 
	`RCC_GClocksFq
(&
RCC_Clocks
);

18 
SYSCLKSour
 = 
	`RCC_GSYSCLKSour
();

24 
	}
}

	@src/quad/target/1-RCC/stm32f4xx_it.c

39 
	~"m32f4xx_.h
"

65 
	$NMI_Hdr
()

67 
	}
}

74 
	$HdFau_Hdr
()

80 
	}
}

87 
	$MemMage_Hdr
()

93 
	}
}

100 
	$BusFau_Hdr
()

106 
	}
}

113 
	$UgeFau_Hdr
()

119 
	}
}

126 
	$SVC_Hdr
()

128 
	}
}

135 
	$DebugM_Hdr
()

137 
	}
}

144 
	$PdSV_Hdr
()

146 
	}
}

153 
	$SysTick_Hdr
()

155 
	}
}

	@src/quad/target/1-RCC/stm32f4xx_it.h

37 #ide
__STM32F4xx_IT_H


38 
	#__STM32F4xx_IT_H


	)

40 #ifde
__lulus


50 
NMI_Hdr
();

51 
HdFau_Hdr
();

52 
MemMage_Hdr
();

53 
BusFau_Hdr
();

54 
UgeFau_Hdr
();

55 
SVC_Hdr
();

56 
DebugM_Hdr
();

57 
PdSV_Hdr
();

58 
SysTick_Hdr
();

59 #ifde
__lulus


	@src/quad/target/1-RCC/system_stm32f4xx.c

317 
	~"m32f4xx.h
"

318 
	~"syem_m32f4xx.h
"

320 
ut32_t
 
	gh_vue
 = 
HSE_VALUE
;

341 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

345 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

352 
	#VECT_TAB_OFFSET
 0x00

	)

357 #i
defed
(
TARGET_XTAL_MHZ
)

358 
	#PLL_M
 
TARGET_XTAL_MHZ


	)

360 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F469_479xx
)

361 
	#PLL_M
 8

	)

362 #i
defed
 (
STM32F446xx
)

363 
	#PLL_M
 8

	)

364 #i
defed
 (
STM32F410xx
|| defed (
STM32F411xE
)

365 
	#PLL_M
 8

	)

370 #i
defed
(
STM32F446xx
)

372 
	#PLL_R
 7

	)

375 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

376 
	#PLL_N
 360

	)

378 
	#PLL_P
 2

	)

380 
	#PLL_Q
 7

	)

383 #i
defed
 (
STM32F40_41xxx
)

384 
	#PLL_N
 336

	)

386 
	#PLL_P
 2

	)

388 
	#PLL_Q
 7

	)

391 #i
defed
(
STM32F401xx
)

392 
	#PLL_N
 336

	)

394 
	#PLL_P
 4

	)

396 
	#PLL_Q
 7

	)

399 #i
defed
(
STM32F410xx
|| defed(
STM32F411xE
)

400 
	#PLL_N
 400

	)

403 
	#PLL_P
 4

	)

405 
	#PLL_Q
 8

	)

426 
ut32_t
 
	gSyemCeClock
 = (
PLL_N
 / 
PLL_P
) * 1000000;

428 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

438 
SSysClock
();

440 #i
defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

441 
SyemIn_ExtMemC
();

459 
	$SyemIn
()

462 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

463 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

467 
RCC
->
CR
 |(
ut32_t
)0x00000001;

470 
RCC
->
CFGR
 = 0x00000000;

473 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

476 
RCC
->
PLLCFGR
 = 0x24003010;

479 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

482 
RCC
->
CIR
 = 0x00000000;

484 #i
	`defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

485 
	`SyemIn_ExtMemC
();

493 #ifde
VECT_TAB_SRAM


494 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

496 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

498 
	}
}

536 
	$SyemCeClockUpde
()

538 
ut32_t
 
tmp
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

539 #i
	`defed
(
STM32F446xx
)

540 
ut32_t
 

 = 2;

543 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

545 
tmp
)

548 
SyemCeClock
 = 
HSI_VALUE
;

551 
SyemCeClock
 = 
HSE_VALUE
;

557 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

558 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

560 i(
lsour
 != 0)

563 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

568 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

571 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

572 
SyemCeClock
 = 
lvco
/

;

574 #i
	`defed
(
STM32F446xx
)

579 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

580 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

581 i(
lsour
 != 0)

584 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

589 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

592 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

593 
SyemCeClock
 = 
lvco
/

;

597 
SyemCeClock
 = 
HSI_VALUE
;

602 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

604 
SyemCeClock
 >>
tmp
;

605 
	}
}

615 
	$SSysClock
()

620 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

623 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

628 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

629 
SUpCou
++;

630 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

632 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

634 
HSEStus
 = (
ut32_t
)0x01;

638 
HSEStus
 = (
ut32_t
)0x00;

641 i(
HSEStus
 =(
ut32_t
)0x01)

644 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

645 
PWR
->
CR
 |
PWR_CR_VOS
;

648 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

650 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

652 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

655 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

658 #i
	`defed
(
STM32F401xx
)

660 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

663 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

666 #i
	`defed
(
STM32F410xx
|| defed(
STM32F411xE
)

668 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

671 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

674 #i
	`defed
(
STM32F446xx
)

676 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

677 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24| (
PLL_R
 << 28);

680 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

681 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24);

685 
RCC
->
CR
 |
RCC_CR_PLLON
;

688 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

692 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

694 
PWR
->
CR
 |
PWR_CR_ODEN
;

695 (
PWR
->
CSR
 & 
PWR_CSR_ODRDY
) == 0)

698 
PWR
->
CR
 |
PWR_CR_ODSWEN
;

699 (
PWR
->
CSR
 & 
PWR_CSR_ODSWRDY
) == 0)

704 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

706 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

709 #i
	`defed
(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
)

711 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

715 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

716 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

719 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

727 
	}
}

735 #ifde
DATA_IN_ExtSRAM


744 
	$SyemIn_ExtMemC
()

767 
RCC
->
AHB1ENR
 |= 0x00000078;

770 
GPIOD
->
AFR
[0] = 0x00cc00cc;

771 
GPIOD
->
AFR
[1] = 0xcccccccc;

773 
GPIOD
->
MODER
 = 0xaaaa0a0a;

775 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

777 
GPIOD
->
OTYPER
 = 0x00000000;

779 
GPIOD
->
PUPDR
 = 0x00000000;

782 
GPIOE
->
AFR
[0] = 0xcccccccc;

783 
GPIOE
->
AFR
[1] = 0xcccccccc;

785 
GPIOE
->
MODER
 = 0xaaaaaaaa;

787 
GPIOE
->
OSPEEDR
 = 0xffffffff;

789 
GPIOE
->
OTYPER
 = 0x00000000;

791 
GPIOE
->
PUPDR
 = 0x00000000;

794 
GPIOF
->
AFR
[0] = 0x00cccccc;

795 
GPIOF
->
AFR
[1] = 0xcccc0000;

797 
GPIOF
->
MODER
 = 0xaa000aaa;

799 
GPIOF
->
OSPEEDR
 = 0xff000fff;

801 
GPIOF
->
OTYPER
 = 0x00000000;

803 
GPIOF
->
PUPDR
 = 0x00000000;

806 
GPIOG
->
AFR
[0] = 0x00cccccc;

807 
GPIOG
->
AFR
[1] = 0x000000c0;

809 
GPIOG
->
MODER
 = 0x00080aaa;

811 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

813 
GPIOG
->
OTYPER
 = 0x00000000;

815 
GPIOG
->
PUPDR
 = 0x00000000;

819 
RCC
->
AHB3ENR
 |= 0x00000001;

821 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

823 
FMC_Bk1
->
BTCR
[2] = 0x00001011;

824 
FMC_Bk1
->
BTCR
[3] = 0x00000201;

825 
FMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

828 #i
	`defed
(
STM32F40_41xxx
)

830 
FSMC_Bk1
->
BTCR
[2] = 0x00001011;

831 
FSMC_Bk1
->
BTCR
[3] = 0x00000201;

832 
FSMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

889 
	}
}

892 #ifde
DATA_IN_ExtSDRAM


901 
	$SyemIn_ExtMemC
()

903 
ut32_t
 
tmeg
 = 0, 
timeout
 = 0xFFFF;

904 
ut32_t
 
dex
;

908 
RCC
->
AHB1ENR
 |= 0x000001FC;

911 
GPIOC
->
AFR
[0] = 0x0000000c;

912 
GPIOC
->
AFR
[1] = 0x00007700;

914 
GPIOC
->
MODER
 = 0x00a00002;

916 
GPIOC
->
OSPEEDR
 = 0x00a00002;

918 
GPIOC
->
OTYPER
 = 0x00000000;

920 
GPIOC
->
PUPDR
 = 0x00500000;

923 
GPIOD
->
AFR
[0] = 0x000000CC;

924 
GPIOD
->
AFR
[1] = 0xCC000CCC;

926 
GPIOD
->
MODER
 = 0xA02A000A;

928 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

930 
GPIOD
->
OTYPER
 = 0x00000000;

932 
GPIOD
->
PUPDR
 = 0x00000000;

935 
GPIOE
->
AFR
[0] = 0xC00000CC;

936 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

938 
GPIOE
->
MODER
 = 0xAAAA800A;

940 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

942 
GPIOE
->
OTYPER
 = 0x00000000;

944 
GPIOE
->
PUPDR
 = 0x00000000;

947 
GPIOF
->
AFR
[0] = 0xcccccccc;

948 
GPIOF
->
AFR
[1] = 0xcccccccc;

950 
GPIOF
->
MODER
 = 0xAA800AAA;

952 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

954 
GPIOF
->
OTYPER
 = 0x00000000;

956 
GPIOF
->
PUPDR
 = 0x00000000;

959 
GPIOG
->
AFR
[0] = 0xcccccccc;

960 
GPIOG
->
AFR
[1] = 0xcccccccc;

962 
GPIOG
->
MODER
 = 0xaaaaaaaa;

964 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

966 
GPIOG
->
OTYPER
 = 0x00000000;

968 
GPIOG
->
PUPDR
 = 0x00000000;

971 
GPIOH
->
AFR
[0] = 0x00C0CC00;

972 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

974 
GPIOH
->
MODER
 = 0xAAAA08A0;

976 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

978 
GPIOH
->
OTYPER
 = 0x00000000;

980 
GPIOH
->
PUPDR
 = 0x00000000;

983 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

984 
GPIOI
->
AFR
[1] = 0x00000CC0;

986 
GPIOI
->
MODER
 = 0x0028AAAA;

988 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

990 
GPIOI
->
OTYPER
 = 0x00000000;

992 
GPIOI
->
PUPDR
 = 0x00000000;

996 
RCC
->
AHB3ENR
 |= 0x00000001;

999 
FMC_Bk5_6
->
SDCR
[0] = 0x000039D0;

1000 
FMC_Bk5_6
->
SDTR
[0] = 0x01115351;

1004 
FMC_Bk5_6
->
SDCMR
 = 0x00000011;

1005 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1006 (
tmeg
 !0& (
timeout
-- > 0))

1008 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1012 
dex
 = 0; index<1000; index++);

1015 
FMC_Bk5_6
->
SDCMR
 = 0x00000012;

1016 
timeout
 = 0xFFFF;

1017 (
tmeg
 !0& (
timeout
-- > 0))

1019 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1023 
FMC_Bk5_6
->
SDCMR
 = 0x00000073;

1024 
timeout
 = 0xFFFF;

1025 (
tmeg
 !0& (
timeout
-- > 0))

1027 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1031 
FMC_Bk5_6
->
SDCMR
 = 0x00046014;

1032 
timeout
 = 0xFFFF;

1033 (
tmeg
 !0& (
timeout
-- > 0))

1035 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1039 
tmeg
 = 
FMC_Bk5_6
->
SDRTR
;

1040 
FMC_Bk5_6
->
SDRTR
 = (
tmeg
 | (0x0000027C<<1));

1043 
tmeg
 = 
FMC_Bk5_6
->
SDCR
[0];

1044 
FMC_Bk5_6
->
SDCR
[0] = (
tmeg
 & 0xFFFFFDFF);

1070 
	}
}

	@src/quad/target/1-RCC/system_stm32f4xx.h

28 #ide
__SYSTEM_STM32F4XX_H


29 
	#__SYSTEM_STM32F4XX_H


	)

31 #ifde
__lulus


35 
ut32_t
 
SyemCeClock
;

36 
SyemIn
();

37 
SyemCeClockUpde
();

39 #ifde
__lulus


	@src/quad/target/10-SDCARD/common.h

1 #ide
__COMMON_H


2 
	#__COMMON_H


	)

4 
	~"m32f4xx.h
"

5 
	~"rx.h
"

6 
	~"debug.h
"

8 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

9 
	#DEFAULT_AUX_CHANNEL_COUNT
 
MAX_AUX_CHANNEL_COUNT


10 #

	)

11 
	#DEFAULT_AUX_CHANNEL_COUNT
 6

	)

14 
	#DEBUG_MODE
 
DEBUG_NONE


	)

	@src/quad/target/10-SDCARD/main.c

2 
	~"syem_m32f4xx.h
"

3 
	~"m32f4xx_rcc.h
"

4 
	~"m32f4xx_gpio.h
"

5 
	~"misc.h
"

6 
	~"nvic.h
"

7 
	~"syem.h
"

8 
	~"d.h
"

9 
	~"sound_br.h
"

10 
	~"cfig.h
"

11 
	~"cfigMa.h
"

12 
	~"cfig_om.h
"

13 
	~"exti.h
"

14 
	~"bu.h
"

15 
	~"rl.h
"

18 
	~"gps.h
"

19 
	~"rxSl1Te.h
"

20 
	~"rxSl3Te.h
"

21 
	~"rxSl6Te.h
"

22 
	~<dio.h
>

23 
	~"bus_i2c.h
"

24 
	~"bbd_i2c_so.h
"

25 
	~"bus_i.h
"

26 
	~"liti.h
"

27 
	~"accgyro_i_mpu9250.h
"

28 
	~"gyro.h
"

29 
	~"ac˿ti.h
"

30 
	~"mhs.h
"

34 
	~"mpu9250_so_i2c.h
"

38 
	~"pwm_ouut.h
"

39 
	~"rx_pwm.h
"

40 
	~"rx.h
"

41 
	~"u.h
"

43 
	~"time.h
"

44 
	~"fc_ce.h
"

45 
	~"fc_sks.h
"

47 
	~"mix.h
"

49 
	~"debug.h
"

51 
	~"sdrd.h
"

52 
	~"asynctfs.h
"

54 
	~"bckbox.h
"

55 
	~"bckbox_io.h
"

79 
	mSYSTEM_STATE_INITIALISING
 = 0,

80 
	mSYSTEM_STATE_CONFIG_LOADED
 = (1 << 0),

81 
	mSYSTEM_STATE_SENSORS_READY
 = (1 << 1),

82 
	mSYSTEM_STATE_MOTORS_READY
 = (1 << 2),

83 
	mSYSTEM_STATE_TRANSPONDER_ENABLED
 = (1 << 3),

84 
	mSYSTEM_STATE_ALL_READY
 = (1 << 7)

85 }
	tsyemS_e
;

89 
ut8_t
 
	gsyemS
 = 
SYSTEM_STATE_INITIALISING
;

93 
syemIn
();

103 
	s__FILE


105 
	mdummy
;

108 
FILE
 
	g__dout
;

110 
	$utc
(
ch
, 
FILE
 *
f
)

115 
	`rxSl3TeWre
(
ch
);

119  
ch
;

122 
	}
}

124 #ifde
__GNUC__


125 
	#PUTCHAR_PROTOTYPE
 
	`__io_putch
(
ch
)

	)

127 
	#PUTCHAR_PROTOTYPE
 
	`utc
(
ch
, 
FILE
 *
f
)

	)

130 
	gPUTCHAR_PROTOTYPE


132 
rxSl3TeWre
(
ch
);

133  
	gch
;

146 
ut8_t
 
mCڌEb
;

148 
	$ma
()

152 
	`syemIn
();

155 
	`IOGlobIn
();

158 
	`EEPROM
();

161 
	`checkEEPROMCڏsVidDa
();

164 
	`rlIn
(
	`SlCfig
());

168 
	`rxSl3TeIn
();

179 
	`adEEPROM
();

216 
syemS
 |
SYSTEM_STATE_CONFIG_LOADED
;

218 
debugMode
 = 
maCfig
.
debug_mode
;

225 
	`tchAiveFtus
();

229 
	`LedIn
(
	`LedStusCfig
());

232 
	`EXTIIn
();

235 
	`day
(100);

253 
	`timIn
();

256 #i
	`defed
(
USE_LEDTIMER
)

258 
ut16_t
 
idPul
 = 0;

261 
ut32_t
 
KhzGa
 = 500;

264 
	`dTimKhzIn
(
	`LedTimCfig
(), 
idPul
, 
LED_NUMBER
, 
KhzGa
);

266 
TIM_ARR
 = 10 * 
KhzGa
;

270 
dDutyCye
[0] = 
TIM_ARR
 * 0.75;

271 
dDutyCye
[1] = 
TIM_ARR
 * 0.50;

272 
dDutyCye
[2] = 
TIM_ARR
 * 0.25;

273 
dDutyCye
[3] = 
TIM_ARR
 * 0.20;

275 
i
 = 0; i < 
LED_NUMBER
; i++) {

276 
	`pwmWreLed
(
i
, 
dDutyCye
[i]);

284 
	`mixIn
(
	`MixCfig
()->
mixMode
, 
maCfig
.
cuomMMix
);

287 
	`mixCfigutiOuut
();

289 
ut16_t
 
bldcMidPul
 = 
	`MCfig
()->
mcommd
;

290 
	`mIn
(
	`MCfig
(), 
bldcMidPul
, 
	`gMCou
());

292 #i
	`defed
(
USE_PWM
)

294 i(
	`u
(
FEATURE_RX_PARALLEL_PWM
)) {

296 
	`pwmRxIn
(
	`PwmCfig
());

316 #ifde
USE_SPI


317 #ifde
USE_SPI_DEVICE_1


319 
	`iIn
(
SPIDEV_1
);

321 #ifde
USE_SPI_DEVICE_2


323 
	`iIn
(
SPIDEV_2
);

327 #ifde
BEEPER


328 
	`brIn
(
	`BrCfig
());

331 #ifde
USE_I2C


333 
	`i2cIn
(
I2C_DEVICE
);

376 
gyro_x
, 
gyro_y
, 
gyro_z
;

377 
acc_x
, 
acc_y
, 
acc_z
;

378 
mp
 = 0.0;

379 
rl
, 
pch
, 
yaw
;

383 
ut8_t
 
s
 = 
	`MPU_In
();

384 
	`tf
("MPU_Inesu: %u, %s, %d\r\n", 
s
, 
__FUNCTION__
, 
__LINE__
);

388 
	`mpu_dmp_
()) {

389 
	`tf
("MPU6050 inlitiڃ!, %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

390 
	`day
(200);

393 
	`tf
("MPU6050 inliti idڐusg mpu_dmp_ @%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

397 i(!
	`MPU6050_So_I2C_In
()) {

398 
	`tf
("MPU6050 inliti idڐ@%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

400 
	`tf
("Faedؚli MPU6050 @%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

406 i(!
	`MPU9250_So_I2C_In
()) {

407 
	`tf
("MPU9250 inliti idڐ@%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

409 
	`tf
("Faedؚli MPU9250 @%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

416 #i
	`defed
(
USE_IMU
)

417 i(!
	`nssAutode
(
	`GyroCfig
(), 
	`AcromCfig
())) {

419 
	`tf
("Faedؚli IMU!, %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

422 
LED6_ON
;

423 
	`day
(100);

424 
LED6_OFF
;

425 
	`day
(100);

430 
syemS
 |
SYSTEM_STATE_SENSORS_READY
;

438 #i
	`defed
(
BEEPER
)

440 
i
 = 0; i < 10; i++) {

441 
	`day
(25);

442 
BEEP_ON
;

443 
	`day
(25);

444 
BEEP_OFF
;

462 
	`rxIn
(
	`RxCfig
(), 
	`ModeAiviProfe
()->
modeAiviCdis
);

464 #ifde
USE_SDCARD


465 i(
	`u
(
FEATURE_SDCARD
&& 
	`BckboxCfig
()->
devi
 =
BLACKBOX_SDCARD
) {

467 
	`sdrdIniDeIn
();

468 
	`sdrd_
(
	`SdrdCfig
()->
uDma
);

469 
	`atfs_
();

478 #ifde
BLACKBOX


479 
	`Bckbox
();

482 #i
	`defed
(
USE_IMU
)

484 
	`gyroSCibtiCyes
();

491 
mCڌEb
 = 
ue
;

493 
ut16_t
 
dpwmv
 = 1500;

494 
ut8_t
 
d
 = 1;

526 cڡ 
timeUs_t
 
cutTimeUs
 = 
	`mios
();

533 
	`rxUpdeCheck
(
cutTimeUs
, 0);

535 
	`skUpdeRxMa
(
cutTimeUs
);

538 
	`skMaPidLo
(
cutTimeUs
);

540 
	`day
(20);

543 #ifde
BEEPER


549 
i
 = 0; i < 10; i++) {

552 
	`day
(25);

553 
BEEP_ON
;

554 
	`day
(25);

555 
BEEP_OFF
;

557 
	`day
(2000);

562 #i
	`defed
(
USE_IMU
)

563 
	`gyroUpde
();

565 i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_60x0
 && gyro.dev.
libtiFg
) {

569 }i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_9250_I2C
 && gyro.dev.
libtiFg
) {

570 
	`tf
("MPU9250 (I2Cd- gyroADCRaw[X]: %d, gyroADCRaw[Y]: %d, gyroADCRaw[Z]: %d,ccADC[X]: %d,ccADC[Y]: %d,ccADC[Z]: %d\r\n", 
gyro
.
dev
.
gyroADCRaw
[
X
], gyro.dev.gyroADCRaw[
Y
], gyro.dev.gyroADCRaw[
Z
], 
acc
.dev.
ADCRaw
[X],cc.dev.ADCRaw[Y],cc.dev.ADCRaw[Z]);

573 }i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_9250_SPI
 && gyro.dev.
libtiFg
) {

576 
	`tf
("MPU9250 (SPId- gyroADCfd[X]: %.4f, gyroADCfd[Y]: %.4f, gyroADCfd[Z]: %.4f\r\n", 
gyro
.
gyroADCf
[
X
], gyro.gyroADCf[
Y
], gyro.gyroADCf[
Z
]);

582 
	`day
(50);

586 i(
	`mpu_dmp_g_da
(&
pch
, &
rl
, &
yaw
) == 0) {

588 
	`MPU6050_G_Gyrosce_Da
(&
gyro_x
, &
gyro_y
, &
gyro_z
);

589 
	`MPU6050_G_Acrom_Da
(&
acc_x
, &
acc_y
, &
acc_z
);

590 
mp
 = 
	`MPU6050_G_Temtu_Da
();

592 
	`mpu6050_nd_da
(
acc_x
, 
acc_y
, 
acc_z
, 
gyro_x
, 
gyro_y
, 
gyro_z
);

593 
	`u3_pt_imu
(
acc_x
, 
acc_y
, 
acc_z
, 
gyro_x
, 
gyro_y
, 
gyro_z
, ()(
rl
*100), ()(
pch
*100), ()(
yaw
*10));

605 
	`MPU6050_G_Gyrosce_Da
(&
gyro_x
, &
gyro_y
, &
gyro_z
);

606 
	`MPU6050_G_Acrom_Da
(&
acc_x
, &
acc_y
, &
acc_z
);

607 
mp
 = 
	`MPU6050_G_Temtu_Da
();

610 
	`tf
("MPU6050 d- gyro_x: %d, gyro_y: %d, gyro_z: %d,cc_x: %d,cc_y: %d,cc_z: %d,emp: %.2f\r\n", 
gyro_x
, 
gyro_y
, 
gyro_z
, 
acc_x
, 
acc_y
, 
acc_z
, 
mp
);

611 
	`day
(100);

615 
	`MPU9250_G_Gyrosce_Da
(&
gyro_x
, &
gyro_y
, &
gyro_z
);

616 
	`MPU9250_G_Acrom_Da
(&
acc_x
, &
acc_y
, &
acc_z
);

617 
mp
 = 
	`MPU9250_G_Temtu_Da
();

620 
	`tf
("MPU9250 d- gyro_x: %d, gyro_y: %d, gyro_z: %d,cc_x: %d,cc_y: %d,cc_z: %d,emp: %.2f\r\n", 
gyro_x
, 
gyro_y
, 
gyro_z
, 
acc_x
, 
acc_y
, 
acc_z
, 
mp
);

621 
	`day
(100);

638 
	`day
(10);

640 i(
TIM_CAPTURE_STATUS
 & 0x80) {

642 
	`tf
("Thriod osighigh: %u us\r\n", 
	`pwmRd
(
TIM_Chl_1
));

643 
TIM_CAPTURE_STATUS
 = 0x0;

797 
	}
}

799 
	$EbGPIOClk
()

802 
	`RCC_AHB1PhClockCmd
(

803 
RCC_AHB1Ph_GPIOA
 |

804 
RCC_AHB1Ph_GPIOB
 |

805 
RCC_AHB1Ph_GPIOC
 |

806 
RCC_AHB1Ph_GPIOD
 |

807 
RCC_AHB1Ph_GPIOE
 |

808 
RCC_AHB1Ph_GPIOH
 |

809 
RCC_AHB1Ph_CRC
 |

810 
RCC_AHB1Ph_FLITF
 |

811 
RCC_AHB1Ph_SRAM1
 |

812 
RCC_AHB1Ph_SRAM2
 |

813 
RCC_AHB1Ph_BKPSRAM
 |

814 
RCC_AHB1Ph_DMA1
 |

815 
RCC_AHB1Ph_DMA2
 |

816 0, 
ENABLE


820 
	`RCC_AHB2PhClockCmd
(0, 
ENABLE
);

823 
	`RCC_APB1PhClockCmd
(

824 
RCC_APB1Ph_PWR
 |

828 
RCC_APB1Ph_USART2
 |

829 
RCC_APB1Ph_SPI3
 |

830 
RCC_APB1Ph_SPI2
 |

831 
RCC_APB1Ph_WWDG
 |

832 
RCC_APB1Ph_TIM5
 |

833 
RCC_APB1Ph_TIM4
 |

834 
RCC_APB1Ph_TIM3
 |

835 
RCC_APB1Ph_TIM2
 |

836 0, 
ENABLE


840 
	`RCC_APB2PhClockCmd
(

841 
RCC_APB2Ph_ADC1
 |

842 
RCC_APB2Ph_SPI5
 |

843 
RCC_APB2Ph_TIM11
 |

844 
RCC_APB2Ph_TIM10
 |

845 
RCC_APB2Ph_TIM9
 |

846 
RCC_APB2Ph_TIM1
 |

847 
RCC_APB2Ph_SYSCFG
 |

848 
RCC_APB2Ph_SPI4
 |

849 
RCC_APB2Ph_SPI1
 |

850 
RCC_APB2Ph_SDIO
 |

851 
RCC_APB2Ph_USART6
 |

852 
RCC_APB2Ph_USART1
 |

853 0, 
ENABLE


857 
GPIO_InTyDef
 
GPIO_InSuu
;

858 
	`GPIO_SuIn
(&
GPIO_InSuu
);

859 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

860 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

862 
GPIO_InSuu
.
GPIO_P
 &~(
GPIO_P_13
 | 
GPIO_P_14
);

863 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

866 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

867 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

870 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

871 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

872 
	`GPIO_In
(
GPIOD
, &
GPIO_InSuu
);

873 
	`GPIO_In
(
GPIOE
, &
GPIO_InSuu
);

874 
	`GPIO_In
(
GPIOH
, &
GPIO_InSuu
);

875 
	}
}

877 
	$syemIn
()

880 
	`SSysClock
();

883 
	`NVIC_PriܙyGroupCfig
(
NVIC_PRIORITY_GROUPING
);

886 
	`RCC_CˬFg
();

889 
	`EbGPIOClk
();

892 
	`SysTick_In
();

895 
	`SysTick_Cfig
(
SyemCeClock
 / 1000);

896 
	}
}

930 
	g__g_ToDo
 = 
__baiSMemRV
(0x10);

931 
	g__g_bai_ve
 = 
__g_BASEPRI
();

933 
__t_BASEPRI
(0x00);

934 
	g__g_bai_ve2
 = 
__g_BASEPRI
();

936 
	g__g_ToDo2
 = 
__baiSMemRV
(0x10);

937 
	g__g_bai_ve3
 = 
__g_BASEPRI
();

939 
	gbai_v
 = 0x10;

940 
__baiReeMem
(&
bai_v
);

942 
	gbai_v
 = 0x00;

943 
__baiReeMem
(&
bai_v
);

949 
ut8_t
 
__bai_ve
 
__ibu__
 ((
__nup__
(
__baiReeMem
))
__g_BASEPRI
();

950 
	g__g_bai_ve
 = 
__bai_ve
;

951 
ut8_t
 
	g__ToDo
 = 
__baiSMemRV
(0x10);

952 
	g__g_bai_ve2
 = 
__g_BASEPRI
();

953 
	gfC
++;

958  
ut8_t
 
__bai_ve
 
__ibu__
 ((
__nup__
(
__baiReeMem
))
__g_BASEPRI
(), 
	g__ToDo
 = 
__baiSMemRV
(0x10); __ToDo ; __ToDo = 0 ) {

960 
__g_bai_ve2
 = 
__g_BASEPRI
();

964 
	g__g_bai_ve3
 = 
__g_BASEPRI
();

968 
	$n_up
(*
f_vue
)

970 
g_v
 = *
f_vue
;

971 
	}
}

976 
av
 
__ibu__
 ((
__nup__
(
n_up
))) = 1;

	@src/quad/target/10-SDCARD/system_stm32f4xx.c

317 
	~"m32f4xx.h
"

318 
	~"syem_m32f4xx.h
"

320 
ut32_t
 
	gh_vue
 = 
HSE_VALUE
;

341 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

345 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

352 
	#VECT_TAB_OFFSET
 0x00

	)

357 #i
defed
(
TARGET_XTAL_MHZ
)

358 
	#PLL_M
 
TARGET_XTAL_MHZ


	)

360 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F469_479xx
)

361 
	#PLL_M
 8

	)

362 #i
defed
 (
STM32F446xx
)

363 
	#PLL_M
 8

	)

364 #i
defed
 (
STM32F410xx
|| defed (
STM32F411xE
)

365 
	#PLL_M
 8

	)

370 #i
defed
(
STM32F446xx
)

372 
	#PLL_R
 7

	)

375 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

376 
	#PLL_N
 360

	)

378 
	#PLL_P
 2

	)

380 
	#PLL_Q
 7

	)

383 #i
defed
 (
STM32F40_41xxx
)

384 
	#PLL_N
 336

	)

386 
	#PLL_P
 2

	)

388 
	#PLL_Q
 7

	)

391 #i
defed
(
STM32F401xx
)

392 
	#PLL_N
 336

	)

394 
	#PLL_P
 4

	)

396 
	#PLL_Q
 7

	)

399 #i
defed
(
STM32F410xx
|| defed(
STM32F411xE
)

400 
	#PLL_N
 400

	)

403 
	#PLL_P
 4

	)

405 
	#PLL_Q
 8

	)

426 
ut32_t
 
	gSyemCeClock
 = (
PLL_N
 / 
PLL_P
) * 1000000;

428 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

438 
SSysClock
();

440 #i
defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

441 
SyemIn_ExtMemC
();

459 
	$SyemIn
()

462 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

463 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

467 
RCC
->
CR
 |(
ut32_t
)0x00000001;

470 
RCC
->
CFGR
 = 0x00000000;

473 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

476 
RCC
->
PLLCFGR
 = 0x24003010;

479 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

482 
RCC
->
CIR
 = 0x00000000;

484 #i
	`defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

485 
	`SyemIn_ExtMemC
();

490 
	`SSysClock
();

493 #ifde
VECT_TAB_SRAM


494 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

496 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

498 
	}
}

536 
	$SyemCeClockUpde
()

538 
ut32_t
 
tmp
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

539 #i
	`defed
(
STM32F446xx
)

540 
ut32_t
 

 = 2;

543 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

545 
tmp
)

548 
SyemCeClock
 = 
HSI_VALUE
;

551 
SyemCeClock
 = 
HSE_VALUE
;

557 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

558 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

560 i(
lsour
 != 0)

563 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

568 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

571 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

572 
SyemCeClock
 = 
lvco
/

;

574 #i
	`defed
(
STM32F446xx
)

579 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

580 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

581 i(
lsour
 != 0)

584 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

589 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

592 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

593 
SyemCeClock
 = 
lvco
/

;

597 
SyemCeClock
 = 
HSI_VALUE
;

602 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

604 
SyemCeClock
 >>
tmp
;

605 
	}
}

615 
	$SSysClock
()

620 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

623 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

628 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

629 
SUpCou
++;

630 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

632 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

634 
HSEStus
 = (
ut32_t
)0x01;

638 
HSEStus
 = (
ut32_t
)0x00;

641 i(
HSEStus
 =(
ut32_t
)0x01)

644 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

645 
PWR
->
CR
 |
PWR_CR_VOS
;

648 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

650 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

652 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

655 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

658 #i
	`defed
(
STM32F401xx
)

660 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

663 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

666 #i
	`defed
(
STM32F410xx
|| defed(
STM32F411xE
)

668 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

671 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

674 #i
	`defed
(
STM32F446xx
)

676 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

677 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24| (
PLL_R
 << 28);

680 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

681 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24);

685 
RCC
->
CR
 |
RCC_CR_PLLON
;

688 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

692 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

694 
PWR
->
CR
 |
PWR_CR_ODEN
;

695 (
PWR
->
CSR
 & 
PWR_CSR_ODRDY
) == 0)

698 
PWR
->
CR
 |
PWR_CR_ODSWEN
;

699 (
PWR
->
CSR
 & 
PWR_CSR_ODSWRDY
) == 0)

704 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

706 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

709 #i
	`defed
(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
)

711 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

715 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

716 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

719 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

727 
	}
}

735 #ifde
DATA_IN_ExtSRAM


744 
	$SyemIn_ExtMemC
()

767 
RCC
->
AHB1ENR
 |= 0x00000078;

770 
GPIOD
->
AFR
[0] = 0x00cc00cc;

771 
GPIOD
->
AFR
[1] = 0xcccccccc;

773 
GPIOD
->
MODER
 = 0xaaaa0a0a;

775 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

777 
GPIOD
->
OTYPER
 = 0x00000000;

779 
GPIOD
->
PUPDR
 = 0x00000000;

782 
GPIOE
->
AFR
[0] = 0xcccccccc;

783 
GPIOE
->
AFR
[1] = 0xcccccccc;

785 
GPIOE
->
MODER
 = 0xaaaaaaaa;

787 
GPIOE
->
OSPEEDR
 = 0xffffffff;

789 
GPIOE
->
OTYPER
 = 0x00000000;

791 
GPIOE
->
PUPDR
 = 0x00000000;

794 
GPIOF
->
AFR
[0] = 0x00cccccc;

795 
GPIOF
->
AFR
[1] = 0xcccc0000;

797 
GPIOF
->
MODER
 = 0xaa000aaa;

799 
GPIOF
->
OSPEEDR
 = 0xff000fff;

801 
GPIOF
->
OTYPER
 = 0x00000000;

803 
GPIOF
->
PUPDR
 = 0x00000000;

806 
GPIOG
->
AFR
[0] = 0x00cccccc;

807 
GPIOG
->
AFR
[1] = 0x000000c0;

809 
GPIOG
->
MODER
 = 0x00080aaa;

811 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

813 
GPIOG
->
OTYPER
 = 0x00000000;

815 
GPIOG
->
PUPDR
 = 0x00000000;

819 
RCC
->
AHB3ENR
 |= 0x00000001;

821 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

823 
FMC_Bk1
->
BTCR
[2] = 0x00001011;

824 
FMC_Bk1
->
BTCR
[3] = 0x00000201;

825 
FMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

828 #i
	`defed
(
STM32F40_41xxx
)

830 
FSMC_Bk1
->
BTCR
[2] = 0x00001011;

831 
FSMC_Bk1
->
BTCR
[3] = 0x00000201;

832 
FSMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

889 
	}
}

892 #ifde
DATA_IN_ExtSDRAM


901 
	$SyemIn_ExtMemC
()

903 
ut32_t
 
tmeg
 = 0, 
timeout
 = 0xFFFF;

904 
ut32_t
 
dex
;

908 
RCC
->
AHB1ENR
 |= 0x000001FC;

911 
GPIOC
->
AFR
[0] = 0x0000000c;

912 
GPIOC
->
AFR
[1] = 0x00007700;

914 
GPIOC
->
MODER
 = 0x00a00002;

916 
GPIOC
->
OSPEEDR
 = 0x00a00002;

918 
GPIOC
->
OTYPER
 = 0x00000000;

920 
GPIOC
->
PUPDR
 = 0x00500000;

923 
GPIOD
->
AFR
[0] = 0x000000CC;

924 
GPIOD
->
AFR
[1] = 0xCC000CCC;

926 
GPIOD
->
MODER
 = 0xA02A000A;

928 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

930 
GPIOD
->
OTYPER
 = 0x00000000;

932 
GPIOD
->
PUPDR
 = 0x00000000;

935 
GPIOE
->
AFR
[0] = 0xC00000CC;

936 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

938 
GPIOE
->
MODER
 = 0xAAAA800A;

940 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

942 
GPIOE
->
OTYPER
 = 0x00000000;

944 
GPIOE
->
PUPDR
 = 0x00000000;

947 
GPIOF
->
AFR
[0] = 0xcccccccc;

948 
GPIOF
->
AFR
[1] = 0xcccccccc;

950 
GPIOF
->
MODER
 = 0xAA800AAA;

952 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

954 
GPIOF
->
OTYPER
 = 0x00000000;

956 
GPIOF
->
PUPDR
 = 0x00000000;

959 
GPIOG
->
AFR
[0] = 0xcccccccc;

960 
GPIOG
->
AFR
[1] = 0xcccccccc;

962 
GPIOG
->
MODER
 = 0xaaaaaaaa;

964 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

966 
GPIOG
->
OTYPER
 = 0x00000000;

968 
GPIOG
->
PUPDR
 = 0x00000000;

971 
GPIOH
->
AFR
[0] = 0x00C0CC00;

972 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

974 
GPIOH
->
MODER
 = 0xAAAA08A0;

976 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

978 
GPIOH
->
OTYPER
 = 0x00000000;

980 
GPIOH
->
PUPDR
 = 0x00000000;

983 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

984 
GPIOI
->
AFR
[1] = 0x00000CC0;

986 
GPIOI
->
MODER
 = 0x0028AAAA;

988 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

990 
GPIOI
->
OTYPER
 = 0x00000000;

992 
GPIOI
->
PUPDR
 = 0x00000000;

996 
RCC
->
AHB3ENR
 |= 0x00000001;

999 
FMC_Bk5_6
->
SDCR
[0] = 0x000039D0;

1000 
FMC_Bk5_6
->
SDTR
[0] = 0x01115351;

1004 
FMC_Bk5_6
->
SDCMR
 = 0x00000011;

1005 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1006 (
tmeg
 !0& (
timeout
-- > 0))

1008 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1012 
dex
 = 0; index<1000; index++);

1015 
FMC_Bk5_6
->
SDCMR
 = 0x00000012;

1016 
timeout
 = 0xFFFF;

1017 (
tmeg
 !0& (
timeout
-- > 0))

1019 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1023 
FMC_Bk5_6
->
SDCMR
 = 0x00000073;

1024 
timeout
 = 0xFFFF;

1025 (
tmeg
 !0& (
timeout
-- > 0))

1027 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1031 
FMC_Bk5_6
->
SDCMR
 = 0x00046014;

1032 
timeout
 = 0xFFFF;

1033 (
tmeg
 !0& (
timeout
-- > 0))

1035 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1039 
tmeg
 = 
FMC_Bk5_6
->
SDRTR
;

1040 
FMC_Bk5_6
->
SDRTR
 = (
tmeg
 | (0x0000027C<<1));

1043 
tmeg
 = 
FMC_Bk5_6
->
SDCR
[0];

1044 
FMC_Bk5_6
->
SDCR
[0] = (
tmeg
 & 0xFFFFFDFF);

1070 
	}
}

	@src/quad/target/10-SDCARD/system_stm32f4xx.h

28 #ide
__SYSTEM_STM32F4XX_H


29 
	#__SYSTEM_STM32F4XX_H


	)

31 
	~<dt.h
>

33 #ifde
__lulus


37 
ut32_t
 
SyemCeClock
;

38 
SyemIn
();

39 
SyemCeClockUpde
();

40 
SSysClock
();

42 #ifde
__lulus


	@src/quad/target/10-SDCARD/target.c

2 
	~"tim.h
"

3 
	~"dma.h
"

4 
	~"rg.h
"

20 cڡ 
timHdwe_t
 
	gtimHdwe
[
USABLE_TIMER_CHANNEL_COUNT
] = {

21 #i
defed
(
USE_LEDTIMER
)

23 .
tim
 = 
TIM4
,

24 .
	gg
 = 
IO_TAG
(
LED4
),

26 .
	gchl
 = 
TIM_Chl_1
,

28 .
	gugeFgs
 = 
TIM_USE_LED
,

31 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

32 .
	geFuni
 = 
GPIO_AF_TIM4
,

33 #ifde
USE_DSHOT


34 .
	gdmaSm
 = 
NULL
,

36 .
	gdmaIrqHdr
 = 0

40 .
	gtim
 = 
TIM4
,

41 .
	gg
 = 
IO_TAG
(
LED3
),

43 .
	gchl
 = 
TIM_Chl_2
,

45 .
	gugeFgs
 = 
TIM_USE_LED
,

48 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

49 .
	geFuni
 = 
GPIO_AF_TIM4
,

50 #ifde
USE_DSHOT


51 .
	gdmaSm
 = 
NULL
,

53 .
	gdmaIrqHdr
 = 0

57 .
	gtim
 = 
TIM4
,

58 .
	gg
 = 
IO_TAG
(
LED5
),

60 .
	gchl
 = 
TIM_Chl_3
,

62 .
	gugeFgs
 = 
TIM_USE_LED
,

65 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

66 .
	geFuni
 = 
GPIO_AF_TIM4
,

67 #ifde
USE_DSHOT


68 .
	gdmaSm
 = 
NULL
,

70 .
	gdmaIrqHdr
 = 0

74 .
	gtim
 = 
TIM4
,

75 .
	gg
 = 
IO_TAG
(
LED6
),

77 .
	gchl
 = 
TIM_Chl_4
,

79 .
	gugeFgs
 = 
TIM_USE_LED
,

82 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

83 .
	geFuni
 = 
GPIO_AF_TIM4
,

84 #ifde
USE_DSHOT


85 .
	gdmaSm
 = 
NULL
,

87 .
	gdmaIrqHdr
 = 0

135 .
	gtim
 = 
TIM2
,

136 .
	gg
 = 
IO_TAG
(
PA1
),

137 .
	gchl
 = 
TIM_Chl_2
,

138 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

139 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

140 .
	geFuni
 = 
GPIO_AF_TIM2
,

141 #ifde
USE_DSHOT


142 .
	gdmaSm
 = 
NULL
,

144 .
	gdmaIrqHdr
 = 0

148 .
	gtim
 = 
TIM2
,

149 .
	gg
 = 
IO_TAG
(
PA2
),

150 .
	gchl
 = 
TIM_Chl_3
,

151 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

152 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

153 .
	geFuni
 = 
GPIO_AF_TIM2
,

154 #ifde
USE_DSHOT


155 .
	gdmaSm
 = 
NULL
,

157 .
	gdmaIrqHdr
 = 0

161 .
	gtim
 = 
TIM2
,

162 .
	gg
 = 
IO_TAG
(
PA3
),

163 .
	gchl
 = 
TIM_Chl_4
,

164 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

165 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

166 .
	geFuni
 = 
GPIO_AF_TIM2
,

167 #ifde
USE_DSHOT


168 .
	gdmaSm
 = 
NULL
,

170 .
	gdmaIrqHdr
 = 0

188 .
	gtim
 = 
TIM3
,

189 .
	gg
 = 
IO_TAG
(
PB0
),

190 .
	gchl
 = 
TIM_Chl_3
,

191 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

193 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

195 .
	geFuni
 = 
GPIO_AF_TIM3
,

196 #ifde
USE_DSHOT


197 .
	gdmaSm
 = 
NULL
,

199 .
	gdmaIrqHdr
 = 0

205 .
	gtim
 = 
TIM3
,

206 .
	gg
 = 
IO_TAG
(
PB1
),

207 .
	gchl
 = 
TIM_Chl_4
,

209 .
	gugeFgs
 = 
TIM_USE_PWM
,

211 .
	gouut
 = 
TIMER_OUTPUT_NONE
,

212 .
	geFuni
 = 
GPIO_AF_TIM3
,

213 #ifde
USE_DSHOT


214 .
	gdmaSm
 = 
NULL
,

216 .
	gdmaIrqHdr
 = 0

222 .
	gtim
 = 
TIM1
,

223 .
	gg
 = 
IO_TAG
(
PA8
),

224 .
	gchl
 = 
TIM_Chl_1
,

225 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

226 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

227 .
	geFuni
 = 
GPIO_AF_TIM1
,

228 #ifde
USE_DSHOT


229 .
	gdmaSm
 = 
DMA2_Sm6
,

230 .
	gdmaChl
 = 
DMA_Chl_0
,

231 .
	gdmaIrqHdr
 = 
DMA2_ST6_HANDLER


237 .
	gtim
 = 
TIM1
,

238 .
	gg
 = 
IO_TAG
(
PA9
),

239 .
	gchl
 = 
TIM_Chl_2
,

240 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

241 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

242 .
	geFuni
 = 
GPIO_AF_TIM1
,

243 #ifde
USE_DSHOT


244 .
	gdmaSm
 = 
DMA2_Sm6
,

245 .
	gdmaChl
 = 
DMA_Chl_0
,

246 .
	gdmaIrqHdr
 = 
DMA2_ST6_HANDLER


250 .
	gtim
 = 
TIM1
,

251 .
	gg
 = 
IO_TAG
(
PA10
),

252 .
	gchl
 = 
TIM_Chl_3
,

253 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

254 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

255 .
	geFuni
 = 
GPIO_AF_TIM1
,

256 #ifde
USE_DSHOT


257 .
	gdmaSm
 = 
DMA2_Sm6
,

258 .
	gdmaChl
 = 
DMA_Chl_0
,

259 .
	gdmaIrqHdr
 = 
DMA2_ST6_HANDLER


263 .
	gtim
 = 
TIM1
,

264 .
	gg
 = 
IO_TAG
(
PA11
),

265 .
	gchl
 = 
TIM_Chl_4
,

266 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

267 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

268 .
	geFuni
 = 
GPIO_AF_TIM1
,

269 #ifde
USE_DSHOT


270 .
	gdmaSm
 = 
DMA2_Sm6
,

271 .
	gdmaChl
 = 
DMA_Chl_0
,

272 .
	gdmaIrqHdr
 = 
DMA2_ST6_HANDLER


	@src/quad/target/10-SDCARD/target.h

1 #ide
__TARGET_H


2 
	#__TARGET_H


	)

4 
	~"m32f4xx_exti.h
"

5 
	~"m32f4xx_rcc.h
"

6 
	~"m32f4xx_exti.h
"

7 
	~"m32f4xx_syscfg.h
"

8 
	~"bus_i2c.h
"

9 
	~"u.h
"

11 
	#TARGET_BOARD_IDENTIFIER
 "STMDISF4"

12 

	)

13 
	#TARGET_IO_PORTA
 0xFFFF

	)

14 
	#TARGET_IO_PORTB
 0xFFFF

	)

15 
	#TARGET_IO_PORTC
 0xFFFF

	)

16 
	#TARGET_IO_PORTD
 0xFFFF

	)

17 
	#TARGET_IO_PORTE
 0xFFFF

	)

19 
	#LED3
 
PD13


	)

20 
	#LED4
 
PD12


	)

21 
	#LED5
 
PD14


	)

22 
	#LED6
 
PD15


	)

27 
	#USE_EXTI


	)

28 
	#BTN_INT_EXTI


	)

29 
	#MPU_INT_EXTI
 
PA4


	)

30 
	#USE_MPU_DATA_READY_SIGNAL


	)

35 
	#SERIAL_PORT_COUNT
 3

37 

	)

38 
	#USE_UART1


	)

39 #ifde
USE_UART1


40 
	#UART1_RX_PIN
 
PB7


41 
	#UART1_TX_PIN
 
PB6


	)

45 #ifde
USE_UART2


46 
	#UART2_RX_PIN
 
PA3


47 
	#UART2_TX_PIN
 
PA2


49 

	)

50 
	#USE_UART3


	)

51 #ifde
USE_UART3


52 
	#UART3_RX_PIN
 
PB11


53 
	#UART3_TX_PIN
 
PB10


55 

	)

56 
	#USE_UART6


	)

57 #ifde
USE_UART6


58 
	#UART6_RX_PIN
 
PC7


	)

59 
	#UART6_TX_PIN
 
PC6


	)

73 #ifde
USE_I2C


75 
	#SOFT_I2C_SCL
 
PB8


	)

76 
	#SOFT_I2C_SDA
 
PB9


	)

79 
	#I2C_DEVICE
 (
I2CDEV_2
)

80 

	)

84 
	#USE_GYRO_I2C_MPU9250


85 
	#USE_ACC_I2C_MPU9250


87 

	)

94 
	#USE_SPI


95 

	)

96 #ifde
USE_SPI


97 
	#USE_SPI_DEVICE_1


98 
	#USE_SPI_DEVICE_2


100 

	)

103 
	#SPI1_SCK_PIN
 
PA5


104 
	#SPI1_MISO_PIN
 
PA6


105 
	#SPI1_MOSI_PIN
 
PA7


106 

	)

108 
	#SPI2_NSS_PIN
 
PE5


	)

109 
	#SPI2_SCK_PIN
 
PB13


110 
	#SPI2_MISO_PIN
 
PB14


111 
	#SPI2_MOSI_PIN
 
PB15


112 

	)

122 
	#USE_GYRO_SPI_MPU9250


	)

123 
	#MPU9250_SPI_INSTANCE
 
SPI1


	)

124 
	#MPU9250_CS_PIN
 
PC4


126 

	)

133 
	#USE_SDCARD


	)

136 
	#SDCARD_DETECT_INVERTED


	)

137 
	#SDCARD_SPI_INSTANCE
 
SPI2


	)

138 
	#SDCARD_DETECT_PIN
 
PC14


139 
	#SDCARD_SPI_CS_PIN
 
SPI2_NSS_PIN


140 

	)

144 
	#SDCARD_DMA_CHANNEL
 0

	)

145 
	#SDCARD_DMA_CHANNEL_TX_COMPLETE_FLAG
 
DMA_FLAG_TCIF5


	)

149 
	#SDCARD_SPI_INITIALISATION_CLOCK_DIVISOR
 256

150 

	)

152 
	#SDCARD_SPI_FULL_SPEED_CLOCK_DIVIDER
 4

153 

	)

162 
	#BLACKBOX


	)

164 
	#ENABLE_BLACKBOX_LOGGING_ON_SDCARD_BY_DEFAULT


	)

176 
	#USABLE_TIMER_CHANNEL_COUNT
 14

	)

177 
	#USED_TIMERS
 ( 
	`TIM_N
(1) | TIM_N(2) | TIM_N(3) | TIM_N(4) | TIM_N(8) | TIM_N(10) )

179 

	)

197 
	#DEFAULT_RX_FEATURE
 
FEATURE_RX_SERIAL


	)

198 
	#SERIAL_RX


	)

200 #ifde
SERIAL_RX


201 
	#USE_SERIALRX_SBUS


	)

204 #ide
DEFAULT_FEATURES


205 
	#DEFAULT_FEATURES
 0

207 

	)

208 #ide
DEFAULT_RX_FEATURE


209 
	#DEFAULT_RX_FEATURE
 
FEATURE_RX_PARALLEL_PWM


211 

	)

216 
	#FLASH_SIZE
 1024

217 
	#CONFIG_START_FLASH_ADDRESS
 (0x08080000)

218 

	)

	@src/quad/target/11-CLI/common.h

1 #ide
__COMMON_H


2 
	#__COMMON_H


	)

4 
	~"m32f4xx.h
"

5 
	~"rx.h
"

6 
	~"debug.h
"

8 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

9 
	#DEFAULT_AUX_CHANNEL_COUNT
 
MAX_AUX_CHANNEL_COUNT


10 #

	)

11 
	#DEFAULT_AUX_CHANNEL_COUNT
 6

	)

14 
	#DEBUG_MODE
 
DEBUG_NONE


	)

	@src/quad/target/11-CLI/main.c

2 
	~"syem_m32f4xx.h
"

3 
	~"m32f4xx_rcc.h
"

4 
	~"m32f4xx_gpio.h
"

5 
	~"misc.h
"

6 
	~"nvic.h
"

7 
	~"syem.h
"

8 
	~"d.h
"

9 
	~"sound_br.h
"

10 
	~"cfig.h
"

11 
	~"cfigMa.h
"

12 
	~"cfig_om.h
"

13 
	~"exti.h
"

14 
	~"bu.h
"

15 
	~"rl.h
"

18 
	~"gps.h
"

19 
	~"rxSl1Te.h
"

20 
	~"rxSl3Te.h
"

21 
	~"rxSl6Te.h
"

22 
	~<dio.h
>

23 
	~"bus_i2c.h
"

24 
	~"bbd_i2c_so.h
"

25 
	~"bus_i.h
"

26 
	~"liti.h
"

27 
	~"accgyro_i_mpu9250.h
"

28 
	~"gyro.h
"

29 
	~"ac˿ti.h
"

30 
	~"mhs.h
"

34 
	~"mpu9250_so_i2c.h
"

38 
	~"pwm_ouut.h
"

39 
	~"rx_pwm.h
"

40 
	~"rx.h
"

41 
	~"u.h
"

43 
	~"time.h
"

44 
	~"fc_ce.h
"

45 
	~"fc_sks.h
"

47 
	~"mix.h
"

49 
	~"debug.h
"

51 
	~"sdrd.h
"

52 
	~"asynctfs.h
"

54 
	~"bckbox.h
"

55 
	~"bckbox_io.h
"

79 
	mSYSTEM_STATE_INITIALISING
 = 0,

80 
	mSYSTEM_STATE_CONFIG_LOADED
 = (1 << 0),

81 
	mSYSTEM_STATE_SENSORS_READY
 = (1 << 1),

82 
	mSYSTEM_STATE_MOTORS_READY
 = (1 << 2),

83 
	mSYSTEM_STATE_TRANSPONDER_ENABLED
 = (1 << 3),

84 
	mSYSTEM_STATE_ALL_READY
 = (1 << 7)

85 }
	tsyemS_e
;

89 
ut8_t
 
	gsyemS
 = 
SYSTEM_STATE_INITIALISING
;

93 
syemIn
();

103 
	s__FILE


105 
	mdummy
;

108 
FILE
 
	g__dout
;

110 
	$utc
(
ch
, 
FILE
 *
f
)

115 
	`rxSl3TeWre
(
ch
);

119  
ch
;

122 
	}
}

124 #ifde
__GNUC__


125 
	#PUTCHAR_PROTOTYPE
 
	`__io_putch
(
ch
)

	)

127 
	#PUTCHAR_PROTOTYPE
 
	`utc
(
ch
, 
FILE
 *
f
)

	)

130 
	gPUTCHAR_PROTOTYPE


132 
rxSl3TeWre
(
ch
);

133  
	gch
;

146 
ut8_t
 
mCڌEb
;

148 
	$ma
()

152 
	`syemIn
();

155 
	`IOGlobIn
();

158 
	`EEPROM
();

161 
	`checkEEPROMCڏsVidDa
();

164 
	`rlIn
(
	`SlCfig
());

168 
	`rxSl3TeIn
();

179 
	`adEEPROM
();

216 
syemS
 |
SYSTEM_STATE_CONFIG_LOADED
;

218 
debugMode
 = 
maCfig
.
debug_mode
;

225 
	`tchAiveFtus
();

229 
	`LedIn
(
	`LedStusCfig
());

232 
	`EXTIIn
();

235 
	`day
(100);

253 
	`timIn
();

256 #i
	`defed
(
USE_LEDTIMER
)

258 
ut16_t
 
idPul
 = 0;

261 
ut32_t
 
KhzGa
 = 500;

264 
	`dTimKhzIn
(
	`LedTimCfig
(), 
idPul
, 
LED_NUMBER
, 
KhzGa
);

266 
TIM_ARR
 = 10 * 
KhzGa
;

270 
dDutyCye
[0] = 
TIM_ARR
 * 0.75;

271 
dDutyCye
[1] = 
TIM_ARR
 * 0.50;

272 
dDutyCye
[2] = 
TIM_ARR
 * 0.25;

273 
dDutyCye
[3] = 
TIM_ARR
 * 0.20;

275 
i
 = 0; i < 
LED_NUMBER
; i++) {

276 
	`pwmWreLed
(
i
, 
dDutyCye
[i]);

284 
	`mixIn
(
	`MixCfig
()->
mixMode
, 
maCfig
.
cuomMMix
);

287 
	`mixCfigutiOuut
();

289 
ut16_t
 
bldcMidPul
 = 
	`MCfig
()->
mcommd
;

290 
	`mIn
(
	`MCfig
(), 
bldcMidPul
, 
	`gMCou
());

292 #i
	`defed
(
USE_PWM
)

294 i(
	`u
(
FEATURE_RX_PARALLEL_PWM
)) {

296 
	`pwmRxIn
(
	`PwmCfig
());

316 #ifde
USE_SPI


317 #ifde
USE_SPI_DEVICE_1


319 
	`iIn
(
SPIDEV_1
);

321 #ifde
USE_SPI_DEVICE_2


323 
	`iIn
(
SPIDEV_2
);

327 #ifde
BEEPER


328 
	`brIn
(
	`BrCfig
());

331 #ifde
USE_I2C


333 
	`i2cIn
(
I2C_DEVICE
);

376 
gyro_x
, 
gyro_y
, 
gyro_z
;

377 
acc_x
, 
acc_y
, 
acc_z
;

378 
mp
 = 0.0;

379 
rl
, 
pch
, 
yaw
;

383 
ut8_t
 
s
 = 
	`MPU_In
();

384 
	`tf
("MPU_Inesu: %u, %s, %d\r\n", 
s
, 
__FUNCTION__
, 
__LINE__
);

388 
	`mpu_dmp_
()) {

389 
	`tf
("MPU6050 inlitiڃ!, %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

390 
	`day
(200);

393 
	`tf
("MPU6050 inliti idڐusg mpu_dmp_ @%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

397 i(!
	`MPU6050_So_I2C_In
()) {

398 
	`tf
("MPU6050 inliti idڐ@%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

400 
	`tf
("Faedؚli MPU6050 @%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

406 i(!
	`MPU9250_So_I2C_In
()) {

407 
	`tf
("MPU9250 inliti idڐ@%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

409 
	`tf
("Faedؚli MPU9250 @%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

416 #i
	`defed
(
USE_IMU
)

417 i(!
	`nssAutode
(
	`GyroCfig
(), 
	`AcromCfig
())) {

419 
	`tf
("Faedؚli IMU!, %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

422 
LED6_ON
;

423 
	`day
(100);

424 
LED6_OFF
;

425 
	`day
(100);

430 
syemS
 |
SYSTEM_STATE_SENSORS_READY
;

438 #i
	`defed
(
BEEPER
)

440 
i
 = 0; i < 10; i++) {

441 
	`day
(25);

442 
BEEP_ON
;

443 
	`day
(25);

444 
BEEP_OFF
;

462 
	`rxIn
(
	`RxCfig
(), 
	`ModeAiviProfe
()->
modeAiviCdis
);

464 #ifde
USE_SDCARD


465 i(
	`u
(
FEATURE_SDCARD
&& 
	`BckboxCfig
()->
devi
 =
BLACKBOX_SDCARD
) {

467 
	`sdrdIniDeIn
();

468 
	`sdrd_
(
	`SdrdCfig
()->
uDma
);

469 
	`atfs_
();

478 #ifde
BLACKBOX


479 
	`Bckbox
();

482 #i
	`defed
(
USE_IMU
)

484 
	`gyroSCibtiCyes
();

491 
mCڌEb
 = 
ue
;

493 
ut16_t
 
dpwmv
 = 1500;

494 
ut8_t
 
d
 = 1;

526 cڡ 
timeUs_t
 
cutTimeUs
 = 
	`mios
();

533 
	`rxUpdeCheck
(
cutTimeUs
, 0);

535 
	`skUpdeRxMa
(
cutTimeUs
);

538 
	`skMaPidLo
(
cutTimeUs
);

540 
	`day
(20);

543 #ifde
BEEPER


549 
i
 = 0; i < 10; i++) {

552 
	`day
(25);

553 
BEEP_ON
;

554 
	`day
(25);

555 
BEEP_OFF
;

557 
	`day
(2000);

562 #i
	`defed
(
USE_IMU
)

563 
	`gyroUpde
();

565 i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_60x0
 && gyro.dev.
libtiFg
) {

569 }i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_9250_I2C
 && gyro.dev.
libtiFg
) {

570 
	`tf
("MPU9250 (I2Cd- gyroADCRaw[X]: %d, gyroADCRaw[Y]: %d, gyroADCRaw[Z]: %d,ccADC[X]: %d,ccADC[Y]: %d,ccADC[Z]: %d\r\n", 
gyro
.
dev
.
gyroADCRaw
[
X
], gyro.dev.gyroADCRaw[
Y
], gyro.dev.gyroADCRaw[
Z
], 
acc
.dev.
ADCRaw
[X],cc.dev.ADCRaw[Y],cc.dev.ADCRaw[Z]);

573 }i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_9250_SPI
 && gyro.dev.
libtiFg
) {

576 
	`tf
("MPU9250 (SPId- gyroADCfd[X]: %.4f, gyroADCfd[Y]: %.4f, gyroADCfd[Z]: %.4f\r\n", 
gyro
.
gyroADCf
[
X
], gyro.gyroADCf[
Y
], gyro.gyroADCf[
Z
]);

582 
	`day
(50);

586 i(
	`mpu_dmp_g_da
(&
pch
, &
rl
, &
yaw
) == 0) {

588 
	`MPU6050_G_Gyrosce_Da
(&
gyro_x
, &
gyro_y
, &
gyro_z
);

589 
	`MPU6050_G_Acrom_Da
(&
acc_x
, &
acc_y
, &
acc_z
);

590 
mp
 = 
	`MPU6050_G_Temtu_Da
();

592 
	`mpu6050_nd_da
(
acc_x
, 
acc_y
, 
acc_z
, 
gyro_x
, 
gyro_y
, 
gyro_z
);

593 
	`u3_pt_imu
(
acc_x
, 
acc_y
, 
acc_z
, 
gyro_x
, 
gyro_y
, 
gyro_z
, ()(
rl
*100), ()(
pch
*100), ()(
yaw
*10));

605 
	`MPU6050_G_Gyrosce_Da
(&
gyro_x
, &
gyro_y
, &
gyro_z
);

606 
	`MPU6050_G_Acrom_Da
(&
acc_x
, &
acc_y
, &
acc_z
);

607 
mp
 = 
	`MPU6050_G_Temtu_Da
();

610 
	`tf
("MPU6050 d- gyro_x: %d, gyro_y: %d, gyro_z: %d,cc_x: %d,cc_y: %d,cc_z: %d,emp: %.2f\r\n", 
gyro_x
, 
gyro_y
, 
gyro_z
, 
acc_x
, 
acc_y
, 
acc_z
, 
mp
);

611 
	`day
(100);

615 
	`MPU9250_G_Gyrosce_Da
(&
gyro_x
, &
gyro_y
, &
gyro_z
);

616 
	`MPU9250_G_Acrom_Da
(&
acc_x
, &
acc_y
, &
acc_z
);

617 
mp
 = 
	`MPU9250_G_Temtu_Da
();

620 
	`tf
("MPU9250 d- gyro_x: %d, gyro_y: %d, gyro_z: %d,cc_x: %d,cc_y: %d,cc_z: %d,emp: %.2f\r\n", 
gyro_x
, 
gyro_y
, 
gyro_z
, 
acc_x
, 
acc_y
, 
acc_z
, 
mp
);

621 
	`day
(100);

638 
	`day
(10);

640 i(
TIM_CAPTURE_STATUS
 & 0x80) {

642 
	`tf
("Thriod osighigh: %u us\r\n", 
	`pwmRd
(
TIM_Chl_1
));

643 
TIM_CAPTURE_STATUS
 = 0x0;

797 
	}
}

799 
	$EbGPIOClk
()

802 
	`RCC_AHB1PhClockCmd
(

803 
RCC_AHB1Ph_GPIOA
 |

804 
RCC_AHB1Ph_GPIOB
 |

805 
RCC_AHB1Ph_GPIOC
 |

806 
RCC_AHB1Ph_GPIOD
 |

807 
RCC_AHB1Ph_GPIOE
 |

808 
RCC_AHB1Ph_GPIOH
 |

809 
RCC_AHB1Ph_CRC
 |

810 
RCC_AHB1Ph_FLITF
 |

811 
RCC_AHB1Ph_SRAM1
 |

812 
RCC_AHB1Ph_SRAM2
 |

813 
RCC_AHB1Ph_BKPSRAM
 |

814 
RCC_AHB1Ph_DMA1
 |

815 
RCC_AHB1Ph_DMA2
 |

816 0, 
ENABLE


820 
	`RCC_AHB2PhClockCmd
(0, 
ENABLE
);

823 
	`RCC_APB1PhClockCmd
(

824 
RCC_APB1Ph_PWR
 |

828 
RCC_APB1Ph_USART2
 |

829 
RCC_APB1Ph_SPI3
 |

830 
RCC_APB1Ph_SPI2
 |

831 
RCC_APB1Ph_WWDG
 |

832 
RCC_APB1Ph_TIM5
 |

833 
RCC_APB1Ph_TIM4
 |

834 
RCC_APB1Ph_TIM3
 |

835 
RCC_APB1Ph_TIM2
 |

836 0, 
ENABLE


840 
	`RCC_APB2PhClockCmd
(

841 
RCC_APB2Ph_ADC1
 |

842 
RCC_APB2Ph_SPI5
 |

843 
RCC_APB2Ph_TIM11
 |

844 
RCC_APB2Ph_TIM10
 |

845 
RCC_APB2Ph_TIM9
 |

846 
RCC_APB2Ph_TIM1
 |

847 
RCC_APB2Ph_SYSCFG
 |

848 
RCC_APB2Ph_SPI4
 |

849 
RCC_APB2Ph_SPI1
 |

850 
RCC_APB2Ph_SDIO
 |

851 
RCC_APB2Ph_USART6
 |

852 
RCC_APB2Ph_USART1
 |

853 0, 
ENABLE


857 
GPIO_InTyDef
 
GPIO_InSuu
;

858 
	`GPIO_SuIn
(&
GPIO_InSuu
);

859 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

860 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

862 
GPIO_InSuu
.
GPIO_P
 &~(
GPIO_P_13
 | 
GPIO_P_14
);

863 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

866 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

867 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

870 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

871 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

872 
	`GPIO_In
(
GPIOD
, &
GPIO_InSuu
);

873 
	`GPIO_In
(
GPIOE
, &
GPIO_InSuu
);

874 
	`GPIO_In
(
GPIOH
, &
GPIO_InSuu
);

875 
	}
}

877 
	$syemIn
()

880 
	`SSysClock
();

883 
	`NVIC_PriܙyGroupCfig
(
NVIC_PRIORITY_GROUPING
);

886 
	`RCC_CˬFg
();

889 
	`EbGPIOClk
();

892 
	`SysTick_In
();

895 
	`SysTick_Cfig
(
SyemCeClock
 / 1000);

896 
	}
}

930 
	g__g_ToDo
 = 
__baiSMemRV
(0x10);

931 
	g__g_bai_ve
 = 
__g_BASEPRI
();

933 
__t_BASEPRI
(0x00);

934 
	g__g_bai_ve2
 = 
__g_BASEPRI
();

936 
	g__g_ToDo2
 = 
__baiSMemRV
(0x10);

937 
	g__g_bai_ve3
 = 
__g_BASEPRI
();

939 
	gbai_v
 = 0x10;

940 
__baiReeMem
(&
bai_v
);

942 
	gbai_v
 = 0x00;

943 
__baiReeMem
(&
bai_v
);

949 
ut8_t
 
__bai_ve
 
__ibu__
 ((
__nup__
(
__baiReeMem
))
__g_BASEPRI
();

950 
	g__g_bai_ve
 = 
__bai_ve
;

951 
ut8_t
 
	g__ToDo
 = 
__baiSMemRV
(0x10);

952 
	g__g_bai_ve2
 = 
__g_BASEPRI
();

953 
	gfC
++;

958  
ut8_t
 
__bai_ve
 
__ibu__
 ((
__nup__
(
__baiReeMem
))
__g_BASEPRI
(), 
	g__ToDo
 = 
__baiSMemRV
(0x10); __ToDo ; __ToDo = 0 ) {

960 
__g_bai_ve2
 = 
__g_BASEPRI
();

964 
	g__g_bai_ve3
 = 
__g_BASEPRI
();

968 
	$n_up
(*
f_vue
)

970 
g_v
 = *
f_vue
;

971 
	}
}

976 
av
 
__ibu__
 ((
__nup__
(
n_up
))) = 1;

	@src/quad/target/11-CLI/system_stm32f4xx.c

317 
	~"m32f4xx.h
"

318 
	~"syem_m32f4xx.h
"

320 
ut32_t
 
	gh_vue
 = 
HSE_VALUE
;

341 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

345 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

352 
	#VECT_TAB_OFFSET
 0x00

	)

357 #i
defed
(
TARGET_XTAL_MHZ
)

358 
	#PLL_M
 
TARGET_XTAL_MHZ


	)

360 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F469_479xx
)

361 
	#PLL_M
 8

	)

362 #i
defed
 (
STM32F446xx
)

363 
	#PLL_M
 8

	)

364 #i
defed
 (
STM32F410xx
|| defed (
STM32F411xE
)

365 
	#PLL_M
 8

	)

370 #i
defed
(
STM32F446xx
)

372 
	#PLL_R
 7

	)

375 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

376 
	#PLL_N
 360

	)

378 
	#PLL_P
 2

	)

380 
	#PLL_Q
 7

	)

383 #i
defed
 (
STM32F40_41xxx
)

384 
	#PLL_N
 336

	)

386 
	#PLL_P
 2

	)

388 
	#PLL_Q
 7

	)

391 #i
defed
(
STM32F401xx
)

392 
	#PLL_N
 336

	)

394 
	#PLL_P
 4

	)

396 
	#PLL_Q
 7

	)

399 #i
defed
(
STM32F410xx
|| defed(
STM32F411xE
)

400 
	#PLL_N
 400

	)

403 
	#PLL_P
 4

	)

405 
	#PLL_Q
 8

	)

426 
ut32_t
 
	gSyemCeClock
 = (
PLL_N
 / 
PLL_P
) * 1000000;

428 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

438 
SSysClock
();

440 #i
defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

441 
SyemIn_ExtMemC
();

459 
	$SyemIn
()

462 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

463 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

467 
RCC
->
CR
 |(
ut32_t
)0x00000001;

470 
RCC
->
CFGR
 = 0x00000000;

473 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

476 
RCC
->
PLLCFGR
 = 0x24003010;

479 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

482 
RCC
->
CIR
 = 0x00000000;

484 #i
	`defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

485 
	`SyemIn_ExtMemC
();

490 
	`SSysClock
();

493 #ifde
VECT_TAB_SRAM


494 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

496 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

498 
	}
}

536 
	$SyemCeClockUpde
()

538 
ut32_t
 
tmp
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

539 #i
	`defed
(
STM32F446xx
)

540 
ut32_t
 

 = 2;

543 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

545 
tmp
)

548 
SyemCeClock
 = 
HSI_VALUE
;

551 
SyemCeClock
 = 
HSE_VALUE
;

557 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

558 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

560 i(
lsour
 != 0)

563 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

568 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

571 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

572 
SyemCeClock
 = 
lvco
/

;

574 #i
	`defed
(
STM32F446xx
)

579 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

580 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

581 i(
lsour
 != 0)

584 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

589 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

592 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

593 
SyemCeClock
 = 
lvco
/

;

597 
SyemCeClock
 = 
HSI_VALUE
;

602 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

604 
SyemCeClock
 >>
tmp
;

605 
	}
}

615 
	$SSysClock
()

620 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

623 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

628 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

629 
SUpCou
++;

630 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

632 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

634 
HSEStus
 = (
ut32_t
)0x01;

638 
HSEStus
 = (
ut32_t
)0x00;

641 i(
HSEStus
 =(
ut32_t
)0x01)

644 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

645 
PWR
->
CR
 |
PWR_CR_VOS
;

648 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

650 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

652 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

655 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

658 #i
	`defed
(
STM32F401xx
)

660 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

663 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

666 #i
	`defed
(
STM32F410xx
|| defed(
STM32F411xE
)

668 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

671 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

674 #i
	`defed
(
STM32F446xx
)

676 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

677 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24| (
PLL_R
 << 28);

680 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

681 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24);

685 
RCC
->
CR
 |
RCC_CR_PLLON
;

688 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

692 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

694 
PWR
->
CR
 |
PWR_CR_ODEN
;

695 (
PWR
->
CSR
 & 
PWR_CSR_ODRDY
) == 0)

698 
PWR
->
CR
 |
PWR_CR_ODSWEN
;

699 (
PWR
->
CSR
 & 
PWR_CSR_ODSWRDY
) == 0)

704 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

706 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

709 #i
	`defed
(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
)

711 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

715 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

716 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

719 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

727 
	}
}

735 #ifde
DATA_IN_ExtSRAM


744 
	$SyemIn_ExtMemC
()

767 
RCC
->
AHB1ENR
 |= 0x00000078;

770 
GPIOD
->
AFR
[0] = 0x00cc00cc;

771 
GPIOD
->
AFR
[1] = 0xcccccccc;

773 
GPIOD
->
MODER
 = 0xaaaa0a0a;

775 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

777 
GPIOD
->
OTYPER
 = 0x00000000;

779 
GPIOD
->
PUPDR
 = 0x00000000;

782 
GPIOE
->
AFR
[0] = 0xcccccccc;

783 
GPIOE
->
AFR
[1] = 0xcccccccc;

785 
GPIOE
->
MODER
 = 0xaaaaaaaa;

787 
GPIOE
->
OSPEEDR
 = 0xffffffff;

789 
GPIOE
->
OTYPER
 = 0x00000000;

791 
GPIOE
->
PUPDR
 = 0x00000000;

794 
GPIOF
->
AFR
[0] = 0x00cccccc;

795 
GPIOF
->
AFR
[1] = 0xcccc0000;

797 
GPIOF
->
MODER
 = 0xaa000aaa;

799 
GPIOF
->
OSPEEDR
 = 0xff000fff;

801 
GPIOF
->
OTYPER
 = 0x00000000;

803 
GPIOF
->
PUPDR
 = 0x00000000;

806 
GPIOG
->
AFR
[0] = 0x00cccccc;

807 
GPIOG
->
AFR
[1] = 0x000000c0;

809 
GPIOG
->
MODER
 = 0x00080aaa;

811 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

813 
GPIOG
->
OTYPER
 = 0x00000000;

815 
GPIOG
->
PUPDR
 = 0x00000000;

819 
RCC
->
AHB3ENR
 |= 0x00000001;

821 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

823 
FMC_Bk1
->
BTCR
[2] = 0x00001011;

824 
FMC_Bk1
->
BTCR
[3] = 0x00000201;

825 
FMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

828 #i
	`defed
(
STM32F40_41xxx
)

830 
FSMC_Bk1
->
BTCR
[2] = 0x00001011;

831 
FSMC_Bk1
->
BTCR
[3] = 0x00000201;

832 
FSMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

889 
	}
}

892 #ifde
DATA_IN_ExtSDRAM


901 
	$SyemIn_ExtMemC
()

903 
ut32_t
 
tmeg
 = 0, 
timeout
 = 0xFFFF;

904 
ut32_t
 
dex
;

908 
RCC
->
AHB1ENR
 |= 0x000001FC;

911 
GPIOC
->
AFR
[0] = 0x0000000c;

912 
GPIOC
->
AFR
[1] = 0x00007700;

914 
GPIOC
->
MODER
 = 0x00a00002;

916 
GPIOC
->
OSPEEDR
 = 0x00a00002;

918 
GPIOC
->
OTYPER
 = 0x00000000;

920 
GPIOC
->
PUPDR
 = 0x00500000;

923 
GPIOD
->
AFR
[0] = 0x000000CC;

924 
GPIOD
->
AFR
[1] = 0xCC000CCC;

926 
GPIOD
->
MODER
 = 0xA02A000A;

928 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

930 
GPIOD
->
OTYPER
 = 0x00000000;

932 
GPIOD
->
PUPDR
 = 0x00000000;

935 
GPIOE
->
AFR
[0] = 0xC00000CC;

936 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

938 
GPIOE
->
MODER
 = 0xAAAA800A;

940 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

942 
GPIOE
->
OTYPER
 = 0x00000000;

944 
GPIOE
->
PUPDR
 = 0x00000000;

947 
GPIOF
->
AFR
[0] = 0xcccccccc;

948 
GPIOF
->
AFR
[1] = 0xcccccccc;

950 
GPIOF
->
MODER
 = 0xAA800AAA;

952 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

954 
GPIOF
->
OTYPER
 = 0x00000000;

956 
GPIOF
->
PUPDR
 = 0x00000000;

959 
GPIOG
->
AFR
[0] = 0xcccccccc;

960 
GPIOG
->
AFR
[1] = 0xcccccccc;

962 
GPIOG
->
MODER
 = 0xaaaaaaaa;

964 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

966 
GPIOG
->
OTYPER
 = 0x00000000;

968 
GPIOG
->
PUPDR
 = 0x00000000;

971 
GPIOH
->
AFR
[0] = 0x00C0CC00;

972 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

974 
GPIOH
->
MODER
 = 0xAAAA08A0;

976 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

978 
GPIOH
->
OTYPER
 = 0x00000000;

980 
GPIOH
->
PUPDR
 = 0x00000000;

983 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

984 
GPIOI
->
AFR
[1] = 0x00000CC0;

986 
GPIOI
->
MODER
 = 0x0028AAAA;

988 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

990 
GPIOI
->
OTYPER
 = 0x00000000;

992 
GPIOI
->
PUPDR
 = 0x00000000;

996 
RCC
->
AHB3ENR
 |= 0x00000001;

999 
FMC_Bk5_6
->
SDCR
[0] = 0x000039D0;

1000 
FMC_Bk5_6
->
SDTR
[0] = 0x01115351;

1004 
FMC_Bk5_6
->
SDCMR
 = 0x00000011;

1005 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1006 (
tmeg
 !0& (
timeout
-- > 0))

1008 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1012 
dex
 = 0; index<1000; index++);

1015 
FMC_Bk5_6
->
SDCMR
 = 0x00000012;

1016 
timeout
 = 0xFFFF;

1017 (
tmeg
 !0& (
timeout
-- > 0))

1019 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1023 
FMC_Bk5_6
->
SDCMR
 = 0x00000073;

1024 
timeout
 = 0xFFFF;

1025 (
tmeg
 !0& (
timeout
-- > 0))

1027 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1031 
FMC_Bk5_6
->
SDCMR
 = 0x00046014;

1032 
timeout
 = 0xFFFF;

1033 (
tmeg
 !0& (
timeout
-- > 0))

1035 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1039 
tmeg
 = 
FMC_Bk5_6
->
SDRTR
;

1040 
FMC_Bk5_6
->
SDRTR
 = (
tmeg
 | (0x0000027C<<1));

1043 
tmeg
 = 
FMC_Bk5_6
->
SDCR
[0];

1044 
FMC_Bk5_6
->
SDCR
[0] = (
tmeg
 & 0xFFFFFDFF);

1070 
	}
}

	@src/quad/target/11-CLI/system_stm32f4xx.h

28 #ide
__SYSTEM_STM32F4XX_H


29 
	#__SYSTEM_STM32F4XX_H


	)

31 
	~<dt.h
>

33 #ifde
__lulus


37 
ut32_t
 
SyemCeClock
;

38 
SyemIn
();

39 
SyemCeClockUpde
();

40 
SSysClock
();

42 #ifde
__lulus


	@src/quad/target/11-CLI/target.c

2 
	~"tim.h
"

3 
	~"dma.h
"

4 
	~"rg.h
"

20 cڡ 
timHdwe_t
 
	gtimHdwe
[
USABLE_TIMER_CHANNEL_COUNT
] = {

21 #i
defed
(
USE_LEDTIMER
)

23 .
tim
 = 
TIM4
,

24 .
	gg
 = 
IO_TAG
(
LED4
),

26 .
	gchl
 = 
TIM_Chl_1
,

28 .
	gugeFgs
 = 
TIM_USE_LED
,

31 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

32 .
	geFuni
 = 
GPIO_AF_TIM4
,

33 #ifde
USE_DSHOT


34 .
	gdmaSm
 = 
NULL
,

36 .
	gdmaIrqHdr
 = 0

40 .
	gtim
 = 
TIM4
,

41 .
	gg
 = 
IO_TAG
(
LED3
),

43 .
	gchl
 = 
TIM_Chl_2
,

45 .
	gugeFgs
 = 
TIM_USE_LED
,

48 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

49 .
	geFuni
 = 
GPIO_AF_TIM4
,

50 #ifde
USE_DSHOT


51 .
	gdmaSm
 = 
NULL
,

53 .
	gdmaIrqHdr
 = 0

57 .
	gtim
 = 
TIM4
,

58 .
	gg
 = 
IO_TAG
(
LED5
),

60 .
	gchl
 = 
TIM_Chl_3
,

62 .
	gugeFgs
 = 
TIM_USE_LED
,

65 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

66 .
	geFuni
 = 
GPIO_AF_TIM4
,

67 #ifde
USE_DSHOT


68 .
	gdmaSm
 = 
NULL
,

70 .
	gdmaIrqHdr
 = 0

74 .
	gtim
 = 
TIM4
,

75 .
	gg
 = 
IO_TAG
(
LED6
),

77 .
	gchl
 = 
TIM_Chl_4
,

79 .
	gugeFgs
 = 
TIM_USE_LED
,

82 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

83 .
	geFuni
 = 
GPIO_AF_TIM4
,

84 #ifde
USE_DSHOT


85 .
	gdmaSm
 = 
NULL
,

87 .
	gdmaIrqHdr
 = 0

135 .
	gtim
 = 
TIM2
,

136 .
	gg
 = 
IO_TAG
(
PA1
),

137 .
	gchl
 = 
TIM_Chl_2
,

138 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

139 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

140 .
	geFuni
 = 
GPIO_AF_TIM2
,

141 #ifde
USE_DSHOT


142 .
	gdmaSm
 = 
NULL
,

144 .
	gdmaIrqHdr
 = 0

148 .
	gtim
 = 
TIM2
,

149 .
	gg
 = 
IO_TAG
(
PA2
),

150 .
	gchl
 = 
TIM_Chl_3
,

151 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

152 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

153 .
	geFuni
 = 
GPIO_AF_TIM2
,

154 #ifde
USE_DSHOT


155 .
	gdmaSm
 = 
NULL
,

157 .
	gdmaIrqHdr
 = 0

161 .
	gtim
 = 
TIM2
,

162 .
	gg
 = 
IO_TAG
(
PA3
),

163 .
	gchl
 = 
TIM_Chl_4
,

164 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

165 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

166 .
	geFuni
 = 
GPIO_AF_TIM2
,

167 #ifde
USE_DSHOT


168 .
	gdmaSm
 = 
NULL
,

170 .
	gdmaIrqHdr
 = 0

188 .
	gtim
 = 
TIM3
,

189 .
	gg
 = 
IO_TAG
(
PB0
),

190 .
	gchl
 = 
TIM_Chl_3
,

191 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

193 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

195 .
	geFuni
 = 
GPIO_AF_TIM3
,

196 #ifde
USE_DSHOT


197 .
	gdmaSm
 = 
NULL
,

199 .
	gdmaIrqHdr
 = 0

205 .
	gtim
 = 
TIM3
,

206 .
	gg
 = 
IO_TAG
(
PB1
),

207 .
	gchl
 = 
TIM_Chl_4
,

209 .
	gugeFgs
 = 
TIM_USE_PWM
,

211 .
	gouut
 = 
TIMER_OUTPUT_NONE
,

212 .
	geFuni
 = 
GPIO_AF_TIM3
,

213 #ifde
USE_DSHOT


214 .
	gdmaSm
 = 
NULL
,

216 .
	gdmaIrqHdr
 = 0

222 .
	gtim
 = 
TIM1
,

223 .
	gg
 = 
IO_TAG
(
PA8
),

224 .
	gchl
 = 
TIM_Chl_1
,

225 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

226 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

227 .
	geFuni
 = 
GPIO_AF_TIM1
,

228 #ifde
USE_DSHOT


229 .
	gdmaSm
 = 
DMA2_Sm6
,

230 .
	gdmaChl
 = 
DMA_Chl_0
,

231 .
	gdmaIrqHdr
 = 
DMA2_ST6_HANDLER


237 .
	gtim
 = 
TIM1
,

238 .
	gg
 = 
IO_TAG
(
PA9
),

239 .
	gchl
 = 
TIM_Chl_2
,

240 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

241 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

242 .
	geFuni
 = 
GPIO_AF_TIM1
,

243 #ifde
USE_DSHOT


244 .
	gdmaSm
 = 
DMA2_Sm6
,

245 .
	gdmaChl
 = 
DMA_Chl_0
,

246 .
	gdmaIrqHdr
 = 
DMA2_ST6_HANDLER


250 .
	gtim
 = 
TIM1
,

251 .
	gg
 = 
IO_TAG
(
PA10
),

252 .
	gchl
 = 
TIM_Chl_3
,

253 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

254 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

255 .
	geFuni
 = 
GPIO_AF_TIM1
,

256 #ifde
USE_DSHOT


257 .
	gdmaSm
 = 
DMA2_Sm6
,

258 .
	gdmaChl
 = 
DMA_Chl_0
,

259 .
	gdmaIrqHdr
 = 
DMA2_ST6_HANDLER


263 .
	gtim
 = 
TIM1
,

264 .
	gg
 = 
IO_TAG
(
PA11
),

265 .
	gchl
 = 
TIM_Chl_4
,

266 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

267 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

268 .
	geFuni
 = 
GPIO_AF_TIM1
,

269 #ifde
USE_DSHOT


270 .
	gdmaSm
 = 
DMA2_Sm6
,

271 .
	gdmaChl
 = 
DMA_Chl_0
,

272 .
	gdmaIrqHdr
 = 
DMA2_ST6_HANDLER


	@src/quad/target/11-CLI/target.h

1 #ide
__TARGET_H


2 
	#__TARGET_H


	)

4 
	~"m32f4xx_exti.h
"

5 
	~"m32f4xx_rcc.h
"

6 
	~"m32f4xx_exti.h
"

7 
	~"m32f4xx_syscfg.h
"

8 
	~"bus_i2c.h
"

9 
	~"u.h
"

11 
	#TARGET_BOARD_IDENTIFIER
 "STMDISF4"

12 

	)

13 
	#TARGET_IO_PORTA
 0xFFFF

	)

14 
	#TARGET_IO_PORTB
 0xFFFF

	)

15 
	#TARGET_IO_PORTC
 0xFFFF

	)

16 
	#TARGET_IO_PORTD
 0xFFFF

	)

17 
	#TARGET_IO_PORTE
 0xFFFF

	)

19 
	#LED3
 
PD13


	)

20 
	#LED4
 
PD12


	)

21 
	#LED5
 
PD14


	)

22 
	#LED6
 
PD15


	)

27 
	#USE_EXTI


	)

28 
	#BTN_INT_EXTI


	)

29 
	#MPU_INT_EXTI
 
PA4


	)

30 
	#USE_MPU_DATA_READY_SIGNAL


	)

35 
	#SERIAL_PORT_COUNT
 3

37 

	)

38 
	#USE_UART1


	)

39 #ifde
USE_UART1


40 
	#UART1_RX_PIN
 
PB7


41 
	#UART1_TX_PIN
 
PB6


	)

45 #ifde
USE_UART2


46 
	#UART2_RX_PIN
 
PA3


47 
	#UART2_TX_PIN
 
PA2


49 

	)

50 
	#USE_UART3


	)

51 #ifde
USE_UART3


52 
	#UART3_RX_PIN
 
PB11


53 
	#UART3_TX_PIN
 
PB10


55 

	)

56 
	#USE_UART6


	)

57 #ifde
USE_UART6


58 
	#UART6_RX_PIN
 
PC7


	)

59 
	#UART6_TX_PIN
 
PC6


	)

73 #ifde
USE_I2C


75 
	#SOFT_I2C_SCL
 
PB8


	)

76 
	#SOFT_I2C_SDA
 
PB9


	)

79 
	#I2C_DEVICE
 (
I2CDEV_2
)

80 

	)

84 
	#USE_GYRO_I2C_MPU9250


85 
	#USE_ACC_I2C_MPU9250


87 

	)

94 
	#USE_SPI


95 

	)

96 #ifde
USE_SPI


97 
	#USE_SPI_DEVICE_1


98 
	#USE_SPI_DEVICE_2


100 

	)

103 
	#SPI1_SCK_PIN
 
PA5


104 
	#SPI1_MISO_PIN
 
PA6


105 
	#SPI1_MOSI_PIN
 
PA7


106 

	)

108 
	#SPI2_NSS_PIN
 
PE5


	)

109 
	#SPI2_SCK_PIN
 
PB13


110 
	#SPI2_MISO_PIN
 
PB14


111 
	#SPI2_MOSI_PIN
 
PB15


112 

	)

122 
	#USE_GYRO_SPI_MPU9250


	)

123 
	#MPU9250_SPI_INSTANCE
 
SPI1


	)

124 
	#MPU9250_CS_PIN
 
PC4


126 

	)

133 
	#USE_SDCARD


	)

136 
	#SDCARD_DETECT_INVERTED


	)

137 
	#SDCARD_SPI_INSTANCE
 
SPI2


	)

138 
	#SDCARD_DETECT_PIN
 
PC14


139 
	#SDCARD_SPI_CS_PIN
 
SPI2_NSS_PIN


140 

	)

144 
	#SDCARD_DMA_CHANNEL
 0

	)

145 
	#SDCARD_DMA_CHANNEL_TX_COMPLETE_FLAG
 
DMA_FLAG_TCIF5


	)

149 
	#SDCARD_SPI_INITIALISATION_CLOCK_DIVISOR
 256

150 

	)

152 
	#SDCARD_SPI_FULL_SPEED_CLOCK_DIVIDER
 4

153 

	)

162 
	#BLACKBOX


	)

164 
	#ENABLE_BLACKBOX_LOGGING_ON_SDCARD_BY_DEFAULT


	)

176 
	#USABLE_TIMER_CHANNEL_COUNT
 14

	)

177 
	#USED_TIMERS
 ( 
	`TIM_N
(1) | TIM_N(2) | TIM_N(3) | TIM_N(4) | TIM_N(8) | TIM_N(10) )

179 

	)

197 
	#DEFAULT_RX_FEATURE
 
FEATURE_RX_SERIAL


	)

198 
	#SERIAL_RX


	)

200 #ifde
SERIAL_RX


201 
	#USE_SERIALRX_SBUS


	)

204 #ide
DEFAULT_FEATURES


205 
	#DEFAULT_FEATURES
 0

207 

	)

208 #ide
DEFAULT_RX_FEATURE


209 
	#DEFAULT_RX_FEATURE
 
FEATURE_RX_PARALLEL_PWM


211 

	)

216 
	#FLASH_SIZE
 1024

217 
	#CONFIG_START_FLASH_ADDRESS
 (0x08080000)

218 

	)

	@src/quad/target/12-RTOS/common.h

1 #ide
__COMMON_H


2 
	#__COMMON_H


	)

4 
	~"m32f4xx.h
"

5 
	~"rx.h
"

6 
	~"debug.h
"

8 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

9 
	#DEFAULT_AUX_CHANNEL_COUNT
 
MAX_AUX_CHANNEL_COUNT


10 #

	)

11 
	#DEFAULT_AUX_CHANNEL_COUNT
 6

	)

14 
	#DEBUG_MODE
 
DEBUG_NONE


	)

17 #i
defed
(
STM32F4
)

18 
	#TASK_GYROPID_DESIRED_PERIOD
 125

19 
	#SCHEDULER_DELAY_LIMIT
 10

	)

21 
	#TASK_GYROPID_DESIRED_PERIOD
 1000

22 
	#SCHEDULER_DELAY_LIMIT
 100

	)

	@src/quad/target/12-RTOS/main.c

2 
	~"syem_m32f4xx.h
"

3 
	~"m32f4xx_rcc.h
"

4 
	~"m32f4xx_gpio.h
"

5 
	~"misc.h
"

6 
	~"nvic.h
"

7 
	~"syem.h
"

8 
	~"d.h
"

9 
	~"sound_br.h
"

10 
	~"cfig.h
"

11 
	~"cfigMa.h
"

12 
	~"cfig_om.h
"

13 
	~"exti.h
"

14 
	~"bu.h
"

15 
	~"rl.h
"

18 
	~"gps.h
"

19 
	~"rxSl1Te.h
"

20 
	~"rxSl3Te.h
"

21 
	~"rxSl6Te.h
"

22 
	~<dio.h
>

23 
	~"bus_i2c.h
"

24 
	~"bbd_i2c_so.h
"

25 
	~"bus_i.h
"

26 
	~"liti.h
"

27 
	~"accgyro_i_mpu9250.h
"

28 
	~"gyro.h
"

29 
	~"ac˿ti.h
"

30 
	~"mhs.h
"

34 
	~"mpu9250_so_i2c.h
"

38 
	~"pwm_ouut.h
"

39 
	~"rx_pwm.h
"

40 
	~"rx.h
"

41 
	~"u.h
"

43 
	~"time.h
"

44 
	~"fc_ce.h
"

45 
	~"fc_sks.h
"

46 
	~"schedur.h
"

48 
	~"mix.h
"

50 
	~"debug.h
"

52 
	~"sdrd.h
"

53 
	~"asynctfs.h
"

55 
	~"bckbox.h
"

56 
	~"bckbox_io.h
"

80 
	mSYSTEM_STATE_INITIALISING
 = 0,

81 
	mSYSTEM_STATE_CONFIG_LOADED
 = (1 << 0),

82 
	mSYSTEM_STATE_SENSORS_READY
 = (1 << 1),

83 
	mSYSTEM_STATE_MOTORS_READY
 = (1 << 2),

84 
	mSYSTEM_STATE_TRANSPONDER_ENABLED
 = (1 << 3),

85 
	mSYSTEM_STATE_ALL_READY
 = (1 << 7)

86 }
	tsyemS_e
;

90 
ut8_t
 
	gsyemS
 = 
SYSTEM_STATE_INITIALISING
;

94 
syemIn
();

104 
	s__FILE


106 
	mdummy
;

109 
FILE
 
	g__dout
;

111 
	$utc
(
ch
, 
FILE
 *
f
)

116 
	`rxSl3TeWre
(
ch
);

120  
ch
;

123 
	}
}

125 #ifde
__GNUC__


126 
	#PUTCHAR_PROTOTYPE
 
	`__io_putch
(
ch
)

	)

128 
	#PUTCHAR_PROTOTYPE
 
	`utc
(
ch
, 
FILE
 *
f
)

	)

131 
	gPUTCHAR_PROTOTYPE


133 
rxSl3TeWre
(
ch
);

134  
	gch
;

147 
ut8_t
 
mCڌEb
;

149 
	$ma_oss
()

151 
	`schedur
();

152 
	}
}

154 
	$ma
()

158 
	`syemIn
();

161 
	`IOGlobIn
();

164 
	`EEPROM
();

167 
	`checkEEPROMCڏsVidDa
();

170 
	`rlIn
(
	`SlCfig
());

174 
	`rxSl3TeIn
();

185 
	`adEEPROM
();

222 
syemS
 |
SYSTEM_STATE_CONFIG_LOADED
;

224 
debugMode
 = 
maCfig
.
debug_mode
;

231 
	`tchAiveFtus
();

235 
	`LedIn
(
	`LedStusCfig
());

238 
	`EXTIIn
();

241 
	`day
(100);

259 
	`timIn
();

262 #i
	`defed
(
USE_LEDTIMER
)

264 
ut16_t
 
idPul
 = 0;

267 
ut32_t
 
KhzGa
 = 500;

270 
	`dTimKhzIn
(
	`LedTimCfig
(), 
idPul
, 
LED_NUMBER
, 
KhzGa
);

272 
TIM_ARR
 = 10 * 
KhzGa
;

276 
dDutyCye
[0] = 
TIM_ARR
 * 0.75;

277 
dDutyCye
[1] = 
TIM_ARR
 * 0.50;

278 
dDutyCye
[2] = 
TIM_ARR
 * 0.25;

279 
dDutyCye
[3] = 
TIM_ARR
 * 0.20;

281 
i
 = 0; i < 
LED_NUMBER
; i++) {

282 
	`pwmWreLed
(
i
, 
dDutyCye
[i]);

290 
	`mixIn
(
	`MixCfig
()->
mixMode
, 
maCfig
.
cuomMMix
);

293 
	`mixCfigutiOuut
();

295 
ut16_t
 
bldcMidPul
 = 
	`MCfig
()->
mcommd
;

296 
	`mIn
(
	`MCfig
(), 
bldcMidPul
, 
	`gMCou
());

298 #i
	`defed
(
USE_PWM
)

300 i(
	`u
(
FEATURE_RX_PARALLEL_PWM
)) {

302 
	`pwmRxIn
(
	`PwmCfig
());

322 #ifde
USE_SPI


323 #ifde
USE_SPI_DEVICE_1


325 
	`iIn
(
SPIDEV_1
);

327 #ifde
USE_SPI_DEVICE_2


329 
	`iIn
(
SPIDEV_2
);

333 #ifde
BEEPER


334 
	`brIn
(
	`BrCfig
());

337 #ifde
USE_I2C


339 
	`i2cIn
(
I2C_DEVICE
);

382 
gyro_x
, 
gyro_y
, 
gyro_z
;

383 
acc_x
, 
acc_y
, 
acc_z
;

384 
mp
 = 0.0;

385 
rl
, 
pch
, 
yaw
;

389 
ut8_t
 
s
 = 
	`MPU_In
();

390 
	`tf
("MPU_Inesu: %u, %s, %d\r\n", 
s
, 
__FUNCTION__
, 
__LINE__
);

394 
	`mpu_dmp_
()) {

395 
	`tf
("MPU6050 inlitiڃ!, %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

396 
	`day
(200);

399 
	`tf
("MPU6050 inliti idڐusg mpu_dmp_ @%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

403 i(!
	`MPU6050_So_I2C_In
()) {

404 
	`tf
("MPU6050 inliti idڐ@%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

406 
	`tf
("Faedؚli MPU6050 @%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

412 i(!
	`MPU9250_So_I2C_In
()) {

413 
	`tf
("MPU9250 inliti idڐ@%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

415 
	`tf
("Faedؚli MPU9250 @%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

422 #i
	`defed
(
USE_IMU
)

423 i(!
	`nssAutode
(
	`GyroCfig
(), 
	`AcromCfig
())) {

425 
	`tf
("Faedؚli IMU!, %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

428 
LED6_ON
;

429 
	`day
(100);

430 
LED6_OFF
;

431 
	`day
(100);

436 
syemS
 |
SYSTEM_STATE_SENSORS_READY
;

444 #i
	`defed
(
BEEPER
)

446 
i
 = 0; i < 10; i++) {

447 
	`day
(25);

448 
BEEP_ON
;

449 
	`day
(25);

450 
BEEP_OFF
;

468 
	`rxIn
(
	`RxCfig
(), 
	`ModeAiviProfe
()->
modeAiviCdis
);

470 #ifde
USE_SDCARD


471 i(
	`u
(
FEATURE_SDCARD
&& 
	`BckboxCfig
()->
devi
 =
BLACKBOX_SDCARD
) {

473 
	`sdrdIniDeIn
();

474 
	`sdrd_
(
	`SdrdCfig
()->
uDma
);

475 
	`atfs_
();

484 #ifde
BLACKBOX


485 
	`Bckbox
();

488 #i
	`defed
(
USE_IMU
)

490 
	`gyroSCibtiCyes
();

497 
mCڌEb
 = 
ue
;

499 
ut16_t
 
dpwmv
 = 1500;

500 
ut8_t
 
d
 = 1;

504 
cfTask_t
 *
skQueueAay
[
TASK_COUNT
 + 1];

507 
	`fcTasksIn
();

522 
	`ma_oss
();

549 cڡ 
timeUs_t
 
cutTimeUs
 = 
	`mios
();

556 
	`rxUpdeCheck
(
cutTimeUs
, 0);

558 
	`skUpdeRxMa
(
cutTimeUs
);

561 
	`skMaPidLo
(
cutTimeUs
);

564 
	`day
(20);

567 #ifde
BEEPER


573 
i
 = 0; i < 10; i++) {

576 
	`day
(25);

577 
BEEP_ON
;

578 
	`day
(25);

579 
BEEP_OFF
;

581 
	`day
(2000);

586 #i
	`defed
(
USE_IMU
)

587 
	`gyroUpde
();

589 i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_60x0
 && gyro.dev.
libtiFg
) {

593 }i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_9250_I2C
 && gyro.dev.
libtiFg
) {

594 
	`tf
("MPU9250 (I2Cd- gyroADCRaw[X]: %d, gyroADCRaw[Y]: %d, gyroADCRaw[Z]: %d,ccADC[X]: %d,ccADC[Y]: %d,ccADC[Z]: %d\r\n", 
gyro
.
dev
.
gyroADCRaw
[
X
], gyro.dev.gyroADCRaw[
Y
], gyro.dev.gyroADCRaw[
Z
], 
acc
.dev.
ADCRaw
[X],cc.dev.ADCRaw[Y],cc.dev.ADCRaw[Z]);

597 }i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_9250_SPI
 && gyro.dev.
libtiFg
) {

600 
	`tf
("MPU9250 (SPId- gyroADCfd[X]: %.4f, gyroADCfd[Y]: %.4f, gyroADCfd[Z]: %.4f\r\n", 
gyro
.
gyroADCf
[
X
], gyro.gyroADCf[
Y
], gyro.gyroADCf[
Z
]);

606 
	`day
(50);

610 i(
	`mpu_dmp_g_da
(&
pch
, &
rl
, &
yaw
) == 0) {

612 
	`MPU6050_G_Gyrosce_Da
(&
gyro_x
, &
gyro_y
, &
gyro_z
);

613 
	`MPU6050_G_Acrom_Da
(&
acc_x
, &
acc_y
, &
acc_z
);

614 
mp
 = 
	`MPU6050_G_Temtu_Da
();

616 
	`mpu6050_nd_da
(
acc_x
, 
acc_y
, 
acc_z
, 
gyro_x
, 
gyro_y
, 
gyro_z
);

617 
	`u3_pt_imu
(
acc_x
, 
acc_y
, 
acc_z
, 
gyro_x
, 
gyro_y
, 
gyro_z
, ()(
rl
*100), ()(
pch
*100), ()(
yaw
*10));

629 
	`MPU6050_G_Gyrosce_Da
(&
gyro_x
, &
gyro_y
, &
gyro_z
);

630 
	`MPU6050_G_Acrom_Da
(&
acc_x
, &
acc_y
, &
acc_z
);

631 
mp
 = 
	`MPU6050_G_Temtu_Da
();

634 
	`tf
("MPU6050 d- gyro_x: %d, gyro_y: %d, gyro_z: %d,cc_x: %d,cc_y: %d,cc_z: %d,emp: %.2f\r\n", 
gyro_x
, 
gyro_y
, 
gyro_z
, 
acc_x
, 
acc_y
, 
acc_z
, 
mp
);

635 
	`day
(100);

639 
	`MPU9250_G_Gyrosce_Da
(&
gyro_x
, &
gyro_y
, &
gyro_z
);

640 
	`MPU9250_G_Acrom_Da
(&
acc_x
, &
acc_y
, &
acc_z
);

641 
mp
 = 
	`MPU9250_G_Temtu_Da
();

644 
	`tf
("MPU9250 d- gyro_x: %d, gyro_y: %d, gyro_z: %d,cc_x: %d,cc_y: %d,cc_z: %d,emp: %.2f\r\n", 
gyro_x
, 
gyro_y
, 
gyro_z
, 
acc_x
, 
acc_y
, 
acc_z
, 
mp
);

645 
	`day
(100);

662 
	`day
(10);

664 i(
TIM_CAPTURE_STATUS
 & 0x80) {

666 
	`tf
("Thriod osighigh: %u us\r\n", 
	`pwmRd
(
TIM_Chl_1
));

667 
TIM_CAPTURE_STATUS
 = 0x0;

821 
	}
}

823 
	$EbGPIOClk
()

826 
	`RCC_AHB1PhClockCmd
(

827 
RCC_AHB1Ph_GPIOA
 |

828 
RCC_AHB1Ph_GPIOB
 |

829 
RCC_AHB1Ph_GPIOC
 |

830 
RCC_AHB1Ph_GPIOD
 |

831 
RCC_AHB1Ph_GPIOE
 |

832 
RCC_AHB1Ph_GPIOH
 |

833 
RCC_AHB1Ph_CRC
 |

834 
RCC_AHB1Ph_FLITF
 |

835 
RCC_AHB1Ph_SRAM1
 |

836 
RCC_AHB1Ph_SRAM2
 |

837 
RCC_AHB1Ph_BKPSRAM
 |

838 
RCC_AHB1Ph_DMA1
 |

839 
RCC_AHB1Ph_DMA2
 |

840 0, 
ENABLE


844 
	`RCC_AHB2PhClockCmd
(0, 
ENABLE
);

847 
	`RCC_APB1PhClockCmd
(

848 
RCC_APB1Ph_PWR
 |

852 
RCC_APB1Ph_USART2
 |

853 
RCC_APB1Ph_SPI3
 |

854 
RCC_APB1Ph_SPI2
 |

855 
RCC_APB1Ph_WWDG
 |

856 
RCC_APB1Ph_TIM5
 |

857 
RCC_APB1Ph_TIM4
 |

858 
RCC_APB1Ph_TIM3
 |

859 
RCC_APB1Ph_TIM2
 |

860 0, 
ENABLE


864 
	`RCC_APB2PhClockCmd
(

865 
RCC_APB2Ph_ADC1
 |

866 
RCC_APB2Ph_SPI5
 |

867 
RCC_APB2Ph_TIM11
 |

868 
RCC_APB2Ph_TIM10
 |

869 
RCC_APB2Ph_TIM9
 |

870 
RCC_APB2Ph_TIM1
 |

871 
RCC_APB2Ph_SYSCFG
 |

872 
RCC_APB2Ph_SPI4
 |

873 
RCC_APB2Ph_SPI1
 |

874 
RCC_APB2Ph_SDIO
 |

875 
RCC_APB2Ph_USART6
 |

876 
RCC_APB2Ph_USART1
 |

877 0, 
ENABLE


881 
GPIO_InTyDef
 
GPIO_InSuu
;

882 
	`GPIO_SuIn
(&
GPIO_InSuu
);

883 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

884 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

886 
GPIO_InSuu
.
GPIO_P
 &~(
GPIO_P_13
 | 
GPIO_P_14
);

887 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

890 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

891 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

894 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

895 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

896 
	`GPIO_In
(
GPIOD
, &
GPIO_InSuu
);

897 
	`GPIO_In
(
GPIOE
, &
GPIO_InSuu
);

898 
	`GPIO_In
(
GPIOH
, &
GPIO_InSuu
);

899 
	}
}

901 
	$syemIn
()

904 
	`SSysClock
();

907 
	`NVIC_PriܙyGroupCfig
(
NVIC_PRIORITY_GROUPING
);

910 
	`RCC_CˬFg
();

913 
	`EbGPIOClk
();

916 
	`SysTick_In
();

919 
	`SysTick_Cfig
(
SyemCeClock
 / 1000);

920 
	}
}

954 
	g__g_ToDo
 = 
__baiSMemRV
(0x10);

955 
	g__g_bai_ve
 = 
__g_BASEPRI
();

957 
__t_BASEPRI
(0x00);

958 
	g__g_bai_ve2
 = 
__g_BASEPRI
();

960 
	g__g_ToDo2
 = 
__baiSMemRV
(0x10);

961 
	g__g_bai_ve3
 = 
__g_BASEPRI
();

963 
	gbai_v
 = 0x10;

964 
__baiReeMem
(&
bai_v
);

966 
	gbai_v
 = 0x00;

967 
__baiReeMem
(&
bai_v
);

973 
ut8_t
 
__bai_ve
 
__ibu__
 ((
__nup__
(
__baiReeMem
))
__g_BASEPRI
();

974 
	g__g_bai_ve
 = 
__bai_ve
;

975 
ut8_t
 
	g__ToDo
 = 
__baiSMemRV
(0x10);

976 
	g__g_bai_ve2
 = 
__g_BASEPRI
();

977 
	gfC
++;

982  
ut8_t
 
__bai_ve
 
__ibu__
 ((
__nup__
(
__baiReeMem
))
__g_BASEPRI
(), 
	g__ToDo
 = 
__baiSMemRV
(0x10); __ToDo ; __ToDo = 0 ) {

984 
__g_bai_ve2
 = 
__g_BASEPRI
();

988 
	g__g_bai_ve3
 = 
__g_BASEPRI
();

992 
	$n_up
(*
f_vue
)

994 
g_v
 = *
f_vue
;

995 
	}
}

1000 
av
 
__ibu__
 ((
__nup__
(
n_up
))) = 1;

	@src/quad/target/12-RTOS/system_stm32f4xx.c

317 
	~"m32f4xx.h
"

318 
	~"syem_m32f4xx.h
"

320 
ut32_t
 
	gh_vue
 = 
HSE_VALUE
;

341 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

345 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

352 
	#VECT_TAB_OFFSET
 0x00

	)

357 #i
defed
(
TARGET_XTAL_MHZ
)

358 
	#PLL_M
 
TARGET_XTAL_MHZ


	)

360 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F469_479xx
)

361 
	#PLL_M
 8

	)

362 #i
defed
 (
STM32F446xx
)

363 
	#PLL_M
 8

	)

364 #i
defed
 (
STM32F410xx
|| defed (
STM32F411xE
)

365 
	#PLL_M
 8

	)

370 #i
defed
(
STM32F446xx
)

372 
	#PLL_R
 7

	)

375 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

376 
	#PLL_N
 360

	)

378 
	#PLL_P
 2

	)

380 
	#PLL_Q
 7

	)

383 #i
defed
 (
STM32F40_41xxx
)

384 
	#PLL_N
 336

	)

386 
	#PLL_P
 2

	)

388 
	#PLL_Q
 7

	)

391 #i
defed
(
STM32F401xx
)

392 
	#PLL_N
 336

	)

394 
	#PLL_P
 4

	)

396 
	#PLL_Q
 7

	)

399 #i
defed
(
STM32F410xx
|| defed(
STM32F411xE
)

400 
	#PLL_N
 400

	)

403 
	#PLL_P
 4

	)

405 
	#PLL_Q
 8

	)

426 
ut32_t
 
	gSyemCeClock
 = (
PLL_N
 / 
PLL_P
) * 1000000;

428 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

438 
SSysClock
();

440 #i
defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

441 
SyemIn_ExtMemC
();

459 
	$SyemIn
()

462 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

463 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

467 
RCC
->
CR
 |(
ut32_t
)0x00000001;

470 
RCC
->
CFGR
 = 0x00000000;

473 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

476 
RCC
->
PLLCFGR
 = 0x24003010;

479 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

482 
RCC
->
CIR
 = 0x00000000;

484 #i
	`defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

485 
	`SyemIn_ExtMemC
();

490 
	`SSysClock
();

493 #ifde
VECT_TAB_SRAM


494 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

496 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

498 
	}
}

536 
	$SyemCeClockUpde
()

538 
ut32_t
 
tmp
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

539 #i
	`defed
(
STM32F446xx
)

540 
ut32_t
 

 = 2;

543 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

545 
tmp
)

548 
SyemCeClock
 = 
HSI_VALUE
;

551 
SyemCeClock
 = 
HSE_VALUE
;

557 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

558 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

560 i(
lsour
 != 0)

563 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

568 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

571 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

572 
SyemCeClock
 = 
lvco
/

;

574 #i
	`defed
(
STM32F446xx
)

579 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

580 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

581 i(
lsour
 != 0)

584 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

589 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

592 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

593 
SyemCeClock
 = 
lvco
/

;

597 
SyemCeClock
 = 
HSI_VALUE
;

602 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

604 
SyemCeClock
 >>
tmp
;

605 
	}
}

615 
	$SSysClock
()

620 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

623 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

628 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

629 
SUpCou
++;

630 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

632 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

634 
HSEStus
 = (
ut32_t
)0x01;

638 
HSEStus
 = (
ut32_t
)0x00;

641 i(
HSEStus
 =(
ut32_t
)0x01)

644 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

645 
PWR
->
CR
 |
PWR_CR_VOS
;

648 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

650 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

652 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

655 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

658 #i
	`defed
(
STM32F401xx
)

660 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

663 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

666 #i
	`defed
(
STM32F410xx
|| defed(
STM32F411xE
)

668 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

671 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

674 #i
	`defed
(
STM32F446xx
)

676 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

677 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24| (
PLL_R
 << 28);

680 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

681 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24);

685 
RCC
->
CR
 |
RCC_CR_PLLON
;

688 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

692 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

694 
PWR
->
CR
 |
PWR_CR_ODEN
;

695 (
PWR
->
CSR
 & 
PWR_CSR_ODRDY
) == 0)

698 
PWR
->
CR
 |
PWR_CR_ODSWEN
;

699 (
PWR
->
CSR
 & 
PWR_CSR_ODSWRDY
) == 0)

704 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

706 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

709 #i
	`defed
(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
)

711 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

715 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

716 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

719 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

727 
	}
}

735 #ifde
DATA_IN_ExtSRAM


744 
	$SyemIn_ExtMemC
()

767 
RCC
->
AHB1ENR
 |= 0x00000078;

770 
GPIOD
->
AFR
[0] = 0x00cc00cc;

771 
GPIOD
->
AFR
[1] = 0xcccccccc;

773 
GPIOD
->
MODER
 = 0xaaaa0a0a;

775 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

777 
GPIOD
->
OTYPER
 = 0x00000000;

779 
GPIOD
->
PUPDR
 = 0x00000000;

782 
GPIOE
->
AFR
[0] = 0xcccccccc;

783 
GPIOE
->
AFR
[1] = 0xcccccccc;

785 
GPIOE
->
MODER
 = 0xaaaaaaaa;

787 
GPIOE
->
OSPEEDR
 = 0xffffffff;

789 
GPIOE
->
OTYPER
 = 0x00000000;

791 
GPIOE
->
PUPDR
 = 0x00000000;

794 
GPIOF
->
AFR
[0] = 0x00cccccc;

795 
GPIOF
->
AFR
[1] = 0xcccc0000;

797 
GPIOF
->
MODER
 = 0xaa000aaa;

799 
GPIOF
->
OSPEEDR
 = 0xff000fff;

801 
GPIOF
->
OTYPER
 = 0x00000000;

803 
GPIOF
->
PUPDR
 = 0x00000000;

806 
GPIOG
->
AFR
[0] = 0x00cccccc;

807 
GPIOG
->
AFR
[1] = 0x000000c0;

809 
GPIOG
->
MODER
 = 0x00080aaa;

811 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

813 
GPIOG
->
OTYPER
 = 0x00000000;

815 
GPIOG
->
PUPDR
 = 0x00000000;

819 
RCC
->
AHB3ENR
 |= 0x00000001;

821 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

823 
FMC_Bk1
->
BTCR
[2] = 0x00001011;

824 
FMC_Bk1
->
BTCR
[3] = 0x00000201;

825 
FMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

828 #i
	`defed
(
STM32F40_41xxx
)

830 
FSMC_Bk1
->
BTCR
[2] = 0x00001011;

831 
FSMC_Bk1
->
BTCR
[3] = 0x00000201;

832 
FSMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

889 
	}
}

892 #ifde
DATA_IN_ExtSDRAM


901 
	$SyemIn_ExtMemC
()

903 
ut32_t
 
tmeg
 = 0, 
timeout
 = 0xFFFF;

904 
ut32_t
 
dex
;

908 
RCC
->
AHB1ENR
 |= 0x000001FC;

911 
GPIOC
->
AFR
[0] = 0x0000000c;

912 
GPIOC
->
AFR
[1] = 0x00007700;

914 
GPIOC
->
MODER
 = 0x00a00002;

916 
GPIOC
->
OSPEEDR
 = 0x00a00002;

918 
GPIOC
->
OTYPER
 = 0x00000000;

920 
GPIOC
->
PUPDR
 = 0x00500000;

923 
GPIOD
->
AFR
[0] = 0x000000CC;

924 
GPIOD
->
AFR
[1] = 0xCC000CCC;

926 
GPIOD
->
MODER
 = 0xA02A000A;

928 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

930 
GPIOD
->
OTYPER
 = 0x00000000;

932 
GPIOD
->
PUPDR
 = 0x00000000;

935 
GPIOE
->
AFR
[0] = 0xC00000CC;

936 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

938 
GPIOE
->
MODER
 = 0xAAAA800A;

940 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

942 
GPIOE
->
OTYPER
 = 0x00000000;

944 
GPIOE
->
PUPDR
 = 0x00000000;

947 
GPIOF
->
AFR
[0] = 0xcccccccc;

948 
GPIOF
->
AFR
[1] = 0xcccccccc;

950 
GPIOF
->
MODER
 = 0xAA800AAA;

952 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

954 
GPIOF
->
OTYPER
 = 0x00000000;

956 
GPIOF
->
PUPDR
 = 0x00000000;

959 
GPIOG
->
AFR
[0] = 0xcccccccc;

960 
GPIOG
->
AFR
[1] = 0xcccccccc;

962 
GPIOG
->
MODER
 = 0xaaaaaaaa;

964 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

966 
GPIOG
->
OTYPER
 = 0x00000000;

968 
GPIOG
->
PUPDR
 = 0x00000000;

971 
GPIOH
->
AFR
[0] = 0x00C0CC00;

972 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

974 
GPIOH
->
MODER
 = 0xAAAA08A0;

976 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

978 
GPIOH
->
OTYPER
 = 0x00000000;

980 
GPIOH
->
PUPDR
 = 0x00000000;

983 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

984 
GPIOI
->
AFR
[1] = 0x00000CC0;

986 
GPIOI
->
MODER
 = 0x0028AAAA;

988 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

990 
GPIOI
->
OTYPER
 = 0x00000000;

992 
GPIOI
->
PUPDR
 = 0x00000000;

996 
RCC
->
AHB3ENR
 |= 0x00000001;

999 
FMC_Bk5_6
->
SDCR
[0] = 0x000039D0;

1000 
FMC_Bk5_6
->
SDTR
[0] = 0x01115351;

1004 
FMC_Bk5_6
->
SDCMR
 = 0x00000011;

1005 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1006 (
tmeg
 !0& (
timeout
-- > 0))

1008 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1012 
dex
 = 0; index<1000; index++);

1015 
FMC_Bk5_6
->
SDCMR
 = 0x00000012;

1016 
timeout
 = 0xFFFF;

1017 (
tmeg
 !0& (
timeout
-- > 0))

1019 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1023 
FMC_Bk5_6
->
SDCMR
 = 0x00000073;

1024 
timeout
 = 0xFFFF;

1025 (
tmeg
 !0& (
timeout
-- > 0))

1027 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1031 
FMC_Bk5_6
->
SDCMR
 = 0x00046014;

1032 
timeout
 = 0xFFFF;

1033 (
tmeg
 !0& (
timeout
-- > 0))

1035 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1039 
tmeg
 = 
FMC_Bk5_6
->
SDRTR
;

1040 
FMC_Bk5_6
->
SDRTR
 = (
tmeg
 | (0x0000027C<<1));

1043 
tmeg
 = 
FMC_Bk5_6
->
SDCR
[0];

1044 
FMC_Bk5_6
->
SDCR
[0] = (
tmeg
 & 0xFFFFFDFF);

1070 
	}
}

	@src/quad/target/12-RTOS/system_stm32f4xx.h

28 #ide
__SYSTEM_STM32F4XX_H


29 
	#__SYSTEM_STM32F4XX_H


	)

31 
	~<dt.h
>

33 #ifde
__lulus


37 
ut32_t
 
SyemCeClock
;

38 
SyemIn
();

39 
SyemCeClockUpde
();

40 
SSysClock
();

42 #ifde
__lulus


	@src/quad/target/12-RTOS/target.c

2 
	~"tim.h
"

3 
	~"dma.h
"

4 
	~"rg.h
"

20 cڡ 
timHdwe_t
 
	gtimHdwe
[
USABLE_TIMER_CHANNEL_COUNT
] = {

21 #i
defed
(
USE_LEDTIMER
)

23 .
tim
 = 
TIM4
,

24 .
	gg
 = 
IO_TAG
(
LED4
),

26 .
	gchl
 = 
TIM_Chl_1
,

28 .
	gugeFgs
 = 
TIM_USE_LED
,

31 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

32 .
	geFuni
 = 
GPIO_AF_TIM4
,

33 #ifde
USE_DSHOT


34 .
	gdmaSm
 = 
NULL
,

36 .
	gdmaIrqHdr
 = 0

40 .
	gtim
 = 
TIM4
,

41 .
	gg
 = 
IO_TAG
(
LED3
),

43 .
	gchl
 = 
TIM_Chl_2
,

45 .
	gugeFgs
 = 
TIM_USE_LED
,

48 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

49 .
	geFuni
 = 
GPIO_AF_TIM4
,

50 #ifde
USE_DSHOT


51 .
	gdmaSm
 = 
NULL
,

53 .
	gdmaIrqHdr
 = 0

57 .
	gtim
 = 
TIM4
,

58 .
	gg
 = 
IO_TAG
(
LED5
),

60 .
	gchl
 = 
TIM_Chl_3
,

62 .
	gugeFgs
 = 
TIM_USE_LED
,

65 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

66 .
	geFuni
 = 
GPIO_AF_TIM4
,

67 #ifde
USE_DSHOT


68 .
	gdmaSm
 = 
NULL
,

70 .
	gdmaIrqHdr
 = 0

74 .
	gtim
 = 
TIM4
,

75 .
	gg
 = 
IO_TAG
(
LED6
),

77 .
	gchl
 = 
TIM_Chl_4
,

79 .
	gugeFgs
 = 
TIM_USE_LED
,

82 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

83 .
	geFuni
 = 
GPIO_AF_TIM4
,

84 #ifde
USE_DSHOT


85 .
	gdmaSm
 = 
NULL
,

87 .
	gdmaIrqHdr
 = 0

135 .
	gtim
 = 
TIM2
,

136 .
	gg
 = 
IO_TAG
(
PA1
),

137 .
	gchl
 = 
TIM_Chl_2
,

138 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

139 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

140 .
	geFuni
 = 
GPIO_AF_TIM2
,

141 #ifde
USE_DSHOT


142 .
	gdmaSm
 = 
NULL
,

144 .
	gdmaIrqHdr
 = 0

148 .
	gtim
 = 
TIM2
,

149 .
	gg
 = 
IO_TAG
(
PA2
),

150 .
	gchl
 = 
TIM_Chl_3
,

151 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

152 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

153 .
	geFuni
 = 
GPIO_AF_TIM2
,

154 #ifde
USE_DSHOT


155 .
	gdmaSm
 = 
NULL
,

157 .
	gdmaIrqHdr
 = 0

161 .
	gtim
 = 
TIM2
,

162 .
	gg
 = 
IO_TAG
(
PA3
),

163 .
	gchl
 = 
TIM_Chl_4
,

164 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

165 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

166 .
	geFuni
 = 
GPIO_AF_TIM2
,

167 #ifde
USE_DSHOT


168 .
	gdmaSm
 = 
NULL
,

170 .
	gdmaIrqHdr
 = 0

175 .
	gtim
 = 
TIM1
,

176 .
	gg
 = 
IO_TAG
(
PA8
),

177 .
	gchl
 = 
TIM_Chl_1
,

178 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

179 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

180 .
	geFuni
 = 
GPIO_AF_TIM1
,

181 #ifde
USE_DSHOT


182 .
	gdmaSm
 = 
DMA2_Sm6
,

183 .
	gdmaChl
 = 
DMA_Chl_0
,

184 .
	gdmaIrqHdr
 = 
DMA2_ST6_HANDLER


203 .
	gtim
 = 
TIM3
,

204 .
	gg
 = 
IO_TAG
(
PB0
),

205 .
	gchl
 = 
TIM_Chl_3
,

206 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

208 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

210 .
	geFuni
 = 
GPIO_AF_TIM3
,

211 #ifde
USE_DSHOT


212 .
	gdmaSm
 = 
NULL
,

214 .
	gdmaIrqHdr
 = 0

220 .
	gtim
 = 
TIM3
,

221 .
	gg
 = 
IO_TAG
(
PB1
),

222 .
	gchl
 = 
TIM_Chl_4
,

224 .
	gugeFgs
 = 
TIM_USE_PWM
,

226 .
	gouut
 = 
TIMER_OUTPUT_NONE
,

227 .
	geFuni
 = 
GPIO_AF_TIM3
,

228 #ifde
USE_DSHOT


229 .
	gdmaSm
 = 
NULL
,

231 .
	gdmaIrqHdr
 = 0

236 .
	gtim
 = 
TIM1
,

237 .
	gg
 = 
IO_TAG
(
PA9
),

238 .
	gchl
 = 
TIM_Chl_2
,

239 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

240 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

241 .
	geFuni
 = 
GPIO_AF_TIM1
,

242 #ifde
USE_DSHOT


243 .
	gdmaSm
 = 
DMA2_Sm6
,

244 .
	gdmaChl
 = 
DMA_Chl_0
,

245 .
	gdmaIrqHdr
 = 
DMA2_ST6_HANDLER


249 .
	gtim
 = 
TIM1
,

250 .
	gg
 = 
IO_TAG
(
PA10
),

251 .
	gchl
 = 
TIM_Chl_3
,

252 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

253 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

254 .
	geFuni
 = 
GPIO_AF_TIM1
,

255 #ifde
USE_DSHOT


256 .
	gdmaSm
 = 
DMA2_Sm6
,

257 .
	gdmaChl
 = 
DMA_Chl_0
,

258 .
	gdmaIrqHdr
 = 
DMA2_ST6_HANDLER


262 .
	gtim
 = 
TIM1
,

263 .
	gg
 = 
IO_TAG
(
PA11
),

264 .
	gchl
 = 
TIM_Chl_4
,

265 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

266 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

267 .
	geFuni
 = 
GPIO_AF_TIM1
,

268 #ifde
USE_DSHOT


269 .
	gdmaSm
 = 
DMA2_Sm6
,

270 .
	gdmaChl
 = 
DMA_Chl_0
,

271 .
	gdmaIrqHdr
 = 
DMA2_ST6_HANDLER


	@src/quad/target/12-RTOS/target.h

1 #ide
__TARGET_H


2 
	#__TARGET_H


	)

4 
	~"m32f4xx_exti.h
"

5 
	~"m32f4xx_rcc.h
"

6 
	~"m32f4xx_exti.h
"

7 
	~"m32f4xx_syscfg.h
"

8 
	~"bus_i2c.h
"

9 
	~"u.h
"

11 
	#TARGET_BOARD_IDENTIFIER
 "STMDISF4"

12 

	)

13 
	#TARGET_IO_PORTA
 0xFFFF

	)

14 
	#TARGET_IO_PORTB
 0xFFFF

	)

15 
	#TARGET_IO_PORTC
 0xFFFF

	)

16 
	#TARGET_IO_PORTD
 0xFFFF

	)

17 
	#TARGET_IO_PORTE
 0xFFFF

	)

19 
	#LED3
 
PD13


	)

20 
	#LED4
 
PD12


	)

21 
	#LED5
 
PD14


	)

22 
	#LED6
 
PD15


	)

27 
	#USE_EXTI


	)

28 
	#BTN_INT_EXTI


	)

29 
	#MPU_INT_EXTI
 
PA4


	)

30 
	#USE_MPU_DATA_READY_SIGNAL


	)

35 
	#SERIAL_PORT_COUNT
 3

37 

	)

38 
	#USE_UART1


	)

39 #ifde
USE_UART1


40 
	#UART1_RX_PIN
 
PB7


41 
	#UART1_TX_PIN
 
PB6


	)

45 #ifde
USE_UART2


46 
	#UART2_RX_PIN
 
PA3


47 
	#UART2_TX_PIN
 
PA2


49 

	)

50 
	#USE_UART3


	)

51 #ifde
USE_UART3


52 
	#UART3_RX_PIN
 
PB11


53 
	#UART3_TX_PIN
 
PB10


55 

	)

56 
	#USE_UART6


	)

57 #ifde
USE_UART6


58 
	#UART6_RX_PIN
 
PC7


	)

59 
	#UART6_TX_PIN
 
PC6


	)

73 #ifde
USE_I2C


75 
	#SOFT_I2C_SCL
 
PB8


	)

76 
	#SOFT_I2C_SDA
 
PB9


	)

79 
	#I2C_DEVICE
 (
I2CDEV_2
)

80 

	)

84 
	#USE_GYRO_I2C_MPU9250


85 
	#USE_ACC_I2C_MPU9250


87 

	)

94 
	#USE_SPI


95 

	)

96 #ifde
USE_SPI


97 
	#USE_SPI_DEVICE_1


98 
	#USE_SPI_DEVICE_2


100 

	)

103 
	#SPI1_SCK_PIN
 
PA5


104 
	#SPI1_MISO_PIN
 
PA6


105 
	#SPI1_MOSI_PIN
 
PA7


106 

	)

108 
	#SPI2_NSS_PIN
 
PE5


	)

109 
	#SPI2_SCK_PIN
 
PB13


110 
	#SPI2_MISO_PIN
 
PB14


111 
	#SPI2_MOSI_PIN
 
PB15


112 

	)

122 
	#USE_GYRO_SPI_MPU9250


	)

123 
	#MPU9250_SPI_INSTANCE
 
SPI1


	)

124 
	#MPU9250_CS_PIN
 
PC4


126 

	)

133 
	#USE_SDCARD


	)

136 
	#SDCARD_DETECT_INVERTED


	)

137 
	#SDCARD_SPI_INSTANCE
 
SPI2


	)

138 
	#SDCARD_DETECT_PIN
 
PC14


139 
	#SDCARD_SPI_CS_PIN
 
SPI2_NSS_PIN


140 

	)

144 
	#SDCARD_DMA_CHANNEL
 0

	)

145 
	#SDCARD_DMA_CHANNEL_TX_COMPLETE_FLAG
 
DMA_FLAG_TCIF5


	)

149 
	#SDCARD_SPI_INITIALISATION_CLOCK_DIVISOR
 256

150 

	)

152 
	#SDCARD_SPI_FULL_SPEED_CLOCK_DIVIDER
 4

153 

	)

162 
	#BLACKBOX


	)

164 
	#ENABLE_BLACKBOX_LOGGING_ON_SDCARD_BY_DEFAULT


	)

176 
	#USABLE_TIMER_CHANNEL_COUNT
 14

	)

177 
	#USED_TIMERS
 ( 
	`TIM_N
(1) | TIM_N(2) | TIM_N(3) | TIM_N(4) | TIM_N(8) | TIM_N(10) )

179 

	)

197 
	#DEFAULT_RX_FEATURE
 
FEATURE_RX_SERIAL


	)

198 
	#SERIAL_RX


	)

200 #ifde
SERIAL_RX


201 
	#USE_SERIALRX_SBUS


	)

204 #ide
DEFAULT_FEATURES


205 
	#DEFAULT_FEATURES
 0

207 

	)

208 #ide
DEFAULT_RX_FEATURE


209 
	#DEFAULT_RX_FEATURE
 
FEATURE_RX_PARALLEL_PWM


211 

	)

216 
	#FLASH_SIZE
 1024

217 
	#CONFIG_START_FLASH_ADDRESS
 (0x08080000)

218 

	)

	@src/quad/target/13-PID/common.h

1 #ide
__COMMON_H


2 
	#__COMMON_H


	)

4 
	~"m32f4xx.h
"

5 
	~"rx.h
"

6 
	~"debug.h
"

8 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

9 
	#DEFAULT_AUX_CHANNEL_COUNT
 
MAX_AUX_CHANNEL_COUNT


10 #

	)

11 
	#DEFAULT_AUX_CHANNEL_COUNT
 6

	)

14 
	#DEBUG_MODE
 
DEBUG_NONE


	)

17 #i
defed
(
STM32F4
)

18 
	#TASK_GYROPID_DESIRED_PERIOD
 125

19 
	#SCHEDULER_DELAY_LIMIT
 10

	)

21 
	#TASK_GYROPID_DESIRED_PERIOD
 1000

22 
	#SCHEDULER_DELAY_LIMIT
 100

	)

	@src/quad/target/13-PID/main.c

2 
	~"syem_m32f4xx.h
"

3 
	~"m32f4xx_rcc.h
"

4 
	~"m32f4xx_gpio.h
"

5 
	~"misc.h
"

6 
	~"nvic.h
"

7 
	~"syem.h
"

8 
	~"d.h
"

9 
	~"sound_br.h
"

10 
	~"cfig.h
"

11 
	~"cfigMa.h
"

12 
	~"cfig_om.h
"

13 
	~"exti.h
"

14 
	~"bu.h
"

15 
	~"rl.h
"

18 
	~"gps.h
"

19 
	~"rxSl1Te.h
"

20 
	~"rxSl3Te.h
"

21 
	~"bluohSl6.h
"

22 
	~<dio.h
>

23 
	~"bus_i2c.h
"

24 
	~"bbd_i2c_so.h
"

25 
	~"bus_i.h
"

26 
	~"liti.h
"

27 
	~"accgyro_i_mpu9250.h
"

31 
	~"mhs.h
"

39 
	~"pwm_ouut.h
"

40 
	~"rx_pwm.h
"

42 
	~"u.h
"

44 
	~"time.h
"

46 
	~"fc_sks.h
"

47 
	~"schedur.h
"

61 
	~"ruime_cfig.h
"

62 
	~"imu.h
"

63 
	~"ed.h
"

68 
	mSYSTEM_STATE_INITIALISING
 = 0,

69 
	mSYSTEM_STATE_CONFIG_LOADED
 = (1 << 0),

70 
	mSYSTEM_STATE_SENSORS_READY
 = (1 << 1),

71 
	mSYSTEM_STATE_MOTORS_READY
 = (1 << 2),

72 
	mSYSTEM_STATE_TRANSPONDER_ENABLED
 = (1 << 3),

73 
	mSYSTEM_STATE_ALL_READY
 = (1 << 7)

74 }
	tsyemS_e
;

76 
ut8_t
 
	gsyemS
 = 
SYSTEM_STATE_INITIALISING
;

78 
syemIn
();

81 
	s__FILE


83 
	mdummy
;

86 
FILE
 
	g__dout
;

88 
	$utc
(
ch
, 
FILE
 *
f
)

93 
	`rxSl3TeWre
(
ch
);

96  
ch
;

99 
	}
}

101 #ifde
__GNUC__


102 
	#PUTCHAR_PROTOTYPE
 
	`__io_putch
(
ch
)

	)

104 
	#PUTCHAR_PROTOTYPE
 
	`utc
(
ch
, 
FILE
 *
f
)

	)

107 
	gPUTCHAR_PROTOTYPE


109 
rxSl3TeWre
(
ch
);

110  
	gch
;

114 
	$ma_oss
()

116 
	`schedur
();

117 
	}
}

119 
	$ma
()

123 
	`syemIn
();

126 
	`IOGlobIn
();

129 
	`EEPROM
();

132 
	`checkEEPROMCڏsVidDa
();

135 
	`rlIn
(
	`SlCfig
());

139 
	`rxSl3TeIn
();

142 
	`bluohSl6In
();

152 
	`adEEPROM
();

154 
syemS
 |
SYSTEM_STATE_CONFIG_LOADED
;

163 
	`tchAiveFtus
();

167 
	`LedIn
(
	`LedStusCfig
());

170 
	`EXTIIn
();

175 
	`modeSwchBPlIn
(
	`BuModeSwchCfig
());

178 
	`day
(100);

181 
	`timIn
();

185 
	`dcBrushedMIn
(
	`DCBrushedMCfig
());

188 
	`pwmEncodIn
(
	`PwmEncodCfig
());

190 #ifde
USE_SPI


191 #ifde
USE_SPI_DEVICE_1


193 
	`iIn
(
SPIDEV_1
);

195 #ifde
USE_SPI_DEVICE_2


197 
	`iIn
(
SPIDEV_2
);

201 #ifde
BEEPER


202 
	`brIn
(
	`BrCfig
());

205 #i
	`defed
(
BEEPER
)

207 
i
 = 0; i < 10; i++) {

208 
	`day
(25);

209 
BEEP_ON
;

210 
	`day
(25);

211 
BEEP_OFF
;

216 i(!
	`nssAutode
(
	`GyroCfig
(), 
	`AcromCfig
(), 
	`UɿsoundCfig
())) {

221 
LED5_ON
;

222 
	`day
(100);

223 
LED5_OFF
;

224 
	`day
(100);

229 
syemS
 |
SYSTEM_STATE_SENSORS_READY
;

232 
	`edIn
(
	`OLEDCfig
());

235 
	`imuIn
();

237 #i
	`defed
(
USE_IMU
)

239 
	`gyroSCibtiCyes
();

242 
	`accSCibtiCyes
(
CALIBRATING_ACC_CYCLES
);

246 
	`tchAiveFtus
();

249 
	`fcTasksIn
();

251 
syemS
 |
SYSTEM_STATE_ALL_READY
;

256 
	`ma_oss
();

260 
	}
}

262 
	$EbGPIOClk
()

265 
	`RCC_AHB1PhClockCmd
(

266 
RCC_AHB1Ph_GPIOA
 |

267 
RCC_AHB1Ph_GPIOB
 |

268 
RCC_AHB1Ph_GPIOC
 |

269 
RCC_AHB1Ph_GPIOD
 |

270 
RCC_AHB1Ph_GPIOE
 |

271 
RCC_AHB1Ph_GPIOH
 |

272 
RCC_AHB1Ph_CRC
 |

273 
RCC_AHB1Ph_FLITF
 |

274 
RCC_AHB1Ph_SRAM1
 |

275 
RCC_AHB1Ph_SRAM2
 |

276 
RCC_AHB1Ph_BKPSRAM
 |

277 
RCC_AHB1Ph_DMA1
 |

278 
RCC_AHB1Ph_DMA2
 |

279 0, 
ENABLE


283 
	`RCC_AHB2PhClockCmd
(0, 
ENABLE
);

286 
	`RCC_APB1PhClockCmd
(

287 
RCC_APB1Ph_PWR
 |

291 
RCC_APB1Ph_USART2
 |

292 
RCC_APB1Ph_SPI3
 |

293 
RCC_APB1Ph_SPI2
 |

294 
RCC_APB1Ph_WWDG
 |

295 
RCC_APB1Ph_TIM5
 |

296 
RCC_APB1Ph_TIM4
 |

297 
RCC_APB1Ph_TIM3
 |

298 
RCC_APB1Ph_TIM2
 |

299 0, 
ENABLE


303 
	`RCC_APB2PhClockCmd
(

304 
RCC_APB2Ph_ADC1
 |

305 
RCC_APB2Ph_SPI5
 |

306 
RCC_APB2Ph_TIM11
 |

307 
RCC_APB2Ph_TIM10
 |

308 
RCC_APB2Ph_TIM9
 |

309 
RCC_APB2Ph_TIM1
 |

310 
RCC_APB2Ph_SYSCFG
 |

311 
RCC_APB2Ph_SPI4
 |

312 
RCC_APB2Ph_SPI1
 |

313 
RCC_APB2Ph_SDIO
 |

314 
RCC_APB2Ph_USART6
 |

315 
RCC_APB2Ph_USART1
 |

316 0, 
ENABLE


320 
GPIO_InTyDef
 
GPIO_InSuu
;

321 
	`GPIO_SuIn
(&
GPIO_InSuu
);

322 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

323 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

325 
GPIO_InSuu
.
GPIO_P
 &~(
GPIO_P_13
 | 
GPIO_P_14
);

326 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

329 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

330 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

333 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

334 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

335 
	`GPIO_In
(
GPIOD
, &
GPIO_InSuu
);

336 
	`GPIO_In
(
GPIOE
, &
GPIO_InSuu
);

337 
	`GPIO_In
(
GPIOH
, &
GPIO_InSuu
);

338 
	}
}

340 
	$syemIn
()

343 
	`SSysClock
();

346 
	`NVIC_PriܙyGroupCfig
(
NVIC_PRIORITY_GROUPING
);

349 
	`RCC_CˬFg
();

352 
	`EbGPIOClk
();

355 
	`SysTick_In
();

358 
	`SysTick_Cfig
(
SyemCeClock
 / 1000);

359 
	}
}

	@src/quad/target/13-PID/system_stm32f4xx.c

317 
	~"m32f4xx.h
"

318 
	~"syem_m32f4xx.h
"

320 
ut32_t
 
	gh_vue
 = 
HSE_VALUE
;

341 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

345 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

352 
	#VECT_TAB_OFFSET
 0x00

	)

357 #i
defed
(
TARGET_XTAL_MHZ
)

358 
	#PLL_M
 
TARGET_XTAL_MHZ


	)

360 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F469_479xx
)

361 
	#PLL_M
 8

	)

362 #i
defed
 (
STM32F446xx
)

363 
	#PLL_M
 8

	)

364 #i
defed
 (
STM32F410xx
|| defed (
STM32F411xE
)

365 
	#PLL_M
 8

	)

370 #i
defed
(
STM32F446xx
)

372 
	#PLL_R
 7

	)

375 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

376 
	#PLL_N
 360

	)

378 
	#PLL_P
 2

	)

380 
	#PLL_Q
 7

	)

383 #i
defed
 (
STM32F40_41xxx
)

384 
	#PLL_N
 336

	)

386 
	#PLL_P
 2

	)

388 
	#PLL_Q
 7

	)

391 #i
defed
(
STM32F401xx
)

392 
	#PLL_N
 336

	)

394 
	#PLL_P
 4

	)

396 
	#PLL_Q
 7

	)

399 #i
defed
(
STM32F410xx
|| defed(
STM32F411xE
)

400 
	#PLL_N
 400

	)

403 
	#PLL_P
 4

	)

405 
	#PLL_Q
 8

	)

426 
ut32_t
 
	gSyemCeClock
 = (
PLL_N
 / 
PLL_P
) * 1000000;

428 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

438 
SSysClock
();

440 #i
defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

441 
SyemIn_ExtMemC
();

459 
	$SyemIn
()

462 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

463 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

467 
RCC
->
CR
 |(
ut32_t
)0x00000001;

470 
RCC
->
CFGR
 = 0x00000000;

473 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

476 
RCC
->
PLLCFGR
 = 0x24003010;

479 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

482 
RCC
->
CIR
 = 0x00000000;

484 #i
	`defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

485 
	`SyemIn_ExtMemC
();

490 
	`SSysClock
();

493 #ifde
VECT_TAB_SRAM


494 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

496 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

498 
	}
}

536 
	$SyemCeClockUpde
()

538 
ut32_t
 
tmp
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

539 #i
	`defed
(
STM32F446xx
)

540 
ut32_t
 

 = 2;

543 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

545 
tmp
)

548 
SyemCeClock
 = 
HSI_VALUE
;

551 
SyemCeClock
 = 
HSE_VALUE
;

557 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

558 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

560 i(
lsour
 != 0)

563 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

568 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

571 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

572 
SyemCeClock
 = 
lvco
/

;

574 #i
	`defed
(
STM32F446xx
)

579 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

580 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

581 i(
lsour
 != 0)

584 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

589 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

592 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

593 
SyemCeClock
 = 
lvco
/

;

597 
SyemCeClock
 = 
HSI_VALUE
;

602 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

604 
SyemCeClock
 >>
tmp
;

605 
	}
}

615 
	$SSysClock
()

620 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

623 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

628 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

629 
SUpCou
++;

630 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

632 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

634 
HSEStus
 = (
ut32_t
)0x01;

638 
HSEStus
 = (
ut32_t
)0x00;

641 i(
HSEStus
 =(
ut32_t
)0x01)

644 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

645 
PWR
->
CR
 |
PWR_CR_VOS
;

648 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

650 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

652 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

655 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

658 #i
	`defed
(
STM32F401xx
)

660 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

663 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

666 #i
	`defed
(
STM32F410xx
|| defed(
STM32F411xE
)

668 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

671 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

674 #i
	`defed
(
STM32F446xx
)

676 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

677 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24| (
PLL_R
 << 28);

680 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

681 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24);

685 
RCC
->
CR
 |
RCC_CR_PLLON
;

688 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

692 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

694 
PWR
->
CR
 |
PWR_CR_ODEN
;

695 (
PWR
->
CSR
 & 
PWR_CSR_ODRDY
) == 0)

698 
PWR
->
CR
 |
PWR_CR_ODSWEN
;

699 (
PWR
->
CSR
 & 
PWR_CSR_ODSWRDY
) == 0)

704 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

706 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

709 #i
	`defed
(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
)

711 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

715 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

716 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

719 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

727 
	}
}

735 #ifde
DATA_IN_ExtSRAM


744 
	$SyemIn_ExtMemC
()

767 
RCC
->
AHB1ENR
 |= 0x00000078;

770 
GPIOD
->
AFR
[0] = 0x00cc00cc;

771 
GPIOD
->
AFR
[1] = 0xcccccccc;

773 
GPIOD
->
MODER
 = 0xaaaa0a0a;

775 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

777 
GPIOD
->
OTYPER
 = 0x00000000;

779 
GPIOD
->
PUPDR
 = 0x00000000;

782 
GPIOE
->
AFR
[0] = 0xcccccccc;

783 
GPIOE
->
AFR
[1] = 0xcccccccc;

785 
GPIOE
->
MODER
 = 0xaaaaaaaa;

787 
GPIOE
->
OSPEEDR
 = 0xffffffff;

789 
GPIOE
->
OTYPER
 = 0x00000000;

791 
GPIOE
->
PUPDR
 = 0x00000000;

794 
GPIOF
->
AFR
[0] = 0x00cccccc;

795 
GPIOF
->
AFR
[1] = 0xcccc0000;

797 
GPIOF
->
MODER
 = 0xaa000aaa;

799 
GPIOF
->
OSPEEDR
 = 0xff000fff;

801 
GPIOF
->
OTYPER
 = 0x00000000;

803 
GPIOF
->
PUPDR
 = 0x00000000;

806 
GPIOG
->
AFR
[0] = 0x00cccccc;

807 
GPIOG
->
AFR
[1] = 0x000000c0;

809 
GPIOG
->
MODER
 = 0x00080aaa;

811 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

813 
GPIOG
->
OTYPER
 = 0x00000000;

815 
GPIOG
->
PUPDR
 = 0x00000000;

819 
RCC
->
AHB3ENR
 |= 0x00000001;

821 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

823 
FMC_Bk1
->
BTCR
[2] = 0x00001011;

824 
FMC_Bk1
->
BTCR
[3] = 0x00000201;

825 
FMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

828 #i
	`defed
(
STM32F40_41xxx
)

830 
FSMC_Bk1
->
BTCR
[2] = 0x00001011;

831 
FSMC_Bk1
->
BTCR
[3] = 0x00000201;

832 
FSMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

889 
	}
}

892 #ifde
DATA_IN_ExtSDRAM


901 
	$SyemIn_ExtMemC
()

903 
ut32_t
 
tmeg
 = 0, 
timeout
 = 0xFFFF;

904 
ut32_t
 
dex
;

908 
RCC
->
AHB1ENR
 |= 0x000001FC;

911 
GPIOC
->
AFR
[0] = 0x0000000c;

912 
GPIOC
->
AFR
[1] = 0x00007700;

914 
GPIOC
->
MODER
 = 0x00a00002;

916 
GPIOC
->
OSPEEDR
 = 0x00a00002;

918 
GPIOC
->
OTYPER
 = 0x00000000;

920 
GPIOC
->
PUPDR
 = 0x00500000;

923 
GPIOD
->
AFR
[0] = 0x000000CC;

924 
GPIOD
->
AFR
[1] = 0xCC000CCC;

926 
GPIOD
->
MODER
 = 0xA02A000A;

928 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

930 
GPIOD
->
OTYPER
 = 0x00000000;

932 
GPIOD
->
PUPDR
 = 0x00000000;

935 
GPIOE
->
AFR
[0] = 0xC00000CC;

936 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

938 
GPIOE
->
MODER
 = 0xAAAA800A;

940 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

942 
GPIOE
->
OTYPER
 = 0x00000000;

944 
GPIOE
->
PUPDR
 = 0x00000000;

947 
GPIOF
->
AFR
[0] = 0xcccccccc;

948 
GPIOF
->
AFR
[1] = 0xcccccccc;

950 
GPIOF
->
MODER
 = 0xAA800AAA;

952 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

954 
GPIOF
->
OTYPER
 = 0x00000000;

956 
GPIOF
->
PUPDR
 = 0x00000000;

959 
GPIOG
->
AFR
[0] = 0xcccccccc;

960 
GPIOG
->
AFR
[1] = 0xcccccccc;

962 
GPIOG
->
MODER
 = 0xaaaaaaaa;

964 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

966 
GPIOG
->
OTYPER
 = 0x00000000;

968 
GPIOG
->
PUPDR
 = 0x00000000;

971 
GPIOH
->
AFR
[0] = 0x00C0CC00;

972 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

974 
GPIOH
->
MODER
 = 0xAAAA08A0;

976 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

978 
GPIOH
->
OTYPER
 = 0x00000000;

980 
GPIOH
->
PUPDR
 = 0x00000000;

983 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

984 
GPIOI
->
AFR
[1] = 0x00000CC0;

986 
GPIOI
->
MODER
 = 0x0028AAAA;

988 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

990 
GPIOI
->
OTYPER
 = 0x00000000;

992 
GPIOI
->
PUPDR
 = 0x00000000;

996 
RCC
->
AHB3ENR
 |= 0x00000001;

999 
FMC_Bk5_6
->
SDCR
[0] = 0x000039D0;

1000 
FMC_Bk5_6
->
SDTR
[0] = 0x01115351;

1004 
FMC_Bk5_6
->
SDCMR
 = 0x00000011;

1005 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1006 (
tmeg
 !0& (
timeout
-- > 0))

1008 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1012 
dex
 = 0; index<1000; index++);

1015 
FMC_Bk5_6
->
SDCMR
 = 0x00000012;

1016 
timeout
 = 0xFFFF;

1017 (
tmeg
 !0& (
timeout
-- > 0))

1019 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1023 
FMC_Bk5_6
->
SDCMR
 = 0x00000073;

1024 
timeout
 = 0xFFFF;

1025 (
tmeg
 !0& (
timeout
-- > 0))

1027 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1031 
FMC_Bk5_6
->
SDCMR
 = 0x00046014;

1032 
timeout
 = 0xFFFF;

1033 (
tmeg
 !0& (
timeout
-- > 0))

1035 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1039 
tmeg
 = 
FMC_Bk5_6
->
SDRTR
;

1040 
FMC_Bk5_6
->
SDRTR
 = (
tmeg
 | (0x0000027C<<1));

1043 
tmeg
 = 
FMC_Bk5_6
->
SDCR
[0];

1044 
FMC_Bk5_6
->
SDCR
[0] = (
tmeg
 & 0xFFFFFDFF);

1070 
	}
}

	@src/quad/target/13-PID/system_stm32f4xx.h

28 #ide
__SYSTEM_STM32F4XX_H


29 
	#__SYSTEM_STM32F4XX_H


	)

31 
	~<dt.h
>

33 #ifde
__lulus


37 
ut32_t
 
SyemCeClock
;

38 
SyemIn
();

39 
SyemCeClockUpde
();

40 
SSysClock
();

42 #ifde
__lulus


	@src/quad/target/13-PID/target.c

2 
	~"tim.h
"

3 
	~"dma.h
"

4 
	~"rg.h
"

20 cڡ 
timHdwe_t
 
	gtimHdwe
[
USABLE_TIMER_CHANNEL_COUNT
] = {

22 .
tim
 = 
TIM2
,

23 .
	gg
 = 
IO_TAG
(
PA0
),

24 .
	gchl
 = 
TIM_Chl_1
,

25 .
	gugeFgs
 = 
TIM_USE_ENCODER
,

26 .
	gouut
 = 
TIMER_OUTPUT_NONE
,

27 .
	geFuni
 = 
GPIO_AF_TIM2
,

28 #ifde
USE_DSHOT


29 .
	gdmaSm
 = 
NULL
,

31 .
	gdmaIrqHdr
 = 0

35 .
	gtim
 = 
TIM2
,

36 .
	gg
 = 
IO_TAG
(
PA1
),

37 .
	gchl
 = 
TIM_Chl_2
,

38 .
	gugeFgs
 = 
TIM_USE_ENCODER
,

39 .
	gouut
 = 
TIMER_OUTPUT_NONE
,

40 .
	geFuni
 = 
GPIO_AF_TIM2
,

43 .
	gtim
 = 
TIM4
,

44 .
	gg
 = 
IO_TAG
(
PB6
),

45 .
	gchl
 = 
TIM_Chl_1
,

46 .
	gugeFgs
 = 
TIM_USE_ENCODER
,

47 .
	gouut
 = 
TIMER_OUTPUT_NONE
,

48 .
	geFuni
 = 
GPIO_AF_TIM4
,

51 .
	gtim
 = 
TIM4
,

52 .
	gg
 = 
IO_TAG
(
PB7
),

53 .
	gchl
 = 
TIM_Chl_2
,

54 .
	gugeFgs
 = 
TIM_USE_ENCODER
,

55 .
	gouut
 = 
TIMER_OUTPUT_NONE
,

56 .
	geFuni
 = 
GPIO_AF_TIM4
,

59 .
	gtim
 = 
TIM1
,

60 .
	gg
 = 
IO_TAG
(
PA8
),

61 .
	gchl
 = 
TIM_Chl_1
,

62 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

63 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

64 .
	geFuni
 = 
GPIO_AF_TIM1
,

67 .
	gtim
 = 
TIM1
,

68 .
	gg
 = 
IO_TAG
(
PA10
),

69 .
	gchl
 = 
TIM_Chl_3
,

70 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

71 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

72 .
	geFuni
 = 
GPIO_AF_TIM1
,

75 .
	gtim
 = 
TIM3
,

76 .
	gg
 = 
IO_TAG
(
PB0
),

77 .
	gchl
 = 
TIM_Chl_3
,

78 .
	gugeFgs
 = 
TIM_USE_PWM
,

79 .
	gouut
 = 
TIMER_OUTPUT_NONE
,

80 .
	geFuni
 = 
GPIO_AF_TIM3
,

83 .
	gtim
 = 
TIM3
,

84 .
	gg
 = 
IO_TAG
(
PB1
),

85 .
	gchl
 = 
TIM_Chl_4
,

86 .
	gugeFgs
 = 
TIM_USE_PWM
,

87 .
	gouut
 = 
TIMER_OUTPUT_NONE
,

88 .
	geFuni
 = 
GPIO_AF_TIM3
,

	@src/quad/target/13-PID/target.h

1 #ide
__TARGET_H


2 
	#__TARGET_H


	)

4 
	~"m32f4xx_exti.h
"

5 
	~"m32f4xx_rcc.h
"

6 
	~"m32f4xx_exti.h
"

7 
	~"m32f4xx_syscfg.h
"

8 
	~"bus_i2c.h
"

9 
	~"u.h
"

13 
	#TARGET_BOARD_IDENTIFIER
 "STMDISF4"

14 

	)

15 
	#F450_QUAD_30A_1000KVMOTOR


	)

18 
	#TARGET_IO_PORTA
 0xFFFF

	)

19 
	#TARGET_IO_PORTB
 0xFFFF

	)

20 
	#TARGET_IO_PORTC
 0xFFFF

	)

21 
	#TARGET_IO_PORTD
 0xFFFF

	)

22 
	#TARGET_IO_PORTE
 0xFFFF

	)

25 
	#LED3
 
PD13


	)

26 
	#LED4
 
PD12


	)

27 
	#LED5
 
PD14


	)

28 
	#LED6
 
PD15


	)

31 
	#BUTTON_MODE_SWITCH
 
PA15


	)

34 
	#DC_BRUSHED_MOTOR1_AIN1
 
PB13


	)

35 
	#DC_BRUSHED_MOTOR1_AIN2
 
PB12


	)

36 
	#DC_BRUSHED_MOTOR2_BIN1
 
PB14


	)

37 
	#DC_BRUSHED_MOTOR2_BIN2
 
PB15


	)

44 
	#ULTRASOUND


	)

46 
	#ULTRASOUND_1_TRIGGER
 
PC8


	)

47 
	#ULTRASOUND_1_ECHO
 
PC9


	)

49 
	#ULTRASOUND_2_TRIGGER
 
PC10


	)

50 
	#ULTRASOUND_2_ECHO
 
PC11


	)

52 
	#ULTRASOUND_3_TRIGGER
 
PC12


	)

53 
	#ULTRASOUND_3_ECHO
 
PD0


	)

55 
	#ULTRASOUND_4_TRIGGER
 
PD1


	)

56 
	#ULTRASOUND_4_ECHO
 
PD2


	)

58 
	#ULTRASOUND_5_TRIGGER
 
PD3


	)

59 
	#ULTRASOUND_5_ECHO
 
PD4


	)

61 
	#ULTRASOUND_6_TRIGGER
 
PD6


	)

62 
	#ULTRASOUND_6_ECHO
 
PD7


	)

65 
	#OLED_RST
 
PC13


	)

66 
	#OLED_DC
 
PB4


	)

67 
	#OLED_SCL
 
PC15


	)

68 
	#OLED_SDA
 
PC14


	)

70 
	#BEEPER
 
PE2


71 

	)

72 
	#USE_EXTI


	)

73 
	#BTN_INT_EXTI


	)

74 
	#MPU_INT_EXTI
 
PA4


	)

75 
	#USE_MPU_DATA_READY_SIGNAL


	)

80 
	#SERIAL_PORT_COUNT
 3

82 

	)

83 
	#USE_UART1


	)

84 #ifde
USE_UART1


85 
	#UART1_RX_PIN
 
PB7


86 
	#UART1_TX_PIN
 
PB6


88 

	)

90 #ifde
USE_UART2


91 
	#UART2_RX_PIN
 
PA3


92 
	#UART2_TX_PIN
 
PA2


94 

	)

95 
	#USE_UART3


	)

96 #ifde
USE_UART3


97 
	#UART3_RX_PIN
 
PB11


98 
	#UART3_TX_PIN
 
PB10


100 

	)

101 
	#USE_UART6


	)

102 #ifde
USE_UART6


103 
	#UART6_RX_PIN
 
PC7


104 
	#UART6_TX_PIN
 
PC6


	)

108 
	#USE_IMU


109 

	)

118 #ifde
USE_I2C


125 
	#I2C_DEVICE
 (
I2CDEV_2
)

126 

	)

130 
	#USE_GYRO_I2C_MPU9250


131 
	#USE_ACC_I2C_MPU9250


132 

	)

141 
	#USE_SPI


142 

	)

143 #ifde
USE_SPI


145 
	#USE_SPI_DEVICE_1


148 

	)

151 
	#SPI1_SCK_PIN
 
PA5


152 
	#SPI1_MISO_PIN
 
PA6


153 
	#SPI1_MOSI_PIN
 
PA7


154 

	)

171 
	#USE_GYRO_SPI_MPU9250


	)

172 
	#USE_ACC_SPI_MPU9250


	)

173 
	#MPU9250_SPI_INSTANCE
 
SPI1


	)

174 
	#MPU9250_CS_PIN
 
PC4


175 

	)

227 
	#USABLE_TIMER_CHANNEL_COUNT
 14

	)

228 
	#USED_TIMERS
 ( 
	`TIM_N
(1) | TIM_N(2) | TIM_N(3) | TIM_N(4) | TIM_N(5) | TIM_N(6) | TIM_N(7) | TIM_N(8) | TIM_N(9) | TIM_N(10) | TIM_N(11) )

230 

	)

256 #ide
DEFAULT_FEATURES


258 
	#DEFAULT_FEATURES
 (
FEATURE_ULTRASOUND
)

262 

	)

263 #ide
DEFAULT_RX_FEATURE


264 
	#DEFAULT_RX_FEATURE
 
FEATURE_RX_PARALLEL_PWM


266 

	)

271 
	#FLASH_SIZE
 1024

272 
	#CONFIG_START_FLASH_ADDRESS
 (0x08080000)

273 

	)

	@src/quad/target/2-GPIO/main.c

2 
	~"syem_m32f4xx.h
"

3 
	~"m32f4xx_rcc.h
"

4 
	~"m32f4xx_gpio.h
"

5 
	~"misc.h
"

6 
	~"nvic.h
"

7 
	~"syem.h
"

8 
	~"d.h
"

9 
	~"cfig.h
"

27 
	mSYSTEM_STATE_INITIALISING
 = 0,

28 
	mSYSTEM_STATE_CONFIG_LOADED
 = (1 << 0),

29 
	mSYSTEM_STATE_SENSORS_READY
 = (1 << 1),

30 
	mSYSTEM_STATE_MOTORS_READY
 = (1 << 2),

31 
	mSYSTEM_STATE_TRANSPONDER_ENABLED
 = (1 << 3),

32 
	mSYSTEM_STATE_ALL_READY
 = (1 << 7)

33 }
	tsyemS_e
;

37 
ut8_t
 
	gsyemS
 = 
SYSTEM_STATE_INITIALISING
;

39 
syemIn
();

41 
	$ma
()

43 
	`syemIn
();

46 
	`IOGlobIn
();

52 
	`CheckEEPROMCڏsVidDa
();

57 
syemS
 |
SYSTEM_STATE_CONFIG_LOADED
;

59 
	`LedIn
(
	`LedStusCfig
());

62 
	`LedS
(
LED3_NUM
, 
ue
);

63 
	`LedS
(
LED4_NUM
, 
ue
);

64 
	`LedS
(
LED5_NUM
, 
ue
);

65 
	`LedS
(
LED6_NUM
, 
ue
);

69 
LED3_ON
;

70 
LED4_ON
;

71 
LED5_ON
;

72 
LED6_ON
;

78 
LED3_ON
;

79 
	`day
(1000);

80 
LED3_OFF
;

81 
	`day
(1000);

85 
LED4_ON
;

86 
	`day
(700);

87 
LED4_OFF
;

88 
	`day
(700);

92 
LED5_ON
;

93 
	`day
(400);

94 
LED5_OFF
;

95 
	`day
(400);

99 
LED6_ON
;

100 
	`day
(100);

101 
LED6_OFF
;

102 
	`day
(100);

109 
	}
}

113 
	$EbGPIOClk
()

116 
	`RCC_AHB1PhClockCmd
(

117 
RCC_AHB1Ph_GPIOA
 |

118 
RCC_AHB1Ph_GPIOB
 |

119 
RCC_AHB1Ph_GPIOC
 |

120 
RCC_AHB1Ph_GPIOD
 |

121 
RCC_AHB1Ph_GPIOE
 |

122 
RCC_AHB1Ph_GPIOH
 |

123 
RCC_AHB1Ph_CRC
 |

124 
RCC_AHB1Ph_FLITF
 |

125 
RCC_AHB1Ph_SRAM1
 |

126 
RCC_AHB1Ph_SRAM2
 |

127 
RCC_AHB1Ph_BKPSRAM
 |

128 
RCC_AHB1Ph_DMA1
 |

129 
RCC_AHB1Ph_DMA2
 |

130 0, 
ENABLE


134 
	`RCC_AHB2PhClockCmd
(0, 
ENABLE
);

137 
	`RCC_APB1PhClockCmd
(

138 
RCC_APB1Ph_PWR
 |

139 
RCC_APB1Ph_I2C3
 |

140 
RCC_APB1Ph_I2C2
 |

141 
RCC_APB1Ph_I2C1
 |

142 
RCC_APB1Ph_USART2
 |

143 
RCC_APB1Ph_SPI3
 |

144 
RCC_APB1Ph_SPI2
 |

145 
RCC_APB1Ph_WWDG
 |

146 
RCC_APB1Ph_TIM5
 |

147 
RCC_APB1Ph_TIM4
 |

148 
RCC_APB1Ph_TIM3
 |

149 
RCC_APB1Ph_TIM2
 |

150 0, 
ENABLE


154 
	`RCC_APB2PhClockCmd
(

155 
RCC_APB2Ph_ADC1
 |

156 
RCC_APB2Ph_SPI5
 |

157 
RCC_APB2Ph_TIM11
 |

158 
RCC_APB2Ph_TIM10
 |

159 
RCC_APB2Ph_TIM9
 |

160 
RCC_APB2Ph_TIM1
 |

161 
RCC_APB2Ph_SYSCFG
 |

162 
RCC_APB2Ph_SPI4
 |

163 
RCC_APB2Ph_SPI1
 |

164 
RCC_APB2Ph_SDIO
 |

165 
RCC_APB2Ph_USART6
 |

166 
RCC_APB2Ph_USART1
 |

167 0, 
ENABLE


171 
GPIO_InTyDef
 
GPIO_InSuu
;

172 
	`GPIO_SuIn
(&
GPIO_InSuu
);

173 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

174 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

175 
GPIO_InSuu
.
GPIO_P
 &~(
GPIO_P_11
 | 
GPIO_P_12
);

176 
GPIO_InSuu
.
GPIO_P
 &~(
GPIO_P_13
 | 
GPIO_P_14
);

177 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

180 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

181 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

184 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

185 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

186 
	`GPIO_In
(
GPIOD
, &
GPIO_InSuu
);

187 
	`GPIO_In
(
GPIOE
, &
GPIO_InSuu
);

188 
	`GPIO_In
(
GPIOH
, &
GPIO_InSuu
);

189 
	}
}

191 
	$syemIn
()

194 
	`SSysClock
();

197 
	`NVIC_PriܙyGroupCfig
(
NVIC_PRIORITY_GROUPING
);

200 
	`RCC_CˬFg
();

203 
	`EbGPIOClk
();

206 
	`SysTick_In
();

209 
	`SysTick_Cfig
(
SyemCeClock
 / 1000);

210 
	}
}

214 
	g__g_ToDo
 = 
__baiSMemRV
(0x10);

215 
	g__g_bai_ve
 = 
__g_BASEPRI
();

217 
__t_BASEPRI
(0x00);

218 
	g__g_bai_ve2
 = 
__g_BASEPRI
();

220 
	g__g_ToDo2
 = 
__baiSMemRV
(0x10);

221 
	g__g_bai_ve3
 = 
__g_BASEPRI
();

223 
	gbai_v
 = 0x10;

224 
__baiReeMem
(&
bai_v
);

226 
	gbai_v
 = 0x00;

227 
__baiReeMem
(&
bai_v
);

233 
ut8_t
 
__bai_ve
 
__ibu__
 ((
__nup__
(
__baiReeMem
))
__g_BASEPRI
();

234 
	g__g_bai_ve
 = 
__bai_ve
;

235 
ut8_t
 
	g__ToDo
 = 
__baiSMemRV
(0x10);

236 
	g__g_bai_ve2
 = 
__g_BASEPRI
();

237 
	gfC
++;

242  
ut8_t
 
__bai_ve
 
__ibu__
 ((
__nup__
(
__baiReeMem
))
__g_BASEPRI
(), 
	g__ToDo
 = 
__baiSMemRV
(0x10); __ToDo ; __ToDo = 0 ) {

244 
__g_bai_ve2
 = 
__g_BASEPRI
();

248 
	g__g_bai_ve3
 = 
__g_BASEPRI
();

252 
	$n_up
(*
f_vue
)

254 
g_v
 = *
f_vue
;

255 
	}
}

260 
av
 
__ibu__
 ((
__nup__
(
n_up
))) = 1;

	@src/quad/target/2-GPIO/stm32f4xx_it.c

39 
	~"m32f4xx_.h
"

65 
	$NMI_Hdr
()

67 
	}
}

74 
	$HdFau_Hdr
()

80 
	}
}

87 
	$MemMage_Hdr
()

93 
	}
}

100 
	$BusFau_Hdr
()

106 
	}
}

113 
	$UgeFau_Hdr
()

119 
	}
}

126 
	$SVC_Hdr
()

128 
	}
}

135 
	$DebugM_Hdr
()

137 
	}
}

144 
	$PdSV_Hdr
()

146 
	}
}

	@src/quad/target/2-GPIO/stm32f4xx_it.h

37 #ide
__STM32F4xx_IT_H


38 
	#__STM32F4xx_IT_H


	)

40 #ifde
__lulus


50 
NMI_Hdr
();

51 
HdFau_Hdr
();

52 
MemMage_Hdr
();

53 
BusFau_Hdr
();

54 
UgeFau_Hdr
();

55 
SVC_Hdr
();

56 
DebugM_Hdr
();

57 
PdSV_Hdr
();

58 #ifde
__lulus


	@src/quad/target/2-GPIO/system_stm32f4xx.c

317 
	~"m32f4xx.h
"

318 
	~"syem_m32f4xx.h
"

320 
ut32_t
 
	gh_vue
 = 
HSE_VALUE
;

341 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

345 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

352 
	#VECT_TAB_OFFSET
 0x00

	)

357 #i
defed
(
TARGET_XTAL_MHZ
)

358 
	#PLL_M
 
TARGET_XTAL_MHZ


	)

360 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F469_479xx
)

361 
	#PLL_M
 8

	)

362 #i
defed
 (
STM32F446xx
)

363 
	#PLL_M
 8

	)

364 #i
defed
 (
STM32F410xx
|| defed (
STM32F411xE
)

365 
	#PLL_M
 8

	)

370 #i
defed
(
STM32F446xx
)

372 
	#PLL_R
 7

	)

375 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

376 
	#PLL_N
 360

	)

378 
	#PLL_P
 2

	)

380 
	#PLL_Q
 7

	)

383 #i
defed
 (
STM32F40_41xxx
)

384 
	#PLL_N
 336

	)

386 
	#PLL_P
 2

	)

388 
	#PLL_Q
 7

	)

391 #i
defed
(
STM32F401xx
)

392 
	#PLL_N
 336

	)

394 
	#PLL_P
 4

	)

396 
	#PLL_Q
 7

	)

399 #i
defed
(
STM32F410xx
|| defed(
STM32F411xE
)

400 
	#PLL_N
 400

	)

403 
	#PLL_P
 4

	)

405 
	#PLL_Q
 8

	)

426 
ut32_t
 
	gSyemCeClock
 = (
PLL_N
 / 
PLL_P
) * 1000000;

428 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

438 
SSysClock
();

440 #i
defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

441 
SyemIn_ExtMemC
();

459 
	$SyemIn
()

462 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

463 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

467 
RCC
->
CR
 |(
ut32_t
)0x00000001;

470 
RCC
->
CFGR
 = 0x00000000;

473 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

476 
RCC
->
PLLCFGR
 = 0x24003010;

479 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

482 
RCC
->
CIR
 = 0x00000000;

484 #i
	`defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

485 
	`SyemIn_ExtMemC
();

490 
	`SSysClock
();

493 #ifde
VECT_TAB_SRAM


494 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

496 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

498 
	}
}

536 
	$SyemCeClockUpde
()

538 
ut32_t
 
tmp
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

539 #i
	`defed
(
STM32F446xx
)

540 
ut32_t
 

 = 2;

543 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

545 
tmp
)

548 
SyemCeClock
 = 
HSI_VALUE
;

551 
SyemCeClock
 = 
HSE_VALUE
;

557 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

558 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

560 i(
lsour
 != 0)

563 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

568 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

571 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

572 
SyemCeClock
 = 
lvco
/

;

574 #i
	`defed
(
STM32F446xx
)

579 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

580 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

581 i(
lsour
 != 0)

584 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

589 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

592 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

593 
SyemCeClock
 = 
lvco
/

;

597 
SyemCeClock
 = 
HSI_VALUE
;

602 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

604 
SyemCeClock
 >>
tmp
;

605 
	}
}

615 
	$SSysClock
()

620 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

623 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

628 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

629 
SUpCou
++;

630 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

632 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

634 
HSEStus
 = (
ut32_t
)0x01;

638 
HSEStus
 = (
ut32_t
)0x00;

641 i(
HSEStus
 =(
ut32_t
)0x01)

644 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

645 
PWR
->
CR
 |
PWR_CR_VOS
;

648 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

650 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

652 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

655 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

658 #i
	`defed
(
STM32F401xx
)

660 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

663 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

666 #i
	`defed
(
STM32F410xx
|| defed(
STM32F411xE
)

668 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

671 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

674 #i
	`defed
(
STM32F446xx
)

676 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

677 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24| (
PLL_R
 << 28);

680 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

681 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24);

685 
RCC
->
CR
 |
RCC_CR_PLLON
;

688 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

692 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

694 
PWR
->
CR
 |
PWR_CR_ODEN
;

695 (
PWR
->
CSR
 & 
PWR_CSR_ODRDY
) == 0)

698 
PWR
->
CR
 |
PWR_CR_ODSWEN
;

699 (
PWR
->
CSR
 & 
PWR_CSR_ODSWRDY
) == 0)

704 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

706 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

709 #i
	`defed
(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
)

711 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

715 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

716 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

719 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

727 
	}
}

735 #ifde
DATA_IN_ExtSRAM


744 
	$SyemIn_ExtMemC
()

767 
RCC
->
AHB1ENR
 |= 0x00000078;

770 
GPIOD
->
AFR
[0] = 0x00cc00cc;

771 
GPIOD
->
AFR
[1] = 0xcccccccc;

773 
GPIOD
->
MODER
 = 0xaaaa0a0a;

775 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

777 
GPIOD
->
OTYPER
 = 0x00000000;

779 
GPIOD
->
PUPDR
 = 0x00000000;

782 
GPIOE
->
AFR
[0] = 0xcccccccc;

783 
GPIOE
->
AFR
[1] = 0xcccccccc;

785 
GPIOE
->
MODER
 = 0xaaaaaaaa;

787 
GPIOE
->
OSPEEDR
 = 0xffffffff;

789 
GPIOE
->
OTYPER
 = 0x00000000;

791 
GPIOE
->
PUPDR
 = 0x00000000;

794 
GPIOF
->
AFR
[0] = 0x00cccccc;

795 
GPIOF
->
AFR
[1] = 0xcccc0000;

797 
GPIOF
->
MODER
 = 0xaa000aaa;

799 
GPIOF
->
OSPEEDR
 = 0xff000fff;

801 
GPIOF
->
OTYPER
 = 0x00000000;

803 
GPIOF
->
PUPDR
 = 0x00000000;

806 
GPIOG
->
AFR
[0] = 0x00cccccc;

807 
GPIOG
->
AFR
[1] = 0x000000c0;

809 
GPIOG
->
MODER
 = 0x00080aaa;

811 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

813 
GPIOG
->
OTYPER
 = 0x00000000;

815 
GPIOG
->
PUPDR
 = 0x00000000;

819 
RCC
->
AHB3ENR
 |= 0x00000001;

821 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

823 
FMC_Bk1
->
BTCR
[2] = 0x00001011;

824 
FMC_Bk1
->
BTCR
[3] = 0x00000201;

825 
FMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

828 #i
	`defed
(
STM32F40_41xxx
)

830 
FSMC_Bk1
->
BTCR
[2] = 0x00001011;

831 
FSMC_Bk1
->
BTCR
[3] = 0x00000201;

832 
FSMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

889 
	}
}

892 #ifde
DATA_IN_ExtSDRAM


901 
	$SyemIn_ExtMemC
()

903 
ut32_t
 
tmeg
 = 0, 
timeout
 = 0xFFFF;

904 
ut32_t
 
dex
;

908 
RCC
->
AHB1ENR
 |= 0x000001FC;

911 
GPIOC
->
AFR
[0] = 0x0000000c;

912 
GPIOC
->
AFR
[1] = 0x00007700;

914 
GPIOC
->
MODER
 = 0x00a00002;

916 
GPIOC
->
OSPEEDR
 = 0x00a00002;

918 
GPIOC
->
OTYPER
 = 0x00000000;

920 
GPIOC
->
PUPDR
 = 0x00500000;

923 
GPIOD
->
AFR
[0] = 0x000000CC;

924 
GPIOD
->
AFR
[1] = 0xCC000CCC;

926 
GPIOD
->
MODER
 = 0xA02A000A;

928 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

930 
GPIOD
->
OTYPER
 = 0x00000000;

932 
GPIOD
->
PUPDR
 = 0x00000000;

935 
GPIOE
->
AFR
[0] = 0xC00000CC;

936 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

938 
GPIOE
->
MODER
 = 0xAAAA800A;

940 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

942 
GPIOE
->
OTYPER
 = 0x00000000;

944 
GPIOE
->
PUPDR
 = 0x00000000;

947 
GPIOF
->
AFR
[0] = 0xcccccccc;

948 
GPIOF
->
AFR
[1] = 0xcccccccc;

950 
GPIOF
->
MODER
 = 0xAA800AAA;

952 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

954 
GPIOF
->
OTYPER
 = 0x00000000;

956 
GPIOF
->
PUPDR
 = 0x00000000;

959 
GPIOG
->
AFR
[0] = 0xcccccccc;

960 
GPIOG
->
AFR
[1] = 0xcccccccc;

962 
GPIOG
->
MODER
 = 0xaaaaaaaa;

964 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

966 
GPIOG
->
OTYPER
 = 0x00000000;

968 
GPIOG
->
PUPDR
 = 0x00000000;

971 
GPIOH
->
AFR
[0] = 0x00C0CC00;

972 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

974 
GPIOH
->
MODER
 = 0xAAAA08A0;

976 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

978 
GPIOH
->
OTYPER
 = 0x00000000;

980 
GPIOH
->
PUPDR
 = 0x00000000;

983 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

984 
GPIOI
->
AFR
[1] = 0x00000CC0;

986 
GPIOI
->
MODER
 = 0x0028AAAA;

988 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

990 
GPIOI
->
OTYPER
 = 0x00000000;

992 
GPIOI
->
PUPDR
 = 0x00000000;

996 
RCC
->
AHB3ENR
 |= 0x00000001;

999 
FMC_Bk5_6
->
SDCR
[0] = 0x000039D0;

1000 
FMC_Bk5_6
->
SDTR
[0] = 0x01115351;

1004 
FMC_Bk5_6
->
SDCMR
 = 0x00000011;

1005 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1006 (
tmeg
 !0& (
timeout
-- > 0))

1008 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1012 
dex
 = 0; index<1000; index++);

1015 
FMC_Bk5_6
->
SDCMR
 = 0x00000012;

1016 
timeout
 = 0xFFFF;

1017 (
tmeg
 !0& (
timeout
-- > 0))

1019 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1023 
FMC_Bk5_6
->
SDCMR
 = 0x00000073;

1024 
timeout
 = 0xFFFF;

1025 (
tmeg
 !0& (
timeout
-- > 0))

1027 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1031 
FMC_Bk5_6
->
SDCMR
 = 0x00046014;

1032 
timeout
 = 0xFFFF;

1033 (
tmeg
 !0& (
timeout
-- > 0))

1035 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1039 
tmeg
 = 
FMC_Bk5_6
->
SDRTR
;

1040 
FMC_Bk5_6
->
SDRTR
 = (
tmeg
 | (0x0000027C<<1));

1043 
tmeg
 = 
FMC_Bk5_6
->
SDCR
[0];

1044 
FMC_Bk5_6
->
SDCR
[0] = (
tmeg
 & 0xFFFFFDFF);

1070 
	}
}

	@src/quad/target/2-GPIO/system_stm32f4xx.h

28 #ide
__SYSTEM_STM32F4XX_H


29 
	#__SYSTEM_STM32F4XX_H


	)

31 
	~<dt.h
>

33 #ifde
__lulus


37 
ut32_t
 
SyemCeClock
;

38 
SyemIn
();

39 
SyemCeClockUpde
();

40 
SSysClock
();

42 #ifde
__lulus


	@src/quad/target/2-GPIO/target.h

1 #ide
__TARGET_H


2 
	#__TARGET_H


	)

4 
	#TARGET_IO_PORTA
 0xFFFF

	)

5 
	#TARGET_IO_PORTB
 0xFFFF

	)

6 
	#TARGET_IO_PORTC
 0xFFFF

	)

7 
	#TARGET_IO_PORTD
 0xFFFF

	)

9 
	#LED3
 
PD13


	)

10 
	#LED4
 
PD12


	)

11 
	#LED5
 
PD14


	)

12 
	#LED6
 
PD15


	)

	@src/quad/target/3-EXTI/main.c

2 
	~"syem_m32f4xx.h
"

3 
	~"m32f4xx_rcc.h
"

4 
	~"m32f4xx_gpio.h
"

5 
	~"misc.h
"

6 
	~"nvic.h
"

7 
	~"syem.h
"

8 
	~"d.h
"

9 
	~"cfig.h
"

10 
	~"exti.h
"

11 
	~"bu.h
"

32 
	mSYSTEM_STATE_INITIALISING
 = 0,

33 
	mSYSTEM_STATE_CONFIG_LOADED
 = (1 << 0),

34 
	mSYSTEM_STATE_SENSORS_READY
 = (1 << 1),

35 
	mSYSTEM_STATE_MOTORS_READY
 = (1 << 2),

36 
	mSYSTEM_STATE_TRANSPONDER_ENABLED
 = (1 << 3),

37 
	mSYSTEM_STATE_ALL_READY
 = (1 << 7)

38 }
	tsyemS_e
;

42 
ut8_t
 
	gsyemS
 = 
SYSTEM_STATE_INITIALISING
;

46 
syemIn
();

52 
	$ma
()

54 
	`syemIn
();

57 
	`IOGlobIn
();

63 
	`CheckEEPROMCڏsVidDa
();

68 
syemS
 |
SYSTEM_STATE_CONFIG_LOADED
;

70 
	`LedIn
(
	`LedStusCfig
());

72 
	`EXTIIn
();

85 
	`buIn
();

122 
	}
}

126 
	$EbGPIOClk
()

129 
	`RCC_AHB1PhClockCmd
(

130 
RCC_AHB1Ph_GPIOA
 |

131 
RCC_AHB1Ph_GPIOB
 |

132 
RCC_AHB1Ph_GPIOC
 |

133 
RCC_AHB1Ph_GPIOD
 |

134 
RCC_AHB1Ph_GPIOE
 |

135 
RCC_AHB1Ph_GPIOH
 |

136 
RCC_AHB1Ph_CRC
 |

137 
RCC_AHB1Ph_FLITF
 |

138 
RCC_AHB1Ph_SRAM1
 |

139 
RCC_AHB1Ph_SRAM2
 |

140 
RCC_AHB1Ph_BKPSRAM
 |

141 
RCC_AHB1Ph_DMA1
 |

142 
RCC_AHB1Ph_DMA2
 |

143 0, 
ENABLE


147 
	`RCC_AHB2PhClockCmd
(0, 
ENABLE
);

150 
	`RCC_APB1PhClockCmd
(

151 
RCC_APB1Ph_PWR
 |

152 
RCC_APB1Ph_I2C3
 |

153 
RCC_APB1Ph_I2C2
 |

154 
RCC_APB1Ph_I2C1
 |

155 
RCC_APB1Ph_USART2
 |

156 
RCC_APB1Ph_SPI3
 |

157 
RCC_APB1Ph_SPI2
 |

158 
RCC_APB1Ph_WWDG
 |

159 
RCC_APB1Ph_TIM5
 |

160 
RCC_APB1Ph_TIM4
 |

161 
RCC_APB1Ph_TIM3
 |

162 
RCC_APB1Ph_TIM2
 |

163 0, 
ENABLE


167 
	`RCC_APB2PhClockCmd
(

168 
RCC_APB2Ph_ADC1
 |

169 
RCC_APB2Ph_SPI5
 |

170 
RCC_APB2Ph_TIM11
 |

171 
RCC_APB2Ph_TIM10
 |

172 
RCC_APB2Ph_TIM9
 |

173 
RCC_APB2Ph_TIM1
 |

174 
RCC_APB2Ph_SYSCFG
 |

175 
RCC_APB2Ph_SPI4
 |

176 
RCC_APB2Ph_SPI1
 |

177 
RCC_APB2Ph_SDIO
 |

178 
RCC_APB2Ph_USART6
 |

179 
RCC_APB2Ph_USART1
 |

180 0, 
ENABLE


184 
GPIO_InTyDef
 
GPIO_InSuu
;

185 
	`GPIO_SuIn
(&
GPIO_InSuu
);

186 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

187 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

188 
GPIO_InSuu
.
GPIO_P
 &~(
GPIO_P_11
 | 
GPIO_P_12
);

189 
GPIO_InSuu
.
GPIO_P
 &~(
GPIO_P_13
 | 
GPIO_P_14
);

190 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

193 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

194 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

197 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

198 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

199 
	`GPIO_In
(
GPIOD
, &
GPIO_InSuu
);

200 
	`GPIO_In
(
GPIOE
, &
GPIO_InSuu
);

201 
	`GPIO_In
(
GPIOH
, &
GPIO_InSuu
);

202 
	}
}

204 
	$syemIn
()

207 
	`SSysClock
();

210 
	`NVIC_PriܙyGroupCfig
(
NVIC_PRIORITY_GROUPING
);

213 
	`RCC_CˬFg
();

216 
	`EbGPIOClk
();

219 
	`SysTick_In
();

222 
	`SysTick_Cfig
(
SyemCeClock
 / 1000);

223 
	}
}

257 
	g__g_ToDo
 = 
__baiSMemRV
(0x10);

258 
	g__g_bai_ve
 = 
__g_BASEPRI
();

260 
__t_BASEPRI
(0x00);

261 
	g__g_bai_ve2
 = 
__g_BASEPRI
();

263 
	g__g_ToDo2
 = 
__baiSMemRV
(0x10);

264 
	g__g_bai_ve3
 = 
__g_BASEPRI
();

266 
	gbai_v
 = 0x10;

267 
__baiReeMem
(&
bai_v
);

269 
	gbai_v
 = 0x00;

270 
__baiReeMem
(&
bai_v
);

276 
ut8_t
 
__bai_ve
 
__ibu__
 ((
__nup__
(
__baiReeMem
))
__g_BASEPRI
();

277 
	g__g_bai_ve
 = 
__bai_ve
;

278 
ut8_t
 
	g__ToDo
 = 
__baiSMemRV
(0x10);

279 
	g__g_bai_ve2
 = 
__g_BASEPRI
();

280 
	gfC
++;

285  
ut8_t
 
__bai_ve
 
__ibu__
 ((
__nup__
(
__baiReeMem
))
__g_BASEPRI
(), 
	g__ToDo
 = 
__baiSMemRV
(0x10); __ToDo ; __ToDo = 0 ) {

287 
__g_bai_ve2
 = 
__g_BASEPRI
();

291 
	g__g_bai_ve3
 = 
__g_BASEPRI
();

295 
	$n_up
(*
f_vue
)

297 
g_v
 = *
f_vue
;

298 
	}
}

303 
av
 
__ibu__
 ((
__nup__
(
n_up
))) = 1;

	@src/quad/target/3-EXTI/stm32f4xx_it.c

39 
	~"m32f4xx_.h
"

65 
	$NMI_Hdr
()

67 
	}
}

74 
	$HdFau_Hdr
()

80 
	}
}

87 
	$MemMage_Hdr
()

93 
	}
}

100 
	$BusFau_Hdr
()

106 
	}
}

113 
	$UgeFau_Hdr
()

119 
	}
}

126 
	$SVC_Hdr
()

128 
	}
}

135 
	$DebugM_Hdr
()

137 
	}
}

144 
	$PdSV_Hdr
()

146 
	}
}

	@src/quad/target/3-EXTI/stm32f4xx_it.h

37 #ide
__STM32F4xx_IT_H


38 
	#__STM32F4xx_IT_H


	)

40 #ifde
__lulus


50 
NMI_Hdr
();

51 
HdFau_Hdr
();

52 
MemMage_Hdr
();

53 
BusFau_Hdr
();

54 
UgeFau_Hdr
();

55 
SVC_Hdr
();

56 
DebugM_Hdr
();

57 
PdSV_Hdr
();

58 #ifde
__lulus


	@src/quad/target/3-EXTI/system_stm32f4xx.c

317 
	~"m32f4xx.h
"

318 
	~"syem_m32f4xx.h
"

320 
ut32_t
 
	gh_vue
 = 
HSE_VALUE
;

341 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

345 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

352 
	#VECT_TAB_OFFSET
 0x00

	)

357 #i
defed
(
TARGET_XTAL_MHZ
)

358 
	#PLL_M
 
TARGET_XTAL_MHZ


	)

360 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F469_479xx
)

361 
	#PLL_M
 8

	)

362 #i
defed
 (
STM32F446xx
)

363 
	#PLL_M
 8

	)

364 #i
defed
 (
STM32F410xx
|| defed (
STM32F411xE
)

365 
	#PLL_M
 8

	)

370 #i
defed
(
STM32F446xx
)

372 
	#PLL_R
 7

	)

375 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

376 
	#PLL_N
 360

	)

378 
	#PLL_P
 2

	)

380 
	#PLL_Q
 7

	)

383 #i
defed
 (
STM32F40_41xxx
)

384 
	#PLL_N
 336

	)

386 
	#PLL_P
 2

	)

388 
	#PLL_Q
 7

	)

391 #i
defed
(
STM32F401xx
)

392 
	#PLL_N
 336

	)

394 
	#PLL_P
 4

	)

396 
	#PLL_Q
 7

	)

399 #i
defed
(
STM32F410xx
|| defed(
STM32F411xE
)

400 
	#PLL_N
 400

	)

403 
	#PLL_P
 4

	)

405 
	#PLL_Q
 8

	)

426 
ut32_t
 
	gSyemCeClock
 = (
PLL_N
 / 
PLL_P
) * 1000000;

428 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

438 
SSysClock
();

440 #i
defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

441 
SyemIn_ExtMemC
();

459 
	$SyemIn
()

462 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

463 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

467 
RCC
->
CR
 |(
ut32_t
)0x00000001;

470 
RCC
->
CFGR
 = 0x00000000;

473 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

476 
RCC
->
PLLCFGR
 = 0x24003010;

479 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

482 
RCC
->
CIR
 = 0x00000000;

484 #i
	`defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

485 
	`SyemIn_ExtMemC
();

490 
	`SSysClock
();

493 #ifde
VECT_TAB_SRAM


494 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

496 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

498 
	}
}

536 
	$SyemCeClockUpde
()

538 
ut32_t
 
tmp
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

539 #i
	`defed
(
STM32F446xx
)

540 
ut32_t
 

 = 2;

543 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

545 
tmp
)

548 
SyemCeClock
 = 
HSI_VALUE
;

551 
SyemCeClock
 = 
HSE_VALUE
;

557 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

558 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

560 i(
lsour
 != 0)

563 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

568 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

571 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

572 
SyemCeClock
 = 
lvco
/

;

574 #i
	`defed
(
STM32F446xx
)

579 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

580 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

581 i(
lsour
 != 0)

584 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

589 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

592 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

593 
SyemCeClock
 = 
lvco
/

;

597 
SyemCeClock
 = 
HSI_VALUE
;

602 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

604 
SyemCeClock
 >>
tmp
;

605 
	}
}

615 
	$SSysClock
()

620 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

623 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

628 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

629 
SUpCou
++;

630 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

632 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

634 
HSEStus
 = (
ut32_t
)0x01;

638 
HSEStus
 = (
ut32_t
)0x00;

641 i(
HSEStus
 =(
ut32_t
)0x01)

644 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

645 
PWR
->
CR
 |
PWR_CR_VOS
;

648 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

650 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

652 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

655 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

658 #i
	`defed
(
STM32F401xx
)

660 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

663 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

666 #i
	`defed
(
STM32F410xx
|| defed(
STM32F411xE
)

668 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

671 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

674 #i
	`defed
(
STM32F446xx
)

676 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

677 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24| (
PLL_R
 << 28);

680 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

681 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24);

685 
RCC
->
CR
 |
RCC_CR_PLLON
;

688 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

692 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

694 
PWR
->
CR
 |
PWR_CR_ODEN
;

695 (
PWR
->
CSR
 & 
PWR_CSR_ODRDY
) == 0)

698 
PWR
->
CR
 |
PWR_CR_ODSWEN
;

699 (
PWR
->
CSR
 & 
PWR_CSR_ODSWRDY
) == 0)

704 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

706 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

709 #i
	`defed
(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
)

711 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

715 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

716 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

719 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

727 
	}
}

735 #ifde
DATA_IN_ExtSRAM


744 
	$SyemIn_ExtMemC
()

767 
RCC
->
AHB1ENR
 |= 0x00000078;

770 
GPIOD
->
AFR
[0] = 0x00cc00cc;

771 
GPIOD
->
AFR
[1] = 0xcccccccc;

773 
GPIOD
->
MODER
 = 0xaaaa0a0a;

775 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

777 
GPIOD
->
OTYPER
 = 0x00000000;

779 
GPIOD
->
PUPDR
 = 0x00000000;

782 
GPIOE
->
AFR
[0] = 0xcccccccc;

783 
GPIOE
->
AFR
[1] = 0xcccccccc;

785 
GPIOE
->
MODER
 = 0xaaaaaaaa;

787 
GPIOE
->
OSPEEDR
 = 0xffffffff;

789 
GPIOE
->
OTYPER
 = 0x00000000;

791 
GPIOE
->
PUPDR
 = 0x00000000;

794 
GPIOF
->
AFR
[0] = 0x00cccccc;

795 
GPIOF
->
AFR
[1] = 0xcccc0000;

797 
GPIOF
->
MODER
 = 0xaa000aaa;

799 
GPIOF
->
OSPEEDR
 = 0xff000fff;

801 
GPIOF
->
OTYPER
 = 0x00000000;

803 
GPIOF
->
PUPDR
 = 0x00000000;

806 
GPIOG
->
AFR
[0] = 0x00cccccc;

807 
GPIOG
->
AFR
[1] = 0x000000c0;

809 
GPIOG
->
MODER
 = 0x00080aaa;

811 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

813 
GPIOG
->
OTYPER
 = 0x00000000;

815 
GPIOG
->
PUPDR
 = 0x00000000;

819 
RCC
->
AHB3ENR
 |= 0x00000001;

821 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

823 
FMC_Bk1
->
BTCR
[2] = 0x00001011;

824 
FMC_Bk1
->
BTCR
[3] = 0x00000201;

825 
FMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

828 #i
	`defed
(
STM32F40_41xxx
)

830 
FSMC_Bk1
->
BTCR
[2] = 0x00001011;

831 
FSMC_Bk1
->
BTCR
[3] = 0x00000201;

832 
FSMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

889 
	}
}

892 #ifde
DATA_IN_ExtSDRAM


901 
	$SyemIn_ExtMemC
()

903 
ut32_t
 
tmeg
 = 0, 
timeout
 = 0xFFFF;

904 
ut32_t
 
dex
;

908 
RCC
->
AHB1ENR
 |= 0x000001FC;

911 
GPIOC
->
AFR
[0] = 0x0000000c;

912 
GPIOC
->
AFR
[1] = 0x00007700;

914 
GPIOC
->
MODER
 = 0x00a00002;

916 
GPIOC
->
OSPEEDR
 = 0x00a00002;

918 
GPIOC
->
OTYPER
 = 0x00000000;

920 
GPIOC
->
PUPDR
 = 0x00500000;

923 
GPIOD
->
AFR
[0] = 0x000000CC;

924 
GPIOD
->
AFR
[1] = 0xCC000CCC;

926 
GPIOD
->
MODER
 = 0xA02A000A;

928 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

930 
GPIOD
->
OTYPER
 = 0x00000000;

932 
GPIOD
->
PUPDR
 = 0x00000000;

935 
GPIOE
->
AFR
[0] = 0xC00000CC;

936 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

938 
GPIOE
->
MODER
 = 0xAAAA800A;

940 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

942 
GPIOE
->
OTYPER
 = 0x00000000;

944 
GPIOE
->
PUPDR
 = 0x00000000;

947 
GPIOF
->
AFR
[0] = 0xcccccccc;

948 
GPIOF
->
AFR
[1] = 0xcccccccc;

950 
GPIOF
->
MODER
 = 0xAA800AAA;

952 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

954 
GPIOF
->
OTYPER
 = 0x00000000;

956 
GPIOF
->
PUPDR
 = 0x00000000;

959 
GPIOG
->
AFR
[0] = 0xcccccccc;

960 
GPIOG
->
AFR
[1] = 0xcccccccc;

962 
GPIOG
->
MODER
 = 0xaaaaaaaa;

964 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

966 
GPIOG
->
OTYPER
 = 0x00000000;

968 
GPIOG
->
PUPDR
 = 0x00000000;

971 
GPIOH
->
AFR
[0] = 0x00C0CC00;

972 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

974 
GPIOH
->
MODER
 = 0xAAAA08A0;

976 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

978 
GPIOH
->
OTYPER
 = 0x00000000;

980 
GPIOH
->
PUPDR
 = 0x00000000;

983 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

984 
GPIOI
->
AFR
[1] = 0x00000CC0;

986 
GPIOI
->
MODER
 = 0x0028AAAA;

988 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

990 
GPIOI
->
OTYPER
 = 0x00000000;

992 
GPIOI
->
PUPDR
 = 0x00000000;

996 
RCC
->
AHB3ENR
 |= 0x00000001;

999 
FMC_Bk5_6
->
SDCR
[0] = 0x000039D0;

1000 
FMC_Bk5_6
->
SDTR
[0] = 0x01115351;

1004 
FMC_Bk5_6
->
SDCMR
 = 0x00000011;

1005 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1006 (
tmeg
 !0& (
timeout
-- > 0))

1008 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1012 
dex
 = 0; index<1000; index++);

1015 
FMC_Bk5_6
->
SDCMR
 = 0x00000012;

1016 
timeout
 = 0xFFFF;

1017 (
tmeg
 !0& (
timeout
-- > 0))

1019 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1023 
FMC_Bk5_6
->
SDCMR
 = 0x00000073;

1024 
timeout
 = 0xFFFF;

1025 (
tmeg
 !0& (
timeout
-- > 0))

1027 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1031 
FMC_Bk5_6
->
SDCMR
 = 0x00046014;

1032 
timeout
 = 0xFFFF;

1033 (
tmeg
 !0& (
timeout
-- > 0))

1035 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1039 
tmeg
 = 
FMC_Bk5_6
->
SDRTR
;

1040 
FMC_Bk5_6
->
SDRTR
 = (
tmeg
 | (0x0000027C<<1));

1043 
tmeg
 = 
FMC_Bk5_6
->
SDCR
[0];

1044 
FMC_Bk5_6
->
SDCR
[0] = (
tmeg
 & 0xFFFFFDFF);

1070 
	}
}

	@src/quad/target/3-EXTI/system_stm32f4xx.h

28 #ide
__SYSTEM_STM32F4XX_H


29 
	#__SYSTEM_STM32F4XX_H


	)

31 
	~<dt.h
>

33 #ifde
__lulus


37 
ut32_t
 
SyemCeClock
;

38 
SyemIn
();

39 
SyemCeClockUpde
();

40 
SSysClock
();

42 #ifde
__lulus


	@src/quad/target/3-EXTI/target.h

1 #ide
__TARGET_H


2 
	#__TARGET_H


	)

4 
	~"m32f4xx_exti.h
"

5 
	~"m32f4xx_rcc.h
"

6 
	~"m32f4xx_exti.h
"

7 
	~"m32f4xx_syscfg.h
"

9 
	#TARGET_IO_PORTA
 0xFFFF

	)

10 
	#TARGET_IO_PORTB
 0xFFFF

	)

11 
	#TARGET_IO_PORTC
 0xFFFF

	)

12 
	#TARGET_IO_PORTD
 0xFFFF

	)

14 
	#LED3
 
PD13


	)

15 
	#LED4
 
PD12


	)

16 
	#LED5
 
PD14


	)

17 
	#LED6
 
PD15


	)

19 
	#BTN_INT_EXTI


	)

	@src/quad/target/4-SERIAL/main.c

2 
	~"syem_m32f4xx.h
"

3 
	~"m32f4xx_rcc.h
"

4 
	~"m32f4xx_gpio.h
"

5 
	~"misc.h
"

6 
	~"nvic.h
"

7 
	~"syem.h
"

8 
	~"d.h
"

9 
	~"cfig.h
"

10 
	~"exti.h
"

11 
	~"bu.h
"

12 
	~"rl.h
"

13 
	~"m_rl.h
"

15 
	~"gps.h
"

16 
	~"dio.h
"

37 
	mSYSTEM_STATE_INITIALISING
 = 0,

38 
	mSYSTEM_STATE_CONFIG_LOADED
 = (1 << 0),

39 
	mSYSTEM_STATE_SENSORS_READY
 = (1 << 1),

40 
	mSYSTEM_STATE_MOTORS_READY
 = (1 << 2),

41 
	mSYSTEM_STATE_TRANSPONDER_ENABLED
 = (1 << 3),

42 
	mSYSTEM_STATE_ALL_READY
 = (1 << 7)

43 }
	tsyemS_e
;

47 
ut8_t
 
	gsyemS
 = 
SYSTEM_STATE_INITIALISING
;

51 
syemIn
();

57 
	gi_t
 = 0;

58 
	gf_t
 = 0.0;

60 
	s__FILE
 {

61 
	mdummy
;

64 
FILE
 
	g__dout
;

66 
	$utc
(
ch
, 
FILE
 *
f
) {

68 
	`gpsWre
(
ch
);

71  
ch
;

74 
	}
}

76 
	$ma
()

80 
	`syemIn
();

83 
	`IOGlobIn
();

89 
	`CheckEEPROMCڏsVidDa
();

94 
syemS
 |
SYSTEM_STATE_CONFIG_LOADED
;

97 
	`LedIn
(
	`LedStusCfig
());

100 
	`EXTIIn
();

115 
	`buIn
();

118 
	`rlIn
(
	`SlCfig
());

123 
	`gpsIn
();

131 
	`tf
("STM32F407 by QUADYANG\r\n");

132 
	`tf
("%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

133 
f_t
 += 0.01;

134 
	`tf
("i_t: %d, f_t: %.4f\r\n", 
i_t
++, 
f_t
);

135 
	`day
(1000);

170 
	}
}

174 
	$EbGPIOClk
()

177 
	`RCC_AHB1PhClockCmd
(

178 
RCC_AHB1Ph_GPIOA
 |

179 
RCC_AHB1Ph_GPIOB
 |

180 
RCC_AHB1Ph_GPIOC
 |

181 
RCC_AHB1Ph_GPIOD
 |

182 
RCC_AHB1Ph_GPIOE
 |

183 
RCC_AHB1Ph_GPIOH
 |

184 
RCC_AHB1Ph_CRC
 |

185 
RCC_AHB1Ph_FLITF
 |

186 
RCC_AHB1Ph_SRAM1
 |

187 
RCC_AHB1Ph_SRAM2
 |

188 
RCC_AHB1Ph_BKPSRAM
 |

189 
RCC_AHB1Ph_DMA1
 |

190 
RCC_AHB1Ph_DMA2
 |

191 0, 
ENABLE


195 
	`RCC_AHB2PhClockCmd
(0, 
ENABLE
);

198 
	`RCC_APB1PhClockCmd
(

199 
RCC_APB1Ph_PWR
 |

200 
RCC_APB1Ph_I2C3
 |

201 
RCC_APB1Ph_I2C2
 |

202 
RCC_APB1Ph_I2C1
 |

203 
RCC_APB1Ph_USART2
 |

204 
RCC_APB1Ph_SPI3
 |

205 
RCC_APB1Ph_SPI2
 |

206 
RCC_APB1Ph_WWDG
 |

207 
RCC_APB1Ph_TIM5
 |

208 
RCC_APB1Ph_TIM4
 |

209 
RCC_APB1Ph_TIM3
 |

210 
RCC_APB1Ph_TIM2
 |

211 0, 
ENABLE


215 
	`RCC_APB2PhClockCmd
(

216 
RCC_APB2Ph_ADC1
 |

217 
RCC_APB2Ph_SPI5
 |

218 
RCC_APB2Ph_TIM11
 |

219 
RCC_APB2Ph_TIM10
 |

220 
RCC_APB2Ph_TIM9
 |

221 
RCC_APB2Ph_TIM1
 |

222 
RCC_APB2Ph_SYSCFG
 |

223 
RCC_APB2Ph_SPI4
 |

224 
RCC_APB2Ph_SPI1
 |

225 
RCC_APB2Ph_SDIO
 |

226 
RCC_APB2Ph_USART6
 |

227 
RCC_APB2Ph_USART1
 |

228 0, 
ENABLE


232 
GPIO_InTyDef
 
GPIO_InSuu
;

233 
	`GPIO_SuIn
(&
GPIO_InSuu
);

234 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

235 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

237 
GPIO_InSuu
.
GPIO_P
 &~(
GPIO_P_13
 | 
GPIO_P_14
);

238 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

241 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

242 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

245 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

246 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

247 
	`GPIO_In
(
GPIOD
, &
GPIO_InSuu
);

248 
	`GPIO_In
(
GPIOE
, &
GPIO_InSuu
);

249 
	`GPIO_In
(
GPIOH
, &
GPIO_InSuu
);

250 
	}
}

252 
	$syemIn
()

255 
	`SSysClock
();

258 
	`NVIC_PriܙyGroupCfig
(
NVIC_PRIORITY_GROUPING
);

261 
	`RCC_CˬFg
();

264 
	`EbGPIOClk
();

267 
	`SysTick_In
();

270 
	`SysTick_Cfig
(
SyemCeClock
 / 1000);

271 
	}
}

305 
	g__g_ToDo
 = 
__baiSMemRV
(0x10);

306 
	g__g_bai_ve
 = 
__g_BASEPRI
();

308 
__t_BASEPRI
(0x00);

309 
	g__g_bai_ve2
 = 
__g_BASEPRI
();

311 
	g__g_ToDo2
 = 
__baiSMemRV
(0x10);

312 
	g__g_bai_ve3
 = 
__g_BASEPRI
();

314 
	gbai_v
 = 0x10;

315 
__baiReeMem
(&
bai_v
);

317 
	gbai_v
 = 0x00;

318 
__baiReeMem
(&
bai_v
);

324 
ut8_t
 
__bai_ve
 
__ibu__
 ((
__nup__
(
__baiReeMem
))
__g_BASEPRI
();

325 
	g__g_bai_ve
 = 
__bai_ve
;

326 
ut8_t
 
	g__ToDo
 = 
__baiSMemRV
(0x10);

327 
	g__g_bai_ve2
 = 
__g_BASEPRI
();

328 
	gfC
++;

333  
ut8_t
 
__bai_ve
 
__ibu__
 ((
__nup__
(
__baiReeMem
))
__g_BASEPRI
(), 
	g__ToDo
 = 
__baiSMemRV
(0x10); __ToDo ; __ToDo = 0 ) {

335 
__g_bai_ve2
 = 
__g_BASEPRI
();

339 
	g__g_bai_ve3
 = 
__g_BASEPRI
();

343 
	$n_up
(*
f_vue
)

345 
g_v
 = *
f_vue
;

346 
	}
}

351 
av
 
__ibu__
 ((
__nup__
(
n_up
))) = 1;

	@src/quad/target/4-SERIAL/system_stm32f4xx.c

317 
	~"m32f4xx.h
"

318 
	~"syem_m32f4xx.h
"

320 
ut32_t
 
	gh_vue
 = 
HSE_VALUE
;

341 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

345 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

352 
	#VECT_TAB_OFFSET
 0x00

	)

357 #i
defed
(
TARGET_XTAL_MHZ
)

358 
	#PLL_M
 
TARGET_XTAL_MHZ


	)

360 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F469_479xx
)

361 
	#PLL_M
 8

	)

362 #i
defed
 (
STM32F446xx
)

363 
	#PLL_M
 8

	)

364 #i
defed
 (
STM32F410xx
|| defed (
STM32F411xE
)

365 
	#PLL_M
 8

	)

370 #i
defed
(
STM32F446xx
)

372 
	#PLL_R
 7

	)

375 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

376 
	#PLL_N
 360

	)

378 
	#PLL_P
 2

	)

380 
	#PLL_Q
 7

	)

383 #i
defed
 (
STM32F40_41xxx
)

384 
	#PLL_N
 336

	)

386 
	#PLL_P
 2

	)

388 
	#PLL_Q
 7

	)

391 #i
defed
(
STM32F401xx
)

392 
	#PLL_N
 336

	)

394 
	#PLL_P
 4

	)

396 
	#PLL_Q
 7

	)

399 #i
defed
(
STM32F410xx
|| defed(
STM32F411xE
)

400 
	#PLL_N
 400

	)

403 
	#PLL_P
 4

	)

405 
	#PLL_Q
 8

	)

426 
ut32_t
 
	gSyemCeClock
 = (
PLL_N
 / 
PLL_P
) * 1000000;

428 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

438 
SSysClock
();

440 #i
defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

441 
SyemIn_ExtMemC
();

459 
	$SyemIn
()

462 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

463 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

467 
RCC
->
CR
 |(
ut32_t
)0x00000001;

470 
RCC
->
CFGR
 = 0x00000000;

473 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

476 
RCC
->
PLLCFGR
 = 0x24003010;

479 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

482 
RCC
->
CIR
 = 0x00000000;

484 #i
	`defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

485 
	`SyemIn_ExtMemC
();

490 
	`SSysClock
();

493 #ifde
VECT_TAB_SRAM


494 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

496 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

498 
	}
}

536 
	$SyemCeClockUpde
()

538 
ut32_t
 
tmp
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

539 #i
	`defed
(
STM32F446xx
)

540 
ut32_t
 

 = 2;

543 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

545 
tmp
)

548 
SyemCeClock
 = 
HSI_VALUE
;

551 
SyemCeClock
 = 
HSE_VALUE
;

557 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

558 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

560 i(
lsour
 != 0)

563 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

568 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

571 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

572 
SyemCeClock
 = 
lvco
/

;

574 #i
	`defed
(
STM32F446xx
)

579 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

580 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

581 i(
lsour
 != 0)

584 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

589 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

592 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

593 
SyemCeClock
 = 
lvco
/

;

597 
SyemCeClock
 = 
HSI_VALUE
;

602 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

604 
SyemCeClock
 >>
tmp
;

605 
	}
}

615 
	$SSysClock
()

620 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

623 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

628 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

629 
SUpCou
++;

630 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

632 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

634 
HSEStus
 = (
ut32_t
)0x01;

638 
HSEStus
 = (
ut32_t
)0x00;

641 i(
HSEStus
 =(
ut32_t
)0x01)

644 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

645 
PWR
->
CR
 |
PWR_CR_VOS
;

648 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

650 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

652 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

655 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

658 #i
	`defed
(
STM32F401xx
)

660 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

663 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

666 #i
	`defed
(
STM32F410xx
|| defed(
STM32F411xE
)

668 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

671 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

674 #i
	`defed
(
STM32F446xx
)

676 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

677 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24| (
PLL_R
 << 28);

680 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

681 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24);

685 
RCC
->
CR
 |
RCC_CR_PLLON
;

688 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

692 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

694 
PWR
->
CR
 |
PWR_CR_ODEN
;

695 (
PWR
->
CSR
 & 
PWR_CSR_ODRDY
) == 0)

698 
PWR
->
CR
 |
PWR_CR_ODSWEN
;

699 (
PWR
->
CSR
 & 
PWR_CSR_ODSWRDY
) == 0)

704 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

706 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

709 #i
	`defed
(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
)

711 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

715 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

716 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

719 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

727 
	}
}

735 #ifde
DATA_IN_ExtSRAM


744 
	$SyemIn_ExtMemC
()

767 
RCC
->
AHB1ENR
 |= 0x00000078;

770 
GPIOD
->
AFR
[0] = 0x00cc00cc;

771 
GPIOD
->
AFR
[1] = 0xcccccccc;

773 
GPIOD
->
MODER
 = 0xaaaa0a0a;

775 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

777 
GPIOD
->
OTYPER
 = 0x00000000;

779 
GPIOD
->
PUPDR
 = 0x00000000;

782 
GPIOE
->
AFR
[0] = 0xcccccccc;

783 
GPIOE
->
AFR
[1] = 0xcccccccc;

785 
GPIOE
->
MODER
 = 0xaaaaaaaa;

787 
GPIOE
->
OSPEEDR
 = 0xffffffff;

789 
GPIOE
->
OTYPER
 = 0x00000000;

791 
GPIOE
->
PUPDR
 = 0x00000000;

794 
GPIOF
->
AFR
[0] = 0x00cccccc;

795 
GPIOF
->
AFR
[1] = 0xcccc0000;

797 
GPIOF
->
MODER
 = 0xaa000aaa;

799 
GPIOF
->
OSPEEDR
 = 0xff000fff;

801 
GPIOF
->
OTYPER
 = 0x00000000;

803 
GPIOF
->
PUPDR
 = 0x00000000;

806 
GPIOG
->
AFR
[0] = 0x00cccccc;

807 
GPIOG
->
AFR
[1] = 0x000000c0;

809 
GPIOG
->
MODER
 = 0x00080aaa;

811 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

813 
GPIOG
->
OTYPER
 = 0x00000000;

815 
GPIOG
->
PUPDR
 = 0x00000000;

819 
RCC
->
AHB3ENR
 |= 0x00000001;

821 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

823 
FMC_Bk1
->
BTCR
[2] = 0x00001011;

824 
FMC_Bk1
->
BTCR
[3] = 0x00000201;

825 
FMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

828 #i
	`defed
(
STM32F40_41xxx
)

830 
FSMC_Bk1
->
BTCR
[2] = 0x00001011;

831 
FSMC_Bk1
->
BTCR
[3] = 0x00000201;

832 
FSMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

889 
	}
}

892 #ifde
DATA_IN_ExtSDRAM


901 
	$SyemIn_ExtMemC
()

903 
ut32_t
 
tmeg
 = 0, 
timeout
 = 0xFFFF;

904 
ut32_t
 
dex
;

908 
RCC
->
AHB1ENR
 |= 0x000001FC;

911 
GPIOC
->
AFR
[0] = 0x0000000c;

912 
GPIOC
->
AFR
[1] = 0x00007700;

914 
GPIOC
->
MODER
 = 0x00a00002;

916 
GPIOC
->
OSPEEDR
 = 0x00a00002;

918 
GPIOC
->
OTYPER
 = 0x00000000;

920 
GPIOC
->
PUPDR
 = 0x00500000;

923 
GPIOD
->
AFR
[0] = 0x000000CC;

924 
GPIOD
->
AFR
[1] = 0xCC000CCC;

926 
GPIOD
->
MODER
 = 0xA02A000A;

928 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

930 
GPIOD
->
OTYPER
 = 0x00000000;

932 
GPIOD
->
PUPDR
 = 0x00000000;

935 
GPIOE
->
AFR
[0] = 0xC00000CC;

936 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

938 
GPIOE
->
MODER
 = 0xAAAA800A;

940 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

942 
GPIOE
->
OTYPER
 = 0x00000000;

944 
GPIOE
->
PUPDR
 = 0x00000000;

947 
GPIOF
->
AFR
[0] = 0xcccccccc;

948 
GPIOF
->
AFR
[1] = 0xcccccccc;

950 
GPIOF
->
MODER
 = 0xAA800AAA;

952 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

954 
GPIOF
->
OTYPER
 = 0x00000000;

956 
GPIOF
->
PUPDR
 = 0x00000000;

959 
GPIOG
->
AFR
[0] = 0xcccccccc;

960 
GPIOG
->
AFR
[1] = 0xcccccccc;

962 
GPIOG
->
MODER
 = 0xaaaaaaaa;

964 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

966 
GPIOG
->
OTYPER
 = 0x00000000;

968 
GPIOG
->
PUPDR
 = 0x00000000;

971 
GPIOH
->
AFR
[0] = 0x00C0CC00;

972 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

974 
GPIOH
->
MODER
 = 0xAAAA08A0;

976 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

978 
GPIOH
->
OTYPER
 = 0x00000000;

980 
GPIOH
->
PUPDR
 = 0x00000000;

983 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

984 
GPIOI
->
AFR
[1] = 0x00000CC0;

986 
GPIOI
->
MODER
 = 0x0028AAAA;

988 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

990 
GPIOI
->
OTYPER
 = 0x00000000;

992 
GPIOI
->
PUPDR
 = 0x00000000;

996 
RCC
->
AHB3ENR
 |= 0x00000001;

999 
FMC_Bk5_6
->
SDCR
[0] = 0x000039D0;

1000 
FMC_Bk5_6
->
SDTR
[0] = 0x01115351;

1004 
FMC_Bk5_6
->
SDCMR
 = 0x00000011;

1005 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1006 (
tmeg
 !0& (
timeout
-- > 0))

1008 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1012 
dex
 = 0; index<1000; index++);

1015 
FMC_Bk5_6
->
SDCMR
 = 0x00000012;

1016 
timeout
 = 0xFFFF;

1017 (
tmeg
 !0& (
timeout
-- > 0))

1019 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1023 
FMC_Bk5_6
->
SDCMR
 = 0x00000073;

1024 
timeout
 = 0xFFFF;

1025 (
tmeg
 !0& (
timeout
-- > 0))

1027 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1031 
FMC_Bk5_6
->
SDCMR
 = 0x00046014;

1032 
timeout
 = 0xFFFF;

1033 (
tmeg
 !0& (
timeout
-- > 0))

1035 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1039 
tmeg
 = 
FMC_Bk5_6
->
SDRTR
;

1040 
FMC_Bk5_6
->
SDRTR
 = (
tmeg
 | (0x0000027C<<1));

1043 
tmeg
 = 
FMC_Bk5_6
->
SDCR
[0];

1044 
FMC_Bk5_6
->
SDCR
[0] = (
tmeg
 & 0xFFFFFDFF);

1070 
	}
}

	@src/quad/target/4-SERIAL/system_stm32f4xx.h

28 #ide
__SYSTEM_STM32F4XX_H


29 
	#__SYSTEM_STM32F4XX_H


	)

31 
	~<dt.h
>

33 #ifde
__lulus


37 
ut32_t
 
SyemCeClock
;

38 
SyemIn
();

39 
SyemCeClockUpde
();

40 
SSysClock
();

42 #ifde
__lulus


	@src/quad/target/4-SERIAL/target.h

1 #ide
__TARGET_H


2 
	#__TARGET_H


	)

4 
	~"m32f4xx_exti.h
"

5 
	~"m32f4xx_rcc.h
"

6 
	~"m32f4xx_exti.h
"

7 
	~"m32f4xx_syscfg.h
"

9 
	#TARGET_IO_PORTA
 0xFFFF

	)

10 
	#TARGET_IO_PORTB
 0xFFFF

	)

11 
	#TARGET_IO_PORTC
 0xFFFF

	)

12 
	#TARGET_IO_PORTD
 0xFFFF

	)

14 
	#LED3
 
PD13


	)

15 
	#LED4
 
PD12


	)

16 
	#LED5
 
PD14


	)

17 
	#LED6
 
PD15


	)

19 
	#BTN_INT_EXTI


	)

23 
	#SERIAL_PORT_COUNT
 3

	)

25 
	#USE_UART2


	)

26 
	#UART2_RX_PIN
 
PA3


	)

27 
	#UART2_TX_PIN
 
PA2


	)

	@src/quad/target/5-IMU/main.c

2 
	~"syem_m32f4xx.h
"

3 
	~"m32f4xx_rcc.h
"

4 
	~"m32f4xx_gpio.h
"

5 
	~"misc.h
"

6 
	~"nvic.h
"

7 
	~"syem.h
"

8 
	~"d.h
"

9 
	~"sound_br.h
"

10 
	~"cfig.h
"

11 
	~"exti.h
"

12 
	~"bu.h
"

13 
	~"rl.h
"

16 
	~"gps.h
"

17 
	~"rxSl1Te.h
"

18 
	~"rxSl3Te.h
"

19 
	~"rxSl6Te.h
"

20 
	~<dio.h
>

22 
	~"bus_i2c.h
"

23 
	~"bbd_i2c_so.h
"

24 
	~"bus_i.h
"

25 
	~"liti.h
"

26 
	~"accgyro_i_mpu9250.h
"

27 
	~"gyro.h
"

28 
	~"ac˿ti.h
"

29 
	~"mhs.h
"

33 
	~"mpu9250_so_i2c.h
"

59 
	mSYSTEM_STATE_INITIALISING
 = 0,

60 
	mSYSTEM_STATE_CONFIG_LOADED
 = (1 << 0),

61 
	mSYSTEM_STATE_SENSORS_READY
 = (1 << 1),

62 
	mSYSTEM_STATE_MOTORS_READY
 = (1 << 2),

63 
	mSYSTEM_STATE_TRANSPONDER_ENABLED
 = (1 << 3),

64 
	mSYSTEM_STATE_ALL_READY
 = (1 << 7)

65 }
	tsyemS_e
;

69 
ut8_t
 
	gsyemS
 = 
SYSTEM_STATE_INITIALISING
;

73 
syemIn
();

79 
	gi_t
 = 0;

80 
	gf_t
 = 0.0;

83 
	s__FILE


85 
	mdummy
;

88 
FILE
 
	g__dout
;

90 
	$utc
(
ch
, 
FILE
 *
f
)

95 
	`rxSl3TeWre
(
ch
);

99  
ch
;

102 
	}
}

104 #ifde
__GNUC__


105 
	#PUTCHAR_PROTOTYPE
 
	`__io_putch
(
ch
)

	)

107 
	#PUTCHAR_PROTOTYPE
 
	`utc
(
ch
, 
FILE
 *
f
)

	)

110 
	gPUTCHAR_PROTOTYPE


112 
rxSl3TeWre
(
ch
);

113  
	gch
;

119 
bo
 
	gsdaFg
 = 
l
;

121 
	$ma
()

125 
	`syemIn
();

128 
	`IOGlobIn
();

134 
	`CheckEEPROMCڏsVidDa
();

137 
	`rlIn
(
	`SlCfig
());

145 
	`rxSl3TeIn
();

153 
syemS
 |
SYSTEM_STATE_CONFIG_LOADED
;

156 
	`LedIn
(
	`LedStusCfig
());

159 
	`EXTIIn
();

176 #ifde
USE_SPI


177 #ifde
USE_SPI_DEVICE_1


179 
	`iIn
(
SPIDEV_1
);

183 #ifde
BEEPER


184 
	`brIn
(
	`BrCfig
());

187 #ifde
USE_I2C


189 
	`i2cIn
(
I2C_DEVICE
);

232 i(!
	`nssAutode
(
	`GyroCfig
(), 
	`AcromCfig
())) {

234 
	`tf
("Faedؚli IMU!, %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

237 
LED6_ON
;

238 
	`day
(100);

239 
LED6_OFF
;

240 
	`day
(100);

251 
gyro_x
, 
gyro_y
, 
gyro_z
;

252 
acc_x
, 
acc_y
, 
acc_z
;

253 
mp
 = 0.0;

254 
rl
, 
pch
, 
yaw
;

258 
ut8_t
 
s
 = 
	`MPU_In
();

259 
	`tf
("MPU_Inesu: %u, %s, %d\r\n", 
s
, 
__FUNCTION__
, 
__LINE__
);

263 
	`mpu_dmp_
()) {

264 
	`tf
("MPU6050 inlitiڃ!, %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

265 
	`day
(200);

268 
	`tf
("MPU6050 inliti idڐusg mpu_dmp_ @%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

272 i(!
	`MPU6050_So_I2C_In
()) {

273 
	`tf
("MPU6050 inliti idڐ@%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

275 
	`tf
("Faedؚli MPU6050 @%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

281 i(!
	`MPU9250_So_I2C_In
()) {

282 
	`tf
("MPU9250 inliti idڐ@%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

284 
	`tf
("Faedؚli MPU9250 @%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

293 
i
 = 0; i < 10; i++) {

294 
	`day
(25);

295 
BEEP_ON
;

296 
	`day
(25);

297 
BEEP_OFF
;

304 
dev_t
 
v
;

305 
dat
[] = {727.7, 1086.5, 1091.0, 1361.3, 1490.5, 1956.1};

306 
	`devCˬ
(&
v
);

307 
i
 = 0; i < (
dat
)/(dataset[0]); i++) {

308 
	`devPush
(&
v
, 
dat
[
i
]);

310 
dev
 = 
	`devSnddDevti
(&
v
);

311 
	`tf
("dev: %f, %s, %d\r\n", 
dev
, 
__FUNCTION__
, 
__LINE__
);

312 
	`tf
("devt: %ld, %s, %d\r\n", 
	`̚tf
(
dev
), 
__FUNCTION__
, 
__LINE__
);

316 
	`gyroSCibtiCyes
();

320 #ifde
BEEPER


326 
i
 = 0; i < 10; i++) {

327 
LED3_TOGGLE
;

328 
LED4_TOGGLE
;

329 
	`day
(25);

330 
BEEP_ON
;

331 
	`day
(25);

332 
BEEP_OFF
;

334 
	`day
(2000);

340 
	`gyroUpde
();

342 i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_60x0
 && gyro.dev.
libtiFg
) {

346 }i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_9250_I2C
 && gyro.dev.
libtiFg
) {

347 
	`tf
("MPU9250 (I2Cd- gyroADCRaw[X]: %d, gyroADCRaw[Y]: %d, gyroADCRaw[Z]: %d,ccADC[X]: %d,ccADC[Y]: %d,ccADC[Z]: %d\r\n", 
gyro
.
dev
.
gyroADCRaw
[
X
], gyro.dev.gyroADCRaw[
Y
], gyro.dev.gyroADCRaw[
Z
], 
acc
.dev.
ADCRaw
[X],cc.dev.ADCRaw[Y],cc.dev.ADCRaw[Z]);

350 }i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_9250_SPI
 && gyro.dev.
libtiFg
) {

353 
	`tf
("MPU9250 (SPId- gyroADCfd[X]: %.4f, gyroADCfd[Y]: %.4f, gyroADCfd[Z]: %.4f,ccADC[X]: %d,ccADC[Y]: %d,ccADC[Z]: %d\r\n", 
gyro
.
gyroADCf
[
X
], gyro.gyroADCf[
Y
], gyro.gyroADCf[
Z
], 
acc
.
dev
.
ADCRaw
[X],cc.dev.ADCRaw[Y],cc.dev.ADCRaw[Z]);

358 
	`day
(100);

362 i(
	`mpu_dmp_g_da
(&
pch
, &
rl
, &
yaw
) == 0) {

364 
	`MPU6050_G_Gyrosce_Da
(&
gyro_x
, &
gyro_y
, &
gyro_z
);

365 
	`MPU6050_G_Acrom_Da
(&
acc_x
, &
acc_y
, &
acc_z
);

366 
mp
 = 
	`MPU6050_G_Temtu_Da
();

368 
	`mpu6050_nd_da
(
acc_x
, 
acc_y
, 
acc_z
, 
gyro_x
, 
gyro_y
, 
gyro_z
);

369 
	`u3_pt_imu
(
acc_x
, 
acc_y
, 
acc_z
, 
gyro_x
, 
gyro_y
, 
gyro_z
, ()(
rl
*100), ()(
pch
*100), ()(
yaw
*10));

381 
	`MPU6050_G_Gyrosce_Da
(&
gyro_x
, &
gyro_y
, &
gyro_z
);

382 
	`MPU6050_G_Acrom_Da
(&
acc_x
, &
acc_y
, &
acc_z
);

383 
mp
 = 
	`MPU6050_G_Temtu_Da
();

386 
	`tf
("MPU6050 d- gyro_x: %d, gyro_y: %d, gyro_z: %d,cc_x: %d,cc_y: %d,cc_z: %d,emp: %.2f\r\n", 
gyro_x
, 
gyro_y
, 
gyro_z
, 
acc_x
, 
acc_y
, 
acc_z
, 
mp
);

387 
	`day
(100);

391 
	`MPU9250_G_Gyrosce_Da
(&
gyro_x
, &
gyro_y
, &
gyro_z
);

392 
	`MPU9250_G_Acrom_Da
(&
acc_x
, &
acc_y
, &
acc_z
);

393 
mp
 = 
	`MPU9250_G_Temtu_Da
();

396 
	`tf
("MPU9250 d- gyro_x: %d, gyro_y: %d, gyro_z: %d,cc_x: %d,cc_y: %d,cc_z: %d,emp: %.2f\r\n", 
gyro_x
, 
gyro_y
, 
gyro_z
, 
acc_x
, 
acc_y
, 
acc_z
, 
mp
);

397 
	`day
(100);

538 
	}
}

540 
	$EbGPIOClk
()

543 
	`RCC_AHB1PhClockCmd
(

544 
RCC_AHB1Ph_GPIOA
 |

545 
RCC_AHB1Ph_GPIOB
 |

546 
RCC_AHB1Ph_GPIOC
 |

547 
RCC_AHB1Ph_GPIOD
 |

548 
RCC_AHB1Ph_GPIOE
 |

549 
RCC_AHB1Ph_GPIOH
 |

550 
RCC_AHB1Ph_CRC
 |

551 
RCC_AHB1Ph_FLITF
 |

552 
RCC_AHB1Ph_SRAM1
 |

553 
RCC_AHB1Ph_SRAM2
 |

554 
RCC_AHB1Ph_BKPSRAM
 |

555 
RCC_AHB1Ph_DMA1
 |

556 
RCC_AHB1Ph_DMA2
 |

557 0, 
ENABLE


561 
	`RCC_AHB2PhClockCmd
(0, 
ENABLE
);

564 
	`RCC_APB1PhClockCmd
(

565 
RCC_APB1Ph_PWR
 |

569 
RCC_APB1Ph_USART2
 |

570 
RCC_APB1Ph_SPI3
 |

571 
RCC_APB1Ph_SPI2
 |

572 
RCC_APB1Ph_WWDG
 |

573 
RCC_APB1Ph_TIM5
 |

574 
RCC_APB1Ph_TIM4
 |

575 
RCC_APB1Ph_TIM3
 |

576 
RCC_APB1Ph_TIM2
 |

577 0, 
ENABLE


581 
	`RCC_APB2PhClockCmd
(

582 
RCC_APB2Ph_ADC1
 |

583 
RCC_APB2Ph_SPI5
 |

584 
RCC_APB2Ph_TIM11
 |

585 
RCC_APB2Ph_TIM10
 |

586 
RCC_APB2Ph_TIM9
 |

587 
RCC_APB2Ph_TIM1
 |

588 
RCC_APB2Ph_SYSCFG
 |

589 
RCC_APB2Ph_SPI4
 |

590 
RCC_APB2Ph_SPI1
 |

591 
RCC_APB2Ph_SDIO
 |

592 
RCC_APB2Ph_USART6
 |

593 
RCC_APB2Ph_USART1
 |

594 0, 
ENABLE


598 
GPIO_InTyDef
 
GPIO_InSuu
;

599 
	`GPIO_SuIn
(&
GPIO_InSuu
);

600 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

601 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

603 
GPIO_InSuu
.
GPIO_P
 &~(
GPIO_P_13
 | 
GPIO_P_14
);

604 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

607 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

608 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

611 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

612 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

613 
	`GPIO_In
(
GPIOD
, &
GPIO_InSuu
);

614 
	`GPIO_In
(
GPIOE
, &
GPIO_InSuu
);

615 
	`GPIO_In
(
GPIOH
, &
GPIO_InSuu
);

616 
	}
}

618 
	$syemIn
()

621 
	`SSysClock
();

624 
	`NVIC_PriܙyGroupCfig
(
NVIC_PRIORITY_GROUPING
);

627 
	`RCC_CˬFg
();

630 
	`EbGPIOClk
();

633 
	`SysTick_In
();

636 
	`SysTick_Cfig
(
SyemCeClock
 / 1000);

637 
	}
}

671 
	g__g_ToDo
 = 
__baiSMemRV
(0x10);

672 
	g__g_bai_ve
 = 
__g_BASEPRI
();

674 
__t_BASEPRI
(0x00);

675 
	g__g_bai_ve2
 = 
__g_BASEPRI
();

677 
	g__g_ToDo2
 = 
__baiSMemRV
(0x10);

678 
	g__g_bai_ve3
 = 
__g_BASEPRI
();

680 
	gbai_v
 = 0x10;

681 
__baiReeMem
(&
bai_v
);

683 
	gbai_v
 = 0x00;

684 
__baiReeMem
(&
bai_v
);

690 
ut8_t
 
__bai_ve
 
__ibu__
 ((
__nup__
(
__baiReeMem
))
__g_BASEPRI
();

691 
	g__g_bai_ve
 = 
__bai_ve
;

692 
ut8_t
 
	g__ToDo
 = 
__baiSMemRV
(0x10);

693 
	g__g_bai_ve2
 = 
__g_BASEPRI
();

694 
	gfC
++;

699  
ut8_t
 
__bai_ve
 
__ibu__
 ((
__nup__
(
__baiReeMem
))
__g_BASEPRI
(), 
	g__ToDo
 = 
__baiSMemRV
(0x10); __ToDo ; __ToDo = 0 ) {

701 
__g_bai_ve2
 = 
__g_BASEPRI
();

705 
	g__g_bai_ve3
 = 
__g_BASEPRI
();

709 
	$n_up
(*
f_vue
)

711 
g_v
 = *
f_vue
;

712 
	}
}

717 
av
 
__ibu__
 ((
__nup__
(
n_up
))) = 1;

	@src/quad/target/5-IMU/system_stm32f4xx.c

317 
	~"m32f4xx.h
"

318 
	~"syem_m32f4xx.h
"

320 
ut32_t
 
	gh_vue
 = 
HSE_VALUE
;

341 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

345 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

352 
	#VECT_TAB_OFFSET
 0x00

	)

357 #i
defed
(
TARGET_XTAL_MHZ
)

358 
	#PLL_M
 
TARGET_XTAL_MHZ


	)

360 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F469_479xx
)

361 
	#PLL_M
 8

	)

362 #i
defed
 (
STM32F446xx
)

363 
	#PLL_M
 8

	)

364 #i
defed
 (
STM32F410xx
|| defed (
STM32F411xE
)

365 
	#PLL_M
 8

	)

370 #i
defed
(
STM32F446xx
)

372 
	#PLL_R
 7

	)

375 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

376 
	#PLL_N
 360

	)

378 
	#PLL_P
 2

	)

380 
	#PLL_Q
 7

	)

383 #i
defed
 (
STM32F40_41xxx
)

384 
	#PLL_N
 336

	)

386 
	#PLL_P
 2

	)

388 
	#PLL_Q
 7

	)

391 #i
defed
(
STM32F401xx
)

392 
	#PLL_N
 336

	)

394 
	#PLL_P
 4

	)

396 
	#PLL_Q
 7

	)

399 #i
defed
(
STM32F410xx
|| defed(
STM32F411xE
)

400 
	#PLL_N
 400

	)

403 
	#PLL_P
 4

	)

405 
	#PLL_Q
 8

	)

426 
ut32_t
 
	gSyemCeClock
 = (
PLL_N
 / 
PLL_P
) * 1000000;

428 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

438 
SSysClock
();

440 #i
defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

441 
SyemIn_ExtMemC
();

459 
	$SyemIn
()

462 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

463 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

467 
RCC
->
CR
 |(
ut32_t
)0x00000001;

470 
RCC
->
CFGR
 = 0x00000000;

473 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

476 
RCC
->
PLLCFGR
 = 0x24003010;

479 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

482 
RCC
->
CIR
 = 0x00000000;

484 #i
	`defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

485 
	`SyemIn_ExtMemC
();

490 
	`SSysClock
();

493 #ifde
VECT_TAB_SRAM


494 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

496 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

498 
	}
}

536 
	$SyemCeClockUpde
()

538 
ut32_t
 
tmp
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

539 #i
	`defed
(
STM32F446xx
)

540 
ut32_t
 

 = 2;

543 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

545 
tmp
)

548 
SyemCeClock
 = 
HSI_VALUE
;

551 
SyemCeClock
 = 
HSE_VALUE
;

557 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

558 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

560 i(
lsour
 != 0)

563 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

568 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

571 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

572 
SyemCeClock
 = 
lvco
/

;

574 #i
	`defed
(
STM32F446xx
)

579 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

580 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

581 i(
lsour
 != 0)

584 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

589 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

592 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

593 
SyemCeClock
 = 
lvco
/

;

597 
SyemCeClock
 = 
HSI_VALUE
;

602 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

604 
SyemCeClock
 >>
tmp
;

605 
	}
}

615 
	$SSysClock
()

620 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

623 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

628 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

629 
SUpCou
++;

630 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

632 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

634 
HSEStus
 = (
ut32_t
)0x01;

638 
HSEStus
 = (
ut32_t
)0x00;

641 i(
HSEStus
 =(
ut32_t
)0x01)

644 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

645 
PWR
->
CR
 |
PWR_CR_VOS
;

648 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

650 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

652 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

655 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

658 #i
	`defed
(
STM32F401xx
)

660 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

663 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

666 #i
	`defed
(
STM32F410xx
|| defed(
STM32F411xE
)

668 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

671 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

674 #i
	`defed
(
STM32F446xx
)

676 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

677 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24| (
PLL_R
 << 28);

680 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

681 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24);

685 
RCC
->
CR
 |
RCC_CR_PLLON
;

688 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

692 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

694 
PWR
->
CR
 |
PWR_CR_ODEN
;

695 (
PWR
->
CSR
 & 
PWR_CSR_ODRDY
) == 0)

698 
PWR
->
CR
 |
PWR_CR_ODSWEN
;

699 (
PWR
->
CSR
 & 
PWR_CSR_ODSWRDY
) == 0)

704 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

706 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

709 #i
	`defed
(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
)

711 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

715 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

716 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

719 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

727 
	}
}

735 #ifde
DATA_IN_ExtSRAM


744 
	$SyemIn_ExtMemC
()

767 
RCC
->
AHB1ENR
 |= 0x00000078;

770 
GPIOD
->
AFR
[0] = 0x00cc00cc;

771 
GPIOD
->
AFR
[1] = 0xcccccccc;

773 
GPIOD
->
MODER
 = 0xaaaa0a0a;

775 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

777 
GPIOD
->
OTYPER
 = 0x00000000;

779 
GPIOD
->
PUPDR
 = 0x00000000;

782 
GPIOE
->
AFR
[0] = 0xcccccccc;

783 
GPIOE
->
AFR
[1] = 0xcccccccc;

785 
GPIOE
->
MODER
 = 0xaaaaaaaa;

787 
GPIOE
->
OSPEEDR
 = 0xffffffff;

789 
GPIOE
->
OTYPER
 = 0x00000000;

791 
GPIOE
->
PUPDR
 = 0x00000000;

794 
GPIOF
->
AFR
[0] = 0x00cccccc;

795 
GPIOF
->
AFR
[1] = 0xcccc0000;

797 
GPIOF
->
MODER
 = 0xaa000aaa;

799 
GPIOF
->
OSPEEDR
 = 0xff000fff;

801 
GPIOF
->
OTYPER
 = 0x00000000;

803 
GPIOF
->
PUPDR
 = 0x00000000;

806 
GPIOG
->
AFR
[0] = 0x00cccccc;

807 
GPIOG
->
AFR
[1] = 0x000000c0;

809 
GPIOG
->
MODER
 = 0x00080aaa;

811 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

813 
GPIOG
->
OTYPER
 = 0x00000000;

815 
GPIOG
->
PUPDR
 = 0x00000000;

819 
RCC
->
AHB3ENR
 |= 0x00000001;

821 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

823 
FMC_Bk1
->
BTCR
[2] = 0x00001011;

824 
FMC_Bk1
->
BTCR
[3] = 0x00000201;

825 
FMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

828 #i
	`defed
(
STM32F40_41xxx
)

830 
FSMC_Bk1
->
BTCR
[2] = 0x00001011;

831 
FSMC_Bk1
->
BTCR
[3] = 0x00000201;

832 
FSMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

889 
	}
}

892 #ifde
DATA_IN_ExtSDRAM


901 
	$SyemIn_ExtMemC
()

903 
ut32_t
 
tmeg
 = 0, 
timeout
 = 0xFFFF;

904 
ut32_t
 
dex
;

908 
RCC
->
AHB1ENR
 |= 0x000001FC;

911 
GPIOC
->
AFR
[0] = 0x0000000c;

912 
GPIOC
->
AFR
[1] = 0x00007700;

914 
GPIOC
->
MODER
 = 0x00a00002;

916 
GPIOC
->
OSPEEDR
 = 0x00a00002;

918 
GPIOC
->
OTYPER
 = 0x00000000;

920 
GPIOC
->
PUPDR
 = 0x00500000;

923 
GPIOD
->
AFR
[0] = 0x000000CC;

924 
GPIOD
->
AFR
[1] = 0xCC000CCC;

926 
GPIOD
->
MODER
 = 0xA02A000A;

928 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

930 
GPIOD
->
OTYPER
 = 0x00000000;

932 
GPIOD
->
PUPDR
 = 0x00000000;

935 
GPIOE
->
AFR
[0] = 0xC00000CC;

936 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

938 
GPIOE
->
MODER
 = 0xAAAA800A;

940 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

942 
GPIOE
->
OTYPER
 = 0x00000000;

944 
GPIOE
->
PUPDR
 = 0x00000000;

947 
GPIOF
->
AFR
[0] = 0xcccccccc;

948 
GPIOF
->
AFR
[1] = 0xcccccccc;

950 
GPIOF
->
MODER
 = 0xAA800AAA;

952 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

954 
GPIOF
->
OTYPER
 = 0x00000000;

956 
GPIOF
->
PUPDR
 = 0x00000000;

959 
GPIOG
->
AFR
[0] = 0xcccccccc;

960 
GPIOG
->
AFR
[1] = 0xcccccccc;

962 
GPIOG
->
MODER
 = 0xaaaaaaaa;

964 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

966 
GPIOG
->
OTYPER
 = 0x00000000;

968 
GPIOG
->
PUPDR
 = 0x00000000;

971 
GPIOH
->
AFR
[0] = 0x00C0CC00;

972 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

974 
GPIOH
->
MODER
 = 0xAAAA08A0;

976 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

978 
GPIOH
->
OTYPER
 = 0x00000000;

980 
GPIOH
->
PUPDR
 = 0x00000000;

983 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

984 
GPIOI
->
AFR
[1] = 0x00000CC0;

986 
GPIOI
->
MODER
 = 0x0028AAAA;

988 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

990 
GPIOI
->
OTYPER
 = 0x00000000;

992 
GPIOI
->
PUPDR
 = 0x00000000;

996 
RCC
->
AHB3ENR
 |= 0x00000001;

999 
FMC_Bk5_6
->
SDCR
[0] = 0x000039D0;

1000 
FMC_Bk5_6
->
SDTR
[0] = 0x01115351;

1004 
FMC_Bk5_6
->
SDCMR
 = 0x00000011;

1005 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1006 (
tmeg
 !0& (
timeout
-- > 0))

1008 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1012 
dex
 = 0; index<1000; index++);

1015 
FMC_Bk5_6
->
SDCMR
 = 0x00000012;

1016 
timeout
 = 0xFFFF;

1017 (
tmeg
 !0& (
timeout
-- > 0))

1019 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1023 
FMC_Bk5_6
->
SDCMR
 = 0x00000073;

1024 
timeout
 = 0xFFFF;

1025 (
tmeg
 !0& (
timeout
-- > 0))

1027 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1031 
FMC_Bk5_6
->
SDCMR
 = 0x00046014;

1032 
timeout
 = 0xFFFF;

1033 (
tmeg
 !0& (
timeout
-- > 0))

1035 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1039 
tmeg
 = 
FMC_Bk5_6
->
SDRTR
;

1040 
FMC_Bk5_6
->
SDRTR
 = (
tmeg
 | (0x0000027C<<1));

1043 
tmeg
 = 
FMC_Bk5_6
->
SDCR
[0];

1044 
FMC_Bk5_6
->
SDCR
[0] = (
tmeg
 & 0xFFFFFDFF);

1070 
	}
}

	@src/quad/target/5-IMU/system_stm32f4xx.h

28 #ide
__SYSTEM_STM32F4XX_H


29 
	#__SYSTEM_STM32F4XX_H


	)

31 
	~<dt.h
>

33 #ifde
__lulus


37 
ut32_t
 
SyemCeClock
;

38 
SyemIn
();

39 
SyemCeClockUpde
();

40 
SSysClock
();

42 #ifde
__lulus


	@src/quad/target/5-IMU/target.h

1 #ide
__TARGET_H


2 
	#__TARGET_H


	)

4 
	~"m32f4xx_exti.h
"

5 
	~"m32f4xx_rcc.h
"

6 
	~"m32f4xx_exti.h
"

7 
	~"m32f4xx_syscfg.h
"

8 
	~"bus_i2c.h
"

10 
	#TARGET_IO_PORTA
 0xFFFF

	)

11 
	#TARGET_IO_PORTB
 0xFFFF

	)

12 
	#TARGET_IO_PORTC
 0xFFFF

	)

13 
	#TARGET_IO_PORTD
 0xFFFF

	)

14 
	#TARGET_IO_PORTE
 0xFFFF

	)

16 
	#LED3
 
PD13


	)

17 
	#LED4
 
PD12


	)

18 
	#LED5
 
PD14


	)

19 
	#LED6
 
PD15


	)

23 
	#USE_EXTI


	)

24 
	#BTN_INT_EXTI


	)

25 
	#MPU_INT_EXTI
 
PA4


	)

26 
	#USE_MPU_DATA_READY_SIGNAL


	)

31 
	#SERIAL_PORT_COUNT
 4

	)

33 
	#USE_UART1


	)

34 
	#UART1_RX_PIN
 
PB7


	)

35 
	#UART1_TX_PIN
 
PB6


	)

37 
	#USE_UART2


	)

38 
	#UART2_RX_PIN
 
PA3


	)

39 
	#UART2_TX_PIN
 
PA2


	)

41 
	#USE_UART3


	)

42 
	#UART3_RX_PIN
 
PB11


43 
	#UART3_TX_PIN
 
PB10


44 

	)

45 
	#USE_UART6


	)

46 
	#UART6_RX_PIN
 
PC7


	)

47 
	#UART6_TX_PIN
 
PC6


	)

58 #ifde
USE_I2C


60 
	#SOFT_I2C_SCL
 
PB8


	)

61 
	#SOFT_I2C_SDA
 
PB9


	)

64 
	#I2C_DEVICE
 (
I2CDEV_2
)

65 

	)

69 
	#USE_GYRO_I2C_MPU9250


70 
	#USE_ACC_I2C_MPU9250


72 

	)

79 
	#USE_SPI


80 

	)

81 #ifde
USE_SPI


82 
	#USE_SPI_DEVICE_1


85 

	)

88 
	#SPI1_SCK_PIN
 
PA5


	)

89 
	#SPI1_MISO_PIN
 
PA6


	)

90 
	#SPI1_MOSI_PIN
 
PA7


	)

104 
	#USE_GYRO_SPI_MPU9250


	)

105 
	#MPU9250_SPI_INSTANCE
 
SPI1


	)

106 
	#MPU9250_CS_PIN
 
PC4


108 

	)

	@src/quad/target/6-TIMER/main.c

2 
	~"syem_m32f4xx.h
"

3 
	~"m32f4xx_rcc.h
"

4 
	~"m32f4xx_gpio.h
"

5 
	~"misc.h
"

6 
	~"nvic.h
"

7 
	~"syem.h
"

8 
	~"d.h
"

9 
	~"cfig.h
"

10 
	~"exti.h
"

11 
	~"bu.h
"

12 
	~"rl.h
"

15 
	~"gps.h
"

16 
	~"rxSl1Te.h
"

17 
	~"rxSl3Te.h
"

18 
	~"rxSl6Te.h
"

19 
	~<dio.h
>

26 
	~"pwm_ouut.h
"

27 
	~"rx_pwm.h
"

28 
	~"u.h
"

55 
	mSYSTEM_STATE_INITIALISING
 = 0,

56 
	mSYSTEM_STATE_CONFIG_LOADED
 = (1 << 0),

57 
	mSYSTEM_STATE_SENSORS_READY
 = (1 << 1),

58 
	mSYSTEM_STATE_MOTORS_READY
 = (1 << 2),

59 
	mSYSTEM_STATE_TRANSPONDER_ENABLED
 = (1 << 3),

60 
	mSYSTEM_STATE_ALL_READY
 = (1 << 7)

61 }
	tsyemS_e
;

65 
ut8_t
 
	gsyemS
 = 
SYSTEM_STATE_INITIALISING
;

69 
syemIn
();

75 
	gi_t
 = 0;

76 
	gf_t
 = 0.0;

79 
	s__FILE


81 
	mdummy
;

84 
FILE
 
	g__dout
;

86 
	$utc
(
ch
, 
FILE
 *
f
)

91 
	`rxSl3TeWre
(
ch
);

95  
ch
;

98 
	}
}

100 #ifde
__GNUC__


101 
	#PUTCHAR_PROTOTYPE
 
	`__io_putch
(
ch
)

	)

103 
	#PUTCHAR_PROTOTYPE
 
	`utc
(
ch
, 
FILE
 *
f
)

	)

106 
	gPUTCHAR_PROTOTYPE


108 
rxSl3TeWre
(
ch
);

109  
	gch
;

117 
ut32_t
 
	gTIM_ARR
 = 0;

118 
t16_t
 
	gdDutyCye
[
LED_NUMBER
];

120 
ut8_t
 
TIM_CAPTURE_STATUS
;

122 
	$ma
()

128 
	`syemIn
();

131 
	`IOGlobIn
();

137 
	`CheckEEPROMCڏsVidDa
();

140 
	`rlIn
(
	`SlCfig
());

145 
	`rxSl3TeIn
();

167 
syemS
 |
SYSTEM_STATE_CONFIG_LOADED
;

170 
	`tchAiveFtus
();

174 
	`LedIn
(
	`LedStusCfig
());

187 
	`EXTIIn
();

196 
	`timIn
();

199 
ut16_t
 
idPul
 = 0;

200 
ut32_t
 
KhzGa
 = 500;

202 
	`dTimIn
(
	`LedTimCfig
(), 
idPul
, 
LED_NUMBER
, 
KhzGa
);

204 
TIM_ARR
 = 10 * 
KhzGa
;

208 
dDutyCye
[0] = 
TIM_ARR
 * 0.75;

209 
dDutyCye
[1] = 
TIM_ARR
 * 0.50;

210 
dDutyCye
[2] = 
TIM_ARR
 * 0.25;

211 
dDutyCye
[3] = 
TIM_ARR
 * 0.20;

213 
i
 = 0; i < 
LED_NUMBER
; i++) {

214 
	`pwmWreLed
(
i
, 
dDutyCye
[i]);

218 #i
	`defed
(
USE_PWM
)

219 i(
	`u
(
FEATURE_RX_PARALLEL_PWM
)) {

220 
	`pwmRxIn
(
	`PwmCfig
());

290 i(!
	`nssAutode
(
	`GyroCfig
())) {

292 
	`tf
("Failedo initialise IMU!\r\n");

294 
LED6_ON
;

295 
	`day
(100);

296 
LED6_OFF
;

297 
	`day
(100);

323 
	`day
(10);

324 i(
TIM_CAPTURE_STATUS
 & 0x80) {

326 
	`tf
("Thriod osighigh: %u us\r\n", 
	`pwmRd
(
TIM_Chl_1
));

327 
TIM_CAPTURE_STATUS
 = 0x0;

448 
	}
}

450 
	$EbGPIOClk
()

453 
	`RCC_AHB1PhClockCmd
(

454 
RCC_AHB1Ph_GPIOA
 |

455 
RCC_AHB1Ph_GPIOB
 |

456 
RCC_AHB1Ph_GPIOC
 |

457 
RCC_AHB1Ph_GPIOD
 |

458 
RCC_AHB1Ph_GPIOE
 |

459 
RCC_AHB1Ph_GPIOH
 |

460 
RCC_AHB1Ph_CRC
 |

461 
RCC_AHB1Ph_FLITF
 |

462 
RCC_AHB1Ph_SRAM1
 |

463 
RCC_AHB1Ph_SRAM2
 |

464 
RCC_AHB1Ph_BKPSRAM
 |

465 
RCC_AHB1Ph_DMA1
 |

466 
RCC_AHB1Ph_DMA2
 |

467 0, 
ENABLE


471 
	`RCC_AHB2PhClockCmd
(0, 
ENABLE
);

474 
	`RCC_APB1PhClockCmd
(

475 
RCC_APB1Ph_PWR
 |

479 
RCC_APB1Ph_USART2
 |

480 
RCC_APB1Ph_SPI3
 |

481 
RCC_APB1Ph_SPI2
 |

482 
RCC_APB1Ph_WWDG
 |

483 
RCC_APB1Ph_TIM5
 |

484 
RCC_APB1Ph_TIM4
 |

485 
RCC_APB1Ph_TIM3
 |

486 
RCC_APB1Ph_TIM2
 |

487 0, 
ENABLE


491 
	`RCC_APB2PhClockCmd
(

492 
RCC_APB2Ph_ADC1
 |

493 
RCC_APB2Ph_SPI5
 |

494 
RCC_APB2Ph_TIM11
 |

495 
RCC_APB2Ph_TIM10
 |

496 
RCC_APB2Ph_TIM9
 |

497 
RCC_APB2Ph_TIM1
 |

498 
RCC_APB2Ph_SYSCFG
 |

499 
RCC_APB2Ph_SPI4
 |

500 
RCC_APB2Ph_SPI1
 |

501 
RCC_APB2Ph_SDIO
 |

502 
RCC_APB2Ph_USART6
 |

503 
RCC_APB2Ph_USART1
 |

504 0, 
ENABLE


508 
GPIO_InTyDef
 
GPIO_InSuu
;

509 
	`GPIO_SuIn
(&
GPIO_InSuu
);

510 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

511 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

513 
GPIO_InSuu
.
GPIO_P
 &~(
GPIO_P_13
 | 
GPIO_P_14
);

514 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

517 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

518 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

521 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

522 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

524 
	`GPIO_In
(
GPIOD
, &
GPIO_InSuu
);

525 
	`GPIO_In
(
GPIOE
, &
GPIO_InSuu
);

526 
	`GPIO_In
(
GPIOH
, &
GPIO_InSuu
);

527 
	}
}

529 
	$syemIn
()

532 
	`SSysClock
();

535 
	`NVIC_PriܙyGroupCfig
(
NVIC_PRIORITY_GROUPING
);

538 
	`RCC_CˬFg
();

541 
	`EbGPIOClk
();

544 
	`SysTick_In
();

547 
	`SysTick_Cfig
(
SyemCeClock
 / 1000);

548 
	}
}

582 
	g__g_ToDo
 = 
__baiSMemRV
(0x10);

583 
	g__g_bai_ve
 = 
__g_BASEPRI
();

585 
__t_BASEPRI
(0x00);

586 
	g__g_bai_ve2
 = 
__g_BASEPRI
();

588 
	g__g_ToDo2
 = 
__baiSMemRV
(0x10);

589 
	g__g_bai_ve3
 = 
__g_BASEPRI
();

591 
	gbai_v
 = 0x10;

592 
__baiReeMem
(&
bai_v
);

594 
	gbai_v
 = 0x00;

595 
__baiReeMem
(&
bai_v
);

601 
ut8_t
 
__bai_ve
 
__ibu__
 ((
__nup__
(
__baiReeMem
))
__g_BASEPRI
();

602 
	g__g_bai_ve
 = 
__bai_ve
;

603 
ut8_t
 
	g__ToDo
 = 
__baiSMemRV
(0x10);

604 
	g__g_bai_ve2
 = 
__g_BASEPRI
();

605 
	gfC
++;

610  
ut8_t
 
__bai_ve
 
__ibu__
 ((
__nup__
(
__baiReeMem
))
__g_BASEPRI
(), 
	g__ToDo
 = 
__baiSMemRV
(0x10); __ToDo ; __ToDo = 0 ) {

612 
__g_bai_ve2
 = 
__g_BASEPRI
();

616 
	g__g_bai_ve3
 = 
__g_BASEPRI
();

620 
	$n_up
(*
f_vue
)

622 
g_v
 = *
f_vue
;

623 
	}
}

628 
av
 
__ibu__
 ((
__nup__
(
n_up
))) = 1;

	@src/quad/target/6-TIMER/system_stm32f4xx.c

317 
	~"m32f4xx.h
"

318 
	~"syem_m32f4xx.h
"

320 
ut32_t
 
	gh_vue
 = 
HSE_VALUE
;

341 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

345 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

352 
	#VECT_TAB_OFFSET
 0x00

	)

357 #i
defed
(
TARGET_XTAL_MHZ
)

358 
	#PLL_M
 
TARGET_XTAL_MHZ


	)

360 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F469_479xx
)

361 
	#PLL_M
 8

	)

362 #i
defed
 (
STM32F446xx
)

363 
	#PLL_M
 8

	)

364 #i
defed
 (
STM32F410xx
|| defed (
STM32F411xE
)

365 
	#PLL_M
 8

	)

370 #i
defed
(
STM32F446xx
)

372 
	#PLL_R
 7

	)

375 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

376 
	#PLL_N
 360

	)

378 
	#PLL_P
 2

	)

380 
	#PLL_Q
 7

	)

383 #i
defed
 (
STM32F40_41xxx
)

384 
	#PLL_N
 336

	)

386 
	#PLL_P
 2

	)

388 
	#PLL_Q
 7

	)

391 #i
defed
(
STM32F401xx
)

392 
	#PLL_N
 336

	)

394 
	#PLL_P
 4

	)

396 
	#PLL_Q
 7

	)

399 #i
defed
(
STM32F410xx
|| defed(
STM32F411xE
)

400 
	#PLL_N
 400

	)

403 
	#PLL_P
 4

	)

405 
	#PLL_Q
 8

	)

426 
ut32_t
 
	gSyemCeClock
 = (
PLL_N
 / 
PLL_P
) * 1000000;

428 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

438 
SSysClock
();

440 #i
defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

441 
SyemIn_ExtMemC
();

459 
	$SyemIn
()

462 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

463 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

467 
RCC
->
CR
 |(
ut32_t
)0x00000001;

470 
RCC
->
CFGR
 = 0x00000000;

473 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

476 
RCC
->
PLLCFGR
 = 0x24003010;

479 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

482 
RCC
->
CIR
 = 0x00000000;

484 #i
	`defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

485 
	`SyemIn_ExtMemC
();

490 
	`SSysClock
();

493 #ifde
VECT_TAB_SRAM


494 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

496 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

498 
	}
}

536 
	$SyemCeClockUpde
()

538 
ut32_t
 
tmp
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

539 #i
	`defed
(
STM32F446xx
)

540 
ut32_t
 

 = 2;

543 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

545 
tmp
)

548 
SyemCeClock
 = 
HSI_VALUE
;

551 
SyemCeClock
 = 
HSE_VALUE
;

557 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

558 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

560 i(
lsour
 != 0)

563 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

568 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

571 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

572 
SyemCeClock
 = 
lvco
/

;

574 #i
	`defed
(
STM32F446xx
)

579 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

580 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

581 i(
lsour
 != 0)

584 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

589 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

592 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

593 
SyemCeClock
 = 
lvco
/

;

597 
SyemCeClock
 = 
HSI_VALUE
;

602 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

604 
SyemCeClock
 >>
tmp
;

605 
	}
}

615 
	$SSysClock
()

620 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

623 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

628 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

629 
SUpCou
++;

630 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

632 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

634 
HSEStus
 = (
ut32_t
)0x01;

638 
HSEStus
 = (
ut32_t
)0x00;

641 i(
HSEStus
 =(
ut32_t
)0x01)

644 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

645 
PWR
->
CR
 |
PWR_CR_VOS
;

648 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

650 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

652 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

655 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

658 #i
	`defed
(
STM32F401xx
)

660 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

663 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

666 #i
	`defed
(
STM32F410xx
|| defed(
STM32F411xE
)

668 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

671 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

674 #i
	`defed
(
STM32F446xx
)

676 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

677 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24| (
PLL_R
 << 28);

680 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

681 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24);

685 
RCC
->
CR
 |
RCC_CR_PLLON
;

688 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

692 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

694 
PWR
->
CR
 |
PWR_CR_ODEN
;

695 (
PWR
->
CSR
 & 
PWR_CSR_ODRDY
) == 0)

698 
PWR
->
CR
 |
PWR_CR_ODSWEN
;

699 (
PWR
->
CSR
 & 
PWR_CSR_ODSWRDY
) == 0)

704 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

706 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

709 #i
	`defed
(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
)

711 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

715 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

716 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

719 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

727 
	}
}

735 #ifde
DATA_IN_ExtSRAM


744 
	$SyemIn_ExtMemC
()

767 
RCC
->
AHB1ENR
 |= 0x00000078;

770 
GPIOD
->
AFR
[0] = 0x00cc00cc;

771 
GPIOD
->
AFR
[1] = 0xcccccccc;

773 
GPIOD
->
MODER
 = 0xaaaa0a0a;

775 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

777 
GPIOD
->
OTYPER
 = 0x00000000;

779 
GPIOD
->
PUPDR
 = 0x00000000;

782 
GPIOE
->
AFR
[0] = 0xcccccccc;

783 
GPIOE
->
AFR
[1] = 0xcccccccc;

785 
GPIOE
->
MODER
 = 0xaaaaaaaa;

787 
GPIOE
->
OSPEEDR
 = 0xffffffff;

789 
GPIOE
->
OTYPER
 = 0x00000000;

791 
GPIOE
->
PUPDR
 = 0x00000000;

794 
GPIOF
->
AFR
[0] = 0x00cccccc;

795 
GPIOF
->
AFR
[1] = 0xcccc0000;

797 
GPIOF
->
MODER
 = 0xaa000aaa;

799 
GPIOF
->
OSPEEDR
 = 0xff000fff;

801 
GPIOF
->
OTYPER
 = 0x00000000;

803 
GPIOF
->
PUPDR
 = 0x00000000;

806 
GPIOG
->
AFR
[0] = 0x00cccccc;

807 
GPIOG
->
AFR
[1] = 0x000000c0;

809 
GPIOG
->
MODER
 = 0x00080aaa;

811 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

813 
GPIOG
->
OTYPER
 = 0x00000000;

815 
GPIOG
->
PUPDR
 = 0x00000000;

819 
RCC
->
AHB3ENR
 |= 0x00000001;

821 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

823 
FMC_Bk1
->
BTCR
[2] = 0x00001011;

824 
FMC_Bk1
->
BTCR
[3] = 0x00000201;

825 
FMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

828 #i
	`defed
(
STM32F40_41xxx
)

830 
FSMC_Bk1
->
BTCR
[2] = 0x00001011;

831 
FSMC_Bk1
->
BTCR
[3] = 0x00000201;

832 
FSMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

889 
	}
}

892 #ifde
DATA_IN_ExtSDRAM


901 
	$SyemIn_ExtMemC
()

903 
ut32_t
 
tmeg
 = 0, 
timeout
 = 0xFFFF;

904 
ut32_t
 
dex
;

908 
RCC
->
AHB1ENR
 |= 0x000001FC;

911 
GPIOC
->
AFR
[0] = 0x0000000c;

912 
GPIOC
->
AFR
[1] = 0x00007700;

914 
GPIOC
->
MODER
 = 0x00a00002;

916 
GPIOC
->
OSPEEDR
 = 0x00a00002;

918 
GPIOC
->
OTYPER
 = 0x00000000;

920 
GPIOC
->
PUPDR
 = 0x00500000;

923 
GPIOD
->
AFR
[0] = 0x000000CC;

924 
GPIOD
->
AFR
[1] = 0xCC000CCC;

926 
GPIOD
->
MODER
 = 0xA02A000A;

928 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

930 
GPIOD
->
OTYPER
 = 0x00000000;

932 
GPIOD
->
PUPDR
 = 0x00000000;

935 
GPIOE
->
AFR
[0] = 0xC00000CC;

936 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

938 
GPIOE
->
MODER
 = 0xAAAA800A;

940 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

942 
GPIOE
->
OTYPER
 = 0x00000000;

944 
GPIOE
->
PUPDR
 = 0x00000000;

947 
GPIOF
->
AFR
[0] = 0xcccccccc;

948 
GPIOF
->
AFR
[1] = 0xcccccccc;

950 
GPIOF
->
MODER
 = 0xAA800AAA;

952 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

954 
GPIOF
->
OTYPER
 = 0x00000000;

956 
GPIOF
->
PUPDR
 = 0x00000000;

959 
GPIOG
->
AFR
[0] = 0xcccccccc;

960 
GPIOG
->
AFR
[1] = 0xcccccccc;

962 
GPIOG
->
MODER
 = 0xaaaaaaaa;

964 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

966 
GPIOG
->
OTYPER
 = 0x00000000;

968 
GPIOG
->
PUPDR
 = 0x00000000;

971 
GPIOH
->
AFR
[0] = 0x00C0CC00;

972 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

974 
GPIOH
->
MODER
 = 0xAAAA08A0;

976 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

978 
GPIOH
->
OTYPER
 = 0x00000000;

980 
GPIOH
->
PUPDR
 = 0x00000000;

983 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

984 
GPIOI
->
AFR
[1] = 0x00000CC0;

986 
GPIOI
->
MODER
 = 0x0028AAAA;

988 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

990 
GPIOI
->
OTYPER
 = 0x00000000;

992 
GPIOI
->
PUPDR
 = 0x00000000;

996 
RCC
->
AHB3ENR
 |= 0x00000001;

999 
FMC_Bk5_6
->
SDCR
[0] = 0x000039D0;

1000 
FMC_Bk5_6
->
SDTR
[0] = 0x01115351;

1004 
FMC_Bk5_6
->
SDCMR
 = 0x00000011;

1005 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1006 (
tmeg
 !0& (
timeout
-- > 0))

1008 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1012 
dex
 = 0; index<1000; index++);

1015 
FMC_Bk5_6
->
SDCMR
 = 0x00000012;

1016 
timeout
 = 0xFFFF;

1017 (
tmeg
 !0& (
timeout
-- > 0))

1019 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1023 
FMC_Bk5_6
->
SDCMR
 = 0x00000073;

1024 
timeout
 = 0xFFFF;

1025 (
tmeg
 !0& (
timeout
-- > 0))

1027 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1031 
FMC_Bk5_6
->
SDCMR
 = 0x00046014;

1032 
timeout
 = 0xFFFF;

1033 (
tmeg
 !0& (
timeout
-- > 0))

1035 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1039 
tmeg
 = 
FMC_Bk5_6
->
SDRTR
;

1040 
FMC_Bk5_6
->
SDRTR
 = (
tmeg
 | (0x0000027C<<1));

1043 
tmeg
 = 
FMC_Bk5_6
->
SDCR
[0];

1044 
FMC_Bk5_6
->
SDCR
[0] = (
tmeg
 & 0xFFFFFDFF);

1070 
	}
}

	@src/quad/target/6-TIMER/system_stm32f4xx.h

28 #ide
__SYSTEM_STM32F4XX_H


29 
	#__SYSTEM_STM32F4XX_H


	)

31 
	~<dt.h
>

33 #ifde
__lulus


37 
ut32_t
 
SyemCeClock
;

38 
SyemIn
();

39 
SyemCeClockUpde
();

40 
SSysClock
();

42 #ifde
__lulus


	@src/quad/target/6-TIMER/target.c

2 
	~"tim.h
"

3 
	~"dma.h
"

17 cڡ 
timHdwe_t
 
	gtimHdwe
[
USABLE_TIMER_CHANNEL_COUNT
] = {

19 .
tim
 = 
TIM4
,

20 .
	gg
 = 
IO_TAG
(
LED4
),

22 .
	gchl
 = 
TIM_Chl_1
,

23 .
	gugeFgs
 = 
TIM_USE_LED
,

26 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

27 .
	geFuni
 = 
GPIO_AF_TIM4
,

28 .
	gdmaSm
 = 
NULL
,

29 .
	gdmaChl
 = 0,

30 .
	gdmaIrqHdr
 = 0

33 .
	gtim
 = 
TIM4
,

34 .
	gg
 = 
IO_TAG
(
LED3
),

36 .
	gchl
 = 
TIM_Chl_2
,

37 .
	gugeFgs
 = 
TIM_USE_LED
,

40 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

41 .
	geFuni
 = 
GPIO_AF_TIM4
,

42 .
	gdmaSm
 = 
NULL
,

43 .
	gdmaChl
 = 0,

44 .
	gdmaIrqHdr
 = 0

47 .
	gtim
 = 
TIM4
,

48 .
	gg
 = 
IO_TAG
(
LED5
),

50 .
	gchl
 = 
TIM_Chl_3
,

51 .
	gugeFgs
 = 
TIM_USE_LED
,

54 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

55 .
	geFuni
 = 
GPIO_AF_TIM4
,

56 .
	gdmaSm
 = 
NULL
,

57 .
	gdmaChl
 = 0,

58 .
	gdmaIrqHdr
 = 0

61 .
	gtim
 = 
TIM4
,

62 .
	gg
 = 
IO_TAG
(
LED6
),

64 .
	gchl
 = 
TIM_Chl_4
,

65 .
	gugeFgs
 = 
TIM_USE_LED
,

68 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

69 .
	geFuni
 = 
GPIO_AF_TIM4
,

70 .
	gdmaSm
 = 
NULL
,

71 .
	gdmaChl
 = 0,

72 .
	gdmaIrqHdr
 = 0

75 .
	gtim
 = 
TIM5
,

76 .
	gg
 = 
IO_TAG
(
PA0
),

77 .
	gchl
 = 
TIM_Chl_1
,

78 .
	gugeFgs
 = 
TIM_USE_PWM
,

79 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

80 .
	geFuni
 = 
GPIO_AF_TIM5
,

81 .
	gdmaSm
 = 
NULL
,

82 .
	gdmaChl
 = 0,

83 .
	gdmaIrqHdr
 = 0

86 .
	gtim
 = 
TIM5
,

87 .
	gg
 = 
IO_TAG
(
PA1
),

88 .
	gchl
 = 
TIM_Chl_2
,

89 .
	gugeFgs
 = 
TIM_USE_PWM
,

90 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

91 .
	geFuni
 = 
GPIO_AF_TIM5
,

92 .
	gdmaSm
 = 
NULL
,

93 .
	gdmaChl
 = 0,

94 .
	gdmaIrqHdr
 = 0

97 .
	gtim
 = 
TIM3
,

98 .
	gg
 = 
IO_TAG
(
PB1
),

99 .
	gchl
 = 
TIM_Chl_4
,

100 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

101 .
	gouut
 = 
TIMER_OUTPUT_NONE
,

102 .
	geFuni
 = 
GPIO_AF_TIM3
,

103 .
	gdmaSm
 = 
DMA1_Sm2
,

104 .
	gdmaChl
 = 
DMA_Chl_5
,

105 .
	gdmaIrqHdr
 = 
DMA1_ST2_HANDLER


	@src/quad/target/6-TIMER/target.h

1 #ide
__TARGET_H


2 
	#__TARGET_H


	)

4 
	~"m32f4xx_exti.h
"

5 
	~"m32f4xx_rcc.h
"

6 
	~"m32f4xx_exti.h
"

7 
	~"m32f4xx_syscfg.h
"

8 
	~"bus_i2c.h
"

9 
	~"u.h
"

11 
	#TARGET_IO_PORTA
 0xFFFF

	)

12 
	#TARGET_IO_PORTB
 0xFFFF

	)

13 
	#TARGET_IO_PORTC
 0xFFFF

	)

14 
	#TARGET_IO_PORTD
 0xFFFF

	)

15 
	#TARGET_IO_PORTE
 0xFFFF

	)

17 
	#LED3
 
PD13


18 
	#LED4
 
PD12


19 
	#LED5
 
PD14


20 
	#LED6
 
PD15


21 

	)

22 
	#USE_EXTI


	)

23 
	#BTN_INT_EXTI


	)

24 
	#MPU_INT_EXTI
 
PC13


	)

28 
	#SERIAL_PORT_COUNT
 4

	)

30 
	#USE_UART1


	)

31 
	#UART1_RX_PIN
 
PB7


	)

32 
	#UART1_TX_PIN
 
PB6


	)

34 
	#USE_UART2


	)

35 
	#UART2_RX_PIN
 
PA3


	)

36 
	#UART2_TX_PIN
 
PA2


	)

38 
	#USE_UART3


	)

39 
	#UART3_RX_PIN
 
PB11


40 
	#UART3_TX_PIN
 
PB10


41 

	)

42 
	#USE_UART6


	)

43 
	#UART6_RX_PIN
 
PC7


	)

44 
	#UART6_TX_PIN
 
PC6


	)

61 
	#USE_GYRO_MPU6050


	)

63 
	#SPI1_NSS_PIN
 
PE4


	)

64 
	#SPI1_SCK_PIN
 
PA5


	)

65 
	#SPI1_MISO_PIN
 
PA6


	)

66 
	#SPI1_MOSI_PIN
 
PA7


	)

68 
	#SPI2_NSS_PIN
 
PE5


	)

69 
	#SPI2_SCK_PIN
 
PB13


70 
	#SPI2_MISO_PIN
 
PB14


71 
	#SPI2_MOSI_PIN
 
PB15


72 

	)

73 
	#SPI3_NSS_PIN
 
PA15


	)

74 
	#SPI3_SCK_PIN
 
PB3


75 
	#SPI3_MISO_PIN
 
PB4


76 
	#SPI3_MOSI_PIN
 
PB5


77 

	)

78 
	#USE_GYRO_SPI_MPU9250


	)

79 
	#MPU9250_SPI_INSTANCE
 
SPI1


	)

80 
	#MPU9250_CS_PIN
 
SPI1_NSS_PIN


81 

	)

82 
	#USE_PWM


	)

83 
	#USE_DSHOT


	)

85 
	#USABLE_TIMER_CHANNEL_COUNT
 7

	)

86 
	#USED_TIMERS
 ( 
	`TIM_N
(1) | TIM_N(2) | TIM_N(3) | TIM_N(4) | TIM_N(5) | TIM_N(8) )

87 

	)

	@src/quad/target/7-RADIO/common.h

1 #ide
__COMMON_H


2 
	#__COMMON_H


	)

4 
	~"m32f4xx.h
"

5 
	~"rx.h
"

7 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

8 
	#DEFAULT_AUX_CHANNEL_COUNT
 
MAX_AUX_CHANNEL_COUNT


9 #

	)

10 
	#DEFAULT_AUX_CHANNEL_COUNT
 6

	)

	@src/quad/target/7-RADIO/main.c

2 
	~"syem_m32f4xx.h
"

3 
	~"m32f4xx_rcc.h
"

4 
	~"m32f4xx_gpio.h
"

5 
	~"misc.h
"

6 
	~"nvic.h
"

7 
	~"syem.h
"

8 
	~"d.h
"

9 
	~"sound_br.h
"

10 
	~"cfig.h
"

11 
	~"cfig_om.h
"

12 
	~"exti.h
"

13 
	~"bu.h
"

14 
	~"rl.h
"

17 
	~"gps.h
"

18 
	~"rxSl1Te.h
"

19 
	~"rxSl3Te.h
"

20 
	~"rxSl6Te.h
"

21 
	~<dio.h
>

22 
	~"bus_i2c.h
"

23 
	~"bbd_i2c_so.h
"

24 
	~"bus_i.h
"

25 
	~"liti.h
"

26 
	~"accgyro_i_mpu9250.h
"

27 
	~"gyro.h
"

28 
	~"ac˿ti.h
"

29 
	~"mhs.h
"

33 
	~"mpu9250_so_i2c.h
"

37 
	~"pwm_ouut.h
"

38 
	~"rx_pwm.h
"

39 
	~"rx.h
"

40 
	~"u.h
"

42 
	~"time.h
"

43 
	~"fc_ce.h
"

67 
	mSYSTEM_STATE_INITIALISING
 = 0,

68 
	mSYSTEM_STATE_CONFIG_LOADED
 = (1 << 0),

69 
	mSYSTEM_STATE_SENSORS_READY
 = (1 << 1),

70 
	mSYSTEM_STATE_MOTORS_READY
 = (1 << 2),

71 
	mSYSTEM_STATE_TRANSPONDER_ENABLED
 = (1 << 3),

72 
	mSYSTEM_STATE_ALL_READY
 = (1 << 7)

73 }
	tsyemS_e
;

77 
ut8_t
 
	gsyemS
 = 
SYSTEM_STATE_INITIALISING
;

81 
syemIn
();

87 
	gi_t
 = 0;

88 
	gf_t
 = 0.0;

91 
	s__FILE


93 
	mdummy
;

96 
FILE
 
	g__dout
;

98 
	$utc
(
ch
, 
FILE
 *
f
)

103 
	`rxSl3TeWre
(
ch
);

107  
ch
;

110 
	}
}

112 #ifde
__GNUC__


113 
	#PUTCHAR_PROTOTYPE
 
	`__io_putch
(
ch
)

	)

115 
	#PUTCHAR_PROTOTYPE
 
	`utc
(
ch
, 
FILE
 *
f
)

	)

118 
	gPUTCHAR_PROTOTYPE


120 
rxSl3TeWre
(
ch
);

121  
	gch
;

127 
bo
 
	gsdaFg
 = 
l
;

129 
ut32_t
 
	gTIM_ARR
 = 0;

130 
t16_t
 
	gdDutyCye
[
LED_NUMBER
];

132 
ut8_t
 
TIM_CAPTURE_STATUS
;

134 
	$ma
()

138 
	`syemIn
();

141 
	`IOGlobIn
();

147 
	`CheckEEPROMCڏsVidDa
();

150 
	`adEEPROM
();

153 
	`rlIn
(
	`SlCfig
());

161 
	`rxSl3TeIn
();

185 
syemS
 |
SYSTEM_STATE_CONFIG_LOADED
;

192 
	`tchAiveFtus
();

196 
	`LedIn
(
	`LedStusCfig
());

199 
	`EXTIIn
();

217 
	`timIn
();

219 #i
	`defed
(
USE_LEDTIMER
)

221 
ut16_t
 
idPul
 = 0;

222 
ut32_t
 
KhzGa
 = 500;

224 
	`dTimIn
(
	`LedTimCfig
(), 
idPul
, 
LED_NUMBER
, 
KhzGa
);

226 
TIM_ARR
 = 10 * 
KhzGa
;

230 
dDutyCye
[0] = 
TIM_ARR
 * 0.75;

231 
dDutyCye
[1] = 
TIM_ARR
 * 0.50;

232 
dDutyCye
[2] = 
TIM_ARR
 * 0.25;

233 
dDutyCye
[3] = 
TIM_ARR
 * 0.20;

235 
i
 = 0; i < 
LED_NUMBER
; i++) {

236 
	`pwmWreLed
(
i
, 
dDutyCye
[i]);

240 #i
	`defed
(
USE_PWM
)

242 i(
	`u
(
FEATURE_RX_PARALLEL_PWM
)) {

244 
	`pwmRxIn
(
	`PwmCfig
());

264 #ifde
USE_SPI


265 #ifde
USE_SPI_DEVICE_1


267 
	`iIn
(
SPIDEV_1
);

271 #ifde
BEEPER


272 
	`brIn
(
	`BrCfig
());

275 #ifde
USE_I2C


277 
	`i2cIn
(
I2C_DEVICE
);

320 
gyro_x
, 
gyro_y
, 
gyro_z
;

321 
acc_x
, 
acc_y
, 
acc_z
;

322 
mp
 = 0.0;

323 
rl
, 
pch
, 
yaw
;

327 
ut8_t
 
s
 = 
	`MPU_In
();

328 
	`tf
("MPU_Inesu: %u, %s, %d\r\n", 
s
, 
__FUNCTION__
, 
__LINE__
);

332 
	`mpu_dmp_
()) {

333 
	`tf
("MPU6050 inlitiڃ!, %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

334 
	`day
(200);

337 
	`tf
("MPU6050 inliti idڐusg mpu_dmp_ @%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

341 i(!
	`MPU6050_So_I2C_In
()) {

342 
	`tf
("MPU6050 inliti idڐ@%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

344 
	`tf
("Faedؚli MPU6050 @%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

350 i(!
	`MPU9250_So_I2C_In
()) {

351 
	`tf
("MPU9250 inliti idڐ@%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

353 
	`tf
("Faedؚli MPU9250 @%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

360 #i
	`defed
(
USE_IMU
)

361 i(!
	`nssAutode
(
	`GyroCfig
(), 
	`AcromCfig
())) {

363 
	`tf
("Faedؚli IMU!, %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

366 
LED6_ON
;

367 
	`day
(100);

368 
LED6_OFF
;

369 
	`day
(100);

374 
syemS
 |
SYSTEM_STATE_SENSORS_READY
;

384 
i
 = 0; i < 10; i++) {

385 
	`day
(25);

386 
BEEP_ON
;

387 
	`day
(25);

388 
BEEP_OFF
;

406 
	`rxIn
(
	`RxCfig
(), 
	`ModeAiviProfe
()->
modeAiviCdis
);

408 #i
	`defed
(
USE_IMU
)

410 
	`gyroSCibtiCyes
();

420 cڡ 
timeUs_t
 
cutTimeUs
 = 
	`mios
();

427 
	`rxUpdeCheck
(
cutTimeUs
, 0);

429 
	`ossRx
(
cutTimeUs
);

431 
	`day
(200);

434 #ifde
BEEPER


440 
i
 = 0; i < 10; i++) {

443 
	`day
(25);

444 
BEEP_ON
;

445 
	`day
(25);

446 
BEEP_OFF
;

448 
	`day
(2000);

453 #i
	`defed
(
USE_IMU
)

454 
	`gyroUpde
();

456 i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_60x0
 && gyro.dev.
libtiFg
) {

460 }i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_9250_I2C
 && gyro.dev.
libtiFg
) {

461 
	`tf
("MPU9250 (I2Cd- gyroADCRaw[X]: %d, gyroADCRaw[Y]: %d, gyroADCRaw[Z]: %d,ccADC[X]: %d,ccADC[Y]: %d,ccADC[Z]: %d\r\n", 
gyro
.
dev
.
gyroADCRaw
[
X
], gyro.dev.gyroADCRaw[
Y
], gyro.dev.gyroADCRaw[
Z
], 
acc
.dev.
ADCRaw
[X],cc.dev.ADCRaw[Y],cc.dev.ADCRaw[Z]);

464 }i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_9250_SPI
 && gyro.dev.
libtiFg
) {

467 
	`tf
("MPU9250 (SPId- gyroADCfd[X]: %.4f, gyroADCfd[Y]: %.4f, gyroADCfd[Z]: %.4f\r\n", 
gyro
.
gyroADCf
[
X
], gyro.gyroADCf[
Y
], gyro.gyroADCf[
Z
]);

473 
	`day
(100);

477 i(
	`mpu_dmp_g_da
(&
pch
, &
rl
, &
yaw
) == 0) {

479 
	`MPU6050_G_Gyrosce_Da
(&
gyro_x
, &
gyro_y
, &
gyro_z
);

480 
	`MPU6050_G_Acrom_Da
(&
acc_x
, &
acc_y
, &
acc_z
);

481 
mp
 = 
	`MPU6050_G_Temtu_Da
();

483 
	`mpu6050_nd_da
(
acc_x
, 
acc_y
, 
acc_z
, 
gyro_x
, 
gyro_y
, 
gyro_z
);

484 
	`u3_pt_imu
(
acc_x
, 
acc_y
, 
acc_z
, 
gyro_x
, 
gyro_y
, 
gyro_z
, ()(
rl
*100), ()(
pch
*100), ()(
yaw
*10));

496 
	`MPU6050_G_Gyrosce_Da
(&
gyro_x
, &
gyro_y
, &
gyro_z
);

497 
	`MPU6050_G_Acrom_Da
(&
acc_x
, &
acc_y
, &
acc_z
);

498 
mp
 = 
	`MPU6050_G_Temtu_Da
();

501 
	`tf
("MPU6050 d- gyro_x: %d, gyro_y: %d, gyro_z: %d,cc_x: %d,cc_y: %d,cc_z: %d,emp: %.2f\r\n", 
gyro_x
, 
gyro_y
, 
gyro_z
, 
acc_x
, 
acc_y
, 
acc_z
, 
mp
);

502 
	`day
(100);

506 
	`MPU9250_G_Gyrosce_Da
(&
gyro_x
, &
gyro_y
, &
gyro_z
);

507 
	`MPU9250_G_Acrom_Da
(&
acc_x
, &
acc_y
, &
acc_z
);

508 
mp
 = 
	`MPU9250_G_Temtu_Da
();

511 
	`tf
("MPU9250 d- gyro_x: %d, gyro_y: %d, gyro_z: %d,cc_x: %d,cc_y: %d,cc_z: %d,emp: %.2f\r\n", 
gyro_x
, 
gyro_y
, 
gyro_z
, 
acc_x
, 
acc_y
, 
acc_z
, 
mp
);

512 
	`day
(100);

529 
	`day
(10);

531 i(
TIM_CAPTURE_STATUS
 & 0x80) {

533 
	`tf
("Thriod osighigh: %u us\r\n", 
	`pwmRd
(
TIM_Chl_1
));

534 
TIM_CAPTURE_STATUS
 = 0x0;

688 
	}
}

690 
	$EbGPIOClk
()

693 
	`RCC_AHB1PhClockCmd
(

694 
RCC_AHB1Ph_GPIOA
 |

695 
RCC_AHB1Ph_GPIOB
 |

696 
RCC_AHB1Ph_GPIOC
 |

697 
RCC_AHB1Ph_GPIOD
 |

698 
RCC_AHB1Ph_GPIOE
 |

699 
RCC_AHB1Ph_GPIOH
 |

700 
RCC_AHB1Ph_CRC
 |

701 
RCC_AHB1Ph_FLITF
 |

702 
RCC_AHB1Ph_SRAM1
 |

703 
RCC_AHB1Ph_SRAM2
 |

704 
RCC_AHB1Ph_BKPSRAM
 |

705 
RCC_AHB1Ph_DMA1
 |

706 
RCC_AHB1Ph_DMA2
 |

707 0, 
ENABLE


711 
	`RCC_AHB2PhClockCmd
(0, 
ENABLE
);

714 
	`RCC_APB1PhClockCmd
(

715 
RCC_APB1Ph_PWR
 |

719 
RCC_APB1Ph_USART2
 |

720 
RCC_APB1Ph_SPI3
 |

721 
RCC_APB1Ph_SPI2
 |

722 
RCC_APB1Ph_WWDG
 |

723 
RCC_APB1Ph_TIM5
 |

724 
RCC_APB1Ph_TIM4
 |

725 
RCC_APB1Ph_TIM3
 |

726 
RCC_APB1Ph_TIM2
 |

727 0, 
ENABLE


731 
	`RCC_APB2PhClockCmd
(

732 
RCC_APB2Ph_ADC1
 |

733 
RCC_APB2Ph_SPI5
 |

734 
RCC_APB2Ph_TIM11
 |

735 
RCC_APB2Ph_TIM10
 |

736 
RCC_APB2Ph_TIM9
 |

737 
RCC_APB2Ph_TIM1
 |

738 
RCC_APB2Ph_SYSCFG
 |

739 
RCC_APB2Ph_SPI4
 |

740 
RCC_APB2Ph_SPI1
 |

741 
RCC_APB2Ph_SDIO
 |

742 
RCC_APB2Ph_USART6
 |

743 
RCC_APB2Ph_USART1
 |

744 0, 
ENABLE


748 
GPIO_InTyDef
 
GPIO_InSuu
;

749 
	`GPIO_SuIn
(&
GPIO_InSuu
);

750 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

751 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

753 
GPIO_InSuu
.
GPIO_P
 &~(
GPIO_P_13
 | 
GPIO_P_14
);

754 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

757 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

758 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

761 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

762 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

763 
	`GPIO_In
(
GPIOD
, &
GPIO_InSuu
);

764 
	`GPIO_In
(
GPIOE
, &
GPIO_InSuu
);

765 
	`GPIO_In
(
GPIOH
, &
GPIO_InSuu
);

766 
	}
}

768 
	$syemIn
()

771 
	`SSysClock
();

774 
	`NVIC_PriܙyGroupCfig
(
NVIC_PRIORITY_GROUPING
);

777 
	`RCC_CˬFg
();

780 
	`EbGPIOClk
();

783 
	`SysTick_In
();

786 
	`SysTick_Cfig
(
SyemCeClock
 / 1000);

787 
	}
}

821 
	g__g_ToDo
 = 
__baiSMemRV
(0x10);

822 
	g__g_bai_ve
 = 
__g_BASEPRI
();

824 
__t_BASEPRI
(0x00);

825 
	g__g_bai_ve2
 = 
__g_BASEPRI
();

827 
	g__g_ToDo2
 = 
__baiSMemRV
(0x10);

828 
	g__g_bai_ve3
 = 
__g_BASEPRI
();

830 
	gbai_v
 = 0x10;

831 
__baiReeMem
(&
bai_v
);

833 
	gbai_v
 = 0x00;

834 
__baiReeMem
(&
bai_v
);

840 
ut8_t
 
__bai_ve
 
__ibu__
 ((
__nup__
(
__baiReeMem
))
__g_BASEPRI
();

841 
	g__g_bai_ve
 = 
__bai_ve
;

842 
ut8_t
 
	g__ToDo
 = 
__baiSMemRV
(0x10);

843 
	g__g_bai_ve2
 = 
__g_BASEPRI
();

844 
	gfC
++;

849  
ut8_t
 
__bai_ve
 
__ibu__
 ((
__nup__
(
__baiReeMem
))
__g_BASEPRI
(), 
	g__ToDo
 = 
__baiSMemRV
(0x10); __ToDo ; __ToDo = 0 ) {

851 
__g_bai_ve2
 = 
__g_BASEPRI
();

855 
	g__g_bai_ve3
 = 
__g_BASEPRI
();

859 
	$n_up
(*
f_vue
)

861 
g_v
 = *
f_vue
;

862 
	}
}

867 
av
 
__ibu__
 ((
__nup__
(
n_up
))) = 1;

	@src/quad/target/7-RADIO/system_stm32f4xx.c

317 
	~"m32f4xx.h
"

318 
	~"syem_m32f4xx.h
"

320 
ut32_t
 
	gh_vue
 = 
HSE_VALUE
;

341 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

345 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

352 
	#VECT_TAB_OFFSET
 0x00

	)

357 #i
defed
(
TARGET_XTAL_MHZ
)

358 
	#PLL_M
 
TARGET_XTAL_MHZ


	)

360 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F469_479xx
)

361 
	#PLL_M
 8

	)

362 #i
defed
 (
STM32F446xx
)

363 
	#PLL_M
 8

	)

364 #i
defed
 (
STM32F410xx
|| defed (
STM32F411xE
)

365 
	#PLL_M
 8

	)

370 #i
defed
(
STM32F446xx
)

372 
	#PLL_R
 7

	)

375 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

376 
	#PLL_N
 360

	)

378 
	#PLL_P
 2

	)

380 
	#PLL_Q
 7

	)

383 #i
defed
 (
STM32F40_41xxx
)

384 
	#PLL_N
 336

	)

386 
	#PLL_P
 2

	)

388 
	#PLL_Q
 7

	)

391 #i
defed
(
STM32F401xx
)

392 
	#PLL_N
 336

	)

394 
	#PLL_P
 4

	)

396 
	#PLL_Q
 7

	)

399 #i
defed
(
STM32F410xx
|| defed(
STM32F411xE
)

400 
	#PLL_N
 400

	)

403 
	#PLL_P
 4

	)

405 
	#PLL_Q
 8

	)

426 
ut32_t
 
	gSyemCeClock
 = (
PLL_N
 / 
PLL_P
) * 1000000;

428 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

438 
SSysClock
();

440 #i
defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

441 
SyemIn_ExtMemC
();

459 
	$SyemIn
()

462 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

463 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

467 
RCC
->
CR
 |(
ut32_t
)0x00000001;

470 
RCC
->
CFGR
 = 0x00000000;

473 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

476 
RCC
->
PLLCFGR
 = 0x24003010;

479 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

482 
RCC
->
CIR
 = 0x00000000;

484 #i
	`defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

485 
	`SyemIn_ExtMemC
();

490 
	`SSysClock
();

493 #ifde
VECT_TAB_SRAM


494 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

496 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

498 
	}
}

536 
	$SyemCeClockUpde
()

538 
ut32_t
 
tmp
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

539 #i
	`defed
(
STM32F446xx
)

540 
ut32_t
 

 = 2;

543 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

545 
tmp
)

548 
SyemCeClock
 = 
HSI_VALUE
;

551 
SyemCeClock
 = 
HSE_VALUE
;

557 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

558 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

560 i(
lsour
 != 0)

563 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

568 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

571 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

572 
SyemCeClock
 = 
lvco
/

;

574 #i
	`defed
(
STM32F446xx
)

579 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

580 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

581 i(
lsour
 != 0)

584 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

589 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

592 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

593 
SyemCeClock
 = 
lvco
/

;

597 
SyemCeClock
 = 
HSI_VALUE
;

602 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

604 
SyemCeClock
 >>
tmp
;

605 
	}
}

615 
	$SSysClock
()

620 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

623 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

628 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

629 
SUpCou
++;

630 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

632 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

634 
HSEStus
 = (
ut32_t
)0x01;

638 
HSEStus
 = (
ut32_t
)0x00;

641 i(
HSEStus
 =(
ut32_t
)0x01)

644 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

645 
PWR
->
CR
 |
PWR_CR_VOS
;

648 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

650 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

652 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

655 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

658 #i
	`defed
(
STM32F401xx
)

660 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

663 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

666 #i
	`defed
(
STM32F410xx
|| defed(
STM32F411xE
)

668 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

671 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

674 #i
	`defed
(
STM32F446xx
)

676 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

677 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24| (
PLL_R
 << 28);

680 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

681 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24);

685 
RCC
->
CR
 |
RCC_CR_PLLON
;

688 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

692 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

694 
PWR
->
CR
 |
PWR_CR_ODEN
;

695 (
PWR
->
CSR
 & 
PWR_CSR_ODRDY
) == 0)

698 
PWR
->
CR
 |
PWR_CR_ODSWEN
;

699 (
PWR
->
CSR
 & 
PWR_CSR_ODSWRDY
) == 0)

704 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

706 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

709 #i
	`defed
(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
)

711 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

715 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

716 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

719 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

727 
	}
}

735 #ifde
DATA_IN_ExtSRAM


744 
	$SyemIn_ExtMemC
()

767 
RCC
->
AHB1ENR
 |= 0x00000078;

770 
GPIOD
->
AFR
[0] = 0x00cc00cc;

771 
GPIOD
->
AFR
[1] = 0xcccccccc;

773 
GPIOD
->
MODER
 = 0xaaaa0a0a;

775 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

777 
GPIOD
->
OTYPER
 = 0x00000000;

779 
GPIOD
->
PUPDR
 = 0x00000000;

782 
GPIOE
->
AFR
[0] = 0xcccccccc;

783 
GPIOE
->
AFR
[1] = 0xcccccccc;

785 
GPIOE
->
MODER
 = 0xaaaaaaaa;

787 
GPIOE
->
OSPEEDR
 = 0xffffffff;

789 
GPIOE
->
OTYPER
 = 0x00000000;

791 
GPIOE
->
PUPDR
 = 0x00000000;

794 
GPIOF
->
AFR
[0] = 0x00cccccc;

795 
GPIOF
->
AFR
[1] = 0xcccc0000;

797 
GPIOF
->
MODER
 = 0xaa000aaa;

799 
GPIOF
->
OSPEEDR
 = 0xff000fff;

801 
GPIOF
->
OTYPER
 = 0x00000000;

803 
GPIOF
->
PUPDR
 = 0x00000000;

806 
GPIOG
->
AFR
[0] = 0x00cccccc;

807 
GPIOG
->
AFR
[1] = 0x000000c0;

809 
GPIOG
->
MODER
 = 0x00080aaa;

811 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

813 
GPIOG
->
OTYPER
 = 0x00000000;

815 
GPIOG
->
PUPDR
 = 0x00000000;

819 
RCC
->
AHB3ENR
 |= 0x00000001;

821 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

823 
FMC_Bk1
->
BTCR
[2] = 0x00001011;

824 
FMC_Bk1
->
BTCR
[3] = 0x00000201;

825 
FMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

828 #i
	`defed
(
STM32F40_41xxx
)

830 
FSMC_Bk1
->
BTCR
[2] = 0x00001011;

831 
FSMC_Bk1
->
BTCR
[3] = 0x00000201;

832 
FSMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

889 
	}
}

892 #ifde
DATA_IN_ExtSDRAM


901 
	$SyemIn_ExtMemC
()

903 
ut32_t
 
tmeg
 = 0, 
timeout
 = 0xFFFF;

904 
ut32_t
 
dex
;

908 
RCC
->
AHB1ENR
 |= 0x000001FC;

911 
GPIOC
->
AFR
[0] = 0x0000000c;

912 
GPIOC
->
AFR
[1] = 0x00007700;

914 
GPIOC
->
MODER
 = 0x00a00002;

916 
GPIOC
->
OSPEEDR
 = 0x00a00002;

918 
GPIOC
->
OTYPER
 = 0x00000000;

920 
GPIOC
->
PUPDR
 = 0x00500000;

923 
GPIOD
->
AFR
[0] = 0x000000CC;

924 
GPIOD
->
AFR
[1] = 0xCC000CCC;

926 
GPIOD
->
MODER
 = 0xA02A000A;

928 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

930 
GPIOD
->
OTYPER
 = 0x00000000;

932 
GPIOD
->
PUPDR
 = 0x00000000;

935 
GPIOE
->
AFR
[0] = 0xC00000CC;

936 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

938 
GPIOE
->
MODER
 = 0xAAAA800A;

940 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

942 
GPIOE
->
OTYPER
 = 0x00000000;

944 
GPIOE
->
PUPDR
 = 0x00000000;

947 
GPIOF
->
AFR
[0] = 0xcccccccc;

948 
GPIOF
->
AFR
[1] = 0xcccccccc;

950 
GPIOF
->
MODER
 = 0xAA800AAA;

952 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

954 
GPIOF
->
OTYPER
 = 0x00000000;

956 
GPIOF
->
PUPDR
 = 0x00000000;

959 
GPIOG
->
AFR
[0] = 0xcccccccc;

960 
GPIOG
->
AFR
[1] = 0xcccccccc;

962 
GPIOG
->
MODER
 = 0xaaaaaaaa;

964 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

966 
GPIOG
->
OTYPER
 = 0x00000000;

968 
GPIOG
->
PUPDR
 = 0x00000000;

971 
GPIOH
->
AFR
[0] = 0x00C0CC00;

972 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

974 
GPIOH
->
MODER
 = 0xAAAA08A0;

976 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

978 
GPIOH
->
OTYPER
 = 0x00000000;

980 
GPIOH
->
PUPDR
 = 0x00000000;

983 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

984 
GPIOI
->
AFR
[1] = 0x00000CC0;

986 
GPIOI
->
MODER
 = 0x0028AAAA;

988 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

990 
GPIOI
->
OTYPER
 = 0x00000000;

992 
GPIOI
->
PUPDR
 = 0x00000000;

996 
RCC
->
AHB3ENR
 |= 0x00000001;

999 
FMC_Bk5_6
->
SDCR
[0] = 0x000039D0;

1000 
FMC_Bk5_6
->
SDTR
[0] = 0x01115351;

1004 
FMC_Bk5_6
->
SDCMR
 = 0x00000011;

1005 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1006 (
tmeg
 !0& (
timeout
-- > 0))

1008 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1012 
dex
 = 0; index<1000; index++);

1015 
FMC_Bk5_6
->
SDCMR
 = 0x00000012;

1016 
timeout
 = 0xFFFF;

1017 (
tmeg
 !0& (
timeout
-- > 0))

1019 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1023 
FMC_Bk5_6
->
SDCMR
 = 0x00000073;

1024 
timeout
 = 0xFFFF;

1025 (
tmeg
 !0& (
timeout
-- > 0))

1027 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1031 
FMC_Bk5_6
->
SDCMR
 = 0x00046014;

1032 
timeout
 = 0xFFFF;

1033 (
tmeg
 !0& (
timeout
-- > 0))

1035 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1039 
tmeg
 = 
FMC_Bk5_6
->
SDRTR
;

1040 
FMC_Bk5_6
->
SDRTR
 = (
tmeg
 | (0x0000027C<<1));

1043 
tmeg
 = 
FMC_Bk5_6
->
SDCR
[0];

1044 
FMC_Bk5_6
->
SDCR
[0] = (
tmeg
 & 0xFFFFFDFF);

1070 
	}
}

	@src/quad/target/7-RADIO/system_stm32f4xx.h

28 #ide
__SYSTEM_STM32F4XX_H


29 
	#__SYSTEM_STM32F4XX_H


	)

31 
	~<dt.h
>

33 #ifde
__lulus


37 
ut32_t
 
SyemCeClock
;

38 
SyemIn
();

39 
SyemCeClockUpde
();

40 
SSysClock
();

42 #ifde
__lulus


	@src/quad/target/7-RADIO/target.c

2 
	~"tim.h
"

3 
	~"dma.h
"

4 
	~"rg.h
"

18 cڡ 
timHdwe_t
 
	gtimHdwe
[
USABLE_TIMER_CHANNEL_COUNT
] = {

19 #i
defed
(
USE_LEDTIMER
)

21 .
tim
 = 
TIM4
,

22 .
	gg
 = 
IO_TAG
(
LED4
),

24 .
	gchl
 = 
TIM_Chl_1
,

25 .
	gugeFgs
 = 
TIM_USE_LED
,

28 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

29 .
	geFuni
 = 
GPIO_AF_TIM4
,

30 #ifde
USE_DSHOT


31 .
	gdmaSm
 = 
NULL
,

33 .
	gdmaIrqHdr
 = 0

37 .
	gtim
 = 
TIM4
,

38 .
	gg
 = 
IO_TAG
(
LED3
),

40 .
	gchl
 = 
TIM_Chl_2
,

41 .
	gugeFgs
 = 
TIM_USE_LED
,

44 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

45 .
	geFuni
 = 
GPIO_AF_TIM4
,

46 #ifde
USE_DSHOT


47 .
	gdmaSm
 = 
NULL
,

49 .
	gdmaIrqHdr
 = 0

53 .
	gtim
 = 
TIM4
,

54 .
	gg
 = 
IO_TAG
(
LED5
),

56 .
	gchl
 = 
TIM_Chl_3
,

57 .
	gugeFgs
 = 
TIM_USE_LED
,

60 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

61 .
	geFuni
 = 
GPIO_AF_TIM4
,

62 #ifde
USE_DSHOT


63 .
	gdmaSm
 = 
NULL
,

65 .
	gdmaIrqHdr
 = 0

69 .
	gtim
 = 
TIM4
,

70 .
	gg
 = 
IO_TAG
(
LED6
),

72 .
	gchl
 = 
TIM_Chl_4
,

73 .
	gugeFgs
 = 
TIM_USE_LED
,

76 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

77 .
	geFuni
 = 
GPIO_AF_TIM4
,

78 #ifde
USE_DSHOT


79 .
	gdmaSm
 = 
NULL
,

81 .
	gdmaIrqHdr
 = 0

108 .
	gtim
 = 
TIM2
,

109 .
	gg
 = 
IO_TAG
(
PA0
),

110 .
	gchl
 = 
TIM_Chl_1
,

111 .
	gugeFgs
 = 
TIM_USE_PWM
,

112 .
	gouut
 = 
TIMER_OUTPUT_NONE
,

113 .
	geFuni
 = 
GPIO_AF_TIM2
,

114 #ifde
USE_DSHOT


115 .
	gdmaSm
 = 
NULL
,

117 .
	gdmaIrqHdr
 = 0

121 .
	gtim
 = 
TIM2
,

122 .
	gg
 = 
IO_TAG
(
PA1
),

123 .
	gchl
 = 
TIM_Chl_2
,

124 .
	gugeFgs
 = 
TIM_USE_PWM
,

125 .
	gouut
 = 
TIMER_OUTPUT_NONE
,

126 .
	geFuni
 = 
GPIO_AF_TIM2
,

127 #ifde
USE_DSHOT


128 .
	gdmaSm
 = 
NULL
,

130 .
	gdmaIrqHdr
 = 0

134 .
	gtim
 = 
TIM2
,

135 .
	gg
 = 
IO_TAG
(
PA2
),

136 .
	gchl
 = 
TIM_Chl_3
,

137 .
	gugeFgs
 = 
TIM_USE_PWM
,

138 .
	gouut
 = 
TIMER_OUTPUT_NONE
,

139 .
	geFuni
 = 
GPIO_AF_TIM2
,

140 #ifde
USE_DSHOT


141 .
	gdmaSm
 = 
NULL
,

143 .
	gdmaIrqHdr
 = 0

147 .
	gtim
 = 
TIM2
,

148 .
	gg
 = 
IO_TAG
(
PA3
),

149 .
	gchl
 = 
TIM_Chl_4
,

150 .
	gugeFgs
 = 
TIM_USE_PWM
,

151 .
	gouut
 = 
TIMER_OUTPUT_NONE
,

152 .
	geFuni
 = 
GPIO_AF_TIM2
,

153 #ifde
USE_DSHOT


154 .
	gdmaSm
 = 
NULL
,

156 .
	gdmaIrqHdr
 = 0

160 .
	gtim
 = 
TIM3
,

161 .
	gg
 = 
IO_TAG
(
PB0
),

162 .
	gchl
 = 
TIM_Chl_3
,

163 .
	gugeFgs
 = 
TIM_USE_PWM
,

164 .
	gouut
 = 
TIMER_OUTPUT_NONE
,

165 .
	geFuni
 = 
GPIO_AF_TIM3
,

166 #ifde
USE_DSHOT


167 .
	gdmaSm
 = 
NULL
,

169 .
	gdmaIrqHdr
 = 0

173 .
	gtim
 = 
TIM3
,

174 .
	gg
 = 
IO_TAG
(
PB1
),

175 .
	gchl
 = 
TIM_Chl_4
,

176 .
	gugeFgs
 = 
TIM_USE_PWM
,

177 .
	gouut
 = 
TIMER_OUTPUT_NONE
,

178 .
	geFuni
 = 
GPIO_AF_TIM3
,

179 #ifde
USE_DSHOT


180 .
	gdmaSm
 = 
NULL
,

182 .
	gdmaIrqHdr
 = 0

186 .
	gtim
 = 
TIM1
,

187 .
	gg
 = 
IO_TAG
(
PA8
),

188 .
	gchl
 = 
TIM_Chl_1
,

189 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

190 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

191 .
	geFuni
 = 
GPIO_AF_TIM1
,

192 #ifde
USE_DSHOT


193 .
	gdmaSm
 = 
DMA1_Sm2
,

194 .
	gdmaChl
 = 
DMA_Chl_5
,

195 .
	gdmaIrqHdr
 = 
DMA1_ST2_HANDLER


	@src/quad/target/7-RADIO/target.h

1 #ide
__TARGET_H


2 
	#__TARGET_H


	)

4 
	~"m32f4xx_exti.h
"

5 
	~"m32f4xx_rcc.h
"

6 
	~"m32f4xx_exti.h
"

7 
	~"m32f4xx_syscfg.h
"

8 
	~"bus_i2c.h
"

9 
	~"u.h
"

11 
	#TARGET_IO_PORTA
 0xFFFF

	)

12 
	#TARGET_IO_PORTB
 0xFFFF

	)

13 
	#TARGET_IO_PORTC
 0xFFFF

	)

14 
	#TARGET_IO_PORTD
 0xFFFF

	)

15 
	#TARGET_IO_PORTE
 0xFFFF

	)

17 
	#LED3
 
PD13


	)

18 
	#LED4
 
PD12


	)

19 
	#LED5
 
PD14


	)

20 
	#LED6
 
PD15


	)

25 
	#USE_EXTI


	)

26 
	#BTN_INT_EXTI


	)

27 
	#MPU_INT_EXTI
 
PA4


	)

28 
	#USE_MPU_DATA_READY_SIGNAL


	)

33 
	#SERIAL_PORT_COUNT
 3

35 

	)

36 
	#USE_UART1


	)

37 #ifde
USE_UART1


38 
	#UART1_RX_PIN
 
PB7


	)

39 
	#UART1_TX_PIN
 
PB6


	)

43 #ifde
USE_UART2


44 
	#UART2_RX_PIN
 
PA3


45 
	#UART2_TX_PIN
 
PA2


47 

	)

48 
	#USE_UART3


	)

49 #ifde
USE_UART3


50 
	#UART3_RX_PIN
 
PB11


51 
	#UART3_TX_PIN
 
PB10


53 

	)

54 
	#USE_UART6


	)

55 #ifde
USE_UART6


56 
	#UART6_RX_PIN
 
PC7


	)

57 
	#UART6_TX_PIN
 
PC6


	)

71 #ifde
USE_I2C


73 
	#SOFT_I2C_SCL
 
PB8


	)

74 
	#SOFT_I2C_SDA
 
PB9


	)

77 
	#I2C_DEVICE
 (
I2CDEV_2
)

78 

	)

82 
	#USE_GYRO_I2C_MPU9250


83 
	#USE_ACC_I2C_MPU9250


85 

	)

92 
	#USE_SPI


93 

	)

94 #ifde
USE_SPI


95 
	#USE_SPI_DEVICE_1


98 

	)

101 
	#SPI1_SCK_PIN
 
PA5


	)

102 
	#SPI1_MISO_PIN
 
PA6


	)

103 
	#SPI1_MOSI_PIN
 
PA7


	)

117 
	#USE_GYRO_SPI_MPU9250


	)

118 
	#MPU9250_SPI_INSTANCE
 
SPI1


	)

119 
	#MPU9250_CS_PIN
 
PC4


121 

	)

131 
	#USABLE_TIMER_CHANNEL_COUNT
 14

	)

132 
	#USED_TIMERS
 ( 
	`TIM_N
(1) | TIM_N(2) | TIM_N(3) | TIM_N(4) | TIM_N(5) | TIM_N(8) )

133 

	)

134 
	#USE_LEDTIMER


135 

	)

150 
	#DEFAULT_RX_FEATURE
 
FEATURE_RX_SERIAL


	)

151 
	#SERIAL_RX


	)

153 #ifde
SERIAL_RX


154 
	#USE_SERIALRX_SBUS


	)

157 #ide
DEFAULT_FEATURES


158 
	#DEFAULT_FEATURES
 0

	)

161 #ide
DEFAULT_RX_FEATURE


162 
	#DEFAULT_RX_FEATURE
 
FEATURE_RX_PARALLEL_PWM


164 

	)

	@src/quad/target/8-BLDCMOTOR/common.h

1 #ide
__COMMON_H


2 
	#__COMMON_H


	)

4 
	~"m32f4xx.h
"

5 
	~"rx.h
"

6 
	~"debug.h
"

8 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

9 
	#DEFAULT_AUX_CHANNEL_COUNT
 
MAX_AUX_CHANNEL_COUNT


10 #

	)

11 
	#DEFAULT_AUX_CHANNEL_COUNT
 6

	)

14 
	#DEBUG_MODE
 
DEBUG_NONE


	)

	@src/quad/target/8-BLDCMOTOR/main.c

2 
	~"syem_m32f4xx.h
"

3 
	~"m32f4xx_rcc.h
"

4 
	~"m32f4xx_gpio.h
"

5 
	~"misc.h
"

6 
	~"nvic.h
"

7 
	~"syem.h
"

8 
	~"d.h
"

9 
	~"sound_br.h
"

10 
	~"cfig.h
"

11 
	~"cfigMa.h
"

12 
	~"cfig_om.h
"

13 
	~"exti.h
"

14 
	~"bu.h
"

15 
	~"rl.h
"

18 
	~"gps.h
"

19 
	~"rxSl1Te.h
"

20 
	~"rxSl3Te.h
"

21 
	~"rxSl6Te.h
"

22 
	~<dio.h
>

23 
	~"bus_i2c.h
"

24 
	~"bbd_i2c_so.h
"

25 
	~"bus_i.h
"

26 
	~"liti.h
"

27 
	~"accgyro_i_mpu9250.h
"

28 
	~"gyro.h
"

29 
	~"ac˿ti.h
"

30 
	~"mhs.h
"

34 
	~"mpu9250_so_i2c.h
"

38 
	~"pwm_ouut.h
"

39 
	~"rx_pwm.h
"

40 
	~"rx.h
"

41 
	~"u.h
"

43 
	~"time.h
"

44 
	~"fc_ce.h
"

45 
	~"fc_sks.h
"

47 
	~"mix.h
"

49 
	~"debug.h
"

73 
	mSYSTEM_STATE_INITIALISING
 = 0,

74 
	mSYSTEM_STATE_CONFIG_LOADED
 = (1 << 0),

75 
	mSYSTEM_STATE_SENSORS_READY
 = (1 << 1),

76 
	mSYSTEM_STATE_MOTORS_READY
 = (1 << 2),

77 
	mSYSTEM_STATE_TRANSPONDER_ENABLED
 = (1 << 3),

78 
	mSYSTEM_STATE_ALL_READY
 = (1 << 7)

79 }
	tsyemS_e
;

83 
ut8_t
 
	gsyemS
 = 
SYSTEM_STATE_INITIALISING
;

87 
syemIn
();

93 
	gi_t
 = 0;

94 
	gf_t
 = 0.0;

97 
	s__FILE


99 
	mdummy
;

102 
FILE
 
	g__dout
;

104 
	$utc
(
ch
, 
FILE
 *
f
)

109 
	`rxSl3TeWre
(
ch
);

113  
ch
;

116 
	}
}

118 #ifde
__GNUC__


119 
	#PUTCHAR_PROTOTYPE
 
	`__io_putch
(
ch
)

	)

121 
	#PUTCHAR_PROTOTYPE
 
	`utc
(
ch
, 
FILE
 *
f
)

	)

124 
	gPUTCHAR_PROTOTYPE


126 
rxSl3TeWre
(
ch
);

127  
	gch
;

133 
bo
 
	gsdaFg
 = 
l
;

135 
ut32_t
 
	gTIM_ARR
 = 0;

136 
t16_t
 
	gdDutyCye
[
LED_NUMBER
];

138 
ut8_t
 
TIM_CAPTURE_STATUS
;

140 
ut8_t
 
mCڌEb
;

142 
	$ma
()

146 
	`syemIn
();

149 
	`IOGlobIn
();

155 
	`CheckEEPROMCڏsVidDa
();

158 
	`adEEPROM
();

161 
	`rlIn
(
	`SlCfig
());

169 
	`rxSl3TeIn
();

193 
syemS
 |
SYSTEM_STATE_CONFIG_LOADED
;

195 
debugMode
 = 
maCfig
.
debug_mode
;

202 
	`tchAiveFtus
();

206 
	`LedIn
(
	`LedStusCfig
());

209 
	`EXTIIn
();

212 
	`day
(100);

230 
	`timIn
();

232 #i
	`defed
(
USE_LEDTIMER
)

234 
ut16_t
 
idPul
 = 0;

237 
ut32_t
 
KhzGa
 = 500;

240 
	`dTimKhzIn
(
	`LedTimCfig
(), 
idPul
, 
LED_NUMBER
, 
KhzGa
);

242 
TIM_ARR
 = 10 * 
KhzGa
;

246 
dDutyCye
[0] = 
TIM_ARR
 * 0.75;

247 
dDutyCye
[1] = 
TIM_ARR
 * 0.50;

248 
dDutyCye
[2] = 
TIM_ARR
 * 0.25;

249 
dDutyCye
[3] = 
TIM_ARR
 * 0.20;

251 
i
 = 0; i < 
LED_NUMBER
; i++) {

252 
	`pwmWreLed
(
i
, 
dDutyCye
[i]);

255 
	`dTimMhzIn
(
	`LedTimCfig
(), 
idPul
, 
LED_NUMBER
);

260 
	`mixIn
(
	`MixCfig
()->
mixMode
, 
maCfig
.
cuomMMix
);

263 
	`mixCfigutiOuut
();

265 
ut16_t
 
bldcMidPul
 = 
	`MCfig
()->
mcommd
;

266 
	`mIn
(
	`MCfig
(), 
bldcMidPul
, 
	`gMCou
());

268 #i
	`defed
(
USE_PWM
)

270 i(
	`u
(
FEATURE_RX_PARALLEL_PWM
)) {

272 
	`pwmRxIn
(
	`PwmCfig
());

292 #ifde
USE_SPI


293 #ifde
USE_SPI_DEVICE_1


295 
	`iIn
(
SPIDEV_1
);

299 #ifde
BEEPER


300 
	`brIn
(
	`BrCfig
());

303 #ifde
USE_I2C


305 
	`i2cIn
(
I2C_DEVICE
);

348 
gyro_x
, 
gyro_y
, 
gyro_z
;

349 
acc_x
, 
acc_y
, 
acc_z
;

350 
mp
 = 0.0;

351 
rl
, 
pch
, 
yaw
;

355 
ut8_t
 
s
 = 
	`MPU_In
();

356 
	`tf
("MPU_Inesu: %u, %s, %d\r\n", 
s
, 
__FUNCTION__
, 
__LINE__
);

360 
	`mpu_dmp_
()) {

361 
	`tf
("MPU6050 inlitiڃ!, %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

362 
	`day
(200);

365 
	`tf
("MPU6050 inliti idڐusg mpu_dmp_ @%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

369 i(!
	`MPU6050_So_I2C_In
()) {

370 
	`tf
("MPU6050 inliti idڐ@%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

372 
	`tf
("Faedؚli MPU6050 @%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

378 i(!
	`MPU9250_So_I2C_In
()) {

379 
	`tf
("MPU9250 inliti idڐ@%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

381 
	`tf
("Faedؚli MPU9250 @%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

388 #i
	`defed
(
USE_IMU
)

389 i(!
	`nssAutode
(
	`GyroCfig
(), 
	`AcromCfig
())) {

391 
	`tf
("Faedؚli IMU!, %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

394 
LED6_ON
;

395 
	`day
(100);

396 
LED6_OFF
;

397 
	`day
(100);

402 
syemS
 |
SYSTEM_STATE_SENSORS_READY
;

410 #i
	`defed
(
BEEPER
)

412 
i
 = 0; i < 10; i++) {

413 
	`day
(25);

414 
BEEP_ON
;

415 
	`day
(25);

416 
BEEP_OFF
;

434 
	`rxIn
(
	`RxCfig
(), 
	`ModeAiviProfe
()->
modeAiviCdis
);

436 #i
	`defed
(
USE_IMU
)

438 
	`gyroSCibtiCyes
();

445 
mCڌEb
 = 
ue
;

447 
ut16_t
 
dpwmv
 = 1500;

448 
ut8_t
 
d
 = 1;

478 cڡ 
timeUs_t
 
cutTimeUs
 = 
	`mios
();

485 
	`rxUpdeCheck
(
cutTimeUs
, 0);

487 
	`skUpdeRxMa
(
cutTimeUs
);

490 
	`skMaPidLo
(
cutTimeUs
);

492 
	`day
(20);

495 #ifde
BEEPER


501 
i
 = 0; i < 10; i++) {

504 
	`day
(25);

505 
BEEP_ON
;

506 
	`day
(25);

507 
BEEP_OFF
;

509 
	`day
(2000);

514 #i
	`defed
(
USE_IMU
)

515 
	`gyroUpde
();

517 i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_60x0
 && gyro.dev.
libtiFg
) {

521 }i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_9250_I2C
 && gyro.dev.
libtiFg
) {

522 
	`tf
("MPU9250 (I2Cd- gyroADCRaw[X]: %d, gyroADCRaw[Y]: %d, gyroADCRaw[Z]: %d,ccADC[X]: %d,ccADC[Y]: %d,ccADC[Z]: %d\r\n", 
gyro
.
dev
.
gyroADCRaw
[
X
], gyro.dev.gyroADCRaw[
Y
], gyro.dev.gyroADCRaw[
Z
], 
acc
.dev.
ADCRaw
[X],cc.dev.ADCRaw[Y],cc.dev.ADCRaw[Z]);

525 }i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_9250_SPI
 && gyro.dev.
libtiFg
) {

528 
	`tf
("MPU9250 (SPId- gyroADCfd[X]: %.4f, gyroADCfd[Y]: %.4f, gyroADCfd[Z]: %.4f\r\n", 
gyro
.
gyroADCf
[
X
], gyro.gyroADCf[
Y
], gyro.gyroADCf[
Z
]);

534 
	`day
(50);

538 i(
	`mpu_dmp_g_da
(&
pch
, &
rl
, &
yaw
) == 0) {

540 
	`MPU6050_G_Gyrosce_Da
(&
gyro_x
, &
gyro_y
, &
gyro_z
);

541 
	`MPU6050_G_Acrom_Da
(&
acc_x
, &
acc_y
, &
acc_z
);

542 
mp
 = 
	`MPU6050_G_Temtu_Da
();

544 
	`mpu6050_nd_da
(
acc_x
, 
acc_y
, 
acc_z
, 
gyro_x
, 
gyro_y
, 
gyro_z
);

545 
	`u3_pt_imu
(
acc_x
, 
acc_y
, 
acc_z
, 
gyro_x
, 
gyro_y
, 
gyro_z
, ()(
rl
*100), ()(
pch
*100), ()(
yaw
*10));

557 
	`MPU6050_G_Gyrosce_Da
(&
gyro_x
, &
gyro_y
, &
gyro_z
);

558 
	`MPU6050_G_Acrom_Da
(&
acc_x
, &
acc_y
, &
acc_z
);

559 
mp
 = 
	`MPU6050_G_Temtu_Da
();

562 
	`tf
("MPU6050 d- gyro_x: %d, gyro_y: %d, gyro_z: %d,cc_x: %d,cc_y: %d,cc_z: %d,emp: %.2f\r\n", 
gyro_x
, 
gyro_y
, 
gyro_z
, 
acc_x
, 
acc_y
, 
acc_z
, 
mp
);

563 
	`day
(100);

567 
	`MPU9250_G_Gyrosce_Da
(&
gyro_x
, &
gyro_y
, &
gyro_z
);

568 
	`MPU9250_G_Acrom_Da
(&
acc_x
, &
acc_y
, &
acc_z
);

569 
mp
 = 
	`MPU9250_G_Temtu_Da
();

572 
	`tf
("MPU9250 d- gyro_x: %d, gyro_y: %d, gyro_z: %d,cc_x: %d,cc_y: %d,cc_z: %d,emp: %.2f\r\n", 
gyro_x
, 
gyro_y
, 
gyro_z
, 
acc_x
, 
acc_y
, 
acc_z
, 
mp
);

573 
	`day
(100);

590 
	`day
(10);

592 i(
TIM_CAPTURE_STATUS
 & 0x80) {

594 
	`tf
("Thriod osighigh: %u us\r\n", 
	`pwmRd
(
TIM_Chl_1
));

595 
TIM_CAPTURE_STATUS
 = 0x0;

749 
	}
}

751 
	$EbGPIOClk
()

754 
	`RCC_AHB1PhClockCmd
(

755 
RCC_AHB1Ph_GPIOA
 |

756 
RCC_AHB1Ph_GPIOB
 |

757 
RCC_AHB1Ph_GPIOC
 |

758 
RCC_AHB1Ph_GPIOD
 |

759 
RCC_AHB1Ph_GPIOE
 |

760 
RCC_AHB1Ph_GPIOH
 |

761 
RCC_AHB1Ph_CRC
 |

762 
RCC_AHB1Ph_FLITF
 |

763 
RCC_AHB1Ph_SRAM1
 |

764 
RCC_AHB1Ph_SRAM2
 |

765 
RCC_AHB1Ph_BKPSRAM
 |

766 
RCC_AHB1Ph_DMA1
 |

767 
RCC_AHB1Ph_DMA2
 |

768 0, 
ENABLE


772 
	`RCC_AHB2PhClockCmd
(0, 
ENABLE
);

775 
	`RCC_APB1PhClockCmd
(

776 
RCC_APB1Ph_PWR
 |

780 
RCC_APB1Ph_USART2
 |

781 
RCC_APB1Ph_SPI3
 |

782 
RCC_APB1Ph_SPI2
 |

783 
RCC_APB1Ph_WWDG
 |

784 
RCC_APB1Ph_TIM5
 |

785 
RCC_APB1Ph_TIM4
 |

786 
RCC_APB1Ph_TIM3
 |

787 
RCC_APB1Ph_TIM2
 |

788 0, 
ENABLE


792 
	`RCC_APB2PhClockCmd
(

793 
RCC_APB2Ph_ADC1
 |

794 
RCC_APB2Ph_SPI5
 |

795 
RCC_APB2Ph_TIM11
 |

796 
RCC_APB2Ph_TIM10
 |

797 
RCC_APB2Ph_TIM9
 |

798 
RCC_APB2Ph_TIM1
 |

799 
RCC_APB2Ph_SYSCFG
 |

800 
RCC_APB2Ph_SPI4
 |

801 
RCC_APB2Ph_SPI1
 |

802 
RCC_APB2Ph_SDIO
 |

803 
RCC_APB2Ph_USART6
 |

804 
RCC_APB2Ph_USART1
 |

805 0, 
ENABLE


809 
GPIO_InTyDef
 
GPIO_InSuu
;

810 
	`GPIO_SuIn
(&
GPIO_InSuu
);

811 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

812 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

814 
GPIO_InSuu
.
GPIO_P
 &~(
GPIO_P_13
 | 
GPIO_P_14
);

815 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

818 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

819 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

822 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

823 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

824 
	`GPIO_In
(
GPIOD
, &
GPIO_InSuu
);

825 
	`GPIO_In
(
GPIOE
, &
GPIO_InSuu
);

826 
	`GPIO_In
(
GPIOH
, &
GPIO_InSuu
);

827 
	}
}

829 
	$syemIn
()

832 
	`SSysClock
();

835 
	`NVIC_PriܙyGroupCfig
(
NVIC_PRIORITY_GROUPING
);

838 
	`RCC_CˬFg
();

841 
	`EbGPIOClk
();

844 
	`SysTick_In
();

847 
	`SysTick_Cfig
(
SyemCeClock
 / 1000);

848 
	}
}

882 
	g__g_ToDo
 = 
__baiSMemRV
(0x10);

883 
	g__g_bai_ve
 = 
__g_BASEPRI
();

885 
__t_BASEPRI
(0x00);

886 
	g__g_bai_ve2
 = 
__g_BASEPRI
();

888 
	g__g_ToDo2
 = 
__baiSMemRV
(0x10);

889 
	g__g_bai_ve3
 = 
__g_BASEPRI
();

891 
	gbai_v
 = 0x10;

892 
__baiReeMem
(&
bai_v
);

894 
	gbai_v
 = 0x00;

895 
__baiReeMem
(&
bai_v
);

901 
ut8_t
 
__bai_ve
 
__ibu__
 ((
__nup__
(
__baiReeMem
))
__g_BASEPRI
();

902 
	g__g_bai_ve
 = 
__bai_ve
;

903 
ut8_t
 
	g__ToDo
 = 
__baiSMemRV
(0x10);

904 
	g__g_bai_ve2
 = 
__g_BASEPRI
();

905 
	gfC
++;

910  
ut8_t
 
__bai_ve
 
__ibu__
 ((
__nup__
(
__baiReeMem
))
__g_BASEPRI
(), 
	g__ToDo
 = 
__baiSMemRV
(0x10); __ToDo ; __ToDo = 0 ) {

912 
__g_bai_ve2
 = 
__g_BASEPRI
();

916 
	g__g_bai_ve3
 = 
__g_BASEPRI
();

920 
	$n_up
(*
f_vue
)

922 
g_v
 = *
f_vue
;

923 
	}
}

928 
av
 
__ibu__
 ((
__nup__
(
n_up
))) = 1;

	@src/quad/target/8-BLDCMOTOR/system_stm32f4xx.c

317 
	~"m32f4xx.h
"

318 
	~"syem_m32f4xx.h
"

320 
ut32_t
 
	gh_vue
 = 
HSE_VALUE
;

341 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

345 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

352 
	#VECT_TAB_OFFSET
 0x00

	)

357 #i
defed
(
TARGET_XTAL_MHZ
)

358 
	#PLL_M
 
TARGET_XTAL_MHZ


	)

360 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F469_479xx
)

361 
	#PLL_M
 8

	)

362 #i
defed
 (
STM32F446xx
)

363 
	#PLL_M
 8

	)

364 #i
defed
 (
STM32F410xx
|| defed (
STM32F411xE
)

365 
	#PLL_M
 8

	)

370 #i
defed
(
STM32F446xx
)

372 
	#PLL_R
 7

	)

375 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

376 
	#PLL_N
 360

	)

378 
	#PLL_P
 2

	)

380 
	#PLL_Q
 7

	)

383 #i
defed
 (
STM32F40_41xxx
)

384 
	#PLL_N
 336

	)

386 
	#PLL_P
 2

	)

388 
	#PLL_Q
 7

	)

391 #i
defed
(
STM32F401xx
)

392 
	#PLL_N
 336

	)

394 
	#PLL_P
 4

	)

396 
	#PLL_Q
 7

	)

399 #i
defed
(
STM32F410xx
|| defed(
STM32F411xE
)

400 
	#PLL_N
 400

	)

403 
	#PLL_P
 4

	)

405 
	#PLL_Q
 8

	)

426 
ut32_t
 
	gSyemCeClock
 = (
PLL_N
 / 
PLL_P
) * 1000000;

428 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

438 
SSysClock
();

440 #i
defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

441 
SyemIn_ExtMemC
();

459 
	$SyemIn
()

462 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

463 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

467 
RCC
->
CR
 |(
ut32_t
)0x00000001;

470 
RCC
->
CFGR
 = 0x00000000;

473 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

476 
RCC
->
PLLCFGR
 = 0x24003010;

479 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

482 
RCC
->
CIR
 = 0x00000000;

484 #i
	`defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

485 
	`SyemIn_ExtMemC
();

490 
	`SSysClock
();

493 #ifde
VECT_TAB_SRAM


494 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

496 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

498 
	}
}

536 
	$SyemCeClockUpde
()

538 
ut32_t
 
tmp
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

539 #i
	`defed
(
STM32F446xx
)

540 
ut32_t
 

 = 2;

543 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

545 
tmp
)

548 
SyemCeClock
 = 
HSI_VALUE
;

551 
SyemCeClock
 = 
HSE_VALUE
;

557 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

558 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

560 i(
lsour
 != 0)

563 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

568 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

571 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

572 
SyemCeClock
 = 
lvco
/

;

574 #i
	`defed
(
STM32F446xx
)

579 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

580 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

581 i(
lsour
 != 0)

584 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

589 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

592 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

593 
SyemCeClock
 = 
lvco
/

;

597 
SyemCeClock
 = 
HSI_VALUE
;

602 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

604 
SyemCeClock
 >>
tmp
;

605 
	}
}

615 
	$SSysClock
()

620 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

623 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

628 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

629 
SUpCou
++;

630 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

632 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

634 
HSEStus
 = (
ut32_t
)0x01;

638 
HSEStus
 = (
ut32_t
)0x00;

641 i(
HSEStus
 =(
ut32_t
)0x01)

644 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

645 
PWR
->
CR
 |
PWR_CR_VOS
;

648 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

650 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

652 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

655 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

658 #i
	`defed
(
STM32F401xx
)

660 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

663 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

666 #i
	`defed
(
STM32F410xx
|| defed(
STM32F411xE
)

668 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

671 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

674 #i
	`defed
(
STM32F446xx
)

676 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

677 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24| (
PLL_R
 << 28);

680 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

681 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24);

685 
RCC
->
CR
 |
RCC_CR_PLLON
;

688 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

692 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

694 
PWR
->
CR
 |
PWR_CR_ODEN
;

695 (
PWR
->
CSR
 & 
PWR_CSR_ODRDY
) == 0)

698 
PWR
->
CR
 |
PWR_CR_ODSWEN
;

699 (
PWR
->
CSR
 & 
PWR_CSR_ODSWRDY
) == 0)

704 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

706 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

709 #i
	`defed
(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
)

711 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

715 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

716 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

719 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

727 
	}
}

735 #ifde
DATA_IN_ExtSRAM


744 
	$SyemIn_ExtMemC
()

767 
RCC
->
AHB1ENR
 |= 0x00000078;

770 
GPIOD
->
AFR
[0] = 0x00cc00cc;

771 
GPIOD
->
AFR
[1] = 0xcccccccc;

773 
GPIOD
->
MODER
 = 0xaaaa0a0a;

775 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

777 
GPIOD
->
OTYPER
 = 0x00000000;

779 
GPIOD
->
PUPDR
 = 0x00000000;

782 
GPIOE
->
AFR
[0] = 0xcccccccc;

783 
GPIOE
->
AFR
[1] = 0xcccccccc;

785 
GPIOE
->
MODER
 = 0xaaaaaaaa;

787 
GPIOE
->
OSPEEDR
 = 0xffffffff;

789 
GPIOE
->
OTYPER
 = 0x00000000;

791 
GPIOE
->
PUPDR
 = 0x00000000;

794 
GPIOF
->
AFR
[0] = 0x00cccccc;

795 
GPIOF
->
AFR
[1] = 0xcccc0000;

797 
GPIOF
->
MODER
 = 0xaa000aaa;

799 
GPIOF
->
OSPEEDR
 = 0xff000fff;

801 
GPIOF
->
OTYPER
 = 0x00000000;

803 
GPIOF
->
PUPDR
 = 0x00000000;

806 
GPIOG
->
AFR
[0] = 0x00cccccc;

807 
GPIOG
->
AFR
[1] = 0x000000c0;

809 
GPIOG
->
MODER
 = 0x00080aaa;

811 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

813 
GPIOG
->
OTYPER
 = 0x00000000;

815 
GPIOG
->
PUPDR
 = 0x00000000;

819 
RCC
->
AHB3ENR
 |= 0x00000001;

821 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

823 
FMC_Bk1
->
BTCR
[2] = 0x00001011;

824 
FMC_Bk1
->
BTCR
[3] = 0x00000201;

825 
FMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

828 #i
	`defed
(
STM32F40_41xxx
)

830 
FSMC_Bk1
->
BTCR
[2] = 0x00001011;

831 
FSMC_Bk1
->
BTCR
[3] = 0x00000201;

832 
FSMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

889 
	}
}

892 #ifde
DATA_IN_ExtSDRAM


901 
	$SyemIn_ExtMemC
()

903 
ut32_t
 
tmeg
 = 0, 
timeout
 = 0xFFFF;

904 
ut32_t
 
dex
;

908 
RCC
->
AHB1ENR
 |= 0x000001FC;

911 
GPIOC
->
AFR
[0] = 0x0000000c;

912 
GPIOC
->
AFR
[1] = 0x00007700;

914 
GPIOC
->
MODER
 = 0x00a00002;

916 
GPIOC
->
OSPEEDR
 = 0x00a00002;

918 
GPIOC
->
OTYPER
 = 0x00000000;

920 
GPIOC
->
PUPDR
 = 0x00500000;

923 
GPIOD
->
AFR
[0] = 0x000000CC;

924 
GPIOD
->
AFR
[1] = 0xCC000CCC;

926 
GPIOD
->
MODER
 = 0xA02A000A;

928 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

930 
GPIOD
->
OTYPER
 = 0x00000000;

932 
GPIOD
->
PUPDR
 = 0x00000000;

935 
GPIOE
->
AFR
[0] = 0xC00000CC;

936 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

938 
GPIOE
->
MODER
 = 0xAAAA800A;

940 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

942 
GPIOE
->
OTYPER
 = 0x00000000;

944 
GPIOE
->
PUPDR
 = 0x00000000;

947 
GPIOF
->
AFR
[0] = 0xcccccccc;

948 
GPIOF
->
AFR
[1] = 0xcccccccc;

950 
GPIOF
->
MODER
 = 0xAA800AAA;

952 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

954 
GPIOF
->
OTYPER
 = 0x00000000;

956 
GPIOF
->
PUPDR
 = 0x00000000;

959 
GPIOG
->
AFR
[0] = 0xcccccccc;

960 
GPIOG
->
AFR
[1] = 0xcccccccc;

962 
GPIOG
->
MODER
 = 0xaaaaaaaa;

964 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

966 
GPIOG
->
OTYPER
 = 0x00000000;

968 
GPIOG
->
PUPDR
 = 0x00000000;

971 
GPIOH
->
AFR
[0] = 0x00C0CC00;

972 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

974 
GPIOH
->
MODER
 = 0xAAAA08A0;

976 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

978 
GPIOH
->
OTYPER
 = 0x00000000;

980 
GPIOH
->
PUPDR
 = 0x00000000;

983 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

984 
GPIOI
->
AFR
[1] = 0x00000CC0;

986 
GPIOI
->
MODER
 = 0x0028AAAA;

988 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

990 
GPIOI
->
OTYPER
 = 0x00000000;

992 
GPIOI
->
PUPDR
 = 0x00000000;

996 
RCC
->
AHB3ENR
 |= 0x00000001;

999 
FMC_Bk5_6
->
SDCR
[0] = 0x000039D0;

1000 
FMC_Bk5_6
->
SDTR
[0] = 0x01115351;

1004 
FMC_Bk5_6
->
SDCMR
 = 0x00000011;

1005 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1006 (
tmeg
 !0& (
timeout
-- > 0))

1008 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1012 
dex
 = 0; index<1000; index++);

1015 
FMC_Bk5_6
->
SDCMR
 = 0x00000012;

1016 
timeout
 = 0xFFFF;

1017 (
tmeg
 !0& (
timeout
-- > 0))

1019 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1023 
FMC_Bk5_6
->
SDCMR
 = 0x00000073;

1024 
timeout
 = 0xFFFF;

1025 (
tmeg
 !0& (
timeout
-- > 0))

1027 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1031 
FMC_Bk5_6
->
SDCMR
 = 0x00046014;

1032 
timeout
 = 0xFFFF;

1033 (
tmeg
 !0& (
timeout
-- > 0))

1035 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1039 
tmeg
 = 
FMC_Bk5_6
->
SDRTR
;

1040 
FMC_Bk5_6
->
SDRTR
 = (
tmeg
 | (0x0000027C<<1));

1043 
tmeg
 = 
FMC_Bk5_6
->
SDCR
[0];

1044 
FMC_Bk5_6
->
SDCR
[0] = (
tmeg
 & 0xFFFFFDFF);

1070 
	}
}

	@src/quad/target/8-BLDCMOTOR/system_stm32f4xx.h

28 #ide
__SYSTEM_STM32F4XX_H


29 
	#__SYSTEM_STM32F4XX_H


	)

31 
	~<dt.h
>

33 #ifde
__lulus


37 
ut32_t
 
SyemCeClock
;

38 
SyemIn
();

39 
SyemCeClockUpde
();

40 
SSysClock
();

42 #ifde
__lulus


	@src/quad/target/8-BLDCMOTOR/target.c

2 
	~"tim.h
"

3 
	~"dma.h
"

4 
	~"rg.h
"

20 cڡ 
timHdwe_t
 
	gtimHdwe
[
USABLE_TIMER_CHANNEL_COUNT
] = {

21 #i
defed
(
USE_LEDTIMER
)

23 .
tim
 = 
TIM4
,

24 .
	gg
 = 
IO_TAG
(
LED4
),

26 .
	gchl
 = 
TIM_Chl_1
,

28 .
	gugeFgs
 = 
TIM_USE_LED
,

31 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

32 .
	geFuni
 = 
GPIO_AF_TIM4
,

33 #ifde
USE_DSHOT


34 .
	gdmaSm
 = 
NULL
,

36 .
	gdmaIrqHdr
 = 0

40 .
	gtim
 = 
TIM4
,

41 .
	gg
 = 
IO_TAG
(
LED3
),

43 .
	gchl
 = 
TIM_Chl_2
,

45 .
	gugeFgs
 = 
TIM_USE_LED
,

48 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

49 .
	geFuni
 = 
GPIO_AF_TIM4
,

50 #ifde
USE_DSHOT


51 .
	gdmaSm
 = 
NULL
,

53 .
	gdmaIrqHdr
 = 0

57 .
	gtim
 = 
TIM4
,

58 .
	gg
 = 
IO_TAG
(
LED5
),

60 .
	gchl
 = 
TIM_Chl_3
,

62 .
	gugeFgs
 = 
TIM_USE_LED
,

65 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

66 .
	geFuni
 = 
GPIO_AF_TIM4
,

67 #ifde
USE_DSHOT


68 .
	gdmaSm
 = 
NULL
,

70 .
	gdmaIrqHdr
 = 0

74 .
	gtim
 = 
TIM4
,

75 .
	gg
 = 
IO_TAG
(
LED6
),

77 .
	gchl
 = 
TIM_Chl_4
,

79 .
	gugeFgs
 = 
TIM_USE_LED
,

82 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

83 .
	geFuni
 = 
GPIO_AF_TIM4
,

84 #ifde
USE_DSHOT


85 .
	gdmaSm
 = 
NULL
,

87 .
	gdmaIrqHdr
 = 0

135 .
	gtim
 = 
TIM2
,

136 .
	gg
 = 
IO_TAG
(
PA1
),

137 .
	gchl
 = 
TIM_Chl_2
,

138 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

139 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

140 .
	geFuni
 = 
GPIO_AF_TIM2
,

141 #ifde
USE_DSHOT


142 .
	gdmaSm
 = 
NULL
,

144 .
	gdmaIrqHdr
 = 0

148 .
	gtim
 = 
TIM2
,

149 .
	gg
 = 
IO_TAG
(
PA2
),

150 .
	gchl
 = 
TIM_Chl_3
,

151 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

152 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

153 .
	geFuni
 = 
GPIO_AF_TIM2
,

154 #ifde
USE_DSHOT


155 .
	gdmaSm
 = 
NULL
,

157 .
	gdmaIrqHdr
 = 0

161 .
	gtim
 = 
TIM2
,

162 .
	gg
 = 
IO_TAG
(
PA3
),

163 .
	gchl
 = 
TIM_Chl_4
,

164 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

165 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

166 .
	geFuni
 = 
GPIO_AF_TIM2
,

167 #ifde
USE_DSHOT


168 .
	gdmaSm
 = 
NULL
,

170 .
	gdmaIrqHdr
 = 0

188 .
	gtim
 = 
TIM3
,

189 .
	gg
 = 
IO_TAG
(
PB0
),

190 .
	gchl
 = 
TIM_Chl_3
,

191 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

193 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

195 .
	geFuni
 = 
GPIO_AF_TIM3
,

196 #ifde
USE_DSHOT


197 .
	gdmaSm
 = 
NULL
,

199 .
	gdmaIrqHdr
 = 0

205 .
	gtim
 = 
TIM3
,

206 .
	gg
 = 
IO_TAG
(
PB1
),

207 .
	gchl
 = 
TIM_Chl_4
,

209 .
	gugeFgs
 = 
TIM_USE_PWM
,

211 .
	gouut
 = 
TIMER_OUTPUT_NONE
,

212 .
	geFuni
 = 
GPIO_AF_TIM3
,

213 #ifde
USE_DSHOT


214 .
	gdmaSm
 = 
NULL
,

216 .
	gdmaIrqHdr
 = 0

222 .
	gtim
 = 
TIM1
,

223 .
	gg
 = 
IO_TAG
(
PA8
),

224 .
	gchl
 = 
TIM_Chl_1
,

225 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

226 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

227 .
	geFuni
 = 
GPIO_AF_TIM1
,

228 #ifde
USE_DSHOT


229 .
	gdmaSm
 = 
DMA2_Sm6
,

230 .
	gdmaChl
 = 
DMA_Chl_0
,

231 .
	gdmaIrqHdr
 = 
DMA2_ST6_HANDLER


237 .
	gtim
 = 
TIM1
,

238 .
	gg
 = 
IO_TAG
(
PA9
),

239 .
	gchl
 = 
TIM_Chl_2
,

240 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

241 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

242 .
	geFuni
 = 
GPIO_AF_TIM1
,

243 #ifde
USE_DSHOT


244 .
	gdmaSm
 = 
DMA2_Sm6
,

245 .
	gdmaChl
 = 
DMA_Chl_0
,

246 .
	gdmaIrqHdr
 = 
DMA2_ST6_HANDLER


250 .
	gtim
 = 
TIM1
,

251 .
	gg
 = 
IO_TAG
(
PA10
),

252 .
	gchl
 = 
TIM_Chl_3
,

253 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

254 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

255 .
	geFuni
 = 
GPIO_AF_TIM1
,

256 #ifde
USE_DSHOT


257 .
	gdmaSm
 = 
DMA2_Sm6
,

258 .
	gdmaChl
 = 
DMA_Chl_0
,

259 .
	gdmaIrqHdr
 = 
DMA2_ST6_HANDLER


263 .
	gtim
 = 
TIM1
,

264 .
	gg
 = 
IO_TAG
(
PA11
),

265 .
	gchl
 = 
TIM_Chl_4
,

266 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

267 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

268 .
	geFuni
 = 
GPIO_AF_TIM1
,

269 #ifde
USE_DSHOT


270 .
	gdmaSm
 = 
DMA2_Sm6
,

271 .
	gdmaChl
 = 
DMA_Chl_0
,

272 .
	gdmaIrqHdr
 = 
DMA2_ST6_HANDLER


	@src/quad/target/8-BLDCMOTOR/target.h

1 #ide
__TARGET_H


2 
	#__TARGET_H


	)

4 
	~"m32f4xx_exti.h
"

5 
	~"m32f4xx_rcc.h
"

6 
	~"m32f4xx_exti.h
"

7 
	~"m32f4xx_syscfg.h
"

8 
	~"bus_i2c.h
"

9 
	~"u.h
"

11 
	#TARGET_IO_PORTA
 0xFFFF

	)

12 
	#TARGET_IO_PORTB
 0xFFFF

	)

13 
	#TARGET_IO_PORTC
 0xFFFF

	)

14 
	#TARGET_IO_PORTD
 0xFFFF

	)

15 
	#TARGET_IO_PORTE
 0xFFFF

	)

17 
	#LED3
 
PD13


	)

18 
	#LED4
 
PD12


	)

19 
	#LED5
 
PD14


	)

20 
	#LED6
 
PD15


	)

25 
	#USE_EXTI


	)

26 
	#BTN_INT_EXTI


	)

27 
	#MPU_INT_EXTI
 
PA4


	)

28 
	#USE_MPU_DATA_READY_SIGNAL


	)

33 
	#SERIAL_PORT_COUNT
 3

35 

	)

36 
	#USE_UART1


	)

37 #ifde
USE_UART1


38 
	#UART1_RX_PIN
 
PB7


	)

39 
	#UART1_TX_PIN
 
PB6


	)

43 #ifde
USE_UART2


44 
	#UART2_RX_PIN
 
PA3


45 
	#UART2_TX_PIN
 
PA2


47 

	)

48 
	#USE_UART3


	)

49 #ifde
USE_UART3


50 
	#UART3_RX_PIN
 
PB11


51 
	#UART3_TX_PIN
 
PB10


53 

	)

54 
	#USE_UART6


	)

55 #ifde
USE_UART6


56 
	#UART6_RX_PIN
 
PC7


	)

57 
	#UART6_TX_PIN
 
PC6


	)

71 #ifde
USE_I2C


73 
	#SOFT_I2C_SCL
 
PB8


	)

74 
	#SOFT_I2C_SDA
 
PB9


	)

77 
	#I2C_DEVICE
 (
I2CDEV_2
)

78 

	)

82 
	#USE_GYRO_I2C_MPU9250


83 
	#USE_ACC_I2C_MPU9250


85 

	)

92 
	#USE_SPI


93 

	)

94 #ifde
USE_SPI


95 
	#USE_SPI_DEVICE_1


98 

	)

101 
	#SPI1_SCK_PIN
 
PA5


	)

102 
	#SPI1_MISO_PIN
 
PA6


	)

103 
	#SPI1_MOSI_PIN
 
PA7


	)

117 
	#USE_GYRO_SPI_MPU9250


	)

118 
	#MPU9250_SPI_INSTANCE
 
SPI1


	)

119 
	#MPU9250_CS_PIN
 
PC4


121 

	)

131 
	#USABLE_TIMER_CHANNEL_COUNT
 14

	)

132 
	#USED_TIMERS
 ( 
	`TIM_N
(1) | TIM_N(2) | TIM_N(3) | TIM_N(4) | TIM_N(8) | TIM_N(10) )

134 

	)

135 
	#USE_LEDTIMER


136 

	)

151 
	#DEFAULT_RX_FEATURE
 
FEATURE_RX_SERIAL


	)

152 
	#SERIAL_RX


	)

154 #ifde
SERIAL_RX


155 
	#USE_SERIALRX_SBUS


	)

158 #ide
DEFAULT_FEATURES


159 
	#DEFAULT_FEATURES
 0

161 

	)

162 #ide
DEFAULT_RX_FEATURE


163 
	#DEFAULT_RX_FEATURE
 
FEATURE_RX_PARALLEL_PWM


165 

	)

	@src/quad/target/9-FLASHEEPROM/common.h

1 #ide
__COMMON_H


2 
	#__COMMON_H


	)

4 
	~"m32f4xx.h
"

5 
	~"rx.h
"

6 
	~"debug.h
"

8 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

9 
	#DEFAULT_AUX_CHANNEL_COUNT
 
MAX_AUX_CHANNEL_COUNT


10 #

	)

11 
	#DEFAULT_AUX_CHANNEL_COUNT
 6

	)

14 
	#DEBUG_MODE
 
DEBUG_NONE


	)

	@src/quad/target/9-FLASHEEPROM/main.c

2 
	~"syem_m32f4xx.h
"

3 
	~"m32f4xx_rcc.h
"

4 
	~"m32f4xx_gpio.h
"

5 
	~"misc.h
"

6 
	~"nvic.h
"

7 
	~"syem.h
"

8 
	~"d.h
"

9 
	~"sound_br.h
"

10 
	~"cfig.h
"

11 
	~"cfigMa.h
"

12 
	~"cfig_om.h
"

13 
	~"exti.h
"

14 
	~"bu.h
"

15 
	~"rl.h
"

18 
	~"gps.h
"

19 
	~"rxSl1Te.h
"

20 
	~"rxSl3Te.h
"

21 
	~"rxSl6Te.h
"

22 
	~<dio.h
>

23 
	~"bus_i2c.h
"

24 
	~"bbd_i2c_so.h
"

25 
	~"bus_i.h
"

26 
	~"liti.h
"

27 
	~"accgyro_i_mpu9250.h
"

28 
	~"gyro.h
"

29 
	~"ac˿ti.h
"

30 
	~"mhs.h
"

34 
	~"mpu9250_so_i2c.h
"

38 
	~"pwm_ouut.h
"

39 
	~"rx_pwm.h
"

40 
	~"rx.h
"

41 
	~"u.h
"

43 
	~"time.h
"

44 
	~"fc_ce.h
"

45 
	~"fc_sks.h
"

47 
	~"mix.h
"

49 
	~"debug.h
"

73 
	mSYSTEM_STATE_INITIALISING
 = 0,

74 
	mSYSTEM_STATE_CONFIG_LOADED
 = (1 << 0),

75 
	mSYSTEM_STATE_SENSORS_READY
 = (1 << 1),

76 
	mSYSTEM_STATE_MOTORS_READY
 = (1 << 2),

77 
	mSYSTEM_STATE_TRANSPONDER_ENABLED
 = (1 << 3),

78 
	mSYSTEM_STATE_ALL_READY
 = (1 << 7)

79 }
	tsyemS_e
;

83 
ut8_t
 
	gsyemS
 = 
SYSTEM_STATE_INITIALISING
;

87 
syemIn
();

97 
	s__FILE


99 
	mdummy
;

102 
FILE
 
	g__dout
;

104 
	$utc
(
ch
, 
FILE
 *
f
)

109 
	`rxSl3TeWre
(
ch
);

113  
ch
;

116 
	}
}

118 #ifde
__GNUC__


119 
	#PUTCHAR_PROTOTYPE
 
	`__io_putch
(
ch
)

	)

121 
	#PUTCHAR_PROTOTYPE
 
	`utc
(
ch
, 
FILE
 *
f
)

	)

124 
	gPUTCHAR_PROTOTYPE


126 
rxSl3TeWre
(
ch
);

127  
	gch
;

140 
ut8_t
 
mCڌEb
;

142 
	$ma
()

146 
	`syemIn
();

149 
	`IOGlobIn
();

152 
	`EEPROM
();

155 
	`checkEEPROMCڏsVidDa
();

158 
	`rlIn
(
	`SlCfig
());

162 
	`rxSl3TeIn
();

166 
	`wreEEPROM
();

170 
	`adEEPROM
();

209 
syemS
 |
SYSTEM_STATE_CONFIG_LOADED
;

211 
debugMode
 = 
maCfig
.
debug_mode
;

218 
	`tchAiveFtus
();

222 
	`LedIn
(
	`LedStusCfig
());

225 
	`EXTIIn
();

228 
	`day
(100);

246 
	`timIn
();

248 #i
	`defed
(
USE_LEDTIMER
)

250 
ut16_t
 
idPul
 = 0;

253 
ut32_t
 
KhzGa
 = 500;

256 
	`dTimKhzIn
(
	`LedTimCfig
(), 
idPul
, 
LED_NUMBER
, 
KhzGa
);

258 
TIM_ARR
 = 10 * 
KhzGa
;

262 
dDutyCye
[0] = 
TIM_ARR
 * 0.75;

263 
dDutyCye
[1] = 
TIM_ARR
 * 0.50;

264 
dDutyCye
[2] = 
TIM_ARR
 * 0.25;

265 
dDutyCye
[3] = 
TIM_ARR
 * 0.20;

267 
i
 = 0; i < 
LED_NUMBER
; i++) {

268 
	`pwmWreLed
(
i
, 
dDutyCye
[i]);

271 
	`dTimMhzIn
(
	`LedTimCfig
(), 
idPul
, 
LED_NUMBER
);

276 
	`mixIn
(
	`MixCfig
()->
mixMode
, 
maCfig
.
cuomMMix
);

279 
	`mixCfigutiOuut
();

281 
ut16_t
 
bldcMidPul
 = 
	`MCfig
()->
mcommd
;

282 
	`mIn
(
	`MCfig
(), 
bldcMidPul
, 
	`gMCou
());

284 #i
	`defed
(
USE_PWM
)

286 i(
	`u
(
FEATURE_RX_PARALLEL_PWM
)) {

288 
	`pwmRxIn
(
	`PwmCfig
());

308 #ifde
USE_SPI


309 #ifde
USE_SPI_DEVICE_1


311 
	`iIn
(
SPIDEV_1
);

315 #ifde
BEEPER


316 
	`brIn
(
	`BrCfig
());

319 #ifde
USE_I2C


321 
	`i2cIn
(
I2C_DEVICE
);

364 
gyro_x
, 
gyro_y
, 
gyro_z
;

365 
acc_x
, 
acc_y
, 
acc_z
;

366 
mp
 = 0.0;

367 
rl
, 
pch
, 
yaw
;

371 
ut8_t
 
s
 = 
	`MPU_In
();

372 
	`tf
("MPU_Inesu: %u, %s, %d\r\n", 
s
, 
__FUNCTION__
, 
__LINE__
);

376 
	`mpu_dmp_
()) {

377 
	`tf
("MPU6050 inlitiڃ!, %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

378 
	`day
(200);

381 
	`tf
("MPU6050 inliti idڐusg mpu_dmp_ @%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

385 i(!
	`MPU6050_So_I2C_In
()) {

386 
	`tf
("MPU6050 inliti idڐ@%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

388 
	`tf
("Faedؚli MPU6050 @%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

394 i(!
	`MPU9250_So_I2C_In
()) {

395 
	`tf
("MPU9250 inliti idڐ@%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

397 
	`tf
("Faedؚli MPU9250 @%s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

404 #i
	`defed
(
USE_IMU
)

405 i(!
	`nssAutode
(
	`GyroCfig
(), 
	`AcromCfig
())) {

407 
	`tf
("Faedؚli IMU!, %s, %d\r\n", 
__FUNCTION__
, 
__LINE__
);

410 
LED6_ON
;

411 
	`day
(100);

412 
LED6_OFF
;

413 
	`day
(100);

418 
syemS
 |
SYSTEM_STATE_SENSORS_READY
;

426 #i
	`defed
(
BEEPER
)

428 
i
 = 0; i < 10; i++) {

429 
	`day
(25);

430 
BEEP_ON
;

431 
	`day
(25);

432 
BEEP_OFF
;

450 
	`rxIn
(
	`RxCfig
(), 
	`ModeAiviProfe
()->
modeAiviCdis
);

452 #i
	`defed
(
USE_IMU
)

454 
	`gyroSCibtiCyes
();

461 
mCڌEb
 = 
ue
;

463 
ut16_t
 
dpwmv
 = 1500;

464 
ut8_t
 
d
 = 1;

496 cڡ 
timeUs_t
 
cutTimeUs
 = 
	`mios
();

503 
	`rxUpdeCheck
(
cutTimeUs
, 0);

505 
	`skUpdeRxMa
(
cutTimeUs
);

508 
	`skMaPidLo
(
cutTimeUs
);

510 
	`day
(20);

513 #ifde
BEEPER


519 
i
 = 0; i < 10; i++) {

522 
	`day
(25);

523 
BEEP_ON
;

524 
	`day
(25);

525 
BEEP_OFF
;

527 
	`day
(2000);

532 #i
	`defed
(
USE_IMU
)

533 
	`gyroUpde
();

535 i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_60x0
 && gyro.dev.
libtiFg
) {

539 }i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_9250_I2C
 && gyro.dev.
libtiFg
) {

540 
	`tf
("MPU9250 (I2Cd- gyroADCRaw[X]: %d, gyroADCRaw[Y]: %d, gyroADCRaw[Z]: %d,ccADC[X]: %d,ccADC[Y]: %d,ccADC[Z]: %d\r\n", 
gyro
.
dev
.
gyroADCRaw
[
X
], gyro.dev.gyroADCRaw[
Y
], gyro.dev.gyroADCRaw[
Z
], 
acc
.dev.
ADCRaw
[X],cc.dev.ADCRaw[Y],cc.dev.ADCRaw[Z]);

543 }i(
gyro
.
dev
.
mpuDeiResu
.
ns
 =
MPU_9250_SPI
 && gyro.dev.
libtiFg
) {

546 
	`tf
("MPU9250 (SPId- gyroADCfd[X]: %.4f, gyroADCfd[Y]: %.4f, gyroADCfd[Z]: %.4f\r\n", 
gyro
.
gyroADCf
[
X
], gyro.gyroADCf[
Y
], gyro.gyroADCf[
Z
]);

552 
	`day
(50);

556 i(
	`mpu_dmp_g_da
(&
pch
, &
rl
, &
yaw
) == 0) {

558 
	`MPU6050_G_Gyrosce_Da
(&
gyro_x
, &
gyro_y
, &
gyro_z
);

559 
	`MPU6050_G_Acrom_Da
(&
acc_x
, &
acc_y
, &
acc_z
);

560 
mp
 = 
	`MPU6050_G_Temtu_Da
();

562 
	`mpu6050_nd_da
(
acc_x
, 
acc_y
, 
acc_z
, 
gyro_x
, 
gyro_y
, 
gyro_z
);

563 
	`u3_pt_imu
(
acc_x
, 
acc_y
, 
acc_z
, 
gyro_x
, 
gyro_y
, 
gyro_z
, ()(
rl
*100), ()(
pch
*100), ()(
yaw
*10));

575 
	`MPU6050_G_Gyrosce_Da
(&
gyro_x
, &
gyro_y
, &
gyro_z
);

576 
	`MPU6050_G_Acrom_Da
(&
acc_x
, &
acc_y
, &
acc_z
);

577 
mp
 = 
	`MPU6050_G_Temtu_Da
();

580 
	`tf
("MPU6050 d- gyro_x: %d, gyro_y: %d, gyro_z: %d,cc_x: %d,cc_y: %d,cc_z: %d,emp: %.2f\r\n", 
gyro_x
, 
gyro_y
, 
gyro_z
, 
acc_x
, 
acc_y
, 
acc_z
, 
mp
);

581 
	`day
(100);

585 
	`MPU9250_G_Gyrosce_Da
(&
gyro_x
, &
gyro_y
, &
gyro_z
);

586 
	`MPU9250_G_Acrom_Da
(&
acc_x
, &
acc_y
, &
acc_z
);

587 
mp
 = 
	`MPU9250_G_Temtu_Da
();

590 
	`tf
("MPU9250 d- gyro_x: %d, gyro_y: %d, gyro_z: %d,cc_x: %d,cc_y: %d,cc_z: %d,emp: %.2f\r\n", 
gyro_x
, 
gyro_y
, 
gyro_z
, 
acc_x
, 
acc_y
, 
acc_z
, 
mp
);

591 
	`day
(100);

608 
	`day
(10);

610 i(
TIM_CAPTURE_STATUS
 & 0x80) {

612 
	`tf
("Thriod osighigh: %u us\r\n", 
	`pwmRd
(
TIM_Chl_1
));

613 
TIM_CAPTURE_STATUS
 = 0x0;

767 
	}
}

769 
	$EbGPIOClk
()

772 
	`RCC_AHB1PhClockCmd
(

773 
RCC_AHB1Ph_GPIOA
 |

774 
RCC_AHB1Ph_GPIOB
 |

775 
RCC_AHB1Ph_GPIOC
 |

776 
RCC_AHB1Ph_GPIOD
 |

777 
RCC_AHB1Ph_GPIOE
 |

778 
RCC_AHB1Ph_GPIOH
 |

779 
RCC_AHB1Ph_CRC
 |

780 
RCC_AHB1Ph_FLITF
 |

781 
RCC_AHB1Ph_SRAM1
 |

782 
RCC_AHB1Ph_SRAM2
 |

783 
RCC_AHB1Ph_BKPSRAM
 |

784 
RCC_AHB1Ph_DMA1
 |

785 
RCC_AHB1Ph_DMA2
 |

786 0, 
ENABLE


790 
	`RCC_AHB2PhClockCmd
(0, 
ENABLE
);

793 
	`RCC_APB1PhClockCmd
(

794 
RCC_APB1Ph_PWR
 |

798 
RCC_APB1Ph_USART2
 |

799 
RCC_APB1Ph_SPI3
 |

800 
RCC_APB1Ph_SPI2
 |

801 
RCC_APB1Ph_WWDG
 |

802 
RCC_APB1Ph_TIM5
 |

803 
RCC_APB1Ph_TIM4
 |

804 
RCC_APB1Ph_TIM3
 |

805 
RCC_APB1Ph_TIM2
 |

806 0, 
ENABLE


810 
	`RCC_APB2PhClockCmd
(

811 
RCC_APB2Ph_ADC1
 |

812 
RCC_APB2Ph_SPI5
 |

813 
RCC_APB2Ph_TIM11
 |

814 
RCC_APB2Ph_TIM10
 |

815 
RCC_APB2Ph_TIM9
 |

816 
RCC_APB2Ph_TIM1
 |

817 
RCC_APB2Ph_SYSCFG
 |

818 
RCC_APB2Ph_SPI4
 |

819 
RCC_APB2Ph_SPI1
 |

820 
RCC_APB2Ph_SDIO
 |

821 
RCC_APB2Ph_USART6
 |

822 
RCC_APB2Ph_USART1
 |

823 0, 
ENABLE


827 
GPIO_InTyDef
 
GPIO_InSuu
;

828 
	`GPIO_SuIn
(&
GPIO_InSuu
);

829 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

830 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

832 
GPIO_InSuu
.
GPIO_P
 &~(
GPIO_P_13
 | 
GPIO_P_14
);

833 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

836 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

837 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

840 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_A
;

841 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

842 
	`GPIO_In
(
GPIOD
, &
GPIO_InSuu
);

843 
	`GPIO_In
(
GPIOE
, &
GPIO_InSuu
);

844 
	`GPIO_In
(
GPIOH
, &
GPIO_InSuu
);

845 
	}
}

847 
	$syemIn
()

850 
	`SSysClock
();

853 
	`NVIC_PriܙyGroupCfig
(
NVIC_PRIORITY_GROUPING
);

856 
	`RCC_CˬFg
();

859 
	`EbGPIOClk
();

862 
	`SysTick_In
();

865 
	`SysTick_Cfig
(
SyemCeClock
 / 1000);

866 
	}
}

900 
	g__g_ToDo
 = 
__baiSMemRV
(0x10);

901 
	g__g_bai_ve
 = 
__g_BASEPRI
();

903 
__t_BASEPRI
(0x00);

904 
	g__g_bai_ve2
 = 
__g_BASEPRI
();

906 
	g__g_ToDo2
 = 
__baiSMemRV
(0x10);

907 
	g__g_bai_ve3
 = 
__g_BASEPRI
();

909 
	gbai_v
 = 0x10;

910 
__baiReeMem
(&
bai_v
);

912 
	gbai_v
 = 0x00;

913 
__baiReeMem
(&
bai_v
);

919 
ut8_t
 
__bai_ve
 
__ibu__
 ((
__nup__
(
__baiReeMem
))
__g_BASEPRI
();

920 
	g__g_bai_ve
 = 
__bai_ve
;

921 
ut8_t
 
	g__ToDo
 = 
__baiSMemRV
(0x10);

922 
	g__g_bai_ve2
 = 
__g_BASEPRI
();

923 
	gfC
++;

928  
ut8_t
 
__bai_ve
 
__ibu__
 ((
__nup__
(
__baiReeMem
))
__g_BASEPRI
(), 
	g__ToDo
 = 
__baiSMemRV
(0x10); __ToDo ; __ToDo = 0 ) {

930 
__g_bai_ve2
 = 
__g_BASEPRI
();

934 
	g__g_bai_ve3
 = 
__g_BASEPRI
();

938 
	$n_up
(*
f_vue
)

940 
g_v
 = *
f_vue
;

941 
	}
}

946 
av
 
__ibu__
 ((
__nup__
(
n_up
))) = 1;

	@src/quad/target/9-FLASHEEPROM/system_stm32f4xx.c

317 
	~"m32f4xx.h
"

318 
	~"syem_m32f4xx.h
"

320 
ut32_t
 
	gh_vue
 = 
HSE_VALUE
;

341 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

345 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

352 
	#VECT_TAB_OFFSET
 0x00

	)

357 #i
defed
(
TARGET_XTAL_MHZ
)

358 
	#PLL_M
 
TARGET_XTAL_MHZ


	)

360 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F469_479xx
)

361 
	#PLL_M
 8

	)

362 #i
defed
 (
STM32F446xx
)

363 
	#PLL_M
 8

	)

364 #i
defed
 (
STM32F410xx
|| defed (
STM32F411xE
)

365 
	#PLL_M
 8

	)

370 #i
defed
(
STM32F446xx
)

372 
	#PLL_R
 7

	)

375 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

376 
	#PLL_N
 360

	)

378 
	#PLL_P
 2

	)

380 
	#PLL_Q
 7

	)

383 #i
defed
 (
STM32F40_41xxx
)

384 
	#PLL_N
 336

	)

386 
	#PLL_P
 2

	)

388 
	#PLL_Q
 7

	)

391 #i
defed
(
STM32F401xx
)

392 
	#PLL_N
 336

	)

394 
	#PLL_P
 4

	)

396 
	#PLL_Q
 7

	)

399 #i
defed
(
STM32F410xx
|| defed(
STM32F411xE
)

400 
	#PLL_N
 400

	)

403 
	#PLL_P
 4

	)

405 
	#PLL_Q
 8

	)

426 
ut32_t
 
	gSyemCeClock
 = (
PLL_N
 / 
PLL_P
) * 1000000;

428 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

438 
SSysClock
();

440 #i
defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

441 
SyemIn_ExtMemC
();

459 
	$SyemIn
()

462 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

463 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

467 
RCC
->
CR
 |(
ut32_t
)0x00000001;

470 
RCC
->
CFGR
 = 0x00000000;

473 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

476 
RCC
->
PLLCFGR
 = 0x24003010;

479 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

482 
RCC
->
CIR
 = 0x00000000;

484 #i
	`defed
(
DATA_IN_ExtSRAM
|| defed(
DATA_IN_ExtSDRAM
)

485 
	`SyemIn_ExtMemC
();

490 
	`SSysClock
();

493 #ifde
VECT_TAB_SRAM


494 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

496 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

498 
	}
}

536 
	$SyemCeClockUpde
()

538 
ut32_t
 
tmp
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

539 #i
	`defed
(
STM32F446xx
)

540 
ut32_t
 

 = 2;

543 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

545 
tmp
)

548 
SyemCeClock
 = 
HSI_VALUE
;

551 
SyemCeClock
 = 
HSE_VALUE
;

557 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

558 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

560 i(
lsour
 != 0)

563 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

568 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

571 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

572 
SyemCeClock
 = 
lvco
/

;

574 #i
	`defed
(
STM32F446xx
)

579 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

580 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

581 i(
lsour
 != 0)

584 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

589 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

592 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

593 
SyemCeClock
 = 
lvco
/

;

597 
SyemCeClock
 = 
HSI_VALUE
;

602 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

604 
SyemCeClock
 >>
tmp
;

605 
	}
}

615 
	$SSysClock
()

620 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

623 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

628 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

629 
SUpCou
++;

630 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

632 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

634 
HSEStus
 = (
ut32_t
)0x01;

638 
HSEStus
 = (
ut32_t
)0x00;

641 i(
HSEStus
 =(
ut32_t
)0x01)

644 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

645 
PWR
->
CR
 |
PWR_CR_VOS
;

648 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

650 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

652 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

655 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

658 #i
	`defed
(
STM32F401xx
)

660 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

663 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

666 #i
	`defed
(
STM32F410xx
|| defed(
STM32F411xE
)

668 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

671 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

674 #i
	`defed
(
STM32F446xx
)

676 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

677 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24| (
PLL_R
 << 28);

680 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

681 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24);

685 
RCC
->
CR
 |
RCC_CR_PLLON
;

688 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

692 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

694 
PWR
->
CR
 |
PWR_CR_ODEN
;

695 (
PWR
->
CSR
 & 
PWR_CSR_ODRDY
) == 0)

698 
PWR
->
CR
 |
PWR_CR_ODSWEN
;

699 (
PWR
->
CSR
 & 
PWR_CSR_ODSWRDY
) == 0)

704 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

706 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

709 #i
	`defed
(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
)

711 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

715 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

716 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

719 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

727 
	}
}

735 #ifde
DATA_IN_ExtSRAM


744 
	$SyemIn_ExtMemC
()

767 
RCC
->
AHB1ENR
 |= 0x00000078;

770 
GPIOD
->
AFR
[0] = 0x00cc00cc;

771 
GPIOD
->
AFR
[1] = 0xcccccccc;

773 
GPIOD
->
MODER
 = 0xaaaa0a0a;

775 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

777 
GPIOD
->
OTYPER
 = 0x00000000;

779 
GPIOD
->
PUPDR
 = 0x00000000;

782 
GPIOE
->
AFR
[0] = 0xcccccccc;

783 
GPIOE
->
AFR
[1] = 0xcccccccc;

785 
GPIOE
->
MODER
 = 0xaaaaaaaa;

787 
GPIOE
->
OSPEEDR
 = 0xffffffff;

789 
GPIOE
->
OTYPER
 = 0x00000000;

791 
GPIOE
->
PUPDR
 = 0x00000000;

794 
GPIOF
->
AFR
[0] = 0x00cccccc;

795 
GPIOF
->
AFR
[1] = 0xcccc0000;

797 
GPIOF
->
MODER
 = 0xaa000aaa;

799 
GPIOF
->
OSPEEDR
 = 0xff000fff;

801 
GPIOF
->
OTYPER
 = 0x00000000;

803 
GPIOF
->
PUPDR
 = 0x00000000;

806 
GPIOG
->
AFR
[0] = 0x00cccccc;

807 
GPIOG
->
AFR
[1] = 0x000000c0;

809 
GPIOG
->
MODER
 = 0x00080aaa;

811 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

813 
GPIOG
->
OTYPER
 = 0x00000000;

815 
GPIOG
->
PUPDR
 = 0x00000000;

819 
RCC
->
AHB3ENR
 |= 0x00000001;

821 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

823 
FMC_Bk1
->
BTCR
[2] = 0x00001011;

824 
FMC_Bk1
->
BTCR
[3] = 0x00000201;

825 
FMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

828 #i
	`defed
(
STM32F40_41xxx
)

830 
FSMC_Bk1
->
BTCR
[2] = 0x00001011;

831 
FSMC_Bk1
->
BTCR
[3] = 0x00000201;

832 
FSMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

889 
	}
}

892 #ifde
DATA_IN_ExtSDRAM


901 
	$SyemIn_ExtMemC
()

903 
ut32_t
 
tmeg
 = 0, 
timeout
 = 0xFFFF;

904 
ut32_t
 
dex
;

908 
RCC
->
AHB1ENR
 |= 0x000001FC;

911 
GPIOC
->
AFR
[0] = 0x0000000c;

912 
GPIOC
->
AFR
[1] = 0x00007700;

914 
GPIOC
->
MODER
 = 0x00a00002;

916 
GPIOC
->
OSPEEDR
 = 0x00a00002;

918 
GPIOC
->
OTYPER
 = 0x00000000;

920 
GPIOC
->
PUPDR
 = 0x00500000;

923 
GPIOD
->
AFR
[0] = 0x000000CC;

924 
GPIOD
->
AFR
[1] = 0xCC000CCC;

926 
GPIOD
->
MODER
 = 0xA02A000A;

928 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

930 
GPIOD
->
OTYPER
 = 0x00000000;

932 
GPIOD
->
PUPDR
 = 0x00000000;

935 
GPIOE
->
AFR
[0] = 0xC00000CC;

936 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

938 
GPIOE
->
MODER
 = 0xAAAA800A;

940 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

942 
GPIOE
->
OTYPER
 = 0x00000000;

944 
GPIOE
->
PUPDR
 = 0x00000000;

947 
GPIOF
->
AFR
[0] = 0xcccccccc;

948 
GPIOF
->
AFR
[1] = 0xcccccccc;

950 
GPIOF
->
MODER
 = 0xAA800AAA;

952 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

954 
GPIOF
->
OTYPER
 = 0x00000000;

956 
GPIOF
->
PUPDR
 = 0x00000000;

959 
GPIOG
->
AFR
[0] = 0xcccccccc;

960 
GPIOG
->
AFR
[1] = 0xcccccccc;

962 
GPIOG
->
MODER
 = 0xaaaaaaaa;

964 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

966 
GPIOG
->
OTYPER
 = 0x00000000;

968 
GPIOG
->
PUPDR
 = 0x00000000;

971 
GPIOH
->
AFR
[0] = 0x00C0CC00;

972 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

974 
GPIOH
->
MODER
 = 0xAAAA08A0;

976 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

978 
GPIOH
->
OTYPER
 = 0x00000000;

980 
GPIOH
->
PUPDR
 = 0x00000000;

983 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

984 
GPIOI
->
AFR
[1] = 0x00000CC0;

986 
GPIOI
->
MODER
 = 0x0028AAAA;

988 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

990 
GPIOI
->
OTYPER
 = 0x00000000;

992 
GPIOI
->
PUPDR
 = 0x00000000;

996 
RCC
->
AHB3ENR
 |= 0x00000001;

999 
FMC_Bk5_6
->
SDCR
[0] = 0x000039D0;

1000 
FMC_Bk5_6
->
SDTR
[0] = 0x01115351;

1004 
FMC_Bk5_6
->
SDCMR
 = 0x00000011;

1005 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1006 (
tmeg
 !0& (
timeout
-- > 0))

1008 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1012 
dex
 = 0; index<1000; index++);

1015 
FMC_Bk5_6
->
SDCMR
 = 0x00000012;

1016 
timeout
 = 0xFFFF;

1017 (
tmeg
 !0& (
timeout
-- > 0))

1019 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1023 
FMC_Bk5_6
->
SDCMR
 = 0x00000073;

1024 
timeout
 = 0xFFFF;

1025 (
tmeg
 !0& (
timeout
-- > 0))

1027 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1031 
FMC_Bk5_6
->
SDCMR
 = 0x00046014;

1032 
timeout
 = 0xFFFF;

1033 (
tmeg
 !0& (
timeout
-- > 0))

1035 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

1039 
tmeg
 = 
FMC_Bk5_6
->
SDRTR
;

1040 
FMC_Bk5_6
->
SDRTR
 = (
tmeg
 | (0x0000027C<<1));

1043 
tmeg
 = 
FMC_Bk5_6
->
SDCR
[0];

1044 
FMC_Bk5_6
->
SDCR
[0] = (
tmeg
 & 0xFFFFFDFF);

1070 
	}
}

	@src/quad/target/9-FLASHEEPROM/system_stm32f4xx.h

28 #ide
__SYSTEM_STM32F4XX_H


29 
	#__SYSTEM_STM32F4XX_H


	)

31 
	~<dt.h
>

33 #ifde
__lulus


37 
ut32_t
 
SyemCeClock
;

38 
SyemIn
();

39 
SyemCeClockUpde
();

40 
SSysClock
();

42 #ifde
__lulus


	@src/quad/target/9-FLASHEEPROM/target.c

2 
	~"tim.h
"

3 
	~"dma.h
"

4 
	~"rg.h
"

20 cڡ 
timHdwe_t
 
	gtimHdwe
[
USABLE_TIMER_CHANNEL_COUNT
] = {

21 #i
defed
(
USE_LEDTIMER
)

23 .
tim
 = 
TIM4
,

24 .
	gg
 = 
IO_TAG
(
LED4
),

26 .
	gchl
 = 
TIM_Chl_1
,

28 .
	gugeFgs
 = 
TIM_USE_LED
,

31 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

32 .
	geFuni
 = 
GPIO_AF_TIM4
,

33 #ifde
USE_DSHOT


34 .
	gdmaSm
 = 
NULL
,

36 .
	gdmaIrqHdr
 = 0

40 .
	gtim
 = 
TIM4
,

41 .
	gg
 = 
IO_TAG
(
LED3
),

43 .
	gchl
 = 
TIM_Chl_2
,

45 .
	gugeFgs
 = 
TIM_USE_LED
,

48 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

49 .
	geFuni
 = 
GPIO_AF_TIM4
,

50 #ifde
USE_DSHOT


51 .
	gdmaSm
 = 
NULL
,

53 .
	gdmaIrqHdr
 = 0

57 .
	gtim
 = 
TIM4
,

58 .
	gg
 = 
IO_TAG
(
LED5
),

60 .
	gchl
 = 
TIM_Chl_3
,

62 .
	gugeFgs
 = 
TIM_USE_LED
,

65 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

66 .
	geFuni
 = 
GPIO_AF_TIM4
,

67 #ifde
USE_DSHOT


68 .
	gdmaSm
 = 
NULL
,

70 .
	gdmaIrqHdr
 = 0

74 .
	gtim
 = 
TIM4
,

75 .
	gg
 = 
IO_TAG
(
LED6
),

77 .
	gchl
 = 
TIM_Chl_4
,

79 .
	gugeFgs
 = 
TIM_USE_LED
,

82 .
	gouut
 = 
TIMER_OUTPUT_NONE
 | 1,

83 .
	geFuni
 = 
GPIO_AF_TIM4
,

84 #ifde
USE_DSHOT


85 .
	gdmaSm
 = 
NULL
,

87 .
	gdmaIrqHdr
 = 0

135 .
	gtim
 = 
TIM2
,

136 .
	gg
 = 
IO_TAG
(
PA1
),

137 .
	gchl
 = 
TIM_Chl_2
,

138 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

139 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

140 .
	geFuni
 = 
GPIO_AF_TIM2
,

141 #ifde
USE_DSHOT


142 .
	gdmaSm
 = 
NULL
,

144 .
	gdmaIrqHdr
 = 0

148 .
	gtim
 = 
TIM2
,

149 .
	gg
 = 
IO_TAG
(
PA2
),

150 .
	gchl
 = 
TIM_Chl_3
,

151 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

152 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

153 .
	geFuni
 = 
GPIO_AF_TIM2
,

154 #ifde
USE_DSHOT


155 .
	gdmaSm
 = 
NULL
,

157 .
	gdmaIrqHdr
 = 0

161 .
	gtim
 = 
TIM2
,

162 .
	gg
 = 
IO_TAG
(
PA3
),

163 .
	gchl
 = 
TIM_Chl_4
,

164 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

165 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

166 .
	geFuni
 = 
GPIO_AF_TIM2
,

167 #ifde
USE_DSHOT


168 .
	gdmaSm
 = 
NULL
,

170 .
	gdmaIrqHdr
 = 0

188 .
	gtim
 = 
TIM3
,

189 .
	gg
 = 
IO_TAG
(
PB0
),

190 .
	gchl
 = 
TIM_Chl_3
,

191 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

193 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

195 .
	geFuni
 = 
GPIO_AF_TIM3
,

196 #ifde
USE_DSHOT


197 .
	gdmaSm
 = 
NULL
,

199 .
	gdmaIrqHdr
 = 0

205 .
	gtim
 = 
TIM3
,

206 .
	gg
 = 
IO_TAG
(
PB1
),

207 .
	gchl
 = 
TIM_Chl_4
,

209 .
	gugeFgs
 = 
TIM_USE_PWM
,

211 .
	gouut
 = 
TIMER_OUTPUT_NONE
,

212 .
	geFuni
 = 
GPIO_AF_TIM3
,

213 #ifde
USE_DSHOT


214 .
	gdmaSm
 = 
NULL
,

216 .
	gdmaIrqHdr
 = 0

222 .
	gtim
 = 
TIM1
,

223 .
	gg
 = 
IO_TAG
(
PA8
),

224 .
	gchl
 = 
TIM_Chl_1
,

225 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

226 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

227 .
	geFuni
 = 
GPIO_AF_TIM1
,

228 #ifde
USE_DSHOT


229 .
	gdmaSm
 = 
DMA2_Sm6
,

230 .
	gdmaChl
 = 
DMA_Chl_0
,

231 .
	gdmaIrqHdr
 = 
DMA2_ST6_HANDLER


237 .
	gtim
 = 
TIM1
,

238 .
	gg
 = 
IO_TAG
(
PA9
),

239 .
	gchl
 = 
TIM_Chl_2
,

240 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

241 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

242 .
	geFuni
 = 
GPIO_AF_TIM1
,

243 #ifde
USE_DSHOT


244 .
	gdmaSm
 = 
DMA2_Sm6
,

245 .
	gdmaChl
 = 
DMA_Chl_0
,

246 .
	gdmaIrqHdr
 = 
DMA2_ST6_HANDLER


250 .
	gtim
 = 
TIM1
,

251 .
	gg
 = 
IO_TAG
(
PA10
),

252 .
	gchl
 = 
TIM_Chl_3
,

253 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

254 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

255 .
	geFuni
 = 
GPIO_AF_TIM1
,

256 #ifde
USE_DSHOT


257 .
	gdmaSm
 = 
DMA2_Sm6
,

258 .
	gdmaChl
 = 
DMA_Chl_0
,

259 .
	gdmaIrqHdr
 = 
DMA2_ST6_HANDLER


263 .
	gtim
 = 
TIM1
,

264 .
	gg
 = 
IO_TAG
(
PA11
),

265 .
	gchl
 = 
TIM_Chl_4
,

266 .
	gugeFgs
 = 
TIM_USE_MOTOR
,

267 .
	gouut
 = 
TIMER_OUTPUT_STANDARD
,

268 .
	geFuni
 = 
GPIO_AF_TIM1
,

269 #ifde
USE_DSHOT


270 .
	gdmaSm
 = 
DMA2_Sm6
,

271 .
	gdmaChl
 = 
DMA_Chl_0
,

272 .
	gdmaIrqHdr
 = 
DMA2_ST6_HANDLER


	@src/quad/target/9-FLASHEEPROM/target.h

1 #ide
__TARGET_H


2 
	#__TARGET_H


	)

4 
	~"m32f4xx_exti.h
"

5 
	~"m32f4xx_rcc.h
"

6 
	~"m32f4xx_exti.h
"

7 
	~"m32f4xx_syscfg.h
"

8 
	~"bus_i2c.h
"

9 
	~"u.h
"

11 
	#TARGET_BOARD_IDENTIFIER
 "STMDISF4"

12 

	)

13 
	#TARGET_IO_PORTA
 0xFFFF

	)

14 
	#TARGET_IO_PORTB
 0xFFFF

	)

15 
	#TARGET_IO_PORTC
 0xFFFF

	)

16 
	#TARGET_IO_PORTD
 0xFFFF

	)

17 
	#TARGET_IO_PORTE
 0xFFFF

	)

19 
	#LED3
 
PD13


	)

20 
	#LED4
 
PD12


	)

21 
	#LED5
 
PD14


	)

22 
	#LED6
 
PD15


	)

27 
	#USE_EXTI


	)

28 
	#BTN_INT_EXTI


	)

29 
	#MPU_INT_EXTI
 
PA4


	)

30 
	#USE_MPU_DATA_READY_SIGNAL


	)

35 
	#SERIAL_PORT_COUNT
 3

37 

	)

38 
	#USE_UART1


	)

39 #ifde
USE_UART1


40 
	#UART1_RX_PIN
 
PB7


41 
	#UART1_TX_PIN
 
PB6


	)

45 #ifde
USE_UART2


46 
	#UART2_RX_PIN
 
PA3


47 
	#UART2_TX_PIN
 
PA2


49 

	)

50 
	#USE_UART3


	)

51 #ifde
USE_UART3


52 
	#UART3_RX_PIN
 
PB11


53 
	#UART3_TX_PIN
 
PB10


55 

	)

56 
	#USE_UART6


	)

57 #ifde
USE_UART6


58 
	#UART6_RX_PIN
 
PC7


	)

59 
	#UART6_TX_PIN
 
PC6


	)

73 #ifde
USE_I2C


75 
	#SOFT_I2C_SCL
 
PB8


	)

76 
	#SOFT_I2C_SDA
 
PB9


	)

79 
	#I2C_DEVICE
 (
I2CDEV_2
)

80 

	)

84 
	#USE_GYRO_I2C_MPU9250


85 
	#USE_ACC_I2C_MPU9250


87 

	)

94 
	#USE_SPI


95 

	)

96 #ifde
USE_SPI


97 
	#USE_SPI_DEVICE_1


100 

	)

103 
	#SPI1_SCK_PIN
 
PA5


104 
	#SPI1_MISO_PIN
 
PA6


105 
	#SPI1_MOSI_PIN
 
PA7


106 

	)

119 
	#USE_GYRO_SPI_MPU9250


	)

120 
	#MPU9250_SPI_INSTANCE
 
SPI1


	)

121 
	#MPU9250_CS_PIN
 
PC4


123 

	)

133 
	#USABLE_TIMER_CHANNEL_COUNT
 14

	)

134 
	#USED_TIMERS
 ( 
	`TIM_N
(1) | TIM_N(2) | TIM_N(3) | TIM_N(4) | TIM_N(8) | TIM_N(10) )

136 

	)

137 
	#USE_LEDTIMER


138 

	)

153 
	#DEFAULT_RX_FEATURE
 
FEATURE_RX_SERIAL


	)

154 
	#SERIAL_RX


	)

156 #ifde
SERIAL_RX


157 
	#USE_SERIALRX_SBUS


	)

160 #ide
DEFAULT_FEATURES


161 
	#DEFAULT_FEATURES
 0

163 

	)

164 #ide
DEFAULT_RX_FEATURE


165 
	#DEFAULT_RX_FEATURE
 
FEATURE_RX_PARALLEL_PWM


167 

	)

172 
	#FLASH_SIZE
 1024

173 
	#CONFIG_START_FLASH_ADDRESS
 (0x08080000)

174 

	)

	@src/quad/vcpf4/stm32f4xx_it.c

1 
	~"m32f4xx_.h
"

2 
	~"m32f4xx_cf.h
"

4 
	~"usb_ce.h
"

5 
	~"usbd_ce.h
"

6 
	~"usbd_cdc_ce.h
"

8 
ut32_t
 
USBD_OTG_ISR_Hdr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

9 
USB_OTG_CORE_HANDLE
 
USB_OTG_dev
;

11 #ifde
USB_OTG_HS_DEDICATED_EP1_ENABLED


12 
ut32_t
 
USBD_OTG_EP1IN_ISR_Hdr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

13 
ut32_t
 
USBD_OTG_EP1OUT_ISR_Hdr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

21 
	$NMI_Hdr
()

23 
	}
}

30 
	$SVC_Hdr
()

32 
	}
}

39 
	$DebugM_Hdr
()

41 
	}
}

48 
	$PdSV_Hdr
()

50 
	}
}

59 #ifde
USE_USB_OTG_FS


60 
	$OTG_FS_WKUP_IRQHdr
()

62 if(
USB_OTG_dev
.
cfg
.
low_pow
)

64 *(
ut32_t
 *)(0xE000ED10) &= 0xFFFFFFF9 ;

65 
	`SyemIn
();

66 
	`USB_OTG_UngeClock
(&
USB_OTG_dev
);

68 
	`EXTI_CˬITPdgB
(
EXTI_Le18
);

69 
	}
}

77 #ifde
USE_USB_OTG_HS


78 
	$OTG_HS_WKUP_IRQHdr
()

80 if(
USB_OTG_dev
.
cfg
.
low_pow
)

82 *(
ut32_t
 *)(0xE000ED10) &= 0xFFFFFFF9 ;

83 
	`SyemIn
();

84 
	`USB_OTG_UngeClock
(&
USB_OTG_dev
);

86 
	`EXTI_CˬITPdgB
(
EXTI_Le20
);

87 
	}
}

95 #ifde
USE_USB_OTG_HS


96 
	$OTG_HS_IRQHdr
()

98 
	$OTG_FS_IRQHdr
()

101 
	`USBD_OTG_ISR_Hdr
 (&
USB_OTG_dev
);

102 
	}
}

104 #ifde
USB_OTG_HS_DEDICATED_EP1_ENABLED


110 
	$OTG_HS_EP1_IN_IRQHdr
()

112 
	`USBD_OTG_EP1IN_ISR_Hdr
 (&
USB_OTG_dev
);

113 
	}
}

120 
	$OTG_HS_EP1_OUT_IRQHdr
()

122 
	`USBD_OTG_EP1OUT_ISR_Hdr
 (&
USB_OTG_dev
);

123 
	}
}

	@src/quad/vcpf4/stm32f4xx_it.h

23 #ide
__STM32F4xx_IT_H


24 
	#__STM32F4xx_IT_H


	)

26 #ifde
__lulus


31 
	~"m32f4xx.h
"

38 
NMI_Hdr
();

39 
HdFau_Hdr
();

40 
MemMage_Hdr
();

41 
BusFau_Hdr
();

42 
UgeFau_Hdr
();

43 
SVC_Hdr
();

44 
DebugM_Hdr
();

45 
PdSV_Hdr
();

46 
SysTick_Hdr
();

48 #ifde
__lulus


	@src/quad/vcpf4/usb_bsp.c

24 
	~"usb_b.h
"

25 
	~"usbd_cf.h
"

26 
	~"m32f4xx_cf.h
"

27 
	~"nvic.h
"

28 
	~"io.h
"

30 
	$USB_OTG_BSP_CfigVBUS
(
USB_OTG_CORE_HANDLE
 *
pdev
) {

31 ()
pdev
;

32 
	}
}

34 
	$USB_OTG_BSP_DriveVBUS
(
USB_OTG_CORE_HANDLE
 *
pdev
,
ut8_t
 
e
) {

35 ()
pdev
;

36 ()
e
;

37 
	}
}

47 
	$USB_OTG_BSP_In
(
USB_OTG_CORE_HANDLE
 *
pdev
)

49 ()
pdev
;

50 
GPIO_InTyDef
 
GPIO_InSuu
;

52 #ide
USE_ULPI_PHY


53 #ifde
USB_OTG_FS_LOW_PWR_MGMT_SUPPORT


54 
EXTI_InTyDef
 
EXTI_InSuu
;

55 
NVIC_InTyDef
 
NVIC_InSuu
;

59 
NVIC_InTyDef
 
NVIC_InSuu
;

60 #ifde
USE_USB_OTG_HS


61 
NVIC_InSuu
.
NVIC_IRQChl
 = 
OTG_HS_IRQn
;

63 
NVIC_InSuu
.
NVIC_IRQChl
 = 
OTG_FS_IRQn
;

65 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 
	`NVIC_PRIORITY_BASE
(
NVIC_PRIO_USB
);

66 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 
	`NVIC_PRIORITY_SUB
(
NVIC_PRIO_USB
);

67 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
DISABLE
;

68 
	`NVIC_In
(&
NVIC_InSuu
);

70 
	`RCC_AHB1PhClockCmd

RCC_AHB1Ph_GPIOA
 , 
ENABLE
);

73 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_11
 | 
GPIO_P_12
;

74 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

75 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

76 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

77 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
 ;

78 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

80 
	`GPIO_PAFCfig
(
GPIOA
,
GPIO_PSour11
,
GPIO_AF_OTG1_FS
) ;

81 
	`GPIO_PAFCfig
(
GPIOA
,
GPIO_PSour12
,
GPIO_AF_OTG1_FS
) ;

83 #ifde
VBUS_SENSING_ENABLED


84 
	`IOCfigGPIO
(
	`IOGByTag
(
	`IO_TAG
(
VBUS_SENSING_PIN
)), 
IOCFG_IN_FLOATING
);

87 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_SYSCFG
, 
ENABLE
);

88 
	`RCC_AHB2PhClockCmd
(
RCC_AHB2Ph_OTG_FS
, 
ENABLE
) ;

91 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
ENABLE
);

93 
	`EXTI_CˬITPdgB
(
EXTI_Le0
);

94 
	}
}

101 
	$USB_OTG_BSP_EbIru
(
USB_OTG_CORE_HANDLE
 *
pdev
)

103 ()
pdev
;

104 
NVIC_InTyDef
 
NVIC_InSuu
;

106 
	`NVIC_PriܙyGroupCfig
(
NVIC_PRIORITY_GROUPING
);

107 #ifde
USE_USB_OTG_HS


108 
NVIC_InSuu
.
NVIC_IRQChl
 = 
OTG_HS_IRQn
;

110 
NVIC_InSuu
.
NVIC_IRQChl
 = 
OTG_FS_IRQn
;

112 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 
	`NVIC_PRIORITY_BASE
(
NVIC_PRIO_USB
);

113 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 
	`NVIC_PRIORITY_SUB
(
NVIC_PRIO_USB
);

114 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

115 
	`NVIC_In
(&
NVIC_InSuu
);

116 #ifde
USB_OTG_HS_DEDICATED_EP1_ENABLED


117 
	`NVIC_PriܙyGroupCfig
(
NVIC_PriܙyGroup_1
);

118 
NVIC_InSuu
.
NVIC_IRQChl
 = 
OTG_HS_EP1_OUT_IRQn
;

119 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 1;

120 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 2;

121 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

122 
	`NVIC_In
(&
NVIC_InSuu
);

124 
	`NVIC_PriܙyGroupCfig
(
NVIC_PriܙyGroup_1
);

125 
NVIC_InSuu
.
NVIC_IRQChl
 = 
OTG_HS_EP1_IN_IRQn
;

126 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 1;

127 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 1;

128 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

129 
	`NVIC_In
(&
NVIC_InSuu
);

131 
	}
}

140 
	$USB_OTG_BSP_uDay
 (cڡ 
ut32_t
 
uc
)

142 
ut32_t
 
cou
 = 0;

143 cڡ 
ut32_t
 
utime
 = (120 * 
uc
 / 7);

146 i++
cou
 > 
utime
 )

152 
	}
}

161 
	$USB_OTG_BSP_mDay
 (cڡ 
ut32_t
 
mc
)

163 
	`USB_OTG_BSP_uDay
(
mc
 * 1000);

164 
	}
}

	@src/quad/vcpf4/usb_conf.h

23 #ide
__USB_CONF__H__


24 
	#__USB_CONF__H__


	)

27 
	~"m32f4xx.h
"

48 #ide
USE_USB_OTG_FS


49 
	#USE_USB_OTG_FS


	)

52 #ide
USE_USB_OTG_HS


56 #ide
USE_ULPI_PHY


57 
	#USE_ULPI_PHY


	)

60 #ide
USE_EMBEDDED_PHY


64 #ide
USE_I2C_PHY


69 #ifde
USE_USB_OTG_FS


70 
	#USB_OTG_FS_CORE


	)

73 #ifde
USE_USB_OTG_HS


74 
	#USB_OTG_HS_CORE


	)

131 #ifde
USB_OTG_HS_CORE


132 
	#RX_FIFO_HS_SIZE
 512

	)

133 
	#TX0_FIFO_HS_SIZE
 512

	)

134 
	#TX1_FIFO_HS_SIZE
 512

	)

135 
	#TX2_FIFO_HS_SIZE
 0

	)

136 
	#TX3_FIFO_HS_SIZE
 0

	)

137 
	#TX4_FIFO_HS_SIZE
 0

	)

138 
	#TX5_FIFO_HS_SIZE
 0

	)

139 
	#TXH_NP_HS_FIFOSIZ
 96

	)

140 
	#TXH_P_HS_FIFOSIZ
 96

	)

146 
	#USB_OTG_EXTERNAL_VBUS_ENABLED


	)

148 #ifde
USE_ULPI_PHY


149 
	#USB_OTG_ULPI_PHY_ENABLED


	)

151 #ifde
USE_EMBEDDED_PHY


152 
	#USB_OTG_EMBEDDED_PHY_ENABLED


	)

154 #ifde
USE_I2C_PHY


155 
	#USB_OTG_I2C_PHY_ENABLED


	)

157 
	#USB_OTG_HS_INTERNAL_DMA_ENABLED


	)

158 
	#USB_OTG_HS_DEDICATED_EP1_ENABLED


	)

162 #ifde
USB_OTG_FS_CORE


163 
	#RX_FIFO_FS_SIZE
 128

	)

164 
	#TX0_FIFO_FS_SIZE
 64

	)

165 
	#TX1_FIFO_FS_SIZE
 128

	)

166 
	#TX2_FIFO_FS_SIZE
 0

	)

167 
	#TX3_FIFO_FS_SIZE
 0

	)

168 
	#TXH_NP_FS_FIFOSIZ
 96

	)

169 
	#TXH_P_FS_FIFOSIZ
 96

	)

177 
	#USE_DEVICE_MODE


	)

181 #ide
USB_OTG_FS_CORE


182 #ide
USB_OTG_HS_CORE


188 #ide
USE_DEVICE_MODE


189 #ide
USE_HOST_MODE


194 #ide
USE_USB_OTG_HS


195 #ide
USE_USB_OTG_FS


199 #ide
USE_ULPI_PHY


200 #ide
USE_EMBEDDED_PHY


201 #ide
USE_I2C_PHY


211 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


212 #i
defed
 (
__GNUC__
)

213 
	#__ALIGN_END
 
	`__ibu__
 ((
	`igd
 (4)))

	)

214 
	#__ALIGN_BEGIN


	)

216 
	#__ALIGN_END


	)

217 #i
defed
 (
__CC_ARM
)

218 
	#__ALIGN_BEGIN
 
	`__ign
(4)

	)

219 #i
defed
 (
__ICCARM__
)

220 
	#__ALIGN_BEGIN


	)

221 #i
defed
 (
__TASKING__
)

222 
	#__ALIGN_BEGIN
 
	`__ign
(4)

	)

226 
	#__ALIGN_BEGIN


	)

227 
	#__ALIGN_END


	)

231 #i
defed
 (
__CC_ARM
)

232 
	#__cked
 
__cked


	)

233 #i
defed
 (
__ICCARM__
)

234 
	#__cked
 
__cked


	)

235 #i
defed
 ( 
__GNUC__
 )

236 #ide
__cked


237 
	#__cked
 
	`__ibu__
 ((
__cked__
))

	)

239 #i
defed
 (
__TASKING__
)

240 
	#__cked
 
__uligd


	)

	@src/quad/vcpf4/usbd_cdc_vcp.c

22 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


23 #agm
da_ignmt
 = 4

27 
	~"usbd_cdc_v.h
"

28 
	~"m32f4xx_cf.h
"

29 
	~<dbo.h
>

30 
	~"syem.h
"

32 
LINE_CODING
 
	gg_lc
;

34 
__IO
 
ut8_t
 
USB_Tx_S
;

35 
__IO
 
ut32_t
 
	gbDeviS
 = 
UNCONNECTED
;

40 
ut8_t
 
APP_Rx_Bufr
[];

41 
ut32_t
 
APP_Rx_r_out
;

45 
ut32_t
 
APP_Rx_r_
;

51 
ut8_t
 
	gAPP_Tx_Bufr
[
APP_TX_DATA_SIZE
];

52 
ut32_t
 
	gAPP_Tx_r_out
 = 0;

53 
ut32_t
 
	gAPP_Tx_r_
 = 0;

56 
ut16_t
 
VCP_In
();

57 
ut16_t
 
VCP_DeIn
();

58 
ut16_t
 
VCP_Cl
(
ut32_t
 
Cmd
, 
ut8_t
* 
Buf
, ut32_
L
);

59 
ut16_t
 
VCP_DaTx
(cڡ 
ut8_t
* 
Buf
, 
ut32_t
 
L
);

60 
ut16_t
 
VCP_DaRx
(
ut8_t
* 
Buf
, 
ut32_t
 
L
);

62 
CDC_IF_Pr_TyDef
 
	gVCP_fs
 = {
VCP_In
, 
VCP_DeIn
, 
VCP_Cl
, 
VCP_DaTx
, 
VCP_DaRx
 };

71 
ut16_t
 
	$VCP_In
()

73 
bDeviS
 = 
CONFIGURED
;

74  
USBD_OK
;

75 
	}
}

83 
ut16_t
 
	$VCP_DeIn
()

85 
bDeviS
 = 
UNCONNECTED
;

86  
USBD_OK
;

87 
	}
}

89 
	$u_y
(
LINE_CODING
* 
c2
, cڡ LINE_CODING* 
c1
)

91 
c2
->
b
 = 
c1
->bitrate;

92 
c2
->
fm
 = 
c1
->format;

93 
c2
->
ryty
 = 
c1
->paritytype;

94 
c2
->
dy
 = 
c1
->datatype;

95 
	}
}

105 
ut16_t
 
	$VCP_Cl
(
ut32_t
 
Cmd
, 
ut8_t
* 
Buf
, ut32_
L
)

107 ()
L
;

108 
LINE_CODING
* 
c
 = (LINE_CODING*)
Buf
;

110 
	`as_m
(
L
>=(
LINE_CODING
));

112 
Cmd
) {

114 
SEND_ENCAPSULATED_COMMAND
:

115 
GET_ENCAPSULATED_RESPONSE
:

119 
SET_COMM_FEATURE
:

120 
GET_COMM_FEATURE
:

121 
CLEAR_COMM_FEATURE
:

126 
SET_LINE_CODING
:

127 
	`u_y
(&
g_lc
, 
c
);

131 
GET_LINE_CODING
:

132 
	`u_y
(
c
, &
g_lc
);

136 
SET_CONTROL_LINE_STATE
:

141 
SEND_BREAK
:

149  
USBD_OK
;

150 
	}
}

159 
ut32_t
 
	$CDC_Sd_DATA
(cڡ 
ut8_t
 *
rBufr
, 
ut32_t
 
ndLgth
)

161 
	`VCP_DaTx
(
rBufr
, 
ndLgth
);

162  
ndLgth
;

163 
	}
}

165 
ut32_t
 
	$CDC_Sd_FeBys
()

174  ((
APP_Rx_r_out
 - 
APP_Rx_r_
+ (-(()(APP_Rx_r_ou<APP_Rx_r_)& 
APP_RX_DATA_SIZE
)) - 1;

175 
	}
}

184 
ut16_t
 
	$VCP_DaTx
(cڡ 
ut8_t
* 
Buf
, 
ut32_t
 
L
)

191 
USB_Tx_S
 != 0);

193 
ut32_t
 
i
 = 0; i < 
L
; i++) {

194 
APP_Rx_Bufr
[
APP_Rx_r_
] = 
Buf
[
i
];

195 
APP_Rx_r_
 = (APP_Rx_r_ + 1% 
APP_RX_DATA_SIZE
;

197 
	`CDC_Sd_FeBys
() == 0) {

198 
	`day
(1);

202  
USBD_OK
;

203 
	}
}

212 
ut32_t
 
	$CDC_Reive_DATA
(
ut8_t
* 
cvBuf
, 
ut32_t
 
n
)

214 
ut32_t
 
cou
 = 0;

216 
APP_Tx_r_out
 !
APP_Tx_r_
 && 
cou
 < 
n
) {

217 
cvBuf
[
cou
] = 
APP_Tx_Bufr
[
APP_Tx_r_out
];

218 
APP_Tx_r_out
 = (APP_Tx_r_ou+ 1% 
APP_TX_DATA_SIZE
;

219 
cou
++;

221  
cou
;

222 
	}
}

224 
ut32_t
 
	$CDC_Reive_BysAvaab
()

227  
APP_Tx_r_out
 > 
APP_Tx_r_
 ? 
APP_TX_DATA_SIZE
 - APP_Tx_ptr_out + APP_Tx_ptr_in : APP_Tx_ptr_in - APP_Tx_ptr_out;

228 
	}
}

245 
ut16_t
 
	$VCP_DaRx
(
ut8_t
* 
Buf
, 
ut32_t
 
L
)

247 i(
	`CDC_Reive_BysAvaab
(+ 
L
 > 
APP_TX_DATA_SIZE
) {

248  
USBD_FAIL
;

251 
ut32_t
 
i
 = 0; i < 
L
; i++) {

252 
APP_Tx_Bufr
[
APP_Tx_r_
] = 
Buf
[
i
];

253 
APP_Tx_r_
 = (APP_Tx_r_ + 1% 
APP_TX_DATA_SIZE
;

256  
USBD_OK
;

257 
	}
}

266 
ut8_t
 
	$usbIsCfigud
()

268  (
bDeviS
 =
CONFIGURED
);

269 
	}
}

278 
ut8_t
 
	$usbIsCed
()

280  (
bDeviS
 !
UNCONNECTED
);

281 
	}
}

290 
ut32_t
 
	$CDC_BaudRe
()

292  
g_lc
.
b
;

293 
	}
}

	@src/quad/vcpf4/usbd_cdc_vcp.h

23 #ide
__USBD_CDC_VCP_H


24 
	#__USBD_CDC_VCP_H


	)

27 
	~"m32f4xx_cf.h
"

29 
	~"usbd_cdc_ce.h
"

30 
	~"usbd_cf.h
"

31 
	~<dt.h
>

33 
	~"usbd_ce.h
"

34 
	~"usbd_u.h
"

35 
	~"usbd_desc.h
"

39 
	e_DEVICE_STATE
 {

40 
	mUNCONNECTED
,

41 
	mATTACHED
,

42 
	mPOWERED
,

43 
	mSUSPENDED
,

44 
	mADDRESSED
,

45 
	mCONFIGURED


46 } 
	tDEVICE_STATE
;

54 
ut32_t
 
	mb
;

55 
ut8_t
 
	mfm
;

56 
ut8_t
 
	mryty
;

57 
ut8_t
 
	mdy
;

58 } 
	tLINE_CODING
;

60 
ut32_t
 
CDC_Sd_DATA
(cڡ 
ut8_t
 *
rBufr
, ut32_
ndLgth
);

61 
ut32_t
 
CDC_Sd_FeBys
();

62 
ut32_t
 
CDC_Reive_DATA
(
ut8_t
* 
cvBuf
, ut32_
n
);

63 
ut32_t
 
CDC_Reive_BysAvaab
();

65 
ut8_t
 
usbIsCfigud
();

66 
ut8_t
 
usbIsCed
();

67 
ut32_t
 
CDC_BaudRe
();

70 
__IO
 
ut32_t
 
bDeviS
;

	@src/quad/vcpf4/usbd_conf.h

23 #ide
__USBD_CONF__H__


24 
	#__USBD_CONF__H__


	)

27 
	~"m32f4xx.h
"

32 
	#USBD_CFG_MAX_NUM
 1

	)

33 
	#USBD_ITF_MAX_NUM
 1

	)

34 
	#USB_MAX_STR_DESC_SIZ
 50

	)

39 
	#CDC_IN_EP
 0x81

	)

40 
	#CDC_OUT_EP
 0x01

	)

41 
	#CDC_CMD_EP
 0x82

	)

44 #ifde
USE_USB_OTG_HS


45 
	#CDC_DATA_MAX_PACKET_SIZE
 512

	)

46 
	#CDC_CMD_PACKET_SZE
 8

	)

48 
	#CDC_IN_FRAME_INTERVAL
 40

	)

49 
	#APP_RX_DATA_SIZE
 2048

	)

51 
	#APP_TX_DATA_SIZE
 2048

	)

53 
	#CDC_DATA_MAX_PACKET_SIZE
 64

	)

54 
	#CDC_CMD_PACKET_SZE
 8

	)

56 
	#CDC_IN_FRAME_INTERVAL
 15

	)

57 
	#APP_RX_DATA_SIZE
 2048

	)

59 
	#APP_TX_DATA_SIZE
 2048

	)

62 
	#APP_FOPS
 
VCP_fs


	)

	@src/quad/vcpf4/usbd_desc.c

23 
	~"usbd_ce.h
"

24 
	~"usbd_desc.h
"

25 
	~"usbd_q.h
"

26 
	~"usbd_cf.h
"

27 
	~"usb_gs.h
"

28 
	~"fm.h
"

29 
	~"vsi.h
"

53 
	#USBD_VID
 1155

	)

56 
	#USBD_PID
 22336

	)

62 
	#USBD_LANGID_STRING
 1033

	)

64 
	#USBD_MANUFACTURER_STRING
 
FC_FIRMWARE_NAME


	)

66 #ifde
USBD_PRODUCT_STRING


67 
	#USBD_PRODUCT_HS_STRING
 
USBD_PRODUCT_STRING


	)

68 
	#USBD_PRODUCT_FS_STRING
 
USBD_PRODUCT_STRING


	)

70 
	#USBD_PRODUCT_HS_STRING
 "STM32 Vtu ComP܈ HS mode"

	)

71 
	#USBD_PRODUCT_FS_STRING
 "STM32 Vtu ComP܈ FS Mode"

	)

74 #ifde
USBD_SERIALNUMBER_STRING


75 
	#USBD_SERIALNUMBER_HS_STRING
 
USBD_SERIALNUMBER_STRING


	)

76 
	#USBD_SERIALNUMBER_FS_STRING
 
USBD_SERIALNUMBER_STRING


	)

79 
	#USBD_SERIALNUMBER_HS_STRING
 "0x8000000"

	)

80 
	#USBD_SERIALNUMBER_FS_STRING
 "0x8000000"

	)

83 
	#USBD_CONFIGURATION_HS_STRING
 "VCP Cfig"

	)

84 
	#USBD_INTERFACE_HS_STRING
 "VCP I"

	)

86 
	#USBD_CONFIGURATION_FS_STRING
 "VCP Cfig"

	)

87 
	#USBD_INTERFACE_FS_STRING
 "VCP I"

	)

105 
USBD_DEVICE
 
	gUSR_desc
 =

107 
USBD_USR_DeviDest
,

108 
USBD_USR_LgIDSDest
,

109 
USBD_USR_MuurSDest
,

110 
USBD_USR_ProduSDest
,

111 
USBD_USR_SlSDest
,

112 
USBD_USR_CfigSDest
,

113 
USBD_USR_ISDest
,

116 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


117 #i
defed
 ( 
__ICCARM__
 )

118 #agm
da_ignmt
=4

122 
__ALIGN_BEGIN
 
ut8_t
 
	gUSBD_DeviDesc
[
USB_SIZ_DEVICE_DESC
] 
	g__ALIGN_END
 =

125 
USB_DEVICE_DESCRIPTOR_TYPE
,

130 
USB_OTG_MAX_EP0_SIZE
,

131 
LOBYTE
(
USBD_VID
), 
HIBYTE
(USBD_VID),

132 
LOBYTE
(
USBD_PID
), 
HIBYTE
(USBD_PID),

134 
USBD_IDX_MFC_STR
,

135 
USBD_IDX_PRODUCT_STR
,

136 
USBD_IDX_SERIAL_STR
,

137 
USBD_CFG_MAX_NUM


140 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


141 #i
defed
 ( 
__ICCARM__
 )

142 #agm
da_ignmt
=4

146 
__ALIGN_BEGIN
 
ut8_t
 
	gUSBD_DeviQuifrDesc
[
USB_LEN_DEV_QUALIFIER_DESC
] 
	g__ALIGN_END
 =

148 
USB_LEN_DEV_QUALIFIER_DESC
,

149 
USB_DESC_TYPE_DEVICE_QUALIFIER
,

160 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


161 #i
defed
 ( 
__ICCARM__
 )

162 #agm
da_ignmt
=4

166 
__ALIGN_BEGIN
 
ut8_t
 
	gUSBD_LgIDDesc
[
USB_SIZ_STRING_LANGID
] 
	g__ALIGN_END
 =

168 
USB_SIZ_STRING_LANGID
,

169 
USB_DESC_TYPE_STRING
,

170 
LOBYTE
(
USBD_LANGID_STRING
),

171 
HIBYTE
(
USBD_LANGID_STRING
),

197 
ut8_t
 * 
	$USBD_USR_DeviDest

ut8_t
 
d
 , 
ut16_t
 *
ngth
)

199 ()
d
;

200 *
ngth
 = (
USBD_DeviDesc
);

201  
USBD_DeviDesc
;

202 
	}
}

211 
ut8_t
 * 
	$USBD_USR_LgIDSDest

ut8_t
 
d
 , 
ut16_t
 *
ngth
)

213 ()
d
;

214 *
ngth
 = (
USBD_LgIDDesc
);

215  
USBD_LgIDDesc
;

216 
	}
}

226 
ut8_t
 * 
	$USBD_USR_ProduSDest

ut8_t
 
d
 , 
ut16_t
 *
ngth
)

230 if(
d
 == 0)

231 
	`USBD_GSg
 ((
ut8_t
*)
USBD_PRODUCT_HS_STRING
, 
USBD_SDesc
, 
ngth
);

233 
	`USBD_GSg
 ((
ut8_t
*)
USBD_PRODUCT_FS_STRING
, 
USBD_SDesc
, 
ngth
);

235  
USBD_SDesc
;

236 
	}
}

245 
ut8_t
 * 
	$USBD_USR_MuurSDest

ut8_t
 
d
 , 
ut16_t
 *
ngth
)

247 ()
d
;

248 
	`USBD_GSg
 ((
ut8_t
*)
USBD_MANUFACTURER_STRING
, 
USBD_SDesc
, 
ngth
);

249  
USBD_SDesc
;

250 
	}
}

259 
ut8_t
 * 
	$USBD_USR_SlSDest

ut8_t
 
d
 , 
ut16_t
 *
ngth
)

261 if(
d
 =
USB_OTG_SPEED_HIGH
)

262 
	`USBD_GSg
 ((
ut8_t
*)
USBD_SERIALNUMBER_HS_STRING
, 
USBD_SDesc
, 
ngth
);

264 
	`USBD_GSg
 ((
ut8_t
*)
USBD_SERIALNUMBER_FS_STRING
, 
USBD_SDesc
, 
ngth
);

266  
USBD_SDesc
;

267 
	}
}

276 
ut8_t
 * 
	$USBD_USR_CfigSDest

ut8_t
 
d
 , 
ut16_t
 *
ngth
)

278 if(
d
 =
USB_OTG_SPEED_HIGH
)

279 
	`USBD_GSg
 ((
ut8_t
*)
USBD_CONFIGURATION_HS_STRING
, 
USBD_SDesc
, 
ngth
);

281 
	`USBD_GSg
 ((
ut8_t
*)
USBD_CONFIGURATION_FS_STRING
, 
USBD_SDesc
, 
ngth
);

283  
USBD_SDesc
;

284 
	}
}

294 
ut8_t
 * 
	$USBD_USR_ISDest

ut8_t
 
d
 , 
ut16_t
 *
ngth
)

296 if(
d
 == 0)

297 
	`USBD_GSg
 ((
ut8_t
*)
USBD_INTERFACE_HS_STRING
, 
USBD_SDesc
, 
ngth
);

299 
	`USBD_GSg
 ((
ut8_t
*)
USBD_INTERFACE_FS_STRING
, 
USBD_SDesc
, 
ngth
);

301  
USBD_SDesc
;

302 
	}
}

	@src/quad/vcpf4/usbd_desc.h

24 #ide
__USB_DESC_H


25 
	#__USB_DESC_H


	)

28 
	~"usbd_def.h
"

29 
	~"usb_ce.h
"

43 
	#USB_DEVICE_DESCRIPTOR_TYPE
 0x01

	)

44 
	#USB_CONFIGURATION_DESCRIPTOR_TYPE
 0x02

	)

45 
	#USB_STRING_DESCRIPTOR_TYPE
 0x03

	)

46 
	#USB_INTERFACE_DESCRIPTOR_TYPE
 0x04

	)

47 
	#USB_ENDPOINT_DESCRIPTOR_TYPE
 0x05

	)

48 
	#USB_SIZ_DEVICE_DESC
 18

	)

49 
	#USB_SIZ_STRING_LANGID
 4

	)

75 
ut8_t
 
USBD_DeviDesc
 [
USB_SIZ_DEVICE_DESC
];

76 
ut8_t
 
USBD_SDesc
[
USB_MAX_STR_DESC_SIZ
];

77 
ut8_t
 
USBD_OthSedCfgDesc
[
USB_LEN_CFG_DESC
];

78 
ut8_t
 
USBD_DeviQuifrDesc
[
USB_LEN_DEV_QUALIFIER_DESC
];

79 
ut8_t
 
USBD_LgIDDesc
[
USB_SIZ_STRING_LANGID
];

80 
USBD_DEVICE
 
USR_desc
;

90 
ut8_t
 * 
USBD_USR_DeviDest
ut8_
d
 , 
ut16_t
 *
ngth
);

91 
ut8_t
 * 
USBD_USR_LgIDSDest
ut8_
d
 , 
ut16_t
 *
ngth
);

92 
ut8_t
 * 
USBD_USR_MuurSDest
 ( ut8_
d
 , 
ut16_t
 *
ngth
);

93 
ut8_t
 * 
USBD_USR_ProduSDest
 ( ut8_
d
 , 
ut16_t
 *
ngth
);

94 
ut8_t
 * 
USBD_USR_SlSDest
ut8_
d
 , 
ut16_t
 *
ngth
);

95 
ut8_t
 * 
USBD_USR_CfigSDest
ut8_
d
 , 
ut16_t
 *
ngth
);

96 
ut8_t
 * 
USBD_USR_ISDest
ut8_
d
 , 
ut16_t
 *
ngth
);

98 #ifde
USB_SUPPORT_USER_STRING_DESC


99 
ut8_t
 * 
USBD_USR_USRSgDesc
 (ut8_
d
, ut8_
idx
 , 
ut16_t
 *
ngth
);

	@src/quad/vcpf4/usbd_usr.c

22 
	~"usbd_u.h
"

23 
	~"usbd_ieq.h
"

25 
USBD_U_cb_TyDef
 
	gUSR_cb
 =

27 
USBD_USR_In
,

28 
USBD_USR_DeviRet
,

29 
USBD_USR_DeviCfigud
,

30 
USBD_USR_DeviSuded
,

31 
USBD_USR_DeviResumed
,

33 
USBD_USR_DeviCed
,

34 
USBD_USR_DeviDisced
,

44 
	$USBD_USR_In
()

47 
	}
}

55 
	$USBD_USR_DeviRet
(
ut8_t
 
d
 )

57 
d
)

59 
USB_OTG_SPEED_HIGH
:

62 
USB_OTG_SPEED_FULL
:

68 
	}
}

77 
	$USBD_USR_DeviCfigud
 ()

79 
	}
}

88 
	$USBD_USR_DeviCed
 ()

90 
	}
}

99 
	$USBD_USR_DeviDisced
 ()

101 
	}
}

109 
	$USBD_USR_DeviSuded
()

112 
	}
}

121 
	$USBD_USR_DeviResumed
()

124 
	}
}

	@/usr/include/ctype.h

22 #idef 
_CTYPE_H


23 
	#_CTYPE_H
 1

	)

25 
	~<us.h
>

26 
	~<bs/tys.h
>

28 
	g__BEGIN_DECLS


30 #ide
_ISb


39 
	~<dn.h
>

40 #i
__BYTE_ORDER
 =
__BIG_ENDIAN


41 
	#_ISb
(
b
(1 << (b))

	)

43 
	#_ISb
(
b
((b< 8 ? ((1 << (b)<< 8: ((1 << (b)>> 8))

	)

48 
	m_ISu
 = 
_ISb
 (0),

49 
	m_ISlow
 = 
_ISb
 (1),

50 
	m_ISpha
 = 
_ISb
 (2),

51 
	m_ISdig
 = 
_ISb
 (3),

52 
	m_ISxdig
 = 
_ISb
 (4),

53 
	m_ISa
 = 
_ISb
 (5),

54 
	m_ISt
 = 
_ISb
 (6),

55 
	m_ISgph
 = 
_ISb
 (7),

56 
	m_ISbnk
 = 
_ISb
 (8),

57 
	m_ISl
 = 
_ISb
 (9),

58 
	m_ISpun
 = 
_ISb
 (10),

59 
	m_ISnum
 = 
_ISb
 (11)

79 cڡ **
	$__y_b_loc
 ()

80 
__THROW
 
	`__ibu__
 ((
__cڡ__
));

81 cڡ 
__t32_t
 **
	$__y_tow_loc
 ()

82 
__THROW
 
	`__ibu__
 ((
__cڡ__
));

83 cڡ 
__t32_t
 **
	$__y_tou_loc
 ()

84 
__THROW
 
	`__ibu__
 ((
__cڡ__
));

87 #ide
__lulus


88 
	#__isy
(
c
, 
ty
) \

89 ((*
	`__y_b_loc
 ())[((
c
)] & (
ty
)

	)

90 #i
defed
 
__USE_EXTERN_INLINES


91 
	#__isy_f
(
ty
) \

92 
__ex_le
 \

93 
is
##
	`ty
 (
__c

__THROW
 \

95  (*
	`__y_b_loc
 ())[((
__c
)] & (
_IS
##
ty
; \

96 
	}

	)
}

99 
	#__iscii
(
c
(((c& ~0x7f=0

	)

100 
	#__tscii
(
c
((c& 0x7f

	)

102 
	#__exy
(
me

	`me
 (
__THROW


	)

108 
__exy
 (
ium
);

109 
__exy
 (
iha
);

110 
__exy
 (
isl
);

111 
__exy
 (
isdig
);

112 
__exy
 (
iow
);

113 
__exy
 (
isgph
);

114 
__exy
 (
irt
);

115 
__exy
 (
iun
);

116 
__exy
 (
isa
);

117 
__exy
 (
isu
);

118 
__exy
 (
isxdig
);

122 
	$tow
 (
__c

__THROW
;

125 
	$tou
 (
__c

__THROW
;

129 #ifdef 
__USE_ISOC99


130 
	`__exy
 (
isbnk
);

133 #ifde
__USE_GNU


135 
	$isy
 (
__c
, 
__mask

__THROW
;

138 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN


142 
	$iscii
 (
__c

__THROW
;

146 
	$tscii
 (
__c

__THROW
;

150 
	`__exy
 (
_tou
);

151 
	`__exy
 (
_tow
);

155 
	#__tobody
(
c
, 
f
, 
a
, 
gs
) \

156 (
__exnsi__
 \

157 ({ 
__s
; \

158 i( (
c
) > 1) \

160 i(
	`__but_cڡt_p
 (
c
)) \

162 
__c
 = (
c
); \

163 
__s
 = 
__c
 < -128 || __> 255 ? __: (
a
)[__c]; \

166 
__s
 = 
f
 
gs
; \

169 
__s
 = (
a
)[((
c
)]; \

170 
__s
; 
	}
}))

	)

172 #i!
defed
 
__NO_CTYPE


173 #ifde
__isy_f


174 
	$__isy_f
 (
num
)

175 
	$__isy_f
 (
pha
)

176 
	$__isy_f
 (
l
)

177 
	$__isy_f
 (
dig
)

178 
	$__isy_f
 (
low
)

179 
	$__isy_f
 (
gph
)

180 
	$__isy_f
 (
t
)

181 
	$__isy_f
 (
pun
)

182 
	$__isy_f
 (
a
)

183 
	$__isy_f
 (
u
)

184 
	$__isy_f
 (
xdig
)

185 #ifde
__USE_ISOC99


186 
	$__isy_f
 (
bnk
)

188 #i
defed
 
__isy


189 
	#ium
(
c

	`__isy
((c), 
_ISnum
)

	)

190 
	#iha
(
c

	`__isy
((c), 
_ISpha
)

	)

191 
	#isl
(
c

	`__isy
((c), 
_ISl
)

	)

192 
	#isdig
(
c

	`__isy
((c), 
_ISdig
)

	)

193 
	#iow
(
c

	`__isy
((c), 
_ISlow
)

	)

194 
	#isgph
(
c

	`__isy
((c), 
_ISgph
)

	)

195 
	#irt
(
c

	`__isy
((c), 
_ISt
)

	)

196 
	#iun
(
c

	`__isy
((c), 
_ISpun
)

	)

197 
	#isa
(
c

	`__isy
((c), 
_ISa
)

	)

198 
	#isu
(
c

	`__isy
((c), 
_ISu
)

	)

199 
	#isxdig
(
c

	`__isy
((c), 
_ISxdig
)

	)

200 #ifde
__USE_ISOC99


201 
	#isbnk
(
c

	`__isy
((c), 
_ISbnk
)

	)

205 #ifde
__USE_EXTERN_INLINES


206 
__ex_le
 

207 
	`__NTH
 (
	$tow
 (
__c
))

209  
__c
 >-128 && __< 256 ? (*
	`__y_tow_loc
 ())[__c] : __c;

210 
	}
}

212 
__ex_le
 

213 
__NTH
 (
	$tou
 (
__c
))

215  
__c
 >-128 && __< 256 ? (*
	`__y_tou_loc
 ())[__c] : __c;

216 
	}
}

219 #i
__GNUC__
 >2 && 
defed
 
__OPTIMIZE__
 && !defed 
__lulus


220 
	#tow
(
c

	`__tobody
 (c, 
tow
, *
	`__y_tow_loc
 (), (c))

	)

221 
	#tou
(
c

	`__tobody
 (c, 
tou
, *
	`__y_tou_loc
 (), (c))

	)

224 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN


225 
	#iscii
(
c

	`__iscii
 (c)

	)

226 
	#tscii
(
c

	`__tscii
 (c)

	)

228 
	#_tow
(
c
(((*
	`__y_tow_loc
 ())[((c)])

	)

229 
	#_tou
(
c
(((*
	`__y_tou_loc
 ())[((c)])

	)

235 #ifde
__USE_XOPEN2K8


237 
	~<bs/tys/lo_t.h
>

241 
	#__isy_l
(
c
, 
ty
, 
lo
) \

242 ((
lo
)->
__y_b
[((
c
)] & (
ty
)

	)

244 
	#__exy_l
(
me
) \

245 
	`me
 (, 
lo_t

__THROW


	)

251 
__exy_l
 (
ium_l
);

252 
__exy_l
 (
iha_l
);

253 
__exy_l
 (
isl_l
);

254 
__exy_l
 (
isdig_l
);

255 
__exy_l
 (
iow_l
);

256 
__exy_l
 (
isgph_l
);

257 
__exy_l
 (
irt_l
);

258 
__exy_l
 (
iun_l
);

259 
__exy_l
 (
isa_l
);

260 
__exy_l
 (
isu_l
);

261 
__exy_l
 (
isxdig_l
);

263 
__exy_l
 (
isbnk_l
);

267 
	$__tow_l
 (
__c
, 
lo_t
 
__l

__THROW
;

268 
	$tow_l
 (
__c
, 
lo_t
 
__l

__THROW
;

271 
	$__tou_l
 (
__c
, 
lo_t
 
__l

__THROW
;

272 
	$tou_l
 (
__c
, 
lo_t
 
__l

__THROW
;

274 #i
__GNUC__
 >2 && 
defed
 
__OPTIMIZE__
 && !defed 
__lulus


275 
	#__tow_l
(
c
, 
lo
) \

276 
	`__tobody
 (
c
, 
__tow_l
, (
lo
)->
__y_tow
, (c,o))

	)

277 
	#__tou_l
(
c
, 
lo
) \

278 
	`__tobody
 (
c
, 
__tou_l
, (
lo
)->
__y_tou
, (c,o))

	)

279 
	#tow_l
(
c
, 
lo

	`__tow_l
 ((c), (lo))

	)

280 
	#tou_l
(
c
, 
lo

	`__tou_l
 ((c), (lo))

	)

284 #ide
__NO_CTYPE


285 
	#__ium_l
(
c
,
l

	`__isy_l
((c), 
_ISnum
, (l))

	)

286 
	#__iha_l
(
c
,
l

	`__isy_l
((c), 
_ISpha
, (l))

	)

287 
	#__isl_l
(
c
,
l

	`__isy_l
((c), 
_ISl
, (l))

	)

288 
	#__isdig_l
(
c
,
l

	`__isy_l
((c), 
_ISdig
, (l))

	)

289 
	#__iow_l
(
c
,
l

	`__isy_l
((c), 
_ISlow
, (l))

	)

290 
	#__isgph_l
(
c
,
l

	`__isy_l
((c), 
_ISgph
, (l))

	)

291 
	#__irt_l
(
c
,
l

	`__isy_l
((c), 
_ISt
, (l))

	)

292 
	#__iun_l
(
c
,
l

	`__isy_l
((c), 
_ISpun
, (l))

	)

293 
	#__isa_l
(
c
,
l

	`__isy_l
((c), 
_ISa
, (l))

	)

294 
	#__isu_l
(
c
,
l

	`__isy_l
((c), 
_ISu
, (l))

	)

295 
	#__isxdig_l
(
c
,
l

	`__isy_l
((c), 
_ISxdig
, (l))

	)

297 
	#__isbnk_l
(
c
,
l

	`__isy_l
((c), 
_ISbnk
, (l))

	)

299 #ifde
__USE_MISC


300 
	#__iscii_l
(
c
,
l
(), 
	`__iscii
 (c))

	)

301 
	#__tscii_l
(
c
,
l
(), 
	`__tscii
 (c))

	)

304 
	#ium_l
(
c
,
l

	`__ium_l
 ((c), (l))

	)

305 
	#iha_l
(
c
,
l

	`__iha_l
 ((c), (l))

	)

306 
	#isl_l
(
c
,
l

	`__isl_l
 ((c), (l))

	)

307 
	#isdig_l
(
c
,
l

	`__isdig_l
 ((c), (l))

	)

308 
	#iow_l
(
c
,
l

	`__iow_l
 ((c), (l))

	)

309 
	#isgph_l
(
c
,
l

	`__isgph_l
 ((c), (l))

	)

310 
	#irt_l
(
c
,
l

	`__irt_l
 ((c), (l))

	)

311 
	#iun_l
(
c
,
l

	`__iun_l
 ((c), (l))

	)

312 
	#isa_l
(
c
,
l

	`__isa_l
 ((c), (l))

	)

313 
	#isu_l
(
c
,
l

	`__isu_l
 ((c), (l))

	)

314 
	#isxdig_l
(
c
,
l

	`__isxdig_l
 ((c), (l))

	)

316 
	#isbnk_l
(
c
,
l

	`__isbnk_l
 ((c), (l))

	)

318 #ifde
__USE_MISC


319 
	#iscii_l
(
c
,
l

	`__iscii_l
 ((c), (l))

	)

320 
	#tscii_l
(
c
,
l

	`__tscii_l
 ((c), (l))

	)

327 
__END_DECLS


	@/usr/include/math.h

23 #idef 
_MATH_H


24 
	#_MATH_H
 1

	)

26 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

27 
	~<bs/libc-hd-t.h
>

29 #i
defed
 
log
 && defed 
__GNUC__


30 #wng 
A
 
mao
 
ed
 
log
 
was
 
ady
 
defed
 
wh
 <
mh
.
h
> wa
uded
.

31 #wng 
This
 
wl
 
u
 
compi
 
obms
.

34 
	g__BEGIN_DECLS


37 
	~<bs/tys.h
>

40 
	~<bs/mh-ve.h
>

43 
	~<bs/ߊ.h
>

47 #i
__GNUC_PREREQ
 (3, 3)

48 
	#HUGE_VAL
 (
	`__but_huge_v
 ())

	)

55 
	#HUGE_VAL
 1e10000

	)

57 #ifde
__USE_ISOC99


58 #i
__GNUC_PREREQ
 (3, 3)

59 
	#HUGE_VALF
 (
	`__but_huge_vf
 ())

	)

60 
	#HUGE_VALL
 (
	`__but_huge_vl
 ())

	)

62 
	#HUGE_VALF
 1e10000f

	)

63 
	#HUGE_VALL
 1e10000L

	)

66 #i
__HAVE_FLOAT16
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

67 
	#HUGE_VAL_F16
 (
	`__but_huge_vf16
 ())

	)

69 #i
__HAVE_FLOAT32
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

70 
	#HUGE_VAL_F32
 (
	`__but_huge_vf32
 ())

	)

72 #i
__HAVE_FLOAT64
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

73 
	#HUGE_VAL_F64
 (
	`__but_huge_vf64
 ())

	)

75 #i
__HAVE_FLOAT128
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

76 
	#HUGE_VAL_F128
 (
	`__but_huge_vf128
 ())

	)

78 #i
__HAVE_FLOAT32X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

79 
	#HUGE_VAL_F32X
 (
	`__but_huge_vf32x
 ())

	)

81 #i
__HAVE_FLOAT64X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

82 
	#HUGE_VAL_F64X
 (
	`__but_huge_vf64x
 ())

	)

84 #i
__HAVE_FLOAT128X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

85 
	#HUGE_VAL_F128X
 (
	`__but_huge_vf128x
 ())

	)

88 #ifde
__USE_ISOC99


90 #i
__GNUC_PREREQ
 (3, 3)

91 
	#INFINITY
 (
	`__but_ff
 ())

	)

93 
	#INFINITY
 
HUGE_VALF


	)

97 #i
__GNUC_PREREQ
 (3, 3)

98 
	#NAN
 (
	`__but_nf
 (""))

	)

103 
	#NAN
 (0.0/ 0.0f)

	)

107 #i
__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

109 #i
__GNUC_PREREQ
 (3, 3)

110 
	#SNANF
 (
	`__but_nsf
 (""))

	)

111 
	#SNAN
 (
	`__but_ns
 (""))

	)

112 
	#SNANL
 (
	`__but_n
 (""))

	)

115 #i
__HAVE_FLOAT16
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

116 
	#SNANF16
 (
	`__but_nsf16
 (""))

	)

118 #i
__HAVE_FLOAT32
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

119 
	#SNANF32
 (
	`__but_nsf32
 (""))

	)

121 #i
__HAVE_FLOAT64
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

122 
	#SNANF64
 (
	`__but_nsf64
 (""))

	)

124 #i
__HAVE_FLOAT128
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

125 
	#SNANF128
 (
	`__but_nsf128
 (""))

	)

127 #i
__HAVE_FLOAT32X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

128 
	#SNANF32X
 (
	`__but_nsf32x
 (""))

	)

130 #i
__HAVE_FLOAT64X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

131 
	#SNANF64X
 (
	`__but_nsf64x
 (""))

	)

133 #i
__HAVE_FLOAT128X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

134 
	#SNANF128X
 (
	`__but_nsf128x
 (""))

	)

138 
	~<bs/t-ev-mhod.h
>

140 #ifde
__USE_ISOC99


148 #i
__GLIBC_FLT_EVAL_METHOD
 == 0 || __GLIBC_FLT_EVAL_METHOD == 16

149 
	tt_t
;

150 
	tdoub_t
;

151 #i
__GLIBC_FLT_EVAL_METHOD
 == 1

152 
	tt_t
;

153 
	tdoub_t
;

154 #i
__GLIBC_FLT_EVAL_METHOD
 == 2

155 
	tt_t
;

156 
	tdoub_t
;

157 #i
__GLIBC_FLT_EVAL_METHOD
 == 32

158 
_Flt32
 
	tt_t
;

159 
	tdoub_t
;

160 #i
__GLIBC_FLT_EVAL_METHOD
 == 33

161 
_Flt32x
 
	tt_t
;

162 
_Flt32x
 
	tdoub_t
;

163 #i
__GLIBC_FLT_EVAL_METHOD
 == 64

164 
_Flt64
 
	tt_t
;

165 
_Flt64
 
	tdoub_t
;

166 #i
__GLIBC_FLT_EVAL_METHOD
 == 65

167 
_Flt64x
 
	tt_t
;

168 
_Flt64x
 
	tdoub_t
;

169 #i
__GLIBC_FLT_EVAL_METHOD
 == 128

170 
_Flt128
 
	tt_t
;

171 
_Flt128
 
	tdoub_t
;

172 #i
__GLIBC_FLT_EVAL_METHOD
 == 129

173 
_Flt128x
 
	tt_t
;

174 
_Flt128x
 
	tdoub_t
;

190 
	~<bs/-logb.h
>

191 #ifde
__USE_ISOC99


192 #i
__FP_LOGB0_IS_MIN


193 
	#FP_ILOGB0
 (-2147483647 - 1)

	)

195 
	#FP_ILOGB0
 (-2147483647)

	)

197 #i
__FP_LOGBNAN_IS_MIN


198 
	#FP_ILOGBNAN
 (-2147483647 - 1)

	)

200 
	#FP_ILOGBNAN
 2147483647

	)

203 #i
__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

204 #i
__WORDSIZE
 == 32

205 
	#__FP_LONG_MAX
 0x7fffffffL

	)

207 
	#__FP_LONG_MAX
 0x7fffffffffffffffL

	)

209 #i
__FP_LOGB0_IS_MIN


210 
	#FP_LLOGB0
 (-
__FP_LONG_MAX
 - 1)

	)

212 
	#FP_LLOGB0
 (-
__FP_LONG_MAX
)

	)

214 #i
__FP_LOGBNAN_IS_MIN


215 
	#FP_LLOGBNAN
 (-
__FP_LONG_MAX
 - 1)

	)

217 
	#FP_LLOGBNAN
 
__FP_LONG_MAX


	)

233 
	~<bs/-.h
>

235 #i
__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

239 
	mFP_INT_UPWARD
 =

240 
	#FP_INT_UPWARD
 0

	)

241 
FP_INT_UPWARD
,

242 
	mFP_INT_DOWNWARD
 =

243 
	#FP_INT_DOWNWARD
 1

	)

244 
FP_INT_DOWNWARD
,

245 
	mFP_INT_TOWARDZERO
 =

246 
	#FP_INT_TOWARDZERO
 2

	)

247 
FP_INT_TOWARDZERO
,

248 
	mFP_INT_TONEARESTFROMZERO
 =

249 
	#FP_INT_TONEARESTFROMZERO
 3

	)

250 
FP_INT_TONEARESTFROMZERO
,

251 
	mFP_INT_TONEAREST
 =

252 
	#FP_INT_TONEAREST
 4

	)

253 
FP_INT_TONEAREST
,

262 
	#__SIMD_DECL
(
funi

	`__CONCAT
 (
__DECL_SIMD_
, funi)

	)

264 
	#__MATHCALL_VEC
(
funi
, 
suffix
, 
gs
) \

265 
	`__SIMD_DECL
 (
	`__MATH_PRECNAME
 (
funi
, 
suffix
)) \

266 
	`__MATHCALL
 (
funi
, 
suffix
, 
gs
)

	)

268 
	#__MATHDECL_VEC
(
ty
, 
funi
,
suffix
, 
gs
) \

269 
	`__SIMD_DECL
 (
	`__MATH_PRECNAME
 (
funi
, 
suffix
)) \

270 
	`__MATHDECL
(
ty
, 
funi
,
suffix
, 
gs
)

	)

272 
	#__MATHCALL
(
funi
,
suffix
, 
gs
) \

273 
	`__MATHDECL
 (
_Mdoub_
,
funi
,
suffix
, 
gs
)

	)

274 
	#__MATHDECL
(
ty
, 
funi
,
suffix
, 
gs
) \

275 
	`__MATHDECL_1
(
ty
, 
funi
,
suffix
, 
gs
); \

276 
	`__MATHDECL_1
(
ty
, 
	`__CONCAT
(
__
,
funi
),
suffix
, 
gs
)

	)

277 
	#__MATHCALLX
(
funi
,
suffix
, 
gs
, 
ib
) \

278 
	`__MATHDECLX
 (
_Mdoub_
,
funi
,
suffix
, 
gs
, 
ib
)

	)

279 
	#__MATHDECLX
(
ty
, 
funi
,
suffix
, 
gs
, 
ib
) \

280 
	`__MATHDECL_1
(
ty
, 
funi
,
suffix
, 
gs

	`__ibu__
 (
ib
); \

281 
	`__MATHDECL_1
(
ty
, 
	`__CONCAT
(
__
,
funi
),
suffix
, 
gs

	`__ibu__
 (
ib
)

	)

282 
	#__MATHDECL_1
(
ty
, 
funi
,
suffix
, 
gs
) \

283 
ty
 
	`__MATH_PRECNAME
(
funi
,
suffix

gs
 
__THROW


	)

285 
	#_Mdoub_
 

	)

286 
	#__MATH_PRECNAME
(
me
,
r

	`__CONCAT
ame,r)

	)

287 
	#__MATH_DECLARING_DOUBLE
 1

	)

288 
	#__MATH_DECLARING_FLOATN
 0

	)

289 
	~<bs/mhs-hr-funis.h
>

290 
	~<bs/mhs.h
>

291 #unde
_Mdoub_


292 #unde
__MATH_PRECNAME


293 #unde
__MATH_DECLARING_DOUBLE


294 #unde
__MATH_DECLARING_FLOATN


296 #ifde
__USE_ISOC99


302 
	#_Mdoub_
 

	)

303 
	#__MATH_PRECNAME
(
me
,
r
me##
f
##
	)
r

304 
	#__MATH_DECLARING_DOUBLE
 0

	)

305 
	#__MATH_DECLARING_FLOATN
 0

	)

306 
	~<bs/mhs-hr-funis.h
>

307 
	~<bs/mhs.h
>

308 #unde
_Mdoub_


309 #unde
__MATH_PRECNAME


310 #unde
__MATH_DECLARING_DOUBLE


311 #unde
__MATH_DECLARING_FLOATN


313 #i!(
defed
 
__NO_LONG_DOUBLE_MATH
 && defed 
_LIBC
) \

314 || 
defed
 
__LDBL_COMPAT
 \

315 || 
defed
 
_LIBC_TEST


316 #ifde
__LDBL_COMPAT


318 #ifde
__USE_ISOC99


319 
	$__dbl_xowdf
 (
__x
, 
__y
)

320 
__THROW
 
	`__ibu__
 ((
__cڡ__
));

321 #ifde
__REDIRECT_NTH


322 
	`__REDIRECT_NTH
 (
xowdf
, (
__x
, 
__y
),

323 
__dbl_xowdf
)

324 
	`__ibu__
 ((
__cڡ__
));

325 
	`__REDIRECT_NTH
 (
xowd
, (
__x
, 
__y
),

326 
x

	`__ibu__
 ((
__cڡ__
));

327 
	`__REDIRECT_NTH
 (
xowdl
,

328 (
__x
, 
__y
),

329 
x

	`__ibu__
 ((
__cڡ__
));

333 #unde
__MATHDECL_1


334 
	#__MATHDECL_2
(
ty
, 
funi
,
suffix
, 
gs
, 
s
) \

335 
ty
 
	`__REDIRECT_NTH
(
	`__MATH_PRECNAME
(
funi
,
suffix
), \

336 
gs
, 
s
)

	)

337 
	#__MATHDECL_1
(
ty
, 
funi
,
suffix
, 
gs
) \

338 
	`__MATHDECL_2
(
ty
, 
funi
,
suffix
, 
gs
, 
	`__CONCAT
(funi,suffix))

	)

344 
	#_Mdoub_
 

	)

345 
	#__MATH_PRECNAME
(
me
,
r
me##
l
##
	)
r

346 
	#__MATH_DECLARING_DOUBLE
 0

	)

347 
	#__MATH_DECLARING_FLOATN
 0

	)

348 
	#__MATH_DECLARE_LDOUBLE
 1

	)

349 
	~<bs/mhs-hr-funis.h
>

350 
	~<bs/mhs.h
>

351 #unde
_Mdoub_


352 #unde
__MATH_PRECNAME


353 #unde
__MATH_DECLARING_DOUBLE


354 #unde
__MATH_DECLARING_FLOATN


363 #i
__HAVE_DISTINCT_FLOAT16
 || (
__HAVE_FLOAT16
 && !
defed
 
_LIBC
)

364 
	#_Mdoub_
 
_Flt16


	)

365 
	#__MATH_PRECNAME
(
me
,
r
me##
f16
##
	)
r

366 
	#__MATH_DECLARING_DOUBLE
 0

	)

367 
	#__MATH_DECLARING_FLOATN
 1

	)

368 #i
__HAVE_DISTINCT_FLOAT16


369 
	~<bs/mhs-hr-funis.h
>

371 #i
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

372 
	~<bs/mhs.h
>

374 #unde
_Mdoub_


375 #unde
__MATH_PRECNAME


376 #unde
__MATH_DECLARING_DOUBLE


377 #unde
__MATH_DECLARING_FLOATN


380 #i
__HAVE_DISTINCT_FLOAT32
 || (
__HAVE_FLOAT32
 && !
defed
 
_LIBC
)

381 
	#_Mdoub_
 
_Flt32


	)

382 
	#__MATH_PRECNAME
(
me
,
r
me##
f32
##
	)
r

383 
	#__MATH_DECLARING_DOUBLE
 0

	)

384 
	#__MATH_DECLARING_FLOATN
 1

	)

385 #i
__HAVE_DISTINCT_FLOAT32


386 
	~<bs/mhs-hr-funis.h
>

388 #i
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

389 
	~<bs/mhs.h
>

391 #unde
_Mdoub_


392 #unde
__MATH_PRECNAME


393 #unde
__MATH_DECLARING_DOUBLE


394 #unde
__MATH_DECLARING_FLOATN


397 #i
__HAVE_DISTINCT_FLOAT64
 || (
__HAVE_FLOAT64
 && !
defed
 
_LIBC
)

398 
	#_Mdoub_
 
_Flt64


	)

399 
	#__MATH_PRECNAME
(
me
,
r
me##
f64
##
	)
r

400 
	#__MATH_DECLARING_DOUBLE
 0

	)

401 
	#__MATH_DECLARING_FLOATN
 1

	)

402 #i
__HAVE_DISTINCT_FLOAT64


403 
	~<bs/mhs-hr-funis.h
>

405 #i
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

406 
	~<bs/mhs.h
>

408 #unde
_Mdoub_


409 #unde
__MATH_PRECNAME


410 #unde
__MATH_DECLARING_DOUBLE


411 #unde
__MATH_DECLARING_FLOATN


414 #i
__HAVE_DISTINCT_FLOAT128
 || (
__HAVE_FLOAT128
 && !
defed
 
_LIBC
)

415 
	#_Mdoub_
 
_Flt128


	)

416 
	#__MATH_PRECNAME
(
me
,
r
me##
f128
##
	)
r

417 
	#__MATH_DECLARING_DOUBLE
 0

	)

418 
	#__MATH_DECLARING_FLOATN
 1

	)

419 #i
__HAVE_DISTINCT_FLOAT128


420 
	~<bs/mhs-hr-funis.h
>

422 #i
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

423 
	~<bs/mhs.h
>

425 #unde
_Mdoub_


426 #unde
__MATH_PRECNAME


427 #unde
__MATH_DECLARING_DOUBLE


428 #unde
__MATH_DECLARING_FLOATN


431 #i
__HAVE_DISTINCT_FLOAT32X
 || (
__HAVE_FLOAT32X
 && !
defed
 
_LIBC
)

432 
	#_Mdoub_
 
_Flt32x


	)

433 
	#__MATH_PRECNAME
(
me
,
r
me##
f32x
##
	)
r

434 
	#__MATH_DECLARING_DOUBLE
 0

	)

435 
	#__MATH_DECLARING_FLOATN
 1

	)

436 #i
__HAVE_DISTINCT_FLOAT32X


437 
	~<bs/mhs-hr-funis.h
>

439 #i
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

440 
	~<bs/mhs.h
>

442 #unde
_Mdoub_


443 #unde
__MATH_PRECNAME


444 #unde
__MATH_DECLARING_DOUBLE


445 #unde
__MATH_DECLARING_FLOATN


448 #i
__HAVE_DISTINCT_FLOAT64X
 || (
__HAVE_FLOAT64X
 && !
defed
 
_LIBC
)

449 
	#_Mdoub_
 
_Flt64x


	)

450 
	#__MATH_PRECNAME
(
me
,
r
me##
f64x
##
	)
r

451 
	#__MATH_DECLARING_DOUBLE
 0

	)

452 
	#__MATH_DECLARING_FLOATN
 1

	)

453 #i
__HAVE_DISTINCT_FLOAT64X


454 
	~<bs/mhs-hr-funis.h
>

456 #i
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

457 
	~<bs/mhs.h
>

459 #unde
_Mdoub_


460 #unde
__MATH_PRECNAME


461 #unde
__MATH_DECLARING_DOUBLE


462 #unde
__MATH_DECLARING_FLOATN


465 #i
__HAVE_DISTINCT_FLOAT128X
 || (
__HAVE_FLOAT128X
 && !
defed
 
_LIBC
)

466 
	#_Mdoub_
 
_Flt128x


	)

467 
	#__MATH_PRECNAME
(
me
,
r
me##
f128x
##
	)
r

468 
	#__MATH_DECLARING_DOUBLE
 0

	)

469 
	#__MATH_DECLARING_FLOATN
 1

	)

470 #i
__HAVE_DISTINCT_FLOAT128X


471 
	~<bs/mhs-hr-funis.h
>

473 #i
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

474 
	~<bs/mhs.h
>

476 #unde
_Mdoub_


477 #unde
__MATH_PRECNAME


478 #unde
__MATH_DECLARING_DOUBLE


479 #unde
__MATH_DECLARING_FLOATN


482 #unde
__MATHDECL_1


483 #unde
__MATHDECL


484 #unde
__MATHCALL


487 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN


489 
signgam
;

492 #i(
__HAVE_DISTINCT_FLOAT16
 \

493 || 
__HAVE_DISTINCT_FLOAT32
 \

494 || 
__HAVE_DISTINCT_FLOAT64
 \

495 || 
__HAVE_DISTINCT_FLOAT32X
 \

496 || 
__HAVE_DISTINCT_FLOAT64X
 \

497 || 
__HAVE_DISTINCT_FLOAT128X
)

510 #ifde
__NO_LONG_DOUBLE_MATH


511 #i
__HAVE_DISTINCT_FLOAT128


514 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

515 ( (
TG_ARG
= (? 
FUNC
 ## 
f
 
ARGS
 : FUNC ARGS)

	)

516 #i
__HAVE_DISTINCT_FLOAT128


517 #i
__HAVE_GENERIC_SELECTION


518 #i
__HAVE_FLOATN_NOT_TYPEDEF
 && 
__HAVE_FLOAT32


519 
	#__MATH_TG_F32
(
FUNC
, 
ARGS

_Flt32
: FUNC ## 
f
 ARGS,

	)

521 
	#__MATH_TG_F32
(
FUNC
, 
ARGS
)

	)

523 #i
__HAVE_FLOATN_NOT_TYPEDEF
 && 
__HAVE_FLOAT64X


524 #i
__HAVE_FLOAT64X_LONG_DOUBLE


525 
	#__MATH_TG_F64X
(
FUNC
, 
ARGS

_Flt64x
: FUNC ## 
l
 ARGS,

	)

527 
	#__MATH_TG_F64X
(
FUNC
, 
ARGS

_Flt64x
: FUNC ## 
f128
 ARGS,

	)

530 
	#__MATH_TG_F64X
(
FUNC
, 
ARGS
)

	)

532 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

533 
	`_Gic
 ((
TG_ARG
), \

534 : 
FUNC
 ## 
f
 
ARGS
, \

535 
	`__MATH_TG_F32
 (
FUNC
, 
ARGS
) \

536 : 
FUNC
 
ARGS
, \

537 : 
FUNC
 ## 
l
 
ARGS
, \

538 
	`__MATH_TG_F64X
 (
FUNC
, 
ARGS
) \

539 
_Flt128
: 
FUNC
 ## 
f128
 
ARGS
)

	)

541 #i
__HAVE_FLOATN_NOT_TYPEDEF


544 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

545 
__but_choo_ex
 \

546 (
	`__but_tys_comtib_p
 (
	`__tyof
 (
TG_ARG
), ), \

547 
FUNC
 ## 
f
 
ARGS
, \

548 
__but_choo_ex
 \

549 (
	`__but_tys_comtib_p
 (
	`__tyof
 (
TG_ARG
), ), \

550 
FUNC
 
ARGS
, \

551 
__but_choo_ex
 \

552 (
	`__but_tys_comtib_p
 (
	`__tyof
 (
TG_ARG
), ), \

553 
FUNC
 ## 
l
 
ARGS
, \

554 
FUNC
 ## 
f128
 
ARGS
)))

	)

557 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

558 ( (
TG_ARG
) ==  () \

559 ? 
FUNC
 ## 
f
 
ARGS
 \

560 :  (
TG_ARG
) ==  () \

561 ? 
FUNC
 
ARGS
 \

562 : 
FUNC
 ## 
l
 
ARGS
)

	)

566 #ifde
__USE_ISOC99


571 
FP_NAN
 =

572 
	#FP_NAN
 0

	)

573 
FP_NAN
,

574 
FP_INFINITE
 =

575 
	#FP_INFINITE
 1

	)

576 
FP_INFINITE
,

577 
FP_ZERO
 =

578 
	#FP_ZERO
 2

	)

579 
FP_ZERO
,

580 
FP_SUBNORMAL
 =

581 
	#FP_SUBNORMAL
 3

	)

582 
FP_SUBNORMAL
,

583 
FP_NORMAL
 =

584 
	#FP_NORMAL
 4

	)

585 
FP_NORMAL


593 #i
	`__GNUC_PREREQ
 (4,4&& !
defed
 
__SUPPORT_SNAN__
 \

594 && (!
defed
 
__OPTIMIZE_SIZE__
 || defed 
__lulus
)

601 
	#assify
(
x

	`__but_assify
 (
FP_NAN
, 
FP_INFINITE
, \

602 
FP_NORMAL
, 
FP_SUBNORMAL
, 
FP_ZERO
, 
x
)

	)

604 
	#assify
(
x

	`__MATH_TG
 ((x), 
__assify
, (x))

	)

608 #i
	`__GNUC_PREREQ
 (6,0)

609 
	#signb
(
x

	`__but_signb
 (x)

	)

610 #i
defed
 
__lulus


618 
	#signb
(
x

	`__but_signbl
 (x)

	)

619 #i
	`__GNUC_PREREQ
 (4,0)

620 
	#signb
(
x

	`__MATH_TG
 ((x), 
__but_signb
, (x))

	)

622 
	#signb
(
x

	`__MATH_TG
 ((x), 
__signb
, (x))

	)

626 #i
	`__GNUC_PREREQ
 (4,4&& !
defed
 
__SUPPORT_SNAN__


627 
	#isfe
(
x

	`__but_isfe
 (x)

	)

629 
	#isfe
(
x

	`__MATH_TG
 ((x), 
__fe
, (x))

	)

633 #i
	`__GNUC_PREREQ
 (4,4&& !
defed
 
__SUPPORT_SNAN__


634 
	#im
(
x

	`__but_im
 (x)

	)

636 
	#im
(
x
(
	`assify
 (x=
FP_NORMAL
)

	)

641 #i
	`__GNUC_PREREQ
 (4,4&& !
defed
 
__SUPPORT_SNAN__


642 
	#i
(
x

	`__but_i
 (x)

	)

644 
	#i
(
x

	`__MATH_TG
 ((x), 
__i
, (x))

	)

648 #i
__HAVE_DISTINCT_FLOAT128
 && !
	`__GNUC_PREREQ
 (7,0) \

649 && !
defed
 
__SUPPORT_SNAN__
 && !defed 
__lulus


655 
	#isf
(
x
) \

656 (
	`__but_tys_comtib_p
 (
	`__tyof
 (
x
), 
_Flt128
) \

657 ? 
	`__isff128
 (
x
: 
	`__but_isf_sign
 (x))

	)

658 #i
	`__GNUC_PREREQ
 (4,4&& !
defed
 
__SUPPORT_SNAN__


659 
	#isf
(
x

	`__but_isf_sign
 (x)

	)

661 
	#isf
(
x

	`__MATH_TG
 ((x), 
__isf
, (x))

	)

665 
	#MATH_ERRNO
 1

	)

666 
	#MATH_ERREXCEPT
 2

	)

673 #ifde
__FAST_MATH__


674 
	#mh_rhdlg
 0

	)

675 #i
defed
 
__NO_MATH_ERRNO__


676 
	#mh_rhdlg
 (
MATH_ERREXCEPT
)

	)

678 
	#mh_rhdlg
 (
MATH_ERRNO
 | 
MATH_ERREXCEPT
)

	)

683 #i
	`__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

684 
	~<bs/isnil.h
>

687 #ide
__lulus


688 
	#issiglg
(
x

	`__MATH_TG
 ((x), 
__issiglg
, (x))

	)

697 
le
 
	`issiglg
 (
__v
{  
	`__issiglgf
 (__val); }

698 
le
 
	`issiglg
 (
__v
{  
	`__issiglg
 (__val); }

699 
le
 

700 
	`issiglg
 (
__v
)

702 #ifde
__NO_LONG_DOUBLE_MATH


703  
	`__issiglg
 (
__v
);

705  
	`__issiglgl
 (
__v
);

708 #i
__HAVE_DISTINCT_FLOAT128


709 
le
 
	`issiglg
 (
_Flt128
 
__v
{  
	`__issiglgf128
 (__val); }

711 
	}
}

715 
	#issubnm
(
x
(
	`assify
 (x=
FP_SUBNORMAL
)

	)

718 #ide
__lulus


719 #ifde
__SUPPORT_SNAN__


720 
	#iszo
(
x
(
	`assify
 (x=
FP_ZERO
)

	)

722 
	#iszo
(
x
(((
	`__tyof
 (x)(x)=0)

	)

726 #ifde
__SUPPORT_SNAN__


727 
le
 

728 
iszo
 (
__v
)

730  
__assifyf
 (
__v
=
FP_ZERO
;

732 
le
 

733 
iszo
 (
__v
)

735  
__assify
 (
__v
=
FP_ZERO
;

737 
le
 

738 
iszo
 (
__v
)

740 #ifde
__NO_LONG_DOUBLE_MATH


741  
__assify
 (
__v
=
FP_ZERO
;

743  
__assifyl
 (
__v
=
FP_ZERO
;

746 #i
__HAVE_DISTINCT_FLOAT128


747 
le
 

748 
iszo
 (
_Flt128
 
__v
)

750  
__assifyf128
 (
__v
=
FP_ZERO
;

754 
me
 <
ass
 
__T
> 
le
 
bo


755 
iszo
 (
__T
 
__v
)

757  
__v
 == 0;

764 #ifde
__USE_XOPEN


766 
	#MAXFLOAT
 3.40282347e+38F

	)

771 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN


772 
	#M_E
 2.7182818284590452354

	)

773 
	#M_LOG2E
 1.4426950408889634074

	)

774 
	#M_LOG10E
 0.43429448190325182765

	)

775 
	#M_LN2
 0.69314718055994530942

	)

776 
	#M_LN10
 2.30258509299404568402

	)

777 
	#M_PI
 3.14159265358979323846

	)

778 
	#M_PI_2
 1.57079632679489661923

	)

779 
	#M_PI_4
 0.78539816339744830962

	)

780 
	#M_1_PI
 0.31830988618379067154

	)

781 
	#M_2_PI
 0.63661977236758134308

	)

782 
	#M_2_SQRTPI
 1.12837916709551257390

	)

783 
	#M_SQRT2
 1.41421356237309504880

	)

784 
	#M_SQRT1_2
 0.70710678118654752440

	)

790 #ifde
__USE_GNU


791 
	#M_El
 2.718281828459045235360287471352662498L

	)

792 
	#M_LOG2El
 1.442695040888963407359924681001892137L

	)

793 
	#M_LOG10El
 0.434294481903251827651128918916605082L

	)

794 
	#M_LN2l
 0.693147180559945309417232121458176568L

	)

795 
	#M_LN10l
 2.302585092994045684017991454684364208L

	)

796 
	#M_PIl
 3.141592653589793238462643383279502884L

	)

797 
	#M_PI_2l
 1.570796326794896619231321691639751442L

	)

798 
	#M_PI_4l
 0.785398163397448309615660845819875721L

	)

799 
	#M_1_PIl
 0.318309886183790671537767526745028724L

	)

800 
	#M_2_PIl
 0.636619772367581343075535053490057448L

	)

801 
	#M_2_SQRTPIl
 1.128379167095512573896158903121545172L

	)

802 
	#M_SQRT2l
 1.414213562373095048801688724209698079L

	)

803 
	#M_SQRT1_2l
 0.707106781186547524400844362104849039L

	)

806 #i
__HAVE_FLOAT16
 && 
defed
 
__USE_GNU


807 
	#M_Ef16
 
	`__f16
 (2.718281828459045235360287471352662498

	)

808 
	#M_LOG2Ef16
 
	`__f16
 (1.442695040888963407359924681001892137

	)

809 
	#M_LOG10Ef16
 
	`__f16
 (0.434294481903251827651128918916605082

	)

810 
	#M_LN2f16
 
	`__f16
 (0.693147180559945309417232121458176568

	)

811 
	#M_LN10f16
 
	`__f16
 (2.302585092994045684017991454684364208

	)

812 
	#M_PIf16
 
	`__f16
 (3.141592653589793238462643383279502884

	)

813 
	#M_PI_2f16
 
	`__f16
 (1.570796326794896619231321691639751442

	)

814 
	#M_PI_4f16
 
	`__f16
 (0.785398163397448309615660845819875721

	)

815 
	#M_1_PIf16
 
	`__f16
 (0.318309886183790671537767526745028724

	)

816 
	#M_2_PIf16
 
	`__f16
 (0.636619772367581343075535053490057448

	)

817 
	#M_2_SQRTPIf16
 
	`__f16
 (1.128379167095512573896158903121545172

	)

818 
	#M_SQRT2f16
 
	`__f16
 (1.414213562373095048801688724209698079

	)

819 
	#M_SQRT1_2f16
 
	`__f16
 (0.707106781186547524400844362104849039

	)

822 #i
__HAVE_FLOAT32
 && 
defed
 
__USE_GNU


823 
	#M_Ef32
 
	`__f32
 (2.718281828459045235360287471352662498

	)

824 
	#M_LOG2Ef32
 
	`__f32
 (1.442695040888963407359924681001892137

	)

825 
	#M_LOG10Ef32
 
	`__f32
 (0.434294481903251827651128918916605082

	)

826 
	#M_LN2f32
 
	`__f32
 (0.693147180559945309417232121458176568

	)

827 
	#M_LN10f32
 
	`__f32
 (2.302585092994045684017991454684364208

	)

828 
	#M_PIf32
 
	`__f32
 (3.141592653589793238462643383279502884

	)

829 
	#M_PI_2f32
 
	`__f32
 (1.570796326794896619231321691639751442

	)

830 
	#M_PI_4f32
 
	`__f32
 (0.785398163397448309615660845819875721

	)

831 
	#M_1_PIf32
 
	`__f32
 (0.318309886183790671537767526745028724

	)

832 
	#M_2_PIf32
 
	`__f32
 (0.636619772367581343075535053490057448

	)

833 
	#M_2_SQRTPIf32
 
	`__f32
 (1.128379167095512573896158903121545172

	)

834 
	#M_SQRT2f32
 
	`__f32
 (1.414213562373095048801688724209698079

	)

835 
	#M_SQRT1_2f32
 
	`__f32
 (0.707106781186547524400844362104849039

	)

838 #i
__HAVE_FLOAT64
 && 
defed
 
__USE_GNU


839 
	#M_Ef64
 
	`__f64
 (2.718281828459045235360287471352662498

	)

840 
	#M_LOG2Ef64
 
	`__f64
 (1.442695040888963407359924681001892137

	)

841 
	#M_LOG10Ef64
 
	`__f64
 (0.434294481903251827651128918916605082

	)

842 
	#M_LN2f64
 
	`__f64
 (0.693147180559945309417232121458176568

	)

843 
	#M_LN10f64
 
	`__f64
 (2.302585092994045684017991454684364208

	)

844 
	#M_PIf64
 
	`__f64
 (3.141592653589793238462643383279502884

	)

845 
	#M_PI_2f64
 
	`__f64
 (1.570796326794896619231321691639751442

	)

846 
	#M_PI_4f64
 
	`__f64
 (0.785398163397448309615660845819875721

	)

847 
	#M_1_PIf64
 
	`__f64
 (0.318309886183790671537767526745028724

	)

848 
	#M_2_PIf64
 
	`__f64
 (0.636619772367581343075535053490057448

	)

849 
	#M_2_SQRTPIf64
 
	`__f64
 (1.128379167095512573896158903121545172

	)

850 
	#M_SQRT2f64
 
	`__f64
 (1.414213562373095048801688724209698079

	)

851 
	#M_SQRT1_2f64
 
	`__f64
 (0.707106781186547524400844362104849039

	)

854 #i
__HAVE_FLOAT128
 && 
defed
 
__USE_GNU


855 
	#M_Ef128
 
	`__f128
 (2.718281828459045235360287471352662498

	)

856 
	#M_LOG2Ef128
 
	`__f128
 (1.442695040888963407359924681001892137

	)

857 
	#M_LOG10Ef128
 
	`__f128
 (0.434294481903251827651128918916605082

	)

858 
	#M_LN2f128
 
	`__f128
 (0.693147180559945309417232121458176568

	)

859 
	#M_LN10f128
 
	`__f128
 (2.302585092994045684017991454684364208

	)

860 
	#M_PIf128
 
	`__f128
 (3.141592653589793238462643383279502884

	)

861 
	#M_PI_2f128
 
	`__f128
 (1.570796326794896619231321691639751442

	)

862 
	#M_PI_4f128
 
	`__f128
 (0.785398163397448309615660845819875721

	)

863 
	#M_1_PIf128
 
	`__f128
 (0.318309886183790671537767526745028724

	)

864 
	#M_2_PIf128
 
	`__f128
 (0.636619772367581343075535053490057448

	)

865 
	#M_2_SQRTPIf128
 
	`__f128
 (1.128379167095512573896158903121545172

	)

866 
	#M_SQRT2f128
 
	`__f128
 (1.414213562373095048801688724209698079

	)

867 
	#M_SQRT1_2f128
 
	`__f128
 (0.707106781186547524400844362104849039

	)

870 #i
__HAVE_FLOAT32X
 && 
defed
 
__USE_GNU


871 
	#M_Ef32x
 
	`__f32x
 (2.718281828459045235360287471352662498

	)

872 
	#M_LOG2Ef32x
 
	`__f32x
 (1.442695040888963407359924681001892137

	)

873 
	#M_LOG10Ef32x
 
	`__f32x
 (0.434294481903251827651128918916605082

	)

874 
	#M_LN2f32x
 
	`__f32x
 (0.693147180559945309417232121458176568

	)

875 
	#M_LN10f32x
 
	`__f32x
 (2.302585092994045684017991454684364208

	)

876 
	#M_PIf32x
 
	`__f32x
 (3.141592653589793238462643383279502884

	)

877 
	#M_PI_2f32x
 
	`__f32x
 (1.570796326794896619231321691639751442

	)

878 
	#M_PI_4f32x
 
	`__f32x
 (0.785398163397448309615660845819875721

	)

879 
	#M_1_PIf32x
 
	`__f32x
 (0.318309886183790671537767526745028724

	)

880 
	#M_2_PIf32x
 
	`__f32x
 (0.636619772367581343075535053490057448

	)

881 
	#M_2_SQRTPIf32x
 
	`__f32x
 (1.128379167095512573896158903121545172

	)

882 
	#M_SQRT2f32x
 
	`__f32x
 (1.414213562373095048801688724209698079

	)

883 
	#M_SQRT1_2f32x
 
	`__f32x
 (0.707106781186547524400844362104849039

	)

886 #i
__HAVE_FLOAT64X
 && 
defed
 
__USE_GNU


887 
	#M_Ef64x
 
	`__f64x
 (2.718281828459045235360287471352662498

	)

888 
	#M_LOG2Ef64x
 
	`__f64x
 (1.442695040888963407359924681001892137

	)

889 
	#M_LOG10Ef64x
 
	`__f64x
 (0.434294481903251827651128918916605082

	)

890 
	#M_LN2f64x
 
	`__f64x
 (0.693147180559945309417232121458176568

	)

891 
	#M_LN10f64x
 
	`__f64x
 (2.302585092994045684017991454684364208

	)

892 
	#M_PIf64x
 
	`__f64x
 (3.141592653589793238462643383279502884

	)

893 
	#M_PI_2f64x
 
	`__f64x
 (1.570796326794896619231321691639751442

	)

894 
	#M_PI_4f64x
 
	`__f64x
 (0.785398163397448309615660845819875721

	)

895 
	#M_1_PIf64x
 
	`__f64x
 (0.318309886183790671537767526745028724

	)

896 
	#M_2_PIf64x
 
	`__f64x
 (0.636619772367581343075535053490057448

	)

897 
	#M_2_SQRTPIf64x
 
	`__f64x
 (1.128379167095512573896158903121545172

	)

898 
	#M_SQRT2f64x
 
	`__f64x
 (1.414213562373095048801688724209698079

	)

899 
	#M_SQRT1_2f64x
 
	`__f64x
 (0.707106781186547524400844362104849039

	)

902 #i
__HAVE_FLOAT128X
 && 
defed
 
__USE_GNU


909 #i
defed
 
__STRICT_ANSI__
 && !defed 
__NO_MATH_INLINES


910 
	#__NO_MATH_INLINES
 1

	)

913 #ifde
__USE_ISOC99


914 #i
__GNUC_PREREQ
 (3, 1)

921 
	#isg
(
x
, 
y

	`__but_isg
(x, y)

	)

922 
	#isgequ
(
x
, 
y

	`__but_isgequ
(x, y)

	)

923 
	#iess
(
x
, 
y

	`__but_iess
(x, y)

	)

924 
	#iesqu
(
x
, 
y

	`__but_iesqu
(x, y)

	)

925 
	#iessg
(
x
, 
y

	`__but_iessg
(x, y)

	)

926 
	#isunded
(
x
, 
y

	`__but_isunded
(x, y)

	)

928 
	#isg
(
x
, 
y
) \

929 (
	`__exnsi__
 ({ 
	`__tyof__
 (
x

__x
 = (x); __tyof__ (
y

__y
 = (y); \

930 !
	`isunded
 (
__x
, 
__y
&& __x > __y; }))

	)

931 
	#isgequ
(
x
, 
y
) \

932 (
	`__exnsi__
 ({ 
	`__tyof__
 (
x

__x
 = (x); __tyof__ (
y

__y
 = (y); \

933 !
	`isunded
 (
__x
, 
__y
&& __x >__y; }))

	)

934 
	#iess
(
x
, 
y
) \

935 (
	`__exnsi__
 ({ 
	`__tyof__
 (
x

__x
 = (x); __tyof__ (
y

__y
 = (y); \

936 !
	`isunded
 (
__x
, 
__y
&& __x < __y; }))

	)

937 
	#iesqu
(
x
, 
y
) \

938 (
	`__exnsi__
 ({ 
	`__tyof__
 (
x

__x
 = (x); __tyof__ (
y

__y
 = (y); \

939 !
	`isunded
 (
__x
, 
__y
&& __x <__y; }))

	)

940 
	#iessg
(
x
, 
y
) \

941 (
	`__exnsi__
 ({ 
	`__tyof__
 (
x

__x
 = (x); __tyof__ (
y

__y
 = (y); \

942 !
	`isunded
 (
__x
, 
__y
&& __x !__y; }))

	)

944 
	#isunded
(
x
, 
y
) \

945 (
	`__exnsi__
 ({ 
	`__tyof__
 (
x

__u
 = (x); __tyof__ (
y

__v
 = (y); \

946 
__u
 !
__v
 && (__u !__u || __v !__v); }))

	)

951 #ifde
__USE_EXTERN_INLINES


952 
	~<bs/mhle.h
>

957 #i
defed
 
__FINITE_MATH_ONLY__
 && __FINITE_MATH_ONLY__ > 0

960 
	#_Mdoub_
 

	)

961 
	#__MATH_DECLARING_DOUBLE
 1

	)

962 
	#__MATH_DECLARING_FLOATN
 0

	)

963 
	#__REDIRFROM_X
(
funi
, 
t
) \

964 
funi
 ## 
t


	)

965 
	#__REDIRTO_X
(
funi
, 
t
) \

966 
__
 ## 
funi
 ## 
t
 ## 
_fe


	)

967 
	~<bs/mh-fe.h
>

968 #unde
_Mdoub_


969 #unde
__MATH_DECLARING_DOUBLE


970 #unde
__MATH_DECLARING_FLOATN


971 #unde
__REDIRFROM_X


972 #unde
__REDIRTO_X


976 #ifde
__USE_ISOC99


979 
	#_Mdoub_
 

	)

980 
	#__MATH_DECLARING_DOUBLE
 0

	)

981 
	#__MATH_DECLARING_FLOATN
 0

	)

982 
	#__REDIRFROM_X
(
funi
, 
t
) \

983 
funi
 ## 
f
 ## 
t


	)

984 
	#__REDIRTO_X
(
funi
, 
t
) \

985 
__
 ## 
funi
 ## 
f
 ## 
t
 ## 
_fe


	)

986 
	~<bs/mh-fe.h
>

987 #unde
_Mdoub_


988 #unde
__MATH_DECLARING_DOUBLE


989 #unde
__MATH_DECLARING_FLOATN


990 #unde
__REDIRFROM_X


991 #unde
__REDIRTO_X


994 #ifde
__MATH_DECLARE_LDOUBLE


995 
	#_Mdoub_
 

	)

996 
	#__MATH_DECLARING_DOUBLE
 0

	)

997 
	#__MATH_DECLARING_FLOATN
 0

	)

998 
	#__REDIRFROM_X
(
funi
, 
t
) \

999 
funi
 ## 
l
 ## 
t


	)

1000 #ifde
__NO_LONG_DOUBLE_MATH


1001 
	#__REDIRTO_X
(
funi
, 
t
) \

1002 
__
 ## 
funi
 ## 
t
 ## 
_fe


	)

1004 
	#__REDIRTO_X
(
funi
, 
t
) \

1005 
__
 ## 
funi
 ## 
l
 ## 
t
 ## 
_fe


	)

1007 
	~<bs/mh-fe.h
>

1008 #unde
_Mdoub_


1009 #unde
__MATH_DECLARING_DOUBLE


1010 #unde
__MATH_DECLARING_FLOATN


1011 #unde
__REDIRFROM_X


1012 #unde
__REDIRTO_X


1019 #i(
__HAVE_DISTINCT_FLOAT16
 || (
__HAVE_FLOAT16
 && !
defed
 
_LIBC
)) \

1020 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1021 
	#_Mdoub_
 
_Flt16


	)

1022 
	#__MATH_DECLARING_DOUBLE
 0

	)

1023 
	#__MATH_DECLARING_FLOATN
 1

	)

1024 
	#__REDIRFROM_X
(
funi
, 
t
) \

1025 
funi
 ## 
f16
 ## 
t


	)

1026 #i
__HAVE_DISTINCT_FLOAT16


1027 
	#__REDIRTO_X
(
funi
, 
t
) \

1028 
__
 ## 
funi
 ## 
f16
 ## 
t
 ## 
_fe


	)

1032 
	~<bs/mh-fe.h
>

1033 #unde
_Mdoub_


1034 #unde
__MATH_DECLARING_DOUBLE


1035 #unde
__MATH_DECLARING_FLOATN


1036 #unde
__REDIRFROM_X


1037 #unde
__REDIRTO_X


1040 #i(
__HAVE_DISTINCT_FLOAT32
 || (
__HAVE_FLOAT32
 && !
defed
 
_LIBC
)) \

1041 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1042 
	#_Mdoub_
 
_Flt32


	)

1043 
	#__MATH_DECLARING_DOUBLE
 0

	)

1044 
	#__MATH_DECLARING_FLOATN
 1

	)

1045 
	#__REDIRFROM_X
(
funi
, 
t
) \

1046 
funi
 ## 
f32
 ## 
t


	)

1047 #i
__HAVE_DISTINCT_FLOAT32


1048 
	#__REDIRTO_X
(
funi
, 
t
) \

1049 
__
 ## 
funi
 ## 
f32
 ## 
t
 ## 
_fe


	)

1051 
	#__REDIRTO_X
(
funi
, 
t
) \

1052 
__
 ## 
funi
 ## 
f
 ## 
t
 ## 
_fe


	)

1054 
	~<bs/mh-fe.h
>

1055 #unde
_Mdoub_


1056 #unde
__MATH_DECLARING_DOUBLE


1057 #unde
__MATH_DECLARING_FLOATN


1058 #unde
__REDIRFROM_X


1059 #unde
__REDIRTO_X


1062 #i(
__HAVE_DISTINCT_FLOAT64
 || (
__HAVE_FLOAT64
 && !
defed
 
_LIBC
)) \

1063 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1064 
	#_Mdoub_
 
_Flt64


	)

1065 
	#__MATH_DECLARING_DOUBLE
 0

	)

1066 
	#__MATH_DECLARING_FLOATN
 1

	)

1067 
	#__REDIRFROM_X
(
funi
, 
t
) \

1068 
funi
 ## 
f64
 ## 
t


	)

1069 #i
__HAVE_DISTINCT_FLOAT64


1070 
	#__REDIRTO_X
(
funi
, 
t
) \

1071 
__
 ## 
funi
 ## 
f64
 ## 
t
 ## 
_fe


	)

1073 
	#__REDIRTO_X
(
funi
, 
t
) \

1074 
__
 ## 
funi
 ## 
t
 ## 
_fe


	)

1076 
	~<bs/mh-fe.h
>

1077 #unde
_Mdoub_


1078 #unde
__MATH_DECLARING_DOUBLE


1079 #unde
__MATH_DECLARING_FLOATN


1080 #unde
__REDIRFROM_X


1081 #unde
__REDIRTO_X


1084 #i(
__HAVE_DISTINCT_FLOAT128
 || (
__HAVE_FLOAT128
 && !
defed
 
_LIBC
)) \

1085 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1086 
	#_Mdoub_
 
_Flt128


	)

1087 
	#__MATH_DECLARING_DOUBLE
 0

	)

1088 
	#__MATH_DECLARING_FLOATN
 1

	)

1089 
	#__REDIRFROM_X
(
funi
, 
t
) \

1090 
funi
 ## 
f128
 ## 
t


	)

1091 #i
__HAVE_DISTINCT_FLOAT128


1092 
	#__REDIRTO_X
(
funi
, 
t
) \

1093 
__
 ## 
funi
 ## 
f128
 ## 
t
 ## 
_fe


	)

1095 
	#__REDIRTO_X
(
funi
, 
t
) \

1096 
__
 ## 
funi
 ## 
l
 ## 
t
 ## 
_fe


	)

1098 
	~<bs/mh-fe.h
>

1099 #unde
_Mdoub_


1100 #unde
__MATH_DECLARING_DOUBLE


1101 #unde
__MATH_DECLARING_FLOATN


1102 #unde
__REDIRFROM_X


1103 #unde
__REDIRTO_X


1106 #i(
__HAVE_DISTINCT_FLOAT32X
 || (
__HAVE_FLOAT32X
 && !
defed
 
_LIBC
)) \

1107 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1108 
	#_Mdoub_
 
_Flt32x


	)

1109 
	#__MATH_DECLARING_DOUBLE
 0

	)

1110 
	#__MATH_DECLARING_FLOATN
 1

	)

1111 
	#__REDIRFROM_X
(
funi
, 
t
) \

1112 
funi
 ## 
f32x
 ## 
t


	)

1113 #i
__HAVE_DISTINCT_FLOAT32X


1114 
	#__REDIRTO_X
(
funi
, 
t
) \

1115 
__
 ## 
funi
 ## 
f32x
 ## 
t
 ## 
_fe


	)

1117 
	#__REDIRTO_X
(
funi
, 
t
) \

1118 
__
 ## 
funi
 ## 
t
 ## 
_fe


	)

1120 
	~<bs/mh-fe.h
>

1121 #unde
_Mdoub_


1122 #unde
__MATH_DECLARING_DOUBLE


1123 #unde
__MATH_DECLARING_FLOATN


1124 #unde
__REDIRFROM_X


1125 #unde
__REDIRTO_X


1128 #i(
__HAVE_DISTINCT_FLOAT64X
 || (
__HAVE_FLOAT64X
 && !
defed
 
_LIBC
)) \

1129 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1130 
	#_Mdoub_
 
_Flt64x


	)

1131 
	#__MATH_DECLARING_DOUBLE
 0

	)

1132 
	#__MATH_DECLARING_FLOATN
 1

	)

1133 
	#__REDIRFROM_X
(
funi
, 
t
) \

1134 
funi
 ## 
f64x
 ## 
t


	)

1135 #i
__HAVE_DISTINCT_FLOAT64X


1136 
	#__REDIRTO_X
(
funi
, 
t
) \

1137 
__
 ## 
funi
 ## 
f64x
 ## 
t
 ## 
_fe


	)

1138 #i
__HAVE_FLOAT64X_LONG_DOUBLE


1139 
	#__REDIRTO_X
(
funi
, 
t
) \

1140 
__
 ## 
funi
 ## 
l
 ## 
t
 ## 
_fe


	)

1142 
	#__REDIRTO_X
(
funi
, 
t
) \

1143 
__
 ## 
funi
 ## 
f128
 ## 
t
 ## 
_fe


	)

1145 
	~<bs/mh-fe.h
>

1146 #unde
_Mdoub_


1147 #unde
__MATH_DECLARING_DOUBLE


1148 #unde
__MATH_DECLARING_FLOATN


1149 #unde
__REDIRFROM_X


1150 #unde
__REDIRTO_X


1153 #i(
__HAVE_DISTINCT_FLOAT128X
 || (
__HAVE_FLOAT128X
 && !
defed
 
_LIBC
)) \

1154 && 
	$__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

1155 
	#_Mdoub_
 
_Flt128x


	)

1156 
	#__MATH_DECLARING_DOUBLE
 0

	)

1157 
	#__MATH_DECLARING_FLOATN
 1

	)

1158 
	#__REDIRFROM_X
(
funi
, 
t
) \

1159 
funi
 ## 
f128x
 ## 
t


	)

1160 #i
__HAVE_DISTINCT_FLOAT128X


1161 
	#__REDIRTO_X
(
funi
, 
t
) \

1162 
__
 ## 
funi
 ## 
f128x
 ## 
t
 ## 
_fe


	)

1166 
	~<bs/mh-fe.h
>

1167 #unde
_Mdoub_


1168 #unde
__MATH_DECLARING_DOUBLE


1169 #unde
__MATH_DECLARING_FLOATN


1170 #unde
__REDIRFROM_X


1171 #unde
__REDIRTO_X


1176 #i
	`__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

1179 #i
__FLT_EVAL_METHOD__
 == 2 || __FLT_EVAL_METHOD__ > 64

1180 
	#__MATH_EVAL_FMT2
(
x
, 
y
((x+ (y+ 0.0L)

	)

1181 #i
__FLT_EVAL_METHOD__
 == 1 || __FLT_EVAL_METHOD__ > 32

1182 
	#__MATH_EVAL_FMT2
(
x
, 
y
((x+ (y+ 0.0)

	)

1183 #i
__FLT_EVAL_METHOD__
 == 0 || __FLT_EVAL_METHOD__ == 32

1184 
	#__MATH_EVAL_FMT2
(
x
, 
y
((x+ (y+ 0.0f)

	)

1186 
	#__MATH_EVAL_FMT2
(
x
, 
y
((x+ (y))

	)

1191 #i!
defed
 
__lulus
 || (__lulu< 201103L && !defed 
__GNUC__
)

1192 
	#iqsig
(
x
, 
y
) \

1193 
	`__MATH_TG
 (
	`__MATH_EVAL_FMT2
 (
x
, 
y
), 
__iqsig
, ((x), (y)))

	)

1206 
me
<
tyme
> 
__iqsig_ty
;

1208 
me
<> 
__iqsig_ty
<>

1210 
	`__
 (
__x
, 
__y

	`throw
 ()

1212  
	`__iqsigf
 (
__x
, 
__y
);

1216 
me
<> 
__iqsig_ty
<>

1218 
	`__
 (
__x
, 
__y

	`throw
 ()

1220  
	`__iqsig
 (
__x
, 
__y
);

1224 
me
<> 
__iqsig_ty
<>

1226 
	`__
 (
__x
, 
__y

	`throw
 ()

1228 #ide
__NO_LONG_DOUBLE_MATH


1229  
	`__iqsigl
 (
__x
, 
__y
);

1231  
	`__iqsig
 (
__x
, 
__y
);

1236 #i
__HAVE_DISTINCT_FLOAT128


1237 
me
<> 
__iqsig_ty
<
_Flt128
>

1239 
	`__
 (
_Flt128
 
__x
, _Flt128 
__y

	`throw
 ()

1241  
	`__iqsigf128
 (
__x
, 
__y
);

1246 
me
<
tyme
 
_T1
,ym
_T2
>

1247 
le
 

1248 
	`iqsig
 (
_T1
 
__x
, 
_T2
 
__y

	`throw
 ()

1250 #i
__lulus
 >= 201103L

1251 
	`dety
 (
	t__MATH_EVAL_FMT2
 (
	t__x
, 
	t__y
)
	t_T3
;

1253 
	`__tyof
 (
	t__MATH_EVAL_FMT2
 (
	t__x
, 
	t__y
)
	t_T3
;

1255  
__iqsig_ty
<
_T3
>::
	`__
 (
__x
, 
__y
);

1258 
	}
}

1263 
__END_DECLS


	@/usr/include/printf.h

18 #idef 
_PRINTF_H


20 
	#_PRINTF_H
 1

	)

21 
	~<us.h
>

23 
	g__BEGIN_DECLS


25 
	~<bs/tys/FILE.h
>

27 
	#__ed_size_t


	)

28 
	#__ed_wch_t


	)

29 
	~<ddef.h
>

31 
	~<dg.h
>

34 
	stf_fo


36 
	mec
;

37 
	mwidth
;

38 
wch_t
 
	mec
;

39 
	mis_lg_doub
:1;

40 
	mis_sht
:1;

41 
	mis_lg
:1;

42 
	mt
:1;

43 
	ma
:1;

44 
	m
:1;

45 
	mshowsign
:1;

46 
	mgroup
:1;

47 
	mexa
:1;

48 
	mis_ch
:1;

49 
	mwide
:1;

50 
	mi18n
:1;

51 
	mis_by128
:1;

53 
	m__d
:3;

54 
	mur
;

55 
wch_t
 
	md
;

69 
	ttf_funi
 (
	tFILE
 *
	t__am
,

70 cڡ 
	ttf_fo
 *
	t__fo
,

71 cڡ *cڡ *
	t__gs
);

81 
	ttf_gfo_size_funi
 (cڡ 
	ttf_fo
 *
	t__fo
,

82 
	tsize_t
 
	t__n
, *
	t__gtys
,

83 *
	t__size
);

87 
	ttf_gfo_funi
 (cڡ 
	ttf_fo
 *
	t__fo
,

88 
	tsize_t
 
	t__n
, *
	t__gtys
);

92 
	ttf_va_g_funi
 (*
	t__mem
, 
	tva_li
 *
	t__
);

99 
	$gi_tf_ecifr
 (
__ec
, 
tf_funi
 
__func
,

100 
tf_gfo_size_funi
 
__gfo
)

101 
__THROW
;

108 
	$gi_tf_funi
 (
__ec
, 
tf_funi
 
__func
,

109 
tf_gfo_funi
 
__gfo
)

110 
__THROW
 
__ibu_dd__
;

117 
	$gi_tf_modifr
 (cڡ 
wch_t
 *
__r

__THROW
 
__wur
;

123 
	$gi_tf_ty
 (
tf_va_g_funi
 
__f

__THROW
 
__wur
;

137 
size_t
 
	$r_tf_fm
 (cڡ *
__ri
 
__fmt
, 
size_t
 
__n
,

138 *
__ri
 
__gtys

__THROW
;

149 
PA_INT
,

150 
PA_CHAR
,

151 
PA_WCHAR
,

152 
PA_STRING
,

153 
PA_WSTRING
,

154 
PA_POINTER
,

155 
PA_FLOAT
,

156 
PA_DOUBLE
,

157 
PA_LAST


161 
	#PA_FLAG_MASK
 0xff00

	)

162 
	#PA_FLAG_LONG_LONG
 (1 << 8)

	)

163 
	#PA_FLAG_LONG_DOUBLE
 
PA_FLAG_LONG_LONG


	)

164 
	#PA_FLAG_LONG
 (1 << 9)

	)

165 
	#PA_FLAG_SHORT
 (1 << 10)

	)

166 
	#PA_FLAG_PTR
 (1 << 11)

	)

176 
	$tf_size
 (
FILE
 *
__ri
 
__
,

177 cڡ 
tf_fo
 *
__fo
,

178 cڡ *cڡ *
__ri
 
__gs

__THROW
;

181 
	$tf_size_fo
 (cڡ 
tf_fo
 *
__ri


182 
__fo
, 
size_t
 
__n
, *
__ri
 
__gtys
)

183 
__THROW
;

185 #ifde
__LDBL_COMPAT


186 
	~<bs/tf-ldbl.h
>

189 
__END_DECLS


	@/usr/include/stdint.h

22 #ide
_STDINT_H


23 
	#_STDINT_H
 1

	)

25 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

26 
	~<bs/libc-hd-t.h
>

27 
	~<bs/tys.h
>

28 
	~<bs/wch.h
>

29 
	~<bs/wdsize.h
>

34 
	~<bs/dt-.h
>

37 
	~<bs/dt-u.h
>

43 sigd 
	tt_a8_t
;

44 
	tt_a16_t
;

45 
	tt_a32_t
;

46 #i
__WORDSIZE
 == 64

47 
	tt_a64_t
;

49 
__exnsi__


50 
	tt_a64_t
;

54 
	tut_a8_t
;

55 
	tut_a16_t
;

56 
	tut_a32_t
;

57 #i
__WORDSIZE
 == 64

58 
	tut_a64_t
;

60 
__exnsi__


61 
	tut_a64_t
;

68 sigd 
	tt_8_t
;

69 #i
__WORDSIZE
 == 64

70 
	tt_16_t
;

71 
	tt_32_t
;

72 
	tt_64_t
;

74 
	tt_16_t
;

75 
	tt_32_t
;

76 
__exnsi__


77 
	tt_64_t
;

81 
	tut_8_t
;

82 #i
__WORDSIZE
 == 64

83 
	tut_16_t
;

84 
	tut_32_t
;

85 
	tut_64_t
;

87 
	tut_16_t
;

88 
	tut_32_t
;

89 
__exnsi__


90 
	tut_64_t
;

95 #i
__WORDSIZE
 == 64

96 #ide
___t_defed


97 
	t_t
;

98 
	#___t_defed


	)

100 
	tu_t
;

102 #ide
___t_defed


103 
	t_t
;

104 
	#___t_defed


	)

106 
	tu_t
;

111 
__tmax_t
 
	ttmax_t
;

112 
__utmax_t
 
	tutmax_t
;

115 #i
__WORDSIZE
 == 64

116 
	#__INT64_C
(
c
## 
L


	)

117 
	#__UINT64_C
(
c
## 
UL


	)

119 
	#__INT64_C
(
c
## 
LL


	)

120 
	#__UINT64_C
(
c
## 
ULL


	)

126 
	#INT8_MIN
 (-128)

	)

127 
	#INT16_MIN
 (-32767-1)

	)

128 
	#INT32_MIN
 (-2147483647-1)

	)

129 
	#INT64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

131 
	#INT8_MAX
 (127)

	)

132 
	#INT16_MAX
 (32767)

	)

133 
	#INT32_MAX
 (2147483647)

	)

134 
	#INT64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

137 
	#UINT8_MAX
 (255)

	)

138 
	#UINT16_MAX
 (65535)

	)

139 
	#UINT32_MAX
 (4294967295U)

	)

140 
	#UINT64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

144 
	#INT_LEAST8_MIN
 (-128)

	)

145 
	#INT_LEAST16_MIN
 (-32767-1)

	)

146 
	#INT_LEAST32_MIN
 (-2147483647-1)

	)

147 
	#INT_LEAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

149 
	#INT_LEAST8_MAX
 (127)

	)

150 
	#INT_LEAST16_MAX
 (32767)

	)

151 
	#INT_LEAST32_MAX
 (2147483647)

	)

152 
	#INT_LEAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

155 
	#UINT_LEAST8_MAX
 (255)

	)

156 
	#UINT_LEAST16_MAX
 (65535)

	)

157 
	#UINT_LEAST32_MAX
 (4294967295U)

	)

158 
	#UINT_LEAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

162 
	#INT_FAST8_MIN
 (-128)

	)

163 #i
__WORDSIZE
 == 64

164 
	#INT_FAST16_MIN
 (-9223372036854775807L-1)

	)

165 
	#INT_FAST32_MIN
 (-9223372036854775807L-1)

	)

167 
	#INT_FAST16_MIN
 (-2147483647-1)

	)

168 
	#INT_FAST32_MIN
 (-2147483647-1)

	)

170 
	#INT_FAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

172 
	#INT_FAST8_MAX
 (127)

	)

173 #i
__WORDSIZE
 == 64

174 
	#INT_FAST16_MAX
 (9223372036854775807L)

	)

175 
	#INT_FAST32_MAX
 (9223372036854775807L)

	)

177 
	#INT_FAST16_MAX
 (2147483647)

	)

178 
	#INT_FAST32_MAX
 (2147483647)

	)

180 
	#INT_FAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

183 
	#UINT_FAST8_MAX
 (255)

	)

184 #i
__WORDSIZE
 == 64

185 
	#UINT_FAST16_MAX
 (18446744073709551615UL)

	)

186 
	#UINT_FAST32_MAX
 (18446744073709551615UL)

	)

188 
	#UINT_FAST16_MAX
 (4294967295U)

	)

189 
	#UINT_FAST32_MAX
 (4294967295U)

	)

191 
	#UINT_FAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

195 #i
__WORDSIZE
 == 64

196 
	#INTPTR_MIN
 (-9223372036854775807L-1)

	)

197 
	#INTPTR_MAX
 (9223372036854775807L)

	)

198 
	#UINTPTR_MAX
 (18446744073709551615UL)

	)

200 
	#INTPTR_MIN
 (-2147483647-1)

	)

201 
	#INTPTR_MAX
 (2147483647)

	)

202 
	#UINTPTR_MAX
 (4294967295U)

	)

207 
	#INTMAX_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

209 
	#INTMAX_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

212 
	#UINTMAX_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

218 #i
__WORDSIZE
 == 64

219 
	#PTRDIFF_MIN
 (-9223372036854775807L-1)

	)

220 
	#PTRDIFF_MAX
 (9223372036854775807L)

	)

222 #i
__WORDSIZE32_PTRDIFF_LONG


223 
	#PTRDIFF_MIN
 (-2147483647L-1)

	)

224 
	#PTRDIFF_MAX
 (2147483647L)

	)

226 
	#PTRDIFF_MIN
 (-2147483647-1)

	)

227 
	#PTRDIFF_MAX
 (2147483647)

	)

232 
	#SIG_ATOMIC_MIN
 (-2147483647-1)

	)

233 
	#SIG_ATOMIC_MAX
 (2147483647)

	)

236 #i
__WORDSIZE
 == 64

237 
	#SIZE_MAX
 (18446744073709551615UL)

	)

239 #i
__WORDSIZE32_SIZE_ULONG


240 
	#SIZE_MAX
 (4294967295UL)

	)

242 
	#SIZE_MAX
 (4294967295U)

	)

247 #ide
WCHAR_MIN


249 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

250 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

254 
	#WINT_MIN
 (0u)

	)

255 
	#WINT_MAX
 (4294967295u)

	)

258 
	#INT8_C
(
c

	)
c

259 
	#INT16_C
(
c

	)
c

260 
	#INT32_C
(
c

	)
c

261 #i
__WORDSIZE
 == 64

262 
	#INT64_C
(
c
## 
L


	)

264 
	#INT64_C
(
c
## 
LL


	)

268 
	#UINT8_C
(
c

	)
c

269 
	#UINT16_C
(
c

	)
c

270 
	#UINT32_C
(
c
## 
U


	)

271 #i
__WORDSIZE
 == 64

272 
	#UINT64_C
(
c
## 
UL


	)

274 
	#UINT64_C
(
c
## 
ULL


	)

278 #i
__WORDSIZE
 == 64

279 
	#INTMAX_C
(
c
## 
L


	)

280 
	#UINTMAX_C
(
c
## 
UL


	)

282 
	#INTMAX_C
(
c
## 
LL


	)

283 
	#UINTMAX_C
(
c
## 
ULL


	)

286 #i
__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

288 
	#INT8_WIDTH
 8

	)

289 
	#UINT8_WIDTH
 8

	)

290 
	#INT16_WIDTH
 16

	)

291 
	#UINT16_WIDTH
 16

	)

292 
	#INT32_WIDTH
 32

	)

293 
	#UINT32_WIDTH
 32

	)

294 
	#INT64_WIDTH
 64

	)

295 
	#UINT64_WIDTH
 64

	)

297 
	#INT_LEAST8_WIDTH
 8

	)

298 
	#UINT_LEAST8_WIDTH
 8

	)

299 
	#INT_LEAST16_WIDTH
 16

	)

300 
	#UINT_LEAST16_WIDTH
 16

	)

301 
	#INT_LEAST32_WIDTH
 32

	)

302 
	#UINT_LEAST32_WIDTH
 32

	)

303 
	#INT_LEAST64_WIDTH
 64

	)

304 
	#UINT_LEAST64_WIDTH
 64

	)

306 
	#INT_FAST8_WIDTH
 8

	)

307 
	#UINT_FAST8_WIDTH
 8

	)

308 
	#INT_FAST16_WIDTH
 
__WORDSIZE


	)

309 
	#UINT_FAST16_WIDTH
 
__WORDSIZE


	)

310 
	#INT_FAST32_WIDTH
 
__WORDSIZE


	)

311 
	#UINT_FAST32_WIDTH
 
__WORDSIZE


	)

312 
	#INT_FAST64_WIDTH
 64

	)

313 
	#UINT_FAST64_WIDTH
 64

	)

315 
	#INTPTR_WIDTH
 
__WORDSIZE


	)

316 
	#UINTPTR_WIDTH
 
__WORDSIZE


	)

318 
	#INTMAX_WIDTH
 64

	)

319 
	#UINTMAX_WIDTH
 64

	)

321 
	#PTRDIFF_WIDTH
 
__WORDSIZE


	)

322 
	#SIG_ATOMIC_WIDTH
 32

	)

323 
	#SIZE_WIDTH
 
__WORDSIZE


	)

324 
	#WCHAR_WIDTH
 32

	)

325 
	#WINT_WIDTH
 32

	)

	@/usr/include/stdio.h

23 #ide
_STDIO_H


24 
	#_STDIO_H
 1

	)

26 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

27 
	~<bs/libc-hd-t.h
>

29 
	g__BEGIN_DECLS


31 
	#__ed_size_t


	)

32 
	#__ed_NULL


	)

33 
	~<ddef.h
>

35 
	~<bs/tys.h
>

36 
	~<bs/tys/__FILE.h
>

37 
	~<bs/tys/FILE.h
>

39 
	#_STDIO_USES_IOSTREAM


	)

41 
	~<bs/libio.h
>

43 #i
defed
 
__USE_XOPEN
 || defed 
__USE_XOPEN2K8


44 #ifde
__GNUC__


45 #ide
_VA_LIST_DEFINED


46 
_G_va_li
 
	tva_li
;

47 
	#_VA_LIST_DEFINED


	)

50 
	~<dg.h
>

54 #i
defed
 
__USE_UNIX98
 || defed 
__USE_XOPEN2K


55 #ide
__off_t_defed


56 #ide
__USE_FILE_OFFSET64


57 
__off_t
 
	toff_t
;

59 
__off64_t
 
	toff_t
;

61 
	#__off_t_defed


	)

63 #i
defed
 
__USE_LARGEFILE64
 && !defed 
__off64_t_defed


64 
__off64_t
 
	toff64_t
;

65 
	#__off64_t_defed


	)

69 #ifde
__USE_XOPEN2K8


70 #ide
__ssize_t_defed


71 
__ssize_t
 
	tssize_t
;

72 
	#__ssize_t_defed


	)

77 #ide
__USE_FILE_OFFSET64


78 
_G_os_t
 
	tos_t
;

80 
_G_os64_t
 
	tos_t
;

82 #ifde
__USE_LARGEFILE64


83 
_G_os64_t
 
	tos64_t
;

87 
	#_IOFBF
 0

	)

88 
	#_IOLBF
 1

	)

89 
	#_IONBF
 2

	)

93 #ide
BUFSIZ


94 
	#BUFSIZ
 
_IO_BUFSIZ


	)

100 #ide
EOF


101 
	#EOF
 (-1)

	)

107 
	#SEEK_SET
 0

	)

108 
	#SEEK_CUR
 1

	)

109 
	#SEEK_END
 2

	)

110 #ifde
__USE_GNU


111 
	#SEEK_DATA
 3

	)

112 
	#SEEK_HOLE
 4

	)

116 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN


118 
	#P_tmpd
 "/tmp"

	)

131 
	~<bs/dio_lim.h
>

135 
_IO_FILE
 *
d
;

136 
_IO_FILE
 *
dout
;

137 
_IO_FILE
 *
dr
;

139 
	#d
 
d


	)

140 
	#dout
 
dout


	)

141 
	#dr
 
dr


	)

144 
	$move
 (cڡ *
__fame

__THROW
;

146 
	$me
 (cڡ *
__d
, cڡ *
__w

__THROW
;

148 #ifde
__USE_ATFILE


150 
	$mt
 (
__dfd
, cڡ *
__d
, 
__wfd
,

151 cڡ *
__w

__THROW
;

158 #ide
__USE_FILE_OFFSET64


159 
FILE
 *
	$tmpfe
 (
__wur
;

161 #ifde
__REDIRECT


162 
FILE
 *
	`__REDIRECT
 (
tmpfe
, (), 
tmpfe64

__wur
;

164 
	#tmpfe
 
tmpfe64


	)

168 #ifde
__USE_LARGEFILE64


169 
FILE
 *
	$tmpfe64
 (
__wur
;

173 *
	$tmam
 (*
__s

__THROW
 
__wur
;

175 #ifde
__USE_MISC


178 *
	$tmam_r
 (*
__s

__THROW
 
__wur
;

182 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN


190 *
	$mam
 (cڡ *
__d
, cڡ *
__pfx
)

191 
__THROW
 
__ibu_mloc__
 
__wur
;

199 
	`fo
 (
FILE
 *
__am
);

204 
	`fush
 (
FILE
 *
__am
);

206 #ifde
__USE_MISC


213 
	`fush_uocked
 (
FILE
 *
__am
);

216 #ifde
__USE_GNU


223 
	`fol
 ();

227 #ide
__USE_FILE_OFFSET64


232 
FILE
 *
	$fݒ
 (cڡ *
__ri
 
__fame
,

233 cڡ *
__ri
 
__modes

__wur
;

238 
FILE
 *
	$eݒ
 (cڡ *
__ri
 
__fame
,

239 cڡ *
__ri
 
__modes
,

240 
FILE
 *
__ri
 
__am

__wur
;

242 #ifde
__REDIRECT


243 
FILE
 *
	`__REDIRECT
 (
fݒ
, (cڡ *
__ri
 
__fame
,

244 cڡ *
__ri
 
__modes
), 
fݒ64
)

245 
__wur
;

246 
FILE
 *
	`__REDIRECT
 (
eݒ
, (cڡ *
__ri
 
__fame
,

247 cڡ *
__ri
 
__modes
,

248 
FILE
 *
__ri
 
__am
), 
eݒ64
)

249 
__wur
;

251 
	#fݒ
 
fݒ64


	)

252 
	#eݒ
 
eݒ64


	)

255 #ifde
__USE_LARGEFILE64


256 
FILE
 *
	$fݒ64
 (cڡ *
__ri
 
__fame
,

257 cڡ *
__ri
 
__modes

__wur
;

258 
FILE
 *
	$eݒ64
 (cڡ *
__ri
 
__fame
,

259 cڡ *
__ri
 
__modes
,

260 
FILE
 *
__ri
 
__am

__wur
;

263 #ifdef 
__USE_POSIX


265 
FILE
 *
	$fdݒ
 (
__fd
, cڡ *
__modes

__THROW
 
__wur
;

268 #ifdef 
__USE_GNU


271 
FILE
 *
	$fݒcook
 (*
__ri
 
__magic_cook
,

272 cڡ *
__ri
 
__modes
,

273 
_IO_cook_io_funis_t
 
__io_funcs

__THROW
 
__wur
;

276 #i
defed
 
__USE_XOPEN2K8
 || 
	`__GLIBC_USE
 (
LIB_EXT2
)

278 
FILE
 *
	$fmemݒ
 (*
__s
, 
size_t
 
__n
, cڡ *
__modes
)

279 
__THROW
 
__wur
;

284 
FILE
 *
	$ݒ_memam
 (**
__buoc
, 
size_t
 *
__sizoc

__THROW
 
__wur
;

290 
	$tbuf
 (
FILE
 *
__ri
 
__am
, *__ri 
__buf

__THROW
;

294 
	$tvbuf
 (
FILE
 *
__ri
 
__am
, *__ri 
__buf
,

295 
__modes
, 
size_t
 
__n

__THROW
;

297 #ifdef 
__USE_MISC


300 
	$tbufr
 (
FILE
 *
__ri
 
__am
, *__ri 
__buf
,

301 
size_t
 
__size

__THROW
;

304 
	$ebuf
 (
FILE
 *
__am

__THROW
;

312 
	`rtf
 (
FILE
 *
__ri
 
__am
,

313 cڡ *
__ri
 
__fm
, ...);

318 
	`tf
 (cڡ *
__ri
 
__fm
, ...);

320 
	$rtf
 (*
__ri
 
__s
,

321 cڡ *
__ri
 
__fm
, ...
__THROWNL
;

327 
	`vrtf
 (
FILE
 *
__ri
 
__s
, cڡ *__ri 
__fm
,

328 
_G_va_li
 
__g
);

333 
	`vtf
 (cڡ *
__ri
 
__fm
, 
_G_va_li
 
__g
);

335 
	$vrtf
 (*
__ri
 
__s
, cڡ *__ri 
__fm
,

336 
_G_va_li
 
__g

__THROWNL
;

338 #i
defed
 
__USE_ISOC99
 || defed 
__USE_UNIX98


340 
	$tf
 (*
__ri
 
__s
, 
size_t
 
__maxn
,

341 cڡ *
__ri
 
__fm
, ...)

342 
__THROWNL
 
	`__ibu__
 ((
	`__fm__
 (
__tf__
, 3, 4)));

344 
	$vtf
 (*
__ri
 
__s
, 
size_t
 
__maxn
,

345 cڡ *
__ri
 
__fm
, 
_G_va_li
 
__g
)

346 
__THROWNL
 
	`__ibu__
 ((
	`__fm__
 (
__tf__
, 3, 0)));

349 #i
	`__GLIBC_USE
 (
LIB_EXT2
)

352 
	$vartf
 (**
__ri
 
__r
, cڡ *__ri 
__f
,

353 
_G_va_li
 
__g
)

354 
__THROWNL
 
	`__ibu__
 ((
	$__fm__
 (
__tf__
, 2, 0))
__wur
;

355 
	$__artf
 (**
__ri
 
__r
,

356 cڡ *
__ri
 
__fmt
, ...)

357 
__THROWNL
 
	`__ibu__
 ((
	$__fm__
 (
__tf__
, 2, 3))
__wur
;

358 
	$artf
 (**
__ri
 
__r
,

359 cڡ *
__ri
 
__fmt
, ...)

360 
__THROWNL
 
	`__ibu__
 ((
	$__fm__
 (
__tf__
, 2, 3))
__wur
;

363 #ifde
__USE_XOPEN2K8


365 
	$vdtf
 (
__fd
, cڡ *
__ri
 
__fmt
,

366 
_G_va_li
 
__g
)

367 
	`__ibu__
 ((
	`__fm__
 (
__tf__
, 2, 0)));

368 
	$dtf
 (
__fd
, cڡ *
__ri
 
__fmt
, ...)

369 
	`__ibu__
 ((
	`__fm__
 (
__tf__
, 2, 3)));

377 
	$fsnf
 (
FILE
 *
__ri
 
__am
,

378 cڡ *
__ri
 
__fm
, ...
__wur
;

383 
	$snf
 (cڡ *
__ri
 
__fm
, ...
__wur
;

385 
	$ssnf
 (cڡ *
__ri
 
__s
,

386 cڡ *
__ri
 
__fm
, ...
__THROW
;

388 #i
defed
 
__USE_ISOC99
 && !defed 
__USE_GNU
 \

389 && (!
defed
 
__LDBL_COMPAT
 || !defed 
__REDIRECT
) \

390 && (
defed
 
__STRICT_ANSI__
 || defed 
__USE_XOPEN2K
)

391 #ifde
__REDIRECT


395 
	`__REDIRECT
 (
fsnf
, (
FILE
 *
__ri
 
__am
,

396 cڡ *
__ri
 
__fm
, ...),

397 
__isoc99_fsnf

__wur
;

398 
	`__REDIRECT
 (
snf
, (cڡ *
__ri
 
__fm
, ...),

399 
__isoc99_snf

__wur
;

400 
	`__REDIRECT_NTH
 (
ssnf
, (cڡ *
__ri
 
__s
,

401 cڡ *
__ri
 
__fm
, ...),

402 
__isoc99_ssnf
);

404 
	$__isoc99_fsnf
 (
FILE
 *
__ri
 
__am
,

405 cڡ *
__ri
 
__fm
, ...
__wur
;

406 
	$__isoc99_snf
 (cڡ *
__ri
 
__fm
, ...
__wur
;

407 
	$__isoc99_ssnf
 (cڡ *
__ri
 
__s
,

408 cڡ *
__ri
 
__fm
, ...
__THROW
;

409 
	#fsnf
 
__isoc99_fsnf


	)

410 
	#snf
 
__isoc99_snf


	)

411 
	#ssnf
 
__isoc99_ssnf


	)

415 #ifdef 
__USE_ISOC99


420 
	$vfsnf
 (
FILE
 *
__ri
 
__s
, cڡ *__ri 
__fm
,

421 
_G_va_li
 
__g
)

422 
	`__ibu__
 ((
	$__fm__
 (
__snf__
, 2, 0))
__wur
;

428 
	$vsnf
 (cڡ *
__ri
 
__fm
, 
_G_va_li
 
__g
)

429 
	`__ibu__
 ((
	$__fm__
 (
__snf__
, 1, 0))
__wur
;

432 
	$vssnf
 (cڡ *
__ri
 
__s
,

433 cڡ *
__ri
 
__fm
, 
_G_va_li
 
__g
)

434 
__THROW
 
	`__ibu__
 ((
	`__fm__
 (
__snf__
, 2, 0)));

436 #i!
defed
 
__USE_GNU
 \

437 && (!
defed
 
__LDBL_COMPAT
 || !defed 
__REDIRECT
) \

438 && (
defed
 
__STRICT_ANSI__
 || defed 
__USE_XOPEN2K
)

439 #ifde
__REDIRECT


443 
	`__REDIRECT
 (
vfsnf
,

444 (
FILE
 *
__ri
 
__s
,

445 cڡ *
__ri
 
__fm
, 
_G_va_li
 
__g
),

446 
__isoc99_vfsnf
)

447 
	`__ibu__
 ((
	$__fm__
 (
__snf__
, 2, 0))
__wur
;

448 
	`__REDIRECT
 (
vsnf
, (cڡ *
__ri
 
__fm
,

449 
_G_va_li
 
__g
), 
__isoc99_vsnf
)

450 
	`__ibu__
 ((
	$__fm__
 (
__snf__
, 1, 0))
__wur
;

451 
	`__REDIRECT_NTH
 (
vssnf
,

452 (cڡ *
__ri
 
__s
,

453 cڡ *
__ri
 
__fm
,

454 
_G_va_li
 
__g
), 
__isoc99_vssnf
)

455 
	`__ibu__
 ((
	`__fm__
 (
__snf__
, 2, 0)));

457 
	$__isoc99_vfsnf
 (
FILE
 *
__ri
 
__s
,

458 cڡ *
__ri
 
__fm
,

459 
_G_va_li
 
__g

__wur
;

460 
	$__isoc99_vsnf
 (cڡ *
__ri
 
__fm
,

461 
_G_va_li
 
__g

__wur
;

462 
	$__isoc99_vssnf
 (cڡ *
__ri
 
__s
,

463 cڡ *
__ri
 
__fm
,

464 
_G_va_li
 
__g

__THROW
;

465 
	#vfsnf
 
__isoc99_vfsnf


	)

466 
	#vsnf
 
__isoc99_vsnf


	)

467 
	#vssnf
 
__isoc99_vssnf


	)

477 
	`fgc
 (
FILE
 *
__am
);

478 
	`gc
 (
FILE
 *
__am
);

484 
	`gch
 ();

488 
	#gc
(
_

	`_IO_gc
 (_)

	)

490 #ifde
__USE_POSIX199506


495 
	`gc_uocked
 (
FILE
 *
__am
);

496 
	`gch_uocked
 ();

499 #ifde
__USE_MISC


506 
	`fgc_uocked
 (
FILE
 *
__am
);

517 
	`utc
 (
__c
, 
FILE
 *
__am
);

518 
	`putc
 (
__c
, 
FILE
 *
__am
);

524 
	`putch
 (
__c
);

528 
	#putc
(
_ch
, 
_

	`_IO_putc
 (_ch, _)

	)

530 #ifde
__USE_MISC


537 
	`utc_uocked
 (
__c
, 
FILE
 *
__am
);

540 #ifde
__USE_POSIX199506


545 
	`putc_uocked
 (
__c
, 
FILE
 *
__am
);

546 
	`putch_uocked
 (
__c
);

550 #i
defed
 
__USE_MISC
 \

551 || (
defed
 
__USE_XOPEN
 && !defed 
__USE_XOPEN2K
)

553 
	`gw
 (
FILE
 *
__am
);

556 
	`putw
 (
__w
, 
FILE
 *
__am
);

564 *
	$fgs
 (*
__ri
 
__s
, 
__n
, 
FILE
 *__ri 
__am
)

565 
__wur
;

567 #i
	`__GLIBC_USE
 (
DEPRECATED_GETS
)

577 *
	$gs
 (*
__s

__wur
 
__ibu_dd__
;

580 #ifde
__USE_GNU


587 *
	$fgs_uocked
 (*
__ri
 
__s
, 
__n
,

588 
FILE
 *
__ri
 
__am

__wur
;

592 #i
defed
 
__USE_XOPEN2K8
 || 
	`__GLIBC_USE
 (
LIB_EXT2
)

603 
_IO_ssize_t
 
	$__gdim
 (**
__ri
 
__l
,

604 
size_t
 *
__ri
 
__n
, 
__dim
,

605 
FILE
 *
__ri
 
__am

__wur
;

606 
_IO_ssize_t
 
	$gdim
 (**
__ri
 
__l
,

607 
size_t
 *
__ri
 
__n
, 
__dim
,

608 
FILE
 *
__ri
 
__am

__wur
;

616 
_IO_ssize_t
 
	$gle
 (**
__ri
 
__l
,

617 
size_t
 *
__ri
 
__n
,

618 
FILE
 *
__ri
 
__am

__wur
;

626 
	`uts
 (cڡ *
__ri
 
__s
, 
FILE
 *__ri 
__am
);

632 
	`puts
 (cڡ *
__s
);

639 
	`ungc
 (
__c
, 
FILE
 *
__am
);

646 
size_t
 
	$d
 (*
__ri
 
__r
, 
size_t
 
__size
,

647 
size_t
 
__n
, 
FILE
 *
__ri
 
__am

__wur
;

652 
size_t
 
	`fwre
 (cڡ *
__ri
 
__r
, size_
__size
,

653 
size_t
 
__n
, 
FILE
 *
__ri
 
__s
);

655 #ifde
__USE_GNU


662 
	`uts_uocked
 (cڡ *
__ri
 
__s
,

663 
FILE
 *
__ri
 
__am
);

666 #ifde
__USE_MISC


673 
size_t
 
	$d_uocked
 (*
__ri
 
__r
, 
size_t
 
__size
,

674 
size_t
 
__n
, 
FILE
 *
__ri
 
__am

__wur
;

675 
size_t
 
	`fwre_uocked
 (cڡ *
__ri
 
__r
, size_
__size
,

676 
size_t
 
__n
, 
FILE
 *
__ri
 
__am
);

684 
	`fek
 (
FILE
 *
__am
, 
__off
, 
__wh
);

689 
	$l
 (
FILE
 *
__am

__wur
;

694 
	`wd
 (
FILE
 *
__am
);

701 #i
defed
 
__USE_LARGEFILE
 || defed 
__USE_XOPEN2K


702 #ide
__USE_FILE_OFFSET64


707 
	`feko
 (
FILE
 *
__am
, 
__off_t
 
__off
, 
__wh
);

712 
__off_t
 
	$lo
 (
FILE
 *
__am

__wur
;

714 #ifde
__REDIRECT


715 
	`__REDIRECT
 (
feko
,

716 (
FILE
 *
__am
, 
__off64_t
 
__off
, 
__wh
),

717 
feko64
);

718 
__off64_t
 
	`__REDIRECT
 (
lo
, (
FILE
 *
__am
), 
lo64
);

720 
	#feko
 
feko64


	)

721 
	#lo
 
lo64


	)

726 #ide
__USE_FILE_OFFSET64


731 
	`fgpos
 (
FILE
 *
__ri
 
__am
, 
os_t
 *__ri 
__pos
);

736 
	`fos
 (
FILE
 *
__am
, cڡ 
os_t
 *
__pos
);

738 #ifde
__REDIRECT


739 
	`__REDIRECT
 (
fgpos
, (
FILE
 *
__ri
 
__am
,

740 
os_t
 *
__ri
 
__pos
), 
fgpos64
);

741 
	`__REDIRECT
 (
fos
,

742 (
FILE
 *
__am
, cڡ 
os_t
 *
__pos
), 
fos64
);

744 
	#fgpos
 
fgpos64


	)

745 
	#fos
 
fos64


	)

749 #ifde
__USE_LARGEFILE64


750 
	`feko64
 (
FILE
 *
__am
, 
__off64_t
 
__off
, 
__wh
);

751 
__off64_t
 
	$lo64
 (
FILE
 *
__am

__wur
;

752 
	`fgpos64
 (
FILE
 *
__ri
 
__am
, 
os64_t
 *__ri 
__pos
);

753 
	`fos64
 (
FILE
 *
__am
, cڡ 
os64_t
 *
__pos
);

757 
	$
 (
FILE
 *
__am

__THROW
;

759 
	$of
 (
FILE
 *
__am

__THROW
 
__wur
;

761 
	$
 (
FILE
 *
__am

__THROW
 
__wur
;

763 #ifde
__USE_MISC


765 
	$_uocked
 (
FILE
 *
__am

__THROW
;

766 
	$of_uocked
 (
FILE
 *
__am

__THROW
 
__wur
;

767 
	$_uocked
 (
FILE
 *
__am

__THROW
 
__wur
;

775 
	`
 (cڡ *
__s
);

781 
	~<bs/sys_i.h
>

784 #ifdef 
__USE_POSIX


786 
	$fo
 (
FILE
 *
__am

__THROW
 
__wur
;

789 #ifde
__USE_MISC


791 
	$fo_uocked
 (
FILE
 *
__am

__THROW
 
__wur
;

795 #ifde
__USE_POSIX2


800 
FILE
 *
	$pݒ
 (cڡ *
__commd
, cڡ *
__modes

__wur
;

806 
	`po
 (
FILE
 *
__am
);

810 #ifdef 
__USE_POSIX


812 *
	$mid
 (*
__s

__THROW
;

816 #i(
defed
 
__USE_XOPEN
 && !defed 
__USE_XOPEN2K
|| defed 
__USE_GNU


818 *
	`curid
 (*
__s
);

822 #ifdef 
__USE_GNU


823 
oback
;

826 
	$oback_tf
 (
oback
 *
__ri
 
__oback
,

827 cڡ *
__ri
 
__fm
, ...)

828 
__THROWNL
 
	`__ibu__
 ((
	`__fm__
 (
__tf__
, 2, 3)));

829 
	$oback_vtf
 (
oback
 *
__ri
 
__oback
,

830 cڡ *
__ri
 
__fm
,

831 
_G_va_li
 
__gs
)

832 
__THROWNL
 
	`__ibu__
 ((
	`__fm__
 (
__tf__
, 2, 0)));

836 #ifde
__USE_POSIX199506


840 
	$ockfe
 (
FILE
 *
__am

__THROW
;

844 
	$rylockfe
 (
FILE
 *
__am

__THROW
 
__wur
;

847 
	$fuockfe
 (
FILE
 *
__am

__THROW
;

850 #i
defed
 
__USE_XOPEN
 && !defed 
__USE_XOPEN2K
 && !defed 
__USE_GNU


853 
	~<bs/gt_posix.h
>

858 #ifde
__USE_EXTERN_INLINES


859 
	~<bs/dio.h
>

861 #i
__USE_FORTIFY_LEVEL
 > 0 && 
defed
 
__ftify_funi


862 
	~<bs/dio2.h
>

864 #ifde
__LDBL_COMPAT


865 
	~<bs/dio-ldbl.h
>

868 
__END_DECLS


	@/usr/include/stdlib.h

22 #idef 
_STDLIB_H


24 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

25 
	~<bs/libc-hd-t.h
>

28 
	#__ed_size_t


	)

29 
	#__ed_wch_t


	)

30 
	#__ed_NULL


	)

31 
	~<ddef.h
>

33 
	g__BEGIN_DECLS


35 
	#_STDLIB_H
 1

	)

37 #i(
defed
 
__USE_XOPEN
 || defed 
__USE_XOPEN2K8
&& !defed 
_SYS_WAIT_H


39 
	~<bs/waags.h
>

40 
	~<bs/waus.h
>

43 
	#WEXITSTATUS
(
us

	`__WEXITSTATUS
 (us)

	)

44 
	#WTERMSIG
(
us

	`__WTERMSIG
 (us)

	)

45 
	#WSTOPSIG
(
us

	`__WSTOPSIG
 (us)

	)

46 
	#WIFEXITED
(
us

	`__WIFEXITED
 (us)

	)

47 
	#WIFSIGNALED
(
us

	`__WIFSIGNALED
 (us)

	)

48 
	#WIFSTOPPED
(
us

	`__WIFSTOPPED
 (us)

	)

49 #ifde
__WIFCONTINUED


50 
	#WIFCONTINUED
(
us

	`__WIFCONTINUED
 (us)

	)

55 
	~<bs/ߊ.h
>

60 
	mqu
;

61 
	mm
;

62 } 
	tdiv_t
;

65 #ide
__ldiv_t_defed


68 
	mqu
;

69 
	mm
;

70 } 
	tldiv_t
;

71 
	#__ldiv_t_defed
 1

	)

74 #i
defed
 
__USE_ISOC99
 && !defed 
__div_t_defed


76 
__exnsi__
 struct

78 
	mqu
;

79 
	mm
;

80 } 
	tdiv_t
;

81 
	#__div_t_defed
 1

	)

86 
	#RAND_MAX
 2147483647

	)

91 
	#EXIT_FAILURE
 1

	)

92 
	#EXIT_SUCCESS
 0

	)

96 
	#MB_CUR_MAX
 (
	`__y_g_mb_cur_max
 ())

	)

97 
size_t
 
	$__y_g_mb_cur_max
 (
__THROW
 
__wur
;

101 
	$of
 (cڡ *
__Ō
)

102 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1)
__wur
;

104 
	$oi
 (cڡ *
__Ō
)

105 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1)
__wur
;

107 
	$
 (cڡ *
__Ō
)

108 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1)
__wur
;

110 #ifde
__USE_ISOC99


112 
__exnsi__
 
	$l
 (cڡ *
__Ō
)

113 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1)
__wur
;

117 
	$od
 (cڡ *
__ri
 
__Ō
,

118 **
__ri
 
__dr
)

119 
__THROW
 
	`__nnu
 ((1));

121 #ifdef 
__USE_ISOC99


123 
	$of
 (cڡ *
__ri
 
__Ō
,

124 **
__ri
 
__dr

__THROW
 
	`__nnu
 ((1));

126 
	$d
 (cڡ *
__ri
 
__Ō
,

127 **
__ri
 
__dr
)

128 
__THROW
 
	`__nnu
 ((1));

133 #i
__HAVE_FLOAT16
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

134 
_Flt16
 
	$of16
 (cڡ *
__ri
 
__Ō
,

135 **
__ri
 
__dr
)

136 
__THROW
 
	`__nnu
 ((1));

139 #i
__HAVE_FLOAT32
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

140 
_Flt32
 
	$of32
 (cڡ *
__ri
 
__Ō
,

141 **
__ri
 
__dr
)

142 
__THROW
 
	`__nnu
 ((1));

145 #i
__HAVE_FLOAT64
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

146 
_Flt64
 
	$of64
 (cڡ *
__ri
 
__Ō
,

147 **
__ri
 
__dr
)

148 
__THROW
 
	`__nnu
 ((1));

151 #i
__HAVE_FLOAT128
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

152 
_Flt128
 
	$of128
 (cڡ *
__ri
 
__Ō
,

153 **
__ri
 
__dr
)

154 
__THROW
 
	`__nnu
 ((1));

157 #i
__HAVE_FLOAT32X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

158 
_Flt32x
 
	$of32x
 (cڡ *
__ri
 
__Ō
,

159 **
__ri
 
__dr
)

160 
__THROW
 
	`__nnu
 ((1));

163 #i
__HAVE_FLOAT64X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

164 
_Flt64x
 
	$of64x
 (cڡ *
__ri
 
__Ō
,

165 **
__ri
 
__dr
)

166 
__THROW
 
	`__nnu
 ((1));

169 #i
__HAVE_FLOAT128X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

170 
_Flt128x
 
	$of128x
 (cڡ *
__ri
 
__Ō
,

171 **
__ri
 
__dr
)

172 
__THROW
 
	`__nnu
 ((1));

176 
	$
 (cڡ *
__ri
 
__Ō
,

177 **
__ri
 
__dr
, 
__ba
)

178 
__THROW
 
	`__nnu
 ((1));

180 
	$oul
 (cڡ *
__ri
 
__Ō
,

181 **
__ri
 
__dr
, 
__ba
)

182 
__THROW
 
	`__nnu
 ((1));

184 #ifde
__USE_MISC


186 
__exnsi__


187 
	$oq
 (cڡ *
__ri
 
__Ō
,

188 **
__ri
 
__dr
, 
__ba
)

189 
__THROW
 
	`__nnu
 ((1));

191 
__exnsi__


192 
	$ouq
 (cڡ *
__ri
 
__Ō
,

193 **
__ri
 
__dr
, 
__ba
)

194 
__THROW
 
	`__nnu
 ((1));

197 #ifde
__USE_ISOC99


199 
__exnsi__


200 
	$l
 (cڡ *
__ri
 
__Ō
,

201 **
__ri
 
__dr
, 
__ba
)

202 
__THROW
 
	`__nnu
 ((1));

204 
__exnsi__


205 
	$ou
 (cڡ *
__ri
 
__Ō
,

206 **
__ri
 
__dr
, 
__ba
)

207 
__THROW
 
	`__nnu
 ((1));

211 #i
	`__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

212 
	$romd
 (*
__de
, 
size_t
 
__size
, cڡ *
__fm
,

213 
__f
)

214 
__THROW
 
	`__nnu
 ((3));

216 
	$romf
 (*
__de
, 
size_t
 
__size
, cڡ *
__fm
,

217 
__f
)

218 
__THROW
 
	`__nnu
 ((3));

220 
	$roml
 (*
__de
, 
size_t
 
__size
, cڡ *
__fm
,

221 
__f
)

222 
__THROW
 
	`__nnu
 ((3));

225 #i
__HAVE_FLOAT16
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

226 
	$romf16
 (*
__de
, 
size_t
 
__size
, cڡ * 
__fm
,

227 
_Flt16
 
__f
)

228 
__THROW
 
	`__nnu
 ((3));

231 #i
__HAVE_FLOAT32
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

232 
	$romf32
 (*
__de
, 
size_t
 
__size
, cڡ * 
__fm
,

233 
_Flt32
 
__f
)

234 
__THROW
 
	`__nnu
 ((3));

237 #i
__HAVE_FLOAT64
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

238 
	$romf64
 (*
__de
, 
size_t
 
__size
, cڡ * 
__fm
,

239 
_Flt64
 
__f
)

240 
__THROW
 
	`__nnu
 ((3));

243 #i
__HAVE_FLOAT128
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

244 
	$romf128
 (*
__de
, 
size_t
 
__size
, cڡ * 
__fm
,

245 
_Flt128
 
__f
)

246 
__THROW
 
	`__nnu
 ((3));

249 #i
__HAVE_FLOAT32X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

250 
	$romf32x
 (*
__de
, 
size_t
 
__size
, cڡ * 
__fm
,

251 
_Flt32x
 
__f
)

252 
__THROW
 
	`__nnu
 ((3));

255 #i
__HAVE_FLOAT64X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

256 
	$romf64x
 (*
__de
, 
size_t
 
__size
, cڡ * 
__fm
,

257 
_Flt64x
 
__f
)

258 
__THROW
 
	`__nnu
 ((3));

261 #i
__HAVE_FLOAT128X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

262 
	$romf128x
 (*
__de
, 
size_t
 
__size
, cڡ * 
__fm
,

263 
_Flt128x
 
__f
)

264 
__THROW
 
	`__nnu
 ((3));

268 #ifde
__USE_GNU


272 
	~<bs/tys/lo_t.h
>

274 
	$_l
 (cڡ *
__ri
 
__Ō
,

275 **
__ri
 
__dr
, 
__ba
,

276 
lo_t
 
__loc

__THROW
 
	`__nnu
 ((1, 4));

278 
	$oul_l
 (cڡ *
__ri
 
__Ō
,

279 **
__ri
 
__dr
,

280 
__ba
, 
lo_t
 
__loc
)

281 
__THROW
 
	`__nnu
 ((1, 4));

283 
__exnsi__


284 
	$l_l
 (cڡ *
__ri
 
__Ō
,

285 **
__ri
 
__dr
, 
__ba
,

286 
lo_t
 
__loc
)

287 
__THROW
 
	`__nnu
 ((1, 4));

289 
__exnsi__


290 
	$ou_l
 (cڡ *
__ri
 
__Ō
,

291 **
__ri
 
__dr
,

292 
__ba
, 
lo_t
 
__loc
)

293 
__THROW
 
	`__nnu
 ((1, 4));

295 
	$od_l
 (cڡ *
__ri
 
__Ō
,

296 **
__ri
 
__dr
, 
lo_t
 
__loc
)

297 
__THROW
 
	`__nnu
 ((1, 3));

299 
	$of_l
 (cڡ *
__ri
 
__Ō
,

300 **
__ri
 
__dr
, 
lo_t
 
__loc
)

301 
__THROW
 
	`__nnu
 ((1, 3));

303 
	$d_l
 (cڡ *
__ri
 
__Ō
,

304 **
__ri
 
__dr
,

305 
lo_t
 
__loc
)

306 
__THROW
 
	`__nnu
 ((1, 3));

308 #i
__HAVE_FLOAT16


309 
_Flt16
 
	$of16_l
 (cڡ *
__ri
 
__Ō
,

310 **
__ri
 
__dr
,

311 
lo_t
 
__loc
)

312 
__THROW
 
	`__nnu
 ((1, 3));

315 #i
__HAVE_FLOAT32


316 
_Flt32
 
	$of32_l
 (cڡ *
__ri
 
__Ō
,

317 **
__ri
 
__dr
,

318 
lo_t
 
__loc
)

319 
__THROW
 
	`__nnu
 ((1, 3));

322 #i
__HAVE_FLOAT64


323 
_Flt64
 
	$of64_l
 (cڡ *
__ri
 
__Ō
,

324 **
__ri
 
__dr
,

325 
lo_t
 
__loc
)

326 
__THROW
 
	`__nnu
 ((1, 3));

329 #i
__HAVE_FLOAT128


330 
_Flt128
 
	$of128_l
 (cڡ *
__ri
 
__Ō
,

331 **
__ri
 
__dr
,

332 
lo_t
 
__loc
)

333 
__THROW
 
	`__nnu
 ((1, 3));

336 #i
__HAVE_FLOAT32X


337 
_Flt32x
 
	$of32x_l
 (cڡ *
__ri
 
__Ō
,

338 **
__ri
 
__dr
,

339 
lo_t
 
__loc
)

340 
__THROW
 
	`__nnu
 ((1, 3));

343 #i
__HAVE_FLOAT64X


344 
_Flt64x
 
	$of64x_l
 (cڡ *
__ri
 
__Ō
,

345 **
__ri
 
__dr
,

346 
lo_t
 
__loc
)

347 
__THROW
 
	`__nnu
 ((1, 3));

350 #i
__HAVE_FLOAT128X


351 
_Flt128x
 
	$of128x_l
 (cڡ *
__ri
 
__Ō
,

352 **
__ri
 
__dr
,

353 
lo_t
 
__loc
)

354 
__THROW
 
	`__nnu
 ((1, 3));

359 #ifde
__USE_EXTERN_INLINES


360 
__ex_le
 

361 
	`__NTH
 (
	$oi
 (cڡ *
__Ō
))

363  (
	`
 (
__Ō
, (**
NULL
, 10);

364 
	}
}

365 
__ex_le
 

366 
__NTH
 (
	$
 (cڡ *
__Ō
))

368  
	`
 (
__Ō
, (**
NULL
, 10);

369 
	}
}

371 #ifde
__USE_ISOC99


372 
__exnsi__
 
__ex_le
 

373 
__NTH
 (
	$l
 (cڡ *
__Ō
))

375  
	`l
 (
__Ō
, (**
NULL
, 10);

376 
	}
}

381 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN_EXTENDED


385 *
	$l64a
 (
__n

__THROW
 
__wur
;

388 
	$a64l
 (cڡ *
__s
)

389 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1)
__wur
;

393 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN_EXTENDED


394 
	~<sys/tys.h
>

401 
	$ndom
 (
__THROW
;

404 
	$dom
 (
__ed

__THROW
;

410 *
	$e
 (
__ed
, *
__ebuf
,

411 
size_t
 
__

__THROW
 
	`__nnu
 ((2));

415 *
	$te
 (*
__ebuf

__THROW
 
	`__nnu
 ((1));

418 #ifde
__USE_MISC


423 
	sndom_da


425 
t32_t
 *

;

426 
t32_t
 *

;

427 
t32_t
 *
e
;

428 
nd_ty
;

429 
nd_deg
;

430 
nd_p
;

431 
t32_t
 *
d_r
;

434 
	$ndom_r
 (
ndom_da
 *
__ri
 
__buf
,

435 
t32_t
 *
__ri
 
__su

__THROW
 
	`__nnu
 ((1, 2));

437 
	$dom_r
 (
__ed
, 
ndom_da
 *
__buf
)

438 
__THROW
 
	`__nnu
 ((2));

440 
	$e_r
 (
__ed
, *
__ri
 
__ebuf
,

441 
size_t
 
__
,

442 
ndom_da
 *
__ri
 
__buf
)

443 
__THROW
 
	`__nnu
 ((2, 4));

445 
	$te_r
 (*
__ri
 
__ebuf
,

446 
ndom_da
 *
__ri
 
__buf
)

447 
__THROW
 
	`__nnu
 ((1, 2));

453 
	$nd
 (
__THROW
;

455 
	$d
 (
__ed

__THROW
;

457 #ifde
__USE_POSIX199506


459 
	$nd_r
 (*
__ed

__THROW
;

463 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN


467 
	$dnd48
 (
__THROW
;

468 
	$d48
 (
__xsubi
[3]
__THROW
 
	`__nnu
 ((1));

471 
	$̪d48
 (
__THROW
;

472 
	$Īd48
 (
__xsubi
[3])

473 
__THROW
 
	`__nnu
 ((1));

476 
	$mnd48
 (
__THROW
;

477 
	$jnd48
 (
__xsubi
[3])

478 
__THROW
 
	`__nnu
 ((1));

481 
	$d48
 (
__edv

__THROW
;

482 *
	$ed48
 (
__ed16v
[3])

483 
__THROW
 
	`__nnu
 ((1));

484 
	$lcg48
 (
__m
[7]
__THROW
 
	`__nnu
 ((1));

486 #ifde
__USE_MISC


490 
	sdnd48_da


492 
__x
[3];

493 
__d_x
[3];

494 
__c
;

495 
__
;

496 
__exnsi__
 
__a
;

501 
	$dnd48_r
 (
dnd48_da
 *
__ri
 
__bufr
,

502 *
__ri
 
__su

__THROW
 
	`__nnu
 ((1, 2));

503 
	$d48_r
 (
__xsubi
[3],

504 
dnd48_da
 *
__ri
 
__bufr
,

505 *
__ri
 
__su

__THROW
 
	`__nnu
 ((1, 2));

508 
	$̪d48_r
 (
dnd48_da
 *
__ri
 
__bufr
,

509 *
__ri
 
__su
)

510 
__THROW
 
	`__nnu
 ((1, 2));

511 
	$Īd48_r
 (
__xsubi
[3],

512 
dnd48_da
 *
__ri
 
__bufr
,

513 *
__ri
 
__su
)

514 
__THROW
 
	`__nnu
 ((1, 2));

517 
	$mnd48_r
 (
dnd48_da
 *
__ri
 
__bufr
,

518 *
__ri
 
__su
)

519 
__THROW
 
	`__nnu
 ((1, 2));

520 
	$jnd48_r
 (
__xsubi
[3],

521 
dnd48_da
 *
__ri
 
__bufr
,

522 *
__ri
 
__su
)

523 
__THROW
 
	`__nnu
 ((1, 2));

526 
	$d48_r
 (
__edv
, 
dnd48_da
 *
__bufr
)

527 
__THROW
 
	`__nnu
 ((2));

529 
	$ed48_r
 (
__ed16v
[3],

530 
dnd48_da
 *
__bufr

__THROW
 
	`__nnu
 ((1, 2));

532 
	$lcg48_r
 (
__m
[7],

533 
dnd48_da
 *
__bufr
)

534 
__THROW
 
	`__nnu
 ((1, 2));

539 *
	$mloc
 (
size_t
 
__size

__THROW
 
__ibu_mloc__
 
__wur
;

541 *
	$oc
 (
size_t
 
__nmemb
, size_
__size
)

542 
__THROW
 
__ibu_mloc__
 
__wur
;

549 *
	$loc
 (*
__r
, 
size_t
 
__size
)

550 
__THROW
 
__ibu_wn_unud_su__
;

552 #ifde
__USE_GNU


558 *
	$loay
 (*
__r
, 
size_t
 
__nmemb
, size_
__size
)

559 
__THROW
 
__ibu_wn_unud_su__
;

563 
	$
 (*
__r

__THROW
;

565 #ifde
__USE_MISC


566 
	~<lo.h
>

569 #i(
defed
 
__USE_XOPEN_EXTENDED
 && !defed 
__USE_XOPEN2K
) \

570 || 
defed
 
__USE_MISC


572 *
	$vloc
 (
size_t
 
__size

__THROW
 
__ibu_mloc__
 
__wur
;

575 #ifde
__USE_XOPEN2K


577 
	$posix_memign
 (**
__memr
, 
size_t
 
__ignmt
, size_
__size
)

578 
__THROW
 
	`__nnu
 ((1)
__wur
;

581 #ifde
__USE_ISOC11


583 *
	$igd_loc
 (
size_t
 
__ignmt
, size_
__size
)

584 
__THROW
 
__ibu_mloc__
 
	`__ibu_loc_size__
 ((2)
__wur
;

588 
	$abt
 (
__THROW
 
	`__ibu__
 ((
__nܑu__
));

592 
	$ex
 ((*
__func
()
__THROW
 
	`__nnu
 ((1));

594 #i
defed
 
__USE_ISOC11
 || defed 
__USE_ISOCXX11


596 #ifde
__lulus


597 "C++" 
	$_quick_ex
 ((*
__func
) ())

598 
__THROW
 
	`__asm
 ("_quick_ex"
	`__nnu
 ((1));

600 
	$_quick_ex
 ((*
__func
()
__THROW
 
	`__nnu
 ((1));

604 #ifdef 
__USE_MISC


607 
	$_ex
 ((*
__func
(
__us
, *
__g
), *__arg)

608 
__THROW
 
	`__nnu
 ((1));

614 
	$ex
 (
__us

__THROW
 
	`__ibu__
 ((
__nܑu__
));

616 #i
defed
 
__USE_ISOC11
 || defed 
__USE_ISOCXX11


620 
	$quick_ex
 (
__us

__THROW
 
	`__ibu__
 ((
__nܑu__
));

623 #ifde
__USE_ISOC99


626 
	$_Ex
 (
__us

__THROW
 
	`__ibu__
 ((
__nܑu__
));

631 *
	$gv
 (cڡ *
__me

__THROW
 
	`__nnu
 ((1)
__wur
;

633 #ifde
__USE_GNU


636 *
	$cu_gv
 (cڡ *
__me
)

637 
__THROW
 
	`__nnu
 ((1)
__wur
;

640 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN


644 
	$punv
 (*
__rg

__THROW
 
	`__nnu
 ((1));

647 #ifde
__USE_XOPEN2K


650 
	$nv
 (cڡ *
__me
, cڡ *
__vue
, 
__a
)

651 
__THROW
 
	`__nnu
 ((2));

654 
	$unnv
 (cڡ *
__me

__THROW
 
	`__nnu
 ((1));

657 #ifdef 
__USE_MISC


661 
	$nv
 (
__THROW
;

665 #i
defed
 
__USE_MISC
 \

666 || (
defed
 
__USE_XOPEN_EXTENDED
 && !defed 
__USE_XOPEN2K8
)

672 *
	$mkmp
 (*
__me

__THROW
 
	`__nnu
 ((1));

675 #i
defed
 
__USE_XOPEN_EXTENDED
 || defed 
__USE_XOPEN2K8


684 #ide
__USE_FILE_OFFSET64


685 
	$mkemp
 (*
__me

	`__nnu
 ((1)
__wur
;

687 #ifde
__REDIRECT


688 
	`__REDIRECT
 (
mkemp
, (*
__me
), 
mkemp64
)

689 
	`__nnu
 ((1)
__wur
;

691 
	#mkemp
 
mkemp64


	)

694 #ifde
__USE_LARGEFILE64


695 
	$mkemp64
 (*
__me

	`__nnu
 ((1)
__wur
;

699 #ifde
__USE_MISC


706 #ide
__USE_FILE_OFFSET64


707 
	$mkemps
 (*
__me
, 
__suffixn

	`__nnu
 ((1)
__wur
;

709 #ifde
__REDIRECT


710 
	`__REDIRECT
 (
mkemps
, (*
__me
, 
__suffixn
),

711 
mkemps64

	`__nnu
 ((1)
__wur
;

713 
	#mkemps
 
mkemps64


	)

716 #ifde
__USE_LARGEFILE64


717 
	$mkemps64
 (*
__me
, 
__suffixn
)

718 
	`__nnu
 ((1)
__wur
;

722 #ifde
__USE_XOPEN2K8


728 *
	$mkdmp
 (*
__me

__THROW
 
	`__nnu
 ((1)
__wur
;

731 #ifde
__USE_GNU


738 #ide
__USE_FILE_OFFSET64


739 
	$mkoemp
 (*
__me
, 
__ags

	`__nnu
 ((1)
__wur
;

741 #ifde
__REDIRECT


742 
	`__REDIRECT
 (
mkoemp
, (*
__me
, 
__ags
), 
mkoemp64
)

743 
	`__nnu
 ((1)
__wur
;

745 
	#mkoemp
 
mkoemp64


	)

748 #ifde
__USE_LARGEFILE64


749 
	$mkoemp64
 (*
__me
, 
__ags

	`__nnu
 ((1)
__wur
;

758 #ide
__USE_FILE_OFFSET64


759 
	$mkoemps
 (*
__me
, 
__suffixn
, 
__ags
)

760 
	`__nnu
 ((1)
__wur
;

762 #ifde
__REDIRECT


763 
	`__REDIRECT
 (
mkoemps
, (*
__me
, 
__suffixn
,

764 
__ags
), 
mkoemps64
)

765 
	`__nnu
 ((1)
__wur
;

767 
	#mkoemps
 
mkoemps64


	)

770 #ifde
__USE_LARGEFILE64


771 
	$mkoemps64
 (*
__me
, 
__suffixn
, 
__ags
)

772 
	`__nnu
 ((1)
__wur
;

781 
	$syem
 (cڡ *
__commd

__wur
;

784 #ifdef 
__USE_GNU


787 *
	$nilize_fe_me
 (cڡ *
__me
)

788 
__THROW
 
	`__nnu
 ((1)
__wur
;

791 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN_EXTENDED


797 *
	$th
 (cڡ *
__ri
 
__me
,

798 *
__ri
 
__sved

__THROW
 
__wur
;

803 #ide
__COMPAR_FN_T


804 
	#__COMPAR_FN_T


	)

805 (*
	t__comr__t
) (const *, const *);

807 #ifdef 
__USE_GNU


808 
__comr__t
 
	tcomris__t
;

811 #ifde
__USE_GNU


812 (*
	t__comr_d__t
) (const *, const *, *);

817 *
	$bch
 (cڡ *
__key
, cڡ *
__ba
,

818 
size_t
 
__nmemb
, size_
__size
, 
__comr__t
 
__comr
)

819 
	`__nnu
 ((1, 2, 5)
__wur
;

821 #ifde
__USE_EXTERN_INLINES


822 
	~<bs/dlib-bch.h
>

827 
	$qst
 (*
__ba
, 
size_t
 
__nmemb
, size_
__size
,

828 
__comr__t
 
__comr

	`__nnu
 ((1, 4));

829 #ifde
__USE_GNU


830 
	$qst_r
 (*
__ba
, 
size_t
 
__nmemb
, size_
__size
,

831 
__comr_d__t
 
__comr
, *
__g
)

832 
	`__nnu
 ((1, 4));

837 
	$abs
 (
__x

__THROW
 
	`__ibu__
 ((
__cڡ__
)
__wur
;

838 
	$bs
 (
__x

__THROW
 
	`__ibu__
 ((
__cڡ__
)
__wur
;

840 #ifde
__USE_ISOC99


841 
__exnsi__
 
	$abs
 (
__x
)

842 
__THROW
 
	`__ibu__
 ((
__cڡ__
)
__wur
;

849 
div_t
 
	$div
 (
__num
, 
__dom
)

850 
__THROW
 
	`__ibu__
 ((
__cڡ__
)
__wur
;

851 
ldiv_t
 
	$ldiv
 (
__num
, 
__dom
)

852 
__THROW
 
	`__ibu__
 ((
__cڡ__
)
__wur
;

854 #ifde
__USE_ISOC99


855 
__exnsi__
 
div_t
 
	$div
 (
__num
,

856 
__dom
)

857 
__THROW
 
	`__ibu__
 ((
__cڡ__
)
__wur
;

861 #i(
defed
 
__USE_XOPEN_EXTENDED
 && !defed 
__USE_XOPEN2K8
) \

862 || 
defed
 
__USE_MISC


869 *
	$ecvt
 (
__vue
, 
__ndig
, *
__ri
 
__det
,

870 *
__ri
 
__sign

__THROW
 
	`__nnu
 ((3, 4)
__wur
;

875 *
	$fcvt
 (
__vue
, 
__ndig
, *
__ri
 
__det
,

876 *
__ri
 
__sign

__THROW
 
	`__nnu
 ((3, 4)
__wur
;

881 *
	$gcvt
 (
__vue
, 
__ndig
, *
__buf
)

882 
__THROW
 
	`__nnu
 ((3)
__wur
;

885 #ifde
__USE_MISC


887 *
	$qecvt
 (
__vue
, 
__ndig
,

888 *
__ri
 
__det
, *__ri 
__sign
)

889 
__THROW
 
	`__nnu
 ((3, 4)
__wur
;

890 *
	$qfcvt
 (
__vue
, 
__ndig
,

891 *
__ri
 
__det
, *__ri 
__sign
)

892 
__THROW
 
	`__nnu
 ((3, 4)
__wur
;

893 *
	$qgcvt
 (
__vue
, 
__ndig
, *
__buf
)

894 
__THROW
 
	`__nnu
 ((3)
__wur
;

899 
	$ecvt_r
 (
__vue
, 
__ndig
, *
__ri
 
__det
,

900 *
__ri
 
__sign
, *__ri 
__buf
,

901 
size_t
 
__n

__THROW
 
	`__nnu
 ((3, 4, 5));

902 
	$fcvt_r
 (
__vue
, 
__ndig
, *
__ri
 
__det
,

903 *
__ri
 
__sign
, *__ri 
__buf
,

904 
size_t
 
__n

__THROW
 
	`__nnu
 ((3, 4, 5));

906 
	$qecvt_r
 (
__vue
, 
__ndig
,

907 *
__ri
 
__det
, *__ri 
__sign
,

908 *
__ri
 
__buf
, 
size_t
 
__n
)

909 
__THROW
 
	`__nnu
 ((3, 4, 5));

910 
	$qfcvt_r
 (
__vue
, 
__ndig
,

911 *
__ri
 
__det
, *__ri 
__sign
,

912 *
__ri
 
__buf
, 
size_t
 
__n
)

913 
__THROW
 
	`__nnu
 ((3, 4, 5));

919 
	$mbn
 (cڡ *
__s
, 
size_t
 
__n

__THROW
;

922 
	$mbtowc
 (
wch_t
 *
__ri
 
__pwc
,

923 cڡ *
__ri
 
__s
, 
size_t
 
__n

__THROW
;

926 
	$womb
 (*
__s
, 
wch_t
 
__wch

__THROW
;

930 
size_t
 
	$mbowcs
 (
wch_t
 *
__ri
 
__pwcs
,

931 cڡ *
__ri
 
__s
, 
size_t
 
__n

__THROW
;

933 
size_t
 
	$wcombs
 (*
__ri
 
__s
,

934 cڡ 
wch_t
 *
__ri
 
__pwcs
, 
size_t
 
__n
)

935 
__THROW
;

938 #ifde
__USE_MISC


943 
	$mch
 (cڡ *
__ڣ

__THROW
 
	`__nnu
 ((1)
__wur
;

947 #i
defed
 
__USE_XOPEN_EXTENDED
 || defed 
__USE_XOPEN2K8


954 
	$gsubt
 (**
__ri
 
__tip
,

955 *cڡ *
__ri
 
__toks
,

956 **
__ri
 
__vu
)

957 
__THROW
 
	`__nnu
 ((1, 2, 3)
__wur
;

961 #ifde
__USE_XOPEN


963 
	$tkey
 (cڡ *
__key

__THROW
 
	`__nnu
 ((1));

969 #ifde
__USE_XOPEN2KXSI


971 
	$posix_ݒ
 (
__oag

__wur
;

974 #ifde
__USE_XOPEN_EXTENDED


979 
	$g
 (
__fd

__THROW
;

983 
	$uock
 (
__fd

__THROW
;

988 *
	$ame
 (
__fd

__THROW
 
__wur
;

991 #ifde
__USE_GNU


995 
	$ame_r
 (
__fd
, *
__buf
, 
size_t
 
__bu
)

996 
__THROW
 
	`__nnu
 ((2));

999 
	`g
 ();

1002 #ifde
__USE_MISC


1006 
	$gldavg
 (
__ldavg
[], 
__m
)

1007 
__THROW
 
	`__nnu
 ((1));

1010 #i
defed
 
__USE_XOPEN_EXTENDED
 && !defed 
__USE_XOPEN2K


1013 
	$y
 (
__THROW
;

1016 
	~<bs/dlib-t.h
>

1019 #i
__USE_FORTIFY_LEVEL
 > 0 && 
defed
 
__ftify_funi


1020 
	~<bs/dlib.h
>

1022 #ifde
__LDBL_COMPAT


1023 
	~<bs/dlib-ldbl.h
>

1026 
__END_DECLS


	@/usr/include/string.h

22 #idef 
_STRING_H


23 
	#_STRING_H
 1

	)

25 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

26 
	~<bs/libc-hd-t.h
>

28 
	g__BEGIN_DECLS


31 
	#__ed_size_t


	)

32 
	#__ed_NULL


	)

33 
	~<ddef.h
>

36 #i
defed
 
__lulus
 && 
__GNUC_PREREQ
 (4, 4)

37 
	#__CORRECT_ISO_CPP_STRING_H_PROTO


	)

42 *
	$memy
 (*
__ri
 
__de
, cڡ *__ri 
__c
,

43 
size_t
 
__n

__THROW
 
	`__nnu
 ((1, 2));

46 *
	$memmove
 (*
__de
, cڡ *
__c
, 
size_t
 
__n
)

47 
__THROW
 
	`__nnu
 ((1, 2));

52 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN


53 *
	$memcy
 (*
__ri
 
__de
, cڡ *__ri 
__c
,

54 
__c
, 
size_t
 
__n
)

55 
__THROW
 
	`__nnu
 ((1, 2));

60 *
	$memt
 (*
__s
, 
__c
, 
size_t
 
__n

__THROW
 
	`__nnu
 ((1));

63 
	$memcmp
 (cڡ *
__s1
, cڡ *
__s2
, 
size_t
 
__n
)

64 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

67 #ifde
__CORRECT_ISO_CPP_STRING_H_PROTO


70 *
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

71 
__THROW
 
	`__asm
 ("memchr"
__ibu_pu__
 
	`__nnu
 ((1));

72 cڡ *
	`memchr
 (cڡ *
__s
, 
__c
, 
size_t
 
__n
)

73 
__THROW
 
	`__asm
 ("memchr"
__ibu_pu__
 
	`__nnu
 ((1));

75 #ifde
__OPTIMIZE__


76 
__ex_ways_le
 *

77 
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n

__THROW


79  
	`__but_memchr
 (
__s
, 
__c
, 
__n
);

82 
__ex_ways_le
 const *

83 
	`memchr
 (cڡ *
__s
, 
__c
, 
size_t
 
__n

__THROW


85  
	`__but_memchr
 (
__s
, 
__c
, 
__n
);

88 
	}
}

90 *
	$memchr
 (cڡ *
__s
, 
__c
, 
size_t
 
__n
)

91 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1));

94 #ifde
__USE_GNU


97 #ifde
__CORRECT_ISO_CPP_STRING_H_PROTO


98 "C++" *
	$wmemchr
 (*
__s
, 
__c
)

99 
__THROW
 
	`__asm
 ("wmemchr"
__ibu_pu__
 
	`__nnu
 ((1));

100 "C++" cڡ *
	$wmemchr
 (cڡ *
__s
, 
__c
)

101 
__THROW
 
	`__asm
 ("wmemchr"
__ibu_pu__
 
	`__nnu
 ((1));

103 *
	$wmemchr
 (cڡ *
__s
, 
__c
)

104 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1));

108 #ifde
__CORRECT_ISO_CPP_STRING_H_PROTO


109 "C++" *
	$memrchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

110 
__THROW
 
	`__asm
 ("memrchr"
__ibu_pu__
 
	`__nnu
 ((1));

111 "C++" cڡ *
	$memrchr
 (cڡ *
__s
, 
__c
, 
size_t
 
__n
)

112 
__THROW
 
	`__asm
 ("memrchr"
__ibu_pu__
 
	`__nnu
 ((1));

114 *
	$memrchr
 (cڡ *
__s
, 
__c
, 
size_t
 
__n
)

115 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1));

121 *
	$ry
 (*
__ri
 
__de
, cڡ *__ri 
__c
)

122 
__THROW
 
	`__nnu
 ((1, 2));

124 *
	$y
 (*
__ri
 
__de
,

125 cڡ *
__ri
 
__c
, 
size_t
 
__n
)

126 
__THROW
 
	`__nnu
 ((1, 2));

129 *
	$rt
 (*
__ri
 
__de
, cڡ *__ri 
__c
)

130 
__THROW
 
	`__nnu
 ((1, 2));

132 *
	$t
 (*
__ri
 
__de
, cڡ *__ri 
__c
,

133 
size_t
 
__n

__THROW
 
	`__nnu
 ((1, 2));

136 
	$rcmp
 (cڡ *
__s1
, cڡ *
__s2
)

137 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

139 
	$cmp
 (cڡ *
__s1
, cڡ *
__s2
, 
size_t
 
__n
)

140 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

143 
	$rcl
 (cڡ *
__s1
, cڡ *
__s2
)

144 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

146 
size_t
 
	$rxm
 (*
__ri
 
__de
,

147 cڡ *
__ri
 
__c
, 
size_t
 
__n
)

148 
__THROW
 
	`__nnu
 ((2));

150 #ifde
__USE_XOPEN2K8


152 
	~<bs/tys/lo_t.h
>

155 
	$rcl_l
 (cڡ *
__s1
, cڡ *
__s2
, 
lo_t
 
__l
)

156 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2, 3));

159 
size_t
 
	$rxm_l
 (*
__de
, cڡ *
__c
, 
size_t
 
__n
,

160 
lo_t
 
__l

__THROW
 
	`__nnu
 ((2, 4));

163 #i(
defed
 
__USE_XOPEN_EXTENDED
 || defed 
__USE_XOPEN2K8
 \

164 || 
	$__GLIBC_USE
 (
LIB_EXT2
))

166 *
	$rdup
 (cڡ *
__s
)

167 
__THROW
 
__ibu_mloc__
 
	`__nnu
 ((1));

173 #i
defed
 
__USE_XOPEN2K8
 || 
	`__GLIBC_USE
 (
LIB_EXT2
)

174 *
	$dup
 (cڡ *
__rg
, 
size_t
 
__n
)

175 
__THROW
 
__ibu_mloc__
 
	`__nnu
 ((1));

178 #i
defed
 
__USE_GNU
 && defed 
__GNUC__


180 
	#rdu
(
s
) \

181 (
__exnsi__
 \

183 cڡ *
__d
 = (
s
); \

184 
size_t
 
__n
 = 
	`
 (
__d
) + 1; \

185 *
__w
 = (*
	`__but_lo
 (
__n
); \

186 (*
	`memy
 (
__w
, 
__d
, 
__n
); \

187 
	}
}))

	)

190 
	#du
(
s
, 
n
) \

191 (
__exnsi__
 \

193 cڡ *
__d
 = (
s
); \

194 
size_t
 
__n
 = 
	`n
 (
__d
, (
n
)); \

195 *
__w
 = (*
	`__but_lo
 (
__n
 + 1); \

196 
__w
[
__n
] = '\0'; \

197 (*
	`memy
 (
__w
, 
__d
, 
__n
); \

198 }))

	)

202 #ifde
__CORRECT_ISO_CPP_STRING_H_PROTO


205 *
rchr
 (*
__s
, 
__c
)

206 
__THROW
 
__asm
 ("rchr"
__ibu_pu__
 
__nnu
 ((1));

207 cڡ *
rchr
 (cڡ *
__s
, 
__c
)

208 
__THROW
 
__asm
 ("rchr"
__ibu_pu__
 
__nnu
 ((1));

210 #ifde
__OPTIMIZE__


211 
__ex_ways_le
 *

212 
rchr
 (*
__s
, 
__c

	g__THROW


214  
__but_rchr
 (
__s
, 
__c
);

217 
__ex_ways_le
 const *

218 
rchr
 (cڡ *
__s
, 
__c

	g__THROW


220  
__but_rchr
 (
__s
, 
__c
);

225 *
	$rchr
 (cڡ *
__s
, 
__c
)

226 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1));

229 #ifde
__CORRECT_ISO_CPP_STRING_H_PROTO


232 *
	`chr
 (*
__s
, 
__c
)

233 
__THROW
 
	`__asm
 ("chr"
__ibu_pu__
 
	`__nnu
 ((1));

234 cڡ *
	`chr
 (cڡ *
__s
, 
__c
)

235 
__THROW
 
	`__asm
 ("chr"
__ibu_pu__
 
	`__nnu
 ((1));

237 #ifde
__OPTIMIZE__


238 
__ex_ways_le
 *

239 
	`chr
 (*
__s
, 
__c

__THROW


241  
	`__but_chr
 (
__s
, 
__c
);

244 
__ex_ways_le
 const *

245 
	`chr
 (cڡ *
__s
, 
__c

__THROW


247  
	`__but_chr
 (
__s
, 
__c
);

250 
	}
}

252 *
	$chr
 (cڡ *
__s
, 
__c
)

253 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1));

256 #ifde
__USE_GNU


259 #ifde
__CORRECT_ISO_CPP_STRING_H_PROTO


260 "C++" *
	$rchul
 (*
__s
, 
__c
)

261 
__THROW
 
	`__asm
 ("rchul"
__ibu_pu__
 
	`__nnu
 ((1));

262 "C++" cڡ *
	$rchul
 (cڡ *
__s
, 
__c
)

263 
__THROW
 
	`__asm
 ("rchul"
__ibu_pu__
 
	`__nnu
 ((1));

265 *
	$rchul
 (cڡ *
__s
, 
__c
)

266 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1));

272 
size_t
 
	$rcn
 (cڡ *
__s
, cڡ *
__je
)

273 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

276 
size_t
 
	$rn
 (cڡ *
__s
, cڡ *
__ac
)

277 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

279 #ifde
__CORRECT_ISO_CPP_STRING_H_PROTO


282 *
	`brk
 (*
__s
, cڡ *
__ac
)

283 
__THROW
 
	`__asm
 ("brk"
__ibu_pu__
 
	`__nnu
 ((1, 2));

284 cڡ *
	`brk
 (cڡ *
__s
, cڡ *
__ac
)

285 
__THROW
 
	`__asm
 ("brk"
__ibu_pu__
 
	`__nnu
 ((1, 2));

287 #ifde
__OPTIMIZE__


288 
__ex_ways_le
 *

289 
	`brk
 (*
__s
, cڡ *
__ac

__THROW


291  
	`__but_brk
 (
__s
, 
__ac
);

294 
__ex_ways_le
 const *

295 
	`brk
 (cڡ *
__s
, cڡ *
__ac

__THROW


297  
	`__but_brk
 (
__s
, 
__ac
);

300 
	}
}

302 *
	$brk
 (cڡ *
__s
, cڡ *
__ac
)

303 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

306 #ifde
__CORRECT_ISO_CPP_STRING_H_PROTO


309 *
	`rr
 (*
__hayack
, cڡ *
__ed
)

310 
__THROW
 
	`__asm
 ("rr"
__ibu_pu__
 
	`__nnu
 ((1, 2));

311 cڡ *
	`rr
 (cڡ *
__hayack
, cڡ *
__ed
)

312 
__THROW
 
	`__asm
 ("rr"
__ibu_pu__
 
	`__nnu
 ((1, 2));

314 #ifde
__OPTIMIZE__


315 
__ex_ways_le
 *

316 
	`rr
 (*
__hayack
, cڡ *
__ed

__THROW


318  
	`__but_rr
 (
__hayack
, 
__ed
);

321 
__ex_ways_le
 const *

322 
	`rr
 (cڡ *
__hayack
, cڡ *
__ed

__THROW


324  
	`__but_rr
 (
__hayack
, 
__ed
);

327 
	}
}

329 *
	$rr
 (cڡ *
__hayack
, cڡ *
__ed
)

330 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

335 *
	$ok
 (*
__ri
 
__s
, cڡ *__ri 
__dim
)

336 
__THROW
 
	`__nnu
 ((2));

340 *
	$__ok_r
 (*
__ri
 
__s
,

341 cڡ *
__ri
 
__dim
,

342 **
__ri
 
__ve_r
)

343 
__THROW
 
	`__nnu
 ((2, 3));

344 #ifde
__USE_POSIX


345 *
	$ok_r
 (*
__ri
 
__s
, cڡ *__ri 
__dim
,

346 **
__ri
 
__ve_r
)

347 
__THROW
 
	`__nnu
 ((2, 3));

350 #ifde
__USE_GNU


352 #ifde
__CORRECT_ISO_CPP_STRING_H_PROTO


353 "C++" *
	$rr
 (*
__hayack
, cڡ *
__ed
)

354 
__THROW
 
	`__asm
 ("rr"
__ibu_pu__
 
	`__nnu
 ((1, 2));

355 "C++" cڡ *
	$rr
 (cڡ *
__hayack
,

356 cڡ *
__ed
)

357 
__THROW
 
	`__asm
 ("rr"
__ibu_pu__
 
	`__nnu
 ((1, 2));

359 *
	$rr
 (cڡ *
__hayack
, cڡ *
__ed
)

360 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

364 #ifde
__USE_GNU


368 *
	$memmem
 (cڡ *
__hayack
, 
size_t
 
__hayackn
,

369 cڡ *
__ed
, 
size_t
 
__edn
)

370 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 3));

374 *
	$__mempy
 (*
__ri
 
__de
,

375 cڡ *
__ri
 
__c
, 
size_t
 
__n
)

376 
__THROW
 
	`__nnu
 ((1, 2));

377 *
	$mempy
 (*
__ri
 
__de
,

378 cڡ *
__ri
 
__c
, 
size_t
 
__n
)

379 
__THROW
 
	`__nnu
 ((1, 2));

384 
size_t
 
	$
 (cڡ *
__s
)

385 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1));

387 #ifdef 
__USE_XOPEN2K8


390 
size_t
 
	$n
 (cڡ *
__rg
, 
size_t
 
__maxn
)

391 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1));

396 *
	$
 (
__um

__THROW
;

397 #ifde
__USE_XOPEN2K


405 #i
defed
 
__USE_XOPEN2K
 && !defed 
__USE_GNU


408 #ifde
__REDIRECT_NTH


409 
	`__REDIRECT_NTH
 (
_r
,

410 (
__um
, *
__buf
, 
size_t
 
__bu
),

411 
__xpg__r

	`__nnu
 ((2));

413 
	$__xpg__r
 (
__um
, *
__buf
, 
size_t
 
__bu
)

414 
__THROW
 
	`__nnu
 ((2));

415 
	#_r
 
__xpg__r


	)

420 *
	$_r
 (
__um
, *
__buf
, 
size_t
 
__bu
)

421 
__THROW
 
	`__nnu
 ((2)
__wur
;

425 #ifde
__USE_XOPEN2K8


427 *
	$_l
 (
__um
, 
lo_t
 
__l

__THROW
;

430 #ifde
__USE_MISC


431 
	~<rgs.h
>

435 
	$exic_bzo
 (*
__s
, 
size_t
 
__n

__THROW
 
	`__nnu
 ((1));

439 *
	$rp
 (**
__ri
 
__rgp
,

440 cڡ *
__ri
 
__dim
)

441 
__THROW
 
	`__nnu
 ((1, 2));

444 #ifdef 
__USE_XOPEN2K8


446 *
	$rsigl
 (
__sig

__THROW
;

449 *
	$__py
 (*
__ri
 
__de
, cڡ *__ri 
__c
)

450 
__THROW
 
	`__nnu
 ((1, 2));

451 *
	$py
 (*
__ri
 
__de
, cڡ *__ri 
__c
)

452 
__THROW
 
	`__nnu
 ((1, 2));

456 *
	$__y
 (*
__ri
 
__de
,

457 cڡ *
__ri
 
__c
, 
size_t
 
__n
)

458 
__THROW
 
	`__nnu
 ((1, 2));

459 *
	$y
 (*
__ri
 
__de
,

460 cڡ *
__ri
 
__c
, 
size_t
 
__n
)

461 
__THROW
 
	`__nnu
 ((1, 2));

464 #ifdef 
__USE_GNU


466 
	$rvscmp
 (cڡ *
__s1
, cڡ *
__s2
)

467 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

470 *
	$ry
 (*
__rg

__THROW
 
	`__nnu
 ((1));

473 *
	$memob
 (*
__s
, 
size_t
 
__n

__THROW
 
	`__nnu
 ((1));

475 #ide
bame


480 #ifde
__CORRECT_ISO_CPP_STRING_H_PROTO


481 "C++" *
	$bame
 (*
__fame
)

482 
__THROW
 
	`__asm
 ("bame"
	`__nnu
 ((1));

483 "C++" cڡ *
	$bame
 (cڡ *
__fame
)

484 
__THROW
 
	`__asm
 ("bame"
	`__nnu
 ((1));

486 *
	$bame
 (cڡ *
__fame

__THROW
 
	`__nnu
 ((1));

491 #i
	`__GNUC_PREREQ
 (3,4)

492 #i
__USE_FORTIFY_LEVEL
 > 0 && 
defed
 
__ftify_funi


494 
	~<bs/rg_ftifd.h
>

498 
__END_DECLS


	@/usr/include/time.h

22 #idef 
_TIME_H


23 
	#_TIME_H
 1

	)

25 
	~<us.h
>

27 
	#__ed_size_t


	)

28 
	#__ed_NULL


	)

29 
	~<ddef.h
>

33 
	~<bs/time.h
>

37 
	~<bs/tys/ock_t.h
>

38 
	~<bs/tys/time_t.h
>

39 
	~<bs/tys/ru_tm.h
>

41 #i
defed
 
__USE_POSIX199309
 || defed 
__USE_ISOC11


42 
	~<bs/tys/ru_timeec.h
>

45 #ifde
__USE_POSIX199309


46 
	~<bs/tys/ockid_t.h
>

47 
	~<bs/tys/tim_t.h
>

48 
	~<bs/tys/ru_imec.h
>

49 
	gsigevt
;

52 #ifde
__USE_XOPEN2K


53 #ide
__pid_t_defed


54 
__pid_t
 
	tpid_t
;

55 
	#__pid_t_defed


	)

59 #ifde
__USE_XOPEN2K8


60 
	~<bs/tys/lo_t.h
>

63 #ifde
__USE_ISOC11


65 
	#TIME_UTC
 1

	)

68 
__BEGIN_DECLS


72 
ock_t
 
	$ock
 (
__THROW
;

75 
time_t
 
	$time
 (
time_t
 *
__tim

__THROW
;

78 
	$difime
 (
time_t
 
__time1
,ime_
__time0
)

79 
__THROW
 
	`__ibu__
 ((
__cڡ__
));

82 
time_t
 
	$mktime
 (
tm
 *
__

__THROW
;

88 
size_t
 
	$rime
 (*
__ri
 
__s
, 
size_t
 
__maxsize
,

89 cڡ *
__ri
 
__fm
,

90 cڡ 
tm
 *
__ri
 
__

__THROW
;

92 #ifde
__USE_XOPEN


95 *
	$time
 (cڡ *
__ri
 
__s
,

96 cڡ *
__ri
 
__fmt
, 
tm
 *
__
)

97 
__THROW
;

100 #ifde
__USE_XOPEN2K8


104 
size_t
 
	$rime_l
 (*
__ri
 
__s
, 
size_t
 
__maxsize
,

105 cڡ *
__ri
 
__fm
,

106 cڡ 
tm
 *
__ri
 
__
,

107 
lo_t
 
__loc

__THROW
;

110 #ifde
__USE_GNU


111 *
	$time_l
 (cڡ *
__ri
 
__s
,

112 cڡ *
__ri
 
__fmt
, 
tm
 *
__
,

113 
lo_t
 
__loc

__THROW
;

119 
tm
 *
	$gmtime
 (cڡ 
time_t
 *
__tim

__THROW
;

123 
tm
 *
	$loime
 (cڡ 
time_t
 *
__tim

__THROW
;

125 #ifde
__USE_POSIX


128 
tm
 *
	$gmtime_r
 (cڡ 
time_t
 *
__ri
 
__tim
,

129 
tm
 *
__ri
 
__

__THROW
;

133 
tm
 *
	$loime_r
 (cڡ 
time_t
 *
__ri
 
__tim
,

134 
tm
 *
__ri
 
__

__THROW
;

139 *
	$asime
 (cڡ 
tm
 *
__

__THROW
;

142 *
	$ime
 (cڡ 
time_t
 *
__tim

__THROW
;

144 #ifde
__USE_POSIX


149 *
	$asime_r
 (cڡ 
tm
 *
__ri
 
__
,

150 *
__ri
 
__buf

__THROW
;

153 *
	$ime_r
 (cڡ 
time_t
 *
__ri
 
__tim
,

154 *
__ri
 
__buf

__THROW
;

159 *
__tzme
[2];

160 
__daylight
;

161 
__timeze
;

164 #ifdef 
__USE_POSIX


166 *
tzme
[2];

170 
	$tzt
 (
__THROW
;

173 #i
defed
 
__USE_MISC
 || defed 
__USE_XOPEN


174 
daylight
;

175 
timeze
;

178 #ifde
__USE_MISC


181 
	$ime
 (cڡ 
time_t
 *
__wh

__THROW
;

187 
	#__ip
(
yr
) \

188 ((
yr
% 4 =0 && ((yr% 100 !0 || (yr% 400 =0))

	)

191 #ifde
__USE_MISC


196 
time_t
 
	$timegm
 (
tm
 *
__

__THROW
;

199 
time_t
 
	$timol
 (
tm
 *
__

__THROW
;

202 
	$dysize
 (
__yr

__THROW
 
	`__ibu__
 ((
__cڡ__
));

206 #ifde
__USE_POSIX199309


211 
	`nop
 (cڡ 
timeec
 *
__queed_time
,

212 
timeec
 *
__mag
);

216 
	$ock_gs
 (
ockid_t
 
__ock_id
, 
timeec
 *
__s

__THROW
;

219 
	$ock_gtime
 (
ockid_t
 
__ock_id
, 
timeec
 *
__

__THROW
;

222 
	$ock_ime
 (
ockid_t
 
__ock_id
, cڡ 
timeec
 *
__
)

223 
__THROW
;

225 #ifde
__USE_XOPEN2K


230 
	`ock_nop
 (
ockid_t
 
__ock_id
, 
__ags
,

231 cڡ 
timeec
 *
__q
,

232 
timeec
 *
__m
);

235 
	$ock_guockid
 (
pid_t
 
__pid
, 
ockid_t
 *
__ock_id

__THROW
;

240 
	$tim_
 (
ockid_t
 
__ock_id
,

241 
sigevt
 *
__ri
 
__evp
,

242 
tim_t
 *
__ri
 
__timid

__THROW
;

245 
	$tim_de
 (
tim_t
 
__timid

__THROW
;

248 
	$tim_ime
 (
tim_t
 
__timid
, 
__ags
,

249 cڡ 
imec
 *
__ri
 
__vue
,

250 
imec
 *
__ri
 
__ovue

__THROW
;

253 
	$tim_gtime
 (
tim_t
 
__timid
, 
imec
 *
__vue
)

254 
__THROW
;

257 
	$tim_govrun
 (
tim_t
 
__timid

__THROW
;

261 #ifde
__USE_ISOC11


263 
	$timeec_g
 (
timeec
 *
__ts
, 
__ba
)

264 
__THROW
 
	`__nnu
 ((1));

268 #ifde
__USE_XOPEN_EXTENDED


280 
gde_r
;

289 
tm
 *
	`gde
 (cڡ *
__rg
);

292 #ifde
__USE_GNU


303 
	`gde_r
 (cڡ *
__ri
 
__rg
,

304 
tm
 *
__ri
 
__sbu
);

307 
__END_DECLS


	@/usr/include/alloca.h

18 #idef 
_ALLOCA_H


19 
	#_ALLOCA_H
 1

	)

21 
	~<us.h
>

23 
	#__ed_size_t


	)

24 
	~<ddef.h
>

26 
	g__BEGIN_DECLS


29 #unde
lo


32 *
	$lo
 (
size_t
 
__size

__THROW
;

34 #ifdef 
__GNUC__


35 
	#lo
(
size

	`__but_lo
 (size)

	)

38 
__END_DECLS


	@/usr/include/endian.h

18 #idef 
_ENDIAN_H


19 
	#_ENDIAN_H
 1

	)

21 
	~<us.h
>

31 
	#__LITTLE_ENDIAN
 1234

	)

32 
	#__BIG_ENDIAN
 4321

	)

33 
	#__PDP_ENDIAN
 3412

	)

36 
	~<bs/dn.h
>

40 #ide
__FLOAT_WORD_ORDER


41 
	#__FLOAT_WORD_ORDER
 
__BYTE_ORDER


	)

44 #ifdef 
__USE_MISC


45 
	#LITTLE_ENDIAN
 
__LITTLE_ENDIAN


	)

46 
	#BIG_ENDIAN
 
__BIG_ENDIAN


	)

47 
	#PDP_ENDIAN
 
__PDP_ENDIAN


	)

48 
	#BYTE_ORDER
 
__BYTE_ORDER


	)

51 #i
__BYTE_ORDER
 =
__LITTLE_ENDIAN


52 
	#__LONG_LONG_PAIR
(
HI
, 
LO
LO, 
	)
HI

53 #i
__BYTE_ORDER
 =
__BIG_ENDIAN


54 
	#__LONG_LONG_PAIR
(
HI
, 
LO
HI, 
	)
LO

58 #i
defed
 
__USE_MISC
 && !defed 
__ASSEMBLER__


60 
	~<bs/bysw.h
>

61 
	~<bs/u-idty.h
>

63 #i
__BYTE_ORDER
 =
__LITTLE_ENDIAN


64 
	#htobe16
(
x

	`__bsw_16
 (x)

	)

65 
	#hte16
(
x

	`__ut16_idty
 (x)

	)

66 
	#be16toh
(
x

	`__bsw_16
 (x)

	)

67 
	#16toh
(
x

	`__ut16_idty
 (x)

	)

69 
	#htobe32
(
x

	`__bsw_32
 (x)

	)

70 
	#hte32
(
x

	`__ut32_idty
 (x)

	)

71 
	#be32toh
(
x

	`__bsw_32
 (x)

	)

72 
	#32toh
(
x

	`__ut32_idty
 (x)

	)

74 
	#htobe64
(
x

	`__bsw_64
 (x)

	)

75 
	#hte64
(
x

	`__ut64_idty
 (x)

	)

76 
	#be64toh
(
x

	`__bsw_64
 (x)

	)

77 
	#64toh
(
x

	`__ut64_idty
 (x)

	)

80 
	#htobe16
(
x

	`__ut16_idty
 (x)

	)

81 
	#hte16
(
x

	`__bsw_16
 (x)

	)

82 
	#be16toh
(
x

	`__ut16_idty
 (x)

	)

83 
	#16toh
(
x

	`__bsw_16
 (x)

	)

85 
	#htobe32
(
x

	`__ut32_idty
 (x)

	)

86 
	#hte32
(
x

	`__bsw_32
 (x)

	)

87 
	#be32toh
(
x

	`__ut32_idty
 (x)

	)

88 
	#32toh
(
x

	`__bsw_32
 (x)

	)

90 
	#htobe64
(
x

	`__ut64_idty
 (x)

	)

91 
	#hte64
(
x

	`__bsw_64
 (x)

	)

92 
	#be64toh
(
x

	`__ut64_idty
 (x)

	)

93 
	#64toh
(
x

	`__bsw_64
 (x)

	)

	@/usr/include/features.h

18 #idef 
_FEATURES_H


19 
	#_FEATURES_H
 1

	)

119 #unde
__USE_ISOC11


120 #unde
__USE_ISOC99


121 #unde
__USE_ISOC95


122 #unde
__USE_ISOCXX11


123 #unde
__USE_POSIX


124 #unde
__USE_POSIX2


125 #unde
__USE_POSIX199309


126 #unde
__USE_POSIX199506


127 #unde
__USE_XOPEN


128 #unde
__USE_XOPEN_EXTENDED


129 #unde
__USE_UNIX98


130 #unde
__USE_XOPEN2K


131 #unde
__USE_XOPEN2KXSI


132 #unde
__USE_XOPEN2K8


133 #unde
__USE_XOPEN2K8XSI


134 #unde
__USE_LARGEFILE


135 #unde
__USE_LARGEFILE64


136 #unde
__USE_FILE_OFFSET64


137 #unde
__USE_MISC


138 #unde
__USE_ATFILE


139 #unde
__USE_GNU


140 #unde
__USE_FORTIFY_LEVEL


141 #unde
__KERNEL_STRICT_NAMES


142 #unde
__GLIBC_USE_DEPRECATED_GETS


146 #ide
_LOOSE_KERNEL_NAMES


147 
	#__KERNEL_STRICT_NAMES


	)

157 #i
defed
 
__GNUC__
 && defed 
__GNUC_MINOR__


158 
	#__GNUC_PREREQ
(
maj
, 
m
) \

159 ((
__GNUC__
 << 16+ 
__GNUC_MINOR__
 >((
maj
<< 16+ (
m
))

	)

161 
	#__GNUC_PREREQ
(
maj
, 
m
0

	)

168 #i
defed
 
__g_maj__
 && defed 
__g_m__


169 
	#__glibc_g_eq
(
maj
, 
m
) \

170 ((
__g_maj__
 << 16+ 
__g_m__
 >((
maj
<< 16+ (
m
))

	)

172 
	#__glibc_g_eq
(
maj
, 
m
0

	)

176 
	#__GLIBC_USE
(
F

__GLIBC_USE_
 ## 
	)
F

182 #i(
defed
 
_BSD_SOURCE
 || defed 
_SVID_SOURCE
) \

183 && !
defed
 
	g_DEFAULT_SOURCE


185 #unde
_DEFAULT_SOURCE


186 
	#_DEFAULT_SOURCE
 1

	)

190 #ifde
_GNU_SOURCE


191 #unde
_ISOC95_SOURCE


192 
	#_ISOC95_SOURCE
 1

	)

193 #unde
_ISOC99_SOURCE


194 
	#_ISOC99_SOURCE
 1

	)

195 #unde
_ISOC11_SOURCE


196 
	#_ISOC11_SOURCE
 1

	)

197 #unde
_POSIX_SOURCE


198 
	#_POSIX_SOURCE
 1

	)

199 #unde
_POSIX_C_SOURCE


200 
	#_POSIX_C_SOURCE
 200809L

	)

201 #unde
_XOPEN_SOURCE


202 
	#_XOPEN_SOURCE
 700

	)

203 #unde
_XOPEN_SOURCE_EXTENDED


204 
	#_XOPEN_SOURCE_EXTENDED
 1

	)

205 #unde
_LARGEFILE64_SOURCE


206 
	#_LARGEFILE64_SOURCE
 1

	)

207 #unde
_DEFAULT_SOURCE


208 
	#_DEFAULT_SOURCE
 1

	)

209 #unde
_ATFILE_SOURCE


210 
	#_ATFILE_SOURCE
 1

	)

215 #i(
defed
 
_DEFAULT_SOURCE
 \

216 || (!
defed
 
	g__STRICT_ANSI__
 \

217 && !
defed
 
	g_ISOC99_SOURCE
 \

218 && !
defed
 
	g_POSIX_SOURCE
 && !defed 
	g_POSIX_C_SOURCE
 \

219 && !
defed
 
	g_XOPEN_SOURCE
))

220 #unde
_DEFAULT_SOURCE


221 
	#_DEFAULT_SOURCE
 1

	)

225 #i(
defed
 
_ISOC11_SOURCE
 \

226 || (
defed
 
	g__STDC_VERSION__
 && __STDC_VERSION__ >= 201112L))

227 
	#__USE_ISOC11
 1

	)

231 #i(
defed
 
_ISOC99_SOURCE
 || defed 
_ISOC11_SOURCE
 \

232 || (
defed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L))

233 
	#__USE_ISOC99
 1

	)

237 #i(
defed
 
_ISOC99_SOURCE
 || defed 
_ISOC11_SOURCE
 \

238 || (
defed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199409L))

239 
	#__USE_ISOC95
 1

	)

242 #ifde
__lulus


244 #i
__lulus
 >= 201703L

245 
	#__USE_ISOC11
 1

	)

249 #i
__lulus
 >201103L || 
defed
 
__GXX_EXPERIMENTAL_CXX0X__


250 
	#__USE_ISOCXX11
 1

	)

251 
	#__USE_ISOC99
 1

	)

258 #ifde
_DEFAULT_SOURCE


259 #i!
defed
 
_POSIX_SOURCE
 && !defed 
_POSIX_C_SOURCE


260 
	#__USE_POSIX_IMPLICITLY
 1

	)

262 #unde
_POSIX_SOURCE


263 
	#_POSIX_SOURCE
 1

	)

264 #unde
_POSIX_C_SOURCE


265 
	#_POSIX_C_SOURCE
 200809L

	)

268 #i((!
defed
 
__STRICT_ANSI__
 \

269 || (
defed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) >= 500)) \

270 && !
defed
 
_POSIX_SOURCE
 && !defed 
_POSIX_C_SOURCE
)

271 
	#_POSIX_SOURCE
 1

	)

272 #i
defed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 500

273 
	#_POSIX_C_SOURCE
 2

	)

274 #i
defed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 600

275 
	#_POSIX_C_SOURCE
 199506L

	)

276 #i
defed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 700

277 
	#_POSIX_C_SOURCE
 200112L

	)

279 
	#_POSIX_C_SOURCE
 200809L

	)

281 
	#__USE_POSIX_IMPLICITLY
 1

	)

290 #i((!
defed
 
_POSIX_C_SOURCE
 || (_POSIX_C_SOURCE - 0) < 199506L) \

291 && (
defed
 
_REENTRANT
 || defed 
_THREAD_SAFE
))

292 
	#_POSIX_SOURCE
 1

	)

293 #unde
_POSIX_C_SOURCE


294 
	#_POSIX_C_SOURCE
 199506L

	)

297 #i(
defed
 
_POSIX_SOURCE
 \

298 || (
defed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >= 1) \

299 || 
defed
 
_XOPEN_SOURCE
)

300 
	#__USE_POSIX
 1

	)

303 #i
defed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >2 || defed 
_XOPEN_SOURCE


304 
	#__USE_POSIX2
 1

	)

307 #i
defed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 199309L

308 
	#__USE_POSIX199309
 1

	)

311 #i
defed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 199506L

312 
	#__USE_POSIX199506
 1

	)

315 #i
defed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 200112L

316 
	#__USE_XOPEN2K
 1

	)

317 #unde
__USE_ISOC95


318 
	#__USE_ISOC95
 1

	)

319 #unde
__USE_ISOC99


320 
	#__USE_ISOC99
 1

	)

323 #i
defed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 200809L

324 
	#__USE_XOPEN2K8
 1

	)

325 #unde
_ATFILE_SOURCE


326 
	#_ATFILE_SOURCE
 1

	)

329 #ifdef 
_XOPEN_SOURCE


330 
	#__USE_XOPEN
 1

	)

331 #i(
_XOPEN_SOURCE
 - 0) >= 500

332 
	#__USE_XOPEN_EXTENDED
 1

	)

333 
	#__USE_UNIX98
 1

	)

334 #unde
_LARGEFILE_SOURCE


335 
	#_LARGEFILE_SOURCE
 1

	)

336 #i(
_XOPEN_SOURCE
 - 0) >= 600

337 #i(
_XOPEN_SOURCE
 - 0) >= 700

338 
	#__USE_XOPEN2K8
 1

	)

339 
	#__USE_XOPEN2K8XSI
 1

	)

341 
	#__USE_XOPEN2K
 1

	)

342 
	#__USE_XOPEN2KXSI
 1

	)

343 #unde
__USE_ISOC95


344 
	#__USE_ISOC95
 1

	)

345 #unde
__USE_ISOC99


346 
	#__USE_ISOC99
 1

	)

349 #ifde
_XOPEN_SOURCE_EXTENDED


350 
	#__USE_XOPEN_EXTENDED
 1

	)

355 #ifde
_LARGEFILE_SOURCE


356 
	#__USE_LARGEFILE
 1

	)

359 #ifde
_LARGEFILE64_SOURCE


360 
	#__USE_LARGEFILE64
 1

	)

363 #i
defed
 
_FILE_OFFSET_BITS
 && _FILE_OFFSET_BITS == 64

364 
	#__USE_FILE_OFFSET64
 1

	)

367 #i
defed
 
_DEFAULT_SOURCE


368 
	#__USE_MISC
 1

	)

371 #ifdef 
_ATFILE_SOURCE


372 
	#__USE_ATFILE
 1

	)

375 #ifdef 
_GNU_SOURCE


376 
	#__USE_GNU
 1

	)

379 #i
defed
 
_FORTIFY_SOURCE
 && _FORTIFY_SOURCE > 0 \

380 && 
__GNUC_PREREQ
 (4, 1&& 
defed
 
	g__OPTIMIZE__
 && __OPTIMIZE__ > 0

381 #i
_FORTIFY_SOURCE
 > 1

382 
	#__USE_FORTIFY_LEVEL
 2

	)

384 
	#__USE_FORTIFY_LEVEL
 1

	)

387 
	#__USE_FORTIFY_LEVEL
 0

	)

394 #i
defed
 
__lulus
 ? __lulu>201402L : defed 
__USE_ISOC11


395 
	#__GLIBC_USE_DEPRECATED_GETS
 0

	)

397 
	#__GLIBC_USE_DEPRECATED_GETS
 1

	)

402 
	~<dc-edef.h
>

410 #unde
__GNU_LIBRARY__


411 
	#__GNU_LIBRARY__
 6

	)

415 
	#__GLIBC__
 2

	)

416 
	#__GLIBC_MINOR__
 27

	)

418 
	#__GLIBC_PREREQ
(
maj
, 
m
) \

419 ((
__GLIBC__
 << 16+ 
__GLIBC_MINOR__
 >((
maj
<< 16+ (
m
))

	)

422 #ide
__ASSEMBLER__


423 #ide
_SYS_CDEFS_H


424 
	~<sys/cdefs.h
>

429 #i
defed
 
__USE_FILE_OFFSET64
 && !defed 
__REDIRECT


430 
	#__USE_LARGEFILE
 1

	)

431 
	#__USE_LARGEFILE64
 1

	)

437 #i
__GNUC_PREREQ
 (2, 7&& 
defed
 
__OPTIMIZE__
 \

438 && !
defed
 
	g__OPTIMIZE_SIZE__
 && !defed 
	g__NO_INLINE__
 \

439 && 
defed
 
	g__ex_le


440 
	#__USE_EXTERN_INLINES
 1

	)

448 
	~<gnu/ubs.h
>

	@/usr/include/strings.h

18 #idef 
_STRINGS_H


19 
	#_STRINGS_H
 1

	)

21 
	~<us.h
>

22 
	#__ed_size_t


	)

23 
	~<ddef.h
>

26 #i
defed
 
__lulus
 && 
__GNUC_PREREQ
 (4, 4)

27 
	#__CORRECT_ISO_CPP_STRINGS_H_PROTO


	)

30 
	g__BEGIN_DECLS


32 #i
defed
 
__USE_MISC
 || !defed 
__USE_XOPEN2K8


34 
	$bcmp
 (cڡ *
__s1
, cڡ *
__s2
, 
size_t
 
__n
)

35 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

38 
	$bcy
 (cڡ *
__c
, *
__de
, 
size_t
 
__n
)

39 
__THROW
 
	`__nnu
 ((1, 2));

42 
	$bzo
 (*
__s
, 
size_t
 
__n

__THROW
 
	`__nnu
 ((1));

45 #ifde
__CORRECT_ISO_CPP_STRINGS_H_PROTO


48 *
	`dex
 (*
__s
, 
__c
)

49 
__THROW
 
	`__asm
 ("dex"
__ibu_pu__
 
	`__nnu
 ((1));

50 cڡ *
	`dex
 (cڡ *
__s
, 
__c
)

51 
__THROW
 
	`__asm
 ("dex"
__ibu_pu__
 
	`__nnu
 ((1));

53 #i
defed
 
__OPTIMIZE__


54 
__ex_ways_le
 *

55 
	`dex
 (*
__s
, 
__c

__THROW


57  
	`__but_dex
 (
__s
, 
__c
);

60 
__ex_ways_le
 const *

61 
	`dex
 (cڡ *
__s
, 
__c

__THROW


63  
	`__but_dex
 (
__s
, 
__c
);

66 
	}
}

68 *
	$dex
 (cڡ *
__s
, 
__c
)

69 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1));

73 #ifde
__CORRECT_ISO_CPP_STRINGS_H_PROTO


76 *
	`rdex
 (*
__s
, 
__c
)

77 
__THROW
 
	`__asm
 ("rdex"
__ibu_pu__
 
	`__nnu
 ((1));

78 cڡ *
	`rdex
 (cڡ *
__s
, 
__c
)

79 
__THROW
 
	`__asm
 ("rdex"
__ibu_pu__
 
	`__nnu
 ((1));

81 #i
defed
 
__OPTIMIZE__


82 
__ex_ways_le
 *

83 
	`rdex
 (*
__s
, 
__c

__THROW


85  
	`__but_rdex
 (
__s
, 
__c
);

88 
__ex_ways_le
 const *

89 
	`rdex
 (cڡ *
__s
, 
__c

__THROW


91  
	`__but_rdex
 (
__s
, 
__c
);

94 
	}
}

96 *
	$rdex
 (cڡ *
__s
, 
__c
)

97 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1));

101 #i
defed
 
__USE_MISC
 || !defed 
__USE_XOPEN2K8
 || defed 
__USE_XOPEN2K8XSI


104 
	$ffs
 (
__i

__THROW
 
__ibu_cڡ__
;

109 #ifdef 
__USE_MISC


110 
	$ff
 (
__l

__THROW
 
__ibu_cڡ__
;

111 
__exnsi__
 
	$ffl
 (
__
)

112 
__THROW
 
__ibu_cڡ__
;

116 
	$rcmp
 (cڡ *
__s1
, cڡ *
__s2
)

117 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

120 
	$cmp
 (cڡ *
__s1
, cڡ *
__s2
, 
size_t
 
__n
)

121 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2));

123 #ifdef 
__USE_XOPEN2K8


125 
	~<bs/tys/lo_t.h
>

128 
	$rcmp_l
 (cڡ *
__s1
, cڡ *
__s2
, 
lo_t
 
__loc
)

129 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2, 3));

133 
	$cmp_l
 (cڡ *
__s1
, cڡ *
__s2
,

134 
size_t
 
__n
, 
lo_t
 
__loc
)

135 
__THROW
 
__ibu_pu__
 
	`__nnu
 ((1, 2, 4));

138 
__END_DECLS


140 #i
	`__GNUC_PREREQ
 (3,4&& 
__USE_FORTIFY_LEVEL
 > 0 \

141 && 
defed
 
__ftify_funi


143 #i
defed
 
__USE_MISC
 || !defed 
__USE_XOPEN2K8


144 
	~<bs/rgs_ftifd.h
>

	@/usr/include/stdc-predef.h

18 #idef 
_STDC_PREDEF_H


19 
	#_STDC_PREDEF_H
 1

	)

36 #ifde
__GCC_IEC_559


37 #i
__GCC_IEC_559
 > 0

38 
	#__STDC_IEC_559__
 1

	)

41 
	#__STDC_IEC_559__
 1

	)

44 #ifde
__GCC_IEC_559_COMPLEX


45 #i
__GCC_IEC_559_COMPLEX
 > 0

46 
	#__STDC_IEC_559_COMPLEX__
 1

	)

49 
	#__STDC_IEC_559_COMPLEX__
 1

	)

58 
	#__STDC_ISO_10646__
 201706L

	)

61 
	#__STDC_NO_THREADS__
 1

	)

	@
1
.
1
/usr/include
406
15681
src/lib/CMSIS/CM4/CoreSupport/arm_common_tables.h
src/lib/CMSIS/CM4/CoreSupport/arm_const_structs.h
src/lib/CMSIS/CM4/CoreSupport/arm_math.h
src/lib/CMSIS/CM4/CoreSupport/core_cm0.h
src/lib/CMSIS/CM4/CoreSupport/core_cm0plus.h
src/lib/CMSIS/CM4/CoreSupport/core_cm3.h
src/lib/CMSIS/CM4/CoreSupport/core_cm4.h
src/lib/CMSIS/CM4/CoreSupport/core_cm7.h
src/lib/CMSIS/CM4/CoreSupport/core_cmFunc.h
src/lib/CMSIS/CM4/CoreSupport/core_cmInstr.h
src/lib/CMSIS/CM4/CoreSupport/core_cmSimd.h
src/lib/CMSIS/CM4/CoreSupport/core_sc000.h
src/lib/CMSIS/CM4/CoreSupport/core_sc300.h
src/lib/CMSIS/CM4/DeviceSupport/ST/STM32F4xx/stm32f4xx.h
src/lib/CMSIS/CM4/DeviceSupport/ST/STM32F4xx/stm32f4xx_conf.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/misc.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_adc.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_can.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_cec.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_crc.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_cryp.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_dac.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_dbgmcu.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_dcmi.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_dfsdm.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_dma.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_dma2d.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_dsi.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_exti.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_flash.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_flash_ramfunc.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_fmc.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_fmpi2c.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_fsmc.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_gpio.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_hash.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_i2c.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_iwdg.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_lptim.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_ltdc.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_pwr.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_qspi.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_rcc.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_rng.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_rtc.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_sai.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_sdio.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_spdifrx.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_spi.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_syscfg.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_tim.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_usart.h
src/lib/STM32F4xx_StdPeriph_Drivers/inc/stm32f4xx_wwdg.h
src/lib/STM32F4xx_StdPeriph_Drivers/src/misc.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_adc.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_can.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_cec.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_crc.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_cryp.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_cryp_aes.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_cryp_des.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_cryp_tdes.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_dac.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_dbgmcu.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_dcmi.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_dfsdm.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_dma.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_dma2d.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_dsi.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_exti.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_flash.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_flash_ramfunc.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_fmc.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_fmpi2c.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_fsmc.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_gpio.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_hash.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_hash_md5.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_hash_sha1.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_i2c.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_iwdg.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_lptim.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_ltdc.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_pwr.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_qspi.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_rcc.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_rng.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_rtc.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_sai.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_sdio.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_spdifrx.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_spi.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_syscfg.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_tim.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_usart.c
src/lib/STM32F4xx_StdPeriph_Drivers/src/stm32f4xx_wwdg.c
src/lib/STM32_USB-FS-Device_Driver/inc/usb_core.h
src/lib/STM32_USB-FS-Device_Driver/inc/usb_def.h
src/lib/STM32_USB-FS-Device_Driver/inc/usb_init.h
src/lib/STM32_USB-FS-Device_Driver/inc/usb_int.h
src/lib/STM32_USB-FS-Device_Driver/inc/usb_lib.h
src/lib/STM32_USB-FS-Device_Driver/inc/usb_mem.h
src/lib/STM32_USB-FS-Device_Driver/inc/usb_regs.h
src/lib/STM32_USB-FS-Device_Driver/inc/usb_sil.h
src/lib/STM32_USB-FS-Device_Driver/inc/usb_type.h
src/lib/STM32_USB-FS-Device_Driver/src/usb_core.c
src/lib/STM32_USB-FS-Device_Driver/src/usb_init.c
src/lib/STM32_USB-FS-Device_Driver/src/usb_int.c
src/lib/STM32_USB-FS-Device_Driver/src/usb_mem.c
src/lib/STM32_USB-FS-Device_Driver/src/usb_regs.c
src/lib/STM32_USB-FS-Device_Driver/src/usb_sil.c
src/lib/STM32_USB_Device_Library/Class/cdc/inc/usbd_cdc_core.h
src/lib/STM32_USB_Device_Library/Class/cdc/src/usbd_cdc_core.c
src/lib/STM32_USB_Device_Library/Core/inc/usbd_conf_template.h
src/lib/STM32_USB_Device_Library/Core/inc/usbd_core.h
src/lib/STM32_USB_Device_Library/Core/inc/usbd_def.h
src/lib/STM32_USB_Device_Library/Core/inc/usbd_ioreq.h
src/lib/STM32_USB_Device_Library/Core/inc/usbd_req.h
src/lib/STM32_USB_Device_Library/Core/inc/usbd_usr.h
src/lib/STM32_USB_Device_Library/Core/src/usbd_core.c
src/lib/STM32_USB_Device_Library/Core/src/usbd_ioreq.c
src/lib/STM32_USB_Device_Library/Core/src/usbd_req.c
src/lib/STM32_USB_OTG_Driver/inc/usb_bsp.h
src/lib/STM32_USB_OTG_Driver/inc/usb_conf_template.h
src/lib/STM32_USB_OTG_Driver/inc/usb_core.h
src/lib/STM32_USB_OTG_Driver/inc/usb_dcd.h
src/lib/STM32_USB_OTG_Driver/inc/usb_dcd_int.h
src/lib/STM32_USB_OTG_Driver/inc/usb_defines.h
src/lib/STM32_USB_OTG_Driver/inc/usb_hcd.h
src/lib/STM32_USB_OTG_Driver/inc/usb_hcd_int.h
src/lib/STM32_USB_OTG_Driver/inc/usb_otg.h
src/lib/STM32_USB_OTG_Driver/inc/usb_regs.h
src/lib/STM32_USB_OTG_Driver/src/usb_bsp_template.c
src/lib/STM32_USB_OTG_Driver/src/usb_core.c
src/lib/STM32_USB_OTG_Driver/src/usb_dcd.c
src/lib/STM32_USB_OTG_Driver/src/usb_dcd_int.c
src/lib/STM32_USB_OTG_Driver/src/usb_hcd.c
src/lib/STM32_USB_OTG_Driver/src/usb_hcd_int.c
src/lib/STM32_USB_OTG_Driver/src/usb_otg.c
src/quad/blackbox/blackbox.c
src/quad/blackbox/blackbox.h
src/quad/blackbox/blackbox_io.c
src/quad/blackbox/blackbox_io.h
src/quad/build/atomic.h
src/quad/build/debug.c
src/quad/build/debug.h
src/quad/build/platform.h
src/quad/build/version.h
src/quad/common/axis.h
src/quad/common/filter.c
src/quad/common/filter.h
src/quad/common/maths.c
src/quad/common/maths.h
src/quad/common/printf.c
src/quad/common/printf.h
src/quad/common/printf_back.c
src/quad/common/printf_back.h
src/quad/common/time.h
src/quad/common/typeconversion.c
src/quad/common/typeconversion.h
src/quad/common/utils.h
src/quad/config/configMaster.h
src/quad/config/config_eeprom.c
src/quad/config/config_eeprom.h
src/quad/config/config_profile.h
src/quad/config/feature.c
src/quad/config/feature.h
src/quad/drivers/IOTypes.h
src/quad/drivers/OLED/oled.c
src/quad/drivers/OLED/oled.h
src/quad/drivers/OLED/oledfont.h
src/quad/drivers/RCCTypes.h
src/quad/drivers/accgyro.h
src/quad/drivers/accgyro_i2c_mpu9250.c
src/quad/drivers/accgyro_i2c_mpu9250.h
src/quad/drivers/accgyro_mpu.c
src/quad/drivers/accgyro_mpu.h
src/quad/drivers/accgyro_mpu6050.c
src/quad/drivers/accgyro_mpu6050.h
src/quad/drivers/accgyro_spi_mpu9250.c
src/quad/drivers/accgyro_spi_mpu9250.h
src/quad/drivers/bitband_i2c_soft.c
src/quad/drivers/bitband_i2c_soft.h
src/quad/drivers/bluetoothSerial6.c
src/quad/drivers/bluetoothSerial6.h
src/quad/drivers/bus_i2c.h
src/quad/drivers/bus_i2c_soft.c
src/quad/drivers/bus_spi.c
src/quad/drivers/bus_spi.h
src/quad/drivers/button.c
src/quad/drivers/button.h
src/quad/drivers/compassDev.h
src/quad/drivers/dma.h
src/quad/drivers/dma_stm32f4xx.c
src/quad/drivers/eMPL/dmpKey.h
src/quad/drivers/eMPL/dmpmap.h
src/quad/drivers/eMPL/inv_mpu.c
src/quad/drivers/eMPL/inv_mpu.h
src/quad/drivers/eMPL/inv_mpu_dmp_motion_driver.c
src/quad/drivers/eMPL/inv_mpu_dmp_motion_driver.h
src/quad/drivers/exti.c
src/quad/drivers/exti.h
src/quad/drivers/gps.c
src/quad/drivers/gps.h
src/quad/drivers/gyro_sync.c
src/quad/drivers/gyro_sync.h
src/quad/drivers/io.c
src/quad/drivers/io.h
src/quad/drivers/ioImpl.h
src/quad/drivers/io_def_generated.h
src/quad/drivers/iodef.h
src/quad/drivers/led.c
src/quad/drivers/led.h
src/quad/drivers/ledTimer.h
src/quad/drivers/mpu6050.c
src/quad/drivers/mpu6050.h
src/quad/drivers/mpu6050_soft_i2c.c
src/quad/drivers/mpu6050_soft_i2c.h
src/quad/drivers/mpu9250_soft_i2c.c
src/quad/drivers/mpu9250_soft_i2c.h
src/quad/drivers/msp_serial.c
src/quad/drivers/msp_serial.h
src/quad/drivers/nvic.h
src/quad/drivers/pwm_output.c
src/quad/drivers/pwm_output.h
src/quad/drivers/rcc.c
src/quad/drivers/rcc.h
src/quad/drivers/resource.h
src/quad/drivers/rxSerial1Test.c
src/quad/drivers/rxSerial1Test.h
src/quad/drivers/rxSerial3Test.c
src/quad/drivers/rxSerial3Test.h
src/quad/drivers/rx_pwm.c
src/quad/drivers/rx_pwm.h
src/quad/drivers/sdcard.c
src/quad/drivers/sdcard.h
src/quad/drivers/sdcard_standard.c
src/quad/drivers/sdcard_standard.h
src/quad/drivers/sensor.h
src/quad/drivers/serial.c
src/quad/drivers/serial.h
src/quad/drivers/serial_uart.c
src/quad/drivers/serial_uart.h
src/quad/drivers/serial_uart_impl.h
src/quad/drivers/serial_uart_stm32f4xx.c
src/quad/drivers/serial_usb_vcp.c
src/quad/drivers/serial_usb_vcp.h
src/quad/drivers/sound_beeper.c
src/quad/drivers/sound_beeper.h
src/quad/drivers/system.c
src/quad/drivers/system.h
src/quad/drivers/timer.c
src/quad/drivers/timer.h
src/quad/drivers/timerLedsTesting.c
src/quad/drivers/timerLedsTesting.h
src/quad/drivers/timerUserBtnInputTesting.c
src/quad/drivers/timerUserBtnInputTesting.h
src/quad/drivers/timer_stm32f4xx.c
src/quad/drivers/ultrasound_hcsr04.c
src/quad/drivers/ultrasound_hcsr04.h
src/quad/drivers/usbd_cdc_vcp.h
src/quad/fc/config.c
src/quad/fc/config.h
src/quad/fc/fc_core.c
src/quad/fc/fc_core.h
src/quad/fc/fc_msp.c
src/quad/fc/fc_msp.h
src/quad/fc/fc_rc.c
src/quad/fc/fc_rc.h
src/quad/fc/fc_tasks.c
src/quad/fc/fc_tasks.h
src/quad/fc/rc_controls.c
src/quad/fc/rc_controls.h
src/quad/fc/runtime_config.c
src/quad/fc/runtime_config.h
src/quad/flight/imu.c
src/quad/flight/imu.h
src/quad/flight/mixer.c
src/quad/flight/mixer.h
src/quad/flight/pid.c
src/quad/flight/pid.h
src/quad/io/asyncfatfs/asyncfatfs.c
src/quad/io/asyncfatfs/asyncfatfs.h
src/quad/io/asyncfatfs/asyncfatfs_back.c
src/quad/io/asyncfatfs/fat_standard.c
src/quad/io/asyncfatfs/fat_standard.h
src/quad/io/beeper.c
src/quad/io/beeper.h
src/quad/io/motors.h
src/quad/rx/pwm.c
src/quad/rx/pwm.h
src/quad/rx/rx.c
src/quad/rx/rx.h
src/quad/rx/sbus.c
src/quad/rx/sbus.h
src/quad/scheduler/scheduler.c
src/quad/scheduler/scheduler.h
src/quad/sensors/acceleration.c
src/quad/sensors/acceleration.h
src/quad/sensors/barometer.h
src/quad/sensors/boardAlignment.c
src/quad/sensors/boardAlignment.h
src/quad/sensors/compass.c
src/quad/sensors/compass.h
src/quad/sensors/gyro.c
src/quad/sensors/gyro.h
src/quad/sensors/initialisation.c
src/quad/sensors/initialisation.h
src/quad/sensors/sensors.h
src/quad/sensors/ultrasound.c
src/quad/sensors/ultrasound.h
src/quad/target/1-RCC/main.c
src/quad/target/1-RCC/stm32f4xx_it.c
src/quad/target/1-RCC/stm32f4xx_it.h
src/quad/target/1-RCC/system_stm32f4xx.c
src/quad/target/1-RCC/system_stm32f4xx.h
src/quad/target/10-SDCARD/common.h
src/quad/target/10-SDCARD/main.c
src/quad/target/10-SDCARD/system_stm32f4xx.c
src/quad/target/10-SDCARD/system_stm32f4xx.h
src/quad/target/10-SDCARD/target.c
src/quad/target/10-SDCARD/target.h
src/quad/target/11-CLI/common.h
src/quad/target/11-CLI/main.c
src/quad/target/11-CLI/system_stm32f4xx.c
src/quad/target/11-CLI/system_stm32f4xx.h
src/quad/target/11-CLI/target.c
src/quad/target/11-CLI/target.h
src/quad/target/12-RTOS/common.h
src/quad/target/12-RTOS/main.c
src/quad/target/12-RTOS/system_stm32f4xx.c
src/quad/target/12-RTOS/system_stm32f4xx.h
src/quad/target/12-RTOS/target.c
src/quad/target/12-RTOS/target.h
src/quad/target/13-PID/common.h
src/quad/target/13-PID/main.c
src/quad/target/13-PID/system_stm32f4xx.c
src/quad/target/13-PID/system_stm32f4xx.h
src/quad/target/13-PID/target.c
src/quad/target/13-PID/target.h
src/quad/target/2-GPIO/main.c
src/quad/target/2-GPIO/stm32f4xx_it.c
src/quad/target/2-GPIO/stm32f4xx_it.h
src/quad/target/2-GPIO/system_stm32f4xx.c
src/quad/target/2-GPIO/system_stm32f4xx.h
src/quad/target/2-GPIO/target.h
src/quad/target/3-EXTI/main.c
src/quad/target/3-EXTI/stm32f4xx_it.c
src/quad/target/3-EXTI/stm32f4xx_it.h
src/quad/target/3-EXTI/system_stm32f4xx.c
src/quad/target/3-EXTI/system_stm32f4xx.h
src/quad/target/3-EXTI/target.h
src/quad/target/4-SERIAL/main.c
src/quad/target/4-SERIAL/system_stm32f4xx.c
src/quad/target/4-SERIAL/system_stm32f4xx.h
src/quad/target/4-SERIAL/target.h
src/quad/target/5-IMU/main.c
src/quad/target/5-IMU/system_stm32f4xx.c
src/quad/target/5-IMU/system_stm32f4xx.h
src/quad/target/5-IMU/target.h
src/quad/target/6-TIMER/main.c
src/quad/target/6-TIMER/system_stm32f4xx.c
src/quad/target/6-TIMER/system_stm32f4xx.h
src/quad/target/6-TIMER/target.c
src/quad/target/6-TIMER/target.h
src/quad/target/7-RADIO/common.h
src/quad/target/7-RADIO/main.c
src/quad/target/7-RADIO/system_stm32f4xx.c
src/quad/target/7-RADIO/system_stm32f4xx.h
src/quad/target/7-RADIO/target.c
src/quad/target/7-RADIO/target.h
src/quad/target/8-BLDCMOTOR/common.h
src/quad/target/8-BLDCMOTOR/main.c
src/quad/target/8-BLDCMOTOR/system_stm32f4xx.c
src/quad/target/8-BLDCMOTOR/system_stm32f4xx.h
src/quad/target/8-BLDCMOTOR/target.c
src/quad/target/8-BLDCMOTOR/target.h
src/quad/target/9-FLASHEEPROM/common.h
src/quad/target/9-FLASHEEPROM/main.c
src/quad/target/9-FLASHEEPROM/system_stm32f4xx.c
src/quad/target/9-FLASHEEPROM/system_stm32f4xx.h
src/quad/target/9-FLASHEEPROM/target.c
src/quad/target/9-FLASHEEPROM/target.h
src/quad/vcpf4/stm32f4xx_it.c
src/quad/vcpf4/stm32f4xx_it.h
src/quad/vcpf4/usb_bsp.c
src/quad/vcpf4/usb_conf.h
src/quad/vcpf4/usbd_cdc_vcp.c
src/quad/vcpf4/usbd_cdc_vcp.h
src/quad/vcpf4/usbd_conf.h
src/quad/vcpf4/usbd_desc.c
src/quad/vcpf4/usbd_desc.h
src/quad/vcpf4/usbd_usr.c
/usr/include/ctype.h
/usr/include/math.h
/usr/include/printf.h
/usr/include/stdint.h
/usr/include/stdio.h
/usr/include/stdlib.h
/usr/include/string.h
/usr/include/time.h
/usr/include/alloca.h
/usr/include/endian.h
/usr/include/features.h
/usr/include/strings.h
/usr/include/stdc-predef.h
