#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jan  9 16:04:20 2024
# Process ID: 397844
# Current directory: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/auto_create_project
# Command line: vivado -source create_project.tcl
# Log file: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/auto_create_project/vivado.log
# Journal file: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/auto_create_project/vivado.jou
# Running On: alinx-System-Product-Name, OS: Linux, CPU Frequency: 2913.498 MHz, CPU Physical cores: 32, Host memory: 134221 MB
#-----------------------------------------------------------
start_gui
Sourcing tcl script '/home/alinx/Xilinx/Vivado/2023.1/scripts/Vivado_init.tcl'
445 Beta devices matching pattern found, 86 enabled.
enable_beta_device: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 8501.391 ; gain = 68.910 ; free physical = 12326 ; free virtual = 83481
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/alinx/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/alinx/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/alinx/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/alinx/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/alinx/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/alinx/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /home/alinx/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/alinx/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /home/alinx/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/alinx/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /home/alinx/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/alinx/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/alinx/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/alinx/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/alinx/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
source create_project.tcl
# set proj_name "edge_detector"
# set tclpath [pwd]
# cd ..
# set projpath [pwd]
# cd ..
# set Vitispath [pwd]
# set bdname "design_1"
# create_project -force $proj_name $projpath/$proj_name -part xc7z010clg400-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/alinx/Xilinx/Vivado/2023.1/data/ip'.
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# file mkdir $projpath/$proj_name/$proj_name.srcs/sources_1/ip
# file mkdir $projpath/$proj_name/$proj_name.srcs/sources_1/new
# file mkdir $projpath/$proj_name/$proj_name.srcs/sources_1/bd
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# file mkdir $projpath/$proj_name/$proj_name.srcs/constrs_1/new
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# file mkdir $projpath/$proj_name/$proj_name.srcs/sim_1/new
# set_property  ip_repo_paths  $tclpath/ip/ [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/auto_create_project/ip'.
# create_bd_design $bdname
Wrote  : </media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.srcs/sources_1/bd/design_1/design_1.bd> 
# update_compile_order -fileset sources_1
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
# open_bd_design $projpath/$proj_name/$proj_name.srcs/sources_1/bd/$bdname/$bdname.bd
# source $tclpath/design_1.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2023.1
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xc7z020clg400-2
## }
## variable design_name
## set design_name design_1
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD::TCL 103-2002] Constructing design in IPI design <design_1>...
## common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "design_1".
## if { $nRet != 0 } {
##    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## digilentinc.com:ip:axi_dynclk:1.0\
## alinx.com.cn:user:i2c_extender:1.1\
## xilinx.com:ip:processing_system7:5.5\
## digilentinc.com:ip:rgb2dvi:1.3\
## xilinx.com:ip:axis_subset_converter:1.1\
## xilinx.com:ip:axi_gpio:2.0\
## xilinx.com:ip:proc_sys_reset:5.0\
## xilinx.com:ip:util_ds_buf:2.2\
## xilinx.com:ip:v_axi4s_vid_out:4.0\
## xilinx.com:ip:v_tc:6.2\
## www.alinx.com.cn:user:alinx_ov5640:5.4\
## xilinx.com:ip:system_ila:1.1\
## xilinx.com:hls:mem2stream:1.0\
## xilinx.com:hls:stream2mem:1.0\
## xilinx.com:hls:edge_detector:1.0\
## "
## 
##    set list_ips_missing ""
##    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
digilentinc.com:ip:axi_dynclk:1.0 alinx.com.cn:user:i2c_extender:1.1 xilinx.com:ip:processing_system7:5.5 digilentinc.com:ip:rgb2dvi:1.3 xilinx.com:ip:axis_subset_converter:1.1 xilinx.com:ip:axi_gpio:2.0 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:util_ds_buf:2.2 xilinx.com:ip:v_axi4s_vid_out:4.0 xilinx.com:ip:v_tc:6.2 www.alinx.com.cn:user:alinx_ov5640:5.4 xilinx.com:ip:system_ila:1.1 xilinx.com:hls:mem2stream:1.0 xilinx.com:hls:stream2mem:1.0 xilinx.com:hls:edge_detector:1.0  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
## 
##   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
## 
##   set cmos1_i2c [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 cmos1_i2c ]
## 
##   set cmos_rstn [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 cmos_rstn ]
## 
##   set hdmi_ddc [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 hdmi_ddc ]
## 
##   set TMDS [ create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:tmds_rtl:1.0 TMDS ]
## 
## 
##   # Create ports
##   set cmos1_vsync [ create_bd_port -dir I cmos1_vsync ]
##   set cmos1_pclk [ create_bd_port -dir I cmos1_pclk ]
##   set cmos1_href [ create_bd_port -dir I cmos1_href ]
##   set cmos1_d [ create_bd_port -dir I -from 9 -to 0 cmos1_d ]
##   set hdmi_oen [ create_bd_port -dir O hdmi_oen ]
## 
##   # Create instance: axi_dynclk_0, and set properties
##   set axi_dynclk_0 [ create_bd_cell -type ip -vlnv digilentinc.com:ip:axi_dynclk:1.0 axi_dynclk_0 ]
## 
##   set_property -dict [ list \
##    CONFIG.SUPPORTS_NARROW_BURST {0} \
##    CONFIG.NUM_READ_OUTSTANDING {1} \
##    CONFIG.NUM_WRITE_OUTSTANDING {1} \
##    CONFIG.MAX_BURST_LENGTH {1} \
##  ] [get_bd_intf_pins /axi_dynclk_0/s00_axi]
## 
##   # Create instance: i2c_extender_0, and set properties
##   set i2c_extender_0 [ create_bd_cell -type ip -vlnv alinx.com.cn:user:i2c_extender:1.1 i2c_extender_0 ]
## 
##   # Create instance: processing_system7_0, and set properties
##   set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
##   set_property -dict [list \
##     CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} \
##     CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
##     CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
##     CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \
##     CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
##     CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
##     CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {142.857132} \
##     CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
##     CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
##     CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
##     CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {100.000000} \
##     CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
##     CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
##     CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
##     CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
##     CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
##     CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
##     CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {666.666666} \
##     CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
##     CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
##     CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
##     CONFIG.PCW_CLK0_FREQ {100000000} \
##     CONFIG.PCW_CLK1_FREQ {142857132} \
##     CONFIG.PCW_CLK2_FREQ {10000000} \
##     CONFIG.PCW_CLK3_FREQ {10000000} \
##     CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {767} \
##     CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
##     CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \
##     CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
##     CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
##     CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
##     CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
##     CONFIG.PCW_DDR_RAM_HIGHADDR {0x3FFFFFFF} \
##     CONFIG.PCW_DM_WIDTH {4} \
##     CONFIG.PCW_DQS_WIDTH {4} \
##     CONFIG.PCW_DQ_WIDTH {32} \
##     CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
##     CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
##     CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
##     CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
##     CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
##     CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
##     CONFIG.PCW_ENET0_RESET_ENABLE {0} \
##     CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_ENET_RESET_ENABLE {1} \
##     CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
##     CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
##     CONFIG.PCW_EN_4K_TIMER {0} \
##     CONFIG.PCW_EN_CAN0 {0} \
##     CONFIG.PCW_EN_CAN1 {0} \
##     CONFIG.PCW_EN_CLK0_PORT {1} \
##     CONFIG.PCW_EN_CLK1_PORT {1} \
##     CONFIG.PCW_EN_CLK2_PORT {0} \
##     CONFIG.PCW_EN_CLK3_PORT {0} \
##     CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
##     CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
##     CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
##     CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
##     CONFIG.PCW_EN_DDR {1} \
##     CONFIG.PCW_EN_EMIO_CAN0 {0} \
##     CONFIG.PCW_EN_EMIO_CAN1 {0} \
##     CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
##     CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
##     CONFIG.PCW_EN_EMIO_ENET0 {0} \
##     CONFIG.PCW_EN_EMIO_ENET1 {0} \
##     CONFIG.PCW_EN_EMIO_GPIO {0} \
##     CONFIG.PCW_EN_EMIO_I2C0 {1} \
##     CONFIG.PCW_EN_EMIO_I2C1 {0} \
##     CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
##     CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
##     CONFIG.PCW_EN_EMIO_PJTAG {0} \
##     CONFIG.PCW_EN_EMIO_SDIO0 {0} \
##     CONFIG.PCW_EN_EMIO_SDIO1 {0} \
##     CONFIG.PCW_EN_EMIO_SPI0 {0} \
##     CONFIG.PCW_EN_EMIO_SPI1 {0} \
##     CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
##     CONFIG.PCW_EN_EMIO_TRACE {0} \
##     CONFIG.PCW_EN_EMIO_TTC0 {0} \
##     CONFIG.PCW_EN_EMIO_TTC1 {0} \
##     CONFIG.PCW_EN_EMIO_UART0 {0} \
##     CONFIG.PCW_EN_EMIO_UART1 {0} \
##     CONFIG.PCW_EN_EMIO_WDT {0} \
##     CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
##     CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
##     CONFIG.PCW_EN_ENET0 {1} \
##     CONFIG.PCW_EN_ENET1 {0} \
##     CONFIG.PCW_EN_GPIO {1} \
##     CONFIG.PCW_EN_I2C0 {1} \
##     CONFIG.PCW_EN_I2C1 {0} \
##     CONFIG.PCW_EN_MODEM_UART0 {0} \
##     CONFIG.PCW_EN_MODEM_UART1 {0} \
##     CONFIG.PCW_EN_PJTAG {0} \
##     CONFIG.PCW_EN_PTP_ENET0 {0} \
##     CONFIG.PCW_EN_PTP_ENET1 {0} \
##     CONFIG.PCW_EN_QSPI {1} \
##     CONFIG.PCW_EN_RST0_PORT {1} \
##     CONFIG.PCW_EN_RST1_PORT {0} \
##     CONFIG.PCW_EN_RST2_PORT {0} \
##     CONFIG.PCW_EN_RST3_PORT {0} \
##     CONFIG.PCW_EN_SDIO0 {1} \
##     CONFIG.PCW_EN_SDIO1 {0} \
##     CONFIG.PCW_EN_SMC {0} \
##     CONFIG.PCW_EN_SPI0 {0} \
##     CONFIG.PCW_EN_SPI1 {0} \
##     CONFIG.PCW_EN_TRACE {0} \
##     CONFIG.PCW_EN_TTC0 {0} \
##     CONFIG.PCW_EN_TTC1 {0} \
##     CONFIG.PCW_EN_UART0 {0} \
##     CONFIG.PCW_EN_UART1 {1} \
##     CONFIG.PCW_EN_USB0 {1} \
##     CONFIG.PCW_EN_USB1 {0} \
##     CONFIG.PCW_EN_WDT {0} \
##     CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_FCLK_CLK0_BUF {FALSE} \
##     CONFIG.PCW_FCLK_CLK1_BUF {TRUE} \
##     CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
##     CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {150} \
##     CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
##     CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
##     CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
##     CONFIG.PCW_FPGA_FCLK1_ENABLE {1} \
##     CONFIG.PCW_GP0_EN_MODIFIABLE_TXN {1} \
##     CONFIG.PCW_GP0_NUM_READ_THREADS {4} \
##     CONFIG.PCW_GP0_NUM_WRITE_THREADS {4} \
##     CONFIG.PCW_GP1_EN_MODIFIABLE_TXN {1} \
##     CONFIG.PCW_GP1_NUM_READ_THREADS {4} \
##     CONFIG.PCW_GP1_NUM_WRITE_THREADS {4} \
##     CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
##     CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
##     CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
##     CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
##     CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
##     CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
##     CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
##     CONFIG.PCW_I2C0_I2C0_IO {EMIO} \
##     CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_I2C_RESET_ENABLE {0} \
##     CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
##     CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
##     CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
##     CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_0_PULLUP {enabled} \
##     CONFIG.PCW_MIO_0_SLEW {slow} \
##     CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_10_PULLUP {enabled} \
##     CONFIG.PCW_MIO_10_SLEW {slow} \
##     CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_11_PULLUP {enabled} \
##     CONFIG.PCW_MIO_11_SLEW {slow} \
##     CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_12_PULLUP {enabled} \
##     CONFIG.PCW_MIO_12_SLEW {slow} \
##     CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_13_PULLUP {enabled} \
##     CONFIG.PCW_MIO_13_SLEW {slow} \
##     CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_14_PULLUP {enabled} \
##     CONFIG.PCW_MIO_14_SLEW {slow} \
##     CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_15_PULLUP {enabled} \
##     CONFIG.PCW_MIO_15_SLEW {slow} \
##     CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_16_PULLUP {enabled} \
##     CONFIG.PCW_MIO_16_SLEW {slow} \
##     CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_17_PULLUP {enabled} \
##     CONFIG.PCW_MIO_17_SLEW {slow} \
##     CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_18_PULLUP {enabled} \
##     CONFIG.PCW_MIO_18_SLEW {slow} \
##     CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_19_PULLUP {enabled} \
##     CONFIG.PCW_MIO_19_SLEW {slow} \
##     CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_1_PULLUP {enabled} \
##     CONFIG.PCW_MIO_1_SLEW {slow} \
##     CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_20_PULLUP {enabled} \
##     CONFIG.PCW_MIO_20_SLEW {slow} \
##     CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_21_PULLUP {enabled} \
##     CONFIG.PCW_MIO_21_SLEW {slow} \
##     CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_22_PULLUP {enabled} \
##     CONFIG.PCW_MIO_22_SLEW {slow} \
##     CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_23_PULLUP {enabled} \
##     CONFIG.PCW_MIO_23_SLEW {slow} \
##     CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_24_PULLUP {enabled} \
##     CONFIG.PCW_MIO_24_SLEW {slow} \
##     CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_25_PULLUP {enabled} \
##     CONFIG.PCW_MIO_25_SLEW {slow} \
##     CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_26_PULLUP {enabled} \
##     CONFIG.PCW_MIO_26_SLEW {slow} \
##     CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_27_PULLUP {enabled} \
##     CONFIG.PCW_MIO_27_SLEW {slow} \
##     CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_28_PULLUP {enabled} \
##     CONFIG.PCW_MIO_28_SLEW {slow} \
##     CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_29_PULLUP {enabled} \
##     CONFIG.PCW_MIO_29_SLEW {slow} \
##     CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_2_SLEW {slow} \
##     CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_30_PULLUP {enabled} \
##     CONFIG.PCW_MIO_30_SLEW {slow} \
##     CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_31_PULLUP {enabled} \
##     CONFIG.PCW_MIO_31_SLEW {slow} \
##     CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_32_PULLUP {enabled} \
##     CONFIG.PCW_MIO_32_SLEW {slow} \
##     CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_33_PULLUP {enabled} \
##     CONFIG.PCW_MIO_33_SLEW {slow} \
##     CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_34_PULLUP {enabled} \
##     CONFIG.PCW_MIO_34_SLEW {slow} \
##     CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_35_PULLUP {enabled} \
##     CONFIG.PCW_MIO_35_SLEW {slow} \
##     CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_36_PULLUP {enabled} \
##     CONFIG.PCW_MIO_36_SLEW {slow} \
##     CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_37_PULLUP {enabled} \
##     CONFIG.PCW_MIO_37_SLEW {slow} \
##     CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_38_PULLUP {enabled} \
##     CONFIG.PCW_MIO_38_SLEW {slow} \
##     CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_39_PULLUP {enabled} \
##     CONFIG.PCW_MIO_39_SLEW {slow} \
##     CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_3_SLEW {slow} \
##     CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_40_PULLUP {enabled} \
##     CONFIG.PCW_MIO_40_SLEW {slow} \
##     CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_41_PULLUP {enabled} \
##     CONFIG.PCW_MIO_41_SLEW {slow} \
##     CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_42_PULLUP {enabled} \
##     CONFIG.PCW_MIO_42_SLEW {slow} \
##     CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_43_PULLUP {enabled} \
##     CONFIG.PCW_MIO_43_SLEW {slow} \
##     CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_44_PULLUP {enabled} \
##     CONFIG.PCW_MIO_44_SLEW {slow} \
##     CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_45_PULLUP {enabled} \
##     CONFIG.PCW_MIO_45_SLEW {slow} \
##     CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_46_PULLUP {enabled} \
##     CONFIG.PCW_MIO_46_SLEW {slow} \
##     CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_47_PULLUP {enabled} \
##     CONFIG.PCW_MIO_47_SLEW {slow} \
##     CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_48_PULLUP {enabled} \
##     CONFIG.PCW_MIO_48_SLEW {slow} \
##     CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_49_PULLUP {enabled} \
##     CONFIG.PCW_MIO_49_SLEW {slow} \
##     CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_4_SLEW {slow} \
##     CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_50_PULLUP {enabled} \
##     CONFIG.PCW_MIO_50_SLEW {slow} \
##     CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_51_PULLUP {enabled} \
##     CONFIG.PCW_MIO_51_SLEW {slow} \
##     CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_52_PULLUP {enabled} \
##     CONFIG.PCW_MIO_52_SLEW {slow} \
##     CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_53_PULLUP {enabled} \
##     CONFIG.PCW_MIO_53_SLEW {slow} \
##     CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_5_SLEW {slow} \
##     CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_6_SLEW {slow} \
##     CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_7_SLEW {slow} \
##     CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_8_SLEW {slow} \
##     CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_9_PULLUP {enabled} \
##     CONFIG.PCW_MIO_9_SLEW {slow} \
##     CONFIG.PCW_MIO_PRIMITIVE {54} \
##     CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet\
## 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#UART 1#UART 1#GPIO#GPIO#Enet\
## 0#Enet 0} \
##     CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio}\
## \
##     CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
##     CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
##     CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
##     CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
##     CONFIG.PCW_NAND_CYCLES_T_AR {1} \
##     CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
##     CONFIG.PCW_NAND_CYCLES_T_RC {11} \
##     CONFIG.PCW_NAND_CYCLES_T_REA {1} \
##     CONFIG.PCW_NAND_CYCLES_T_RR {1} \
##     CONFIG.PCW_NAND_CYCLES_T_WC {11} \
##     CONFIG.PCW_NAND_CYCLES_T_WP {1} \
##     CONFIG.PCW_NOR_CS0_T_CEOE {1} \
##     CONFIG.PCW_NOR_CS0_T_PC {1} \
##     CONFIG.PCW_NOR_CS0_T_RC {11} \
##     CONFIG.PCW_NOR_CS0_T_TR {1} \
##     CONFIG.PCW_NOR_CS0_T_WC {11} \
##     CONFIG.PCW_NOR_CS0_T_WP {1} \
##     CONFIG.PCW_NOR_CS0_WE_TIME {0} \
##     CONFIG.PCW_NOR_CS1_T_CEOE {1} \
##     CONFIG.PCW_NOR_CS1_T_PC {1} \
##     CONFIG.PCW_NOR_CS1_T_RC {11} \
##     CONFIG.PCW_NOR_CS1_T_TR {1} \
##     CONFIG.PCW_NOR_CS1_T_WC {11} \
##     CONFIG.PCW_NOR_CS1_T_WP {1} \
##     CONFIG.PCW_NOR_CS1_WE_TIME {0} \
##     CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
##     CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
##     CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
##     CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
##     CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
##     CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
##     CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
##     CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
##     CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
##     CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
##     CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
##     CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
##     CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
##     CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
##     CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
##     CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.075} \
##     CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.070} \
##     CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.077} \
##     CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.094} \
##     CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.000} \
##     CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.001} \
##     CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {0.004} \
##     CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.035} \
##     CONFIG.PCW_PACKAGE_NAME {clg485} \
##     CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
##     CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} \
##     CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
##     CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
##     CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
##     CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
##     CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {0} \
##     CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
##     CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
##     CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
##     CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
##     CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
##     CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
##     CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
##     CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
##     CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \
##     CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
##     CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
##     CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
##     CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
##     CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
##     CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {100} \
##     CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
##     CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
##     CONFIG.PCW_SMC_CYCLE_T0 {NA} \
##     CONFIG.PCW_SMC_CYCLE_T1 {NA} \
##     CONFIG.PCW_SMC_CYCLE_T2 {NA} \
##     CONFIG.PCW_SMC_CYCLE_T3 {NA} \
##     CONFIG.PCW_SMC_CYCLE_T4 {NA} \
##     CONFIG.PCW_SMC_CYCLE_T5 {NA} \
##     CONFIG.PCW_SMC_CYCLE_T6 {NA} \
##     CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
##     CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
##     CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
##     CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
##     CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
##     CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \
##     CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
##     CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
##     CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
##     CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
##     CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
##     CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
##     CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
##     CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
##     CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
##     CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
##     CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
##     CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
##     CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
##     CONFIG.PCW_UART1_BAUD_RATE {115200} \
##     CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
##     CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
##     CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_UART1_UART1_IO {MIO 48 .. 49} \
##     CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
##     CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
##     CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} \
##     CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
##     CONFIG.PCW_UIPARAM_DDR_AL {0} \
##     CONFIG.PCW_UIPARAM_DDR_BL {8} \
##     CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.25} \
##     CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.25} \
##     CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.25} \
##     CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.25} \
##     CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {76.428} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {76.428} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {76.428} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {76.428} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {76.687} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {77.8025} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {72.8405} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {111.904} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {0.0} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {0.0} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {73.119} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {63.8935} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {77.045} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {111.903} \
##     CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
##     CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
##     CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333333} \
##     CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
##     CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
##     CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
##     CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
##     CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
##     CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
##     CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
##     CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
##     CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
##     CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
##     CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_USB0_RESET_ENABLE {1} \
##     CONFIG.PCW_USB0_RESET_IO {MIO 46} \
##     CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
##     CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
##     CONFIG.PCW_USB_RESET_ENABLE {1} \
##     CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
##     CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
##     CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
##     CONFIG.PCW_USE_AXI_NONSECURE {0} \
##     CONFIG.PCW_USE_CORESIGHT {0} \
##     CONFIG.PCW_USE_CROSS_TRIGGER {0} \
##     CONFIG.PCW_USE_CR_FABRIC {1} \
##     CONFIG.PCW_USE_DDR_BYPASS {0} \
##     CONFIG.PCW_USE_DEBUG {0} \
##     CONFIG.PCW_USE_DMA0 {0} \
##     CONFIG.PCW_USE_DMA1 {0} \
##     CONFIG.PCW_USE_DMA2 {0} \
##     CONFIG.PCW_USE_DMA3 {0} \
##     CONFIG.PCW_USE_EXPANDED_IOP {0} \
##     CONFIG.PCW_USE_FABRIC_INTERRUPT {0} \
##     CONFIG.PCW_USE_HIGH_OCM {0} \
##     CONFIG.PCW_USE_M_AXI_GP0 {1} \
##     CONFIG.PCW_USE_M_AXI_GP1 {0} \
##     CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
##     CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
##     CONFIG.PCW_USE_S_AXI_ACP {0} \
##     CONFIG.PCW_USE_S_AXI_GP0 {0} \
##     CONFIG.PCW_USE_S_AXI_GP1 {0} \
##     CONFIG.PCW_USE_S_AXI_HP0 {1} \
##     CONFIG.PCW_USE_S_AXI_HP1 {0} \
##     CONFIG.PCW_USE_S_AXI_HP2 {0} \
##     CONFIG.PCW_USE_S_AXI_HP3 {0} \
##     CONFIG.PCW_USE_TRACE {0} \
##     CONFIG.PCW_VALUE_SILVERSION {3} \
##     CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
##     CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
##     CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \
##   ] $processing_system7_0
## 
## 
##   # Create instance: rgb2dvi_0, and set properties
##   set rgb2dvi_0 [ create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi:1.3 rgb2dvi_0 ]
## 
##   # Create instance: axis_subset_converter_0, and set properties
##   set axis_subset_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_0 ]
##   set_property -dict [list \
##     CONFIG.M_HAS_TKEEP {1} \
##     CONFIG.M_HAS_TLAST {1} \
##     CONFIG.M_HAS_TREADY {1} \
##     CONFIG.M_HAS_TSTRB {0} \
##     CONFIG.M_TDATA_NUM_BYTES {3} \
##     CONFIG.M_TDEST_WIDTH {0} \
##     CONFIG.M_TID_WIDTH {0} \
##     CONFIG.M_TUSER_WIDTH {1} \
##     CONFIG.S_HAS_TKEEP {1} \
##     CONFIG.S_HAS_TLAST {1} \
##     CONFIG.S_HAS_TREADY {1} \
##     CONFIG.S_HAS_TSTRB {0} \
##     CONFIG.S_TDATA_NUM_BYTES {2} \
##     CONFIG.S_TDEST_WIDTH {0} \
##     CONFIG.S_TID_WIDTH {0} \
##     CONFIG.S_TUSER_WIDTH {1} \
##     CONFIG.TDATA_REMAP {tdata[4:0],3'b000,tdata[10:5],2'b00,tdata[15:11],3'b000} \
##     CONFIG.TKEEP_REMAP {1'b1,tkeep[1:0]} \
##     CONFIG.TLAST_REMAP {tlast[0]} \
##     CONFIG.TUSER_REMAP {tuser[0:0]} \
##   ] $axis_subset_converter_0
## 
## 
##   # Create instance: cmos_rst, and set properties
##   set cmos_rst [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 cmos_rst ]
##   set_property -dict [list \
##     CONFIG.C_ALL_OUTPUTS {1} \
##     CONFIG.C_GPIO_WIDTH {1} \
##   ] $cmos_rst
## 
## 
##   # Create instance: rst_ps7_0_100M, and set properties
##   set rst_ps7_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_100M ]
## 
##   # Create instance: rst_ps7_0_150M, and set properties
##   set rst_ps7_0_150M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_150M ]
## 
##   # Create instance: util_ds_buf_0, and set properties
##   set util_ds_buf_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0 ]
##   set_property CONFIG.C_BUF_TYPE {BUFG} $util_ds_buf_0
## 
## 
##   # Create instance: util_ds_buf_1, and set properties
##   set util_ds_buf_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_1 ]
##   set_property CONFIG.C_BUF_TYPE {BUFG} $util_ds_buf_1
## 
## 
##   # Create instance: v_axi4s_vid_out_0, and set properties
##   set v_axi4s_vid_out_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0 ]
##   set_property -dict [list \
##     CONFIG.C_HAS_ASYNC_CLK {1} \
##     CONFIG.C_VTG_MASTER_SLAVE {1} \
##   ] $v_axi4s_vid_out_0
## 
## 
##   # Create instance: v_tc_0, and set properties
##   set v_tc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.2 v_tc_0 ]
##   set_property CONFIG.enable_detection {false} $v_tc_0
## 
## 
##   # Create instance: alinx_ov5640_0, and set properties
##   set alinx_ov5640_0 [ create_bd_cell -type ip -vlnv www.alinx.com.cn:user:alinx_ov5640:5.4 alinx_ov5640_0 ]
##   set_property CONFIG.BUFFER_DEPTH {2048} $alinx_ov5640_0
## 
## 
##   # Create instance: axi_interconnect_0, and set properties
##   set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
##   set_property -dict [list \
##     CONFIG.NUM_MI {1} \
##     CONFIG.NUM_SI {2} \
##   ] $axi_interconnect_0
## 
## 
##   # Create instance: system_ila_0, and set properties
##   set system_ila_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.1 system_ila_0 ]
##   set_property -dict [list \
##     CONFIG.C_MON_TYPE {INTERFACE} \
##     CONFIG.C_NUM_MONITOR_SLOTS {2} \
##     CONFIG.C_SLOT_0_APC_EN {0} \
##     CONFIG.C_SLOT_0_AXI_DATA_SEL {1} \
##     CONFIG.C_SLOT_0_AXI_TRIG_SEL {1} \
##     CONFIG.C_SLOT_0_INTF_TYPE {xilinx.com:interface:axis_rtl:1.0} \
##     CONFIG.C_SLOT_1_APC_EN {0} \
##     CONFIG.C_SLOT_1_AXI_DATA_SEL {1} \
##     CONFIG.C_SLOT_1_AXI_TRIG_SEL {1} \
##     CONFIG.C_SLOT_1_INTF_TYPE {xilinx.com:interface:axis_rtl:1.0} \
##   ] $system_ila_0
## 
## 
##   # Create instance: mem2stream_0, and set properties
##   set mem2stream_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:mem2stream:1.0 mem2stream_0 ]
## 
##   # Create instance: axi_interconnect_1, and set properties
##   set axi_interconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1 ]
##   set_property CONFIG.NUM_MI {6} $axi_interconnect_1
## 
## 
##   # Create instance: stream2mem_0, and set properties
##   set stream2mem_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:stream2mem:1.0 stream2mem_0 ]
## 
##   # Create instance: edge_detector_0, and set properties
##   set edge_detector_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:edge_detector:1.0 edge_detector_0 ]
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins mem2stream_0/m_axi_gmem]
##   connect_bd_intf_net -intf_net S00_AXI_2 [get_bd_intf_pins axi_interconnect_1/S00_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
##   connect_bd_intf_net -intf_net S01_AXI_1 [get_bd_intf_pins axi_interconnect_0/S01_AXI] [get_bd_intf_pins stream2mem_0/m_axi_gmem]
##   connect_bd_intf_net -intf_net alinx_ov5640_0_m_axis_video [get_bd_intf_pins alinx_ov5640_0/m_axis_video] [get_bd_intf_pins axis_subset_converter_0/S_AXIS]
## connect_bd_intf_net -intf_net [get_bd_intf_nets alinx_ov5640_0_m_axis_video] [get_bd_intf_pins alinx_ov5640_0/m_axis_video] [get_bd_intf_pins system_ila_0/SLOT_0_AXIS]
##   set_property HDL_ATTRIBUTE.DEBUG {true} [get_bd_intf_nets alinx_ov5640_0_m_axis_video]
##   connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
##   connect_bd_intf_net -intf_net axi_interconnect_1_M00_AXI [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins mem2stream_0/s_axi_control]
##   connect_bd_intf_net -intf_net axi_interconnect_1_M01_AXI [get_bd_intf_pins edge_detector_0/s_axi_control] [get_bd_intf_pins axi_interconnect_1/M01_AXI]
##   connect_bd_intf_net -intf_net axi_interconnect_1_M02_AXI [get_bd_intf_pins axi_interconnect_1/M02_AXI] [get_bd_intf_pins stream2mem_0/s_axi_control]
##   connect_bd_intf_net -intf_net axi_interconnect_1_M03_AXI [get_bd_intf_pins axi_interconnect_1/M03_AXI] [get_bd_intf_pins v_tc_0/ctrl]
##   connect_bd_intf_net -intf_net axi_interconnect_1_M04_AXI [get_bd_intf_pins axi_interconnect_1/M04_AXI] [get_bd_intf_pins axi_dynclk_0/s00_axi]
##   connect_bd_intf_net -intf_net axi_interconnect_1_M05_AXI [get_bd_intf_pins axi_interconnect_1/M05_AXI] [get_bd_intf_pins cmos_rst/S_AXI]
##   connect_bd_intf_net -intf_net axis_subset_converter_0_M_AXIS [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins stream2mem_0/vstream]
##   connect_bd_intf_net -intf_net cmos_rst_GPIO [get_bd_intf_pins cmos_rst/GPIO] [get_bd_intf_ports cmos_rstn]
##   connect_bd_intf_net -intf_net edge_detector_0_dst [get_bd_intf_pins edge_detector_0/dst] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
## connect_bd_intf_net -intf_net [get_bd_intf_nets edge_detector_0_dst] [get_bd_intf_pins edge_detector_0/dst] [get_bd_intf_pins system_ila_0/SLOT_1_AXIS]
##   connect_bd_intf_net -intf_net i2c_extender_0_i2c_down0 [get_bd_intf_pins i2c_extender_0/i2c_down0] [get_bd_intf_ports hdmi_ddc]
##   connect_bd_intf_net -intf_net i2c_extender_0_i2c_down1 [get_bd_intf_pins i2c_extender_0/i2c_down1] [get_bd_intf_ports cmos1_i2c]
##   connect_bd_intf_net -intf_net mem2stream_0_vstream [get_bd_intf_pins mem2stream_0/vstream] [get_bd_intf_pins edge_detector_0/src]
##   connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_pins processing_system7_0/DDR] [get_bd_intf_ports DDR]
##   connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_pins processing_system7_0/FIXED_IO] [get_bd_intf_ports FIXED_IO]
##   connect_bd_intf_net -intf_net processing_system7_0_IIC_0 [get_bd_intf_pins i2c_extender_0/i2c_up] [get_bd_intf_pins processing_system7_0/IIC_0]
##   connect_bd_intf_net -intf_net rgb2dvi_0_TMDS [get_bd_intf_pins rgb2dvi_0/TMDS] [get_bd_intf_ports TMDS]
##   connect_bd_intf_net -intf_net v_axi4s_vid_out_0_vid_io_out [get_bd_intf_pins rgb2dvi_0/RGB] [get_bd_intf_pins v_axi4s_vid_out_0/vid_io_out]
##   connect_bd_intf_net -intf_net v_tc_0_vtiming_out [get_bd_intf_pins v_tc_0/vtiming_out] [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in]
## 
##   # Create port connections
##   connect_bd_net -net axi_dynclk_0_LOCKED_O [get_bd_pins axi_dynclk_0/LOCKED_O] [get_bd_pins rgb2dvi_0/aRst_n]
##   connect_bd_net -net axi_dynclk_0_PXL_CLK_5X_O [get_bd_pins axi_dynclk_0/PXL_CLK_5X_O] [get_bd_pins rgb2dvi_0/SerialClk]
##   connect_bd_net -net clk_wiz_0_clk_out2 [get_bd_pins axi_dynclk_0/PXL_CLK_O] [get_bd_pins rgb2dvi_0/PixelClk] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk] [get_bd_pins v_tc_0/clk]
##   connect_bd_net -net cmos_d_0_1 [get_bd_ports cmos1_d] [get_bd_pins alinx_ov5640_0/cmos_d]
##   connect_bd_net -net cmos_href_0_1 [get_bd_ports cmos1_href] [get_bd_pins alinx_ov5640_0/cmos_href]
##   connect_bd_net -net cmos_pclk_0_1 [get_bd_ports cmos1_pclk] [get_bd_pins alinx_ov5640_0/cmos_pclk]
##   connect_bd_net -net cmos_vsync_0_1 [get_bd_ports cmos1_vsync] [get_bd_pins alinx_ov5640_0/cmos_vsync]
##   connect_bd_net -net mem2stream_0_indexr [get_bd_pins mem2stream_0/indexr] [get_bd_pins stream2mem_0/indexr]
##   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins util_ds_buf_0/BUFG_O] [get_bd_pins axi_dynclk_0/REF_CLK_I] [get_bd_pins axi_dynclk_0/s00_axi_aclk] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins cmos_rst/s_axi_aclk] [get_bd_pins rst_ps7_0_100M/slowest_sync_clk] [get_bd_pins axi_interconnect_1/M04_ACLK] [get_bd_pins axi_interconnect_1/M05_ACLK] [get_bd_pins axi_interconnect_1/S00_ACLK]
##   connect_bd_net -net processing_system7_0_FCLK_CLK1 [get_bd_pins util_ds_buf_1/BUFG_O] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins axis_subset_converter_0/aclk] [get_bd_pins rst_ps7_0_150M/slowest_sync_clk] [get_bd_pins v_axi4s_vid_out_0/aclk] [get_bd_pins v_tc_0/s_axi_aclk] [get_bd_pins alinx_ov5640_0/m_axis_video_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins system_ila_0/clk] [get_bd_pins mem2stream_0/ap_clk] [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins axi_interconnect_1/M01_ACLK] [get_bd_pins axi_interconnect_1/M02_ACLK] [get_bd_pins axi_interconnect_1/M03_ACLK] [get_bd_pins stream2mem_0/ap_clk] [get_bd_pins edge_detector_0/ap_clk]
##   connect_bd_net -net processing_system7_0_FCLK_CLK2 [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins util_ds_buf_0/BUFG_I]
##   connect_bd_net -net processing_system7_0_FCLK_CLK3 [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins util_ds_buf_1/BUFG_I]
##   connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_ps7_0_100M/ext_reset_in] [get_bd_pins rst_ps7_0_150M/ext_reset_in]
##   connect_bd_net -net rgb2dvi_0_oen [get_bd_pins rgb2dvi_0/oen] [get_bd_ports hdmi_oen]
##   connect_bd_net -net rst_ps7_0_100M_peripheral_aresetn [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins axi_dynclk_0/s00_axi_aresetn] [get_bd_pins cmos_rst/s_axi_aresetn] [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins axi_interconnect_1/M04_ARESETN] [get_bd_pins axi_interconnect_1/M05_ARESETN]
##   connect_bd_net -net rst_ps7_0_150M_interconnect_aresetn [get_bd_pins rst_ps7_0_150M/interconnect_aresetn] [get_bd_pins alinx_ov5640_0/m_axis_video_aresetn]
##   connect_bd_net -net rst_ps7_0_150M_peripheral_aresetn [get_bd_pins rst_ps7_0_150M/peripheral_aresetn] [get_bd_pins axis_subset_converter_0/aresetn] [get_bd_pins v_axi4s_vid_out_0/aresetn] [get_bd_pins v_tc_0/s_axi_aresetn] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins system_ila_0/resetn] [get_bd_pins mem2stream_0/ap_rst_n] [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins axi_interconnect_1/M01_ARESETN] [get_bd_pins axi_interconnect_1/M02_ARESETN] [get_bd_pins axi_interconnect_1/M03_ARESETN] [get_bd_pins stream2mem_0/ap_rst_n] [get_bd_pins edge_detector_0/ap_rst_n]
##   connect_bd_net -net stream2mem_0_indexw [get_bd_pins stream2mem_0/indexw] [get_bd_pins mem2stream_0/indexw]
## 
##   # Create address segments
##   assign_bd_address -offset 0x43C20000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_dynclk_0/s00_axi/reg0] -force
##   assign_bd_address -offset 0x41210000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs cmos_rst/S_AXI/Reg] -force
##   assign_bd_address -offset 0x40030000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs edge_detector_0/s_axi_control/Reg] -force
##   assign_bd_address -offset 0x40000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs mem2stream_0/s_axi_control/Reg] -force
##   assign_bd_address -offset 0x40020000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs stream2mem_0/s_axi_control/Reg] -force
##   assign_bd_address -offset 0x40010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs v_tc_0/ctrl/Reg] -force
##   assign_bd_address -offset 0x00000000 -range 0x40000000 -target_address_space [get_bd_addr_spaces mem2stream_0/Data_m_axi_gmem] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
##   assign_bd_address -offset 0x00000000 -range 0x40000000 -target_address_space [get_bd_addr_spaces stream2mem_0/Data_m_axi_gmem] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   validate_bd_design
##   save_bd_design
## }
## create_root_design ""
CRITICAL WARNING: [BD 41-737] Cannot set the parameter MAX_BURST_LENGTH on /axi_dynclk_0/s00_axi. It is read-only.
CRITICAL WARNING: [BD 41-737] Cannot set the parameter NUM_READ_OUTSTANDING on /axi_dynclk_0/s00_axi. It is read-only.
CRITICAL WARNING: [BD 41-737] Cannot set the parameter NUM_WRITE_OUTSTANDING on /axi_dynclk_0/s00_axi. It is read-only.
CRITICAL WARNING: [BD 41-737] Cannot set the parameter SUPPORTS_NARROW_BURST on /axi_dynclk_0/s00_axi. It is read-only.
Slave segment '/axi_dynclk_0/s00_axi/reg0' is being assigned into address space '/processing_system7_0/Data' at <0x43C2_0000 [ 64K ]>.
Slave segment '/cmos_rst/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4121_0000 [ 64K ]>.
Slave segment '/edge_detector_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4003_0000 [ 64K ]>.
Slave segment '/mem2stream_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
Slave segment '/stream2mem_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4002_0000 [ 64K ]>.
Slave segment '/v_tc_0/ctrl/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4001_0000 [ 64K ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/mem2stream_0/Data_m_axi_gmem' at <0x0000_0000 [ 1G ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/stream2mem_0/Data_m_axi_gmem' at <0x0000_0000 [ 1G ]>.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
Wrote  : </media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
# regenerate_bd_layout
# validate_bd_design
INFO: [BD 5-320] Validate design is not run, since the design is already validated.
# save_bd_design
Wrote  : </media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
# make_wrapper -files [get_files $projpath/$proj_name/$proj_name.srcs/sources_1/bd/$bdname/$bdname.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_interconnect_0/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_interconnect_0/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_interconnect_0/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_interconnect_0/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
# add_files -norecurse [glob -nocomplain $projpath/$proj_name/$proj_name.gen/sources_1/bd/$bdname/hdl/*.v]
# puts $bdname
design_1
# append bdWrapperName $bdname "_wrapper"
# puts $bdWrapperName
design_1_wrapper
# set_property top $bdWrapperName [current_fileset]
# add_files -fileset constrs_1  -copy_to $projpath/$proj_name/$proj_name.srcs/constrs_1/new -force -quiet [glob -nocomplain $tclpath/src/constraints/*.xdc]
# launch_runs synth_1 impl_1 -jobs 5
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_interconnect_0/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_interconnect_0/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_interconnect_0/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_interconnect_0/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_interconnect_0/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_interconnect_0/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_interconnect_0/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_interconnect_0/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_interconnect_0/M00_AXI_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2c_extender_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cmos_rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-3422] Upgraded ila_0 (ILA (Integrated Logic Analyzer) 6.2) from revision 5 to revision 13
INFO: [BD 41-1029] Generation completed for the IP Integrator block alinx_ov5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_ooc.xdc'
Exporting to file /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Hardware Definition File /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem2stream_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m04_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m05_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stream2mem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block edge_detector_0 .
Exporting to file /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_alinx_ov5640_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_cc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_cc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dynclk_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axis_subset_converter_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_cmos_rst_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_edge_detector_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_i2c_extender_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_mem2stream_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rgb2dvi_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_ps7_0_150M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_stream2mem_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_system_ila_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_util_ds_buf_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_util_ds_buf_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_tc_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_alinx_ov5640_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_cc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_cmos_rst_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_stream2mem_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_cc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_edge_detector_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_util_ds_buf_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_cc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_i2c_extender_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_mem2stream_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rgb2dvi_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_us_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_tc_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dynclk_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_subset_converter_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps7_0_150M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_util_ds_buf_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_1
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_alinx_ov5640_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_cc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_cc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dynclk_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axis_subset_converter_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_cmos_rst_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_edge_detector_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_i2c_extender_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_mem2stream_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rgb2dvi_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_ps7_0_150M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_stream2mem_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_system_ila_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_util_ds_buf_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_util_ds_buf_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_v_tc_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_alinx_ov5640_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_cc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_i2c_extender_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_cc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_edge_detector_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rgb2dvi_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_cc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_cmos_rst_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_mem2stream_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_util_ds_buf_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_stream2mem_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_system_ila_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_us_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_util_ds_buf_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_subset_converter_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps7_0_150M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_tc_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dynclk_0_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Jan  9 16:05:24 2024] Launched design_1_system_ila_0_0_synth_1, design_1_v_axi4s_vid_out_0_0_synth_1, design_1_v_tc_0_0_synth_1, design_1_alinx_ov5640_0_0_synth_1, design_1_auto_cc_0_synth_1, design_1_auto_cc_2_synth_1, design_1_auto_cc_1_synth_1, design_1_axis_subset_converter_0_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_rst_ps7_0_150M_0_synth_1, design_1_util_ds_buf_1_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_pc_0_synth_1, design_1_cmos_rst_0_synth_1, design_1_rgb2dvi_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_stream2mem_0_0_synth_1, design_1_xbar_1_synth_1, design_1_util_ds_buf_0_0_synth_1, design_1_i2c_extender_0_0_synth_1, design_1_axi_dynclk_0_0_synth_1, design_1_edge_detector_0_0_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_us_1_synth_1, design_1_auto_us_0_synth_1, design_1_mem2stream_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_system_ila_0_0_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_system_ila_0_0_synth_1/runme.log
design_1_v_axi4s_vid_out_0_0_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_v_axi4s_vid_out_0_0_synth_1/runme.log
design_1_v_tc_0_0_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_v_tc_0_0_synth_1/runme.log
design_1_alinx_ov5640_0_0_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_alinx_ov5640_0_0_synth_1/runme.log
design_1_auto_cc_0_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_auto_cc_0_synth_1/runme.log
design_1_auto_cc_2_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_auto_cc_2_synth_1/runme.log
design_1_auto_cc_1_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_auto_cc_1_synth_1/runme.log
design_1_axis_subset_converter_0_0_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_axis_subset_converter_0_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_rst_ps7_0_150M_0_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_rst_ps7_0_150M_0_synth_1/runme.log
design_1_util_ds_buf_1_0_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_util_ds_buf_1_0_synth_1/runme.log
design_1_xbar_0_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_cmos_rst_0_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_cmos_rst_0_synth_1/runme.log
design_1_rgb2dvi_0_0_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_rgb2dvi_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_stream2mem_0_0_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_stream2mem_0_0_synth_1/runme.log
design_1_xbar_1_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_xbar_1_synth_1/runme.log
design_1_util_ds_buf_0_0_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_util_ds_buf_0_0_synth_1/runme.log
design_1_i2c_extender_0_0_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_i2c_extender_0_0_synth_1/runme.log
design_1_axi_dynclk_0_0_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_axi_dynclk_0_0_synth_1/runme.log
design_1_edge_detector_0_0_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_edge_detector_0_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_auto_us_1_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_auto_us_1_synth_1/runme.log
design_1_auto_us_0_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_auto_us_0_synth_1/runme.log
design_1_mem2stream_0_0_synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/design_1_mem2stream_0_0_synth_1/runme.log
synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/runme.log
[Tue Jan  9 16:05:24 2024] Launched synth_1, impl_1...
Run output will be captured here:
synth_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/runme.log
impl_1: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 10366.957 ; gain = 1058.168 ; free physical = 11311 ; free virtual = 82592
# wait_on_run synth_1
[Tue Jan  9 16:05:24 2024] Waiting for synth_1 to finish...
[Tue Jan  9 16:05:29 2024] Waiting for synth_1 to finish...
[Tue Jan  9 16:05:34 2024] Waiting for synth_1 to finish...
[Tue Jan  9 16:05:39 2024] Waiting for synth_1 to finish...
[Tue Jan  9 16:05:49 2024] Waiting for synth_1 to finish...
[Tue Jan  9 16:05:59 2024] Waiting for synth_1 to finish...
[Tue Jan  9 16:06:09 2024] Waiting for synth_1 to finish...
[Tue Jan  9 16:06:19 2024] Waiting for synth_1 to finish...
[Tue Jan  9 16:06:39 2024] Waiting for synth_1 to finish...
[Tue Jan  9 16:06:59 2024] Waiting for synth_1 to finish...
[Tue Jan  9 16:07:19 2024] Waiting for synth_1 to finish...
[Tue Jan  9 16:07:39 2024] Waiting for synth_1 to finish...
[Tue Jan  9 16:08:20 2024] Waiting for synth_1 to finish...
[Tue Jan  9 16:09:00 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script '/home/alinx/Xilinx/Vivado/2023.1/scripts/Vivado_init.tcl'
445 Beta devices matching pattern found, 86 enabled.
enable_beta_device: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2329.816 ; gain = 131.902 ; free physical = 12600 ; free virtual = 81264
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/auto_create_project/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/alinx/Xilinx/Vivado/2023.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z010clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 404108
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3139.688 ; gain = 378.734 ; free physical = 11532 ; free virtual = 80195
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/home/alinx/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76334]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/home/alinx/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76334]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_alinx_ov5640_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_alinx_ov5640_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_alinx_ov5640_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_alinx_ov5640_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dynclk_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dynclk_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1155]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:2912]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:2912]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4695]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_0' is unconnected for instance 'auto_us' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4842]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_0' has 36 connections declared, but only 35 given [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4842]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4695]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1F69D31' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4880]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_1' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_1' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_auto_us_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_1' is unconnected for instance 'auto_us' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:5051]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_1' has 42 connections declared, but only 41 given [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:5051]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1F69D31' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4880]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'design_1_xbar_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1776]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'design_1_xbar_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1793]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'design_1_xbar_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1794]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'design_1_xbar_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1796]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'design_1_xbar_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1797]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1726]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1726]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 78 connections declared, but only 76 given [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1726]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1155]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_1_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1805]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1FDLJBY' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:3317]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1FDLJBY' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:3317]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_NZRVUN' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:3449]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_NZRVUN' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:3449]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1GFU8IL' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:3581]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1GFU8IL' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:3581]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_N7UN3W' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:3713]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_N7UN3W' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:3713]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1DJ53Q0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:3845]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1DJ53Q0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:3845]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_Q1492X' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4061]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_1' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_auto_cc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_1' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_auto_cc_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_cc_1' is unconnected for instance 'auto_cc' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4224]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_cc_1' is unconnected for instance 'auto_cc' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4224]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'design_1_auto_cc_1' has 42 connections declared, but only 40 given [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4224]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_Q1492X' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4061]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_HS4N6K' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4267]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_2' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_auto_cc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_2' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_auto_cc_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_HS4N6K' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4267]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_1_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1805]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_subset_converter_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_axis_subset_converter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_subset_converter_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_axis_subset_converter_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_cmos_rst_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_cmos_rst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cmos_rst_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_cmos_rst_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_edge_detector_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_edge_detector_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_edge_detector_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_edge_detector_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_i2c_extender_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_i2c_extender_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_i2c_extender_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_i2c_extender_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mem2stream_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_mem2stream_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mem2stream_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_mem2stream_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWID' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWADDR' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWLEN' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWSIZE' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWBURST' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWLOCK' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWREGION' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWCACHE' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWPROT' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWQOS' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWVALID' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_WID' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_WDATA' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_WSTRB' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_WLAST' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_WVALID' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_BREADY' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7023] instance 'mem2stream_0' of module 'design_1_mem2stream_0_0' has 71 connections declared, but only 53 given [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:876]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:876]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:876]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:876]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:876]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:876]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 117 connections declared, but only 111 given [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:876]
INFO: [Synth 8-6157] synthesizing module 'design_1_rgb2dvi_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rgb2dvi_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1001]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1001]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1001]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1001]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1001]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_150M_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_rst_ps7_0_150M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_150M_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_rst_ps7_0_150M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_150M_0' is unconnected for instance 'rst_ps7_0_150M' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1008]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_150M_0' is unconnected for instance 'rst_ps7_0_150M' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1008]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_150M_0' is unconnected for instance 'rst_ps7_0_150M' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1008]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_150M' of module 'design_1_rst_ps7_0_150M_0' has 10 connections declared, but only 7 given [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1008]
INFO: [Synth 8-6157] synthesizing module 'design_1_stream2mem_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_stream2mem_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_stream2mem_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_stream2mem_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_gmem_WID' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARID' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARADDR' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARLEN' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARSIZE' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARBURST' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARLOCK' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARREGION' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARCACHE' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARPROT' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARQOS' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARVALID' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_RREADY' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7023] instance 'stream2mem_0' of module 'design_1_stream2mem_0_0' has 70 connections declared, but only 57 given [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1074]
INFO: [Synth 8-6157] synthesizing module 'design_1_system_ila_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_system_ila_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_ds_buf_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_ds_buf_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_ds_buf_1_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_util_ds_buf_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_ds_buf_1_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_util_ds_buf_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_axi4s_vid_out_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'vid_vblank' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1098]
WARNING: [Synth 8-7071] port 'vid_hblank' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1098]
WARNING: [Synth 8-7071] port 'vid_field_id' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1098]
WARNING: [Synth 8-7071] port 'vtg_ce' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1098]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1098]
WARNING: [Synth 8-7071] port 'overflow' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1098]
WARNING: [Synth 8-7071] port 'underflow' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1098]
WARNING: [Synth 8-7071] port 'fifo_read_level' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1098]
WARNING: [Synth 8-7071] port 'status' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1098]
WARNING: [Synth 8-7071] port 'sof_state_out' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1098]
WARNING: [Synth 8-7023] instance 'v_axi4s_vid_out_0' of module 'design_1_v_axi4s_vid_out_0_0' has 32 connections declared, but only 22 given [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1098]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tc_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_v_tc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tc_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/.Xil/Vivado-403985-alinx-System-Product-Name/realtime/design_1_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'irq' of module 'design_1_v_tc_0_0' is unconnected for instance 'v_tc_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1121]
WARNING: [Synth 8-7071] port 'fsync_out' of module 'design_1_v_tc_0_0' is unconnected for instance 'v_tc_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1121]
WARNING: [Synth 8-7023] instance 'v_tc_0' of module 'design_1_v_tc_0_0' has 33 connections declared, but only 31 given [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1121]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'alinx_ov5640_0'. This will prevent further optimization [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:445]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1074]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_subset_converter_0'. This will prevent further optimization [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:729]
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[14] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[13] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[12] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[11] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[10] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[9] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[15] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[14] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[13] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[12] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[11] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[10] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[9] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[14] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[13] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[12] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[11] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[10] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[9] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[8] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[7] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[6] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[5] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[15] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[14] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[13] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[12] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[11] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[10] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[9] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[8] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[7] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[6] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[5] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3224.594 ; gain = 463.641 ; free physical = 11365 ; free virtual = 80031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3230.531 ; gain = 469.578 ; free physical = 11365 ; free virtual = 80031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3230.531 ; gain = 469.578 ; free physical = 11365 ; free virtual = 80031
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3230.531 ; gain = 0.000 ; free physical = 11364 ; free virtual = 80029
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0_in_context.xdc] for cell 'design_1_i/axi_dynclk_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0_in_context.xdc] for cell 'design_1_i/axi_dynclk_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_i2c_extender_0_0/design_1_i2c_extender_0_0/design_1_i2c_extender_0_0_in_context.xdc] for cell 'design_1_i/i2c_extender_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_i2c_extender_0_0/design_1_i2c_extender_0_0/design_1_i2c_extender_0_0_in_context.xdc] for cell 'design_1_i/i2c_extender_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc] for cell 'design_1_i/rgb2dvi_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc] for cell 'design_1_i/rgb2dvi_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0_in_context.xdc] for cell 'design_1_i/axis_subset_converter_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0_in_context.xdc] for cell 'design_1_i/axis_subset_converter_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_cmos_rst_0/design_1_cmos_rst_0/design_1_cmos_rst_0_in_context.xdc] for cell 'design_1_i/cmos_rst'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_cmos_rst_0/design_1_cmos_rst_0/design_1_cmos_rst_0_in_context.xdc] for cell 'design_1_i/cmos_rst'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_150M_0/design_1_rst_ps7_0_150M_0/design_1_rst_ps7_0_150M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_150M'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_150M_0/design_1_rst_ps7_0_150M_0/design_1_rst_ps7_0_150M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_150M'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_1'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_1'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_alinx_ov5640_0_0/design_1_alinx_ov5640_0_0/design_1_alinx_ov5640_0_0_in_context.xdc] for cell 'design_1_i/alinx_ov5640_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_alinx_ov5640_0_0/design_1_alinx_ov5640_0_0/design_1_alinx_ov5640_0_0_in_context.xdc] for cell 'design_1_i/alinx_ov5640_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_mem2stream_0_0/design_1_mem2stream_0_0/design_1_mem2stream_0_0_in_context.xdc] for cell 'design_1_i/mem2stream_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_mem2stream_0_0/design_1_mem2stream_0_0/design_1_mem2stream_0_0_in_context.xdc] for cell 'design_1_i/mem2stream_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/xbar'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/xbar'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2/design_1_auto_cc_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_cc'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2/design_1_auto_cc_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_cc'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/m04_couplers/auto_cc'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/m04_couplers/auto_cc'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/m05_couplers/auto_cc'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/m05_couplers/auto_cc'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_stream2mem_0_0/design_1_stream2mem_0_0/design_1_stream2mem_0_0_in_context.xdc] for cell 'design_1_i/stream2mem_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_stream2mem_0_0/design_1_stream2mem_0_0/design_1_stream2mem_0_0_in_context.xdc] for cell 'design_1_i/stream2mem_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_edge_detector_0_0/design_1_edge_detector_0_0/design_1_edge_detector_0_0_in_context.xdc] for cell 'design_1_i/edge_detector_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_edge_detector_0_0/design_1_edge_detector_0_0/design_1_edge_detector_0_0_in_context.xdc] for cell 'design_1_i/edge_detector_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.srcs/constrs_1/new/pinset.xdc]
WARNING: [Vivado 12-507] No nets matched 'cmos1_pclk_IBUF'. [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.srcs/constrs_1/new/pinset.xdc:41]
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.srcs/constrs_1/new/pinset.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.srcs/constrs_1/new/pinset.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.srcs/constrs_1/new/pinset.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3302.195 ; gain = 0.000 ; free physical = 11356 ; free virtual = 80022
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3302.195 ; gain = 0.000 ; free physical = 11356 ; free virtual = 80022
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3302.195 ; gain = 541.242 ; free physical = 11352 ; free virtual = 80022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3302.195 ; gain = 541.242 ; free physical = 11352 ; free virtual = 80022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_clk_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_clk_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_clk_p. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_clk_p. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 17).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dynclk_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/i2c_extender_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rgb2dvi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axis_subset_converter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/cmos_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_150M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_ds_buf_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_ds_buf_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_tc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/alinx_ov5640_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/system_ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mem2stream_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_1/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_1/s00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_1/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_1/m04_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_1/m05_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/stream2mem_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/edge_detector_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3302.195 ; gain = 541.242 ; free physical = 11352 ; free virtual = 80021
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3302.195 ; gain = 541.242 ; free physical = 11409 ; free virtual = 80079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3302.195 ; gain = 541.242 ; free physical = 11405 ; free virtual = 80080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3302.195 ; gain = 541.242 ; free physical = 11353 ; free virtual = 80029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3302.195 ; gain = 541.242 ; free physical = 11353 ; free virtual = 80029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3302.195 ; gain = 541.242 ; free physical = 11354 ; free virtual = 80029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3302.195 ; gain = 541.242 ; free physical = 11413 ; free virtual = 80088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3302.195 ; gain = 541.242 ; free physical = 11413 ; free virtual = 80088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3302.195 ; gain = 541.242 ; free physical = 11413 ; free virtual = 80088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3302.195 ; gain = 541.242 ; free physical = 11413 ; free virtual = 80088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3302.195 ; gain = 541.242 ; free physical = 11413 ; free virtual = 80088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3302.195 ; gain = 541.242 ; free physical = 11413 ; free virtual = 80088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_xbar_0                    |         1|
|2     |design_1_auto_pc_0                 |         1|
|3     |design_1_auto_us_0                 |         1|
|4     |design_1_auto_us_1                 |         1|
|5     |design_1_xbar_1                    |         1|
|6     |design_1_auto_cc_0                 |         1|
|7     |design_1_auto_cc_1                 |         1|
|8     |design_1_auto_cc_2                 |         1|
|9     |design_1_auto_pc_1                 |         1|
|10    |design_1_alinx_ov5640_0_0          |         1|
|11    |design_1_axi_dynclk_0_0            |         1|
|12    |design_1_axis_subset_converter_0_0 |         1|
|13    |design_1_cmos_rst_0                |         1|
|14    |design_1_edge_detector_0_0         |         1|
|15    |design_1_i2c_extender_0_0          |         1|
|16    |design_1_mem2stream_0_0            |         1|
|17    |design_1_processing_system7_0_0    |         1|
|18    |design_1_rgb2dvi_0_0               |         1|
|19    |design_1_rst_ps7_0_100M_0          |         1|
|20    |design_1_rst_ps7_0_150M_0          |         1|
|21    |design_1_stream2mem_0_0            |         1|
|22    |design_1_system_ila_0_0            |         1|
|23    |design_1_util_ds_buf_0_0           |         1|
|24    |design_1_util_ds_buf_1_0           |         1|
|25    |design_1_v_axi4s_vid_out_0_0       |         1|
|26    |design_1_v_tc_0_0                  |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_alinx_ov5640_0          |     1|
|2     |design_1_auto_cc                 |     3|
|5     |design_1_auto_pc                 |     2|
|7     |design_1_auto_us                 |     2|
|9     |design_1_axi_dynclk_0            |     1|
|10    |design_1_axis_subset_converter_0 |     1|
|11    |design_1_cmos_rst                |     1|
|12    |design_1_edge_detector_0         |     1|
|13    |design_1_i2c_extender_0          |     1|
|14    |design_1_mem2stream_0            |     1|
|15    |design_1_processing_system7_0    |     1|
|16    |design_1_rgb2dvi_0               |     1|
|17    |design_1_rst_ps7_0_100M          |     1|
|18    |design_1_rst_ps7_0_150M          |     1|
|19    |design_1_stream2mem_0            |     1|
|20    |design_1_system_ila_0            |     1|
|21    |design_1_util_ds_buf_0           |     1|
|22    |design_1_util_ds_buf_1           |     1|
|23    |design_1_v_axi4s_vid_out_0       |     1|
|24    |design_1_v_tc_0                  |     1|
|25    |design_1_xbar                    |     2|
|27    |IBUF                             |    13|
|28    |IOBUF                            |     4|
|29    |OBUF                             |     2|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3302.195 ; gain = 541.242 ; free physical = 11413 ; free virtual = 80088
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3302.195 ; gain = 469.578 ; free physical = 11413 ; free virtual = 80088
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3302.195 ; gain = 541.242 ; free physical = 11413 ; free virtual = 80088
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3302.195 ; gain = 0.000 ; free physical = 11691 ; free virtual = 80367
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3302.195 ; gain = 0.000 ; free physical = 11692 ; free virtual = 80367
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

Synth Design complete | Checksum: 75345f46
INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 182 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3302.195 ; gain = 866.520 ; free physical = 11692 ; free virtual = 80367
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2714.476; main = 2400.520; forked = 321.365
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4254.008; main = 3270.184; forked = 983.824
INFO: [Common 17-1381] The checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan  9 16:09:18 2024...
[Tue Jan  9 16:09:25 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:04:01 . Memory (MB): peak = 10366.957 ; gain = 0.000 ; free physical = 12689 ; free virtual = 81355
# wait_on_run impl_1
[Tue Jan  9 16:09:25 2024] Waiting for impl_1 to finish...
[Tue Jan  9 16:09:30 2024] Waiting for impl_1 to finish...
[Tue Jan  9 16:09:35 2024] Waiting for impl_1 to finish...
[Tue Jan  9 16:09:40 2024] Waiting for impl_1 to finish...
[Tue Jan  9 16:09:50 2024] Waiting for impl_1 to finish...
[Tue Jan  9 16:10:00 2024] Waiting for impl_1 to finish...
[Tue Jan  9 16:10:10 2024] Waiting for impl_1 to finish...
[Tue Jan  9 16:10:20 2024] Waiting for impl_1 to finish...
[Tue Jan  9 16:10:40 2024] Waiting for impl_1 to finish...
[Tue Jan  9 16:11:00 2024] Waiting for impl_1 to finish...
[Tue Jan  9 16:11:20 2024] Waiting for impl_1 to finish...
[Tue Jan  9 16:11:40 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script '/home/alinx/Xilinx/Vivado/2023.1/scripts/Vivado_init.tcl'
445 Beta devices matching pattern found, 86 enabled.
enable_beta_device: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2329.355 ; gain = 130.902 ; free physical = 12607 ; free virtual = 81271
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/auto_create_project/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/alinx/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-2
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_alinx_ov5640_0_0/design_1_alinx_ov5640_0_0.dcp' for cell 'design_1_i/alinx_ov5640_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0.dcp' for cell 'design_1_i/axi_dynclk_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0.dcp' for cell 'design_1_i/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_cmos_rst_0/design_1_cmos_rst_0.dcp' for cell 'design_1_i/cmos_rst'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_edge_detector_0_0/design_1_edge_detector_0_0.dcp' for cell 'design_1_i/edge_detector_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_i2c_extender_0_0/design_1_i2c_extender_0_0.dcp' for cell 'design_1_i/i2c_extender_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_mem2stream_0_0/design_1_mem2stream_0_0.dcp' for cell 'design_1_i/mem2stream_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0.dcp' for cell 'design_1_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_150M_0/design_1_rst_ps7_0_150M_0.dcp' for cell 'design_1_i/rst_ps7_0_150M'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_stream2mem_0_0/design_1_stream2mem_0_0.dcp' for cell 'design_1_i/stream2mem_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.dcp' for cell 'design_1_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0.dcp' for cell 'design_1_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.dcp' for cell 'design_1_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.dcp' for cell 'design_1_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0.dcp' for cell 'design_1_i/axi_interconnect_1/m04_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1.dcp' for cell 'design_1_i/axi_interconnect_1/m05_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2.dcp' for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2872.934 ; gain = 0.000 ; free physical = 12084 ; free virtual = 80749
INFO: [Netlist 29-17] Analyzing 1045 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/inst/ila_lib UUID: cd4c83c8-23a6-596d-99ad-09be1335c6b0 
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_cmos_rst_0/design_1_cmos_rst_0_board.xdc] for cell 'design_1_i/cmos_rst/U0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_cmos_rst_0/design_1_cmos_rst_0_board.xdc] for cell 'design_1_i/cmos_rst/U0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_cmos_rst_0/design_1_cmos_rst_0.xdc] for cell 'design_1_i/cmos_rst/U0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_cmos_rst_0/design_1_cmos_rst_0.xdc] for cell 'design_1_i/cmos_rst/U0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_150M_0/design_1_rst_ps7_0_150M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_150M/U0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_150M_0/design_1_rst_ps7_0_150M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_150M/U0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_150M_0/design_1_rst_ps7_0_150M_0.xdc] for cell 'design_1_i/rst_ps7_0_150M/U0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_150M_0/design_1_rst_ps7_0_150M_0.xdc] for cell 'design_1_i/rst_ps7_0_150M/U0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_1/U0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_1/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_alinx_ov5640_0_0/src/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.srcs/constrs_1/new/pinset.xdc]
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.srcs/constrs_1/new/pinset.xdc]
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc:2]
CRITICAL WARNING: [Timing 38-249] Generated clock design_1_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_wiz_0_clk_out2. [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc:2]
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_1/m04_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_1/m04_couplers/auto_cc/inst'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_1/m05_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_1/m05_couplers/auto_cc/inst'
INFO: [Project 1-1714] 83 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3906.359 ; gain = 0.000 ; free physical = 11492 ; free virtual = 80160
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 218 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 104 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 42 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

41 Infos, 8 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3906.359 ; gain = 1461.762 ; free physical = 11492 ; free virtual = 80160
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3906.359 ; gain = 0.000 ; free physical = 11486 ; free virtual = 80154

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2616ca11a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3906.359 ; gain = 0.000 ; free physical = 11414 ; free virtual = 80082

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3938.000 ; gain = 0.000 ; free physical = 11204 ; free virtual = 79879
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2017c0039

Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 3938.000 ; gain = 20.812 ; free physical = 11204 ; free virtual = 79879
CRITICAL WARNING: [Timing 38-249] Generated clock design_1_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_wiz_0_clk_out2.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 15 inverters resulting in an inversion of 103 pins
INFO: [Opt 31-138] Pushed 5 inverter(s) to 29 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 213e6e0e0

Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 3938.000 ; gain = 20.812 ; free physical = 11205 ; free virtual = 79879
INFO: [Opt 31-389] Phase Retarget created 284 cells and removed 373 cells
INFO: [Opt 31-1021] In phase Retarget, 167 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 9 load pin(s).
Phase 3 Constant propagation | Checksum: 1b95d99a9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 3938.000 ; gain = 20.812 ; free physical = 11205 ; free virtual = 79879
INFO: [Opt 31-389] Phase Constant propagation created 296 cells and removed 1167 cells
INFO: [Opt 31-1021] In phase Constant propagation, 494 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 10edc0695

Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 3938.000 ; gain = 20.812 ; free physical = 11205 ; free virtual = 79879
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 1903 cells
INFO: [Opt 31-1021] In phase Sweep, 1221 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG cmos1_pclk_IBUF_BUFG_inst to drive 226 load(s) on clock net cmos1_pclk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 17b407830

Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 3938.000 ; gain = 20.812 ; free physical = 11204 ; free virtual = 79879
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 203d3461f

Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 3938.000 ; gain = 20.812 ; free physical = 11204 ; free virtual = 79879
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1a321e383

Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 3938.000 ; gain = 20.812 ; free physical = 11204 ; free virtual = 79879
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 135 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             284  |             373  |                                            167  |
|  Constant propagation         |             296  |            1167  |                                            494  |
|  Sweep                        |               4  |            1903  |                                           1221  |
|  BUFG optimization            |               1  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            135  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3938.000 ; gain = 0.000 ; free physical = 11204 ; free virtual = 79879
Ending Logic Optimization Task | Checksum: 17fba645a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 3938.000 ; gain = 20.812 ; free physical = 11204 ; free virtual = 79879

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-203] Number of nets are not same before and after processing of findDistanceFromSourceAndDest. Before: 107 After: 132
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock design_1_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_wiz_0_clk_out2.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 1 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 1ee24b0e0

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 11018 ; free virtual = 79688
Ending Power Optimization Task | Checksum: 1ee24b0e0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4346.234 ; gain = 408.234 ; free physical = 11018 ; free virtual = 79688

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ee24b0e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 11018 ; free virtual = 79688

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 11018 ; free virtual = 79688
Ending Netlist Obfuscation Task | Checksum: 18dc2234e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 11018 ; free virtual = 79688
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 8 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:03 . Memory (MB): peak = 4346.234 ; gain = 439.875 ; free physical = 11018 ; free virtual = 79688
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 11004 ; free virtual = 79678
INFO: [Common 17-1381] The checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10999 ; free virtual = 79676
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 159ee6436

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10999 ; free virtual = 79676
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10999 ; free virtual = 79676

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	cmos1_pclk_IBUF_inst (IBUF.O) is locked to IOB_X0Y48
	cmos1_pclk_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y3
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e7a676cb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10998 ; free virtual = 79676

Phase 1.3 Build Placer Netlist Model
CRITICAL WARNING: [Timing 38-249] Generated clock design_1_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_wiz_0_clk_out2.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Phase 1.3 Build Placer Netlist Model | Checksum: 122db88ae

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10923 ; free virtual = 79601

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 122db88ae

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10923 ; free virtual = 79601
Phase 1 Placer Initialization | Checksum: 122db88ae

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10923 ; free virtual = 79601

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13aeaf9ad

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10909 ; free virtual = 79588

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e10f8005

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10909 ; free virtual = 79587

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e10f8005

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10913 ; free virtual = 79591

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1d171b75d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10897 ; free virtual = 79591

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 3 LUTNM shape to break, 710 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 1, total 3, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 315 nets or LUTs. Breaked 3 LUTs, combined 312 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10908 ; free virtual = 79590

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            3  |            312  |                   315  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            3  |            312  |                   315  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 237eb8ddf

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10908 ; free virtual = 79590
Phase 2.4 Global Placement Core | Checksum: 2239204e7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10908 ; free virtual = 79591
Phase 2 Global Placement | Checksum: 2239204e7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10908 ; free virtual = 79591

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22f046e2b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10909 ; free virtual = 79591

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dc6e62af

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10967 ; free virtual = 79650

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1052c5535

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10967 ; free virtual = 79649

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16a7d00da

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10967 ; free virtual = 79649

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 12f3381c4

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10967 ; free virtual = 79647

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1676271ff

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10976 ; free virtual = 79656

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 216bdc474

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10976 ; free virtual = 79656

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c333efba

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10976 ; free virtual = 79656

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1dadb5156

Time (s): cpu = 00:00:46 ; elapsed = 00:00:19 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10979 ; free virtual = 79659
Phase 3 Detail Placement | Checksum: 1dadb5156

Time (s): cpu = 00:00:46 ; elapsed = 00:00:19 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10979 ; free virtual = 79659

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock design_1_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_wiz_0_clk_out2.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1395437c3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.668 | TNS=-101.322 |
Phase 1 Physical Synthesis Initialization | Checksum: ff4efd1b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10973 ; free virtual = 79652
INFO: [Place 46-33] Processed net design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
CRITICAL WARNING: [Timing 38-249] Generated clock design_1_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_wiz_0_clk_out2.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Ending Physical Synthesis Task | Checksum: ff4efd1b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10973 ; free virtual = 79652
Phase 4.1.1.1 BUFG Insertion | Checksum: 1395437c3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:22 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10973 ; free virtual = 79653

Phase 4.1.1.2 Post Placement Timing Optimization
CRITICAL WARNING: [Timing 38-249] Generated clock design_1_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_wiz_0_clk_out2.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.281. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16723ad61

Time (s): cpu = 00:01:01 ; elapsed = 00:00:26 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10973 ; free virtual = 79653

Time (s): cpu = 00:01:01 ; elapsed = 00:00:26 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10973 ; free virtual = 79653
Phase 4.1 Post Commit Optimization | Checksum: 16723ad61

Time (s): cpu = 00:01:01 ; elapsed = 00:00:26 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10973 ; free virtual = 79653

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16723ad61

Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10973 ; free virtual = 79653

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16723ad61

Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10973 ; free virtual = 79653
Phase 4.3 Placer Reporting | Checksum: 16723ad61

Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10973 ; free virtual = 79653

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10973 ; free virtual = 79653

Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10973 ; free virtual = 79653
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d27fd40a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:27 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10973 ; free virtual = 79653
Ending Placer Task | Checksum: 188385963

Time (s): cpu = 00:01:02 ; elapsed = 00:00:27 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10973 ; free virtual = 79652
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10973 ; free virtual = 79652
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10971 ; free virtual = 79651
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10968 ; free virtual = 79647
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10936 ; free virtual = 79651
INFO: [Common 17-1381] The checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task
CRITICAL WARNING: [Timing 38-249] Generated clock design_1_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_wiz_0_clk_out2.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10889 ; free virtual = 79583
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.66s |  WALL: 1.19s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10889 ; free virtual = 79583

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock design_1_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_wiz_0_clk_out2.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.331 | TNS=-89.760 |
Phase 1 Physical Synthesis Initialization | Checksum: 21b2f23d3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10890 ; free virtual = 79583
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.331 | TNS=-89.760 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 21b2f23d3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10948 ; free virtual = 79641

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.331 | TNS=-89.760 |
INFO: [Physopt 32-663] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/index_reg_n_3_[0].  Re-placed instance design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/index_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/index_reg_n_3_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.281 | TNS=-89.562 |
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/control_s_axi_U/int_baseAddr/q0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/mat2mem_1080_1920_U0_baseAddr_address0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/mem_reg_0_3_0_0_i_6_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/mem_reg_0_3_0_0_i_7_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/mem_reg_0_3_0_0_i_12_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/mem_reg_0_3_0_0_i_12_n_3. Critical path length was reduced through logic transformation on cell design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/mem_reg_0_3_0_0_i_12_comp.
INFO: [Physopt 32-735] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/indexw[31]_INST_0_i_17_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.230 | TNS=-88.032 |
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/mem_reg_0_3_0_0_i_9_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/indexw[31]_INST_0_i_11_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mem2stream_0/inst/mem2mat_1080_1920_U0/indexr[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mem2stream_0/inst/mem2mat_1080_1920_U0/icmp_ln35_fu_184_p2_carry__1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mem2stream_0/inst/mem2mat_1080_1920_U0/icmp_ln35_fu_184_p2_carry__0_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mem2stream_0/inst/mem2mat_1080_1920_U0/icmp_ln35_fu_184_p2_carry_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mem2stream_0/inst/mem2mat_1080_1920_U0/icmp_ln35_fu_184_p2_carry_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/indexw[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/icmp_ln21_fu_225_p2_carry__2_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/icmp_ln21_fu_225_p2_carry__1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/icmp_ln21_fu_225_p2_carry__0_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/icmp_ln21_fu_225_p2_carry_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/icmp_ln21_fu_225_p2_carry_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/control_s_axi_U/int_baseAddr/mem_reg_0_3_23_23/DPO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/tmp_fu_128_p4[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/tmp_fu_128_p4[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.224 | TNS=-89.364 |
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/tmp_fu_128_p4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/control_s_axi_U/int_baseAddr/q0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/mat2mem_1080_1920_U0_baseAddr_address0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/mem_reg_0_3_0_0_i_6_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/mem_reg_0_3_0_0_i_9_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/indexw[31]_INST_0_i_11_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mem2stream_0/inst/mem2mat_1080_1920_U0/indexr[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mem2stream_0/inst/mem2mat_1080_1920_U0/icmp_ln35_fu_184_p2_carry__1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mem2stream_0/inst/mem2mat_1080_1920_U0/icmp_ln35_fu_184_p2_carry_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/indexw[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/icmp_ln21_fu_225_p2_carry__2_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/icmp_ln21_fu_225_p2_carry_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/control_s_axi_U/int_baseAddr/mem_reg_0_3_23_23/DPO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/tmp_fu_128_p4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.224 | TNS=-89.364 |
Phase 3 Critical Path Optimization | Checksum: 21b2f23d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10947 ; free virtual = 79640

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.224 | TNS=-89.364 |
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/control_s_axi_U/int_baseAddr/q0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/mat2mem_1080_1920_U0_baseAddr_address0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/mem_reg_0_3_0_0_i_6_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/mem_reg_0_3_0_0_i_9_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/indexw[31]_INST_0_i_11_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mem2stream_0/inst/mem2mat_1080_1920_U0/indexr[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mem2stream_0/inst/mem2mat_1080_1920_U0/icmp_ln35_fu_184_p2_carry__1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mem2stream_0/inst/mem2mat_1080_1920_U0/icmp_ln35_fu_184_p2_carry__0_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mem2stream_0/inst/mem2mat_1080_1920_U0/icmp_ln35_fu_184_p2_carry_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mem2stream_0/inst/mem2mat_1080_1920_U0/icmp_ln35_fu_184_p2_carry_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/indexw[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/icmp_ln21_fu_225_p2_carry__2_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/icmp_ln21_fu_225_p2_carry__1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/icmp_ln21_fu_225_p2_carry__0_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/icmp_ln21_fu_225_p2_carry_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/icmp_ln21_fu_225_p2_carry_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/control_s_axi_U/int_baseAddr/mem_reg_0_3_23_23/DPO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/tmp_fu_128_p4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/control_s_axi_U/int_baseAddr/q0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/mat2mem_1080_1920_U0_baseAddr_address0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/mem_reg_0_3_0_0_i_6_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/mem_reg_0_3_0_0_i_9_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/indexw[31]_INST_0_i_11_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mem2stream_0/inst/mem2mat_1080_1920_U0/indexr[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mem2stream_0/inst/mem2mat_1080_1920_U0/icmp_ln35_fu_184_p2_carry__1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/mem2stream_0/inst/mem2mat_1080_1920_U0/icmp_ln35_fu_184_p2_carry_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/indexw[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/icmp_ln21_fu_225_p2_carry__2_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/icmp_ln21_fu_225_p2_carry_i_4_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/control_s_axi_U/int_baseAddr/mem_reg_0_3_23_23/DPO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/tmp_fu_128_p4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.224 | TNS=-89.364 |
Phase 4 Critical Path Optimization | Checksum: 21b2f23d3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10893 ; free virtual = 79584
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10893 ; free virtual = 79584
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.224 | TNS=-89.364 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.107  |          0.396  |            1  |              0  |                     3  |           0  |           2  |  00:00:02  |
|  Total          |          0.107  |          0.396  |            1  |              0  |                     3  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10893 ; free virtual = 79583
CRITICAL WARNING: [Timing 38-249] Generated clock design_1_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_wiz_0_clk_out2.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Ending Physical Synthesis Task | Checksum: 249a03cf9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10893 ; free virtual = 79584
INFO: [Common 17-83] Releasing license: Implementation
215 Infos, 9 Warnings, 11 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.8 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10864 ; free virtual = 79585
INFO: [Common 17-1381] The checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: db8c6200 ConstDB: 0 ShapeSum: 74b2ffcf RouteDB: 0
Post Restoration Checksum: NetGraph: aa1f0ecb | NumContArr: 9f3bf41e | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 162655896

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10872 ; free virtual = 79574

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 162655896

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10872 ; free virtual = 79574

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 162655896

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10872 ; free virtual = 79574
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1598a1b34

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10916 ; free virtual = 79619
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.095 | TNS=-76.210| WHS=-0.308 | THS=-498.992|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1c7a85068

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10911 ; free virtual = 79611
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.095 | TNS=-65.488| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 158d8b267

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10909 ; free virtual = 79610

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00633446 %
  Global Horizontal Routing Utilization  = 0.00436581 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20718
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 20717
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 198ce0b35

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10908 ; free virtual = 79608

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 198ce0b35

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10908 ; free virtual = 79608
Phase 3 Initial Routing | Checksum: 272ab70f6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10917 ; free virtual = 79617

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1300
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.557 | TNS=-105.653| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17aeb3628

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10845 ; free virtual = 79549

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.567 | TNS=-100.236| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16b2ca7bc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10843 ; free virtual = 79548
Phase 4 Rip-up And Reroute | Checksum: 16b2ca7bc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10843 ; free virtual = 79548

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: ec0c7311

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10844 ; free virtual = 79548
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.460 | TNS=-95.268| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: d2cd8045

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10844 ; free virtual = 79548

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d2cd8045

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10844 ; free virtual = 79548
Phase 5 Delay and Skew Optimization | Checksum: d2cd8045

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10844 ; free virtual = 79548

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 7bf326a9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10844 ; free virtual = 79548
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.448 | TNS=-94.017| WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 129b0eeec

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10844 ; free virtual = 79548
Phase 6 Post Hold Fix | Checksum: 129b0eeec

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10844 ; free virtual = 79548

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.55194 %
  Global Horizontal Routing Utilization  = 10.9134 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: c9b4aea3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10844 ; free virtual = 79548

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c9b4aea3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10844 ; free virtual = 79548

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: eb49fe68

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10901 ; free virtual = 79606

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.448 | TNS=-94.017| WHS=0.045  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: eb49fe68

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10902 ; free virtual = 79606
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: e848d849

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10906 ; free virtual = 79606

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10906 ; free virtual = 79606

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
234 Infos, 10 Warnings, 11 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 4346.234 ; gain = 0.000 ; free physical = 10906 ; free virtual = 79606
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock design_1_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_wiz_0_clk_out2.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock design_1_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_wiz_0_clk_out2.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Running Vector-less Activity Propagation...
CRITICAL WARNING: [Timing 38-249] Generated clock design_1_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_wiz_0_clk_out2.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
244 Infos, 11 Warnings, 14 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock design_1_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_wiz_0_clk_out2.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-249] Generated clock design_1_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_wiz_0_clk_out2.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 4403.195 ; gain = 0.000 ; free physical = 10830 ; free virtual = 79581
INFO: [Common 17-1381] The checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Jan  9 16:12:05 2024...
[Tue Jan  9 16:12:10 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:15:19 ; elapsed = 00:02:45 . Memory (MB): peak = 10366.957 ; gain = 0.000 ; free physical = 13998 ; free virtual = 82730
# synth_design -top $bdWrapperName
Command: synth_design -top design_1_wrapper
Starting synth_design
Using part: xc7z010clg400-2
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 464435
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10411.410 ; gain = 44.453 ; free physical = 13310 ; free virtual = 82038
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/home/alinx/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76334]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/home/alinx/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:76334]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_alinx_ov5640_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_alinx_ov5640_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_alinx_ov5640_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_alinx_ov5640_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dynclk_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dynclk_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1155]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:2912]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:2912]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4695]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_0' is unconnected for instance 'auto_us' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4842]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_0' has 36 connections declared, but only 35 given [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4842]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4695]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1F69D31' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4880]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_1' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_1' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_auto_us_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_1' is unconnected for instance 'auto_us' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:5051]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_1' has 42 connections declared, but only 41 given [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:5051]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1F69D31' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4880]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'design_1_xbar_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1776]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'design_1_xbar_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1793]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'design_1_xbar_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1794]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'design_1_xbar_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1796]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'design_1_xbar_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1797]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1726]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1726]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 78 connections declared, but only 76 given [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1726]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1155]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_1_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1805]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1FDLJBY' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:3317]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1FDLJBY' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:3317]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_NZRVUN' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:3449]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_NZRVUN' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:3449]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1GFU8IL' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:3581]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1GFU8IL' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:3581]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_N7UN3W' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:3713]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_N7UN3W' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:3713]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1DJ53Q0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:3845]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1DJ53Q0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:3845]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_Q1492X' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4061]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_1' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_auto_cc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_1' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_auto_cc_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_cc_1' is unconnected for instance 'auto_cc' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4224]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_cc_1' is unconnected for instance 'auto_cc' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4224]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'design_1_auto_cc_1' has 42 connections declared, but only 40 given [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4224]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_Q1492X' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4061]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_HS4N6K' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4267]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_2' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_auto_cc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_2' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_auto_cc_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_HS4N6K' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:4267]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_1_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1805]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_subset_converter_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_axis_subset_converter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_subset_converter_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_axis_subset_converter_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_cmos_rst_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_cmos_rst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cmos_rst_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_cmos_rst_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_edge_detector_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_edge_detector_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_edge_detector_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_edge_detector_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_i2c_extender_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_i2c_extender_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_i2c_extender_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_i2c_extender_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mem2stream_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_mem2stream_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mem2stream_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_mem2stream_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWID' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWADDR' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWLEN' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWSIZE' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWBURST' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWLOCK' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWREGION' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWCACHE' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWPROT' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWQOS' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWVALID' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_WID' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_WDATA' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_WSTRB' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_WLAST' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_WVALID' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7071] port 'm_axi_gmem_BREADY' of module 'design_1_mem2stream_0_0' is unconnected for instance 'mem2stream_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
WARNING: [Synth 8-7023] instance 'mem2stream_0' of module 'design_1_mem2stream_0_0' has 71 connections declared, but only 53 given [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:822]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:876]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:876]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:876]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:876]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:876]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:876]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 117 connections declared, but only 111 given [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:876]
INFO: [Synth 8-6157] synthesizing module 'design_1_rgb2dvi_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rgb2dvi_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_rgb2dvi_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1001]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1001]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1001]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1001]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1001]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_150M_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_rst_ps7_0_150M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_150M_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_rst_ps7_0_150M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_150M_0' is unconnected for instance 'rst_ps7_0_150M' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1008]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_150M_0' is unconnected for instance 'rst_ps7_0_150M' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1008]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_150M_0' is unconnected for instance 'rst_ps7_0_150M' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1008]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_150M' of module 'design_1_rst_ps7_0_150M_0' has 10 connections declared, but only 7 given [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1008]
INFO: [Synth 8-6157] synthesizing module 'design_1_stream2mem_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_stream2mem_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_stream2mem_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_stream2mem_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_gmem_WID' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARID' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARADDR' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARLEN' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARSIZE' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARBURST' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARLOCK' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARREGION' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARCACHE' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARPROT' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARQOS' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARVALID' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7071] port 'm_axi_gmem_RREADY' of module 'design_1_stream2mem_0_0' is unconnected for instance 'stream2mem_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-7023] instance 'stream2mem_0' of module 'design_1_stream2mem_0_0' has 70 connections declared, but only 57 given [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1016]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1074]
INFO: [Synth 8-6157] synthesizing module 'design_1_system_ila_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_system_ila_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_ds_buf_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_ds_buf_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_ds_buf_1_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_util_ds_buf_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_ds_buf_1_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_util_ds_buf_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_axi4s_vid_out_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'vid_vblank' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1098]
WARNING: [Synth 8-7071] port 'vid_hblank' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1098]
WARNING: [Synth 8-7071] port 'vid_field_id' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1098]
WARNING: [Synth 8-7071] port 'vtg_ce' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1098]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1098]
WARNING: [Synth 8-7071] port 'overflow' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1098]
WARNING: [Synth 8-7071] port 'underflow' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1098]
WARNING: [Synth 8-7071] port 'fifo_read_level' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1098]
WARNING: [Synth 8-7071] port 'status' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1098]
WARNING: [Synth 8-7071] port 'sof_state_out' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1098]
WARNING: [Synth 8-7023] instance 'v_axi4s_vid_out_0' of module 'design_1_v_axi4s_vid_out_0_0' has 32 connections declared, but only 22 given [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1098]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tc_0_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_v_tc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tc_0_0' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/.Xil/Vivado-397844-alinx-System-Product-Name/realtime/design_1_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'irq' of module 'design_1_v_tc_0_0' is unconnected for instance 'v_tc_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1121]
WARNING: [Synth 8-7071] port 'fsync_out' of module 'design_1_v_tc_0_0' is unconnected for instance 'v_tc_0' [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1121]
WARNING: [Synth 8-7023] instance 'v_tc_0' of module 'design_1_v_tc_0_0' has 33 connections declared, but only 31 given [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1121]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'alinx_ov5640_0'. This will prevent further optimization [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:445]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:1074]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_subset_converter_0'. This will prevent further optimization [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/synth/design_1.v:729]
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[14] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[13] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[12] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[11] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[10] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[9] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[15] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[14] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[13] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[12] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[11] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[10] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[9] in module m05_couplers_imp_Q1492X is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[31] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[30] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[29] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[28] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[27] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[26] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[25] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[24] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[23] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[22] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[21] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[20] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[19] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[18] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[17] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[16] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[15] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[14] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[13] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[12] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[11] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[10] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[9] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[8] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[7] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[6] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_araddr[5] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[31] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[30] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[29] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[28] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[27] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[26] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[25] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[24] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[23] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[22] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[21] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[20] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[19] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[18] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[17] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[16] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[15] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[14] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[13] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[12] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[11] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[10] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[9] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[8] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[7] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[6] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_awaddr[5] in module m04_couplers_imp_1DJ53Q0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 10487.316 ; gain = 120.359 ; free physical = 13215 ; free virtual = 81943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 10487.316 ; gain = 120.359 ; free physical = 13215 ; free virtual = 81943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 10487.316 ; gain = 120.359 ; free physical = 13215 ; free virtual = 81943
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10487.316 ; gain = 0.000 ; free physical = 13215 ; free virtual = 81943
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0_in_context.xdc] for cell 'design_1_i/axi_dynclk_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0_in_context.xdc] for cell 'design_1_i/axi_dynclk_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_i2c_extender_0_0/design_1_i2c_extender_0_0/design_1_i2c_extender_0_0_in_context.xdc] for cell 'design_1_i/i2c_extender_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_i2c_extender_0_0/design_1_i2c_extender_0_0/design_1_i2c_extender_0_0_in_context.xdc] for cell 'design_1_i/i2c_extender_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc] for cell 'design_1_i/rgb2dvi_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc] for cell 'design_1_i/rgb2dvi_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0_in_context.xdc] for cell 'design_1_i/axis_subset_converter_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0_in_context.xdc] for cell 'design_1_i/axis_subset_converter_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_cmos_rst_0/design_1_cmos_rst_0/design_1_cmos_rst_0_in_context.xdc] for cell 'design_1_i/cmos_rst'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_cmos_rst_0/design_1_cmos_rst_0/design_1_cmos_rst_0_in_context.xdc] for cell 'design_1_i/cmos_rst'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_150M_0/design_1_rst_ps7_0_150M_0/design_1_rst_ps7_0_150M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_150M'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_150M_0/design_1_rst_ps7_0_150M_0/design_1_rst_ps7_0_150M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_150M'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_1'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_1'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_alinx_ov5640_0_0/design_1_alinx_ov5640_0_0/design_1_alinx_ov5640_0_0_in_context.xdc] for cell 'design_1_i/alinx_ov5640_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_alinx_ov5640_0_0/design_1_alinx_ov5640_0_0/design_1_alinx_ov5640_0_0_in_context.xdc] for cell 'design_1_i/alinx_ov5640_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_mem2stream_0_0/design_1_mem2stream_0_0/design_1_mem2stream_0_0_in_context.xdc] for cell 'design_1_i/mem2stream_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_mem2stream_0_0/design_1_mem2stream_0_0/design_1_mem2stream_0_0_in_context.xdc] for cell 'design_1_i/mem2stream_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/xbar'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/xbar'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2/design_1_auto_cc_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_cc'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2/design_1_auto_cc_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_cc'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/m04_couplers/auto_cc'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/m04_couplers/auto_cc'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/m05_couplers/auto_cc'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/m05_couplers/auto_cc'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_stream2mem_0_0/design_1_stream2mem_0_0/design_1_stream2mem_0_0_in_context.xdc] for cell 'design_1_i/stream2mem_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_stream2mem_0_0/design_1_stream2mem_0_0/design_1_stream2mem_0_0_in_context.xdc] for cell 'design_1_i/stream2mem_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_edge_detector_0_0/design_1_edge_detector_0_0/design_1_edge_detector_0_0_in_context.xdc] for cell 'design_1_i/edge_detector_0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_edge_detector_0_0/design_1_edge_detector_0_0/design_1_edge_detector_0_0_in_context.xdc] for cell 'design_1_i/edge_detector_0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.srcs/constrs_1/new/pinset.xdc]
WARNING: [Vivado 12-507] No nets matched 'cmos1_pclk_IBUF'. [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.srcs/constrs_1/new/pinset.xdc:41]
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.srcs/constrs_1/new/pinset.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.srcs/constrs_1/new/pinset.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.srcs/constrs_1/new/pinset.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10562.980 ; gain = 0.000 ; free physical = 13207 ; free virtual = 81935
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10562.980 ; gain = 0.000 ; free physical = 13207 ; free virtual = 81935
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 10562.980 ; gain = 196.023 ; free physical = 13135 ; free virtual = 81868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 10562.980 ; gain = 196.023 ; free physical = 13135 ; free virtual = 81868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_clk_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_clk_n. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_clk_p. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_clk_p. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[0]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[1]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[2]. (constraint file  /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0_in_context.xdc, line 17).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dynclk_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/i2c_extender_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rgb2dvi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axis_subset_converter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/cmos_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps7_0_150M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_ds_buf_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_ds_buf_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_tc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/alinx_ov5640_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/system_ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mem2stream_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_1/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_1/s00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_1/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_1/m04_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_1/m05_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/stream2mem_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/edge_detector_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 10562.980 ; gain = 196.023 ; free physical = 13118 ; free virtual = 81852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 10562.980 ; gain = 196.023 ; free physical = 13120 ; free virtual = 81855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 10562.980 ; gain = 196.023 ; free physical = 13112 ; free virtual = 81851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 10562.980 ; gain = 196.023 ; free physical = 13174 ; free virtual = 81913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 10562.980 ; gain = 196.023 ; free physical = 13174 ; free virtual = 81913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 10562.980 ; gain = 196.023 ; free physical = 13174 ; free virtual = 81913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 10562.980 ; gain = 196.023 ; free physical = 13105 ; free virtual = 81860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 10562.980 ; gain = 196.023 ; free physical = 13105 ; free virtual = 81860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 10562.980 ; gain = 196.023 ; free physical = 13105 ; free virtual = 81860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 10562.980 ; gain = 196.023 ; free physical = 13105 ; free virtual = 81860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 10562.980 ; gain = 196.023 ; free physical = 13105 ; free virtual = 81860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 10562.980 ; gain = 196.023 ; free physical = 13105 ; free virtual = 81860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_xbar_0                    |         1|
|2     |design_1_auto_pc_0                 |         1|
|3     |design_1_auto_us_0                 |         1|
|4     |design_1_auto_us_1                 |         1|
|5     |design_1_xbar_1                    |         1|
|6     |design_1_auto_cc_0                 |         1|
|7     |design_1_auto_cc_1                 |         1|
|8     |design_1_auto_cc_2                 |         1|
|9     |design_1_auto_pc_1                 |         1|
|10    |design_1_alinx_ov5640_0_0          |         1|
|11    |design_1_axi_dynclk_0_0            |         1|
|12    |design_1_axis_subset_converter_0_0 |         1|
|13    |design_1_cmos_rst_0                |         1|
|14    |design_1_edge_detector_0_0         |         1|
|15    |design_1_i2c_extender_0_0          |         1|
|16    |design_1_mem2stream_0_0            |         1|
|17    |design_1_processing_system7_0_0    |         1|
|18    |design_1_rgb2dvi_0_0               |         1|
|19    |design_1_rst_ps7_0_100M_0          |         1|
|20    |design_1_rst_ps7_0_150M_0          |         1|
|21    |design_1_stream2mem_0_0            |         1|
|22    |design_1_system_ila_0_0            |         1|
|23    |design_1_util_ds_buf_0_0           |         1|
|24    |design_1_util_ds_buf_1_0           |         1|
|25    |design_1_v_axi4s_vid_out_0_0       |         1|
|26    |design_1_v_tc_0_0                  |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_alinx_ov5640_0          |     1|
|2     |design_1_auto_cc                 |     3|
|5     |design_1_auto_pc                 |     2|
|7     |design_1_auto_us                 |     2|
|9     |design_1_axi_dynclk_0            |     1|
|10    |design_1_axis_subset_converter_0 |     1|
|11    |design_1_cmos_rst                |     1|
|12    |design_1_edge_detector_0         |     1|
|13    |design_1_i2c_extender_0          |     1|
|14    |design_1_mem2stream_0            |     1|
|15    |design_1_processing_system7_0    |     1|
|16    |design_1_rgb2dvi_0               |     1|
|17    |design_1_rst_ps7_0_100M          |     1|
|18    |design_1_rst_ps7_0_150M          |     1|
|19    |design_1_stream2mem_0            |     1|
|20    |design_1_system_ila_0            |     1|
|21    |design_1_util_ds_buf_0           |     1|
|22    |design_1_util_ds_buf_1           |     1|
|23    |design_1_v_axi4s_vid_out_0       |     1|
|24    |design_1_v_tc_0                  |     1|
|25    |design_1_xbar                    |     2|
|27    |IBUF                             |    13|
|28    |IOBUF                            |     4|
|29    |OBUF                             |     2|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 10562.980 ; gain = 196.023 ; free physical = 13105 ; free virtual = 81860
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 10562.980 ; gain = 120.359 ; free physical = 13104 ; free virtual = 81860
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 10562.980 ; gain = 196.023 ; free physical = 13104 ; free virtual = 81860
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_alinx_ov5640_0_0/design_1_alinx_ov5640_0_0.dcp' for cell 'design_1_i/alinx_ov5640_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0.dcp' for cell 'design_1_i/axi_dynclk_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0.dcp' for cell 'design_1_i/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_cmos_rst_0/design_1_cmos_rst_0.dcp' for cell 'design_1_i/cmos_rst'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_edge_detector_0_0/design_1_edge_detector_0_0.dcp' for cell 'design_1_i/edge_detector_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_i2c_extender_0_0/design_1_i2c_extender_0_0.dcp' for cell 'design_1_i/i2c_extender_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_mem2stream_0_0/design_1_mem2stream_0_0.dcp' for cell 'design_1_i/mem2stream_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0.dcp' for cell 'design_1_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_150M_0/design_1_rst_ps7_0_150M_0.dcp' for cell 'design_1_i/rst_ps7_0_150M'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_stream2mem_0_0/design_1_stream2mem_0_0.dcp' for cell 'design_1_i/stream2mem_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.dcp' for cell 'design_1_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0.dcp' for cell 'design_1_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.dcp' for cell 'design_1_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.dcp' for cell 'design_1_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0.dcp' for cell 'design_1_i/axi_interconnect_1/m04_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1.dcp' for cell 'design_1_i/axi_interconnect_1/m05_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2.dcp' for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 10562.980 ; gain = 0.000 ; free physical = 13376 ; free virtual = 82131
INFO: [Netlist 29-17] Analyzing 1045 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/inst/ila_lib UUID: cd4c83c8-23a6-596d-99ad-09be1335c6b0 
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_cmos_rst_0/design_1_cmos_rst_0_board.xdc] for cell 'design_1_i/cmos_rst/U0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_cmos_rst_0/design_1_cmos_rst_0_board.xdc] for cell 'design_1_i/cmos_rst/U0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_cmos_rst_0/design_1_cmos_rst_0.xdc] for cell 'design_1_i/cmos_rst/U0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_cmos_rst_0/design_1_cmos_rst_0.xdc] for cell 'design_1_i/cmos_rst/U0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_150M_0/design_1_rst_ps7_0_150M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_150M/U0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_150M_0/design_1_rst_ps7_0_150M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_150M/U0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_150M_0/design_1_rst_ps7_0_150M_0.xdc] for cell 'design_1_i/rst_ps7_0_150M/U0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_150M_0/design_1_rst_ps7_0_150M_0.xdc] for cell 'design_1_i/rst_ps7_0_150M/U0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_1/U0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_1/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_alinx_ov5640_0_0/src/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.srcs/constrs_1/new/pinset.xdc]
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.srcs/constrs_1/new/pinset.xdc]
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc:2]
CRITICAL WARNING: [Timing 38-249] Generated clock design_1_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_wiz_0_clk_out2. [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc:2]
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst'
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_clocks.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_1/m04_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_1/m04_couplers/auto_cc/inst'
Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_1/m05_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_1/m05_couplers/auto_cc/inst'
INFO: [Project 1-1714] 83 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11168.398 ; gain = 0.000 ; free physical = 12906 ; free virtual = 81646
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 218 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 104 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 42 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: ddb8b50d
INFO: [Common 17-83] Releasing license: Synthesis
135 Infos, 190 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 11502.074 ; gain = 1135.117 ; free physical = 12754 ; free virtual = 81492
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4012.688; main = 4012.688; forked = 328.240
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11496.793; main = 11278.973; forked = 983.824
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.46 . Memory (MB): peak = 11502.074 ; gain = 0.000 ; free physical = 12715 ; free virtual = 81453

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2616ca11a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 11502.074 ; gain = 0.000 ; free physical = 12714 ; free virtual = 81451

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 8b4a48e4ca5f624e.
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 11502.074 ; gain = 0.000 ; free physical = 12707 ; free virtual = 81462
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2017c0039

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 11502.074 ; gain = 0.000 ; free physical = 12708 ; free virtual = 81463
CRITICAL WARNING: [Timing 38-249] Generated clock design_1_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_wiz_0_clk_out2.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 15 inverters resulting in an inversion of 103 pins
INFO: [Opt 31-138] Pushed 5 inverter(s) to 29 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 213e6e0e0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 11502.074 ; gain = 0.000 ; free physical = 12703 ; free virtual = 81459
INFO: [Opt 31-389] Phase Retarget created 284 cells and removed 373 cells
INFO: [Opt 31-1021] In phase Retarget, 167 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 9 load pin(s).
Phase 3 Constant propagation | Checksum: 1b95d99a9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 11502.074 ; gain = 0.000 ; free physical = 12701 ; free virtual = 81456
INFO: [Opt 31-389] Phase Constant propagation created 296 cells and removed 1167 cells
INFO: [Opt 31-1021] In phase Constant propagation, 494 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 10edc0695

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 11502.074 ; gain = 0.000 ; free physical = 12700 ; free virtual = 81456
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 1903 cells
INFO: [Opt 31-1021] In phase Sweep, 1221 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG cmos1_pclk_IBUF_BUFG_inst to drive 226 load(s) on clock net cmos1_pclk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 17b407830

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 11502.074 ; gain = 0.000 ; free physical = 12700 ; free virtual = 81456
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 203d3461f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 11502.074 ; gain = 0.000 ; free physical = 12700 ; free virtual = 81455
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1a321e383

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 11502.074 ; gain = 0.000 ; free physical = 12700 ; free virtual = 81455
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 135 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             284  |             373  |                                            167  |
|  Constant propagation         |             296  |            1167  |                                            494  |
|  Sweep                        |               4  |            1903  |                                           1221  |
|  BUFG optimization            |               1  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            135  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 11502.074 ; gain = 0.000 ; free physical = 12700 ; free virtual = 81455
Ending Logic Optimization Task | Checksum: 17fba645a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 11502.074 ; gain = 0.000 ; free physical = 12700 ; free virtual = 81455

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-203] Number of nets are not same before and after processing of findDistanceFromSourceAndDest. Before: 107 After: 132
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock design_1_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_wiz_0_clk_out2.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 1 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 1ee24b0e0

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12649 ; free virtual = 81390
Ending Power Optimization Task | Checksum: 1ee24b0e0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 11610.848 ; gain = 108.773 ; free physical = 12649 ; free virtual = 81390

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ee24b0e0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12649 ; free virtual = 81390

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12649 ; free virtual = 81390
Ending Netlist Obfuscation Task | Checksum: 18dc2234e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12649 ; free virtual = 81390
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 11610.848 ; gain = 108.773 ; free physical = 12649 ; free virtual = 81390
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12650 ; free virtual = 81391
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 159ee6436

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12650 ; free virtual = 81391
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12650 ; free virtual = 81391

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	cmos1_pclk_IBUF_inst (IBUF.O) is locked to IOB_X0Y48
	cmos1_pclk_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y3
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e7a676cb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12651 ; free virtual = 81391

Phase 1.3 Build Placer Netlist Model
CRITICAL WARNING: [Timing 38-249] Generated clock design_1_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_wiz_0_clk_out2.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Phase 1.3 Build Placer Netlist Model | Checksum: 122db88ae

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12658 ; free virtual = 81399

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 122db88ae

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12658 ; free virtual = 81399
Phase 1 Placer Initialization | Checksum: 122db88ae

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12658 ; free virtual = 81399

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13aeaf9ad

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12644 ; free virtual = 81385

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e10f8005

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12645 ; free virtual = 81386

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e10f8005

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12645 ; free virtual = 81386

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1d171b75d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12577 ; free virtual = 81320

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 3 LUTNM shape to break, 710 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 1, total 3, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 315 nets or LUTs. Breaked 3 LUTs, combined 312 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12577 ; free virtual = 81320

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            3  |            312  |                   315  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            3  |            312  |                   315  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 237eb8ddf

Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12576 ; free virtual = 81319
Phase 2.4 Global Placement Core | Checksum: 2239204e7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12575 ; free virtual = 81318
Phase 2 Global Placement | Checksum: 2239204e7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12567 ; free virtual = 81310

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22f046e2b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12573 ; free virtual = 81317

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dc6e62af

Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12571 ; free virtual = 81314

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1052c5535

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12564 ; free virtual = 81307

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16a7d00da

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12571 ; free virtual = 81314

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 12f3381c4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12570 ; free virtual = 81313

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1676271ff

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12570 ; free virtual = 81312

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 216bdc474

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12569 ; free virtual = 81312

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c333efba

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12569 ; free virtual = 81312

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1dadb5156

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12623 ; free virtual = 81366
Phase 3 Detail Placement | Checksum: 1dadb5156

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12624 ; free virtual = 81366

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock design_1_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_wiz_0_clk_out2.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1395437c3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.668 | TNS=-101.322 |
Phase 1 Physical Synthesis Initialization | Checksum: ff4efd1b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12635 ; free virtual = 81375
INFO: [Place 46-33] Processed net design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
CRITICAL WARNING: [Timing 38-249] Generated clock design_1_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_wiz_0_clk_out2.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Ending Physical Synthesis Task | Checksum: ff4efd1b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12635 ; free virtual = 81375
Phase 4.1.1.1 BUFG Insertion | Checksum: 1395437c3

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12635 ; free virtual = 81375

Phase 4.1.1.2 Post Placement Timing Optimization
CRITICAL WARNING: [Timing 38-249] Generated clock design_1_i/rgb2dvi_0/U0/SerialClk has no logical paths from master clock clk_wiz_0_clk_out2.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.281. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16723ad61

Time (s): cpu = 00:01:05 ; elapsed = 00:00:28 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12636 ; free virtual = 81376

Time (s): cpu = 00:01:05 ; elapsed = 00:00:28 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12636 ; free virtual = 81376
Phase 4.1 Post Commit Optimization | Checksum: 16723ad61

Time (s): cpu = 00:01:05 ; elapsed = 00:00:28 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12636 ; free virtual = 81376

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16723ad61

Time (s): cpu = 00:01:06 ; elapsed = 00:00:29 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12636 ; free virtual = 81376

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16723ad61

Time (s): cpu = 00:01:06 ; elapsed = 00:00:29 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12636 ; free virtual = 81376
Phase 4.3 Placer Reporting | Checksum: 16723ad61

Time (s): cpu = 00:01:06 ; elapsed = 00:00:29 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12636 ; free virtual = 81376

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12636 ; free virtual = 81376

Time (s): cpu = 00:01:06 ; elapsed = 00:00:29 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12636 ; free virtual = 81376
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d27fd40a

Time (s): cpu = 00:01:06 ; elapsed = 00:00:29 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12636 ; free virtual = 81376
Ending Placer Task | Checksum: 188385963

Time (s): cpu = 00:01:06 ; elapsed = 00:00:29 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12636 ; free virtual = 81376
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:33 . Memory (MB): peak = 11610.848 ; gain = 0.000 ; free physical = 12630 ; free virtual = 81372
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f41c297c ConstDB: 0 ShapeSum: 941c2fe7 RouteDB: 0
Post Restoration Checksum: NetGraph: 89ed86ca | NumContArr: 9dad134a | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 140a4efc1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12624 ; free virtual = 81363

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 140a4efc1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12624 ; free virtual = 81363

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 140a4efc1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12623 ; free virtual = 81363
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 176161a54

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12596 ; free virtual = 81336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.208 | TNS=-76.180| WHS=-0.308 | THS=-498.977|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 13389ffa9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12627 ; free virtual = 81367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.208 | TNS=-65.585| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 13d6cc6d1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12629 ; free virtual = 81369

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00633446 %
  Global Horizontal Routing Utilization  = 0.00436581 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20716
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 20715
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 18eac983f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12629 ; free virtual = 81369

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 18eac983f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12627 ; free virtual = 81366
Phase 3 Initial Routing | Checksum: 21253ff0e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12626 ; free virtual = 81366

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1284
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.744 | TNS=-102.630| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 190b9a237

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12626 ; free virtual = 81366

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.813 | TNS=-116.644| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1fa67e5f0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12627 ; free virtual = 81367
Phase 4 Rip-up And Reroute | Checksum: 1fa67e5f0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12627 ; free virtual = 81367

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ae678c16

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12627 ; free virtual = 81367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.647 | TNS=-92.114| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 23d90ceb0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12626 ; free virtual = 81366

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23d90ceb0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12628 ; free virtual = 81368
Phase 5 Delay and Skew Optimization | Checksum: 23d90ceb0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12625 ; free virtual = 81365

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 29016b4c1

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12628 ; free virtual = 81367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.647 | TNS=-92.070| WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e535de4c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12628 ; free virtual = 81367
Phase 6 Post Hold Fix | Checksum: 1e535de4c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12626 ; free virtual = 81365

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.5259 %
  Global Horizontal Routing Utilization  = 10.8536 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 54.0541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 223d50935

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12628 ; free virtual = 81367

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 223d50935

Time (s): cpu = 00:00:45 ; elapsed = 00:00:20 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12627 ; free virtual = 81367

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 176464e36

Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12627 ; free virtual = 81367

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.647 | TNS=-92.070| WHS=0.045  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 176464e36

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12627 ; free virtual = 81367
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 17d8c0d81

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12626 ; free virtual = 81366

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12626 ; free virtual = 81366

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:23 . Memory (MB): peak = 11834.879 ; gain = 224.031 ; free physical = 12627 ; free virtual = 81366
# write_bitstream -force $projpath/$proj_name/$proj_name.runs/impl_1/$bdWrapperName.bit
Command: write_bitstream -force /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/impl_1/design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/edge_detector_0/inst/xfrgb2gray_1080_1920_U0/mac_muladd_8ns_15ns_22ns_23_4_1_U51/edge_detector_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg input design_1_i/edge_detector_0/inst/xfrgb2gray_1080_1920_U0/mac_muladd_8ns_15ns_22ns_23_4_1_U51/edge_detector_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/mem2stream_0/inst/mem2mat_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_131/dataflow_in_loop_VITIS_LOOP_38_1_1_U0/readmem4_U0/mul_31s_12ns_32_1_1_U12/tmp_product output design_1_i/mem2stream_0/inst/mem2mat_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_131/dataflow_in_loop_VITIS_LOOP_38_1_1_U0/readmem4_U0/mul_31s_12ns_32_1_1_U12/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/mul_31s_11ns_32_1_1_U57/tmp_product output design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/mul_31s_11ns_32_1_1_U57/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/edge_detector_0/inst/xfrgb2gray_1080_1920_U0/mac_muladd_8ns_12ns_22ns_22_4_1_U50/edge_detector_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg multiplier stage design_1_i/edge_detector_0/inst/xfrgb2gray_1080_1920_U0/mac_muladd_8ns_12ns_22ns_22_4_1_U50/edge_detector_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/mem2stream_0/inst/mem2mat_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_131/dataflow_in_loop_VITIS_LOOP_38_1_1_U0/readmem4_U0/mul_31s_12ns_32_1_1_U12/tmp_product multiplier stage design_1_i/mem2stream_0/inst/mem2mat_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_131/dataflow_in_loop_VITIS_LOOP_38_1_1_U0/readmem4_U0/mul_31s_12ns_32_1_1_U12/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/mem2stream_0/inst/mem2mat_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_131/dataflow_in_loop_VITIS_LOOP_38_1_1_U0/readmem4_U0/mul_ln15_reg_502_reg multiplier stage design_1_i/mem2stream_0/inst/mem2mat_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_131/dataflow_in_loop_VITIS_LOOP_38_1_1_U0/readmem4_U0/mul_ln15_reg_502_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/mul_31s_11ns_32_1_1_U57/tmp_product multiplier stage design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/mul_31s_11ns_32_1_1_U57/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/mul_ln40_reg_310_reg multiplier stage design_1_i/stream2mem_0/inst/mat2mem_1080_1920_U0/grp_dataflow_parent_loop_proc_fu_105/dataflow_in_loop_VITIS_LOOP_25_1_1_U0/dataflow_in_loop_VITIS_LOOP_25_1_1_Block_for_inc69_proc4_U0/mul_ln40_reg_310_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A5)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A4))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A2)+(A1*(~A2)*(~A4))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A5)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 103 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]... and (the first 15 of 69 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 15 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 8894240 bits.
Writing bitstream /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/vivado/edge_detector/edge_detector.runs/impl_1/design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12434 ; free virtual = 81175
# write_hw_platform -fixed -include_bit -force -file $Vitispath/Vitis/$bdWrapperName.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/Vitis/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /media/alinx/nvme4t/yang/course_s3_tcl/ax7010/08_edge_detector/Vitis/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/home/alinx/Xilinx/Vivado/2023.1/data/embeddedsw) loading 1 seconds
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 11834.879 ; gain = 0.000 ; free physical = 12431 ; free virtual = 81173
# add_files -fileset sources_1  -copy_to $projpath -force -quiet [glob -nocomplain $projpath/$proj_name/$proj_name.runs/impl_1/*.bit]
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan  9 16:46:08 2024...
