Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Nov 27 21:14:58 2018
| Host         : laptop-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              23 |            7 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------------------------+----------------------------------+------------------+----------------+
|    Clock Signal    |                   Enable Signal                  |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------------+--------------------------------------------------+----------------------------------+------------------+----------------+
|  clk_pin_IBUF_BUFG | U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt     | U0/meta_harden_rst_i0/rst_clk_rx |                2 |              4 |
|  clk_pin_IBUF_BUFG | U0/meta_harden_rst_i0/led_pipeline_reg_reg[3][0] |                                  |                2 |              4 |
|  clk_pin_IBUF_BUFG |                                                  |                                  |                4 |              6 |
|  clk_pin_IBUF_BUFG | U0/uart_rx_i0/uart_rx_ctl_i0/E[0]                | U0/meta_harden_rst_i0/rst_clk_rx |                4 |              8 |
|  clk_pin_IBUF_BUFG |                                                  | U0/meta_harden_rst_i0/rst_clk_rx |                7 |             23 |
+--------------------+--------------------------------------------------+----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 6      |                     1 |
| 8      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


