`timescale 1ns / 1ps

//******************************************************************

// Author:
// Date: 2019/10/19
// Version: v1.0
// Module Name: define
// Project Name: SystemVerilog lab1

//*******************************************************************

`define ARITH_LOGIC         3'b001
// ARITHMETIC
`define ADD                 3'b000
`define HADD                3'b001
`define SUB                 3'b010
`define NOT                 3'b011
`define AND                 3'b100
`define OR                  3'b101
`define XOR                 3'b110
`define LHG                 3'b111
// SHIFTING
`define SHLEFTLOG           3'b000
`define SHLEFTART           3'b001
`define SHRGHTLOG           3'b010
`define SHRGHTART           3'b011