# -RISC-V-SoC-Program_week_4
<details>
  <summary>NgspiceSky130 - Day 1 - Basics of NMOS Drain current (Id) vs Drain-to-source Voltage (Vds)</summary>
  <h3>Introduction to Circuit Design and SPICE simulations</h3>
  <h3>NMOS resistive region and saturation region of operation</h3>
  <h3>Introduction to SPICE</h3>
</details>
<details>
  <summary> NgspiceSky130 - Day 2 - Velocity saturation and basics of CMOS inverter VTC</summary>
  <h3>SPICE simulation for lower nodes and velocity saturation effect</h3>
  <h3>CMOS voltage transfer characteristics (VTC)</h3>
</details>
<details>
  <summary>NgspiceSky130 - Day 3 - CMOS Switching threshold and dynamic simulations</summary>
  <h3>Voltage transfer characteristics – SPICE simulations</h3>
  <h3>Static behavior evaluation – CMOS inverter robustness – Switching Threshold</h3>
</details>
<details>
  <summary>NgspiceSky130 - Day 4 - CMOS Noise Margin robustness evaluation</summary>
  <h3>Static behavior evaluation – CMOS inverter robustness – Noise margin</h3>
</details>
<details>
  <summary>NgspiceSky130 - Day 5 - CMOS power supply and device variation robustness evaluation</summary>
  <h3>Static behavior evaluation – CMOS inverter robustness – Power supply variation</h3>
  <h3>Static behavior evaluation – CMOS inverter robustness – Device variation</h3>
</details>
