/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.47
Hash     : dc7fe85
Date     : Oct 26 2023
Type     : Engineering
Log Time   : Thu Oct 26 05:29:07 2023 GMT

Top-level Name:
	adder_verilator

Clocks: 1
	clock 

I/Os: 5
	4 a Input SDR clock
	4 b Input SDR clock
	1 clock Input Clock clock
	1 reset Input SDR clock
	5 sum Output SDR clock

LUTs: 6
	clock Typical : 6

FFs: 5
	clock : 5

INFO: PWR: Created /nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/adder_verilator/run_1/synth_1_1/impl_1_1/power_analysis/power.csv

