#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c1f700 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c1f890 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1c20170 .functor NOT 1, L_0x1c5cfb0, C4<0>, C4<0>, C4<0>;
L_0x1c5cd10 .functor XOR 1, L_0x1c5cb40, L_0x1c5cc70, C4<0>, C4<0>;
L_0x1c5cea0 .functor XOR 1, L_0x1c5cd10, L_0x1c5cdd0, C4<0>, C4<0>;
v0x1c4b220_0 .net *"_ivl_10", 0 0, L_0x1c5cdd0;  1 drivers
v0x1c4b320_0 .net *"_ivl_12", 0 0, L_0x1c5cea0;  1 drivers
v0x1c4b400_0 .net *"_ivl_2", 0 0, L_0x1c5caa0;  1 drivers
v0x1c4b4c0_0 .net *"_ivl_4", 0 0, L_0x1c5cb40;  1 drivers
v0x1c4b5a0_0 .net *"_ivl_6", 0 0, L_0x1c5cc70;  1 drivers
v0x1c4b6d0_0 .net *"_ivl_8", 0 0, L_0x1c5cd10;  1 drivers
v0x1c4b7b0_0 .var "clk", 0 0;
v0x1c4b850_0 .net "reset", 0 0, v0x1c49ff0_0;  1 drivers
v0x1c4b8f0_0 .var/2u "stats1", 159 0;
v0x1c4ba60_0 .var/2u "strobe", 0 0;
v0x1c4bb20_0 .net "tb_match", 0 0, L_0x1c5cfb0;  1 drivers
v0x1c4bbe0_0 .net "tb_mismatch", 0 0, L_0x1c20170;  1 drivers
v0x1c4bca0_0 .net "w", 0 0, v0x1c4a0c0_0;  1 drivers
v0x1c4bd40_0 .net "z_dut", 0 0, L_0x1c5c8c0;  1 drivers
v0x1c4bde0_0 .net "z_ref", 0 0, L_0x1c143f0;  1 drivers
L_0x1c5caa0 .concat [ 1 0 0 0], L_0x1c143f0;
L_0x1c5cb40 .concat [ 1 0 0 0], L_0x1c143f0;
L_0x1c5cc70 .concat [ 1 0 0 0], L_0x1c5c8c0;
L_0x1c5cdd0 .concat [ 1 0 0 0], L_0x1c143f0;
L_0x1c5cfb0 .cmp/eeq 1, L_0x1c5caa0, L_0x1c5cea0;
S_0x1c1fa20 .scope module, "good1" "reference_module" 3 93, 3 4 0, S_0x1c1f890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0x1beda40 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1beda80 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1bedac0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1bedb00 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
P_0x1bedb40 .param/l "E" 0 3 10, +C4<00000000000000000000000000000100>;
P_0x1bedb80 .param/l "F" 0 3 10, +C4<00000000000000000000000000000101>;
L_0x1c143f0 .functor OR 1, L_0x1c5bff0, L_0x1c5c2a0, C4<0>, C4<0>;
v0x1c145f0_0 .net *"_ivl_0", 31 0, L_0x1c4be80;  1 drivers
L_0x7f2c44bfd0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c14690_0 .net *"_ivl_11", 28 0, L_0x7f2c44bfd0a8;  1 drivers
L_0x7f2c44bfd0f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x1c49210_0 .net/2u *"_ivl_12", 31 0, L_0x7f2c44bfd0f0;  1 drivers
v0x1c49300_0 .net *"_ivl_14", 0 0, L_0x1c5c2a0;  1 drivers
L_0x7f2c44bfd018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1c493c0_0 .net *"_ivl_3", 28 0, L_0x7f2c44bfd018;  1 drivers
L_0x7f2c44bfd060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1c494f0_0 .net/2u *"_ivl_4", 31 0, L_0x7f2c44bfd060;  1 drivers
v0x1c495d0_0 .net *"_ivl_6", 0 0, L_0x1c5bff0;  1 drivers
v0x1c49690_0 .net *"_ivl_8", 31 0, L_0x1c5c160;  1 drivers
v0x1c49770_0 .net "clk", 0 0, v0x1c4b7b0_0;  1 drivers
v0x1c498c0_0 .var "next", 2 0;
v0x1c499a0_0 .net "reset", 0 0, v0x1c49ff0_0;  alias, 1 drivers
v0x1c49a60_0 .var "state", 2 0;
v0x1c49b40_0 .net "w", 0 0, v0x1c4a0c0_0;  alias, 1 drivers
v0x1c49c00_0 .net "z", 0 0, L_0x1c143f0;  alias, 1 drivers
E_0x1c1aa70 .event anyedge, v0x1c49a60_0, v0x1c49b40_0;
E_0x1c19b90 .event posedge, v0x1c49770_0;
L_0x1c4be80 .concat [ 3 29 0 0], v0x1c49a60_0, L_0x7f2c44bfd018;
L_0x1c5bff0 .cmp/eq 32, L_0x1c4be80, L_0x7f2c44bfd060;
L_0x1c5c160 .concat [ 3 29 0 0], v0x1c49a60_0, L_0x7f2c44bfd0a8;
L_0x1c5c2a0 .cmp/eq 32, L_0x1c5c160, L_0x7f2c44bfd0f0;
S_0x1c49d40 .scope module, "stim1" "stimulus_gen" 3 88, 3 35 0, S_0x1c1f890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "w";
v0x1c49f30_0 .net "clk", 0 0, v0x1c4b7b0_0;  alias, 1 drivers
v0x1c49ff0_0 .var "reset", 0 0;
v0x1c4a0c0_0 .var "w", 0 0;
E_0x1c19df0/0 .event negedge, v0x1c49770_0;
E_0x1c19df0/1 .event posedge, v0x1c49770_0;
E_0x1c19df0 .event/or E_0x1c19df0/0, E_0x1c19df0/1;
S_0x1c4a1c0 .scope module, "top_module1" "top_module" 3 99, 4 1 0, S_0x1c1f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
L_0x1c5c7b0 .functor OR 1, L_0x1c5c580, L_0x1c5c670, C4<0>, C4<0>;
L_0x7f2c44bfd138 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1c4a4b0_0 .net/2u *"_ivl_0", 2 0, L_0x7f2c44bfd138;  1 drivers
L_0x7f2c44bfd1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1c4a590_0 .net/2u *"_ivl_10", 0 0, L_0x7f2c44bfd1c8;  1 drivers
L_0x7f2c44bfd210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c4a670_0 .net/2u *"_ivl_12", 0 0, L_0x7f2c44bfd210;  1 drivers
v0x1c4a760_0 .net *"_ivl_2", 0 0, L_0x1c5c580;  1 drivers
L_0x7f2c44bfd180 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1c4a820_0 .net/2u *"_ivl_4", 2 0, L_0x7f2c44bfd180;  1 drivers
v0x1c4a950_0 .net *"_ivl_6", 0 0, L_0x1c5c670;  1 drivers
v0x1c4aa10_0 .net *"_ivl_9", 0 0, L_0x1c5c7b0;  1 drivers
v0x1c4aad0_0 .net "clk", 0 0, v0x1c4b7b0_0;  alias, 1 drivers
v0x1c4abc0_0 .net "reset", 0 0, v0x1c49ff0_0;  alias, 1 drivers
v0x1c4acf0_0 .var "state", 2 0;
v0x1c4add0_0 .net "w", 0 0, v0x1c4a0c0_0;  alias, 1 drivers
v0x1c4aec0_0 .net "z", 0 0, L_0x1c5c8c0;  alias, 1 drivers
E_0x1c029f0 .event posedge, v0x1c499a0_0, v0x1c49770_0;
L_0x1c5c580 .cmp/eq 3, v0x1c4acf0_0, L_0x7f2c44bfd138;
L_0x1c5c670 .cmp/eq 3, v0x1c4acf0_0, L_0x7f2c44bfd180;
L_0x1c5c8c0 .functor MUXZ 1, L_0x7f2c44bfd210, L_0x7f2c44bfd1c8, L_0x1c5c7b0, C4<>;
S_0x1c4b000 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 107, 3 107 0, S_0x1c1f890;
 .timescale -12 -12;
E_0x1c2a790 .event anyedge, v0x1c4ba60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c4ba60_0;
    %nor/r;
    %assign/vec4 v0x1c4ba60_0, 0;
    %wait E_0x1c2a790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c49d40;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c19df0;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1c49ff0_0, 0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1c4a0c0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1c1fa20;
T_2 ;
    %wait E_0x1c19b90;
    %load/vec4 v0x1c499a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c49a60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1c498c0_0;
    %assign/vec4 v0x1c49a60_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1c1fa20;
T_3 ;
Ewait_0 .event/or E_0x1c1aa70, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1c49a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x1c498c0_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x1c49b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 3;
    %store/vec4 v0x1c498c0_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x1c49b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 3;
    %store/vec4 v0x1c498c0_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x1c49b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 3;
    %store/vec4 v0x1c498c0_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x1c49b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v0x1c498c0_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x1c49b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 3;
    %store/vec4 v0x1c498c0_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x1c49b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 3;
    %store/vec4 v0x1c498c0_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1c4a1c0;
T_4 ;
    %wait E_0x1c029f0;
    %load/vec4 v0x1c4abc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1c4acf0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1c4acf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x1c4add0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.9, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_4.10, 8;
T_4.9 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_4.10, 8;
 ; End of false expr.
    %blend;
T_4.10;
    %assign/vec4 v0x1c4acf0_0, 0;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x1c4add0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.11, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %assign/vec4 v0x1c4acf0_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x1c4add0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.13, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_4.14, 8;
T_4.13 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_4.14, 8;
 ; End of false expr.
    %blend;
T_4.14;
    %assign/vec4 v0x1c4acf0_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x1c4add0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.15, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_4.16, 8;
T_4.15 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_4.16, 8;
 ; End of false expr.
    %blend;
T_4.16;
    %assign/vec4 v0x1c4acf0_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x1c4add0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %assign/vec4 v0x1c4acf0_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x1c4add0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %assign/vec4 v0x1c4acf0_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1c1f890;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c4b7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c4ba60_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1c1f890;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c4b7b0_0;
    %inv;
    %store/vec4 v0x1c4b7b0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1c1f890;
T_7 ;
    %vpi_call/w 3 80 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c49f30_0, v0x1c4bbe0_0, v0x1c4b7b0_0, v0x1c4b850_0, v0x1c4bca0_0, v0x1c4bde0_0, v0x1c4bd40_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1c1f890;
T_8 ;
    %load/vec4 v0x1c4b8f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1c4b8f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c4b8f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 116 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1c4b8f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c4b8f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 120 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c4b8f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c4b8f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1c1f890;
T_9 ;
    %wait E_0x1c19df0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c4b8f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4b8f0_0, 4, 32;
    %load/vec4 v0x1c4bb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1c4b8f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4b8f0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c4b8f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4b8f0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1c4bde0_0;
    %load/vec4 v0x1c4bde0_0;
    %load/vec4 v0x1c4bd40_0;
    %xor;
    %load/vec4 v0x1c4bde0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1c4b8f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 136 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4b8f0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1c4b8f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c4b8f0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2012_q2fsm/2012_q2fsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/machine/2012_q2fsm/iter0/response0/top_module.sv";
