#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May  2 22:54:21 2023
# Process ID: 16880
# Current directory: D:/AOA-Chip-main
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18624 D:\AOA-Chip-main\Processor_Module.xpr
# Log file: D:/AOA-Chip-main/vivado.log
# Journal file: D:/AOA-Chip-main\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/AOA-Chip-main/Processor_Module.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/design_2.bd] -no_script -reset -force -quiet
remove_files  D:/AOA-Chip-main/Processor_Module.srcs/sources_1/bd/design_2/design_2.bd
export_ip_user_files -of_objects  [get_files D:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xci] -no_script -reset -force -quiet
remove_files  -fileset microblaze_0 D:/AOA-Chip-main/Processor_Module.srcs/sources_1/ip/microblaze_0/microblaze_0.xci
add_files -norecurse {{C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/Source Code/RISC_Processor.v}}
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
update_compile_order -fileset sources_1
refresh_design
refresh_design
refresh_design
refresh_design
export_ip_user_files -of_objects  [get_files D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Button_Press.v] -no_script -reset -force -quiet
remove_files  D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Button_Press.v
export_ip_user_files -of_objects  [get_files D:/AOA-Chip-main/Processor_Module.srcs/sim_1/new/tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/AOA-Chip-main/Processor_Module.srcs/sim_1/new/tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/ram_256x16_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
source Processor.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/bmg_tb_pkg.vhd C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/checker.vhd C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/ram_256x16_synth.vhd C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/bmg_stim_gen.vhd C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/ram_256x16_tb.vhd C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/data_gen.vhd C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/addr_gen.vhd}
update_compile_order -fileset sim_1
close_sim
launch_simulation
source Processor.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/random.vhd
update_compile_order -fileset sim_1
close_sim
launch_simulation
source Processor.tcl
launch_simulation -mode post-synthesis -type functional
source Processor.tcl
launch_simulation -mode post-implementation -type functional
source Processor.tcl
close_sim
current_sim simulation_4
close_sim
close_sim
export_ip_user_files -of_objects  [get_files C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/ram_256x16_synth.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/checker.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/bmg_stim_gen.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/addr_gen.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/data_gen.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/ram_256x16_synth.vhd C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/checker.vhd C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/bmg_stim_gen.vhd C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/addr_gen.vhd C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/data_gen.vhd}
export_ip_user_files -of_objects  [get_files C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/random.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/random.vhd
export_ip_user_files -of_objects  [get_files C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/ram_256x16_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/ram_256x16_tb.vhd
current_design rtl_1
