-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.


-- Generated by Quartus Prime Version 17.0 (Build Build 595 04/25/2017)
-- Created on Sun Nov 12 16:57:13 2017

COMPONENT alarm_clock
	PORT
	(
		alarm_set		:	 IN STD_LOGIC;
		clock_set		:	 IN STD_LOGIC;
		hour_set		:	 IN STD_LOGIC;
		minute_set		:	 IN STD_LOGIC;
		alarm_status		:	 IN STD_LOGIC;
		reset		:	 IN STD_LOGIC;
		alarm		:	 OUT STD_LOGIC;
		am_pm		:	 OUT STD_LOGIC;
		hours7		:	 OUT STD_LOGIC_VECTOR(0 TO 6);
		hours6		:	 OUT STD_LOGIC_VECTOR(0 TO 6);
		minutes5		:	 OUT STD_LOGIC_VECTOR(0 TO 6);
		minutes4		:	 OUT STD_LOGIC_VECTOR(0 TO 6);
		seconds3		:	 OUT STD_LOGIC_VECTOR(0 TO 6);
		seconds2		:	 OUT STD_LOGIC_VECTOR(0 TO 6);
		clock_50MHz		:	 IN STD_LOGIC
	);
END COMPONENT;