Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 26 23:28:48 2025
| Host         : LAPTOP-D6BOEUU6 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/filter_kernel_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-3
| Speed File   : -3
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                            Instance                                            |                                                 Module                                                | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| bd_0_wrapper                                                                                   |                                                                                                 (top) |      11365 |       9968 |      32 | 1365 | 14834 |     16 |     11 |         79 |
|   bd_0_i                                                                                       |                                                                                                  bd_0 |      11365 |       9968 |      32 | 1365 | 14834 |     16 |     11 |         79 |
|     hls_inst                                                                                   |                                                                                       bd_0_hls_inst_0 |      11365 |       9968 |      32 | 1365 | 14834 |     16 |     11 |         79 |
|       (hls_inst)                                                                               |                                                                                       bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       inst                                                                                     |                                                                         bd_0_hls_inst_0_filter_kernel |      11365 |       9968 |      32 | 1365 | 14834 |     16 |     11 |         79 |
|         (inst)                                                                                 |                                                                         bd_0_hls_inst_0_filter_kernel |       1553 |       1551 |       0 |    2 |  4780 |      0 |      0 |          2 |
|         control_r_s_axi_U                                                                      |                                                         bd_0_hls_inst_0_filter_kernel_control_r_s_axi |        139 |        139 |       0 |    0 |   169 |      0 |      0 |          0 |
|         control_s_axi_U                                                                        |                                                           bd_0_hls_inst_0_filter_kernel_control_s_axi |        267 |        235 |      32 |    0 |   248 |      0 |      0 |          0 |
|           (control_s_axi_U)                                                                    |                                                           bd_0_hls_inst_0_filter_kernel_control_s_axi |        187 |        187 |       0 |    0 |   184 |      0 |      0 |          0 |
|           int_filter                                                                           |                                                       bd_0_hls_inst_0_filter_kernel_control_s_axi_ram |         81 |         49 |      32 |    0 |    64 |      0 |      0 |          0 |
|         gmem0_m_axi_U                                                                          |                                                             bd_0_hls_inst_0_filter_kernel_gmem0_m_axi |        472 |        439 |       0 |   33 |   835 |      7 |      1 |          0 |
|           bus_read                                                                             |                                                        bd_0_hls_inst_0_filter_kernel_gmem0_m_axi_read |        354 |        354 |       0 |    0 |   652 |      0 |      0 |          0 |
|             fifo_burst                                                                         |                                        bd_0_hls_inst_0_filter_kernel_gmem0_m_axi_fifo__parameterized1 |         13 |         13 |       0 |    0 |    11 |      0 |      0 |          0 |
|             fifo_rctl                                                                          |                                   bd_0_hls_inst_0_filter_kernel_gmem0_m_axi_fifo__parameterized1_1203 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |          0 |
|             rreq_burst_conv                                                                    |                                             bd_0_hls_inst_0_filter_kernel_gmem0_m_axi_burst_converter |        198 |        198 |       0 |    0 |   371 |      0 |      0 |          0 |
|             rs_rdata                                                                           |                                   bd_0_hls_inst_0_filter_kernel_gmem0_m_axi_reg_slice__parameterized0 |        135 |        135 |       0 |    0 |   263 |      0 |      0 |          0 |
|           load_unit_0                                                                          |                                                        bd_0_hls_inst_0_filter_kernel_gmem0_m_axi_load |        118 |         85 |       0 |   33 |   183 |      7 |      1 |          0 |
|             (load_unit_0)                                                                      |                                                        bd_0_hls_inst_0_filter_kernel_gmem0_m_axi_load |          1 |          1 |       0 |    0 |    64 |      0 |      0 |          0 |
|             buff_rdata                                                                         |                                        bd_0_hls_inst_0_filter_kernel_gmem0_m_axi_fifo__parameterized0 |         68 |         68 |       0 |    0 |    48 |      7 |      1 |          0 |
|             fifo_rreq                                                                          |                                                        bd_0_hls_inst_0_filter_kernel_gmem0_m_axi_fifo |         50 |         17 |       0 |   33 |    71 |      0 |      0 |          0 |
|         gmem1_m_axi_U                                                                          |                                                             bd_0_hls_inst_0_filter_kernel_gmem1_m_axi |       2783 |       1515 |       0 | 1268 |  1883 |      9 |      1 |          0 |
|           bus_read                                                                             |                                                        bd_0_hls_inst_0_filter_kernel_gmem1_m_axi_read |        354 |        354 |       0 |    0 |   652 |      0 |      0 |          0 |
|             fifo_burst                                                                         |                                   bd_0_hls_inst_0_filter_kernel_gmem1_m_axi_fifo__parameterized1_1198 |         13 |         13 |       0 |    0 |    11 |      0 |      0 |          0 |
|             fifo_rctl                                                                          |                                   bd_0_hls_inst_0_filter_kernel_gmem1_m_axi_fifo__parameterized1_1199 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |          0 |
|             rreq_burst_conv                                                                    |                                        bd_0_hls_inst_0_filter_kernel_gmem1_m_axi_burst_converter_1200 |        199 |        199 |       0 |    0 |   371 |      0 |      0 |          0 |
|             rs_rdata                                                                           |                                   bd_0_hls_inst_0_filter_kernel_gmem1_m_axi_reg_slice__parameterized2 |        135 |        135 |       0 |    0 |   263 |      0 |      0 |          0 |
|           bus_write                                                                            |                                                       bd_0_hls_inst_0_filter_kernel_gmem1_m_axi_write |       1658 |        457 |       0 | 1201 |   859 |      0 |      0 |          0 |
|             (bus_write)                                                                        |                                                       bd_0_hls_inst_0_filter_kernel_gmem1_m_axi_write |          6 |          6 |       0 |    0 |    10 |      0 |      0 |          0 |
|             fifo_burst                                                                         |                                        bd_0_hls_inst_0_filter_kernel_gmem1_m_axi_fifo__parameterized4 |         26 |         22 |       0 |    4 |    18 |      0 |      0 |          0 |
|             fifo_resp                                                                          |                                   bd_0_hls_inst_0_filter_kernel_gmem1_m_axi_fifo__parameterized1_1196 |         14 |         13 |       0 |    1 |    11 |      0 |      0 |          0 |
|             rs_resp                                                                            |                                   bd_0_hls_inst_0_filter_kernel_gmem1_m_axi_reg_slice__parameterized1 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |          0 |
|             wreq_burst_conv                                                                    |                                             bd_0_hls_inst_0_filter_kernel_gmem1_m_axi_burst_converter |        200 |        200 |       0 |    0 |   371 |      0 |      0 |          0 |
|             wreq_throttle                                                                      |                                                    bd_0_hls_inst_0_filter_kernel_gmem1_m_axi_throttle |       1409 |        213 |       0 | 1196 |   444 |      0 |      0 |          0 |
|           load_unit_0                                                                          |                                                        bd_0_hls_inst_0_filter_kernel_gmem1_m_axi_load |        300 |        267 |       0 |   33 |   183 |      7 |      1 |          0 |
|             (load_unit_0)                                                                      |                                                        bd_0_hls_inst_0_filter_kernel_gmem1_m_axi_load |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|             buff_rdata                                                                         |                                        bd_0_hls_inst_0_filter_kernel_gmem1_m_axi_fifo__parameterized3 |         68 |         68 |       0 |    0 |    48 |      7 |      1 |          0 |
|             fifo_rreq                                                                          |                                                   bd_0_hls_inst_0_filter_kernel_gmem1_m_axi_fifo_1194 |        232 |        199 |       0 |   33 |    71 |      0 |      0 |          0 |
|           store_unit_0                                                                         |                                                       bd_0_hls_inst_0_filter_kernel_gmem1_m_axi_store |        473 |        439 |       0 |   34 |   189 |      2 |      0 |          0 |
|             (store_unit_0)                                                                     |                                                       bd_0_hls_inst_0_filter_kernel_gmem1_m_axi_store |          0 |          0 |       0 |    0 |    63 |      0 |      0 |          0 |
|             buff_wdata                                                                         |                                        bd_0_hls_inst_0_filter_kernel_gmem1_m_axi_fifo__parameterized0 |         41 |         41 |       0 |    0 |    36 |      2 |      0 |          0 |
|             fifo_wreq                                                                          |                                                        bd_0_hls_inst_0_filter_kernel_gmem1_m_axi_fifo |        401 |        368 |       0 |   33 |    72 |      0 |      0 |          0 |
|             fifo_wrsp                                                                          |                                        bd_0_hls_inst_0_filter_kernel_gmem1_m_axi_fifo__parameterized1 |         14 |         13 |       0 |    1 |    11 |      0 |      0 |          0 |
|             user_resp                                                                          |                                        bd_0_hls_inst_0_filter_kernel_gmem1_m_axi_fifo__parameterized2 |         18 |         18 |       0 |    0 |     7 |      0 |      0 |          0 |
|         grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955                  |              bd_0_hls_inst_0_filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 |        284 |        272 |       0 |   12 |   495 |      0 |      0 |          7 |
|           (grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955)              |              bd_0_hls_inst_0_filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 |        230 |        218 |       0 |   12 |   459 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                             |                             bd_0_hls_inst_0_filter_kernel_flow_control_loop_pipe_sequential_init_1193 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|           mul_61s_32s_61_3_1_U39                                                               |                                                      bd_0_hls_inst_0_filter_kernel_mul_61s_32s_61_3_1 |         50 |         50 |       0 |    0 |    34 |      0 |      0 |          7 |
|         grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970                                    |                                bd_0_hls_inst_0_filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_147_14 |        183 |        183 |       0 |    0 |    28 |      0 |      0 |          0 |
|           (grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970)                                |                                bd_0_hls_inst_0_filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_147_14 |        136 |        136 |       0 |    0 |    26 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                             |                             bd_0_hls_inst_0_filter_kernel_flow_control_loop_pipe_sequential_init_1192 |         47 |         47 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987                                    |                                bd_0_hls_inst_0_filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_160_15 |       3568 |       3518 |       0 |   50 |  4680 |      0 |      0 |         45 |
|           (grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987)                                |                                bd_0_hls_inst_0_filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_160_15 |        268 |        246 |       0 |   22 |  1052 |      0 |      0 |          0 |
|           fadd_32ns_32ns_32_4_full_dsp_1_U71                                                   |                                          bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1 |        166 |        166 |       0 |    0 |   132 |      0 |      0 |          2 |
|             (fadd_32ns_32ns_32_4_full_dsp_1_U71)                                               |                                          bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|             filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u                                  |                                  bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_1133 |        166 |        166 |       0 |    0 |   100 |      0 |      0 |          2 |
|           fadd_32ns_32ns_32_4_full_dsp_1_U72                                                   |                                       bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_14 |        176 |        176 |       0 |    0 |   199 |      0 |      0 |          2 |
|             (fadd_32ns_32ns_32_4_full_dsp_1_U72)                                               |                                       bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_14 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|             filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u                                  |                                  bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_1066 |        176 |        176 |       0 |    0 |   135 |      0 |      0 |          2 |
|           fadd_32ns_32ns_32_4_full_dsp_1_U73                                                   |                                       bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_15 |        176 |        176 |       0 |    0 |   199 |      0 |      0 |          2 |
|             (fadd_32ns_32ns_32_4_full_dsp_1_U73)                                               |                                       bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_15 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|             filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u                                  |                                   bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_999 |        176 |        176 |       0 |    0 |   135 |      0 |      0 |          2 |
|           fadd_32ns_32ns_32_4_full_dsp_1_U74                                                   |                                       bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_16 |        176 |        176 |       0 |    0 |   199 |      0 |      0 |          2 |
|             (fadd_32ns_32ns_32_4_full_dsp_1_U74)                                               |                                       bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_16 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|             filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u                                  |                                   bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_932 |        176 |        176 |       0 |    0 |   135 |      0 |      0 |          2 |
|           fadd_32ns_32ns_32_4_full_dsp_1_U75                                                   |                                       bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_17 |        176 |        176 |       0 |    0 |   199 |      0 |      0 |          2 |
|             (fadd_32ns_32ns_32_4_full_dsp_1_U75)                                               |                                       bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_17 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|             filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u                                  |                                   bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_865 |        176 |        176 |       0 |    0 |   135 |      0 |      0 |          2 |
|           fadd_32ns_32ns_32_4_full_dsp_1_U76                                                   |                                       bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_18 |        176 |        176 |       0 |    0 |   199 |      0 |      0 |          2 |
|             (fadd_32ns_32ns_32_4_full_dsp_1_U76)                                               |                                       bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_18 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|             filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u                                  |                                   bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_798 |        176 |        176 |       0 |    0 |   135 |      0 |      0 |          2 |
|           fadd_32ns_32ns_32_4_full_dsp_1_U77                                                   |                                       bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_19 |        176 |        176 |       0 |    0 |   199 |      0 |      0 |          2 |
|             (fadd_32ns_32ns_32_4_full_dsp_1_U77)                                               |                                       bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_19 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|             filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u                                  |                                   bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_731 |        176 |        176 |       0 |    0 |   135 |      0 |      0 |          2 |
|           fadd_32ns_32ns_32_4_full_dsp_1_U78                                                   |                                       bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_20 |        176 |        176 |       0 |    0 |   199 |      0 |      0 |          2 |
|             (fadd_32ns_32ns_32_4_full_dsp_1_U78)                                               |                                       bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_20 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|             filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u                                  |                                   bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_664 |        176 |        176 |       0 |    0 |   135 |      0 |      0 |          2 |
|           fadd_32ns_32ns_32_4_full_dsp_1_U79                                                   |                                       bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_21 |        176 |        176 |       0 |    0 |   199 |      0 |      0 |          2 |
|             (fadd_32ns_32ns_32_4_full_dsp_1_U79)                                               |                                       bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_21 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|             filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u                                  |                                       bd_0_hls_inst_0_filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip |        176 |        176 |       0 |    0 |   135 |      0 |      0 |          2 |
|           fdiv_32ns_32ns_32_12_no_dsp_1_U89                                                    |                                           bd_0_hls_inst_0_filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1 |        767 |        739 |       0 |   28 |   532 |      0 |      0 |          0 |
|             (fdiv_32ns_32ns_32_12_no_dsp_1_U89)                                                |                                           bd_0_hls_inst_0_filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|             filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u                                   |                                        bd_0_hls_inst_0_filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1_ip |        767 |        739 |       0 |   28 |   468 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                             |                               bd_0_hls_inst_0_filter_kernel_flow_control_loop_pipe_sequential_init_22 |         24 |         24 |       0 |    0 |     2 |      0 |      0 |          0 |
|           fmul_32ns_32ns_32_4_max_dsp_1_U80                                                    |                                           bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1 |         72 |         72 |       0 |    0 |   106 |      0 |      0 |          3 |
|             (fmul_32ns_32ns_32_4_max_dsp_1_U80)                                                |                                           bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1 |          0 |          0 |       0 |    0 |    59 |      0 |      0 |          0 |
|             filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u                                   |                                    bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_506 |         72 |         72 |       0 |    0 |    47 |      0 |      0 |          3 |
|           fmul_32ns_32ns_32_4_max_dsp_1_U81                                                    |                                        bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_23 |         72 |         72 |       0 |    0 |   104 |      0 |      0 |          3 |
|             (fmul_32ns_32ns_32_4_max_dsp_1_U81)                                                |                                        bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_23 |          0 |          0 |       0 |    0 |    57 |      0 |      0 |          0 |
|             filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u                                   |                                    bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_477 |         72 |         72 |       0 |    0 |    47 |      0 |      0 |          3 |
|           fmul_32ns_32ns_32_4_max_dsp_1_U82                                                    |                                        bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_24 |         72 |         72 |       0 |    0 |   106 |      0 |      0 |          3 |
|             (fmul_32ns_32ns_32_4_max_dsp_1_U82)                                                |                                        bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_24 |          0 |          0 |       0 |    0 |    59 |      0 |      0 |          0 |
|             filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u                                   |                                    bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_448 |         72 |         72 |       0 |    0 |    47 |      0 |      0 |          3 |
|           fmul_32ns_32ns_32_4_max_dsp_1_U83                                                    |                                        bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_25 |         72 |         72 |       0 |    0 |   104 |      0 |      0 |          3 |
|             (fmul_32ns_32ns_32_4_max_dsp_1_U83)                                                |                                        bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_25 |          0 |          0 |       0 |    0 |    57 |      0 |      0 |          0 |
|             filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u                                   |                                    bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_419 |         72 |         72 |       0 |    0 |    47 |      0 |      0 |          3 |
|           fmul_32ns_32ns_32_4_max_dsp_1_U84                                                    |                                        bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_26 |         72 |         72 |       0 |    0 |   106 |      0 |      0 |          3 |
|             (fmul_32ns_32ns_32_4_max_dsp_1_U84)                                                |                                        bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_26 |          0 |          0 |       0 |    0 |    59 |      0 |      0 |          0 |
|             filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u                                   |                                    bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_390 |         72 |         72 |       0 |    0 |    47 |      0 |      0 |          3 |
|           fmul_32ns_32ns_32_4_max_dsp_1_U85                                                    |                                        bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_27 |         72 |         72 |       0 |    0 |   104 |      0 |      0 |          3 |
|             (fmul_32ns_32ns_32_4_max_dsp_1_U85)                                                |                                        bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_27 |          0 |          0 |       0 |    0 |    57 |      0 |      0 |          0 |
|             filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u                                   |                                    bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_361 |         72 |         72 |       0 |    0 |    47 |      0 |      0 |          3 |
|           fmul_32ns_32ns_32_4_max_dsp_1_U86                                                    |                                        bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_28 |         72 |         72 |       0 |    0 |   106 |      0 |      0 |          3 |
|             (fmul_32ns_32ns_32_4_max_dsp_1_U86)                                                |                                        bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_28 |          0 |          0 |       0 |    0 |    59 |      0 |      0 |          0 |
|             filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u                                   |                                    bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_332 |         72 |         72 |       0 |    0 |    47 |      0 |      0 |          3 |
|           fmul_32ns_32ns_32_4_max_dsp_1_U87                                                    |                                        bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_29 |         72 |         72 |       0 |    0 |   104 |      0 |      0 |          3 |
|             (fmul_32ns_32ns_32_4_max_dsp_1_U87)                                                |                                        bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_29 |          0 |          0 |       0 |    0 |    57 |      0 |      0 |          0 |
|             filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u                                   |                                    bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_303 |         72 |         72 |       0 |    0 |    47 |      0 |      0 |          3 |
|           fmul_32ns_32ns_32_4_max_dsp_1_U88                                                    |                                        bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_30 |         72 |         72 |       0 |    0 |   106 |      0 |      0 |          3 |
|             (fmul_32ns_32ns_32_4_max_dsp_1_U88)                                                |                                        bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_30 |          0 |          0 |       0 |    0 |    59 |      0 |      0 |          0 |
|             filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip_u                                   |                                        bd_0_hls_inst_0_filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip |         72 |         72 |       0 |    0 |    47 |      0 |      0 |          3 |
|           uitofp_32ns_32_4_no_dsp_1_U90                                                        |                                               bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1 |         32 |         32 |       0 |    0 |    48 |      0 |      0 |          0 |
|             (uitofp_32ns_32_4_no_dsp_1_U90)                                                    |                                               bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|             filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip_u                                       |                                        bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip_264 |         32 |         32 |       0 |    0 |    40 |      0 |      0 |          0 |
|           uitofp_32ns_32_4_no_dsp_1_U91                                                        |                                            bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_31 |         32 |         32 |       0 |    0 |    46 |      0 |      0 |          0 |
|             (uitofp_32ns_32_4_no_dsp_1_U91)                                                    |                                            bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_31 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|             filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip_u                                       |                                        bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip_233 |         32 |         32 |       0 |    0 |    38 |      0 |      0 |          0 |
|           uitofp_32ns_32_4_no_dsp_1_U92                                                        |                                            bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_32 |         32 |         32 |       0 |    0 |    48 |      0 |      0 |          0 |
|             (uitofp_32ns_32_4_no_dsp_1_U92)                                                    |                                            bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_32 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|             filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip_u                                       |                                        bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip_202 |         32 |         32 |       0 |    0 |    40 |      0 |      0 |          0 |
|           uitofp_32ns_32_4_no_dsp_1_U93                                                        |                                            bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_33 |         32 |         32 |       0 |    0 |    46 |      0 |      0 |          0 |
|             (uitofp_32ns_32_4_no_dsp_1_U93)                                                    |                                            bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_33 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|             filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip_u                                       |                                        bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip_171 |         32 |         32 |       0 |    0 |    38 |      0 |      0 |          0 |
|           uitofp_32ns_32_4_no_dsp_1_U94                                                        |                                            bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_34 |         32 |         32 |       0 |    0 |    48 |      0 |      0 |          0 |
|             (uitofp_32ns_32_4_no_dsp_1_U94)                                                    |                                            bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_34 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|             filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip_u                                       |                                        bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip_140 |         32 |         32 |       0 |    0 |    40 |      0 |      0 |          0 |
|           uitofp_32ns_32_4_no_dsp_1_U95                                                        |                                            bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_35 |         32 |         32 |       0 |    0 |    46 |      0 |      0 |          0 |
|             (uitofp_32ns_32_4_no_dsp_1_U95)                                                    |                                            bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_35 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|             filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip_u                                       |                                        bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip_109 |         32 |         32 |       0 |    0 |    38 |      0 |      0 |          0 |
|           uitofp_32ns_32_4_no_dsp_1_U96                                                        |                                            bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_36 |         32 |         32 |       0 |    0 |    48 |      0 |      0 |          0 |
|             (uitofp_32ns_32_4_no_dsp_1_U96)                                                    |                                            bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_36 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|             filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip_u                                       |                                         bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip_78 |         32 |         32 |       0 |    0 |    40 |      0 |      0 |          0 |
|           uitofp_32ns_32_4_no_dsp_1_U97                                                        |                                            bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_37 |         32 |         32 |       0 |    0 |    46 |      0 |      0 |          0 |
|             (uitofp_32ns_32_4_no_dsp_1_U97)                                                    |                                            bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_37 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|             filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip_u                                       |                                         bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip_47 |         32 |         32 |       0 |    0 |    38 |      0 |      0 |          0 |
|           uitofp_32ns_32_4_no_dsp_1_U98                                                        |                                            bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_38 |         32 |         32 |       0 |    0 |    48 |      0 |      0 |          0 |
|             (uitofp_32ns_32_4_no_dsp_1_U98)                                                    |                                            bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_38 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|             filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip_u                                       |                                            bd_0_hls_inst_0_filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip |         32 |         32 |       0 |    0 |    40 |      0 |      0 |          0 |
|         grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049                                   |                                bd_0_hls_inst_0_filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_188_18 |        240 |        240 |       0 |    0 |   162 |      0 |      0 |          0 |
|           (grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049)                               |                                bd_0_hls_inst_0_filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_188_18 |         89 |         89 |       0 |    0 |   160 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                             |                               bd_0_hls_inst_0_filter_kernel_flow_control_loop_pipe_sequential_init_13 |        151 |        151 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060                                   |                                bd_0_hls_inst_0_filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_204_19 |        334 |        334 |       0 |    0 |   192 |      0 |      0 |          0 |
|           (grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060)                               |                                bd_0_hls_inst_0_filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_204_19 |         81 |         81 |       0 |    0 |   190 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                             |                               bd_0_hls_inst_0_filter_kernel_flow_control_loop_pipe_sequential_init_12 |        253 |        253 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032                                   |                                bd_0_hls_inst_0_filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_222_20 |        272 |        272 |       0 |    0 |   175 |      0 |      0 |          0 |
|           (grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032)                               |                                bd_0_hls_inst_0_filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_222_20 |         87 |         87 |       0 |    0 |   173 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                             |                               bd_0_hls_inst_0_filter_kernel_flow_control_loop_pipe_sequential_init_11 |        185 |        185 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041                                   |                                bd_0_hls_inst_0_filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_237_21 |        374 |        374 |       0 |    0 |   199 |      0 |      0 |          0 |
|           (grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041)                               |                                bd_0_hls_inst_0_filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_237_21 |        138 |        138 |       0 |    0 |   197 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                             |                               bd_0_hls_inst_0_filter_kernel_flow_control_loop_pipe_sequential_init_10 |        236 |        236 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907                                      |                                  bd_0_hls_inst_0_filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_48_1 |         20 |         20 |       0 |    0 |   302 |      0 |      0 |          0 |
|           (grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907)                                  |                                  bd_0_hls_inst_0_filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_48_1 |          8 |          8 |       0 |    0 |   300 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                             |                                bd_0_hls_inst_0_filter_kernel_flow_control_loop_pipe_sequential_init_9 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922     | bd_0_hls_inst_0_filter_kernel_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 |        131 |        131 |       0 |    0 |   214 |      0 |      0 |          0 |
|           (grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922) | bd_0_hls_inst_0_filter_kernel_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 |        125 |        125 |       0 |    0 |   212 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                             |                                bd_0_hls_inst_0_filter_kernel_flow_control_loop_pipe_sequential_init_8 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939        |    bd_0_hls_inst_0_filter_kernel_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 |        245 |        245 |       0 |    0 |   370 |      0 |      0 |          0 |
|           (grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939)    |    bd_0_hls_inst_0_filter_kernel_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 |        235 |        235 |       0 |    0 |   368 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                             |                                  bd_0_hls_inst_0_filter_kernel_flow_control_loop_pipe_sequential_init |         10 |         10 |       0 |    0 |     2 |      0 |      0 |          0 |
|         line_buffer_1_U                                                                        |                                               bd_0_hls_inst_0_filter_kernel_line_buffer_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|         line_buffer_2_U                                                                        |                                             bd_0_hls_inst_0_filter_kernel_line_buffer_RAM_AUTO_1R1W_0 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|         line_buffer_3_U                                                                        |                                             bd_0_hls_inst_0_filter_kernel_line_buffer_RAM_AUTO_1R1W_1 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|         line_buffer_4_U                                                                        |                                             bd_0_hls_inst_0_filter_kernel_line_buffer_RAM_AUTO_1R1W_2 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|         line_buffer_5_U                                                                        |                                             bd_0_hls_inst_0_filter_kernel_line_buffer_RAM_AUTO_1R1W_3 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|         line_buffer_6_U                                                                        |                                             bd_0_hls_inst_0_filter_kernel_line_buffer_RAM_AUTO_1R1W_4 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|         line_buffer_7_U                                                                        |                                             bd_0_hls_inst_0_filter_kernel_line_buffer_RAM_AUTO_1R1W_5 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|         line_buffer_8_U                                                                        |                                             bd_0_hls_inst_0_filter_kernel_line_buffer_RAM_AUTO_1R1W_6 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|         line_buffer_U                                                                          |                                             bd_0_hls_inst_0_filter_kernel_line_buffer_RAM_AUTO_1R1W_7 |         35 |         35 |       0 |    0 |     0 |      0 |      1 |          0 |
|         mul_31ns_31ns_62_1_1_U167                                                              |                                                    bd_0_hls_inst_0_filter_kernel_mul_31ns_31ns_62_1_1 |        123 |        123 |       0 |    0 |     0 |      0 |      0 |          2 |
|         mul_32ns_31ns_63_1_1_U168                                                              |                                                    bd_0_hls_inst_0_filter_kernel_mul_32ns_31ns_63_1_1 |         46 |         46 |       0 |    0 |     0 |      0 |      0 |          4 |
|         mul_32s_32s_32_1_1_U169                                                                |                                                      bd_0_hls_inst_0_filter_kernel_mul_32s_32s_32_1_1 |         47 |         47 |       0 |    0 |     0 |      0 |      0 |          3 |
|         mul_64ns_64ns_128_3_1_U170                                                             |                                                   bd_0_hls_inst_0_filter_kernel_mul_64ns_64ns_128_3_1 |        252 |        252 |       0 |    0 |   102 |      0 |      0 |         16 |
+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


