|master_example
CLOCK_50 => DRAM_CLK.IN2
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => SW[16].IN1
SW[17] => SW[17].IN1
KEY[0] => KEY[0].IN2
KEY[1] => KEY[1].IN1
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LEDG[0] <= LEDG[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= LEDG[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= LEDG[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= LEDG[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= LEDG[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= LEDG[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= LEDG[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= LEDG[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= LEDG[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= <GND>
LEDR[17] <= <GND>
DRAM_CLK <= DRAM_CLK.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CKE <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_cke
DRAM_ADDR[0] <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_addr
DRAM_ADDR[1] <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_addr
DRAM_ADDR[2] <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_addr
DRAM_ADDR[3] <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_addr
DRAM_ADDR[4] <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_addr
DRAM_ADDR[5] <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_addr
DRAM_ADDR[6] <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_addr
DRAM_ADDR[7] <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_addr
DRAM_ADDR[8] <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_addr
DRAM_ADDR[9] <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_addr
DRAM_ADDR[10] <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_addr
DRAM_ADDR[11] <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_addr
DRAM_BA[0] <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_ba
DRAM_BA[1] <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_ba
DRAM_CS_N <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_cs_n
DRAM_CAS_N <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_cas_n
DRAM_RAS_N <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_ras_n
DRAM_WE_N <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_we_n
DRAM_DQ[0] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[1] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[2] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[3] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[4] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[5] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[6] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[7] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[8] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[9] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[10] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[11] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[12] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[13] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[14] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[15] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[16] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[17] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[18] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[19] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[20] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[21] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[22] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[23] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[24] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[25] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[26] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[27] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[28] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[29] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[30] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQ[31] <> amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dq
DRAM_DQM[0] <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dqm
DRAM_DQM[1] <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dqm
DRAM_DQM[2] <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dqm
DRAM_DQM[3] <= amm_master_qsys:amm_master_inst.new_sdram_controller_0_wire_dqm
HEX0[0] <= SEG_HEX:hex7.oHEX_D
HEX0[1] <= SEG_HEX:hex7.oHEX_D
HEX0[2] <= SEG_HEX:hex7.oHEX_D
HEX0[3] <= SEG_HEX:hex7.oHEX_D
HEX0[4] <= SEG_HEX:hex7.oHEX_D
HEX0[5] <= SEG_HEX:hex7.oHEX_D
HEX0[6] <= SEG_HEX:hex7.oHEX_D
HEX1[0] <= SEG_HEX:hex6.oHEX_D
HEX1[1] <= SEG_HEX:hex6.oHEX_D
HEX1[2] <= SEG_HEX:hex6.oHEX_D
HEX1[3] <= SEG_HEX:hex6.oHEX_D
HEX1[4] <= SEG_HEX:hex6.oHEX_D
HEX1[5] <= SEG_HEX:hex6.oHEX_D
HEX1[6] <= SEG_HEX:hex6.oHEX_D
HEX2[0] <= SEG_HEX:hex5.oHEX_D
HEX2[1] <= SEG_HEX:hex5.oHEX_D
HEX2[2] <= SEG_HEX:hex5.oHEX_D
HEX2[3] <= SEG_HEX:hex5.oHEX_D
HEX2[4] <= SEG_HEX:hex5.oHEX_D
HEX2[5] <= SEG_HEX:hex5.oHEX_D
HEX2[6] <= SEG_HEX:hex5.oHEX_D
HEX3[0] <= SEG_HEX:hex4.oHEX_D
HEX3[1] <= SEG_HEX:hex4.oHEX_D
HEX3[2] <= SEG_HEX:hex4.oHEX_D
HEX3[3] <= SEG_HEX:hex4.oHEX_D
HEX3[4] <= SEG_HEX:hex4.oHEX_D
HEX3[5] <= SEG_HEX:hex4.oHEX_D
HEX3[6] <= SEG_HEX:hex4.oHEX_D
HEX4[0] <= SEG_HEX:hex3.oHEX_D
HEX4[1] <= SEG_HEX:hex3.oHEX_D
HEX4[2] <= SEG_HEX:hex3.oHEX_D
HEX4[3] <= SEG_HEX:hex3.oHEX_D
HEX4[4] <= SEG_HEX:hex3.oHEX_D
HEX4[5] <= SEG_HEX:hex3.oHEX_D
HEX4[6] <= SEG_HEX:hex3.oHEX_D
HEX5[0] <= SEG_HEX:hex2.oHEX_D
HEX5[1] <= SEG_HEX:hex2.oHEX_D
HEX5[2] <= SEG_HEX:hex2.oHEX_D
HEX5[3] <= SEG_HEX:hex2.oHEX_D
HEX5[4] <= SEG_HEX:hex2.oHEX_D
HEX5[5] <= SEG_HEX:hex2.oHEX_D
HEX5[6] <= SEG_HEX:hex2.oHEX_D
HEX6[0] <= SEG_HEX:hex1.oHEX_D
HEX6[1] <= SEG_HEX:hex1.oHEX_D
HEX6[2] <= SEG_HEX:hex1.oHEX_D
HEX6[3] <= SEG_HEX:hex1.oHEX_D
HEX6[4] <= SEG_HEX:hex1.oHEX_D
HEX6[5] <= SEG_HEX:hex1.oHEX_D
HEX6[6] <= SEG_HEX:hex1.oHEX_D
HEX7[0] <= SEG_HEX:hex0.oHEX_D
HEX7[1] <= SEG_HEX:hex0.oHEX_D
HEX7[2] <= SEG_HEX:hex0.oHEX_D
HEX7[3] <= SEG_HEX:hex0.oHEX_D
HEX7[4] <= SEG_HEX:hex0.oHEX_D
HEX7[5] <= SEG_HEX:hex0.oHEX_D
HEX7[6] <= SEG_HEX:hex0.oHEX_D
PCIE_PERST_N => PCIE_PERST_N.IN1
PCIE_REFCLK_P => PCIE_REFCLK_P.IN1
PCIE_RX_P => PCIE_RX_P.IN1
PCIE_TX_P <= amm_master_qsys:amm_master_inst.pcie_hard_ip_0_tx_out_tx_dataout_0
PCIE_WAKE_N <= <GND>


|master_example|amm_master_qsys:amm_master_inst
clk_clk => clk_clk.IN30
reset_reset_n => _.IN1
new_sdram_controller_0_wire_addr[0] <= amm_master_qsys_sdram_controller:sdram_controller.zs_addr
new_sdram_controller_0_wire_addr[1] <= amm_master_qsys_sdram_controller:sdram_controller.zs_addr
new_sdram_controller_0_wire_addr[2] <= amm_master_qsys_sdram_controller:sdram_controller.zs_addr
new_sdram_controller_0_wire_addr[3] <= amm_master_qsys_sdram_controller:sdram_controller.zs_addr
new_sdram_controller_0_wire_addr[4] <= amm_master_qsys_sdram_controller:sdram_controller.zs_addr
new_sdram_controller_0_wire_addr[5] <= amm_master_qsys_sdram_controller:sdram_controller.zs_addr
new_sdram_controller_0_wire_addr[6] <= amm_master_qsys_sdram_controller:sdram_controller.zs_addr
new_sdram_controller_0_wire_addr[7] <= amm_master_qsys_sdram_controller:sdram_controller.zs_addr
new_sdram_controller_0_wire_addr[8] <= amm_master_qsys_sdram_controller:sdram_controller.zs_addr
new_sdram_controller_0_wire_addr[9] <= amm_master_qsys_sdram_controller:sdram_controller.zs_addr
new_sdram_controller_0_wire_addr[10] <= amm_master_qsys_sdram_controller:sdram_controller.zs_addr
new_sdram_controller_0_wire_addr[11] <= amm_master_qsys_sdram_controller:sdram_controller.zs_addr
new_sdram_controller_0_wire_ba[0] <= amm_master_qsys_sdram_controller:sdram_controller.zs_ba
new_sdram_controller_0_wire_ba[1] <= amm_master_qsys_sdram_controller:sdram_controller.zs_ba
new_sdram_controller_0_wire_cas_n <= amm_master_qsys_sdram_controller:sdram_controller.zs_cas_n
new_sdram_controller_0_wire_cke <= amm_master_qsys_sdram_controller:sdram_controller.zs_cke
new_sdram_controller_0_wire_cs_n <= amm_master_qsys_sdram_controller:sdram_controller.zs_cs_n
new_sdram_controller_0_wire_dq[0] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[1] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[2] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[3] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[4] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[5] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[6] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[7] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[8] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[9] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[10] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[11] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[12] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[13] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[14] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[15] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[16] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[17] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[18] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[19] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[20] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[21] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[22] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[23] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[24] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[25] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[26] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[27] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[28] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[29] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[30] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dq[31] <> amm_master_qsys_sdram_controller:sdram_controller.zs_dq
new_sdram_controller_0_wire_dqm[0] <= amm_master_qsys_sdram_controller:sdram_controller.zs_dqm
new_sdram_controller_0_wire_dqm[1] <= amm_master_qsys_sdram_controller:sdram_controller.zs_dqm
new_sdram_controller_0_wire_dqm[2] <= amm_master_qsys_sdram_controller:sdram_controller.zs_dqm
new_sdram_controller_0_wire_dqm[3] <= amm_master_qsys_sdram_controller:sdram_controller.zs_dqm
new_sdram_controller_0_wire_ras_n <= amm_master_qsys_sdram_controller:sdram_controller.zs_ras_n
new_sdram_controller_0_wire_we_n <= amm_master_qsys_sdram_controller:sdram_controller.zs_we_n
write_master_control_fixed_location => write_master_control_fixed_location.IN1
write_master_control_write_base[0] => write_master_control_write_base[0].IN1
write_master_control_write_base[1] => write_master_control_write_base[1].IN1
write_master_control_write_base[2] => write_master_control_write_base[2].IN1
write_master_control_write_base[3] => write_master_control_write_base[3].IN1
write_master_control_write_base[4] => write_master_control_write_base[4].IN1
write_master_control_write_base[5] => write_master_control_write_base[5].IN1
write_master_control_write_base[6] => write_master_control_write_base[6].IN1
write_master_control_write_base[7] => write_master_control_write_base[7].IN1
write_master_control_write_base[8] => write_master_control_write_base[8].IN1
write_master_control_write_base[9] => write_master_control_write_base[9].IN1
write_master_control_write_base[10] => write_master_control_write_base[10].IN1
write_master_control_write_base[11] => write_master_control_write_base[11].IN1
write_master_control_write_base[12] => write_master_control_write_base[12].IN1
write_master_control_write_base[13] => write_master_control_write_base[13].IN1
write_master_control_write_base[14] => write_master_control_write_base[14].IN1
write_master_control_write_base[15] => write_master_control_write_base[15].IN1
write_master_control_write_base[16] => write_master_control_write_base[16].IN1
write_master_control_write_base[17] => write_master_control_write_base[17].IN1
write_master_control_write_base[18] => write_master_control_write_base[18].IN1
write_master_control_write_base[19] => write_master_control_write_base[19].IN1
write_master_control_write_base[20] => write_master_control_write_base[20].IN1
write_master_control_write_base[21] => write_master_control_write_base[21].IN1
write_master_control_write_base[22] => write_master_control_write_base[22].IN1
write_master_control_write_base[23] => write_master_control_write_base[23].IN1
write_master_control_write_base[24] => write_master_control_write_base[24].IN1
write_master_control_write_base[25] => write_master_control_write_base[25].IN1
write_master_control_write_base[26] => write_master_control_write_base[26].IN1
write_master_control_write_length[0] => write_master_control_write_length[0].IN1
write_master_control_write_length[1] => write_master_control_write_length[1].IN1
write_master_control_write_length[2] => write_master_control_write_length[2].IN1
write_master_control_write_length[3] => write_master_control_write_length[3].IN1
write_master_control_write_length[4] => write_master_control_write_length[4].IN1
write_master_control_write_length[5] => write_master_control_write_length[5].IN1
write_master_control_write_length[6] => write_master_control_write_length[6].IN1
write_master_control_write_length[7] => write_master_control_write_length[7].IN1
write_master_control_write_length[8] => write_master_control_write_length[8].IN1
write_master_control_write_length[9] => write_master_control_write_length[9].IN1
write_master_control_write_length[10] => write_master_control_write_length[10].IN1
write_master_control_write_length[11] => write_master_control_write_length[11].IN1
write_master_control_write_length[12] => write_master_control_write_length[12].IN1
write_master_control_write_length[13] => write_master_control_write_length[13].IN1
write_master_control_write_length[14] => write_master_control_write_length[14].IN1
write_master_control_write_length[15] => write_master_control_write_length[15].IN1
write_master_control_write_length[16] => write_master_control_write_length[16].IN1
write_master_control_write_length[17] => write_master_control_write_length[17].IN1
write_master_control_write_length[18] => write_master_control_write_length[18].IN1
write_master_control_write_length[19] => write_master_control_write_length[19].IN1
write_master_control_write_length[20] => write_master_control_write_length[20].IN1
write_master_control_write_length[21] => write_master_control_write_length[21].IN1
write_master_control_write_length[22] => write_master_control_write_length[22].IN1
write_master_control_write_length[23] => write_master_control_write_length[23].IN1
write_master_control_write_length[24] => write_master_control_write_length[24].IN1
write_master_control_write_length[25] => write_master_control_write_length[25].IN1
write_master_control_write_length[26] => write_master_control_write_length[26].IN1
write_master_control_go => write_master_control_go.IN1
write_master_control_done <= custom_master:write_master.control_done
write_master_user_write_buffer => write_master_user_write_buffer.IN1
write_master_user_buffer_input_data[0] => write_master_user_buffer_input_data[0].IN1
write_master_user_buffer_input_data[1] => write_master_user_buffer_input_data[1].IN1
write_master_user_buffer_input_data[2] => write_master_user_buffer_input_data[2].IN1
write_master_user_buffer_input_data[3] => write_master_user_buffer_input_data[3].IN1
write_master_user_buffer_input_data[4] => write_master_user_buffer_input_data[4].IN1
write_master_user_buffer_input_data[5] => write_master_user_buffer_input_data[5].IN1
write_master_user_buffer_input_data[6] => write_master_user_buffer_input_data[6].IN1
write_master_user_buffer_input_data[7] => write_master_user_buffer_input_data[7].IN1
write_master_user_buffer_input_data[8] => write_master_user_buffer_input_data[8].IN1
write_master_user_buffer_input_data[9] => write_master_user_buffer_input_data[9].IN1
write_master_user_buffer_input_data[10] => write_master_user_buffer_input_data[10].IN1
write_master_user_buffer_input_data[11] => write_master_user_buffer_input_data[11].IN1
write_master_user_buffer_input_data[12] => write_master_user_buffer_input_data[12].IN1
write_master_user_buffer_input_data[13] => write_master_user_buffer_input_data[13].IN1
write_master_user_buffer_input_data[14] => write_master_user_buffer_input_data[14].IN1
write_master_user_buffer_input_data[15] => write_master_user_buffer_input_data[15].IN1
write_master_user_buffer_input_data[16] => write_master_user_buffer_input_data[16].IN1
write_master_user_buffer_input_data[17] => write_master_user_buffer_input_data[17].IN1
write_master_user_buffer_input_data[18] => write_master_user_buffer_input_data[18].IN1
write_master_user_buffer_input_data[19] => write_master_user_buffer_input_data[19].IN1
write_master_user_buffer_input_data[20] => write_master_user_buffer_input_data[20].IN1
write_master_user_buffer_input_data[21] => write_master_user_buffer_input_data[21].IN1
write_master_user_buffer_input_data[22] => write_master_user_buffer_input_data[22].IN1
write_master_user_buffer_input_data[23] => write_master_user_buffer_input_data[23].IN1
write_master_user_buffer_input_data[24] => write_master_user_buffer_input_data[24].IN1
write_master_user_buffer_input_data[25] => write_master_user_buffer_input_data[25].IN1
write_master_user_buffer_input_data[26] => write_master_user_buffer_input_data[26].IN1
write_master_user_buffer_input_data[27] => write_master_user_buffer_input_data[27].IN1
write_master_user_buffer_input_data[28] => write_master_user_buffer_input_data[28].IN1
write_master_user_buffer_input_data[29] => write_master_user_buffer_input_data[29].IN1
write_master_user_buffer_input_data[30] => write_master_user_buffer_input_data[30].IN1
write_master_user_buffer_input_data[31] => write_master_user_buffer_input_data[31].IN1
write_master_user_buffer_full <= custom_master:write_master.user_buffer_full
read_master_control_fixed_location => read_master_control_fixed_location.IN1
read_master_control_read_base[0] => read_master_control_read_base[0].IN1
read_master_control_read_base[1] => read_master_control_read_base[1].IN1
read_master_control_read_base[2] => read_master_control_read_base[2].IN1
read_master_control_read_base[3] => read_master_control_read_base[3].IN1
read_master_control_read_base[4] => read_master_control_read_base[4].IN1
read_master_control_read_base[5] => read_master_control_read_base[5].IN1
read_master_control_read_base[6] => read_master_control_read_base[6].IN1
read_master_control_read_base[7] => read_master_control_read_base[7].IN1
read_master_control_read_base[8] => read_master_control_read_base[8].IN1
read_master_control_read_base[9] => read_master_control_read_base[9].IN1
read_master_control_read_base[10] => read_master_control_read_base[10].IN1
read_master_control_read_base[11] => read_master_control_read_base[11].IN1
read_master_control_read_base[12] => read_master_control_read_base[12].IN1
read_master_control_read_base[13] => read_master_control_read_base[13].IN1
read_master_control_read_base[14] => read_master_control_read_base[14].IN1
read_master_control_read_base[15] => read_master_control_read_base[15].IN1
read_master_control_read_base[16] => read_master_control_read_base[16].IN1
read_master_control_read_base[17] => read_master_control_read_base[17].IN1
read_master_control_read_base[18] => read_master_control_read_base[18].IN1
read_master_control_read_base[19] => read_master_control_read_base[19].IN1
read_master_control_read_base[20] => read_master_control_read_base[20].IN1
read_master_control_read_base[21] => read_master_control_read_base[21].IN1
read_master_control_read_base[22] => read_master_control_read_base[22].IN1
read_master_control_read_base[23] => read_master_control_read_base[23].IN1
read_master_control_read_base[24] => read_master_control_read_base[24].IN1
read_master_control_read_base[25] => read_master_control_read_base[25].IN1
read_master_control_read_base[26] => read_master_control_read_base[26].IN1
read_master_control_read_length[0] => read_master_control_read_length[0].IN1
read_master_control_read_length[1] => read_master_control_read_length[1].IN1
read_master_control_read_length[2] => read_master_control_read_length[2].IN1
read_master_control_read_length[3] => read_master_control_read_length[3].IN1
read_master_control_read_length[4] => read_master_control_read_length[4].IN1
read_master_control_read_length[5] => read_master_control_read_length[5].IN1
read_master_control_read_length[6] => read_master_control_read_length[6].IN1
read_master_control_read_length[7] => read_master_control_read_length[7].IN1
read_master_control_read_length[8] => read_master_control_read_length[8].IN1
read_master_control_read_length[9] => read_master_control_read_length[9].IN1
read_master_control_read_length[10] => read_master_control_read_length[10].IN1
read_master_control_read_length[11] => read_master_control_read_length[11].IN1
read_master_control_read_length[12] => read_master_control_read_length[12].IN1
read_master_control_read_length[13] => read_master_control_read_length[13].IN1
read_master_control_read_length[14] => read_master_control_read_length[14].IN1
read_master_control_read_length[15] => read_master_control_read_length[15].IN1
read_master_control_read_length[16] => read_master_control_read_length[16].IN1
read_master_control_read_length[17] => read_master_control_read_length[17].IN1
read_master_control_read_length[18] => read_master_control_read_length[18].IN1
read_master_control_read_length[19] => read_master_control_read_length[19].IN1
read_master_control_read_length[20] => read_master_control_read_length[20].IN1
read_master_control_read_length[21] => read_master_control_read_length[21].IN1
read_master_control_read_length[22] => read_master_control_read_length[22].IN1
read_master_control_read_length[23] => read_master_control_read_length[23].IN1
read_master_control_read_length[24] => read_master_control_read_length[24].IN1
read_master_control_read_length[25] => read_master_control_read_length[25].IN1
read_master_control_read_length[26] => read_master_control_read_length[26].IN1
read_master_control_go => read_master_control_go.IN1
read_master_control_done <= custom_master:read_master.control_done
read_master_control_early_done <= custom_master:read_master.control_early_done
read_master_user_read_buffer => read_master_user_read_buffer.IN1
read_master_user_buffer_output_data[0] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[1] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[2] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[3] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[4] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[5] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[6] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[7] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[8] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[9] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[10] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[11] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[12] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[13] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[14] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[15] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[16] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[17] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[18] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[19] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[20] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[21] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[22] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[23] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[24] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[25] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[26] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[27] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[28] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[29] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[30] <= custom_master:read_master.user_buffer_output_data
read_master_user_buffer_output_data[31] <= custom_master:read_master.user_buffer_output_data
read_master_user_data_available <= custom_master:read_master.user_data_available
pcie_hard_ip_0_refclk_export => pcie_hard_ip_0_refclk_export.IN1
pcie_hard_ip_0_test_in_test_in[0] => pcie_hard_ip_0_test_in_test_in[0].IN1
pcie_hard_ip_0_test_in_test_in[1] => pcie_hard_ip_0_test_in_test_in[1].IN1
pcie_hard_ip_0_test_in_test_in[2] => pcie_hard_ip_0_test_in_test_in[2].IN1
pcie_hard_ip_0_test_in_test_in[3] => pcie_hard_ip_0_test_in_test_in[3].IN1
pcie_hard_ip_0_test_in_test_in[4] => pcie_hard_ip_0_test_in_test_in[4].IN1
pcie_hard_ip_0_test_in_test_in[5] => pcie_hard_ip_0_test_in_test_in[5].IN1
pcie_hard_ip_0_test_in_test_in[6] => pcie_hard_ip_0_test_in_test_in[6].IN1
pcie_hard_ip_0_test_in_test_in[7] => pcie_hard_ip_0_test_in_test_in[7].IN1
pcie_hard_ip_0_test_in_test_in[8] => pcie_hard_ip_0_test_in_test_in[8].IN1
pcie_hard_ip_0_test_in_test_in[9] => pcie_hard_ip_0_test_in_test_in[9].IN1
pcie_hard_ip_0_test_in_test_in[10] => pcie_hard_ip_0_test_in_test_in[10].IN1
pcie_hard_ip_0_test_in_test_in[11] => pcie_hard_ip_0_test_in_test_in[11].IN1
pcie_hard_ip_0_test_in_test_in[12] => pcie_hard_ip_0_test_in_test_in[12].IN1
pcie_hard_ip_0_test_in_test_in[13] => pcie_hard_ip_0_test_in_test_in[13].IN1
pcie_hard_ip_0_test_in_test_in[14] => pcie_hard_ip_0_test_in_test_in[14].IN1
pcie_hard_ip_0_test_in_test_in[15] => pcie_hard_ip_0_test_in_test_in[15].IN1
pcie_hard_ip_0_test_in_test_in[16] => pcie_hard_ip_0_test_in_test_in[16].IN1
pcie_hard_ip_0_test_in_test_in[17] => pcie_hard_ip_0_test_in_test_in[17].IN1
pcie_hard_ip_0_test_in_test_in[18] => pcie_hard_ip_0_test_in_test_in[18].IN1
pcie_hard_ip_0_test_in_test_in[19] => pcie_hard_ip_0_test_in_test_in[19].IN1
pcie_hard_ip_0_test_in_test_in[20] => pcie_hard_ip_0_test_in_test_in[20].IN1
pcie_hard_ip_0_test_in_test_in[21] => pcie_hard_ip_0_test_in_test_in[21].IN1
pcie_hard_ip_0_test_in_test_in[22] => pcie_hard_ip_0_test_in_test_in[22].IN1
pcie_hard_ip_0_test_in_test_in[23] => pcie_hard_ip_0_test_in_test_in[23].IN1
pcie_hard_ip_0_test_in_test_in[24] => pcie_hard_ip_0_test_in_test_in[24].IN1
pcie_hard_ip_0_test_in_test_in[25] => pcie_hard_ip_0_test_in_test_in[25].IN1
pcie_hard_ip_0_test_in_test_in[26] => pcie_hard_ip_0_test_in_test_in[26].IN1
pcie_hard_ip_0_test_in_test_in[27] => pcie_hard_ip_0_test_in_test_in[27].IN1
pcie_hard_ip_0_test_in_test_in[28] => pcie_hard_ip_0_test_in_test_in[28].IN1
pcie_hard_ip_0_test_in_test_in[29] => pcie_hard_ip_0_test_in_test_in[29].IN1
pcie_hard_ip_0_test_in_test_in[30] => pcie_hard_ip_0_test_in_test_in[30].IN1
pcie_hard_ip_0_test_in_test_in[31] => pcie_hard_ip_0_test_in_test_in[31].IN1
pcie_hard_ip_0_test_in_test_in[32] => pcie_hard_ip_0_test_in_test_in[32].IN1
pcie_hard_ip_0_test_in_test_in[33] => pcie_hard_ip_0_test_in_test_in[33].IN1
pcie_hard_ip_0_test_in_test_in[34] => pcie_hard_ip_0_test_in_test_in[34].IN1
pcie_hard_ip_0_test_in_test_in[35] => pcie_hard_ip_0_test_in_test_in[35].IN1
pcie_hard_ip_0_test_in_test_in[36] => pcie_hard_ip_0_test_in_test_in[36].IN1
pcie_hard_ip_0_test_in_test_in[37] => pcie_hard_ip_0_test_in_test_in[37].IN1
pcie_hard_ip_0_test_in_test_in[38] => pcie_hard_ip_0_test_in_test_in[38].IN1
pcie_hard_ip_0_test_in_test_in[39] => pcie_hard_ip_0_test_in_test_in[39].IN1
pcie_hard_ip_0_pcie_rstn_export => pcie_hard_ip_0_pcie_rstn_export.IN1
pcie_hard_ip_0_clocks_sim_clk250_export <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.clocks_sim_clk250_export
pcie_hard_ip_0_clocks_sim_clk500_export <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.clocks_sim_clk500_export
pcie_hard_ip_0_clocks_sim_clk125_export <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.clocks_sim_clk125_export
pcie_hard_ip_0_reconfig_busy_busy_altgxb_reconfig => pcie_hard_ip_0_reconfig_busy_busy_altgxb_reconfig.IN1
pcie_hard_ip_0_pipe_ext_pipe_mode => pcie_hard_ip_0_pipe_ext_pipe_mode.IN1
pcie_hard_ip_0_pipe_ext_phystatus_ext => pcie_hard_ip_0_pipe_ext_phystatus_ext.IN1
pcie_hard_ip_0_pipe_ext_rate_ext <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.pipe_ext_rate_ext
pcie_hard_ip_0_pipe_ext_powerdown_ext[0] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.pipe_ext_powerdown_ext
pcie_hard_ip_0_pipe_ext_powerdown_ext[1] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.pipe_ext_powerdown_ext
pcie_hard_ip_0_pipe_ext_txdetectrx_ext <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.pipe_ext_txdetectrx_ext
pcie_hard_ip_0_pipe_ext_rxelecidle0_ext => pcie_hard_ip_0_pipe_ext_rxelecidle0_ext.IN1
pcie_hard_ip_0_pipe_ext_rxdata0_ext[0] => pcie_hard_ip_0_pipe_ext_rxdata0_ext[0].IN1
pcie_hard_ip_0_pipe_ext_rxdata0_ext[1] => pcie_hard_ip_0_pipe_ext_rxdata0_ext[1].IN1
pcie_hard_ip_0_pipe_ext_rxdata0_ext[2] => pcie_hard_ip_0_pipe_ext_rxdata0_ext[2].IN1
pcie_hard_ip_0_pipe_ext_rxdata0_ext[3] => pcie_hard_ip_0_pipe_ext_rxdata0_ext[3].IN1
pcie_hard_ip_0_pipe_ext_rxdata0_ext[4] => pcie_hard_ip_0_pipe_ext_rxdata0_ext[4].IN1
pcie_hard_ip_0_pipe_ext_rxdata0_ext[5] => pcie_hard_ip_0_pipe_ext_rxdata0_ext[5].IN1
pcie_hard_ip_0_pipe_ext_rxdata0_ext[6] => pcie_hard_ip_0_pipe_ext_rxdata0_ext[6].IN1
pcie_hard_ip_0_pipe_ext_rxdata0_ext[7] => pcie_hard_ip_0_pipe_ext_rxdata0_ext[7].IN1
pcie_hard_ip_0_pipe_ext_rxstatus0_ext[0] => pcie_hard_ip_0_pipe_ext_rxstatus0_ext[0].IN1
pcie_hard_ip_0_pipe_ext_rxstatus0_ext[1] => pcie_hard_ip_0_pipe_ext_rxstatus0_ext[1].IN1
pcie_hard_ip_0_pipe_ext_rxstatus0_ext[2] => pcie_hard_ip_0_pipe_ext_rxstatus0_ext[2].IN1
pcie_hard_ip_0_pipe_ext_rxvalid0_ext => pcie_hard_ip_0_pipe_ext_rxvalid0_ext.IN1
pcie_hard_ip_0_pipe_ext_rxdatak0_ext => pcie_hard_ip_0_pipe_ext_rxdatak0_ext.IN1
pcie_hard_ip_0_pipe_ext_txdata0_ext[0] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.pipe_ext_txdata0_ext
pcie_hard_ip_0_pipe_ext_txdata0_ext[1] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.pipe_ext_txdata0_ext
pcie_hard_ip_0_pipe_ext_txdata0_ext[2] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.pipe_ext_txdata0_ext
pcie_hard_ip_0_pipe_ext_txdata0_ext[3] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.pipe_ext_txdata0_ext
pcie_hard_ip_0_pipe_ext_txdata0_ext[4] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.pipe_ext_txdata0_ext
pcie_hard_ip_0_pipe_ext_txdata0_ext[5] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.pipe_ext_txdata0_ext
pcie_hard_ip_0_pipe_ext_txdata0_ext[6] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.pipe_ext_txdata0_ext
pcie_hard_ip_0_pipe_ext_txdata0_ext[7] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.pipe_ext_txdata0_ext
pcie_hard_ip_0_pipe_ext_txdatak0_ext <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.pipe_ext_txdatak0_ext
pcie_hard_ip_0_pipe_ext_rxpolarity0_ext <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.pipe_ext_rxpolarity0_ext
pcie_hard_ip_0_pipe_ext_txcompl0_ext <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.pipe_ext_txcompl0_ext
pcie_hard_ip_0_pipe_ext_txelecidle0_ext <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.pipe_ext_txelecidle0_ext
pcie_hard_ip_0_powerdown_pll_powerdown => pcie_hard_ip_0_powerdown_pll_powerdown.IN1
pcie_hard_ip_0_powerdown_gxb_powerdown => pcie_hard_ip_0_powerdown_gxb_powerdown.IN1
pcie_hard_ip_0_rx_in_rx_datain_0 => pcie_hard_ip_0_rx_in_rx_datain_0.IN1
pcie_hard_ip_0_tx_out_tx_dataout_0 <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.tx_out_tx_dataout_0
pcie_hard_ip_0_reconfig_togxb_data[0] => pcie_hard_ip_0_reconfig_togxb_data[0].IN1
pcie_hard_ip_0_reconfig_togxb_data[1] => pcie_hard_ip_0_reconfig_togxb_data[1].IN1
pcie_hard_ip_0_reconfig_togxb_data[2] => pcie_hard_ip_0_reconfig_togxb_data[2].IN1
pcie_hard_ip_0_reconfig_togxb_data[3] => pcie_hard_ip_0_reconfig_togxb_data[3].IN1
pcie_hard_ip_0_reconfig_fromgxb_0_data[0] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.reconfig_fromgxb_0_data
pcie_hard_ip_0_reconfig_fromgxb_0_data[1] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.reconfig_fromgxb_0_data
pcie_hard_ip_0_reconfig_fromgxb_0_data[2] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.reconfig_fromgxb_0_data
pcie_hard_ip_0_reconfig_fromgxb_0_data[3] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.reconfig_fromgxb_0_data
pcie_hard_ip_0_reconfig_fromgxb_0_data[4] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.reconfig_fromgxb_0_data
pcie_hard_ip_0_test_out_test_out[0] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.test_out_test_out
pcie_hard_ip_0_test_out_test_out[1] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.test_out_test_out
pcie_hard_ip_0_test_out_test_out[2] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.test_out_test_out
pcie_hard_ip_0_test_out_test_out[3] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.test_out_test_out
pcie_hard_ip_0_test_out_test_out[4] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.test_out_test_out
pcie_hard_ip_0_test_out_test_out[5] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.test_out_test_out
pcie_hard_ip_0_test_out_test_out[6] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.test_out_test_out
pcie_hard_ip_0_test_out_test_out[7] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.test_out_test_out
pcie_hard_ip_0_test_out_test_out[8] <= amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0.test_out_test_out


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_sdram_controller:sdram_controller
az_addr[0] => az_addr[0].IN1
az_addr[1] => az_addr[1].IN1
az_addr[2] => az_addr[2].IN1
az_addr[3] => az_addr[3].IN1
az_addr[4] => az_addr[4].IN1
az_addr[5] => az_addr[5].IN1
az_addr[6] => az_addr[6].IN1
az_addr[7] => az_addr[7].IN1
az_addr[8] => az_addr[8].IN1
az_addr[9] => az_addr[9].IN1
az_addr[10] => az_addr[10].IN1
az_addr[11] => az_addr[11].IN1
az_addr[12] => az_addr[12].IN1
az_addr[13] => az_addr[13].IN1
az_addr[14] => az_addr[14].IN1
az_addr[15] => az_addr[15].IN1
az_addr[16] => az_addr[16].IN1
az_addr[17] => az_addr[17].IN1
az_addr[18] => az_addr[18].IN1
az_addr[19] => az_addr[19].IN1
az_addr[20] => az_addr[20].IN1
az_addr[21] => az_addr[21].IN1
az_addr[22] => az_addr[22].IN1
az_addr[23] => az_addr[23].IN1
az_be_n[0] => comb.DATAA
az_be_n[1] => comb.DATAA
az_be_n[2] => comb.DATAA
az_be_n[3] => comb.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0].IN1
az_data[1] => az_data[1].IN1
az_data[2] => az_data[2].IN1
az_data[3] => az_data[3].IN1
az_data[4] => az_data[4].IN1
az_data[5] => az_data[5].IN1
az_data[6] => az_data[6].IN1
az_data[7] => az_data[7].IN1
az_data[8] => az_data[8].IN1
az_data[9] => az_data[9].IN1
az_data[10] => az_data[10].IN1
az_data[11] => az_data[11].IN1
az_data[12] => az_data[12].IN1
az_data[13] => az_data[13].IN1
az_data[14] => az_data[14].IN1
az_data[15] => az_data[15].IN1
az_data[16] => az_data[16].IN1
az_data[17] => az_data[17].IN1
az_data[18] => az_data[18].IN1
az_data[19] => az_data[19].IN1
az_data[20] => az_data[20].IN1
az_data[21] => az_data[21].IN1
az_data[22] => az_data[22].IN1
az_data[23] => az_data[23].IN1
az_data[24] => az_data[24].IN1
az_data[25] => az_data[25].IN1
az_data[26] => az_data[26].IN1
az_data[27] => az_data[27].IN1
az_data[28] => az_data[28].IN1
az_data[29] => az_data[29].IN1
az_data[30] => az_data[30].IN1
az_data[31] => az_data[31].IN1
az_rd_n => comb.IN0
az_wr_n => az_wr_n.IN1
clk => clk.IN1
reset_n => reset_n.IN1
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[16] <= za_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[17] <= za_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[18] <= za_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[19] <= za_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[20] <= za_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[21] <= za_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[22] <= za_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[23] <= za_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[24] <= za_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[25] <= za_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[26] <= za_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[27] <= za_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[28] <= za_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[29] <= za_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[30] <= za_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[31] <= za_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= amm_master_qsys_sdram_controller_input_efifo_module:the_amm_master_qsys_sdram_controller_input_efifo_module.full
zs_addr[0] <= zs_addr[0].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr[1].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr[2].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr[3].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr[4].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr[5].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr[6].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr[7].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr[8].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr[9].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr[10].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr[11].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba[0].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba[1].DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= zs_cas_n.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= zs_cs_n.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]
zs_dq[16] <> zs_dq[16]
zs_dq[17] <> zs_dq[17]
zs_dq[18] <> zs_dq[18]
zs_dq[19] <> zs_dq[19]
zs_dq[20] <> zs_dq[20]
zs_dq[21] <> zs_dq[21]
zs_dq[22] <> zs_dq[22]
zs_dq[23] <> zs_dq[23]
zs_dq[24] <> zs_dq[24]
zs_dq[25] <> zs_dq[25]
zs_dq[26] <> zs_dq[26]
zs_dq[27] <> zs_dq[27]
zs_dq[28] <> zs_dq[28]
zs_dq[29] <> zs_dq[29]
zs_dq[30] <> zs_dq[30]
zs_dq[31] <> zs_dq[31]
zs_dqm[0] <= zs_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[2] <= zs_dqm[2].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[3] <= zs_dqm[3].DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= zs_ras_n.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= zs_we_n.DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_sdram_controller:sdram_controller|amm_master_qsys_sdram_controller_input_efifo_module:the_amm_master_qsys_sdram_controller_input_efifo_module
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_0[41].CLK
clk => entry_0[42].CLK
clk => entry_0[43].CLK
clk => entry_0[44].CLK
clk => entry_0[45].CLK
clk => entry_0[46].CLK
clk => entry_0[47].CLK
clk => entry_0[48].CLK
clk => entry_0[49].CLK
clk => entry_0[50].CLK
clk => entry_0[51].CLK
clk => entry_0[52].CLK
clk => entry_0[53].CLK
clk => entry_0[54].CLK
clk => entry_0[55].CLK
clk => entry_0[56].CLK
clk => entry_0[57].CLK
clk => entry_0[58].CLK
clk => entry_0[59].CLK
clk => entry_0[60].CLK
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entry_1[41].CLK
clk => entry_1[42].CLK
clk => entry_1[43].CLK
clk => entry_1[44].CLK
clk => entry_1[45].CLK
clk => entry_1[46].CLK
clk => entry_1[47].CLK
clk => entry_1[48].CLK
clk => entry_1[49].CLK
clk => entry_1[50].CLK
clk => entry_1[51].CLK
clk => entry_1[52].CLK
clk => entry_1[53].CLK
clk => entry_1[54].CLK
clk => entry_1[55].CLK
clk => entry_1[56].CLK
clk => entry_1[57].CLK
clk => entry_1[58].CLK
clk => entry_1[59].CLK
clk => entry_1[60].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN2
rd => Mux1.IN4
rd => Mux2.IN4
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN3
wr => Mux1.IN5
wr => Mux2.IN5
wr => Mux3.IN5
wr => always2.IN1
wr_data[0] => entry_1.DATAB
wr_data[0] => entry_0.DATAA
wr_data[1] => entry_1.DATAB
wr_data[1] => entry_0.DATAA
wr_data[2] => entry_1.DATAB
wr_data[2] => entry_0.DATAA
wr_data[3] => entry_1.DATAB
wr_data[3] => entry_0.DATAA
wr_data[4] => entry_1.DATAB
wr_data[4] => entry_0.DATAA
wr_data[5] => entry_1.DATAB
wr_data[5] => entry_0.DATAA
wr_data[6] => entry_1.DATAB
wr_data[6] => entry_0.DATAA
wr_data[7] => entry_1.DATAB
wr_data[7] => entry_0.DATAA
wr_data[8] => entry_1.DATAB
wr_data[8] => entry_0.DATAA
wr_data[9] => entry_1.DATAB
wr_data[9] => entry_0.DATAA
wr_data[10] => entry_1.DATAB
wr_data[10] => entry_0.DATAA
wr_data[11] => entry_1.DATAB
wr_data[11] => entry_0.DATAA
wr_data[12] => entry_1.DATAB
wr_data[12] => entry_0.DATAA
wr_data[13] => entry_1.DATAB
wr_data[13] => entry_0.DATAA
wr_data[14] => entry_1.DATAB
wr_data[14] => entry_0.DATAA
wr_data[15] => entry_1.DATAB
wr_data[15] => entry_0.DATAA
wr_data[16] => entry_1.DATAB
wr_data[16] => entry_0.DATAA
wr_data[17] => entry_1.DATAB
wr_data[17] => entry_0.DATAA
wr_data[18] => entry_1.DATAB
wr_data[18] => entry_0.DATAA
wr_data[19] => entry_1.DATAB
wr_data[19] => entry_0.DATAA
wr_data[20] => entry_1.DATAB
wr_data[20] => entry_0.DATAA
wr_data[21] => entry_1.DATAB
wr_data[21] => entry_0.DATAA
wr_data[22] => entry_1.DATAB
wr_data[22] => entry_0.DATAA
wr_data[23] => entry_1.DATAB
wr_data[23] => entry_0.DATAA
wr_data[24] => entry_1.DATAB
wr_data[24] => entry_0.DATAA
wr_data[25] => entry_1.DATAB
wr_data[25] => entry_0.DATAA
wr_data[26] => entry_1.DATAB
wr_data[26] => entry_0.DATAA
wr_data[27] => entry_1.DATAB
wr_data[27] => entry_0.DATAA
wr_data[28] => entry_1.DATAB
wr_data[28] => entry_0.DATAA
wr_data[29] => entry_1.DATAB
wr_data[29] => entry_0.DATAA
wr_data[30] => entry_1.DATAB
wr_data[30] => entry_0.DATAA
wr_data[31] => entry_1.DATAB
wr_data[31] => entry_0.DATAA
wr_data[32] => entry_1.DATAB
wr_data[32] => entry_0.DATAA
wr_data[33] => entry_1.DATAB
wr_data[33] => entry_0.DATAA
wr_data[34] => entry_1.DATAB
wr_data[34] => entry_0.DATAA
wr_data[35] => entry_1.DATAB
wr_data[35] => entry_0.DATAA
wr_data[36] => entry_1.DATAB
wr_data[36] => entry_0.DATAA
wr_data[37] => entry_1.DATAB
wr_data[37] => entry_0.DATAA
wr_data[38] => entry_1.DATAB
wr_data[38] => entry_0.DATAA
wr_data[39] => entry_1.DATAB
wr_data[39] => entry_0.DATAA
wr_data[40] => entry_1.DATAB
wr_data[40] => entry_0.DATAA
wr_data[41] => entry_1.DATAB
wr_data[41] => entry_0.DATAA
wr_data[42] => entry_1.DATAB
wr_data[42] => entry_0.DATAA
wr_data[43] => entry_1.DATAB
wr_data[43] => entry_0.DATAA
wr_data[44] => entry_1.DATAB
wr_data[44] => entry_0.DATAA
wr_data[45] => entry_1.DATAB
wr_data[45] => entry_0.DATAA
wr_data[46] => entry_1.DATAB
wr_data[46] => entry_0.DATAA
wr_data[47] => entry_1.DATAB
wr_data[47] => entry_0.DATAA
wr_data[48] => entry_1.DATAB
wr_data[48] => entry_0.DATAA
wr_data[49] => entry_1.DATAB
wr_data[49] => entry_0.DATAA
wr_data[50] => entry_1.DATAB
wr_data[50] => entry_0.DATAA
wr_data[51] => entry_1.DATAB
wr_data[51] => entry_0.DATAA
wr_data[52] => entry_1.DATAB
wr_data[52] => entry_0.DATAA
wr_data[53] => entry_1.DATAB
wr_data[53] => entry_0.DATAA
wr_data[54] => entry_1.DATAB
wr_data[54] => entry_0.DATAA
wr_data[55] => entry_1.DATAB
wr_data[55] => entry_0.DATAA
wr_data[56] => entry_1.DATAB
wr_data[56] => entry_0.DATAA
wr_data[57] => entry_1.DATAB
wr_data[57] => entry_0.DATAA
wr_data[58] => entry_1.DATAB
wr_data[58] => entry_0.DATAA
wr_data[59] => entry_1.DATAB
wr_data[59] => entry_0.DATAA
wr_data[60] => entry_1.DATAB
wr_data[60] => entry_0.DATAA
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[41] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[42] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[43] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[44] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[45] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[46] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[47] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[48] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[49] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[50] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[51] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[52] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[53] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[54] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[55] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[56] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[57] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[58] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[59] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[60] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|custom_master:write_master
clk => clk.IN1
reset => reset.IN1
control_fixed_location => control_fixed_location.IN1
control_read_base[0] => ~NO_FANOUT~
control_read_base[1] => ~NO_FANOUT~
control_read_base[2] => ~NO_FANOUT~
control_read_base[3] => ~NO_FANOUT~
control_read_base[4] => ~NO_FANOUT~
control_read_base[5] => ~NO_FANOUT~
control_read_base[6] => ~NO_FANOUT~
control_read_base[7] => ~NO_FANOUT~
control_read_base[8] => ~NO_FANOUT~
control_read_base[9] => ~NO_FANOUT~
control_read_base[10] => ~NO_FANOUT~
control_read_base[11] => ~NO_FANOUT~
control_read_base[12] => ~NO_FANOUT~
control_read_base[13] => ~NO_FANOUT~
control_read_base[14] => ~NO_FANOUT~
control_read_base[15] => ~NO_FANOUT~
control_read_base[16] => ~NO_FANOUT~
control_read_base[17] => ~NO_FANOUT~
control_read_base[18] => ~NO_FANOUT~
control_read_base[19] => ~NO_FANOUT~
control_read_base[20] => ~NO_FANOUT~
control_read_base[21] => ~NO_FANOUT~
control_read_base[22] => ~NO_FANOUT~
control_read_base[23] => ~NO_FANOUT~
control_read_base[24] => ~NO_FANOUT~
control_read_base[25] => ~NO_FANOUT~
control_read_base[26] => ~NO_FANOUT~
control_read_length[0] => ~NO_FANOUT~
control_read_length[1] => ~NO_FANOUT~
control_read_length[2] => ~NO_FANOUT~
control_read_length[3] => ~NO_FANOUT~
control_read_length[4] => ~NO_FANOUT~
control_read_length[5] => ~NO_FANOUT~
control_read_length[6] => ~NO_FANOUT~
control_read_length[7] => ~NO_FANOUT~
control_read_length[8] => ~NO_FANOUT~
control_read_length[9] => ~NO_FANOUT~
control_read_length[10] => ~NO_FANOUT~
control_read_length[11] => ~NO_FANOUT~
control_read_length[12] => ~NO_FANOUT~
control_read_length[13] => ~NO_FANOUT~
control_read_length[14] => ~NO_FANOUT~
control_read_length[15] => ~NO_FANOUT~
control_read_length[16] => ~NO_FANOUT~
control_read_length[17] => ~NO_FANOUT~
control_read_length[18] => ~NO_FANOUT~
control_read_length[19] => ~NO_FANOUT~
control_read_length[20] => ~NO_FANOUT~
control_read_length[21] => ~NO_FANOUT~
control_read_length[22] => ~NO_FANOUT~
control_read_length[23] => ~NO_FANOUT~
control_read_length[24] => ~NO_FANOUT~
control_read_length[25] => ~NO_FANOUT~
control_read_length[26] => ~NO_FANOUT~
control_write_base[0] => control_write_base[0].IN1
control_write_base[1] => control_write_base[1].IN1
control_write_base[2] => control_write_base[2].IN1
control_write_base[3] => control_write_base[3].IN1
control_write_base[4] => control_write_base[4].IN1
control_write_base[5] => control_write_base[5].IN1
control_write_base[6] => control_write_base[6].IN1
control_write_base[7] => control_write_base[7].IN1
control_write_base[8] => control_write_base[8].IN1
control_write_base[9] => control_write_base[9].IN1
control_write_base[10] => control_write_base[10].IN1
control_write_base[11] => control_write_base[11].IN1
control_write_base[12] => control_write_base[12].IN1
control_write_base[13] => control_write_base[13].IN1
control_write_base[14] => control_write_base[14].IN1
control_write_base[15] => control_write_base[15].IN1
control_write_base[16] => control_write_base[16].IN1
control_write_base[17] => control_write_base[17].IN1
control_write_base[18] => control_write_base[18].IN1
control_write_base[19] => control_write_base[19].IN1
control_write_base[20] => control_write_base[20].IN1
control_write_base[21] => control_write_base[21].IN1
control_write_base[22] => control_write_base[22].IN1
control_write_base[23] => control_write_base[23].IN1
control_write_base[24] => control_write_base[24].IN1
control_write_base[25] => control_write_base[25].IN1
control_write_base[26] => control_write_base[26].IN1
control_write_length[0] => control_write_length[0].IN1
control_write_length[1] => control_write_length[1].IN1
control_write_length[2] => control_write_length[2].IN1
control_write_length[3] => control_write_length[3].IN1
control_write_length[4] => control_write_length[4].IN1
control_write_length[5] => control_write_length[5].IN1
control_write_length[6] => control_write_length[6].IN1
control_write_length[7] => control_write_length[7].IN1
control_write_length[8] => control_write_length[8].IN1
control_write_length[9] => control_write_length[9].IN1
control_write_length[10] => control_write_length[10].IN1
control_write_length[11] => control_write_length[11].IN1
control_write_length[12] => control_write_length[12].IN1
control_write_length[13] => control_write_length[13].IN1
control_write_length[14] => control_write_length[14].IN1
control_write_length[15] => control_write_length[15].IN1
control_write_length[16] => control_write_length[16].IN1
control_write_length[17] => control_write_length[17].IN1
control_write_length[18] => control_write_length[18].IN1
control_write_length[19] => control_write_length[19].IN1
control_write_length[20] => control_write_length[20].IN1
control_write_length[21] => control_write_length[21].IN1
control_write_length[22] => control_write_length[22].IN1
control_write_length[23] => control_write_length[23].IN1
control_write_length[24] => control_write_length[24].IN1
control_write_length[25] => control_write_length[25].IN1
control_write_length[26] => control_write_length[26].IN1
control_go => control_go.IN1
control_done <= write_master:a_write_master.control_done
control_early_done <= <GND>
user_read_buffer => ~NO_FANOUT~
user_write_buffer => user_write_buffer.IN1
user_buffer_input_data[0] => user_buffer_input_data[0].IN1
user_buffer_input_data[1] => user_buffer_input_data[1].IN1
user_buffer_input_data[2] => user_buffer_input_data[2].IN1
user_buffer_input_data[3] => user_buffer_input_data[3].IN1
user_buffer_input_data[4] => user_buffer_input_data[4].IN1
user_buffer_input_data[5] => user_buffer_input_data[5].IN1
user_buffer_input_data[6] => user_buffer_input_data[6].IN1
user_buffer_input_data[7] => user_buffer_input_data[7].IN1
user_buffer_input_data[8] => user_buffer_input_data[8].IN1
user_buffer_input_data[9] => user_buffer_input_data[9].IN1
user_buffer_input_data[10] => user_buffer_input_data[10].IN1
user_buffer_input_data[11] => user_buffer_input_data[11].IN1
user_buffer_input_data[12] => user_buffer_input_data[12].IN1
user_buffer_input_data[13] => user_buffer_input_data[13].IN1
user_buffer_input_data[14] => user_buffer_input_data[14].IN1
user_buffer_input_data[15] => user_buffer_input_data[15].IN1
user_buffer_input_data[16] => user_buffer_input_data[16].IN1
user_buffer_input_data[17] => user_buffer_input_data[17].IN1
user_buffer_input_data[18] => user_buffer_input_data[18].IN1
user_buffer_input_data[19] => user_buffer_input_data[19].IN1
user_buffer_input_data[20] => user_buffer_input_data[20].IN1
user_buffer_input_data[21] => user_buffer_input_data[21].IN1
user_buffer_input_data[22] => user_buffer_input_data[22].IN1
user_buffer_input_data[23] => user_buffer_input_data[23].IN1
user_buffer_input_data[24] => user_buffer_input_data[24].IN1
user_buffer_input_data[25] => user_buffer_input_data[25].IN1
user_buffer_input_data[26] => user_buffer_input_data[26].IN1
user_buffer_input_data[27] => user_buffer_input_data[27].IN1
user_buffer_input_data[28] => user_buffer_input_data[28].IN1
user_buffer_input_data[29] => user_buffer_input_data[29].IN1
user_buffer_input_data[30] => user_buffer_input_data[30].IN1
user_buffer_input_data[31] => user_buffer_input_data[31].IN1
user_buffer_output_data[0] <= <GND>
user_buffer_output_data[1] <= <GND>
user_buffer_output_data[2] <= <GND>
user_buffer_output_data[3] <= <GND>
user_buffer_output_data[4] <= <GND>
user_buffer_output_data[5] <= <GND>
user_buffer_output_data[6] <= <GND>
user_buffer_output_data[7] <= <GND>
user_buffer_output_data[8] <= <GND>
user_buffer_output_data[9] <= <GND>
user_buffer_output_data[10] <= <GND>
user_buffer_output_data[11] <= <GND>
user_buffer_output_data[12] <= <GND>
user_buffer_output_data[13] <= <GND>
user_buffer_output_data[14] <= <GND>
user_buffer_output_data[15] <= <GND>
user_buffer_output_data[16] <= <GND>
user_buffer_output_data[17] <= <GND>
user_buffer_output_data[18] <= <GND>
user_buffer_output_data[19] <= <GND>
user_buffer_output_data[20] <= <GND>
user_buffer_output_data[21] <= <GND>
user_buffer_output_data[22] <= <GND>
user_buffer_output_data[23] <= <GND>
user_buffer_output_data[24] <= <GND>
user_buffer_output_data[25] <= <GND>
user_buffer_output_data[26] <= <GND>
user_buffer_output_data[27] <= <GND>
user_buffer_output_data[28] <= <GND>
user_buffer_output_data[29] <= <GND>
user_buffer_output_data[30] <= <GND>
user_buffer_output_data[31] <= <GND>
user_data_available <= <GND>
user_buffer_full <= write_master:a_write_master.user_buffer_full
master_address[0] <= write_master:a_write_master.master_address
master_address[1] <= write_master:a_write_master.master_address
master_address[2] <= write_master:a_write_master.master_address
master_address[3] <= write_master:a_write_master.master_address
master_address[4] <= write_master:a_write_master.master_address
master_address[5] <= write_master:a_write_master.master_address
master_address[6] <= write_master:a_write_master.master_address
master_address[7] <= write_master:a_write_master.master_address
master_address[8] <= write_master:a_write_master.master_address
master_address[9] <= write_master:a_write_master.master_address
master_address[10] <= write_master:a_write_master.master_address
master_address[11] <= write_master:a_write_master.master_address
master_address[12] <= write_master:a_write_master.master_address
master_address[13] <= write_master:a_write_master.master_address
master_address[14] <= write_master:a_write_master.master_address
master_address[15] <= write_master:a_write_master.master_address
master_address[16] <= write_master:a_write_master.master_address
master_address[17] <= write_master:a_write_master.master_address
master_address[18] <= write_master:a_write_master.master_address
master_address[19] <= write_master:a_write_master.master_address
master_address[20] <= write_master:a_write_master.master_address
master_address[21] <= write_master:a_write_master.master_address
master_address[22] <= write_master:a_write_master.master_address
master_address[23] <= write_master:a_write_master.master_address
master_address[24] <= write_master:a_write_master.master_address
master_address[25] <= write_master:a_write_master.master_address
master_address[26] <= write_master:a_write_master.master_address
master_read <= <GND>
master_write <= write_master:a_write_master.master_write
master_byteenable[0] <= write_master:a_write_master.master_byteenable
master_byteenable[1] <= write_master:a_write_master.master_byteenable
master_byteenable[2] <= write_master:a_write_master.master_byteenable
master_byteenable[3] <= write_master:a_write_master.master_byteenable
master_readdata[0] => ~NO_FANOUT~
master_readdata[1] => ~NO_FANOUT~
master_readdata[2] => ~NO_FANOUT~
master_readdata[3] => ~NO_FANOUT~
master_readdata[4] => ~NO_FANOUT~
master_readdata[5] => ~NO_FANOUT~
master_readdata[6] => ~NO_FANOUT~
master_readdata[7] => ~NO_FANOUT~
master_readdata[8] => ~NO_FANOUT~
master_readdata[9] => ~NO_FANOUT~
master_readdata[10] => ~NO_FANOUT~
master_readdata[11] => ~NO_FANOUT~
master_readdata[12] => ~NO_FANOUT~
master_readdata[13] => ~NO_FANOUT~
master_readdata[14] => ~NO_FANOUT~
master_readdata[15] => ~NO_FANOUT~
master_readdata[16] => ~NO_FANOUT~
master_readdata[17] => ~NO_FANOUT~
master_readdata[18] => ~NO_FANOUT~
master_readdata[19] => ~NO_FANOUT~
master_readdata[20] => ~NO_FANOUT~
master_readdata[21] => ~NO_FANOUT~
master_readdata[22] => ~NO_FANOUT~
master_readdata[23] => ~NO_FANOUT~
master_readdata[24] => ~NO_FANOUT~
master_readdata[25] => ~NO_FANOUT~
master_readdata[26] => ~NO_FANOUT~
master_readdata[27] => ~NO_FANOUT~
master_readdata[28] => ~NO_FANOUT~
master_readdata[29] => ~NO_FANOUT~
master_readdata[30] => ~NO_FANOUT~
master_readdata[31] => ~NO_FANOUT~
master_readdatavalid => ~NO_FANOUT~
master_writedata[0] <= write_master:a_write_master.master_writedata
master_writedata[1] <= write_master:a_write_master.master_writedata
master_writedata[2] <= write_master:a_write_master.master_writedata
master_writedata[3] <= write_master:a_write_master.master_writedata
master_writedata[4] <= write_master:a_write_master.master_writedata
master_writedata[5] <= write_master:a_write_master.master_writedata
master_writedata[6] <= write_master:a_write_master.master_writedata
master_writedata[7] <= write_master:a_write_master.master_writedata
master_writedata[8] <= write_master:a_write_master.master_writedata
master_writedata[9] <= write_master:a_write_master.master_writedata
master_writedata[10] <= write_master:a_write_master.master_writedata
master_writedata[11] <= write_master:a_write_master.master_writedata
master_writedata[12] <= write_master:a_write_master.master_writedata
master_writedata[13] <= write_master:a_write_master.master_writedata
master_writedata[14] <= write_master:a_write_master.master_writedata
master_writedata[15] <= write_master:a_write_master.master_writedata
master_writedata[16] <= write_master:a_write_master.master_writedata
master_writedata[17] <= write_master:a_write_master.master_writedata
master_writedata[18] <= write_master:a_write_master.master_writedata
master_writedata[19] <= write_master:a_write_master.master_writedata
master_writedata[20] <= write_master:a_write_master.master_writedata
master_writedata[21] <= write_master:a_write_master.master_writedata
master_writedata[22] <= write_master:a_write_master.master_writedata
master_writedata[23] <= write_master:a_write_master.master_writedata
master_writedata[24] <= write_master:a_write_master.master_writedata
master_writedata[25] <= write_master:a_write_master.master_writedata
master_writedata[26] <= write_master:a_write_master.master_writedata
master_writedata[27] <= write_master:a_write_master.master_writedata
master_writedata[28] <= write_master:a_write_master.master_writedata
master_writedata[29] <= write_master:a_write_master.master_writedata
master_writedata[30] <= write_master:a_write_master.master_writedata
master_writedata[31] <= write_master:a_write_master.master_writedata
master_burstcount[0] <= <GND>
master_burstcount[1] <= <GND>
master_waitrequest => master_waitrequest.IN1


|master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master
clk => clk.IN1
reset => reset.IN1
control_fixed_location => control_fixed_location_d1.DATAIN
control_write_base[0] => address[0].DATAIN
control_write_base[1] => address[1].DATAIN
control_write_base[2] => address.DATAB
control_write_base[3] => address.DATAB
control_write_base[4] => address.DATAB
control_write_base[5] => address.DATAB
control_write_base[6] => address.DATAB
control_write_base[7] => address.DATAB
control_write_base[8] => address.DATAB
control_write_base[9] => address.DATAB
control_write_base[10] => address.DATAB
control_write_base[11] => address.DATAB
control_write_base[12] => address.DATAB
control_write_base[13] => address.DATAB
control_write_base[14] => address.DATAB
control_write_base[15] => address.DATAB
control_write_base[16] => address.DATAB
control_write_base[17] => address.DATAB
control_write_base[18] => address.DATAB
control_write_base[19] => address.DATAB
control_write_base[20] => address.DATAB
control_write_base[21] => address.DATAB
control_write_base[22] => address.DATAB
control_write_base[23] => address.DATAB
control_write_base[24] => address.DATAB
control_write_base[25] => address.DATAB
control_write_base[26] => address.DATAB
control_write_length[0] => length[0].DATAIN
control_write_length[1] => length[1].DATAIN
control_write_length[2] => length.DATAB
control_write_length[3] => length.DATAB
control_write_length[4] => length.DATAB
control_write_length[5] => length.DATAB
control_write_length[6] => length.DATAB
control_write_length[7] => length.DATAB
control_write_length[8] => length.DATAB
control_write_length[9] => length.DATAB
control_write_length[10] => length.DATAB
control_write_length[11] => length.DATAB
control_write_length[12] => length.DATAB
control_write_length[13] => length.DATAB
control_write_length[14] => length.DATAB
control_write_length[15] => length.DATAB
control_write_length[16] => length.DATAB
control_write_length[17] => length.DATAB
control_write_length[18] => length.DATAB
control_write_length[19] => length.DATAB
control_write_length[20] => length.DATAB
control_write_length[21] => length.DATAB
control_write_length[22] => length.DATAB
control_write_length[23] => length.DATAB
control_write_length[24] => length.DATAB
control_write_length[25] => length.DATAB
control_write_length[26] => length.DATAB
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => control_fixed_location_d1.ENA
control_go => address[1].ENA
control_go => length[0].ENA
control_go => address[0].ENA
control_go => length[1].ENA
control_done <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
user_write_buffer => user_write_buffer.IN1
user_buffer_data[0] => user_buffer_data[0].IN1
user_buffer_data[1] => user_buffer_data[1].IN1
user_buffer_data[2] => user_buffer_data[2].IN1
user_buffer_data[3] => user_buffer_data[3].IN1
user_buffer_data[4] => user_buffer_data[4].IN1
user_buffer_data[5] => user_buffer_data[5].IN1
user_buffer_data[6] => user_buffer_data[6].IN1
user_buffer_data[7] => user_buffer_data[7].IN1
user_buffer_data[8] => user_buffer_data[8].IN1
user_buffer_data[9] => user_buffer_data[9].IN1
user_buffer_data[10] => user_buffer_data[10].IN1
user_buffer_data[11] => user_buffer_data[11].IN1
user_buffer_data[12] => user_buffer_data[12].IN1
user_buffer_data[13] => user_buffer_data[13].IN1
user_buffer_data[14] => user_buffer_data[14].IN1
user_buffer_data[15] => user_buffer_data[15].IN1
user_buffer_data[16] => user_buffer_data[16].IN1
user_buffer_data[17] => user_buffer_data[17].IN1
user_buffer_data[18] => user_buffer_data[18].IN1
user_buffer_data[19] => user_buffer_data[19].IN1
user_buffer_data[20] => user_buffer_data[20].IN1
user_buffer_data[21] => user_buffer_data[21].IN1
user_buffer_data[22] => user_buffer_data[22].IN1
user_buffer_data[23] => user_buffer_data[23].IN1
user_buffer_data[24] => user_buffer_data[24].IN1
user_buffer_data[25] => user_buffer_data[25].IN1
user_buffer_data[26] => user_buffer_data[26].IN1
user_buffer_data[27] => user_buffer_data[27].IN1
user_buffer_data[28] => user_buffer_data[28].IN1
user_buffer_data[29] => user_buffer_data[29].IN1
user_buffer_data[30] => user_buffer_data[30].IN1
user_buffer_data[31] => user_buffer_data[31].IN1
user_buffer_full <= scfifo:the_user_to_master_fifo.full
master_address[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
master_address[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
master_address[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
master_address[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
master_address[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
master_address[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
master_address[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
master_address[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
master_address[10] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
master_address[11] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
master_address[12] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
master_address[13] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
master_address[14] <= address[14].DB_MAX_OUTPUT_PORT_TYPE
master_address[15] <= address[15].DB_MAX_OUTPUT_PORT_TYPE
master_address[16] <= address[16].DB_MAX_OUTPUT_PORT_TYPE
master_address[17] <= address[17].DB_MAX_OUTPUT_PORT_TYPE
master_address[18] <= address[18].DB_MAX_OUTPUT_PORT_TYPE
master_address[19] <= address[19].DB_MAX_OUTPUT_PORT_TYPE
master_address[20] <= address[20].DB_MAX_OUTPUT_PORT_TYPE
master_address[21] <= address[21].DB_MAX_OUTPUT_PORT_TYPE
master_address[22] <= address[22].DB_MAX_OUTPUT_PORT_TYPE
master_address[23] <= address[23].DB_MAX_OUTPUT_PORT_TYPE
master_address[24] <= address[24].DB_MAX_OUTPUT_PORT_TYPE
master_address[25] <= address[25].DB_MAX_OUTPUT_PORT_TYPE
master_address[26] <= address[26].DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[0] <= <VCC>
master_byteenable[1] <= <VCC>
master_byteenable[2] <= <VCC>
master_byteenable[3] <= <VCC>
master_writedata[0] <= scfifo:the_user_to_master_fifo.q
master_writedata[1] <= scfifo:the_user_to_master_fifo.q
master_writedata[2] <= scfifo:the_user_to_master_fifo.q
master_writedata[3] <= scfifo:the_user_to_master_fifo.q
master_writedata[4] <= scfifo:the_user_to_master_fifo.q
master_writedata[5] <= scfifo:the_user_to_master_fifo.q
master_writedata[6] <= scfifo:the_user_to_master_fifo.q
master_writedata[7] <= scfifo:the_user_to_master_fifo.q
master_writedata[8] <= scfifo:the_user_to_master_fifo.q
master_writedata[9] <= scfifo:the_user_to_master_fifo.q
master_writedata[10] <= scfifo:the_user_to_master_fifo.q
master_writedata[11] <= scfifo:the_user_to_master_fifo.q
master_writedata[12] <= scfifo:the_user_to_master_fifo.q
master_writedata[13] <= scfifo:the_user_to_master_fifo.q
master_writedata[14] <= scfifo:the_user_to_master_fifo.q
master_writedata[15] <= scfifo:the_user_to_master_fifo.q
master_writedata[16] <= scfifo:the_user_to_master_fifo.q
master_writedata[17] <= scfifo:the_user_to_master_fifo.q
master_writedata[18] <= scfifo:the_user_to_master_fifo.q
master_writedata[19] <= scfifo:the_user_to_master_fifo.q
master_writedata[20] <= scfifo:the_user_to_master_fifo.q
master_writedata[21] <= scfifo:the_user_to_master_fifo.q
master_writedata[22] <= scfifo:the_user_to_master_fifo.q
master_writedata[23] <= scfifo:the_user_to_master_fifo.q
master_writedata[24] <= scfifo:the_user_to_master_fifo.q
master_writedata[25] <= scfifo:the_user_to_master_fifo.q
master_writedata[26] <= scfifo:the_user_to_master_fifo.q
master_writedata[27] <= scfifo:the_user_to_master_fifo.q
master_writedata[28] <= scfifo:the_user_to_master_fifo.q
master_writedata[29] <= scfifo:the_user_to_master_fifo.q
master_writedata[30] <= scfifo:the_user_to_master_fifo.q
master_writedata[31] <= scfifo:the_user_to_master_fifo.q
master_waitrequest => increment_address.IN1


|master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo
data[0] => scfifo_5801:auto_generated.data[0]
data[1] => scfifo_5801:auto_generated.data[1]
data[2] => scfifo_5801:auto_generated.data[2]
data[3] => scfifo_5801:auto_generated.data[3]
data[4] => scfifo_5801:auto_generated.data[4]
data[5] => scfifo_5801:auto_generated.data[5]
data[6] => scfifo_5801:auto_generated.data[6]
data[7] => scfifo_5801:auto_generated.data[7]
data[8] => scfifo_5801:auto_generated.data[8]
data[9] => scfifo_5801:auto_generated.data[9]
data[10] => scfifo_5801:auto_generated.data[10]
data[11] => scfifo_5801:auto_generated.data[11]
data[12] => scfifo_5801:auto_generated.data[12]
data[13] => scfifo_5801:auto_generated.data[13]
data[14] => scfifo_5801:auto_generated.data[14]
data[15] => scfifo_5801:auto_generated.data[15]
data[16] => scfifo_5801:auto_generated.data[16]
data[17] => scfifo_5801:auto_generated.data[17]
data[18] => scfifo_5801:auto_generated.data[18]
data[19] => scfifo_5801:auto_generated.data[19]
data[20] => scfifo_5801:auto_generated.data[20]
data[21] => scfifo_5801:auto_generated.data[21]
data[22] => scfifo_5801:auto_generated.data[22]
data[23] => scfifo_5801:auto_generated.data[23]
data[24] => scfifo_5801:auto_generated.data[24]
data[25] => scfifo_5801:auto_generated.data[25]
data[26] => scfifo_5801:auto_generated.data[26]
data[27] => scfifo_5801:auto_generated.data[27]
data[28] => scfifo_5801:auto_generated.data[28]
data[29] => scfifo_5801:auto_generated.data[29]
data[30] => scfifo_5801:auto_generated.data[30]
data[31] => scfifo_5801:auto_generated.data[31]
q[0] <= scfifo_5801:auto_generated.q[0]
q[1] <= scfifo_5801:auto_generated.q[1]
q[2] <= scfifo_5801:auto_generated.q[2]
q[3] <= scfifo_5801:auto_generated.q[3]
q[4] <= scfifo_5801:auto_generated.q[4]
q[5] <= scfifo_5801:auto_generated.q[5]
q[6] <= scfifo_5801:auto_generated.q[6]
q[7] <= scfifo_5801:auto_generated.q[7]
q[8] <= scfifo_5801:auto_generated.q[8]
q[9] <= scfifo_5801:auto_generated.q[9]
q[10] <= scfifo_5801:auto_generated.q[10]
q[11] <= scfifo_5801:auto_generated.q[11]
q[12] <= scfifo_5801:auto_generated.q[12]
q[13] <= scfifo_5801:auto_generated.q[13]
q[14] <= scfifo_5801:auto_generated.q[14]
q[15] <= scfifo_5801:auto_generated.q[15]
q[16] <= scfifo_5801:auto_generated.q[16]
q[17] <= scfifo_5801:auto_generated.q[17]
q[18] <= scfifo_5801:auto_generated.q[18]
q[19] <= scfifo_5801:auto_generated.q[19]
q[20] <= scfifo_5801:auto_generated.q[20]
q[21] <= scfifo_5801:auto_generated.q[21]
q[22] <= scfifo_5801:auto_generated.q[22]
q[23] <= scfifo_5801:auto_generated.q[23]
q[24] <= scfifo_5801:auto_generated.q[24]
q[25] <= scfifo_5801:auto_generated.q[25]
q[26] <= scfifo_5801:auto_generated.q[26]
q[27] <= scfifo_5801:auto_generated.q[27]
q[28] <= scfifo_5801:auto_generated.q[28]
q[29] <= scfifo_5801:auto_generated.q[29]
q[30] <= scfifo_5801:auto_generated.q[30]
q[31] <= scfifo_5801:auto_generated.q[31]
wrreq => scfifo_5801:auto_generated.wrreq
rdreq => scfifo_5801:auto_generated.rdreq
clock => scfifo_5801:auto_generated.clock
aclr => scfifo_5801:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_5801:auto_generated.empty
full <= scfifo_5801:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated
aclr => a_dpfifo_ce01:dpfifo.aclr
clock => a_dpfifo_ce01:dpfifo.clock
data[0] => a_dpfifo_ce01:dpfifo.data[0]
data[1] => a_dpfifo_ce01:dpfifo.data[1]
data[2] => a_dpfifo_ce01:dpfifo.data[2]
data[3] => a_dpfifo_ce01:dpfifo.data[3]
data[4] => a_dpfifo_ce01:dpfifo.data[4]
data[5] => a_dpfifo_ce01:dpfifo.data[5]
data[6] => a_dpfifo_ce01:dpfifo.data[6]
data[7] => a_dpfifo_ce01:dpfifo.data[7]
data[8] => a_dpfifo_ce01:dpfifo.data[8]
data[9] => a_dpfifo_ce01:dpfifo.data[9]
data[10] => a_dpfifo_ce01:dpfifo.data[10]
data[11] => a_dpfifo_ce01:dpfifo.data[11]
data[12] => a_dpfifo_ce01:dpfifo.data[12]
data[13] => a_dpfifo_ce01:dpfifo.data[13]
data[14] => a_dpfifo_ce01:dpfifo.data[14]
data[15] => a_dpfifo_ce01:dpfifo.data[15]
data[16] => a_dpfifo_ce01:dpfifo.data[16]
data[17] => a_dpfifo_ce01:dpfifo.data[17]
data[18] => a_dpfifo_ce01:dpfifo.data[18]
data[19] => a_dpfifo_ce01:dpfifo.data[19]
data[20] => a_dpfifo_ce01:dpfifo.data[20]
data[21] => a_dpfifo_ce01:dpfifo.data[21]
data[22] => a_dpfifo_ce01:dpfifo.data[22]
data[23] => a_dpfifo_ce01:dpfifo.data[23]
data[24] => a_dpfifo_ce01:dpfifo.data[24]
data[25] => a_dpfifo_ce01:dpfifo.data[25]
data[26] => a_dpfifo_ce01:dpfifo.data[26]
data[27] => a_dpfifo_ce01:dpfifo.data[27]
data[28] => a_dpfifo_ce01:dpfifo.data[28]
data[29] => a_dpfifo_ce01:dpfifo.data[29]
data[30] => a_dpfifo_ce01:dpfifo.data[30]
data[31] => a_dpfifo_ce01:dpfifo.data[31]
empty <= a_dpfifo_ce01:dpfifo.empty
full <= a_dpfifo_ce01:dpfifo.full
q[0] <= a_dpfifo_ce01:dpfifo.q[0]
q[1] <= a_dpfifo_ce01:dpfifo.q[1]
q[2] <= a_dpfifo_ce01:dpfifo.q[2]
q[3] <= a_dpfifo_ce01:dpfifo.q[3]
q[4] <= a_dpfifo_ce01:dpfifo.q[4]
q[5] <= a_dpfifo_ce01:dpfifo.q[5]
q[6] <= a_dpfifo_ce01:dpfifo.q[6]
q[7] <= a_dpfifo_ce01:dpfifo.q[7]
q[8] <= a_dpfifo_ce01:dpfifo.q[8]
q[9] <= a_dpfifo_ce01:dpfifo.q[9]
q[10] <= a_dpfifo_ce01:dpfifo.q[10]
q[11] <= a_dpfifo_ce01:dpfifo.q[11]
q[12] <= a_dpfifo_ce01:dpfifo.q[12]
q[13] <= a_dpfifo_ce01:dpfifo.q[13]
q[14] <= a_dpfifo_ce01:dpfifo.q[14]
q[15] <= a_dpfifo_ce01:dpfifo.q[15]
q[16] <= a_dpfifo_ce01:dpfifo.q[16]
q[17] <= a_dpfifo_ce01:dpfifo.q[17]
q[18] <= a_dpfifo_ce01:dpfifo.q[18]
q[19] <= a_dpfifo_ce01:dpfifo.q[19]
q[20] <= a_dpfifo_ce01:dpfifo.q[20]
q[21] <= a_dpfifo_ce01:dpfifo.q[21]
q[22] <= a_dpfifo_ce01:dpfifo.q[22]
q[23] <= a_dpfifo_ce01:dpfifo.q[23]
q[24] <= a_dpfifo_ce01:dpfifo.q[24]
q[25] <= a_dpfifo_ce01:dpfifo.q[25]
q[26] <= a_dpfifo_ce01:dpfifo.q[26]
q[27] <= a_dpfifo_ce01:dpfifo.q[27]
q[28] <= a_dpfifo_ce01:dpfifo.q[28]
q[29] <= a_dpfifo_ce01:dpfifo.q[29]
q[30] <= a_dpfifo_ce01:dpfifo.q[30]
q[31] <= a_dpfifo_ce01:dpfifo.q[31]
rdreq => a_dpfifo_ce01:dpfifo.rreq
wrreq => a_dpfifo_ce01:dpfifo.wreq


|master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_orb:rd_ptr_msb.aclr
aclr => cntr_5s7:usedw_counter.aclr
aclr => cntr_prb:wr_ptr.aclr
clock => altsyncram_ph81:FIFOram.clock0
clock => cntr_orb:rd_ptr_msb.clock
clock => cntr_5s7:usedw_counter.clock
clock => cntr_prb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_ph81:FIFOram.data_a[0]
data[1] => altsyncram_ph81:FIFOram.data_a[1]
data[2] => altsyncram_ph81:FIFOram.data_a[2]
data[3] => altsyncram_ph81:FIFOram.data_a[3]
data[4] => altsyncram_ph81:FIFOram.data_a[4]
data[5] => altsyncram_ph81:FIFOram.data_a[5]
data[6] => altsyncram_ph81:FIFOram.data_a[6]
data[7] => altsyncram_ph81:FIFOram.data_a[7]
data[8] => altsyncram_ph81:FIFOram.data_a[8]
data[9] => altsyncram_ph81:FIFOram.data_a[9]
data[10] => altsyncram_ph81:FIFOram.data_a[10]
data[11] => altsyncram_ph81:FIFOram.data_a[11]
data[12] => altsyncram_ph81:FIFOram.data_a[12]
data[13] => altsyncram_ph81:FIFOram.data_a[13]
data[14] => altsyncram_ph81:FIFOram.data_a[14]
data[15] => altsyncram_ph81:FIFOram.data_a[15]
data[16] => altsyncram_ph81:FIFOram.data_a[16]
data[17] => altsyncram_ph81:FIFOram.data_a[17]
data[18] => altsyncram_ph81:FIFOram.data_a[18]
data[19] => altsyncram_ph81:FIFOram.data_a[19]
data[20] => altsyncram_ph81:FIFOram.data_a[20]
data[21] => altsyncram_ph81:FIFOram.data_a[21]
data[22] => altsyncram_ph81:FIFOram.data_a[22]
data[23] => altsyncram_ph81:FIFOram.data_a[23]
data[24] => altsyncram_ph81:FIFOram.data_a[24]
data[25] => altsyncram_ph81:FIFOram.data_a[25]
data[26] => altsyncram_ph81:FIFOram.data_a[26]
data[27] => altsyncram_ph81:FIFOram.data_a[27]
data[28] => altsyncram_ph81:FIFOram.data_a[28]
data[29] => altsyncram_ph81:FIFOram.data_a[29]
data[30] => altsyncram_ph81:FIFOram.data_a[30]
data[31] => altsyncram_ph81:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_ph81:FIFOram.q_b[0]
q[1] <= altsyncram_ph81:FIFOram.q_b[1]
q[2] <= altsyncram_ph81:FIFOram.q_b[2]
q[3] <= altsyncram_ph81:FIFOram.q_b[3]
q[4] <= altsyncram_ph81:FIFOram.q_b[4]
q[5] <= altsyncram_ph81:FIFOram.q_b[5]
q[6] <= altsyncram_ph81:FIFOram.q_b[6]
q[7] <= altsyncram_ph81:FIFOram.q_b[7]
q[8] <= altsyncram_ph81:FIFOram.q_b[8]
q[9] <= altsyncram_ph81:FIFOram.q_b[9]
q[10] <= altsyncram_ph81:FIFOram.q_b[10]
q[11] <= altsyncram_ph81:FIFOram.q_b[11]
q[12] <= altsyncram_ph81:FIFOram.q_b[12]
q[13] <= altsyncram_ph81:FIFOram.q_b[13]
q[14] <= altsyncram_ph81:FIFOram.q_b[14]
q[15] <= altsyncram_ph81:FIFOram.q_b[15]
q[16] <= altsyncram_ph81:FIFOram.q_b[16]
q[17] <= altsyncram_ph81:FIFOram.q_b[17]
q[18] <= altsyncram_ph81:FIFOram.q_b[18]
q[19] <= altsyncram_ph81:FIFOram.q_b[19]
q[20] <= altsyncram_ph81:FIFOram.q_b[20]
q[21] <= altsyncram_ph81:FIFOram.q_b[21]
q[22] <= altsyncram_ph81:FIFOram.q_b[22]
q[23] <= altsyncram_ph81:FIFOram.q_b[23]
q[24] <= altsyncram_ph81:FIFOram.q_b[24]
q[25] <= altsyncram_ph81:FIFOram.q_b[25]
q[26] <= altsyncram_ph81:FIFOram.q_b[26]
q[27] <= altsyncram_ph81:FIFOram.q_b[27]
q[28] <= altsyncram_ph81:FIFOram.q_b[28]
q[29] <= altsyncram_ph81:FIFOram.q_b[29]
q[30] <= altsyncram_ph81:FIFOram.q_b[30]
q[31] <= altsyncram_ph81:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_orb:rd_ptr_msb.sclr
sclr => cntr_5s7:usedw_counter.sclr
sclr => cntr_prb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_ph81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_5s7:usedw_counter.updown
wreq => cntr_prb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|altsyncram_ph81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cmpr_b09:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cmpr_b09:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_orb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_5s7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|master_example|amm_master_qsys:amm_master_inst|custom_master:write_master|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_5801:auto_generated|a_dpfifo_ce01:dpfifo|cntr_prb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|master_example|amm_master_qsys:amm_master_inst|custom_master:read_master
clk => clk.IN1
reset => reset.IN1
control_fixed_location => control_fixed_location.IN1
control_read_base[0] => control_read_base[0].IN1
control_read_base[1] => control_read_base[1].IN1
control_read_base[2] => control_read_base[2].IN1
control_read_base[3] => control_read_base[3].IN1
control_read_base[4] => control_read_base[4].IN1
control_read_base[5] => control_read_base[5].IN1
control_read_base[6] => control_read_base[6].IN1
control_read_base[7] => control_read_base[7].IN1
control_read_base[8] => control_read_base[8].IN1
control_read_base[9] => control_read_base[9].IN1
control_read_base[10] => control_read_base[10].IN1
control_read_base[11] => control_read_base[11].IN1
control_read_base[12] => control_read_base[12].IN1
control_read_base[13] => control_read_base[13].IN1
control_read_base[14] => control_read_base[14].IN1
control_read_base[15] => control_read_base[15].IN1
control_read_base[16] => control_read_base[16].IN1
control_read_base[17] => control_read_base[17].IN1
control_read_base[18] => control_read_base[18].IN1
control_read_base[19] => control_read_base[19].IN1
control_read_base[20] => control_read_base[20].IN1
control_read_base[21] => control_read_base[21].IN1
control_read_base[22] => control_read_base[22].IN1
control_read_base[23] => control_read_base[23].IN1
control_read_base[24] => control_read_base[24].IN1
control_read_base[25] => control_read_base[25].IN1
control_read_base[26] => control_read_base[26].IN1
control_read_length[0] => control_read_length[0].IN1
control_read_length[1] => control_read_length[1].IN1
control_read_length[2] => control_read_length[2].IN1
control_read_length[3] => control_read_length[3].IN1
control_read_length[4] => control_read_length[4].IN1
control_read_length[5] => control_read_length[5].IN1
control_read_length[6] => control_read_length[6].IN1
control_read_length[7] => control_read_length[7].IN1
control_read_length[8] => control_read_length[8].IN1
control_read_length[9] => control_read_length[9].IN1
control_read_length[10] => control_read_length[10].IN1
control_read_length[11] => control_read_length[11].IN1
control_read_length[12] => control_read_length[12].IN1
control_read_length[13] => control_read_length[13].IN1
control_read_length[14] => control_read_length[14].IN1
control_read_length[15] => control_read_length[15].IN1
control_read_length[16] => control_read_length[16].IN1
control_read_length[17] => control_read_length[17].IN1
control_read_length[18] => control_read_length[18].IN1
control_read_length[19] => control_read_length[19].IN1
control_read_length[20] => control_read_length[20].IN1
control_read_length[21] => control_read_length[21].IN1
control_read_length[22] => control_read_length[22].IN1
control_read_length[23] => control_read_length[23].IN1
control_read_length[24] => control_read_length[24].IN1
control_read_length[25] => control_read_length[25].IN1
control_read_length[26] => control_read_length[26].IN1
control_write_base[0] => ~NO_FANOUT~
control_write_base[1] => ~NO_FANOUT~
control_write_base[2] => ~NO_FANOUT~
control_write_base[3] => ~NO_FANOUT~
control_write_base[4] => ~NO_FANOUT~
control_write_base[5] => ~NO_FANOUT~
control_write_base[6] => ~NO_FANOUT~
control_write_base[7] => ~NO_FANOUT~
control_write_base[8] => ~NO_FANOUT~
control_write_base[9] => ~NO_FANOUT~
control_write_base[10] => ~NO_FANOUT~
control_write_base[11] => ~NO_FANOUT~
control_write_base[12] => ~NO_FANOUT~
control_write_base[13] => ~NO_FANOUT~
control_write_base[14] => ~NO_FANOUT~
control_write_base[15] => ~NO_FANOUT~
control_write_base[16] => ~NO_FANOUT~
control_write_base[17] => ~NO_FANOUT~
control_write_base[18] => ~NO_FANOUT~
control_write_base[19] => ~NO_FANOUT~
control_write_base[20] => ~NO_FANOUT~
control_write_base[21] => ~NO_FANOUT~
control_write_base[22] => ~NO_FANOUT~
control_write_base[23] => ~NO_FANOUT~
control_write_base[24] => ~NO_FANOUT~
control_write_base[25] => ~NO_FANOUT~
control_write_base[26] => ~NO_FANOUT~
control_write_length[0] => ~NO_FANOUT~
control_write_length[1] => ~NO_FANOUT~
control_write_length[2] => ~NO_FANOUT~
control_write_length[3] => ~NO_FANOUT~
control_write_length[4] => ~NO_FANOUT~
control_write_length[5] => ~NO_FANOUT~
control_write_length[6] => ~NO_FANOUT~
control_write_length[7] => ~NO_FANOUT~
control_write_length[8] => ~NO_FANOUT~
control_write_length[9] => ~NO_FANOUT~
control_write_length[10] => ~NO_FANOUT~
control_write_length[11] => ~NO_FANOUT~
control_write_length[12] => ~NO_FANOUT~
control_write_length[13] => ~NO_FANOUT~
control_write_length[14] => ~NO_FANOUT~
control_write_length[15] => ~NO_FANOUT~
control_write_length[16] => ~NO_FANOUT~
control_write_length[17] => ~NO_FANOUT~
control_write_length[18] => ~NO_FANOUT~
control_write_length[19] => ~NO_FANOUT~
control_write_length[20] => ~NO_FANOUT~
control_write_length[21] => ~NO_FANOUT~
control_write_length[22] => ~NO_FANOUT~
control_write_length[23] => ~NO_FANOUT~
control_write_length[24] => ~NO_FANOUT~
control_write_length[25] => ~NO_FANOUT~
control_write_length[26] => ~NO_FANOUT~
control_go => control_go.IN1
control_done <= latency_aware_read_master:a_latency_aware_read_master.control_done
control_early_done <= latency_aware_read_master:a_latency_aware_read_master.control_early_done
user_read_buffer => user_read_buffer.IN1
user_write_buffer => ~NO_FANOUT~
user_buffer_input_data[0] => ~NO_FANOUT~
user_buffer_input_data[1] => ~NO_FANOUT~
user_buffer_input_data[2] => ~NO_FANOUT~
user_buffer_input_data[3] => ~NO_FANOUT~
user_buffer_input_data[4] => ~NO_FANOUT~
user_buffer_input_data[5] => ~NO_FANOUT~
user_buffer_input_data[6] => ~NO_FANOUT~
user_buffer_input_data[7] => ~NO_FANOUT~
user_buffer_input_data[8] => ~NO_FANOUT~
user_buffer_input_data[9] => ~NO_FANOUT~
user_buffer_input_data[10] => ~NO_FANOUT~
user_buffer_input_data[11] => ~NO_FANOUT~
user_buffer_input_data[12] => ~NO_FANOUT~
user_buffer_input_data[13] => ~NO_FANOUT~
user_buffer_input_data[14] => ~NO_FANOUT~
user_buffer_input_data[15] => ~NO_FANOUT~
user_buffer_input_data[16] => ~NO_FANOUT~
user_buffer_input_data[17] => ~NO_FANOUT~
user_buffer_input_data[18] => ~NO_FANOUT~
user_buffer_input_data[19] => ~NO_FANOUT~
user_buffer_input_data[20] => ~NO_FANOUT~
user_buffer_input_data[21] => ~NO_FANOUT~
user_buffer_input_data[22] => ~NO_FANOUT~
user_buffer_input_data[23] => ~NO_FANOUT~
user_buffer_input_data[24] => ~NO_FANOUT~
user_buffer_input_data[25] => ~NO_FANOUT~
user_buffer_input_data[26] => ~NO_FANOUT~
user_buffer_input_data[27] => ~NO_FANOUT~
user_buffer_input_data[28] => ~NO_FANOUT~
user_buffer_input_data[29] => ~NO_FANOUT~
user_buffer_input_data[30] => ~NO_FANOUT~
user_buffer_input_data[31] => ~NO_FANOUT~
user_buffer_output_data[0] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[1] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[2] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[3] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[4] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[5] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[6] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[7] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[8] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[9] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[10] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[11] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[12] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[13] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[14] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[15] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[16] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[17] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[18] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[19] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[20] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[21] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[22] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[23] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[24] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[25] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[26] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[27] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[28] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[29] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[30] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_buffer_output_data[31] <= latency_aware_read_master:a_latency_aware_read_master.user_buffer_data
user_data_available <= latency_aware_read_master:a_latency_aware_read_master.user_data_available
user_buffer_full <= <GND>
master_address[0] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[1] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[2] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[3] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[4] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[5] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[6] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[7] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[8] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[9] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[10] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[11] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[12] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[13] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[14] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[15] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[16] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[17] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[18] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[19] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[20] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[21] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[22] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[23] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[24] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[25] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_address[26] <= latency_aware_read_master:a_latency_aware_read_master.master_address
master_read <= latency_aware_read_master:a_latency_aware_read_master.master_read
master_write <= <GND>
master_byteenable[0] <= latency_aware_read_master:a_latency_aware_read_master.master_byteenable
master_byteenable[1] <= latency_aware_read_master:a_latency_aware_read_master.master_byteenable
master_byteenable[2] <= latency_aware_read_master:a_latency_aware_read_master.master_byteenable
master_byteenable[3] <= latency_aware_read_master:a_latency_aware_read_master.master_byteenable
master_readdata[0] => master_readdata[0].IN1
master_readdata[1] => master_readdata[1].IN1
master_readdata[2] => master_readdata[2].IN1
master_readdata[3] => master_readdata[3].IN1
master_readdata[4] => master_readdata[4].IN1
master_readdata[5] => master_readdata[5].IN1
master_readdata[6] => master_readdata[6].IN1
master_readdata[7] => master_readdata[7].IN1
master_readdata[8] => master_readdata[8].IN1
master_readdata[9] => master_readdata[9].IN1
master_readdata[10] => master_readdata[10].IN1
master_readdata[11] => master_readdata[11].IN1
master_readdata[12] => master_readdata[12].IN1
master_readdata[13] => master_readdata[13].IN1
master_readdata[14] => master_readdata[14].IN1
master_readdata[15] => master_readdata[15].IN1
master_readdata[16] => master_readdata[16].IN1
master_readdata[17] => master_readdata[17].IN1
master_readdata[18] => master_readdata[18].IN1
master_readdata[19] => master_readdata[19].IN1
master_readdata[20] => master_readdata[20].IN1
master_readdata[21] => master_readdata[21].IN1
master_readdata[22] => master_readdata[22].IN1
master_readdata[23] => master_readdata[23].IN1
master_readdata[24] => master_readdata[24].IN1
master_readdata[25] => master_readdata[25].IN1
master_readdata[26] => master_readdata[26].IN1
master_readdata[27] => master_readdata[27].IN1
master_readdata[28] => master_readdata[28].IN1
master_readdata[29] => master_readdata[29].IN1
master_readdata[30] => master_readdata[30].IN1
master_readdata[31] => master_readdata[31].IN1
master_readdatavalid => master_readdatavalid.IN1
master_writedata[0] <= <GND>
master_writedata[1] <= <GND>
master_writedata[2] <= <GND>
master_writedata[3] <= <GND>
master_writedata[4] <= <GND>
master_writedata[5] <= <GND>
master_writedata[6] <= <GND>
master_writedata[7] <= <GND>
master_writedata[8] <= <GND>
master_writedata[9] <= <GND>
master_writedata[10] <= <GND>
master_writedata[11] <= <GND>
master_writedata[12] <= <GND>
master_writedata[13] <= <GND>
master_writedata[14] <= <GND>
master_writedata[15] <= <GND>
master_writedata[16] <= <GND>
master_writedata[17] <= <GND>
master_writedata[18] <= <GND>
master_writedata[19] <= <GND>
master_writedata[20] <= <GND>
master_writedata[21] <= <GND>
master_writedata[22] <= <GND>
master_writedata[23] <= <GND>
master_writedata[24] <= <GND>
master_writedata[25] <= <GND>
master_writedata[26] <= <GND>
master_writedata[27] <= <GND>
master_writedata[28] <= <GND>
master_writedata[29] <= <GND>
master_writedata[30] <= <GND>
master_writedata[31] <= <GND>
master_burstcount[0] <= <GND>
master_burstcount[1] <= <GND>
master_waitrequest => master_waitrequest.IN1


|master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master
clk => clk.IN1
reset => reset.IN1
control_fixed_location => control_fixed_location_d1.DATAIN
control_read_base[0] => address[0].DATAIN
control_read_base[1] => address[1].DATAIN
control_read_base[2] => address.DATAB
control_read_base[3] => address.DATAB
control_read_base[4] => address.DATAB
control_read_base[5] => address.DATAB
control_read_base[6] => address.DATAB
control_read_base[7] => address.DATAB
control_read_base[8] => address.DATAB
control_read_base[9] => address.DATAB
control_read_base[10] => address.DATAB
control_read_base[11] => address.DATAB
control_read_base[12] => address.DATAB
control_read_base[13] => address.DATAB
control_read_base[14] => address.DATAB
control_read_base[15] => address.DATAB
control_read_base[16] => address.DATAB
control_read_base[17] => address.DATAB
control_read_base[18] => address.DATAB
control_read_base[19] => address.DATAB
control_read_base[20] => address.DATAB
control_read_base[21] => address.DATAB
control_read_base[22] => address.DATAB
control_read_base[23] => address.DATAB
control_read_base[24] => address.DATAB
control_read_base[25] => address.DATAB
control_read_base[26] => address.DATAB
control_read_length[0] => length[0].DATAIN
control_read_length[1] => length[1].DATAIN
control_read_length[2] => length.DATAB
control_read_length[3] => length.DATAB
control_read_length[4] => length.DATAB
control_read_length[5] => length.DATAB
control_read_length[6] => length.DATAB
control_read_length[7] => length.DATAB
control_read_length[8] => length.DATAB
control_read_length[9] => length.DATAB
control_read_length[10] => length.DATAB
control_read_length[11] => length.DATAB
control_read_length[12] => length.DATAB
control_read_length[13] => length.DATAB
control_read_length[14] => length.DATAB
control_read_length[15] => length.DATAB
control_read_length[16] => length.DATAB
control_read_length[17] => length.DATAB
control_read_length[18] => length.DATAB
control_read_length[19] => length.DATAB
control_read_length[20] => length.DATAB
control_read_length[21] => length.DATAB
control_read_length[22] => length.DATAB
control_read_length[23] => length.DATAB
control_read_length[24] => length.DATAB
control_read_length[25] => length.DATAB
control_read_length[26] => length.DATAB
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => address.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => length.OUTPUTSELECT
control_go => control_fixed_location_d1.ENA
control_go => address[1].ENA
control_go => address[0].ENA
control_go => length[1].ENA
control_go => length[0].ENA
control_done <= control_done.DB_MAX_OUTPUT_PORT_TYPE
control_early_done <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
user_read_buffer => user_read_buffer.IN1
user_buffer_data[0] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[1] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[2] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[3] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[4] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[5] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[6] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[7] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[8] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[9] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[10] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[11] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[12] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[13] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[14] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[15] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[16] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[17] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[18] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[19] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[20] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[21] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[22] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[23] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[24] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[25] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[26] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[27] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[28] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[29] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[30] <= scfifo:the_master_to_user_fifo.q
user_buffer_data[31] <= scfifo:the_master_to_user_fifo.q
user_data_available <= scfifo:the_master_to_user_fifo.empty
master_address[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
master_address[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
master_address[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
master_address[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
master_address[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
master_address[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
master_address[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
master_address[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
master_address[10] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
master_address[11] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
master_address[12] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
master_address[13] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
master_address[14] <= address[14].DB_MAX_OUTPUT_PORT_TYPE
master_address[15] <= address[15].DB_MAX_OUTPUT_PORT_TYPE
master_address[16] <= address[16].DB_MAX_OUTPUT_PORT_TYPE
master_address[17] <= address[17].DB_MAX_OUTPUT_PORT_TYPE
master_address[18] <= address[18].DB_MAX_OUTPUT_PORT_TYPE
master_address[19] <= address[19].DB_MAX_OUTPUT_PORT_TYPE
master_address[20] <= address[20].DB_MAX_OUTPUT_PORT_TYPE
master_address[21] <= address[21].DB_MAX_OUTPUT_PORT_TYPE
master_address[22] <= address[22].DB_MAX_OUTPUT_PORT_TYPE
master_address[23] <= address[23].DB_MAX_OUTPUT_PORT_TYPE
master_address[24] <= address[24].DB_MAX_OUTPUT_PORT_TYPE
master_address[25] <= address[25].DB_MAX_OUTPUT_PORT_TYPE
master_address[26] <= address[26].DB_MAX_OUTPUT_PORT_TYPE
master_read <= increment_address.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[0] <= <VCC>
master_byteenable[1] <= <VCC>
master_byteenable[2] <= <VCC>
master_byteenable[3] <= <VCC>
master_readdata[0] => master_readdata[0].IN1
master_readdata[1] => master_readdata[1].IN1
master_readdata[2] => master_readdata[2].IN1
master_readdata[3] => master_readdata[3].IN1
master_readdata[4] => master_readdata[4].IN1
master_readdata[5] => master_readdata[5].IN1
master_readdata[6] => master_readdata[6].IN1
master_readdata[7] => master_readdata[7].IN1
master_readdata[8] => master_readdata[8].IN1
master_readdata[9] => master_readdata[9].IN1
master_readdata[10] => master_readdata[10].IN1
master_readdata[11] => master_readdata[11].IN1
master_readdata[12] => master_readdata[12].IN1
master_readdata[13] => master_readdata[13].IN1
master_readdata[14] => master_readdata[14].IN1
master_readdata[15] => master_readdata[15].IN1
master_readdata[16] => master_readdata[16].IN1
master_readdata[17] => master_readdata[17].IN1
master_readdata[18] => master_readdata[18].IN1
master_readdata[19] => master_readdata[19].IN1
master_readdata[20] => master_readdata[20].IN1
master_readdata[21] => master_readdata[21].IN1
master_readdata[22] => master_readdata[22].IN1
master_readdata[23] => master_readdata[23].IN1
master_readdata[24] => master_readdata[24].IN1
master_readdata[25] => master_readdata[25].IN1
master_readdata[26] => master_readdata[26].IN1
master_readdata[27] => master_readdata[27].IN1
master_readdata[28] => master_readdata[28].IN1
master_readdata[29] => master_readdata[29].IN1
master_readdata[30] => master_readdata[30].IN1
master_readdata[31] => master_readdata[31].IN1
master_readdatavalid => master_readdatavalid.IN1
master_waitrequest => increment_address.IN1


|master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo
data[0] => scfifo_pb01:auto_generated.data[0]
data[1] => scfifo_pb01:auto_generated.data[1]
data[2] => scfifo_pb01:auto_generated.data[2]
data[3] => scfifo_pb01:auto_generated.data[3]
data[4] => scfifo_pb01:auto_generated.data[4]
data[5] => scfifo_pb01:auto_generated.data[5]
data[6] => scfifo_pb01:auto_generated.data[6]
data[7] => scfifo_pb01:auto_generated.data[7]
data[8] => scfifo_pb01:auto_generated.data[8]
data[9] => scfifo_pb01:auto_generated.data[9]
data[10] => scfifo_pb01:auto_generated.data[10]
data[11] => scfifo_pb01:auto_generated.data[11]
data[12] => scfifo_pb01:auto_generated.data[12]
data[13] => scfifo_pb01:auto_generated.data[13]
data[14] => scfifo_pb01:auto_generated.data[14]
data[15] => scfifo_pb01:auto_generated.data[15]
data[16] => scfifo_pb01:auto_generated.data[16]
data[17] => scfifo_pb01:auto_generated.data[17]
data[18] => scfifo_pb01:auto_generated.data[18]
data[19] => scfifo_pb01:auto_generated.data[19]
data[20] => scfifo_pb01:auto_generated.data[20]
data[21] => scfifo_pb01:auto_generated.data[21]
data[22] => scfifo_pb01:auto_generated.data[22]
data[23] => scfifo_pb01:auto_generated.data[23]
data[24] => scfifo_pb01:auto_generated.data[24]
data[25] => scfifo_pb01:auto_generated.data[25]
data[26] => scfifo_pb01:auto_generated.data[26]
data[27] => scfifo_pb01:auto_generated.data[27]
data[28] => scfifo_pb01:auto_generated.data[28]
data[29] => scfifo_pb01:auto_generated.data[29]
data[30] => scfifo_pb01:auto_generated.data[30]
data[31] => scfifo_pb01:auto_generated.data[31]
q[0] <= scfifo_pb01:auto_generated.q[0]
q[1] <= scfifo_pb01:auto_generated.q[1]
q[2] <= scfifo_pb01:auto_generated.q[2]
q[3] <= scfifo_pb01:auto_generated.q[3]
q[4] <= scfifo_pb01:auto_generated.q[4]
q[5] <= scfifo_pb01:auto_generated.q[5]
q[6] <= scfifo_pb01:auto_generated.q[6]
q[7] <= scfifo_pb01:auto_generated.q[7]
q[8] <= scfifo_pb01:auto_generated.q[8]
q[9] <= scfifo_pb01:auto_generated.q[9]
q[10] <= scfifo_pb01:auto_generated.q[10]
q[11] <= scfifo_pb01:auto_generated.q[11]
q[12] <= scfifo_pb01:auto_generated.q[12]
q[13] <= scfifo_pb01:auto_generated.q[13]
q[14] <= scfifo_pb01:auto_generated.q[14]
q[15] <= scfifo_pb01:auto_generated.q[15]
q[16] <= scfifo_pb01:auto_generated.q[16]
q[17] <= scfifo_pb01:auto_generated.q[17]
q[18] <= scfifo_pb01:auto_generated.q[18]
q[19] <= scfifo_pb01:auto_generated.q[19]
q[20] <= scfifo_pb01:auto_generated.q[20]
q[21] <= scfifo_pb01:auto_generated.q[21]
q[22] <= scfifo_pb01:auto_generated.q[22]
q[23] <= scfifo_pb01:auto_generated.q[23]
q[24] <= scfifo_pb01:auto_generated.q[24]
q[25] <= scfifo_pb01:auto_generated.q[25]
q[26] <= scfifo_pb01:auto_generated.q[26]
q[27] <= scfifo_pb01:auto_generated.q[27]
q[28] <= scfifo_pb01:auto_generated.q[28]
q[29] <= scfifo_pb01:auto_generated.q[29]
q[30] <= scfifo_pb01:auto_generated.q[30]
q[31] <= scfifo_pb01:auto_generated.q[31]
wrreq => scfifo_pb01:auto_generated.wrreq
rdreq => scfifo_pb01:auto_generated.rdreq
clock => scfifo_pb01:auto_generated.clock
aclr => scfifo_pb01:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_pb01:auto_generated.empty
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_pb01:auto_generated.usedw[0]
usedw[1] <= scfifo_pb01:auto_generated.usedw[1]
usedw[2] <= scfifo_pb01:auto_generated.usedw[2]
usedw[3] <= scfifo_pb01:auto_generated.usedw[3]
usedw[4] <= scfifo_pb01:auto_generated.usedw[4]


|master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated
aclr => a_dpfifo_0i01:dpfifo.aclr
clock => a_dpfifo_0i01:dpfifo.clock
data[0] => a_dpfifo_0i01:dpfifo.data[0]
data[1] => a_dpfifo_0i01:dpfifo.data[1]
data[2] => a_dpfifo_0i01:dpfifo.data[2]
data[3] => a_dpfifo_0i01:dpfifo.data[3]
data[4] => a_dpfifo_0i01:dpfifo.data[4]
data[5] => a_dpfifo_0i01:dpfifo.data[5]
data[6] => a_dpfifo_0i01:dpfifo.data[6]
data[7] => a_dpfifo_0i01:dpfifo.data[7]
data[8] => a_dpfifo_0i01:dpfifo.data[8]
data[9] => a_dpfifo_0i01:dpfifo.data[9]
data[10] => a_dpfifo_0i01:dpfifo.data[10]
data[11] => a_dpfifo_0i01:dpfifo.data[11]
data[12] => a_dpfifo_0i01:dpfifo.data[12]
data[13] => a_dpfifo_0i01:dpfifo.data[13]
data[14] => a_dpfifo_0i01:dpfifo.data[14]
data[15] => a_dpfifo_0i01:dpfifo.data[15]
data[16] => a_dpfifo_0i01:dpfifo.data[16]
data[17] => a_dpfifo_0i01:dpfifo.data[17]
data[18] => a_dpfifo_0i01:dpfifo.data[18]
data[19] => a_dpfifo_0i01:dpfifo.data[19]
data[20] => a_dpfifo_0i01:dpfifo.data[20]
data[21] => a_dpfifo_0i01:dpfifo.data[21]
data[22] => a_dpfifo_0i01:dpfifo.data[22]
data[23] => a_dpfifo_0i01:dpfifo.data[23]
data[24] => a_dpfifo_0i01:dpfifo.data[24]
data[25] => a_dpfifo_0i01:dpfifo.data[25]
data[26] => a_dpfifo_0i01:dpfifo.data[26]
data[27] => a_dpfifo_0i01:dpfifo.data[27]
data[28] => a_dpfifo_0i01:dpfifo.data[28]
data[29] => a_dpfifo_0i01:dpfifo.data[29]
data[30] => a_dpfifo_0i01:dpfifo.data[30]
data[31] => a_dpfifo_0i01:dpfifo.data[31]
empty <= a_dpfifo_0i01:dpfifo.empty
q[0] <= a_dpfifo_0i01:dpfifo.q[0]
q[1] <= a_dpfifo_0i01:dpfifo.q[1]
q[2] <= a_dpfifo_0i01:dpfifo.q[2]
q[3] <= a_dpfifo_0i01:dpfifo.q[3]
q[4] <= a_dpfifo_0i01:dpfifo.q[4]
q[5] <= a_dpfifo_0i01:dpfifo.q[5]
q[6] <= a_dpfifo_0i01:dpfifo.q[6]
q[7] <= a_dpfifo_0i01:dpfifo.q[7]
q[8] <= a_dpfifo_0i01:dpfifo.q[8]
q[9] <= a_dpfifo_0i01:dpfifo.q[9]
q[10] <= a_dpfifo_0i01:dpfifo.q[10]
q[11] <= a_dpfifo_0i01:dpfifo.q[11]
q[12] <= a_dpfifo_0i01:dpfifo.q[12]
q[13] <= a_dpfifo_0i01:dpfifo.q[13]
q[14] <= a_dpfifo_0i01:dpfifo.q[14]
q[15] <= a_dpfifo_0i01:dpfifo.q[15]
q[16] <= a_dpfifo_0i01:dpfifo.q[16]
q[17] <= a_dpfifo_0i01:dpfifo.q[17]
q[18] <= a_dpfifo_0i01:dpfifo.q[18]
q[19] <= a_dpfifo_0i01:dpfifo.q[19]
q[20] <= a_dpfifo_0i01:dpfifo.q[20]
q[21] <= a_dpfifo_0i01:dpfifo.q[21]
q[22] <= a_dpfifo_0i01:dpfifo.q[22]
q[23] <= a_dpfifo_0i01:dpfifo.q[23]
q[24] <= a_dpfifo_0i01:dpfifo.q[24]
q[25] <= a_dpfifo_0i01:dpfifo.q[25]
q[26] <= a_dpfifo_0i01:dpfifo.q[26]
q[27] <= a_dpfifo_0i01:dpfifo.q[27]
q[28] <= a_dpfifo_0i01:dpfifo.q[28]
q[29] <= a_dpfifo_0i01:dpfifo.q[29]
q[30] <= a_dpfifo_0i01:dpfifo.q[30]
q[31] <= a_dpfifo_0i01:dpfifo.q[31]
rdreq => a_dpfifo_0i01:dpfifo.rreq
usedw[0] <= a_dpfifo_0i01:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_0i01:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_0i01:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_0i01:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_0i01:dpfifo.usedw[4]
wrreq => a_dpfifo_0i01:dpfifo.wreq


|master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[4].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_prb:rd_ptr_msb.aclr
aclr => cntr_6s7:usedw_counter.aclr
aclr => cntr_qrb:wr_ptr.aclr
clock => altsyncram_nh81:FIFOram.clock0
clock => cntr_prb:rd_ptr_msb.clock
clock => cntr_6s7:usedw_counter.clock
clock => cntr_qrb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_nh81:FIFOram.data_a[0]
data[1] => altsyncram_nh81:FIFOram.data_a[1]
data[2] => altsyncram_nh81:FIFOram.data_a[2]
data[3] => altsyncram_nh81:FIFOram.data_a[3]
data[4] => altsyncram_nh81:FIFOram.data_a[4]
data[5] => altsyncram_nh81:FIFOram.data_a[5]
data[6] => altsyncram_nh81:FIFOram.data_a[6]
data[7] => altsyncram_nh81:FIFOram.data_a[7]
data[8] => altsyncram_nh81:FIFOram.data_a[8]
data[9] => altsyncram_nh81:FIFOram.data_a[9]
data[10] => altsyncram_nh81:FIFOram.data_a[10]
data[11] => altsyncram_nh81:FIFOram.data_a[11]
data[12] => altsyncram_nh81:FIFOram.data_a[12]
data[13] => altsyncram_nh81:FIFOram.data_a[13]
data[14] => altsyncram_nh81:FIFOram.data_a[14]
data[15] => altsyncram_nh81:FIFOram.data_a[15]
data[16] => altsyncram_nh81:FIFOram.data_a[16]
data[17] => altsyncram_nh81:FIFOram.data_a[17]
data[18] => altsyncram_nh81:FIFOram.data_a[18]
data[19] => altsyncram_nh81:FIFOram.data_a[19]
data[20] => altsyncram_nh81:FIFOram.data_a[20]
data[21] => altsyncram_nh81:FIFOram.data_a[21]
data[22] => altsyncram_nh81:FIFOram.data_a[22]
data[23] => altsyncram_nh81:FIFOram.data_a[23]
data[24] => altsyncram_nh81:FIFOram.data_a[24]
data[25] => altsyncram_nh81:FIFOram.data_a[25]
data[26] => altsyncram_nh81:FIFOram.data_a[26]
data[27] => altsyncram_nh81:FIFOram.data_a[27]
data[28] => altsyncram_nh81:FIFOram.data_a[28]
data[29] => altsyncram_nh81:FIFOram.data_a[29]
data[30] => altsyncram_nh81:FIFOram.data_a[30]
data[31] => altsyncram_nh81:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_nh81:FIFOram.q_b[0]
q[1] <= altsyncram_nh81:FIFOram.q_b[1]
q[2] <= altsyncram_nh81:FIFOram.q_b[2]
q[3] <= altsyncram_nh81:FIFOram.q_b[3]
q[4] <= altsyncram_nh81:FIFOram.q_b[4]
q[5] <= altsyncram_nh81:FIFOram.q_b[5]
q[6] <= altsyncram_nh81:FIFOram.q_b[6]
q[7] <= altsyncram_nh81:FIFOram.q_b[7]
q[8] <= altsyncram_nh81:FIFOram.q_b[8]
q[9] <= altsyncram_nh81:FIFOram.q_b[9]
q[10] <= altsyncram_nh81:FIFOram.q_b[10]
q[11] <= altsyncram_nh81:FIFOram.q_b[11]
q[12] <= altsyncram_nh81:FIFOram.q_b[12]
q[13] <= altsyncram_nh81:FIFOram.q_b[13]
q[14] <= altsyncram_nh81:FIFOram.q_b[14]
q[15] <= altsyncram_nh81:FIFOram.q_b[15]
q[16] <= altsyncram_nh81:FIFOram.q_b[16]
q[17] <= altsyncram_nh81:FIFOram.q_b[17]
q[18] <= altsyncram_nh81:FIFOram.q_b[18]
q[19] <= altsyncram_nh81:FIFOram.q_b[19]
q[20] <= altsyncram_nh81:FIFOram.q_b[20]
q[21] <= altsyncram_nh81:FIFOram.q_b[21]
q[22] <= altsyncram_nh81:FIFOram.q_b[22]
q[23] <= altsyncram_nh81:FIFOram.q_b[23]
q[24] <= altsyncram_nh81:FIFOram.q_b[24]
q[25] <= altsyncram_nh81:FIFOram.q_b[25]
q[26] <= altsyncram_nh81:FIFOram.q_b[26]
q[27] <= altsyncram_nh81:FIFOram.q_b[27]
q[28] <= altsyncram_nh81:FIFOram.q_b[28]
q[29] <= altsyncram_nh81:FIFOram.q_b[29]
q[30] <= altsyncram_nh81:FIFOram.q_b[30]
q[31] <= altsyncram_nh81:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_prb:rd_ptr_msb.sclr
sclr => cntr_6s7:usedw_counter.sclr
sclr => cntr_qrb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_6s7:usedw_counter.q[0]
usedw[1] <= cntr_6s7:usedw_counter.q[1]
usedw[2] <= cntr_6s7:usedw_counter.q[2]
usedw[3] <= cntr_6s7:usedw_counter.q[3]
usedw[4] <= cntr_6s7:usedw_counter.q[4]
wreq => altsyncram_nh81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_6s7:usedw_counter.updown
wreq => cntr_qrb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|altsyncram_nh81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cmpr_c09:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cmpr_c09:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_prb:rd_ptr_msb
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_6s7:usedw_counter
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|master_example|amm_master_qsys:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_pb01:auto_generated|a_dpfifo_0i01:dpfifo|cntr_qrb:wr_ptr
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_reconf_registers:reconf_registers
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => wren.IN0
clk => clk.IN1
clken => clocken0.IN0
clken => readdata[0]~reg0.ENA
clken => readdata[1]~reg0.ENA
clken => readdata[2]~reg0.ENA
clken => readdata[3]~reg0.ENA
clken => readdata[4]~reg0.ENA
clken => readdata[5]~reg0.ENA
clken => readdata[6]~reg0.ENA
clken => readdata[7]~reg0.ENA
clken => readdata[8]~reg0.ENA
clken => readdata[9]~reg0.ENA
clken => readdata[10]~reg0.ENA
clken => readdata[11]~reg0.ENA
clken => readdata[12]~reg0.ENA
clken => readdata[13]~reg0.ENA
clken => readdata[14]~reg0.ENA
clken => readdata[15]~reg0.ENA
clken => readdata[16]~reg0.ENA
clken => readdata[17]~reg0.ENA
clken => readdata[18]~reg0.ENA
clken => readdata[19]~reg0.ENA
clken => readdata[20]~reg0.ENA
clken => readdata[21]~reg0.ENA
clken => readdata[22]~reg0.ENA
clken => readdata[23]~reg0.ENA
clken => readdata[24]~reg0.ENA
clken => readdata[25]~reg0.ENA
clken => readdata[26]~reg0.ENA
clken => readdata[27]~reg0.ENA
clken => readdata[28]~reg0.ENA
clken => readdata[29]~reg0.ENA
clken => readdata[30]~reg0.ENA
clken => readdata[31]~reg0.ENA
reset => ~NO_FANOUT~
reset_req => clocken0.IN1
write => wren.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_reconf_registers:reconf_registers|altsyncram:the_altsyncram
wren_a => altsyncram_19i1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_19i1:auto_generated.data_a[0]
data_a[1] => altsyncram_19i1:auto_generated.data_a[1]
data_a[2] => altsyncram_19i1:auto_generated.data_a[2]
data_a[3] => altsyncram_19i1:auto_generated.data_a[3]
data_a[4] => altsyncram_19i1:auto_generated.data_a[4]
data_a[5] => altsyncram_19i1:auto_generated.data_a[5]
data_a[6] => altsyncram_19i1:auto_generated.data_a[6]
data_a[7] => altsyncram_19i1:auto_generated.data_a[7]
data_a[8] => altsyncram_19i1:auto_generated.data_a[8]
data_a[9] => altsyncram_19i1:auto_generated.data_a[9]
data_a[10] => altsyncram_19i1:auto_generated.data_a[10]
data_a[11] => altsyncram_19i1:auto_generated.data_a[11]
data_a[12] => altsyncram_19i1:auto_generated.data_a[12]
data_a[13] => altsyncram_19i1:auto_generated.data_a[13]
data_a[14] => altsyncram_19i1:auto_generated.data_a[14]
data_a[15] => altsyncram_19i1:auto_generated.data_a[15]
data_a[16] => altsyncram_19i1:auto_generated.data_a[16]
data_a[17] => altsyncram_19i1:auto_generated.data_a[17]
data_a[18] => altsyncram_19i1:auto_generated.data_a[18]
data_a[19] => altsyncram_19i1:auto_generated.data_a[19]
data_a[20] => altsyncram_19i1:auto_generated.data_a[20]
data_a[21] => altsyncram_19i1:auto_generated.data_a[21]
data_a[22] => altsyncram_19i1:auto_generated.data_a[22]
data_a[23] => altsyncram_19i1:auto_generated.data_a[23]
data_a[24] => altsyncram_19i1:auto_generated.data_a[24]
data_a[25] => altsyncram_19i1:auto_generated.data_a[25]
data_a[26] => altsyncram_19i1:auto_generated.data_a[26]
data_a[27] => altsyncram_19i1:auto_generated.data_a[27]
data_a[28] => altsyncram_19i1:auto_generated.data_a[28]
data_a[29] => altsyncram_19i1:auto_generated.data_a[29]
data_a[30] => altsyncram_19i1:auto_generated.data_a[30]
data_a[31] => altsyncram_19i1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_19i1:auto_generated.address_a[0]
address_a[1] => altsyncram_19i1:auto_generated.address_a[1]
address_a[2] => altsyncram_19i1:auto_generated.address_a[2]
address_a[3] => altsyncram_19i1:auto_generated.address_a[3]
address_a[4] => altsyncram_19i1:auto_generated.address_a[4]
address_a[5] => altsyncram_19i1:auto_generated.address_a[5]
address_a[6] => altsyncram_19i1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_19i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_19i1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_19i1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_19i1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_19i1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_19i1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_19i1:auto_generated.q_a[0]
q_a[1] <= altsyncram_19i1:auto_generated.q_a[1]
q_a[2] <= altsyncram_19i1:auto_generated.q_a[2]
q_a[3] <= altsyncram_19i1:auto_generated.q_a[3]
q_a[4] <= altsyncram_19i1:auto_generated.q_a[4]
q_a[5] <= altsyncram_19i1:auto_generated.q_a[5]
q_a[6] <= altsyncram_19i1:auto_generated.q_a[6]
q_a[7] <= altsyncram_19i1:auto_generated.q_a[7]
q_a[8] <= altsyncram_19i1:auto_generated.q_a[8]
q_a[9] <= altsyncram_19i1:auto_generated.q_a[9]
q_a[10] <= altsyncram_19i1:auto_generated.q_a[10]
q_a[11] <= altsyncram_19i1:auto_generated.q_a[11]
q_a[12] <= altsyncram_19i1:auto_generated.q_a[12]
q_a[13] <= altsyncram_19i1:auto_generated.q_a[13]
q_a[14] <= altsyncram_19i1:auto_generated.q_a[14]
q_a[15] <= altsyncram_19i1:auto_generated.q_a[15]
q_a[16] <= altsyncram_19i1:auto_generated.q_a[16]
q_a[17] <= altsyncram_19i1:auto_generated.q_a[17]
q_a[18] <= altsyncram_19i1:auto_generated.q_a[18]
q_a[19] <= altsyncram_19i1:auto_generated.q_a[19]
q_a[20] <= altsyncram_19i1:auto_generated.q_a[20]
q_a[21] <= altsyncram_19i1:auto_generated.q_a[21]
q_a[22] <= altsyncram_19i1:auto_generated.q_a[22]
q_a[23] <= altsyncram_19i1:auto_generated.q_a[23]
q_a[24] <= altsyncram_19i1:auto_generated.q_a[24]
q_a[25] <= altsyncram_19i1:auto_generated.q_a[25]
q_a[26] <= altsyncram_19i1:auto_generated.q_a[26]
q_a[27] <= altsyncram_19i1:auto_generated.q_a[27]
q_a[28] <= altsyncram_19i1:auto_generated.q_a[28]
q_a[29] <= altsyncram_19i1:auto_generated.q_a[29]
q_a[30] <= altsyncram_19i1:auto_generated.q_a[30]
q_a[31] <= altsyncram_19i1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_reconf_registers:reconf_registers|altsyncram:the_altsyncram|altsyncram_19i1:auto_generated
address_a[0] => altsyncram_qkg2:altsyncram1.address_a[0]
address_a[1] => altsyncram_qkg2:altsyncram1.address_a[1]
address_a[2] => altsyncram_qkg2:altsyncram1.address_a[2]
address_a[3] => altsyncram_qkg2:altsyncram1.address_a[3]
address_a[4] => altsyncram_qkg2:altsyncram1.address_a[4]
address_a[5] => altsyncram_qkg2:altsyncram1.address_a[5]
address_a[6] => altsyncram_qkg2:altsyncram1.address_a[6]
byteena_a[0] => altsyncram_qkg2:altsyncram1.byteena_a[0]
byteena_a[1] => altsyncram_qkg2:altsyncram1.byteena_a[1]
byteena_a[2] => altsyncram_qkg2:altsyncram1.byteena_a[2]
byteena_a[3] => altsyncram_qkg2:altsyncram1.byteena_a[3]
clock0 => altsyncram_qkg2:altsyncram1.clock0
clocken0 => altsyncram_qkg2:altsyncram1.clocken0
data_a[0] => altsyncram_qkg2:altsyncram1.data_a[0]
data_a[1] => altsyncram_qkg2:altsyncram1.data_a[1]
data_a[2] => altsyncram_qkg2:altsyncram1.data_a[2]
data_a[3] => altsyncram_qkg2:altsyncram1.data_a[3]
data_a[4] => altsyncram_qkg2:altsyncram1.data_a[4]
data_a[5] => altsyncram_qkg2:altsyncram1.data_a[5]
data_a[6] => altsyncram_qkg2:altsyncram1.data_a[6]
data_a[7] => altsyncram_qkg2:altsyncram1.data_a[7]
data_a[8] => altsyncram_qkg2:altsyncram1.data_a[8]
data_a[9] => altsyncram_qkg2:altsyncram1.data_a[9]
data_a[10] => altsyncram_qkg2:altsyncram1.data_a[10]
data_a[11] => altsyncram_qkg2:altsyncram1.data_a[11]
data_a[12] => altsyncram_qkg2:altsyncram1.data_a[12]
data_a[13] => altsyncram_qkg2:altsyncram1.data_a[13]
data_a[14] => altsyncram_qkg2:altsyncram1.data_a[14]
data_a[15] => altsyncram_qkg2:altsyncram1.data_a[15]
data_a[16] => altsyncram_qkg2:altsyncram1.data_a[16]
data_a[17] => altsyncram_qkg2:altsyncram1.data_a[17]
data_a[18] => altsyncram_qkg2:altsyncram1.data_a[18]
data_a[19] => altsyncram_qkg2:altsyncram1.data_a[19]
data_a[20] => altsyncram_qkg2:altsyncram1.data_a[20]
data_a[21] => altsyncram_qkg2:altsyncram1.data_a[21]
data_a[22] => altsyncram_qkg2:altsyncram1.data_a[22]
data_a[23] => altsyncram_qkg2:altsyncram1.data_a[23]
data_a[24] => altsyncram_qkg2:altsyncram1.data_a[24]
data_a[25] => altsyncram_qkg2:altsyncram1.data_a[25]
data_a[26] => altsyncram_qkg2:altsyncram1.data_a[26]
data_a[27] => altsyncram_qkg2:altsyncram1.data_a[27]
data_a[28] => altsyncram_qkg2:altsyncram1.data_a[28]
data_a[29] => altsyncram_qkg2:altsyncram1.data_a[29]
data_a[30] => altsyncram_qkg2:altsyncram1.data_a[30]
data_a[31] => altsyncram_qkg2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_qkg2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_qkg2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_qkg2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_qkg2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_qkg2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_qkg2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_qkg2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_qkg2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_qkg2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_qkg2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_qkg2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_qkg2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_qkg2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_qkg2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_qkg2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_qkg2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_qkg2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_qkg2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_qkg2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_qkg2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_qkg2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_qkg2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_qkg2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_qkg2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_qkg2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_qkg2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_qkg2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_qkg2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_qkg2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_qkg2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_qkg2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_qkg2:altsyncram1.q_a[31]
wren_a => altsyncram_qkg2:altsyncram1.wren_a


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_reconf_registers:reconf_registers|altsyncram:the_altsyncram|altsyncram_19i1:auto_generated|altsyncram_qkg2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
byteena_a[0] => ram_block3a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a31.PORTABYTEENAMASKS
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
clocken0 => ram_block3a24.ENA0
clocken0 => ram_block3a25.ENA0
clocken0 => ram_block3a26.ENA0
clocken0 => ram_block3a27.ENA0
clocken0 => ram_block3a28.ENA0
clocken0 => ram_block3a29.ENA0
clocken0 => ram_block3a30.ENA0
clocken0 => ram_block3a31.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_reconf_registers:reconf_registers|altsyncram:the_altsyncram|altsyncram_19i1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_shift_cntr_reg[5].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_data_reg[16].CLK
raw_tck => ram_rom_data_reg[17].CLK
raw_tck => ram_rom_data_reg[18].CLK
raw_tck => ram_rom_data_reg[19].CLK
raw_tck => ram_rom_data_reg[20].CLK
raw_tck => ram_rom_data_reg[21].CLK
raw_tck => ram_rom_data_reg[22].CLK
raw_tck => ram_rom_data_reg[23].CLK
raw_tck => ram_rom_data_reg[24].CLK
raw_tck => ram_rom_data_reg[25].CLK
raw_tck => ram_rom_data_reg[26].CLK
raw_tck => ram_rom_data_reg[27].CLK
raw_tck => ram_rom_data_reg[28].CLK
raw_tck => ram_rom_data_reg[29].CLK
raw_tck => ram_rom_data_reg[30].CLK
raw_tck => ram_rom_data_reg[31].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[5].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_reconf_registers:reconf_registers|altsyncram:the_altsyncram|altsyncram_19i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0
pcie_core_clk_clk <= pcie_core_clk_clk.DB_MAX_OUTPUT_PORT_TYPE
pcie_core_reset_reset_n <= altera_pcie_hard_ip_reset_controller:reset_controller_internal.reset_n_out
cal_blk_clk_clk => cal_blk_clk_clk.IN1
txs_address[0] => txs_address[0].IN1
txs_address[1] => txs_address[1].IN1
txs_address[2] => txs_address[2].IN1
txs_address[3] => txs_address[3].IN1
txs_address[4] => txs_address[4].IN1
txs_address[5] => txs_address[5].IN1
txs_address[6] => txs_address[6].IN1
txs_address[7] => txs_address[7].IN1
txs_address[8] => txs_address[8].IN1
txs_address[9] => txs_address[9].IN1
txs_address[10] => txs_address[10].IN1
txs_address[11] => txs_address[11].IN1
txs_address[12] => txs_address[12].IN1
txs_address[13] => txs_address[13].IN1
txs_address[14] => txs_address[14].IN1
txs_address[15] => txs_address[15].IN1
txs_address[16] => txs_address[16].IN1
txs_address[17] => txs_address[17].IN1
txs_address[18] => txs_address[18].IN1
txs_address[19] => txs_address[19].IN1
txs_address[20] => txs_address[20].IN1
txs_address[21] => txs_address[21].IN1
txs_address[22] => txs_address[22].IN1
txs_address[23] => txs_address[23].IN1
txs_address[24] => txs_address[24].IN1
txs_address[25] => txs_address[25].IN1
txs_address[26] => txs_address[26].IN1
txs_address[27] => txs_address[27].IN1
txs_chipselect => txs_chipselect.IN1
txs_byteenable[0] => txs_byteenable[0].IN1
txs_byteenable[1] => txs_byteenable[1].IN1
txs_byteenable[2] => txs_byteenable[2].IN1
txs_byteenable[3] => txs_byteenable[3].IN1
txs_byteenable[4] => txs_byteenable[4].IN1
txs_byteenable[5] => txs_byteenable[5].IN1
txs_byteenable[6] => txs_byteenable[6].IN1
txs_byteenable[7] => txs_byteenable[7].IN1
txs_readdata[0] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[1] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[2] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[3] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[4] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[5] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[6] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[7] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[8] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[9] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[10] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[11] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[12] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[13] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[14] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[15] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[16] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[17] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[18] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[19] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[20] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[21] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[22] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[23] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[24] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[25] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[26] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[27] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[28] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[29] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[30] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[31] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[32] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[33] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[34] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[35] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[36] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[37] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[38] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[39] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[40] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[41] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[42] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[43] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[44] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[45] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[46] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[47] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[48] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[49] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[50] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[51] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[52] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[53] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[54] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[55] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[56] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[57] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[58] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[59] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[60] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[61] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[62] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_readdata[63] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadData_o
txs_writedata[0] => txs_writedata[0].IN1
txs_writedata[1] => txs_writedata[1].IN1
txs_writedata[2] => txs_writedata[2].IN1
txs_writedata[3] => txs_writedata[3].IN1
txs_writedata[4] => txs_writedata[4].IN1
txs_writedata[5] => txs_writedata[5].IN1
txs_writedata[6] => txs_writedata[6].IN1
txs_writedata[7] => txs_writedata[7].IN1
txs_writedata[8] => txs_writedata[8].IN1
txs_writedata[9] => txs_writedata[9].IN1
txs_writedata[10] => txs_writedata[10].IN1
txs_writedata[11] => txs_writedata[11].IN1
txs_writedata[12] => txs_writedata[12].IN1
txs_writedata[13] => txs_writedata[13].IN1
txs_writedata[14] => txs_writedata[14].IN1
txs_writedata[15] => txs_writedata[15].IN1
txs_writedata[16] => txs_writedata[16].IN1
txs_writedata[17] => txs_writedata[17].IN1
txs_writedata[18] => txs_writedata[18].IN1
txs_writedata[19] => txs_writedata[19].IN1
txs_writedata[20] => txs_writedata[20].IN1
txs_writedata[21] => txs_writedata[21].IN1
txs_writedata[22] => txs_writedata[22].IN1
txs_writedata[23] => txs_writedata[23].IN1
txs_writedata[24] => txs_writedata[24].IN1
txs_writedata[25] => txs_writedata[25].IN1
txs_writedata[26] => txs_writedata[26].IN1
txs_writedata[27] => txs_writedata[27].IN1
txs_writedata[28] => txs_writedata[28].IN1
txs_writedata[29] => txs_writedata[29].IN1
txs_writedata[30] => txs_writedata[30].IN1
txs_writedata[31] => txs_writedata[31].IN1
txs_writedata[32] => txs_writedata[32].IN1
txs_writedata[33] => txs_writedata[33].IN1
txs_writedata[34] => txs_writedata[34].IN1
txs_writedata[35] => txs_writedata[35].IN1
txs_writedata[36] => txs_writedata[36].IN1
txs_writedata[37] => txs_writedata[37].IN1
txs_writedata[38] => txs_writedata[38].IN1
txs_writedata[39] => txs_writedata[39].IN1
txs_writedata[40] => txs_writedata[40].IN1
txs_writedata[41] => txs_writedata[41].IN1
txs_writedata[42] => txs_writedata[42].IN1
txs_writedata[43] => txs_writedata[43].IN1
txs_writedata[44] => txs_writedata[44].IN1
txs_writedata[45] => txs_writedata[45].IN1
txs_writedata[46] => txs_writedata[46].IN1
txs_writedata[47] => txs_writedata[47].IN1
txs_writedata[48] => txs_writedata[48].IN1
txs_writedata[49] => txs_writedata[49].IN1
txs_writedata[50] => txs_writedata[50].IN1
txs_writedata[51] => txs_writedata[51].IN1
txs_writedata[52] => txs_writedata[52].IN1
txs_writedata[53] => txs_writedata[53].IN1
txs_writedata[54] => txs_writedata[54].IN1
txs_writedata[55] => txs_writedata[55].IN1
txs_writedata[56] => txs_writedata[56].IN1
txs_writedata[57] => txs_writedata[57].IN1
txs_writedata[58] => txs_writedata[58].IN1
txs_writedata[59] => txs_writedata[59].IN1
txs_writedata[60] => txs_writedata[60].IN1
txs_writedata[61] => txs_writedata[61].IN1
txs_writedata[62] => txs_writedata[62].IN1
txs_writedata[63] => txs_writedata[63].IN1
txs_read => txs_read.IN1
txs_write => txs_write.IN1
txs_burstcount[0] => txs_burstcount[0].IN1
txs_burstcount[1] => txs_burstcount[1].IN1
txs_burstcount[2] => txs_burstcount[2].IN1
txs_burstcount[3] => txs_burstcount[3].IN1
txs_burstcount[4] => txs_burstcount[4].IN1
txs_burstcount[5] => txs_burstcount[5].IN1
txs_burstcount[6] => txs_burstcount[6].IN1
txs_readdatavalid <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsReadDataValid_o
txs_waitrequest <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.TxsWaitRequest_o
refclk_export => refclk_export.IN2
test_in_test_in[0] => test_in_test_in[0].IN2
test_in_test_in[1] => test_in_test_in[1].IN2
test_in_test_in[2] => test_in_test_in[2].IN2
test_in_test_in[3] => test_in_test_in[3].IN2
test_in_test_in[4] => test_in_test_in[4].IN2
test_in_test_in[5] => test_in_test_in[5].IN2
test_in_test_in[6] => test_in_test_in[6].IN2
test_in_test_in[7] => test_in_test_in[7].IN2
test_in_test_in[8] => test_in_test_in[8].IN2
test_in_test_in[9] => test_in_test_in[9].IN2
test_in_test_in[10] => test_in_test_in[10].IN2
test_in_test_in[11] => test_in_test_in[11].IN2
test_in_test_in[12] => test_in_test_in[12].IN2
test_in_test_in[13] => test_in_test_in[13].IN2
test_in_test_in[14] => test_in_test_in[14].IN2
test_in_test_in[15] => test_in_test_in[15].IN2
test_in_test_in[16] => test_in_test_in[16].IN2
test_in_test_in[17] => test_in_test_in[17].IN2
test_in_test_in[18] => test_in_test_in[18].IN2
test_in_test_in[19] => test_in_test_in[19].IN2
test_in_test_in[20] => test_in_test_in[20].IN2
test_in_test_in[21] => test_in_test_in[21].IN2
test_in_test_in[22] => test_in_test_in[22].IN2
test_in_test_in[23] => test_in_test_in[23].IN2
test_in_test_in[24] => test_in_test_in[24].IN2
test_in_test_in[25] => test_in_test_in[25].IN2
test_in_test_in[26] => test_in_test_in[26].IN2
test_in_test_in[27] => test_in_test_in[27].IN2
test_in_test_in[28] => test_in_test_in[28].IN2
test_in_test_in[29] => test_in_test_in[29].IN2
test_in_test_in[30] => test_in_test_in[30].IN2
test_in_test_in[31] => test_in_test_in[31].IN2
test_in_test_in[32] => test_in_test_in[32].IN2
test_in_test_in[33] => test_in_test_in[33].IN2
test_in_test_in[34] => test_in_test_in[34].IN2
test_in_test_in[35] => test_in_test_in[35].IN2
test_in_test_in[36] => test_in_test_in[36].IN2
test_in_test_in[37] => test_in_test_in[37].IN2
test_in_test_in[38] => test_in_test_in[38].IN2
test_in_test_in[39] => test_in_test_in[39].IN2
pcie_rstn_export => pcie_rstn_export.IN3
clocks_sim_clk250_export <= altera_pcie_hard_ip_reset_controller:reset_controller_internal.clk250_export
clocks_sim_clk500_export <= altera_pcie_hard_ip_reset_controller:reset_controller_internal.clk500_export
clocks_sim_clk125_export <= altera_pcie_hard_ip_reset_controller:reset_controller_internal.clk125_export
reconfig_busy_busy_altgxb_reconfig => reconfig_busy_busy_altgxb_reconfig.IN1
pipe_ext_pipe_mode => pipe_ext_pipe_mode.IN1
pipe_ext_phystatus_ext => pipe_ext_phystatus_ext.IN1
pipe_ext_rate_ext <= altpcie_pipe_interface:pipe_interface_internal.rate_ext
pipe_ext_powerdown_ext[0] <= altpcie_pipe_interface:pipe_interface_internal.powerdown_ext
pipe_ext_powerdown_ext[1] <= altpcie_pipe_interface:pipe_interface_internal.powerdown_ext
pipe_ext_txdetectrx_ext <= altpcie_pipe_interface:pipe_interface_internal.txdetectrx_ext
pipe_ext_rxelecidle0_ext => pipe_ext_rxelecidle0_ext.IN1
pipe_ext_rxdata0_ext[0] => pipe_ext_rxdata0_ext[0].IN1
pipe_ext_rxdata0_ext[1] => pipe_ext_rxdata0_ext[1].IN1
pipe_ext_rxdata0_ext[2] => pipe_ext_rxdata0_ext[2].IN1
pipe_ext_rxdata0_ext[3] => pipe_ext_rxdata0_ext[3].IN1
pipe_ext_rxdata0_ext[4] => pipe_ext_rxdata0_ext[4].IN1
pipe_ext_rxdata0_ext[5] => pipe_ext_rxdata0_ext[5].IN1
pipe_ext_rxdata0_ext[6] => pipe_ext_rxdata0_ext[6].IN1
pipe_ext_rxdata0_ext[7] => pipe_ext_rxdata0_ext[7].IN1
pipe_ext_rxstatus0_ext[0] => pipe_ext_rxstatus0_ext[0].IN1
pipe_ext_rxstatus0_ext[1] => pipe_ext_rxstatus0_ext[1].IN1
pipe_ext_rxstatus0_ext[2] => pipe_ext_rxstatus0_ext[2].IN1
pipe_ext_rxvalid0_ext => pipe_ext_rxvalid0_ext.IN1
pipe_ext_rxdatak0_ext => pipe_ext_rxdatak0_ext.IN1
pipe_ext_txdata0_ext[0] <= altpcie_pipe_interface:pipe_interface_internal.txdata0_ext
pipe_ext_txdata0_ext[1] <= altpcie_pipe_interface:pipe_interface_internal.txdata0_ext
pipe_ext_txdata0_ext[2] <= altpcie_pipe_interface:pipe_interface_internal.txdata0_ext
pipe_ext_txdata0_ext[3] <= altpcie_pipe_interface:pipe_interface_internal.txdata0_ext
pipe_ext_txdata0_ext[4] <= altpcie_pipe_interface:pipe_interface_internal.txdata0_ext
pipe_ext_txdata0_ext[5] <= altpcie_pipe_interface:pipe_interface_internal.txdata0_ext
pipe_ext_txdata0_ext[6] <= altpcie_pipe_interface:pipe_interface_internal.txdata0_ext
pipe_ext_txdata0_ext[7] <= altpcie_pipe_interface:pipe_interface_internal.txdata0_ext
pipe_ext_txdatak0_ext <= altpcie_pipe_interface:pipe_interface_internal.txdatak0_ext
pipe_ext_rxpolarity0_ext <= altpcie_pipe_interface:pipe_interface_internal.rxpolarity0_ext
pipe_ext_txcompl0_ext <= altpcie_pipe_interface:pipe_interface_internal.txcompl0_ext
pipe_ext_txelecidle0_ext <= altpcie_pipe_interface:pipe_interface_internal.txelecidle0_ext
powerdown_pll_powerdown => powerdown_pll_powerdown.IN1
powerdown_gxb_powerdown => powerdown_gxb_powerdown.IN1
test_out_test_out[0] <= pcie_internal_hip_dl_ltssm_int_interconect[0].DB_MAX_OUTPUT_PORT_TYPE
test_out_test_out[1] <= pcie_internal_hip_dl_ltssm_int_interconect[1].DB_MAX_OUTPUT_PORT_TYPE
test_out_test_out[2] <= pcie_internal_hip_dl_ltssm_int_interconect[2].DB_MAX_OUTPUT_PORT_TYPE
test_out_test_out[3] <= pcie_internal_hip_dl_ltssm_int_interconect[3].DB_MAX_OUTPUT_PORT_TYPE
test_out_test_out[4] <= pcie_internal_hip_dl_ltssm_int_interconect[4].DB_MAX_OUTPUT_PORT_TYPE
test_out_test_out[5] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.lane_act
test_out_test_out[6] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.lane_act
test_out_test_out[7] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.lane_act
test_out_test_out[8] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.lane_act
bar1_0_address[0] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[1] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[2] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[3] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[4] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[5] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[6] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[7] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[8] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[9] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[10] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[11] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[12] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[13] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[14] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[15] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[16] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[17] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[18] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[19] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[20] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[21] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[22] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[23] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[24] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[25] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[26] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[27] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[28] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[29] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[30] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_address[31] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmAddress_0_o
bar1_0_read <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmRead_0_o
bar1_0_waitrequest => bar1_0_waitrequest.IN1
bar1_0_write <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWrite_0_o
bar1_0_readdatavalid => bar1_0_readdatavalid.IN1
bar1_0_readdata[0] => bar1_0_readdata[0].IN1
bar1_0_readdata[1] => bar1_0_readdata[1].IN1
bar1_0_readdata[2] => bar1_0_readdata[2].IN1
bar1_0_readdata[3] => bar1_0_readdata[3].IN1
bar1_0_readdata[4] => bar1_0_readdata[4].IN1
bar1_0_readdata[5] => bar1_0_readdata[5].IN1
bar1_0_readdata[6] => bar1_0_readdata[6].IN1
bar1_0_readdata[7] => bar1_0_readdata[7].IN1
bar1_0_readdata[8] => bar1_0_readdata[8].IN1
bar1_0_readdata[9] => bar1_0_readdata[9].IN1
bar1_0_readdata[10] => bar1_0_readdata[10].IN1
bar1_0_readdata[11] => bar1_0_readdata[11].IN1
bar1_0_readdata[12] => bar1_0_readdata[12].IN1
bar1_0_readdata[13] => bar1_0_readdata[13].IN1
bar1_0_readdata[14] => bar1_0_readdata[14].IN1
bar1_0_readdata[15] => bar1_0_readdata[15].IN1
bar1_0_readdata[16] => bar1_0_readdata[16].IN1
bar1_0_readdata[17] => bar1_0_readdata[17].IN1
bar1_0_readdata[18] => bar1_0_readdata[18].IN1
bar1_0_readdata[19] => bar1_0_readdata[19].IN1
bar1_0_readdata[20] => bar1_0_readdata[20].IN1
bar1_0_readdata[21] => bar1_0_readdata[21].IN1
bar1_0_readdata[22] => bar1_0_readdata[22].IN1
bar1_0_readdata[23] => bar1_0_readdata[23].IN1
bar1_0_readdata[24] => bar1_0_readdata[24].IN1
bar1_0_readdata[25] => bar1_0_readdata[25].IN1
bar1_0_readdata[26] => bar1_0_readdata[26].IN1
bar1_0_readdata[27] => bar1_0_readdata[27].IN1
bar1_0_readdata[28] => bar1_0_readdata[28].IN1
bar1_0_readdata[29] => bar1_0_readdata[29].IN1
bar1_0_readdata[30] => bar1_0_readdata[30].IN1
bar1_0_readdata[31] => bar1_0_readdata[31].IN1
bar1_0_readdata[32] => bar1_0_readdata[32].IN1
bar1_0_readdata[33] => bar1_0_readdata[33].IN1
bar1_0_readdata[34] => bar1_0_readdata[34].IN1
bar1_0_readdata[35] => bar1_0_readdata[35].IN1
bar1_0_readdata[36] => bar1_0_readdata[36].IN1
bar1_0_readdata[37] => bar1_0_readdata[37].IN1
bar1_0_readdata[38] => bar1_0_readdata[38].IN1
bar1_0_readdata[39] => bar1_0_readdata[39].IN1
bar1_0_readdata[40] => bar1_0_readdata[40].IN1
bar1_0_readdata[41] => bar1_0_readdata[41].IN1
bar1_0_readdata[42] => bar1_0_readdata[42].IN1
bar1_0_readdata[43] => bar1_0_readdata[43].IN1
bar1_0_readdata[44] => bar1_0_readdata[44].IN1
bar1_0_readdata[45] => bar1_0_readdata[45].IN1
bar1_0_readdata[46] => bar1_0_readdata[46].IN1
bar1_0_readdata[47] => bar1_0_readdata[47].IN1
bar1_0_readdata[48] => bar1_0_readdata[48].IN1
bar1_0_readdata[49] => bar1_0_readdata[49].IN1
bar1_0_readdata[50] => bar1_0_readdata[50].IN1
bar1_0_readdata[51] => bar1_0_readdata[51].IN1
bar1_0_readdata[52] => bar1_0_readdata[52].IN1
bar1_0_readdata[53] => bar1_0_readdata[53].IN1
bar1_0_readdata[54] => bar1_0_readdata[54].IN1
bar1_0_readdata[55] => bar1_0_readdata[55].IN1
bar1_0_readdata[56] => bar1_0_readdata[56].IN1
bar1_0_readdata[57] => bar1_0_readdata[57].IN1
bar1_0_readdata[58] => bar1_0_readdata[58].IN1
bar1_0_readdata[59] => bar1_0_readdata[59].IN1
bar1_0_readdata[60] => bar1_0_readdata[60].IN1
bar1_0_readdata[61] => bar1_0_readdata[61].IN1
bar1_0_readdata[62] => bar1_0_readdata[62].IN1
bar1_0_readdata[63] => bar1_0_readdata[63].IN1
bar1_0_writedata[0] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[1] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[2] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[3] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[4] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[5] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[6] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[7] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[8] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[9] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[10] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[11] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[12] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[13] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[14] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[15] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[16] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[17] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[18] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[19] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[20] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[21] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[22] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[23] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[24] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[25] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[26] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[27] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[28] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[29] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[30] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[31] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[32] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[33] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[34] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[35] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[36] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[37] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[38] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[39] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[40] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[41] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[42] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[43] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[44] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[45] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[46] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[47] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[48] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[49] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[50] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[51] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[52] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[53] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[54] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[55] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[56] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[57] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[58] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[59] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[60] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[61] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[62] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_writedata[63] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmWriteData_0_o
bar1_0_burstcount[0] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmBurstCount_0_o
bar1_0_burstcount[1] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmBurstCount_0_o
bar1_0_burstcount[2] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmBurstCount_0_o
bar1_0_burstcount[3] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmBurstCount_0_o
bar1_0_burstcount[4] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmBurstCount_0_o
bar1_0_burstcount[5] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmBurstCount_0_o
bar1_0_burstcount[6] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmBurstCount_0_o
bar1_0_byteenable[0] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmByteEnable_0_o
bar1_0_byteenable[1] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmByteEnable_0_o
bar1_0_byteenable[2] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmByteEnable_0_o
bar1_0_byteenable[3] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmByteEnable_0_o
bar1_0_byteenable[4] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmByteEnable_0_o
bar1_0_byteenable[5] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmByteEnable_0_o
bar1_0_byteenable[6] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmByteEnable_0_o
bar1_0_byteenable[7] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.RxmByteEnable_0_o
cra_chipselect => cra_chipselect.IN1
cra_address[0] => cra_address[0].IN1
cra_address[1] => cra_address[1].IN1
cra_address[2] => cra_address[2].IN1
cra_address[3] => cra_address[3].IN1
cra_address[4] => cra_address[4].IN1
cra_address[5] => cra_address[5].IN1
cra_address[6] => cra_address[6].IN1
cra_address[7] => cra_address[7].IN1
cra_address[8] => cra_address[8].IN1
cra_address[9] => cra_address[9].IN1
cra_address[10] => cra_address[10].IN1
cra_address[11] => cra_address[11].IN1
cra_byteenable[0] => cra_byteenable[0].IN1
cra_byteenable[1] => cra_byteenable[1].IN1
cra_byteenable[2] => cra_byteenable[2].IN1
cra_byteenable[3] => cra_byteenable[3].IN1
cra_read => cra_read.IN1
cra_readdata[0] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[1] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[2] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[3] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[4] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[5] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[6] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[7] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[8] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[9] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[10] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[11] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[12] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[13] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[14] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[15] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[16] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[17] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[18] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[19] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[20] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[21] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[22] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[23] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[24] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[25] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[26] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[27] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[28] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[29] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[30] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_readdata[31] <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraReadData_o
cra_write => cra_write.IN1
cra_writedata[0] => cra_writedata[0].IN1
cra_writedata[1] => cra_writedata[1].IN1
cra_writedata[2] => cra_writedata[2].IN1
cra_writedata[3] => cra_writedata[3].IN1
cra_writedata[4] => cra_writedata[4].IN1
cra_writedata[5] => cra_writedata[5].IN1
cra_writedata[6] => cra_writedata[6].IN1
cra_writedata[7] => cra_writedata[7].IN1
cra_writedata[8] => cra_writedata[8].IN1
cra_writedata[9] => cra_writedata[9].IN1
cra_writedata[10] => cra_writedata[10].IN1
cra_writedata[11] => cra_writedata[11].IN1
cra_writedata[12] => cra_writedata[12].IN1
cra_writedata[13] => cra_writedata[13].IN1
cra_writedata[14] => cra_writedata[14].IN1
cra_writedata[15] => cra_writedata[15].IN1
cra_writedata[16] => cra_writedata[16].IN1
cra_writedata[17] => cra_writedata[17].IN1
cra_writedata[18] => cra_writedata[18].IN1
cra_writedata[19] => cra_writedata[19].IN1
cra_writedata[20] => cra_writedata[20].IN1
cra_writedata[21] => cra_writedata[21].IN1
cra_writedata[22] => cra_writedata[22].IN1
cra_writedata[23] => cra_writedata[23].IN1
cra_writedata[24] => cra_writedata[24].IN1
cra_writedata[25] => cra_writedata[25].IN1
cra_writedata[26] => cra_writedata[26].IN1
cra_writedata[27] => cra_writedata[27].IN1
cra_writedata[28] => cra_writedata[28].IN1
cra_writedata[29] => cra_writedata[29].IN1
cra_writedata[30] => cra_writedata[30].IN1
cra_writedata[31] => cra_writedata[31].IN1
cra_waitrequest <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraWaitRequest_o
cra_irq_irq <= altpcie_hip_pipen1b_qsys:pcie_internal_hip.CraIrq_o
rxm_irq_irq[0] => rxm_irq_irq[0].IN1
rxm_irq_irq[1] => rxm_irq_irq[1].IN1
rxm_irq_irq[2] => rxm_irq_irq[2].IN1
rxm_irq_irq[3] => rxm_irq_irq[3].IN1
rxm_irq_irq[4] => rxm_irq_irq[4].IN1
rxm_irq_irq[5] => rxm_irq_irq[5].IN1
rxm_irq_irq[6] => rxm_irq_irq[6].IN1
rxm_irq_irq[7] => rxm_irq_irq[7].IN1
rxm_irq_irq[8] => rxm_irq_irq[8].IN1
rxm_irq_irq[9] => rxm_irq_irq[9].IN1
rxm_irq_irq[10] => rxm_irq_irq[10].IN1
rxm_irq_irq[11] => rxm_irq_irq[11].IN1
rxm_irq_irq[12] => rxm_irq_irq[12].IN1
rxm_irq_irq[13] => rxm_irq_irq[13].IN1
rxm_irq_irq[14] => rxm_irq_irq[14].IN1
rxm_irq_irq[15] => rxm_irq_irq[15].IN1
rx_in_rx_datain_0 => rx_in_rx_datain_0.IN1
tx_out_tx_dataout_0 <= amm_master_qsys_pcie_hard_ip_0_altgx_internal:altgx_internal.tx_dataout
reconfig_togxb_data[0] => reconfig_togxb_data[0].IN1
reconfig_togxb_data[1] => reconfig_togxb_data[1].IN1
reconfig_togxb_data[2] => reconfig_togxb_data[2].IN1
reconfig_togxb_data[3] => reconfig_togxb_data[3].IN1
reconfig_gxbclk_clk => reconfig_gxbclk_clk.IN1
reconfig_fromgxb_0_data[0] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal:altgx_internal.reconfig_fromgxb
reconfig_fromgxb_0_data[1] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal:altgx_internal.reconfig_fromgxb
reconfig_fromgxb_0_data[2] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal:altgx_internal.reconfig_fromgxb
reconfig_fromgxb_0_data[3] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal:altgx_internal.reconfig_fromgxb
reconfig_fromgxb_0_data[4] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal:altgx_internal.reconfig_fromgxb
fixedclk_clk => fixedclk_clk.IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip
CraIrq_o <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraIrq_o
CraReadData_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[7] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[8] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[9] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[10] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[11] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[12] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[13] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[14] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[15] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[16] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[17] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[18] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[19] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[20] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[21] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[22] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[23] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[24] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[25] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[26] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[27] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[28] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[29] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[30] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraReadData_o[31] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraReadData_o
CraWaitRequest_o <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.CraWaitRequest_o
RxmIrq_i[0] => RxmIrq_i[0].IN1
RxmIrq_i[1] => RxmIrq_i[1].IN1
RxmIrq_i[2] => RxmIrq_i[2].IN1
RxmIrq_i[3] => RxmIrq_i[3].IN1
RxmIrq_i[4] => RxmIrq_i[4].IN1
RxmIrq_i[5] => RxmIrq_i[5].IN1
RxmIrq_i[6] => RxmIrq_i[6].IN1
RxmIrq_i[7] => RxmIrq_i[7].IN1
RxmIrq_i[8] => RxmIrq_i[8].IN1
RxmIrq_i[9] => RxmIrq_i[9].IN1
RxmIrq_i[10] => RxmIrq_i[10].IN1
RxmIrq_i[11] => RxmIrq_i[11].IN1
RxmIrq_i[12] => RxmIrq_i[12].IN1
RxmIrq_i[13] => RxmIrq_i[13].IN1
RxmIrq_i[14] => RxmIrq_i[14].IN1
RxmIrq_i[15] => RxmIrq_i[15].IN1
RxmWrite_0_o <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWrite_0_o
RxmAddress_0_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[7] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[8] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[9] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[10] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[11] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[12] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[13] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[14] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[15] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[16] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[17] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[18] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[19] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[20] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[21] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[22] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[23] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[24] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[25] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[26] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[27] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[28] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[29] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[30] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmAddress_0_o[31] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_0_o
RxmWriteData_0_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[7] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[8] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[9] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[10] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[11] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[12] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[13] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[14] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[15] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[16] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[17] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[18] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[19] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[20] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[21] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[22] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[23] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[24] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[25] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[26] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[27] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[28] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[29] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[30] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[31] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[32] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[33] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[34] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[35] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[36] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[37] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[38] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[39] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[40] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[41] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[42] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[43] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[44] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[45] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[46] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[47] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[48] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[49] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[50] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[51] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[52] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[53] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[54] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[55] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[56] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[57] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[58] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[59] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[60] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[61] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[62] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmWriteData_0_o[63] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_0_o
RxmByteEnable_0_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_0_o
RxmByteEnable_0_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_0_o
RxmByteEnable_0_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_0_o
RxmByteEnable_0_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_0_o
RxmByteEnable_0_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_0_o
RxmByteEnable_0_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_0_o
RxmByteEnable_0_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_0_o
RxmByteEnable_0_o[7] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_0_o
RxmBurstCount_0_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_0_o
RxmBurstCount_0_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_0_o
RxmBurstCount_0_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_0_o
RxmBurstCount_0_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_0_o
RxmBurstCount_0_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_0_o
RxmBurstCount_0_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_0_o
RxmBurstCount_0_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_0_o
RxmWaitRequest_0_i => RxmWaitRequest_0_i.IN1
RxmRead_0_o <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmRead_0_o
RxmReadData_0_i[0] => RxmReadData_0_i[0].IN1
RxmReadData_0_i[1] => RxmReadData_0_i[1].IN1
RxmReadData_0_i[2] => RxmReadData_0_i[2].IN1
RxmReadData_0_i[3] => RxmReadData_0_i[3].IN1
RxmReadData_0_i[4] => RxmReadData_0_i[4].IN1
RxmReadData_0_i[5] => RxmReadData_0_i[5].IN1
RxmReadData_0_i[6] => RxmReadData_0_i[6].IN1
RxmReadData_0_i[7] => RxmReadData_0_i[7].IN1
RxmReadData_0_i[8] => RxmReadData_0_i[8].IN1
RxmReadData_0_i[9] => RxmReadData_0_i[9].IN1
RxmReadData_0_i[10] => RxmReadData_0_i[10].IN1
RxmReadData_0_i[11] => RxmReadData_0_i[11].IN1
RxmReadData_0_i[12] => RxmReadData_0_i[12].IN1
RxmReadData_0_i[13] => RxmReadData_0_i[13].IN1
RxmReadData_0_i[14] => RxmReadData_0_i[14].IN1
RxmReadData_0_i[15] => RxmReadData_0_i[15].IN1
RxmReadData_0_i[16] => RxmReadData_0_i[16].IN1
RxmReadData_0_i[17] => RxmReadData_0_i[17].IN1
RxmReadData_0_i[18] => RxmReadData_0_i[18].IN1
RxmReadData_0_i[19] => RxmReadData_0_i[19].IN1
RxmReadData_0_i[20] => RxmReadData_0_i[20].IN1
RxmReadData_0_i[21] => RxmReadData_0_i[21].IN1
RxmReadData_0_i[22] => RxmReadData_0_i[22].IN1
RxmReadData_0_i[23] => RxmReadData_0_i[23].IN1
RxmReadData_0_i[24] => RxmReadData_0_i[24].IN1
RxmReadData_0_i[25] => RxmReadData_0_i[25].IN1
RxmReadData_0_i[26] => RxmReadData_0_i[26].IN1
RxmReadData_0_i[27] => RxmReadData_0_i[27].IN1
RxmReadData_0_i[28] => RxmReadData_0_i[28].IN1
RxmReadData_0_i[29] => RxmReadData_0_i[29].IN1
RxmReadData_0_i[30] => RxmReadData_0_i[30].IN1
RxmReadData_0_i[31] => RxmReadData_0_i[31].IN1
RxmReadData_0_i[32] => RxmReadData_0_i[32].IN1
RxmReadData_0_i[33] => RxmReadData_0_i[33].IN1
RxmReadData_0_i[34] => RxmReadData_0_i[34].IN1
RxmReadData_0_i[35] => RxmReadData_0_i[35].IN1
RxmReadData_0_i[36] => RxmReadData_0_i[36].IN1
RxmReadData_0_i[37] => RxmReadData_0_i[37].IN1
RxmReadData_0_i[38] => RxmReadData_0_i[38].IN1
RxmReadData_0_i[39] => RxmReadData_0_i[39].IN1
RxmReadData_0_i[40] => RxmReadData_0_i[40].IN1
RxmReadData_0_i[41] => RxmReadData_0_i[41].IN1
RxmReadData_0_i[42] => RxmReadData_0_i[42].IN1
RxmReadData_0_i[43] => RxmReadData_0_i[43].IN1
RxmReadData_0_i[44] => RxmReadData_0_i[44].IN1
RxmReadData_0_i[45] => RxmReadData_0_i[45].IN1
RxmReadData_0_i[46] => RxmReadData_0_i[46].IN1
RxmReadData_0_i[47] => RxmReadData_0_i[47].IN1
RxmReadData_0_i[48] => RxmReadData_0_i[48].IN1
RxmReadData_0_i[49] => RxmReadData_0_i[49].IN1
RxmReadData_0_i[50] => RxmReadData_0_i[50].IN1
RxmReadData_0_i[51] => RxmReadData_0_i[51].IN1
RxmReadData_0_i[52] => RxmReadData_0_i[52].IN1
RxmReadData_0_i[53] => RxmReadData_0_i[53].IN1
RxmReadData_0_i[54] => RxmReadData_0_i[54].IN1
RxmReadData_0_i[55] => RxmReadData_0_i[55].IN1
RxmReadData_0_i[56] => RxmReadData_0_i[56].IN1
RxmReadData_0_i[57] => RxmReadData_0_i[57].IN1
RxmReadData_0_i[58] => RxmReadData_0_i[58].IN1
RxmReadData_0_i[59] => RxmReadData_0_i[59].IN1
RxmReadData_0_i[60] => RxmReadData_0_i[60].IN1
RxmReadData_0_i[61] => RxmReadData_0_i[61].IN1
RxmReadData_0_i[62] => RxmReadData_0_i[62].IN1
RxmReadData_0_i[63] => RxmReadData_0_i[63].IN1
RxmReadDataValid_0_i => RxmReadDataValid_0_i.IN1
RxmWrite_1_o <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWrite_1_o
RxmAddress_1_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[7] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[8] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[9] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[10] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[11] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[12] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[13] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[14] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[15] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[16] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[17] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[18] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[19] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[20] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[21] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[22] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[23] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[24] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[25] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[26] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[27] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[28] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[29] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[30] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmAddress_1_o[31] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_1_o
RxmWriteData_1_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[7] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[8] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[9] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[10] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[11] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[12] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[13] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[14] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[15] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[16] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[17] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[18] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[19] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[20] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[21] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[22] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[23] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[24] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[25] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[26] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[27] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[28] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[29] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[30] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[31] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[32] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[33] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[34] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[35] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[36] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[37] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[38] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[39] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[40] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[41] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[42] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[43] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[44] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[45] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[46] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[47] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[48] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[49] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[50] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[51] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[52] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[53] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[54] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[55] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[56] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[57] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[58] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[59] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[60] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[61] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[62] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmWriteData_1_o[63] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_1_o
RxmByteEnable_1_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_1_o
RxmByteEnable_1_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_1_o
RxmByteEnable_1_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_1_o
RxmByteEnable_1_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_1_o
RxmByteEnable_1_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_1_o
RxmByteEnable_1_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_1_o
RxmByteEnable_1_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_1_o
RxmByteEnable_1_o[7] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_1_o
RxmBurstCount_1_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_1_o
RxmBurstCount_1_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_1_o
RxmBurstCount_1_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_1_o
RxmBurstCount_1_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_1_o
RxmBurstCount_1_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_1_o
RxmBurstCount_1_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_1_o
RxmBurstCount_1_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_1_o
RxmWaitRequest_1_i => RxmWaitRequest_1_i.IN1
RxmRead_1_o <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmRead_1_o
RxmReadData_1_i[0] => RxmReadData_1_i[0].IN1
RxmReadData_1_i[1] => RxmReadData_1_i[1].IN1
RxmReadData_1_i[2] => RxmReadData_1_i[2].IN1
RxmReadData_1_i[3] => RxmReadData_1_i[3].IN1
RxmReadData_1_i[4] => RxmReadData_1_i[4].IN1
RxmReadData_1_i[5] => RxmReadData_1_i[5].IN1
RxmReadData_1_i[6] => RxmReadData_1_i[6].IN1
RxmReadData_1_i[7] => RxmReadData_1_i[7].IN1
RxmReadData_1_i[8] => RxmReadData_1_i[8].IN1
RxmReadData_1_i[9] => RxmReadData_1_i[9].IN1
RxmReadData_1_i[10] => RxmReadData_1_i[10].IN1
RxmReadData_1_i[11] => RxmReadData_1_i[11].IN1
RxmReadData_1_i[12] => RxmReadData_1_i[12].IN1
RxmReadData_1_i[13] => RxmReadData_1_i[13].IN1
RxmReadData_1_i[14] => RxmReadData_1_i[14].IN1
RxmReadData_1_i[15] => RxmReadData_1_i[15].IN1
RxmReadData_1_i[16] => RxmReadData_1_i[16].IN1
RxmReadData_1_i[17] => RxmReadData_1_i[17].IN1
RxmReadData_1_i[18] => RxmReadData_1_i[18].IN1
RxmReadData_1_i[19] => RxmReadData_1_i[19].IN1
RxmReadData_1_i[20] => RxmReadData_1_i[20].IN1
RxmReadData_1_i[21] => RxmReadData_1_i[21].IN1
RxmReadData_1_i[22] => RxmReadData_1_i[22].IN1
RxmReadData_1_i[23] => RxmReadData_1_i[23].IN1
RxmReadData_1_i[24] => RxmReadData_1_i[24].IN1
RxmReadData_1_i[25] => RxmReadData_1_i[25].IN1
RxmReadData_1_i[26] => RxmReadData_1_i[26].IN1
RxmReadData_1_i[27] => RxmReadData_1_i[27].IN1
RxmReadData_1_i[28] => RxmReadData_1_i[28].IN1
RxmReadData_1_i[29] => RxmReadData_1_i[29].IN1
RxmReadData_1_i[30] => RxmReadData_1_i[30].IN1
RxmReadData_1_i[31] => RxmReadData_1_i[31].IN1
RxmReadData_1_i[32] => RxmReadData_1_i[32].IN1
RxmReadData_1_i[33] => RxmReadData_1_i[33].IN1
RxmReadData_1_i[34] => RxmReadData_1_i[34].IN1
RxmReadData_1_i[35] => RxmReadData_1_i[35].IN1
RxmReadData_1_i[36] => RxmReadData_1_i[36].IN1
RxmReadData_1_i[37] => RxmReadData_1_i[37].IN1
RxmReadData_1_i[38] => RxmReadData_1_i[38].IN1
RxmReadData_1_i[39] => RxmReadData_1_i[39].IN1
RxmReadData_1_i[40] => RxmReadData_1_i[40].IN1
RxmReadData_1_i[41] => RxmReadData_1_i[41].IN1
RxmReadData_1_i[42] => RxmReadData_1_i[42].IN1
RxmReadData_1_i[43] => RxmReadData_1_i[43].IN1
RxmReadData_1_i[44] => RxmReadData_1_i[44].IN1
RxmReadData_1_i[45] => RxmReadData_1_i[45].IN1
RxmReadData_1_i[46] => RxmReadData_1_i[46].IN1
RxmReadData_1_i[47] => RxmReadData_1_i[47].IN1
RxmReadData_1_i[48] => RxmReadData_1_i[48].IN1
RxmReadData_1_i[49] => RxmReadData_1_i[49].IN1
RxmReadData_1_i[50] => RxmReadData_1_i[50].IN1
RxmReadData_1_i[51] => RxmReadData_1_i[51].IN1
RxmReadData_1_i[52] => RxmReadData_1_i[52].IN1
RxmReadData_1_i[53] => RxmReadData_1_i[53].IN1
RxmReadData_1_i[54] => RxmReadData_1_i[54].IN1
RxmReadData_1_i[55] => RxmReadData_1_i[55].IN1
RxmReadData_1_i[56] => RxmReadData_1_i[56].IN1
RxmReadData_1_i[57] => RxmReadData_1_i[57].IN1
RxmReadData_1_i[58] => RxmReadData_1_i[58].IN1
RxmReadData_1_i[59] => RxmReadData_1_i[59].IN1
RxmReadData_1_i[60] => RxmReadData_1_i[60].IN1
RxmReadData_1_i[61] => RxmReadData_1_i[61].IN1
RxmReadData_1_i[62] => RxmReadData_1_i[62].IN1
RxmReadData_1_i[63] => RxmReadData_1_i[63].IN1
RxmReadDataValid_1_i => RxmReadDataValid_1_i.IN1
RxmWrite_2_o <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWrite_2_o
RxmAddress_2_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[7] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[8] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[9] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[10] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[11] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[12] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[13] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[14] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[15] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[16] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[17] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[18] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[19] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[20] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[21] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[22] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[23] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[24] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[25] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[26] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[27] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[28] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[29] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[30] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmAddress_2_o[31] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_2_o
RxmWriteData_2_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[7] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[8] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[9] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[10] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[11] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[12] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[13] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[14] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[15] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[16] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[17] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[18] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[19] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[20] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[21] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[22] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[23] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[24] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[25] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[26] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[27] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[28] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[29] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[30] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[31] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[32] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[33] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[34] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[35] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[36] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[37] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[38] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[39] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[40] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[41] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[42] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[43] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[44] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[45] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[46] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[47] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[48] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[49] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[50] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[51] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[52] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[53] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[54] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[55] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[56] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[57] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[58] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[59] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[60] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[61] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[62] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmWriteData_2_o[63] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_2_o
RxmByteEnable_2_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_2_o
RxmByteEnable_2_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_2_o
RxmByteEnable_2_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_2_o
RxmByteEnable_2_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_2_o
RxmByteEnable_2_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_2_o
RxmByteEnable_2_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_2_o
RxmByteEnable_2_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_2_o
RxmByteEnable_2_o[7] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_2_o
RxmBurstCount_2_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_2_o
RxmBurstCount_2_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_2_o
RxmBurstCount_2_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_2_o
RxmBurstCount_2_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_2_o
RxmBurstCount_2_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_2_o
RxmBurstCount_2_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_2_o
RxmBurstCount_2_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_2_o
RxmWaitRequest_2_i => RxmWaitRequest_2_i.IN1
RxmRead_2_o <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmRead_2_o
RxmReadData_2_i[0] => RxmReadData_2_i[0].IN1
RxmReadData_2_i[1] => RxmReadData_2_i[1].IN1
RxmReadData_2_i[2] => RxmReadData_2_i[2].IN1
RxmReadData_2_i[3] => RxmReadData_2_i[3].IN1
RxmReadData_2_i[4] => RxmReadData_2_i[4].IN1
RxmReadData_2_i[5] => RxmReadData_2_i[5].IN1
RxmReadData_2_i[6] => RxmReadData_2_i[6].IN1
RxmReadData_2_i[7] => RxmReadData_2_i[7].IN1
RxmReadData_2_i[8] => RxmReadData_2_i[8].IN1
RxmReadData_2_i[9] => RxmReadData_2_i[9].IN1
RxmReadData_2_i[10] => RxmReadData_2_i[10].IN1
RxmReadData_2_i[11] => RxmReadData_2_i[11].IN1
RxmReadData_2_i[12] => RxmReadData_2_i[12].IN1
RxmReadData_2_i[13] => RxmReadData_2_i[13].IN1
RxmReadData_2_i[14] => RxmReadData_2_i[14].IN1
RxmReadData_2_i[15] => RxmReadData_2_i[15].IN1
RxmReadData_2_i[16] => RxmReadData_2_i[16].IN1
RxmReadData_2_i[17] => RxmReadData_2_i[17].IN1
RxmReadData_2_i[18] => RxmReadData_2_i[18].IN1
RxmReadData_2_i[19] => RxmReadData_2_i[19].IN1
RxmReadData_2_i[20] => RxmReadData_2_i[20].IN1
RxmReadData_2_i[21] => RxmReadData_2_i[21].IN1
RxmReadData_2_i[22] => RxmReadData_2_i[22].IN1
RxmReadData_2_i[23] => RxmReadData_2_i[23].IN1
RxmReadData_2_i[24] => RxmReadData_2_i[24].IN1
RxmReadData_2_i[25] => RxmReadData_2_i[25].IN1
RxmReadData_2_i[26] => RxmReadData_2_i[26].IN1
RxmReadData_2_i[27] => RxmReadData_2_i[27].IN1
RxmReadData_2_i[28] => RxmReadData_2_i[28].IN1
RxmReadData_2_i[29] => RxmReadData_2_i[29].IN1
RxmReadData_2_i[30] => RxmReadData_2_i[30].IN1
RxmReadData_2_i[31] => RxmReadData_2_i[31].IN1
RxmReadData_2_i[32] => RxmReadData_2_i[32].IN1
RxmReadData_2_i[33] => RxmReadData_2_i[33].IN1
RxmReadData_2_i[34] => RxmReadData_2_i[34].IN1
RxmReadData_2_i[35] => RxmReadData_2_i[35].IN1
RxmReadData_2_i[36] => RxmReadData_2_i[36].IN1
RxmReadData_2_i[37] => RxmReadData_2_i[37].IN1
RxmReadData_2_i[38] => RxmReadData_2_i[38].IN1
RxmReadData_2_i[39] => RxmReadData_2_i[39].IN1
RxmReadData_2_i[40] => RxmReadData_2_i[40].IN1
RxmReadData_2_i[41] => RxmReadData_2_i[41].IN1
RxmReadData_2_i[42] => RxmReadData_2_i[42].IN1
RxmReadData_2_i[43] => RxmReadData_2_i[43].IN1
RxmReadData_2_i[44] => RxmReadData_2_i[44].IN1
RxmReadData_2_i[45] => RxmReadData_2_i[45].IN1
RxmReadData_2_i[46] => RxmReadData_2_i[46].IN1
RxmReadData_2_i[47] => RxmReadData_2_i[47].IN1
RxmReadData_2_i[48] => RxmReadData_2_i[48].IN1
RxmReadData_2_i[49] => RxmReadData_2_i[49].IN1
RxmReadData_2_i[50] => RxmReadData_2_i[50].IN1
RxmReadData_2_i[51] => RxmReadData_2_i[51].IN1
RxmReadData_2_i[52] => RxmReadData_2_i[52].IN1
RxmReadData_2_i[53] => RxmReadData_2_i[53].IN1
RxmReadData_2_i[54] => RxmReadData_2_i[54].IN1
RxmReadData_2_i[55] => RxmReadData_2_i[55].IN1
RxmReadData_2_i[56] => RxmReadData_2_i[56].IN1
RxmReadData_2_i[57] => RxmReadData_2_i[57].IN1
RxmReadData_2_i[58] => RxmReadData_2_i[58].IN1
RxmReadData_2_i[59] => RxmReadData_2_i[59].IN1
RxmReadData_2_i[60] => RxmReadData_2_i[60].IN1
RxmReadData_2_i[61] => RxmReadData_2_i[61].IN1
RxmReadData_2_i[62] => RxmReadData_2_i[62].IN1
RxmReadData_2_i[63] => RxmReadData_2_i[63].IN1
RxmReadDataValid_2_i => RxmReadDataValid_2_i.IN1
RxmWrite_3_o <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWrite_3_o
RxmAddress_3_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[7] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[8] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[9] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[10] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[11] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[12] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[13] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[14] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[15] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[16] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[17] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[18] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[19] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[20] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[21] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[22] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[23] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[24] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[25] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[26] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[27] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[28] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[29] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[30] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmAddress_3_o[31] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_3_o
RxmWriteData_3_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[7] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[8] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[9] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[10] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[11] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[12] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[13] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[14] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[15] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[16] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[17] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[18] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[19] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[20] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[21] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[22] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[23] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[24] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[25] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[26] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[27] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[28] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[29] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[30] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[31] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[32] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[33] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[34] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[35] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[36] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[37] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[38] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[39] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[40] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[41] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[42] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[43] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[44] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[45] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[46] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[47] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[48] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[49] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[50] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[51] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[52] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[53] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[54] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[55] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[56] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[57] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[58] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[59] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[60] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[61] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[62] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmWriteData_3_o[63] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_3_o
RxmByteEnable_3_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_3_o
RxmByteEnable_3_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_3_o
RxmByteEnable_3_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_3_o
RxmByteEnable_3_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_3_o
RxmByteEnable_3_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_3_o
RxmByteEnable_3_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_3_o
RxmByteEnable_3_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_3_o
RxmByteEnable_3_o[7] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_3_o
RxmBurstCount_3_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_3_o
RxmBurstCount_3_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_3_o
RxmBurstCount_3_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_3_o
RxmBurstCount_3_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_3_o
RxmBurstCount_3_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_3_o
RxmBurstCount_3_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_3_o
RxmBurstCount_3_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_3_o
RxmWaitRequest_3_i => RxmWaitRequest_3_i.IN1
RxmRead_3_o <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmRead_3_o
RxmReadData_3_i[0] => RxmReadData_3_i[0].IN1
RxmReadData_3_i[1] => RxmReadData_3_i[1].IN1
RxmReadData_3_i[2] => RxmReadData_3_i[2].IN1
RxmReadData_3_i[3] => RxmReadData_3_i[3].IN1
RxmReadData_3_i[4] => RxmReadData_3_i[4].IN1
RxmReadData_3_i[5] => RxmReadData_3_i[5].IN1
RxmReadData_3_i[6] => RxmReadData_3_i[6].IN1
RxmReadData_3_i[7] => RxmReadData_3_i[7].IN1
RxmReadData_3_i[8] => RxmReadData_3_i[8].IN1
RxmReadData_3_i[9] => RxmReadData_3_i[9].IN1
RxmReadData_3_i[10] => RxmReadData_3_i[10].IN1
RxmReadData_3_i[11] => RxmReadData_3_i[11].IN1
RxmReadData_3_i[12] => RxmReadData_3_i[12].IN1
RxmReadData_3_i[13] => RxmReadData_3_i[13].IN1
RxmReadData_3_i[14] => RxmReadData_3_i[14].IN1
RxmReadData_3_i[15] => RxmReadData_3_i[15].IN1
RxmReadData_3_i[16] => RxmReadData_3_i[16].IN1
RxmReadData_3_i[17] => RxmReadData_3_i[17].IN1
RxmReadData_3_i[18] => RxmReadData_3_i[18].IN1
RxmReadData_3_i[19] => RxmReadData_3_i[19].IN1
RxmReadData_3_i[20] => RxmReadData_3_i[20].IN1
RxmReadData_3_i[21] => RxmReadData_3_i[21].IN1
RxmReadData_3_i[22] => RxmReadData_3_i[22].IN1
RxmReadData_3_i[23] => RxmReadData_3_i[23].IN1
RxmReadData_3_i[24] => RxmReadData_3_i[24].IN1
RxmReadData_3_i[25] => RxmReadData_3_i[25].IN1
RxmReadData_3_i[26] => RxmReadData_3_i[26].IN1
RxmReadData_3_i[27] => RxmReadData_3_i[27].IN1
RxmReadData_3_i[28] => RxmReadData_3_i[28].IN1
RxmReadData_3_i[29] => RxmReadData_3_i[29].IN1
RxmReadData_3_i[30] => RxmReadData_3_i[30].IN1
RxmReadData_3_i[31] => RxmReadData_3_i[31].IN1
RxmReadData_3_i[32] => RxmReadData_3_i[32].IN1
RxmReadData_3_i[33] => RxmReadData_3_i[33].IN1
RxmReadData_3_i[34] => RxmReadData_3_i[34].IN1
RxmReadData_3_i[35] => RxmReadData_3_i[35].IN1
RxmReadData_3_i[36] => RxmReadData_3_i[36].IN1
RxmReadData_3_i[37] => RxmReadData_3_i[37].IN1
RxmReadData_3_i[38] => RxmReadData_3_i[38].IN1
RxmReadData_3_i[39] => RxmReadData_3_i[39].IN1
RxmReadData_3_i[40] => RxmReadData_3_i[40].IN1
RxmReadData_3_i[41] => RxmReadData_3_i[41].IN1
RxmReadData_3_i[42] => RxmReadData_3_i[42].IN1
RxmReadData_3_i[43] => RxmReadData_3_i[43].IN1
RxmReadData_3_i[44] => RxmReadData_3_i[44].IN1
RxmReadData_3_i[45] => RxmReadData_3_i[45].IN1
RxmReadData_3_i[46] => RxmReadData_3_i[46].IN1
RxmReadData_3_i[47] => RxmReadData_3_i[47].IN1
RxmReadData_3_i[48] => RxmReadData_3_i[48].IN1
RxmReadData_3_i[49] => RxmReadData_3_i[49].IN1
RxmReadData_3_i[50] => RxmReadData_3_i[50].IN1
RxmReadData_3_i[51] => RxmReadData_3_i[51].IN1
RxmReadData_3_i[52] => RxmReadData_3_i[52].IN1
RxmReadData_3_i[53] => RxmReadData_3_i[53].IN1
RxmReadData_3_i[54] => RxmReadData_3_i[54].IN1
RxmReadData_3_i[55] => RxmReadData_3_i[55].IN1
RxmReadData_3_i[56] => RxmReadData_3_i[56].IN1
RxmReadData_3_i[57] => RxmReadData_3_i[57].IN1
RxmReadData_3_i[58] => RxmReadData_3_i[58].IN1
RxmReadData_3_i[59] => RxmReadData_3_i[59].IN1
RxmReadData_3_i[60] => RxmReadData_3_i[60].IN1
RxmReadData_3_i[61] => RxmReadData_3_i[61].IN1
RxmReadData_3_i[62] => RxmReadData_3_i[62].IN1
RxmReadData_3_i[63] => RxmReadData_3_i[63].IN1
RxmReadDataValid_3_i => RxmReadDataValid_3_i.IN1
RxmWrite_4_o <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWrite_4_o
RxmAddress_4_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[7] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[8] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[9] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[10] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[11] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[12] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[13] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[14] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[15] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[16] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[17] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[18] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[19] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[20] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[21] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[22] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[23] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[24] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[25] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[26] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[27] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[28] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[29] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[30] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmAddress_4_o[31] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_4_o
RxmWriteData_4_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[7] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[8] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[9] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[10] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[11] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[12] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[13] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[14] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[15] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[16] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[17] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[18] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[19] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[20] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[21] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[22] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[23] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[24] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[25] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[26] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[27] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[28] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[29] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[30] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[31] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[32] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[33] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[34] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[35] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[36] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[37] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[38] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[39] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[40] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[41] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[42] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[43] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[44] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[45] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[46] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[47] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[48] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[49] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[50] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[51] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[52] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[53] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[54] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[55] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[56] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[57] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[58] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[59] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[60] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[61] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[62] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmWriteData_4_o[63] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_4_o
RxmByteEnable_4_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_4_o
RxmByteEnable_4_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_4_o
RxmByteEnable_4_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_4_o
RxmByteEnable_4_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_4_o
RxmByteEnable_4_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_4_o
RxmByteEnable_4_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_4_o
RxmByteEnable_4_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_4_o
RxmByteEnable_4_o[7] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_4_o
RxmBurstCount_4_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_4_o
RxmBurstCount_4_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_4_o
RxmBurstCount_4_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_4_o
RxmBurstCount_4_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_4_o
RxmBurstCount_4_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_4_o
RxmBurstCount_4_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_4_o
RxmBurstCount_4_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_4_o
RxmWaitRequest_4_i => RxmWaitRequest_4_i.IN1
RxmRead_4_o <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmRead_4_o
RxmReadData_4_i[0] => RxmReadData_4_i[0].IN1
RxmReadData_4_i[1] => RxmReadData_4_i[1].IN1
RxmReadData_4_i[2] => RxmReadData_4_i[2].IN1
RxmReadData_4_i[3] => RxmReadData_4_i[3].IN1
RxmReadData_4_i[4] => RxmReadData_4_i[4].IN1
RxmReadData_4_i[5] => RxmReadData_4_i[5].IN1
RxmReadData_4_i[6] => RxmReadData_4_i[6].IN1
RxmReadData_4_i[7] => RxmReadData_4_i[7].IN1
RxmReadData_4_i[8] => RxmReadData_4_i[8].IN1
RxmReadData_4_i[9] => RxmReadData_4_i[9].IN1
RxmReadData_4_i[10] => RxmReadData_4_i[10].IN1
RxmReadData_4_i[11] => RxmReadData_4_i[11].IN1
RxmReadData_4_i[12] => RxmReadData_4_i[12].IN1
RxmReadData_4_i[13] => RxmReadData_4_i[13].IN1
RxmReadData_4_i[14] => RxmReadData_4_i[14].IN1
RxmReadData_4_i[15] => RxmReadData_4_i[15].IN1
RxmReadData_4_i[16] => RxmReadData_4_i[16].IN1
RxmReadData_4_i[17] => RxmReadData_4_i[17].IN1
RxmReadData_4_i[18] => RxmReadData_4_i[18].IN1
RxmReadData_4_i[19] => RxmReadData_4_i[19].IN1
RxmReadData_4_i[20] => RxmReadData_4_i[20].IN1
RxmReadData_4_i[21] => RxmReadData_4_i[21].IN1
RxmReadData_4_i[22] => RxmReadData_4_i[22].IN1
RxmReadData_4_i[23] => RxmReadData_4_i[23].IN1
RxmReadData_4_i[24] => RxmReadData_4_i[24].IN1
RxmReadData_4_i[25] => RxmReadData_4_i[25].IN1
RxmReadData_4_i[26] => RxmReadData_4_i[26].IN1
RxmReadData_4_i[27] => RxmReadData_4_i[27].IN1
RxmReadData_4_i[28] => RxmReadData_4_i[28].IN1
RxmReadData_4_i[29] => RxmReadData_4_i[29].IN1
RxmReadData_4_i[30] => RxmReadData_4_i[30].IN1
RxmReadData_4_i[31] => RxmReadData_4_i[31].IN1
RxmReadData_4_i[32] => RxmReadData_4_i[32].IN1
RxmReadData_4_i[33] => RxmReadData_4_i[33].IN1
RxmReadData_4_i[34] => RxmReadData_4_i[34].IN1
RxmReadData_4_i[35] => RxmReadData_4_i[35].IN1
RxmReadData_4_i[36] => RxmReadData_4_i[36].IN1
RxmReadData_4_i[37] => RxmReadData_4_i[37].IN1
RxmReadData_4_i[38] => RxmReadData_4_i[38].IN1
RxmReadData_4_i[39] => RxmReadData_4_i[39].IN1
RxmReadData_4_i[40] => RxmReadData_4_i[40].IN1
RxmReadData_4_i[41] => RxmReadData_4_i[41].IN1
RxmReadData_4_i[42] => RxmReadData_4_i[42].IN1
RxmReadData_4_i[43] => RxmReadData_4_i[43].IN1
RxmReadData_4_i[44] => RxmReadData_4_i[44].IN1
RxmReadData_4_i[45] => RxmReadData_4_i[45].IN1
RxmReadData_4_i[46] => RxmReadData_4_i[46].IN1
RxmReadData_4_i[47] => RxmReadData_4_i[47].IN1
RxmReadData_4_i[48] => RxmReadData_4_i[48].IN1
RxmReadData_4_i[49] => RxmReadData_4_i[49].IN1
RxmReadData_4_i[50] => RxmReadData_4_i[50].IN1
RxmReadData_4_i[51] => RxmReadData_4_i[51].IN1
RxmReadData_4_i[52] => RxmReadData_4_i[52].IN1
RxmReadData_4_i[53] => RxmReadData_4_i[53].IN1
RxmReadData_4_i[54] => RxmReadData_4_i[54].IN1
RxmReadData_4_i[55] => RxmReadData_4_i[55].IN1
RxmReadData_4_i[56] => RxmReadData_4_i[56].IN1
RxmReadData_4_i[57] => RxmReadData_4_i[57].IN1
RxmReadData_4_i[58] => RxmReadData_4_i[58].IN1
RxmReadData_4_i[59] => RxmReadData_4_i[59].IN1
RxmReadData_4_i[60] => RxmReadData_4_i[60].IN1
RxmReadData_4_i[61] => RxmReadData_4_i[61].IN1
RxmReadData_4_i[62] => RxmReadData_4_i[62].IN1
RxmReadData_4_i[63] => RxmReadData_4_i[63].IN1
RxmReadDataValid_4_i => RxmReadDataValid_4_i.IN1
RxmWrite_5_o <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWrite_5_o
RxmAddress_5_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[7] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[8] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[9] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[10] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[11] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[12] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[13] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[14] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[15] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[16] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[17] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[18] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[19] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[20] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[21] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[22] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[23] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[24] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[25] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[26] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[27] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[28] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[29] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[30] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmAddress_5_o[31] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmAddress_5_o
RxmWriteData_5_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[7] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[8] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[9] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[10] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[11] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[12] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[13] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[14] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[15] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[16] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[17] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[18] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[19] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[20] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[21] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[22] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[23] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[24] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[25] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[26] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[27] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[28] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[29] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[30] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[31] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[32] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[33] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[34] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[35] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[36] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[37] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[38] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[39] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[40] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[41] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[42] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[43] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[44] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[45] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[46] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[47] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[48] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[49] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[50] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[51] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[52] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[53] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[54] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[55] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[56] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[57] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[58] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[59] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[60] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[61] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[62] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmWriteData_5_o[63] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmWriteData_5_o
RxmByteEnable_5_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_5_o
RxmByteEnable_5_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_5_o
RxmByteEnable_5_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_5_o
RxmByteEnable_5_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_5_o
RxmByteEnable_5_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_5_o
RxmByteEnable_5_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_5_o
RxmByteEnable_5_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_5_o
RxmByteEnable_5_o[7] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmByteEnable_5_o
RxmBurstCount_5_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_5_o
RxmBurstCount_5_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_5_o
RxmBurstCount_5_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_5_o
RxmBurstCount_5_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_5_o
RxmBurstCount_5_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_5_o
RxmBurstCount_5_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_5_o
RxmBurstCount_5_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmBurstCount_5_o
RxmWaitRequest_5_i => RxmWaitRequest_5_i.IN1
RxmRead_5_o <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.RxmRead_5_o
RxmReadData_5_i[0] => RxmReadData_5_i[0].IN1
RxmReadData_5_i[1] => RxmReadData_5_i[1].IN1
RxmReadData_5_i[2] => RxmReadData_5_i[2].IN1
RxmReadData_5_i[3] => RxmReadData_5_i[3].IN1
RxmReadData_5_i[4] => RxmReadData_5_i[4].IN1
RxmReadData_5_i[5] => RxmReadData_5_i[5].IN1
RxmReadData_5_i[6] => RxmReadData_5_i[6].IN1
RxmReadData_5_i[7] => RxmReadData_5_i[7].IN1
RxmReadData_5_i[8] => RxmReadData_5_i[8].IN1
RxmReadData_5_i[9] => RxmReadData_5_i[9].IN1
RxmReadData_5_i[10] => RxmReadData_5_i[10].IN1
RxmReadData_5_i[11] => RxmReadData_5_i[11].IN1
RxmReadData_5_i[12] => RxmReadData_5_i[12].IN1
RxmReadData_5_i[13] => RxmReadData_5_i[13].IN1
RxmReadData_5_i[14] => RxmReadData_5_i[14].IN1
RxmReadData_5_i[15] => RxmReadData_5_i[15].IN1
RxmReadData_5_i[16] => RxmReadData_5_i[16].IN1
RxmReadData_5_i[17] => RxmReadData_5_i[17].IN1
RxmReadData_5_i[18] => RxmReadData_5_i[18].IN1
RxmReadData_5_i[19] => RxmReadData_5_i[19].IN1
RxmReadData_5_i[20] => RxmReadData_5_i[20].IN1
RxmReadData_5_i[21] => RxmReadData_5_i[21].IN1
RxmReadData_5_i[22] => RxmReadData_5_i[22].IN1
RxmReadData_5_i[23] => RxmReadData_5_i[23].IN1
RxmReadData_5_i[24] => RxmReadData_5_i[24].IN1
RxmReadData_5_i[25] => RxmReadData_5_i[25].IN1
RxmReadData_5_i[26] => RxmReadData_5_i[26].IN1
RxmReadData_5_i[27] => RxmReadData_5_i[27].IN1
RxmReadData_5_i[28] => RxmReadData_5_i[28].IN1
RxmReadData_5_i[29] => RxmReadData_5_i[29].IN1
RxmReadData_5_i[30] => RxmReadData_5_i[30].IN1
RxmReadData_5_i[31] => RxmReadData_5_i[31].IN1
RxmReadData_5_i[32] => RxmReadData_5_i[32].IN1
RxmReadData_5_i[33] => RxmReadData_5_i[33].IN1
RxmReadData_5_i[34] => RxmReadData_5_i[34].IN1
RxmReadData_5_i[35] => RxmReadData_5_i[35].IN1
RxmReadData_5_i[36] => RxmReadData_5_i[36].IN1
RxmReadData_5_i[37] => RxmReadData_5_i[37].IN1
RxmReadData_5_i[38] => RxmReadData_5_i[38].IN1
RxmReadData_5_i[39] => RxmReadData_5_i[39].IN1
RxmReadData_5_i[40] => RxmReadData_5_i[40].IN1
RxmReadData_5_i[41] => RxmReadData_5_i[41].IN1
RxmReadData_5_i[42] => RxmReadData_5_i[42].IN1
RxmReadData_5_i[43] => RxmReadData_5_i[43].IN1
RxmReadData_5_i[44] => RxmReadData_5_i[44].IN1
RxmReadData_5_i[45] => RxmReadData_5_i[45].IN1
RxmReadData_5_i[46] => RxmReadData_5_i[46].IN1
RxmReadData_5_i[47] => RxmReadData_5_i[47].IN1
RxmReadData_5_i[48] => RxmReadData_5_i[48].IN1
RxmReadData_5_i[49] => RxmReadData_5_i[49].IN1
RxmReadData_5_i[50] => RxmReadData_5_i[50].IN1
RxmReadData_5_i[51] => RxmReadData_5_i[51].IN1
RxmReadData_5_i[52] => RxmReadData_5_i[52].IN1
RxmReadData_5_i[53] => RxmReadData_5_i[53].IN1
RxmReadData_5_i[54] => RxmReadData_5_i[54].IN1
RxmReadData_5_i[55] => RxmReadData_5_i[55].IN1
RxmReadData_5_i[56] => RxmReadData_5_i[56].IN1
RxmReadData_5_i[57] => RxmReadData_5_i[57].IN1
RxmReadData_5_i[58] => RxmReadData_5_i[58].IN1
RxmReadData_5_i[59] => RxmReadData_5_i[59].IN1
RxmReadData_5_i[60] => RxmReadData_5_i[60].IN1
RxmReadData_5_i[61] => RxmReadData_5_i[61].IN1
RxmReadData_5_i[62] => RxmReadData_5_i[62].IN1
RxmReadData_5_i[63] => RxmReadData_5_i[63].IN1
RxmReadDataValid_5_i => RxmReadDataValid_5_i.IN1
RxmWrite_6_o <= <GND>
RxmAddress_6_o[0] <= <GND>
RxmAddress_6_o[1] <= <GND>
RxmAddress_6_o[2] <= <GND>
RxmAddress_6_o[3] <= <GND>
RxmAddress_6_o[4] <= <GND>
RxmAddress_6_o[5] <= <GND>
RxmAddress_6_o[6] <= <GND>
RxmAddress_6_o[7] <= <GND>
RxmAddress_6_o[8] <= <GND>
RxmAddress_6_o[9] <= <GND>
RxmAddress_6_o[10] <= <GND>
RxmAddress_6_o[11] <= <GND>
RxmAddress_6_o[12] <= <GND>
RxmAddress_6_o[13] <= <GND>
RxmAddress_6_o[14] <= <GND>
RxmAddress_6_o[15] <= <GND>
RxmAddress_6_o[16] <= <GND>
RxmAddress_6_o[17] <= <GND>
RxmAddress_6_o[18] <= <GND>
RxmAddress_6_o[19] <= <GND>
RxmAddress_6_o[20] <= <GND>
RxmAddress_6_o[21] <= <GND>
RxmAddress_6_o[22] <= <GND>
RxmAddress_6_o[23] <= <GND>
RxmAddress_6_o[24] <= <GND>
RxmAddress_6_o[25] <= <GND>
RxmAddress_6_o[26] <= <GND>
RxmAddress_6_o[27] <= <GND>
RxmAddress_6_o[28] <= <GND>
RxmAddress_6_o[29] <= <GND>
RxmAddress_6_o[30] <= <GND>
RxmAddress_6_o[31] <= <GND>
RxmWriteData_6_o[0] <= <GND>
RxmWriteData_6_o[1] <= <GND>
RxmWriteData_6_o[2] <= <GND>
RxmWriteData_6_o[3] <= <GND>
RxmWriteData_6_o[4] <= <GND>
RxmWriteData_6_o[5] <= <GND>
RxmWriteData_6_o[6] <= <GND>
RxmWriteData_6_o[7] <= <GND>
RxmWriteData_6_o[8] <= <GND>
RxmWriteData_6_o[9] <= <GND>
RxmWriteData_6_o[10] <= <GND>
RxmWriteData_6_o[11] <= <GND>
RxmWriteData_6_o[12] <= <GND>
RxmWriteData_6_o[13] <= <GND>
RxmWriteData_6_o[14] <= <GND>
RxmWriteData_6_o[15] <= <GND>
RxmWriteData_6_o[16] <= <GND>
RxmWriteData_6_o[17] <= <GND>
RxmWriteData_6_o[18] <= <GND>
RxmWriteData_6_o[19] <= <GND>
RxmWriteData_6_o[20] <= <GND>
RxmWriteData_6_o[21] <= <GND>
RxmWriteData_6_o[22] <= <GND>
RxmWriteData_6_o[23] <= <GND>
RxmWriteData_6_o[24] <= <GND>
RxmWriteData_6_o[25] <= <GND>
RxmWriteData_6_o[26] <= <GND>
RxmWriteData_6_o[27] <= <GND>
RxmWriteData_6_o[28] <= <GND>
RxmWriteData_6_o[29] <= <GND>
RxmWriteData_6_o[30] <= <GND>
RxmWriteData_6_o[31] <= <GND>
RxmWriteData_6_o[32] <= <GND>
RxmWriteData_6_o[33] <= <GND>
RxmWriteData_6_o[34] <= <GND>
RxmWriteData_6_o[35] <= <GND>
RxmWriteData_6_o[36] <= <GND>
RxmWriteData_6_o[37] <= <GND>
RxmWriteData_6_o[38] <= <GND>
RxmWriteData_6_o[39] <= <GND>
RxmWriteData_6_o[40] <= <GND>
RxmWriteData_6_o[41] <= <GND>
RxmWriteData_6_o[42] <= <GND>
RxmWriteData_6_o[43] <= <GND>
RxmWriteData_6_o[44] <= <GND>
RxmWriteData_6_o[45] <= <GND>
RxmWriteData_6_o[46] <= <GND>
RxmWriteData_6_o[47] <= <GND>
RxmWriteData_6_o[48] <= <GND>
RxmWriteData_6_o[49] <= <GND>
RxmWriteData_6_o[50] <= <GND>
RxmWriteData_6_o[51] <= <GND>
RxmWriteData_6_o[52] <= <GND>
RxmWriteData_6_o[53] <= <GND>
RxmWriteData_6_o[54] <= <GND>
RxmWriteData_6_o[55] <= <GND>
RxmWriteData_6_o[56] <= <GND>
RxmWriteData_6_o[57] <= <GND>
RxmWriteData_6_o[58] <= <GND>
RxmWriteData_6_o[59] <= <GND>
RxmWriteData_6_o[60] <= <GND>
RxmWriteData_6_o[61] <= <GND>
RxmWriteData_6_o[62] <= <GND>
RxmWriteData_6_o[63] <= <GND>
RxmByteEnable_6_o[0] <= <GND>
RxmByteEnable_6_o[1] <= <GND>
RxmByteEnable_6_o[2] <= <GND>
RxmByteEnable_6_o[3] <= <GND>
RxmByteEnable_6_o[4] <= <GND>
RxmByteEnable_6_o[5] <= <GND>
RxmByteEnable_6_o[6] <= <GND>
RxmByteEnable_6_o[7] <= <GND>
RxmBurstCount_6_o[0] <= <GND>
RxmBurstCount_6_o[1] <= <GND>
RxmBurstCount_6_o[2] <= <GND>
RxmBurstCount_6_o[3] <= <GND>
RxmBurstCount_6_o[4] <= <GND>
RxmBurstCount_6_o[5] <= <GND>
RxmBurstCount_6_o[6] <= <GND>
RxmWaitRequest_6_i => ~NO_FANOUT~
RxmRead_6_o <= <GND>
RxmReadData_6_i[0] => ~NO_FANOUT~
RxmReadData_6_i[1] => ~NO_FANOUT~
RxmReadData_6_i[2] => ~NO_FANOUT~
RxmReadData_6_i[3] => ~NO_FANOUT~
RxmReadData_6_i[4] => ~NO_FANOUT~
RxmReadData_6_i[5] => ~NO_FANOUT~
RxmReadData_6_i[6] => ~NO_FANOUT~
RxmReadData_6_i[7] => ~NO_FANOUT~
RxmReadData_6_i[8] => ~NO_FANOUT~
RxmReadData_6_i[9] => ~NO_FANOUT~
RxmReadData_6_i[10] => ~NO_FANOUT~
RxmReadData_6_i[11] => ~NO_FANOUT~
RxmReadData_6_i[12] => ~NO_FANOUT~
RxmReadData_6_i[13] => ~NO_FANOUT~
RxmReadData_6_i[14] => ~NO_FANOUT~
RxmReadData_6_i[15] => ~NO_FANOUT~
RxmReadData_6_i[16] => ~NO_FANOUT~
RxmReadData_6_i[17] => ~NO_FANOUT~
RxmReadData_6_i[18] => ~NO_FANOUT~
RxmReadData_6_i[19] => ~NO_FANOUT~
RxmReadData_6_i[20] => ~NO_FANOUT~
RxmReadData_6_i[21] => ~NO_FANOUT~
RxmReadData_6_i[22] => ~NO_FANOUT~
RxmReadData_6_i[23] => ~NO_FANOUT~
RxmReadData_6_i[24] => ~NO_FANOUT~
RxmReadData_6_i[25] => ~NO_FANOUT~
RxmReadData_6_i[26] => ~NO_FANOUT~
RxmReadData_6_i[27] => ~NO_FANOUT~
RxmReadData_6_i[28] => ~NO_FANOUT~
RxmReadData_6_i[29] => ~NO_FANOUT~
RxmReadData_6_i[30] => ~NO_FANOUT~
RxmReadData_6_i[31] => ~NO_FANOUT~
RxmReadData_6_i[32] => ~NO_FANOUT~
RxmReadData_6_i[33] => ~NO_FANOUT~
RxmReadData_6_i[34] => ~NO_FANOUT~
RxmReadData_6_i[35] => ~NO_FANOUT~
RxmReadData_6_i[36] => ~NO_FANOUT~
RxmReadData_6_i[37] => ~NO_FANOUT~
RxmReadData_6_i[38] => ~NO_FANOUT~
RxmReadData_6_i[39] => ~NO_FANOUT~
RxmReadData_6_i[40] => ~NO_FANOUT~
RxmReadData_6_i[41] => ~NO_FANOUT~
RxmReadData_6_i[42] => ~NO_FANOUT~
RxmReadData_6_i[43] => ~NO_FANOUT~
RxmReadData_6_i[44] => ~NO_FANOUT~
RxmReadData_6_i[45] => ~NO_FANOUT~
RxmReadData_6_i[46] => ~NO_FANOUT~
RxmReadData_6_i[47] => ~NO_FANOUT~
RxmReadData_6_i[48] => ~NO_FANOUT~
RxmReadData_6_i[49] => ~NO_FANOUT~
RxmReadData_6_i[50] => ~NO_FANOUT~
RxmReadData_6_i[51] => ~NO_FANOUT~
RxmReadData_6_i[52] => ~NO_FANOUT~
RxmReadData_6_i[53] => ~NO_FANOUT~
RxmReadData_6_i[54] => ~NO_FANOUT~
RxmReadData_6_i[55] => ~NO_FANOUT~
RxmReadData_6_i[56] => ~NO_FANOUT~
RxmReadData_6_i[57] => ~NO_FANOUT~
RxmReadData_6_i[58] => ~NO_FANOUT~
RxmReadData_6_i[59] => ~NO_FANOUT~
RxmReadData_6_i[60] => ~NO_FANOUT~
RxmReadData_6_i[61] => ~NO_FANOUT~
RxmReadData_6_i[62] => ~NO_FANOUT~
RxmReadData_6_i[63] => ~NO_FANOUT~
RxmReadDataValid_6_i => ~NO_FANOUT~
TxsReadDataValid_o <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadDataValid_o
TxsReadData_o[0] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[1] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[2] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[3] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[4] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[5] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[6] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[7] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[8] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[9] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[10] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[11] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[12] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[13] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[14] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[15] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[16] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[17] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[18] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[19] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[20] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[21] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[22] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[23] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[24] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[25] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[26] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[27] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[28] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[29] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[30] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[31] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[32] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[33] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[34] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[35] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[36] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[37] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[38] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[39] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[40] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[41] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[42] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[43] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[44] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[45] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[46] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[47] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[48] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[49] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[50] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[51] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[52] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[53] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[54] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[55] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[56] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[57] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[58] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[59] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[60] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[61] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[62] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsReadData_o[63] <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsReadData_o
TxsWaitRequest_o <= altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge.TxsWaitRequest_o
app_int_ack <= app_int_ack.DB_MAX_OUTPUT_PORT_TYPE
app_msi_ack <= app_msi_ack.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[0] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[1] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[2] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[3] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[4] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[5] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[6] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[7] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[8] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[9] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[10] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[11] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[12] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[13] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[14] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[15] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdatavalid <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdatavalid
avs_pcie_reconfig_waitrequest <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_waitrequest
core_clk_out <= cyclone_iii.cycloneiv_hssi_pcie_hip.CORE_CLK_OUT
derr_cor_ext_rcv0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.DERR_COR_EXT_RCV0
derr_cor_ext_rcv1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.DERR_COR_EXT_RCV1
derr_cor_ext_rpl <= cyclone_iii.cycloneiv_hssi_pcie_hip.DERR_COR_EXT_RPL
derr_rpl <= cyclone_iii.cycloneiv_hssi_pcie_hip.DERR_RPL
dl_ltssm[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DL_LTSSM
dl_ltssm[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DL_LTSSM1
dl_ltssm[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DL_LTSSM2
dl_ltssm[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DL_LTSSM3
dl_ltssm[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DL_LTSSM4
dlup_exit <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLUPEXIT
eidle_infer_sel[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL
eidle_infer_sel[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL1
eidle_infer_sel[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL2
eidle_infer_sel[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL3
eidle_infer_sel[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL4
eidle_infer_sel[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL5
eidle_infer_sel[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL6
eidle_infer_sel[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL7
eidle_infer_sel[8] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL8
eidle_infer_sel[9] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL9
eidle_infer_sel[10] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL10
eidle_infer_sel[11] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL11
eidle_infer_sel[12] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL12
eidle_infer_sel[13] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL13
eidle_infer_sel[14] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL14
eidle_infer_sel[15] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL15
eidle_infer_sel[16] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL16
eidle_infer_sel[17] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL17
eidle_infer_sel[18] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL18
eidle_infer_sel[19] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL19
eidle_infer_sel[20] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL20
eidle_infer_sel[21] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL21
eidle_infer_sel[22] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL22
eidle_infer_sel[23] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL23
ev_128ns <= cyclone_iii.cycloneiv_hssi_pcie_hip.EV_128NS
ev_1us <= cyclone_iii.cycloneiv_hssi_pcie_hip.EV1US
hip_extraclkout[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.O_EXTRA_CLK_OUT
hip_extraclkout[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.O_EXTRA_CLK_OUT1
hotrst_exit <= cyclone_iii.cycloneiv_hssi_pcie_hip.HOTRSTEXIT
int_status[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.INT_STATUS
int_status[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.INT_STATUS1
int_status[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.INT_STATUS2
int_status[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.INT_STATUS3
l2_exit <= cyclone_iii.cycloneiv_hssi_pcie_hip.L2EXIT
lane_act[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LANEACT
lane_act[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LANEACT1
lane_act[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LANEACT2
lane_act[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LANEACT3
lmi_ack <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIACK
lmi_dout[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT
lmi_dout[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT1
lmi_dout[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT2
lmi_dout[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT3
lmi_dout[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT4
lmi_dout[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT5
lmi_dout[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT6
lmi_dout[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT7
lmi_dout[8] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT8
lmi_dout[9] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT9
lmi_dout[10] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT10
lmi_dout[11] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT11
lmi_dout[12] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT12
lmi_dout[13] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT13
lmi_dout[14] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT14
lmi_dout[15] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT15
lmi_dout[16] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT16
lmi_dout[17] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT17
lmi_dout[18] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT18
lmi_dout[19] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT19
lmi_dout[20] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT20
lmi_dout[21] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT21
lmi_dout[22] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT22
lmi_dout[23] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT23
lmi_dout[24] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT24
lmi_dout[25] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT25
lmi_dout[26] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT26
lmi_dout[27] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT27
lmi_dout[28] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT28
lmi_dout[29] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT29
lmi_dout[30] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT30
lmi_dout[31] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT31
npd_alloc_1cred_vc0 <= altpcie_txcred_patch:txcred_patch0.npd_alloc_1cred
npd_alloc_1cred_vc1 <= altpcie_txcred_patch:txcred_patch1.npd_alloc_1cred
npd_cred_vio_vc0 <= altpcie_txcred_patch:txcred_patch0.npd_cred_viol
npd_cred_vio_vc1 <= altpcie_txcred_patch:txcred_patch1.npd_cred_viol
nph_alloc_1cred_vc0 <= nph_alloc_1cred_vc0.DB_MAX_OUTPUT_PORT_TYPE
nph_alloc_1cred_vc1 <= altpcie_txcred_patch:txcred_patch1.nph_alloc_1cred
nph_cred_vio_vc0 <= altpcie_txcred_patch:txcred_patch0.nph_cred_viol
nph_cred_vio_vc1 <= altpcie_txcred_patch:txcred_patch1.nph_cred_viol
pme_to_sr <= cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMETOSR
powerdown0_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN
powerdown0_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN1
powerdown1_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN2
powerdown1_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN3
powerdown2_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN4
powerdown2_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN5
powerdown3_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN6
powerdown3_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN7
powerdown4_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN8
powerdown4_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN9
powerdown5_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN10
powerdown5_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN11
powerdown6_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN12
powerdown6_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN13
powerdown7_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN14
powerdown7_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN15
r2c_err0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.O_R2C_ERR0_EXT
r2c_err1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.EXTRA_OUT2
rate_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RATE
rc_gxb_powerdown <= alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0.gxb_powerdown
rc_rx_analogreset <= alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0.rxanalogreset
rc_rx_digitalreset <= alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0.rxdigitalreset
rc_tx_digitalreset <= alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0.txdigitalreset
reset_status <= cyclone_iii.cycloneiv_hssi_pcie_hip.RESETSTATUS
rx_fifo_empty0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXFIFOEMPTYVC0
rx_fifo_empty1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXFIFOEMPTYVC1
rx_fifo_full0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXFIFOFULLVC0
rx_fifo_full1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXFIFOFULLVC1
rx_st_bardec0[0] <= rx_st_bardec0[0].DB_MAX_OUTPUT_PORT_TYPE
rx_st_bardec0[1] <= rx_st_bardec0[1].DB_MAX_OUTPUT_PORT_TYPE
rx_st_bardec0[2] <= rx_st_bardec0[2].DB_MAX_OUTPUT_PORT_TYPE
rx_st_bardec0[3] <= rx_st_bardec0[3].DB_MAX_OUTPUT_PORT_TYPE
rx_st_bardec0[4] <= rx_st_bardec0[4].DB_MAX_OUTPUT_PORT_TYPE
rx_st_bardec0[5] <= rx_st_bardec0[5].DB_MAX_OUTPUT_PORT_TYPE
rx_st_bardec0[6] <= rx_st_bardec0[6].DB_MAX_OUTPUT_PORT_TYPE
rx_st_bardec0[7] <= rx_st_bardec0[7].DB_MAX_OUTPUT_PORT_TYPE
rx_st_bardec1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC1
rx_st_bardec1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC11
rx_st_bardec1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC12
rx_st_bardec1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC13
rx_st_bardec1[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC14
rx_st_bardec1[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC15
rx_st_bardec1[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC16
rx_st_bardec1[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC17
rx_st_be0[0] <= rx_st_be0[0].DB_MAX_OUTPUT_PORT_TYPE
rx_st_be0[1] <= rx_st_be0[1].DB_MAX_OUTPUT_PORT_TYPE
rx_st_be0[2] <= rx_st_be0[2].DB_MAX_OUTPUT_PORT_TYPE
rx_st_be0[3] <= rx_st_be0[3].DB_MAX_OUTPUT_PORT_TYPE
rx_st_be0[4] <= rx_st_be0[4].DB_MAX_OUTPUT_PORT_TYPE
rx_st_be0[5] <= rx_st_be0[5].DB_MAX_OUTPUT_PORT_TYPE
rx_st_be0[6] <= rx_st_be0[6].DB_MAX_OUTPUT_PORT_TYPE
rx_st_be0[7] <= rx_st_be0[7].DB_MAX_OUTPUT_PORT_TYPE
rx_st_be0_p1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC01
rx_st_be0_p1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC011
rx_st_be0_p1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC012
rx_st_be0_p1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC013
rx_st_be0_p1[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC014
rx_st_be0_p1[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC015
rx_st_be0_p1[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC016
rx_st_be0_p1[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC017
rx_st_be1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC10
rx_st_be1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC101
rx_st_be1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC102
rx_st_be1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC103
rx_st_be1[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC104
rx_st_be1[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC105
rx_st_be1[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC106
rx_st_be1[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC107
rx_st_be1_p1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC11
rx_st_be1_p1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC111
rx_st_be1_p1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC112
rx_st_be1_p1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC113
rx_st_be1_p1[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC114
rx_st_be1_p1[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC115
rx_st_be1_p1[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC116
rx_st_be1_p1[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC117
rx_st_data0[0] <= rx_st_data0[0].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[1] <= rx_st_data0[1].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[2] <= rx_st_data0[2].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[3] <= rx_st_data0[3].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[4] <= rx_st_data0[4].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[5] <= rx_st_data0[5].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[6] <= rx_st_data0[6].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[7] <= rx_st_data0[7].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[8] <= rx_st_data0[8].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[9] <= rx_st_data0[9].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[10] <= rx_st_data0[10].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[11] <= rx_st_data0[11].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[12] <= rx_st_data0[12].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[13] <= rx_st_data0[13].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[14] <= rx_st_data0[14].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[15] <= rx_st_data0[15].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[16] <= rx_st_data0[16].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[17] <= rx_st_data0[17].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[18] <= rx_st_data0[18].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[19] <= rx_st_data0[19].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[20] <= rx_st_data0[20].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[21] <= rx_st_data0[21].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[22] <= rx_st_data0[22].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[23] <= rx_st_data0[23].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[24] <= rx_st_data0[24].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[25] <= rx_st_data0[25].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[26] <= rx_st_data0[26].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[27] <= rx_st_data0[27].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[28] <= rx_st_data0[28].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[29] <= rx_st_data0[29].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[30] <= rx_st_data0[30].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[31] <= rx_st_data0[31].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[32] <= rx_st_data0[32].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[33] <= rx_st_data0[33].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[34] <= rx_st_data0[34].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[35] <= rx_st_data0[35].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[36] <= rx_st_data0[36].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[37] <= rx_st_data0[37].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[38] <= rx_st_data0[38].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[39] <= rx_st_data0[39].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[40] <= rx_st_data0[40].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[41] <= rx_st_data0[41].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[42] <= rx_st_data0[42].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[43] <= rx_st_data0[43].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[44] <= rx_st_data0[44].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[45] <= rx_st_data0[45].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[46] <= rx_st_data0[46].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[47] <= rx_st_data0[47].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[48] <= rx_st_data0[48].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[49] <= rx_st_data0[49].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[50] <= rx_st_data0[50].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[51] <= rx_st_data0[51].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[52] <= rx_st_data0[52].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[53] <= rx_st_data0[53].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[54] <= rx_st_data0[54].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[55] <= rx_st_data0[55].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[56] <= rx_st_data0[56].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[57] <= rx_st_data0[57].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[58] <= rx_st_data0[58].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[59] <= rx_st_data0[59].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[60] <= rx_st_data0[60].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[61] <= rx_st_data0[61].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[62] <= rx_st_data0[62].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0[63] <= rx_st_data0[63].DB_MAX_OUTPUT_PORT_TYPE
rx_st_data0_p1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC01
rx_st_data0_p1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC011
rx_st_data0_p1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC012
rx_st_data0_p1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC013
rx_st_data0_p1[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC014
rx_st_data0_p1[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC015
rx_st_data0_p1[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC016
rx_st_data0_p1[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC017
rx_st_data0_p1[8] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC018
rx_st_data0_p1[9] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC019
rx_st_data0_p1[10] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0110
rx_st_data0_p1[11] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0111
rx_st_data0_p1[12] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0112
rx_st_data0_p1[13] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0113
rx_st_data0_p1[14] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0114
rx_st_data0_p1[15] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0115
rx_st_data0_p1[16] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0116
rx_st_data0_p1[17] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0117
rx_st_data0_p1[18] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0118
rx_st_data0_p1[19] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0119
rx_st_data0_p1[20] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0120
rx_st_data0_p1[21] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0121
rx_st_data0_p1[22] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0122
rx_st_data0_p1[23] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0123
rx_st_data0_p1[24] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0124
rx_st_data0_p1[25] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0125
rx_st_data0_p1[26] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0126
rx_st_data0_p1[27] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0127
rx_st_data0_p1[28] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0128
rx_st_data0_p1[29] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0129
rx_st_data0_p1[30] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0130
rx_st_data0_p1[31] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0131
rx_st_data0_p1[32] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0132
rx_st_data0_p1[33] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0133
rx_st_data0_p1[34] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0134
rx_st_data0_p1[35] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0135
rx_st_data0_p1[36] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0136
rx_st_data0_p1[37] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0137
rx_st_data0_p1[38] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0138
rx_st_data0_p1[39] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0139
rx_st_data0_p1[40] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0140
rx_st_data0_p1[41] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0141
rx_st_data0_p1[42] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0142
rx_st_data0_p1[43] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0143
rx_st_data0_p1[44] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0144
rx_st_data0_p1[45] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0145
rx_st_data0_p1[46] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0146
rx_st_data0_p1[47] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0147
rx_st_data0_p1[48] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0148
rx_st_data0_p1[49] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0149
rx_st_data0_p1[50] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0150
rx_st_data0_p1[51] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0151
rx_st_data0_p1[52] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0152
rx_st_data0_p1[53] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0153
rx_st_data0_p1[54] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0154
rx_st_data0_p1[55] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0155
rx_st_data0_p1[56] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0156
rx_st_data0_p1[57] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0157
rx_st_data0_p1[58] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0158
rx_st_data0_p1[59] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0159
rx_st_data0_p1[60] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0160
rx_st_data0_p1[61] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0161
rx_st_data0_p1[62] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0162
rx_st_data0_p1[63] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0163
rx_st_data1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC10
rx_st_data1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC101
rx_st_data1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC102
rx_st_data1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC103
rx_st_data1[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC104
rx_st_data1[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC105
rx_st_data1[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC106
rx_st_data1[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC107
rx_st_data1[8] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC108
rx_st_data1[9] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC109
rx_st_data1[10] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1010
rx_st_data1[11] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1011
rx_st_data1[12] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1012
rx_st_data1[13] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1013
rx_st_data1[14] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1014
rx_st_data1[15] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1015
rx_st_data1[16] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1016
rx_st_data1[17] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1017
rx_st_data1[18] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1018
rx_st_data1[19] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1019
rx_st_data1[20] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1020
rx_st_data1[21] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1021
rx_st_data1[22] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1022
rx_st_data1[23] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1023
rx_st_data1[24] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1024
rx_st_data1[25] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1025
rx_st_data1[26] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1026
rx_st_data1[27] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1027
rx_st_data1[28] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1028
rx_st_data1[29] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1029
rx_st_data1[30] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1030
rx_st_data1[31] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1031
rx_st_data1[32] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1032
rx_st_data1[33] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1033
rx_st_data1[34] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1034
rx_st_data1[35] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1035
rx_st_data1[36] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1036
rx_st_data1[37] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1037
rx_st_data1[38] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1038
rx_st_data1[39] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1039
rx_st_data1[40] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1040
rx_st_data1[41] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1041
rx_st_data1[42] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1042
rx_st_data1[43] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1043
rx_st_data1[44] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1044
rx_st_data1[45] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1045
rx_st_data1[46] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1046
rx_st_data1[47] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1047
rx_st_data1[48] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1048
rx_st_data1[49] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1049
rx_st_data1[50] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1050
rx_st_data1[51] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1051
rx_st_data1[52] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1052
rx_st_data1[53] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1053
rx_st_data1[54] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1054
rx_st_data1[55] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1055
rx_st_data1[56] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1056
rx_st_data1[57] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1057
rx_st_data1[58] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1058
rx_st_data1[59] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1059
rx_st_data1[60] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1060
rx_st_data1[61] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1061
rx_st_data1[62] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1062
rx_st_data1[63] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1063
rx_st_data1_p1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC11
rx_st_data1_p1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC111
rx_st_data1_p1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC112
rx_st_data1_p1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC113
rx_st_data1_p1[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC114
rx_st_data1_p1[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC115
rx_st_data1_p1[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC116
rx_st_data1_p1[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC117
rx_st_data1_p1[8] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC118
rx_st_data1_p1[9] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC119
rx_st_data1_p1[10] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1110
rx_st_data1_p1[11] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1111
rx_st_data1_p1[12] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1112
rx_st_data1_p1[13] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1113
rx_st_data1_p1[14] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1114
rx_st_data1_p1[15] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1115
rx_st_data1_p1[16] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1116
rx_st_data1_p1[17] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1117
rx_st_data1_p1[18] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1118
rx_st_data1_p1[19] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1119
rx_st_data1_p1[20] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1120
rx_st_data1_p1[21] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1121
rx_st_data1_p1[22] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1122
rx_st_data1_p1[23] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1123
rx_st_data1_p1[24] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1124
rx_st_data1_p1[25] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1125
rx_st_data1_p1[26] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1126
rx_st_data1_p1[27] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1127
rx_st_data1_p1[28] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1128
rx_st_data1_p1[29] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1129
rx_st_data1_p1[30] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1130
rx_st_data1_p1[31] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1131
rx_st_data1_p1[32] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1132
rx_st_data1_p1[33] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1133
rx_st_data1_p1[34] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1134
rx_st_data1_p1[35] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1135
rx_st_data1_p1[36] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1136
rx_st_data1_p1[37] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1137
rx_st_data1_p1[38] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1138
rx_st_data1_p1[39] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1139
rx_st_data1_p1[40] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1140
rx_st_data1_p1[41] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1141
rx_st_data1_p1[42] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1142
rx_st_data1_p1[43] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1143
rx_st_data1_p1[44] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1144
rx_st_data1_p1[45] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1145
rx_st_data1_p1[46] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1146
rx_st_data1_p1[47] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1147
rx_st_data1_p1[48] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1148
rx_st_data1_p1[49] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1149
rx_st_data1_p1[50] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1150
rx_st_data1_p1[51] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1151
rx_st_data1_p1[52] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1152
rx_st_data1_p1[53] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1153
rx_st_data1_p1[54] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1154
rx_st_data1_p1[55] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1155
rx_st_data1_p1[56] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1156
rx_st_data1_p1[57] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1157
rx_st_data1_p1[58] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1158
rx_st_data1_p1[59] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1159
rx_st_data1_p1[60] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1160
rx_st_data1_p1[61] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1161
rx_st_data1_p1[62] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1162
rx_st_data1_p1[63] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1163
rx_st_eop0 <= rx_st_eop0.DB_MAX_OUTPUT_PORT_TYPE
rx_st_eop0_p1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXEOPVC01
rx_st_eop1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXEOPVC10
rx_st_eop1_p1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXEOPVC11
rx_st_err0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXERRVC0
rx_st_err1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXERRVC1
rx_st_sop0 <= rx_st_sop0.DB_MAX_OUTPUT_PORT_TYPE
rx_st_sop0_p1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXSOPVC01
rx_st_sop1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXSOPVC10
rx_st_sop1_p1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXSOPVC11
rx_st_valid0 <= rx_st_valid0.DB_MAX_OUTPUT_PORT_TYPE
rx_st_valid1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALIDVC1
rxpolarity0_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY
rxpolarity1_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY1
rxpolarity2_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY2
rxpolarity3_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY3
rxpolarity4_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY4
rxpolarity5_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY5
rxpolarity6_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY6
rxpolarity7_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY7
serr_out <= cyclone_iii.cycloneiv_hssi_pcie_hip.SERROUT
suc_spd_neg <= cyclone_iii.cycloneiv_hssi_pcie_hip.O_SUCCESS_SPEED_NEGO_INT
swdn_wake <= cyclone_iii.cycloneiv_hssi_pcie_hip.SWDN_WAKE
swup_hotrst <= cyclone_iii.cycloneiv_hssi_pcie_hip.SWUP_HOTRST
test_out[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP
test_out[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP1
test_out[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP2
test_out[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP3
test_out[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP4
test_out[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP5
test_out[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP6
test_out[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP7
test_out[8] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP8
test_out[9] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP9
test_out[10] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP10
test_out[11] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP11
test_out[12] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP12
test_out[13] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP13
test_out[14] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP14
test_out[15] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP15
test_out[16] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP16
test_out[17] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP17
test_out[18] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP18
test_out[19] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP19
test_out[20] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP20
test_out[21] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP21
test_out[22] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP22
test_out[23] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP23
test_out[24] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP24
test_out[25] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP25
test_out[26] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP26
test_out[27] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP27
test_out[28] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP28
test_out[29] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP29
test_out[30] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP30
test_out[31] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP31
test_out[32] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP32
test_out[33] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP33
test_out[34] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP34
test_out[35] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP35
test_out[36] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP36
test_out[37] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP37
test_out[38] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP38
test_out[39] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP39
test_out[40] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP40
test_out[41] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP41
test_out[42] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP42
test_out[43] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP43
test_out[44] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP44
test_out[45] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP45
test_out[46] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP46
test_out[47] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP47
test_out[48] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP48
test_out[49] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP49
test_out[50] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP50
test_out[51] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP51
test_out[52] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP52
test_out[53] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP53
test_out[54] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP54
test_out[55] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP55
test_out[56] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP56
test_out[57] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP57
test_out[58] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP58
test_out[59] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP59
test_out[60] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP60
test_out[61] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP61
test_out[62] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP62
test_out[63] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP63
tl_cfg_add[0] <= tl_cfg_add[0].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_add[1] <= tl_cfg_add[1].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_add[2] <= tl_cfg_add[2].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_add[3] <= tl_cfg_add[3].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[0] <= tl_cfg_ctl[0].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[1] <= tl_cfg_ctl[1].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[2] <= tl_cfg_ctl[2].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[3] <= tl_cfg_ctl[3].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[4] <= tl_cfg_ctl[4].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[5] <= tl_cfg_ctl[5].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[6] <= tl_cfg_ctl[6].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[7] <= tl_cfg_ctl[7].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[8] <= tl_cfg_ctl[8].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[9] <= tl_cfg_ctl[9].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[10] <= tl_cfg_ctl[10].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[11] <= tl_cfg_ctl[11].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[12] <= tl_cfg_ctl[12].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[13] <= tl_cfg_ctl[13].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[14] <= tl_cfg_ctl[14].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[15] <= tl_cfg_ctl[15].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[16] <= tl_cfg_ctl[16].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[17] <= tl_cfg_ctl[17].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[18] <= tl_cfg_ctl[18].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[19] <= tl_cfg_ctl[19].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[20] <= tl_cfg_ctl[20].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[21] <= tl_cfg_ctl[21].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[22] <= tl_cfg_ctl[22].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[23] <= tl_cfg_ctl[23].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[24] <= tl_cfg_ctl[24].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[25] <= tl_cfg_ctl[25].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[26] <= tl_cfg_ctl[26].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[27] <= tl_cfg_ctl[27].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[28] <= tl_cfg_ctl[28].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[29] <= tl_cfg_ctl[29].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[30] <= tl_cfg_ctl[30].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl[31] <= tl_cfg_ctl[31].DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_ctl_wr <= tl_cfg_ctl_wr.DB_MAX_OUTPUT_PORT_TYPE
tl_cfg_sts[0] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[1] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[2] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[3] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[4] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[5] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[6] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[7] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[8] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[9] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[10] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[11] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[12] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[13] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[14] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[15] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[16] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[17] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[18] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[19] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[20] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[21] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[22] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[23] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[24] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[25] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[26] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[27] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[28] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[29] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[30] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[31] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[32] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[33] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[34] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[35] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[36] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[37] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[38] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[39] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[40] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[41] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[42] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[43] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[44] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[45] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[46] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[47] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[48] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[49] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[50] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[51] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[52] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts_wr <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts_wr
tlbp_dl_ack_phypm[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLACKPHYPM
tlbp_dl_ack_phypm[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLACKPHYPM1
tlbp_dl_ack_requpfc <= cyclone_iii.cycloneiv_hssi_pcie_hip.DL_ACK_REQ_UPFC
tlbp_dl_ack_sndupfc <= cyclone_iii.cycloneiv_hssi_pcie_hip.DL_ACK_SND_UPFC
tlbp_dl_current_deemp <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLCURRENTDEEMP
tlbp_dl_currentspeed[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLCURRENTSPEED
tlbp_dl_currentspeed[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLCURRENTSPEED1
tlbp_dl_dll_req <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLDLLREQ
tlbp_dl_err_dll[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLERRDLL
tlbp_dl_err_dll[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLERRDLL1
tlbp_dl_err_dll[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLERRDLL2
tlbp_dl_err_dll[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLERRDLL3
tlbp_dl_err_dll[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLERRDLL4
tlbp_dl_errphy <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLERRPHY
tlbp_dl_link_autobdw_status <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLLINKAUTOBDWSTATUS
tlbp_dl_link_bdwmng_status <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLLINKBDWMNGSTATUS
tlbp_dl_rpbuf_emp <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLRPBUFEMP
tlbp_dl_rst_enter_comp_bit <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLRSTENTERCOMPBIT
tlbp_dl_rst_tx_margin_field <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLRSTTXMARGINFIELD
tlbp_dl_rx_typ_pm[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLRXTYPPM
tlbp_dl_rx_typ_pm[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLRXTYPPM1
tlbp_dl_rx_typ_pm[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLRXTYPPM2
tlbp_dl_rx_valpm <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLRXVALPM
tlbp_dl_tx_ackpm <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLTXACKPM
tlbp_dl_up <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLUP
tlbp_dl_vc_status[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS
tlbp_dl_vc_status[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS1
tlbp_dl_vc_status[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS2
tlbp_dl_vc_status[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS3
tlbp_dl_vc_status[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS4
tlbp_dl_vc_status[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS5
tlbp_dl_vc_status[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS6
tlbp_dl_vc_status[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS7
tlbp_link_up <= cyclone_iii.cycloneiv_hssi_pcie_hip.LINKUP
tx_cred0[0] <= tx_cred0[0].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[1] <= tx_cred0[1].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[2] <= tx_cred0[2].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[3] <= tx_cred0[3].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[4] <= tx_cred0[4].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[5] <= tx_cred0[5].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[6] <= tx_cred0[6].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[7] <= tx_cred0[7].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[8] <= tx_cred0[8].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[9] <= tx_cred0[9].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[10] <= tx_cred0[10].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[11] <= tx_cred0[11].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[12] <= tx_cred0[12].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[13] <= tx_cred0[13].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[14] <= tx_cred0[14].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[15] <= tx_cred0[15].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[16] <= tx_cred0[16].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[17] <= tx_cred0[17].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[18] <= tx_cred0[18].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[19] <= tx_cred0[19].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[20] <= tx_cred0[20].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[21] <= tx_cred0[21].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[22] <= tx_cred0[22].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[23] <= tx_cred0[23].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[24] <= tx_cred0[24].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[25] <= tx_cred0[25].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[26] <= tx_cred0[26].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[27] <= tx_cred0[27].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[28] <= tx_cred0[28].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[29] <= tx_cred0[29].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[30] <= tx_cred0[30].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[31] <= tx_cred0[31].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[32] <= tx_cred0[32].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[33] <= tx_cred0[33].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[34] <= tx_cred0[34].DB_MAX_OUTPUT_PORT_TYPE
tx_cred0[35] <= tx_cred0[35].DB_MAX_OUTPUT_PORT_TYPE
tx_cred1[0] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[1] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[2] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[3] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[4] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[5] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[6] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[7] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[8] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[9] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[10] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[11] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[12] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[13] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[14] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[15] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[16] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[17] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[18] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[19] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[20] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[21] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[22] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[23] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[24] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[25] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[26] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[27] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[28] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[29] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[30] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[31] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[32] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[33] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[34] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[35] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_deemph_0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH
tx_deemph_1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH1
tx_deemph_2 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH2
tx_deemph_3 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH3
tx_deemph_4 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH4
tx_deemph_5 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH5
tx_deemph_6 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH6
tx_deemph_7 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH7
tx_fifo_empty0 <= tx_fifo_empty0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_empty1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOEMPTYVC1
tx_fifo_full0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOFULLVC0
tx_fifo_full1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOFULLVC1
tx_fifo_rdptr0[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC0
tx_fifo_rdptr0[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC01
tx_fifo_rdptr0[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC02
tx_fifo_rdptr0[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC03
tx_fifo_rdptr1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC1
tx_fifo_rdptr1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC11
tx_fifo_rdptr1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC12
tx_fifo_rdptr1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC13
tx_fifo_wrptr0[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC0
tx_fifo_wrptr0[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC01
tx_fifo_wrptr0[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC02
tx_fifo_wrptr0[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC03
tx_fifo_wrptr1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC1
tx_fifo_wrptr1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC11
tx_fifo_wrptr1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC12
tx_fifo_wrptr1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC13
tx_margin_0[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN
tx_margin_0[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN1
tx_margin_0[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN2
tx_margin_1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN3
tx_margin_1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN4
tx_margin_1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN5
tx_margin_2[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN6
tx_margin_2[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN7
tx_margin_2[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN8
tx_margin_3[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN9
tx_margin_3[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN10
tx_margin_3[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN11
tx_margin_4[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN12
tx_margin_4[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN13
tx_margin_4[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN14
tx_margin_5[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN15
tx_margin_5[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN16
tx_margin_5[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN17
tx_margin_6[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN18
tx_margin_6[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN19
tx_margin_6[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN20
tx_margin_7[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN21
tx_margin_7[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN22
tx_margin_7[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN23
tx_st_ready0 <= tx_st_ready0.DB_MAX_OUTPUT_PORT_TYPE
tx_st_ready1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXREADYVC1
txcompl0_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL
txcompl1_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL1
txcompl2_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL2
txcompl3_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL3
txcompl4_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL4
txcompl5_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL5
txcompl6_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL6
txcompl7_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL7
txdata0_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA
txdata0_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA1
txdata0_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA2
txdata0_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA3
txdata0_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA4
txdata0_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA5
txdata0_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA6
txdata0_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA7
txdata1_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA8
txdata1_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA9
txdata1_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA10
txdata1_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA11
txdata1_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA12
txdata1_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA13
txdata1_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA14
txdata1_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA15
txdata2_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA16
txdata2_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA17
txdata2_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA18
txdata2_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA19
txdata2_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA20
txdata2_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA21
txdata2_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA22
txdata2_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA23
txdata3_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA24
txdata3_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA25
txdata3_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA26
txdata3_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA27
txdata3_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA28
txdata3_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA29
txdata3_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA30
txdata3_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA31
txdata4_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA32
txdata4_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA33
txdata4_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA34
txdata4_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA35
txdata4_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA36
txdata4_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA37
txdata4_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA38
txdata4_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA39
txdata5_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA40
txdata5_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA41
txdata5_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA42
txdata5_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA43
txdata5_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA44
txdata5_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA45
txdata5_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA46
txdata5_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA47
txdata6_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA48
txdata6_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA49
txdata6_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA50
txdata6_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA51
txdata6_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA52
txdata6_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA53
txdata6_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA54
txdata6_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA55
txdata7_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA56
txdata7_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA57
txdata7_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA58
txdata7_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA59
txdata7_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA60
txdata7_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA61
txdata7_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA62
txdata7_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA63
txdatak0_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK
txdatak1_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK1
txdatak2_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK2
txdatak3_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK3
txdatak4_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK4
txdatak5_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK5
txdatak6_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK6
txdatak7_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK7
txdetectrx0_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX
txdetectrx1_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX1
txdetectrx2_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX2
txdetectrx3_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX3
txdetectrx4_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX4
txdetectrx5_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX5
txdetectrx6_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX6
txdetectrx7_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX7
txelecidle0_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE
txelecidle1_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE1
txelecidle2_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE2
txelecidle3_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE3
txelecidle4_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE4
txelecidle5_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE5
txelecidle6_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE6
txelecidle7_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE7
use_pcie_reconfig <= <GND>
wake_oen <= cyclone_iii.cycloneiv_hssi_pcie_hip.WAKEOEN
AvlClk_i => AvlClk_i.IN3
CraAddress_i[0] => CraAddress_i[0].IN1
CraAddress_i[1] => CraAddress_i[1].IN1
CraAddress_i[2] => CraAddress_i[2].IN1
CraAddress_i[3] => CraAddress_i[3].IN1
CraAddress_i[4] => CraAddress_i[4].IN1
CraAddress_i[5] => CraAddress_i[5].IN1
CraAddress_i[6] => CraAddress_i[6].IN1
CraAddress_i[7] => CraAddress_i[7].IN1
CraAddress_i[8] => CraAddress_i[8].IN1
CraAddress_i[9] => CraAddress_i[9].IN1
CraAddress_i[10] => CraAddress_i[10].IN1
CraAddress_i[11] => CraAddress_i[11].IN1
CraByteEnable_i[0] => CraByteEnable_i[0].IN1
CraByteEnable_i[1] => CraByteEnable_i[1].IN1
CraByteEnable_i[2] => CraByteEnable_i[2].IN1
CraByteEnable_i[3] => CraByteEnable_i[3].IN1
CraChipSelect_i => CraChipSelect_i.IN1
CraRead => CraRead.IN1
CraWrite => CraWrite.IN1
CraWriteData_i[0] => CraWriteData_i[0].IN1
CraWriteData_i[1] => CraWriteData_i[1].IN1
CraWriteData_i[2] => CraWriteData_i[2].IN1
CraWriteData_i[3] => CraWriteData_i[3].IN1
CraWriteData_i[4] => CraWriteData_i[4].IN1
CraWriteData_i[5] => CraWriteData_i[5].IN1
CraWriteData_i[6] => CraWriteData_i[6].IN1
CraWriteData_i[7] => CraWriteData_i[7].IN1
CraWriteData_i[8] => CraWriteData_i[8].IN1
CraWriteData_i[9] => CraWriteData_i[9].IN1
CraWriteData_i[10] => CraWriteData_i[10].IN1
CraWriteData_i[11] => CraWriteData_i[11].IN1
CraWriteData_i[12] => CraWriteData_i[12].IN1
CraWriteData_i[13] => CraWriteData_i[13].IN1
CraWriteData_i[14] => CraWriteData_i[14].IN1
CraWriteData_i[15] => CraWriteData_i[15].IN1
CraWriteData_i[16] => CraWriteData_i[16].IN1
CraWriteData_i[17] => CraWriteData_i[17].IN1
CraWriteData_i[18] => CraWriteData_i[18].IN1
CraWriteData_i[19] => CraWriteData_i[19].IN1
CraWriteData_i[20] => CraWriteData_i[20].IN1
CraWriteData_i[21] => CraWriteData_i[21].IN1
CraWriteData_i[22] => CraWriteData_i[22].IN1
CraWriteData_i[23] => CraWriteData_i[23].IN1
CraWriteData_i[24] => CraWriteData_i[24].IN1
CraWriteData_i[25] => CraWriteData_i[25].IN1
CraWriteData_i[26] => CraWriteData_i[26].IN1
CraWriteData_i[27] => CraWriteData_i[27].IN1
CraWriteData_i[28] => CraWriteData_i[28].IN1
CraWriteData_i[29] => CraWriteData_i[29].IN1
CraWriteData_i[30] => CraWriteData_i[30].IN1
CraWriteData_i[31] => CraWriteData_i[31].IN1
Rstn_i => Rstn_i.IN3
TxsAddress_i[0] => TxsAddress_i[0].IN1
TxsAddress_i[1] => TxsAddress_i[1].IN1
TxsAddress_i[2] => TxsAddress_i[2].IN1
TxsAddress_i[3] => TxsAddress_i[3].IN1
TxsAddress_i[4] => TxsAddress_i[4].IN1
TxsAddress_i[5] => TxsAddress_i[5].IN1
TxsAddress_i[6] => TxsAddress_i[6].IN1
TxsAddress_i[7] => TxsAddress_i[7].IN1
TxsAddress_i[8] => TxsAddress_i[8].IN1
TxsAddress_i[9] => TxsAddress_i[9].IN1
TxsAddress_i[10] => TxsAddress_i[10].IN1
TxsAddress_i[11] => TxsAddress_i[11].IN1
TxsAddress_i[12] => TxsAddress_i[12].IN1
TxsAddress_i[13] => TxsAddress_i[13].IN1
TxsAddress_i[14] => TxsAddress_i[14].IN1
TxsAddress_i[15] => TxsAddress_i[15].IN1
TxsAddress_i[16] => TxsAddress_i[16].IN1
TxsAddress_i[17] => TxsAddress_i[17].IN1
TxsAddress_i[18] => TxsAddress_i[18].IN1
TxsAddress_i[19] => TxsAddress_i[19].IN1
TxsAddress_i[20] => TxsAddress_i[20].IN1
TxsAddress_i[21] => TxsAddress_i[21].IN1
TxsAddress_i[22] => TxsAddress_i[22].IN1
TxsAddress_i[23] => TxsAddress_i[23].IN1
TxsAddress_i[24] => TxsAddress_i[24].IN1
TxsAddress_i[25] => TxsAddress_i[25].IN1
TxsAddress_i[26] => TxsAddress_i[26].IN1
TxsAddress_i[27] => TxsAddress_i[27].IN1
TxsBurstCount_i[0] => TxsBurstCount_i[0].IN1
TxsBurstCount_i[1] => TxsBurstCount_i[1].IN1
TxsBurstCount_i[2] => TxsBurstCount_i[2].IN1
TxsBurstCount_i[3] => TxsBurstCount_i[3].IN1
TxsBurstCount_i[4] => TxsBurstCount_i[4].IN1
TxsBurstCount_i[5] => TxsBurstCount_i[5].IN1
TxsBurstCount_i[6] => TxsBurstCount_i[6].IN1
TxsByteEnable_i[0] => TxsByteEnable_i[0].IN1
TxsByteEnable_i[1] => TxsByteEnable_i[1].IN1
TxsByteEnable_i[2] => TxsByteEnable_i[2].IN1
TxsByteEnable_i[3] => TxsByteEnable_i[3].IN1
TxsByteEnable_i[4] => TxsByteEnable_i[4].IN1
TxsByteEnable_i[5] => TxsByteEnable_i[5].IN1
TxsByteEnable_i[6] => TxsByteEnable_i[6].IN1
TxsByteEnable_i[7] => TxsByteEnable_i[7].IN1
TxsChipSelect_i => TxsChipSelect_i.IN1
TxsRead_i => TxsRead_i.IN1
TxsWriteData_i[0] => TxsWriteData_i[0].IN1
TxsWriteData_i[1] => TxsWriteData_i[1].IN1
TxsWriteData_i[2] => TxsWriteData_i[2].IN1
TxsWriteData_i[3] => TxsWriteData_i[3].IN1
TxsWriteData_i[4] => TxsWriteData_i[4].IN1
TxsWriteData_i[5] => TxsWriteData_i[5].IN1
TxsWriteData_i[6] => TxsWriteData_i[6].IN1
TxsWriteData_i[7] => TxsWriteData_i[7].IN1
TxsWriteData_i[8] => TxsWriteData_i[8].IN1
TxsWriteData_i[9] => TxsWriteData_i[9].IN1
TxsWriteData_i[10] => TxsWriteData_i[10].IN1
TxsWriteData_i[11] => TxsWriteData_i[11].IN1
TxsWriteData_i[12] => TxsWriteData_i[12].IN1
TxsWriteData_i[13] => TxsWriteData_i[13].IN1
TxsWriteData_i[14] => TxsWriteData_i[14].IN1
TxsWriteData_i[15] => TxsWriteData_i[15].IN1
TxsWriteData_i[16] => TxsWriteData_i[16].IN1
TxsWriteData_i[17] => TxsWriteData_i[17].IN1
TxsWriteData_i[18] => TxsWriteData_i[18].IN1
TxsWriteData_i[19] => TxsWriteData_i[19].IN1
TxsWriteData_i[20] => TxsWriteData_i[20].IN1
TxsWriteData_i[21] => TxsWriteData_i[21].IN1
TxsWriteData_i[22] => TxsWriteData_i[22].IN1
TxsWriteData_i[23] => TxsWriteData_i[23].IN1
TxsWriteData_i[24] => TxsWriteData_i[24].IN1
TxsWriteData_i[25] => TxsWriteData_i[25].IN1
TxsWriteData_i[26] => TxsWriteData_i[26].IN1
TxsWriteData_i[27] => TxsWriteData_i[27].IN1
TxsWriteData_i[28] => TxsWriteData_i[28].IN1
TxsWriteData_i[29] => TxsWriteData_i[29].IN1
TxsWriteData_i[30] => TxsWriteData_i[30].IN1
TxsWriteData_i[31] => TxsWriteData_i[31].IN1
TxsWriteData_i[32] => TxsWriteData_i[32].IN1
TxsWriteData_i[33] => TxsWriteData_i[33].IN1
TxsWriteData_i[34] => TxsWriteData_i[34].IN1
TxsWriteData_i[35] => TxsWriteData_i[35].IN1
TxsWriteData_i[36] => TxsWriteData_i[36].IN1
TxsWriteData_i[37] => TxsWriteData_i[37].IN1
TxsWriteData_i[38] => TxsWriteData_i[38].IN1
TxsWriteData_i[39] => TxsWriteData_i[39].IN1
TxsWriteData_i[40] => TxsWriteData_i[40].IN1
TxsWriteData_i[41] => TxsWriteData_i[41].IN1
TxsWriteData_i[42] => TxsWriteData_i[42].IN1
TxsWriteData_i[43] => TxsWriteData_i[43].IN1
TxsWriteData_i[44] => TxsWriteData_i[44].IN1
TxsWriteData_i[45] => TxsWriteData_i[45].IN1
TxsWriteData_i[46] => TxsWriteData_i[46].IN1
TxsWriteData_i[47] => TxsWriteData_i[47].IN1
TxsWriteData_i[48] => TxsWriteData_i[48].IN1
TxsWriteData_i[49] => TxsWriteData_i[49].IN1
TxsWriteData_i[50] => TxsWriteData_i[50].IN1
TxsWriteData_i[51] => TxsWriteData_i[51].IN1
TxsWriteData_i[52] => TxsWriteData_i[52].IN1
TxsWriteData_i[53] => TxsWriteData_i[53].IN1
TxsWriteData_i[54] => TxsWriteData_i[54].IN1
TxsWriteData_i[55] => TxsWriteData_i[55].IN1
TxsWriteData_i[56] => TxsWriteData_i[56].IN1
TxsWriteData_i[57] => TxsWriteData_i[57].IN1
TxsWriteData_i[58] => TxsWriteData_i[58].IN1
TxsWriteData_i[59] => TxsWriteData_i[59].IN1
TxsWriteData_i[60] => TxsWriteData_i[60].IN1
TxsWriteData_i[61] => TxsWriteData_i[61].IN1
TxsWriteData_i[62] => TxsWriteData_i[62].IN1
TxsWriteData_i[63] => TxsWriteData_i[63].IN1
TxsWrite_i => TxsWrite_i.IN1
aer_msi_num[0] => aer_msi_num_int[0].DATAA
aer_msi_num[1] => aer_msi_num_int[1].DATAA
aer_msi_num[2] => aer_msi_num_int[2].DATAA
aer_msi_num[3] => aer_msi_num_int[3].DATAA
aer_msi_num[4] => aer_msi_num_int[4].DATAA
app_int_sts => app_int_sts_int.DATAA
app_msi_num[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLAPPMSINUM
app_msi_num[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLAPPMSINUM1
app_msi_num[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLAPPMSINUM2
app_msi_num[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLAPPMSINUM3
app_msi_num[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLAPPMSINUM4
app_msi_req => app_msi_req_int.DATAA
app_msi_tc[0] => app_msi_tc_int[0].DATAA
app_msi_tc[1] => app_msi_tc_int[1].DATAA
app_msi_tc[2] => app_msi_tc_int[2].DATAA
avs_pcie_reconfig_address[0] => avs_pcie_reconfig_address[0].IN1
avs_pcie_reconfig_address[1] => avs_pcie_reconfig_address[1].IN1
avs_pcie_reconfig_address[2] => avs_pcie_reconfig_address[2].IN1
avs_pcie_reconfig_address[3] => avs_pcie_reconfig_address[3].IN1
avs_pcie_reconfig_address[4] => avs_pcie_reconfig_address[4].IN1
avs_pcie_reconfig_address[5] => avs_pcie_reconfig_address[5].IN1
avs_pcie_reconfig_address[6] => avs_pcie_reconfig_address[6].IN1
avs_pcie_reconfig_address[7] => avs_pcie_reconfig_address[7].IN1
avs_pcie_reconfig_chipselect => avs_pcie_reconfig_chipselect.IN1
avs_pcie_reconfig_clk => avs_pcie_reconfig_clk.IN1
avs_pcie_reconfig_read => avs_pcie_reconfig_read.IN1
avs_pcie_reconfig_rstn => ~NO_FANOUT~
avs_pcie_reconfig_write => avs_pcie_reconfig_write.IN1
avs_pcie_reconfig_writedata[0] => avs_pcie_reconfig_writedata[0].IN1
avs_pcie_reconfig_writedata[1] => avs_pcie_reconfig_writedata[1].IN1
avs_pcie_reconfig_writedata[2] => avs_pcie_reconfig_writedata[2].IN1
avs_pcie_reconfig_writedata[3] => avs_pcie_reconfig_writedata[3].IN1
avs_pcie_reconfig_writedata[4] => avs_pcie_reconfig_writedata[4].IN1
avs_pcie_reconfig_writedata[5] => avs_pcie_reconfig_writedata[5].IN1
avs_pcie_reconfig_writedata[6] => avs_pcie_reconfig_writedata[6].IN1
avs_pcie_reconfig_writedata[7] => avs_pcie_reconfig_writedata[7].IN1
avs_pcie_reconfig_writedata[8] => avs_pcie_reconfig_writedata[8].IN1
avs_pcie_reconfig_writedata[9] => avs_pcie_reconfig_writedata[9].IN1
avs_pcie_reconfig_writedata[10] => avs_pcie_reconfig_writedata[10].IN1
avs_pcie_reconfig_writedata[11] => avs_pcie_reconfig_writedata[11].IN1
avs_pcie_reconfig_writedata[12] => avs_pcie_reconfig_writedata[12].IN1
avs_pcie_reconfig_writedata[13] => avs_pcie_reconfig_writedata[13].IN1
avs_pcie_reconfig_writedata[14] => avs_pcie_reconfig_writedata[14].IN1
avs_pcie_reconfig_writedata[15] => avs_pcie_reconfig_writedata[15].IN1
core_clk_in => cyclone_iii.cycloneiv_hssi_pcie_hip.CORE_CLK_IN
cpl_err[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.CPLERR
cpl_err[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.CPLERR1
cpl_err[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.CPLERR2
cpl_err[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.CPLERR3
cpl_err[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.CPLERR4
cpl_err[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.CPLERR5
cpl_err[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.CPLERR6
cpl_pending => cpl_pending_int.DATAA
crst => cyclone_iii.cycloneiv_hssi_pcie_hip.CORECRST
dbg_pipex1_rx[0] => ~NO_FANOUT~
dbg_pipex1_rx[1] => ~NO_FANOUT~
dbg_pipex1_rx[2] => ~NO_FANOUT~
dbg_pipex1_rx[3] => ~NO_FANOUT~
dbg_pipex1_rx[4] => ~NO_FANOUT~
dbg_pipex1_rx[5] => ~NO_FANOUT~
dbg_pipex1_rx[6] => ~NO_FANOUT~
dbg_pipex1_rx[7] => ~NO_FANOUT~
dbg_pipex1_rx[8] => ~NO_FANOUT~
dbg_pipex1_rx[9] => ~NO_FANOUT~
dbg_pipex1_rx[10] => ~NO_FANOUT~
dbg_pipex1_rx[11] => ~NO_FANOUT~
dbg_pipex1_rx[12] => ~NO_FANOUT~
dbg_pipex1_rx[13] => ~NO_FANOUT~
dbg_pipex1_rx[14] => ~NO_FANOUT~
hpg_ctrler[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLHPGCTRLER
hpg_ctrler[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLHPGCTRLER1
hpg_ctrler[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLHPGCTRLER2
hpg_ctrler[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLHPGCTRLER3
hpg_ctrler[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLHPGCTRLER4
lmi_addr[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR
lmi_addr[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR1
lmi_addr[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR2
lmi_addr[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR3
lmi_addr[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR4
lmi_addr[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR5
lmi_addr[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR6
lmi_addr[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR7
lmi_addr[8] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR8
lmi_addr[9] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR9
lmi_addr[10] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR10
lmi_addr[11] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR11
lmi_din[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN
lmi_din[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN1
lmi_din[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN2
lmi_din[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN3
lmi_din[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN4
lmi_din[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN5
lmi_din[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN6
lmi_din[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN7
lmi_din[8] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN8
lmi_din[9] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN9
lmi_din[10] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN10
lmi_din[11] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN11
lmi_din[12] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN12
lmi_din[13] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN13
lmi_din[14] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN14
lmi_din[15] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN15
lmi_din[16] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN16
lmi_din[17] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN17
lmi_din[18] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN18
lmi_din[19] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN19
lmi_din[20] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN20
lmi_din[21] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN21
lmi_din[22] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN22
lmi_din[23] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN23
lmi_din[24] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN24
lmi_din[25] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN25
lmi_din[26] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN26
lmi_din[27] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN27
lmi_din[28] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN28
lmi_din[29] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN29
lmi_din[30] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN30
lmi_din[31] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN31
lmi_rden => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIRDEN
lmi_wren => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIWREN
mode[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.MODE
mode[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.MODE1
npor => npor.IN2
pclk_central => cyclone_iii.cycloneiv_hssi_pcie_hip.PCLK_CENTRAL
pclk_ch0 => cyclone_iii.cycloneiv_hssi_pcie_hip.PCLK_CH0
pex_msi_num[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPEXMSINUM
pex_msi_num[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPEXMSINUM1
pex_msi_num[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPEXMSINUM2
pex_msi_num[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPEXMSINUM3
pex_msi_num[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPEXMSINUM4
phystatus0_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS
phystatus1_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS1
phystatus2_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS2
phystatus3_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS3
phystatus4_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS4
phystatus5_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS5
phystatus6_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS6
phystatus7_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS7
pld_clk => pld_clk.IN4
pll_fixed_clk => cyclone_iii.cycloneiv_hssi_pcie_hip.PLL_FIXED_CLK
pm_auxpwr => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMAUXPWR
pm_data[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA
pm_data[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA1
pm_data[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA2
pm_data[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA3
pm_data[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA4
pm_data[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA5
pm_data[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA6
pm_data[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA7
pm_data[8] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA8
pm_data[9] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA9
pm_event => pm_event_int.DATAA
pme_to_cr => pme_to_cr_int.DATAA
rc_areset => g_reset_controller.rc_areset_rrr.PRESET
rc_areset => g_reset_controller.rc_areset_rr.PRESET
rc_areset => g_reset_controller.rc_areset_r.PRESET
rc_inclk_eq_125mhz => rc_inclk_eq_125mhz.IN1
rc_pll_locked => rc_pll_locked.IN1
rc_rx_pll_locked_one => rc_rx_pll_locked_one.IN1
rx_st_mask0 => rx_st_mask0_int.DATAA
rx_st_mask1 => cyclone_iii.cycloneiv_hssi_pcie_hip.RXMASKVC1
rx_st_ready0 => rx_st_ready0_int.DATAA
rx_st_ready1 => cyclone_iii.cycloneiv_hssi_pcie_hip.RXREADYVC1
rxdata0_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA
rxdata0_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA1
rxdata0_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA2
rxdata0_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA3
rxdata0_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA4
rxdata0_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA5
rxdata0_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA6
rxdata0_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA7
rxdata1_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA8
rxdata1_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA9
rxdata1_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA10
rxdata1_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA11
rxdata1_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA12
rxdata1_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA13
rxdata1_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA14
rxdata1_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA15
rxdata2_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA16
rxdata2_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA17
rxdata2_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA18
rxdata2_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA19
rxdata2_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA20
rxdata2_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA21
rxdata2_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA22
rxdata2_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA23
rxdata3_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA24
rxdata3_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA25
rxdata3_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA26
rxdata3_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA27
rxdata3_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA28
rxdata3_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA29
rxdata3_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA30
rxdata3_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA31
rxdata4_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA32
rxdata4_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA33
rxdata4_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA34
rxdata4_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA35
rxdata4_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA36
rxdata4_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA37
rxdata4_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA38
rxdata4_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA39
rxdata5_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA40
rxdata5_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA41
rxdata5_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA42
rxdata5_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA43
rxdata5_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA44
rxdata5_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA45
rxdata5_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA46
rxdata5_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA47
rxdata6_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA48
rxdata6_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA49
rxdata6_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA50
rxdata6_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA51
rxdata6_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA52
rxdata6_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA53
rxdata6_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA54
rxdata6_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA55
rxdata7_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA56
rxdata7_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA57
rxdata7_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA58
rxdata7_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA59
rxdata7_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA60
rxdata7_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA61
rxdata7_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA62
rxdata7_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA63
rxdatak0_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK
rxdatak1_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK1
rxdatak2_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK2
rxdatak3_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK3
rxdatak4_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK4
rxdatak5_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK5
rxdatak6_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK6
rxdatak7_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK7
rxelecidle0_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE
rxelecidle1_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE1
rxelecidle2_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE2
rxelecidle3_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE3
rxelecidle4_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE4
rxelecidle5_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE5
rxelecidle6_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE6
rxelecidle7_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE7
rxstatus0_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS
rxstatus0_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS1
rxstatus0_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS2
rxstatus1_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS3
rxstatus1_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS4
rxstatus1_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS5
rxstatus2_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS6
rxstatus2_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS7
rxstatus2_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS8
rxstatus3_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS9
rxstatus3_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS10
rxstatus3_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS11
rxstatus4_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS12
rxstatus4_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS13
rxstatus4_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS14
rxstatus5_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS15
rxstatus5_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS16
rxstatus5_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS17
rxstatus6_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS18
rxstatus6_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS19
rxstatus6_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS20
rxstatus7_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS21
rxstatus7_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS22
rxstatus7_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS23
rxvalid0_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID
rxvalid1_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID1
rxvalid2_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID2
rxvalid3_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID3
rxvalid4_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID4
rxvalid5_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID5
rxvalid6_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID6
rxvalid7_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID7
srst => srst.IN3
swdn_in[0] => swdn_in_int[0].DATAA
swdn_in[1] => swdn_in_int[1].DATAA
swdn_in[2] => swdn_in_int[2].DATAA
swup_in[0] => swup_in_int[0].DATAA
swup_in[1] => swup_in_int[1].DATAA
swup_in[2] => swup_in_int[2].DATAA
swup_in[3] => swup_in_int[3].DATAA
swup_in[4] => swup_in_int[4].DATAA
swup_in[5] => swup_in_int[5].DATAA
swup_in[6] => swup_in_int[6].DATAA
test_in[0] => test_in[0].IN1
test_in[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP1
test_in[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP2
test_in[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP3
test_in[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP4
test_in[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP5
test_in[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP6
test_in[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP7
test_in[8] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP8
test_in[9] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP9
test_in[10] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP10
test_in[11] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP11
test_in[12] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP12
test_in[13] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP13
test_in[14] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP14
test_in[15] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP15
test_in[16] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP16
test_in[17] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP17
test_in[18] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP18
test_in[19] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP19
test_in[20] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP20
test_in[21] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP21
test_in[22] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP22
test_in[23] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP23
test_in[24] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP24
test_in[25] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP25
test_in[26] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP26
test_in[27] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP27
test_in[28] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP28
test_in[29] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP29
test_in[30] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP30
test_in[31] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP31
test_in[32] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP32
test_in[33] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP33
test_in[34] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP34
test_in[35] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP35
test_in[36] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP36
test_in[37] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP37
test_in[38] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP38
test_in[39] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP39
tl_slotclk_cfg => cyclone_iii.cycloneiv_hssi_pcie_hip.TLSLOTCLKCFG
tlbp_dl_aspm_cr0 => cyclone_iii.cycloneiv_hssi_pcie_hip.DL_ASPM_CR0
tlbp_dl_comclk_reg => cyclone_iii.cycloneiv_hssi_pcie_hip.DL_COMCLK_REG
tlbp_dl_ctrl_link2[0] => dlctrllink2[0].DATAA
tlbp_dl_ctrl_link2[1] => dlctrllink2[1].DATAA
tlbp_dl_ctrl_link2[2] => dlctrllink2[2].DATAA
tlbp_dl_ctrl_link2[3] => dlctrllink2[3].DATAA
tlbp_dl_ctrl_link2[4] => dlctrllink2[4].DATAA
tlbp_dl_ctrl_link2[5] => dlctrllink2[5].DATAA
tlbp_dl_ctrl_link2[6] => dlctrllink2[6].DATAA
tlbp_dl_ctrl_link2[7] => dlctrllink2[7].DATAA
tlbp_dl_ctrl_link2[8] => dlctrllink2[8].DATAA
tlbp_dl_ctrl_link2[9] => dlctrllink2[9].DATAA
tlbp_dl_ctrl_link2[10] => dlctrllink2[10].DATAA
tlbp_dl_ctrl_link2[11] => dlctrllink2[11].DATAA
tlbp_dl_ctrl_link2[12] => dlctrllink2[12].DATAA
tlbp_dl_data_upfc[0] => dldataupfc[0].DATAA
tlbp_dl_data_upfc[1] => dldataupfc[1].DATAA
tlbp_dl_data_upfc[2] => dldataupfc[2].DATAA
tlbp_dl_data_upfc[3] => dldataupfc[3].DATAA
tlbp_dl_data_upfc[4] => dldataupfc[4].DATAA
tlbp_dl_data_upfc[5] => dldataupfc[5].DATAA
tlbp_dl_data_upfc[6] => dldataupfc[6].DATAA
tlbp_dl_data_upfc[7] => dldataupfc[7].DATAA
tlbp_dl_data_upfc[8] => dldataupfc[8].DATAA
tlbp_dl_data_upfc[9] => dldataupfc[9].DATAA
tlbp_dl_data_upfc[10] => dldataupfc[10].DATAA
tlbp_dl_data_upfc[11] => dldataupfc[11].DATAA
tlbp_dl_hdr_upfc[0] => dlhdrupfc[0].DATAA
tlbp_dl_hdr_upfc[1] => dlhdrupfc[1].DATAA
tlbp_dl_hdr_upfc[2] => dlhdrupfc[2].DATAA
tlbp_dl_hdr_upfc[3] => dlhdrupfc[3].DATAA
tlbp_dl_hdr_upfc[4] => dlhdrupfc[4].DATAA
tlbp_dl_hdr_upfc[5] => dlhdrupfc[5].DATAA
tlbp_dl_hdr_upfc[6] => dlhdrupfc[6].DATAA
tlbp_dl_hdr_upfc[7] => dlhdrupfc[7].DATAA
tlbp_dl_inh_dllp => dlinhdllp.DATAA
tlbp_dl_maxpload_dcr[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.DLMAXPLOADDCR
tlbp_dl_maxpload_dcr[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.DLMAXPLOADDCR1
tlbp_dl_maxpload_dcr[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.DLMAXPLOADDCR2
tlbp_dl_req_phycfg[0] => dlreqphycfg[0].DATAA
tlbp_dl_req_phycfg[1] => dlreqphycfg[1].DATAA
tlbp_dl_req_phycfg[2] => dlreqphycfg[2].DATAA
tlbp_dl_req_phycfg[3] => dlreqphycfg[3].DATAA
tlbp_dl_req_phypm[0] => dlreqphypm[0].DATAA
tlbp_dl_req_phypm[1] => dlreqphypm[1].DATAA
tlbp_dl_req_phypm[2] => dlreqphypm[2].DATAA
tlbp_dl_req_phypm[3] => dlreqphypm[3].DATAA
tlbp_dl_req_upfc => dlrequpfc.DATAA
tlbp_dl_req_wake => dlreqwake.DATAA
tlbp_dl_rx_ecrcchk => dlrxecrcchk.DATAA
tlbp_dl_snd_upfc => dlsndupfc.DATAA
tlbp_dl_tx_reqpm => dltxreqpm.DATAA
tlbp_dl_tx_typpm[0] => dltxtyppm[0].DATAA
tlbp_dl_tx_typpm[1] => dltxtyppm[1].DATAA
tlbp_dl_tx_typpm[2] => dltxtyppm[2].DATAA
tlbp_dl_txcfg_extsy => dltxcfgextsy.DATAA
tlbp_dl_typ_upfc[0] => dltypupfc[0].DATAA
tlbp_dl_typ_upfc[1] => dltypupfc[1].DATAA
tlbp_dl_vc_ctrl[0] => dlvcctrl[0].DATAA
tlbp_dl_vc_ctrl[1] => dlvcctrl[1].DATAA
tlbp_dl_vc_ctrl[2] => dlvcctrl[2].DATAA
tlbp_dl_vc_ctrl[3] => dlvcctrl[3].DATAA
tlbp_dl_vc_ctrl[4] => dlvcctrl[4].DATAA
tlbp_dl_vc_ctrl[5] => dlvcctrl[5].DATAA
tlbp_dl_vc_ctrl[6] => dlvcctrl[6].DATAA
tlbp_dl_vc_ctrl[7] => dlvcctrl[7].DATAA
tlbp_dl_vcid_map[0] => dlvcidmap[0].DATAA
tlbp_dl_vcid_map[1] => dlvcidmap[1].DATAA
tlbp_dl_vcid_map[2] => dlvcidmap[2].DATAA
tlbp_dl_vcid_map[3] => dlvcidmap[3].DATAA
tlbp_dl_vcid_map[4] => dlvcidmap[4].DATAA
tlbp_dl_vcid_map[5] => dlvcidmap[5].DATAA
tlbp_dl_vcid_map[6] => dlvcidmap[6].DATAA
tlbp_dl_vcid_map[7] => dlvcidmap[7].DATAA
tlbp_dl_vcid_map[8] => dlvcidmap[8].DATAA
tlbp_dl_vcid_map[9] => dlvcidmap[9].DATAA
tlbp_dl_vcid_map[10] => dlvcidmap[10].DATAA
tlbp_dl_vcid_map[11] => dlvcidmap[11].DATAA
tlbp_dl_vcid_map[12] => dlvcidmap[12].DATAA
tlbp_dl_vcid_map[13] => dlvcidmap[13].DATAA
tlbp_dl_vcid_map[14] => dlvcidmap[14].DATAA
tlbp_dl_vcid_map[15] => dlvcidmap[15].DATAA
tlbp_dl_vcid_map[16] => dlvcidmap[16].DATAA
tlbp_dl_vcid_map[17] => dlvcidmap[17].DATAA
tlbp_dl_vcid_map[18] => dlvcidmap[18].DATAA
tlbp_dl_vcid_map[19] => dlvcidmap[19].DATAA
tlbp_dl_vcid_map[20] => dlvcidmap[20].DATAA
tlbp_dl_vcid_map[21] => dlvcidmap[21].DATAA
tlbp_dl_vcid_map[22] => dlvcidmap[22].DATAA
tlbp_dl_vcid_map[23] => dlvcidmap[23].DATAA
tlbp_dl_vcid_upfc[0] => dlvcidupfc[0].DATAA
tlbp_dl_vcid_upfc[1] => dlvcidupfc[1].DATAA
tlbp_dl_vcid_upfc[2] => dlvcidupfc[2].DATAA
tx_st_data0[0] => tx_st_data0_int.DATAA
tx_st_data0[1] => tx_st_data0_int.DATAA
tx_st_data0[2] => tx_st_data0_int.DATAA
tx_st_data0[3] => tx_st_data0_int.DATAA
tx_st_data0[4] => tx_st_data0_int.DATAA
tx_st_data0[5] => tx_st_data0_int.DATAA
tx_st_data0[6] => tx_st_data0_int.DATAA
tx_st_data0[7] => tx_st_data0_int.DATAA
tx_st_data0[8] => tx_st_data0_int.DATAA
tx_st_data0[9] => tx_st_data0_int.DATAA
tx_st_data0[10] => tx_st_data0_int.DATAA
tx_st_data0[11] => tx_st_data0_int.DATAA
tx_st_data0[12] => tx_st_data0_int.DATAA
tx_st_data0[13] => tx_st_data0_int.DATAA
tx_st_data0[14] => tx_st_data0_int.DATAA
tx_st_data0[15] => tx_st_data0_int.DATAA
tx_st_data0[16] => tx_st_data0_int.DATAA
tx_st_data0[17] => tx_st_data0_int.DATAA
tx_st_data0[18] => tx_st_data0_int.DATAA
tx_st_data0[19] => tx_st_data0_int.DATAA
tx_st_data0[20] => tx_st_data0_int.DATAA
tx_st_data0[21] => tx_st_data0_int.DATAA
tx_st_data0[22] => tx_st_data0_int.DATAA
tx_st_data0[23] => tx_st_data0_int.DATAA
tx_st_data0[24] => tx_st_data0_int.DATAA
tx_st_data0[25] => tx_st_data0_int.DATAA
tx_st_data0[26] => tx_st_data0_int.DATAA
tx_st_data0[27] => tx_st_data0_int.DATAA
tx_st_data0[28] => tx_st_data0_int.DATAA
tx_st_data0[29] => tx_st_data0_int.DATAA
tx_st_data0[30] => tx_st_data0_int.DATAA
tx_st_data0[31] => tx_st_data0_int.DATAA
tx_st_data0[32] => tx_st_data0_int[32].DATAA
tx_st_data0[33] => tx_st_data0_int[33].DATAA
tx_st_data0[34] => tx_st_data0_int[34].DATAA
tx_st_data0[35] => tx_st_data0_int[35].DATAA
tx_st_data0[36] => tx_st_data0_int[36].DATAA
tx_st_data0[37] => tx_st_data0_int[37].DATAA
tx_st_data0[38] => tx_st_data0_int[38].DATAA
tx_st_data0[39] => tx_st_data0_int[39].DATAA
tx_st_data0[40] => tx_st_data0_int[40].DATAA
tx_st_data0[41] => tx_st_data0_int[41].DATAA
tx_st_data0[42] => tx_st_data0_int[42].DATAA
tx_st_data0[43] => tx_st_data0_int[43].DATAA
tx_st_data0[44] => tx_st_data0_int[44].DATAA
tx_st_data0[45] => tx_st_data0_int[45].DATAA
tx_st_data0[46] => tx_st_data0_int[46].DATAA
tx_st_data0[47] => tx_st_data0_int[47].DATAA
tx_st_data0[48] => tx_st_data0_int[48].DATAA
tx_st_data0[49] => tx_st_data0_int[49].DATAA
tx_st_data0[50] => tx_st_data0_int[50].DATAA
tx_st_data0[51] => tx_st_data0_int[51].DATAA
tx_st_data0[52] => tx_st_data0_int[52].DATAA
tx_st_data0[53] => tx_st_data0_int[53].DATAA
tx_st_data0[54] => tx_st_data0_int[54].DATAA
tx_st_data0[55] => tx_st_data0_int[55].DATAA
tx_st_data0[56] => tx_st_data0_int[56].DATAA
tx_st_data0[57] => tx_st_data0_int[57].DATAA
tx_st_data0[58] => tx_st_data0_int[58].DATAA
tx_st_data0[59] => tx_st_data0_int[59].DATAA
tx_st_data0[60] => tx_st_data0_int[60].DATAA
tx_st_data0[61] => tx_st_data0_int[61].DATAA
tx_st_data0[62] => tx_st_data0_int[62].DATAA
tx_st_data0[63] => tx_st_data0_int[63].DATAA
tx_st_data0_p1[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC01
tx_st_data0_p1[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC011
tx_st_data0_p1[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC012
tx_st_data0_p1[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC013
tx_st_data0_p1[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC014
tx_st_data0_p1[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC015
tx_st_data0_p1[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC016
tx_st_data0_p1[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC017
tx_st_data0_p1[8] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC018
tx_st_data0_p1[9] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC019
tx_st_data0_p1[10] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0110
tx_st_data0_p1[11] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0111
tx_st_data0_p1[12] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0112
tx_st_data0_p1[13] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0113
tx_st_data0_p1[14] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0114
tx_st_data0_p1[15] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0115
tx_st_data0_p1[16] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0116
tx_st_data0_p1[17] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0117
tx_st_data0_p1[18] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0118
tx_st_data0_p1[19] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0119
tx_st_data0_p1[20] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0120
tx_st_data0_p1[21] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0121
tx_st_data0_p1[22] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0122
tx_st_data0_p1[23] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0123
tx_st_data0_p1[24] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0124
tx_st_data0_p1[25] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0125
tx_st_data0_p1[26] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0126
tx_st_data0_p1[27] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0127
tx_st_data0_p1[28] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0128
tx_st_data0_p1[29] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0129
tx_st_data0_p1[30] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0130
tx_st_data0_p1[31] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0131
tx_st_data0_p1[32] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0132
tx_st_data0_p1[33] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0133
tx_st_data0_p1[34] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0134
tx_st_data0_p1[35] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0135
tx_st_data0_p1[36] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0136
tx_st_data0_p1[37] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0137
tx_st_data0_p1[38] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0138
tx_st_data0_p1[39] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0139
tx_st_data0_p1[40] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0140
tx_st_data0_p1[41] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0141
tx_st_data0_p1[42] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0142
tx_st_data0_p1[43] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0143
tx_st_data0_p1[44] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0144
tx_st_data0_p1[45] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0145
tx_st_data0_p1[46] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0146
tx_st_data0_p1[47] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0147
tx_st_data0_p1[48] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0148
tx_st_data0_p1[49] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0149
tx_st_data0_p1[50] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0150
tx_st_data0_p1[51] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0151
tx_st_data0_p1[52] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0152
tx_st_data0_p1[53] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0153
tx_st_data0_p1[54] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0154
tx_st_data0_p1[55] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0155
tx_st_data0_p1[56] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0156
tx_st_data0_p1[57] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0157
tx_st_data0_p1[58] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0158
tx_st_data0_p1[59] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0159
tx_st_data0_p1[60] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0160
tx_st_data0_p1[61] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0161
tx_st_data0_p1[62] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0162
tx_st_data0_p1[63] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0163
tx_st_data1[0] => tx_st_data1_int[0].IN1
tx_st_data1[1] => tx_st_data1_int[1].IN1
tx_st_data1[2] => tx_st_data1_int[2].IN1
tx_st_data1[3] => tx_st_data1_int[3].IN1
tx_st_data1[4] => tx_st_data1_int[4].IN1
tx_st_data1[5] => tx_st_data1_int[5].IN1
tx_st_data1[6] => tx_st_data1_int[6].IN1
tx_st_data1[7] => tx_st_data1_int[7].IN1
tx_st_data1[8] => tx_st_data1_int[8].IN1
tx_st_data1[9] => tx_st_data1_int[9].IN1
tx_st_data1[10] => tx_st_data1_int[10].IN1
tx_st_data1[11] => tx_st_data1_int[11].IN1
tx_st_data1[12] => tx_st_data1_int[12].IN1
tx_st_data1[13] => tx_st_data1_int[13].IN1
tx_st_data1[14] => tx_st_data1_int[14].IN1
tx_st_data1[15] => tx_st_data1_int[15].IN1
tx_st_data1[16] => tx_st_data1_int[16].IN1
tx_st_data1[17] => tx_st_data1_int[17].IN1
tx_st_data1[18] => tx_st_data1_int[18].IN1
tx_st_data1[19] => tx_st_data1_int[19].IN1
tx_st_data1[20] => tx_st_data1_int[20].IN1
tx_st_data1[21] => tx_st_data1_int[21].IN1
tx_st_data1[22] => tx_st_data1_int[22].IN1
tx_st_data1[23] => tx_st_data1_int[23].IN1
tx_st_data1[24] => tx_st_data1_int[24].IN1
tx_st_data1[25] => tx_st_data1_int[25].IN1
tx_st_data1[26] => tx_st_data1_int[26].IN1
tx_st_data1[27] => tx_st_data1_int[27].IN1
tx_st_data1[28] => tx_st_data1_int[28].IN1
tx_st_data1[29] => tx_st_data1_int[29].IN1
tx_st_data1[30] => tx_st_data1_int[30].IN1
tx_st_data1[31] => tx_st_data1_int[31].IN1
tx_st_data1[32] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1032
tx_st_data1[33] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1033
tx_st_data1[34] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1034
tx_st_data1[35] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1035
tx_st_data1[36] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1036
tx_st_data1[37] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1037
tx_st_data1[38] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1038
tx_st_data1[39] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1039
tx_st_data1[40] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1040
tx_st_data1[41] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1041
tx_st_data1[42] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1042
tx_st_data1[43] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1043
tx_st_data1[44] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1044
tx_st_data1[45] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1045
tx_st_data1[46] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1046
tx_st_data1[47] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1047
tx_st_data1[48] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1048
tx_st_data1[49] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1049
tx_st_data1[50] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1050
tx_st_data1[51] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1051
tx_st_data1[52] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1052
tx_st_data1[53] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1053
tx_st_data1[54] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1054
tx_st_data1[55] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1055
tx_st_data1[56] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1056
tx_st_data1[57] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1057
tx_st_data1[58] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1058
tx_st_data1[59] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1059
tx_st_data1[60] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1060
tx_st_data1[61] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1061
tx_st_data1[62] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1062
tx_st_data1[63] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1063
tx_st_data1_p1[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC11
tx_st_data1_p1[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC111
tx_st_data1_p1[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC112
tx_st_data1_p1[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC113
tx_st_data1_p1[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC114
tx_st_data1_p1[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC115
tx_st_data1_p1[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC116
tx_st_data1_p1[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC117
tx_st_data1_p1[8] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC118
tx_st_data1_p1[9] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC119
tx_st_data1_p1[10] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1110
tx_st_data1_p1[11] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1111
tx_st_data1_p1[12] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1112
tx_st_data1_p1[13] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1113
tx_st_data1_p1[14] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1114
tx_st_data1_p1[15] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1115
tx_st_data1_p1[16] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1116
tx_st_data1_p1[17] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1117
tx_st_data1_p1[18] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1118
tx_st_data1_p1[19] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1119
tx_st_data1_p1[20] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1120
tx_st_data1_p1[21] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1121
tx_st_data1_p1[22] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1122
tx_st_data1_p1[23] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1123
tx_st_data1_p1[24] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1124
tx_st_data1_p1[25] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1125
tx_st_data1_p1[26] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1126
tx_st_data1_p1[27] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1127
tx_st_data1_p1[28] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1128
tx_st_data1_p1[29] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1129
tx_st_data1_p1[30] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1130
tx_st_data1_p1[31] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1131
tx_st_data1_p1[32] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1132
tx_st_data1_p1[33] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1133
tx_st_data1_p1[34] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1134
tx_st_data1_p1[35] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1135
tx_st_data1_p1[36] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1136
tx_st_data1_p1[37] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1137
tx_st_data1_p1[38] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1138
tx_st_data1_p1[39] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1139
tx_st_data1_p1[40] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1140
tx_st_data1_p1[41] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1141
tx_st_data1_p1[42] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1142
tx_st_data1_p1[43] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1143
tx_st_data1_p1[44] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1144
tx_st_data1_p1[45] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1145
tx_st_data1_p1[46] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1146
tx_st_data1_p1[47] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1147
tx_st_data1_p1[48] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1148
tx_st_data1_p1[49] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1149
tx_st_data1_p1[50] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1150
tx_st_data1_p1[51] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1151
tx_st_data1_p1[52] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1152
tx_st_data1_p1[53] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1153
tx_st_data1_p1[54] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1154
tx_st_data1_p1[55] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1155
tx_st_data1_p1[56] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1156
tx_st_data1_p1[57] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1157
tx_st_data1_p1[58] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1158
tx_st_data1_p1[59] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1159
tx_st_data1_p1[60] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1160
tx_st_data1_p1[61] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1161
tx_st_data1_p1[62] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1162
tx_st_data1_p1[63] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1163
tx_st_eop0 => tx_st_eop0_int.DATAA
tx_st_eop0_p1 => tx_st_eop0_p1.IN1
tx_st_eop1 => tx_st_eop1.IN1
tx_st_eop1_p1 => tx_st_eop1_p1.IN1
tx_st_err0 => tx_st_err0_int.DATAA
tx_st_err1 => tx_st_err1.IN1
tx_st_sop0 => tx_st_sop0_int.DATAA
tx_st_sop0_p1 => cyclone_iii.cycloneiv_hssi_pcie_hip.TXSOPVC01
tx_st_sop1 => tx_st_sop1_int.IN1
tx_st_sop1_p1 => cyclone_iii.cycloneiv_hssi_pcie_hip.TXSOPVC11
tx_st_valid0 => tx_st_valid0_int.DATAA
tx_st_valid1 => tx_st_valid1_int.IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0
inclk => rx_pll_locked_sync_r.CLK
inclk => rx_pll_locked_cnt[0].CLK
inclk => rx_pll_locked_cnt[1].CLK
inclk => rx_pll_locked_cnt[2].CLK
inclk => ld_ws_tmr_short.CLK
inclk => ld_ws_tmr.CLK
inclk => ws_tmr_eq_0.CLK
inclk => waitstate_timer[0].CLK
inclk => waitstate_timer[1].CLK
inclk => waitstate_timer[2].CLK
inclk => waitstate_timer[3].CLK
inclk => waitstate_timer[4].CLK
inclk => waitstate_timer[5].CLK
inclk => waitstate_timer[6].CLK
inclk => waitstate_timer[7].CLK
inclk => waitstate_timer[8].CLK
inclk => waitstate_timer[9].CLK
inclk => waitstate_timer[10].CLK
inclk => waitstate_timer[11].CLK
inclk => waitstate_timer[12].CLK
inclk => waitstate_timer[13].CLK
inclk => waitstate_timer[14].CLK
inclk => waitstate_timer[15].CLK
inclk => waitstate_timer[16].CLK
inclk => waitstate_timer[17].CLK
inclk => waitstate_timer[18].CLK
inclk => waitstate_timer[19].CLK
inclk => rxdigitalreset_r.CLK
inclk => rxanalogreset_r.CLK
inclk => txdigitalreset_r.CLK
inclk => pll_locked_r[0].CLK
inclk => pll_locked_r[1].CLK
inclk => pll_locked_r[2].CLK
inclk => rx_pll_locked_r[0].CLK
inclk => rx_pll_locked_r[1].CLK
inclk => rx_pll_locked_r[2].CLK
inclk => rst_ctrl_sm~1.DATAIN
async_reset => rx_pll_locked_sync_r.ACLR
async_reset => rx_pll_locked_cnt[0].ACLR
async_reset => rx_pll_locked_cnt[1].ACLR
async_reset => rx_pll_locked_cnt[2].ACLR
async_reset => ld_ws_tmr_short.ACLR
async_reset => ld_ws_tmr.PRESET
async_reset => ws_tmr_eq_0.ACLR
async_reset => waitstate_timer[0].PRESET
async_reset => waitstate_timer[1].PRESET
async_reset => waitstate_timer[2].PRESET
async_reset => waitstate_timer[3].PRESET
async_reset => waitstate_timer[4].PRESET
async_reset => waitstate_timer[5].PRESET
async_reset => waitstate_timer[6].PRESET
async_reset => waitstate_timer[7].PRESET
async_reset => waitstate_timer[8].PRESET
async_reset => waitstate_timer[9].PRESET
async_reset => waitstate_timer[10].PRESET
async_reset => waitstate_timer[11].PRESET
async_reset => waitstate_timer[12].PRESET
async_reset => waitstate_timer[13].PRESET
async_reset => waitstate_timer[14].PRESET
async_reset => waitstate_timer[15].PRESET
async_reset => waitstate_timer[16].PRESET
async_reset => waitstate_timer[17].PRESET
async_reset => waitstate_timer[18].PRESET
async_reset => waitstate_timer[19].PRESET
async_reset => rxdigitalreset_r.PRESET
async_reset => rxanalogreset_r.PRESET
async_reset => txdigitalreset_r.PRESET
async_reset => pll_locked_r[0].ACLR
async_reset => pll_locked_r[1].ACLR
async_reset => pll_locked_r[2].ACLR
async_reset => rx_pll_locked_r[0].ACLR
async_reset => rx_pll_locked_r[1].ACLR
async_reset => rx_pll_locked_r[2].ACLR
async_reset => gxb_powerdown.DATAIN
async_reset => rst_ctrl_sm~3.DATAIN
test_sim => waitstate_timer.OUTPUTSELECT
test_sim => waitstate_timer.OUTPUTSELECT
test_sim => waitstate_timer.DATAB
test_sim => waitstate_timer.DATAB
test_sim => waitstate_timer.DATAB
test_sim => waitstate_timer.DATAB
pll_locked => pll_locked_r[0].DATAIN
rx_pll_locked => rx_pll_locked_r[0].DATAIN
fifo_err => rst_ctrl_sm.DATAB
fifo_err => rst_ctrl_sm.DATAB
inclk_eq_125mhz => waitstate_timer.DATAA
inclk_eq_125mhz => waitstate_timer.DATAA
gxb_powerdown <= async_reset.DB_MAX_OUTPUT_PORT_TYPE
txdigitalreset <= txdigitalreset.DB_MAX_OUTPUT_PORT_TYPE
rxanalogreset <= rxanalogreset.DB_MAX_OUTPUT_PORT_TYPE
rxdigitalreset <= rxdigitalreset.DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0
avs_pcie_reconfig_address[0] => shift_dprioin.DATAB
avs_pcie_reconfig_address[0] => Decoder0.IN6
avs_pcie_reconfig_address[0] => LessThan1.IN14
avs_pcie_reconfig_address[0] => LessThan2.IN14
avs_pcie_reconfig_address[0] => LessThan3.IN14
avs_pcie_reconfig_address[0] => LessThan4.IN14
avs_pcie_reconfig_address[0] => LessThan5.IN14
avs_pcie_reconfig_address[0] => Equal2.IN6
avs_pcie_reconfig_address[0] => Equal3.IN1
avs_pcie_reconfig_address[0] => Equal5.IN0
avs_pcie_reconfig_address[0] => Equal6.IN6
avs_pcie_reconfig_address[1] => shift_dprioin.DATAB
avs_pcie_reconfig_address[1] => Decoder0.IN5
avs_pcie_reconfig_address[1] => LessThan1.IN13
avs_pcie_reconfig_address[1] => LessThan2.IN13
avs_pcie_reconfig_address[1] => LessThan3.IN13
avs_pcie_reconfig_address[1] => LessThan4.IN13
avs_pcie_reconfig_address[1] => LessThan5.IN13
avs_pcie_reconfig_address[1] => Equal2.IN5
avs_pcie_reconfig_address[1] => Equal3.IN0
avs_pcie_reconfig_address[1] => Equal5.IN6
avs_pcie_reconfig_address[1] => Equal6.IN0
avs_pcie_reconfig_address[2] => shift_dprioin.DATAB
avs_pcie_reconfig_address[2] => Decoder0.IN4
avs_pcie_reconfig_address[2] => LessThan1.IN12
avs_pcie_reconfig_address[2] => LessThan2.IN12
avs_pcie_reconfig_address[2] => LessThan3.IN12
avs_pcie_reconfig_address[2] => LessThan4.IN12
avs_pcie_reconfig_address[2] => LessThan5.IN12
avs_pcie_reconfig_address[2] => Equal2.IN4
avs_pcie_reconfig_address[2] => Equal3.IN6
avs_pcie_reconfig_address[2] => Equal5.IN5
avs_pcie_reconfig_address[2] => Equal6.IN5
avs_pcie_reconfig_address[3] => shift_dprioin.DATAB
avs_pcie_reconfig_address[3] => Decoder0.IN3
avs_pcie_reconfig_address[3] => LessThan1.IN11
avs_pcie_reconfig_address[3] => LessThan2.IN11
avs_pcie_reconfig_address[3] => LessThan3.IN11
avs_pcie_reconfig_address[3] => LessThan4.IN11
avs_pcie_reconfig_address[3] => LessThan5.IN11
avs_pcie_reconfig_address[3] => Equal2.IN3
avs_pcie_reconfig_address[3] => Equal3.IN5
avs_pcie_reconfig_address[3] => Equal5.IN4
avs_pcie_reconfig_address[3] => Equal6.IN4
avs_pcie_reconfig_address[4] => shift_dprioin.DATAB
avs_pcie_reconfig_address[4] => Decoder0.IN2
avs_pcie_reconfig_address[4] => LessThan1.IN10
avs_pcie_reconfig_address[4] => LessThan2.IN10
avs_pcie_reconfig_address[4] => LessThan3.IN10
avs_pcie_reconfig_address[4] => LessThan4.IN10
avs_pcie_reconfig_address[4] => LessThan5.IN10
avs_pcie_reconfig_address[4] => Equal2.IN2
avs_pcie_reconfig_address[4] => Equal3.IN4
avs_pcie_reconfig_address[4] => Equal5.IN3
avs_pcie_reconfig_address[4] => Equal6.IN3
avs_pcie_reconfig_address[5] => shift_dprioin.DATAB
avs_pcie_reconfig_address[5] => Decoder0.IN1
avs_pcie_reconfig_address[5] => LessThan1.IN9
avs_pcie_reconfig_address[5] => LessThan2.IN9
avs_pcie_reconfig_address[5] => LessThan3.IN9
avs_pcie_reconfig_address[5] => LessThan4.IN9
avs_pcie_reconfig_address[5] => LessThan5.IN9
avs_pcie_reconfig_address[5] => Equal2.IN1
avs_pcie_reconfig_address[5] => Equal3.IN3
avs_pcie_reconfig_address[5] => Equal5.IN2
avs_pcie_reconfig_address[5] => Equal6.IN2
avs_pcie_reconfig_address[6] => shift_dprioin.DATAB
avs_pcie_reconfig_address[6] => Decoder0.IN0
avs_pcie_reconfig_address[6] => LessThan1.IN8
avs_pcie_reconfig_address[6] => LessThan2.IN8
avs_pcie_reconfig_address[6] => LessThan3.IN8
avs_pcie_reconfig_address[6] => LessThan4.IN8
avs_pcie_reconfig_address[6] => LessThan5.IN8
avs_pcie_reconfig_address[6] => Equal2.IN0
avs_pcie_reconfig_address[6] => Equal3.IN2
avs_pcie_reconfig_address[6] => Equal5.IN1
avs_pcie_reconfig_address[6] => Equal6.IN1
avs_pcie_reconfig_address[7] => nstate.OUTPUTSELECT
avs_pcie_reconfig_address[7] => nstate.OUTPUTSELECT
avs_pcie_reconfig_address[7] => nstate.OUTPUTSELECT
avs_pcie_reconfig_address[7] => nstate.DATAA
avs_pcie_reconfig_address[7] => valid_addrreg.OUTPUTSELECT
avs_pcie_reconfig_chipselect => always0.IN1
avs_pcie_reconfig_chipselect => always14.IN0
avs_pcie_reconfig_write => write_cycle.DATAIN
avs_pcie_reconfig_writedata[0] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[0] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[0] => Equal4.IN15
avs_pcie_reconfig_writedata[0] => dpriodisable~reg0.DATAIN
avs_pcie_reconfig_writedata[0] => dprioload~reg0.DATAIN
avs_pcie_reconfig_writedata[0] => hip_dev_addr[0].DATAIN
avs_pcie_reconfig_writedata[0] => hip_base_addr[0].DATAIN
avs_pcie_reconfig_writedata[1] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[1] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[1] => Equal4.IN14
avs_pcie_reconfig_writedata[1] => hip_dev_addr[1].DATAIN
avs_pcie_reconfig_writedata[1] => hip_base_addr[1].DATAIN
avs_pcie_reconfig_writedata[2] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[2] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[2] => error_status.DATAB
avs_pcie_reconfig_writedata[2] => Equal4.IN13
avs_pcie_reconfig_writedata[2] => hip_dev_addr[2].DATAIN
avs_pcie_reconfig_writedata[2] => hip_base_addr[2].DATAIN
avs_pcie_reconfig_writedata[3] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[3] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[3] => error_status.DATAB
avs_pcie_reconfig_writedata[3] => Equal4.IN12
avs_pcie_reconfig_writedata[3] => hip_dev_addr[3].DATAIN
avs_pcie_reconfig_writedata[3] => hip_base_addr[3].DATAIN
avs_pcie_reconfig_writedata[4] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[4] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[4] => Equal4.IN6
avs_pcie_reconfig_writedata[4] => hip_dev_addr[4].DATAIN
avs_pcie_reconfig_writedata[4] => hip_base_addr[4].DATAIN
avs_pcie_reconfig_writedata[5] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[5] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[5] => Equal4.IN11
avs_pcie_reconfig_writedata[5] => hip_port_addr[0].DATAIN
avs_pcie_reconfig_writedata[5] => hip_base_addr[5].DATAIN
avs_pcie_reconfig_writedata[6] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[6] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[6] => Equal4.IN10
avs_pcie_reconfig_writedata[6] => hip_port_addr[1].DATAIN
avs_pcie_reconfig_writedata[6] => hip_base_addr[6].DATAIN
avs_pcie_reconfig_writedata[7] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[7] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[7] => Equal4.IN9
avs_pcie_reconfig_writedata[7] => hip_port_addr[2].DATAIN
avs_pcie_reconfig_writedata[7] => hip_base_addr[7].DATAIN
avs_pcie_reconfig_writedata[8] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[8] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[8] => Equal4.IN5
avs_pcie_reconfig_writedata[8] => hip_port_addr[3].DATAIN
avs_pcie_reconfig_writedata[9] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[9] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[9] => Equal4.IN8
avs_pcie_reconfig_writedata[9] => hip_port_addr[4].DATAIN
avs_pcie_reconfig_writedata[10] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[10] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[10] => Equal4.IN4
avs_pcie_reconfig_writedata[11] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[11] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[11] => Equal4.IN3
avs_pcie_reconfig_writedata[12] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[12] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[12] => Equal4.IN7
avs_pcie_reconfig_writedata[13] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[13] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[13] => Equal4.IN2
avs_pcie_reconfig_writedata[14] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[14] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[14] => Equal4.IN1
avs_pcie_reconfig_writedata[15] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[15] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[15] => Equal4.IN0
avs_pcie_reconfig_waitrequest <= avs_pcie_reconfig_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_read => read_cycle.DATAIN
avs_pcie_reconfig_readdata[0] <= avs_pcie_reconfig_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[1] <= avs_pcie_reconfig_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[2] <= avs_pcie_reconfig_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[3] <= avs_pcie_reconfig_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[4] <= avs_pcie_reconfig_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[5] <= avs_pcie_reconfig_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[6] <= avs_pcie_reconfig_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[7] <= avs_pcie_reconfig_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[8] <= avs_pcie_reconfig_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[9] <= avs_pcie_reconfig_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[10] <= avs_pcie_reconfig_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[11] <= avs_pcie_reconfig_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[12] <= avs_pcie_reconfig_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[13] <= avs_pcie_reconfig_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[14] <= avs_pcie_reconfig_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[15] <= avs_pcie_reconfig_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdatavalid <= avs_pcie_reconfig_readdatavalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_clk => valid_addrreg.CLK
avs_pcie_reconfig_clk => write_cycle.CLK
avs_pcie_reconfig_clk => read_cycle.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdatavalid~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[0]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[1]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[2]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[3]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[4]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[5]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[6]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[7]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[8]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[9]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[10]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[11]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[12]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[13]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[14]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[15]~reg0.CLK
avs_pcie_reconfig_clk => hip_base_addr[0].CLK
avs_pcie_reconfig_clk => hip_base_addr[1].CLK
avs_pcie_reconfig_clk => hip_base_addr[2].CLK
avs_pcie_reconfig_clk => hip_base_addr[3].CLK
avs_pcie_reconfig_clk => hip_base_addr[4].CLK
avs_pcie_reconfig_clk => hip_base_addr[5].CLK
avs_pcie_reconfig_clk => hip_base_addr[6].CLK
avs_pcie_reconfig_clk => hip_base_addr[7].CLK
avs_pcie_reconfig_clk => hip_port_addr[0].CLK
avs_pcie_reconfig_clk => hip_port_addr[1].CLK
avs_pcie_reconfig_clk => hip_port_addr[2].CLK
avs_pcie_reconfig_clk => hip_port_addr[3].CLK
avs_pcie_reconfig_clk => hip_port_addr[4].CLK
avs_pcie_reconfig_clk => hip_dev_addr[0].CLK
avs_pcie_reconfig_clk => hip_dev_addr[1].CLK
avs_pcie_reconfig_clk => hip_dev_addr[2].CLK
avs_pcie_reconfig_clk => hip_dev_addr[3].CLK
avs_pcie_reconfig_clk => hip_dev_addr[4].CLK
avs_pcie_reconfig_clk => error_status[0].CLK
avs_pcie_reconfig_clk => error_status[1].CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_waitrequest~reg0.CLK
avs_pcie_reconfig_clk => extended_dprio_access.CLK
avs_pcie_reconfig_clk => dprioload~reg0.CLK
avs_pcie_reconfig_clk => dpriodisable~reg0.CLK
avs_pcie_reconfig_clk => shift_dprioout[0].CLK
avs_pcie_reconfig_clk => shift_dprioout[1].CLK
avs_pcie_reconfig_clk => shift_dprioout[2].CLK
avs_pcie_reconfig_clk => shift_dprioout[3].CLK
avs_pcie_reconfig_clk => shift_dprioout[4].CLK
avs_pcie_reconfig_clk => shift_dprioout[5].CLK
avs_pcie_reconfig_clk => shift_dprioout[6].CLK
avs_pcie_reconfig_clk => shift_dprioout[7].CLK
avs_pcie_reconfig_clk => shift_dprioout[8].CLK
avs_pcie_reconfig_clk => shift_dprioout[9].CLK
avs_pcie_reconfig_clk => shift_dprioout[10].CLK
avs_pcie_reconfig_clk => shift_dprioout[11].CLK
avs_pcie_reconfig_clk => shift_dprioout[12].CLK
avs_pcie_reconfig_clk => shift_dprioout[13].CLK
avs_pcie_reconfig_clk => shift_dprioout[14].CLK
avs_pcie_reconfig_clk => shift_dprioout[15].CLK
avs_pcie_reconfig_clk => dprioin~reg0.CLK
avs_pcie_reconfig_clk => shift_dprioin[0].CLK
avs_pcie_reconfig_clk => shift_dprioin[1].CLK
avs_pcie_reconfig_clk => shift_dprioin[2].CLK
avs_pcie_reconfig_clk => shift_dprioin[3].CLK
avs_pcie_reconfig_clk => shift_dprioin[4].CLK
avs_pcie_reconfig_clk => shift_dprioin[5].CLK
avs_pcie_reconfig_clk => shift_dprioin[6].CLK
avs_pcie_reconfig_clk => shift_dprioin[7].CLK
avs_pcie_reconfig_clk => shift_dprioin[8].CLK
avs_pcie_reconfig_clk => shift_dprioin[9].CLK
avs_pcie_reconfig_clk => shift_dprioin[10].CLK
avs_pcie_reconfig_clk => shift_dprioin[11].CLK
avs_pcie_reconfig_clk => shift_dprioin[12].CLK
avs_pcie_reconfig_clk => shift_dprioin[13].CLK
avs_pcie_reconfig_clk => shift_dprioin[14].CLK
avs_pcie_reconfig_clk => shift_dprioin[15].CLK
avs_pcie_reconfig_clk => shift_dprioin[16].CLK
avs_pcie_reconfig_clk => shift_dprioin[17].CLK
avs_pcie_reconfig_clk => shift_dprioin[18].CLK
avs_pcie_reconfig_clk => shift_dprioin[19].CLK
avs_pcie_reconfig_clk => shift_dprioin[20].CLK
avs_pcie_reconfig_clk => shift_dprioin[21].CLK
avs_pcie_reconfig_clk => shift_dprioin[22].CLK
avs_pcie_reconfig_clk => shift_dprioin[23].CLK
avs_pcie_reconfig_clk => shift_dprioin[24].CLK
avs_pcie_reconfig_clk => shift_dprioin[25].CLK
avs_pcie_reconfig_clk => shift_dprioin[26].CLK
avs_pcie_reconfig_clk => shift_dprioin[27].CLK
avs_pcie_reconfig_clk => shift_dprioin[28].CLK
avs_pcie_reconfig_clk => shift_dprioin[29].CLK
avs_pcie_reconfig_clk => shift_dprioin[30].CLK
avs_pcie_reconfig_clk => shift_dprioin[31].CLK
avs_pcie_reconfig_clk => count_mdio_st[0].CLK
avs_pcie_reconfig_clk => count_mdio_st[1].CLK
avs_pcie_reconfig_clk => count_mdio_st[2].CLK
avs_pcie_reconfig_clk => count_mdio_st[3].CLK
avs_pcie_reconfig_clk => count_mdio_st[4].CLK
avs_pcie_reconfig_clk => count_mdio_st[5].CLK
avs_pcie_reconfig_clk => count_mdio_st[6].CLK
avs_pcie_reconfig_clk => dpclk.DATAIN
avs_pcie_reconfig_clk => mdio_cycle~2.DATAIN
avs_pcie_reconfig_clk => cstate~1.DATAIN
avs_pcie_reconfig_rstn => shift_dprioin[0].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[1].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[2].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[3].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[4].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[5].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[6].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[7].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[8].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[9].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[10].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[11].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[12].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[13].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[14].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[15].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[16].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[17].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[18].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[19].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[20].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[21].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[22].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[23].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[24].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[25].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[26].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[27].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[28].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[29].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[30].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[31].ACLR
avs_pcie_reconfig_rstn => extended_dprio_access.ACLR
avs_pcie_reconfig_rstn => dprioload~reg0.ACLR
avs_pcie_reconfig_rstn => dpriodisable~reg0.PRESET
avs_pcie_reconfig_rstn => avs_pcie_reconfig_waitrequest~reg0.PRESET
avs_pcie_reconfig_rstn => dprioin~reg0.ACLR
avs_pcie_reconfig_rstn => count_mdio_st[0].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[1].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[2].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[3].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[4].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[5].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[6].ACLR
avs_pcie_reconfig_rstn => valid_addrreg.PRESET
avs_pcie_reconfig_rstn => shift_dprioout[0].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[1].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[2].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[3].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[4].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[5].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[6].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[7].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[8].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[9].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[10].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[11].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[12].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[13].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[14].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[15].ACLR
avs_pcie_reconfig_rstn => error_status[0].ACLR
avs_pcie_reconfig_rstn => error_status[1].ACLR
avs_pcie_reconfig_rstn => hip_port_addr[0].ACLR
avs_pcie_reconfig_rstn => hip_port_addr[1].ACLR
avs_pcie_reconfig_rstn => hip_port_addr[2].ACLR
avs_pcie_reconfig_rstn => hip_port_addr[3].ACLR
avs_pcie_reconfig_rstn => hip_port_addr[4].ACLR
avs_pcie_reconfig_rstn => hip_dev_addr[0].ACLR
avs_pcie_reconfig_rstn => hip_dev_addr[1].ACLR
avs_pcie_reconfig_rstn => hip_dev_addr[2].ACLR
avs_pcie_reconfig_rstn => hip_dev_addr[3].ACLR
avs_pcie_reconfig_rstn => hip_dev_addr[4].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[0].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[1].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[2].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[3].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[4].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[5].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[6].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[7].ACLR
avs_pcie_reconfig_rstn => write_cycle.ACLR
avs_pcie_reconfig_rstn => read_cycle.ACLR
avs_pcie_reconfig_rstn => mdio_cycle~4.DATAIN
avs_pcie_reconfig_rstn => cstate~3.DATAIN
dpriodisable <= dpriodisable~reg0.DB_MAX_OUTPUT_PORT_TYPE
dprioin <= dprioin~reg0.DB_MAX_OUTPUT_PORT_TYPE
dprioload <= dprioload~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpclk <= avs_pcie_reconfig_clk.DB_MAX_OUTPUT_PORT_TYPE
dprioout => shift_dprioout[0].DATAIN


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge
AvlClk_i => AvlClk_i.IN6
Rstn_i => rstn_rr.ACLR
Rstn_i => rstn_r.ACLR
RxStReady_o <= altpciexpav_stif_rx:rx.RxStReady_o
RxStMask_o <= altpciexpav_stif_rx:rx.RxStMask_o
RxStData_i[0] => RxStData_i[0].IN1
RxStData_i[1] => RxStData_i[1].IN1
RxStData_i[2] => RxStData_i[2].IN1
RxStData_i[3] => RxStData_i[3].IN1
RxStData_i[4] => RxStData_i[4].IN1
RxStData_i[5] => RxStData_i[5].IN1
RxStData_i[6] => RxStData_i[6].IN1
RxStData_i[7] => RxStData_i[7].IN1
RxStData_i[8] => RxStData_i[8].IN1
RxStData_i[9] => RxStData_i[9].IN1
RxStData_i[10] => RxStData_i[10].IN1
RxStData_i[11] => RxStData_i[11].IN1
RxStData_i[12] => RxStData_i[12].IN1
RxStData_i[13] => RxStData_i[13].IN1
RxStData_i[14] => RxStData_i[14].IN1
RxStData_i[15] => RxStData_i[15].IN1
RxStData_i[16] => RxStData_i[16].IN1
RxStData_i[17] => RxStData_i[17].IN1
RxStData_i[18] => RxStData_i[18].IN1
RxStData_i[19] => RxStData_i[19].IN1
RxStData_i[20] => RxStData_i[20].IN1
RxStData_i[21] => RxStData_i[21].IN1
RxStData_i[22] => RxStData_i[22].IN1
RxStData_i[23] => RxStData_i[23].IN1
RxStData_i[24] => RxStData_i[24].IN1
RxStData_i[25] => RxStData_i[25].IN1
RxStData_i[26] => RxStData_i[26].IN1
RxStData_i[27] => RxStData_i[27].IN1
RxStData_i[28] => RxStData_i[28].IN1
RxStData_i[29] => RxStData_i[29].IN1
RxStData_i[30] => RxStData_i[30].IN1
RxStData_i[31] => RxStData_i[31].IN1
RxStData_i[32] => RxStData_i[32].IN1
RxStData_i[33] => RxStData_i[33].IN1
RxStData_i[34] => RxStData_i[34].IN1
RxStData_i[35] => RxStData_i[35].IN1
RxStData_i[36] => RxStData_i[36].IN1
RxStData_i[37] => RxStData_i[37].IN1
RxStData_i[38] => RxStData_i[38].IN1
RxStData_i[39] => RxStData_i[39].IN1
RxStData_i[40] => RxStData_i[40].IN1
RxStData_i[41] => RxStData_i[41].IN1
RxStData_i[42] => RxStData_i[42].IN1
RxStData_i[43] => RxStData_i[43].IN1
RxStData_i[44] => RxStData_i[44].IN1
RxStData_i[45] => RxStData_i[45].IN1
RxStData_i[46] => RxStData_i[46].IN1
RxStData_i[47] => RxStData_i[47].IN1
RxStData_i[48] => RxStData_i[48].IN1
RxStData_i[49] => RxStData_i[49].IN1
RxStData_i[50] => RxStData_i[50].IN1
RxStData_i[51] => RxStData_i[51].IN1
RxStData_i[52] => RxStData_i[52].IN1
RxStData_i[53] => RxStData_i[53].IN1
RxStData_i[54] => RxStData_i[54].IN1
RxStData_i[55] => RxStData_i[55].IN1
RxStData_i[56] => RxStData_i[56].IN1
RxStData_i[57] => RxStData_i[57].IN1
RxStData_i[58] => RxStData_i[58].IN1
RxStData_i[59] => RxStData_i[59].IN1
RxStData_i[60] => RxStData_i[60].IN1
RxStData_i[61] => RxStData_i[61].IN1
RxStData_i[62] => RxStData_i[62].IN1
RxStData_i[63] => RxStData_i[63].IN1
RxStParity_i[0] => RxStParity_i[0].IN1
RxStParity_i[1] => RxStParity_i[1].IN1
RxStParity_i[2] => RxStParity_i[2].IN1
RxStParity_i[3] => RxStParity_i[3].IN1
RxStParity_i[4] => RxStParity_i[4].IN1
RxStParity_i[5] => RxStParity_i[5].IN1
RxStParity_i[6] => RxStParity_i[6].IN1
RxStParity_i[7] => RxStParity_i[7].IN1
RxStParity_i[8] => RxStParity_i[8].IN1
RxStParity_i[9] => RxStParity_i[9].IN1
RxStParity_i[10] => RxStParity_i[10].IN1
RxStParity_i[11] => RxStParity_i[11].IN1
RxStParity_i[12] => RxStParity_i[12].IN1
RxStParity_i[13] => RxStParity_i[13].IN1
RxStParity_i[14] => RxStParity_i[14].IN1
RxStParity_i[15] => RxStParity_i[15].IN1
RxStParity_i[16] => RxStParity_i[16].IN1
RxStParity_i[17] => RxStParity_i[17].IN1
RxStParity_i[18] => RxStParity_i[18].IN1
RxStParity_i[19] => RxStParity_i[19].IN1
RxStParity_i[20] => RxStParity_i[20].IN1
RxStParity_i[21] => RxStParity_i[21].IN1
RxStParity_i[22] => RxStParity_i[22].IN1
RxStParity_i[23] => RxStParity_i[23].IN1
RxStParity_i[24] => RxStParity_i[24].IN1
RxStParity_i[25] => RxStParity_i[25].IN1
RxStParity_i[26] => RxStParity_i[26].IN1
RxStParity_i[27] => RxStParity_i[27].IN1
RxStParity_i[28] => RxStParity_i[28].IN1
RxStParity_i[29] => RxStParity_i[29].IN1
RxStParity_i[30] => RxStParity_i[30].IN1
RxStParity_i[31] => RxStParity_i[31].IN1
RxStBe_i[0] => RxStBe_i[0].IN1
RxStBe_i[1] => RxStBe_i[1].IN1
RxStBe_i[2] => RxStBe_i[2].IN1
RxStBe_i[3] => RxStBe_i[3].IN1
RxStBe_i[4] => RxStBe_i[4].IN1
RxStBe_i[5] => RxStBe_i[5].IN1
RxStBe_i[6] => RxStBe_i[6].IN1
RxStBe_i[7] => RxStBe_i[7].IN1
RxStEmpty_i[0] => RxStEmpty_i[0].IN1
RxStEmpty_i[1] => RxStEmpty_i[1].IN1
RxStErr_i => RxStErr_i.IN1
RxStSop_i => RxStSop_i.IN1
RxStEop_i => RxStEop_i.IN1
RxStValid_i => RxStValid_i.IN1
RxStBarDec1_i[0] => RxStBarDec1_i[0].IN1
RxStBarDec1_i[1] => RxStBarDec1_i[1].IN1
RxStBarDec1_i[2] => RxStBarDec1_i[2].IN1
RxStBarDec1_i[3] => RxStBarDec1_i[3].IN1
RxStBarDec1_i[4] => RxStBarDec1_i[4].IN1
RxStBarDec1_i[5] => RxStBarDec1_i[5].IN1
RxStBarDec1_i[6] => RxStBarDec1_i[6].IN1
RxStBarDec1_i[7] => RxStBarDec1_i[7].IN1
RxStBarDec2_i[0] => RxStBarDec2_i[0].IN1
RxStBarDec2_i[1] => RxStBarDec2_i[1].IN1
RxStBarDec2_i[2] => RxStBarDec2_i[2].IN1
RxStBarDec2_i[3] => RxStBarDec2_i[3].IN1
RxStBarDec2_i[4] => RxStBarDec2_i[4].IN1
RxStBarDec2_i[5] => RxStBarDec2_i[5].IN1
RxStBarDec2_i[6] => RxStBarDec2_i[6].IN1
RxStBarDec2_i[7] => RxStBarDec2_i[7].IN1
TxStReady_i => TxStReady_i.IN1
TxStData_o[0] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[1] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[2] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[3] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[4] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[5] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[6] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[7] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[8] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[9] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[10] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[11] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[12] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[13] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[14] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[15] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[16] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[17] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[18] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[19] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[20] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[21] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[22] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[23] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[24] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[25] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[26] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[27] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[28] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[29] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[30] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[31] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[32] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[33] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[34] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[35] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[36] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[37] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[38] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[39] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[40] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[41] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[42] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[43] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[44] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[45] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[46] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[47] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[48] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[49] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[50] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[51] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[52] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[53] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[54] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[55] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[56] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[57] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[58] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[59] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[60] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[61] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[62] <= altpciexpav_stif_tx:tx.TxStData_o
TxStData_o[63] <= altpciexpav_stif_tx:tx.TxStData_o
TxStParity_o[0] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[1] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[2] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[3] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[4] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[5] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[6] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[7] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[8] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[9] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[10] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[11] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[12] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[13] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[14] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[15] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[16] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[17] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[18] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[19] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[20] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[21] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[22] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[23] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[24] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[25] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[26] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[27] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[28] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[29] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[30] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStParity_o[31] <= altpciexpav_stif_tx:tx.TxStParity_o
TxStErr_o <= altpciexpav_stif_tx:tx.TxStErr_o
TxStSop_o <= altpciexpav_stif_tx:tx.TxStSop_o
TxStEop_o <= altpciexpav_stif_tx:tx.TxStEop_o
TxStEmpty_o[0] <= altpciexpav_stif_tx:tx.TxStEmpty_o
TxStEmpty_o[1] <= altpciexpav_stif_tx:tx.TxStEmpty_o
TxStValid_o <= altpciexpav_stif_tx:tx.TxStValid_o
TxAdapterFifoEmpty_i => TxAdapterFifoEmpty_i.IN1
CplPending_o <= altpciexpav_stif_tx:tx.CplPending_o
TxCredPDataLimit_i[0] => ~NO_FANOUT~
TxCredPDataLimit_i[1] => ~NO_FANOUT~
TxCredPDataLimit_i[2] => ~NO_FANOUT~
TxCredPDataLimit_i[3] => ~NO_FANOUT~
TxCredPDataLimit_i[4] => ~NO_FANOUT~
TxCredPDataLimit_i[5] => ~NO_FANOUT~
TxCredPDataLimit_i[6] => ~NO_FANOUT~
TxCredPDataLimit_i[7] => ~NO_FANOUT~
TxCredPDataLimit_i[8] => ~NO_FANOUT~
TxCredPDataLimit_i[9] => ~NO_FANOUT~
TxCredPDataLimit_i[10] => ~NO_FANOUT~
TxCredPDataLimit_i[11] => ~NO_FANOUT~
TxCredNpDataLimit_i[0] => ~NO_FANOUT~
TxCredNpDataLimit_i[1] => ~NO_FANOUT~
TxCredNpDataLimit_i[2] => ~NO_FANOUT~
TxCredNpDataLimit_i[3] => ~NO_FANOUT~
TxCredNpDataLimit_i[4] => ~NO_FANOUT~
TxCredNpDataLimit_i[5] => ~NO_FANOUT~
TxCredNpDataLimit_i[6] => ~NO_FANOUT~
TxCredNpDataLimit_i[7] => ~NO_FANOUT~
TxCredNpDataLimit_i[8] => ~NO_FANOUT~
TxCredNpDataLimit_i[9] => ~NO_FANOUT~
TxCredNpDataLimit_i[10] => ~NO_FANOUT~
TxCredNpDataLimit_i[11] => ~NO_FANOUT~
TxCredCplDataLimit_i[0] => ~NO_FANOUT~
TxCredCplDataLimit_i[1] => ~NO_FANOUT~
TxCredCplDataLimit_i[2] => ~NO_FANOUT~
TxCredCplDataLimit_i[3] => ~NO_FANOUT~
TxCredCplDataLimit_i[4] => ~NO_FANOUT~
TxCredCplDataLimit_i[5] => ~NO_FANOUT~
TxCredCplDataLimit_i[6] => ~NO_FANOUT~
TxCredCplDataLimit_i[7] => ~NO_FANOUT~
TxCredCplDataLimit_i[8] => ~NO_FANOUT~
TxCredCplDataLimit_i[9] => ~NO_FANOUT~
TxCredCplDataLimit_i[10] => ~NO_FANOUT~
TxCredCplDataLimit_i[11] => ~NO_FANOUT~
TxCredHipCons_i[0] => TxCredHipCons_i[0].IN1
TxCredHipCons_i[1] => TxCredHipCons_i[1].IN1
TxCredHipCons_i[2] => TxCredHipCons_i[2].IN1
TxCredHipCons_i[3] => TxCredHipCons_i[3].IN1
TxCredHipCons_i[4] => TxCredHipCons_i[4].IN1
TxCredHipCons_i[5] => TxCredHipCons_i[5].IN1
TxCredInfinit_i[0] => TxCredInfinit_i[0].IN1
TxCredInfinit_i[1] => TxCredInfinit_i[1].IN1
TxCredInfinit_i[2] => TxCredInfinit_i[2].IN1
TxCredInfinit_i[3] => TxCredInfinit_i[3].IN1
TxCredInfinit_i[4] => TxCredInfinit_i[4].IN1
TxCredInfinit_i[5] => TxCredInfinit_i[5].IN1
TxCredPHdrLimit_i[0] => ~NO_FANOUT~
TxCredPHdrLimit_i[1] => ~NO_FANOUT~
TxCredPHdrLimit_i[2] => ~NO_FANOUT~
TxCredPHdrLimit_i[3] => ~NO_FANOUT~
TxCredPHdrLimit_i[4] => ~NO_FANOUT~
TxCredPHdrLimit_i[5] => ~NO_FANOUT~
TxCredPHdrLimit_i[6] => ~NO_FANOUT~
TxCredPHdrLimit_i[7] => ~NO_FANOUT~
TxCredNpHdrLimit_i[0] => TxCredNpHdrLimit_i[0].IN1
TxCredNpHdrLimit_i[1] => TxCredNpHdrLimit_i[1].IN1
TxCredNpHdrLimit_i[2] => TxCredNpHdrLimit_i[2].IN1
TxCredNpHdrLimit_i[3] => TxCredNpHdrLimit_i[3].IN1
TxCredNpHdrLimit_i[4] => TxCredNpHdrLimit_i[4].IN1
TxCredNpHdrLimit_i[5] => TxCredNpHdrLimit_i[5].IN1
TxCredNpHdrLimit_i[6] => TxCredNpHdrLimit_i[6].IN1
TxCredNpHdrLimit_i[7] => TxCredNpHdrLimit_i[7].IN1
TxCredCplHdrLimit_i[0] => ~NO_FANOUT~
TxCredCplHdrLimit_i[1] => ~NO_FANOUT~
TxCredCplHdrLimit_i[2] => ~NO_FANOUT~
TxCredCplHdrLimit_i[3] => ~NO_FANOUT~
TxCredCplHdrLimit_i[4] => ~NO_FANOUT~
TxCredCplHdrLimit_i[5] => ~NO_FANOUT~
TxCredCplHdrLimit_i[6] => ~NO_FANOUT~
TxCredCplHdrLimit_i[7] => ~NO_FANOUT~
ko_cpl_spc_header[0] => ko_cpl_spc_header[0].IN1
ko_cpl_spc_header[1] => ko_cpl_spc_header[1].IN1
ko_cpl_spc_header[2] => ko_cpl_spc_header[2].IN1
ko_cpl_spc_header[3] => ko_cpl_spc_header[3].IN1
ko_cpl_spc_header[4] => ko_cpl_spc_header[4].IN1
ko_cpl_spc_header[5] => ko_cpl_spc_header[5].IN1
ko_cpl_spc_header[6] => ko_cpl_spc_header[6].IN1
ko_cpl_spc_header[7] => ko_cpl_spc_header[7].IN1
ko_cpl_spc_data[0] => ko_cpl_spc_data[0].IN1
ko_cpl_spc_data[1] => ko_cpl_spc_data[1].IN1
ko_cpl_spc_data[2] => ko_cpl_spc_data[2].IN1
ko_cpl_spc_data[3] => ko_cpl_spc_data[3].IN1
ko_cpl_spc_data[4] => ko_cpl_spc_data[4].IN1
ko_cpl_spc_data[5] => ko_cpl_spc_data[5].IN1
ko_cpl_spc_data[6] => ko_cpl_spc_data[6].IN1
ko_cpl_spc_data[7] => ko_cpl_spc_data[7].IN1
ko_cpl_spc_data[8] => ko_cpl_spc_data[8].IN1
ko_cpl_spc_data[9] => ko_cpl_spc_data[9].IN1
ko_cpl_spc_data[10] => ko_cpl_spc_data[10].IN1
ko_cpl_spc_data[11] => ko_cpl_spc_data[11].IN1
TxCredit_i[0] => TxCredit_i[0].IN1
TxCredit_i[1] => TxCredit_i[1].IN1
TxCredit_i[2] => TxCredit_i[2].IN1
TxCredit_i[3] => TxCredit_i[3].IN1
TxCredit_i[4] => TxCredit_i[4].IN1
TxCredit_i[5] => TxCredit_i[5].IN1
TxCredit_i[6] => TxCredit_i[6].IN1
TxCredit_i[7] => TxCredit_i[7].IN1
TxCredit_i[8] => TxCredit_i[8].IN1
TxCredit_i[9] => TxCredit_i[9].IN1
TxCredit_i[10] => TxCredit_i[10].IN1
TxCredit_i[11] => TxCredit_i[11].IN1
TxCredit_i[12] => TxCredit_i[12].IN1
TxCredit_i[13] => TxCredit_i[13].IN1
TxCredit_i[14] => TxCredit_i[14].IN1
TxCredit_i[15] => TxCredit_i[15].IN1
TxCredit_i[16] => TxCredit_i[16].IN1
TxCredit_i[17] => TxCredit_i[17].IN1
TxCredit_i[18] => TxCredit_i[18].IN1
TxCredit_i[19] => TxCredit_i[19].IN1
TxCredit_i[20] => TxCredit_i[20].IN1
TxCredit_i[21] => TxCredit_i[21].IN1
TxCredit_i[22] => TxCredit_i[22].IN1
TxCredit_i[23] => TxCredit_i[23].IN1
TxCredit_i[24] => TxCredit_i[24].IN1
TxCredit_i[25] => TxCredit_i[25].IN1
TxCredit_i[26] => TxCredit_i[26].IN1
TxCredit_i[27] => TxCredit_i[27].IN1
TxCredit_i[28] => TxCredit_i[28].IN1
TxCredit_i[29] => TxCredit_i[29].IN1
TxCredit_i[30] => TxCredit_i[30].IN1
TxCredit_i[31] => TxCredit_i[31].IN1
TxCredit_i[32] => TxCredit_i[32].IN1
TxCredit_i[33] => TxCredit_i[33].IN1
TxCredit_i[34] => TxCredit_i[34].IN1
TxCredit_i[35] => TxCredit_i[35].IN1
TxNpCredOne_i => TxNpCredOne_i.IN1
CfgCtlWr_i => ~NO_FANOUT~
CfgAddr_i[0] => Equal0.IN3
CfgAddr_i[0] => Equal1.IN3
CfgAddr_i[0] => Equal2.IN2
CfgAddr_i[0] => Equal3.IN1
CfgAddr_i[0] => Equal4.IN1
CfgAddr_i[0] => Equal5.IN1
CfgAddr_i[0] => Equal6.IN3
CfgAddr_i[0] => Equal7.IN2
CfgAddr_i[1] => Equal0.IN2
CfgAddr_i[1] => Equal1.IN2
CfgAddr_i[1] => Equal2.IN3
CfgAddr_i[1] => Equal3.IN0
CfgAddr_i[1] => Equal4.IN3
CfgAddr_i[1] => Equal5.IN3
CfgAddr_i[1] => Equal6.IN1
CfgAddr_i[1] => Equal7.IN1
CfgAddr_i[2] => Equal0.IN1
CfgAddr_i[2] => Equal1.IN1
CfgAddr_i[2] => Equal2.IN1
CfgAddr_i[2] => Equal3.IN3
CfgAddr_i[2] => Equal4.IN0
CfgAddr_i[2] => Equal5.IN2
CfgAddr_i[2] => Equal6.IN0
CfgAddr_i[2] => Equal7.IN3
CfgAddr_i[3] => Equal0.IN0
CfgAddr_i[3] => Equal1.IN0
CfgAddr_i[3] => Equal2.IN0
CfgAddr_i[3] => Equal3.IN2
CfgAddr_i[3] => Equal4.IN2
CfgAddr_i[3] => Equal5.IN0
CfgAddr_i[3] => Equal6.IN2
CfgAddr_i[3] => Equal7.IN0
CfgCtl_i[0] => cfg_busdev.DATAB
CfgCtl_i[0] => msi_ena[0].DATAIN
CfgCtl_i[1] => cfg_busdev.DATAB
CfgCtl_i[1] => msi_ena[1].DATAIN
CfgCtl_i[2] => cfg_busdev.DATAB
CfgCtl_i[2] => msi_ena[2].DATAIN
CfgCtl_i[3] => cfg_busdev.DATAB
CfgCtl_i[3] => msi_ena[3].DATAIN
CfgCtl_i[4] => cfg_busdev.DATAB
CfgCtl_i[4] => msi_ena[4].DATAIN
CfgCtl_i[5] => cfg_busdev.DATAB
CfgCtl_i[5] => msi_ena[5].DATAIN
CfgCtl_i[6] => cfg_busdev.DATAB
CfgCtl_i[6] => msi_ena[6].DATAIN
CfgCtl_i[7] => cfg_busdev.DATAB
CfgCtl_i[7] => msi_ena[7].DATAIN
CfgCtl_i[8] => cfg_busdev.DATAB
CfgCtl_i[8] => msi_ena[8].DATAIN
CfgCtl_i[9] => cfg_busdev.DATAB
CfgCtl_i[9] => msi_ena[9].DATAIN
CfgCtl_i[10] => cfg_busdev.DATAB
CfgCtl_i[10] => cfg_prmcsr.DATAB
CfgCtl_i[10] => msi_ena[10].DATAIN
CfgCtl_i[11] => cfg_busdev.DATAB
CfgCtl_i[11] => msi_ena[11].DATAIN
CfgCtl_i[12] => cfg_busdev.DATAB
CfgCtl_i[12] => msi_ena[12].DATAIN
CfgCtl_i[12] => msi_addr[44].DATAIN
CfgCtl_i[12] => msi_addr[12].DATAIN
CfgCtl_i[13] => msi_ena[13].DATAIN
CfgCtl_i[13] => msi_addr[45].DATAIN
CfgCtl_i[13] => msi_addr[13].DATAIN
CfgCtl_i[14] => msi_ena[14].DATAIN
CfgCtl_i[14] => msi_addr[46].DATAIN
CfgCtl_i[14] => msi_addr[14].DATAIN
CfgCtl_i[15] => msi_ena[15].DATAIN
CfgCtl_i[15] => msi_addr[47].DATAIN
CfgCtl_i[15] => msi_addr[15].DATAIN
CfgCtl_i[16] => cfg_dev_csr[0].DATAIN
CfgCtl_i[16] => msix_control[0].DATAIN
CfgCtl_i[16] => msi_data[0].DATAIN
CfgCtl_i[16] => msi_addr[48].DATAIN
CfgCtl_i[16] => msi_addr[16].DATAIN
CfgCtl_i[17] => cfg_dev_csr[1].DATAIN
CfgCtl_i[17] => msix_control[1].DATAIN
CfgCtl_i[17] => msi_data[1].DATAIN
CfgCtl_i[17] => msi_addr[49].DATAIN
CfgCtl_i[17] => msi_addr[17].DATAIN
CfgCtl_i[18] => cfg_dev_csr[2].DATAIN
CfgCtl_i[18] => msix_control[2].DATAIN
CfgCtl_i[18] => msi_data[2].DATAIN
CfgCtl_i[18] => msi_addr[50].DATAIN
CfgCtl_i[18] => msi_addr[18].DATAIN
CfgCtl_i[19] => cfg_dev_csr[3].DATAIN
CfgCtl_i[19] => msix_control[3].DATAIN
CfgCtl_i[19] => msi_data[3].DATAIN
CfgCtl_i[19] => msi_addr[51].DATAIN
CfgCtl_i[19] => msi_addr[19].DATAIN
CfgCtl_i[20] => cfg_dev_csr[4].DATAIN
CfgCtl_i[20] => msix_control[4].DATAIN
CfgCtl_i[20] => msi_data[4].DATAIN
CfgCtl_i[20] => msi_addr[52].DATAIN
CfgCtl_i[20] => msi_addr[32].DATAIN
CfgCtl_i[20] => msi_addr[20].DATAIN
CfgCtl_i[20] => msi_addr[0].DATAIN
CfgCtl_i[21] => cfg_dev_csr[5].DATAIN
CfgCtl_i[21] => msix_control[5].DATAIN
CfgCtl_i[21] => msi_data[5].DATAIN
CfgCtl_i[21] => msi_addr[53].DATAIN
CfgCtl_i[21] => msi_addr[33].DATAIN
CfgCtl_i[21] => msi_addr[21].DATAIN
CfgCtl_i[21] => msi_addr[1].DATAIN
CfgCtl_i[22] => cfg_dev_csr[6].DATAIN
CfgCtl_i[22] => msix_control[6].DATAIN
CfgCtl_i[22] => msi_data[6].DATAIN
CfgCtl_i[22] => msi_addr[54].DATAIN
CfgCtl_i[22] => msi_addr[34].DATAIN
CfgCtl_i[22] => msi_addr[22].DATAIN
CfgCtl_i[22] => msi_addr[2].DATAIN
CfgCtl_i[23] => cfg_dev_csr[7].DATAIN
CfgCtl_i[23] => msix_control[7].DATAIN
CfgCtl_i[23] => msi_data[7].DATAIN
CfgCtl_i[23] => msi_addr[55].DATAIN
CfgCtl_i[23] => msi_addr[35].DATAIN
CfgCtl_i[23] => msi_addr[23].DATAIN
CfgCtl_i[23] => msi_addr[3].DATAIN
CfgCtl_i[24] => cfg_dev_csr[8].DATAIN
CfgCtl_i[24] => msix_control[8].DATAIN
CfgCtl_i[24] => msi_data[8].DATAIN
CfgCtl_i[24] => msi_addr[56].DATAIN
CfgCtl_i[24] => msi_addr[36].DATAIN
CfgCtl_i[24] => msi_addr[24].DATAIN
CfgCtl_i[24] => msi_addr[4].DATAIN
CfgCtl_i[25] => cfg_dev_csr[9].DATAIN
CfgCtl_i[25] => msix_control[9].DATAIN
CfgCtl_i[25] => msi_data[9].DATAIN
CfgCtl_i[25] => msi_addr[57].DATAIN
CfgCtl_i[25] => msi_addr[37].DATAIN
CfgCtl_i[25] => msi_addr[25].DATAIN
CfgCtl_i[25] => msi_addr[5].DATAIN
CfgCtl_i[26] => cfg_dev_csr[10].DATAIN
CfgCtl_i[26] => msix_control[10].DATAIN
CfgCtl_i[26] => msi_data[10].DATAIN
CfgCtl_i[26] => msi_addr[58].DATAIN
CfgCtl_i[26] => msi_addr[38].DATAIN
CfgCtl_i[26] => msi_addr[26].DATAIN
CfgCtl_i[26] => msi_addr[6].DATAIN
CfgCtl_i[27] => cfg_dev_csr[11].DATAIN
CfgCtl_i[27] => msix_control[11].DATAIN
CfgCtl_i[27] => msi_data[11].DATAIN
CfgCtl_i[27] => msi_addr[59].DATAIN
CfgCtl_i[27] => msi_addr[39].DATAIN
CfgCtl_i[27] => msi_addr[27].DATAIN
CfgCtl_i[27] => msi_addr[7].DATAIN
CfgCtl_i[28] => cfg_dev_csr[12].DATAIN
CfgCtl_i[28] => msix_control[12].DATAIN
CfgCtl_i[28] => msi_data[12].DATAIN
CfgCtl_i[28] => msi_addr[60].DATAIN
CfgCtl_i[28] => msi_addr[40].DATAIN
CfgCtl_i[28] => msi_addr[28].DATAIN
CfgCtl_i[28] => msi_addr[8].DATAIN
CfgCtl_i[29] => cfg_dev_csr[13].DATAIN
CfgCtl_i[29] => msix_control[13].DATAIN
CfgCtl_i[29] => msi_data[13].DATAIN
CfgCtl_i[29] => msi_addr[61].DATAIN
CfgCtl_i[29] => msi_addr[41].DATAIN
CfgCtl_i[29] => msi_addr[29].DATAIN
CfgCtl_i[29] => msi_addr[9].DATAIN
CfgCtl_i[30] => cfg_dev_csr[14].DATAIN
CfgCtl_i[30] => msix_control[14].DATAIN
CfgCtl_i[30] => msi_data[14].DATAIN
CfgCtl_i[30] => msi_addr[62].DATAIN
CfgCtl_i[30] => msi_addr[42].DATAIN
CfgCtl_i[30] => msi_addr[30].DATAIN
CfgCtl_i[30] => msi_addr[10].DATAIN
CfgCtl_i[31] => cfg_dev_csr[15].DATAIN
CfgCtl_i[31] => msix_control[15].DATAIN
CfgCtl_i[31] => msi_data[15].DATAIN
CfgCtl_i[31] => msi_addr[63].DATAIN
CfgCtl_i[31] => msi_addr[43].DATAIN
CfgCtl_i[31] => msi_addr[31].DATAIN
CfgCtl_i[31] => msi_addr[11].DATAIN
MsiReq_o <= altpciexpav_stif_tx:tx.MsiReq_o
MsiAck_i => MsiAck_i.IN1
MsiTc_o[0] <= <GND>
MsiTc_o[1] <= <GND>
MsiTc_o[2] <= <GND>
MsiNum_o[0] <= <GND>
MsiNum_o[1] <= <GND>
MsiNum_o[2] <= <GND>
MsiNum_o[3] <= <GND>
MsiNum_o[4] <= <GND>
IntxReq_o <= altpciexpav_stif_control_register:cntrl_reg.PciComp_lirqn_o
IntxAck_i => ~NO_FANOUT~
TxsClk_i => ~NO_FANOUT~
TxsRstn_i => ~NO_FANOUT~
TxsChipSelect_i => TxsChipSelect_i.IN1
TxsRead_i => TxsRead_i.IN1
TxsWrite_i => TxsWrite_i.IN1
TxsWriteData_i[0] => TxsWriteData_i[0].IN1
TxsWriteData_i[1] => TxsWriteData_i[1].IN1
TxsWriteData_i[2] => TxsWriteData_i[2].IN1
TxsWriteData_i[3] => TxsWriteData_i[3].IN1
TxsWriteData_i[4] => TxsWriteData_i[4].IN1
TxsWriteData_i[5] => TxsWriteData_i[5].IN1
TxsWriteData_i[6] => TxsWriteData_i[6].IN1
TxsWriteData_i[7] => TxsWriteData_i[7].IN1
TxsWriteData_i[8] => TxsWriteData_i[8].IN1
TxsWriteData_i[9] => TxsWriteData_i[9].IN1
TxsWriteData_i[10] => TxsWriteData_i[10].IN1
TxsWriteData_i[11] => TxsWriteData_i[11].IN1
TxsWriteData_i[12] => TxsWriteData_i[12].IN1
TxsWriteData_i[13] => TxsWriteData_i[13].IN1
TxsWriteData_i[14] => TxsWriteData_i[14].IN1
TxsWriteData_i[15] => TxsWriteData_i[15].IN1
TxsWriteData_i[16] => TxsWriteData_i[16].IN1
TxsWriteData_i[17] => TxsWriteData_i[17].IN1
TxsWriteData_i[18] => TxsWriteData_i[18].IN1
TxsWriteData_i[19] => TxsWriteData_i[19].IN1
TxsWriteData_i[20] => TxsWriteData_i[20].IN1
TxsWriteData_i[21] => TxsWriteData_i[21].IN1
TxsWriteData_i[22] => TxsWriteData_i[22].IN1
TxsWriteData_i[23] => TxsWriteData_i[23].IN1
TxsWriteData_i[24] => TxsWriteData_i[24].IN1
TxsWriteData_i[25] => TxsWriteData_i[25].IN1
TxsWriteData_i[26] => TxsWriteData_i[26].IN1
TxsWriteData_i[27] => TxsWriteData_i[27].IN1
TxsWriteData_i[28] => TxsWriteData_i[28].IN1
TxsWriteData_i[29] => TxsWriteData_i[29].IN1
TxsWriteData_i[30] => TxsWriteData_i[30].IN1
TxsWriteData_i[31] => TxsWriteData_i[31].IN1
TxsWriteData_i[32] => TxsWriteData_i[32].IN1
TxsWriteData_i[33] => TxsWriteData_i[33].IN1
TxsWriteData_i[34] => TxsWriteData_i[34].IN1
TxsWriteData_i[35] => TxsWriteData_i[35].IN1
TxsWriteData_i[36] => TxsWriteData_i[36].IN1
TxsWriteData_i[37] => TxsWriteData_i[37].IN1
TxsWriteData_i[38] => TxsWriteData_i[38].IN1
TxsWriteData_i[39] => TxsWriteData_i[39].IN1
TxsWriteData_i[40] => TxsWriteData_i[40].IN1
TxsWriteData_i[41] => TxsWriteData_i[41].IN1
TxsWriteData_i[42] => TxsWriteData_i[42].IN1
TxsWriteData_i[43] => TxsWriteData_i[43].IN1
TxsWriteData_i[44] => TxsWriteData_i[44].IN1
TxsWriteData_i[45] => TxsWriteData_i[45].IN1
TxsWriteData_i[46] => TxsWriteData_i[46].IN1
TxsWriteData_i[47] => TxsWriteData_i[47].IN1
TxsWriteData_i[48] => TxsWriteData_i[48].IN1
TxsWriteData_i[49] => TxsWriteData_i[49].IN1
TxsWriteData_i[50] => TxsWriteData_i[50].IN1
TxsWriteData_i[51] => TxsWriteData_i[51].IN1
TxsWriteData_i[52] => TxsWriteData_i[52].IN1
TxsWriteData_i[53] => TxsWriteData_i[53].IN1
TxsWriteData_i[54] => TxsWriteData_i[54].IN1
TxsWriteData_i[55] => TxsWriteData_i[55].IN1
TxsWriteData_i[56] => TxsWriteData_i[56].IN1
TxsWriteData_i[57] => TxsWriteData_i[57].IN1
TxsWriteData_i[58] => TxsWriteData_i[58].IN1
TxsWriteData_i[59] => TxsWriteData_i[59].IN1
TxsWriteData_i[60] => TxsWriteData_i[60].IN1
TxsWriteData_i[61] => TxsWriteData_i[61].IN1
TxsWriteData_i[62] => TxsWriteData_i[62].IN1
TxsWriteData_i[63] => TxsWriteData_i[63].IN1
TxsBurstCount_i[0] => TxsBurstCount_i[0].IN1
TxsBurstCount_i[1] => TxsBurstCount_i[1].IN1
TxsBurstCount_i[2] => TxsBurstCount_i[2].IN1
TxsBurstCount_i[3] => TxsBurstCount_i[3].IN1
TxsBurstCount_i[4] => TxsBurstCount_i[4].IN1
TxsBurstCount_i[5] => TxsBurstCount_i[5].IN1
TxsBurstCount_i[6] => TxsBurstCount_i[6].IN1
TxsAddress_i[0] => TxsAddress_i[0].IN1
TxsAddress_i[1] => TxsAddress_i[1].IN1
TxsAddress_i[2] => TxsAddress_i[2].IN1
TxsAddress_i[3] => TxsAddress_i[3].IN1
TxsAddress_i[4] => TxsAddress_i[4].IN1
TxsAddress_i[5] => TxsAddress_i[5].IN1
TxsAddress_i[6] => TxsAddress_i[6].IN1
TxsAddress_i[7] => TxsAddress_i[7].IN1
TxsAddress_i[8] => TxsAddress_i[8].IN1
TxsAddress_i[9] => TxsAddress_i[9].IN1
TxsAddress_i[10] => TxsAddress_i[10].IN1
TxsAddress_i[11] => TxsAddress_i[11].IN1
TxsAddress_i[12] => TxsAddress_i[12].IN1
TxsAddress_i[13] => TxsAddress_i[13].IN1
TxsAddress_i[14] => TxsAddress_i[14].IN1
TxsAddress_i[15] => TxsAddress_i[15].IN1
TxsAddress_i[16] => TxsAddress_i[16].IN1
TxsAddress_i[17] => TxsAddress_i[17].IN1
TxsAddress_i[18] => TxsAddress_i[18].IN1
TxsAddress_i[19] => TxsAddress_i[19].IN1
TxsAddress_i[20] => TxsAddress_i[20].IN1
TxsAddress_i[21] => TxsAddress_i[21].IN1
TxsAddress_i[22] => TxsAddress_i[22].IN1
TxsAddress_i[23] => TxsAddress_i[23].IN1
TxsAddress_i[24] => TxsAddress_i[24].IN1
TxsAddress_i[25] => TxsAddress_i[25].IN1
TxsAddress_i[26] => TxsAddress_i[26].IN1
TxsAddress_i[27] => TxsAddress_i[27].IN1
TxsByteEnable_i[0] => TxsByteEnable_i[0].IN1
TxsByteEnable_i[1] => TxsByteEnable_i[1].IN1
TxsByteEnable_i[2] => TxsByteEnable_i[2].IN1
TxsByteEnable_i[3] => TxsByteEnable_i[3].IN1
TxsByteEnable_i[4] => TxsByteEnable_i[4].IN1
TxsByteEnable_i[5] => TxsByteEnable_i[5].IN1
TxsByteEnable_i[6] => TxsByteEnable_i[6].IN1
TxsByteEnable_i[7] => TxsByteEnable_i[7].IN1
TxsReadDataValid_o <= TxsReadDataValid_o.DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[0] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[1] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[2] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[3] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[4] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[5] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[6] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[7] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[8] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[9] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[10] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[11] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[12] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[13] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[14] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[15] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[16] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[17] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[18] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[19] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[20] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[21] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[22] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[23] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[24] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[25] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[26] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[27] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[28] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[29] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[30] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[31] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[32] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[33] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[34] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[35] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[36] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[37] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[38] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[39] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[40] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[41] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[42] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[43] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[44] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[45] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[46] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[47] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[48] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[49] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[50] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[51] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[52] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[53] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[54] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[55] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[56] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[57] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[58] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[59] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[60] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[61] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[62] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsReadData_o[63] <= altpciexpav_stif_rx:rx.TxReadData_o
TxsWaitRequest_o <= altpciexpav_stif_tx:tx.TxWaitRequest_o
RxmWrite_0_o <= altpciexpav_stif_rx:rx.RxmWrite_0_o
RxmAddress_0_o[0] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[1] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[2] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[3] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[4] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[5] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[6] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[7] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[8] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[9] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[10] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[11] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[12] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[13] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[14] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[15] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[16] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[17] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[18] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[19] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[20] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[21] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[22] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[23] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[24] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[25] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[26] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[27] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[28] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[29] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[30] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmAddress_0_o[31] <= altpciexpav_stif_rx:rx.RxmAddress_0_o
RxmWriteData_0_o[0] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[1] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[2] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[3] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[4] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[5] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[6] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[7] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[8] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[9] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[10] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[11] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[12] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[13] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[14] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[15] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[16] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[17] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[18] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[19] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[20] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[21] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[22] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[23] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[24] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[25] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[26] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[27] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[28] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[29] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[30] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[31] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[32] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[33] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[34] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[35] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[36] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[37] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[38] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[39] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[40] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[41] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[42] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[43] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[44] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[45] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[46] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[47] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[48] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[49] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[50] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[51] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[52] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[53] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[54] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[55] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[56] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[57] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[58] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[59] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[60] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[61] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[62] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmWriteData_0_o[63] <= altpciexpav_stif_rx:rx.RxmWriteData_0_o
RxmByteEnable_0_o[0] <= altpciexpav_stif_rx:rx.RxmByteEnable_0_o
RxmByteEnable_0_o[1] <= altpciexpav_stif_rx:rx.RxmByteEnable_0_o
RxmByteEnable_0_o[2] <= altpciexpav_stif_rx:rx.RxmByteEnable_0_o
RxmByteEnable_0_o[3] <= altpciexpav_stif_rx:rx.RxmByteEnable_0_o
RxmByteEnable_0_o[4] <= altpciexpav_stif_rx:rx.RxmByteEnable_0_o
RxmByteEnable_0_o[5] <= altpciexpav_stif_rx:rx.RxmByteEnable_0_o
RxmByteEnable_0_o[6] <= altpciexpav_stif_rx:rx.RxmByteEnable_0_o
RxmByteEnable_0_o[7] <= altpciexpav_stif_rx:rx.RxmByteEnable_0_o
RxmBurstCount_0_o[0] <= altpciexpav_stif_rx:rx.RxmBurstCount_0_o
RxmBurstCount_0_o[1] <= altpciexpav_stif_rx:rx.RxmBurstCount_0_o
RxmBurstCount_0_o[2] <= altpciexpav_stif_rx:rx.RxmBurstCount_0_o
RxmBurstCount_0_o[3] <= altpciexpav_stif_rx:rx.RxmBurstCount_0_o
RxmBurstCount_0_o[4] <= altpciexpav_stif_rx:rx.RxmBurstCount_0_o
RxmBurstCount_0_o[5] <= altpciexpav_stif_rx:rx.RxmBurstCount_0_o
RxmBurstCount_0_o[6] <= altpciexpav_stif_rx:rx.RxmBurstCount_0_o
RxmWaitRequest_0_i => rxm_wait_request_0.IN1
RxmRead_0_o <= altpciexpav_stif_rx:rx.RxmRead_0_o
RxmReadData_0_i[0] => Selector63.IN3
RxmReadData_0_i[1] => Selector62.IN3
RxmReadData_0_i[2] => Selector61.IN3
RxmReadData_0_i[3] => Selector60.IN3
RxmReadData_0_i[4] => Selector59.IN3
RxmReadData_0_i[5] => Selector58.IN3
RxmReadData_0_i[6] => Selector57.IN3
RxmReadData_0_i[7] => Selector56.IN3
RxmReadData_0_i[8] => Selector55.IN3
RxmReadData_0_i[9] => Selector54.IN3
RxmReadData_0_i[10] => Selector53.IN3
RxmReadData_0_i[11] => Selector52.IN3
RxmReadData_0_i[12] => Selector51.IN3
RxmReadData_0_i[13] => Selector50.IN3
RxmReadData_0_i[14] => Selector49.IN3
RxmReadData_0_i[15] => Selector48.IN3
RxmReadData_0_i[16] => Selector47.IN3
RxmReadData_0_i[17] => Selector46.IN3
RxmReadData_0_i[18] => Selector45.IN3
RxmReadData_0_i[19] => Selector44.IN3
RxmReadData_0_i[20] => Selector43.IN3
RxmReadData_0_i[21] => Selector42.IN3
RxmReadData_0_i[22] => Selector41.IN3
RxmReadData_0_i[23] => Selector40.IN3
RxmReadData_0_i[24] => Selector39.IN3
RxmReadData_0_i[25] => Selector38.IN3
RxmReadData_0_i[26] => Selector37.IN3
RxmReadData_0_i[27] => Selector36.IN3
RxmReadData_0_i[28] => Selector35.IN3
RxmReadData_0_i[29] => Selector34.IN3
RxmReadData_0_i[30] => Selector33.IN3
RxmReadData_0_i[31] => Selector32.IN3
RxmReadData_0_i[32] => Selector31.IN3
RxmReadData_0_i[33] => Selector30.IN3
RxmReadData_0_i[34] => Selector29.IN3
RxmReadData_0_i[35] => Selector28.IN3
RxmReadData_0_i[36] => Selector27.IN3
RxmReadData_0_i[37] => Selector26.IN3
RxmReadData_0_i[38] => Selector25.IN3
RxmReadData_0_i[39] => Selector24.IN3
RxmReadData_0_i[40] => Selector23.IN3
RxmReadData_0_i[41] => Selector22.IN3
RxmReadData_0_i[42] => Selector21.IN3
RxmReadData_0_i[43] => Selector20.IN3
RxmReadData_0_i[44] => Selector19.IN3
RxmReadData_0_i[45] => Selector18.IN3
RxmReadData_0_i[46] => Selector17.IN3
RxmReadData_0_i[47] => Selector16.IN3
RxmReadData_0_i[48] => Selector15.IN3
RxmReadData_0_i[49] => Selector14.IN3
RxmReadData_0_i[50] => Selector13.IN3
RxmReadData_0_i[51] => Selector12.IN3
RxmReadData_0_i[52] => Selector11.IN3
RxmReadData_0_i[53] => Selector10.IN3
RxmReadData_0_i[54] => Selector9.IN3
RxmReadData_0_i[55] => Selector8.IN3
RxmReadData_0_i[56] => Selector7.IN3
RxmReadData_0_i[57] => Selector6.IN3
RxmReadData_0_i[58] => Selector5.IN3
RxmReadData_0_i[59] => Selector4.IN3
RxmReadData_0_i[60] => Selector3.IN3
RxmReadData_0_i[61] => Selector2.IN3
RxmReadData_0_i[62] => Selector1.IN3
RxmReadData_0_i[63] => Selector0.IN3
RxmReadDataValid_0_i => Decoder0.IN5
RxmReadDataValid_0_i => rxm_read_data_valid.IN1
RxmWrite_1_o <= altpciexpav_stif_rx:rx.RxmWrite_1_o
RxmAddress_1_o[0] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[1] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[2] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[3] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[4] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[5] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[6] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[7] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[8] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[9] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[10] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[11] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[12] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[13] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[14] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[15] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[16] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[17] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[18] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[19] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[20] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[21] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[22] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[23] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[24] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[25] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[26] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[27] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[28] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[29] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[30] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmAddress_1_o[31] <= altpciexpav_stif_rx:rx.RxmAddress_1_o
RxmWriteData_1_o[0] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[1] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[2] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[3] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[4] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[5] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[6] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[7] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[8] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[9] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[10] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[11] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[12] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[13] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[14] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[15] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[16] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[17] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[18] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[19] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[20] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[21] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[22] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[23] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[24] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[25] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[26] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[27] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[28] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[29] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[30] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[31] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[32] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[33] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[34] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[35] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[36] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[37] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[38] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[39] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[40] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[41] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[42] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[43] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[44] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[45] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[46] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[47] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[48] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[49] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[50] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[51] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[52] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[53] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[54] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[55] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[56] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[57] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[58] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[59] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[60] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[61] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[62] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmWriteData_1_o[63] <= altpciexpav_stif_rx:rx.RxmWriteData_1_o
RxmByteEnable_1_o[0] <= altpciexpav_stif_rx:rx.RxmByteEnable_1_o
RxmByteEnable_1_o[1] <= altpciexpav_stif_rx:rx.RxmByteEnable_1_o
RxmByteEnable_1_o[2] <= altpciexpav_stif_rx:rx.RxmByteEnable_1_o
RxmByteEnable_1_o[3] <= altpciexpav_stif_rx:rx.RxmByteEnable_1_o
RxmByteEnable_1_o[4] <= altpciexpav_stif_rx:rx.RxmByteEnable_1_o
RxmByteEnable_1_o[5] <= altpciexpav_stif_rx:rx.RxmByteEnable_1_o
RxmByteEnable_1_o[6] <= altpciexpav_stif_rx:rx.RxmByteEnable_1_o
RxmByteEnable_1_o[7] <= altpciexpav_stif_rx:rx.RxmByteEnable_1_o
RxmBurstCount_1_o[0] <= altpciexpav_stif_rx:rx.RxmBurstCount_1_o
RxmBurstCount_1_o[1] <= altpciexpav_stif_rx:rx.RxmBurstCount_1_o
RxmBurstCount_1_o[2] <= altpciexpav_stif_rx:rx.RxmBurstCount_1_o
RxmBurstCount_1_o[3] <= altpciexpav_stif_rx:rx.RxmBurstCount_1_o
RxmBurstCount_1_o[4] <= altpciexpav_stif_rx:rx.RxmBurstCount_1_o
RxmBurstCount_1_o[5] <= altpciexpav_stif_rx:rx.RxmBurstCount_1_o
RxmBurstCount_1_o[6] <= altpciexpav_stif_rx:rx.RxmBurstCount_1_o
RxmWaitRequest_1_i => ~NO_FANOUT~
RxmRead_1_o <= altpciexpav_stif_rx:rx.RxmRead_1_o
RxmReadData_1_i[0] => ~NO_FANOUT~
RxmReadData_1_i[1] => ~NO_FANOUT~
RxmReadData_1_i[2] => ~NO_FANOUT~
RxmReadData_1_i[3] => ~NO_FANOUT~
RxmReadData_1_i[4] => ~NO_FANOUT~
RxmReadData_1_i[5] => ~NO_FANOUT~
RxmReadData_1_i[6] => ~NO_FANOUT~
RxmReadData_1_i[7] => ~NO_FANOUT~
RxmReadData_1_i[8] => ~NO_FANOUT~
RxmReadData_1_i[9] => ~NO_FANOUT~
RxmReadData_1_i[10] => ~NO_FANOUT~
RxmReadData_1_i[11] => ~NO_FANOUT~
RxmReadData_1_i[12] => ~NO_FANOUT~
RxmReadData_1_i[13] => ~NO_FANOUT~
RxmReadData_1_i[14] => ~NO_FANOUT~
RxmReadData_1_i[15] => ~NO_FANOUT~
RxmReadData_1_i[16] => ~NO_FANOUT~
RxmReadData_1_i[17] => ~NO_FANOUT~
RxmReadData_1_i[18] => ~NO_FANOUT~
RxmReadData_1_i[19] => ~NO_FANOUT~
RxmReadData_1_i[20] => ~NO_FANOUT~
RxmReadData_1_i[21] => ~NO_FANOUT~
RxmReadData_1_i[22] => ~NO_FANOUT~
RxmReadData_1_i[23] => ~NO_FANOUT~
RxmReadData_1_i[24] => ~NO_FANOUT~
RxmReadData_1_i[25] => ~NO_FANOUT~
RxmReadData_1_i[26] => ~NO_FANOUT~
RxmReadData_1_i[27] => ~NO_FANOUT~
RxmReadData_1_i[28] => ~NO_FANOUT~
RxmReadData_1_i[29] => ~NO_FANOUT~
RxmReadData_1_i[30] => ~NO_FANOUT~
RxmReadData_1_i[31] => ~NO_FANOUT~
RxmReadData_1_i[32] => ~NO_FANOUT~
RxmReadData_1_i[33] => ~NO_FANOUT~
RxmReadData_1_i[34] => ~NO_FANOUT~
RxmReadData_1_i[35] => ~NO_FANOUT~
RxmReadData_1_i[36] => ~NO_FANOUT~
RxmReadData_1_i[37] => ~NO_FANOUT~
RxmReadData_1_i[38] => ~NO_FANOUT~
RxmReadData_1_i[39] => ~NO_FANOUT~
RxmReadData_1_i[40] => ~NO_FANOUT~
RxmReadData_1_i[41] => ~NO_FANOUT~
RxmReadData_1_i[42] => ~NO_FANOUT~
RxmReadData_1_i[43] => ~NO_FANOUT~
RxmReadData_1_i[44] => ~NO_FANOUT~
RxmReadData_1_i[45] => ~NO_FANOUT~
RxmReadData_1_i[46] => ~NO_FANOUT~
RxmReadData_1_i[47] => ~NO_FANOUT~
RxmReadData_1_i[48] => ~NO_FANOUT~
RxmReadData_1_i[49] => ~NO_FANOUT~
RxmReadData_1_i[50] => ~NO_FANOUT~
RxmReadData_1_i[51] => ~NO_FANOUT~
RxmReadData_1_i[52] => ~NO_FANOUT~
RxmReadData_1_i[53] => ~NO_FANOUT~
RxmReadData_1_i[54] => ~NO_FANOUT~
RxmReadData_1_i[55] => ~NO_FANOUT~
RxmReadData_1_i[56] => ~NO_FANOUT~
RxmReadData_1_i[57] => ~NO_FANOUT~
RxmReadData_1_i[58] => ~NO_FANOUT~
RxmReadData_1_i[59] => ~NO_FANOUT~
RxmReadData_1_i[60] => ~NO_FANOUT~
RxmReadData_1_i[61] => ~NO_FANOUT~
RxmReadData_1_i[62] => ~NO_FANOUT~
RxmReadData_1_i[63] => ~NO_FANOUT~
RxmReadDataValid_1_i => ~NO_FANOUT~
RxmWrite_2_o <= altpciexpav_stif_rx:rx.RxmWrite_2_o
RxmAddress_2_o[0] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[1] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[2] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[3] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[4] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[5] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[6] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[7] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[8] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[9] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[10] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[11] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[12] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[13] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[14] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[15] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[16] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[17] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[18] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[19] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[20] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[21] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[22] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[23] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[24] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[25] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[26] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[27] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[28] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[29] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[30] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmAddress_2_o[31] <= altpciexpav_stif_rx:rx.RxmAddress_2_o
RxmWriteData_2_o[0] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[1] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[2] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[3] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[4] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[5] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[6] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[7] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[8] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[9] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[10] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[11] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[12] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[13] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[14] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[15] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[16] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[17] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[18] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[19] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[20] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[21] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[22] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[23] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[24] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[25] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[26] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[27] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[28] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[29] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[30] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[31] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[32] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[33] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[34] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[35] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[36] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[37] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[38] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[39] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[40] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[41] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[42] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[43] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[44] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[45] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[46] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[47] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[48] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[49] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[50] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[51] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[52] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[53] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[54] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[55] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[56] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[57] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[58] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[59] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[60] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[61] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[62] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmWriteData_2_o[63] <= altpciexpav_stif_rx:rx.RxmWriteData_2_o
RxmByteEnable_2_o[0] <= altpciexpav_stif_rx:rx.RxmByteEnable_2_o
RxmByteEnable_2_o[1] <= altpciexpav_stif_rx:rx.RxmByteEnable_2_o
RxmByteEnable_2_o[2] <= altpciexpav_stif_rx:rx.RxmByteEnable_2_o
RxmByteEnable_2_o[3] <= altpciexpav_stif_rx:rx.RxmByteEnable_2_o
RxmByteEnable_2_o[4] <= altpciexpav_stif_rx:rx.RxmByteEnable_2_o
RxmByteEnable_2_o[5] <= altpciexpav_stif_rx:rx.RxmByteEnable_2_o
RxmByteEnable_2_o[6] <= altpciexpav_stif_rx:rx.RxmByteEnable_2_o
RxmByteEnable_2_o[7] <= altpciexpav_stif_rx:rx.RxmByteEnable_2_o
RxmBurstCount_2_o[0] <= altpciexpav_stif_rx:rx.RxmBurstCount_2_o
RxmBurstCount_2_o[1] <= altpciexpav_stif_rx:rx.RxmBurstCount_2_o
RxmBurstCount_2_o[2] <= altpciexpav_stif_rx:rx.RxmBurstCount_2_o
RxmBurstCount_2_o[3] <= altpciexpav_stif_rx:rx.RxmBurstCount_2_o
RxmBurstCount_2_o[4] <= altpciexpav_stif_rx:rx.RxmBurstCount_2_o
RxmBurstCount_2_o[5] <= altpciexpav_stif_rx:rx.RxmBurstCount_2_o
RxmBurstCount_2_o[6] <= altpciexpav_stif_rx:rx.RxmBurstCount_2_o
RxmWaitRequest_2_i => ~NO_FANOUT~
RxmRead_2_o <= altpciexpav_stif_rx:rx.RxmRead_2_o
RxmReadData_2_i[0] => ~NO_FANOUT~
RxmReadData_2_i[1] => ~NO_FANOUT~
RxmReadData_2_i[2] => ~NO_FANOUT~
RxmReadData_2_i[3] => ~NO_FANOUT~
RxmReadData_2_i[4] => ~NO_FANOUT~
RxmReadData_2_i[5] => ~NO_FANOUT~
RxmReadData_2_i[6] => ~NO_FANOUT~
RxmReadData_2_i[7] => ~NO_FANOUT~
RxmReadData_2_i[8] => ~NO_FANOUT~
RxmReadData_2_i[9] => ~NO_FANOUT~
RxmReadData_2_i[10] => ~NO_FANOUT~
RxmReadData_2_i[11] => ~NO_FANOUT~
RxmReadData_2_i[12] => ~NO_FANOUT~
RxmReadData_2_i[13] => ~NO_FANOUT~
RxmReadData_2_i[14] => ~NO_FANOUT~
RxmReadData_2_i[15] => ~NO_FANOUT~
RxmReadData_2_i[16] => ~NO_FANOUT~
RxmReadData_2_i[17] => ~NO_FANOUT~
RxmReadData_2_i[18] => ~NO_FANOUT~
RxmReadData_2_i[19] => ~NO_FANOUT~
RxmReadData_2_i[20] => ~NO_FANOUT~
RxmReadData_2_i[21] => ~NO_FANOUT~
RxmReadData_2_i[22] => ~NO_FANOUT~
RxmReadData_2_i[23] => ~NO_FANOUT~
RxmReadData_2_i[24] => ~NO_FANOUT~
RxmReadData_2_i[25] => ~NO_FANOUT~
RxmReadData_2_i[26] => ~NO_FANOUT~
RxmReadData_2_i[27] => ~NO_FANOUT~
RxmReadData_2_i[28] => ~NO_FANOUT~
RxmReadData_2_i[29] => ~NO_FANOUT~
RxmReadData_2_i[30] => ~NO_FANOUT~
RxmReadData_2_i[31] => ~NO_FANOUT~
RxmReadData_2_i[32] => ~NO_FANOUT~
RxmReadData_2_i[33] => ~NO_FANOUT~
RxmReadData_2_i[34] => ~NO_FANOUT~
RxmReadData_2_i[35] => ~NO_FANOUT~
RxmReadData_2_i[36] => ~NO_FANOUT~
RxmReadData_2_i[37] => ~NO_FANOUT~
RxmReadData_2_i[38] => ~NO_FANOUT~
RxmReadData_2_i[39] => ~NO_FANOUT~
RxmReadData_2_i[40] => ~NO_FANOUT~
RxmReadData_2_i[41] => ~NO_FANOUT~
RxmReadData_2_i[42] => ~NO_FANOUT~
RxmReadData_2_i[43] => ~NO_FANOUT~
RxmReadData_2_i[44] => ~NO_FANOUT~
RxmReadData_2_i[45] => ~NO_FANOUT~
RxmReadData_2_i[46] => ~NO_FANOUT~
RxmReadData_2_i[47] => ~NO_FANOUT~
RxmReadData_2_i[48] => ~NO_FANOUT~
RxmReadData_2_i[49] => ~NO_FANOUT~
RxmReadData_2_i[50] => ~NO_FANOUT~
RxmReadData_2_i[51] => ~NO_FANOUT~
RxmReadData_2_i[52] => ~NO_FANOUT~
RxmReadData_2_i[53] => ~NO_FANOUT~
RxmReadData_2_i[54] => ~NO_FANOUT~
RxmReadData_2_i[55] => ~NO_FANOUT~
RxmReadData_2_i[56] => ~NO_FANOUT~
RxmReadData_2_i[57] => ~NO_FANOUT~
RxmReadData_2_i[58] => ~NO_FANOUT~
RxmReadData_2_i[59] => ~NO_FANOUT~
RxmReadData_2_i[60] => ~NO_FANOUT~
RxmReadData_2_i[61] => ~NO_FANOUT~
RxmReadData_2_i[62] => ~NO_FANOUT~
RxmReadData_2_i[63] => ~NO_FANOUT~
RxmReadDataValid_2_i => ~NO_FANOUT~
RxmWrite_3_o <= altpciexpav_stif_rx:rx.RxmWrite_3_o
RxmAddress_3_o[0] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[1] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[2] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[3] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[4] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[5] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[6] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[7] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[8] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[9] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[10] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[11] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[12] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[13] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[14] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[15] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[16] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[17] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[18] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[19] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[20] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[21] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[22] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[23] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[24] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[25] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[26] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[27] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[28] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[29] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[30] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmAddress_3_o[31] <= altpciexpav_stif_rx:rx.RxmAddress_3_o
RxmWriteData_3_o[0] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[1] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[2] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[3] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[4] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[5] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[6] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[7] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[8] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[9] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[10] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[11] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[12] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[13] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[14] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[15] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[16] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[17] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[18] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[19] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[20] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[21] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[22] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[23] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[24] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[25] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[26] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[27] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[28] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[29] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[30] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[31] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[32] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[33] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[34] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[35] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[36] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[37] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[38] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[39] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[40] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[41] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[42] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[43] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[44] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[45] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[46] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[47] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[48] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[49] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[50] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[51] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[52] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[53] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[54] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[55] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[56] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[57] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[58] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[59] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[60] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[61] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[62] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmWriteData_3_o[63] <= altpciexpav_stif_rx:rx.RxmWriteData_3_o
RxmByteEnable_3_o[0] <= altpciexpav_stif_rx:rx.RxmByteEnable_3_o
RxmByteEnable_3_o[1] <= altpciexpav_stif_rx:rx.RxmByteEnable_3_o
RxmByteEnable_3_o[2] <= altpciexpav_stif_rx:rx.RxmByteEnable_3_o
RxmByteEnable_3_o[3] <= altpciexpav_stif_rx:rx.RxmByteEnable_3_o
RxmByteEnable_3_o[4] <= altpciexpav_stif_rx:rx.RxmByteEnable_3_o
RxmByteEnable_3_o[5] <= altpciexpav_stif_rx:rx.RxmByteEnable_3_o
RxmByteEnable_3_o[6] <= altpciexpav_stif_rx:rx.RxmByteEnable_3_o
RxmByteEnable_3_o[7] <= altpciexpav_stif_rx:rx.RxmByteEnable_3_o
RxmBurstCount_3_o[0] <= altpciexpav_stif_rx:rx.RxmBurstCount_3_o
RxmBurstCount_3_o[1] <= altpciexpav_stif_rx:rx.RxmBurstCount_3_o
RxmBurstCount_3_o[2] <= altpciexpav_stif_rx:rx.RxmBurstCount_3_o
RxmBurstCount_3_o[3] <= altpciexpav_stif_rx:rx.RxmBurstCount_3_o
RxmBurstCount_3_o[4] <= altpciexpav_stif_rx:rx.RxmBurstCount_3_o
RxmBurstCount_3_o[5] <= altpciexpav_stif_rx:rx.RxmBurstCount_3_o
RxmBurstCount_3_o[6] <= altpciexpav_stif_rx:rx.RxmBurstCount_3_o
RxmWaitRequest_3_i => ~NO_FANOUT~
RxmRead_3_o <= altpciexpav_stif_rx:rx.RxmRead_3_o
RxmReadData_3_i[0] => ~NO_FANOUT~
RxmReadData_3_i[1] => ~NO_FANOUT~
RxmReadData_3_i[2] => ~NO_FANOUT~
RxmReadData_3_i[3] => ~NO_FANOUT~
RxmReadData_3_i[4] => ~NO_FANOUT~
RxmReadData_3_i[5] => ~NO_FANOUT~
RxmReadData_3_i[6] => ~NO_FANOUT~
RxmReadData_3_i[7] => ~NO_FANOUT~
RxmReadData_3_i[8] => ~NO_FANOUT~
RxmReadData_3_i[9] => ~NO_FANOUT~
RxmReadData_3_i[10] => ~NO_FANOUT~
RxmReadData_3_i[11] => ~NO_FANOUT~
RxmReadData_3_i[12] => ~NO_FANOUT~
RxmReadData_3_i[13] => ~NO_FANOUT~
RxmReadData_3_i[14] => ~NO_FANOUT~
RxmReadData_3_i[15] => ~NO_FANOUT~
RxmReadData_3_i[16] => ~NO_FANOUT~
RxmReadData_3_i[17] => ~NO_FANOUT~
RxmReadData_3_i[18] => ~NO_FANOUT~
RxmReadData_3_i[19] => ~NO_FANOUT~
RxmReadData_3_i[20] => ~NO_FANOUT~
RxmReadData_3_i[21] => ~NO_FANOUT~
RxmReadData_3_i[22] => ~NO_FANOUT~
RxmReadData_3_i[23] => ~NO_FANOUT~
RxmReadData_3_i[24] => ~NO_FANOUT~
RxmReadData_3_i[25] => ~NO_FANOUT~
RxmReadData_3_i[26] => ~NO_FANOUT~
RxmReadData_3_i[27] => ~NO_FANOUT~
RxmReadData_3_i[28] => ~NO_FANOUT~
RxmReadData_3_i[29] => ~NO_FANOUT~
RxmReadData_3_i[30] => ~NO_FANOUT~
RxmReadData_3_i[31] => ~NO_FANOUT~
RxmReadData_3_i[32] => ~NO_FANOUT~
RxmReadData_3_i[33] => ~NO_FANOUT~
RxmReadData_3_i[34] => ~NO_FANOUT~
RxmReadData_3_i[35] => ~NO_FANOUT~
RxmReadData_3_i[36] => ~NO_FANOUT~
RxmReadData_3_i[37] => ~NO_FANOUT~
RxmReadData_3_i[38] => ~NO_FANOUT~
RxmReadData_3_i[39] => ~NO_FANOUT~
RxmReadData_3_i[40] => ~NO_FANOUT~
RxmReadData_3_i[41] => ~NO_FANOUT~
RxmReadData_3_i[42] => ~NO_FANOUT~
RxmReadData_3_i[43] => ~NO_FANOUT~
RxmReadData_3_i[44] => ~NO_FANOUT~
RxmReadData_3_i[45] => ~NO_FANOUT~
RxmReadData_3_i[46] => ~NO_FANOUT~
RxmReadData_3_i[47] => ~NO_FANOUT~
RxmReadData_3_i[48] => ~NO_FANOUT~
RxmReadData_3_i[49] => ~NO_FANOUT~
RxmReadData_3_i[50] => ~NO_FANOUT~
RxmReadData_3_i[51] => ~NO_FANOUT~
RxmReadData_3_i[52] => ~NO_FANOUT~
RxmReadData_3_i[53] => ~NO_FANOUT~
RxmReadData_3_i[54] => ~NO_FANOUT~
RxmReadData_3_i[55] => ~NO_FANOUT~
RxmReadData_3_i[56] => ~NO_FANOUT~
RxmReadData_3_i[57] => ~NO_FANOUT~
RxmReadData_3_i[58] => ~NO_FANOUT~
RxmReadData_3_i[59] => ~NO_FANOUT~
RxmReadData_3_i[60] => ~NO_FANOUT~
RxmReadData_3_i[61] => ~NO_FANOUT~
RxmReadData_3_i[62] => ~NO_FANOUT~
RxmReadData_3_i[63] => ~NO_FANOUT~
RxmReadDataValid_3_i => ~NO_FANOUT~
RxmWrite_4_o <= altpciexpav_stif_rx:rx.RxmWrite_4_o
RxmAddress_4_o[0] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[1] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[2] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[3] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[4] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[5] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[6] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[7] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[8] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[9] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[10] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[11] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[12] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[13] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[14] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[15] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[16] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[17] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[18] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[19] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[20] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[21] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[22] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[23] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[24] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[25] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[26] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[27] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[28] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[29] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[30] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmAddress_4_o[31] <= altpciexpav_stif_rx:rx.RxmAddress_4_o
RxmWriteData_4_o[0] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[1] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[2] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[3] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[4] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[5] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[6] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[7] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[8] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[9] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[10] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[11] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[12] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[13] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[14] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[15] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[16] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[17] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[18] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[19] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[20] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[21] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[22] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[23] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[24] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[25] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[26] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[27] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[28] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[29] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[30] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[31] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[32] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[33] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[34] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[35] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[36] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[37] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[38] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[39] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[40] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[41] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[42] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[43] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[44] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[45] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[46] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[47] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[48] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[49] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[50] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[51] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[52] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[53] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[54] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[55] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[56] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[57] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[58] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[59] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[60] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[61] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[62] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmWriteData_4_o[63] <= altpciexpav_stif_rx:rx.RxmWriteData_4_o
RxmByteEnable_4_o[0] <= altpciexpav_stif_rx:rx.RxmByteEnable_4_o
RxmByteEnable_4_o[1] <= altpciexpav_stif_rx:rx.RxmByteEnable_4_o
RxmByteEnable_4_o[2] <= altpciexpav_stif_rx:rx.RxmByteEnable_4_o
RxmByteEnable_4_o[3] <= altpciexpav_stif_rx:rx.RxmByteEnable_4_o
RxmByteEnable_4_o[4] <= altpciexpav_stif_rx:rx.RxmByteEnable_4_o
RxmByteEnable_4_o[5] <= altpciexpav_stif_rx:rx.RxmByteEnable_4_o
RxmByteEnable_4_o[6] <= altpciexpav_stif_rx:rx.RxmByteEnable_4_o
RxmByteEnable_4_o[7] <= altpciexpav_stif_rx:rx.RxmByteEnable_4_o
RxmBurstCount_4_o[0] <= altpciexpav_stif_rx:rx.RxmBurstCount_4_o
RxmBurstCount_4_o[1] <= altpciexpav_stif_rx:rx.RxmBurstCount_4_o
RxmBurstCount_4_o[2] <= altpciexpav_stif_rx:rx.RxmBurstCount_4_o
RxmBurstCount_4_o[3] <= altpciexpav_stif_rx:rx.RxmBurstCount_4_o
RxmBurstCount_4_o[4] <= altpciexpav_stif_rx:rx.RxmBurstCount_4_o
RxmBurstCount_4_o[5] <= altpciexpav_stif_rx:rx.RxmBurstCount_4_o
RxmBurstCount_4_o[6] <= altpciexpav_stif_rx:rx.RxmBurstCount_4_o
RxmWaitRequest_4_i => ~NO_FANOUT~
RxmRead_4_o <= altpciexpav_stif_rx:rx.RxmRead_4_o
RxmReadData_4_i[0] => ~NO_FANOUT~
RxmReadData_4_i[1] => ~NO_FANOUT~
RxmReadData_4_i[2] => ~NO_FANOUT~
RxmReadData_4_i[3] => ~NO_FANOUT~
RxmReadData_4_i[4] => ~NO_FANOUT~
RxmReadData_4_i[5] => ~NO_FANOUT~
RxmReadData_4_i[6] => ~NO_FANOUT~
RxmReadData_4_i[7] => ~NO_FANOUT~
RxmReadData_4_i[8] => ~NO_FANOUT~
RxmReadData_4_i[9] => ~NO_FANOUT~
RxmReadData_4_i[10] => ~NO_FANOUT~
RxmReadData_4_i[11] => ~NO_FANOUT~
RxmReadData_4_i[12] => ~NO_FANOUT~
RxmReadData_4_i[13] => ~NO_FANOUT~
RxmReadData_4_i[14] => ~NO_FANOUT~
RxmReadData_4_i[15] => ~NO_FANOUT~
RxmReadData_4_i[16] => ~NO_FANOUT~
RxmReadData_4_i[17] => ~NO_FANOUT~
RxmReadData_4_i[18] => ~NO_FANOUT~
RxmReadData_4_i[19] => ~NO_FANOUT~
RxmReadData_4_i[20] => ~NO_FANOUT~
RxmReadData_4_i[21] => ~NO_FANOUT~
RxmReadData_4_i[22] => ~NO_FANOUT~
RxmReadData_4_i[23] => ~NO_FANOUT~
RxmReadData_4_i[24] => ~NO_FANOUT~
RxmReadData_4_i[25] => ~NO_FANOUT~
RxmReadData_4_i[26] => ~NO_FANOUT~
RxmReadData_4_i[27] => ~NO_FANOUT~
RxmReadData_4_i[28] => ~NO_FANOUT~
RxmReadData_4_i[29] => ~NO_FANOUT~
RxmReadData_4_i[30] => ~NO_FANOUT~
RxmReadData_4_i[31] => ~NO_FANOUT~
RxmReadData_4_i[32] => ~NO_FANOUT~
RxmReadData_4_i[33] => ~NO_FANOUT~
RxmReadData_4_i[34] => ~NO_FANOUT~
RxmReadData_4_i[35] => ~NO_FANOUT~
RxmReadData_4_i[36] => ~NO_FANOUT~
RxmReadData_4_i[37] => ~NO_FANOUT~
RxmReadData_4_i[38] => ~NO_FANOUT~
RxmReadData_4_i[39] => ~NO_FANOUT~
RxmReadData_4_i[40] => ~NO_FANOUT~
RxmReadData_4_i[41] => ~NO_FANOUT~
RxmReadData_4_i[42] => ~NO_FANOUT~
RxmReadData_4_i[43] => ~NO_FANOUT~
RxmReadData_4_i[44] => ~NO_FANOUT~
RxmReadData_4_i[45] => ~NO_FANOUT~
RxmReadData_4_i[46] => ~NO_FANOUT~
RxmReadData_4_i[47] => ~NO_FANOUT~
RxmReadData_4_i[48] => ~NO_FANOUT~
RxmReadData_4_i[49] => ~NO_FANOUT~
RxmReadData_4_i[50] => ~NO_FANOUT~
RxmReadData_4_i[51] => ~NO_FANOUT~
RxmReadData_4_i[52] => ~NO_FANOUT~
RxmReadData_4_i[53] => ~NO_FANOUT~
RxmReadData_4_i[54] => ~NO_FANOUT~
RxmReadData_4_i[55] => ~NO_FANOUT~
RxmReadData_4_i[56] => ~NO_FANOUT~
RxmReadData_4_i[57] => ~NO_FANOUT~
RxmReadData_4_i[58] => ~NO_FANOUT~
RxmReadData_4_i[59] => ~NO_FANOUT~
RxmReadData_4_i[60] => ~NO_FANOUT~
RxmReadData_4_i[61] => ~NO_FANOUT~
RxmReadData_4_i[62] => ~NO_FANOUT~
RxmReadData_4_i[63] => ~NO_FANOUT~
RxmReadDataValid_4_i => ~NO_FANOUT~
RxmWrite_5_o <= altpciexpav_stif_rx:rx.RxmWrite_5_o
RxmAddress_5_o[0] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[1] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[2] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[3] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[4] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[5] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[6] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[7] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[8] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[9] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[10] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[11] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[12] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[13] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[14] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[15] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[16] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[17] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[18] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[19] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[20] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[21] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[22] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[23] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[24] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[25] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[26] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[27] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[28] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[29] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[30] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmAddress_5_o[31] <= altpciexpav_stif_rx:rx.RxmAddress_5_o
RxmWriteData_5_o[0] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[1] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[2] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[3] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[4] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[5] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[6] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[7] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[8] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[9] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[10] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[11] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[12] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[13] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[14] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[15] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[16] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[17] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[18] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[19] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[20] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[21] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[22] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[23] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[24] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[25] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[26] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[27] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[28] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[29] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[30] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[31] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[32] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[33] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[34] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[35] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[36] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[37] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[38] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[39] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[40] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[41] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[42] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[43] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[44] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[45] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[46] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[47] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[48] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[49] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[50] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[51] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[52] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[53] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[54] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[55] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[56] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[57] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[58] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[59] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[60] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[61] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[62] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmWriteData_5_o[63] <= altpciexpav_stif_rx:rx.RxmWriteData_5_o
RxmByteEnable_5_o[0] <= altpciexpav_stif_rx:rx.RxmByteEnable_5_o
RxmByteEnable_5_o[1] <= altpciexpav_stif_rx:rx.RxmByteEnable_5_o
RxmByteEnable_5_o[2] <= altpciexpav_stif_rx:rx.RxmByteEnable_5_o
RxmByteEnable_5_o[3] <= altpciexpav_stif_rx:rx.RxmByteEnable_5_o
RxmByteEnable_5_o[4] <= altpciexpav_stif_rx:rx.RxmByteEnable_5_o
RxmByteEnable_5_o[5] <= altpciexpav_stif_rx:rx.RxmByteEnable_5_o
RxmByteEnable_5_o[6] <= altpciexpav_stif_rx:rx.RxmByteEnable_5_o
RxmByteEnable_5_o[7] <= altpciexpav_stif_rx:rx.RxmByteEnable_5_o
RxmBurstCount_5_o[0] <= altpciexpav_stif_rx:rx.RxmBurstCount_5_o
RxmBurstCount_5_o[1] <= altpciexpav_stif_rx:rx.RxmBurstCount_5_o
RxmBurstCount_5_o[2] <= altpciexpav_stif_rx:rx.RxmBurstCount_5_o
RxmBurstCount_5_o[3] <= altpciexpav_stif_rx:rx.RxmBurstCount_5_o
RxmBurstCount_5_o[4] <= altpciexpav_stif_rx:rx.RxmBurstCount_5_o
RxmBurstCount_5_o[5] <= altpciexpav_stif_rx:rx.RxmBurstCount_5_o
RxmBurstCount_5_o[6] <= altpciexpav_stif_rx:rx.RxmBurstCount_5_o
RxmWaitRequest_5_i => ~NO_FANOUT~
RxmRead_5_o <= altpciexpav_stif_rx:rx.RxmRead_5_o
RxmReadData_5_i[0] => ~NO_FANOUT~
RxmReadData_5_i[1] => ~NO_FANOUT~
RxmReadData_5_i[2] => ~NO_FANOUT~
RxmReadData_5_i[3] => ~NO_FANOUT~
RxmReadData_5_i[4] => ~NO_FANOUT~
RxmReadData_5_i[5] => ~NO_FANOUT~
RxmReadData_5_i[6] => ~NO_FANOUT~
RxmReadData_5_i[7] => ~NO_FANOUT~
RxmReadData_5_i[8] => ~NO_FANOUT~
RxmReadData_5_i[9] => ~NO_FANOUT~
RxmReadData_5_i[10] => ~NO_FANOUT~
RxmReadData_5_i[11] => ~NO_FANOUT~
RxmReadData_5_i[12] => ~NO_FANOUT~
RxmReadData_5_i[13] => ~NO_FANOUT~
RxmReadData_5_i[14] => ~NO_FANOUT~
RxmReadData_5_i[15] => ~NO_FANOUT~
RxmReadData_5_i[16] => ~NO_FANOUT~
RxmReadData_5_i[17] => ~NO_FANOUT~
RxmReadData_5_i[18] => ~NO_FANOUT~
RxmReadData_5_i[19] => ~NO_FANOUT~
RxmReadData_5_i[20] => ~NO_FANOUT~
RxmReadData_5_i[21] => ~NO_FANOUT~
RxmReadData_5_i[22] => ~NO_FANOUT~
RxmReadData_5_i[23] => ~NO_FANOUT~
RxmReadData_5_i[24] => ~NO_FANOUT~
RxmReadData_5_i[25] => ~NO_FANOUT~
RxmReadData_5_i[26] => ~NO_FANOUT~
RxmReadData_5_i[27] => ~NO_FANOUT~
RxmReadData_5_i[28] => ~NO_FANOUT~
RxmReadData_5_i[29] => ~NO_FANOUT~
RxmReadData_5_i[30] => ~NO_FANOUT~
RxmReadData_5_i[31] => ~NO_FANOUT~
RxmReadData_5_i[32] => ~NO_FANOUT~
RxmReadData_5_i[33] => ~NO_FANOUT~
RxmReadData_5_i[34] => ~NO_FANOUT~
RxmReadData_5_i[35] => ~NO_FANOUT~
RxmReadData_5_i[36] => ~NO_FANOUT~
RxmReadData_5_i[37] => ~NO_FANOUT~
RxmReadData_5_i[38] => ~NO_FANOUT~
RxmReadData_5_i[39] => ~NO_FANOUT~
RxmReadData_5_i[40] => ~NO_FANOUT~
RxmReadData_5_i[41] => ~NO_FANOUT~
RxmReadData_5_i[42] => ~NO_FANOUT~
RxmReadData_5_i[43] => ~NO_FANOUT~
RxmReadData_5_i[44] => ~NO_FANOUT~
RxmReadData_5_i[45] => ~NO_FANOUT~
RxmReadData_5_i[46] => ~NO_FANOUT~
RxmReadData_5_i[47] => ~NO_FANOUT~
RxmReadData_5_i[48] => ~NO_FANOUT~
RxmReadData_5_i[49] => ~NO_FANOUT~
RxmReadData_5_i[50] => ~NO_FANOUT~
RxmReadData_5_i[51] => ~NO_FANOUT~
RxmReadData_5_i[52] => ~NO_FANOUT~
RxmReadData_5_i[53] => ~NO_FANOUT~
RxmReadData_5_i[54] => ~NO_FANOUT~
RxmReadData_5_i[55] => ~NO_FANOUT~
RxmReadData_5_i[56] => ~NO_FANOUT~
RxmReadData_5_i[57] => ~NO_FANOUT~
RxmReadData_5_i[58] => ~NO_FANOUT~
RxmReadData_5_i[59] => ~NO_FANOUT~
RxmReadData_5_i[60] => ~NO_FANOUT~
RxmReadData_5_i[61] => ~NO_FANOUT~
RxmReadData_5_i[62] => ~NO_FANOUT~
RxmReadData_5_i[63] => ~NO_FANOUT~
RxmReadDataValid_5_i => ~NO_FANOUT~
RxmIrq_i[0] => RxmIrq_i[0].IN2
RxmIrq_i[1] => RxmIrq_i[1].IN2
RxmIrq_i[2] => RxmIrq_i[2].IN2
RxmIrq_i[3] => RxmIrq_i[3].IN2
RxmIrq_i[4] => RxmIrq_i[4].IN2
RxmIrq_i[5] => RxmIrq_i[5].IN2
RxmIrq_i[6] => RxmIrq_i[6].IN2
RxmIrq_i[7] => RxmIrq_i[7].IN2
RxmIrq_i[8] => RxmIrq_i[8].IN2
RxmIrq_i[9] => RxmIrq_i[9].IN2
RxmIrq_i[10] => RxmIrq_i[10].IN2
RxmIrq_i[11] => RxmIrq_i[11].IN2
RxmIrq_i[12] => RxmIrq_i[12].IN2
RxmIrq_i[13] => RxmIrq_i[13].IN2
RxmIrq_i[14] => RxmIrq_i[14].IN2
RxmIrq_i[15] => RxmIrq_i[15].IN2
CraClk_i => ~NO_FANOUT~
CraRstn_i => ~NO_FANOUT~
CraChipSelect_i => CraChipSelect_i.IN1
CraRead => CraRead_i.IN1
CraWrite => CraWrite_i.IN1
CraWriteData_i[0] => CraWriteData_i[0].IN1
CraWriteData_i[1] => CraWriteData_i[1].IN1
CraWriteData_i[2] => CraWriteData_i[2].IN1
CraWriteData_i[3] => CraWriteData_i[3].IN1
CraWriteData_i[4] => CraWriteData_i[4].IN1
CraWriteData_i[5] => CraWriteData_i[5].IN1
CraWriteData_i[6] => CraWriteData_i[6].IN1
CraWriteData_i[7] => CraWriteData_i[7].IN1
CraWriteData_i[8] => CraWriteData_i[8].IN1
CraWriteData_i[9] => CraWriteData_i[9].IN1
CraWriteData_i[10] => CraWriteData_i[10].IN1
CraWriteData_i[11] => CraWriteData_i[11].IN1
CraWriteData_i[12] => CraWriteData_i[12].IN1
CraWriteData_i[13] => CraWriteData_i[13].IN1
CraWriteData_i[14] => CraWriteData_i[14].IN1
CraWriteData_i[15] => CraWriteData_i[15].IN1
CraWriteData_i[16] => CraWriteData_i[16].IN1
CraWriteData_i[17] => CraWriteData_i[17].IN1
CraWriteData_i[18] => CraWriteData_i[18].IN1
CraWriteData_i[19] => CraWriteData_i[19].IN1
CraWriteData_i[20] => CraWriteData_i[20].IN1
CraWriteData_i[21] => CraWriteData_i[21].IN1
CraWriteData_i[22] => CraWriteData_i[22].IN1
CraWriteData_i[23] => CraWriteData_i[23].IN1
CraWriteData_i[24] => CraWriteData_i[24].IN1
CraWriteData_i[25] => CraWriteData_i[25].IN1
CraWriteData_i[26] => CraWriteData_i[26].IN1
CraWriteData_i[27] => CraWriteData_i[27].IN1
CraWriteData_i[28] => CraWriteData_i[28].IN1
CraWriteData_i[29] => CraWriteData_i[29].IN1
CraWriteData_i[30] => CraWriteData_i[30].IN1
CraWriteData_i[31] => CraWriteData_i[31].IN1
CraAddress_i[2] => CraAddress_i[2].IN1
CraAddress_i[3] => CraAddress_i[3].IN1
CraAddress_i[4] => CraAddress_i[4].IN1
CraAddress_i[5] => CraAddress_i[5].IN1
CraAddress_i[6] => CraAddress_i[6].IN1
CraAddress_i[7] => CraAddress_i[7].IN1
CraAddress_i[8] => CraAddress_i[8].IN1
CraAddress_i[9] => CraAddress_i[9].IN1
CraAddress_i[10] => CraAddress_i[10].IN1
CraAddress_i[11] => CraAddress_i[11].IN1
CraAddress_i[12] => CraAddress_i[12].IN1
CraAddress_i[13] => CraAddress_i[13].IN1
CraByteEnable_i[0] => CraByteEnable_i[0].IN1
CraByteEnable_i[1] => CraByteEnable_i[1].IN1
CraByteEnable_i[2] => CraByteEnable_i[2].IN1
CraByteEnable_i[3] => CraByteEnable_i[3].IN1
CraReadData_o[0] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[1] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[2] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[3] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[4] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[5] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[6] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[7] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[8] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[9] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[10] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[11] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[12] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[13] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[14] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[15] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[16] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[17] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[18] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[19] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[20] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[21] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[22] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[23] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[24] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[25] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[26] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[27] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[28] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[29] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[30] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraReadData_o[31] <= altpciexpav_stif_control_register:cntrl_reg.CraReadData_o
CraWaitRequest_o <= altpciexpav_stif_control_register:cntrl_reg.CraWaitRequest_o
CraIrq_o <= altpciexpav_stif_control_register:cntrl_reg.CraIrq_o
MsiIntfc_o[0] <= msi_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[1] <= msi_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[2] <= msi_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[3] <= msi_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[4] <= msi_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[5] <= msi_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[6] <= msi_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[7] <= msi_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[8] <= msi_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[9] <= msi_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[10] <= msi_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[11] <= msi_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[12] <= msi_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[13] <= msi_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[14] <= msi_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[15] <= msi_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[16] <= msi_addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[17] <= msi_addr_reg[17].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[18] <= msi_addr_reg[18].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[19] <= msi_addr_reg[19].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[20] <= msi_addr_reg[20].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[21] <= msi_addr_reg[21].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[22] <= msi_addr_reg[22].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[23] <= msi_addr_reg[23].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[24] <= msi_addr_reg[24].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[25] <= msi_addr_reg[25].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[26] <= msi_addr_reg[26].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[27] <= msi_addr_reg[27].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[28] <= msi_addr_reg[28].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[29] <= msi_addr_reg[29].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[30] <= msi_addr_reg[30].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[31] <= msi_addr_reg[31].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[32] <= msi_addr_reg[32].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[33] <= msi_addr_reg[33].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[34] <= msi_addr_reg[34].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[35] <= msi_addr_reg[35].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[36] <= msi_addr_reg[36].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[37] <= msi_addr_reg[37].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[38] <= msi_addr_reg[38].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[39] <= msi_addr_reg[39].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[40] <= msi_addr_reg[40].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[41] <= msi_addr_reg[41].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[42] <= msi_addr_reg[42].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[43] <= msi_addr_reg[43].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[44] <= msi_addr_reg[44].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[45] <= msi_addr_reg[45].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[46] <= msi_addr_reg[46].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[47] <= msi_addr_reg[47].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[48] <= msi_addr_reg[48].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[49] <= msi_addr_reg[49].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[50] <= msi_addr_reg[50].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[51] <= msi_addr_reg[51].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[52] <= msi_addr_reg[52].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[53] <= msi_addr_reg[53].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[54] <= msi_addr_reg[54].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[55] <= msi_addr_reg[55].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[56] <= msi_addr_reg[56].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[57] <= msi_addr_reg[57].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[58] <= msi_addr_reg[58].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[59] <= msi_addr_reg[59].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[60] <= msi_addr_reg[60].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[61] <= msi_addr_reg[61].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[62] <= msi_addr_reg[62].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[63] <= msi_addr_reg[63].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[64] <= msi_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[65] <= msi_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[66] <= msi_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[67] <= msi_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[68] <= msi_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[69] <= msi_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[70] <= msi_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[71] <= msi_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[72] <= msi_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[73] <= msi_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[74] <= msi_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[75] <= msi_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[76] <= msi_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[77] <= msi_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[78] <= msi_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[79] <= msi_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[80] <= msi_ena_reg[0].DB_MAX_OUTPUT_PORT_TYPE
MsiIntfc_o[81] <= cfg_prmcsr[2].DB_MAX_OUTPUT_PORT_TYPE
MsixIntfc_o[0] <= msix_control_reg[0].DB_MAX_OUTPUT_PORT_TYPE
MsixIntfc_o[1] <= msix_control_reg[1].DB_MAX_OUTPUT_PORT_TYPE
MsixIntfc_o[2] <= msix_control_reg[2].DB_MAX_OUTPUT_PORT_TYPE
MsixIntfc_o[3] <= msix_control_reg[3].DB_MAX_OUTPUT_PORT_TYPE
MsixIntfc_o[4] <= msix_control_reg[4].DB_MAX_OUTPUT_PORT_TYPE
MsixIntfc_o[5] <= msix_control_reg[5].DB_MAX_OUTPUT_PORT_TYPE
MsixIntfc_o[6] <= msix_control_reg[6].DB_MAX_OUTPUT_PORT_TYPE
MsixIntfc_o[7] <= msix_control_reg[7].DB_MAX_OUTPUT_PORT_TYPE
MsixIntfc_o[8] <= msix_control_reg[8].DB_MAX_OUTPUT_PORT_TYPE
MsixIntfc_o[9] <= msix_control_reg[9].DB_MAX_OUTPUT_PORT_TYPE
MsixIntfc_o[10] <= msix_control_reg[10].DB_MAX_OUTPUT_PORT_TYPE
MsixIntfc_o[11] <= msix_control_reg[11].DB_MAX_OUTPUT_PORT_TYPE
MsixIntfc_o[12] <= msix_control_reg[12].DB_MAX_OUTPUT_PORT_TYPE
MsixIntfc_o[13] <= msix_control_reg[13].DB_MAX_OUTPUT_PORT_TYPE
MsixIntfc_o[14] <= msix_control_reg[14].DB_MAX_OUTPUT_PORT_TYPE
MsixIntfc_o[15] <= msix_control_reg[15].DB_MAX_OUTPUT_PORT_TYPE
RxIntStatus_i[0] => RxIntStatus_i[0].IN1
RxIntStatus_i[1] => RxIntStatus_i[1].IN1
RxIntStatus_i[2] => RxIntStatus_i[2].IN1
RxIntStatus_i[3] => RxIntStatus_i[3].IN1
pld_clk_inuse => pld_clk_inuse.IN1
tx_cons_cred_sel <= altpciexpav_stif_tx:tx.tx_cons_cred_sel


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx
Clk_i => Clk_i.IN2
AvlClk_i => AvlClk_i.IN4
Rstn_i => Rstn_i.IN2
RxmRstn_i => RxmRstn_i.IN2
RxStReady_o <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxStReady_o
RxStMask_o <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxStMask_o
RxStData_i[0] => RxStData_i[0].IN1
RxStData_i[1] => RxStData_i[1].IN1
RxStData_i[2] => RxStData_i[2].IN1
RxStData_i[3] => RxStData_i[3].IN1
RxStData_i[4] => RxStData_i[4].IN1
RxStData_i[5] => RxStData_i[5].IN1
RxStData_i[6] => RxStData_i[6].IN1
RxStData_i[7] => RxStData_i[7].IN1
RxStData_i[8] => RxStData_i[8].IN1
RxStData_i[9] => RxStData_i[9].IN1
RxStData_i[10] => RxStData_i[10].IN1
RxStData_i[11] => RxStData_i[11].IN1
RxStData_i[12] => RxStData_i[12].IN1
RxStData_i[13] => RxStData_i[13].IN1
RxStData_i[14] => RxStData_i[14].IN1
RxStData_i[15] => RxStData_i[15].IN1
RxStData_i[16] => RxStData_i[16].IN1
RxStData_i[17] => RxStData_i[17].IN1
RxStData_i[18] => RxStData_i[18].IN1
RxStData_i[19] => RxStData_i[19].IN1
RxStData_i[20] => RxStData_i[20].IN1
RxStData_i[21] => RxStData_i[21].IN1
RxStData_i[22] => RxStData_i[22].IN1
RxStData_i[23] => RxStData_i[23].IN1
RxStData_i[24] => RxStData_i[24].IN1
RxStData_i[25] => RxStData_i[25].IN1
RxStData_i[26] => RxStData_i[26].IN1
RxStData_i[27] => RxStData_i[27].IN1
RxStData_i[28] => RxStData_i[28].IN1
RxStData_i[29] => RxStData_i[29].IN1
RxStData_i[30] => RxStData_i[30].IN1
RxStData_i[31] => RxStData_i[31].IN1
RxStData_i[32] => RxStData_i[32].IN1
RxStData_i[33] => RxStData_i[33].IN1
RxStData_i[34] => RxStData_i[34].IN1
RxStData_i[35] => RxStData_i[35].IN1
RxStData_i[36] => RxStData_i[36].IN1
RxStData_i[37] => RxStData_i[37].IN1
RxStData_i[38] => RxStData_i[38].IN1
RxStData_i[39] => RxStData_i[39].IN1
RxStData_i[40] => RxStData_i[40].IN1
RxStData_i[41] => RxStData_i[41].IN1
RxStData_i[42] => RxStData_i[42].IN1
RxStData_i[43] => RxStData_i[43].IN1
RxStData_i[44] => RxStData_i[44].IN1
RxStData_i[45] => RxStData_i[45].IN1
RxStData_i[46] => RxStData_i[46].IN1
RxStData_i[47] => RxStData_i[47].IN1
RxStData_i[48] => RxStData_i[48].IN1
RxStData_i[49] => RxStData_i[49].IN1
RxStData_i[50] => RxStData_i[50].IN1
RxStData_i[51] => RxStData_i[51].IN1
RxStData_i[52] => RxStData_i[52].IN1
RxStData_i[53] => RxStData_i[53].IN1
RxStData_i[54] => RxStData_i[54].IN1
RxStData_i[55] => RxStData_i[55].IN1
RxStData_i[56] => RxStData_i[56].IN1
RxStData_i[57] => RxStData_i[57].IN1
RxStData_i[58] => RxStData_i[58].IN1
RxStData_i[59] => RxStData_i[59].IN1
RxStData_i[60] => RxStData_i[60].IN1
RxStData_i[61] => RxStData_i[61].IN1
RxStData_i[62] => RxStData_i[62].IN1
RxStData_i[63] => RxStData_i[63].IN1
RxStParity_i[0] => RxStParity_i[0].IN1
RxStParity_i[1] => RxStParity_i[1].IN1
RxStParity_i[2] => RxStParity_i[2].IN1
RxStParity_i[3] => RxStParity_i[3].IN1
RxStParity_i[4] => RxStParity_i[4].IN1
RxStParity_i[5] => RxStParity_i[5].IN1
RxStParity_i[6] => RxStParity_i[6].IN1
RxStParity_i[7] => RxStParity_i[7].IN1
RxStParity_i[8] => RxStParity_i[8].IN1
RxStParity_i[9] => RxStParity_i[9].IN1
RxStParity_i[10] => RxStParity_i[10].IN1
RxStParity_i[11] => RxStParity_i[11].IN1
RxStParity_i[12] => RxStParity_i[12].IN1
RxStParity_i[13] => RxStParity_i[13].IN1
RxStParity_i[14] => RxStParity_i[14].IN1
RxStParity_i[15] => RxStParity_i[15].IN1
RxStParity_i[16] => RxStParity_i[16].IN1
RxStParity_i[17] => RxStParity_i[17].IN1
RxStParity_i[18] => RxStParity_i[18].IN1
RxStParity_i[19] => RxStParity_i[19].IN1
RxStParity_i[20] => RxStParity_i[20].IN1
RxStParity_i[21] => RxStParity_i[21].IN1
RxStParity_i[22] => RxStParity_i[22].IN1
RxStParity_i[23] => RxStParity_i[23].IN1
RxStParity_i[24] => RxStParity_i[24].IN1
RxStParity_i[25] => RxStParity_i[25].IN1
RxStParity_i[26] => RxStParity_i[26].IN1
RxStParity_i[27] => RxStParity_i[27].IN1
RxStParity_i[28] => RxStParity_i[28].IN1
RxStParity_i[29] => RxStParity_i[29].IN1
RxStParity_i[30] => RxStParity_i[30].IN1
RxStParity_i[31] => RxStParity_i[31].IN1
RxStBe_i[0] => RxStBe_i[0].IN1
RxStBe_i[1] => RxStBe_i[1].IN1
RxStBe_i[2] => RxStBe_i[2].IN1
RxStBe_i[3] => RxStBe_i[3].IN1
RxStBe_i[4] => RxStBe_i[4].IN1
RxStBe_i[5] => RxStBe_i[5].IN1
RxStBe_i[6] => RxStBe_i[6].IN1
RxStBe_i[7] => RxStBe_i[7].IN1
RxStEmpty_i[0] => RxStEmpty_i[0].IN1
RxStEmpty_i[1] => RxStEmpty_i[1].IN1
RxStErr_i => RxStErr_i.IN1
RxStSop_i => RxStSop_i.IN1
RxStEop_i => RxStEop_i.IN1
RxStValid_i => RxStValid_i.IN1
RxStBarDec1_i[0] => RxStBarDec1_i[0].IN1
RxStBarDec1_i[1] => RxStBarDec1_i[1].IN1
RxStBarDec1_i[2] => RxStBarDec1_i[2].IN1
RxStBarDec1_i[3] => RxStBarDec1_i[3].IN1
RxStBarDec1_i[4] => RxStBarDec1_i[4].IN1
RxStBarDec1_i[5] => RxStBarDec1_i[5].IN1
RxStBarDec1_i[6] => RxStBarDec1_i[6].IN1
RxStBarDec1_i[7] => RxStBarDec1_i[7].IN1
RxStBarDec2_i[0] => RxStBarDec2_i[0].IN1
RxStBarDec2_i[1] => RxStBarDec2_i[1].IN1
RxStBarDec2_i[2] => RxStBarDec2_i[2].IN1
RxStBarDec2_i[3] => RxStBarDec2_i[3].IN1
RxStBarDec2_i[4] => RxStBarDec2_i[4].IN1
RxStBarDec2_i[5] => RxStBarDec2_i[5].IN1
RxStBarDec2_i[6] => RxStBarDec2_i[6].IN1
RxStBarDec2_i[7] => RxStBarDec2_i[7].IN1
TxCpl_i => TxCpl_i.IN1
TxCplLen_i[0] => TxCplLen_i[0].IN1
TxCplLen_i[1] => TxCplLen_i[1].IN1
TxCplLen_i[2] => TxCplLen_i[2].IN1
TxCplLen_i[3] => TxCplLen_i[3].IN1
TxCplLen_i[4] => TxCplLen_i[4].IN1
TxCplLen_i[5] => TxCplLen_i[5].IN1
TxCplLen_i[6] => TxCplLen_i[6].IN1
TxCplLen_i[7] => TxCplLen_i[7].IN1
TxCplLen_i[8] => TxCplLen_i[8].IN1
TxCplLen_i[9] => TxCplLen_i[9].IN1
RxPndgRdFifoDat_o[0] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[1] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[2] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[3] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[4] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[5] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[6] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[7] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[8] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[9] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[10] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[11] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[12] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[13] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[14] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[15] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[16] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[17] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[18] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[19] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[20] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[21] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[22] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[23] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[24] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[25] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[26] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[27] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[28] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[29] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[30] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[31] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[32] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[33] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[34] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[35] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[36] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[37] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[38] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[39] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[40] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[41] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[42] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[43] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[44] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[45] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[46] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[47] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[48] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[49] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[50] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[51] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[52] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[53] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[54] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[55] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoDat_o[56] <= scfifo:pndgtxrd_fifo.q
RxPndgRdFifoEmpty_o <= RxPndgRdFifoEmpty_o.DB_MAX_OUTPUT_PORT_TYPE
RxPndgRdFifoRdReq_i => RxPndgRdFifoRdReq_i.IN1
CplTagRelease_o <= altpciexpav_stif_rx_resp:rxavl_resp.TagRelease_o
RxRpFifoWrData_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[7] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[8] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[9] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[10] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[11] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[12] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[13] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[14] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[15] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[16] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[17] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[18] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[19] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[20] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[21] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[22] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[23] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[24] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[25] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[26] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[27] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[28] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[29] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[30] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[31] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[32] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[33] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[34] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[35] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[36] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[37] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[38] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[39] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[40] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[41] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[42] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[43] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[44] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[45] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[46] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[47] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[48] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[49] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[50] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[51] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[52] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[53] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[54] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[55] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[56] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[57] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[58] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[59] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[60] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[61] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[62] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[63] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[64] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[65] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[66] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[67] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[68] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[69] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[70] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[71] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[72] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[73] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[74] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[75] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[76] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[77] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[78] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[79] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[80] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[81] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[82] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[83] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[84] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[85] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[86] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[87] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[88] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[89] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[90] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[91] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[92] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[93] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[94] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[95] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[96] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[97] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[98] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[99] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[100] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[101] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[102] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[103] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[104] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[105] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[106] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[107] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[108] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[109] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[110] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[111] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[112] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[113] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[114] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[115] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[116] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[117] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[118] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[119] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[120] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[121] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[122] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[123] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[124] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[125] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[126] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[127] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[128] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[129] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrData_o[130] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrData_o
RxRpFifoWrReq_o <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxRpFifoWrReq_o
RxmWrite_0_o <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWrite_0_o
RxmAddress_0_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[7] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[8] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[9] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[10] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[11] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[12] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[13] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[14] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[15] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[16] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[17] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[18] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[19] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[20] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[21] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[22] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[23] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[24] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[25] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[26] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[27] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[28] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[29] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[30] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmAddress_0_o[31] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_0_o
RxmWriteData_0_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[7] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[8] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[9] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[10] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[11] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[12] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[13] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[14] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[15] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[16] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[17] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[18] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[19] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[20] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[21] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[22] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[23] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[24] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[25] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[26] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[27] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[28] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[29] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[30] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[31] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[32] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[33] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[34] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[35] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[36] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[37] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[38] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[39] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[40] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[41] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[42] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[43] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[44] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[45] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[46] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[47] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[48] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[49] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[50] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[51] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[52] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[53] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[54] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[55] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[56] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[57] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[58] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[59] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[60] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[61] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[62] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmWriteData_0_o[63] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_0_o
RxmByteEnable_0_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_0_o
RxmByteEnable_0_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_0_o
RxmByteEnable_0_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_0_o
RxmByteEnable_0_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_0_o
RxmByteEnable_0_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_0_o
RxmByteEnable_0_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_0_o
RxmByteEnable_0_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_0_o
RxmByteEnable_0_o[7] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_0_o
RxmBurstCount_0_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_0_o
RxmBurstCount_0_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_0_o
RxmBurstCount_0_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_0_o
RxmBurstCount_0_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_0_o
RxmBurstCount_0_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_0_o
RxmBurstCount_0_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_0_o
RxmBurstCount_0_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_0_o
RxmWaitRequest_0_i => RxmWaitRequest_0_i.IN1
RxmRead_0_o <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmRead_0_o
RxmWrite_1_o <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWrite_1_o
RxmAddress_1_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[7] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[8] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[9] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[10] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[11] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[12] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[13] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[14] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[15] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[16] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[17] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[18] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[19] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[20] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[21] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[22] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[23] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[24] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[25] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[26] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[27] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[28] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[29] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[30] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmAddress_1_o[31] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_1_o
RxmWriteData_1_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[7] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[8] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[9] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[10] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[11] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[12] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[13] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[14] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[15] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[16] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[17] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[18] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[19] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[20] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[21] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[22] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[23] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[24] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[25] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[26] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[27] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[28] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[29] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[30] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[31] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[32] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[33] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[34] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[35] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[36] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[37] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[38] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[39] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[40] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[41] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[42] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[43] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[44] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[45] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[46] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[47] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[48] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[49] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[50] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[51] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[52] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[53] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[54] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[55] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[56] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[57] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[58] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[59] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[60] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[61] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[62] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmWriteData_1_o[63] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_1_o
RxmByteEnable_1_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_1_o
RxmByteEnable_1_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_1_o
RxmByteEnable_1_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_1_o
RxmByteEnable_1_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_1_o
RxmByteEnable_1_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_1_o
RxmByteEnable_1_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_1_o
RxmByteEnable_1_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_1_o
RxmByteEnable_1_o[7] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_1_o
RxmBurstCount_1_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_1_o
RxmBurstCount_1_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_1_o
RxmBurstCount_1_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_1_o
RxmBurstCount_1_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_1_o
RxmBurstCount_1_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_1_o
RxmBurstCount_1_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_1_o
RxmBurstCount_1_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_1_o
RxmWaitRequest_1_i => RxmWaitRequest_1_i.IN1
RxmRead_1_o <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmRead_1_o
RxmWrite_2_o <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWrite_2_o
RxmAddress_2_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[7] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[8] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[9] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[10] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[11] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[12] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[13] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[14] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[15] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[16] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[17] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[18] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[19] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[20] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[21] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[22] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[23] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[24] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[25] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[26] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[27] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[28] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[29] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[30] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmAddress_2_o[31] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_2_o
RxmWriteData_2_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[7] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[8] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[9] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[10] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[11] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[12] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[13] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[14] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[15] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[16] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[17] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[18] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[19] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[20] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[21] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[22] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[23] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[24] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[25] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[26] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[27] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[28] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[29] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[30] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[31] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[32] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[33] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[34] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[35] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[36] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[37] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[38] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[39] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[40] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[41] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[42] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[43] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[44] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[45] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[46] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[47] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[48] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[49] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[50] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[51] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[52] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[53] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[54] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[55] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[56] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[57] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[58] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[59] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[60] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[61] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[62] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmWriteData_2_o[63] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_2_o
RxmByteEnable_2_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_2_o
RxmByteEnable_2_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_2_o
RxmByteEnable_2_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_2_o
RxmByteEnable_2_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_2_o
RxmByteEnable_2_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_2_o
RxmByteEnable_2_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_2_o
RxmByteEnable_2_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_2_o
RxmByteEnable_2_o[7] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_2_o
RxmBurstCount_2_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_2_o
RxmBurstCount_2_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_2_o
RxmBurstCount_2_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_2_o
RxmBurstCount_2_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_2_o
RxmBurstCount_2_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_2_o
RxmBurstCount_2_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_2_o
RxmBurstCount_2_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_2_o
RxmWaitRequest_2_i => RxmWaitRequest_2_i.IN1
RxmRead_2_o <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmRead_2_o
RxmWrite_3_o <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWrite_3_o
RxmAddress_3_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[7] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[8] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[9] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[10] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[11] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[12] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[13] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[14] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[15] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[16] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[17] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[18] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[19] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[20] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[21] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[22] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[23] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[24] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[25] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[26] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[27] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[28] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[29] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[30] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmAddress_3_o[31] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_3_o
RxmWriteData_3_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[7] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[8] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[9] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[10] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[11] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[12] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[13] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[14] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[15] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[16] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[17] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[18] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[19] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[20] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[21] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[22] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[23] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[24] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[25] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[26] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[27] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[28] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[29] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[30] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[31] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[32] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[33] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[34] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[35] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[36] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[37] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[38] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[39] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[40] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[41] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[42] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[43] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[44] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[45] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[46] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[47] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[48] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[49] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[50] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[51] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[52] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[53] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[54] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[55] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[56] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[57] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[58] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[59] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[60] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[61] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[62] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmWriteData_3_o[63] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_3_o
RxmByteEnable_3_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_3_o
RxmByteEnable_3_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_3_o
RxmByteEnable_3_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_3_o
RxmByteEnable_3_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_3_o
RxmByteEnable_3_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_3_o
RxmByteEnable_3_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_3_o
RxmByteEnable_3_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_3_o
RxmByteEnable_3_o[7] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_3_o
RxmBurstCount_3_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_3_o
RxmBurstCount_3_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_3_o
RxmBurstCount_3_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_3_o
RxmBurstCount_3_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_3_o
RxmBurstCount_3_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_3_o
RxmBurstCount_3_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_3_o
RxmBurstCount_3_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_3_o
RxmWaitRequest_3_i => RxmWaitRequest_3_i.IN1
RxmRead_3_o <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmRead_3_o
RxmWrite_4_o <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWrite_4_o
RxmAddress_4_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[7] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[8] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[9] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[10] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[11] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[12] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[13] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[14] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[15] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[16] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[17] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[18] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[19] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[20] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[21] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[22] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[23] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[24] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[25] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[26] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[27] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[28] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[29] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[30] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmAddress_4_o[31] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_4_o
RxmByteEnable_4_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_4_o
RxmByteEnable_4_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_4_o
RxmByteEnable_4_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_4_o
RxmByteEnable_4_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_4_o
RxmByteEnable_4_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_4_o
RxmByteEnable_4_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_4_o
RxmByteEnable_4_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_4_o
RxmByteEnable_4_o[7] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_4_o
RxmWriteData_4_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[7] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[8] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[9] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[10] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[11] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[12] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[13] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[14] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[15] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[16] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[17] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[18] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[19] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[20] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[21] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[22] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[23] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[24] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[25] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[26] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[27] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[28] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[29] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[30] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[31] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[32] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[33] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[34] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[35] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[36] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[37] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[38] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[39] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[40] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[41] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[42] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[43] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[44] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[45] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[46] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[47] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[48] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[49] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[50] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[51] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[52] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[53] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[54] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[55] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[56] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[57] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[58] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[59] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[60] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[61] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[62] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmWriteData_4_o[63] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_4_o
RxmBurstCount_4_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_4_o
RxmBurstCount_4_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_4_o
RxmBurstCount_4_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_4_o
RxmBurstCount_4_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_4_o
RxmBurstCount_4_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_4_o
RxmBurstCount_4_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_4_o
RxmBurstCount_4_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_4_o
RxmWaitRequest_4_i => RxmWaitRequest_4_i.IN1
RxmRead_4_o <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmRead_4_o
RxmWrite_5_o <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWrite_5_o
RxmAddress_5_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[7] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[8] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[9] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[10] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[11] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[12] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[13] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[14] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[15] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[16] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[17] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[18] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[19] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[20] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[21] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[22] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[23] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[24] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[25] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[26] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[27] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[28] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[29] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[30] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmAddress_5_o[31] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmAddress_5_o
RxmWriteData_5_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[7] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[8] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[9] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[10] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[11] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[12] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[13] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[14] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[15] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[16] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[17] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[18] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[19] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[20] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[21] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[22] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[23] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[24] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[25] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[26] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[27] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[28] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[29] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[30] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[31] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[32] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[33] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[34] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[35] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[36] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[37] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[38] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[39] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[40] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[41] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[42] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[43] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[44] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[45] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[46] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[47] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[48] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[49] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[50] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[51] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[52] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[53] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[54] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[55] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[56] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[57] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[58] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[59] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[60] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[61] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[62] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmWriteData_5_o[63] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmWriteData_5_o
RxmByteEnable_5_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_5_o
RxmByteEnable_5_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_5_o
RxmByteEnable_5_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_5_o
RxmByteEnable_5_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_5_o
RxmByteEnable_5_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_5_o
RxmByteEnable_5_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_5_o
RxmByteEnable_5_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_5_o
RxmByteEnable_5_o[7] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmByteEnable_5_o
RxmBurstCount_5_o[0] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_5_o
RxmBurstCount_5_o[1] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_5_o
RxmBurstCount_5_o[2] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_5_o
RxmBurstCount_5_o[3] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_5_o
RxmBurstCount_5_o[4] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_5_o
RxmBurstCount_5_o[5] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_5_o
RxmBurstCount_5_o[6] <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmBurstCount_5_o
RxmWaitRequest_5_i => RxmWaitRequest_5_i.IN1
RxmRead_5_o <= altpciexpav_stif_rx_cntrl:rx_pcie_cntrl.RxmRead_5_o
TxReadData_o[0] <= cplram_data_out[0].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[1] <= cplram_data_out[1].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[2] <= cplram_data_out[2].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[3] <= cplram_data_out[3].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[4] <= cplram_data_out[4].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[5] <= cplram_data_out[5].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[6] <= cplram_data_out[6].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[7] <= cplram_data_out[7].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[8] <= cplram_data_out[8].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[9] <= cplram_data_out[9].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[10] <= cplram_data_out[10].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[11] <= cplram_data_out[11].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[12] <= cplram_data_out[12].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[13] <= cplram_data_out[13].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[14] <= cplram_data_out[14].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[15] <= cplram_data_out[15].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[16] <= cplram_data_out[16].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[17] <= cplram_data_out[17].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[18] <= cplram_data_out[18].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[19] <= cplram_data_out[19].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[20] <= cplram_data_out[20].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[21] <= cplram_data_out[21].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[22] <= cplram_data_out[22].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[23] <= cplram_data_out[23].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[24] <= cplram_data_out[24].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[25] <= cplram_data_out[25].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[26] <= cplram_data_out[26].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[27] <= cplram_data_out[27].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[28] <= cplram_data_out[28].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[29] <= cplram_data_out[29].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[30] <= cplram_data_out[30].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[31] <= cplram_data_out[31].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[32] <= cplram_data_out[32].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[33] <= cplram_data_out[33].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[34] <= cplram_data_out[34].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[35] <= cplram_data_out[35].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[36] <= cplram_data_out[36].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[37] <= cplram_data_out[37].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[38] <= cplram_data_out[38].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[39] <= cplram_data_out[39].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[40] <= cplram_data_out[40].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[41] <= cplram_data_out[41].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[42] <= cplram_data_out[42].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[43] <= cplram_data_out[43].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[44] <= cplram_data_out[44].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[45] <= cplram_data_out[45].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[46] <= cplram_data_out[46].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[47] <= cplram_data_out[47].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[48] <= cplram_data_out[48].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[49] <= cplram_data_out[49].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[50] <= cplram_data_out[50].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[51] <= cplram_data_out[51].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[52] <= cplram_data_out[52].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[53] <= cplram_data_out[53].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[54] <= cplram_data_out[54].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[55] <= cplram_data_out[55].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[56] <= cplram_data_out[56].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[57] <= cplram_data_out[57].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[58] <= cplram_data_out[58].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[59] <= cplram_data_out[59].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[60] <= cplram_data_out[60].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[61] <= cplram_data_out[61].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[62] <= cplram_data_out[62].DB_MAX_OUTPUT_PORT_TYPE
TxReadData_o[63] <= cplram_data_out[63].DB_MAX_OUTPUT_PORT_TYPE
TxReadDataValid_o <= altpciexpav_stif_rx_resp:rxavl_resp.TxsReadDataValid_o
cb_p2a_avalon_addr_b0_i[0] => cb_p2a_avalon_addr_b0_i[0].IN1
cb_p2a_avalon_addr_b0_i[1] => cb_p2a_avalon_addr_b0_i[1].IN1
cb_p2a_avalon_addr_b0_i[2] => cb_p2a_avalon_addr_b0_i[2].IN1
cb_p2a_avalon_addr_b0_i[3] => cb_p2a_avalon_addr_b0_i[3].IN1
cb_p2a_avalon_addr_b0_i[4] => cb_p2a_avalon_addr_b0_i[4].IN1
cb_p2a_avalon_addr_b0_i[5] => cb_p2a_avalon_addr_b0_i[5].IN1
cb_p2a_avalon_addr_b0_i[6] => cb_p2a_avalon_addr_b0_i[6].IN1
cb_p2a_avalon_addr_b0_i[7] => cb_p2a_avalon_addr_b0_i[7].IN1
cb_p2a_avalon_addr_b0_i[8] => cb_p2a_avalon_addr_b0_i[8].IN1
cb_p2a_avalon_addr_b0_i[9] => cb_p2a_avalon_addr_b0_i[9].IN1
cb_p2a_avalon_addr_b0_i[10] => cb_p2a_avalon_addr_b0_i[10].IN1
cb_p2a_avalon_addr_b0_i[11] => cb_p2a_avalon_addr_b0_i[11].IN1
cb_p2a_avalon_addr_b0_i[12] => cb_p2a_avalon_addr_b0_i[12].IN1
cb_p2a_avalon_addr_b0_i[13] => cb_p2a_avalon_addr_b0_i[13].IN1
cb_p2a_avalon_addr_b0_i[14] => cb_p2a_avalon_addr_b0_i[14].IN1
cb_p2a_avalon_addr_b0_i[15] => cb_p2a_avalon_addr_b0_i[15].IN1
cb_p2a_avalon_addr_b0_i[16] => cb_p2a_avalon_addr_b0_i[16].IN1
cb_p2a_avalon_addr_b0_i[17] => cb_p2a_avalon_addr_b0_i[17].IN1
cb_p2a_avalon_addr_b0_i[18] => cb_p2a_avalon_addr_b0_i[18].IN1
cb_p2a_avalon_addr_b0_i[19] => cb_p2a_avalon_addr_b0_i[19].IN1
cb_p2a_avalon_addr_b0_i[20] => cb_p2a_avalon_addr_b0_i[20].IN1
cb_p2a_avalon_addr_b0_i[21] => cb_p2a_avalon_addr_b0_i[21].IN1
cb_p2a_avalon_addr_b0_i[22] => cb_p2a_avalon_addr_b0_i[22].IN1
cb_p2a_avalon_addr_b0_i[23] => cb_p2a_avalon_addr_b0_i[23].IN1
cb_p2a_avalon_addr_b0_i[24] => cb_p2a_avalon_addr_b0_i[24].IN1
cb_p2a_avalon_addr_b0_i[25] => cb_p2a_avalon_addr_b0_i[25].IN1
cb_p2a_avalon_addr_b0_i[26] => cb_p2a_avalon_addr_b0_i[26].IN1
cb_p2a_avalon_addr_b0_i[27] => cb_p2a_avalon_addr_b0_i[27].IN1
cb_p2a_avalon_addr_b0_i[28] => cb_p2a_avalon_addr_b0_i[28].IN1
cb_p2a_avalon_addr_b0_i[29] => cb_p2a_avalon_addr_b0_i[29].IN1
cb_p2a_avalon_addr_b0_i[30] => cb_p2a_avalon_addr_b0_i[30].IN1
cb_p2a_avalon_addr_b0_i[31] => cb_p2a_avalon_addr_b0_i[31].IN1
cb_p2a_avalon_addr_b1_i[0] => cb_p2a_avalon_addr_b1_i[0].IN1
cb_p2a_avalon_addr_b1_i[1] => cb_p2a_avalon_addr_b1_i[1].IN1
cb_p2a_avalon_addr_b1_i[2] => cb_p2a_avalon_addr_b1_i[2].IN1
cb_p2a_avalon_addr_b1_i[3] => cb_p2a_avalon_addr_b1_i[3].IN1
cb_p2a_avalon_addr_b1_i[4] => cb_p2a_avalon_addr_b1_i[4].IN1
cb_p2a_avalon_addr_b1_i[5] => cb_p2a_avalon_addr_b1_i[5].IN1
cb_p2a_avalon_addr_b1_i[6] => cb_p2a_avalon_addr_b1_i[6].IN1
cb_p2a_avalon_addr_b1_i[7] => cb_p2a_avalon_addr_b1_i[7].IN1
cb_p2a_avalon_addr_b1_i[8] => cb_p2a_avalon_addr_b1_i[8].IN1
cb_p2a_avalon_addr_b1_i[9] => cb_p2a_avalon_addr_b1_i[9].IN1
cb_p2a_avalon_addr_b1_i[10] => cb_p2a_avalon_addr_b1_i[10].IN1
cb_p2a_avalon_addr_b1_i[11] => cb_p2a_avalon_addr_b1_i[11].IN1
cb_p2a_avalon_addr_b1_i[12] => cb_p2a_avalon_addr_b1_i[12].IN1
cb_p2a_avalon_addr_b1_i[13] => cb_p2a_avalon_addr_b1_i[13].IN1
cb_p2a_avalon_addr_b1_i[14] => cb_p2a_avalon_addr_b1_i[14].IN1
cb_p2a_avalon_addr_b1_i[15] => cb_p2a_avalon_addr_b1_i[15].IN1
cb_p2a_avalon_addr_b1_i[16] => cb_p2a_avalon_addr_b1_i[16].IN1
cb_p2a_avalon_addr_b1_i[17] => cb_p2a_avalon_addr_b1_i[17].IN1
cb_p2a_avalon_addr_b1_i[18] => cb_p2a_avalon_addr_b1_i[18].IN1
cb_p2a_avalon_addr_b1_i[19] => cb_p2a_avalon_addr_b1_i[19].IN1
cb_p2a_avalon_addr_b1_i[20] => cb_p2a_avalon_addr_b1_i[20].IN1
cb_p2a_avalon_addr_b1_i[21] => cb_p2a_avalon_addr_b1_i[21].IN1
cb_p2a_avalon_addr_b1_i[22] => cb_p2a_avalon_addr_b1_i[22].IN1
cb_p2a_avalon_addr_b1_i[23] => cb_p2a_avalon_addr_b1_i[23].IN1
cb_p2a_avalon_addr_b1_i[24] => cb_p2a_avalon_addr_b1_i[24].IN1
cb_p2a_avalon_addr_b1_i[25] => cb_p2a_avalon_addr_b1_i[25].IN1
cb_p2a_avalon_addr_b1_i[26] => cb_p2a_avalon_addr_b1_i[26].IN1
cb_p2a_avalon_addr_b1_i[27] => cb_p2a_avalon_addr_b1_i[27].IN1
cb_p2a_avalon_addr_b1_i[28] => cb_p2a_avalon_addr_b1_i[28].IN1
cb_p2a_avalon_addr_b1_i[29] => cb_p2a_avalon_addr_b1_i[29].IN1
cb_p2a_avalon_addr_b1_i[30] => cb_p2a_avalon_addr_b1_i[30].IN1
cb_p2a_avalon_addr_b1_i[31] => cb_p2a_avalon_addr_b1_i[31].IN1
cb_p2a_avalon_addr_b2_i[0] => cb_p2a_avalon_addr_b2_i[0].IN1
cb_p2a_avalon_addr_b2_i[1] => cb_p2a_avalon_addr_b2_i[1].IN1
cb_p2a_avalon_addr_b2_i[2] => cb_p2a_avalon_addr_b2_i[2].IN1
cb_p2a_avalon_addr_b2_i[3] => cb_p2a_avalon_addr_b2_i[3].IN1
cb_p2a_avalon_addr_b2_i[4] => cb_p2a_avalon_addr_b2_i[4].IN1
cb_p2a_avalon_addr_b2_i[5] => cb_p2a_avalon_addr_b2_i[5].IN1
cb_p2a_avalon_addr_b2_i[6] => cb_p2a_avalon_addr_b2_i[6].IN1
cb_p2a_avalon_addr_b2_i[7] => cb_p2a_avalon_addr_b2_i[7].IN1
cb_p2a_avalon_addr_b2_i[8] => cb_p2a_avalon_addr_b2_i[8].IN1
cb_p2a_avalon_addr_b2_i[9] => cb_p2a_avalon_addr_b2_i[9].IN1
cb_p2a_avalon_addr_b2_i[10] => cb_p2a_avalon_addr_b2_i[10].IN1
cb_p2a_avalon_addr_b2_i[11] => cb_p2a_avalon_addr_b2_i[11].IN1
cb_p2a_avalon_addr_b2_i[12] => cb_p2a_avalon_addr_b2_i[12].IN1
cb_p2a_avalon_addr_b2_i[13] => cb_p2a_avalon_addr_b2_i[13].IN1
cb_p2a_avalon_addr_b2_i[14] => cb_p2a_avalon_addr_b2_i[14].IN1
cb_p2a_avalon_addr_b2_i[15] => cb_p2a_avalon_addr_b2_i[15].IN1
cb_p2a_avalon_addr_b2_i[16] => cb_p2a_avalon_addr_b2_i[16].IN1
cb_p2a_avalon_addr_b2_i[17] => cb_p2a_avalon_addr_b2_i[17].IN1
cb_p2a_avalon_addr_b2_i[18] => cb_p2a_avalon_addr_b2_i[18].IN1
cb_p2a_avalon_addr_b2_i[19] => cb_p2a_avalon_addr_b2_i[19].IN1
cb_p2a_avalon_addr_b2_i[20] => cb_p2a_avalon_addr_b2_i[20].IN1
cb_p2a_avalon_addr_b2_i[21] => cb_p2a_avalon_addr_b2_i[21].IN1
cb_p2a_avalon_addr_b2_i[22] => cb_p2a_avalon_addr_b2_i[22].IN1
cb_p2a_avalon_addr_b2_i[23] => cb_p2a_avalon_addr_b2_i[23].IN1
cb_p2a_avalon_addr_b2_i[24] => cb_p2a_avalon_addr_b2_i[24].IN1
cb_p2a_avalon_addr_b2_i[25] => cb_p2a_avalon_addr_b2_i[25].IN1
cb_p2a_avalon_addr_b2_i[26] => cb_p2a_avalon_addr_b2_i[26].IN1
cb_p2a_avalon_addr_b2_i[27] => cb_p2a_avalon_addr_b2_i[27].IN1
cb_p2a_avalon_addr_b2_i[28] => cb_p2a_avalon_addr_b2_i[28].IN1
cb_p2a_avalon_addr_b2_i[29] => cb_p2a_avalon_addr_b2_i[29].IN1
cb_p2a_avalon_addr_b2_i[30] => cb_p2a_avalon_addr_b2_i[30].IN1
cb_p2a_avalon_addr_b2_i[31] => cb_p2a_avalon_addr_b2_i[31].IN1
cb_p2a_avalon_addr_b3_i[0] => cb_p2a_avalon_addr_b3_i[0].IN1
cb_p2a_avalon_addr_b3_i[1] => cb_p2a_avalon_addr_b3_i[1].IN1
cb_p2a_avalon_addr_b3_i[2] => cb_p2a_avalon_addr_b3_i[2].IN1
cb_p2a_avalon_addr_b3_i[3] => cb_p2a_avalon_addr_b3_i[3].IN1
cb_p2a_avalon_addr_b3_i[4] => cb_p2a_avalon_addr_b3_i[4].IN1
cb_p2a_avalon_addr_b3_i[5] => cb_p2a_avalon_addr_b3_i[5].IN1
cb_p2a_avalon_addr_b3_i[6] => cb_p2a_avalon_addr_b3_i[6].IN1
cb_p2a_avalon_addr_b3_i[7] => cb_p2a_avalon_addr_b3_i[7].IN1
cb_p2a_avalon_addr_b3_i[8] => cb_p2a_avalon_addr_b3_i[8].IN1
cb_p2a_avalon_addr_b3_i[9] => cb_p2a_avalon_addr_b3_i[9].IN1
cb_p2a_avalon_addr_b3_i[10] => cb_p2a_avalon_addr_b3_i[10].IN1
cb_p2a_avalon_addr_b3_i[11] => cb_p2a_avalon_addr_b3_i[11].IN1
cb_p2a_avalon_addr_b3_i[12] => cb_p2a_avalon_addr_b3_i[12].IN1
cb_p2a_avalon_addr_b3_i[13] => cb_p2a_avalon_addr_b3_i[13].IN1
cb_p2a_avalon_addr_b3_i[14] => cb_p2a_avalon_addr_b3_i[14].IN1
cb_p2a_avalon_addr_b3_i[15] => cb_p2a_avalon_addr_b3_i[15].IN1
cb_p2a_avalon_addr_b3_i[16] => cb_p2a_avalon_addr_b3_i[16].IN1
cb_p2a_avalon_addr_b3_i[17] => cb_p2a_avalon_addr_b3_i[17].IN1
cb_p2a_avalon_addr_b3_i[18] => cb_p2a_avalon_addr_b3_i[18].IN1
cb_p2a_avalon_addr_b3_i[19] => cb_p2a_avalon_addr_b3_i[19].IN1
cb_p2a_avalon_addr_b3_i[20] => cb_p2a_avalon_addr_b3_i[20].IN1
cb_p2a_avalon_addr_b3_i[21] => cb_p2a_avalon_addr_b3_i[21].IN1
cb_p2a_avalon_addr_b3_i[22] => cb_p2a_avalon_addr_b3_i[22].IN1
cb_p2a_avalon_addr_b3_i[23] => cb_p2a_avalon_addr_b3_i[23].IN1
cb_p2a_avalon_addr_b3_i[24] => cb_p2a_avalon_addr_b3_i[24].IN1
cb_p2a_avalon_addr_b3_i[25] => cb_p2a_avalon_addr_b3_i[25].IN1
cb_p2a_avalon_addr_b3_i[26] => cb_p2a_avalon_addr_b3_i[26].IN1
cb_p2a_avalon_addr_b3_i[27] => cb_p2a_avalon_addr_b3_i[27].IN1
cb_p2a_avalon_addr_b3_i[28] => cb_p2a_avalon_addr_b3_i[28].IN1
cb_p2a_avalon_addr_b3_i[29] => cb_p2a_avalon_addr_b3_i[29].IN1
cb_p2a_avalon_addr_b3_i[30] => cb_p2a_avalon_addr_b3_i[30].IN1
cb_p2a_avalon_addr_b3_i[31] => cb_p2a_avalon_addr_b3_i[31].IN1
cb_p2a_avalon_addr_b4_i[0] => cb_p2a_avalon_addr_b4_i[0].IN1
cb_p2a_avalon_addr_b4_i[1] => cb_p2a_avalon_addr_b4_i[1].IN1
cb_p2a_avalon_addr_b4_i[2] => cb_p2a_avalon_addr_b4_i[2].IN1
cb_p2a_avalon_addr_b4_i[3] => cb_p2a_avalon_addr_b4_i[3].IN1
cb_p2a_avalon_addr_b4_i[4] => cb_p2a_avalon_addr_b4_i[4].IN1
cb_p2a_avalon_addr_b4_i[5] => cb_p2a_avalon_addr_b4_i[5].IN1
cb_p2a_avalon_addr_b4_i[6] => cb_p2a_avalon_addr_b4_i[6].IN1
cb_p2a_avalon_addr_b4_i[7] => cb_p2a_avalon_addr_b4_i[7].IN1
cb_p2a_avalon_addr_b4_i[8] => cb_p2a_avalon_addr_b4_i[8].IN1
cb_p2a_avalon_addr_b4_i[9] => cb_p2a_avalon_addr_b4_i[9].IN1
cb_p2a_avalon_addr_b4_i[10] => cb_p2a_avalon_addr_b4_i[10].IN1
cb_p2a_avalon_addr_b4_i[11] => cb_p2a_avalon_addr_b4_i[11].IN1
cb_p2a_avalon_addr_b4_i[12] => cb_p2a_avalon_addr_b4_i[12].IN1
cb_p2a_avalon_addr_b4_i[13] => cb_p2a_avalon_addr_b4_i[13].IN1
cb_p2a_avalon_addr_b4_i[14] => cb_p2a_avalon_addr_b4_i[14].IN1
cb_p2a_avalon_addr_b4_i[15] => cb_p2a_avalon_addr_b4_i[15].IN1
cb_p2a_avalon_addr_b4_i[16] => cb_p2a_avalon_addr_b4_i[16].IN1
cb_p2a_avalon_addr_b4_i[17] => cb_p2a_avalon_addr_b4_i[17].IN1
cb_p2a_avalon_addr_b4_i[18] => cb_p2a_avalon_addr_b4_i[18].IN1
cb_p2a_avalon_addr_b4_i[19] => cb_p2a_avalon_addr_b4_i[19].IN1
cb_p2a_avalon_addr_b4_i[20] => cb_p2a_avalon_addr_b4_i[20].IN1
cb_p2a_avalon_addr_b4_i[21] => cb_p2a_avalon_addr_b4_i[21].IN1
cb_p2a_avalon_addr_b4_i[22] => cb_p2a_avalon_addr_b4_i[22].IN1
cb_p2a_avalon_addr_b4_i[23] => cb_p2a_avalon_addr_b4_i[23].IN1
cb_p2a_avalon_addr_b4_i[24] => cb_p2a_avalon_addr_b4_i[24].IN1
cb_p2a_avalon_addr_b4_i[25] => cb_p2a_avalon_addr_b4_i[25].IN1
cb_p2a_avalon_addr_b4_i[26] => cb_p2a_avalon_addr_b4_i[26].IN1
cb_p2a_avalon_addr_b4_i[27] => cb_p2a_avalon_addr_b4_i[27].IN1
cb_p2a_avalon_addr_b4_i[28] => cb_p2a_avalon_addr_b4_i[28].IN1
cb_p2a_avalon_addr_b4_i[29] => cb_p2a_avalon_addr_b4_i[29].IN1
cb_p2a_avalon_addr_b4_i[30] => cb_p2a_avalon_addr_b4_i[30].IN1
cb_p2a_avalon_addr_b4_i[31] => cb_p2a_avalon_addr_b4_i[31].IN1
cb_p2a_avalon_addr_b5_i[0] => cb_p2a_avalon_addr_b5_i[0].IN1
cb_p2a_avalon_addr_b5_i[1] => cb_p2a_avalon_addr_b5_i[1].IN1
cb_p2a_avalon_addr_b5_i[2] => cb_p2a_avalon_addr_b5_i[2].IN1
cb_p2a_avalon_addr_b5_i[3] => cb_p2a_avalon_addr_b5_i[3].IN1
cb_p2a_avalon_addr_b5_i[4] => cb_p2a_avalon_addr_b5_i[4].IN1
cb_p2a_avalon_addr_b5_i[5] => cb_p2a_avalon_addr_b5_i[5].IN1
cb_p2a_avalon_addr_b5_i[6] => cb_p2a_avalon_addr_b5_i[6].IN1
cb_p2a_avalon_addr_b5_i[7] => cb_p2a_avalon_addr_b5_i[7].IN1
cb_p2a_avalon_addr_b5_i[8] => cb_p2a_avalon_addr_b5_i[8].IN1
cb_p2a_avalon_addr_b5_i[9] => cb_p2a_avalon_addr_b5_i[9].IN1
cb_p2a_avalon_addr_b5_i[10] => cb_p2a_avalon_addr_b5_i[10].IN1
cb_p2a_avalon_addr_b5_i[11] => cb_p2a_avalon_addr_b5_i[11].IN1
cb_p2a_avalon_addr_b5_i[12] => cb_p2a_avalon_addr_b5_i[12].IN1
cb_p2a_avalon_addr_b5_i[13] => cb_p2a_avalon_addr_b5_i[13].IN1
cb_p2a_avalon_addr_b5_i[14] => cb_p2a_avalon_addr_b5_i[14].IN1
cb_p2a_avalon_addr_b5_i[15] => cb_p2a_avalon_addr_b5_i[15].IN1
cb_p2a_avalon_addr_b5_i[16] => cb_p2a_avalon_addr_b5_i[16].IN1
cb_p2a_avalon_addr_b5_i[17] => cb_p2a_avalon_addr_b5_i[17].IN1
cb_p2a_avalon_addr_b5_i[18] => cb_p2a_avalon_addr_b5_i[18].IN1
cb_p2a_avalon_addr_b5_i[19] => cb_p2a_avalon_addr_b5_i[19].IN1
cb_p2a_avalon_addr_b5_i[20] => cb_p2a_avalon_addr_b5_i[20].IN1
cb_p2a_avalon_addr_b5_i[21] => cb_p2a_avalon_addr_b5_i[21].IN1
cb_p2a_avalon_addr_b5_i[22] => cb_p2a_avalon_addr_b5_i[22].IN1
cb_p2a_avalon_addr_b5_i[23] => cb_p2a_avalon_addr_b5_i[23].IN1
cb_p2a_avalon_addr_b5_i[24] => cb_p2a_avalon_addr_b5_i[24].IN1
cb_p2a_avalon_addr_b5_i[25] => cb_p2a_avalon_addr_b5_i[25].IN1
cb_p2a_avalon_addr_b5_i[26] => cb_p2a_avalon_addr_b5_i[26].IN1
cb_p2a_avalon_addr_b5_i[27] => cb_p2a_avalon_addr_b5_i[27].IN1
cb_p2a_avalon_addr_b5_i[28] => cb_p2a_avalon_addr_b5_i[28].IN1
cb_p2a_avalon_addr_b5_i[29] => cb_p2a_avalon_addr_b5_i[29].IN1
cb_p2a_avalon_addr_b5_i[30] => cb_p2a_avalon_addr_b5_i[30].IN1
cb_p2a_avalon_addr_b5_i[31] => cb_p2a_avalon_addr_b5_i[31].IN1
cb_p2a_avalon_addr_b6_i[0] => cb_p2a_avalon_addr_b6_i[0].IN1
cb_p2a_avalon_addr_b6_i[1] => cb_p2a_avalon_addr_b6_i[1].IN1
cb_p2a_avalon_addr_b6_i[2] => cb_p2a_avalon_addr_b6_i[2].IN1
cb_p2a_avalon_addr_b6_i[3] => cb_p2a_avalon_addr_b6_i[3].IN1
cb_p2a_avalon_addr_b6_i[4] => cb_p2a_avalon_addr_b6_i[4].IN1
cb_p2a_avalon_addr_b6_i[5] => cb_p2a_avalon_addr_b6_i[5].IN1
cb_p2a_avalon_addr_b6_i[6] => cb_p2a_avalon_addr_b6_i[6].IN1
cb_p2a_avalon_addr_b6_i[7] => cb_p2a_avalon_addr_b6_i[7].IN1
cb_p2a_avalon_addr_b6_i[8] => cb_p2a_avalon_addr_b6_i[8].IN1
cb_p2a_avalon_addr_b6_i[9] => cb_p2a_avalon_addr_b6_i[9].IN1
cb_p2a_avalon_addr_b6_i[10] => cb_p2a_avalon_addr_b6_i[10].IN1
cb_p2a_avalon_addr_b6_i[11] => cb_p2a_avalon_addr_b6_i[11].IN1
cb_p2a_avalon_addr_b6_i[12] => cb_p2a_avalon_addr_b6_i[12].IN1
cb_p2a_avalon_addr_b6_i[13] => cb_p2a_avalon_addr_b6_i[13].IN1
cb_p2a_avalon_addr_b6_i[14] => cb_p2a_avalon_addr_b6_i[14].IN1
cb_p2a_avalon_addr_b6_i[15] => cb_p2a_avalon_addr_b6_i[15].IN1
cb_p2a_avalon_addr_b6_i[16] => cb_p2a_avalon_addr_b6_i[16].IN1
cb_p2a_avalon_addr_b6_i[17] => cb_p2a_avalon_addr_b6_i[17].IN1
cb_p2a_avalon_addr_b6_i[18] => cb_p2a_avalon_addr_b6_i[18].IN1
cb_p2a_avalon_addr_b6_i[19] => cb_p2a_avalon_addr_b6_i[19].IN1
cb_p2a_avalon_addr_b6_i[20] => cb_p2a_avalon_addr_b6_i[20].IN1
cb_p2a_avalon_addr_b6_i[21] => cb_p2a_avalon_addr_b6_i[21].IN1
cb_p2a_avalon_addr_b6_i[22] => cb_p2a_avalon_addr_b6_i[22].IN1
cb_p2a_avalon_addr_b6_i[23] => cb_p2a_avalon_addr_b6_i[23].IN1
cb_p2a_avalon_addr_b6_i[24] => cb_p2a_avalon_addr_b6_i[24].IN1
cb_p2a_avalon_addr_b6_i[25] => cb_p2a_avalon_addr_b6_i[25].IN1
cb_p2a_avalon_addr_b6_i[26] => cb_p2a_avalon_addr_b6_i[26].IN1
cb_p2a_avalon_addr_b6_i[27] => cb_p2a_avalon_addr_b6_i[27].IN1
cb_p2a_avalon_addr_b6_i[28] => cb_p2a_avalon_addr_b6_i[28].IN1
cb_p2a_avalon_addr_b6_i[29] => cb_p2a_avalon_addr_b6_i[29].IN1
cb_p2a_avalon_addr_b6_i[30] => cb_p2a_avalon_addr_b6_i[30].IN1
cb_p2a_avalon_addr_b6_i[31] => cb_p2a_avalon_addr_b6_i[31].IN1
k_bar_i[0] => k_bar_i[0].IN1
k_bar_i[1] => k_bar_i[1].IN1
k_bar_i[2] => k_bar_i[2].IN1
k_bar_i[3] => k_bar_i[3].IN1
k_bar_i[4] => k_bar_i[4].IN1
k_bar_i[5] => k_bar_i[5].IN1
k_bar_i[6] => k_bar_i[6].IN1
k_bar_i[7] => k_bar_i[7].IN1
k_bar_i[8] => k_bar_i[8].IN1
k_bar_i[9] => k_bar_i[9].IN1
k_bar_i[10] => k_bar_i[10].IN1
k_bar_i[11] => k_bar_i[11].IN1
k_bar_i[12] => k_bar_i[12].IN1
k_bar_i[13] => k_bar_i[13].IN1
k_bar_i[14] => k_bar_i[14].IN1
k_bar_i[15] => k_bar_i[15].IN1
k_bar_i[16] => k_bar_i[16].IN1
k_bar_i[17] => k_bar_i[17].IN1
k_bar_i[18] => k_bar_i[18].IN1
k_bar_i[19] => k_bar_i[19].IN1
k_bar_i[20] => k_bar_i[20].IN1
k_bar_i[21] => k_bar_i[21].IN1
k_bar_i[22] => k_bar_i[22].IN1
k_bar_i[23] => k_bar_i[23].IN1
k_bar_i[24] => k_bar_i[24].IN1
k_bar_i[25] => k_bar_i[25].IN1
k_bar_i[26] => k_bar_i[26].IN1
k_bar_i[27] => k_bar_i[27].IN1
k_bar_i[28] => k_bar_i[28].IN1
k_bar_i[29] => k_bar_i[29].IN1
k_bar_i[30] => k_bar_i[30].IN1
k_bar_i[31] => k_bar_i[31].IN1
k_bar_i[32] => k_bar_i[32].IN1
k_bar_i[33] => k_bar_i[33].IN1
k_bar_i[34] => k_bar_i[34].IN1
k_bar_i[35] => k_bar_i[35].IN1
k_bar_i[36] => k_bar_i[36].IN1
k_bar_i[37] => k_bar_i[37].IN1
k_bar_i[38] => k_bar_i[38].IN1
k_bar_i[39] => k_bar_i[39].IN1
k_bar_i[40] => k_bar_i[40].IN1
k_bar_i[41] => k_bar_i[41].IN1
k_bar_i[42] => k_bar_i[42].IN1
k_bar_i[43] => k_bar_i[43].IN1
k_bar_i[44] => k_bar_i[44].IN1
k_bar_i[45] => k_bar_i[45].IN1
k_bar_i[46] => k_bar_i[46].IN1
k_bar_i[47] => k_bar_i[47].IN1
k_bar_i[48] => k_bar_i[48].IN1
k_bar_i[49] => k_bar_i[49].IN1
k_bar_i[50] => k_bar_i[50].IN1
k_bar_i[51] => k_bar_i[51].IN1
k_bar_i[52] => k_bar_i[52].IN1
k_bar_i[53] => k_bar_i[53].IN1
k_bar_i[54] => k_bar_i[54].IN1
k_bar_i[55] => k_bar_i[55].IN1
k_bar_i[56] => k_bar_i[56].IN1
k_bar_i[57] => k_bar_i[57].IN1
k_bar_i[58] => k_bar_i[58].IN1
k_bar_i[59] => k_bar_i[59].IN1
k_bar_i[60] => k_bar_i[60].IN1
k_bar_i[61] => k_bar_i[61].IN1
k_bar_i[62] => k_bar_i[62].IN1
k_bar_i[63] => k_bar_i[63].IN1
k_bar_i[64] => k_bar_i[64].IN1
k_bar_i[65] => k_bar_i[65].IN1
k_bar_i[66] => k_bar_i[66].IN1
k_bar_i[67] => k_bar_i[67].IN1
k_bar_i[68] => k_bar_i[68].IN1
k_bar_i[69] => k_bar_i[69].IN1
k_bar_i[70] => k_bar_i[70].IN1
k_bar_i[71] => k_bar_i[71].IN1
k_bar_i[72] => k_bar_i[72].IN1
k_bar_i[73] => k_bar_i[73].IN1
k_bar_i[74] => k_bar_i[74].IN1
k_bar_i[75] => k_bar_i[75].IN1
k_bar_i[76] => k_bar_i[76].IN1
k_bar_i[77] => k_bar_i[77].IN1
k_bar_i[78] => k_bar_i[78].IN1
k_bar_i[79] => k_bar_i[79].IN1
k_bar_i[80] => k_bar_i[80].IN1
k_bar_i[81] => k_bar_i[81].IN1
k_bar_i[82] => k_bar_i[82].IN1
k_bar_i[83] => k_bar_i[83].IN1
k_bar_i[84] => k_bar_i[84].IN1
k_bar_i[85] => k_bar_i[85].IN1
k_bar_i[86] => k_bar_i[86].IN1
k_bar_i[87] => k_bar_i[87].IN1
k_bar_i[88] => k_bar_i[88].IN1
k_bar_i[89] => k_bar_i[89].IN1
k_bar_i[90] => k_bar_i[90].IN1
k_bar_i[91] => k_bar_i[91].IN1
k_bar_i[92] => k_bar_i[92].IN1
k_bar_i[93] => k_bar_i[93].IN1
k_bar_i[94] => k_bar_i[94].IN1
k_bar_i[95] => k_bar_i[95].IN1
k_bar_i[96] => k_bar_i[96].IN1
k_bar_i[97] => k_bar_i[97].IN1
k_bar_i[98] => k_bar_i[98].IN1
k_bar_i[99] => k_bar_i[99].IN1
k_bar_i[100] => k_bar_i[100].IN1
k_bar_i[101] => k_bar_i[101].IN1
k_bar_i[102] => k_bar_i[102].IN1
k_bar_i[103] => k_bar_i[103].IN1
k_bar_i[104] => k_bar_i[104].IN1
k_bar_i[105] => k_bar_i[105].IN1
k_bar_i[106] => k_bar_i[106].IN1
k_bar_i[107] => k_bar_i[107].IN1
k_bar_i[108] => k_bar_i[108].IN1
k_bar_i[109] => k_bar_i[109].IN1
k_bar_i[110] => k_bar_i[110].IN1
k_bar_i[111] => k_bar_i[111].IN1
k_bar_i[112] => k_bar_i[112].IN1
k_bar_i[113] => k_bar_i[113].IN1
k_bar_i[114] => k_bar_i[114].IN1
k_bar_i[115] => k_bar_i[115].IN1
k_bar_i[116] => k_bar_i[116].IN1
k_bar_i[117] => k_bar_i[117].IN1
k_bar_i[118] => k_bar_i[118].IN1
k_bar_i[119] => k_bar_i[119].IN1
k_bar_i[120] => k_bar_i[120].IN1
k_bar_i[121] => k_bar_i[121].IN1
k_bar_i[122] => k_bar_i[122].IN1
k_bar_i[123] => k_bar_i[123].IN1
k_bar_i[124] => k_bar_i[124].IN1
k_bar_i[125] => k_bar_i[125].IN1
k_bar_i[126] => k_bar_i[126].IN1
k_bar_i[127] => k_bar_i[127].IN1
k_bar_i[128] => k_bar_i[128].IN1
k_bar_i[129] => k_bar_i[129].IN1
k_bar_i[130] => k_bar_i[130].IN1
k_bar_i[131] => k_bar_i[131].IN1
k_bar_i[132] => k_bar_i[132].IN1
k_bar_i[133] => k_bar_i[133].IN1
k_bar_i[134] => k_bar_i[134].IN1
k_bar_i[135] => k_bar_i[135].IN1
k_bar_i[136] => k_bar_i[136].IN1
k_bar_i[137] => k_bar_i[137].IN1
k_bar_i[138] => k_bar_i[138].IN1
k_bar_i[139] => k_bar_i[139].IN1
k_bar_i[140] => k_bar_i[140].IN1
k_bar_i[141] => k_bar_i[141].IN1
k_bar_i[142] => k_bar_i[142].IN1
k_bar_i[143] => k_bar_i[143].IN1
k_bar_i[144] => k_bar_i[144].IN1
k_bar_i[145] => k_bar_i[145].IN1
k_bar_i[146] => k_bar_i[146].IN1
k_bar_i[147] => k_bar_i[147].IN1
k_bar_i[148] => k_bar_i[148].IN1
k_bar_i[149] => k_bar_i[149].IN1
k_bar_i[150] => k_bar_i[150].IN1
k_bar_i[151] => k_bar_i[151].IN1
k_bar_i[152] => k_bar_i[152].IN1
k_bar_i[153] => k_bar_i[153].IN1
k_bar_i[154] => k_bar_i[154].IN1
k_bar_i[155] => k_bar_i[155].IN1
k_bar_i[156] => k_bar_i[156].IN1
k_bar_i[157] => k_bar_i[157].IN1
k_bar_i[158] => k_bar_i[158].IN1
k_bar_i[159] => k_bar_i[159].IN1
k_bar_i[160] => k_bar_i[160].IN1
k_bar_i[161] => k_bar_i[161].IN1
k_bar_i[162] => k_bar_i[162].IN1
k_bar_i[163] => k_bar_i[163].IN1
k_bar_i[164] => k_bar_i[164].IN1
k_bar_i[165] => k_bar_i[165].IN1
k_bar_i[166] => k_bar_i[166].IN1
k_bar_i[167] => k_bar_i[167].IN1
k_bar_i[168] => k_bar_i[168].IN1
k_bar_i[169] => k_bar_i[169].IN1
k_bar_i[170] => k_bar_i[170].IN1
k_bar_i[171] => k_bar_i[171].IN1
k_bar_i[172] => k_bar_i[172].IN1
k_bar_i[173] => k_bar_i[173].IN1
k_bar_i[174] => k_bar_i[174].IN1
k_bar_i[175] => k_bar_i[175].IN1
k_bar_i[176] => k_bar_i[176].IN1
k_bar_i[177] => k_bar_i[177].IN1
k_bar_i[178] => k_bar_i[178].IN1
k_bar_i[179] => k_bar_i[179].IN1
k_bar_i[180] => k_bar_i[180].IN1
k_bar_i[181] => k_bar_i[181].IN1
k_bar_i[182] => k_bar_i[182].IN1
k_bar_i[183] => k_bar_i[183].IN1
k_bar_i[184] => k_bar_i[184].IN1
k_bar_i[185] => k_bar_i[185].IN1
k_bar_i[186] => k_bar_i[186].IN1
k_bar_i[187] => k_bar_i[187].IN1
k_bar_i[188] => k_bar_i[188].IN1
k_bar_i[189] => k_bar_i[189].IN1
k_bar_i[190] => k_bar_i[190].IN1
k_bar_i[191] => k_bar_i[191].IN1
k_bar_i[192] => k_bar_i[192].IN1
k_bar_i[193] => k_bar_i[193].IN1
k_bar_i[194] => k_bar_i[194].IN1
k_bar_i[195] => k_bar_i[195].IN1
k_bar_i[196] => k_bar_i[196].IN1
k_bar_i[197] => k_bar_i[197].IN1
k_bar_i[198] => k_bar_i[198].IN1
k_bar_i[199] => k_bar_i[199].IN1
k_bar_i[200] => k_bar_i[200].IN1
k_bar_i[201] => k_bar_i[201].IN1
k_bar_i[202] => k_bar_i[202].IN1
k_bar_i[203] => k_bar_i[203].IN1
k_bar_i[204] => k_bar_i[204].IN1
k_bar_i[205] => k_bar_i[205].IN1
k_bar_i[206] => k_bar_i[206].IN1
k_bar_i[207] => k_bar_i[207].IN1
k_bar_i[208] => k_bar_i[208].IN1
k_bar_i[209] => k_bar_i[209].IN1
k_bar_i[210] => k_bar_i[210].IN1
k_bar_i[211] => k_bar_i[211].IN1
k_bar_i[212] => k_bar_i[212].IN1
k_bar_i[213] => k_bar_i[213].IN1
k_bar_i[214] => k_bar_i[214].IN1
k_bar_i[215] => k_bar_i[215].IN1
k_bar_i[216] => k_bar_i[216].IN1
k_bar_i[217] => k_bar_i[217].IN1
k_bar_i[218] => k_bar_i[218].IN1
k_bar_i[219] => k_bar_i[219].IN1
k_bar_i[220] => k_bar_i[220].IN1
k_bar_i[221] => k_bar_i[221].IN1
k_bar_i[222] => k_bar_i[222].IN1
k_bar_i[223] => k_bar_i[223].IN1
k_bar_i[224] => k_bar_i[224].IN1
k_bar_i[225] => k_bar_i[225].IN1
k_bar_i[226] => k_bar_i[226].IN1
k_bar_i[227] => k_bar_i[227].IN1
TxRespIdle_i => TxRespIdle_i.IN1
DevCsr_i[0] => DevCsr_i[0].IN1
DevCsr_i[1] => DevCsr_i[1].IN1
DevCsr_i[2] => DevCsr_i[2].IN1
DevCsr_i[3] => DevCsr_i[3].IN1
DevCsr_i[4] => DevCsr_i[4].IN1
DevCsr_i[5] => DevCsr_i[5].IN1
DevCsr_i[6] => DevCsr_i[6].IN1
DevCsr_i[7] => DevCsr_i[7].IN1
DevCsr_i[8] => DevCsr_i[8].IN1
DevCsr_i[9] => DevCsr_i[9].IN1
DevCsr_i[10] => DevCsr_i[10].IN1
DevCsr_i[11] => DevCsr_i[11].IN1
DevCsr_i[12] => DevCsr_i[12].IN1
DevCsr_i[13] => DevCsr_i[13].IN1
DevCsr_i[14] => DevCsr_i[14].IN1
DevCsr_i[15] => DevCsr_i[15].IN1
DevCsr_i[16] => DevCsr_i[16].IN1
DevCsr_i[17] => DevCsr_i[17].IN1
DevCsr_i[18] => DevCsr_i[18].IN1
DevCsr_i[19] => DevCsr_i[19].IN1
DevCsr_i[20] => DevCsr_i[20].IN1
DevCsr_i[21] => DevCsr_i[21].IN1
DevCsr_i[22] => DevCsr_i[22].IN1
DevCsr_i[23] => DevCsr_i[23].IN1
DevCsr_i[24] => DevCsr_i[24].IN1
DevCsr_i[25] => DevCsr_i[25].IN1
DevCsr_i[26] => DevCsr_i[26].IN1
DevCsr_i[27] => DevCsr_i[27].IN1
DevCsr_i[28] => DevCsr_i[28].IN1
DevCsr_i[29] => DevCsr_i[29].IN1
DevCsr_i[30] => DevCsr_i[30].IN1
DevCsr_i[31] => DevCsr_i[31].IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl
Clk_i => Clk_i.IN1
Rstn_i => RxStReady_o~reg0.ACLR
Rstn_i => input_fifo_datain_reg[0].ACLR
Rstn_i => input_fifo_datain_reg[1].ACLR
Rstn_i => input_fifo_datain_reg[2].ACLR
Rstn_i => input_fifo_datain_reg[3].ACLR
Rstn_i => input_fifo_datain_reg[4].ACLR
Rstn_i => input_fifo_datain_reg[5].ACLR
Rstn_i => input_fifo_datain_reg[6].ACLR
Rstn_i => input_fifo_datain_reg[7].ACLR
Rstn_i => input_fifo_datain_reg[8].ACLR
Rstn_i => input_fifo_datain_reg[9].ACLR
Rstn_i => input_fifo_datain_reg[10].ACLR
Rstn_i => input_fifo_datain_reg[11].ACLR
Rstn_i => input_fifo_datain_reg[12].ACLR
Rstn_i => input_fifo_datain_reg[13].ACLR
Rstn_i => input_fifo_datain_reg[14].ACLR
Rstn_i => input_fifo_datain_reg[15].ACLR
Rstn_i => input_fifo_datain_reg[16].ACLR
Rstn_i => input_fifo_datain_reg[17].ACLR
Rstn_i => input_fifo_datain_reg[18].ACLR
Rstn_i => input_fifo_datain_reg[19].ACLR
Rstn_i => input_fifo_datain_reg[20].ACLR
Rstn_i => input_fifo_datain_reg[21].ACLR
Rstn_i => input_fifo_datain_reg[22].ACLR
Rstn_i => input_fifo_datain_reg[23].ACLR
Rstn_i => input_fifo_datain_reg[24].ACLR
Rstn_i => input_fifo_datain_reg[25].ACLR
Rstn_i => input_fifo_datain_reg[26].ACLR
Rstn_i => input_fifo_datain_reg[27].ACLR
Rstn_i => input_fifo_datain_reg[28].ACLR
Rstn_i => input_fifo_datain_reg[29].ACLR
Rstn_i => input_fifo_datain_reg[30].ACLR
Rstn_i => input_fifo_datain_reg[31].ACLR
Rstn_i => input_fifo_datain_reg[32].ACLR
Rstn_i => input_fifo_datain_reg[33].ACLR
Rstn_i => input_fifo_datain_reg[34].ACLR
Rstn_i => input_fifo_datain_reg[35].ACLR
Rstn_i => input_fifo_datain_reg[36].ACLR
Rstn_i => input_fifo_datain_reg[37].ACLR
Rstn_i => input_fifo_datain_reg[38].ACLR
Rstn_i => input_fifo_datain_reg[39].ACLR
Rstn_i => input_fifo_datain_reg[40].ACLR
Rstn_i => input_fifo_datain_reg[41].ACLR
Rstn_i => input_fifo_datain_reg[42].ACLR
Rstn_i => input_fifo_datain_reg[43].ACLR
Rstn_i => input_fifo_datain_reg[44].ACLR
Rstn_i => input_fifo_datain_reg[45].ACLR
Rstn_i => input_fifo_datain_reg[46].ACLR
Rstn_i => input_fifo_datain_reg[47].ACLR
Rstn_i => input_fifo_datain_reg[48].ACLR
Rstn_i => input_fifo_datain_reg[49].ACLR
Rstn_i => input_fifo_datain_reg[50].ACLR
Rstn_i => input_fifo_datain_reg[51].ACLR
Rstn_i => input_fifo_datain_reg[52].ACLR
Rstn_i => input_fifo_datain_reg[53].ACLR
Rstn_i => input_fifo_datain_reg[54].ACLR
Rstn_i => input_fifo_datain_reg[55].ACLR
Rstn_i => input_fifo_datain_reg[56].ACLR
Rstn_i => input_fifo_datain_reg[57].ACLR
Rstn_i => input_fifo_datain_reg[58].ACLR
Rstn_i => input_fifo_datain_reg[59].ACLR
Rstn_i => input_fifo_datain_reg[60].ACLR
Rstn_i => input_fifo_datain_reg[61].ACLR
Rstn_i => input_fifo_datain_reg[62].ACLR
Rstn_i => input_fifo_datain_reg[63].ACLR
Rstn_i => input_fifo_datain_reg[64].ACLR
Rstn_i => input_fifo_datain_reg[65].ACLR
Rstn_i => input_fifo_datain_reg[66].ACLR
Rstn_i => input_fifo_datain_reg[67].ACLR
Rstn_i => input_fifo_datain_reg[68].ACLR
Rstn_i => input_fifo_datain_reg[69].ACLR
Rstn_i => input_fifo_datain_reg[70].ACLR
Rstn_i => input_fifo_datain_reg[71].ACLR
Rstn_i => input_fifo_datain_reg[72].ACLR
Rstn_i => input_fifo_datain_reg[73].ACLR
Rstn_i => input_fifo_datain_reg[74].ACLR
Rstn_i => input_fifo_datain_reg[75].ACLR
Rstn_i => input_fifo_datain_reg[76].ACLR
Rstn_i => input_fifo_datain_reg[77].ACLR
Rstn_i => input_fifo_datain_reg[78].ACLR
Rstn_i => input_fifo_datain_reg[79].ACLR
Rstn_i => input_fifo_datain_reg[80].ACLR
Rstn_i => input_fifo_datain_reg[81].ACLR
Rstn_i => input_fifo_wrreq_reg.ACLR
Rstn_i => barhit_reg[0].ACLR
Rstn_i => barhit_reg[1].ACLR
Rstn_i => barhit_reg[2].ACLR
Rstn_i => barhit_reg[3].ACLR
Rstn_i => barhit_reg[4].ACLR
Rstn_i => barhit_reg[5].ACLR
Rstn_i => rx_eop_reg.ACLR
Rstn_i => avl_addr_reg[3].ACLR
Rstn_i => avl_addr_reg[4].ACLR
Rstn_i => avl_addr_reg[5].ACLR
Rstn_i => avl_addr_reg[6].ACLR
Rstn_i => avl_addr_reg[7].ACLR
Rstn_i => avl_addr_reg[8].ACLR
Rstn_i => avl_addr_reg[9].ACLR
Rstn_i => avl_addr_reg[10].ACLR
Rstn_i => avl_addr_reg[11].ACLR
Rstn_i => avl_addr_reg[12].ACLR
Rstn_i => avl_addr_reg[13].ACLR
Rstn_i => avl_addr_reg[14].ACLR
Rstn_i => avl_addr_reg[15].ACLR
Rstn_i => avl_addr_reg[16].ACLR
Rstn_i => avl_addr_reg[17].ACLR
Rstn_i => avl_addr_reg[18].ACLR
Rstn_i => avl_addr_reg[19].ACLR
Rstn_i => avl_addr_reg[20].ACLR
Rstn_i => avl_addr_reg[21].ACLR
Rstn_i => avl_addr_reg[22].ACLR
Rstn_i => avl_addr_reg[23].ACLR
Rstn_i => avl_addr_reg[24].ACLR
Rstn_i => avl_addr_reg[25].ACLR
Rstn_i => avl_addr_reg[26].ACLR
Rstn_i => avl_addr_reg[27].ACLR
Rstn_i => avl_addr_reg[28].ACLR
Rstn_i => avl_addr_reg[29].ACLR
Rstn_i => avl_addr_reg[30].ACLR
Rstn_i => avl_addr_reg[31].ACLR
Rstn_i => rx_modlen_reg[0].ACLR
Rstn_i => rx_modlen_reg[1].ACLR
Rstn_i => rx_modlen_reg[2].ACLR
Rstn_i => rx_modlen_reg[3].ACLR
Rstn_i => rx_modlen_reg[4].ACLR
Rstn_i => rx_modlen_reg[5].ACLR
Rstn_i => rx_modlen_reg[6].ACLR
Rstn_i => rx_modlen_reg[7].ACLR
Rstn_i => rx_modlen_reg[8].ACLR
Rstn_i => rx_modlen_reg[9].ACLR
Rstn_i => rx_modlen_reg[10].ACLR
Rstn_i => header_reg[0].ACLR
Rstn_i => header_reg[1].ACLR
Rstn_i => header_reg[2].ACLR
Rstn_i => header_reg[3].ACLR
Rstn_i => header_reg[4].ACLR
Rstn_i => header_reg[5].ACLR
Rstn_i => header_reg[6].ACLR
Rstn_i => header_reg[7].ACLR
Rstn_i => header_reg[8].ACLR
Rstn_i => header_reg[9].ACLR
Rstn_i => header_reg[10].ACLR
Rstn_i => header_reg[11].ACLR
Rstn_i => header_reg[12].ACLR
Rstn_i => header_reg[13].ACLR
Rstn_i => header_reg[14].ACLR
Rstn_i => header_reg[15].ACLR
Rstn_i => header_reg[16].ACLR
Rstn_i => header_reg[17].ACLR
Rstn_i => header_reg[18].ACLR
Rstn_i => header_reg[19].ACLR
Rstn_i => header_reg[20].ACLR
Rstn_i => header_reg[21].ACLR
Rstn_i => header_reg[22].ACLR
Rstn_i => header_reg[23].ACLR
Rstn_i => header_reg[24].ACLR
Rstn_i => header_reg[25].ACLR
Rstn_i => header_reg[26].ACLR
Rstn_i => header_reg[27].ACLR
Rstn_i => header_reg[28].ACLR
Rstn_i => header_reg[29].ACLR
Rstn_i => header_reg[30].ACLR
Rstn_i => header_reg[31].ACLR
Rstn_i => header_reg[32].ACLR
Rstn_i => header_reg[33].ACLR
Rstn_i => header_reg[34].ACLR
Rstn_i => header_reg[35].ACLR
Rstn_i => header_reg[36].ACLR
Rstn_i => header_reg[37].ACLR
Rstn_i => header_reg[38].ACLR
Rstn_i => header_reg[39].ACLR
Rstn_i => header_reg[40].ACLR
Rstn_i => header_reg[41].ACLR
Rstn_i => header_reg[42].ACLR
Rstn_i => header_reg[43].ACLR
Rstn_i => header_reg[44].ACLR
Rstn_i => header_reg[45].ACLR
Rstn_i => header_reg[46].ACLR
Rstn_i => header_reg[47].ACLR
Rstn_i => header_reg[48].ACLR
Rstn_i => header_reg[49].ACLR
Rstn_i => header_reg[50].ACLR
Rstn_i => header_reg[51].ACLR
Rstn_i => header_reg[52].ACLR
Rstn_i => header_reg[53].ACLR
Rstn_i => header_reg[54].ACLR
Rstn_i => header_reg[55].ACLR
Rstn_i => header_reg[56].ACLR
Rstn_i => header_reg[57].ACLR
Rstn_i => header_reg[58].ACLR
Rstn_i => header_reg[59].ACLR
Rstn_i => header_reg[60].ACLR
Rstn_i => header_reg[61].ACLR
Rstn_i => header_reg[62].ACLR
Rstn_i => header_reg[63].ACLR
Rstn_i => header_reg[64].ACLR
Rstn_i => header_reg[65].ACLR
Rstn_i => header_reg[66].ACLR
Rstn_i => header_reg[67].ACLR
Rstn_i => header_reg[68].ACLR
Rstn_i => header_reg[69].ACLR
Rstn_i => header_reg[70].ACLR
Rstn_i => header_reg[71].ACLR
Rstn_i => header_reg[72].ACLR
Rstn_i => header_reg[73].ACLR
Rstn_i => header_reg[74].ACLR
Rstn_i => header_reg[75].ACLR
Rstn_i => header_reg[76].ACLR
Rstn_i => header_reg[77].ACLR
Rstn_i => header_reg[78].ACLR
Rstn_i => header_reg[79].ACLR
Rstn_i => header_reg[80].ACLR
Rstn_i => header_reg[81].ACLR
Rstn_i => header_reg[82].ACLR
Rstn_i => header_reg[83].ACLR
Rstn_i => header_reg[84].ACLR
Rstn_i => header_reg[85].ACLR
Rstn_i => header_reg[86].ACLR
Rstn_i => header_reg[87].ACLR
Rstn_i => header_reg[88].ACLR
Rstn_i => header_reg[89].ACLR
Rstn_i => header_reg[90].ACLR
Rstn_i => header_reg[91].ACLR
Rstn_i => header_reg[92].ACLR
Rstn_i => header_reg[93].ACLR
Rstn_i => header_reg[94].ACLR
Rstn_i => header_reg[95].ACLR
Rstn_i => header_reg[96].ACLR
Rstn_i => header_reg[97].ACLR
Rstn_i => header_reg[98].ACLR
Rstn_i => header_reg[99].ACLR
Rstn_i => header_reg[100].ACLR
Rstn_i => header_reg[101].ACLR
Rstn_i => header_reg[102].ACLR
Rstn_i => header_reg[103].ACLR
Rstn_i => header_reg[104].ACLR
Rstn_i => header_reg[105].ACLR
Rstn_i => header_reg[106].ACLR
Rstn_i => header_reg[107].ACLR
Rstn_i => header_reg[108].ACLR
Rstn_i => header_reg[109].ACLR
Rstn_i => header_reg[110].ACLR
Rstn_i => header_reg[111].ACLR
Rstn_i => header_reg[112].ACLR
Rstn_i => header_reg[113].ACLR
Rstn_i => header_reg[114].ACLR
Rstn_i => header_reg[115].ACLR
Rstn_i => header_reg[116].ACLR
Rstn_i => header_reg[117].ACLR
Rstn_i => header_reg[118].ACLR
Rstn_i => header_reg[119].ACLR
Rstn_i => header_reg[120].ACLR
Rstn_i => header_reg[121].ACLR
Rstn_i => header_reg[122].ACLR
Rstn_i => header_reg[123].ACLR
Rstn_i => header_reg[124].ACLR
Rstn_i => header_reg[125].ACLR
Rstn_i => header_reg[126].ACLR
Rstn_i => header_reg[127].ACLR
Rstn_i => rx_state[0].ACLR
Rstn_i => rx_state[1].ACLR
Rstn_i => rx_state[2].ACLR
Rstn_i => rx_state[3].ACLR
Rstn_i => rx_state[4].ACLR
Rstn_i => rx_state[5].ACLR
Rstn_i => rx_state[6].ACLR
Rstn_i => rx_state[7].ACLR
Rstn_i => rx_state[8].ACLR
Rstn_i => rx_state[9].ACLR
Rstn_i => rx_state[10].ACLR
Rstn_i => rx_state[11].ACLR
Rstn_i => rx_state[12].ACLR
Rstn_i => rx_state[13].ACLR
Rstn_i => rx_state[14].ACLR
Rstn_i => rx_state[15].ACLR
Rstn_i => rx_state[16].ACLR
Rstn_i => rx_dwlen_reg[0].ACLR
Rstn_i => rx_dwlen_reg[1].ACLR
Rstn_i => rx_dwlen_reg[2].ACLR
Rstn_i => rx_dwlen_reg[3].ACLR
Rstn_i => rx_dwlen_reg[4].ACLR
Rstn_i => rx_dwlen_reg[5].ACLR
Rstn_i => rx_dwlen_reg[6].ACLR
Rstn_i => rx_dwlen_reg[7].ACLR
Rstn_i => rx_dwlen_reg[8].ACLR
Rstn_i => rx_dwlen_reg[9].ACLR
Rstn_i => rx_dwlen_reg[10].ACLR
Rstn_i => cpl_tag_reg[0].ACLR
Rstn_i => cpl_tag_reg[1].ACLR
Rstn_i => cpl_tag_reg[2].ACLR
Rstn_i => cpl_tag_reg[3].ACLR
Rstn_i => cpl_tag_reg[4].ACLR
Rstn_i => cpl_add_cntr[0].ACLR
Rstn_i => cpl_add_cntr[1].ACLR
Rstn_i => cpl_add_cntr[2].ACLR
Rstn_i => cpl_add_cntr[3].ACLR
Rstn_i => cpl_add_cntr[4].ACLR
Rstn_i => cpl_add_cntr[5].ACLR
Rstn_i => CplDesc_o[0]~reg0.ACLR
Rstn_i => CplDesc_o[1]~reg0.ACLR
Rstn_i => CplDesc_o[2]~reg0.ACLR
Rstn_i => CplDesc_o[3]~reg0.ACLR
Rstn_i => CplDesc_o[4]~reg0.ACLR
Rstn_i => CplReq_o~reg0.ACLR
Rstn_i => txcpl_buffer_size[0].ACLR
Rstn_i => txcpl_buffer_size[1].ACLR
Rstn_i => txcpl_buffer_size[2].ACLR
Rstn_i => txcpl_buffer_size[3].ACLR
Rstn_i => txcpl_buffer_size[4].ACLR
Rstn_i => txcpl_buffer_size[5].ACLR
Rstn_i => txcpl_buffer_size[6].ACLR
Rstn_i => txcpl_buffer_size[7].ACLR
Rstn_i => txcpl_buffer_size[8].PRESET
Rstn_i => txcpl_buffer_size[9].ACLR
Rstn_i => txcpl_buffer_size[10].ACLR
Rstn_i => pndgrd_fifo_ok_reg.ACLR
Rstn_i => cpl_buff_ok_reg.ACLR
Rstn_i => bar_dec_reg[0].ACLR
Rstn_i => bar_dec_reg[1].ACLR
Rstn_i => bar_dec_reg[2].ACLR
Rstn_i => bar_dec_reg[3].ACLR
Rstn_i => bar_dec_reg[4].ACLR
Rstn_i => bar_dec_reg[5].ACLR
Rstn_i => bar_dec_reg[6].ACLR
Rstn_i => last_cpl_reg.ACLR
Rstn_i => previous_bar_read[0].PRESET
Rstn_i => previous_bar_read[1].PRESET
Rstn_i => previous_bar_read[2].PRESET
Rstn_i => previous_bar_read[3].PRESET
Rstn_i => previous_bar_read[4].PRESET
Rstn_i => previous_bar_read[5].PRESET
Rstn_i => rd_be_reg[0].ACLR
Rstn_i => rd_be_reg[1].ACLR
Rstn_i => rd_be_reg[2].ACLR
Rstn_i => rd_be_reg[3].ACLR
Rstn_i => rd_be_reg[4].ACLR
Rstn_i => rd_be_reg[5].ACLR
Rstn_i => rd_be_reg[6].ACLR
Rstn_i => rd_be_reg[7].ACLR
Rstn_i => first_qword_reg.ACLR
Rstn_i => chk_hdr_reg.ACLR
Rstn_i => cpl_add_cntr_previous[0][0].ACLR
Rstn_i => cpl_add_cntr_previous[0][1].ACLR
Rstn_i => cpl_add_cntr_previous[0][2].ACLR
Rstn_i => cpl_add_cntr_previous[0][3].ACLR
Rstn_i => cpl_add_cntr_previous[0][4].ACLR
Rstn_i => cpl_add_cntr_previous[0][5].ACLR
Rstn_i => cpl_add_cntr_previous[1][0].ACLR
Rstn_i => cpl_add_cntr_previous[1][1].ACLR
Rstn_i => cpl_add_cntr_previous[1][2].ACLR
Rstn_i => cpl_add_cntr_previous[1][3].ACLR
Rstn_i => cpl_add_cntr_previous[1][4].ACLR
Rstn_i => cpl_add_cntr_previous[1][5].ACLR
Rstn_i => cpl_add_cntr_previous[2][0].ACLR
Rstn_i => cpl_add_cntr_previous[2][1].ACLR
Rstn_i => cpl_add_cntr_previous[2][2].ACLR
Rstn_i => cpl_add_cntr_previous[2][3].ACLR
Rstn_i => cpl_add_cntr_previous[2][4].ACLR
Rstn_i => cpl_add_cntr_previous[2][5].ACLR
Rstn_i => cpl_add_cntr_previous[3][0].ACLR
Rstn_i => cpl_add_cntr_previous[3][1].ACLR
Rstn_i => cpl_add_cntr_previous[3][2].ACLR
Rstn_i => cpl_add_cntr_previous[3][3].ACLR
Rstn_i => cpl_add_cntr_previous[3][4].ACLR
Rstn_i => cpl_add_cntr_previous[3][5].ACLR
Rstn_i => cpl_add_cntr_previous[4][0].ACLR
Rstn_i => cpl_add_cntr_previous[4][1].ACLR
Rstn_i => cpl_add_cntr_previous[4][2].ACLR
Rstn_i => cpl_add_cntr_previous[4][3].ACLR
Rstn_i => cpl_add_cntr_previous[4][4].ACLR
Rstn_i => cpl_add_cntr_previous[4][5].ACLR
Rstn_i => cpl_add_cntr_previous[5][0].ACLR
Rstn_i => cpl_add_cntr_previous[5][1].ACLR
Rstn_i => cpl_add_cntr_previous[5][2].ACLR
Rstn_i => cpl_add_cntr_previous[5][3].ACLR
Rstn_i => cpl_add_cntr_previous[5][4].ACLR
Rstn_i => cpl_add_cntr_previous[5][5].ACLR
Rstn_i => cpl_add_cntr_previous[6][0].ACLR
Rstn_i => cpl_add_cntr_previous[6][1].ACLR
Rstn_i => cpl_add_cntr_previous[6][2].ACLR
Rstn_i => cpl_add_cntr_previous[6][3].ACLR
Rstn_i => cpl_add_cntr_previous[6][4].ACLR
Rstn_i => cpl_add_cntr_previous[6][5].ACLR
Rstn_i => cpl_add_cntr_previous[7][0].ACLR
Rstn_i => cpl_add_cntr_previous[7][1].ACLR
Rstn_i => cpl_add_cntr_previous[7][2].ACLR
Rstn_i => cpl_add_cntr_previous[7][3].ACLR
Rstn_i => cpl_add_cntr_previous[7][4].ACLR
Rstn_i => cpl_add_cntr_previous[7][5].ACLR
Rstn_i => _.IN1
AvlClk_i => CplDesc_o[0]~reg0.CLK
AvlClk_i => CplDesc_o[1]~reg0.CLK
AvlClk_i => CplDesc_o[2]~reg0.CLK
AvlClk_i => CplDesc_o[3]~reg0.CLK
AvlClk_i => CplDesc_o[4]~reg0.CLK
AvlClk_i => CplReq_o~reg0.CLK
AvlClk_i => cpl_add_cntr_previous[7][0].CLK
AvlClk_i => cpl_add_cntr_previous[7][1].CLK
AvlClk_i => cpl_add_cntr_previous[7][2].CLK
AvlClk_i => cpl_add_cntr_previous[7][3].CLK
AvlClk_i => cpl_add_cntr_previous[7][4].CLK
AvlClk_i => cpl_add_cntr_previous[7][5].CLK
AvlClk_i => cpl_add_cntr_previous[6][0].CLK
AvlClk_i => cpl_add_cntr_previous[6][1].CLK
AvlClk_i => cpl_add_cntr_previous[6][2].CLK
AvlClk_i => cpl_add_cntr_previous[6][3].CLK
AvlClk_i => cpl_add_cntr_previous[6][4].CLK
AvlClk_i => cpl_add_cntr_previous[6][5].CLK
AvlClk_i => cpl_add_cntr_previous[5][0].CLK
AvlClk_i => cpl_add_cntr_previous[5][1].CLK
AvlClk_i => cpl_add_cntr_previous[5][2].CLK
AvlClk_i => cpl_add_cntr_previous[5][3].CLK
AvlClk_i => cpl_add_cntr_previous[5][4].CLK
AvlClk_i => cpl_add_cntr_previous[5][5].CLK
AvlClk_i => cpl_add_cntr_previous[4][0].CLK
AvlClk_i => cpl_add_cntr_previous[4][1].CLK
AvlClk_i => cpl_add_cntr_previous[4][2].CLK
AvlClk_i => cpl_add_cntr_previous[4][3].CLK
AvlClk_i => cpl_add_cntr_previous[4][4].CLK
AvlClk_i => cpl_add_cntr_previous[4][5].CLK
AvlClk_i => cpl_add_cntr_previous[3][0].CLK
AvlClk_i => cpl_add_cntr_previous[3][1].CLK
AvlClk_i => cpl_add_cntr_previous[3][2].CLK
AvlClk_i => cpl_add_cntr_previous[3][3].CLK
AvlClk_i => cpl_add_cntr_previous[3][4].CLK
AvlClk_i => cpl_add_cntr_previous[3][5].CLK
AvlClk_i => cpl_add_cntr_previous[2][0].CLK
AvlClk_i => cpl_add_cntr_previous[2][1].CLK
AvlClk_i => cpl_add_cntr_previous[2][2].CLK
AvlClk_i => cpl_add_cntr_previous[2][3].CLK
AvlClk_i => cpl_add_cntr_previous[2][4].CLK
AvlClk_i => cpl_add_cntr_previous[2][5].CLK
AvlClk_i => cpl_add_cntr_previous[1][0].CLK
AvlClk_i => cpl_add_cntr_previous[1][1].CLK
AvlClk_i => cpl_add_cntr_previous[1][2].CLK
AvlClk_i => cpl_add_cntr_previous[1][3].CLK
AvlClk_i => cpl_add_cntr_previous[1][4].CLK
AvlClk_i => cpl_add_cntr_previous[1][5].CLK
AvlClk_i => cpl_add_cntr_previous[0][0].CLK
AvlClk_i => cpl_add_cntr_previous[0][1].CLK
AvlClk_i => cpl_add_cntr_previous[0][2].CLK
AvlClk_i => cpl_add_cntr_previous[0][3].CLK
AvlClk_i => cpl_add_cntr_previous[0][4].CLK
AvlClk_i => cpl_add_cntr_previous[0][5].CLK
AvlClk_i => cpl_add_cntr[0].CLK
AvlClk_i => cpl_add_cntr[1].CLK
AvlClk_i => cpl_add_cntr[2].CLK
AvlClk_i => cpl_add_cntr[3].CLK
AvlClk_i => cpl_add_cntr[4].CLK
AvlClk_i => cpl_add_cntr[5].CLK
AvlClk_i => cpl_tag_reg[0].CLK
AvlClk_i => cpl_tag_reg[1].CLK
AvlClk_i => cpl_tag_reg[2].CLK
AvlClk_i => cpl_tag_reg[3].CLK
AvlClk_i => cpl_tag_reg[4].CLK
AvlClk_i => previous_bar_read[5].CLK
AvlClk_i => previous_bar_read[4].CLK
AvlClk_i => previous_bar_read[3].CLK
AvlClk_i => previous_bar_read[2].CLK
AvlClk_i => previous_bar_read[1].CLK
AvlClk_i => previous_bar_read[0].CLK
AvlClk_i => last_cpl_reg.CLK
AvlClk_i => barhit_reg[0].CLK
AvlClk_i => barhit_reg[1].CLK
AvlClk_i => barhit_reg[2].CLK
AvlClk_i => barhit_reg[3].CLK
AvlClk_i => barhit_reg[4].CLK
AvlClk_i => barhit_reg[5].CLK
AvlClk_i => rx_eop_reg.CLK
AvlClk_i => avl_addr_reg[3].CLK
AvlClk_i => avl_addr_reg[4].CLK
AvlClk_i => avl_addr_reg[5].CLK
AvlClk_i => avl_addr_reg[6].CLK
AvlClk_i => avl_addr_reg[7].CLK
AvlClk_i => avl_addr_reg[8].CLK
AvlClk_i => avl_addr_reg[9].CLK
AvlClk_i => avl_addr_reg[10].CLK
AvlClk_i => avl_addr_reg[11].CLK
AvlClk_i => avl_addr_reg[12].CLK
AvlClk_i => avl_addr_reg[13].CLK
AvlClk_i => avl_addr_reg[14].CLK
AvlClk_i => avl_addr_reg[15].CLK
AvlClk_i => avl_addr_reg[16].CLK
AvlClk_i => avl_addr_reg[17].CLK
AvlClk_i => avl_addr_reg[18].CLK
AvlClk_i => avl_addr_reg[19].CLK
AvlClk_i => avl_addr_reg[20].CLK
AvlClk_i => avl_addr_reg[21].CLK
AvlClk_i => avl_addr_reg[22].CLK
AvlClk_i => avl_addr_reg[23].CLK
AvlClk_i => avl_addr_reg[24].CLK
AvlClk_i => avl_addr_reg[25].CLK
AvlClk_i => avl_addr_reg[26].CLK
AvlClk_i => avl_addr_reg[27].CLK
AvlClk_i => avl_addr_reg[28].CLK
AvlClk_i => avl_addr_reg[29].CLK
AvlClk_i => avl_addr_reg[30].CLK
AvlClk_i => avl_addr_reg[31].CLK
AvlClk_i => rx_modlen_reg[0].CLK
AvlClk_i => rx_modlen_reg[1].CLK
AvlClk_i => rx_modlen_reg[2].CLK
AvlClk_i => rx_modlen_reg[3].CLK
AvlClk_i => rx_modlen_reg[4].CLK
AvlClk_i => rx_modlen_reg[5].CLK
AvlClk_i => rx_modlen_reg[6].CLK
AvlClk_i => rx_modlen_reg[7].CLK
AvlClk_i => rx_modlen_reg[8].CLK
AvlClk_i => rx_modlen_reg[9].CLK
AvlClk_i => rx_modlen_reg[10].CLK
AvlClk_i => bar_dec_reg[0].CLK
AvlClk_i => bar_dec_reg[1].CLK
AvlClk_i => bar_dec_reg[2].CLK
AvlClk_i => bar_dec_reg[3].CLK
AvlClk_i => bar_dec_reg[4].CLK
AvlClk_i => bar_dec_reg[5].CLK
AvlClk_i => bar_dec_reg[6].CLK
AvlClk_i => header_reg[0].CLK
AvlClk_i => header_reg[1].CLK
AvlClk_i => header_reg[2].CLK
AvlClk_i => header_reg[3].CLK
AvlClk_i => header_reg[4].CLK
AvlClk_i => header_reg[5].CLK
AvlClk_i => header_reg[6].CLK
AvlClk_i => header_reg[7].CLK
AvlClk_i => header_reg[8].CLK
AvlClk_i => header_reg[9].CLK
AvlClk_i => header_reg[10].CLK
AvlClk_i => header_reg[11].CLK
AvlClk_i => header_reg[12].CLK
AvlClk_i => header_reg[13].CLK
AvlClk_i => header_reg[14].CLK
AvlClk_i => header_reg[15].CLK
AvlClk_i => header_reg[16].CLK
AvlClk_i => header_reg[17].CLK
AvlClk_i => header_reg[18].CLK
AvlClk_i => header_reg[19].CLK
AvlClk_i => header_reg[20].CLK
AvlClk_i => header_reg[21].CLK
AvlClk_i => header_reg[22].CLK
AvlClk_i => header_reg[23].CLK
AvlClk_i => header_reg[24].CLK
AvlClk_i => header_reg[25].CLK
AvlClk_i => header_reg[26].CLK
AvlClk_i => header_reg[27].CLK
AvlClk_i => header_reg[28].CLK
AvlClk_i => header_reg[29].CLK
AvlClk_i => header_reg[30].CLK
AvlClk_i => header_reg[31].CLK
AvlClk_i => header_reg[32].CLK
AvlClk_i => header_reg[33].CLK
AvlClk_i => header_reg[34].CLK
AvlClk_i => header_reg[35].CLK
AvlClk_i => header_reg[36].CLK
AvlClk_i => header_reg[37].CLK
AvlClk_i => header_reg[38].CLK
AvlClk_i => header_reg[39].CLK
AvlClk_i => header_reg[40].CLK
AvlClk_i => header_reg[41].CLK
AvlClk_i => header_reg[42].CLK
AvlClk_i => header_reg[43].CLK
AvlClk_i => header_reg[44].CLK
AvlClk_i => header_reg[45].CLK
AvlClk_i => header_reg[46].CLK
AvlClk_i => header_reg[47].CLK
AvlClk_i => header_reg[48].CLK
AvlClk_i => header_reg[49].CLK
AvlClk_i => header_reg[50].CLK
AvlClk_i => header_reg[51].CLK
AvlClk_i => header_reg[52].CLK
AvlClk_i => header_reg[53].CLK
AvlClk_i => header_reg[54].CLK
AvlClk_i => header_reg[55].CLK
AvlClk_i => header_reg[56].CLK
AvlClk_i => header_reg[57].CLK
AvlClk_i => header_reg[58].CLK
AvlClk_i => header_reg[59].CLK
AvlClk_i => header_reg[60].CLK
AvlClk_i => header_reg[61].CLK
AvlClk_i => header_reg[62].CLK
AvlClk_i => header_reg[63].CLK
AvlClk_i => header_reg[64].CLK
AvlClk_i => header_reg[65].CLK
AvlClk_i => header_reg[66].CLK
AvlClk_i => header_reg[67].CLK
AvlClk_i => header_reg[68].CLK
AvlClk_i => header_reg[69].CLK
AvlClk_i => header_reg[70].CLK
AvlClk_i => header_reg[71].CLK
AvlClk_i => header_reg[72].CLK
AvlClk_i => header_reg[73].CLK
AvlClk_i => header_reg[74].CLK
AvlClk_i => header_reg[75].CLK
AvlClk_i => header_reg[76].CLK
AvlClk_i => header_reg[77].CLK
AvlClk_i => header_reg[78].CLK
AvlClk_i => header_reg[79].CLK
AvlClk_i => header_reg[80].CLK
AvlClk_i => header_reg[81].CLK
AvlClk_i => header_reg[82].CLK
AvlClk_i => header_reg[83].CLK
AvlClk_i => header_reg[84].CLK
AvlClk_i => header_reg[85].CLK
AvlClk_i => header_reg[86].CLK
AvlClk_i => header_reg[87].CLK
AvlClk_i => header_reg[88].CLK
AvlClk_i => header_reg[89].CLK
AvlClk_i => header_reg[90].CLK
AvlClk_i => header_reg[91].CLK
AvlClk_i => header_reg[92].CLK
AvlClk_i => header_reg[93].CLK
AvlClk_i => header_reg[94].CLK
AvlClk_i => header_reg[95].CLK
AvlClk_i => header_reg[96].CLK
AvlClk_i => header_reg[97].CLK
AvlClk_i => header_reg[98].CLK
AvlClk_i => header_reg[99].CLK
AvlClk_i => header_reg[100].CLK
AvlClk_i => header_reg[101].CLK
AvlClk_i => header_reg[102].CLK
AvlClk_i => header_reg[103].CLK
AvlClk_i => header_reg[104].CLK
AvlClk_i => header_reg[105].CLK
AvlClk_i => header_reg[106].CLK
AvlClk_i => header_reg[107].CLK
AvlClk_i => header_reg[108].CLK
AvlClk_i => header_reg[109].CLK
AvlClk_i => header_reg[110].CLK
AvlClk_i => header_reg[111].CLK
AvlClk_i => header_reg[112].CLK
AvlClk_i => header_reg[113].CLK
AvlClk_i => header_reg[114].CLK
AvlClk_i => header_reg[115].CLK
AvlClk_i => header_reg[116].CLK
AvlClk_i => header_reg[117].CLK
AvlClk_i => header_reg[118].CLK
AvlClk_i => header_reg[119].CLK
AvlClk_i => header_reg[120].CLK
AvlClk_i => header_reg[121].CLK
AvlClk_i => header_reg[122].CLK
AvlClk_i => header_reg[123].CLK
AvlClk_i => header_reg[124].CLK
AvlClk_i => header_reg[125].CLK
AvlClk_i => header_reg[126].CLK
AvlClk_i => header_reg[127].CLK
AvlClk_i => rx_state[0].CLK
AvlClk_i => rx_state[1].CLK
AvlClk_i => rx_state[2].CLK
AvlClk_i => rx_state[3].CLK
AvlClk_i => rx_state[4].CLK
AvlClk_i => rx_state[5].CLK
AvlClk_i => rx_state[6].CLK
AvlClk_i => rx_state[7].CLK
AvlClk_i => rx_state[8].CLK
AvlClk_i => rx_state[9].CLK
AvlClk_i => rx_state[10].CLK
AvlClk_i => rx_state[11].CLK
AvlClk_i => rx_state[12].CLK
AvlClk_i => rx_state[13].CLK
AvlClk_i => rx_state[14].CLK
AvlClk_i => rx_state[15].CLK
AvlClk_i => rx_state[16].CLK
AvlClk_i => cpl_buff_ok_reg.CLK
AvlClk_i => pndgrd_fifo_ok_reg.CLK
AvlClk_i => RxStReady_o~reg0.CLK
AvlClk_i => input_fifo_datain_reg[0].CLK
AvlClk_i => input_fifo_datain_reg[1].CLK
AvlClk_i => input_fifo_datain_reg[2].CLK
AvlClk_i => input_fifo_datain_reg[3].CLK
AvlClk_i => input_fifo_datain_reg[4].CLK
AvlClk_i => input_fifo_datain_reg[5].CLK
AvlClk_i => input_fifo_datain_reg[6].CLK
AvlClk_i => input_fifo_datain_reg[7].CLK
AvlClk_i => input_fifo_datain_reg[8].CLK
AvlClk_i => input_fifo_datain_reg[9].CLK
AvlClk_i => input_fifo_datain_reg[10].CLK
AvlClk_i => input_fifo_datain_reg[11].CLK
AvlClk_i => input_fifo_datain_reg[12].CLK
AvlClk_i => input_fifo_datain_reg[13].CLK
AvlClk_i => input_fifo_datain_reg[14].CLK
AvlClk_i => input_fifo_datain_reg[15].CLK
AvlClk_i => input_fifo_datain_reg[16].CLK
AvlClk_i => input_fifo_datain_reg[17].CLK
AvlClk_i => input_fifo_datain_reg[18].CLK
AvlClk_i => input_fifo_datain_reg[19].CLK
AvlClk_i => input_fifo_datain_reg[20].CLK
AvlClk_i => input_fifo_datain_reg[21].CLK
AvlClk_i => input_fifo_datain_reg[22].CLK
AvlClk_i => input_fifo_datain_reg[23].CLK
AvlClk_i => input_fifo_datain_reg[24].CLK
AvlClk_i => input_fifo_datain_reg[25].CLK
AvlClk_i => input_fifo_datain_reg[26].CLK
AvlClk_i => input_fifo_datain_reg[27].CLK
AvlClk_i => input_fifo_datain_reg[28].CLK
AvlClk_i => input_fifo_datain_reg[29].CLK
AvlClk_i => input_fifo_datain_reg[30].CLK
AvlClk_i => input_fifo_datain_reg[31].CLK
AvlClk_i => input_fifo_datain_reg[32].CLK
AvlClk_i => input_fifo_datain_reg[33].CLK
AvlClk_i => input_fifo_datain_reg[34].CLK
AvlClk_i => input_fifo_datain_reg[35].CLK
AvlClk_i => input_fifo_datain_reg[36].CLK
AvlClk_i => input_fifo_datain_reg[37].CLK
AvlClk_i => input_fifo_datain_reg[38].CLK
AvlClk_i => input_fifo_datain_reg[39].CLK
AvlClk_i => input_fifo_datain_reg[40].CLK
AvlClk_i => input_fifo_datain_reg[41].CLK
AvlClk_i => input_fifo_datain_reg[42].CLK
AvlClk_i => input_fifo_datain_reg[43].CLK
AvlClk_i => input_fifo_datain_reg[44].CLK
AvlClk_i => input_fifo_datain_reg[45].CLK
AvlClk_i => input_fifo_datain_reg[46].CLK
AvlClk_i => input_fifo_datain_reg[47].CLK
AvlClk_i => input_fifo_datain_reg[48].CLK
AvlClk_i => input_fifo_datain_reg[49].CLK
AvlClk_i => input_fifo_datain_reg[50].CLK
AvlClk_i => input_fifo_datain_reg[51].CLK
AvlClk_i => input_fifo_datain_reg[52].CLK
AvlClk_i => input_fifo_datain_reg[53].CLK
AvlClk_i => input_fifo_datain_reg[54].CLK
AvlClk_i => input_fifo_datain_reg[55].CLK
AvlClk_i => input_fifo_datain_reg[56].CLK
AvlClk_i => input_fifo_datain_reg[57].CLK
AvlClk_i => input_fifo_datain_reg[58].CLK
AvlClk_i => input_fifo_datain_reg[59].CLK
AvlClk_i => input_fifo_datain_reg[60].CLK
AvlClk_i => input_fifo_datain_reg[61].CLK
AvlClk_i => input_fifo_datain_reg[62].CLK
AvlClk_i => input_fifo_datain_reg[63].CLK
AvlClk_i => input_fifo_datain_reg[64].CLK
AvlClk_i => input_fifo_datain_reg[65].CLK
AvlClk_i => input_fifo_datain_reg[66].CLK
AvlClk_i => input_fifo_datain_reg[67].CLK
AvlClk_i => input_fifo_datain_reg[68].CLK
AvlClk_i => input_fifo_datain_reg[69].CLK
AvlClk_i => input_fifo_datain_reg[70].CLK
AvlClk_i => input_fifo_datain_reg[71].CLK
AvlClk_i => input_fifo_datain_reg[72].CLK
AvlClk_i => input_fifo_datain_reg[73].CLK
AvlClk_i => input_fifo_datain_reg[74].CLK
AvlClk_i => input_fifo_datain_reg[75].CLK
AvlClk_i => input_fifo_datain_reg[76].CLK
AvlClk_i => input_fifo_datain_reg[77].CLK
AvlClk_i => input_fifo_datain_reg[78].CLK
AvlClk_i => input_fifo_datain_reg[79].CLK
AvlClk_i => input_fifo_datain_reg[80].CLK
AvlClk_i => input_fifo_datain_reg[81].CLK
AvlClk_i => input_fifo_wrreq_reg.CLK
RxmRstn_i => ~NO_FANOUT~
RxStReady_o <= RxStReady_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxStMask_o <= <GND>
RxStData_i[0] => input_fifo_datain_reg[0].DATAIN
RxStData_i[1] => input_fifo_datain_reg[1].DATAIN
RxStData_i[2] => input_fifo_datain_reg[2].DATAIN
RxStData_i[3] => input_fifo_datain_reg[3].DATAIN
RxStData_i[4] => input_fifo_datain_reg[4].DATAIN
RxStData_i[5] => input_fifo_datain_reg[5].DATAIN
RxStData_i[6] => input_fifo_datain_reg[6].DATAIN
RxStData_i[7] => input_fifo_datain_reg[7].DATAIN
RxStData_i[8] => input_fifo_datain_reg[8].DATAIN
RxStData_i[9] => input_fifo_datain_reg[9].DATAIN
RxStData_i[10] => input_fifo_datain_reg[10].DATAIN
RxStData_i[11] => input_fifo_datain_reg[11].DATAIN
RxStData_i[12] => input_fifo_datain_reg[12].DATAIN
RxStData_i[13] => input_fifo_datain_reg[13].DATAIN
RxStData_i[14] => input_fifo_datain_reg[14].DATAIN
RxStData_i[15] => input_fifo_datain_reg[15].DATAIN
RxStData_i[16] => input_fifo_datain_reg[16].DATAIN
RxStData_i[17] => input_fifo_datain_reg[17].DATAIN
RxStData_i[18] => input_fifo_datain_reg[18].DATAIN
RxStData_i[19] => input_fifo_datain_reg[19].DATAIN
RxStData_i[20] => input_fifo_datain_reg[20].DATAIN
RxStData_i[21] => input_fifo_datain_reg[21].DATAIN
RxStData_i[22] => input_fifo_datain_reg[22].DATAIN
RxStData_i[23] => input_fifo_datain_reg[23].DATAIN
RxStData_i[24] => input_fifo_datain_reg[24].DATAIN
RxStData_i[25] => input_fifo_datain_reg[25].DATAIN
RxStData_i[26] => input_fifo_datain_reg[26].DATAIN
RxStData_i[27] => input_fifo_datain_reg[27].DATAIN
RxStData_i[28] => input_fifo_datain_reg[28].DATAIN
RxStData_i[29] => input_fifo_datain_reg[29].DATAIN
RxStData_i[30] => input_fifo_datain_reg[30].DATAIN
RxStData_i[31] => input_fifo_datain_reg[31].DATAIN
RxStData_i[32] => input_fifo_datain_reg[32].DATAIN
RxStData_i[33] => input_fifo_datain_reg[33].DATAIN
RxStData_i[34] => input_fifo_datain_reg[34].DATAIN
RxStData_i[35] => input_fifo_datain_reg[35].DATAIN
RxStData_i[36] => input_fifo_datain_reg[36].DATAIN
RxStData_i[37] => input_fifo_datain_reg[37].DATAIN
RxStData_i[38] => input_fifo_datain_reg[38].DATAIN
RxStData_i[39] => input_fifo_datain_reg[39].DATAIN
RxStData_i[40] => input_fifo_datain_reg[40].DATAIN
RxStData_i[41] => input_fifo_datain_reg[41].DATAIN
RxStData_i[42] => input_fifo_datain_reg[42].DATAIN
RxStData_i[43] => input_fifo_datain_reg[43].DATAIN
RxStData_i[44] => input_fifo_datain_reg[44].DATAIN
RxStData_i[45] => input_fifo_datain_reg[45].DATAIN
RxStData_i[46] => input_fifo_datain_reg[46].DATAIN
RxStData_i[47] => input_fifo_datain_reg[47].DATAIN
RxStData_i[48] => input_fifo_datain_reg[48].DATAIN
RxStData_i[49] => input_fifo_datain_reg[49].DATAIN
RxStData_i[50] => input_fifo_datain_reg[50].DATAIN
RxStData_i[51] => input_fifo_datain_reg[51].DATAIN
RxStData_i[52] => input_fifo_datain_reg[52].DATAIN
RxStData_i[53] => input_fifo_datain_reg[53].DATAIN
RxStData_i[54] => input_fifo_datain_reg[54].DATAIN
RxStData_i[55] => input_fifo_datain_reg[55].DATAIN
RxStData_i[56] => input_fifo_datain_reg[56].DATAIN
RxStData_i[57] => input_fifo_datain_reg[57].DATAIN
RxStData_i[58] => input_fifo_datain_reg[58].DATAIN
RxStData_i[59] => input_fifo_datain_reg[59].DATAIN
RxStData_i[60] => input_fifo_datain_reg[60].DATAIN
RxStData_i[61] => input_fifo_datain_reg[61].DATAIN
RxStData_i[62] => input_fifo_datain_reg[62].DATAIN
RxStData_i[63] => input_fifo_datain_reg[63].DATAIN
RxStParity_i[0] => ~NO_FANOUT~
RxStParity_i[1] => ~NO_FANOUT~
RxStParity_i[2] => ~NO_FANOUT~
RxStParity_i[3] => ~NO_FANOUT~
RxStParity_i[4] => ~NO_FANOUT~
RxStParity_i[5] => ~NO_FANOUT~
RxStParity_i[6] => ~NO_FANOUT~
RxStParity_i[7] => ~NO_FANOUT~
RxStParity_i[8] => ~NO_FANOUT~
RxStParity_i[9] => ~NO_FANOUT~
RxStParity_i[10] => ~NO_FANOUT~
RxStParity_i[11] => ~NO_FANOUT~
RxStParity_i[12] => ~NO_FANOUT~
RxStParity_i[13] => ~NO_FANOUT~
RxStParity_i[14] => ~NO_FANOUT~
RxStParity_i[15] => ~NO_FANOUT~
RxStParity_i[16] => ~NO_FANOUT~
RxStParity_i[17] => ~NO_FANOUT~
RxStParity_i[18] => ~NO_FANOUT~
RxStParity_i[19] => ~NO_FANOUT~
RxStParity_i[20] => ~NO_FANOUT~
RxStParity_i[21] => ~NO_FANOUT~
RxStParity_i[22] => ~NO_FANOUT~
RxStParity_i[23] => ~NO_FANOUT~
RxStParity_i[24] => ~NO_FANOUT~
RxStParity_i[25] => ~NO_FANOUT~
RxStParity_i[26] => ~NO_FANOUT~
RxStParity_i[27] => ~NO_FANOUT~
RxStParity_i[28] => ~NO_FANOUT~
RxStParity_i[29] => ~NO_FANOUT~
RxStParity_i[30] => ~NO_FANOUT~
RxStParity_i[31] => ~NO_FANOUT~
RxStBe_i[0] => input_fifo_datain_reg[64].DATAIN
RxStBe_i[1] => input_fifo_datain_reg[65].DATAIN
RxStBe_i[2] => input_fifo_datain_reg[66].DATAIN
RxStBe_i[3] => input_fifo_datain_reg[67].DATAIN
RxStBe_i[4] => input_fifo_datain_reg[68].DATAIN
RxStBe_i[5] => input_fifo_datain_reg[69].DATAIN
RxStBe_i[6] => input_fifo_datain_reg[70].DATAIN
RxStBe_i[7] => input_fifo_datain_reg[71].DATAIN
RxStEmpty_i[0] => ~NO_FANOUT~
RxStEmpty_i[1] => ~NO_FANOUT~
RxStErr_i[0] => ~NO_FANOUT~
RxStErr_i[1] => ~NO_FANOUT~
RxStErr_i[2] => ~NO_FANOUT~
RxStErr_i[3] => ~NO_FANOUT~
RxStSop_i => input_fifo_datain_reg[72].DATAIN
RxStEop_i => input_fifo_datain_reg[73].DATAIN
RxStValid_i => input_fifo_wrreq_reg.DATAIN
RxStBarDec1_i[0] => input_fifo_datain_reg[74].DATAIN
RxStBarDec1_i[1] => input_fifo_datain_reg[75].DATAIN
RxStBarDec1_i[2] => input_fifo_datain_reg[76].DATAIN
RxStBarDec1_i[3] => input_fifo_datain_reg[77].DATAIN
RxStBarDec1_i[4] => input_fifo_datain_reg[78].DATAIN
RxStBarDec1_i[5] => input_fifo_datain_reg[79].DATAIN
RxStBarDec1_i[6] => input_fifo_datain_reg[80].DATAIN
RxStBarDec1_i[7] => input_fifo_datain_reg[81].DATAIN
RxStBarDec2_i[0] => ~NO_FANOUT~
RxStBarDec2_i[1] => ~NO_FANOUT~
RxStBarDec2_i[2] => ~NO_FANOUT~
RxStBarDec2_i[3] => ~NO_FANOUT~
RxStBarDec2_i[4] => ~NO_FANOUT~
RxStBarDec2_i[5] => ~NO_FANOUT~
RxStBarDec2_i[6] => ~NO_FANOUT~
RxStBarDec2_i[7] => ~NO_FANOUT~
RxmWrite_0_o <= RxmWrite_0_o.DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[0] <= <GND>
RxmAddress_0_o[1] <= <GND>
RxmAddress_0_o[2] <= <GND>
RxmAddress_0_o[3] <= avl_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[4] <= avl_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[5] <= avl_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[6] <= avl_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[7] <= avl_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[8] <= avl_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[9] <= avl_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[10] <= avl_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[11] <= avl_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[12] <= avl_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[13] <= avl_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[14] <= avl_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[15] <= avl_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[16] <= avl_addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[17] <= avl_addr_reg[17].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[18] <= avl_addr_reg[18].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[19] <= avl_addr_reg[19].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[20] <= avl_addr_reg[20].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[21] <= avl_addr_reg[21].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[22] <= avl_addr_reg[22].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[23] <= avl_addr_reg[23].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[24] <= avl_addr_reg[24].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[25] <= avl_addr_reg[25].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[26] <= avl_addr_reg[26].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[27] <= avl_addr_reg[27].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[28] <= avl_addr_reg[28].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[29] <= avl_addr_reg[29].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[30] <= avl_addr_reg[30].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_0_o[31] <= avl_addr_reg[31].DB_MAX_OUTPUT_PORT_TYPE
RxmWriteData_0_o[0] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[1] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[2] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[3] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[4] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[5] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[6] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[7] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[8] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[9] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[10] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[11] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[12] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[13] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[14] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[15] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[16] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[17] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[18] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[19] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[20] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[21] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[22] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[23] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[24] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[25] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[26] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[27] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[28] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[29] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[30] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[31] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[32] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[33] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[34] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[35] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[36] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[37] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[38] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[39] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[40] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[41] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[42] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[43] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[44] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[45] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[46] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[47] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[48] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[49] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[50] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[51] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[52] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[53] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[54] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[55] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[56] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[57] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[58] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[59] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[60] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[61] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[62] <= scfifo:rx_input_fifo.q
RxmWriteData_0_o[63] <= scfifo:rx_input_fifo.q
RxmByteEnable_0_o[0] <= RxmByteEnable_0_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_0_o[1] <= RxmByteEnable_0_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_0_o[2] <= RxmByteEnable_0_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_0_o[3] <= RxmByteEnable_0_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_0_o[4] <= RxmByteEnable_0_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_0_o[5] <= RxmByteEnable_0_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_0_o[6] <= RxmByteEnable_0_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_0_o[7] <= RxmByteEnable_0_o.DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_0_o[0] <= rx_modlen_reg[1].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_0_o[1] <= rx_modlen_reg[2].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_0_o[2] <= rx_modlen_reg[3].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_0_o[3] <= rx_modlen_reg[4].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_0_o[4] <= rx_modlen_reg[5].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_0_o[5] <= rx_modlen_reg[6].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_0_o[6] <= rx_modlen_reg[7].DB_MAX_OUTPUT_PORT_TYPE
RxmWaitRequest_0_i => rxm_wait_request.IN0
RxmRead_0_o <= RxmRead_0_o.DB_MAX_OUTPUT_PORT_TYPE
RxmWrite_1_o <= RxmWrite_1_o.DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[0] <= <GND>
RxmAddress_1_o[1] <= <GND>
RxmAddress_1_o[2] <= <GND>
RxmAddress_1_o[3] <= avl_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[4] <= avl_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[5] <= avl_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[6] <= avl_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[7] <= avl_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[8] <= avl_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[9] <= avl_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[10] <= avl_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[11] <= avl_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[12] <= avl_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[13] <= avl_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[14] <= avl_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[15] <= avl_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[16] <= avl_addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[17] <= avl_addr_reg[17].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[18] <= avl_addr_reg[18].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[19] <= avl_addr_reg[19].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[20] <= avl_addr_reg[20].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[21] <= avl_addr_reg[21].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[22] <= avl_addr_reg[22].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[23] <= avl_addr_reg[23].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[24] <= avl_addr_reg[24].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[25] <= avl_addr_reg[25].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[26] <= avl_addr_reg[26].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[27] <= avl_addr_reg[27].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[28] <= avl_addr_reg[28].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[29] <= avl_addr_reg[29].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[30] <= avl_addr_reg[30].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_1_o[31] <= avl_addr_reg[31].DB_MAX_OUTPUT_PORT_TYPE
RxmWriteData_1_o[0] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[1] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[2] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[3] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[4] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[5] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[6] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[7] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[8] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[9] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[10] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[11] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[12] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[13] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[14] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[15] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[16] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[17] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[18] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[19] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[20] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[21] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[22] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[23] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[24] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[25] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[26] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[27] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[28] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[29] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[30] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[31] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[32] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[33] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[34] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[35] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[36] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[37] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[38] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[39] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[40] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[41] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[42] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[43] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[44] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[45] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[46] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[47] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[48] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[49] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[50] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[51] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[52] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[53] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[54] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[55] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[56] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[57] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[58] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[59] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[60] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[61] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[62] <= scfifo:rx_input_fifo.q
RxmWriteData_1_o[63] <= scfifo:rx_input_fifo.q
RxmByteEnable_1_o[0] <= RxmByteEnable_1_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_1_o[1] <= RxmByteEnable_1_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_1_o[2] <= RxmByteEnable_1_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_1_o[3] <= RxmByteEnable_1_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_1_o[4] <= RxmByteEnable_1_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_1_o[5] <= RxmByteEnable_1_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_1_o[6] <= RxmByteEnable_1_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_1_o[7] <= RxmByteEnable_1_o.DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_1_o[0] <= rx_modlen_reg[1].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_1_o[1] <= rx_modlen_reg[2].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_1_o[2] <= rx_modlen_reg[3].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_1_o[3] <= rx_modlen_reg[4].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_1_o[4] <= rx_modlen_reg[5].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_1_o[5] <= rx_modlen_reg[6].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_1_o[6] <= rx_modlen_reg[7].DB_MAX_OUTPUT_PORT_TYPE
RxmWaitRequest_1_i => rxm_wait_request.IN0
RxmRead_1_o <= RxmRead_1_o.DB_MAX_OUTPUT_PORT_TYPE
RxmWrite_2_o <= RxmWrite_2_o.DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[0] <= <GND>
RxmAddress_2_o[1] <= <GND>
RxmAddress_2_o[2] <= <GND>
RxmAddress_2_o[3] <= avl_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[4] <= avl_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[5] <= avl_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[6] <= avl_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[7] <= avl_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[8] <= avl_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[9] <= avl_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[10] <= avl_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[11] <= avl_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[12] <= avl_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[13] <= avl_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[14] <= avl_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[15] <= avl_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[16] <= avl_addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[17] <= avl_addr_reg[17].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[18] <= avl_addr_reg[18].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[19] <= avl_addr_reg[19].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[20] <= avl_addr_reg[20].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[21] <= avl_addr_reg[21].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[22] <= avl_addr_reg[22].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[23] <= avl_addr_reg[23].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[24] <= avl_addr_reg[24].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[25] <= avl_addr_reg[25].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[26] <= avl_addr_reg[26].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[27] <= avl_addr_reg[27].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[28] <= avl_addr_reg[28].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[29] <= avl_addr_reg[29].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[30] <= avl_addr_reg[30].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_2_o[31] <= avl_addr_reg[31].DB_MAX_OUTPUT_PORT_TYPE
RxmWriteData_2_o[0] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[1] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[2] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[3] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[4] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[5] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[6] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[7] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[8] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[9] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[10] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[11] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[12] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[13] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[14] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[15] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[16] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[17] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[18] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[19] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[20] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[21] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[22] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[23] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[24] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[25] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[26] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[27] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[28] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[29] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[30] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[31] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[32] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[33] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[34] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[35] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[36] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[37] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[38] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[39] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[40] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[41] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[42] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[43] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[44] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[45] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[46] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[47] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[48] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[49] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[50] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[51] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[52] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[53] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[54] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[55] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[56] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[57] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[58] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[59] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[60] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[61] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[62] <= scfifo:rx_input_fifo.q
RxmWriteData_2_o[63] <= scfifo:rx_input_fifo.q
RxmByteEnable_2_o[0] <= RxmByteEnable_2_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_2_o[1] <= RxmByteEnable_2_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_2_o[2] <= RxmByteEnable_2_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_2_o[3] <= RxmByteEnable_2_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_2_o[4] <= RxmByteEnable_2_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_2_o[5] <= RxmByteEnable_2_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_2_o[6] <= RxmByteEnable_2_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_2_o[7] <= RxmByteEnable_2_o.DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_2_o[0] <= rx_modlen_reg[1].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_2_o[1] <= rx_modlen_reg[2].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_2_o[2] <= rx_modlen_reg[3].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_2_o[3] <= rx_modlen_reg[4].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_2_o[4] <= rx_modlen_reg[5].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_2_o[5] <= rx_modlen_reg[6].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_2_o[6] <= rx_modlen_reg[7].DB_MAX_OUTPUT_PORT_TYPE
RxmWaitRequest_2_i => rxm_wait_request.IN0
RxmRead_2_o <= RxmRead_2_o.DB_MAX_OUTPUT_PORT_TYPE
RxmWrite_3_o <= RxmWrite_3_o.DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[0] <= <GND>
RxmAddress_3_o[1] <= <GND>
RxmAddress_3_o[2] <= <GND>
RxmAddress_3_o[3] <= avl_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[4] <= avl_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[5] <= avl_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[6] <= avl_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[7] <= avl_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[8] <= avl_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[9] <= avl_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[10] <= avl_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[11] <= avl_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[12] <= avl_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[13] <= avl_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[14] <= avl_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[15] <= avl_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[16] <= avl_addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[17] <= avl_addr_reg[17].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[18] <= avl_addr_reg[18].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[19] <= avl_addr_reg[19].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[20] <= avl_addr_reg[20].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[21] <= avl_addr_reg[21].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[22] <= avl_addr_reg[22].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[23] <= avl_addr_reg[23].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[24] <= avl_addr_reg[24].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[25] <= avl_addr_reg[25].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[26] <= avl_addr_reg[26].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[27] <= avl_addr_reg[27].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[28] <= avl_addr_reg[28].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[29] <= avl_addr_reg[29].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[30] <= avl_addr_reg[30].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_3_o[31] <= avl_addr_reg[31].DB_MAX_OUTPUT_PORT_TYPE
RxmWriteData_3_o[0] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[1] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[2] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[3] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[4] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[5] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[6] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[7] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[8] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[9] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[10] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[11] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[12] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[13] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[14] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[15] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[16] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[17] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[18] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[19] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[20] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[21] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[22] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[23] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[24] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[25] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[26] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[27] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[28] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[29] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[30] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[31] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[32] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[33] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[34] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[35] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[36] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[37] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[38] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[39] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[40] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[41] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[42] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[43] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[44] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[45] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[46] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[47] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[48] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[49] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[50] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[51] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[52] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[53] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[54] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[55] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[56] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[57] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[58] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[59] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[60] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[61] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[62] <= scfifo:rx_input_fifo.q
RxmWriteData_3_o[63] <= scfifo:rx_input_fifo.q
RxmByteEnable_3_o[0] <= RxmByteEnable_3_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_3_o[1] <= RxmByteEnable_3_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_3_o[2] <= RxmByteEnable_3_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_3_o[3] <= RxmByteEnable_3_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_3_o[4] <= RxmByteEnable_3_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_3_o[5] <= RxmByteEnable_3_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_3_o[6] <= RxmByteEnable_3_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_3_o[7] <= RxmByteEnable_3_o.DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_3_o[0] <= rx_modlen_reg[1].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_3_o[1] <= rx_modlen_reg[2].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_3_o[2] <= rx_modlen_reg[3].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_3_o[3] <= rx_modlen_reg[4].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_3_o[4] <= rx_modlen_reg[5].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_3_o[5] <= rx_modlen_reg[6].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_3_o[6] <= rx_modlen_reg[7].DB_MAX_OUTPUT_PORT_TYPE
RxmWaitRequest_3_i => rxm_wait_request.IN0
RxmRead_3_o <= RxmRead_3_o.DB_MAX_OUTPUT_PORT_TYPE
RxmWrite_4_o <= RxmWrite_4_o.DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[0] <= <GND>
RxmAddress_4_o[1] <= <GND>
RxmAddress_4_o[2] <= <GND>
RxmAddress_4_o[3] <= avl_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[4] <= avl_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[5] <= avl_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[6] <= avl_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[7] <= avl_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[8] <= avl_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[9] <= avl_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[10] <= avl_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[11] <= avl_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[12] <= avl_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[13] <= avl_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[14] <= avl_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[15] <= avl_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[16] <= avl_addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[17] <= avl_addr_reg[17].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[18] <= avl_addr_reg[18].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[19] <= avl_addr_reg[19].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[20] <= avl_addr_reg[20].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[21] <= avl_addr_reg[21].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[22] <= avl_addr_reg[22].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[23] <= avl_addr_reg[23].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[24] <= avl_addr_reg[24].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[25] <= avl_addr_reg[25].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[26] <= avl_addr_reg[26].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[27] <= avl_addr_reg[27].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[28] <= avl_addr_reg[28].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[29] <= avl_addr_reg[29].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[30] <= avl_addr_reg[30].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_4_o[31] <= avl_addr_reg[31].DB_MAX_OUTPUT_PORT_TYPE
RxmWriteData_4_o[0] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[1] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[2] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[3] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[4] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[5] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[6] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[7] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[8] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[9] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[10] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[11] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[12] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[13] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[14] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[15] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[16] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[17] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[18] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[19] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[20] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[21] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[22] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[23] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[24] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[25] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[26] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[27] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[28] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[29] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[30] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[31] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[32] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[33] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[34] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[35] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[36] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[37] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[38] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[39] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[40] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[41] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[42] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[43] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[44] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[45] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[46] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[47] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[48] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[49] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[50] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[51] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[52] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[53] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[54] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[55] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[56] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[57] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[58] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[59] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[60] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[61] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[62] <= scfifo:rx_input_fifo.q
RxmWriteData_4_o[63] <= scfifo:rx_input_fifo.q
RxmByteEnable_4_o[0] <= RxmByteEnable_4_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_4_o[1] <= RxmByteEnable_4_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_4_o[2] <= RxmByteEnable_4_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_4_o[3] <= RxmByteEnable_4_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_4_o[4] <= RxmByteEnable_4_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_4_o[5] <= RxmByteEnable_4_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_4_o[6] <= RxmByteEnable_4_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_4_o[7] <= RxmByteEnable_4_o.DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_4_o[0] <= rx_modlen_reg[1].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_4_o[1] <= rx_modlen_reg[2].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_4_o[2] <= rx_modlen_reg[3].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_4_o[3] <= rx_modlen_reg[4].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_4_o[4] <= rx_modlen_reg[5].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_4_o[5] <= rx_modlen_reg[6].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_4_o[6] <= rx_modlen_reg[7].DB_MAX_OUTPUT_PORT_TYPE
RxmWaitRequest_4_i => rxm_wait_request.IN0
RxmRead_4_o <= RxmRead_4_o.DB_MAX_OUTPUT_PORT_TYPE
RxmWrite_5_o <= RxmWrite_5_o.DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[0] <= <GND>
RxmAddress_5_o[1] <= <GND>
RxmAddress_5_o[2] <= <GND>
RxmAddress_5_o[3] <= avl_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[4] <= avl_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[5] <= avl_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[6] <= avl_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[7] <= avl_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[8] <= avl_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[9] <= avl_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[10] <= avl_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[11] <= avl_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[12] <= avl_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[13] <= avl_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[14] <= avl_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[15] <= avl_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[16] <= avl_addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[17] <= avl_addr_reg[17].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[18] <= avl_addr_reg[18].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[19] <= avl_addr_reg[19].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[20] <= avl_addr_reg[20].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[21] <= avl_addr_reg[21].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[22] <= avl_addr_reg[22].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[23] <= avl_addr_reg[23].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[24] <= avl_addr_reg[24].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[25] <= avl_addr_reg[25].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[26] <= avl_addr_reg[26].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[27] <= avl_addr_reg[27].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[28] <= avl_addr_reg[28].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[29] <= avl_addr_reg[29].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[30] <= avl_addr_reg[30].DB_MAX_OUTPUT_PORT_TYPE
RxmAddress_5_o[31] <= avl_addr_reg[31].DB_MAX_OUTPUT_PORT_TYPE
RxmWriteData_5_o[0] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[1] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[2] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[3] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[4] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[5] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[6] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[7] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[8] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[9] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[10] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[11] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[12] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[13] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[14] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[15] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[16] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[17] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[18] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[19] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[20] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[21] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[22] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[23] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[24] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[25] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[26] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[27] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[28] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[29] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[30] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[31] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[32] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[33] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[34] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[35] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[36] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[37] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[38] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[39] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[40] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[41] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[42] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[43] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[44] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[45] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[46] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[47] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[48] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[49] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[50] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[51] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[52] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[53] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[54] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[55] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[56] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[57] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[58] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[59] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[60] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[61] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[62] <= scfifo:rx_input_fifo.q
RxmWriteData_5_o[63] <= scfifo:rx_input_fifo.q
RxmByteEnable_5_o[0] <= RxmByteEnable_5_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_5_o[1] <= RxmByteEnable_5_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_5_o[2] <= RxmByteEnable_5_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_5_o[3] <= RxmByteEnable_5_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_5_o[4] <= RxmByteEnable_5_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_5_o[5] <= RxmByteEnable_5_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_5_o[6] <= RxmByteEnable_5_o.DB_MAX_OUTPUT_PORT_TYPE
RxmByteEnable_5_o[7] <= RxmByteEnable_5_o.DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_5_o[0] <= rx_modlen_reg[1].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_5_o[1] <= rx_modlen_reg[2].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_5_o[2] <= rx_modlen_reg[3].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_5_o[3] <= rx_modlen_reg[4].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_5_o[4] <= rx_modlen_reg[5].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_5_o[5] <= rx_modlen_reg[6].DB_MAX_OUTPUT_PORT_TYPE
RxmBurstCount_5_o[6] <= rx_modlen_reg[7].DB_MAX_OUTPUT_PORT_TYPE
RxmWaitRequest_5_i => rxm_wait_request.IN0
RxmRead_5_o <= RxmRead_5_o.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[0] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[1] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[2] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[3] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[4] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[5] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[6] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[7] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[8] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[9] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[10] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[11] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[12] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[13] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[14] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[15] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[16] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[17] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[18] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[19] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[20] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[21] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[22] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[23] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[24] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[25] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[26] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[27] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[28] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[29] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[30] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[31] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[32] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[33] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[34] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[35] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[36] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[37] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[38] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[39] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[40] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[41] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[42] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[43] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[44] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[45] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[46] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[47] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[48] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[49] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[50] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[51] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[52] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[53] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[54] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[55] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[56] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[57] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[58] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[59] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[60] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[61] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[62] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[63] <= rx_rpcpl_low_dat.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[64] <= header_reg[64].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[65] <= header_reg[65].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[66] <= header_reg[66].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[67] <= header_reg[67].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[68] <= header_reg[68].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[69] <= header_reg[69].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[70] <= header_reg[70].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[71] <= header_reg[71].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[72] <= header_reg[72].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[73] <= header_reg[73].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[74] <= header_reg[74].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[75] <= header_reg[75].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[76] <= header_reg[76].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[77] <= header_reg[77].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[78] <= header_reg[78].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[79] <= header_reg[79].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[80] <= header_reg[80].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[81] <= header_reg[81].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[82] <= header_reg[82].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[83] <= header_reg[83].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[84] <= header_reg[84].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[85] <= header_reg[85].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[86] <= header_reg[86].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[87] <= header_reg[87].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[88] <= header_reg[88].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[89] <= header_reg[89].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[90] <= header_reg[90].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[91] <= header_reg[91].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[92] <= header_reg[92].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[93] <= header_reg[93].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[94] <= header_reg[94].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[95] <= header_reg[95].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[96] <= header_reg[96].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[97] <= header_reg[97].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[98] <= header_reg[98].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[99] <= header_reg[99].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[100] <= header_reg[100].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[101] <= header_reg[101].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[102] <= header_reg[102].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[103] <= header_reg[103].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[104] <= header_reg[104].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[105] <= header_reg[105].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[106] <= header_reg[106].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[107] <= header_reg[107].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[108] <= header_reg[108].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[109] <= header_reg[109].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[110] <= header_reg[110].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[111] <= header_reg[111].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[112] <= header_reg[112].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[113] <= header_reg[113].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[114] <= header_reg[114].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[115] <= header_reg[115].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[116] <= header_reg[116].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[117] <= header_reg[117].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[118] <= header_reg[118].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[119] <= header_reg[119].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[120] <= header_reg[120].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[121] <= header_reg[121].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[122] <= header_reg[122].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[123] <= header_reg[123].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[124] <= header_reg[124].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[125] <= header_reg[125].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[126] <= header_reg[126].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[127] <= header_reg[127].DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[128] <= rx_rpcpl_sop.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[129] <= rx_rpcpl_eop.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrData_o[130] <= rx_rpcpl_empty.DB_MAX_OUTPUT_PORT_TYPE
RxRpFifoWrReq_o <= RxRpFifoWrReq_o.DB_MAX_OUTPUT_PORT_TYPE
PndngRdFifoUsedW_i[0] => LessThan1.IN8
PndngRdFifoUsedW_i[1] => LessThan1.IN7
PndngRdFifoUsedW_i[2] => LessThan1.IN6
PndngRdFifoUsedW_i[3] => LessThan1.IN5
PndngRdFifoEmpty_i => ~NO_FANOUT~
PndgRdFifoWrReq_o <= rx_state[6].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[0] <= header_reg[40].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[1] <= header_reg[41].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[2] <= header_reg[42].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[3] <= header_reg[43].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[4] <= header_reg[44].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[5] <= header_reg[45].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[6] <= header_reg[46].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[7] <= header_reg[47].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[8] <= rx_addr[0].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[9] <= rx_addr[1].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[10] <= rx_addr[2].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[11] <= rx_addr[3].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[12] <= rx_addr[4].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[13] <= rx_addr[5].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[14] <= rx_addr[6].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[15] <= is_flush.DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[16] <= header_reg[48].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[17] <= header_reg[49].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[18] <= header_reg[50].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[19] <= header_reg[51].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[20] <= header_reg[52].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[21] <= header_reg[53].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[22] <= header_reg[54].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[23] <= header_reg[55].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[24] <= header_reg[56].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[25] <= header_reg[57].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[26] <= header_reg[58].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[27] <= header_reg[59].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[28] <= header_reg[60].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[29] <= header_reg[61].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[30] <= header_reg[62].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[31] <= header_reg[63].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[32] <= rx_dwlen_reg[0].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[33] <= rx_dwlen_reg[1].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[34] <= rx_dwlen_reg[2].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[35] <= rx_dwlen_reg[3].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[36] <= rx_dwlen_reg[4].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[37] <= rx_dwlen_reg[5].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[38] <= rx_dwlen_reg[6].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[39] <= rx_dwlen_reg[7].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[40] <= rx_dwlen_reg[8].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[41] <= rx_dwlen_reg[9].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[42] <= rx_dwlen_reg[10].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[43] <= header_reg[32].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[44] <= header_reg[33].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[45] <= header_reg[34].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[46] <= header_reg[35].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[47] <= header_reg[12].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[48] <= header_reg[13].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[49] <= header_reg[20].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[50] <= header_reg[21].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[51] <= header_reg[22].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[52] <= header_reg[36].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[53] <= header_reg[37].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[54] <= header_reg[38].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[55] <= header_reg[39].DB_MAX_OUTPUT_PORT_TYPE
PndgRdHeader_o[56] <= is_uns_rd_size.DB_MAX_OUTPUT_PORT_TYPE
RxRdInProgress_i => ~NO_FANOUT~
CplRamWrAddr_o[0] <= cpl_add_cntr[0].DB_MAX_OUTPUT_PORT_TYPE
CplRamWrAddr_o[1] <= cpl_add_cntr[1].DB_MAX_OUTPUT_PORT_TYPE
CplRamWrAddr_o[2] <= cpl_add_cntr[2].DB_MAX_OUTPUT_PORT_TYPE
CplRamWrAddr_o[3] <= cpl_add_cntr[3].DB_MAX_OUTPUT_PORT_TYPE
CplRamWrAddr_o[4] <= cpl_add_cntr[4].DB_MAX_OUTPUT_PORT_TYPE
CplRamWrAddr_o[5] <= cpl_add_cntr[5].DB_MAX_OUTPUT_PORT_TYPE
CplRamWrAddr_o[6] <= cpl_tag_reg[0].DB_MAX_OUTPUT_PORT_TYPE
CplRamWrAddr_o[7] <= cpl_tag_reg[1].DB_MAX_OUTPUT_PORT_TYPE
CplRamWrAddr_o[8] <= cpl_tag_reg[2].DB_MAX_OUTPUT_PORT_TYPE
CplRamWrDat_o[0] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[1] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[2] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[3] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[4] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[5] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[6] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[7] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[8] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[9] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[10] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[11] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[12] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[13] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[14] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[15] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[16] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[17] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[18] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[19] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[20] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[21] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[22] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[23] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[24] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[25] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[26] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[27] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[28] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[29] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[30] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[31] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[32] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[33] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[34] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[35] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[36] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[37] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[38] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[39] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[40] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[41] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[42] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[43] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[44] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[45] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[46] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[47] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[48] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[49] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[50] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[51] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[52] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[53] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[54] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[55] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[56] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[57] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[58] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[59] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[60] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[61] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[62] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[63] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[64] <= scfifo:rx_input_fifo.q
CplRamWrDat_o[65] <= CplRamWrDat_o.DB_MAX_OUTPUT_PORT_TYPE
CplRamWrEna_o <= rx_state[11].DB_MAX_OUTPUT_PORT_TYPE
CplReq_o <= CplReq_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
CplDesc_o[0] <= CplDesc_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CplDesc_o[1] <= CplDesc_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CplDesc_o[2] <= CplDesc_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CplDesc_o[3] <= CplDesc_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CplDesc_o[4] <= CplDesc_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxCpl_i => always1.IN1
TxCpl_i => always1.IN1
TxCpl_i => always1.IN1
TxCplLen_i[0] => Add1.IN11
TxCplLen_i[1] => Add1.IN10
TxCplLen_i[2] => Add1.IN9
TxCplLen_i[3] => Add1.IN8
TxCplLen_i[4] => Add1.IN7
TxCplLen_i[5] => Add1.IN6
TxCplLen_i[6] => Add1.IN5
TxCplLen_i[7] => Add1.IN4
TxCplLen_i[8] => Add1.IN3
TxCplLen_i[9] => Add1.IN2
DevCsr_i[0] => ~NO_FANOUT~
DevCsr_i[1] => ~NO_FANOUT~
DevCsr_i[2] => ~NO_FANOUT~
DevCsr_i[3] => ~NO_FANOUT~
DevCsr_i[4] => ~NO_FANOUT~
DevCsr_i[5] => ~NO_FANOUT~
DevCsr_i[6] => ~NO_FANOUT~
DevCsr_i[7] => ~NO_FANOUT~
DevCsr_i[8] => ~NO_FANOUT~
DevCsr_i[9] => ~NO_FANOUT~
DevCsr_i[10] => ~NO_FANOUT~
DevCsr_i[11] => ~NO_FANOUT~
DevCsr_i[12] => ~NO_FANOUT~
DevCsr_i[13] => ~NO_FANOUT~
DevCsr_i[14] => ~NO_FANOUT~
DevCsr_i[15] => ~NO_FANOUT~
DevCsr_i[16] => ~NO_FANOUT~
DevCsr_i[17] => ~NO_FANOUT~
DevCsr_i[18] => ~NO_FANOUT~
DevCsr_i[19] => ~NO_FANOUT~
DevCsr_i[20] => ~NO_FANOUT~
DevCsr_i[21] => ~NO_FANOUT~
DevCsr_i[22] => ~NO_FANOUT~
DevCsr_i[23] => ~NO_FANOUT~
DevCsr_i[24] => ~NO_FANOUT~
DevCsr_i[25] => ~NO_FANOUT~
DevCsr_i[26] => ~NO_FANOUT~
DevCsr_i[27] => ~NO_FANOUT~
DevCsr_i[28] => ~NO_FANOUT~
DevCsr_i[29] => ~NO_FANOUT~
DevCsr_i[30] => ~NO_FANOUT~
DevCsr_i[31] => ~NO_FANOUT~
cb_p2a_avalon_addr_b0_i[0] => cb_p2a_avalon_addr_b0_i[0].IN1
cb_p2a_avalon_addr_b0_i[1] => cb_p2a_avalon_addr_b0_i[1].IN1
cb_p2a_avalon_addr_b0_i[2] => cb_p2a_avalon_addr_b0_i[2].IN1
cb_p2a_avalon_addr_b0_i[3] => cb_p2a_avalon_addr_b0_i[3].IN1
cb_p2a_avalon_addr_b0_i[4] => cb_p2a_avalon_addr_b0_i[4].IN1
cb_p2a_avalon_addr_b0_i[5] => cb_p2a_avalon_addr_b0_i[5].IN1
cb_p2a_avalon_addr_b0_i[6] => cb_p2a_avalon_addr_b0_i[6].IN1
cb_p2a_avalon_addr_b0_i[7] => cb_p2a_avalon_addr_b0_i[7].IN1
cb_p2a_avalon_addr_b0_i[8] => cb_p2a_avalon_addr_b0_i[8].IN1
cb_p2a_avalon_addr_b0_i[9] => cb_p2a_avalon_addr_b0_i[9].IN1
cb_p2a_avalon_addr_b0_i[10] => cb_p2a_avalon_addr_b0_i[10].IN1
cb_p2a_avalon_addr_b0_i[11] => cb_p2a_avalon_addr_b0_i[11].IN1
cb_p2a_avalon_addr_b0_i[12] => cb_p2a_avalon_addr_b0_i[12].IN1
cb_p2a_avalon_addr_b0_i[13] => cb_p2a_avalon_addr_b0_i[13].IN1
cb_p2a_avalon_addr_b0_i[14] => cb_p2a_avalon_addr_b0_i[14].IN1
cb_p2a_avalon_addr_b0_i[15] => cb_p2a_avalon_addr_b0_i[15].IN1
cb_p2a_avalon_addr_b0_i[16] => cb_p2a_avalon_addr_b0_i[16].IN1
cb_p2a_avalon_addr_b0_i[17] => cb_p2a_avalon_addr_b0_i[17].IN1
cb_p2a_avalon_addr_b0_i[18] => cb_p2a_avalon_addr_b0_i[18].IN1
cb_p2a_avalon_addr_b0_i[19] => cb_p2a_avalon_addr_b0_i[19].IN1
cb_p2a_avalon_addr_b0_i[20] => cb_p2a_avalon_addr_b0_i[20].IN1
cb_p2a_avalon_addr_b0_i[21] => cb_p2a_avalon_addr_b0_i[21].IN1
cb_p2a_avalon_addr_b0_i[22] => cb_p2a_avalon_addr_b0_i[22].IN1
cb_p2a_avalon_addr_b0_i[23] => cb_p2a_avalon_addr_b0_i[23].IN1
cb_p2a_avalon_addr_b0_i[24] => cb_p2a_avalon_addr_b0_i[24].IN1
cb_p2a_avalon_addr_b0_i[25] => cb_p2a_avalon_addr_b0_i[25].IN1
cb_p2a_avalon_addr_b0_i[26] => cb_p2a_avalon_addr_b0_i[26].IN1
cb_p2a_avalon_addr_b0_i[27] => cb_p2a_avalon_addr_b0_i[27].IN1
cb_p2a_avalon_addr_b0_i[28] => cb_p2a_avalon_addr_b0_i[28].IN1
cb_p2a_avalon_addr_b0_i[29] => cb_p2a_avalon_addr_b0_i[29].IN1
cb_p2a_avalon_addr_b0_i[30] => cb_p2a_avalon_addr_b0_i[30].IN1
cb_p2a_avalon_addr_b0_i[31] => cb_p2a_avalon_addr_b0_i[31].IN1
cb_p2a_avalon_addr_b1_i[0] => cb_p2a_avalon_addr_b1_i[0].IN1
cb_p2a_avalon_addr_b1_i[1] => cb_p2a_avalon_addr_b1_i[1].IN1
cb_p2a_avalon_addr_b1_i[2] => cb_p2a_avalon_addr_b1_i[2].IN1
cb_p2a_avalon_addr_b1_i[3] => cb_p2a_avalon_addr_b1_i[3].IN1
cb_p2a_avalon_addr_b1_i[4] => cb_p2a_avalon_addr_b1_i[4].IN1
cb_p2a_avalon_addr_b1_i[5] => cb_p2a_avalon_addr_b1_i[5].IN1
cb_p2a_avalon_addr_b1_i[6] => cb_p2a_avalon_addr_b1_i[6].IN1
cb_p2a_avalon_addr_b1_i[7] => cb_p2a_avalon_addr_b1_i[7].IN1
cb_p2a_avalon_addr_b1_i[8] => cb_p2a_avalon_addr_b1_i[8].IN1
cb_p2a_avalon_addr_b1_i[9] => cb_p2a_avalon_addr_b1_i[9].IN1
cb_p2a_avalon_addr_b1_i[10] => cb_p2a_avalon_addr_b1_i[10].IN1
cb_p2a_avalon_addr_b1_i[11] => cb_p2a_avalon_addr_b1_i[11].IN1
cb_p2a_avalon_addr_b1_i[12] => cb_p2a_avalon_addr_b1_i[12].IN1
cb_p2a_avalon_addr_b1_i[13] => cb_p2a_avalon_addr_b1_i[13].IN1
cb_p2a_avalon_addr_b1_i[14] => cb_p2a_avalon_addr_b1_i[14].IN1
cb_p2a_avalon_addr_b1_i[15] => cb_p2a_avalon_addr_b1_i[15].IN1
cb_p2a_avalon_addr_b1_i[16] => cb_p2a_avalon_addr_b1_i[16].IN1
cb_p2a_avalon_addr_b1_i[17] => cb_p2a_avalon_addr_b1_i[17].IN1
cb_p2a_avalon_addr_b1_i[18] => cb_p2a_avalon_addr_b1_i[18].IN1
cb_p2a_avalon_addr_b1_i[19] => cb_p2a_avalon_addr_b1_i[19].IN1
cb_p2a_avalon_addr_b1_i[20] => cb_p2a_avalon_addr_b1_i[20].IN1
cb_p2a_avalon_addr_b1_i[21] => cb_p2a_avalon_addr_b1_i[21].IN1
cb_p2a_avalon_addr_b1_i[22] => cb_p2a_avalon_addr_b1_i[22].IN1
cb_p2a_avalon_addr_b1_i[23] => cb_p2a_avalon_addr_b1_i[23].IN1
cb_p2a_avalon_addr_b1_i[24] => cb_p2a_avalon_addr_b1_i[24].IN1
cb_p2a_avalon_addr_b1_i[25] => cb_p2a_avalon_addr_b1_i[25].IN1
cb_p2a_avalon_addr_b1_i[26] => cb_p2a_avalon_addr_b1_i[26].IN1
cb_p2a_avalon_addr_b1_i[27] => cb_p2a_avalon_addr_b1_i[27].IN1
cb_p2a_avalon_addr_b1_i[28] => cb_p2a_avalon_addr_b1_i[28].IN1
cb_p2a_avalon_addr_b1_i[29] => cb_p2a_avalon_addr_b1_i[29].IN1
cb_p2a_avalon_addr_b1_i[30] => cb_p2a_avalon_addr_b1_i[30].IN1
cb_p2a_avalon_addr_b1_i[31] => cb_p2a_avalon_addr_b1_i[31].IN1
cb_p2a_avalon_addr_b2_i[0] => cb_p2a_avalon_addr_b2_i[0].IN1
cb_p2a_avalon_addr_b2_i[1] => cb_p2a_avalon_addr_b2_i[1].IN1
cb_p2a_avalon_addr_b2_i[2] => cb_p2a_avalon_addr_b2_i[2].IN1
cb_p2a_avalon_addr_b2_i[3] => cb_p2a_avalon_addr_b2_i[3].IN1
cb_p2a_avalon_addr_b2_i[4] => cb_p2a_avalon_addr_b2_i[4].IN1
cb_p2a_avalon_addr_b2_i[5] => cb_p2a_avalon_addr_b2_i[5].IN1
cb_p2a_avalon_addr_b2_i[6] => cb_p2a_avalon_addr_b2_i[6].IN1
cb_p2a_avalon_addr_b2_i[7] => cb_p2a_avalon_addr_b2_i[7].IN1
cb_p2a_avalon_addr_b2_i[8] => cb_p2a_avalon_addr_b2_i[8].IN1
cb_p2a_avalon_addr_b2_i[9] => cb_p2a_avalon_addr_b2_i[9].IN1
cb_p2a_avalon_addr_b2_i[10] => cb_p2a_avalon_addr_b2_i[10].IN1
cb_p2a_avalon_addr_b2_i[11] => cb_p2a_avalon_addr_b2_i[11].IN1
cb_p2a_avalon_addr_b2_i[12] => cb_p2a_avalon_addr_b2_i[12].IN1
cb_p2a_avalon_addr_b2_i[13] => cb_p2a_avalon_addr_b2_i[13].IN1
cb_p2a_avalon_addr_b2_i[14] => cb_p2a_avalon_addr_b2_i[14].IN1
cb_p2a_avalon_addr_b2_i[15] => cb_p2a_avalon_addr_b2_i[15].IN1
cb_p2a_avalon_addr_b2_i[16] => cb_p2a_avalon_addr_b2_i[16].IN1
cb_p2a_avalon_addr_b2_i[17] => cb_p2a_avalon_addr_b2_i[17].IN1
cb_p2a_avalon_addr_b2_i[18] => cb_p2a_avalon_addr_b2_i[18].IN1
cb_p2a_avalon_addr_b2_i[19] => cb_p2a_avalon_addr_b2_i[19].IN1
cb_p2a_avalon_addr_b2_i[20] => cb_p2a_avalon_addr_b2_i[20].IN1
cb_p2a_avalon_addr_b2_i[21] => cb_p2a_avalon_addr_b2_i[21].IN1
cb_p2a_avalon_addr_b2_i[22] => cb_p2a_avalon_addr_b2_i[22].IN1
cb_p2a_avalon_addr_b2_i[23] => cb_p2a_avalon_addr_b2_i[23].IN1
cb_p2a_avalon_addr_b2_i[24] => cb_p2a_avalon_addr_b2_i[24].IN1
cb_p2a_avalon_addr_b2_i[25] => cb_p2a_avalon_addr_b2_i[25].IN1
cb_p2a_avalon_addr_b2_i[26] => cb_p2a_avalon_addr_b2_i[26].IN1
cb_p2a_avalon_addr_b2_i[27] => cb_p2a_avalon_addr_b2_i[27].IN1
cb_p2a_avalon_addr_b2_i[28] => cb_p2a_avalon_addr_b2_i[28].IN1
cb_p2a_avalon_addr_b2_i[29] => cb_p2a_avalon_addr_b2_i[29].IN1
cb_p2a_avalon_addr_b2_i[30] => cb_p2a_avalon_addr_b2_i[30].IN1
cb_p2a_avalon_addr_b2_i[31] => cb_p2a_avalon_addr_b2_i[31].IN1
cb_p2a_avalon_addr_b3_i[0] => cb_p2a_avalon_addr_b3_i[0].IN1
cb_p2a_avalon_addr_b3_i[1] => cb_p2a_avalon_addr_b3_i[1].IN1
cb_p2a_avalon_addr_b3_i[2] => cb_p2a_avalon_addr_b3_i[2].IN1
cb_p2a_avalon_addr_b3_i[3] => cb_p2a_avalon_addr_b3_i[3].IN1
cb_p2a_avalon_addr_b3_i[4] => cb_p2a_avalon_addr_b3_i[4].IN1
cb_p2a_avalon_addr_b3_i[5] => cb_p2a_avalon_addr_b3_i[5].IN1
cb_p2a_avalon_addr_b3_i[6] => cb_p2a_avalon_addr_b3_i[6].IN1
cb_p2a_avalon_addr_b3_i[7] => cb_p2a_avalon_addr_b3_i[7].IN1
cb_p2a_avalon_addr_b3_i[8] => cb_p2a_avalon_addr_b3_i[8].IN1
cb_p2a_avalon_addr_b3_i[9] => cb_p2a_avalon_addr_b3_i[9].IN1
cb_p2a_avalon_addr_b3_i[10] => cb_p2a_avalon_addr_b3_i[10].IN1
cb_p2a_avalon_addr_b3_i[11] => cb_p2a_avalon_addr_b3_i[11].IN1
cb_p2a_avalon_addr_b3_i[12] => cb_p2a_avalon_addr_b3_i[12].IN1
cb_p2a_avalon_addr_b3_i[13] => cb_p2a_avalon_addr_b3_i[13].IN1
cb_p2a_avalon_addr_b3_i[14] => cb_p2a_avalon_addr_b3_i[14].IN1
cb_p2a_avalon_addr_b3_i[15] => cb_p2a_avalon_addr_b3_i[15].IN1
cb_p2a_avalon_addr_b3_i[16] => cb_p2a_avalon_addr_b3_i[16].IN1
cb_p2a_avalon_addr_b3_i[17] => cb_p2a_avalon_addr_b3_i[17].IN1
cb_p2a_avalon_addr_b3_i[18] => cb_p2a_avalon_addr_b3_i[18].IN1
cb_p2a_avalon_addr_b3_i[19] => cb_p2a_avalon_addr_b3_i[19].IN1
cb_p2a_avalon_addr_b3_i[20] => cb_p2a_avalon_addr_b3_i[20].IN1
cb_p2a_avalon_addr_b3_i[21] => cb_p2a_avalon_addr_b3_i[21].IN1
cb_p2a_avalon_addr_b3_i[22] => cb_p2a_avalon_addr_b3_i[22].IN1
cb_p2a_avalon_addr_b3_i[23] => cb_p2a_avalon_addr_b3_i[23].IN1
cb_p2a_avalon_addr_b3_i[24] => cb_p2a_avalon_addr_b3_i[24].IN1
cb_p2a_avalon_addr_b3_i[25] => cb_p2a_avalon_addr_b3_i[25].IN1
cb_p2a_avalon_addr_b3_i[26] => cb_p2a_avalon_addr_b3_i[26].IN1
cb_p2a_avalon_addr_b3_i[27] => cb_p2a_avalon_addr_b3_i[27].IN1
cb_p2a_avalon_addr_b3_i[28] => cb_p2a_avalon_addr_b3_i[28].IN1
cb_p2a_avalon_addr_b3_i[29] => cb_p2a_avalon_addr_b3_i[29].IN1
cb_p2a_avalon_addr_b3_i[30] => cb_p2a_avalon_addr_b3_i[30].IN1
cb_p2a_avalon_addr_b3_i[31] => cb_p2a_avalon_addr_b3_i[31].IN1
cb_p2a_avalon_addr_b4_i[0] => cb_p2a_avalon_addr_b4_i[0].IN1
cb_p2a_avalon_addr_b4_i[1] => cb_p2a_avalon_addr_b4_i[1].IN1
cb_p2a_avalon_addr_b4_i[2] => cb_p2a_avalon_addr_b4_i[2].IN1
cb_p2a_avalon_addr_b4_i[3] => cb_p2a_avalon_addr_b4_i[3].IN1
cb_p2a_avalon_addr_b4_i[4] => cb_p2a_avalon_addr_b4_i[4].IN1
cb_p2a_avalon_addr_b4_i[5] => cb_p2a_avalon_addr_b4_i[5].IN1
cb_p2a_avalon_addr_b4_i[6] => cb_p2a_avalon_addr_b4_i[6].IN1
cb_p2a_avalon_addr_b4_i[7] => cb_p2a_avalon_addr_b4_i[7].IN1
cb_p2a_avalon_addr_b4_i[8] => cb_p2a_avalon_addr_b4_i[8].IN1
cb_p2a_avalon_addr_b4_i[9] => cb_p2a_avalon_addr_b4_i[9].IN1
cb_p2a_avalon_addr_b4_i[10] => cb_p2a_avalon_addr_b4_i[10].IN1
cb_p2a_avalon_addr_b4_i[11] => cb_p2a_avalon_addr_b4_i[11].IN1
cb_p2a_avalon_addr_b4_i[12] => cb_p2a_avalon_addr_b4_i[12].IN1
cb_p2a_avalon_addr_b4_i[13] => cb_p2a_avalon_addr_b4_i[13].IN1
cb_p2a_avalon_addr_b4_i[14] => cb_p2a_avalon_addr_b4_i[14].IN1
cb_p2a_avalon_addr_b4_i[15] => cb_p2a_avalon_addr_b4_i[15].IN1
cb_p2a_avalon_addr_b4_i[16] => cb_p2a_avalon_addr_b4_i[16].IN1
cb_p2a_avalon_addr_b4_i[17] => cb_p2a_avalon_addr_b4_i[17].IN1
cb_p2a_avalon_addr_b4_i[18] => cb_p2a_avalon_addr_b4_i[18].IN1
cb_p2a_avalon_addr_b4_i[19] => cb_p2a_avalon_addr_b4_i[19].IN1
cb_p2a_avalon_addr_b4_i[20] => cb_p2a_avalon_addr_b4_i[20].IN1
cb_p2a_avalon_addr_b4_i[21] => cb_p2a_avalon_addr_b4_i[21].IN1
cb_p2a_avalon_addr_b4_i[22] => cb_p2a_avalon_addr_b4_i[22].IN1
cb_p2a_avalon_addr_b4_i[23] => cb_p2a_avalon_addr_b4_i[23].IN1
cb_p2a_avalon_addr_b4_i[24] => cb_p2a_avalon_addr_b4_i[24].IN1
cb_p2a_avalon_addr_b4_i[25] => cb_p2a_avalon_addr_b4_i[25].IN1
cb_p2a_avalon_addr_b4_i[26] => cb_p2a_avalon_addr_b4_i[26].IN1
cb_p2a_avalon_addr_b4_i[27] => cb_p2a_avalon_addr_b4_i[27].IN1
cb_p2a_avalon_addr_b4_i[28] => cb_p2a_avalon_addr_b4_i[28].IN1
cb_p2a_avalon_addr_b4_i[29] => cb_p2a_avalon_addr_b4_i[29].IN1
cb_p2a_avalon_addr_b4_i[30] => cb_p2a_avalon_addr_b4_i[30].IN1
cb_p2a_avalon_addr_b4_i[31] => cb_p2a_avalon_addr_b4_i[31].IN1
cb_p2a_avalon_addr_b5_i[0] => cb_p2a_avalon_addr_b5_i[0].IN1
cb_p2a_avalon_addr_b5_i[1] => cb_p2a_avalon_addr_b5_i[1].IN1
cb_p2a_avalon_addr_b5_i[2] => cb_p2a_avalon_addr_b5_i[2].IN1
cb_p2a_avalon_addr_b5_i[3] => cb_p2a_avalon_addr_b5_i[3].IN1
cb_p2a_avalon_addr_b5_i[4] => cb_p2a_avalon_addr_b5_i[4].IN1
cb_p2a_avalon_addr_b5_i[5] => cb_p2a_avalon_addr_b5_i[5].IN1
cb_p2a_avalon_addr_b5_i[6] => cb_p2a_avalon_addr_b5_i[6].IN1
cb_p2a_avalon_addr_b5_i[7] => cb_p2a_avalon_addr_b5_i[7].IN1
cb_p2a_avalon_addr_b5_i[8] => cb_p2a_avalon_addr_b5_i[8].IN1
cb_p2a_avalon_addr_b5_i[9] => cb_p2a_avalon_addr_b5_i[9].IN1
cb_p2a_avalon_addr_b5_i[10] => cb_p2a_avalon_addr_b5_i[10].IN1
cb_p2a_avalon_addr_b5_i[11] => cb_p2a_avalon_addr_b5_i[11].IN1
cb_p2a_avalon_addr_b5_i[12] => cb_p2a_avalon_addr_b5_i[12].IN1
cb_p2a_avalon_addr_b5_i[13] => cb_p2a_avalon_addr_b5_i[13].IN1
cb_p2a_avalon_addr_b5_i[14] => cb_p2a_avalon_addr_b5_i[14].IN1
cb_p2a_avalon_addr_b5_i[15] => cb_p2a_avalon_addr_b5_i[15].IN1
cb_p2a_avalon_addr_b5_i[16] => cb_p2a_avalon_addr_b5_i[16].IN1
cb_p2a_avalon_addr_b5_i[17] => cb_p2a_avalon_addr_b5_i[17].IN1
cb_p2a_avalon_addr_b5_i[18] => cb_p2a_avalon_addr_b5_i[18].IN1
cb_p2a_avalon_addr_b5_i[19] => cb_p2a_avalon_addr_b5_i[19].IN1
cb_p2a_avalon_addr_b5_i[20] => cb_p2a_avalon_addr_b5_i[20].IN1
cb_p2a_avalon_addr_b5_i[21] => cb_p2a_avalon_addr_b5_i[21].IN1
cb_p2a_avalon_addr_b5_i[22] => cb_p2a_avalon_addr_b5_i[22].IN1
cb_p2a_avalon_addr_b5_i[23] => cb_p2a_avalon_addr_b5_i[23].IN1
cb_p2a_avalon_addr_b5_i[24] => cb_p2a_avalon_addr_b5_i[24].IN1
cb_p2a_avalon_addr_b5_i[25] => cb_p2a_avalon_addr_b5_i[25].IN1
cb_p2a_avalon_addr_b5_i[26] => cb_p2a_avalon_addr_b5_i[26].IN1
cb_p2a_avalon_addr_b5_i[27] => cb_p2a_avalon_addr_b5_i[27].IN1
cb_p2a_avalon_addr_b5_i[28] => cb_p2a_avalon_addr_b5_i[28].IN1
cb_p2a_avalon_addr_b5_i[29] => cb_p2a_avalon_addr_b5_i[29].IN1
cb_p2a_avalon_addr_b5_i[30] => cb_p2a_avalon_addr_b5_i[30].IN1
cb_p2a_avalon_addr_b5_i[31] => cb_p2a_avalon_addr_b5_i[31].IN1
cb_p2a_avalon_addr_b6_i[0] => cb_p2a_avalon_addr_b6_i[0].IN1
cb_p2a_avalon_addr_b6_i[1] => cb_p2a_avalon_addr_b6_i[1].IN1
cb_p2a_avalon_addr_b6_i[2] => cb_p2a_avalon_addr_b6_i[2].IN1
cb_p2a_avalon_addr_b6_i[3] => cb_p2a_avalon_addr_b6_i[3].IN1
cb_p2a_avalon_addr_b6_i[4] => cb_p2a_avalon_addr_b6_i[4].IN1
cb_p2a_avalon_addr_b6_i[5] => cb_p2a_avalon_addr_b6_i[5].IN1
cb_p2a_avalon_addr_b6_i[6] => cb_p2a_avalon_addr_b6_i[6].IN1
cb_p2a_avalon_addr_b6_i[7] => cb_p2a_avalon_addr_b6_i[7].IN1
cb_p2a_avalon_addr_b6_i[8] => cb_p2a_avalon_addr_b6_i[8].IN1
cb_p2a_avalon_addr_b6_i[9] => cb_p2a_avalon_addr_b6_i[9].IN1
cb_p2a_avalon_addr_b6_i[10] => cb_p2a_avalon_addr_b6_i[10].IN1
cb_p2a_avalon_addr_b6_i[11] => cb_p2a_avalon_addr_b6_i[11].IN1
cb_p2a_avalon_addr_b6_i[12] => cb_p2a_avalon_addr_b6_i[12].IN1
cb_p2a_avalon_addr_b6_i[13] => cb_p2a_avalon_addr_b6_i[13].IN1
cb_p2a_avalon_addr_b6_i[14] => cb_p2a_avalon_addr_b6_i[14].IN1
cb_p2a_avalon_addr_b6_i[15] => cb_p2a_avalon_addr_b6_i[15].IN1
cb_p2a_avalon_addr_b6_i[16] => cb_p2a_avalon_addr_b6_i[16].IN1
cb_p2a_avalon_addr_b6_i[17] => cb_p2a_avalon_addr_b6_i[17].IN1
cb_p2a_avalon_addr_b6_i[18] => cb_p2a_avalon_addr_b6_i[18].IN1
cb_p2a_avalon_addr_b6_i[19] => cb_p2a_avalon_addr_b6_i[19].IN1
cb_p2a_avalon_addr_b6_i[20] => cb_p2a_avalon_addr_b6_i[20].IN1
cb_p2a_avalon_addr_b6_i[21] => cb_p2a_avalon_addr_b6_i[21].IN1
cb_p2a_avalon_addr_b6_i[22] => cb_p2a_avalon_addr_b6_i[22].IN1
cb_p2a_avalon_addr_b6_i[23] => cb_p2a_avalon_addr_b6_i[23].IN1
cb_p2a_avalon_addr_b6_i[24] => cb_p2a_avalon_addr_b6_i[24].IN1
cb_p2a_avalon_addr_b6_i[25] => cb_p2a_avalon_addr_b6_i[25].IN1
cb_p2a_avalon_addr_b6_i[26] => cb_p2a_avalon_addr_b6_i[26].IN1
cb_p2a_avalon_addr_b6_i[27] => cb_p2a_avalon_addr_b6_i[27].IN1
cb_p2a_avalon_addr_b6_i[28] => cb_p2a_avalon_addr_b6_i[28].IN1
cb_p2a_avalon_addr_b6_i[29] => cb_p2a_avalon_addr_b6_i[29].IN1
cb_p2a_avalon_addr_b6_i[30] => cb_p2a_avalon_addr_b6_i[30].IN1
cb_p2a_avalon_addr_b6_i[31] => cb_p2a_avalon_addr_b6_i[31].IN1
k_bar_i[0] => k_bar_i[0].IN1
k_bar_i[1] => k_bar_i[1].IN1
k_bar_i[2] => k_bar_i[2].IN1
k_bar_i[3] => k_bar_i[3].IN1
k_bar_i[4] => k_bar_i[4].IN1
k_bar_i[5] => k_bar_i[5].IN1
k_bar_i[6] => k_bar_i[6].IN1
k_bar_i[7] => k_bar_i[7].IN1
k_bar_i[8] => k_bar_i[8].IN1
k_bar_i[9] => k_bar_i[9].IN1
k_bar_i[10] => k_bar_i[10].IN1
k_bar_i[11] => k_bar_i[11].IN1
k_bar_i[12] => k_bar_i[12].IN1
k_bar_i[13] => k_bar_i[13].IN1
k_bar_i[14] => k_bar_i[14].IN1
k_bar_i[15] => k_bar_i[15].IN1
k_bar_i[16] => k_bar_i[16].IN1
k_bar_i[17] => k_bar_i[17].IN1
k_bar_i[18] => k_bar_i[18].IN1
k_bar_i[19] => k_bar_i[19].IN1
k_bar_i[20] => k_bar_i[20].IN1
k_bar_i[21] => k_bar_i[21].IN1
k_bar_i[22] => k_bar_i[22].IN1
k_bar_i[23] => k_bar_i[23].IN1
k_bar_i[24] => k_bar_i[24].IN1
k_bar_i[25] => k_bar_i[25].IN1
k_bar_i[26] => k_bar_i[26].IN1
k_bar_i[27] => k_bar_i[27].IN1
k_bar_i[28] => k_bar_i[28].IN1
k_bar_i[29] => k_bar_i[29].IN1
k_bar_i[30] => k_bar_i[30].IN1
k_bar_i[31] => k_bar_i[31].IN1
k_bar_i[32] => k_bar_i[32].IN1
k_bar_i[33] => k_bar_i[33].IN1
k_bar_i[34] => k_bar_i[34].IN1
k_bar_i[35] => k_bar_i[35].IN1
k_bar_i[36] => k_bar_i[36].IN1
k_bar_i[37] => k_bar_i[37].IN1
k_bar_i[38] => k_bar_i[38].IN1
k_bar_i[39] => k_bar_i[39].IN1
k_bar_i[40] => k_bar_i[40].IN1
k_bar_i[41] => k_bar_i[41].IN1
k_bar_i[42] => k_bar_i[42].IN1
k_bar_i[43] => k_bar_i[43].IN1
k_bar_i[44] => k_bar_i[44].IN1
k_bar_i[45] => k_bar_i[45].IN1
k_bar_i[46] => k_bar_i[46].IN1
k_bar_i[47] => k_bar_i[47].IN1
k_bar_i[48] => k_bar_i[48].IN1
k_bar_i[49] => k_bar_i[49].IN1
k_bar_i[50] => k_bar_i[50].IN1
k_bar_i[51] => k_bar_i[51].IN1
k_bar_i[52] => k_bar_i[52].IN1
k_bar_i[53] => k_bar_i[53].IN1
k_bar_i[54] => k_bar_i[54].IN1
k_bar_i[55] => k_bar_i[55].IN1
k_bar_i[56] => k_bar_i[56].IN1
k_bar_i[57] => k_bar_i[57].IN1
k_bar_i[58] => k_bar_i[58].IN1
k_bar_i[59] => k_bar_i[59].IN1
k_bar_i[60] => k_bar_i[60].IN1
k_bar_i[61] => k_bar_i[61].IN1
k_bar_i[62] => k_bar_i[62].IN1
k_bar_i[63] => k_bar_i[63].IN1
k_bar_i[64] => k_bar_i[64].IN1
k_bar_i[65] => k_bar_i[65].IN1
k_bar_i[66] => k_bar_i[66].IN1
k_bar_i[67] => k_bar_i[67].IN1
k_bar_i[68] => k_bar_i[68].IN1
k_bar_i[69] => k_bar_i[69].IN1
k_bar_i[70] => k_bar_i[70].IN1
k_bar_i[71] => k_bar_i[71].IN1
k_bar_i[72] => k_bar_i[72].IN1
k_bar_i[73] => k_bar_i[73].IN1
k_bar_i[74] => k_bar_i[74].IN1
k_bar_i[75] => k_bar_i[75].IN1
k_bar_i[76] => k_bar_i[76].IN1
k_bar_i[77] => k_bar_i[77].IN1
k_bar_i[78] => k_bar_i[78].IN1
k_bar_i[79] => k_bar_i[79].IN1
k_bar_i[80] => k_bar_i[80].IN1
k_bar_i[81] => k_bar_i[81].IN1
k_bar_i[82] => k_bar_i[82].IN1
k_bar_i[83] => k_bar_i[83].IN1
k_bar_i[84] => k_bar_i[84].IN1
k_bar_i[85] => k_bar_i[85].IN1
k_bar_i[86] => k_bar_i[86].IN1
k_bar_i[87] => k_bar_i[87].IN1
k_bar_i[88] => k_bar_i[88].IN1
k_bar_i[89] => k_bar_i[89].IN1
k_bar_i[90] => k_bar_i[90].IN1
k_bar_i[91] => k_bar_i[91].IN1
k_bar_i[92] => k_bar_i[92].IN1
k_bar_i[93] => k_bar_i[93].IN1
k_bar_i[94] => k_bar_i[94].IN1
k_bar_i[95] => k_bar_i[95].IN1
k_bar_i[96] => k_bar_i[96].IN1
k_bar_i[97] => k_bar_i[97].IN1
k_bar_i[98] => k_bar_i[98].IN1
k_bar_i[99] => k_bar_i[99].IN1
k_bar_i[100] => k_bar_i[100].IN1
k_bar_i[101] => k_bar_i[101].IN1
k_bar_i[102] => k_bar_i[102].IN1
k_bar_i[103] => k_bar_i[103].IN1
k_bar_i[104] => k_bar_i[104].IN1
k_bar_i[105] => k_bar_i[105].IN1
k_bar_i[106] => k_bar_i[106].IN1
k_bar_i[107] => k_bar_i[107].IN1
k_bar_i[108] => k_bar_i[108].IN1
k_bar_i[109] => k_bar_i[109].IN1
k_bar_i[110] => k_bar_i[110].IN1
k_bar_i[111] => k_bar_i[111].IN1
k_bar_i[112] => k_bar_i[112].IN1
k_bar_i[113] => k_bar_i[113].IN1
k_bar_i[114] => k_bar_i[114].IN1
k_bar_i[115] => k_bar_i[115].IN1
k_bar_i[116] => k_bar_i[116].IN1
k_bar_i[117] => k_bar_i[117].IN1
k_bar_i[118] => k_bar_i[118].IN1
k_bar_i[119] => k_bar_i[119].IN1
k_bar_i[120] => k_bar_i[120].IN1
k_bar_i[121] => k_bar_i[121].IN1
k_bar_i[122] => k_bar_i[122].IN1
k_bar_i[123] => k_bar_i[123].IN1
k_bar_i[124] => k_bar_i[124].IN1
k_bar_i[125] => k_bar_i[125].IN1
k_bar_i[126] => k_bar_i[126].IN1
k_bar_i[127] => k_bar_i[127].IN1
k_bar_i[128] => k_bar_i[128].IN1
k_bar_i[129] => k_bar_i[129].IN1
k_bar_i[130] => k_bar_i[130].IN1
k_bar_i[131] => k_bar_i[131].IN1
k_bar_i[132] => k_bar_i[132].IN1
k_bar_i[133] => k_bar_i[133].IN1
k_bar_i[134] => k_bar_i[134].IN1
k_bar_i[135] => k_bar_i[135].IN1
k_bar_i[136] => k_bar_i[136].IN1
k_bar_i[137] => k_bar_i[137].IN1
k_bar_i[138] => k_bar_i[138].IN1
k_bar_i[139] => k_bar_i[139].IN1
k_bar_i[140] => k_bar_i[140].IN1
k_bar_i[141] => k_bar_i[141].IN1
k_bar_i[142] => k_bar_i[142].IN1
k_bar_i[143] => k_bar_i[143].IN1
k_bar_i[144] => k_bar_i[144].IN1
k_bar_i[145] => k_bar_i[145].IN1
k_bar_i[146] => k_bar_i[146].IN1
k_bar_i[147] => k_bar_i[147].IN1
k_bar_i[148] => k_bar_i[148].IN1
k_bar_i[149] => k_bar_i[149].IN1
k_bar_i[150] => k_bar_i[150].IN1
k_bar_i[151] => k_bar_i[151].IN1
k_bar_i[152] => k_bar_i[152].IN1
k_bar_i[153] => k_bar_i[153].IN1
k_bar_i[154] => k_bar_i[154].IN1
k_bar_i[155] => k_bar_i[155].IN1
k_bar_i[156] => k_bar_i[156].IN1
k_bar_i[157] => k_bar_i[157].IN1
k_bar_i[158] => k_bar_i[158].IN1
k_bar_i[159] => k_bar_i[159].IN1
k_bar_i[160] => k_bar_i[160].IN1
k_bar_i[161] => k_bar_i[161].IN1
k_bar_i[162] => k_bar_i[162].IN1
k_bar_i[163] => k_bar_i[163].IN1
k_bar_i[164] => k_bar_i[164].IN1
k_bar_i[165] => k_bar_i[165].IN1
k_bar_i[166] => k_bar_i[166].IN1
k_bar_i[167] => k_bar_i[167].IN1
k_bar_i[168] => k_bar_i[168].IN1
k_bar_i[169] => k_bar_i[169].IN1
k_bar_i[170] => k_bar_i[170].IN1
k_bar_i[171] => k_bar_i[171].IN1
k_bar_i[172] => k_bar_i[172].IN1
k_bar_i[173] => k_bar_i[173].IN1
k_bar_i[174] => k_bar_i[174].IN1
k_bar_i[175] => k_bar_i[175].IN1
k_bar_i[176] => k_bar_i[176].IN1
k_bar_i[177] => k_bar_i[177].IN1
k_bar_i[178] => k_bar_i[178].IN1
k_bar_i[179] => k_bar_i[179].IN1
k_bar_i[180] => k_bar_i[180].IN1
k_bar_i[181] => k_bar_i[181].IN1
k_bar_i[182] => k_bar_i[182].IN1
k_bar_i[183] => k_bar_i[183].IN1
k_bar_i[184] => k_bar_i[184].IN1
k_bar_i[185] => k_bar_i[185].IN1
k_bar_i[186] => k_bar_i[186].IN1
k_bar_i[187] => k_bar_i[187].IN1
k_bar_i[188] => k_bar_i[188].IN1
k_bar_i[189] => k_bar_i[189].IN1
k_bar_i[190] => k_bar_i[190].IN1
k_bar_i[191] => k_bar_i[191].IN1
k_bar_i[192] => k_bar_i[192].IN1
k_bar_i[193] => k_bar_i[193].IN1
k_bar_i[194] => k_bar_i[194].IN1
k_bar_i[195] => k_bar_i[195].IN1
k_bar_i[196] => k_bar_i[196].IN1
k_bar_i[197] => k_bar_i[197].IN1
k_bar_i[198] => k_bar_i[198].IN1
k_bar_i[199] => k_bar_i[199].IN1
k_bar_i[200] => k_bar_i[200].IN1
k_bar_i[201] => k_bar_i[201].IN1
k_bar_i[202] => k_bar_i[202].IN1
k_bar_i[203] => k_bar_i[203].IN1
k_bar_i[204] => k_bar_i[204].IN1
k_bar_i[205] => k_bar_i[205].IN1
k_bar_i[206] => k_bar_i[206].IN1
k_bar_i[207] => k_bar_i[207].IN1
k_bar_i[208] => k_bar_i[208].IN1
k_bar_i[209] => k_bar_i[209].IN1
k_bar_i[210] => k_bar_i[210].IN1
k_bar_i[211] => k_bar_i[211].IN1
k_bar_i[212] => k_bar_i[212].IN1
k_bar_i[213] => k_bar_i[213].IN1
k_bar_i[214] => k_bar_i[214].IN1
k_bar_i[215] => k_bar_i[215].IN1
k_bar_i[216] => k_bar_i[216].IN1
k_bar_i[217] => k_bar_i[217].IN1
k_bar_i[218] => k_bar_i[218].IN1
k_bar_i[219] => k_bar_i[219].IN1
k_bar_i[220] => k_bar_i[220].IN1
k_bar_i[221] => k_bar_i[221].IN1
k_bar_i[222] => k_bar_i[222].IN1
k_bar_i[223] => k_bar_i[223].IN1
k_bar_i[224] => k_bar_i[224].IN1
k_bar_i[225] => k_bar_i[225].IN1
k_bar_i[226] => k_bar_i[226].IN1
k_bar_i[227] => k_bar_i[227].IN1
TxRespIdle_i => always6.IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo
data[0] => scfifo_9j31:auto_generated.data[0]
data[1] => scfifo_9j31:auto_generated.data[1]
data[2] => scfifo_9j31:auto_generated.data[2]
data[3] => scfifo_9j31:auto_generated.data[3]
data[4] => scfifo_9j31:auto_generated.data[4]
data[5] => scfifo_9j31:auto_generated.data[5]
data[6] => scfifo_9j31:auto_generated.data[6]
data[7] => scfifo_9j31:auto_generated.data[7]
data[8] => scfifo_9j31:auto_generated.data[8]
data[9] => scfifo_9j31:auto_generated.data[9]
data[10] => scfifo_9j31:auto_generated.data[10]
data[11] => scfifo_9j31:auto_generated.data[11]
data[12] => scfifo_9j31:auto_generated.data[12]
data[13] => scfifo_9j31:auto_generated.data[13]
data[14] => scfifo_9j31:auto_generated.data[14]
data[15] => scfifo_9j31:auto_generated.data[15]
data[16] => scfifo_9j31:auto_generated.data[16]
data[17] => scfifo_9j31:auto_generated.data[17]
data[18] => scfifo_9j31:auto_generated.data[18]
data[19] => scfifo_9j31:auto_generated.data[19]
data[20] => scfifo_9j31:auto_generated.data[20]
data[21] => scfifo_9j31:auto_generated.data[21]
data[22] => scfifo_9j31:auto_generated.data[22]
data[23] => scfifo_9j31:auto_generated.data[23]
data[24] => scfifo_9j31:auto_generated.data[24]
data[25] => scfifo_9j31:auto_generated.data[25]
data[26] => scfifo_9j31:auto_generated.data[26]
data[27] => scfifo_9j31:auto_generated.data[27]
data[28] => scfifo_9j31:auto_generated.data[28]
data[29] => scfifo_9j31:auto_generated.data[29]
data[30] => scfifo_9j31:auto_generated.data[30]
data[31] => scfifo_9j31:auto_generated.data[31]
data[32] => scfifo_9j31:auto_generated.data[32]
data[33] => scfifo_9j31:auto_generated.data[33]
data[34] => scfifo_9j31:auto_generated.data[34]
data[35] => scfifo_9j31:auto_generated.data[35]
data[36] => scfifo_9j31:auto_generated.data[36]
data[37] => scfifo_9j31:auto_generated.data[37]
data[38] => scfifo_9j31:auto_generated.data[38]
data[39] => scfifo_9j31:auto_generated.data[39]
data[40] => scfifo_9j31:auto_generated.data[40]
data[41] => scfifo_9j31:auto_generated.data[41]
data[42] => scfifo_9j31:auto_generated.data[42]
data[43] => scfifo_9j31:auto_generated.data[43]
data[44] => scfifo_9j31:auto_generated.data[44]
data[45] => scfifo_9j31:auto_generated.data[45]
data[46] => scfifo_9j31:auto_generated.data[46]
data[47] => scfifo_9j31:auto_generated.data[47]
data[48] => scfifo_9j31:auto_generated.data[48]
data[49] => scfifo_9j31:auto_generated.data[49]
data[50] => scfifo_9j31:auto_generated.data[50]
data[51] => scfifo_9j31:auto_generated.data[51]
data[52] => scfifo_9j31:auto_generated.data[52]
data[53] => scfifo_9j31:auto_generated.data[53]
data[54] => scfifo_9j31:auto_generated.data[54]
data[55] => scfifo_9j31:auto_generated.data[55]
data[56] => scfifo_9j31:auto_generated.data[56]
data[57] => scfifo_9j31:auto_generated.data[57]
data[58] => scfifo_9j31:auto_generated.data[58]
data[59] => scfifo_9j31:auto_generated.data[59]
data[60] => scfifo_9j31:auto_generated.data[60]
data[61] => scfifo_9j31:auto_generated.data[61]
data[62] => scfifo_9j31:auto_generated.data[62]
data[63] => scfifo_9j31:auto_generated.data[63]
data[64] => scfifo_9j31:auto_generated.data[64]
data[65] => scfifo_9j31:auto_generated.data[65]
data[66] => scfifo_9j31:auto_generated.data[66]
data[67] => scfifo_9j31:auto_generated.data[67]
data[68] => scfifo_9j31:auto_generated.data[68]
data[69] => scfifo_9j31:auto_generated.data[69]
data[70] => scfifo_9j31:auto_generated.data[70]
data[71] => scfifo_9j31:auto_generated.data[71]
data[72] => scfifo_9j31:auto_generated.data[72]
data[73] => scfifo_9j31:auto_generated.data[73]
data[74] => scfifo_9j31:auto_generated.data[74]
data[75] => scfifo_9j31:auto_generated.data[75]
data[76] => scfifo_9j31:auto_generated.data[76]
data[77] => scfifo_9j31:auto_generated.data[77]
data[78] => scfifo_9j31:auto_generated.data[78]
data[79] => scfifo_9j31:auto_generated.data[79]
data[80] => scfifo_9j31:auto_generated.data[80]
data[81] => scfifo_9j31:auto_generated.data[81]
q[0] <= scfifo_9j31:auto_generated.q[0]
q[1] <= scfifo_9j31:auto_generated.q[1]
q[2] <= scfifo_9j31:auto_generated.q[2]
q[3] <= scfifo_9j31:auto_generated.q[3]
q[4] <= scfifo_9j31:auto_generated.q[4]
q[5] <= scfifo_9j31:auto_generated.q[5]
q[6] <= scfifo_9j31:auto_generated.q[6]
q[7] <= scfifo_9j31:auto_generated.q[7]
q[8] <= scfifo_9j31:auto_generated.q[8]
q[9] <= scfifo_9j31:auto_generated.q[9]
q[10] <= scfifo_9j31:auto_generated.q[10]
q[11] <= scfifo_9j31:auto_generated.q[11]
q[12] <= scfifo_9j31:auto_generated.q[12]
q[13] <= scfifo_9j31:auto_generated.q[13]
q[14] <= scfifo_9j31:auto_generated.q[14]
q[15] <= scfifo_9j31:auto_generated.q[15]
q[16] <= scfifo_9j31:auto_generated.q[16]
q[17] <= scfifo_9j31:auto_generated.q[17]
q[18] <= scfifo_9j31:auto_generated.q[18]
q[19] <= scfifo_9j31:auto_generated.q[19]
q[20] <= scfifo_9j31:auto_generated.q[20]
q[21] <= scfifo_9j31:auto_generated.q[21]
q[22] <= scfifo_9j31:auto_generated.q[22]
q[23] <= scfifo_9j31:auto_generated.q[23]
q[24] <= scfifo_9j31:auto_generated.q[24]
q[25] <= scfifo_9j31:auto_generated.q[25]
q[26] <= scfifo_9j31:auto_generated.q[26]
q[27] <= scfifo_9j31:auto_generated.q[27]
q[28] <= scfifo_9j31:auto_generated.q[28]
q[29] <= scfifo_9j31:auto_generated.q[29]
q[30] <= scfifo_9j31:auto_generated.q[30]
q[31] <= scfifo_9j31:auto_generated.q[31]
q[32] <= scfifo_9j31:auto_generated.q[32]
q[33] <= scfifo_9j31:auto_generated.q[33]
q[34] <= scfifo_9j31:auto_generated.q[34]
q[35] <= scfifo_9j31:auto_generated.q[35]
q[36] <= scfifo_9j31:auto_generated.q[36]
q[37] <= scfifo_9j31:auto_generated.q[37]
q[38] <= scfifo_9j31:auto_generated.q[38]
q[39] <= scfifo_9j31:auto_generated.q[39]
q[40] <= scfifo_9j31:auto_generated.q[40]
q[41] <= scfifo_9j31:auto_generated.q[41]
q[42] <= scfifo_9j31:auto_generated.q[42]
q[43] <= scfifo_9j31:auto_generated.q[43]
q[44] <= scfifo_9j31:auto_generated.q[44]
q[45] <= scfifo_9j31:auto_generated.q[45]
q[46] <= scfifo_9j31:auto_generated.q[46]
q[47] <= scfifo_9j31:auto_generated.q[47]
q[48] <= scfifo_9j31:auto_generated.q[48]
q[49] <= scfifo_9j31:auto_generated.q[49]
q[50] <= scfifo_9j31:auto_generated.q[50]
q[51] <= scfifo_9j31:auto_generated.q[51]
q[52] <= scfifo_9j31:auto_generated.q[52]
q[53] <= scfifo_9j31:auto_generated.q[53]
q[54] <= scfifo_9j31:auto_generated.q[54]
q[55] <= scfifo_9j31:auto_generated.q[55]
q[56] <= scfifo_9j31:auto_generated.q[56]
q[57] <= scfifo_9j31:auto_generated.q[57]
q[58] <= scfifo_9j31:auto_generated.q[58]
q[59] <= scfifo_9j31:auto_generated.q[59]
q[60] <= scfifo_9j31:auto_generated.q[60]
q[61] <= scfifo_9j31:auto_generated.q[61]
q[62] <= scfifo_9j31:auto_generated.q[62]
q[63] <= scfifo_9j31:auto_generated.q[63]
q[64] <= scfifo_9j31:auto_generated.q[64]
q[65] <= scfifo_9j31:auto_generated.q[65]
q[66] <= scfifo_9j31:auto_generated.q[66]
q[67] <= scfifo_9j31:auto_generated.q[67]
q[68] <= scfifo_9j31:auto_generated.q[68]
q[69] <= scfifo_9j31:auto_generated.q[69]
q[70] <= scfifo_9j31:auto_generated.q[70]
q[71] <= scfifo_9j31:auto_generated.q[71]
q[72] <= scfifo_9j31:auto_generated.q[72]
q[73] <= scfifo_9j31:auto_generated.q[73]
q[74] <= scfifo_9j31:auto_generated.q[74]
q[75] <= scfifo_9j31:auto_generated.q[75]
q[76] <= scfifo_9j31:auto_generated.q[76]
q[77] <= scfifo_9j31:auto_generated.q[77]
q[78] <= scfifo_9j31:auto_generated.q[78]
q[79] <= scfifo_9j31:auto_generated.q[79]
q[80] <= scfifo_9j31:auto_generated.q[80]
q[81] <= scfifo_9j31:auto_generated.q[81]
wrreq => scfifo_9j31:auto_generated.wrreq
rdreq => scfifo_9j31:auto_generated.rdreq
clock => scfifo_9j31:auto_generated.clock
aclr => scfifo_9j31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_9j31:auto_generated.empty
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_9j31:auto_generated.usedw[0]
usedw[1] <= scfifo_9j31:auto_generated.usedw[1]
usedw[2] <= scfifo_9j31:auto_generated.usedw[2]
usedw[3] <= scfifo_9j31:auto_generated.usedw[3]


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated
aclr => a_dpfifo_gp31:dpfifo.aclr
clock => a_dpfifo_gp31:dpfifo.clock
data[0] => a_dpfifo_gp31:dpfifo.data[0]
data[1] => a_dpfifo_gp31:dpfifo.data[1]
data[2] => a_dpfifo_gp31:dpfifo.data[2]
data[3] => a_dpfifo_gp31:dpfifo.data[3]
data[4] => a_dpfifo_gp31:dpfifo.data[4]
data[5] => a_dpfifo_gp31:dpfifo.data[5]
data[6] => a_dpfifo_gp31:dpfifo.data[6]
data[7] => a_dpfifo_gp31:dpfifo.data[7]
data[8] => a_dpfifo_gp31:dpfifo.data[8]
data[9] => a_dpfifo_gp31:dpfifo.data[9]
data[10] => a_dpfifo_gp31:dpfifo.data[10]
data[11] => a_dpfifo_gp31:dpfifo.data[11]
data[12] => a_dpfifo_gp31:dpfifo.data[12]
data[13] => a_dpfifo_gp31:dpfifo.data[13]
data[14] => a_dpfifo_gp31:dpfifo.data[14]
data[15] => a_dpfifo_gp31:dpfifo.data[15]
data[16] => a_dpfifo_gp31:dpfifo.data[16]
data[17] => a_dpfifo_gp31:dpfifo.data[17]
data[18] => a_dpfifo_gp31:dpfifo.data[18]
data[19] => a_dpfifo_gp31:dpfifo.data[19]
data[20] => a_dpfifo_gp31:dpfifo.data[20]
data[21] => a_dpfifo_gp31:dpfifo.data[21]
data[22] => a_dpfifo_gp31:dpfifo.data[22]
data[23] => a_dpfifo_gp31:dpfifo.data[23]
data[24] => a_dpfifo_gp31:dpfifo.data[24]
data[25] => a_dpfifo_gp31:dpfifo.data[25]
data[26] => a_dpfifo_gp31:dpfifo.data[26]
data[27] => a_dpfifo_gp31:dpfifo.data[27]
data[28] => a_dpfifo_gp31:dpfifo.data[28]
data[29] => a_dpfifo_gp31:dpfifo.data[29]
data[30] => a_dpfifo_gp31:dpfifo.data[30]
data[31] => a_dpfifo_gp31:dpfifo.data[31]
data[32] => a_dpfifo_gp31:dpfifo.data[32]
data[33] => a_dpfifo_gp31:dpfifo.data[33]
data[34] => a_dpfifo_gp31:dpfifo.data[34]
data[35] => a_dpfifo_gp31:dpfifo.data[35]
data[36] => a_dpfifo_gp31:dpfifo.data[36]
data[37] => a_dpfifo_gp31:dpfifo.data[37]
data[38] => a_dpfifo_gp31:dpfifo.data[38]
data[39] => a_dpfifo_gp31:dpfifo.data[39]
data[40] => a_dpfifo_gp31:dpfifo.data[40]
data[41] => a_dpfifo_gp31:dpfifo.data[41]
data[42] => a_dpfifo_gp31:dpfifo.data[42]
data[43] => a_dpfifo_gp31:dpfifo.data[43]
data[44] => a_dpfifo_gp31:dpfifo.data[44]
data[45] => a_dpfifo_gp31:dpfifo.data[45]
data[46] => a_dpfifo_gp31:dpfifo.data[46]
data[47] => a_dpfifo_gp31:dpfifo.data[47]
data[48] => a_dpfifo_gp31:dpfifo.data[48]
data[49] => a_dpfifo_gp31:dpfifo.data[49]
data[50] => a_dpfifo_gp31:dpfifo.data[50]
data[51] => a_dpfifo_gp31:dpfifo.data[51]
data[52] => a_dpfifo_gp31:dpfifo.data[52]
data[53] => a_dpfifo_gp31:dpfifo.data[53]
data[54] => a_dpfifo_gp31:dpfifo.data[54]
data[55] => a_dpfifo_gp31:dpfifo.data[55]
data[56] => a_dpfifo_gp31:dpfifo.data[56]
data[57] => a_dpfifo_gp31:dpfifo.data[57]
data[58] => a_dpfifo_gp31:dpfifo.data[58]
data[59] => a_dpfifo_gp31:dpfifo.data[59]
data[60] => a_dpfifo_gp31:dpfifo.data[60]
data[61] => a_dpfifo_gp31:dpfifo.data[61]
data[62] => a_dpfifo_gp31:dpfifo.data[62]
data[63] => a_dpfifo_gp31:dpfifo.data[63]
data[64] => a_dpfifo_gp31:dpfifo.data[64]
data[65] => a_dpfifo_gp31:dpfifo.data[65]
data[66] => a_dpfifo_gp31:dpfifo.data[66]
data[67] => a_dpfifo_gp31:dpfifo.data[67]
data[68] => a_dpfifo_gp31:dpfifo.data[68]
data[69] => a_dpfifo_gp31:dpfifo.data[69]
data[70] => a_dpfifo_gp31:dpfifo.data[70]
data[71] => a_dpfifo_gp31:dpfifo.data[71]
data[72] => a_dpfifo_gp31:dpfifo.data[72]
data[73] => a_dpfifo_gp31:dpfifo.data[73]
data[74] => a_dpfifo_gp31:dpfifo.data[74]
data[75] => a_dpfifo_gp31:dpfifo.data[75]
data[76] => a_dpfifo_gp31:dpfifo.data[76]
data[77] => a_dpfifo_gp31:dpfifo.data[77]
data[78] => a_dpfifo_gp31:dpfifo.data[78]
data[79] => a_dpfifo_gp31:dpfifo.data[79]
data[80] => a_dpfifo_gp31:dpfifo.data[80]
data[81] => a_dpfifo_gp31:dpfifo.data[81]
empty <= a_dpfifo_gp31:dpfifo.empty
q[0] <= a_dpfifo_gp31:dpfifo.q[0]
q[1] <= a_dpfifo_gp31:dpfifo.q[1]
q[2] <= a_dpfifo_gp31:dpfifo.q[2]
q[3] <= a_dpfifo_gp31:dpfifo.q[3]
q[4] <= a_dpfifo_gp31:dpfifo.q[4]
q[5] <= a_dpfifo_gp31:dpfifo.q[5]
q[6] <= a_dpfifo_gp31:dpfifo.q[6]
q[7] <= a_dpfifo_gp31:dpfifo.q[7]
q[8] <= a_dpfifo_gp31:dpfifo.q[8]
q[9] <= a_dpfifo_gp31:dpfifo.q[9]
q[10] <= a_dpfifo_gp31:dpfifo.q[10]
q[11] <= a_dpfifo_gp31:dpfifo.q[11]
q[12] <= a_dpfifo_gp31:dpfifo.q[12]
q[13] <= a_dpfifo_gp31:dpfifo.q[13]
q[14] <= a_dpfifo_gp31:dpfifo.q[14]
q[15] <= a_dpfifo_gp31:dpfifo.q[15]
q[16] <= a_dpfifo_gp31:dpfifo.q[16]
q[17] <= a_dpfifo_gp31:dpfifo.q[17]
q[18] <= a_dpfifo_gp31:dpfifo.q[18]
q[19] <= a_dpfifo_gp31:dpfifo.q[19]
q[20] <= a_dpfifo_gp31:dpfifo.q[20]
q[21] <= a_dpfifo_gp31:dpfifo.q[21]
q[22] <= a_dpfifo_gp31:dpfifo.q[22]
q[23] <= a_dpfifo_gp31:dpfifo.q[23]
q[24] <= a_dpfifo_gp31:dpfifo.q[24]
q[25] <= a_dpfifo_gp31:dpfifo.q[25]
q[26] <= a_dpfifo_gp31:dpfifo.q[26]
q[27] <= a_dpfifo_gp31:dpfifo.q[27]
q[28] <= a_dpfifo_gp31:dpfifo.q[28]
q[29] <= a_dpfifo_gp31:dpfifo.q[29]
q[30] <= a_dpfifo_gp31:dpfifo.q[30]
q[31] <= a_dpfifo_gp31:dpfifo.q[31]
q[32] <= a_dpfifo_gp31:dpfifo.q[32]
q[33] <= a_dpfifo_gp31:dpfifo.q[33]
q[34] <= a_dpfifo_gp31:dpfifo.q[34]
q[35] <= a_dpfifo_gp31:dpfifo.q[35]
q[36] <= a_dpfifo_gp31:dpfifo.q[36]
q[37] <= a_dpfifo_gp31:dpfifo.q[37]
q[38] <= a_dpfifo_gp31:dpfifo.q[38]
q[39] <= a_dpfifo_gp31:dpfifo.q[39]
q[40] <= a_dpfifo_gp31:dpfifo.q[40]
q[41] <= a_dpfifo_gp31:dpfifo.q[41]
q[42] <= a_dpfifo_gp31:dpfifo.q[42]
q[43] <= a_dpfifo_gp31:dpfifo.q[43]
q[44] <= a_dpfifo_gp31:dpfifo.q[44]
q[45] <= a_dpfifo_gp31:dpfifo.q[45]
q[46] <= a_dpfifo_gp31:dpfifo.q[46]
q[47] <= a_dpfifo_gp31:dpfifo.q[47]
q[48] <= a_dpfifo_gp31:dpfifo.q[48]
q[49] <= a_dpfifo_gp31:dpfifo.q[49]
q[50] <= a_dpfifo_gp31:dpfifo.q[50]
q[51] <= a_dpfifo_gp31:dpfifo.q[51]
q[52] <= a_dpfifo_gp31:dpfifo.q[52]
q[53] <= a_dpfifo_gp31:dpfifo.q[53]
q[54] <= a_dpfifo_gp31:dpfifo.q[54]
q[55] <= a_dpfifo_gp31:dpfifo.q[55]
q[56] <= a_dpfifo_gp31:dpfifo.q[56]
q[57] <= a_dpfifo_gp31:dpfifo.q[57]
q[58] <= a_dpfifo_gp31:dpfifo.q[58]
q[59] <= a_dpfifo_gp31:dpfifo.q[59]
q[60] <= a_dpfifo_gp31:dpfifo.q[60]
q[61] <= a_dpfifo_gp31:dpfifo.q[61]
q[62] <= a_dpfifo_gp31:dpfifo.q[62]
q[63] <= a_dpfifo_gp31:dpfifo.q[63]
q[64] <= a_dpfifo_gp31:dpfifo.q[64]
q[65] <= a_dpfifo_gp31:dpfifo.q[65]
q[66] <= a_dpfifo_gp31:dpfifo.q[66]
q[67] <= a_dpfifo_gp31:dpfifo.q[67]
q[68] <= a_dpfifo_gp31:dpfifo.q[68]
q[69] <= a_dpfifo_gp31:dpfifo.q[69]
q[70] <= a_dpfifo_gp31:dpfifo.q[70]
q[71] <= a_dpfifo_gp31:dpfifo.q[71]
q[72] <= a_dpfifo_gp31:dpfifo.q[72]
q[73] <= a_dpfifo_gp31:dpfifo.q[73]
q[74] <= a_dpfifo_gp31:dpfifo.q[74]
q[75] <= a_dpfifo_gp31:dpfifo.q[75]
q[76] <= a_dpfifo_gp31:dpfifo.q[76]
q[77] <= a_dpfifo_gp31:dpfifo.q[77]
q[78] <= a_dpfifo_gp31:dpfifo.q[78]
q[79] <= a_dpfifo_gp31:dpfifo.q[79]
q[80] <= a_dpfifo_gp31:dpfifo.q[80]
q[81] <= a_dpfifo_gp31:dpfifo.q[81]
rdreq => a_dpfifo_gp31:dpfifo.rreq
usedw[0] <= a_dpfifo_gp31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_gp31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_gp31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_gp31:dpfifo.usedw[3]
wrreq => a_dpfifo_gp31:dpfifo.wreq


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_orb:rd_ptr_msb.aclr
aclr => cntr_5s7:usedw_counter.aclr
aclr => cntr_prb:wr_ptr.aclr
clock => altsyncram_n2e1:FIFOram.clock0
clock => altsyncram_n2e1:FIFOram.clock1
clock => cntr_orb:rd_ptr_msb.clock
clock => cntr_5s7:usedw_counter.clock
clock => cntr_prb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_n2e1:FIFOram.data_a[0]
data[1] => altsyncram_n2e1:FIFOram.data_a[1]
data[2] => altsyncram_n2e1:FIFOram.data_a[2]
data[3] => altsyncram_n2e1:FIFOram.data_a[3]
data[4] => altsyncram_n2e1:FIFOram.data_a[4]
data[5] => altsyncram_n2e1:FIFOram.data_a[5]
data[6] => altsyncram_n2e1:FIFOram.data_a[6]
data[7] => altsyncram_n2e1:FIFOram.data_a[7]
data[8] => altsyncram_n2e1:FIFOram.data_a[8]
data[9] => altsyncram_n2e1:FIFOram.data_a[9]
data[10] => altsyncram_n2e1:FIFOram.data_a[10]
data[11] => altsyncram_n2e1:FIFOram.data_a[11]
data[12] => altsyncram_n2e1:FIFOram.data_a[12]
data[13] => altsyncram_n2e1:FIFOram.data_a[13]
data[14] => altsyncram_n2e1:FIFOram.data_a[14]
data[15] => altsyncram_n2e1:FIFOram.data_a[15]
data[16] => altsyncram_n2e1:FIFOram.data_a[16]
data[17] => altsyncram_n2e1:FIFOram.data_a[17]
data[18] => altsyncram_n2e1:FIFOram.data_a[18]
data[19] => altsyncram_n2e1:FIFOram.data_a[19]
data[20] => altsyncram_n2e1:FIFOram.data_a[20]
data[21] => altsyncram_n2e1:FIFOram.data_a[21]
data[22] => altsyncram_n2e1:FIFOram.data_a[22]
data[23] => altsyncram_n2e1:FIFOram.data_a[23]
data[24] => altsyncram_n2e1:FIFOram.data_a[24]
data[25] => altsyncram_n2e1:FIFOram.data_a[25]
data[26] => altsyncram_n2e1:FIFOram.data_a[26]
data[27] => altsyncram_n2e1:FIFOram.data_a[27]
data[28] => altsyncram_n2e1:FIFOram.data_a[28]
data[29] => altsyncram_n2e1:FIFOram.data_a[29]
data[30] => altsyncram_n2e1:FIFOram.data_a[30]
data[31] => altsyncram_n2e1:FIFOram.data_a[31]
data[32] => altsyncram_n2e1:FIFOram.data_a[32]
data[33] => altsyncram_n2e1:FIFOram.data_a[33]
data[34] => altsyncram_n2e1:FIFOram.data_a[34]
data[35] => altsyncram_n2e1:FIFOram.data_a[35]
data[36] => altsyncram_n2e1:FIFOram.data_a[36]
data[37] => altsyncram_n2e1:FIFOram.data_a[37]
data[38] => altsyncram_n2e1:FIFOram.data_a[38]
data[39] => altsyncram_n2e1:FIFOram.data_a[39]
data[40] => altsyncram_n2e1:FIFOram.data_a[40]
data[41] => altsyncram_n2e1:FIFOram.data_a[41]
data[42] => altsyncram_n2e1:FIFOram.data_a[42]
data[43] => altsyncram_n2e1:FIFOram.data_a[43]
data[44] => altsyncram_n2e1:FIFOram.data_a[44]
data[45] => altsyncram_n2e1:FIFOram.data_a[45]
data[46] => altsyncram_n2e1:FIFOram.data_a[46]
data[47] => altsyncram_n2e1:FIFOram.data_a[47]
data[48] => altsyncram_n2e1:FIFOram.data_a[48]
data[49] => altsyncram_n2e1:FIFOram.data_a[49]
data[50] => altsyncram_n2e1:FIFOram.data_a[50]
data[51] => altsyncram_n2e1:FIFOram.data_a[51]
data[52] => altsyncram_n2e1:FIFOram.data_a[52]
data[53] => altsyncram_n2e1:FIFOram.data_a[53]
data[54] => altsyncram_n2e1:FIFOram.data_a[54]
data[55] => altsyncram_n2e1:FIFOram.data_a[55]
data[56] => altsyncram_n2e1:FIFOram.data_a[56]
data[57] => altsyncram_n2e1:FIFOram.data_a[57]
data[58] => altsyncram_n2e1:FIFOram.data_a[58]
data[59] => altsyncram_n2e1:FIFOram.data_a[59]
data[60] => altsyncram_n2e1:FIFOram.data_a[60]
data[61] => altsyncram_n2e1:FIFOram.data_a[61]
data[62] => altsyncram_n2e1:FIFOram.data_a[62]
data[63] => altsyncram_n2e1:FIFOram.data_a[63]
data[64] => altsyncram_n2e1:FIFOram.data_a[64]
data[65] => altsyncram_n2e1:FIFOram.data_a[65]
data[66] => altsyncram_n2e1:FIFOram.data_a[66]
data[67] => altsyncram_n2e1:FIFOram.data_a[67]
data[68] => altsyncram_n2e1:FIFOram.data_a[68]
data[69] => altsyncram_n2e1:FIFOram.data_a[69]
data[70] => altsyncram_n2e1:FIFOram.data_a[70]
data[71] => altsyncram_n2e1:FIFOram.data_a[71]
data[72] => altsyncram_n2e1:FIFOram.data_a[72]
data[73] => altsyncram_n2e1:FIFOram.data_a[73]
data[74] => altsyncram_n2e1:FIFOram.data_a[74]
data[75] => altsyncram_n2e1:FIFOram.data_a[75]
data[76] => altsyncram_n2e1:FIFOram.data_a[76]
data[77] => altsyncram_n2e1:FIFOram.data_a[77]
data[78] => altsyncram_n2e1:FIFOram.data_a[78]
data[79] => altsyncram_n2e1:FIFOram.data_a[79]
data[80] => altsyncram_n2e1:FIFOram.data_a[80]
data[81] => altsyncram_n2e1:FIFOram.data_a[81]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_n2e1:FIFOram.q_b[0]
q[1] <= altsyncram_n2e1:FIFOram.q_b[1]
q[2] <= altsyncram_n2e1:FIFOram.q_b[2]
q[3] <= altsyncram_n2e1:FIFOram.q_b[3]
q[4] <= altsyncram_n2e1:FIFOram.q_b[4]
q[5] <= altsyncram_n2e1:FIFOram.q_b[5]
q[6] <= altsyncram_n2e1:FIFOram.q_b[6]
q[7] <= altsyncram_n2e1:FIFOram.q_b[7]
q[8] <= altsyncram_n2e1:FIFOram.q_b[8]
q[9] <= altsyncram_n2e1:FIFOram.q_b[9]
q[10] <= altsyncram_n2e1:FIFOram.q_b[10]
q[11] <= altsyncram_n2e1:FIFOram.q_b[11]
q[12] <= altsyncram_n2e1:FIFOram.q_b[12]
q[13] <= altsyncram_n2e1:FIFOram.q_b[13]
q[14] <= altsyncram_n2e1:FIFOram.q_b[14]
q[15] <= altsyncram_n2e1:FIFOram.q_b[15]
q[16] <= altsyncram_n2e1:FIFOram.q_b[16]
q[17] <= altsyncram_n2e1:FIFOram.q_b[17]
q[18] <= altsyncram_n2e1:FIFOram.q_b[18]
q[19] <= altsyncram_n2e1:FIFOram.q_b[19]
q[20] <= altsyncram_n2e1:FIFOram.q_b[20]
q[21] <= altsyncram_n2e1:FIFOram.q_b[21]
q[22] <= altsyncram_n2e1:FIFOram.q_b[22]
q[23] <= altsyncram_n2e1:FIFOram.q_b[23]
q[24] <= altsyncram_n2e1:FIFOram.q_b[24]
q[25] <= altsyncram_n2e1:FIFOram.q_b[25]
q[26] <= altsyncram_n2e1:FIFOram.q_b[26]
q[27] <= altsyncram_n2e1:FIFOram.q_b[27]
q[28] <= altsyncram_n2e1:FIFOram.q_b[28]
q[29] <= altsyncram_n2e1:FIFOram.q_b[29]
q[30] <= altsyncram_n2e1:FIFOram.q_b[30]
q[31] <= altsyncram_n2e1:FIFOram.q_b[31]
q[32] <= altsyncram_n2e1:FIFOram.q_b[32]
q[33] <= altsyncram_n2e1:FIFOram.q_b[33]
q[34] <= altsyncram_n2e1:FIFOram.q_b[34]
q[35] <= altsyncram_n2e1:FIFOram.q_b[35]
q[36] <= altsyncram_n2e1:FIFOram.q_b[36]
q[37] <= altsyncram_n2e1:FIFOram.q_b[37]
q[38] <= altsyncram_n2e1:FIFOram.q_b[38]
q[39] <= altsyncram_n2e1:FIFOram.q_b[39]
q[40] <= altsyncram_n2e1:FIFOram.q_b[40]
q[41] <= altsyncram_n2e1:FIFOram.q_b[41]
q[42] <= altsyncram_n2e1:FIFOram.q_b[42]
q[43] <= altsyncram_n2e1:FIFOram.q_b[43]
q[44] <= altsyncram_n2e1:FIFOram.q_b[44]
q[45] <= altsyncram_n2e1:FIFOram.q_b[45]
q[46] <= altsyncram_n2e1:FIFOram.q_b[46]
q[47] <= altsyncram_n2e1:FIFOram.q_b[47]
q[48] <= altsyncram_n2e1:FIFOram.q_b[48]
q[49] <= altsyncram_n2e1:FIFOram.q_b[49]
q[50] <= altsyncram_n2e1:FIFOram.q_b[50]
q[51] <= altsyncram_n2e1:FIFOram.q_b[51]
q[52] <= altsyncram_n2e1:FIFOram.q_b[52]
q[53] <= altsyncram_n2e1:FIFOram.q_b[53]
q[54] <= altsyncram_n2e1:FIFOram.q_b[54]
q[55] <= altsyncram_n2e1:FIFOram.q_b[55]
q[56] <= altsyncram_n2e1:FIFOram.q_b[56]
q[57] <= altsyncram_n2e1:FIFOram.q_b[57]
q[58] <= altsyncram_n2e1:FIFOram.q_b[58]
q[59] <= altsyncram_n2e1:FIFOram.q_b[59]
q[60] <= altsyncram_n2e1:FIFOram.q_b[60]
q[61] <= altsyncram_n2e1:FIFOram.q_b[61]
q[62] <= altsyncram_n2e1:FIFOram.q_b[62]
q[63] <= altsyncram_n2e1:FIFOram.q_b[63]
q[64] <= altsyncram_n2e1:FIFOram.q_b[64]
q[65] <= altsyncram_n2e1:FIFOram.q_b[65]
q[66] <= altsyncram_n2e1:FIFOram.q_b[66]
q[67] <= altsyncram_n2e1:FIFOram.q_b[67]
q[68] <= altsyncram_n2e1:FIFOram.q_b[68]
q[69] <= altsyncram_n2e1:FIFOram.q_b[69]
q[70] <= altsyncram_n2e1:FIFOram.q_b[70]
q[71] <= altsyncram_n2e1:FIFOram.q_b[71]
q[72] <= altsyncram_n2e1:FIFOram.q_b[72]
q[73] <= altsyncram_n2e1:FIFOram.q_b[73]
q[74] <= altsyncram_n2e1:FIFOram.q_b[74]
q[75] <= altsyncram_n2e1:FIFOram.q_b[75]
q[76] <= altsyncram_n2e1:FIFOram.q_b[76]
q[77] <= altsyncram_n2e1:FIFOram.q_b[77]
q[78] <= altsyncram_n2e1:FIFOram.q_b[78]
q[79] <= altsyncram_n2e1:FIFOram.q_b[79]
q[80] <= altsyncram_n2e1:FIFOram.q_b[80]
q[81] <= altsyncram_n2e1:FIFOram.q_b[81]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_orb:rd_ptr_msb.sclr
sclr => cntr_5s7:usedw_counter.sclr
sclr => cntr_prb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_5s7:usedw_counter.q[0]
usedw[1] <= cntr_5s7:usedw_counter.q[1]
usedw[2] <= cntr_5s7:usedw_counter.q[2]
usedw[3] <= cntr_5s7:usedw_counter.q[3]
wreq => valid_wreq.IN0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[3] => ram_block1a72.PORTBADDR3
address_b[3] => ram_block1a73.PORTBADDR3
address_b[3] => ram_block1a74.PORTBADDR3
address_b[3] => ram_block1a75.PORTBADDR3
address_b[3] => ram_block1a76.PORTBADDR3
address_b[3] => ram_block1a77.PORTBADDR3
address_b[3] => ram_block1a78.PORTBADDR3
address_b[3] => ram_block1a79.PORTBADDR3
address_b[3] => ram_block1a80.PORTBADDR3
address_b[3] => ram_block1a81.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clock1 => ram_block1a72.CLK1
clock1 => ram_block1a73.CLK1
clock1 => ram_block1a74.CLK1
clock1 => ram_block1a75.CLK1
clock1 => ram_block1a76.CLK1
clock1 => ram_block1a77.CLK1
clock1 => ram_block1a78.CLK1
clock1 => ram_block1a79.CLK1
clock1 => ram_block1a80.CLK1
clock1 => ram_block1a81.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
clocken1 => ram_block1a64.ENA1
clocken1 => ram_block1a65.ENA1
clocken1 => ram_block1a66.ENA1
clocken1 => ram_block1a67.ENA1
clocken1 => ram_block1a68.ENA1
clocken1 => ram_block1a69.ENA1
clocken1 => ram_block1a70.ENA1
clocken1 => ram_block1a71.ENA1
clocken1 => ram_block1a72.ENA1
clocken1 => ram_block1a73.ENA1
clocken1 => ram_block1a74.ENA1
clocken1 => ram_block1a75.ENA1
clocken1 => ram_block1a76.ENA1
clocken1 => ram_block1a77.ENA1
clocken1 => ram_block1a78.ENA1
clocken1 => ram_block1a79.ENA1
clocken1 => ram_block1a80.ENA1
clocken1 => ram_block1a81.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
q_b[66] <= ram_block1a66.PORTBDATAOUT
q_b[67] <= ram_block1a67.PORTBDATAOUT
q_b[68] <= ram_block1a68.PORTBDATAOUT
q_b[69] <= ram_block1a69.PORTBDATAOUT
q_b[70] <= ram_block1a70.PORTBDATAOUT
q_b[71] <= ram_block1a71.PORTBDATAOUT
q_b[72] <= ram_block1a72.PORTBDATAOUT
q_b[73] <= ram_block1a73.PORTBDATAOUT
q_b[74] <= ram_block1a74.PORTBDATAOUT
q_b[75] <= ram_block1a75.PORTBDATAOUT
q_b[76] <= ram_block1a76.PORTBDATAOUT
q_b[77] <= ram_block1a77.PORTBDATAOUT
q_b[78] <= ram_block1a78.PORTBDATAOUT
q_b[79] <= ram_block1a79.PORTBDATAOUT
q_b[80] <= ram_block1a80.PORTBDATAOUT
q_b[81] <= ram_block1a81.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a81.PORTAWE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cmpr_b09:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cmpr_b09:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_prb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans
k_bar_i[0] => ~NO_FANOUT~
k_bar_i[1] => ~NO_FANOUT~
k_bar_i[2] => ~NO_FANOUT~
k_bar_i[3] => ~NO_FANOUT~
k_bar_i[4] => Selector27.IN9
k_bar_i[5] => Selector26.IN9
k_bar_i[6] => Selector25.IN9
k_bar_i[7] => Selector24.IN9
k_bar_i[8] => Selector23.IN9
k_bar_i[9] => Selector22.IN9
k_bar_i[10] => Selector21.IN9
k_bar_i[11] => Selector20.IN9
k_bar_i[12] => Selector19.IN9
k_bar_i[13] => Selector18.IN9
k_bar_i[14] => Selector17.IN9
k_bar_i[15] => Selector16.IN9
k_bar_i[16] => Selector15.IN9
k_bar_i[17] => Selector14.IN9
k_bar_i[18] => Selector13.IN9
k_bar_i[19] => Selector12.IN9
k_bar_i[20] => Selector11.IN9
k_bar_i[21] => Selector10.IN9
k_bar_i[22] => Selector9.IN9
k_bar_i[23] => Selector8.IN9
k_bar_i[24] => Selector7.IN9
k_bar_i[25] => Selector6.IN9
k_bar_i[26] => Selector5.IN9
k_bar_i[27] => Selector4.IN9
k_bar_i[28] => Selector3.IN9
k_bar_i[29] => Selector2.IN9
k_bar_i[30] => Selector1.IN9
k_bar_i[31] => Selector0.IN9
k_bar_i[32] => ~NO_FANOUT~
k_bar_i[33] => ~NO_FANOUT~
k_bar_i[34] => ~NO_FANOUT~
k_bar_i[35] => ~NO_FANOUT~
k_bar_i[36] => Selector27.IN10
k_bar_i[37] => Selector26.IN10
k_bar_i[38] => Selector25.IN10
k_bar_i[39] => Selector24.IN10
k_bar_i[40] => Selector23.IN10
k_bar_i[41] => Selector22.IN10
k_bar_i[42] => Selector21.IN10
k_bar_i[43] => Selector20.IN10
k_bar_i[44] => Selector19.IN10
k_bar_i[45] => Selector18.IN10
k_bar_i[46] => Selector17.IN10
k_bar_i[47] => Selector16.IN10
k_bar_i[48] => Selector15.IN10
k_bar_i[49] => Selector14.IN10
k_bar_i[50] => Selector13.IN10
k_bar_i[51] => Selector12.IN10
k_bar_i[52] => Selector11.IN10
k_bar_i[53] => Selector10.IN10
k_bar_i[54] => Selector9.IN10
k_bar_i[55] => Selector8.IN10
k_bar_i[56] => Selector7.IN10
k_bar_i[57] => Selector6.IN10
k_bar_i[58] => Selector5.IN10
k_bar_i[59] => Selector4.IN10
k_bar_i[60] => Selector3.IN10
k_bar_i[61] => Selector2.IN10
k_bar_i[62] => Selector1.IN10
k_bar_i[63] => Selector0.IN10
k_bar_i[64] => ~NO_FANOUT~
k_bar_i[65] => ~NO_FANOUT~
k_bar_i[66] => ~NO_FANOUT~
k_bar_i[67] => ~NO_FANOUT~
k_bar_i[68] => Selector27.IN11
k_bar_i[69] => Selector26.IN11
k_bar_i[70] => Selector25.IN11
k_bar_i[71] => Selector24.IN11
k_bar_i[72] => Selector23.IN11
k_bar_i[73] => Selector22.IN11
k_bar_i[74] => Selector21.IN11
k_bar_i[75] => Selector20.IN11
k_bar_i[76] => Selector19.IN11
k_bar_i[77] => Selector18.IN11
k_bar_i[78] => Selector17.IN11
k_bar_i[79] => Selector16.IN11
k_bar_i[80] => Selector15.IN11
k_bar_i[81] => Selector14.IN11
k_bar_i[82] => Selector13.IN11
k_bar_i[83] => Selector12.IN11
k_bar_i[84] => Selector11.IN11
k_bar_i[85] => Selector10.IN11
k_bar_i[86] => Selector9.IN11
k_bar_i[87] => Selector8.IN11
k_bar_i[88] => Selector7.IN11
k_bar_i[89] => Selector6.IN11
k_bar_i[90] => Selector5.IN11
k_bar_i[91] => Selector4.IN11
k_bar_i[92] => Selector3.IN11
k_bar_i[93] => Selector2.IN11
k_bar_i[94] => Selector1.IN11
k_bar_i[95] => Selector0.IN11
k_bar_i[96] => ~NO_FANOUT~
k_bar_i[97] => ~NO_FANOUT~
k_bar_i[98] => ~NO_FANOUT~
k_bar_i[99] => ~NO_FANOUT~
k_bar_i[100] => Selector27.IN12
k_bar_i[101] => Selector26.IN12
k_bar_i[102] => Selector25.IN12
k_bar_i[103] => Selector24.IN12
k_bar_i[104] => Selector23.IN12
k_bar_i[105] => Selector22.IN12
k_bar_i[106] => Selector21.IN12
k_bar_i[107] => Selector20.IN12
k_bar_i[108] => Selector19.IN12
k_bar_i[109] => Selector18.IN12
k_bar_i[110] => Selector17.IN12
k_bar_i[111] => Selector16.IN12
k_bar_i[112] => Selector15.IN12
k_bar_i[113] => Selector14.IN12
k_bar_i[114] => Selector13.IN12
k_bar_i[115] => Selector12.IN12
k_bar_i[116] => Selector11.IN12
k_bar_i[117] => Selector10.IN12
k_bar_i[118] => Selector9.IN12
k_bar_i[119] => Selector8.IN12
k_bar_i[120] => Selector7.IN12
k_bar_i[121] => Selector6.IN12
k_bar_i[122] => Selector5.IN12
k_bar_i[123] => Selector4.IN12
k_bar_i[124] => Selector3.IN12
k_bar_i[125] => Selector2.IN12
k_bar_i[126] => Selector1.IN12
k_bar_i[127] => Selector0.IN12
k_bar_i[128] => ~NO_FANOUT~
k_bar_i[129] => ~NO_FANOUT~
k_bar_i[130] => ~NO_FANOUT~
k_bar_i[131] => ~NO_FANOUT~
k_bar_i[132] => Selector27.IN13
k_bar_i[133] => Selector26.IN13
k_bar_i[134] => Selector25.IN13
k_bar_i[135] => Selector24.IN13
k_bar_i[136] => Selector23.IN13
k_bar_i[137] => Selector22.IN13
k_bar_i[138] => Selector21.IN13
k_bar_i[139] => Selector20.IN13
k_bar_i[140] => Selector19.IN13
k_bar_i[141] => Selector18.IN13
k_bar_i[142] => Selector17.IN13
k_bar_i[143] => Selector16.IN13
k_bar_i[144] => Selector15.IN13
k_bar_i[145] => Selector14.IN13
k_bar_i[146] => Selector13.IN13
k_bar_i[147] => Selector12.IN13
k_bar_i[148] => Selector11.IN13
k_bar_i[149] => Selector10.IN13
k_bar_i[150] => Selector9.IN13
k_bar_i[151] => Selector8.IN13
k_bar_i[152] => Selector7.IN13
k_bar_i[153] => Selector6.IN13
k_bar_i[154] => Selector5.IN13
k_bar_i[155] => Selector4.IN13
k_bar_i[156] => Selector3.IN13
k_bar_i[157] => Selector2.IN13
k_bar_i[158] => Selector1.IN13
k_bar_i[159] => Selector0.IN13
k_bar_i[160] => ~NO_FANOUT~
k_bar_i[161] => ~NO_FANOUT~
k_bar_i[162] => ~NO_FANOUT~
k_bar_i[163] => ~NO_FANOUT~
k_bar_i[164] => Selector27.IN14
k_bar_i[165] => Selector26.IN14
k_bar_i[166] => Selector25.IN14
k_bar_i[167] => Selector24.IN14
k_bar_i[168] => Selector23.IN14
k_bar_i[169] => Selector22.IN14
k_bar_i[170] => Selector21.IN14
k_bar_i[171] => Selector20.IN14
k_bar_i[172] => Selector19.IN14
k_bar_i[173] => Selector18.IN14
k_bar_i[174] => Selector17.IN14
k_bar_i[175] => Selector16.IN14
k_bar_i[176] => Selector15.IN14
k_bar_i[177] => Selector14.IN14
k_bar_i[178] => Selector13.IN14
k_bar_i[179] => Selector12.IN14
k_bar_i[180] => Selector11.IN14
k_bar_i[181] => Selector10.IN14
k_bar_i[182] => Selector9.IN14
k_bar_i[183] => Selector8.IN14
k_bar_i[184] => Selector7.IN14
k_bar_i[185] => Selector6.IN14
k_bar_i[186] => Selector5.IN14
k_bar_i[187] => Selector4.IN14
k_bar_i[188] => Selector3.IN14
k_bar_i[189] => Selector2.IN14
k_bar_i[190] => Selector1.IN14
k_bar_i[191] => Selector0.IN14
k_bar_i[192] => ~NO_FANOUT~
k_bar_i[193] => ~NO_FANOUT~
k_bar_i[194] => ~NO_FANOUT~
k_bar_i[195] => ~NO_FANOUT~
k_bar_i[196] => Selector27.IN15
k_bar_i[197] => Selector26.IN15
k_bar_i[198] => Selector25.IN15
k_bar_i[199] => Selector24.IN15
k_bar_i[200] => Selector23.IN15
k_bar_i[201] => Selector22.IN15
k_bar_i[202] => Selector21.IN15
k_bar_i[203] => Selector20.IN15
k_bar_i[204] => Selector19.IN15
k_bar_i[205] => Selector18.IN15
k_bar_i[206] => Selector17.IN15
k_bar_i[207] => Selector16.IN15
k_bar_i[208] => Selector15.IN15
k_bar_i[209] => Selector14.IN15
k_bar_i[210] => Selector13.IN15
k_bar_i[211] => Selector12.IN15
k_bar_i[212] => Selector11.IN15
k_bar_i[213] => Selector10.IN15
k_bar_i[214] => Selector9.IN15
k_bar_i[215] => Selector8.IN15
k_bar_i[216] => Selector7.IN15
k_bar_i[217] => Selector6.IN15
k_bar_i[218] => Selector5.IN15
k_bar_i[219] => Selector4.IN15
k_bar_i[220] => Selector3.IN15
k_bar_i[221] => Selector2.IN15
k_bar_i[222] => Selector1.IN15
k_bar_i[223] => Selector0.IN15
k_bar_i[224] => ~NO_FANOUT~
k_bar_i[225] => ~NO_FANOUT~
k_bar_i[226] => ~NO_FANOUT~
k_bar_i[227] => ~NO_FANOUT~
cb_p2a_avalon_addr_b0_i[0] => ~NO_FANOUT~
cb_p2a_avalon_addr_b0_i[1] => ~NO_FANOUT~
cb_p2a_avalon_addr_b0_i[2] => ~NO_FANOUT~
cb_p2a_avalon_addr_b0_i[3] => ~NO_FANOUT~
cb_p2a_avalon_addr_b0_i[4] => Selector55.IN9
cb_p2a_avalon_addr_b0_i[5] => Selector54.IN9
cb_p2a_avalon_addr_b0_i[6] => Selector53.IN9
cb_p2a_avalon_addr_b0_i[7] => Selector52.IN9
cb_p2a_avalon_addr_b0_i[8] => Selector51.IN9
cb_p2a_avalon_addr_b0_i[9] => Selector50.IN9
cb_p2a_avalon_addr_b0_i[10] => Selector49.IN9
cb_p2a_avalon_addr_b0_i[11] => Selector48.IN9
cb_p2a_avalon_addr_b0_i[12] => Selector47.IN9
cb_p2a_avalon_addr_b0_i[13] => Selector46.IN9
cb_p2a_avalon_addr_b0_i[14] => Selector45.IN9
cb_p2a_avalon_addr_b0_i[15] => Selector44.IN9
cb_p2a_avalon_addr_b0_i[16] => Selector43.IN9
cb_p2a_avalon_addr_b0_i[17] => Selector42.IN9
cb_p2a_avalon_addr_b0_i[18] => Selector41.IN9
cb_p2a_avalon_addr_b0_i[19] => Selector40.IN9
cb_p2a_avalon_addr_b0_i[20] => Selector39.IN9
cb_p2a_avalon_addr_b0_i[21] => Selector38.IN9
cb_p2a_avalon_addr_b0_i[22] => Selector37.IN9
cb_p2a_avalon_addr_b0_i[23] => Selector36.IN9
cb_p2a_avalon_addr_b0_i[24] => Selector35.IN9
cb_p2a_avalon_addr_b0_i[25] => Selector34.IN9
cb_p2a_avalon_addr_b0_i[26] => Selector33.IN9
cb_p2a_avalon_addr_b0_i[27] => Selector32.IN9
cb_p2a_avalon_addr_b0_i[28] => Selector31.IN9
cb_p2a_avalon_addr_b0_i[29] => Selector30.IN9
cb_p2a_avalon_addr_b0_i[30] => Selector29.IN9
cb_p2a_avalon_addr_b0_i[31] => Selector28.IN9
cb_p2a_avalon_addr_b1_i[0] => ~NO_FANOUT~
cb_p2a_avalon_addr_b1_i[1] => ~NO_FANOUT~
cb_p2a_avalon_addr_b1_i[2] => ~NO_FANOUT~
cb_p2a_avalon_addr_b1_i[3] => ~NO_FANOUT~
cb_p2a_avalon_addr_b1_i[4] => Selector55.IN10
cb_p2a_avalon_addr_b1_i[5] => Selector54.IN10
cb_p2a_avalon_addr_b1_i[6] => Selector53.IN10
cb_p2a_avalon_addr_b1_i[7] => Selector52.IN10
cb_p2a_avalon_addr_b1_i[8] => Selector51.IN10
cb_p2a_avalon_addr_b1_i[9] => Selector50.IN10
cb_p2a_avalon_addr_b1_i[10] => Selector49.IN10
cb_p2a_avalon_addr_b1_i[11] => Selector48.IN10
cb_p2a_avalon_addr_b1_i[12] => Selector47.IN10
cb_p2a_avalon_addr_b1_i[13] => Selector46.IN10
cb_p2a_avalon_addr_b1_i[14] => Selector45.IN10
cb_p2a_avalon_addr_b1_i[15] => Selector44.IN10
cb_p2a_avalon_addr_b1_i[16] => Selector43.IN10
cb_p2a_avalon_addr_b1_i[17] => Selector42.IN10
cb_p2a_avalon_addr_b1_i[18] => Selector41.IN10
cb_p2a_avalon_addr_b1_i[19] => Selector40.IN10
cb_p2a_avalon_addr_b1_i[20] => Selector39.IN10
cb_p2a_avalon_addr_b1_i[21] => Selector38.IN10
cb_p2a_avalon_addr_b1_i[22] => Selector37.IN10
cb_p2a_avalon_addr_b1_i[23] => Selector36.IN10
cb_p2a_avalon_addr_b1_i[24] => Selector35.IN10
cb_p2a_avalon_addr_b1_i[25] => Selector34.IN10
cb_p2a_avalon_addr_b1_i[26] => Selector33.IN10
cb_p2a_avalon_addr_b1_i[27] => Selector32.IN10
cb_p2a_avalon_addr_b1_i[28] => Selector31.IN10
cb_p2a_avalon_addr_b1_i[29] => Selector30.IN10
cb_p2a_avalon_addr_b1_i[30] => Selector29.IN10
cb_p2a_avalon_addr_b1_i[31] => Selector28.IN10
cb_p2a_avalon_addr_b2_i[0] => ~NO_FANOUT~
cb_p2a_avalon_addr_b2_i[1] => ~NO_FANOUT~
cb_p2a_avalon_addr_b2_i[2] => ~NO_FANOUT~
cb_p2a_avalon_addr_b2_i[3] => ~NO_FANOUT~
cb_p2a_avalon_addr_b2_i[4] => Selector55.IN11
cb_p2a_avalon_addr_b2_i[5] => Selector54.IN11
cb_p2a_avalon_addr_b2_i[6] => Selector53.IN11
cb_p2a_avalon_addr_b2_i[7] => Selector52.IN11
cb_p2a_avalon_addr_b2_i[8] => Selector51.IN11
cb_p2a_avalon_addr_b2_i[9] => Selector50.IN11
cb_p2a_avalon_addr_b2_i[10] => Selector49.IN11
cb_p2a_avalon_addr_b2_i[11] => Selector48.IN11
cb_p2a_avalon_addr_b2_i[12] => Selector47.IN11
cb_p2a_avalon_addr_b2_i[13] => Selector46.IN11
cb_p2a_avalon_addr_b2_i[14] => Selector45.IN11
cb_p2a_avalon_addr_b2_i[15] => Selector44.IN11
cb_p2a_avalon_addr_b2_i[16] => Selector43.IN11
cb_p2a_avalon_addr_b2_i[17] => Selector42.IN11
cb_p2a_avalon_addr_b2_i[18] => Selector41.IN11
cb_p2a_avalon_addr_b2_i[19] => Selector40.IN11
cb_p2a_avalon_addr_b2_i[20] => Selector39.IN11
cb_p2a_avalon_addr_b2_i[21] => Selector38.IN11
cb_p2a_avalon_addr_b2_i[22] => Selector37.IN11
cb_p2a_avalon_addr_b2_i[23] => Selector36.IN11
cb_p2a_avalon_addr_b2_i[24] => Selector35.IN11
cb_p2a_avalon_addr_b2_i[25] => Selector34.IN11
cb_p2a_avalon_addr_b2_i[26] => Selector33.IN11
cb_p2a_avalon_addr_b2_i[27] => Selector32.IN11
cb_p2a_avalon_addr_b2_i[28] => Selector31.IN11
cb_p2a_avalon_addr_b2_i[29] => Selector30.IN11
cb_p2a_avalon_addr_b2_i[30] => Selector29.IN11
cb_p2a_avalon_addr_b2_i[31] => Selector28.IN11
cb_p2a_avalon_addr_b3_i[0] => ~NO_FANOUT~
cb_p2a_avalon_addr_b3_i[1] => ~NO_FANOUT~
cb_p2a_avalon_addr_b3_i[2] => ~NO_FANOUT~
cb_p2a_avalon_addr_b3_i[3] => ~NO_FANOUT~
cb_p2a_avalon_addr_b3_i[4] => Selector55.IN12
cb_p2a_avalon_addr_b3_i[5] => Selector54.IN12
cb_p2a_avalon_addr_b3_i[6] => Selector53.IN12
cb_p2a_avalon_addr_b3_i[7] => Selector52.IN12
cb_p2a_avalon_addr_b3_i[8] => Selector51.IN12
cb_p2a_avalon_addr_b3_i[9] => Selector50.IN12
cb_p2a_avalon_addr_b3_i[10] => Selector49.IN12
cb_p2a_avalon_addr_b3_i[11] => Selector48.IN12
cb_p2a_avalon_addr_b3_i[12] => Selector47.IN12
cb_p2a_avalon_addr_b3_i[13] => Selector46.IN12
cb_p2a_avalon_addr_b3_i[14] => Selector45.IN12
cb_p2a_avalon_addr_b3_i[15] => Selector44.IN12
cb_p2a_avalon_addr_b3_i[16] => Selector43.IN12
cb_p2a_avalon_addr_b3_i[17] => Selector42.IN12
cb_p2a_avalon_addr_b3_i[18] => Selector41.IN12
cb_p2a_avalon_addr_b3_i[19] => Selector40.IN12
cb_p2a_avalon_addr_b3_i[20] => Selector39.IN12
cb_p2a_avalon_addr_b3_i[21] => Selector38.IN12
cb_p2a_avalon_addr_b3_i[22] => Selector37.IN12
cb_p2a_avalon_addr_b3_i[23] => Selector36.IN12
cb_p2a_avalon_addr_b3_i[24] => Selector35.IN12
cb_p2a_avalon_addr_b3_i[25] => Selector34.IN12
cb_p2a_avalon_addr_b3_i[26] => Selector33.IN12
cb_p2a_avalon_addr_b3_i[27] => Selector32.IN12
cb_p2a_avalon_addr_b3_i[28] => Selector31.IN12
cb_p2a_avalon_addr_b3_i[29] => Selector30.IN12
cb_p2a_avalon_addr_b3_i[30] => Selector29.IN12
cb_p2a_avalon_addr_b3_i[31] => Selector28.IN12
cb_p2a_avalon_addr_b4_i[0] => ~NO_FANOUT~
cb_p2a_avalon_addr_b4_i[1] => ~NO_FANOUT~
cb_p2a_avalon_addr_b4_i[2] => ~NO_FANOUT~
cb_p2a_avalon_addr_b4_i[3] => ~NO_FANOUT~
cb_p2a_avalon_addr_b4_i[4] => Selector55.IN13
cb_p2a_avalon_addr_b4_i[5] => Selector54.IN13
cb_p2a_avalon_addr_b4_i[6] => Selector53.IN13
cb_p2a_avalon_addr_b4_i[7] => Selector52.IN13
cb_p2a_avalon_addr_b4_i[8] => Selector51.IN13
cb_p2a_avalon_addr_b4_i[9] => Selector50.IN13
cb_p2a_avalon_addr_b4_i[10] => Selector49.IN13
cb_p2a_avalon_addr_b4_i[11] => Selector48.IN13
cb_p2a_avalon_addr_b4_i[12] => Selector47.IN13
cb_p2a_avalon_addr_b4_i[13] => Selector46.IN13
cb_p2a_avalon_addr_b4_i[14] => Selector45.IN13
cb_p2a_avalon_addr_b4_i[15] => Selector44.IN13
cb_p2a_avalon_addr_b4_i[16] => Selector43.IN13
cb_p2a_avalon_addr_b4_i[17] => Selector42.IN13
cb_p2a_avalon_addr_b4_i[18] => Selector41.IN13
cb_p2a_avalon_addr_b4_i[19] => Selector40.IN13
cb_p2a_avalon_addr_b4_i[20] => Selector39.IN13
cb_p2a_avalon_addr_b4_i[21] => Selector38.IN13
cb_p2a_avalon_addr_b4_i[22] => Selector37.IN13
cb_p2a_avalon_addr_b4_i[23] => Selector36.IN13
cb_p2a_avalon_addr_b4_i[24] => Selector35.IN13
cb_p2a_avalon_addr_b4_i[25] => Selector34.IN13
cb_p2a_avalon_addr_b4_i[26] => Selector33.IN13
cb_p2a_avalon_addr_b4_i[27] => Selector32.IN13
cb_p2a_avalon_addr_b4_i[28] => Selector31.IN13
cb_p2a_avalon_addr_b4_i[29] => Selector30.IN13
cb_p2a_avalon_addr_b4_i[30] => Selector29.IN13
cb_p2a_avalon_addr_b4_i[31] => Selector28.IN13
cb_p2a_avalon_addr_b5_i[0] => ~NO_FANOUT~
cb_p2a_avalon_addr_b5_i[1] => ~NO_FANOUT~
cb_p2a_avalon_addr_b5_i[2] => ~NO_FANOUT~
cb_p2a_avalon_addr_b5_i[3] => ~NO_FANOUT~
cb_p2a_avalon_addr_b5_i[4] => Selector55.IN14
cb_p2a_avalon_addr_b5_i[5] => Selector54.IN14
cb_p2a_avalon_addr_b5_i[6] => Selector53.IN14
cb_p2a_avalon_addr_b5_i[7] => Selector52.IN14
cb_p2a_avalon_addr_b5_i[8] => Selector51.IN14
cb_p2a_avalon_addr_b5_i[9] => Selector50.IN14
cb_p2a_avalon_addr_b5_i[10] => Selector49.IN14
cb_p2a_avalon_addr_b5_i[11] => Selector48.IN14
cb_p2a_avalon_addr_b5_i[12] => Selector47.IN14
cb_p2a_avalon_addr_b5_i[13] => Selector46.IN14
cb_p2a_avalon_addr_b5_i[14] => Selector45.IN14
cb_p2a_avalon_addr_b5_i[15] => Selector44.IN14
cb_p2a_avalon_addr_b5_i[16] => Selector43.IN14
cb_p2a_avalon_addr_b5_i[17] => Selector42.IN14
cb_p2a_avalon_addr_b5_i[18] => Selector41.IN14
cb_p2a_avalon_addr_b5_i[19] => Selector40.IN14
cb_p2a_avalon_addr_b5_i[20] => Selector39.IN14
cb_p2a_avalon_addr_b5_i[21] => Selector38.IN14
cb_p2a_avalon_addr_b5_i[22] => Selector37.IN14
cb_p2a_avalon_addr_b5_i[23] => Selector36.IN14
cb_p2a_avalon_addr_b5_i[24] => Selector35.IN14
cb_p2a_avalon_addr_b5_i[25] => Selector34.IN14
cb_p2a_avalon_addr_b5_i[26] => Selector33.IN14
cb_p2a_avalon_addr_b5_i[27] => Selector32.IN14
cb_p2a_avalon_addr_b5_i[28] => Selector31.IN14
cb_p2a_avalon_addr_b5_i[29] => Selector30.IN14
cb_p2a_avalon_addr_b5_i[30] => Selector29.IN14
cb_p2a_avalon_addr_b5_i[31] => Selector28.IN14
cb_p2a_avalon_addr_b6_i[0] => ~NO_FANOUT~
cb_p2a_avalon_addr_b6_i[1] => ~NO_FANOUT~
cb_p2a_avalon_addr_b6_i[2] => ~NO_FANOUT~
cb_p2a_avalon_addr_b6_i[3] => ~NO_FANOUT~
cb_p2a_avalon_addr_b6_i[4] => Selector55.IN15
cb_p2a_avalon_addr_b6_i[5] => Selector54.IN15
cb_p2a_avalon_addr_b6_i[6] => Selector53.IN15
cb_p2a_avalon_addr_b6_i[7] => Selector52.IN15
cb_p2a_avalon_addr_b6_i[8] => Selector51.IN15
cb_p2a_avalon_addr_b6_i[9] => Selector50.IN15
cb_p2a_avalon_addr_b6_i[10] => Selector49.IN15
cb_p2a_avalon_addr_b6_i[11] => Selector48.IN15
cb_p2a_avalon_addr_b6_i[12] => Selector47.IN15
cb_p2a_avalon_addr_b6_i[13] => Selector46.IN15
cb_p2a_avalon_addr_b6_i[14] => Selector45.IN15
cb_p2a_avalon_addr_b6_i[15] => Selector44.IN15
cb_p2a_avalon_addr_b6_i[16] => Selector43.IN15
cb_p2a_avalon_addr_b6_i[17] => Selector42.IN15
cb_p2a_avalon_addr_b6_i[18] => Selector41.IN15
cb_p2a_avalon_addr_b6_i[19] => Selector40.IN15
cb_p2a_avalon_addr_b6_i[20] => Selector39.IN15
cb_p2a_avalon_addr_b6_i[21] => Selector38.IN15
cb_p2a_avalon_addr_b6_i[22] => Selector37.IN15
cb_p2a_avalon_addr_b6_i[23] => Selector36.IN15
cb_p2a_avalon_addr_b6_i[24] => Selector35.IN15
cb_p2a_avalon_addr_b6_i[25] => Selector34.IN15
cb_p2a_avalon_addr_b6_i[26] => Selector33.IN15
cb_p2a_avalon_addr_b6_i[27] => Selector32.IN15
cb_p2a_avalon_addr_b6_i[28] => Selector31.IN15
cb_p2a_avalon_addr_b6_i[29] => Selector30.IN15
cb_p2a_avalon_addr_b6_i[30] => Selector29.IN15
cb_p2a_avalon_addr_b6_i[31] => Selector28.IN15
PCIeAddr_i[0] => AvlAddr_o[0].DATAIN
PCIeAddr_i[1] => AvlAddr_o[1].DATAIN
PCIeAddr_i[2] => AvlAddr_o[2].DATAIN
PCIeAddr_i[3] => AvlAddr_o[3].DATAIN
PCIeAddr_i[4] => AvlAddr_o.IN1
PCIeAddr_i[5] => AvlAddr_o.IN1
PCIeAddr_i[6] => AvlAddr_o.IN1
PCIeAddr_i[7] => AvlAddr_o.IN1
PCIeAddr_i[8] => AvlAddr_o.IN1
PCIeAddr_i[9] => AvlAddr_o.IN1
PCIeAddr_i[10] => AvlAddr_o.IN1
PCIeAddr_i[11] => AvlAddr_o.IN1
PCIeAddr_i[12] => AvlAddr_o.IN1
PCIeAddr_i[13] => AvlAddr_o.IN1
PCIeAddr_i[14] => AvlAddr_o.IN1
PCIeAddr_i[15] => AvlAddr_o.IN1
PCIeAddr_i[16] => AvlAddr_o.IN1
PCIeAddr_i[17] => AvlAddr_o.IN1
PCIeAddr_i[18] => AvlAddr_o.IN1
PCIeAddr_i[19] => AvlAddr_o.IN1
PCIeAddr_i[20] => AvlAddr_o.IN1
PCIeAddr_i[21] => AvlAddr_o.IN1
PCIeAddr_i[22] => AvlAddr_o.IN1
PCIeAddr_i[23] => AvlAddr_o.IN1
PCIeAddr_i[24] => AvlAddr_o.IN1
PCIeAddr_i[25] => AvlAddr_o.IN1
PCIeAddr_i[26] => AvlAddr_o.IN1
PCIeAddr_i[27] => AvlAddr_o.IN1
PCIeAddr_i[28] => AvlAddr_o.IN1
PCIeAddr_i[29] => AvlAddr_o.IN1
PCIeAddr_i[30] => AvlAddr_o.IN1
PCIeAddr_i[31] => AvlAddr_o.IN1
BarHit_i[0] => Decoder0.IN6
BarHit_i[1] => Decoder0.IN5
BarHit_i[2] => Decoder0.IN4
BarHit_i[3] => Decoder0.IN3
BarHit_i[4] => Decoder0.IN2
BarHit_i[5] => Decoder0.IN1
BarHit_i[6] => Decoder0.IN0
AvlAddr_o[0] <= PCIeAddr_i[0].DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[1] <= PCIeAddr_i[1].DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[2] <= PCIeAddr_i[2].DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[3] <= PCIeAddr_i[3].DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[4] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[5] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[6] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[7] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[8] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[9] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[10] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[11] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[12] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[13] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[14] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[15] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[16] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[17] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[18] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[19] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[20] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[21] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[22] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[23] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[24] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[25] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[26] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[27] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[28] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[29] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[30] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[31] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo
data[0] => scfifo_fj31:auto_generated.data[0]
data[1] => scfifo_fj31:auto_generated.data[1]
data[2] => scfifo_fj31:auto_generated.data[2]
data[3] => scfifo_fj31:auto_generated.data[3]
data[4] => scfifo_fj31:auto_generated.data[4]
data[5] => scfifo_fj31:auto_generated.data[5]
data[6] => scfifo_fj31:auto_generated.data[6]
data[7] => scfifo_fj31:auto_generated.data[7]
data[8] => scfifo_fj31:auto_generated.data[8]
data[9] => scfifo_fj31:auto_generated.data[9]
data[10] => scfifo_fj31:auto_generated.data[10]
data[11] => scfifo_fj31:auto_generated.data[11]
data[12] => scfifo_fj31:auto_generated.data[12]
data[13] => scfifo_fj31:auto_generated.data[13]
data[14] => scfifo_fj31:auto_generated.data[14]
data[15] => scfifo_fj31:auto_generated.data[15]
data[16] => scfifo_fj31:auto_generated.data[16]
data[17] => scfifo_fj31:auto_generated.data[17]
data[18] => scfifo_fj31:auto_generated.data[18]
data[19] => scfifo_fj31:auto_generated.data[19]
data[20] => scfifo_fj31:auto_generated.data[20]
data[21] => scfifo_fj31:auto_generated.data[21]
data[22] => scfifo_fj31:auto_generated.data[22]
data[23] => scfifo_fj31:auto_generated.data[23]
data[24] => scfifo_fj31:auto_generated.data[24]
data[25] => scfifo_fj31:auto_generated.data[25]
data[26] => scfifo_fj31:auto_generated.data[26]
data[27] => scfifo_fj31:auto_generated.data[27]
data[28] => scfifo_fj31:auto_generated.data[28]
data[29] => scfifo_fj31:auto_generated.data[29]
data[30] => scfifo_fj31:auto_generated.data[30]
data[31] => scfifo_fj31:auto_generated.data[31]
data[32] => scfifo_fj31:auto_generated.data[32]
data[33] => scfifo_fj31:auto_generated.data[33]
data[34] => scfifo_fj31:auto_generated.data[34]
data[35] => scfifo_fj31:auto_generated.data[35]
data[36] => scfifo_fj31:auto_generated.data[36]
data[37] => scfifo_fj31:auto_generated.data[37]
data[38] => scfifo_fj31:auto_generated.data[38]
data[39] => scfifo_fj31:auto_generated.data[39]
data[40] => scfifo_fj31:auto_generated.data[40]
data[41] => scfifo_fj31:auto_generated.data[41]
data[42] => scfifo_fj31:auto_generated.data[42]
data[43] => scfifo_fj31:auto_generated.data[43]
data[44] => scfifo_fj31:auto_generated.data[44]
data[45] => scfifo_fj31:auto_generated.data[45]
data[46] => scfifo_fj31:auto_generated.data[46]
data[47] => scfifo_fj31:auto_generated.data[47]
data[48] => scfifo_fj31:auto_generated.data[48]
data[49] => scfifo_fj31:auto_generated.data[49]
data[50] => scfifo_fj31:auto_generated.data[50]
data[51] => scfifo_fj31:auto_generated.data[51]
data[52] => scfifo_fj31:auto_generated.data[52]
data[53] => scfifo_fj31:auto_generated.data[53]
data[54] => scfifo_fj31:auto_generated.data[54]
data[55] => scfifo_fj31:auto_generated.data[55]
data[56] => scfifo_fj31:auto_generated.data[56]
q[0] <= scfifo_fj31:auto_generated.q[0]
q[1] <= scfifo_fj31:auto_generated.q[1]
q[2] <= scfifo_fj31:auto_generated.q[2]
q[3] <= scfifo_fj31:auto_generated.q[3]
q[4] <= scfifo_fj31:auto_generated.q[4]
q[5] <= scfifo_fj31:auto_generated.q[5]
q[6] <= scfifo_fj31:auto_generated.q[6]
q[7] <= scfifo_fj31:auto_generated.q[7]
q[8] <= scfifo_fj31:auto_generated.q[8]
q[9] <= scfifo_fj31:auto_generated.q[9]
q[10] <= scfifo_fj31:auto_generated.q[10]
q[11] <= scfifo_fj31:auto_generated.q[11]
q[12] <= scfifo_fj31:auto_generated.q[12]
q[13] <= scfifo_fj31:auto_generated.q[13]
q[14] <= scfifo_fj31:auto_generated.q[14]
q[15] <= scfifo_fj31:auto_generated.q[15]
q[16] <= scfifo_fj31:auto_generated.q[16]
q[17] <= scfifo_fj31:auto_generated.q[17]
q[18] <= scfifo_fj31:auto_generated.q[18]
q[19] <= scfifo_fj31:auto_generated.q[19]
q[20] <= scfifo_fj31:auto_generated.q[20]
q[21] <= scfifo_fj31:auto_generated.q[21]
q[22] <= scfifo_fj31:auto_generated.q[22]
q[23] <= scfifo_fj31:auto_generated.q[23]
q[24] <= scfifo_fj31:auto_generated.q[24]
q[25] <= scfifo_fj31:auto_generated.q[25]
q[26] <= scfifo_fj31:auto_generated.q[26]
q[27] <= scfifo_fj31:auto_generated.q[27]
q[28] <= scfifo_fj31:auto_generated.q[28]
q[29] <= scfifo_fj31:auto_generated.q[29]
q[30] <= scfifo_fj31:auto_generated.q[30]
q[31] <= scfifo_fj31:auto_generated.q[31]
q[32] <= scfifo_fj31:auto_generated.q[32]
q[33] <= scfifo_fj31:auto_generated.q[33]
q[34] <= scfifo_fj31:auto_generated.q[34]
q[35] <= scfifo_fj31:auto_generated.q[35]
q[36] <= scfifo_fj31:auto_generated.q[36]
q[37] <= scfifo_fj31:auto_generated.q[37]
q[38] <= scfifo_fj31:auto_generated.q[38]
q[39] <= scfifo_fj31:auto_generated.q[39]
q[40] <= scfifo_fj31:auto_generated.q[40]
q[41] <= scfifo_fj31:auto_generated.q[41]
q[42] <= scfifo_fj31:auto_generated.q[42]
q[43] <= scfifo_fj31:auto_generated.q[43]
q[44] <= scfifo_fj31:auto_generated.q[44]
q[45] <= scfifo_fj31:auto_generated.q[45]
q[46] <= scfifo_fj31:auto_generated.q[46]
q[47] <= scfifo_fj31:auto_generated.q[47]
q[48] <= scfifo_fj31:auto_generated.q[48]
q[49] <= scfifo_fj31:auto_generated.q[49]
q[50] <= scfifo_fj31:auto_generated.q[50]
q[51] <= scfifo_fj31:auto_generated.q[51]
q[52] <= scfifo_fj31:auto_generated.q[52]
q[53] <= scfifo_fj31:auto_generated.q[53]
q[54] <= scfifo_fj31:auto_generated.q[54]
q[55] <= scfifo_fj31:auto_generated.q[55]
q[56] <= scfifo_fj31:auto_generated.q[56]
wrreq => scfifo_fj31:auto_generated.wrreq
rdreq => scfifo_fj31:auto_generated.rdreq
clock => scfifo_fj31:auto_generated.clock
aclr => scfifo_fj31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_fj31:auto_generated.empty
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_fj31:auto_generated.usedw[0]
usedw[1] <= scfifo_fj31:auto_generated.usedw[1]
usedw[2] <= scfifo_fj31:auto_generated.usedw[2]
usedw[3] <= scfifo_fj31:auto_generated.usedw[3]


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated
aclr => a_dpfifo_mp31:dpfifo.aclr
clock => a_dpfifo_mp31:dpfifo.clock
data[0] => a_dpfifo_mp31:dpfifo.data[0]
data[1] => a_dpfifo_mp31:dpfifo.data[1]
data[2] => a_dpfifo_mp31:dpfifo.data[2]
data[3] => a_dpfifo_mp31:dpfifo.data[3]
data[4] => a_dpfifo_mp31:dpfifo.data[4]
data[5] => a_dpfifo_mp31:dpfifo.data[5]
data[6] => a_dpfifo_mp31:dpfifo.data[6]
data[7] => a_dpfifo_mp31:dpfifo.data[7]
data[8] => a_dpfifo_mp31:dpfifo.data[8]
data[9] => a_dpfifo_mp31:dpfifo.data[9]
data[10] => a_dpfifo_mp31:dpfifo.data[10]
data[11] => a_dpfifo_mp31:dpfifo.data[11]
data[12] => a_dpfifo_mp31:dpfifo.data[12]
data[13] => a_dpfifo_mp31:dpfifo.data[13]
data[14] => a_dpfifo_mp31:dpfifo.data[14]
data[15] => a_dpfifo_mp31:dpfifo.data[15]
data[16] => a_dpfifo_mp31:dpfifo.data[16]
data[17] => a_dpfifo_mp31:dpfifo.data[17]
data[18] => a_dpfifo_mp31:dpfifo.data[18]
data[19] => a_dpfifo_mp31:dpfifo.data[19]
data[20] => a_dpfifo_mp31:dpfifo.data[20]
data[21] => a_dpfifo_mp31:dpfifo.data[21]
data[22] => a_dpfifo_mp31:dpfifo.data[22]
data[23] => a_dpfifo_mp31:dpfifo.data[23]
data[24] => a_dpfifo_mp31:dpfifo.data[24]
data[25] => a_dpfifo_mp31:dpfifo.data[25]
data[26] => a_dpfifo_mp31:dpfifo.data[26]
data[27] => a_dpfifo_mp31:dpfifo.data[27]
data[28] => a_dpfifo_mp31:dpfifo.data[28]
data[29] => a_dpfifo_mp31:dpfifo.data[29]
data[30] => a_dpfifo_mp31:dpfifo.data[30]
data[31] => a_dpfifo_mp31:dpfifo.data[31]
data[32] => a_dpfifo_mp31:dpfifo.data[32]
data[33] => a_dpfifo_mp31:dpfifo.data[33]
data[34] => a_dpfifo_mp31:dpfifo.data[34]
data[35] => a_dpfifo_mp31:dpfifo.data[35]
data[36] => a_dpfifo_mp31:dpfifo.data[36]
data[37] => a_dpfifo_mp31:dpfifo.data[37]
data[38] => a_dpfifo_mp31:dpfifo.data[38]
data[39] => a_dpfifo_mp31:dpfifo.data[39]
data[40] => a_dpfifo_mp31:dpfifo.data[40]
data[41] => a_dpfifo_mp31:dpfifo.data[41]
data[42] => a_dpfifo_mp31:dpfifo.data[42]
data[43] => a_dpfifo_mp31:dpfifo.data[43]
data[44] => a_dpfifo_mp31:dpfifo.data[44]
data[45] => a_dpfifo_mp31:dpfifo.data[45]
data[46] => a_dpfifo_mp31:dpfifo.data[46]
data[47] => a_dpfifo_mp31:dpfifo.data[47]
data[48] => a_dpfifo_mp31:dpfifo.data[48]
data[49] => a_dpfifo_mp31:dpfifo.data[49]
data[50] => a_dpfifo_mp31:dpfifo.data[50]
data[51] => a_dpfifo_mp31:dpfifo.data[51]
data[52] => a_dpfifo_mp31:dpfifo.data[52]
data[53] => a_dpfifo_mp31:dpfifo.data[53]
data[54] => a_dpfifo_mp31:dpfifo.data[54]
data[55] => a_dpfifo_mp31:dpfifo.data[55]
data[56] => a_dpfifo_mp31:dpfifo.data[56]
empty <= a_dpfifo_mp31:dpfifo.empty
q[0] <= a_dpfifo_mp31:dpfifo.q[0]
q[1] <= a_dpfifo_mp31:dpfifo.q[1]
q[2] <= a_dpfifo_mp31:dpfifo.q[2]
q[3] <= a_dpfifo_mp31:dpfifo.q[3]
q[4] <= a_dpfifo_mp31:dpfifo.q[4]
q[5] <= a_dpfifo_mp31:dpfifo.q[5]
q[6] <= a_dpfifo_mp31:dpfifo.q[6]
q[7] <= a_dpfifo_mp31:dpfifo.q[7]
q[8] <= a_dpfifo_mp31:dpfifo.q[8]
q[9] <= a_dpfifo_mp31:dpfifo.q[9]
q[10] <= a_dpfifo_mp31:dpfifo.q[10]
q[11] <= a_dpfifo_mp31:dpfifo.q[11]
q[12] <= a_dpfifo_mp31:dpfifo.q[12]
q[13] <= a_dpfifo_mp31:dpfifo.q[13]
q[14] <= a_dpfifo_mp31:dpfifo.q[14]
q[15] <= a_dpfifo_mp31:dpfifo.q[15]
q[16] <= a_dpfifo_mp31:dpfifo.q[16]
q[17] <= a_dpfifo_mp31:dpfifo.q[17]
q[18] <= a_dpfifo_mp31:dpfifo.q[18]
q[19] <= a_dpfifo_mp31:dpfifo.q[19]
q[20] <= a_dpfifo_mp31:dpfifo.q[20]
q[21] <= a_dpfifo_mp31:dpfifo.q[21]
q[22] <= a_dpfifo_mp31:dpfifo.q[22]
q[23] <= a_dpfifo_mp31:dpfifo.q[23]
q[24] <= a_dpfifo_mp31:dpfifo.q[24]
q[25] <= a_dpfifo_mp31:dpfifo.q[25]
q[26] <= a_dpfifo_mp31:dpfifo.q[26]
q[27] <= a_dpfifo_mp31:dpfifo.q[27]
q[28] <= a_dpfifo_mp31:dpfifo.q[28]
q[29] <= a_dpfifo_mp31:dpfifo.q[29]
q[30] <= a_dpfifo_mp31:dpfifo.q[30]
q[31] <= a_dpfifo_mp31:dpfifo.q[31]
q[32] <= a_dpfifo_mp31:dpfifo.q[32]
q[33] <= a_dpfifo_mp31:dpfifo.q[33]
q[34] <= a_dpfifo_mp31:dpfifo.q[34]
q[35] <= a_dpfifo_mp31:dpfifo.q[35]
q[36] <= a_dpfifo_mp31:dpfifo.q[36]
q[37] <= a_dpfifo_mp31:dpfifo.q[37]
q[38] <= a_dpfifo_mp31:dpfifo.q[38]
q[39] <= a_dpfifo_mp31:dpfifo.q[39]
q[40] <= a_dpfifo_mp31:dpfifo.q[40]
q[41] <= a_dpfifo_mp31:dpfifo.q[41]
q[42] <= a_dpfifo_mp31:dpfifo.q[42]
q[43] <= a_dpfifo_mp31:dpfifo.q[43]
q[44] <= a_dpfifo_mp31:dpfifo.q[44]
q[45] <= a_dpfifo_mp31:dpfifo.q[45]
q[46] <= a_dpfifo_mp31:dpfifo.q[46]
q[47] <= a_dpfifo_mp31:dpfifo.q[47]
q[48] <= a_dpfifo_mp31:dpfifo.q[48]
q[49] <= a_dpfifo_mp31:dpfifo.q[49]
q[50] <= a_dpfifo_mp31:dpfifo.q[50]
q[51] <= a_dpfifo_mp31:dpfifo.q[51]
q[52] <= a_dpfifo_mp31:dpfifo.q[52]
q[53] <= a_dpfifo_mp31:dpfifo.q[53]
q[54] <= a_dpfifo_mp31:dpfifo.q[54]
q[55] <= a_dpfifo_mp31:dpfifo.q[55]
q[56] <= a_dpfifo_mp31:dpfifo.q[56]
rdreq => a_dpfifo_mp31:dpfifo.rreq
usedw[0] <= a_dpfifo_mp31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_mp31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_mp31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_mp31:dpfifo.usedw[3]
wrreq => a_dpfifo_mp31:dpfifo.wreq


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_orb:rd_ptr_msb.aclr
aclr => cntr_5s7:usedw_counter.aclr
aclr => cntr_prb:wr_ptr.aclr
clock => altsyncram_r2e1:FIFOram.clock0
clock => altsyncram_r2e1:FIFOram.clock1
clock => cntr_orb:rd_ptr_msb.clock
clock => cntr_5s7:usedw_counter.clock
clock => cntr_prb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_r2e1:FIFOram.data_a[0]
data[1] => altsyncram_r2e1:FIFOram.data_a[1]
data[2] => altsyncram_r2e1:FIFOram.data_a[2]
data[3] => altsyncram_r2e1:FIFOram.data_a[3]
data[4] => altsyncram_r2e1:FIFOram.data_a[4]
data[5] => altsyncram_r2e1:FIFOram.data_a[5]
data[6] => altsyncram_r2e1:FIFOram.data_a[6]
data[7] => altsyncram_r2e1:FIFOram.data_a[7]
data[8] => altsyncram_r2e1:FIFOram.data_a[8]
data[9] => altsyncram_r2e1:FIFOram.data_a[9]
data[10] => altsyncram_r2e1:FIFOram.data_a[10]
data[11] => altsyncram_r2e1:FIFOram.data_a[11]
data[12] => altsyncram_r2e1:FIFOram.data_a[12]
data[13] => altsyncram_r2e1:FIFOram.data_a[13]
data[14] => altsyncram_r2e1:FIFOram.data_a[14]
data[15] => altsyncram_r2e1:FIFOram.data_a[15]
data[16] => altsyncram_r2e1:FIFOram.data_a[16]
data[17] => altsyncram_r2e1:FIFOram.data_a[17]
data[18] => altsyncram_r2e1:FIFOram.data_a[18]
data[19] => altsyncram_r2e1:FIFOram.data_a[19]
data[20] => altsyncram_r2e1:FIFOram.data_a[20]
data[21] => altsyncram_r2e1:FIFOram.data_a[21]
data[22] => altsyncram_r2e1:FIFOram.data_a[22]
data[23] => altsyncram_r2e1:FIFOram.data_a[23]
data[24] => altsyncram_r2e1:FIFOram.data_a[24]
data[25] => altsyncram_r2e1:FIFOram.data_a[25]
data[26] => altsyncram_r2e1:FIFOram.data_a[26]
data[27] => altsyncram_r2e1:FIFOram.data_a[27]
data[28] => altsyncram_r2e1:FIFOram.data_a[28]
data[29] => altsyncram_r2e1:FIFOram.data_a[29]
data[30] => altsyncram_r2e1:FIFOram.data_a[30]
data[31] => altsyncram_r2e1:FIFOram.data_a[31]
data[32] => altsyncram_r2e1:FIFOram.data_a[32]
data[33] => altsyncram_r2e1:FIFOram.data_a[33]
data[34] => altsyncram_r2e1:FIFOram.data_a[34]
data[35] => altsyncram_r2e1:FIFOram.data_a[35]
data[36] => altsyncram_r2e1:FIFOram.data_a[36]
data[37] => altsyncram_r2e1:FIFOram.data_a[37]
data[38] => altsyncram_r2e1:FIFOram.data_a[38]
data[39] => altsyncram_r2e1:FIFOram.data_a[39]
data[40] => altsyncram_r2e1:FIFOram.data_a[40]
data[41] => altsyncram_r2e1:FIFOram.data_a[41]
data[42] => altsyncram_r2e1:FIFOram.data_a[42]
data[43] => altsyncram_r2e1:FIFOram.data_a[43]
data[44] => altsyncram_r2e1:FIFOram.data_a[44]
data[45] => altsyncram_r2e1:FIFOram.data_a[45]
data[46] => altsyncram_r2e1:FIFOram.data_a[46]
data[47] => altsyncram_r2e1:FIFOram.data_a[47]
data[48] => altsyncram_r2e1:FIFOram.data_a[48]
data[49] => altsyncram_r2e1:FIFOram.data_a[49]
data[50] => altsyncram_r2e1:FIFOram.data_a[50]
data[51] => altsyncram_r2e1:FIFOram.data_a[51]
data[52] => altsyncram_r2e1:FIFOram.data_a[52]
data[53] => altsyncram_r2e1:FIFOram.data_a[53]
data[54] => altsyncram_r2e1:FIFOram.data_a[54]
data[55] => altsyncram_r2e1:FIFOram.data_a[55]
data[56] => altsyncram_r2e1:FIFOram.data_a[56]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_r2e1:FIFOram.q_b[0]
q[1] <= altsyncram_r2e1:FIFOram.q_b[1]
q[2] <= altsyncram_r2e1:FIFOram.q_b[2]
q[3] <= altsyncram_r2e1:FIFOram.q_b[3]
q[4] <= altsyncram_r2e1:FIFOram.q_b[4]
q[5] <= altsyncram_r2e1:FIFOram.q_b[5]
q[6] <= altsyncram_r2e1:FIFOram.q_b[6]
q[7] <= altsyncram_r2e1:FIFOram.q_b[7]
q[8] <= altsyncram_r2e1:FIFOram.q_b[8]
q[9] <= altsyncram_r2e1:FIFOram.q_b[9]
q[10] <= altsyncram_r2e1:FIFOram.q_b[10]
q[11] <= altsyncram_r2e1:FIFOram.q_b[11]
q[12] <= altsyncram_r2e1:FIFOram.q_b[12]
q[13] <= altsyncram_r2e1:FIFOram.q_b[13]
q[14] <= altsyncram_r2e1:FIFOram.q_b[14]
q[15] <= altsyncram_r2e1:FIFOram.q_b[15]
q[16] <= altsyncram_r2e1:FIFOram.q_b[16]
q[17] <= altsyncram_r2e1:FIFOram.q_b[17]
q[18] <= altsyncram_r2e1:FIFOram.q_b[18]
q[19] <= altsyncram_r2e1:FIFOram.q_b[19]
q[20] <= altsyncram_r2e1:FIFOram.q_b[20]
q[21] <= altsyncram_r2e1:FIFOram.q_b[21]
q[22] <= altsyncram_r2e1:FIFOram.q_b[22]
q[23] <= altsyncram_r2e1:FIFOram.q_b[23]
q[24] <= altsyncram_r2e1:FIFOram.q_b[24]
q[25] <= altsyncram_r2e1:FIFOram.q_b[25]
q[26] <= altsyncram_r2e1:FIFOram.q_b[26]
q[27] <= altsyncram_r2e1:FIFOram.q_b[27]
q[28] <= altsyncram_r2e1:FIFOram.q_b[28]
q[29] <= altsyncram_r2e1:FIFOram.q_b[29]
q[30] <= altsyncram_r2e1:FIFOram.q_b[30]
q[31] <= altsyncram_r2e1:FIFOram.q_b[31]
q[32] <= altsyncram_r2e1:FIFOram.q_b[32]
q[33] <= altsyncram_r2e1:FIFOram.q_b[33]
q[34] <= altsyncram_r2e1:FIFOram.q_b[34]
q[35] <= altsyncram_r2e1:FIFOram.q_b[35]
q[36] <= altsyncram_r2e1:FIFOram.q_b[36]
q[37] <= altsyncram_r2e1:FIFOram.q_b[37]
q[38] <= altsyncram_r2e1:FIFOram.q_b[38]
q[39] <= altsyncram_r2e1:FIFOram.q_b[39]
q[40] <= altsyncram_r2e1:FIFOram.q_b[40]
q[41] <= altsyncram_r2e1:FIFOram.q_b[41]
q[42] <= altsyncram_r2e1:FIFOram.q_b[42]
q[43] <= altsyncram_r2e1:FIFOram.q_b[43]
q[44] <= altsyncram_r2e1:FIFOram.q_b[44]
q[45] <= altsyncram_r2e1:FIFOram.q_b[45]
q[46] <= altsyncram_r2e1:FIFOram.q_b[46]
q[47] <= altsyncram_r2e1:FIFOram.q_b[47]
q[48] <= altsyncram_r2e1:FIFOram.q_b[48]
q[49] <= altsyncram_r2e1:FIFOram.q_b[49]
q[50] <= altsyncram_r2e1:FIFOram.q_b[50]
q[51] <= altsyncram_r2e1:FIFOram.q_b[51]
q[52] <= altsyncram_r2e1:FIFOram.q_b[52]
q[53] <= altsyncram_r2e1:FIFOram.q_b[53]
q[54] <= altsyncram_r2e1:FIFOram.q_b[54]
q[55] <= altsyncram_r2e1:FIFOram.q_b[55]
q[56] <= altsyncram_r2e1:FIFOram.q_b[56]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_orb:rd_ptr_msb.sclr
sclr => cntr_5s7:usedw_counter.sclr
sclr => cntr_prb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_5s7:usedw_counter.q[0]
usedw[1] <= cntr_5s7:usedw_counter.q[1]
usedw[2] <= cntr_5s7:usedw_counter.q[2]
usedw[3] <= cntr_5s7:usedw_counter.q[3]
wreq => valid_wreq.IN0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cmpr_b09:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cmpr_b09:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_orb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_5s7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|cntr_prb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp
Clk_i => ~NO_FANOUT~
AvlClk_i => rd_addr_cntr[0].CLK
AvlClk_i => rd_addr_cntr[1].CLK
AvlClk_i => rd_addr_cntr[2].CLK
AvlClk_i => rd_addr_cntr[3].CLK
AvlClk_i => rd_addr_cntr[4].CLK
AvlClk_i => rd_addr_cntr[5].CLK
AvlClk_i => hol_cntr[0].CLK
AvlClk_i => hol_cntr[1].CLK
AvlClk_i => hol_cntr[2].CLK
AvlClk_i => rxcpl_state[0].CLK
AvlClk_i => rxcpl_state[1].CLK
AvlClk_i => rxcpl_state[2].CLK
AvlClk_i => tag_status_reg[7].CLK
AvlClk_i => last_cpl_reg[7].CLK
AvlClk_i => tag_status_reg[6].CLK
AvlClk_i => last_cpl_reg[6].CLK
AvlClk_i => tag_status_reg[5].CLK
AvlClk_i => last_cpl_reg[5].CLK
AvlClk_i => tag_status_reg[4].CLK
AvlClk_i => last_cpl_reg[4].CLK
AvlClk_i => tag_status_reg[3].CLK
AvlClk_i => last_cpl_reg[3].CLK
AvlClk_i => tag_status_reg[2].CLK
AvlClk_i => last_cpl_reg[2].CLK
AvlClk_i => tag_status_reg[1].CLK
AvlClk_i => last_cpl_reg[1].CLK
AvlClk_i => tag_status_reg[0].CLK
AvlClk_i => last_cpl_reg[0].CLK
AvlClk_i => cpl_req_reg.CLK
Rstn_i => ~NO_FANOUT~
RxmRstn_i => rd_addr_cntr[0].ACLR
RxmRstn_i => rd_addr_cntr[1].ACLR
RxmRstn_i => rd_addr_cntr[2].ACLR
RxmRstn_i => rd_addr_cntr[3].ACLR
RxmRstn_i => rd_addr_cntr[4].ACLR
RxmRstn_i => rd_addr_cntr[5].ACLR
RxmRstn_i => hol_cntr[0].ACLR
RxmRstn_i => hol_cntr[1].ACLR
RxmRstn_i => hol_cntr[2].ACLR
RxmRstn_i => cpl_req_reg.ACLR
RxmRstn_i => last_cpl_reg[0].ACLR
RxmRstn_i => tag_status_reg[0].ACLR
RxmRstn_i => last_cpl_reg[1].ACLR
RxmRstn_i => tag_status_reg[1].ACLR
RxmRstn_i => last_cpl_reg[2].ACLR
RxmRstn_i => tag_status_reg[2].ACLR
RxmRstn_i => last_cpl_reg[3].ACLR
RxmRstn_i => tag_status_reg[3].ACLR
RxmRstn_i => last_cpl_reg[4].ACLR
RxmRstn_i => tag_status_reg[4].ACLR
RxmRstn_i => last_cpl_reg[5].ACLR
RxmRstn_i => tag_status_reg[5].ACLR
RxmRstn_i => last_cpl_reg[6].ACLR
RxmRstn_i => tag_status_reg[6].ACLR
RxmRstn_i => last_cpl_reg[7].ACLR
RxmRstn_i => tag_status_reg[7].ACLR
RxmRstn_i => rxcpl_state[0].ACLR
RxmRstn_i => rxcpl_state[1].ACLR
RxmRstn_i => rxcpl_state[2].ACLR
CplReq_i => cpl_req_rise.IN1
CplReq_i => cpl_req_reg.DATAIN
CplDesc_i[0] => Equal0.IN32
CplDesc_i[0] => Equal2.IN0
CplDesc_i[0] => Equal4.IN32
CplDesc_i[0] => Equal6.IN1
CplDesc_i[0] => Equal8.IN32
CplDesc_i[0] => Equal10.IN1
CplDesc_i[0] => Equal12.IN32
CplDesc_i[0] => Equal14.IN2
CplDesc_i[1] => Equal0.IN31
CplDesc_i[1] => Equal2.IN32
CplDesc_i[1] => Equal4.IN0
CplDesc_i[1] => Equal6.IN0
CplDesc_i[1] => Equal8.IN31
CplDesc_i[1] => Equal10.IN32
CplDesc_i[1] => Equal12.IN1
CplDesc_i[1] => Equal14.IN1
CplDesc_i[2] => Equal0.IN30
CplDesc_i[2] => Equal2.IN31
CplDesc_i[2] => Equal4.IN31
CplDesc_i[2] => Equal6.IN32
CplDesc_i[2] => Equal8.IN0
CplDesc_i[2] => Equal10.IN0
CplDesc_i[2] => Equal12.IN0
CplDesc_i[2] => Equal14.IN0
CplDesc_i[3] => ~NO_FANOUT~
CplDesc_i[4] => last_cpl_reg.DATAB
CplDesc_i[4] => always3.IN1
CplDesc_i[4] => last_cpl_reg.DATAB
CplDesc_i[4] => last_cpl_reg.DATAB
CplDesc_i[4] => last_cpl_reg.DATAB
CplDesc_i[4] => last_cpl_reg.DATAB
CplDesc_i[4] => last_cpl_reg.DATAB
CplDesc_i[4] => last_cpl_reg.DATAB
CplDesc_i[4] => last_cpl_reg.DATAB
CplRdAddr_o[0] <= rd_addr_cntr[0].DB_MAX_OUTPUT_PORT_TYPE
CplRdAddr_o[1] <= rd_addr_cntr[1].DB_MAX_OUTPUT_PORT_TYPE
CplRdAddr_o[2] <= rd_addr_cntr[2].DB_MAX_OUTPUT_PORT_TYPE
CplRdAddr_o[3] <= rd_addr_cntr[3].DB_MAX_OUTPUT_PORT_TYPE
CplRdAddr_o[4] <= rd_addr_cntr[4].DB_MAX_OUTPUT_PORT_TYPE
CplRdAddr_o[5] <= rd_addr_cntr[5].DB_MAX_OUTPUT_PORT_TYPE
CplRdAddr_o[6] <= hol_cntr[0].DB_MAX_OUTPUT_PORT_TYPE
CplRdAddr_o[7] <= hol_cntr[1].DB_MAX_OUTPUT_PORT_TYPE
CplRdAddr_o[8] <= hol_cntr[2].DB_MAX_OUTPUT_PORT_TYPE
CplBufData_i[0] => TxsReadData_o[0].DATAIN
CplBufData_i[1] => TxsReadData_o[1].DATAIN
CplBufData_i[2] => TxsReadData_o[2].DATAIN
CplBufData_i[3] => TxsReadData_o[3].DATAIN
CplBufData_i[4] => TxsReadData_o[4].DATAIN
CplBufData_i[5] => TxsReadData_o[5].DATAIN
CplBufData_i[6] => TxsReadData_o[6].DATAIN
CplBufData_i[7] => TxsReadData_o[7].DATAIN
CplBufData_i[8] => TxsReadData_o[8].DATAIN
CplBufData_i[9] => TxsReadData_o[9].DATAIN
CplBufData_i[10] => TxsReadData_o[10].DATAIN
CplBufData_i[11] => TxsReadData_o[11].DATAIN
CplBufData_i[12] => TxsReadData_o[12].DATAIN
CplBufData_i[13] => TxsReadData_o[13].DATAIN
CplBufData_i[14] => TxsReadData_o[14].DATAIN
CplBufData_i[15] => TxsReadData_o[15].DATAIN
CplBufData_i[16] => TxsReadData_o[16].DATAIN
CplBufData_i[17] => TxsReadData_o[17].DATAIN
CplBufData_i[18] => TxsReadData_o[18].DATAIN
CplBufData_i[19] => TxsReadData_o[19].DATAIN
CplBufData_i[20] => TxsReadData_o[20].DATAIN
CplBufData_i[21] => TxsReadData_o[21].DATAIN
CplBufData_i[22] => TxsReadData_o[22].DATAIN
CplBufData_i[23] => TxsReadData_o[23].DATAIN
CplBufData_i[24] => TxsReadData_o[24].DATAIN
CplBufData_i[25] => TxsReadData_o[25].DATAIN
CplBufData_i[26] => TxsReadData_o[26].DATAIN
CplBufData_i[27] => TxsReadData_o[27].DATAIN
CplBufData_i[28] => TxsReadData_o[28].DATAIN
CplBufData_i[29] => TxsReadData_o[29].DATAIN
CplBufData_i[30] => TxsReadData_o[30].DATAIN
CplBufData_i[31] => TxsReadData_o[31].DATAIN
CplBufData_i[32] => TxsReadData_o[32].DATAIN
CplBufData_i[33] => TxsReadData_o[33].DATAIN
CplBufData_i[34] => TxsReadData_o[34].DATAIN
CplBufData_i[35] => TxsReadData_o[35].DATAIN
CplBufData_i[36] => TxsReadData_o[36].DATAIN
CplBufData_i[37] => TxsReadData_o[37].DATAIN
CplBufData_i[38] => TxsReadData_o[38].DATAIN
CplBufData_i[39] => TxsReadData_o[39].DATAIN
CplBufData_i[40] => TxsReadData_o[40].DATAIN
CplBufData_i[41] => TxsReadData_o[41].DATAIN
CplBufData_i[42] => TxsReadData_o[42].DATAIN
CplBufData_i[43] => TxsReadData_o[43].DATAIN
CplBufData_i[44] => TxsReadData_o[44].DATAIN
CplBufData_i[45] => TxsReadData_o[45].DATAIN
CplBufData_i[46] => TxsReadData_o[46].DATAIN
CplBufData_i[47] => TxsReadData_o[47].DATAIN
CplBufData_i[48] => TxsReadData_o[48].DATAIN
CplBufData_i[49] => TxsReadData_o[49].DATAIN
CplBufData_i[50] => TxsReadData_o[50].DATAIN
CplBufData_i[51] => TxsReadData_o[51].DATAIN
CplBufData_i[52] => TxsReadData_o[52].DATAIN
CplBufData_i[53] => TxsReadData_o[53].DATAIN
CplBufData_i[54] => TxsReadData_o[54].DATAIN
CplBufData_i[55] => TxsReadData_o[55].DATAIN
CplBufData_i[56] => TxsReadData_o[56].DATAIN
CplBufData_i[57] => TxsReadData_o[57].DATAIN
CplBufData_i[58] => TxsReadData_o[58].DATAIN
CplBufData_i[59] => TxsReadData_o[59].DATAIN
CplBufData_i[60] => TxsReadData_o[60].DATAIN
CplBufData_i[61] => TxsReadData_o[61].DATAIN
CplBufData_i[62] => TxsReadData_o[62].DATAIN
CplBufData_i[63] => TxsReadData_o[63].DATAIN
CplBufData_i[64] => ~NO_FANOUT~
CplBufData_i[65] => cpl_done.IN1
CplBufData_i[65] => Mux0.IN6
CplBufData_i[65] => Mux0.IN7
CplBufData_i[65] => Mux1.IN5
CplBufData_i[65] => Mux1.IN6
TagRelease_o <= cpl_done.DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[0] <= CplBufData_i[0].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[1] <= CplBufData_i[1].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[2] <= CplBufData_i[2].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[3] <= CplBufData_i[3].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[4] <= CplBufData_i[4].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[5] <= CplBufData_i[5].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[6] <= CplBufData_i[6].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[7] <= CplBufData_i[7].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[8] <= CplBufData_i[8].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[9] <= CplBufData_i[9].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[10] <= CplBufData_i[10].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[11] <= CplBufData_i[11].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[12] <= CplBufData_i[12].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[13] <= CplBufData_i[13].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[14] <= CplBufData_i[14].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[15] <= CplBufData_i[15].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[16] <= CplBufData_i[16].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[17] <= CplBufData_i[17].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[18] <= CplBufData_i[18].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[19] <= CplBufData_i[19].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[20] <= CplBufData_i[20].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[21] <= CplBufData_i[21].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[22] <= CplBufData_i[22].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[23] <= CplBufData_i[23].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[24] <= CplBufData_i[24].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[25] <= CplBufData_i[25].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[26] <= CplBufData_i[26].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[27] <= CplBufData_i[27].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[28] <= CplBufData_i[28].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[29] <= CplBufData_i[29].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[30] <= CplBufData_i[30].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[31] <= CplBufData_i[31].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[32] <= CplBufData_i[32].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[33] <= CplBufData_i[33].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[34] <= CplBufData_i[34].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[35] <= CplBufData_i[35].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[36] <= CplBufData_i[36].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[37] <= CplBufData_i[37].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[38] <= CplBufData_i[38].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[39] <= CplBufData_i[39].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[40] <= CplBufData_i[40].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[41] <= CplBufData_i[41].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[42] <= CplBufData_i[42].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[43] <= CplBufData_i[43].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[44] <= CplBufData_i[44].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[45] <= CplBufData_i[45].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[46] <= CplBufData_i[46].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[47] <= CplBufData_i[47].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[48] <= CplBufData_i[48].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[49] <= CplBufData_i[49].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[50] <= CplBufData_i[50].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[51] <= CplBufData_i[51].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[52] <= CplBufData_i[52].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[53] <= CplBufData_i[53].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[54] <= CplBufData_i[54].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[55] <= CplBufData_i[55].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[56] <= CplBufData_i[56].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[57] <= CplBufData_i[57].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[58] <= CplBufData_i[58].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[59] <= CplBufData_i[59].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[60] <= CplBufData_i[60].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[61] <= CplBufData_i[61].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[62] <= CplBufData_i[62].DB_MAX_OUTPUT_PORT_TYPE
TxsReadData_o[63] <= CplBufData_i[63].DB_MAX_OUTPUT_PORT_TYPE
TxsReadDataValid_o <= cpl_done.DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram
wren_a => altsyncram_5tl1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5tl1:auto_generated.data_a[0]
data_a[1] => altsyncram_5tl1:auto_generated.data_a[1]
data_a[2] => altsyncram_5tl1:auto_generated.data_a[2]
data_a[3] => altsyncram_5tl1:auto_generated.data_a[3]
data_a[4] => altsyncram_5tl1:auto_generated.data_a[4]
data_a[5] => altsyncram_5tl1:auto_generated.data_a[5]
data_a[6] => altsyncram_5tl1:auto_generated.data_a[6]
data_a[7] => altsyncram_5tl1:auto_generated.data_a[7]
data_a[8] => altsyncram_5tl1:auto_generated.data_a[8]
data_a[9] => altsyncram_5tl1:auto_generated.data_a[9]
data_a[10] => altsyncram_5tl1:auto_generated.data_a[10]
data_a[11] => altsyncram_5tl1:auto_generated.data_a[11]
data_a[12] => altsyncram_5tl1:auto_generated.data_a[12]
data_a[13] => altsyncram_5tl1:auto_generated.data_a[13]
data_a[14] => altsyncram_5tl1:auto_generated.data_a[14]
data_a[15] => altsyncram_5tl1:auto_generated.data_a[15]
data_a[16] => altsyncram_5tl1:auto_generated.data_a[16]
data_a[17] => altsyncram_5tl1:auto_generated.data_a[17]
data_a[18] => altsyncram_5tl1:auto_generated.data_a[18]
data_a[19] => altsyncram_5tl1:auto_generated.data_a[19]
data_a[20] => altsyncram_5tl1:auto_generated.data_a[20]
data_a[21] => altsyncram_5tl1:auto_generated.data_a[21]
data_a[22] => altsyncram_5tl1:auto_generated.data_a[22]
data_a[23] => altsyncram_5tl1:auto_generated.data_a[23]
data_a[24] => altsyncram_5tl1:auto_generated.data_a[24]
data_a[25] => altsyncram_5tl1:auto_generated.data_a[25]
data_a[26] => altsyncram_5tl1:auto_generated.data_a[26]
data_a[27] => altsyncram_5tl1:auto_generated.data_a[27]
data_a[28] => altsyncram_5tl1:auto_generated.data_a[28]
data_a[29] => altsyncram_5tl1:auto_generated.data_a[29]
data_a[30] => altsyncram_5tl1:auto_generated.data_a[30]
data_a[31] => altsyncram_5tl1:auto_generated.data_a[31]
data_a[32] => altsyncram_5tl1:auto_generated.data_a[32]
data_a[33] => altsyncram_5tl1:auto_generated.data_a[33]
data_a[34] => altsyncram_5tl1:auto_generated.data_a[34]
data_a[35] => altsyncram_5tl1:auto_generated.data_a[35]
data_a[36] => altsyncram_5tl1:auto_generated.data_a[36]
data_a[37] => altsyncram_5tl1:auto_generated.data_a[37]
data_a[38] => altsyncram_5tl1:auto_generated.data_a[38]
data_a[39] => altsyncram_5tl1:auto_generated.data_a[39]
data_a[40] => altsyncram_5tl1:auto_generated.data_a[40]
data_a[41] => altsyncram_5tl1:auto_generated.data_a[41]
data_a[42] => altsyncram_5tl1:auto_generated.data_a[42]
data_a[43] => altsyncram_5tl1:auto_generated.data_a[43]
data_a[44] => altsyncram_5tl1:auto_generated.data_a[44]
data_a[45] => altsyncram_5tl1:auto_generated.data_a[45]
data_a[46] => altsyncram_5tl1:auto_generated.data_a[46]
data_a[47] => altsyncram_5tl1:auto_generated.data_a[47]
data_a[48] => altsyncram_5tl1:auto_generated.data_a[48]
data_a[49] => altsyncram_5tl1:auto_generated.data_a[49]
data_a[50] => altsyncram_5tl1:auto_generated.data_a[50]
data_a[51] => altsyncram_5tl1:auto_generated.data_a[51]
data_a[52] => altsyncram_5tl1:auto_generated.data_a[52]
data_a[53] => altsyncram_5tl1:auto_generated.data_a[53]
data_a[54] => altsyncram_5tl1:auto_generated.data_a[54]
data_a[55] => altsyncram_5tl1:auto_generated.data_a[55]
data_a[56] => altsyncram_5tl1:auto_generated.data_a[56]
data_a[57] => altsyncram_5tl1:auto_generated.data_a[57]
data_a[58] => altsyncram_5tl1:auto_generated.data_a[58]
data_a[59] => altsyncram_5tl1:auto_generated.data_a[59]
data_a[60] => altsyncram_5tl1:auto_generated.data_a[60]
data_a[61] => altsyncram_5tl1:auto_generated.data_a[61]
data_a[62] => altsyncram_5tl1:auto_generated.data_a[62]
data_a[63] => altsyncram_5tl1:auto_generated.data_a[63]
data_a[64] => altsyncram_5tl1:auto_generated.data_a[64]
data_a[65] => altsyncram_5tl1:auto_generated.data_a[65]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
data_b[44] => ~NO_FANOUT~
data_b[45] => ~NO_FANOUT~
data_b[46] => ~NO_FANOUT~
data_b[47] => ~NO_FANOUT~
data_b[48] => ~NO_FANOUT~
data_b[49] => ~NO_FANOUT~
data_b[50] => ~NO_FANOUT~
data_b[51] => ~NO_FANOUT~
data_b[52] => ~NO_FANOUT~
data_b[53] => ~NO_FANOUT~
data_b[54] => ~NO_FANOUT~
data_b[55] => ~NO_FANOUT~
data_b[56] => ~NO_FANOUT~
data_b[57] => ~NO_FANOUT~
data_b[58] => ~NO_FANOUT~
data_b[59] => ~NO_FANOUT~
data_b[60] => ~NO_FANOUT~
data_b[61] => ~NO_FANOUT~
data_b[62] => ~NO_FANOUT~
data_b[63] => ~NO_FANOUT~
data_b[64] => ~NO_FANOUT~
data_b[65] => ~NO_FANOUT~
address_a[0] => altsyncram_5tl1:auto_generated.address_a[0]
address_a[1] => altsyncram_5tl1:auto_generated.address_a[1]
address_a[2] => altsyncram_5tl1:auto_generated.address_a[2]
address_a[3] => altsyncram_5tl1:auto_generated.address_a[3]
address_a[4] => altsyncram_5tl1:auto_generated.address_a[4]
address_a[5] => altsyncram_5tl1:auto_generated.address_a[5]
address_a[6] => altsyncram_5tl1:auto_generated.address_a[6]
address_a[7] => altsyncram_5tl1:auto_generated.address_a[7]
address_a[8] => altsyncram_5tl1:auto_generated.address_a[8]
address_b[0] => altsyncram_5tl1:auto_generated.address_b[0]
address_b[1] => altsyncram_5tl1:auto_generated.address_b[1]
address_b[2] => altsyncram_5tl1:auto_generated.address_b[2]
address_b[3] => altsyncram_5tl1:auto_generated.address_b[3]
address_b[4] => altsyncram_5tl1:auto_generated.address_b[4]
address_b[5] => altsyncram_5tl1:auto_generated.address_b[5]
address_b[6] => altsyncram_5tl1:auto_generated.address_b[6]
address_b[7] => altsyncram_5tl1:auto_generated.address_b[7]
address_b[8] => altsyncram_5tl1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5tl1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_a[40] <= <GND>
q_a[41] <= <GND>
q_a[42] <= <GND>
q_a[43] <= <GND>
q_a[44] <= <GND>
q_a[45] <= <GND>
q_a[46] <= <GND>
q_a[47] <= <GND>
q_a[48] <= <GND>
q_a[49] <= <GND>
q_a[50] <= <GND>
q_a[51] <= <GND>
q_a[52] <= <GND>
q_a[53] <= <GND>
q_a[54] <= <GND>
q_a[55] <= <GND>
q_a[56] <= <GND>
q_a[57] <= <GND>
q_a[58] <= <GND>
q_a[59] <= <GND>
q_a[60] <= <GND>
q_a[61] <= <GND>
q_a[62] <= <GND>
q_a[63] <= <GND>
q_a[64] <= <GND>
q_a[65] <= <GND>
q_b[0] <= altsyncram_5tl1:auto_generated.q_b[0]
q_b[1] <= altsyncram_5tl1:auto_generated.q_b[1]
q_b[2] <= altsyncram_5tl1:auto_generated.q_b[2]
q_b[3] <= altsyncram_5tl1:auto_generated.q_b[3]
q_b[4] <= altsyncram_5tl1:auto_generated.q_b[4]
q_b[5] <= altsyncram_5tl1:auto_generated.q_b[5]
q_b[6] <= altsyncram_5tl1:auto_generated.q_b[6]
q_b[7] <= altsyncram_5tl1:auto_generated.q_b[7]
q_b[8] <= altsyncram_5tl1:auto_generated.q_b[8]
q_b[9] <= altsyncram_5tl1:auto_generated.q_b[9]
q_b[10] <= altsyncram_5tl1:auto_generated.q_b[10]
q_b[11] <= altsyncram_5tl1:auto_generated.q_b[11]
q_b[12] <= altsyncram_5tl1:auto_generated.q_b[12]
q_b[13] <= altsyncram_5tl1:auto_generated.q_b[13]
q_b[14] <= altsyncram_5tl1:auto_generated.q_b[14]
q_b[15] <= altsyncram_5tl1:auto_generated.q_b[15]
q_b[16] <= altsyncram_5tl1:auto_generated.q_b[16]
q_b[17] <= altsyncram_5tl1:auto_generated.q_b[17]
q_b[18] <= altsyncram_5tl1:auto_generated.q_b[18]
q_b[19] <= altsyncram_5tl1:auto_generated.q_b[19]
q_b[20] <= altsyncram_5tl1:auto_generated.q_b[20]
q_b[21] <= altsyncram_5tl1:auto_generated.q_b[21]
q_b[22] <= altsyncram_5tl1:auto_generated.q_b[22]
q_b[23] <= altsyncram_5tl1:auto_generated.q_b[23]
q_b[24] <= altsyncram_5tl1:auto_generated.q_b[24]
q_b[25] <= altsyncram_5tl1:auto_generated.q_b[25]
q_b[26] <= altsyncram_5tl1:auto_generated.q_b[26]
q_b[27] <= altsyncram_5tl1:auto_generated.q_b[27]
q_b[28] <= altsyncram_5tl1:auto_generated.q_b[28]
q_b[29] <= altsyncram_5tl1:auto_generated.q_b[29]
q_b[30] <= altsyncram_5tl1:auto_generated.q_b[30]
q_b[31] <= altsyncram_5tl1:auto_generated.q_b[31]
q_b[32] <= altsyncram_5tl1:auto_generated.q_b[32]
q_b[33] <= altsyncram_5tl1:auto_generated.q_b[33]
q_b[34] <= altsyncram_5tl1:auto_generated.q_b[34]
q_b[35] <= altsyncram_5tl1:auto_generated.q_b[35]
q_b[36] <= altsyncram_5tl1:auto_generated.q_b[36]
q_b[37] <= altsyncram_5tl1:auto_generated.q_b[37]
q_b[38] <= altsyncram_5tl1:auto_generated.q_b[38]
q_b[39] <= altsyncram_5tl1:auto_generated.q_b[39]
q_b[40] <= altsyncram_5tl1:auto_generated.q_b[40]
q_b[41] <= altsyncram_5tl1:auto_generated.q_b[41]
q_b[42] <= altsyncram_5tl1:auto_generated.q_b[42]
q_b[43] <= altsyncram_5tl1:auto_generated.q_b[43]
q_b[44] <= altsyncram_5tl1:auto_generated.q_b[44]
q_b[45] <= altsyncram_5tl1:auto_generated.q_b[45]
q_b[46] <= altsyncram_5tl1:auto_generated.q_b[46]
q_b[47] <= altsyncram_5tl1:auto_generated.q_b[47]
q_b[48] <= altsyncram_5tl1:auto_generated.q_b[48]
q_b[49] <= altsyncram_5tl1:auto_generated.q_b[49]
q_b[50] <= altsyncram_5tl1:auto_generated.q_b[50]
q_b[51] <= altsyncram_5tl1:auto_generated.q_b[51]
q_b[52] <= altsyncram_5tl1:auto_generated.q_b[52]
q_b[53] <= altsyncram_5tl1:auto_generated.q_b[53]
q_b[54] <= altsyncram_5tl1:auto_generated.q_b[54]
q_b[55] <= altsyncram_5tl1:auto_generated.q_b[55]
q_b[56] <= altsyncram_5tl1:auto_generated.q_b[56]
q_b[57] <= altsyncram_5tl1:auto_generated.q_b[57]
q_b[58] <= altsyncram_5tl1:auto_generated.q_b[58]
q_b[59] <= altsyncram_5tl1:auto_generated.q_b[59]
q_b[60] <= altsyncram_5tl1:auto_generated.q_b[60]
q_b[61] <= altsyncram_5tl1:auto_generated.q_b[61]
q_b[62] <= altsyncram_5tl1:auto_generated.q_b[62]
q_b[63] <= altsyncram_5tl1:auto_generated.q_b[63]
q_b[64] <= altsyncram_5tl1:auto_generated.q_b[64]
q_b[65] <= altsyncram_5tl1:auto_generated.q_b[65]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[4] => ram_block1a65.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[5] => ram_block1a64.PORTBADDR5
address_b[5] => ram_block1a65.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[6] => ram_block1a64.PORTBADDR6
address_b[6] => ram_block1a65.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[7] => ram_block1a64.PORTBADDR7
address_b[7] => ram_block1a65.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[8] => ram_block1a64.PORTBADDR8
address_b[8] => ram_block1a65.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a32.CLK1
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a33.CLK1
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a34.CLK1
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a35.CLK1
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a36.CLK1
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a37.CLK1
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a38.CLK1
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a39.CLK1
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a40.CLK1
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a41.CLK1
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a42.CLK1
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a43.CLK1
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a44.CLK1
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a45.CLK1
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a46.CLK1
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a47.CLK1
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a48.CLK1
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a49.CLK1
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a50.CLK1
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a51.CLK1
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a52.CLK1
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a53.CLK1
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a54.CLK1
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a55.CLK1
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a56.CLK1
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a57.CLK1
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a58.CLK1
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a59.CLK1
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a60.CLK1
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a61.CLK1
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a62.CLK1
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a63.CLK1
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a64.CLK1
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a65.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a40.ENA0
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a41.ENA0
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a42.ENA0
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a43.ENA0
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a44.ENA0
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a45.ENA0
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a46.ENA0
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a47.ENA0
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a48.ENA0
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a49.ENA0
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a50.ENA0
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a51.ENA0
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a52.ENA0
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a53.ENA0
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a54.ENA0
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a55.ENA0
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a56.ENA0
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a57.ENA0
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a58.ENA0
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a59.ENA0
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a60.ENA0
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a61.ENA0
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a62.ENA0
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a63.ENA0
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a64.ENA0
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a65.ENA0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx
Clk_i => Clk_i.IN5
Rstn_i => Rstn_i.IN1
AvlClk_i => AvlClk_i.IN5
TxsRstn_i => TxsRstn_i.IN4
TxChipSelect_i => TxChipSelect_i.IN1
TxRead_i => TxRead_i.IN1
TxWrite_i => TxWrite_i.IN1
TxWriteData_i[0] => TxWriteData_i[0].IN1
TxWriteData_i[1] => TxWriteData_i[1].IN1
TxWriteData_i[2] => TxWriteData_i[2].IN1
TxWriteData_i[3] => TxWriteData_i[3].IN1
TxWriteData_i[4] => TxWriteData_i[4].IN1
TxWriteData_i[5] => TxWriteData_i[5].IN1
TxWriteData_i[6] => TxWriteData_i[6].IN1
TxWriteData_i[7] => TxWriteData_i[7].IN1
TxWriteData_i[8] => TxWriteData_i[8].IN1
TxWriteData_i[9] => TxWriteData_i[9].IN1
TxWriteData_i[10] => TxWriteData_i[10].IN1
TxWriteData_i[11] => TxWriteData_i[11].IN1
TxWriteData_i[12] => TxWriteData_i[12].IN1
TxWriteData_i[13] => TxWriteData_i[13].IN1
TxWriteData_i[14] => TxWriteData_i[14].IN1
TxWriteData_i[15] => TxWriteData_i[15].IN1
TxWriteData_i[16] => TxWriteData_i[16].IN1
TxWriteData_i[17] => TxWriteData_i[17].IN1
TxWriteData_i[18] => TxWriteData_i[18].IN1
TxWriteData_i[19] => TxWriteData_i[19].IN1
TxWriteData_i[20] => TxWriteData_i[20].IN1
TxWriteData_i[21] => TxWriteData_i[21].IN1
TxWriteData_i[22] => TxWriteData_i[22].IN1
TxWriteData_i[23] => TxWriteData_i[23].IN1
TxWriteData_i[24] => TxWriteData_i[24].IN1
TxWriteData_i[25] => TxWriteData_i[25].IN1
TxWriteData_i[26] => TxWriteData_i[26].IN1
TxWriteData_i[27] => TxWriteData_i[27].IN1
TxWriteData_i[28] => TxWriteData_i[28].IN1
TxWriteData_i[29] => TxWriteData_i[29].IN1
TxWriteData_i[30] => TxWriteData_i[30].IN1
TxWriteData_i[31] => TxWriteData_i[31].IN1
TxWriteData_i[32] => TxWriteData_i[32].IN1
TxWriteData_i[33] => TxWriteData_i[33].IN1
TxWriteData_i[34] => TxWriteData_i[34].IN1
TxWriteData_i[35] => TxWriteData_i[35].IN1
TxWriteData_i[36] => TxWriteData_i[36].IN1
TxWriteData_i[37] => TxWriteData_i[37].IN1
TxWriteData_i[38] => TxWriteData_i[38].IN1
TxWriteData_i[39] => TxWriteData_i[39].IN1
TxWriteData_i[40] => TxWriteData_i[40].IN1
TxWriteData_i[41] => TxWriteData_i[41].IN1
TxWriteData_i[42] => TxWriteData_i[42].IN1
TxWriteData_i[43] => TxWriteData_i[43].IN1
TxWriteData_i[44] => TxWriteData_i[44].IN1
TxWriteData_i[45] => TxWriteData_i[45].IN1
TxWriteData_i[46] => TxWriteData_i[46].IN1
TxWriteData_i[47] => TxWriteData_i[47].IN1
TxWriteData_i[48] => TxWriteData_i[48].IN1
TxWriteData_i[49] => TxWriteData_i[49].IN1
TxWriteData_i[50] => TxWriteData_i[50].IN1
TxWriteData_i[51] => TxWriteData_i[51].IN1
TxWriteData_i[52] => TxWriteData_i[52].IN1
TxWriteData_i[53] => TxWriteData_i[53].IN1
TxWriteData_i[54] => TxWriteData_i[54].IN1
TxWriteData_i[55] => TxWriteData_i[55].IN1
TxWriteData_i[56] => TxWriteData_i[56].IN1
TxWriteData_i[57] => TxWriteData_i[57].IN1
TxWriteData_i[58] => TxWriteData_i[58].IN1
TxWriteData_i[59] => TxWriteData_i[59].IN1
TxWriteData_i[60] => TxWriteData_i[60].IN1
TxWriteData_i[61] => TxWriteData_i[61].IN1
TxWriteData_i[62] => TxWriteData_i[62].IN1
TxWriteData_i[63] => TxWriteData_i[63].IN1
TxBurstCount_i[0] => TxBurstCount_i[0].IN1
TxBurstCount_i[1] => TxBurstCount_i[1].IN1
TxBurstCount_i[2] => TxBurstCount_i[2].IN1
TxBurstCount_i[3] => TxBurstCount_i[3].IN1
TxBurstCount_i[4] => TxBurstCount_i[4].IN1
TxBurstCount_i[5] => TxBurstCount_i[5].IN1
TxBurstCount_i[6] => TxBurstCount_i[6].IN1
TxAddress_i[0] => TxAddress_i[0].IN1
TxAddress_i[1] => TxAddress_i[1].IN1
TxAddress_i[2] => TxAddress_i[2].IN1
TxAddress_i[3] => TxAddress_i[3].IN1
TxAddress_i[4] => TxAddress_i[4].IN1
TxAddress_i[5] => TxAddress_i[5].IN1
TxAddress_i[6] => TxAddress_i[6].IN1
TxAddress_i[7] => TxAddress_i[7].IN1
TxAddress_i[8] => TxAddress_i[8].IN1
TxAddress_i[9] => TxAddress_i[9].IN1
TxAddress_i[10] => TxAddress_i[10].IN1
TxAddress_i[11] => TxAddress_i[11].IN1
TxAddress_i[12] => TxAddress_i[12].IN1
TxAddress_i[13] => TxAddress_i[13].IN1
TxAddress_i[14] => TxAddress_i[14].IN1
TxAddress_i[15] => TxAddress_i[15].IN1
TxAddress_i[16] => TxAddress_i[16].IN1
TxAddress_i[17] => TxAddress_i[17].IN1
TxAddress_i[18] => TxAddress_i[18].IN1
TxAddress_i[19] => TxAddress_i[19].IN1
TxAddress_i[20] => TxAddress_i[20].IN1
TxAddress_i[21] => TxAddress_i[21].IN1
TxAddress_i[22] => TxAddress_i[22].IN1
TxAddress_i[23] => TxAddress_i[23].IN1
TxAddress_i[24] => TxAddress_i[24].IN1
TxAddress_i[25] => TxAddress_i[25].IN1
TxAddress_i[26] => TxAddress_i[26].IN1
TxAddress_i[27] => TxAddress_i[27].IN1
TxByteEnable_i[0] => TxByteEnable_i[0].IN2
TxByteEnable_i[1] => TxByteEnable_i[1].IN2
TxByteEnable_i[2] => TxByteEnable_i[2].IN2
TxByteEnable_i[3] => TxByteEnable_i[3].IN2
TxByteEnable_i[4] => TxByteEnable_i[4].IN2
TxByteEnable_i[5] => TxByteEnable_i[5].IN2
TxByteEnable_i[6] => TxByteEnable_i[6].IN2
TxByteEnable_i[7] => TxByteEnable_i[7].IN2
TxReadDataValid_i => TxReadDataValid_i.IN2
TxReadData_i[0] => TxReadData_i[0].IN1
TxReadData_i[1] => TxReadData_i[1].IN1
TxReadData_i[2] => TxReadData_i[2].IN1
TxReadData_i[3] => TxReadData_i[3].IN1
TxReadData_i[4] => TxReadData_i[4].IN1
TxReadData_i[5] => TxReadData_i[5].IN1
TxReadData_i[6] => TxReadData_i[6].IN1
TxReadData_i[7] => TxReadData_i[7].IN1
TxReadData_i[8] => TxReadData_i[8].IN1
TxReadData_i[9] => TxReadData_i[9].IN1
TxReadData_i[10] => TxReadData_i[10].IN1
TxReadData_i[11] => TxReadData_i[11].IN1
TxReadData_i[12] => TxReadData_i[12].IN1
TxReadData_i[13] => TxReadData_i[13].IN1
TxReadData_i[14] => TxReadData_i[14].IN1
TxReadData_i[15] => TxReadData_i[15].IN1
TxReadData_i[16] => TxReadData_i[16].IN1
TxReadData_i[17] => TxReadData_i[17].IN1
TxReadData_i[18] => TxReadData_i[18].IN1
TxReadData_i[19] => TxReadData_i[19].IN1
TxReadData_i[20] => TxReadData_i[20].IN1
TxReadData_i[21] => TxReadData_i[21].IN1
TxReadData_i[22] => TxReadData_i[22].IN1
TxReadData_i[23] => TxReadData_i[23].IN1
TxReadData_i[24] => TxReadData_i[24].IN1
TxReadData_i[25] => TxReadData_i[25].IN1
TxReadData_i[26] => TxReadData_i[26].IN1
TxReadData_i[27] => TxReadData_i[27].IN1
TxReadData_i[28] => TxReadData_i[28].IN1
TxReadData_i[29] => TxReadData_i[29].IN1
TxReadData_i[30] => TxReadData_i[30].IN1
TxReadData_i[31] => TxReadData_i[31].IN1
TxReadData_i[32] => TxReadData_i[32].IN1
TxReadData_i[33] => TxReadData_i[33].IN1
TxReadData_i[34] => TxReadData_i[34].IN1
TxReadData_i[35] => TxReadData_i[35].IN1
TxReadData_i[36] => TxReadData_i[36].IN1
TxReadData_i[37] => TxReadData_i[37].IN1
TxReadData_i[38] => TxReadData_i[38].IN1
TxReadData_i[39] => TxReadData_i[39].IN1
TxReadData_i[40] => TxReadData_i[40].IN1
TxReadData_i[41] => TxReadData_i[41].IN1
TxReadData_i[42] => TxReadData_i[42].IN1
TxReadData_i[43] => TxReadData_i[43].IN1
TxReadData_i[44] => TxReadData_i[44].IN1
TxReadData_i[45] => TxReadData_i[45].IN1
TxReadData_i[46] => TxReadData_i[46].IN1
TxReadData_i[47] => TxReadData_i[47].IN1
TxReadData_i[48] => TxReadData_i[48].IN1
TxReadData_i[49] => TxReadData_i[49].IN1
TxReadData_i[50] => TxReadData_i[50].IN1
TxReadData_i[51] => TxReadData_i[51].IN1
TxReadData_i[52] => TxReadData_i[52].IN1
TxReadData_i[53] => TxReadData_i[53].IN1
TxReadData_i[54] => TxReadData_i[54].IN1
TxReadData_i[55] => TxReadData_i[55].IN1
TxReadData_i[56] => TxReadData_i[56].IN1
TxReadData_i[57] => TxReadData_i[57].IN1
TxReadData_i[58] => TxReadData_i[58].IN1
TxReadData_i[59] => TxReadData_i[59].IN1
TxReadData_i[60] => TxReadData_i[60].IN1
TxReadData_i[61] => TxReadData_i[61].IN1
TxReadData_i[62] => TxReadData_i[62].IN1
TxReadData_i[63] => TxReadData_i[63].IN1
TxWaitRequest_o <= altpciexpav_stif_txavl_cntrl:txavl.TxWaitRequest_o
RxmIrq_i[0] => RxmIrq_i[0].IN1
RxmIrq_i[1] => RxmIrq_i[1].IN1
RxmIrq_i[2] => RxmIrq_i[2].IN1
RxmIrq_i[3] => RxmIrq_i[3].IN1
RxmIrq_i[4] => RxmIrq_i[4].IN1
RxmIrq_i[5] => RxmIrq_i[5].IN1
RxmIrq_i[6] => RxmIrq_i[6].IN1
RxmIrq_i[7] => RxmIrq_i[7].IN1
RxmIrq_i[8] => RxmIrq_i[8].IN1
RxmIrq_i[9] => RxmIrq_i[9].IN1
RxmIrq_i[10] => RxmIrq_i[10].IN1
RxmIrq_i[11] => RxmIrq_i[11].IN1
RxmIrq_i[12] => RxmIrq_i[12].IN1
RxmIrq_i[13] => RxmIrq_i[13].IN1
RxmIrq_i[14] => RxmIrq_i[14].IN1
RxmIrq_i[15] => RxmIrq_i[15].IN1
MasterEnable_i => MasterEnable_i.IN1
TxStReady_i => TxStReady_i.IN1
TxStData_o[0] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[1] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[2] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[3] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[4] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[5] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[6] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[7] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[8] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[9] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[10] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[11] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[12] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[13] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[14] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[15] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[16] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[17] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[18] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[19] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[20] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[21] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[22] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[23] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[24] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[25] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[26] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[27] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[28] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[29] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[30] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[31] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[32] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[33] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[34] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[35] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[36] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[37] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[38] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[39] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[40] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[41] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[42] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[43] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[44] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[45] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[46] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[47] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[48] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[49] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[50] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[51] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[52] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[53] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[54] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[55] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[56] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[57] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[58] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[59] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[60] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[61] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[62] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStData_o[63] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStData_o
TxStParity_o[0] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[1] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[2] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[3] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[4] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[5] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[6] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[7] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[8] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[9] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[10] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[11] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[12] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[13] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[14] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[15] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[16] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[17] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[18] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[19] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[20] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[21] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[22] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[23] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[24] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[25] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[26] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[27] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[28] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[29] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[30] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStParity_o[31] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStParity_o
TxStErr_o <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStErr_o
TxStSop_o <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStSop_o
TxStEop_o <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStEop_o
TxStEmpty_o[0] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStEmpty_o
TxStEmpty_o[1] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStEmpty_o
TxStValid_o <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxStValid_o
TxAdapterFifoEmpty_i => TxAdapterFifoEmpty_i.IN1
DevCsr_i[0] => DevCsr_i[0].IN2
DevCsr_i[1] => DevCsr_i[1].IN2
DevCsr_i[2] => DevCsr_i[2].IN2
DevCsr_i[3] => DevCsr_i[3].IN2
DevCsr_i[4] => DevCsr_i[4].IN2
DevCsr_i[5] => DevCsr_i[5].IN2
DevCsr_i[6] => DevCsr_i[6].IN2
DevCsr_i[7] => DevCsr_i[7].IN2
DevCsr_i[8] => DevCsr_i[8].IN2
DevCsr_i[9] => DevCsr_i[9].IN2
DevCsr_i[10] => DevCsr_i[10].IN2
DevCsr_i[11] => DevCsr_i[11].IN2
DevCsr_i[12] => DevCsr_i[12].IN2
DevCsr_i[13] => DevCsr_i[13].IN2
DevCsr_i[14] => DevCsr_i[14].IN2
DevCsr_i[15] => DevCsr_i[15].IN2
DevCsr_i[16] => DevCsr_i[16].IN2
DevCsr_i[17] => DevCsr_i[17].IN2
DevCsr_i[18] => DevCsr_i[18].IN2
DevCsr_i[19] => DevCsr_i[19].IN2
DevCsr_i[20] => DevCsr_i[20].IN2
DevCsr_i[21] => DevCsr_i[21].IN2
DevCsr_i[22] => DevCsr_i[22].IN2
DevCsr_i[23] => DevCsr_i[23].IN2
DevCsr_i[24] => DevCsr_i[24].IN2
DevCsr_i[25] => DevCsr_i[25].IN2
DevCsr_i[26] => DevCsr_i[26].IN2
DevCsr_i[27] => DevCsr_i[27].IN2
DevCsr_i[28] => DevCsr_i[28].IN2
DevCsr_i[29] => DevCsr_i[29].IN2
DevCsr_i[30] => DevCsr_i[30].IN2
DevCsr_i[31] => DevCsr_i[31].IN2
BusDev_i[0] => BusDev_i[0].IN3
BusDev_i[1] => BusDev_i[1].IN3
BusDev_i[2] => BusDev_i[2].IN3
BusDev_i[3] => BusDev_i[3].IN3
BusDev_i[4] => BusDev_i[4].IN3
BusDev_i[5] => BusDev_i[5].IN3
BusDev_i[6] => BusDev_i[6].IN3
BusDev_i[7] => BusDev_i[7].IN3
BusDev_i[8] => BusDev_i[8].IN3
BusDev_i[9] => BusDev_i[9].IN3
BusDev_i[10] => BusDev_i[10].IN3
BusDev_i[11] => BusDev_i[11].IN3
BusDev_i[12] => BusDev_i[12].IN3
CplPending_o <= altpciexpav_stif_tx_cntrl:tx_cntrl.CplPending_o
TxCredHipCons_i[0] => TxCredHipCons_i[0].IN1
TxCredHipCons_i[1] => TxCredHipCons_i[1].IN1
TxCredHipCons_i[2] => TxCredHipCons_i[2].IN1
TxCredHipCons_i[3] => TxCredHipCons_i[3].IN1
TxCredHipCons_i[4] => TxCredHipCons_i[4].IN1
TxCredHipCons_i[5] => TxCredHipCons_i[5].IN1
TxCredInfinit_i[0] => TxCredInfinit_i[0].IN1
TxCredInfinit_i[1] => TxCredInfinit_i[1].IN1
TxCredInfinit_i[2] => TxCredInfinit_i[2].IN1
TxCredInfinit_i[3] => TxCredInfinit_i[3].IN1
TxCredInfinit_i[4] => TxCredInfinit_i[4].IN1
TxCredInfinit_i[5] => TxCredInfinit_i[5].IN1
TxCredNpHdrLimit_i[0] => TxCredNpHdrLimit_i[0].IN1
TxCredNpHdrLimit_i[1] => TxCredNpHdrLimit_i[1].IN1
TxCredNpHdrLimit_i[2] => TxCredNpHdrLimit_i[2].IN1
TxCredNpHdrLimit_i[3] => TxCredNpHdrLimit_i[3].IN1
TxCredNpHdrLimit_i[4] => TxCredNpHdrLimit_i[4].IN1
TxCredNpHdrLimit_i[5] => TxCredNpHdrLimit_i[5].IN1
TxCredNpHdrLimit_i[6] => TxCredNpHdrLimit_i[6].IN1
TxCredNpHdrLimit_i[7] => TxCredNpHdrLimit_i[7].IN1
ko_cpl_spc_header[0] => ko_cpl_spc_header[0].IN1
ko_cpl_spc_header[1] => ko_cpl_spc_header[1].IN1
ko_cpl_spc_header[2] => ko_cpl_spc_header[2].IN1
ko_cpl_spc_header[3] => ko_cpl_spc_header[3].IN1
ko_cpl_spc_header[4] => ko_cpl_spc_header[4].IN1
ko_cpl_spc_header[5] => ko_cpl_spc_header[5].IN1
ko_cpl_spc_header[6] => ko_cpl_spc_header[6].IN1
ko_cpl_spc_header[7] => ko_cpl_spc_header[7].IN1
ko_cpl_spc_data[0] => ko_cpl_spc_data[0].IN1
ko_cpl_spc_data[1] => ko_cpl_spc_data[1].IN1
ko_cpl_spc_data[2] => ko_cpl_spc_data[2].IN1
ko_cpl_spc_data[3] => ko_cpl_spc_data[3].IN1
ko_cpl_spc_data[4] => ko_cpl_spc_data[4].IN1
ko_cpl_spc_data[5] => ko_cpl_spc_data[5].IN1
ko_cpl_spc_data[6] => ko_cpl_spc_data[6].IN1
ko_cpl_spc_data[7] => ko_cpl_spc_data[7].IN1
ko_cpl_spc_data[8] => ko_cpl_spc_data[8].IN1
ko_cpl_spc_data[9] => ko_cpl_spc_data[9].IN1
ko_cpl_spc_data[10] => ko_cpl_spc_data[10].IN1
ko_cpl_spc_data[11] => ko_cpl_spc_data[11].IN1
TxCredit_i[0] => TxCredit_i[0].IN1
TxCredit_i[1] => TxCredit_i[1].IN1
TxCredit_i[2] => TxCredit_i[2].IN1
TxCredit_i[3] => TxCredit_i[3].IN1
TxCredit_i[4] => TxCredit_i[4].IN1
TxCredit_i[5] => TxCredit_i[5].IN1
TxCredit_i[6] => TxCredit_i[6].IN1
TxCredit_i[7] => TxCredit_i[7].IN1
TxCredit_i[8] => TxCredit_i[8].IN1
TxCredit_i[9] => TxCredit_i[9].IN1
TxCredit_i[10] => TxCredit_i[10].IN1
TxCredit_i[11] => TxCredit_i[11].IN1
TxCredit_i[12] => TxCredit_i[12].IN1
TxCredit_i[13] => TxCredit_i[13].IN1
TxCredit_i[14] => TxCredit_i[14].IN1
TxCredit_i[15] => TxCredit_i[15].IN1
TxCredit_i[16] => TxCredit_i[16].IN1
TxCredit_i[17] => TxCredit_i[17].IN1
TxCredit_i[18] => TxCredit_i[18].IN1
TxCredit_i[19] => TxCredit_i[19].IN1
TxCredit_i[20] => TxCredit_i[20].IN1
TxCredit_i[21] => TxCredit_i[21].IN1
TxCredit_i[22] => TxCredit_i[22].IN1
TxCredit_i[23] => TxCredit_i[23].IN1
TxCredit_i[24] => TxCredit_i[24].IN1
TxCredit_i[25] => TxCredit_i[25].IN1
TxCredit_i[26] => TxCredit_i[26].IN1
TxCredit_i[27] => TxCredit_i[27].IN1
TxCredit_i[28] => TxCredit_i[28].IN1
TxCredit_i[29] => TxCredit_i[29].IN1
TxCredit_i[30] => TxCredit_i[30].IN1
TxCredit_i[31] => TxCredit_i[31].IN1
TxCredit_i[32] => TxCredit_i[32].IN1
TxCredit_i[33] => TxCredit_i[33].IN1
TxCredit_i[34] => TxCredit_i[34].IN1
TxCredit_i[35] => TxCredit_i[35].IN1
TxNpCredOne_i => TxNpCredOne_i.IN1
RxPndgRdFifoEmpty_i => RxPndgRdFifoEmpty_i.IN1
RxPndgRdFifoDato_i[0] => RxPndgRdFifoDato_i[0].IN1
RxPndgRdFifoDato_i[1] => RxPndgRdFifoDato_i[1].IN1
RxPndgRdFifoDato_i[2] => RxPndgRdFifoDato_i[2].IN1
RxPndgRdFifoDato_i[3] => RxPndgRdFifoDato_i[3].IN1
RxPndgRdFifoDato_i[4] => RxPndgRdFifoDato_i[4].IN1
RxPndgRdFifoDato_i[5] => RxPndgRdFifoDato_i[5].IN1
RxPndgRdFifoDato_i[6] => RxPndgRdFifoDato_i[6].IN1
RxPndgRdFifoDato_i[7] => RxPndgRdFifoDato_i[7].IN1
RxPndgRdFifoDato_i[8] => RxPndgRdFifoDato_i[8].IN1
RxPndgRdFifoDato_i[9] => RxPndgRdFifoDato_i[9].IN1
RxPndgRdFifoDato_i[10] => RxPndgRdFifoDato_i[10].IN1
RxPndgRdFifoDato_i[11] => RxPndgRdFifoDato_i[11].IN1
RxPndgRdFifoDato_i[12] => RxPndgRdFifoDato_i[12].IN1
RxPndgRdFifoDato_i[13] => RxPndgRdFifoDato_i[13].IN1
RxPndgRdFifoDato_i[14] => RxPndgRdFifoDato_i[14].IN1
RxPndgRdFifoDato_i[15] => RxPndgRdFifoDato_i[15].IN1
RxPndgRdFifoDato_i[16] => RxPndgRdFifoDato_i[16].IN1
RxPndgRdFifoDato_i[17] => RxPndgRdFifoDato_i[17].IN1
RxPndgRdFifoDato_i[18] => RxPndgRdFifoDato_i[18].IN1
RxPndgRdFifoDato_i[19] => RxPndgRdFifoDato_i[19].IN1
RxPndgRdFifoDato_i[20] => RxPndgRdFifoDato_i[20].IN1
RxPndgRdFifoDato_i[21] => RxPndgRdFifoDato_i[21].IN1
RxPndgRdFifoDato_i[22] => RxPndgRdFifoDato_i[22].IN1
RxPndgRdFifoDato_i[23] => RxPndgRdFifoDato_i[23].IN1
RxPndgRdFifoDato_i[24] => RxPndgRdFifoDato_i[24].IN1
RxPndgRdFifoDato_i[25] => RxPndgRdFifoDato_i[25].IN1
RxPndgRdFifoDato_i[26] => RxPndgRdFifoDato_i[26].IN1
RxPndgRdFifoDato_i[27] => RxPndgRdFifoDato_i[27].IN1
RxPndgRdFifoDato_i[28] => RxPndgRdFifoDato_i[28].IN1
RxPndgRdFifoDato_i[29] => RxPndgRdFifoDato_i[29].IN1
RxPndgRdFifoDato_i[30] => RxPndgRdFifoDato_i[30].IN1
RxPndgRdFifoDato_i[31] => RxPndgRdFifoDato_i[31].IN1
RxPndgRdFifoDato_i[32] => RxPndgRdFifoDato_i[32].IN1
RxPndgRdFifoDato_i[33] => RxPndgRdFifoDato_i[33].IN1
RxPndgRdFifoDato_i[34] => RxPndgRdFifoDato_i[34].IN1
RxPndgRdFifoDato_i[35] => RxPndgRdFifoDato_i[35].IN1
RxPndgRdFifoDato_i[36] => RxPndgRdFifoDato_i[36].IN1
RxPndgRdFifoDato_i[37] => RxPndgRdFifoDato_i[37].IN1
RxPndgRdFifoDato_i[38] => RxPndgRdFifoDato_i[38].IN1
RxPndgRdFifoDato_i[39] => RxPndgRdFifoDato_i[39].IN1
RxPndgRdFifoDato_i[40] => RxPndgRdFifoDato_i[40].IN1
RxPndgRdFifoDato_i[41] => RxPndgRdFifoDato_i[41].IN1
RxPndgRdFifoDato_i[42] => RxPndgRdFifoDato_i[42].IN1
RxPndgRdFifoDato_i[43] => RxPndgRdFifoDato_i[43].IN1
RxPndgRdFifoDato_i[44] => RxPndgRdFifoDato_i[44].IN1
RxPndgRdFifoDato_i[45] => RxPndgRdFifoDato_i[45].IN1
RxPndgRdFifoDato_i[46] => RxPndgRdFifoDato_i[46].IN1
RxPndgRdFifoDato_i[47] => RxPndgRdFifoDato_i[47].IN1
RxPndgRdFifoDato_i[48] => RxPndgRdFifoDato_i[48].IN1
RxPndgRdFifoDato_i[49] => RxPndgRdFifoDato_i[49].IN1
RxPndgRdFifoDato_i[50] => RxPndgRdFifoDato_i[50].IN1
RxPndgRdFifoDato_i[51] => RxPndgRdFifoDato_i[51].IN1
RxPndgRdFifoDato_i[52] => RxPndgRdFifoDato_i[52].IN1
RxPndgRdFifoDato_i[53] => RxPndgRdFifoDato_i[53].IN1
RxPndgRdFifoDato_i[54] => RxPndgRdFifoDato_i[54].IN1
RxPndgRdFifoDato_i[55] => RxPndgRdFifoDato_i[55].IN1
RxPndgRdFifoDato_i[56] => RxPndgRdFifoDato_i[56].IN1
RxPndgRdFifoRdReq_o <= altpciexpav_stif_txresp_cntrl:txresp.RxPndgRdFifoRdReq_o
TxCplSent_o <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxCplSent_o
TxCplDwSent_o[0] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxCplDwSent_o
TxCplDwSent_o[1] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxCplDwSent_o
TxCplDwSent_o[2] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxCplDwSent_o
TxCplDwSent_o[3] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxCplDwSent_o
TxCplDwSent_o[4] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxCplDwSent_o
TxCplDwSent_o[5] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxCplDwSent_o
TxCplDwSent_o[6] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxCplDwSent_o
TxCplDwSent_o[7] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxCplDwSent_o
TxCplDwSent_o[8] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxCplDwSent_o
TxCplDwSent_o[9] <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxCplDwSent_o
CplTagRelease_i => CplTagRelease_i.IN1
AdTrAddress_i[2] => AdTrAddress_i[2].IN1
AdTrAddress_i[3] => AdTrAddress_i[3].IN1
AdTrAddress_i[4] => AdTrAddress_i[4].IN1
AdTrAddress_i[5] => AdTrAddress_i[5].IN1
AdTrAddress_i[6] => AdTrAddress_i[6].IN1
AdTrAddress_i[7] => AdTrAddress_i[7].IN1
AdTrAddress_i[8] => AdTrAddress_i[8].IN1
AdTrAddress_i[9] => AdTrAddress_i[9].IN1
AdTrAddress_i[10] => AdTrAddress_i[10].IN1
AdTrAddress_i[11] => AdTrAddress_i[11].IN1
AdTrByteEnable_i[0] => AdTrByteEnable_i[0].IN1
AdTrByteEnable_i[1] => AdTrByteEnable_i[1].IN1
AdTrByteEnable_i[2] => AdTrByteEnable_i[2].IN1
AdTrByteEnable_i[3] => AdTrByteEnable_i[3].IN1
AdTrWriteVld_i => AdTrWriteVld_i.IN1
AdTrWriteData_i[0] => AdTrWriteData_i[0].IN1
AdTrWriteData_i[1] => AdTrWriteData_i[1].IN1
AdTrWriteData_i[2] => AdTrWriteData_i[2].IN1
AdTrWriteData_i[3] => AdTrWriteData_i[3].IN1
AdTrWriteData_i[4] => AdTrWriteData_i[4].IN1
AdTrWriteData_i[5] => AdTrWriteData_i[5].IN1
AdTrWriteData_i[6] => AdTrWriteData_i[6].IN1
AdTrWriteData_i[7] => AdTrWriteData_i[7].IN1
AdTrWriteData_i[8] => AdTrWriteData_i[8].IN1
AdTrWriteData_i[9] => AdTrWriteData_i[9].IN1
AdTrWriteData_i[10] => AdTrWriteData_i[10].IN1
AdTrWriteData_i[11] => AdTrWriteData_i[11].IN1
AdTrWriteData_i[12] => AdTrWriteData_i[12].IN1
AdTrWriteData_i[13] => AdTrWriteData_i[13].IN1
AdTrWriteData_i[14] => AdTrWriteData_i[14].IN1
AdTrWriteData_i[15] => AdTrWriteData_i[15].IN1
AdTrWriteData_i[16] => AdTrWriteData_i[16].IN1
AdTrWriteData_i[17] => AdTrWriteData_i[17].IN1
AdTrWriteData_i[18] => AdTrWriteData_i[18].IN1
AdTrWriteData_i[19] => AdTrWriteData_i[19].IN1
AdTrWriteData_i[20] => AdTrWriteData_i[20].IN1
AdTrWriteData_i[21] => AdTrWriteData_i[21].IN1
AdTrWriteData_i[22] => AdTrWriteData_i[22].IN1
AdTrWriteData_i[23] => AdTrWriteData_i[23].IN1
AdTrWriteData_i[24] => AdTrWriteData_i[24].IN1
AdTrWriteData_i[25] => AdTrWriteData_i[25].IN1
AdTrWriteData_i[26] => AdTrWriteData_i[26].IN1
AdTrWriteData_i[27] => AdTrWriteData_i[27].IN1
AdTrWriteData_i[28] => AdTrWriteData_i[28].IN1
AdTrWriteData_i[29] => AdTrWriteData_i[29].IN1
AdTrWriteData_i[30] => AdTrWriteData_i[30].IN1
AdTrWriteData_i[31] => AdTrWriteData_i[31].IN1
AdTrReadVld_i => AdTrReadVld_i.IN1
AdTrReadData_o[0] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[1] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[2] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[3] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[4] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[5] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[6] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[7] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[8] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[9] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[10] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[11] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[12] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[13] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[14] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[15] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[16] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[17] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[18] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[19] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[20] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[21] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[22] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[23] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[24] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[25] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[26] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[27] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[28] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[29] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[30] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadData_o[31] <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadData_o
AdTrReadVld_o <= altpciexpav_stif_a2p_addrtrans:a2p_addr_trans.AdTrReadVld_o
MsiReq_o <= altpciexpav_stif_tx_cntrl:tx_cntrl.MsiReq_o
MsiAck_i => MsiAck_i.IN1
IntxReq_o <= altpciexpav_stif_tx_cntrl:tx_cntrl.IntxReq_o
IntxAck_i => IntxAck_i.IN1
MsiCsr_i[0] => MsiCsr_i[0].IN2
MsiCsr_i[1] => MsiCsr_i[1].IN2
MsiCsr_i[2] => MsiCsr_i[2].IN2
MsiCsr_i[3] => MsiCsr_i[3].IN2
MsiCsr_i[4] => MsiCsr_i[4].IN2
MsiCsr_i[5] => MsiCsr_i[5].IN2
MsiCsr_i[6] => MsiCsr_i[6].IN2
MsiCsr_i[7] => MsiCsr_i[7].IN2
MsiCsr_i[8] => MsiCsr_i[8].IN2
MsiCsr_i[9] => MsiCsr_i[9].IN2
MsiCsr_i[10] => MsiCsr_i[10].IN2
MsiCsr_i[11] => MsiCsr_i[11].IN2
MsiCsr_i[12] => MsiCsr_i[12].IN2
MsiCsr_i[13] => MsiCsr_i[13].IN2
MsiCsr_i[14] => MsiCsr_i[14].IN2
MsiCsr_i[15] => MsiCsr_i[15].IN2
MsiAddr_i[0] => MsiAddr_i[0].IN2
MsiAddr_i[1] => MsiAddr_i[1].IN2
MsiAddr_i[2] => MsiAddr_i[2].IN2
MsiAddr_i[3] => MsiAddr_i[3].IN2
MsiAddr_i[4] => MsiAddr_i[4].IN2
MsiAddr_i[5] => MsiAddr_i[5].IN2
MsiAddr_i[6] => MsiAddr_i[6].IN2
MsiAddr_i[7] => MsiAddr_i[7].IN2
MsiAddr_i[8] => MsiAddr_i[8].IN2
MsiAddr_i[9] => MsiAddr_i[9].IN2
MsiAddr_i[10] => MsiAddr_i[10].IN2
MsiAddr_i[11] => MsiAddr_i[11].IN2
MsiAddr_i[12] => MsiAddr_i[12].IN2
MsiAddr_i[13] => MsiAddr_i[13].IN2
MsiAddr_i[14] => MsiAddr_i[14].IN2
MsiAddr_i[15] => MsiAddr_i[15].IN2
MsiAddr_i[16] => MsiAddr_i[16].IN2
MsiAddr_i[17] => MsiAddr_i[17].IN2
MsiAddr_i[18] => MsiAddr_i[18].IN2
MsiAddr_i[19] => MsiAddr_i[19].IN2
MsiAddr_i[20] => MsiAddr_i[20].IN2
MsiAddr_i[21] => MsiAddr_i[21].IN2
MsiAddr_i[22] => MsiAddr_i[22].IN2
MsiAddr_i[23] => MsiAddr_i[23].IN2
MsiAddr_i[24] => MsiAddr_i[24].IN2
MsiAddr_i[25] => MsiAddr_i[25].IN2
MsiAddr_i[26] => MsiAddr_i[26].IN2
MsiAddr_i[27] => MsiAddr_i[27].IN2
MsiAddr_i[28] => MsiAddr_i[28].IN2
MsiAddr_i[29] => MsiAddr_i[29].IN2
MsiAddr_i[30] => MsiAddr_i[30].IN2
MsiAddr_i[31] => MsiAddr_i[31].IN2
MsiAddr_i[32] => MsiAddr_i[32].IN2
MsiAddr_i[33] => MsiAddr_i[33].IN2
MsiAddr_i[34] => MsiAddr_i[34].IN2
MsiAddr_i[35] => MsiAddr_i[35].IN2
MsiAddr_i[36] => MsiAddr_i[36].IN2
MsiAddr_i[37] => MsiAddr_i[37].IN2
MsiAddr_i[38] => MsiAddr_i[38].IN2
MsiAddr_i[39] => MsiAddr_i[39].IN2
MsiAddr_i[40] => MsiAddr_i[40].IN2
MsiAddr_i[41] => MsiAddr_i[41].IN2
MsiAddr_i[42] => MsiAddr_i[42].IN2
MsiAddr_i[43] => MsiAddr_i[43].IN2
MsiAddr_i[44] => MsiAddr_i[44].IN2
MsiAddr_i[45] => MsiAddr_i[45].IN2
MsiAddr_i[46] => MsiAddr_i[46].IN2
MsiAddr_i[47] => MsiAddr_i[47].IN2
MsiAddr_i[48] => MsiAddr_i[48].IN2
MsiAddr_i[49] => MsiAddr_i[49].IN2
MsiAddr_i[50] => MsiAddr_i[50].IN2
MsiAddr_i[51] => MsiAddr_i[51].IN2
MsiAddr_i[52] => MsiAddr_i[52].IN2
MsiAddr_i[53] => MsiAddr_i[53].IN2
MsiAddr_i[54] => MsiAddr_i[54].IN2
MsiAddr_i[55] => MsiAddr_i[55].IN2
MsiAddr_i[56] => MsiAddr_i[56].IN2
MsiAddr_i[57] => MsiAddr_i[57].IN2
MsiAddr_i[58] => MsiAddr_i[58].IN2
MsiAddr_i[59] => MsiAddr_i[59].IN2
MsiAddr_i[60] => MsiAddr_i[60].IN2
MsiAddr_i[61] => MsiAddr_i[61].IN2
MsiAddr_i[62] => MsiAddr_i[62].IN2
MsiAddr_i[63] => MsiAddr_i[63].IN2
MsiData_i[0] => MsiData_i[0].IN1
MsiData_i[1] => MsiData_i[1].IN1
MsiData_i[2] => MsiData_i[2].IN1
MsiData_i[3] => MsiData_i[3].IN1
MsiData_i[4] => MsiData_i[4].IN1
MsiData_i[5] => MsiData_i[5].IN1
MsiData_i[6] => MsiData_i[6].IN1
MsiData_i[7] => MsiData_i[7].IN1
MsiData_i[8] => MsiData_i[8].IN1
MsiData_i[9] => MsiData_i[9].IN1
MsiData_i[10] => MsiData_i[10].IN1
MsiData_i[11] => MsiData_i[11].IN1
MsiData_i[12] => MsiData_i[12].IN1
MsiData_i[13] => MsiData_i[13].IN1
MsiData_i[14] => MsiData_i[14].IN1
MsiData_i[15] => MsiData_i[15].IN1
PCIeIrqEna_i[0] => PCIeIrqEna_i[0].IN1
PCIeIrqEna_i[1] => PCIeIrqEna_i[1].IN1
PCIeIrqEna_i[2] => PCIeIrqEna_i[2].IN1
PCIeIrqEna_i[3] => PCIeIrqEna_i[3].IN1
PCIeIrqEna_i[4] => PCIeIrqEna_i[4].IN1
PCIeIrqEna_i[5] => PCIeIrqEna_i[5].IN1
PCIeIrqEna_i[6] => PCIeIrqEna_i[6].IN1
PCIeIrqEna_i[7] => PCIeIrqEna_i[7].IN1
PCIeIrqEna_i[8] => PCIeIrqEna_i[8].IN1
PCIeIrqEna_i[9] => PCIeIrqEna_i[9].IN1
PCIeIrqEna_i[10] => PCIeIrqEna_i[10].IN1
PCIeIrqEna_i[11] => PCIeIrqEna_i[11].IN1
PCIeIrqEna_i[12] => PCIeIrqEna_i[12].IN1
PCIeIrqEna_i[13] => PCIeIrqEna_i[13].IN1
PCIeIrqEna_i[14] => PCIeIrqEna_i[14].IN1
PCIeIrqEna_i[15] => PCIeIrqEna_i[15].IN1
PCIeIrqEna_i[16] => PCIeIrqEna_i[16].IN1
PCIeIrqEna_i[17] => PCIeIrqEna_i[17].IN1
PCIeIrqEna_i[18] => PCIeIrqEna_i[18].IN1
PCIeIrqEna_i[19] => PCIeIrqEna_i[19].IN1
PCIeIrqEna_i[20] => PCIeIrqEna_i[20].IN1
PCIeIrqEna_i[21] => PCIeIrqEna_i[21].IN1
PCIeIrqEna_i[22] => PCIeIrqEna_i[22].IN1
PCIeIrqEna_i[23] => PCIeIrqEna_i[23].IN1
PCIeIrqEna_i[24] => PCIeIrqEna_i[24].IN1
PCIeIrqEna_i[25] => PCIeIrqEna_i[25].IN1
PCIeIrqEna_i[26] => PCIeIrqEna_i[26].IN1
PCIeIrqEna_i[27] => PCIeIrqEna_i[27].IN1
PCIeIrqEna_i[28] => PCIeIrqEna_i[28].IN1
PCIeIrqEna_i[29] => PCIeIrqEna_i[29].IN1
PCIeIrqEna_i[30] => PCIeIrqEna_i[30].IN1
PCIeIrqEna_i[31] => PCIeIrqEna_i[31].IN1
A2PMbWrAddr_i[0] => A2PMbWrAddr_i[0].IN1
A2PMbWrAddr_i[1] => A2PMbWrAddr_i[1].IN1
A2PMbWrAddr_i[2] => A2PMbWrAddr_i[2].IN1
A2PMbWrAddr_i[3] => A2PMbWrAddr_i[3].IN1
A2PMbWrAddr_i[4] => A2PMbWrAddr_i[4].IN1
A2PMbWrAddr_i[5] => A2PMbWrAddr_i[5].IN1
A2PMbWrAddr_i[6] => A2PMbWrAddr_i[6].IN1
A2PMbWrAddr_i[7] => A2PMbWrAddr_i[7].IN1
A2PMbWrAddr_i[8] => A2PMbWrAddr_i[8].IN1
A2PMbWrAddr_i[9] => A2PMbWrAddr_i[9].IN1
A2PMbWrAddr_i[10] => A2PMbWrAddr_i[10].IN1
A2PMbWrAddr_i[11] => A2PMbWrAddr_i[11].IN1
A2PMbWrReq_i => A2PMbWrReq_i.IN1
TxsReadDataValid_i => TxsReadDataValid_i.IN1
TxRespIdle_o <= altpciexpav_stif_txresp_cntrl:txresp.TxRespIdle_o
TxRpFifoRdReq_o <= altpciexpav_stif_tx_cntrl:tx_cntrl.TxRpFifoRdReq_o
TxRpFifoData_i[0] => TxRpFifoData_i[0].IN1
TxRpFifoData_i[1] => TxRpFifoData_i[1].IN1
TxRpFifoData_i[2] => TxRpFifoData_i[2].IN1
TxRpFifoData_i[3] => TxRpFifoData_i[3].IN1
TxRpFifoData_i[4] => TxRpFifoData_i[4].IN1
TxRpFifoData_i[5] => TxRpFifoData_i[5].IN1
TxRpFifoData_i[6] => TxRpFifoData_i[6].IN1
TxRpFifoData_i[7] => TxRpFifoData_i[7].IN1
TxRpFifoData_i[8] => TxRpFifoData_i[8].IN1
TxRpFifoData_i[9] => TxRpFifoData_i[9].IN1
TxRpFifoData_i[10] => TxRpFifoData_i[10].IN1
TxRpFifoData_i[11] => TxRpFifoData_i[11].IN1
TxRpFifoData_i[12] => TxRpFifoData_i[12].IN1
TxRpFifoData_i[13] => TxRpFifoData_i[13].IN1
TxRpFifoData_i[14] => TxRpFifoData_i[14].IN1
TxRpFifoData_i[15] => TxRpFifoData_i[15].IN1
TxRpFifoData_i[16] => TxRpFifoData_i[16].IN1
TxRpFifoData_i[17] => TxRpFifoData_i[17].IN1
TxRpFifoData_i[18] => TxRpFifoData_i[18].IN1
TxRpFifoData_i[19] => TxRpFifoData_i[19].IN1
TxRpFifoData_i[20] => TxRpFifoData_i[20].IN1
TxRpFifoData_i[21] => TxRpFifoData_i[21].IN1
TxRpFifoData_i[22] => TxRpFifoData_i[22].IN1
TxRpFifoData_i[23] => TxRpFifoData_i[23].IN1
TxRpFifoData_i[24] => TxRpFifoData_i[24].IN1
TxRpFifoData_i[25] => TxRpFifoData_i[25].IN1
TxRpFifoData_i[26] => TxRpFifoData_i[26].IN1
TxRpFifoData_i[27] => TxRpFifoData_i[27].IN1
TxRpFifoData_i[28] => TxRpFifoData_i[28].IN1
TxRpFifoData_i[29] => TxRpFifoData_i[29].IN1
TxRpFifoData_i[30] => TxRpFifoData_i[30].IN1
TxRpFifoData_i[31] => TxRpFifoData_i[31].IN1
TxRpFifoData_i[32] => TxRpFifoData_i[32].IN1
TxRpFifoData_i[33] => TxRpFifoData_i[33].IN1
TxRpFifoData_i[34] => TxRpFifoData_i[34].IN1
TxRpFifoData_i[35] => TxRpFifoData_i[35].IN1
TxRpFifoData_i[36] => TxRpFifoData_i[36].IN1
TxRpFifoData_i[37] => TxRpFifoData_i[37].IN1
TxRpFifoData_i[38] => TxRpFifoData_i[38].IN1
TxRpFifoData_i[39] => TxRpFifoData_i[39].IN1
TxRpFifoData_i[40] => TxRpFifoData_i[40].IN1
TxRpFifoData_i[41] => TxRpFifoData_i[41].IN1
TxRpFifoData_i[42] => TxRpFifoData_i[42].IN1
TxRpFifoData_i[43] => TxRpFifoData_i[43].IN1
TxRpFifoData_i[44] => TxRpFifoData_i[44].IN1
TxRpFifoData_i[45] => TxRpFifoData_i[45].IN1
TxRpFifoData_i[46] => TxRpFifoData_i[46].IN1
TxRpFifoData_i[47] => TxRpFifoData_i[47].IN1
TxRpFifoData_i[48] => TxRpFifoData_i[48].IN1
TxRpFifoData_i[49] => TxRpFifoData_i[49].IN1
TxRpFifoData_i[50] => TxRpFifoData_i[50].IN1
TxRpFifoData_i[51] => TxRpFifoData_i[51].IN1
TxRpFifoData_i[52] => TxRpFifoData_i[52].IN1
TxRpFifoData_i[53] => TxRpFifoData_i[53].IN1
TxRpFifoData_i[54] => TxRpFifoData_i[54].IN1
TxRpFifoData_i[55] => TxRpFifoData_i[55].IN1
TxRpFifoData_i[56] => TxRpFifoData_i[56].IN1
TxRpFifoData_i[57] => TxRpFifoData_i[57].IN1
TxRpFifoData_i[58] => TxRpFifoData_i[58].IN1
TxRpFifoData_i[59] => TxRpFifoData_i[59].IN1
TxRpFifoData_i[60] => TxRpFifoData_i[60].IN1
TxRpFifoData_i[61] => TxRpFifoData_i[61].IN1
TxRpFifoData_i[62] => TxRpFifoData_i[62].IN1
TxRpFifoData_i[63] => TxRpFifoData_i[63].IN1
TxRpFifoData_i[64] => TxRpFifoData_i[64].IN1
TxRpFifoData_i[65] => TxRpFifoData_i[65].IN1
TxRpFifoData_i[66] => TxRpFifoData_i[66].IN1
TxRpFifoData_i[67] => TxRpFifoData_i[67].IN1
TxRpFifoData_i[68] => TxRpFifoData_i[68].IN1
TxRpFifoData_i[69] => TxRpFifoData_i[69].IN1
TxRpFifoData_i[70] => TxRpFifoData_i[70].IN1
TxRpFifoData_i[71] => TxRpFifoData_i[71].IN1
TxRpFifoData_i[72] => TxRpFifoData_i[72].IN1
TxRpFifoData_i[73] => TxRpFifoData_i[73].IN1
TxRpFifoData_i[74] => TxRpFifoData_i[74].IN1
TxRpFifoData_i[75] => TxRpFifoData_i[75].IN1
TxRpFifoData_i[76] => TxRpFifoData_i[76].IN1
TxRpFifoData_i[77] => TxRpFifoData_i[77].IN1
TxRpFifoData_i[78] => TxRpFifoData_i[78].IN1
TxRpFifoData_i[79] => TxRpFifoData_i[79].IN1
TxRpFifoData_i[80] => TxRpFifoData_i[80].IN1
TxRpFifoData_i[81] => TxRpFifoData_i[81].IN1
TxRpFifoData_i[82] => TxRpFifoData_i[82].IN1
TxRpFifoData_i[83] => TxRpFifoData_i[83].IN1
TxRpFifoData_i[84] => TxRpFifoData_i[84].IN1
TxRpFifoData_i[85] => TxRpFifoData_i[85].IN1
TxRpFifoData_i[86] => TxRpFifoData_i[86].IN1
TxRpFifoData_i[87] => TxRpFifoData_i[87].IN1
TxRpFifoData_i[88] => TxRpFifoData_i[88].IN1
TxRpFifoData_i[89] => TxRpFifoData_i[89].IN1
TxRpFifoData_i[90] => TxRpFifoData_i[90].IN1
TxRpFifoData_i[91] => TxRpFifoData_i[91].IN1
TxRpFifoData_i[92] => TxRpFifoData_i[92].IN1
TxRpFifoData_i[93] => TxRpFifoData_i[93].IN1
TxRpFifoData_i[94] => TxRpFifoData_i[94].IN1
TxRpFifoData_i[95] => TxRpFifoData_i[95].IN1
TxRpFifoData_i[96] => TxRpFifoData_i[96].IN1
TxRpFifoData_i[97] => TxRpFifoData_i[97].IN1
TxRpFifoData_i[98] => TxRpFifoData_i[98].IN1
TxRpFifoData_i[99] => TxRpFifoData_i[99].IN1
TxRpFifoData_i[100] => TxRpFifoData_i[100].IN1
TxRpFifoData_i[101] => TxRpFifoData_i[101].IN1
TxRpFifoData_i[102] => TxRpFifoData_i[102].IN1
TxRpFifoData_i[103] => TxRpFifoData_i[103].IN1
TxRpFifoData_i[104] => TxRpFifoData_i[104].IN1
TxRpFifoData_i[105] => TxRpFifoData_i[105].IN1
TxRpFifoData_i[106] => TxRpFifoData_i[106].IN1
TxRpFifoData_i[107] => TxRpFifoData_i[107].IN1
TxRpFifoData_i[108] => TxRpFifoData_i[108].IN1
TxRpFifoData_i[109] => TxRpFifoData_i[109].IN1
TxRpFifoData_i[110] => TxRpFifoData_i[110].IN1
TxRpFifoData_i[111] => TxRpFifoData_i[111].IN1
TxRpFifoData_i[112] => TxRpFifoData_i[112].IN1
TxRpFifoData_i[113] => TxRpFifoData_i[113].IN1
TxRpFifoData_i[114] => TxRpFifoData_i[114].IN1
TxRpFifoData_i[115] => TxRpFifoData_i[115].IN1
TxRpFifoData_i[116] => TxRpFifoData_i[116].IN1
TxRpFifoData_i[117] => TxRpFifoData_i[117].IN1
TxRpFifoData_i[118] => TxRpFifoData_i[118].IN1
TxRpFifoData_i[119] => TxRpFifoData_i[119].IN1
TxRpFifoData_i[120] => TxRpFifoData_i[120].IN1
TxRpFifoData_i[121] => TxRpFifoData_i[121].IN1
TxRpFifoData_i[122] => TxRpFifoData_i[122].IN1
TxRpFifoData_i[123] => TxRpFifoData_i[123].IN1
TxRpFifoData_i[124] => TxRpFifoData_i[124].IN1
TxRpFifoData_i[125] => TxRpFifoData_i[125].IN1
TxRpFifoData_i[126] => TxRpFifoData_i[126].IN1
TxRpFifoData_i[127] => TxRpFifoData_i[127].IN1
TxRpFifoData_i[128] => TxRpFifoData_i[128].IN1
TxRpFifoData_i[129] => TxRpFifoData_i[129].IN1
TxRpFifoData_i[130] => TxRpFifoData_i[130].IN1
RpTLPReady_i => RpTLPReady_i.IN1
pld_clk_inuse => pld_clk_inuse.IN1
tx_cons_cred_sel <= altpciexpav_stif_tx_cntrl:tx_cntrl.tx_cons_cred_sel


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl
AvlClk_i => AvlClk_i.IN1
Rstn_i => wraddr_cntr[0].ACLR
Rstn_i => wraddr_cntr[1].ACLR
Rstn_i => wraddr_cntr[2].ACLR
Rstn_i => wraddr_cntr[3].ACLR
Rstn_i => wraddr_cntr[4].ACLR
Rstn_i => wraddr_cntr[5].ACLR
Rstn_i => wraddr_cntr[6].ACLR
Rstn_i => wraddr_cntr[7].ACLR
Rstn_i => wraddr_cntr[8].ACLR
Rstn_i => wraddr_cntr[9].ACLR
Rstn_i => wraddr_cntr[10].ACLR
Rstn_i => wraddr_cntr[11].ACLR
Rstn_i => wraddr_cntr[12].ACLR
Rstn_i => wraddr_cntr[13].ACLR
Rstn_i => wraddr_cntr[14].ACLR
Rstn_i => wraddr_cntr[15].ACLR
Rstn_i => wraddr_cntr[16].ACLR
Rstn_i => wraddr_cntr[17].ACLR
Rstn_i => wraddr_cntr[18].ACLR
Rstn_i => wraddr_cntr[19].ACLR
Rstn_i => wraddr_cntr[20].ACLR
Rstn_i => wraddr_cntr[21].ACLR
Rstn_i => wraddr_cntr[22].ACLR
Rstn_i => wraddr_cntr[23].ACLR
Rstn_i => wraddr_cntr[24].ACLR
Rstn_i => wraddr_cntr[25].ACLR
Rstn_i => wraddr_cntr[26].ACLR
Rstn_i => wraddr_cntr[27].ACLR
Rstn_i => txavl_state[0].ACLR
Rstn_i => txavl_state[1].ACLR
Rstn_i => txavl_state[2].ACLR
Rstn_i => txavl_state[3].ACLR
Rstn_i => txavl_state[4].ACLR
Rstn_i => txavl_state[5].ACLR
Rstn_i => txavl_state[6].ACLR
Rstn_i => txavl_state[7].ACLR
Rstn_i => txavl_state[8].ACLR
Rstn_i => txavl_state[9].ACLR
Rstn_i => tag_cntr[0].ACLR
Rstn_i => tag_cntr[1].ACLR
Rstn_i => tag_cntr[2].ACLR
Rstn_i => wr_addr_reg[0].ACLR
Rstn_i => wr_addr_reg[1].ACLR
Rstn_i => wr_addr_reg[2].ACLR
Rstn_i => wr_addr_reg[3].ACLR
Rstn_i => wr_addr_reg[4].ACLR
Rstn_i => wr_addr_reg[5].ACLR
Rstn_i => wr_addr_reg[6].ACLR
Rstn_i => wr_addr_reg[7].ACLR
Rstn_i => wr_addr_reg[8].ACLR
Rstn_i => wr_addr_reg[9].ACLR
Rstn_i => wr_addr_reg[10].ACLR
Rstn_i => wr_addr_reg[11].ACLR
Rstn_i => wr_addr_reg[12].ACLR
Rstn_i => wr_addr_reg[13].ACLR
Rstn_i => wr_addr_reg[14].ACLR
Rstn_i => wr_addr_reg[15].ACLR
Rstn_i => wr_addr_reg[16].ACLR
Rstn_i => wr_addr_reg[17].ACLR
Rstn_i => wr_addr_reg[18].ACLR
Rstn_i => wr_addr_reg[19].ACLR
Rstn_i => wr_addr_reg[20].ACLR
Rstn_i => wr_addr_reg[21].ACLR
Rstn_i => wr_addr_reg[22].ACLR
Rstn_i => wr_addr_reg[23].ACLR
Rstn_i => wr_addr_reg[24].ACLR
Rstn_i => wr_addr_reg[25].ACLR
Rstn_i => wr_addr_reg[26].ACLR
Rstn_i => wr_addr_reg[27].ACLR
Rstn_i => burst_counter[0].ACLR
Rstn_i => burst_counter[1].ACLR
Rstn_i => burst_counter[2].ACLR
Rstn_i => burst_counter[3].ACLR
Rstn_i => burst_counter[4].ACLR
Rstn_i => burst_counter[5].ACLR
Rstn_i => burst_counter[6].ACLR
Rstn_i => burst_counter[7].ACLR
Rstn_i => burst_counter[8].ACLR
Rstn_i => burst_counter[9].ACLR
Rstn_i => payload_byte_cntr[0].ACLR
Rstn_i => payload_byte_cntr[1].ACLR
Rstn_i => payload_byte_cntr[2].ACLR
Rstn_i => payload_byte_cntr[3].ACLR
Rstn_i => payload_byte_cntr[4].ACLR
Rstn_i => payload_byte_cntr[5].ACLR
Rstn_i => payload_byte_cntr[6].ACLR
Rstn_i => payload_byte_cntr[7].ACLR
Rstn_i => payload_byte_cntr[8].ACLR
Rstn_i => payload_byte_cntr[9].ACLR
Rstn_i => payload_byte_cntr[10].ACLR
Rstn_i => payload_byte_cntr[11].ACLR
Rstn_i => payload_byte_cntr[12].ACLR
Rstn_i => rd_addr_reg[0].ACLR
Rstn_i => rd_addr_reg[1].ACLR
Rstn_i => rd_addr_reg[2].ACLR
Rstn_i => rd_addr_reg[3].ACLR
Rstn_i => rd_addr_reg[4].ACLR
Rstn_i => rd_addr_reg[5].ACLR
Rstn_i => rd_addr_reg[6].ACLR
Rstn_i => rd_addr_reg[7].ACLR
Rstn_i => rd_addr_reg[8].ACLR
Rstn_i => rd_addr_reg[9].ACLR
Rstn_i => rd_addr_reg[10].ACLR
Rstn_i => rd_addr_reg[11].ACLR
Rstn_i => rd_addr_reg[12].ACLR
Rstn_i => rd_addr_reg[13].ACLR
Rstn_i => rd_addr_reg[14].ACLR
Rstn_i => rd_addr_reg[15].ACLR
Rstn_i => rd_addr_reg[16].ACLR
Rstn_i => rd_addr_reg[17].ACLR
Rstn_i => rd_addr_reg[18].ACLR
Rstn_i => rd_addr_reg[19].ACLR
Rstn_i => rd_addr_reg[20].ACLR
Rstn_i => rd_addr_reg[21].ACLR
Rstn_i => rd_addr_reg[22].ACLR
Rstn_i => rd_addr_reg[23].ACLR
Rstn_i => rd_addr_reg[24].ACLR
Rstn_i => rd_addr_reg[25].ACLR
Rstn_i => rd_addr_reg[26].ACLR
Rstn_i => rd_addr_reg[27].ACLR
Rstn_i => remain_rdbytecnt_reg[0].ACLR
Rstn_i => remain_rdbytecnt_reg[1].ACLR
Rstn_i => remain_rdbytecnt_reg[2].ACLR
Rstn_i => remain_rdbytecnt_reg[3].ACLR
Rstn_i => remain_rdbytecnt_reg[4].ACLR
Rstn_i => remain_rdbytecnt_reg[5].ACLR
Rstn_i => remain_rdbytecnt_reg[6].ACLR
Rstn_i => remain_rdbytecnt_reg[7].ACLR
Rstn_i => remain_rdbytecnt_reg[8].ACLR
Rstn_i => remain_rdbytecnt_reg[9].ACLR
Rstn_i => remain_rdbytecnt_reg[10].ACLR
Rstn_i => remain_rdbytecnt_reg[11].ACLR
Rstn_i => remain_rdbytecnt_reg[12].ACLR
Rstn_i => bytes_to_4KB_reg[0].ACLR
Rstn_i => bytes_to_4KB_reg[1].ACLR
Rstn_i => bytes_to_4KB_reg[2].ACLR
Rstn_i => bytes_to_4KB_reg[3].ACLR
Rstn_i => bytes_to_4KB_reg[4].ACLR
Rstn_i => bytes_to_4KB_reg[5].ACLR
Rstn_i => bytes_to_4KB_reg[6].ACLR
Rstn_i => bytes_to_4KB_reg[7].ACLR
Rstn_i => bytes_to_4KB_reg[8].ACLR
Rstn_i => bytes_to_4KB_reg[9].ACLR
Rstn_i => bytes_to_4KB_reg[10].ACLR
Rstn_i => bytes_to_4KB_reg[11].ACLR
Rstn_i => bytes_to_4KB_reg[12].ACLR
Rstn_i => rdsize_sel_reg[0].ACLR
Rstn_i => rdsize_sel_reg[1].ACLR
Rstn_i => adjusted_dw_reg[0].ACLR
Rstn_i => adjusted_dw_reg[1].ACLR
Rstn_i => first_avlbe_reg[0].ACLR
Rstn_i => first_avlbe_reg[1].ACLR
Rstn_i => first_avlbe_reg[2].ACLR
Rstn_i => first_avlbe_reg[3].ACLR
Rstn_i => first_avlbe_reg[4].ACLR
Rstn_i => first_avlbe_reg[5].ACLR
Rstn_i => first_avlbe_reg[6].ACLR
Rstn_i => first_avlbe_reg[7].ACLR
Rstn_i => last_avlbe_reg[0].PRESET
Rstn_i => last_avlbe_reg[1].PRESET
Rstn_i => last_avlbe_reg[2].PRESET
Rstn_i => last_avlbe_reg[3].PRESET
Rstn_i => last_avlbe_reg[4].PRESET
Rstn_i => last_avlbe_reg[5].PRESET
Rstn_i => last_avlbe_reg[6].PRESET
Rstn_i => last_avlbe_reg[7].PRESET
Rstn_i => pendingrd_state[0].ACLR
Rstn_i => pendingrd_state[1].ACLR
Rstn_i => pendingrd_state[2].ACLR
Rstn_i => read_valid_counter[0].ACLR
Rstn_i => read_valid_counter[1].ACLR
Rstn_i => read_valid_counter[2].ACLR
Rstn_i => read_valid_counter[3].ACLR
Rstn_i => read_valid_counter[4].ACLR
Rstn_i => read_valid_counter[5].ACLR
Rstn_i => read_valid_counter[6].ACLR
Rstn_i => read_valid_counter[7].ACLR
Rstn_i => read_valid_counter[8].ACLR
Rstn_i => read_valid_counter[9].ACLR
Rstn_i => pendingrd_fifo_q_reg[0].PRESET
Rstn_i => pendingrd_fifo_q_reg[1].PRESET
Rstn_i => pendingrd_fifo_q_reg[2].PRESET
Rstn_i => pendingrd_fifo_q_reg[3].PRESET
Rstn_i => pendingrd_fifo_q_reg[4].PRESET
Rstn_i => pendingrd_fifo_q_reg[5].PRESET
Rstn_i => pendingrd_fifo_q_reg[6].PRESET
Rstn_i => pendingrd_fifo_q_reg[7].PRESET
Rstn_i => pendingrd_fifo_q_reg[8].PRESET
Rstn_i => pendingrd_fifo_q_reg[9].PRESET
Rstn_i => terminal_count_reg.ACLR
Rstn_i => reads_cntr[0].ACLR
Rstn_i => reads_cntr[1].ACLR
Rstn_i => reads_cntr[2].ACLR
Rstn_i => reads_cntr[3].ACLR
Rstn_i => rxm_irq_sreg.ACLR
Rstn_i => rxm_irq_reg.ACLR
Rstn_i => _.IN1
TxChipSelect_i => always1.IN0
TxChipSelect_i => always1.IN0
TxChipSelect_i => always1.IN1
TxChipSelect_i => always1.IN1
TxChipSelect_i => WrDatFifoWrReq_o.IN1
TxChipSelect_i => txready.IN1
TxChipSelect_i => maxpayload_reached.IN1
TxChipSelect_i => pendingrd_fifo_wrreq.IN1
TxRead_i => always1.IN1
TxRead_i => txready.IN1
TxRead_i => pendingrd_fifo_wrreq.IN1
TxWrite_i => always1.IN1
TxWrite_i => always1.IN1
TxWrite_i => always1.IN1
TxWrite_i => WrDatFifoWrReq_o.IN1
TxWrite_i => maxpayload_reached.IN1
TxBurstCount_i[0] => TxBurstCount_i[0].IN1
TxBurstCount_i[1] => TxBurstCount_i[1].IN1
TxBurstCount_i[2] => TxBurstCount_i[2].IN1
TxBurstCount_i[3] => TxBurstCount_i[3].IN1
TxBurstCount_i[4] => TxBurstCount_i[4].IN1
TxBurstCount_i[5] => TxBurstCount_i[5].IN1
TxBurstCount_i[6] => TxBurstCount_i[6].IN1
TxAddress_i[0] => rd_addr_reg.DATAB
TxAddress_i[0] => wraddr_cntr[0].DATAIN
TxAddress_i[1] => rd_addr_reg.DATAB
TxAddress_i[1] => wraddr_cntr[1].DATAIN
TxAddress_i[2] => rd_addr_reg.DATAB
TxAddress_i[2] => wraddr_cntr[2].DATAIN
TxAddress_i[3] => wraddr_cntr.DATAB
TxAddress_i[3] => rd_addr_reg.DATAB
TxAddress_i[4] => wraddr_cntr.DATAB
TxAddress_i[4] => rd_addr_reg.DATAB
TxAddress_i[5] => wraddr_cntr.DATAB
TxAddress_i[5] => rd_addr_reg.DATAB
TxAddress_i[6] => wraddr_cntr.DATAB
TxAddress_i[6] => rd_addr_reg.DATAB
TxAddress_i[7] => wraddr_cntr.DATAB
TxAddress_i[7] => rd_addr_reg.DATAB
TxAddress_i[8] => wraddr_cntr.DATAB
TxAddress_i[8] => rd_addr_reg.DATAB
TxAddress_i[9] => wraddr_cntr.DATAB
TxAddress_i[9] => rd_addr_reg.DATAB
TxAddress_i[10] => wraddr_cntr.DATAB
TxAddress_i[10] => rd_addr_reg.DATAB
TxAddress_i[11] => wraddr_cntr.DATAB
TxAddress_i[11] => rd_addr_reg.DATAB
TxAddress_i[12] => wraddr_cntr.DATAB
TxAddress_i[12] => rd_addr_reg.DATAB
TxAddress_i[13] => wraddr_cntr.DATAB
TxAddress_i[13] => rd_addr_reg.DATAB
TxAddress_i[14] => wraddr_cntr.DATAB
TxAddress_i[14] => rd_addr_reg.DATAB
TxAddress_i[15] => wraddr_cntr.DATAB
TxAddress_i[15] => rd_addr_reg.DATAB
TxAddress_i[16] => wraddr_cntr.DATAB
TxAddress_i[16] => rd_addr_reg.DATAB
TxAddress_i[17] => wraddr_cntr.DATAB
TxAddress_i[17] => rd_addr_reg.DATAB
TxAddress_i[18] => wraddr_cntr.DATAB
TxAddress_i[18] => rd_addr_reg.DATAB
TxAddress_i[19] => wraddr_cntr.DATAB
TxAddress_i[19] => rd_addr_reg.DATAB
TxAddress_i[20] => wraddr_cntr.DATAB
TxAddress_i[20] => rd_addr_reg.DATAB
TxAddress_i[21] => wraddr_cntr.DATAB
TxAddress_i[21] => rd_addr_reg.DATAB
TxAddress_i[22] => wraddr_cntr.DATAB
TxAddress_i[22] => rd_addr_reg.DATAB
TxAddress_i[23] => wraddr_cntr.DATAB
TxAddress_i[23] => rd_addr_reg.DATAB
TxAddress_i[24] => wraddr_cntr.DATAB
TxAddress_i[24] => rd_addr_reg.DATAB
TxAddress_i[25] => wraddr_cntr.DATAB
TxAddress_i[25] => rd_addr_reg.DATAB
TxAddress_i[26] => wraddr_cntr.DATAB
TxAddress_i[26] => rd_addr_reg.DATAB
TxAddress_i[27] => wraddr_cntr.DATAB
TxAddress_i[27] => rd_addr_reg.DATAB
TxByteEnable_i[0] => first_avlbe_reg[0].DATAIN
TxByteEnable_i[0] => last_avlbe_reg[0].DATAIN
TxByteEnable_i[1] => first_avlbe_reg[1].DATAIN
TxByteEnable_i[1] => last_avlbe_reg[1].DATAIN
TxByteEnable_i[2] => first_avlbe_reg[2].DATAIN
TxByteEnable_i[2] => last_avlbe_reg[2].DATAIN
TxByteEnable_i[3] => first_avlbe_reg[3].DATAIN
TxByteEnable_i[3] => last_avlbe_reg[3].DATAIN
TxByteEnable_i[4] => first_avlbe_reg[4].DATAIN
TxByteEnable_i[4] => last_avlbe_reg[4].DATAIN
TxByteEnable_i[5] => first_avlbe_reg[5].DATAIN
TxByteEnable_i[5] => last_avlbe_reg[5].DATAIN
TxByteEnable_i[6] => first_avlbe_reg[6].DATAIN
TxByteEnable_i[6] => last_avlbe_reg[6].DATAIN
TxByteEnable_i[7] => first_avlbe_reg[7].DATAIN
TxByteEnable_i[7] => last_avlbe_reg[7].DATAIN
TxWaitRequest_o <= txready.DB_MAX_OUTPUT_PORT_TYPE
AvlAddrVld_o <= AvlAddrVld_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[0] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[1] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[2] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[3] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[4] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[5] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[6] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[7] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[8] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[9] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[10] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[11] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[12] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[13] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[14] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[15] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[16] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[17] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[18] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[19] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[20] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[21] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[22] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[23] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[24] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[25] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[26] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AvlAddr_o[27] <= AvlAddr_o.DB_MAX_OUTPUT_PORT_TYPE
AddrTransDone_i => always1.IN1
AddrTransDone_i => always1.IN1
AddrTransDone_i => burstdata_rise.IN1
AddrTransDone_i => Selector1.IN5
AddrTransDone_i => txready.IN1
AddrTransDone_i => always1.IN1
AddrTransDone_i => always1.IN1
AddrTransDone_i => Selector2.IN7
AddrTransDone_i => reads_up.IN1
AddrTransDone_i => pendingrd_fifo_wrreq.IN1
PCIeAddr_i[0] => ~NO_FANOUT~
PCIeAddr_i[1] => ~NO_FANOUT~
PCIeAddr_i[2] => ~NO_FANOUT~
PCIeAddr_i[3] => addr_low.DATAA
PCIeAddr_i[4] => addr_low.DATAA
PCIeAddr_i[5] => addr_low.DATAA
PCIeAddr_i[6] => addr_low.DATAA
PCIeAddr_i[7] => addr_low.DATAA
PCIeAddr_i[8] => addr_low.DATAA
PCIeAddr_i[9] => addr_low.DATAA
PCIeAddr_i[10] => addr_low.DATAA
PCIeAddr_i[11] => addr_low.DATAA
PCIeAddr_i[12] => addr_low.DATAA
PCIeAddr_i[13] => addr_low.DATAA
PCIeAddr_i[14] => addr_low.DATAA
PCIeAddr_i[15] => addr_low.DATAA
PCIeAddr_i[16] => addr_low.DATAA
PCIeAddr_i[17] => addr_low.DATAA
PCIeAddr_i[18] => addr_low.DATAA
PCIeAddr_i[19] => addr_low.DATAA
PCIeAddr_i[20] => addr_low.DATAA
PCIeAddr_i[21] => addr_low.DATAA
PCIeAddr_i[22] => addr_low.DATAA
PCIeAddr_i[23] => addr_low.DATAA
PCIeAddr_i[24] => addr_low.DATAA
PCIeAddr_i[25] => addr_low.DATAA
PCIeAddr_i[26] => addr_low.DATAA
PCIeAddr_i[27] => addr_low.DATAA
PCIeAddr_i[28] => addr_low.DATAA
PCIeAddr_i[29] => addr_low.DATAA
PCIeAddr_i[30] => addr_low.DATAA
PCIeAddr_i[31] => addr_low.DATAA
PCIeAddr_i[32] => addr_hi.DATAA
PCIeAddr_i[32] => Equal24.IN31
PCIeAddr_i[33] => addr_hi.DATAA
PCIeAddr_i[33] => Equal24.IN30
PCIeAddr_i[34] => addr_hi.DATAA
PCIeAddr_i[34] => Equal24.IN29
PCIeAddr_i[35] => addr_hi.DATAA
PCIeAddr_i[35] => Equal24.IN28
PCIeAddr_i[36] => addr_hi.DATAA
PCIeAddr_i[36] => Equal24.IN27
PCIeAddr_i[37] => addr_hi.DATAA
PCIeAddr_i[37] => Equal24.IN26
PCIeAddr_i[38] => addr_hi.DATAA
PCIeAddr_i[38] => Equal24.IN25
PCIeAddr_i[39] => addr_hi.DATAA
PCIeAddr_i[39] => Equal24.IN24
PCIeAddr_i[40] => addr_hi.DATAA
PCIeAddr_i[40] => Equal24.IN23
PCIeAddr_i[41] => addr_hi.DATAA
PCIeAddr_i[41] => Equal24.IN22
PCIeAddr_i[42] => addr_hi.DATAA
PCIeAddr_i[42] => Equal24.IN21
PCIeAddr_i[43] => addr_hi.DATAA
PCIeAddr_i[43] => Equal24.IN20
PCIeAddr_i[44] => addr_hi.DATAA
PCIeAddr_i[44] => Equal24.IN19
PCIeAddr_i[45] => addr_hi.DATAA
PCIeAddr_i[45] => Equal24.IN18
PCIeAddr_i[46] => addr_hi.DATAA
PCIeAddr_i[46] => Equal24.IN17
PCIeAddr_i[47] => addr_hi.DATAA
PCIeAddr_i[47] => Equal24.IN16
PCIeAddr_i[48] => addr_hi.DATAA
PCIeAddr_i[48] => Equal24.IN15
PCIeAddr_i[49] => addr_hi.DATAA
PCIeAddr_i[49] => Equal24.IN14
PCIeAddr_i[50] => addr_hi.DATAA
PCIeAddr_i[50] => Equal24.IN13
PCIeAddr_i[51] => addr_hi.DATAA
PCIeAddr_i[51] => Equal24.IN12
PCIeAddr_i[52] => addr_hi.DATAA
PCIeAddr_i[52] => Equal24.IN11
PCIeAddr_i[53] => addr_hi.DATAA
PCIeAddr_i[53] => Equal24.IN10
PCIeAddr_i[54] => addr_hi.DATAA
PCIeAddr_i[54] => Equal24.IN9
PCIeAddr_i[55] => addr_hi.DATAA
PCIeAddr_i[55] => Equal24.IN8
PCIeAddr_i[56] => addr_hi.DATAA
PCIeAddr_i[56] => Equal24.IN7
PCIeAddr_i[57] => addr_hi.DATAA
PCIeAddr_i[57] => Equal24.IN6
PCIeAddr_i[58] => addr_hi.DATAA
PCIeAddr_i[58] => Equal24.IN5
PCIeAddr_i[59] => addr_hi.DATAA
PCIeAddr_i[59] => Equal24.IN4
PCIeAddr_i[60] => addr_hi.DATAA
PCIeAddr_i[60] => Equal24.IN3
PCIeAddr_i[61] => addr_hi.DATAA
PCIeAddr_i[61] => Equal24.IN2
PCIeAddr_i[62] => addr_hi.DATAA
PCIeAddr_i[62] => Equal24.IN1
PCIeAddr_i[63] => addr_hi.DATAA
PCIeAddr_i[63] => Equal24.IN0
PCIeAddrSpace_i[0] => is_wr64.IN1
PCIeAddrSpace_i[0] => is_wr32.IN1
PCIeAddrSpace_i[1] => ~NO_FANOUT~
CmdFifoWrReq_o <= CmdFifoWrReq_o.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[0] <= <GND>
TxReqHeader_o[1] <= <GND>
TxReqHeader_o[2] <= rx_addr_bit2.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[3] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[4] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[5] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[6] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[7] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[8] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[9] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[10] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[11] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[12] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[13] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[14] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[15] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[16] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[17] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[18] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[19] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[20] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[21] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[22] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[23] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[24] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[25] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[26] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[27] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[28] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[29] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[30] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[31] <= addr_low.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[32] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[33] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[34] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[35] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[36] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[37] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[38] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[39] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[40] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[41] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[42] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[43] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[44] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[45] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[46] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[47] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[48] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[49] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[50] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[51] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[52] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[53] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[54] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[55] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[56] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[57] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[58] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[59] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[60] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[61] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[62] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[63] <= addr_hi.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[64] <= is_rd32.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[65] <= is_rd64.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[66] <= is_wr32.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[67] <= is_wr64.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[68] <= <GND>
TxReqHeader_o[69] <= <GND>
TxReqHeader_o[70] <= fbe.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[71] <= fbe.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[72] <= fbe.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[73] <= fbe.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[74] <= tag_cntr[0].DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[75] <= tag_cntr[1].DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[76] <= tag_cntr[2].DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[77] <= <GND>
TxReqHeader_o[78] <= <GND>
TxReqHeader_o[79] <= <GND>
TxReqHeader_o[80] <= <GND>
TxReqHeader_o[81] <= txavl_state[9].DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[82] <= <GND>
TxReqHeader_o[83] <= <GND>
TxReqHeader_o[84] <= <GND>
TxReqHeader_o[85] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[86] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[87] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[88] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[89] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[90] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[91] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[92] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[93] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[94] <= lbe.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[95] <= lbe.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[96] <= lbe.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[97] <= lbe.DB_MAX_OUTPUT_PORT_TYPE
TxReqHeader_o[98] <= last_sub_read.DB_MAX_OUTPUT_PORT_TYPE
CmdFifoUsedW_i[0] => LessThan1.IN8
CmdFifoUsedW_i[1] => LessThan1.IN7
CmdFifoUsedW_i[2] => LessThan1.IN6
CmdFifoUsedW_i[3] => LessThan1.IN5
CmdFifoBusy_o <= CmdFifoBusy_o.DB_MAX_OUTPUT_PORT_TYPE
WrDatFifoUsedW_i[0] => LessThan0.IN12
WrDatFifoUsedW_i[1] => LessThan0.IN11
WrDatFifoUsedW_i[2] => LessThan0.IN10
WrDatFifoUsedW_i[3] => LessThan0.IN9
WrDatFifoUsedW_i[4] => LessThan0.IN8
WrDatFifoUsedW_i[5] => LessThan0.IN7
WrDatFifoWrReq_o <= WrDatFifoWrReq_o.DB_MAX_OUTPUT_PORT_TYPE
DevCsr_i[0] => ~NO_FANOUT~
DevCsr_i[1] => ~NO_FANOUT~
DevCsr_i[2] => ~NO_FANOUT~
DevCsr_i[3] => ~NO_FANOUT~
DevCsr_i[4] => ~NO_FANOUT~
DevCsr_i[5] => Equal14.IN5
DevCsr_i[6] => Equal14.IN4
DevCsr_i[7] => Equal14.IN3
DevCsr_i[8] => ~NO_FANOUT~
DevCsr_i[9] => ~NO_FANOUT~
DevCsr_i[10] => ~NO_FANOUT~
DevCsr_i[11] => ~NO_FANOUT~
DevCsr_i[12] => Equal15.IN5
DevCsr_i[13] => Equal15.IN4
DevCsr_i[14] => Equal15.IN3
DevCsr_i[15] => ~NO_FANOUT~
DevCsr_i[16] => ~NO_FANOUT~
DevCsr_i[17] => ~NO_FANOUT~
DevCsr_i[18] => ~NO_FANOUT~
DevCsr_i[19] => ~NO_FANOUT~
DevCsr_i[20] => ~NO_FANOUT~
DevCsr_i[21] => ~NO_FANOUT~
DevCsr_i[22] => ~NO_FANOUT~
DevCsr_i[23] => ~NO_FANOUT~
DevCsr_i[24] => ~NO_FANOUT~
DevCsr_i[25] => ~NO_FANOUT~
DevCsr_i[26] => ~NO_FANOUT~
DevCsr_i[27] => ~NO_FANOUT~
DevCsr_i[28] => ~NO_FANOUT~
DevCsr_i[29] => ~NO_FANOUT~
DevCsr_i[30] => ~NO_FANOUT~
DevCsr_i[31] => ~NO_FANOUT~
BusDev_i[0] => ~NO_FANOUT~
BusDev_i[1] => ~NO_FANOUT~
BusDev_i[2] => ~NO_FANOUT~
BusDev_i[3] => ~NO_FANOUT~
BusDev_i[4] => ~NO_FANOUT~
BusDev_i[5] => ~NO_FANOUT~
BusDev_i[6] => ~NO_FANOUT~
BusDev_i[7] => ~NO_FANOUT~
BusDev_i[8] => ~NO_FANOUT~
BusDev_i[9] => ~NO_FANOUT~
BusDev_i[10] => ~NO_FANOUT~
BusDev_i[11] => ~NO_FANOUT~
BusDev_i[12] => ~NO_FANOUT~
MasterEnable_i => always1.IN1
MasterEnable_i => always1.IN1
MasterEnable_i => always1.IN1
MasterEnable_i => txready.IN1
MsiCsr_i[0] => rxm_irq_set.IN1
MsiCsr_i[1] => ~NO_FANOUT~
MsiCsr_i[2] => ~NO_FANOUT~
MsiCsr_i[3] => ~NO_FANOUT~
MsiCsr_i[4] => ~NO_FANOUT~
MsiCsr_i[5] => ~NO_FANOUT~
MsiCsr_i[6] => ~NO_FANOUT~
MsiCsr_i[7] => ~NO_FANOUT~
MsiCsr_i[8] => ~NO_FANOUT~
MsiCsr_i[9] => ~NO_FANOUT~
MsiCsr_i[10] => ~NO_FANOUT~
MsiCsr_i[11] => ~NO_FANOUT~
MsiCsr_i[12] => ~NO_FANOUT~
MsiCsr_i[13] => ~NO_FANOUT~
MsiCsr_i[14] => ~NO_FANOUT~
MsiCsr_i[15] => ~NO_FANOUT~
MsiAddr_i[0] => ~NO_FANOUT~
MsiAddr_i[1] => ~NO_FANOUT~
MsiAddr_i[2] => rx_addr_bit2.DATAB
MsiAddr_i[3] => addr_low.DATAB
MsiAddr_i[4] => addr_low.DATAB
MsiAddr_i[5] => addr_low.DATAB
MsiAddr_i[6] => addr_low.DATAB
MsiAddr_i[7] => addr_low.DATAB
MsiAddr_i[8] => addr_low.DATAB
MsiAddr_i[9] => addr_low.DATAB
MsiAddr_i[10] => addr_low.DATAB
MsiAddr_i[11] => addr_low.DATAB
MsiAddr_i[12] => addr_low.DATAB
MsiAddr_i[13] => addr_low.DATAB
MsiAddr_i[14] => addr_low.DATAB
MsiAddr_i[15] => addr_low.DATAB
MsiAddr_i[16] => addr_low.DATAB
MsiAddr_i[17] => addr_low.DATAB
MsiAddr_i[18] => addr_low.DATAB
MsiAddr_i[19] => addr_low.DATAB
MsiAddr_i[20] => addr_low.DATAB
MsiAddr_i[21] => addr_low.DATAB
MsiAddr_i[22] => addr_low.DATAB
MsiAddr_i[23] => addr_low.DATAB
MsiAddr_i[24] => addr_low.DATAB
MsiAddr_i[25] => addr_low.DATAB
MsiAddr_i[26] => addr_low.DATAB
MsiAddr_i[27] => addr_low.DATAB
MsiAddr_i[28] => addr_low.DATAB
MsiAddr_i[29] => addr_low.DATAB
MsiAddr_i[30] => addr_low.DATAB
MsiAddr_i[31] => addr_low.DATAB
MsiAddr_i[32] => addr_hi.DATAB
MsiAddr_i[33] => addr_hi.DATAB
MsiAddr_i[34] => addr_hi.DATAB
MsiAddr_i[35] => addr_hi.DATAB
MsiAddr_i[36] => addr_hi.DATAB
MsiAddr_i[37] => addr_hi.DATAB
MsiAddr_i[38] => addr_hi.DATAB
MsiAddr_i[39] => addr_hi.DATAB
MsiAddr_i[40] => addr_hi.DATAB
MsiAddr_i[41] => addr_hi.DATAB
MsiAddr_i[42] => addr_hi.DATAB
MsiAddr_i[43] => addr_hi.DATAB
MsiAddr_i[44] => addr_hi.DATAB
MsiAddr_i[45] => addr_hi.DATAB
MsiAddr_i[46] => addr_hi.DATAB
MsiAddr_i[47] => addr_hi.DATAB
MsiAddr_i[48] => addr_hi.DATAB
MsiAddr_i[49] => addr_hi.DATAB
MsiAddr_i[50] => addr_hi.DATAB
MsiAddr_i[51] => addr_hi.DATAB
MsiAddr_i[52] => addr_hi.DATAB
MsiAddr_i[53] => addr_hi.DATAB
MsiAddr_i[54] => addr_hi.DATAB
MsiAddr_i[55] => addr_hi.DATAB
MsiAddr_i[56] => addr_hi.DATAB
MsiAddr_i[57] => addr_hi.DATAB
MsiAddr_i[58] => addr_hi.DATAB
MsiAddr_i[59] => addr_hi.DATAB
MsiAddr_i[60] => addr_hi.DATAB
MsiAddr_i[61] => addr_hi.DATAB
MsiAddr_i[62] => addr_hi.DATAB
MsiAddr_i[63] => addr_hi.DATAB
PCIeIrqEna_i[0] => generate_irq[0].IN0
PCIeIrqEna_i[1] => generate_irq[1].IN0
PCIeIrqEna_i[2] => generate_irq[2].IN0
PCIeIrqEna_i[3] => generate_irq[3].IN0
PCIeIrqEna_i[4] => generate_irq[4].IN0
PCIeIrqEna_i[5] => generate_irq[5].IN0
PCIeIrqEna_i[6] => generate_irq[6].IN0
PCIeIrqEna_i[7] => generate_irq[7].IN0
PCIeIrqEna_i[8] => generate_irq[8].IN0
PCIeIrqEna_i[9] => generate_irq[9].IN0
PCIeIrqEna_i[10] => generate_irq[10].IN0
PCIeIrqEna_i[11] => generate_irq[11].IN0
PCIeIrqEna_i[12] => generate_irq[12].IN0
PCIeIrqEna_i[13] => generate_irq[13].IN0
PCIeIrqEna_i[14] => generate_irq[14].IN0
PCIeIrqEna_i[15] => generate_irq[15].IN0
PCIeIrqEna_i[16] => rxm_irq_set.IN1
PCIeIrqEna_i[17] => rxm_irq_set.IN1
PCIeIrqEna_i[18] => rxm_irq_set.IN1
PCIeIrqEna_i[19] => rxm_irq_set.IN1
PCIeIrqEna_i[20] => rxm_irq_set.IN1
PCIeIrqEna_i[21] => rxm_irq_set.IN1
PCIeIrqEna_i[22] => rxm_irq_set.IN1
PCIeIrqEna_i[23] => rxm_irq_set.IN1
PCIeIrqEna_i[24] => ~NO_FANOUT~
PCIeIrqEna_i[25] => ~NO_FANOUT~
PCIeIrqEna_i[26] => ~NO_FANOUT~
PCIeIrqEna_i[27] => ~NO_FANOUT~
PCIeIrqEna_i[28] => ~NO_FANOUT~
PCIeIrqEna_i[29] => ~NO_FANOUT~
PCIeIrqEna_i[30] => ~NO_FANOUT~
PCIeIrqEna_i[31] => ~NO_FANOUT~
A2PMbWrAddr_i[0] => Equal26.IN2
A2PMbWrAddr_i[0] => Equal27.IN0
A2PMbWrAddr_i[0] => Equal28.IN2
A2PMbWrAddr_i[0] => Equal29.IN1
A2PMbWrAddr_i[0] => Equal30.IN2
A2PMbWrAddr_i[0] => Equal31.IN1
A2PMbWrAddr_i[0] => Equal32.IN2
A2PMbWrAddr_i[0] => Equal33.IN2
A2PMbWrAddr_i[1] => Equal26.IN1
A2PMbWrAddr_i[1] => Equal27.IN2
A2PMbWrAddr_i[1] => Equal28.IN0
A2PMbWrAddr_i[1] => Equal29.IN0
A2PMbWrAddr_i[1] => Equal30.IN1
A2PMbWrAddr_i[1] => Equal31.IN2
A2PMbWrAddr_i[1] => Equal32.IN1
A2PMbWrAddr_i[1] => Equal33.IN1
A2PMbWrAddr_i[2] => Equal26.IN0
A2PMbWrAddr_i[2] => Equal27.IN1
A2PMbWrAddr_i[2] => Equal28.IN1
A2PMbWrAddr_i[2] => Equal29.IN2
A2PMbWrAddr_i[2] => Equal30.IN0
A2PMbWrAddr_i[2] => Equal31.IN0
A2PMbWrAddr_i[2] => Equal32.IN0
A2PMbWrAddr_i[2] => Equal33.IN0
A2PMbWrAddr_i[3] => ~NO_FANOUT~
A2PMbWrAddr_i[4] => ~NO_FANOUT~
A2PMbWrAddr_i[5] => ~NO_FANOUT~
A2PMbWrAddr_i[6] => ~NO_FANOUT~
A2PMbWrAddr_i[7] => ~NO_FANOUT~
A2PMbWrAddr_i[8] => ~NO_FANOUT~
A2PMbWrAddr_i[9] => ~NO_FANOUT~
A2PMbWrAddr_i[10] => ~NO_FANOUT~
A2PMbWrAddr_i[11] => ~NO_FANOUT~
A2PMbWrReq_i => rxm_irq_set.IN1
A2PMbWrReq_i => rxm_irq_set.IN1
A2PMbWrReq_i => rxm_irq_set.IN1
A2PMbWrReq_i => rxm_irq_set.IN1
A2PMbWrReq_i => rxm_irq_set.IN1
A2PMbWrReq_i => rxm_irq_set.IN1
A2PMbWrReq_i => rxm_irq_set.IN1
A2PMbWrReq_i => rxm_irq_set.IN1
TxsReadDataValid_i => read_valid_counter.OUTPUTSELECT
TxsReadDataValid_i => read_valid_counter.OUTPUTSELECT
TxsReadDataValid_i => read_valid_counter.OUTPUTSELECT
TxsReadDataValid_i => read_valid_counter.OUTPUTSELECT
TxsReadDataValid_i => read_valid_counter.OUTPUTSELECT
TxsReadDataValid_i => read_valid_counter.OUTPUTSELECT
TxsReadDataValid_i => read_valid_counter.OUTPUTSELECT
TxsReadDataValid_i => read_valid_counter.OUTPUTSELECT
TxsReadDataValid_i => read_valid_counter.OUTPUTSELECT
TxsReadDataValid_i => read_valid_counter.OUTPUTSELECT
RxmIrq_i[0] => generate_irq[0].IN1
RxmIrq_i[1] => generate_irq[1].IN1
RxmIrq_i[2] => generate_irq[2].IN1
RxmIrq_i[3] => generate_irq[3].IN1
RxmIrq_i[4] => generate_irq[4].IN1
RxmIrq_i[5] => generate_irq[5].IN1
RxmIrq_i[6] => generate_irq[6].IN1
RxmIrq_i[7] => generate_irq[7].IN1
RxmIrq_i[8] => generate_irq[8].IN1
RxmIrq_i[9] => generate_irq[9].IN1
RxmIrq_i[10] => generate_irq[10].IN1
RxmIrq_i[11] => generate_irq[11].IN1
RxmIrq_i[12] => generate_irq[12].IN1
RxmIrq_i[13] => generate_irq[13].IN1
RxmIrq_i[14] => generate_irq[14].IN1
RxmIrq_i[15] => generate_irq[15].IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo
data[0] => scfifo_s031:auto_generated.data[0]
data[1] => scfifo_s031:auto_generated.data[1]
data[2] => scfifo_s031:auto_generated.data[2]
data[3] => scfifo_s031:auto_generated.data[3]
data[4] => scfifo_s031:auto_generated.data[4]
data[5] => scfifo_s031:auto_generated.data[5]
data[6] => scfifo_s031:auto_generated.data[6]
data[7] => scfifo_s031:auto_generated.data[7]
data[8] => scfifo_s031:auto_generated.data[8]
data[9] => scfifo_s031:auto_generated.data[9]
q[0] <= scfifo_s031:auto_generated.q[0]
q[1] <= scfifo_s031:auto_generated.q[1]
q[2] <= scfifo_s031:auto_generated.q[2]
q[3] <= scfifo_s031:auto_generated.q[3]
q[4] <= scfifo_s031:auto_generated.q[4]
q[5] <= scfifo_s031:auto_generated.q[5]
q[6] <= scfifo_s031:auto_generated.q[6]
q[7] <= scfifo_s031:auto_generated.q[7]
q[8] <= scfifo_s031:auto_generated.q[8]
q[9] <= scfifo_s031:auto_generated.q[9]
wrreq => scfifo_s031:auto_generated.wrreq
rdreq => scfifo_s031:auto_generated.rdreq
clock => scfifo_s031:auto_generated.clock
aclr => scfifo_s031:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_s031:auto_generated.empty
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated
aclr => a_dpfifo_3731:dpfifo.aclr
clock => a_dpfifo_3731:dpfifo.clock
data[0] => a_dpfifo_3731:dpfifo.data[0]
data[1] => a_dpfifo_3731:dpfifo.data[1]
data[2] => a_dpfifo_3731:dpfifo.data[2]
data[3] => a_dpfifo_3731:dpfifo.data[3]
data[4] => a_dpfifo_3731:dpfifo.data[4]
data[5] => a_dpfifo_3731:dpfifo.data[5]
data[6] => a_dpfifo_3731:dpfifo.data[6]
data[7] => a_dpfifo_3731:dpfifo.data[7]
data[8] => a_dpfifo_3731:dpfifo.data[8]
data[9] => a_dpfifo_3731:dpfifo.data[9]
empty <= a_dpfifo_3731:dpfifo.empty
q[0] <= a_dpfifo_3731:dpfifo.q[0]
q[1] <= a_dpfifo_3731:dpfifo.q[1]
q[2] <= a_dpfifo_3731:dpfifo.q[2]
q[3] <= a_dpfifo_3731:dpfifo.q[3]
q[4] <= a_dpfifo_3731:dpfifo.q[4]
q[5] <= a_dpfifo_3731:dpfifo.q[5]
q[6] <= a_dpfifo_3731:dpfifo.q[6]
q[7] <= a_dpfifo_3731:dpfifo.q[7]
q[8] <= a_dpfifo_3731:dpfifo.q[8]
q[9] <= a_dpfifo_3731:dpfifo.q[9]
rdreq => a_dpfifo_3731:dpfifo.rreq
wrreq => a_dpfifo_3731:dpfifo.wreq


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_orb:rd_ptr_msb.aclr
aclr => cntr_5s7:usedw_counter.aclr
aclr => cntr_prb:wr_ptr.aclr
clock => altsyncram_52e1:FIFOram.clock0
clock => altsyncram_52e1:FIFOram.clock1
clock => cntr_orb:rd_ptr_msb.clock
clock => cntr_5s7:usedw_counter.clock
clock => cntr_prb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_52e1:FIFOram.data_a[0]
data[1] => altsyncram_52e1:FIFOram.data_a[1]
data[2] => altsyncram_52e1:FIFOram.data_a[2]
data[3] => altsyncram_52e1:FIFOram.data_a[3]
data[4] => altsyncram_52e1:FIFOram.data_a[4]
data[5] => altsyncram_52e1:FIFOram.data_a[5]
data[6] => altsyncram_52e1:FIFOram.data_a[6]
data[7] => altsyncram_52e1:FIFOram.data_a[7]
data[8] => altsyncram_52e1:FIFOram.data_a[8]
data[9] => altsyncram_52e1:FIFOram.data_a[9]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_52e1:FIFOram.q_b[0]
q[1] <= altsyncram_52e1:FIFOram.q_b[1]
q[2] <= altsyncram_52e1:FIFOram.q_b[2]
q[3] <= altsyncram_52e1:FIFOram.q_b[3]
q[4] <= altsyncram_52e1:FIFOram.q_b[4]
q[5] <= altsyncram_52e1:FIFOram.q_b[5]
q[6] <= altsyncram_52e1:FIFOram.q_b[6]
q[7] <= altsyncram_52e1:FIFOram.q_b[7]
q[8] <= altsyncram_52e1:FIFOram.q_b[8]
q[9] <= altsyncram_52e1:FIFOram.q_b[9]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_orb:rd_ptr_msb.sclr
sclr => cntr_5s7:usedw_counter.sclr
sclr => cntr_prb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cmpr_b09:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cmpr_b09:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_orb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_5s7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_prb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans
PbaClk_i => ~NO_FANOUT~
PbaRstn_i => ~NO_FANOUT~
PbaAddress_i[0] => Selector1.IN5
PbaAddress_i[1] => Selector0.IN5
PbaAddress_i[2] => ModifyByteAddr.DATAA
PbaAddress_i[3] => ByteAddr[3].IN1
PbaAddress_i[4] => ByteAddr[4].IN1
PbaAddress_i[5] => ByteAddr[5].IN1
PbaAddress_i[6] => ByteAddr[6].IN1
PbaAddress_i[7] => ByteAddr[7].IN1
PbaAddress_i[8] => ByteAddr[8].IN1
PbaAddress_i[9] => ByteAddr[9].IN1
PbaAddress_i[10] => ByteAddr[10].IN1
PbaAddress_i[11] => ByteAddr[11].IN1
PbaAddress_i[12] => ByteAddr[12].IN1
PbaAddress_i[13] => ByteAddr[13].IN1
PbaAddress_i[14] => ByteAddr[14].IN1
PbaAddress_i[15] => ByteAddr[15].IN1
PbaAddress_i[16] => ByteAddr[16].IN1
PbaAddress_i[17] => ByteAddr[17].IN1
PbaAddress_i[18] => ByteAddr[18].IN1
PbaAddress_i[19] => ByteAddr[19].IN1
PbaAddress_i[20] => ByteAddr[20].IN1
PbaAddress_i[21] => ByteAddr[21].IN1
PbaAddress_i[22] => ByteAddr[22].IN1
PbaAddress_i[23] => ByteAddr[23].IN1
PbaAddress_i[24] => ByteAddr[24].IN1
PbaAddress_i[25] => ByteAddr[25].IN1
PbaAddress_i[26] => ByteAddr[26].IN1
PbaAddress_i[27] => ByteAddr[27].IN1
PbaByteEnable_i[0] => Decoder0.IN7
PbaByteEnable_i[1] => Decoder0.IN6
PbaByteEnable_i[2] => Decoder0.IN5
PbaByteEnable_i[3] => Decoder0.IN4
PbaByteEnable_i[4] => Decoder0.IN3
PbaByteEnable_i[5] => Decoder0.IN2
PbaByteEnable_i[6] => Decoder0.IN1
PbaByteEnable_i[7] => Decoder0.IN0
PbaAddrVld_i => PbaAddrVld_i.IN1
PciAddr_o[0] <= PciAddr_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[1] <= PciAddr_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[2] <= PciAddr_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[3] <= PciAddr_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[4] <= PciAddr_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[5] <= PciAddr_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[6] <= PciAddr_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[7] <= PciAddr_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[8] <= PciAddr_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[9] <= PciAddr_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[10] <= PciAddr_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[11] <= PciAddr_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[12] <= PciAddr_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[13] <= PciAddr_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[14] <= PciAddr_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[15] <= PciAddr_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[16] <= PciAddr_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[17] <= PciAddr_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[18] <= PciAddr_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[19] <= PciAddr_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[20] <= PciAddr_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[21] <= PciAddr_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[22] <= PciAddr_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[23] <= PciAddr_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[24] <= PciAddr_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[25] <= PciAddr_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[26] <= PciAddr_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[27] <= PciAddr_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[28] <= PciAddr_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[29] <= PciAddr_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[30] <= PciAddr_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[31] <= PciAddr_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[32] <= PciAddr_o[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[33] <= PciAddr_o[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[34] <= PciAddr_o[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[35] <= PciAddr_o[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[36] <= PciAddr_o[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[37] <= PciAddr_o[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[38] <= PciAddr_o[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[39] <= PciAddr_o[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[40] <= PciAddr_o[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[41] <= PciAddr_o[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[42] <= PciAddr_o[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[43] <= PciAddr_o[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[44] <= PciAddr_o[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[45] <= PciAddr_o[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[46] <= PciAddr_o[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[47] <= PciAddr_o[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[48] <= PciAddr_o[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[49] <= PciAddr_o[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[50] <= PciAddr_o[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[51] <= PciAddr_o[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[52] <= PciAddr_o[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[53] <= PciAddr_o[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[54] <= PciAddr_o[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[55] <= PciAddr_o[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[56] <= PciAddr_o[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[57] <= PciAddr_o[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[58] <= PciAddr_o[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[59] <= PciAddr_o[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[60] <= PciAddr_o[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[61] <= PciAddr_o[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[62] <= PciAddr_o[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[63] <= PciAddr_o[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddrSpace_o[0] <= PciAddrSpace_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddrSpace_o[1] <= PciAddrSpace_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PciAddrVld_o <= PciAddrVld_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraClk_i => PciAddrVld_o~reg0.CLK
CraClk_i => PciAddrSpace_o[0]~reg0.CLK
CraClk_i => PciAddrSpace_o[1]~reg0.CLK
CraClk_i => PciAddr_o[0]~reg0.CLK
CraClk_i => PciAddr_o[1]~reg0.CLK
CraClk_i => PciAddr_o[2]~reg0.CLK
CraClk_i => PciAddr_o[3]~reg0.CLK
CraClk_i => PciAddr_o[4]~reg0.CLK
CraClk_i => PciAddr_o[5]~reg0.CLK
CraClk_i => PciAddr_o[6]~reg0.CLK
CraClk_i => PciAddr_o[7]~reg0.CLK
CraClk_i => PciAddr_o[8]~reg0.CLK
CraClk_i => PciAddr_o[9]~reg0.CLK
CraClk_i => PciAddr_o[10]~reg0.CLK
CraClk_i => PciAddr_o[11]~reg0.CLK
CraClk_i => PciAddr_o[12]~reg0.CLK
CraClk_i => PciAddr_o[13]~reg0.CLK
CraClk_i => PciAddr_o[14]~reg0.CLK
CraClk_i => PciAddr_o[15]~reg0.CLK
CraClk_i => PciAddr_o[16]~reg0.CLK
CraClk_i => PciAddr_o[17]~reg0.CLK
CraClk_i => PciAddr_o[18]~reg0.CLK
CraClk_i => PciAddr_o[19]~reg0.CLK
CraClk_i => PciAddr_o[20]~reg0.CLK
CraClk_i => PciAddr_o[21]~reg0.CLK
CraClk_i => PciAddr_o[22]~reg0.CLK
CraClk_i => PciAddr_o[23]~reg0.CLK
CraClk_i => PciAddr_o[24]~reg0.CLK
CraClk_i => PciAddr_o[25]~reg0.CLK
CraClk_i => PciAddr_o[26]~reg0.CLK
CraClk_i => PciAddr_o[27]~reg0.CLK
CraClk_i => PciAddr_o[28]~reg0.CLK
CraClk_i => PciAddr_o[29]~reg0.CLK
CraClk_i => PciAddr_o[30]~reg0.CLK
CraClk_i => PciAddr_o[31]~reg0.CLK
CraClk_i => PciAddr_o[32]~reg0.CLK
CraClk_i => PciAddr_o[33]~reg0.CLK
CraClk_i => PciAddr_o[34]~reg0.CLK
CraClk_i => PciAddr_o[35]~reg0.CLK
CraClk_i => PciAddr_o[36]~reg0.CLK
CraClk_i => PciAddr_o[37]~reg0.CLK
CraClk_i => PciAddr_o[38]~reg0.CLK
CraClk_i => PciAddr_o[39]~reg0.CLK
CraClk_i => PciAddr_o[40]~reg0.CLK
CraClk_i => PciAddr_o[41]~reg0.CLK
CraClk_i => PciAddr_o[42]~reg0.CLK
CraClk_i => PciAddr_o[43]~reg0.CLK
CraClk_i => PciAddr_o[44]~reg0.CLK
CraClk_i => PciAddr_o[45]~reg0.CLK
CraClk_i => PciAddr_o[46]~reg0.CLK
CraClk_i => PciAddr_o[47]~reg0.CLK
CraClk_i => PciAddr_o[48]~reg0.CLK
CraClk_i => PciAddr_o[49]~reg0.CLK
CraClk_i => PciAddr_o[50]~reg0.CLK
CraClk_i => PciAddr_o[51]~reg0.CLK
CraClk_i => PciAddr_o[52]~reg0.CLK
CraClk_i => PciAddr_o[53]~reg0.CLK
CraClk_i => PciAddr_o[54]~reg0.CLK
CraClk_i => PciAddr_o[55]~reg0.CLK
CraClk_i => PciAddr_o[56]~reg0.CLK
CraClk_i => PciAddr_o[57]~reg0.CLK
CraClk_i => PciAddr_o[58]~reg0.CLK
CraClk_i => PciAddr_o[59]~reg0.CLK
CraClk_i => PciAddr_o[60]~reg0.CLK
CraClk_i => PciAddr_o[61]~reg0.CLK
CraClk_i => PciAddr_o[62]~reg0.CLK
CraClk_i => PciAddr_o[63]~reg0.CLK
CraClk_i => pci_address_valid.CLK
CraClk_i => pci_address_space[0].CLK
CraClk_i => pci_address_space[1].CLK
CraClk_i => RawAddr[0].CLK
CraClk_i => RawAddr[1].CLK
CraClk_i => RawAddr[2].CLK
CraClk_i => RawAddr[3].CLK
CraClk_i => RawAddr[4].CLK
CraClk_i => RawAddr[5].CLK
CraClk_i => RawAddr[6].CLK
CraClk_i => RawAddr[7].CLK
CraClk_i => RawAddr[8].CLK
CraClk_i => RawAddr[9].CLK
CraClk_i => RawAddr[10].CLK
CraClk_i => RawAddr[11].CLK
CraClk_i => RawAddr[12].CLK
CraClk_i => RawAddr[13].CLK
CraClk_i => RawAddr[14].CLK
CraClk_i => RawAddr[15].CLK
CraClk_i => RawAddr[16].CLK
CraClk_i => RawAddr[17].CLK
CraClk_i => RawAddr[18].CLK
CraClk_i => RawAddr[19].CLK
CraClk_i => RawAddr[20].CLK
CraClk_i => RawAddr[21].CLK
CraClk_i => RawAddr[22].CLK
CraClk_i => RawAddr[23].CLK
CraClk_i => RawAddr[24].CLK
CraClk_i => RawAddr[25].CLK
CraClk_i => RawAddr[26].CLK
CraClk_i => RawAddr[27].CLK
CraClk_i => RawAddr[28].CLK
CraClk_i => RawAddr[29].CLK
CraClk_i => RawAddr[30].CLK
CraClk_i => RawAddr[31].CLK
CraClk_i => RawAddr[32].CLK
CraClk_i => RawAddr[33].CLK
CraClk_i => RawAddr[34].CLK
CraClk_i => RawAddr[35].CLK
CraClk_i => RawAddr[36].CLK
CraClk_i => RawAddr[37].CLK
CraClk_i => RawAddr[38].CLK
CraClk_i => RawAddr[39].CLK
CraClk_i => RawAddr[40].CLK
CraClk_i => RawAddr[41].CLK
CraClk_i => RawAddr[42].CLK
CraClk_i => RawAddr[43].CLK
CraClk_i => RawAddr[44].CLK
CraClk_i => RawAddr[45].CLK
CraClk_i => RawAddr[46].CLK
CraClk_i => RawAddr[47].CLK
CraClk_i => RawAddr[48].CLK
CraClk_i => RawAddr[49].CLK
CraClk_i => RawAddr[50].CLK
CraClk_i => RawAddr[51].CLK
CraClk_i => RawAddr[52].CLK
CraClk_i => RawAddr[53].CLK
CraClk_i => RawAddr[54].CLK
CraClk_i => RawAddr[55].CLK
CraClk_i => RawAddr[56].CLK
CraClk_i => RawAddr[57].CLK
CraClk_i => RawAddr[58].CLK
CraClk_i => RawAddr[59].CLK
CraClk_i => RawAddr[60].CLK
CraClk_i => RawAddr[61].CLK
CraClk_i => RawAddr[62].CLK
CraClk_i => RawAddr[63].CLK
CraRstn_i => PciAddrVld_o~reg0.ACLR
CraRstn_i => PciAddrSpace_o[0]~reg0.ACLR
CraRstn_i => PciAddrSpace_o[1]~reg0.ACLR
CraRstn_i => PciAddr_o[0]~reg0.ACLR
CraRstn_i => PciAddr_o[1]~reg0.ACLR
CraRstn_i => PciAddr_o[2]~reg0.ACLR
CraRstn_i => PciAddr_o[3]~reg0.ACLR
CraRstn_i => PciAddr_o[4]~reg0.ACLR
CraRstn_i => PciAddr_o[5]~reg0.ACLR
CraRstn_i => PciAddr_o[6]~reg0.ACLR
CraRstn_i => PciAddr_o[7]~reg0.ACLR
CraRstn_i => PciAddr_o[8]~reg0.ACLR
CraRstn_i => PciAddr_o[9]~reg0.ACLR
CraRstn_i => PciAddr_o[10]~reg0.ACLR
CraRstn_i => PciAddr_o[11]~reg0.ACLR
CraRstn_i => PciAddr_o[12]~reg0.ACLR
CraRstn_i => PciAddr_o[13]~reg0.ACLR
CraRstn_i => PciAddr_o[14]~reg0.ACLR
CraRstn_i => PciAddr_o[15]~reg0.ACLR
CraRstn_i => PciAddr_o[16]~reg0.ACLR
CraRstn_i => PciAddr_o[17]~reg0.ACLR
CraRstn_i => PciAddr_o[18]~reg0.ACLR
CraRstn_i => PciAddr_o[19]~reg0.ACLR
CraRstn_i => PciAddr_o[20]~reg0.ACLR
CraRstn_i => PciAddr_o[21]~reg0.ACLR
CraRstn_i => PciAddr_o[22]~reg0.ACLR
CraRstn_i => PciAddr_o[23]~reg0.ACLR
CraRstn_i => PciAddr_o[24]~reg0.ACLR
CraRstn_i => PciAddr_o[25]~reg0.ACLR
CraRstn_i => PciAddr_o[26]~reg0.ACLR
CraRstn_i => PciAddr_o[27]~reg0.ACLR
CraRstn_i => PciAddr_o[28]~reg0.ACLR
CraRstn_i => PciAddr_o[29]~reg0.ACLR
CraRstn_i => PciAddr_o[30]~reg0.ACLR
CraRstn_i => PciAddr_o[31]~reg0.ACLR
CraRstn_i => PciAddr_o[32]~reg0.ACLR
CraRstn_i => PciAddr_o[33]~reg0.ACLR
CraRstn_i => PciAddr_o[34]~reg0.ACLR
CraRstn_i => PciAddr_o[35]~reg0.ACLR
CraRstn_i => PciAddr_o[36]~reg0.ACLR
CraRstn_i => PciAddr_o[37]~reg0.ACLR
CraRstn_i => PciAddr_o[38]~reg0.ACLR
CraRstn_i => PciAddr_o[39]~reg0.ACLR
CraRstn_i => PciAddr_o[40]~reg0.ACLR
CraRstn_i => PciAddr_o[41]~reg0.ACLR
CraRstn_i => PciAddr_o[42]~reg0.ACLR
CraRstn_i => PciAddr_o[43]~reg0.ACLR
CraRstn_i => PciAddr_o[44]~reg0.ACLR
CraRstn_i => PciAddr_o[45]~reg0.ACLR
CraRstn_i => PciAddr_o[46]~reg0.ACLR
CraRstn_i => PciAddr_o[47]~reg0.ACLR
CraRstn_i => PciAddr_o[48]~reg0.ACLR
CraRstn_i => PciAddr_o[49]~reg0.ACLR
CraRstn_i => PciAddr_o[50]~reg0.ACLR
CraRstn_i => PciAddr_o[51]~reg0.ACLR
CraRstn_i => PciAddr_o[52]~reg0.ACLR
CraRstn_i => PciAddr_o[53]~reg0.ACLR
CraRstn_i => PciAddr_o[54]~reg0.ACLR
CraRstn_i => PciAddr_o[55]~reg0.ACLR
CraRstn_i => PciAddr_o[56]~reg0.ACLR
CraRstn_i => PciAddr_o[57]~reg0.ACLR
CraRstn_i => PciAddr_o[58]~reg0.ACLR
CraRstn_i => PciAddr_o[59]~reg0.ACLR
CraRstn_i => PciAddr_o[60]~reg0.ACLR
CraRstn_i => PciAddr_o[61]~reg0.ACLR
CraRstn_i => PciAddr_o[62]~reg0.ACLR
CraRstn_i => PciAddr_o[63]~reg0.ACLR
CraRstn_i => pci_address_valid.ACLR
CraRstn_i => pci_address_space[0].ACLR
CraRstn_i => pci_address_space[1].ACLR
CraRstn_i => RawAddr[0].ACLR
CraRstn_i => RawAddr[1].ACLR
CraRstn_i => RawAddr[2].ACLR
CraRstn_i => RawAddr[3].ACLR
CraRstn_i => RawAddr[4].ACLR
CraRstn_i => RawAddr[5].ACLR
CraRstn_i => RawAddr[6].ACLR
CraRstn_i => RawAddr[7].ACLR
CraRstn_i => RawAddr[8].ACLR
CraRstn_i => RawAddr[9].ACLR
CraRstn_i => RawAddr[10].ACLR
CraRstn_i => RawAddr[11].ACLR
CraRstn_i => RawAddr[12].ACLR
CraRstn_i => RawAddr[13].ACLR
CraRstn_i => RawAddr[14].ACLR
CraRstn_i => RawAddr[15].ACLR
CraRstn_i => RawAddr[16].ACLR
CraRstn_i => RawAddr[17].ACLR
CraRstn_i => RawAddr[18].ACLR
CraRstn_i => RawAddr[19].ACLR
CraRstn_i => RawAddr[20].ACLR
CraRstn_i => RawAddr[21].ACLR
CraRstn_i => RawAddr[22].ACLR
CraRstn_i => RawAddr[23].ACLR
CraRstn_i => RawAddr[24].ACLR
CraRstn_i => RawAddr[25].ACLR
CraRstn_i => RawAddr[26].ACLR
CraRstn_i => RawAddr[27].ACLR
CraRstn_i => RawAddr[28].ACLR
CraRstn_i => RawAddr[29].ACLR
CraRstn_i => RawAddr[30].ACLR
CraRstn_i => RawAddr[31].ACLR
CraRstn_i => RawAddr[32].ACLR
CraRstn_i => RawAddr[33].ACLR
CraRstn_i => RawAddr[34].ACLR
CraRstn_i => RawAddr[35].ACLR
CraRstn_i => RawAddr[36].ACLR
CraRstn_i => RawAddr[37].ACLR
CraRstn_i => RawAddr[38].ACLR
CraRstn_i => RawAddr[39].ACLR
CraRstn_i => RawAddr[40].ACLR
CraRstn_i => RawAddr[41].ACLR
CraRstn_i => RawAddr[42].ACLR
CraRstn_i => RawAddr[43].ACLR
CraRstn_i => RawAddr[44].ACLR
CraRstn_i => RawAddr[45].ACLR
CraRstn_i => RawAddr[46].ACLR
CraRstn_i => RawAddr[47].ACLR
CraRstn_i => RawAddr[48].ACLR
CraRstn_i => RawAddr[49].ACLR
CraRstn_i => RawAddr[50].ACLR
CraRstn_i => RawAddr[51].ACLR
CraRstn_i => RawAddr[52].ACLR
CraRstn_i => RawAddr[53].ACLR
CraRstn_i => RawAddr[54].ACLR
CraRstn_i => RawAddr[55].ACLR
CraRstn_i => RawAddr[56].ACLR
CraRstn_i => RawAddr[57].ACLR
CraRstn_i => RawAddr[58].ACLR
CraRstn_i => RawAddr[59].ACLR
CraRstn_i => RawAddr[60].ACLR
CraRstn_i => RawAddr[61].ACLR
CraRstn_i => RawAddr[62].ACLR
CraRstn_i => RawAddr[63].ACLR
AdTrAddress_i[2] => AdTrAddress_i[2].IN1
AdTrAddress_i[3] => AdTrAddress_i[3].IN1
AdTrAddress_i[4] => AdTrAddress_i[4].IN1
AdTrAddress_i[5] => AdTrAddress_i[5].IN1
AdTrAddress_i[6] => AdTrAddress_i[6].IN1
AdTrAddress_i[7] => AdTrAddress_i[7].IN1
AdTrAddress_i[8] => AdTrAddress_i[8].IN1
AdTrAddress_i[9] => AdTrAddress_i[9].IN1
AdTrAddress_i[10] => AdTrAddress_i[10].IN1
AdTrAddress_i[11] => AdTrAddress_i[11].IN1
AdTrByteEnable_i[0] => ~NO_FANOUT~
AdTrByteEnable_i[1] => ~NO_FANOUT~
AdTrByteEnable_i[2] => ~NO_FANOUT~
AdTrByteEnable_i[3] => ~NO_FANOUT~
AdTrWriteVld_i => ~NO_FANOUT~
AdTrWriteData_i[0] => ~NO_FANOUT~
AdTrWriteData_i[1] => ~NO_FANOUT~
AdTrWriteData_i[2] => ~NO_FANOUT~
AdTrWriteData_i[3] => ~NO_FANOUT~
AdTrWriteData_i[4] => ~NO_FANOUT~
AdTrWriteData_i[5] => ~NO_FANOUT~
AdTrWriteData_i[6] => ~NO_FANOUT~
AdTrWriteData_i[7] => ~NO_FANOUT~
AdTrWriteData_i[8] => ~NO_FANOUT~
AdTrWriteData_i[9] => ~NO_FANOUT~
AdTrWriteData_i[10] => ~NO_FANOUT~
AdTrWriteData_i[11] => ~NO_FANOUT~
AdTrWriteData_i[12] => ~NO_FANOUT~
AdTrWriteData_i[13] => ~NO_FANOUT~
AdTrWriteData_i[14] => ~NO_FANOUT~
AdTrWriteData_i[15] => ~NO_FANOUT~
AdTrWriteData_i[16] => ~NO_FANOUT~
AdTrWriteData_i[17] => ~NO_FANOUT~
AdTrWriteData_i[18] => ~NO_FANOUT~
AdTrWriteData_i[19] => ~NO_FANOUT~
AdTrWriteData_i[20] => ~NO_FANOUT~
AdTrWriteData_i[21] => ~NO_FANOUT~
AdTrWriteData_i[22] => ~NO_FANOUT~
AdTrWriteData_i[23] => ~NO_FANOUT~
AdTrWriteData_i[24] => ~NO_FANOUT~
AdTrWriteData_i[25] => ~NO_FANOUT~
AdTrWriteData_i[26] => ~NO_FANOUT~
AdTrWriteData_i[27] => ~NO_FANOUT~
AdTrWriteData_i[28] => ~NO_FANOUT~
AdTrWriteData_i[29] => ~NO_FANOUT~
AdTrWriteData_i[30] => ~NO_FANOUT~
AdTrWriteData_i[31] => ~NO_FANOUT~
AdTrReadVld_i => AdTrReadVld_i.IN1
AdTrReadData_o[0] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[1] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[2] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[3] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[4] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[5] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[6] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[7] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[8] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[9] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[10] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[11] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[12] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[13] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[14] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[15] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[16] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[17] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[18] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[19] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[20] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[21] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[22] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[23] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[24] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[25] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[26] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[27] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[28] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[29] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[30] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadData_o[31] <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadData_o
AdTrReadVld_o <= altpciexpav_stif_a2p_fixtrans:fixtrans.AdTrReadVld_o


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans
PbaAddress_i[0] => PciAddr_o[0].DATAIN
PbaAddress_i[1] => PciAddr_o[1].DATAIN
PbaAddress_i[2] => PciAddr_o[2].DATAIN
PbaAddress_i[3] => PciAddr_o[3].DATAIN
PbaAddress_i[4] => PciAddr_o[4].DATAIN
PbaAddress_i[5] => PciAddr_o[5].DATAIN
PbaAddress_i[6] => PciAddr_o[6].DATAIN
PbaAddress_i[7] => PciAddr_o[7].DATAIN
PbaAddress_i[8] => PciAddr_o[8].DATAIN
PbaAddress_i[9] => PciAddr_o[9].DATAIN
PbaAddress_i[10] => PciAddr_o[10].DATAIN
PbaAddress_i[11] => PciAddr_o[11].DATAIN
PbaAddress_i[12] => PciAddr_o[12].DATAIN
PbaAddress_i[13] => PciAddr_o[13].DATAIN
PbaAddress_i[14] => PciAddr_o[14].DATAIN
PbaAddress_i[15] => PciAddr_o[15].DATAIN
PbaAddress_i[16] => PciAddr_o[16].DATAIN
PbaAddress_i[17] => PciAddr_o[17].DATAIN
PbaAddress_i[18] => PciAddr_o[18].DATAIN
PbaAddress_i[19] => PciAddr_o[19].DATAIN
PbaAddress_i[20] => PciAddr_o[20].DATAIN
PbaAddress_i[21] => PciAddr_o[21].DATAIN
PbaAddress_i[22] => PciAddr_o[22].DATAIN
PbaAddress_i[23] => PciAddr_o[23].DATAIN
PbaAddress_i[24] => PciAddr_o[24].DATAIN
PbaAddress_i[25] => PciAddr_o[25].DATAIN
PbaAddress_i[26] => PciAddr_o[26].DATAIN
PbaAddress_i[27] => PciAddr_o[27].DATAIN
PbaAddrVld_i => PciAddrVld_o.DATAIN
PciAddr_o[0] <= PbaAddress_i[0].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[1] <= PbaAddress_i[1].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[2] <= PbaAddress_i[2].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[3] <= PbaAddress_i[3].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[4] <= PbaAddress_i[4].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[5] <= PbaAddress_i[5].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[6] <= PbaAddress_i[6].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[7] <= PbaAddress_i[7].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[8] <= PbaAddress_i[8].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[9] <= PbaAddress_i[9].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[10] <= PbaAddress_i[10].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[11] <= PbaAddress_i[11].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[12] <= PbaAddress_i[12].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[13] <= PbaAddress_i[13].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[14] <= PbaAddress_i[14].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[15] <= PbaAddress_i[15].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[16] <= PbaAddress_i[16].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[17] <= PbaAddress_i[17].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[18] <= PbaAddress_i[18].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[19] <= PbaAddress_i[19].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[20] <= PbaAddress_i[20].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[21] <= PbaAddress_i[21].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[22] <= PbaAddress_i[22].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[23] <= PbaAddress_i[23].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[24] <= PbaAddress_i[24].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[25] <= PbaAddress_i[25].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[26] <= PbaAddress_i[26].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[27] <= PbaAddress_i[27].DB_MAX_OUTPUT_PORT_TYPE
PciAddr_o[28] <= <GND>
PciAddr_o[29] <= <GND>
PciAddr_o[30] <= <GND>
PciAddr_o[31] <= <GND>
PciAddr_o[32] <= <GND>
PciAddr_o[33] <= <GND>
PciAddr_o[34] <= <GND>
PciAddr_o[35] <= <GND>
PciAddr_o[36] <= <GND>
PciAddr_o[37] <= <GND>
PciAddr_o[38] <= <GND>
PciAddr_o[39] <= <GND>
PciAddr_o[40] <= <GND>
PciAddr_o[41] <= <GND>
PciAddr_o[42] <= <GND>
PciAddr_o[43] <= <GND>
PciAddr_o[44] <= <GND>
PciAddr_o[45] <= <GND>
PciAddr_o[46] <= <GND>
PciAddr_o[47] <= <GND>
PciAddr_o[48] <= <GND>
PciAddr_o[49] <= <GND>
PciAddr_o[50] <= <GND>
PciAddr_o[51] <= <GND>
PciAddr_o[52] <= <GND>
PciAddr_o[53] <= <GND>
PciAddr_o[54] <= <GND>
PciAddr_o[55] <= <GND>
PciAddr_o[56] <= <GND>
PciAddr_o[57] <= <GND>
PciAddr_o[58] <= <GND>
PciAddr_o[59] <= <GND>
PciAddr_o[60] <= <GND>
PciAddr_o[61] <= <GND>
PciAddr_o[62] <= <GND>
PciAddr_o[63] <= <GND>
PciAddrSpace_o[0] <= <GND>
PciAddrSpace_o[1] <= <GND>
PciAddrVld_o <= PbaAddrVld_i.DB_MAX_OUTPUT_PORT_TYPE
AdTrAddress_i[2] => ~NO_FANOUT~
AdTrAddress_i[3] => ~NO_FANOUT~
AdTrAddress_i[4] => ~NO_FANOUT~
AdTrAddress_i[5] => ~NO_FANOUT~
AdTrAddress_i[6] => ~NO_FANOUT~
AdTrAddress_i[7] => ~NO_FANOUT~
AdTrAddress_i[8] => ~NO_FANOUT~
AdTrAddress_i[9] => ~NO_FANOUT~
AdTrAddress_i[10] => ~NO_FANOUT~
AdTrAddress_i[11] => ~NO_FANOUT~
AdTrReadVld_i => AdTrReadVld_o.DATAIN
AdTrReadData_o[0] <= <GND>
AdTrReadData_o[1] <= <GND>
AdTrReadData_o[2] <= <GND>
AdTrReadData_o[3] <= <GND>
AdTrReadData_o[4] <= <GND>
AdTrReadData_o[5] <= <GND>
AdTrReadData_o[6] <= <GND>
AdTrReadData_o[7] <= <GND>
AdTrReadData_o[8] <= <GND>
AdTrReadData_o[9] <= <GND>
AdTrReadData_o[10] <= <GND>
AdTrReadData_o[11] <= <GND>
AdTrReadData_o[12] <= <GND>
AdTrReadData_o[13] <= <GND>
AdTrReadData_o[14] <= <GND>
AdTrReadData_o[15] <= <GND>
AdTrReadData_o[16] <= <GND>
AdTrReadData_o[17] <= <GND>
AdTrReadData_o[18] <= <GND>
AdTrReadData_o[19] <= <GND>
AdTrReadData_o[20] <= <GND>
AdTrReadData_o[21] <= <GND>
AdTrReadData_o[22] <= <GND>
AdTrReadData_o[23] <= <GND>
AdTrReadData_o[24] <= <GND>
AdTrReadData_o[25] <= <GND>
AdTrReadData_o[26] <= <GND>
AdTrReadData_o[27] <= <GND>
AdTrReadData_o[28] <= <GND>
AdTrReadData_o[29] <= <GND>
AdTrReadData_o[30] <= <GND>
AdTrReadData_o[31] <= <GND>
AdTrReadVld_o <= AdTrReadVld_i.DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp
AvlClk_i => cplbuff_addr_cntr[0].CLK
AvlClk_i => cplbuff_addr_cntr[1].CLK
AvlClk_i => cplbuff_addr_cntr[2].CLK
AvlClk_i => cplbuff_addr_cntr[3].CLK
AvlClk_i => cplbuff_addr_cntr[4].CLK
AvlClk_i => cplbuff_addr_cntr[5].CLK
AvlClk_i => cplbuff_addr_cntr[6].CLK
AvlClk_i => cplbuff_addr_cntr[7].CLK
AvlClk_i => cplbuff_addr_cntr[8].CLK
AvlClk_i => lower_addr_reg[0].CLK
AvlClk_i => lower_addr_reg[1].CLK
AvlClk_i => lower_addr_reg[2].CLK
AvlClk_i => lower_addr_reg[3].CLK
AvlClk_i => lower_addr_reg[4].CLK
AvlClk_i => lower_addr_reg[5].CLK
AvlClk_i => lower_addr_reg[6].CLK
AvlClk_i => max_bytes_sent_reg[0].CLK
AvlClk_i => max_bytes_sent_reg[1].CLK
AvlClk_i => max_bytes_sent_reg[2].CLK
AvlClk_i => max_bytes_sent_reg[3].CLK
AvlClk_i => max_bytes_sent_reg[4].CLK
AvlClk_i => max_bytes_sent_reg[5].CLK
AvlClk_i => max_bytes_sent_reg[6].CLK
AvlClk_i => max_bytes_sent_reg[7].CLK
AvlClk_i => max_bytes_sent_reg[8].CLK
AvlClk_i => max_bytes_sent_reg[9].CLK
AvlClk_i => max_bytes_sent_reg[10].CLK
AvlClk_i => last_bytes_sent_reg[0].CLK
AvlClk_i => last_bytes_sent_reg[1].CLK
AvlClk_i => last_bytes_sent_reg[2].CLK
AvlClk_i => last_bytes_sent_reg[3].CLK
AvlClk_i => last_bytes_sent_reg[4].CLK
AvlClk_i => last_bytes_sent_reg[5].CLK
AvlClk_i => last_bytes_sent_reg[6].CLK
AvlClk_i => last_bytes_sent_reg[7].CLK
AvlClk_i => last_bytes_sent_reg[8].CLK
AvlClk_i => last_bytes_sent_reg[9].CLK
AvlClk_i => last_bytes_sent_reg[10].CLK
AvlClk_i => first_bytes_sent_reg[0].CLK
AvlClk_i => first_bytes_sent_reg[1].CLK
AvlClk_i => first_bytes_sent_reg[2].CLK
AvlClk_i => first_bytes_sent_reg[3].CLK
AvlClk_i => first_bytes_sent_reg[4].CLK
AvlClk_i => first_bytes_sent_reg[5].CLK
AvlClk_i => first_bytes_sent_reg[6].CLK
AvlClk_i => first_bytes_sent_reg[7].CLK
AvlClk_i => first_bytes_sent_reg[8].CLK
AvlClk_i => first_bytes_sent_reg[9].CLK
AvlClk_i => first_bytes_sent_reg[10].CLK
AvlClk_i => payload_ok_reg.CLK
AvlClk_i => payload_required_reg[0].CLK
AvlClk_i => payload_required_reg[1].CLK
AvlClk_i => payload_required_reg[2].CLK
AvlClk_i => payload_required_reg[3].CLK
AvlClk_i => payload_required_reg[4].CLK
AvlClk_i => payload_required_reg[5].CLK
AvlClk_i => payload_required_reg[6].CLK
AvlClk_i => payload_required_reg[7].CLK
AvlClk_i => payload_required_reg[8].CLK
AvlClk_i => payload_required_reg[9].CLK
AvlClk_i => payload_required_reg[10].CLK
AvlClk_i => payload_consumed_cntr[0].CLK
AvlClk_i => payload_consumed_cntr[1].CLK
AvlClk_i => payload_consumed_cntr[2].CLK
AvlClk_i => payload_consumed_cntr[3].CLK
AvlClk_i => payload_consumed_cntr[4].CLK
AvlClk_i => payload_consumed_cntr[5].CLK
AvlClk_i => payload_consumed_cntr[6].CLK
AvlClk_i => payload_consumed_cntr[7].CLK
AvlClk_i => payload_consumed_cntr[8].CLK
AvlClk_i => payload_consumed_cntr[9].CLK
AvlClk_i => payload_consumed_cntr[10].CLK
AvlClk_i => payload_limit_cntr[3].CLK
AvlClk_i => payload_limit_cntr[4].CLK
AvlClk_i => payload_limit_cntr[5].CLK
AvlClk_i => payload_limit_cntr[6].CLK
AvlClk_i => payload_limit_cntr[7].CLK
AvlClk_i => payload_limit_cntr[8].CLK
AvlClk_i => payload_limit_cntr[9].CLK
AvlClk_i => payload_limit_cntr[10].CLK
AvlClk_i => remain_bytes_reg[0].CLK
AvlClk_i => remain_bytes_reg[1].CLK
AvlClk_i => remain_bytes_reg[2].CLK
AvlClk_i => remain_bytes_reg[3].CLK
AvlClk_i => remain_bytes_reg[4].CLK
AvlClk_i => remain_bytes_reg[5].CLK
AvlClk_i => remain_bytes_reg[6].CLK
AvlClk_i => remain_bytes_reg[7].CLK
AvlClk_i => remain_bytes_reg[8].CLK
AvlClk_i => remain_bytes_reg[9].CLK
AvlClk_i => remain_bytes_reg[10].CLK
AvlClk_i => remain_bytes_reg[11].CLK
AvlClk_i => laddf_bytes_mask_reg[0].CLK
AvlClk_i => laddf_bytes_mask_reg[1].CLK
AvlClk_i => laddf_bytes_mask_reg[2].CLK
AvlClk_i => laddf_bytes_mask_reg[3].CLK
AvlClk_i => curr_bcnt_reg[0].CLK
AvlClk_i => curr_bcnt_reg[1].CLK
AvlClk_i => curr_bcnt_reg[2].CLK
AvlClk_i => curr_bcnt_reg[3].CLK
AvlClk_i => curr_bcnt_reg[4].CLK
AvlClk_i => curr_bcnt_reg[5].CLK
AvlClk_i => curr_bcnt_reg[6].CLK
AvlClk_i => curr_bcnt_reg[7].CLK
AvlClk_i => curr_bcnt_reg[8].CLK
AvlClk_i => curr_bcnt_reg[9].CLK
AvlClk_i => curr_bcnt_reg[10].CLK
AvlClk_i => curr_bcnt_reg[11].CLK
AvlClk_i => curr_bcnt_reg[12].CLK
AvlClk_i => bytes_to_RCB_reg[0].CLK
AvlClk_i => bytes_to_RCB_reg[1].CLK
AvlClk_i => bytes_to_RCB_reg[2].CLK
AvlClk_i => bytes_to_RCB_reg[3].CLK
AvlClk_i => bytes_to_RCB_reg[4].CLK
AvlClk_i => bytes_to_RCB_reg[5].CLK
AvlClk_i => bytes_to_RCB_reg[6].CLK
AvlClk_i => bytes_to_RCB_reg[7].CLK
AvlClk_i => first_cpl_sreg.CLK
AvlClk_i => txresp_state[0].CLK
AvlClk_i => txresp_state[1].CLK
AvlClk_i => txresp_state[2].CLK
AvlClk_i => txresp_state[3].CLK
AvlClk_i => txresp_state[4].CLK
AvlClk_i => txresp_state[5].CLK
AvlClk_i => txresp_state[6].CLK
AvlClk_i => txresp_state[7].CLK
AvlClk_i => txresp_state[8].CLK
AvlClk_i => txresp_state[9].CLK
AvlClk_i => txresp_state[10].CLK
AvlClk_i => txresp_state[11].CLK
AvlClk_i => txresp_state[12].CLK
AvlClk_i => txresp_state[13].CLK
Rstn_i => txresp_state[0].ACLR
Rstn_i => txresp_state[1].ACLR
Rstn_i => txresp_state[2].ACLR
Rstn_i => txresp_state[3].ACLR
Rstn_i => txresp_state[4].ACLR
Rstn_i => txresp_state[5].ACLR
Rstn_i => txresp_state[6].ACLR
Rstn_i => txresp_state[7].ACLR
Rstn_i => txresp_state[8].ACLR
Rstn_i => txresp_state[9].ACLR
Rstn_i => txresp_state[10].ACLR
Rstn_i => txresp_state[11].ACLR
Rstn_i => txresp_state[12].ACLR
Rstn_i => txresp_state[13].ACLR
Rstn_i => remain_bytes_reg[0].ACLR
Rstn_i => remain_bytes_reg[1].ACLR
Rstn_i => remain_bytes_reg[2].ACLR
Rstn_i => remain_bytes_reg[3].ACLR
Rstn_i => remain_bytes_reg[4].ACLR
Rstn_i => remain_bytes_reg[5].ACLR
Rstn_i => remain_bytes_reg[6].ACLR
Rstn_i => remain_bytes_reg[7].ACLR
Rstn_i => remain_bytes_reg[8].ACLR
Rstn_i => remain_bytes_reg[9].ACLR
Rstn_i => remain_bytes_reg[10].ACLR
Rstn_i => remain_bytes_reg[11].ACLR
Rstn_i => lower_addr_reg[0].ACLR
Rstn_i => lower_addr_reg[1].ACLR
Rstn_i => lower_addr_reg[2].ACLR
Rstn_i => lower_addr_reg[3].ACLR
Rstn_i => lower_addr_reg[4].ACLR
Rstn_i => lower_addr_reg[5].ACLR
Rstn_i => lower_addr_reg[6].ACLR
Rstn_i => cplbuff_addr_cntr[0].ACLR
Rstn_i => cplbuff_addr_cntr[1].ACLR
Rstn_i => cplbuff_addr_cntr[2].ACLR
Rstn_i => cplbuff_addr_cntr[3].ACLR
Rstn_i => cplbuff_addr_cntr[4].ACLR
Rstn_i => cplbuff_addr_cntr[5].ACLR
Rstn_i => cplbuff_addr_cntr[6].ACLR
Rstn_i => cplbuff_addr_cntr[7].ACLR
Rstn_i => cplbuff_addr_cntr[8].ACLR
Rstn_i => first_cpl_sreg.ACLR
Rstn_i => bytes_to_RCB_reg[0].ACLR
Rstn_i => bytes_to_RCB_reg[1].ACLR
Rstn_i => bytes_to_RCB_reg[2].ACLR
Rstn_i => bytes_to_RCB_reg[3].ACLR
Rstn_i => bytes_to_RCB_reg[4].ACLR
Rstn_i => bytes_to_RCB_reg[5].ACLR
Rstn_i => bytes_to_RCB_reg[6].ACLR
Rstn_i => bytes_to_RCB_reg[7].ACLR
Rstn_i => curr_bcnt_reg[0].ACLR
Rstn_i => curr_bcnt_reg[1].ACLR
Rstn_i => curr_bcnt_reg[2].ACLR
Rstn_i => curr_bcnt_reg[3].ACLR
Rstn_i => curr_bcnt_reg[4].ACLR
Rstn_i => curr_bcnt_reg[5].ACLR
Rstn_i => curr_bcnt_reg[6].ACLR
Rstn_i => curr_bcnt_reg[7].ACLR
Rstn_i => curr_bcnt_reg[8].ACLR
Rstn_i => curr_bcnt_reg[9].ACLR
Rstn_i => curr_bcnt_reg[10].ACLR
Rstn_i => curr_bcnt_reg[11].ACLR
Rstn_i => curr_bcnt_reg[12].ACLR
Rstn_i => laddf_bytes_mask_reg[0].ACLR
Rstn_i => laddf_bytes_mask_reg[1].ACLR
Rstn_i => laddf_bytes_mask_reg[2].ACLR
Rstn_i => laddf_bytes_mask_reg[3].ACLR
Rstn_i => payload_limit_cntr[3].ACLR
Rstn_i => payload_limit_cntr[4].ACLR
Rstn_i => payload_limit_cntr[5].ACLR
Rstn_i => payload_limit_cntr[6].ACLR
Rstn_i => payload_limit_cntr[7].ACLR
Rstn_i => payload_limit_cntr[8].ACLR
Rstn_i => payload_limit_cntr[9].ACLR
Rstn_i => payload_limit_cntr[10].ACLR
Rstn_i => payload_consumed_cntr[0].ACLR
Rstn_i => payload_consumed_cntr[1].ACLR
Rstn_i => payload_consumed_cntr[2].ACLR
Rstn_i => payload_consumed_cntr[3].ACLR
Rstn_i => payload_consumed_cntr[4].ACLR
Rstn_i => payload_consumed_cntr[5].ACLR
Rstn_i => payload_consumed_cntr[6].ACLR
Rstn_i => payload_consumed_cntr[7].ACLR
Rstn_i => payload_consumed_cntr[8].ACLR
Rstn_i => payload_consumed_cntr[9].ACLR
Rstn_i => payload_consumed_cntr[10].ACLR
Rstn_i => payload_required_reg[0].ACLR
Rstn_i => payload_required_reg[1].ACLR
Rstn_i => payload_required_reg[2].ACLR
Rstn_i => payload_required_reg[3].ACLR
Rstn_i => payload_required_reg[4].ACLR
Rstn_i => payload_required_reg[5].ACLR
Rstn_i => payload_required_reg[6].ACLR
Rstn_i => payload_required_reg[7].ACLR
Rstn_i => payload_required_reg[8].ACLR
Rstn_i => payload_required_reg[9].ACLR
Rstn_i => payload_required_reg[10].ACLR
Rstn_i => payload_ok_reg.ACLR
Rstn_i => max_bytes_sent_reg[0].ACLR
Rstn_i => max_bytes_sent_reg[1].ACLR
Rstn_i => max_bytes_sent_reg[2].ACLR
Rstn_i => max_bytes_sent_reg[3].ACLR
Rstn_i => max_bytes_sent_reg[4].ACLR
Rstn_i => max_bytes_sent_reg[5].ACLR
Rstn_i => max_bytes_sent_reg[6].ACLR
Rstn_i => max_bytes_sent_reg[7].ACLR
Rstn_i => max_bytes_sent_reg[8].ACLR
Rstn_i => max_bytes_sent_reg[9].ACLR
Rstn_i => max_bytes_sent_reg[10].ACLR
Rstn_i => last_bytes_sent_reg[0].ACLR
Rstn_i => last_bytes_sent_reg[1].ACLR
Rstn_i => last_bytes_sent_reg[2].ACLR
Rstn_i => last_bytes_sent_reg[3].ACLR
Rstn_i => last_bytes_sent_reg[4].ACLR
Rstn_i => last_bytes_sent_reg[5].ACLR
Rstn_i => last_bytes_sent_reg[6].ACLR
Rstn_i => last_bytes_sent_reg[7].ACLR
Rstn_i => last_bytes_sent_reg[8].ACLR
Rstn_i => last_bytes_sent_reg[9].ACLR
Rstn_i => last_bytes_sent_reg[10].ACLR
Rstn_i => first_bytes_sent_reg[0].ACLR
Rstn_i => first_bytes_sent_reg[1].ACLR
Rstn_i => first_bytes_sent_reg[2].ACLR
Rstn_i => first_bytes_sent_reg[3].ACLR
Rstn_i => first_bytes_sent_reg[4].ACLR
Rstn_i => first_bytes_sent_reg[5].ACLR
Rstn_i => first_bytes_sent_reg[6].ACLR
Rstn_i => first_bytes_sent_reg[7].ACLR
Rstn_i => first_bytes_sent_reg[8].ACLR
Rstn_i => first_bytes_sent_reg[9].ACLR
Rstn_i => first_bytes_sent_reg[10].ACLR
RxPndgRdFifoEmpty_i => TxRespIdle_o.IN1
RxPndgRdFifoEmpty_i => txresp_nxt_state[1].DATAB
RxPndgRdFifoEmpty_i => Selector6.IN2
RxPndgRdFifoDato_i[0] => CmdFifoDatin_o[7].DATAIN
RxPndgRdFifoDato_i[1] => CmdFifoDatin_o[8].DATAIN
RxPndgRdFifoDato_i[2] => CmdFifoDatin_o[9].DATAIN
RxPndgRdFifoDato_i[3] => CmdFifoDatin_o[10].DATAIN
RxPndgRdFifoDato_i[4] => CmdFifoDatin_o[11].DATAIN
RxPndgRdFifoDato_i[5] => CmdFifoDatin_o[12].DATAIN
RxPndgRdFifoDato_i[6] => CmdFifoDatin_o[13].DATAIN
RxPndgRdFifoDato_i[7] => CmdFifoDatin_o[14].DATAIN
RxPndgRdFifoDato_i[8] => ~NO_FANOUT~
RxPndgRdFifoDato_i[9] => ~NO_FANOUT~
RxPndgRdFifoDato_i[10] => over_rd_2dw.IN0
RxPndgRdFifoDato_i[10] => lower_addr[2].DATAA
RxPndgRdFifoDato_i[10] => Add0.IN7
RxPndgRdFifoDato_i[11] => lower_addr[3].DATAA
RxPndgRdFifoDato_i[11] => Add0.IN6
RxPndgRdFifoDato_i[12] => lower_addr[4].DATAA
RxPndgRdFifoDato_i[12] => Add0.IN5
RxPndgRdFifoDato_i[13] => lower_addr[5].DATAA
RxPndgRdFifoDato_i[13] => Add0.IN4
RxPndgRdFifoDato_i[14] => lower_addr[6].DATAA
RxPndgRdFifoDato_i[14] => Add0.IN3
RxPndgRdFifoDato_i[15] => always1.IN0
RxPndgRdFifoDato_i[15] => remain_bytes[11].OUTPUTSELECT
RxPndgRdFifoDato_i[15] => remain_bytes[10].OUTPUTSELECT
RxPndgRdFifoDato_i[15] => remain_bytes[9].OUTPUTSELECT
RxPndgRdFifoDato_i[15] => remain_bytes[8].OUTPUTSELECT
RxPndgRdFifoDato_i[15] => remain_bytes[7].OUTPUTSELECT
RxPndgRdFifoDato_i[15] => remain_bytes[6].OUTPUTSELECT
RxPndgRdFifoDato_i[15] => remain_bytes[5].OUTPUTSELECT
RxPndgRdFifoDato_i[15] => remain_bytes[4].OUTPUTSELECT
RxPndgRdFifoDato_i[15] => remain_bytes[3].OUTPUTSELECT
RxPndgRdFifoDato_i[15] => remain_bytes[2].OUTPUTSELECT
RxPndgRdFifoDato_i[15] => remain_bytes[1].OUTPUTSELECT
RxPndgRdFifoDato_i[15] => remain_bytes[0].OUTPUTSELECT
RxPndgRdFifoDato_i[15] => Decoder0.IN2
RxPndgRdFifoDato_i[15] => Decoder1.IN4
RxPndgRdFifoDato_i[15] => CmdFifoDatin_o[69].DATAIN
RxPndgRdFifoDato_i[15] => over_rd_1dw.IN0
RxPndgRdFifoDato_i[15] => over_rd_2dw.IN1
RxPndgRdFifoDato_i[16] => CmdFifoDatin_o[15].DATAIN
RxPndgRdFifoDato_i[17] => CmdFifoDatin_o[16].DATAIN
RxPndgRdFifoDato_i[18] => CmdFifoDatin_o[17].DATAIN
RxPndgRdFifoDato_i[19] => CmdFifoDatin_o[18].DATAIN
RxPndgRdFifoDato_i[20] => CmdFifoDatin_o[19].DATAIN
RxPndgRdFifoDato_i[21] => CmdFifoDatin_o[20].DATAIN
RxPndgRdFifoDato_i[22] => CmdFifoDatin_o[21].DATAIN
RxPndgRdFifoDato_i[23] => CmdFifoDatin_o[22].DATAIN
RxPndgRdFifoDato_i[24] => CmdFifoDatin_o[23].DATAIN
RxPndgRdFifoDato_i[25] => CmdFifoDatin_o[24].DATAIN
RxPndgRdFifoDato_i[26] => CmdFifoDatin_o[25].DATAIN
RxPndgRdFifoDato_i[27] => CmdFifoDatin_o[26].DATAIN
RxPndgRdFifoDato_i[28] => CmdFifoDatin_o[27].DATAIN
RxPndgRdFifoDato_i[29] => CmdFifoDatin_o[28].DATAIN
RxPndgRdFifoDato_i[30] => CmdFifoDatin_o[29].DATAIN
RxPndgRdFifoDato_i[31] => CmdFifoDatin_o[30].DATAIN
RxPndgRdFifoDato_i[32] => curr_bcnt_reg.DATAB
RxPndgRdFifoDato_i[32] => over_rd_1dw.IN1
RxPndgRdFifoDato_i[32] => over_rd_2dw.IN1
RxPndgRdFifoDato_i[33] => curr_bcnt_reg.DATAB
RxPndgRdFifoDato_i[34] => curr_bcnt_reg.DATAB
RxPndgRdFifoDato_i[35] => curr_bcnt_reg.DATAB
RxPndgRdFifoDato_i[36] => curr_bcnt_reg.DATAB
RxPndgRdFifoDato_i[37] => curr_bcnt_reg.DATAB
RxPndgRdFifoDato_i[38] => curr_bcnt_reg.DATAB
RxPndgRdFifoDato_i[39] => curr_bcnt_reg.DATAB
RxPndgRdFifoDato_i[40] => curr_bcnt_reg.DATAB
RxPndgRdFifoDato_i[41] => curr_bcnt_reg.DATAB
RxPndgRdFifoDato_i[42] => curr_bcnt_reg.DATAB
RxPndgRdFifoDato_i[43] => Decoder1.IN3
RxPndgRdFifoDato_i[43] => Decoder2.IN3
RxPndgRdFifoDato_i[44] => Decoder1.IN2
RxPndgRdFifoDato_i[44] => Decoder2.IN2
RxPndgRdFifoDato_i[45] => Decoder1.IN1
RxPndgRdFifoDato_i[45] => Decoder2.IN1
RxPndgRdFifoDato_i[46] => Decoder1.IN0
RxPndgRdFifoDato_i[46] => Decoder2.IN0
RxPndgRdFifoDato_i[47] => CmdFifoDatin_o[94].DATAIN
RxPndgRdFifoDato_i[48] => CmdFifoDatin_o[95].DATAIN
RxPndgRdFifoDato_i[49] => CmdFifoDatin_o[82].DATAIN
RxPndgRdFifoDato_i[50] => CmdFifoDatin_o[83].DATAIN
RxPndgRdFifoDato_i[51] => CmdFifoDatin_o[84].DATAIN
RxPndgRdFifoDato_i[52] => Decoder3.IN2
RxPndgRdFifoDato_i[52] => Decoder4.IN3
RxPndgRdFifoDato_i[53] => Decoder4.IN2
RxPndgRdFifoDato_i[54] => Decoder3.IN1
RxPndgRdFifoDato_i[54] => Decoder4.IN1
RxPndgRdFifoDato_i[55] => Decoder3.IN0
RxPndgRdFifoDato_i[55] => Decoder4.IN0
RxPndgRdFifoDato_i[56] => always1.IN1
RxPndgRdFifoDato_i[56] => Decoder0.IN3
RxPndgRdFifoDato_i[56] => dw_len.OUTPUTSELECT
RxPndgRdFifoDato_i[56] => dw_len.OUTPUTSELECT
RxPndgRdFifoDato_i[56] => dw_len.OUTPUTSELECT
RxPndgRdFifoDato_i[56] => dw_len.OUTPUTSELECT
RxPndgRdFifoDato_i[56] => dw_len.OUTPUTSELECT
RxPndgRdFifoDato_i[56] => dw_len.OUTPUTSELECT
RxPndgRdFifoDato_i[56] => dw_len.OUTPUTSELECT
RxPndgRdFifoDato_i[56] => dw_len.OUTPUTSELECT
RxPndgRdFifoDato_i[56] => dw_len.OUTPUTSELECT
RxPndgRdFifoDato_i[56] => CmdFifoDatin_o[31].DATAIN
RxPndgRdFifoDato_i[56] => always8.IN1
RxPndgRdFifoDato_i[56] => always8.IN1
RxPndgRdFifoRdReq_o <= txresp_state[1].DB_MAX_OUTPUT_PORT_TYPE
TxReadDataValid_i => payload_limit_cntr[10].ENA
TxReadDataValid_i => payload_limit_cntr[9].ENA
TxReadDataValid_i => payload_limit_cntr[8].ENA
TxReadDataValid_i => payload_limit_cntr[7].ENA
TxReadDataValid_i => payload_limit_cntr[6].ENA
TxReadDataValid_i => payload_limit_cntr[5].ENA
TxReadDataValid_i => payload_limit_cntr[4].ENA
TxReadDataValid_i => cplbuff_addr_cntr[0].ENA
TxReadDataValid_i => cplbuff_addr_cntr[8].ENA
TxReadDataValid_i => cplbuff_addr_cntr[7].ENA
TxReadDataValid_i => cplbuff_addr_cntr[6].ENA
TxReadDataValid_i => cplbuff_addr_cntr[5].ENA
TxReadDataValid_i => cplbuff_addr_cntr[4].ENA
TxReadDataValid_i => cplbuff_addr_cntr[3].ENA
TxReadDataValid_i => cplbuff_addr_cntr[2].ENA
TxReadDataValid_i => cplbuff_addr_cntr[1].ENA
TxReadDataValid_i => payload_limit_cntr[3].ENA
CmdFifoDatin_o[0] <= lower_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[1] <= lower_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[2] <= lower_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[3] <= lower_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[4] <= lower_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[5] <= lower_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[6] <= lower_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[7] <= RxPndgRdFifoDato_i[0].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[8] <= RxPndgRdFifoDato_i[1].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[9] <= RxPndgRdFifoDato_i[2].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[10] <= RxPndgRdFifoDato_i[3].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[11] <= RxPndgRdFifoDato_i[4].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[12] <= RxPndgRdFifoDato_i[5].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[13] <= RxPndgRdFifoDato_i[6].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[14] <= RxPndgRdFifoDato_i[7].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[15] <= RxPndgRdFifoDato_i[16].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[16] <= RxPndgRdFifoDato_i[17].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[17] <= RxPndgRdFifoDato_i[18].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[18] <= RxPndgRdFifoDato_i[19].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[19] <= RxPndgRdFifoDato_i[20].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[20] <= RxPndgRdFifoDato_i[21].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[21] <= RxPndgRdFifoDato_i[22].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[22] <= RxPndgRdFifoDato_i[23].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[23] <= RxPndgRdFifoDato_i[24].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[24] <= RxPndgRdFifoDato_i[25].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[25] <= RxPndgRdFifoDato_i[26].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[26] <= RxPndgRdFifoDato_i[27].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[27] <= RxPndgRdFifoDato_i[28].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[28] <= RxPndgRdFifoDato_i[29].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[29] <= RxPndgRdFifoDato_i[30].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[30] <= RxPndgRdFifoDato_i[31].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[31] <= RxPndgRdFifoDato_i[56].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[32] <= <GND>
CmdFifoDatin_o[33] <= <GND>
CmdFifoDatin_o[34] <= <GND>
CmdFifoDatin_o[35] <= <GND>
CmdFifoDatin_o[36] <= <GND>
CmdFifoDatin_o[37] <= <GND>
CmdFifoDatin_o[38] <= <GND>
CmdFifoDatin_o[39] <= <GND>
CmdFifoDatin_o[40] <= <GND>
CmdFifoDatin_o[41] <= <GND>
CmdFifoDatin_o[42] <= <GND>
CmdFifoDatin_o[43] <= <GND>
CmdFifoDatin_o[44] <= <GND>
CmdFifoDatin_o[45] <= <GND>
CmdFifoDatin_o[46] <= <GND>
CmdFifoDatin_o[47] <= <GND>
CmdFifoDatin_o[48] <= <GND>
CmdFifoDatin_o[49] <= <GND>
CmdFifoDatin_o[50] <= <GND>
CmdFifoDatin_o[51] <= <GND>
CmdFifoDatin_o[52] <= <GND>
CmdFifoDatin_o[53] <= <GND>
CmdFifoDatin_o[54] <= <GND>
CmdFifoDatin_o[55] <= <GND>
CmdFifoDatin_o[56] <= <GND>
CmdFifoDatin_o[57] <= <GND>
CmdFifoDatin_o[58] <= <GND>
CmdFifoDatin_o[59] <= <GND>
CmdFifoDatin_o[60] <= <GND>
CmdFifoDatin_o[61] <= <GND>
CmdFifoDatin_o[62] <= <GND>
CmdFifoDatin_o[63] <= <GND>
CmdFifoDatin_o[64] <= <GND>
CmdFifoDatin_o[65] <= <GND>
CmdFifoDatin_o[66] <= <GND>
CmdFifoDatin_o[67] <= <GND>
CmdFifoDatin_o[68] <= <VCC>
CmdFifoDatin_o[69] <= RxPndgRdFifoDato_i[15].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[70] <= remain_bytes_reg[0].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[71] <= remain_bytes_reg[1].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[72] <= remain_bytes_reg[2].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[73] <= remain_bytes_reg[3].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[74] <= remain_bytes_reg[4].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[75] <= remain_bytes_reg[5].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[76] <= remain_bytes_reg[6].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[77] <= remain_bytes_reg[7].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[78] <= remain_bytes_reg[8].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[79] <= remain_bytes_reg[9].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[80] <= remain_bytes_reg[10].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[81] <= remain_bytes_reg[11].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[82] <= RxPndgRdFifoDato_i[49].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[83] <= RxPndgRdFifoDato_i[50].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[84] <= RxPndgRdFifoDato_i[51].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[85] <= dw_len.DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[86] <= dw_len.DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[87] <= dw_len.DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[88] <= dw_len.DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[89] <= dw_len.DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[90] <= dw_len.DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[91] <= dw_len.DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[92] <= dw_len.DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[93] <= dw_len.DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[94] <= RxPndgRdFifoDato_i[47].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[95] <= RxPndgRdFifoDato_i[48].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoDatin_o[96] <= <GND>
CmdFifoDatin_o[97] <= <GND>
CmdFifoDatin_o[98] <= <GND>
CmdFifoWrReq_o <= CmdFifoWrReq_o.DB_MAX_OUTPUT_PORT_TYPE
CmdFifoUsedw_i[0] => LessThan0.IN8
CmdFifoUsedw_i[1] => LessThan0.IN7
CmdFifoUsedw_i[2] => LessThan0.IN6
CmdFifoUsedw_i[3] => LessThan0.IN5
CplRamWrAddr_o[0] <= cplbuff_addr_cntr[0].DB_MAX_OUTPUT_PORT_TYPE
CplRamWrAddr_o[1] <= cplbuff_addr_cntr[1].DB_MAX_OUTPUT_PORT_TYPE
CplRamWrAddr_o[2] <= cplbuff_addr_cntr[2].DB_MAX_OUTPUT_PORT_TYPE
CplRamWrAddr_o[3] <= cplbuff_addr_cntr[3].DB_MAX_OUTPUT_PORT_TYPE
CplRamWrAddr_o[4] <= cplbuff_addr_cntr[4].DB_MAX_OUTPUT_PORT_TYPE
CplRamWrAddr_o[5] <= cplbuff_addr_cntr[5].DB_MAX_OUTPUT_PORT_TYPE
CplRamWrAddr_o[6] <= cplbuff_addr_cntr[6].DB_MAX_OUTPUT_PORT_TYPE
CmdFifoBusy_i => always1.IN1
CmdFifoBusy_i => always1.IN1
CmdFifoBusy_i => always1.IN1
DevCsr_i[0] => ~NO_FANOUT~
DevCsr_i[1] => ~NO_FANOUT~
DevCsr_i[2] => ~NO_FANOUT~
DevCsr_i[3] => ~NO_FANOUT~
DevCsr_i[4] => ~NO_FANOUT~
DevCsr_i[5] => Equal15.IN5
DevCsr_i[6] => Equal15.IN4
DevCsr_i[7] => Equal15.IN3
DevCsr_i[8] => ~NO_FANOUT~
DevCsr_i[9] => ~NO_FANOUT~
DevCsr_i[10] => ~NO_FANOUT~
DevCsr_i[11] => ~NO_FANOUT~
DevCsr_i[12] => ~NO_FANOUT~
DevCsr_i[13] => ~NO_FANOUT~
DevCsr_i[14] => ~NO_FANOUT~
DevCsr_i[15] => ~NO_FANOUT~
DevCsr_i[16] => ~NO_FANOUT~
DevCsr_i[17] => ~NO_FANOUT~
DevCsr_i[18] => ~NO_FANOUT~
DevCsr_i[19] => ~NO_FANOUT~
DevCsr_i[20] => ~NO_FANOUT~
DevCsr_i[21] => ~NO_FANOUT~
DevCsr_i[22] => ~NO_FANOUT~
DevCsr_i[23] => ~NO_FANOUT~
DevCsr_i[24] => ~NO_FANOUT~
DevCsr_i[25] => ~NO_FANOUT~
DevCsr_i[26] => ~NO_FANOUT~
DevCsr_i[27] => ~NO_FANOUT~
DevCsr_i[28] => ~NO_FANOUT~
DevCsr_i[29] => ~NO_FANOUT~
DevCsr_i[30] => ~NO_FANOUT~
DevCsr_i[31] => ~NO_FANOUT~
BusDev_i[0] => ~NO_FANOUT~
BusDev_i[1] => ~NO_FANOUT~
BusDev_i[2] => ~NO_FANOUT~
BusDev_i[3] => ~NO_FANOUT~
BusDev_i[4] => ~NO_FANOUT~
BusDev_i[5] => ~NO_FANOUT~
BusDev_i[6] => ~NO_FANOUT~
BusDev_i[7] => ~NO_FANOUT~
BusDev_i[8] => ~NO_FANOUT~
BusDev_i[9] => ~NO_FANOUT~
BusDev_i[10] => ~NO_FANOUT~
BusDev_i[11] => ~NO_FANOUT~
BusDev_i[12] => ~NO_FANOUT~
TxRespIdle_o <= TxRespIdle_o.DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo
data[0] => scfifo_8241:auto_generated.data[0]
data[1] => scfifo_8241:auto_generated.data[1]
data[2] => scfifo_8241:auto_generated.data[2]
data[3] => scfifo_8241:auto_generated.data[3]
data[4] => scfifo_8241:auto_generated.data[4]
data[5] => scfifo_8241:auto_generated.data[5]
data[6] => scfifo_8241:auto_generated.data[6]
data[7] => scfifo_8241:auto_generated.data[7]
data[8] => scfifo_8241:auto_generated.data[8]
data[9] => scfifo_8241:auto_generated.data[9]
data[10] => scfifo_8241:auto_generated.data[10]
data[11] => scfifo_8241:auto_generated.data[11]
data[12] => scfifo_8241:auto_generated.data[12]
data[13] => scfifo_8241:auto_generated.data[13]
data[14] => scfifo_8241:auto_generated.data[14]
data[15] => scfifo_8241:auto_generated.data[15]
data[16] => scfifo_8241:auto_generated.data[16]
data[17] => scfifo_8241:auto_generated.data[17]
data[18] => scfifo_8241:auto_generated.data[18]
data[19] => scfifo_8241:auto_generated.data[19]
data[20] => scfifo_8241:auto_generated.data[20]
data[21] => scfifo_8241:auto_generated.data[21]
data[22] => scfifo_8241:auto_generated.data[22]
data[23] => scfifo_8241:auto_generated.data[23]
data[24] => scfifo_8241:auto_generated.data[24]
data[25] => scfifo_8241:auto_generated.data[25]
data[26] => scfifo_8241:auto_generated.data[26]
data[27] => scfifo_8241:auto_generated.data[27]
data[28] => scfifo_8241:auto_generated.data[28]
data[29] => scfifo_8241:auto_generated.data[29]
data[30] => scfifo_8241:auto_generated.data[30]
data[31] => scfifo_8241:auto_generated.data[31]
data[32] => scfifo_8241:auto_generated.data[32]
data[33] => scfifo_8241:auto_generated.data[33]
data[34] => scfifo_8241:auto_generated.data[34]
data[35] => scfifo_8241:auto_generated.data[35]
data[36] => scfifo_8241:auto_generated.data[36]
data[37] => scfifo_8241:auto_generated.data[37]
data[38] => scfifo_8241:auto_generated.data[38]
data[39] => scfifo_8241:auto_generated.data[39]
data[40] => scfifo_8241:auto_generated.data[40]
data[41] => scfifo_8241:auto_generated.data[41]
data[42] => scfifo_8241:auto_generated.data[42]
data[43] => scfifo_8241:auto_generated.data[43]
data[44] => scfifo_8241:auto_generated.data[44]
data[45] => scfifo_8241:auto_generated.data[45]
data[46] => scfifo_8241:auto_generated.data[46]
data[47] => scfifo_8241:auto_generated.data[47]
data[48] => scfifo_8241:auto_generated.data[48]
data[49] => scfifo_8241:auto_generated.data[49]
data[50] => scfifo_8241:auto_generated.data[50]
data[51] => scfifo_8241:auto_generated.data[51]
data[52] => scfifo_8241:auto_generated.data[52]
data[53] => scfifo_8241:auto_generated.data[53]
data[54] => scfifo_8241:auto_generated.data[54]
data[55] => scfifo_8241:auto_generated.data[55]
data[56] => scfifo_8241:auto_generated.data[56]
data[57] => scfifo_8241:auto_generated.data[57]
data[58] => scfifo_8241:auto_generated.data[58]
data[59] => scfifo_8241:auto_generated.data[59]
data[60] => scfifo_8241:auto_generated.data[60]
data[61] => scfifo_8241:auto_generated.data[61]
data[62] => scfifo_8241:auto_generated.data[62]
data[63] => scfifo_8241:auto_generated.data[63]
data[64] => scfifo_8241:auto_generated.data[64]
data[65] => scfifo_8241:auto_generated.data[65]
data[66] => scfifo_8241:auto_generated.data[66]
data[67] => scfifo_8241:auto_generated.data[67]
data[68] => scfifo_8241:auto_generated.data[68]
data[69] => scfifo_8241:auto_generated.data[69]
data[70] => scfifo_8241:auto_generated.data[70]
data[71] => scfifo_8241:auto_generated.data[71]
data[72] => scfifo_8241:auto_generated.data[72]
data[73] => scfifo_8241:auto_generated.data[73]
data[74] => scfifo_8241:auto_generated.data[74]
data[75] => scfifo_8241:auto_generated.data[75]
data[76] => scfifo_8241:auto_generated.data[76]
data[77] => scfifo_8241:auto_generated.data[77]
data[78] => scfifo_8241:auto_generated.data[78]
data[79] => scfifo_8241:auto_generated.data[79]
data[80] => scfifo_8241:auto_generated.data[80]
data[81] => scfifo_8241:auto_generated.data[81]
data[82] => scfifo_8241:auto_generated.data[82]
data[83] => scfifo_8241:auto_generated.data[83]
data[84] => scfifo_8241:auto_generated.data[84]
data[85] => scfifo_8241:auto_generated.data[85]
data[86] => scfifo_8241:auto_generated.data[86]
data[87] => scfifo_8241:auto_generated.data[87]
data[88] => scfifo_8241:auto_generated.data[88]
data[89] => scfifo_8241:auto_generated.data[89]
data[90] => scfifo_8241:auto_generated.data[90]
data[91] => scfifo_8241:auto_generated.data[91]
data[92] => scfifo_8241:auto_generated.data[92]
data[93] => scfifo_8241:auto_generated.data[93]
data[94] => scfifo_8241:auto_generated.data[94]
data[95] => scfifo_8241:auto_generated.data[95]
data[96] => scfifo_8241:auto_generated.data[96]
data[97] => scfifo_8241:auto_generated.data[97]
data[98] => scfifo_8241:auto_generated.data[98]
q[0] <= scfifo_8241:auto_generated.q[0]
q[1] <= scfifo_8241:auto_generated.q[1]
q[2] <= scfifo_8241:auto_generated.q[2]
q[3] <= scfifo_8241:auto_generated.q[3]
q[4] <= scfifo_8241:auto_generated.q[4]
q[5] <= scfifo_8241:auto_generated.q[5]
q[6] <= scfifo_8241:auto_generated.q[6]
q[7] <= scfifo_8241:auto_generated.q[7]
q[8] <= scfifo_8241:auto_generated.q[8]
q[9] <= scfifo_8241:auto_generated.q[9]
q[10] <= scfifo_8241:auto_generated.q[10]
q[11] <= scfifo_8241:auto_generated.q[11]
q[12] <= scfifo_8241:auto_generated.q[12]
q[13] <= scfifo_8241:auto_generated.q[13]
q[14] <= scfifo_8241:auto_generated.q[14]
q[15] <= scfifo_8241:auto_generated.q[15]
q[16] <= scfifo_8241:auto_generated.q[16]
q[17] <= scfifo_8241:auto_generated.q[17]
q[18] <= scfifo_8241:auto_generated.q[18]
q[19] <= scfifo_8241:auto_generated.q[19]
q[20] <= scfifo_8241:auto_generated.q[20]
q[21] <= scfifo_8241:auto_generated.q[21]
q[22] <= scfifo_8241:auto_generated.q[22]
q[23] <= scfifo_8241:auto_generated.q[23]
q[24] <= scfifo_8241:auto_generated.q[24]
q[25] <= scfifo_8241:auto_generated.q[25]
q[26] <= scfifo_8241:auto_generated.q[26]
q[27] <= scfifo_8241:auto_generated.q[27]
q[28] <= scfifo_8241:auto_generated.q[28]
q[29] <= scfifo_8241:auto_generated.q[29]
q[30] <= scfifo_8241:auto_generated.q[30]
q[31] <= scfifo_8241:auto_generated.q[31]
q[32] <= scfifo_8241:auto_generated.q[32]
q[33] <= scfifo_8241:auto_generated.q[33]
q[34] <= scfifo_8241:auto_generated.q[34]
q[35] <= scfifo_8241:auto_generated.q[35]
q[36] <= scfifo_8241:auto_generated.q[36]
q[37] <= scfifo_8241:auto_generated.q[37]
q[38] <= scfifo_8241:auto_generated.q[38]
q[39] <= scfifo_8241:auto_generated.q[39]
q[40] <= scfifo_8241:auto_generated.q[40]
q[41] <= scfifo_8241:auto_generated.q[41]
q[42] <= scfifo_8241:auto_generated.q[42]
q[43] <= scfifo_8241:auto_generated.q[43]
q[44] <= scfifo_8241:auto_generated.q[44]
q[45] <= scfifo_8241:auto_generated.q[45]
q[46] <= scfifo_8241:auto_generated.q[46]
q[47] <= scfifo_8241:auto_generated.q[47]
q[48] <= scfifo_8241:auto_generated.q[48]
q[49] <= scfifo_8241:auto_generated.q[49]
q[50] <= scfifo_8241:auto_generated.q[50]
q[51] <= scfifo_8241:auto_generated.q[51]
q[52] <= scfifo_8241:auto_generated.q[52]
q[53] <= scfifo_8241:auto_generated.q[53]
q[54] <= scfifo_8241:auto_generated.q[54]
q[55] <= scfifo_8241:auto_generated.q[55]
q[56] <= scfifo_8241:auto_generated.q[56]
q[57] <= scfifo_8241:auto_generated.q[57]
q[58] <= scfifo_8241:auto_generated.q[58]
q[59] <= scfifo_8241:auto_generated.q[59]
q[60] <= scfifo_8241:auto_generated.q[60]
q[61] <= scfifo_8241:auto_generated.q[61]
q[62] <= scfifo_8241:auto_generated.q[62]
q[63] <= scfifo_8241:auto_generated.q[63]
q[64] <= scfifo_8241:auto_generated.q[64]
q[65] <= scfifo_8241:auto_generated.q[65]
q[66] <= scfifo_8241:auto_generated.q[66]
q[67] <= scfifo_8241:auto_generated.q[67]
q[68] <= scfifo_8241:auto_generated.q[68]
q[69] <= scfifo_8241:auto_generated.q[69]
q[70] <= scfifo_8241:auto_generated.q[70]
q[71] <= scfifo_8241:auto_generated.q[71]
q[72] <= scfifo_8241:auto_generated.q[72]
q[73] <= scfifo_8241:auto_generated.q[73]
q[74] <= scfifo_8241:auto_generated.q[74]
q[75] <= scfifo_8241:auto_generated.q[75]
q[76] <= scfifo_8241:auto_generated.q[76]
q[77] <= scfifo_8241:auto_generated.q[77]
q[78] <= scfifo_8241:auto_generated.q[78]
q[79] <= scfifo_8241:auto_generated.q[79]
q[80] <= scfifo_8241:auto_generated.q[80]
q[81] <= scfifo_8241:auto_generated.q[81]
q[82] <= scfifo_8241:auto_generated.q[82]
q[83] <= scfifo_8241:auto_generated.q[83]
q[84] <= scfifo_8241:auto_generated.q[84]
q[85] <= scfifo_8241:auto_generated.q[85]
q[86] <= scfifo_8241:auto_generated.q[86]
q[87] <= scfifo_8241:auto_generated.q[87]
q[88] <= scfifo_8241:auto_generated.q[88]
q[89] <= scfifo_8241:auto_generated.q[89]
q[90] <= scfifo_8241:auto_generated.q[90]
q[91] <= scfifo_8241:auto_generated.q[91]
q[92] <= scfifo_8241:auto_generated.q[92]
q[93] <= scfifo_8241:auto_generated.q[93]
q[94] <= scfifo_8241:auto_generated.q[94]
q[95] <= scfifo_8241:auto_generated.q[95]
q[96] <= scfifo_8241:auto_generated.q[96]
q[97] <= scfifo_8241:auto_generated.q[97]
q[98] <= scfifo_8241:auto_generated.q[98]
wrreq => scfifo_8241:auto_generated.wrreq
rdreq => scfifo_8241:auto_generated.rdreq
clock => scfifo_8241:auto_generated.clock
aclr => scfifo_8241:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_8241:auto_generated.empty
full <= scfifo_8241:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8241:auto_generated.usedw[0]
usedw[1] <= scfifo_8241:auto_generated.usedw[1]
usedw[2] <= scfifo_8241:auto_generated.usedw[2]
usedw[3] <= scfifo_8241:auto_generated.usedw[3]


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated
aclr => a_dpfifo_f841:dpfifo.aclr
clock => a_dpfifo_f841:dpfifo.clock
data[0] => a_dpfifo_f841:dpfifo.data[0]
data[1] => a_dpfifo_f841:dpfifo.data[1]
data[2] => a_dpfifo_f841:dpfifo.data[2]
data[3] => a_dpfifo_f841:dpfifo.data[3]
data[4] => a_dpfifo_f841:dpfifo.data[4]
data[5] => a_dpfifo_f841:dpfifo.data[5]
data[6] => a_dpfifo_f841:dpfifo.data[6]
data[7] => a_dpfifo_f841:dpfifo.data[7]
data[8] => a_dpfifo_f841:dpfifo.data[8]
data[9] => a_dpfifo_f841:dpfifo.data[9]
data[10] => a_dpfifo_f841:dpfifo.data[10]
data[11] => a_dpfifo_f841:dpfifo.data[11]
data[12] => a_dpfifo_f841:dpfifo.data[12]
data[13] => a_dpfifo_f841:dpfifo.data[13]
data[14] => a_dpfifo_f841:dpfifo.data[14]
data[15] => a_dpfifo_f841:dpfifo.data[15]
data[16] => a_dpfifo_f841:dpfifo.data[16]
data[17] => a_dpfifo_f841:dpfifo.data[17]
data[18] => a_dpfifo_f841:dpfifo.data[18]
data[19] => a_dpfifo_f841:dpfifo.data[19]
data[20] => a_dpfifo_f841:dpfifo.data[20]
data[21] => a_dpfifo_f841:dpfifo.data[21]
data[22] => a_dpfifo_f841:dpfifo.data[22]
data[23] => a_dpfifo_f841:dpfifo.data[23]
data[24] => a_dpfifo_f841:dpfifo.data[24]
data[25] => a_dpfifo_f841:dpfifo.data[25]
data[26] => a_dpfifo_f841:dpfifo.data[26]
data[27] => a_dpfifo_f841:dpfifo.data[27]
data[28] => a_dpfifo_f841:dpfifo.data[28]
data[29] => a_dpfifo_f841:dpfifo.data[29]
data[30] => a_dpfifo_f841:dpfifo.data[30]
data[31] => a_dpfifo_f841:dpfifo.data[31]
data[32] => a_dpfifo_f841:dpfifo.data[32]
data[33] => a_dpfifo_f841:dpfifo.data[33]
data[34] => a_dpfifo_f841:dpfifo.data[34]
data[35] => a_dpfifo_f841:dpfifo.data[35]
data[36] => a_dpfifo_f841:dpfifo.data[36]
data[37] => a_dpfifo_f841:dpfifo.data[37]
data[38] => a_dpfifo_f841:dpfifo.data[38]
data[39] => a_dpfifo_f841:dpfifo.data[39]
data[40] => a_dpfifo_f841:dpfifo.data[40]
data[41] => a_dpfifo_f841:dpfifo.data[41]
data[42] => a_dpfifo_f841:dpfifo.data[42]
data[43] => a_dpfifo_f841:dpfifo.data[43]
data[44] => a_dpfifo_f841:dpfifo.data[44]
data[45] => a_dpfifo_f841:dpfifo.data[45]
data[46] => a_dpfifo_f841:dpfifo.data[46]
data[47] => a_dpfifo_f841:dpfifo.data[47]
data[48] => a_dpfifo_f841:dpfifo.data[48]
data[49] => a_dpfifo_f841:dpfifo.data[49]
data[50] => a_dpfifo_f841:dpfifo.data[50]
data[51] => a_dpfifo_f841:dpfifo.data[51]
data[52] => a_dpfifo_f841:dpfifo.data[52]
data[53] => a_dpfifo_f841:dpfifo.data[53]
data[54] => a_dpfifo_f841:dpfifo.data[54]
data[55] => a_dpfifo_f841:dpfifo.data[55]
data[56] => a_dpfifo_f841:dpfifo.data[56]
data[57] => a_dpfifo_f841:dpfifo.data[57]
data[58] => a_dpfifo_f841:dpfifo.data[58]
data[59] => a_dpfifo_f841:dpfifo.data[59]
data[60] => a_dpfifo_f841:dpfifo.data[60]
data[61] => a_dpfifo_f841:dpfifo.data[61]
data[62] => a_dpfifo_f841:dpfifo.data[62]
data[63] => a_dpfifo_f841:dpfifo.data[63]
data[64] => a_dpfifo_f841:dpfifo.data[64]
data[65] => a_dpfifo_f841:dpfifo.data[65]
data[66] => a_dpfifo_f841:dpfifo.data[66]
data[67] => a_dpfifo_f841:dpfifo.data[67]
data[68] => a_dpfifo_f841:dpfifo.data[68]
data[69] => a_dpfifo_f841:dpfifo.data[69]
data[70] => a_dpfifo_f841:dpfifo.data[70]
data[71] => a_dpfifo_f841:dpfifo.data[71]
data[72] => a_dpfifo_f841:dpfifo.data[72]
data[73] => a_dpfifo_f841:dpfifo.data[73]
data[74] => a_dpfifo_f841:dpfifo.data[74]
data[75] => a_dpfifo_f841:dpfifo.data[75]
data[76] => a_dpfifo_f841:dpfifo.data[76]
data[77] => a_dpfifo_f841:dpfifo.data[77]
data[78] => a_dpfifo_f841:dpfifo.data[78]
data[79] => a_dpfifo_f841:dpfifo.data[79]
data[80] => a_dpfifo_f841:dpfifo.data[80]
data[81] => a_dpfifo_f841:dpfifo.data[81]
data[82] => a_dpfifo_f841:dpfifo.data[82]
data[83] => a_dpfifo_f841:dpfifo.data[83]
data[84] => a_dpfifo_f841:dpfifo.data[84]
data[85] => a_dpfifo_f841:dpfifo.data[85]
data[86] => a_dpfifo_f841:dpfifo.data[86]
data[87] => a_dpfifo_f841:dpfifo.data[87]
data[88] => a_dpfifo_f841:dpfifo.data[88]
data[89] => a_dpfifo_f841:dpfifo.data[89]
data[90] => a_dpfifo_f841:dpfifo.data[90]
data[91] => a_dpfifo_f841:dpfifo.data[91]
data[92] => a_dpfifo_f841:dpfifo.data[92]
data[93] => a_dpfifo_f841:dpfifo.data[93]
data[94] => a_dpfifo_f841:dpfifo.data[94]
data[95] => a_dpfifo_f841:dpfifo.data[95]
data[96] => a_dpfifo_f841:dpfifo.data[96]
data[97] => a_dpfifo_f841:dpfifo.data[97]
data[98] => a_dpfifo_f841:dpfifo.data[98]
empty <= a_dpfifo_f841:dpfifo.empty
full <= a_dpfifo_f841:dpfifo.full
q[0] <= a_dpfifo_f841:dpfifo.q[0]
q[1] <= a_dpfifo_f841:dpfifo.q[1]
q[2] <= a_dpfifo_f841:dpfifo.q[2]
q[3] <= a_dpfifo_f841:dpfifo.q[3]
q[4] <= a_dpfifo_f841:dpfifo.q[4]
q[5] <= a_dpfifo_f841:dpfifo.q[5]
q[6] <= a_dpfifo_f841:dpfifo.q[6]
q[7] <= a_dpfifo_f841:dpfifo.q[7]
q[8] <= a_dpfifo_f841:dpfifo.q[8]
q[9] <= a_dpfifo_f841:dpfifo.q[9]
q[10] <= a_dpfifo_f841:dpfifo.q[10]
q[11] <= a_dpfifo_f841:dpfifo.q[11]
q[12] <= a_dpfifo_f841:dpfifo.q[12]
q[13] <= a_dpfifo_f841:dpfifo.q[13]
q[14] <= a_dpfifo_f841:dpfifo.q[14]
q[15] <= a_dpfifo_f841:dpfifo.q[15]
q[16] <= a_dpfifo_f841:dpfifo.q[16]
q[17] <= a_dpfifo_f841:dpfifo.q[17]
q[18] <= a_dpfifo_f841:dpfifo.q[18]
q[19] <= a_dpfifo_f841:dpfifo.q[19]
q[20] <= a_dpfifo_f841:dpfifo.q[20]
q[21] <= a_dpfifo_f841:dpfifo.q[21]
q[22] <= a_dpfifo_f841:dpfifo.q[22]
q[23] <= a_dpfifo_f841:dpfifo.q[23]
q[24] <= a_dpfifo_f841:dpfifo.q[24]
q[25] <= a_dpfifo_f841:dpfifo.q[25]
q[26] <= a_dpfifo_f841:dpfifo.q[26]
q[27] <= a_dpfifo_f841:dpfifo.q[27]
q[28] <= a_dpfifo_f841:dpfifo.q[28]
q[29] <= a_dpfifo_f841:dpfifo.q[29]
q[30] <= a_dpfifo_f841:dpfifo.q[30]
q[31] <= a_dpfifo_f841:dpfifo.q[31]
q[32] <= a_dpfifo_f841:dpfifo.q[32]
q[33] <= a_dpfifo_f841:dpfifo.q[33]
q[34] <= a_dpfifo_f841:dpfifo.q[34]
q[35] <= a_dpfifo_f841:dpfifo.q[35]
q[36] <= a_dpfifo_f841:dpfifo.q[36]
q[37] <= a_dpfifo_f841:dpfifo.q[37]
q[38] <= a_dpfifo_f841:dpfifo.q[38]
q[39] <= a_dpfifo_f841:dpfifo.q[39]
q[40] <= a_dpfifo_f841:dpfifo.q[40]
q[41] <= a_dpfifo_f841:dpfifo.q[41]
q[42] <= a_dpfifo_f841:dpfifo.q[42]
q[43] <= a_dpfifo_f841:dpfifo.q[43]
q[44] <= a_dpfifo_f841:dpfifo.q[44]
q[45] <= a_dpfifo_f841:dpfifo.q[45]
q[46] <= a_dpfifo_f841:dpfifo.q[46]
q[47] <= a_dpfifo_f841:dpfifo.q[47]
q[48] <= a_dpfifo_f841:dpfifo.q[48]
q[49] <= a_dpfifo_f841:dpfifo.q[49]
q[50] <= a_dpfifo_f841:dpfifo.q[50]
q[51] <= a_dpfifo_f841:dpfifo.q[51]
q[52] <= a_dpfifo_f841:dpfifo.q[52]
q[53] <= a_dpfifo_f841:dpfifo.q[53]
q[54] <= a_dpfifo_f841:dpfifo.q[54]
q[55] <= a_dpfifo_f841:dpfifo.q[55]
q[56] <= a_dpfifo_f841:dpfifo.q[56]
q[57] <= a_dpfifo_f841:dpfifo.q[57]
q[58] <= a_dpfifo_f841:dpfifo.q[58]
q[59] <= a_dpfifo_f841:dpfifo.q[59]
q[60] <= a_dpfifo_f841:dpfifo.q[60]
q[61] <= a_dpfifo_f841:dpfifo.q[61]
q[62] <= a_dpfifo_f841:dpfifo.q[62]
q[63] <= a_dpfifo_f841:dpfifo.q[63]
q[64] <= a_dpfifo_f841:dpfifo.q[64]
q[65] <= a_dpfifo_f841:dpfifo.q[65]
q[66] <= a_dpfifo_f841:dpfifo.q[66]
q[67] <= a_dpfifo_f841:dpfifo.q[67]
q[68] <= a_dpfifo_f841:dpfifo.q[68]
q[69] <= a_dpfifo_f841:dpfifo.q[69]
q[70] <= a_dpfifo_f841:dpfifo.q[70]
q[71] <= a_dpfifo_f841:dpfifo.q[71]
q[72] <= a_dpfifo_f841:dpfifo.q[72]
q[73] <= a_dpfifo_f841:dpfifo.q[73]
q[74] <= a_dpfifo_f841:dpfifo.q[74]
q[75] <= a_dpfifo_f841:dpfifo.q[75]
q[76] <= a_dpfifo_f841:dpfifo.q[76]
q[77] <= a_dpfifo_f841:dpfifo.q[77]
q[78] <= a_dpfifo_f841:dpfifo.q[78]
q[79] <= a_dpfifo_f841:dpfifo.q[79]
q[80] <= a_dpfifo_f841:dpfifo.q[80]
q[81] <= a_dpfifo_f841:dpfifo.q[81]
q[82] <= a_dpfifo_f841:dpfifo.q[82]
q[83] <= a_dpfifo_f841:dpfifo.q[83]
q[84] <= a_dpfifo_f841:dpfifo.q[84]
q[85] <= a_dpfifo_f841:dpfifo.q[85]
q[86] <= a_dpfifo_f841:dpfifo.q[86]
q[87] <= a_dpfifo_f841:dpfifo.q[87]
q[88] <= a_dpfifo_f841:dpfifo.q[88]
q[89] <= a_dpfifo_f841:dpfifo.q[89]
q[90] <= a_dpfifo_f841:dpfifo.q[90]
q[91] <= a_dpfifo_f841:dpfifo.q[91]
q[92] <= a_dpfifo_f841:dpfifo.q[92]
q[93] <= a_dpfifo_f841:dpfifo.q[93]
q[94] <= a_dpfifo_f841:dpfifo.q[94]
q[95] <= a_dpfifo_f841:dpfifo.q[95]
q[96] <= a_dpfifo_f841:dpfifo.q[96]
q[97] <= a_dpfifo_f841:dpfifo.q[97]
q[98] <= a_dpfifo_f841:dpfifo.q[98]
rdreq => a_dpfifo_f841:dpfifo.rreq
usedw[0] <= a_dpfifo_f841:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_f841:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_f841:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_f841:dpfifo.usedw[3]
wrreq => a_dpfifo_f841:dpfifo.wreq


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_orb:rd_ptr_msb.aclr
aclr => cntr_5s7:usedw_counter.aclr
aclr => cntr_prb:wr_ptr.aclr
clock => altsyncram_73e1:FIFOram.clock0
clock => altsyncram_73e1:FIFOram.clock1
clock => cntr_orb:rd_ptr_msb.clock
clock => cntr_5s7:usedw_counter.clock
clock => cntr_prb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_73e1:FIFOram.data_a[0]
data[1] => altsyncram_73e1:FIFOram.data_a[1]
data[2] => altsyncram_73e1:FIFOram.data_a[2]
data[3] => altsyncram_73e1:FIFOram.data_a[3]
data[4] => altsyncram_73e1:FIFOram.data_a[4]
data[5] => altsyncram_73e1:FIFOram.data_a[5]
data[6] => altsyncram_73e1:FIFOram.data_a[6]
data[7] => altsyncram_73e1:FIFOram.data_a[7]
data[8] => altsyncram_73e1:FIFOram.data_a[8]
data[9] => altsyncram_73e1:FIFOram.data_a[9]
data[10] => altsyncram_73e1:FIFOram.data_a[10]
data[11] => altsyncram_73e1:FIFOram.data_a[11]
data[12] => altsyncram_73e1:FIFOram.data_a[12]
data[13] => altsyncram_73e1:FIFOram.data_a[13]
data[14] => altsyncram_73e1:FIFOram.data_a[14]
data[15] => altsyncram_73e1:FIFOram.data_a[15]
data[16] => altsyncram_73e1:FIFOram.data_a[16]
data[17] => altsyncram_73e1:FIFOram.data_a[17]
data[18] => altsyncram_73e1:FIFOram.data_a[18]
data[19] => altsyncram_73e1:FIFOram.data_a[19]
data[20] => altsyncram_73e1:FIFOram.data_a[20]
data[21] => altsyncram_73e1:FIFOram.data_a[21]
data[22] => altsyncram_73e1:FIFOram.data_a[22]
data[23] => altsyncram_73e1:FIFOram.data_a[23]
data[24] => altsyncram_73e1:FIFOram.data_a[24]
data[25] => altsyncram_73e1:FIFOram.data_a[25]
data[26] => altsyncram_73e1:FIFOram.data_a[26]
data[27] => altsyncram_73e1:FIFOram.data_a[27]
data[28] => altsyncram_73e1:FIFOram.data_a[28]
data[29] => altsyncram_73e1:FIFOram.data_a[29]
data[30] => altsyncram_73e1:FIFOram.data_a[30]
data[31] => altsyncram_73e1:FIFOram.data_a[31]
data[32] => altsyncram_73e1:FIFOram.data_a[32]
data[33] => altsyncram_73e1:FIFOram.data_a[33]
data[34] => altsyncram_73e1:FIFOram.data_a[34]
data[35] => altsyncram_73e1:FIFOram.data_a[35]
data[36] => altsyncram_73e1:FIFOram.data_a[36]
data[37] => altsyncram_73e1:FIFOram.data_a[37]
data[38] => altsyncram_73e1:FIFOram.data_a[38]
data[39] => altsyncram_73e1:FIFOram.data_a[39]
data[40] => altsyncram_73e1:FIFOram.data_a[40]
data[41] => altsyncram_73e1:FIFOram.data_a[41]
data[42] => altsyncram_73e1:FIFOram.data_a[42]
data[43] => altsyncram_73e1:FIFOram.data_a[43]
data[44] => altsyncram_73e1:FIFOram.data_a[44]
data[45] => altsyncram_73e1:FIFOram.data_a[45]
data[46] => altsyncram_73e1:FIFOram.data_a[46]
data[47] => altsyncram_73e1:FIFOram.data_a[47]
data[48] => altsyncram_73e1:FIFOram.data_a[48]
data[49] => altsyncram_73e1:FIFOram.data_a[49]
data[50] => altsyncram_73e1:FIFOram.data_a[50]
data[51] => altsyncram_73e1:FIFOram.data_a[51]
data[52] => altsyncram_73e1:FIFOram.data_a[52]
data[53] => altsyncram_73e1:FIFOram.data_a[53]
data[54] => altsyncram_73e1:FIFOram.data_a[54]
data[55] => altsyncram_73e1:FIFOram.data_a[55]
data[56] => altsyncram_73e1:FIFOram.data_a[56]
data[57] => altsyncram_73e1:FIFOram.data_a[57]
data[58] => altsyncram_73e1:FIFOram.data_a[58]
data[59] => altsyncram_73e1:FIFOram.data_a[59]
data[60] => altsyncram_73e1:FIFOram.data_a[60]
data[61] => altsyncram_73e1:FIFOram.data_a[61]
data[62] => altsyncram_73e1:FIFOram.data_a[62]
data[63] => altsyncram_73e1:FIFOram.data_a[63]
data[64] => altsyncram_73e1:FIFOram.data_a[64]
data[65] => altsyncram_73e1:FIFOram.data_a[65]
data[66] => altsyncram_73e1:FIFOram.data_a[66]
data[67] => altsyncram_73e1:FIFOram.data_a[67]
data[68] => altsyncram_73e1:FIFOram.data_a[68]
data[69] => altsyncram_73e1:FIFOram.data_a[69]
data[70] => altsyncram_73e1:FIFOram.data_a[70]
data[71] => altsyncram_73e1:FIFOram.data_a[71]
data[72] => altsyncram_73e1:FIFOram.data_a[72]
data[73] => altsyncram_73e1:FIFOram.data_a[73]
data[74] => altsyncram_73e1:FIFOram.data_a[74]
data[75] => altsyncram_73e1:FIFOram.data_a[75]
data[76] => altsyncram_73e1:FIFOram.data_a[76]
data[77] => altsyncram_73e1:FIFOram.data_a[77]
data[78] => altsyncram_73e1:FIFOram.data_a[78]
data[79] => altsyncram_73e1:FIFOram.data_a[79]
data[80] => altsyncram_73e1:FIFOram.data_a[80]
data[81] => altsyncram_73e1:FIFOram.data_a[81]
data[82] => altsyncram_73e1:FIFOram.data_a[82]
data[83] => altsyncram_73e1:FIFOram.data_a[83]
data[84] => altsyncram_73e1:FIFOram.data_a[84]
data[85] => altsyncram_73e1:FIFOram.data_a[85]
data[86] => altsyncram_73e1:FIFOram.data_a[86]
data[87] => altsyncram_73e1:FIFOram.data_a[87]
data[88] => altsyncram_73e1:FIFOram.data_a[88]
data[89] => altsyncram_73e1:FIFOram.data_a[89]
data[90] => altsyncram_73e1:FIFOram.data_a[90]
data[91] => altsyncram_73e1:FIFOram.data_a[91]
data[92] => altsyncram_73e1:FIFOram.data_a[92]
data[93] => altsyncram_73e1:FIFOram.data_a[93]
data[94] => altsyncram_73e1:FIFOram.data_a[94]
data[95] => altsyncram_73e1:FIFOram.data_a[95]
data[96] => altsyncram_73e1:FIFOram.data_a[96]
data[97] => altsyncram_73e1:FIFOram.data_a[97]
data[98] => altsyncram_73e1:FIFOram.data_a[98]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_73e1:FIFOram.q_b[0]
q[1] <= altsyncram_73e1:FIFOram.q_b[1]
q[2] <= altsyncram_73e1:FIFOram.q_b[2]
q[3] <= altsyncram_73e1:FIFOram.q_b[3]
q[4] <= altsyncram_73e1:FIFOram.q_b[4]
q[5] <= altsyncram_73e1:FIFOram.q_b[5]
q[6] <= altsyncram_73e1:FIFOram.q_b[6]
q[7] <= altsyncram_73e1:FIFOram.q_b[7]
q[8] <= altsyncram_73e1:FIFOram.q_b[8]
q[9] <= altsyncram_73e1:FIFOram.q_b[9]
q[10] <= altsyncram_73e1:FIFOram.q_b[10]
q[11] <= altsyncram_73e1:FIFOram.q_b[11]
q[12] <= altsyncram_73e1:FIFOram.q_b[12]
q[13] <= altsyncram_73e1:FIFOram.q_b[13]
q[14] <= altsyncram_73e1:FIFOram.q_b[14]
q[15] <= altsyncram_73e1:FIFOram.q_b[15]
q[16] <= altsyncram_73e1:FIFOram.q_b[16]
q[17] <= altsyncram_73e1:FIFOram.q_b[17]
q[18] <= altsyncram_73e1:FIFOram.q_b[18]
q[19] <= altsyncram_73e1:FIFOram.q_b[19]
q[20] <= altsyncram_73e1:FIFOram.q_b[20]
q[21] <= altsyncram_73e1:FIFOram.q_b[21]
q[22] <= altsyncram_73e1:FIFOram.q_b[22]
q[23] <= altsyncram_73e1:FIFOram.q_b[23]
q[24] <= altsyncram_73e1:FIFOram.q_b[24]
q[25] <= altsyncram_73e1:FIFOram.q_b[25]
q[26] <= altsyncram_73e1:FIFOram.q_b[26]
q[27] <= altsyncram_73e1:FIFOram.q_b[27]
q[28] <= altsyncram_73e1:FIFOram.q_b[28]
q[29] <= altsyncram_73e1:FIFOram.q_b[29]
q[30] <= altsyncram_73e1:FIFOram.q_b[30]
q[31] <= altsyncram_73e1:FIFOram.q_b[31]
q[32] <= altsyncram_73e1:FIFOram.q_b[32]
q[33] <= altsyncram_73e1:FIFOram.q_b[33]
q[34] <= altsyncram_73e1:FIFOram.q_b[34]
q[35] <= altsyncram_73e1:FIFOram.q_b[35]
q[36] <= altsyncram_73e1:FIFOram.q_b[36]
q[37] <= altsyncram_73e1:FIFOram.q_b[37]
q[38] <= altsyncram_73e1:FIFOram.q_b[38]
q[39] <= altsyncram_73e1:FIFOram.q_b[39]
q[40] <= altsyncram_73e1:FIFOram.q_b[40]
q[41] <= altsyncram_73e1:FIFOram.q_b[41]
q[42] <= altsyncram_73e1:FIFOram.q_b[42]
q[43] <= altsyncram_73e1:FIFOram.q_b[43]
q[44] <= altsyncram_73e1:FIFOram.q_b[44]
q[45] <= altsyncram_73e1:FIFOram.q_b[45]
q[46] <= altsyncram_73e1:FIFOram.q_b[46]
q[47] <= altsyncram_73e1:FIFOram.q_b[47]
q[48] <= altsyncram_73e1:FIFOram.q_b[48]
q[49] <= altsyncram_73e1:FIFOram.q_b[49]
q[50] <= altsyncram_73e1:FIFOram.q_b[50]
q[51] <= altsyncram_73e1:FIFOram.q_b[51]
q[52] <= altsyncram_73e1:FIFOram.q_b[52]
q[53] <= altsyncram_73e1:FIFOram.q_b[53]
q[54] <= altsyncram_73e1:FIFOram.q_b[54]
q[55] <= altsyncram_73e1:FIFOram.q_b[55]
q[56] <= altsyncram_73e1:FIFOram.q_b[56]
q[57] <= altsyncram_73e1:FIFOram.q_b[57]
q[58] <= altsyncram_73e1:FIFOram.q_b[58]
q[59] <= altsyncram_73e1:FIFOram.q_b[59]
q[60] <= altsyncram_73e1:FIFOram.q_b[60]
q[61] <= altsyncram_73e1:FIFOram.q_b[61]
q[62] <= altsyncram_73e1:FIFOram.q_b[62]
q[63] <= altsyncram_73e1:FIFOram.q_b[63]
q[64] <= altsyncram_73e1:FIFOram.q_b[64]
q[65] <= altsyncram_73e1:FIFOram.q_b[65]
q[66] <= altsyncram_73e1:FIFOram.q_b[66]
q[67] <= altsyncram_73e1:FIFOram.q_b[67]
q[68] <= altsyncram_73e1:FIFOram.q_b[68]
q[69] <= altsyncram_73e1:FIFOram.q_b[69]
q[70] <= altsyncram_73e1:FIFOram.q_b[70]
q[71] <= altsyncram_73e1:FIFOram.q_b[71]
q[72] <= altsyncram_73e1:FIFOram.q_b[72]
q[73] <= altsyncram_73e1:FIFOram.q_b[73]
q[74] <= altsyncram_73e1:FIFOram.q_b[74]
q[75] <= altsyncram_73e1:FIFOram.q_b[75]
q[76] <= altsyncram_73e1:FIFOram.q_b[76]
q[77] <= altsyncram_73e1:FIFOram.q_b[77]
q[78] <= altsyncram_73e1:FIFOram.q_b[78]
q[79] <= altsyncram_73e1:FIFOram.q_b[79]
q[80] <= altsyncram_73e1:FIFOram.q_b[80]
q[81] <= altsyncram_73e1:FIFOram.q_b[81]
q[82] <= altsyncram_73e1:FIFOram.q_b[82]
q[83] <= altsyncram_73e1:FIFOram.q_b[83]
q[84] <= altsyncram_73e1:FIFOram.q_b[84]
q[85] <= altsyncram_73e1:FIFOram.q_b[85]
q[86] <= altsyncram_73e1:FIFOram.q_b[86]
q[87] <= altsyncram_73e1:FIFOram.q_b[87]
q[88] <= altsyncram_73e1:FIFOram.q_b[88]
q[89] <= altsyncram_73e1:FIFOram.q_b[89]
q[90] <= altsyncram_73e1:FIFOram.q_b[90]
q[91] <= altsyncram_73e1:FIFOram.q_b[91]
q[92] <= altsyncram_73e1:FIFOram.q_b[92]
q[93] <= altsyncram_73e1:FIFOram.q_b[93]
q[94] <= altsyncram_73e1:FIFOram.q_b[94]
q[95] <= altsyncram_73e1:FIFOram.q_b[95]
q[96] <= altsyncram_73e1:FIFOram.q_b[96]
q[97] <= altsyncram_73e1:FIFOram.q_b[97]
q[98] <= altsyncram_73e1:FIFOram.q_b[98]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_orb:rd_ptr_msb.sclr
sclr => cntr_5s7:usedw_counter.sclr
sclr => cntr_prb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_5s7:usedw_counter.q[0]
usedw[1] <= cntr_5s7:usedw_counter.q[1]
usedw[2] <= cntr_5s7:usedw_counter.q[2]
usedw[3] <= cntr_5s7:usedw_counter.q[3]
wreq => valid_wreq.IN0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[1] => ram_block1a96.PORTBADDR1
address_b[1] => ram_block1a97.PORTBADDR1
address_b[1] => ram_block1a98.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[2] => ram_block1a90.PORTBADDR2
address_b[2] => ram_block1a91.PORTBADDR2
address_b[2] => ram_block1a92.PORTBADDR2
address_b[2] => ram_block1a93.PORTBADDR2
address_b[2] => ram_block1a94.PORTBADDR2
address_b[2] => ram_block1a95.PORTBADDR2
address_b[2] => ram_block1a96.PORTBADDR2
address_b[2] => ram_block1a97.PORTBADDR2
address_b[2] => ram_block1a98.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[3] => ram_block1a72.PORTBADDR3
address_b[3] => ram_block1a73.PORTBADDR3
address_b[3] => ram_block1a74.PORTBADDR3
address_b[3] => ram_block1a75.PORTBADDR3
address_b[3] => ram_block1a76.PORTBADDR3
address_b[3] => ram_block1a77.PORTBADDR3
address_b[3] => ram_block1a78.PORTBADDR3
address_b[3] => ram_block1a79.PORTBADDR3
address_b[3] => ram_block1a80.PORTBADDR3
address_b[3] => ram_block1a81.PORTBADDR3
address_b[3] => ram_block1a82.PORTBADDR3
address_b[3] => ram_block1a83.PORTBADDR3
address_b[3] => ram_block1a84.PORTBADDR3
address_b[3] => ram_block1a85.PORTBADDR3
address_b[3] => ram_block1a86.PORTBADDR3
address_b[3] => ram_block1a87.PORTBADDR3
address_b[3] => ram_block1a88.PORTBADDR3
address_b[3] => ram_block1a89.PORTBADDR3
address_b[3] => ram_block1a90.PORTBADDR3
address_b[3] => ram_block1a91.PORTBADDR3
address_b[3] => ram_block1a92.PORTBADDR3
address_b[3] => ram_block1a93.PORTBADDR3
address_b[3] => ram_block1a94.PORTBADDR3
address_b[3] => ram_block1a95.PORTBADDR3
address_b[3] => ram_block1a96.PORTBADDR3
address_b[3] => ram_block1a97.PORTBADDR3
address_b[3] => ram_block1a98.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clock1 => ram_block1a72.CLK1
clock1 => ram_block1a73.CLK1
clock1 => ram_block1a74.CLK1
clock1 => ram_block1a75.CLK1
clock1 => ram_block1a76.CLK1
clock1 => ram_block1a77.CLK1
clock1 => ram_block1a78.CLK1
clock1 => ram_block1a79.CLK1
clock1 => ram_block1a80.CLK1
clock1 => ram_block1a81.CLK1
clock1 => ram_block1a82.CLK1
clock1 => ram_block1a83.CLK1
clock1 => ram_block1a84.CLK1
clock1 => ram_block1a85.CLK1
clock1 => ram_block1a86.CLK1
clock1 => ram_block1a87.CLK1
clock1 => ram_block1a88.CLK1
clock1 => ram_block1a89.CLK1
clock1 => ram_block1a90.CLK1
clock1 => ram_block1a91.CLK1
clock1 => ram_block1a92.CLK1
clock1 => ram_block1a93.CLK1
clock1 => ram_block1a94.CLK1
clock1 => ram_block1a95.CLK1
clock1 => ram_block1a96.CLK1
clock1 => ram_block1a97.CLK1
clock1 => ram_block1a98.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
clocken1 => ram_block1a64.ENA1
clocken1 => ram_block1a65.ENA1
clocken1 => ram_block1a66.ENA1
clocken1 => ram_block1a67.ENA1
clocken1 => ram_block1a68.ENA1
clocken1 => ram_block1a69.ENA1
clocken1 => ram_block1a70.ENA1
clocken1 => ram_block1a71.ENA1
clocken1 => ram_block1a72.ENA1
clocken1 => ram_block1a73.ENA1
clocken1 => ram_block1a74.ENA1
clocken1 => ram_block1a75.ENA1
clocken1 => ram_block1a76.ENA1
clocken1 => ram_block1a77.ENA1
clocken1 => ram_block1a78.ENA1
clocken1 => ram_block1a79.ENA1
clocken1 => ram_block1a80.ENA1
clocken1 => ram_block1a81.ENA1
clocken1 => ram_block1a82.ENA1
clocken1 => ram_block1a83.ENA1
clocken1 => ram_block1a84.ENA1
clocken1 => ram_block1a85.ENA1
clocken1 => ram_block1a86.ENA1
clocken1 => ram_block1a87.ENA1
clocken1 => ram_block1a88.ENA1
clocken1 => ram_block1a89.ENA1
clocken1 => ram_block1a90.ENA1
clocken1 => ram_block1a91.ENA1
clocken1 => ram_block1a92.ENA1
clocken1 => ram_block1a93.ENA1
clocken1 => ram_block1a94.ENA1
clocken1 => ram_block1a95.ENA1
clocken1 => ram_block1a96.ENA1
clocken1 => ram_block1a97.ENA1
clocken1 => ram_block1a98.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
q_b[66] <= ram_block1a66.PORTBDATAOUT
q_b[67] <= ram_block1a67.PORTBDATAOUT
q_b[68] <= ram_block1a68.PORTBDATAOUT
q_b[69] <= ram_block1a69.PORTBDATAOUT
q_b[70] <= ram_block1a70.PORTBDATAOUT
q_b[71] <= ram_block1a71.PORTBDATAOUT
q_b[72] <= ram_block1a72.PORTBDATAOUT
q_b[73] <= ram_block1a73.PORTBDATAOUT
q_b[74] <= ram_block1a74.PORTBDATAOUT
q_b[75] <= ram_block1a75.PORTBDATAOUT
q_b[76] <= ram_block1a76.PORTBDATAOUT
q_b[77] <= ram_block1a77.PORTBDATAOUT
q_b[78] <= ram_block1a78.PORTBDATAOUT
q_b[79] <= ram_block1a79.PORTBDATAOUT
q_b[80] <= ram_block1a80.PORTBDATAOUT
q_b[81] <= ram_block1a81.PORTBDATAOUT
q_b[82] <= ram_block1a82.PORTBDATAOUT
q_b[83] <= ram_block1a83.PORTBDATAOUT
q_b[84] <= ram_block1a84.PORTBDATAOUT
q_b[85] <= ram_block1a85.PORTBDATAOUT
q_b[86] <= ram_block1a86.PORTBDATAOUT
q_b[87] <= ram_block1a87.PORTBDATAOUT
q_b[88] <= ram_block1a88.PORTBDATAOUT
q_b[89] <= ram_block1a89.PORTBDATAOUT
q_b[90] <= ram_block1a90.PORTBDATAOUT
q_b[91] <= ram_block1a91.PORTBDATAOUT
q_b[92] <= ram_block1a92.PORTBDATAOUT
q_b[93] <= ram_block1a93.PORTBDATAOUT
q_b[94] <= ram_block1a94.PORTBDATAOUT
q_b[95] <= ram_block1a95.PORTBDATAOUT
q_b[96] <= ram_block1a96.PORTBDATAOUT
q_b[97] <= ram_block1a97.PORTBDATAOUT
q_b[98] <= ram_block1a98.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a98.PORTAWE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cmpr_b09:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cmpr_b09:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_orb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_5s7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo
data[0] => scfifo_3131:auto_generated.data[0]
data[1] => scfifo_3131:auto_generated.data[1]
data[2] => scfifo_3131:auto_generated.data[2]
data[3] => scfifo_3131:auto_generated.data[3]
data[4] => scfifo_3131:auto_generated.data[4]
data[5] => scfifo_3131:auto_generated.data[5]
data[6] => scfifo_3131:auto_generated.data[6]
data[7] => scfifo_3131:auto_generated.data[7]
data[8] => scfifo_3131:auto_generated.data[8]
data[9] => scfifo_3131:auto_generated.data[9]
data[10] => scfifo_3131:auto_generated.data[10]
data[11] => scfifo_3131:auto_generated.data[11]
data[12] => scfifo_3131:auto_generated.data[12]
data[13] => scfifo_3131:auto_generated.data[13]
data[14] => scfifo_3131:auto_generated.data[14]
data[15] => scfifo_3131:auto_generated.data[15]
data[16] => scfifo_3131:auto_generated.data[16]
data[17] => scfifo_3131:auto_generated.data[17]
data[18] => scfifo_3131:auto_generated.data[18]
data[19] => scfifo_3131:auto_generated.data[19]
data[20] => scfifo_3131:auto_generated.data[20]
data[21] => scfifo_3131:auto_generated.data[21]
data[22] => scfifo_3131:auto_generated.data[22]
data[23] => scfifo_3131:auto_generated.data[23]
data[24] => scfifo_3131:auto_generated.data[24]
data[25] => scfifo_3131:auto_generated.data[25]
data[26] => scfifo_3131:auto_generated.data[26]
data[27] => scfifo_3131:auto_generated.data[27]
data[28] => scfifo_3131:auto_generated.data[28]
data[29] => scfifo_3131:auto_generated.data[29]
data[30] => scfifo_3131:auto_generated.data[30]
data[31] => scfifo_3131:auto_generated.data[31]
data[32] => scfifo_3131:auto_generated.data[32]
data[33] => scfifo_3131:auto_generated.data[33]
data[34] => scfifo_3131:auto_generated.data[34]
data[35] => scfifo_3131:auto_generated.data[35]
data[36] => scfifo_3131:auto_generated.data[36]
data[37] => scfifo_3131:auto_generated.data[37]
data[38] => scfifo_3131:auto_generated.data[38]
data[39] => scfifo_3131:auto_generated.data[39]
data[40] => scfifo_3131:auto_generated.data[40]
data[41] => scfifo_3131:auto_generated.data[41]
data[42] => scfifo_3131:auto_generated.data[42]
data[43] => scfifo_3131:auto_generated.data[43]
data[44] => scfifo_3131:auto_generated.data[44]
data[45] => scfifo_3131:auto_generated.data[45]
data[46] => scfifo_3131:auto_generated.data[46]
data[47] => scfifo_3131:auto_generated.data[47]
data[48] => scfifo_3131:auto_generated.data[48]
data[49] => scfifo_3131:auto_generated.data[49]
data[50] => scfifo_3131:auto_generated.data[50]
data[51] => scfifo_3131:auto_generated.data[51]
data[52] => scfifo_3131:auto_generated.data[52]
data[53] => scfifo_3131:auto_generated.data[53]
data[54] => scfifo_3131:auto_generated.data[54]
data[55] => scfifo_3131:auto_generated.data[55]
data[56] => scfifo_3131:auto_generated.data[56]
data[57] => scfifo_3131:auto_generated.data[57]
data[58] => scfifo_3131:auto_generated.data[58]
data[59] => scfifo_3131:auto_generated.data[59]
data[60] => scfifo_3131:auto_generated.data[60]
data[61] => scfifo_3131:auto_generated.data[61]
data[62] => scfifo_3131:auto_generated.data[62]
data[63] => scfifo_3131:auto_generated.data[63]
q[0] <= scfifo_3131:auto_generated.q[0]
q[1] <= scfifo_3131:auto_generated.q[1]
q[2] <= scfifo_3131:auto_generated.q[2]
q[3] <= scfifo_3131:auto_generated.q[3]
q[4] <= scfifo_3131:auto_generated.q[4]
q[5] <= scfifo_3131:auto_generated.q[5]
q[6] <= scfifo_3131:auto_generated.q[6]
q[7] <= scfifo_3131:auto_generated.q[7]
q[8] <= scfifo_3131:auto_generated.q[8]
q[9] <= scfifo_3131:auto_generated.q[9]
q[10] <= scfifo_3131:auto_generated.q[10]
q[11] <= scfifo_3131:auto_generated.q[11]
q[12] <= scfifo_3131:auto_generated.q[12]
q[13] <= scfifo_3131:auto_generated.q[13]
q[14] <= scfifo_3131:auto_generated.q[14]
q[15] <= scfifo_3131:auto_generated.q[15]
q[16] <= scfifo_3131:auto_generated.q[16]
q[17] <= scfifo_3131:auto_generated.q[17]
q[18] <= scfifo_3131:auto_generated.q[18]
q[19] <= scfifo_3131:auto_generated.q[19]
q[20] <= scfifo_3131:auto_generated.q[20]
q[21] <= scfifo_3131:auto_generated.q[21]
q[22] <= scfifo_3131:auto_generated.q[22]
q[23] <= scfifo_3131:auto_generated.q[23]
q[24] <= scfifo_3131:auto_generated.q[24]
q[25] <= scfifo_3131:auto_generated.q[25]
q[26] <= scfifo_3131:auto_generated.q[26]
q[27] <= scfifo_3131:auto_generated.q[27]
q[28] <= scfifo_3131:auto_generated.q[28]
q[29] <= scfifo_3131:auto_generated.q[29]
q[30] <= scfifo_3131:auto_generated.q[30]
q[31] <= scfifo_3131:auto_generated.q[31]
q[32] <= scfifo_3131:auto_generated.q[32]
q[33] <= scfifo_3131:auto_generated.q[33]
q[34] <= scfifo_3131:auto_generated.q[34]
q[35] <= scfifo_3131:auto_generated.q[35]
q[36] <= scfifo_3131:auto_generated.q[36]
q[37] <= scfifo_3131:auto_generated.q[37]
q[38] <= scfifo_3131:auto_generated.q[38]
q[39] <= scfifo_3131:auto_generated.q[39]
q[40] <= scfifo_3131:auto_generated.q[40]
q[41] <= scfifo_3131:auto_generated.q[41]
q[42] <= scfifo_3131:auto_generated.q[42]
q[43] <= scfifo_3131:auto_generated.q[43]
q[44] <= scfifo_3131:auto_generated.q[44]
q[45] <= scfifo_3131:auto_generated.q[45]
q[46] <= scfifo_3131:auto_generated.q[46]
q[47] <= scfifo_3131:auto_generated.q[47]
q[48] <= scfifo_3131:auto_generated.q[48]
q[49] <= scfifo_3131:auto_generated.q[49]
q[50] <= scfifo_3131:auto_generated.q[50]
q[51] <= scfifo_3131:auto_generated.q[51]
q[52] <= scfifo_3131:auto_generated.q[52]
q[53] <= scfifo_3131:auto_generated.q[53]
q[54] <= scfifo_3131:auto_generated.q[54]
q[55] <= scfifo_3131:auto_generated.q[55]
q[56] <= scfifo_3131:auto_generated.q[56]
q[57] <= scfifo_3131:auto_generated.q[57]
q[58] <= scfifo_3131:auto_generated.q[58]
q[59] <= scfifo_3131:auto_generated.q[59]
q[60] <= scfifo_3131:auto_generated.q[60]
q[61] <= scfifo_3131:auto_generated.q[61]
q[62] <= scfifo_3131:auto_generated.q[62]
q[63] <= scfifo_3131:auto_generated.q[63]
wrreq => scfifo_3131:auto_generated.wrreq
rdreq => scfifo_3131:auto_generated.rdreq
clock => scfifo_3131:auto_generated.clock
aclr => scfifo_3131:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_3131:auto_generated.usedw[0]
usedw[1] <= scfifo_3131:auto_generated.usedw[1]
usedw[2] <= scfifo_3131:auto_generated.usedw[2]
usedw[3] <= scfifo_3131:auto_generated.usedw[3]
usedw[4] <= scfifo_3131:auto_generated.usedw[4]
usedw[5] <= scfifo_3131:auto_generated.usedw[5]


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated
aclr => a_dpfifo_a731:dpfifo.aclr
clock => a_dpfifo_a731:dpfifo.clock
data[0] => a_dpfifo_a731:dpfifo.data[0]
data[1] => a_dpfifo_a731:dpfifo.data[1]
data[2] => a_dpfifo_a731:dpfifo.data[2]
data[3] => a_dpfifo_a731:dpfifo.data[3]
data[4] => a_dpfifo_a731:dpfifo.data[4]
data[5] => a_dpfifo_a731:dpfifo.data[5]
data[6] => a_dpfifo_a731:dpfifo.data[6]
data[7] => a_dpfifo_a731:dpfifo.data[7]
data[8] => a_dpfifo_a731:dpfifo.data[8]
data[9] => a_dpfifo_a731:dpfifo.data[9]
data[10] => a_dpfifo_a731:dpfifo.data[10]
data[11] => a_dpfifo_a731:dpfifo.data[11]
data[12] => a_dpfifo_a731:dpfifo.data[12]
data[13] => a_dpfifo_a731:dpfifo.data[13]
data[14] => a_dpfifo_a731:dpfifo.data[14]
data[15] => a_dpfifo_a731:dpfifo.data[15]
data[16] => a_dpfifo_a731:dpfifo.data[16]
data[17] => a_dpfifo_a731:dpfifo.data[17]
data[18] => a_dpfifo_a731:dpfifo.data[18]
data[19] => a_dpfifo_a731:dpfifo.data[19]
data[20] => a_dpfifo_a731:dpfifo.data[20]
data[21] => a_dpfifo_a731:dpfifo.data[21]
data[22] => a_dpfifo_a731:dpfifo.data[22]
data[23] => a_dpfifo_a731:dpfifo.data[23]
data[24] => a_dpfifo_a731:dpfifo.data[24]
data[25] => a_dpfifo_a731:dpfifo.data[25]
data[26] => a_dpfifo_a731:dpfifo.data[26]
data[27] => a_dpfifo_a731:dpfifo.data[27]
data[28] => a_dpfifo_a731:dpfifo.data[28]
data[29] => a_dpfifo_a731:dpfifo.data[29]
data[30] => a_dpfifo_a731:dpfifo.data[30]
data[31] => a_dpfifo_a731:dpfifo.data[31]
data[32] => a_dpfifo_a731:dpfifo.data[32]
data[33] => a_dpfifo_a731:dpfifo.data[33]
data[34] => a_dpfifo_a731:dpfifo.data[34]
data[35] => a_dpfifo_a731:dpfifo.data[35]
data[36] => a_dpfifo_a731:dpfifo.data[36]
data[37] => a_dpfifo_a731:dpfifo.data[37]
data[38] => a_dpfifo_a731:dpfifo.data[38]
data[39] => a_dpfifo_a731:dpfifo.data[39]
data[40] => a_dpfifo_a731:dpfifo.data[40]
data[41] => a_dpfifo_a731:dpfifo.data[41]
data[42] => a_dpfifo_a731:dpfifo.data[42]
data[43] => a_dpfifo_a731:dpfifo.data[43]
data[44] => a_dpfifo_a731:dpfifo.data[44]
data[45] => a_dpfifo_a731:dpfifo.data[45]
data[46] => a_dpfifo_a731:dpfifo.data[46]
data[47] => a_dpfifo_a731:dpfifo.data[47]
data[48] => a_dpfifo_a731:dpfifo.data[48]
data[49] => a_dpfifo_a731:dpfifo.data[49]
data[50] => a_dpfifo_a731:dpfifo.data[50]
data[51] => a_dpfifo_a731:dpfifo.data[51]
data[52] => a_dpfifo_a731:dpfifo.data[52]
data[53] => a_dpfifo_a731:dpfifo.data[53]
data[54] => a_dpfifo_a731:dpfifo.data[54]
data[55] => a_dpfifo_a731:dpfifo.data[55]
data[56] => a_dpfifo_a731:dpfifo.data[56]
data[57] => a_dpfifo_a731:dpfifo.data[57]
data[58] => a_dpfifo_a731:dpfifo.data[58]
data[59] => a_dpfifo_a731:dpfifo.data[59]
data[60] => a_dpfifo_a731:dpfifo.data[60]
data[61] => a_dpfifo_a731:dpfifo.data[61]
data[62] => a_dpfifo_a731:dpfifo.data[62]
data[63] => a_dpfifo_a731:dpfifo.data[63]
q[0] <= a_dpfifo_a731:dpfifo.q[0]
q[1] <= a_dpfifo_a731:dpfifo.q[1]
q[2] <= a_dpfifo_a731:dpfifo.q[2]
q[3] <= a_dpfifo_a731:dpfifo.q[3]
q[4] <= a_dpfifo_a731:dpfifo.q[4]
q[5] <= a_dpfifo_a731:dpfifo.q[5]
q[6] <= a_dpfifo_a731:dpfifo.q[6]
q[7] <= a_dpfifo_a731:dpfifo.q[7]
q[8] <= a_dpfifo_a731:dpfifo.q[8]
q[9] <= a_dpfifo_a731:dpfifo.q[9]
q[10] <= a_dpfifo_a731:dpfifo.q[10]
q[11] <= a_dpfifo_a731:dpfifo.q[11]
q[12] <= a_dpfifo_a731:dpfifo.q[12]
q[13] <= a_dpfifo_a731:dpfifo.q[13]
q[14] <= a_dpfifo_a731:dpfifo.q[14]
q[15] <= a_dpfifo_a731:dpfifo.q[15]
q[16] <= a_dpfifo_a731:dpfifo.q[16]
q[17] <= a_dpfifo_a731:dpfifo.q[17]
q[18] <= a_dpfifo_a731:dpfifo.q[18]
q[19] <= a_dpfifo_a731:dpfifo.q[19]
q[20] <= a_dpfifo_a731:dpfifo.q[20]
q[21] <= a_dpfifo_a731:dpfifo.q[21]
q[22] <= a_dpfifo_a731:dpfifo.q[22]
q[23] <= a_dpfifo_a731:dpfifo.q[23]
q[24] <= a_dpfifo_a731:dpfifo.q[24]
q[25] <= a_dpfifo_a731:dpfifo.q[25]
q[26] <= a_dpfifo_a731:dpfifo.q[26]
q[27] <= a_dpfifo_a731:dpfifo.q[27]
q[28] <= a_dpfifo_a731:dpfifo.q[28]
q[29] <= a_dpfifo_a731:dpfifo.q[29]
q[30] <= a_dpfifo_a731:dpfifo.q[30]
q[31] <= a_dpfifo_a731:dpfifo.q[31]
q[32] <= a_dpfifo_a731:dpfifo.q[32]
q[33] <= a_dpfifo_a731:dpfifo.q[33]
q[34] <= a_dpfifo_a731:dpfifo.q[34]
q[35] <= a_dpfifo_a731:dpfifo.q[35]
q[36] <= a_dpfifo_a731:dpfifo.q[36]
q[37] <= a_dpfifo_a731:dpfifo.q[37]
q[38] <= a_dpfifo_a731:dpfifo.q[38]
q[39] <= a_dpfifo_a731:dpfifo.q[39]
q[40] <= a_dpfifo_a731:dpfifo.q[40]
q[41] <= a_dpfifo_a731:dpfifo.q[41]
q[42] <= a_dpfifo_a731:dpfifo.q[42]
q[43] <= a_dpfifo_a731:dpfifo.q[43]
q[44] <= a_dpfifo_a731:dpfifo.q[44]
q[45] <= a_dpfifo_a731:dpfifo.q[45]
q[46] <= a_dpfifo_a731:dpfifo.q[46]
q[47] <= a_dpfifo_a731:dpfifo.q[47]
q[48] <= a_dpfifo_a731:dpfifo.q[48]
q[49] <= a_dpfifo_a731:dpfifo.q[49]
q[50] <= a_dpfifo_a731:dpfifo.q[50]
q[51] <= a_dpfifo_a731:dpfifo.q[51]
q[52] <= a_dpfifo_a731:dpfifo.q[52]
q[53] <= a_dpfifo_a731:dpfifo.q[53]
q[54] <= a_dpfifo_a731:dpfifo.q[54]
q[55] <= a_dpfifo_a731:dpfifo.q[55]
q[56] <= a_dpfifo_a731:dpfifo.q[56]
q[57] <= a_dpfifo_a731:dpfifo.q[57]
q[58] <= a_dpfifo_a731:dpfifo.q[58]
q[59] <= a_dpfifo_a731:dpfifo.q[59]
q[60] <= a_dpfifo_a731:dpfifo.q[60]
q[61] <= a_dpfifo_a731:dpfifo.q[61]
q[62] <= a_dpfifo_a731:dpfifo.q[62]
q[63] <= a_dpfifo_a731:dpfifo.q[63]
rdreq => a_dpfifo_a731:dpfifo.rreq
usedw[0] <= a_dpfifo_a731:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_a731:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_a731:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_a731:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_a731:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_a731:dpfifo.usedw[5]
wrreq => a_dpfifo_a731:dpfifo.wreq


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[5].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_qrb:rd_ptr_msb.aclr
aclr => cntr_7s7:usedw_counter.aclr
aclr => cntr_rrb:wr_ptr.aclr
clock => altsyncram_13e1:FIFOram.clock0
clock => altsyncram_13e1:FIFOram.clock1
clock => cntr_qrb:rd_ptr_msb.clock
clock => cntr_7s7:usedw_counter.clock
clock => cntr_rrb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_13e1:FIFOram.data_a[0]
data[1] => altsyncram_13e1:FIFOram.data_a[1]
data[2] => altsyncram_13e1:FIFOram.data_a[2]
data[3] => altsyncram_13e1:FIFOram.data_a[3]
data[4] => altsyncram_13e1:FIFOram.data_a[4]
data[5] => altsyncram_13e1:FIFOram.data_a[5]
data[6] => altsyncram_13e1:FIFOram.data_a[6]
data[7] => altsyncram_13e1:FIFOram.data_a[7]
data[8] => altsyncram_13e1:FIFOram.data_a[8]
data[9] => altsyncram_13e1:FIFOram.data_a[9]
data[10] => altsyncram_13e1:FIFOram.data_a[10]
data[11] => altsyncram_13e1:FIFOram.data_a[11]
data[12] => altsyncram_13e1:FIFOram.data_a[12]
data[13] => altsyncram_13e1:FIFOram.data_a[13]
data[14] => altsyncram_13e1:FIFOram.data_a[14]
data[15] => altsyncram_13e1:FIFOram.data_a[15]
data[16] => altsyncram_13e1:FIFOram.data_a[16]
data[17] => altsyncram_13e1:FIFOram.data_a[17]
data[18] => altsyncram_13e1:FIFOram.data_a[18]
data[19] => altsyncram_13e1:FIFOram.data_a[19]
data[20] => altsyncram_13e1:FIFOram.data_a[20]
data[21] => altsyncram_13e1:FIFOram.data_a[21]
data[22] => altsyncram_13e1:FIFOram.data_a[22]
data[23] => altsyncram_13e1:FIFOram.data_a[23]
data[24] => altsyncram_13e1:FIFOram.data_a[24]
data[25] => altsyncram_13e1:FIFOram.data_a[25]
data[26] => altsyncram_13e1:FIFOram.data_a[26]
data[27] => altsyncram_13e1:FIFOram.data_a[27]
data[28] => altsyncram_13e1:FIFOram.data_a[28]
data[29] => altsyncram_13e1:FIFOram.data_a[29]
data[30] => altsyncram_13e1:FIFOram.data_a[30]
data[31] => altsyncram_13e1:FIFOram.data_a[31]
data[32] => altsyncram_13e1:FIFOram.data_a[32]
data[33] => altsyncram_13e1:FIFOram.data_a[33]
data[34] => altsyncram_13e1:FIFOram.data_a[34]
data[35] => altsyncram_13e1:FIFOram.data_a[35]
data[36] => altsyncram_13e1:FIFOram.data_a[36]
data[37] => altsyncram_13e1:FIFOram.data_a[37]
data[38] => altsyncram_13e1:FIFOram.data_a[38]
data[39] => altsyncram_13e1:FIFOram.data_a[39]
data[40] => altsyncram_13e1:FIFOram.data_a[40]
data[41] => altsyncram_13e1:FIFOram.data_a[41]
data[42] => altsyncram_13e1:FIFOram.data_a[42]
data[43] => altsyncram_13e1:FIFOram.data_a[43]
data[44] => altsyncram_13e1:FIFOram.data_a[44]
data[45] => altsyncram_13e1:FIFOram.data_a[45]
data[46] => altsyncram_13e1:FIFOram.data_a[46]
data[47] => altsyncram_13e1:FIFOram.data_a[47]
data[48] => altsyncram_13e1:FIFOram.data_a[48]
data[49] => altsyncram_13e1:FIFOram.data_a[49]
data[50] => altsyncram_13e1:FIFOram.data_a[50]
data[51] => altsyncram_13e1:FIFOram.data_a[51]
data[52] => altsyncram_13e1:FIFOram.data_a[52]
data[53] => altsyncram_13e1:FIFOram.data_a[53]
data[54] => altsyncram_13e1:FIFOram.data_a[54]
data[55] => altsyncram_13e1:FIFOram.data_a[55]
data[56] => altsyncram_13e1:FIFOram.data_a[56]
data[57] => altsyncram_13e1:FIFOram.data_a[57]
data[58] => altsyncram_13e1:FIFOram.data_a[58]
data[59] => altsyncram_13e1:FIFOram.data_a[59]
data[60] => altsyncram_13e1:FIFOram.data_a[60]
data[61] => altsyncram_13e1:FIFOram.data_a[61]
data[62] => altsyncram_13e1:FIFOram.data_a[62]
data[63] => altsyncram_13e1:FIFOram.data_a[63]
q[0] <= altsyncram_13e1:FIFOram.q_b[0]
q[1] <= altsyncram_13e1:FIFOram.q_b[1]
q[2] <= altsyncram_13e1:FIFOram.q_b[2]
q[3] <= altsyncram_13e1:FIFOram.q_b[3]
q[4] <= altsyncram_13e1:FIFOram.q_b[4]
q[5] <= altsyncram_13e1:FIFOram.q_b[5]
q[6] <= altsyncram_13e1:FIFOram.q_b[6]
q[7] <= altsyncram_13e1:FIFOram.q_b[7]
q[8] <= altsyncram_13e1:FIFOram.q_b[8]
q[9] <= altsyncram_13e1:FIFOram.q_b[9]
q[10] <= altsyncram_13e1:FIFOram.q_b[10]
q[11] <= altsyncram_13e1:FIFOram.q_b[11]
q[12] <= altsyncram_13e1:FIFOram.q_b[12]
q[13] <= altsyncram_13e1:FIFOram.q_b[13]
q[14] <= altsyncram_13e1:FIFOram.q_b[14]
q[15] <= altsyncram_13e1:FIFOram.q_b[15]
q[16] <= altsyncram_13e1:FIFOram.q_b[16]
q[17] <= altsyncram_13e1:FIFOram.q_b[17]
q[18] <= altsyncram_13e1:FIFOram.q_b[18]
q[19] <= altsyncram_13e1:FIFOram.q_b[19]
q[20] <= altsyncram_13e1:FIFOram.q_b[20]
q[21] <= altsyncram_13e1:FIFOram.q_b[21]
q[22] <= altsyncram_13e1:FIFOram.q_b[22]
q[23] <= altsyncram_13e1:FIFOram.q_b[23]
q[24] <= altsyncram_13e1:FIFOram.q_b[24]
q[25] <= altsyncram_13e1:FIFOram.q_b[25]
q[26] <= altsyncram_13e1:FIFOram.q_b[26]
q[27] <= altsyncram_13e1:FIFOram.q_b[27]
q[28] <= altsyncram_13e1:FIFOram.q_b[28]
q[29] <= altsyncram_13e1:FIFOram.q_b[29]
q[30] <= altsyncram_13e1:FIFOram.q_b[30]
q[31] <= altsyncram_13e1:FIFOram.q_b[31]
q[32] <= altsyncram_13e1:FIFOram.q_b[32]
q[33] <= altsyncram_13e1:FIFOram.q_b[33]
q[34] <= altsyncram_13e1:FIFOram.q_b[34]
q[35] <= altsyncram_13e1:FIFOram.q_b[35]
q[36] <= altsyncram_13e1:FIFOram.q_b[36]
q[37] <= altsyncram_13e1:FIFOram.q_b[37]
q[38] <= altsyncram_13e1:FIFOram.q_b[38]
q[39] <= altsyncram_13e1:FIFOram.q_b[39]
q[40] <= altsyncram_13e1:FIFOram.q_b[40]
q[41] <= altsyncram_13e1:FIFOram.q_b[41]
q[42] <= altsyncram_13e1:FIFOram.q_b[42]
q[43] <= altsyncram_13e1:FIFOram.q_b[43]
q[44] <= altsyncram_13e1:FIFOram.q_b[44]
q[45] <= altsyncram_13e1:FIFOram.q_b[45]
q[46] <= altsyncram_13e1:FIFOram.q_b[46]
q[47] <= altsyncram_13e1:FIFOram.q_b[47]
q[48] <= altsyncram_13e1:FIFOram.q_b[48]
q[49] <= altsyncram_13e1:FIFOram.q_b[49]
q[50] <= altsyncram_13e1:FIFOram.q_b[50]
q[51] <= altsyncram_13e1:FIFOram.q_b[51]
q[52] <= altsyncram_13e1:FIFOram.q_b[52]
q[53] <= altsyncram_13e1:FIFOram.q_b[53]
q[54] <= altsyncram_13e1:FIFOram.q_b[54]
q[55] <= altsyncram_13e1:FIFOram.q_b[55]
q[56] <= altsyncram_13e1:FIFOram.q_b[56]
q[57] <= altsyncram_13e1:FIFOram.q_b[57]
q[58] <= altsyncram_13e1:FIFOram.q_b[58]
q[59] <= altsyncram_13e1:FIFOram.q_b[59]
q[60] <= altsyncram_13e1:FIFOram.q_b[60]
q[61] <= altsyncram_13e1:FIFOram.q_b[61]
q[62] <= altsyncram_13e1:FIFOram.q_b[62]
q[63] <= altsyncram_13e1:FIFOram.q_b[63]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_qrb:rd_ptr_msb.sclr
sclr => cntr_7s7:usedw_counter.sclr
sclr => cntr_rrb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_7s7:usedw_counter.q[0]
usedw[1] <= cntr_7s7:usedw_counter.q[1]
usedw[2] <= cntr_7s7:usedw_counter.q[2]
usedw[3] <= cntr_7s7:usedw_counter.q[3]
usedw[4] <= cntr_7s7:usedw_counter.q[4]
usedw[5] <= cntr_7s7:usedw_counter.q[5]
wreq => valid_wreq.IN0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_13e1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a40.ENA0
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a41.ENA0
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a42.ENA0
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a43.ENA0
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a44.ENA0
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a45.ENA0
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a46.ENA0
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a47.ENA0
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a48.ENA0
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a49.ENA0
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a50.ENA0
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a51.ENA0
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a52.ENA0
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a53.ENA0
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a54.ENA0
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a55.ENA0
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a56.ENA0
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a57.ENA0
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a58.ENA0
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a59.ENA0
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a60.ENA0
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a61.ENA0
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a62.ENA0
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a63.ENA0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cmpr_d09:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cmpr_d09:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_qrb:rd_ptr_msb
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_7s7:usedw_counter
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo
data[0] => scfifo_d241:auto_generated.data[0]
data[1] => scfifo_d241:auto_generated.data[1]
data[2] => scfifo_d241:auto_generated.data[2]
data[3] => scfifo_d241:auto_generated.data[3]
data[4] => scfifo_d241:auto_generated.data[4]
data[5] => scfifo_d241:auto_generated.data[5]
data[6] => scfifo_d241:auto_generated.data[6]
data[7] => scfifo_d241:auto_generated.data[7]
data[8] => scfifo_d241:auto_generated.data[8]
data[9] => scfifo_d241:auto_generated.data[9]
data[10] => scfifo_d241:auto_generated.data[10]
data[11] => scfifo_d241:auto_generated.data[11]
data[12] => scfifo_d241:auto_generated.data[12]
data[13] => scfifo_d241:auto_generated.data[13]
data[14] => scfifo_d241:auto_generated.data[14]
data[15] => scfifo_d241:auto_generated.data[15]
data[16] => scfifo_d241:auto_generated.data[16]
data[17] => scfifo_d241:auto_generated.data[17]
data[18] => scfifo_d241:auto_generated.data[18]
data[19] => scfifo_d241:auto_generated.data[19]
data[20] => scfifo_d241:auto_generated.data[20]
data[21] => scfifo_d241:auto_generated.data[21]
data[22] => scfifo_d241:auto_generated.data[22]
data[23] => scfifo_d241:auto_generated.data[23]
data[24] => scfifo_d241:auto_generated.data[24]
data[25] => scfifo_d241:auto_generated.data[25]
data[26] => scfifo_d241:auto_generated.data[26]
data[27] => scfifo_d241:auto_generated.data[27]
data[28] => scfifo_d241:auto_generated.data[28]
data[29] => scfifo_d241:auto_generated.data[29]
data[30] => scfifo_d241:auto_generated.data[30]
data[31] => scfifo_d241:auto_generated.data[31]
data[32] => scfifo_d241:auto_generated.data[32]
data[33] => scfifo_d241:auto_generated.data[33]
data[34] => scfifo_d241:auto_generated.data[34]
data[35] => scfifo_d241:auto_generated.data[35]
data[36] => scfifo_d241:auto_generated.data[36]
data[37] => scfifo_d241:auto_generated.data[37]
data[38] => scfifo_d241:auto_generated.data[38]
data[39] => scfifo_d241:auto_generated.data[39]
data[40] => scfifo_d241:auto_generated.data[40]
data[41] => scfifo_d241:auto_generated.data[41]
data[42] => scfifo_d241:auto_generated.data[42]
data[43] => scfifo_d241:auto_generated.data[43]
data[44] => scfifo_d241:auto_generated.data[44]
data[45] => scfifo_d241:auto_generated.data[45]
data[46] => scfifo_d241:auto_generated.data[46]
data[47] => scfifo_d241:auto_generated.data[47]
data[48] => scfifo_d241:auto_generated.data[48]
data[49] => scfifo_d241:auto_generated.data[49]
data[50] => scfifo_d241:auto_generated.data[50]
data[51] => scfifo_d241:auto_generated.data[51]
data[52] => scfifo_d241:auto_generated.data[52]
data[53] => scfifo_d241:auto_generated.data[53]
data[54] => scfifo_d241:auto_generated.data[54]
data[55] => scfifo_d241:auto_generated.data[55]
data[56] => scfifo_d241:auto_generated.data[56]
data[57] => scfifo_d241:auto_generated.data[57]
data[58] => scfifo_d241:auto_generated.data[58]
data[59] => scfifo_d241:auto_generated.data[59]
data[60] => scfifo_d241:auto_generated.data[60]
data[61] => scfifo_d241:auto_generated.data[61]
data[62] => scfifo_d241:auto_generated.data[62]
data[63] => scfifo_d241:auto_generated.data[63]
data[64] => scfifo_d241:auto_generated.data[64]
data[65] => scfifo_d241:auto_generated.data[65]
data[66] => scfifo_d241:auto_generated.data[66]
data[67] => scfifo_d241:auto_generated.data[67]
data[68] => scfifo_d241:auto_generated.data[68]
data[69] => scfifo_d241:auto_generated.data[69]
data[70] => scfifo_d241:auto_generated.data[70]
data[71] => scfifo_d241:auto_generated.data[71]
data[72] => scfifo_d241:auto_generated.data[72]
data[73] => scfifo_d241:auto_generated.data[73]
data[74] => scfifo_d241:auto_generated.data[74]
data[75] => scfifo_d241:auto_generated.data[75]
data[76] => scfifo_d241:auto_generated.data[76]
data[77] => scfifo_d241:auto_generated.data[77]
data[78] => scfifo_d241:auto_generated.data[78]
data[79] => scfifo_d241:auto_generated.data[79]
data[80] => scfifo_d241:auto_generated.data[80]
data[81] => scfifo_d241:auto_generated.data[81]
data[82] => scfifo_d241:auto_generated.data[82]
data[83] => scfifo_d241:auto_generated.data[83]
data[84] => scfifo_d241:auto_generated.data[84]
data[85] => scfifo_d241:auto_generated.data[85]
data[86] => scfifo_d241:auto_generated.data[86]
data[87] => scfifo_d241:auto_generated.data[87]
data[88] => scfifo_d241:auto_generated.data[88]
data[89] => scfifo_d241:auto_generated.data[89]
data[90] => scfifo_d241:auto_generated.data[90]
data[91] => scfifo_d241:auto_generated.data[91]
data[92] => scfifo_d241:auto_generated.data[92]
data[93] => scfifo_d241:auto_generated.data[93]
data[94] => scfifo_d241:auto_generated.data[94]
data[95] => scfifo_d241:auto_generated.data[95]
data[96] => scfifo_d241:auto_generated.data[96]
data[97] => scfifo_d241:auto_generated.data[97]
data[98] => scfifo_d241:auto_generated.data[98]
q[0] <= scfifo_d241:auto_generated.q[0]
q[1] <= scfifo_d241:auto_generated.q[1]
q[2] <= scfifo_d241:auto_generated.q[2]
q[3] <= scfifo_d241:auto_generated.q[3]
q[4] <= scfifo_d241:auto_generated.q[4]
q[5] <= scfifo_d241:auto_generated.q[5]
q[6] <= scfifo_d241:auto_generated.q[6]
q[7] <= scfifo_d241:auto_generated.q[7]
q[8] <= scfifo_d241:auto_generated.q[8]
q[9] <= scfifo_d241:auto_generated.q[9]
q[10] <= scfifo_d241:auto_generated.q[10]
q[11] <= scfifo_d241:auto_generated.q[11]
q[12] <= scfifo_d241:auto_generated.q[12]
q[13] <= scfifo_d241:auto_generated.q[13]
q[14] <= scfifo_d241:auto_generated.q[14]
q[15] <= scfifo_d241:auto_generated.q[15]
q[16] <= scfifo_d241:auto_generated.q[16]
q[17] <= scfifo_d241:auto_generated.q[17]
q[18] <= scfifo_d241:auto_generated.q[18]
q[19] <= scfifo_d241:auto_generated.q[19]
q[20] <= scfifo_d241:auto_generated.q[20]
q[21] <= scfifo_d241:auto_generated.q[21]
q[22] <= scfifo_d241:auto_generated.q[22]
q[23] <= scfifo_d241:auto_generated.q[23]
q[24] <= scfifo_d241:auto_generated.q[24]
q[25] <= scfifo_d241:auto_generated.q[25]
q[26] <= scfifo_d241:auto_generated.q[26]
q[27] <= scfifo_d241:auto_generated.q[27]
q[28] <= scfifo_d241:auto_generated.q[28]
q[29] <= scfifo_d241:auto_generated.q[29]
q[30] <= scfifo_d241:auto_generated.q[30]
q[31] <= scfifo_d241:auto_generated.q[31]
q[32] <= scfifo_d241:auto_generated.q[32]
q[33] <= scfifo_d241:auto_generated.q[33]
q[34] <= scfifo_d241:auto_generated.q[34]
q[35] <= scfifo_d241:auto_generated.q[35]
q[36] <= scfifo_d241:auto_generated.q[36]
q[37] <= scfifo_d241:auto_generated.q[37]
q[38] <= scfifo_d241:auto_generated.q[38]
q[39] <= scfifo_d241:auto_generated.q[39]
q[40] <= scfifo_d241:auto_generated.q[40]
q[41] <= scfifo_d241:auto_generated.q[41]
q[42] <= scfifo_d241:auto_generated.q[42]
q[43] <= scfifo_d241:auto_generated.q[43]
q[44] <= scfifo_d241:auto_generated.q[44]
q[45] <= scfifo_d241:auto_generated.q[45]
q[46] <= scfifo_d241:auto_generated.q[46]
q[47] <= scfifo_d241:auto_generated.q[47]
q[48] <= scfifo_d241:auto_generated.q[48]
q[49] <= scfifo_d241:auto_generated.q[49]
q[50] <= scfifo_d241:auto_generated.q[50]
q[51] <= scfifo_d241:auto_generated.q[51]
q[52] <= scfifo_d241:auto_generated.q[52]
q[53] <= scfifo_d241:auto_generated.q[53]
q[54] <= scfifo_d241:auto_generated.q[54]
q[55] <= scfifo_d241:auto_generated.q[55]
q[56] <= scfifo_d241:auto_generated.q[56]
q[57] <= scfifo_d241:auto_generated.q[57]
q[58] <= scfifo_d241:auto_generated.q[58]
q[59] <= scfifo_d241:auto_generated.q[59]
q[60] <= scfifo_d241:auto_generated.q[60]
q[61] <= scfifo_d241:auto_generated.q[61]
q[62] <= scfifo_d241:auto_generated.q[62]
q[63] <= scfifo_d241:auto_generated.q[63]
q[64] <= scfifo_d241:auto_generated.q[64]
q[65] <= scfifo_d241:auto_generated.q[65]
q[66] <= scfifo_d241:auto_generated.q[66]
q[67] <= scfifo_d241:auto_generated.q[67]
q[68] <= scfifo_d241:auto_generated.q[68]
q[69] <= scfifo_d241:auto_generated.q[69]
q[70] <= scfifo_d241:auto_generated.q[70]
q[71] <= scfifo_d241:auto_generated.q[71]
q[72] <= scfifo_d241:auto_generated.q[72]
q[73] <= scfifo_d241:auto_generated.q[73]
q[74] <= scfifo_d241:auto_generated.q[74]
q[75] <= scfifo_d241:auto_generated.q[75]
q[76] <= scfifo_d241:auto_generated.q[76]
q[77] <= scfifo_d241:auto_generated.q[77]
q[78] <= scfifo_d241:auto_generated.q[78]
q[79] <= scfifo_d241:auto_generated.q[79]
q[80] <= scfifo_d241:auto_generated.q[80]
q[81] <= scfifo_d241:auto_generated.q[81]
q[82] <= scfifo_d241:auto_generated.q[82]
q[83] <= scfifo_d241:auto_generated.q[83]
q[84] <= scfifo_d241:auto_generated.q[84]
q[85] <= scfifo_d241:auto_generated.q[85]
q[86] <= scfifo_d241:auto_generated.q[86]
q[87] <= scfifo_d241:auto_generated.q[87]
q[88] <= scfifo_d241:auto_generated.q[88]
q[89] <= scfifo_d241:auto_generated.q[89]
q[90] <= scfifo_d241:auto_generated.q[90]
q[91] <= scfifo_d241:auto_generated.q[91]
q[92] <= scfifo_d241:auto_generated.q[92]
q[93] <= scfifo_d241:auto_generated.q[93]
q[94] <= scfifo_d241:auto_generated.q[94]
q[95] <= scfifo_d241:auto_generated.q[95]
q[96] <= scfifo_d241:auto_generated.q[96]
q[97] <= scfifo_d241:auto_generated.q[97]
q[98] <= scfifo_d241:auto_generated.q[98]
wrreq => scfifo_d241:auto_generated.wrreq
rdreq => scfifo_d241:auto_generated.rdreq
clock => scfifo_d241:auto_generated.clock
aclr => scfifo_d241:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_d241:auto_generated.empty
full <= scfifo_d241:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_d241:auto_generated.usedw[0]
usedw[1] <= scfifo_d241:auto_generated.usedw[1]
usedw[2] <= scfifo_d241:auto_generated.usedw[2]
usedw[3] <= scfifo_d241:auto_generated.usedw[3]
usedw[4] <= scfifo_d241:auto_generated.usedw[4]
usedw[5] <= scfifo_d241:auto_generated.usedw[5]


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated
aclr => a_dpfifo_k841:dpfifo.aclr
clock => a_dpfifo_k841:dpfifo.clock
data[0] => a_dpfifo_k841:dpfifo.data[0]
data[1] => a_dpfifo_k841:dpfifo.data[1]
data[2] => a_dpfifo_k841:dpfifo.data[2]
data[3] => a_dpfifo_k841:dpfifo.data[3]
data[4] => a_dpfifo_k841:dpfifo.data[4]
data[5] => a_dpfifo_k841:dpfifo.data[5]
data[6] => a_dpfifo_k841:dpfifo.data[6]
data[7] => a_dpfifo_k841:dpfifo.data[7]
data[8] => a_dpfifo_k841:dpfifo.data[8]
data[9] => a_dpfifo_k841:dpfifo.data[9]
data[10] => a_dpfifo_k841:dpfifo.data[10]
data[11] => a_dpfifo_k841:dpfifo.data[11]
data[12] => a_dpfifo_k841:dpfifo.data[12]
data[13] => a_dpfifo_k841:dpfifo.data[13]
data[14] => a_dpfifo_k841:dpfifo.data[14]
data[15] => a_dpfifo_k841:dpfifo.data[15]
data[16] => a_dpfifo_k841:dpfifo.data[16]
data[17] => a_dpfifo_k841:dpfifo.data[17]
data[18] => a_dpfifo_k841:dpfifo.data[18]
data[19] => a_dpfifo_k841:dpfifo.data[19]
data[20] => a_dpfifo_k841:dpfifo.data[20]
data[21] => a_dpfifo_k841:dpfifo.data[21]
data[22] => a_dpfifo_k841:dpfifo.data[22]
data[23] => a_dpfifo_k841:dpfifo.data[23]
data[24] => a_dpfifo_k841:dpfifo.data[24]
data[25] => a_dpfifo_k841:dpfifo.data[25]
data[26] => a_dpfifo_k841:dpfifo.data[26]
data[27] => a_dpfifo_k841:dpfifo.data[27]
data[28] => a_dpfifo_k841:dpfifo.data[28]
data[29] => a_dpfifo_k841:dpfifo.data[29]
data[30] => a_dpfifo_k841:dpfifo.data[30]
data[31] => a_dpfifo_k841:dpfifo.data[31]
data[32] => a_dpfifo_k841:dpfifo.data[32]
data[33] => a_dpfifo_k841:dpfifo.data[33]
data[34] => a_dpfifo_k841:dpfifo.data[34]
data[35] => a_dpfifo_k841:dpfifo.data[35]
data[36] => a_dpfifo_k841:dpfifo.data[36]
data[37] => a_dpfifo_k841:dpfifo.data[37]
data[38] => a_dpfifo_k841:dpfifo.data[38]
data[39] => a_dpfifo_k841:dpfifo.data[39]
data[40] => a_dpfifo_k841:dpfifo.data[40]
data[41] => a_dpfifo_k841:dpfifo.data[41]
data[42] => a_dpfifo_k841:dpfifo.data[42]
data[43] => a_dpfifo_k841:dpfifo.data[43]
data[44] => a_dpfifo_k841:dpfifo.data[44]
data[45] => a_dpfifo_k841:dpfifo.data[45]
data[46] => a_dpfifo_k841:dpfifo.data[46]
data[47] => a_dpfifo_k841:dpfifo.data[47]
data[48] => a_dpfifo_k841:dpfifo.data[48]
data[49] => a_dpfifo_k841:dpfifo.data[49]
data[50] => a_dpfifo_k841:dpfifo.data[50]
data[51] => a_dpfifo_k841:dpfifo.data[51]
data[52] => a_dpfifo_k841:dpfifo.data[52]
data[53] => a_dpfifo_k841:dpfifo.data[53]
data[54] => a_dpfifo_k841:dpfifo.data[54]
data[55] => a_dpfifo_k841:dpfifo.data[55]
data[56] => a_dpfifo_k841:dpfifo.data[56]
data[57] => a_dpfifo_k841:dpfifo.data[57]
data[58] => a_dpfifo_k841:dpfifo.data[58]
data[59] => a_dpfifo_k841:dpfifo.data[59]
data[60] => a_dpfifo_k841:dpfifo.data[60]
data[61] => a_dpfifo_k841:dpfifo.data[61]
data[62] => a_dpfifo_k841:dpfifo.data[62]
data[63] => a_dpfifo_k841:dpfifo.data[63]
data[64] => a_dpfifo_k841:dpfifo.data[64]
data[65] => a_dpfifo_k841:dpfifo.data[65]
data[66] => a_dpfifo_k841:dpfifo.data[66]
data[67] => a_dpfifo_k841:dpfifo.data[67]
data[68] => a_dpfifo_k841:dpfifo.data[68]
data[69] => a_dpfifo_k841:dpfifo.data[69]
data[70] => a_dpfifo_k841:dpfifo.data[70]
data[71] => a_dpfifo_k841:dpfifo.data[71]
data[72] => a_dpfifo_k841:dpfifo.data[72]
data[73] => a_dpfifo_k841:dpfifo.data[73]
data[74] => a_dpfifo_k841:dpfifo.data[74]
data[75] => a_dpfifo_k841:dpfifo.data[75]
data[76] => a_dpfifo_k841:dpfifo.data[76]
data[77] => a_dpfifo_k841:dpfifo.data[77]
data[78] => a_dpfifo_k841:dpfifo.data[78]
data[79] => a_dpfifo_k841:dpfifo.data[79]
data[80] => a_dpfifo_k841:dpfifo.data[80]
data[81] => a_dpfifo_k841:dpfifo.data[81]
data[82] => a_dpfifo_k841:dpfifo.data[82]
data[83] => a_dpfifo_k841:dpfifo.data[83]
data[84] => a_dpfifo_k841:dpfifo.data[84]
data[85] => a_dpfifo_k841:dpfifo.data[85]
data[86] => a_dpfifo_k841:dpfifo.data[86]
data[87] => a_dpfifo_k841:dpfifo.data[87]
data[88] => a_dpfifo_k841:dpfifo.data[88]
data[89] => a_dpfifo_k841:dpfifo.data[89]
data[90] => a_dpfifo_k841:dpfifo.data[90]
data[91] => a_dpfifo_k841:dpfifo.data[91]
data[92] => a_dpfifo_k841:dpfifo.data[92]
data[93] => a_dpfifo_k841:dpfifo.data[93]
data[94] => a_dpfifo_k841:dpfifo.data[94]
data[95] => a_dpfifo_k841:dpfifo.data[95]
data[96] => a_dpfifo_k841:dpfifo.data[96]
data[97] => a_dpfifo_k841:dpfifo.data[97]
data[98] => a_dpfifo_k841:dpfifo.data[98]
empty <= a_dpfifo_k841:dpfifo.empty
full <= a_dpfifo_k841:dpfifo.full
q[0] <= a_dpfifo_k841:dpfifo.q[0]
q[1] <= a_dpfifo_k841:dpfifo.q[1]
q[2] <= a_dpfifo_k841:dpfifo.q[2]
q[3] <= a_dpfifo_k841:dpfifo.q[3]
q[4] <= a_dpfifo_k841:dpfifo.q[4]
q[5] <= a_dpfifo_k841:dpfifo.q[5]
q[6] <= a_dpfifo_k841:dpfifo.q[6]
q[7] <= a_dpfifo_k841:dpfifo.q[7]
q[8] <= a_dpfifo_k841:dpfifo.q[8]
q[9] <= a_dpfifo_k841:dpfifo.q[9]
q[10] <= a_dpfifo_k841:dpfifo.q[10]
q[11] <= a_dpfifo_k841:dpfifo.q[11]
q[12] <= a_dpfifo_k841:dpfifo.q[12]
q[13] <= a_dpfifo_k841:dpfifo.q[13]
q[14] <= a_dpfifo_k841:dpfifo.q[14]
q[15] <= a_dpfifo_k841:dpfifo.q[15]
q[16] <= a_dpfifo_k841:dpfifo.q[16]
q[17] <= a_dpfifo_k841:dpfifo.q[17]
q[18] <= a_dpfifo_k841:dpfifo.q[18]
q[19] <= a_dpfifo_k841:dpfifo.q[19]
q[20] <= a_dpfifo_k841:dpfifo.q[20]
q[21] <= a_dpfifo_k841:dpfifo.q[21]
q[22] <= a_dpfifo_k841:dpfifo.q[22]
q[23] <= a_dpfifo_k841:dpfifo.q[23]
q[24] <= a_dpfifo_k841:dpfifo.q[24]
q[25] <= a_dpfifo_k841:dpfifo.q[25]
q[26] <= a_dpfifo_k841:dpfifo.q[26]
q[27] <= a_dpfifo_k841:dpfifo.q[27]
q[28] <= a_dpfifo_k841:dpfifo.q[28]
q[29] <= a_dpfifo_k841:dpfifo.q[29]
q[30] <= a_dpfifo_k841:dpfifo.q[30]
q[31] <= a_dpfifo_k841:dpfifo.q[31]
q[32] <= a_dpfifo_k841:dpfifo.q[32]
q[33] <= a_dpfifo_k841:dpfifo.q[33]
q[34] <= a_dpfifo_k841:dpfifo.q[34]
q[35] <= a_dpfifo_k841:dpfifo.q[35]
q[36] <= a_dpfifo_k841:dpfifo.q[36]
q[37] <= a_dpfifo_k841:dpfifo.q[37]
q[38] <= a_dpfifo_k841:dpfifo.q[38]
q[39] <= a_dpfifo_k841:dpfifo.q[39]
q[40] <= a_dpfifo_k841:dpfifo.q[40]
q[41] <= a_dpfifo_k841:dpfifo.q[41]
q[42] <= a_dpfifo_k841:dpfifo.q[42]
q[43] <= a_dpfifo_k841:dpfifo.q[43]
q[44] <= a_dpfifo_k841:dpfifo.q[44]
q[45] <= a_dpfifo_k841:dpfifo.q[45]
q[46] <= a_dpfifo_k841:dpfifo.q[46]
q[47] <= a_dpfifo_k841:dpfifo.q[47]
q[48] <= a_dpfifo_k841:dpfifo.q[48]
q[49] <= a_dpfifo_k841:dpfifo.q[49]
q[50] <= a_dpfifo_k841:dpfifo.q[50]
q[51] <= a_dpfifo_k841:dpfifo.q[51]
q[52] <= a_dpfifo_k841:dpfifo.q[52]
q[53] <= a_dpfifo_k841:dpfifo.q[53]
q[54] <= a_dpfifo_k841:dpfifo.q[54]
q[55] <= a_dpfifo_k841:dpfifo.q[55]
q[56] <= a_dpfifo_k841:dpfifo.q[56]
q[57] <= a_dpfifo_k841:dpfifo.q[57]
q[58] <= a_dpfifo_k841:dpfifo.q[58]
q[59] <= a_dpfifo_k841:dpfifo.q[59]
q[60] <= a_dpfifo_k841:dpfifo.q[60]
q[61] <= a_dpfifo_k841:dpfifo.q[61]
q[62] <= a_dpfifo_k841:dpfifo.q[62]
q[63] <= a_dpfifo_k841:dpfifo.q[63]
q[64] <= a_dpfifo_k841:dpfifo.q[64]
q[65] <= a_dpfifo_k841:dpfifo.q[65]
q[66] <= a_dpfifo_k841:dpfifo.q[66]
q[67] <= a_dpfifo_k841:dpfifo.q[67]
q[68] <= a_dpfifo_k841:dpfifo.q[68]
q[69] <= a_dpfifo_k841:dpfifo.q[69]
q[70] <= a_dpfifo_k841:dpfifo.q[70]
q[71] <= a_dpfifo_k841:dpfifo.q[71]
q[72] <= a_dpfifo_k841:dpfifo.q[72]
q[73] <= a_dpfifo_k841:dpfifo.q[73]
q[74] <= a_dpfifo_k841:dpfifo.q[74]
q[75] <= a_dpfifo_k841:dpfifo.q[75]
q[76] <= a_dpfifo_k841:dpfifo.q[76]
q[77] <= a_dpfifo_k841:dpfifo.q[77]
q[78] <= a_dpfifo_k841:dpfifo.q[78]
q[79] <= a_dpfifo_k841:dpfifo.q[79]
q[80] <= a_dpfifo_k841:dpfifo.q[80]
q[81] <= a_dpfifo_k841:dpfifo.q[81]
q[82] <= a_dpfifo_k841:dpfifo.q[82]
q[83] <= a_dpfifo_k841:dpfifo.q[83]
q[84] <= a_dpfifo_k841:dpfifo.q[84]
q[85] <= a_dpfifo_k841:dpfifo.q[85]
q[86] <= a_dpfifo_k841:dpfifo.q[86]
q[87] <= a_dpfifo_k841:dpfifo.q[87]
q[88] <= a_dpfifo_k841:dpfifo.q[88]
q[89] <= a_dpfifo_k841:dpfifo.q[89]
q[90] <= a_dpfifo_k841:dpfifo.q[90]
q[91] <= a_dpfifo_k841:dpfifo.q[91]
q[92] <= a_dpfifo_k841:dpfifo.q[92]
q[93] <= a_dpfifo_k841:dpfifo.q[93]
q[94] <= a_dpfifo_k841:dpfifo.q[94]
q[95] <= a_dpfifo_k841:dpfifo.q[95]
q[96] <= a_dpfifo_k841:dpfifo.q[96]
q[97] <= a_dpfifo_k841:dpfifo.q[97]
q[98] <= a_dpfifo_k841:dpfifo.q[98]
rdreq => a_dpfifo_k841:dpfifo.rreq
usedw[0] <= a_dpfifo_k841:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_k841:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_k841:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_k841:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_k841:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_k841:dpfifo.usedw[5]
wrreq => a_dpfifo_k841:dpfifo.wreq


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[5].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_qrb:rd_ptr_msb.aclr
aclr => cntr_7s7:usedw_counter.aclr
aclr => cntr_rrb:wr_ptr.aclr
clock => altsyncram_h3e1:FIFOram.clock0
clock => altsyncram_h3e1:FIFOram.clock1
clock => cntr_qrb:rd_ptr_msb.clock
clock => cntr_7s7:usedw_counter.clock
clock => cntr_rrb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_h3e1:FIFOram.data_a[0]
data[1] => altsyncram_h3e1:FIFOram.data_a[1]
data[2] => altsyncram_h3e1:FIFOram.data_a[2]
data[3] => altsyncram_h3e1:FIFOram.data_a[3]
data[4] => altsyncram_h3e1:FIFOram.data_a[4]
data[5] => altsyncram_h3e1:FIFOram.data_a[5]
data[6] => altsyncram_h3e1:FIFOram.data_a[6]
data[7] => altsyncram_h3e1:FIFOram.data_a[7]
data[8] => altsyncram_h3e1:FIFOram.data_a[8]
data[9] => altsyncram_h3e1:FIFOram.data_a[9]
data[10] => altsyncram_h3e1:FIFOram.data_a[10]
data[11] => altsyncram_h3e1:FIFOram.data_a[11]
data[12] => altsyncram_h3e1:FIFOram.data_a[12]
data[13] => altsyncram_h3e1:FIFOram.data_a[13]
data[14] => altsyncram_h3e1:FIFOram.data_a[14]
data[15] => altsyncram_h3e1:FIFOram.data_a[15]
data[16] => altsyncram_h3e1:FIFOram.data_a[16]
data[17] => altsyncram_h3e1:FIFOram.data_a[17]
data[18] => altsyncram_h3e1:FIFOram.data_a[18]
data[19] => altsyncram_h3e1:FIFOram.data_a[19]
data[20] => altsyncram_h3e1:FIFOram.data_a[20]
data[21] => altsyncram_h3e1:FIFOram.data_a[21]
data[22] => altsyncram_h3e1:FIFOram.data_a[22]
data[23] => altsyncram_h3e1:FIFOram.data_a[23]
data[24] => altsyncram_h3e1:FIFOram.data_a[24]
data[25] => altsyncram_h3e1:FIFOram.data_a[25]
data[26] => altsyncram_h3e1:FIFOram.data_a[26]
data[27] => altsyncram_h3e1:FIFOram.data_a[27]
data[28] => altsyncram_h3e1:FIFOram.data_a[28]
data[29] => altsyncram_h3e1:FIFOram.data_a[29]
data[30] => altsyncram_h3e1:FIFOram.data_a[30]
data[31] => altsyncram_h3e1:FIFOram.data_a[31]
data[32] => altsyncram_h3e1:FIFOram.data_a[32]
data[33] => altsyncram_h3e1:FIFOram.data_a[33]
data[34] => altsyncram_h3e1:FIFOram.data_a[34]
data[35] => altsyncram_h3e1:FIFOram.data_a[35]
data[36] => altsyncram_h3e1:FIFOram.data_a[36]
data[37] => altsyncram_h3e1:FIFOram.data_a[37]
data[38] => altsyncram_h3e1:FIFOram.data_a[38]
data[39] => altsyncram_h3e1:FIFOram.data_a[39]
data[40] => altsyncram_h3e1:FIFOram.data_a[40]
data[41] => altsyncram_h3e1:FIFOram.data_a[41]
data[42] => altsyncram_h3e1:FIFOram.data_a[42]
data[43] => altsyncram_h3e1:FIFOram.data_a[43]
data[44] => altsyncram_h3e1:FIFOram.data_a[44]
data[45] => altsyncram_h3e1:FIFOram.data_a[45]
data[46] => altsyncram_h3e1:FIFOram.data_a[46]
data[47] => altsyncram_h3e1:FIFOram.data_a[47]
data[48] => altsyncram_h3e1:FIFOram.data_a[48]
data[49] => altsyncram_h3e1:FIFOram.data_a[49]
data[50] => altsyncram_h3e1:FIFOram.data_a[50]
data[51] => altsyncram_h3e1:FIFOram.data_a[51]
data[52] => altsyncram_h3e1:FIFOram.data_a[52]
data[53] => altsyncram_h3e1:FIFOram.data_a[53]
data[54] => altsyncram_h3e1:FIFOram.data_a[54]
data[55] => altsyncram_h3e1:FIFOram.data_a[55]
data[56] => altsyncram_h3e1:FIFOram.data_a[56]
data[57] => altsyncram_h3e1:FIFOram.data_a[57]
data[58] => altsyncram_h3e1:FIFOram.data_a[58]
data[59] => altsyncram_h3e1:FIFOram.data_a[59]
data[60] => altsyncram_h3e1:FIFOram.data_a[60]
data[61] => altsyncram_h3e1:FIFOram.data_a[61]
data[62] => altsyncram_h3e1:FIFOram.data_a[62]
data[63] => altsyncram_h3e1:FIFOram.data_a[63]
data[64] => altsyncram_h3e1:FIFOram.data_a[64]
data[65] => altsyncram_h3e1:FIFOram.data_a[65]
data[66] => altsyncram_h3e1:FIFOram.data_a[66]
data[67] => altsyncram_h3e1:FIFOram.data_a[67]
data[68] => altsyncram_h3e1:FIFOram.data_a[68]
data[69] => altsyncram_h3e1:FIFOram.data_a[69]
data[70] => altsyncram_h3e1:FIFOram.data_a[70]
data[71] => altsyncram_h3e1:FIFOram.data_a[71]
data[72] => altsyncram_h3e1:FIFOram.data_a[72]
data[73] => altsyncram_h3e1:FIFOram.data_a[73]
data[74] => altsyncram_h3e1:FIFOram.data_a[74]
data[75] => altsyncram_h3e1:FIFOram.data_a[75]
data[76] => altsyncram_h3e1:FIFOram.data_a[76]
data[77] => altsyncram_h3e1:FIFOram.data_a[77]
data[78] => altsyncram_h3e1:FIFOram.data_a[78]
data[79] => altsyncram_h3e1:FIFOram.data_a[79]
data[80] => altsyncram_h3e1:FIFOram.data_a[80]
data[81] => altsyncram_h3e1:FIFOram.data_a[81]
data[82] => altsyncram_h3e1:FIFOram.data_a[82]
data[83] => altsyncram_h3e1:FIFOram.data_a[83]
data[84] => altsyncram_h3e1:FIFOram.data_a[84]
data[85] => altsyncram_h3e1:FIFOram.data_a[85]
data[86] => altsyncram_h3e1:FIFOram.data_a[86]
data[87] => altsyncram_h3e1:FIFOram.data_a[87]
data[88] => altsyncram_h3e1:FIFOram.data_a[88]
data[89] => altsyncram_h3e1:FIFOram.data_a[89]
data[90] => altsyncram_h3e1:FIFOram.data_a[90]
data[91] => altsyncram_h3e1:FIFOram.data_a[91]
data[92] => altsyncram_h3e1:FIFOram.data_a[92]
data[93] => altsyncram_h3e1:FIFOram.data_a[93]
data[94] => altsyncram_h3e1:FIFOram.data_a[94]
data[95] => altsyncram_h3e1:FIFOram.data_a[95]
data[96] => altsyncram_h3e1:FIFOram.data_a[96]
data[97] => altsyncram_h3e1:FIFOram.data_a[97]
data[98] => altsyncram_h3e1:FIFOram.data_a[98]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_h3e1:FIFOram.q_b[0]
q[1] <= altsyncram_h3e1:FIFOram.q_b[1]
q[2] <= altsyncram_h3e1:FIFOram.q_b[2]
q[3] <= altsyncram_h3e1:FIFOram.q_b[3]
q[4] <= altsyncram_h3e1:FIFOram.q_b[4]
q[5] <= altsyncram_h3e1:FIFOram.q_b[5]
q[6] <= altsyncram_h3e1:FIFOram.q_b[6]
q[7] <= altsyncram_h3e1:FIFOram.q_b[7]
q[8] <= altsyncram_h3e1:FIFOram.q_b[8]
q[9] <= altsyncram_h3e1:FIFOram.q_b[9]
q[10] <= altsyncram_h3e1:FIFOram.q_b[10]
q[11] <= altsyncram_h3e1:FIFOram.q_b[11]
q[12] <= altsyncram_h3e1:FIFOram.q_b[12]
q[13] <= altsyncram_h3e1:FIFOram.q_b[13]
q[14] <= altsyncram_h3e1:FIFOram.q_b[14]
q[15] <= altsyncram_h3e1:FIFOram.q_b[15]
q[16] <= altsyncram_h3e1:FIFOram.q_b[16]
q[17] <= altsyncram_h3e1:FIFOram.q_b[17]
q[18] <= altsyncram_h3e1:FIFOram.q_b[18]
q[19] <= altsyncram_h3e1:FIFOram.q_b[19]
q[20] <= altsyncram_h3e1:FIFOram.q_b[20]
q[21] <= altsyncram_h3e1:FIFOram.q_b[21]
q[22] <= altsyncram_h3e1:FIFOram.q_b[22]
q[23] <= altsyncram_h3e1:FIFOram.q_b[23]
q[24] <= altsyncram_h3e1:FIFOram.q_b[24]
q[25] <= altsyncram_h3e1:FIFOram.q_b[25]
q[26] <= altsyncram_h3e1:FIFOram.q_b[26]
q[27] <= altsyncram_h3e1:FIFOram.q_b[27]
q[28] <= altsyncram_h3e1:FIFOram.q_b[28]
q[29] <= altsyncram_h3e1:FIFOram.q_b[29]
q[30] <= altsyncram_h3e1:FIFOram.q_b[30]
q[31] <= altsyncram_h3e1:FIFOram.q_b[31]
q[32] <= altsyncram_h3e1:FIFOram.q_b[32]
q[33] <= altsyncram_h3e1:FIFOram.q_b[33]
q[34] <= altsyncram_h3e1:FIFOram.q_b[34]
q[35] <= altsyncram_h3e1:FIFOram.q_b[35]
q[36] <= altsyncram_h3e1:FIFOram.q_b[36]
q[37] <= altsyncram_h3e1:FIFOram.q_b[37]
q[38] <= altsyncram_h3e1:FIFOram.q_b[38]
q[39] <= altsyncram_h3e1:FIFOram.q_b[39]
q[40] <= altsyncram_h3e1:FIFOram.q_b[40]
q[41] <= altsyncram_h3e1:FIFOram.q_b[41]
q[42] <= altsyncram_h3e1:FIFOram.q_b[42]
q[43] <= altsyncram_h3e1:FIFOram.q_b[43]
q[44] <= altsyncram_h3e1:FIFOram.q_b[44]
q[45] <= altsyncram_h3e1:FIFOram.q_b[45]
q[46] <= altsyncram_h3e1:FIFOram.q_b[46]
q[47] <= altsyncram_h3e1:FIFOram.q_b[47]
q[48] <= altsyncram_h3e1:FIFOram.q_b[48]
q[49] <= altsyncram_h3e1:FIFOram.q_b[49]
q[50] <= altsyncram_h3e1:FIFOram.q_b[50]
q[51] <= altsyncram_h3e1:FIFOram.q_b[51]
q[52] <= altsyncram_h3e1:FIFOram.q_b[52]
q[53] <= altsyncram_h3e1:FIFOram.q_b[53]
q[54] <= altsyncram_h3e1:FIFOram.q_b[54]
q[55] <= altsyncram_h3e1:FIFOram.q_b[55]
q[56] <= altsyncram_h3e1:FIFOram.q_b[56]
q[57] <= altsyncram_h3e1:FIFOram.q_b[57]
q[58] <= altsyncram_h3e1:FIFOram.q_b[58]
q[59] <= altsyncram_h3e1:FIFOram.q_b[59]
q[60] <= altsyncram_h3e1:FIFOram.q_b[60]
q[61] <= altsyncram_h3e1:FIFOram.q_b[61]
q[62] <= altsyncram_h3e1:FIFOram.q_b[62]
q[63] <= altsyncram_h3e1:FIFOram.q_b[63]
q[64] <= altsyncram_h3e1:FIFOram.q_b[64]
q[65] <= altsyncram_h3e1:FIFOram.q_b[65]
q[66] <= altsyncram_h3e1:FIFOram.q_b[66]
q[67] <= altsyncram_h3e1:FIFOram.q_b[67]
q[68] <= altsyncram_h3e1:FIFOram.q_b[68]
q[69] <= altsyncram_h3e1:FIFOram.q_b[69]
q[70] <= altsyncram_h3e1:FIFOram.q_b[70]
q[71] <= altsyncram_h3e1:FIFOram.q_b[71]
q[72] <= altsyncram_h3e1:FIFOram.q_b[72]
q[73] <= altsyncram_h3e1:FIFOram.q_b[73]
q[74] <= altsyncram_h3e1:FIFOram.q_b[74]
q[75] <= altsyncram_h3e1:FIFOram.q_b[75]
q[76] <= altsyncram_h3e1:FIFOram.q_b[76]
q[77] <= altsyncram_h3e1:FIFOram.q_b[77]
q[78] <= altsyncram_h3e1:FIFOram.q_b[78]
q[79] <= altsyncram_h3e1:FIFOram.q_b[79]
q[80] <= altsyncram_h3e1:FIFOram.q_b[80]
q[81] <= altsyncram_h3e1:FIFOram.q_b[81]
q[82] <= altsyncram_h3e1:FIFOram.q_b[82]
q[83] <= altsyncram_h3e1:FIFOram.q_b[83]
q[84] <= altsyncram_h3e1:FIFOram.q_b[84]
q[85] <= altsyncram_h3e1:FIFOram.q_b[85]
q[86] <= altsyncram_h3e1:FIFOram.q_b[86]
q[87] <= altsyncram_h3e1:FIFOram.q_b[87]
q[88] <= altsyncram_h3e1:FIFOram.q_b[88]
q[89] <= altsyncram_h3e1:FIFOram.q_b[89]
q[90] <= altsyncram_h3e1:FIFOram.q_b[90]
q[91] <= altsyncram_h3e1:FIFOram.q_b[91]
q[92] <= altsyncram_h3e1:FIFOram.q_b[92]
q[93] <= altsyncram_h3e1:FIFOram.q_b[93]
q[94] <= altsyncram_h3e1:FIFOram.q_b[94]
q[95] <= altsyncram_h3e1:FIFOram.q_b[95]
q[96] <= altsyncram_h3e1:FIFOram.q_b[96]
q[97] <= altsyncram_h3e1:FIFOram.q_b[97]
q[98] <= altsyncram_h3e1:FIFOram.q_b[98]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_qrb:rd_ptr_msb.sclr
sclr => cntr_7s7:usedw_counter.sclr
sclr => cntr_rrb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_7s7:usedw_counter.q[0]
usedw[1] <= cntr_7s7:usedw_counter.q[1]
usedw[2] <= cntr_7s7:usedw_counter.q[2]
usedw[3] <= cntr_7s7:usedw_counter.q[3]
usedw[4] <= cntr_7s7:usedw_counter.q[4]
usedw[5] <= cntr_7s7:usedw_counter.q[5]
wreq => valid_wreq.IN0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[1] => ram_block1a96.PORTBADDR1
address_b[1] => ram_block1a97.PORTBADDR1
address_b[1] => ram_block1a98.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[2] => ram_block1a90.PORTBADDR2
address_b[2] => ram_block1a91.PORTBADDR2
address_b[2] => ram_block1a92.PORTBADDR2
address_b[2] => ram_block1a93.PORTBADDR2
address_b[2] => ram_block1a94.PORTBADDR2
address_b[2] => ram_block1a95.PORTBADDR2
address_b[2] => ram_block1a96.PORTBADDR2
address_b[2] => ram_block1a97.PORTBADDR2
address_b[2] => ram_block1a98.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[3] => ram_block1a72.PORTBADDR3
address_b[3] => ram_block1a73.PORTBADDR3
address_b[3] => ram_block1a74.PORTBADDR3
address_b[3] => ram_block1a75.PORTBADDR3
address_b[3] => ram_block1a76.PORTBADDR3
address_b[3] => ram_block1a77.PORTBADDR3
address_b[3] => ram_block1a78.PORTBADDR3
address_b[3] => ram_block1a79.PORTBADDR3
address_b[3] => ram_block1a80.PORTBADDR3
address_b[3] => ram_block1a81.PORTBADDR3
address_b[3] => ram_block1a82.PORTBADDR3
address_b[3] => ram_block1a83.PORTBADDR3
address_b[3] => ram_block1a84.PORTBADDR3
address_b[3] => ram_block1a85.PORTBADDR3
address_b[3] => ram_block1a86.PORTBADDR3
address_b[3] => ram_block1a87.PORTBADDR3
address_b[3] => ram_block1a88.PORTBADDR3
address_b[3] => ram_block1a89.PORTBADDR3
address_b[3] => ram_block1a90.PORTBADDR3
address_b[3] => ram_block1a91.PORTBADDR3
address_b[3] => ram_block1a92.PORTBADDR3
address_b[3] => ram_block1a93.PORTBADDR3
address_b[3] => ram_block1a94.PORTBADDR3
address_b[3] => ram_block1a95.PORTBADDR3
address_b[3] => ram_block1a96.PORTBADDR3
address_b[3] => ram_block1a97.PORTBADDR3
address_b[3] => ram_block1a98.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[4] => ram_block1a65.PORTBADDR4
address_b[4] => ram_block1a66.PORTBADDR4
address_b[4] => ram_block1a67.PORTBADDR4
address_b[4] => ram_block1a68.PORTBADDR4
address_b[4] => ram_block1a69.PORTBADDR4
address_b[4] => ram_block1a70.PORTBADDR4
address_b[4] => ram_block1a71.PORTBADDR4
address_b[4] => ram_block1a72.PORTBADDR4
address_b[4] => ram_block1a73.PORTBADDR4
address_b[4] => ram_block1a74.PORTBADDR4
address_b[4] => ram_block1a75.PORTBADDR4
address_b[4] => ram_block1a76.PORTBADDR4
address_b[4] => ram_block1a77.PORTBADDR4
address_b[4] => ram_block1a78.PORTBADDR4
address_b[4] => ram_block1a79.PORTBADDR4
address_b[4] => ram_block1a80.PORTBADDR4
address_b[4] => ram_block1a81.PORTBADDR4
address_b[4] => ram_block1a82.PORTBADDR4
address_b[4] => ram_block1a83.PORTBADDR4
address_b[4] => ram_block1a84.PORTBADDR4
address_b[4] => ram_block1a85.PORTBADDR4
address_b[4] => ram_block1a86.PORTBADDR4
address_b[4] => ram_block1a87.PORTBADDR4
address_b[4] => ram_block1a88.PORTBADDR4
address_b[4] => ram_block1a89.PORTBADDR4
address_b[4] => ram_block1a90.PORTBADDR4
address_b[4] => ram_block1a91.PORTBADDR4
address_b[4] => ram_block1a92.PORTBADDR4
address_b[4] => ram_block1a93.PORTBADDR4
address_b[4] => ram_block1a94.PORTBADDR4
address_b[4] => ram_block1a95.PORTBADDR4
address_b[4] => ram_block1a96.PORTBADDR4
address_b[4] => ram_block1a97.PORTBADDR4
address_b[4] => ram_block1a98.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[5] => ram_block1a64.PORTBADDR5
address_b[5] => ram_block1a65.PORTBADDR5
address_b[5] => ram_block1a66.PORTBADDR5
address_b[5] => ram_block1a67.PORTBADDR5
address_b[5] => ram_block1a68.PORTBADDR5
address_b[5] => ram_block1a69.PORTBADDR5
address_b[5] => ram_block1a70.PORTBADDR5
address_b[5] => ram_block1a71.PORTBADDR5
address_b[5] => ram_block1a72.PORTBADDR5
address_b[5] => ram_block1a73.PORTBADDR5
address_b[5] => ram_block1a74.PORTBADDR5
address_b[5] => ram_block1a75.PORTBADDR5
address_b[5] => ram_block1a76.PORTBADDR5
address_b[5] => ram_block1a77.PORTBADDR5
address_b[5] => ram_block1a78.PORTBADDR5
address_b[5] => ram_block1a79.PORTBADDR5
address_b[5] => ram_block1a80.PORTBADDR5
address_b[5] => ram_block1a81.PORTBADDR5
address_b[5] => ram_block1a82.PORTBADDR5
address_b[5] => ram_block1a83.PORTBADDR5
address_b[5] => ram_block1a84.PORTBADDR5
address_b[5] => ram_block1a85.PORTBADDR5
address_b[5] => ram_block1a86.PORTBADDR5
address_b[5] => ram_block1a87.PORTBADDR5
address_b[5] => ram_block1a88.PORTBADDR5
address_b[5] => ram_block1a89.PORTBADDR5
address_b[5] => ram_block1a90.PORTBADDR5
address_b[5] => ram_block1a91.PORTBADDR5
address_b[5] => ram_block1a92.PORTBADDR5
address_b[5] => ram_block1a93.PORTBADDR5
address_b[5] => ram_block1a94.PORTBADDR5
address_b[5] => ram_block1a95.PORTBADDR5
address_b[5] => ram_block1a96.PORTBADDR5
address_b[5] => ram_block1a97.PORTBADDR5
address_b[5] => ram_block1a98.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clock1 => ram_block1a72.CLK1
clock1 => ram_block1a73.CLK1
clock1 => ram_block1a74.CLK1
clock1 => ram_block1a75.CLK1
clock1 => ram_block1a76.CLK1
clock1 => ram_block1a77.CLK1
clock1 => ram_block1a78.CLK1
clock1 => ram_block1a79.CLK1
clock1 => ram_block1a80.CLK1
clock1 => ram_block1a81.CLK1
clock1 => ram_block1a82.CLK1
clock1 => ram_block1a83.CLK1
clock1 => ram_block1a84.CLK1
clock1 => ram_block1a85.CLK1
clock1 => ram_block1a86.CLK1
clock1 => ram_block1a87.CLK1
clock1 => ram_block1a88.CLK1
clock1 => ram_block1a89.CLK1
clock1 => ram_block1a90.CLK1
clock1 => ram_block1a91.CLK1
clock1 => ram_block1a92.CLK1
clock1 => ram_block1a93.CLK1
clock1 => ram_block1a94.CLK1
clock1 => ram_block1a95.CLK1
clock1 => ram_block1a96.CLK1
clock1 => ram_block1a97.CLK1
clock1 => ram_block1a98.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
clocken1 => ram_block1a64.ENA1
clocken1 => ram_block1a65.ENA1
clocken1 => ram_block1a66.ENA1
clocken1 => ram_block1a67.ENA1
clocken1 => ram_block1a68.ENA1
clocken1 => ram_block1a69.ENA1
clocken1 => ram_block1a70.ENA1
clocken1 => ram_block1a71.ENA1
clocken1 => ram_block1a72.ENA1
clocken1 => ram_block1a73.ENA1
clocken1 => ram_block1a74.ENA1
clocken1 => ram_block1a75.ENA1
clocken1 => ram_block1a76.ENA1
clocken1 => ram_block1a77.ENA1
clocken1 => ram_block1a78.ENA1
clocken1 => ram_block1a79.ENA1
clocken1 => ram_block1a80.ENA1
clocken1 => ram_block1a81.ENA1
clocken1 => ram_block1a82.ENA1
clocken1 => ram_block1a83.ENA1
clocken1 => ram_block1a84.ENA1
clocken1 => ram_block1a85.ENA1
clocken1 => ram_block1a86.ENA1
clocken1 => ram_block1a87.ENA1
clocken1 => ram_block1a88.ENA1
clocken1 => ram_block1a89.ENA1
clocken1 => ram_block1a90.ENA1
clocken1 => ram_block1a91.ENA1
clocken1 => ram_block1a92.ENA1
clocken1 => ram_block1a93.ENA1
clocken1 => ram_block1a94.ENA1
clocken1 => ram_block1a95.ENA1
clocken1 => ram_block1a96.ENA1
clocken1 => ram_block1a97.ENA1
clocken1 => ram_block1a98.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
q_b[66] <= ram_block1a66.PORTBDATAOUT
q_b[67] <= ram_block1a67.PORTBDATAOUT
q_b[68] <= ram_block1a68.PORTBDATAOUT
q_b[69] <= ram_block1a69.PORTBDATAOUT
q_b[70] <= ram_block1a70.PORTBDATAOUT
q_b[71] <= ram_block1a71.PORTBDATAOUT
q_b[72] <= ram_block1a72.PORTBDATAOUT
q_b[73] <= ram_block1a73.PORTBDATAOUT
q_b[74] <= ram_block1a74.PORTBDATAOUT
q_b[75] <= ram_block1a75.PORTBDATAOUT
q_b[76] <= ram_block1a76.PORTBDATAOUT
q_b[77] <= ram_block1a77.PORTBDATAOUT
q_b[78] <= ram_block1a78.PORTBDATAOUT
q_b[79] <= ram_block1a79.PORTBDATAOUT
q_b[80] <= ram_block1a80.PORTBDATAOUT
q_b[81] <= ram_block1a81.PORTBDATAOUT
q_b[82] <= ram_block1a82.PORTBDATAOUT
q_b[83] <= ram_block1a83.PORTBDATAOUT
q_b[84] <= ram_block1a84.PORTBDATAOUT
q_b[85] <= ram_block1a85.PORTBDATAOUT
q_b[86] <= ram_block1a86.PORTBDATAOUT
q_b[87] <= ram_block1a87.PORTBDATAOUT
q_b[88] <= ram_block1a88.PORTBDATAOUT
q_b[89] <= ram_block1a89.PORTBDATAOUT
q_b[90] <= ram_block1a90.PORTBDATAOUT
q_b[91] <= ram_block1a91.PORTBDATAOUT
q_b[92] <= ram_block1a92.PORTBDATAOUT
q_b[93] <= ram_block1a93.PORTBDATAOUT
q_b[94] <= ram_block1a94.PORTBDATAOUT
q_b[95] <= ram_block1a95.PORTBDATAOUT
q_b[96] <= ram_block1a96.PORTBDATAOUT
q_b[97] <= ram_block1a97.PORTBDATAOUT
q_b[98] <= ram_block1a98.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a40.ENA0
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a41.ENA0
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a42.ENA0
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a43.ENA0
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a44.ENA0
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a45.ENA0
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a46.ENA0
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a47.ENA0
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a48.ENA0
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a49.ENA0
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a50.ENA0
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a51.ENA0
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a52.ENA0
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a53.ENA0
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a54.ENA0
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a55.ENA0
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a56.ENA0
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a57.ENA0
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a58.ENA0
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a59.ENA0
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a60.ENA0
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a61.ENA0
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a62.ENA0
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a63.ENA0
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a64.ENA0
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a65.ENA0
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a66.ENA0
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a67.ENA0
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a68.ENA0
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a69.ENA0
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a70.ENA0
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a71.ENA0
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a72.ENA0
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a73.ENA0
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a74.ENA0
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a75.ENA0
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a76.ENA0
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a77.ENA0
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a78.ENA0
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a79.ENA0
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a80.ENA0
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a81.ENA0
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a82.ENA0
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a83.ENA0
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a84.ENA0
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a85.ENA0
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a86.ENA0
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a87.ENA0
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a88.ENA0
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a89.ENA0
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a90.ENA0
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a91.ENA0
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a92.ENA0
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a93.ENA0
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a94.ENA0
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a95.ENA0
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a96.ENA0
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a97.ENA0
wren_a => ram_block1a98.PORTAWE
wren_a => ram_block1a98.ENA0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cmpr_d09:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cmpr_d09:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_qrb:rd_ptr_msb
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_7s7:usedw_counter
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff
wren_a => altsyncram_ish1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ish1:auto_generated.data_a[0]
data_a[1] => altsyncram_ish1:auto_generated.data_a[1]
data_a[2] => altsyncram_ish1:auto_generated.data_a[2]
data_a[3] => altsyncram_ish1:auto_generated.data_a[3]
data_a[4] => altsyncram_ish1:auto_generated.data_a[4]
data_a[5] => altsyncram_ish1:auto_generated.data_a[5]
data_a[6] => altsyncram_ish1:auto_generated.data_a[6]
data_a[7] => altsyncram_ish1:auto_generated.data_a[7]
data_a[8] => altsyncram_ish1:auto_generated.data_a[8]
data_a[9] => altsyncram_ish1:auto_generated.data_a[9]
data_a[10] => altsyncram_ish1:auto_generated.data_a[10]
data_a[11] => altsyncram_ish1:auto_generated.data_a[11]
data_a[12] => altsyncram_ish1:auto_generated.data_a[12]
data_a[13] => altsyncram_ish1:auto_generated.data_a[13]
data_a[14] => altsyncram_ish1:auto_generated.data_a[14]
data_a[15] => altsyncram_ish1:auto_generated.data_a[15]
data_a[16] => altsyncram_ish1:auto_generated.data_a[16]
data_a[17] => altsyncram_ish1:auto_generated.data_a[17]
data_a[18] => altsyncram_ish1:auto_generated.data_a[18]
data_a[19] => altsyncram_ish1:auto_generated.data_a[19]
data_a[20] => altsyncram_ish1:auto_generated.data_a[20]
data_a[21] => altsyncram_ish1:auto_generated.data_a[21]
data_a[22] => altsyncram_ish1:auto_generated.data_a[22]
data_a[23] => altsyncram_ish1:auto_generated.data_a[23]
data_a[24] => altsyncram_ish1:auto_generated.data_a[24]
data_a[25] => altsyncram_ish1:auto_generated.data_a[25]
data_a[26] => altsyncram_ish1:auto_generated.data_a[26]
data_a[27] => altsyncram_ish1:auto_generated.data_a[27]
data_a[28] => altsyncram_ish1:auto_generated.data_a[28]
data_a[29] => altsyncram_ish1:auto_generated.data_a[29]
data_a[30] => altsyncram_ish1:auto_generated.data_a[30]
data_a[31] => altsyncram_ish1:auto_generated.data_a[31]
data_a[32] => altsyncram_ish1:auto_generated.data_a[32]
data_a[33] => altsyncram_ish1:auto_generated.data_a[33]
data_a[34] => altsyncram_ish1:auto_generated.data_a[34]
data_a[35] => altsyncram_ish1:auto_generated.data_a[35]
data_a[36] => altsyncram_ish1:auto_generated.data_a[36]
data_a[37] => altsyncram_ish1:auto_generated.data_a[37]
data_a[38] => altsyncram_ish1:auto_generated.data_a[38]
data_a[39] => altsyncram_ish1:auto_generated.data_a[39]
data_a[40] => altsyncram_ish1:auto_generated.data_a[40]
data_a[41] => altsyncram_ish1:auto_generated.data_a[41]
data_a[42] => altsyncram_ish1:auto_generated.data_a[42]
data_a[43] => altsyncram_ish1:auto_generated.data_a[43]
data_a[44] => altsyncram_ish1:auto_generated.data_a[44]
data_a[45] => altsyncram_ish1:auto_generated.data_a[45]
data_a[46] => altsyncram_ish1:auto_generated.data_a[46]
data_a[47] => altsyncram_ish1:auto_generated.data_a[47]
data_a[48] => altsyncram_ish1:auto_generated.data_a[48]
data_a[49] => altsyncram_ish1:auto_generated.data_a[49]
data_a[50] => altsyncram_ish1:auto_generated.data_a[50]
data_a[51] => altsyncram_ish1:auto_generated.data_a[51]
data_a[52] => altsyncram_ish1:auto_generated.data_a[52]
data_a[53] => altsyncram_ish1:auto_generated.data_a[53]
data_a[54] => altsyncram_ish1:auto_generated.data_a[54]
data_a[55] => altsyncram_ish1:auto_generated.data_a[55]
data_a[56] => altsyncram_ish1:auto_generated.data_a[56]
data_a[57] => altsyncram_ish1:auto_generated.data_a[57]
data_a[58] => altsyncram_ish1:auto_generated.data_a[58]
data_a[59] => altsyncram_ish1:auto_generated.data_a[59]
data_a[60] => altsyncram_ish1:auto_generated.data_a[60]
data_a[61] => altsyncram_ish1:auto_generated.data_a[61]
data_a[62] => altsyncram_ish1:auto_generated.data_a[62]
data_a[63] => altsyncram_ish1:auto_generated.data_a[63]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
data_b[44] => ~NO_FANOUT~
data_b[45] => ~NO_FANOUT~
data_b[46] => ~NO_FANOUT~
data_b[47] => ~NO_FANOUT~
data_b[48] => ~NO_FANOUT~
data_b[49] => ~NO_FANOUT~
data_b[50] => ~NO_FANOUT~
data_b[51] => ~NO_FANOUT~
data_b[52] => ~NO_FANOUT~
data_b[53] => ~NO_FANOUT~
data_b[54] => ~NO_FANOUT~
data_b[55] => ~NO_FANOUT~
data_b[56] => ~NO_FANOUT~
data_b[57] => ~NO_FANOUT~
data_b[58] => ~NO_FANOUT~
data_b[59] => ~NO_FANOUT~
data_b[60] => ~NO_FANOUT~
data_b[61] => ~NO_FANOUT~
data_b[62] => ~NO_FANOUT~
data_b[63] => ~NO_FANOUT~
address_a[0] => altsyncram_ish1:auto_generated.address_a[0]
address_a[1] => altsyncram_ish1:auto_generated.address_a[1]
address_a[2] => altsyncram_ish1:auto_generated.address_a[2]
address_a[3] => altsyncram_ish1:auto_generated.address_a[3]
address_a[4] => altsyncram_ish1:auto_generated.address_a[4]
address_a[5] => altsyncram_ish1:auto_generated.address_a[5]
address_a[6] => altsyncram_ish1:auto_generated.address_a[6]
address_b[0] => altsyncram_ish1:auto_generated.address_b[0]
address_b[1] => altsyncram_ish1:auto_generated.address_b[1]
address_b[2] => altsyncram_ish1:auto_generated.address_b[2]
address_b[3] => altsyncram_ish1:auto_generated.address_b[3]
address_b[4] => altsyncram_ish1:auto_generated.address_b[4]
address_b[5] => altsyncram_ish1:auto_generated.address_b[5]
address_b[6] => altsyncram_ish1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ish1:auto_generated.clock0
clock1 => altsyncram_ish1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_a[40] <= <GND>
q_a[41] <= <GND>
q_a[42] <= <GND>
q_a[43] <= <GND>
q_a[44] <= <GND>
q_a[45] <= <GND>
q_a[46] <= <GND>
q_a[47] <= <GND>
q_a[48] <= <GND>
q_a[49] <= <GND>
q_a[50] <= <GND>
q_a[51] <= <GND>
q_a[52] <= <GND>
q_a[53] <= <GND>
q_a[54] <= <GND>
q_a[55] <= <GND>
q_a[56] <= <GND>
q_a[57] <= <GND>
q_a[58] <= <GND>
q_a[59] <= <GND>
q_a[60] <= <GND>
q_a[61] <= <GND>
q_a[62] <= <GND>
q_a[63] <= <GND>
q_b[0] <= altsyncram_ish1:auto_generated.q_b[0]
q_b[1] <= altsyncram_ish1:auto_generated.q_b[1]
q_b[2] <= altsyncram_ish1:auto_generated.q_b[2]
q_b[3] <= altsyncram_ish1:auto_generated.q_b[3]
q_b[4] <= altsyncram_ish1:auto_generated.q_b[4]
q_b[5] <= altsyncram_ish1:auto_generated.q_b[5]
q_b[6] <= altsyncram_ish1:auto_generated.q_b[6]
q_b[7] <= altsyncram_ish1:auto_generated.q_b[7]
q_b[8] <= altsyncram_ish1:auto_generated.q_b[8]
q_b[9] <= altsyncram_ish1:auto_generated.q_b[9]
q_b[10] <= altsyncram_ish1:auto_generated.q_b[10]
q_b[11] <= altsyncram_ish1:auto_generated.q_b[11]
q_b[12] <= altsyncram_ish1:auto_generated.q_b[12]
q_b[13] <= altsyncram_ish1:auto_generated.q_b[13]
q_b[14] <= altsyncram_ish1:auto_generated.q_b[14]
q_b[15] <= altsyncram_ish1:auto_generated.q_b[15]
q_b[16] <= altsyncram_ish1:auto_generated.q_b[16]
q_b[17] <= altsyncram_ish1:auto_generated.q_b[17]
q_b[18] <= altsyncram_ish1:auto_generated.q_b[18]
q_b[19] <= altsyncram_ish1:auto_generated.q_b[19]
q_b[20] <= altsyncram_ish1:auto_generated.q_b[20]
q_b[21] <= altsyncram_ish1:auto_generated.q_b[21]
q_b[22] <= altsyncram_ish1:auto_generated.q_b[22]
q_b[23] <= altsyncram_ish1:auto_generated.q_b[23]
q_b[24] <= altsyncram_ish1:auto_generated.q_b[24]
q_b[25] <= altsyncram_ish1:auto_generated.q_b[25]
q_b[26] <= altsyncram_ish1:auto_generated.q_b[26]
q_b[27] <= altsyncram_ish1:auto_generated.q_b[27]
q_b[28] <= altsyncram_ish1:auto_generated.q_b[28]
q_b[29] <= altsyncram_ish1:auto_generated.q_b[29]
q_b[30] <= altsyncram_ish1:auto_generated.q_b[30]
q_b[31] <= altsyncram_ish1:auto_generated.q_b[31]
q_b[32] <= altsyncram_ish1:auto_generated.q_b[32]
q_b[33] <= altsyncram_ish1:auto_generated.q_b[33]
q_b[34] <= altsyncram_ish1:auto_generated.q_b[34]
q_b[35] <= altsyncram_ish1:auto_generated.q_b[35]
q_b[36] <= altsyncram_ish1:auto_generated.q_b[36]
q_b[37] <= altsyncram_ish1:auto_generated.q_b[37]
q_b[38] <= altsyncram_ish1:auto_generated.q_b[38]
q_b[39] <= altsyncram_ish1:auto_generated.q_b[39]
q_b[40] <= altsyncram_ish1:auto_generated.q_b[40]
q_b[41] <= altsyncram_ish1:auto_generated.q_b[41]
q_b[42] <= altsyncram_ish1:auto_generated.q_b[42]
q_b[43] <= altsyncram_ish1:auto_generated.q_b[43]
q_b[44] <= altsyncram_ish1:auto_generated.q_b[44]
q_b[45] <= altsyncram_ish1:auto_generated.q_b[45]
q_b[46] <= altsyncram_ish1:auto_generated.q_b[46]
q_b[47] <= altsyncram_ish1:auto_generated.q_b[47]
q_b[48] <= altsyncram_ish1:auto_generated.q_b[48]
q_b[49] <= altsyncram_ish1:auto_generated.q_b[49]
q_b[50] <= altsyncram_ish1:auto_generated.q_b[50]
q_b[51] <= altsyncram_ish1:auto_generated.q_b[51]
q_b[52] <= altsyncram_ish1:auto_generated.q_b[52]
q_b[53] <= altsyncram_ish1:auto_generated.q_b[53]
q_b[54] <= altsyncram_ish1:auto_generated.q_b[54]
q_b[55] <= altsyncram_ish1:auto_generated.q_b[55]
q_b[56] <= altsyncram_ish1:auto_generated.q_b[56]
q_b[57] <= altsyncram_ish1:auto_generated.q_b[57]
q_b[58] <= altsyncram_ish1:auto_generated.q_b[58]
q_b[59] <= altsyncram_ish1:auto_generated.q_b[59]
q_b[60] <= altsyncram_ish1:auto_generated.q_b[60]
q_b[61] <= altsyncram_ish1:auto_generated.q_b[61]
q_b[62] <= altsyncram_ish1:auto_generated.q_b[62]
q_b[63] <= altsyncram_ish1:auto_generated.q_b[63]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a40.ENA0
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a41.ENA0
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a42.ENA0
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a43.ENA0
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a44.ENA0
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a45.ENA0
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a46.ENA0
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a47.ENA0
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a48.ENA0
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a49.ENA0
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a50.ENA0
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a51.ENA0
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a52.ENA0
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a53.ENA0
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a54.ENA0
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a55.ENA0
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a56.ENA0
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a57.ENA0
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a58.ENA0
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a59.ENA0
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a60.ENA0
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a61.ENA0
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a62.ENA0
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a63.ENA0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl
Clk_i => Clk_i.IN1
Rstn_i => _.IN1
Rstn_i => tx_tlp_out_reg[0].ACLR
Rstn_i => tx_tlp_out_reg[1].ACLR
Rstn_i => tx_tlp_out_reg[2].ACLR
Rstn_i => tx_tlp_out_reg[3].ACLR
Rstn_i => tx_tlp_out_reg[4].ACLR
Rstn_i => tx_tlp_out_reg[5].ACLR
Rstn_i => tx_tlp_out_reg[6].ACLR
Rstn_i => tx_tlp_out_reg[7].ACLR
Rstn_i => tx_tlp_out_reg[8].ACLR
Rstn_i => tx_tlp_out_reg[9].ACLR
Rstn_i => tx_tlp_out_reg[10].ACLR
Rstn_i => tx_tlp_out_reg[11].ACLR
Rstn_i => tx_tlp_out_reg[12].ACLR
Rstn_i => tx_tlp_out_reg[13].ACLR
Rstn_i => tx_tlp_out_reg[14].ACLR
Rstn_i => tx_tlp_out_reg[15].ACLR
Rstn_i => tx_tlp_out_reg[16].ACLR
Rstn_i => tx_tlp_out_reg[17].ACLR
Rstn_i => tx_tlp_out_reg[18].ACLR
Rstn_i => tx_tlp_out_reg[19].ACLR
Rstn_i => tx_tlp_out_reg[20].ACLR
Rstn_i => tx_tlp_out_reg[21].ACLR
Rstn_i => tx_tlp_out_reg[22].ACLR
Rstn_i => tx_tlp_out_reg[23].ACLR
Rstn_i => tx_tlp_out_reg[24].ACLR
Rstn_i => tx_tlp_out_reg[25].ACLR
Rstn_i => tx_tlp_out_reg[26].ACLR
Rstn_i => tx_tlp_out_reg[27].ACLR
Rstn_i => tx_tlp_out_reg[28].ACLR
Rstn_i => tx_tlp_out_reg[29].ACLR
Rstn_i => tx_tlp_out_reg[30].ACLR
Rstn_i => tx_tlp_out_reg[31].ACLR
Rstn_i => tx_tlp_out_reg[32].ACLR
Rstn_i => tx_tlp_out_reg[33].ACLR
Rstn_i => tx_tlp_out_reg[34].ACLR
Rstn_i => tx_tlp_out_reg[35].ACLR
Rstn_i => tx_tlp_out_reg[36].ACLR
Rstn_i => tx_tlp_out_reg[37].ACLR
Rstn_i => tx_tlp_out_reg[38].ACLR
Rstn_i => tx_tlp_out_reg[39].ACLR
Rstn_i => tx_tlp_out_reg[40].ACLR
Rstn_i => tx_tlp_out_reg[41].ACLR
Rstn_i => tx_tlp_out_reg[42].ACLR
Rstn_i => tx_tlp_out_reg[43].ACLR
Rstn_i => tx_tlp_out_reg[44].ACLR
Rstn_i => tx_tlp_out_reg[45].ACLR
Rstn_i => tx_tlp_out_reg[46].ACLR
Rstn_i => tx_tlp_out_reg[47].ACLR
Rstn_i => tx_tlp_out_reg[48].ACLR
Rstn_i => tx_tlp_out_reg[49].ACLR
Rstn_i => tx_tlp_out_reg[50].ACLR
Rstn_i => tx_tlp_out_reg[51].ACLR
Rstn_i => tx_tlp_out_reg[52].ACLR
Rstn_i => tx_tlp_out_reg[53].ACLR
Rstn_i => tx_tlp_out_reg[54].ACLR
Rstn_i => tx_tlp_out_reg[55].ACLR
Rstn_i => tx_tlp_out_reg[56].ACLR
Rstn_i => tx_tlp_out_reg[57].ACLR
Rstn_i => tx_tlp_out_reg[58].ACLR
Rstn_i => tx_tlp_out_reg[59].ACLR
Rstn_i => tx_tlp_out_reg[60].ACLR
Rstn_i => tx_tlp_out_reg[61].ACLR
Rstn_i => tx_tlp_out_reg[62].ACLR
Rstn_i => tx_tlp_out_reg[63].ACLR
Rstn_i => tx_eop_out_reg.ACLR
Rstn_i => tx_sop_out_reg.ACLR
Rstn_i => tx_state[0].ACLR
Rstn_i => tx_state[1].ACLR
Rstn_i => tx_state[2].ACLR
Rstn_i => tx_state[3].ACLR
Rstn_i => tx_state[4].ACLR
Rstn_i => tx_state[5].ACLR
Rstn_i => tx_state[6].ACLR
Rstn_i => tx_state[7].ACLR
Rstn_i => tx_state[8].ACLR
Rstn_i => tx_state[9].ACLR
Rstn_i => tx_state[10].ACLR
Rstn_i => tx_state[11].ACLR
Rstn_i => tx_state[12].ACLR
Rstn_i => tx_state[13].ACLR
Rstn_i => tx_state[14].ACLR
Rstn_i => tx_state[15].ACLR
Rstn_i => tx_state[16].ACLR
Rstn_i => tx_state[17].ACLR
Rstn_i => tx_state[18].ACLR
Rstn_i => reload_nph_cons_from_hip_reg.ACLR
Rstn_i => lower_adr_reg[0].ACLR
Rstn_i => lower_adr_reg[1].ACLR
Rstn_i => lower_adr_reg[2].ACLR
Rstn_i => lower_adr_reg[3].ACLR
Rstn_i => lower_adr_reg[4].ACLR
Rstn_i => lower_adr_reg[5].ACLR
Rstn_i => lower_adr_reg[6].ACLR
Rstn_i => cpl_tag_reg[0].ACLR
Rstn_i => cpl_tag_reg[1].ACLR
Rstn_i => cpl_tag_reg[2].ACLR
Rstn_i => cpl_tag_reg[3].ACLR
Rstn_i => cpl_tag_reg[4].ACLR
Rstn_i => cpl_tag_reg[5].ACLR
Rstn_i => cpl_tag_reg[6].ACLR
Rstn_i => cpl_tag_reg[7].ACLR
Rstn_i => cpl_req_id_reg[0].ACLR
Rstn_i => cpl_req_id_reg[1].ACLR
Rstn_i => cpl_req_id_reg[2].ACLR
Rstn_i => cpl_req_id_reg[3].ACLR
Rstn_i => cpl_req_id_reg[4].ACLR
Rstn_i => cpl_req_id_reg[5].ACLR
Rstn_i => cpl_req_id_reg[6].ACLR
Rstn_i => cpl_req_id_reg[7].ACLR
Rstn_i => cpl_req_id_reg[8].ACLR
Rstn_i => cpl_req_id_reg[9].ACLR
Rstn_i => cpl_req_id_reg[10].ACLR
Rstn_i => cpl_req_id_reg[11].ACLR
Rstn_i => cpl_req_id_reg[12].ACLR
Rstn_i => cpl_req_id_reg[13].ACLR
Rstn_i => cpl_req_id_reg[14].ACLR
Rstn_i => cpl_req_id_reg[15].ACLR
Rstn_i => cpl_remain_bytes_reg[0].ACLR
Rstn_i => cpl_remain_bytes_reg[1].ACLR
Rstn_i => cpl_remain_bytes_reg[2].ACLR
Rstn_i => cpl_remain_bytes_reg[3].ACLR
Rstn_i => cpl_remain_bytes_reg[4].ACLR
Rstn_i => cpl_remain_bytes_reg[5].ACLR
Rstn_i => cpl_remain_bytes_reg[6].ACLR
Rstn_i => cpl_remain_bytes_reg[7].ACLR
Rstn_i => cpl_remain_bytes_reg[8].ACLR
Rstn_i => cpl_remain_bytes_reg[9].ACLR
Rstn_i => cpl_remain_bytes_reg[10].ACLR
Rstn_i => cpl_remain_bytes_reg[11].ACLR
Rstn_i => cpl_attr_reg[0].ACLR
Rstn_i => cpl_attr_reg[1].ACLR
Rstn_i => cpl_tc_reg[0].ACLR
Rstn_i => cpl_tc_reg[1].ACLR
Rstn_i => cpl_tc_reg[2].ACLR
Rstn_i => lbe_reg[0].ACLR
Rstn_i => lbe_reg[1].ACLR
Rstn_i => lbe_reg[2].ACLR
Rstn_i => lbe_reg[3].ACLR
Rstn_i => fbe_reg[0].ACLR
Rstn_i => fbe_reg[1].ACLR
Rstn_i => fbe_reg[2].ACLR
Rstn_i => fbe_reg[3].ACLR
Rstn_i => req_tag_reg[0].ACLR
Rstn_i => req_tag_reg[1].ACLR
Rstn_i => req_tag_reg[2].ACLR
Rstn_i => req_tag_reg[3].ACLR
Rstn_i => req_tag_reg[4].ACLR
Rstn_i => req_tag_reg[5].ACLR
Rstn_i => req_tag_reg[6].ACLR
Rstn_i => req_tag_reg[7].ACLR
Rstn_i => dw_len_reg[0].ACLR
Rstn_i => dw_len_reg[1].ACLR
Rstn_i => dw_len_reg[2].ACLR
Rstn_i => dw_len_reg[3].ACLR
Rstn_i => dw_len_reg[4].ACLR
Rstn_i => dw_len_reg[5].ACLR
Rstn_i => dw_len_reg[6].ACLR
Rstn_i => dw_len_reg[7].ACLR
Rstn_i => dw_len_reg[8].ACLR
Rstn_i => dw_len_reg[9].ACLR
Rstn_i => cmd_reg[0].ACLR
Rstn_i => cmd_reg[1].ACLR
Rstn_i => cmd_reg[2].ACLR
Rstn_i => cmd_reg[3].ACLR
Rstn_i => cmd_reg[4].ACLR
Rstn_i => cmd_reg[5].ACLR
Rstn_i => cmd_reg[6].ACLR
Rstn_i => cmd_reg[7].ACLR
Rstn_i => cmdfifo_addr_reg[0].ACLR
Rstn_i => cmdfifo_addr_reg[1].ACLR
Rstn_i => cmdfifo_addr_reg[2].ACLR
Rstn_i => cmdfifo_addr_reg[3].ACLR
Rstn_i => cmdfifo_addr_reg[4].ACLR
Rstn_i => cmdfifo_addr_reg[5].ACLR
Rstn_i => cmdfifo_addr_reg[6].ACLR
Rstn_i => cmdfifo_addr_reg[7].ACLR
Rstn_i => cmdfifo_addr_reg[8].ACLR
Rstn_i => cmdfifo_addr_reg[9].ACLR
Rstn_i => cmdfifo_addr_reg[10].ACLR
Rstn_i => cmdfifo_addr_reg[11].ACLR
Rstn_i => cmdfifo_addr_reg[12].ACLR
Rstn_i => cmdfifo_addr_reg[13].ACLR
Rstn_i => cmdfifo_addr_reg[14].ACLR
Rstn_i => cmdfifo_addr_reg[15].ACLR
Rstn_i => cmdfifo_addr_reg[16].ACLR
Rstn_i => cmdfifo_addr_reg[17].ACLR
Rstn_i => cmdfifo_addr_reg[18].ACLR
Rstn_i => cmdfifo_addr_reg[19].ACLR
Rstn_i => cmdfifo_addr_reg[20].ACLR
Rstn_i => cmdfifo_addr_reg[21].ACLR
Rstn_i => cmdfifo_addr_reg[22].ACLR
Rstn_i => cmdfifo_addr_reg[23].ACLR
Rstn_i => cmdfifo_addr_reg[24].ACLR
Rstn_i => cmdfifo_addr_reg[25].ACLR
Rstn_i => cmdfifo_addr_reg[26].ACLR
Rstn_i => cmdfifo_addr_reg[27].ACLR
Rstn_i => cmdfifo_addr_reg[28].ACLR
Rstn_i => cmdfifo_addr_reg[29].ACLR
Rstn_i => cmdfifo_addr_reg[30].ACLR
Rstn_i => cmdfifo_addr_reg[31].ACLR
Rstn_i => msi_req_reg.ACLR
Rstn_i => np_header_avail_reg.ACLR
Rstn_i => irq_ack_reg.ACLR
Rstn_i => tag_available_reg.ACLR
Rstn_i => output_fifo_ok_reg.ACLR
Rstn_i => adapter_fifo_write_cntr[0].ACLR
Rstn_i => adapter_fifo_write_cntr[1].ACLR
Rstn_i => adapter_fifo_write_cntr[2].ACLR
Rstn_i => adapter_fifo_write_cntr[3].ACLR
Rstn_i => adapter_fifo_write_cntr[4].ACLR
Rstn_i => pld_clk_inuse_reg.ACLR
Rstn_i => pulse_width_cntr[0].ACLR
Rstn_i => pulse_width_cntr[1].ACLR
Rstn_i => pulse_width_cntr[2].ACLR
Rstn_i => pulse_width_cntr[3].ACLR
Rstn_i => output_fifo_data_in_reg[0].ACLR
Rstn_i => output_fifo_data_in_reg[1].ACLR
Rstn_i => output_fifo_data_in_reg[2].ACLR
Rstn_i => output_fifo_data_in_reg[3].ACLR
Rstn_i => output_fifo_data_in_reg[4].ACLR
Rstn_i => output_fifo_data_in_reg[5].ACLR
Rstn_i => output_fifo_data_in_reg[6].ACLR
Rstn_i => output_fifo_data_in_reg[7].ACLR
Rstn_i => output_fifo_data_in_reg[8].ACLR
Rstn_i => output_fifo_data_in_reg[9].ACLR
Rstn_i => output_fifo_data_in_reg[10].ACLR
Rstn_i => output_fifo_data_in_reg[11].ACLR
Rstn_i => output_fifo_data_in_reg[12].ACLR
Rstn_i => output_fifo_data_in_reg[13].ACLR
Rstn_i => output_fifo_data_in_reg[14].ACLR
Rstn_i => output_fifo_data_in_reg[15].ACLR
Rstn_i => output_fifo_data_in_reg[16].ACLR
Rstn_i => output_fifo_data_in_reg[17].ACLR
Rstn_i => output_fifo_data_in_reg[18].ACLR
Rstn_i => output_fifo_data_in_reg[19].ACLR
Rstn_i => output_fifo_data_in_reg[20].ACLR
Rstn_i => output_fifo_data_in_reg[21].ACLR
Rstn_i => output_fifo_data_in_reg[22].ACLR
Rstn_i => output_fifo_data_in_reg[23].ACLR
Rstn_i => output_fifo_data_in_reg[24].ACLR
Rstn_i => output_fifo_data_in_reg[25].ACLR
Rstn_i => output_fifo_data_in_reg[26].ACLR
Rstn_i => output_fifo_data_in_reg[27].ACLR
Rstn_i => output_fifo_data_in_reg[28].ACLR
Rstn_i => output_fifo_data_in_reg[29].ACLR
Rstn_i => output_fifo_data_in_reg[30].ACLR
Rstn_i => output_fifo_data_in_reg[31].ACLR
Rstn_i => output_fifo_data_in_reg[32].ACLR
Rstn_i => output_fifo_data_in_reg[33].ACLR
Rstn_i => output_fifo_data_in_reg[34].ACLR
Rstn_i => output_fifo_data_in_reg[35].ACLR
Rstn_i => output_fifo_data_in_reg[36].ACLR
Rstn_i => output_fifo_data_in_reg[37].ACLR
Rstn_i => output_fifo_data_in_reg[38].ACLR
Rstn_i => output_fifo_data_in_reg[39].ACLR
Rstn_i => output_fifo_data_in_reg[40].ACLR
Rstn_i => output_fifo_data_in_reg[41].ACLR
Rstn_i => output_fifo_data_in_reg[42].ACLR
Rstn_i => output_fifo_data_in_reg[43].ACLR
Rstn_i => output_fifo_data_in_reg[44].ACLR
Rstn_i => output_fifo_data_in_reg[45].ACLR
Rstn_i => output_fifo_data_in_reg[46].ACLR
Rstn_i => output_fifo_data_in_reg[47].ACLR
Rstn_i => output_fifo_data_in_reg[48].ACLR
Rstn_i => output_fifo_data_in_reg[49].ACLR
Rstn_i => output_fifo_data_in_reg[50].ACLR
Rstn_i => output_fifo_data_in_reg[51].ACLR
Rstn_i => output_fifo_data_in_reg[52].ACLR
Rstn_i => output_fifo_data_in_reg[53].ACLR
Rstn_i => output_fifo_data_in_reg[54].ACLR
Rstn_i => output_fifo_data_in_reg[55].ACLR
Rstn_i => output_fifo_data_in_reg[56].ACLR
Rstn_i => output_fifo_data_in_reg[57].ACLR
Rstn_i => output_fifo_data_in_reg[58].ACLR
Rstn_i => output_fifo_data_in_reg[59].ACLR
Rstn_i => output_fifo_data_in_reg[60].ACLR
Rstn_i => output_fifo_data_in_reg[61].ACLR
Rstn_i => output_fifo_data_in_reg[62].ACLR
Rstn_i => output_fifo_data_in_reg[63].ACLR
Rstn_i => output_fifo_data_in_reg[64].ACLR
Rstn_i => output_fifo_data_in_reg[65].ACLR
Rstn_i => output_fifo_wrreq_reg.ACLR
Rstn_i => cpl_addr_reg[0].ACLR
Rstn_i => cpl_addr_reg[1].ACLR
Rstn_i => cpl_addr_reg[2].ACLR
Rstn_i => cpl_addr_reg[3].ACLR
Rstn_i => cpl_addr_reg[4].ACLR
Rstn_i => cpl_addr_reg[5].ACLR
Rstn_i => cpl_addr_reg[6].ACLR
Rstn_i => cpl_addr_reg[7].ACLR
Rstn_i => cpl_addr_reg[8].ACLR
Rstn_i => cpl_dat_cntr[0].ACLR
Rstn_i => cpl_dat_cntr[1].ACLR
Rstn_i => cpl_dat_cntr[2].ACLR
Rstn_i => cpl_dat_cntr[3].ACLR
Rstn_i => cpl_dat_cntr[4].ACLR
Rstn_i => cpl_dat_cntr[5].ACLR
Rstn_i => cpl_dat_cntr[6].ACLR
Rstn_i => cpl_dat_cntr[7].ACLR
Rstn_i => cpl_dat_cntr[8].ACLR
Rstn_i => cpl_dat_cntr[9].ACLR
Rstn_i => wr_dat_cntr[0].ACLR
Rstn_i => wr_dat_cntr[1].ACLR
Rstn_i => wr_dat_cntr[2].ACLR
Rstn_i => wr_dat_cntr[3].ACLR
Rstn_i => wr_dat_cntr[4].ACLR
Rstn_i => wr_dat_cntr[5].ACLR
Rstn_i => wr_dat_cntr[6].ACLR
Rstn_i => wr_dat_cntr[7].ACLR
Rstn_i => wr_dat_cntr[8].ACLR
Rstn_i => wr_dat_cntr[9].ACLR
Rstn_i => rxcplbuff_free_reg.ACLR
Rstn_i => outstanding_tag_cntr[0].ALOAD
Rstn_i => outstanding_tag_cntr[1].ALOAD
Rstn_i => outstanding_tag_cntr[2].ALOAD
Rstn_i => outstanding_tag_cntr[3].ALOAD
Rstn_i => outstanding_tag_cntr[4].ALOAD
Rstn_i => outstanding_tag_cntr[5].ALOAD
Rstn_i => sm_cpl_hdr2_reg.ACLR
Rstn_i => sm_cpldata_reg.ACLR
Rstn_i => cpl_dwsent_reg[0].ACLR
Rstn_i => cpl_dwsent_reg[1].ACLR
Rstn_i => cpl_dwsent_reg[2].ACLR
Rstn_i => cpl_dwsent_reg[3].ACLR
Rstn_i => cpl_dwsent_reg[4].ACLR
Rstn_i => cpl_dwsent_reg[5].ACLR
Rstn_i => cpl_dwsent_reg[6].ACLR
Rstn_i => cpl_dwsent_reg[7].ACLR
Rstn_i => cpl_dwsent_reg[8].ACLR
Rstn_i => cpl_dwsent_reg[9].ACLR
Rstn_i => output_valid_reg.ACLR
Rstn_i => fifo_valid_reg.ACLR
Rstn_i => tx_st_ready_reg.ACLR
Rstn_i => txrp_state[0].ACLR
Rstn_i => txrp_state[1].ACLR
Rstn_i => txrp_state[2].ACLR
Rstn_i => txrp_state[3].ACLR
TxStReady_i => tx_st_ready_reg.DATAIN
TxStData_o[0] <= tx_tlp_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[1] <= tx_tlp_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[2] <= tx_tlp_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[3] <= tx_tlp_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[4] <= tx_tlp_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[5] <= tx_tlp_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[6] <= tx_tlp_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[7] <= tx_tlp_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[8] <= tx_tlp_out_reg[8].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[9] <= tx_tlp_out_reg[9].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[10] <= tx_tlp_out_reg[10].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[11] <= tx_tlp_out_reg[11].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[12] <= tx_tlp_out_reg[12].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[13] <= tx_tlp_out_reg[13].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[14] <= tx_tlp_out_reg[14].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[15] <= tx_tlp_out_reg[15].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[16] <= tx_tlp_out_reg[16].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[17] <= tx_tlp_out_reg[17].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[18] <= tx_tlp_out_reg[18].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[19] <= tx_tlp_out_reg[19].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[20] <= tx_tlp_out_reg[20].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[21] <= tx_tlp_out_reg[21].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[22] <= tx_tlp_out_reg[22].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[23] <= tx_tlp_out_reg[23].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[24] <= tx_tlp_out_reg[24].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[25] <= tx_tlp_out_reg[25].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[26] <= tx_tlp_out_reg[26].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[27] <= tx_tlp_out_reg[27].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[28] <= tx_tlp_out_reg[28].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[29] <= tx_tlp_out_reg[29].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[30] <= tx_tlp_out_reg[30].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[31] <= tx_tlp_out_reg[31].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[32] <= tx_tlp_out_reg[32].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[33] <= tx_tlp_out_reg[33].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[34] <= tx_tlp_out_reg[34].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[35] <= tx_tlp_out_reg[35].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[36] <= tx_tlp_out_reg[36].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[37] <= tx_tlp_out_reg[37].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[38] <= tx_tlp_out_reg[38].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[39] <= tx_tlp_out_reg[39].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[40] <= tx_tlp_out_reg[40].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[41] <= tx_tlp_out_reg[41].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[42] <= tx_tlp_out_reg[42].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[43] <= tx_tlp_out_reg[43].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[44] <= tx_tlp_out_reg[44].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[45] <= tx_tlp_out_reg[45].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[46] <= tx_tlp_out_reg[46].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[47] <= tx_tlp_out_reg[47].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[48] <= tx_tlp_out_reg[48].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[49] <= tx_tlp_out_reg[49].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[50] <= tx_tlp_out_reg[50].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[51] <= tx_tlp_out_reg[51].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[52] <= tx_tlp_out_reg[52].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[53] <= tx_tlp_out_reg[53].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[54] <= tx_tlp_out_reg[54].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[55] <= tx_tlp_out_reg[55].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[56] <= tx_tlp_out_reg[56].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[57] <= tx_tlp_out_reg[57].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[58] <= tx_tlp_out_reg[58].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[59] <= tx_tlp_out_reg[59].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[60] <= tx_tlp_out_reg[60].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[61] <= tx_tlp_out_reg[61].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[62] <= tx_tlp_out_reg[62].DB_MAX_OUTPUT_PORT_TYPE
TxStData_o[63] <= tx_tlp_out_reg[63].DB_MAX_OUTPUT_PORT_TYPE
TxStParity_o[0] <= <GND>
TxStParity_o[1] <= <GND>
TxStParity_o[2] <= <GND>
TxStParity_o[3] <= <GND>
TxStParity_o[4] <= <GND>
TxStParity_o[5] <= <GND>
TxStParity_o[6] <= <GND>
TxStParity_o[7] <= <GND>
TxStParity_o[8] <= <GND>
TxStParity_o[9] <= <GND>
TxStParity_o[10] <= <GND>
TxStParity_o[11] <= <GND>
TxStParity_o[12] <= <GND>
TxStParity_o[13] <= <GND>
TxStParity_o[14] <= <GND>
TxStParity_o[15] <= <GND>
TxStParity_o[16] <= <GND>
TxStParity_o[17] <= <GND>
TxStParity_o[18] <= <GND>
TxStParity_o[19] <= <GND>
TxStParity_o[20] <= <GND>
TxStParity_o[21] <= <GND>
TxStParity_o[22] <= <GND>
TxStParity_o[23] <= <GND>
TxStParity_o[24] <= <GND>
TxStParity_o[25] <= <GND>
TxStParity_o[26] <= <GND>
TxStParity_o[27] <= <GND>
TxStParity_o[28] <= <GND>
TxStParity_o[29] <= <GND>
TxStParity_o[30] <= <GND>
TxStParity_o[31] <= <GND>
TxStErr_o <= <GND>
TxStSop_o <= tx_sop_out_reg.DB_MAX_OUTPUT_PORT_TYPE
TxStEop_o <= tx_eop_out_reg.DB_MAX_OUTPUT_PORT_TYPE
TxStEmpty_o[0] <= <GND>
TxStEmpty_o[1] <= <GND>
TxStValid_o <= output_transmit.DB_MAX_OUTPUT_PORT_TYPE
TxAdapterFifoEmpty_i => always12.IN1
TxCredHipCons_i[0] => ~NO_FANOUT~
TxCredHipCons_i[1] => ~NO_FANOUT~
TxCredHipCons_i[2] => ~NO_FANOUT~
TxCredHipCons_i[3] => ~NO_FANOUT~
TxCredHipCons_i[4] => ~NO_FANOUT~
TxCredHipCons_i[5] => ~NO_FANOUT~
TxCredInfinit_i[0] => ~NO_FANOUT~
TxCredInfinit_i[1] => ~NO_FANOUT~
TxCredInfinit_i[2] => ~NO_FANOUT~
TxCredInfinit_i[3] => ~NO_FANOUT~
TxCredInfinit_i[4] => ~NO_FANOUT~
TxCredInfinit_i[5] => ~NO_FANOUT~
TxCredNpHdrLimit_i[0] => ~NO_FANOUT~
TxCredNpHdrLimit_i[1] => ~NO_FANOUT~
TxCredNpHdrLimit_i[2] => ~NO_FANOUT~
TxCredNpHdrLimit_i[3] => ~NO_FANOUT~
TxCredNpHdrLimit_i[4] => ~NO_FANOUT~
TxCredNpHdrLimit_i[5] => ~NO_FANOUT~
TxCredNpHdrLimit_i[6] => ~NO_FANOUT~
TxCredNpHdrLimit_i[7] => ~NO_FANOUT~
ko_cpl_spc_header[0] => ~NO_FANOUT~
ko_cpl_spc_header[1] => ~NO_FANOUT~
ko_cpl_spc_header[2] => ~NO_FANOUT~
ko_cpl_spc_header[3] => ~NO_FANOUT~
ko_cpl_spc_header[4] => ~NO_FANOUT~
ko_cpl_spc_header[5] => ~NO_FANOUT~
ko_cpl_spc_header[6] => ~NO_FANOUT~
ko_cpl_spc_header[7] => ~NO_FANOUT~
ko_cpl_spc_data[0] => ~NO_FANOUT~
ko_cpl_spc_data[1] => ~NO_FANOUT~
ko_cpl_spc_data[2] => ~NO_FANOUT~
ko_cpl_spc_data[3] => ~NO_FANOUT~
ko_cpl_spc_data[4] => ~NO_FANOUT~
ko_cpl_spc_data[5] => ~NO_FANOUT~
ko_cpl_spc_data[6] => ~NO_FANOUT~
ko_cpl_spc_data[7] => ~NO_FANOUT~
ko_cpl_spc_data[8] => ~NO_FANOUT~
ko_cpl_spc_data[9] => ~NO_FANOUT~
ko_cpl_spc_data[10] => ~NO_FANOUT~
ko_cpl_spc_data[11] => ~NO_FANOUT~
TxCredit_i[0] => ~NO_FANOUT~
TxCredit_i[1] => ~NO_FANOUT~
TxCredit_i[2] => ~NO_FANOUT~
TxCredit_i[3] => ~NO_FANOUT~
TxCredit_i[4] => ~NO_FANOUT~
TxCredit_i[5] => ~NO_FANOUT~
TxCredit_i[6] => ~NO_FANOUT~
TxCredit_i[7] => ~NO_FANOUT~
TxCredit_i[8] => ~NO_FANOUT~
TxCredit_i[9] => ~NO_FANOUT~
TxCredit_i[10] => ~NO_FANOUT~
TxCredit_i[11] => ~NO_FANOUT~
TxCredit_i[12] => ~NO_FANOUT~
TxCredit_i[13] => ~NO_FANOUT~
TxCredit_i[14] => ~NO_FANOUT~
TxCredit_i[15] => Equal2.IN2
TxCredit_i[16] => Equal2.IN1
TxCredit_i[17] => Equal2.IN0
TxCredit_i[18] => ~NO_FANOUT~
TxCredit_i[19] => ~NO_FANOUT~
TxCredit_i[20] => ~NO_FANOUT~
TxCredit_i[21] => ~NO_FANOUT~
TxCredit_i[22] => ~NO_FANOUT~
TxCredit_i[23] => ~NO_FANOUT~
TxCredit_i[24] => ~NO_FANOUT~
TxCredit_i[25] => ~NO_FANOUT~
TxCredit_i[26] => ~NO_FANOUT~
TxCredit_i[27] => ~NO_FANOUT~
TxCredit_i[28] => ~NO_FANOUT~
TxCredit_i[29] => ~NO_FANOUT~
TxCredit_i[30] => ~NO_FANOUT~
TxCredit_i[31] => ~NO_FANOUT~
TxCredit_i[32] => ~NO_FANOUT~
TxCredit_i[33] => ~NO_FANOUT~
TxCredit_i[34] => ~NO_FANOUT~
TxCredit_i[35] => ~NO_FANOUT~
TxNpCredOne_i => np_header_avail.IN1
CmdFifoDat_i[0] => addr_low[0].DATAA
CmdFifoDat_i[0] => lower_adr[0].DATAA
CmdFifoDat_i[1] => addr_low[1].DATAA
CmdFifoDat_i[1] => lower_adr[1].DATAA
CmdFifoDat_i[2] => addr_low[2].DATAA
CmdFifoDat_i[2] => lower_adr[2].DATAA
CmdFifoDat_i[2] => addr_bit2.DATAA
CmdFifoDat_i[3] => addr_low[3].DATAA
CmdFifoDat_i[3] => lower_adr[3].DATAA
CmdFifoDat_i[4] => addr_low[4].DATAA
CmdFifoDat_i[4] => lower_adr[4].DATAA
CmdFifoDat_i[5] => addr_low[5].DATAA
CmdFifoDat_i[5] => lower_adr[5].DATAA
CmdFifoDat_i[6] => addr_low[6].DATAA
CmdFifoDat_i[6] => lower_adr[6].DATAA
CmdFifoDat_i[7] => addr_low[7].DATAA
CmdFifoDat_i[7] => cpl_tag[0].DATAA
CmdFifoDat_i[8] => addr_low[8].DATAA
CmdFifoDat_i[8] => cpl_tag[1].DATAA
CmdFifoDat_i[9] => addr_low[9].DATAA
CmdFifoDat_i[9] => cpl_tag[2].DATAA
CmdFifoDat_i[10] => addr_low[10].DATAA
CmdFifoDat_i[10] => cpl_tag[3].DATAA
CmdFifoDat_i[11] => addr_low[11].DATAA
CmdFifoDat_i[11] => cpl_tag[4].DATAA
CmdFifoDat_i[12] => addr_low[12].DATAA
CmdFifoDat_i[12] => cpl_tag[5].DATAA
CmdFifoDat_i[13] => addr_low[13].DATAA
CmdFifoDat_i[13] => cpl_tag[6].DATAA
CmdFifoDat_i[14] => addr_low[14].DATAA
CmdFifoDat_i[14] => cpl_tag[7].DATAA
CmdFifoDat_i[15] => addr_low[15].DATAA
CmdFifoDat_i[15] => cpl_req_id[0].DATAA
CmdFifoDat_i[16] => addr_low[16].DATAA
CmdFifoDat_i[16] => cpl_req_id[1].DATAA
CmdFifoDat_i[17] => addr_low[17].DATAA
CmdFifoDat_i[17] => cpl_req_id[2].DATAA
CmdFifoDat_i[18] => addr_low[18].DATAA
CmdFifoDat_i[18] => cpl_req_id[3].DATAA
CmdFifoDat_i[19] => addr_low[19].DATAA
CmdFifoDat_i[19] => cpl_req_id[4].DATAA
CmdFifoDat_i[20] => addr_low[20].DATAA
CmdFifoDat_i[20] => cpl_req_id[5].DATAA
CmdFifoDat_i[21] => addr_low[21].DATAA
CmdFifoDat_i[21] => cpl_req_id[6].DATAA
CmdFifoDat_i[22] => addr_low[22].DATAA
CmdFifoDat_i[22] => cpl_req_id[7].DATAA
CmdFifoDat_i[23] => addr_low[23].DATAA
CmdFifoDat_i[23] => cpl_req_id[8].DATAA
CmdFifoDat_i[24] => addr_low[24].DATAA
CmdFifoDat_i[24] => cpl_req_id[9].DATAA
CmdFifoDat_i[25] => addr_low[25].DATAA
CmdFifoDat_i[25] => cpl_req_id[10].DATAA
CmdFifoDat_i[26] => addr_low[26].DATAA
CmdFifoDat_i[26] => cpl_req_id[11].DATAA
CmdFifoDat_i[27] => addr_low[27].DATAA
CmdFifoDat_i[27] => cpl_req_id[12].DATAA
CmdFifoDat_i[28] => addr_low[28].DATAA
CmdFifoDat_i[28] => cpl_req_id[13].DATAA
CmdFifoDat_i[29] => addr_low[29].DATAA
CmdFifoDat_i[29] => cpl_req_id[14].DATAA
CmdFifoDat_i[30] => addr_low[30].DATAA
CmdFifoDat_i[30] => cpl_req_id[15].DATAA
CmdFifoDat_i[31] => addr_low[31].DATAA
CmdFifoDat_i[31] => cpl_header1[47].DATAA
CmdFifoDat_i[32] => ~NO_FANOUT~
CmdFifoDat_i[33] => ~NO_FANOUT~
CmdFifoDat_i[34] => ~NO_FANOUT~
CmdFifoDat_i[35] => ~NO_FANOUT~
CmdFifoDat_i[36] => ~NO_FANOUT~
CmdFifoDat_i[37] => ~NO_FANOUT~
CmdFifoDat_i[38] => ~NO_FANOUT~
CmdFifoDat_i[39] => ~NO_FANOUT~
CmdFifoDat_i[40] => ~NO_FANOUT~
CmdFifoDat_i[41] => ~NO_FANOUT~
CmdFifoDat_i[42] => ~NO_FANOUT~
CmdFifoDat_i[43] => ~NO_FANOUT~
CmdFifoDat_i[44] => ~NO_FANOUT~
CmdFifoDat_i[45] => ~NO_FANOUT~
CmdFifoDat_i[46] => ~NO_FANOUT~
CmdFifoDat_i[47] => ~NO_FANOUT~
CmdFifoDat_i[48] => ~NO_FANOUT~
CmdFifoDat_i[49] => ~NO_FANOUT~
CmdFifoDat_i[50] => ~NO_FANOUT~
CmdFifoDat_i[51] => ~NO_FANOUT~
CmdFifoDat_i[52] => ~NO_FANOUT~
CmdFifoDat_i[53] => ~NO_FANOUT~
CmdFifoDat_i[54] => ~NO_FANOUT~
CmdFifoDat_i[55] => ~NO_FANOUT~
CmdFifoDat_i[56] => ~NO_FANOUT~
CmdFifoDat_i[57] => ~NO_FANOUT~
CmdFifoDat_i[58] => ~NO_FANOUT~
CmdFifoDat_i[59] => ~NO_FANOUT~
CmdFifoDat_i[60] => ~NO_FANOUT~
CmdFifoDat_i[61] => ~NO_FANOUT~
CmdFifoDat_i[62] => ~NO_FANOUT~
CmdFifoDat_i[63] => ~NO_FANOUT~
CmdFifoDat_i[64] => is_rd_32.DATAA
CmdFifoDat_i[65] => is_rd_64.DATAA
CmdFifoDat_i[66] => is_wr_32.DATAA
CmdFifoDat_i[67] => is_wr_64.DATAA
CmdFifoDat_i[68] => is_cpl.DATAA
CmdFifoDat_i[68] => msi_req.IN0
CmdFifoDat_i[69] => is_flush_cpl.DATAA
CmdFifoDat_i[70] => fbe[0].DATAA
CmdFifoDat_i[70] => cpl_remain_bytes[0].DATAA
CmdFifoDat_i[71] => fbe[1].DATAA
CmdFifoDat_i[71] => cpl_remain_bytes[1].DATAA
CmdFifoDat_i[72] => fbe[2].DATAA
CmdFifoDat_i[72] => cpl_remain_bytes[2].DATAA
CmdFifoDat_i[73] => fbe[3].DATAA
CmdFifoDat_i[73] => cpl_remain_bytes[3].DATAA
CmdFifoDat_i[74] => req_tag[0].DATAA
CmdFifoDat_i[74] => cpl_remain_bytes[4].DATAA
CmdFifoDat_i[75] => req_tag[1].DATAA
CmdFifoDat_i[75] => cpl_remain_bytes[5].DATAA
CmdFifoDat_i[76] => req_tag[2].DATAA
CmdFifoDat_i[76] => cpl_remain_bytes[6].DATAA
CmdFifoDat_i[77] => req_tag[3].DATAA
CmdFifoDat_i[77] => cpl_remain_bytes[7].DATAA
CmdFifoDat_i[78] => req_tag[4].DATAA
CmdFifoDat_i[78] => cpl_remain_bytes[8].DATAA
CmdFifoDat_i[79] => req_tag[5].DATAA
CmdFifoDat_i[79] => cpl_remain_bytes[9].DATAA
CmdFifoDat_i[80] => req_tag[6].DATAA
CmdFifoDat_i[80] => cpl_remain_bytes[10].DATAA
CmdFifoDat_i[81] => req_tag[7].DATAA
CmdFifoDat_i[81] => cpl_remain_bytes[11].DATAA
CmdFifoDat_i[81] => msi_req.IN1
CmdFifoDat_i[82] => cpl_tc[0].DATAA
CmdFifoDat_i[83] => cpl_tc[1].DATAA
CmdFifoDat_i[84] => cpl_tc[2].DATAA
CmdFifoDat_i[85] => dw_len.DATAA
CmdFifoDat_i[86] => dw_len.DATAA
CmdFifoDat_i[87] => dw_len.DATAA
CmdFifoDat_i[88] => dw_len.DATAA
CmdFifoDat_i[89] => dw_len.DATAA
CmdFifoDat_i[90] => dw_len.DATAA
CmdFifoDat_i[91] => dw_len.DATAA
CmdFifoDat_i[92] => dw_len.DATAA
CmdFifoDat_i[93] => dw_len.DATAA
CmdFifoDat_i[94] => lbe[0].DATAA
CmdFifoDat_i[94] => cpl_attr[0].DATAA
CmdFifoDat_i[95] => lbe[1].DATAA
CmdFifoDat_i[95] => cpl_attr[1].DATAA
CmdFifoDat_i[96] => lbe[2].DATAA
CmdFifoDat_i[97] => lbe[3].DATAA
CmdFifoEmpty_i => always12.IN0
CmdFifoEmpty_i => CmdFifoRdReq_o.IN1
CmdFifoEmpty_i => CmdFifoRdReq_o.IN1
CmdFifoEmpty_i => always12.IN1
CmdFifoRdReq_o <= CmdFifoRdReq_o.DB_MAX_OUTPUT_PORT_TYPE
RdBypassFifoEmpty_i => CmdFifoRdReq_o.IN1
RdBypassFifoEmpty_i => to_pop_bpfifo.IN1
RdBypassFifoEmpty_i => always12.IN1
RdBypassFifoEmpty_i => always12.IN1
RdBypassFifoFull_i => ~NO_FANOUT~
RdBypassFifoUsedw_i[0] => ~NO_FANOUT~
RdBypassFifoUsedw_i[1] => ~NO_FANOUT~
RdBypassFifoUsedw_i[2] => ~NO_FANOUT~
RdBypassFifoUsedw_i[3] => ~NO_FANOUT~
RdBypassFifoUsedw_i[4] => ~NO_FANOUT~
RdBypassFifoUsedw_i[5] => ~NO_FANOUT~
RdBypassFifoUsedw_i[6] => ~NO_FANOUT~
RdBypassFifoDat_i[0] => addr_low[0].DATAB
RdBypassFifoDat_i[0] => lower_adr[0].DATAB
RdBypassFifoDat_i[1] => addr_low[1].DATAB
RdBypassFifoDat_i[1] => lower_adr[1].DATAB
RdBypassFifoDat_i[2] => addr_low[2].DATAB
RdBypassFifoDat_i[2] => lower_adr[2].DATAB
RdBypassFifoDat_i[2] => addr_bit2.DATAB
RdBypassFifoDat_i[3] => addr_low[3].DATAB
RdBypassFifoDat_i[3] => lower_adr[3].DATAB
RdBypassFifoDat_i[4] => addr_low[4].DATAB
RdBypassFifoDat_i[4] => lower_adr[4].DATAB
RdBypassFifoDat_i[5] => addr_low[5].DATAB
RdBypassFifoDat_i[5] => lower_adr[5].DATAB
RdBypassFifoDat_i[6] => addr_low[6].DATAB
RdBypassFifoDat_i[6] => lower_adr[6].DATAB
RdBypassFifoDat_i[7] => addr_low[7].DATAB
RdBypassFifoDat_i[7] => cpl_tag[0].DATAB
RdBypassFifoDat_i[8] => addr_low[8].DATAB
RdBypassFifoDat_i[8] => cpl_tag[1].DATAB
RdBypassFifoDat_i[9] => addr_low[9].DATAB
RdBypassFifoDat_i[9] => cpl_tag[2].DATAB
RdBypassFifoDat_i[10] => addr_low[10].DATAB
RdBypassFifoDat_i[10] => cpl_tag[3].DATAB
RdBypassFifoDat_i[11] => addr_low[11].DATAB
RdBypassFifoDat_i[11] => cpl_tag[4].DATAB
RdBypassFifoDat_i[12] => addr_low[12].DATAB
RdBypassFifoDat_i[12] => cpl_tag[5].DATAB
RdBypassFifoDat_i[13] => addr_low[13].DATAB
RdBypassFifoDat_i[13] => cpl_tag[6].DATAB
RdBypassFifoDat_i[14] => addr_low[14].DATAB
RdBypassFifoDat_i[14] => cpl_tag[7].DATAB
RdBypassFifoDat_i[15] => addr_low[15].DATAB
RdBypassFifoDat_i[15] => cpl_req_id[0].DATAB
RdBypassFifoDat_i[16] => addr_low[16].DATAB
RdBypassFifoDat_i[16] => cpl_req_id[1].DATAB
RdBypassFifoDat_i[17] => addr_low[17].DATAB
RdBypassFifoDat_i[17] => cpl_req_id[2].DATAB
RdBypassFifoDat_i[18] => addr_low[18].DATAB
RdBypassFifoDat_i[18] => cpl_req_id[3].DATAB
RdBypassFifoDat_i[19] => addr_low[19].DATAB
RdBypassFifoDat_i[19] => cpl_req_id[4].DATAB
RdBypassFifoDat_i[20] => addr_low[20].DATAB
RdBypassFifoDat_i[20] => cpl_req_id[5].DATAB
RdBypassFifoDat_i[21] => addr_low[21].DATAB
RdBypassFifoDat_i[21] => cpl_req_id[6].DATAB
RdBypassFifoDat_i[22] => addr_low[22].DATAB
RdBypassFifoDat_i[22] => cpl_req_id[7].DATAB
RdBypassFifoDat_i[23] => addr_low[23].DATAB
RdBypassFifoDat_i[23] => cpl_req_id[8].DATAB
RdBypassFifoDat_i[24] => addr_low[24].DATAB
RdBypassFifoDat_i[24] => cpl_req_id[9].DATAB
RdBypassFifoDat_i[25] => addr_low[25].DATAB
RdBypassFifoDat_i[25] => cpl_req_id[10].DATAB
RdBypassFifoDat_i[26] => addr_low[26].DATAB
RdBypassFifoDat_i[26] => cpl_req_id[11].DATAB
RdBypassFifoDat_i[27] => addr_low[27].DATAB
RdBypassFifoDat_i[27] => cpl_req_id[12].DATAB
RdBypassFifoDat_i[28] => addr_low[28].DATAB
RdBypassFifoDat_i[28] => cpl_req_id[13].DATAB
RdBypassFifoDat_i[29] => addr_low[29].DATAB
RdBypassFifoDat_i[29] => cpl_req_id[14].DATAB
RdBypassFifoDat_i[30] => addr_low[30].DATAB
RdBypassFifoDat_i[30] => cpl_req_id[15].DATAB
RdBypassFifoDat_i[31] => addr_low[31].DATAB
RdBypassFifoDat_i[31] => cpl_header1[47].DATAB
RdBypassFifoDat_i[32] => ~NO_FANOUT~
RdBypassFifoDat_i[33] => ~NO_FANOUT~
RdBypassFifoDat_i[34] => ~NO_FANOUT~
RdBypassFifoDat_i[35] => ~NO_FANOUT~
RdBypassFifoDat_i[36] => ~NO_FANOUT~
RdBypassFifoDat_i[37] => ~NO_FANOUT~
RdBypassFifoDat_i[38] => ~NO_FANOUT~
RdBypassFifoDat_i[39] => ~NO_FANOUT~
RdBypassFifoDat_i[40] => ~NO_FANOUT~
RdBypassFifoDat_i[41] => ~NO_FANOUT~
RdBypassFifoDat_i[42] => ~NO_FANOUT~
RdBypassFifoDat_i[43] => ~NO_FANOUT~
RdBypassFifoDat_i[44] => ~NO_FANOUT~
RdBypassFifoDat_i[45] => ~NO_FANOUT~
RdBypassFifoDat_i[46] => ~NO_FANOUT~
RdBypassFifoDat_i[47] => ~NO_FANOUT~
RdBypassFifoDat_i[48] => ~NO_FANOUT~
RdBypassFifoDat_i[49] => ~NO_FANOUT~
RdBypassFifoDat_i[50] => ~NO_FANOUT~
RdBypassFifoDat_i[51] => ~NO_FANOUT~
RdBypassFifoDat_i[52] => ~NO_FANOUT~
RdBypassFifoDat_i[53] => ~NO_FANOUT~
RdBypassFifoDat_i[54] => ~NO_FANOUT~
RdBypassFifoDat_i[55] => ~NO_FANOUT~
RdBypassFifoDat_i[56] => ~NO_FANOUT~
RdBypassFifoDat_i[57] => ~NO_FANOUT~
RdBypassFifoDat_i[58] => ~NO_FANOUT~
RdBypassFifoDat_i[59] => ~NO_FANOUT~
RdBypassFifoDat_i[60] => ~NO_FANOUT~
RdBypassFifoDat_i[61] => ~NO_FANOUT~
RdBypassFifoDat_i[62] => ~NO_FANOUT~
RdBypassFifoDat_i[63] => ~NO_FANOUT~
RdBypassFifoDat_i[64] => is_rd_32.DATAB
RdBypassFifoDat_i[65] => is_rd_64.DATAB
RdBypassFifoDat_i[66] => is_wr_32.DATAB
RdBypassFifoDat_i[67] => is_wr_64.DATAB
RdBypassFifoDat_i[68] => ~NO_FANOUT~
RdBypassFifoDat_i[69] => is_flush_cpl.DATAB
RdBypassFifoDat_i[70] => fbe[0].DATAB
RdBypassFifoDat_i[70] => cpl_remain_bytes[0].DATAB
RdBypassFifoDat_i[71] => fbe[1].DATAB
RdBypassFifoDat_i[71] => cpl_remain_bytes[1].DATAB
RdBypassFifoDat_i[72] => fbe[2].DATAB
RdBypassFifoDat_i[72] => cpl_remain_bytes[2].DATAB
RdBypassFifoDat_i[73] => fbe[3].DATAB
RdBypassFifoDat_i[73] => cpl_remain_bytes[3].DATAB
RdBypassFifoDat_i[74] => req_tag[0].DATAB
RdBypassFifoDat_i[74] => cpl_remain_bytes[4].DATAB
RdBypassFifoDat_i[75] => req_tag[1].DATAB
RdBypassFifoDat_i[75] => cpl_remain_bytes[5].DATAB
RdBypassFifoDat_i[76] => req_tag[2].DATAB
RdBypassFifoDat_i[76] => cpl_remain_bytes[6].DATAB
RdBypassFifoDat_i[77] => req_tag[3].DATAB
RdBypassFifoDat_i[77] => cpl_remain_bytes[7].DATAB
RdBypassFifoDat_i[78] => req_tag[4].DATAB
RdBypassFifoDat_i[78] => cpl_remain_bytes[8].DATAB
RdBypassFifoDat_i[79] => req_tag[5].DATAB
RdBypassFifoDat_i[79] => cpl_remain_bytes[9].DATAB
RdBypassFifoDat_i[80] => req_tag[6].DATAB
RdBypassFifoDat_i[80] => cpl_remain_bytes[10].DATAB
RdBypassFifoDat_i[81] => req_tag[7].DATAB
RdBypassFifoDat_i[81] => cpl_remain_bytes[11].DATAB
RdBypassFifoDat_i[81] => msi_req.DATAB
RdBypassFifoDat_i[82] => cpl_tc[0].DATAB
RdBypassFifoDat_i[83] => cpl_tc[1].DATAB
RdBypassFifoDat_i[84] => cpl_tc[2].DATAB
RdBypassFifoDat_i[85] => dw_len.DATAB
RdBypassFifoDat_i[86] => dw_len.DATAB
RdBypassFifoDat_i[87] => dw_len.DATAB
RdBypassFifoDat_i[88] => dw_len.DATAB
RdBypassFifoDat_i[89] => dw_len.DATAB
RdBypassFifoDat_i[90] => dw_len.DATAB
RdBypassFifoDat_i[91] => dw_len.DATAB
RdBypassFifoDat_i[92] => dw_len.DATAB
RdBypassFifoDat_i[93] => dw_len.DATAB
RdBypassFifoDat_i[94] => lbe[0].DATAB
RdBypassFifoDat_i[94] => cpl_attr[0].DATAB
RdBypassFifoDat_i[95] => lbe[1].DATAB
RdBypassFifoDat_i[95] => cpl_attr[1].DATAB
RdBypassFifoDat_i[96] => lbe[2].DATAB
RdBypassFifoDat_i[97] => lbe[3].DATAB
RdBypassFifoWrReq_o <= tx_state[15].DB_MAX_OUTPUT_PORT_TYPE
RdBypassFifoRdReq_o <= tx_state[12].DB_MAX_OUTPUT_PORT_TYPE
CplBuffRdAddr_o[0] <= CplBuffRdAddr_o.DB_MAX_OUTPUT_PORT_TYPE
CplBuffRdAddr_o[1] <= CplBuffRdAddr_o.DB_MAX_OUTPUT_PORT_TYPE
CplBuffRdAddr_o[2] <= CplBuffRdAddr_o.DB_MAX_OUTPUT_PORT_TYPE
CplBuffRdAddr_o[3] <= CplBuffRdAddr_o.DB_MAX_OUTPUT_PORT_TYPE
CplBuffRdAddr_o[4] <= CplBuffRdAddr_o.DB_MAX_OUTPUT_PORT_TYPE
CplBuffRdAddr_o[5] <= CplBuffRdAddr_o.DB_MAX_OUTPUT_PORT_TYPE
CplBuffRdAddr_o[6] <= CplBuffRdAddr_o.DB_MAX_OUTPUT_PORT_TYPE
CplBuffRdAddr_o[7] <= CplBuffRdAddr_o.DB_MAX_OUTPUT_PORT_TYPE
CplBuffRdAddr_o[8] <= CplBuffRdAddr_o.DB_MAX_OUTPUT_PORT_TYPE
TxCplDat_i[0] => tx_completion_data[0].DATAA
TxCplDat_i[1] => tx_completion_data[1].DATAA
TxCplDat_i[2] => tx_completion_data[2].DATAA
TxCplDat_i[3] => tx_completion_data[3].DATAA
TxCplDat_i[4] => tx_completion_data[4].DATAA
TxCplDat_i[5] => tx_completion_data[5].DATAA
TxCplDat_i[6] => tx_completion_data[6].DATAA
TxCplDat_i[7] => tx_completion_data[7].DATAA
TxCplDat_i[8] => tx_completion_data[8].DATAA
TxCplDat_i[9] => tx_completion_data[9].DATAA
TxCplDat_i[10] => tx_completion_data[10].DATAA
TxCplDat_i[11] => tx_completion_data[11].DATAA
TxCplDat_i[12] => tx_completion_data[12].DATAA
TxCplDat_i[13] => tx_completion_data[13].DATAA
TxCplDat_i[14] => tx_completion_data[14].DATAA
TxCplDat_i[15] => tx_completion_data[15].DATAA
TxCplDat_i[16] => tx_completion_data[16].DATAA
TxCplDat_i[17] => tx_completion_data[17].DATAA
TxCplDat_i[18] => tx_completion_data[18].DATAA
TxCplDat_i[19] => tx_completion_data[19].DATAA
TxCplDat_i[20] => tx_completion_data[20].DATAA
TxCplDat_i[21] => tx_completion_data[21].DATAA
TxCplDat_i[22] => tx_completion_data[22].DATAA
TxCplDat_i[23] => tx_completion_data[23].DATAA
TxCplDat_i[24] => tx_completion_data[24].DATAA
TxCplDat_i[25] => tx_completion_data[25].DATAA
TxCplDat_i[26] => tx_completion_data[26].DATAA
TxCplDat_i[27] => tx_completion_data[27].DATAA
TxCplDat_i[28] => tx_completion_data[28].DATAA
TxCplDat_i[29] => tx_completion_data[29].DATAA
TxCplDat_i[30] => tx_completion_data[30].DATAA
TxCplDat_i[31] => tx_completion_data[31].DATAA
TxCplDat_i[32] => cpl_header2[32].DATAA
TxCplDat_i[33] => cpl_header2[33].DATAA
TxCplDat_i[34] => cpl_header2[34].DATAA
TxCplDat_i[35] => cpl_header2[35].DATAA
TxCplDat_i[36] => cpl_header2[36].DATAA
TxCplDat_i[37] => cpl_header2[37].DATAA
TxCplDat_i[38] => cpl_header2[38].DATAA
TxCplDat_i[39] => cpl_header2[39].DATAA
TxCplDat_i[40] => cpl_header2[40].DATAA
TxCplDat_i[41] => cpl_header2[41].DATAA
TxCplDat_i[42] => cpl_header2[42].DATAA
TxCplDat_i[43] => cpl_header2[43].DATAA
TxCplDat_i[44] => cpl_header2[44].DATAA
TxCplDat_i[45] => cpl_header2[45].DATAA
TxCplDat_i[46] => cpl_header2[46].DATAA
TxCplDat_i[47] => cpl_header2[47].DATAA
TxCplDat_i[48] => cpl_header2[48].DATAA
TxCplDat_i[49] => cpl_header2[49].DATAA
TxCplDat_i[50] => cpl_header2[50].DATAA
TxCplDat_i[51] => cpl_header2[51].DATAA
TxCplDat_i[52] => cpl_header2[52].DATAA
TxCplDat_i[53] => cpl_header2[53].DATAA
TxCplDat_i[54] => cpl_header2[54].DATAA
TxCplDat_i[55] => cpl_header2[55].DATAA
TxCplDat_i[56] => cpl_header2[56].DATAA
TxCplDat_i[57] => cpl_header2[57].DATAA
TxCplDat_i[58] => cpl_header2[58].DATAA
TxCplDat_i[59] => cpl_header2[59].DATAA
TxCplDat_i[60] => cpl_header2[60].DATAA
TxCplDat_i[61] => cpl_header2[61].DATAA
TxCplDat_i[62] => cpl_header2[62].DATAA
TxCplDat_i[63] => cpl_header2[63].DATAA
WrDatFifoRdReq_o <= WrDatFifoRdReq_o.DB_MAX_OUTPUT_PORT_TYPE
TxWrDat_i[0] => wr_data.DATAA
TxWrDat_i[1] => wr_data.DATAA
TxWrDat_i[2] => wr_data.DATAA
TxWrDat_i[3] => wr_data.DATAA
TxWrDat_i[4] => wr_data.DATAA
TxWrDat_i[5] => wr_data.DATAA
TxWrDat_i[6] => wr_data.DATAA
TxWrDat_i[7] => wr_data.DATAA
TxWrDat_i[8] => wr_data.DATAA
TxWrDat_i[9] => wr_data.DATAA
TxWrDat_i[10] => wr_data.DATAA
TxWrDat_i[11] => wr_data.DATAA
TxWrDat_i[12] => wr_data.DATAA
TxWrDat_i[13] => wr_data.DATAA
TxWrDat_i[14] => wr_data.DATAA
TxWrDat_i[15] => wr_data.DATAA
TxWrDat_i[16] => wr_data.DATAA
TxWrDat_i[17] => wr_data.DATAA
TxWrDat_i[18] => wr_data.DATAA
TxWrDat_i[19] => wr_data.DATAA
TxWrDat_i[20] => wr_data.DATAA
TxWrDat_i[21] => wr_data.DATAA
TxWrDat_i[22] => wr_data.DATAA
TxWrDat_i[23] => wr_data.DATAA
TxWrDat_i[24] => wr_data.DATAA
TxWrDat_i[25] => wr_data.DATAA
TxWrDat_i[26] => wr_data.DATAA
TxWrDat_i[27] => wr_data.DATAA
TxWrDat_i[28] => wr_data.DATAA
TxWrDat_i[29] => wr_data.DATAA
TxWrDat_i[30] => wr_data.DATAA
TxWrDat_i[31] => wr_data.DATAA
TxWrDat_i[32] => wr_data.DATAA
TxWrDat_i[33] => wr_data.DATAA
TxWrDat_i[34] => wr_data.DATAA
TxWrDat_i[35] => wr_data.DATAA
TxWrDat_i[36] => wr_data.DATAA
TxWrDat_i[37] => wr_data.DATAA
TxWrDat_i[38] => wr_data.DATAA
TxWrDat_i[39] => wr_data.DATAA
TxWrDat_i[40] => wr_data.DATAA
TxWrDat_i[41] => wr_data.DATAA
TxWrDat_i[42] => wr_data.DATAA
TxWrDat_i[43] => wr_data.DATAA
TxWrDat_i[44] => wr_data.DATAA
TxWrDat_i[45] => wr_data.DATAA
TxWrDat_i[46] => wr_data.DATAA
TxWrDat_i[47] => wr_data.DATAA
TxWrDat_i[48] => wr_data.DATAA
TxWrDat_i[49] => wr_data.DATAA
TxWrDat_i[50] => wr_data.DATAA
TxWrDat_i[51] => wr_data.DATAA
TxWrDat_i[52] => wr_data.DATAA
TxWrDat_i[53] => wr_data.DATAA
TxWrDat_i[54] => wr_data.DATAA
TxWrDat_i[55] => wr_data.DATAA
TxWrDat_i[56] => wr_data.DATAA
TxWrDat_i[57] => wr_data.DATAA
TxWrDat_i[58] => wr_data.DATAA
TxWrDat_i[59] => wr_data.DATAA
TxWrDat_i[60] => wr_data.DATAA
TxWrDat_i[61] => wr_data.DATAA
TxWrDat_i[62] => wr_data.DATAA
TxWrDat_i[63] => wr_data.DATAA
RxCplBuffFree_i => up_cpl_cnt.IN1
RxCplBuffFree_i => rxcplbuff_free_reg.DATAIN
RxCplDwFree_i[0] => ~NO_FANOUT~
RxCplDwFree_i[1] => ~NO_FANOUT~
RxCplDwFree_i[2] => ~NO_FANOUT~
RxCplDwFree_i[3] => ~NO_FANOUT~
RxCplDwFree_i[4] => ~NO_FANOUT~
RxCplDwFree_i[5] => ~NO_FANOUT~
RxCplDwFree_i[6] => ~NO_FANOUT~
RxCplDwFree_i[7] => ~NO_FANOUT~
RxCplDwFree_i[8] => ~NO_FANOUT~
RxCplDwFree_i[9] => ~NO_FANOUT~
RxCplDwFree_i[10] => ~NO_FANOUT~
TxCplSent_o <= sm_cpldata_fall.DB_MAX_OUTPUT_PORT_TYPE
TxCplDwSent_o[0] <= TxCplDwSent_o.DB_MAX_OUTPUT_PORT_TYPE
TxCplDwSent_o[1] <= TxCplDwSent_o.DB_MAX_OUTPUT_PORT_TYPE
TxCplDwSent_o[2] <= TxCplDwSent_o.DB_MAX_OUTPUT_PORT_TYPE
TxCplDwSent_o[3] <= TxCplDwSent_o.DB_MAX_OUTPUT_PORT_TYPE
TxCplDwSent_o[4] <= TxCplDwSent_o.DB_MAX_OUTPUT_PORT_TYPE
TxCplDwSent_o[5] <= TxCplDwSent_o.DB_MAX_OUTPUT_PORT_TYPE
TxCplDwSent_o[6] <= TxCplDwSent_o.DB_MAX_OUTPUT_PORT_TYPE
TxCplDwSent_o[7] <= TxCplDwSent_o.DB_MAX_OUTPUT_PORT_TYPE
TxCplDwSent_o[8] <= TxCplDwSent_o.DB_MAX_OUTPUT_PORT_TYPE
TxCplDwSent_o[9] <= TxCplDwSent_o.DB_MAX_OUTPUT_PORT_TYPE
CplPending_o <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
TxRpFifoRdReq_o <= TxRpFifoRdReq_o.DB_MAX_OUTPUT_PORT_TYPE
TxRpFifoData_i[0] => rp_tlp_data[0].DATAA
TxRpFifoData_i[1] => rp_tlp_data[1].DATAA
TxRpFifoData_i[2] => rp_tlp_data[2].DATAA
TxRpFifoData_i[3] => rp_tlp_data[3].DATAA
TxRpFifoData_i[4] => rp_tlp_data[4].DATAA
TxRpFifoData_i[5] => rp_tlp_data[5].DATAA
TxRpFifoData_i[6] => rp_tlp_data[6].DATAA
TxRpFifoData_i[7] => rp_tlp_data[7].DATAA
TxRpFifoData_i[8] => rp_tlp_data[8].DATAA
TxRpFifoData_i[9] => rp_tlp_data[9].DATAA
TxRpFifoData_i[10] => rp_tlp_data[10].DATAA
TxRpFifoData_i[11] => rp_tlp_data[11].DATAA
TxRpFifoData_i[12] => rp_tlp_data[12].DATAA
TxRpFifoData_i[13] => rp_tlp_data[13].DATAA
TxRpFifoData_i[14] => rp_tlp_data[14].DATAA
TxRpFifoData_i[15] => rp_tlp_data[15].DATAA
TxRpFifoData_i[16] => rp_tlp_data[16].DATAA
TxRpFifoData_i[17] => rp_tlp_data[17].DATAA
TxRpFifoData_i[18] => rp_tlp_data[18].DATAA
TxRpFifoData_i[19] => rp_tlp_data[19].DATAA
TxRpFifoData_i[20] => rp_tlp_data[20].DATAA
TxRpFifoData_i[21] => rp_tlp_data[21].DATAA
TxRpFifoData_i[22] => rp_tlp_data[22].DATAA
TxRpFifoData_i[23] => rp_tlp_data[23].DATAA
TxRpFifoData_i[24] => rp_tlp_data[24].DATAA
TxRpFifoData_i[25] => rp_tlp_data[25].DATAA
TxRpFifoData_i[26] => rp_tlp_data[26].DATAA
TxRpFifoData_i[27] => rp_tlp_data[27].DATAA
TxRpFifoData_i[28] => rp_tlp_data[28].DATAA
TxRpFifoData_i[29] => rp_span_2cydle.IN1
TxRpFifoData_i[29] => rp_odd_address.OUTPUTSELECT
TxRpFifoData_i[29] => rp_tlp_data[29].DATAA
TxRpFifoData_i[29] => rp_span_2cydle.IN1
TxRpFifoData_i[30] => rp_span_2cydle.IN1
TxRpFifoData_i[30] => rp_tlp_data[30].DATAA
TxRpFifoData_i[31] => rp_tlp_data[31].DATAA
TxRpFifoData_i[32] => rp_tlp_data[32].DATAA
TxRpFifoData_i[33] => rp_tlp_data[33].DATAA
TxRpFifoData_i[34] => rp_tlp_data[34].DATAA
TxRpFifoData_i[35] => rp_tlp_data[35].DATAA
TxRpFifoData_i[36] => rp_tlp_data[36].DATAA
TxRpFifoData_i[37] => rp_tlp_data[37].DATAA
TxRpFifoData_i[38] => rp_tlp_data[38].DATAA
TxRpFifoData_i[39] => rp_tlp_data[39].DATAA
TxRpFifoData_i[40] => rp_tlp_data[40].DATAA
TxRpFifoData_i[41] => rp_tlp_data[41].DATAA
TxRpFifoData_i[42] => rp_tlp_data[42].DATAA
TxRpFifoData_i[43] => rp_tlp_data[43].DATAA
TxRpFifoData_i[44] => rp_tlp_data[44].DATAA
TxRpFifoData_i[45] => rp_tlp_data[45].DATAA
TxRpFifoData_i[46] => rp_tlp_data[46].DATAA
TxRpFifoData_i[47] => rp_tlp_data[47].DATAA
TxRpFifoData_i[48] => rp_tlp_data[48].DATAA
TxRpFifoData_i[49] => rp_tlp_data[49].DATAA
TxRpFifoData_i[50] => rp_tlp_data[50].DATAA
TxRpFifoData_i[51] => rp_tlp_data[51].DATAA
TxRpFifoData_i[52] => rp_tlp_data[52].DATAA
TxRpFifoData_i[53] => rp_tlp_data[53].DATAA
TxRpFifoData_i[54] => rp_tlp_data[54].DATAA
TxRpFifoData_i[55] => rp_tlp_data[55].DATAA
TxRpFifoData_i[56] => rp_tlp_data[56].DATAA
TxRpFifoData_i[57] => rp_tlp_data[57].DATAA
TxRpFifoData_i[58] => rp_tlp_data[58].DATAA
TxRpFifoData_i[59] => rp_tlp_data[59].DATAA
TxRpFifoData_i[60] => rp_tlp_data[60].DATAA
TxRpFifoData_i[61] => rp_tlp_data[61].DATAA
TxRpFifoData_i[62] => rp_tlp_data[62].DATAA
TxRpFifoData_i[63] => rp_tlp_data[63].DATAA
TxRpFifoData_i[64] => rp_tlp_data[0].DATAB
TxRpFifoData_i[65] => rp_tlp_data[1].DATAB
TxRpFifoData_i[66] => rp_odd_address.DATAA
TxRpFifoData_i[66] => rp_tlp_data[2].DATAB
TxRpFifoData_i[67] => rp_tlp_data[3].DATAB
TxRpFifoData_i[68] => rp_tlp_data[4].DATAB
TxRpFifoData_i[69] => rp_tlp_data[5].DATAB
TxRpFifoData_i[70] => rp_tlp_data[6].DATAB
TxRpFifoData_i[71] => rp_tlp_data[7].DATAB
TxRpFifoData_i[72] => rp_tlp_data[8].DATAB
TxRpFifoData_i[73] => rp_tlp_data[9].DATAB
TxRpFifoData_i[74] => rp_tlp_data[10].DATAB
TxRpFifoData_i[75] => rp_tlp_data[11].DATAB
TxRpFifoData_i[76] => rp_tlp_data[12].DATAB
TxRpFifoData_i[77] => rp_tlp_data[13].DATAB
TxRpFifoData_i[78] => rp_tlp_data[14].DATAB
TxRpFifoData_i[79] => rp_tlp_data[15].DATAB
TxRpFifoData_i[80] => rp_tlp_data[16].DATAB
TxRpFifoData_i[81] => rp_tlp_data[17].DATAB
TxRpFifoData_i[82] => rp_tlp_data[18].DATAB
TxRpFifoData_i[83] => rp_tlp_data[19].DATAB
TxRpFifoData_i[84] => rp_tlp_data[20].DATAB
TxRpFifoData_i[85] => rp_tlp_data[21].DATAB
TxRpFifoData_i[86] => rp_tlp_data[22].DATAB
TxRpFifoData_i[87] => rp_tlp_data[23].DATAB
TxRpFifoData_i[88] => rp_tlp_data[24].DATAB
TxRpFifoData_i[89] => rp_tlp_data[25].DATAB
TxRpFifoData_i[90] => rp_tlp_data[26].DATAB
TxRpFifoData_i[91] => rp_tlp_data[27].DATAB
TxRpFifoData_i[92] => rp_tlp_data[28].DATAB
TxRpFifoData_i[93] => rp_tlp_data[29].DATAB
TxRpFifoData_i[94] => rp_tlp_data[30].DATAB
TxRpFifoData_i[95] => rp_tlp_data[31].DATAB
TxRpFifoData_i[96] => rp_tlp_data[32].DATAB
TxRpFifoData_i[97] => rp_tlp_data[33].DATAB
TxRpFifoData_i[98] => rp_odd_address.DATAB
TxRpFifoData_i[98] => rp_tlp_data[34].DATAB
TxRpFifoData_i[99] => rp_tlp_data[35].DATAB
TxRpFifoData_i[100] => rp_tlp_data[36].DATAB
TxRpFifoData_i[101] => rp_tlp_data[37].DATAB
TxRpFifoData_i[102] => rp_tlp_data[38].DATAB
TxRpFifoData_i[103] => rp_tlp_data[39].DATAB
TxRpFifoData_i[104] => rp_tlp_data[40].DATAB
TxRpFifoData_i[105] => rp_tlp_data[41].DATAB
TxRpFifoData_i[106] => rp_tlp_data[42].DATAB
TxRpFifoData_i[107] => rp_tlp_data[43].DATAB
TxRpFifoData_i[108] => rp_tlp_data[44].DATAB
TxRpFifoData_i[109] => rp_tlp_data[45].DATAB
TxRpFifoData_i[110] => rp_tlp_data[46].DATAB
TxRpFifoData_i[111] => rp_tlp_data[47].DATAB
TxRpFifoData_i[112] => rp_tlp_data[48].DATAB
TxRpFifoData_i[113] => rp_tlp_data[49].DATAB
TxRpFifoData_i[114] => rp_tlp_data[50].DATAB
TxRpFifoData_i[115] => rp_tlp_data[51].DATAB
TxRpFifoData_i[116] => rp_tlp_data[52].DATAB
TxRpFifoData_i[117] => rp_tlp_data[53].DATAB
TxRpFifoData_i[118] => rp_tlp_data[54].DATAB
TxRpFifoData_i[119] => rp_tlp_data[55].DATAB
TxRpFifoData_i[120] => rp_tlp_data[56].DATAB
TxRpFifoData_i[121] => rp_tlp_data[57].DATAB
TxRpFifoData_i[122] => rp_tlp_data[58].DATAB
TxRpFifoData_i[123] => rp_tlp_data[59].DATAB
TxRpFifoData_i[124] => rp_tlp_data[60].DATAB
TxRpFifoData_i[125] => rp_tlp_data[61].DATAB
TxRpFifoData_i[126] => rp_tlp_data[62].DATAB
TxRpFifoData_i[127] => rp_tlp_data[63].DATAB
TxRpFifoData_i[128] => ~NO_FANOUT~
TxRpFifoData_i[129] => rp_tlp_eop.IN1
TxRpFifoData_i[129] => TxRpFifoRdReq_o.IN1
TxRpFifoData_i[129] => Mux64.IN15
TxRpFifoData_i[129] => Mux65.IN15
TxRpFifoData_i[130] => ~NO_FANOUT~
RpTLPReady_i => always12.IN1
RpTLPReady_i => always33.IN1
RpTLPReady_i => CmdFifoRdReq_o.IN1
RpTLPReady_i => CmdFifoRdReq_o.IN1
RpTLPReady_i => always12.IN1
RpTLPReady_i => always12.IN1
BusDev_i[0] => Mux12.IN0
BusDev_i[1] => Mux11.IN0
BusDev_i[2] => Mux10.IN0
BusDev_i[3] => Mux9.IN0
BusDev_i[4] => Mux8.IN0
BusDev_i[5] => Mux7.IN0
BusDev_i[6] => Mux6.IN0
BusDev_i[7] => Mux5.IN0
BusDev_i[8] => Mux4.IN0
BusDev_i[9] => Mux3.IN0
BusDev_i[10] => Mux2.IN0
BusDev_i[11] => Mux1.IN0
BusDev_i[12] => Mux0.IN0
MsiCsr_i[0] => MsiReq_o.IN1
MsiCsr_i[1] => ~NO_FANOUT~
MsiCsr_i[2] => ~NO_FANOUT~
MsiCsr_i[3] => ~NO_FANOUT~
MsiCsr_i[4] => ~NO_FANOUT~
MsiCsr_i[5] => ~NO_FANOUT~
MsiCsr_i[6] => ~NO_FANOUT~
MsiCsr_i[7] => ~NO_FANOUT~
MsiCsr_i[8] => ~NO_FANOUT~
MsiCsr_i[9] => ~NO_FANOUT~
MsiCsr_i[10] => ~NO_FANOUT~
MsiCsr_i[11] => ~NO_FANOUT~
MsiCsr_i[12] => ~NO_FANOUT~
MsiCsr_i[13] => ~NO_FANOUT~
MsiCsr_i[14] => ~NO_FANOUT~
MsiCsr_i[15] => ~NO_FANOUT~
MsiData_i[0] => wr_data.DATAB
MsiData_i[0] => wr_data[0].DATAB
MsiData_i[1] => wr_data.DATAB
MsiData_i[1] => wr_data[1].DATAB
MsiData_i[2] => wr_data.DATAB
MsiData_i[2] => wr_data[2].DATAB
MsiData_i[3] => wr_data.DATAB
MsiData_i[3] => wr_data[3].DATAB
MsiData_i[4] => wr_data.DATAB
MsiData_i[4] => wr_data[4].DATAB
MsiData_i[5] => wr_data.DATAB
MsiData_i[5] => wr_data[5].DATAB
MsiData_i[6] => wr_data.DATAB
MsiData_i[6] => wr_data[6].DATAB
MsiData_i[7] => wr_data.DATAB
MsiData_i[7] => wr_data[7].DATAB
MsiData_i[8] => wr_data.DATAB
MsiData_i[8] => wr_data[8].DATAB
MsiData_i[9] => wr_data.DATAB
MsiData_i[9] => wr_data[9].DATAB
MsiData_i[10] => wr_data.DATAB
MsiData_i[10] => wr_data[10].DATAB
MsiData_i[11] => wr_data.DATAB
MsiData_i[11] => wr_data[11].DATAB
MsiData_i[12] => wr_data.DATAB
MsiData_i[12] => wr_data[12].DATAB
MsiData_i[13] => wr_data.DATAB
MsiData_i[13] => wr_data[13].DATAB
MsiData_i[14] => wr_data.DATAB
MsiData_i[14] => wr_data[14].DATAB
MsiData_i[15] => wr_data.DATAB
MsiData_i[15] => wr_data[15].DATAB
MsiAddr_i[0] => ~NO_FANOUT~
MsiAddr_i[1] => ~NO_FANOUT~
MsiAddr_i[2] => wr_data.IN1
MsiAddr_i[2] => wr_data.IN1
MsiAddr_i[3] => ~NO_FANOUT~
MsiAddr_i[4] => ~NO_FANOUT~
MsiAddr_i[5] => ~NO_FANOUT~
MsiAddr_i[6] => ~NO_FANOUT~
MsiAddr_i[7] => ~NO_FANOUT~
MsiAddr_i[8] => ~NO_FANOUT~
MsiAddr_i[9] => ~NO_FANOUT~
MsiAddr_i[10] => ~NO_FANOUT~
MsiAddr_i[11] => ~NO_FANOUT~
MsiAddr_i[12] => ~NO_FANOUT~
MsiAddr_i[13] => ~NO_FANOUT~
MsiAddr_i[14] => ~NO_FANOUT~
MsiAddr_i[15] => ~NO_FANOUT~
MsiAddr_i[16] => ~NO_FANOUT~
MsiAddr_i[17] => ~NO_FANOUT~
MsiAddr_i[18] => ~NO_FANOUT~
MsiAddr_i[19] => ~NO_FANOUT~
MsiAddr_i[20] => ~NO_FANOUT~
MsiAddr_i[21] => ~NO_FANOUT~
MsiAddr_i[22] => ~NO_FANOUT~
MsiAddr_i[23] => ~NO_FANOUT~
MsiAddr_i[24] => ~NO_FANOUT~
MsiAddr_i[25] => ~NO_FANOUT~
MsiAddr_i[26] => ~NO_FANOUT~
MsiAddr_i[27] => ~NO_FANOUT~
MsiAddr_i[28] => ~NO_FANOUT~
MsiAddr_i[29] => ~NO_FANOUT~
MsiAddr_i[30] => ~NO_FANOUT~
MsiAddr_i[31] => ~NO_FANOUT~
MsiAddr_i[32] => ~NO_FANOUT~
MsiAddr_i[33] => ~NO_FANOUT~
MsiAddr_i[34] => ~NO_FANOUT~
MsiAddr_i[35] => ~NO_FANOUT~
MsiAddr_i[36] => ~NO_FANOUT~
MsiAddr_i[37] => ~NO_FANOUT~
MsiAddr_i[38] => ~NO_FANOUT~
MsiAddr_i[39] => ~NO_FANOUT~
MsiAddr_i[40] => ~NO_FANOUT~
MsiAddr_i[41] => ~NO_FANOUT~
MsiAddr_i[42] => ~NO_FANOUT~
MsiAddr_i[43] => ~NO_FANOUT~
MsiAddr_i[44] => ~NO_FANOUT~
MsiAddr_i[45] => ~NO_FANOUT~
MsiAddr_i[46] => ~NO_FANOUT~
MsiAddr_i[47] => ~NO_FANOUT~
MsiAddr_i[48] => ~NO_FANOUT~
MsiAddr_i[49] => ~NO_FANOUT~
MsiAddr_i[50] => ~NO_FANOUT~
MsiAddr_i[51] => ~NO_FANOUT~
MsiAddr_i[52] => ~NO_FANOUT~
MsiAddr_i[53] => ~NO_FANOUT~
MsiAddr_i[54] => ~NO_FANOUT~
MsiAddr_i[55] => ~NO_FANOUT~
MsiAddr_i[56] => ~NO_FANOUT~
MsiAddr_i[57] => ~NO_FANOUT~
MsiAddr_i[58] => ~NO_FANOUT~
MsiAddr_i[59] => ~NO_FANOUT~
MsiAddr_i[60] => ~NO_FANOUT~
MsiAddr_i[61] => ~NO_FANOUT~
MsiAddr_i[62] => ~NO_FANOUT~
MsiAddr_i[63] => ~NO_FANOUT~
MsiReq_o <= MsiReq_o.DB_MAX_OUTPUT_PORT_TYPE
MsiAck_i => irq_ack_reg.DATAIN
IntxReq_o <= <GND>
IntxAck_i => ~NO_FANOUT~
pld_clk_inuse => pld_clk_inuse_rise.IN1
pld_clk_inuse => pld_clk_inuse_reg.DATAIN
tx_cons_cred_sel <= reload_nph_cons_from_hip_reg.DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo
data[0] => scfifo_gj31:auto_generated.data[0]
data[1] => scfifo_gj31:auto_generated.data[1]
data[2] => scfifo_gj31:auto_generated.data[2]
data[3] => scfifo_gj31:auto_generated.data[3]
data[4] => scfifo_gj31:auto_generated.data[4]
data[5] => scfifo_gj31:auto_generated.data[5]
data[6] => scfifo_gj31:auto_generated.data[6]
data[7] => scfifo_gj31:auto_generated.data[7]
data[8] => scfifo_gj31:auto_generated.data[8]
data[9] => scfifo_gj31:auto_generated.data[9]
data[10] => scfifo_gj31:auto_generated.data[10]
data[11] => scfifo_gj31:auto_generated.data[11]
data[12] => scfifo_gj31:auto_generated.data[12]
data[13] => scfifo_gj31:auto_generated.data[13]
data[14] => scfifo_gj31:auto_generated.data[14]
data[15] => scfifo_gj31:auto_generated.data[15]
data[16] => scfifo_gj31:auto_generated.data[16]
data[17] => scfifo_gj31:auto_generated.data[17]
data[18] => scfifo_gj31:auto_generated.data[18]
data[19] => scfifo_gj31:auto_generated.data[19]
data[20] => scfifo_gj31:auto_generated.data[20]
data[21] => scfifo_gj31:auto_generated.data[21]
data[22] => scfifo_gj31:auto_generated.data[22]
data[23] => scfifo_gj31:auto_generated.data[23]
data[24] => scfifo_gj31:auto_generated.data[24]
data[25] => scfifo_gj31:auto_generated.data[25]
data[26] => scfifo_gj31:auto_generated.data[26]
data[27] => scfifo_gj31:auto_generated.data[27]
data[28] => scfifo_gj31:auto_generated.data[28]
data[29] => scfifo_gj31:auto_generated.data[29]
data[30] => scfifo_gj31:auto_generated.data[30]
data[31] => scfifo_gj31:auto_generated.data[31]
data[32] => scfifo_gj31:auto_generated.data[32]
data[33] => scfifo_gj31:auto_generated.data[33]
data[34] => scfifo_gj31:auto_generated.data[34]
data[35] => scfifo_gj31:auto_generated.data[35]
data[36] => scfifo_gj31:auto_generated.data[36]
data[37] => scfifo_gj31:auto_generated.data[37]
data[38] => scfifo_gj31:auto_generated.data[38]
data[39] => scfifo_gj31:auto_generated.data[39]
data[40] => scfifo_gj31:auto_generated.data[40]
data[41] => scfifo_gj31:auto_generated.data[41]
data[42] => scfifo_gj31:auto_generated.data[42]
data[43] => scfifo_gj31:auto_generated.data[43]
data[44] => scfifo_gj31:auto_generated.data[44]
data[45] => scfifo_gj31:auto_generated.data[45]
data[46] => scfifo_gj31:auto_generated.data[46]
data[47] => scfifo_gj31:auto_generated.data[47]
data[48] => scfifo_gj31:auto_generated.data[48]
data[49] => scfifo_gj31:auto_generated.data[49]
data[50] => scfifo_gj31:auto_generated.data[50]
data[51] => scfifo_gj31:auto_generated.data[51]
data[52] => scfifo_gj31:auto_generated.data[52]
data[53] => scfifo_gj31:auto_generated.data[53]
data[54] => scfifo_gj31:auto_generated.data[54]
data[55] => scfifo_gj31:auto_generated.data[55]
data[56] => scfifo_gj31:auto_generated.data[56]
data[57] => scfifo_gj31:auto_generated.data[57]
data[58] => scfifo_gj31:auto_generated.data[58]
data[59] => scfifo_gj31:auto_generated.data[59]
data[60] => scfifo_gj31:auto_generated.data[60]
data[61] => scfifo_gj31:auto_generated.data[61]
data[62] => scfifo_gj31:auto_generated.data[62]
data[63] => scfifo_gj31:auto_generated.data[63]
data[64] => scfifo_gj31:auto_generated.data[64]
data[65] => scfifo_gj31:auto_generated.data[65]
q[0] <= scfifo_gj31:auto_generated.q[0]
q[1] <= scfifo_gj31:auto_generated.q[1]
q[2] <= scfifo_gj31:auto_generated.q[2]
q[3] <= scfifo_gj31:auto_generated.q[3]
q[4] <= scfifo_gj31:auto_generated.q[4]
q[5] <= scfifo_gj31:auto_generated.q[5]
q[6] <= scfifo_gj31:auto_generated.q[6]
q[7] <= scfifo_gj31:auto_generated.q[7]
q[8] <= scfifo_gj31:auto_generated.q[8]
q[9] <= scfifo_gj31:auto_generated.q[9]
q[10] <= scfifo_gj31:auto_generated.q[10]
q[11] <= scfifo_gj31:auto_generated.q[11]
q[12] <= scfifo_gj31:auto_generated.q[12]
q[13] <= scfifo_gj31:auto_generated.q[13]
q[14] <= scfifo_gj31:auto_generated.q[14]
q[15] <= scfifo_gj31:auto_generated.q[15]
q[16] <= scfifo_gj31:auto_generated.q[16]
q[17] <= scfifo_gj31:auto_generated.q[17]
q[18] <= scfifo_gj31:auto_generated.q[18]
q[19] <= scfifo_gj31:auto_generated.q[19]
q[20] <= scfifo_gj31:auto_generated.q[20]
q[21] <= scfifo_gj31:auto_generated.q[21]
q[22] <= scfifo_gj31:auto_generated.q[22]
q[23] <= scfifo_gj31:auto_generated.q[23]
q[24] <= scfifo_gj31:auto_generated.q[24]
q[25] <= scfifo_gj31:auto_generated.q[25]
q[26] <= scfifo_gj31:auto_generated.q[26]
q[27] <= scfifo_gj31:auto_generated.q[27]
q[28] <= scfifo_gj31:auto_generated.q[28]
q[29] <= scfifo_gj31:auto_generated.q[29]
q[30] <= scfifo_gj31:auto_generated.q[30]
q[31] <= scfifo_gj31:auto_generated.q[31]
q[32] <= scfifo_gj31:auto_generated.q[32]
q[33] <= scfifo_gj31:auto_generated.q[33]
q[34] <= scfifo_gj31:auto_generated.q[34]
q[35] <= scfifo_gj31:auto_generated.q[35]
q[36] <= scfifo_gj31:auto_generated.q[36]
q[37] <= scfifo_gj31:auto_generated.q[37]
q[38] <= scfifo_gj31:auto_generated.q[38]
q[39] <= scfifo_gj31:auto_generated.q[39]
q[40] <= scfifo_gj31:auto_generated.q[40]
q[41] <= scfifo_gj31:auto_generated.q[41]
q[42] <= scfifo_gj31:auto_generated.q[42]
q[43] <= scfifo_gj31:auto_generated.q[43]
q[44] <= scfifo_gj31:auto_generated.q[44]
q[45] <= scfifo_gj31:auto_generated.q[45]
q[46] <= scfifo_gj31:auto_generated.q[46]
q[47] <= scfifo_gj31:auto_generated.q[47]
q[48] <= scfifo_gj31:auto_generated.q[48]
q[49] <= scfifo_gj31:auto_generated.q[49]
q[50] <= scfifo_gj31:auto_generated.q[50]
q[51] <= scfifo_gj31:auto_generated.q[51]
q[52] <= scfifo_gj31:auto_generated.q[52]
q[53] <= scfifo_gj31:auto_generated.q[53]
q[54] <= scfifo_gj31:auto_generated.q[54]
q[55] <= scfifo_gj31:auto_generated.q[55]
q[56] <= scfifo_gj31:auto_generated.q[56]
q[57] <= scfifo_gj31:auto_generated.q[57]
q[58] <= scfifo_gj31:auto_generated.q[58]
q[59] <= scfifo_gj31:auto_generated.q[59]
q[60] <= scfifo_gj31:auto_generated.q[60]
q[61] <= scfifo_gj31:auto_generated.q[61]
q[62] <= scfifo_gj31:auto_generated.q[62]
q[63] <= scfifo_gj31:auto_generated.q[63]
q[64] <= scfifo_gj31:auto_generated.q[64]
q[65] <= scfifo_gj31:auto_generated.q[65]
wrreq => scfifo_gj31:auto_generated.wrreq
rdreq => scfifo_gj31:auto_generated.rdreq
clock => scfifo_gj31:auto_generated.clock
aclr => scfifo_gj31:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_gj31:auto_generated.empty
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_gj31:auto_generated.usedw[0]
usedw[1] <= scfifo_gj31:auto_generated.usedw[1]
usedw[2] <= scfifo_gj31:auto_generated.usedw[2]
usedw[3] <= scfifo_gj31:auto_generated.usedw[3]


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated
aclr => a_dpfifo_np31:dpfifo.aclr
clock => a_dpfifo_np31:dpfifo.clock
data[0] => a_dpfifo_np31:dpfifo.data[0]
data[1] => a_dpfifo_np31:dpfifo.data[1]
data[2] => a_dpfifo_np31:dpfifo.data[2]
data[3] => a_dpfifo_np31:dpfifo.data[3]
data[4] => a_dpfifo_np31:dpfifo.data[4]
data[5] => a_dpfifo_np31:dpfifo.data[5]
data[6] => a_dpfifo_np31:dpfifo.data[6]
data[7] => a_dpfifo_np31:dpfifo.data[7]
data[8] => a_dpfifo_np31:dpfifo.data[8]
data[9] => a_dpfifo_np31:dpfifo.data[9]
data[10] => a_dpfifo_np31:dpfifo.data[10]
data[11] => a_dpfifo_np31:dpfifo.data[11]
data[12] => a_dpfifo_np31:dpfifo.data[12]
data[13] => a_dpfifo_np31:dpfifo.data[13]
data[14] => a_dpfifo_np31:dpfifo.data[14]
data[15] => a_dpfifo_np31:dpfifo.data[15]
data[16] => a_dpfifo_np31:dpfifo.data[16]
data[17] => a_dpfifo_np31:dpfifo.data[17]
data[18] => a_dpfifo_np31:dpfifo.data[18]
data[19] => a_dpfifo_np31:dpfifo.data[19]
data[20] => a_dpfifo_np31:dpfifo.data[20]
data[21] => a_dpfifo_np31:dpfifo.data[21]
data[22] => a_dpfifo_np31:dpfifo.data[22]
data[23] => a_dpfifo_np31:dpfifo.data[23]
data[24] => a_dpfifo_np31:dpfifo.data[24]
data[25] => a_dpfifo_np31:dpfifo.data[25]
data[26] => a_dpfifo_np31:dpfifo.data[26]
data[27] => a_dpfifo_np31:dpfifo.data[27]
data[28] => a_dpfifo_np31:dpfifo.data[28]
data[29] => a_dpfifo_np31:dpfifo.data[29]
data[30] => a_dpfifo_np31:dpfifo.data[30]
data[31] => a_dpfifo_np31:dpfifo.data[31]
data[32] => a_dpfifo_np31:dpfifo.data[32]
data[33] => a_dpfifo_np31:dpfifo.data[33]
data[34] => a_dpfifo_np31:dpfifo.data[34]
data[35] => a_dpfifo_np31:dpfifo.data[35]
data[36] => a_dpfifo_np31:dpfifo.data[36]
data[37] => a_dpfifo_np31:dpfifo.data[37]
data[38] => a_dpfifo_np31:dpfifo.data[38]
data[39] => a_dpfifo_np31:dpfifo.data[39]
data[40] => a_dpfifo_np31:dpfifo.data[40]
data[41] => a_dpfifo_np31:dpfifo.data[41]
data[42] => a_dpfifo_np31:dpfifo.data[42]
data[43] => a_dpfifo_np31:dpfifo.data[43]
data[44] => a_dpfifo_np31:dpfifo.data[44]
data[45] => a_dpfifo_np31:dpfifo.data[45]
data[46] => a_dpfifo_np31:dpfifo.data[46]
data[47] => a_dpfifo_np31:dpfifo.data[47]
data[48] => a_dpfifo_np31:dpfifo.data[48]
data[49] => a_dpfifo_np31:dpfifo.data[49]
data[50] => a_dpfifo_np31:dpfifo.data[50]
data[51] => a_dpfifo_np31:dpfifo.data[51]
data[52] => a_dpfifo_np31:dpfifo.data[52]
data[53] => a_dpfifo_np31:dpfifo.data[53]
data[54] => a_dpfifo_np31:dpfifo.data[54]
data[55] => a_dpfifo_np31:dpfifo.data[55]
data[56] => a_dpfifo_np31:dpfifo.data[56]
data[57] => a_dpfifo_np31:dpfifo.data[57]
data[58] => a_dpfifo_np31:dpfifo.data[58]
data[59] => a_dpfifo_np31:dpfifo.data[59]
data[60] => a_dpfifo_np31:dpfifo.data[60]
data[61] => a_dpfifo_np31:dpfifo.data[61]
data[62] => a_dpfifo_np31:dpfifo.data[62]
data[63] => a_dpfifo_np31:dpfifo.data[63]
data[64] => a_dpfifo_np31:dpfifo.data[64]
data[65] => a_dpfifo_np31:dpfifo.data[65]
empty <= a_dpfifo_np31:dpfifo.empty
q[0] <= a_dpfifo_np31:dpfifo.q[0]
q[1] <= a_dpfifo_np31:dpfifo.q[1]
q[2] <= a_dpfifo_np31:dpfifo.q[2]
q[3] <= a_dpfifo_np31:dpfifo.q[3]
q[4] <= a_dpfifo_np31:dpfifo.q[4]
q[5] <= a_dpfifo_np31:dpfifo.q[5]
q[6] <= a_dpfifo_np31:dpfifo.q[6]
q[7] <= a_dpfifo_np31:dpfifo.q[7]
q[8] <= a_dpfifo_np31:dpfifo.q[8]
q[9] <= a_dpfifo_np31:dpfifo.q[9]
q[10] <= a_dpfifo_np31:dpfifo.q[10]
q[11] <= a_dpfifo_np31:dpfifo.q[11]
q[12] <= a_dpfifo_np31:dpfifo.q[12]
q[13] <= a_dpfifo_np31:dpfifo.q[13]
q[14] <= a_dpfifo_np31:dpfifo.q[14]
q[15] <= a_dpfifo_np31:dpfifo.q[15]
q[16] <= a_dpfifo_np31:dpfifo.q[16]
q[17] <= a_dpfifo_np31:dpfifo.q[17]
q[18] <= a_dpfifo_np31:dpfifo.q[18]
q[19] <= a_dpfifo_np31:dpfifo.q[19]
q[20] <= a_dpfifo_np31:dpfifo.q[20]
q[21] <= a_dpfifo_np31:dpfifo.q[21]
q[22] <= a_dpfifo_np31:dpfifo.q[22]
q[23] <= a_dpfifo_np31:dpfifo.q[23]
q[24] <= a_dpfifo_np31:dpfifo.q[24]
q[25] <= a_dpfifo_np31:dpfifo.q[25]
q[26] <= a_dpfifo_np31:dpfifo.q[26]
q[27] <= a_dpfifo_np31:dpfifo.q[27]
q[28] <= a_dpfifo_np31:dpfifo.q[28]
q[29] <= a_dpfifo_np31:dpfifo.q[29]
q[30] <= a_dpfifo_np31:dpfifo.q[30]
q[31] <= a_dpfifo_np31:dpfifo.q[31]
q[32] <= a_dpfifo_np31:dpfifo.q[32]
q[33] <= a_dpfifo_np31:dpfifo.q[33]
q[34] <= a_dpfifo_np31:dpfifo.q[34]
q[35] <= a_dpfifo_np31:dpfifo.q[35]
q[36] <= a_dpfifo_np31:dpfifo.q[36]
q[37] <= a_dpfifo_np31:dpfifo.q[37]
q[38] <= a_dpfifo_np31:dpfifo.q[38]
q[39] <= a_dpfifo_np31:dpfifo.q[39]
q[40] <= a_dpfifo_np31:dpfifo.q[40]
q[41] <= a_dpfifo_np31:dpfifo.q[41]
q[42] <= a_dpfifo_np31:dpfifo.q[42]
q[43] <= a_dpfifo_np31:dpfifo.q[43]
q[44] <= a_dpfifo_np31:dpfifo.q[44]
q[45] <= a_dpfifo_np31:dpfifo.q[45]
q[46] <= a_dpfifo_np31:dpfifo.q[46]
q[47] <= a_dpfifo_np31:dpfifo.q[47]
q[48] <= a_dpfifo_np31:dpfifo.q[48]
q[49] <= a_dpfifo_np31:dpfifo.q[49]
q[50] <= a_dpfifo_np31:dpfifo.q[50]
q[51] <= a_dpfifo_np31:dpfifo.q[51]
q[52] <= a_dpfifo_np31:dpfifo.q[52]
q[53] <= a_dpfifo_np31:dpfifo.q[53]
q[54] <= a_dpfifo_np31:dpfifo.q[54]
q[55] <= a_dpfifo_np31:dpfifo.q[55]
q[56] <= a_dpfifo_np31:dpfifo.q[56]
q[57] <= a_dpfifo_np31:dpfifo.q[57]
q[58] <= a_dpfifo_np31:dpfifo.q[58]
q[59] <= a_dpfifo_np31:dpfifo.q[59]
q[60] <= a_dpfifo_np31:dpfifo.q[60]
q[61] <= a_dpfifo_np31:dpfifo.q[61]
q[62] <= a_dpfifo_np31:dpfifo.q[62]
q[63] <= a_dpfifo_np31:dpfifo.q[63]
q[64] <= a_dpfifo_np31:dpfifo.q[64]
q[65] <= a_dpfifo_np31:dpfifo.q[65]
rdreq => a_dpfifo_np31:dpfifo.rreq
usedw[0] <= a_dpfifo_np31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_np31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_np31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_np31:dpfifo.usedw[3]
wrreq => a_dpfifo_np31:dpfifo.wreq


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_orb:rd_ptr_msb.aclr
aclr => cntr_5s7:usedw_counter.aclr
aclr => cntr_prb:wr_ptr.aclr
clock => altsyncram_s2e1:FIFOram.clock0
clock => altsyncram_s2e1:FIFOram.clock1
clock => cntr_orb:rd_ptr_msb.clock
clock => cntr_5s7:usedw_counter.clock
clock => cntr_prb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_s2e1:FIFOram.data_a[0]
data[1] => altsyncram_s2e1:FIFOram.data_a[1]
data[2] => altsyncram_s2e1:FIFOram.data_a[2]
data[3] => altsyncram_s2e1:FIFOram.data_a[3]
data[4] => altsyncram_s2e1:FIFOram.data_a[4]
data[5] => altsyncram_s2e1:FIFOram.data_a[5]
data[6] => altsyncram_s2e1:FIFOram.data_a[6]
data[7] => altsyncram_s2e1:FIFOram.data_a[7]
data[8] => altsyncram_s2e1:FIFOram.data_a[8]
data[9] => altsyncram_s2e1:FIFOram.data_a[9]
data[10] => altsyncram_s2e1:FIFOram.data_a[10]
data[11] => altsyncram_s2e1:FIFOram.data_a[11]
data[12] => altsyncram_s2e1:FIFOram.data_a[12]
data[13] => altsyncram_s2e1:FIFOram.data_a[13]
data[14] => altsyncram_s2e1:FIFOram.data_a[14]
data[15] => altsyncram_s2e1:FIFOram.data_a[15]
data[16] => altsyncram_s2e1:FIFOram.data_a[16]
data[17] => altsyncram_s2e1:FIFOram.data_a[17]
data[18] => altsyncram_s2e1:FIFOram.data_a[18]
data[19] => altsyncram_s2e1:FIFOram.data_a[19]
data[20] => altsyncram_s2e1:FIFOram.data_a[20]
data[21] => altsyncram_s2e1:FIFOram.data_a[21]
data[22] => altsyncram_s2e1:FIFOram.data_a[22]
data[23] => altsyncram_s2e1:FIFOram.data_a[23]
data[24] => altsyncram_s2e1:FIFOram.data_a[24]
data[25] => altsyncram_s2e1:FIFOram.data_a[25]
data[26] => altsyncram_s2e1:FIFOram.data_a[26]
data[27] => altsyncram_s2e1:FIFOram.data_a[27]
data[28] => altsyncram_s2e1:FIFOram.data_a[28]
data[29] => altsyncram_s2e1:FIFOram.data_a[29]
data[30] => altsyncram_s2e1:FIFOram.data_a[30]
data[31] => altsyncram_s2e1:FIFOram.data_a[31]
data[32] => altsyncram_s2e1:FIFOram.data_a[32]
data[33] => altsyncram_s2e1:FIFOram.data_a[33]
data[34] => altsyncram_s2e1:FIFOram.data_a[34]
data[35] => altsyncram_s2e1:FIFOram.data_a[35]
data[36] => altsyncram_s2e1:FIFOram.data_a[36]
data[37] => altsyncram_s2e1:FIFOram.data_a[37]
data[38] => altsyncram_s2e1:FIFOram.data_a[38]
data[39] => altsyncram_s2e1:FIFOram.data_a[39]
data[40] => altsyncram_s2e1:FIFOram.data_a[40]
data[41] => altsyncram_s2e1:FIFOram.data_a[41]
data[42] => altsyncram_s2e1:FIFOram.data_a[42]
data[43] => altsyncram_s2e1:FIFOram.data_a[43]
data[44] => altsyncram_s2e1:FIFOram.data_a[44]
data[45] => altsyncram_s2e1:FIFOram.data_a[45]
data[46] => altsyncram_s2e1:FIFOram.data_a[46]
data[47] => altsyncram_s2e1:FIFOram.data_a[47]
data[48] => altsyncram_s2e1:FIFOram.data_a[48]
data[49] => altsyncram_s2e1:FIFOram.data_a[49]
data[50] => altsyncram_s2e1:FIFOram.data_a[50]
data[51] => altsyncram_s2e1:FIFOram.data_a[51]
data[52] => altsyncram_s2e1:FIFOram.data_a[52]
data[53] => altsyncram_s2e1:FIFOram.data_a[53]
data[54] => altsyncram_s2e1:FIFOram.data_a[54]
data[55] => altsyncram_s2e1:FIFOram.data_a[55]
data[56] => altsyncram_s2e1:FIFOram.data_a[56]
data[57] => altsyncram_s2e1:FIFOram.data_a[57]
data[58] => altsyncram_s2e1:FIFOram.data_a[58]
data[59] => altsyncram_s2e1:FIFOram.data_a[59]
data[60] => altsyncram_s2e1:FIFOram.data_a[60]
data[61] => altsyncram_s2e1:FIFOram.data_a[61]
data[62] => altsyncram_s2e1:FIFOram.data_a[62]
data[63] => altsyncram_s2e1:FIFOram.data_a[63]
data[64] => altsyncram_s2e1:FIFOram.data_a[64]
data[65] => altsyncram_s2e1:FIFOram.data_a[65]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_s2e1:FIFOram.q_b[0]
q[1] <= altsyncram_s2e1:FIFOram.q_b[1]
q[2] <= altsyncram_s2e1:FIFOram.q_b[2]
q[3] <= altsyncram_s2e1:FIFOram.q_b[3]
q[4] <= altsyncram_s2e1:FIFOram.q_b[4]
q[5] <= altsyncram_s2e1:FIFOram.q_b[5]
q[6] <= altsyncram_s2e1:FIFOram.q_b[6]
q[7] <= altsyncram_s2e1:FIFOram.q_b[7]
q[8] <= altsyncram_s2e1:FIFOram.q_b[8]
q[9] <= altsyncram_s2e1:FIFOram.q_b[9]
q[10] <= altsyncram_s2e1:FIFOram.q_b[10]
q[11] <= altsyncram_s2e1:FIFOram.q_b[11]
q[12] <= altsyncram_s2e1:FIFOram.q_b[12]
q[13] <= altsyncram_s2e1:FIFOram.q_b[13]
q[14] <= altsyncram_s2e1:FIFOram.q_b[14]
q[15] <= altsyncram_s2e1:FIFOram.q_b[15]
q[16] <= altsyncram_s2e1:FIFOram.q_b[16]
q[17] <= altsyncram_s2e1:FIFOram.q_b[17]
q[18] <= altsyncram_s2e1:FIFOram.q_b[18]
q[19] <= altsyncram_s2e1:FIFOram.q_b[19]
q[20] <= altsyncram_s2e1:FIFOram.q_b[20]
q[21] <= altsyncram_s2e1:FIFOram.q_b[21]
q[22] <= altsyncram_s2e1:FIFOram.q_b[22]
q[23] <= altsyncram_s2e1:FIFOram.q_b[23]
q[24] <= altsyncram_s2e1:FIFOram.q_b[24]
q[25] <= altsyncram_s2e1:FIFOram.q_b[25]
q[26] <= altsyncram_s2e1:FIFOram.q_b[26]
q[27] <= altsyncram_s2e1:FIFOram.q_b[27]
q[28] <= altsyncram_s2e1:FIFOram.q_b[28]
q[29] <= altsyncram_s2e1:FIFOram.q_b[29]
q[30] <= altsyncram_s2e1:FIFOram.q_b[30]
q[31] <= altsyncram_s2e1:FIFOram.q_b[31]
q[32] <= altsyncram_s2e1:FIFOram.q_b[32]
q[33] <= altsyncram_s2e1:FIFOram.q_b[33]
q[34] <= altsyncram_s2e1:FIFOram.q_b[34]
q[35] <= altsyncram_s2e1:FIFOram.q_b[35]
q[36] <= altsyncram_s2e1:FIFOram.q_b[36]
q[37] <= altsyncram_s2e1:FIFOram.q_b[37]
q[38] <= altsyncram_s2e1:FIFOram.q_b[38]
q[39] <= altsyncram_s2e1:FIFOram.q_b[39]
q[40] <= altsyncram_s2e1:FIFOram.q_b[40]
q[41] <= altsyncram_s2e1:FIFOram.q_b[41]
q[42] <= altsyncram_s2e1:FIFOram.q_b[42]
q[43] <= altsyncram_s2e1:FIFOram.q_b[43]
q[44] <= altsyncram_s2e1:FIFOram.q_b[44]
q[45] <= altsyncram_s2e1:FIFOram.q_b[45]
q[46] <= altsyncram_s2e1:FIFOram.q_b[46]
q[47] <= altsyncram_s2e1:FIFOram.q_b[47]
q[48] <= altsyncram_s2e1:FIFOram.q_b[48]
q[49] <= altsyncram_s2e1:FIFOram.q_b[49]
q[50] <= altsyncram_s2e1:FIFOram.q_b[50]
q[51] <= altsyncram_s2e1:FIFOram.q_b[51]
q[52] <= altsyncram_s2e1:FIFOram.q_b[52]
q[53] <= altsyncram_s2e1:FIFOram.q_b[53]
q[54] <= altsyncram_s2e1:FIFOram.q_b[54]
q[55] <= altsyncram_s2e1:FIFOram.q_b[55]
q[56] <= altsyncram_s2e1:FIFOram.q_b[56]
q[57] <= altsyncram_s2e1:FIFOram.q_b[57]
q[58] <= altsyncram_s2e1:FIFOram.q_b[58]
q[59] <= altsyncram_s2e1:FIFOram.q_b[59]
q[60] <= altsyncram_s2e1:FIFOram.q_b[60]
q[61] <= altsyncram_s2e1:FIFOram.q_b[61]
q[62] <= altsyncram_s2e1:FIFOram.q_b[62]
q[63] <= altsyncram_s2e1:FIFOram.q_b[63]
q[64] <= altsyncram_s2e1:FIFOram.q_b[64]
q[65] <= altsyncram_s2e1:FIFOram.q_b[65]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_orb:rd_ptr_msb.sclr
sclr => cntr_5s7:usedw_counter.sclr
sclr => cntr_prb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_5s7:usedw_counter.q[0]
usedw[1] <= cntr_5s7:usedw_counter.q[1]
usedw[2] <= cntr_5s7:usedw_counter.q[2]
usedw[3] <= cntr_5s7:usedw_counter.q[3]
wreq => valid_wreq.IN0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
clocken1 => ram_block1a64.ENA1
clocken1 => ram_block1a65.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cmpr_b09:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cmpr_b09:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_orb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_5s7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg
CraClk_i => CraClk_i.IN4
CraRstn_i => CraRstn_i.IN4
CraChipSelect_i => CraChipSelect_i.IN1
CraAddress_i[2] => CraAddress_i[2].IN1
CraAddress_i[3] => CraAddress_i[3].IN1
CraAddress_i[4] => CraAddress_i[4].IN1
CraAddress_i[5] => CraAddress_i[5].IN1
CraAddress_i[6] => CraAddress_i[6].IN1
CraAddress_i[7] => CraAddress_i[7].IN1
CraAddress_i[8] => CraAddress_i[8].IN1
CraAddress_i[9] => CraAddress_i[9].IN1
CraAddress_i[10] => CraAddress_i[10].IN1
CraAddress_i[11] => CraAddress_i[11].IN1
CraAddress_i[12] => CraAddress_i[12].IN1
CraAddress_i[13] => CraAddress_i[13].IN1
CraByteEnable_i[0] => CraByteEnable_i[0].IN1
CraByteEnable_i[1] => CraByteEnable_i[1].IN1
CraByteEnable_i[2] => CraByteEnable_i[2].IN1
CraByteEnable_i[3] => CraByteEnable_i[3].IN1
CraRead_i => CraRead_i.IN1
CraReadData_o[0] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[1] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[2] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[3] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[4] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[5] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[6] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[7] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[8] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[9] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[10] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[11] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[12] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[13] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[14] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[15] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[16] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[17] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[18] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[19] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[20] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[21] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[22] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[23] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[24] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[25] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[26] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[27] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[28] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[29] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[30] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraReadData_o[31] <= altpciexpav_stif_cr_avalon:i_avalon.CraReadData_o
CraWrite_i => CraWrite_i.IN1
CraWriteData_i[0] => CraWriteData_i[0].IN1
CraWriteData_i[1] => CraWriteData_i[1].IN1
CraWriteData_i[2] => CraWriteData_i[2].IN1
CraWriteData_i[3] => CraWriteData_i[3].IN1
CraWriteData_i[4] => CraWriteData_i[4].IN1
CraWriteData_i[5] => CraWriteData_i[5].IN1
CraWriteData_i[6] => CraWriteData_i[6].IN1
CraWriteData_i[7] => CraWriteData_i[7].IN1
CraWriteData_i[8] => CraWriteData_i[8].IN1
CraWriteData_i[9] => CraWriteData_i[9].IN1
CraWriteData_i[10] => CraWriteData_i[10].IN1
CraWriteData_i[11] => CraWriteData_i[11].IN1
CraWriteData_i[12] => CraWriteData_i[12].IN1
CraWriteData_i[13] => CraWriteData_i[13].IN1
CraWriteData_i[14] => CraWriteData_i[14].IN1
CraWriteData_i[15] => CraWriteData_i[15].IN1
CraWriteData_i[16] => CraWriteData_i[16].IN1
CraWriteData_i[17] => CraWriteData_i[17].IN1
CraWriteData_i[18] => CraWriteData_i[18].IN1
CraWriteData_i[19] => CraWriteData_i[19].IN1
CraWriteData_i[20] => CraWriteData_i[20].IN1
CraWriteData_i[21] => CraWriteData_i[21].IN1
CraWriteData_i[22] => CraWriteData_i[22].IN1
CraWriteData_i[23] => CraWriteData_i[23].IN1
CraWriteData_i[24] => CraWriteData_i[24].IN1
CraWriteData_i[25] => CraWriteData_i[25].IN1
CraWriteData_i[26] => CraWriteData_i[26].IN1
CraWriteData_i[27] => CraWriteData_i[27].IN1
CraWriteData_i[28] => CraWriteData_i[28].IN1
CraWriteData_i[29] => CraWriteData_i[29].IN1
CraWriteData_i[30] => CraWriteData_i[30].IN1
CraWriteData_i[31] => CraWriteData_i[31].IN1
CraWaitRequest_o <= altpciexpav_stif_cr_avalon:i_avalon.CraWaitRequest_o
CraBeginTransfer_i => ~NO_FANOUT~
PciClk_i => PciClk_i.IN1
PciRstn_i => PciRstn_i.IN1
PciIntan_i => PciIntan_i.IN1
PciComp_Stat_Reg_i[0] => PciComp_Stat_Reg_i[0].IN1
PciComp_Stat_Reg_i[1] => PciComp_Stat_Reg_i[1].IN1
PciComp_Stat_Reg_i[2] => PciComp_Stat_Reg_i[2].IN1
PciComp_Stat_Reg_i[3] => PciComp_Stat_Reg_i[3].IN1
PciComp_Stat_Reg_i[4] => PciComp_Stat_Reg_i[4].IN1
PciComp_Stat_Reg_i[5] => PciComp_Stat_Reg_i[5].IN1
PciComp_lirqn_o <= altpciexpav_stif_cr_interrupt:i_interrupt.PciComp_lirqn_o
MsiReq_o <= altpciexpav_stif_cr_interrupt:i_interrupt.MsiReq_o
MsiAck_i => MsiAck_i.IN1
MsiTc_o[0] <= altpciexpav_stif_cr_interrupt:i_interrupt.MsiTc_o
MsiTc_o[1] <= altpciexpav_stif_cr_interrupt:i_interrupt.MsiTc_o
MsiTc_o[2] <= altpciexpav_stif_cr_interrupt:i_interrupt.MsiTc_o
MsiNum_o[0] <= altpciexpav_stif_cr_interrupt:i_interrupt.MsiNum_o
MsiNum_o[1] <= altpciexpav_stif_cr_interrupt:i_interrupt.MsiNum_o
MsiNum_o[2] <= altpciexpav_stif_cr_interrupt:i_interrupt.MsiNum_o
MsiNum_o[3] <= altpciexpav_stif_cr_interrupt:i_interrupt.MsiNum_o
MsiNum_o[4] <= altpciexpav_stif_cr_interrupt:i_interrupt.MsiNum_o
PciNonpDataDiscardErr_i => PciNonpDataDiscardErr_i.IN1
PciMstrWriteFail_i => PciMstrWriteFail_i.IN1
PciMstrReadFail_i => PciMstrReadFail_i.IN1
PciMstrWritePndg_i => PciMstrWritePndg_i.IN1
PciComp_MstrEnb_i => PciComp_MstrEnb_i.IN1
CraIrq_o <= altpciexpav_stif_cr_interrupt:i_interrupt.CraIrq_o
RxmIrq_i[0] => RxmIrq_i[0].IN1
RxmIrq_i[1] => RxmIrq_i[1].IN1
RxmIrq_i[2] => RxmIrq_i[2].IN1
RxmIrq_i[3] => RxmIrq_i[3].IN1
RxmIrq_i[4] => RxmIrq_i[4].IN1
RxmIrq_i[5] => RxmIrq_i[5].IN1
RxmIrq_i[6] => RxmIrq_i[6].IN1
RxmIrq_i[7] => RxmIrq_i[7].IN1
RxmIrq_i[8] => RxmIrq_i[8].IN1
RxmIrq_i[9] => RxmIrq_i[9].IN1
RxmIrq_i[10] => RxmIrq_i[10].IN1
RxmIrq_i[11] => RxmIrq_i[11].IN1
RxmIrq_i[12] => RxmIrq_i[12].IN1
RxmIrq_i[13] => RxmIrq_i[13].IN1
RxmIrq_i[14] => RxmIrq_i[14].IN1
RxmIrq_i[15] => RxmIrq_i[15].IN1
RxmIrqNum_i[0] => ~NO_FANOUT~
RxmIrqNum_i[1] => ~NO_FANOUT~
RxmIrqNum_i[2] => ~NO_FANOUT~
RxmIrqNum_i[3] => ~NO_FANOUT~
RxmIrqNum_i[4] => ~NO_FANOUT~
RxmIrqNum_i[5] => ~NO_FANOUT~
AdTrWriteReqVld_o <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteReqVld_o
AdTrReadReqVld_o <= altpciexpav_stif_cr_avalon:i_avalon.AdTrReadReqVld_o
AdTrAddress_o[2] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrAddress_o
AdTrAddress_o[3] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrAddress_o
AdTrAddress_o[4] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrAddress_o
AdTrAddress_o[5] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrAddress_o
AdTrAddress_o[6] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrAddress_o
AdTrAddress_o[7] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrAddress_o
AdTrAddress_o[8] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrAddress_o
AdTrAddress_o[9] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrAddress_o
AdTrAddress_o[10] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrAddress_o
AdTrAddress_o[11] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrAddress_o
AdTrWriteData_o[0] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[1] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[2] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[3] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[4] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[5] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[6] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[7] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[8] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[9] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[10] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[11] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[12] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[13] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[14] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[15] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[16] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[17] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[18] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[19] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[20] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[21] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[22] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[23] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[24] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[25] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[26] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[27] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[28] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[29] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[30] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrWriteData_o[31] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrWriteData_o
AdTrByteEnable_o[0] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrByteEnable_o
AdTrByteEnable_o[1] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrByteEnable_o
AdTrByteEnable_o[2] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrByteEnable_o
AdTrByteEnable_o[3] <= altpciexpav_stif_cr_avalon:i_avalon.AdTrByteEnable_o
AdTrReadData_i[0] => AdTrReadData_i[0].IN1
AdTrReadData_i[1] => AdTrReadData_i[1].IN1
AdTrReadData_i[2] => AdTrReadData_i[2].IN1
AdTrReadData_i[3] => AdTrReadData_i[3].IN1
AdTrReadData_i[4] => AdTrReadData_i[4].IN1
AdTrReadData_i[5] => AdTrReadData_i[5].IN1
AdTrReadData_i[6] => AdTrReadData_i[6].IN1
AdTrReadData_i[7] => AdTrReadData_i[7].IN1
AdTrReadData_i[8] => AdTrReadData_i[8].IN1
AdTrReadData_i[9] => AdTrReadData_i[9].IN1
AdTrReadData_i[10] => AdTrReadData_i[10].IN1
AdTrReadData_i[11] => AdTrReadData_i[11].IN1
AdTrReadData_i[12] => AdTrReadData_i[12].IN1
AdTrReadData_i[13] => AdTrReadData_i[13].IN1
AdTrReadData_i[14] => AdTrReadData_i[14].IN1
AdTrReadData_i[15] => AdTrReadData_i[15].IN1
AdTrReadData_i[16] => AdTrReadData_i[16].IN1
AdTrReadData_i[17] => AdTrReadData_i[17].IN1
AdTrReadData_i[18] => AdTrReadData_i[18].IN1
AdTrReadData_i[19] => AdTrReadData_i[19].IN1
AdTrReadData_i[20] => AdTrReadData_i[20].IN1
AdTrReadData_i[21] => AdTrReadData_i[21].IN1
AdTrReadData_i[22] => AdTrReadData_i[22].IN1
AdTrReadData_i[23] => AdTrReadData_i[23].IN1
AdTrReadData_i[24] => AdTrReadData_i[24].IN1
AdTrReadData_i[25] => AdTrReadData_i[25].IN1
AdTrReadData_i[26] => AdTrReadData_i[26].IN1
AdTrReadData_i[27] => AdTrReadData_i[27].IN1
AdTrReadData_i[28] => AdTrReadData_i[28].IN1
AdTrReadData_i[29] => AdTrReadData_i[29].IN1
AdTrReadData_i[30] => AdTrReadData_i[30].IN1
AdTrReadData_i[31] => AdTrReadData_i[31].IN1
AdTrReadDataVld_i => AdTrReadDataVld_i.IN1
cg_common_clock_mode_i => cg_common_clock_mode_i.IN1
PciRuptEnable_o[0] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[1] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[2] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[3] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[4] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[5] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[6] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[7] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[8] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[9] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[10] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[11] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[12] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[13] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[14] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[15] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[16] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[17] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[18] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[19] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[20] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[21] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[22] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[23] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[24] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[25] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[26] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[27] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[28] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[29] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[30] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
PciRuptEnable_o[31] <= altpciexpav_stif_cr_interrupt:i_interrupt.PciRuptEnable_o
A2PMbWriteReq_o <= A2PMbWriteReqVld.DB_MAX_OUTPUT_PORT_TYPE
A2PMbWriteAddr_o[0] <= IcrAddress[2].DB_MAX_OUTPUT_PORT_TYPE
A2PMbWriteAddr_o[1] <= IcrAddress[3].DB_MAX_OUTPUT_PORT_TYPE
A2PMbWriteAddr_o[2] <= IcrAddress[4].DB_MAX_OUTPUT_PORT_TYPE
A2PMbWriteAddr_o[3] <= IcrAddress[5].DB_MAX_OUTPUT_PORT_TYPE
A2PMbWriteAddr_o[4] <= IcrAddress[6].DB_MAX_OUTPUT_PORT_TYPE
A2PMbWriteAddr_o[5] <= IcrAddress[7].DB_MAX_OUTPUT_PORT_TYPE
A2PMbWriteAddr_o[6] <= IcrAddress[8].DB_MAX_OUTPUT_PORT_TYPE
A2PMbWriteAddr_o[7] <= IcrAddress[9].DB_MAX_OUTPUT_PORT_TYPE
A2PMbWriteAddr_o[8] <= IcrAddress[10].DB_MAX_OUTPUT_PORT_TYPE
A2PMbWriteAddr_o[9] <= IcrAddress[11].DB_MAX_OUTPUT_PORT_TYPE
A2PMbWriteAddr_o[10] <= IcrAddress[12].DB_MAX_OUTPUT_PORT_TYPE
A2PMbWriteAddr_o[11] <= IcrAddress[13].DB_MAX_OUTPUT_PORT_TYPE
TxRpFifoRdReq_i => ~NO_FANOUT~
TxRpFifoData_o[0] <= <GND>
TxRpFifoData_o[1] <= <GND>
TxRpFifoData_o[2] <= <GND>
TxRpFifoData_o[3] <= <GND>
TxRpFifoData_o[4] <= <GND>
TxRpFifoData_o[5] <= <GND>
TxRpFifoData_o[6] <= <GND>
TxRpFifoData_o[7] <= <GND>
TxRpFifoData_o[8] <= <GND>
TxRpFifoData_o[9] <= <GND>
TxRpFifoData_o[10] <= <GND>
TxRpFifoData_o[11] <= <GND>
TxRpFifoData_o[12] <= <GND>
TxRpFifoData_o[13] <= <GND>
TxRpFifoData_o[14] <= <GND>
TxRpFifoData_o[15] <= <GND>
TxRpFifoData_o[16] <= <GND>
TxRpFifoData_o[17] <= <GND>
TxRpFifoData_o[18] <= <GND>
TxRpFifoData_o[19] <= <GND>
TxRpFifoData_o[20] <= <GND>
TxRpFifoData_o[21] <= <GND>
TxRpFifoData_o[22] <= <GND>
TxRpFifoData_o[23] <= <GND>
TxRpFifoData_o[24] <= <GND>
TxRpFifoData_o[25] <= <GND>
TxRpFifoData_o[26] <= <GND>
TxRpFifoData_o[27] <= <GND>
TxRpFifoData_o[28] <= <GND>
TxRpFifoData_o[29] <= <GND>
TxRpFifoData_o[30] <= <GND>
TxRpFifoData_o[31] <= <GND>
TxRpFifoData_o[32] <= <GND>
TxRpFifoData_o[33] <= <GND>
TxRpFifoData_o[34] <= <GND>
TxRpFifoData_o[35] <= <GND>
TxRpFifoData_o[36] <= <GND>
TxRpFifoData_o[37] <= <GND>
TxRpFifoData_o[38] <= <GND>
TxRpFifoData_o[39] <= <GND>
TxRpFifoData_o[40] <= <GND>
TxRpFifoData_o[41] <= <GND>
TxRpFifoData_o[42] <= <GND>
TxRpFifoData_o[43] <= <GND>
TxRpFifoData_o[44] <= <GND>
TxRpFifoData_o[45] <= <GND>
TxRpFifoData_o[46] <= <GND>
TxRpFifoData_o[47] <= <GND>
TxRpFifoData_o[48] <= <GND>
TxRpFifoData_o[49] <= <GND>
TxRpFifoData_o[50] <= <GND>
TxRpFifoData_o[51] <= <GND>
TxRpFifoData_o[52] <= <GND>
TxRpFifoData_o[53] <= <GND>
TxRpFifoData_o[54] <= <GND>
TxRpFifoData_o[55] <= <GND>
TxRpFifoData_o[56] <= <GND>
TxRpFifoData_o[57] <= <GND>
TxRpFifoData_o[58] <= <GND>
TxRpFifoData_o[59] <= <GND>
TxRpFifoData_o[60] <= <GND>
TxRpFifoData_o[61] <= <GND>
TxRpFifoData_o[62] <= <GND>
TxRpFifoData_o[63] <= <GND>
TxRpFifoData_o[64] <= <GND>
TxRpFifoData_o[65] <= <GND>
TxRpFifoData_o[66] <= <GND>
TxRpFifoData_o[67] <= <GND>
TxRpFifoData_o[68] <= <GND>
TxRpFifoData_o[69] <= <GND>
TxRpFifoData_o[70] <= <GND>
TxRpFifoData_o[71] <= <GND>
TxRpFifoData_o[72] <= <GND>
TxRpFifoData_o[73] <= <GND>
TxRpFifoData_o[74] <= <GND>
TxRpFifoData_o[75] <= <GND>
TxRpFifoData_o[76] <= <GND>
TxRpFifoData_o[77] <= <GND>
TxRpFifoData_o[78] <= <GND>
TxRpFifoData_o[79] <= <GND>
TxRpFifoData_o[80] <= <GND>
TxRpFifoData_o[81] <= <GND>
TxRpFifoData_o[82] <= <GND>
TxRpFifoData_o[83] <= <GND>
TxRpFifoData_o[84] <= <GND>
TxRpFifoData_o[85] <= <GND>
TxRpFifoData_o[86] <= <GND>
TxRpFifoData_o[87] <= <GND>
TxRpFifoData_o[88] <= <GND>
TxRpFifoData_o[89] <= <GND>
TxRpFifoData_o[90] <= <GND>
TxRpFifoData_o[91] <= <GND>
TxRpFifoData_o[92] <= <GND>
TxRpFifoData_o[93] <= <GND>
TxRpFifoData_o[94] <= <GND>
TxRpFifoData_o[95] <= <GND>
TxRpFifoData_o[96] <= <GND>
TxRpFifoData_o[97] <= <GND>
TxRpFifoData_o[98] <= <GND>
TxRpFifoData_o[99] <= <GND>
TxRpFifoData_o[100] <= <GND>
TxRpFifoData_o[101] <= <GND>
TxRpFifoData_o[102] <= <GND>
TxRpFifoData_o[103] <= <GND>
TxRpFifoData_o[104] <= <GND>
TxRpFifoData_o[105] <= <GND>
TxRpFifoData_o[106] <= <GND>
TxRpFifoData_o[107] <= <GND>
TxRpFifoData_o[108] <= <GND>
TxRpFifoData_o[109] <= <GND>
TxRpFifoData_o[110] <= <GND>
TxRpFifoData_o[111] <= <GND>
TxRpFifoData_o[112] <= <GND>
TxRpFifoData_o[113] <= <GND>
TxRpFifoData_o[114] <= <GND>
TxRpFifoData_o[115] <= <GND>
TxRpFifoData_o[116] <= <GND>
TxRpFifoData_o[117] <= <GND>
TxRpFifoData_o[118] <= <GND>
TxRpFifoData_o[119] <= <GND>
TxRpFifoData_o[120] <= <GND>
TxRpFifoData_o[121] <= <GND>
TxRpFifoData_o[122] <= <GND>
TxRpFifoData_o[123] <= <GND>
TxRpFifoData_o[124] <= <GND>
TxRpFifoData_o[125] <= <GND>
TxRpFifoData_o[126] <= <GND>
TxRpFifoData_o[127] <= <GND>
TxRpFifoData_o[128] <= <GND>
TxRpFifoData_o[129] <= <GND>
TxRpFifoData_o[130] <= <GND>
TxRpFifoData_o[131] <= <GND>
RpTLPReady_o <= <GND>
RxRpFifoWrReq_i => ~NO_FANOUT~
RxRpFifoWrData_i[0] => ~NO_FANOUT~
RxRpFifoWrData_i[1] => ~NO_FANOUT~
RxRpFifoWrData_i[2] => ~NO_FANOUT~
RxRpFifoWrData_i[3] => ~NO_FANOUT~
RxRpFifoWrData_i[4] => ~NO_FANOUT~
RxRpFifoWrData_i[5] => ~NO_FANOUT~
RxRpFifoWrData_i[6] => ~NO_FANOUT~
RxRpFifoWrData_i[7] => ~NO_FANOUT~
RxRpFifoWrData_i[8] => ~NO_FANOUT~
RxRpFifoWrData_i[9] => ~NO_FANOUT~
RxRpFifoWrData_i[10] => ~NO_FANOUT~
RxRpFifoWrData_i[11] => ~NO_FANOUT~
RxRpFifoWrData_i[12] => ~NO_FANOUT~
RxRpFifoWrData_i[13] => ~NO_FANOUT~
RxRpFifoWrData_i[14] => ~NO_FANOUT~
RxRpFifoWrData_i[15] => ~NO_FANOUT~
RxRpFifoWrData_i[16] => ~NO_FANOUT~
RxRpFifoWrData_i[17] => ~NO_FANOUT~
RxRpFifoWrData_i[18] => ~NO_FANOUT~
RxRpFifoWrData_i[19] => ~NO_FANOUT~
RxRpFifoWrData_i[20] => ~NO_FANOUT~
RxRpFifoWrData_i[21] => ~NO_FANOUT~
RxRpFifoWrData_i[22] => ~NO_FANOUT~
RxRpFifoWrData_i[23] => ~NO_FANOUT~
RxRpFifoWrData_i[24] => ~NO_FANOUT~
RxRpFifoWrData_i[25] => ~NO_FANOUT~
RxRpFifoWrData_i[26] => ~NO_FANOUT~
RxRpFifoWrData_i[27] => ~NO_FANOUT~
RxRpFifoWrData_i[28] => ~NO_FANOUT~
RxRpFifoWrData_i[29] => ~NO_FANOUT~
RxRpFifoWrData_i[30] => ~NO_FANOUT~
RxRpFifoWrData_i[31] => ~NO_FANOUT~
RxRpFifoWrData_i[32] => ~NO_FANOUT~
RxRpFifoWrData_i[33] => ~NO_FANOUT~
RxRpFifoWrData_i[34] => ~NO_FANOUT~
RxRpFifoWrData_i[35] => ~NO_FANOUT~
RxRpFifoWrData_i[36] => ~NO_FANOUT~
RxRpFifoWrData_i[37] => ~NO_FANOUT~
RxRpFifoWrData_i[38] => ~NO_FANOUT~
RxRpFifoWrData_i[39] => ~NO_FANOUT~
RxRpFifoWrData_i[40] => ~NO_FANOUT~
RxRpFifoWrData_i[41] => ~NO_FANOUT~
RxRpFifoWrData_i[42] => ~NO_FANOUT~
RxRpFifoWrData_i[43] => ~NO_FANOUT~
RxRpFifoWrData_i[44] => ~NO_FANOUT~
RxRpFifoWrData_i[45] => ~NO_FANOUT~
RxRpFifoWrData_i[46] => ~NO_FANOUT~
RxRpFifoWrData_i[47] => ~NO_FANOUT~
RxRpFifoWrData_i[48] => ~NO_FANOUT~
RxRpFifoWrData_i[49] => ~NO_FANOUT~
RxRpFifoWrData_i[50] => ~NO_FANOUT~
RxRpFifoWrData_i[51] => ~NO_FANOUT~
RxRpFifoWrData_i[52] => ~NO_FANOUT~
RxRpFifoWrData_i[53] => ~NO_FANOUT~
RxRpFifoWrData_i[54] => ~NO_FANOUT~
RxRpFifoWrData_i[55] => ~NO_FANOUT~
RxRpFifoWrData_i[56] => ~NO_FANOUT~
RxRpFifoWrData_i[57] => ~NO_FANOUT~
RxRpFifoWrData_i[58] => ~NO_FANOUT~
RxRpFifoWrData_i[59] => ~NO_FANOUT~
RxRpFifoWrData_i[60] => ~NO_FANOUT~
RxRpFifoWrData_i[61] => ~NO_FANOUT~
RxRpFifoWrData_i[62] => ~NO_FANOUT~
RxRpFifoWrData_i[63] => ~NO_FANOUT~
RxRpFifoWrData_i[64] => ~NO_FANOUT~
RxRpFifoWrData_i[65] => ~NO_FANOUT~
RxRpFifoWrData_i[66] => ~NO_FANOUT~
RxRpFifoWrData_i[67] => ~NO_FANOUT~
RxRpFifoWrData_i[68] => ~NO_FANOUT~
RxRpFifoWrData_i[69] => ~NO_FANOUT~
RxRpFifoWrData_i[70] => ~NO_FANOUT~
RxRpFifoWrData_i[71] => ~NO_FANOUT~
RxRpFifoWrData_i[72] => ~NO_FANOUT~
RxRpFifoWrData_i[73] => ~NO_FANOUT~
RxRpFifoWrData_i[74] => ~NO_FANOUT~
RxRpFifoWrData_i[75] => ~NO_FANOUT~
RxRpFifoWrData_i[76] => ~NO_FANOUT~
RxRpFifoWrData_i[77] => ~NO_FANOUT~
RxRpFifoWrData_i[78] => ~NO_FANOUT~
RxRpFifoWrData_i[79] => ~NO_FANOUT~
RxRpFifoWrData_i[80] => ~NO_FANOUT~
RxRpFifoWrData_i[81] => ~NO_FANOUT~
RxRpFifoWrData_i[82] => ~NO_FANOUT~
RxRpFifoWrData_i[83] => ~NO_FANOUT~
RxRpFifoWrData_i[84] => ~NO_FANOUT~
RxRpFifoWrData_i[85] => ~NO_FANOUT~
RxRpFifoWrData_i[86] => ~NO_FANOUT~
RxRpFifoWrData_i[87] => ~NO_FANOUT~
RxRpFifoWrData_i[88] => ~NO_FANOUT~
RxRpFifoWrData_i[89] => ~NO_FANOUT~
RxRpFifoWrData_i[90] => ~NO_FANOUT~
RxRpFifoWrData_i[91] => ~NO_FANOUT~
RxRpFifoWrData_i[92] => ~NO_FANOUT~
RxRpFifoWrData_i[93] => ~NO_FANOUT~
RxRpFifoWrData_i[94] => ~NO_FANOUT~
RxRpFifoWrData_i[95] => ~NO_FANOUT~
RxRpFifoWrData_i[96] => ~NO_FANOUT~
RxRpFifoWrData_i[97] => ~NO_FANOUT~
RxRpFifoWrData_i[98] => ~NO_FANOUT~
RxRpFifoWrData_i[99] => ~NO_FANOUT~
RxRpFifoWrData_i[100] => ~NO_FANOUT~
RxRpFifoWrData_i[101] => ~NO_FANOUT~
RxRpFifoWrData_i[102] => ~NO_FANOUT~
RxRpFifoWrData_i[103] => ~NO_FANOUT~
RxRpFifoWrData_i[104] => ~NO_FANOUT~
RxRpFifoWrData_i[105] => ~NO_FANOUT~
RxRpFifoWrData_i[106] => ~NO_FANOUT~
RxRpFifoWrData_i[107] => ~NO_FANOUT~
RxRpFifoWrData_i[108] => ~NO_FANOUT~
RxRpFifoWrData_i[109] => ~NO_FANOUT~
RxRpFifoWrData_i[110] => ~NO_FANOUT~
RxRpFifoWrData_i[111] => ~NO_FANOUT~
RxRpFifoWrData_i[112] => ~NO_FANOUT~
RxRpFifoWrData_i[113] => ~NO_FANOUT~
RxRpFifoWrData_i[114] => ~NO_FANOUT~
RxRpFifoWrData_i[115] => ~NO_FANOUT~
RxRpFifoWrData_i[116] => ~NO_FANOUT~
RxRpFifoWrData_i[117] => ~NO_FANOUT~
RxRpFifoWrData_i[118] => ~NO_FANOUT~
RxRpFifoWrData_i[119] => ~NO_FANOUT~
RxRpFifoWrData_i[120] => ~NO_FANOUT~
RxRpFifoWrData_i[121] => ~NO_FANOUT~
RxRpFifoWrData_i[122] => ~NO_FANOUT~
RxRpFifoWrData_i[123] => ~NO_FANOUT~
RxRpFifoWrData_i[124] => ~NO_FANOUT~
RxRpFifoWrData_i[125] => ~NO_FANOUT~
RxRpFifoWrData_i[126] => ~NO_FANOUT~
RxRpFifoWrData_i[127] => ~NO_FANOUT~
RxRpFifoWrData_i[128] => ~NO_FANOUT~
RxRpFifoWrData_i[129] => ~NO_FANOUT~
RxRpFifoWrData_i[130] => ~NO_FANOUT~
RxRpFifoWrData_i[131] => ~NO_FANOUT~
AvalonIrqReq_i[0] => AvalonIrqReq_i[0].IN1
AvalonIrqReq_i[1] => AvalonIrqReq_i[1].IN1
AvalonIrqReq_i[2] => AvalonIrqReq_i[2].IN1
AvalonIrqReq_i[3] => AvalonIrqReq_i[3].IN1
AvalonIrqReq_i[4] => AvalonIrqReq_i[4].IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon
CraClk_i => CraReadData_o[0]~reg0.CLK
CraClk_i => CraReadData_o[1]~reg0.CLK
CraClk_i => CraReadData_o[2]~reg0.CLK
CraClk_i => CraReadData_o[3]~reg0.CLK
CraClk_i => CraReadData_o[4]~reg0.CLK
CraClk_i => CraReadData_o[5]~reg0.CLK
CraClk_i => CraReadData_o[6]~reg0.CLK
CraClk_i => CraReadData_o[7]~reg0.CLK
CraClk_i => CraReadData_o[8]~reg0.CLK
CraClk_i => CraReadData_o[9]~reg0.CLK
CraClk_i => CraReadData_o[10]~reg0.CLK
CraClk_i => CraReadData_o[11]~reg0.CLK
CraClk_i => CraReadData_o[12]~reg0.CLK
CraClk_i => CraReadData_o[13]~reg0.CLK
CraClk_i => CraReadData_o[14]~reg0.CLK
CraClk_i => CraReadData_o[15]~reg0.CLK
CraClk_i => CraReadData_o[16]~reg0.CLK
CraClk_i => CraReadData_o[17]~reg0.CLK
CraClk_i => CraReadData_o[18]~reg0.CLK
CraClk_i => CraReadData_o[19]~reg0.CLK
CraClk_i => CraReadData_o[20]~reg0.CLK
CraClk_i => CraReadData_o[21]~reg0.CLK
CraClk_i => CraReadData_o[22]~reg0.CLK
CraClk_i => CraReadData_o[23]~reg0.CLK
CraClk_i => CraReadData_o[24]~reg0.CLK
CraClk_i => CraReadData_o[25]~reg0.CLK
CraClk_i => CraReadData_o[26]~reg0.CLK
CraClk_i => CraReadData_o[27]~reg0.CLK
CraClk_i => CraReadData_o[28]~reg0.CLK
CraClk_i => CraReadData_o[29]~reg0.CLK
CraClk_i => CraReadData_o[30]~reg0.CLK
CraClk_i => CraReadData_o[31]~reg0.CLK
CraClk_i => addr_decode_reg[0].CLK
CraClk_i => addr_decode_reg[1].CLK
CraClk_i => addr_decode_reg[2].CLK
CraClk_i => addr_decode_reg[3].CLK
CraClk_i => addr_decode_reg[4].CLK
CraClk_i => addr_decode_reg[5].CLK
CraClk_i => addr_decode_reg[6].CLK
CraClk_i => cra_address_reg[2].CLK
CraClk_i => cra_address_reg[3].CLK
CraClk_i => cra_address_reg[4].CLK
CraClk_i => cra_address_reg[5].CLK
CraClk_i => cra_address_reg[6].CLK
CraClk_i => cra_address_reg[7].CLK
CraClk_i => cra_address_reg[8].CLK
CraClk_i => cra_address_reg[9].CLK
CraClk_i => cra_address_reg[10].CLK
CraClk_i => cra_address_reg[11].CLK
CraClk_i => cra_address_reg[12].CLK
CraClk_i => cra_address_reg[13].CLK
CraClk_i => avalon_state_reg~6.DATAIN
CraRstn_i => CraReadData_o[0]~reg0.ACLR
CraRstn_i => CraReadData_o[1]~reg0.ACLR
CraRstn_i => CraReadData_o[2]~reg0.ACLR
CraRstn_i => CraReadData_o[3]~reg0.ACLR
CraRstn_i => CraReadData_o[4]~reg0.ACLR
CraRstn_i => CraReadData_o[5]~reg0.ACLR
CraRstn_i => CraReadData_o[6]~reg0.ACLR
CraRstn_i => CraReadData_o[7]~reg0.ACLR
CraRstn_i => CraReadData_o[8]~reg0.ACLR
CraRstn_i => CraReadData_o[9]~reg0.ACLR
CraRstn_i => CraReadData_o[10]~reg0.ACLR
CraRstn_i => CraReadData_o[11]~reg0.ACLR
CraRstn_i => CraReadData_o[12]~reg0.ACLR
CraRstn_i => CraReadData_o[13]~reg0.ACLR
CraRstn_i => CraReadData_o[14]~reg0.ACLR
CraRstn_i => CraReadData_o[15]~reg0.ACLR
CraRstn_i => CraReadData_o[16]~reg0.ACLR
CraRstn_i => CraReadData_o[17]~reg0.ACLR
CraRstn_i => CraReadData_o[18]~reg0.ACLR
CraRstn_i => CraReadData_o[19]~reg0.ACLR
CraRstn_i => CraReadData_o[20]~reg0.ACLR
CraRstn_i => CraReadData_o[21]~reg0.ACLR
CraRstn_i => CraReadData_o[22]~reg0.ACLR
CraRstn_i => CraReadData_o[23]~reg0.ACLR
CraRstn_i => CraReadData_o[24]~reg0.ACLR
CraRstn_i => CraReadData_o[25]~reg0.ACLR
CraRstn_i => CraReadData_o[26]~reg0.ACLR
CraRstn_i => CraReadData_o[27]~reg0.ACLR
CraRstn_i => CraReadData_o[28]~reg0.ACLR
CraRstn_i => CraReadData_o[29]~reg0.ACLR
CraRstn_i => CraReadData_o[30]~reg0.ACLR
CraRstn_i => CraReadData_o[31]~reg0.ACLR
CraRstn_i => addr_decode_reg[0].ACLR
CraRstn_i => addr_decode_reg[1].ACLR
CraRstn_i => addr_decode_reg[2].ACLR
CraRstn_i => addr_decode_reg[3].ACLR
CraRstn_i => addr_decode_reg[4].ACLR
CraRstn_i => addr_decode_reg[5].ACLR
CraRstn_i => addr_decode_reg[6].ACLR
CraRstn_i => cra_address_reg[2].ACLR
CraRstn_i => cra_address_reg[3].ACLR
CraRstn_i => cra_address_reg[4].ACLR
CraRstn_i => cra_address_reg[5].ACLR
CraRstn_i => cra_address_reg[6].ACLR
CraRstn_i => cra_address_reg[7].ACLR
CraRstn_i => cra_address_reg[8].ACLR
CraRstn_i => cra_address_reg[9].ACLR
CraRstn_i => cra_address_reg[10].ACLR
CraRstn_i => cra_address_reg[11].ACLR
CraRstn_i => cra_address_reg[12].ACLR
CraRstn_i => cra_address_reg[13].ACLR
CraRstn_i => avalon_state_reg~8.DATAIN
CraChipSelect_i => always0.IN0
CraChipSelect_i => always3.IN1
CraAddress_i[2] => cra_address_reg[2].DATAIN
CraAddress_i[3] => cra_address_reg[3].DATAIN
CraAddress_i[4] => cra_address_reg[4].DATAIN
CraAddress_i[5] => cra_address_reg[5].DATAIN
CraAddress_i[6] => cra_address_reg[6].DATAIN
CraAddress_i[7] => cra_address_reg[7].DATAIN
CraAddress_i[8] => cra_address_reg[8].DATAIN
CraAddress_i[9] => cra_address_reg[9].DATAIN
CraAddress_i[10] => cra_address_reg[10].DATAIN
CraAddress_i[11] => cra_address_reg[11].DATAIN
CraAddress_i[12] => cra_address_reg[12].DATAIN
CraAddress_i[13] => cra_address_reg[13].DATAIN
CraByteEnable_i[0] => AdTrByteEnable_o[0].DATAIN
CraByteEnable_i[0] => IcrByteEnable_o[0].DATAIN
CraByteEnable_i[1] => AdTrByteEnable_o[1].DATAIN
CraByteEnable_i[1] => IcrByteEnable_o[1].DATAIN
CraByteEnable_i[2] => AdTrByteEnable_o[2].DATAIN
CraByteEnable_i[2] => IcrByteEnable_o[2].DATAIN
CraByteEnable_i[3] => AdTrByteEnable_o[3].DATAIN
CraByteEnable_i[3] => IcrByteEnable_o[3].DATAIN
CraRead_i => always0.IN0
CraRead_i => avalon_state_reg.OUTPUTSELECT
CraRead_i => avalon_state_reg.OUTPUTSELECT
CraRead_i => avalon_state_reg.OUTPUTSELECT
CraRead_i => avalon_state_reg.OUTPUTSELECT
CraRead_i => avalon_state_reg.OUTPUTSELECT
CraRead_i => avalon_state_reg.OUTPUTSELECT
CraReadData_o[0] <= CraReadData_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[1] <= CraReadData_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[2] <= CraReadData_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[3] <= CraReadData_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[4] <= CraReadData_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[5] <= CraReadData_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[6] <= CraReadData_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[7] <= CraReadData_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[8] <= CraReadData_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[9] <= CraReadData_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[10] <= CraReadData_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[11] <= CraReadData_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[12] <= CraReadData_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[13] <= CraReadData_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[14] <= CraReadData_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[15] <= CraReadData_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[16] <= CraReadData_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[17] <= CraReadData_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[18] <= CraReadData_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[19] <= CraReadData_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[20] <= CraReadData_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[21] <= CraReadData_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[22] <= CraReadData_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[23] <= CraReadData_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[24] <= CraReadData_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[25] <= CraReadData_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[26] <= CraReadData_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[27] <= CraReadData_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[28] <= CraReadData_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[29] <= CraReadData_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[30] <= CraReadData_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraReadData_o[31] <= CraReadData_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CraWrite_i => always0.IN1
CraWrite_i => always3.IN0
CraWriteData_i[0] => AdTrWriteData_o[0].DATAIN
CraWriteData_i[0] => IcrWriteData_o[0].DATAIN
CraWriteData_i[1] => AdTrWriteData_o[1].DATAIN
CraWriteData_i[1] => IcrWriteData_o[1].DATAIN
CraWriteData_i[2] => AdTrWriteData_o[2].DATAIN
CraWriteData_i[2] => IcrWriteData_o[2].DATAIN
CraWriteData_i[3] => AdTrWriteData_o[3].DATAIN
CraWriteData_i[3] => IcrWriteData_o[3].DATAIN
CraWriteData_i[4] => AdTrWriteData_o[4].DATAIN
CraWriteData_i[4] => IcrWriteData_o[4].DATAIN
CraWriteData_i[5] => AdTrWriteData_o[5].DATAIN
CraWriteData_i[5] => IcrWriteData_o[5].DATAIN
CraWriteData_i[6] => AdTrWriteData_o[6].DATAIN
CraWriteData_i[6] => IcrWriteData_o[6].DATAIN
CraWriteData_i[7] => AdTrWriteData_o[7].DATAIN
CraWriteData_i[7] => IcrWriteData_o[7].DATAIN
CraWriteData_i[8] => AdTrWriteData_o[8].DATAIN
CraWriteData_i[8] => IcrWriteData_o[8].DATAIN
CraWriteData_i[9] => AdTrWriteData_o[9].DATAIN
CraWriteData_i[9] => IcrWriteData_o[9].DATAIN
CraWriteData_i[10] => AdTrWriteData_o[10].DATAIN
CraWriteData_i[10] => IcrWriteData_o[10].DATAIN
CraWriteData_i[11] => AdTrWriteData_o[11].DATAIN
CraWriteData_i[11] => IcrWriteData_o[11].DATAIN
CraWriteData_i[12] => AdTrWriteData_o[12].DATAIN
CraWriteData_i[12] => IcrWriteData_o[12].DATAIN
CraWriteData_i[13] => AdTrWriteData_o[13].DATAIN
CraWriteData_i[13] => IcrWriteData_o[13].DATAIN
CraWriteData_i[14] => AdTrWriteData_o[14].DATAIN
CraWriteData_i[14] => IcrWriteData_o[14].DATAIN
CraWriteData_i[15] => AdTrWriteData_o[15].DATAIN
CraWriteData_i[15] => IcrWriteData_o[15].DATAIN
CraWriteData_i[16] => AdTrWriteData_o[16].DATAIN
CraWriteData_i[16] => IcrWriteData_o[16].DATAIN
CraWriteData_i[17] => AdTrWriteData_o[17].DATAIN
CraWriteData_i[17] => IcrWriteData_o[17].DATAIN
CraWriteData_i[18] => AdTrWriteData_o[18].DATAIN
CraWriteData_i[18] => IcrWriteData_o[18].DATAIN
CraWriteData_i[19] => AdTrWriteData_o[19].DATAIN
CraWriteData_i[19] => IcrWriteData_o[19].DATAIN
CraWriteData_i[20] => AdTrWriteData_o[20].DATAIN
CraWriteData_i[20] => IcrWriteData_o[20].DATAIN
CraWriteData_i[21] => AdTrWriteData_o[21].DATAIN
CraWriteData_i[21] => IcrWriteData_o[21].DATAIN
CraWriteData_i[22] => AdTrWriteData_o[22].DATAIN
CraWriteData_i[22] => IcrWriteData_o[22].DATAIN
CraWriteData_i[23] => AdTrWriteData_o[23].DATAIN
CraWriteData_i[23] => IcrWriteData_o[23].DATAIN
CraWriteData_i[24] => AdTrWriteData_o[24].DATAIN
CraWriteData_i[24] => IcrWriteData_o[24].DATAIN
CraWriteData_i[25] => AdTrWriteData_o[25].DATAIN
CraWriteData_i[25] => IcrWriteData_o[25].DATAIN
CraWriteData_i[26] => AdTrWriteData_o[26].DATAIN
CraWriteData_i[26] => IcrWriteData_o[26].DATAIN
CraWriteData_i[27] => AdTrWriteData_o[27].DATAIN
CraWriteData_i[27] => IcrWriteData_o[27].DATAIN
CraWriteData_i[28] => AdTrWriteData_o[28].DATAIN
CraWriteData_i[28] => IcrWriteData_o[28].DATAIN
CraWriteData_i[29] => AdTrWriteData_o[29].DATAIN
CraWriteData_i[29] => IcrWriteData_o[29].DATAIN
CraWriteData_i[30] => AdTrWriteData_o[30].DATAIN
CraWriteData_i[30] => IcrWriteData_o[30].DATAIN
CraWriteData_i[31] => AdTrWriteData_o[31].DATAIN
CraWriteData_i[31] => IcrWriteData_o[31].DATAIN
CraWaitRequest_o <= always4.DB_MAX_OUTPUT_PORT_TYPE
CraBeginTransfer_i => ~NO_FANOUT~
AdTrWriteReqVld_o <= AdTrWriteReqVld_o.DB_MAX_OUTPUT_PORT_TYPE
AdTrReadReqVld_o <= AdTrReadReqVld_o.DB_MAX_OUTPUT_PORT_TYPE
AdTrAddress_o[2] <= cra_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
AdTrAddress_o[3] <= cra_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
AdTrAddress_o[4] <= cra_address_reg[4].DB_MAX_OUTPUT_PORT_TYPE
AdTrAddress_o[5] <= cra_address_reg[5].DB_MAX_OUTPUT_PORT_TYPE
AdTrAddress_o[6] <= cra_address_reg[6].DB_MAX_OUTPUT_PORT_TYPE
AdTrAddress_o[7] <= cra_address_reg[7].DB_MAX_OUTPUT_PORT_TYPE
AdTrAddress_o[8] <= cra_address_reg[8].DB_MAX_OUTPUT_PORT_TYPE
AdTrAddress_o[9] <= cra_address_reg[9].DB_MAX_OUTPUT_PORT_TYPE
AdTrAddress_o[10] <= cra_address_reg[10].DB_MAX_OUTPUT_PORT_TYPE
AdTrAddress_o[11] <= cra_address_reg[11].DB_MAX_OUTPUT_PORT_TYPE
AdTrByteEnable_o[0] <= CraByteEnable_i[0].DB_MAX_OUTPUT_PORT_TYPE
AdTrByteEnable_o[1] <= CraByteEnable_i[1].DB_MAX_OUTPUT_PORT_TYPE
AdTrByteEnable_o[2] <= CraByteEnable_i[2].DB_MAX_OUTPUT_PORT_TYPE
AdTrByteEnable_o[3] <= CraByteEnable_i[3].DB_MAX_OUTPUT_PORT_TYPE
AdTrReadData_i[0] => sel_read_data.DATAB
AdTrReadData_i[1] => sel_read_data.DATAB
AdTrReadData_i[2] => sel_read_data.DATAB
AdTrReadData_i[3] => sel_read_data.DATAB
AdTrReadData_i[4] => sel_read_data.DATAB
AdTrReadData_i[5] => sel_read_data.DATAB
AdTrReadData_i[6] => sel_read_data.DATAB
AdTrReadData_i[7] => sel_read_data.DATAB
AdTrReadData_i[8] => sel_read_data.DATAB
AdTrReadData_i[9] => sel_read_data.DATAB
AdTrReadData_i[10] => sel_read_data.DATAB
AdTrReadData_i[11] => sel_read_data.DATAB
AdTrReadData_i[12] => sel_read_data.DATAB
AdTrReadData_i[13] => sel_read_data.DATAB
AdTrReadData_i[14] => sel_read_data.DATAB
AdTrReadData_i[15] => sel_read_data.DATAB
AdTrReadData_i[16] => sel_read_data.DATAB
AdTrReadData_i[17] => sel_read_data.DATAB
AdTrReadData_i[18] => sel_read_data.DATAB
AdTrReadData_i[19] => sel_read_data.DATAB
AdTrReadData_i[20] => sel_read_data.DATAB
AdTrReadData_i[21] => sel_read_data.DATAB
AdTrReadData_i[22] => sel_read_data.DATAB
AdTrReadData_i[23] => sel_read_data.DATAB
AdTrReadData_i[24] => sel_read_data.DATAB
AdTrReadData_i[25] => sel_read_data.DATAB
AdTrReadData_i[26] => sel_read_data.DATAB
AdTrReadData_i[27] => sel_read_data.DATAB
AdTrReadData_i[28] => sel_read_data.DATAB
AdTrReadData_i[29] => sel_read_data.DATAB
AdTrReadData_i[30] => sel_read_data.DATAB
AdTrReadData_i[31] => sel_read_data.DATAB
AdTrWriteData_o[0] <= CraWriteData_i[0].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[1] <= CraWriteData_i[1].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[2] <= CraWriteData_i[2].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[3] <= CraWriteData_i[3].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[4] <= CraWriteData_i[4].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[5] <= CraWriteData_i[5].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[6] <= CraWriteData_i[6].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[7] <= CraWriteData_i[7].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[8] <= CraWriteData_i[8].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[9] <= CraWriteData_i[9].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[10] <= CraWriteData_i[10].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[11] <= CraWriteData_i[11].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[12] <= CraWriteData_i[12].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[13] <= CraWriteData_i[13].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[14] <= CraWriteData_i[14].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[15] <= CraWriteData_i[15].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[16] <= CraWriteData_i[16].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[17] <= CraWriteData_i[17].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[18] <= CraWriteData_i[18].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[19] <= CraWriteData_i[19].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[20] <= CraWriteData_i[20].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[21] <= CraWriteData_i[21].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[22] <= CraWriteData_i[22].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[23] <= CraWriteData_i[23].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[24] <= CraWriteData_i[24].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[25] <= CraWriteData_i[25].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[26] <= CraWriteData_i[26].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[27] <= CraWriteData_i[27].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[28] <= CraWriteData_i[28].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[29] <= CraWriteData_i[29].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[30] <= CraWriteData_i[30].DB_MAX_OUTPUT_PORT_TYPE
AdTrWriteData_o[31] <= CraWriteData_i[31].DB_MAX_OUTPUT_PORT_TYPE
AdTrReadDataVld_i => sel_read_vld.DATAB
IcrAddress_o[2] <= cra_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
IcrAddress_o[3] <= cra_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
IcrAddress_o[4] <= cra_address_reg[4].DB_MAX_OUTPUT_PORT_TYPE
IcrAddress_o[5] <= cra_address_reg[5].DB_MAX_OUTPUT_PORT_TYPE
IcrAddress_o[6] <= cra_address_reg[6].DB_MAX_OUTPUT_PORT_TYPE
IcrAddress_o[7] <= cra_address_reg[7].DB_MAX_OUTPUT_PORT_TYPE
IcrAddress_o[8] <= cra_address_reg[8].DB_MAX_OUTPUT_PORT_TYPE
IcrAddress_o[9] <= cra_address_reg[9].DB_MAX_OUTPUT_PORT_TYPE
IcrAddress_o[10] <= cra_address_reg[10].DB_MAX_OUTPUT_PORT_TYPE
IcrAddress_o[11] <= cra_address_reg[11].DB_MAX_OUTPUT_PORT_TYPE
IcrAddress_o[12] <= cra_address_reg[12].DB_MAX_OUTPUT_PORT_TYPE
IcrAddress_o[13] <= cra_address_reg[13].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[0] <= CraWriteData_i[0].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[1] <= CraWriteData_i[1].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[2] <= CraWriteData_i[2].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[3] <= CraWriteData_i[3].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[4] <= CraWriteData_i[4].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[5] <= CraWriteData_i[5].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[6] <= CraWriteData_i[6].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[7] <= CraWriteData_i[7].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[8] <= CraWriteData_i[8].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[9] <= CraWriteData_i[9].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[10] <= CraWriteData_i[10].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[11] <= CraWriteData_i[11].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[12] <= CraWriteData_i[12].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[13] <= CraWriteData_i[13].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[14] <= CraWriteData_i[14].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[15] <= CraWriteData_i[15].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[16] <= CraWriteData_i[16].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[17] <= CraWriteData_i[17].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[18] <= CraWriteData_i[18].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[19] <= CraWriteData_i[19].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[20] <= CraWriteData_i[20].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[21] <= CraWriteData_i[21].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[22] <= CraWriteData_i[22].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[23] <= CraWriteData_i[23].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[24] <= CraWriteData_i[24].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[25] <= CraWriteData_i[25].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[26] <= CraWriteData_i[26].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[27] <= CraWriteData_i[27].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[28] <= CraWriteData_i[28].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[29] <= CraWriteData_i[29].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[30] <= CraWriteData_i[30].DB_MAX_OUTPUT_PORT_TYPE
IcrWriteData_o[31] <= CraWriteData_i[31].DB_MAX_OUTPUT_PORT_TYPE
IcrByteEnable_o[0] <= CraByteEnable_i[0].DB_MAX_OUTPUT_PORT_TYPE
IcrByteEnable_o[1] <= CraByteEnable_i[1].DB_MAX_OUTPUT_PORT_TYPE
IcrByteEnable_o[2] <= CraByteEnable_i[2].DB_MAX_OUTPUT_PORT_TYPE
IcrByteEnable_o[3] <= CraByteEnable_i[3].DB_MAX_OUTPUT_PORT_TYPE
A2PMbWriteReqVld_o <= A2PMbWriteReqVld_o.DB_MAX_OUTPUT_PORT_TYPE
A2PMbReadReqVld_o <= A2PMbReadReqVld_o.DB_MAX_OUTPUT_PORT_TYPE
A2PMbReadData_i[0] => sel_read_data.IN1
A2PMbReadData_i[1] => sel_read_data.IN1
A2PMbReadData_i[2] => sel_read_data.IN1
A2PMbReadData_i[3] => sel_read_data.IN1
A2PMbReadData_i[4] => sel_read_data.IN1
A2PMbReadData_i[5] => sel_read_data.IN1
A2PMbReadData_i[6] => sel_read_data.IN1
A2PMbReadData_i[7] => sel_read_data.IN1
A2PMbReadData_i[8] => sel_read_data.IN1
A2PMbReadData_i[9] => sel_read_data.IN1
A2PMbReadData_i[10] => sel_read_data.IN1
A2PMbReadData_i[11] => sel_read_data.IN1
A2PMbReadData_i[12] => sel_read_data.IN1
A2PMbReadData_i[13] => sel_read_data.IN1
A2PMbReadData_i[14] => sel_read_data.IN1
A2PMbReadData_i[15] => sel_read_data.IN1
A2PMbReadData_i[16] => sel_read_data.IN1
A2PMbReadData_i[17] => sel_read_data.IN1
A2PMbReadData_i[18] => sel_read_data.IN1
A2PMbReadData_i[19] => sel_read_data.IN1
A2PMbReadData_i[20] => sel_read_data.IN1
A2PMbReadData_i[21] => sel_read_data.IN1
A2PMbReadData_i[22] => sel_read_data.IN1
A2PMbReadData_i[23] => sel_read_data.IN1
A2PMbReadData_i[24] => sel_read_data.IN1
A2PMbReadData_i[25] => sel_read_data.IN1
A2PMbReadData_i[26] => sel_read_data.IN1
A2PMbReadData_i[27] => sel_read_data.IN1
A2PMbReadData_i[28] => sel_read_data.IN1
A2PMbReadData_i[29] => sel_read_data.IN1
A2PMbReadData_i[30] => sel_read_data.IN1
A2PMbReadData_i[31] => sel_read_data.IN1
A2PMbReadDataVld_i => sel_read_vld.IN1
P2AMbWriteReqVld_o <= P2AMbWriteReqVld_o.DB_MAX_OUTPUT_PORT_TYPE
P2AMbReadReqVld_o <= P2AMbReadReqVld_o.DB_MAX_OUTPUT_PORT_TYPE
P2AMbReadData_i[0] => sel_read_data.IN1
P2AMbReadData_i[1] => sel_read_data.IN1
P2AMbReadData_i[2] => sel_read_data.IN1
P2AMbReadData_i[3] => sel_read_data.IN1
P2AMbReadData_i[4] => sel_read_data.IN1
P2AMbReadData_i[5] => sel_read_data.IN1
P2AMbReadData_i[6] => sel_read_data.IN1
P2AMbReadData_i[7] => sel_read_data.IN1
P2AMbReadData_i[8] => sel_read_data.IN1
P2AMbReadData_i[9] => sel_read_data.IN1
P2AMbReadData_i[10] => sel_read_data.IN1
P2AMbReadData_i[11] => sel_read_data.IN1
P2AMbReadData_i[12] => sel_read_data.IN1
P2AMbReadData_i[13] => sel_read_data.IN1
P2AMbReadData_i[14] => sel_read_data.IN1
P2AMbReadData_i[15] => sel_read_data.IN1
P2AMbReadData_i[16] => sel_read_data.IN1
P2AMbReadData_i[17] => sel_read_data.IN1
P2AMbReadData_i[18] => sel_read_data.IN1
P2AMbReadData_i[19] => sel_read_data.IN1
P2AMbReadData_i[20] => sel_read_data.IN1
P2AMbReadData_i[21] => sel_read_data.IN1
P2AMbReadData_i[22] => sel_read_data.IN1
P2AMbReadData_i[23] => sel_read_data.IN1
P2AMbReadData_i[24] => sel_read_data.IN1
P2AMbReadData_i[25] => sel_read_data.IN1
P2AMbReadData_i[26] => sel_read_data.IN1
P2AMbReadData_i[27] => sel_read_data.IN1
P2AMbReadData_i[28] => sel_read_data.IN1
P2AMbReadData_i[29] => sel_read_data.IN1
P2AMbReadData_i[30] => sel_read_data.IN1
P2AMbReadData_i[31] => sel_read_data.IN1
P2AMbReadDataVld_i => sel_read_vld.IN1
RuptWriteReqVld_o <= RuptWriteReqVld_o.DB_MAX_OUTPUT_PORT_TYPE
RuptReadReqVld_o <= RuptReadReqVld_o.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_i[0] => sel_read_data.IN1
RuptReadData_i[1] => sel_read_data.IN1
RuptReadData_i[2] => sel_read_data.IN1
RuptReadData_i[3] => sel_read_data.IN1
RuptReadData_i[4] => sel_read_data.IN1
RuptReadData_i[5] => sel_read_data.IN1
RuptReadData_i[6] => sel_read_data.IN1
RuptReadData_i[7] => sel_read_data.IN1
RuptReadData_i[8] => sel_read_data.IN1
RuptReadData_i[9] => sel_read_data.IN1
RuptReadData_i[10] => sel_read_data.IN1
RuptReadData_i[11] => sel_read_data.IN1
RuptReadData_i[12] => sel_read_data.IN1
RuptReadData_i[13] => sel_read_data.IN1
RuptReadData_i[14] => sel_read_data.IN1
RuptReadData_i[15] => sel_read_data.IN1
RuptReadData_i[16] => sel_read_data.IN1
RuptReadData_i[17] => sel_read_data.IN1
RuptReadData_i[18] => sel_read_data.IN1
RuptReadData_i[19] => sel_read_data.IN1
RuptReadData_i[20] => sel_read_data.IN1
RuptReadData_i[21] => sel_read_data.IN1
RuptReadData_i[22] => sel_read_data.IN1
RuptReadData_i[23] => sel_read_data.IN1
RuptReadData_i[24] => sel_read_data.IN1
RuptReadData_i[25] => sel_read_data.IN1
RuptReadData_i[26] => sel_read_data.IN1
RuptReadData_i[27] => sel_read_data.IN1
RuptReadData_i[28] => sel_read_data.IN1
RuptReadData_i[29] => sel_read_data.IN1
RuptReadData_i[30] => sel_read_data.IN1
RuptReadData_i[31] => sel_read_data.IN1
RuptReadDataVld_i => sel_read_vld.IN1
RpWriteReqVld_o <= RpWriteReqVld_o.DB_MAX_OUTPUT_PORT_TYPE
RpReadReqVld_o <= RpReadReqVld_o.DB_MAX_OUTPUT_PORT_TYPE
RpReadData_i[0] => sel_read_data.IN1
RpReadData_i[1] => sel_read_data.IN1
RpReadData_i[2] => sel_read_data.IN1
RpReadData_i[3] => sel_read_data.IN1
RpReadData_i[4] => sel_read_data.IN1
RpReadData_i[5] => sel_read_data.IN1
RpReadData_i[6] => sel_read_data.IN1
RpReadData_i[7] => sel_read_data.IN1
RpReadData_i[8] => sel_read_data.IN1
RpReadData_i[9] => sel_read_data.IN1
RpReadData_i[10] => sel_read_data.IN1
RpReadData_i[11] => sel_read_data.IN1
RpReadData_i[12] => sel_read_data.IN1
RpReadData_i[13] => sel_read_data.IN1
RpReadData_i[14] => sel_read_data.IN1
RpReadData_i[15] => sel_read_data.IN1
RpReadData_i[16] => sel_read_data.IN1
RpReadData_i[17] => sel_read_data.IN1
RpReadData_i[18] => sel_read_data.IN1
RpReadData_i[19] => sel_read_data.IN1
RpReadData_i[20] => sel_read_data.IN1
RpReadData_i[21] => sel_read_data.IN1
RpReadData_i[22] => sel_read_data.IN1
RpReadData_i[23] => sel_read_data.IN1
RpReadData_i[24] => sel_read_data.IN1
RpReadData_i[25] => sel_read_data.IN1
RpReadData_i[26] => sel_read_data.IN1
RpReadData_i[27] => sel_read_data.IN1
RpReadData_i[28] => sel_read_data.IN1
RpReadData_i[29] => sel_read_data.IN1
RpReadData_i[30] => sel_read_data.IN1
RpReadData_i[31] => sel_read_data.IN1
RpReadDataVld_i => sel_read_vld.IN1
RdBakReadReqVld_o <= RdBakReadReqVld_o.DB_MAX_OUTPUT_PORT_TYPE
RdBakReadData_i[0] => sel_read_data.IN1
RdBakReadData_i[1] => sel_read_data.IN1
RdBakReadData_i[2] => sel_read_data.IN1
RdBakReadData_i[3] => sel_read_data.IN1
RdBakReadData_i[4] => sel_read_data.IN1
RdBakReadData_i[5] => sel_read_data.IN1
RdBakReadData_i[6] => sel_read_data.IN1
RdBakReadData_i[7] => sel_read_data.IN1
RdBakReadData_i[8] => sel_read_data.IN1
RdBakReadData_i[9] => sel_read_data.IN1
RdBakReadData_i[10] => sel_read_data.IN1
RdBakReadData_i[11] => sel_read_data.IN1
RdBakReadData_i[12] => sel_read_data.IN1
RdBakReadData_i[13] => sel_read_data.IN1
RdBakReadData_i[14] => sel_read_data.IN1
RdBakReadData_i[15] => sel_read_data.IN1
RdBakReadData_i[16] => sel_read_data.IN1
RdBakReadData_i[17] => sel_read_data.IN1
RdBakReadData_i[18] => sel_read_data.IN1
RdBakReadData_i[19] => sel_read_data.IN1
RdBakReadData_i[20] => sel_read_data.IN1
RdBakReadData_i[21] => sel_read_data.IN1
RdBakReadData_i[22] => sel_read_data.IN1
RdBakReadData_i[23] => sel_read_data.IN1
RdBakReadData_i[24] => sel_read_data.IN1
RdBakReadData_i[25] => sel_read_data.IN1
RdBakReadData_i[26] => sel_read_data.IN1
RdBakReadData_i[27] => sel_read_data.IN1
RdBakReadData_i[28] => sel_read_data.IN1
RdBakReadData_i[29] => sel_read_data.IN1
RdBakReadData_i[30] => sel_read_data.IN1
RdBakReadData_i[31] => sel_read_data.IN1
RdBakReadDataVld_i => sel_read_vld.IN1
RpTxFifoFull_i => always3.IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb
CraClk_i => CraClk_i.IN1
CraRstn_i => mailbox1_reg[0].ACLR
CraRstn_i => mailbox1_reg[1].ACLR
CraRstn_i => mailbox1_reg[2].ACLR
CraRstn_i => mailbox1_reg[3].ACLR
CraRstn_i => mailbox1_reg[4].ACLR
CraRstn_i => mailbox1_reg[5].ACLR
CraRstn_i => mailbox1_reg[6].ACLR
CraRstn_i => mailbox1_reg[7].ACLR
CraRstn_i => mailbox1_reg[8].ACLR
CraRstn_i => mailbox1_reg[9].ACLR
CraRstn_i => mailbox1_reg[10].ACLR
CraRstn_i => mailbox1_reg[11].ACLR
CraRstn_i => mailbox1_reg[12].ACLR
CraRstn_i => mailbox1_reg[13].ACLR
CraRstn_i => mailbox1_reg[14].ACLR
CraRstn_i => mailbox1_reg[15].ACLR
CraRstn_i => mailbox1_reg[16].ACLR
CraRstn_i => mailbox1_reg[17].ACLR
CraRstn_i => mailbox1_reg[18].ACLR
CraRstn_i => mailbox1_reg[19].ACLR
CraRstn_i => mailbox1_reg[20].ACLR
CraRstn_i => mailbox1_reg[21].ACLR
CraRstn_i => mailbox1_reg[22].ACLR
CraRstn_i => mailbox1_reg[23].ACLR
CraRstn_i => mailbox1_reg[24].ACLR
CraRstn_i => mailbox1_reg[25].ACLR
CraRstn_i => mailbox1_reg[26].ACLR
CraRstn_i => mailbox1_reg[27].ACLR
CraRstn_i => mailbox1_reg[28].ACLR
CraRstn_i => mailbox1_reg[29].ACLR
CraRstn_i => mailbox1_reg[30].ACLR
CraRstn_i => mailbox1_reg[31].ACLR
CraRstn_i => read_vld_q1.ACLR
CraRstn_i => read_vld_q2.ACLR
CraRstn_i => _.IN1
IcrAddress_i[2] => LessThan0.IN4
IcrAddress_i[2] => qual_address.DATAA
IcrAddress_i[3] => LessThan0.IN3
IcrAddress_i[3] => qual_address.DATAA
IcrAddress_i[4] => LessThan0.IN2
IcrAddress_i[4] => qual_address.DATAA
IcrAddress_i[5] => WideOr0.IN0
IcrAddress_i[6] => WideOr0.IN1
IcrAddress_i[7] => WideOr0.IN2
IcrAddress_i[8] => WideOr0.IN3
IcrAddress_i[9] => ~NO_FANOUT~
IcrAddress_i[10] => ~NO_FANOUT~
IcrAddress_i[11] => ~NO_FANOUT~
IcrAddress_i[12] => ~NO_FANOUT~
IcrAddress_i[13] => ~NO_FANOUT~
IcrWriteData_i[0] => IcrWriteData_i[0].IN1
IcrWriteData_i[1] => IcrWriteData_i[1].IN1
IcrWriteData_i[2] => IcrWriteData_i[2].IN1
IcrWriteData_i[3] => IcrWriteData_i[3].IN1
IcrWriteData_i[4] => IcrWriteData_i[4].IN1
IcrWriteData_i[5] => IcrWriteData_i[5].IN1
IcrWriteData_i[6] => IcrWriteData_i[6].IN1
IcrWriteData_i[7] => IcrWriteData_i[7].IN1
IcrWriteData_i[8] => IcrWriteData_i[8].IN1
IcrWriteData_i[9] => IcrWriteData_i[9].IN1
IcrWriteData_i[10] => IcrWriteData_i[10].IN1
IcrWriteData_i[11] => IcrWriteData_i[11].IN1
IcrWriteData_i[12] => IcrWriteData_i[12].IN1
IcrWriteData_i[13] => IcrWriteData_i[13].IN1
IcrWriteData_i[14] => IcrWriteData_i[14].IN1
IcrWriteData_i[15] => IcrWriteData_i[15].IN1
IcrWriteData_i[16] => IcrWriteData_i[16].IN1
IcrWriteData_i[17] => IcrWriteData_i[17].IN1
IcrWriteData_i[18] => IcrWriteData_i[18].IN1
IcrWriteData_i[19] => IcrWriteData_i[19].IN1
IcrWriteData_i[20] => IcrWriteData_i[20].IN1
IcrWriteData_i[21] => IcrWriteData_i[21].IN1
IcrWriteData_i[22] => IcrWriteData_i[22].IN1
IcrWriteData_i[23] => IcrWriteData_i[23].IN1
IcrWriteData_i[24] => IcrWriteData_i[24].IN1
IcrWriteData_i[25] => IcrWriteData_i[25].IN1
IcrWriteData_i[26] => IcrWriteData_i[26].IN1
IcrWriteData_i[27] => IcrWriteData_i[27].IN1
IcrWriteData_i[28] => IcrWriteData_i[28].IN1
IcrWriteData_i[29] => IcrWriteData_i[29].IN1
IcrWriteData_i[30] => IcrWriteData_i[30].IN1
IcrWriteData_i[31] => IcrWriteData_i[31].IN1
IcrByteEnable_i[0] => IcrByteEnable_i[0].IN1
IcrByteEnable_i[1] => IcrByteEnable_i[1].IN1
IcrByteEnable_i[2] => IcrByteEnable_i[2].IN1
IcrByteEnable_i[3] => IcrByteEnable_i[3].IN1
MbWriteReqVld_i => reg1_write.DATAB
MbWriteReqVld_i => ram_write.DATAA
MbReadReqVld_i => MbReadDataVld_o.DATAA
MbReadReqVld_i => read_vld_q1.DATAIN
MbReadData_o[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
MbReadDataVld_o <= MbReadDataVld_o.DB_MAX_OUTPUT_PORT_TYPE
MbRuptReq_o[0] <= MbRuptReq_o.DB_MAX_OUTPUT_PORT_TYPE
MbRuptReq_o[1] <= MbRuptReq_o.DB_MAX_OUTPUT_PORT_TYPE
MbRuptReq_o[2] <= MbRuptReq_o.DB_MAX_OUTPUT_PORT_TYPE
MbRuptReq_o[3] <= MbRuptReq_o.DB_MAX_OUTPUT_PORT_TYPE
MbRuptReq_o[4] <= MbRuptReq_o.DB_MAX_OUTPUT_PORT_TYPE
MbRuptReq_o[5] <= MbRuptReq_o.DB_MAX_OUTPUT_PORT_TYPE
MbRuptReq_o[6] <= MbRuptReq_o.DB_MAX_OUTPUT_PORT_TYPE
MbRuptReq_o[7] <= MbRuptReq_o.DB_MAX_OUTPUT_PORT_TYPE
cg_num_mailbox_i[0] => LessThan0.IN8
cg_num_mailbox_i[0] => Decoder0.IN3
cg_num_mailbox_i[0] => Equal1.IN7
cg_num_mailbox_i[0] => Equal2.IN7
cg_num_mailbox_i[0] => Equal0.IN0
cg_num_mailbox_i[1] => LessThan0.IN7
cg_num_mailbox_i[1] => Decoder0.IN2
cg_num_mailbox_i[1] => Equal1.IN6
cg_num_mailbox_i[1] => Equal2.IN6
cg_num_mailbox_i[1] => Equal0.IN3
cg_num_mailbox_i[2] => LessThan0.IN6
cg_num_mailbox_i[2] => Decoder0.IN1
cg_num_mailbox_i[2] => Equal1.IN5
cg_num_mailbox_i[2] => Equal2.IN5
cg_num_mailbox_i[2] => Equal0.IN2
cg_num_mailbox_i[3] => LessThan0.IN5
cg_num_mailbox_i[3] => Decoder0.IN0
cg_num_mailbox_i[3] => Equal1.IN4
cg_num_mailbox_i[3] => Equal2.IN4
cg_num_mailbox_i[3] => Equal0.IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component
wren_a => altsyncram_1sc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1sc1:auto_generated.data_a[0]
data_a[1] => altsyncram_1sc1:auto_generated.data_a[1]
data_a[2] => altsyncram_1sc1:auto_generated.data_a[2]
data_a[3] => altsyncram_1sc1:auto_generated.data_a[3]
data_a[4] => altsyncram_1sc1:auto_generated.data_a[4]
data_a[5] => altsyncram_1sc1:auto_generated.data_a[5]
data_a[6] => altsyncram_1sc1:auto_generated.data_a[6]
data_a[7] => altsyncram_1sc1:auto_generated.data_a[7]
data_a[8] => altsyncram_1sc1:auto_generated.data_a[8]
data_a[9] => altsyncram_1sc1:auto_generated.data_a[9]
data_a[10] => altsyncram_1sc1:auto_generated.data_a[10]
data_a[11] => altsyncram_1sc1:auto_generated.data_a[11]
data_a[12] => altsyncram_1sc1:auto_generated.data_a[12]
data_a[13] => altsyncram_1sc1:auto_generated.data_a[13]
data_a[14] => altsyncram_1sc1:auto_generated.data_a[14]
data_a[15] => altsyncram_1sc1:auto_generated.data_a[15]
data_a[16] => altsyncram_1sc1:auto_generated.data_a[16]
data_a[17] => altsyncram_1sc1:auto_generated.data_a[17]
data_a[18] => altsyncram_1sc1:auto_generated.data_a[18]
data_a[19] => altsyncram_1sc1:auto_generated.data_a[19]
data_a[20] => altsyncram_1sc1:auto_generated.data_a[20]
data_a[21] => altsyncram_1sc1:auto_generated.data_a[21]
data_a[22] => altsyncram_1sc1:auto_generated.data_a[22]
data_a[23] => altsyncram_1sc1:auto_generated.data_a[23]
data_a[24] => altsyncram_1sc1:auto_generated.data_a[24]
data_a[25] => altsyncram_1sc1:auto_generated.data_a[25]
data_a[26] => altsyncram_1sc1:auto_generated.data_a[26]
data_a[27] => altsyncram_1sc1:auto_generated.data_a[27]
data_a[28] => altsyncram_1sc1:auto_generated.data_a[28]
data_a[29] => altsyncram_1sc1:auto_generated.data_a[29]
data_a[30] => altsyncram_1sc1:auto_generated.data_a[30]
data_a[31] => altsyncram_1sc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1sc1:auto_generated.address_a[0]
address_a[1] => altsyncram_1sc1:auto_generated.address_a[1]
address_a[2] => altsyncram_1sc1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1sc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_1sc1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_1sc1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_1sc1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_1sc1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_1sc1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1sc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1sc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1sc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_1sc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_1sc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_1sc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_1sc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_1sc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_1sc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_1sc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_1sc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_1sc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_1sc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_1sc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_1sc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_1sc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_1sc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_1sc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_1sc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_1sc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_1sc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_1sc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_1sc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_1sc1:auto_generated.q_a[23]
q_a[24] <= altsyncram_1sc1:auto_generated.q_a[24]
q_a[25] <= altsyncram_1sc1:auto_generated.q_a[25]
q_a[26] <= altsyncram_1sc1:auto_generated.q_a[26]
q_a[27] <= altsyncram_1sc1:auto_generated.q_a[27]
q_a[28] <= altsyncram_1sc1:auto_generated.q_a[28]
q_a[29] <= altsyncram_1sc1:auto_generated.q_a[29]
q_a[30] <= altsyncram_1sc1:auto_generated.q_a[30]
q_a[31] <= altsyncram_1sc1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb
CraClk_i => CraClk_i.IN1
CraRstn_i => mailbox1_reg[0].ACLR
CraRstn_i => mailbox1_reg[1].ACLR
CraRstn_i => mailbox1_reg[2].ACLR
CraRstn_i => mailbox1_reg[3].ACLR
CraRstn_i => mailbox1_reg[4].ACLR
CraRstn_i => mailbox1_reg[5].ACLR
CraRstn_i => mailbox1_reg[6].ACLR
CraRstn_i => mailbox1_reg[7].ACLR
CraRstn_i => mailbox1_reg[8].ACLR
CraRstn_i => mailbox1_reg[9].ACLR
CraRstn_i => mailbox1_reg[10].ACLR
CraRstn_i => mailbox1_reg[11].ACLR
CraRstn_i => mailbox1_reg[12].ACLR
CraRstn_i => mailbox1_reg[13].ACLR
CraRstn_i => mailbox1_reg[14].ACLR
CraRstn_i => mailbox1_reg[15].ACLR
CraRstn_i => mailbox1_reg[16].ACLR
CraRstn_i => mailbox1_reg[17].ACLR
CraRstn_i => mailbox1_reg[18].ACLR
CraRstn_i => mailbox1_reg[19].ACLR
CraRstn_i => mailbox1_reg[20].ACLR
CraRstn_i => mailbox1_reg[21].ACLR
CraRstn_i => mailbox1_reg[22].ACLR
CraRstn_i => mailbox1_reg[23].ACLR
CraRstn_i => mailbox1_reg[24].ACLR
CraRstn_i => mailbox1_reg[25].ACLR
CraRstn_i => mailbox1_reg[26].ACLR
CraRstn_i => mailbox1_reg[27].ACLR
CraRstn_i => mailbox1_reg[28].ACLR
CraRstn_i => mailbox1_reg[29].ACLR
CraRstn_i => mailbox1_reg[30].ACLR
CraRstn_i => mailbox1_reg[31].ACLR
CraRstn_i => read_vld_q1.ACLR
CraRstn_i => read_vld_q2.ACLR
CraRstn_i => _.IN1
IcrAddress_i[2] => LessThan0.IN4
IcrAddress_i[2] => qual_address.DATAA
IcrAddress_i[3] => LessThan0.IN3
IcrAddress_i[3] => qual_address.DATAA
IcrAddress_i[4] => LessThan0.IN2
IcrAddress_i[4] => qual_address.DATAA
IcrAddress_i[5] => WideOr0.IN0
IcrAddress_i[6] => WideOr0.IN1
IcrAddress_i[7] => WideOr0.IN2
IcrAddress_i[8] => WideOr0.IN3
IcrAddress_i[9] => ~NO_FANOUT~
IcrAddress_i[10] => ~NO_FANOUT~
IcrAddress_i[11] => ~NO_FANOUT~
IcrAddress_i[12] => ~NO_FANOUT~
IcrAddress_i[13] => ~NO_FANOUT~
IcrWriteData_i[0] => IcrWriteData_i[0].IN1
IcrWriteData_i[1] => IcrWriteData_i[1].IN1
IcrWriteData_i[2] => IcrWriteData_i[2].IN1
IcrWriteData_i[3] => IcrWriteData_i[3].IN1
IcrWriteData_i[4] => IcrWriteData_i[4].IN1
IcrWriteData_i[5] => IcrWriteData_i[5].IN1
IcrWriteData_i[6] => IcrWriteData_i[6].IN1
IcrWriteData_i[7] => IcrWriteData_i[7].IN1
IcrWriteData_i[8] => IcrWriteData_i[8].IN1
IcrWriteData_i[9] => IcrWriteData_i[9].IN1
IcrWriteData_i[10] => IcrWriteData_i[10].IN1
IcrWriteData_i[11] => IcrWriteData_i[11].IN1
IcrWriteData_i[12] => IcrWriteData_i[12].IN1
IcrWriteData_i[13] => IcrWriteData_i[13].IN1
IcrWriteData_i[14] => IcrWriteData_i[14].IN1
IcrWriteData_i[15] => IcrWriteData_i[15].IN1
IcrWriteData_i[16] => IcrWriteData_i[16].IN1
IcrWriteData_i[17] => IcrWriteData_i[17].IN1
IcrWriteData_i[18] => IcrWriteData_i[18].IN1
IcrWriteData_i[19] => IcrWriteData_i[19].IN1
IcrWriteData_i[20] => IcrWriteData_i[20].IN1
IcrWriteData_i[21] => IcrWriteData_i[21].IN1
IcrWriteData_i[22] => IcrWriteData_i[22].IN1
IcrWriteData_i[23] => IcrWriteData_i[23].IN1
IcrWriteData_i[24] => IcrWriteData_i[24].IN1
IcrWriteData_i[25] => IcrWriteData_i[25].IN1
IcrWriteData_i[26] => IcrWriteData_i[26].IN1
IcrWriteData_i[27] => IcrWriteData_i[27].IN1
IcrWriteData_i[28] => IcrWriteData_i[28].IN1
IcrWriteData_i[29] => IcrWriteData_i[29].IN1
IcrWriteData_i[30] => IcrWriteData_i[30].IN1
IcrWriteData_i[31] => IcrWriteData_i[31].IN1
IcrByteEnable_i[0] => IcrByteEnable_i[0].IN1
IcrByteEnable_i[1] => IcrByteEnable_i[1].IN1
IcrByteEnable_i[2] => IcrByteEnable_i[2].IN1
IcrByteEnable_i[3] => IcrByteEnable_i[3].IN1
MbWriteReqVld_i => reg1_write.DATAB
MbWriteReqVld_i => ram_write.DATAA
MbReadReqVld_i => MbReadDataVld_o.DATAA
MbReadReqVld_i => read_vld_q1.DATAIN
MbReadData_o[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
MbReadData_o[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
MbReadDataVld_o <= MbReadDataVld_o.DB_MAX_OUTPUT_PORT_TYPE
MbRuptReq_o[0] <= MbRuptReq_o.DB_MAX_OUTPUT_PORT_TYPE
MbRuptReq_o[1] <= MbRuptReq_o.DB_MAX_OUTPUT_PORT_TYPE
MbRuptReq_o[2] <= MbRuptReq_o.DB_MAX_OUTPUT_PORT_TYPE
MbRuptReq_o[3] <= MbRuptReq_o.DB_MAX_OUTPUT_PORT_TYPE
MbRuptReq_o[4] <= MbRuptReq_o.DB_MAX_OUTPUT_PORT_TYPE
MbRuptReq_o[5] <= MbRuptReq_o.DB_MAX_OUTPUT_PORT_TYPE
MbRuptReq_o[6] <= MbRuptReq_o.DB_MAX_OUTPUT_PORT_TYPE
MbRuptReq_o[7] <= MbRuptReq_o.DB_MAX_OUTPUT_PORT_TYPE
cg_num_mailbox_i[0] => LessThan0.IN8
cg_num_mailbox_i[0] => Decoder0.IN3
cg_num_mailbox_i[0] => Equal1.IN7
cg_num_mailbox_i[0] => Equal2.IN7
cg_num_mailbox_i[0] => Equal0.IN0
cg_num_mailbox_i[1] => LessThan0.IN7
cg_num_mailbox_i[1] => Decoder0.IN2
cg_num_mailbox_i[1] => Equal1.IN6
cg_num_mailbox_i[1] => Equal2.IN6
cg_num_mailbox_i[1] => Equal0.IN3
cg_num_mailbox_i[2] => LessThan0.IN6
cg_num_mailbox_i[2] => Decoder0.IN1
cg_num_mailbox_i[2] => Equal1.IN5
cg_num_mailbox_i[2] => Equal2.IN5
cg_num_mailbox_i[2] => Equal0.IN2
cg_num_mailbox_i[3] => LessThan0.IN5
cg_num_mailbox_i[3] => Decoder0.IN0
cg_num_mailbox_i[3] => Equal1.IN4
cg_num_mailbox_i[3] => Equal2.IN4
cg_num_mailbox_i[3] => Equal0.IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component
wren_a => altsyncram_1sc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1sc1:auto_generated.data_a[0]
data_a[1] => altsyncram_1sc1:auto_generated.data_a[1]
data_a[2] => altsyncram_1sc1:auto_generated.data_a[2]
data_a[3] => altsyncram_1sc1:auto_generated.data_a[3]
data_a[4] => altsyncram_1sc1:auto_generated.data_a[4]
data_a[5] => altsyncram_1sc1:auto_generated.data_a[5]
data_a[6] => altsyncram_1sc1:auto_generated.data_a[6]
data_a[7] => altsyncram_1sc1:auto_generated.data_a[7]
data_a[8] => altsyncram_1sc1:auto_generated.data_a[8]
data_a[9] => altsyncram_1sc1:auto_generated.data_a[9]
data_a[10] => altsyncram_1sc1:auto_generated.data_a[10]
data_a[11] => altsyncram_1sc1:auto_generated.data_a[11]
data_a[12] => altsyncram_1sc1:auto_generated.data_a[12]
data_a[13] => altsyncram_1sc1:auto_generated.data_a[13]
data_a[14] => altsyncram_1sc1:auto_generated.data_a[14]
data_a[15] => altsyncram_1sc1:auto_generated.data_a[15]
data_a[16] => altsyncram_1sc1:auto_generated.data_a[16]
data_a[17] => altsyncram_1sc1:auto_generated.data_a[17]
data_a[18] => altsyncram_1sc1:auto_generated.data_a[18]
data_a[19] => altsyncram_1sc1:auto_generated.data_a[19]
data_a[20] => altsyncram_1sc1:auto_generated.data_a[20]
data_a[21] => altsyncram_1sc1:auto_generated.data_a[21]
data_a[22] => altsyncram_1sc1:auto_generated.data_a[22]
data_a[23] => altsyncram_1sc1:auto_generated.data_a[23]
data_a[24] => altsyncram_1sc1:auto_generated.data_a[24]
data_a[25] => altsyncram_1sc1:auto_generated.data_a[25]
data_a[26] => altsyncram_1sc1:auto_generated.data_a[26]
data_a[27] => altsyncram_1sc1:auto_generated.data_a[27]
data_a[28] => altsyncram_1sc1:auto_generated.data_a[28]
data_a[29] => altsyncram_1sc1:auto_generated.data_a[29]
data_a[30] => altsyncram_1sc1:auto_generated.data_a[30]
data_a[31] => altsyncram_1sc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1sc1:auto_generated.address_a[0]
address_a[1] => altsyncram_1sc1:auto_generated.address_a[1]
address_a[2] => altsyncram_1sc1:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1sc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_1sc1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_1sc1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_1sc1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_1sc1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_1sc1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1sc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1sc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1sc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_1sc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_1sc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_1sc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_1sc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_1sc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_1sc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_1sc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_1sc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_1sc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_1sc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_1sc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_1sc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_1sc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_1sc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_1sc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_1sc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_1sc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_1sc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_1sc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_1sc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_1sc1:auto_generated.q_a[23]
q_a[24] <= altsyncram_1sc1:auto_generated.q_a[24]
q_a[25] <= altsyncram_1sc1:auto_generated.q_a[25]
q_a[26] <= altsyncram_1sc1:auto_generated.q_a[26]
q_a[27] <= altsyncram_1sc1:auto_generated.q_a[27]
q_a[28] <= altsyncram_1sc1:auto_generated.q_a[28]
q_a[29] <= altsyncram_1sc1:auto_generated.q_a[29]
q_a[30] <= altsyncram_1sc1:auto_generated.q_a[30]
q_a[31] <= altsyncram_1sc1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt
CraClk_i => CraClk_i.IN3
CraRstn_i => CraRstn_i.IN3
IcrAddress_i[2] => Equal0.IN11
IcrAddress_i[2] => Equal1.IN11
IcrAddress_i[2] => Equal2.IN11
IcrAddress_i[2] => Equal3.IN11
IcrAddress_i[3] => Mux0.IN17
IcrAddress_i[3] => Mux1.IN17
IcrAddress_i[3] => Mux2.IN17
IcrAddress_i[3] => Mux3.IN17
IcrAddress_i[3] => Mux4.IN17
IcrAddress_i[3] => Mux5.IN17
IcrAddress_i[3] => Mux6.IN17
IcrAddress_i[3] => Mux7.IN17
IcrAddress_i[3] => Mux8.IN15
IcrAddress_i[3] => Mux9.IN15
IcrAddress_i[3] => Mux10.IN15
IcrAddress_i[3] => Mux11.IN15
IcrAddress_i[3] => Mux12.IN15
IcrAddress_i[3] => Mux13.IN15
IcrAddress_i[3] => Mux14.IN15
IcrAddress_i[3] => Mux15.IN15
IcrAddress_i[3] => Mux16.IN16
IcrAddress_i[3] => Mux17.IN16
IcrAddress_i[3] => Mux18.IN16
IcrAddress_i[3] => Mux19.IN16
IcrAddress_i[3] => Mux20.IN16
IcrAddress_i[3] => Mux21.IN16
IcrAddress_i[3] => Mux22.IN16
IcrAddress_i[3] => Mux23.IN16
IcrAddress_i[3] => Mux24.IN16
IcrAddress_i[3] => Mux25.IN16
IcrAddress_i[3] => Mux26.IN15
IcrAddress_i[3] => Mux27.IN16
IcrAddress_i[3] => Mux28.IN16
IcrAddress_i[3] => Mux29.IN16
IcrAddress_i[3] => Mux30.IN16
IcrAddress_i[3] => Mux31.IN16
IcrAddress_i[3] => Equal0.IN10
IcrAddress_i[3] => Equal1.IN10
IcrAddress_i[3] => Equal2.IN10
IcrAddress_i[3] => Equal3.IN10
IcrAddress_i[4] => Mux0.IN16
IcrAddress_i[4] => Mux1.IN16
IcrAddress_i[4] => Mux2.IN16
IcrAddress_i[4] => Mux3.IN16
IcrAddress_i[4] => Mux4.IN16
IcrAddress_i[4] => Mux5.IN16
IcrAddress_i[4] => Mux6.IN16
IcrAddress_i[4] => Mux7.IN16
IcrAddress_i[4] => Mux8.IN14
IcrAddress_i[4] => Mux9.IN14
IcrAddress_i[4] => Mux10.IN14
IcrAddress_i[4] => Mux11.IN14
IcrAddress_i[4] => Mux12.IN14
IcrAddress_i[4] => Mux13.IN14
IcrAddress_i[4] => Mux14.IN14
IcrAddress_i[4] => Mux15.IN14
IcrAddress_i[4] => Mux16.IN15
IcrAddress_i[4] => Mux17.IN15
IcrAddress_i[4] => Mux18.IN15
IcrAddress_i[4] => Mux19.IN15
IcrAddress_i[4] => Mux20.IN15
IcrAddress_i[4] => Mux21.IN15
IcrAddress_i[4] => Mux22.IN15
IcrAddress_i[4] => Mux23.IN15
IcrAddress_i[4] => Mux24.IN15
IcrAddress_i[4] => Mux25.IN15
IcrAddress_i[4] => Mux26.IN14
IcrAddress_i[4] => Mux27.IN15
IcrAddress_i[4] => Mux28.IN15
IcrAddress_i[4] => Mux29.IN15
IcrAddress_i[4] => Mux30.IN15
IcrAddress_i[4] => Mux31.IN15
IcrAddress_i[4] => Equal0.IN9
IcrAddress_i[4] => Equal1.IN9
IcrAddress_i[4] => Equal2.IN1
IcrAddress_i[4] => Equal3.IN4
IcrAddress_i[5] => Mux0.IN15
IcrAddress_i[5] => Mux1.IN15
IcrAddress_i[5] => Mux2.IN15
IcrAddress_i[5] => Mux3.IN15
IcrAddress_i[5] => Mux4.IN15
IcrAddress_i[5] => Mux5.IN15
IcrAddress_i[5] => Mux6.IN15
IcrAddress_i[5] => Mux7.IN15
IcrAddress_i[5] => Mux8.IN13
IcrAddress_i[5] => Mux9.IN13
IcrAddress_i[5] => Mux10.IN13
IcrAddress_i[5] => Mux11.IN13
IcrAddress_i[5] => Mux12.IN13
IcrAddress_i[5] => Mux13.IN13
IcrAddress_i[5] => Mux14.IN13
IcrAddress_i[5] => Mux15.IN13
IcrAddress_i[5] => Mux16.IN14
IcrAddress_i[5] => Mux17.IN14
IcrAddress_i[5] => Mux18.IN14
IcrAddress_i[5] => Mux19.IN14
IcrAddress_i[5] => Mux20.IN14
IcrAddress_i[5] => Mux21.IN14
IcrAddress_i[5] => Mux22.IN14
IcrAddress_i[5] => Mux23.IN14
IcrAddress_i[5] => Mux24.IN14
IcrAddress_i[5] => Mux25.IN14
IcrAddress_i[5] => Mux26.IN13
IcrAddress_i[5] => Mux27.IN14
IcrAddress_i[5] => Mux28.IN14
IcrAddress_i[5] => Mux29.IN14
IcrAddress_i[5] => Mux30.IN14
IcrAddress_i[5] => Mux31.IN14
IcrAddress_i[5] => Equal0.IN8
IcrAddress_i[5] => Equal1.IN3
IcrAddress_i[5] => Equal2.IN9
IcrAddress_i[5] => Equal3.IN3
IcrAddress_i[6] => Mux0.IN14
IcrAddress_i[6] => Mux1.IN14
IcrAddress_i[6] => Mux2.IN14
IcrAddress_i[6] => Mux3.IN14
IcrAddress_i[6] => Mux4.IN14
IcrAddress_i[6] => Mux5.IN14
IcrAddress_i[6] => Mux6.IN14
IcrAddress_i[6] => Mux7.IN14
IcrAddress_i[6] => Mux8.IN12
IcrAddress_i[6] => Mux9.IN12
IcrAddress_i[6] => Mux10.IN12
IcrAddress_i[6] => Mux11.IN12
IcrAddress_i[6] => Mux12.IN12
IcrAddress_i[6] => Mux13.IN12
IcrAddress_i[6] => Mux14.IN12
IcrAddress_i[6] => Mux15.IN12
IcrAddress_i[6] => Mux16.IN13
IcrAddress_i[6] => Mux17.IN13
IcrAddress_i[6] => Mux18.IN13
IcrAddress_i[6] => Mux19.IN13
IcrAddress_i[6] => Mux20.IN13
IcrAddress_i[6] => Mux21.IN13
IcrAddress_i[6] => Mux22.IN13
IcrAddress_i[6] => Mux23.IN13
IcrAddress_i[6] => Mux24.IN13
IcrAddress_i[6] => Mux25.IN13
IcrAddress_i[6] => Mux26.IN12
IcrAddress_i[6] => Mux27.IN13
IcrAddress_i[6] => Mux28.IN13
IcrAddress_i[6] => Mux29.IN13
IcrAddress_i[6] => Mux30.IN13
IcrAddress_i[6] => Mux31.IN13
IcrAddress_i[6] => Equal0.IN0
IcrAddress_i[6] => Equal1.IN2
IcrAddress_i[6] => Equal2.IN0
IcrAddress_i[6] => Equal3.IN2
IcrAddress_i[7] => Equal0.IN7
IcrAddress_i[7] => Equal1.IN8
IcrAddress_i[7] => Equal2.IN8
IcrAddress_i[7] => Equal3.IN9
IcrAddress_i[8] => Equal0.IN6
IcrAddress_i[8] => Equal1.IN7
IcrAddress_i[8] => Equal2.IN7
IcrAddress_i[8] => Equal3.IN8
IcrAddress_i[9] => Equal0.IN5
IcrAddress_i[9] => Equal1.IN6
IcrAddress_i[9] => Equal2.IN6
IcrAddress_i[9] => Equal3.IN7
IcrAddress_i[10] => Equal0.IN4
IcrAddress_i[10] => Equal1.IN5
IcrAddress_i[10] => Equal2.IN5
IcrAddress_i[10] => Equal3.IN6
IcrAddress_i[11] => Equal0.IN3
IcrAddress_i[11] => Equal1.IN4
IcrAddress_i[11] => Equal2.IN4
IcrAddress_i[11] => Equal3.IN5
IcrAddress_i[12] => Equal0.IN2
IcrAddress_i[12] => Equal1.IN1
IcrAddress_i[12] => Equal2.IN3
IcrAddress_i[12] => Equal3.IN1
IcrAddress_i[13] => Equal0.IN1
IcrAddress_i[13] => Equal1.IN0
IcrAddress_i[13] => Equal2.IN2
IcrAddress_i[13] => Equal3.IN0
IcrWriteData_i[0] => PciRuptEnable_reg.DATAB
IcrWriteData_i[1] => PciRuptEnable_reg.DATAB
IcrWriteData_i[2] => PciRuptEnable_reg.DATAB
IcrWriteData_i[3] => PciRuptEnable_reg.DATAB
IcrWriteData_i[4] => PciRuptEnable_reg.DATAB
IcrWriteData_i[5] => PciRuptEnable_reg.DATAB
IcrWriteData_i[6] => PciRuptEnable_reg.DATAB
IcrWriteData_i[7] => PciRuptEnable_reg.DATAB
IcrWriteData_i[8] => PciRuptEnable_reg.DATAB
IcrWriteData_i[9] => PciRuptEnable_reg.DATAB
IcrWriteData_i[10] => PciRuptEnable_reg.DATAB
IcrWriteData_i[11] => PciRuptEnable_reg.DATAB
IcrWriteData_i[12] => PciRuptEnable_reg.DATAB
IcrWriteData_i[13] => PciRuptEnable_reg.DATAB
IcrWriteData_i[14] => PciRuptEnable_reg.DATAB
IcrWriteData_i[15] => PciRuptEnable_reg.DATAB
IcrWriteData_i[16] => AvlRuptEnable_reg.IN1
IcrWriteData_i[16] => PciRuptEnable_reg.DATAB
IcrWriteData_i[16] => a2p_mb_rupts.IN1
IcrWriteData_i[16] => p2a_mb_rupts.IN1
IcrWriteData_i[17] => AvlRuptEnable_reg.IN1
IcrWriteData_i[17] => PciRuptEnable_reg.DATAB
IcrWriteData_i[17] => a2p_mb_rupts.IN1
IcrWriteData_i[17] => p2a_mb_rupts.IN1
IcrWriteData_i[18] => AvlRuptEnable_reg.IN1
IcrWriteData_i[18] => PciRuptEnable_reg.DATAB
IcrWriteData_i[18] => a2p_mb_rupts.IN1
IcrWriteData_i[18] => p2a_mb_rupts.IN1
IcrWriteData_i[19] => AvlRuptEnable_reg.IN1
IcrWriteData_i[19] => PciRuptEnable_reg.DATAB
IcrWriteData_i[19] => a2p_mb_rupts.IN1
IcrWriteData_i[19] => p2a_mb_rupts.IN1
IcrWriteData_i[20] => AvlRuptEnable_reg.IN1
IcrWriteData_i[20] => PciRuptEnable_reg.DATAB
IcrWriteData_i[20] => a2p_mb_rupts.IN1
IcrWriteData_i[20] => p2a_mb_rupts.IN1
IcrWriteData_i[21] => AvlRuptEnable_reg.IN1
IcrWriteData_i[21] => PciRuptEnable_reg.DATAB
IcrWriteData_i[21] => a2p_mb_rupts.IN1
IcrWriteData_i[21] => p2a_mb_rupts.IN1
IcrWriteData_i[22] => AvlRuptEnable_reg.IN1
IcrWriteData_i[22] => PciRuptEnable_reg.DATAB
IcrWriteData_i[22] => a2p_mb_rupts.IN1
IcrWriteData_i[22] => p2a_mb_rupts.IN1
IcrWriteData_i[23] => AvlRuptEnable_reg.IN1
IcrWriteData_i[23] => PciRuptEnable_reg.DATAB
IcrWriteData_i[23] => a2p_mb_rupts.IN1
IcrWriteData_i[23] => p2a_mb_rupts.IN1
IcrWriteData_i[24] => ~NO_FANOUT~
IcrWriteData_i[25] => ~NO_FANOUT~
IcrWriteData_i[26] => ~NO_FANOUT~
IcrWriteData_i[27] => ~NO_FANOUT~
IcrWriteData_i[28] => ~NO_FANOUT~
IcrWriteData_i[29] => ~NO_FANOUT~
IcrWriteData_i[30] => ~NO_FANOUT~
IcrWriteData_i[31] => ~NO_FANOUT~
IcrByteEnable_i[0] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[0] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[0] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[0] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[0] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[0] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[0] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[0] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[0] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[0] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[0] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[0] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[0] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[0] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[0] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[0] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[1] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[1] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[1] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[1] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[1] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[1] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[1] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[1] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[1] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[1] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[1] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[1] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[1] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[1] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[1] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[1] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[2] => always4.IN1
IcrByteEnable_i[2] => always5.IN1
IcrByteEnable_i[2] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[2] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[2] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[2] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[2] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[2] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[2] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[2] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[2] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[2] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[2] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[2] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[2] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[2] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[2] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[2] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[3] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[3] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[3] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[3] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[3] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[3] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[3] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[3] => PciRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[3] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[3] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[3] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[3] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[3] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[3] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[3] => AvlRuptEnable_reg.OUTPUTSELECT
IcrByteEnable_i[3] => AvlRuptEnable_reg.OUTPUTSELECT
RuptWriteReqVld_i => always4.IN1
RuptWriteReqVld_i => always5.IN1
RuptWriteReqVld_i => always15.IN1
RuptWriteReqVld_i => always16.IN1
RuptReadReqVld_i => RuptReadDataVld_o.DATAIN
RuptReadData_o[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
RuptReadData_o[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RuptReadDataVld_o <= RuptReadReqVld_i.DB_MAX_OUTPUT_PORT_TYPE
A2PMbRuptReq_i[0] => a2p_mb_rupts.IN1
A2PMbRuptReq_i[1] => a2p_mb_rupts.IN1
A2PMbRuptReq_i[2] => a2p_mb_rupts.IN1
A2PMbRuptReq_i[3] => a2p_mb_rupts.IN1
A2PMbRuptReq_i[4] => a2p_mb_rupts.IN1
A2PMbRuptReq_i[5] => a2p_mb_rupts.IN1
A2PMbRuptReq_i[6] => a2p_mb_rupts.IN1
A2PMbRuptReq_i[7] => a2p_mb_rupts.IN1
P2AMbRuptReq_i[0] => p2a_mb_rupts.IN1
P2AMbRuptReq_i[1] => p2a_mb_rupts.IN1
P2AMbRuptReq_i[2] => p2a_mb_rupts.IN1
P2AMbRuptReq_i[3] => p2a_mb_rupts.IN1
P2AMbRuptReq_i[4] => p2a_mb_rupts.IN1
P2AMbRuptReq_i[5] => p2a_mb_rupts.IN1
P2AMbRuptReq_i[6] => p2a_mb_rupts.IN1
P2AMbRuptReq_i[7] => p2a_mb_rupts.IN1
AvalonIrqReq_i[0] => ~NO_FANOUT~
AvalonIrqReq_i[1] => ~NO_FANOUT~
AvalonIrqReq_i[2] => ~NO_FANOUT~
AvalonIrqReq_i[3] => ~NO_FANOUT~
AvalonIrqReq_i[4] => ~NO_FANOUT~
PciClk_i => PciClk_i.IN3
PciRstn_i => PciRstn_i.IN3
PciIntan_i => PciIntan_q1.DATAIN
PciComp_Stat_Reg_i[0] => ~NO_FANOUT~
PciComp_Stat_Reg_i[1] => ~NO_FANOUT~
PciComp_Stat_Reg_i[2] => ~NO_FANOUT~
PciComp_Stat_Reg_i[3] => ~NO_FANOUT~
PciComp_Stat_Reg_i[4] => ~NO_FANOUT~
PciComp_Stat_Reg_i[5] => ~NO_FANOUT~
PciComp_lirqn_o <= PciComp_lirqn_o.DB_MAX_OUTPUT_PORT_TYPE
MsiReq_o <= MsiReq_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
MsiAck_i => MsiReq_o.OUTPUTSELECT
MsiTc_o[0] <= <GND>
MsiTc_o[1] <= <GND>
MsiTc_o[2] <= <GND>
MsiNum_o[0] <= <GND>
MsiNum_o[1] <= <GND>
MsiNum_o[2] <= <GND>
MsiNum_o[3] <= <GND>
MsiNum_o[4] <= <GND>
PciNonpDataDiscardErr_i => PciNonpDataDiscardErr_i.IN1
PciMstrWriteFail_i => PciMstrWriteFail_i.IN1
PciMstrReadFail_i => PciMstrReadFail_i.IN1
PciMstrWritePndg_i => PciMstrWritePndg_sync.DATAB
PciMstrWritePndg_i => PciMstrWritePndg_q1.DATAIN
PciComp_MstrEnb_i => PciComp_MstrEnb_sync.DATAB
PciComp_MstrEnb_i => PciComp_MstrEnb_q1.DATAIN
CraIrq_o <= CraIrq_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
NpmIrq_i => ~NO_FANOUT~
RxmIrq_i[0] => Cra_lirqn.IN1
RxmIrq_i[0] => Mux31.IN19
RxmIrq_i[1] => Cra_lirqn.IN1
RxmIrq_i[1] => Mux30.IN19
RxmIrq_i[2] => Cra_lirqn.IN1
RxmIrq_i[2] => Mux29.IN19
RxmIrq_i[3] => Cra_lirqn.IN1
RxmIrq_i[3] => Mux28.IN19
RxmIrq_i[4] => Cra_lirqn.IN1
RxmIrq_i[4] => Mux27.IN19
RxmIrq_i[5] => Cra_lirqn.IN1
RxmIrq_i[5] => Mux26.IN19
RxmIrq_i[6] => Cra_lirqn.IN1
RxmIrq_i[6] => Mux25.IN19
RxmIrq_i[7] => Cra_lirqn.IN1
RxmIrq_i[7] => Mux24.IN19
RxmIrq_i[8] => Cra_lirqn.IN1
RxmIrq_i[8] => Mux23.IN19
RxmIrq_i[9] => Cra_lirqn.IN1
RxmIrq_i[9] => Mux22.IN19
RxmIrq_i[10] => Cra_lirqn.IN1
RxmIrq_i[10] => Mux21.IN19
RxmIrq_i[11] => Cra_lirqn.IN1
RxmIrq_i[11] => Mux20.IN19
RxmIrq_i[12] => Cra_lirqn.IN1
RxmIrq_i[12] => Mux19.IN19
RxmIrq_i[13] => Cra_lirqn.IN1
RxmIrq_i[13] => Mux18.IN19
RxmIrq_i[14] => Cra_lirqn.IN1
RxmIrq_i[14] => Mux17.IN19
RxmIrq_i[15] => Cra_lirqn.IN1
RxmIrq_i[15] => Mux16.IN19
PmIrq_i => ~NO_FANOUT~
cg_impl_nonp_av_master_port_i => ~NO_FANOUT~
cg_num_a2p_mailbox_i[0] => Decoder0.IN3
cg_num_a2p_mailbox_i[1] => Decoder0.IN2
cg_num_a2p_mailbox_i[2] => Decoder0.IN1
cg_num_a2p_mailbox_i[3] => Decoder0.IN0
cg_num_p2a_mailbox_i[0] => Decoder1.IN3
cg_num_p2a_mailbox_i[1] => Decoder1.IN2
cg_num_p2a_mailbox_i[2] => Decoder1.IN1
cg_num_p2a_mailbox_i[3] => Decoder1.IN0
cg_common_clock_mode_i => cg_common_clock_mode_i.IN3
cg_host_bridge_mode_i => RuptReadData_o.IN1
cg_pci_target_only_i => RuptReadData_o.IN1
cg_common_reset_i => RuptReadData_o.IN1
cg_common_reset_i => PciRstn_q2.IN1
cg_common_reset_i => PciRstn_q1.IN0
PciRuptEnable_o[0] <= PciRuptEnable_reg[0].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[1] <= PciRuptEnable_reg[1].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[2] <= PciRuptEnable_reg[2].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[3] <= PciRuptEnable_reg[3].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[4] <= PciRuptEnable_reg[4].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[5] <= PciRuptEnable_reg[5].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[6] <= PciRuptEnable_reg[6].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[7] <= PciRuptEnable_reg[7].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[8] <= PciRuptEnable_reg[8].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[9] <= PciRuptEnable_reg[9].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[10] <= PciRuptEnable_reg[10].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[11] <= PciRuptEnable_reg[11].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[12] <= PciRuptEnable_reg[12].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[13] <= PciRuptEnable_reg[13].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[14] <= PciRuptEnable_reg[14].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[15] <= PciRuptEnable_reg[15].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[16] <= PciRuptEnable_reg[16].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[17] <= PciRuptEnable_reg[17].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[18] <= PciRuptEnable_reg[18].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[19] <= PciRuptEnable_reg[19].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[20] <= PciRuptEnable_reg[20].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[21] <= PciRuptEnable_reg[21].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[22] <= PciRuptEnable_reg[22].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[23] <= PciRuptEnable_reg[23].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[24] <= PciRuptEnable_reg[24].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[25] <= PciRuptEnable_reg[25].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[26] <= PciRuptEnable_reg[26].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[27] <= PciRuptEnable_reg[27].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[28] <= PciRuptEnable_reg[28].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[29] <= PciRuptEnable_reg[29].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[30] <= PciRuptEnable_reg[30].DB_MAX_OUTPUT_PORT_TYPE
PciRuptEnable_o[31] <= PciRuptEnable_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:datadiscard_sync
cg_common_clock_mode_i => Sig2_o.OUTPUTSELECT
cg_common_clock_mode_i => SyncPending_o.OUTPUTSELECT
Clk1_i => ack3_reg.CLK
Clk1_i => ack2_reg.CLK
Clk1_i => ack1_reg.CLK
Clk1_i => pending_reg.CLK
Clk1_i => req_reg.CLK
Clk1_i => input_sig_reg.CLK
Clk2_i => ack_reg.CLK
Clk2_i => sig2_o_reg.CLK
Clk2_i => output3_reg.CLK
Clk2_i => output2_reg.CLK
Clk2_i => output1_reg.CLK
Clk1Rstn_i => ack3_reg.ACLR
Clk1Rstn_i => ack2_reg.ACLR
Clk1Rstn_i => ack1_reg.ACLR
Clk1Rstn_i => input_sig_reg.ACLR
Clk1Rstn_i => pending_reg.ACLR
Clk1Rstn_i => req_reg.ACLR
Clk2Rstn_i => ack_reg.ACLR
Clk2Rstn_i => sig2_o_reg.ACLR
Clk2Rstn_i => output3_reg.ACLR
Clk2Rstn_i => output2_reg.ACLR
Clk2Rstn_i => output1_reg.ACLR
Sig1_i => input_rise.IN1
Sig1_i => input_sig_reg.DATAIN
Sig2_o <= Sig2_o.DB_MAX_OUTPUT_PORT_TYPE
SyncPending_o <= SyncPending_o.DB_MAX_OUTPUT_PORT_TYPE
Ack_o <= Ack_o.DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:writefail_sync
cg_common_clock_mode_i => Sig2_o.OUTPUTSELECT
cg_common_clock_mode_i => SyncPending_o.OUTPUTSELECT
Clk1_i => ack3_reg.CLK
Clk1_i => ack2_reg.CLK
Clk1_i => ack1_reg.CLK
Clk1_i => pending_reg.CLK
Clk1_i => req_reg.CLK
Clk1_i => input_sig_reg.CLK
Clk2_i => ack_reg.CLK
Clk2_i => sig2_o_reg.CLK
Clk2_i => output3_reg.CLK
Clk2_i => output2_reg.CLK
Clk2_i => output1_reg.CLK
Clk1Rstn_i => ack3_reg.ACLR
Clk1Rstn_i => ack2_reg.ACLR
Clk1Rstn_i => ack1_reg.ACLR
Clk1Rstn_i => input_sig_reg.ACLR
Clk1Rstn_i => pending_reg.ACLR
Clk1Rstn_i => req_reg.ACLR
Clk2Rstn_i => ack_reg.ACLR
Clk2Rstn_i => sig2_o_reg.ACLR
Clk2Rstn_i => output3_reg.ACLR
Clk2Rstn_i => output2_reg.ACLR
Clk2Rstn_i => output1_reg.ACLR
Sig1_i => input_rise.IN1
Sig1_i => input_sig_reg.DATAIN
Sig2_o <= Sig2_o.DB_MAX_OUTPUT_PORT_TYPE
SyncPending_o <= SyncPending_o.DB_MAX_OUTPUT_PORT_TYPE
Ack_o <= Ack_o.DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|altpciexpav_clksync:readfail_sync
cg_common_clock_mode_i => Sig2_o.OUTPUTSELECT
cg_common_clock_mode_i => SyncPending_o.OUTPUTSELECT
Clk1_i => ack3_reg.CLK
Clk1_i => ack2_reg.CLK
Clk1_i => ack1_reg.CLK
Clk1_i => pending_reg.CLK
Clk1_i => req_reg.CLK
Clk1_i => input_sig_reg.CLK
Clk2_i => ack_reg.CLK
Clk2_i => sig2_o_reg.CLK
Clk2_i => output3_reg.CLK
Clk2_i => output2_reg.CLK
Clk2_i => output1_reg.CLK
Clk1Rstn_i => ack3_reg.ACLR
Clk1Rstn_i => ack2_reg.ACLR
Clk1Rstn_i => ack1_reg.ACLR
Clk1Rstn_i => input_sig_reg.ACLR
Clk1Rstn_i => pending_reg.ACLR
Clk1Rstn_i => req_reg.ACLR
Clk2Rstn_i => ack_reg.ACLR
Clk2Rstn_i => sig2_o_reg.ACLR
Clk2Rstn_i => output3_reg.ACLR
Clk2Rstn_i => output2_reg.ACLR
Clk2Rstn_i => output1_reg.ACLR
Sig1_i => input_rise.IN1
Sig1_i => input_sig_reg.DATAIN
Sig2_o <= Sig2_o.DB_MAX_OUTPUT_PORT_TYPE
SyncPending_o <= SyncPending_o.DB_MAX_OUTPUT_PORT_TYPE
Ack_o <= Ack_o.DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0
clk => has_payld_hold.CLK
clk => non_posted_hold.CLK
clk => npd_cred_viol~reg0.CLK
clk => nph_cred_viol~reg0.CLK
clk => npd_alloc_1cred~reg0.CLK
clk => nph_alloc_1cred~reg0.CLK
clk => npd_unitialized.CLK
clk => nph_unitialized.CLK
clk => npd_cred_cons[0].CLK
clk => npd_cred_cons[1].CLK
clk => npd_cred_cons[2].CLK
clk => npd_cred_cons[3].CLK
clk => npd_cred_cons[4].CLK
clk => npd_cred_cons[5].CLK
clk => npd_cred_cons[6].CLK
clk => npd_cred_cons[7].CLK
clk => npd_cred_cons[8].CLK
clk => npd_cred_cons[9].CLK
clk => npd_cred_cons[10].CLK
clk => npd_cred_cons[11].CLK
clk => npd_sent_pipe[0].CLK
clk => nph_cred_cons[0].CLK
clk => nph_cred_cons[1].CLK
clk => nph_cred_cons[2].CLK
clk => nph_cred_cons[3].CLK
clk => nph_cred_cons[4].CLK
clk => nph_cred_cons[5].CLK
clk => nph_cred_cons[6].CLK
clk => nph_cred_cons[7].CLK
clk => nph_sent_pipe[0].CLK
clk => rstn_rr.CLK
clk => rstn_r.CLK
rstn => rstn_rr.ACLR
rstn => rstn_r.ACLR
srst => nph_sent_pipe.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => npd_sent_pipe.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => nph_unitialized.OUTPUTSELECT
srst => npd_unitialized.OUTPUTSELECT
srst => nph_alloc_1cred.OUTPUTSELECT
srst => npd_alloc_1cred.OUTPUTSELECT
srst => nph_cred_viol.OUTPUTSELECT
srst => npd_cred_viol.OUTPUTSELECT
srst => non_posted_hold.OUTPUTSELECT
srst => has_payld_hold.OUTPUTSELECT
tx_cred_int[0] => tx_cred[0].DATAIN
tx_cred_int[1] => tx_cred[1].DATAIN
tx_cred_int[2] => tx_cred[2].DATAIN
tx_cred_int[3] => tx_cred[3].DATAIN
tx_cred_int[4] => tx_cred[4].DATAIN
tx_cred_int[5] => tx_cred[5].DATAIN
tx_cred_int[6] => tx_cred[6].DATAIN
tx_cred_int[7] => tx_cred[7].DATAIN
tx_cred_int[8] => tx_cred[8].DATAIN
tx_cred_int[9] => tx_cred[9].DATAIN
tx_cred_int[10] => tx_cred[10].DATAIN
tx_cred_int[11] => tx_cred[11].DATAIN
tx_cred_int[12] => tx_cred[12].DATAIN
tx_cred_int[13] => tx_cred[13].DATAIN
tx_cred_int[14] => tx_cred[14].DATAIN
tx_cred_int[15] => LessThan0.IN6
tx_cred_int[15] => LessThan4.IN6
tx_cred_int[15] => Add3.IN6
tx_cred_int[15] => tx_cred[15].DATAIN
tx_cred_int[15] => Equal4.IN0
tx_cred_int[15] => Equal8.IN2
tx_cred_int[16] => LessThan0.IN5
tx_cred_int[16] => LessThan4.IN5
tx_cred_int[16] => Add3.IN5
tx_cred_int[16] => tx_cred[16].DATAIN
tx_cred_int[16] => Equal4.IN7
tx_cred_int[16] => Equal8.IN1
tx_cred_int[17] => LessThan0.IN4
tx_cred_int[17] => LessThan4.IN4
tx_cred_int[17] => Add3.IN4
tx_cred_int[17] => tx_cred[17].DATAIN
tx_cred_int[17] => Equal4.IN6
tx_cred_int[17] => Equal8.IN0
tx_cred_int[18] => LessThan1.IN6
tx_cred_int[18] => LessThan5.IN6
tx_cred_int[18] => Add5.IN6
tx_cred_int[18] => tx_cred[18].DATAIN
tx_cred_int[18] => Equal5.IN0
tx_cred_int[18] => Equal9.IN2
tx_cred_int[19] => LessThan1.IN5
tx_cred_int[19] => LessThan5.IN5
tx_cred_int[19] => Add5.IN5
tx_cred_int[19] => tx_cred[19].DATAIN
tx_cred_int[19] => Equal5.IN7
tx_cred_int[19] => Equal9.IN1
tx_cred_int[20] => LessThan1.IN4
tx_cred_int[20] => LessThan5.IN4
tx_cred_int[20] => Add5.IN4
tx_cred_int[20] => tx_cred[20].DATAIN
tx_cred_int[20] => Equal5.IN6
tx_cred_int[20] => Equal9.IN0
tx_cred_int[21] => tx_cred[21].DATAIN
tx_cred_int[22] => tx_cred[22].DATAIN
tx_cred_int[23] => tx_cred[23].DATAIN
tx_cred_int[24] => tx_cred[24].DATAIN
tx_cred_int[25] => tx_cred[25].DATAIN
tx_cred_int[26] => tx_cred[26].DATAIN
tx_cred_int[27] => tx_cred[27].DATAIN
tx_cred_int[28] => tx_cred[28].DATAIN
tx_cred_int[29] => tx_cred[29].DATAIN
tx_cred_int[30] => tx_cred[30].DATAIN
tx_cred_int[31] => tx_cred[31].DATAIN
tx_cred_int[32] => tx_cred[32].DATAIN
tx_cred_int[33] => tx_cred[33].DATAIN
tx_cred_int[34] => tx_cred[34].DATAIN
tx_cred_int[35] => tx_cred[35].DATAIN
tx_stream_valid => has_payld.IN0
tx_stream_valid => nph_sent.IN1
tx_stream_valid => always1.IN0
tx_st_sop => has_payld.IN1
tx_st_eop[0] => WideOr0.IN1
tx_st_eop[0] => tx_eop_int[0].IN0
tx_st_eop[1] => tx_eop_int[0].IN1
tx_st_err => always1.IN1
tx_st_err => nph_sent.IN1
tx_st_data[0] => ~NO_FANOUT~
tx_st_data[1] => ~NO_FANOUT~
tx_st_data[2] => ~NO_FANOUT~
tx_st_data[3] => ~NO_FANOUT~
tx_st_data[4] => ~NO_FANOUT~
tx_st_data[5] => ~NO_FANOUT~
tx_st_data[6] => ~NO_FANOUT~
tx_st_data[7] => ~NO_FANOUT~
tx_st_data[8] => ~NO_FANOUT~
tx_st_data[9] => ~NO_FANOUT~
tx_st_data[10] => ~NO_FANOUT~
tx_st_data[11] => ~NO_FANOUT~
tx_st_data[12] => ~NO_FANOUT~
tx_st_data[13] => ~NO_FANOUT~
tx_st_data[14] => ~NO_FANOUT~
tx_st_data[15] => ~NO_FANOUT~
tx_st_data[16] => ~NO_FANOUT~
tx_st_data[17] => ~NO_FANOUT~
tx_st_data[18] => ~NO_FANOUT~
tx_st_data[19] => ~NO_FANOUT~
tx_st_data[20] => ~NO_FANOUT~
tx_st_data[21] => ~NO_FANOUT~
tx_st_data[22] => ~NO_FANOUT~
tx_st_data[23] => ~NO_FANOUT~
tx_st_data[24] => Equal0.IN5
tx_st_data[24] => Equal2.IN2
tx_st_data[25] => Equal0.IN4
tx_st_data[25] => Equal2.IN1
tx_st_data[26] => Equal0.IN0
tx_st_data[26] => Equal2.IN0
tx_st_data[27] => Equal0.IN3
tx_st_data[27] => Equal3.IN1
tx_st_data[28] => Equal0.IN2
tx_st_data[28] => Equal3.IN0
tx_st_data[29] => Equal0.IN1
tx_st_data[29] => Equal1.IN1
tx_st_data[30] => has_payld.IN1
tx_st_data[30] => non_posted.IN1
tx_st_data[30] => Equal1.IN0
tx_st_data[31] => ~NO_FANOUT~
nph_alloc_1cred <= nph_alloc_1cred~reg0.DB_MAX_OUTPUT_PORT_TYPE
npd_alloc_1cred <= npd_alloc_1cred~reg0.DB_MAX_OUTPUT_PORT_TYPE
nph_cred_viol <= nph_cred_viol~reg0.DB_MAX_OUTPUT_PORT_TYPE
npd_cred_viol <= npd_cred_viol~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_cred[0] <= tx_cred_int[0].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[1] <= tx_cred_int[1].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[2] <= tx_cred_int[2].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[3] <= tx_cred_int[3].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[4] <= tx_cred_int[4].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[5] <= tx_cred_int[5].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[6] <= tx_cred_int[6].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[7] <= tx_cred_int[7].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[8] <= tx_cred_int[8].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[9] <= tx_cred_int[9].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[10] <= tx_cred_int[10].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[11] <= tx_cred_int[11].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[12] <= tx_cred_int[12].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[13] <= tx_cred_int[13].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[14] <= tx_cred_int[14].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[15] <= tx_cred_int[15].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[16] <= tx_cred_int[16].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[17] <= tx_cred_int[17].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[18] <= tx_cred_int[18].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[19] <= tx_cred_int[19].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[20] <= tx_cred_int[20].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[21] <= tx_cred_int[21].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[22] <= tx_cred_int[22].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[23] <= tx_cred_int[23].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[24] <= tx_cred_int[24].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[25] <= tx_cred_int[25].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[26] <= tx_cred_int[26].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[27] <= tx_cred_int[27].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[28] <= tx_cred_int[28].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[29] <= tx_cred_int[29].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[30] <= tx_cred_int[30].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[31] <= tx_cred_int[31].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[32] <= tx_cred_int[32].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[33] <= tx_cred_int[33].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[34] <= tx_cred_int[34].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[35] <= tx_cred_int[35].DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch1
clk => has_payld_hold.CLK
clk => non_posted_hold.CLK
clk => npd_cred_viol~reg0.CLK
clk => nph_cred_viol~reg0.CLK
clk => npd_alloc_1cred~reg0.CLK
clk => nph_alloc_1cred~reg0.CLK
clk => npd_unitialized.CLK
clk => nph_unitialized.CLK
clk => npd_cred_cons[0].CLK
clk => npd_cred_cons[1].CLK
clk => npd_cred_cons[2].CLK
clk => npd_cred_cons[3].CLK
clk => npd_cred_cons[4].CLK
clk => npd_cred_cons[5].CLK
clk => npd_cred_cons[6].CLK
clk => npd_cred_cons[7].CLK
clk => npd_cred_cons[8].CLK
clk => npd_cred_cons[9].CLK
clk => npd_cred_cons[10].CLK
clk => npd_cred_cons[11].CLK
clk => npd_sent_pipe[0].CLK
clk => nph_cred_cons[0].CLK
clk => nph_cred_cons[1].CLK
clk => nph_cred_cons[2].CLK
clk => nph_cred_cons[3].CLK
clk => nph_cred_cons[4].CLK
clk => nph_cred_cons[5].CLK
clk => nph_cred_cons[6].CLK
clk => nph_cred_cons[7].CLK
clk => nph_sent_pipe[0].CLK
clk => rstn_rr.CLK
clk => rstn_r.CLK
rstn => rstn_rr.ACLR
rstn => rstn_r.ACLR
srst => nph_sent_pipe.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => npd_sent_pipe.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => nph_unitialized.OUTPUTSELECT
srst => npd_unitialized.OUTPUTSELECT
srst => nph_alloc_1cred.OUTPUTSELECT
srst => npd_alloc_1cred.OUTPUTSELECT
srst => nph_cred_viol.OUTPUTSELECT
srst => npd_cred_viol.OUTPUTSELECT
srst => non_posted_hold.OUTPUTSELECT
srst => has_payld_hold.OUTPUTSELECT
tx_cred_int[0] => tx_cred[0].DATAIN
tx_cred_int[1] => tx_cred[1].DATAIN
tx_cred_int[2] => tx_cred[2].DATAIN
tx_cred_int[3] => tx_cred[3].DATAIN
tx_cred_int[4] => tx_cred[4].DATAIN
tx_cred_int[5] => tx_cred[5].DATAIN
tx_cred_int[6] => tx_cred[6].DATAIN
tx_cred_int[7] => tx_cred[7].DATAIN
tx_cred_int[8] => tx_cred[8].DATAIN
tx_cred_int[9] => tx_cred[9].DATAIN
tx_cred_int[10] => tx_cred[10].DATAIN
tx_cred_int[11] => tx_cred[11].DATAIN
tx_cred_int[12] => tx_cred[12].DATAIN
tx_cred_int[13] => tx_cred[13].DATAIN
tx_cred_int[14] => tx_cred[14].DATAIN
tx_cred_int[15] => LessThan0.IN6
tx_cred_int[15] => LessThan4.IN6
tx_cred_int[15] => Add3.IN6
tx_cred_int[15] => tx_cred[15].DATAIN
tx_cred_int[15] => Equal4.IN0
tx_cred_int[15] => Equal8.IN2
tx_cred_int[16] => LessThan0.IN5
tx_cred_int[16] => LessThan4.IN5
tx_cred_int[16] => Add3.IN5
tx_cred_int[16] => tx_cred[16].DATAIN
tx_cred_int[16] => Equal4.IN7
tx_cred_int[16] => Equal8.IN1
tx_cred_int[17] => LessThan0.IN4
tx_cred_int[17] => LessThan4.IN4
tx_cred_int[17] => Add3.IN4
tx_cred_int[17] => tx_cred[17].DATAIN
tx_cred_int[17] => Equal4.IN6
tx_cred_int[17] => Equal8.IN0
tx_cred_int[18] => LessThan1.IN6
tx_cred_int[18] => LessThan5.IN6
tx_cred_int[18] => Add5.IN6
tx_cred_int[18] => tx_cred[18].DATAIN
tx_cred_int[18] => Equal5.IN0
tx_cred_int[18] => Equal9.IN2
tx_cred_int[19] => LessThan1.IN5
tx_cred_int[19] => LessThan5.IN5
tx_cred_int[19] => Add5.IN5
tx_cred_int[19] => tx_cred[19].DATAIN
tx_cred_int[19] => Equal5.IN7
tx_cred_int[19] => Equal9.IN1
tx_cred_int[20] => LessThan1.IN4
tx_cred_int[20] => LessThan5.IN4
tx_cred_int[20] => Add5.IN4
tx_cred_int[20] => tx_cred[20].DATAIN
tx_cred_int[20] => Equal5.IN6
tx_cred_int[20] => Equal9.IN0
tx_cred_int[21] => tx_cred[21].DATAIN
tx_cred_int[22] => tx_cred[22].DATAIN
tx_cred_int[23] => tx_cred[23].DATAIN
tx_cred_int[24] => tx_cred[24].DATAIN
tx_cred_int[25] => tx_cred[25].DATAIN
tx_cred_int[26] => tx_cred[26].DATAIN
tx_cred_int[27] => tx_cred[27].DATAIN
tx_cred_int[28] => tx_cred[28].DATAIN
tx_cred_int[29] => tx_cred[29].DATAIN
tx_cred_int[30] => tx_cred[30].DATAIN
tx_cred_int[31] => tx_cred[31].DATAIN
tx_cred_int[32] => tx_cred[32].DATAIN
tx_cred_int[33] => tx_cred[33].DATAIN
tx_cred_int[34] => tx_cred[34].DATAIN
tx_cred_int[35] => tx_cred[35].DATAIN
tx_stream_valid => has_payld.IN0
tx_stream_valid => nph_sent.IN1
tx_stream_valid => always1.IN0
tx_st_sop => has_payld.IN1
tx_st_eop[0] => WideOr0.IN1
tx_st_eop[0] => tx_eop_int[0].IN0
tx_st_eop[1] => tx_eop_int[0].IN1
tx_st_err => always1.IN1
tx_st_err => nph_sent.IN1
tx_st_data[0] => ~NO_FANOUT~
tx_st_data[1] => ~NO_FANOUT~
tx_st_data[2] => ~NO_FANOUT~
tx_st_data[3] => ~NO_FANOUT~
tx_st_data[4] => ~NO_FANOUT~
tx_st_data[5] => ~NO_FANOUT~
tx_st_data[6] => ~NO_FANOUT~
tx_st_data[7] => ~NO_FANOUT~
tx_st_data[8] => ~NO_FANOUT~
tx_st_data[9] => ~NO_FANOUT~
tx_st_data[10] => ~NO_FANOUT~
tx_st_data[11] => ~NO_FANOUT~
tx_st_data[12] => ~NO_FANOUT~
tx_st_data[13] => ~NO_FANOUT~
tx_st_data[14] => ~NO_FANOUT~
tx_st_data[15] => ~NO_FANOUT~
tx_st_data[16] => ~NO_FANOUT~
tx_st_data[17] => ~NO_FANOUT~
tx_st_data[18] => ~NO_FANOUT~
tx_st_data[19] => ~NO_FANOUT~
tx_st_data[20] => ~NO_FANOUT~
tx_st_data[21] => ~NO_FANOUT~
tx_st_data[22] => ~NO_FANOUT~
tx_st_data[23] => ~NO_FANOUT~
tx_st_data[24] => Equal0.IN5
tx_st_data[24] => Equal2.IN2
tx_st_data[25] => Equal0.IN4
tx_st_data[25] => Equal2.IN1
tx_st_data[26] => Equal0.IN0
tx_st_data[26] => Equal2.IN0
tx_st_data[27] => Equal0.IN3
tx_st_data[27] => Equal3.IN1
tx_st_data[28] => Equal0.IN2
tx_st_data[28] => Equal3.IN0
tx_st_data[29] => Equal0.IN1
tx_st_data[29] => Equal1.IN1
tx_st_data[30] => has_payld.IN1
tx_st_data[30] => non_posted.IN1
tx_st_data[30] => Equal1.IN0
tx_st_data[31] => ~NO_FANOUT~
nph_alloc_1cred <= nph_alloc_1cred~reg0.DB_MAX_OUTPUT_PORT_TYPE
npd_alloc_1cred <= npd_alloc_1cred~reg0.DB_MAX_OUTPUT_PORT_TYPE
nph_cred_viol <= nph_cred_viol~reg0.DB_MAX_OUTPUT_PORT_TYPE
npd_cred_viol <= npd_cred_viol~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_cred[0] <= tx_cred_int[0].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[1] <= tx_cred_int[1].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[2] <= tx_cred_int[2].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[3] <= tx_cred_int[3].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[4] <= tx_cred_int[4].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[5] <= tx_cred_int[5].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[6] <= tx_cred_int[6].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[7] <= tx_cred_int[7].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[8] <= tx_cred_int[8].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[9] <= tx_cred_int[9].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[10] <= tx_cred_int[10].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[11] <= tx_cred_int[11].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[12] <= tx_cred_int[12].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[13] <= tx_cred_int[13].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[14] <= tx_cred_int[14].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[15] <= tx_cred_int[15].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[16] <= tx_cred_int[16].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[17] <= tx_cred_int[17].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[18] <= tx_cred_int[18].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[19] <= tx_cred_int[19].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[20] <= tx_cred_int[20].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[21] <= tx_cred_int[21].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[22] <= tx_cred_int[22].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[23] <= tx_cred_int[23].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[24] <= tx_cred_int[24].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[25] <= tx_cred_int[25].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[26] <= tx_cred_int[26].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[27] <= tx_cred_int[27].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[28] <= tx_cred_int[28].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[29] <= tx_cred_int[29].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[30] <= tx_cred_int[30].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[31] <= tx_cred_int[31].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[32] <= tx_cred_int[32].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[33] <= tx_cred_int[33].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[34] <= tx_cred_int[34].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[35] <= tx_cred_int[35].DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst
clk => ctl_wr_rr.CLK
clk => ctl_wr_r.CLK
clk => sts_wr_rr.CLK
clk => sts_wr_r.CLK
clk => o_tl_cfg_sts_wr~reg0.CLK
clk => o_tl_cfg_sts[0]~reg0.CLK
clk => o_tl_cfg_sts[1]~reg0.CLK
clk => o_tl_cfg_sts[2]~reg0.CLK
clk => o_tl_cfg_sts[3]~reg0.CLK
clk => o_tl_cfg_sts[4]~reg0.CLK
clk => o_tl_cfg_sts[5]~reg0.CLK
clk => o_tl_cfg_sts[6]~reg0.CLK
clk => o_tl_cfg_sts[7]~reg0.CLK
clk => o_tl_cfg_sts[8]~reg0.CLK
clk => o_tl_cfg_sts[9]~reg0.CLK
clk => o_tl_cfg_sts[10]~reg0.CLK
clk => o_tl_cfg_sts[11]~reg0.CLK
clk => o_tl_cfg_sts[12]~reg0.CLK
clk => o_tl_cfg_sts[13]~reg0.CLK
clk => o_tl_cfg_sts[14]~reg0.CLK
clk => o_tl_cfg_sts[15]~reg0.CLK
clk => o_tl_cfg_sts[16]~reg0.CLK
clk => o_tl_cfg_sts[17]~reg0.CLK
clk => o_tl_cfg_sts[18]~reg0.CLK
clk => o_tl_cfg_sts[19]~reg0.CLK
clk => o_tl_cfg_sts[20]~reg0.CLK
clk => o_tl_cfg_sts[21]~reg0.CLK
clk => o_tl_cfg_sts[22]~reg0.CLK
clk => o_tl_cfg_sts[23]~reg0.CLK
clk => o_tl_cfg_sts[24]~reg0.CLK
clk => o_tl_cfg_sts[25]~reg0.CLK
clk => o_tl_cfg_sts[26]~reg0.CLK
clk => o_tl_cfg_sts[27]~reg0.CLK
clk => o_tl_cfg_sts[28]~reg0.CLK
clk => o_tl_cfg_sts[29]~reg0.CLK
clk => o_tl_cfg_sts[30]~reg0.CLK
clk => o_tl_cfg_sts[31]~reg0.CLK
clk => o_tl_cfg_sts[32]~reg0.CLK
clk => o_tl_cfg_sts[33]~reg0.CLK
clk => o_tl_cfg_sts[34]~reg0.CLK
clk => o_tl_cfg_sts[35]~reg0.CLK
clk => o_tl_cfg_sts[36]~reg0.CLK
clk => o_tl_cfg_sts[37]~reg0.CLK
clk => o_tl_cfg_sts[38]~reg0.CLK
clk => o_tl_cfg_sts[39]~reg0.CLK
clk => o_tl_cfg_sts[40]~reg0.CLK
clk => o_tl_cfg_sts[41]~reg0.CLK
clk => o_tl_cfg_sts[42]~reg0.CLK
clk => o_tl_cfg_sts[43]~reg0.CLK
clk => o_tl_cfg_sts[44]~reg0.CLK
clk => o_tl_cfg_sts[45]~reg0.CLK
clk => o_tl_cfg_sts[46]~reg0.CLK
clk => o_tl_cfg_sts[47]~reg0.CLK
clk => o_tl_cfg_sts[48]~reg0.CLK
clk => o_tl_cfg_sts[49]~reg0.CLK
clk => o_tl_cfg_sts[50]~reg0.CLK
clk => o_tl_cfg_sts[51]~reg0.CLK
clk => o_tl_cfg_sts[52]~reg0.CLK
clk => o_tl_cfg_ctl_wr~reg0.CLK
clk => o_tl_cfg_ctl[0]~reg0.CLK
clk => o_tl_cfg_ctl[1]~reg0.CLK
clk => o_tl_cfg_ctl[2]~reg0.CLK
clk => o_tl_cfg_ctl[3]~reg0.CLK
clk => o_tl_cfg_ctl[4]~reg0.CLK
clk => o_tl_cfg_ctl[5]~reg0.CLK
clk => o_tl_cfg_ctl[6]~reg0.CLK
clk => o_tl_cfg_ctl[7]~reg0.CLK
clk => o_tl_cfg_ctl[8]~reg0.CLK
clk => o_tl_cfg_ctl[9]~reg0.CLK
clk => o_tl_cfg_ctl[10]~reg0.CLK
clk => o_tl_cfg_ctl[11]~reg0.CLK
clk => o_tl_cfg_ctl[12]~reg0.CLK
clk => o_tl_cfg_ctl[13]~reg0.CLK
clk => o_tl_cfg_ctl[14]~reg0.CLK
clk => o_tl_cfg_ctl[15]~reg0.CLK
clk => o_tl_cfg_ctl[16]~reg0.CLK
clk => o_tl_cfg_ctl[17]~reg0.CLK
clk => o_tl_cfg_ctl[18]~reg0.CLK
clk => o_tl_cfg_ctl[19]~reg0.CLK
clk => o_tl_cfg_ctl[20]~reg0.CLK
clk => o_tl_cfg_ctl[21]~reg0.CLK
clk => o_tl_cfg_ctl[22]~reg0.CLK
clk => o_tl_cfg_ctl[23]~reg0.CLK
clk => o_tl_cfg_ctl[24]~reg0.CLK
clk => o_tl_cfg_ctl[25]~reg0.CLK
clk => o_tl_cfg_ctl[26]~reg0.CLK
clk => o_tl_cfg_ctl[27]~reg0.CLK
clk => o_tl_cfg_ctl[28]~reg0.CLK
clk => o_tl_cfg_ctl[29]~reg0.CLK
clk => o_tl_cfg_ctl[30]~reg0.CLK
clk => o_tl_cfg_ctl[31]~reg0.CLK
clk => o_tl_cfg_add[0]~reg0.CLK
clk => o_tl_cfg_add[1]~reg0.CLK
clk => o_tl_cfg_add[2]~reg0.CLK
clk => o_tl_cfg_add[3]~reg0.CLK
srst => o_tl_cfg_add.OUTPUTSELECT
srst => o_tl_cfg_add.OUTPUTSELECT
srst => o_tl_cfg_add.OUTPUTSELECT
srst => o_tl_cfg_add.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl_wr.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts_wr.OUTPUTSELECT
srst => ctl_wr_rr.ENA
srst => ctl_wr_r.ENA
srst => sts_wr_rr.ENA
srst => sts_wr_r.ENA
o_tl_cfg_add[0] <= o_tl_cfg_add[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_add[1] <= o_tl_cfg_add[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_add[2] <= o_tl_cfg_add[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_add[3] <= o_tl_cfg_add[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[0] <= o_tl_cfg_ctl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[1] <= o_tl_cfg_ctl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[2] <= o_tl_cfg_ctl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[3] <= o_tl_cfg_ctl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[4] <= o_tl_cfg_ctl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[5] <= o_tl_cfg_ctl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[6] <= o_tl_cfg_ctl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[7] <= o_tl_cfg_ctl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[8] <= o_tl_cfg_ctl[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[9] <= o_tl_cfg_ctl[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[10] <= o_tl_cfg_ctl[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[11] <= o_tl_cfg_ctl[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[12] <= o_tl_cfg_ctl[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[13] <= o_tl_cfg_ctl[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[14] <= o_tl_cfg_ctl[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[15] <= o_tl_cfg_ctl[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[16] <= o_tl_cfg_ctl[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[17] <= o_tl_cfg_ctl[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[18] <= o_tl_cfg_ctl[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[19] <= o_tl_cfg_ctl[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[20] <= o_tl_cfg_ctl[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[21] <= o_tl_cfg_ctl[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[22] <= o_tl_cfg_ctl[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[23] <= o_tl_cfg_ctl[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[24] <= o_tl_cfg_ctl[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[25] <= o_tl_cfg_ctl[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[26] <= o_tl_cfg_ctl[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[27] <= o_tl_cfg_ctl[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[28] <= o_tl_cfg_ctl[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[29] <= o_tl_cfg_ctl[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[30] <= o_tl_cfg_ctl[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[31] <= o_tl_cfg_ctl[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl_wr <= o_tl_cfg_ctl_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[0] <= o_tl_cfg_sts[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[1] <= o_tl_cfg_sts[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[2] <= o_tl_cfg_sts[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[3] <= o_tl_cfg_sts[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[4] <= o_tl_cfg_sts[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[5] <= o_tl_cfg_sts[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[6] <= o_tl_cfg_sts[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[7] <= o_tl_cfg_sts[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[8] <= o_tl_cfg_sts[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[9] <= o_tl_cfg_sts[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[10] <= o_tl_cfg_sts[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[11] <= o_tl_cfg_sts[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[12] <= o_tl_cfg_sts[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[13] <= o_tl_cfg_sts[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[14] <= o_tl_cfg_sts[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[15] <= o_tl_cfg_sts[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[16] <= o_tl_cfg_sts[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[17] <= o_tl_cfg_sts[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[18] <= o_tl_cfg_sts[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[19] <= o_tl_cfg_sts[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[20] <= o_tl_cfg_sts[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[21] <= o_tl_cfg_sts[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[22] <= o_tl_cfg_sts[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[23] <= o_tl_cfg_sts[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[24] <= o_tl_cfg_sts[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[25] <= o_tl_cfg_sts[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[26] <= o_tl_cfg_sts[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[27] <= o_tl_cfg_sts[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[28] <= o_tl_cfg_sts[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[29] <= o_tl_cfg_sts[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[30] <= o_tl_cfg_sts[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[31] <= o_tl_cfg_sts[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[32] <= o_tl_cfg_sts[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[33] <= o_tl_cfg_sts[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[34] <= o_tl_cfg_sts[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[35] <= o_tl_cfg_sts[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[36] <= o_tl_cfg_sts[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[37] <= o_tl_cfg_sts[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[38] <= o_tl_cfg_sts[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[39] <= o_tl_cfg_sts[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[40] <= o_tl_cfg_sts[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[41] <= o_tl_cfg_sts[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[42] <= o_tl_cfg_sts[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[43] <= o_tl_cfg_sts[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[44] <= o_tl_cfg_sts[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[45] <= o_tl_cfg_sts[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[46] <= o_tl_cfg_sts[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[47] <= o_tl_cfg_sts[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[48] <= o_tl_cfg_sts[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[49] <= o_tl_cfg_sts[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[50] <= o_tl_cfg_sts[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[51] <= o_tl_cfg_sts[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[52] <= o_tl_cfg_sts[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts_wr <= o_tl_cfg_sts_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_tl_cfg_add[0] => o_tl_cfg_add.DATAB
i_tl_cfg_add[1] => o_tl_cfg_add.DATAB
i_tl_cfg_add[2] => o_tl_cfg_add.DATAB
i_tl_cfg_add[3] => o_tl_cfg_add.DATAB
i_tl_cfg_ctl[0] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[1] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[2] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[3] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[4] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[5] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[6] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[7] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[8] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[9] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[10] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[11] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[12] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[13] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[14] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[15] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[16] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[17] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[18] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[19] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[20] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[21] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[22] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[23] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[24] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[25] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[26] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[27] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[28] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[29] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[30] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[31] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl_wr => ctl_wr_r.DATAIN
i_tl_cfg_sts[0] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[1] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[2] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[3] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[4] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[5] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[6] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[7] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[8] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[9] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[10] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[11] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[12] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[13] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[14] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[15] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[16] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[17] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[18] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[19] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[20] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[21] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[22] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[23] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[24] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[25] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[26] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[27] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[28] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[29] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[30] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[31] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[32] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[33] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[34] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[35] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[36] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[37] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[38] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[39] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[40] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[41] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[42] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[43] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[44] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[45] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[46] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[47] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[48] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[49] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[50] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[51] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[52] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts_wr => sts_wr_r.DATAIN


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|amm_master_qsys_pcie_hard_ip_0_altgx_internal:altgx_internal
cal_blk_clk => cal_blk_clk.IN1
fixedclk => fixedclk.IN1
gxb_powerdown[0] => gxb_powerdown[0].IN1
pipe8b10binvpolarity[0] => pipe8b10binvpolarity[0].IN1
pll_areset[0] => pll_areset[0].IN1
pll_inclk[0] => pll_inclk[0].IN1
powerdn[0] => powerdn[0].IN1
powerdn[1] => powerdn[1].IN1
reconfig_clk => reconfig_clk.IN1
reconfig_togxb[0] => reconfig_togxb[0].IN1
reconfig_togxb[1] => reconfig_togxb[1].IN1
reconfig_togxb[2] => reconfig_togxb[2].IN1
reconfig_togxb[3] => reconfig_togxb[3].IN1
rx_analogreset[0] => rx_analogreset[0].IN1
rx_datain[0] => rx_datain[0].IN1
rx_digitalreset[0] => rx_digitalreset[0].IN1
rx_elecidleinfersel[0] => rx_elecidleinfersel[0].IN1
rx_elecidleinfersel[1] => rx_elecidleinfersel[1].IN1
rx_elecidleinfersel[2] => rx_elecidleinfersel[2].IN1
tx_ctrlenable[0] => tx_ctrlenable[0].IN1
tx_datain[0] => tx_datain[0].IN1
tx_datain[1] => tx_datain[1].IN1
tx_datain[2] => tx_datain[2].IN1
tx_datain[3] => tx_datain[3].IN1
tx_datain[4] => tx_datain[4].IN1
tx_datain[5] => tx_datain[5].IN1
tx_datain[6] => tx_datain[6].IN1
tx_datain[7] => tx_datain[7].IN1
tx_detectrxloop[0] => tx_detectrxloop[0].IN1
tx_digitalreset[0] => tx_digitalreset[0].IN1
tx_forcedispcompliance[0] => tx_forcedispcompliance[0].IN1
tx_forceelecidle[0] => tx_forceelecidle[0].IN1
hip_tx_clkout[0] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.hip_tx_clkout
pipedatavalid[0] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.pipedatavalid
pipeelecidle[0] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.pipeelecidle
pipephydonestatus[0] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.pipephydonestatus
pipestatus[0] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.pipestatus
pipestatus[1] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.pipestatus
pipestatus[2] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.pipestatus
pll_locked[0] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.pll_locked
reconfig_fromgxb[0] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.reconfig_fromgxb
reconfig_fromgxb[1] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.reconfig_fromgxb
reconfig_fromgxb[2] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.reconfig_fromgxb
reconfig_fromgxb[3] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.reconfig_fromgxb
reconfig_fromgxb[4] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.reconfig_fromgxb
rx_ctrldetect[0] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.rx_ctrldetect
rx_dataout[0] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.rx_dataout
rx_dataout[1] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.rx_dataout
rx_dataout[2] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.rx_dataout
rx_dataout[3] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.rx_dataout
rx_dataout[4] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.rx_dataout
rx_dataout[5] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.rx_dataout
rx_dataout[6] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.rx_dataout
rx_dataout[7] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.rx_dataout
rx_freqlocked[0] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.rx_freqlocked
rx_patterndetect[0] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.rx_patterndetect
rx_syncstatus[0] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.rx_syncstatus
tx_clkout[0] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.tx_clkout
tx_dataout[0] <= amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component.tx_dataout


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|amm_master_qsys_pcie_hard_ip_0_altgx_internal:altgx_internal|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component
cal_blk_clk => cal_blk0.CLK
fixedclk => fixedclk_to_cmu.IN1
fixedclk => fixedclk_div[0].CLK
fixedclk => reconfig_togxb_busy_reg[0].CLK
fixedclk => reconfig_togxb_busy_reg[1].CLK
gxb_powerdown[0] => cent_unit0.QUADRESET
hip_tx_clkout[0] <= transmit_pcs0.HIP_CLKOUT
pipe8b10binvpolarity[0] => receive_pcs0.HIP_8B10B_INV_POLARITY
pipedatavalid[0] <= receive_pcs0.HIP_DATA_VALID
pipeelecidle[0] <= receive_pcs0.HIP_ELEC_IDLE
pipephydonestatus[0] <= receive_pcs0.HIP_PHY_DONE_STATUS
pipestatus[0] <= receive_pcs0.HIP_STATUS
pipestatus[1] <= receive_pcs0.HIP_STATUS1
pipestatus[2] <= receive_pcs0.HIP_STATUS2
pll_areset[0] => pll_areset[0].IN1
pll_inclk[0] => pll_inclk[0].IN1
pll_locked[0] <= altpll:pll0.locked
powerdn[0] => receive_pcs0.HIP_POWER_DOWN
powerdn[0] => transmit_pcs0.HIP_POWERN_DN
powerdn[1] => receive_pcs0.HIP_POWER_DOWN1
powerdn[1] => transmit_pcs0.HIP_POWERN_DN1
reconfig_clk => cent_unit0.DPRIOCLK
reconfig_fromgxb[0] <= cent_unit0.DPRIOOUT
reconfig_fromgxb[1] <= <GND>
reconfig_fromgxb[2] <= <GND>
reconfig_fromgxb[3] <= <GND>
reconfig_fromgxb[4] <= <GND>
reconfig_togxb[0] => cent_unit0.DPRIOIN
reconfig_togxb[1] => cent_unit0.DPRIODISABLE
reconfig_togxb[2] => cent_unit0.DPRIOLOAD
reconfig_togxb[3] => reconfig_togxb_busy_reg[0].DATAIN
reconfig_togxb[3] => rx_analogreset_in[0].IN0
rx_analogreset[0] => rx_analogreset_in[0].IN1
rx_analogreset[0] => rx_freqlocked.IN0
rx_ctrldetect[0] <= receive_pcs0.HIP_DATA_OUT8
rx_datain[0] => receive_pma0.DATAIN
rx_dataout[0] <= receive_pcs0.HIP_DATA_OUT
rx_dataout[1] <= receive_pcs0.HIP_DATA_OUT1
rx_dataout[2] <= receive_pcs0.HIP_DATA_OUT2
rx_dataout[3] <= receive_pcs0.HIP_DATA_OUT3
rx_dataout[4] <= receive_pcs0.HIP_DATA_OUT4
rx_dataout[5] <= receive_pcs0.HIP_DATA_OUT5
rx_dataout[6] <= receive_pcs0.HIP_DATA_OUT6
rx_dataout[7] <= receive_pcs0.HIP_DATA_OUT7
rx_digitalreset[0] => cent_unit0.RXDIGITALRESET
rx_elecidleinfersel[0] => transmit_pcs0.HIP_ELEC_IDLE_INFER_SEL
rx_elecidleinfersel[1] => transmit_pcs0.HIP_ELEC_IDLE_INFER_SEL1
rx_elecidleinfersel[2] => transmit_pcs0.HIP_ELEC_IDLE_INFER_SEL2
rx_freqlocked[0] <= rx_freqlocked.DB_MAX_OUTPUT_PORT_TYPE
rx_patterndetect[0] <= <GND>
rx_syncstatus[0] <= <GND>
tx_clkout[0] <= transmit_pcs0.CLK
tx_ctrlenable[0] => transmit_pcs0.HIP_DATA_IN8
tx_datain[0] => transmit_pcs0.HIP_DATA_IN
tx_datain[1] => transmit_pcs0.HIP_DATA_IN1
tx_datain[2] => transmit_pcs0.HIP_DATA_IN2
tx_datain[3] => transmit_pcs0.HIP_DATA_IN3
tx_datain[4] => transmit_pcs0.HIP_DATA_IN4
tx_datain[5] => transmit_pcs0.HIP_DATA_IN5
tx_datain[6] => transmit_pcs0.HIP_DATA_IN6
tx_datain[7] => transmit_pcs0.HIP_DATA_IN7
tx_dataout[0] <= transmit_pma0.DATAOUT
tx_detectrxloop[0] => transmit_pcs0.HIP_DETECT_RX_LOOP
tx_digitalreset[0] => cent_unit0.TXDIGITALRESET
tx_forcedispcompliance[0] => transmit_pcs0.HIP_DATA_IN9
tx_forceelecidle[0] => transmit_pcs0.HIP_FORCE_ELEC_IDLE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|amm_master_qsys_pcie_hard_ip_0_altgx_internal:altgx_internal|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component|altpll:pll0
inclk[0] => altpll_nn81:auto_generated.inclk[0]
inclk[1] => altpll_nn81:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_nn81:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_nn81:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= altpll_nn81:auto_generated.fref
icdrclk <= altpll_nn81:auto_generated.icdrclk


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|amm_master_qsys_pcie_hard_ip_0_altgx_internal:altgx_internal|amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8:amm_master_qsys_pcie_hard_ip_0_altgx_internal_alt_c3gxb_oai8_component|altpll:pll0|altpll_nn81:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
clk[5] <= <GND>
fref <= pll1.O_PFD_CLOCK
icdrclk <= pll1.O_VCO_POST_SCALE_CLOCK
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altera_pcie_hard_ip_reset_controller:reset_controller_internal
pld_clk => pld_clk.IN1
pcie_rstn => pcie_rstn.IN1
test_in[0] => test_in[0].IN1
test_in[1] => test_in[1].IN1
test_in[2] => test_in[2].IN1
test_in[3] => test_in[3].IN1
test_in[4] => test_in[4].IN1
test_in[5] => test_in[5].IN1
test_in[6] => test_in[6].IN1
test_in[7] => test_in[7].IN1
test_in[8] => test_in[8].IN1
test_in[9] => test_in[9].IN1
test_in[10] => test_in[10].IN1
test_in[11] => test_in[11].IN1
test_in[12] => test_in[12].IN1
test_in[13] => test_in[13].IN1
test_in[14] => test_in[14].IN1
test_in[15] => test_in[15].IN1
test_in[16] => test_in[16].IN1
test_in[17] => test_in[17].IN1
test_in[18] => test_in[18].IN1
test_in[19] => test_in[19].IN1
test_in[20] => test_in[20].IN1
test_in[21] => test_in[21].IN1
test_in[22] => test_in[22].IN1
test_in[23] => test_in[23].IN1
test_in[24] => test_in[24].IN1
test_in[25] => test_in[25].IN1
test_in[26] => test_in[26].IN1
test_in[27] => test_in[27].IN1
test_in[28] => test_in[28].IN1
test_in[29] => test_in[29].IN1
test_in[30] => test_in[30].IN1
test_in[31] => test_in[31].IN1
test_in[32] => test_in[32].IN1
test_in[33] => test_in[33].IN1
test_in[34] => test_in[34].IN1
test_in[35] => test_in[35].IN1
test_in[36] => test_in[36].IN1
test_in[37] => test_in[37].IN1
test_in[38] => test_in[38].IN1
test_in[39] => test_in[39].IN1
ltssm[0] => ltssm[0].IN1
ltssm[1] => ltssm[1].IN1
ltssm[2] => ltssm[2].IN1
ltssm[3] => ltssm[3].IN1
ltssm[4] => ltssm[4].IN1
pll_locked => pll_locked.IN1
busy_altgxb_reconfig => busy_altgxb_reconfig.IN1
srst <= srst~reg0.DB_MAX_OUTPUT_PORT_TYPE
crst <= crst~reg0.DB_MAX_OUTPUT_PORT_TYPE
l2_exit => l2_exit_r.DATAIN
hotrst_exit => hotrst_exit_r.DATAIN
dlup_exit => dlup_exit_r.DATAIN
reset_n_out <= app_rstn.DB_MAX_OUTPUT_PORT_TYPE
rx_pll_locked[0] => rx_pll_locked_8[0].IN1
rx_freqlocked[0] => rx_freqlocked_8[0].IN1
rx_signaldetect[0] => rx_signaldetect_8[0].IN1
rc_inclk_eq_125mhz => rc_inclk_eq_125mhz.IN1
txdigitalreset <= altpcie_rs_serdes:altgx_reset.txdigitalreset
rxanalogreset <= altpcie_rs_serdes:altgx_reset.rxanalogreset
rx_digitalreset_serdes <= altpcie_rs_serdes:altgx_reset.rxdigitalreset
refclk => ~NO_FANOUT~
clk250_out <= <GND>
clk500_out <= <GND>
clk250_export <= <GND>
clk500_export <= <GND>
clk125_export <= <GND>


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset
pld_clk => sd_state[0].CLK
pld_clk => sd_state[1].CLK
pld_clk => rx_sd_idl_cnt[0].CLK
pld_clk => rx_sd_idl_cnt[1].CLK
pld_clk => rx_sd_idl_cnt[2].CLK
pld_clk => rx_sd_idl_cnt[3].CLK
pld_clk => rx_sd_idl_cnt[4].CLK
pld_clk => rx_sd_idl_cnt[5].CLK
pld_clk => rx_sd_idl_cnt[6].CLK
pld_clk => rx_sd_idl_cnt[7].CLK
pld_clk => rx_sd_idl_cnt[8].CLK
pld_clk => rx_sd_idl_cnt[9].CLK
pld_clk => rx_sd_idl_cnt[10].CLK
pld_clk => rx_sd_idl_cnt[11].CLK
pld_clk => rx_sd_idl_cnt[12].CLK
pld_clk => rx_sd_idl_cnt[13].CLK
pld_clk => rx_sd_idl_cnt[14].CLK
pld_clk => rx_sd_idl_cnt[15].CLK
pld_clk => rx_sd_idl_cnt[16].CLK
pld_clk => rx_sd_idl_cnt[17].CLK
pld_clk => rx_sd_idl_cnt[18].CLK
pld_clk => rx_sd_idl_cnt[19].CLK
pld_clk => rx_sd_strb1[0].CLK
pld_clk => rx_sd_strb1[1].CLK
pld_clk => rx_sd_strb1[2].CLK
pld_clk => rx_sd_strb1[3].CLK
pld_clk => rx_sd_strb1[4].CLK
pld_clk => rx_sd_strb1[5].CLK
pld_clk => rx_sd_strb1[6].CLK
pld_clk => rx_sd_strb1[7].CLK
pld_clk => rx_sd_strb0[0].CLK
pld_clk => rx_sd_strb0[1].CLK
pld_clk => rx_sd_strb0[2].CLK
pld_clk => rx_sd_strb0[3].CLK
pld_clk => rx_sd_strb0[4].CLK
pld_clk => rx_sd_strb0[5].CLK
pld_clk => rx_sd_strb0[6].CLK
pld_clk => rx_sd_strb0[7].CLK
pld_clk => ltssm_detect.CLK
pld_clk => pll_locked_stable.CLK
pld_clk => pll_locked_cnt[0].CLK
pld_clk => pll_locked_cnt[1].CLK
pld_clk => pll_locked_cnt[2].CLK
pld_clk => pll_locked_cnt[3].CLK
pld_clk => pll_locked_cnt[4].CLK
pld_clk => pll_locked_cnt[5].CLK
pld_clk => pll_locked_cnt[6].CLK
pld_clk => busy_altgxb_reconfig_r[0].CLK
pld_clk => busy_altgxb_reconfig_r[1].CLK
pld_clk => rx_pll_locked_sync_r[0].CLK
pld_clk => rx_pll_locked_sync_r[1].CLK
pld_clk => rx_pll_locked_sync_r[2].CLK
pld_clk => rx_pll_locked_sync_r[3].CLK
pld_clk => rx_pll_locked_sync_r[4].CLK
pld_clk => rx_pll_locked_sync_r[5].CLK
pld_clk => rx_pll_locked_sync_r[6].CLK
pld_clk => rx_pll_locked_sync_r[7].CLK
pld_clk => rx_pll_freq_locked_sync_r.CLK
pld_clk => rx_pll_freq_locked_cnt[0].CLK
pld_clk => rx_pll_freq_locked_cnt[1].CLK
pld_clk => rx_pll_freq_locked_cnt[2].CLK
pld_clk => ld_ws_tmr_short.CLK
pld_clk => ld_ws_tmr.CLK
pld_clk => ws_tmr_eq_0.CLK
pld_clk => waitstate_timer[0].CLK
pld_clk => waitstate_timer[1].CLK
pld_clk => waitstate_timer[2].CLK
pld_clk => waitstate_timer[3].CLK
pld_clk => waitstate_timer[4].CLK
pld_clk => waitstate_timer[5].CLK
pld_clk => waitstate_timer[6].CLK
pld_clk => waitstate_timer[7].CLK
pld_clk => waitstate_timer[8].CLK
pld_clk => waitstate_timer[9].CLK
pld_clk => waitstate_timer[10].CLK
pld_clk => waitstate_timer[11].CLK
pld_clk => waitstate_timer[12].CLK
pld_clk => waitstate_timer[13].CLK
pld_clk => waitstate_timer[14].CLK
pld_clk => waitstate_timer[15].CLK
pld_clk => waitstate_timer[16].CLK
pld_clk => waitstate_timer[17].CLK
pld_clk => waitstate_timer[18].CLK
pld_clk => waitstate_timer[19].CLK
pld_clk => rxdigitalreset_r.CLK
pld_clk => rxanalogreset_r.CLK
pld_clk => txdigitalreset_r.CLK
pld_clk => rx_signaldetect_rrr[7].CLK
pld_clk => rx_signaldetect_rr[7].CLK
pld_clk => rx_signaldetect_r[7].CLK
pld_clk => rx_pll_locked_rrr[7].CLK
pld_clk => rx_pll_locked_rr[7].CLK
pld_clk => rx_pll_locked_r[7].CLK
pld_clk => rx_signaldetect_rrr[6].CLK
pld_clk => rx_signaldetect_rr[6].CLK
pld_clk => rx_signaldetect_r[6].CLK
pld_clk => rx_pll_locked_rrr[6].CLK
pld_clk => rx_pll_locked_rr[6].CLK
pld_clk => rx_pll_locked_r[6].CLK
pld_clk => rx_signaldetect_rrr[5].CLK
pld_clk => rx_signaldetect_rr[5].CLK
pld_clk => rx_signaldetect_r[5].CLK
pld_clk => rx_pll_locked_rrr[5].CLK
pld_clk => rx_pll_locked_rr[5].CLK
pld_clk => rx_pll_locked_r[5].CLK
pld_clk => rx_signaldetect_rrr[4].CLK
pld_clk => rx_signaldetect_rr[4].CLK
pld_clk => rx_signaldetect_r[4].CLK
pld_clk => rx_pll_locked_rrr[4].CLK
pld_clk => rx_pll_locked_rr[4].CLK
pld_clk => rx_pll_locked_r[4].CLK
pld_clk => rx_signaldetect_rrr[3].CLK
pld_clk => rx_signaldetect_rr[3].CLK
pld_clk => rx_signaldetect_r[3].CLK
pld_clk => rx_pll_locked_rrr[3].CLK
pld_clk => rx_pll_locked_rr[3].CLK
pld_clk => rx_pll_locked_r[3].CLK
pld_clk => rx_signaldetect_rrr[2].CLK
pld_clk => rx_signaldetect_rr[2].CLK
pld_clk => rx_signaldetect_r[2].CLK
pld_clk => rx_pll_locked_rrr[2].CLK
pld_clk => rx_pll_locked_rr[2].CLK
pld_clk => rx_pll_locked_r[2].CLK
pld_clk => rx_signaldetect_rrr[1].CLK
pld_clk => rx_signaldetect_rr[1].CLK
pld_clk => rx_signaldetect_r[1].CLK
pld_clk => rx_pll_locked_rrr[1].CLK
pld_clk => rx_pll_locked_rr[1].CLK
pld_clk => rx_pll_locked_r[1].CLK
pld_clk => rx_signaldetect_rrr[0].CLK
pld_clk => rx_signaldetect_rr[0].CLK
pld_clk => rx_signaldetect_r[0].CLK
pld_clk => rx_pll_locked_rrr[0].CLK
pld_clk => rx_pll_locked_rr[0].CLK
pld_clk => rx_pll_locked_r[0].CLK
pld_clk => rx_pll_freq_locked_r[0].CLK
pld_clk => rx_pll_freq_locked_r[1].CLK
pld_clk => rx_pll_freq_locked_r[2].CLK
pld_clk => pll_locked_r[0].CLK
pld_clk => pll_locked_r[1].CLK
pld_clk => pll_locked_r[2].CLK
pld_clk => arst_r[0].CLK
pld_clk => arst_r[1].CLK
pld_clk => arst_r[2].CLK
pld_clk => serdes_rst_state~1.DATAIN
test_in[0] => waitstate_timer.OUTPUTSELECT
test_in[0] => waitstate_timer.OUTPUTSELECT
test_in[0] => always12.IN1
test_in[0] => waitstate_timer.DATAB
test_in[0] => waitstate_timer.DATAB
test_in[0] => waitstate_timer.DATAB
test_in[0] => waitstate_timer.DATAB
test_in[1] => ~NO_FANOUT~
test_in[2] => ~NO_FANOUT~
test_in[3] => ~NO_FANOUT~
test_in[4] => ~NO_FANOUT~
test_in[5] => ~NO_FANOUT~
test_in[6] => ~NO_FANOUT~
test_in[7] => ~NO_FANOUT~
test_in[8] => ~NO_FANOUT~
test_in[9] => ~NO_FANOUT~
test_in[10] => ~NO_FANOUT~
test_in[11] => ~NO_FANOUT~
test_in[12] => ~NO_FANOUT~
test_in[13] => ~NO_FANOUT~
test_in[14] => ~NO_FANOUT~
test_in[15] => ~NO_FANOUT~
test_in[16] => ~NO_FANOUT~
test_in[17] => ~NO_FANOUT~
test_in[18] => ~NO_FANOUT~
test_in[19] => ~NO_FANOUT~
test_in[20] => ~NO_FANOUT~
test_in[21] => ~NO_FANOUT~
test_in[22] => ~NO_FANOUT~
test_in[23] => ~NO_FANOUT~
test_in[24] => ~NO_FANOUT~
test_in[25] => ~NO_FANOUT~
test_in[26] => ~NO_FANOUT~
test_in[27] => ~NO_FANOUT~
test_in[28] => ~NO_FANOUT~
test_in[29] => ~NO_FANOUT~
test_in[30] => ~NO_FANOUT~
test_in[31] => ~NO_FANOUT~
test_in[32] => rst_rxpcs_sd.IN0
test_in[33] => ~NO_FANOUT~
test_in[34] => ~NO_FANOUT~
test_in[35] => ~NO_FANOUT~
test_in[36] => ~NO_FANOUT~
test_in[37] => ~NO_FANOUT~
test_in[38] => ~NO_FANOUT~
test_in[39] => ~NO_FANOUT~
ltssm[0] => Equal0.IN0
ltssm[0] => Equal7.IN4
ltssm[0] => Equal8.IN4
ltssm[1] => Equal0.IN4
ltssm[1] => Equal7.IN0
ltssm[1] => Equal8.IN3
ltssm[2] => Equal0.IN3
ltssm[2] => Equal7.IN3
ltssm[2] => Equal8.IN2
ltssm[3] => Equal0.IN2
ltssm[3] => Equal7.IN2
ltssm[3] => Equal8.IN1
ltssm[4] => Equal0.IN1
ltssm[4] => Equal7.IN1
ltssm[4] => Equal8.IN0
npor => arst_r[0].PRESET
npor => arst_r[1].PRESET
npor => arst_r[2].PRESET
pll_locked => pll_locked_r[0].DATAIN
busy_altgxb_reconfig => busy_altgxb_reconfig_r[0].DATAIN
rx_pll_locked[0] => rx_pll_locked_r[0].DATAIN
rx_pll_locked[1] => rx_pll_locked_r[1].DATAIN
rx_pll_locked[2] => rx_pll_locked_r[2].DATAIN
rx_pll_locked[3] => rx_pll_locked_r[3].DATAIN
rx_pll_locked[4] => rx_pll_locked_r[4].DATAIN
rx_pll_locked[5] => rx_pll_locked_r[5].DATAIN
rx_pll_locked[6] => rx_pll_locked_r[6].DATAIN
rx_pll_locked[7] => rx_pll_locked_r[7].DATAIN
rx_freqlocked[0] => rx_pll_freq_locked.IN1
rx_freqlocked[1] => rx_pll_freq_locked.IN1
rx_freqlocked[2] => rx_pll_freq_locked.IN1
rx_freqlocked[3] => rx_pll_freq_locked.IN1
rx_freqlocked[4] => rx_pll_freq_locked.IN1
rx_freqlocked[5] => rx_pll_freq_locked.IN1
rx_freqlocked[6] => rx_pll_freq_locked.IN1
rx_freqlocked[7] => rx_pll_freq_locked.IN1
rx_signaldetect[0] => rx_signaldetect_r[0].DATAIN
rx_signaldetect[1] => rx_signaldetect_r[1].DATAIN
rx_signaldetect[2] => rx_signaldetect_r[2].DATAIN
rx_signaldetect[3] => rx_signaldetect_r[3].DATAIN
rx_signaldetect[4] => rx_signaldetect_r[4].DATAIN
rx_signaldetect[5] => rx_signaldetect_r[5].DATAIN
rx_signaldetect[6] => rx_signaldetect_r[6].DATAIN
rx_signaldetect[7] => rx_signaldetect_r[7].DATAIN
use_c4gx_serdes => rxanalogreset.OUTPUTSELECT
use_c4gx_serdes => rst_rxpcs_sd.IN1
fifo_err => serdes_rst_state.DATAB
fifo_err => serdes_rst_state.DATAB
rc_inclk_eq_125mhz => waitstate_timer.DATAA
rc_inclk_eq_125mhz => waitstate_timer.DATAA
detect_mask_rxdrst => rxdigitalreset.OUTPUTSELECT
txdigitalreset <= txdigitalreset_r.DB_MAX_OUTPUT_PORT_TYPE
rxanalogreset <= rxanalogreset.DB_MAX_OUTPUT_PORT_TYPE
rxdigitalreset <= rxdigitalreset.DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altpcie_pipe_interface:pipe_interface_internal
pipe_mode => ~NO_FANOUT~
pcie_rstn => rc_areset.DATAIN
rc_areset <= pcie_rstn.DB_MAX_OUTPUT_PORT_TYPE
rxdata0_ext[0] => ~NO_FANOUT~
rxdata0_ext[1] => ~NO_FANOUT~
rxdata0_ext[2] => ~NO_FANOUT~
rxdata0_ext[3] => ~NO_FANOUT~
rxdata0_ext[4] => ~NO_FANOUT~
rxdata0_ext[5] => ~NO_FANOUT~
rxdata0_ext[6] => ~NO_FANOUT~
rxdata0_ext[7] => ~NO_FANOUT~
rxdata1_ext[0] => ~NO_FANOUT~
rxdata1_ext[1] => ~NO_FANOUT~
rxdata1_ext[2] => ~NO_FANOUT~
rxdata1_ext[3] => ~NO_FANOUT~
rxdata1_ext[4] => ~NO_FANOUT~
rxdata1_ext[5] => ~NO_FANOUT~
rxdata1_ext[6] => ~NO_FANOUT~
rxdata1_ext[7] => ~NO_FANOUT~
rxdata2_ext[0] => ~NO_FANOUT~
rxdata2_ext[1] => ~NO_FANOUT~
rxdata2_ext[2] => ~NO_FANOUT~
rxdata2_ext[3] => ~NO_FANOUT~
rxdata2_ext[4] => ~NO_FANOUT~
rxdata2_ext[5] => ~NO_FANOUT~
rxdata2_ext[6] => ~NO_FANOUT~
rxdata2_ext[7] => ~NO_FANOUT~
rxdata3_ext[0] => ~NO_FANOUT~
rxdata3_ext[1] => ~NO_FANOUT~
rxdata3_ext[2] => ~NO_FANOUT~
rxdata3_ext[3] => ~NO_FANOUT~
rxdata3_ext[4] => ~NO_FANOUT~
rxdata3_ext[5] => ~NO_FANOUT~
rxdata3_ext[6] => ~NO_FANOUT~
rxdata3_ext[7] => ~NO_FANOUT~
rxdata4_ext[0] => ~NO_FANOUT~
rxdata4_ext[1] => ~NO_FANOUT~
rxdata4_ext[2] => ~NO_FANOUT~
rxdata4_ext[3] => ~NO_FANOUT~
rxdata4_ext[4] => ~NO_FANOUT~
rxdata4_ext[5] => ~NO_FANOUT~
rxdata4_ext[6] => ~NO_FANOUT~
rxdata4_ext[7] => ~NO_FANOUT~
rxdata5_ext[0] => ~NO_FANOUT~
rxdata5_ext[1] => ~NO_FANOUT~
rxdata5_ext[2] => ~NO_FANOUT~
rxdata5_ext[3] => ~NO_FANOUT~
rxdata5_ext[4] => ~NO_FANOUT~
rxdata5_ext[5] => ~NO_FANOUT~
rxdata5_ext[6] => ~NO_FANOUT~
rxdata5_ext[7] => ~NO_FANOUT~
rxdata6_ext[0] => ~NO_FANOUT~
rxdata6_ext[1] => ~NO_FANOUT~
rxdata6_ext[2] => ~NO_FANOUT~
rxdata6_ext[3] => ~NO_FANOUT~
rxdata6_ext[4] => ~NO_FANOUT~
rxdata6_ext[5] => ~NO_FANOUT~
rxdata6_ext[6] => ~NO_FANOUT~
rxdata6_ext[7] => ~NO_FANOUT~
rxdata7_ext[0] => ~NO_FANOUT~
rxdata7_ext[1] => ~NO_FANOUT~
rxdata7_ext[2] => ~NO_FANOUT~
rxdata7_ext[3] => ~NO_FANOUT~
rxdata7_ext[4] => ~NO_FANOUT~
rxdata7_ext[5] => ~NO_FANOUT~
rxdata7_ext[6] => ~NO_FANOUT~
rxdata7_ext[7] => ~NO_FANOUT~
rxdata_pcs[0] => rxdata_hip[0].DATAIN
rxdata_pcs[1] => rxdata_hip[1].DATAIN
rxdata_pcs[2] => rxdata_hip[2].DATAIN
rxdata_pcs[3] => rxdata_hip[3].DATAIN
rxdata_pcs[4] => rxdata_hip[4].DATAIN
rxdata_pcs[5] => rxdata_hip[5].DATAIN
rxdata_pcs[6] => rxdata_hip[6].DATAIN
rxdata_pcs[7] => rxdata_hip[7].DATAIN
rxdata_hip[0] <= rxdata_pcs[0].DB_MAX_OUTPUT_PORT_TYPE
rxdata_hip[1] <= rxdata_pcs[1].DB_MAX_OUTPUT_PORT_TYPE
rxdata_hip[2] <= rxdata_pcs[2].DB_MAX_OUTPUT_PORT_TYPE
rxdata_hip[3] <= rxdata_pcs[3].DB_MAX_OUTPUT_PORT_TYPE
rxdata_hip[4] <= rxdata_pcs[4].DB_MAX_OUTPUT_PORT_TYPE
rxdata_hip[5] <= rxdata_pcs[5].DB_MAX_OUTPUT_PORT_TYPE
rxdata_hip[6] <= rxdata_pcs[6].DB_MAX_OUTPUT_PORT_TYPE
rxdata_hip[7] <= rxdata_pcs[7].DB_MAX_OUTPUT_PORT_TYPE
phystatus_ext => ~NO_FANOUT~
phystatus_pcs[0] => phystatus_hip[0].DATAIN
phystatus_hip[0] <= phystatus_pcs[0].DB_MAX_OUTPUT_PORT_TYPE
rxelecidle0_ext => ~NO_FANOUT~
rxelecidle1_ext => ~NO_FANOUT~
rxelecidle2_ext => ~NO_FANOUT~
rxelecidle3_ext => ~NO_FANOUT~
rxelecidle4_ext => ~NO_FANOUT~
rxelecidle5_ext => ~NO_FANOUT~
rxelecidle6_ext => ~NO_FANOUT~
rxelecidle7_ext => ~NO_FANOUT~
rxelecidle_pcs[0] => rxelecidle_hip[0].DATAIN
rxelecidle_hip[0] <= rxelecidle_pcs[0].DB_MAX_OUTPUT_PORT_TYPE
rxvalid0_ext => ~NO_FANOUT~
rxvalid1_ext => ~NO_FANOUT~
rxvalid2_ext => ~NO_FANOUT~
rxvalid3_ext => ~NO_FANOUT~
rxvalid4_ext => ~NO_FANOUT~
rxvalid5_ext => ~NO_FANOUT~
rxvalid6_ext => ~NO_FANOUT~
rxvalid7_ext => ~NO_FANOUT~
rxvalid_pcs[0] => rxvalid_hip[0].DATAIN
rxvalid_hip[0] <= rxvalid_pcs[0].DB_MAX_OUTPUT_PORT_TYPE
txdata0_hip[0] => txdata_pcs[0].DATAIN
txdata0_hip[1] => txdata_pcs[1].DATAIN
txdata0_hip[2] => txdata_pcs[2].DATAIN
txdata0_hip[3] => txdata_pcs[3].DATAIN
txdata0_hip[4] => txdata_pcs[4].DATAIN
txdata0_hip[5] => txdata_pcs[5].DATAIN
txdata0_hip[6] => txdata_pcs[6].DATAIN
txdata0_hip[7] => txdata_pcs[7].DATAIN
txdata1_hip[0] => ~NO_FANOUT~
txdata1_hip[1] => ~NO_FANOUT~
txdata1_hip[2] => ~NO_FANOUT~
txdata1_hip[3] => ~NO_FANOUT~
txdata1_hip[4] => ~NO_FANOUT~
txdata1_hip[5] => ~NO_FANOUT~
txdata1_hip[6] => ~NO_FANOUT~
txdata1_hip[7] => ~NO_FANOUT~
txdata2_hip[0] => ~NO_FANOUT~
txdata2_hip[1] => ~NO_FANOUT~
txdata2_hip[2] => ~NO_FANOUT~
txdata2_hip[3] => ~NO_FANOUT~
txdata2_hip[4] => ~NO_FANOUT~
txdata2_hip[5] => ~NO_FANOUT~
txdata2_hip[6] => ~NO_FANOUT~
txdata2_hip[7] => ~NO_FANOUT~
txdata3_hip[0] => ~NO_FANOUT~
txdata3_hip[1] => ~NO_FANOUT~
txdata3_hip[2] => ~NO_FANOUT~
txdata3_hip[3] => ~NO_FANOUT~
txdata3_hip[4] => ~NO_FANOUT~
txdata3_hip[5] => ~NO_FANOUT~
txdata3_hip[6] => ~NO_FANOUT~
txdata3_hip[7] => ~NO_FANOUT~
txdata4_hip[0] => ~NO_FANOUT~
txdata4_hip[1] => ~NO_FANOUT~
txdata4_hip[2] => ~NO_FANOUT~
txdata4_hip[3] => ~NO_FANOUT~
txdata4_hip[4] => ~NO_FANOUT~
txdata4_hip[5] => ~NO_FANOUT~
txdata4_hip[6] => ~NO_FANOUT~
txdata4_hip[7] => ~NO_FANOUT~
txdata5_hip[0] => ~NO_FANOUT~
txdata5_hip[1] => ~NO_FANOUT~
txdata5_hip[2] => ~NO_FANOUT~
txdata5_hip[3] => ~NO_FANOUT~
txdata5_hip[4] => ~NO_FANOUT~
txdata5_hip[5] => ~NO_FANOUT~
txdata5_hip[6] => ~NO_FANOUT~
txdata5_hip[7] => ~NO_FANOUT~
txdata6_hip[0] => ~NO_FANOUT~
txdata6_hip[1] => ~NO_FANOUT~
txdata6_hip[2] => ~NO_FANOUT~
txdata6_hip[3] => ~NO_FANOUT~
txdata6_hip[4] => ~NO_FANOUT~
txdata6_hip[5] => ~NO_FANOUT~
txdata6_hip[6] => ~NO_FANOUT~
txdata6_hip[7] => ~NO_FANOUT~
txdata7_hip[0] => ~NO_FANOUT~
txdata7_hip[1] => ~NO_FANOUT~
txdata7_hip[2] => ~NO_FANOUT~
txdata7_hip[3] => ~NO_FANOUT~
txdata7_hip[4] => ~NO_FANOUT~
txdata7_hip[5] => ~NO_FANOUT~
txdata7_hip[6] => ~NO_FANOUT~
txdata7_hip[7] => ~NO_FANOUT~
txdata_pcs[0] <= txdata0_hip[0].DB_MAX_OUTPUT_PORT_TYPE
txdata_pcs[1] <= txdata0_hip[1].DB_MAX_OUTPUT_PORT_TYPE
txdata_pcs[2] <= txdata0_hip[2].DB_MAX_OUTPUT_PORT_TYPE
txdata_pcs[3] <= txdata0_hip[3].DB_MAX_OUTPUT_PORT_TYPE
txdata_pcs[4] <= txdata0_hip[4].DB_MAX_OUTPUT_PORT_TYPE
txdata_pcs[5] <= txdata0_hip[5].DB_MAX_OUTPUT_PORT_TYPE
txdata_pcs[6] <= txdata0_hip[6].DB_MAX_OUTPUT_PORT_TYPE
txdata_pcs[7] <= txdata0_hip[7].DB_MAX_OUTPUT_PORT_TYPE
txdata0_ext[0] <= <GND>
txdata0_ext[1] <= <GND>
txdata0_ext[2] <= <GND>
txdata0_ext[3] <= <GND>
txdata0_ext[4] <= <GND>
txdata0_ext[5] <= <GND>
txdata0_ext[6] <= <GND>
txdata0_ext[7] <= <GND>
txdata1_ext[0] <= <GND>
txdata1_ext[1] <= <GND>
txdata1_ext[2] <= <GND>
txdata1_ext[3] <= <GND>
txdata1_ext[4] <= <GND>
txdata1_ext[5] <= <GND>
txdata1_ext[6] <= <GND>
txdata1_ext[7] <= <GND>
txdata2_ext[0] <= <GND>
txdata2_ext[1] <= <GND>
txdata2_ext[2] <= <GND>
txdata2_ext[3] <= <GND>
txdata2_ext[4] <= <GND>
txdata2_ext[5] <= <GND>
txdata2_ext[6] <= <GND>
txdata2_ext[7] <= <GND>
txdata3_ext[0] <= <GND>
txdata3_ext[1] <= <GND>
txdata3_ext[2] <= <GND>
txdata3_ext[3] <= <GND>
txdata3_ext[4] <= <GND>
txdata3_ext[5] <= <GND>
txdata3_ext[6] <= <GND>
txdata3_ext[7] <= <GND>
txdata4_ext[0] <= <GND>
txdata4_ext[1] <= <GND>
txdata4_ext[2] <= <GND>
txdata4_ext[3] <= <GND>
txdata4_ext[4] <= <GND>
txdata4_ext[5] <= <GND>
txdata4_ext[6] <= <GND>
txdata4_ext[7] <= <GND>
txdata5_ext[0] <= <GND>
txdata5_ext[1] <= <GND>
txdata5_ext[2] <= <GND>
txdata5_ext[3] <= <GND>
txdata5_ext[4] <= <GND>
txdata5_ext[5] <= <GND>
txdata5_ext[6] <= <GND>
txdata5_ext[7] <= <GND>
txdata6_ext[0] <= <GND>
txdata6_ext[1] <= <GND>
txdata6_ext[2] <= <GND>
txdata6_ext[3] <= <GND>
txdata6_ext[4] <= <GND>
txdata6_ext[5] <= <GND>
txdata6_ext[6] <= <GND>
txdata6_ext[7] <= <GND>
txdata7_ext[0] <= <GND>
txdata7_ext[1] <= <GND>
txdata7_ext[2] <= <GND>
txdata7_ext[3] <= <GND>
txdata7_ext[4] <= <GND>
txdata7_ext[5] <= <GND>
txdata7_ext[6] <= <GND>
txdata7_ext[7] <= <GND>
rxdatak0_ext => ~NO_FANOUT~
rxdatak1_ext => ~NO_FANOUT~
rxdatak2_ext => ~NO_FANOUT~
rxdatak3_ext => ~NO_FANOUT~
rxdatak4_ext => ~NO_FANOUT~
rxdatak5_ext => ~NO_FANOUT~
rxdatak6_ext => ~NO_FANOUT~
rxdatak7_ext => ~NO_FANOUT~
rxdatak_pcs[0] => rxdatak_hip[0].DATAIN
rxdatak_hip[0] <= rxdatak_pcs[0].DB_MAX_OUTPUT_PORT_TYPE
rxstatus0_ext[0] => ~NO_FANOUT~
rxstatus0_ext[1] => ~NO_FANOUT~
rxstatus0_ext[2] => ~NO_FANOUT~
rxstatus1_ext[0] => ~NO_FANOUT~
rxstatus1_ext[1] => ~NO_FANOUT~
rxstatus1_ext[2] => ~NO_FANOUT~
rxstatus2_ext[0] => ~NO_FANOUT~
rxstatus2_ext[1] => ~NO_FANOUT~
rxstatus2_ext[2] => ~NO_FANOUT~
rxstatus3_ext[0] => ~NO_FANOUT~
rxstatus3_ext[1] => ~NO_FANOUT~
rxstatus3_ext[2] => ~NO_FANOUT~
rxstatus4_ext[0] => ~NO_FANOUT~
rxstatus4_ext[1] => ~NO_FANOUT~
rxstatus4_ext[2] => ~NO_FANOUT~
rxstatus5_ext[0] => ~NO_FANOUT~
rxstatus5_ext[1] => ~NO_FANOUT~
rxstatus5_ext[2] => ~NO_FANOUT~
rxstatus6_ext[0] => ~NO_FANOUT~
rxstatus6_ext[1] => ~NO_FANOUT~
rxstatus6_ext[2] => ~NO_FANOUT~
rxstatus7_ext[0] => ~NO_FANOUT~
rxstatus7_ext[1] => ~NO_FANOUT~
rxstatus7_ext[2] => ~NO_FANOUT~
rxstatus_pcs[0] => rxstatus_hip[0].DATAIN
rxstatus_pcs[1] => rxstatus_hip[1].DATAIN
rxstatus_pcs[2] => rxstatus_hip[2].DATAIN
rxstatus_hip[0] <= rxstatus_pcs[0].DB_MAX_OUTPUT_PORT_TYPE
rxstatus_hip[1] <= rxstatus_pcs[1].DB_MAX_OUTPUT_PORT_TYPE
rxstatus_hip[2] <= rxstatus_pcs[2].DB_MAX_OUTPUT_PORT_TYPE
powerdown0_hip[0] => powerdown_pcs[0].DATAIN
powerdown0_hip[1] => powerdown_pcs[1].DATAIN
powerdown1_hip[0] => ~NO_FANOUT~
powerdown1_hip[1] => ~NO_FANOUT~
powerdown2_hip[0] => ~NO_FANOUT~
powerdown2_hip[1] => ~NO_FANOUT~
powerdown3_hip[0] => ~NO_FANOUT~
powerdown3_hip[1] => ~NO_FANOUT~
powerdown4_hip[0] => ~NO_FANOUT~
powerdown4_hip[1] => ~NO_FANOUT~
powerdown5_hip[0] => ~NO_FANOUT~
powerdown5_hip[1] => ~NO_FANOUT~
powerdown6_hip[0] => ~NO_FANOUT~
powerdown6_hip[1] => ~NO_FANOUT~
powerdown7_hip[0] => ~NO_FANOUT~
powerdown7_hip[1] => ~NO_FANOUT~
powerdown_pcs[0] <= powerdown0_hip[0].DB_MAX_OUTPUT_PORT_TYPE
powerdown_pcs[1] <= powerdown0_hip[1].DB_MAX_OUTPUT_PORT_TYPE
powerdown_ext[0] <= <GND>
powerdown_ext[1] <= <GND>
rxpolarity0_hip => rxpolarity_pcs[0].DATAIN
rxpolarity1_hip => ~NO_FANOUT~
rxpolarity2_hip => ~NO_FANOUT~
rxpolarity3_hip => ~NO_FANOUT~
rxpolarity4_hip => ~NO_FANOUT~
rxpolarity5_hip => ~NO_FANOUT~
rxpolarity6_hip => ~NO_FANOUT~
rxpolarity7_hip => ~NO_FANOUT~
rxpolarity_pcs[0] <= rxpolarity0_hip.DB_MAX_OUTPUT_PORT_TYPE
rxpolarity0_ext <= <GND>
rxpolarity1_ext <= <GND>
rxpolarity2_ext <= <GND>
rxpolarity3_ext <= <GND>
rxpolarity4_ext <= <GND>
rxpolarity5_ext <= <GND>
rxpolarity6_ext <= <GND>
rxpolarity7_ext <= <GND>
txcompl0_hip => txcompl_pcs[0].DATAIN
txcompl1_hip => ~NO_FANOUT~
txcompl2_hip => ~NO_FANOUT~
txcompl3_hip => ~NO_FANOUT~
txcompl4_hip => ~NO_FANOUT~
txcompl5_hip => ~NO_FANOUT~
txcompl6_hip => ~NO_FANOUT~
txcompl7_hip => ~NO_FANOUT~
txcompl_pcs[0] <= txcompl0_hip.DB_MAX_OUTPUT_PORT_TYPE
txcompl0_ext <= <GND>
txcompl1_ext <= <GND>
txcompl2_ext <= <GND>
txcompl3_ext <= <GND>
txcompl4_ext <= <GND>
txcompl5_ext <= <GND>
txcompl6_ext <= <GND>
txcompl7_ext <= <GND>
txdatak0_hip => txdatak_pcs[0].DATAIN
txdatak1_hip => ~NO_FANOUT~
txdatak2_hip => ~NO_FANOUT~
txdatak3_hip => ~NO_FANOUT~
txdatak4_hip => ~NO_FANOUT~
txdatak5_hip => ~NO_FANOUT~
txdatak6_hip => ~NO_FANOUT~
txdatak7_hip => ~NO_FANOUT~
txdatak_pcs[0] <= txdatak0_hip.DB_MAX_OUTPUT_PORT_TYPE
txdatak0_ext <= <GND>
txdatak1_ext <= <GND>
txdatak2_ext <= <GND>
txdatak3_ext <= <GND>
txdatak4_ext <= <GND>
txdatak5_ext <= <GND>
txdatak6_ext <= <GND>
txdatak7_ext <= <GND>
txdetectrx0_hip => txdetectrx_pcs[0].DATAIN
txdetectrx1_hip => ~NO_FANOUT~
txdetectrx2_hip => ~NO_FANOUT~
txdetectrx3_hip => ~NO_FANOUT~
txdetectrx4_hip => ~NO_FANOUT~
txdetectrx5_hip => ~NO_FANOUT~
txdetectrx6_hip => ~NO_FANOUT~
txdetectrx7_hip => ~NO_FANOUT~
txdetectrx_pcs[0] <= txdetectrx0_hip.DB_MAX_OUTPUT_PORT_TYPE
txdetectrx_ext <= <GND>
txelecidle0_hip => txelecidle_pcs[0].DATAIN
txelecidle1_hip => ~NO_FANOUT~
txelecidle2_hip => ~NO_FANOUT~
txelecidle3_hip => ~NO_FANOUT~
txelecidle4_hip => ~NO_FANOUT~
txelecidle5_hip => ~NO_FANOUT~
txelecidle6_hip => ~NO_FANOUT~
txelecidle7_hip => ~NO_FANOUT~
txelecidle_pcs[0] <= txelecidle0_hip.DB_MAX_OUTPUT_PORT_TYPE
txelecidle0_ext <= <GND>
txelecidle1_ext <= <GND>
txelecidle2_ext <= <GND>
txelecidle3_ext <= <GND>
txelecidle4_ext <= <GND>
txelecidle5_ext <= <GND>
txelecidle6_ext <= <GND>
txelecidle7_ext <= <GND>
pll_locked_pcs => rc_pll_locked.DATAIN
rc_pll_locked <= pll_locked_pcs.DB_MAX_OUTPUT_PORT_TYPE
gxb_powerdown => gxb_powerdown_pcs.DATAIN
gxb_powerdown_pcs <= gxb_powerdown.DB_MAX_OUTPUT_PORT_TYPE
pll_powerdown => pll_powerdown_pcs.DATAIN
pll_powerdown_pcs <= pll_powerdown.DB_MAX_OUTPUT_PORT_TYPE
hip_tx_clkout_pcs => pclk_ch0_hip.DATAIN
hip_tx_clkout_pcs => pll_fixed_clk_hip.DATAIN
pclk_central_hip <= <GND>
pclk_ch0_hip <= hip_tx_clkout_pcs.DB_MAX_OUTPUT_PORT_TYPE
rate_hip => rateswitch_pcs.DATAIN
rate_ext <= <GND>
rateswitch_pcs <= rate_hip.DB_MAX_OUTPUT_PORT_TYPE
clk500_out => ~NO_FANOUT~
clk250_out => ~NO_FANOUT~
rateswitchbaseclock_pcs => ~NO_FANOUT~
core_clk_out => ~NO_FANOUT~
pll_fixed_clk_hip <= hip_tx_clkout_pcs.DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
clk => clk.IN1
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= <GND>


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_pcie_hard_ip_0:pcie_hard_ip_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|altera_merlin_master_translator:write_master_avalon_master_translator
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
uav_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= <GND>
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
uav_address[18] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
uav_address[19] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
uav_address[20] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
uav_address[21] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
uav_address[22] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
uav_address[23] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
uav_address[24] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
uav_address[25] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
uav_address[26] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <GND>
uav_burstcount[2] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => av_readdatavalid.DATAIN
uav_waitrequest => av_waitrequest.DATAIN
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponserequest <= <GND>
uav_writeresponsevalid => ~NO_FANOUT~
av_write => uav_write.DATAIN
av_read => ~NO_FANOUT~
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_address[20] => uav_address[20].DATAIN
av_address[21] => uav_address[21].DATAIN
av_address[22] => uav_address[22].DATAIN
av_address[23] => uav_address[23].DATAIN
av_address[24] => uav_address[24].DATAIN
av_address[25] => uav_address[25].DATAIN
av_address[26] => uav_address[26].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponserequest => ~NO_FANOUT~
av_writeresponsevalid <= <GND>


|master_example|amm_master_qsys:amm_master_inst|altera_merlin_master_translator:read_master_avalon_master_translator
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
uav_write <= <GND>
uav_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
uav_address[18] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
uav_address[19] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
uav_address[20] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
uav_address[21] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
uav_address[22] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
uav_address[23] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
uav_address[24] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
uav_address[25] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
uav_address[26] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <GND>
uav_burstcount[2] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => av_readdatavalid.DATAIN
uav_waitrequest => av_waitrequest.DATAIN
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponserequest <= <GND>
uav_writeresponsevalid => ~NO_FANOUT~
av_write => ~NO_FANOUT~
av_read => uav_read.DATAIN
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_address[20] => uav_address[20].DATAIN
av_address[21] => uav_address[21].DATAIN
av_address[22] => uav_address[22].DATAIN
av_address[23] => uav_address[23].DATAIN
av_address[24] => uav_address[24].DATAIN
av_address[25] => uav_address[25].DATAIN
av_address[26] => uav_address[26].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponserequest => ~NO_FANOUT~
av_writeresponsevalid <= <GND>


|master_example|amm_master_qsys:amm_master_inst|altera_merlin_slave_translator:sdram_controller_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => av_address[8].DATAIN
uav_address[11] => av_address[9].DATAIN
uav_address[12] => av_address[10].DATAIN
uav_address[13] => av_address[11].DATAIN
uav_address[14] => av_address[12].DATAIN
uav_address[15] => av_address[13].DATAIN
uav_address[16] => av_address[14].DATAIN
uav_address[17] => av_address[15].DATAIN
uav_address[18] => av_address[16].DATAIN
uav_address[19] => av_address[17].DATAIN
uav_address[20] => av_address[18].DATAIN
uav_address[21] => av_address[19].DATAIN
uav_address[22] => av_address[20].DATAIN
uav_address[23] => av_address[21].DATAIN
uav_address[24] => av_address[22].DATAIN
uav_address[25] => av_address[23].DATAIN
uav_address[26] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always20.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN3
uav_burstcount[1] => Equal0.IN2
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN4
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponserequest => av_writeresponserequest.DATAIN
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_address[13] <= uav_address[15].DB_MAX_OUTPUT_PORT_TYPE
av_address[14] <= uav_address[16].DB_MAX_OUTPUT_PORT_TYPE
av_address[15] <= uav_address[17].DB_MAX_OUTPUT_PORT_TYPE
av_address[16] <= uav_address[18].DB_MAX_OUTPUT_PORT_TYPE
av_address[17] <= uav_address[19].DB_MAX_OUTPUT_PORT_TYPE
av_address[18] <= uav_address[20].DB_MAX_OUTPUT_PORT_TYPE
av_address[19] <= uav_address[21].DB_MAX_OUTPUT_PORT_TYPE
av_address[20] <= uav_address[22].DB_MAX_OUTPUT_PORT_TYPE
av_address[21] <= uav_address[23].DB_MAX_OUTPUT_PORT_TYPE
av_address[22] <= uav_address[24].DB_MAX_OUTPUT_PORT_TYPE
av_address[23] <= uav_address[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdata[16] => uav_readdata[16].DATAIN
av_readdata[17] => uav_readdata[17].DATAIN
av_readdata[18] => uav_readdata[18].DATAIN
av_readdata[19] => uav_readdata[19].DATAIN
av_readdata[20] => uav_readdata[20].DATAIN
av_readdata[21] => uav_readdata[21].DATAIN
av_readdata[22] => uav_readdata[22].DATAIN
av_readdata[23] => uav_readdata[23].DATAIN
av_readdata[24] => uav_readdata[24].DATAIN
av_readdata[25] => uav_readdata[25].DATAIN
av_readdata[26] => uav_readdata[26].DATAIN
av_readdata[27] => uav_readdata[27].DATAIN
av_readdata[28] => uav_readdata[28].DATAIN
av_readdata[29] => uav_readdata[29].DATAIN
av_readdata[30] => uav_readdata[30].DATAIN
av_readdata[31] => uav_readdata[31].DATAIN
av_readdatavalid => uav_readdatavalid.DATAIN
av_waitrequest => always18.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponserequest <= uav_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|master_example|amm_master_qsys:amm_master_inst|altera_merlin_slave_translator:reconf_registers_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => read_latency_shift_reg[1].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => read_latency_shift_reg[1].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always20.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_outputenable_pre.IN1
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN3
uav_burstcount[1] => Equal0.IN2
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN4
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[1].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= waitrequest_reset_override.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponserequest => av_writeresponserequest.DATAIN
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdata[16] => uav_readdata[16].DATAIN
av_readdata[17] => uav_readdata[17].DATAIN
av_readdata[18] => uav_readdata[18].DATAIN
av_readdata[19] => uav_readdata[19].DATAIN
av_readdata[20] => uav_readdata[20].DATAIN
av_readdata[21] => uav_readdata[21].DATAIN
av_readdata[22] => uav_readdata[22].DATAIN
av_readdata[23] => uav_readdata[23].DATAIN
av_readdata[24] => uav_readdata[24].DATAIN
av_readdata[25] => uav_readdata[25].DATAIN
av_readdata[26] => uav_readdata[26].DATAIN
av_readdata[27] => uav_readdata[27].DATAIN
av_readdata[28] => uav_readdata[28].DATAIN
av_readdata[29] => uav_readdata[29].DATAIN
av_readdata[30] => uav_readdata[30].DATAIN
av_readdata[31] => uav_readdata[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponserequest <= uav_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|master_example|amm_master_qsys:amm_master_inst|altera_merlin_master_agent:write_master_avalon_master_translator_avalon_universal_master_0_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_address[17] => cp_data[53].DATAIN
av_address[18] => cp_data[54].DATAIN
av_address[19] => cp_data[55].DATAIN
av_address[20] => cp_data[56].DATAIN
av_address[21] => cp_data[57].DATAIN
av_address[22] => cp_data[58].DATAIN
av_address[23] => cp_data[59].DATAIN
av_address[24] => cp_data[60].DATAIN
av_address[25] => cp_data[61].DATAIN
av_address[26] => cp_data[62].DATAIN
av_write => cp_data.IN0
av_write => always1.IN0
av_write => cp_data[65].DATAIN
av_read => always1.IN1
av_read => cp_data[66].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[69].DATAIN
av_burstcount[1] => cp_data[70].DATAIN
av_burstcount[2] => cp_data[71].DATAIN
av_debugaccess => cp_data[85].DATAIN
av_lock => cp_data[67].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponserequest => cp_data.IN1
av_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
cp_valid <= always1.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= <GND>
cp_data[37] <= <GND>
cp_data[38] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[51] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[54] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[56] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[57] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[59] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[60] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[61] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[62] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[63] <= <GND>
cp_data[64] <= cp_data.DB_MAX_OUTPUT_PORT_TYPE
cp_data[65] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[66] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[67] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[68] <= <GND>
cp_data[69] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[70] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[71] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[72] <= <VCC>
cp_data[73] <= <GND>
cp_data[74] <= <VCC>
cp_data[75] <= <GND>
cp_data[76] <= <VCC>
cp_data[77] <= <GND>
cp_data[78] <= <GND>
cp_data[79] <= <GND>
cp_data[80] <= <GND>
cp_data[81] <= <GND>
cp_data[82] <= <VCC>
cp_data[83] <= <GND>
cp_data[84] <= <GND>
cp_data[85] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[86] <= <VCC>
cp_data[87] <= <GND>
cp_data[88] <= <GND>
cp_data[89] <= <GND>
cp_data[90] <= <GND>
cp_data[91] <= <GND>
cp_data[92] <= <GND>
cp_data[93] <= <GND>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_writeresponsevalid.DATAB
rp_valid => av_readdatavalid.DATAA
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => av_writeresponsevalid.OUTPUTSELECT
rp_data[65] => av_readdatavalid.OUTPUTSELECT
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_data[89] => ~NO_FANOUT~
rp_data[90] => ~NO_FANOUT~
rp_data[91] => ~NO_FANOUT~
rp_data[92] => ~NO_FANOUT~
rp_data[93] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|master_example|amm_master_qsys:amm_master_inst|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent
clk => hold_waitrequest.CLK
reset => hold_waitrequest.PRESET
av_address[0] => ~NO_FANOUT~
av_address[1] => ~NO_FANOUT~
av_address[2] => cp_data[38].DATAIN
av_address[3] => cp_data[39].DATAIN
av_address[4] => cp_data[40].DATAIN
av_address[5] => cp_data[41].DATAIN
av_address[6] => cp_data[42].DATAIN
av_address[7] => cp_data[43].DATAIN
av_address[8] => cp_data[44].DATAIN
av_address[9] => cp_data[45].DATAIN
av_address[10] => cp_data[46].DATAIN
av_address[11] => cp_data[47].DATAIN
av_address[12] => cp_data[48].DATAIN
av_address[13] => cp_data[49].DATAIN
av_address[14] => cp_data[50].DATAIN
av_address[15] => cp_data[51].DATAIN
av_address[16] => cp_data[52].DATAIN
av_address[17] => cp_data[53].DATAIN
av_address[18] => cp_data[54].DATAIN
av_address[19] => cp_data[55].DATAIN
av_address[20] => cp_data[56].DATAIN
av_address[21] => cp_data[57].DATAIN
av_address[22] => cp_data[58].DATAIN
av_address[23] => cp_data[59].DATAIN
av_address[24] => cp_data[60].DATAIN
av_address[25] => cp_data[61].DATAIN
av_address[26] => cp_data[62].DATAIN
av_write => cp_data.IN0
av_write => always1.IN0
av_write => cp_data[65].DATAIN
av_read => always1.IN1
av_read => cp_data[66].DATAIN
av_writedata[0] => cp_data[0].DATAIN
av_writedata[1] => cp_data[1].DATAIN
av_writedata[2] => cp_data[2].DATAIN
av_writedata[3] => cp_data[3].DATAIN
av_writedata[4] => cp_data[4].DATAIN
av_writedata[5] => cp_data[5].DATAIN
av_writedata[6] => cp_data[6].DATAIN
av_writedata[7] => cp_data[7].DATAIN
av_writedata[8] => cp_data[8].DATAIN
av_writedata[9] => cp_data[9].DATAIN
av_writedata[10] => cp_data[10].DATAIN
av_writedata[11] => cp_data[11].DATAIN
av_writedata[12] => cp_data[12].DATAIN
av_writedata[13] => cp_data[13].DATAIN
av_writedata[14] => cp_data[14].DATAIN
av_writedata[15] => cp_data[15].DATAIN
av_writedata[16] => cp_data[16].DATAIN
av_writedata[17] => cp_data[17].DATAIN
av_writedata[18] => cp_data[18].DATAIN
av_writedata[19] => cp_data[19].DATAIN
av_writedata[20] => cp_data[20].DATAIN
av_writedata[21] => cp_data[21].DATAIN
av_writedata[22] => cp_data[22].DATAIN
av_writedata[23] => cp_data[23].DATAIN
av_writedata[24] => cp_data[24].DATAIN
av_writedata[25] => cp_data[25].DATAIN
av_writedata[26] => cp_data[26].DATAIN
av_writedata[27] => cp_data[27].DATAIN
av_writedata[28] => cp_data[28].DATAIN
av_writedata[29] => cp_data[29].DATAIN
av_writedata[30] => cp_data[30].DATAIN
av_writedata[31] => cp_data[31].DATAIN
av_readdata[0] <= rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] => cp_data[32].DATAIN
av_byteenable[1] => cp_data[33].DATAIN
av_byteenable[2] => cp_data[34].DATAIN
av_byteenable[3] => cp_data[35].DATAIN
av_burstcount[0] => cp_data[69].DATAIN
av_burstcount[1] => cp_data[70].DATAIN
av_burstcount[2] => cp_data[71].DATAIN
av_debugaccess => cp_data[85].DATAIN
av_lock => cp_data[67].DATAIN
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponserequest => cp_data.IN1
av_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
cp_valid <= always1.DB_MAX_OUTPUT_PORT_TYPE
cp_data[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cp_data[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cp_data[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cp_data[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cp_data[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cp_data[32] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[33] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[34] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[35] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[36] <= <GND>
cp_data[37] <= <GND>
cp_data[38] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[39] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
cp_data[40] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
cp_data[41] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
cp_data[42] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
cp_data[43] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
cp_data[44] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
cp_data[45] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
cp_data[46] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
cp_data[47] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
cp_data[48] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
cp_data[49] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
cp_data[50] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
cp_data[51] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
cp_data[52] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
cp_data[53] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
cp_data[54] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
cp_data[55] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
cp_data[56] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
cp_data[57] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
cp_data[58] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
cp_data[59] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
cp_data[60] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
cp_data[61] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
cp_data[62] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
cp_data[63] <= <GND>
cp_data[64] <= cp_data.DB_MAX_OUTPUT_PORT_TYPE
cp_data[65] <= av_write.DB_MAX_OUTPUT_PORT_TYPE
cp_data[66] <= av_read.DB_MAX_OUTPUT_PORT_TYPE
cp_data[67] <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
cp_data[68] <= <GND>
cp_data[69] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
cp_data[70] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
cp_data[71] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
cp_data[72] <= <VCC>
cp_data[73] <= <GND>
cp_data[74] <= <VCC>
cp_data[75] <= <GND>
cp_data[76] <= <VCC>
cp_data[77] <= <GND>
cp_data[78] <= <GND>
cp_data[79] <= <GND>
cp_data[80] <= <GND>
cp_data[81] <= <GND>
cp_data[82] <= <GND>
cp_data[83] <= <GND>
cp_data[84] <= <GND>
cp_data[85] <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cp_data[86] <= <VCC>
cp_data[87] <= <GND>
cp_data[88] <= <GND>
cp_data[89] <= <GND>
cp_data[90] <= <GND>
cp_data[91] <= <GND>
cp_data[92] <= <GND>
cp_data[93] <= <GND>
cp_startofpacket <= <VCC>
cp_endofpacket <= <VCC>
cp_ready => av_waitrequest.IN1
rp_valid => av_writeresponsevalid.DATAB
rp_valid => av_readdatavalid.DATAA
rp_data[0] => av_readdata[0].DATAIN
rp_data[1] => av_readdata[1].DATAIN
rp_data[2] => av_readdata[2].DATAIN
rp_data[3] => av_readdata[3].DATAIN
rp_data[4] => av_readdata[4].DATAIN
rp_data[5] => av_readdata[5].DATAIN
rp_data[6] => av_readdata[6].DATAIN
rp_data[7] => av_readdata[7].DATAIN
rp_data[8] => av_readdata[8].DATAIN
rp_data[9] => av_readdata[9].DATAIN
rp_data[10] => av_readdata[10].DATAIN
rp_data[11] => av_readdata[11].DATAIN
rp_data[12] => av_readdata[12].DATAIN
rp_data[13] => av_readdata[13].DATAIN
rp_data[14] => av_readdata[14].DATAIN
rp_data[15] => av_readdata[15].DATAIN
rp_data[16] => av_readdata[16].DATAIN
rp_data[17] => av_readdata[17].DATAIN
rp_data[18] => av_readdata[18].DATAIN
rp_data[19] => av_readdata[19].DATAIN
rp_data[20] => av_readdata[20].DATAIN
rp_data[21] => av_readdata[21].DATAIN
rp_data[22] => av_readdata[22].DATAIN
rp_data[23] => av_readdata[23].DATAIN
rp_data[24] => av_readdata[24].DATAIN
rp_data[25] => av_readdata[25].DATAIN
rp_data[26] => av_readdata[26].DATAIN
rp_data[27] => av_readdata[27].DATAIN
rp_data[28] => av_readdata[28].DATAIN
rp_data[29] => av_readdata[29].DATAIN
rp_data[30] => av_readdata[30].DATAIN
rp_data[31] => av_readdata[31].DATAIN
rp_data[32] => ~NO_FANOUT~
rp_data[33] => ~NO_FANOUT~
rp_data[34] => ~NO_FANOUT~
rp_data[35] => ~NO_FANOUT~
rp_data[36] => ~NO_FANOUT~
rp_data[37] => ~NO_FANOUT~
rp_data[38] => ~NO_FANOUT~
rp_data[39] => ~NO_FANOUT~
rp_data[40] => ~NO_FANOUT~
rp_data[41] => ~NO_FANOUT~
rp_data[42] => ~NO_FANOUT~
rp_data[43] => ~NO_FANOUT~
rp_data[44] => ~NO_FANOUT~
rp_data[45] => ~NO_FANOUT~
rp_data[46] => ~NO_FANOUT~
rp_data[47] => ~NO_FANOUT~
rp_data[48] => ~NO_FANOUT~
rp_data[49] => ~NO_FANOUT~
rp_data[50] => ~NO_FANOUT~
rp_data[51] => ~NO_FANOUT~
rp_data[52] => ~NO_FANOUT~
rp_data[53] => ~NO_FANOUT~
rp_data[54] => ~NO_FANOUT~
rp_data[55] => ~NO_FANOUT~
rp_data[56] => ~NO_FANOUT~
rp_data[57] => ~NO_FANOUT~
rp_data[58] => ~NO_FANOUT~
rp_data[59] => ~NO_FANOUT~
rp_data[60] => ~NO_FANOUT~
rp_data[61] => ~NO_FANOUT~
rp_data[62] => ~NO_FANOUT~
rp_data[63] => ~NO_FANOUT~
rp_data[64] => ~NO_FANOUT~
rp_data[65] => av_writeresponsevalid.OUTPUTSELECT
rp_data[65] => av_readdatavalid.OUTPUTSELECT
rp_data[66] => ~NO_FANOUT~
rp_data[67] => ~NO_FANOUT~
rp_data[68] => ~NO_FANOUT~
rp_data[69] => ~NO_FANOUT~
rp_data[70] => ~NO_FANOUT~
rp_data[71] => ~NO_FANOUT~
rp_data[72] => ~NO_FANOUT~
rp_data[73] => ~NO_FANOUT~
rp_data[74] => ~NO_FANOUT~
rp_data[75] => ~NO_FANOUT~
rp_data[76] => ~NO_FANOUT~
rp_data[77] => ~NO_FANOUT~
rp_data[78] => ~NO_FANOUT~
rp_data[79] => ~NO_FANOUT~
rp_data[80] => ~NO_FANOUT~
rp_data[81] => ~NO_FANOUT~
rp_data[82] => ~NO_FANOUT~
rp_data[83] => ~NO_FANOUT~
rp_data[84] => ~NO_FANOUT~
rp_data[85] => ~NO_FANOUT~
rp_data[86] => ~NO_FANOUT~
rp_data[87] => ~NO_FANOUT~
rp_data[88] => ~NO_FANOUT~
rp_data[89] => ~NO_FANOUT~
rp_data[90] => ~NO_FANOUT~
rp_data[91] => ~NO_FANOUT~
rp_data[92] => ~NO_FANOUT~
rp_data[93] => ~NO_FANOUT~
rp_channel[0] => ~NO_FANOUT~
rp_channel[1] => ~NO_FANOUT~
rp_startofpacket => ~NO_FANOUT~
rp_endofpacket => ~NO_FANOUT~
rp_ready <= <VCC>


|master_example|amm_master_qsys:amm_master_inst|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_address[21] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
m0_address[22] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
m0_address[23] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
m0_address[24] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
m0_address[25] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
m0_address[26] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponserequest <= m0_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= <GND>
rf_source_data[87] <= <GND>
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_compressed.IN1
rf_sink_data[64] => rp_data[64].DATAIN
rf_sink_data[65] => comb.OUTPUTSELECT
rf_sink_data[65] => rp_data[65].DATAIN
rf_sink_data[66] => rp_data.IN0
rf_sink_data[67] => rp_data[67].DATAIN
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rf_sink_byte_cnt[0].IN1
rf_sink_data[70] => rf_sink_byte_cnt[1].IN1
rf_sink_data[71] => rf_sink_byte_cnt[2].IN1
rf_sink_data[72] => rf_sink_burstwrap[0].IN1
rf_sink_data[73] => rf_sink_burstsize[0].IN1
rf_sink_data[74] => rf_sink_burstsize[1].IN1
rf_sink_data[75] => rf_sink_burstsize[2].IN1
rf_sink_data[76] => rp_data[76].DATAIN
rf_sink_data[77] => rp_data[77].DATAIN
rf_sink_data[78] => rp_data[78].DATAIN
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[83].DATAIN
rf_sink_data[83] => rp_data[82].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rp_data[89].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => ~NO_FANOUT~
rf_sink_data[93] => ~NO_FANOUT~
rf_sink_data[94] => rdata_fifo_sink_ready.IN0
rf_sink_data[94] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => rp_data[92].DATAIN
rdata_fifo_sink_data[33] => rp_data[93].DATAIN
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => local_compressed_read.IN1
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_writeresponserequest.IN1
cp_data[64] => comb.IN1
cp_data[65] => local_write.IN1
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => local_read.IN1
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => local_lock.IN1
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => m0_burstcount.DATAA
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => m0_burstcount.DATAA
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => m0_burstcount.DATAA
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[85] => m0_debugaccess.DATAIN
cp_data[86] => ~NO_FANOUT~
cp_data[87] => ~NO_FANOUT~
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[58] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[64] <= rf_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rp_data[65] <= rf_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rp_data[66] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[67] <= rf_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[71] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[72] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[73] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[76] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rdata_fifo_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rdata_fifo_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|master_example|amm_master_qsys:amm_master_inst|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[6].CLK
clk => mem_used[5].CLK
clk => mem_used[4].CLK
clk => mem_used[3].CLK
clk => mem_used[2].CLK
clk => mem_used[1].CLK
clk => mem_used[7].CLK
clk => mem_used[0].CLK
clk => mem[7][0].CLK
clk => mem[7][1].CLK
clk => mem[7][2].CLK
clk => mem[7][3].CLK
clk => mem[7][4].CLK
clk => mem[7][5].CLK
clk => mem[7][6].CLK
clk => mem[7][7].CLK
clk => mem[7][8].CLK
clk => mem[7][9].CLK
clk => mem[7][10].CLK
clk => mem[7][11].CLK
clk => mem[7][12].CLK
clk => mem[7][13].CLK
clk => mem[7][14].CLK
clk => mem[7][15].CLK
clk => mem[7][16].CLK
clk => mem[7][17].CLK
clk => mem[7][18].CLK
clk => mem[7][19].CLK
clk => mem[7][20].CLK
clk => mem[7][21].CLK
clk => mem[7][22].CLK
clk => mem[7][23].CLK
clk => mem[7][24].CLK
clk => mem[7][25].CLK
clk => mem[7][26].CLK
clk => mem[7][27].CLK
clk => mem[7][28].CLK
clk => mem[7][29].CLK
clk => mem[7][30].CLK
clk => mem[7][31].CLK
clk => mem[7][32].CLK
clk => mem[7][33].CLK
clk => mem[7][34].CLK
clk => mem[7][35].CLK
clk => mem[7][36].CLK
clk => mem[7][37].CLK
clk => mem[7][38].CLK
clk => mem[7][39].CLK
clk => mem[7][40].CLK
clk => mem[7][41].CLK
clk => mem[7][42].CLK
clk => mem[7][43].CLK
clk => mem[7][44].CLK
clk => mem[7][45].CLK
clk => mem[7][46].CLK
clk => mem[7][47].CLK
clk => mem[7][48].CLK
clk => mem[7][49].CLK
clk => mem[7][50].CLK
clk => mem[7][51].CLK
clk => mem[7][52].CLK
clk => mem[7][53].CLK
clk => mem[7][54].CLK
clk => mem[7][55].CLK
clk => mem[7][56].CLK
clk => mem[7][57].CLK
clk => mem[7][58].CLK
clk => mem[7][59].CLK
clk => mem[7][60].CLK
clk => mem[7][61].CLK
clk => mem[7][62].CLK
clk => mem[7][63].CLK
clk => mem[7][64].CLK
clk => mem[7][65].CLK
clk => mem[7][66].CLK
clk => mem[7][67].CLK
clk => mem[7][68].CLK
clk => mem[7][69].CLK
clk => mem[7][70].CLK
clk => mem[7][71].CLK
clk => mem[7][72].CLK
clk => mem[7][73].CLK
clk => mem[7][74].CLK
clk => mem[7][75].CLK
clk => mem[7][76].CLK
clk => mem[7][77].CLK
clk => mem[7][78].CLK
clk => mem[7][79].CLK
clk => mem[7][80].CLK
clk => mem[7][81].CLK
clk => mem[7][82].CLK
clk => mem[7][83].CLK
clk => mem[7][84].CLK
clk => mem[7][85].CLK
clk => mem[7][86].CLK
clk => mem[7][87].CLK
clk => mem[7][88].CLK
clk => mem[7][89].CLK
clk => mem[7][90].CLK
clk => mem[7][91].CLK
clk => mem[7][92].CLK
clk => mem[7][93].CLK
clk => mem[7][94].CLK
clk => mem[7][95].CLK
clk => mem[7][96].CLK
clk => mem[6][0].CLK
clk => mem[6][1].CLK
clk => mem[6][2].CLK
clk => mem[6][3].CLK
clk => mem[6][4].CLK
clk => mem[6][5].CLK
clk => mem[6][6].CLK
clk => mem[6][7].CLK
clk => mem[6][8].CLK
clk => mem[6][9].CLK
clk => mem[6][10].CLK
clk => mem[6][11].CLK
clk => mem[6][12].CLK
clk => mem[6][13].CLK
clk => mem[6][14].CLK
clk => mem[6][15].CLK
clk => mem[6][16].CLK
clk => mem[6][17].CLK
clk => mem[6][18].CLK
clk => mem[6][19].CLK
clk => mem[6][20].CLK
clk => mem[6][21].CLK
clk => mem[6][22].CLK
clk => mem[6][23].CLK
clk => mem[6][24].CLK
clk => mem[6][25].CLK
clk => mem[6][26].CLK
clk => mem[6][27].CLK
clk => mem[6][28].CLK
clk => mem[6][29].CLK
clk => mem[6][30].CLK
clk => mem[6][31].CLK
clk => mem[6][32].CLK
clk => mem[6][33].CLK
clk => mem[6][34].CLK
clk => mem[6][35].CLK
clk => mem[6][36].CLK
clk => mem[6][37].CLK
clk => mem[6][38].CLK
clk => mem[6][39].CLK
clk => mem[6][40].CLK
clk => mem[6][41].CLK
clk => mem[6][42].CLK
clk => mem[6][43].CLK
clk => mem[6][44].CLK
clk => mem[6][45].CLK
clk => mem[6][46].CLK
clk => mem[6][47].CLK
clk => mem[6][48].CLK
clk => mem[6][49].CLK
clk => mem[6][50].CLK
clk => mem[6][51].CLK
clk => mem[6][52].CLK
clk => mem[6][53].CLK
clk => mem[6][54].CLK
clk => mem[6][55].CLK
clk => mem[6][56].CLK
clk => mem[6][57].CLK
clk => mem[6][58].CLK
clk => mem[6][59].CLK
clk => mem[6][60].CLK
clk => mem[6][61].CLK
clk => mem[6][62].CLK
clk => mem[6][63].CLK
clk => mem[6][64].CLK
clk => mem[6][65].CLK
clk => mem[6][66].CLK
clk => mem[6][67].CLK
clk => mem[6][68].CLK
clk => mem[6][69].CLK
clk => mem[6][70].CLK
clk => mem[6][71].CLK
clk => mem[6][72].CLK
clk => mem[6][73].CLK
clk => mem[6][74].CLK
clk => mem[6][75].CLK
clk => mem[6][76].CLK
clk => mem[6][77].CLK
clk => mem[6][78].CLK
clk => mem[6][79].CLK
clk => mem[6][80].CLK
clk => mem[6][81].CLK
clk => mem[6][82].CLK
clk => mem[6][83].CLK
clk => mem[6][84].CLK
clk => mem[6][85].CLK
clk => mem[6][86].CLK
clk => mem[6][87].CLK
clk => mem[6][88].CLK
clk => mem[6][89].CLK
clk => mem[6][90].CLK
clk => mem[6][91].CLK
clk => mem[6][92].CLK
clk => mem[6][93].CLK
clk => mem[6][94].CLK
clk => mem[6][95].CLK
clk => mem[6][96].CLK
clk => mem[5][0].CLK
clk => mem[5][1].CLK
clk => mem[5][2].CLK
clk => mem[5][3].CLK
clk => mem[5][4].CLK
clk => mem[5][5].CLK
clk => mem[5][6].CLK
clk => mem[5][7].CLK
clk => mem[5][8].CLK
clk => mem[5][9].CLK
clk => mem[5][10].CLK
clk => mem[5][11].CLK
clk => mem[5][12].CLK
clk => mem[5][13].CLK
clk => mem[5][14].CLK
clk => mem[5][15].CLK
clk => mem[5][16].CLK
clk => mem[5][17].CLK
clk => mem[5][18].CLK
clk => mem[5][19].CLK
clk => mem[5][20].CLK
clk => mem[5][21].CLK
clk => mem[5][22].CLK
clk => mem[5][23].CLK
clk => mem[5][24].CLK
clk => mem[5][25].CLK
clk => mem[5][26].CLK
clk => mem[5][27].CLK
clk => mem[5][28].CLK
clk => mem[5][29].CLK
clk => mem[5][30].CLK
clk => mem[5][31].CLK
clk => mem[5][32].CLK
clk => mem[5][33].CLK
clk => mem[5][34].CLK
clk => mem[5][35].CLK
clk => mem[5][36].CLK
clk => mem[5][37].CLK
clk => mem[5][38].CLK
clk => mem[5][39].CLK
clk => mem[5][40].CLK
clk => mem[5][41].CLK
clk => mem[5][42].CLK
clk => mem[5][43].CLK
clk => mem[5][44].CLK
clk => mem[5][45].CLK
clk => mem[5][46].CLK
clk => mem[5][47].CLK
clk => mem[5][48].CLK
clk => mem[5][49].CLK
clk => mem[5][50].CLK
clk => mem[5][51].CLK
clk => mem[5][52].CLK
clk => mem[5][53].CLK
clk => mem[5][54].CLK
clk => mem[5][55].CLK
clk => mem[5][56].CLK
clk => mem[5][57].CLK
clk => mem[5][58].CLK
clk => mem[5][59].CLK
clk => mem[5][60].CLK
clk => mem[5][61].CLK
clk => mem[5][62].CLK
clk => mem[5][63].CLK
clk => mem[5][64].CLK
clk => mem[5][65].CLK
clk => mem[5][66].CLK
clk => mem[5][67].CLK
clk => mem[5][68].CLK
clk => mem[5][69].CLK
clk => mem[5][70].CLK
clk => mem[5][71].CLK
clk => mem[5][72].CLK
clk => mem[5][73].CLK
clk => mem[5][74].CLK
clk => mem[5][75].CLK
clk => mem[5][76].CLK
clk => mem[5][77].CLK
clk => mem[5][78].CLK
clk => mem[5][79].CLK
clk => mem[5][80].CLK
clk => mem[5][81].CLK
clk => mem[5][82].CLK
clk => mem[5][83].CLK
clk => mem[5][84].CLK
clk => mem[5][85].CLK
clk => mem[5][86].CLK
clk => mem[5][87].CLK
clk => mem[5][88].CLK
clk => mem[5][89].CLK
clk => mem[5][90].CLK
clk => mem[5][91].CLK
clk => mem[5][92].CLK
clk => mem[5][93].CLK
clk => mem[5][94].CLK
clk => mem[5][95].CLK
clk => mem[5][96].CLK
clk => mem[4][0].CLK
clk => mem[4][1].CLK
clk => mem[4][2].CLK
clk => mem[4][3].CLK
clk => mem[4][4].CLK
clk => mem[4][5].CLK
clk => mem[4][6].CLK
clk => mem[4][7].CLK
clk => mem[4][8].CLK
clk => mem[4][9].CLK
clk => mem[4][10].CLK
clk => mem[4][11].CLK
clk => mem[4][12].CLK
clk => mem[4][13].CLK
clk => mem[4][14].CLK
clk => mem[4][15].CLK
clk => mem[4][16].CLK
clk => mem[4][17].CLK
clk => mem[4][18].CLK
clk => mem[4][19].CLK
clk => mem[4][20].CLK
clk => mem[4][21].CLK
clk => mem[4][22].CLK
clk => mem[4][23].CLK
clk => mem[4][24].CLK
clk => mem[4][25].CLK
clk => mem[4][26].CLK
clk => mem[4][27].CLK
clk => mem[4][28].CLK
clk => mem[4][29].CLK
clk => mem[4][30].CLK
clk => mem[4][31].CLK
clk => mem[4][32].CLK
clk => mem[4][33].CLK
clk => mem[4][34].CLK
clk => mem[4][35].CLK
clk => mem[4][36].CLK
clk => mem[4][37].CLK
clk => mem[4][38].CLK
clk => mem[4][39].CLK
clk => mem[4][40].CLK
clk => mem[4][41].CLK
clk => mem[4][42].CLK
clk => mem[4][43].CLK
clk => mem[4][44].CLK
clk => mem[4][45].CLK
clk => mem[4][46].CLK
clk => mem[4][47].CLK
clk => mem[4][48].CLK
clk => mem[4][49].CLK
clk => mem[4][50].CLK
clk => mem[4][51].CLK
clk => mem[4][52].CLK
clk => mem[4][53].CLK
clk => mem[4][54].CLK
clk => mem[4][55].CLK
clk => mem[4][56].CLK
clk => mem[4][57].CLK
clk => mem[4][58].CLK
clk => mem[4][59].CLK
clk => mem[4][60].CLK
clk => mem[4][61].CLK
clk => mem[4][62].CLK
clk => mem[4][63].CLK
clk => mem[4][64].CLK
clk => mem[4][65].CLK
clk => mem[4][66].CLK
clk => mem[4][67].CLK
clk => mem[4][68].CLK
clk => mem[4][69].CLK
clk => mem[4][70].CLK
clk => mem[4][71].CLK
clk => mem[4][72].CLK
clk => mem[4][73].CLK
clk => mem[4][74].CLK
clk => mem[4][75].CLK
clk => mem[4][76].CLK
clk => mem[4][77].CLK
clk => mem[4][78].CLK
clk => mem[4][79].CLK
clk => mem[4][80].CLK
clk => mem[4][81].CLK
clk => mem[4][82].CLK
clk => mem[4][83].CLK
clk => mem[4][84].CLK
clk => mem[4][85].CLK
clk => mem[4][86].CLK
clk => mem[4][87].CLK
clk => mem[4][88].CLK
clk => mem[4][89].CLK
clk => mem[4][90].CLK
clk => mem[4][91].CLK
clk => mem[4][92].CLK
clk => mem[4][93].CLK
clk => mem[4][94].CLK
clk => mem[4][95].CLK
clk => mem[4][96].CLK
clk => mem[3][0].CLK
clk => mem[3][1].CLK
clk => mem[3][2].CLK
clk => mem[3][3].CLK
clk => mem[3][4].CLK
clk => mem[3][5].CLK
clk => mem[3][6].CLK
clk => mem[3][7].CLK
clk => mem[3][8].CLK
clk => mem[3][9].CLK
clk => mem[3][10].CLK
clk => mem[3][11].CLK
clk => mem[3][12].CLK
clk => mem[3][13].CLK
clk => mem[3][14].CLK
clk => mem[3][15].CLK
clk => mem[3][16].CLK
clk => mem[3][17].CLK
clk => mem[3][18].CLK
clk => mem[3][19].CLK
clk => mem[3][20].CLK
clk => mem[3][21].CLK
clk => mem[3][22].CLK
clk => mem[3][23].CLK
clk => mem[3][24].CLK
clk => mem[3][25].CLK
clk => mem[3][26].CLK
clk => mem[3][27].CLK
clk => mem[3][28].CLK
clk => mem[3][29].CLK
clk => mem[3][30].CLK
clk => mem[3][31].CLK
clk => mem[3][32].CLK
clk => mem[3][33].CLK
clk => mem[3][34].CLK
clk => mem[3][35].CLK
clk => mem[3][36].CLK
clk => mem[3][37].CLK
clk => mem[3][38].CLK
clk => mem[3][39].CLK
clk => mem[3][40].CLK
clk => mem[3][41].CLK
clk => mem[3][42].CLK
clk => mem[3][43].CLK
clk => mem[3][44].CLK
clk => mem[3][45].CLK
clk => mem[3][46].CLK
clk => mem[3][47].CLK
clk => mem[3][48].CLK
clk => mem[3][49].CLK
clk => mem[3][50].CLK
clk => mem[3][51].CLK
clk => mem[3][52].CLK
clk => mem[3][53].CLK
clk => mem[3][54].CLK
clk => mem[3][55].CLK
clk => mem[3][56].CLK
clk => mem[3][57].CLK
clk => mem[3][58].CLK
clk => mem[3][59].CLK
clk => mem[3][60].CLK
clk => mem[3][61].CLK
clk => mem[3][62].CLK
clk => mem[3][63].CLK
clk => mem[3][64].CLK
clk => mem[3][65].CLK
clk => mem[3][66].CLK
clk => mem[3][67].CLK
clk => mem[3][68].CLK
clk => mem[3][69].CLK
clk => mem[3][70].CLK
clk => mem[3][71].CLK
clk => mem[3][72].CLK
clk => mem[3][73].CLK
clk => mem[3][74].CLK
clk => mem[3][75].CLK
clk => mem[3][76].CLK
clk => mem[3][77].CLK
clk => mem[3][78].CLK
clk => mem[3][79].CLK
clk => mem[3][80].CLK
clk => mem[3][81].CLK
clk => mem[3][82].CLK
clk => mem[3][83].CLK
clk => mem[3][84].CLK
clk => mem[3][85].CLK
clk => mem[3][86].CLK
clk => mem[3][87].CLK
clk => mem[3][88].CLK
clk => mem[3][89].CLK
clk => mem[3][90].CLK
clk => mem[3][91].CLK
clk => mem[3][92].CLK
clk => mem[3][93].CLK
clk => mem[3][94].CLK
clk => mem[3][95].CLK
clk => mem[3][96].CLK
clk => mem[2][0].CLK
clk => mem[2][1].CLK
clk => mem[2][2].CLK
clk => mem[2][3].CLK
clk => mem[2][4].CLK
clk => mem[2][5].CLK
clk => mem[2][6].CLK
clk => mem[2][7].CLK
clk => mem[2][8].CLK
clk => mem[2][9].CLK
clk => mem[2][10].CLK
clk => mem[2][11].CLK
clk => mem[2][12].CLK
clk => mem[2][13].CLK
clk => mem[2][14].CLK
clk => mem[2][15].CLK
clk => mem[2][16].CLK
clk => mem[2][17].CLK
clk => mem[2][18].CLK
clk => mem[2][19].CLK
clk => mem[2][20].CLK
clk => mem[2][21].CLK
clk => mem[2][22].CLK
clk => mem[2][23].CLK
clk => mem[2][24].CLK
clk => mem[2][25].CLK
clk => mem[2][26].CLK
clk => mem[2][27].CLK
clk => mem[2][28].CLK
clk => mem[2][29].CLK
clk => mem[2][30].CLK
clk => mem[2][31].CLK
clk => mem[2][32].CLK
clk => mem[2][33].CLK
clk => mem[2][34].CLK
clk => mem[2][35].CLK
clk => mem[2][36].CLK
clk => mem[2][37].CLK
clk => mem[2][38].CLK
clk => mem[2][39].CLK
clk => mem[2][40].CLK
clk => mem[2][41].CLK
clk => mem[2][42].CLK
clk => mem[2][43].CLK
clk => mem[2][44].CLK
clk => mem[2][45].CLK
clk => mem[2][46].CLK
clk => mem[2][47].CLK
clk => mem[2][48].CLK
clk => mem[2][49].CLK
clk => mem[2][50].CLK
clk => mem[2][51].CLK
clk => mem[2][52].CLK
clk => mem[2][53].CLK
clk => mem[2][54].CLK
clk => mem[2][55].CLK
clk => mem[2][56].CLK
clk => mem[2][57].CLK
clk => mem[2][58].CLK
clk => mem[2][59].CLK
clk => mem[2][60].CLK
clk => mem[2][61].CLK
clk => mem[2][62].CLK
clk => mem[2][63].CLK
clk => mem[2][64].CLK
clk => mem[2][65].CLK
clk => mem[2][66].CLK
clk => mem[2][67].CLK
clk => mem[2][68].CLK
clk => mem[2][69].CLK
clk => mem[2][70].CLK
clk => mem[2][71].CLK
clk => mem[2][72].CLK
clk => mem[2][73].CLK
clk => mem[2][74].CLK
clk => mem[2][75].CLK
clk => mem[2][76].CLK
clk => mem[2][77].CLK
clk => mem[2][78].CLK
clk => mem[2][79].CLK
clk => mem[2][80].CLK
clk => mem[2][81].CLK
clk => mem[2][82].CLK
clk => mem[2][83].CLK
clk => mem[2][84].CLK
clk => mem[2][85].CLK
clk => mem[2][86].CLK
clk => mem[2][87].CLK
clk => mem[2][88].CLK
clk => mem[2][89].CLK
clk => mem[2][90].CLK
clk => mem[2][91].CLK
clk => mem[2][92].CLK
clk => mem[2][93].CLK
clk => mem[2][94].CLK
clk => mem[2][95].CLK
clk => mem[2][96].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[6].ACLR
reset => mem_used[5].ACLR
reset => mem_used[4].ACLR
reset => mem_used[3].ACLR
reset => mem_used[2].ACLR
reset => mem_used[1].ACLR
reset => mem_used[7].ACLR
reset => mem_used[0].ACLR
reset => mem[7][0].ACLR
reset => mem[7][1].ACLR
reset => mem[7][2].ACLR
reset => mem[7][3].ACLR
reset => mem[7][4].ACLR
reset => mem[7][5].ACLR
reset => mem[7][6].ACLR
reset => mem[7][7].ACLR
reset => mem[7][8].ACLR
reset => mem[7][9].ACLR
reset => mem[7][10].ACLR
reset => mem[7][11].ACLR
reset => mem[7][12].ACLR
reset => mem[7][13].ACLR
reset => mem[7][14].ACLR
reset => mem[7][15].ACLR
reset => mem[7][16].ACLR
reset => mem[7][17].ACLR
reset => mem[7][18].ACLR
reset => mem[7][19].ACLR
reset => mem[7][20].ACLR
reset => mem[7][21].ACLR
reset => mem[7][22].ACLR
reset => mem[7][23].ACLR
reset => mem[7][24].ACLR
reset => mem[7][25].ACLR
reset => mem[7][26].ACLR
reset => mem[7][27].ACLR
reset => mem[7][28].ACLR
reset => mem[7][29].ACLR
reset => mem[7][30].ACLR
reset => mem[7][31].ACLR
reset => mem[7][32].ACLR
reset => mem[7][33].ACLR
reset => mem[7][34].ACLR
reset => mem[7][35].ACLR
reset => mem[7][36].ACLR
reset => mem[7][37].ACLR
reset => mem[7][38].ACLR
reset => mem[7][39].ACLR
reset => mem[7][40].ACLR
reset => mem[7][41].ACLR
reset => mem[7][42].ACLR
reset => mem[7][43].ACLR
reset => mem[7][44].ACLR
reset => mem[7][45].ACLR
reset => mem[7][46].ACLR
reset => mem[7][47].ACLR
reset => mem[7][48].ACLR
reset => mem[7][49].ACLR
reset => mem[7][50].ACLR
reset => mem[7][51].ACLR
reset => mem[7][52].ACLR
reset => mem[7][53].ACLR
reset => mem[7][54].ACLR
reset => mem[7][55].ACLR
reset => mem[7][56].ACLR
reset => mem[7][57].ACLR
reset => mem[7][58].ACLR
reset => mem[7][59].ACLR
reset => mem[7][60].ACLR
reset => mem[7][61].ACLR
reset => mem[7][62].ACLR
reset => mem[7][63].ACLR
reset => mem[7][64].ACLR
reset => mem[7][65].ACLR
reset => mem[7][66].ACLR
reset => mem[7][67].ACLR
reset => mem[7][68].ACLR
reset => mem[7][69].ACLR
reset => mem[7][70].ACLR
reset => mem[7][71].ACLR
reset => mem[7][72].ACLR
reset => mem[7][73].ACLR
reset => mem[7][74].ACLR
reset => mem[7][75].ACLR
reset => mem[7][76].ACLR
reset => mem[7][77].ACLR
reset => mem[7][78].ACLR
reset => mem[7][79].ACLR
reset => mem[7][80].ACLR
reset => mem[7][81].ACLR
reset => mem[7][82].ACLR
reset => mem[7][83].ACLR
reset => mem[7][84].ACLR
reset => mem[7][85].ACLR
reset => mem[7][86].ACLR
reset => mem[7][87].ACLR
reset => mem[7][88].ACLR
reset => mem[7][89].ACLR
reset => mem[7][90].ACLR
reset => mem[7][91].ACLR
reset => mem[7][92].ACLR
reset => mem[7][93].ACLR
reset => mem[7][94].ACLR
reset => mem[7][95].ACLR
reset => mem[7][96].ACLR
reset => mem[6][0].ACLR
reset => mem[6][1].ACLR
reset => mem[6][2].ACLR
reset => mem[6][3].ACLR
reset => mem[6][4].ACLR
reset => mem[6][5].ACLR
reset => mem[6][6].ACLR
reset => mem[6][7].ACLR
reset => mem[6][8].ACLR
reset => mem[6][9].ACLR
reset => mem[6][10].ACLR
reset => mem[6][11].ACLR
reset => mem[6][12].ACLR
reset => mem[6][13].ACLR
reset => mem[6][14].ACLR
reset => mem[6][15].ACLR
reset => mem[6][16].ACLR
reset => mem[6][17].ACLR
reset => mem[6][18].ACLR
reset => mem[6][19].ACLR
reset => mem[6][20].ACLR
reset => mem[6][21].ACLR
reset => mem[6][22].ACLR
reset => mem[6][23].ACLR
reset => mem[6][24].ACLR
reset => mem[6][25].ACLR
reset => mem[6][26].ACLR
reset => mem[6][27].ACLR
reset => mem[6][28].ACLR
reset => mem[6][29].ACLR
reset => mem[6][30].ACLR
reset => mem[6][31].ACLR
reset => mem[6][32].ACLR
reset => mem[6][33].ACLR
reset => mem[6][34].ACLR
reset => mem[6][35].ACLR
reset => mem[6][36].ACLR
reset => mem[6][37].ACLR
reset => mem[6][38].ACLR
reset => mem[6][39].ACLR
reset => mem[6][40].ACLR
reset => mem[6][41].ACLR
reset => mem[6][42].ACLR
reset => mem[6][43].ACLR
reset => mem[6][44].ACLR
reset => mem[6][45].ACLR
reset => mem[6][46].ACLR
reset => mem[6][47].ACLR
reset => mem[6][48].ACLR
reset => mem[6][49].ACLR
reset => mem[6][50].ACLR
reset => mem[6][51].ACLR
reset => mem[6][52].ACLR
reset => mem[6][53].ACLR
reset => mem[6][54].ACLR
reset => mem[6][55].ACLR
reset => mem[6][56].ACLR
reset => mem[6][57].ACLR
reset => mem[6][58].ACLR
reset => mem[6][59].ACLR
reset => mem[6][60].ACLR
reset => mem[6][61].ACLR
reset => mem[6][62].ACLR
reset => mem[6][63].ACLR
reset => mem[6][64].ACLR
reset => mem[6][65].ACLR
reset => mem[6][66].ACLR
reset => mem[6][67].ACLR
reset => mem[6][68].ACLR
reset => mem[6][69].ACLR
reset => mem[6][70].ACLR
reset => mem[6][71].ACLR
reset => mem[6][72].ACLR
reset => mem[6][73].ACLR
reset => mem[6][74].ACLR
reset => mem[6][75].ACLR
reset => mem[6][76].ACLR
reset => mem[6][77].ACLR
reset => mem[6][78].ACLR
reset => mem[6][79].ACLR
reset => mem[6][80].ACLR
reset => mem[6][81].ACLR
reset => mem[6][82].ACLR
reset => mem[6][83].ACLR
reset => mem[6][84].ACLR
reset => mem[6][85].ACLR
reset => mem[6][86].ACLR
reset => mem[6][87].ACLR
reset => mem[6][88].ACLR
reset => mem[6][89].ACLR
reset => mem[6][90].ACLR
reset => mem[6][91].ACLR
reset => mem[6][92].ACLR
reset => mem[6][93].ACLR
reset => mem[6][94].ACLR
reset => mem[6][95].ACLR
reset => mem[6][96].ACLR
reset => mem[5][0].ACLR
reset => mem[5][1].ACLR
reset => mem[5][2].ACLR
reset => mem[5][3].ACLR
reset => mem[5][4].ACLR
reset => mem[5][5].ACLR
reset => mem[5][6].ACLR
reset => mem[5][7].ACLR
reset => mem[5][8].ACLR
reset => mem[5][9].ACLR
reset => mem[5][10].ACLR
reset => mem[5][11].ACLR
reset => mem[5][12].ACLR
reset => mem[5][13].ACLR
reset => mem[5][14].ACLR
reset => mem[5][15].ACLR
reset => mem[5][16].ACLR
reset => mem[5][17].ACLR
reset => mem[5][18].ACLR
reset => mem[5][19].ACLR
reset => mem[5][20].ACLR
reset => mem[5][21].ACLR
reset => mem[5][22].ACLR
reset => mem[5][23].ACLR
reset => mem[5][24].ACLR
reset => mem[5][25].ACLR
reset => mem[5][26].ACLR
reset => mem[5][27].ACLR
reset => mem[5][28].ACLR
reset => mem[5][29].ACLR
reset => mem[5][30].ACLR
reset => mem[5][31].ACLR
reset => mem[5][32].ACLR
reset => mem[5][33].ACLR
reset => mem[5][34].ACLR
reset => mem[5][35].ACLR
reset => mem[5][36].ACLR
reset => mem[5][37].ACLR
reset => mem[5][38].ACLR
reset => mem[5][39].ACLR
reset => mem[5][40].ACLR
reset => mem[5][41].ACLR
reset => mem[5][42].ACLR
reset => mem[5][43].ACLR
reset => mem[5][44].ACLR
reset => mem[5][45].ACLR
reset => mem[5][46].ACLR
reset => mem[5][47].ACLR
reset => mem[5][48].ACLR
reset => mem[5][49].ACLR
reset => mem[5][50].ACLR
reset => mem[5][51].ACLR
reset => mem[5][52].ACLR
reset => mem[5][53].ACLR
reset => mem[5][54].ACLR
reset => mem[5][55].ACLR
reset => mem[5][56].ACLR
reset => mem[5][57].ACLR
reset => mem[5][58].ACLR
reset => mem[5][59].ACLR
reset => mem[5][60].ACLR
reset => mem[5][61].ACLR
reset => mem[5][62].ACLR
reset => mem[5][63].ACLR
reset => mem[5][64].ACLR
reset => mem[5][65].ACLR
reset => mem[5][66].ACLR
reset => mem[5][67].ACLR
reset => mem[5][68].ACLR
reset => mem[5][69].ACLR
reset => mem[5][70].ACLR
reset => mem[5][71].ACLR
reset => mem[5][72].ACLR
reset => mem[5][73].ACLR
reset => mem[5][74].ACLR
reset => mem[5][75].ACLR
reset => mem[5][76].ACLR
reset => mem[5][77].ACLR
reset => mem[5][78].ACLR
reset => mem[5][79].ACLR
reset => mem[5][80].ACLR
reset => mem[5][81].ACLR
reset => mem[5][82].ACLR
reset => mem[5][83].ACLR
reset => mem[5][84].ACLR
reset => mem[5][85].ACLR
reset => mem[5][86].ACLR
reset => mem[5][87].ACLR
reset => mem[5][88].ACLR
reset => mem[5][89].ACLR
reset => mem[5][90].ACLR
reset => mem[5][91].ACLR
reset => mem[5][92].ACLR
reset => mem[5][93].ACLR
reset => mem[5][94].ACLR
reset => mem[5][95].ACLR
reset => mem[5][96].ACLR
reset => mem[4][0].ACLR
reset => mem[4][1].ACLR
reset => mem[4][2].ACLR
reset => mem[4][3].ACLR
reset => mem[4][4].ACLR
reset => mem[4][5].ACLR
reset => mem[4][6].ACLR
reset => mem[4][7].ACLR
reset => mem[4][8].ACLR
reset => mem[4][9].ACLR
reset => mem[4][10].ACLR
reset => mem[4][11].ACLR
reset => mem[4][12].ACLR
reset => mem[4][13].ACLR
reset => mem[4][14].ACLR
reset => mem[4][15].ACLR
reset => mem[4][16].ACLR
reset => mem[4][17].ACLR
reset => mem[4][18].ACLR
reset => mem[4][19].ACLR
reset => mem[4][20].ACLR
reset => mem[4][21].ACLR
reset => mem[4][22].ACLR
reset => mem[4][23].ACLR
reset => mem[4][24].ACLR
reset => mem[4][25].ACLR
reset => mem[4][26].ACLR
reset => mem[4][27].ACLR
reset => mem[4][28].ACLR
reset => mem[4][29].ACLR
reset => mem[4][30].ACLR
reset => mem[4][31].ACLR
reset => mem[4][32].ACLR
reset => mem[4][33].ACLR
reset => mem[4][34].ACLR
reset => mem[4][35].ACLR
reset => mem[4][36].ACLR
reset => mem[4][37].ACLR
reset => mem[4][38].ACLR
reset => mem[4][39].ACLR
reset => mem[4][40].ACLR
reset => mem[4][41].ACLR
reset => mem[4][42].ACLR
reset => mem[4][43].ACLR
reset => mem[4][44].ACLR
reset => mem[4][45].ACLR
reset => mem[4][46].ACLR
reset => mem[4][47].ACLR
reset => mem[4][48].ACLR
reset => mem[4][49].ACLR
reset => mem[4][50].ACLR
reset => mem[4][51].ACLR
reset => mem[4][52].ACLR
reset => mem[4][53].ACLR
reset => mem[4][54].ACLR
reset => mem[4][55].ACLR
reset => mem[4][56].ACLR
reset => mem[4][57].ACLR
reset => mem[4][58].ACLR
reset => mem[4][59].ACLR
reset => mem[4][60].ACLR
reset => mem[4][61].ACLR
reset => mem[4][62].ACLR
reset => mem[4][63].ACLR
reset => mem[4][64].ACLR
reset => mem[4][65].ACLR
reset => mem[4][66].ACLR
reset => mem[4][67].ACLR
reset => mem[4][68].ACLR
reset => mem[4][69].ACLR
reset => mem[4][70].ACLR
reset => mem[4][71].ACLR
reset => mem[4][72].ACLR
reset => mem[4][73].ACLR
reset => mem[4][74].ACLR
reset => mem[4][75].ACLR
reset => mem[4][76].ACLR
reset => mem[4][77].ACLR
reset => mem[4][78].ACLR
reset => mem[4][79].ACLR
reset => mem[4][80].ACLR
reset => mem[4][81].ACLR
reset => mem[4][82].ACLR
reset => mem[4][83].ACLR
reset => mem[4][84].ACLR
reset => mem[4][85].ACLR
reset => mem[4][86].ACLR
reset => mem[4][87].ACLR
reset => mem[4][88].ACLR
reset => mem[4][89].ACLR
reset => mem[4][90].ACLR
reset => mem[4][91].ACLR
reset => mem[4][92].ACLR
reset => mem[4][93].ACLR
reset => mem[4][94].ACLR
reset => mem[4][95].ACLR
reset => mem[4][96].ACLR
reset => mem[3][0].ACLR
reset => mem[3][1].ACLR
reset => mem[3][2].ACLR
reset => mem[3][3].ACLR
reset => mem[3][4].ACLR
reset => mem[3][5].ACLR
reset => mem[3][6].ACLR
reset => mem[3][7].ACLR
reset => mem[3][8].ACLR
reset => mem[3][9].ACLR
reset => mem[3][10].ACLR
reset => mem[3][11].ACLR
reset => mem[3][12].ACLR
reset => mem[3][13].ACLR
reset => mem[3][14].ACLR
reset => mem[3][15].ACLR
reset => mem[3][16].ACLR
reset => mem[3][17].ACLR
reset => mem[3][18].ACLR
reset => mem[3][19].ACLR
reset => mem[3][20].ACLR
reset => mem[3][21].ACLR
reset => mem[3][22].ACLR
reset => mem[3][23].ACLR
reset => mem[3][24].ACLR
reset => mem[3][25].ACLR
reset => mem[3][26].ACLR
reset => mem[3][27].ACLR
reset => mem[3][28].ACLR
reset => mem[3][29].ACLR
reset => mem[3][30].ACLR
reset => mem[3][31].ACLR
reset => mem[3][32].ACLR
reset => mem[3][33].ACLR
reset => mem[3][34].ACLR
reset => mem[3][35].ACLR
reset => mem[3][36].ACLR
reset => mem[3][37].ACLR
reset => mem[3][38].ACLR
reset => mem[3][39].ACLR
reset => mem[3][40].ACLR
reset => mem[3][41].ACLR
reset => mem[3][42].ACLR
reset => mem[3][43].ACLR
reset => mem[3][44].ACLR
reset => mem[3][45].ACLR
reset => mem[3][46].ACLR
reset => mem[3][47].ACLR
reset => mem[3][48].ACLR
reset => mem[3][49].ACLR
reset => mem[3][50].ACLR
reset => mem[3][51].ACLR
reset => mem[3][52].ACLR
reset => mem[3][53].ACLR
reset => mem[3][54].ACLR
reset => mem[3][55].ACLR
reset => mem[3][56].ACLR
reset => mem[3][57].ACLR
reset => mem[3][58].ACLR
reset => mem[3][59].ACLR
reset => mem[3][60].ACLR
reset => mem[3][61].ACLR
reset => mem[3][62].ACLR
reset => mem[3][63].ACLR
reset => mem[3][64].ACLR
reset => mem[3][65].ACLR
reset => mem[3][66].ACLR
reset => mem[3][67].ACLR
reset => mem[3][68].ACLR
reset => mem[3][69].ACLR
reset => mem[3][70].ACLR
reset => mem[3][71].ACLR
reset => mem[3][72].ACLR
reset => mem[3][73].ACLR
reset => mem[3][74].ACLR
reset => mem[3][75].ACLR
reset => mem[3][76].ACLR
reset => mem[3][77].ACLR
reset => mem[3][78].ACLR
reset => mem[3][79].ACLR
reset => mem[3][80].ACLR
reset => mem[3][81].ACLR
reset => mem[3][82].ACLR
reset => mem[3][83].ACLR
reset => mem[3][84].ACLR
reset => mem[3][85].ACLR
reset => mem[3][86].ACLR
reset => mem[3][87].ACLR
reset => mem[3][88].ACLR
reset => mem[3][89].ACLR
reset => mem[3][90].ACLR
reset => mem[3][91].ACLR
reset => mem[3][92].ACLR
reset => mem[3][93].ACLR
reset => mem[3][94].ACLR
reset => mem[3][95].ACLR
reset => mem[3][96].ACLR
reset => mem[2][0].ACLR
reset => mem[2][1].ACLR
reset => mem[2][2].ACLR
reset => mem[2][3].ACLR
reset => mem[2][4].ACLR
reset => mem[2][5].ACLR
reset => mem[2][6].ACLR
reset => mem[2][7].ACLR
reset => mem[2][8].ACLR
reset => mem[2][9].ACLR
reset => mem[2][10].ACLR
reset => mem[2][11].ACLR
reset => mem[2][12].ACLR
reset => mem[2][13].ACLR
reset => mem[2][14].ACLR
reset => mem[2][15].ACLR
reset => mem[2][16].ACLR
reset => mem[2][17].ACLR
reset => mem[2][18].ACLR
reset => mem[2][19].ACLR
reset => mem[2][20].ACLR
reset => mem[2][21].ACLR
reset => mem[2][22].ACLR
reset => mem[2][23].ACLR
reset => mem[2][24].ACLR
reset => mem[2][25].ACLR
reset => mem[2][26].ACLR
reset => mem[2][27].ACLR
reset => mem[2][28].ACLR
reset => mem[2][29].ACLR
reset => mem[2][30].ACLR
reset => mem[2][31].ACLR
reset => mem[2][32].ACLR
reset => mem[2][33].ACLR
reset => mem[2][34].ACLR
reset => mem[2][35].ACLR
reset => mem[2][36].ACLR
reset => mem[2][37].ACLR
reset => mem[2][38].ACLR
reset => mem[2][39].ACLR
reset => mem[2][40].ACLR
reset => mem[2][41].ACLR
reset => mem[2][42].ACLR
reset => mem[2][43].ACLR
reset => mem[2][44].ACLR
reset => mem[2][45].ACLR
reset => mem[2][46].ACLR
reset => mem[2][47].ACLR
reset => mem[2][48].ACLR
reset => mem[2][49].ACLR
reset => mem[2][50].ACLR
reset => mem[2][51].ACLR
reset => mem[2][52].ACLR
reset => mem[2][53].ACLR
reset => mem[2][54].ACLR
reset => mem[2][55].ACLR
reset => mem[2][56].ACLR
reset => mem[2][57].ACLR
reset => mem[2][58].ACLR
reset => mem[2][59].ACLR
reset => mem[2][60].ACLR
reset => mem[2][61].ACLR
reset => mem[2][62].ACLR
reset => mem[2][63].ACLR
reset => mem[2][64].ACLR
reset => mem[2][65].ACLR
reset => mem[2][66].ACLR
reset => mem[2][67].ACLR
reset => mem[2][68].ACLR
reset => mem[2][69].ACLR
reset => mem[2][70].ACLR
reset => mem[2][71].ACLR
reset => mem[2][72].ACLR
reset => mem[2][73].ACLR
reset => mem[2][74].ACLR
reset => mem[2][75].ACLR
reset => mem[2][76].ACLR
reset => mem[2][77].ACLR
reset => mem[2][78].ACLR
reset => mem[2][79].ACLR
reset => mem[2][80].ACLR
reset => mem[2][81].ACLR
reset => mem[2][82].ACLR
reset => mem[2][83].ACLR
reset => mem[2][84].ACLR
reset => mem[2][85].ACLR
reset => mem[2][86].ACLR
reset => mem[2][87].ACLR
reset => mem[2][88].ACLR
reset => mem[2][89].ACLR
reset => mem[2][90].ACLR
reset => mem[2][91].ACLR
reset => mem[2][92].ACLR
reset => mem[2][93].ACLR
reset => mem[2][94].ACLR
reset => mem[2][95].ACLR
reset => mem[2][96].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_read => csr_readdata[0]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|master_example|amm_master_qsys:amm_master_inst|altera_merlin_slave_agent:reconf_registers_s1_translator_avalon_universal_slave_0_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_address[21] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
m0_address[22] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
m0_address[23] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
m0_address[24] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
m0_address[25] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
m0_address[26] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN0
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponserequest <= m0_writeresponserequest.DB_MAX_OUTPUT_PORT_TYPE
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= <GND>
rf_source_data[87] <= <GND>
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= nonposted_write_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_source_ready => m0_read.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_addr[21].IN1
rf_sink_data[58] => rf_sink_addr[22].IN1
rf_sink_data[59] => rf_sink_addr[23].IN1
rf_sink_data[60] => rf_sink_addr[24].IN1
rf_sink_data[61] => rf_sink_addr[25].IN1
rf_sink_data[62] => rf_sink_addr[26].IN1
rf_sink_data[63] => rf_sink_compressed.IN1
rf_sink_data[64] => rp_data[64].DATAIN
rf_sink_data[65] => comb.OUTPUTSELECT
rf_sink_data[65] => rp_data[65].DATAIN
rf_sink_data[66] => rp_data.IN0
rf_sink_data[67] => rp_data[67].DATAIN
rf_sink_data[68] => rp_data[68].DATAIN
rf_sink_data[69] => rf_sink_byte_cnt[0].IN1
rf_sink_data[70] => rf_sink_byte_cnt[1].IN1
rf_sink_data[71] => rf_sink_byte_cnt[2].IN1
rf_sink_data[72] => rf_sink_burstwrap[0].IN1
rf_sink_data[73] => rf_sink_burstsize[0].IN1
rf_sink_data[74] => rf_sink_burstsize[1].IN1
rf_sink_data[75] => rf_sink_burstsize[2].IN1
rf_sink_data[76] => rp_data[76].DATAIN
rf_sink_data[77] => rp_data[77].DATAIN
rf_sink_data[78] => rp_data[78].DATAIN
rf_sink_data[79] => rp_data[79].DATAIN
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[83].DATAIN
rf_sink_data[83] => rp_data[82].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[86].DATAIN
rf_sink_data[87] => rp_data[87].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rp_data[89].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => ~NO_FANOUT~
rf_sink_data[93] => ~NO_FANOUT~
rf_sink_data[94] => rdata_fifo_sink_ready.IN0
rf_sink_data[94] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => rp_data[92].DATAIN
rdata_fifo_sink_data[33] => rp_data[93].DATAIN
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => rf_source_data[57].DATAIN
cp_data[57] => m0_address[21].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => m0_address[22].DATAIN
cp_data[59] => rf_source_data[59].DATAIN
cp_data[59] => m0_address[23].DATAIN
cp_data[60] => rf_source_data[60].DATAIN
cp_data[60] => m0_address[24].DATAIN
cp_data[61] => rf_source_data[61].DATAIN
cp_data[61] => m0_address[25].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[62] => m0_address[26].DATAIN
cp_data[63] => local_compressed_read.IN1
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => rf_source_data[64].DATAIN
cp_data[64] => m0_writeresponserequest.IN1
cp_data[64] => comb.IN1
cp_data[65] => local_write.IN1
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => local_read.IN1
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => local_lock.IN1
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => m0_burstcount.DATAA
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => m0_burstcount.DATAA
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => m0_burstcount.DATAA
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[85] => m0_debugaccess.DATAIN
cp_data[86] => ~NO_FANOUT~
cp_data[87] => ~NO_FANOUT~
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[58] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[59] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[60] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[61] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[62] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[64] <= rf_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rp_data[65] <= rf_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rp_data[66] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[67] <= rf_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rp_data[68] <= rf_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[71] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[72] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[73] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[76] <= rf_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rp_data[77] <= rf_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rp_data[78] <= rf_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rp_data[79] <= rf_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rdata_fifo_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rdata_fifo_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|master_example|amm_master_qsys:amm_master_inst|altera_merlin_slave_agent:reconf_registers_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_offset[21].CLK
clk => burst_uncompress_address_offset[22].CLK
clk => burst_uncompress_address_offset[23].CLK
clk => burst_uncompress_address_offset[24].CLK
clk => burst_uncompress_address_offset[25].CLK
clk => burst_uncompress_address_offset[26].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_address_base[21].CLK
clk => burst_uncompress_address_base[22].CLK
clk => burst_uncompress_address_base[23].CLK
clk => burst_uncompress_address_base[24].CLK
clk => burst_uncompress_address_base[25].CLK
clk => burst_uncompress_address_base[26].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_offset[21].ACLR
reset => burst_uncompress_address_offset[22].ACLR
reset => burst_uncompress_address_offset[23].ACLR
reset => burst_uncompress_address_offset[24].ACLR
reset => burst_uncompress_address_offset[25].ACLR
reset => burst_uncompress_address_offset[26].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_address_base[21].ACLR
reset => burst_uncompress_address_base[22].ACLR
reset => burst_uncompress_address_base[23].ACLR
reset => burst_uncompress_address_base[24].ACLR
reset => burst_uncompress_address_base[25].ACLR
reset => burst_uncompress_address_base[26].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_addr[21] => burst_uncompress_address_base.IN0
sink_addr[21] => comb.DATAB
sink_addr[21] => source_addr.DATAB
sink_addr[22] => burst_uncompress_address_base.IN0
sink_addr[22] => comb.DATAB
sink_addr[22] => source_addr.DATAB
sink_addr[23] => burst_uncompress_address_base.IN0
sink_addr[23] => comb.DATAB
sink_addr[23] => source_addr.DATAB
sink_addr[24] => burst_uncompress_address_base.IN0
sink_addr[24] => comb.DATAB
sink_addr[24] => source_addr.DATAB
sink_addr[25] => burst_uncompress_address_base.IN0
sink_addr[25] => comb.DATAB
sink_addr[25] => source_addr.DATAB
sink_addr[26] => burst_uncompress_address_base.IN0
sink_addr[26] => comb.DATAB
sink_addr[26] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[26].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[25].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[24].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[23].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[22].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[21].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[0] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN6
sink_byte_cnt[0] => Equal1.IN2
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN5
sink_byte_cnt[1] => Equal1.IN1
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN4
sink_byte_cnt[2] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[21] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[22] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[23] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[24] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[25] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[26] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|altera_avalon_sc_fifo:reconf_registers_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[2].CLK
clk => mem_used[0].CLK
clk => mem[2][0].CLK
clk => mem[2][1].CLK
clk => mem[2][2].CLK
clk => mem[2][3].CLK
clk => mem[2][4].CLK
clk => mem[2][5].CLK
clk => mem[2][6].CLK
clk => mem[2][7].CLK
clk => mem[2][8].CLK
clk => mem[2][9].CLK
clk => mem[2][10].CLK
clk => mem[2][11].CLK
clk => mem[2][12].CLK
clk => mem[2][13].CLK
clk => mem[2][14].CLK
clk => mem[2][15].CLK
clk => mem[2][16].CLK
clk => mem[2][17].CLK
clk => mem[2][18].CLK
clk => mem[2][19].CLK
clk => mem[2][20].CLK
clk => mem[2][21].CLK
clk => mem[2][22].CLK
clk => mem[2][23].CLK
clk => mem[2][24].CLK
clk => mem[2][25].CLK
clk => mem[2][26].CLK
clk => mem[2][27].CLK
clk => mem[2][28].CLK
clk => mem[2][29].CLK
clk => mem[2][30].CLK
clk => mem[2][31].CLK
clk => mem[2][32].CLK
clk => mem[2][33].CLK
clk => mem[2][34].CLK
clk => mem[2][35].CLK
clk => mem[2][36].CLK
clk => mem[2][37].CLK
clk => mem[2][38].CLK
clk => mem[2][39].CLK
clk => mem[2][40].CLK
clk => mem[2][41].CLK
clk => mem[2][42].CLK
clk => mem[2][43].CLK
clk => mem[2][44].CLK
clk => mem[2][45].CLK
clk => mem[2][46].CLK
clk => mem[2][47].CLK
clk => mem[2][48].CLK
clk => mem[2][49].CLK
clk => mem[2][50].CLK
clk => mem[2][51].CLK
clk => mem[2][52].CLK
clk => mem[2][53].CLK
clk => mem[2][54].CLK
clk => mem[2][55].CLK
clk => mem[2][56].CLK
clk => mem[2][57].CLK
clk => mem[2][58].CLK
clk => mem[2][59].CLK
clk => mem[2][60].CLK
clk => mem[2][61].CLK
clk => mem[2][62].CLK
clk => mem[2][63].CLK
clk => mem[2][64].CLK
clk => mem[2][65].CLK
clk => mem[2][66].CLK
clk => mem[2][67].CLK
clk => mem[2][68].CLK
clk => mem[2][69].CLK
clk => mem[2][70].CLK
clk => mem[2][71].CLK
clk => mem[2][72].CLK
clk => mem[2][73].CLK
clk => mem[2][74].CLK
clk => mem[2][75].CLK
clk => mem[2][76].CLK
clk => mem[2][77].CLK
clk => mem[2][78].CLK
clk => mem[2][79].CLK
clk => mem[2][80].CLK
clk => mem[2][81].CLK
clk => mem[2][82].CLK
clk => mem[2][83].CLK
clk => mem[2][84].CLK
clk => mem[2][85].CLK
clk => mem[2][86].CLK
clk => mem[2][87].CLK
clk => mem[2][88].CLK
clk => mem[2][89].CLK
clk => mem[2][90].CLK
clk => mem[2][91].CLK
clk => mem[2][92].CLK
clk => mem[2][93].CLK
clk => mem[2][94].CLK
clk => mem[2][95].CLK
clk => mem[2][96].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[2].ACLR
reset => mem_used[0].ACLR
reset => mem[2][0].ACLR
reset => mem[2][1].ACLR
reset => mem[2][2].ACLR
reset => mem[2][3].ACLR
reset => mem[2][4].ACLR
reset => mem[2][5].ACLR
reset => mem[2][6].ACLR
reset => mem[2][7].ACLR
reset => mem[2][8].ACLR
reset => mem[2][9].ACLR
reset => mem[2][10].ACLR
reset => mem[2][11].ACLR
reset => mem[2][12].ACLR
reset => mem[2][13].ACLR
reset => mem[2][14].ACLR
reset => mem[2][15].ACLR
reset => mem[2][16].ACLR
reset => mem[2][17].ACLR
reset => mem[2][18].ACLR
reset => mem[2][19].ACLR
reset => mem[2][20].ACLR
reset => mem[2][21].ACLR
reset => mem[2][22].ACLR
reset => mem[2][23].ACLR
reset => mem[2][24].ACLR
reset => mem[2][25].ACLR
reset => mem[2][26].ACLR
reset => mem[2][27].ACLR
reset => mem[2][28].ACLR
reset => mem[2][29].ACLR
reset => mem[2][30].ACLR
reset => mem[2][31].ACLR
reset => mem[2][32].ACLR
reset => mem[2][33].ACLR
reset => mem[2][34].ACLR
reset => mem[2][35].ACLR
reset => mem[2][36].ACLR
reset => mem[2][37].ACLR
reset => mem[2][38].ACLR
reset => mem[2][39].ACLR
reset => mem[2][40].ACLR
reset => mem[2][41].ACLR
reset => mem[2][42].ACLR
reset => mem[2][43].ACLR
reset => mem[2][44].ACLR
reset => mem[2][45].ACLR
reset => mem[2][46].ACLR
reset => mem[2][47].ACLR
reset => mem[2][48].ACLR
reset => mem[2][49].ACLR
reset => mem[2][50].ACLR
reset => mem[2][51].ACLR
reset => mem[2][52].ACLR
reset => mem[2][53].ACLR
reset => mem[2][54].ACLR
reset => mem[2][55].ACLR
reset => mem[2][56].ACLR
reset => mem[2][57].ACLR
reset => mem[2][58].ACLR
reset => mem[2][59].ACLR
reset => mem[2][60].ACLR
reset => mem[2][61].ACLR
reset => mem[2][62].ACLR
reset => mem[2][63].ACLR
reset => mem[2][64].ACLR
reset => mem[2][65].ACLR
reset => mem[2][66].ACLR
reset => mem[2][67].ACLR
reset => mem[2][68].ACLR
reset => mem[2][69].ACLR
reset => mem[2][70].ACLR
reset => mem[2][71].ACLR
reset => mem[2][72].ACLR
reset => mem[2][73].ACLR
reset => mem[2][74].ACLR
reset => mem[2][75].ACLR
reset => mem[2][76].ACLR
reset => mem[2][77].ACLR
reset => mem[2][78].ACLR
reset => mem[2][79].ACLR
reset => mem[2][80].ACLR
reset => mem[2][81].ACLR
reset => mem[2][82].ACLR
reset => mem[2][83].ACLR
reset => mem[2][84].ACLR
reset => mem[2][85].ACLR
reset => mem[2][86].ACLR
reset => mem[2][87].ACLR
reset => mem[2][88].ACLR
reset => mem[2][89].ACLR
reset => mem[2][90].ACLR
reset => mem[2][91].ACLR
reset => mem[2][92].ACLR
reset => mem[2][93].ACLR
reset => mem[2][94].ACLR
reset => mem[2][95].ACLR
reset => mem[2][96].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
in_data[0] => mem.DATAB
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[94] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_read => csr_readdata[0]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_addr_router:addr_router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[45] => Equal0.IN17
sink_data[46] => src_data[46].DATAIN
sink_data[46] => Equal0.IN16
sink_data[47] => src_data[47].DATAIN
sink_data[47] => Equal0.IN15
sink_data[48] => src_data[48].DATAIN
sink_data[48] => Equal0.IN14
sink_data[49] => src_data[49].DATAIN
sink_data[49] => Equal0.IN13
sink_data[50] => src_data[50].DATAIN
sink_data[50] => Equal0.IN12
sink_data[51] => src_data[51].DATAIN
sink_data[51] => Equal0.IN11
sink_data[52] => src_data[52].DATAIN
sink_data[52] => Equal0.IN10
sink_data[53] => src_data[53].DATAIN
sink_data[53] => Equal0.IN9
sink_data[54] => src_data[54].DATAIN
sink_data[54] => Equal0.IN8
sink_data[55] => src_data[55].DATAIN
sink_data[55] => Equal0.IN7
sink_data[56] => src_data[56].DATAIN
sink_data[56] => Equal0.IN6
sink_data[57] => src_data[57].DATAIN
sink_data[57] => Equal0.IN5
sink_data[58] => src_data[58].DATAIN
sink_data[58] => Equal0.IN4
sink_data[59] => src_data[59].DATAIN
sink_data[59] => Equal0.IN3
sink_data[60] => src_data[60].DATAIN
sink_data[60] => Equal0.IN2
sink_data[61] => src_data[61].DATAIN
sink_data[61] => Equal0.IN1
sink_data[62] => src_data[62].DATAIN
sink_data[62] => src_channel.OUTPUTSELECT
sink_data[62] => src_channel.OUTPUTSELECT
sink_data[62] => src_data.OUTPUTSELECT
sink_data[62] => Equal0.IN0
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => ~NO_FANOUT~
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_addr_router:addr_router|amm_master_qsys_addr_router_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_addr_router:addr_router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[45] => Equal0.IN17
sink_data[46] => src_data[46].DATAIN
sink_data[46] => Equal0.IN16
sink_data[47] => src_data[47].DATAIN
sink_data[47] => Equal0.IN15
sink_data[48] => src_data[48].DATAIN
sink_data[48] => Equal0.IN14
sink_data[49] => src_data[49].DATAIN
sink_data[49] => Equal0.IN13
sink_data[50] => src_data[50].DATAIN
sink_data[50] => Equal0.IN12
sink_data[51] => src_data[51].DATAIN
sink_data[51] => Equal0.IN11
sink_data[52] => src_data[52].DATAIN
sink_data[52] => Equal0.IN10
sink_data[53] => src_data[53].DATAIN
sink_data[53] => Equal0.IN9
sink_data[54] => src_data[54].DATAIN
sink_data[54] => Equal0.IN8
sink_data[55] => src_data[55].DATAIN
sink_data[55] => Equal0.IN7
sink_data[56] => src_data[56].DATAIN
sink_data[56] => Equal0.IN6
sink_data[57] => src_data[57].DATAIN
sink_data[57] => Equal0.IN5
sink_data[58] => src_data[58].DATAIN
sink_data[58] => Equal0.IN4
sink_data[59] => src_data[59].DATAIN
sink_data[59] => Equal0.IN3
sink_data[60] => src_data[60].DATAIN
sink_data[60] => Equal0.IN2
sink_data[61] => src_data[61].DATAIN
sink_data[61] => Equal0.IN1
sink_data[62] => src_data[62].DATAIN
sink_data[62] => src_channel.OUTPUTSELECT
sink_data[62] => src_channel.OUTPUTSELECT
sink_data[62] => src_data.OUTPUTSELECT
sink_data[62] => Equal0.IN0
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => ~NO_FANOUT~
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_addr_router:addr_router_001|amm_master_qsys_addr_router_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_id_router:id_router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_channel.OUTPUTSELECT
sink_data[83] => src_channel.OUTPUTSELECT
sink_data[83] => src_data[83].DATAIN
sink_data[83] => src_channel.OUTPUTSELECT
sink_data[83] => src_channel.OUTPUTSELECT
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_id_router:id_router|amm_master_qsys_id_router_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_id_router:id_router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_channel.OUTPUTSELECT
sink_data[83] => src_channel.OUTPUTSELECT
sink_data[83] => src_data[83].DATAIN
sink_data[83] => src_channel.OUTPUTSELECT
sink_data[83] => src_channel.OUTPUTSELECT
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_id_router:id_router_001|amm_master_qsys_id_router_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_src_channel[0] <= <VCC>
default_src_channel[1] <= <GND>


|master_example|amm_master_qsys:amm_master_inst|altera_merlin_traffic_limiter:limiter
clk => has_pending_responses.CLK
clk => pending_response_count[0].CLK
clk => pending_response_count[1].CLK
clk => pending_response_count[2].CLK
clk => last_channel[0].CLK
clk => last_channel[1].CLK
clk => last_dest_id[0].CLK
reset => has_pending_responses.ACLR
reset => pending_response_count[0].ACLR
reset => pending_response_count[1].ACLR
reset => pending_response_count[2].ACLR
reset => last_channel[0].ACLR
reset => last_channel[1].ACLR
reset => last_dest_id[0].ACLR
cmd_sink_valid => internal_valid.DATAA
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => save_dest_id.IN1
cmd_sink_data[0] => cmd_src_data[0].DATAIN
cmd_sink_data[1] => cmd_src_data[1].DATAIN
cmd_sink_data[2] => cmd_src_data[2].DATAIN
cmd_sink_data[3] => cmd_src_data[3].DATAIN
cmd_sink_data[4] => cmd_src_data[4].DATAIN
cmd_sink_data[5] => cmd_src_data[5].DATAIN
cmd_sink_data[6] => cmd_src_data[6].DATAIN
cmd_sink_data[7] => cmd_src_data[7].DATAIN
cmd_sink_data[8] => cmd_src_data[8].DATAIN
cmd_sink_data[9] => cmd_src_data[9].DATAIN
cmd_sink_data[10] => cmd_src_data[10].DATAIN
cmd_sink_data[11] => cmd_src_data[11].DATAIN
cmd_sink_data[12] => cmd_src_data[12].DATAIN
cmd_sink_data[13] => cmd_src_data[13].DATAIN
cmd_sink_data[14] => cmd_src_data[14].DATAIN
cmd_sink_data[15] => cmd_src_data[15].DATAIN
cmd_sink_data[16] => cmd_src_data[16].DATAIN
cmd_sink_data[17] => cmd_src_data[17].DATAIN
cmd_sink_data[18] => cmd_src_data[18].DATAIN
cmd_sink_data[19] => cmd_src_data[19].DATAIN
cmd_sink_data[20] => cmd_src_data[20].DATAIN
cmd_sink_data[21] => cmd_src_data[21].DATAIN
cmd_sink_data[22] => cmd_src_data[22].DATAIN
cmd_sink_data[23] => cmd_src_data[23].DATAIN
cmd_sink_data[24] => cmd_src_data[24].DATAIN
cmd_sink_data[25] => cmd_src_data[25].DATAIN
cmd_sink_data[26] => cmd_src_data[26].DATAIN
cmd_sink_data[27] => cmd_src_data[27].DATAIN
cmd_sink_data[28] => cmd_src_data[28].DATAIN
cmd_sink_data[29] => cmd_src_data[29].DATAIN
cmd_sink_data[30] => cmd_src_data[30].DATAIN
cmd_sink_data[31] => cmd_src_data[31].DATAIN
cmd_sink_data[32] => cmd_src_data[32].DATAIN
cmd_sink_data[33] => cmd_src_data[33].DATAIN
cmd_sink_data[34] => cmd_src_data[34].DATAIN
cmd_sink_data[35] => cmd_src_data[35].DATAIN
cmd_sink_data[36] => cmd_src_data[36].DATAIN
cmd_sink_data[37] => cmd_src_data[37].DATAIN
cmd_sink_data[38] => cmd_src_data[38].DATAIN
cmd_sink_data[39] => cmd_src_data[39].DATAIN
cmd_sink_data[40] => cmd_src_data[40].DATAIN
cmd_sink_data[41] => cmd_src_data[41].DATAIN
cmd_sink_data[42] => cmd_src_data[42].DATAIN
cmd_sink_data[43] => cmd_src_data[43].DATAIN
cmd_sink_data[44] => cmd_src_data[44].DATAIN
cmd_sink_data[45] => cmd_src_data[45].DATAIN
cmd_sink_data[46] => cmd_src_data[46].DATAIN
cmd_sink_data[47] => cmd_src_data[47].DATAIN
cmd_sink_data[48] => cmd_src_data[48].DATAIN
cmd_sink_data[49] => cmd_src_data[49].DATAIN
cmd_sink_data[50] => cmd_src_data[50].DATAIN
cmd_sink_data[51] => cmd_src_data[51].DATAIN
cmd_sink_data[52] => cmd_src_data[52].DATAIN
cmd_sink_data[53] => cmd_src_data[53].DATAIN
cmd_sink_data[54] => cmd_src_data[54].DATAIN
cmd_sink_data[55] => cmd_src_data[55].DATAIN
cmd_sink_data[56] => cmd_src_data[56].DATAIN
cmd_sink_data[57] => cmd_src_data[57].DATAIN
cmd_sink_data[58] => cmd_src_data[58].DATAIN
cmd_sink_data[59] => cmd_src_data[59].DATAIN
cmd_sink_data[60] => cmd_src_data[60].DATAIN
cmd_sink_data[61] => cmd_src_data[61].DATAIN
cmd_sink_data[62] => cmd_src_data[62].DATAIN
cmd_sink_data[63] => cmd_src_data[63].DATAIN
cmd_sink_data[64] => cmd_src_data[64].DATAIN
cmd_sink_data[64] => save_dest_id.IN1
cmd_sink_data[64] => nonposted_cmd_accepted.IN1
cmd_sink_data[64] => suppress.IN1
cmd_sink_data[65] => cmd_src_data[65].DATAIN
cmd_sink_data[66] => cmd_src_data[66].DATAIN
cmd_sink_data[67] => cmd_src_data[67].DATAIN
cmd_sink_data[68] => cmd_src_data[68].DATAIN
cmd_sink_data[69] => cmd_src_data[69].DATAIN
cmd_sink_data[70] => cmd_src_data[70].DATAIN
cmd_sink_data[71] => cmd_src_data[71].DATAIN
cmd_sink_data[72] => cmd_src_data[72].DATAIN
cmd_sink_data[73] => cmd_src_data[73].DATAIN
cmd_sink_data[74] => cmd_src_data[74].DATAIN
cmd_sink_data[75] => cmd_src_data[75].DATAIN
cmd_sink_data[76] => cmd_src_data[76].DATAIN
cmd_sink_data[77] => cmd_src_data[77].DATAIN
cmd_sink_data[78] => cmd_src_data[78].DATAIN
cmd_sink_data[79] => cmd_src_data[79].DATAIN
cmd_sink_data[80] => cmd_src_data[80].DATAIN
cmd_sink_data[81] => cmd_src_data[81].DATAIN
cmd_sink_data[82] => cmd_src_data[82].DATAIN
cmd_sink_data[83] => stage1_dest_changed.IN1
cmd_sink_data[83] => cmd_src_data[83].DATAIN
cmd_sink_data[83] => last_dest_id[0].DATAIN
cmd_sink_data[84] => cmd_src_data[84].DATAIN
cmd_sink_data[85] => cmd_src_data[85].DATAIN
cmd_sink_data[86] => cmd_src_data[86].DATAIN
cmd_sink_data[87] => cmd_src_data[87].DATAIN
cmd_sink_data[88] => cmd_src_data[88].DATAIN
cmd_sink_data[89] => cmd_src_data[89].DATAIN
cmd_sink_data[90] => cmd_src_data[90].DATAIN
cmd_sink_data[91] => cmd_src_data[91].DATAIN
cmd_sink_data[92] => cmd_src_data[92].DATAIN
cmd_sink_data[93] => cmd_src_data[93].DATAIN
cmd_sink_channel[0] => cmd_src_valid.IN1
cmd_sink_channel[0] => cmd_src_channel[0].DATAIN
cmd_sink_channel[0] => last_channel[0].DATAIN
cmd_sink_channel[1] => cmd_src_valid.IN1
cmd_sink_channel[1] => cmd_src_channel[1].DATAIN
cmd_sink_channel[1] => last_channel[1].DATAIN
cmd_sink_startofpacket => cmd_src_startofpacket.DATAIN
cmd_sink_endofpacket => nonposted_cmd_accepted.IN0
cmd_sink_endofpacket => cmd_src_endofpacket.DATAIN
cmd_sink_ready <= stage2_ready.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[0] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[1] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[0] <= cmd_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[1] <= cmd_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[2] <= cmd_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[3] <= cmd_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[4] <= cmd_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[5] <= cmd_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[6] <= cmd_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[7] <= cmd_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[8] <= cmd_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[9] <= cmd_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[10] <= cmd_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[11] <= cmd_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[12] <= cmd_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[13] <= cmd_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[14] <= cmd_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[15] <= cmd_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[16] <= cmd_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[17] <= cmd_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[18] <= cmd_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[19] <= cmd_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[20] <= cmd_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[21] <= cmd_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[22] <= cmd_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[23] <= cmd_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[24] <= cmd_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[25] <= cmd_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[26] <= cmd_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[27] <= cmd_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[28] <= cmd_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[29] <= cmd_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[30] <= cmd_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[31] <= cmd_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[32] <= cmd_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[33] <= cmd_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[34] <= cmd_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[35] <= cmd_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[36] <= cmd_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[37] <= cmd_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[38] <= cmd_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[39] <= cmd_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[40] <= cmd_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[41] <= cmd_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[42] <= cmd_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[43] <= cmd_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[44] <= cmd_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[45] <= cmd_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[46] <= cmd_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[47] <= cmd_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[48] <= cmd_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[49] <= cmd_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[50] <= cmd_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[51] <= cmd_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[52] <= cmd_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[53] <= cmd_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[54] <= cmd_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[55] <= cmd_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[56] <= cmd_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[57] <= cmd_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[58] <= cmd_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[59] <= cmd_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[60] <= cmd_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[61] <= cmd_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[62] <= cmd_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[63] <= cmd_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[64] <= cmd_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[65] <= cmd_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[66] <= cmd_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[67] <= cmd_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[68] <= cmd_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[69] <= cmd_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[70] <= cmd_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[71] <= cmd_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[72] <= cmd_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[73] <= cmd_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[74] <= cmd_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[75] <= cmd_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[76] <= cmd_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[77] <= cmd_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[78] <= cmd_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[79] <= cmd_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[80] <= cmd_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[81] <= cmd_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[82] <= cmd_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[83] <= cmd_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[84] <= cmd_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[85] <= cmd_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[86] <= cmd_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[87] <= cmd_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[88] <= cmd_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[89] <= cmd_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[90] <= cmd_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[91] <= cmd_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[92] <= cmd_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[93] <= cmd_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[0] <= cmd_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[1] <= cmd_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_startofpacket <= cmd_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_endofpacket <= cmd_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_ready => nonposted_cmd_accepted.IN1
cmd_src_ready => stage2_ready.DATAA
rsp_sink_valid => response_accepted.IN0
rsp_sink_valid => rsp_src_valid.DATAIN
rsp_sink_data[0] => rsp_src_data[0].DATAIN
rsp_sink_data[1] => rsp_src_data[1].DATAIN
rsp_sink_data[2] => rsp_src_data[2].DATAIN
rsp_sink_data[3] => rsp_src_data[3].DATAIN
rsp_sink_data[4] => rsp_src_data[4].DATAIN
rsp_sink_data[5] => rsp_src_data[5].DATAIN
rsp_sink_data[6] => rsp_src_data[6].DATAIN
rsp_sink_data[7] => rsp_src_data[7].DATAIN
rsp_sink_data[8] => rsp_src_data[8].DATAIN
rsp_sink_data[9] => rsp_src_data[9].DATAIN
rsp_sink_data[10] => rsp_src_data[10].DATAIN
rsp_sink_data[11] => rsp_src_data[11].DATAIN
rsp_sink_data[12] => rsp_src_data[12].DATAIN
rsp_sink_data[13] => rsp_src_data[13].DATAIN
rsp_sink_data[14] => rsp_src_data[14].DATAIN
rsp_sink_data[15] => rsp_src_data[15].DATAIN
rsp_sink_data[16] => rsp_src_data[16].DATAIN
rsp_sink_data[17] => rsp_src_data[17].DATAIN
rsp_sink_data[18] => rsp_src_data[18].DATAIN
rsp_sink_data[19] => rsp_src_data[19].DATAIN
rsp_sink_data[20] => rsp_src_data[20].DATAIN
rsp_sink_data[21] => rsp_src_data[21].DATAIN
rsp_sink_data[22] => rsp_src_data[22].DATAIN
rsp_sink_data[23] => rsp_src_data[23].DATAIN
rsp_sink_data[24] => rsp_src_data[24].DATAIN
rsp_sink_data[25] => rsp_src_data[25].DATAIN
rsp_sink_data[26] => rsp_src_data[26].DATAIN
rsp_sink_data[27] => rsp_src_data[27].DATAIN
rsp_sink_data[28] => rsp_src_data[28].DATAIN
rsp_sink_data[29] => rsp_src_data[29].DATAIN
rsp_sink_data[30] => rsp_src_data[30].DATAIN
rsp_sink_data[31] => rsp_src_data[31].DATAIN
rsp_sink_data[32] => rsp_src_data[32].DATAIN
rsp_sink_data[33] => rsp_src_data[33].DATAIN
rsp_sink_data[34] => rsp_src_data[34].DATAIN
rsp_sink_data[35] => rsp_src_data[35].DATAIN
rsp_sink_data[36] => rsp_src_data[36].DATAIN
rsp_sink_data[37] => rsp_src_data[37].DATAIN
rsp_sink_data[38] => rsp_src_data[38].DATAIN
rsp_sink_data[39] => rsp_src_data[39].DATAIN
rsp_sink_data[40] => rsp_src_data[40].DATAIN
rsp_sink_data[41] => rsp_src_data[41].DATAIN
rsp_sink_data[42] => rsp_src_data[42].DATAIN
rsp_sink_data[43] => rsp_src_data[43].DATAIN
rsp_sink_data[44] => rsp_src_data[44].DATAIN
rsp_sink_data[45] => rsp_src_data[45].DATAIN
rsp_sink_data[46] => rsp_src_data[46].DATAIN
rsp_sink_data[47] => rsp_src_data[47].DATAIN
rsp_sink_data[48] => rsp_src_data[48].DATAIN
rsp_sink_data[49] => rsp_src_data[49].DATAIN
rsp_sink_data[50] => rsp_src_data[50].DATAIN
rsp_sink_data[51] => rsp_src_data[51].DATAIN
rsp_sink_data[52] => rsp_src_data[52].DATAIN
rsp_sink_data[53] => rsp_src_data[53].DATAIN
rsp_sink_data[54] => rsp_src_data[54].DATAIN
rsp_sink_data[55] => rsp_src_data[55].DATAIN
rsp_sink_data[56] => rsp_src_data[56].DATAIN
rsp_sink_data[57] => rsp_src_data[57].DATAIN
rsp_sink_data[58] => rsp_src_data[58].DATAIN
rsp_sink_data[59] => rsp_src_data[59].DATAIN
rsp_sink_data[60] => rsp_src_data[60].DATAIN
rsp_sink_data[61] => rsp_src_data[61].DATAIN
rsp_sink_data[62] => rsp_src_data[62].DATAIN
rsp_sink_data[63] => rsp_src_data[63].DATAIN
rsp_sink_data[64] => rsp_src_data[64].DATAIN
rsp_sink_data[65] => rsp_src_data[65].DATAIN
rsp_sink_data[66] => rsp_src_data[66].DATAIN
rsp_sink_data[67] => rsp_src_data[67].DATAIN
rsp_sink_data[68] => rsp_src_data[68].DATAIN
rsp_sink_data[69] => rsp_src_data[69].DATAIN
rsp_sink_data[70] => rsp_src_data[70].DATAIN
rsp_sink_data[71] => rsp_src_data[71].DATAIN
rsp_sink_data[72] => rsp_src_data[72].DATAIN
rsp_sink_data[73] => rsp_src_data[73].DATAIN
rsp_sink_data[74] => rsp_src_data[74].DATAIN
rsp_sink_data[75] => rsp_src_data[75].DATAIN
rsp_sink_data[76] => rsp_src_data[76].DATAIN
rsp_sink_data[77] => rsp_src_data[77].DATAIN
rsp_sink_data[78] => rsp_src_data[78].DATAIN
rsp_sink_data[79] => rsp_src_data[79].DATAIN
rsp_sink_data[80] => rsp_src_data[80].DATAIN
rsp_sink_data[81] => rsp_src_data[81].DATAIN
rsp_sink_data[82] => rsp_src_data[82].DATAIN
rsp_sink_data[83] => rsp_src_data[83].DATAIN
rsp_sink_data[84] => rsp_src_data[84].DATAIN
rsp_sink_data[85] => rsp_src_data[85].DATAIN
rsp_sink_data[86] => rsp_src_data[86].DATAIN
rsp_sink_data[87] => rsp_src_data[87].DATAIN
rsp_sink_data[88] => rsp_src_data[88].DATAIN
rsp_sink_data[89] => rsp_src_data[89].DATAIN
rsp_sink_data[90] => rsp_src_data[90].DATAIN
rsp_sink_data[91] => rsp_src_data[91].DATAIN
rsp_sink_data[92] => rsp_src_data[92].DATAIN
rsp_sink_data[93] => rsp_src_data[93].DATAIN
rsp_sink_channel[0] => rsp_src_channel[0].DATAIN
rsp_sink_channel[1] => rsp_src_channel[1].DATAIN
rsp_sink_startofpacket => rsp_src_startofpacket.DATAIN
rsp_sink_endofpacket => response_accepted.IN1
rsp_sink_endofpacket => rsp_src_endofpacket.DATAIN
rsp_sink_ready <= rsp_src_ready.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_valid <= rsp_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[0] <= rsp_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[1] <= rsp_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[2] <= rsp_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[3] <= rsp_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[4] <= rsp_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[5] <= rsp_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[6] <= rsp_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[7] <= rsp_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[8] <= rsp_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[9] <= rsp_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[10] <= rsp_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[11] <= rsp_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[12] <= rsp_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[13] <= rsp_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[14] <= rsp_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[15] <= rsp_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[16] <= rsp_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[17] <= rsp_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[18] <= rsp_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[19] <= rsp_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[20] <= rsp_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[21] <= rsp_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[22] <= rsp_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[23] <= rsp_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[24] <= rsp_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[25] <= rsp_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[26] <= rsp_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[27] <= rsp_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[28] <= rsp_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[29] <= rsp_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[30] <= rsp_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[31] <= rsp_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[32] <= rsp_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[33] <= rsp_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[34] <= rsp_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[35] <= rsp_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[36] <= rsp_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[37] <= rsp_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[38] <= rsp_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[39] <= rsp_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[40] <= rsp_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[41] <= rsp_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[42] <= rsp_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[43] <= rsp_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[44] <= rsp_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[45] <= rsp_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[46] <= rsp_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[47] <= rsp_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[48] <= rsp_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[49] <= rsp_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[50] <= rsp_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[51] <= rsp_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[52] <= rsp_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[53] <= rsp_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[54] <= rsp_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[55] <= rsp_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[56] <= rsp_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[57] <= rsp_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[58] <= rsp_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[59] <= rsp_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[60] <= rsp_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[61] <= rsp_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[62] <= rsp_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[63] <= rsp_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[64] <= rsp_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[65] <= rsp_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[66] <= rsp_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[67] <= rsp_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[68] <= rsp_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[69] <= rsp_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[70] <= rsp_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[71] <= rsp_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[72] <= rsp_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[73] <= rsp_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[74] <= rsp_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[75] <= rsp_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[76] <= rsp_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[77] <= rsp_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[78] <= rsp_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[79] <= rsp_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[80] <= rsp_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[81] <= rsp_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[82] <= rsp_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[83] <= rsp_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[84] <= rsp_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[85] <= rsp_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[86] <= rsp_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[87] <= rsp_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[88] <= rsp_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[89] <= rsp_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[90] <= rsp_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[91] <= rsp_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[92] <= rsp_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[93] <= rsp_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[0] <= rsp_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[1] <= rsp_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_startofpacket <= rsp_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_endofpacket <= rsp_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_ready => response_accepted.IN1
rsp_src_ready => rsp_sink_ready.DATAIN


|master_example|amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
clk => clk.IN1
reset_out <= r_sync_rst.DB_MAX_OUTPUT_PORT_TYPE
reset_req <= r_early_rst.DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_demux:cmd_xbar_demux
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_demux_001:cmd_xbar_demux_001
sink_valid[0] => src0_valid.IN0
sink_valid[1] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => locked.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => locked.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux_001
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => locked.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => locked.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_demux:rsp_xbar_demux
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_cmd_xbar_demux:rsp_xbar_demux_001
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_rsp_xbar_mux:rsp_xbar_mux
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[67] => last_cycle.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[67] => last_cycle.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= request[0].DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= request[1].DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_rsp_xbar_mux:rsp_xbar_mux_001
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[67] => last_cycle.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[67] => last_cycle.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= request[0].DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= request[1].DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|master_example|amm_master_qsys:amm_master_inst|amm_master_qsys_irq_mapper:irq_mapper
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sender_irq[0] <= <GND>
sender_irq[1] <= <GND>
sender_irq[2] <= <GND>
sender_irq[3] <= <GND>
sender_irq[4] <= <GND>
sender_irq[5] <= <GND>
sender_irq[6] <= <GND>
sender_irq[7] <= <GND>
sender_irq[8] <= <GND>
sender_irq[9] <= <GND>
sender_irq[10] <= <GND>
sender_irq[11] <= <GND>
sender_irq[12] <= <GND>
sender_irq[13] <= <GND>
sender_irq[14] <= <GND>
sender_irq[15] <= <GND>


|master_example|user_logic:user_logic_inst
clk => read_data[0].CLK
clk => read_data[1].CLK
clk => read_data[2].CLK
clk => read_data[3].CLK
clk => read_data[4].CLK
clk => read_data[5].CLK
clk => read_data[6].CLK
clk => read_data[7].CLK
clk => read_data[8].CLK
clk => read_data[9].CLK
clk => read_data[10].CLK
clk => read_data[11].CLK
clk => read_data[12].CLK
clk => read_data[13].CLK
clk => read_data[14].CLK
clk => read_data[15].CLK
clk => read_data[16].CLK
clk => read_data[17].CLK
clk => read_data[18].CLK
clk => read_data[19].CLK
clk => read_data[20].CLK
clk => read_data[21].CLK
clk => read_data[22].CLK
clk => read_data[23].CLK
clk => read_data[24].CLK
clk => read_data[25].CLK
clk => read_data[26].CLK
clk => read_data[27].CLK
clk => read_data[28].CLK
clk => read_data[29].CLK
clk => read_data[30].CLK
clk => read_data[31].CLK
clk => wr_data[0].CLK
clk => wr_data[1].CLK
clk => wr_data[2].CLK
clk => wr_data[3].CLK
clk => wr_data[4].CLK
clk => wr_data[5].CLK
clk => wr_data[6].CLK
clk => wr_data[7].CLK
clk => wr_data[8].CLK
clk => wr_data[9].CLK
clk => wr_data[10].CLK
clk => wr_data[11].CLK
clk => wr_data[12].CLK
clk => wr_data[13].CLK
clk => wr_data[14].CLK
clk => wr_data[15].CLK
clk => wr_data[16].CLK
clk => wr_data[17].CLK
clk => wr_data[18].CLK
clk => wr_data[19].CLK
clk => wr_data[20].CLK
clk => wr_data[21].CLK
clk => wr_data[22].CLK
clk => wr_data[23].CLK
clk => wr_data[24].CLK
clk => wr_data[25].CLK
clk => wr_data[26].CLK
clk => wr_data[27].CLK
clk => wr_data[28].CLK
clk => wr_data[29].CLK
clk => wr_data[30].CLK
clk => wr_data[31].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
clk => state[24].CLK
clk => state[25].CLK
clk => state[26].CLK
clk => state[27].CLK
clk => state[28].CLK
clk => state[29].CLK
clk => state[30].CLK
clk => state[31].CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
clk => address[9].CLK
clk => address[10].CLK
clk => address[11].CLK
clk => address[12].CLK
clk => address[13].CLK
clk => address[14].CLK
clk => address[15].CLK
clk => address[16].CLK
clk => address[17].CLK
clk => address[18].CLK
clk => address[19].CLK
clk => address[20].CLK
clk => address[21].CLK
clk => address[22].CLK
clk => address[23].CLK
clk => address[24].CLK
clk => address[25].CLK
clk => address[26].CLK
reset => address[26].DATAIN
reset => address[3].DATAIN
reset => address[2].DATAIN
reset => address[1].DATAIN
reset => address[0].DATAIN
reset => wr_data[31].DATAIN
reset => wr_data[30].DATAIN
reset => wr_data[29].DATAIN
reset => wr_data[28].DATAIN
reset => wr_data[19].DATAIN
reset => wr_data[18].DATAIN
reset => wr_data[17].DATAIN
reset => wr_data[16].DATAIN
reset => wr_data[15].DATAIN
reset => wr_data[13].DATAIN
reset => wr_data[12].DATAIN
reset => wr_data[11].DATAIN
reset => wr_data[10].DATAIN
reset => wr_data[9].DATAIN
reset => wr_data[7].DATAIN
reset => wr_data[6].DATAIN
reset => wr_data[5].DATAIN
reset => wr_data[3].DATAIN
reset => wr_data[1].DATAIN
reset => wr_data[0].DATAIN
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
reset => read_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => display_data.OUTPUTSELECT
rdwr_cntl => always2.IN0
rdwr_cntl => always0.IN1
rdwr_cntl => always2.IN0
n_action => always2.IN1
n_action => always2.IN1
indicator <= always0.DB_MAX_OUTPUT_PORT_TYPE
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
add_data_sel => display_data.OUTPUTSELECT
read_address[0] => ~NO_FANOUT~
read_address[1] => ~NO_FANOUT~
read_address[2] => ~NO_FANOUT~
read_address[3] => ~NO_FANOUT~
read_address[4] => ~NO_FANOUT~
read_address[5] => ~NO_FANOUT~
read_address[6] => ~NO_FANOUT~
read_address[7] => ~NO_FANOUT~
read_address[8] => ~NO_FANOUT~
read_address[9] => ~NO_FANOUT~
read_address[10] => ~NO_FANOUT~
read_address[11] => ~NO_FANOUT~
read_address[12] => ~NO_FANOUT~
read_address[13] => ~NO_FANOUT~
read_address[14] => ~NO_FANOUT~
read_address[15] => ~NO_FANOUT~
read_address[16] => ~NO_FANOUT~
read_address[17] => ~NO_FANOUT~
read_address[18] => ~NO_FANOUT~
read_address[19] => ~NO_FANOUT~
read_address[20] => ~NO_FANOUT~
read_address[21] => ~NO_FANOUT~
read_address[22] => ~NO_FANOUT~
read_address[23] => ~NO_FANOUT~
read_address[24] => ~NO_FANOUT~
read_address[25] => ~NO_FANOUT~
read_address[26] => ~NO_FANOUT~
display_data[0] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[1] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[2] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[3] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[4] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[5] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[6] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[7] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[8] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[9] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[10] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[11] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[12] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[13] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[14] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[15] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[16] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[17] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[18] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[19] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[20] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[21] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[22] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[23] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[24] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[25] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[26] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[27] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[28] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[29] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[30] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
display_data[31] <= display_data.DB_MAX_OUTPUT_PORT_TYPE
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_done => nextState.OUTPUTSELECT
write_control_fixed_location <= <VCC>
write_control_write_base[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[10] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[11] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[12] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[13] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[14] <= address[14].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[15] <= address[15].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[16] <= address[16].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[17] <= address[17].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[18] <= address[18].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[19] <= address[19].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[20] <= address[20].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[21] <= address[21].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[22] <= address[22].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[23] <= address[23].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[24] <= address[24].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[25] <= address[25].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_base[26] <= address[26].DB_MAX_OUTPUT_PORT_TYPE
write_control_write_length[0] <= <GND>
write_control_write_length[1] <= <GND>
write_control_write_length[2] <= <VCC>
write_control_write_length[3] <= <GND>
write_control_write_length[4] <= <GND>
write_control_write_length[5] <= <GND>
write_control_write_length[6] <= <GND>
write_control_write_length[7] <= <GND>
write_control_write_length[8] <= <GND>
write_control_write_length[9] <= <GND>
write_control_write_length[10] <= <GND>
write_control_write_length[11] <= <GND>
write_control_write_length[12] <= <GND>
write_control_write_length[13] <= <GND>
write_control_write_length[14] <= <GND>
write_control_write_length[15] <= <GND>
write_control_write_length[16] <= <GND>
write_control_write_length[17] <= <GND>
write_control_write_length[18] <= <GND>
write_control_write_length[19] <= <GND>
write_control_write_length[20] <= <GND>
write_control_write_length[21] <= <GND>
write_control_write_length[22] <= <GND>
write_control_write_length[23] <= <GND>
write_control_write_length[24] <= <GND>
write_control_write_length[25] <= <GND>
write_control_write_length[26] <= <GND>
write_control_go <= write_control_go.DB_MAX_OUTPUT_PORT_TYPE
write_user_write_buffer <= write_user_write_buffer.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[0] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[1] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[2] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[3] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[4] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[5] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[6] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[7] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[8] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[9] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[10] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[11] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[12] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[13] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[14] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[15] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[16] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[17] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[18] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[19] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[20] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[21] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[22] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[23] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[24] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[25] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[26] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[27] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[28] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[29] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[30] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_data[31] <= write_user_buffer_data.DB_MAX_OUTPUT_PORT_TYPE
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_buffer_data.OUTPUTSELECT
write_user_buffer_full => write_user_write_buffer.DATAB
write_user_buffer_full => write_control_go.DATAB
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_done => nextState.OUTPUTSELECT
read_control_fixed_location <= <VCC>
read_control_read_base[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[10] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[11] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[12] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[13] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[14] <= address[14].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[15] <= address[15].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[16] <= address[16].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[17] <= address[17].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[18] <= address[18].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[19] <= address[19].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[20] <= address[20].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[21] <= address[21].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[22] <= address[22].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[23] <= address[23].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[24] <= address[24].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[25] <= address[25].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_base[26] <= address[26].DB_MAX_OUTPUT_PORT_TYPE
read_control_read_length[0] <= <GND>
read_control_read_length[1] <= <GND>
read_control_read_length[2] <= <VCC>
read_control_read_length[3] <= <GND>
read_control_read_length[4] <= <GND>
read_control_read_length[5] <= <GND>
read_control_read_length[6] <= <GND>
read_control_read_length[7] <= <GND>
read_control_read_length[8] <= <GND>
read_control_read_length[9] <= <GND>
read_control_read_length[10] <= <GND>
read_control_read_length[11] <= <GND>
read_control_read_length[12] <= <GND>
read_control_read_length[13] <= <GND>
read_control_read_length[14] <= <GND>
read_control_read_length[15] <= <GND>
read_control_read_length[16] <= <GND>
read_control_read_length[17] <= <GND>
read_control_read_length[18] <= <GND>
read_control_read_length[19] <= <GND>
read_control_read_length[20] <= <GND>
read_control_read_length[21] <= <GND>
read_control_read_length[22] <= <GND>
read_control_read_length[23] <= <GND>
read_control_read_length[24] <= <GND>
read_control_read_length[25] <= <GND>
read_control_read_length[26] <= <GND>
read_control_go <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
read_user_read_buffer <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
read_user_buffer_output_data[0] => nextRead_data[0].DATAB
read_user_buffer_output_data[1] => nextRead_data[1].DATAB
read_user_buffer_output_data[2] => nextRead_data[2].DATAB
read_user_buffer_output_data[3] => nextRead_data[3].DATAB
read_user_buffer_output_data[4] => nextRead_data[4].DATAB
read_user_buffer_output_data[5] => nextRead_data[5].DATAB
read_user_buffer_output_data[6] => nextRead_data[6].DATAB
read_user_buffer_output_data[7] => nextRead_data[7].DATAB
read_user_buffer_output_data[8] => nextRead_data[8].DATAB
read_user_buffer_output_data[9] => nextRead_data[9].DATAB
read_user_buffer_output_data[10] => nextRead_data[10].DATAB
read_user_buffer_output_data[11] => nextRead_data[11].DATAB
read_user_buffer_output_data[12] => nextRead_data[12].DATAB
read_user_buffer_output_data[13] => nextRead_data[13].DATAB
read_user_buffer_output_data[14] => nextRead_data[14].DATAB
read_user_buffer_output_data[15] => nextRead_data[15].DATAB
read_user_buffer_output_data[16] => nextRead_data[16].DATAB
read_user_buffer_output_data[17] => nextRead_data[17].DATAB
read_user_buffer_output_data[18] => nextRead_data[18].DATAB
read_user_buffer_output_data[19] => nextRead_data[19].DATAB
read_user_buffer_output_data[20] => nextRead_data[20].DATAB
read_user_buffer_output_data[21] => nextRead_data[21].DATAB
read_user_buffer_output_data[22] => nextRead_data[22].DATAB
read_user_buffer_output_data[23] => nextRead_data[23].DATAB
read_user_buffer_output_data[24] => nextRead_data[24].DATAB
read_user_buffer_output_data[25] => nextRead_data[25].DATAB
read_user_buffer_output_data[26] => nextRead_data[26].DATAB
read_user_buffer_output_data[27] => nextRead_data[27].DATAB
read_user_buffer_output_data[28] => nextRead_data[28].DATAB
read_user_buffer_output_data[29] => nextRead_data[29].DATAB
read_user_buffer_output_data[30] => nextRead_data[30].DATAB
read_user_buffer_output_data[31] => nextRead_data[31].DATAB
read_user_data_available => ~NO_FANOUT~


|master_example|SEG_HEX:hex0
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0
oHEX_D[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|master_example|SEG_HEX:hex1
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0
oHEX_D[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|master_example|SEG_HEX:hex2
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0
oHEX_D[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|master_example|SEG_HEX:hex3
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0
oHEX_D[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|master_example|SEG_HEX:hex4
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0
oHEX_D[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|master_example|SEG_HEX:hex5
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0
oHEX_D[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|master_example|SEG_HEX:hex6
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0
oHEX_D[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|master_example|SEG_HEX:hex7
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0
oHEX_D[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oHEX_D[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


