
I2C.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000029e  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000005  00800100  00800100  00000312  2**0
                  ALLOC
  2 .stab         000006cc  00000000  00000000  00000314  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000085  00000000  00000000  000009e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000020  00000000  00000000  00000a65  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 0000008c  00000000  00000000  00000a85  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000197  00000000  00000000  00000b11  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000000d1  00000000  00000000  00000ca8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000002ab  00000000  00000000  00000d79  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000050  00000000  00000000  00001024  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000111  00000000  00000000  00001074  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_pubtypes 0000001e  00000000  00000000  00001185  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	19 c0       	rjmp	.+50     	; 0x34 <__ctors_end>
   2:	28 c0       	rjmp	.+80     	; 0x54 <__bad_interrupt>
   4:	27 c0       	rjmp	.+78     	; 0x54 <__bad_interrupt>
   6:	26 c0       	rjmp	.+76     	; 0x54 <__bad_interrupt>
   8:	25 c0       	rjmp	.+74     	; 0x54 <__bad_interrupt>
   a:	24 c0       	rjmp	.+72     	; 0x54 <__bad_interrupt>
   c:	23 c0       	rjmp	.+70     	; 0x54 <__bad_interrupt>
   e:	22 c0       	rjmp	.+68     	; 0x54 <__bad_interrupt>
  10:	21 c0       	rjmp	.+66     	; 0x54 <__bad_interrupt>
  12:	20 c0       	rjmp	.+64     	; 0x54 <__bad_interrupt>
  14:	1f c0       	rjmp	.+62     	; 0x54 <__bad_interrupt>
  16:	1e c0       	rjmp	.+60     	; 0x54 <__bad_interrupt>
  18:	1d c0       	rjmp	.+58     	; 0x54 <__bad_interrupt>
  1a:	1c c0       	rjmp	.+56     	; 0x54 <__bad_interrupt>
  1c:	1b c0       	rjmp	.+54     	; 0x54 <__bad_interrupt>
  1e:	1a c0       	rjmp	.+52     	; 0x54 <__bad_interrupt>
  20:	19 c0       	rjmp	.+50     	; 0x54 <__bad_interrupt>
  22:	18 c0       	rjmp	.+48     	; 0x54 <__bad_interrupt>
  24:	17 c0       	rjmp	.+46     	; 0x54 <__bad_interrupt>
  26:	16 c0       	rjmp	.+44     	; 0x54 <__bad_interrupt>
  28:	15 c0       	rjmp	.+42     	; 0x54 <__bad_interrupt>
  2a:	14 c0       	rjmp	.+40     	; 0x54 <__bad_interrupt>
  2c:	13 c0       	rjmp	.+38     	; 0x54 <__bad_interrupt>
  2e:	12 c0       	rjmp	.+36     	; 0x54 <__bad_interrupt>
  30:	74 c0       	rjmp	.+232    	; 0x11a <__vector_24>
  32:	10 c0       	rjmp	.+32     	; 0x54 <__bad_interrupt>

00000034 <__ctors_end>:
  34:	11 24       	eor	r1, r1
  36:	1f be       	out	0x3f, r1	; 63
  38:	cf ef       	ldi	r28, 0xFF	; 255
  3a:	d2 e0       	ldi	r29, 0x02	; 2
  3c:	de bf       	out	0x3e, r29	; 62
  3e:	cd bf       	out	0x3d, r28	; 61

00000040 <__do_clear_bss>:
  40:	11 e0       	ldi	r17, 0x01	; 1
  42:	a0 e0       	ldi	r26, 0x00	; 0
  44:	b1 e0       	ldi	r27, 0x01	; 1
  46:	01 c0       	rjmp	.+2      	; 0x4a <.do_clear_bss_start>

00000048 <.do_clear_bss_loop>:
  48:	1d 92       	st	X+, r1

0000004a <.do_clear_bss_start>:
  4a:	a5 30       	cpi	r26, 0x05	; 5
  4c:	b1 07       	cpc	r27, r17
  4e:	e1 f7       	brne	.-8      	; 0x48 <.do_clear_bss_loop>
  50:	02 d0       	rcall	.+4      	; 0x56 <main>
  52:	23 c1       	rjmp	.+582    	; 0x29a <_exit>

00000054 <__bad_interrupt>:
  54:	d5 cf       	rjmp	.-86     	; 0x0 <__vectors>

00000056 <main>:

volatile char test_send = 0;


int main(void)
{
  56:	df 93       	push	r29
  58:	cf 93       	push	r28
  5a:	cd b7       	in	r28, 0x3d	; 61
  5c:	de b7       	in	r29, 0x3e	; 62
	init_all();
  5e:	06 d0       	rcall	.+12     	; 0x6c <init_all>
	init_i2c_slave_receiver(ADDRESS, 0, 1);
  60:	81 e0       	ldi	r24, 0x01	; 1
  62:	60 e0       	ldi	r22, 0x00	; 0
  64:	41 e0       	ldi	r20, 0x01	; 1
  66:	12 d0       	rcall	.+36     	; 0x8c <init_i2c_slave_receiver>
	sei();
  68:	78 94       	sei
	while(1);
  6a:	ff cf       	rjmp	.-2      	; 0x6a <main+0x14>

0000006c <init_all>:
	
}


void init_all()
{
  6c:	df 93       	push	r29
  6e:	cf 93       	push	r28
  70:	cd b7       	in	r28, 0x3d	; 61
  72:	de b7       	in	r29, 0x3e	; 62
	CLKPR = 1<<7;
  74:	81 e6       	ldi	r24, 0x61	; 97
  76:	90 e0       	ldi	r25, 0x00	; 0
  78:	20 e8       	ldi	r18, 0x80	; 128
  7a:	fc 01       	movw	r30, r24
  7c:	20 83       	st	Z, r18
	CLKPR = 0;
  7e:	81 e6       	ldi	r24, 0x61	; 97
  80:	90 e0       	ldi	r25, 0x00	; 0
  82:	fc 01       	movw	r30, r24
  84:	10 82       	st	Z, r1
}
  86:	cf 91       	pop	r28
  88:	df 91       	pop	r29
  8a:	08 95       	ret

0000008c <init_i2c_slave_receiver>:


void init_i2c_slave_receiver(unsigned char address, unsigned char mask, unsigned char respond_to_announce)
{
  8c:	df 93       	push	r29
  8e:	cf 93       	push	r28
  90:	00 d0       	rcall	.+0      	; 0x92 <init_i2c_slave_receiver+0x6>
  92:	0f 92       	push	r0
  94:	cd b7       	in	r28, 0x3d	; 61
  96:	de b7       	in	r29, 0x3e	; 62
  98:	89 83       	std	Y+1, r24	; 0x01
  9a:	6a 83       	std	Y+2, r22	; 0x02
  9c:	4b 83       	std	Y+3, r20	; 0x03
	motor_command[0] = 0;
  9e:	10 92 03 01 	sts	0x0103, r1
	motor_command[1] = 0;
  a2:	10 92 04 01 	sts	0x0104, r1
	DDRD = 0x1F;
  a6:	8a e2       	ldi	r24, 0x2A	; 42
  a8:	90 e0       	ldi	r25, 0x00	; 0
  aa:	2f e1       	ldi	r18, 0x1F	; 31
  ac:	fc 01       	movw	r30, r24
  ae:	20 83       	st	Z, r18
	PORTD = 0;
  b0:	8b e2       	ldi	r24, 0x2B	; 43
  b2:	90 e0       	ldi	r25, 0x00	; 0
  b4:	fc 01       	movw	r30, r24
  b6:	10 82       	st	Z, r1
	TWAR = address << 1; // sets the slave address
  b8:	8a eb       	ldi	r24, 0xBA	; 186
  ba:	90 e0       	ldi	r25, 0x00	; 0
  bc:	29 81       	ldd	r18, Y+1	; 0x01
  be:	22 0f       	add	r18, r18
  c0:	fc 01       	movw	r30, r24
  c2:	20 83       	st	Z, r18
	if(respond_to_announce)
  c4:	8b 81       	ldd	r24, Y+3	; 0x03
  c6:	88 23       	and	r24, r24
  c8:	49 f0       	breq	.+18     	; 0xdc <init_i2c_slave_receiver+0x50>
	{
		TWAR |= 1;
  ca:	8a eb       	ldi	r24, 0xBA	; 186
  cc:	90 e0       	ldi	r25, 0x00	; 0
  ce:	2a eb       	ldi	r18, 0xBA	; 186
  d0:	30 e0       	ldi	r19, 0x00	; 0
  d2:	f9 01       	movw	r30, r18
  d4:	20 81       	ld	r18, Z
  d6:	21 60       	ori	r18, 0x01	; 1
  d8:	fc 01       	movw	r30, r24
  da:	20 83       	st	Z, r18
	}	
	TWAMR = mask << 1;
  dc:	8d eb       	ldi	r24, 0xBD	; 189
  de:	90 e0       	ldi	r25, 0x00	; 0
  e0:	2a 81       	ldd	r18, Y+2	; 0x02
  e2:	22 0f       	add	r18, r18
  e4:	fc 01       	movw	r30, r24
  e6:	20 83       	st	Z, r18
	TWDR = 0xFF;
  e8:	8b eb       	ldi	r24, 0xBB	; 187
  ea:	90 e0       	ldi	r25, 0x00	; 0
  ec:	2f ef       	ldi	r18, 0xFF	; 255
  ee:	fc 01       	movw	r30, r24
  f0:	20 83       	st	Z, r18
	TWCR = TWI_COMM_MASK;
  f2:	8c eb       	ldi	r24, 0xBC	; 188
  f4:	90 e0       	ldi	r25, 0x00	; 0
  f6:	25 ec       	ldi	r18, 0xC5	; 197
  f8:	fc 01       	movw	r30, r24
  fa:	20 83       	st	Z, r18
	PORTD |= 1;	
  fc:	8b e2       	ldi	r24, 0x2B	; 43
  fe:	90 e0       	ldi	r25, 0x00	; 0
 100:	2b e2       	ldi	r18, 0x2B	; 43
 102:	30 e0       	ldi	r19, 0x00	; 0
 104:	f9 01       	movw	r30, r18
 106:	20 81       	ld	r18, Z
 108:	21 60       	ori	r18, 0x01	; 1
 10a:	fc 01       	movw	r30, r24
 10c:	20 83       	st	Z, r18
}
 10e:	0f 90       	pop	r0
 110:	0f 90       	pop	r0
 112:	0f 90       	pop	r0
 114:	cf 91       	pop	r28
 116:	df 91       	pop	r29
 118:	08 95       	ret

0000011a <__vector_24>:

ISR(TWI_vect)
{	
 11a:	1f 92       	push	r1
 11c:	0f 92       	push	r0
 11e:	0f b6       	in	r0, 0x3f	; 63
 120:	0f 92       	push	r0
 122:	11 24       	eor	r1, r1
 124:	2f 93       	push	r18
 126:	3f 93       	push	r19
 128:	8f 93       	push	r24
 12a:	9f 93       	push	r25
 12c:	ef 93       	push	r30
 12e:	ff 93       	push	r31
 130:	df 93       	push	r29
 132:	cf 93       	push	r28
 134:	0f 92       	push	r0
 136:	cd b7       	in	r28, 0x3d	; 61
 138:	de b7       	in	r29, 0x3e	; 62
	unsigned char status = TWSR & 0xF8;
 13a:	89 eb       	ldi	r24, 0xB9	; 185
 13c:	90 e0       	ldi	r25, 0x00	; 0
 13e:	fc 01       	movw	r30, r24
 140:	80 81       	ld	r24, Z
 142:	88 7f       	andi	r24, 0xF8	; 248
 144:	89 83       	std	Y+1, r24	; 0x01
	PORTD = status >> 2;
 146:	8b e2       	ldi	r24, 0x2B	; 43
 148:	90 e0       	ldi	r25, 0x00	; 0
 14a:	29 81       	ldd	r18, Y+1	; 0x01
 14c:	26 95       	lsr	r18
 14e:	26 95       	lsr	r18
 150:	fc 01       	movw	r30, r24
 152:	20 83       	st	Z, r18
	switch(status)
 154:	89 81       	ldd	r24, Y+1	; 0x01
 156:	88 2f       	mov	r24, r24
 158:	90 e0       	ldi	r25, 0x00	; 0
 15a:	80 39       	cpi	r24, 0x90	; 144
 15c:	91 05       	cpc	r25, r1
 15e:	41 f1       	breq	.+80     	; 0x1b0 <__vector_24+0x96>
 160:	81 39       	cpi	r24, 0x91	; 145
 162:	91 05       	cpc	r25, r1
 164:	54 f4       	brge	.+20     	; 0x17a <__vector_24+0x60>
 166:	80 37       	cpi	r24, 0x70	; 112
 168:	91 05       	cpc	r25, r1
 16a:	d1 f0       	breq	.+52     	; 0x1a0 <__vector_24+0x86>
 16c:	80 38       	cpi	r24, 0x80	; 128
 16e:	91 05       	cpc	r25, r1
 170:	f9 f0       	breq	.+62     	; 0x1b0 <__vector_24+0x96>
 172:	80 36       	cpi	r24, 0x60	; 96
 174:	91 05       	cpc	r25, r1
 176:	a1 f0       	breq	.+40     	; 0x1a0 <__vector_24+0x86>
			break;
		case(0xC8): // Last data byte has been transmitted
			TWCR = TWI_COMM_MASK & ~(1<<TWEA); // switched to non addressed slave mode, sla will be recog
			break;
		default: // Something unexpected happened
			break;
 178:	82 c0       	rjmp	.+260    	; 0x27e <__vector_24+0x164>

ISR(TWI_vect)
{	
	unsigned char status = TWSR & 0xF8;
	PORTD = status >> 2;
	switch(status)
 17a:	88 3a       	cpi	r24, 0xA8	; 168
 17c:	91 05       	cpc	r25, r1
 17e:	e9 f1       	breq	.+122    	; 0x1fa <__vector_24+0xe0>
 180:	89 3a       	cpi	r24, 0xA9	; 169
 182:	91 05       	cpc	r25, r1
 184:	24 f4       	brge	.+8      	; 0x18e <__vector_24+0x74>
 186:	80 3a       	cpi	r24, 0xA0	; 160
 188:	91 05       	cpc	r25, r1
 18a:	69 f1       	breq	.+90     	; 0x1e6 <__vector_24+0xcc>
			break;
		case(0xC8): // Last data byte has been transmitted
			TWCR = TWI_COMM_MASK & ~(1<<TWEA); // switched to non addressed slave mode, sla will be recog
			break;
		default: // Something unexpected happened
			break;
 18c:	78 c0       	rjmp	.+240    	; 0x27e <__vector_24+0x164>

ISR(TWI_vect)
{	
	unsigned char status = TWSR & 0xF8;
	PORTD = status >> 2;
	switch(status)
 18e:	88 3b       	cpi	r24, 0xB8	; 184
 190:	91 05       	cpc	r25, r1
 192:	09 f4       	brne	.+2      	; 0x196 <__vector_24+0x7c>
 194:	5b c0       	rjmp	.+182    	; 0x24c <__vector_24+0x132>
 196:	88 3c       	cpi	r24, 0xC8	; 200
 198:	91 05       	cpc	r25, r1
 19a:	09 f4       	brne	.+2      	; 0x19e <__vector_24+0x84>
 19c:	66 c0       	rjmp	.+204    	; 0x26a <__vector_24+0x150>
			break;
		case(0xC8): // Last data byte has been transmitted
			TWCR = TWI_COMM_MASK & ~(1<<TWEA); // switched to non addressed slave mode, sla will be recog
			break;
		default: // Something unexpected happened
			break;
 19e:	6f c0       	rjmp	.+222    	; 0x27e <__vector_24+0x164>
	switch(status)
	{
		// The following are commands received in SRx mode
		case(0x60): // own SLA + W has been received, ACK returned
		case(0x70): // own GA has been received, ACK returned
			pointer = 0;
 1a0:	10 92 00 01 	sts	0x0100, r1
			TWCR = TWI_COMM_MASK; // Data byte will be received and ACK returned
 1a4:	8c eb       	ldi	r24, 0xBC	; 188
 1a6:	90 e0       	ldi	r25, 0x00	; 0
 1a8:	25 ec       	ldi	r18, 0xC5	; 197
 1aa:	fc 01       	movw	r30, r24
 1ac:	20 83       	st	Z, r18
			break;
 1ae:	67 c0       	rjmp	.+206    	; 0x27e <__vector_24+0x164>
		case(0x80): // already addressed with SLA, data has been received and ACK returned
		case(0x90): // already addressed with GA, data has been received and ACK returned
			if(pointer < 2)
 1b0:	80 91 00 01 	lds	r24, 0x0100
 1b4:	82 30       	cpi	r24, 0x02	; 2
 1b6:	88 f4       	brcc	.+34     	; 0x1da <__vector_24+0xc0>
			{
				motor_command[pointer] = TWDR;
 1b8:	80 91 00 01 	lds	r24, 0x0100
 1bc:	88 2f       	mov	r24, r24
 1be:	90 e0       	ldi	r25, 0x00	; 0
 1c0:	2b eb       	ldi	r18, 0xBB	; 187
 1c2:	30 e0       	ldi	r19, 0x00	; 0
 1c4:	f9 01       	movw	r30, r18
 1c6:	20 81       	ld	r18, Z
 1c8:	8d 5f       	subi	r24, 0xFD	; 253
 1ca:	9e 4f       	sbci	r25, 0xFE	; 254
 1cc:	fc 01       	movw	r30, r24
 1ce:	20 83       	st	Z, r18
				pointer++;
 1d0:	80 91 00 01 	lds	r24, 0x0100
 1d4:	8f 5f       	subi	r24, 0xFF	; 255
 1d6:	80 93 00 01 	sts	0x0100, r24
			}		
			TWCR = TWI_COMM_MASK; // Data byte will be received and ACK returned
 1da:	8c eb       	ldi	r24, 0xBC	; 188
 1dc:	90 e0       	ldi	r25, 0x00	; 0
 1de:	25 ec       	ldi	r18, 0xC5	; 197
 1e0:	fc 01       	movw	r30, r24
 1e2:	20 83       	st	Z, r18
			break;
 1e4:	4c c0       	rjmp	.+152    	; 0x27e <__vector_24+0x164>
		case(0xA0): // STOP condition or repeated START condition 
			TWCR = 0; // Switch to the not addressed slave mode, but SLA will be recognized
 1e6:	8c eb       	ldi	r24, 0xBC	; 188
 1e8:	90 e0       	ldi	r25, 0x00	; 0
 1ea:	fc 01       	movw	r30, r24
 1ec:	10 82       	st	Z, r1
			TWCR = TWI_COMM_MASK;
 1ee:	8c eb       	ldi	r24, 0xBC	; 188
 1f0:	90 e0       	ldi	r25, 0x00	; 0
 1f2:	25 ec       	ldi	r18, 0xC5	; 197
 1f4:	fc 01       	movw	r30, r24
 1f6:	20 83       	st	Z, r18
			break;				
 1f8:	42 c0       	rjmp	.+132    	; 0x27e <__vector_24+0x164>
		// The following are commands received in STx mode
		case(0xA8): // Own SLA+R has been received, ACK has been returned
			if(motor_command[0] == 0x01)
 1fa:	80 91 03 01 	lds	r24, 0x0103
 1fe:	81 30       	cpi	r24, 0x01	; 1
 200:	99 f4       	brne	.+38     	; 0x228 <__vector_24+0x10e>
			{
				PORTD |= 1;
 202:	8b e2       	ldi	r24, 0x2B	; 43
 204:	90 e0       	ldi	r25, 0x00	; 0
 206:	2b e2       	ldi	r18, 0x2B	; 43
 208:	30 e0       	ldi	r19, 0x00	; 0
 20a:	f9 01       	movw	r30, r18
 20c:	20 81       	ld	r18, Z
 20e:	21 60       	ori	r18, 0x01	; 1
 210:	fc 01       	movw	r30, r24
 212:	20 83       	st	Z, r18
				TWDR = 0x08;
 214:	8b eb       	ldi	r24, 0xBB	; 187
 216:	90 e0       	ldi	r25, 0x00	; 0
 218:	28 e0       	ldi	r18, 0x08	; 8
 21a:	fc 01       	movw	r30, r24
 21c:	20 83       	st	Z, r18
				TWCR = TWI_COMM_MASK & (~(1<<TWEA));
 21e:	8c eb       	ldi	r24, 0xBC	; 188
 220:	90 e0       	ldi	r25, 0x00	; 0
 222:	25 e8       	ldi	r18, 0x85	; 133
 224:	fc 01       	movw	r30, r24
 226:	20 83       	st	Z, r18
			}
			if(motor_command[0] == 0x02)
 228:	80 91 03 01 	lds	r24, 0x0103
 22c:	82 30       	cpi	r24, 0x02	; 2
 22e:	21 f5       	brne	.+72     	; 0x278 <__vector_24+0x15e>
			{
				TWDR = 0x0a;
 230:	8b eb       	ldi	r24, 0xBB	; 187
 232:	90 e0       	ldi	r25, 0x00	; 0
 234:	2a e0       	ldi	r18, 0x0A	; 10
 236:	fc 01       	movw	r30, r24
 238:	20 83       	st	Z, r18
				TWCR = TWI_COMM_MASK;
 23a:	8c eb       	ldi	r24, 0xBC	; 188
 23c:	90 e0       	ldi	r25, 0x00	; 0
 23e:	25 ec       	ldi	r18, 0xC5	; 197
 240:	fc 01       	movw	r30, r24
 242:	20 83       	st	Z, r18
				test_send = 1;
 244:	81 e0       	ldi	r24, 0x01	; 1
 246:	80 93 01 01 	sts	0x0101, r24
			}
			
			break;
 24a:	19 c0       	rjmp	.+50     	; 0x27e <__vector_24+0x164>
		case(0xB8):	// Data byte in TWDR has bee Txed, ACK received

			
			if(motor_command[0] == 0x02)
 24c:	80 91 03 01 	lds	r24, 0x0103
 250:	82 30       	cpi	r24, 0x02	; 2
 252:	a1 f4       	brne	.+40     	; 0x27c <__vector_24+0x162>
			{
				TWDR = 0x09;
 254:	8b eb       	ldi	r24, 0xBB	; 187
 256:	90 e0       	ldi	r25, 0x00	; 0
 258:	29 e0       	ldi	r18, 0x09	; 9
 25a:	fc 01       	movw	r30, r24
 25c:	20 83       	st	Z, r18
				TWCR = TWI_COMM_MASK & (~(1<<TWEA));			
 25e:	8c eb       	ldi	r24, 0xBC	; 188
 260:	90 e0       	ldi	r25, 0x00	; 0
 262:	25 e8       	ldi	r18, 0x85	; 133
 264:	fc 01       	movw	r30, r24
 266:	20 83       	st	Z, r18
			}						
				
			break;
 268:	0a c0       	rjmp	.+20     	; 0x27e <__vector_24+0x164>
		case(0xC8): // Last data byte has been transmitted
			TWCR = TWI_COMM_MASK & ~(1<<TWEA); // switched to non addressed slave mode, sla will be recog
 26a:	8c eb       	ldi	r24, 0xBC	; 188
 26c:	90 e0       	ldi	r25, 0x00	; 0
 26e:	25 e8       	ldi	r18, 0x85	; 133
 270:	fc 01       	movw	r30, r24
 272:	20 83       	st	Z, r18
			break;
 274:	00 00       	nop
 276:	03 c0       	rjmp	.+6      	; 0x27e <__vector_24+0x164>
				TWDR = 0x0a;
				TWCR = TWI_COMM_MASK;
				test_send = 1;
			}
			
			break;
 278:	00 00       	nop
 27a:	01 c0       	rjmp	.+2      	; 0x27e <__vector_24+0x164>
			{
				TWDR = 0x09;
				TWCR = TWI_COMM_MASK & (~(1<<TWEA));			
			}						
				
			break;
 27c:	00 00       	nop
			TWCR = TWI_COMM_MASK & ~(1<<TWEA); // switched to non addressed slave mode, sla will be recog
			break;
		default: // Something unexpected happened
			break;
	}
 27e:	0f 90       	pop	r0
 280:	cf 91       	pop	r28
 282:	df 91       	pop	r29
 284:	ff 91       	pop	r31
 286:	ef 91       	pop	r30
 288:	9f 91       	pop	r25
 28a:	8f 91       	pop	r24
 28c:	3f 91       	pop	r19
 28e:	2f 91       	pop	r18
 290:	0f 90       	pop	r0
 292:	0f be       	out	0x3f, r0	; 63
 294:	0f 90       	pop	r0
 296:	1f 90       	pop	r1
 298:	18 95       	reti

0000029a <_exit>:
 29a:	f8 94       	cli

0000029c <__stop_program>:
 29c:	ff cf       	rjmp	.-2      	; 0x29c <__stop_program>
