

================================================================
== Vitis HLS Report for 'Loop_realfft_be_rev_real_hi_proc5'
================================================================
* Date:           Fri Oct 15 15:55:02 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        zynq_lab_2_2020_be
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.803 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- realfft_be_rev_real_hi  |      256|      256|         2|          1|          1|   256|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     35|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     61|    -|
|Register         |        -|    -|      16|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      16|     96|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln117_fu_82_p2                |         +|   0|  0|  14|           9|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln117_fu_88_p2               |      icmp|   0|  0|  11|           9|          10|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  35|          24|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |i_reg_71                 |   9|          2|    9|         18|
    |real_spectrum_hi_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  61|         13|   13|         29|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_reg_71                 |  9|   0|    9|          0|
    |icmp_ln117_reg_114       |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 16|   0|   16|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_rev_real_hi_proc5|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_rev_real_hi_proc5|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_rev_real_hi_proc5|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_rev_real_hi_proc5|  return value|
|ap_continue                             |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_rev_real_hi_proc5|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_rev_real_hi_proc5|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_rev_real_hi_proc5|  return value|
|real_spectrum_hi_buf_M_real_V_address0  |  out|    8|   ap_memory|      real_spectrum_hi_buf_M_real_V|         array|
|real_spectrum_hi_buf_M_real_V_ce0       |  out|    1|   ap_memory|      real_spectrum_hi_buf_M_real_V|         array|
|real_spectrum_hi_buf_M_real_V_q0        |   in|   16|   ap_memory|      real_spectrum_hi_buf_M_real_V|         array|
|real_spectrum_hi_buf_M_imag_V_address0  |  out|    8|   ap_memory|      real_spectrum_hi_buf_M_imag_V|         array|
|real_spectrum_hi_buf_M_imag_V_ce0       |  out|    1|   ap_memory|      real_spectrum_hi_buf_M_imag_V|         array|
|real_spectrum_hi_buf_M_imag_V_q0        |   in|   16|   ap_memory|      real_spectrum_hi_buf_M_imag_V|         array|
|real_spectrum_hi_din                    |  out|   32|     ap_fifo|                   real_spectrum_hi|       pointer|
|real_spectrum_hi_full_n                 |   in|    1|     ap_fifo|                   real_spectrum_hi|       pointer|
|real_spectrum_hi_write                  |  out|    1|     ap_fifo|                   real_spectrum_hi|       pointer|
+----------------------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_spectrum_hi, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader18"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i = phi i9 %add_ln117, void, i9 0, void %newFuncRoot" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:117]   --->   Operation 7 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.82ns)   --->   "%add_ln117 = add i9 %i, i9 1" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:117]   --->   Operation 8 'add' 'add_ln117' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (1.66ns)   --->   "%icmp_ln117 = icmp_eq  i9 %i, i9 256" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:117]   --->   Operation 9 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void, void %.preheader.exitStub" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:117]   --->   Operation 11 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i9 %i" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:117]   --->   Operation 12 'zext' 'zext_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%real_spectrum_hi_buf_M_real_V_addr = getelementptr i16 %real_spectrum_hi_buf_M_real_V, i64 0, i64 %zext_ln117" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:119]   --->   Operation 13 'getelementptr' 'real_spectrum_hi_buf_M_real_V_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%real_spectrum_hi_buf_M_imag_V_addr = getelementptr i16 %real_spectrum_hi_buf_M_imag_V, i64 0, i64 %zext_ln117" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:119]   --->   Operation 14 'getelementptr' 'real_spectrum_hi_buf_M_imag_V_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (3.25ns)   --->   "%real_spectrum_hi_buf_M_real_V_load = load i8 %real_spectrum_hi_buf_M_real_V_addr" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 15 'load' 'real_spectrum_hi_buf_M_real_V_load' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 16 [2/2] (3.25ns)   --->   "%real_spectrum_hi_buf_M_imag_V_load = load i8 %real_spectrum_hi_buf_M_imag_V_addr" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 16 'load' 'real_spectrum_hi_buf_M_imag_V_load' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 6.80>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln119 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:119]   --->   Operation 17 'specpipeline' 'specpipeline_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:119]   --->   Operation 18 'specloopname' 'specloopname_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (3.25ns)   --->   "%real_spectrum_hi_buf_M_real_V_load = load i8 %real_spectrum_hi_buf_M_real_V_addr" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 19 'load' 'real_spectrum_hi_buf_M_real_V_load' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 20 [1/2] (3.25ns)   --->   "%real_spectrum_hi_buf_M_imag_V_load = load i8 %real_spectrum_hi_buf_M_imag_V_addr" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 20 'load' 'real_spectrum_hi_buf_M_imag_V_load' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %real_spectrum_hi_buf_M_imag_V_load, i16 %real_spectrum_hi_buf_M_real_V_load" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 21 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (3.54ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %real_spectrum_hi, i32 %tmp" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 22 'write' 'write_ln174' <Predicate = (!icmp_ln117)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln117 = br void %.preheader18" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/xfft2real.h:117]   --->   Operation 23 'br' 'br_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ real_spectrum_hi_buf_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ real_spectrum_hi_buf_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ real_spectrum_hi]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                  (specinterface    ) [ 00000]
br_ln0                             (br               ) [ 01110]
i                                  (phi              ) [ 00100]
add_ln117                          (add              ) [ 01110]
icmp_ln117                         (icmp             ) [ 00110]
empty                              (speclooptripcount) [ 00000]
br_ln117                           (br               ) [ 00000]
zext_ln117                         (zext             ) [ 00000]
real_spectrum_hi_buf_M_real_V_addr (getelementptr    ) [ 00110]
real_spectrum_hi_buf_M_imag_V_addr (getelementptr    ) [ 00110]
specpipeline_ln119                 (specpipeline     ) [ 00000]
specloopname_ln119                 (specloopname     ) [ 00000]
real_spectrum_hi_buf_M_real_V_load (load             ) [ 00000]
real_spectrum_hi_buf_M_imag_V_load (load             ) [ 00000]
tmp                                (bitconcatenate   ) [ 00000]
write_ln174                        (write            ) [ 00000]
br_ln117                           (br               ) [ 01110]
ret_ln0                            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="real_spectrum_hi_buf_M_real_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_spectrum_hi_buf_M_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="real_spectrum_hi_buf_M_imag_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_spectrum_hi_buf_M_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="real_spectrum_hi">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_spectrum_hi"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="write_ln174_write_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="0" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="0" index="2" bw="32" slack="0"/>
<pin id="42" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="45" class="1004" name="real_spectrum_hi_buf_M_real_V_addr_gep_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="16" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="0" index="2" bw="9" slack="0"/>
<pin id="49" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_spectrum_hi_buf_M_real_V_addr/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="real_spectrum_hi_buf_M_imag_V_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="9" slack="0"/>
<pin id="56" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_spectrum_hi_buf_M_imag_V_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="0"/>
<pin id="61" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="real_spectrum_hi_buf_M_real_V_load/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="real_spectrum_hi_buf_M_imag_V_load/2 "/>
</bind>
</comp>

<comp id="71" class="1005" name="i_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="9" slack="1"/>
<pin id="73" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="9" slack="0"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="1" slack="1"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="add_ln117_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln117_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="0"/>
<pin id="90" dir="0" index="1" bw="9" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln117_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="0" index="2" bw="16" slack="0"/>
<pin id="104" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="109" class="1005" name="add_ln117_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="9" slack="0"/>
<pin id="111" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln117 "/>
</bind>
</comp>

<comp id="114" class="1005" name="icmp_ln117_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln117 "/>
</bind>
</comp>

<comp id="118" class="1005" name="real_spectrum_hi_buf_M_real_V_addr_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="1"/>
<pin id="120" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="real_spectrum_hi_buf_M_real_V_addr "/>
</bind>
</comp>

<comp id="123" class="1005" name="real_spectrum_hi_buf_M_imag_V_addr_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="1"/>
<pin id="125" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="real_spectrum_hi_buf_M_imag_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="36" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="0" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="24" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="45" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="52" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="86"><net_src comp="75" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="75" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="75" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="99"><net_src comp="94" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="65" pin="3"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="59" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="108"><net_src comp="100" pin="3"/><net_sink comp="38" pin=2"/></net>

<net id="112"><net_src comp="82" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="117"><net_src comp="88" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="45" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="126"><net_src comp="52" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="65" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: real_spectrum_hi | {3 }
 - Input state : 
	Port: Loop_realfft_be_rev_real_hi_proc5 : real_spectrum_hi_buf_M_real_V | {2 3 }
	Port: Loop_realfft_be_rev_real_hi_proc5 : real_spectrum_hi_buf_M_imag_V | {2 3 }
  - Chain level:
	State 1
	State 2
		add_ln117 : 1
		icmp_ln117 : 1
		br_ln117 : 2
		zext_ln117 : 1
		real_spectrum_hi_buf_M_real_V_addr : 2
		real_spectrum_hi_buf_M_imag_V_addr : 2
		real_spectrum_hi_buf_M_real_V_load : 3
		real_spectrum_hi_buf_M_imag_V_load : 3
	State 3
		tmp : 1
		write_ln174 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln117_fu_82     |    0    |    14   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln117_fu_88    |    0    |    11   |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_38 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     zext_ln117_fu_94    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|        tmp_fu_100       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    25   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------+--------+
|                                          |   FF   |
+------------------------------------------+--------+
|             add_ln117_reg_109            |    9   |
|                 i_reg_71                 |    9   |
|            icmp_ln117_reg_114            |    1   |
|real_spectrum_hi_buf_M_imag_V_addr_reg_123|    8   |
|real_spectrum_hi_buf_M_real_V_addr_reg_118|    8   |
+------------------------------------------+--------+
|                   Total                  |   35   |
+------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_65 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   25   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   35   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   35   |   43   |
+-----------+--------+--------+--------+
