<profile>

<section name = "Vitis HLS Report for 'mac'" level="0">
<item name = "Date">Mon May 13 19:27:05 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">hls_component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">versalaicore</item>
<item name = "Target device">xcvc1902-vsva2197-2MP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.616 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_11_1">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 43, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 1, 36, 41, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 18, -</column>
<column name="Register">-, -, 17, -, -</column>
<specialColumn name="Available">1934, 1968, 1799680, 899840, 463</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="BUS_A_s_axi_U">BUS_A_s_axi, 0, 0, 36, 40, 0</column>
<column name="fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1">fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1, 0, 1, 0, 1, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln11_fu_118_p2">+, 0, 0, 7, 7, 1</column>
<column name="ap_condition_134">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln11_fu_128_p2">icmp, 0, 0, 32, 32, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">2, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">2, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">7, 2, 7, 14</column>
<column name="i_fu_50">7, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="c_addr_reg_186">7, 0, 7, 0</column>
<column name="i_fu_50">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_BUS_A_AWVALID">in, 1, s_axi, BUS_A, return void</column>
<column name="s_axi_BUS_A_AWREADY">out, 1, s_axi, BUS_A, return void</column>
<column name="s_axi_BUS_A_AWADDR">in, 4, s_axi, BUS_A, return void</column>
<column name="s_axi_BUS_A_WVALID">in, 1, s_axi, BUS_A, return void</column>
<column name="s_axi_BUS_A_WREADY">out, 1, s_axi, BUS_A, return void</column>
<column name="s_axi_BUS_A_WDATA">in, 32, s_axi, BUS_A, return void</column>
<column name="s_axi_BUS_A_WSTRB">in, 4, s_axi, BUS_A, return void</column>
<column name="s_axi_BUS_A_ARVALID">in, 1, s_axi, BUS_A, return void</column>
<column name="s_axi_BUS_A_ARREADY">out, 1, s_axi, BUS_A, return void</column>
<column name="s_axi_BUS_A_ARADDR">in, 4, s_axi, BUS_A, return void</column>
<column name="s_axi_BUS_A_RVALID">out, 1, s_axi, BUS_A, return void</column>
<column name="s_axi_BUS_A_RREADY">in, 1, s_axi, BUS_A, return void</column>
<column name="s_axi_BUS_A_RDATA">out, 32, s_axi, BUS_A, return void</column>
<column name="s_axi_BUS_A_RRESP">out, 2, s_axi, BUS_A, return void</column>
<column name="s_axi_BUS_A_BVALID">out, 1, s_axi, BUS_A, return void</column>
<column name="s_axi_BUS_A_BREADY">in, 1, s_axi, BUS_A, return void</column>
<column name="s_axi_BUS_A_BRESP">out, 2, s_axi, BUS_A, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, mac, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, mac, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, mac, return value</column>
<column name="a_address0">out, 7, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 32, ap_memory, a, array</column>
<column name="b_address0">out, 7, ap_memory, b, array</column>
<column name="b_ce0">out, 1, ap_memory, b, array</column>
<column name="b_q0">in, 32, ap_memory, b, array</column>
<column name="c_address0">out, 7, ap_memory, c, array</column>
<column name="c_ce0">out, 1, ap_memory, c, array</column>
<column name="c_we0">out, 1, ap_memory, c, array</column>
<column name="c_d0">out, 32, ap_memory, c, array</column>
<column name="c_address1">out, 7, ap_memory, c, array</column>
<column name="c_ce1">out, 1, ap_memory, c, array</column>
<column name="c_q1">in, 32, ap_memory, c, array</column>
<column name="size">in, 32, ap_none, size, scalar</column>
</table>
</item>
</section>
</profile>
