{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 16:24:28 2020 " "Info: Processing started: Sun Dec 13 16:24:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off F7 -c F7 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off F7 -c F7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/m2sme/barre_franche/components/diviseur_50m_1hz/diviseur_50m_1hz.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /altera/91sp2/quartus/m2sme/barre_franche/components/diviseur_50m_1hz/diviseur_50m_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Diviseur_50M_1hz-div " "Info (12022): Found design unit 1: Diviseur_50M_1hz-div" {  } { { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Diviseur_50M_1hz " "Info (12023): Found entity 1: Diviseur_50M_1hz" {  } { { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/m2sme/barre_franche/components/fonction_f7/fonction_f7.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /altera/91sp2/quartus/m2sme/barre_franche/components/fonction_f7/fonction_f7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fonction_F7-ar " "Info (12022): Found design unit 1: Fonction_F7-ar" {  } { { "../Components/Fonction_F7/Fonction_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Fonction_F7/Fonction_F7.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Fonction_F7 " "Info (12023): Found entity 1: Fonction_F7" {  } { { "../Components/Fonction_F7/Fonction_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Fonction_F7/Fonction_F7.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f7.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file f7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F7-ar " "Info (12022): Found design unit 1: F7-ar" {  } { { "F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/F7.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F7 " "Info (12023): Found entity 1: F7" {  } { { "F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/F7.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/m2sme/barre_franche/components/synchro_f7/synchro_f7.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /altera/91sp2/quartus/m2sme/barre_franche/components/synchro_f7/synchro_f7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Synchro_F7-ar " "Info (12022): Found design unit 1: Synchro_F7-ar" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Synchro_F7 " "Info (12023): Found entity 1: Synchro_F7" {  } { { "../Components/Synchro_F7/Synchro_F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Synchro_F7/Synchro_F7.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91sp2/quartus/m2sme/barre_franche/components/compteurbp/compteurbp.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file /altera/91sp2/quartus/m2sme/barre_franche/components/compteurbp/compteurbp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CompteurBP-ar " "Info (12022): Found design unit 1: CompteurBP-ar" {  } { { "../Components/CompteurBP/CompteurBP.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/CompteurBP/CompteurBP.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CompteurBP " "Info (12023): Found entity 1: CompteurBP" {  } { { "../Components/CompteurBP/CompteurBP.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/CompteurBP/CompteurBP.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "F7 " "Info (12127): Elaborating entity \"F7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fonction_F7 Fonction_F7:uF7 " "Info (12128): Elaborating entity \"Fonction_F7\" for hierarchy \"Fonction_F7:uF7\"" {  } { { "F7.vhd" "uF7" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/F7.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Diviseur_50M_1hz Diviseur_50M_1hz:udiv1hz " "Info (12128): Elaborating entity \"Diviseur_50M_1hz\" for hierarchy \"Diviseur_50M_1hz:udiv1hz\"" {  } { { "F7.vhd" "udiv1hz" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/F7.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "code_fonction\[0\] GND " "Warning (13410): Pin \"code_fonction\[0\]\" is stuck at GND" {  } { { "F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/F7.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "code_fonction\[1\] GND " "Warning (13410): Pin \"code_fonction\[1\]\" is stuck at GND" {  } { { "F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/F7.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "code_fonction\[2\] GND " "Warning (13410): Pin \"code_fonction\[2\]\" is stuck at GND" {  } { { "F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/F7.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "code_fonction\[3\] GND " "Warning (13410): Pin \"code_fonction\[3\]\" is stuck at GND" {  } { { "F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/F7.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info (286030): Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning (21074): Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "Warning (15610): No output dependent on input pin \"reset\"" {  } { { "F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/F7.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Info (21057): Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info (21058): Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info (21059): Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Info (21061): Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Info: Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 16:24:33 2020 " "Info: Processing ended: Sun Dec 13 16:24:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 16:24:34 2020 " "Info: Processing started: Sun Dec 13 16:24:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off F7 -c F7 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off F7 -c F7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "F7 EP4CE22F17C6 " "Info (119006): Selected device EP4CE22F17C6 for design \"F7\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Info (176445): Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Info (176445): Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Info (176445): Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info (169124): Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/" { { 0 { 0 ""} 0 196 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/" { { 0 { 0 ""} 0 198 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/" { { 0 { 0 ""} 0 200 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/" { { 0 { 0 ""} 0 202 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/" { { 0 { 0 ""} 0 204 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "F7.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'F7.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Info (176353): Automatically promoted node clk_50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "F7.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/F7.vhd" 8 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/" { { 0 { 0 ""} 0 190 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Diviseur_50M_1hz:udiv1hz\|clkout  " "Info (176353): Automatically promoted node Diviseur_50M_1hz:udiv1hz\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Diviseur_50M_1hz:udiv1hz\|clkout~1 " "Info (176357): Destination node Diviseur_50M_1hz:udiv1hz\|clkout~1" {  } { { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 7 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Diviseur_50M_1hz:udiv1hz|clkout~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/" { { 0 { 0 ""} 0 95 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 7 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Diviseur_50M_1hz:udiv1hz|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/" { { 0 { 0 ""} 0 57 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info (170195): Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X10_Y11 X20_Y22 " "Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Info: Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 16:24:44 2020 " "Info: Processing ended: Sun Dec 13 16:24:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 16:24:46 2020 " "Info: Processing started: Sun Dec 13 16:24:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off F7 -c F7 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off F7 -c F7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 16:24:46 2020 " "Info: Processing started: Sun Dec 13 16:24:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta F7 -c F7 " "Info: Command: quartus_sta F7 -c F7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "F7.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'F7.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50M clk_50M " "Info (332105): create_clock -period 1.000 -name clk_50M clk_50M" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Diviseur_50M_1hz:udiv1hz\|clkout Diviseur_50M_1hz:udiv1hz\|clkout " "Info (332105): create_clock -period 1.000 -name Diviseur_50M_1hz:udiv1hz\|clkout Diviseur_50M_1hz:udiv1hz\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.508 " "Info (332146): Worst-case setup slack is -3.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.508       -69.300 clk_50M  " "Info (332119):    -3.508       -69.300 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.483        -2.040 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info (332119):    -0.483        -2.040 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.075 " "Info (332146): Worst-case hold slack is -0.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075        -0.075 clk_50M  " "Info (332119):    -0.075        -0.075 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info (332119):     0.357         0.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -37.000 clk_50M  " "Info (332119):    -3.000       -37.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -8.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info (332119):    -1.000        -8.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.076 " "Info (332146): Worst-case setup slack is -3.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.076       -57.953 clk_50M  " "Info (332119):    -3.076       -57.953 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.350        -1.003 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info (332119):    -0.350        -1.003 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.042 " "Info (332146): Worst-case hold slack is -0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042        -0.042 clk_50M  " "Info (332119):    -0.042        -0.042 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info (332119):     0.312         0.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -37.000 clk_50M  " "Info (332119):    -3.000       -37.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -8.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info (332119):    -1.000        -8.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Info: Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 16:24:49 2020 " "Info: Processing ended: Sun Dec 13 16:24:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{Diviseur_50M_1hz:udiv1hz\|clkout\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -rise_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk_50M\}\] -fall_to \[get_clocks \{clk_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.490 " "Info (332146): Worst-case setup slack is -1.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.490       -24.450 clk_50M  " "Info (332119):    -1.490       -24.450 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196         0.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info (332119):     0.196         0.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.133 " "Info (332146): Worst-case hold slack is -0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.133        -0.133 clk_50M  " "Info (332119):    -0.133        -0.133 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info (332119):     0.187         0.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -38.853 clk_50M  " "Info (332119):    -3.000       -38.853 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -8.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info (332119):    -1.000        -8.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Info: Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 16:24:50 2020 " "Info: Processing ended: Sun Dec 13 16:24:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Info: Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 16:24:51 2020 " "Info: Processing started: Sun Dec 13 16:24:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off F7 -c F7 " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off F7 -c F7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "F7_6_1200mv_85c_slow.vho C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/simulation/modelsim/ simulation " "Info (204019): Generated file F7_6_1200mv_85c_slow.vho in folder \"C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "F7_6_1200mv_0c_slow.vho C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/simulation/modelsim/ simulation " "Info (204019): Generated file F7_6_1200mv_0c_slow.vho in folder \"C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "F7_min_1200mv_0c_fast.vho C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/simulation/modelsim/ simulation " "Info (204019): Generated file F7_min_1200mv_0c_fast.vho in folder \"C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "F7.vho C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/simulation/modelsim/ simulation " "Info (204019): Generated file F7.vho in folder \"C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "F7_6_1200mv_85c_vhd_slow.sdo C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/simulation/modelsim/ simulation " "Info (204019): Generated file F7_6_1200mv_85c_vhd_slow.sdo in folder \"C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "F7_6_1200mv_0c_vhd_slow.sdo C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/simulation/modelsim/ simulation " "Info (204019): Generated file F7_6_1200mv_0c_vhd_slow.sdo in folder \"C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "F7_min_1200mv_0c_vhd_fast.sdo C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/simulation/modelsim/ simulation " "Info (204019): Generated file F7_min_1200mv_0c_vhd_fast.sdo in folder \"C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "F7_vhd.sdo C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/simulation/modelsim/ simulation " "Info (204019): Generated file F7_vhd.sdo in folder \"C:/altera/91sp2/quartus/M2SME/Barre_Franche/F7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Info: Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 16:24:53 2020 " "Info: Processing ended: Sun Dec 13 16:24:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
