\hypertarget{struct__hw__port}{}\section{\+\_\+hw\+\_\+port Struct Reference}
\label{struct__hw__port}\index{\+\_\+hw\+\_\+port@{\+\_\+hw\+\_\+port}}


All P\+O\+RT module registers.  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+port.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__port__pcrn}{hw\+\_\+port\+\_\+pcrn\+\_\+t} \hyperlink{struct__hw__port_aa4e9f4b2d1c9b0eaf3ce105949af7748}{P\+C\+Rn} \mbox{[}32\mbox{]}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} \hyperlink{union__hw__port__gpclr}{hw\+\_\+port\+\_\+gpclr\+\_\+t} \hyperlink{struct__hw__port_a7be1ea0e268b67694b7a5b26c162271c}{G\+P\+C\+LR}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} \hyperlink{union__hw__port__gpchr}{hw\+\_\+port\+\_\+gpchr\+\_\+t} \hyperlink{struct__hw__port_ad965ade02f781e2e39a2653daaa7cb35}{G\+P\+C\+HR}
\item 
uint8\+\_\+t {\bfseries \+\_\+reserved0} \mbox{[}24\mbox{]}\hypertarget{struct__hw__port_adf93df99a7ed5f2df2241eb7ab41f51f}{}\label{struct__hw__port_adf93df99a7ed5f2df2241eb7ab41f51f}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__port__isfr}{hw\+\_\+port\+\_\+isfr\+\_\+t} \hyperlink{struct__hw__port_add269ad945dcbd8df299be8865de7619}{I\+S\+FR}
\item 
uint8\+\_\+t {\bfseries \+\_\+reserved1} \mbox{[}28\mbox{]}\hypertarget{struct__hw__port_a519dbd52ccd32f9ad5b3dba748472777}{}\label{struct__hw__port_a519dbd52ccd32f9ad5b3dba748472777}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__port__dfer}{hw\+\_\+port\+\_\+dfer\+\_\+t} \hyperlink{struct__hw__port_a29394161f4e22165c9312a6a4573ecfe}{D\+F\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__port__dfcr}{hw\+\_\+port\+\_\+dfcr\+\_\+t} \hyperlink{struct__hw__port_a18a12b36c91a12fc7c448c5287ba0078}{D\+F\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__port__dfwr}{hw\+\_\+port\+\_\+dfwr\+\_\+t} \hyperlink{struct__hw__port_adedf67c6ef7d710b5d501beb3ad5a0d7}{D\+F\+WR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
All P\+O\+RT module registers. 

\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+port@{\+\_\+hw\+\_\+port}!D\+F\+CR@{D\+F\+CR}}
\index{D\+F\+CR@{D\+F\+CR}!\+\_\+hw\+\_\+port@{\+\_\+hw\+\_\+port}}
\subsubsection[{\texorpdfstring{D\+F\+CR}{DFCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+port\+\_\+dfcr\+\_\+t} \+\_\+hw\+\_\+port\+::\+D\+F\+CR}\hypertarget{struct__hw__port_a18a12b36c91a12fc7c448c5287ba0078}{}\label{struct__hw__port_a18a12b36c91a12fc7c448c5287ba0078}
\mbox{[}0x\+C4\mbox{]} Digital Filter Clock Register \index{\+\_\+hw\+\_\+port@{\+\_\+hw\+\_\+port}!D\+F\+ER@{D\+F\+ER}}
\index{D\+F\+ER@{D\+F\+ER}!\+\_\+hw\+\_\+port@{\+\_\+hw\+\_\+port}}
\subsubsection[{\texorpdfstring{D\+F\+ER}{DFER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+port\+\_\+dfer\+\_\+t} \+\_\+hw\+\_\+port\+::\+D\+F\+ER}\hypertarget{struct__hw__port_a29394161f4e22165c9312a6a4573ecfe}{}\label{struct__hw__port_a29394161f4e22165c9312a6a4573ecfe}
\mbox{[}0x\+C0\mbox{]} Digital Filter Enable Register \index{\+\_\+hw\+\_\+port@{\+\_\+hw\+\_\+port}!D\+F\+WR@{D\+F\+WR}}
\index{D\+F\+WR@{D\+F\+WR}!\+\_\+hw\+\_\+port@{\+\_\+hw\+\_\+port}}
\subsubsection[{\texorpdfstring{D\+F\+WR}{DFWR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+port\+\_\+dfwr\+\_\+t} \+\_\+hw\+\_\+port\+::\+D\+F\+WR}\hypertarget{struct__hw__port_adedf67c6ef7d710b5d501beb3ad5a0d7}{}\label{struct__hw__port_adedf67c6ef7d710b5d501beb3ad5a0d7}
\mbox{[}0x\+C8\mbox{]} Digital Filter Width Register \index{\+\_\+hw\+\_\+port@{\+\_\+hw\+\_\+port}!G\+P\+C\+HR@{G\+P\+C\+HR}}
\index{G\+P\+C\+HR@{G\+P\+C\+HR}!\+\_\+hw\+\_\+port@{\+\_\+hw\+\_\+port}}
\subsubsection[{\texorpdfstring{G\+P\+C\+HR}{GPCHR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} {\bf hw\+\_\+port\+\_\+gpchr\+\_\+t} \+\_\+hw\+\_\+port\+::\+G\+P\+C\+HR}\hypertarget{struct__hw__port_ad965ade02f781e2e39a2653daaa7cb35}{}\label{struct__hw__port_ad965ade02f781e2e39a2653daaa7cb35}
\mbox{[}0x84\mbox{]} Global Pin Control High Register \index{\+\_\+hw\+\_\+port@{\+\_\+hw\+\_\+port}!G\+P\+C\+LR@{G\+P\+C\+LR}}
\index{G\+P\+C\+LR@{G\+P\+C\+LR}!\+\_\+hw\+\_\+port@{\+\_\+hw\+\_\+port}}
\subsubsection[{\texorpdfstring{G\+P\+C\+LR}{GPCLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} {\bf hw\+\_\+port\+\_\+gpclr\+\_\+t} \+\_\+hw\+\_\+port\+::\+G\+P\+C\+LR}\hypertarget{struct__hw__port_a7be1ea0e268b67694b7a5b26c162271c}{}\label{struct__hw__port_a7be1ea0e268b67694b7a5b26c162271c}
\mbox{[}0x80\mbox{]} Global Pin Control Low Register \index{\+\_\+hw\+\_\+port@{\+\_\+hw\+\_\+port}!I\+S\+FR@{I\+S\+FR}}
\index{I\+S\+FR@{I\+S\+FR}!\+\_\+hw\+\_\+port@{\+\_\+hw\+\_\+port}}
\subsubsection[{\texorpdfstring{I\+S\+FR}{ISFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+port\+\_\+isfr\+\_\+t} \+\_\+hw\+\_\+port\+::\+I\+S\+FR}\hypertarget{struct__hw__port_add269ad945dcbd8df299be8865de7619}{}\label{struct__hw__port_add269ad945dcbd8df299be8865de7619}
\mbox{[}0x\+A0\mbox{]} Interrupt Status Flag Register \index{\+\_\+hw\+\_\+port@{\+\_\+hw\+\_\+port}!P\+C\+Rn@{P\+C\+Rn}}
\index{P\+C\+Rn@{P\+C\+Rn}!\+\_\+hw\+\_\+port@{\+\_\+hw\+\_\+port}}
\subsubsection[{\texorpdfstring{P\+C\+Rn}{PCRn}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+port\+\_\+pcrn\+\_\+t} \+\_\+hw\+\_\+port\+::\+P\+C\+Rn\mbox{[}32\mbox{]}}\hypertarget{struct__hw__port_aa4e9f4b2d1c9b0eaf3ce105949af7748}{}\label{struct__hw__port_aa4e9f4b2d1c9b0eaf3ce105949af7748}
\mbox{[}0x0\mbox{]} Pin Control Register n 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+port.\+h\end{DoxyCompactItemize}
