--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml ULA_Test.twx ULA_Test.ncd -o ULA_Test.twr ULA_Test.pcf

Design file:              ULA_Test.ncd
Physical constraint file: ULA_Test.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock entrada<1>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
entrada<0>  |    3.785(R)|   -1.075(R)|entrada_1_IBUF    |   0.000|
entrada<2>  |    2.706(R)|    0.111(R)|entrada_1_IBUF    |   0.000|
entrada<3>  |    2.719(R)|   -0.181(R)|entrada_1_IBUF    |   0.000|
------------+------------+------------+------------------+--------+

Clock entrada<1> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
overflow    |    8.287(R)|entrada_1_IBUF    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLKIN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKIN          |    6.478|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock entrada<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
entrada<1>     |    2.721|    2.721|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
entrada<0>     |carryOut       |    8.418|
entrada<0>     |saida<0>       |    8.698|
entrada<0>     |saida<1>       |   10.810|
entrada<0>     |saida<2>       |   10.378|
entrada<0>     |saida<3>       |   11.370|
entrada<0>     |saida<4>       |    9.555|
entrada<0>     |saida<5>       |    9.442|
entrada<0>     |saida<6>       |    9.545|
entrada<0>     |saida<7>       |    9.584|
entrada<1>     |carryOut       |    8.761|
entrada<1>     |overflow       |    8.189|
entrada<1>     |saida<0>       |   10.015|
entrada<1>     |saida<1>       |   12.275|
entrada<1>     |saida<2>       |   11.817|
entrada<1>     |saida<3>       |   12.230|
entrada<1>     |saida<4>       |   11.040|
entrada<1>     |saida<5>       |   10.927|
entrada<1>     |saida<6>       |   11.030|
entrada<1>     |saida<7>       |   11.069|
entrada<2>     |carryOut       |    8.746|
entrada<2>     |overflow       |    8.174|
entrada<2>     |saida<0>       |    9.150|
entrada<2>     |saida<1>       |   11.288|
entrada<2>     |saida<2>       |   10.607|
entrada<2>     |saida<3>       |   10.909|
entrada<2>     |saida<4>       |    9.674|
entrada<2>     |saida<5>       |    9.561|
entrada<2>     |saida<6>       |    9.664|
entrada<2>     |saida<7>       |    9.703|
entrada<3>     |carryOut       |    8.759|
entrada<3>     |overflow       |    8.187|
entrada<3>     |saida<0>       |    8.095|
entrada<3>     |saida<1>       |   10.517|
entrada<3>     |saida<2>       |    9.827|
entrada<3>     |saida<3>       |   10.298|
entrada<3>     |saida<4>       |    8.496|
entrada<3>     |saida<5>       |    8.383|
entrada<3>     |saida<6>       |    8.486|
entrada<3>     |saida<7>       |    8.525|
---------------+---------------+---------+


Analysis completed Tue Oct  9 22:24:39 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 369 MB



