# CPU_RTL_Design
HDL implementation of 16-bit cpu with memory subsystem and parameterizable datapath
