Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/test_mux_isim_beh.exe -prj C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/test_mux_beh.prj work.test_mux 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/muxx.vhd" into library work
Parsing VHDL file "C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/test_mux.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:439 - "C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/test_mux.vhd" Line 46: Formal port salida_mux of mode out cannot be associated with actual port salida_mux of mode in
ERROR:HDLCompiler:439 - "C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/test_mux.vhd" Line 47: Formal port crs2 of mode in cannot be associated with actual port crs2 of mode out
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit test_mux in library work failed
