2009.
[9] Sorav Bansal and Dharmendra S. Modha. Car: Clock
with adaptive replacement. In Proceedings of the 3rd
USENIX Conference on File and Storage Technologies,
FAST ’04, pages 187–200, Berkeley, CA, USA, 2004.
USENIX Association.
[10] Samira Briongos, Gorka Irazoqui, Pedro Malagón, and
Thomas Eisenbarth. Cacheshield: Detecting cache at-
tacks through self-observation. In Proceedings of the
Eighth ACM Conference on Data and Application Secu-
rity and Privacy, CODASPY ’18, pages 224–235, New
York, NY, USA, 2018. ACM.
[11] Samira Briongos, Pedro Malagón, Juan-Mariano
de Goyeneche, and Jose M. Moya. Cache misses and
the recovery of the full aes 256 key. Applied Sciences,
9(5), 2019.
USENIX Association
29th USENIX Security Symposium    1981
[12] Samira Briongos, Pedro Malagón, José L. Risco-Martín,
and José M. Moya. Modeling side-channel cache attacks
on aes. In Proceedings of the Summer Computer Sim-
ulation Conference, SCSC ’16, pages 37:1–37:8, San
Diego, CA, USA, 2016. Society for Computer Simula-
tion International.
[13] Marco Chiappetta, Erkay Savas, and Cemal Yilmaz.
Real time detection of cache-based side-channel attacks
using hardware performance counters. Applied Soft
Computing, 49:1162 – 1174, 2016.
[14] Craig Disselkoen, David Kohlbrenner, Leo Porter, and
Dean Tullsen. Prime+abort: A timer-free high-precision
l3 cache attack using intel TSX. In 26th USENIX Se-
curity Symposium (USENIX Security 17), pages 51–67,
Vancouver, BC, 2017. USENIX Association.
[15] Fangfei Liu and Yuval Yarom and Qian Ge and Gernot
Heiser and Ruby B. Lee. Last level Cache Side Chan-
nel Attacks are Practical. In Proceedings of the 2015
IEEE Symposium on Security and Privacy, SP ’15, pages
605–622, Washington, DC, USA, 2015. IEEE Computer
Society.
[16] Qian Ge, Yuval Yarom, David Cock, and Gernot Heiser.
A survey of microarchitectural timing attacks and coun-
termeasures on contemporary hardware. Journal of
Cryptographic Engineering, 8(1):1–27, Apr 2018.
[17] Daniel M. Gordon. A survey of fast exponentiation
methods. J. Algorithms, 27(1):129–146, April 1998.
[18] Daniel Gruss, Julian Lettner, Felix Schuster, Olya Ohri-
menko, Istvan Haller, and Manuel Costa. Strong and
efﬁcient cache side-channel protection using hardware
transactional memory. In 26th USENIX Security Sympo-
sium (USENIX Security 17), pages 217–233, Vancouver,
BC, 2017. USENIX Association.
[19] Daniel Gruss, Clémentine Maurice, and Stefan Man-
gard. Rowhammer.js: A remote software-induced fault
attack in javascript. In Proceedings of the 13th Inter-
national Conference on Detection of Intrusions and
Malware, and Vulnerability Assessment - Volume 9721,
DIMVA 2016, pages 300–321, Berlin, Heidelberg, 2016.
Springer-Verlag.
[20] Daniel Gruss, Clémentine Maurice, Klaus Wagner, and
Stefan Mangard. Flush+ﬂush: A fast and stealthy cache
attack. In 13th Conference on Detection of Intrusions
and Malware & Vulnerability Assessment (DIMVA),
2016.
[21] Daniel Gruss, Raphael Spreitzer, and Stefan Mangard.
Cache template attacks: Automating attacks on inclu-
sive last-level caches. In 24th USENIX Security Sympo-
sium (USENIX Security 15), pages 897–912, Washing-
ton, D.C., 2015. USENIX Association.
[22] David Gullasch, Endre Bangerter, and Stephan Krenn.
Cache Games – Bringing Access-Based Cache Attacks
on AES to Practice. In Proceedings of the 2011 IEEE
Symposium on Security and Privacy, SP ’11, pages 490–
505, Washington, DC, USA, 2011. IEEE Computer So-
ciety.
[23] Mehmet Sinan ˙Inci, Berk Gulmezoglu, Gorka Irazoqui,
Thomas Eisenbarth, and Berk Sunar. Cache Attacks En-
able Bulk Key Recovery on the Cloud. In Benedikt Gier-
lichs and Axel Y. Poschmann, editors, Cryptographic
Hardware and Embedded Systems – CHES 2016: 18th
International Conference, Santa Barbara, CA, USA, Au-
gust 17-19, 2016, Proceedings, 2016.
reference manual
(section
Intel® 64 and ia-32 architectures optimiza-
2.1.1.2), 2017.
[24] Intel.
tion
https://software.intel.com/sites/default/
files/managed/9e/bc/64-ia-32-architectures-
optimization-manual.pdf.
[25] G. Irazoqui, T. Eisenbarth, and B. Sunar. Systematic re-
verse engineering of cache slice selection in intel proces-
sors. In 2015 Euromicro Conference on Digital System
Design (DSD), volume 00, pages 629–636, Aug. 2015.
[26] Gorka Irazoqui, Thomas Eisenbarth, and Berk Sunar.
S$A: A Shared Cache Attack that Works Across Cores
and Deﬁes VM Sandboxing and its Application to AES.
In 36th IEEE Symposium on Security and Privacy (S&P
2015), pages 591–604, 2015.
[27] Gorka Irazoqui, Thomas Eisenbarth, and Berk Sunar.
Mascat: Preventing microarchitectural attacks before
distribution. In Proceedings of the Eighth ACM Con-
ference on Data and Application Security and Privacy,
CODASPY ’18, pages 377–388, New York, NY, USA,
2018. ACM.
[28] Gorka Irazoqui, Mehmet Sinan Inci, Thomas Eisenbarth,
and Berk Sunar. Lucky 13 strikes back. In Proceedings
of the 10th ACM Symposium on Information, Computer
and Communications Security, ASIA CCS ’15, pages
85–96, New York, NY, USA, 2015. ACM.
[29] F J. Corbato. A paging experiment with the multics
system. page 20, 07 1968.
[30] S. Jahagirdar, V. George, I. Sodhi, and R. Wells. Power
management of the third generation intel core micro
architecture formerly codenamed ivy bridge. In 2012
IEEE Hot Chips 24 Symposium (HCS), pages 1–49, Aug
2012.
1982    29th USENIX Security Symposium
USENIX Association
[31] Aamer Jaleel, Kevin B. Theobald, Simon C. Steely, Jr.,
and Joel Emer. High performance cache replacement
using re-reference interval prediction (rrip). In Proceed-
ings of the 37th Annual International Symposium on
Computer Architecture, ISCA ’10, pages 60–71, New
York, NY, USA, 2010. ACM.
[32] Taesoo Kim, Marcus Peinado, and Gloria Mainar-Ruiz.
Stealthmem: System-level protection against cache-
In Pre-
based side channel attacks in the cloud.
sented as part of the 21st USENIX Security Symposium
(USENIX Security 12), pages 189–204, Bellevue, WA,
2012. USENIX.
[33] Y. Kim, R. Daly, J. Kim, C. Fallin, J. H. Lee, D. Lee,
C. Wilkerson, K. Lai, and O. Mutlu. Flipping bits
in memory without accessing them: An experimental
study of dram disturbance errors. In 2014 ACM/IEEE
41st International Symposium on Computer Architecture
(ISCA), pages 361–372, June 2014.
[34] Paul Kocher, Jann Horn, Anders Fogh, , Daniel Genkin,
Daniel Gruss, Werner Haas, Mike Hamburg, Moritz
Lipp, Stefan Mangard, Thomas Prescher, Michael
Schwarz, and Yuval Yarom. Spectre attacks: Exploit-
ing speculative execution. In 40th IEEE Symposium on
Security and Privacy (S&P’19), 2019.
[35] David Kohlbrenner and Hovav Shacham.
Trusted
browsers for uncertain times. In 25th USENIX Secu-
rity Symposium (USENIX Security 16), pages 463–480,
Austin, TX, 2016. USENIX Association.
[36] Yusuf Kulah, Berkay Dincer, Cemal Yilmaz, and Erkay
Savas. Spydetector: An approach for detecting side-
International Journal of
channel attacks at runtime.
Information Security, Jun 2018.
[37] Peng Li, Debin Gao, and Michael K Reiter. Stopwatch:
a cloud architecture for timing channel mitigation. ACM
Transactions on Information and System Security (TIS-
SEC), 17(2):8, 2014.
[38] Moritz Lipp, Daniel Gruss, Raphael Spreitzer, Clémen-
tine Maurice, and Stefan Mangard. ARMageddon:
Cache Attacks on Mobile Devices. In 25th USENIX
Security Symposium, USENIX Security 16, Austin, TX,
USA, August 10-12, 2016., pages 549–564, 2016.
[39] Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas
Prescher, Werner Haas, Anders Fogh, Jann Horn, Ste-
fan Mangard, Paul Kocher, Daniel Genkin, et al. Melt-
down: Reading kernel memory from user space. In 27th
USENIX Security Symposium (USENIX Security 18),
pages 973–990, 2018.
[40] F. Liu, Q. Ge, Y. Yarom, F. Mckeen, C. Rozas, G. Heiser,
and R. B. Lee. Catalyst: Defeating last-level cache side
channel attacks in cloud computing. In 2016 IEEE In-
ternational Symposium on High Performance Computer
Architecture (HPCA), pages 406–418, March 2016.
[41] Fangfei Liu and Ruby B. Lee. Random ﬁll cache
In Proceedings of the 47th Annual
architecture.
IEEE/ACM International Symposium on Microarchi-
tecture, MICRO-47, pages 203–215, Washington, DC,
USA, 2014. IEEE Computer Society.
[42] Robert Martin, John Demme, and Simha Sethumadha-
van. Timewarp: Rethinking timekeeping and perfor-
mance monitoring mechanisms to mitigate side-channel
attacks. In Proceedings of the 39th Annual International
Symposium on Computer Architecture, ISCA ’12, pages
118–129, Washington, DC, USA, 2012. IEEE Computer
Society.
[43] Clémentine Maurice, Christoph Neumann, Olivier Heen,
and Aurélien Francillon. C5: Cross-cores cache covert
channel. In Proceedings of the 12th International Con-
ference on Detection of Intrusions and Malware, and
Vulnerability Assessment - Volume 9148, DIMVA 2015,
pages 46–64, Berlin, Heidelberg, 2015. Springer-Verlag.
[44] Clémentine Maurice, Nicolas Scouarnec, Christoph Neu-
mann, Olivier Heen, and Aurélien Francillon. Reverse
engineering intel last-level cache complex addressing
using performance counters. In Proceedings of the 18th
International Symposium on Research in Attacks, Intru-
sions, and Defenses - Volume 9404, RAID 2015, pages
48–65, New York, NY, USA, 2015. Springer-Verlag New
York, Inc.
[45] Nimrod Megiddo and Dharmendra S. Modha. Arc: A
self-tuning, low overhead replacement cache. In Pro-
ceedings of the 2Nd USENIX Conference on File and
Storage Technologies, FAST ’03, pages 115–130, Berke-
ley, CA, USA, 2003. USENIX Association.
[46] Philip J. Mucci, Shirley Browne, Christine Deane, and
George Ho. Papi: A portable interface to hardware per-
formance counters. In In Proceedings of the Department
of Defense HPCMP Users Group Conference, pages 7–
10, 1999.
[47] Yossef Oren, Vasileios P. Kemerlis, Simha Sethumadha-
van, and Angelos D. Keromytis. The spy in the sand-
box: Practical cache attacks in javascript and their im-
plications. In Proceedings of the 22Nd ACM SIGSAC
Conference on Computer and Communications Security,
CCS ’15, pages 1406–1418, New York, NY, USA, 2015.
ACM.
USENIX Association
29th USENIX Security Symposium    1983
[48] Dag Arne Osvik, Adi Shamir, and Eran Tromer. Cache
Attacks and Countermeasures: The Case of AES. In
Topics in Cryptology – CT-RSA 2006: The Cryptogra-
phers’ Track at the RSA Conference 2006, San Jose, CA,
USA, February 13-17, 2005. Proceedings, pages 1–20,
Berlin, Heidelberg, 2006. Springer Berlin Heidelberg.
[49] Mathias Payer. Hexpads: A platform to detect “stealth”
attacks.
In Juan Caballero, Eric Bodden, and Elias
Athanasopoulos, editors, Engineering Secure Software
and Systems: 8th International Symposium, ESSoS 2016,
London, UK, April 6–8, 2016. Proceedings, pages 138–
154, Cham, 2016. Springer International Publishing.
[50] Peter Pessl, Daniel Gruss, Clémentine Maurice, Michael
Schwarz, and Stefan Mangard. DRAMA: Exploit-
ing DRAM addressing for cross-cpu attacks. In 25th
USENIX Security Symposium (USENIX Security 16),
pages 565–581, Austin, TX, 2016. USENIX Associa-
tion.
[51] Moinuddin K. Qureshi, Aamer Jaleel, Yale N. Patt, Si-
mon C. Steely, and Joel Emer. Adaptive insertion poli-
cies for high performance caching. In Proceedings of
the 34th Annual International Symposium on Computer
Architecture, ISCA ’07, pages 381–391, New York, NY,
USA, 2007. ACM.
[52] Thomas Ristenpart, Eran Tromer, Hovav Shacham, and
Stefan Savage. Hey, you, get off of my cloud: exploring
information leakage in third-party compute clouds. In
ACM Conference on Computer and Communications
Security, CCS 2009, Chicago, Illinois, USA, November
9-13, 2009, pages 199–212, 2009.
[53] E. Ronen, R. Gillham, D. Genkin, A. Shamir, D. Wong,
and Y. Yarom. The 9 lives of bleichenbacher’s cat:
In 2019
New cache attacks on tls implementations.
2019 IEEE Symposium on Security and Privacy (SP),
volume 00, pages 967–984.
[54] Mark Seaborn.
Exploiting the dram rowhammer
bug to gain kernel privileges, March 2015. https:
//googleprojectzero.blogspot.com/2015/03/
exploiting-dram-rowhammer-bug-to-gain.html.
[55] Inc. Sun Microsystems. Ultrasparc t2 supplement to the
ultrasparc architecture 2007. Draft D1.4.3, Sep 2007.
[56] Venkatanathan Varadarajan, Thomas Ristenpart, and
Michael Swift. Scheduler-based defenses against cross-
vm side-channels. In 23rd USENIX Security Symposium
(USENIX Security 14), pages 687–702, San Diego, CA,
August 2014. USENIX Association.
[57] Pepe Vila, Boris Köpf, and José F Morales. Theory
In 2019 IEEE
and practice of ﬁnding eviction sets.
Symposium on Security and Privacy (SP), pages 39–54.
IEEE, 2019.
[58] Zhenghong Wang and Ruby B. Lee. New cache de-
signs for thwarting software cache-based side channel
attacks. In Proceedings of the 34th Annual International
Symposium on Computer Architecture, ISCA ’07, pages
494–505, New York, NY, USA, 2007. ACM.
[59] Jan Wichelmann, Ahmad Moghimi, Thomas Eisenbarth,
and Berk Sunar. Microwalk: A framework for ﬁnding
side channels in binaries. In Proceedings of the 34th An-
nual Computer Security Applications Conference, AC-
SAC ’18, pages 161–173, New York, NY, USA, 2018.
ACM.
[60] Henry Wong. Intel Ivy Bridge cache replacement policy,
jan 2013.
[61] Yuval Yarom and Katrina Falkner. FLUSH+RELOAD:
A High Resolution, Low Noise, L3 Cache Side-Channel
Attack. In 23rd USENIX Security Symposium (USENIX
Security 14), pages 719–732, 2014.
[62] Yuval Yarom, Qian Ge, Fangfei Liu, Ruby B. Lee, and
Gernot Heiser. Mapping the intel last-level cache. IACR
Cryptology ePrint Archive, 2015:905, 2015.
[63] Andreas Zankl, Johann Heyszl, and Georg Sigl. Au-
tomated detection of instruction cache leaks in mod-
ular exponentiation software. In Kerstin Lemke-Rust
and Michael Tunstall, editors, Smart Card Research and
Advanced Applications: 15th International Conference,
CARDIS 2016, Cannes, France, November 7–9, 2016,
Revised Selected Papers, pages 228–244, Cham, 2017.
Springer International Publishing.
[64] Tianwei Zhang, Yinqian Zhang, and Ruby B. Lee.
CloudRadar: A Real-Time Side-Channel Attack Detec-
tion System in Clouds, pages 118–140. Springer Inter-
national Publishing, Cham, 2016.
[65] Yinqian Zhang, Ari Juels, Michael K. Reiter, and
Thomas Ristenpart. Cross-tenant side-channel attacks in
paas clouds. In Proceedings of the 2014 ACM SIGSAC
Conference on Computer and Communications Security,
CCS ’14, pages 990–1003, New York, NY, USA, 2014.
ACM.
[66] Ziqiao Zhou, Michael K. Reiter, and Yinqian Zhang. A
software approach to defeating side channels in last-
level caches. In Proceedings of the 2016 ACM SIGSAC
Conference on Computer and Communications Security,
CCS ’16, pages 871–882, New York, NY, USA, 2016.
ACM.
1984    29th USENIX Security Symposium
USENIX Association