<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>channel_gen</TopModelName>
        <TargetClockPeriod>20.00</TargetClockPeriod>
        <ClockUncertainty>5.40</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>14.118</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_95_2_VITIS_LOOP_96_3>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <VITIS_LOOP_123_5>
                    <TripCount>2</TripCount>
                    <Latency>
                        <range>
                            <min>88</min>
                            <max>1354</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>1760</min>
                            <max>27080</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>44</min>
                            <max>677</max>
                        </range>
                    </IterationLatency>
                </VITIS_LOOP_123_5>
                <VITIS_LOOP_149_8>
                    <TripCount>3</TripCount>
                    <Latency>
                        <range>
                            <min>132</min>
                            <max>2031</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>2640</min>
                            <max>40620</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>44</min>
                            <max>677</max>
                        </range>
                    </IterationLatency>
                </VITIS_LOOP_149_8>
                <VITIS_LOOP_176_11>
                    <TripCount>6</TripCount>
                    <Latency>
                        <range>
                            <min>264</min>
                            <max>4062</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>5280</min>
                            <max>81240</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>44</min>
                            <max>677</max>
                        </range>
                    </IterationLatency>
                </VITIS_LOOP_176_11>
                <VITIS_LOOP_202_14>
                    <TripCount>undef</TripCount>
                    <Latency>
                        <range>
                            <min>44</min>
                            <max>-1</max>
                        </range>
                    </Latency>
                    <AbsoluteTimeLatency>
                        <range>
                            <min>880</min>
                            <max>-20</max>
                        </range>
                    </AbsoluteTimeLatency>
                    <IterationLatency>
                        <range>
                            <min>44</min>
                            <max>677</max>
                        </range>
                    </IterationLatency>
                </VITIS_LOOP_202_14>
            </VITIS_LOOP_95_2_VITIS_LOOP_96_3>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>11</BRAM_18K>
            <DSP>102</DSP>
            <FF>6025</FF>
            <LUT>16118</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>channel_gen</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>channel_gen</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_TDATA</name>
            <Object>data_in_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_TVALID</name>
            <Object>data_in_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_TREADY</name>
            <Object>data_in_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_TDEST</name>
            <Object>data_in_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_TKEEP</name>
            <Object>data_in_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_TSTRB</name>
            <Object>data_in_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_TUSER</name>
            <Object>data_in_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_TLAST</name>
            <Object>data_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_TID</name>
            <Object>data_in_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_TDATA</name>
            <Object>data_out_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_TVALID</name>
            <Object>data_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_TREADY</name>
            <Object>data_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_TDEST</name>
            <Object>data_out_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_TKEEP</name>
            <Object>data_out_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_TSTRB</name>
            <Object>data_out_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_TUSER</name>
            <Object>data_out_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_TLAST</name>
            <Object>data_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_out_TID</name>
            <Object>data_out_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>channel_gen</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644</InstName>
                    <ModuleName>channel_gen_Pipeline_VITIS_LOOP_60_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>644</ID>
                </Instance>
                <Instance>
                    <InstName>grp_pow_generic_double_s_fu_682</InstName>
                    <ModuleName>pow_generic_double_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>682</ID>
                </Instance>
                <Instance>
                    <InstName>grp_rand_fu_693</InstName>
                    <ModuleName>rand</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>693</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_seedInitialization_fu_375</InstName>
                            <ModuleName>seedInitialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>375</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_65</InstName>
                                    <ModuleName>seedInitialization_Pipeline_SEED_INIT_LOOP</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>65</ID>
                                    <BindInstances>mul_32s_32ns_32_1_1_U37 mt_reg_V_fu_162_p2 i_V_fu_190_p2 rngMT19937ICN_uniformRNG_mt_odd_1_V_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>rngMT19937ICN_uniformRNG_mt_even_1_V_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>addr_head_p_3_V_fu_483_p2 addr_head_p_m_p_1_V_fu_489_p2 addr_head_p_n_V_fu_495_p2 add_ln870_fu_501_p2 sub_ln997_fu_907_p2 lsb_index_fu_913_p2 sub_ln1000_fu_939_p2 add_ln1011_fu_1019_p2 sub_ln1012_fu_1041_p2 m_3_fu_1077_p2 sub_ln1018_fu_1105_p2 add_ln1017_fu_1111_p2 faddfsub_32ns_32ns_32_2_no_dsp_1_U50 fmul_32ns_32ns_32_2_full_dsp_1_U51 faddfsub_32ns_32ns_32_2_no_dsp_1_U50 faddfsub_32ns_32ns_32_2_no_dsp_1_U50 flog_32ns_32ns_32_5_full_dsp_1_U57 fsqrt_32ns_32ns_32_6_no_dsp_1_U56 faddfsub_32ns_32ns_32_2_no_dsp_1_U50 faddfsub_32ns_32ns_32_2_no_dsp_1_U50 fmul_32ns_32ns_32_2_max_dsp_1_U52 faddfsub_32ns_32ns_32_2_no_dsp_1_U50 fmul_32ns_32ns_32_2_max_dsp_1_U52 faddfsub_32ns_32ns_32_2_no_dsp_1_U50 fmul_32ns_32ns_32_2_max_dsp_1_U52 faddfsub_32ns_32ns_32_2_no_dsp_1_U50 fmul_32ns_32ns_32_2_max_dsp_1_U52 faddfsub_32ns_32ns_32_2_no_dsp_1_U50 fmul_32ns_32ns_32_2_max_dsp_1_U52 faddfsub_32ns_32ns_32_2_no_dsp_1_U50 fmul_32ns_32ns_32_2_max_dsp_1_U52 fmul_32ns_32ns_32_2_max_dsp_1_U52 faddfsub_32ns_32ns_32_2_no_dsp_1_U50 fdiv_32ns_32ns_32_6_no_dsp_1_U53 fdiv_32ns_32ns_32_6_no_dsp_1_U53 man_V_1_fu_1473_p2 F2_fu_1486_p2 add_ln590_fu_1508_p2 sub_ln590_fu_1514_p2 rngMT19937ICN_uniformRNG_mt_even_0_V_U rngMT19937ICN_uniformRNG_mt_odd_0_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718</InstName>
                    <ModuleName>channel_gen_Pipeline_VITIS_LOOP_167_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>718</ID>
                    <BindInstances>ret_fu_148_p2 i_V_10_fu_192_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725</InstName>
                    <ModuleName>channel_gen_Pipeline_VITIS_LOOP_141_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>725</ID>
                    <BindInstances>add_ln142_fu_216_p2 i_V_14_fu_330_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740</InstName>
                    <ModuleName>channel_gen_Pipeline_VITIS_LOOP_115_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>740</ID>
                    <BindInstances>i_V_17_fu_168_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751</InstName>
                    <ModuleName>channel_gen_Pipeline_VITIS_LOOP_194_13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>751</ID>
                    <BindInstances>ret_fu_142_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758</InstName>
                    <ModuleName>channel_gen_Pipeline_VITIS_LOOP_181_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>758</ID>
                    <BindInstances>add_ln870_fu_170_p2 mul_mul_22s_15ns_37_4_1_U73 mul_22s_22s_37_1_1_U71 ret_V_fu_232_p2 mul_22s_22s_37_1_1_U72 ret_V_13_fu_266_p2 weight_6taps_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771</InstName>
                    <ModuleName>channel_gen_Pipeline_VITIS_LOOP_154_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>771</ID>
                    <BindInstances>add_ln870_fu_188_p2 mul_22s_22ns_37_1_1_U107 mul_22s_22s_37_1_1_U109 ret_V_fu_276_p2 mul_22s_22s_37_1_1_U111 ret_V_14_fu_319_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788</InstName>
                    <ModuleName>channel_gen_Pipeline_VITIS_LOOP_128_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>788</ID>
                    <BindInstances>add_ln870_fu_160_p2 mul_mul_16s_22s_37_4_1_U135 mul_22s_22s_37_1_1_U133 ret_V_fu_237_p2 mul_22s_22s_37_1_1_U134 ret_V_15_fu_276_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802</InstName>
                    <ModuleName>channel_gen_Pipeline_VITIS_LOOP_207_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>802</ID>
                    <BindInstances>i_V_4_fu_188_p2 r_V_fu_217_p2 mul_22s_22s_37_1_1_U150 ret_V_fu_245_p2 mul_22s_22s_37_1_1_U151 ret_V_12_fu_279_p2 weight_9taps_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>random_num_fifo_U x_real_6taps_V_U x_imag_6taps_V_U n_6taps_V_U x_real_9taps_V_U x_imag_9taps_V_U n_9taps_V_U ddiv_64ns_64ns_64_11_no_dsp_1_U161 dsqrt_64ns_64ns_64_10_no_dsp_1_U163 ddiv_64ns_64ns_64_11_no_dsp_1_U161 man_V_3_fu_1020_p2 F2_fu_1040_p2 add_ln590_fu_1062_p2 sub_ln590_fu_1068_p2 mul_32s_32s_32_1_1_U165 sub95_fu_948_p2 add_fu_1254_p2 i_V_fu_1268_p2 mul_32ns_32ns_63_1_1_U167 add_ln95_fu_1360_p2 mul_22s_22s_44_1_1_U168 mul_59s_61ns_119_1_1_U169 sub_ln1201_fu_1405_p2 sub_ln1201_1_fu_1451_p2 mul_22s_22s_44_1_1_U170 mul_59s_61ns_119_1_1_U171 sub_ln1201_2_fu_1512_p2 sub_ln1201_3_fu_1558_p2 add_ln870_2_fu_1732_p2 grp_fu_870_p2 grp_fu_875_p2 add_ln870_1_fu_1817_p2 grp_fu_870_p2 grp_fu_875_p2 add_ln870_fu_1940_p2 grp_fu_870_p2 grp_fu_875_p2 random_temp_r_V_fu_1636_p2 random_temp_i_V_fu_1642_p2 i_V_18_fu_2064_p2 random_temp_r_V_4_fu_2081_p2 random_temp_i_V_4_fu_2086_p2 j_3_fu_1797_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>channel_gen_Pipeline_VITIS_LOOP_60_1</Name>
            <Loops>
                <VITIS_LOOP_60_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>1.102</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_1>
                        <Name>VITIS_LOOP_60_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_60_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>262</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>70</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>pow_generic_double_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>14.080</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>33</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>842</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5443</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>seedInitialization_Pipeline_SEED_INIT_LOOP</Name>
            <Loops>
                <SEED_INIT_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>6.024</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625</Best-caseLatency>
                    <Average-caseLatency>625</Average-caseLatency>
                    <Worst-caseLatency>625</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SEED_INIT_LOOP>
                        <Name>SEED_INIT_LOOP</Name>
                        <TripCount>623</TripCount>
                        <Latency>623</Latency>
                        <AbsoluteTimeLatency>12.460 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SEED_INIT_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>45</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>157</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="SEED_INIT_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32ns_32_1_1_U37" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1524" URAM="0" VARIABLE="ret"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SEED_INIT_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mt_reg_V_fu_162_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int.h:217" URAM="0" VARIABLE="mt_reg_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SEED_INIT_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="i_V_fu_190_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="i_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="rngMT19937ICN_uniformRNG_mt_odd_1_V_U" SOURCE="" URAM="0" VARIABLE="rngMT19937ICN_uniformRNG_mt_odd_1_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>seedInitialization</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>6.024</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>629</Best-caseLatency>
                    <Average-caseLatency>629</Average-caseLatency>
                    <Worst-caseLatency>629</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>629</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>51</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>334</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="rngMT19937ICN_uniformRNG_mt_even_1_V_U" SOURCE="" URAM="0" VARIABLE="rngMT19937ICN_uniformRNG_mt_even_1_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rand</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>12.453</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>41</Best-caseLatency>
                    <Average-caseLatency>358</Average-caseLatency>
                    <Worst-caseLatency>674</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.820 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>41 ~ 674</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>21</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1293</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4924</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addr_head_p_3_V_fu_483_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int.h:223" URAM="0" VARIABLE="addr_head_p_3_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addr_head_p_m_p_1_V_fu_489_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int.h:223" URAM="0" VARIABLE="addr_head_p_m_p_1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addr_head_p_n_V_fu_495_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int.h:223" URAM="0" VARIABLE="addr_head_p_n_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_fu_501_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln997_fu_907_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:997" URAM="0" VARIABLE="sub_ln997"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="lsb_index_fu_913_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:997" URAM="0" VARIABLE="lsb_index"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1000_fu_939_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1000" URAM="0" VARIABLE="sub_ln1000"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1011_fu_1019_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1011" URAM="0" VARIABLE="add_ln1011"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1012_fu_1041_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1012" URAM="0" VARIABLE="sub_ln1012"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_3_fu_1077_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1014" URAM="0" VARIABLE="m_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1018_fu_1105_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1018" URAM="0" VARIABLE="sub_ln1018"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1017_fu_1111_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1017" URAM="0" VARIABLE="add_ln1017"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="" OPTYPE="fsub" PRAGMA="yes" RTLNAME="faddfsub_32ns_32ns_32_2_no_dsp_1_U50" SOURCE="../channel_code/xf_fintech/utils.hpp:85" URAM="0" VARIABLE="r_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="2" ID="" IMPL="fulldsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="yes" RTLNAME="fmul_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="../channel_code/xf_fintech/utils.hpp:96" URAM="0" VARIABLE="r_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="" OPTYPE="fsub" PRAGMA="yes" RTLNAME="faddfsub_32ns_32ns_32_2_no_dsp_1_U50" SOURCE="../channel_code/xf_fintech/utils.hpp:85" URAM="0" VARIABLE="r_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="" OPTYPE="fsub" PRAGMA="yes" RTLNAME="faddfsub_32ns_32ns_32_2_no_dsp_1_U50" SOURCE="../channel_code/xf_fintech/utils.hpp:85" URAM="0" VARIABLE="r_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op flog" DSP="13" ID="" IMPL="fulldsp" LATENCY="4" LOOP="" OPTYPE="flog" PRAGMA="" RTLNAME="flog_32ns_32ns_32_5_full_dsp_1_U57" SOURCE="/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/common/hls_log_float.cpp:9" URAM="0" VARIABLE="tmp_i"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="5" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_6_no_dsp_1_U56" SOURCE="/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8" URAM="0" VARIABLE="tmp_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="" OPTYPE="fsub" PRAGMA="yes" RTLNAME="faddfsub_32ns_32ns_32_2_no_dsp_1_U50" SOURCE="../channel_code/xf_fintech/utils.hpp:85" URAM="0" VARIABLE="r_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="" OPTYPE="fsub" PRAGMA="yes" RTLNAME="faddfsub_32ns_32ns_32_2_no_dsp_1_U50" SOURCE="../channel_code/xf_fintech/utils.hpp:85" URAM="0" VARIABLE="r_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="../channel_code/xf_fintech/rng.hpp:359" URAM="0" VARIABLE="fa1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="" OPTYPE="fsub" PRAGMA="yes" RTLNAME="faddfsub_32ns_32ns_32_2_no_dsp_1_U50" SOURCE="../channel_code/xf_fintech/rng.hpp:361" URAM="0" VARIABLE="fa2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="../channel_code/xf_fintech/rng.hpp:362" URAM="0" VARIABLE="fa3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="" OPTYPE="fsub" PRAGMA="yes" RTLNAME="faddfsub_32ns_32ns_32_2_no_dsp_1_U50" SOURCE="../channel_code/xf_fintech/rng.hpp:364" URAM="0" VARIABLE="fa4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="../channel_code/xf_fintech/rng.hpp:365" URAM="0" VARIABLE="fa5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="" OPTYPE="fsub" PRAGMA="yes" RTLNAME="faddfsub_32ns_32ns_32_2_no_dsp_1_U50" SOURCE="../channel_code/xf_fintech/rng.hpp:367" URAM="0" VARIABLE="fa6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="../channel_code/xf_fintech/rng.hpp:369" URAM="0" VARIABLE="fb1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="" OPTYPE="fsub" PRAGMA="yes" RTLNAME="faddfsub_32ns_32ns_32_2_no_dsp_1_U50" SOURCE="../channel_code/xf_fintech/rng.hpp:371" URAM="0" VARIABLE="fb2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="../channel_code/xf_fintech/rng.hpp:372" URAM="0" VARIABLE="fb3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="" OPTYPE="fsub" PRAGMA="yes" RTLNAME="faddfsub_32ns_32ns_32_2_no_dsp_1_U50" SOURCE="../channel_code/xf_fintech/rng.hpp:374" URAM="0" VARIABLE="fb4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="../channel_code/xf_fintech/rng.hpp:377" URAM="0" VARIABLE="fa7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="../channel_code/xf_fintech/rng.hpp:378" URAM="0" VARIABLE="fb5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fsub" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="" OPTYPE="fsub" PRAGMA="yes" RTLNAME="faddfsub_32ns_32ns_32_2_no_dsp_1_U50" SOURCE="../channel_code/xf_fintech/rng.hpp:380" URAM="0" VARIABLE="fb6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="5" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_6_no_dsp_1_U53" SOURCE="../channel_code/xf_fintech/rng.hpp:388" URAM="0" VARIABLE="standard_value"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="5" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_6_no_dsp_1_U53" SOURCE="../channel_code/xf_fintech/rng.hpp:388" URAM="0" VARIABLE="div_i"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_1_fu_1473_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:494" URAM="0" VARIABLE="man_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_fu_1486_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:584" URAM="0" VARIABLE="F2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_fu_1508_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:590" URAM="0" VARIABLE="add_ln590"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_fu_1514_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:590" URAM="0" VARIABLE="sub_ln590"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="rngMT19937ICN_uniformRNG_mt_even_0_V_U" SOURCE="" URAM="0" VARIABLE="rngMT19937ICN_uniformRNG_mt_even_0_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="rngMT19937ICN_uniformRNG_mt_odd_0_V_U" SOURCE="" URAM="0" VARIABLE="rngMT19937ICN_uniformRNG_mt_odd_0_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>channel_gen_Pipeline_VITIS_LOOP_167_10</Name>
            <Loops>
                <VITIS_LOOP_167_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>1.802</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_167_10>
                        <Name>VITIS_LOOP_167_10</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_167_10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>186</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>205</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_10" OPTYPE="add" PRAGMA="" RTLNAME="ret_fu_148_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1526" URAM="0" VARIABLE="ret"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_10" OPTYPE="add" PRAGMA="" RTLNAME="i_V_10_fu_192_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:871" URAM="0" VARIABLE="i_V_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>channel_gen_Pipeline_VITIS_LOOP_181_12</Name>
            <Loops>
                <VITIS_LOOP_181_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>4.831</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_181_12>
                        <Name>VITIS_LOOP_181_12</Name>
                        <TripCount>6</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_181_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>203</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>272</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_fu_170_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_181_12" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_22s_15ns_37_4_1_U73" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22s_22s_37_1_1_U71" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_232_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22s_22s_37_1_1_U72" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_12" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_13_fu_266_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="weight_6taps_U" SOURCE="" URAM="0" VARIABLE="weight_6taps"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>channel_gen_Pipeline_VITIS_LOOP_141_7</Name>
            <Loops>
                <VITIS_LOOP_141_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>1.976</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_141_7>
                        <Name>VITIS_LOOP_141_7</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_141_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>139</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>261</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_216_p2" SOURCE="../channel_code/channel_gen.cpp:142" URAM="0" VARIABLE="add_ln142"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_7" OPTYPE="add" PRAGMA="" RTLNAME="i_V_14_fu_330_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:871" URAM="0" VARIABLE="i_V_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>channel_gen_Pipeline_VITIS_LOOP_154_9</Name>
            <Loops>
                <VITIS_LOOP_154_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.330</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_154_9>
                        <Name>VITIS_LOOP_154_9</Name>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>60.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_154_9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>49</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>274</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_154_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_fu_188_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_154_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22s_22ns_37_1_1_U107" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1168" URAM="0" VARIABLE="mul_ln1168"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_154_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22s_22s_37_1_1_U109" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_154_9" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_276_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_154_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22s_22s_37_1_1_U111" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_154_9" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_14_fu_319_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>channel_gen_Pipeline_VITIS_LOOP_115_4</Name>
            <Loops>
                <VITIS_LOOP_115_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>1.224</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_115_4>
                        <Name>VITIS_LOOP_115_4</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_115_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>95</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>128</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_4" OPTYPE="add" PRAGMA="" RTLNAME="i_V_17_fu_168_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:871" URAM="0" VARIABLE="i_V_17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>channel_gen_Pipeline_VITIS_LOOP_128_6</Name>
            <Loops>
                <VITIS_LOOP_128_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>4.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_128_6>
                        <Name>VITIS_LOOP_128_6</Name>
                        <TripCount>2</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_128_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>120</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>315</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_fu_160_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_128_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_22s_37_4_1_U135" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22s_22s_37_1_1_U133" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_6" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_237_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22s_22s_37_1_1_U134" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_6" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_15_fu_276_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>channel_gen_Pipeline_VITIS_LOOP_194_13</Name>
            <Loops>
                <VITIS_LOOP_194_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>1.927</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_194_13>
                        <Name>VITIS_LOOP_194_13</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_194_13>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>186</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>195</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_194_13" OPTYPE="add" PRAGMA="" RTLNAME="ret_fu_142_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1526" URAM="0" VARIABLE="ret"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>channel_gen_Pipeline_VITIS_LOOP_207_15</Name>
            <Loops>
                <VITIS_LOOP_207_15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>5.745</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_207_15>
                        <Name>VITIS_LOOP_207_15</Name>
                        <TripCount>undef</TripCount>
                        <Latency>1 ~ ?</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_207_15>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>66</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>252</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="add" PRAGMA="" RTLNAME="i_V_4_fu_188_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="i_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="add" PRAGMA="" RTLNAME="r_V_fu_217_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22s_22s_37_1_1_U150" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_245_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22s_22s_37_1_1_U151" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="mul_ln1245_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_207_15" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_12_fu_279_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="weight_9taps_U" SOURCE="" URAM="0" VARIABLE="weight_9taps"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>channel_gen</Name>
            <Loops>
                <VITIS_LOOP_95_2_VITIS_LOOP_96_3>
                    <VITIS_LOOP_123_5/>
                    <VITIS_LOOP_149_8/>
                    <VITIS_LOOP_176_11/>
                    <VITIS_LOOP_202_14/>
                </VITIS_LOOP_95_2_VITIS_LOOP_96_3>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.118</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_95_2_VITIS_LOOP_96_3>
                        <Name>VITIS_LOOP_95_2_VITIS_LOOP_96_3</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_123_5>
                            <Name>VITIS_LOOP_123_5</Name>
                            <TripCount>2</TripCount>
                            <Latency>88 ~ 1354</Latency>
                            <AbsoluteTimeLatency>1.760 us ~ 27.080 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>44</min>
                                    <max>677</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>44 ~ 677</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_123_5>
                        <VITIS_LOOP_149_8>
                            <Name>VITIS_LOOP_149_8</Name>
                            <TripCount>3</TripCount>
                            <Latency>132 ~ 2031</Latency>
                            <AbsoluteTimeLatency>2.640 us ~ 40.620 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>44</min>
                                    <max>677</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>44 ~ 677</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_149_8>
                        <VITIS_LOOP_176_11>
                            <Name>VITIS_LOOP_176_11</Name>
                            <TripCount>6</TripCount>
                            <Latency>264 ~ 4062</Latency>
                            <AbsoluteTimeLatency>5.280 us ~ 81.240 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>44</min>
                                    <max>677</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>44 ~ 677</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_176_11>
                        <VITIS_LOOP_202_14>
                            <Name>VITIS_LOOP_202_14</Name>
                            <TripCount>undef</TripCount>
                            <Latency>44 ~ ?</Latency>
                            <AbsoluteTimeLatency>0.880 us ~ ?</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>44</min>
                                    <max>677</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>44 ~ 677</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_202_14>
                    </VITIS_LOOP_95_2_VITIS_LOOP_96_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>11</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>102</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>6025</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>16118</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="random_num_fifo_U" SOURCE="../channel_code/channel_gen.cpp:42" URAM="0" VARIABLE="random_num"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_real_6taps_V_U" SOURCE="../channel_code/channel_gen.cpp:32" URAM="0" VARIABLE="x_real_6taps_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_imag_6taps_V_U" SOURCE="../channel_code/channel_gen.cpp:33" URAM="0" VARIABLE="x_imag_6taps_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="n_6taps_V_U" SOURCE="../channel_code/channel_gen.cpp:34" URAM="0" VARIABLE="n_6taps_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_real_9taps_V_U" SOURCE="../channel_code/channel_gen.cpp:36" URAM="0" VARIABLE="x_real_9taps_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="x_imag_9taps_V_U" SOURCE="../channel_code/channel_gen.cpp:37" URAM="0" VARIABLE="x_imag_9taps_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="n_9taps_V_U" SOURCE="../channel_code/channel_gen.cpp:38" URAM="0" VARIABLE="n_9taps_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="10" LOOP="" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_11_no_dsp_1_U161" SOURCE="../channel_code/channel_gen.cpp:92" URAM="0" VARIABLE="y_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="9" LOOP="" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_10_no_dsp_1_U163" SOURCE="../channel_code/channel_gen.cpp:92" URAM="0" VARIABLE="tmp_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="10" LOOP="" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_11_no_dsp_1_U161" SOURCE="../channel_code/channel_gen.cpp:92" URAM="0" VARIABLE="LD"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="man_V_3_fu_1020_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:494" URAM="0" VARIABLE="man_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="F2_fu_1040_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed.h:191" URAM="0" VARIABLE="F2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_fu_1062_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed.h:191" URAM="0" VARIABLE="add_ln590"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln590_fu_1068_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed.h:191" URAM="0" VARIABLE="sub_ln590"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U165" SOURCE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub95_fu_948_p2" SOURCE="" URAM="0" VARIABLE="sub95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_1254_p2" SOURCE="" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_V_fu_1268_p2" SOURCE="" URAM="0" VARIABLE="i_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_63_1_1_U167" SOURCE="" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_1360_p2" SOURCE="../channel_code/channel_gen.cpp:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22s_22s_44_1_1_U168" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_59s_61ns_119_1_1_U169" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1201" URAM="0" VARIABLE="mul_ln1201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_fu_1405_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_1_fu_1451_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22s_22s_44_1_1_U170" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_59s_61ns_119_1_1_U171" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1201" URAM="0" VARIABLE="mul_ln1201_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_2_fu_1512_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_3_fu_1558_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_2_fu_1732_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_870_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="random_temp_r_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_875_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="random_temp_i_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_1_fu_1817_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_870_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="random_temp_r_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_875_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="random_temp_i_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln870_fu_1940_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="add_ln870"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_870_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="random_temp_r_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_875_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="random_temp_i_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="random_temp_r_V_fu_1636_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="random_temp_r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="random_temp_i_V_fu_1642_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="random_temp_i_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="i_V_18_fu_2064_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:870" URAM="0" VARIABLE="i_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="random_temp_r_V_4_fu_2081_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="random_temp_r_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="random_temp_i_V_4_fu_2086_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="random_temp_i_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_2_VITIS_LOOP_96_3" OPTYPE="add" PRAGMA="" RTLNAME="j_3_fu_1797_p2" SOURCE="../channel_code/channel_gen.cpp:96" URAM="0" VARIABLE="j_3"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export version="2.0.1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="data_in" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="data_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data_out" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="data_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">data_in:data_out</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="data_in" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="64" portPrefix="data_in_">
            <ports>
                <port>data_in_TDATA</port>
                <port>data_in_TDEST</port>
                <port>data_in_TID</port>
                <port>data_in_TKEEP</port>
                <port>data_in_TLAST</port>
                <port>data_in_TREADY</port>
                <port>data_in_TSTRB</port>
                <port>data_in_TUSER</port>
                <port>data_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="data_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_out" type="axi4stream" busTypeName="axis" mode="master" dataWidth="64" portPrefix="data_out_">
            <ports>
                <port>data_out_TDATA</port>
                <port>data_out_TDEST</port>
                <port>data_out_TID</port>
                <port>data_out_TKEEP</port>
                <port>data_out_TLAST</port>
                <port>data_out_TREADY</port>
                <port>data_out_TSTRB</port>
                <port>data_out_TUSER</port>
                <port>data_out_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="data_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="11">Interface, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="data_in">both, 64, 1, 1, 8, 1, 1, 8, 1, 1</column>
                    <column name="data_out">both, 64, 1, 1, 8, 1, 1, 8, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="data_in">in, stream&lt;hls::axis&lt;ap_uint&lt;64&gt; 1 1 1&gt; 0&gt;&amp;</column>
                    <column name="data_out">out, stream&lt;hls::axis&lt;ap_uint&lt;64&gt; 1 1 1&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Name, HW Type</keys>
                    <column name="data_in">data_in, interface</column>
                    <column name="data_out">data_out, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

