{"Source Block": ["oh/elink/dv/elink_e16_model.v@1663:1673@HdlStmAssign", "       rd_binary_pointer[FAD:0]  <= {(FAD+1){1'b0}};\n     else if(fifo_read)\n       rd_binary_pointer[FAD:0]  <= rd_binary_next[FAD:0];\t  \n\n   assign rd_addr[FAD-1:0]       = rd_binary_pointer[FAD-1:0];\n   assign rd_binary_next[FAD:0]  = rd_binary_pointer[FAD:0] + {{(FAD){1'b0}},fifo_read};\n\n   assign fifo_empty = (rd_binary_next[FAD:0] == wr_binary_next[FAD:0]);\n\n   //########################################\n   //# Transaction assembly and distribution\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@2283:2293", "\n   assign rd_addr[FAD-1:0]       = rd_binary_pointer[FAD-1:0];\n   assign rd_binary_next[FAD:0]  = rd_binary_pointer[FAD:0] + {{(FAD){1'b0}},fifo_read};\n\n   //# Gray Pointer Conversion (for more reliable synchronization)!\n   assign rd_gray_next[FAD:0]  = {1'b0,rd_binary_next[FAD:1]} ^ rd_binary_next[FAD:0];\n\n   //# FIFO empty indication\n   assign fifo_empty_next = (rd_gray_next[FAD:0]==wr_gray_pointer[FAD:0]);\n\n   always @ (posedge cclk or posedge reset)\n"], ["oh/elink/dv/elink_e16_model.v@2266:2287", "\n   //#############################\n   //# FIFO Read State Machine\n   //#############################\n    \n   always @(posedge cclk or posedge reset)\n     if(reset)\n       begin\n\t  rd_binary_pointer[FAD:0]  <= {(FAD+1){1'b0}};\n\t  rd_gray_pointer[FAD:0]    <= {(FAD+1){1'b0}};\n       end\n     else if(cclk_en)\n       if(fifo_read)\n\t begin\n\t    rd_binary_pointer[FAD:0]  <= rd_binary_next[FAD:0];\t  \n\t    rd_gray_pointer[FAD:0]    <= rd_gray_next[FAD:0];\t  \n\t end\n\n   assign rd_addr[FAD-1:0]       = rd_binary_pointer[FAD-1:0];\n   assign rd_binary_next[FAD:0]  = rd_binary_pointer[FAD:0] + {{(FAD){1'b0}},fifo_read};\n\n   //# Gray Pointer Conversion (for more reliable synchronization)!\n"], ["oh/elink/dv/elink_e16_model.v@1662:1672", "     if(reset)\n       rd_binary_pointer[FAD:0]  <= {(FAD+1){1'b0}};\n     else if(fifo_read)\n       rd_binary_pointer[FAD:0]  <= rd_binary_next[FAD:0];\t  \n\n   assign rd_addr[FAD-1:0]       = rd_binary_pointer[FAD-1:0];\n   assign rd_binary_next[FAD:0]  = rd_binary_pointer[FAD:0] + {{(FAD){1'b0}},fifo_read};\n\n   assign fifo_empty = (rd_binary_next[FAD:0] == wr_binary_next[FAD:0]);\n\n   //########################################\n"], ["oh/elink/dv/elink_e16_model.v@1663:1673", "       rd_binary_pointer[FAD:0]  <= {(FAD+1){1'b0}};\n     else if(fifo_read)\n       rd_binary_pointer[FAD:0]  <= rd_binary_next[FAD:0];\t  \n\n   assign rd_addr[FAD-1:0]       = rd_binary_pointer[FAD-1:0];\n   assign rd_binary_next[FAD:0]  = rd_binary_pointer[FAD:0] + {{(FAD){1'b0}},fifo_read};\n\n   assign fifo_empty = (rd_binary_next[FAD:0] == wr_binary_next[FAD:0]);\n\n   //########################################\n   //# Transaction assembly and distribution\n"], ["oh/elink/dv/elink_e16_model.v@1656:1670", "     if(reset)\n       fifo_read <= 1'b0;\n     else\n       fifo_read <= ~(fifo_empty | stop_fifo_read);\n\n   always @(posedge rxi_lclk or posedge reset)\n     if(reset)\n       rd_binary_pointer[FAD:0]  <= {(FAD+1){1'b0}};\n     else if(fifo_read)\n       rd_binary_pointer[FAD:0]  <= rd_binary_next[FAD:0];\t  \n\n   assign rd_addr[FAD-1:0]       = rd_binary_pointer[FAD-1:0];\n   assign rd_binary_next[FAD:0]  = rd_binary_pointer[FAD:0] + {{(FAD){1'b0}},fifo_read};\n\n   assign fifo_empty = (rd_binary_next[FAD:0] == wr_binary_next[FAD:0]);\n"], ["oh/elink/dv/elink_e16_model.v@1665:1675", "       rd_binary_pointer[FAD:0]  <= rd_binary_next[FAD:0];\t  \n\n   assign rd_addr[FAD-1:0]       = rd_binary_pointer[FAD-1:0];\n   assign rd_binary_next[FAD:0]  = rd_binary_pointer[FAD:0] + {{(FAD){1'b0}},fifo_read};\n\n   assign fifo_empty = (rd_binary_next[FAD:0] == wr_binary_next[FAD:0]);\n\n   //########################################\n   //# Transaction assembly and distribution\n   //########################################\n\n"], ["oh/elink/dv/elink_e16_model.v@3982:3992", "\t  rd_binary_pointer_tlc[FAD:0]  <= rd_binary_next_tlc[FAD:0];\t  \n\t  rd_gray_pointer_tlc[FAD:0]    <= rd_gray_next_tlc[FAD:0];\t  \n       end\n\n   assign rd_addr_tlc[FAD-1:0]       = rd_binary_pointer_tlc[FAD-1:0];\n   assign rd_binary_next_tlc[FAD:0]  = rd_binary_pointer_tlc[FAD:0] + rd_read_tlc[FAD:0];\n\n   //# Gray Pointer Conversion (for more reliable synchronization)!\n   assign rd_gray_next_tlc[FAD:0]  = {1'b0,rd_binary_next_tlc[FAD:1]} ^ \n                                           rd_binary_next_tlc[FAD:0];\n\n"], ["oh/elink/dv/elink_e16_model.v@1662:1672", "     if(reset)\n       rd_binary_pointer[FAD:0]  <= {(FAD+1){1'b0}};\n     else if(fifo_read)\n       rd_binary_pointer[FAD:0]  <= rd_binary_next[FAD:0];\t  \n\n   assign rd_addr[FAD-1:0]       = rd_binary_pointer[FAD-1:0];\n   assign rd_binary_next[FAD:0]  = rd_binary_pointer[FAD:0] + {{(FAD){1'b0}},fifo_read};\n\n   assign fifo_empty = (rd_binary_next[FAD:0] == wr_binary_next[FAD:0]);\n\n   //########################################\n"], ["oh/elink/dv/elink_e16_model.v@3981:3991", "       begin\n\t  rd_binary_pointer_tlc[FAD:0]  <= rd_binary_next_tlc[FAD:0];\t  \n\t  rd_gray_pointer_tlc[FAD:0]    <= rd_gray_next_tlc[FAD:0];\t  \n       end\n\n   assign rd_addr_tlc[FAD-1:0]       = rd_binary_pointer_tlc[FAD-1:0];\n   assign rd_binary_next_tlc[FAD:0]  = rd_binary_pointer_tlc[FAD:0] + rd_read_tlc[FAD:0];\n\n   //# Gray Pointer Conversion (for more reliable synchronization)!\n   assign rd_gray_next_tlc[FAD:0]  = {1'b0,rd_binary_next_tlc[FAD:1]} ^ \n                                           rd_binary_next_tlc[FAD:0];\n"]], "Diff Content": {"Delete": [[1668, "   assign rd_binary_next[FAD:0]  = rd_binary_pointer[FAD:0] + {{(FAD){1'b0}},fifo_read};\n"]], "Add": []}}