{"top":"global.three_level_pond",
"namespaces":{
  "global":{
    "modules":{
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_hw_output_stencil_read.0","self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_host_stencil_op_hcompute_input_cgra_stencil_read.0","self.input_cgra_stencil_op_hcompute_input_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_pond_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_input_pond_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_pond_stencil_op_hcompute_input_pond_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_pond_stencil_op_hcompute_input_pond_stencil_write.0","self.input_cgra_stencil_op_hcompute_input_pond_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_pond_stencil_op_hcompute_output_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.output_pond_stencil_op_hcompute_output_cgra_stencil_read.0","self.output_cgra_stencil_op_hcompute_output_cgra_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_pond_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_pond_stencil_op_hcompute_output_pond_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__394":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.output_pond_stencil_op_hcompute_output_pond_stencil_write.0","inner_compute$const_p0__394.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_pond_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_pond_stencil_op_hcompute_output_pond_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_pond_stencil_op_hcompute_output_pond_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_pond_stencil_op_hcompute_output_pond_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_input_pond_stencil_1_output_pond_stencil_1_405":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.input_pond_stencil_op_hcompute_output_pond_stencil_1_read.0","inner_compute$add_input_pond_stencil_1_output_pond_stencil_1_405.in0"],
          ["self.output_pond_stencil_op_hcompute_output_pond_stencil_1_read.0","inner_compute$add_input_pond_stencil_1_output_pond_stencil_1_405.in1"],
          ["self.output_pond_stencil_op_hcompute_output_pond_stencil_1_write.0","inner_compute$add_input_pond_stencil_1_output_pond_stencil_1_405.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_input_pond_stencil":{
        "type":["Record",[
          ["out_input_pond_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_pond_stencil","self.in0_input_cgra_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_output_pond_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_cgra_stencil","self.in0_output_pond_stencil.0"]
        ]
      },
      "hcompute_output_pond_stencil":{
        "type":["Record",[
          ["out_output_pond_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__394":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_pond_stencil","const_p0__394.out"]
        ]
      },
      "hcompute_output_pond_stencil_1":{
        "type":["Record",[
          ["out_output_pond_stencil",["Array",16,"Bit"]],
          ["in0_input_pond_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_output_pond_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_input_pond_stencil_1_output_pond_stencil_1_405":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_input_pond_stencil.0","add_input_pond_stencil_1_output_pond_stencil_1_405.in0"],
          ["self.in1_output_pond_stencil.0","add_input_pond_stencil_1_output_pond_stencil_1_405.in1"],
          ["self.out_output_pond_stencil","add_input_pond_stencil_1_output_pond_stencil_1_405.out"]
        ]
      },
      "input_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_input_pond_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_pond_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_input_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,8,64],"delay":[0],"dimensionality":3,"extent":[2,8,8],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,2,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,8,64],"dimensionality":3,"extent":[8,8,8],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"sram2tb_0":{"cycle_starting_addr":[510],"cycle_stride":[4,8,168,336,2688],"dimensionality":5,"extent":[2,4,2,8,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,8,16,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,0,0,0]},"tb2out_0":{"cycle_starting_addr":[512],"cycle_stride":[1,8,168,336,2688],"dimensionality":5,"extent":[8,4,2,8,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,0,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_input_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_input_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_input_pond_stencil_read.0"],
          ["ub_input_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.clk_en"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.rst_n"]
        ]
      },
      "input_pond_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_pond_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_pond_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_pond_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_pond_stencil_1_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_input_pond_stencil_BANK_0":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U1"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[512],"cycle_stride":[1,8,168],"dimensionality":3,"extent":[8,4,32],"write_data_starting_addr":[0],"write_data_stride":[1,8,0]},"regfile2out_0":{"cycle_starting_addr":[544],"cycle_stride":[1,4,32,168],"dimensionality":4,"extent":[4,8,4,32],"read_data_starting_addr":[0],"read_data_stride":[0,1,8,0]}},"mode":"pond"}
          },
          "ub_input_pond_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_input_pond_stencil_BANK_0.clk","self.clk"],
          ["ub_input_pond_stencil_BANK_0.data_in_pond_0","self.op_hcompute_input_pond_stencil_write.0"],
          ["ub_input_pond_stencil_BANK_0.data_out_pond_0","self.op_hcompute_output_pond_stencil_1_read.0"],
          ["ub_input_pond_stencil_BANK_0.flush","self.reset"],
          ["ub_input_pond_stencil_BANK_0_clk_en_const.out","ub_input_pond_stencil_BANK_0.clk_en"],
          ["ub_input_pond_stencil_BANK_0_clk_en_const.out","ub_input_pond_stencil_BANK_0.rst_n"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U6":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U5":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U7":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_cgra_stencil_exe_start_pt__U10":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_cgra_stencil_read_start_pt__U9":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_cgra_stencil_write_start_pt__U11":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "output_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_output_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[676],"cycle_stride":[4,168],"delay":[0],"dimensionality":2,"extent":[4,32],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"in2agg_0":{"cycle_starting_addr":[672],"cycle_stride":[1,168],"dimensionality":2,"extent":[16,32],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[5894],"cycle_stride":[4,8,64],"dimensionality":3,"extent":[2,8,8],"read_data_starting_addr":[0],"read_data_stride":[64,1,8],"write_data_starting_addr":[0],"write_data_stride":[0,1,0]},"tb2out_0":{"cycle_starting_addr":[5896],"cycle_stride":[1,4,8,64],"dimensionality":4,"extent":[4,2,8,8],"read_data_starting_addr":[0],"read_data_stride":[1,0,4,0],"tb_share":[0]}},"mode":"lake"}
          },
          "ub_output_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_output_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_hw_output_stencil_read.0"],
          ["ub_output_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_BANK_0.flush","self.reset"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.clk_en"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.rst_n"]
        ]
      },
      "output_pond_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_output_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_output_pond_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_pond_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_output_pond_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_pond_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_pond_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_pond_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_output_pond_stencil_BANK_0":{
            "genref":"cgralib.Pond_amber",
            "genargs":{"ID":["String","_U3"], "has_stencil_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "width":["Int",16]},
            "metadata":{"config":{"in2regfile_0":{"cycle_starting_addr":[544],"cycle_stride":[1,4,32,168],"dimensionality":4,"extent":[4,8,4,32],"write_data_starting_addr":[0],"write_data_stride":[1,0,4,16]},"in2regfile_1":{"cycle_starting_addr":[512],"cycle_stride":[1,168],"dimensionality":2,"extent":[16,32],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"regfile2out_0":{"cycle_starting_addr":[544],"cycle_stride":[1,4,32,168],"dimensionality":4,"extent":[4,8,4,32],"read_data_starting_addr":[0],"read_data_stride":[1,0,4,16]},"regfile2out_1":{"cycle_starting_addr":[672],"cycle_stride":[1,168],"dimensionality":2,"extent":[16,32],"read_data_starting_addr":[0],"read_data_stride":[1,16]}},"mode":"pond"}
          },
          "ub_output_pond_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_output_pond_stencil_BANK_0.clk","self.clk"],
          ["ub_output_pond_stencil_BANK_0.data_out_pond_1","self.op_hcompute_output_cgra_stencil_read.0"],
          ["ub_output_pond_stencil_BANK_0.data_out_pond_0","self.op_hcompute_output_pond_stencil_1_read.0"],
          ["ub_output_pond_stencil_BANK_0.data_in_pond_0","self.op_hcompute_output_pond_stencil_1_write.0"],
          ["ub_output_pond_stencil_BANK_0.data_in_pond_1","self.op_hcompute_output_pond_stencil_write.0"],
          ["ub_output_pond_stencil_BANK_0.flush","self.reset"],
          ["ub_output_pond_stencil_BANK_0_clk_en_const.out","ub_output_pond_stencil_BANK_0.clk_en"],
          ["ub_output_pond_stencil_BANK_0_clk_en_const.out","ub_output_pond_stencil_BANK_0.rst_n"]
        ]
      },
      "three_level_pond":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_host_stencil_op_hcompute_input_cgra_stencil_read_en","Bit"],
          ["input_host_stencil_op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U12":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "input_cgra_stencil":{
            "modref":"global.input_cgra_stencil_ub"
          },
          "input_pond_stencil":{
            "modref":"global.input_pond_stencil_ub"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U6"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[5896],"cycle_stride":[1,4,8,64],"dimensionality":4,"extent":[4,2,8,8]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U5"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U7"
          },
          "op_hcompute_input_cgra_stencil":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil"
          },
          "op_hcompute_input_cgra_stencil_exe_start":{
            "modref":"global.op_hcompute_input_cgra_stencil_exe_start_pt__U10"
          },
          "op_hcompute_input_cgra_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U8"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,8,64],"dimensionality":3,"extent":[8,8,8]}},"mode":"lake"}
          },
          "op_hcompute_input_cgra_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_cgra_stencil_read_start":{
            "modref":"global.op_hcompute_input_cgra_stencil_read_start_pt__U9"
          },
          "op_hcompute_input_cgra_stencil_write_start":{
            "modref":"global.op_hcompute_input_cgra_stencil_write_start_pt__U11"
          },
          "op_hcompute_input_pond_stencil":{
            "modref":"global.cu_op_hcompute_input_pond_stencil"
          },
          "op_hcompute_output_cgra_stencil":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil"
          },
          "op_hcompute_output_pond_stencil":{
            "modref":"global.cu_op_hcompute_output_pond_stencil"
          },
          "op_hcompute_output_pond_stencil_1":{
            "modref":"global.cu_op_hcompute_output_pond_stencil_1"
          },
          "output_cgra_stencil":{
            "modref":"global.output_cgra_stencil_ub"
          },
          "output_pond_stencil":{
            "modref":"global.output_pond_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","_U12.clk"],
          ["self.input_host_stencil_op_hcompute_input_cgra_stencil_read.0","_U12.in"],
          ["self.clk","input_cgra_stencil.clk"],
          ["op_hcompute_input_cgra_stencil.input_cgra_stencil_op_hcompute_input_cgra_stencil_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_write"],
          ["op_hcompute_input_pond_stencil.input_cgra_stencil_op_hcompute_input_pond_stencil_read","input_cgra_stencil.op_hcompute_input_pond_stencil_read"],
          ["self.reset","input_cgra_stencil.reset"],
          ["self.clk","input_pond_stencil.clk"],
          ["op_hcompute_input_pond_stencil.input_pond_stencil_op_hcompute_input_pond_stencil_write","input_pond_stencil.op_hcompute_input_pond_stencil_write"],
          ["op_hcompute_output_pond_stencil_1.input_pond_stencil_op_hcompute_output_pond_stencil_1_read","input_pond_stencil.op_hcompute_output_pond_stencil_1_read"],
          ["self.reset","input_pond_stencil.reset"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["output_cgra_stencil.op_hcompute_hw_output_stencil_read","op_hcompute_hw_output_stencil.output_cgra_stencil_op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_input_cgra_stencil.clk"],
          ["self.input_host_stencil_op_hcompute_input_cgra_stencil_read","op_hcompute_input_cgra_stencil.input_host_stencil_op_hcompute_input_cgra_stencil_read"],
          ["op_hcompute_input_cgra_stencil_port_controller.stencil_valid","op_hcompute_input_cgra_stencil_exe_start.in"],
          ["self.clk","op_hcompute_input_cgra_stencil_port_controller.clk"],
          ["op_hcompute_input_cgra_stencil_port_controller_clk_en_const.out","op_hcompute_input_cgra_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_cgra_stencil_port_controller.flush"],
          ["op_hcompute_input_cgra_stencil_port_controller_clk_en_const.out","op_hcompute_input_cgra_stencil_port_controller.rst_n"],
          ["op_hcompute_input_cgra_stencil_read_start.in","op_hcompute_input_cgra_stencil_port_controller.stencil_valid"],
          ["op_hcompute_input_cgra_stencil_write_start.in","op_hcompute_input_cgra_stencil_port_controller.stencil_valid"],
          ["self.input_host_stencil_op_hcompute_input_cgra_stencil_read_en","op_hcompute_input_cgra_stencil_read_start.out"],
          ["self.clk","op_hcompute_input_pond_stencil.clk"],
          ["self.clk","op_hcompute_output_cgra_stencil.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_write","op_hcompute_output_cgra_stencil.output_cgra_stencil_op_hcompute_output_cgra_stencil_write"],
          ["output_pond_stencil.op_hcompute_output_cgra_stencil_read","op_hcompute_output_cgra_stencil.output_pond_stencil_op_hcompute_output_cgra_stencil_read"],
          ["self.clk","op_hcompute_output_pond_stencil.clk"],
          ["output_pond_stencil.op_hcompute_output_pond_stencil_write","op_hcompute_output_pond_stencil.output_pond_stencil_op_hcompute_output_pond_stencil_write"],
          ["self.clk","op_hcompute_output_pond_stencil_1.clk"],
          ["output_pond_stencil.op_hcompute_output_pond_stencil_1_read","op_hcompute_output_pond_stencil_1.output_pond_stencil_op_hcompute_output_pond_stencil_1_read"],
          ["output_pond_stencil.op_hcompute_output_pond_stencil_1_write","op_hcompute_output_pond_stencil_1.output_pond_stencil_op_hcompute_output_pond_stencil_1_write"],
          ["self.clk","output_cgra_stencil.clk"],
          ["self.reset","output_cgra_stencil.reset"],
          ["self.clk","output_pond_stencil.clk"],
          ["self.reset","output_pond_stencil.reset"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
