[connectivity]
sp=loadColPtrValKernel_1.m_axi_gmem:DDR[1]
sp=cscRowPktKernel_1.m_axi_gmem:HBM[0]
sp=storeDatPktKernel_1.m_axi_gmem:DDR[1]
sc=loadColPtrValKernel_1.out1:xBarColKernel_1.in1
sc=loadColPtrValKernel_1.out2:xBarColKernel_1.in2
sc=xBarColKernel_1.out:cscRowPktKernel_1.in
sc=cscRowPktKernel_1.out:storeDatPktKernel_1.in
slr=loadColPtrValKernel_1:SLR1
slr=storeDatPktKernel_1:SLR1
slr=cscRowPktKernel_1:SLR0
