# ğŸ“Ÿ Embedded & Semiconductor Engineering Portfolio

> **"Hardware for AI, Logic for Silicon"**
>
> í•˜ë“œì›¨ì–´ ê°€ì†ê¸°(IP) ì„¤ê³„ë¶€í„° íŒì›¨ì–´ ê°œë°œ, ê·¸ë¦¬ê³  ì•„ë‚ ë¡œê·¸ íšŒë¡œ ì„¤ê³„ ë° ê³µì •ì— ì´ë¥´ê¸°ê¹Œì§€.
> ë°˜ë„ì²´ ë° ì„ë² ë””ë“œ ì‹œìŠ¤í…œ ë¶„ì•¼ì˜ ì „ ì˜ì—­ì„ ì•„ìš°ë¥´ëŠ” ì—”ì§€ë‹ˆì–´ë¥¼ ëª©í‘œë¡œ í•©ë‹ˆë‹¤.

---

## ğŸ›  Tech Stack

### FPGA & Digital Design
![Verilog](https://img.shields.io/badge/Verilog-HDL-blue?style=flat-square&logo=verilog)
![Vivado](https://img.shields.io/badge/Xilinx-Vivado-red?style=flat-square&logo=xilinx)
![FPGA](https://img.shields.io/badge/FPGA-Zynq%20SoC-orange?style=flat-square)
![AMBA](https://img.shields.io/badge/Protocol-AMBA%20AXI/AHB/APB-lightgrey?style=flat-square)

### System & Firmware
![C](https://img.shields.io/badge/Language-C/C++-00599C?style=flat-square&logo=c%2B%2B)
![Embedded](https://img.shields.io/badge/Embedded-Bare%20Metal-black?style=flat-square)
![Arduino](https://img.shields.io/badge/MCU-Arduino/AVR-00979D?style=flat-square&logo=arduino)

### Analog & Process
![Cadence](https://img.shields.io/badge/Tool-Cadence%20Virtuoso-red?style=flat-square)
![OrCAD](https://img.shields.io/badge/Tool-OrCAD%20Capture-green?style=flat-square)
![PCB](https://img.shields.io/badge/Design-PCB%20Layout-yellow?style=flat-square)

---

## ğŸ“‚ Project Overview

| Project Name | Description | Tech Stack | Period |
| :--- | :--- | :--- | :--- |
| **[Touch Rhythm Game](./Touch_Rhythm_Game)** | ì•„ë‘ì´ë…¸ì™€ íŒŒì´ì¬ì„ ì—°ë™í•œ í„°ì¹˜ì‹ ë¦¬ë“¬ê²Œì„ ì œì‘ | `Arduino`, `Python`, `Serial` | '24.04 ~ '24.05 |
| **[MCU Firmware](./MCU_Control)** | ë ˆì§€ìŠ¤í„° ì§ì ‘ ì œì–´(Bare-metal) ê¸°ë°˜ MCU íŒì›¨ì–´ ê°œë°œ | `Embedded C`, `Datasheet` | '24.09 ~ '24.11 |
| **[Process Design](./Semiconductor_Display_Process)** | ë°˜ë„ì²´ 8ëŒ€ ê³µì • ê¸°ë°˜ CMOS LDO ì œì¡° ê³µì • ì„¤ê³„ | `Semiconductor Process` | '24.11 ~ '24.12 |
| **[AGV Parking System](./AGV_Parking_System)** | ğŸ† **(í˜•ë‚¨ê³¼í•™ìƒ ë™ìƒ)** Cì–¸ì–´ ê¸°ë°˜ ë‹¤ê°œì²´ AGV ê²½ë¡œ íƒìƒ‰ ì‹œë®¬ë ˆì´í„° | `C`, `Algorithm`, `Simulation` | '25.03 ~ '25.12 |
| **[Virtuoso 4bit ALU](./Virtuoso_4bit_ALU)** | Cadence Virtuoso í™œìš© Full-Custom 4bit ALU ì„¤ê³„ ë° ë ˆì´ì•„ì›ƒ | `Cadence`, `Analog/Digital` | '25.06 ~ '25.06 |
| **[AMBA Bus Bridge](./AMBA_Bus_Bridge)** | AHB-APB Bridge ì„¤ê³„ ë° ê²€ì¦ (1-wait state FSM) | `Verilog`, `Bus Protocol` | '25.06 ~ '25.07 |
| **[Elevator PCB Design](./Elevator_Circuit_PCB)** | ì—˜ë¦¬ë² ì´í„° ì œì–´ íšŒë¡œ ì„¤ê³„ ë° PCB ì œì‘/ì‹¤ì¥ | `OrCAD`, `PCB`, `Soldering` | '25.07 ~ '25.07 |
| **[Softmax Accelerator IP](./Softmax_Accelerator_IP)** | ğŸ† **(ìš°ìˆ˜ìƒ)** Zynq SoC ê¸°ë°˜ Softmax ì—°ì‚° ê°€ì†ê¸° ì„¤ê³„ (SW ëŒ€ë¹„ 13ë°° ì„±ëŠ¥) | `Verilog`, `Vivado`, `AXI` | '25.08 ~ '25.09 |
| **[FPGA Image Filtering](./FPGA_Image_Filtering)** | Ultra96-V2 í™œìš© ì‹¤ì‹œê°„ CNN ì˜ìƒ í•„í„°ë§ ì‹œìŠ¤í…œ êµ¬í˜„ | `Verilog`, `Image Processing` | '25.10 ~ '25.12 |
| **[FPGA FFT Calculator](./FPGA_FFT_Calculator)** | ê³ ì† í‘¸ë¦¬ì— ë³€í™˜(FFT) ì•Œê³ ë¦¬ì¦˜ í•˜ë“œì›¨ì–´ êµ¬í˜„ | `Verilog`, `DSP` | '25.11 ~ '25.12 |

---

## ğŸ“ Detailed Competencies

### ğŸ”¹ Digital Logic Simplification & Verify
- **RTL Design**: Verilog/SystemVerilogë¥¼ í™œìš©í•œ ë³µì¡í•œ ë””ì§€í„¸ ë¡œì§ ì„¤ê³„ ë° FSM êµ¬í˜„.
- **Verification**: Testbench ì‘ì„± ë° Simulationì„ í†µí•œ ê¸°ëŠ¥ ê²€ì¦, Waveform ë¶„ì„ ëŠ¥ë ¥.
- **Optimization**: PPA(Power, Performance, Area)ë¥¼ ê³ ë ¤í•œ íšŒë¡œ ìµœì í™” ë° íƒ€ì´ë°(Timing) ë¬¸ì œ í•´ê²°.

### ğŸ”¹ SoC Integration & Accelerator
- **IP Design**: AXI4, AXI-Stream ë“± í‘œì¤€ ì¸í„°í˜ì´ìŠ¤ ê¸°ë°˜ì˜ Custom IP ì„¤ê³„ ë° íŒ¨í‚¤ì§•.
- **HW/SW Co-design**: Zynq ë“± ì´ê¸°ì¢… ë©€í‹°ì½”ì–´ ì‹œìŠ¤í…œì—ì„œì˜ PS(Software)ì™€ PL(Hardware) í†µí•© ì„¤ê³„.
- **High-Level Synthesis**: ì•Œê³ ë¦¬ì¦˜(C/C++)ì„ í•˜ë“œì›¨ì–´ êµ¬ì¡°ë¡œ ë§¤í•‘í•˜ê³  ìµœì í™”í•˜ëŠ” ëŠ¥ë ¥.

### ğŸ”¹ Circuit & PCB
- **Schematic & Layout**: OrCAD, Cadence íˆ´ì„ í™œìš©í•œ íšŒë¡œë„ ì‘ì„± ë° PCB Artwork.
- **Analog Design**: Transistor Levelì—ì„œì˜ íšŒë¡œ ì„¤ê³„ ë° ë ˆì´ì•„ì›ƒ, ê³µì • íŒŒë¼ë¯¸í„° ì´í•´.
- **Debugging**: ì˜¤ì‹¤ë¡œìŠ¤ì½”í”„, ë¡œì§ ë¶„ì„ê¸° ë“±ì„ í™œìš©í•œ í•˜ë“œì›¨ì–´ ë””ë²„ê¹… ë° ì‹ í˜¸ ë¬´ê²°ì„± ë¶„ì„.

---

## ğŸ“« Contact
- **University**: Soongsil University (School of Electronic Engineering)
- **Email**: (ì´ë©”ì¼ ì£¼ì†Œë¥¼ ì…ë ¥í•˜ì„¸ìš”)
- **GitHub**: [https://github.com/BUJH99](https://github.com/BUJH99)