# Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

.model fork_type
.inputs clk rst ins ins_valid outs_ready[0] outs_ready[1] outs_ready[2] outs_ready[3] outs_ready[4] outs_ready[5] outs_ready[6] outs_ready[7] outs_ready[8] outs_ready[9] outs_ready[10] outs_ready[11] outs_ready[12] outs_ready[13]
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs_valid[0] outs_valid[1] outs_valid[2] outs_valid[3] outs_valid[4] outs_valid[5] outs_valid[6] outs_valid[7] outs_valid[8] outs_valid[9] outs_valid[10] outs_valid[11] outs_valid[12] outs_valid[13]
.names $false
.names $true
1
.names $undef
.names control.anyBlockFull.outs control.ins_ready
0 1
.names ins_valid control.anyBlockFull.outs control.backpressure
11 1
.names control.regBlock[0].regblock.keepValue control.regBlock[1].regblock.keepValue $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$100[0]
1- 1
-1 1
.names control.regBlock[2].regblock.keepValue control.regBlock[3].regblock.keepValue $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$100[1]
1- 1
-1 1
.names control.regBlock[4].regblock.keepValue control.regBlock[5].regblock.keepValue $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$100[2]
1- 1
-1 1
.names control.regBlock[6].regblock.keepValue control.regBlock[7].regblock.keepValue $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$100[3]
1- 1
-1 1
.names control.regBlock[8].regblock.keepValue control.regBlock[9].regblock.keepValue $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$100[4]
1- 1
-1 1
.names control.regBlock[10].regblock.keepValue control.regBlock[11].regblock.keepValue $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$100[5]
1- 1
-1 1
.names control.regBlock[12].regblock.keepValue control.regBlock[13].regblock.keepValue $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$100[6]
1- 1
-1 1
.names $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$100[0] $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$100[1] $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$108[0]
1- 1
-1 1
.names $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$100[2] $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$100[3] $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$108[1]
1- 1
-1 1
.names $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$100[4] $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$100[5] $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$108[2]
1- 1
-1 1
.names $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$108[0] $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$108[1] $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$112[0]
1- 1
-1 1
.names $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$108[2] $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$100[6] $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$112[1]
1- 1
-1 1
.names $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$112[0] $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$112[1] $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$115
1- 1
-1 1
.names $flatten\control.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$115 $flatten\control.\anyBlockFull.$eq$/home/ubuntu/dynamatic/data/verilog/support/logic.v:38$10_Y
0 1
.names $true $false $flatten\control.\anyBlockFull.$eq$/home/ubuntu/dynamatic/data/verilog/support/logic.v:38$10_Y control.anyBlockFull.outs
1-0 1
-11 1
.latch $flatten\control.\regBlock[0].regblock.$0\transmitValue[0:0] control.regBlock[0].regblock.transmitValue re clk 1
.names $flatten\control.\regBlock[0].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y $true rst $flatten\control.\regBlock[0].regblock.$0\transmitValue[0:0]
1-0 1
-11 1
.names outs_ready[0] $flatten\control.\regBlock[0].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y
0 1
.names control.backpressure $flatten\control.\regBlock[0].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y
0 1
.names $flatten\control.\regBlock[0].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y control.regBlock[0].regblock.transmitValue control.regBlock[0].regblock.keepValue
11 1
.names control.regBlock[0].regblock.keepValue $flatten\control.\regBlock[0].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y $flatten\control.\regBlock[0].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y
1- 1
-1 1
.names control.regBlock[0].regblock.transmitValue ins_valid control.regBlock[0].regblock.outs_valid
11 1
.latch $flatten\control.\regBlock[10].regblock.$0\transmitValue[0:0] control.regBlock[10].regblock.transmitValue re clk 1
.names $flatten\control.\regBlock[10].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y $true rst $flatten\control.\regBlock[10].regblock.$0\transmitValue[0:0]
1-0 1
-11 1
.names outs_ready[10] $flatten\control.\regBlock[10].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y
0 1
.names control.backpressure $flatten\control.\regBlock[10].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y
0 1
.names $flatten\control.\regBlock[10].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y control.regBlock[10].regblock.transmitValue control.regBlock[10].regblock.keepValue
11 1
.names control.regBlock[10].regblock.keepValue $flatten\control.\regBlock[10].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y $flatten\control.\regBlock[10].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y
1- 1
-1 1
.names control.regBlock[10].regblock.transmitValue ins_valid control.regBlock[10].regblock.outs_valid
11 1
.latch $flatten\control.\regBlock[11].regblock.$0\transmitValue[0:0] control.regBlock[11].regblock.transmitValue re clk 1
.names $flatten\control.\regBlock[11].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y $true rst $flatten\control.\regBlock[11].regblock.$0\transmitValue[0:0]
1-0 1
-11 1
.names outs_ready[11] $flatten\control.\regBlock[11].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y
0 1
.names control.backpressure $flatten\control.\regBlock[11].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y
0 1
.names $flatten\control.\regBlock[11].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y control.regBlock[11].regblock.transmitValue control.regBlock[11].regblock.keepValue
11 1
.names control.regBlock[11].regblock.keepValue $flatten\control.\regBlock[11].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y $flatten\control.\regBlock[11].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y
1- 1
-1 1
.names control.regBlock[11].regblock.transmitValue ins_valid control.regBlock[11].regblock.outs_valid
11 1
.latch $flatten\control.\regBlock[12].regblock.$0\transmitValue[0:0] control.regBlock[12].regblock.transmitValue re clk 1
.names $flatten\control.\regBlock[12].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y $true rst $flatten\control.\regBlock[12].regblock.$0\transmitValue[0:0]
1-0 1
-11 1
.names outs_ready[12] $flatten\control.\regBlock[12].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y
0 1
.names control.backpressure $flatten\control.\regBlock[12].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y
0 1
.names $flatten\control.\regBlock[12].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y control.regBlock[12].regblock.transmitValue control.regBlock[12].regblock.keepValue
11 1
.names control.regBlock[12].regblock.keepValue $flatten\control.\regBlock[12].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y $flatten\control.\regBlock[12].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y
1- 1
-1 1
.names control.regBlock[12].regblock.transmitValue ins_valid control.regBlock[12].regblock.outs_valid
11 1
.latch $flatten\control.\regBlock[13].regblock.$0\transmitValue[0:0] control.regBlock[13].regblock.transmitValue re clk 1
.names $flatten\control.\regBlock[13].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y $true rst $flatten\control.\regBlock[13].regblock.$0\transmitValue[0:0]
1-0 1
-11 1
.names outs_ready[13] $flatten\control.\regBlock[13].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y
0 1
.names control.backpressure $flatten\control.\regBlock[13].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y
0 1
.names $flatten\control.\regBlock[13].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y control.regBlock[13].regblock.transmitValue control.regBlock[13].regblock.keepValue
11 1
.names control.regBlock[13].regblock.keepValue $flatten\control.\regBlock[13].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y $flatten\control.\regBlock[13].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y
1- 1
-1 1
.names control.regBlock[13].regblock.transmitValue ins_valid control.regBlock[13].regblock.outs_valid
11 1
.latch $flatten\control.\regBlock[1].regblock.$0\transmitValue[0:0] control.regBlock[1].regblock.transmitValue re clk 1
.names $flatten\control.\regBlock[1].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y $true rst $flatten\control.\regBlock[1].regblock.$0\transmitValue[0:0]
1-0 1
-11 1
.names outs_ready[1] $flatten\control.\regBlock[1].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y
0 1
.names control.backpressure $flatten\control.\regBlock[1].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y
0 1
.names $flatten\control.\regBlock[1].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y control.regBlock[1].regblock.transmitValue control.regBlock[1].regblock.keepValue
11 1
.names control.regBlock[1].regblock.keepValue $flatten\control.\regBlock[1].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y $flatten\control.\regBlock[1].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y
1- 1
-1 1
.names control.regBlock[1].regblock.transmitValue ins_valid control.regBlock[1].regblock.outs_valid
11 1
.latch $flatten\control.\regBlock[2].regblock.$0\transmitValue[0:0] control.regBlock[2].regblock.transmitValue re clk 1
.names $flatten\control.\regBlock[2].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y $true rst $flatten\control.\regBlock[2].regblock.$0\transmitValue[0:0]
1-0 1
-11 1
.names outs_ready[2] $flatten\control.\regBlock[2].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y
0 1
.names control.backpressure $flatten\control.\regBlock[2].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y
0 1
.names $flatten\control.\regBlock[2].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y control.regBlock[2].regblock.transmitValue control.regBlock[2].regblock.keepValue
11 1
.names control.regBlock[2].regblock.keepValue $flatten\control.\regBlock[2].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y $flatten\control.\regBlock[2].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y
1- 1
-1 1
.names control.regBlock[2].regblock.transmitValue ins_valid control.regBlock[2].regblock.outs_valid
11 1
.latch $flatten\control.\regBlock[3].regblock.$0\transmitValue[0:0] control.regBlock[3].regblock.transmitValue re clk 1
.names $flatten\control.\regBlock[3].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y $true rst $flatten\control.\regBlock[3].regblock.$0\transmitValue[0:0]
1-0 1
-11 1
.names outs_ready[3] $flatten\control.\regBlock[3].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y
0 1
.names control.backpressure $flatten\control.\regBlock[3].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y
0 1
.names $flatten\control.\regBlock[3].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y control.regBlock[3].regblock.transmitValue control.regBlock[3].regblock.keepValue
11 1
.names control.regBlock[3].regblock.keepValue $flatten\control.\regBlock[3].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y $flatten\control.\regBlock[3].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y
1- 1
-1 1
.names control.regBlock[3].regblock.transmitValue ins_valid control.regBlock[3].regblock.outs_valid
11 1
.latch $flatten\control.\regBlock[4].regblock.$0\transmitValue[0:0] control.regBlock[4].regblock.transmitValue re clk 1
.names $flatten\control.\regBlock[4].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y $true rst $flatten\control.\regBlock[4].regblock.$0\transmitValue[0:0]
1-0 1
-11 1
.names outs_ready[4] $flatten\control.\regBlock[4].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y
0 1
.names control.backpressure $flatten\control.\regBlock[4].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y
0 1
.names $flatten\control.\regBlock[4].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y control.regBlock[4].regblock.transmitValue control.regBlock[4].regblock.keepValue
11 1
.names control.regBlock[4].regblock.keepValue $flatten\control.\regBlock[4].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y $flatten\control.\regBlock[4].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y
1- 1
-1 1
.names control.regBlock[4].regblock.transmitValue ins_valid control.regBlock[4].regblock.outs_valid
11 1
.latch $flatten\control.\regBlock[5].regblock.$0\transmitValue[0:0] control.regBlock[5].regblock.transmitValue re clk 1
.names $flatten\control.\regBlock[5].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y $true rst $flatten\control.\regBlock[5].regblock.$0\transmitValue[0:0]
1-0 1
-11 1
.names outs_ready[5] $flatten\control.\regBlock[5].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y
0 1
.names control.backpressure $flatten\control.\regBlock[5].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y
0 1
.names $flatten\control.\regBlock[5].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y control.regBlock[5].regblock.transmitValue control.regBlock[5].regblock.keepValue
11 1
.names control.regBlock[5].regblock.keepValue $flatten\control.\regBlock[5].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y $flatten\control.\regBlock[5].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y
1- 1
-1 1
.names control.regBlock[5].regblock.transmitValue ins_valid control.regBlock[5].regblock.outs_valid
11 1
.latch $flatten\control.\regBlock[6].regblock.$0\transmitValue[0:0] control.regBlock[6].regblock.transmitValue re clk 1
.names $flatten\control.\regBlock[6].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y $true rst $flatten\control.\regBlock[6].regblock.$0\transmitValue[0:0]
1-0 1
-11 1
.names outs_ready[6] $flatten\control.\regBlock[6].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y
0 1
.names control.backpressure $flatten\control.\regBlock[6].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y
0 1
.names $flatten\control.\regBlock[6].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y control.regBlock[6].regblock.transmitValue control.regBlock[6].regblock.keepValue
11 1
.names control.regBlock[6].regblock.keepValue $flatten\control.\regBlock[6].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y $flatten\control.\regBlock[6].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y
1- 1
-1 1
.names control.regBlock[6].regblock.transmitValue ins_valid control.regBlock[6].regblock.outs_valid
11 1
.latch $flatten\control.\regBlock[7].regblock.$0\transmitValue[0:0] control.regBlock[7].regblock.transmitValue re clk 1
.names $flatten\control.\regBlock[7].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y $true rst $flatten\control.\regBlock[7].regblock.$0\transmitValue[0:0]
1-0 1
-11 1
.names outs_ready[7] $flatten\control.\regBlock[7].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y
0 1
.names control.backpressure $flatten\control.\regBlock[7].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y
0 1
.names $flatten\control.\regBlock[7].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y control.regBlock[7].regblock.transmitValue control.regBlock[7].regblock.keepValue
11 1
.names control.regBlock[7].regblock.keepValue $flatten\control.\regBlock[7].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y $flatten\control.\regBlock[7].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y
1- 1
-1 1
.names control.regBlock[7].regblock.transmitValue ins_valid control.regBlock[7].regblock.outs_valid
11 1
.latch $flatten\control.\regBlock[8].regblock.$0\transmitValue[0:0] control.regBlock[8].regblock.transmitValue re clk 1
.names $flatten\control.\regBlock[8].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y $true rst $flatten\control.\regBlock[8].regblock.$0\transmitValue[0:0]
1-0 1
-11 1
.names outs_ready[8] $flatten\control.\regBlock[8].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y
0 1
.names control.backpressure $flatten\control.\regBlock[8].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y
0 1
.names $flatten\control.\regBlock[8].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y control.regBlock[8].regblock.transmitValue control.regBlock[8].regblock.keepValue
11 1
.names control.regBlock[8].regblock.keepValue $flatten\control.\regBlock[8].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y $flatten\control.\regBlock[8].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y
1- 1
-1 1
.names control.regBlock[8].regblock.transmitValue ins_valid control.regBlock[8].regblock.outs_valid
11 1
.latch $flatten\control.\regBlock[9].regblock.$0\transmitValue[0:0] control.regBlock[9].regblock.transmitValue re clk 1
.names $flatten\control.\regBlock[9].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y $true rst $flatten\control.\regBlock[9].regblock.$0\transmitValue[0:0]
1-0 1
-11 1
.names outs_ready[9] $flatten\control.\regBlock[9].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y
0 1
.names control.backpressure $flatten\control.\regBlock[9].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y
0 1
.names $flatten\control.\regBlock[9].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:16$3_Y control.regBlock[9].regblock.transmitValue control.regBlock[9].regblock.keepValue
11 1
.names control.regBlock[9].regblock.keepValue $flatten\control.\regBlock[9].regblock.$not$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$6_Y $flatten\control.\regBlock[9].regblock.$or$/home/ubuntu/dynamatic/data/verilog/support/eager_fork_register_block.v:22$7_Y
1- 1
-1 1
.names control.regBlock[9].regblock.transmitValue ins_valid control.regBlock[9].regblock.outs_valid
11 1
.names rst control.rst
1 1
.names control.regBlock[0].regblock.outs_valid control.outs_valid[0]
1 1
.names control.regBlock[1].regblock.outs_valid control.outs_valid[1]
1 1
.names control.regBlock[2].regblock.outs_valid control.outs_valid[2]
1 1
.names control.regBlock[3].regblock.outs_valid control.outs_valid[3]
1 1
.names control.regBlock[4].regblock.outs_valid control.outs_valid[4]
1 1
.names control.regBlock[5].regblock.outs_valid control.outs_valid[5]
1 1
.names control.regBlock[6].regblock.outs_valid control.outs_valid[6]
1 1
.names control.regBlock[7].regblock.outs_valid control.outs_valid[7]
1 1
.names control.regBlock[8].regblock.outs_valid control.outs_valid[8]
1 1
.names control.regBlock[9].regblock.outs_valid control.outs_valid[9]
1 1
.names control.regBlock[10].regblock.outs_valid control.outs_valid[10]
1 1
.names control.regBlock[11].regblock.outs_valid control.outs_valid[11]
1 1
.names control.regBlock[12].regblock.outs_valid control.outs_valid[12]
1 1
.names control.regBlock[13].regblock.outs_valid control.outs_valid[13]
1 1
.names outs_ready[0] control.outs_ready[0]
1 1
.names outs_ready[1] control.outs_ready[1]
1 1
.names outs_ready[2] control.outs_ready[2]
1 1
.names outs_ready[3] control.outs_ready[3]
1 1
.names outs_ready[4] control.outs_ready[4]
1 1
.names outs_ready[5] control.outs_ready[5]
1 1
.names outs_ready[6] control.outs_ready[6]
1 1
.names outs_ready[7] control.outs_ready[7]
1 1
.names outs_ready[8] control.outs_ready[8]
1 1
.names outs_ready[9] control.outs_ready[9]
1 1
.names outs_ready[10] control.outs_ready[10]
1 1
.names outs_ready[11] control.outs_ready[11]
1 1
.names outs_ready[12] control.outs_ready[12]
1 1
.names outs_ready[13] control.outs_ready[13]
1 1
.names ins_valid control.ins_valid
1 1
.names clk control.clk
1 1
.names control.regBlock[0].regblock.keepValue control.blockStopArray[0]
1 1
.names control.regBlock[1].regblock.keepValue control.blockStopArray[1]
1 1
.names control.regBlock[2].regblock.keepValue control.blockStopArray[2]
1 1
.names control.regBlock[3].regblock.keepValue control.blockStopArray[3]
1 1
.names control.regBlock[4].regblock.keepValue control.blockStopArray[4]
1 1
.names control.regBlock[5].regblock.keepValue control.blockStopArray[5]
1 1
.names control.regBlock[6].regblock.keepValue control.blockStopArray[6]
1 1
.names control.regBlock[7].regblock.keepValue control.blockStopArray[7]
1 1
.names control.regBlock[8].regblock.keepValue control.blockStopArray[8]
1 1
.names control.regBlock[9].regblock.keepValue control.blockStopArray[9]
1 1
.names control.regBlock[10].regblock.keepValue control.blockStopArray[10]
1 1
.names control.regBlock[11].regblock.keepValue control.blockStopArray[11]
1 1
.names control.regBlock[12].regblock.keepValue control.blockStopArray[12]
1 1
.names control.regBlock[13].regblock.keepValue control.blockStopArray[13]
1 1
.names control.anyBlockFull.outs control.anyBlockStop
1 1
.names control.backpressure control.regBlock[9].regblock.backpressure
1 1
.names control.regBlock[9].regblock.keepValue control.regBlock[9].regblock.blockStop
1 1
.names clk control.regBlock[9].regblock.clk
1 1
.names ins_valid control.regBlock[9].regblock.ins_valid
1 1
.names outs_ready[9] control.regBlock[9].regblock.outs_ready
1 1
.names rst control.regBlock[9].regblock.rst
1 1
.names control.backpressure control.regBlock[8].regblock.backpressure
1 1
.names control.regBlock[8].regblock.keepValue control.regBlock[8].regblock.blockStop
1 1
.names clk control.regBlock[8].regblock.clk
1 1
.names ins_valid control.regBlock[8].regblock.ins_valid
1 1
.names outs_ready[8] control.regBlock[8].regblock.outs_ready
1 1
.names rst control.regBlock[8].regblock.rst
1 1
.names control.backpressure control.regBlock[7].regblock.backpressure
1 1
.names control.regBlock[7].regblock.keepValue control.regBlock[7].regblock.blockStop
1 1
.names clk control.regBlock[7].regblock.clk
1 1
.names ins_valid control.regBlock[7].regblock.ins_valid
1 1
.names outs_ready[7] control.regBlock[7].regblock.outs_ready
1 1
.names rst control.regBlock[7].regblock.rst
1 1
.names control.backpressure control.regBlock[6].regblock.backpressure
1 1
.names control.regBlock[6].regblock.keepValue control.regBlock[6].regblock.blockStop
1 1
.names clk control.regBlock[6].regblock.clk
1 1
.names ins_valid control.regBlock[6].regblock.ins_valid
1 1
.names outs_ready[6] control.regBlock[6].regblock.outs_ready
1 1
.names rst control.regBlock[6].regblock.rst
1 1
.names control.backpressure control.regBlock[5].regblock.backpressure
1 1
.names control.regBlock[5].regblock.keepValue control.regBlock[5].regblock.blockStop
1 1
.names clk control.regBlock[5].regblock.clk
1 1
.names ins_valid control.regBlock[5].regblock.ins_valid
1 1
.names outs_ready[5] control.regBlock[5].regblock.outs_ready
1 1
.names rst control.regBlock[5].regblock.rst
1 1
.names control.backpressure control.regBlock[4].regblock.backpressure
1 1
.names control.regBlock[4].regblock.keepValue control.regBlock[4].regblock.blockStop
1 1
.names clk control.regBlock[4].regblock.clk
1 1
.names ins_valid control.regBlock[4].regblock.ins_valid
1 1
.names outs_ready[4] control.regBlock[4].regblock.outs_ready
1 1
.names rst control.regBlock[4].regblock.rst
1 1
.names control.backpressure control.regBlock[3].regblock.backpressure
1 1
.names control.regBlock[3].regblock.keepValue control.regBlock[3].regblock.blockStop
1 1
.names clk control.regBlock[3].regblock.clk
1 1
.names ins_valid control.regBlock[3].regblock.ins_valid
1 1
.names outs_ready[3] control.regBlock[3].regblock.outs_ready
1 1
.names rst control.regBlock[3].regblock.rst
1 1
.names control.backpressure control.regBlock[2].regblock.backpressure
1 1
.names control.regBlock[2].regblock.keepValue control.regBlock[2].regblock.blockStop
1 1
.names clk control.regBlock[2].regblock.clk
1 1
.names ins_valid control.regBlock[2].regblock.ins_valid
1 1
.names outs_ready[2] control.regBlock[2].regblock.outs_ready
1 1
.names rst control.regBlock[2].regblock.rst
1 1
.names control.backpressure control.regBlock[1].regblock.backpressure
1 1
.names control.regBlock[1].regblock.keepValue control.regBlock[1].regblock.blockStop
1 1
.names clk control.regBlock[1].regblock.clk
1 1
.names ins_valid control.regBlock[1].regblock.ins_valid
1 1
.names outs_ready[1] control.regBlock[1].regblock.outs_ready
1 1
.names rst control.regBlock[1].regblock.rst
1 1
.names control.backpressure control.regBlock[13].regblock.backpressure
1 1
.names control.regBlock[13].regblock.keepValue control.regBlock[13].regblock.blockStop
1 1
.names clk control.regBlock[13].regblock.clk
1 1
.names ins_valid control.regBlock[13].regblock.ins_valid
1 1
.names outs_ready[13] control.regBlock[13].regblock.outs_ready
1 1
.names rst control.regBlock[13].regblock.rst
1 1
.names control.backpressure control.regBlock[12].regblock.backpressure
1 1
.names control.regBlock[12].regblock.keepValue control.regBlock[12].regblock.blockStop
1 1
.names clk control.regBlock[12].regblock.clk
1 1
.names ins_valid control.regBlock[12].regblock.ins_valid
1 1
.names outs_ready[12] control.regBlock[12].regblock.outs_ready
1 1
.names rst control.regBlock[12].regblock.rst
1 1
.names control.backpressure control.regBlock[11].regblock.backpressure
1 1
.names control.regBlock[11].regblock.keepValue control.regBlock[11].regblock.blockStop
1 1
.names clk control.regBlock[11].regblock.clk
1 1
.names ins_valid control.regBlock[11].regblock.ins_valid
1 1
.names outs_ready[11] control.regBlock[11].regblock.outs_ready
1 1
.names rst control.regBlock[11].regblock.rst
1 1
.names control.backpressure control.regBlock[10].regblock.backpressure
1 1
.names control.regBlock[10].regblock.keepValue control.regBlock[10].regblock.blockStop
1 1
.names clk control.regBlock[10].regblock.clk
1 1
.names ins_valid control.regBlock[10].regblock.ins_valid
1 1
.names outs_ready[10] control.regBlock[10].regblock.outs_ready
1 1
.names rst control.regBlock[10].regblock.rst
1 1
.names control.backpressure control.regBlock[0].regblock.backpressure
1 1
.names control.regBlock[0].regblock.keepValue control.regBlock[0].regblock.blockStop
1 1
.names clk control.regBlock[0].regblock.clk
1 1
.names ins_valid control.regBlock[0].regblock.ins_valid
1 1
.names outs_ready[0] control.regBlock[0].regblock.outs_ready
1 1
.names rst control.regBlock[0].regblock.rst
1 1
.names $false control.anyBlockFull.all_zeros[0]
1 1
.names $false control.anyBlockFull.all_zeros[1]
1 1
.names $false control.anyBlockFull.all_zeros[2]
1 1
.names $false control.anyBlockFull.all_zeros[3]
1 1
.names $false control.anyBlockFull.all_zeros[4]
1 1
.names $false control.anyBlockFull.all_zeros[5]
1 1
.names $false control.anyBlockFull.all_zeros[6]
1 1
.names $false control.anyBlockFull.all_zeros[7]
1 1
.names $false control.anyBlockFull.all_zeros[8]
1 1
.names $false control.anyBlockFull.all_zeros[9]
1 1
.names $false control.anyBlockFull.all_zeros[10]
1 1
.names $false control.anyBlockFull.all_zeros[11]
1 1
.names $false control.anyBlockFull.all_zeros[12]
1 1
.names $false control.anyBlockFull.all_zeros[13]
1 1
.names control.regBlock[0].regblock.keepValue control.anyBlockFull.ins[0]
1 1
.names control.regBlock[1].regblock.keepValue control.anyBlockFull.ins[1]
1 1
.names control.regBlock[2].regblock.keepValue control.anyBlockFull.ins[2]
1 1
.names control.regBlock[3].regblock.keepValue control.anyBlockFull.ins[3]
1 1
.names control.regBlock[4].regblock.keepValue control.anyBlockFull.ins[4]
1 1
.names control.regBlock[5].regblock.keepValue control.anyBlockFull.ins[5]
1 1
.names control.regBlock[6].regblock.keepValue control.anyBlockFull.ins[6]
1 1
.names control.regBlock[7].regblock.keepValue control.anyBlockFull.ins[7]
1 1
.names control.regBlock[8].regblock.keepValue control.anyBlockFull.ins[8]
1 1
.names control.regBlock[9].regblock.keepValue control.anyBlockFull.ins[9]
1 1
.names control.regBlock[10].regblock.keepValue control.anyBlockFull.ins[10]
1 1
.names control.regBlock[11].regblock.keepValue control.anyBlockFull.ins[11]
1 1
.names control.regBlock[12].regblock.keepValue control.anyBlockFull.ins[12]
1 1
.names control.regBlock[13].regblock.keepValue control.anyBlockFull.ins[13]
1 1
.names control.ins_ready ins_ready
1 1
.names ins outs[0]
1 1
.names ins outs[1]
1 1
.names ins outs[2]
1 1
.names ins outs[3]
1 1
.names ins outs[4]
1 1
.names ins outs[5]
1 1
.names ins outs[6]
1 1
.names ins outs[7]
1 1
.names ins outs[8]
1 1
.names ins outs[9]
1 1
.names ins outs[10]
1 1
.names ins outs[11]
1 1
.names ins outs[12]
1 1
.names ins outs[13]
1 1
.names control.regBlock[0].regblock.outs_valid outs_valid[0]
1 1
.names control.regBlock[1].regblock.outs_valid outs_valid[1]
1 1
.names control.regBlock[2].regblock.outs_valid outs_valid[2]
1 1
.names control.regBlock[3].regblock.outs_valid outs_valid[3]
1 1
.names control.regBlock[4].regblock.outs_valid outs_valid[4]
1 1
.names control.regBlock[5].regblock.outs_valid outs_valid[5]
1 1
.names control.regBlock[6].regblock.outs_valid outs_valid[6]
1 1
.names control.regBlock[7].regblock.outs_valid outs_valid[7]
1 1
.names control.regBlock[8].regblock.outs_valid outs_valid[8]
1 1
.names control.regBlock[9].regblock.outs_valid outs_valid[9]
1 1
.names control.regBlock[10].regblock.outs_valid outs_valid[10]
1 1
.names control.regBlock[11].regblock.outs_valid outs_valid[11]
1 1
.names control.regBlock[12].regblock.outs_valid outs_valid[12]
1 1
.names control.regBlock[13].regblock.outs_valid outs_valid[13]
1 1
.end
