{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769760292040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769760292041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 30 09:04:51 2026 " "Processing started: Fri Jan 30 09:04:51 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769760292041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760292041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trng -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off trng -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760292041 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1769760292789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1769760292789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_trng_2024/src/trng_core.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_trng_2024/src/trng_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 trng_core " "Found entity 1: trng_core" {  } { { "Lab_TRNG_2024/src/trng_core.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/trng_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769760298850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760298850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_trng_2024/src/trng.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_trng_2024/src/trng.v" { { "Info" "ISGN_ENTITY_NAME" "1 trng " "Found entity 1: trng" {  } { { "Lab_TRNG_2024/src/trng.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/trng.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769760298903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760298903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_trng_2024/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_trng_2024/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769760298905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760298905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_trng_2024/src/rxtx.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_trng_2024/src/rxtx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxtx " "Found entity 1: rxtx" {  } { { "Lab_TRNG_2024/src/rxtx.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/rxtx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769760298937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760298937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_trng_2024/src/ro.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_trng_2024/src/ro.v" { { "Info" "ISGN_ENTITY_NAME" "1 ro " "Found entity 1: ro" {  } { { "Lab_TRNG_2024/src/ro.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769760298995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760298995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_trng_2024/src/fr_high.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_trng_2024/src/fr_high.v" { { "Info" "ISGN_ENTITY_NAME" "1 fr_high " "Found entity 1: fr_high" {  } { { "Lab_TRNG_2024/src/fr_high.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/fr_high.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769760299050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760299050 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1769760299164 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 top.v(171) " "Verilog HDL assignment warning at top.v(171): truncated value with size 8 to match size of target (1)" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769760299180 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7..2\] top.v(120) " "Output port \"LED\[7..2\]\" at top.v(120) has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1769760299180 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trng trng:trng " "Elaborating entity \"trng\" for hierarchy \"trng:trng\"" {  } { { "Lab_TRNG_2024/src/top.v" "trng" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769760299181 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 trng.v(19) " "Verilog HDL assignment warning at trng.v(19): truncated value with size 32 to match size of target (3)" {  } { { "Lab_TRNG_2024/src/trng.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/trng.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769760299200 "|top|trng:trng"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trng_core trng:trng\|trng_core:trng_core " "Elaborating entity \"trng_core\" for hierarchy \"trng:trng\|trng_core:trng_core\"" {  } { { "Lab_TRNG_2024/src/trng.v" "trng_core" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/trng.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769760299201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fr_high trng:trng\|trng_core:trng_core\|fr_high:fr_high_1 " "Elaborating entity \"fr_high\" for hierarchy \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\"" {  } { { "Lab_TRNG_2024/src/trng_core.v" "fr_high_1" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/trng_core.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769760299222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ro trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U1 " "Elaborating entity \"ro\" for hierarchy \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U1\"" {  } { { "Lab_TRNG_2024/src/fr_high.v" "U1" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/fr_high.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769760299241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxtx rxtx:rxtx " "Elaborating entity \"rxtx\" for hierarchy \"rxtx:rxtx\"" {  } { { "Lab_TRNG_2024/src/top.v" "rxtx" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769760299289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a584.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a584.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a584 " "Found entity 1: altsyncram_a584" {  } { { "db/altsyncram_a584.tdf" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/altsyncram_a584.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769760306123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760306123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/mux_clc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769760306836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760306836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769760307090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760307090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c7i " "Found entity 1: cntr_c7i" {  } { { "db/cntr_c7i.tdf" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/cntr_c7i.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769760307485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760307485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iti " "Found entity 1: cntr_iti" {  } { { "db/cntr_iti.tdf" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/cntr_iti.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769760307546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760307546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/cntr_u8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769760307627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760307627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769760307673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760307673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769760307743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760307743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769760307781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760307781 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769760308274 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1769760308423 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2026.01.30.09:05:12 Progress: Loading sld26a1d8bc/alt_sld_fab_wrapper_hw.tcl " "2026.01.30.09:05:12 Progress: Loading sld26a1d8bc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760312661 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760315364 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760315438 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760318374 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760318484 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760318608 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760318809 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760318855 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760318856 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1769760319667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld26a1d8bc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld26a1d8bc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld26a1d8bc/alt_sld_fab.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/ip/sld26a1d8bc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769760320078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760320078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769760320174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760320174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769760320287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760320287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769760320373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760320373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769760320540 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769760320540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760320540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769760320601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760320601 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1769760322630 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[1\]\" and its non-tri-state driver." {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1769760322699 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1769760322699 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1769760322700 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1769760322700 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[1\]~synth " "Node \"GPIO_1\[1\]~synth\"" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760322799 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1769760322799 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769760322799 "|top|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769760322799 "|top|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769760322799 "|top|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769760322799 "|top|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769760322799 "|top|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769760322799 "|top|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1769760322799 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769760322906 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U24\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U24\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U1\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U1\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U3\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U3\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U6\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U6\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U7\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U7\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U14\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U14\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U15\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U15\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U26\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U26\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U28\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U28\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U30\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U30\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U31\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U31\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U22\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U22\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U26\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U26\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U28\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U28\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U30\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U30\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U31\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U31\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U32\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U32\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U10\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U10\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U12\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U12\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U14\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U14\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U16\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U16\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U18\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U18\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U20\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U20\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U22\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U22\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U24\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U24\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U26\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U26\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U28\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U28\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U30\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U30\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U31\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U31\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U14\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U14\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U15\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U15\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U16\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U16\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U17\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U17\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U18\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U18\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U19\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U19\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U20\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U20\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U21\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U21\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U22\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U22\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U23\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U23\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U24\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U24\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U25\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U25\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U2\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U2\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U4\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U4\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U5\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U5\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U8\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U8\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U9\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U9\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U10\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U10\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U11\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U11\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U12\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U12\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U13\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U13\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U16\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U16\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U17\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U17\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U18\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U18\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U19\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U19\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U20\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U20\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U21\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U21\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U22\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U22\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U23\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U23\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U24\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U24\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U25\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U25\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U27\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U27\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U29\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U29\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U32\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U32\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U1\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U1\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U2\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U2\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U3\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U3\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U4\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U4\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U5\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U5\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U6\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U6\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U7\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U7\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U8\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U8\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U9\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U9\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U10\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U10\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U11\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U11\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U12\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U12\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U13\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U13\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U14\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U14\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U20\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U20\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U1\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U1\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U15\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U15\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U16\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U16\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U17\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U17\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U18\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U18\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U19\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U19\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U21\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U21\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U23\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U23\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U25\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U25\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U27\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U27\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U29\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U29\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U2\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U2\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U3\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U3\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U4\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U4\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U5\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U5\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U6\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U6\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U7\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U7\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U8\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U8\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U9\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U9\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U10\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U10\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U11\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U11\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U12\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U12\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U13\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U13\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U5\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U5\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U26\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U26\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U27\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U27\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U28\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U28\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U29\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U29\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U30\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U30\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U31\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U31\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U32\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U32\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U1\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U1\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U2\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U2\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U3\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U3\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U4\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U4\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U6\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U6\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U7\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U7\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U8\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U8\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U9\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U9\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U11\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U11\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U13\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U13\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U15\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U15\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U17\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U17\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U19\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U19\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U21\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U21\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U23\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U23\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U25\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U25\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U27\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U27\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U29\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U29\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U32\|r10 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U32\|r10\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r10" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U24\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U24\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U1\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U1\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U3\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U3\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U6\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U6\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U7\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U7\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U14\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U14\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U15\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U15\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U26\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U26\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U28\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U28\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U30\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U30\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U31\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U31\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U22\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U22\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U26\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U26\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U28\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U28\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U30\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U30\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U31\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U31\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U32\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U32\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U10\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U10\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U12\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U12\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U14\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U14\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U16\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U16\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U18\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U18\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U20\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U20\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U22\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U22\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U24\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U24\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U26\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U26\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U28\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U28\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U30\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U30\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U31\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U31\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U14\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U14\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U15\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U15\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U16\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U16\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U17\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U17\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U18\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U18\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U19\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U19\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U20\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U20\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U21\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U21\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U22\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U22\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U23\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U23\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U24\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U24\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U25\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U25\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U2\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U2\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U4\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U4\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U5\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U5\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U8\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U8\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U9\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U9\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U10\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U10\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U11\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U11\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U12\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U12\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U13\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U13\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U16\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U16\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U17\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U17\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U18\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U18\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U19\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U19\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U20\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U20\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U21\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U21\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U22\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U22\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U23\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U23\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U24\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U24\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U25\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U25\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U27\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U27\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U29\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U29\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U32\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U32\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U1\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U1\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U2\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U2\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U3\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U3\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U4\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U4\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U5\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U5\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U6\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U6\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U7\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U7\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U8\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U8\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U9\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U9\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U10\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U10\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U11\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U11\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U12\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U12\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U13\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U13\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U14\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U14\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U20\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U20\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U1\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U1\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U15\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U15\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U16\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U16\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U17\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U17\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U18\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U18\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U19\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U19\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U21\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U21\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U23\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U23\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U25\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U25\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U27\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U27\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U29\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U29\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U2\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U2\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U3\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U3\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U4\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U4\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U5\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U5\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U6\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U6\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U7\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U7\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U8\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U8\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U9\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U9\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U10\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U10\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U11\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U11\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U12\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U12\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U13\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U13\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U5\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U5\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U26\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U26\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U27\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U27\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U28\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U28\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U29\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U29\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U30\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U30\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U31\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U31\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U32\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U32\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U1\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U1\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U2\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U2\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U3\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U3\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U4\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U4\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U6\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U6\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U7\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U7\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U8\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U8\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U9\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U9\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U11\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U11\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U13\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U13\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U15\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U15\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U17\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U17\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U19\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U19\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U21\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U21\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U23\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U23\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U25\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U25\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U27\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U27\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U29\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U29\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U32\|r9 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U32\|r9\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r9" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U24\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U24\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U1\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U1\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U3\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U3\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U6\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U6\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U7\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U7\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U14\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U14\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U15\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U15\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U26\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U26\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U28\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U28\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U30\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U30\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U31\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U31\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U22\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U22\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U26\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U26\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U28\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U28\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U30\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U30\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U31\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U31\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U32\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U32\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U10\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U10\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U12\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U12\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U14\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U14\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U16\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U16\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U18\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U18\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U20\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U20\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U22\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U22\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U24\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U24\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U26\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U26\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U28\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U28\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U30\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U30\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U31\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U31\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U14\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U14\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U15\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U15\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U16\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U16\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U17\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U17\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U18\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U18\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U19\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U19\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U20\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U20\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U21\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U21\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U22\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U22\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U23\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U23\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U24\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U24\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U25\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U25\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U2\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U2\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U4\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U4\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U5\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U5\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U8\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U8\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U9\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U9\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U10\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U10\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U11\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U11\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U12\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U12\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U13\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U13\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U16\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U16\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U17\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U17\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U18\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U18\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U19\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U19\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U20\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U20\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U21\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U21\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U22\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U22\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U23\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U23\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U24\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U24\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U25\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U25\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U27\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U27\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U29\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U29\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U32\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U32\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U1\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U1\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U2\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U2\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U3\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U3\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U4\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U4\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U5\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U5\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U6\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U6\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U7\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U7\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U8\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U8\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U9\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U9\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U10\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U10\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U11\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U11\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U12\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U12\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U13\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U13\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U14\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U14\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U20\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U20\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U1\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U1\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U15\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U15\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U16\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U16\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U17\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U17\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U18\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U18\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U19\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U19\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U21\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U21\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U23\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U23\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U25\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U25\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U27\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U27\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U29\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U29\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U2\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U2\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U3\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U3\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U4\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U4\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U5\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U5\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U6\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U6\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U7\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U7\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U8\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U8\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U9\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U9\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U10\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U10\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U11\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U11\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U12\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U12\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U13\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U13\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U5\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U5\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U26\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U26\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U27\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U27\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U28\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U28\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U29\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U29\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U30\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U30\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U31\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U31\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U32\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U32\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U1\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U1\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U2\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U2\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U3\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U3\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U4\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U4\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U6\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U6\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U7\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U7\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U8\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U8\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U9\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U9\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U11\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U11\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U13\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U13\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U15\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U15\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U17\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U17\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U19\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U19\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U21\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U21\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U23\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U23\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U25\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U25\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U27\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U27\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U29\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U29\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U32\|r8 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U32\|r8\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r8" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U24\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U24\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U1\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U1\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U3\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U3\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U6\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U6\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U7\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U7\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U14\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U14\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U15\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U15\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U26\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U26\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U28\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U28\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U30\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U30\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U31\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U31\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U22\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U22\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U26\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U26\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U28\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U28\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U30\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U30\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U31\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U31\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U32\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U32\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U10\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U10\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U12\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U12\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U14\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U14\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U16\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U16\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U18\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U18\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U20\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U20\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U22\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U22\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U24\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U24\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U26\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U26\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U28\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U28\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U30\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U30\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U31\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U31\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U14\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U14\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U15\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U15\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U16\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U16\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U17\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U17\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U18\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U18\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U19\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U19\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U20\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U20\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U21\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U21\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U22\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U22\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U23\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U23\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U24\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U24\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U25\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U25\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U2\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U2\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U4\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U4\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U5\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U5\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U8\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U8\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U9\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U9\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U10\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U10\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U11\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U11\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U12\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U12\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U13\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U13\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U16\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U16\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U17\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U17\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U18\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U18\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U19\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U19\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U20\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U20\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U21\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U21\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U22\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U22\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U23\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U23\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U24\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U24\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U25\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U25\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U27\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U27\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U29\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U29\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U32\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U32\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U1\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U1\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U2\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U2\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U3\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U3\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U4\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U4\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U5\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U5\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U6\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U6\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U7\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U7\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U8\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U8\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U9\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U9\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U10\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U10\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U11\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U11\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U12\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U12\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U13\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U13\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U14\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U14\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U20\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U20\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U1\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U1\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U15\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U15\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U16\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U16\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U17\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U17\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U18\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U18\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U19\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U19\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U21\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U21\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U23\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U23\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U25\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U25\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U27\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U27\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U29\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U29\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U2\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U2\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U3\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U3\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U4\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U4\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U5\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U5\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U6\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U6\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U7\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U7\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U8\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U8\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U9\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U9\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U10\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U10\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U11\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U11\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U12\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U12\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U13\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U13\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U5\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U5\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U26\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U26\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U27\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U27\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U28\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U28\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U29\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U29\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U30\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U30\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U31\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U31\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U32\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U32\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U1\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U1\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U2\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U2\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U3\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U3\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U4\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U4\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U6\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U6\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U7\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U7\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U8\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U8\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U9\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U9\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U11\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U11\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U13\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U13\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U15\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U15\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U17\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U17\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U19\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U19\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U21\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U21\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U23\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U23\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U25\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U25\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U27\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U27\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U29\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U29\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U32\|r7 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U32\|r7\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r7" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U24\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U24\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U1\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U1\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U3\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U3\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U6\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U6\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U7\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U7\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U14\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U14\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U15\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U15\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U26\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U26\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U28\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U28\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U30\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U30\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U31\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U31\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U22\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U22\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U26\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U26\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U28\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U28\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U30\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U30\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U31\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U31\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U32\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U32\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U10\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U10\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U12\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U12\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U14\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U14\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U16\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U16\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U18\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U18\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U20\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U20\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U22\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U22\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U24\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U24\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U26\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U26\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U28\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U28\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U30\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U30\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U31\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U31\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U14\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U14\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U15\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U15\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U16\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U16\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U17\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U17\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U18\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U18\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U19\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U19\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U20\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U20\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U21\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U21\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U22\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U22\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U23\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U23\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U24\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U24\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U25\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U25\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U2\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U2\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U4\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U4\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U5\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U5\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U8\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U8\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U9\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U9\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U10\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U10\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U11\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U11\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U12\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U12\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U13\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U13\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U16\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U16\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U17\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U17\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U18\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U18\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U19\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U19\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U20\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U20\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U21\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U21\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U22\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U22\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U23\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U23\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U24\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U24\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U25\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U25\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U27\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U27\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U29\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U29\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U32\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U32\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U1\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U1\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U2\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U2\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U3\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U3\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U4\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U4\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U5\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U5\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U6\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U6\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U7\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U7\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U8\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U8\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U9\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U9\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U10\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U10\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U11\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U11\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U12\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U12\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U13\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U13\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U14\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U14\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U20\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U20\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U1\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U1\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U15\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U15\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U16\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U16\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U17\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U17\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U18\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U18\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U19\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U19\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U21\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U21\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U23\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U23\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U25\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U25\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U27\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U27\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U29\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U29\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U2\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U2\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U3\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U3\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U4\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U4\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U5\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U5\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U6\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U6\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U7\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U7\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U8\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U8\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U9\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U9\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U10\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U10\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U11\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U11\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U12\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U12\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U13\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U13\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U5\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U5\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U26\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U26\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U27\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U27\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U28\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U28\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U29\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U29\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U30\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U30\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U31\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U31\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U32\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U32\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U1\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U1\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U2\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U2\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U3\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U3\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U4\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U4\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U6\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U6\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U7\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U7\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U8\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U8\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U9\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U9\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U11\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U11\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U13\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U13\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U15\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U15\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U17\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U17\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U19\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U19\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U21\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U21\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U23\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U23\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U25\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U25\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U27\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U27\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U29\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U29\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U32\|r6 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U32\|r6\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r6" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U24\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U24\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U1\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U1\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U3\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U3\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U6\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U6\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U7\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U7\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U14\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U14\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U15\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U15\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U26\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U26\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U28\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U28\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U30\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U30\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U31\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U31\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U22\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U22\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U26\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U26\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U28\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U28\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U30\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U30\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U31\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U31\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U32\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U32\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U10\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U10\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U12\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U12\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U14\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U14\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U16\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U16\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U18\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U18\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U20\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U20\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U22\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U22\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U24\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U24\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U26\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U26\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U28\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U28\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U30\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U30\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U31\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U31\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U14\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U14\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U15\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U15\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U16\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U16\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U17\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U17\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U18\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U18\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U19\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U19\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U20\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U20\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U21\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U21\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U22\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U22\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U23\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U23\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U24\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U24\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U25\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U25\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U2\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U2\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U4\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U4\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U5\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U5\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U8\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U8\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U9\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U9\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U10\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U10\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U11\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U11\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U12\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U12\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U13\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U13\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U16\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U16\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U17\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U17\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U18\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U18\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U19\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U19\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U20\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U20\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U21\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U21\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U22\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U22\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U23\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U23\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U24\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U24\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U25\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U25\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U27\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U27\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U29\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U29\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U32\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U32\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U1\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U1\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U2\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U2\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U3\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U3\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U4\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U4\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U5\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U5\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U6\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U6\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U7\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U7\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U8\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U8\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U9\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U9\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U10\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U10\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U11\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U11\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U12\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U12\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U13\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U13\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U14\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U14\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U20\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U20\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U1\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U1\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U15\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U15\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U16\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U16\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U17\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U17\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U18\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U18\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U19\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U19\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U21\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U21\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U23\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U23\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U25\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U25\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U27\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U27\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U29\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U29\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U2\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U2\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U3\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U3\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U4\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U4\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U5\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U5\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U6\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U6\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U7\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U7\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U8\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U8\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U9\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U9\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U10\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U10\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U11\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U11\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U12\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U12\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U13\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U13\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U5\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U5\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U26\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U26\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U27\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U27\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U28\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U28\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U29\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U29\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U30\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U30\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U31\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U31\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U32\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U32\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U1\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U1\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U2\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U2\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U3\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U3\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U4\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U4\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U6\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U6\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U7\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U7\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U8\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U8\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U9\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U9\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U11\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U11\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U13\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U13\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U15\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U15\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U17\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U17\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U19\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U19\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U21\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U21\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U23\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U23\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U25\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U25\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U27\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U27\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U29\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U29\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U32\|r5 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U32\|r5\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r5" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U24\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U24\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U1\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U1\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U3\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U3\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U6\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U6\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U7\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U7\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U14\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U14\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U15\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U15\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U26\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U26\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U28\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U28\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U30\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U30\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U31\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U31\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U22\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U22\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U26\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U26\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U28\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U28\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U30\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U30\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U31\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U31\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U32\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U32\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U10\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U10\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U12\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U12\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U14\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U14\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U16\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U16\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U18\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U18\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U20\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U20\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U22\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U22\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U24\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U24\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U26\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U26\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U28\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U28\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U30\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U30\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U31\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U31\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U14\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U14\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U15\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U15\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U16\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U16\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U17\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U17\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U18\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U18\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U19\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U19\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U20\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U20\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U21\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U21\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U22\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U22\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U23\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U23\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U24\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U24\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U25\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U25\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U2\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U2\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U4\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U4\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U5\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U5\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U8\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U8\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U9\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U9\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U10\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U10\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U11\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U11\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U12\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U12\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U13\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U13\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U16\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U16\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U17\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U17\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U18\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U18\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U19\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U19\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U20\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U20\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U21\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U21\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U22\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U22\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U23\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U23\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U24\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U24\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U25\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U25\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U27\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U27\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U29\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U29\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U32\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U32\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U1\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U1\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U2\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U2\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U3\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U3\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U4\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U4\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U5\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U5\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U6\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U6\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U7\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U7\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U8\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U8\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U9\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U9\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U10\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U10\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U11\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U11\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U12\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U12\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U13\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U13\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U14\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U14\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U20\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U20\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U1\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U1\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U15\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U15\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U16\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U16\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U17\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U17\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U18\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U18\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U19\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U19\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U21\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U21\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U23\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U23\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U25\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U25\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U27\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U27\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U29\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U29\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U2\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U2\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U3\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U3\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U4\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U4\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U5\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U5\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U6\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U6\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U7\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U7\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U8\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U8\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U9\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U9\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U10\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U10\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U11\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U11\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U12\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U12\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U13\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U13\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U5\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U5\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U26\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U26\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U27\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U27\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U28\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U28\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U29\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U29\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U30\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U30\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U31\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U31\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U32\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U32\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U1\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U1\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U2\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U2\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U3\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U3\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U4\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U4\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U6\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U6\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U7\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U7\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U8\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U8\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U9\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U9\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U11\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U11\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U13\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U13\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U15\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U15\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U17\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U17\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U19\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U19\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U21\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U21\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U23\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U23\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U25\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U25\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U27\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U27\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U29\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U29\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U32\|r4 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U32\|r4\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r4" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U24\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U24\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U1\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U1\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U3\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U3\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U6\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U6\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U7\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U7\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U14\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U14\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U15\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U15\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U26\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U26\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U28\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U28\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U30\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U30\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U31\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U31\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U22\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U22\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U26\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U26\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U28\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U28\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U30\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U30\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U31\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U31\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U32\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U32\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U10\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U10\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U12\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U12\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U14\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U14\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U16\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U16\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U18\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U18\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U20\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U20\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U22\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U22\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U24\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U24\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U26\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U26\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U28\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U28\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U30\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U30\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U31\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U31\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U14\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U14\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U15\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U15\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U16\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U16\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U17\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U17\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U18\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U18\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U19\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U19\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U20\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U20\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U21\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U21\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U22\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U22\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U23\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U23\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U24\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U24\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U25\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U25\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U2\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U2\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U4\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U4\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U5\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U5\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U8\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U8\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U9\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U9\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U10\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U10\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U11\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U11\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U12\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U12\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U13\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U13\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U16\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U16\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U17\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U17\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U18\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U18\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U19\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U19\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U20\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U20\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U21\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U21\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U22\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U22\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U23\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U23\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U24\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U24\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U25\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U25\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U27\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U27\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U29\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U29\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U32\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U32\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U1\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U1\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U2\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U2\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U3\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U3\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U4\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U4\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U5\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U5\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U6\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U6\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U7\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U7\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U8\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U8\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U9\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U9\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U10\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U10\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U11\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U11\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U12\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U12\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U13\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U13\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U14\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U14\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U20\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U20\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U1\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U1\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U15\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U15\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U16\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U16\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U17\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U17\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U18\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U18\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U19\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U19\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U21\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U21\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U23\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U23\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U25\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U25\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U27\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U27\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U29\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U29\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U2\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U2\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U3\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U3\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U4\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U4\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U5\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U5\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U6\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U6\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U7\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U7\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U8\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U8\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U9\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U9\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U10\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U10\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U11\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U11\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U12\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U12\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U13\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U13\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U5\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U5\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U26\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U26\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U27\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U27\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U28\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U28\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U29\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U29\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U30\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U30\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U31\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U31\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U32\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U32\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U1\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U1\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U2\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U2\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U3\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U3\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U4\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U4\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U6\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U6\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U7\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U7\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U8\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U8\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U9\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U9\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U11\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U11\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U13\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U13\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U15\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U15\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U17\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U17\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U19\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U19\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U21\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U21\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U23\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U23\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U25\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U25\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U27\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U27\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U29\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U29\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U32\|r3 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U32\|r3\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r3" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U24\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U24\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U1\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U1\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U3\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U3\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U6\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U6\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U7\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U7\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U14\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U14\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U15\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U15\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U26\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U26\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U28\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U28\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U30\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U30\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U31\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U31\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U22\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U22\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U26\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U26\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U28\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U28\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U30\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U30\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U31\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U31\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U32\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U32\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U10\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U10\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U12\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U12\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U14\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U14\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U16\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U16\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U18\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U18\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U20\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U20\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U22\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U22\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U24\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U24\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U26\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U26\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U28\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U28\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U30\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U30\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U31\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U31\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U14\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U14\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U15\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U15\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U16\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U16\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U17\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U17\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U18\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U18\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U19\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U19\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U20\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U20\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U21\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U21\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U22\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U22\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U23\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U23\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U24\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U24\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U25\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U25\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U2\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U2\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U4\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U4\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U5\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U5\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U8\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U8\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U9\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U9\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U10\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U10\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U11\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U11\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U12\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U12\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U13\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U13\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U16\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U16\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U17\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U17\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U18\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U18\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U19\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U19\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U20\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U20\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U21\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U21\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U22\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U22\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U23\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U23\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U24\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U24\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U25\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U25\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U27\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U27\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U29\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U29\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U32\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_1\|ro:U32\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U1\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U1\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U2\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U2\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U3\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U3\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U4\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U4\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U5\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U5\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U6\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U6\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U7\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U7\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U8\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U8\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U9\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U9\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U10\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U10\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U11\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U11\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U12\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U12\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U13\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U13\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U14\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U14\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U20\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U20\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U1\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U1\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U15\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U15\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U16\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U16\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U17\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U17\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U18\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U18\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U19\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U19\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U21\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U21\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U23\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U23\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U25\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U25\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U27\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U27\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U29\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_2\|ro:U29\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U2\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U2\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U3\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U3\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U4\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U4\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U5\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U5\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U6\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U6\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U7\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U7\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U8\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U8\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U9\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U9\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U10\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U10\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U11\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U11\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U12\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U12\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U13\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U13\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U5\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U5\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U26\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U26\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U27\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U27\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U28\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U28\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U29\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U29\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U30\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U30\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U31\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U31\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U32\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_3\|ro:U32\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U1\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U1\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U2\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U2\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U3\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U3\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U4\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U4\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U6\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U6\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U7\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U7\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U8\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U8\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U9\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U9\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U11\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U11\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U13\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U13\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U15\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U15\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U17\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U17\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U19\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U19\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U21\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U21\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U23\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U23\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U25\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U25\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U27\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U27\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U29\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U29\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""} { "Info" "ISCL_SCL_CELL_NAME" "trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U32\|r2 " "Logic cell \"trng:trng\|trng_core:trng_core\|fr_high:fr_high_4\|ro:U32\|r2\"" {  } { { "Lab_TRNG_2024/src/ro.v" "r2" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760323203 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1769760323203 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769760323410 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769760323721 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de0_nano_soc_baseline 438 " "Ignored 438 assignments for entity \"de0_nano_soc_baseline\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[10\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[10\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[11\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[11\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[12\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[12\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[13\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[13\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[14\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[14\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[4\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[4\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[5\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[5\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[6\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[6\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[7\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[7\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[8\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[8\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[9\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[9\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[10\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[10\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[11\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[11\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[12\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[12\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[13\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[13\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[14\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[14\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[15\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[15\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[16\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[16\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[17\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[17\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[18\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[18\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[19\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[19\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[20\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[20\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[21\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[21\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[22\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[22\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[23\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[23\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[24\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[24\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[25\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[25\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[26\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[26\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[27\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[27\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[28\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[28\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[29\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[29\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[30\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[30\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[31\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[31\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[4\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[4\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[5\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[5\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[6\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[6\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[7\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[7\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[8\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[8\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[9\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[9\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CONVST -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CONVST -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SDI -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SDI -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SDO -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SDO -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_RESET_N -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_RESET_N -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RZQ -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RZQ -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C0_SCLK -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C0_SCLK -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C0_SDAT -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C0_SDAT -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[4\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[4\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[5\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[5\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[6\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[6\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[7\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LED\[7\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[10\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[10\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[11\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[11\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[12\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[12\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[13\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[13\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[14\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[14\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[4\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[4\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[5\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[5\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[6\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[6\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[7\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[7\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[8\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[8\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[9\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[9\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CAS_N -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CAS_N -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CKE -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CKE -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CS_N -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CS_N -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ODT -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ODT -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RAS_N -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RAS_N -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RESET_N -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RESET_N -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_WE_N -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_WE_N -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_N -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_N -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_P -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_P -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity de0_nano_soc_baseline " "Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity de0_nano_soc_baseline was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de0_nano_soc_baseline -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de0_nano_soc_baseline -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1769760323897 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1769760323897 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 41 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 41 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1769760325366 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1769760325383 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769760325383 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760325608 "|top|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760325608 "|top|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760325608 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760325608 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Lab_TRNG_2024/src/top.v" "" { Text "C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769760325608 "|top|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1769760325608 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2262 " "Implemented 2262 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1769760325615 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1769760325615 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1769760325615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2164 " "Implemented 2164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1769760325615 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1769760325615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1769760325615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 533 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 533 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5013 " "Peak virtual memory: 5013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769760325781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 30 09:05:25 2026 " "Processing ended: Fri Jan 30 09:05:25 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769760325781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769760325781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769760325781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769760325781 ""}
