<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p218" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_218{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_218{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_218{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_218{left:69px;bottom:768px;letter-spacing:0.13px;}
#t5_218{left:151px;bottom:768px;letter-spacing:0.15px;word-spacing:-0.01px;}
#t6_218{left:150px;bottom:746px;letter-spacing:0.15px;}
#t7_218{left:69px;bottom:723px;letter-spacing:-0.15px;word-spacing:-1.34px;}
#t8_218{left:651px;bottom:729px;}
#t9_218{left:665px;bottom:723px;letter-spacing:-0.28px;}
#ta_218{left:699px;bottom:729px;}
#tb_218{left:714px;bottom:723px;letter-spacing:-0.17px;word-spacing:-1.34px;}
#tc_218{left:69px;bottom:706px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#td_218{left:69px;bottom:689px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#te_218{left:81px;bottom:998px;letter-spacing:-0.17px;}
#tf_218{left:138px;bottom:998px;letter-spacing:-0.17px;}
#tg_218{left:188px;bottom:998px;letter-spacing:-0.15px;}
#th_218{left:447px;bottom:998px;letter-spacing:-0.13px;}
#ti_218{left:540px;bottom:998px;letter-spacing:-0.12px;}
#tj_218{left:81px;bottom:973px;letter-spacing:-0.17px;}
#tk_218{left:138px;bottom:973px;letter-spacing:-0.17px;}
#tl_218{left:188px;bottom:973px;letter-spacing:-0.15px;}
#tm_218{left:447px;bottom:973px;letter-spacing:-0.13px;}
#tn_218{left:540px;bottom:973px;letter-spacing:-0.12px;}
#to_218{left:81px;bottom:949px;letter-spacing:-0.17px;}
#tp_218{left:138px;bottom:949px;letter-spacing:-0.17px;}
#tq_218{left:188px;bottom:949px;letter-spacing:-0.15px;}
#tr_218{left:447px;bottom:949px;letter-spacing:-0.13px;}
#ts_218{left:540px;bottom:949px;letter-spacing:-0.12px;}
#tt_218{left:81px;bottom:924px;letter-spacing:-0.16px;}
#tu_218{left:138px;bottom:924px;letter-spacing:-0.15px;}
#tv_218{left:189px;bottom:924px;letter-spacing:-0.15px;}
#tw_218{left:447px;bottom:924px;letter-spacing:-0.12px;}
#tx_218{left:540px;bottom:924px;letter-spacing:-0.11px;}
#ty_218{left:81px;bottom:900px;letter-spacing:-0.17px;}
#tz_218{left:138px;bottom:900px;letter-spacing:-0.16px;}
#t10_218{left:189px;bottom:900px;letter-spacing:-0.15px;}
#t11_218{left:447px;bottom:900px;letter-spacing:-0.13px;}
#t12_218{left:540px;bottom:900px;letter-spacing:-0.12px;}
#t13_218{left:81px;bottom:875px;letter-spacing:-0.17px;}
#t14_218{left:138px;bottom:875px;letter-spacing:-0.16px;}
#t15_218{left:189px;bottom:875px;letter-spacing:-0.15px;}
#t16_218{left:447px;bottom:875px;letter-spacing:-0.13px;}
#t17_218{left:540px;bottom:875px;letter-spacing:-0.12px;}
#t18_218{left:81px;bottom:851px;letter-spacing:-0.17px;}
#t19_218{left:138px;bottom:851px;letter-spacing:-0.16px;}
#t1a_218{left:189px;bottom:851px;letter-spacing:-0.15px;}
#t1b_218{left:447px;bottom:851px;letter-spacing:-0.13px;}
#t1c_218{left:540px;bottom:851px;letter-spacing:-0.12px;}
#t1d_218{left:81px;bottom:826px;letter-spacing:-0.17px;}
#t1e_218{left:138px;bottom:826px;letter-spacing:-0.16px;}
#t1f_218{left:189px;bottom:826px;letter-spacing:-0.15px;}
#t1g_218{left:447px;bottom:826px;letter-spacing:-0.13px;}
#t1h_218{left:540px;bottom:826px;letter-spacing:-0.12px;}
#t1i_218{left:120px;bottom:644px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1j_218{left:206px;bottom:644px;letter-spacing:0.13px;}
#t1k_218{left:398px;bottom:626px;letter-spacing:0.13px;}
#t1l_218{left:100px;bottom:603px;letter-spacing:-0.12px;}
#t1m_218{left:101px;bottom:587px;letter-spacing:-0.14px;}
#t1n_218{left:227px;bottom:587px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1o_218{left:461px;bottom:587px;letter-spacing:-0.14px;}
#t1p_218{left:643px;bottom:587px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t1q_218{left:87px;bottom:562px;letter-spacing:-0.18px;}
#t1r_218{left:143px;bottom:562px;letter-spacing:-0.14px;}
#t1s_218{left:81px;bottom:538px;letter-spacing:-0.16px;}
#t1t_218{left:142px;bottom:538px;letter-spacing:-0.18px;}
#t1u_218{left:189px;bottom:538px;letter-spacing:-0.15px;}
#t1v_218{left:439px;bottom:538px;letter-spacing:-0.15px;}
#t1w_218{left:532px;bottom:538px;letter-spacing:-0.12px;}
#t1x_218{left:189px;bottom:513px;}
#t1y_218{left:532px;bottom:513px;letter-spacing:-0.14px;}
#t1z_218{left:189px;bottom:489px;}
#t20_218{left:532px;bottom:489px;letter-spacing:-0.12px;}
#t21_218{left:532px;bottom:467px;letter-spacing:-0.11px;}
#t22_218{left:532px;bottom:451px;letter-spacing:-0.1px;}
#t23_218{left:189px;bottom:426px;letter-spacing:-0.14px;}
#t24_218{left:532px;bottom:426px;letter-spacing:-0.14px;}
#t25_218{left:80px;bottom:402px;letter-spacing:-0.15px;}
#t26_218{left:142px;bottom:402px;letter-spacing:-0.18px;}
#t27_218{left:189px;bottom:402px;letter-spacing:-0.15px;}
#t28_218{left:439px;bottom:402px;letter-spacing:-0.13px;}
#t29_218{left:532px;bottom:402px;letter-spacing:-0.12px;}
#t2a_218{left:532px;bottom:380px;letter-spacing:-0.13px;}
#t2b_218{left:532px;bottom:359px;letter-spacing:-0.13px;}
#t2c_218{left:189px;bottom:334px;letter-spacing:-0.1px;}
#t2d_218{left:439px;bottom:334px;letter-spacing:-0.14px;}
#t2e_218{left:532px;bottom:334px;letter-spacing:-0.12px;}
#t2f_218{left:532px;bottom:313px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2g_218{left:189px;bottom:289px;letter-spacing:-0.14px;}
#t2h_218{left:439px;bottom:289px;letter-spacing:-0.14px;}
#t2i_218{left:532px;bottom:289px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t2j_218{left:532px;bottom:267px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2k_218{left:189px;bottom:243px;letter-spacing:-0.13px;}
#t2l_218{left:439px;bottom:243px;letter-spacing:-0.14px;}
#t2m_218{left:532px;bottom:243px;letter-spacing:-0.12px;}
#t2n_218{left:532px;bottom:221px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2o_218{left:189px;bottom:197px;letter-spacing:-0.13px;}
#t2p_218{left:439px;bottom:197px;letter-spacing:-0.14px;}
#t2q_218{left:532px;bottom:197px;letter-spacing:-0.12px;}
#t2r_218{left:532px;bottom:176px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2s_218{left:189px;bottom:151px;letter-spacing:-0.13px;}
#t2t_218{left:439px;bottom:151px;letter-spacing:-0.14px;}
#t2u_218{left:532px;bottom:151px;letter-spacing:-0.12px;}
#t2v_218{left:532px;bottom:130px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2w_218{left:171px;bottom:1086px;letter-spacing:0.13px;word-spacing:0.01px;}
#t2x_218{left:257px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2y_218{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2z_218{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t30_218{left:231px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t31_218{left:469px;bottom:1046px;letter-spacing:-0.14px;}
#t32_218{left:648px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t33_218{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t34_218{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_218{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_218{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_218{font-size:18px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_218{font-size:14px;font-family:Verdana_156;color:#000;}
.s5_218{font-size:11px;font-family:Verdana_156;color:#000;}
.s6_218{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s7_218{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s8_218{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts218" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg218Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg218" style="-webkit-user-select: none;"><object width="935" height="1210" data="218/218.svg" type="image/svg+xml" id="pdf218" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_218" class="t s1_218">2-202 </span><span id="t2_218" class="t s1_218">Vol. 4 </span>
<span id="t3_218" class="t s2_218">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_218" class="t s3_218">2.11.2 </span><span id="t5_218" class="t s3_218">MSRs in the Intel® Xeon® Processor E5 Family Based on Sandy Bridge </span>
<span id="t6_218" class="t s3_218">Microarchitecture </span>
<span id="t7_218" class="t s4_218">Table 2-23 lists additional model-specific registers (MSRs) that are specific to the Intel </span>
<span id="t8_218" class="t s5_218">® </span>
<span id="t9_218" class="t s4_218">Xeon </span>
<span id="ta_218" class="t s5_218">® </span>
<span id="tb_218" class="t s4_218">Processor E5 Family </span>
<span id="tc_218" class="t s4_218">based on Sandy Bridge microarchitecture. These processors have a CPUID Signature DisplayFamily_DisplayModel </span>
<span id="td_218" class="t s4_218">value of 06_2DH, and also support MSRs listed in Table 2-20 and Table 2-24. </span>
<span id="te_218" class="t s6_218">741H </span><span id="tf_218" class="t s6_218">1857 </span><span id="tg_218" class="t s6_218">MSR_UNC_CBO_4_PERFEVTSEL1 </span><span id="th_218" class="t s6_218">Package </span><span id="ti_218" class="t s6_218">Uncore C-Box 4, Counter 1 Event Select MSR </span>
<span id="tj_218" class="t s6_218">742H </span><span id="tk_218" class="t s6_218">1858 </span><span id="tl_218" class="t s6_218">MSR_UNC_CBO_4_PERFEVTSEL2 </span><span id="tm_218" class="t s6_218">Package </span><span id="tn_218" class="t s6_218">Uncore C-Box 4, Counter 2 Event Select MSR </span>
<span id="to_218" class="t s6_218">743H </span><span id="tp_218" class="t s6_218">1859 </span><span id="tq_218" class="t s6_218">MSR_UNC_CBO_4_PERFEVTSEL3 </span><span id="tr_218" class="t s6_218">Package </span><span id="ts_218" class="t s6_218">Uncore C-Box 4, Counter 3 Event Select MSR </span>
<span id="tt_218" class="t s6_218">745H </span><span id="tu_218" class="t s6_218">1861 </span><span id="tv_218" class="t s6_218">MSR_UNC_CBO_4_UNIT_STATUS </span><span id="tw_218" class="t s6_218">Package </span><span id="tx_218" class="t s6_218">Uncore C-Box 4, Unit status for Counter 0-3 </span>
<span id="ty_218" class="t s6_218">746H </span><span id="tz_218" class="t s6_218">1862 </span><span id="t10_218" class="t s6_218">MSR_UNC_CBO_4_PERFCTR0 </span><span id="t11_218" class="t s6_218">Package </span><span id="t12_218" class="t s6_218">Uncore C-Box 4, Performance Counter 0 </span>
<span id="t13_218" class="t s6_218">747H </span><span id="t14_218" class="t s6_218">1863 </span><span id="t15_218" class="t s6_218">MSR_UNC_CBO_4_PERFCTR1 </span><span id="t16_218" class="t s6_218">Package </span><span id="t17_218" class="t s6_218">Uncore C-Box 4, Performance Counter 1 </span>
<span id="t18_218" class="t s6_218">748H </span><span id="t19_218" class="t s6_218">1864 </span><span id="t1a_218" class="t s6_218">MSR_UNC_CBO_4_PERFCTR2 </span><span id="t1b_218" class="t s6_218">Package </span><span id="t1c_218" class="t s6_218">Uncore C-Box 4, Performance Counter 2 </span>
<span id="t1d_218" class="t s6_218">749H </span><span id="t1e_218" class="t s6_218">1865 </span><span id="t1f_218" class="t s6_218">MSR_UNC_CBO_4_PERFCTR3 </span><span id="t1g_218" class="t s6_218">Package </span><span id="t1h_218" class="t s6_218">Uncore C-Box 4, Performance Counter 3 </span>
<span id="t1i_218" class="t s7_218">Table 2-23. </span><span id="t1j_218" class="t s7_218">Selected MSRs Supported by Intel® Xeon® Processors E5 Family Based on Sandy Bridge </span>
<span id="t1k_218" class="t s7_218">Microarchitecture </span>
<span id="t1l_218" class="t s8_218">Register </span>
<span id="t1m_218" class="t s8_218">Address </span><span id="t1n_218" class="t s8_218">Register Name / Bit Fields </span><span id="t1o_218" class="t s8_218">Scope </span><span id="t1p_218" class="t s8_218">Bit Description </span>
<span id="t1q_218" class="t s8_218">Hex </span><span id="t1r_218" class="t s8_218">Dec </span>
<span id="t1s_218" class="t s6_218">17FH </span><span id="t1t_218" class="t s6_218">383 </span><span id="t1u_218" class="t s6_218">MSR_ERROR_CONTROL </span><span id="t1v_218" class="t s6_218">Package </span><span id="t1w_218" class="t s6_218">MC Bank Error Configuration (R/W) </span>
<span id="t1x_218" class="t s6_218">0 </span><span id="t1y_218" class="t s6_218">Reserved </span>
<span id="t1z_218" class="t s6_218">1 </span><span id="t20_218" class="t s6_218">MemError Log Enable (R/W) </span>
<span id="t21_218" class="t s6_218">When set, enables IMC status bank to log additional </span>
<span id="t22_218" class="t s6_218">info in bits 36:32. </span>
<span id="t23_218" class="t s6_218">63:2 </span><span id="t24_218" class="t s6_218">Reserved </span>
<span id="t25_218" class="t s6_218">1ADH </span><span id="t26_218" class="t s6_218">429 </span><span id="t27_218" class="t s6_218">MSR_TURBO_RATIO_LIMIT </span><span id="t28_218" class="t s6_218">Package </span><span id="t29_218" class="t s6_218">Maximum Ratio Limit of Turbo Mode </span>
<span id="t2a_218" class="t s6_218">R/O if MSR_PLATFORM_INFO.[28] = 0, </span>
<span id="t2b_218" class="t s6_218">R/W if MSR_PLATFORM_INFO.[28] = 1 </span>
<span id="t2c_218" class="t s6_218">7:0 </span><span id="t2d_218" class="t s6_218">Package </span><span id="t2e_218" class="t s6_218">Maximum Ratio Limit for 1C </span>
<span id="t2f_218" class="t s6_218">Maximum turbo ratio limit of 1 core active. </span>
<span id="t2g_218" class="t s6_218">15:8 </span><span id="t2h_218" class="t s6_218">Package </span><span id="t2i_218" class="t s6_218">Maximum Ratio Limit for 2C </span>
<span id="t2j_218" class="t s6_218">Maximum turbo ratio limit of 2 cores active. </span>
<span id="t2k_218" class="t s6_218">23:16 </span><span id="t2l_218" class="t s6_218">Package </span><span id="t2m_218" class="t s6_218">Maximum Ratio Limit for 3C </span>
<span id="t2n_218" class="t s6_218">Maximum turbo ratio limit of 3 cores active. </span>
<span id="t2o_218" class="t s6_218">31:24 </span><span id="t2p_218" class="t s6_218">Package </span><span id="t2q_218" class="t s6_218">Maximum Ratio Limit for 4C </span>
<span id="t2r_218" class="t s6_218">Maximum turbo ratio limit of 4 cores active. </span>
<span id="t2s_218" class="t s6_218">39:32 </span><span id="t2t_218" class="t s6_218">Package </span><span id="t2u_218" class="t s6_218">Maximum Ratio Limit for 5C </span>
<span id="t2v_218" class="t s6_218">Maximum turbo ratio limit of 5 cores active. </span>
<span id="t2w_218" class="t s7_218">Table 2-22. </span><span id="t2x_218" class="t s7_218">Uncore PMU MSRs Supported by 2nd Generation Intel® Core™ Processors </span>
<span id="t2y_218" class="t s8_218">Register </span>
<span id="t2z_218" class="t s8_218">Address </span><span id="t30_218" class="t s8_218">Register Name / Bit Fields </span><span id="t31_218" class="t s8_218">Scope </span><span id="t32_218" class="t s8_218">Bit Description </span>
<span id="t33_218" class="t s8_218">Hex </span><span id="t34_218" class="t s8_218">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
