-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Tue Nov 15 19:23:05 2022
-- Host        : DESKTOP-7ILI8OM running 64-bit Ubuntu 20.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /mnt/d/vivado-risc-v/workspace/rocket64b1/vivado-nexys-a7-100t-riscv/nexys-a7-100t-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0_sim_netlist.vhdl
-- Design      : riscv_SD_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_SD_0_sd_cmd_master is
  port (
    reset05_out : out STD_LOGIC;
    cmd_setting : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cmd_start_tx : out STD_LOGIC;
    clock_posedge_reg : out STD_LOGIC;
    data_start_tx_reg : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset0 : out STD_LOGIC;
    \response_01__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sd_insert_ie_reg : out STD_LOGIC;
    \response_1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_reg[38]_0\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    clock : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clock_posedge : in STD_LOGIC;
    start_xfr_reg_0 : in STD_LOGIC;
    data_start_tx_reg_0 : in STD_LOGIC;
    data_prepare_tx : in STD_LOGIC;
    \int_status_reg_reg[0]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ctrl_rst : in STD_LOGIC;
    cmd_finish : in STD_LOGIC;
    \state[2]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_reg[2]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_reg[3]\ : in STD_LOGIC;
    \s_axi_rdata_reg[3]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[3]_1\ : in STD_LOGIC;
    interrupt : in STD_LOGIC;
    sd_insert_int : in STD_LOGIC;
    sd_remove_ie : in STD_LOGIC;
    interrupt_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_reg[2]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[2]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[4]\ : in STD_LOGIC;
    \s_axi_rdata_reg[15]\ : in STD_LOGIC;
    data_int_status : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \s_axi_rdata_reg[1]\ : in STD_LOGIC;
    \s_axi_rdata_reg[1]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[15]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[0]\ : in STD_LOGIC;
    \s_axi_rdata_reg[0]_0\ : in STD_LOGIC;
    watchdog_enable_reg_0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \s_axi_rdata[15]_i_4_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \s_axi_rdata[15]_i_5_0\ : in STD_LOGIC;
    \s_axi_rdata[14]_i_3_0\ : in STD_LOGIC;
    \s_axi_rdata[13]_i_3_0\ : in STD_LOGIC;
    \s_axi_rdata[12]_i_3_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[11]\ : in STD_LOGIC;
    \s_axi_rdata_reg[11]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[11]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[10]\ : in STD_LOGIC;
    \s_axi_rdata_reg[9]\ : in STD_LOGIC;
    \s_axi_rdata_reg[9]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[8]\ : in STD_LOGIC;
    \s_axi_rdata_reg[7]\ : in STD_LOGIC;
    \s_axi_rdata[11]_i_2_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_reg[7]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[7]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[6]\ : in STD_LOGIC;
    \s_axi_rdata[5]_i_3_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[4]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[3]_2\ : in STD_LOGIC;
    \s_axi_rdata_reg[28]\ : in STD_LOGIC;
    \s_axi_rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \cmd_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_rdata_reg[28]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[28]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[27]\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \s_axi_rdata_reg[10]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[10]_1\ : in STD_LOGIC;
    \s_axi_rdata_reg[28]_2\ : in STD_LOGIC;
    \s_axi_rdata_reg[25]\ : in STD_LOGIC;
    \s_axi_rdata[2]_i_3_0\ : in STD_LOGIC;
    \s_axi_rdata[9]_i_3_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[5]\ : in STD_LOGIC;
    \s_axi_rdata[7]_i_4_0\ : in STD_LOGIC;
    \s_axi_rdata[7]_i_4_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    data_prepare_tx_reg : in STD_LOGIC;
    cmd_index_ok : in STD_LOGIC;
    cmd_crc_ok : in STD_LOGIC;
    \int_status_reg_reg[1]_0\ : in STD_LOGIC;
    \response_0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 119 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_SD_0_sd_cmd_master : entity is "sd_cmd_master";
end riscv_SD_0_sd_cmd_master;

architecture STRUCTURE of riscv_SD_0_sd_cmd_master is
  signal cmd_int_status_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^cmd_setting\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^cmd_start_tx\ : STD_LOGIC;
  signal data_prepare_tx_i_2_n_0 : STD_LOGIC;
  signal expect_response_i_1_n_0 : STD_LOGIC;
  signal go_idle : STD_LOGIC;
  signal go_idle_i_1_n_0 : STD_LOGIC;
  signal in10 : STD_LOGIC_VECTOR ( 24 downto 1 );
  signal \int_status_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \int_status_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \int_status_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \int_status_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \int_status_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \int_status_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_status_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \int_status_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \int_status_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \int_status_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal interrupt_INST_0_i_6_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_8_n_0 : STD_LOGIC;
  signal \^reset05_out\ : STD_LOGIC;
  signal response_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^response_01__0\ : STD_LOGIC;
  signal response_02 : STD_LOGIC;
  signal \response_02_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \response_02_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \response_02_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \response_02_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \response_02_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \response_02_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \response_02_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \response_02_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \response_02_carry__0_n_0\ : STD_LOGIC;
  signal \response_02_carry__0_n_1\ : STD_LOGIC;
  signal \response_02_carry__0_n_2\ : STD_LOGIC;
  signal \response_02_carry__0_n_3\ : STD_LOGIC;
  signal \response_02_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \response_02_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \response_02_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \response_02_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \response_02_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \response_02_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \response_02_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \response_02_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \response_02_carry__1_n_0\ : STD_LOGIC;
  signal \response_02_carry__1_n_1\ : STD_LOGIC;
  signal \response_02_carry__1_n_2\ : STD_LOGIC;
  signal \response_02_carry__1_n_3\ : STD_LOGIC;
  signal \response_02_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \response_02_carry__2_i_2_n_0\ : STD_LOGIC;
  signal response_02_carry_i_1_n_0 : STD_LOGIC;
  signal response_02_carry_i_2_n_0 : STD_LOGIC;
  signal response_02_carry_i_3_n_0 : STD_LOGIC;
  signal response_02_carry_i_4_n_0 : STD_LOGIC;
  signal response_02_carry_i_5_n_0 : STD_LOGIC;
  signal response_02_carry_i_6_n_0 : STD_LOGIC;
  signal response_02_carry_i_7_n_0 : STD_LOGIC;
  signal response_02_carry_i_8_n_0 : STD_LOGIC;
  signal response_02_carry_n_0 : STD_LOGIC;
  signal response_02_carry_n_1 : STD_LOGIC;
  signal response_02_carry_n_2 : STD_LOGIC;
  signal response_02_carry_n_3 : STD_LOGIC;
  signal \response_0[31]_i_1_n_0\ : STD_LOGIC;
  signal response_1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal response_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal response_3 : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \s_axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_8_n_0\ : STD_LOGIC;
  signal start_xfr_i_1_n_0 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal watchdog : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \watchdog[24]_i_1_n_0\ : STD_LOGIC;
  signal watchdog_enable : STD_LOGIC;
  signal watchdog_enable_i_1_n_0 : STD_LOGIC;
  signal watchdog_enable_i_2_n_0 : STD_LOGIC;
  signal watchdog_enable_i_3_n_0 : STD_LOGIC;
  signal watchdog_enable_i_4_n_0 : STD_LOGIC;
  signal watchdog_enable_i_5_n_0 : STD_LOGIC;
  signal watchdog_enable_i_6_n_0 : STD_LOGIC;
  signal watchdog_enable_i_7_n_0 : STD_LOGIC;
  signal \watchdog_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \watchdog_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \watchdog_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \watchdog_reg[24]_i_3_n_1\ : STD_LOGIC;
  signal \watchdog_reg[24]_i_3_n_2\ : STD_LOGIC;
  signal \watchdog_reg[24]_i_3_n_3\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[0]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[10]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[11]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[12]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[13]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[14]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[15]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[16]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[17]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[18]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[19]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[1]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[20]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[21]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[22]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[23]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[24]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[2]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[3]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[4]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[5]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[6]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[7]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[8]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_response_02_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_response_02_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_response_02_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_response_02_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_response_02_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_watchdog_reg[24]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of data_prepare_tx_i_4 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of data_start_tx_i_2 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_status_reg[2]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_status_reg[4]_i_4\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_5 : label is "soft_lutpair95";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of response_02_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \response_02_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \response_02_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \response_02_carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \s_axi_rdata[2]_i_9\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \s_axi_rdata[3]_i_5\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair97";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "EXECUTE:010,IDLE:001,BUSY_CHECK:100";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "EXECUTE:010,IDLE:001,BUSY_CHECK:100";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "EXECUTE:010,IDLE:001,BUSY_CHECK:100";
  attribute SOFT_HLUTNM of \watchdog[10]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \watchdog[11]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \watchdog[12]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \watchdog[13]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \watchdog[14]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \watchdog[15]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \watchdog[16]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \watchdog[17]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \watchdog[18]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \watchdog[19]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \watchdog[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \watchdog[20]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \watchdog[21]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \watchdog[22]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \watchdog[23]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \watchdog[24]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \watchdog[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \watchdog[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \watchdog[4]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \watchdog[5]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \watchdog[6]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \watchdog[7]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \watchdog[8]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \watchdog[9]_i_1\ : label is "soft_lutpair105";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \watchdog_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \watchdog_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \watchdog_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \watchdog_reg[24]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \watchdog_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \watchdog_reg[8]_i_2\ : label is 35;
begin
  cmd_setting(1 downto 0) <= \^cmd_setting\(1 downto 0);
  cmd_start_tx <= \^cmd_start_tx\;
  reset05_out <= \^reset05_out\;
  \response_01__0\ <= \^response_01__0\;
\cmd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(0),
      Q => \cmd_reg[38]_0\(0),
      R => \^reset05_out\
    );
\cmd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(10),
      Q => \cmd_reg[38]_0\(10),
      R => \^reset05_out\
    );
\cmd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(11),
      Q => \cmd_reg[38]_0\(11),
      R => \^reset05_out\
    );
\cmd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(12),
      Q => \cmd_reg[38]_0\(12),
      R => \^reset05_out\
    );
\cmd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(13),
      Q => \cmd_reg[38]_0\(13),
      R => \^reset05_out\
    );
\cmd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(14),
      Q => \cmd_reg[38]_0\(14),
      R => \^reset05_out\
    );
\cmd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(15),
      Q => \cmd_reg[38]_0\(15),
      R => \^reset05_out\
    );
\cmd_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(16),
      Q => \cmd_reg[38]_0\(16),
      R => \^reset05_out\
    );
\cmd_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(17),
      Q => \cmd_reg[38]_0\(17),
      R => \^reset05_out\
    );
\cmd_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(18),
      Q => \cmd_reg[38]_0\(18),
      R => \^reset05_out\
    );
\cmd_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(19),
      Q => \cmd_reg[38]_0\(19),
      R => \^reset05_out\
    );
\cmd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(1),
      Q => \cmd_reg[38]_0\(1),
      R => \^reset05_out\
    );
\cmd_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(20),
      Q => \cmd_reg[38]_0\(20),
      R => \^reset05_out\
    );
\cmd_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(21),
      Q => \cmd_reg[38]_0\(21),
      R => \^reset05_out\
    );
\cmd_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(22),
      Q => \cmd_reg[38]_0\(22),
      R => \^reset05_out\
    );
\cmd_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(23),
      Q => \cmd_reg[38]_0\(23),
      R => \^reset05_out\
    );
\cmd_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(24),
      Q => \cmd_reg[38]_0\(24),
      R => \^reset05_out\
    );
\cmd_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(25),
      Q => \cmd_reg[38]_0\(25),
      R => \^reset05_out\
    );
\cmd_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(26),
      Q => \cmd_reg[38]_0\(26),
      R => \^reset05_out\
    );
\cmd_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(27),
      Q => \cmd_reg[38]_0\(27),
      R => \^reset05_out\
    );
\cmd_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(28),
      Q => \cmd_reg[38]_0\(28),
      R => \^reset05_out\
    );
\cmd_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(29),
      Q => \cmd_reg[38]_0\(29),
      R => \^reset05_out\
    );
\cmd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(2),
      Q => \cmd_reg[38]_0\(2),
      R => \^reset05_out\
    );
\cmd_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(30),
      Q => \cmd_reg[38]_0\(30),
      R => \^reset05_out\
    );
\cmd_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(31),
      Q => \cmd_reg[38]_0\(31),
      R => \^reset05_out\
    );
\cmd_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => Q(8),
      Q => \cmd_reg[38]_0\(32),
      R => \^reset05_out\
    );
\cmd_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => Q(9),
      Q => \cmd_reg[38]_0\(33),
      R => \^reset05_out\
    );
\cmd_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => Q(10),
      Q => \cmd_reg[38]_0\(34),
      R => \^reset05_out\
    );
\cmd_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => Q(11),
      Q => \cmd_reg[38]_0\(35),
      R => \^reset05_out\
    );
\cmd_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => Q(12),
      Q => \cmd_reg[38]_0\(36),
      R => \^reset05_out\
    );
\cmd_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => Q(13),
      Q => \cmd_reg[38]_0\(37),
      R => \^reset05_out\
    );
\cmd_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => '1',
      Q => \cmd_reg[38]_0\(38),
      R => \^reset05_out\
    );
\cmd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(3),
      Q => \cmd_reg[38]_0\(3),
      R => \^reset05_out\
    );
\cmd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(4),
      Q => \cmd_reg[38]_0\(4),
      R => \^reset05_out\
    );
\cmd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(5),
      Q => \cmd_reg[38]_0\(5),
      R => \^reset05_out\
    );
\cmd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(6),
      Q => \cmd_reg[38]_0\(6),
      R => \^reset05_out\
    );
\cmd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(7),
      Q => \cmd_reg[38]_0\(7),
      R => \^reset05_out\
    );
\cmd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(8),
      Q => \cmd_reg[38]_0\(8),
      R => \^reset05_out\
    );
\cmd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => \cmd_reg[31]_0\(9),
      Q => \cmd_reg[38]_0\(9),
      R => \^reset05_out\
    );
data_prepare_tx_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222202222222"
    )
        port map (
      I0 => data_prepare_tx_i_2_n_0,
      I1 => \^reset05_out\,
      I2 => clock_posedge,
      I3 => Q(5),
      I4 => start_xfr_reg_0,
      I5 => Q(6),
      O => clock_posedge_reg
    );
data_prepare_tx_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA000CCCCCCCCC"
    )
        port map (
      I0 => data_prepare_tx_reg,
      I1 => data_prepare_tx,
      I2 => cmd_int_status_reg(0),
      I3 => cmd_int_status_reg(1),
      I4 => start_xfr_reg_0,
      I5 => clock_posedge,
      O => data_prepare_tx_i_2_n_0
    );
data_prepare_tx_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \int_status_reg_reg_n_0_[1]\,
      O => cmd_int_status_reg(1)
    );
data_start_tx_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00C000AA"
    )
        port map (
      I0 => data_start_tx_reg_0,
      I1 => data_prepare_tx,
      I2 => cmd_int_status_reg(0),
      I3 => \^reset05_out\,
      I4 => clock_posedge,
      I5 => start_xfr_reg_0,
      O => data_start_tx_reg
    );
data_start_tx_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \int_status_reg_reg_n_0_[0]\,
      O => cmd_int_status_reg(0)
    );
expect_response_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => expect_response_i_1_n_0
    );
expect_response_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => expect_response_i_1_n_0,
      Q => \^cmd_setting\(0),
      R => \^reset05_out\
    );
go_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF3FF00080000"
    )
        port map (
      I0 => \^response_01__0\,
      I1 => clock_posedge,
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => go_idle,
      O => go_idle_i_1_n_0
    );
go_idle_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => watchdog_enable,
      I1 => response_02,
      O => \^response_01__0\
    );
go_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => go_idle_i_1_n_0,
      Q => go_idle,
      R => \^reset05_out\
    );
\int_status_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \int_status_reg[4]_i_3_n_0\,
      I2 => \int_status_reg[4]_i_4_n_0\,
      I3 => \int_status_reg_reg_n_0_[0]\,
      O => \int_status_reg[0]_i_1_n_0\
    );
\int_status_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \int_status_reg_reg[1]_0\,
      I2 => \int_status_reg[2]_i_2_n_0\,
      I3 => \int_status_reg[4]_i_4_n_0\,
      I4 => \int_status_reg_reg_n_0_[1]\,
      O => \int_status_reg[1]_i_1_n_0\
    );
\int_status_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABFFFAAAA8000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => watchdog_enable,
      I2 => response_02,
      I3 => \int_status_reg[2]_i_2_n_0\,
      I4 => \int_status_reg[4]_i_4_n_0\,
      I5 => \int_status_reg_reg_n_0_[2]\,
      O => \int_status_reg[2]_i_1_n_0\
    );
\int_status_reg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => clock_posedge,
      O => \int_status_reg[2]_i_2_n_0\
    );
\int_status_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFBFAAAA0080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \int_status_reg[4]_i_3_n_0\,
      I2 => Q(3),
      I3 => cmd_crc_ok,
      I4 => \int_status_reg[4]_i_4_n_0\,
      I5 => \int_status_reg_reg_n_0_[3]\,
      O => \int_status_reg[3]_i_1_n_0\
    );
\int_status_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \int_status_reg_reg[0]_0\,
      I1 => clock_posedge,
      I2 => \^reset05_out\,
      O => \int_status_reg[4]_i_1_n_0\
    );
\int_status_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFBFAAAA0080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \int_status_reg[4]_i_3_n_0\,
      I2 => Q(4),
      I3 => cmd_index_ok,
      I4 => \int_status_reg[4]_i_4_n_0\,
      I5 => \int_status_reg_reg_n_0_[4]\,
      O => \int_status_reg[4]_i_2_n_0\
    );
\int_status_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \^response_01__0\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => clock_posedge,
      I5 => cmd_finish,
      O => \int_status_reg[4]_i_3_n_0\
    );
\int_status_reg[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \state__0\(0),
      I1 => start_xfr_reg_0,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => clock_posedge,
      O => \int_status_reg[4]_i_4_n_0\
    );
\int_status_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \int_status_reg[0]_i_1_n_0\,
      Q => \int_status_reg_reg_n_0_[0]\,
      R => \int_status_reg[4]_i_1_n_0\
    );
\int_status_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \int_status_reg[1]_i_1_n_0\,
      Q => \int_status_reg_reg_n_0_[1]\,
      R => \int_status_reg[4]_i_1_n_0\
    );
\int_status_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \int_status_reg[2]_i_1_n_0\,
      Q => \int_status_reg_reg_n_0_[2]\,
      R => \int_status_reg[4]_i_1_n_0\
    );
\int_status_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \int_status_reg[3]_i_1_n_0\,
      Q => \int_status_reg_reg_n_0_[3]\,
      R => \int_status_reg[4]_i_1_n_0\
    );
\int_status_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \int_status_reg[4]_i_2_n_0\,
      Q => \int_status_reg_reg_n_0_[4]\,
      R => \int_status_reg[4]_i_1_n_0\
    );
interrupt_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFB8B8B8"
    )
        port map (
      I0 => interrupt,
      I1 => sd_insert_int,
      I2 => sd_remove_ie,
      I3 => interrupt_0(4),
      I4 => cmd_int_status_reg(4),
      I5 => interrupt_INST_0_i_6_n_0,
      O => sd_insert_ie_reg
    );
interrupt_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \int_status_reg_reg_n_0_[4]\,
      O => cmd_int_status_reg(4)
    );
interrupt_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCC808080"
    )
        port map (
      I0 => \int_status_reg_reg_n_0_[2]\,
      I1 => \s_axi_rdata[3]_i_5_n_0\,
      I2 => interrupt_0(2),
      I3 => \int_status_reg_reg_n_0_[3]\,
      I4 => interrupt_0(3),
      I5 => interrupt_INST_0_i_8_n_0,
      O => interrupt_INST_0_i_6_n_0
    );
interrupt_INST_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => interrupt_0(1),
      I1 => \int_status_reg_reg_n_0_[1]\,
      I2 => interrupt_0(0),
      I3 => \s_axi_rdata[3]_i_5_n_0\,
      I4 => \int_status_reg_reg_n_0_[0]\,
      O => interrupt_INST_0_i_8_n_0
    );
long_response_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => Q(1),
      Q => \^cmd_setting\(1),
      R => \^reset05_out\
    );
response_02_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => response_02_carry_n_0,
      CO(2) => response_02_carry_n_1,
      CO(1) => response_02_carry_n_2,
      CO(0) => response_02_carry_n_3,
      CYINIT => '1',
      DI(3) => response_02_carry_i_1_n_0,
      DI(2) => response_02_carry_i_2_n_0,
      DI(1) => response_02_carry_i_3_n_0,
      DI(0) => response_02_carry_i_4_n_0,
      O(3 downto 0) => NLW_response_02_carry_O_UNCONNECTED(3 downto 0),
      S(3) => response_02_carry_i_5_n_0,
      S(2) => response_02_carry_i_6_n_0,
      S(1) => response_02_carry_i_7_n_0,
      S(0) => response_02_carry_i_8_n_0
    );
\response_02_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => response_02_carry_n_0,
      CO(3) => \response_02_carry__0_n_0\,
      CO(2) => \response_02_carry__0_n_1\,
      CO(1) => \response_02_carry__0_n_2\,
      CO(0) => \response_02_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \response_02_carry__0_i_1_n_0\,
      DI(2) => \response_02_carry__0_i_2_n_0\,
      DI(1) => \response_02_carry__0_i_3_n_0\,
      DI(0) => \response_02_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_response_02_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \response_02_carry__0_i_5_n_0\,
      S(2) => \response_02_carry__0_i_6_n_0\,
      S(1) => \response_02_carry__0_i_7_n_0\,
      S(0) => \response_02_carry__0_i_8_n_0\
    );
\response_02_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[14]\,
      I1 => watchdog_enable_reg_0(14),
      I2 => watchdog_enable_reg_0(15),
      I3 => \watchdog_reg_n_0_[15]\,
      O => \response_02_carry__0_i_1_n_0\
    );
\response_02_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[12]\,
      I1 => watchdog_enable_reg_0(12),
      I2 => watchdog_enable_reg_0(13),
      I3 => \watchdog_reg_n_0_[13]\,
      O => \response_02_carry__0_i_2_n_0\
    );
\response_02_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[10]\,
      I1 => watchdog_enable_reg_0(10),
      I2 => watchdog_enable_reg_0(11),
      I3 => \watchdog_reg_n_0_[11]\,
      O => \response_02_carry__0_i_3_n_0\
    );
\response_02_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[8]\,
      I1 => watchdog_enable_reg_0(8),
      I2 => watchdog_enable_reg_0(9),
      I3 => \watchdog_reg_n_0_[9]\,
      O => \response_02_carry__0_i_4_n_0\
    );
\response_02_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(15),
      I1 => \watchdog_reg_n_0_[15]\,
      I2 => watchdog_enable_reg_0(14),
      I3 => \watchdog_reg_n_0_[14]\,
      O => \response_02_carry__0_i_5_n_0\
    );
\response_02_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(13),
      I1 => \watchdog_reg_n_0_[13]\,
      I2 => watchdog_enable_reg_0(12),
      I3 => \watchdog_reg_n_0_[12]\,
      O => \response_02_carry__0_i_6_n_0\
    );
\response_02_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(11),
      I1 => \watchdog_reg_n_0_[11]\,
      I2 => watchdog_enable_reg_0(10),
      I3 => \watchdog_reg_n_0_[10]\,
      O => \response_02_carry__0_i_7_n_0\
    );
\response_02_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(9),
      I1 => \watchdog_reg_n_0_[9]\,
      I2 => watchdog_enable_reg_0(8),
      I3 => \watchdog_reg_n_0_[8]\,
      O => \response_02_carry__0_i_8_n_0\
    );
\response_02_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \response_02_carry__0_n_0\,
      CO(3) => \response_02_carry__1_n_0\,
      CO(2) => \response_02_carry__1_n_1\,
      CO(1) => \response_02_carry__1_n_2\,
      CO(0) => \response_02_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \response_02_carry__1_i_1_n_0\,
      DI(2) => \response_02_carry__1_i_2_n_0\,
      DI(1) => \response_02_carry__1_i_3_n_0\,
      DI(0) => \response_02_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_response_02_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \response_02_carry__1_i_5_n_0\,
      S(2) => \response_02_carry__1_i_6_n_0\,
      S(1) => \response_02_carry__1_i_7_n_0\,
      S(0) => \response_02_carry__1_i_8_n_0\
    );
\response_02_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[22]\,
      I1 => watchdog_enable_reg_0(22),
      I2 => watchdog_enable_reg_0(23),
      I3 => \watchdog_reg_n_0_[23]\,
      O => \response_02_carry__1_i_1_n_0\
    );
\response_02_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[20]\,
      I1 => watchdog_enable_reg_0(20),
      I2 => watchdog_enable_reg_0(21),
      I3 => \watchdog_reg_n_0_[21]\,
      O => \response_02_carry__1_i_2_n_0\
    );
\response_02_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[18]\,
      I1 => watchdog_enable_reg_0(18),
      I2 => watchdog_enable_reg_0(19),
      I3 => \watchdog_reg_n_0_[19]\,
      O => \response_02_carry__1_i_3_n_0\
    );
\response_02_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[16]\,
      I1 => watchdog_enable_reg_0(16),
      I2 => watchdog_enable_reg_0(17),
      I3 => \watchdog_reg_n_0_[17]\,
      O => \response_02_carry__1_i_4_n_0\
    );
\response_02_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(23),
      I1 => \watchdog_reg_n_0_[23]\,
      I2 => watchdog_enable_reg_0(22),
      I3 => \watchdog_reg_n_0_[22]\,
      O => \response_02_carry__1_i_5_n_0\
    );
\response_02_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(21),
      I1 => \watchdog_reg_n_0_[21]\,
      I2 => watchdog_enable_reg_0(20),
      I3 => \watchdog_reg_n_0_[20]\,
      O => \response_02_carry__1_i_6_n_0\
    );
\response_02_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(19),
      I1 => \watchdog_reg_n_0_[19]\,
      I2 => watchdog_enable_reg_0(18),
      I3 => \watchdog_reg_n_0_[18]\,
      O => \response_02_carry__1_i_7_n_0\
    );
\response_02_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(17),
      I1 => \watchdog_reg_n_0_[17]\,
      I2 => watchdog_enable_reg_0(16),
      I3 => \watchdog_reg_n_0_[16]\,
      O => \response_02_carry__1_i_8_n_0\
    );
\response_02_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \response_02_carry__1_n_0\,
      CO(3 downto 1) => \NLW_response_02_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => response_02,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \response_02_carry__2_i_1_n_0\,
      O(3 downto 0) => \NLW_response_02_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \response_02_carry__2_i_2_n_0\
    );
\response_02_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \watchdog_reg_n_0_[24]\,
      I1 => watchdog_enable_reg_0(24),
      O => \response_02_carry__2_i_1_n_0\
    );
\response_02_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => watchdog_enable_reg_0(24),
      I1 => \watchdog_reg_n_0_[24]\,
      O => \response_02_carry__2_i_2_n_0\
    );
response_02_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[6]\,
      I1 => watchdog_enable_reg_0(6),
      I2 => watchdog_enable_reg_0(7),
      I3 => \watchdog_reg_n_0_[7]\,
      O => response_02_carry_i_1_n_0
    );
response_02_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[4]\,
      I1 => watchdog_enable_reg_0(4),
      I2 => watchdog_enable_reg_0(5),
      I3 => \watchdog_reg_n_0_[5]\,
      O => response_02_carry_i_2_n_0
    );
response_02_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[2]\,
      I1 => watchdog_enable_reg_0(2),
      I2 => watchdog_enable_reg_0(3),
      I3 => \watchdog_reg_n_0_[3]\,
      O => response_02_carry_i_3_n_0
    );
response_02_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[0]\,
      I1 => watchdog_enable_reg_0(0),
      I2 => watchdog_enable_reg_0(1),
      I3 => \watchdog_reg_n_0_[1]\,
      O => response_02_carry_i_4_n_0
    );
response_02_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(7),
      I1 => \watchdog_reg_n_0_[7]\,
      I2 => watchdog_enable_reg_0(6),
      I3 => \watchdog_reg_n_0_[6]\,
      O => response_02_carry_i_5_n_0
    );
response_02_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(5),
      I1 => \watchdog_reg_n_0_[5]\,
      I2 => watchdog_enable_reg_0(4),
      I3 => \watchdog_reg_n_0_[4]\,
      O => response_02_carry_i_6_n_0
    );
response_02_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(3),
      I1 => \watchdog_reg_n_0_[3]\,
      I2 => watchdog_enable_reg_0(2),
      I3 => \watchdog_reg_n_0_[2]\,
      O => response_02_carry_i_7_n_0
    );
response_02_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_0(1),
      I1 => \watchdog_reg_n_0_[1]\,
      I2 => watchdog_enable_reg_0(0),
      I3 => \watchdog_reg_n_0_[0]\,
      O => response_02_carry_i_8_n_0
    );
\response_0[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880000"
    )
        port map (
      I0 => cmd_finish,
      I1 => \int_status_reg[2]_i_2_n_0\,
      I2 => response_02,
      I3 => watchdog_enable,
      I4 => \^cmd_setting\(0),
      O => \response_0[31]_i_1_n_0\
    );
\response_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(88),
      Q => response_0(0),
      R => \^reset05_out\
    );
\response_0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(98),
      Q => response_0(10),
      R => \^reset05_out\
    );
\response_0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(99),
      Q => response_0(11),
      R => \^reset05_out\
    );
\response_0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(100),
      Q => response_0(12),
      R => \^reset05_out\
    );
\response_0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(101),
      Q => response_0(13),
      R => \^reset05_out\
    );
\response_0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(102),
      Q => response_0(14),
      R => \^reset05_out\
    );
\response_0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(103),
      Q => response_0(15),
      R => \^reset05_out\
    );
\response_0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(104),
      Q => response_0(16),
      R => \^reset05_out\
    );
\response_0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(105),
      Q => response_0(17),
      R => \^reset05_out\
    );
\response_0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(106),
      Q => response_0(18),
      R => \^reset05_out\
    );
\response_0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(107),
      Q => response_0(19),
      R => \^reset05_out\
    );
\response_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(89),
      Q => response_0(1),
      R => \^reset05_out\
    );
\response_0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(108),
      Q => response_0(20),
      R => \^reset05_out\
    );
\response_0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(109),
      Q => response_0(21),
      R => \^reset05_out\
    );
\response_0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(110),
      Q => response_0(22),
      R => \^reset05_out\
    );
\response_0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(111),
      Q => response_0(23),
      R => \^reset05_out\
    );
\response_0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(112),
      Q => response_0(24),
      R => \^reset05_out\
    );
\response_0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(113),
      Q => response_0(25),
      R => \^reset05_out\
    );
\response_0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(114),
      Q => response_0(26),
      R => \^reset05_out\
    );
\response_0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(115),
      Q => response_0(27),
      R => \^reset05_out\
    );
\response_0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(116),
      Q => response_0(28),
      R => \^reset05_out\
    );
\response_0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(117),
      Q => response_0(29),
      R => \^reset05_out\
    );
\response_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(90),
      Q => response_0(2),
      R => \^reset05_out\
    );
\response_0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(118),
      Q => response_0(30),
      R => \^reset05_out\
    );
\response_0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(119),
      Q => response_0(31),
      R => \^reset05_out\
    );
\response_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(91),
      Q => response_0(3),
      R => \^reset05_out\
    );
\response_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(92),
      Q => response_0(4),
      R => \^reset05_out\
    );
\response_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(93),
      Q => response_0(5),
      R => \^reset05_out\
    );
\response_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(94),
      Q => response_0(6),
      R => \^reset05_out\
    );
\response_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(95),
      Q => response_0(7),
      R => \^reset05_out\
    );
\response_0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(96),
      Q => response_0(8),
      R => \^reset05_out\
    );
\response_0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(97),
      Q => response_0(9),
      R => \^reset05_out\
    );
\response_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(56),
      Q => \response_1_reg[1]_0\(0),
      R => \^reset05_out\
    );
\response_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(66),
      Q => response_1(10),
      R => \^reset05_out\
    );
\response_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(67),
      Q => response_1(11),
      R => \^reset05_out\
    );
\response_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(68),
      Q => response_1(12),
      R => \^reset05_out\
    );
\response_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(69),
      Q => response_1(13),
      R => \^reset05_out\
    );
\response_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(70),
      Q => response_1(14),
      R => \^reset05_out\
    );
\response_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(71),
      Q => response_1(15),
      R => \^reset05_out\
    );
\response_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(72),
      Q => response_1(16),
      R => \^reset05_out\
    );
\response_1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(73),
      Q => response_1(17),
      R => \^reset05_out\
    );
\response_1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(74),
      Q => response_1(18),
      R => \^reset05_out\
    );
\response_1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(75),
      Q => response_1(19),
      R => \^reset05_out\
    );
\response_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(57),
      Q => \response_1_reg[1]_0\(1),
      R => \^reset05_out\
    );
\response_1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(76),
      Q => response_1(20),
      R => \^reset05_out\
    );
\response_1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(77),
      Q => response_1(21),
      R => \^reset05_out\
    );
\response_1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(78),
      Q => response_1(22),
      R => \^reset05_out\
    );
\response_1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(79),
      Q => response_1(23),
      R => \^reset05_out\
    );
\response_1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(80),
      Q => response_1(24),
      R => \^reset05_out\
    );
\response_1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(81),
      Q => response_1(25),
      R => \^reset05_out\
    );
\response_1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(82),
      Q => response_1(26),
      R => \^reset05_out\
    );
\response_1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(83),
      Q => response_1(27),
      R => \^reset05_out\
    );
\response_1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(84),
      Q => response_1(28),
      R => \^reset05_out\
    );
\response_1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(85),
      Q => response_1(29),
      R => \^reset05_out\
    );
\response_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(58),
      Q => response_1(2),
      R => \^reset05_out\
    );
\response_1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(86),
      Q => response_1(30),
      R => \^reset05_out\
    );
\response_1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(87),
      Q => response_1(31),
      R => \^reset05_out\
    );
\response_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(59),
      Q => response_1(3),
      R => \^reset05_out\
    );
\response_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(60),
      Q => response_1(4),
      R => \^reset05_out\
    );
\response_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(61),
      Q => response_1(5),
      R => \^reset05_out\
    );
\response_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(62),
      Q => response_1(6),
      R => \^reset05_out\
    );
\response_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(63),
      Q => response_1(7),
      R => \^reset05_out\
    );
\response_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(64),
      Q => response_1(8),
      R => \^reset05_out\
    );
\response_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(65),
      Q => response_1(9),
      R => \^reset05_out\
    );
\response_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(24),
      Q => response_2(0),
      R => \^reset05_out\
    );
\response_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(34),
      Q => response_2(10),
      R => \^reset05_out\
    );
\response_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(35),
      Q => response_2(11),
      R => \^reset05_out\
    );
\response_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(36),
      Q => response_2(12),
      R => \^reset05_out\
    );
\response_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(37),
      Q => response_2(13),
      R => \^reset05_out\
    );
\response_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(38),
      Q => response_2(14),
      R => \^reset05_out\
    );
\response_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(39),
      Q => response_2(15),
      R => \^reset05_out\
    );
\response_2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(40),
      Q => response_2(16),
      R => \^reset05_out\
    );
\response_2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(41),
      Q => response_2(17),
      R => \^reset05_out\
    );
\response_2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(42),
      Q => response_2(18),
      R => \^reset05_out\
    );
\response_2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(43),
      Q => response_2(19),
      R => \^reset05_out\
    );
\response_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(25),
      Q => response_2(1),
      R => \^reset05_out\
    );
\response_2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(44),
      Q => response_2(20),
      R => \^reset05_out\
    );
\response_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(45),
      Q => response_2(21),
      R => \^reset05_out\
    );
\response_2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(46),
      Q => response_2(22),
      R => \^reset05_out\
    );
\response_2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(47),
      Q => response_2(23),
      R => \^reset05_out\
    );
\response_2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(48),
      Q => response_2(24),
      R => \^reset05_out\
    );
\response_2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(49),
      Q => response_2(25),
      R => \^reset05_out\
    );
\response_2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(50),
      Q => response_2(26),
      R => \^reset05_out\
    );
\response_2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(51),
      Q => response_2(27),
      R => \^reset05_out\
    );
\response_2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(52),
      Q => response_2(28),
      R => \^reset05_out\
    );
\response_2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(53),
      Q => response_2(29),
      R => \^reset05_out\
    );
\response_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(26),
      Q => response_2(2),
      R => \^reset05_out\
    );
\response_2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(54),
      Q => response_2(30),
      R => \^reset05_out\
    );
\response_2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(55),
      Q => response_2(31),
      R => \^reset05_out\
    );
\response_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(27),
      Q => response_2(3),
      R => \^reset05_out\
    );
\response_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(28),
      Q => response_2(4),
      R => \^reset05_out\
    );
\response_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(29),
      Q => response_2(5),
      R => \^reset05_out\
    );
\response_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(30),
      Q => response_2(6),
      R => \^reset05_out\
    );
\response_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(31),
      Q => response_2(7),
      R => \^reset05_out\
    );
\response_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(32),
      Q => response_2(8),
      R => \^reset05_out\
    );
\response_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(33),
      Q => response_2(9),
      R => \^reset05_out\
    );
\response_3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(2),
      Q => response_3(10),
      R => \^reset05_out\
    );
\response_3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(3),
      Q => response_3(11),
      R => \^reset05_out\
    );
\response_3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(4),
      Q => response_3(12),
      R => \^reset05_out\
    );
\response_3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(5),
      Q => response_3(13),
      R => \^reset05_out\
    );
\response_3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(6),
      Q => response_3(14),
      R => \^reset05_out\
    );
\response_3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(7),
      Q => response_3(15),
      R => \^reset05_out\
    );
\response_3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(8),
      Q => response_3(16),
      R => \^reset05_out\
    );
\response_3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(9),
      Q => response_3(17),
      R => \^reset05_out\
    );
\response_3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(10),
      Q => response_3(18),
      R => \^reset05_out\
    );
\response_3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(11),
      Q => response_3(19),
      R => \^reset05_out\
    );
\response_3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(12),
      Q => response_3(20),
      R => \^reset05_out\
    );
\response_3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(13),
      Q => response_3(21),
      R => \^reset05_out\
    );
\response_3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(14),
      Q => response_3(22),
      R => \^reset05_out\
    );
\response_3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(15),
      Q => response_3(23),
      R => \^reset05_out\
    );
\response_3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(16),
      Q => response_3(24),
      R => \^reset05_out\
    );
\response_3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(17),
      Q => response_3(25),
      R => \^reset05_out\
    );
\response_3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(18),
      Q => response_3(26),
      R => \^reset05_out\
    );
\response_3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(19),
      Q => response_3(27),
      R => \^reset05_out\
    );
\response_3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(20),
      Q => response_3(28),
      R => \^reset05_out\
    );
\response_3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(21),
      Q => response_3(29),
      R => \^reset05_out\
    );
\response_3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(22),
      Q => response_3(30),
      R => \^reset05_out\
    );
\response_3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(23),
      Q => response_3(31),
      R => \^reset05_out\
    );
\response_3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(0),
      Q => response_3(8),
      R => \^reset05_out\
    );
\response_3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response_0[31]_i_1_n_0\,
      D => \response_0_reg[31]_0\(1),
      Q => response_3(9),
      R => \^reset05_out\
    );
\s_axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000FFFC0000"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]\,
      I1 => \s_axi_rdata[0]_i_3_n_0\,
      I2 => \s_axi_rdata[0]_i_4_n_0\,
      I3 => \s_axi_rdata_reg[0]_0\,
      I4 => \s_axi_rdata_reg[3]\,
      I5 => \s_axi_rdata_reg[2]\(6),
      O => D(0)
    );
\s_axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEAAA"
    )
        port map (
      I0 => \s_axi_rdata[0]_i_8_n_0\,
      I1 => interrupt_0(0),
      I2 => \s_axi_rdata_reg[2]\(5),
      I3 => \s_axi_rdata_reg[2]\(4),
      I4 => \s_axi_rdata[0]_i_9_n_0\,
      I5 => \s_axi_rdata_reg[2]\(2),
      O => \s_axi_rdata[0]_i_3_n_0\
    );
\s_axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \s_axi_rdata_reg[2]\(5),
      I1 => \s_axi_rdata_reg[15]_0\,
      I2 => \int_status_reg_reg_n_0_[0]\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \state__0\(2),
      O => \s_axi_rdata[0]_i_4_n_0\
    );
\s_axi_rdata[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7351624000000000"
    )
        port map (
      I0 => \s_axi_rdata_reg[2]\(4),
      I1 => \s_axi_rdata_reg[2]\(5),
      I2 => ctrl_rst,
      I3 => \s_axi_rdata_reg[27]\(0),
      I4 => response_0(0),
      I5 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[0]_i_8_n_0\
    );
\s_axi_rdata[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBCBF8C8"
    )
        port map (
      I0 => response_2(0),
      I1 => \s_axi_rdata_reg[2]\(4),
      I2 => \s_axi_rdata_reg[2]\(5),
      I3 => watchdog_enable_reg_0(0),
      I4 => \cmd_reg[31]_0\(0),
      I5 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[0]_i_9_n_0\
    );
\s_axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEAAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata[10]_i_2_n_0\,
      I1 => \s_axi_rdata[10]_i_3_n_0\,
      I2 => \s_axi_rdata_reg[10]\,
      I3 => \s_axi_rdata_reg[11]_0\,
      I4 => response_2(10),
      I5 => \s_axi_rdata_reg[11]_1\,
      O => D(10)
    );
\s_axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80808000"
    )
        port map (
      I0 => \s_axi_rdata_reg[10]_0\,
      I1 => \s_axi_rdata_reg[2]\(3),
      I2 => \s_axi_rdata_reg[10]_1\,
      I3 => response_1(10),
      I4 => \s_axi_rdata_reg[2]\(5),
      I5 => \s_axi_rdata[10]_i_5_n_0\,
      O => \s_axi_rdata[10]_i_2_n_0\
    );
\s_axi_rdata[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008C0000"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_4_0\(7),
      I1 => \s_axi_rdata[10]_i_6_n_0\,
      I2 => \s_axi_rdata_reg[2]\(6),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[10]_i_3_n_0\
    );
\s_axi_rdata[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008C"
    )
        port map (
      I0 => \s_axi_rdata[11]_i_2_0\(4),
      I1 => \s_axi_rdata[10]_i_7_n_0\,
      I2 => \s_axi_rdata_reg[2]\(6),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[10]_i_5_n_0\
    );
\s_axi_rdata[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FCA"
    )
        port map (
      I0 => response_0(10),
      I1 => \s_axi_rdata_reg[27]\(10),
      I2 => \s_axi_rdata_reg[2]\(4),
      I3 => \s_axi_rdata_reg[2]\(6),
      O => \s_axi_rdata[10]_i_6_n_0\
    );
\s_axi_rdata[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FCA"
    )
        port map (
      I0 => Q(10),
      I1 => response_3(10),
      I2 => \s_axi_rdata_reg[2]\(4),
      I3 => \s_axi_rdata_reg[2]\(6),
      O => \s_axi_rdata[10]_i_7_n_0\
    );
\s_axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEAAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata[11]_i_2_n_0\,
      I1 => \s_axi_rdata[11]_i_3_n_0\,
      I2 => \s_axi_rdata_reg[11]\,
      I3 => \s_axi_rdata_reg[11]_0\,
      I4 => response_2(11),
      I5 => \s_axi_rdata_reg[11]_1\,
      O => D(11)
    );
\s_axi_rdata[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FCA"
    )
        port map (
      I0 => response_0(11),
      I1 => \s_axi_rdata_reg[27]\(11),
      I2 => \s_axi_rdata_reg[2]\(4),
      I3 => \s_axi_rdata_reg[2]\(6),
      O => \s_axi_rdata[11]_i_10_n_0\
    );
\s_axi_rdata[11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FCA"
    )
        port map (
      I0 => Q(11),
      I1 => response_3(11),
      I2 => \s_axi_rdata_reg[2]\(4),
      I3 => \s_axi_rdata_reg[2]\(6),
      O => \s_axi_rdata[11]_i_12_n_0\
    );
\s_axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88800000"
    )
        port map (
      I0 => \s_axi_rdata_reg[10]_0\,
      I1 => \s_axi_rdata_reg[2]\(3),
      I2 => \s_axi_rdata_reg[2]\(5),
      I3 => response_1(11),
      I4 => \s_axi_rdata_reg[10]_1\,
      I5 => \s_axi_rdata[11]_i_9_n_0\,
      O => \s_axi_rdata[11]_i_2_n_0\
    );
\s_axi_rdata[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008C0000"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_4_0\(8),
      I1 => \s_axi_rdata[11]_i_10_n_0\,
      I2 => \s_axi_rdata_reg[2]\(6),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[11]_i_3_n_0\
    );
\s_axi_rdata[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008C"
    )
        port map (
      I0 => \s_axi_rdata[11]_i_2_0\(5),
      I1 => \s_axi_rdata[11]_i_12_n_0\,
      I2 => \s_axi_rdata_reg[2]\(6),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[11]_i_9_n_0\
    );
\s_axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020000FF000000"
    )
        port map (
      I0 => \s_axi_rdata[12]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[2]\(6),
      I2 => \s_axi_rdata_reg[2]\(5),
      I3 => \s_axi_rdata[12]_i_3_n_0\,
      I4 => \s_axi_rdata_reg[3]\,
      I5 => \s_axi_rdata_reg[2]\(2),
      O => D(12)
    );
\s_axi_rdata[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => Q(12),
      I1 => response_1(12),
      I2 => response_3(12),
      I3 => \s_axi_rdata_reg[2]\(4),
      I4 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[12]_i_2_n_0\
    );
\s_axi_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22000200"
    )
        port map (
      I0 => \s_axi_rdata_reg[2]\(3),
      I1 => \s_axi_rdata_reg[2]\(5),
      I2 => \s_axi_rdata_reg[2]\(6),
      I3 => \s_axi_rdata[12]_i_4_n_0\,
      I4 => \s_axi_rdata[15]_i_4_0\(9),
      I5 => \s_axi_rdata[12]_i_5_n_0\,
      O => \s_axi_rdata[12]_i_3_n_0\
    );
\s_axi_rdata[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FCA"
    )
        port map (
      I0 => response_0(12),
      I1 => \s_axi_rdata_reg[27]\(12),
      I2 => \s_axi_rdata_reg[2]\(4),
      I3 => \s_axi_rdata_reg[2]\(6),
      O => \s_axi_rdata[12]_i_4_n_0\
    );
\s_axi_rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002FF00000200"
    )
        port map (
      I0 => response_2(12),
      I1 => \s_axi_rdata_reg[2]\(6),
      I2 => \s_axi_rdata_reg[2]\(5),
      I3 => \s_axi_rdata_reg[2]\(4),
      I4 => \s_axi_rdata_reg[2]\(3),
      I5 => \s_axi_rdata[12]_i_3_0\,
      O => \s_axi_rdata[12]_i_5_n_0\
    );
\s_axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A0000000C"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_2_n_0\,
      I1 => \s_axi_rdata[13]_i_3_n_0\,
      I2 => \s_axi_rdata_reg[2]\(7),
      I3 => \s_axi_rdata_reg[2]\(1),
      I4 => \s_axi_rdata_reg[2]\(0),
      I5 => \s_axi_rdata_reg[2]\(2),
      O => D(13)
    );
\s_axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7351624000000000"
    )
        port map (
      I0 => \s_axi_rdata_reg[2]\(3),
      I1 => \s_axi_rdata_reg[2]\(4),
      I2 => response_3(13),
      I3 => response_1(13),
      I4 => Q(13),
      I5 => \s_axi_rdata_reg[15]\,
      O => \s_axi_rdata[13]_i_2_n_0\
    );
\s_axi_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22000200"
    )
        port map (
      I0 => \s_axi_rdata_reg[2]\(3),
      I1 => \s_axi_rdata_reg[2]\(5),
      I2 => \s_axi_rdata_reg[2]\(6),
      I3 => \s_axi_rdata[13]_i_4_n_0\,
      I4 => \s_axi_rdata[15]_i_4_0\(10),
      I5 => \s_axi_rdata[13]_i_5_n_0\,
      O => \s_axi_rdata[13]_i_3_n_0\
    );
\s_axi_rdata[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FCA"
    )
        port map (
      I0 => response_0(13),
      I1 => \s_axi_rdata_reg[27]\(13),
      I2 => \s_axi_rdata_reg[2]\(4),
      I3 => \s_axi_rdata_reg[2]\(6),
      O => \s_axi_rdata[13]_i_4_n_0\
    );
\s_axi_rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002FF00000200"
    )
        port map (
      I0 => response_2(13),
      I1 => \s_axi_rdata_reg[2]\(6),
      I2 => \s_axi_rdata_reg[2]\(5),
      I3 => \s_axi_rdata_reg[2]\(4),
      I4 => \s_axi_rdata_reg[2]\(3),
      I5 => \s_axi_rdata[13]_i_3_0\,
      O => \s_axi_rdata[13]_i_5_n_0\
    );
\s_axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80000000"
    )
        port map (
      I0 => \s_axi_rdata_reg[3]\,
      I1 => \s_axi_rdata_reg[15]_0\,
      I2 => \s_axi_rdata_reg[2]\(2),
      I3 => response_3(14),
      I4 => \s_axi_rdata_reg[15]\,
      I5 => \s_axi_rdata[14]_i_2_n_0\,
      O => D(14)
    );
\s_axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20000000"
    )
        port map (
      I0 => \s_axi_rdata_reg[15]\,
      I1 => \s_axi_rdata_reg[2]\(4),
      I2 => response_1(14),
      I3 => \s_axi_rdata_reg[2]\(3),
      I4 => \s_axi_rdata_reg[2]\(2),
      I5 => \s_axi_rdata[14]_i_3_n_0\,
      O => \s_axi_rdata[14]_i_2_n_0\
    );
\s_axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22000200"
    )
        port map (
      I0 => \s_axi_rdata_reg[2]\(3),
      I1 => \s_axi_rdata_reg[2]\(5),
      I2 => \s_axi_rdata_reg[2]\(6),
      I3 => \s_axi_rdata[14]_i_4_n_0\,
      I4 => \s_axi_rdata[15]_i_4_0\(11),
      I5 => \s_axi_rdata[14]_i_5_n_0\,
      O => \s_axi_rdata[14]_i_3_n_0\
    );
\s_axi_rdata[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FCA"
    )
        port map (
      I0 => response_0(14),
      I1 => \s_axi_rdata_reg[27]\(14),
      I2 => \s_axi_rdata_reg[2]\(4),
      I3 => \s_axi_rdata_reg[2]\(6),
      O => \s_axi_rdata[14]_i_4_n_0\
    );
\s_axi_rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002FF00000200"
    )
        port map (
      I0 => response_2(14),
      I1 => \s_axi_rdata_reg[2]\(6),
      I2 => \s_axi_rdata_reg[2]\(5),
      I3 => \s_axi_rdata_reg[2]\(4),
      I4 => \s_axi_rdata_reg[2]\(3),
      I5 => \s_axi_rdata[14]_i_3_0\,
      O => \s_axi_rdata[14]_i_5_n_0\
    );
\s_axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80000000"
    )
        port map (
      I0 => \s_axi_rdata_reg[3]\,
      I1 => \s_axi_rdata_reg[15]_0\,
      I2 => \s_axi_rdata_reg[2]\(2),
      I3 => response_3(15),
      I4 => \s_axi_rdata_reg[15]\,
      I5 => \s_axi_rdata[15]_i_4_n_0\,
      O => D(15)
    );
\s_axi_rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20000000"
    )
        port map (
      I0 => \s_axi_rdata_reg[15]\,
      I1 => \s_axi_rdata_reg[2]\(4),
      I2 => response_1(15),
      I3 => \s_axi_rdata_reg[2]\(3),
      I4 => \s_axi_rdata_reg[2]\(2),
      I5 => \s_axi_rdata[15]_i_5_n_0\,
      O => \s_axi_rdata[15]_i_4_n_0\
    );
\s_axi_rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22000200"
    )
        port map (
      I0 => \s_axi_rdata_reg[2]\(3),
      I1 => \s_axi_rdata_reg[2]\(5),
      I2 => \s_axi_rdata_reg[2]\(6),
      I3 => \s_axi_rdata[15]_i_6_n_0\,
      I4 => \s_axi_rdata[15]_i_4_0\(12),
      I5 => \s_axi_rdata[15]_i_7_n_0\,
      O => \s_axi_rdata[15]_i_5_n_0\
    );
\s_axi_rdata[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FCA"
    )
        port map (
      I0 => response_0(15),
      I1 => \s_axi_rdata_reg[27]\(15),
      I2 => \s_axi_rdata_reg[2]\(4),
      I3 => \s_axi_rdata_reg[2]\(6),
      O => \s_axi_rdata[15]_i_6_n_0\
    );
\s_axi_rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002FF00000200"
    )
        port map (
      I0 => response_2(15),
      I1 => \s_axi_rdata_reg[2]\(6),
      I2 => \s_axi_rdata_reg[2]\(5),
      I3 => \s_axi_rdata_reg[2]\(4),
      I4 => \s_axi_rdata_reg[2]\(3),
      I5 => \s_axi_rdata[15]_i_5_0\,
      O => \s_axi_rdata[15]_i_7_n_0\
    );
\s_axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00088AA00000000"
    )
        port map (
      I0 => \s_axi_rdata_reg[3]\,
      I1 => watchdog_enable_reg_0(16),
      I2 => \s_axi_rdata_reg[31]\(0),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata_reg[2]\(6),
      I5 => \s_axi_rdata[16]_i_2_n_0\,
      O => D(16)
    );
\s_axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \s_axi_rdata[16]_i_3_n_0\,
      I1 => response_1(16),
      I2 => \s_axi_rdata_reg[2]\(3),
      I3 => \s_axi_rdata_reg[2]\(2),
      I4 => \s_axi_rdata_reg[2]\(4),
      I5 => \s_axi_rdata_reg[2]\(5),
      O => \s_axi_rdata[16]_i_2_n_0\
    );
\s_axi_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33303030B8B83030"
    )
        port map (
      I0 => response_3(16),
      I1 => \s_axi_rdata_reg[2]\(2),
      I2 => \s_axi_rdata[16]_i_4_n_0\,
      I3 => \s_axi_rdata_reg[27]\(16),
      I4 => \s_axi_rdata_reg[25]\,
      I5 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[16]_i_3_n_0\
    );
\s_axi_rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000033333300B8B8"
    )
        port map (
      I0 => response_0(16),
      I1 => \s_axi_rdata_reg[2]\(3),
      I2 => \cmd_reg[31]_0\(16),
      I3 => response_2(16),
      I4 => \s_axi_rdata_reg[2]\(4),
      I5 => \s_axi_rdata_reg[2]\(5),
      O => \s_axi_rdata[16]_i_4_n_0\
    );
\s_axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00088AA00000000"
    )
        port map (
      I0 => \s_axi_rdata_reg[3]\,
      I1 => watchdog_enable_reg_0(17),
      I2 => \s_axi_rdata_reg[31]\(1),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata_reg[2]\(6),
      I5 => \s_axi_rdata[17]_i_2_n_0\,
      O => D(17)
    );
\s_axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \s_axi_rdata[17]_i_3_n_0\,
      I1 => response_1(17),
      I2 => \s_axi_rdata_reg[2]\(3),
      I3 => \s_axi_rdata_reg[2]\(2),
      I4 => \s_axi_rdata_reg[2]\(4),
      I5 => \s_axi_rdata_reg[2]\(5),
      O => \s_axi_rdata[17]_i_2_n_0\
    );
\s_axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33303030B8B83030"
    )
        port map (
      I0 => response_3(17),
      I1 => \s_axi_rdata_reg[2]\(2),
      I2 => \s_axi_rdata[17]_i_4_n_0\,
      I3 => \s_axi_rdata_reg[27]\(17),
      I4 => \s_axi_rdata_reg[25]\,
      I5 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[17]_i_3_n_0\
    );
\s_axi_rdata[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000033333300B8B8"
    )
        port map (
      I0 => response_0(17),
      I1 => \s_axi_rdata_reg[2]\(3),
      I2 => \cmd_reg[31]_0\(17),
      I3 => response_2(17),
      I4 => \s_axi_rdata_reg[2]\(4),
      I5 => \s_axi_rdata_reg[2]\(5),
      O => \s_axi_rdata[17]_i_4_n_0\
    );
\s_axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00088AA00000000"
    )
        port map (
      I0 => \s_axi_rdata_reg[3]\,
      I1 => watchdog_enable_reg_0(18),
      I2 => \s_axi_rdata_reg[31]\(2),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata_reg[2]\(6),
      I5 => \s_axi_rdata[18]_i_2_n_0\,
      O => D(18)
    );
\s_axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \s_axi_rdata[18]_i_3_n_0\,
      I1 => response_1(18),
      I2 => \s_axi_rdata_reg[2]\(3),
      I3 => \s_axi_rdata_reg[2]\(2),
      I4 => \s_axi_rdata_reg[2]\(4),
      I5 => \s_axi_rdata_reg[2]\(5),
      O => \s_axi_rdata[18]_i_2_n_0\
    );
\s_axi_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33303030B8B83030"
    )
        port map (
      I0 => response_3(18),
      I1 => \s_axi_rdata_reg[2]\(2),
      I2 => \s_axi_rdata[18]_i_4_n_0\,
      I3 => \s_axi_rdata_reg[27]\(18),
      I4 => \s_axi_rdata_reg[25]\,
      I5 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[18]_i_3_n_0\
    );
\s_axi_rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000033333300B8B8"
    )
        port map (
      I0 => response_0(18),
      I1 => \s_axi_rdata_reg[2]\(3),
      I2 => \cmd_reg[31]_0\(18),
      I3 => response_2(18),
      I4 => \s_axi_rdata_reg[2]\(4),
      I5 => \s_axi_rdata_reg[2]\(5),
      O => \s_axi_rdata[18]_i_4_n_0\
    );
\s_axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00088AA00000000"
    )
        port map (
      I0 => \s_axi_rdata_reg[3]\,
      I1 => watchdog_enable_reg_0(19),
      I2 => \s_axi_rdata_reg[31]\(3),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata_reg[2]\(6),
      I5 => \s_axi_rdata[19]_i_2_n_0\,
      O => D(19)
    );
\s_axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \s_axi_rdata[19]_i_3_n_0\,
      I1 => response_1(19),
      I2 => \s_axi_rdata_reg[2]\(3),
      I3 => \s_axi_rdata_reg[2]\(2),
      I4 => \s_axi_rdata_reg[2]\(4),
      I5 => \s_axi_rdata_reg[2]\(5),
      O => \s_axi_rdata[19]_i_2_n_0\
    );
\s_axi_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33303030B8B83030"
    )
        port map (
      I0 => response_3(19),
      I1 => \s_axi_rdata_reg[2]\(2),
      I2 => \s_axi_rdata[19]_i_4_n_0\,
      I3 => \s_axi_rdata_reg[27]\(19),
      I4 => \s_axi_rdata_reg[25]\,
      I5 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[19]_i_3_n_0\
    );
\s_axi_rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000033333300B8B8"
    )
        port map (
      I0 => response_0(19),
      I1 => \s_axi_rdata_reg[2]\(3),
      I2 => \cmd_reg[31]_0\(19),
      I3 => response_2(19),
      I4 => \s_axi_rdata_reg[2]\(4),
      I5 => \s_axi_rdata_reg[2]\(5),
      O => \s_axi_rdata[19]_i_4_n_0\
    );
\s_axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000FFFC0000"
    )
        port map (
      I0 => \s_axi_rdata_reg[1]\,
      I1 => \s_axi_rdata[1]_i_3_n_0\,
      I2 => \s_axi_rdata[1]_i_4_n_0\,
      I3 => \s_axi_rdata_reg[1]_0\,
      I4 => \s_axi_rdata_reg[3]\,
      I5 => \s_axi_rdata_reg[2]\(6),
      O => D(1)
    );
\s_axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEAAA"
    )
        port map (
      I0 => \s_axi_rdata[1]_i_8_n_0\,
      I1 => interrupt_0(1),
      I2 => \s_axi_rdata_reg[2]\(5),
      I3 => \s_axi_rdata_reg[2]\(4),
      I4 => \s_axi_rdata[1]_i_9_n_0\,
      I5 => \s_axi_rdata_reg[2]\(2),
      O => \s_axi_rdata[1]_i_3_n_0\
    );
\s_axi_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \s_axi_rdata_reg[2]\(5),
      I1 => \s_axi_rdata_reg[15]_0\,
      I2 => \int_status_reg_reg_n_0_[1]\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \state__0\(2),
      O => \s_axi_rdata[1]_i_4_n_0\
    );
\s_axi_rdata[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7351624000000000"
    )
        port map (
      I0 => \s_axi_rdata_reg[2]\(4),
      I1 => \s_axi_rdata_reg[2]\(5),
      I2 => \int_status_reg_reg[0]_0\,
      I3 => \s_axi_rdata_reg[27]\(1),
      I4 => response_0(1),
      I5 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[1]_i_8_n_0\
    );
\s_axi_rdata[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBCBF8C8"
    )
        port map (
      I0 => response_2(1),
      I1 => \s_axi_rdata_reg[2]\(4),
      I2 => \s_axi_rdata_reg[2]\(5),
      I3 => watchdog_enable_reg_0(1),
      I4 => \cmd_reg[31]_0\(1),
      I5 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[1]_i_9_n_0\
    );
\s_axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00088AA00000000"
    )
        port map (
      I0 => \s_axi_rdata_reg[3]\,
      I1 => watchdog_enable_reg_0(20),
      I2 => \s_axi_rdata_reg[31]\(4),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata_reg[2]\(6),
      I5 => \s_axi_rdata[20]_i_2_n_0\,
      O => D(20)
    );
\s_axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \s_axi_rdata[20]_i_3_n_0\,
      I1 => response_1(20),
      I2 => \s_axi_rdata_reg[2]\(3),
      I3 => \s_axi_rdata_reg[2]\(2),
      I4 => \s_axi_rdata_reg[2]\(4),
      I5 => \s_axi_rdata_reg[2]\(5),
      O => \s_axi_rdata[20]_i_2_n_0\
    );
\s_axi_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33303030B8B83030"
    )
        port map (
      I0 => response_3(20),
      I1 => \s_axi_rdata_reg[2]\(2),
      I2 => \s_axi_rdata[20]_i_4_n_0\,
      I3 => \s_axi_rdata_reg[27]\(20),
      I4 => \s_axi_rdata_reg[25]\,
      I5 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[20]_i_3_n_0\
    );
\s_axi_rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000033333300B8B8"
    )
        port map (
      I0 => response_0(20),
      I1 => \s_axi_rdata_reg[2]\(3),
      I2 => \cmd_reg[31]_0\(20),
      I3 => response_2(20),
      I4 => \s_axi_rdata_reg[2]\(4),
      I5 => \s_axi_rdata_reg[2]\(5),
      O => \s_axi_rdata[20]_i_4_n_0\
    );
\s_axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00088AA00000000"
    )
        port map (
      I0 => \s_axi_rdata_reg[3]\,
      I1 => watchdog_enable_reg_0(21),
      I2 => \s_axi_rdata_reg[31]\(5),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata_reg[2]\(6),
      I5 => \s_axi_rdata[21]_i_2_n_0\,
      O => D(21)
    );
\s_axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \s_axi_rdata[21]_i_3_n_0\,
      I1 => response_1(21),
      I2 => \s_axi_rdata_reg[2]\(3),
      I3 => \s_axi_rdata_reg[2]\(2),
      I4 => \s_axi_rdata_reg[2]\(4),
      I5 => \s_axi_rdata_reg[2]\(5),
      O => \s_axi_rdata[21]_i_2_n_0\
    );
\s_axi_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33303030B8B83030"
    )
        port map (
      I0 => response_3(21),
      I1 => \s_axi_rdata_reg[2]\(2),
      I2 => \s_axi_rdata[21]_i_4_n_0\,
      I3 => \s_axi_rdata_reg[27]\(21),
      I4 => \s_axi_rdata_reg[25]\,
      I5 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[21]_i_3_n_0\
    );
\s_axi_rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000033333300B8B8"
    )
        port map (
      I0 => response_0(21),
      I1 => \s_axi_rdata_reg[2]\(3),
      I2 => \cmd_reg[31]_0\(21),
      I3 => response_2(21),
      I4 => \s_axi_rdata_reg[2]\(4),
      I5 => \s_axi_rdata_reg[2]\(5),
      O => \s_axi_rdata[21]_i_4_n_0\
    );
\s_axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00088AA00000000"
    )
        port map (
      I0 => \s_axi_rdata_reg[3]\,
      I1 => watchdog_enable_reg_0(22),
      I2 => \s_axi_rdata_reg[31]\(6),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata_reg[2]\(6),
      I5 => \s_axi_rdata[22]_i_2_n_0\,
      O => D(22)
    );
\s_axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \s_axi_rdata[22]_i_3_n_0\,
      I1 => response_1(22),
      I2 => \s_axi_rdata_reg[2]\(3),
      I3 => \s_axi_rdata_reg[2]\(2),
      I4 => \s_axi_rdata_reg[2]\(4),
      I5 => \s_axi_rdata_reg[2]\(5),
      O => \s_axi_rdata[22]_i_2_n_0\
    );
\s_axi_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33303030B8B83030"
    )
        port map (
      I0 => response_3(22),
      I1 => \s_axi_rdata_reg[2]\(2),
      I2 => \s_axi_rdata[22]_i_4_n_0\,
      I3 => \s_axi_rdata_reg[27]\(22),
      I4 => \s_axi_rdata_reg[25]\,
      I5 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[22]_i_3_n_0\
    );
\s_axi_rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000033333300B8B8"
    )
        port map (
      I0 => response_0(22),
      I1 => \s_axi_rdata_reg[2]\(3),
      I2 => \cmd_reg[31]_0\(22),
      I3 => response_2(22),
      I4 => \s_axi_rdata_reg[2]\(4),
      I5 => \s_axi_rdata_reg[2]\(5),
      O => \s_axi_rdata[22]_i_4_n_0\
    );
\s_axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00088AA00000000"
    )
        port map (
      I0 => \s_axi_rdata_reg[3]\,
      I1 => watchdog_enable_reg_0(23),
      I2 => \s_axi_rdata_reg[31]\(7),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata_reg[2]\(6),
      I5 => \s_axi_rdata[23]_i_2_n_0\,
      O => D(23)
    );
\s_axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \s_axi_rdata[23]_i_3_n_0\,
      I1 => response_1(23),
      I2 => \s_axi_rdata_reg[2]\(3),
      I3 => \s_axi_rdata_reg[2]\(2),
      I4 => \s_axi_rdata_reg[2]\(4),
      I5 => \s_axi_rdata_reg[2]\(5),
      O => \s_axi_rdata[23]_i_2_n_0\
    );
\s_axi_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33303030B8B83030"
    )
        port map (
      I0 => response_3(23),
      I1 => \s_axi_rdata_reg[2]\(2),
      I2 => \s_axi_rdata[23]_i_4_n_0\,
      I3 => \s_axi_rdata_reg[27]\(23),
      I4 => \s_axi_rdata_reg[25]\,
      I5 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[23]_i_3_n_0\
    );
\s_axi_rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000033333300B8B8"
    )
        port map (
      I0 => response_0(23),
      I1 => \s_axi_rdata_reg[2]\(3),
      I2 => \cmd_reg[31]_0\(23),
      I3 => response_2(23),
      I4 => \s_axi_rdata_reg[2]\(4),
      I5 => \s_axi_rdata_reg[2]\(5),
      O => \s_axi_rdata[23]_i_4_n_0\
    );
\s_axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AF000000000000"
    )
        port map (
      I0 => watchdog_enable_reg_0(24),
      I1 => \s_axi_rdata_reg[31]\(8),
      I2 => \s_axi_rdata_reg[2]\(5),
      I3 => \s_axi_rdata_reg[2]\(6),
      I4 => \s_axi_rdata_reg[3]\,
      I5 => \s_axi_rdata[24]_i_2_n_0\,
      O => D(24)
    );
\s_axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \s_axi_rdata[24]_i_3_n_0\,
      I1 => response_1(24),
      I2 => \s_axi_rdata_reg[2]\(3),
      I3 => \s_axi_rdata_reg[2]\(2),
      I4 => \s_axi_rdata_reg[2]\(4),
      I5 => \s_axi_rdata_reg[2]\(5),
      O => \s_axi_rdata[24]_i_2_n_0\
    );
\s_axi_rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33303030B8B83030"
    )
        port map (
      I0 => response_3(24),
      I1 => \s_axi_rdata_reg[2]\(2),
      I2 => \s_axi_rdata[24]_i_4_n_0\,
      I3 => \s_axi_rdata_reg[27]\(24),
      I4 => \s_axi_rdata_reg[25]\,
      I5 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[24]_i_3_n_0\
    );
\s_axi_rdata[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000033333300B8B8"
    )
        port map (
      I0 => response_0(24),
      I1 => \s_axi_rdata_reg[2]\(3),
      I2 => \cmd_reg[31]_0\(24),
      I3 => response_2(24),
      I4 => \s_axi_rdata_reg[2]\(4),
      I5 => \s_axi_rdata_reg[2]\(5),
      O => \s_axi_rdata[24]_i_4_n_0\
    );
\s_axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800A800A800A0000"
    )
        port map (
      I0 => \s_axi_rdata_reg[3]\,
      I1 => \s_axi_rdata_reg[31]\(9),
      I2 => \s_axi_rdata_reg[2]\(6),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata[25]_i_2_n_0\,
      I5 => \s_axi_rdata[25]_i_3_n_0\,
      O => D(25)
    );
\s_axi_rdata[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \s_axi_rdata_reg[2]\(5),
      I1 => \s_axi_rdata_reg[2]\(4),
      I2 => \s_axi_rdata_reg[2]\(2),
      I3 => \s_axi_rdata_reg[2]\(3),
      I4 => response_1(25),
      O => \s_axi_rdata[25]_i_2_n_0\
    );
\s_axi_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33303030B8B83030"
    )
        port map (
      I0 => response_3(25),
      I1 => \s_axi_rdata_reg[2]\(2),
      I2 => \s_axi_rdata[25]_i_4_n_0\,
      I3 => \s_axi_rdata_reg[27]\(25),
      I4 => \s_axi_rdata_reg[25]\,
      I5 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[25]_i_3_n_0\
    );
\s_axi_rdata[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000033333300B8B8"
    )
        port map (
      I0 => response_0(25),
      I1 => \s_axi_rdata_reg[2]\(3),
      I2 => \cmd_reg[31]_0\(25),
      I3 => response_2(25),
      I4 => \s_axi_rdata_reg[2]\(4),
      I5 => \s_axi_rdata_reg[2]\(5),
      O => \s_axi_rdata[25]_i_4_n_0\
    );
\s_axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800A800A800A0000"
    )
        port map (
      I0 => \s_axi_rdata_reg[3]\,
      I1 => \s_axi_rdata_reg[31]\(10),
      I2 => \s_axi_rdata_reg[2]\(6),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata[26]_i_2_n_0\,
      I5 => \s_axi_rdata[26]_i_3_n_0\,
      O => D(26)
    );
\s_axi_rdata[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \s_axi_rdata_reg[2]\(5),
      I1 => \s_axi_rdata_reg[2]\(4),
      I2 => \s_axi_rdata_reg[2]\(2),
      I3 => \s_axi_rdata_reg[2]\(3),
      I4 => response_1(26),
      O => \s_axi_rdata[26]_i_2_n_0\
    );
\s_axi_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33303030B8B83030"
    )
        port map (
      I0 => response_3(26),
      I1 => \s_axi_rdata_reg[2]\(2),
      I2 => \s_axi_rdata[26]_i_4_n_0\,
      I3 => \s_axi_rdata_reg[27]\(26),
      I4 => \s_axi_rdata_reg[25]\,
      I5 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[26]_i_3_n_0\
    );
\s_axi_rdata[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000033333300B8B8"
    )
        port map (
      I0 => response_0(26),
      I1 => \s_axi_rdata_reg[2]\(3),
      I2 => \cmd_reg[31]_0\(26),
      I3 => response_2(26),
      I4 => \s_axi_rdata_reg[2]\(4),
      I5 => \s_axi_rdata_reg[2]\(5),
      O => \s_axi_rdata[26]_i_4_n_0\
    );
\s_axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800A800A800A0000"
    )
        port map (
      I0 => \s_axi_rdata_reg[3]\,
      I1 => \s_axi_rdata_reg[31]\(11),
      I2 => \s_axi_rdata_reg[2]\(6),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata[27]_i_3_n_0\,
      I5 => \s_axi_rdata[27]_i_4_n_0\,
      O => D(27)
    );
\s_axi_rdata[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \s_axi_rdata_reg[2]\(5),
      I1 => \s_axi_rdata_reg[2]\(4),
      I2 => \s_axi_rdata_reg[2]\(2),
      I3 => \s_axi_rdata_reg[2]\(3),
      I4 => response_1(27),
      O => \s_axi_rdata[27]_i_3_n_0\
    );
\s_axi_rdata[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33303030B8B83030"
    )
        port map (
      I0 => response_3(27),
      I1 => \s_axi_rdata_reg[2]\(2),
      I2 => \s_axi_rdata[27]_i_5_n_0\,
      I3 => \s_axi_rdata_reg[27]\(27),
      I4 => \s_axi_rdata_reg[25]\,
      I5 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[27]_i_4_n_0\
    );
\s_axi_rdata[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000033333300B8B8"
    )
        port map (
      I0 => response_0(27),
      I1 => \s_axi_rdata_reg[2]\(3),
      I2 => \cmd_reg[31]_0\(27),
      I3 => response_2(27),
      I4 => \s_axi_rdata_reg[2]\(4),
      I5 => \s_axi_rdata_reg[2]\(5),
      O => \s_axi_rdata[27]_i_5_n_0\
    );
\s_axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \s_axi_rdata[28]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[28]\,
      I2 => \s_axi_rdata_reg[31]\(12),
      I3 => \cmd_reg[31]_0\(28),
      I4 => \s_axi_rdata_reg[28]_0\,
      I5 => \s_axi_rdata_reg[28]_1\,
      O => D(28)
    );
\s_axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \s_axi_rdata[28]_i_3_n_0\,
      I1 => response_3(28),
      I2 => \s_axi_rdata_reg[28]_2\,
      I3 => response_1(28),
      I4 => \s_axi_rdata_reg[9]\,
      I5 => \s_axi_rdata_reg[3]\,
      O => \s_axi_rdata[28]_i_2_n_0\
    );
\s_axi_rdata[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A00CF"
    )
        port map (
      I0 => response_2(28),
      I1 => response_0(28),
      I2 => \s_axi_rdata_reg[2]\(3),
      I3 => \s_axi_rdata_reg[2]\(2),
      I4 => \s_axi_rdata_reg[2]\(4),
      O => \s_axi_rdata[28]_i_3_n_0\
    );
\s_axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \s_axi_rdata[29]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[28]\,
      I2 => \s_axi_rdata_reg[31]\(13),
      I3 => \cmd_reg[31]_0\(29),
      I4 => \s_axi_rdata_reg[28]_0\,
      I5 => \s_axi_rdata_reg[28]_1\,
      O => D(29)
    );
\s_axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \s_axi_rdata[29]_i_3_n_0\,
      I1 => response_3(29),
      I2 => \s_axi_rdata_reg[28]_2\,
      I3 => response_1(29),
      I4 => \s_axi_rdata_reg[9]\,
      I5 => \s_axi_rdata_reg[3]\,
      O => \s_axi_rdata[29]_i_2_n_0\
    );
\s_axi_rdata[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A00CF"
    )
        port map (
      I0 => response_2(29),
      I1 => response_0(29),
      I2 => \s_axi_rdata_reg[2]\(3),
      I3 => \s_axi_rdata_reg[2]\(2),
      I4 => \s_axi_rdata_reg[2]\(4),
      O => \s_axi_rdata[29]_i_3_n_0\
    );
\s_axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A0000000C"
    )
        port map (
      I0 => \s_axi_rdata_reg[2]_0\,
      I1 => \s_axi_rdata[2]_i_3_n_0\,
      I2 => \s_axi_rdata_reg[2]\(7),
      I3 => \s_axi_rdata_reg[2]\(1),
      I4 => \s_axi_rdata_reg[2]\(0),
      I5 => \s_axi_rdata_reg[2]\(6),
      O => D(2)
    );
\s_axi_rdata[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBCBF8C800000000"
    )
        port map (
      I0 => response_1(2),
      I1 => \s_axi_rdata_reg[2]\(3),
      I2 => \s_axi_rdata_reg[2]\(5),
      I3 => \s_axi_rdata[7]_i_4_1\(0),
      I4 => Q(2),
      I5 => \s_axi_rdata_reg[2]\(2),
      O => \s_axi_rdata[2]_i_10_n_0\
    );
\s_axi_rdata[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000073516240"
    )
        port map (
      I0 => \s_axi_rdata_reg[2]\(3),
      I1 => \s_axi_rdata_reg[2]\(5),
      I2 => watchdog_enable_reg_0(2),
      I3 => response_0(2),
      I4 => \cmd_reg[31]_0\(2),
      I5 => \s_axi_rdata_reg[2]\(2),
      O => \s_axi_rdata[2]_i_11_n_0\
    );
\s_axi_rdata[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEEEEE"
    )
        port map (
      I0 => \s_axi_rdata_reg[2]_1\,
      I1 => \s_axi_rdata[2]_i_7_n_0\,
      I2 => \s_axi_rdata_reg[2]\(2),
      I3 => \s_axi_rdata_reg[2]\(4),
      I4 => \s_axi_rdata[2]_i_8_n_0\,
      O => \s_axi_rdata[2]_i_3_n_0\
    );
\s_axi_rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEAAA"
    )
        port map (
      I0 => \s_axi_rdata[2]_i_10_n_0\,
      I1 => \s_axi_rdata[2]_i_3_0\,
      I2 => \s_axi_rdata_reg[2]\(5),
      I3 => \s_axi_rdata_reg[2]\(3),
      I4 => \s_axi_rdata[2]_i_11_n_0\,
      I5 => \s_axi_rdata_reg[2]\(4),
      O => \s_axi_rdata[2]_i_7_n_0\
    );
\s_axi_rdata[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CC00AA"
    )
        port map (
      I0 => response_2(2),
      I1 => \s_axi_rdata_reg[27]\(2),
      I2 => interrupt_0(2),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[2]_i_8_n_0\
    );
\s_axi_rdata[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \int_status_reg_reg_n_0_[2]\,
      O => \state_reg[2]_0\(0)
    );
\s_axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[28]\,
      I2 => \s_axi_rdata_reg[31]\(14),
      I3 => \cmd_reg[31]_0\(30),
      I4 => \s_axi_rdata_reg[28]_0\,
      I5 => \s_axi_rdata_reg[28]_1\,
      O => D(30)
    );
\s_axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_3_n_0\,
      I1 => response_3(30),
      I2 => \s_axi_rdata_reg[28]_2\,
      I3 => response_1(30),
      I4 => \s_axi_rdata_reg[9]\,
      I5 => \s_axi_rdata_reg[3]\,
      O => \s_axi_rdata[30]_i_2_n_0\
    );
\s_axi_rdata[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A00CF"
    )
        port map (
      I0 => response_2(30),
      I1 => response_0(30),
      I2 => \s_axi_rdata_reg[2]\(3),
      I3 => \s_axi_rdata_reg[2]\(2),
      I4 => \s_axi_rdata_reg[2]\(4),
      O => \s_axi_rdata[30]_i_3_n_0\
    );
\s_axi_rdata[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A00CF"
    )
        port map (
      I0 => response_2(31),
      I1 => response_0(31),
      I2 => \s_axi_rdata_reg[2]\(3),
      I3 => \s_axi_rdata_reg[2]\(2),
      I4 => \s_axi_rdata_reg[2]\(4),
      O => \s_axi_rdata[31]_i_10_n_0\
    );
\s_axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_6_n_0\,
      I1 => \s_axi_rdata_reg[28]\,
      I2 => \s_axi_rdata_reg[31]\(15),
      I3 => \cmd_reg[31]_0\(31),
      I4 => \s_axi_rdata_reg[28]_0\,
      I5 => \s_axi_rdata_reg[28]_1\,
      O => D(31)
    );
\s_axi_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_10_n_0\,
      I1 => response_3(31),
      I2 => \s_axi_rdata_reg[28]_2\,
      I3 => response_1(31),
      I4 => \s_axi_rdata_reg[9]\,
      I5 => \s_axi_rdata_reg[3]\,
      O => \s_axi_rdata[31]_i_6_n_0\
    );
\s_axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA0000FF000000"
    )
        port map (
      I0 => \s_axi_rdata[3]_i_2_n_0\,
      I1 => \s_axi_rdata_reg[2]\(3),
      I2 => \s_axi_rdata[3]_i_3_n_0\,
      I3 => \s_axi_rdata[3]_i_4_n_0\,
      I4 => \s_axi_rdata_reg[3]\,
      I5 => \s_axi_rdata_reg[2]\(2),
      O => D(3)
    );
\s_axi_rdata[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000073516240"
    )
        port map (
      I0 => \s_axi_rdata_reg[2]\(5),
      I1 => \s_axi_rdata_reg[2]\(6),
      I2 => \s_axi_rdata[15]_i_4_0\(0),
      I3 => start_xfr_reg_0,
      I4 => response_0(3),
      I5 => \s_axi_rdata_reg[2]\(4),
      O => \s_axi_rdata[3]_i_10_n_0\
    );
\s_axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080FF00008000"
    )
        port map (
      I0 => \s_axi_rdata[3]_i_5_n_0\,
      I1 => \int_status_reg_reg_n_0_[3]\,
      I2 => \s_axi_rdata_reg[3]_0\,
      I3 => \s_axi_rdata_reg[2]\(4),
      I4 => \s_axi_rdata_reg[2]\(3),
      I5 => \s_axi_rdata_reg[3]_1\,
      O => \s_axi_rdata[3]_i_2_n_0\
    );
\s_axi_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F00000000033AA"
    )
        port map (
      I0 => response_1(3),
      I1 => sd_insert_int,
      I2 => data_int_status(0),
      I3 => \s_axi_rdata_reg[2]\(6),
      I4 => \s_axi_rdata_reg[2]\(5),
      I5 => \s_axi_rdata_reg[2]\(4),
      O => \s_axi_rdata[3]_i_3_n_0\
    );
\s_axi_rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE2220000E222"
    )
        port map (
      I0 => \s_axi_rdata_reg[3]_2\,
      I1 => \s_axi_rdata_reg[2]\(4),
      I2 => \s_axi_rdata_reg[15]\,
      I3 => response_2(3),
      I4 => \s_axi_rdata_reg[2]\(3),
      I5 => \s_axi_rdata[3]_i_9_n_0\,
      O => \s_axi_rdata[3]_i_4_n_0\
    );
\s_axi_rdata[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      O => \s_axi_rdata[3]_i_5_n_0\
    );
\s_axi_rdata[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAEEAAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata[3]_i_10_n_0\,
      I1 => \s_axi_rdata_reg[27]\(3),
      I2 => interrupt_0(3),
      I3 => \s_axi_rdata_reg[2]\(6),
      I4 => \s_axi_rdata_reg[2]\(5),
      I5 => \s_axi_rdata_reg[2]\(4),
      O => \s_axi_rdata[3]_i_9_n_0\
    );
\s_axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A0000000C"
    )
        port map (
      I0 => \s_axi_rdata[4]_i_2_n_0\,
      I1 => \s_axi_rdata[4]_i_3_n_0\,
      I2 => \s_axi_rdata_reg[2]\(7),
      I3 => \s_axi_rdata_reg[2]\(1),
      I4 => \s_axi_rdata_reg[2]\(0),
      I5 => \s_axi_rdata_reg[2]\(2),
      O => D(4)
    );
\s_axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAAEAAAEAAAE"
    )
        port map (
      I0 => \s_axi_rdata[4]_i_4_n_0\,
      I1 => \s_axi_rdata_reg[4]\,
      I2 => \s_axi_rdata_reg[2]\(3),
      I3 => \s_axi_rdata_reg[2]\(4),
      I4 => response_1(4),
      I5 => \s_axi_rdata_reg[15]\,
      O => \s_axi_rdata[4]_i_2_n_0\
    );
\s_axi_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE2220000E222"
    )
        port map (
      I0 => \s_axi_rdata_reg[4]_0\,
      I1 => \s_axi_rdata_reg[2]\(4),
      I2 => \s_axi_rdata_reg[15]\,
      I3 => response_2(4),
      I4 => \s_axi_rdata_reg[2]\(3),
      I5 => \s_axi_rdata[4]_i_7_n_0\,
      O => \s_axi_rdata[4]_i_3_n_0\
    );
\s_axi_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00C00000000000"
    )
        port map (
      I0 => data_int_status(1),
      I1 => \s_axi_rdata[3]_i_5_n_0\,
      I2 => \int_status_reg_reg_n_0_[4]\,
      I3 => \s_axi_rdata_reg[3]_0\,
      I4 => \s_axi_rdata_reg[2]\(3),
      I5 => \s_axi_rdata_reg[2]\(4),
      O => \s_axi_rdata[4]_i_4_n_0\
    );
\s_axi_rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080008"
    )
        port map (
      I0 => \s_axi_rdata_reg[27]\(4),
      I1 => \s_axi_rdata_reg[2]\(4),
      I2 => \s_axi_rdata_reg[2]\(6),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => interrupt_0(4),
      I5 => \s_axi_rdata[4]_i_8_n_0\,
      O => \s_axi_rdata[4]_i_7_n_0\
    );
\s_axi_rdata[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AC"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_4_0\(1),
      I1 => response_0(4),
      I2 => \s_axi_rdata_reg[2]\(6),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata_reg[2]\(4),
      O => \s_axi_rdata[4]_i_8_n_0\
    );
\s_axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A0000000C"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_2_n_0\,
      I1 => \s_axi_rdata[5]_i_3_n_0\,
      I2 => \s_axi_rdata_reg[2]\(7),
      I3 => \s_axi_rdata_reg[2]\(1),
      I4 => \s_axi_rdata_reg[2]\(0),
      I5 => \s_axi_rdata_reg[2]\(2),
      O => D(5)
    );
\s_axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFEEEEEEEEEEE"
    )
        port map (
      I0 => \s_axi_rdata_reg[5]\,
      I1 => \s_axi_rdata[5]_i_5_n_0\,
      I2 => data_int_status(2),
      I3 => \s_axi_rdata_reg[2]\(3),
      I4 => \s_axi_rdata_reg[2]\(6),
      I5 => \s_axi_rdata_reg[2]\(5),
      O => \s_axi_rdata[5]_i_2_n_0\
    );
\s_axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22000200"
    )
        port map (
      I0 => \s_axi_rdata_reg[2]\(3),
      I1 => \s_axi_rdata_reg[2]\(5),
      I2 => \s_axi_rdata_reg[2]\(6),
      I3 => \s_axi_rdata[5]_i_6_n_0\,
      I4 => \s_axi_rdata[15]_i_4_0\(2),
      I5 => \s_axi_rdata[5]_i_7_n_0\,
      O => \s_axi_rdata[5]_i_3_n_0\
    );
\s_axi_rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101010011000"
    )
        port map (
      I0 => \s_axi_rdata_reg[2]\(4),
      I1 => \s_axi_rdata_reg[2]\(6),
      I2 => \s_axi_rdata_reg[2]\(3),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => Q(5),
      I5 => response_1(5),
      O => \s_axi_rdata[5]_i_5_n_0\
    );
\s_axi_rdata[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FCA"
    )
        port map (
      I0 => response_0(5),
      I1 => \s_axi_rdata_reg[27]\(5),
      I2 => \s_axi_rdata_reg[2]\(4),
      I3 => \s_axi_rdata_reg[2]\(6),
      O => \s_axi_rdata[5]_i_6_n_0\
    );
\s_axi_rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002FF00000200"
    )
        port map (
      I0 => response_2(5),
      I1 => \s_axi_rdata_reg[2]\(6),
      I2 => \s_axi_rdata_reg[2]\(5),
      I3 => \s_axi_rdata_reg[2]\(4),
      I4 => \s_axi_rdata_reg[2]\(3),
      I5 => \s_axi_rdata[5]_i_3_0\,
      O => \s_axi_rdata[5]_i_7_n_0\
    );
\s_axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80000000"
    )
        port map (
      I0 => \s_axi_rdata_reg[3]\,
      I1 => \s_axi_rdata_reg[7]\,
      I2 => \s_axi_rdata_reg[2]\(2),
      I3 => \s_axi_rdata[11]_i_2_0\(0),
      I4 => \s_axi_rdata_reg[7]_0\,
      I5 => \s_axi_rdata[6]_i_2_n_0\,
      O => D(6)
    );
\s_axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \s_axi_rdata[6]_i_3_n_0\,
      I1 => \s_axi_rdata_reg[2]\(2),
      I2 => \s_axi_rdata[6]_i_4_n_0\,
      I3 => \s_axi_rdata_reg[6]\,
      I4 => \s_axi_rdata_reg[11]_0\,
      I5 => response_2(6),
      O => \s_axi_rdata[6]_i_2_n_0\
    );
\s_axi_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AA08AAA80A080"
    )
        port map (
      I0 => \s_axi_rdata[7]_i_4_0\,
      I1 => response_1(6),
      I2 => \s_axi_rdata_reg[2]\(3),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata[7]_i_4_1\(1),
      I5 => Q(6),
      O => \s_axi_rdata[6]_i_3_n_0\
    );
\s_axi_rdata[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008C0000"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_4_0\(3),
      I1 => \s_axi_rdata[6]_i_6_n_0\,
      I2 => \s_axi_rdata_reg[2]\(6),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[6]_i_4_n_0\
    );
\s_axi_rdata[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FCA"
    )
        port map (
      I0 => response_0(6),
      I1 => \s_axi_rdata_reg[27]\(6),
      I2 => \s_axi_rdata_reg[2]\(4),
      I3 => \s_axi_rdata_reg[2]\(6),
      O => \s_axi_rdata[6]_i_6_n_0\
    );
\s_axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80000000"
    )
        port map (
      I0 => \s_axi_rdata_reg[3]\,
      I1 => \s_axi_rdata_reg[7]\,
      I2 => \s_axi_rdata_reg[2]\(2),
      I3 => \s_axi_rdata[11]_i_2_0\(1),
      I4 => \s_axi_rdata_reg[7]_0\,
      I5 => \s_axi_rdata[7]_i_4_n_0\,
      O => D(7)
    );
\s_axi_rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \s_axi_rdata[7]_i_5_n_0\,
      I1 => \s_axi_rdata_reg[2]\(2),
      I2 => \s_axi_rdata[7]_i_6_n_0\,
      I3 => \s_axi_rdata_reg[7]_1\,
      I4 => \s_axi_rdata_reg[11]_0\,
      I5 => response_2(7),
      O => \s_axi_rdata[7]_i_4_n_0\
    );
\s_axi_rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AA08AAA80A080"
    )
        port map (
      I0 => \s_axi_rdata[7]_i_4_0\,
      I1 => response_1(7),
      I2 => \s_axi_rdata_reg[2]\(3),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata[7]_i_4_1\(2),
      I5 => Q(7),
      O => \s_axi_rdata[7]_i_5_n_0\
    );
\s_axi_rdata[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008C0000"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_4_0\(4),
      I1 => \s_axi_rdata[7]_i_9_n_0\,
      I2 => \s_axi_rdata_reg[2]\(6),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[7]_i_6_n_0\
    );
\s_axi_rdata[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FCA"
    )
        port map (
      I0 => response_0(7),
      I1 => \s_axi_rdata_reg[27]\(7),
      I2 => \s_axi_rdata_reg[2]\(4),
      I3 => \s_axi_rdata_reg[2]\(6),
      O => \s_axi_rdata[7]_i_9_n_0\
    );
\s_axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00800000"
    )
        port map (
      I0 => \s_axi_rdata_reg[3]\,
      I1 => response_1(8),
      I2 => \s_axi_rdata_reg[9]\,
      I3 => \s_axi_rdata_reg[2]\(4),
      I4 => \s_axi_rdata_reg[15]\,
      I5 => \s_axi_rdata[8]_i_2_n_0\,
      O => D(8)
    );
\s_axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \s_axi_rdata[8]_i_3_n_0\,
      I1 => \s_axi_rdata_reg[2]\(2),
      I2 => \s_axi_rdata[8]_i_4_n_0\,
      I3 => \s_axi_rdata_reg[8]\,
      I4 => \s_axi_rdata_reg[11]_0\,
      I5 => response_2(8),
      O => \s_axi_rdata[8]_i_2_n_0\
    );
\s_axi_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \s_axi_rdata[9]_i_3_0\,
      I1 => \s_axi_rdata_reg[2]\(4),
      I2 => \s_axi_rdata_reg[2]\(6),
      I3 => \s_axi_rdata[11]_i_2_0\(2),
      I4 => response_3(8),
      I5 => Q(8),
      O => \s_axi_rdata[8]_i_3_n_0\
    );
\s_axi_rdata[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008C0000"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_4_0\(5),
      I1 => \s_axi_rdata[8]_i_6_n_0\,
      I2 => \s_axi_rdata_reg[2]\(6),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[8]_i_4_n_0\
    );
\s_axi_rdata[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FCA"
    )
        port map (
      I0 => response_0(8),
      I1 => \s_axi_rdata_reg[27]\(8),
      I2 => \s_axi_rdata_reg[2]\(4),
      I3 => \s_axi_rdata_reg[2]\(6),
      O => \s_axi_rdata[8]_i_6_n_0\
    );
\s_axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00800000"
    )
        port map (
      I0 => \s_axi_rdata_reg[3]\,
      I1 => response_1(9),
      I2 => \s_axi_rdata_reg[9]\,
      I3 => \s_axi_rdata_reg[2]\(4),
      I4 => \s_axi_rdata_reg[15]\,
      I5 => \s_axi_rdata[9]_i_3_n_0\,
      O => D(9)
    );
\s_axi_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \s_axi_rdata[9]_i_4_n_0\,
      I1 => \s_axi_rdata_reg[2]\(2),
      I2 => \s_axi_rdata[9]_i_5_n_0\,
      I3 => \s_axi_rdata_reg[9]_0\,
      I4 => \s_axi_rdata_reg[11]_0\,
      I5 => response_2(9),
      O => \s_axi_rdata[9]_i_3_n_0\
    );
\s_axi_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0A220228082000"
    )
        port map (
      I0 => \s_axi_rdata[9]_i_3_0\,
      I1 => \s_axi_rdata_reg[2]\(4),
      I2 => \s_axi_rdata_reg[2]\(6),
      I3 => \s_axi_rdata[11]_i_2_0\(3),
      I4 => response_3(9),
      I5 => Q(9),
      O => \s_axi_rdata[9]_i_4_n_0\
    );
\s_axi_rdata[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008C0000"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_4_0\(6),
      I1 => \s_axi_rdata[9]_i_8_n_0\,
      I2 => \s_axi_rdata_reg[2]\(6),
      I3 => \s_axi_rdata_reg[2]\(5),
      I4 => \s_axi_rdata_reg[2]\(3),
      O => \s_axi_rdata[9]_i_5_n_0\
    );
\s_axi_rdata[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FCA"
    )
        port map (
      I0 => response_0(9),
      I1 => \s_axi_rdata_reg[27]\(9),
      I2 => \s_axi_rdata_reg[2]\(4),
      I3 => \s_axi_rdata_reg[2]\(6),
      O => \s_axi_rdata[9]_i_8_n_0\
    );
start_xfr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF3FF00080000"
    )
        port map (
      I0 => start_xfr_reg_0,
      I1 => clock_posedge,
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \^cmd_start_tx\,
      O => start_xfr_i_1_n_0
    );
start_xfr_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => start_xfr_i_1_n_0,
      Q => \^cmd_start_tx\,
      R => \^reset05_out\
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFF8F0000"
    )
        port map (
      I0 => watchdog_enable,
      I1 => response_02,
      I2 => Q(2),
      I3 => \state__0\(2),
      I4 => \state[2]_i_3_n_0\,
      I5 => \state__0\(0),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state[2]_i_3_n_0\,
      I2 => \state__0\(1),
      O => \state[1]_i_1_n_0\
    );
\state[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \out\(0),
      I1 => ctrl_rst,
      O => \^reset05_out\
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888FFFF08880000"
    )
        port map (
      I0 => Q(2),
      I1 => \state__0\(1),
      I2 => response_02,
      I3 => watchdog_enable,
      I4 => \state[2]_i_3_n_0\,
      I5 => \state__0\(2),
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000088888888"
    )
        port map (
      I0 => \state[2]_i_4_n_0\,
      I1 => clock_posedge,
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => start_xfr_reg_0,
      I5 => \state__0\(0),
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAAFCCC0000"
    )
        port map (
      I0 => \state[2]_i_3_0\(0),
      I1 => cmd_finish,
      I2 => response_02,
      I3 => watchdog_enable,
      I4 => \state__0\(1),
      I5 => \state__0\(2),
      O => \state[2]_i_4_n_0\
    );
\state[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^reset05_out\,
      I1 => go_idle,
      O => reset0
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \state__0\(0),
      S => \^reset05_out\
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => \state__0\(1),
      R => \^reset05_out\
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \state[2]_i_2_n_0\,
      Q => \state__0\(2),
      R => \^reset05_out\
    );
\watchdog[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \watchdog_reg_n_0_[0]\,
      O => watchdog(0)
    );
\watchdog[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(10),
      O => watchdog(10)
    );
\watchdog[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(11),
      O => watchdog(11)
    );
\watchdog[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(12),
      O => watchdog(12)
    );
\watchdog[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(13),
      O => watchdog(13)
    );
\watchdog[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(14),
      O => watchdog(14)
    );
\watchdog[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(15),
      O => watchdog(15)
    );
\watchdog[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(16),
      O => watchdog(16)
    );
\watchdog[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(17),
      O => watchdog(17)
    );
\watchdog[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(18),
      O => watchdog(18)
    );
\watchdog[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(19),
      O => watchdog(19)
    );
\watchdog[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(1),
      O => watchdog(1)
    );
\watchdog[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(20),
      O => watchdog(20)
    );
\watchdog[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(21),
      O => watchdog(21)
    );
\watchdog[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(22),
      O => watchdog(22)
    );
\watchdog[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(23),
      O => watchdog(23)
    );
\watchdog[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \int_status_reg[2]_i_2_n_0\,
      I1 => response_02,
      I2 => watchdog_enable,
      I3 => cmd_finish,
      I4 => watchdog_enable_i_1_n_0,
      O => \watchdog[24]_i_1_n_0\
    );
\watchdog[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(24),
      O => watchdog(24)
    );
\watchdog[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(2),
      O => watchdog(2)
    );
\watchdog[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(3),
      O => watchdog(3)
    );
\watchdog[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(4),
      O => watchdog(4)
    );
\watchdog[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(5),
      O => watchdog(5)
    );
\watchdog[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(6),
      O => watchdog(6)
    );
\watchdog[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(7),
      O => watchdog(7)
    );
\watchdog[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(8),
      O => watchdog(8)
    );
\watchdog[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => in10(9),
      O => watchdog(9)
    );
watchdog_enable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => clock_posedge,
      O => watchdog_enable_i_1_n_0
    );
watchdog_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => watchdog_enable_reg_0(24),
      I1 => watchdog_enable_reg_0(22),
      I2 => watchdog_enable_i_3_n_0,
      I3 => watchdog_enable_i_4_n_0,
      I4 => watchdog_enable_i_5_n_0,
      O => watchdog_enable_i_2_n_0
    );
watchdog_enable_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => watchdog_enable_i_6_n_0,
      I1 => watchdog_enable_reg_0(2),
      I2 => watchdog_enable_reg_0(1),
      I3 => watchdog_enable_reg_0(0),
      I4 => watchdog_enable_i_7_n_0,
      O => watchdog_enable_i_3_n_0
    );
watchdog_enable_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => watchdog_enable_reg_0(15),
      I1 => watchdog_enable_reg_0(17),
      I2 => watchdog_enable_reg_0(14),
      I3 => watchdog_enable_reg_0(13),
      O => watchdog_enable_i_4_n_0
    );
watchdog_enable_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => watchdog_enable_reg_0(20),
      I1 => watchdog_enable_reg_0(23),
      I2 => watchdog_enable_reg_0(21),
      I3 => watchdog_enable_reg_0(19),
      I4 => watchdog_enable_reg_0(16),
      I5 => watchdog_enable_reg_0(18),
      O => watchdog_enable_i_5_n_0
    );
watchdog_enable_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => watchdog_enable_reg_0(6),
      I1 => watchdog_enable_reg_0(5),
      I2 => watchdog_enable_reg_0(4),
      I3 => watchdog_enable_reg_0(3),
      O => watchdog_enable_i_6_n_0
    );
watchdog_enable_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => watchdog_enable_reg_0(7),
      I1 => watchdog_enable_reg_0(8),
      I2 => watchdog_enable_reg_0(9),
      I3 => watchdog_enable_reg_0(10),
      I4 => watchdog_enable_reg_0(12),
      I5 => watchdog_enable_reg_0(11),
      O => watchdog_enable_i_7_n_0
    );
watchdog_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => watchdog_enable_i_1_n_0,
      D => watchdog_enable_i_2_n_0,
      Q => watchdog_enable,
      R => \^reset05_out\
    );
\watchdog_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(0),
      Q => \watchdog_reg_n_0_[0]\,
      R => \^reset05_out\
    );
\watchdog_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(10),
      Q => \watchdog_reg_n_0_[10]\,
      R => \^reset05_out\
    );
\watchdog_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(11),
      Q => \watchdog_reg_n_0_[11]\,
      R => \^reset05_out\
    );
\watchdog_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(12),
      Q => \watchdog_reg_n_0_[12]\,
      R => \^reset05_out\
    );
\watchdog_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[8]_i_2_n_0\,
      CO(3) => \watchdog_reg[12]_i_2_n_0\,
      CO(2) => \watchdog_reg[12]_i_2_n_1\,
      CO(1) => \watchdog_reg[12]_i_2_n_2\,
      CO(0) => \watchdog_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(12 downto 9),
      S(3) => \watchdog_reg_n_0_[12]\,
      S(2) => \watchdog_reg_n_0_[11]\,
      S(1) => \watchdog_reg_n_0_[10]\,
      S(0) => \watchdog_reg_n_0_[9]\
    );
\watchdog_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(13),
      Q => \watchdog_reg_n_0_[13]\,
      R => \^reset05_out\
    );
\watchdog_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(14),
      Q => \watchdog_reg_n_0_[14]\,
      R => \^reset05_out\
    );
\watchdog_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(15),
      Q => \watchdog_reg_n_0_[15]\,
      R => \^reset05_out\
    );
\watchdog_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(16),
      Q => \watchdog_reg_n_0_[16]\,
      R => \^reset05_out\
    );
\watchdog_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[12]_i_2_n_0\,
      CO(3) => \watchdog_reg[16]_i_2_n_0\,
      CO(2) => \watchdog_reg[16]_i_2_n_1\,
      CO(1) => \watchdog_reg[16]_i_2_n_2\,
      CO(0) => \watchdog_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(16 downto 13),
      S(3) => \watchdog_reg_n_0_[16]\,
      S(2) => \watchdog_reg_n_0_[15]\,
      S(1) => \watchdog_reg_n_0_[14]\,
      S(0) => \watchdog_reg_n_0_[13]\
    );
\watchdog_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(17),
      Q => \watchdog_reg_n_0_[17]\,
      R => \^reset05_out\
    );
\watchdog_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(18),
      Q => \watchdog_reg_n_0_[18]\,
      R => \^reset05_out\
    );
\watchdog_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(19),
      Q => \watchdog_reg_n_0_[19]\,
      R => \^reset05_out\
    );
\watchdog_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(1),
      Q => \watchdog_reg_n_0_[1]\,
      R => \^reset05_out\
    );
\watchdog_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(20),
      Q => \watchdog_reg_n_0_[20]\,
      R => \^reset05_out\
    );
\watchdog_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[16]_i_2_n_0\,
      CO(3) => \watchdog_reg[20]_i_2_n_0\,
      CO(2) => \watchdog_reg[20]_i_2_n_1\,
      CO(1) => \watchdog_reg[20]_i_2_n_2\,
      CO(0) => \watchdog_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(20 downto 17),
      S(3) => \watchdog_reg_n_0_[20]\,
      S(2) => \watchdog_reg_n_0_[19]\,
      S(1) => \watchdog_reg_n_0_[18]\,
      S(0) => \watchdog_reg_n_0_[17]\
    );
\watchdog_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(21),
      Q => \watchdog_reg_n_0_[21]\,
      R => \^reset05_out\
    );
\watchdog_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(22),
      Q => \watchdog_reg_n_0_[22]\,
      R => \^reset05_out\
    );
\watchdog_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(23),
      Q => \watchdog_reg_n_0_[23]\,
      R => \^reset05_out\
    );
\watchdog_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(24),
      Q => \watchdog_reg_n_0_[24]\,
      R => \^reset05_out\
    );
\watchdog_reg[24]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[20]_i_2_n_0\,
      CO(3) => \NLW_watchdog_reg[24]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \watchdog_reg[24]_i_3_n_1\,
      CO(1) => \watchdog_reg[24]_i_3_n_2\,
      CO(0) => \watchdog_reg[24]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(24 downto 21),
      S(3) => \watchdog_reg_n_0_[24]\,
      S(2) => \watchdog_reg_n_0_[23]\,
      S(1) => \watchdog_reg_n_0_[22]\,
      S(0) => \watchdog_reg_n_0_[21]\
    );
\watchdog_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(2),
      Q => \watchdog_reg_n_0_[2]\,
      R => \^reset05_out\
    );
\watchdog_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(3),
      Q => \watchdog_reg_n_0_[3]\,
      R => \^reset05_out\
    );
\watchdog_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(4),
      Q => \watchdog_reg_n_0_[4]\,
      R => \^reset05_out\
    );
\watchdog_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \watchdog_reg[4]_i_2_n_0\,
      CO(2) => \watchdog_reg[4]_i_2_n_1\,
      CO(1) => \watchdog_reg[4]_i_2_n_2\,
      CO(0) => \watchdog_reg[4]_i_2_n_3\,
      CYINIT => \watchdog_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(4 downto 1),
      S(3) => \watchdog_reg_n_0_[4]\,
      S(2) => \watchdog_reg_n_0_[3]\,
      S(1) => \watchdog_reg_n_0_[2]\,
      S(0) => \watchdog_reg_n_0_[1]\
    );
\watchdog_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(5),
      Q => \watchdog_reg_n_0_[5]\,
      R => \^reset05_out\
    );
\watchdog_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(6),
      Q => \watchdog_reg_n_0_[6]\,
      R => \^reset05_out\
    );
\watchdog_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(7),
      Q => \watchdog_reg_n_0_[7]\,
      R => \^reset05_out\
    );
\watchdog_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(8),
      Q => \watchdog_reg_n_0_[8]\,
      R => \^reset05_out\
    );
\watchdog_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[4]_i_2_n_0\,
      CO(3) => \watchdog_reg[8]_i_2_n_0\,
      CO(2) => \watchdog_reg[8]_i_2_n_1\,
      CO(1) => \watchdog_reg[8]_i_2_n_2\,
      CO(0) => \watchdog_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in10(8 downto 5),
      S(3) => \watchdog_reg_n_0_[8]\,
      S(2) => \watchdog_reg_n_0_[7]\,
      S(1) => \watchdog_reg_n_0_[6]\,
      S(0) => \watchdog_reg_n_0_[5]\
    );
\watchdog_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[24]_i_1_n_0\,
      D => watchdog(9),
      Q => \watchdog_reg_n_0_[9]\,
      R => \^reset05_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_SD_0_sd_crc_16 is
  port (
    bus_4bit_reg_reg : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    \dat_o_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dat_o_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dat_o_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bus_4bit_reg : in STD_LOGIC;
    crc_ok_reg : in STD_LOGIC;
    crc_ok_reg_0 : in STD_LOGIC;
    crc_ok_reg_1 : in STD_LOGIC;
    \dat_o[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dat_o_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd12_out : in STD_LOGIC;
    \dat_o_reg[0]_3\ : in STD_LOGIC;
    \dat_o_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_SD_0_sd_crc_16 : entity is "sd_crc_16";
end riscv_SD_0_sd_crc_16;

architecture STRUCTURE of riscv_SD_0_sd_crc_16 is
  signal crc_ok_i_6_n_0 : STD_LOGIC;
  signal \crc_out[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dat_o[0]_i_10_n_0\ : STD_LOGIC;
  signal \dat_o[0]_i_11_n_0\ : STD_LOGIC;
  signal \dat_o[0]_i_2_n_0\ : STD_LOGIC;
  signal \dat_o[0]_i_8_n_0\ : STD_LOGIC;
  signal \dat_o[0]_i_9_n_0\ : STD_LOGIC;
  signal \dat_o_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \dat_o_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \dat_o_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC_VECTOR ( 12 downto 5 );
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[0]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \CRC[12]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \CRC[5]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of crc_ok_i_6 : label is "soft_lutpair153";
begin
\CRC[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[0]_0\(15),
      O => p_3_in
    );
\CRC[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[0]_0\(11),
      I1 => \crc_out[0]_0\(15),
      I2 => Q(0),
      O => p_14_out(12)
    );
\CRC[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[0]_0\(4),
      I1 => \crc_out[0]_0\(15),
      I2 => Q(0),
      O => p_14_out(5)
    );
\CRC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => p_3_in,
      Q => \crc_out[0]_0\(0),
      R => SR(0)
    );
\CRC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(9),
      Q => \crc_out[0]_0\(10),
      R => SR(0)
    );
\CRC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(10),
      Q => \crc_out[0]_0\(11),
      R => SR(0)
    );
\CRC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => p_14_out(12),
      Q => \crc_out[0]_0\(12),
      R => SR(0)
    );
\CRC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(12),
      Q => \crc_out[0]_0\(13),
      R => SR(0)
    );
\CRC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(13),
      Q => \crc_out[0]_0\(14),
      R => SR(0)
    );
\CRC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(14),
      Q => \crc_out[0]_0\(15),
      R => SR(0)
    );
\CRC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(0),
      Q => \crc_out[0]_0\(1),
      R => SR(0)
    );
\CRC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(1),
      Q => \crc_out[0]_0\(2),
      R => SR(0)
    );
\CRC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(2),
      Q => \crc_out[0]_0\(3),
      R => SR(0)
    );
\CRC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(3),
      Q => \crc_out[0]_0\(4),
      R => SR(0)
    );
\CRC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => p_14_out(5),
      Q => \crc_out[0]_0\(5),
      R => SR(0)
    );
\CRC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(5),
      Q => \crc_out[0]_0\(6),
      R => SR(0)
    );
\CRC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(6),
      Q => \crc_out[0]_0\(7),
      R => SR(0)
    );
\CRC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(7),
      Q => \crc_out[0]_0\(8),
      R => SR(0)
    );
\CRC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[0]_0\(8),
      Q => \crc_out[0]_0\(9),
      R => SR(0)
    );
crc_ok_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEAEEA"
    )
        port map (
      I0 => crc_ok_i_6_n_0,
      I1 => bus_4bit_reg,
      I2 => crc_ok_reg,
      I3 => Q(1),
      I4 => crc_ok_reg_0,
      I5 => crc_ok_reg_1,
      O => bus_4bit_reg_reg
    );
crc_ok_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \dat_o_reg[0]_i_5_n_0\,
      O => crc_ok_i_6_n_0
    );
\dat_o[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => \dat_o_reg[0]_2\(0),
      I1 => \dat_o[0]_i_2_n_0\,
      I2 => rd12_out,
      I3 => \dat_o_reg[0]_3\,
      I4 => \dat_o_reg[0]_4\(0),
      O => \state_reg[0]\
    );
\dat_o[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[0]_0\(11),
      I1 => \crc_out[0]_0\(10),
      I2 => \dat_o[0]_i_2_0\(1),
      I3 => \crc_out[0]_0\(9),
      I4 => \dat_o[0]_i_2_0\(0),
      I5 => \crc_out[0]_0\(8),
      O => \dat_o[0]_i_10_n_0\
    );
\dat_o[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[0]_0\(15),
      I1 => \crc_out[0]_0\(14),
      I2 => \dat_o[0]_i_2_0\(1),
      I3 => \crc_out[0]_0\(13),
      I4 => \dat_o[0]_i_2_0\(0),
      I5 => \crc_out[0]_0\(12),
      O => \dat_o[0]_i_11_n_0\
    );
\dat_o[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554005455100010"
    )
        port map (
      I0 => \dat_o_reg[0]\,
      I1 => CO(0),
      I2 => \dat_o_reg[0]_0\(0),
      I3 => \dat_o_reg[0]_1\(0),
      I4 => Q(0),
      I5 => \dat_o_reg[0]_i_5_n_0\,
      O => \dat_o[0]_i_2_n_0\
    );
\dat_o[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[0]_0\(3),
      I1 => \crc_out[0]_0\(2),
      I2 => \dat_o[0]_i_2_0\(1),
      I3 => \crc_out[0]_0\(1),
      I4 => \dat_o[0]_i_2_0\(0),
      I5 => \crc_out[0]_0\(0),
      O => \dat_o[0]_i_8_n_0\
    );
\dat_o[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[0]_0\(7),
      I1 => \crc_out[0]_0\(6),
      I2 => \dat_o[0]_i_2_0\(1),
      I3 => \crc_out[0]_0\(5),
      I4 => \dat_o[0]_i_2_0\(0),
      I5 => \crc_out[0]_0\(4),
      O => \dat_o[0]_i_9_n_0\
    );
\dat_o_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dat_o_reg[0]_i_6_n_0\,
      I1 => \dat_o_reg[0]_i_7_n_0\,
      O => \dat_o_reg[0]_i_5_n_0\,
      S => \dat_o[0]_i_2_0\(3)
    );
\dat_o_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_o[0]_i_8_n_0\,
      I1 => \dat_o[0]_i_9_n_0\,
      O => \dat_o_reg[0]_i_6_n_0\,
      S => \dat_o[0]_i_2_0\(2)
    );
\dat_o_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_o[0]_i_10_n_0\,
      I1 => \dat_o[0]_i_11_n_0\,
      O => \dat_o_reg[0]_i_7_n_0\,
      S => \dat_o[0]_i_2_0\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_SD_0_sd_crc_16_0 is
  port (
    \crc_bit_reg[3]\ : out STD_LOGIC;
    bus_4bit_reg_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dat_o_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dat_o_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    crc_ok_i_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bus_4bit_reg : in STD_LOGIC;
    \dat_o_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dat_o_reg[1]_2\ : in STD_LOGIC;
    \dat_o_reg[1]_3\ : in STD_LOGIC;
    \dat_o_reg[1]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_SD_0_sd_crc_16_0 : entity is "sd_crc_16";
end riscv_SD_0_sd_crc_16_0;

architecture STRUCTURE of riscv_SD_0_sd_crc_16_0 is
  signal \^crc_bit_reg[3]\ : STD_LOGIC;
  signal \crc_out[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dat_o[1]_i_2_n_0\ : STD_LOGIC;
  signal \dat_o[1]_i_6_n_0\ : STD_LOGIC;
  signal \dat_o[1]_i_7_n_0\ : STD_LOGIC;
  signal \dat_o[1]_i_8_n_0\ : STD_LOGIC;
  signal \dat_o[1]_i_9_n_0\ : STD_LOGIC;
  signal \dat_o_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \dat_o_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC_VECTOR ( 12 downto 5 );
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[12]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \CRC[5]_i_1__0\ : label is "soft_lutpair154";
begin
  \crc_bit_reg[3]\ <= \^crc_bit_reg[3]\;
\CRC[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[1]_1\(15),
      O => p_3_in
    );
\CRC[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[1]_1\(11),
      I1 => \crc_out[1]_1\(15),
      I2 => Q(0),
      O => p_14_out(12)
    );
\CRC[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[1]_1\(4),
      I1 => \crc_out[1]_1\(15),
      I2 => Q(0),
      O => p_14_out(5)
    );
\CRC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => p_3_in,
      Q => \crc_out[1]_1\(0),
      R => SR(0)
    );
\CRC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(9),
      Q => \crc_out[1]_1\(10),
      R => SR(0)
    );
\CRC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(10),
      Q => \crc_out[1]_1\(11),
      R => SR(0)
    );
\CRC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => p_14_out(12),
      Q => \crc_out[1]_1\(12),
      R => SR(0)
    );
\CRC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(12),
      Q => \crc_out[1]_1\(13),
      R => SR(0)
    );
\CRC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(13),
      Q => \crc_out[1]_1\(14),
      R => SR(0)
    );
\CRC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(14),
      Q => \crc_out[1]_1\(15),
      R => SR(0)
    );
\CRC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(0),
      Q => \crc_out[1]_1\(1),
      R => SR(0)
    );
\CRC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(1),
      Q => \crc_out[1]_1\(2),
      R => SR(0)
    );
\CRC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(2),
      Q => \crc_out[1]_1\(3),
      R => SR(0)
    );
\CRC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(3),
      Q => \crc_out[1]_1\(4),
      R => SR(0)
    );
\CRC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => p_14_out(5),
      Q => \crc_out[1]_1\(5),
      R => SR(0)
    );
\CRC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(5),
      Q => \crc_out[1]_1\(6),
      R => SR(0)
    );
\CRC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(6),
      Q => \crc_out[1]_1\(7),
      R => SR(0)
    );
\CRC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(7),
      Q => \crc_out[1]_1\(8),
      R => SR(0)
    );
\CRC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[1]_1\(8),
      Q => \crc_out[1]_1\(9),
      R => SR(0)
    );
\dat_o[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCFFFFFDDCF0000"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \dat_o_reg[1]_1\(0),
      I2 => \dat_o[1]_i_2_n_0\,
      I3 => \dat_o_reg[1]_2\,
      I4 => \dat_o_reg[1]_3\,
      I5 => \dat_o_reg[1]_4\(0),
      O => bus_4bit_reg_reg
    );
\dat_o[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3535303F"
    )
        port map (
      I0 => \^crc_bit_reg[3]\,
      I1 => Q(0),
      I2 => \dat_o_reg[1]\(0),
      I3 => \dat_o_reg[1]_0\(0),
      I4 => CO(0),
      O => \dat_o[1]_i_2_n_0\
    );
\dat_o[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[1]_1\(3),
      I1 => \crc_out[1]_1\(2),
      I2 => crc_ok_i_7(1),
      I3 => \crc_out[1]_1\(1),
      I4 => crc_ok_i_7(0),
      I5 => \crc_out[1]_1\(0),
      O => \dat_o[1]_i_6_n_0\
    );
\dat_o[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[1]_1\(7),
      I1 => \crc_out[1]_1\(6),
      I2 => crc_ok_i_7(1),
      I3 => \crc_out[1]_1\(5),
      I4 => crc_ok_i_7(0),
      I5 => \crc_out[1]_1\(4),
      O => \dat_o[1]_i_7_n_0\
    );
\dat_o[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[1]_1\(11),
      I1 => \crc_out[1]_1\(10),
      I2 => crc_ok_i_7(1),
      I3 => \crc_out[1]_1\(9),
      I4 => crc_ok_i_7(0),
      I5 => \crc_out[1]_1\(8),
      O => \dat_o[1]_i_8_n_0\
    );
\dat_o[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[1]_1\(15),
      I1 => \crc_out[1]_1\(14),
      I2 => crc_ok_i_7(1),
      I3 => \crc_out[1]_1\(13),
      I4 => crc_ok_i_7(0),
      I5 => \crc_out[1]_1\(12),
      O => \dat_o[1]_i_9_n_0\
    );
\dat_o_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dat_o_reg[1]_i_4_n_0\,
      I1 => \dat_o_reg[1]_i_5_n_0\,
      O => \^crc_bit_reg[3]\,
      S => crc_ok_i_7(3)
    );
\dat_o_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_o[1]_i_6_n_0\,
      I1 => \dat_o[1]_i_7_n_0\,
      O => \dat_o_reg[1]_i_4_n_0\,
      S => crc_ok_i_7(2)
    );
\dat_o_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_o[1]_i_8_n_0\,
      I1 => \dat_o[1]_i_9_n_0\,
      O => \dat_o_reg[1]_i_5_n_0\,
      S => crc_ok_i_7(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_SD_0_sd_crc_16_1 is
  port (
    \last_din_reg[2]\ : out STD_LOGIC;
    bus_4bit_reg_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    crc_ok_i_4 : in STD_LOGIC;
    \dat_o_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dat_o_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    crc_ok_i_7_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bus_4bit_reg : in STD_LOGIC;
    \dat_o_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dat_o_reg[2]_2\ : in STD_LOGIC;
    \dat_o_reg[2]_3\ : in STD_LOGIC;
    \dat_o_reg[2]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_SD_0_sd_crc_16_1 : entity is "sd_crc_16";
end riscv_SD_0_sd_crc_16_1;

architecture STRUCTURE of riscv_SD_0_sd_crc_16_1 is
  signal \crc_out[2]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dat_o[2]_i_2_n_0\ : STD_LOGIC;
  signal \dat_o[2]_i_6_n_0\ : STD_LOGIC;
  signal \dat_o[2]_i_7_n_0\ : STD_LOGIC;
  signal \dat_o[2]_i_8_n_0\ : STD_LOGIC;
  signal \dat_o[2]_i_9_n_0\ : STD_LOGIC;
  signal \dat_o_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \dat_o_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \dat_o_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC_VECTOR ( 12 downto 5 );
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[0]_i_1__2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \CRC[12]_i_1__1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \CRC[5]_i_1__1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of crc_ok_i_7 : label is "soft_lutpair155";
begin
\CRC[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \crc_out[2]_2\(15),
      O => p_3_in
    );
\CRC[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[2]_2\(11),
      I1 => \crc_out[2]_2\(15),
      I2 => Q(1),
      O => p_14_out(12)
    );
\CRC[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[2]_2\(4),
      I1 => \crc_out[2]_2\(15),
      I2 => Q(1),
      O => p_14_out(5)
    );
\CRC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => p_3_in,
      Q => \crc_out[2]_2\(0),
      R => SR(0)
    );
\CRC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(9),
      Q => \crc_out[2]_2\(10),
      R => SR(0)
    );
\CRC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(10),
      Q => \crc_out[2]_2\(11),
      R => SR(0)
    );
\CRC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => p_14_out(12),
      Q => \crc_out[2]_2\(12),
      R => SR(0)
    );
\CRC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(12),
      Q => \crc_out[2]_2\(13),
      R => SR(0)
    );
\CRC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(13),
      Q => \crc_out[2]_2\(14),
      R => SR(0)
    );
\CRC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(14),
      Q => \crc_out[2]_2\(15),
      R => SR(0)
    );
\CRC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(0),
      Q => \crc_out[2]_2\(1),
      R => SR(0)
    );
\CRC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(1),
      Q => \crc_out[2]_2\(2),
      R => SR(0)
    );
\CRC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(2),
      Q => \crc_out[2]_2\(3),
      R => SR(0)
    );
\CRC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(3),
      Q => \crc_out[2]_2\(4),
      R => SR(0)
    );
\CRC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => p_14_out(5),
      Q => \crc_out[2]_2\(5),
      R => SR(0)
    );
\CRC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(5),
      Q => \crc_out[2]_2\(6),
      R => SR(0)
    );
\CRC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(6),
      Q => \crc_out[2]_2\(7),
      R => SR(0)
    );
\CRC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(7),
      Q => \crc_out[2]_2\(8),
      R => SR(0)
    );
\CRC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => E(0),
      D => \crc_out[2]_2\(8),
      Q => \crc_out[2]_2\(9),
      R => SR(0)
    );
crc_ok_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \dat_o_reg[2]_i_3_n_0\,
      I1 => Q(1),
      I2 => crc_ok_i_4,
      I3 => Q(0),
      O => \last_din_reg[2]\
    );
\dat_o[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCFFFFFDDCF0000"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \dat_o_reg[2]_1\(0),
      I2 => \dat_o[2]_i_2_n_0\,
      I3 => \dat_o_reg[2]_2\,
      I4 => \dat_o_reg[2]_3\,
      I5 => \dat_o_reg[2]_4\(0),
      O => bus_4bit_reg_reg
    );
\dat_o[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3535303F"
    )
        port map (
      I0 => \dat_o_reg[2]_i_3_n_0\,
      I1 => Q(1),
      I2 => \dat_o_reg[2]\(0),
      I3 => \dat_o_reg[2]_0\(0),
      I4 => CO(0),
      O => \dat_o[2]_i_2_n_0\
    );
\dat_o[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[2]_2\(3),
      I1 => \crc_out[2]_2\(2),
      I2 => crc_ok_i_7_0(1),
      I3 => \crc_out[2]_2\(1),
      I4 => crc_ok_i_7_0(0),
      I5 => \crc_out[2]_2\(0),
      O => \dat_o[2]_i_6_n_0\
    );
\dat_o[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[2]_2\(7),
      I1 => \crc_out[2]_2\(6),
      I2 => crc_ok_i_7_0(1),
      I3 => \crc_out[2]_2\(5),
      I4 => crc_ok_i_7_0(0),
      I5 => \crc_out[2]_2\(4),
      O => \dat_o[2]_i_7_n_0\
    );
\dat_o[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[2]_2\(11),
      I1 => \crc_out[2]_2\(10),
      I2 => crc_ok_i_7_0(1),
      I3 => \crc_out[2]_2\(9),
      I4 => crc_ok_i_7_0(0),
      I5 => \crc_out[2]_2\(8),
      O => \dat_o[2]_i_8_n_0\
    );
\dat_o[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[2]_2\(15),
      I1 => \crc_out[2]_2\(14),
      I2 => crc_ok_i_7_0(1),
      I3 => \crc_out[2]_2\(13),
      I4 => crc_ok_i_7_0(0),
      I5 => \crc_out[2]_2\(12),
      O => \dat_o[2]_i_9_n_0\
    );
\dat_o_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dat_o_reg[2]_i_4_n_0\,
      I1 => \dat_o_reg[2]_i_5_n_0\,
      O => \dat_o_reg[2]_i_3_n_0\,
      S => crc_ok_i_7_0(3)
    );
\dat_o_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_o[2]_i_6_n_0\,
      I1 => \dat_o[2]_i_7_n_0\,
      O => \dat_o_reg[2]_i_4_n_0\,
      S => crc_ok_i_7_0(2)
    );
\dat_o_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_o[2]_i_8_n_0\,
      I1 => \dat_o[2]_i_9_n_0\,
      O => \dat_o_reg[2]_i_5_n_0\,
      S => crc_ok_i_7_0(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_SD_0_sd_crc_16_2 is
  port (
    \crc_bit_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    bus_4bit_reg_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dat_o_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dat_o_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    crc_ok_i_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clock_posedge : in STD_LOGIC;
    \CRC_reg[15]_0\ : in STD_LOGIC;
    \dat_o_reg[3]_1\ : in STD_LOGIC;
    bus_4bit_reg : in STD_LOGIC;
    \dat_o_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dat_o_reg[3]_3\ : in STD_LOGIC;
    \dat_o_reg[3]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_SD_0_sd_crc_16_2 : entity is "sd_crc_16";
end riscv_SD_0_sd_crc_16_2;

architecture STRUCTURE of riscv_SD_0_sd_crc_16_2 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^crc_bit_reg[3]\ : STD_LOGIC;
  signal \crc_out[3]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dat_o[3]_i_10_n_0\ : STD_LOGIC;
  signal \dat_o[3]_i_11_n_0\ : STD_LOGIC;
  signal \dat_o[3]_i_2_n_0\ : STD_LOGIC;
  signal \dat_o[3]_i_8_n_0\ : STD_LOGIC;
  signal \dat_o[3]_i_9_n_0\ : STD_LOGIC;
  signal \dat_o_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \dat_o_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal p_14_out : STD_LOGIC_VECTOR ( 12 downto 5 );
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[12]_i_1__2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \CRC[5]_i_1__2\ : label is "soft_lutpair157";
begin
  E(0) <= \^e\(0);
  \crc_bit_reg[3]\ <= \^crc_bit_reg[3]\;
\CRC[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_out[3]_3\(15),
      O => p_3_in
    );
\CRC[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[3]_3\(11),
      I1 => \crc_out[3]_3\(15),
      I2 => Q(0),
      O => p_14_out(12)
    );
\CRC[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => clock_posedge,
      I1 => \CRC_reg[15]_0\,
      O => \^e\(0)
    );
\CRC[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \crc_out[3]_3\(4),
      I1 => \crc_out[3]_3\(15),
      I2 => Q(0),
      O => p_14_out(5)
    );
\CRC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => p_3_in,
      Q => \crc_out[3]_3\(0),
      R => SR(0)
    );
\CRC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(9),
      Q => \crc_out[3]_3\(10),
      R => SR(0)
    );
\CRC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(10),
      Q => \crc_out[3]_3\(11),
      R => SR(0)
    );
\CRC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => p_14_out(12),
      Q => \crc_out[3]_3\(12),
      R => SR(0)
    );
\CRC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(12),
      Q => \crc_out[3]_3\(13),
      R => SR(0)
    );
\CRC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(13),
      Q => \crc_out[3]_3\(14),
      R => SR(0)
    );
\CRC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(14),
      Q => \crc_out[3]_3\(15),
      R => SR(0)
    );
\CRC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(0),
      Q => \crc_out[3]_3\(1),
      R => SR(0)
    );
\CRC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(1),
      Q => \crc_out[3]_3\(2),
      R => SR(0)
    );
\CRC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(2),
      Q => \crc_out[3]_3\(3),
      R => SR(0)
    );
\CRC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(3),
      Q => \crc_out[3]_3\(4),
      R => SR(0)
    );
\CRC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => p_14_out(5),
      Q => \crc_out[3]_3\(5),
      R => SR(0)
    );
\CRC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(5),
      Q => \crc_out[3]_3\(6),
      R => SR(0)
    );
\CRC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(6),
      Q => \crc_out[3]_3\(7),
      R => SR(0)
    );
\CRC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(7),
      Q => \crc_out[3]_3\(8),
      R => SR(0)
    );
\CRC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \^e\(0),
      D => \crc_out[3]_3\(8),
      Q => \crc_out[3]_3\(9),
      R => SR(0)
    );
\dat_o[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1DFFFFFF1D0000"
    )
        port map (
      I0 => \dat_o[3]_i_2_n_0\,
      I1 => \dat_o_reg[3]_1\,
      I2 => bus_4bit_reg,
      I3 => \dat_o_reg[3]_2\(0),
      I4 => \dat_o_reg[3]_3\,
      I5 => \dat_o_reg[3]_4\(0),
      O => bus_4bit_reg_reg
    );
\dat_o[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[3]_3\(11),
      I1 => \crc_out[3]_3\(10),
      I2 => crc_ok_i_4(1),
      I3 => \crc_out[3]_3\(9),
      I4 => crc_ok_i_4(0),
      I5 => \crc_out[3]_3\(8),
      O => \dat_o[3]_i_10_n_0\
    );
\dat_o[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[3]_3\(15),
      I1 => \crc_out[3]_3\(14),
      I2 => crc_ok_i_4(1),
      I3 => \crc_out[3]_3\(13),
      I4 => crc_ok_i_4(0),
      I5 => \crc_out[3]_3\(12),
      O => \dat_o[3]_i_11_n_0\
    );
\dat_o[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1103DDCF"
    )
        port map (
      I0 => \^crc_bit_reg[3]\,
      I1 => \dat_o_reg[3]\(0),
      I2 => \dat_o_reg[3]_0\(0),
      I3 => CO(0),
      I4 => Q(0),
      O => \dat_o[3]_i_2_n_0\
    );
\dat_o[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[3]_3\(3),
      I1 => \crc_out[3]_3\(2),
      I2 => crc_ok_i_4(1),
      I3 => \crc_out[3]_3\(1),
      I4 => crc_ok_i_4(0),
      I5 => \crc_out[3]_3\(0),
      O => \dat_o[3]_i_8_n_0\
    );
\dat_o[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \crc_out[3]_3\(7),
      I1 => \crc_out[3]_3\(6),
      I2 => crc_ok_i_4(1),
      I3 => \crc_out[3]_3\(5),
      I4 => crc_ok_i_4(0),
      I5 => \crc_out[3]_3\(4),
      O => \dat_o[3]_i_9_n_0\
    );
\dat_o_reg[3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \dat_o_reg[3]_i_6_n_0\,
      I1 => \dat_o_reg[3]_i_7_n_0\,
      O => \^crc_bit_reg[3]\,
      S => crc_ok_i_4(3)
    );
\dat_o_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_o[3]_i_8_n_0\,
      I1 => \dat_o[3]_i_9_n_0\,
      O => \dat_o_reg[3]_i_6_n_0\,
      S => crc_ok_i_4(2)
    );
\dat_o_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dat_o[3]_i_10_n_0\,
      I1 => \dat_o[3]_i_11_n_0\,
      O => \dat_o_reg[3]_i_7_n_0\,
      S => crc_ok_i_4(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_SD_0_sd_crc_7 is
  port (
    \counter_reg[0]\ : out STD_LOGIC;
    \CRC_reg[5]_0\ : out STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \CRC_reg[0]_0\ : in STD_LOGIC;
    clock_posedge : in STD_LOGIC;
    \CRC_reg[0]_1\ : in STD_LOGIC;
    \crc_in__0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clock : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_SD_0_sd_crc_7 : entity is "sd_crc_7";
end riscv_SD_0_sd_crc_7;

architecture STRUCTURE of riscv_SD_0_sd_crc_7 is
  signal ENABLE0 : STD_LOGIC;
  signal cmd_o_i_6_n_0 : STD_LOGIC;
  signal cmd_o_i_7_n_0 : STD_LOGIC;
  signal crc_match_i_4_n_0 : STD_LOGIC;
  signal crc_match_i_5_n_0 : STD_LOGIC;
  signal crc_val : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CRC[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \CRC[3]_i_1\ : label is "soft_lutpair0";
begin
\CRC[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => crc_val(6),
      I1 => \CRC_reg[0]_1\,
      O => p_5_out(0)
    );
\CRC[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CRC_reg[0]_1\,
      I1 => crc_val(6),
      I2 => crc_val(2),
      O => p_5_out(3)
    );
\CRC[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \CRC_reg[0]_0\,
      I1 => clock_posedge,
      O => ENABLE0
    );
\CRC_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => ENABLE0,
      CLR => AR(0),
      D => p_5_out(0),
      Q => crc_val(0)
    );
\CRC_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => ENABLE0,
      CLR => AR(0),
      D => crc_val(0),
      Q => crc_val(1)
    );
\CRC_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => ENABLE0,
      CLR => AR(0),
      D => crc_val(1),
      Q => crc_val(2)
    );
\CRC_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => ENABLE0,
      CLR => AR(0),
      D => p_5_out(3),
      Q => crc_val(3)
    );
\CRC_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => ENABLE0,
      CLR => AR(0),
      D => crc_val(3),
      Q => crc_val(4)
    );
\CRC_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => ENABLE0,
      CLR => AR(0),
      D => crc_val(4),
      Q => crc_val(5)
    );
\CRC_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clock,
      CE => ENABLE0,
      CLR => AR(0),
      D => crc_val(5),
      Q => crc_val(6)
    );
cmd_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5DDDD555"
    )
        port map (
      I0 => CO(0),
      I1 => cmd_o_i_6_n_0,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => cmd_o_i_7_n_0,
      O => \counter_reg[0]\
    );
cmd_o_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => crc_val(1),
      I1 => crc_val(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => crc_val(0),
      I5 => crc_val(2),
      O => cmd_o_i_6_n_0
    );
cmd_o_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00000000F0CCAA"
    )
        port map (
      I0 => crc_val(6),
      I1 => crc_val(5),
      I2 => crc_val(4),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => cmd_o_i_7_n_0
    );
crc_match_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => crc_match_i_4_n_0,
      I1 => crc_val(5),
      I2 => \crc_in__0\(5),
      I3 => \crc_in__0\(6),
      I4 => crc_val(6),
      I5 => crc_match_i_5_n_0,
      O => \CRC_reg[5]_0\
    );
crc_match_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \crc_in__0\(3),
      I1 => crc_val(3),
      I2 => \crc_in__0\(4),
      I3 => crc_val(4),
      O => crc_match_i_4_n_0
    );
crc_match_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => crc_val(1),
      I1 => \crc_in__0\(1),
      I2 => crc_val(0),
      I3 => \crc_in__0\(0),
      I4 => crc_val(2),
      I5 => \crc_in__0\(2),
      O => crc_match_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_SD_0_sd_data_master is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_write : out STD_LOGIC;
    watchdog_enable_reg_0 : out STD_LOGIC;
    en_tx_fifo : out STD_LOGIC;
    d_write : out STD_LOGIC;
    d_read : out STD_LOGIC;
    clock_state_reg : out STD_LOGIC;
    en_rx_fifo_reg_0 : out STD_LOGIC;
    \fifo_full__12\ : out STD_LOGIC;
    fifo_inp_nxt : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    d_write_reg_0 : out STD_LOGIC;
    en_rx_fifo_reg_1 : out STD_LOGIC;
    fifo_data_len : out STD_LOGIC_VECTOR ( 6 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    en_rx_fifo_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_cyc_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    en_rx_fifo_reg_3 : out STD_LOGIC;
    m_axi_wvalid_reg : out STD_LOGIC;
    en_rx_fifo_reg_4 : out STD_LOGIC;
    \reset_sync_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    en_rx_fifo_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_start_reg : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    \int_status_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_status_reg[2]_0\ : out STD_LOGIC;
    \fifo_empty__12\ : out STD_LOGIC;
    fifo_dout1 : out STD_LOGIC;
    \fifo_inp_pos_reg[4]\ : out STD_LOGIC;
    \clock_divider_reg_reg[0]\ : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_rvalid_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rready : out STD_LOGIC;
    \clock_divider_reg_reg[1]\ : out STD_LOGIC;
    en_rx_fifo_reg_6 : out STD_LOGIC;
    m_axi_rlast_0 : out STD_LOGIC;
    \clock_divider_reg_reg[7]\ : out STD_LOGIC;
    clock_state_reg_0 : out STD_LOGIC;
    clock_posedge : in STD_LOGIC;
    reset05_out : in STD_LOGIC;
    clock : in STD_LOGIC;
    clock_state_reg_1 : in STD_LOGIC;
    fifo_inp_pos0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \fifo_dout_reg[0]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \int_status1__2\ : in STD_LOGIC;
    data_busy : in STD_LOGIC;
    m_axi_cyc : in STD_LOGIC;
    m_axi_awvalid_reg : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    \m_bus_adr_o_reg[2]\ : in STD_LOGIC;
    m_axi_wvalid_reg_0 : in STD_LOGIC;
    m_axi_arvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_cyc_reg_0 : in STD_LOGIC;
    m_axi_cyc_reg_1 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \clock_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \clock_cnt_reg[0]_0\ : in STD_LOGIC;
    p_65_in : in STD_LOGIC;
    \clock_cnt_reg[0]_1\ : in STD_LOGIC;
    \int_status_reg[0]_0\ : in STD_LOGIC;
    m_bus_error_reg : in STD_LOGIC;
    m_bus_error : in STD_LOGIC;
    interrupt_0 : in STD_LOGIC;
    interrupt_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata[2]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_reg[1]_0\ : in STD_LOGIC;
    \fifo_dout_reg[0]_0\ : in STD_LOGIC;
    rx_fifo_we : in STD_LOGIC;
    clock_data_in_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata_reg[0]_0\ : in STD_LOGIC;
    \s_axi_rdata_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_axi_rdata[0]_i_5_0\ : in STD_LOGIC;
    \s_axi_rdata[1]_i_5_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt_2 : in STD_LOGIC;
    m_axi_bresp_cnt : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_axi_bresp_cnt3__0\ : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[0]_0\ : in STD_LOGIC;
    \m_bus_adr_o_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_bus_adr_o_reg[31]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    m_bus_adr_o0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    fifo_free_len : in STD_LOGIC_VECTOR ( 5 downto 0 );
    watchdog_enable_reg_1 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    controller_setting_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wlast_reg : in STD_LOGIC;
    m_axi_wlast_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wlast_reg_1 : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    clock_data_in_reg_0 : in STD_LOGIC;
    \int_status_reg[1]_0\ : in STD_LOGIC;
    data_crc_ok : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_SD_0_sd_data_master : entity is "sd_data_master";
end riscv_SD_0_sd_data_master;

architecture STRUCTURE of riscv_SD_0_sd_data_master is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \clock_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \clock_cnt[7]_i_6_n_0\ : STD_LOGIC;
  signal \clock_cnt[7]_i_8_n_0\ : STD_LOGIC;
  signal \^d_read\ : STD_LOGIC;
  signal d_read0_out : STD_LOGIC;
  signal d_read_i_1_n_0 : STD_LOGIC;
  signal \^d_write\ : STD_LOGIC;
  signal \d_write1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \d_write1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \d_write1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \d_write1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \d_write1_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \d_write1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \d_write1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \d_write1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \d_write1_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \d_write1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \d_write1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \d_write1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \d_write1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal d_write1_out : STD_LOGIC;
  signal d_write_i_10_n_0 : STD_LOGIC;
  signal d_write_i_11_n_0 : STD_LOGIC;
  signal d_write_i_1_n_0 : STD_LOGIC;
  signal d_write_i_5_n_0 : STD_LOGIC;
  signal d_write_i_6_n_0 : STD_LOGIC;
  signal d_write_i_7_n_0 : STD_LOGIC;
  signal d_write_i_8_n_0 : STD_LOGIC;
  signal d_write_i_9_n_0 : STD_LOGIC;
  signal d_write_reg_i_2_n_2 : STD_LOGIC;
  signal d_write_reg_i_2_n_3 : STD_LOGIC;
  signal d_write_reg_i_4_n_0 : STD_LOGIC;
  signal d_write_reg_i_4_n_1 : STD_LOGIC;
  signal d_write_reg_i_4_n_2 : STD_LOGIC;
  signal d_write_reg_i_4_n_3 : STD_LOGIC;
  signal data_int_status : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data_int_status_reg0__2\ : STD_LOGIC;
  signal en_rx_fifo_i_1_n_0 : STD_LOGIC;
  signal \^en_tx_fifo\ : STD_LOGIC;
  signal en_tx_fifo_i_1_n_0 : STD_LOGIC;
  signal \^fifo_data_len\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \fifo_dout[7]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_dout[7]_i_6_n_0\ : STD_LOGIC;
  signal \^fifo_empty__12\ : STD_LOGIC;
  signal \^fifo_full__12\ : STD_LOGIC;
  signal \^fifo_inp_nxt\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fifo_inp_pos[6]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_inp_pos[6]_i_6_n_0\ : STD_LOGIC;
  signal \fifo_inp_pos[6]_i_7_n_0\ : STD_LOGIC;
  signal \fifo_inp_pos[6]_i_8_n_0\ : STD_LOGIC;
  signal \^fifo_inp_pos_reg[4]\ : STD_LOGIC;
  signal \fifo_we0__0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal in7 : STD_LOGIC_VECTOR ( 27 downto 1 );
  signal \int_status[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_status[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_status[2]_i_1_n_0\ : STD_LOGIC;
  signal \int_status[3]_i_1_n_0\ : STD_LOGIC;
  signal \int_status[4]_i_1_n_0\ : STD_LOGIC;
  signal \int_status[4]_i_2_n_0\ : STD_LOGIC;
  signal \int_status[5]_i_1_n_0\ : STD_LOGIC;
  signal \int_status[5]_i_2_n_0\ : STD_LOGIC;
  signal \int_status[5]_i_3_n_0\ : STD_LOGIC;
  signal \^int_status_reg[5]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal interrupt_INST_0_i_1_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_4_n_0 : STD_LOGIC;
  signal \m_axi_awaddr[31]_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_awaddr[31]_i_6_n_0\ : STD_LOGIC;
  signal \m_axi_awaddr[31]_i_7_n_0\ : STD_LOGIC;
  signal m_axi_cyc21_out : STD_LOGIC;
  signal \^m_axi_write\ : STD_LOGIC;
  signal \m_bus_adr_o1__0\ : STD_LOGIC;
  signal m_bus_error_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \s_axi_rdata[0]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_10_n_0\ : STD_LOGIC;
  signal \state[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \state[3]_i_3_n_0\ : STD_LOGIC;
  signal \state[3]_i_4_n_0\ : STD_LOGIC;
  signal \state[3]_i_5_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \state_inferred__1/i__n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \watchdog[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[25]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[26]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[27]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog[27]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog[27]_i_3_n_0\ : STD_LOGIC;
  signal \watchdog[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog_enable_i_1__0_n_0\ : STD_LOGIC;
  signal \watchdog_enable_i_2__0_n_0\ : STD_LOGIC;
  signal \watchdog_enable_i_3__0_n_0\ : STD_LOGIC;
  signal \watchdog_enable_i_4__0_n_0\ : STD_LOGIC;
  signal \watchdog_enable_i_5__0_n_0\ : STD_LOGIC;
  signal \watchdog_enable_i_6__0_n_0\ : STD_LOGIC;
  signal \watchdog_enable_i_7__0_n_0\ : STD_LOGIC;
  signal watchdog_enable_i_8_n_0 : STD_LOGIC;
  signal \^watchdog_enable_reg_0\ : STD_LOGIC;
  signal \watchdog_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \watchdog_reg[12]_i_2__0_n_1\ : STD_LOGIC;
  signal \watchdog_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \watchdog_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2__0_n_1\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2__0_n_2\ : STD_LOGIC;
  signal \watchdog_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2__0_n_1\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2__0_n_2\ : STD_LOGIC;
  signal \watchdog_reg[20]_i_2__0_n_3\ : STD_LOGIC;
  signal \watchdog_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \watchdog_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \watchdog_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \watchdog_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \watchdog_reg[27]_i_4_n_2\ : STD_LOGIC;
  signal \watchdog_reg[27]_i_4_n_3\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2__0_n_1\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \watchdog_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \watchdog_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[0]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[10]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[11]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[12]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[13]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[14]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[15]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[16]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[17]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[18]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[19]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[1]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[20]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[21]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[22]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[23]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[24]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[25]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[26]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[27]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[2]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[3]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[4]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[5]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[6]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[7]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[8]\ : STD_LOGIC;
  signal \watchdog_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_d_write1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_write1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_write1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_write1_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_d_write1_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_d_write_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_d_write_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_watchdog_reg[27]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_watchdog_reg[27]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clock_cnt[7]_i_6\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \clock_cnt[7]_i_8\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of clock_posedge_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of clock_state_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of d_read_i_2 : label is "soft_lutpair110";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \d_write1_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \d_write1_inferred__0/i__carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \d_write1_inferred__0/i__carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \d_write1_inferred__0/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of d_write_reg_i_2 : label is 35;
  attribute ADDER_THRESHOLD of d_write_reg_i_4 : label is 35;
  attribute SOFT_HLUTNM of \fifo_dout[7]_i_8\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \fifo_out_pos[6]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_status[4]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_status[5]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \m_axi_araddr[31]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \m_axi_awaddr[31]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \m_axi_awaddr[31]_i_3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \m_axi_awaddr[31]_i_7\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of m_axi_bready_INST_0 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of m_axi_rready_INST_0 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \m_axi_wcnt[7]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of m_axi_wvalid_i_1 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \m_bus_adr_o[10]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \m_bus_adr_o[11]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \m_bus_adr_o[12]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \m_bus_adr_o[13]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \m_bus_adr_o[14]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \m_bus_adr_o[15]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \m_bus_adr_o[16]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \m_bus_adr_o[17]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \m_bus_adr_o[18]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \m_bus_adr_o[19]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \m_bus_adr_o[20]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \m_bus_adr_o[21]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \m_bus_adr_o[22]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \m_bus_adr_o[23]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \m_bus_adr_o[24]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \m_bus_adr_o[25]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \m_bus_adr_o[26]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \m_bus_adr_o[27]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \m_bus_adr_o[28]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \m_bus_adr_o[29]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \m_bus_adr_o[2]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \m_bus_adr_o[30]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \m_bus_adr_o[31]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \m_bus_adr_o[3]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \m_bus_adr_o[4]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \m_bus_adr_o[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \m_bus_adr_o[6]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \m_bus_adr_o[7]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \m_bus_adr_o[8]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \m_bus_adr_o[9]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of m_bus_error_i_1 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \state[1]_i_1__1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \state[1]_i_2__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \state[2]_i_1__2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \state[3]_i_2__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \state[3]_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \state[6]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \state_inferred__1/i_\ : label is "soft_lutpair110";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "IDLE:0001,DATA_TRANSFER:1000,START_RX_FIFO:0100,START_TX_FIFO:0010";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "IDLE:0001,DATA_TRANSFER:1000,START_RX_FIFO:0100,START_TX_FIFO:0010";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "IDLE:0001,DATA_TRANSFER:1000,START_RX_FIFO:0100,START_TX_FIFO:0010";
  attribute FSM_ENCODED_STATES of \state_reg[3]\ : label is "IDLE:0001,DATA_TRANSFER:1000,START_RX_FIFO:0100,START_TX_FIFO:0010";
  attribute SOFT_HLUTNM of \watchdog[0]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \watchdog[10]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \watchdog[11]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \watchdog[12]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \watchdog[13]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \watchdog[14]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \watchdog[15]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \watchdog[16]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \watchdog[17]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \watchdog[18]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \watchdog[19]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \watchdog[1]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \watchdog[20]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \watchdog[21]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \watchdog[22]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \watchdog[23]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \watchdog[24]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \watchdog[25]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \watchdog[26]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \watchdog[27]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \watchdog[27]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \watchdog[2]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \watchdog[3]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \watchdog[4]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \watchdog[5]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \watchdog[6]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \watchdog[7]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \watchdog[8]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \watchdog[9]_i_1__0\ : label is "soft_lutpair147";
  attribute ADDER_THRESHOLD of \watchdog_reg[12]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \watchdog_reg[16]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \watchdog_reg[20]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \watchdog_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \watchdog_reg[27]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \watchdog_reg[4]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \watchdog_reg[8]_i_2__0\ : label is 35;
begin
  CO(0) <= \^co\(0);
  d_read <= \^d_read\;
  d_write <= \^d_write\;
  en_tx_fifo <= \^en_tx_fifo\;
  fifo_data_len(6 downto 0) <= \^fifo_data_len\(6 downto 0);
  \fifo_empty__12\ <= \^fifo_empty__12\;
  \fifo_full__12\ <= \^fifo_full__12\;
  fifo_inp_nxt(0) <= \^fifo_inp_nxt\(0);
  \fifo_inp_pos_reg[4]\ <= \^fifo_inp_pos_reg[4]\;
  \int_status_reg[5]_0\(2 downto 0) <= \^int_status_reg[5]_0\(2 downto 0);
  m_axi_write <= \^m_axi_write\;
  watchdog_enable_reg_0 <= \^watchdog_enable_reg_0\;
\clock_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \out\(0),
      I1 => \clock_cnt[7]_i_3_n_0\,
      O => \reset_sync_reg[2]\(0)
    );
\clock_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => \clock_cnt_reg[0]\(0),
      I1 => \clock_cnt_reg[0]_0\,
      I2 => \clock_cnt[7]_i_6_n_0\,
      I3 => p_65_in,
      I4 => \clock_cnt[7]_i_8_n_0\,
      I5 => \clock_cnt_reg[0]_1\,
      O => \clock_cnt[7]_i_3_n_0\
    );
\clock_cnt[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^m_axi_write\,
      I1 => \^fifo_data_len\(6),
      I2 => \^fifo_data_len\(5),
      O => \clock_cnt[7]_i_6_n_0\
    );
\clock_cnt[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^en_tx_fifo\,
      I1 => fifo_free_len(5),
      I2 => fifo_free_len(4),
      O => \clock_cnt[7]_i_8_n_0\
    );
clock_data_in_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FE02"
    )
        port map (
      I0 => clock_data_in_reg_0,
      I1 => clock_data_in_reg(3),
      I2 => clock_data_in_reg(2),
      I3 => clock_state_reg_1,
      I4 => \out\(0),
      I5 => \clock_cnt[7]_i_3_n_0\,
      O => \clock_divider_reg_reg[7]\
    );
clock_posedge_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => clock_state_reg_1,
      I1 => \out\(0),
      I2 => \clock_cnt[7]_i_3_n_0\,
      O => clock_state_reg_0
    );
clock_state_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \clock_cnt[7]_i_3_n_0\,
      I1 => clock_state_reg_1,
      O => clock_state_reg
    );
d_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => \state[3]_i_5_n_0\,
      I1 => \state__0\(3),
      I2 => \state_reg_n_0_[2]\,
      I3 => d_read0_out,
      I4 => \^d_read\,
      O => d_read_i_1_n_0
    );
d_read_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040440"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => clock_posedge,
      I2 => \state__0\(0),
      I3 => \state__0\(3),
      I4 => \state_reg_n_0_[2]\,
      O => d_read0_out
    );
d_read_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => d_read_i_1_n_0,
      Q => \^d_read\,
      R => reset05_out
    );
\d_write1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d_write1_inferred__0/i__carry_n_0\,
      CO(2) => \d_write1_inferred__0/i__carry_n_1\,
      CO(1) => \d_write1_inferred__0/i__carry_n_2\,
      CO(0) => \d_write1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1_n_0\,
      DI(2) => \i__carry_i_2_n_0\,
      DI(1) => \i__carry_i_3_n_0\,
      DI(0) => \i__carry_i_4_n_0\,
      O(3 downto 0) => \NLW_d_write1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5_n_0\,
      S(2) => \i__carry_i_6_n_0\,
      S(1) => \i__carry_i_7_n_0\,
      S(0) => \i__carry_i_8_n_0\
    );
\d_write1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_write1_inferred__0/i__carry_n_0\,
      CO(3) => \d_write1_inferred__0/i__carry__0_n_0\,
      CO(2) => \d_write1_inferred__0/i__carry__0_n_1\,
      CO(1) => \d_write1_inferred__0/i__carry__0_n_2\,
      CO(0) => \d_write1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1_n_0\,
      DI(2) => \i__carry__0_i_2_n_0\,
      DI(1) => \i__carry__0_i_3_n_0\,
      DI(0) => \i__carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_d_write1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_5_n_0\,
      S(2) => \i__carry__0_i_6_n_0\,
      S(1) => \i__carry__0_i_7_n_0\,
      S(0) => \i__carry__0_i_8_n_0\
    );
\d_write1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_write1_inferred__0/i__carry__0_n_0\,
      CO(3) => \d_write1_inferred__0/i__carry__1_n_0\,
      CO(2) => \d_write1_inferred__0/i__carry__1_n_1\,
      CO(1) => \d_write1_inferred__0/i__carry__1_n_2\,
      CO(0) => \d_write1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__1_i_1_n_0\,
      DI(2) => \i__carry__1_i_2_n_0\,
      DI(1) => \i__carry__1_i_3_n_0\,
      DI(0) => \i__carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_d_write1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__1_i_5_n_0\,
      S(2) => \i__carry__1_i_6_n_0\,
      S(1) => \i__carry__1_i_7_n_0\,
      S(0) => \i__carry__1_i_8_n_0\
    );
\d_write1_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_write1_inferred__0/i__carry__1_n_0\,
      CO(3 downto 2) => \NLW_d_write1_inferred__0/i__carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \d_write1_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i__carry__2_i_1_n_0\,
      DI(0) => \i__carry__2_i_2_n_0\,
      O(3 downto 0) => \NLW_d_write1_inferred__0/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__2_i_3_n_0\,
      S(0) => \i__carry__2_i_4_n_0\
    );
d_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF8880000"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \^fifo_data_len\(6),
      I2 => \state[3]_i_5_n_0\,
      I3 => \state__0\(3),
      I4 => d_write1_out,
      I5 => \^d_write\,
      O => d_write_i_1_n_0
    );
d_write_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \fifo_dout_reg[0]\(1),
      O => d_write_i_10_n_0
    );
d_write_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \fifo_dout_reg[0]\(0),
      O => d_write_i_11_n_0
    );
d_write_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004044000040040"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => clock_posedge,
      I2 => \state__0\(0),
      I3 => \state_reg_n_0_[1]\,
      I4 => \state__0\(3),
      I5 => \^fifo_data_len\(6),
      O => d_write1_out
    );
d_write_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fifo_dout_reg[0]\(6),
      I1 => Q(6),
      O => d_write_i_5_n_0
    );
d_write_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \fifo_dout_reg[0]\(5),
      O => d_write_i_6_n_0
    );
d_write_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \fifo_dout_reg[0]\(4),
      O => d_write_i_7_n_0
    );
d_write_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \fifo_dout_reg[0]\(3),
      O => d_write_i_8_n_0
    );
d_write_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \fifo_dout_reg[0]\(2),
      O => d_write_i_9_n_0
    );
d_write_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => d_write_i_1_n_0,
      Q => \^d_write\,
      R => reset05_out
    );
d_write_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => d_write_reg_i_4_n_0,
      CO(3 downto 2) => NLW_d_write_reg_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => d_write_reg_i_2_n_2,
      CO(0) => d_write_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(5 downto 4),
      O(3) => NLW_d_write_reg_i_2_O_UNCONNECTED(3),
      O(2 downto 0) => \^fifo_data_len\(6 downto 4),
      S(3) => '0',
      S(2) => d_write_i_5_n_0,
      S(1) => d_write_i_6_n_0,
      S(0) => d_write_i_7_n_0
    );
d_write_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => d_write_reg_i_4_n_0,
      CO(2) => d_write_reg_i_4_n_1,
      CO(1) => d_write_reg_i_4_n_2,
      CO(0) => d_write_reg_i_4_n_3,
      CYINIT => '1',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => \^fifo_data_len\(3 downto 0),
      S(3) => d_write_i_8_n_0,
      S(2) => d_write_i_9_n_0,
      S(1) => d_write_i_10_n_0,
      S(0) => d_write_i_11_n_0
    );
en_rx_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFF700000020"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state__0\(3),
      I4 => \state__0\(0),
      I5 => \^m_axi_write\,
      O => en_rx_fifo_i_1_n_0
    );
en_rx_fifo_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => en_rx_fifo_i_1_n_0,
      Q => \^m_axi_write\,
      R => reset05_out
    );
en_tx_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFDF00000008"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state__0\(3),
      I4 => \state__0\(0),
      I5 => \^en_tx_fifo\,
      O => en_tx_fifo_i_1_n_0
    );
en_tx_fifo_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => en_tx_fifo_i_1_n_0,
      Q => \^en_tx_fifo\,
      R => reset05_out
    );
\fifo_dout[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \fifo_dout_reg[0]\(6),
      I1 => Q(6),
      I2 => \fifo_dout[7]_i_5_n_0\,
      I3 => \fifo_dout[7]_i_6_n_0\,
      O => \^fifo_empty__12\
    );
\fifo_dout[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8002000200020"
    )
        port map (
      I0 => \fifo_dout_reg[0]_0\,
      I1 => \^m_axi_write\,
      I2 => \fifo_we0__0\,
      I3 => \^fifo_full__12\,
      I4 => rx_fifo_we,
      I5 => clock_posedge,
      O => fifo_dout1
    );
\fifo_dout[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \fifo_dout_reg[0]\(4),
      I1 => Q(4),
      I2 => \fifo_dout_reg[0]\(3),
      I3 => Q(3),
      I4 => Q(5),
      I5 => \fifo_dout_reg[0]\(5),
      O => \fifo_dout[7]_i_5_n_0\
    );
\fifo_dout[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \fifo_dout_reg[0]\(1),
      I1 => Q(1),
      I2 => \fifo_dout_reg[0]\(2),
      I3 => Q(2),
      I4 => Q(0),
      I5 => \fifo_dout_reg[0]\(0),
      O => \fifo_dout[7]_i_6_n_0\
    );
\fifo_dout[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^m_axi_write\,
      I1 => m_axi_cyc,
      I2 => m_axi_rvalid,
      O => \fifo_we0__0\
    );
\fifo_inp_pos[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(4),
      I5 => Q(5),
      O => \^fifo_inp_nxt\(0)
    );
\fifo_inp_pos[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000000000000"
    )
        port map (
      I0 => \fifo_dout_reg[0]\(5),
      I1 => \^fifo_inp_nxt\(0),
      I2 => \fifo_inp_pos[6]_i_5_n_0\,
      I3 => \fifo_inp_pos[6]_i_6_n_0\,
      I4 => \fifo_inp_pos[6]_i_7_n_0\,
      I5 => \fifo_inp_pos[6]_i_8_n_0\,
      O => \^fifo_full__12\
    );
\fifo_inp_pos[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      O => \^fifo_inp_pos_reg[4]\
    );
\fifo_inp_pos[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999999"
    )
        port map (
      I0 => \fifo_dout_reg[0]\(3),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => \fifo_inp_pos[6]_i_5_n_0\
    );
\fifo_inp_pos[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0824100010000824"
    )
        port map (
      I0 => \fifo_dout_reg[0]\(1),
      I1 => \fifo_dout_reg[0]\(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \fifo_dout_reg[0]\(2),
      O => \fifo_inp_pos[6]_i_6_n_0\
    );
\fifo_inp_pos[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999999999999"
    )
        port map (
      I0 => \fifo_dout_reg[0]\(4),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \fifo_inp_pos[6]_i_7_n_0\
    );
\fifo_inp_pos[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \fifo_dout_reg[0]\(6),
      I1 => Q(6),
      I2 => Q(5),
      I3 => \^fifo_inp_pos_reg[4]\,
      O => \fifo_inp_pos[6]_i_8_n_0\
    );
fifo_mem_reg_0_63_0_2_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
        port map (
      I0 => \^m_axi_write\,
      I1 => \^en_tx_fifo\,
      I2 => reset05_out,
      I3 => fifo_inp_pos0,
      I4 => Q(6),
      O => en_rx_fifo_reg_0
    );
fifo_mem_reg_64_127_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000000"
    )
        port map (
      I0 => \^m_axi_write\,
      I1 => \^en_tx_fifo\,
      I2 => reset05_out,
      I3 => fifo_inp_pos0,
      I4 => Q(6),
      O => en_rx_fifo_reg_1
    );
\fifo_out_pos[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \^m_axi_write\,
      I1 => \^en_tx_fifo\,
      I2 => reset05_out,
      O => en_rx_fifo_reg_5(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[14]\,
      I1 => watchdog_enable_reg_1(14),
      I2 => watchdog_enable_reg_1(15),
      I3 => \watchdog_reg_n_0_[15]\,
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[12]\,
      I1 => watchdog_enable_reg_1(12),
      I2 => watchdog_enable_reg_1(13),
      I3 => \watchdog_reg_n_0_[13]\,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[10]\,
      I1 => watchdog_enable_reg_1(10),
      I2 => watchdog_enable_reg_1(11),
      I3 => \watchdog_reg_n_0_[11]\,
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[8]\,
      I1 => watchdog_enable_reg_1(8),
      I2 => watchdog_enable_reg_1(9),
      I3 => \watchdog_reg_n_0_[9]\,
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_1(15),
      I1 => \watchdog_reg_n_0_[15]\,
      I2 => watchdog_enable_reg_1(14),
      I3 => \watchdog_reg_n_0_[14]\,
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_1(13),
      I1 => \watchdog_reg_n_0_[13]\,
      I2 => watchdog_enable_reg_1(12),
      I3 => \watchdog_reg_n_0_[12]\,
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_1(11),
      I1 => \watchdog_reg_n_0_[11]\,
      I2 => watchdog_enable_reg_1(10),
      I3 => \watchdog_reg_n_0_[10]\,
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_1(9),
      I1 => \watchdog_reg_n_0_[9]\,
      I2 => watchdog_enable_reg_1(8),
      I3 => \watchdog_reg_n_0_[8]\,
      O => \i__carry__0_i_8_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[22]\,
      I1 => watchdog_enable_reg_1(22),
      I2 => watchdog_enable_reg_1(23),
      I3 => \watchdog_reg_n_0_[23]\,
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[20]\,
      I1 => watchdog_enable_reg_1(20),
      I2 => watchdog_enable_reg_1(21),
      I3 => \watchdog_reg_n_0_[21]\,
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[18]\,
      I1 => watchdog_enable_reg_1(18),
      I2 => watchdog_enable_reg_1(19),
      I3 => \watchdog_reg_n_0_[19]\,
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[16]\,
      I1 => watchdog_enable_reg_1(16),
      I2 => watchdog_enable_reg_1(17),
      I3 => \watchdog_reg_n_0_[17]\,
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_1(23),
      I1 => \watchdog_reg_n_0_[23]\,
      I2 => watchdog_enable_reg_1(22),
      I3 => \watchdog_reg_n_0_[22]\,
      O => \i__carry__1_i_5_n_0\
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_1(21),
      I1 => \watchdog_reg_n_0_[21]\,
      I2 => watchdog_enable_reg_1(20),
      I3 => \watchdog_reg_n_0_[20]\,
      O => \i__carry__1_i_6_n_0\
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_1(19),
      I1 => \watchdog_reg_n_0_[19]\,
      I2 => watchdog_enable_reg_1(18),
      I3 => \watchdog_reg_n_0_[18]\,
      O => \i__carry__1_i_7_n_0\
    );
\i__carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_1(17),
      I1 => \watchdog_reg_n_0_[17]\,
      I2 => watchdog_enable_reg_1(16),
      I3 => \watchdog_reg_n_0_[16]\,
      O => \i__carry__1_i_8_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[26]\,
      I1 => watchdog_enable_reg_1(26),
      I2 => watchdog_enable_reg_1(27),
      I3 => \watchdog_reg_n_0_[27]\,
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[24]\,
      I1 => watchdog_enable_reg_1(24),
      I2 => watchdog_enable_reg_1(25),
      I3 => \watchdog_reg_n_0_[25]\,
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_1(27),
      I1 => \watchdog_reg_n_0_[27]\,
      I2 => watchdog_enable_reg_1(26),
      I3 => \watchdog_reg_n_0_[26]\,
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_1(25),
      I1 => \watchdog_reg_n_0_[25]\,
      I2 => watchdog_enable_reg_1(24),
      I3 => \watchdog_reg_n_0_[24]\,
      O => \i__carry__2_i_4_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[6]\,
      I1 => watchdog_enable_reg_1(6),
      I2 => watchdog_enable_reg_1(7),
      I3 => \watchdog_reg_n_0_[7]\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[4]\,
      I1 => watchdog_enable_reg_1(4),
      I2 => watchdog_enable_reg_1(5),
      I3 => \watchdog_reg_n_0_[5]\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[2]\,
      I1 => watchdog_enable_reg_1(2),
      I2 => watchdog_enable_reg_1(3),
      I3 => \watchdog_reg_n_0_[3]\,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \watchdog_reg_n_0_[0]\,
      I1 => watchdog_enable_reg_1(0),
      I2 => watchdog_enable_reg_1(1),
      I3 => \watchdog_reg_n_0_[1]\,
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_1(7),
      I1 => \watchdog_reg_n_0_[7]\,
      I2 => watchdog_enable_reg_1(6),
      I3 => \watchdog_reg_n_0_[6]\,
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_1(5),
      I1 => \watchdog_reg_n_0_[5]\,
      I2 => watchdog_enable_reg_1(4),
      I3 => \watchdog_reg_n_0_[4]\,
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_1(3),
      I1 => \watchdog_reg_n_0_[3]\,
      I2 => watchdog_enable_reg_1(2),
      I3 => \watchdog_reg_n_0_[2]\,
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => watchdog_enable_reg_1(1),
      I1 => \watchdog_reg_n_0_[1]\,
      I2 => watchdog_enable_reg_1(0),
      I3 => \watchdog_reg_n_0_[0]\,
      O => \i__carry_i_8_n_0\
    );
\int_status[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \state[3]_i_5_n_0\,
      I1 => \int_status1__2\,
      I2 => \int_status[5]_i_3_n_0\,
      I3 => data_int_status(0),
      O => \int_status[0]_i_1_n_0\
    );
\int_status[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEA0000"
    )
        port map (
      I0 => \int_status[4]_i_2_n_0\,
      I1 => \int_status1__2\,
      I2 => m_bus_error,
      I3 => \int_status_reg[1]_0\,
      I4 => \int_status[5]_i_3_n_0\,
      I5 => data_int_status(1),
      O => \int_status[1]_i_1_n_0\
    );
\int_status[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \int_status[4]_i_2_n_0\,
      I1 => \int_status[5]_i_3_n_0\,
      I2 => \^co\(0),
      I3 => \^watchdog_enable_reg_0\,
      I4 => data_int_status(2),
      O => \int_status[2]_i_1_n_0\
    );
\int_status[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \state[3]_i_5_n_0\,
      I1 => data_crc_ok,
      I2 => \int_status[5]_i_3_n_0\,
      I3 => \int_status1__2\,
      I4 => \^int_status_reg[5]_0\(0),
      O => \int_status[3]_i_1_n_0\
    );
\int_status[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \int_status[4]_i_2_n_0\,
      I1 => \int_status[5]_i_3_n_0\,
      I2 => \^int_status_reg[5]_0\(1),
      O => \int_status[4]_i_1_n_0\
    );
\int_status[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^fifo_empty__12\,
      I1 => \^en_tx_fifo\,
      I2 => \^fifo_full__12\,
      I3 => \^m_axi_write\,
      O => \int_status[4]_i_2_n_0\
    );
\int_status[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \int_status_reg[0]_0\,
      I1 => clock_posedge,
      I2 => reset05_out,
      O => \int_status[5]_i_1_n_0\
    );
\int_status[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \state[3]_i_5_n_0\,
      I1 => m_bus_error,
      I2 => \int_status[5]_i_3_n_0\,
      I3 => \int_status1__2\,
      I4 => \^int_status_reg[5]_0\(2),
      O => \int_status[5]_i_2_n_0\
    );
\int_status[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state__0\(3),
      I3 => \state__0\(0),
      I4 => clock_posedge,
      O => \int_status[5]_i_3_n_0\
    );
\int_status_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \int_status[0]_i_1_n_0\,
      Q => data_int_status(0),
      R => \int_status[5]_i_1_n_0\
    );
\int_status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \int_status[1]_i_1_n_0\,
      Q => data_int_status(1),
      R => \int_status[5]_i_1_n_0\
    );
\int_status_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \int_status[2]_i_1_n_0\,
      Q => data_int_status(2),
      R => \int_status[5]_i_1_n_0\
    );
\int_status_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \int_status[3]_i_1_n_0\,
      Q => \^int_status_reg[5]_0\(0),
      R => \int_status[5]_i_1_n_0\
    );
\int_status_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \int_status[4]_i_1_n_0\,
      Q => \^int_status_reg[5]_0\(1),
      R => \int_status[5]_i_1_n_0\
    );
\int_status_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \int_status[5]_i_2_n_0\,
      Q => \^int_status_reg[5]_0\(2),
      R => \int_status[5]_i_1_n_0\
    );
interrupt_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => interrupt_INST_0_i_1_n_0,
      I1 => interrupt_0,
      I2 => interrupt_1(1),
      I3 => data_int_status(1),
      I4 => interrupt_1(0),
      I5 => \data_int_status_reg0__2\,
      O => interrupt
    );
interrupt_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^int_status_reg[5]_0\(1),
      I1 => interrupt_1(4),
      I2 => \^int_status_reg[5]_0\(2),
      I3 => interrupt_1(5),
      I4 => interrupt_INST_0_i_4_n_0,
      O => interrupt_INST_0_i_1_n_0
    );
interrupt_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => interrupt_2,
      I1 => data_int_status(0),
      I2 => m_axi_bresp_cnt(2),
      I3 => m_axi_cyc,
      I4 => \^en_tx_fifo\,
      I5 => \^m_axi_write\,
      O => \data_int_status_reg0__2\
    );
interrupt_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => interrupt_1(3),
      I1 => \^int_status_reg[5]_0\(0),
      I2 => interrupt_1(2),
      I3 => data_int_status(2),
      O => interrupt_INST_0_i_4_n_0
    );
\m_axi_araddr[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => reset05_out,
      I1 => m_axi_cyc21_out,
      I2 => \^m_axi_write\,
      O => en_rx_fifo_reg_2(0)
    );
m_axi_arvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F02020F0F0202"
    )
        port map (
      I0 => m_axi_cyc21_out,
      I1 => \^m_axi_write\,
      I2 => reset05_out,
      I3 => m_axi_cyc,
      I4 => m_axi_arvalid,
      I5 => m_axi_arready,
      O => en_rx_fifo_reg_4
    );
\m_axi_awaddr[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => reset05_out,
      I1 => m_axi_cyc21_out,
      I2 => \^m_axi_write\,
      O => E(0)
    );
\m_axi_awaddr[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFA8"
    )
        port map (
      I0 => \m_axi_awaddr[31]_i_3_n_0\,
      I1 => m_axi_cyc_reg_0,
      I2 => m_axi_cyc_reg_1,
      I3 => \m_axi_awaddr[31]_i_6_n_0\,
      I4 => \m_axi_awaddr[31]_i_7_n_0\,
      I5 => m_axi_cyc,
      O => m_axi_cyc21_out
    );
\m_axi_awaddr[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => m_axi_bresp_cnt(1),
      I1 => m_axi_bresp_cnt(2),
      I2 => m_axi_bresp_cnt(0),
      I3 => \^m_axi_write\,
      O => \m_axi_awaddr[31]_i_3_n_0\
    );
\m_axi_awaddr[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888080808080"
    )
        port map (
      I0 => fifo_free_len(4),
      I1 => \^en_tx_fifo\,
      I2 => fifo_free_len(3),
      I3 => fifo_free_len(0),
      I4 => fifo_free_len(1),
      I5 => fifo_free_len(2),
      O => \m_axi_awaddr[31]_i_6_n_0\
    );
\m_axi_awaddr[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^en_tx_fifo\,
      I1 => fifo_free_len(5),
      O => \m_axi_awaddr[31]_i_7_n_0\
    );
m_axi_awvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F08080F0F0808"
    )
        port map (
      I0 => m_axi_cyc21_out,
      I1 => \^m_axi_write\,
      I2 => reset05_out,
      I3 => m_axi_cyc,
      I4 => m_axi_awvalid_reg,
      I5 => m_axi_awready,
      O => en_rx_fifo_reg_3
    );
m_axi_bready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => m_axi_bresp_cnt(0),
      I1 => m_axi_bresp_cnt(1),
      I2 => m_axi_bresp_cnt(2),
      O => m_axi_bready
    );
m_axi_cyc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFAABFAA"
    )
        port map (
      I0 => m_axi_cyc21_out,
      I1 => m_axi_rlast,
      I2 => m_axi_rvalid,
      I3 => m_axi_cyc,
      I4 => \^m_axi_write\,
      I5 => m_axi_wvalid_reg_0,
      O => m_axi_rlast_0
    );
m_axi_rready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_cyc,
      I1 => \^m_axi_write\,
      O => m_axi_rready
    );
\m_axi_wcnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_cyc21_out,
      I1 => reset05_out,
      O => m_axi_cyc_reg(0)
    );
m_axi_wlast_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBABBB8888A888"
    )
        port map (
      I0 => m_axi_wlast_reg,
      I1 => m_axi_wlast_reg_0(0),
      I2 => \^m_axi_write\,
      I3 => m_axi_cyc21_out,
      I4 => reset05_out,
      I5 => m_axi_wlast_reg_1,
      O => en_rx_fifo_reg_6
    );
m_axi_wvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000EA"
    )
        port map (
      I0 => \m_bus_adr_o_reg[2]\,
      I1 => m_axi_cyc21_out,
      I2 => \^m_axi_write\,
      I3 => reset05_out,
      I4 => m_axi_wvalid_reg_0,
      O => m_axi_wvalid_reg
    );
\m_bus_adr_o[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(7),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(8),
      O => D(8)
    );
\m_bus_adr_o[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(8),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(9),
      O => D(9)
    );
\m_bus_adr_o[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(9),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(10),
      O => D(10)
    );
\m_bus_adr_o[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(10),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(11),
      O => D(11)
    );
\m_bus_adr_o[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(11),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(12),
      O => D(12)
    );
\m_bus_adr_o[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(12),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(13),
      O => D(13)
    );
\m_bus_adr_o[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(13),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(14),
      O => D(14)
    );
\m_bus_adr_o[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(14),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(15),
      O => D(15)
    );
\m_bus_adr_o[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(15),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(16),
      O => D(16)
    );
\m_bus_adr_o[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(16),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(17),
      O => D(17)
    );
\m_bus_adr_o[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(17),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(18),
      O => D(18)
    );
\m_bus_adr_o[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(18),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(19),
      O => D(19)
    );
\m_bus_adr_o[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(19),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(20),
      O => D(20)
    );
\m_bus_adr_o[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(20),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(21),
      O => D(21)
    );
\m_bus_adr_o[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(21),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(22),
      O => D(22)
    );
\m_bus_adr_o[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(22),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(23),
      O => D(23)
    );
\m_bus_adr_o[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(23),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(24),
      O => D(24)
    );
\m_bus_adr_o[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(24),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(25),
      O => D(25)
    );
\m_bus_adr_o[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(25),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(26),
      O => D(26)
    );
\m_bus_adr_o[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(26),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(27),
      O => D(27)
    );
\m_bus_adr_o[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \m_bus_adr_o_reg[2]_0\(0),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(0),
      O => D(0)
    );
\m_bus_adr_o[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(27),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(28),
      O => D(28)
    );
\m_bus_adr_o[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0EAC0EAFF"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => \m_bus_adr_o_reg[2]\,
      I2 => m_axi_wready,
      I3 => m_axi_cyc,
      I4 => \^en_tx_fifo\,
      I5 => \^m_axi_write\,
      O => m_axi_rvalid_0(0)
    );
\m_bus_adr_o[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(28),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(29),
      O => D(29)
    );
\m_bus_adr_o[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888F888"
    )
        port map (
      I0 => m_axi_wready,
      I1 => \m_bus_adr_o_reg[2]\,
      I2 => m_axi_rvalid,
      I3 => m_axi_cyc,
      I4 => \^m_axi_write\,
      O => \m_bus_adr_o1__0\
    );
\m_bus_adr_o[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(0),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(1),
      O => D(1)
    );
\m_bus_adr_o[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(1),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(2),
      O => D(2)
    );
\m_bus_adr_o[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(2),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(3),
      O => D(3)
    );
\m_bus_adr_o[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(3),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(4),
      O => D(4)
    );
\m_bus_adr_o[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(4),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(5),
      O => D(5)
    );
\m_bus_adr_o[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(5),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(6),
      O => D(6)
    );
\m_bus_adr_o[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_bus_adr_o0(6),
      I1 => \m_bus_adr_o1__0\,
      I2 => \m_bus_adr_o_reg[31]\(7),
      O => D(7)
    );
m_bus_error_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => m_bus_error_reg,
      I1 => m_bus_error_i_2_n_0,
      I2 => m_bus_error,
      I3 => reset05_out,
      O => cmd_start_reg
    );
m_bus_error_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8FFA8FFA8A8A8"
    )
        port map (
      I0 => \fifo_we0__0\,
      I1 => m_axi_rresp(1),
      I2 => m_axi_rresp(0),
      I3 => \m_axi_bresp_cnt3__0\,
      I4 => m_axi_bresp(1),
      I5 => m_axi_bresp(0),
      O => m_bus_error_i_2_n_0
    );
\s_axi_rdata[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B391A28000000000"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]\(2),
      I1 => \s_axi_rdata_reg[0]\(3),
      I2 => \data_int_status_reg0__2\,
      I3 => \s_axi_rdata[0]_i_5_0\,
      I4 => \s_axi_rdata[1]_i_5_0\(0),
      I5 => \s_axi_rdata_reg[0]\(1),
      O => \s_axi_rdata[0]_i_10_n_0\
    );
\s_axi_rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAFAA00000000"
    )
        port map (
      I0 => \s_axi_rdata[0]_i_10_n_0\,
      I1 => clock_data_in_reg(0),
      I2 => \s_axi_rdata_reg[0]_0\,
      I3 => \s_axi_rdata_reg[1]\(0),
      I4 => \s_axi_rdata_reg[0]\(3),
      I5 => \s_axi_rdata_reg[0]\(0),
      O => \clock_divider_reg_reg[0]\
    );
\s_axi_rdata[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B391A28000000000"
    )
        port map (
      I0 => \s_axi_rdata_reg[0]\(2),
      I1 => \s_axi_rdata_reg[0]\(3),
      I2 => data_int_status(1),
      I3 => controller_setting_reg(0),
      I4 => \s_axi_rdata[1]_i_5_0\(1),
      I5 => \s_axi_rdata_reg[0]\(1),
      O => \s_axi_rdata[1]_i_10_n_0\
    );
\s_axi_rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAFAA00000000"
    )
        port map (
      I0 => \s_axi_rdata[1]_i_10_n_0\,
      I1 => clock_data_in_reg(1),
      I2 => \s_axi_rdata_reg[0]_0\,
      I3 => \s_axi_rdata_reg[1]\(1),
      I4 => \s_axi_rdata_reg[0]\(3),
      I5 => \s_axi_rdata_reg[0]\(0),
      O => \clock_divider_reg_reg[1]\
    );
\s_axi_rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000C000A0000000"
    )
        port map (
      I0 => data_int_status(2),
      I1 => \s_axi_rdata[2]_i_3\(0),
      I2 => \s_axi_rdata_reg[0]\(3),
      I3 => \s_axi_rdata_reg[0]\(0),
      I4 => \s_axi_rdata_reg[0]\(1),
      I5 => \s_axi_rdata_reg[0]\(2),
      O => \int_status_reg[2]_0\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg[1]_0\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state__0\(3),
      O => p_0_in(1)
    );
\state[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d_write\,
      I1 => \^d_read\,
      O => d_write_reg_0
    );
\state[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \state_reg[1]_0\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state__0\(3),
      O => p_0_in(2)
    );
\state[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8A8A8A8A8"
    )
        port map (
      I0 => \state_inferred__1/i__n_0\,
      I1 => \state[3]_i_3_n_0\,
      I2 => \state[3]_i_4_n_0\,
      I3 => \state[3]_i_5_n_0\,
      I4 => \int_status1__2\,
      I5 => \state__0\(3),
      O => \state[3]_i_1__1_n_0\
    );
\state[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[1]\,
      O => p_0_in(3)
    );
\state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \^fifo_data_len\(6),
      I2 => data_busy,
      I3 => \state_reg_n_0_[2]\,
      O => \state[3]_i_3_n_0\
    );
\state[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \state_reg[1]_0\,
      I1 => \state_reg[0]_0\,
      I2 => \state__0\(0),
      O => \state[3]_i_4_n_0\
    );
\state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^m_axi_write\,
      I1 => \^fifo_full__12\,
      I2 => \^en_tx_fifo\,
      I3 => \^fifo_empty__12\,
      I4 => \^co\(0),
      I5 => \^watchdog_enable_reg_0\,
      O => \state[3]_i_5_n_0\
    );
\state[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => reset05_out,
      I1 => \^d_read\,
      I2 => \^d_write\,
      I3 => clock_posedge,
      O => SR(0)
    );
\state_inferred__1/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01160000"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state__0\(3),
      I4 => clock_posedge,
      O => \state_inferred__1/i__n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \state[3]_i_1__1_n_0\,
      D => \state__0\(3),
      Q => \state__0\(0),
      S => reset05_out
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[3]_i_1__1_n_0\,
      D => p_0_in(1),
      Q => \state_reg_n_0_[1]\,
      R => reset05_out
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[3]_i_1__1_n_0\,
      D => p_0_in(2),
      Q => \state_reg_n_0_[2]\,
      R => reset05_out
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[3]_i_1__1_n_0\,
      D => p_0_in(3),
      Q => \state__0\(3),
      R => reset05_out
    );
\watchdog[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \watchdog_reg_n_0_[0]\,
      O => \watchdog[0]_i_1__0_n_0\
    );
\watchdog[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(10),
      O => \watchdog[10]_i_1__0_n_0\
    );
\watchdog[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(11),
      O => \watchdog[11]_i_1__0_n_0\
    );
\watchdog[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(12),
      O => \watchdog[12]_i_1__0_n_0\
    );
\watchdog[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(13),
      O => \watchdog[13]_i_1__0_n_0\
    );
\watchdog[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(14),
      O => \watchdog[14]_i_1__0_n_0\
    );
\watchdog[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(15),
      O => \watchdog[15]_i_1__0_n_0\
    );
\watchdog[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(16),
      O => \watchdog[16]_i_1__0_n_0\
    );
\watchdog[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(17),
      O => \watchdog[17]_i_1__0_n_0\
    );
\watchdog[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(18),
      O => \watchdog[18]_i_1__0_n_0\
    );
\watchdog[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(19),
      O => \watchdog[19]_i_1__0_n_0\
    );
\watchdog[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(1),
      O => \watchdog[1]_i_1__0_n_0\
    );
\watchdog[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(20),
      O => \watchdog[20]_i_1__0_n_0\
    );
\watchdog[21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(21),
      O => \watchdog[21]_i_1__0_n_0\
    );
\watchdog[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(22),
      O => \watchdog[22]_i_1__0_n_0\
    );
\watchdog[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(23),
      O => \watchdog[23]_i_1__0_n_0\
    );
\watchdog[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(24),
      O => \watchdog[24]_i_1__0_n_0\
    );
\watchdog[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(25),
      O => \watchdog[25]_i_1_n_0\
    );
\watchdog[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(26),
      O => \watchdog[26]_i_1_n_0\
    );
\watchdog[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808280808"
    )
        port map (
      I0 => \watchdog[27]_i_3_n_0\,
      I1 => \state__0\(0),
      I2 => \state__0\(3),
      I3 => \int_status1__2\,
      I4 => \^watchdog_enable_reg_0\,
      I5 => \state[3]_i_5_n_0\,
      O => \watchdog[27]_i_1_n_0\
    );
\watchdog[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(27),
      O => \watchdog[27]_i_2_n_0\
    );
\watchdog[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[2]\,
      O => \watchdog[27]_i_3_n_0\
    );
\watchdog[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(2),
      O => \watchdog[2]_i_1__0_n_0\
    );
\watchdog[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(3),
      O => \watchdog[3]_i_1__0_n_0\
    );
\watchdog[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(4),
      O => \watchdog[4]_i_1__0_n_0\
    );
\watchdog[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(5),
      O => \watchdog[5]_i_1__0_n_0\
    );
\watchdog[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(6),
      O => \watchdog[6]_i_1__0_n_0\
    );
\watchdog[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(7),
      O => \watchdog[7]_i_1__0_n_0\
    );
\watchdog[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(8),
      O => \watchdog[8]_i_1__0_n_0\
    );
\watchdog[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => in7(9),
      O => \watchdog[9]_i_1__0_n_0\
    );
\watchdog_enable_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \watchdog_enable_i_2__0_n_0\,
      I1 => \state__0\(0),
      I2 => clock_posedge,
      I3 => \state__0\(3),
      I4 => p_0_in(3),
      I5 => \^watchdog_enable_reg_0\,
      O => \watchdog_enable_i_1__0_n_0\
    );
\watchdog_enable_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \watchdog_enable_i_3__0_n_0\,
      I1 => watchdog_enable_reg_1(27),
      I2 => watchdog_enable_reg_1(25),
      I3 => \watchdog_enable_i_4__0_n_0\,
      I4 => \watchdog_enable_i_5__0_n_0\,
      O => \watchdog_enable_i_2__0_n_0\
    );
\watchdog_enable_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => watchdog_enable_reg_1(19),
      I1 => watchdog_enable_reg_1(14),
      I2 => watchdog_enable_reg_1(20),
      I3 => watchdog_enable_reg_1(18),
      I4 => \watchdog_enable_i_6__0_n_0\,
      O => \watchdog_enable_i_3__0_n_0\
    );
\watchdog_enable_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \watchdog_enable_i_7__0_n_0\,
      I1 => watchdog_enable_reg_1(1),
      I2 => watchdog_enable_reg_1(0),
      I3 => watchdog_enable_reg_1(3),
      I4 => watchdog_enable_reg_1(2),
      I5 => watchdog_enable_i_8_n_0,
      O => \watchdog_enable_i_4__0_n_0\
    );
\watchdog_enable_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => watchdog_enable_reg_1(21),
      I1 => watchdog_enable_reg_1(24),
      I2 => watchdog_enable_reg_1(26),
      I3 => watchdog_enable_reg_1(22),
      O => \watchdog_enable_i_5__0_n_0\
    );
\watchdog_enable_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => watchdog_enable_reg_1(16),
      I1 => watchdog_enable_reg_1(15),
      I2 => watchdog_enable_reg_1(23),
      I3 => watchdog_enable_reg_1(17),
      O => \watchdog_enable_i_6__0_n_0\
    );
\watchdog_enable_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => watchdog_enable_reg_1(7),
      I1 => watchdog_enable_reg_1(6),
      I2 => watchdog_enable_reg_1(5),
      I3 => watchdog_enable_reg_1(4),
      O => \watchdog_enable_i_7__0_n_0\
    );
watchdog_enable_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => watchdog_enable_reg_1(8),
      I1 => watchdog_enable_reg_1(9),
      I2 => watchdog_enable_reg_1(10),
      I3 => watchdog_enable_reg_1(11),
      I4 => watchdog_enable_reg_1(13),
      I5 => watchdog_enable_reg_1(12),
      O => watchdog_enable_i_8_n_0
    );
watchdog_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \watchdog_enable_i_1__0_n_0\,
      Q => \^watchdog_enable_reg_0\,
      R => reset05_out
    );
\watchdog_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[0]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[0]\,
      R => reset05_out
    );
\watchdog_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[10]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[10]\,
      R => reset05_out
    );
\watchdog_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[11]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[11]\,
      R => reset05_out
    );
\watchdog_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[12]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[12]\,
      R => reset05_out
    );
\watchdog_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[8]_i_2__0_n_0\,
      CO(3) => \watchdog_reg[12]_i_2__0_n_0\,
      CO(2) => \watchdog_reg[12]_i_2__0_n_1\,
      CO(1) => \watchdog_reg[12]_i_2__0_n_2\,
      CO(0) => \watchdog_reg[12]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in7(12 downto 9),
      S(3) => \watchdog_reg_n_0_[12]\,
      S(2) => \watchdog_reg_n_0_[11]\,
      S(1) => \watchdog_reg_n_0_[10]\,
      S(0) => \watchdog_reg_n_0_[9]\
    );
\watchdog_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[13]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[13]\,
      R => reset05_out
    );
\watchdog_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[14]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[14]\,
      R => reset05_out
    );
\watchdog_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[15]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[15]\,
      R => reset05_out
    );
\watchdog_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[16]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[16]\,
      R => reset05_out
    );
\watchdog_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[12]_i_2__0_n_0\,
      CO(3) => \watchdog_reg[16]_i_2__0_n_0\,
      CO(2) => \watchdog_reg[16]_i_2__0_n_1\,
      CO(1) => \watchdog_reg[16]_i_2__0_n_2\,
      CO(0) => \watchdog_reg[16]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in7(16 downto 13),
      S(3) => \watchdog_reg_n_0_[16]\,
      S(2) => \watchdog_reg_n_0_[15]\,
      S(1) => \watchdog_reg_n_0_[14]\,
      S(0) => \watchdog_reg_n_0_[13]\
    );
\watchdog_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[17]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[17]\,
      R => reset05_out
    );
\watchdog_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[18]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[18]\,
      R => reset05_out
    );
\watchdog_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[19]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[19]\,
      R => reset05_out
    );
\watchdog_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[1]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[1]\,
      R => reset05_out
    );
\watchdog_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[20]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[20]\,
      R => reset05_out
    );
\watchdog_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[16]_i_2__0_n_0\,
      CO(3) => \watchdog_reg[20]_i_2__0_n_0\,
      CO(2) => \watchdog_reg[20]_i_2__0_n_1\,
      CO(1) => \watchdog_reg[20]_i_2__0_n_2\,
      CO(0) => \watchdog_reg[20]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in7(20 downto 17),
      S(3) => \watchdog_reg_n_0_[20]\,
      S(2) => \watchdog_reg_n_0_[19]\,
      S(1) => \watchdog_reg_n_0_[18]\,
      S(0) => \watchdog_reg_n_0_[17]\
    );
\watchdog_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[21]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[21]\,
      R => reset05_out
    );
\watchdog_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[22]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[22]\,
      R => reset05_out
    );
\watchdog_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[23]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[23]\,
      R => reset05_out
    );
\watchdog_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[24]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[24]\,
      R => reset05_out
    );
\watchdog_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[20]_i_2__0_n_0\,
      CO(3) => \watchdog_reg[24]_i_2_n_0\,
      CO(2) => \watchdog_reg[24]_i_2_n_1\,
      CO(1) => \watchdog_reg[24]_i_2_n_2\,
      CO(0) => \watchdog_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in7(24 downto 21),
      S(3) => \watchdog_reg_n_0_[24]\,
      S(2) => \watchdog_reg_n_0_[23]\,
      S(1) => \watchdog_reg_n_0_[22]\,
      S(0) => \watchdog_reg_n_0_[21]\
    );
\watchdog_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[25]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[25]\,
      R => reset05_out
    );
\watchdog_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[26]_i_1_n_0\,
      Q => \watchdog_reg_n_0_[26]\,
      R => reset05_out
    );
\watchdog_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[27]_i_2_n_0\,
      Q => \watchdog_reg_n_0_[27]\,
      R => reset05_out
    );
\watchdog_reg[27]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[24]_i_2_n_0\,
      CO(3 downto 2) => \NLW_watchdog_reg[27]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \watchdog_reg[27]_i_4_n_2\,
      CO(0) => \watchdog_reg[27]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_watchdog_reg[27]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => in7(27 downto 25),
      S(3) => '0',
      S(2) => \watchdog_reg_n_0_[27]\,
      S(1) => \watchdog_reg_n_0_[26]\,
      S(0) => \watchdog_reg_n_0_[25]\
    );
\watchdog_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[2]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[2]\,
      R => reset05_out
    );
\watchdog_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[3]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[3]\,
      R => reset05_out
    );
\watchdog_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[4]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[4]\,
      R => reset05_out
    );
\watchdog_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \watchdog_reg[4]_i_2__0_n_0\,
      CO(2) => \watchdog_reg[4]_i_2__0_n_1\,
      CO(1) => \watchdog_reg[4]_i_2__0_n_2\,
      CO(0) => \watchdog_reg[4]_i_2__0_n_3\,
      CYINIT => \watchdog_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in7(4 downto 1),
      S(3) => \watchdog_reg_n_0_[4]\,
      S(2) => \watchdog_reg_n_0_[3]\,
      S(1) => \watchdog_reg_n_0_[2]\,
      S(0) => \watchdog_reg_n_0_[1]\
    );
\watchdog_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[5]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[5]\,
      R => reset05_out
    );
\watchdog_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[6]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[6]\,
      R => reset05_out
    );
\watchdog_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[7]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[7]\,
      R => reset05_out
    );
\watchdog_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[8]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[8]\,
      R => reset05_out
    );
\watchdog_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \watchdog_reg[4]_i_2__0_n_0\,
      CO(3) => \watchdog_reg[8]_i_2__0_n_0\,
      CO(2) => \watchdog_reg[8]_i_2__0_n_1\,
      CO(1) => \watchdog_reg[8]_i_2__0_n_2\,
      CO(0) => \watchdog_reg[8]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in7(8 downto 5),
      S(3) => \watchdog_reg_n_0_[8]\,
      S(2) => \watchdog_reg_n_0_[7]\,
      S(1) => \watchdog_reg_n_0_[6]\,
      S(0) => \watchdog_reg_n_0_[5]\
    );
\watchdog_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \watchdog[27]_i_1_n_0\,
      D => \watchdog[9]_i_1__0_n_0\,
      Q => \watchdog_reg_n_0_[9]\,
      R => reset05_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_SD_0_sd_cmd_serial_host is
  port (
    cmd_crc_ok : out STD_LOGIC;
    cmd_index_ok : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    crc_match_reg_0 : out STD_LOGIC;
    cmd_finish : out STD_LOGIC;
    sd_cmd_o : out STD_LOGIC;
    crc_bit_reg_0 : out STD_LOGIC;
    crc_enable_reg_0 : out STD_LOGIC;
    sd_cmd_oe : out STD_LOGIC;
    crc_ok_reg_0 : out STD_LOGIC;
    \state_reg[7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \state_reg[5]_0\ : out STD_LOGIC;
    \response_reg[119]_0\ : out STD_LOGIC_VECTOR ( 119 downto 0 );
    \state_reg[4]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_o0_out : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[5]_1\ : out STD_LOGIC;
    \state_reg[3]_0\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    \counter_reg[29]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock_posedge_reg : out STD_LOGIC;
    \state_reg[2]_1\ : out STD_LOGIC;
    \counter_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : out STD_LOGIC;
    crc_bit : out STD_LOGIC;
    \counter_reg[3]_0\ : out STD_LOGIC;
    \counter_reg[0]_0\ : out STD_LOGIC;
    \state_reg[5]_2\ : out STD_LOGIC;
    \state_reg[4]_1\ : out STD_LOGIC;
    crc_enable : out STD_LOGIC;
    \state_reg[4]_2\ : out STD_LOGIC;
    \CRC_reg[5]\ : out STD_LOGIC;
    reset0 : in STD_LOGIC;
    clock : in STD_LOGIC;
    clock_data_in : in STD_LOGIC;
    sd_cmd_i : in STD_LOGIC;
    cmd_setting : in STD_LOGIC_VECTOR ( 1 downto 0 );
    crc_rst_reg_0 : in STD_LOGIC;
    crc_match_reg_1 : in STD_LOGIC;
    finish_reg_0 : in STD_LOGIC;
    cmd_o_reg_0 : in STD_LOGIC;
    crc_bit_reg_1 : in STD_LOGIC;
    crc_enable_reg_1 : in STD_LOGIC;
    \response_01__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmd_buff_reg[38]_0\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    clock_posedge : in STD_LOGIC;
    cmd_start_tx : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_SD_0_sd_cmd_serial_host : entity is "sd_cmd_serial_host";
end riscv_SD_0_sd_cmd_serial_host;

architecture STRUCTURE of riscv_SD_0_sd_cmd_serial_host is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^clock_posedge_reg\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[0]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[10]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[11]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[12]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[13]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[14]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[15]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[16]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[17]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[18]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[19]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[1]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[20]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[21]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[22]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[23]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[24]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[25]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[26]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[27]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[28]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[29]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[2]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[30]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[31]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[38]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[3]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[4]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[5]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[6]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[7]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[8]\ : STD_LOGIC;
  signal \cmd_buff_reg_n_0_[9]\ : STD_LOGIC;
  signal \^cmd_crc_ok\ : STD_LOGIC;
  signal \^cmd_finish\ : STD_LOGIC;
  signal \^cmd_index_ok\ : STD_LOGIC;
  signal cmd_o_i_10_n_0 : STD_LOGIC;
  signal cmd_o_i_11_n_0 : STD_LOGIC;
  signal cmd_o_i_12_n_0 : STD_LOGIC;
  signal cmd_o_i_13_n_0 : STD_LOGIC;
  signal cmd_o_i_14_n_0 : STD_LOGIC;
  signal cmd_o_i_15_n_0 : STD_LOGIC;
  signal cmd_o_i_17_n_0 : STD_LOGIC;
  signal cmd_o_i_18_n_0 : STD_LOGIC;
  signal cmd_o_i_19_n_0 : STD_LOGIC;
  signal cmd_o_i_20_n_0 : STD_LOGIC;
  signal cmd_o_i_21_n_0 : STD_LOGIC;
  signal cmd_o_i_22_n_0 : STD_LOGIC;
  signal cmd_o_i_23_n_0 : STD_LOGIC;
  signal cmd_o_i_24_n_0 : STD_LOGIC;
  signal cmd_o_i_25_n_0 : STD_LOGIC;
  signal cmd_o_i_26_n_0 : STD_LOGIC;
  signal cmd_o_i_27_n_0 : STD_LOGIC;
  signal cmd_o_i_28_n_0 : STD_LOGIC;
  signal cmd_o_i_29_n_0 : STD_LOGIC;
  signal cmd_o_i_30_n_0 : STD_LOGIC;
  signal cmd_o_i_32_n_0 : STD_LOGIC;
  signal cmd_o_i_33_n_0 : STD_LOGIC;
  signal cmd_o_i_34_n_0 : STD_LOGIC;
  signal cmd_o_i_35_n_0 : STD_LOGIC;
  signal cmd_o_i_36_n_0 : STD_LOGIC;
  signal cmd_o_i_37_n_0 : STD_LOGIC;
  signal cmd_o_i_38_n_0 : STD_LOGIC;
  signal cmd_o_i_39_n_0 : STD_LOGIC;
  signal cmd_o_i_40_n_0 : STD_LOGIC;
  signal cmd_o_i_41_n_0 : STD_LOGIC;
  signal cmd_o_i_9_n_0 : STD_LOGIC;
  signal cmd_o_reg_i_16_n_0 : STD_LOGIC;
  signal cmd_o_reg_i_16_n_1 : STD_LOGIC;
  signal cmd_o_reg_i_16_n_2 : STD_LOGIC;
  signal cmd_o_reg_i_16_n_3 : STD_LOGIC;
  signal cmd_o_reg_i_31_n_0 : STD_LOGIC;
  signal cmd_o_reg_i_31_n_1 : STD_LOGIC;
  signal cmd_o_reg_i_31_n_2 : STD_LOGIC;
  signal cmd_o_reg_i_31_n_3 : STD_LOGIC;
  signal cmd_o_reg_i_3_n_2 : STD_LOGIC;
  signal cmd_o_reg_i_3_n_3 : STD_LOGIC;
  signal cmd_o_reg_i_8_n_0 : STD_LOGIC;
  signal cmd_o_reg_i_8_n_1 : STD_LOGIC;
  signal cmd_o_reg_i_8_n_2 : STD_LOGIC;
  signal cmd_o_reg_i_8_n_3 : STD_LOGIC;
  signal cmd_oe1_out : STD_LOGIC;
  signal cmd_oe_inv_i_10_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_11_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_12_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_13_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_14_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_15_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_16_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_17_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_19_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_1_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_20_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_21_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_22_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_23_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_24_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_26_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_27_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_28_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_29_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_30_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_31_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_32_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_33_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_34_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_35_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_36_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_3_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_4_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_6_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_7_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_8_n_0 : STD_LOGIC;
  signal cmd_oe_inv_i_9_n_0 : STD_LOGIC;
  signal cmd_oe_reg_inv_i_18_n_0 : STD_LOGIC;
  signal cmd_oe_reg_inv_i_18_n_1 : STD_LOGIC;
  signal cmd_oe_reg_inv_i_18_n_2 : STD_LOGIC;
  signal cmd_oe_reg_inv_i_18_n_3 : STD_LOGIC;
  signal cmd_oe_reg_inv_i_25_n_0 : STD_LOGIC;
  signal cmd_oe_reg_inv_i_25_n_1 : STD_LOGIC;
  signal cmd_oe_reg_inv_i_25_n_2 : STD_LOGIC;
  signal cmd_oe_reg_inv_i_25_n_3 : STD_LOGIC;
  signal cmd_oe_reg_inv_i_2_n_0 : STD_LOGIC;
  signal cmd_oe_reg_inv_i_2_n_1 : STD_LOGIC;
  signal cmd_oe_reg_inv_i_2_n_2 : STD_LOGIC;
  signal cmd_oe_reg_inv_i_2_n_3 : STD_LOGIC;
  signal cmd_oe_reg_inv_i_5_n_0 : STD_LOGIC;
  signal cmd_oe_reg_inv_i_5_n_1 : STD_LOGIC;
  signal cmd_oe_reg_inv_i_5_n_2 : STD_LOGIC;
  signal cmd_oe_reg_inv_i_5_n_3 : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \^counter_reg[29]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^counter_reg[31]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \counter_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \counter_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \^counter_reg[3]_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \counter_reg_n_0_[9]\ : STD_LOGIC;
  signal crc_bit_i_10_n_0 : STD_LOGIC;
  signal crc_bit_i_11_n_0 : STD_LOGIC;
  signal crc_bit_i_12_n_0 : STD_LOGIC;
  signal crc_bit_i_13_n_0 : STD_LOGIC;
  signal crc_bit_i_15_n_0 : STD_LOGIC;
  signal crc_bit_i_16_n_0 : STD_LOGIC;
  signal crc_bit_i_17_n_0 : STD_LOGIC;
  signal crc_bit_i_18_n_0 : STD_LOGIC;
  signal crc_bit_i_19_n_0 : STD_LOGIC;
  signal crc_bit_i_20_n_0 : STD_LOGIC;
  signal crc_bit_i_21_n_0 : STD_LOGIC;
  signal crc_bit_i_22_n_0 : STD_LOGIC;
  signal crc_bit_i_23_n_0 : STD_LOGIC;
  signal crc_bit_i_24_n_0 : STD_LOGIC;
  signal crc_bit_i_25_n_0 : STD_LOGIC;
  signal crc_bit_i_26_n_0 : STD_LOGIC;
  signal crc_bit_i_27_n_0 : STD_LOGIC;
  signal crc_bit_i_28_n_0 : STD_LOGIC;
  signal crc_bit_i_29_n_0 : STD_LOGIC;
  signal crc_bit_i_31_n_0 : STD_LOGIC;
  signal crc_bit_i_32_n_0 : STD_LOGIC;
  signal crc_bit_i_33_n_0 : STD_LOGIC;
  signal crc_bit_i_34_n_0 : STD_LOGIC;
  signal crc_bit_i_36_n_0 : STD_LOGIC;
  signal crc_bit_i_37_n_0 : STD_LOGIC;
  signal crc_bit_i_38_n_0 : STD_LOGIC;
  signal crc_bit_i_39_n_0 : STD_LOGIC;
  signal crc_bit_i_40_n_0 : STD_LOGIC;
  signal crc_bit_i_41_n_0 : STD_LOGIC;
  signal crc_bit_i_42_n_0 : STD_LOGIC;
  signal crc_bit_i_43_n_0 : STD_LOGIC;
  signal crc_bit_i_44_n_0 : STD_LOGIC;
  signal crc_bit_i_45_n_0 : STD_LOGIC;
  signal crc_bit_i_46_n_0 : STD_LOGIC;
  signal crc_bit_i_6_n_0 : STD_LOGIC;
  signal crc_bit_i_8_n_0 : STD_LOGIC;
  signal crc_bit_i_9_n_0 : STD_LOGIC;
  signal \^crc_bit_reg_0\ : STD_LOGIC;
  signal crc_bit_reg_i_14_n_0 : STD_LOGIC;
  signal crc_bit_reg_i_14_n_1 : STD_LOGIC;
  signal crc_bit_reg_i_14_n_2 : STD_LOGIC;
  signal crc_bit_reg_i_14_n_3 : STD_LOGIC;
  signal crc_bit_reg_i_30_n_0 : STD_LOGIC;
  signal crc_bit_reg_i_30_n_1 : STD_LOGIC;
  signal crc_bit_reg_i_30_n_2 : STD_LOGIC;
  signal crc_bit_reg_i_30_n_3 : STD_LOGIC;
  signal crc_bit_reg_i_35_n_0 : STD_LOGIC;
  signal crc_bit_reg_i_35_n_1 : STD_LOGIC;
  signal crc_bit_reg_i_35_n_2 : STD_LOGIC;
  signal crc_bit_reg_i_35_n_3 : STD_LOGIC;
  signal crc_bit_reg_i_7_n_1 : STD_LOGIC;
  signal crc_bit_reg_i_7_n_2 : STD_LOGIC;
  signal crc_bit_reg_i_7_n_3 : STD_LOGIC;
  signal crc_enable1 : STD_LOGIC;
  signal crc_enable_i_10_n_0 : STD_LOGIC;
  signal crc_enable_i_11_n_0 : STD_LOGIC;
  signal crc_enable_i_12_n_0 : STD_LOGIC;
  signal crc_enable_i_13_n_0 : STD_LOGIC;
  signal crc_enable_i_14_n_0 : STD_LOGIC;
  signal crc_enable_i_15_n_0 : STD_LOGIC;
  signal crc_enable_i_17_n_0 : STD_LOGIC;
  signal crc_enable_i_18_n_0 : STD_LOGIC;
  signal crc_enable_i_19_n_0 : STD_LOGIC;
  signal crc_enable_i_20_n_0 : STD_LOGIC;
  signal crc_enable_i_21_n_0 : STD_LOGIC;
  signal crc_enable_i_22_n_0 : STD_LOGIC;
  signal crc_enable_i_23_n_0 : STD_LOGIC;
  signal crc_enable_i_24_n_0 : STD_LOGIC;
  signal crc_enable_i_26_n_0 : STD_LOGIC;
  signal crc_enable_i_27_n_0 : STD_LOGIC;
  signal crc_enable_i_28_n_0 : STD_LOGIC;
  signal crc_enable_i_29_n_0 : STD_LOGIC;
  signal crc_enable_i_30_n_0 : STD_LOGIC;
  signal crc_enable_i_31_n_0 : STD_LOGIC;
  signal crc_enable_i_32_n_0 : STD_LOGIC;
  signal crc_enable_i_33_n_0 : STD_LOGIC;
  signal crc_enable_i_34_n_0 : STD_LOGIC;
  signal crc_enable_i_35_n_0 : STD_LOGIC;
  signal crc_enable_i_36_n_0 : STD_LOGIC;
  signal crc_enable_i_37_n_0 : STD_LOGIC;
  signal crc_enable_i_38_n_0 : STD_LOGIC;
  signal crc_enable_i_39_n_0 : STD_LOGIC;
  signal crc_enable_i_40_n_0 : STD_LOGIC;
  signal crc_enable_i_7_n_0 : STD_LOGIC;
  signal crc_enable_i_8_n_0 : STD_LOGIC;
  signal \^crc_enable_reg_0\ : STD_LOGIC;
  signal crc_enable_reg_i_16_n_0 : STD_LOGIC;
  signal crc_enable_reg_i_16_n_1 : STD_LOGIC;
  signal crc_enable_reg_i_16_n_2 : STD_LOGIC;
  signal crc_enable_reg_i_16_n_3 : STD_LOGIC;
  signal crc_enable_reg_i_25_n_0 : STD_LOGIC;
  signal crc_enable_reg_i_25_n_1 : STD_LOGIC;
  signal crc_enable_reg_i_25_n_2 : STD_LOGIC;
  signal crc_enable_reg_i_25_n_3 : STD_LOGIC;
  signal crc_enable_reg_i_6_n_1 : STD_LOGIC;
  signal crc_enable_reg_i_6_n_2 : STD_LOGIC;
  signal crc_enable_reg_i_6_n_3 : STD_LOGIC;
  signal crc_enable_reg_i_9_n_0 : STD_LOGIC;
  signal crc_enable_reg_i_9_n_1 : STD_LOGIC;
  signal crc_enable_reg_i_9_n_2 : STD_LOGIC;
  signal crc_enable_reg_i_9_n_3 : STD_LOGIC;
  signal crc_in1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal crc_in2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \crc_in[0]_i_1_n_0\ : STD_LOGIC;
  signal \crc_in[1]_i_1_n_0\ : STD_LOGIC;
  signal \crc_in[2]_i_1_n_0\ : STD_LOGIC;
  signal \crc_in[3]_i_1_n_0\ : STD_LOGIC;
  signal \crc_in[4]_i_1_n_0\ : STD_LOGIC;
  signal \crc_in[5]_i_1_n_0\ : STD_LOGIC;
  signal \crc_in[5]_i_2_n_0\ : STD_LOGIC;
  signal \crc_in[6]_i_1_n_0\ : STD_LOGIC;
  signal \crc_in[6]_i_5_n_0\ : STD_LOGIC;
  signal \crc_in__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal crc_match_i_10_n_0 : STD_LOGIC;
  signal crc_match_i_11_n_0 : STD_LOGIC;
  signal crc_match_i_13_n_0 : STD_LOGIC;
  signal crc_match_i_14_n_0 : STD_LOGIC;
  signal crc_match_i_15_n_0 : STD_LOGIC;
  signal crc_match_i_16_n_0 : STD_LOGIC;
  signal crc_match_i_18_n_0 : STD_LOGIC;
  signal crc_match_i_19_n_0 : STD_LOGIC;
  signal crc_match_i_20_n_0 : STD_LOGIC;
  signal crc_match_i_21_n_0 : STD_LOGIC;
  signal crc_match_i_23_n_0 : STD_LOGIC;
  signal crc_match_i_24_n_0 : STD_LOGIC;
  signal crc_match_i_25_n_0 : STD_LOGIC;
  signal crc_match_i_26_n_0 : STD_LOGIC;
  signal crc_match_i_29_n_0 : STD_LOGIC;
  signal crc_match_i_30_n_0 : STD_LOGIC;
  signal crc_match_i_31_n_0 : STD_LOGIC;
  signal crc_match_i_32_n_0 : STD_LOGIC;
  signal crc_match_i_33_n_0 : STD_LOGIC;
  signal crc_match_i_34_n_0 : STD_LOGIC;
  signal crc_match_i_35_n_0 : STD_LOGIC;
  signal crc_match_i_36_n_0 : STD_LOGIC;
  signal crc_match_i_37_n_0 : STD_LOGIC;
  signal crc_match_i_38_n_0 : STD_LOGIC;
  signal crc_match_i_41_n_0 : STD_LOGIC;
  signal crc_match_i_42_n_0 : STD_LOGIC;
  signal crc_match_i_43_n_0 : STD_LOGIC;
  signal crc_match_i_44_n_0 : STD_LOGIC;
  signal crc_match_i_45_n_0 : STD_LOGIC;
  signal crc_match_i_46_n_0 : STD_LOGIC;
  signal crc_match_i_47_n_0 : STD_LOGIC;
  signal crc_match_i_48_n_0 : STD_LOGIC;
  signal crc_match_i_51_n_0 : STD_LOGIC;
  signal crc_match_i_52_n_0 : STD_LOGIC;
  signal crc_match_i_53_n_0 : STD_LOGIC;
  signal crc_match_i_54_n_0 : STD_LOGIC;
  signal crc_match_i_55_n_0 : STD_LOGIC;
  signal crc_match_i_56_n_0 : STD_LOGIC;
  signal crc_match_i_57_n_0 : STD_LOGIC;
  signal crc_match_i_58_n_0 : STD_LOGIC;
  signal crc_match_i_59_n_0 : STD_LOGIC;
  signal crc_match_i_60_n_0 : STD_LOGIC;
  signal crc_match_i_61_n_0 : STD_LOGIC;
  signal crc_match_i_62_n_0 : STD_LOGIC;
  signal crc_match_i_63_n_0 : STD_LOGIC;
  signal crc_match_i_64_n_0 : STD_LOGIC;
  signal crc_match_i_65_n_0 : STD_LOGIC;
  signal crc_match_i_66_n_0 : STD_LOGIC;
  signal crc_match_i_8_n_0 : STD_LOGIC;
  signal crc_match_i_9_n_0 : STD_LOGIC;
  signal \^crc_match_reg_0\ : STD_LOGIC;
  signal crc_match_reg_i_12_n_0 : STD_LOGIC;
  signal crc_match_reg_i_12_n_1 : STD_LOGIC;
  signal crc_match_reg_i_12_n_2 : STD_LOGIC;
  signal crc_match_reg_i_12_n_3 : STD_LOGIC;
  signal crc_match_reg_i_17_n_0 : STD_LOGIC;
  signal crc_match_reg_i_17_n_1 : STD_LOGIC;
  signal crc_match_reg_i_17_n_2 : STD_LOGIC;
  signal crc_match_reg_i_17_n_3 : STD_LOGIC;
  signal crc_match_reg_i_22_n_0 : STD_LOGIC;
  signal crc_match_reg_i_22_n_1 : STD_LOGIC;
  signal crc_match_reg_i_22_n_2 : STD_LOGIC;
  signal crc_match_reg_i_22_n_3 : STD_LOGIC;
  signal crc_match_reg_i_27_n_0 : STD_LOGIC;
  signal crc_match_reg_i_27_n_1 : STD_LOGIC;
  signal crc_match_reg_i_27_n_2 : STD_LOGIC;
  signal crc_match_reg_i_27_n_3 : STD_LOGIC;
  signal crc_match_reg_i_28_n_0 : STD_LOGIC;
  signal crc_match_reg_i_28_n_1 : STD_LOGIC;
  signal crc_match_reg_i_28_n_2 : STD_LOGIC;
  signal crc_match_reg_i_28_n_3 : STD_LOGIC;
  signal crc_match_reg_i_39_n_0 : STD_LOGIC;
  signal crc_match_reg_i_39_n_1 : STD_LOGIC;
  signal crc_match_reg_i_39_n_2 : STD_LOGIC;
  signal crc_match_reg_i_39_n_3 : STD_LOGIC;
  signal crc_match_reg_i_3_n_1 : STD_LOGIC;
  signal crc_match_reg_i_3_n_2 : STD_LOGIC;
  signal crc_match_reg_i_3_n_3 : STD_LOGIC;
  signal crc_match_reg_i_40_n_0 : STD_LOGIC;
  signal crc_match_reg_i_40_n_1 : STD_LOGIC;
  signal crc_match_reg_i_40_n_2 : STD_LOGIC;
  signal crc_match_reg_i_40_n_3 : STD_LOGIC;
  signal crc_match_reg_i_49_n_0 : STD_LOGIC;
  signal crc_match_reg_i_49_n_1 : STD_LOGIC;
  signal crc_match_reg_i_49_n_2 : STD_LOGIC;
  signal crc_match_reg_i_49_n_3 : STD_LOGIC;
  signal crc_match_reg_i_50_n_0 : STD_LOGIC;
  signal crc_match_reg_i_50_n_1 : STD_LOGIC;
  signal crc_match_reg_i_50_n_2 : STD_LOGIC;
  signal crc_match_reg_i_50_n_3 : STD_LOGIC;
  signal crc_match_reg_i_6_n_0 : STD_LOGIC;
  signal crc_match_reg_i_6_n_1 : STD_LOGIC;
  signal crc_match_reg_i_6_n_2 : STD_LOGIC;
  signal crc_match_reg_i_6_n_3 : STD_LOGIC;
  signal crc_match_reg_i_7_n_1 : STD_LOGIC;
  signal crc_match_reg_i_7_n_2 : STD_LOGIC;
  signal crc_match_reg_i_7_n_3 : STD_LOGIC;
  signal crc_ok_i_1_n_0 : STD_LOGIC;
  signal in24 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal in7 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal index_ok_i_1_n_0 : STD_LOGIC;
  signal index_ok_i_2_n_0 : STD_LOGIC;
  signal index_ok_i_3_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 127 to 127 );
  signal \resp_buff[0]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[100]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[101]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[102]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[103]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[104]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[105]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[106]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[107]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[108]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[109]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[10]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[110]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[110]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[111]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[111]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[111]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[111]_i_4_n_0\ : STD_LOGIC;
  signal \resp_buff[112]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[112]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[113]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[113]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[114]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[114]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[115]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[115]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[115]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[116]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[116]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[117]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[117]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[118]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[118]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[119]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[119]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[119]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[11]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[120]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[120]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[121]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[121]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[122]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[122]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[122]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[122]_i_4_n_0\ : STD_LOGIC;
  signal \resp_buff[123]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[123]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[123]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[123]_i_4_n_0\ : STD_LOGIC;
  signal \resp_buff[123]_i_5_n_0\ : STD_LOGIC;
  signal \resp_buff[124]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[124]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[124]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[124]_i_4_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_4_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_5_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_6_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_7_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_8_n_0\ : STD_LOGIC;
  signal \resp_buff[125]_i_9_n_0\ : STD_LOGIC;
  signal \resp_buff[12]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[13]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[14]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[15]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[15]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[16]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[17]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[18]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[19]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[1]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[20]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[21]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[22]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[23]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[24]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[25]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[26]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[27]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[28]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[29]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[2]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[30]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[31]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[31]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[32]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[33]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[34]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[35]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[36]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[37]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[38]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[39]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[3]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[40]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[41]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[42]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[43]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[44]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[45]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[46]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[47]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[47]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[47]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[48]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[49]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[4]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[50]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[51]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[52]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[53]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[54]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[55]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[56]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[57]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[58]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[59]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[5]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[60]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[61]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[62]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[63]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[63]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[63]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[64]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[65]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[66]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[67]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[68]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[69]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[6]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[70]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[71]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[72]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[73]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[74]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[75]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[76]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[77]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[78]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[79]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[79]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[79]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[79]_i_4_n_0\ : STD_LOGIC;
  signal \resp_buff[7]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[80]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[81]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[82]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[83]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[84]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[85]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[86]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[87]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[88]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[89]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[8]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[90]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[91]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[92]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[93]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[94]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[95]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[95]_i_2_n_0\ : STD_LOGIC;
  signal \resp_buff[95]_i_3_n_0\ : STD_LOGIC;
  signal \resp_buff[95]_i_4_n_0\ : STD_LOGIC;
  signal \resp_buff[95]_i_5_n_0\ : STD_LOGIC;
  signal \resp_buff[96]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[97]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[98]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[99]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff[9]_i_1_n_0\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[0]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[100]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[101]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[102]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[103]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[104]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[105]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[106]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[107]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[108]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[109]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[10]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[110]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[111]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[112]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[113]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[114]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[115]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[116]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[117]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[118]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[119]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[11]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[12]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[13]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[14]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[15]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[16]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[17]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[18]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[19]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[1]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[20]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[21]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[22]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[23]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[24]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[25]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[26]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[27]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[28]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[29]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[2]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[30]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[31]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[32]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[33]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[34]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[35]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[36]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[37]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[38]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[39]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[3]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[40]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[41]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[42]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[43]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[44]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[45]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[46]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[47]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[48]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[49]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[4]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[50]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[51]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[52]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[53]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[54]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[55]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[56]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[57]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[58]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[59]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[5]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[60]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[61]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[62]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[63]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[64]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[65]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[66]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[67]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[68]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[69]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[6]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[70]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[71]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[72]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[73]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[74]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[75]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[76]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[77]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[78]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[79]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[7]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[80]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[81]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[82]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[83]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[84]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[85]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[86]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[87]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[88]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[89]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[8]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[90]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[91]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[92]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[93]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[94]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[95]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[96]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[97]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[98]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[99]\ : STD_LOGIC;
  signal \resp_buff_reg_n_0_[9]\ : STD_LOGIC;
  signal resp_idx : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \resp_idx[6]_i_10_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_11_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_13_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_14_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_15_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_17_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_18_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_19_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_1_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_20_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_22_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_23_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_24_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_25_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_27_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_28_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_29_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_30_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_32_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_33_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_34_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_35_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_36_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_37_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_38_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_39_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_40_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_41_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_42_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_43_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_44_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_45_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_46_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_47_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_48_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_5_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_8_n_0\ : STD_LOGIC;
  signal \resp_idx[6]_i_9_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_12_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_12_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_12_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_16_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_16_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_16_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_16_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_21_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_21_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_21_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_21_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_26_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_26_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_26_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_26_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_31_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_31_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_31_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_31_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_4_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_4_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_4_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_6_n_3\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_7_n_1\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_7_n_2\ : STD_LOGIC;
  signal \resp_idx_reg[6]_i_7_n_3\ : STD_LOGIC;
  signal \resp_idx_reg_n_0_[0]\ : STD_LOGIC;
  signal \resp_idx_reg_n_0_[1]\ : STD_LOGIC;
  signal \resp_idx_reg_n_0_[2]\ : STD_LOGIC;
  signal \resp_idx_reg_n_0_[3]\ : STD_LOGIC;
  signal \resp_idx_reg_n_0_[4]\ : STD_LOGIC;
  signal \resp_idx_reg_n_0_[5]\ : STD_LOGIC;
  signal \resp_idx_reg_n_0_[6]\ : STD_LOGIC;
  signal \resp_len[5]_i_1_n_0\ : STD_LOGIC;
  signal \resp_len[5]_i_3_n_0\ : STD_LOGIC;
  signal \resp_len__0\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \response[0]_i_1_n_0\ : STD_LOGIC;
  signal \response[100]_i_1_n_0\ : STD_LOGIC;
  signal \response[101]_i_1_n_0\ : STD_LOGIC;
  signal \response[102]_i_1_n_0\ : STD_LOGIC;
  signal \response[103]_i_1_n_0\ : STD_LOGIC;
  signal \response[104]_i_1_n_0\ : STD_LOGIC;
  signal \response[105]_i_1_n_0\ : STD_LOGIC;
  signal \response[106]_i_1_n_0\ : STD_LOGIC;
  signal \response[107]_i_1_n_0\ : STD_LOGIC;
  signal \response[108]_i_1_n_0\ : STD_LOGIC;
  signal \response[109]_i_1_n_0\ : STD_LOGIC;
  signal \response[10]_i_1_n_0\ : STD_LOGIC;
  signal \response[110]_i_1_n_0\ : STD_LOGIC;
  signal \response[111]_i_1_n_0\ : STD_LOGIC;
  signal \response[112]_i_1_n_0\ : STD_LOGIC;
  signal \response[113]_i_1_n_0\ : STD_LOGIC;
  signal \response[114]_i_1_n_0\ : STD_LOGIC;
  signal \response[115]_i_1_n_0\ : STD_LOGIC;
  signal \response[116]_i_1_n_0\ : STD_LOGIC;
  signal \response[117]_i_1_n_0\ : STD_LOGIC;
  signal \response[118]_i_1_n_0\ : STD_LOGIC;
  signal \response[119]_i_1_n_0\ : STD_LOGIC;
  signal \response[119]_i_2_n_0\ : STD_LOGIC;
  signal \response[119]_i_3_n_0\ : STD_LOGIC;
  signal \response[11]_i_1_n_0\ : STD_LOGIC;
  signal \response[12]_i_1_n_0\ : STD_LOGIC;
  signal \response[13]_i_1_n_0\ : STD_LOGIC;
  signal \response[14]_i_1_n_0\ : STD_LOGIC;
  signal \response[15]_i_1_n_0\ : STD_LOGIC;
  signal \response[16]_i_1_n_0\ : STD_LOGIC;
  signal \response[17]_i_1_n_0\ : STD_LOGIC;
  signal \response[18]_i_1_n_0\ : STD_LOGIC;
  signal \response[19]_i_1_n_0\ : STD_LOGIC;
  signal \response[1]_i_1_n_0\ : STD_LOGIC;
  signal \response[20]_i_1_n_0\ : STD_LOGIC;
  signal \response[21]_i_1_n_0\ : STD_LOGIC;
  signal \response[22]_i_1_n_0\ : STD_LOGIC;
  signal \response[23]_i_1_n_0\ : STD_LOGIC;
  signal \response[24]_i_1_n_0\ : STD_LOGIC;
  signal \response[25]_i_1_n_0\ : STD_LOGIC;
  signal \response[26]_i_1_n_0\ : STD_LOGIC;
  signal \response[27]_i_1_n_0\ : STD_LOGIC;
  signal \response[28]_i_1_n_0\ : STD_LOGIC;
  signal \response[29]_i_1_n_0\ : STD_LOGIC;
  signal \response[2]_i_1_n_0\ : STD_LOGIC;
  signal \response[30]_i_1_n_0\ : STD_LOGIC;
  signal \response[31]_i_1_n_0\ : STD_LOGIC;
  signal \response[32]_i_1_n_0\ : STD_LOGIC;
  signal \response[33]_i_1_n_0\ : STD_LOGIC;
  signal \response[34]_i_1_n_0\ : STD_LOGIC;
  signal \response[35]_i_1_n_0\ : STD_LOGIC;
  signal \response[36]_i_1_n_0\ : STD_LOGIC;
  signal \response[37]_i_1_n_0\ : STD_LOGIC;
  signal \response[38]_i_1_n_0\ : STD_LOGIC;
  signal \response[39]_i_1_n_0\ : STD_LOGIC;
  signal \response[3]_i_1_n_0\ : STD_LOGIC;
  signal \response[40]_i_1_n_0\ : STD_LOGIC;
  signal \response[41]_i_1_n_0\ : STD_LOGIC;
  signal \response[42]_i_1_n_0\ : STD_LOGIC;
  signal \response[43]_i_1_n_0\ : STD_LOGIC;
  signal \response[44]_i_1_n_0\ : STD_LOGIC;
  signal \response[45]_i_1_n_0\ : STD_LOGIC;
  signal \response[46]_i_1_n_0\ : STD_LOGIC;
  signal \response[47]_i_1_n_0\ : STD_LOGIC;
  signal \response[48]_i_1_n_0\ : STD_LOGIC;
  signal \response[49]_i_1_n_0\ : STD_LOGIC;
  signal \response[4]_i_1_n_0\ : STD_LOGIC;
  signal \response[50]_i_1_n_0\ : STD_LOGIC;
  signal \response[51]_i_1_n_0\ : STD_LOGIC;
  signal \response[52]_i_1_n_0\ : STD_LOGIC;
  signal \response[53]_i_1_n_0\ : STD_LOGIC;
  signal \response[54]_i_1_n_0\ : STD_LOGIC;
  signal \response[55]_i_1_n_0\ : STD_LOGIC;
  signal \response[56]_i_1_n_0\ : STD_LOGIC;
  signal \response[57]_i_1_n_0\ : STD_LOGIC;
  signal \response[58]_i_1_n_0\ : STD_LOGIC;
  signal \response[59]_i_1_n_0\ : STD_LOGIC;
  signal \response[5]_i_1_n_0\ : STD_LOGIC;
  signal \response[60]_i_1_n_0\ : STD_LOGIC;
  signal \response[61]_i_1_n_0\ : STD_LOGIC;
  signal \response[62]_i_1_n_0\ : STD_LOGIC;
  signal \response[63]_i_1_n_0\ : STD_LOGIC;
  signal \response[64]_i_1_n_0\ : STD_LOGIC;
  signal \response[65]_i_1_n_0\ : STD_LOGIC;
  signal \response[66]_i_1_n_0\ : STD_LOGIC;
  signal \response[67]_i_1_n_0\ : STD_LOGIC;
  signal \response[68]_i_1_n_0\ : STD_LOGIC;
  signal \response[69]_i_1_n_0\ : STD_LOGIC;
  signal \response[6]_i_1_n_0\ : STD_LOGIC;
  signal \response[70]_i_1_n_0\ : STD_LOGIC;
  signal \response[71]_i_1_n_0\ : STD_LOGIC;
  signal \response[72]_i_1_n_0\ : STD_LOGIC;
  signal \response[73]_i_1_n_0\ : STD_LOGIC;
  signal \response[74]_i_1_n_0\ : STD_LOGIC;
  signal \response[75]_i_1_n_0\ : STD_LOGIC;
  signal \response[76]_i_1_n_0\ : STD_LOGIC;
  signal \response[77]_i_1_n_0\ : STD_LOGIC;
  signal \response[78]_i_1_n_0\ : STD_LOGIC;
  signal \response[79]_i_1_n_0\ : STD_LOGIC;
  signal \response[7]_i_1_n_0\ : STD_LOGIC;
  signal \response[80]_i_1_n_0\ : STD_LOGIC;
  signal \response[81]_i_1_n_0\ : STD_LOGIC;
  signal \response[82]_i_1_n_0\ : STD_LOGIC;
  signal \response[83]_i_1_n_0\ : STD_LOGIC;
  signal \response[84]_i_1_n_0\ : STD_LOGIC;
  signal \response[85]_i_1_n_0\ : STD_LOGIC;
  signal \response[86]_i_1_n_0\ : STD_LOGIC;
  signal \response[87]_i_1_n_0\ : STD_LOGIC;
  signal \response[88]_i_1_n_0\ : STD_LOGIC;
  signal \response[89]_i_1_n_0\ : STD_LOGIC;
  signal \response[8]_i_1_n_0\ : STD_LOGIC;
  signal \response[90]_i_1_n_0\ : STD_LOGIC;
  signal \response[91]_i_1_n_0\ : STD_LOGIC;
  signal \response[92]_i_1_n_0\ : STD_LOGIC;
  signal \response[93]_i_1_n_0\ : STD_LOGIC;
  signal \response[94]_i_1_n_0\ : STD_LOGIC;
  signal \response[95]_i_1_n_0\ : STD_LOGIC;
  signal \response[96]_i_1_n_0\ : STD_LOGIC;
  signal \response[97]_i_1_n_0\ : STD_LOGIC;
  signal \response[98]_i_1_n_0\ : STD_LOGIC;
  signal \response[99]_i_1_n_0\ : STD_LOGIC;
  signal \response[9]_i_1_n_0\ : STD_LOGIC;
  signal state2 : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[5]_i_2_n_0\ : STD_LOGIC;
  signal \state[6]_i_2_n_0\ : STD_LOGIC;
  signal \state[7]_i_100_n_0\ : STD_LOGIC;
  signal \state[7]_i_101_n_0\ : STD_LOGIC;
  signal \state[7]_i_102_n_0\ : STD_LOGIC;
  signal \state[7]_i_103_n_0\ : STD_LOGIC;
  signal \state[7]_i_104_n_0\ : STD_LOGIC;
  signal \state[7]_i_105_n_0\ : STD_LOGIC;
  signal \state[7]_i_106_n_0\ : STD_LOGIC;
  signal \state[7]_i_107_n_0\ : STD_LOGIC;
  signal \state[7]_i_108_n_0\ : STD_LOGIC;
  signal \state[7]_i_109_n_0\ : STD_LOGIC;
  signal \state[7]_i_10_n_0\ : STD_LOGIC;
  signal \state[7]_i_110_n_0\ : STD_LOGIC;
  signal \state[7]_i_111_n_0\ : STD_LOGIC;
  signal \state[7]_i_112_n_0\ : STD_LOGIC;
  signal \state[7]_i_113_n_0\ : STD_LOGIC;
  signal \state[7]_i_114_n_0\ : STD_LOGIC;
  signal \state[7]_i_115_n_0\ : STD_LOGIC;
  signal \state[7]_i_116_n_0\ : STD_LOGIC;
  signal \state[7]_i_117_n_0\ : STD_LOGIC;
  signal \state[7]_i_118_n_0\ : STD_LOGIC;
  signal \state[7]_i_119_n_0\ : STD_LOGIC;
  signal \state[7]_i_120_n_0\ : STD_LOGIC;
  signal \state[7]_i_12_n_0\ : STD_LOGIC;
  signal \state[7]_i_13_n_0\ : STD_LOGIC;
  signal \state[7]_i_14_n_0\ : STD_LOGIC;
  signal \state[7]_i_15_n_0\ : STD_LOGIC;
  signal \state[7]_i_16_n_0\ : STD_LOGIC;
  signal \state[7]_i_17_n_0\ : STD_LOGIC;
  signal \state[7]_i_18_n_0\ : STD_LOGIC;
  signal \state[7]_i_19_n_0\ : STD_LOGIC;
  signal \state[7]_i_21_n_0\ : STD_LOGIC;
  signal \state[7]_i_22_n_0\ : STD_LOGIC;
  signal \state[7]_i_24_n_0\ : STD_LOGIC;
  signal \state[7]_i_25_n_0\ : STD_LOGIC;
  signal \state[7]_i_26_n_0\ : STD_LOGIC;
  signal \state[7]_i_27_n_0\ : STD_LOGIC;
  signal \state[7]_i_28_n_0\ : STD_LOGIC;
  signal \state[7]_i_29_n_0\ : STD_LOGIC;
  signal \state[7]_i_2_n_0\ : STD_LOGIC;
  signal \state[7]_i_30_n_0\ : STD_LOGIC;
  signal \state[7]_i_31_n_0\ : STD_LOGIC;
  signal \state[7]_i_33_n_0\ : STD_LOGIC;
  signal \state[7]_i_34_n_0\ : STD_LOGIC;
  signal \state[7]_i_35_n_0\ : STD_LOGIC;
  signal \state[7]_i_36_n_0\ : STD_LOGIC;
  signal \state[7]_i_37_n_0\ : STD_LOGIC;
  signal \state[7]_i_38_n_0\ : STD_LOGIC;
  signal \state[7]_i_39_n_0\ : STD_LOGIC;
  signal \state[7]_i_40_n_0\ : STD_LOGIC;
  signal \state[7]_i_42_n_0\ : STD_LOGIC;
  signal \state[7]_i_43_n_0\ : STD_LOGIC;
  signal \state[7]_i_44_n_0\ : STD_LOGIC;
  signal \state[7]_i_45_n_0\ : STD_LOGIC;
  signal \state[7]_i_46_n_0\ : STD_LOGIC;
  signal \state[7]_i_47_n_0\ : STD_LOGIC;
  signal \state[7]_i_48_n_0\ : STD_LOGIC;
  signal \state[7]_i_49_n_0\ : STD_LOGIC;
  signal \state[7]_i_4_n_0\ : STD_LOGIC;
  signal \state[7]_i_50_n_0\ : STD_LOGIC;
  signal \state[7]_i_51_n_0\ : STD_LOGIC;
  signal \state[7]_i_52_n_0\ : STD_LOGIC;
  signal \state[7]_i_53_n_0\ : STD_LOGIC;
  signal \state[7]_i_55_n_0\ : STD_LOGIC;
  signal \state[7]_i_56_n_0\ : STD_LOGIC;
  signal \state[7]_i_57_n_0\ : STD_LOGIC;
  signal \state[7]_i_58_n_0\ : STD_LOGIC;
  signal \state[7]_i_59_n_0\ : STD_LOGIC;
  signal \state[7]_i_5_n_0\ : STD_LOGIC;
  signal \state[7]_i_60_n_0\ : STD_LOGIC;
  signal \state[7]_i_61_n_0\ : STD_LOGIC;
  signal \state[7]_i_62_n_0\ : STD_LOGIC;
  signal \state[7]_i_64_n_0\ : STD_LOGIC;
  signal \state[7]_i_65_n_0\ : STD_LOGIC;
  signal \state[7]_i_66_n_0\ : STD_LOGIC;
  signal \state[7]_i_67_n_0\ : STD_LOGIC;
  signal \state[7]_i_68_n_0\ : STD_LOGIC;
  signal \state[7]_i_69_n_0\ : STD_LOGIC;
  signal \state[7]_i_70_n_0\ : STD_LOGIC;
  signal \state[7]_i_71_n_0\ : STD_LOGIC;
  signal \state[7]_i_73_n_0\ : STD_LOGIC;
  signal \state[7]_i_74_n_0\ : STD_LOGIC;
  signal \state[7]_i_75_n_0\ : STD_LOGIC;
  signal \state[7]_i_76_n_0\ : STD_LOGIC;
  signal \state[7]_i_77_n_0\ : STD_LOGIC;
  signal \state[7]_i_78_n_0\ : STD_LOGIC;
  signal \state[7]_i_79_n_0\ : STD_LOGIC;
  signal \state[7]_i_7_n_0\ : STD_LOGIC;
  signal \state[7]_i_80_n_0\ : STD_LOGIC;
  signal \state[7]_i_82_n_0\ : STD_LOGIC;
  signal \state[7]_i_83_n_0\ : STD_LOGIC;
  signal \state[7]_i_84_n_0\ : STD_LOGIC;
  signal \state[7]_i_85_n_0\ : STD_LOGIC;
  signal \state[7]_i_86_n_0\ : STD_LOGIC;
  signal \state[7]_i_87_n_0\ : STD_LOGIC;
  signal \state[7]_i_88_n_0\ : STD_LOGIC;
  signal \state[7]_i_89_n_0\ : STD_LOGIC;
  signal \state[7]_i_8_n_0\ : STD_LOGIC;
  signal \state[7]_i_90_n_0\ : STD_LOGIC;
  signal \state[7]_i_91_n_0\ : STD_LOGIC;
  signal \state[7]_i_92_n_0\ : STD_LOGIC;
  signal \state[7]_i_93_n_0\ : STD_LOGIC;
  signal \state[7]_i_94_n_0\ : STD_LOGIC;
  signal \state[7]_i_95_n_0\ : STD_LOGIC;
  signal \state[7]_i_96_n_0\ : STD_LOGIC;
  signal \state[7]_i_98_n_0\ : STD_LOGIC;
  signal \state[7]_i_99_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \^state_reg[1]_0\ : STD_LOGIC;
  signal \^state_reg[2]_0\ : STD_LOGIC;
  signal \^state_reg[2]_1\ : STD_LOGIC;
  signal \^state_reg[5]_0\ : STD_LOGIC;
  signal \^state_reg[7]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \state_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \state_reg[7]_i_11_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_11_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_11_n_3\ : STD_LOGIC;
  signal \state_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \state_reg[7]_i_20_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_20_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_20_n_3\ : STD_LOGIC;
  signal \state_reg[7]_i_23_n_0\ : STD_LOGIC;
  signal \state_reg[7]_i_23_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_23_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_23_n_3\ : STD_LOGIC;
  signal \state_reg[7]_i_32_n_0\ : STD_LOGIC;
  signal \state_reg[7]_i_32_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_32_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_32_n_3\ : STD_LOGIC;
  signal \state_reg[7]_i_41_n_0\ : STD_LOGIC;
  signal \state_reg[7]_i_41_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_41_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_41_n_3\ : STD_LOGIC;
  signal \state_reg[7]_i_54_n_0\ : STD_LOGIC;
  signal \state_reg[7]_i_54_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_54_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_54_n_3\ : STD_LOGIC;
  signal \state_reg[7]_i_63_n_0\ : STD_LOGIC;
  signal \state_reg[7]_i_63_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_63_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_63_n_3\ : STD_LOGIC;
  signal \state_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \state_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \state_reg[7]_i_72_n_0\ : STD_LOGIC;
  signal \state_reg[7]_i_72_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_72_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_72_n_3\ : STD_LOGIC;
  signal \state_reg[7]_i_81_n_0\ : STD_LOGIC;
  signal \state_reg[7]_i_81_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_81_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_81_n_3\ : STD_LOGIC;
  signal \state_reg[7]_i_97_n_0\ : STD_LOGIC;
  signal \state_reg[7]_i_97_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_97_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_97_n_3\ : STD_LOGIC;
  signal \state_reg[7]_i_9_n_1\ : STD_LOGIC;
  signal \state_reg[7]_i_9_n_2\ : STD_LOGIC;
  signal \state_reg[7]_i_9_n_3\ : STD_LOGIC;
  signal with_response_reg_n_0 : STD_LOGIC;
  signal NLW_cmd_o_reg_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmd_o_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_cmd_o_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmd_o_reg_i_31_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmd_o_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmd_oe_reg_inv_i_18_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmd_oe_reg_inv_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmd_oe_reg_inv_i_25_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmd_oe_reg_inv_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_crc_bit_reg_i_14_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_bit_reg_i_30_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_bit_reg_i_35_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_bit_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_enable_reg_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_enable_reg_i_25_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_enable_reg_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_crc_enable_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_enable_reg_i_9_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_match_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_match_reg_i_22_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_match_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_match_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_match_reg_i_7_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_resp_idx_reg[6]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_resp_idx_reg[6]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_resp_idx_reg[6]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_resp_idx_reg[6]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_resp_idx_reg[6]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_resp_idx_reg[6]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_resp_idx_reg[6]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_resp_idx_reg[6]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_resp_idx_reg[6]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_resp_idx_reg[6]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_resp_idx_reg[6]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_41_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_54_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_63_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_72_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_81_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[7]_i_97_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cmd_o_i_15 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of cmd_o_i_22 : label is "soft_lutpair9";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cmd_o_reg_i_16 : label is 11;
  attribute COMPARATOR_THRESHOLD of cmd_o_reg_i_3 : label is 11;
  attribute COMPARATOR_THRESHOLD of cmd_o_reg_i_31 : label is 11;
  attribute COMPARATOR_THRESHOLD of cmd_o_reg_i_8 : label is 11;
  attribute inverted : string;
  attribute inverted of cmd_oe_reg_inv : label is "yes";
  attribute COMPARATOR_THRESHOLD of cmd_oe_reg_inv_i_18 : label is 11;
  attribute COMPARATOR_THRESHOLD of cmd_oe_reg_inv_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of cmd_oe_reg_inv_i_25 : label is 11;
  attribute COMPARATOR_THRESHOLD of cmd_oe_reg_inv_i_5 : label is 11;
  attribute SOFT_HLUTNM of \counter[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \counter[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \counter[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \counter[31]_i_4\ : label is "soft_lutpair3";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_reg[31]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of crc_bit_i_10 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of crc_bit_i_22 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of crc_bit_i_23 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of crc_bit_i_3 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of crc_bit_i_4 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of crc_bit_i_8 : label is "soft_lutpair18";
  attribute COMPARATOR_THRESHOLD of crc_bit_reg_i_14 : label is 11;
  attribute COMPARATOR_THRESHOLD of crc_bit_reg_i_30 : label is 11;
  attribute COMPARATOR_THRESHOLD of crc_bit_reg_i_35 : label is 11;
  attribute COMPARATOR_THRESHOLD of crc_bit_reg_i_7 : label is 11;
  attribute SOFT_HLUTNM of crc_enable_i_3 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of crc_enable_i_7 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of crc_enable_i_8 : label is "soft_lutpair3";
  attribute COMPARATOR_THRESHOLD of crc_enable_reg_i_16 : label is 11;
  attribute COMPARATOR_THRESHOLD of crc_enable_reg_i_25 : label is 11;
  attribute COMPARATOR_THRESHOLD of crc_enable_reg_i_6 : label is 11;
  attribute COMPARATOR_THRESHOLD of crc_enable_reg_i_9 : label is 11;
  attribute SOFT_HLUTNM of \crc_in[5]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \crc_in[6]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \crc_in[6]_i_3\ : label is "soft_lutpair19";
  attribute COMPARATOR_THRESHOLD of crc_match_reg_i_12 : label is 11;
  attribute ADDER_THRESHOLD of crc_match_reg_i_17 : label is 35;
  attribute COMPARATOR_THRESHOLD of crc_match_reg_i_22 : label is 11;
  attribute ADDER_THRESHOLD of crc_match_reg_i_27 : label is 35;
  attribute ADDER_THRESHOLD of crc_match_reg_i_28 : label is 35;
  attribute COMPARATOR_THRESHOLD of crc_match_reg_i_3 : label is 11;
  attribute ADDER_THRESHOLD of crc_match_reg_i_39 : label is 35;
  attribute ADDER_THRESHOLD of crc_match_reg_i_40 : label is 35;
  attribute ADDER_THRESHOLD of crc_match_reg_i_49 : label is 35;
  attribute ADDER_THRESHOLD of crc_match_reg_i_50 : label is 35;
  attribute COMPARATOR_THRESHOLD of crc_match_reg_i_6 : label is 11;
  attribute ADDER_THRESHOLD of crc_match_reg_i_7 : label is 35;
  attribute SOFT_HLUTNM of crc_ok_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of crc_rst_i_2 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of finish_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \resp_buff[111]_i_4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \resp_buff[115]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \resp_buff[119]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \resp_buff[122]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \resp_buff[122]_i_4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \resp_buff[123]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \resp_buff[123]_i_4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \resp_buff[123]_i_5\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \resp_buff[124]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \resp_buff[124]_i_4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \resp_buff[125]_i_5\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \resp_buff[125]_i_6\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \resp_buff[125]_i_7\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \resp_buff[125]_i_8\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \resp_buff[125]_i_9\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \resp_buff[47]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \resp_buff[63]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \resp_buff[79]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \resp_buff[79]_i_4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \resp_buff[95]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \resp_buff[95]_i_5\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \resp_idx[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \resp_idx[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \resp_idx[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \resp_idx[3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \resp_idx[4]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \resp_idx[5]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \resp_idx[6]_i_2\ : label is "soft_lutpair28";
  attribute COMPARATOR_THRESHOLD of \resp_idx_reg[6]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \resp_idx_reg[6]_i_16\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \resp_idx_reg[6]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \resp_idx_reg[6]_i_26\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \resp_idx_reg[6]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \resp_idx_reg[6]_i_31\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \resp_idx_reg[6]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \resp_idx_reg[6]_i_7\ : label is 11;
  attribute SOFT_HLUTNM of \resp_len[5]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \resp_len[5]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \resp_len[5]_i_4\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \response[100]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \response[101]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \response[102]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \response[103]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \response[104]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \response[105]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \response[106]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \response[107]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \response[108]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \response[109]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \response[10]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \response[110]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \response[111]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \response[112]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \response[113]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \response[114]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \response[115]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \response[116]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \response[117]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \response[118]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \response[119]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \response[119]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \response[11]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \response[12]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \response[13]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \response[14]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \response[15]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \response[16]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \response[17]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \response[18]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \response[19]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \response[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \response[20]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \response[21]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \response[22]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \response[23]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \response[24]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \response[25]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \response[26]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \response[27]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \response[28]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \response[29]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \response[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \response[30]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \response[31]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \response[32]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \response[33]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \response[34]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \response[35]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \response[36]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \response[37]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \response[38]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \response[39]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \response[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \response[40]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \response[41]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \response[42]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \response[43]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \response[44]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \response[45]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \response[46]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \response[47]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \response[48]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \response[49]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \response[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \response[50]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \response[51]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \response[52]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \response[53]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \response[54]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \response[55]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \response[56]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \response[57]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \response[58]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \response[59]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \response[5]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \response[60]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \response[61]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \response[62]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \response[63]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \response[64]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \response[65]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \response[66]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \response[67]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \response[68]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \response[69]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \response[6]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \response[70]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \response[71]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \response[72]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \response[73]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \response[74]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \response[75]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \response[76]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \response[77]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \response[78]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \response[79]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \response[7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \response[80]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \response[81]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \response[82]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \response[83]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \response[84]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \response[85]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \response[86]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \response[87]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \response[88]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \response[89]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \response[8]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \response[90]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \response[91]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \response[92]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \response[93]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \response[94]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \response[95]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \response[96]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \response[97]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \response[98]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \response[99]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \response[9]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \state[1]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \state[1]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \state[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \state[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \state[3]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \state[5]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \state[6]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \state[7]_i_10\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \state[7]_i_5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \state[7]_i_50\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \state[7]_i_51\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \state[7]_i_52\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \state[7]_i_53\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \state[7]_i_8\ : label is "soft_lutpair15";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "INIT:00000001,IDLE:00000010,SETUP_CRC:00000100,WRITE:00001000,READ:00100000,FINISH_WR:01000000,FINISH_WO:10000000,READ_WAIT:00010000";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "INIT:00000001,IDLE:00000010,SETUP_CRC:00000100,WRITE:00001000,READ:00100000,FINISH_WR:01000000,FINISH_WO:10000000,READ_WAIT:00010000";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "INIT:00000001,IDLE:00000010,SETUP_CRC:00000100,WRITE:00001000,READ:00100000,FINISH_WR:01000000,FINISH_WO:10000000,READ_WAIT:00010000";
  attribute FSM_ENCODED_STATES of \state_reg[3]\ : label is "INIT:00000001,IDLE:00000010,SETUP_CRC:00000100,WRITE:00001000,READ:00100000,FINISH_WR:01000000,FINISH_WO:10000000,READ_WAIT:00010000";
  attribute FSM_ENCODED_STATES of \state_reg[4]\ : label is "INIT:00000001,IDLE:00000010,SETUP_CRC:00000100,WRITE:00001000,READ:00100000,FINISH_WR:01000000,FINISH_WO:10000000,READ_WAIT:00010000";
  attribute FSM_ENCODED_STATES of \state_reg[5]\ : label is "INIT:00000001,IDLE:00000010,SETUP_CRC:00000100,WRITE:00001000,READ:00100000,FINISH_WR:01000000,FINISH_WO:10000000,READ_WAIT:00010000";
  attribute FSM_ENCODED_STATES of \state_reg[6]\ : label is "INIT:00000001,IDLE:00000010,SETUP_CRC:00000100,WRITE:00001000,READ:00100000,FINISH_WR:01000000,FINISH_WO:10000000,READ_WAIT:00010000";
  attribute FSM_ENCODED_STATES of \state_reg[7]\ : label is "INIT:00000001,IDLE:00000010,SETUP_CRC:00000100,WRITE:00001000,READ:00100000,FINISH_WR:01000000,FINISH_WO:10000000,READ_WAIT:00010000";
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_23\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_32\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_41\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_54\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_63\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_72\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_81\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_9\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[7]_i_97\ : label is 11;
begin
  AR(0) <= \^ar\(0);
  CO(0) <= \^co\(0);
  clock_posedge_reg <= \^clock_posedge_reg\;
  cmd_crc_ok <= \^cmd_crc_ok\;
  cmd_finish <= \^cmd_finish\;
  cmd_index_ok <= \^cmd_index_ok\;
  \counter_reg[29]_0\(0) <= \^counter_reg[29]_0\(0);
  \counter_reg[31]_0\(0) <= \^counter_reg[31]_0\(0);
  \counter_reg[3]_0\ <= \^counter_reg[3]_0\;
  crc_bit_reg_0 <= \^crc_bit_reg_0\;
  crc_enable_reg_0 <= \^crc_enable_reg_0\;
  crc_match_reg_0 <= \^crc_match_reg_0\;
  \state_reg[1]_0\ <= \^state_reg[1]_0\;
  \state_reg[2]_0\ <= \^state_reg[2]_0\;
  \state_reg[2]_1\ <= \^state_reg[2]_1\;
  \state_reg[5]_0\ <= \^state_reg[5]_0\;
  \state_reg[7]_0\(5 downto 0) <= \^state_reg[7]_0\(5 downto 0);
CRC_7: entity work.riscv_SD_0_sd_crc_7
     port map (
      AR(0) => \^ar\(0),
      CO(0) => cmd_oe_reg_inv_i_2_n_0,
      \CRC_reg[0]_0\ => \^crc_enable_reg_0\,
      \CRC_reg[0]_1\ => \^crc_bit_reg_0\,
      \CRC_reg[5]_0\ => \CRC_reg[5]\,
      Q(2) => \counter_reg_n_0_[2]\,
      Q(1) => \counter_reg_n_0_[1]\,
      Q(0) => \counter_reg_n_0_[0]\,
      clock => clock,
      clock_posedge => clock_posedge,
      \counter_reg[0]\ => \counter_reg[0]_0\,
      \crc_in__0\(6 downto 0) => \crc_in__0\(6 downto 0)
    );
\cmd_buff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(0),
      Q => \cmd_buff_reg_n_0_[0]\,
      R => reset0
    );
\cmd_buff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(10),
      Q => \cmd_buff_reg_n_0_[10]\,
      R => reset0
    );
\cmd_buff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(11),
      Q => \cmd_buff_reg_n_0_[11]\,
      R => reset0
    );
\cmd_buff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(12),
      Q => \cmd_buff_reg_n_0_[12]\,
      R => reset0
    );
\cmd_buff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(13),
      Q => \cmd_buff_reg_n_0_[13]\,
      R => reset0
    );
\cmd_buff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(14),
      Q => \cmd_buff_reg_n_0_[14]\,
      R => reset0
    );
\cmd_buff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(15),
      Q => \cmd_buff_reg_n_0_[15]\,
      R => reset0
    );
\cmd_buff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(16),
      Q => \cmd_buff_reg_n_0_[16]\,
      R => reset0
    );
\cmd_buff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(17),
      Q => \cmd_buff_reg_n_0_[17]\,
      R => reset0
    );
\cmd_buff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(18),
      Q => \cmd_buff_reg_n_0_[18]\,
      R => reset0
    );
\cmd_buff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(19),
      Q => \cmd_buff_reg_n_0_[19]\,
      R => reset0
    );
\cmd_buff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(1),
      Q => \cmd_buff_reg_n_0_[1]\,
      R => reset0
    );
\cmd_buff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(20),
      Q => \cmd_buff_reg_n_0_[20]\,
      R => reset0
    );
\cmd_buff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(21),
      Q => \cmd_buff_reg_n_0_[21]\,
      R => reset0
    );
\cmd_buff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(22),
      Q => \cmd_buff_reg_n_0_[22]\,
      R => reset0
    );
\cmd_buff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(23),
      Q => \cmd_buff_reg_n_0_[23]\,
      R => reset0
    );
\cmd_buff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(24),
      Q => \cmd_buff_reg_n_0_[24]\,
      R => reset0
    );
\cmd_buff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(25),
      Q => \cmd_buff_reg_n_0_[25]\,
      R => reset0
    );
\cmd_buff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(26),
      Q => \cmd_buff_reg_n_0_[26]\,
      R => reset0
    );
\cmd_buff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(27),
      Q => \cmd_buff_reg_n_0_[27]\,
      R => reset0
    );
\cmd_buff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(28),
      Q => \cmd_buff_reg_n_0_[28]\,
      R => reset0
    );
\cmd_buff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(29),
      Q => \cmd_buff_reg_n_0_[29]\,
      R => reset0
    );
\cmd_buff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(2),
      Q => \cmd_buff_reg_n_0_[2]\,
      R => reset0
    );
\cmd_buff_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(30),
      Q => \cmd_buff_reg_n_0_[30]\,
      R => reset0
    );
\cmd_buff_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(31),
      Q => \cmd_buff_reg_n_0_[31]\,
      R => reset0
    );
\cmd_buff_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(32),
      Q => p_1_in(0),
      R => reset0
    );
\cmd_buff_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(33),
      Q => p_1_in(1),
      R => reset0
    );
\cmd_buff_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(34),
      Q => p_1_in(2),
      R => reset0
    );
\cmd_buff_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(35),
      Q => p_1_in(3),
      R => reset0
    );
\cmd_buff_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(36),
      Q => p_1_in(4),
      R => reset0
    );
\cmd_buff_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(37),
      Q => p_1_in(5),
      R => reset0
    );
\cmd_buff_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(38),
      Q => \cmd_buff_reg_n_0_[38]\,
      R => reset0
    );
\cmd_buff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(3),
      Q => \cmd_buff_reg_n_0_[3]\,
      R => reset0
    );
\cmd_buff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(4),
      Q => \cmd_buff_reg_n_0_[4]\,
      R => reset0
    );
\cmd_buff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(5),
      Q => \cmd_buff_reg_n_0_[5]\,
      R => reset0
    );
\cmd_buff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(6),
      Q => \cmd_buff_reg_n_0_[6]\,
      R => reset0
    );
\cmd_buff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(7),
      Q => \cmd_buff_reg_n_0_[7]\,
      R => reset0
    );
\cmd_buff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(8),
      Q => \cmd_buff_reg_n_0_[8]\,
      R => reset0
    );
\cmd_buff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => \cmd_buff_reg[38]_0\(9),
      Q => \cmd_buff_reg_n_0_[9]\,
      R => reset0
    );
cmd_dat_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => clock_data_in,
      D => sd_cmd_i,
      Q => p_2_in(127),
      R => '0'
    );
cmd_o_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => cmd_o_i_10_n_0
    );
cmd_o_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => cmd_o_i_11_n_0
    );
cmd_o_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A00AC0C0C00C"
    )
        port map (
      I0 => cmd_o_i_21_n_0,
      I1 => cmd_o_i_22_n_0,
      I2 => \counter_reg_n_0_[5]\,
      I3 => \counter_reg_n_0_[3]\,
      I4 => \counter_reg_n_0_[4]\,
      I5 => \counter_reg_n_0_[2]\,
      O => cmd_o_i_12_n_0
    );
cmd_o_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => cmd_o_i_23_n_0,
      I1 => cmd_o_i_24_n_0,
      I2 => cmd_o_i_25_n_0,
      I3 => \counter_reg_n_0_[2]\,
      I4 => \counter_reg_n_0_[3]\,
      I5 => cmd_o_i_26_n_0,
      O => cmd_o_i_13_n_0
    );
cmd_o_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => cmd_o_i_27_n_0,
      I1 => cmd_o_i_28_n_0,
      I2 => cmd_o_i_29_n_0,
      I3 => \counter_reg_n_0_[2]\,
      I4 => \counter_reg_n_0_[3]\,
      I5 => cmd_o_i_30_n_0,
      O => cmd_o_i_14_n_0
    );
cmd_o_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state__0\(5),
      O => cmd_o_i_15_n_0
    );
cmd_o_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => cmd_o_i_17_n_0
    );
cmd_o_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => cmd_o_i_18_n_0
    );
cmd_o_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => cmd_o_i_19_n_0
    );
cmd_o_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => cmd_o_i_20_n_0
    );
cmd_o_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_1_in(0),
      I2 => p_1_in(3),
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => p_1_in(1),
      O => cmd_o_i_21_n_0
    );
cmd_o_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \cmd_buff_reg_n_0_[38]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => p_1_in(4),
      O => cmd_o_i_22_n_0
    );
cmd_o_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[2]\,
      I1 => \cmd_buff_reg_n_0_[0]\,
      I2 => \cmd_buff_reg_n_0_[3]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[1]\,
      O => cmd_o_i_23_n_0
    );
cmd_o_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[10]\,
      I1 => \cmd_buff_reg_n_0_[8]\,
      I2 => \cmd_buff_reg_n_0_[11]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[9]\,
      O => cmd_o_i_24_n_0
    );
cmd_o_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[6]\,
      I1 => \cmd_buff_reg_n_0_[4]\,
      I2 => \cmd_buff_reg_n_0_[7]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[5]\,
      O => cmd_o_i_25_n_0
    );
cmd_o_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[14]\,
      I1 => \cmd_buff_reg_n_0_[12]\,
      I2 => \cmd_buff_reg_n_0_[15]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[13]\,
      O => cmd_o_i_26_n_0
    );
cmd_o_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[18]\,
      I1 => \cmd_buff_reg_n_0_[16]\,
      I2 => \cmd_buff_reg_n_0_[19]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[17]\,
      O => cmd_o_i_27_n_0
    );
cmd_o_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[26]\,
      I1 => \cmd_buff_reg_n_0_[24]\,
      I2 => \cmd_buff_reg_n_0_[27]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[25]\,
      O => cmd_o_i_28_n_0
    );
cmd_o_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[22]\,
      I1 => \cmd_buff_reg_n_0_[20]\,
      I2 => \cmd_buff_reg_n_0_[23]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[21]\,
      O => cmd_o_i_29_n_0
    );
cmd_o_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[30]\,
      I1 => \cmd_buff_reg_n_0_[28]\,
      I2 => \cmd_buff_reg_n_0_[31]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[29]\,
      O => cmd_o_i_30_n_0
    );
cmd_o_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => cmd_o_i_32_n_0
    );
cmd_o_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => cmd_o_i_33_n_0
    );
cmd_o_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => cmd_o_i_34_n_0
    );
cmd_o_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => cmd_o_i_35_n_0
    );
cmd_o_i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      O => cmd_o_i_36_n_0
    );
cmd_o_i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      O => cmd_o_i_37_n_0
    );
cmd_o_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => cmd_o_i_38_n_0
    );
cmd_o_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[7]\,
      O => cmd_o_i_39_n_0
    );
cmd_o_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFEAABEABEAAAAA"
    )
        port map (
      I0 => cmd_o_i_12_n_0,
      I1 => \counter_reg_n_0_[3]\,
      I2 => \counter_reg_n_0_[4]\,
      I3 => \counter_reg_n_0_[5]\,
      I4 => cmd_o_i_13_n_0,
      I5 => cmd_o_i_14_n_0,
      O => \^counter_reg[3]_0\
    );
cmd_o_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      O => cmd_o_i_40_n_0
    );
cmd_o_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      O => cmd_o_i_41_n_0
    );
cmd_o_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080008000000"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => cmd_o_i_15_n_0,
      I2 => \state__0\(4),
      I3 => \state[7]_i_5_n_0\,
      I4 => \^state_reg[7]_0\(0),
      I5 => \^state_reg[7]_0\(3),
      O => cmd_o0_out
    );
cmd_o_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => cmd_o_i_9_n_0
    );
cmd_o_reg: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => cmd_o_reg_0,
      Q => sd_cmd_o,
      S => reset0
    );
cmd_o_reg_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => cmd_o_reg_i_31_n_0,
      CO(3) => cmd_o_reg_i_16_n_0,
      CO(2) => cmd_o_reg_i_16_n_1,
      CO(1) => cmd_o_reg_i_16_n_2,
      CO(0) => cmd_o_reg_i_16_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cmd_o_reg_i_16_O_UNCONNECTED(3 downto 0),
      S(3) => cmd_o_i_32_n_0,
      S(2) => cmd_o_i_33_n_0,
      S(1) => cmd_o_i_34_n_0,
      S(0) => cmd_o_i_35_n_0
    );
cmd_o_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => cmd_o_reg_i_8_n_0,
      CO(3) => NLW_cmd_o_reg_i_3_CO_UNCONNECTED(3),
      CO(2) => \^counter_reg[31]_0\(0),
      CO(1) => cmd_o_reg_i_3_n_2,
      CO(0) => cmd_o_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \counter_reg_n_0_[31]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => NLW_cmd_o_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => cmd_o_i_9_n_0,
      S(1) => cmd_o_i_10_n_0,
      S(0) => cmd_o_i_11_n_0
    );
cmd_o_reg_i_31: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cmd_o_reg_i_31_n_0,
      CO(2) => cmd_o_reg_i_31_n_1,
      CO(1) => cmd_o_reg_i_31_n_2,
      CO(0) => cmd_o_reg_i_31_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => cmd_o_i_36_n_0,
      DI(0) => cmd_o_i_37_n_0,
      O(3 downto 0) => NLW_cmd_o_reg_i_31_O_UNCONNECTED(3 downto 0),
      S(3) => cmd_o_i_38_n_0,
      S(2) => cmd_o_i_39_n_0,
      S(1) => cmd_o_i_40_n_0,
      S(0) => cmd_o_i_41_n_0
    );
cmd_o_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => cmd_o_reg_i_16_n_0,
      CO(3) => cmd_o_reg_i_8_n_0,
      CO(2) => cmd_o_reg_i_8_n_1,
      CO(1) => cmd_o_reg_i_8_n_2,
      CO(0) => cmd_o_reg_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cmd_o_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => cmd_o_i_17_n_0,
      S(2) => cmd_o_i_18_n_0,
      S(1) => cmd_o_i_19_n_0,
      S(0) => cmd_o_i_20_n_0
    );
cmd_oe_inv_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001011FFFF"
    )
        port map (
      I0 => \^counter_reg[31]_0\(0),
      I1 => cmd_oe_reg_inv_i_2_n_0,
      I2 => cmd_oe_inv_i_3_n_0,
      I3 => cmd_oe_inv_i_4_n_0,
      I4 => \^state_reg[7]_0\(3),
      I5 => \^state_reg[7]_0\(0),
      O => cmd_oe_inv_i_1_n_0
    );
cmd_oe_inv_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \counter_reg_n_0_[21]\,
      O => cmd_oe_inv_i_10_n_0
    );
cmd_oe_inv_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \counter_reg_n_0_[23]\,
      O => cmd_oe_inv_i_11_n_0
    );
cmd_oe_inv_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \counter_reg_n_0_[19]\,
      O => cmd_oe_inv_i_12_n_0
    );
cmd_oe_inv_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => cmd_oe_inv_i_23_n_0,
      I1 => \counter_reg_n_0_[24]\,
      I2 => \counter_reg_n_0_[25]\,
      I3 => \counter_reg_n_0_[30]\,
      I4 => \counter_reg_n_0_[31]\,
      I5 => cmd_oe_inv_i_24_n_0,
      O => cmd_oe_inv_i_13_n_0
    );
cmd_oe_inv_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => \counter_reg_n_0_[6]\,
      O => cmd_oe_inv_i_14_n_0
    );
cmd_oe_inv_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \counter_reg_n_0_[15]\,
      O => cmd_oe_inv_i_15_n_0
    );
cmd_oe_inv_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \counter_reg_n_0_[13]\,
      O => cmd_oe_inv_i_16_n_0
    );
cmd_oe_inv_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \counter_reg_n_0_[11]\,
      I2 => \counter_reg_n_0_[8]\,
      I3 => \counter_reg_n_0_[9]\,
      I4 => \counter_reg_n_0_[5]\,
      I5 => \counter_reg_n_0_[4]\,
      O => cmd_oe_inv_i_17_n_0
    );
cmd_oe_inv_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => cmd_oe_inv_i_19_n_0
    );
cmd_oe_inv_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => cmd_oe_inv_i_20_n_0
    );
cmd_oe_inv_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => cmd_oe_inv_i_21_n_0
    );
cmd_oe_inv_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => cmd_oe_inv_i_22_n_0
    );
cmd_oe_inv_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \counter_reg_n_0_[27]\,
      O => cmd_oe_inv_i_23_n_0
    );
cmd_oe_inv_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \counter_reg_n_0_[29]\,
      O => cmd_oe_inv_i_24_n_0
    );
cmd_oe_inv_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => cmd_oe_inv_i_26_n_0
    );
cmd_oe_inv_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => cmd_oe_inv_i_27_n_0
    );
cmd_oe_inv_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => cmd_oe_inv_i_28_n_0
    );
cmd_oe_inv_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => cmd_oe_inv_i_29_n_0
    );
cmd_oe_inv_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => cmd_oe_inv_i_10_n_0,
      I1 => cmd_oe_inv_i_11_n_0,
      I2 => \counter_reg_n_0_[17]\,
      I3 => \counter_reg_n_0_[16]\,
      I4 => cmd_oe_inv_i_12_n_0,
      I5 => cmd_oe_inv_i_13_n_0,
      O => cmd_oe_inv_i_3_n_0
    );
cmd_oe_inv_i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      O => cmd_oe_inv_i_30_n_0
    );
cmd_oe_inv_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      O => cmd_oe_inv_i_31_n_0
    );
cmd_oe_inv_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      O => cmd_oe_inv_i_32_n_0
    );
cmd_oe_inv_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[7]\,
      O => cmd_oe_inv_i_33_n_0
    );
cmd_oe_inv_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      O => cmd_oe_inv_i_34_n_0
    );
cmd_oe_inv_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[3]\,
      O => cmd_oe_inv_i_35_n_0
    );
cmd_oe_inv_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      O => cmd_oe_inv_i_36_n_0
    );
cmd_oe_inv_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \resp_buff[124]_i_3_n_0\,
      I1 => \resp_buff[115]_i_3_n_0\,
      I2 => cmd_oe_inv_i_14_n_0,
      I3 => cmd_oe_inv_i_15_n_0,
      I4 => cmd_oe_inv_i_16_n_0,
      I5 => cmd_oe_inv_i_17_n_0,
      O => cmd_oe_inv_i_4_n_0
    );
cmd_oe_inv_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => cmd_oe_inv_i_6_n_0
    );
cmd_oe_inv_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => cmd_oe_inv_i_7_n_0
    );
cmd_oe_inv_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => cmd_oe_inv_i_8_n_0
    );
cmd_oe_inv_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => cmd_oe_inv_i_9_n_0
    );
cmd_oe_reg_inv: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => cmd_oe_inv_i_1_n_0,
      Q => sd_cmd_oe,
      R => reset0
    );
cmd_oe_reg_inv_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => cmd_oe_reg_inv_i_25_n_0,
      CO(3) => cmd_oe_reg_inv_i_18_n_0,
      CO(2) => cmd_oe_reg_inv_i_18_n_1,
      CO(1) => cmd_oe_reg_inv_i_18_n_2,
      CO(0) => cmd_oe_reg_inv_i_18_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cmd_oe_reg_inv_i_18_O_UNCONNECTED(3 downto 0),
      S(3) => cmd_oe_inv_i_26_n_0,
      S(2) => cmd_oe_inv_i_27_n_0,
      S(1) => cmd_oe_inv_i_28_n_0,
      S(0) => cmd_oe_inv_i_29_n_0
    );
cmd_oe_reg_inv_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => cmd_oe_reg_inv_i_5_n_0,
      CO(3) => cmd_oe_reg_inv_i_2_n_0,
      CO(2) => cmd_oe_reg_inv_i_2_n_1,
      CO(1) => cmd_oe_reg_inv_i_2_n_2,
      CO(0) => cmd_oe_reg_inv_i_2_n_3,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[31]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_cmd_oe_reg_inv_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => cmd_oe_inv_i_6_n_0,
      S(2) => cmd_oe_inv_i_7_n_0,
      S(1) => cmd_oe_inv_i_8_n_0,
      S(0) => cmd_oe_inv_i_9_n_0
    );
cmd_oe_reg_inv_i_25: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cmd_oe_reg_inv_i_25_n_0,
      CO(2) => cmd_oe_reg_inv_i_25_n_1,
      CO(1) => cmd_oe_reg_inv_i_25_n_2,
      CO(0) => cmd_oe_reg_inv_i_25_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => cmd_oe_inv_i_30_n_0,
      DI(1) => cmd_oe_inv_i_31_n_0,
      DI(0) => cmd_oe_inv_i_32_n_0,
      O(3 downto 0) => NLW_cmd_oe_reg_inv_i_25_O_UNCONNECTED(3 downto 0),
      S(3) => cmd_oe_inv_i_33_n_0,
      S(2) => cmd_oe_inv_i_34_n_0,
      S(1) => cmd_oe_inv_i_35_n_0,
      S(0) => cmd_oe_inv_i_36_n_0
    );
cmd_oe_reg_inv_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => cmd_oe_reg_inv_i_18_n_0,
      CO(3) => cmd_oe_reg_inv_i_5_n_0,
      CO(2) => cmd_oe_reg_inv_i_5_n_1,
      CO(1) => cmd_oe_reg_inv_i_5_n_2,
      CO(0) => cmd_oe_reg_inv_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cmd_oe_reg_inv_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => cmd_oe_inv_i_19_n_0,
      S(2) => cmd_oe_inv_i_20_n_0,
      S(1) => cmd_oe_inv_i_21_n_0,
      S(0) => cmd_oe_inv_i_22_n_0
    );
\counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0001"
    )
        port map (
      I0 => \^state_reg[7]_0\(5),
      I1 => \counter_reg_n_0_[0]\,
      I2 => \^state_reg[7]_0\(4),
      I3 => \^state_reg[7]_0\(1),
      I4 => \state__0\(4),
      O => counter(0)
    );
\counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(10),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(10)
    );
\counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(11),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(11)
    );
\counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(12),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(12)
    );
\counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(13),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(13)
    );
\counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(14),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(14)
    );
\counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(15),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(15)
    );
\counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(16),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(16)
    );
\counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(17),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(17)
    );
\counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(18),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(18)
    );
\counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(19),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(19)
    );
\counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(1),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(1)
    );
\counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(20),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(20)
    );
\counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(21),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(21)
    );
\counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(22),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(22)
    );
\counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(23),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(23)
    );
\counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(24),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(24)
    );
\counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(25),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(25)
    );
\counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(26),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(26)
    );
\counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(27),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(27)
    );
\counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(28),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(28)
    );
\counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(29),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(29)
    );
\counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(2),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(2)
    );
\counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(30),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(30)
    );
\counter[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000202020"
    )
        port map (
      I0 => \counter[31]_i_3_n_0\,
      I1 => \^state_reg[7]_0\(2),
      I2 => clock_posedge,
      I3 => \^state_reg[7]_0\(0),
      I4 => \^state_reg[7]_0\(1),
      I5 => \counter[31]_i_4_n_0\,
      O => cmd_oe1_out
    );
\counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(31),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(31)
    );
\counter[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAABABBE"
    )
        port map (
      I0 => \counter[31]_i_6_n_0\,
      I1 => \^state_reg[7]_0\(4),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(5),
      I4 => \state__0\(4),
      I5 => \^state_reg[7]_0\(3),
      O => \counter[31]_i_3_n_0\
    );
\counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^state_reg[7]_0\(3),
      I1 => \state__0\(4),
      I2 => \state__0\(5),
      I3 => \^state_reg[7]_0\(5),
      I4 => \^state_reg[7]_0\(4),
      O => \counter[31]_i_4_n_0\
    );
\counter[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010001000000"
    )
        port map (
      I0 => \^state_reg[7]_0\(3),
      I1 => \state__0\(4),
      I2 => \state__0\(5),
      I3 => \state[7]_i_5_n_0\,
      I4 => \^state_reg[7]_0\(1),
      I5 => \^state_reg[7]_0\(0),
      O => \counter[31]_i_6_n_0\
    );
\counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(3),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(3)
    );
\counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(4),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(4)
    );
\counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(5),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(5)
    );
\counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(6),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(6)
    );
\counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(7),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(7)
    );
\counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(8),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(8)
    );
\counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => in24(9),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(4),
      O => counter(9)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(0),
      Q => \counter_reg_n_0_[0]\,
      R => reset0
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(10),
      Q => \counter_reg_n_0_[10]\,
      R => reset0
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(11),
      Q => \counter_reg_n_0_[11]\,
      R => reset0
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(12),
      Q => \counter_reg_n_0_[12]\,
      R => reset0
    );
\counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2_n_0\,
      CO(3) => \counter_reg[12]_i_2_n_0\,
      CO(2) => \counter_reg[12]_i_2_n_1\,
      CO(1) => \counter_reg[12]_i_2_n_2\,
      CO(0) => \counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in24(12 downto 9),
      S(3) => \counter_reg_n_0_[12]\,
      S(2) => \counter_reg_n_0_[11]\,
      S(1) => \counter_reg_n_0_[10]\,
      S(0) => \counter_reg_n_0_[9]\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(13),
      Q => \counter_reg_n_0_[13]\,
      R => reset0
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(14),
      Q => \counter_reg_n_0_[14]\,
      R => reset0
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(15),
      Q => \counter_reg_n_0_[15]\,
      R => reset0
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(16),
      Q => \counter_reg_n_0_[16]\,
      R => reset0
    );
\counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2_n_0\,
      CO(3) => \counter_reg[16]_i_2_n_0\,
      CO(2) => \counter_reg[16]_i_2_n_1\,
      CO(1) => \counter_reg[16]_i_2_n_2\,
      CO(0) => \counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in24(16 downto 13),
      S(3) => \counter_reg_n_0_[16]\,
      S(2) => \counter_reg_n_0_[15]\,
      S(1) => \counter_reg_n_0_[14]\,
      S(0) => \counter_reg_n_0_[13]\
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(17),
      Q => \counter_reg_n_0_[17]\,
      R => reset0
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(18),
      Q => \counter_reg_n_0_[18]\,
      R => reset0
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(19),
      Q => \counter_reg_n_0_[19]\,
      R => reset0
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(1),
      Q => \counter_reg_n_0_[1]\,
      R => reset0
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(20),
      Q => \counter_reg_n_0_[20]\,
      R => reset0
    );
\counter_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_2_n_0\,
      CO(3) => \counter_reg[20]_i_2_n_0\,
      CO(2) => \counter_reg[20]_i_2_n_1\,
      CO(1) => \counter_reg[20]_i_2_n_2\,
      CO(0) => \counter_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in24(20 downto 17),
      S(3) => \counter_reg_n_0_[20]\,
      S(2) => \counter_reg_n_0_[19]\,
      S(1) => \counter_reg_n_0_[18]\,
      S(0) => \counter_reg_n_0_[17]\
    );
\counter_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(21),
      Q => \counter_reg_n_0_[21]\,
      R => reset0
    );
\counter_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(22),
      Q => \counter_reg_n_0_[22]\,
      R => reset0
    );
\counter_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(23),
      Q => \counter_reg_n_0_[23]\,
      R => reset0
    );
\counter_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(24),
      Q => \counter_reg_n_0_[24]\,
      R => reset0
    );
\counter_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_2_n_0\,
      CO(3) => \counter_reg[24]_i_2_n_0\,
      CO(2) => \counter_reg[24]_i_2_n_1\,
      CO(1) => \counter_reg[24]_i_2_n_2\,
      CO(0) => \counter_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in24(24 downto 21),
      S(3) => \counter_reg_n_0_[24]\,
      S(2) => \counter_reg_n_0_[23]\,
      S(1) => \counter_reg_n_0_[22]\,
      S(0) => \counter_reg_n_0_[21]\
    );
\counter_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(25),
      Q => \counter_reg_n_0_[25]\,
      R => reset0
    );
\counter_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(26),
      Q => \counter_reg_n_0_[26]\,
      R => reset0
    );
\counter_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(27),
      Q => \counter_reg_n_0_[27]\,
      R => reset0
    );
\counter_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(28),
      Q => \counter_reg_n_0_[28]\,
      R => reset0
    );
\counter_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_2_n_0\,
      CO(3) => \counter_reg[28]_i_2_n_0\,
      CO(2) => \counter_reg[28]_i_2_n_1\,
      CO(1) => \counter_reg[28]_i_2_n_2\,
      CO(0) => \counter_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in24(28 downto 25),
      S(3) => \counter_reg_n_0_[28]\,
      S(2) => \counter_reg_n_0_[27]\,
      S(1) => \counter_reg_n_0_[26]\,
      S(0) => \counter_reg_n_0_[25]\
    );
\counter_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(29),
      Q => \counter_reg_n_0_[29]\,
      R => reset0
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(2),
      Q => \counter_reg_n_0_[2]\,
      R => reset0
    );
\counter_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(30),
      Q => \counter_reg_n_0_[30]\,
      R => reset0
    );
\counter_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(31),
      Q => \counter_reg_n_0_[31]\,
      R => reset0
    );
\counter_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_counter_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_reg[31]_i_5_n_2\,
      CO(0) => \counter_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_counter_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => in24(31 downto 29),
      S(3) => '0',
      S(2) => \counter_reg_n_0_[31]\,
      S(1) => \counter_reg_n_0_[30]\,
      S(0) => \counter_reg_n_0_[29]\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(3),
      Q => \counter_reg_n_0_[3]\,
      R => reset0
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(4),
      Q => \counter_reg_n_0_[4]\,
      R => reset0
    );
\counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_2_n_0\,
      CO(2) => \counter_reg[4]_i_2_n_1\,
      CO(1) => \counter_reg[4]_i_2_n_2\,
      CO(0) => \counter_reg[4]_i_2_n_3\,
      CYINIT => \counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in24(4 downto 1),
      S(3) => \counter_reg_n_0_[4]\,
      S(2) => \counter_reg_n_0_[3]\,
      S(1) => \counter_reg_n_0_[2]\,
      S(0) => \counter_reg_n_0_[1]\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(5),
      Q => \counter_reg_n_0_[5]\,
      R => reset0
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(6),
      Q => \counter_reg_n_0_[6]\,
      R => reset0
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(7),
      Q => \counter_reg_n_0_[7]\,
      R => reset0
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(8),
      Q => \counter_reg_n_0_[8]\,
      R => reset0
    );
\counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_2_n_0\,
      CO(3) => \counter_reg[8]_i_2_n_0\,
      CO(2) => \counter_reg[8]_i_2_n_1\,
      CO(1) => \counter_reg[8]_i_2_n_2\,
      CO(0) => \counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in24(8 downto 5),
      S(3) => \counter_reg_n_0_[8]\,
      S(2) => \counter_reg_n_0_[7]\,
      S(1) => \counter_reg_n_0_[6]\,
      S(0) => \counter_reg_n_0_[5]\
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => cmd_oe1_out,
      D => counter(9),
      Q => \counter_reg_n_0_[9]\,
      R => reset0
    );
crc_bit_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555EAAA"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[2]\,
      I4 => \counter_reg_n_0_[4]\,
      O => crc_bit_i_10_n_0
    );
crc_bit_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAA00001555"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[3]\,
      I5 => \counter_reg_n_0_[5]\,
      O => crc_bit_i_11_n_0
    );
crc_bit_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => crc_bit_i_20_n_0,
      I1 => crc_bit_i_21_n_0,
      I2 => crc_bit_i_22_n_0,
      I3 => crc_bit_i_23_n_0,
      I4 => crc_bit_i_24_n_0,
      I5 => crc_bit_i_25_n_0,
      O => crc_bit_i_12_n_0
    );
crc_bit_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => crc_bit_i_26_n_0,
      I1 => crc_bit_i_27_n_0,
      I2 => crc_bit_i_22_n_0,
      I3 => crc_bit_i_23_n_0,
      I4 => crc_bit_i_28_n_0,
      I5 => crc_bit_i_29_n_0,
      O => crc_bit_i_13_n_0
    );
crc_bit_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => crc_bit_i_15_n_0
    );
crc_bit_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => crc_bit_i_16_n_0
    );
crc_bit_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => crc_bit_i_17_n_0
    );
crc_bit_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => crc_bit_i_18_n_0
    );
crc_bit_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(3),
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => p_1_in(0),
      I5 => p_1_in(2),
      O => crc_bit_i_19_n_0
    );
crc_bit_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCF0AA"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^counter_reg[3]_0\,
      I2 => crc_bit_i_6_n_0,
      I3 => \^state_reg[7]_0\(3),
      I4 => \^state_reg[7]_0\(2),
      O => crc_bit
    );
crc_bit_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[5]\,
      I1 => \cmd_buff_reg_n_0_[7]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[4]\,
      I5 => \cmd_buff_reg_n_0_[6]\,
      O => crc_bit_i_20_n_0
    );
crc_bit_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[13]\,
      I1 => \cmd_buff_reg_n_0_[15]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[12]\,
      I5 => \cmd_buff_reg_n_0_[14]\,
      O => crc_bit_i_21_n_0
    );
crc_bit_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      O => crc_bit_i_22_n_0
    );
crc_bit_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[3]\,
      O => crc_bit_i_23_n_0
    );
crc_bit_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[1]\,
      I1 => \cmd_buff_reg_n_0_[3]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[0]\,
      I5 => \cmd_buff_reg_n_0_[2]\,
      O => crc_bit_i_24_n_0
    );
crc_bit_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[9]\,
      I1 => \cmd_buff_reg_n_0_[11]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[8]\,
      I5 => \cmd_buff_reg_n_0_[10]\,
      O => crc_bit_i_25_n_0
    );
crc_bit_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[21]\,
      I1 => \cmd_buff_reg_n_0_[23]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[20]\,
      I5 => \cmd_buff_reg_n_0_[22]\,
      O => crc_bit_i_26_n_0
    );
crc_bit_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[29]\,
      I1 => \cmd_buff_reg_n_0_[31]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[28]\,
      I5 => \cmd_buff_reg_n_0_[30]\,
      O => crc_bit_i_27_n_0
    );
crc_bit_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[17]\,
      I1 => \cmd_buff_reg_n_0_[19]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[16]\,
      I5 => \cmd_buff_reg_n_0_[18]\,
      O => crc_bit_i_28_n_0
    );
crc_bit_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0AFCFA0C0A0"
    )
        port map (
      I0 => \cmd_buff_reg_n_0_[25]\,
      I1 => \cmd_buff_reg_n_0_[27]\,
      I2 => \counter_reg_n_0_[0]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \cmd_buff_reg_n_0_[24]\,
      I5 => \cmd_buff_reg_n_0_[26]\,
      O => crc_bit_i_29_n_0
    );
crc_bit_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^state_reg[7]_0\(1),
      I1 => \^state_reg[7]_0\(5),
      O => \state_reg[1]_1\
    );
crc_bit_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => crc_bit_i_31_n_0
    );
crc_bit_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => crc_bit_i_32_n_0
    );
crc_bit_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => crc_bit_i_33_n_0
    );
crc_bit_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => crc_bit_i_34_n_0
    );
crc_bit_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => crc_bit_i_36_n_0
    );
crc_bit_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => crc_bit_i_37_n_0
    );
crc_bit_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => crc_bit_i_38_n_0
    );
crc_bit_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => crc_bit_i_39_n_0
    );
crc_bit_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \^state_reg[7]_0\(4),
      O => \state_reg[4]_2\
    );
crc_bit_i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      O => crc_bit_i_40_n_0
    );
crc_bit_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[3]\,
      O => crc_bit_i_41_n_0
    );
crc_bit_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      O => crc_bit_i_42_n_0
    );
crc_bit_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[7]\,
      O => crc_bit_i_43_n_0
    );
crc_bit_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      O => crc_bit_i_44_n_0
    );
crc_bit_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[3]\,
      O => crc_bit_i_45_n_0
    );
crc_bit_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      O => crc_bit_i_46_n_0
    );
crc_bit_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF0088F000"
    )
        port map (
      I0 => crc_enable1,
      I1 => \^counter_reg[31]_0\(0),
      I2 => \^co\(0),
      I3 => \state__0\(5),
      I4 => \^state_reg[7]_0\(3),
      I5 => \^state_reg[7]_0\(2),
      O => \state_reg[5]_2\
    );
crc_bit_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFEEF0EE0FEE00"
    )
        port map (
      I0 => crc_bit_i_8_n_0,
      I1 => crc_bit_i_9_n_0,
      I2 => crc_bit_i_10_n_0,
      I3 => crc_bit_i_11_n_0,
      I4 => crc_bit_i_12_n_0,
      I5 => crc_bit_i_13_n_0,
      O => crc_bit_i_6_n_0
    );
crc_bit_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => crc_bit_i_19_n_0,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[2]\,
      O => crc_bit_i_8_n_0
    );
crc_bit_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0AACC"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \cmd_buff_reg_n_0_[38]\,
      I2 => p_1_in(4),
      I3 => \counter_reg_n_0_[0]\,
      I4 => \counter_reg_n_0_[1]\,
      I5 => \counter_reg_n_0_[2]\,
      O => crc_bit_i_9_n_0
    );
crc_bit_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => crc_bit_reg_1,
      Q => \^crc_bit_reg_0\,
      R => reset0
    );
crc_bit_reg_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => crc_bit_reg_i_30_n_0,
      CO(3) => crc_bit_reg_i_14_n_0,
      CO(2) => crc_bit_reg_i_14_n_1,
      CO(1) => crc_bit_reg_i_14_n_2,
      CO(0) => crc_bit_reg_i_14_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_crc_bit_reg_i_14_O_UNCONNECTED(3 downto 0),
      S(3) => crc_bit_i_31_n_0,
      S(2) => crc_bit_i_32_n_0,
      S(1) => crc_bit_i_33_n_0,
      S(0) => crc_bit_i_34_n_0
    );
crc_bit_reg_i_30: unisim.vcomponents.CARRY4
     port map (
      CI => crc_bit_reg_i_35_n_0,
      CO(3) => crc_bit_reg_i_30_n_0,
      CO(2) => crc_bit_reg_i_30_n_1,
      CO(1) => crc_bit_reg_i_30_n_2,
      CO(0) => crc_bit_reg_i_30_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_crc_bit_reg_i_30_O_UNCONNECTED(3 downto 0),
      S(3) => crc_bit_i_36_n_0,
      S(2) => crc_bit_i_37_n_0,
      S(1) => crc_bit_i_38_n_0,
      S(0) => crc_bit_i_39_n_0
    );
crc_bit_reg_i_35: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => crc_bit_reg_i_35_n_0,
      CO(2) => crc_bit_reg_i_35_n_1,
      CO(1) => crc_bit_reg_i_35_n_2,
      CO(0) => crc_bit_reg_i_35_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => crc_bit_i_40_n_0,
      DI(1) => crc_bit_i_41_n_0,
      DI(0) => crc_bit_i_42_n_0,
      O(3 downto 0) => NLW_crc_bit_reg_i_35_O_UNCONNECTED(3 downto 0),
      S(3) => crc_bit_i_43_n_0,
      S(2) => crc_bit_i_44_n_0,
      S(1) => crc_bit_i_45_n_0,
      S(0) => crc_bit_i_46_n_0
    );
crc_bit_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => crc_bit_reg_i_14_n_0,
      CO(3) => crc_enable1,
      CO(2) => crc_bit_reg_i_7_n_1,
      CO(1) => crc_bit_reg_i_7_n_2,
      CO(0) => crc_bit_reg_i_7_n_3,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[31]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_crc_bit_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => crc_bit_i_15_n_0,
      S(2) => crc_bit_i_16_n_0,
      S(1) => crc_bit_i_17_n_0,
      S(0) => crc_bit_i_18_n_0
    );
crc_enable_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[30]\,
      I1 => \counter_reg_n_0_[31]\,
      O => crc_enable_i_10_n_0
    );
crc_enable_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \counter_reg_n_0_[29]\,
      O => crc_enable_i_11_n_0
    );
crc_enable_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \counter_reg_n_0_[27]\,
      O => crc_enable_i_12_n_0
    );
crc_enable_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => crc_enable_i_13_n_0
    );
crc_enable_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => crc_enable_i_14_n_0
    );
crc_enable_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => crc_enable_i_15_n_0
    );
crc_enable_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \counter_reg_n_0_[25]\,
      O => crc_enable_i_17_n_0
    );
crc_enable_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \counter_reg_n_0_[23]\,
      O => crc_enable_i_18_n_0
    );
crc_enable_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \counter_reg_n_0_[21]\,
      O => crc_enable_i_19_n_0
    );
crc_enable_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF000000"
    )
        port map (
      I0 => crc_enable_reg_i_6_n_1,
      I1 => \resp_len__0\(3),
      I2 => \resp_len__0\(5),
      I3 => \state__0\(5),
      I4 => \^co\(0),
      I5 => \^state_reg[7]_0\(2),
      O => crc_enable
    );
crc_enable_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \counter_reg_n_0_[19]\,
      O => crc_enable_i_20_n_0
    );
crc_enable_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => crc_enable_i_21_n_0
    );
crc_enable_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => crc_enable_i_22_n_0
    );
crc_enable_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => crc_enable_i_23_n_0
    );
crc_enable_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => crc_enable_i_24_n_0
    );
crc_enable_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \counter_reg_n_0_[17]\,
      O => crc_enable_i_26_n_0
    );
crc_enable_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \counter_reg_n_0_[15]\,
      O => crc_enable_i_27_n_0
    );
crc_enable_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \counter_reg_n_0_[13]\,
      O => crc_enable_i_28_n_0
    );
crc_enable_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \counter_reg_n_0_[11]\,
      O => crc_enable_i_29_n_0
    );
crc_enable_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[7]_0\(1),
      I1 => \^state_reg[7]_0\(2),
      O => \^state_reg[1]_0\
    );
crc_enable_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => crc_enable_i_30_n_0
    );
crc_enable_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => crc_enable_i_31_n_0
    );
crc_enable_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => crc_enable_i_32_n_0
    );
crc_enable_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => crc_enable_i_33_n_0
    );
crc_enable_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => \counter_reg_n_0_[9]\,
      O => crc_enable_i_34_n_0
    );
crc_enable_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => \counter_reg_n_0_[6]\,
      O => crc_enable_i_35_n_0
    );
crc_enable_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      O => crc_enable_i_36_n_0
    );
crc_enable_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => crc_enable_i_37_n_0
    );
crc_enable_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[7]\,
      O => crc_enable_i_38_n_0
    );
crc_enable_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[5]\,
      O => crc_enable_i_39_n_0
    );
crc_enable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000600"
    )
        port map (
      I0 => \^state_reg[7]_0\(2),
      I1 => \^state_reg[7]_0\(1),
      I2 => \state__0\(5),
      I3 => \state[7]_i_5_n_0\,
      I4 => \state__0\(4),
      I5 => \^state_reg[7]_0\(3),
      O => \^state_reg[2]_0\
    );
crc_enable_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[3]\,
      O => crc_enable_i_40_n_0
    );
crc_enable_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAEA"
    )
        port map (
      I0 => \^state_reg[2]_0\,
      I1 => crc_enable_i_7_n_0,
      I2 => \^state_reg[7]_0\(3),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(5),
      I5 => crc_enable_i_8_n_0,
      O => \state_reg[3]_0\
    );
crc_enable_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
        port map (
      I0 => cmd_oe_reg_inv_i_2_n_0,
      I1 => \^counter_reg[31]_0\(0),
      I2 => crc_enable1,
      I3 => \state__0\(5),
      I4 => \^state_reg[7]_0\(4),
      O => crc_enable_i_7_n_0
    );
crc_enable_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \^state_reg[7]_0\(4),
      I2 => \^state_reg[7]_0\(5),
      I3 => \state__0\(5),
      I4 => \^state_reg[7]_0\(3),
      O => crc_enable_i_8_n_0
    );
crc_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => crc_enable_reg_1,
      Q => \^crc_enable_reg_0\,
      R => reset0
    );
crc_enable_reg_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => crc_enable_reg_i_25_n_0,
      CO(3) => crc_enable_reg_i_16_n_0,
      CO(2) => crc_enable_reg_i_16_n_1,
      CO(1) => crc_enable_reg_i_16_n_2,
      CO(0) => crc_enable_reg_i_16_n_3,
      CYINIT => '0',
      DI(3) => crc_enable_i_26_n_0,
      DI(2) => crc_enable_i_27_n_0,
      DI(1) => crc_enable_i_28_n_0,
      DI(0) => crc_enable_i_29_n_0,
      O(3 downto 0) => NLW_crc_enable_reg_i_16_O_UNCONNECTED(3 downto 0),
      S(3) => crc_enable_i_30_n_0,
      S(2) => crc_enable_i_31_n_0,
      S(1) => crc_enable_i_32_n_0,
      S(0) => crc_enable_i_33_n_0
    );
crc_enable_reg_i_25: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => crc_enable_reg_i_25_n_0,
      CO(2) => crc_enable_reg_i_25_n_1,
      CO(1) => crc_enable_reg_i_25_n_2,
      CO(0) => crc_enable_reg_i_25_n_3,
      CYINIT => '0',
      DI(3) => crc_enable_i_34_n_0,
      DI(2) => crc_enable_i_35_n_0,
      DI(1) => crc_enable_i_36_n_0,
      DI(0) => \counter_reg_n_0_[3]\,
      O(3 downto 0) => NLW_crc_enable_reg_i_25_O_UNCONNECTED(3 downto 0),
      S(3) => crc_enable_i_37_n_0,
      S(2) => crc_enable_i_38_n_0,
      S(1) => crc_enable_i_39_n_0,
      S(0) => crc_enable_i_40_n_0
    );
crc_enable_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => crc_enable_reg_i_9_n_0,
      CO(3) => NLW_crc_enable_reg_i_6_CO_UNCONNECTED(3),
      CO(2) => crc_enable_reg_i_6_n_1,
      CO(1) => crc_enable_reg_i_6_n_2,
      CO(0) => crc_enable_reg_i_6_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => crc_enable_i_10_n_0,
      DI(1) => crc_enable_i_11_n_0,
      DI(0) => crc_enable_i_12_n_0,
      O(3 downto 0) => NLW_crc_enable_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => crc_enable_i_13_n_0,
      S(1) => crc_enable_i_14_n_0,
      S(0) => crc_enable_i_15_n_0
    );
crc_enable_reg_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => crc_enable_reg_i_16_n_0,
      CO(3) => crc_enable_reg_i_9_n_0,
      CO(2) => crc_enable_reg_i_9_n_1,
      CO(1) => crc_enable_reg_i_9_n_2,
      CO(0) => crc_enable_reg_i_9_n_3,
      CYINIT => '0',
      DI(3) => crc_enable_i_17_n_0,
      DI(2) => crc_enable_i_18_n_0,
      DI(1) => crc_enable_i_19_n_0,
      DI(0) => crc_enable_i_20_n_0,
      O(3 downto 0) => NLW_crc_enable_reg_i_9_O_UNCONNECTED(3 downto 0),
      S(3) => crc_enable_i_21_n_0,
      S(2) => crc_enable_i_22_n_0,
      S(1) => crc_enable_i_23_n_0,
      S(0) => crc_enable_i_24_n_0
    );
\crc_in[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBFFFF00280000"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_len__0\(5),
      I2 => \counter_reg_n_0_[0]\,
      I3 => crc_in1(2),
      I4 => \crc_in[5]_i_2_n_0\,
      I5 => \crc_in__0\(0),
      O => \crc_in[0]_i_1_n_0\
    );
\crc_in[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFF20020000"
    )
        port map (
      I0 => p_2_in(127),
      I1 => crc_in1(2),
      I2 => \resp_len__0\(5),
      I3 => \counter_reg_n_0_[0]\,
      I4 => \crc_in[5]_i_2_n_0\,
      I5 => \crc_in__0\(1),
      O => \crc_in[1]_i_1_n_0\
    );
\crc_in[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => p_2_in(127),
      I1 => crc_in1(1),
      I2 => crc_in1(2),
      I3 => crc_in1(0),
      I4 => \crc_in[6]_i_5_n_0\,
      I5 => \crc_in__0\(2),
      O => \crc_in[2]_i_1_n_0\
    );
\crc_in[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => p_2_in(127),
      I1 => crc_in1(1),
      I2 => crc_in1(0),
      I3 => crc_in1(2),
      I4 => \crc_in[6]_i_5_n_0\,
      I5 => \crc_in__0\(3),
      O => \crc_in[3]_i_1_n_0\
    );
\crc_in[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBFFFFFF28000000"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_len__0\(5),
      I2 => \counter_reg_n_0_[0]\,
      I3 => crc_in1(2),
      I4 => \crc_in[5]_i_2_n_0\,
      I5 => \crc_in__0\(4),
      O => \crc_in[4]_i_1_n_0\
    );
\crc_in[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFFFFF82000000"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \resp_len__0\(5),
      I2 => \counter_reg_n_0_[0]\,
      I3 => crc_in1(2),
      I4 => \crc_in[5]_i_2_n_0\,
      I5 => \crc_in__0\(5),
      O => \crc_in[5]_i_1_n_0\
    );
\crc_in[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"28A0"
    )
        port map (
      I0 => \crc_in[6]_i_5_n_0\,
      I1 => \resp_len__0\(5),
      I2 => \counter_reg_n_0_[1]\,
      I3 => \counter_reg_n_0_[0]\,
      O => \crc_in[5]_i_2_n_0\
    );
\crc_in[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => p_2_in(127),
      I1 => crc_in1(1),
      I2 => crc_in1(2),
      I3 => crc_in1(0),
      I4 => \crc_in[6]_i_5_n_0\,
      I5 => \crc_in__0\(6),
      O => \crc_in[6]_i_1_n_0\
    );
\crc_in[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"93"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      I2 => \resp_len__0\(5),
      O => crc_in1(1)
    );
\crc_in[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"870F"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      I2 => \counter_reg_n_0_[2]\,
      I3 => \resp_len__0\(5),
      O => crc_in1(2)
    );
\crc_in[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \resp_len__0\(5),
      I1 => \counter_reg_n_0_[0]\,
      O => crc_in1(0)
    );
\crc_in[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^state_reg[5]_0\,
      I2 => \state__0\(4),
      I3 => \^state_reg[7]_0\(3),
      I4 => \^state_reg[7]_0\(2),
      I5 => \^counter_reg[29]_0\(0),
      O => \crc_in[6]_i_5_n_0\
    );
\crc_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \crc_in[0]_i_1_n_0\,
      Q => \crc_in__0\(0),
      R => reset0
    );
\crc_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \crc_in[1]_i_1_n_0\,
      Q => \crc_in__0\(1),
      R => reset0
    );
\crc_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \crc_in[2]_i_1_n_0\,
      Q => \crc_in__0\(2),
      R => reset0
    );
\crc_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \crc_in[3]_i_1_n_0\,
      Q => \crc_in__0\(3),
      R => reset0
    );
\crc_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \crc_in[4]_i_1_n_0\,
      Q => \crc_in__0\(4),
      R => reset0
    );
\crc_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \crc_in[5]_i_1_n_0\,
      Q => \crc_in__0\(5),
      R => reset0
    );
\crc_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \crc_in[6]_i_1_n_0\,
      Q => \crc_in__0\(6),
      R => reset0
    );
crc_match_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(27),
      I1 => crc_in2(26),
      O => crc_match_i_10_n_0
    );
crc_match_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(25),
      I1 => crc_in2(24),
      O => crc_match_i_11_n_0
    );
crc_match_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(23),
      I1 => crc_in2(22),
      O => crc_match_i_13_n_0
    );
crc_match_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(21),
      I1 => crc_in2(20),
      O => crc_match_i_14_n_0
    );
crc_match_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(19),
      I1 => crc_in2(18),
      O => crc_match_i_15_n_0
    );
crc_match_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(17),
      I1 => crc_in2(16),
      O => crc_match_i_16_n_0
    );
crc_match_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => crc_match_i_18_n_0
    );
crc_match_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[30]\,
      O => crc_match_i_19_n_0
    );
crc_match_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \counter_reg_n_0_[29]\,
      O => crc_match_i_20_n_0
    );
crc_match_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[28]\,
      O => crc_match_i_21_n_0
    );
crc_match_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(15),
      I1 => crc_in2(14),
      O => crc_match_i_23_n_0
    );
crc_match_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(13),
      I1 => crc_in2(12),
      O => crc_match_i_24_n_0
    );
crc_match_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(11),
      I1 => crc_in2(10),
      O => crc_match_i_25_n_0
    );
crc_match_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(9),
      I1 => crc_in2(8),
      O => crc_match_i_26_n_0
    );
crc_match_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \counter_reg_n_0_[27]\,
      O => crc_match_i_29_n_0
    );
crc_match_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[26]\,
      O => crc_match_i_30_n_0
    );
crc_match_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \counter_reg_n_0_[25]\,
      O => crc_match_i_31_n_0
    );
crc_match_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[24]\,
      O => crc_match_i_32_n_0
    );
crc_match_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(3),
      I1 => crc_in2(2),
      O => crc_match_i_33_n_0
    );
crc_match_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => crc_in2(1),
      I1 => crc_in2(0),
      O => crc_match_i_34_n_0
    );
crc_match_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(7),
      I1 => crc_in2(6),
      O => crc_match_i_35_n_0
    );
crc_match_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(5),
      I1 => crc_in2(4),
      O => crc_match_i_36_n_0
    );
crc_match_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crc_in2(2),
      I1 => crc_in2(3),
      O => crc_match_i_37_n_0
    );
crc_match_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => crc_in2(0),
      I1 => crc_in2(1),
      O => crc_match_i_38_n_0
    );
crc_match_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \counter_reg_n_0_[23]\,
      O => crc_match_i_41_n_0
    );
crc_match_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[22]\,
      O => crc_match_i_42_n_0
    );
crc_match_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \counter_reg_n_0_[21]\,
      O => crc_match_i_43_n_0
    );
crc_match_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[20]\,
      O => crc_match_i_44_n_0
    );
crc_match_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \counter_reg_n_0_[19]\,
      O => crc_match_i_45_n_0
    );
crc_match_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[18]\,
      O => crc_match_i_46_n_0
    );
crc_match_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \counter_reg_n_0_[17]\,
      O => crc_match_i_47_n_0
    );
crc_match_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[16]\,
      O => crc_match_i_48_n_0
    );
crc_match_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \counter_reg_n_0_[15]\,
      O => crc_match_i_51_n_0
    );
crc_match_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[14]\,
      O => crc_match_i_52_n_0
    );
crc_match_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \counter_reg_n_0_[13]\,
      O => crc_match_i_53_n_0
    );
crc_match_i_54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[12]\,
      O => crc_match_i_54_n_0
    );
crc_match_i_55: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \counter_reg_n_0_[11]\,
      O => crc_match_i_55_n_0
    );
crc_match_i_56: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[10]\,
      O => crc_match_i_56_n_0
    );
crc_match_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => \counter_reg_n_0_[9]\,
      O => crc_match_i_57_n_0
    );
crc_match_i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      O => crc_match_i_58_n_0
    );
crc_match_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \resp_len__0\(3),
      I1 => \counter_reg_n_0_[3]\,
      O => crc_match_i_59_n_0
    );
crc_match_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \resp_len__0\(5),
      O => crc_match_i_60_n_0
    );
crc_match_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \resp_len__0\(5),
      O => crc_match_i_61_n_0
    );
crc_match_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \resp_len__0\(5),
      O => crc_match_i_62_n_0
    );
crc_match_i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      O => crc_match_i_63_n_0
    );
crc_match_i_64: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \resp_len__0\(3),
      O => crc_match_i_64_n_0
    );
crc_match_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \resp_len__0\(5),
      O => crc_match_i_65_n_0
    );
crc_match_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \resp_len__0\(3),
      O => crc_match_i_66_n_0
    );
crc_match_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(31),
      I1 => crc_in2(30),
      O => crc_match_i_8_n_0
    );
crc_match_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_in2(29),
      I1 => crc_in2(28),
      O => crc_match_i_9_n_0
    );
crc_match_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => crc_match_reg_1,
      Q => \^crc_match_reg_0\,
      R => reset0
    );
crc_match_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => crc_match_reg_i_22_n_0,
      CO(3) => crc_match_reg_i_12_n_0,
      CO(2) => crc_match_reg_i_12_n_1,
      CO(1) => crc_match_reg_i_12_n_2,
      CO(0) => crc_match_reg_i_12_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_crc_match_reg_i_12_O_UNCONNECTED(3 downto 0),
      S(3) => crc_match_i_23_n_0,
      S(2) => crc_match_i_24_n_0,
      S(1) => crc_match_i_25_n_0,
      S(0) => crc_match_i_26_n_0
    );
crc_match_reg_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => crc_match_reg_i_27_n_0,
      CO(3) => crc_match_reg_i_17_n_0,
      CO(2) => crc_match_reg_i_17_n_1,
      CO(1) => crc_match_reg_i_17_n_2,
      CO(0) => crc_match_reg_i_17_n_3,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[26]\,
      DI(2) => \counter_reg_n_0_[25]\,
      DI(1) => \counter_reg_n_0_[24]\,
      DI(0) => \counter_reg_n_0_[23]\,
      O(3 downto 0) => crc_in2(27 downto 24),
      S(3) => crc_match_i_29_n_0,
      S(2) => crc_match_i_30_n_0,
      S(1) => crc_match_i_31_n_0,
      S(0) => crc_match_i_32_n_0
    );
crc_match_reg_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => crc_match_reg_i_22_n_0,
      CO(2) => crc_match_reg_i_22_n_1,
      CO(1) => crc_match_reg_i_22_n_2,
      CO(0) => crc_match_reg_i_22_n_3,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => crc_match_i_33_n_0,
      DI(0) => crc_match_i_34_n_0,
      O(3 downto 0) => NLW_crc_match_reg_i_22_O_UNCONNECTED(3 downto 0),
      S(3) => crc_match_i_35_n_0,
      S(2) => crc_match_i_36_n_0,
      S(1) => crc_match_i_37_n_0,
      S(0) => crc_match_i_38_n_0
    );
crc_match_reg_i_27: unisim.vcomponents.CARRY4
     port map (
      CI => crc_match_reg_i_28_n_0,
      CO(3) => crc_match_reg_i_27_n_0,
      CO(2) => crc_match_reg_i_27_n_1,
      CO(1) => crc_match_reg_i_27_n_2,
      CO(0) => crc_match_reg_i_27_n_3,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[22]\,
      DI(2) => \counter_reg_n_0_[21]\,
      DI(1) => \counter_reg_n_0_[20]\,
      DI(0) => \counter_reg_n_0_[19]\,
      O(3 downto 0) => crc_in2(23 downto 20),
      S(3) => crc_match_i_41_n_0,
      S(2) => crc_match_i_42_n_0,
      S(1) => crc_match_i_43_n_0,
      S(0) => crc_match_i_44_n_0
    );
crc_match_reg_i_28: unisim.vcomponents.CARRY4
     port map (
      CI => crc_match_reg_i_39_n_0,
      CO(3) => crc_match_reg_i_28_n_0,
      CO(2) => crc_match_reg_i_28_n_1,
      CO(1) => crc_match_reg_i_28_n_2,
      CO(0) => crc_match_reg_i_28_n_3,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[18]\,
      DI(2) => \counter_reg_n_0_[17]\,
      DI(1) => \counter_reg_n_0_[16]\,
      DI(0) => \counter_reg_n_0_[15]\,
      O(3 downto 0) => crc_in2(19 downto 16),
      S(3) => crc_match_i_45_n_0,
      S(2) => crc_match_i_46_n_0,
      S(1) => crc_match_i_47_n_0,
      S(0) => crc_match_i_48_n_0
    );
crc_match_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => crc_match_reg_i_6_n_0,
      CO(3) => \^counter_reg[29]_0\(0),
      CO(2) => crc_match_reg_i_3_n_1,
      CO(1) => crc_match_reg_i_3_n_2,
      CO(0) => crc_match_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => crc_in2(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_crc_match_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => crc_match_i_8_n_0,
      S(2) => crc_match_i_9_n_0,
      S(1) => crc_match_i_10_n_0,
      S(0) => crc_match_i_11_n_0
    );
crc_match_reg_i_39: unisim.vcomponents.CARRY4
     port map (
      CI => crc_match_reg_i_40_n_0,
      CO(3) => crc_match_reg_i_39_n_0,
      CO(2) => crc_match_reg_i_39_n_1,
      CO(1) => crc_match_reg_i_39_n_2,
      CO(0) => crc_match_reg_i_39_n_3,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[14]\,
      DI(2) => \counter_reg_n_0_[13]\,
      DI(1) => \counter_reg_n_0_[12]\,
      DI(0) => \counter_reg_n_0_[11]\,
      O(3 downto 0) => crc_in2(15 downto 12),
      S(3) => crc_match_i_51_n_0,
      S(2) => crc_match_i_52_n_0,
      S(1) => crc_match_i_53_n_0,
      S(0) => crc_match_i_54_n_0
    );
crc_match_reg_i_40: unisim.vcomponents.CARRY4
     port map (
      CI => crc_match_reg_i_50_n_0,
      CO(3) => crc_match_reg_i_40_n_0,
      CO(2) => crc_match_reg_i_40_n_1,
      CO(1) => crc_match_reg_i_40_n_2,
      CO(0) => crc_match_reg_i_40_n_3,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[10]\,
      DI(2) => \counter_reg_n_0_[9]\,
      DI(1) => \counter_reg_n_0_[8]\,
      DI(0) => '0',
      O(3 downto 0) => crc_in2(11 downto 8),
      S(3) => crc_match_i_55_n_0,
      S(2) => crc_match_i_56_n_0,
      S(1) => crc_match_i_57_n_0,
      S(0) => crc_match_i_58_n_0
    );
crc_match_reg_i_49: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => crc_match_reg_i_49_n_0,
      CO(2) => crc_match_reg_i_49_n_1,
      CO(1) => crc_match_reg_i_49_n_2,
      CO(0) => crc_match_reg_i_49_n_3,
      CYINIT => '1',
      DI(3) => \counter_reg_n_0_[3]\,
      DI(2) => \counter_reg_n_0_[2]\,
      DI(1) => \counter_reg_n_0_[1]\,
      DI(0) => \counter_reg_n_0_[0]\,
      O(3 downto 0) => crc_in2(3 downto 0),
      S(3) => crc_match_i_59_n_0,
      S(2) => crc_match_i_60_n_0,
      S(1) => crc_match_i_61_n_0,
      S(0) => crc_match_i_62_n_0
    );
crc_match_reg_i_50: unisim.vcomponents.CARRY4
     port map (
      CI => crc_match_reg_i_49_n_0,
      CO(3) => crc_match_reg_i_50_n_0,
      CO(2) => crc_match_reg_i_50_n_1,
      CO(1) => crc_match_reg_i_50_n_2,
      CO(0) => crc_match_reg_i_50_n_3,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => \counter_reg_n_0_[6]\,
      DI(1) => \counter_reg_n_0_[5]\,
      DI(0) => \counter_reg_n_0_[4]\,
      O(3 downto 0) => crc_in2(7 downto 4),
      S(3) => crc_match_i_63_n_0,
      S(2) => crc_match_i_64_n_0,
      S(1) => crc_match_i_65_n_0,
      S(0) => crc_match_i_66_n_0
    );
crc_match_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => crc_match_reg_i_12_n_0,
      CO(3) => crc_match_reg_i_6_n_0,
      CO(2) => crc_match_reg_i_6_n_1,
      CO(1) => crc_match_reg_i_6_n_2,
      CO(0) => crc_match_reg_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_crc_match_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => crc_match_i_13_n_0,
      S(2) => crc_match_i_14_n_0,
      S(1) => crc_match_i_15_n_0,
      S(0) => crc_match_i_16_n_0
    );
crc_match_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => crc_match_reg_i_17_n_0,
      CO(3) => NLW_crc_match_reg_i_7_CO_UNCONNECTED(3),
      CO(2) => crc_match_reg_i_7_n_1,
      CO(1) => crc_match_reg_i_7_n_2,
      CO(0) => crc_match_reg_i_7_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \counter_reg_n_0_[29]\,
      DI(1) => \counter_reg_n_0_[28]\,
      DI(0) => \counter_reg_n_0_[27]\,
      O(3 downto 0) => crc_in2(31 downto 28),
      S(3) => crc_match_i_18_n_0,
      S(2) => crc_match_i_19_n_0,
      S(1) => crc_match_i_20_n_0,
      S(0) => crc_match_i_21_n_0
    );
crc_ok_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \^crc_match_reg_0\,
      O => crc_ok_i_1_n_0
    );
crc_ok_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => crc_ok_i_1_n_0,
      Q => \^cmd_crc_ok\,
      R => reset0
    );
crc_rst_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      O => \state_reg[4]_1\
    );
crc_rst_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => \state__0\(5),
      I1 => \^state_reg[7]_0\(5),
      I2 => \^state_reg[7]_0\(4),
      I3 => \state__0\(4),
      I4 => \^state_reg[7]_0\(1),
      I5 => \^state_reg[7]_0\(2),
      O => \state_reg[5]_1\
    );
crc_rst_reg: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => crc_rst_reg_0,
      Q => \^ar\(0),
      S => reset0
    );
finish_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \^state_reg[7]_0\(2),
      I2 => \^state_reg[7]_0\(0),
      I3 => \^state_reg[7]_0\(3),
      I4 => \state__0\(5),
      O => \state_reg[4]_0\
    );
finish_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => finish_reg_0,
      Q => \^cmd_finish\,
      R => reset0
    );
index_ok_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000000"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in(4),
      I2 => \^state_reg[7]_0\(4),
      I3 => index_ok_i_2_n_0,
      I4 => index_ok_i_3_n_0,
      O => index_ok_i_1_n_0
    );
index_ok_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in(5),
      I2 => p_1_in(3),
      I3 => p_0_in(3),
      O => index_ok_i_2_n_0
    );
index_ok_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_1_in(1),
      I2 => p_0_in(0),
      I3 => p_1_in(0),
      I4 => p_1_in(2),
      I5 => p_0_in(2),
      O => index_ok_i_3_n_0
    );
index_ok_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => index_ok_i_1_n_0,
      Q => \^cmd_index_ok\,
      R => reset0
    );
\int_status_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAAFFAABAAA"
    )
        port map (
      I0 => \response_01__0\,
      I1 => \^cmd_crc_ok\,
      I2 => Q(0),
      I3 => \^cmd_finish\,
      I4 => Q(1),
      I5 => \^cmd_index_ok\,
      O => crc_ok_reg_0
    );
\resp_buff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[112]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[0]\,
      O => \resp_buff[0]_i_1_n_0\
    );
\resp_buff[100]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[116]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[100]\,
      O => \resp_buff[100]_i_1_n_0\
    );
\resp_buff[101]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[117]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[101]\,
      O => \resp_buff[101]_i_1_n_0\
    );
\resp_buff[102]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[118]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[102]\,
      O => \resp_buff[102]_i_1_n_0\
    );
\resp_buff[103]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[119]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[103]\,
      O => \resp_buff[103]_i_1_n_0\
    );
\resp_buff[104]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[120]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[104]\,
      O => \resp_buff[104]_i_1_n_0\
    );
\resp_buff[105]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[121]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[105]\,
      O => \resp_buff[105]_i_1_n_0\
    );
\resp_buff[106]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[122]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[106]\,
      O => \resp_buff[106]_i_1_n_0\
    );
\resp_buff[107]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[123]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[107]\,
      O => \resp_buff[107]_i_1_n_0\
    );
\resp_buff[108]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[124]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[108]\,
      O => \resp_buff[108]_i_1_n_0\
    );
\resp_buff[109]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[125]_i_3_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[109]\,
      O => \resp_buff[109]_i_1_n_0\
    );
\resp_buff[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[122]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[10]\,
      O => \resp_buff[10]_i_1_n_0\
    );
\resp_buff[110]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[110]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[110]\,
      O => \resp_buff[110]_i_1_n_0\
    );
\resp_buff[110]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFBFBFBFBF"
    )
        port map (
      I0 => \resp_buff[125]_i_5_n_0\,
      I1 => \resp_buff[122]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[122]_i_4_n_0\,
      O => \resp_buff[110]_i_2_n_0\
    );
\resp_buff[111]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[111]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[111]\,
      O => \resp_buff[111]_i_1_n_0\
    );
\resp_buff[111]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFEFEFEF"
    )
        port map (
      I0 => \resp_buff[125]_i_5_n_0\,
      I1 => \resp_buff[123]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[123]_i_5_n_0\,
      O => \resp_buff[111]_i_2_n_0\
    );
\resp_buff[111]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEE2EEEE"
    )
        port map (
      I0 => \resp_buff[111]_i_4_n_0\,
      I1 => \resp_idx_reg[6]_i_4_n_1\,
      I2 => \counter_reg_n_0_[6]\,
      I3 => \counter_reg_n_0_[5]\,
      I4 => \counter_reg_n_0_[4]\,
      I5 => \resp_buff[125]_i_9_n_0\,
      O => \resp_buff[111]_i_3_n_0\
    );
\resp_buff[111]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEB"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[6]\,
      I1 => \resp_idx_reg_n_0_[4]\,
      I2 => \resp_idx_reg_n_0_[3]\,
      I3 => \resp_idx_reg_n_0_[5]\,
      O => \resp_buff[111]_i_4_n_0\
    );
\resp_buff[112]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[112]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => \resp_buff_reg_n_0_[112]\,
      O => \resp_buff[112]_i_1_n_0\
    );
\resp_buff[112]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFEFEFEF"
    )
        port map (
      I0 => \resp_buff[115]_i_3_n_0\,
      I1 => \resp_buff[124]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[3]\,
      I4 => \resp_idx_reg_n_0_[2]\,
      I5 => \resp_buff[124]_i_4_n_0\,
      O => \resp_buff[112]_i_2_n_0\
    );
\resp_buff[113]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[113]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => \resp_buff_reg_n_0_[113]\,
      O => \resp_buff[113]_i_1_n_0\
    );
\resp_buff[113]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFBFBFBFBF"
    )
        port map (
      I0 => \resp_buff[115]_i_3_n_0\,
      I1 => \resp_buff[125]_i_6_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[3]\,
      I4 => \resp_idx_reg_n_0_[2]\,
      I5 => \resp_buff[125]_i_7_n_0\,
      O => \resp_buff[113]_i_2_n_0\
    );
\resp_buff[114]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[114]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => \resp_buff_reg_n_0_[114]\,
      O => \resp_buff[114]_i_1_n_0\
    );
\resp_buff[114]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFBFBFBFBF"
    )
        port map (
      I0 => \resp_buff[115]_i_3_n_0\,
      I1 => \resp_buff[122]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[3]\,
      I4 => \resp_idx_reg_n_0_[2]\,
      I5 => \resp_buff[122]_i_4_n_0\,
      O => \resp_buff[114]_i_2_n_0\
    );
\resp_buff[115]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[115]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => \resp_buff_reg_n_0_[115]\,
      O => \resp_buff[115]_i_1_n_0\
    );
\resp_buff[115]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFEFEFEF"
    )
        port map (
      I0 => \resp_buff[115]_i_3_n_0\,
      I1 => \resp_buff[123]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[3]\,
      I4 => \resp_idx_reg_n_0_[2]\,
      I5 => \resp_buff[123]_i_5_n_0\,
      O => \resp_buff[115]_i_2_n_0\
    );
\resp_buff[115]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      O => \resp_buff[115]_i_3_n_0\
    );
\resp_buff[116]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[116]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => \resp_buff_reg_n_0_[116]\,
      O => \resp_buff[116]_i_1_n_0\
    );
\resp_buff[116]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB0BFBFBFBF"
    )
        port map (
      I0 => \resp_buff[124]_i_3_n_0\,
      I1 => \resp_buff[119]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[124]_i_4_n_0\,
      O => \resp_buff[116]_i_2_n_0\
    );
\resp_buff[117]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[117]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => \resp_buff_reg_n_0_[117]\,
      O => \resp_buff[117]_i_1_n_0\
    );
\resp_buff[117]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F707F7F7F7F"
    )
        port map (
      I0 => \resp_buff[119]_i_3_n_0\,
      I1 => \resp_buff[125]_i_6_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[125]_i_7_n_0\,
      O => \resp_buff[117]_i_2_n_0\
    );
\resp_buff[118]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[118]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => \resp_buff_reg_n_0_[118]\,
      O => \resp_buff[118]_i_1_n_0\
    );
\resp_buff[118]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F707F7F7F7F"
    )
        port map (
      I0 => \resp_buff[119]_i_3_n_0\,
      I1 => \resp_buff[122]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[122]_i_4_n_0\,
      O => \resp_buff[118]_i_2_n_0\
    );
\resp_buff[119]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[119]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => \resp_buff_reg_n_0_[119]\,
      O => \resp_buff[119]_i_1_n_0\
    );
\resp_buff[119]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFB0BFBFBFBF"
    )
        port map (
      I0 => \resp_buff[123]_i_3_n_0\,
      I1 => \resp_buff[119]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[123]_i_5_n_0\,
      O => \resp_buff[119]_i_2_n_0\
    );
\resp_buff[119]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      O => \resp_buff[119]_i_3_n_0\
    );
\resp_buff[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[123]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[11]\,
      O => \resp_buff[11]_i_1_n_0\
    );
\resp_buff[120]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[120]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => p_0_in(0),
      O => \resp_buff[120]_i_1_n_0\
    );
\resp_buff[120]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BFBFBFBFBFBFBF"
    )
        port map (
      I0 => \resp_buff[124]_i_3_n_0\,
      I1 => \resp_buff[123]_i_4_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[124]_i_4_n_0\,
      O => \resp_buff[120]_i_2_n_0\
    );
\resp_buff[121]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[121]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => p_0_in(1),
      O => \resp_buff[121]_i_1_n_0\
    );
\resp_buff[121]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F7F7F7F7F"
    )
        port map (
      I0 => \resp_buff[123]_i_4_n_0\,
      I1 => \resp_buff[125]_i_6_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[125]_i_7_n_0\,
      O => \resp_buff[121]_i_2_n_0\
    );
\resp_buff[122]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[122]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => p_0_in(2),
      O => \resp_buff[122]_i_1_n_0\
    );
\resp_buff[122]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F7F7F7F7F7F7F"
    )
        port map (
      I0 => \resp_buff[123]_i_4_n_0\,
      I1 => \resp_buff[122]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[122]_i_4_n_0\,
      O => \resp_buff[122]_i_2_n_0\
    );
\resp_buff[122]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      O => \resp_buff[122]_i_3_n_0\
    );
\resp_buff[122]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[0]\,
      I1 => \resp_idx_reg_n_0_[1]\,
      O => \resp_buff[122]_i_4_n_0\
    );
\resp_buff[123]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[123]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => p_0_in(3),
      O => \resp_buff[123]_i_1_n_0\
    );
\resp_buff[123]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BFBFBFBFBFBFBF"
    )
        port map (
      I0 => \resp_buff[123]_i_3_n_0\,
      I1 => \resp_buff[123]_i_4_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[123]_i_5_n_0\,
      O => \resp_buff[123]_i_2_n_0\
    );
\resp_buff[123]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      O => \resp_buff[123]_i_3_n_0\
    );
\resp_buff[123]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[3]\,
      O => \resp_buff[123]_i_4_n_0\
    );
\resp_buff[123]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[1]\,
      I1 => \resp_idx_reg_n_0_[0]\,
      O => \resp_buff[123]_i_5_n_0\
    );
\resp_buff[124]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[124]_i_2_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => p_0_in(4),
      O => \resp_buff[124]_i_1_n_0\
    );
\resp_buff[124]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFEFEFEF"
    )
        port map (
      I0 => \resp_buff[125]_i_5_n_0\,
      I1 => \resp_buff[124]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[124]_i_4_n_0\,
      O => \resp_buff[124]_i_2_n_0\
    );
\resp_buff[124]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      O => \resp_buff[124]_i_3_n_0\
    );
\resp_buff[124]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[0]\,
      I1 => \resp_idx_reg_n_0_[1]\,
      O => \resp_buff[124]_i_4_n_0\
    );
\resp_buff[125]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[125]_i_3_n_0\,
      I3 => \resp_buff[125]_i_4_n_0\,
      I4 => p_0_in(5),
      O => \resp_buff[125]_i_1_n_0\
    );
\resp_buff[125]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \state__0\(5),
      I1 => clock_posedge,
      I2 => \^state_reg[7]_0\(4),
      I3 => \^state_reg[7]_0\(5),
      I4 => \^state_reg[7]_0\(1),
      I5 => \^state_reg[7]_0\(0),
      O => \^state_reg[5]_0\
    );
\resp_buff[125]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFBFBFBFBF"
    )
        port map (
      I0 => \resp_buff[125]_i_5_n_0\,
      I1 => \resp_buff[125]_i_6_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \resp_idx_reg_n_0_[2]\,
      I4 => \resp_idx_reg_n_0_[3]\,
      I5 => \resp_buff[125]_i_7_n_0\,
      O => \resp_buff[125]_i_3_n_0\
    );
\resp_buff[125]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEEE2"
    )
        port map (
      I0 => \resp_buff[125]_i_8_n_0\,
      I1 => \resp_idx_reg[6]_i_4_n_1\,
      I2 => \counter_reg_n_0_[6]\,
      I3 => \counter_reg_n_0_[5]\,
      I4 => \counter_reg_n_0_[4]\,
      I5 => \resp_buff[125]_i_9_n_0\,
      O => \resp_buff[125]_i_4_n_0\
    );
\resp_buff[125]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      O => \resp_buff[125]_i_5_n_0\
    );
\resp_buff[125]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      O => \resp_buff[125]_i_6_n_0\
    );
\resp_buff[125]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[1]\,
      I1 => \resp_idx_reg_n_0_[0]\,
      O => \resp_buff[125]_i_7_n_0\
    );
\resp_buff[125]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFE"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[6]\,
      I1 => \resp_idx_reg_n_0_[5]\,
      I2 => \resp_idx_reg_n_0_[3]\,
      I3 => \resp_idx_reg_n_0_[4]\,
      O => \resp_buff[125]_i_8_n_0\
    );
\resp_buff[125]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \^state_reg[7]_0\(3),
      I2 => \^state_reg[7]_0\(2),
      I3 => \^co\(0),
      O => \resp_buff[125]_i_9_n_0\
    );
\resp_buff[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[124]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[12]\,
      O => \resp_buff[12]_i_1_n_0\
    );
\resp_buff[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[125]_i_3_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[13]\,
      O => \resp_buff[13]_i_1_n_0\
    );
\resp_buff[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[110]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[14]\,
      O => \resp_buff[14]_i_1_n_0\
    );
\resp_buff[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[111]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[15]\,
      O => \resp_buff[15]_i_1_n_0\
    );
\resp_buff[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFD0DFD"
    )
        port map (
      I0 => \resp_buff[95]_i_3_n_0\,
      I1 => \resp_buff[79]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \counter_reg_n_0_[6]\,
      I4 => \resp_buff[79]_i_4_n_0\,
      I5 => \resp_buff[125]_i_9_n_0\,
      O => \resp_buff[15]_i_2_n_0\
    );
\resp_buff[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[112]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[16]\,
      O => \resp_buff[16]_i_1_n_0\
    );
\resp_buff[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[113]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[17]\,
      O => \resp_buff[17]_i_1_n_0\
    );
\resp_buff[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[114]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[18]\,
      O => \resp_buff[18]_i_1_n_0\
    );
\resp_buff[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[115]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[19]\,
      O => \resp_buff[19]_i_1_n_0\
    );
\resp_buff[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[113]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[1]\,
      O => \resp_buff[1]_i_1_n_0\
    );
\resp_buff[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[116]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[20]\,
      O => \resp_buff[20]_i_1_n_0\
    );
\resp_buff[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[117]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[21]\,
      O => \resp_buff[21]_i_1_n_0\
    );
\resp_buff[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[118]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[22]\,
      O => \resp_buff[22]_i_1_n_0\
    );
\resp_buff[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[119]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[23]\,
      O => \resp_buff[23]_i_1_n_0\
    );
\resp_buff[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[120]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[24]\,
      O => \resp_buff[24]_i_1_n_0\
    );
\resp_buff[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[121]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[25]\,
      O => \resp_buff[25]_i_1_n_0\
    );
\resp_buff[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[122]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[26]\,
      O => \resp_buff[26]_i_1_n_0\
    );
\resp_buff[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[123]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[27]\,
      O => \resp_buff[27]_i_1_n_0\
    );
\resp_buff[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[124]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[28]\,
      O => \resp_buff[28]_i_1_n_0\
    );
\resp_buff[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[125]_i_3_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[29]\,
      O => \resp_buff[29]_i_1_n_0\
    );
\resp_buff[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[114]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[2]\,
      O => \resp_buff[2]_i_1_n_0\
    );
\resp_buff[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[110]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[30]\,
      O => \resp_buff[30]_i_1_n_0\
    );
\resp_buff[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[111]_i_2_n_0\,
      I3 => \resp_buff[31]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[31]\,
      O => \resp_buff[31]_i_1_n_0\
    );
\resp_buff[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFD0DFD"
    )
        port map (
      I0 => \resp_buff[95]_i_3_n_0\,
      I1 => \resp_buff[95]_i_4_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \counter_reg_n_0_[6]\,
      I4 => \resp_buff[95]_i_5_n_0\,
      I5 => \resp_buff[125]_i_9_n_0\,
      O => \resp_buff[31]_i_2_n_0\
    );
\resp_buff[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[112]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[32]\,
      O => \resp_buff[32]_i_1_n_0\
    );
\resp_buff[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[113]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[33]\,
      O => \resp_buff[33]_i_1_n_0\
    );
\resp_buff[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[114]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[34]\,
      O => \resp_buff[34]_i_1_n_0\
    );
\resp_buff[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[115]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[35]\,
      O => \resp_buff[35]_i_1_n_0\
    );
\resp_buff[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[116]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[36]\,
      O => \resp_buff[36]_i_1_n_0\
    );
\resp_buff[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[117]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[37]\,
      O => \resp_buff[37]_i_1_n_0\
    );
\resp_buff[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[118]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[38]\,
      O => \resp_buff[38]_i_1_n_0\
    );
\resp_buff[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[119]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[39]\,
      O => \resp_buff[39]_i_1_n_0\
    );
\resp_buff[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[115]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[3]\,
      O => \resp_buff[3]_i_1_n_0\
    );
\resp_buff[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[120]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[40]\,
      O => \resp_buff[40]_i_1_n_0\
    );
\resp_buff[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[121]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[41]\,
      O => \resp_buff[41]_i_1_n_0\
    );
\resp_buff[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[122]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[42]\,
      O => \resp_buff[42]_i_1_n_0\
    );
\resp_buff[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[123]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[43]\,
      O => \resp_buff[43]_i_1_n_0\
    );
\resp_buff[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[124]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[44]\,
      O => \resp_buff[44]_i_1_n_0\
    );
\resp_buff[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[125]_i_3_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[45]\,
      O => \resp_buff[45]_i_1_n_0\
    );
\resp_buff[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[110]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[46]\,
      O => \resp_buff[46]_i_1_n_0\
    );
\resp_buff[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[111]_i_2_n_0\,
      I3 => \resp_buff[47]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[47]\,
      O => \resp_buff[47]_i_1_n_0\
    );
\resp_buff[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEE2EEEEE"
    )
        port map (
      I0 => \resp_buff[47]_i_3_n_0\,
      I1 => \resp_idx_reg[6]_i_4_n_1\,
      I2 => \counter_reg_n_0_[6]\,
      I3 => \counter_reg_n_0_[5]\,
      I4 => \counter_reg_n_0_[4]\,
      I5 => \resp_buff[125]_i_9_n_0\,
      O => \resp_buff[47]_i_2_n_0\
    );
\resp_buff[47]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD7"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[6]\,
      I1 => \resp_idx_reg_n_0_[4]\,
      I2 => \resp_idx_reg_n_0_[3]\,
      I3 => \resp_idx_reg_n_0_[5]\,
      O => \resp_buff[47]_i_3_n_0\
    );
\resp_buff[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[112]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[48]\,
      O => \resp_buff[48]_i_1_n_0\
    );
\resp_buff[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[113]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[49]\,
      O => \resp_buff[49]_i_1_n_0\
    );
\resp_buff[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[116]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[4]\,
      O => \resp_buff[4]_i_1_n_0\
    );
\resp_buff[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[114]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[50]\,
      O => \resp_buff[50]_i_1_n_0\
    );
\resp_buff[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[115]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[51]\,
      O => \resp_buff[51]_i_1_n_0\
    );
\resp_buff[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[116]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[52]\,
      O => \resp_buff[52]_i_1_n_0\
    );
\resp_buff[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[117]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[53]\,
      O => \resp_buff[53]_i_1_n_0\
    );
\resp_buff[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[118]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[54]\,
      O => \resp_buff[54]_i_1_n_0\
    );
\resp_buff[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[119]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[55]\,
      O => \resp_buff[55]_i_1_n_0\
    );
\resp_buff[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[120]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[56]\,
      O => \resp_buff[56]_i_1_n_0\
    );
\resp_buff[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[121]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[57]\,
      O => \resp_buff[57]_i_1_n_0\
    );
\resp_buff[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[122]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[58]\,
      O => \resp_buff[58]_i_1_n_0\
    );
\resp_buff[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[123]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[59]\,
      O => \resp_buff[59]_i_1_n_0\
    );
\resp_buff[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[117]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[5]\,
      O => \resp_buff[5]_i_1_n_0\
    );
\resp_buff[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[124]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[60]\,
      O => \resp_buff[60]_i_1_n_0\
    );
\resp_buff[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[125]_i_3_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[61]\,
      O => \resp_buff[61]_i_1_n_0\
    );
\resp_buff[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[110]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[62]\,
      O => \resp_buff[62]_i_1_n_0\
    );
\resp_buff[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[111]_i_2_n_0\,
      I3 => \resp_buff[63]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[63]\,
      O => \resp_buff[63]_i_1_n_0\
    );
\resp_buff[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEE2E"
    )
        port map (
      I0 => \resp_buff[63]_i_3_n_0\,
      I1 => \resp_idx_reg[6]_i_4_n_1\,
      I2 => \counter_reg_n_0_[6]\,
      I3 => \counter_reg_n_0_[5]\,
      I4 => \counter_reg_n_0_[4]\,
      I5 => \resp_buff[125]_i_9_n_0\,
      O => \resp_buff[63]_i_2_n_0\
    );
\resp_buff[63]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFD"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[6]\,
      I1 => \resp_idx_reg_n_0_[4]\,
      I2 => \resp_idx_reg_n_0_[3]\,
      I3 => \resp_idx_reg_n_0_[5]\,
      O => \resp_buff[63]_i_3_n_0\
    );
\resp_buff[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[112]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[64]\,
      O => \resp_buff[64]_i_1_n_0\
    );
\resp_buff[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[113]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[65]\,
      O => \resp_buff[65]_i_1_n_0\
    );
\resp_buff[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[114]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[66]\,
      O => \resp_buff[66]_i_1_n_0\
    );
\resp_buff[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[115]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[67]\,
      O => \resp_buff[67]_i_1_n_0\
    );
\resp_buff[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[116]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[68]\,
      O => \resp_buff[68]_i_1_n_0\
    );
\resp_buff[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[117]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[69]\,
      O => \resp_buff[69]_i_1_n_0\
    );
\resp_buff[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[118]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[6]\,
      O => \resp_buff[6]_i_1_n_0\
    );
\resp_buff[70]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[118]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[70]\,
      O => \resp_buff[70]_i_1_n_0\
    );
\resp_buff[71]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[119]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[71]\,
      O => \resp_buff[71]_i_1_n_0\
    );
\resp_buff[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[120]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[72]\,
      O => \resp_buff[72]_i_1_n_0\
    );
\resp_buff[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[121]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[73]\,
      O => \resp_buff[73]_i_1_n_0\
    );
\resp_buff[74]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[122]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[74]\,
      O => \resp_buff[74]_i_1_n_0\
    );
\resp_buff[75]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[123]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[75]\,
      O => \resp_buff[75]_i_1_n_0\
    );
\resp_buff[76]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[124]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[76]\,
      O => \resp_buff[76]_i_1_n_0\
    );
\resp_buff[77]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[125]_i_3_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[77]\,
      O => \resp_buff[77]_i_1_n_0\
    );
\resp_buff[78]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[110]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[78]\,
      O => \resp_buff[78]_i_1_n_0\
    );
\resp_buff[79]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[111]_i_2_n_0\,
      I3 => \resp_buff[79]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[79]\,
      O => \resp_buff[79]_i_1_n_0\
    );
\resp_buff[79]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFE0E"
    )
        port map (
      I0 => \resp_buff[95]_i_3_n_0\,
      I1 => \resp_buff[79]_i_3_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \counter_reg_n_0_[6]\,
      I4 => \resp_buff[79]_i_4_n_0\,
      I5 => \resp_buff[125]_i_9_n_0\,
      O => \resp_buff[79]_i_2_n_0\
    );
\resp_buff[79]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[5]\,
      I1 => \resp_idx_reg_n_0_[3]\,
      I2 => \resp_idx_reg_n_0_[4]\,
      O => \resp_buff[79]_i_3_n_0\
    );
\resp_buff[79]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      O => \resp_buff[79]_i_4_n_0\
    );
\resp_buff[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[119]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[7]\,
      O => \resp_buff[7]_i_1_n_0\
    );
\resp_buff[80]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[112]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[80]\,
      O => \resp_buff[80]_i_1_n_0\
    );
\resp_buff[81]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[113]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[81]\,
      O => \resp_buff[81]_i_1_n_0\
    );
\resp_buff[82]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[114]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[82]\,
      O => \resp_buff[82]_i_1_n_0\
    );
\resp_buff[83]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[115]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[83]\,
      O => \resp_buff[83]_i_1_n_0\
    );
\resp_buff[84]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[116]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[84]\,
      O => \resp_buff[84]_i_1_n_0\
    );
\resp_buff[85]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[117]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[85]\,
      O => \resp_buff[85]_i_1_n_0\
    );
\resp_buff[86]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[118]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[86]\,
      O => \resp_buff[86]_i_1_n_0\
    );
\resp_buff[87]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[119]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[87]\,
      O => \resp_buff[87]_i_1_n_0\
    );
\resp_buff[88]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[120]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[88]\,
      O => \resp_buff[88]_i_1_n_0\
    );
\resp_buff[89]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[121]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[89]\,
      O => \resp_buff[89]_i_1_n_0\
    );
\resp_buff[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[120]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[8]\,
      O => \resp_buff[8]_i_1_n_0\
    );
\resp_buff[90]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[122]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[90]\,
      O => \resp_buff[90]_i_1_n_0\
    );
\resp_buff[91]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[123]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[91]\,
      O => \resp_buff[91]_i_1_n_0\
    );
\resp_buff[92]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[124]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[92]\,
      O => \resp_buff[92]_i_1_n_0\
    );
\resp_buff[93]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[125]_i_3_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[93]\,
      O => \resp_buff[93]_i_1_n_0\
    );
\resp_buff[94]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[110]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[94]\,
      O => \resp_buff[94]_i_1_n_0\
    );
\resp_buff[95]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[111]_i_2_n_0\,
      I3 => \resp_buff[95]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[95]\,
      O => \resp_buff[95]_i_1_n_0\
    );
\resp_buff[95]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFE0E"
    )
        port map (
      I0 => \resp_buff[95]_i_3_n_0\,
      I1 => \resp_buff[95]_i_4_n_0\,
      I2 => \resp_idx_reg[6]_i_4_n_1\,
      I3 => \counter_reg_n_0_[6]\,
      I4 => \resp_buff[95]_i_5_n_0\,
      I5 => \resp_buff[125]_i_9_n_0\,
      O => \resp_buff[95]_i_2_n_0\
    );
\resp_buff[95]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[5]\,
      I1 => \resp_idx_reg_n_0_[3]\,
      I2 => \resp_idx_reg_n_0_[4]\,
      I3 => \resp_idx_reg_n_0_[6]\,
      O => \resp_buff[95]_i_3_n_0\
    );
\resp_buff[95]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BD"
    )
        port map (
      I0 => \resp_idx_reg_n_0_[5]\,
      I1 => \resp_idx_reg_n_0_[3]\,
      I2 => \resp_idx_reg_n_0_[4]\,
      O => \resp_buff[95]_i_4_n_0\
    );
\resp_buff[95]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[5]\,
      O => \resp_buff[95]_i_5_n_0\
    );
\resp_buff[96]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[112]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[96]\,
      O => \resp_buff[96]_i_1_n_0\
    );
\resp_buff[97]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[113]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[97]\,
      O => \resp_buff[97]_i_1_n_0\
    );
\resp_buff[98]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[114]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[98]\,
      O => \resp_buff[98]_i_1_n_0\
    );
\resp_buff[99]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[115]_i_2_n_0\,
      I3 => \resp_buff[111]_i_3_n_0\,
      I4 => \resp_buff_reg_n_0_[99]\,
      O => \resp_buff[99]_i_1_n_0\
    );
\resp_buff[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \^state_reg[5]_0\,
      I2 => \resp_buff[121]_i_2_n_0\,
      I3 => \resp_buff[15]_i_2_n_0\,
      I4 => \resp_buff_reg_n_0_[9]\,
      O => \resp_buff[9]_i_1_n_0\
    );
\resp_buff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[0]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[0]\,
      R => reset0
    );
\resp_buff_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[100]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[100]\,
      R => reset0
    );
\resp_buff_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[101]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[101]\,
      R => reset0
    );
\resp_buff_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[102]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[102]\,
      R => reset0
    );
\resp_buff_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[103]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[103]\,
      R => reset0
    );
\resp_buff_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[104]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[104]\,
      R => reset0
    );
\resp_buff_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[105]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[105]\,
      R => reset0
    );
\resp_buff_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[106]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[106]\,
      R => reset0
    );
\resp_buff_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[107]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[107]\,
      R => reset0
    );
\resp_buff_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[108]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[108]\,
      R => reset0
    );
\resp_buff_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[109]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[109]\,
      R => reset0
    );
\resp_buff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[10]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[10]\,
      R => reset0
    );
\resp_buff_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[110]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[110]\,
      R => reset0
    );
\resp_buff_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[111]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[111]\,
      R => reset0
    );
\resp_buff_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[112]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[112]\,
      R => reset0
    );
\resp_buff_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[113]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[113]\,
      R => reset0
    );
\resp_buff_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[114]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[114]\,
      R => reset0
    );
\resp_buff_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[115]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[115]\,
      R => reset0
    );
\resp_buff_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[116]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[116]\,
      R => reset0
    );
\resp_buff_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[117]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[117]\,
      R => reset0
    );
\resp_buff_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[118]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[118]\,
      R => reset0
    );
\resp_buff_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[119]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[119]\,
      R => reset0
    );
\resp_buff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[11]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[11]\,
      R => reset0
    );
\resp_buff_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[120]_i_1_n_0\,
      Q => p_0_in(0),
      R => reset0
    );
\resp_buff_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[121]_i_1_n_0\,
      Q => p_0_in(1),
      R => reset0
    );
\resp_buff_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[122]_i_1_n_0\,
      Q => p_0_in(2),
      R => reset0
    );
\resp_buff_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[123]_i_1_n_0\,
      Q => p_0_in(3),
      R => reset0
    );
\resp_buff_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[124]_i_1_n_0\,
      Q => p_0_in(4),
      R => reset0
    );
\resp_buff_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[125]_i_1_n_0\,
      Q => p_0_in(5),
      R => reset0
    );
\resp_buff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[12]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[12]\,
      R => reset0
    );
\resp_buff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[13]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[13]\,
      R => reset0
    );
\resp_buff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[14]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[14]\,
      R => reset0
    );
\resp_buff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[15]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[15]\,
      R => reset0
    );
\resp_buff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[16]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[16]\,
      R => reset0
    );
\resp_buff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[17]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[17]\,
      R => reset0
    );
\resp_buff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[18]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[18]\,
      R => reset0
    );
\resp_buff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[19]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[19]\,
      R => reset0
    );
\resp_buff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[1]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[1]\,
      R => reset0
    );
\resp_buff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[20]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[20]\,
      R => reset0
    );
\resp_buff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[21]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[21]\,
      R => reset0
    );
\resp_buff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[22]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[22]\,
      R => reset0
    );
\resp_buff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[23]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[23]\,
      R => reset0
    );
\resp_buff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[24]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[24]\,
      R => reset0
    );
\resp_buff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[25]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[25]\,
      R => reset0
    );
\resp_buff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[26]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[26]\,
      R => reset0
    );
\resp_buff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[27]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[27]\,
      R => reset0
    );
\resp_buff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[28]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[28]\,
      R => reset0
    );
\resp_buff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[29]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[29]\,
      R => reset0
    );
\resp_buff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[2]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[2]\,
      R => reset0
    );
\resp_buff_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[30]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[30]\,
      R => reset0
    );
\resp_buff_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[31]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[31]\,
      R => reset0
    );
\resp_buff_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[32]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[32]\,
      R => reset0
    );
\resp_buff_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[33]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[33]\,
      R => reset0
    );
\resp_buff_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[34]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[34]\,
      R => reset0
    );
\resp_buff_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[35]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[35]\,
      R => reset0
    );
\resp_buff_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[36]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[36]\,
      R => reset0
    );
\resp_buff_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[37]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[37]\,
      R => reset0
    );
\resp_buff_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[38]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[38]\,
      R => reset0
    );
\resp_buff_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[39]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[39]\,
      R => reset0
    );
\resp_buff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[3]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[3]\,
      R => reset0
    );
\resp_buff_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[40]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[40]\,
      R => reset0
    );
\resp_buff_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[41]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[41]\,
      R => reset0
    );
\resp_buff_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[42]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[42]\,
      R => reset0
    );
\resp_buff_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[43]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[43]\,
      R => reset0
    );
\resp_buff_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[44]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[44]\,
      R => reset0
    );
\resp_buff_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[45]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[45]\,
      R => reset0
    );
\resp_buff_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[46]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[46]\,
      R => reset0
    );
\resp_buff_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[47]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[47]\,
      R => reset0
    );
\resp_buff_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[48]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[48]\,
      R => reset0
    );
\resp_buff_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[49]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[49]\,
      R => reset0
    );
\resp_buff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[4]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[4]\,
      R => reset0
    );
\resp_buff_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[50]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[50]\,
      R => reset0
    );
\resp_buff_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[51]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[51]\,
      R => reset0
    );
\resp_buff_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[52]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[52]\,
      R => reset0
    );
\resp_buff_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[53]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[53]\,
      R => reset0
    );
\resp_buff_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[54]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[54]\,
      R => reset0
    );
\resp_buff_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[55]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[55]\,
      R => reset0
    );
\resp_buff_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[56]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[56]\,
      R => reset0
    );
\resp_buff_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[57]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[57]\,
      R => reset0
    );
\resp_buff_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[58]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[58]\,
      R => reset0
    );
\resp_buff_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[59]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[59]\,
      R => reset0
    );
\resp_buff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[5]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[5]\,
      R => reset0
    );
\resp_buff_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[60]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[60]\,
      R => reset0
    );
\resp_buff_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[61]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[61]\,
      R => reset0
    );
\resp_buff_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[62]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[62]\,
      R => reset0
    );
\resp_buff_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[63]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[63]\,
      R => reset0
    );
\resp_buff_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[64]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[64]\,
      R => reset0
    );
\resp_buff_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[65]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[65]\,
      R => reset0
    );
\resp_buff_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[66]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[66]\,
      R => reset0
    );
\resp_buff_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[67]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[67]\,
      R => reset0
    );
\resp_buff_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[68]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[68]\,
      R => reset0
    );
\resp_buff_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[69]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[69]\,
      R => reset0
    );
\resp_buff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[6]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[6]\,
      R => reset0
    );
\resp_buff_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[70]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[70]\,
      R => reset0
    );
\resp_buff_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[71]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[71]\,
      R => reset0
    );
\resp_buff_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[72]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[72]\,
      R => reset0
    );
\resp_buff_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[73]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[73]\,
      R => reset0
    );
\resp_buff_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[74]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[74]\,
      R => reset0
    );
\resp_buff_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[75]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[75]\,
      R => reset0
    );
\resp_buff_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[76]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[76]\,
      R => reset0
    );
\resp_buff_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[77]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[77]\,
      R => reset0
    );
\resp_buff_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[78]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[78]\,
      R => reset0
    );
\resp_buff_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[79]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[79]\,
      R => reset0
    );
\resp_buff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[7]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[7]\,
      R => reset0
    );
\resp_buff_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[80]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[80]\,
      R => reset0
    );
\resp_buff_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[81]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[81]\,
      R => reset0
    );
\resp_buff_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[82]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[82]\,
      R => reset0
    );
\resp_buff_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[83]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[83]\,
      R => reset0
    );
\resp_buff_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[84]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[84]\,
      R => reset0
    );
\resp_buff_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[85]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[85]\,
      R => reset0
    );
\resp_buff_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[86]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[86]\,
      R => reset0
    );
\resp_buff_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[87]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[87]\,
      R => reset0
    );
\resp_buff_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[88]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[88]\,
      R => reset0
    );
\resp_buff_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[89]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[89]\,
      R => reset0
    );
\resp_buff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[8]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[8]\,
      R => reset0
    );
\resp_buff_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[90]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[90]\,
      R => reset0
    );
\resp_buff_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[91]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[91]\,
      R => reset0
    );
\resp_buff_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[92]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[92]\,
      R => reset0
    );
\resp_buff_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[93]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[93]\,
      R => reset0
    );
\resp_buff_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[94]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[94]\,
      R => reset0
    );
\resp_buff_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[95]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[95]\,
      R => reset0
    );
\resp_buff_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[96]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[96]\,
      R => reset0
    );
\resp_buff_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[97]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[97]\,
      R => reset0
    );
\resp_buff_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[98]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[98]\,
      R => reset0
    );
\resp_buff_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[99]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[99]\,
      R => reset0
    );
\resp_buff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \resp_buff[9]_i_1_n_0\,
      Q => \resp_buff_reg_n_0_[9]\,
      R => reset0
    );
\resp_idx[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(5),
      I1 => \resp_idx_reg_n_0_[0]\,
      O => resp_idx(0)
    );
\resp_idx[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(5),
      I1 => in7(1),
      O => resp_idx(1)
    );
\resp_idx[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(5),
      I1 => in7(2),
      O => resp_idx(2)
    );
\resp_idx[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(5),
      I1 => in7(3),
      O => resp_idx(3)
    );
\resp_idx[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(5),
      I1 => in7(4),
      O => resp_idx(4)
    );
\resp_idx[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(5),
      I1 => in7(5),
      O => resp_idx(5)
    );
\resp_idx[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000002000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \resp_idx_reg[6]_i_4_n_1\,
      I2 => \resp_idx[6]_i_5_n_0\,
      I3 => \state__0\(5),
      I4 => clock_posedge,
      I5 => \^state_reg[7]_0\(1),
      O => \resp_idx[6]_i_1_n_0\
    );
\resp_idx[6]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => \resp_idx[6]_i_10_n_0\
    );
\resp_idx[6]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => \resp_idx[6]_i_11_n_0\
    );
\resp_idx[6]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => \resp_idx[6]_i_13_n_0\
    );
\resp_idx[6]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => \resp_idx[6]_i_14_n_0\
    );
\resp_idx[6]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => \resp_idx[6]_i_15_n_0\
    );
\resp_idx[6]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => \resp_idx[6]_i_17_n_0\
    );
\resp_idx[6]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => \resp_idx[6]_i_18_n_0\
    );
\resp_idx[6]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => \resp_idx[6]_i_19_n_0\
    );
\resp_idx[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(5),
      I1 => in7(6),
      O => resp_idx(6)
    );
\resp_idx[6]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => \resp_idx[6]_i_20_n_0\
    );
\resp_idx[6]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => \resp_idx[6]_i_22_n_0\
    );
\resp_idx[6]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => \resp_idx[6]_i_23_n_0\
    );
\resp_idx[6]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => \resp_idx[6]_i_24_n_0\
    );
\resp_idx[6]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => \resp_idx[6]_i_25_n_0\
    );
\resp_idx[6]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => \resp_idx[6]_i_27_n_0\
    );
\resp_idx[6]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => \resp_idx[6]_i_28_n_0\
    );
\resp_idx[6]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => \resp_idx[6]_i_29_n_0\
    );
\resp_idx[6]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => \resp_idx[6]_i_30_n_0\
    );
\resp_idx[6]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => \resp_idx[6]_i_32_n_0\
    );
\resp_idx[6]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => \resp_idx[6]_i_33_n_0\
    );
\resp_idx[6]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => \resp_idx[6]_i_34_n_0\
    );
\resp_idx[6]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => \resp_idx[6]_i_35_n_0\
    );
\resp_idx[6]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \resp_len__0\(3),
      I1 => \counter_reg_n_0_[6]\,
      I2 => \counter_reg_n_0_[7]\,
      O => \resp_idx[6]_i_36_n_0\
    );
\resp_idx[6]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \resp_len__0\(3),
      I1 => \counter_reg_n_0_[4]\,
      I2 => \counter_reg_n_0_[5]\,
      I3 => \resp_len__0\(5),
      O => \resp_idx[6]_i_37_n_0\
    );
\resp_idx[6]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \resp_len__0\(5),
      I1 => \counter_reg_n_0_[2]\,
      I2 => \counter_reg_n_0_[3]\,
      I3 => \resp_len__0\(3),
      O => \resp_idx[6]_i_38_n_0\
    );
\resp_idx[6]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \resp_len__0\(5),
      I1 => \counter_reg_n_0_[1]\,
      I2 => \counter_reg_n_0_[0]\,
      O => \resp_idx[6]_i_39_n_0\
    );
\resp_idx[6]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \resp_len__0\(3),
      I1 => \counter_reg_n_0_[7]\,
      I2 => \counter_reg_n_0_[6]\,
      O => \resp_idx[6]_i_40_n_0\
    );
\resp_idx[6]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \resp_len__0\(5),
      I2 => \resp_len__0\(3),
      I3 => \counter_reg_n_0_[4]\,
      O => \resp_idx[6]_i_41_n_0\
    );
\resp_idx[6]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \resp_len__0\(5),
      I2 => \counter_reg_n_0_[3]\,
      I3 => \resp_len__0\(3),
      O => \resp_idx[6]_i_42_n_0\
    );
\resp_idx[6]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      I2 => \resp_len__0\(5),
      O => \resp_idx[6]_i_43_n_0\
    );
\resp_idx[6]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      O => \resp_idx[6]_i_44_n_0\
    );
\resp_idx[6]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => \resp_idx[6]_i_45_n_0\
    );
\resp_idx[6]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[7]\,
      O => \resp_idx[6]_i_46_n_0\
    );
\resp_idx[6]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[5]\,
      O => \resp_idx[6]_i_47_n_0\
    );
\resp_idx[6]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      O => \resp_idx[6]_i_48_n_0\
    );
\resp_idx[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \^state_reg[7]_0\(5),
      I2 => \state__0\(4),
      I3 => \^state_reg[7]_0\(3),
      I4 => \^state_reg[7]_0\(0),
      I5 => \^state_reg[7]_0\(2),
      O => \resp_idx[6]_i_5_n_0\
    );
\resp_idx[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => \resp_idx[6]_i_8_n_0\
    );
\resp_idx[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => \resp_idx[6]_i_9_n_0\
    );
\resp_idx_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_idx[6]_i_1_n_0\,
      D => resp_idx(0),
      Q => \resp_idx_reg_n_0_[0]\,
      R => reset0
    );
\resp_idx_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_idx[6]_i_1_n_0\,
      D => resp_idx(1),
      Q => \resp_idx_reg_n_0_[1]\,
      R => reset0
    );
\resp_idx_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_idx[6]_i_1_n_0\,
      D => resp_idx(2),
      Q => \resp_idx_reg_n_0_[2]\,
      R => reset0
    );
\resp_idx_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_idx[6]_i_1_n_0\,
      D => resp_idx(3),
      Q => \resp_idx_reg_n_0_[3]\,
      R => reset0
    );
\resp_idx_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_idx[6]_i_1_n_0\,
      D => resp_idx(4),
      Q => \resp_idx_reg_n_0_[4]\,
      R => reset0
    );
\resp_idx_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \resp_idx_reg[4]_i_2_n_0\,
      CO(2) => \resp_idx_reg[4]_i_2_n_1\,
      CO(1) => \resp_idx_reg[4]_i_2_n_2\,
      CO(0) => \resp_idx_reg[4]_i_2_n_3\,
      CYINIT => \resp_idx_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in7(4 downto 1),
      S(3) => \resp_idx_reg_n_0_[4]\,
      S(2) => \resp_idx_reg_n_0_[3]\,
      S(1) => \resp_idx_reg_n_0_[2]\,
      S(0) => \resp_idx_reg_n_0_[1]\
    );
\resp_idx_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_idx[6]_i_1_n_0\,
      D => resp_idx(5),
      Q => \resp_idx_reg_n_0_[5]\,
      R => reset0
    );
\resp_idx_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_idx[6]_i_1_n_0\,
      D => resp_idx(6),
      Q => \resp_idx_reg_n_0_[6]\,
      R => reset0
    );
\resp_idx_reg[6]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \resp_idx_reg[6]_i_21_n_0\,
      CO(3) => \resp_idx_reg[6]_i_12_n_0\,
      CO(2) => \resp_idx_reg[6]_i_12_n_1\,
      CO(1) => \resp_idx_reg[6]_i_12_n_2\,
      CO(0) => \resp_idx_reg[6]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \resp_idx[6]_i_22_n_0\,
      S(2) => \resp_idx[6]_i_23_n_0\,
      S(1) => \resp_idx[6]_i_24_n_0\,
      S(0) => \resp_idx[6]_i_25_n_0\
    );
\resp_idx_reg[6]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \resp_idx_reg[6]_i_26_n_0\,
      CO(3) => \resp_idx_reg[6]_i_16_n_0\,
      CO(2) => \resp_idx_reg[6]_i_16_n_1\,
      CO(1) => \resp_idx_reg[6]_i_16_n_2\,
      CO(0) => \resp_idx_reg[6]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \resp_idx[6]_i_27_n_0\,
      S(2) => \resp_idx[6]_i_28_n_0\,
      S(1) => \resp_idx[6]_i_29_n_0\,
      S(0) => \resp_idx[6]_i_30_n_0\
    );
\resp_idx_reg[6]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \resp_idx_reg[6]_i_31_n_0\,
      CO(3) => \resp_idx_reg[6]_i_21_n_0\,
      CO(2) => \resp_idx_reg[6]_i_21_n_1\,
      CO(1) => \resp_idx_reg[6]_i_21_n_2\,
      CO(0) => \resp_idx_reg[6]_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \resp_idx[6]_i_32_n_0\,
      S(2) => \resp_idx[6]_i_33_n_0\,
      S(1) => \resp_idx[6]_i_34_n_0\,
      S(0) => \resp_idx[6]_i_35_n_0\
    );
\resp_idx_reg[6]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \resp_idx_reg[6]_i_26_n_0\,
      CO(2) => \resp_idx_reg[6]_i_26_n_1\,
      CO(1) => \resp_idx_reg[6]_i_26_n_2\,
      CO(0) => \resp_idx_reg[6]_i_26_n_3\,
      CYINIT => '1',
      DI(3) => \resp_idx[6]_i_36_n_0\,
      DI(2) => \resp_idx[6]_i_37_n_0\,
      DI(1) => \resp_idx[6]_i_38_n_0\,
      DI(0) => \resp_idx[6]_i_39_n_0\,
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3) => \resp_idx[6]_i_40_n_0\,
      S(2) => \resp_idx[6]_i_41_n_0\,
      S(1) => \resp_idx[6]_i_42_n_0\,
      S(0) => \resp_idx[6]_i_43_n_0\
    );
\resp_idx_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \resp_idx_reg[6]_i_7_n_0\,
      CO(3) => \^co\(0),
      CO(2) => \resp_idx_reg[6]_i_3_n_1\,
      CO(1) => \resp_idx_reg[6]_i_3_n_2\,
      CO(0) => \resp_idx_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \counter_reg_n_0_[31]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \resp_idx[6]_i_8_n_0\,
      S(2) => \resp_idx[6]_i_9_n_0\,
      S(1) => \resp_idx[6]_i_10_n_0\,
      S(0) => \resp_idx[6]_i_11_n_0\
    );
\resp_idx_reg[6]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \resp_idx_reg[6]_i_31_n_0\,
      CO(2) => \resp_idx_reg[6]_i_31_n_1\,
      CO(1) => \resp_idx_reg[6]_i_31_n_2\,
      CO(0) => \resp_idx_reg[6]_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \resp_idx[6]_i_44_n_0\,
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \resp_idx[6]_i_45_n_0\,
      S(2) => \resp_idx[6]_i_46_n_0\,
      S(1) => \resp_idx[6]_i_47_n_0\,
      S(0) => \resp_idx[6]_i_48_n_0\
    );
\resp_idx_reg[6]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \resp_idx_reg[6]_i_12_n_0\,
      CO(3) => \NLW_resp_idx_reg[6]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \resp_idx_reg[6]_i_4_n_1\,
      CO(1) => \resp_idx_reg[6]_i_4_n_2\,
      CO(0) => \resp_idx_reg[6]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \counter_reg_n_0_[31]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \resp_idx[6]_i_13_n_0\,
      S(1) => \resp_idx[6]_i_14_n_0\,
      S(0) => \resp_idx[6]_i_15_n_0\
    );
\resp_idx_reg[6]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \resp_idx_reg[4]_i_2_n_0\,
      CO(3 downto 1) => \NLW_resp_idx_reg[6]_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \resp_idx_reg[6]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_resp_idx_reg[6]_i_6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => in7(6 downto 5),
      S(3 downto 2) => B"00",
      S(1) => \resp_idx_reg_n_0_[6]\,
      S(0) => \resp_idx_reg_n_0_[5]\
    );
\resp_idx_reg[6]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \resp_idx_reg[6]_i_16_n_0\,
      CO(3) => \resp_idx_reg[6]_i_7_n_0\,
      CO(2) => \resp_idx_reg[6]_i_7_n_1\,
      CO(1) => \resp_idx_reg[6]_i_7_n_2\,
      CO(0) => \resp_idx_reg[6]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_resp_idx_reg[6]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \resp_idx[6]_i_17_n_0\,
      S(2) => \resp_idx[6]_i_18_n_0\,
      S(1) => \resp_idx[6]_i_19_n_0\,
      S(0) => \resp_idx[6]_i_20_n_0\
    );
\resp_len[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \^state_reg[7]_0\(5),
      I1 => \^state_reg[7]_0\(1),
      I2 => cmd_start_tx,
      I3 => \^clock_posedge_reg\,
      I4 => \resp_len[5]_i_3_n_0\,
      I5 => \^state_reg[2]_1\,
      O => \resp_len[5]_i_1_n_0\
    );
\resp_len[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_posedge,
      I1 => \^state_reg[7]_0\(0),
      O => \^clock_posedge_reg\
    );
\resp_len[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \state__0\(5),
      O => \resp_len[5]_i_3_n_0\
    );
\resp_len[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^state_reg[7]_0\(2),
      I1 => \^state_reg[7]_0\(3),
      I2 => \state__0\(4),
      O => \^state_reg[2]_1\
    );
\resp_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => cmd_setting(1),
      Q => \resp_len__0\(3),
      R => reset0
    );
\resp_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => '1',
      Q => \resp_len__0\(5),
      R => reset0
    );
\response[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[0]\,
      O => \response[0]_i_1_n_0\
    );
\response[100]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[100]\,
      O => \response[100]_i_1_n_0\
    );
\response[101]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[101]\,
      O => \response[101]_i_1_n_0\
    );
\response[102]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[102]\,
      O => \response[102]_i_1_n_0\
    );
\response[103]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[103]\,
      O => \response[103]_i_1_n_0\
    );
\response[104]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[104]\,
      O => \response[104]_i_1_n_0\
    );
\response[105]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[105]\,
      O => \response[105]_i_1_n_0\
    );
\response[106]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[106]\,
      O => \response[106]_i_1_n_0\
    );
\response[107]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[107]\,
      O => \response[107]_i_1_n_0\
    );
\response[108]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[108]\,
      O => \response[108]_i_1_n_0\
    );
\response[109]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[109]\,
      O => \response[109]_i_1_n_0\
    );
\response[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[10]\,
      O => \response[10]_i_1_n_0\
    );
\response[110]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[110]\,
      O => \response[110]_i_1_n_0\
    );
\response[111]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[111]\,
      O => \response[111]_i_1_n_0\
    );
\response[112]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[112]\,
      O => \response[112]_i_1_n_0\
    );
\response[113]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[113]\,
      O => \response[113]_i_1_n_0\
    );
\response[114]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[114]\,
      O => \response[114]_i_1_n_0\
    );
\response[115]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[115]\,
      O => \response[115]_i_1_n_0\
    );
\response[116]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[116]\,
      O => \response[116]_i_1_n_0\
    );
\response[117]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[117]\,
      O => \response[117]_i_1_n_0\
    );
\response[118]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[118]\,
      O => \response[118]_i_1_n_0\
    );
\response[119]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000028"
    )
        port map (
      I0 => \response[119]_i_3_n_0\,
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(4),
      I3 => \state__0\(5),
      I4 => \^state_reg[7]_0\(5),
      O => \response[119]_i_1_n_0\
    );
\response[119]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[119]\,
      O => \response[119]_i_2_n_0\
    );
\response[119]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state__0\(4),
      I2 => \^state_reg[7]_0\(3),
      I3 => \^state_reg[7]_0\(0),
      I4 => \^state_reg[7]_0\(2),
      O => \response[119]_i_3_n_0\
    );
\response[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[11]\,
      O => \response[11]_i_1_n_0\
    );
\response[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[12]\,
      O => \response[12]_i_1_n_0\
    );
\response[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[13]\,
      O => \response[13]_i_1_n_0\
    );
\response[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[14]\,
      O => \response[14]_i_1_n_0\
    );
\response[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[15]\,
      O => \response[15]_i_1_n_0\
    );
\response[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[16]\,
      O => \response[16]_i_1_n_0\
    );
\response[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[17]\,
      O => \response[17]_i_1_n_0\
    );
\response[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[18]\,
      O => \response[18]_i_1_n_0\
    );
\response[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[19]\,
      O => \response[19]_i_1_n_0\
    );
\response[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[1]\,
      O => \response[1]_i_1_n_0\
    );
\response[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[20]\,
      O => \response[20]_i_1_n_0\
    );
\response[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[21]\,
      O => \response[21]_i_1_n_0\
    );
\response[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[22]\,
      O => \response[22]_i_1_n_0\
    );
\response[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[23]\,
      O => \response[23]_i_1_n_0\
    );
\response[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[24]\,
      O => \response[24]_i_1_n_0\
    );
\response[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[25]\,
      O => \response[25]_i_1_n_0\
    );
\response[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[26]\,
      O => \response[26]_i_1_n_0\
    );
\response[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[27]\,
      O => \response[27]_i_1_n_0\
    );
\response[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[28]\,
      O => \response[28]_i_1_n_0\
    );
\response[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[29]\,
      O => \response[29]_i_1_n_0\
    );
\response[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[2]\,
      O => \response[2]_i_1_n_0\
    );
\response[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[30]\,
      O => \response[30]_i_1_n_0\
    );
\response[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[31]\,
      O => \response[31]_i_1_n_0\
    );
\response[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[32]\,
      O => \response[32]_i_1_n_0\
    );
\response[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[33]\,
      O => \response[33]_i_1_n_0\
    );
\response[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[34]\,
      O => \response[34]_i_1_n_0\
    );
\response[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[35]\,
      O => \response[35]_i_1_n_0\
    );
\response[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[36]\,
      O => \response[36]_i_1_n_0\
    );
\response[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[37]\,
      O => \response[37]_i_1_n_0\
    );
\response[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[38]\,
      O => \response[38]_i_1_n_0\
    );
\response[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[39]\,
      O => \response[39]_i_1_n_0\
    );
\response[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[3]\,
      O => \response[3]_i_1_n_0\
    );
\response[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[40]\,
      O => \response[40]_i_1_n_0\
    );
\response[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[41]\,
      O => \response[41]_i_1_n_0\
    );
\response[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[42]\,
      O => \response[42]_i_1_n_0\
    );
\response[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[43]\,
      O => \response[43]_i_1_n_0\
    );
\response[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[44]\,
      O => \response[44]_i_1_n_0\
    );
\response[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[45]\,
      O => \response[45]_i_1_n_0\
    );
\response[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[46]\,
      O => \response[46]_i_1_n_0\
    );
\response[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[47]\,
      O => \response[47]_i_1_n_0\
    );
\response[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[48]\,
      O => \response[48]_i_1_n_0\
    );
\response[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[49]\,
      O => \response[49]_i_1_n_0\
    );
\response[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[4]\,
      O => \response[4]_i_1_n_0\
    );
\response[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[50]\,
      O => \response[50]_i_1_n_0\
    );
\response[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[51]\,
      O => \response[51]_i_1_n_0\
    );
\response[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[52]\,
      O => \response[52]_i_1_n_0\
    );
\response[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[53]\,
      O => \response[53]_i_1_n_0\
    );
\response[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[54]\,
      O => \response[54]_i_1_n_0\
    );
\response[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[55]\,
      O => \response[55]_i_1_n_0\
    );
\response[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[56]\,
      O => \response[56]_i_1_n_0\
    );
\response[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[57]\,
      O => \response[57]_i_1_n_0\
    );
\response[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[58]\,
      O => \response[58]_i_1_n_0\
    );
\response[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[59]\,
      O => \response[59]_i_1_n_0\
    );
\response[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[5]\,
      O => \response[5]_i_1_n_0\
    );
\response[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[60]\,
      O => \response[60]_i_1_n_0\
    );
\response[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[61]\,
      O => \response[61]_i_1_n_0\
    );
\response[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[62]\,
      O => \response[62]_i_1_n_0\
    );
\response[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[63]\,
      O => \response[63]_i_1_n_0\
    );
\response[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[64]\,
      O => \response[64]_i_1_n_0\
    );
\response[65]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[65]\,
      O => \response[65]_i_1_n_0\
    );
\response[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[66]\,
      O => \response[66]_i_1_n_0\
    );
\response[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[67]\,
      O => \response[67]_i_1_n_0\
    );
\response[68]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[68]\,
      O => \response[68]_i_1_n_0\
    );
\response[69]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[69]\,
      O => \response[69]_i_1_n_0\
    );
\response[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[6]\,
      O => \response[6]_i_1_n_0\
    );
\response[70]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[70]\,
      O => \response[70]_i_1_n_0\
    );
\response[71]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[71]\,
      O => \response[71]_i_1_n_0\
    );
\response[72]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[72]\,
      O => \response[72]_i_1_n_0\
    );
\response[73]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[73]\,
      O => \response[73]_i_1_n_0\
    );
\response[74]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[74]\,
      O => \response[74]_i_1_n_0\
    );
\response[75]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[75]\,
      O => \response[75]_i_1_n_0\
    );
\response[76]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[76]\,
      O => \response[76]_i_1_n_0\
    );
\response[77]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[77]\,
      O => \response[77]_i_1_n_0\
    );
\response[78]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[78]\,
      O => \response[78]_i_1_n_0\
    );
\response[79]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[79]\,
      O => \response[79]_i_1_n_0\
    );
\response[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[7]\,
      O => \response[7]_i_1_n_0\
    );
\response[80]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[80]\,
      O => \response[80]_i_1_n_0\
    );
\response[81]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[81]\,
      O => \response[81]_i_1_n_0\
    );
\response[82]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[82]\,
      O => \response[82]_i_1_n_0\
    );
\response[83]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[83]\,
      O => \response[83]_i_1_n_0\
    );
\response[84]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[84]\,
      O => \response[84]_i_1_n_0\
    );
\response[85]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[85]\,
      O => \response[85]_i_1_n_0\
    );
\response[86]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[86]\,
      O => \response[86]_i_1_n_0\
    );
\response[87]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[87]\,
      O => \response[87]_i_1_n_0\
    );
\response[88]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[88]\,
      O => \response[88]_i_1_n_0\
    );
\response[89]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[89]\,
      O => \response[89]_i_1_n_0\
    );
\response[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[8]\,
      O => \response[8]_i_1_n_0\
    );
\response[90]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[90]\,
      O => \response[90]_i_1_n_0\
    );
\response[91]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[91]\,
      O => \response[91]_i_1_n_0\
    );
\response[92]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[92]\,
      O => \response[92]_i_1_n_0\
    );
\response[93]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[93]\,
      O => \response[93]_i_1_n_0\
    );
\response[94]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[94]\,
      O => \response[94]_i_1_n_0\
    );
\response[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[95]\,
      O => \response[95]_i_1_n_0\
    );
\response[96]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[96]\,
      O => \response[96]_i_1_n_0\
    );
\response[97]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[97]\,
      O => \response[97]_i_1_n_0\
    );
\response[98]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[98]\,
      O => \response[98]_i_1_n_0\
    );
\response[99]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[99]\,
      O => \response[99]_i_1_n_0\
    );
\response[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \resp_buff_reg_n_0_[9]\,
      O => \response[9]_i_1_n_0\
    );
\response_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[0]_i_1_n_0\,
      Q => \response_reg[119]_0\(0),
      R => reset0
    );
\response_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[100]_i_1_n_0\,
      Q => \response_reg[119]_0\(100),
      R => reset0
    );
\response_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[101]_i_1_n_0\,
      Q => \response_reg[119]_0\(101),
      R => reset0
    );
\response_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[102]_i_1_n_0\,
      Q => \response_reg[119]_0\(102),
      R => reset0
    );
\response_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[103]_i_1_n_0\,
      Q => \response_reg[119]_0\(103),
      R => reset0
    );
\response_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[104]_i_1_n_0\,
      Q => \response_reg[119]_0\(104),
      R => reset0
    );
\response_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[105]_i_1_n_0\,
      Q => \response_reg[119]_0\(105),
      R => reset0
    );
\response_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[106]_i_1_n_0\,
      Q => \response_reg[119]_0\(106),
      R => reset0
    );
\response_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[107]_i_1_n_0\,
      Q => \response_reg[119]_0\(107),
      R => reset0
    );
\response_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[108]_i_1_n_0\,
      Q => \response_reg[119]_0\(108),
      R => reset0
    );
\response_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[109]_i_1_n_0\,
      Q => \response_reg[119]_0\(109),
      R => reset0
    );
\response_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[10]_i_1_n_0\,
      Q => \response_reg[119]_0\(10),
      R => reset0
    );
\response_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[110]_i_1_n_0\,
      Q => \response_reg[119]_0\(110),
      R => reset0
    );
\response_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[111]_i_1_n_0\,
      Q => \response_reg[119]_0\(111),
      R => reset0
    );
\response_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[112]_i_1_n_0\,
      Q => \response_reg[119]_0\(112),
      R => reset0
    );
\response_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[113]_i_1_n_0\,
      Q => \response_reg[119]_0\(113),
      R => reset0
    );
\response_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[114]_i_1_n_0\,
      Q => \response_reg[119]_0\(114),
      R => reset0
    );
\response_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[115]_i_1_n_0\,
      Q => \response_reg[119]_0\(115),
      R => reset0
    );
\response_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[116]_i_1_n_0\,
      Q => \response_reg[119]_0\(116),
      R => reset0
    );
\response_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[117]_i_1_n_0\,
      Q => \response_reg[119]_0\(117),
      R => reset0
    );
\response_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[118]_i_1_n_0\,
      Q => \response_reg[119]_0\(118),
      R => reset0
    );
\response_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[119]_i_2_n_0\,
      Q => \response_reg[119]_0\(119),
      R => reset0
    );
\response_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[11]_i_1_n_0\,
      Q => \response_reg[119]_0\(11),
      R => reset0
    );
\response_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[12]_i_1_n_0\,
      Q => \response_reg[119]_0\(12),
      R => reset0
    );
\response_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[13]_i_1_n_0\,
      Q => \response_reg[119]_0\(13),
      R => reset0
    );
\response_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[14]_i_1_n_0\,
      Q => \response_reg[119]_0\(14),
      R => reset0
    );
\response_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[15]_i_1_n_0\,
      Q => \response_reg[119]_0\(15),
      R => reset0
    );
\response_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[16]_i_1_n_0\,
      Q => \response_reg[119]_0\(16),
      R => reset0
    );
\response_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[17]_i_1_n_0\,
      Q => \response_reg[119]_0\(17),
      R => reset0
    );
\response_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[18]_i_1_n_0\,
      Q => \response_reg[119]_0\(18),
      R => reset0
    );
\response_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[19]_i_1_n_0\,
      Q => \response_reg[119]_0\(19),
      R => reset0
    );
\response_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[1]_i_1_n_0\,
      Q => \response_reg[119]_0\(1),
      R => reset0
    );
\response_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[20]_i_1_n_0\,
      Q => \response_reg[119]_0\(20),
      R => reset0
    );
\response_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[21]_i_1_n_0\,
      Q => \response_reg[119]_0\(21),
      R => reset0
    );
\response_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[22]_i_1_n_0\,
      Q => \response_reg[119]_0\(22),
      R => reset0
    );
\response_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[23]_i_1_n_0\,
      Q => \response_reg[119]_0\(23),
      R => reset0
    );
\response_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[24]_i_1_n_0\,
      Q => \response_reg[119]_0\(24),
      R => reset0
    );
\response_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[25]_i_1_n_0\,
      Q => \response_reg[119]_0\(25),
      R => reset0
    );
\response_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[26]_i_1_n_0\,
      Q => \response_reg[119]_0\(26),
      R => reset0
    );
\response_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[27]_i_1_n_0\,
      Q => \response_reg[119]_0\(27),
      R => reset0
    );
\response_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[28]_i_1_n_0\,
      Q => \response_reg[119]_0\(28),
      R => reset0
    );
\response_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[29]_i_1_n_0\,
      Q => \response_reg[119]_0\(29),
      R => reset0
    );
\response_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[2]_i_1_n_0\,
      Q => \response_reg[119]_0\(2),
      R => reset0
    );
\response_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[30]_i_1_n_0\,
      Q => \response_reg[119]_0\(30),
      R => reset0
    );
\response_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[31]_i_1_n_0\,
      Q => \response_reg[119]_0\(31),
      R => reset0
    );
\response_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[32]_i_1_n_0\,
      Q => \response_reg[119]_0\(32),
      R => reset0
    );
\response_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[33]_i_1_n_0\,
      Q => \response_reg[119]_0\(33),
      R => reset0
    );
\response_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[34]_i_1_n_0\,
      Q => \response_reg[119]_0\(34),
      R => reset0
    );
\response_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[35]_i_1_n_0\,
      Q => \response_reg[119]_0\(35),
      R => reset0
    );
\response_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[36]_i_1_n_0\,
      Q => \response_reg[119]_0\(36),
      R => reset0
    );
\response_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[37]_i_1_n_0\,
      Q => \response_reg[119]_0\(37),
      R => reset0
    );
\response_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[38]_i_1_n_0\,
      Q => \response_reg[119]_0\(38),
      R => reset0
    );
\response_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[39]_i_1_n_0\,
      Q => \response_reg[119]_0\(39),
      R => reset0
    );
\response_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[3]_i_1_n_0\,
      Q => \response_reg[119]_0\(3),
      R => reset0
    );
\response_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[40]_i_1_n_0\,
      Q => \response_reg[119]_0\(40),
      R => reset0
    );
\response_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[41]_i_1_n_0\,
      Q => \response_reg[119]_0\(41),
      R => reset0
    );
\response_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[42]_i_1_n_0\,
      Q => \response_reg[119]_0\(42),
      R => reset0
    );
\response_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[43]_i_1_n_0\,
      Q => \response_reg[119]_0\(43),
      R => reset0
    );
\response_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[44]_i_1_n_0\,
      Q => \response_reg[119]_0\(44),
      R => reset0
    );
\response_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[45]_i_1_n_0\,
      Q => \response_reg[119]_0\(45),
      R => reset0
    );
\response_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[46]_i_1_n_0\,
      Q => \response_reg[119]_0\(46),
      R => reset0
    );
\response_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[47]_i_1_n_0\,
      Q => \response_reg[119]_0\(47),
      R => reset0
    );
\response_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[48]_i_1_n_0\,
      Q => \response_reg[119]_0\(48),
      R => reset0
    );
\response_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[49]_i_1_n_0\,
      Q => \response_reg[119]_0\(49),
      R => reset0
    );
\response_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[4]_i_1_n_0\,
      Q => \response_reg[119]_0\(4),
      R => reset0
    );
\response_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[50]_i_1_n_0\,
      Q => \response_reg[119]_0\(50),
      R => reset0
    );
\response_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[51]_i_1_n_0\,
      Q => \response_reg[119]_0\(51),
      R => reset0
    );
\response_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[52]_i_1_n_0\,
      Q => \response_reg[119]_0\(52),
      R => reset0
    );
\response_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[53]_i_1_n_0\,
      Q => \response_reg[119]_0\(53),
      R => reset0
    );
\response_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[54]_i_1_n_0\,
      Q => \response_reg[119]_0\(54),
      R => reset0
    );
\response_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[55]_i_1_n_0\,
      Q => \response_reg[119]_0\(55),
      R => reset0
    );
\response_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[56]_i_1_n_0\,
      Q => \response_reg[119]_0\(56),
      R => reset0
    );
\response_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[57]_i_1_n_0\,
      Q => \response_reg[119]_0\(57),
      R => reset0
    );
\response_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[58]_i_1_n_0\,
      Q => \response_reg[119]_0\(58),
      R => reset0
    );
\response_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[59]_i_1_n_0\,
      Q => \response_reg[119]_0\(59),
      R => reset0
    );
\response_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[5]_i_1_n_0\,
      Q => \response_reg[119]_0\(5),
      R => reset0
    );
\response_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[60]_i_1_n_0\,
      Q => \response_reg[119]_0\(60),
      R => reset0
    );
\response_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[61]_i_1_n_0\,
      Q => \response_reg[119]_0\(61),
      R => reset0
    );
\response_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[62]_i_1_n_0\,
      Q => \response_reg[119]_0\(62),
      R => reset0
    );
\response_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[63]_i_1_n_0\,
      Q => \response_reg[119]_0\(63),
      R => reset0
    );
\response_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[64]_i_1_n_0\,
      Q => \response_reg[119]_0\(64),
      R => reset0
    );
\response_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[65]_i_1_n_0\,
      Q => \response_reg[119]_0\(65),
      R => reset0
    );
\response_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[66]_i_1_n_0\,
      Q => \response_reg[119]_0\(66),
      R => reset0
    );
\response_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[67]_i_1_n_0\,
      Q => \response_reg[119]_0\(67),
      R => reset0
    );
\response_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[68]_i_1_n_0\,
      Q => \response_reg[119]_0\(68),
      R => reset0
    );
\response_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[69]_i_1_n_0\,
      Q => \response_reg[119]_0\(69),
      R => reset0
    );
\response_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[6]_i_1_n_0\,
      Q => \response_reg[119]_0\(6),
      R => reset0
    );
\response_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[70]_i_1_n_0\,
      Q => \response_reg[119]_0\(70),
      R => reset0
    );
\response_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[71]_i_1_n_0\,
      Q => \response_reg[119]_0\(71),
      R => reset0
    );
\response_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[72]_i_1_n_0\,
      Q => \response_reg[119]_0\(72),
      R => reset0
    );
\response_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[73]_i_1_n_0\,
      Q => \response_reg[119]_0\(73),
      R => reset0
    );
\response_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[74]_i_1_n_0\,
      Q => \response_reg[119]_0\(74),
      R => reset0
    );
\response_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[75]_i_1_n_0\,
      Q => \response_reg[119]_0\(75),
      R => reset0
    );
\response_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[76]_i_1_n_0\,
      Q => \response_reg[119]_0\(76),
      R => reset0
    );
\response_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[77]_i_1_n_0\,
      Q => \response_reg[119]_0\(77),
      R => reset0
    );
\response_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[78]_i_1_n_0\,
      Q => \response_reg[119]_0\(78),
      R => reset0
    );
\response_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[79]_i_1_n_0\,
      Q => \response_reg[119]_0\(79),
      R => reset0
    );
\response_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[7]_i_1_n_0\,
      Q => \response_reg[119]_0\(7),
      R => reset0
    );
\response_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[80]_i_1_n_0\,
      Q => \response_reg[119]_0\(80),
      R => reset0
    );
\response_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[81]_i_1_n_0\,
      Q => \response_reg[119]_0\(81),
      R => reset0
    );
\response_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[82]_i_1_n_0\,
      Q => \response_reg[119]_0\(82),
      R => reset0
    );
\response_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[83]_i_1_n_0\,
      Q => \response_reg[119]_0\(83),
      R => reset0
    );
\response_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[84]_i_1_n_0\,
      Q => \response_reg[119]_0\(84),
      R => reset0
    );
\response_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[85]_i_1_n_0\,
      Q => \response_reg[119]_0\(85),
      R => reset0
    );
\response_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[86]_i_1_n_0\,
      Q => \response_reg[119]_0\(86),
      R => reset0
    );
\response_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[87]_i_1_n_0\,
      Q => \response_reg[119]_0\(87),
      R => reset0
    );
\response_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[88]_i_1_n_0\,
      Q => \response_reg[119]_0\(88),
      R => reset0
    );
\response_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[89]_i_1_n_0\,
      Q => \response_reg[119]_0\(89),
      R => reset0
    );
\response_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[8]_i_1_n_0\,
      Q => \response_reg[119]_0\(8),
      R => reset0
    );
\response_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[90]_i_1_n_0\,
      Q => \response_reg[119]_0\(90),
      R => reset0
    );
\response_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[91]_i_1_n_0\,
      Q => \response_reg[119]_0\(91),
      R => reset0
    );
\response_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[92]_i_1_n_0\,
      Q => \response_reg[119]_0\(92),
      R => reset0
    );
\response_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[93]_i_1_n_0\,
      Q => \response_reg[119]_0\(93),
      R => reset0
    );
\response_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[94]_i_1_n_0\,
      Q => \response_reg[119]_0\(94),
      R => reset0
    );
\response_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[95]_i_1_n_0\,
      Q => \response_reg[119]_0\(95),
      R => reset0
    );
\response_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[96]_i_1_n_0\,
      Q => \response_reg[119]_0\(96),
      R => reset0
    );
\response_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[97]_i_1_n_0\,
      Q => \response_reg[119]_0\(97),
      R => reset0
    );
\response_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[98]_i_1_n_0\,
      Q => \response_reg[119]_0\(98),
      R => reset0
    );
\response_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[99]_i_1_n_0\,
      Q => \response_reg[119]_0\(99),
      R => reset0
    );
\response_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \response[119]_i_1_n_0\,
      D => \response[9]_i_1_n_0\,
      Q => \response_reg[119]_0\(9),
      R => reset0
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEAAA9"
    )
        port map (
      I0 => \^state_reg[7]_0\(0),
      I1 => \^state_reg[7]_0\(2),
      I2 => \state[3]_i_2_n_0\,
      I3 => \^state_reg[7]_0\(3),
      I4 => \^state_reg[7]_0\(1),
      I5 => \state[0]_i_2_n_0\,
      O => \p_0_in__0\(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
        port map (
      I0 => \^state_reg[7]_0\(3),
      I1 => \state__0\(4),
      I2 => \state__0\(5),
      I3 => \^state_reg[7]_0\(5),
      I4 => \^state_reg[7]_0\(4),
      I5 => \^state_reg[7]_0\(2),
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0228"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => \^state_reg[7]_0\(5),
      I2 => \^state_reg[7]_0\(4),
      I3 => \^state_reg[7]_0\(0),
      O => \p_0_in__0\(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \^state_reg[7]_0\(3),
      I3 => \^state_reg[7]_0\(2),
      I4 => \^state_reg[7]_0\(1),
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^state_reg[7]_0\(2),
      I1 => \^state_reg[7]_0\(3),
      I2 => \^state_reg[7]_0\(1),
      I3 => \^state_reg[7]_0\(0),
      I4 => \state[3]_i_2_n_0\,
      O => \p_0_in__0\(2)
    );
\state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^state_reg[7]_0\(2),
      I1 => \^state_reg[7]_0\(3),
      I2 => \^state_reg[7]_0\(0),
      I3 => \^state_reg[7]_0\(1),
      I4 => \state[3]_i_2_n_0\,
      O => \p_0_in__0\(3)
    );
\state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \^state_reg[7]_0\(5),
      I2 => \state__0\(5),
      I3 => \state__0\(4),
      O => \state[3]_i_2_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \state[7]_i_8_n_0\,
      I1 => \^state_reg[7]_0\(2),
      I2 => \^state_reg[7]_0\(3),
      I3 => with_response_reg_n_0,
      I4 => state2,
      I5 => \state[7]_i_10_n_0\,
      O => \p_0_in__0\(4)
    );
\state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \^state_reg[7]_0\(1),
      I2 => \state__0\(4),
      I3 => \^state_reg[7]_0\(0),
      I4 => \^state_reg[7]_0\(3),
      I5 => \^state_reg[7]_0\(2),
      O => \p_0_in__0\(5)
    );
\state[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \state__0\(5),
      I1 => \^state_reg[7]_0\(5),
      I2 => \^state_reg[7]_0\(4),
      O => \state[5]_i_2_n_0\
    );
\state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \^state_reg[7]_0\(1),
      I3 => \^state_reg[7]_0\(0),
      I4 => \state[7]_i_5_n_0\,
      I5 => \state[6]_i_2_n_0\,
      O => \p_0_in__0\(6)
    );
\state[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^state_reg[7]_0\(2),
      I1 => \^state_reg[7]_0\(3),
      O => \state[6]_i_2_n_0\
    );
\state[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^state_reg[7]_0\(5),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(0),
      O => \state[7]_i_10_n_0\
    );
\state[7]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \counter_reg_n_0_[11]\,
      O => \state[7]_i_100_n_0\
    );
\state[7]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => \counter_reg_n_0_[9]\,
      O => \state[7]_i_101_n_0\
    );
\state[7]_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => \state[7]_i_102_n_0\
    );
\state[7]_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => \state[7]_i_103_n_0\
    );
\state[7]_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => \state[7]_i_104_n_0\
    );
\state[7]_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => \state[7]_i_105_n_0\
    );
\state[7]_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => \counter_reg_n_0_[6]\,
      O => \state[7]_i_106_n_0\
    );
\state[7]_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[3]\,
      I1 => \counter_reg_n_0_[2]\,
      O => \state[7]_i_107_n_0\
    );
\state[7]_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      O => \state[7]_i_108_n_0\
    );
\state[7]_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[7]\,
      O => \state[7]_i_109_n_0\
    );
\state[7]_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[5]\,
      O => \state[7]_i_110_n_0\
    );
\state[7]_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[3]\,
      O => \state[7]_i_111_n_0\
    );
\state[7]_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      O => \state[7]_i_112_n_0\
    );
\state[7]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF22"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \resp_len__0\(3),
      I2 => \resp_len__0\(5),
      I3 => \counter_reg_n_0_[7]\,
      O => \state[7]_i_113_n_0\
    );
\state[7]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F990"
    )
        port map (
      I0 => \resp_len__0\(5),
      I1 => \resp_len__0\(3),
      I2 => \counter_reg_n_0_[5]\,
      I3 => \counter_reg_n_0_[4]\,
      O => \state[7]_i_114_n_0\
    );
\state[7]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \resp_len__0\(5),
      I2 => \counter_reg_n_0_[3]\,
      I3 => \resp_len__0\(3),
      O => \state[7]_i_115_n_0\
    );
\state[7]_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      I2 => \resp_len__0\(5),
      O => \state[7]_i_116_n_0\
    );
\state[7]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0483"
    )
        port map (
      I0 => \resp_len__0\(5),
      I1 => \resp_len__0\(3),
      I2 => \counter_reg_n_0_[7]\,
      I3 => \counter_reg_n_0_[6]\,
      O => \state[7]_i_117_n_0\
    );
\state[7]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0069"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \resp_len__0\(3),
      I2 => \resp_len__0\(5),
      I3 => \counter_reg_n_0_[4]\,
      O => \state[7]_i_118_n_0\
    );
\state[7]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \resp_len__0\(5),
      I2 => \counter_reg_n_0_[3]\,
      I3 => \resp_len__0\(3),
      O => \state[7]_i_119_n_0\
    );
\state[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[30]\,
      I1 => \counter_reg_n_0_[31]\,
      O => \state[7]_i_12_n_0\
    );
\state[7]_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      I2 => \resp_len__0\(5),
      O => \state[7]_i_120_n_0\
    );
\state[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \counter_reg_n_0_[29]\,
      O => \state[7]_i_13_n_0\
    );
\state[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \counter_reg_n_0_[27]\,
      O => \state[7]_i_14_n_0\
    );
\state[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \counter_reg_n_0_[25]\,
      O => \state[7]_i_15_n_0\
    );
\state[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => \state[7]_i_16_n_0\
    );
\state[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => \state[7]_i_17_n_0\
    );
\state[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => \state[7]_i_18_n_0\
    );
\state[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => \state[7]_i_19_n_0\
    );
\state[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA8A8A8A"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state[7]_i_4_n_0\,
      I2 => \state[7]_i_5_n_0\,
      I3 => \^state_reg[7]_0\(0),
      I4 => \state_reg[7]_i_6_n_0\,
      I5 => \state[7]_i_7_n_0\,
      O => \state[7]_i_2_n_0\
    );
\state[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => \state[7]_i_50_n_0\,
      I1 => \state[7]_i_51_n_0\,
      I2 => \state[7]_i_52_n_0\,
      I3 => \state[7]_i_53_n_0\,
      O => \state[7]_i_21_n_0\
    );
\state[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => p_2_in(127),
      I1 => \state__0\(4),
      I2 => state2,
      I3 => with_response_reg_n_0,
      I4 => \^state_reg[7]_0\(3),
      O => \state[7]_i_22_n_0\
    );
\state[7]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[30]\,
      I1 => \counter_reg_n_0_[31]\,
      O => \state[7]_i_24_n_0\
    );
\state[7]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \counter_reg_n_0_[29]\,
      O => \state[7]_i_25_n_0\
    );
\state[7]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \counter_reg_n_0_[27]\,
      O => \state[7]_i_26_n_0\
    );
\state[7]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \counter_reg_n_0_[25]\,
      O => \state[7]_i_27_n_0\
    );
\state[7]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => \state[7]_i_28_n_0\
    );
\state[7]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => \state[7]_i_29_n_0\
    );
\state[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000202020"
    )
        port map (
      I0 => \state[7]_i_8_n_0\,
      I1 => \^state_reg[7]_0\(2),
      I2 => \^state_reg[7]_0\(3),
      I3 => with_response_reg_n_0,
      I4 => state2,
      I5 => \state[7]_i_10_n_0\,
      O => \p_0_in__0\(7)
    );
\state[7]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => \state[7]_i_30_n_0\
    );
\state[7]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => \state[7]_i_31_n_0\
    );
\state[7]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \counter_reg_n_0_[23]\,
      O => \state[7]_i_33_n_0\
    );
\state[7]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \counter_reg_n_0_[21]\,
      O => \state[7]_i_34_n_0\
    );
\state[7]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \counter_reg_n_0_[19]\,
      O => \state[7]_i_35_n_0\
    );
\state[7]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \counter_reg_n_0_[17]\,
      O => \state[7]_i_36_n_0\
    );
\state[7]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => \state[7]_i_37_n_0\
    );
\state[7]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => \state[7]_i_38_n_0\
    );
\state[7]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => \state[7]_i_39_n_0\
    );
\state[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => state2,
      I1 => \^state_reg[7]_0\(3),
      I2 => cmd_start_tx,
      I3 => \^state_reg[7]_0\(1),
      O => \state[7]_i_4_n_0\
    );
\state[7]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => \state[7]_i_40_n_0\
    );
\state[7]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[30]\,
      I1 => \counter_reg_n_0_[31]\,
      O => \state[7]_i_42_n_0\
    );
\state[7]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[28]\,
      I1 => \counter_reg_n_0_[29]\,
      O => \state[7]_i_43_n_0\
    );
\state[7]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[26]\,
      I1 => \counter_reg_n_0_[27]\,
      O => \state[7]_i_44_n_0\
    );
\state[7]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[24]\,
      I1 => \counter_reg_n_0_[25]\,
      O => \state[7]_i_45_n_0\
    );
\state[7]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[31]\,
      I1 => \counter_reg_n_0_[30]\,
      O => \state[7]_i_46_n_0\
    );
\state[7]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[29]\,
      I1 => \counter_reg_n_0_[28]\,
      O => \state[7]_i_47_n_0\
    );
\state[7]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[27]\,
      I1 => \counter_reg_n_0_[26]\,
      O => \state[7]_i_48_n_0\
    );
\state[7]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[25]\,
      I1 => \counter_reg_n_0_[24]\,
      O => \state[7]_i_49_n_0\
    );
\state[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg[7]_0\(4),
      I1 => \^state_reg[7]_0\(5),
      O => \state[7]_i_5_n_0\
    );
\state[7]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \^state_reg[7]_0\(0),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(2),
      I3 => \^state_reg[7]_0\(3),
      O => \state[7]_i_50_n_0\
    );
\state[7]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => \^state_reg[7]_0\(0),
      I1 => \^state_reg[7]_0\(1),
      I2 => \^state_reg[7]_0\(2),
      I3 => \^state_reg[7]_0\(3),
      O => \state[7]_i_51_n_0\
    );
\state[7]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \^state_reg[7]_0\(4),
      I3 => \^state_reg[7]_0\(5),
      O => \state[7]_i_52_n_0\
    );
\state[7]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(5),
      I2 => \^state_reg[7]_0\(4),
      I3 => \^state_reg[7]_0\(5),
      O => \state[7]_i_53_n_0\
    );
\state[7]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \counter_reg_n_0_[23]\,
      O => \state[7]_i_55_n_0\
    );
\state[7]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \counter_reg_n_0_[21]\,
      O => \state[7]_i_56_n_0\
    );
\state[7]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \counter_reg_n_0_[19]\,
      O => \state[7]_i_57_n_0\
    );
\state[7]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \counter_reg_n_0_[17]\,
      O => \state[7]_i_58_n_0\
    );
\state[7]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => \state[7]_i_59_n_0\
    );
\state[7]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => \state[7]_i_60_n_0\
    );
\state[7]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => \state[7]_i_61_n_0\
    );
\state[7]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => \state[7]_i_62_n_0\
    );
\state[7]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \counter_reg_n_0_[15]\,
      O => \state[7]_i_64_n_0\
    );
\state[7]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \counter_reg_n_0_[13]\,
      O => \state[7]_i_65_n_0\
    );
\state[7]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \counter_reg_n_0_[11]\,
      O => \state[7]_i_66_n_0\
    );
\state[7]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => \counter_reg_n_0_[9]\,
      O => \state[7]_i_67_n_0\
    );
\state[7]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => \state[7]_i_68_n_0\
    );
\state[7]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => \state[7]_i_69_n_0\
    );
\state[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF8FF"
    )
        port map (
      I0 => \state__0\(5),
      I1 => \state_reg[7]_i_20_n_0\,
      I2 => \^state_reg[7]_0\(2),
      I3 => \state[7]_i_21_n_0\,
      I4 => \state[7]_i_22_n_0\,
      O => \state[7]_i_7_n_0\
    );
\state[7]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => \state[7]_i_70_n_0\
    );
\state[7]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => \state[7]_i_71_n_0\
    );
\state[7]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[22]\,
      I1 => \counter_reg_n_0_[23]\,
      O => \state[7]_i_73_n_0\
    );
\state[7]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[20]\,
      I1 => \counter_reg_n_0_[21]\,
      O => \state[7]_i_74_n_0\
    );
\state[7]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[18]\,
      I1 => \counter_reg_n_0_[19]\,
      O => \state[7]_i_75_n_0\
    );
\state[7]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[16]\,
      I1 => \counter_reg_n_0_[17]\,
      O => \state[7]_i_76_n_0\
    );
\state[7]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[23]\,
      I1 => \counter_reg_n_0_[22]\,
      O => \state[7]_i_77_n_0\
    );
\state[7]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[21]\,
      I1 => \counter_reg_n_0_[20]\,
      O => \state[7]_i_78_n_0\
    );
\state[7]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[19]\,
      I1 => \counter_reg_n_0_[18]\,
      O => \state[7]_i_79_n_0\
    );
\state[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \state__0\(5),
      I1 => \^state_reg[7]_0\(4),
      I2 => \state__0\(4),
      O => \state[7]_i_8_n_0\
    );
\state[7]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[17]\,
      I1 => \counter_reg_n_0_[16]\,
      O => \state[7]_i_80_n_0\
    );
\state[7]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \counter_reg_n_0_[15]\,
      O => \state[7]_i_82_n_0\
    );
\state[7]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \counter_reg_n_0_[13]\,
      O => \state[7]_i_83_n_0\
    );
\state[7]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[10]\,
      I1 => \counter_reg_n_0_[11]\,
      O => \state[7]_i_84_n_0\
    );
\state[7]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[8]\,
      I1 => \counter_reg_n_0_[9]\,
      O => \state[7]_i_85_n_0\
    );
\state[7]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[15]\,
      I1 => \counter_reg_n_0_[14]\,
      O => \state[7]_i_86_n_0\
    );
\state[7]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[13]\,
      I1 => \counter_reg_n_0_[12]\,
      O => \state[7]_i_87_n_0\
    );
\state[7]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[11]\,
      I1 => \counter_reg_n_0_[10]\,
      O => \state[7]_i_88_n_0\
    );
\state[7]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[8]\,
      O => \state[7]_i_89_n_0\
    );
\state[7]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[7]\,
      I1 => \counter_reg_n_0_[6]\,
      O => \state[7]_i_90_n_0\
    );
\state[7]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[5]\,
      I1 => \counter_reg_n_0_[4]\,
      O => \state[7]_i_91_n_0\
    );
\state[7]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[1]\,
      O => \state[7]_i_92_n_0\
    );
\state[7]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[6]\,
      I1 => \counter_reg_n_0_[7]\,
      O => \state[7]_i_93_n_0\
    );
\state[7]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[5]\,
      O => \state[7]_i_94_n_0\
    );
\state[7]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \counter_reg_n_0_[2]\,
      I1 => \counter_reg_n_0_[3]\,
      O => \state[7]_i_95_n_0\
    );
\state[7]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[1]\,
      I1 => \counter_reg_n_0_[0]\,
      O => \state[7]_i_96_n_0\
    );
\state[7]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[14]\,
      I1 => \counter_reg_n_0_[15]\,
      O => \state[7]_i_98_n_0\
    );
\state[7]_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \counter_reg_n_0_[13]\,
      O => \state[7]_i_99_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \state[7]_i_2_n_0\,
      D => \p_0_in__0\(0),
      Q => \^state_reg[7]_0\(0),
      S => reset0
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[7]_i_2_n_0\,
      D => \p_0_in__0\(1),
      Q => \^state_reg[7]_0\(1),
      R => reset0
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[7]_i_2_n_0\,
      D => \p_0_in__0\(2),
      Q => \^state_reg[7]_0\(2),
      R => reset0
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[7]_i_2_n_0\,
      D => \p_0_in__0\(3),
      Q => \^state_reg[7]_0\(3),
      R => reset0
    );
\state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[7]_i_2_n_0\,
      D => \p_0_in__0\(4),
      Q => \state__0\(4),
      R => reset0
    );
\state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[7]_i_2_n_0\,
      D => \p_0_in__0\(5),
      Q => \state__0\(5),
      R => reset0
    );
\state_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[7]_i_2_n_0\,
      D => \p_0_in__0\(6),
      Q => \^state_reg[7]_0\(4),
      R => reset0
    );
\state_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[7]_i_2_n_0\,
      D => \p_0_in__0\(7),
      Q => \^state_reg[7]_0\(5),
      R => reset0
    );
\state_reg[7]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[7]_i_32_n_0\,
      CO(3) => \state_reg[7]_i_11_n_0\,
      CO(2) => \state_reg[7]_i_11_n_1\,
      CO(1) => \state_reg[7]_i_11_n_2\,
      CO(0) => \state_reg[7]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \state[7]_i_33_n_0\,
      DI(2) => \state[7]_i_34_n_0\,
      DI(1) => \state[7]_i_35_n_0\,
      DI(0) => \state[7]_i_36_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_37_n_0\,
      S(2) => \state[7]_i_38_n_0\,
      S(1) => \state[7]_i_39_n_0\,
      S(0) => \state[7]_i_40_n_0\
    );
\state_reg[7]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[7]_i_41_n_0\,
      CO(3) => \state_reg[7]_i_20_n_0\,
      CO(2) => \state_reg[7]_i_20_n_1\,
      CO(1) => \state_reg[7]_i_20_n_2\,
      CO(0) => \state_reg[7]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \state[7]_i_42_n_0\,
      DI(2) => \state[7]_i_43_n_0\,
      DI(1) => \state[7]_i_44_n_0\,
      DI(0) => \state[7]_i_45_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_46_n_0\,
      S(2) => \state[7]_i_47_n_0\,
      S(1) => \state[7]_i_48_n_0\,
      S(0) => \state[7]_i_49_n_0\
    );
\state_reg[7]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[7]_i_54_n_0\,
      CO(3) => \state_reg[7]_i_23_n_0\,
      CO(2) => \state_reg[7]_i_23_n_1\,
      CO(1) => \state_reg[7]_i_23_n_2\,
      CO(0) => \state_reg[7]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \state[7]_i_55_n_0\,
      DI(2) => \state[7]_i_56_n_0\,
      DI(1) => \state[7]_i_57_n_0\,
      DI(0) => \state[7]_i_58_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_59_n_0\,
      S(2) => \state[7]_i_60_n_0\,
      S(1) => \state[7]_i_61_n_0\,
      S(0) => \state[7]_i_62_n_0\
    );
\state_reg[7]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[7]_i_63_n_0\,
      CO(3) => \state_reg[7]_i_32_n_0\,
      CO(2) => \state_reg[7]_i_32_n_1\,
      CO(1) => \state_reg[7]_i_32_n_2\,
      CO(0) => \state_reg[7]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \state[7]_i_64_n_0\,
      DI(2) => \state[7]_i_65_n_0\,
      DI(1) => \state[7]_i_66_n_0\,
      DI(0) => \state[7]_i_67_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_68_n_0\,
      S(2) => \state[7]_i_69_n_0\,
      S(1) => \state[7]_i_70_n_0\,
      S(0) => \state[7]_i_71_n_0\
    );
\state_reg[7]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[7]_i_72_n_0\,
      CO(3) => \state_reg[7]_i_41_n_0\,
      CO(2) => \state_reg[7]_i_41_n_1\,
      CO(1) => \state_reg[7]_i_41_n_2\,
      CO(0) => \state_reg[7]_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \state[7]_i_73_n_0\,
      DI(2) => \state[7]_i_74_n_0\,
      DI(1) => \state[7]_i_75_n_0\,
      DI(0) => \state[7]_i_76_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_41_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_77_n_0\,
      S(2) => \state[7]_i_78_n_0\,
      S(1) => \state[7]_i_79_n_0\,
      S(0) => \state[7]_i_80_n_0\
    );
\state_reg[7]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[7]_i_81_n_0\,
      CO(3) => \state_reg[7]_i_54_n_0\,
      CO(2) => \state_reg[7]_i_54_n_1\,
      CO(1) => \state_reg[7]_i_54_n_2\,
      CO(0) => \state_reg[7]_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \state[7]_i_82_n_0\,
      DI(2) => \state[7]_i_83_n_0\,
      DI(1) => \state[7]_i_84_n_0\,
      DI(0) => \state[7]_i_85_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_54_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_86_n_0\,
      S(2) => \state[7]_i_87_n_0\,
      S(1) => \state[7]_i_88_n_0\,
      S(0) => \state[7]_i_89_n_0\
    );
\state_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[7]_i_11_n_0\,
      CO(3) => \state_reg[7]_i_6_n_0\,
      CO(2) => \state_reg[7]_i_6_n_1\,
      CO(1) => \state_reg[7]_i_6_n_2\,
      CO(0) => \state_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \state[7]_i_12_n_0\,
      DI(2) => \state[7]_i_13_n_0\,
      DI(1) => \state[7]_i_14_n_0\,
      DI(0) => \state[7]_i_15_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_16_n_0\,
      S(2) => \state[7]_i_17_n_0\,
      S(1) => \state[7]_i_18_n_0\,
      S(0) => \state[7]_i_19_n_0\
    );
\state_reg[7]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[7]_i_63_n_0\,
      CO(2) => \state_reg[7]_i_63_n_1\,
      CO(1) => \state_reg[7]_i_63_n_2\,
      CO(0) => \state_reg[7]_i_63_n_3\,
      CYINIT => '1',
      DI(3) => \state[7]_i_90_n_0\,
      DI(2) => \state[7]_i_91_n_0\,
      DI(1) => \counter_reg_n_0_[3]\,
      DI(0) => \state[7]_i_92_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_63_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_93_n_0\,
      S(2) => \state[7]_i_94_n_0\,
      S(1) => \state[7]_i_95_n_0\,
      S(0) => \state[7]_i_96_n_0\
    );
\state_reg[7]_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[7]_i_97_n_0\,
      CO(3) => \state_reg[7]_i_72_n_0\,
      CO(2) => \state_reg[7]_i_72_n_1\,
      CO(1) => \state_reg[7]_i_72_n_2\,
      CO(0) => \state_reg[7]_i_72_n_3\,
      CYINIT => '0',
      DI(3) => \state[7]_i_98_n_0\,
      DI(2) => \state[7]_i_99_n_0\,
      DI(1) => \state[7]_i_100_n_0\,
      DI(0) => \state[7]_i_101_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_72_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_102_n_0\,
      S(2) => \state[7]_i_103_n_0\,
      S(1) => \state[7]_i_104_n_0\,
      S(0) => \state[7]_i_105_n_0\
    );
\state_reg[7]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[7]_i_81_n_0\,
      CO(2) => \state_reg[7]_i_81_n_1\,
      CO(1) => \state_reg[7]_i_81_n_2\,
      CO(0) => \state_reg[7]_i_81_n_3\,
      CYINIT => '1',
      DI(3) => \state[7]_i_106_n_0\,
      DI(2) => '0',
      DI(1) => \state[7]_i_107_n_0\,
      DI(0) => \state[7]_i_108_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_81_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_109_n_0\,
      S(2) => \state[7]_i_110_n_0\,
      S(1) => \state[7]_i_111_n_0\,
      S(0) => \state[7]_i_112_n_0\
    );
\state_reg[7]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[7]_i_23_n_0\,
      CO(3) => state2,
      CO(2) => \state_reg[7]_i_9_n_1\,
      CO(1) => \state_reg[7]_i_9_n_2\,
      CO(0) => \state_reg[7]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \state[7]_i_24_n_0\,
      DI(2) => \state[7]_i_25_n_0\,
      DI(1) => \state[7]_i_26_n_0\,
      DI(0) => \state[7]_i_27_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_28_n_0\,
      S(2) => \state[7]_i_29_n_0\,
      S(1) => \state[7]_i_30_n_0\,
      S(0) => \state[7]_i_31_n_0\
    );
\state_reg[7]_i_97\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[7]_i_97_n_0\,
      CO(2) => \state_reg[7]_i_97_n_1\,
      CO(1) => \state_reg[7]_i_97_n_2\,
      CO(0) => \state_reg[7]_i_97_n_3\,
      CYINIT => '1',
      DI(3) => \state[7]_i_113_n_0\,
      DI(2) => \state[7]_i_114_n_0\,
      DI(1) => \state[7]_i_115_n_0\,
      DI(0) => \state[7]_i_116_n_0\,
      O(3 downto 0) => \NLW_state_reg[7]_i_97_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[7]_i_117_n_0\,
      S(2) => \state[7]_i_118_n_0\,
      S(1) => \state[7]_i_119_n_0\,
      S(0) => \state[7]_i_120_n_0\
    );
with_response_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \resp_len[5]_i_1_n_0\,
      D => cmd_setting(0),
      Q => with_response_reg_n_0,
      R => reset0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_SD_0_sd_data_serial_host is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_crc_ok : out STD_LOGIC;
    tx_fifo_re : out STD_LOGIC;
    rx_fifo_we : out STD_LOGIC;
    sd_dat_oe : out STD_LOGIC;
    crc_en_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \transf_cnt_reg[1]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \transf_cnt_reg[0]_0\ : out STD_LOGIC;
    we8_out : out STD_LOGIC;
    rd12_out : out STD_LOGIC;
    \state_reg[3]_0\ : out STD_LOGIC;
    data_busy : out STD_LOGIC;
    \state_reg[5]_0\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC;
    \DAT_dat_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[6]_0\ : out STD_LOGIC;
    \state_reg[6]_1\ : out STD_LOGIC;
    \state_reg[4]_0\ : out STD_LOGIC;
    \transf_cnt_reg[0]_1\ : out STD_LOGIC;
    \DAT_dat_reg_reg[0]_1\ : out STD_LOGIC;
    crc_rst : out STD_LOGIC;
    \blkcnt_reg_reg[10]_0\ : out STD_LOGIC;
    \DAT_dat_reg_reg[0]_2\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    \drt_reg_reg[0]_0\ : out STD_LOGIC;
    \state_reg[6]_2\ : out STD_LOGIC;
    bus_4bit_reg_reg_0 : out STD_LOGIC;
    \data_index_reg[4]_0\ : out STD_LOGIC;
    \state_reg[1]_2\ : out STD_LOGIC;
    clock_posedge_reg : out STD_LOGIC;
    \data_cycles_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fifo_out_pos0 : out STD_LOGIC;
    fifo_din : out STD_LOGIC_VECTOR ( 31 downto 0 );
    crc_ok_reg_0 : out STD_LOGIC;
    \int_status1__2\ : out STD_LOGIC;
    \state_reg[2]_0\ : out STD_LOGIC;
    p_65_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    clock_posedge_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dat_oe_reg_0 : out STD_LOGIC;
    \dat_o_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reset05_out : in STD_LOGIC;
    bus_4bit_reg_reg_1 : in STD_LOGIC;
    clock : in STD_LOGIC;
    crc_rst_reg_0 : in STD_LOGIC;
    crc_ok_reg_1 : in STD_LOGIC;
    rd_reg_0 : in STD_LOGIC;
    we_reg_0 : in STD_LOGIC;
    dat_oe_reg_1 : in STD_LOGIC;
    crc_en_reg_1 : in STD_LOGIC;
    clock_posedge : in STD_LOGIC;
    \state_reg[1]_3\ : in STD_LOGIC;
    d_read : in STD_LOGIC;
    d_write : in STD_LOGIC;
    \last_din[3]_i_4_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \byte_alignment_reg_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_cycles_reg[15]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    data_cycles10_in : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \blkcnt_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    fifo_dout1 : in STD_LOGIC;
    \fifo_dout_reg[0]\ : in STD_LOGIC;
    fifo_out_nxt : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_dout_reg[0]_0\ : in STD_LOGIC;
    \fifo_dout_reg[1]\ : in STD_LOGIC;
    \fifo_dout_reg[1]_0\ : in STD_LOGIC;
    \fifo_dout_reg[2]\ : in STD_LOGIC;
    \fifo_dout_reg[2]_0\ : in STD_LOGIC;
    \fifo_dout_reg[3]\ : in STD_LOGIC;
    \fifo_dout_reg[3]_0\ : in STD_LOGIC;
    \fifo_dout_reg[4]\ : in STD_LOGIC;
    \fifo_dout_reg[4]_0\ : in STD_LOGIC;
    \fifo_dout_reg[5]\ : in STD_LOGIC;
    \fifo_dout_reg[5]_0\ : in STD_LOGIC;
    \fifo_dout_reg[6]\ : in STD_LOGIC;
    \fifo_dout_reg[6]_0\ : in STD_LOGIC;
    \fifo_dout_reg[7]\ : in STD_LOGIC;
    \fifo_dout_reg[7]_0\ : in STD_LOGIC;
    \fifo_dout_reg[8]\ : in STD_LOGIC;
    \fifo_dout_reg[8]_0\ : in STD_LOGIC;
    \fifo_dout_reg[9]\ : in STD_LOGIC;
    \fifo_dout_reg[9]_0\ : in STD_LOGIC;
    \fifo_dout_reg[10]\ : in STD_LOGIC;
    \fifo_dout_reg[10]_0\ : in STD_LOGIC;
    \fifo_dout_reg[11]\ : in STD_LOGIC;
    \fifo_dout_reg[11]_0\ : in STD_LOGIC;
    \fifo_dout_reg[12]\ : in STD_LOGIC;
    \fifo_dout_reg[12]_0\ : in STD_LOGIC;
    \fifo_dout_reg[13]\ : in STD_LOGIC;
    \fifo_dout_reg[13]_0\ : in STD_LOGIC;
    \fifo_dout_reg[14]\ : in STD_LOGIC;
    \fifo_dout_reg[14]_0\ : in STD_LOGIC;
    \fifo_dout_reg[15]\ : in STD_LOGIC;
    \fifo_dout_reg[15]_0\ : in STD_LOGIC;
    \fifo_dout_reg[16]\ : in STD_LOGIC;
    \fifo_dout_reg[16]_0\ : in STD_LOGIC;
    \fifo_dout_reg[17]\ : in STD_LOGIC;
    \fifo_dout_reg[17]_0\ : in STD_LOGIC;
    \fifo_dout_reg[18]\ : in STD_LOGIC;
    \fifo_dout_reg[18]_0\ : in STD_LOGIC;
    \fifo_dout_reg[19]\ : in STD_LOGIC;
    \fifo_dout_reg[19]_0\ : in STD_LOGIC;
    \fifo_dout_reg[20]\ : in STD_LOGIC;
    \fifo_dout_reg[20]_0\ : in STD_LOGIC;
    \fifo_dout_reg[21]\ : in STD_LOGIC;
    \fifo_dout_reg[21]_0\ : in STD_LOGIC;
    \fifo_dout_reg[22]\ : in STD_LOGIC;
    \fifo_dout_reg[22]_0\ : in STD_LOGIC;
    \fifo_dout_reg[23]\ : in STD_LOGIC;
    \fifo_dout_reg[23]_0\ : in STD_LOGIC;
    \fifo_dout_reg[24]\ : in STD_LOGIC;
    \fifo_dout_reg[24]_0\ : in STD_LOGIC;
    \fifo_dout_reg[25]\ : in STD_LOGIC;
    \fifo_dout_reg[25]_0\ : in STD_LOGIC;
    \fifo_dout_reg[26]\ : in STD_LOGIC;
    \fifo_dout_reg[26]_0\ : in STD_LOGIC;
    \fifo_dout_reg[27]\ : in STD_LOGIC;
    \fifo_dout_reg[27]_0\ : in STD_LOGIC;
    \fifo_dout_reg[28]\ : in STD_LOGIC;
    \fifo_dout_reg[28]_0\ : in STD_LOGIC;
    \fifo_dout_reg[29]\ : in STD_LOGIC;
    \fifo_dout_reg[29]_0\ : in STD_LOGIC;
    \fifo_dout_reg[30]\ : in STD_LOGIC;
    \fifo_dout_reg[30]_0\ : in STD_LOGIC;
    \fifo_dout_reg[31]\ : in STD_LOGIC;
    \fifo_dout_reg[31]_0\ : in STD_LOGIC;
    \int_status_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \int_status_reg[1]_0\ : in STD_LOGIC;
    m_axi_bready : in STD_LOGIC;
    m_axi_cyc : in STD_LOGIC;
    \fifo_empty__12\ : in STD_LOGIC;
    en_tx_fifo : in STD_LOGIC;
    \clock_cnt[7]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \clock_cnt[7]_i_3_0\ : in STD_LOGIC;
    m_axi_write : in STD_LOGIC;
    \fifo_full__12\ : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    \fifo_out_pos_reg[6]\ : in STD_LOGIC;
    sd_dat_reg_t_reg : in STD_LOGIC;
    cmd_start_tx : in STD_LOGIC;
    sd_dat_reg_t_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sd_dat_reg_t_reg_1 : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_reg_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DAT_dat_reg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_SD_0_sd_data_serial_host : entity is "sd_data_serial_host";
end riscv_SD_0_sd_data_serial_host;

architecture STRUCTURE of riscv_SD_0_sd_data_serial_host is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \CRC_16_gen[0].CRC_16_i_n_1\ : STD_LOGIC;
  signal \CRC_16_gen[1].CRC_16_i_n_0\ : STD_LOGIC;
  signal \CRC_16_gen[1].CRC_16_i_n_1\ : STD_LOGIC;
  signal \CRC_16_gen[2].CRC_16_i_n_0\ : STD_LOGIC;
  signal \CRC_16_gen[2].CRC_16_i_n_1\ : STD_LOGIC;
  signal \CRC_16_gen[3].CRC_16_i_n_0\ : STD_LOGIC;
  signal \CRC_16_gen[3].CRC_16_i_n_2\ : STD_LOGIC;
  signal \^dat_dat_reg_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \DAT_dat_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \DAT_dat_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \DAT_dat_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal ENABLE0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal blkcnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \blkcnt_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \blkcnt_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \blkcnt_reg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \blkcnt_reg_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \blkcnt_reg_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \blkcnt_reg_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \blkcnt_reg_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \blkcnt_reg_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \blkcnt_reg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \blkcnt_reg_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \blkcnt_reg_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \blkcnt_reg_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \blkcnt_reg_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \blkcnt_reg_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \blkcnt_reg_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \blkcnt_reg_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \blkcnt_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal bus_4bit_reg : STD_LOGIC;
  signal byte_alignment_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \byte_alignment_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \byte_alignment_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \byte_alignment_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \byte_alignment_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \byte_alignment_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \byte_alignment_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \byte_alignment_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \byte_alignment_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \^clock_posedge_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal crc_bit : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \crc_bit[0]_i_1_n_0\ : STD_LOGIC;
  signal \crc_bit[3]_i_1_n_0\ : STD_LOGIC;
  signal \crc_bit[3]_i_4_n_0\ : STD_LOGIC;
  signal \crc_bit[3]_i_5_n_0\ : STD_LOGIC;
  signal \crc_bit[3]_i_6_n_0\ : STD_LOGIC;
  signal \crc_bit[3]_i_7_n_0\ : STD_LOGIC;
  signal \crc_bit[3]_i_8_n_0\ : STD_LOGIC;
  signal \crc_bit[3]_i_9_n_0\ : STD_LOGIC;
  signal \crc_bit_reg_n_0_[0]\ : STD_LOGIC;
  signal \crc_bit_reg_n_0_[1]\ : STD_LOGIC;
  signal \crc_bit_reg_n_0_[2]\ : STD_LOGIC;
  signal \crc_bit_reg_n_0_[3]\ : STD_LOGIC;
  signal crc_en0 : STD_LOGIC;
  signal crc_en_i_10_n_0 : STD_LOGIC;
  signal crc_en_i_11_n_0 : STD_LOGIC;
  signal crc_en_i_12_n_0 : STD_LOGIC;
  signal crc_en_i_4_n_0 : STD_LOGIC;
  signal crc_en_i_7_n_0 : STD_LOGIC;
  signal crc_en_i_8_n_0 : STD_LOGIC;
  signal crc_en_i_9_n_0 : STD_LOGIC;
  signal \^crc_en_reg_0\ : STD_LOGIC;
  signal crc_en_reg_i_5_n_3 : STD_LOGIC;
  signal crc_en_reg_i_6_n_0 : STD_LOGIC;
  signal crc_en_reg_i_6_n_1 : STD_LOGIC;
  signal crc_en_reg_i_6_n_2 : STD_LOGIC;
  signal crc_en_reg_i_6_n_3 : STD_LOGIC;
  signal crc_ok_i_10_n_0 : STD_LOGIC;
  signal crc_ok_i_11_n_0 : STD_LOGIC;
  signal crc_ok_i_8_n_0 : STD_LOGIC;
  signal crc_ok_i_9_n_0 : STD_LOGIC;
  signal crc_rst_i_7_n_0 : STD_LOGIC;
  signal crc_rst_i_8_n_0 : STD_LOGIC;
  signal crc_rst_i_9_n_0 : STD_LOGIC;
  signal \dat_o[0]_i_4_n_0\ : STD_LOGIC;
  signal \dat_o[3]_i_3_n_0\ : STD_LOGIC;
  signal \dat_o[3]_i_5_n_0\ : STD_LOGIC;
  signal \^dat_o_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_busy\ : STD_LOGIC;
  signal \^data_crc_ok\ : STD_LOGIC;
  signal data_cycles1 : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \data_cycles[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[15]_i_2_n_0\ : STD_LOGIC;
  signal \data_cycles[15]_i_5_n_0\ : STD_LOGIC;
  signal \data_cycles[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[5]_i_3_n_0\ : STD_LOGIC;
  signal \data_cycles[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles[9]_i_1_n_0\ : STD_LOGIC;
  signal \data_cycles__0\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \data_cycles_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \data_cycles_reg[13]_i_3_n_1\ : STD_LOGIC;
  signal \data_cycles_reg[13]_i_3_n_2\ : STD_LOGIC;
  signal \data_cycles_reg[13]_i_3_n_3\ : STD_LOGIC;
  signal \data_cycles_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_cycles_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \data_cycles_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \data_cycles_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \data_cycles_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \data_cycles_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \data_cycles_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \data_cycles_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal data_in_rx_fifo : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_index : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \data_index[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_index[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_11_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_12_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_13_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_14_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_15_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_16_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_17_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_18_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_19_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_20_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_21_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_22_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_23_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_24_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_25_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_26_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_3_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_5_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_6_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_7_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_8_n_0\ : STD_LOGIC;
  signal \^data_index_reg[4]_0\ : STD_LOGIC;
  signal \data_index_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \data_index_reg[4]_i_10_n_1\ : STD_LOGIC;
  signal \data_index_reg[4]_i_10_n_2\ : STD_LOGIC;
  signal \data_index_reg[4]_i_10_n_3\ : STD_LOGIC;
  signal \data_index_reg[4]_i_9_n_1\ : STD_LOGIC;
  signal \data_index_reg[4]_i_9_n_2\ : STD_LOGIC;
  signal \data_index_reg[4]_i_9_n_3\ : STD_LOGIC;
  signal \data_index_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[14]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[16]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[16]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_5_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_2_n_0\ : STD_LOGIC;
  signal drt_bit : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \drt_bit[1]_i_1_n_0\ : STD_LOGIC;
  signal \drt_bit[3]_i_1_n_0\ : STD_LOGIC;
  signal \drt_bit[3]_i_2_n_0\ : STD_LOGIC;
  signal \drt_bit[3]_i_3_n_0\ : STD_LOGIC;
  signal \drt_bit_reg_n_0_[0]\ : STD_LOGIC;
  signal \drt_bit_reg_n_0_[1]\ : STD_LOGIC;
  signal \drt_bit_reg_n_0_[2]\ : STD_LOGIC;
  signal \drt_bit_reg_n_0_[3]\ : STD_LOGIC;
  signal \drt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \drt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \drt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \drt_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \drt_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \drt_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \drt_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \drt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^fifo_din\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^fifo_out_pos0\ : STD_LOGIC;
  signal in20 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal in45 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \^int_status1__2\ : STD_LOGIC;
  signal last_din : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \last_din[0]_i_11_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_12_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_13_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_14_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_15_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_16_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_17_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_18_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_21_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_22_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_23_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_24_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_3_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_4_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_5_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_6_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_7_n_0\ : STD_LOGIC;
  signal \last_din[0]_i_8_n_0\ : STD_LOGIC;
  signal \last_din[1]_i_2_n_0\ : STD_LOGIC;
  signal \last_din[1]_i_3_n_0\ : STD_LOGIC;
  signal \last_din[1]_i_4_n_0\ : STD_LOGIC;
  signal \last_din[1]_i_5_n_0\ : STD_LOGIC;
  signal \last_din[2]_i_2_n_0\ : STD_LOGIC;
  signal \last_din[2]_i_3_n_0\ : STD_LOGIC;
  signal \last_din[2]_i_4_n_0\ : STD_LOGIC;
  signal \last_din[2]_i_5_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_1_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_3_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_4_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_5_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_6_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_7_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_8_n_0\ : STD_LOGIC;
  signal \last_din[3]_i_9_n_0\ : STD_LOGIC;
  signal \last_din_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \last_din_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \last_din_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \last_din_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \last_din_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \last_din_reg_n_0_[0]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rd1 : STD_LOGIC;
  signal \^rd12_out\ : STD_LOGIC;
  signal rd2 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal rd_i_10_n_0 : STD_LOGIC;
  signal rd_i_11_n_0 : STD_LOGIC;
  signal rd_i_12_n_0 : STD_LOGIC;
  signal rd_i_13_n_0 : STD_LOGIC;
  signal rd_i_16_n_0 : STD_LOGIC;
  signal rd_i_17_n_0 : STD_LOGIC;
  signal rd_i_18_n_0 : STD_LOGIC;
  signal rd_i_19_n_0 : STD_LOGIC;
  signal rd_i_20_n_0 : STD_LOGIC;
  signal rd_i_21_n_0 : STD_LOGIC;
  signal rd_i_22_n_0 : STD_LOGIC;
  signal rd_i_23_n_0 : STD_LOGIC;
  signal rd_i_24_n_0 : STD_LOGIC;
  signal rd_i_25_n_0 : STD_LOGIC;
  signal rd_i_26_n_0 : STD_LOGIC;
  signal rd_i_28_n_0 : STD_LOGIC;
  signal rd_i_29_n_0 : STD_LOGIC;
  signal rd_i_30_n_0 : STD_LOGIC;
  signal rd_i_31_n_0 : STD_LOGIC;
  signal rd_i_33_n_0 : STD_LOGIC;
  signal rd_i_34_n_0 : STD_LOGIC;
  signal rd_i_35_n_0 : STD_LOGIC;
  signal rd_i_36_n_0 : STD_LOGIC;
  signal rd_i_37_n_0 : STD_LOGIC;
  signal rd_i_38_n_0 : STD_LOGIC;
  signal rd_i_39_n_0 : STD_LOGIC;
  signal rd_i_40_n_0 : STD_LOGIC;
  signal rd_i_41_n_0 : STD_LOGIC;
  signal rd_i_42_n_0 : STD_LOGIC;
  signal rd_i_43_n_0 : STD_LOGIC;
  signal rd_i_44_n_0 : STD_LOGIC;
  signal rd_i_45_n_0 : STD_LOGIC;
  signal rd_i_46_n_0 : STD_LOGIC;
  signal rd_i_47_n_0 : STD_LOGIC;
  signal rd_i_48_n_0 : STD_LOGIC;
  signal rd_i_6_n_0 : STD_LOGIC;
  signal rd_i_7_n_0 : STD_LOGIC;
  signal rd_i_8_n_0 : STD_LOGIC;
  signal rd_i_9_n_0 : STD_LOGIC;
  signal rd_reg_i_14_n_0 : STD_LOGIC;
  signal rd_reg_i_14_n_1 : STD_LOGIC;
  signal rd_reg_i_14_n_2 : STD_LOGIC;
  signal rd_reg_i_14_n_3 : STD_LOGIC;
  signal rd_reg_i_27_n_0 : STD_LOGIC;
  signal rd_reg_i_27_n_1 : STD_LOGIC;
  signal rd_reg_i_27_n_2 : STD_LOGIC;
  signal rd_reg_i_27_n_3 : STD_LOGIC;
  signal rd_reg_i_32_n_0 : STD_LOGIC;
  signal rd_reg_i_32_n_1 : STD_LOGIC;
  signal rd_reg_i_32_n_2 : STD_LOGIC;
  signal rd_reg_i_32_n_3 : STD_LOGIC;
  signal rd_reg_i_3_n_1 : STD_LOGIC;
  signal rd_reg_i_3_n_2 : STD_LOGIC;
  signal rd_reg_i_3_n_3 : STD_LOGIC;
  signal rd_reg_i_4_n_1 : STD_LOGIC;
  signal rd_reg_i_4_n_2 : STD_LOGIC;
  signal rd_reg_i_4_n_3 : STD_LOGIC;
  signal rd_reg_i_5_n_0 : STD_LOGIC;
  signal rd_reg_i_5_n_1 : STD_LOGIC;
  signal rd_reg_i_5_n_2 : STD_LOGIC;
  signal rd_reg_i_5_n_3 : STD_LOGIC;
  signal \^rx_fifo_we\ : STD_LOGIC;
  signal \^sd_dat_oe\ : STD_LOGIC;
  signal state1 : STD_LOGIC;
  signal state118_in : STD_LOGIC;
  signal state122_in : STD_LOGIC;
  signal state15_in : STD_LOGIC;
  signal state2 : STD_LOGIC_VECTOR ( 16 downto 5 );
  signal state20_in : STD_LOGIC_VECTOR ( 16 downto 2 );
  signal state21_in : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal \state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[0]_i_3_n_0\ : STD_LOGIC;
  signal \state[0]_i_4_n_0\ : STD_LOGIC;
  signal \state[0]_i_5_n_0\ : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[4]_i_2_n_0\ : STD_LOGIC;
  signal \state[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[5]_i_3_n_0\ : STD_LOGIC;
  signal \state[5]_i_4_n_0\ : STD_LOGIC;
  signal \state[5]_i_5_n_0\ : STD_LOGIC;
  signal \state[5]_i_6_n_0\ : STD_LOGIC;
  signal \state[5]_i_7_n_0\ : STD_LOGIC;
  signal \state[6]_i_10_n_0\ : STD_LOGIC;
  signal \state[6]_i_11_n_0\ : STD_LOGIC;
  signal \state[6]_i_13_n_0\ : STD_LOGIC;
  signal \state[6]_i_14_n_0\ : STD_LOGIC;
  signal \state[6]_i_18_n_0\ : STD_LOGIC;
  signal \state[6]_i_19_n_0\ : STD_LOGIC;
  signal \state[6]_i_22_n_0\ : STD_LOGIC;
  signal \state[6]_i_23_n_0\ : STD_LOGIC;
  signal \state[6]_i_26_n_0\ : STD_LOGIC;
  signal \state[6]_i_28_n_0\ : STD_LOGIC;
  signal \state[6]_i_29_n_0\ : STD_LOGIC;
  signal \state[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[6]_i_30_n_0\ : STD_LOGIC;
  signal \state[6]_i_31_n_0\ : STD_LOGIC;
  signal \state[6]_i_32_n_0\ : STD_LOGIC;
  signal \state[6]_i_33_n_0\ : STD_LOGIC;
  signal \state[6]_i_37_n_0\ : STD_LOGIC;
  signal \state[6]_i_38_n_0\ : STD_LOGIC;
  signal \state[6]_i_39_n_0\ : STD_LOGIC;
  signal \state[6]_i_40_n_0\ : STD_LOGIC;
  signal \state[6]_i_41_n_0\ : STD_LOGIC;
  signal \state[6]_i_42_n_0\ : STD_LOGIC;
  signal \state[6]_i_43_n_0\ : STD_LOGIC;
  signal \state[6]_i_44_n_0\ : STD_LOGIC;
  signal \state[6]_i_47_n_0\ : STD_LOGIC;
  signal \state[6]_i_48_n_0\ : STD_LOGIC;
  signal \state[6]_i_49_n_0\ : STD_LOGIC;
  signal \state[6]_i_4_n_0\ : STD_LOGIC;
  signal \state[6]_i_50_n_0\ : STD_LOGIC;
  signal \state[6]_i_51_n_0\ : STD_LOGIC;
  signal \state[6]_i_52_n_0\ : STD_LOGIC;
  signal \state[6]_i_53_n_0\ : STD_LOGIC;
  signal \state[6]_i_54_n_0\ : STD_LOGIC;
  signal \state[6]_i_56_n_0\ : STD_LOGIC;
  signal \state[6]_i_57_n_0\ : STD_LOGIC;
  signal \state[6]_i_58_n_0\ : STD_LOGIC;
  signal \state[6]_i_59_n_0\ : STD_LOGIC;
  signal \state[6]_i_5_n_0\ : STD_LOGIC;
  signal \state[6]_i_64_n_0\ : STD_LOGIC;
  signal \state[6]_i_65_n_0\ : STD_LOGIC;
  signal \state[6]_i_66_n_0\ : STD_LOGIC;
  signal \state[6]_i_67_n_0\ : STD_LOGIC;
  signal \state[6]_i_68_n_0\ : STD_LOGIC;
  signal \state[6]_i_69_n_0\ : STD_LOGIC;
  signal \state[6]_i_70_n_0\ : STD_LOGIC;
  signal \state[6]_i_71_n_0\ : STD_LOGIC;
  signal \state[6]_i_73_n_0\ : STD_LOGIC;
  signal \state[6]_i_74_n_0\ : STD_LOGIC;
  signal \state[6]_i_75_n_0\ : STD_LOGIC;
  signal \state[6]_i_76_n_0\ : STD_LOGIC;
  signal \state[6]_i_77_n_0\ : STD_LOGIC;
  signal \state[6]_i_78_n_0\ : STD_LOGIC;
  signal \state[6]_i_79_n_0\ : STD_LOGIC;
  signal \state[6]_i_7_n_0\ : STD_LOGIC;
  signal \state[6]_i_80_n_0\ : STD_LOGIC;
  signal \state[6]_i_85_n_0\ : STD_LOGIC;
  signal \state[6]_i_87_n_0\ : STD_LOGIC;
  signal \state[6]_i_88_n_0\ : STD_LOGIC;
  signal \state[6]_i_89_n_0\ : STD_LOGIC;
  signal \state[6]_i_9_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^state_reg[5]_0\ : STD_LOGIC;
  signal \^state_reg[6]_0\ : STD_LOGIC;
  signal \^state_reg[6]_1\ : STD_LOGIC;
  signal \state_reg[6]_i_15_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_16_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_16_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_17_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_17_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_17_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_17_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_20_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_20_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_20_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_20_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_21_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_21_n_7\ : STD_LOGIC;
  signal \state_reg[6]_i_24_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_24_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_24_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_24_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_25_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_25_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_27_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_27_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_27_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_27_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_34_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_35_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_35_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_35_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_35_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_36_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_36_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_36_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_36_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_45_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_45_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_45_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_45_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_45_n_4\ : STD_LOGIC;
  signal \state_reg[6]_i_45_n_5\ : STD_LOGIC;
  signal \state_reg[6]_i_45_n_6\ : STD_LOGIC;
  signal \state_reg[6]_i_45_n_7\ : STD_LOGIC;
  signal \state_reg[6]_i_46_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_46_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_46_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_46_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_55_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_55_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_55_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_55_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_61_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_61_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_61_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_61_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_62_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_62_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_62_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_62_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_63_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_63_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_63_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_63_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_72_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_72_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_72_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_72_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_72_n_4\ : STD_LOGIC;
  signal \state_reg[6]_i_72_n_5\ : STD_LOGIC;
  signal \state_reg[6]_i_72_n_6\ : STD_LOGIC;
  signal \state_reg[6]_i_72_n_7\ : STD_LOGIC;
  signal \state_reg[6]_i_81_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_81_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_81_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_81_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_82_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_82_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_82_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_82_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_83_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_83_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_83_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_83_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_84_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_84_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_84_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_84_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_86_n_0\ : STD_LOGIC;
  signal \state_reg[6]_i_86_n_1\ : STD_LOGIC;
  signal \state_reg[6]_i_86_n_2\ : STD_LOGIC;
  signal \state_reg[6]_i_86_n_3\ : STD_LOGIC;
  signal \state_reg[6]_i_86_n_4\ : STD_LOGIC;
  signal \state_reg[6]_i_86_n_5\ : STD_LOGIC;
  signal \state_reg[6]_i_86_n_6\ : STD_LOGIC;
  signal \state_reg[6]_i_86_n_7\ : STD_LOGIC;
  signal \state_reg[6]_i_8_n_3\ : STD_LOGIC;
  signal transf_cnt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \transf_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[15]_i_1_n_0\ : STD_LOGIC;
  signal \transf_cnt[15]_i_3_n_0\ : STD_LOGIC;
  signal \transf_cnt[15]_i_4_n_0\ : STD_LOGIC;
  signal \transf_cnt[15]_i_5_n_0\ : STD_LOGIC;
  signal \transf_cnt[15]_i_7_n_0\ : STD_LOGIC;
  signal \transf_cnt__0\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \^transf_cnt_reg[0]_0\ : STD_LOGIC;
  signal \transf_cnt_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \transf_cnt_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \transf_cnt_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \transf_cnt_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \transf_cnt_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \transf_cnt_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \^transf_cnt_reg[1]_0\ : STD_LOGIC;
  signal \transf_cnt_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \transf_cnt_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \transf_cnt_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \transf_cnt_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \transf_cnt_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \transf_cnt_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \transf_cnt_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \transf_cnt_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \^tx_fifo_re\ : STD_LOGIC;
  signal we_i_10_n_0 : STD_LOGIC;
  signal we_i_11_n_0 : STD_LOGIC;
  signal we_i_13_n_0 : STD_LOGIC;
  signal we_i_14_n_0 : STD_LOGIC;
  signal we_i_16_n_0 : STD_LOGIC;
  signal we_i_17_n_0 : STD_LOGIC;
  signal we_i_18_n_0 : STD_LOGIC;
  signal we_i_19_n_0 : STD_LOGIC;
  signal we_i_20_n_0 : STD_LOGIC;
  signal we_i_21_n_0 : STD_LOGIC;
  signal we_i_23_n_0 : STD_LOGIC;
  signal we_i_24_n_0 : STD_LOGIC;
  signal we_i_25_n_0 : STD_LOGIC;
  signal we_i_26_n_0 : STD_LOGIC;
  signal we_i_27_n_0 : STD_LOGIC;
  signal we_i_28_n_0 : STD_LOGIC;
  signal we_i_29_n_0 : STD_LOGIC;
  signal we_i_30_n_0 : STD_LOGIC;
  signal we_i_32_n_0 : STD_LOGIC;
  signal we_i_33_n_0 : STD_LOGIC;
  signal we_i_34_n_0 : STD_LOGIC;
  signal we_i_35_n_0 : STD_LOGIC;
  signal we_i_36_n_0 : STD_LOGIC;
  signal we_i_37_n_0 : STD_LOGIC;
  signal we_i_38_n_0 : STD_LOGIC;
  signal we_i_39_n_0 : STD_LOGIC;
  signal we_i_7_n_0 : STD_LOGIC;
  signal we_reg_i_12_n_0 : STD_LOGIC;
  signal we_reg_i_12_n_1 : STD_LOGIC;
  signal we_reg_i_12_n_2 : STD_LOGIC;
  signal we_reg_i_12_n_3 : STD_LOGIC;
  signal we_reg_i_15_n_0 : STD_LOGIC;
  signal we_reg_i_15_n_1 : STD_LOGIC;
  signal we_reg_i_15_n_2 : STD_LOGIC;
  signal we_reg_i_15_n_3 : STD_LOGIC;
  signal we_reg_i_22_n_0 : STD_LOGIC;
  signal we_reg_i_22_n_1 : STD_LOGIC;
  signal we_reg_i_22_n_2 : STD_LOGIC;
  signal we_reg_i_22_n_3 : STD_LOGIC;
  signal we_reg_i_2_n_2 : STD_LOGIC;
  signal we_reg_i_2_n_3 : STD_LOGIC;
  signal we_reg_i_31_n_0 : STD_LOGIC;
  signal we_reg_i_31_n_1 : STD_LOGIC;
  signal we_reg_i_31_n_2 : STD_LOGIC;
  signal we_reg_i_31_n_3 : STD_LOGIC;
  signal we_reg_i_5_n_0 : STD_LOGIC;
  signal we_reg_i_5_n_1 : STD_LOGIC;
  signal we_reg_i_5_n_2 : STD_LOGIC;
  signal we_reg_i_5_n_3 : STD_LOGIC;
  signal we_reg_i_6_n_1 : STD_LOGIC;
  signal we_reg_i_6_n_3 : STD_LOGIC;
  signal we_reg_i_8_n_3 : STD_LOGIC;
  signal we_reg_i_9_n_0 : STD_LOGIC;
  signal we_reg_i_9_n_1 : STD_LOGIC;
  signal we_reg_i_9_n_2 : STD_LOGIC;
  signal we_reg_i_9_n_3 : STD_LOGIC;
  signal \NLW_blkcnt_reg_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_blkcnt_reg_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_crc_en_reg_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_crc_en_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_crc_en_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_cycles_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_cycles_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_cycles_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_data_index_reg[4]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_index_reg[4]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rd_reg_i_14_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rd_reg_i_27_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rd_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rd_reg_i_32_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rd_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rd_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[6]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_state_reg[6]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[6]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_state_reg[6]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[6]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state_reg[6]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[6]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[6]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[6]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[6]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_state_reg[6]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[6]_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_state_reg[6]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state_reg[6]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[6]_i_34_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_state_reg[6]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state_reg[6]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[6]_i_46_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[6]_i_60_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_state_reg[6]_i_60_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[6]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state_reg[6]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_reg[6]_i_84_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_transf_cnt_reg[15]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_transf_cnt_reg[15]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_we_reg_i_15_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_we_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_we_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_we_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_we_reg_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_we_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_we_reg_i_8_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_we_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_we_reg_i_9_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \blkcnt_reg[0]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \blkcnt_reg[10]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \blkcnt_reg[11]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \blkcnt_reg[12]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \blkcnt_reg[13]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \blkcnt_reg[14]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \blkcnt_reg[15]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \blkcnt_reg[15]_i_5\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \blkcnt_reg[1]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \blkcnt_reg[2]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \blkcnt_reg[3]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \blkcnt_reg[4]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \blkcnt_reg[5]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \blkcnt_reg[6]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \blkcnt_reg[7]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \blkcnt_reg[8]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \blkcnt_reg[9]_i_1\ : label is "soft_lutpair216";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \blkcnt_reg_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \blkcnt_reg_reg[15]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \blkcnt_reg_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \blkcnt_reg_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \byte_alignment_reg[1]_i_3\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \byte_alignment_reg[1]_i_4\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \crc_bit[1]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \crc_bit[2]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \crc_bit[3]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \crc_bit[3]_i_6\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \crc_bit[3]_i_7\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \crc_bit[3]_i_8\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \crc_bit[3]_i_9\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of crc_en_i_4 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of crc_ok_i_10 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of crc_ok_i_11 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of crc_ok_i_3 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of crc_ok_i_8 : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \crc_rst_i_3__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of crc_rst_i_5 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of crc_rst_i_7 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of crc_rst_i_8 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of crc_rst_i_9 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \dat_o[3]_i_5\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \data_cycles[10]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \data_cycles[11]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \data_cycles[12]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \data_cycles[13]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \data_cycles[14]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \data_cycles[15]_i_2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \data_cycles[15]_i_5\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \data_cycles[2]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \data_cycles[3]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \data_cycles[4]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \data_cycles[5]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \data_cycles[6]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \data_cycles[7]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \data_cycles[8]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \data_cycles[9]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \data_index[0]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \data_index[2]_i_2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \data_index[3]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \data_index[4]_i_3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \data_index[4]_i_4\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \data_index[4]_i_6\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \data_index[4]_i_7\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \data_index[4]_i_8\ : label is "soft_lutpair158";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \data_index_reg[4]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \data_index_reg[4]_i_9\ : label is 11;
  attribute SOFT_HLUTNM of \data_out[11]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \data_out[15]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \data_out[15]_i_3\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \data_out[16]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \data_out[19]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \data_out[20]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \data_out[23]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \data_out[23]_i_3\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \data_out[24]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \data_out[27]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \data_out[27]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \data_out[27]_i_4\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \data_out[28]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \data_out[31]_i_3\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \data_out[31]_i_4\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \data_out[3]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \data_out[4]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \data_out[7]_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \data_out[7]_i_3\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \data_out[8]_i_2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \drt_bit[0]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \drt_bit[1]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \drt_bit[2]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \drt_bit[3]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \drt_bit[3]_i_3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \drt_reg[0]_i_3\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \drt_reg[3]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \last_din[0]_i_12\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \last_din[0]_i_3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \last_din[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \last_din[3]_i_3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \last_din[3]_i_9\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \m_axi_awaddr[31]_i_4\ : label is "soft_lutpair177";
  attribute COMPARATOR_THRESHOLD of rd_reg_i_14 : label is 11;
  attribute COMPARATOR_THRESHOLD of rd_reg_i_27 : label is 11;
  attribute COMPARATOR_THRESHOLD of rd_reg_i_32 : label is 11;
  attribute COMPARATOR_THRESHOLD of rd_reg_i_4 : label is 11;
  attribute SOFT_HLUTNM of \state[0]_i_2__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \state[0]_i_5\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \state[1]_i_3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \state[2]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \state[2]_i_2__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \state[3]_i_2__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \state[3]_i_6\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \state[4]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \state[5]_i_4\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \state[6]_i_11\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \state[6]_i_13\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \state[6]_i_14\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \state[6]_i_4\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \state[6]_i_7\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \state[6]_i_9\ : label is "soft_lutpair165";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "WRITE_WAIT:0000100,WRITE_DRT:0001000,WRITE_BUSY:0010000,READ_DAT:1000000,WRITE_DAT:0000010,IDLE:0000001,READ_WAIT:0100000";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "WRITE_WAIT:0000100,WRITE_DRT:0001000,WRITE_BUSY:0010000,READ_DAT:1000000,WRITE_DAT:0000010,IDLE:0000001,READ_WAIT:0100000";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "WRITE_WAIT:0000100,WRITE_DRT:0001000,WRITE_BUSY:0010000,READ_DAT:1000000,WRITE_DAT:0000010,IDLE:0000001,READ_WAIT:0100000";
  attribute FSM_ENCODED_STATES of \state_reg[3]\ : label is "WRITE_WAIT:0000100,WRITE_DRT:0001000,WRITE_BUSY:0010000,READ_DAT:1000000,WRITE_DAT:0000010,IDLE:0000001,READ_WAIT:0100000";
  attribute FSM_ENCODED_STATES of \state_reg[4]\ : label is "WRITE_WAIT:0000100,WRITE_DRT:0001000,WRITE_BUSY:0010000,READ_DAT:1000000,WRITE_DAT:0000010,IDLE:0000001,READ_WAIT:0100000";
  attribute FSM_ENCODED_STATES of \state_reg[5]\ : label is "WRITE_WAIT:0000100,WRITE_DRT:0001000,WRITE_BUSY:0010000,READ_DAT:1000000,WRITE_DAT:0000010,IDLE:0000001,READ_WAIT:0100000";
  attribute FSM_ENCODED_STATES of \state_reg[6]\ : label is "WRITE_WAIT:0000100,WRITE_DRT:0001000,WRITE_BUSY:0010000,READ_DAT:1000000,WRITE_DAT:0000010,IDLE:0000001,READ_WAIT:0100000";
  attribute COMPARATOR_THRESHOLD of \state_reg[6]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[6]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[6]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[6]_i_24\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[6]_i_36\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \state_reg[6]_i_46\ : label is 11;
  attribute SOFT_HLUTNM of \transf_cnt[0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \transf_cnt[10]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \transf_cnt[11]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \transf_cnt[12]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \transf_cnt[13]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \transf_cnt[14]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \transf_cnt[15]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \transf_cnt[15]_i_3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \transf_cnt[15]_i_4\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \transf_cnt[15]_i_5\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \transf_cnt[1]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \transf_cnt[2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \transf_cnt[3]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \transf_cnt[4]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \transf_cnt[5]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \transf_cnt[6]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \transf_cnt[7]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \transf_cnt[8]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \transf_cnt[9]_i_1\ : label is "soft_lutpair195";
  attribute ADDER_THRESHOLD of \transf_cnt_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \transf_cnt_reg[15]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \transf_cnt_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \transf_cnt_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of we_i_7 : label is "soft_lutpair173";
begin
  CO(0) <= \^co\(0);
  \DAT_dat_reg_reg[0]_0\(0) <= \^dat_dat_reg_reg[0]_0\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  SR(0) <= \^sr\(0);
  clock_posedge_reg_0(0) <= \^clock_posedge_reg_0\(0);
  crc_en_reg_0 <= \^crc_en_reg_0\;
  \dat_o_reg[3]_0\(3 downto 0) <= \^dat_o_reg[3]_0\(3 downto 0);
  data_busy <= \^data_busy\;
  data_crc_ok <= \^data_crc_ok\;
  \data_index_reg[4]_0\ <= \^data_index_reg[4]_0\;
  fifo_din(31 downto 0) <= \^fifo_din\(31 downto 0);
  fifo_out_pos0 <= \^fifo_out_pos0\;
  \int_status1__2\ <= \^int_status1__2\;
  rd12_out <= \^rd12_out\;
  rx_fifo_we <= \^rx_fifo_we\;
  sd_dat_oe <= \^sd_dat_oe\;
  \state_reg[5]_0\ <= \^state_reg[5]_0\;
  \state_reg[6]_0\ <= \^state_reg[6]_0\;
  \state_reg[6]_1\ <= \^state_reg[6]_1\;
  \transf_cnt_reg[0]_0\ <= \^transf_cnt_reg[0]_0\;
  \transf_cnt_reg[1]_0\ <= \^transf_cnt_reg[1]_0\;
  tx_fifo_re <= \^tx_fifo_re\;
\CRC_16_gen[0].CRC_16_i\: entity work.riscv_SD_0_sd_crc_16
     port map (
      CO(0) => \state_reg[6]_i_15_n_3\,
      E(0) => ENABLE0,
      Q(1) => p_0_in4_in,
      Q(0) => \last_din_reg_n_0_[0]\,
      SR(0) => \^sr\(0),
      bus_4bit_reg => bus_4bit_reg,
      bus_4bit_reg_reg => bus_4bit_reg_reg_0,
      clock => clock,
      crc_ok_reg => \CRC_16_gen[3].CRC_16_i_n_0\,
      crc_ok_reg_0 => \CRC_16_gen[2].CRC_16_i_n_0\,
      crc_ok_reg_1 => crc_ok_i_8_n_0,
      \dat_o[0]_i_2_0\(3) => \crc_bit_reg_n_0_[3]\,
      \dat_o[0]_i_2_0\(2) => \crc_bit_reg_n_0_[2]\,
      \dat_o[0]_i_2_0\(1) => \crc_bit_reg_n_0_[1]\,
      \dat_o[0]_i_2_0\(0) => \crc_bit_reg_n_0_[0]\,
      \dat_o_reg[0]\ => \last_din[0]_i_3_n_0\,
      \dat_o_reg[0]_0\(0) => \state_reg[6]_i_16_n_2\,
      \dat_o_reg[0]_1\(0) => \^co\(0),
      \dat_o_reg[0]_2\(0) => \^q\(0),
      \dat_o_reg[0]_3\ => \dat_o[0]_i_4_n_0\,
      \dat_o_reg[0]_4\(0) => \^dat_o_reg[3]_0\(0),
      rd12_out => \^rd12_out\,
      \state_reg[0]\ => \CRC_16_gen[0].CRC_16_i_n_1\
    );
\CRC_16_gen[1].CRC_16_i\: entity work.riscv_SD_0_sd_crc_16_0
     port map (
      CO(0) => \state_reg[6]_i_15_n_3\,
      E(0) => ENABLE0,
      Q(0) => p_0_in,
      SR(0) => \^sr\(0),
      bus_4bit_reg => bus_4bit_reg,
      bus_4bit_reg_reg => \CRC_16_gen[1].CRC_16_i_n_1\,
      clock => clock,
      \crc_bit_reg[3]\ => \CRC_16_gen[1].CRC_16_i_n_0\,
      crc_ok_i_7(3) => \crc_bit_reg_n_0_[3]\,
      crc_ok_i_7(2) => \crc_bit_reg_n_0_[2]\,
      crc_ok_i_7(1) => \crc_bit_reg_n_0_[1]\,
      crc_ok_i_7(0) => \crc_bit_reg_n_0_[0]\,
      \dat_o_reg[1]\(0) => \^co\(0),
      \dat_o_reg[1]_0\(0) => \state_reg[6]_i_16_n_2\,
      \dat_o_reg[1]_1\(0) => \^q\(0),
      \dat_o_reg[1]_2\ => \last_din[0]_i_3_n_0\,
      \dat_o_reg[1]_3\ => \dat_o[3]_i_3_n_0\,
      \dat_o_reg[1]_4\(0) => \^dat_o_reg[3]_0\(1)
    );
\CRC_16_gen[2].CRC_16_i\: entity work.riscv_SD_0_sd_crc_16_1
     port map (
      CO(0) => \state_reg[6]_i_15_n_3\,
      E(0) => ENABLE0,
      Q(1) => p_0_in1_in,
      Q(0) => p_0_in,
      SR(0) => \^sr\(0),
      bus_4bit_reg => bus_4bit_reg,
      bus_4bit_reg_reg => \CRC_16_gen[2].CRC_16_i_n_1\,
      clock => clock,
      crc_ok_i_4 => \CRC_16_gen[1].CRC_16_i_n_0\,
      crc_ok_i_7_0(3) => \crc_bit_reg_n_0_[3]\,
      crc_ok_i_7_0(2) => \crc_bit_reg_n_0_[2]\,
      crc_ok_i_7_0(1) => \crc_bit_reg_n_0_[1]\,
      crc_ok_i_7_0(0) => \crc_bit_reg_n_0_[0]\,
      \dat_o_reg[2]\(0) => \^co\(0),
      \dat_o_reg[2]_0\(0) => \state_reg[6]_i_16_n_2\,
      \dat_o_reg[2]_1\(0) => \^q\(0),
      \dat_o_reg[2]_2\ => \last_din[0]_i_3_n_0\,
      \dat_o_reg[2]_3\ => \dat_o[3]_i_3_n_0\,
      \dat_o_reg[2]_4\(0) => \^dat_o_reg[3]_0\(2),
      \last_din_reg[2]\ => \CRC_16_gen[2].CRC_16_i_n_0\
    );
\CRC_16_gen[3].CRC_16_i\: entity work.riscv_SD_0_sd_crc_16_2
     port map (
      CO(0) => \state_reg[6]_i_15_n_3\,
      \CRC_reg[15]_0\ => \^crc_en_reg_0\,
      E(0) => ENABLE0,
      Q(0) => p_0_in4_in,
      SR(0) => \^sr\(0),
      bus_4bit_reg => bus_4bit_reg,
      bus_4bit_reg_reg => \CRC_16_gen[3].CRC_16_i_n_2\,
      clock => clock,
      clock_posedge => clock_posedge,
      \crc_bit_reg[3]\ => \CRC_16_gen[3].CRC_16_i_n_0\,
      crc_ok_i_4(3) => \crc_bit_reg_n_0_[3]\,
      crc_ok_i_4(2) => \crc_bit_reg_n_0_[2]\,
      crc_ok_i_4(1) => \crc_bit_reg_n_0_[1]\,
      crc_ok_i_4(0) => \crc_bit_reg_n_0_[0]\,
      \dat_o_reg[3]\(0) => \^co\(0),
      \dat_o_reg[3]_0\(0) => \state_reg[6]_i_16_n_2\,
      \dat_o_reg[3]_1\ => \last_din[0]_i_3_n_0\,
      \dat_o_reg[3]_2\(0) => \^q\(0),
      \dat_o_reg[3]_3\ => \dat_o[3]_i_3_n_0\,
      \dat_o_reg[3]_4\(0) => \^dat_o_reg[3]_0\(3)
    );
\DAT_dat_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DAT_dat_reg_reg[0]_3\(0),
      D => \DAT_dat_reg_reg[3]_0\(0),
      Q => \^dat_dat_reg_reg[0]_0\(0),
      R => '0'
    );
\DAT_dat_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DAT_dat_reg_reg[0]_3\(0),
      D => \DAT_dat_reg_reg[3]_0\(1),
      Q => \DAT_dat_reg_reg_n_0_[1]\,
      R => '0'
    );
\DAT_dat_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DAT_dat_reg_reg[0]_3\(0),
      D => \DAT_dat_reg_reg[3]_0\(2),
      Q => \DAT_dat_reg_reg_n_0_[2]\,
      R => '0'
    );
\DAT_dat_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \DAT_dat_reg_reg[0]_3\(0),
      D => \DAT_dat_reg_reg[3]_0\(3),
      Q => \DAT_dat_reg_reg_n_0_[3]\,
      R => '0'
    );
\blkcnt_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(0),
      I1 => \^q\(0),
      I2 => \blkcnt_reg_reg_n_0_[0]\,
      O => blkcnt_reg(0)
    );
\blkcnt_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(10),
      I1 => \^q\(0),
      I2 => in45(10),
      O => blkcnt_reg(10)
    );
\blkcnt_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(11),
      I1 => \^q\(0),
      I2 => in45(11),
      O => blkcnt_reg(11)
    );
\blkcnt_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(12),
      I1 => \^q\(0),
      I2 => in45(12),
      O => blkcnt_reg(12)
    );
\blkcnt_reg[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[12]\,
      O => \blkcnt_reg[12]_i_3_n_0\
    );
\blkcnt_reg[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[11]\,
      O => \blkcnt_reg[12]_i_4_n_0\
    );
\blkcnt_reg[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[10]\,
      O => \blkcnt_reg[12]_i_5_n_0\
    );
\blkcnt_reg[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[9]\,
      O => \blkcnt_reg[12]_i_6_n_0\
    );
\blkcnt_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(13),
      I1 => \^q\(0),
      I2 => in45(13),
      O => blkcnt_reg(13)
    );
\blkcnt_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(14),
      I1 => \^q\(0),
      I2 => in45(14),
      O => blkcnt_reg(14)
    );
\blkcnt_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \blkcnt_reg[15]_i_3_n_0\,
      I1 => \state__0\(3),
      I2 => \state__0\(2),
      I3 => clock_posedge,
      I4 => \state__0\(1),
      I5 => \^q\(1),
      O => \blkcnt_reg[15]_i_1_n_0\
    );
\blkcnt_reg[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(15),
      I1 => \^q\(0),
      I2 => in45(15),
      O => blkcnt_reg(15)
    );
\blkcnt_reg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020233330F00"
    )
        port map (
      I0 => \^dat_dat_reg_reg[0]_0\(0),
      I1 => \state__0\(6),
      I2 => \state[5]_i_2__0_n_0\,
      I3 => \blkcnt_reg[15]_i_5_n_0\,
      I4 => \^q\(0),
      I5 => \state__0\(4),
      O => \blkcnt_reg[15]_i_3_n_0\
    );
\blkcnt_reg[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => state122_in,
      I1 => state15_in,
      I2 => \state__0\(6),
      I3 => state118_in,
      O => \blkcnt_reg[15]_i_5_n_0\
    );
\blkcnt_reg[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[15]\,
      O => \blkcnt_reg[15]_i_6_n_0\
    );
\blkcnt_reg[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[14]\,
      O => \blkcnt_reg[15]_i_7_n_0\
    );
\blkcnt_reg[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[13]\,
      O => \blkcnt_reg[15]_i_8_n_0\
    );
\blkcnt_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(1),
      I1 => \^q\(0),
      I2 => in45(1),
      O => blkcnt_reg(1)
    );
\blkcnt_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(2),
      I1 => \^q\(0),
      I2 => in45(2),
      O => blkcnt_reg(2)
    );
\blkcnt_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(3),
      I1 => \^q\(0),
      I2 => in45(3),
      O => blkcnt_reg(3)
    );
\blkcnt_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(4),
      I1 => \^q\(0),
      I2 => in45(4),
      O => blkcnt_reg(4)
    );
\blkcnt_reg[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[4]\,
      O => \blkcnt_reg[4]_i_3_n_0\
    );
\blkcnt_reg[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[3]\,
      O => \blkcnt_reg[4]_i_4_n_0\
    );
\blkcnt_reg[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[2]\,
      O => \blkcnt_reg[4]_i_5_n_0\
    );
\blkcnt_reg[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[1]\,
      O => \blkcnt_reg[4]_i_6_n_0\
    );
\blkcnt_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(5),
      I1 => \^q\(0),
      I2 => in45(5),
      O => blkcnt_reg(5)
    );
\blkcnt_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(6),
      I1 => \^q\(0),
      I2 => in45(6),
      O => blkcnt_reg(6)
    );
\blkcnt_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(7),
      I1 => \^q\(0),
      I2 => in45(7),
      O => blkcnt_reg(7)
    );
\blkcnt_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(8),
      I1 => \^q\(0),
      I2 => in45(8),
      O => blkcnt_reg(8)
    );
\blkcnt_reg[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[8]\,
      O => \blkcnt_reg[8]_i_3_n_0\
    );
\blkcnt_reg[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[7]\,
      O => \blkcnt_reg[8]_i_4_n_0\
    );
\blkcnt_reg[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[6]\,
      O => \blkcnt_reg[8]_i_5_n_0\
    );
\blkcnt_reg[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[5]\,
      O => \blkcnt_reg[8]_i_6_n_0\
    );
\blkcnt_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \blkcnt_reg_reg[15]_0\(9),
      I1 => \^q\(0),
      I2 => in45(9),
      O => blkcnt_reg(9)
    );
\blkcnt_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(0),
      Q => \blkcnt_reg_reg_n_0_[0]\,
      R => reset05_out
    );
\blkcnt_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(10),
      Q => \blkcnt_reg_reg_n_0_[10]\,
      R => reset05_out
    );
\blkcnt_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(11),
      Q => \blkcnt_reg_reg_n_0_[11]\,
      R => reset05_out
    );
\blkcnt_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(12),
      Q => \blkcnt_reg_reg_n_0_[12]\,
      R => reset05_out
    );
\blkcnt_reg_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \blkcnt_reg_reg[8]_i_2_n_0\,
      CO(3) => \blkcnt_reg_reg[12]_i_2_n_0\,
      CO(2) => \blkcnt_reg_reg[12]_i_2_n_1\,
      CO(1) => \blkcnt_reg_reg[12]_i_2_n_2\,
      CO(0) => \blkcnt_reg_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \blkcnt_reg_reg_n_0_[12]\,
      DI(2) => \blkcnt_reg_reg_n_0_[11]\,
      DI(1) => \blkcnt_reg_reg_n_0_[10]\,
      DI(0) => \blkcnt_reg_reg_n_0_[9]\,
      O(3 downto 0) => in45(12 downto 9),
      S(3) => \blkcnt_reg[12]_i_3_n_0\,
      S(2) => \blkcnt_reg[12]_i_4_n_0\,
      S(1) => \blkcnt_reg[12]_i_5_n_0\,
      S(0) => \blkcnt_reg[12]_i_6_n_0\
    );
\blkcnt_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(13),
      Q => \blkcnt_reg_reg_n_0_[13]\,
      R => reset05_out
    );
\blkcnt_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(14),
      Q => \blkcnt_reg_reg_n_0_[14]\,
      R => reset05_out
    );
\blkcnt_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(15),
      Q => \blkcnt_reg_reg_n_0_[15]\,
      R => reset05_out
    );
\blkcnt_reg_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \blkcnt_reg_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_blkcnt_reg_reg[15]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \blkcnt_reg_reg[15]_i_4_n_2\,
      CO(0) => \blkcnt_reg_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \blkcnt_reg_reg_n_0_[14]\,
      DI(0) => \blkcnt_reg_reg_n_0_[13]\,
      O(3) => \NLW_blkcnt_reg_reg[15]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => in45(15 downto 13),
      S(3) => '0',
      S(2) => \blkcnt_reg[15]_i_6_n_0\,
      S(1) => \blkcnt_reg[15]_i_7_n_0\,
      S(0) => \blkcnt_reg[15]_i_8_n_0\
    );
\blkcnt_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(1),
      Q => \blkcnt_reg_reg_n_0_[1]\,
      R => reset05_out
    );
\blkcnt_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(2),
      Q => \blkcnt_reg_reg_n_0_[2]\,
      R => reset05_out
    );
\blkcnt_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(3),
      Q => \blkcnt_reg_reg_n_0_[3]\,
      R => reset05_out
    );
\blkcnt_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(4),
      Q => \blkcnt_reg_reg_n_0_[4]\,
      R => reset05_out
    );
\blkcnt_reg_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blkcnt_reg_reg[4]_i_2_n_0\,
      CO(2) => \blkcnt_reg_reg[4]_i_2_n_1\,
      CO(1) => \blkcnt_reg_reg[4]_i_2_n_2\,
      CO(0) => \blkcnt_reg_reg[4]_i_2_n_3\,
      CYINIT => \blkcnt_reg_reg_n_0_[0]\,
      DI(3) => \blkcnt_reg_reg_n_0_[4]\,
      DI(2) => \blkcnt_reg_reg_n_0_[3]\,
      DI(1) => \blkcnt_reg_reg_n_0_[2]\,
      DI(0) => \blkcnt_reg_reg_n_0_[1]\,
      O(3 downto 0) => in45(4 downto 1),
      S(3) => \blkcnt_reg[4]_i_3_n_0\,
      S(2) => \blkcnt_reg[4]_i_4_n_0\,
      S(1) => \blkcnt_reg[4]_i_5_n_0\,
      S(0) => \blkcnt_reg[4]_i_6_n_0\
    );
\blkcnt_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(5),
      Q => \blkcnt_reg_reg_n_0_[5]\,
      R => reset05_out
    );
\blkcnt_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(6),
      Q => \blkcnt_reg_reg_n_0_[6]\,
      R => reset05_out
    );
\blkcnt_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(7),
      Q => \blkcnt_reg_reg_n_0_[7]\,
      R => reset05_out
    );
\blkcnt_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(8),
      Q => \blkcnt_reg_reg_n_0_[8]\,
      R => reset05_out
    );
\blkcnt_reg_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \blkcnt_reg_reg[4]_i_2_n_0\,
      CO(3) => \blkcnt_reg_reg[8]_i_2_n_0\,
      CO(2) => \blkcnt_reg_reg[8]_i_2_n_1\,
      CO(1) => \blkcnt_reg_reg[8]_i_2_n_2\,
      CO(0) => \blkcnt_reg_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \blkcnt_reg_reg_n_0_[8]\,
      DI(2) => \blkcnt_reg_reg_n_0_[7]\,
      DI(1) => \blkcnt_reg_reg_n_0_[6]\,
      DI(0) => \blkcnt_reg_reg_n_0_[5]\,
      O(3 downto 0) => in45(8 downto 5),
      S(3) => \blkcnt_reg[8]_i_3_n_0\,
      S(2) => \blkcnt_reg[8]_i_4_n_0\,
      S(1) => \blkcnt_reg[8]_i_5_n_0\,
      S(0) => \blkcnt_reg[8]_i_6_n_0\
    );
\blkcnt_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \blkcnt_reg[15]_i_1_n_0\,
      D => blkcnt_reg(9),
      Q => \blkcnt_reg_reg_n_0_[9]\,
      R => reset05_out
    );
bus_4bit_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => bus_4bit_reg_reg_1,
      Q => bus_4bit_reg,
      R => reset05_out
    );
\byte_alignment_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => byte_alignment_reg(0),
      I1 => \byte_alignment_reg[1]_i_3_n_0\,
      I2 => \byte_alignment_reg[1]_i_4_n_0\,
      I3 => \byte_alignment_reg[1]_i_5_n_0\,
      I4 => \byte_alignment_reg[1]_i_6_n_0\,
      I5 => \byte_alignment_reg_reg_n_0_[0]\,
      O => \byte_alignment_reg[0]_i_1_n_0\
    );
\byte_alignment_reg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \byte_alignment_reg_reg[1]_0\(0),
      I1 => \^q\(0),
      I2 => \data_cycles_reg[15]_1\(0),
      I3 => \byte_alignment_reg_reg_n_0_[0]\,
      O => byte_alignment_reg(0)
    );
\byte_alignment_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => byte_alignment_reg(1),
      I1 => \byte_alignment_reg[1]_i_3_n_0\,
      I2 => \byte_alignment_reg[1]_i_4_n_0\,
      I3 => \byte_alignment_reg[1]_i_5_n_0\,
      I4 => \byte_alignment_reg[1]_i_6_n_0\,
      I5 => \byte_alignment_reg_reg_n_0_[1]\,
      O => \byte_alignment_reg[1]_i_1_n_0\
    );
\byte_alignment_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8888B888BBBB8"
    )
        port map (
      I0 => \byte_alignment_reg_reg[1]_0\(1),
      I1 => \^q\(0),
      I2 => \byte_alignment_reg_reg_n_0_[0]\,
      I3 => \data_cycles_reg[15]_1\(0),
      I4 => \data_cycles_reg[15]_1\(1),
      I5 => \byte_alignment_reg_reg_n_0_[1]\,
      O => byte_alignment_reg(1)
    );
\byte_alignment_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \state__0\(1),
      I2 => clock_posedge,
      I3 => \state__0\(2),
      I4 => \state__0\(3),
      O => \byte_alignment_reg[1]_i_3_n_0\
    );
\byte_alignment_reg[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101310"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \state__0\(6),
      I2 => \^q\(0),
      I3 => \^dat_dat_reg_reg[0]_0\(0),
      I4 => \transf_cnt[15]_i_7_n_0\,
      O => \byte_alignment_reg[1]_i_4_n_0\
    );
\byte_alignment_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(3),
      I3 => \state__0\(2),
      I4 => \state[4]_i_2_n_0\,
      I5 => clock_posedge,
      O => \byte_alignment_reg[1]_i_5_n_0\
    );
\byte_alignment_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \crc_bit_reg_n_0_[3]\,
      I1 => \crc_bit_reg_n_0_[1]\,
      I2 => \crc_bit_reg_n_0_[0]\,
      I3 => \crc_bit_reg_n_0_[2]\,
      I4 => \state[6]_i_11_n_0\,
      I5 => state118_in,
      O => \byte_alignment_reg[1]_i_6_n_0\
    );
\byte_alignment_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \byte_alignment_reg[0]_i_1_n_0\,
      Q => \byte_alignment_reg_reg_n_0_[0]\,
      R => reset05_out
    );
\byte_alignment_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \byte_alignment_reg[1]_i_1_n_0\,
      Q => \byte_alignment_reg_reg_n_0_[1]\,
      R => reset05_out
    );
\clock_cnt[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \clock_cnt[7]_i_3\(0),
      I1 => \^data_busy\,
      I2 => \clock_cnt[7]_i_3_0\,
      O => p_65_in
    );
\crc_bit[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FF3BFFFFFFFF"
    )
        port map (
      I0 => \^transf_cnt_reg[1]_0\,
      I1 => \state__0\(1),
      I2 => transf_cnt(0),
      I3 => \^q\(0),
      I4 => \state__0\(6),
      I5 => \crc_bit_reg_n_0_[0]\,
      O => \crc_bit[0]_i_1_n_0\
    );
\crc_bit[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \crc_bit[3]_i_6_n_0\,
      I1 => \crc_bit_reg_n_0_[1]\,
      I2 => \crc_bit_reg_n_0_[0]\,
      O => crc_bit(1)
    );
\crc_bit[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAB"
    )
        port map (
      I0 => \crc_bit[3]_i_6_n_0\,
      I1 => \crc_bit_reg_n_0_[0]\,
      I2 => \crc_bit_reg_n_0_[1]\,
      I3 => \crc_bit_reg_n_0_[2]\,
      O => crc_bit(2)
    );
\crc_bit[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888A888AA88A888"
    )
        port map (
      I0 => \^state_reg[6]_0\,
      I1 => \crc_bit[3]_i_4_n_0\,
      I2 => \crc_bit[3]_i_5_n_0\,
      I3 => \state[2]_i_2__0_n_0\,
      I4 => \^transf_cnt_reg[1]_0\,
      I5 => transf_cnt(0),
      O => \crc_bit[3]_i_1_n_0\
    );
\crc_bit[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE01"
    )
        port map (
      I0 => \crc_bit_reg_n_0_[1]\,
      I1 => \crc_bit_reg_n_0_[0]\,
      I2 => \crc_bit_reg_n_0_[2]\,
      I3 => \crc_bit_reg_n_0_[3]\,
      I4 => \crc_bit[3]_i_6_n_0\,
      O => crc_bit(3)
    );
\crc_bit[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FF0000"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \state__0\(1),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \crc_bit[3]_i_7_n_0\,
      I5 => \state__0\(4),
      O => \^state_reg[6]_0\
    );
\crc_bit[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAABAAABAAABF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(6),
      I2 => \^q\(1),
      I3 => \state__0\(1),
      I4 => \crc_bit[3]_i_8_n_0\,
      I5 => \crc_bit[3]_i_9_n_0\,
      O => \crc_bit[3]_i_4_n_0\
    );
\crc_bit[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg[6]_i_15_n_3\,
      I1 => \^co\(0),
      O => \crc_bit[3]_i_5_n_0\
    );
\crc_bit[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFDDCCDD"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \^q\(0),
      I2 => transf_cnt(0),
      I3 => \state__0\(1),
      I4 => \^transf_cnt_reg[1]_0\,
      O => \crc_bit[3]_i_6_n_0\
    );
\crc_bit[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \state__0\(2),
      I2 => clock_posedge,
      O => \crc_bit[3]_i_7_n_0\
    );
\crc_bit[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => state118_in,
      I1 => state122_in,
      I2 => state15_in,
      I3 => \state__0\(6),
      O => \crc_bit[3]_i_8_n_0\
    );
\crc_bit[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \crc_bit_reg_n_0_[2]\,
      I1 => \crc_bit_reg_n_0_[0]\,
      I2 => \crc_bit_reg_n_0_[1]\,
      I3 => \crc_bit_reg_n_0_[3]\,
      O => \crc_bit[3]_i_9_n_0\
    );
\crc_bit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \crc_bit[3]_i_1_n_0\,
      D => \crc_bit[0]_i_1_n_0\,
      Q => \crc_bit_reg_n_0_[0]\,
      R => reset05_out
    );
\crc_bit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \crc_bit[3]_i_1_n_0\,
      D => crc_bit(1),
      Q => \crc_bit_reg_n_0_[1]\,
      R => reset05_out
    );
\crc_bit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \crc_bit[3]_i_1_n_0\,
      D => crc_bit(2),
      Q => \crc_bit_reg_n_0_[2]\,
      R => reset05_out
    );
\crc_bit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \crc_bit[3]_i_1_n_0\,
      D => crc_bit(3),
      Q => \crc_bit_reg_n_0_[3]\,
      R => reset05_out
    );
crc_en_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \data_cycles__0\(8),
      I1 => transf_cnt(8),
      I2 => transf_cnt(6),
      I3 => \data_cycles__0\(6),
      I4 => transf_cnt(7),
      I5 => \data_cycles__0\(7),
      O => crc_en_i_10_n_0
    );
crc_en_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => transf_cnt(5),
      I1 => \data_cycles__0\(5),
      I2 => transf_cnt(4),
      I3 => \data_cycles__0\(4),
      I4 => \data_cycles__0\(3),
      I5 => transf_cnt(3),
      O => crc_en_i_11_n_0
    );
crc_en_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => transf_cnt(2),
      I2 => \data_cycles__0\(2),
      I3 => transf_cnt(1),
      I4 => \data_cycles__0\(1),
      O => crc_en_i_12_n_0
    );
crc_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(6),
      I2 => state122_in,
      I3 => \^q\(1),
      I4 => state15_in,
      I5 => crc_en_i_4_n_0,
      O => \state_reg[1]_0\
    );
crc_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7FFFF57F7"
    )
        port map (
      I0 => \state[2]_i_2__0_n_0\,
      I1 => \state_reg[6]_i_15_n_3\,
      I2 => \^co\(0),
      I3 => crc_en0,
      I4 => \^transf_cnt_reg[1]_0\,
      I5 => transf_cnt(0),
      O => \transf_cnt_reg[0]_1\
    );
crc_en_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF01FF00"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(6),
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => crc_en_i_4_n_0
    );
crc_en_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_cycles__0\(15),
      I1 => transf_cnt(15),
      O => crc_en_i_7_n_0
    );
crc_en_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \data_cycles__0\(14),
      I1 => transf_cnt(14),
      I2 => transf_cnt(12),
      I3 => \data_cycles__0\(12),
      I4 => transf_cnt(13),
      I5 => \data_cycles__0\(13),
      O => crc_en_i_8_n_0
    );
crc_en_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => transf_cnt(10),
      I1 => \data_cycles__0\(10),
      I2 => transf_cnt(11),
      I3 => \data_cycles__0\(11),
      I4 => \data_cycles__0\(9),
      I5 => transf_cnt(9),
      O => crc_en_i_9_n_0
    );
crc_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => crc_en_reg_1,
      Q => \^crc_en_reg_0\,
      R => reset05_out
    );
crc_en_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => crc_en_reg_i_6_n_0,
      CO(3 downto 2) => NLW_crc_en_reg_i_5_CO_UNCONNECTED(3 downto 2),
      CO(1) => crc_en0,
      CO(0) => crc_en_reg_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_crc_en_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => crc_en_i_7_n_0,
      S(0) => crc_en_i_8_n_0
    );
crc_en_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => crc_en_reg_i_6_n_0,
      CO(2) => crc_en_reg_i_6_n_1,
      CO(1) => crc_en_reg_i_6_n_2,
      CO(0) => crc_en_reg_i_6_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_crc_en_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => crc_en_i_9_n_0,
      S(2) => crc_en_i_10_n_0,
      S(1) => crc_en_i_11_n_0,
      S(0) => crc_en_i_12_n_0
    );
crc_ok_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => transf_cnt(8),
      I1 => \state[6]_i_23_n_0\,
      I2 => transf_cnt(10),
      I3 => transf_cnt(11),
      I4 => transf_cnt(9),
      O => crc_ok_i_10_n_0
    );
crc_ok_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(2),
      I2 => \^q\(1),
      I3 => \state__0\(4),
      I4 => clock_posedge,
      O => crc_ok_i_11_n_0
    );
crc_ok_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => \drt_reg__0\(0),
      I1 => \drt_reg__0\(2),
      I2 => \drt_reg__0\(1),
      I3 => \drt_reg__0\(3),
      I4 => \state__0\(3),
      I5 => \^state_reg[6]_1\,
      O => \drt_reg_reg[0]_0\
    );
crc_ok_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22E2"
    )
        port map (
      I0 => \state[6]_i_4_n_0\,
      I1 => \state__0\(6),
      I2 => state15_in,
      I3 => \state__0\(3),
      I4 => \state__0\(1),
      O => \state_reg[6]_2\
    );
crc_ok_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \state__0\(6),
      I2 => crc_ok_i_9_n_0,
      I3 => crc_ok_i_10_n_0,
      I4 => \state__0\(1),
      I5 => crc_ok_i_11_n_0,
      O => \state_reg[3]_0\
    );
crc_ok_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => state118_in,
      I1 => \state__0\(6),
      I2 => \state__0\(3),
      I3 => state122_in,
      O => crc_ok_i_8_n_0
    );
crc_ok_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \last_din[3]_i_9_n_0\,
      I1 => transf_cnt(0),
      I2 => transf_cnt(1),
      I3 => transf_cnt(2),
      I4 => transf_cnt(3),
      O => crc_ok_i_9_n_0
    );
crc_ok_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => crc_ok_reg_1,
      Q => \^data_crc_ok\,
      R => reset05_out
    );
\crc_rst_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDFDDDFDDD"
    )
        port map (
      I0 => \transf_cnt[15]_i_7_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^dat_dat_reg_reg[0]_0\(0),
      I4 => \state__0\(6),
      I5 => state118_in,
      O => crc_rst
    );
\crc_rst_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => \state[6]_i_13_n_0\,
      I2 => \last_din[0]_i_8_n_0\,
      I3 => \state__0\(1),
      O => \^transf_cnt_reg[0]_0\
    );
crc_rst_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80FFFFFF8080"
    )
        port map (
      I0 => state118_in,
      I1 => \state[6]_i_11_n_0\,
      I2 => \crc_bit[3]_i_9_n_0\,
      I3 => \^dat_dat_reg_reg[0]_0\(0),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \DAT_dat_reg_reg[0]_2\
    );
crc_rst_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dat_dat_reg_reg[0]_0\(0),
      I1 => \transf_cnt[15]_i_7_n_0\,
      O => \DAT_dat_reg_reg[0]_1\
    );
crc_rst_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => clock_posedge,
      I1 => crc_rst_i_7_n_0,
      O => clock_posedge_reg
    );
crc_rst_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => crc_rst_i_8_n_0,
      I4 => crc_rst_i_9_n_0,
      O => crc_rst_i_7_n_0
    );
crc_rst_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \state__0\(4),
      I2 => \^q\(1),
      I3 => \state__0\(6),
      O => crc_rst_i_8_n_0
    );
crc_rst_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \state__0\(4),
      I2 => \^q\(1),
      I3 => \state__0\(6),
      O => crc_rst_i_9_n_0
    );
crc_rst_reg: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => crc_rst_reg_0,
      Q => \^sr\(0),
      S => reset05_out
    );
\dat_o[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000280000000000"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state__0\(1),
      I2 => \^q\(0),
      I3 => \transf_cnt[15]_i_3_n_0\,
      I4 => \state__0\(6),
      I5 => \state[3]_i_2__0_n_0\,
      O => \^rd12_out\
    );
\dat_o[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000144444445"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^transf_cnt_reg[1]_0\,
      I2 => \state_reg[6]_i_15_n_3\,
      I3 => \state_reg[6]_i_16_n_2\,
      I4 => \^co\(0),
      I5 => transf_cnt(0),
      O => \dat_o[0]_i_4_n_0\
    );
\dat_o[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA88A8A8A88"
    )
        port map (
      I0 => \^rd12_out\,
      I1 => \^q\(0),
      I2 => \^transf_cnt_reg[1]_0\,
      I3 => \dat_o[3]_i_5_n_0\,
      I4 => \^co\(0),
      I5 => transf_cnt(0),
      O => \dat_o[3]_i_3_n_0\
    );
\dat_o[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \state_reg[6]_i_15_n_3\,
      I2 => \state_reg[6]_i_16_n_2\,
      O => \dat_o[3]_i_5_n_0\
    );
\dat_o_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => \CRC_16_gen[0].CRC_16_i_n_1\,
      Q => \^dat_o_reg[3]_0\(0),
      S => reset05_out
    );
\dat_o_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => \CRC_16_gen[1].CRC_16_i_n_1\,
      Q => \^dat_o_reg[3]_0\(1),
      S => reset05_out
    );
\dat_o_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => \CRC_16_gen[2].CRC_16_i_n_1\,
      Q => \^dat_o_reg[3]_0\(2),
      S => reset05_out
    );
\dat_o_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => \CRC_16_gen[3].CRC_16_i_n_2\,
      Q => \^dat_o_reg[3]_0\(3),
      S => reset05_out
    );
dat_oe_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state_reg[6]_i_15_n_3\,
      I2 => \state_reg[6]_i_16_n_2\,
      I3 => \^co\(0),
      I4 => state1,
      I5 => \^transf_cnt_reg[1]_0\,
      O => \state_reg[1]_1\
    );
dat_oe_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFDFDDD"
    )
        port map (
      I0 => \crc_bit[3]_i_7_n_0\,
      I1 => \state__0\(4),
      I2 => \state__0\(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \state__0\(6),
      O => \state_reg[4]_0\
    );
dat_oe_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => dat_oe_reg_1,
      Q => \^sd_dat_oe\,
      R => reset05_out
    );
\data_cycles[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_cycles10_in(9),
      I1 => bus_4bit_reg_reg_1,
      I2 => data_cycles1(10),
      O => \data_cycles[10]_i_1_n_0\
    );
\data_cycles[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_cycles10_in(10),
      I1 => bus_4bit_reg_reg_1,
      I2 => data_cycles1(11),
      O => \data_cycles[11]_i_1_n_0\
    );
\data_cycles[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_cycles10_in(11),
      I1 => bus_4bit_reg_reg_1,
      I2 => data_cycles1(12),
      O => \data_cycles[12]_i_1_n_0\
    );
\data_cycles[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_cycles10_in(12),
      I1 => bus_4bit_reg_reg_1,
      I2 => data_cycles1(13),
      O => \data_cycles[13]_i_1_n_0\
    );
\data_cycles[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_cycles1(14),
      I1 => bus_4bit_reg_reg_1,
      O => \data_cycles[14]_i_1_n_0\
    );
\data_cycles[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clock_posedge,
      I1 => \^data_busy\,
      O => \data_cycles[15]_i_1_n_0\
    );
\data_cycles[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_cycles1(15),
      I1 => bus_4bit_reg_reg_1,
      O => \data_cycles[15]_i_2_n_0\
    );
\data_cycles[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \data_cycles[15]_i_5_n_0\,
      I1 => \state__0\(2),
      I2 => \state__0\(3),
      I3 => \^q\(1),
      I4 => \state__0\(4),
      I5 => \^q\(0),
      O => \^data_busy\
    );
\data_cycles[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(6),
      O => \data_cycles[15]_i_5_n_0\
    );
\data_cycles[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bus_4bit_reg_reg_1,
      I1 => data_cycles10_in(0),
      O => \data_cycles[1]_i_1_n_0\
    );
\data_cycles[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bus_4bit_reg_reg_1,
      I1 => data_cycles10_in(1),
      O => \data_cycles[2]_i_1_n_0\
    );
\data_cycles[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_cycles10_in(2),
      I1 => bus_4bit_reg_reg_1,
      I2 => data_cycles1(3),
      O => \data_cycles[3]_i_1_n_0\
    );
\data_cycles[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_cycles10_in(3),
      I1 => bus_4bit_reg_reg_1,
      I2 => data_cycles1(4),
      O => \data_cycles[4]_i_1_n_0\
    );
\data_cycles[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_cycles10_in(4),
      I1 => bus_4bit_reg_reg_1,
      I2 => data_cycles1(5),
      O => \data_cycles[5]_i_1_n_0\
    );
\data_cycles[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles_reg[15]_1\(0),
      O => \data_cycles[5]_i_3_n_0\
    );
\data_cycles[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_cycles10_in(5),
      I1 => bus_4bit_reg_reg_1,
      I2 => data_cycles1(6),
      O => \data_cycles[6]_i_1_n_0\
    );
\data_cycles[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_cycles10_in(6),
      I1 => bus_4bit_reg_reg_1,
      I2 => data_cycles1(7),
      O => \data_cycles[7]_i_1_n_0\
    );
\data_cycles[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_cycles10_in(7),
      I1 => bus_4bit_reg_reg_1,
      I2 => data_cycles1(8),
      O => \data_cycles[8]_i_1_n_0\
    );
\data_cycles[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_cycles10_in(8),
      I1 => bus_4bit_reg_reg_1,
      I2 => data_cycles1(9),
      O => \data_cycles[9]_i_1_n_0\
    );
\data_cycles_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[10]_i_1_n_0\,
      Q => \data_cycles__0\(10),
      R => reset05_out
    );
\data_cycles_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[11]_i_1_n_0\,
      Q => \data_cycles__0\(11),
      R => reset05_out
    );
\data_cycles_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[12]_i_1_n_0\,
      Q => \data_cycles__0\(12),
      R => reset05_out
    );
\data_cycles_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[13]_i_1_n_0\,
      Q => \data_cycles__0\(13),
      R => reset05_out
    );
\data_cycles_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_cycles_reg[9]_i_2_n_0\,
      CO(3) => \data_cycles_reg[13]_i_3_n_0\,
      CO(2) => \data_cycles_reg[13]_i_3_n_1\,
      CO(1) => \data_cycles_reg[13]_i_3_n_2\,
      CO(0) => \data_cycles_reg[13]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data_cycles1(13 downto 10),
      S(3 downto 0) => \data_cycles_reg[15]_1\(10 downto 7)
    );
\data_cycles_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[14]_i_1_n_0\,
      Q => \data_cycles__0\(14),
      R => reset05_out
    );
\data_cycles_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[15]_i_2_n_0\,
      Q => \data_cycles__0\(15),
      R => reset05_out
    );
\data_cycles_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_cycles_reg[13]_i_3_n_0\,
      CO(3 downto 2) => \NLW_data_cycles_reg[15]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data_cycles1(15),
      CO(0) => \NLW_data_cycles_reg[15]_i_4_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_data_cycles_reg[15]_i_4_O_UNCONNECTED\(3 downto 1),
      O(0) => data_cycles1(14),
      S(3 downto 1) => B"001",
      S(0) => \data_cycles_reg[15]_1\(11)
    );
\data_cycles_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[1]_i_1_n_0\,
      Q => \data_cycles__0\(1),
      R => reset05_out
    );
\data_cycles_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[2]_i_1_n_0\,
      Q => \data_cycles__0\(2),
      R => reset05_out
    );
\data_cycles_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[3]_i_1_n_0\,
      Q => \data_cycles__0\(3),
      R => reset05_out
    );
\data_cycles_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[4]_i_1_n_0\,
      Q => \data_cycles__0\(4),
      R => reset05_out
    );
\data_cycles_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[5]_i_1_n_0\,
      Q => \data_cycles__0\(5),
      R => reset05_out
    );
\data_cycles_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_cycles_reg[5]_i_2_n_0\,
      CO(2) => \data_cycles_reg[5]_i_2_n_1\,
      CO(1) => \data_cycles_reg[5]_i_2_n_2\,
      CO(0) => \data_cycles_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_cycles_reg[15]_1\(0),
      DI(0) => '0',
      O(3 downto 1) => data_cycles1(5 downto 3),
      O(0) => \NLW_data_cycles_reg[5]_i_2_O_UNCONNECTED\(0),
      S(3 downto 2) => \data_cycles_reg[15]_1\(2 downto 1),
      S(1) => \data_cycles[5]_i_3_n_0\,
      S(0) => '0'
    );
\data_cycles_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[6]_i_1_n_0\,
      Q => \data_cycles__0\(6),
      R => reset05_out
    );
\data_cycles_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[7]_i_1_n_0\,
      Q => \data_cycles__0\(7),
      R => reset05_out
    );
\data_cycles_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[8]_i_1_n_0\,
      Q => \data_cycles__0\(8),
      R => reset05_out
    );
\data_cycles_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_cycles[15]_i_1_n_0\,
      D => \data_cycles[9]_i_1_n_0\,
      Q => \data_cycles__0\(9),
      R => reset05_out
    );
\data_cycles_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_cycles_reg[5]_i_2_n_0\,
      CO(3) => \data_cycles_reg[9]_i_2_n_0\,
      CO(2) => \data_cycles_reg[9]_i_2_n_1\,
      CO(1) => \data_cycles_reg[9]_i_2_n_2\,
      CO(0) => \data_cycles_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data_cycles1(9 downto 6),
      S(3 downto 0) => \data_cycles_reg[15]_1\(6 downto 3)
    );
\data_index[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000FFAA"
    )
        port map (
      I0 => \state__0\(6),
      I1 => transf_cnt(0),
      I2 => \^transf_cnt_reg[1]_0\,
      I3 => \state__0\(1),
      I4 => \data_index_reg_n_0_[0]\,
      O => \data_index[0]_i_1_n_0\
    );
\data_index[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28FF282828282828"
    )
        port map (
      I0 => \data_index[4]_i_8_n_0\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \^state_reg[5]_0\,
      I4 => \byte_alignment_reg_reg_n_0_[0]\,
      I5 => bus_4bit_reg,
      O => data_index(1)
    );
\data_index[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FFFF4040404040"
    )
        port map (
      I0 => \^state_reg[5]_0\,
      I1 => \byte_alignment_reg_reg_n_0_[1]\,
      I2 => bus_4bit_reg,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index[2]_i_2_n_0\,
      I5 => \data_index[4]_i_8_n_0\,
      O => data_index(2)
    );
\data_index[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_index_reg_n_0_[0]\,
      I1 => \data_index_reg_n_0_[1]\,
      O => \data_index[2]_i_2_n_0\
    );
\data_index[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6060606060FF6060"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index[4]_i_7_n_0\,
      I2 => \data_index[4]_i_8_n_0\,
      I3 => \^state_reg[5]_0\,
      I4 => \byte_alignment_reg_reg_n_0_[0]\,
      I5 => bus_4bit_reg,
      O => data_index(3)
    );
\data_index[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F55"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^transf_cnt_reg[1]_0\,
      I2 => transf_cnt(0),
      I3 => \state__0\(1),
      O => \^state_reg[5]_0\
    );
\data_index[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A88AAAAAAAA"
    )
        port map (
      I0 => \^state_reg[6]_0\,
      I1 => \^q\(0),
      I2 => \data_index[4]_i_3_n_0\,
      I3 => \^q\(1),
      I4 => \^state_reg[6]_1\,
      I5 => \data_index[4]_i_5_n_0\,
      O => \data_index[4]_i_1_n_0\
    );
\data_index[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(15),
      I1 => \data_cycles__0\(15),
      I2 => \data_cycles__0\(14),
      I3 => transf_cnt(14),
      O => \data_index[4]_i_11_n_0\
    );
\data_index[4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(13),
      I1 => \data_cycles__0\(13),
      I2 => \data_cycles__0\(12),
      I3 => transf_cnt(12),
      O => \data_index[4]_i_12_n_0\
    );
\data_index[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(11),
      I1 => \data_cycles__0\(11),
      I2 => \data_cycles__0\(10),
      I3 => transf_cnt(10),
      O => \data_index[4]_i_13_n_0\
    );
\data_index[4]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(9),
      I1 => \data_cycles__0\(9),
      I2 => \data_cycles__0\(8),
      I3 => transf_cnt(8),
      O => \data_index[4]_i_14_n_0\
    );
\data_index[4]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles__0\(14),
      I1 => transf_cnt(14),
      I2 => \data_cycles__0\(15),
      I3 => transf_cnt(15),
      O => \data_index[4]_i_15_n_0\
    );
\data_index[4]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles__0\(13),
      I1 => transf_cnt(13),
      I2 => \data_cycles__0\(12),
      I3 => transf_cnt(12),
      O => \data_index[4]_i_16_n_0\
    );
\data_index[4]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles__0\(11),
      I1 => transf_cnt(11),
      I2 => \data_cycles__0\(10),
      I3 => transf_cnt(10),
      O => \data_index[4]_i_17_n_0\
    );
\data_index[4]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles__0\(8),
      I1 => transf_cnt(8),
      I2 => \data_cycles__0\(9),
      I3 => transf_cnt(9),
      O => \data_index[4]_i_18_n_0\
    );
\data_index[4]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(7),
      I1 => \data_cycles__0\(7),
      I2 => \data_cycles__0\(6),
      I3 => transf_cnt(6),
      O => \data_index[4]_i_19_n_0\
    );
\data_index[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF1F1F111111111"
    )
        port map (
      I0 => \data_index[4]_i_6_n_0\,
      I1 => bus_4bit_reg,
      I2 => \data_index_reg_n_0_[4]\,
      I3 => \data_index_reg_n_0_[3]\,
      I4 => \data_index[4]_i_7_n_0\,
      I5 => \data_index[4]_i_8_n_0\,
      O => data_index(4)
    );
\data_index[4]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => transf_cnt(4),
      I1 => \data_cycles__0\(4),
      I2 => transf_cnt(5),
      I3 => \data_cycles__0\(5),
      O => \data_index[4]_i_20_n_0\
    );
\data_index[4]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(3),
      I1 => \data_cycles__0\(3),
      I2 => \data_cycles__0\(2),
      I3 => transf_cnt(2),
      O => \data_index[4]_i_21_n_0\
    );
\data_index[4]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_cycles__0\(1),
      I1 => transf_cnt(1),
      O => \data_index[4]_i_22_n_0\
    );
\data_index[4]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles__0\(7),
      I1 => transf_cnt(7),
      I2 => \data_cycles__0\(6),
      I3 => transf_cnt(6),
      O => \data_index[4]_i_23_n_0\
    );
\data_index[4]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles__0\(4),
      I1 => transf_cnt(4),
      I2 => \data_cycles__0\(5),
      I3 => transf_cnt(5),
      O => \data_index[4]_i_24_n_0\
    );
\data_index[4]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles__0\(2),
      I1 => transf_cnt(2),
      I2 => \data_cycles__0\(3),
      I3 => transf_cnt(3),
      O => \data_index[4]_i_25_n_0\
    );
\data_index[4]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => \data_cycles__0\(1),
      I2 => transf_cnt(1),
      O => \data_index[4]_i_26_n_0\
    );
\data_index[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \^q\(1),
      I2 => \state__0\(1),
      O => \data_index[4]_i_3_n_0\
    );
\data_index[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state15_in,
      I1 => \state__0\(6),
      O => \^state_reg[6]_1\
    );
\data_index[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF27FF"
    )
        port map (
      I0 => \^transf_cnt_reg[1]_0\,
      I1 => transf_cnt(0),
      I2 => \^co\(0),
      I3 => \state__0\(1),
      I4 => \^q\(1),
      I5 => \state__0\(6),
      O => \data_index[4]_i_5_n_0\
    );
\data_index[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A7FFFFF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => transf_cnt(0),
      I2 => \^transf_cnt_reg[1]_0\,
      I3 => \^q\(1),
      I4 => \byte_alignment_reg_reg_n_0_[1]\,
      O => \data_index[4]_i_6_n_0\
    );
\data_index[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \data_index_reg_n_0_[1]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[2]\,
      O => \data_index[4]_i_7_n_0\
    );
\data_index[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2EEE"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \state__0\(1),
      I2 => \^transf_cnt_reg[1]_0\,
      I3 => transf_cnt(0),
      O => \data_index[4]_i_8_n_0\
    );
\data_index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_index[4]_i_1_n_0\,
      D => \data_index[0]_i_1_n_0\,
      Q => \data_index_reg_n_0_[0]\,
      R => reset05_out
    );
\data_index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_index[4]_i_1_n_0\,
      D => data_index(1),
      Q => \data_index_reg_n_0_[1]\,
      R => reset05_out
    );
\data_index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_index[4]_i_1_n_0\,
      D => data_index(2),
      Q => \data_index_reg_n_0_[2]\,
      R => reset05_out
    );
\data_index_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_index[4]_i_1_n_0\,
      D => data_index(3),
      Q => \data_index_reg_n_0_[3]\,
      R => reset05_out
    );
\data_index_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_index[4]_i_1_n_0\,
      D => data_index(4),
      Q => \data_index_reg_n_0_[4]\,
      R => reset05_out
    );
\data_index_reg[4]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_index_reg[4]_i_10_n_0\,
      CO(2) => \data_index_reg[4]_i_10_n_1\,
      CO(1) => \data_index_reg[4]_i_10_n_2\,
      CO(0) => \data_index_reg[4]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \data_index[4]_i_19_n_0\,
      DI(2) => \data_index[4]_i_20_n_0\,
      DI(1) => \data_index[4]_i_21_n_0\,
      DI(0) => \data_index[4]_i_22_n_0\,
      O(3 downto 0) => \NLW_data_index_reg[4]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_index[4]_i_23_n_0\,
      S(2) => \data_index[4]_i_24_n_0\,
      S(1) => \data_index[4]_i_25_n_0\,
      S(0) => \data_index[4]_i_26_n_0\
    );
\data_index_reg[4]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_index_reg[4]_i_10_n_0\,
      CO(3) => state15_in,
      CO(2) => \data_index_reg[4]_i_9_n_1\,
      CO(1) => \data_index_reg[4]_i_9_n_2\,
      CO(0) => \data_index_reg[4]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \data_index[4]_i_11_n_0\,
      DI(2) => \data_index[4]_i_12_n_0\,
      DI(1) => \data_index[4]_i_13_n_0\,
      DI(0) => \data_index[4]_i_14_n_0\,
      O(3 downto 0) => \NLW_data_index_reg[4]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_index[4]_i_15_n_0\,
      S(2) => \data_index[4]_i_16_n_0\,
      S(1) => \data_index[4]_i_17_n_0\,
      S(0) => \data_index[4]_i_18_n_0\
    );
\data_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFFFFFEA000000"
    )
        port map (
      I0 => \data_out[2]_i_2_n_0\,
      I1 => \^dat_dat_reg_reg[0]_0\(0),
      I2 => \data_index[4]_i_7_n_0\,
      I3 => \^data_index_reg[4]_0\,
      I4 => \data_out[31]_i_5_n_0\,
      I5 => data_in_rx_fifo(0),
      O => \data_out[0]_i_1_n_0\
    );
\data_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000000000000"
    )
        port map (
      I0 => \data_index_reg_n_0_[4]\,
      I1 => \data_index_reg_n_0_[3]\,
      I2 => bus_4bit_reg,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \data_index_reg_n_0_[0]\,
      I5 => \data_index_reg_n_0_[2]\,
      O => \^data_index_reg[4]_0\
    );
\data_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF0000F800"
    )
        port map (
      I0 => \data_out[11]_i_2_n_0\,
      I1 => \DAT_dat_reg_reg_n_0_[2]\,
      I2 => \data_out[10]_i_2_n_0\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \data_out[10]_i_3_n_0\,
      I5 => data_in_rx_fifo(10),
      O => \data_out[10]_i_1_n_0\
    );
\data_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FAAAA0000AAAA"
    )
        port map (
      I0 => \^dat_dat_reg_reg[0]_0\(0),
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => bus_4bit_reg,
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[10]_i_2_n_0\
    );
\data_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBFFFFFBFFF"
    )
        port map (
      I0 => \data_index_reg_n_0_[1]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_index_reg_n_0_[3]\,
      I5 => bus_4bit_reg,
      O => \data_out[10]_i_3_n_0\
    );
\data_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBB80808088"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_5_n_0\,
      I2 => \data_out[11]_i_2_n_0\,
      I3 => \data_out[27]_i_3_n_0\,
      I4 => \data_out[15]_i_3_n_0\,
      I5 => data_in_rx_fifo(11),
      O => \data_out[11]_i_1_n_0\
    );
\data_out[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \data_index_reg_n_0_[1]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => bus_4bit_reg,
      O => \data_out[11]_i_2_n_0\
    );
\data_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[3]\,
      I1 => bus_4bit_reg,
      I2 => \data_out[27]_i_3_n_0\,
      I3 => \^dat_dat_reg_reg[0]_0\(0),
      I4 => \data_out[12]_i_2_n_0\,
      I5 => data_in_rx_fifo(12),
      O => \data_out[12]_i_1_n_0\
    );
\data_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000800000008A000"
    )
        port map (
      I0 => \data_out[31]_i_5_n_0\,
      I1 => bus_4bit_reg,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \data_index_reg_n_0_[2]\,
      I5 => \data_out[15]_i_3_n_0\,
      O => \data_out[12]_i_2_n_0\
    );
\data_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFF0000EA00"
    )
        port map (
      I0 => \data_out[14]_i_2_n_0\,
      I1 => \data_out[15]_i_2_n_0\,
      I2 => \DAT_dat_reg_reg_n_0_[1]\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \data_out[13]_i_2_n_0\,
      I5 => data_in_rx_fifo(13),
      O => \data_out[13]_i_1_n_0\
    );
\data_out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0FFFFFFBFF"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[4]\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \data_index_reg_n_0_[0]\,
      I5 => bus_4bit_reg,
      O => \data_out[13]_i_2_n_0\
    );
\data_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF0000F800"
    )
        port map (
      I0 => \data_out[15]_i_2_n_0\,
      I1 => \DAT_dat_reg_reg_n_0_[2]\,
      I2 => \data_out[14]_i_2_n_0\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \data_out[14]_i_3_n_0\,
      I5 => data_in_rx_fifo(14),
      O => \data_out[14]_i_1_n_0\
    );
\data_out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E2E222E2"
    )
        port map (
      I0 => \^dat_dat_reg_reg[0]_0\(0),
      I1 => bus_4bit_reg,
      I2 => \DAT_dat_reg_reg_n_0_[3]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[1]\,
      I5 => \data_index_reg_n_0_[0]\,
      O => \data_out[14]_i_2_n_0\
    );
\data_out[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0FFFFBFFFF"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[4]\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \data_index_reg_n_0_[0]\,
      I5 => bus_4bit_reg,
      O => \data_out[14]_i_3_n_0\
    );
\data_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBB80808088"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_5_n_0\,
      I2 => \data_out[15]_i_2_n_0\,
      I3 => \data_out[28]_i_2_n_0\,
      I4 => \data_out[15]_i_3_n_0\,
      I5 => data_in_rx_fifo(15),
      O => \data_out[15]_i_1_n_0\
    );
\data_out[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[2]\,
      O => \data_out[15]_i_2_n_0\
    );
\data_out[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => bus_4bit_reg,
      I2 => \data_index_reg_n_0_[4]\,
      O => \data_out[15]_i_3_n_0\
    );
\data_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0B8FFFFF0B80000"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[3]\,
      I1 => bus_4bit_reg,
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \data_out[16]_i_2_n_0\,
      I4 => \data_out[16]_i_3_n_0\,
      I5 => data_in_rx_fifo(16),
      O => \data_out[16]_i_1_n_0\
    );
\data_out[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \data_index_reg_n_0_[1]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[2]\,
      O => \data_out[16]_i_2_n_0\
    );
\data_out[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000A0008000"
    )
        port map (
      I0 => \data_out[31]_i_5_n_0\,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => bus_4bit_reg,
      I5 => \data_out[23]_i_3_n_0\,
      O => \data_out[16]_i_3_n_0\
    );
\data_out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFF0000EA00"
    )
        port map (
      I0 => \data_out[18]_i_2_n_0\,
      I1 => \data_out[19]_i_2_n_0\,
      I2 => \DAT_dat_reg_reg_n_0_[1]\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \data_out[17]_i_2_n_0\,
      I5 => data_in_rx_fifo(17),
      O => \data_out[17]_i_1_n_0\
    );
\data_out[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF0FFFFFFF"
    )
        port map (
      I0 => \data_index_reg_n_0_[4]\,
      I1 => \data_index_reg_n_0_[3]\,
      I2 => bus_4bit_reg,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \data_index_reg_n_0_[0]\,
      I5 => \data_index_reg_n_0_[2]\,
      O => \data_out[17]_i_2_n_0\
    );
\data_out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF0000F800"
    )
        port map (
      I0 => \data_out[19]_i_2_n_0\,
      I1 => \DAT_dat_reg_reg_n_0_[2]\,
      I2 => \data_out[18]_i_2_n_0\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \data_out[18]_i_3_n_0\,
      I5 => data_in_rx_fifo(18),
      O => \data_out[18]_i_1_n_0\
    );
\data_out[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FAAAA0000AAAA"
    )
        port map (
      I0 => \^dat_dat_reg_reg[0]_0\(0),
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => bus_4bit_reg,
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[18]_i_2_n_0\
    );
\data_out[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF0FFFFFFF"
    )
        port map (
      I0 => \data_index_reg_n_0_[4]\,
      I1 => \data_index_reg_n_0_[3]\,
      I2 => bus_4bit_reg,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \data_index_reg_n_0_[0]\,
      I5 => \data_index_reg_n_0_[2]\,
      O => \data_out[18]_i_3_n_0\
    );
\data_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBB80808088"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_5_n_0\,
      I2 => \data_out[19]_i_2_n_0\,
      I3 => \data_out[27]_i_3_n_0\,
      I4 => \data_out[23]_i_3_n_0\,
      I5 => data_in_rx_fifo(19),
      O => \data_out[19]_i_1_n_0\
    );
\data_out[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => bus_4bit_reg,
      O => \data_out[19]_i_2_n_0\
    );
\data_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAFEFFFE0A0E000"
    )
        port map (
      I0 => \data_out[2]_i_2_n_0\,
      I1 => \DAT_dat_reg_reg_n_0_[1]\,
      I2 => \data_out[31]_i_5_n_0\,
      I3 => \data_out[3]_i_2_n_0\,
      I4 => \data_out[1]_i_2_n_0\,
      I5 => data_in_rx_fifo(1),
      O => \data_out[1]_i_1_n_0\
    );
\data_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \data_index_reg_n_0_[0]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => bus_4bit_reg,
      I4 => \data_index_reg_n_0_[4]\,
      I5 => \data_index_reg_n_0_[3]\,
      O => \data_out[1]_i_2_n_0\
    );
\data_out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0B8FFFFF0B80000"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[3]\,
      I1 => bus_4bit_reg,
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \data_out[20]_i_2_n_0\,
      I4 => \data_out[20]_i_3_n_0\,
      I5 => data_in_rx_fifo(20),
      O => \data_out[20]_i_1_n_0\
    );
\data_out[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[0]\,
      O => \data_out[20]_i_2_n_0\
    );
\data_out[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000A00080"
    )
        port map (
      I0 => \data_out[31]_i_5_n_0\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => bus_4bit_reg,
      I5 => \data_out[23]_i_3_n_0\,
      O => \data_out[20]_i_3_n_0\
    );
\data_out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFF0000EA00"
    )
        port map (
      I0 => \data_out[22]_i_2_n_0\,
      I1 => \data_out[23]_i_2_n_0\,
      I2 => \DAT_dat_reg_reg_n_0_[1]\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \data_out[21]_i_2_n_0\,
      I5 => data_in_rx_fifo(21),
      O => \data_out[21]_i_1_n_0\
    );
\data_out[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFFFFFBFF"
    )
        port map (
      I0 => \data_index_reg_n_0_[0]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => \data_index_reg_n_0_[3]\,
      I4 => \data_index_reg_n_0_[4]\,
      I5 => bus_4bit_reg,
      O => \data_out[21]_i_2_n_0\
    );
\data_out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF0000F800"
    )
        port map (
      I0 => \data_out[23]_i_2_n_0\,
      I1 => \DAT_dat_reg_reg_n_0_[2]\,
      I2 => \data_out[22]_i_2_n_0\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \data_out[22]_i_3_n_0\,
      I5 => data_in_rx_fifo(22),
      O => \data_out[22]_i_1_n_0\
    );
\data_out[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAAAA0000AAAA"
    )
        port map (
      I0 => \^dat_dat_reg_reg[0]_0\(0),
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[0]\,
      I4 => bus_4bit_reg,
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[22]_i_2_n_0\
    );
\data_out[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFF0FFFFF"
    )
        port map (
      I0 => \data_index_reg_n_0_[4]\,
      I1 => \data_index_reg_n_0_[3]\,
      I2 => bus_4bit_reg,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[1]\,
      I5 => \data_index_reg_n_0_[0]\,
      O => \data_out[22]_i_3_n_0\
    );
\data_out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBB80808088"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_5_n_0\,
      I2 => \data_out[23]_i_2_n_0\,
      I3 => \data_out[28]_i_2_n_0\,
      I4 => \data_out[23]_i_3_n_0\,
      I5 => data_in_rx_fifo(23),
      O => \data_out[23]_i_1_n_0\
    );
\data_out[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \data_index_reg_n_0_[0]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => bus_4bit_reg,
      O => \data_out[23]_i_2_n_0\
    );
\data_out[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \data_index_reg_n_0_[4]\,
      I2 => \data_index_reg_n_0_[3]\,
      O => \data_out[23]_i_3_n_0\
    );
\data_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0B8FFFFF0B80000"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[3]\,
      I1 => bus_4bit_reg,
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \data_out[24]_i_2_n_0\,
      I4 => \data_out[24]_i_3_n_0\,
      I5 => data_in_rx_fifo(24),
      O => \data_out[24]_i_1_n_0\
    );
\data_out[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      O => \data_out[24]_i_2_n_0\
    );
\data_out[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000080208000"
    )
        port map (
      I0 => \data_out[31]_i_5_n_0\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => bus_4bit_reg,
      I5 => \data_out[27]_i_4_n_0\,
      O => \data_out[24]_i_3_n_0\
    );
\data_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFF0000EA00"
    )
        port map (
      I0 => \data_out[26]_i_2_n_0\,
      I1 => \data_out[27]_i_2_n_0\,
      I2 => \DAT_dat_reg_reg_n_0_[1]\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \data_out[25]_i_2_n_0\,
      I5 => data_in_rx_fifo(25),
      O => \data_out[25]_i_1_n_0\
    );
\data_out[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFF0FFFFF"
    )
        port map (
      I0 => \data_index_reg_n_0_[4]\,
      I1 => \data_index_reg_n_0_[3]\,
      I2 => bus_4bit_reg,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[0]\,
      I5 => \data_index_reg_n_0_[1]\,
      O => \data_out[25]_i_2_n_0\
    );
\data_out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF0000F800"
    )
        port map (
      I0 => \data_out[27]_i_2_n_0\,
      I1 => \DAT_dat_reg_reg_n_0_[2]\,
      I2 => \data_out[26]_i_2_n_0\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \data_out[26]_i_3_n_0\,
      I5 => data_in_rx_fifo(26),
      O => \data_out[26]_i_1_n_0\
    );
\data_out[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAAAA0000AAAA"
    )
        port map (
      I0 => \^dat_dat_reg_reg[0]_0\(0),
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => bus_4bit_reg,
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[26]_i_2_n_0\
    );
\data_out[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE0FFFFF"
    )
        port map (
      I0 => \data_index_reg_n_0_[4]\,
      I1 => \data_index_reg_n_0_[3]\,
      I2 => bus_4bit_reg,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[0]\,
      I5 => \data_index_reg_n_0_[1]\,
      O => \data_out[26]_i_3_n_0\
    );
\data_out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBB80808088"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_5_n_0\,
      I2 => \data_out[27]_i_2_n_0\,
      I3 => \data_out[27]_i_3_n_0\,
      I4 => \data_out[27]_i_4_n_0\,
      I5 => data_in_rx_fifo(27),
      O => \data_out[27]_i_1_n_0\
    );
\data_out[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \data_index_reg_n_0_[1]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => bus_4bit_reg,
      O => \data_out[27]_i_2_n_0\
    );
\data_out[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[0]\,
      O => \data_out[27]_i_3_n_0\
    );
\data_out[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \data_index_reg_n_0_[4]\,
      I1 => \data_index_reg_n_0_[3]\,
      I2 => bus_4bit_reg,
      O => \data_out[27]_i_4_n_0\
    );
\data_out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF80FFFFDF800000"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \DAT_dat_reg_reg_n_0_[3]\,
      I2 => \data_out[28]_i_2_n_0\,
      I3 => \^dat_dat_reg_reg[0]_0\(0),
      I4 => \data_out[28]_i_3_n_0\,
      I5 => data_in_rx_fifo(28),
      O => \data_out[28]_i_1_n_0\
    );
\data_out[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[0]\,
      O => \data_out[28]_i_2_n_0\
    );
\data_out[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000080000A008"
    )
        port map (
      I0 => \data_out[31]_i_5_n_0\,
      I1 => bus_4bit_reg,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \data_index_reg_n_0_[2]\,
      I5 => \data_out[27]_i_4_n_0\,
      O => \data_out[28]_i_3_n_0\
    );
\data_out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFF0000EA00"
    )
        port map (
      I0 => \data_out[30]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \DAT_dat_reg_reg_n_0_[1]\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \data_out[29]_i_2_n_0\,
      I5 => data_in_rx_fifo(29),
      O => \data_out[29]_i_1_n_0\
    );
\data_out[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF0FFFFFEFF"
    )
        port map (
      I0 => \data_index_reg_n_0_[4]\,
      I1 => \data_index_reg_n_0_[3]\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \data_index_reg_n_0_[0]\,
      I5 => bus_4bit_reg,
      O => \data_out[29]_i_2_n_0\
    );
\data_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF0000F800"
    )
        port map (
      I0 => \data_out[3]_i_2_n_0\,
      I1 => \DAT_dat_reg_reg_n_0_[2]\,
      I2 => \data_out[2]_i_2_n_0\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \data_out[2]_i_3_n_0\,
      I5 => data_in_rx_fifo(2),
      O => \data_out[2]_i_1_n_0\
    );
\data_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFAAAA0000AAAA"
    )
        port map (
      I0 => \^dat_dat_reg_reg[0]_0\(0),
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => bus_4bit_reg,
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[2]_i_2_n_0\
    );
\data_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF7FFFFFFFFFFFF"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[4]\,
      I2 => bus_4bit_reg,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \data_index_reg_n_0_[0]\,
      I5 => \data_index_reg_n_0_[2]\,
      O => \data_out[2]_i_3_n_0\
    );
\data_out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF0000F800"
    )
        port map (
      I0 => \data_out[31]_i_3_n_0\,
      I1 => \DAT_dat_reg_reg_n_0_[2]\,
      I2 => \data_out[30]_i_2_n_0\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \data_out[30]_i_3_n_0\,
      I5 => data_in_rx_fifo(30),
      O => \data_out[30]_i_1_n_0\
    );
\data_out[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8FFFFAAA80000"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[0]\,
      I4 => bus_4bit_reg,
      I5 => \^dat_dat_reg_reg[0]_0\(0),
      O => \data_out[30]_i_2_n_0\
    );
\data_out[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF0FFFEFFFF"
    )
        port map (
      I0 => \data_index_reg_n_0_[4]\,
      I1 => \data_index_reg_n_0_[3]\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \data_index_reg_n_0_[0]\,
      I5 => bus_4bit_reg,
      O => \data_out[30]_i_3_n_0\
    );
\data_out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABFFFF88A80000"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_3_n_0\,
      I2 => \data_out[31]_i_4_n_0\,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_out[31]_i_5_n_0\,
      I5 => data_in_rx_fifo(31),
      O => \data_out[31]_i_1_n_0\
    );
\data_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[3]\,
      I1 => bus_4bit_reg,
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      O => \data_out[31]_i_2_n_0\
    );
\data_out[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[2]\,
      O => \data_out[31]_i_3_n_0\
    );
\data_out[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[2]\,
      O => \data_out[31]_i_4_n_0\
    );
\data_out[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \state__0\(6),
      I1 => state15_in,
      I2 => \last_din[3]_i_3_n_0\,
      I3 => \state__0\(1),
      I4 => \^q\(1),
      O => \data_out[31]_i_5_n_0\
    );
\data_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFBF80888080"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_5_n_0\,
      I2 => \data_out[3]_i_2_n_0\,
      I3 => \data_out[27]_i_3_n_0\,
      I4 => \data_out[7]_i_2_n_0\,
      I5 => data_in_rx_fifo(3),
      O => \data_out[3]_i_1_n_0\
    );
\data_out[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => bus_4bit_reg,
      O => \data_out[3]_i_2_n_0\
    );
\data_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0B8FFFFF0B80000"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[3]\,
      I1 => bus_4bit_reg,
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \data_out[4]_i_2_n_0\,
      I4 => \data_out[4]_i_3_n_0\,
      I5 => data_in_rx_fifo(4),
      O => \data_out[4]_i_1_n_0\
    );
\data_out[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[0]\,
      O => \data_out[4]_i_2_n_0\
    );
\data_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08A0000008000000"
    )
        port map (
      I0 => \data_out[31]_i_5_n_0\,
      I1 => \data_out[7]_i_2_n_0\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => \data_index_reg_n_0_[0]\,
      I4 => \data_index_reg_n_0_[1]\,
      I5 => bus_4bit_reg,
      O => \data_out[4]_i_3_n_0\
    );
\data_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAFF0000BA00"
    )
        port map (
      I0 => \data_out[6]_i_2_n_0\,
      I1 => \data_out[7]_i_3_n_0\,
      I2 => \DAT_dat_reg_reg_n_0_[1]\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \data_out[5]_i_2_n_0\,
      I5 => data_in_rx_fifo(5),
      O => \data_out[5]_i_1_n_0\
    );
\data_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7F7FBFFFFFF"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[3]\,
      I4 => \data_index_reg_n_0_[4]\,
      I5 => bus_4bit_reg,
      O => \data_out[5]_i_2_n_0\
    );
\data_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4FF0000F400"
    )
        port map (
      I0 => \data_out[7]_i_3_n_0\,
      I1 => \DAT_dat_reg_reg_n_0_[2]\,
      I2 => \data_out[6]_i_2_n_0\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \data_out[6]_i_3_n_0\,
      I5 => data_in_rx_fifo(6),
      O => \data_out[6]_i_1_n_0\
    );
\data_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FAAAA0000AAAA"
    )
        port map (
      I0 => \^dat_dat_reg_reg[0]_0\(0),
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[0]\,
      I4 => bus_4bit_reg,
      I5 => \DAT_dat_reg_reg_n_0_[3]\,
      O => \data_out[6]_i_2_n_0\
    );
\data_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFDFFBFFFFFF"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[3]\,
      I4 => \data_index_reg_n_0_[4]\,
      I5 => bus_4bit_reg,
      O => \data_out[6]_i_3_n_0\
    );
\data_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBBBB00808888"
    )
        port map (
      I0 => \data_out[31]_i_2_n_0\,
      I1 => \data_out[31]_i_5_n_0\,
      I2 => \data_out[7]_i_2_n_0\,
      I3 => \data_out[28]_i_2_n_0\,
      I4 => \data_out[7]_i_3_n_0\,
      I5 => data_in_rx_fifo(7),
      O => \data_out[7]_i_1_n_0\
    );
\data_out[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[4]\,
      I2 => bus_4bit_reg,
      O => \data_out[7]_i_2_n_0\
    );
\data_out[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => bus_4bit_reg,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[2]\,
      O => \data_out[7]_i_3_n_0\
    );
\data_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0B8FFFFF0B80000"
    )
        port map (
      I0 => \DAT_dat_reg_reg_n_0_[3]\,
      I1 => bus_4bit_reg,
      I2 => \^dat_dat_reg_reg[0]_0\(0),
      I3 => \data_out[8]_i_2_n_0\,
      I4 => \data_out[8]_i_3_n_0\,
      I5 => data_in_rx_fifo(8),
      O => \data_out[8]_i_1_n_0\
    );
\data_out[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      O => \data_out[8]_i_2_n_0\
    );
\data_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000A0008000"
    )
        port map (
      I0 => \data_out[31]_i_5_n_0\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => bus_4bit_reg,
      I5 => \data_out[15]_i_3_n_0\,
      O => \data_out[8]_i_3_n_0\
    );
\data_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFF0000EA00"
    )
        port map (
      I0 => \data_out[10]_i_2_n_0\,
      I1 => \data_out[11]_i_2_n_0\,
      I2 => \DAT_dat_reg_reg_n_0_[1]\,
      I3 => \data_out[31]_i_5_n_0\,
      I4 => \data_out[9]_i_2_n_0\,
      I5 => data_in_rx_fifo(9),
      O => \data_out[9]_i_1_n_0\
    );
\data_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF0FFFFFFF"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[4]\,
      I2 => bus_4bit_reg,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[0]\,
      I5 => \data_index_reg_n_0_[1]\,
      O => \data_out[9]_i_2_n_0\
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[0]_i_1_n_0\,
      Q => data_in_rx_fifo(0),
      R => reset05_out
    );
\data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[10]_i_1_n_0\,
      Q => data_in_rx_fifo(10),
      R => reset05_out
    );
\data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[11]_i_1_n_0\,
      Q => data_in_rx_fifo(11),
      R => reset05_out
    );
\data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[12]_i_1_n_0\,
      Q => data_in_rx_fifo(12),
      R => reset05_out
    );
\data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[13]_i_1_n_0\,
      Q => data_in_rx_fifo(13),
      R => reset05_out
    );
\data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[14]_i_1_n_0\,
      Q => data_in_rx_fifo(14),
      R => reset05_out
    );
\data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[15]_i_1_n_0\,
      Q => data_in_rx_fifo(15),
      R => reset05_out
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[16]_i_1_n_0\,
      Q => data_in_rx_fifo(16),
      R => reset05_out
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[17]_i_1_n_0\,
      Q => data_in_rx_fifo(17),
      R => reset05_out
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[18]_i_1_n_0\,
      Q => data_in_rx_fifo(18),
      R => reset05_out
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[19]_i_1_n_0\,
      Q => data_in_rx_fifo(19),
      R => reset05_out
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[1]_i_1_n_0\,
      Q => data_in_rx_fifo(1),
      R => reset05_out
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[20]_i_1_n_0\,
      Q => data_in_rx_fifo(20),
      R => reset05_out
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[21]_i_1_n_0\,
      Q => data_in_rx_fifo(21),
      R => reset05_out
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[22]_i_1_n_0\,
      Q => data_in_rx_fifo(22),
      R => reset05_out
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[23]_i_1_n_0\,
      Q => data_in_rx_fifo(23),
      R => reset05_out
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[24]_i_1_n_0\,
      Q => data_in_rx_fifo(24),
      R => reset05_out
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[25]_i_1_n_0\,
      Q => data_in_rx_fifo(25),
      R => reset05_out
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[26]_i_1_n_0\,
      Q => data_in_rx_fifo(26),
      R => reset05_out
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[27]_i_1_n_0\,
      Q => data_in_rx_fifo(27),
      R => reset05_out
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[28]_i_1_n_0\,
      Q => data_in_rx_fifo(28),
      R => reset05_out
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[29]_i_1_n_0\,
      Q => data_in_rx_fifo(29),
      R => reset05_out
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[2]_i_1_n_0\,
      Q => data_in_rx_fifo(2),
      R => reset05_out
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[30]_i_1_n_0\,
      Q => data_in_rx_fifo(30),
      R => reset05_out
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[31]_i_1_n_0\,
      Q => data_in_rx_fifo(31),
      R => reset05_out
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[3]_i_1_n_0\,
      Q => data_in_rx_fifo(3),
      R => reset05_out
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[4]_i_1_n_0\,
      Q => data_in_rx_fifo(4),
      R => reset05_out
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[5]_i_1_n_0\,
      Q => data_in_rx_fifo(5),
      R => reset05_out
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[6]_i_1_n_0\,
      Q => data_in_rx_fifo(6),
      R => reset05_out
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[7]_i_1_n_0\,
      Q => data_in_rx_fifo(7),
      R => reset05_out
    );
\data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[8]_i_1_n_0\,
      Q => data_in_rx_fifo(8),
      R => reset05_out
    );
\data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \data_out[9]_i_1_n_0\,
      Q => data_in_rx_fifo(9),
      R => reset05_out
    );
\drt_bit[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \drt_bit_reg_n_0_[0]\,
      O => drt_bit(0)
    );
\drt_bit[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \drt_bit_reg_n_0_[1]\,
      I1 => \drt_bit_reg_n_0_[0]\,
      I2 => \state__0\(3),
      O => \drt_bit[1]_i_1_n_0\
    );
\drt_bit[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \drt_bit_reg_n_0_[0]\,
      I2 => \drt_bit_reg_n_0_[1]\,
      I3 => \drt_bit_reg_n_0_[2]\,
      O => drt_bit(2)
    );
\drt_bit[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008800000"
    )
        port map (
      I0 => \state[4]_i_2_n_0\,
      I1 => \drt_bit[3]_i_3_n_0\,
      I2 => \state__0\(2),
      I3 => \state__0\(3),
      I4 => clock_posedge,
      I5 => \state__0\(1),
      O => \drt_bit[3]_i_1_n_0\
    );
\drt_bit[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F800000"
    )
        port map (
      I0 => \drt_bit_reg_n_0_[1]\,
      I1 => \drt_bit_reg_n_0_[0]\,
      I2 => \drt_bit_reg_n_0_[2]\,
      I3 => \drt_bit_reg_n_0_[3]\,
      I4 => \state__0\(3),
      O => \drt_bit[3]_i_2_n_0\
    );
\drt_bit[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \state__0\(6),
      O => \drt_bit[3]_i_3_n_0\
    );
\drt_bit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \drt_bit[3]_i_1_n_0\,
      D => drt_bit(0),
      Q => \drt_bit_reg_n_0_[0]\,
      R => reset05_out
    );
\drt_bit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \drt_bit[3]_i_1_n_0\,
      D => \drt_bit[1]_i_1_n_0\,
      Q => \drt_bit_reg_n_0_[1]\,
      R => reset05_out
    );
\drt_bit_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \drt_bit[3]_i_1_n_0\,
      D => drt_bit(2),
      Q => \drt_bit_reg_n_0_[2]\,
      R => reset05_out
    );
\drt_bit_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \drt_bit[3]_i_1_n_0\,
      D => \drt_bit[3]_i_2_n_0\,
      Q => \drt_bit_reg_n_0_[3]\,
      R => reset05_out
    );
\drt_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^dat_dat_reg_reg[0]_0\(0),
      I1 => \drt_reg[0]_i_2_n_0\,
      I2 => \drt_bit_reg_n_0_[1]\,
      I3 => drt_bit(0),
      I4 => \drt_reg[0]_i_3_n_0\,
      I5 => \drt_reg__0\(0),
      O => \drt_reg[0]_i_1_n_0\
    );
\drt_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \data_cycles[15]_i_5_n_0\,
      I1 => \^q\(1),
      I2 => \state__0\(4),
      I3 => clock_posedge,
      I4 => \drt_bit_reg_n_0_[3]\,
      I5 => \drt_bit_reg_n_0_[2]\,
      O => \drt_reg[0]_i_2_n_0\
    );
\drt_reg[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \^q\(0),
      O => \drt_reg[0]_i_3_n_0\
    );
\drt_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \^dat_dat_reg_reg[0]_0\(0),
      I1 => \drt_reg[3]_i_2_n_0\,
      I2 => \drt_bit_reg_n_0_[0]\,
      I3 => \drt_bit_reg_n_0_[1]\,
      I4 => \drt_reg__0\(1),
      O => \drt_reg[1]_i_1_n_0\
    );
\drt_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \^dat_dat_reg_reg[0]_0\(0),
      I1 => \drt_reg[3]_i_2_n_0\,
      I2 => \drt_bit_reg_n_0_[1]\,
      I3 => \drt_bit_reg_n_0_[0]\,
      I4 => \drt_reg__0\(2),
      O => \drt_reg[2]_i_1_n_0\
    );
\drt_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \^dat_dat_reg_reg[0]_0\(0),
      I1 => \drt_bit_reg_n_0_[1]\,
      I2 => \drt_bit_reg_n_0_[0]\,
      I3 => \drt_reg[3]_i_2_n_0\,
      I4 => \drt_reg__0\(3),
      O => \drt_reg[3]_i_1_n_0\
    );
\drt_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \drt_reg[0]_i_2_n_0\,
      I1 => \state__0\(3),
      I2 => \state__0\(2),
      I3 => \^q\(0),
      O => \drt_reg[3]_i_2_n_0\
    );
\drt_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \drt_reg[0]_i_1_n_0\,
      Q => \drt_reg__0\(0),
      R => reset05_out
    );
\drt_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \drt_reg[1]_i_1_n_0\,
      Q => \drt_reg__0\(1),
      R => reset05_out
    );
\drt_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \drt_reg[2]_i_1_n_0\,
      Q => \drt_reg__0\(2),
      R => reset05_out
    );
\drt_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \drt_reg[3]_i_1_n_0\,
      Q => \drt_reg__0\(3),
      R => reset05_out
    );
\fifo_dout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[0]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[0]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(0),
      O => D(0)
    );
\fifo_dout[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[10]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[10]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(10),
      O => D(10)
    );
\fifo_dout[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[11]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[11]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(11),
      O => D(11)
    );
\fifo_dout[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[12]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[12]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(12),
      O => D(12)
    );
\fifo_dout[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[13]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[13]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(13),
      O => D(13)
    );
\fifo_dout[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[14]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[14]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(14),
      O => D(14)
    );
\fifo_dout[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[15]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[15]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(15),
      O => D(15)
    );
\fifo_dout[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[16]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[16]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(16),
      O => D(16)
    );
\fifo_dout[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[17]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[17]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(17),
      O => D(17)
    );
\fifo_dout[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[18]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[18]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(18),
      O => D(18)
    );
\fifo_dout[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[19]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[19]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(19),
      O => D(19)
    );
\fifo_dout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[1]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[1]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(1),
      O => D(1)
    );
\fifo_dout[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[20]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[20]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(20),
      O => D(20)
    );
\fifo_dout[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[21]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[21]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(21),
      O => D(21)
    );
\fifo_dout[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[22]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[22]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(22),
      O => D(22)
    );
\fifo_dout[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[23]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[23]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(23),
      O => D(23)
    );
\fifo_dout[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[24]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[24]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(24),
      O => D(24)
    );
\fifo_dout[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[25]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[25]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(25),
      O => D(25)
    );
\fifo_dout[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[26]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[26]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(26),
      O => D(26)
    );
\fifo_dout[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[27]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[27]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(27),
      O => D(27)
    );
\fifo_dout[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[28]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[28]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(28),
      O => D(28)
    );
\fifo_dout[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[29]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[29]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(29),
      O => D(29)
    );
\fifo_dout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[2]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[2]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(2),
      O => D(2)
    );
\fifo_dout[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[30]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[30]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(30),
      O => D(30)
    );
\fifo_dout[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[31]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[31]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(31),
      O => D(31)
    );
\fifo_dout[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[3]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[3]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(3),
      O => D(3)
    );
\fifo_dout[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[4]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[4]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(4),
      O => D(4)
    );
\fifo_dout[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[5]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[5]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(5),
      O => D(5)
    );
\fifo_dout[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[6]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[6]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(6),
      O => D(6)
    );
\fifo_dout[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF000008880"
    )
        port map (
      I0 => \^clock_posedge_reg_0\(0),
      I1 => \fifo_empty__12\,
      I2 => m_axi_write,
      I3 => en_tx_fifo,
      I4 => reset05_out,
      I5 => \^fifo_out_pos0\,
      O => E(0)
    );
\fifo_dout[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[7]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[7]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(7),
      O => D(7)
    );
\fifo_dout[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[8]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[8]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(8),
      O => D(8)
    );
\fifo_dout[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => fifo_dout1,
      I1 => \fifo_dout_reg[9]\,
      I2 => fifo_out_nxt(0),
      I3 => \fifo_dout_reg[9]_0\,
      I4 => \^fifo_out_pos0\,
      I5 => \^fifo_din\(9),
      O => D(9)
    );
\fifo_inp_pos[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080F000000"
    )
        port map (
      I0 => clock_posedge,
      I1 => \^rx_fifo_we\,
      I2 => \fifo_full__12\,
      I3 => m_axi_rvalid,
      I4 => m_axi_cyc,
      I5 => m_axi_write,
      O => \^clock_posedge_reg_0\(0)
    );
fifo_mem_reg_0_63_0_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(0),
      I1 => m_axi_write,
      I2 => m_axi_rdata(24),
      O => \^fifo_din\(0)
    );
fifo_mem_reg_0_63_0_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(1),
      I1 => m_axi_write,
      I2 => m_axi_rdata(25),
      O => \^fifo_din\(1)
    );
fifo_mem_reg_0_63_0_2_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(2),
      I1 => m_axi_write,
      I2 => m_axi_rdata(26),
      O => \^fifo_din\(2)
    );
fifo_mem_reg_0_63_12_14_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(12),
      I1 => m_axi_write,
      I2 => m_axi_rdata(20),
      O => \^fifo_din\(12)
    );
fifo_mem_reg_0_63_12_14_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(13),
      I1 => m_axi_write,
      I2 => m_axi_rdata(21),
      O => \^fifo_din\(13)
    );
fifo_mem_reg_0_63_12_14_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(14),
      I1 => m_axi_write,
      I2 => m_axi_rdata(22),
      O => \^fifo_din\(14)
    );
fifo_mem_reg_0_63_15_17_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(15),
      I1 => m_axi_write,
      I2 => m_axi_rdata(23),
      O => \^fifo_din\(15)
    );
fifo_mem_reg_0_63_15_17_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(16),
      I1 => m_axi_write,
      I2 => m_axi_rdata(8),
      O => \^fifo_din\(16)
    );
fifo_mem_reg_0_63_15_17_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(17),
      I1 => m_axi_write,
      I2 => m_axi_rdata(9),
      O => \^fifo_din\(17)
    );
fifo_mem_reg_0_63_18_20_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(18),
      I1 => m_axi_write,
      I2 => m_axi_rdata(10),
      O => \^fifo_din\(18)
    );
fifo_mem_reg_0_63_18_20_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(19),
      I1 => m_axi_write,
      I2 => m_axi_rdata(11),
      O => \^fifo_din\(19)
    );
fifo_mem_reg_0_63_18_20_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(20),
      I1 => m_axi_write,
      I2 => m_axi_rdata(12),
      O => \^fifo_din\(20)
    );
fifo_mem_reg_0_63_21_23_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(21),
      I1 => m_axi_write,
      I2 => m_axi_rdata(13),
      O => \^fifo_din\(21)
    );
fifo_mem_reg_0_63_21_23_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(22),
      I1 => m_axi_write,
      I2 => m_axi_rdata(14),
      O => \^fifo_din\(22)
    );
fifo_mem_reg_0_63_21_23_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(23),
      I1 => m_axi_write,
      I2 => m_axi_rdata(15),
      O => \^fifo_din\(23)
    );
fifo_mem_reg_0_63_24_26_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(24),
      I1 => m_axi_write,
      I2 => m_axi_rdata(0),
      O => \^fifo_din\(24)
    );
fifo_mem_reg_0_63_24_26_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(25),
      I1 => m_axi_write,
      I2 => m_axi_rdata(1),
      O => \^fifo_din\(25)
    );
fifo_mem_reg_0_63_24_26_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(26),
      I1 => m_axi_write,
      I2 => m_axi_rdata(2),
      O => \^fifo_din\(26)
    );
fifo_mem_reg_0_63_27_29_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(27),
      I1 => m_axi_write,
      I2 => m_axi_rdata(3),
      O => \^fifo_din\(27)
    );
fifo_mem_reg_0_63_27_29_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(28),
      I1 => m_axi_write,
      I2 => m_axi_rdata(4),
      O => \^fifo_din\(28)
    );
fifo_mem_reg_0_63_27_29_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(29),
      I1 => m_axi_write,
      I2 => m_axi_rdata(5),
      O => \^fifo_din\(29)
    );
fifo_mem_reg_0_63_30_30_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(30),
      I1 => m_axi_write,
      I2 => m_axi_rdata(6),
      O => \^fifo_din\(30)
    );
fifo_mem_reg_0_63_31_31_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(31),
      I1 => m_axi_write,
      I2 => m_axi_rdata(7),
      O => \^fifo_din\(31)
    );
fifo_mem_reg_0_63_3_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(3),
      I1 => m_axi_write,
      I2 => m_axi_rdata(27),
      O => \^fifo_din\(3)
    );
fifo_mem_reg_0_63_3_5_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(4),
      I1 => m_axi_write,
      I2 => m_axi_rdata(28),
      O => \^fifo_din\(4)
    );
fifo_mem_reg_0_63_3_5_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(5),
      I1 => m_axi_write,
      I2 => m_axi_rdata(29),
      O => \^fifo_din\(5)
    );
fifo_mem_reg_0_63_6_8_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(6),
      I1 => m_axi_write,
      I2 => m_axi_rdata(30),
      O => \^fifo_din\(6)
    );
fifo_mem_reg_0_63_6_8_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(7),
      I1 => m_axi_write,
      I2 => m_axi_rdata(31),
      O => \^fifo_din\(7)
    );
fifo_mem_reg_0_63_6_8_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(8),
      I1 => m_axi_write,
      I2 => m_axi_rdata(16),
      O => \^fifo_din\(8)
    );
fifo_mem_reg_0_63_9_11_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(9),
      I1 => m_axi_write,
      I2 => m_axi_rdata(17),
      O => \^fifo_din\(9)
    );
fifo_mem_reg_0_63_9_11_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(10),
      I1 => m_axi_write,
      I2 => m_axi_rdata(18),
      O => \^fifo_din\(10)
    );
fifo_mem_reg_0_63_9_11_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in_rx_fifo(11),
      I1 => m_axi_write,
      I2 => m_axi_rdata(19),
      O => \^fifo_din\(11)
    );
\fifo_out_pos[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080F000000"
    )
        port map (
      I0 => m_axi_wready,
      I1 => \fifo_out_pos_reg[6]\,
      I2 => \fifo_empty__12\,
      I3 => clock_posedge,
      I4 => \^tx_fifo_re\,
      I5 => m_axi_write,
      O => \^fifo_out_pos0\
    );
\int_status[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^data_crc_ok\,
      I1 => \^int_status1__2\,
      I2 => \int_status_reg[1]\(0),
      I3 => \int_status_reg[1]_0\,
      O => crc_ok_reg_0
    );
\last_din[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000B00"
    )
        port map (
      I0 => \last_din_reg[0]_i_2_n_0\,
      I1 => bus_4bit_reg,
      I2 => \last_din[0]_i_3_n_0\,
      I3 => \state__0\(1),
      I4 => \last_din[0]_i_4_n_0\,
      I5 => \last_din[0]_i_5_n_0\,
      O => last_din(0)
    );
\last_din[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5556AAA90000"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \last_din_reg[0]_i_19_n_0\,
      I5 => \last_din_reg[0]_i_20_n_0\,
      O => \last_din[0]_i_11_n_0\
    );
\last_din[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(6),
      O => \last_din[0]_i_12_n_0\
    );
\last_din[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \last_din[3]_i_4_0\(4),
      I1 => \last_din[3]_i_4_0\(12),
      I2 => \byte_alignment_reg_reg_n_0_[1]\,
      I3 => \last_din[3]_i_4_0\(20),
      I4 => \byte_alignment_reg_reg_n_0_[0]\,
      I5 => \last_din[3]_i_4_0\(28),
      O => \last_din[0]_i_13_n_0\
    );
\last_din[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[0]\,
      O => \last_din[0]_i_14_n_0\
    );
\last_din[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \last_din[3]_i_4_0\(14),
      I1 => \last_din[3]_i_4_0\(13),
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \last_din[3]_i_4_0\(12),
      I5 => \last_din[3]_i_4_0\(11),
      O => \last_din[0]_i_15_n_0\
    );
\last_din[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \last_din[3]_i_4_0\(10),
      I1 => \last_din[3]_i_4_0\(9),
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \last_din[3]_i_4_0\(8),
      I5 => \last_din[3]_i_4_0\(7),
      O => \last_din[0]_i_16_n_0\
    );
\last_din[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \last_din[3]_i_4_0\(6),
      I1 => \last_din[3]_i_4_0\(5),
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \last_din[3]_i_4_0\(4),
      I5 => \last_din[3]_i_4_0\(3),
      O => \last_din[0]_i_17_n_0\
    );
\last_din[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \last_din[3]_i_4_0\(2),
      I1 => \last_din[3]_i_4_0\(1),
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \last_din[3]_i_4_0\(0),
      I5 => \last_din[3]_i_4_0\(31),
      O => \last_din[0]_i_18_n_0\
    );
\last_din[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \last_din[3]_i_4_0\(22),
      I1 => \last_din[3]_i_4_0\(21),
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \last_din[3]_i_4_0\(20),
      I5 => \last_din[3]_i_4_0\(19),
      O => \last_din[0]_i_21_n_0\
    );
\last_din[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \last_din[3]_i_4_0\(18),
      I1 => \last_din[3]_i_4_0\(17),
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \last_din[3]_i_4_0\(16),
      I5 => \last_din[3]_i_4_0\(15),
      O => \last_din[0]_i_22_n_0\
    );
\last_din[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \last_din[3]_i_4_0\(30),
      I1 => \last_din[3]_i_4_0\(29),
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \last_din[3]_i_4_0\(28),
      I5 => \last_din[3]_i_4_0\(27),
      O => \last_din[0]_i_23_n_0\
    );
\last_din[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \last_din[3]_i_4_0\(26),
      I1 => \last_din[3]_i_4_0\(25),
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \last_din[3]_i_4_0\(24),
      I5 => \last_din[3]_i_4_0\(23),
      O => \last_din[0]_i_24_n_0\
    );
\last_din[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \last_din[0]_i_8_n_0\,
      I1 => \state[6]_i_13_n_0\,
      I2 => transf_cnt(0),
      O => \last_din[0]_i_3_n_0\
    );
\last_din[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"305050033F5F5FF3"
    )
        port map (
      I0 => \last_din_reg[0]_i_9_n_0\,
      I1 => \last_din_reg[0]_i_10_n_0\,
      I2 => \data_index_reg_n_0_[4]\,
      I3 => \data_out[28]_i_2_n_0\,
      I4 => \data_index_reg_n_0_[3]\,
      I5 => \last_din[0]_i_11_n_0\,
      O => \last_din[0]_i_4_n_0\
    );
\last_din[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF44444444"
    )
        port map (
      I0 => \last_din[0]_i_12_n_0\,
      I1 => \^dat_dat_reg_reg[0]_0\(0),
      I2 => \last_din[0]_i_13_n_0\,
      I3 => bus_4bit_reg,
      I4 => \last_din[3]_i_8_n_0\,
      I5 => \^transf_cnt_reg[0]_0\,
      O => \last_din[0]_i_5_n_0\
    );
\last_din[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \last_din[3]_i_4_0\(16),
      I1 => \last_din[3]_i_4_0\(20),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \last_din[3]_i_4_0\(24),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => \last_din[3]_i_4_0\(28),
      O => \last_din[0]_i_6_n_0\
    );
\last_din[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \last_din[3]_i_4_0\(0),
      I1 => \last_din[3]_i_4_0\(4),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \last_din[3]_i_4_0\(8),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => \last_din[3]_i_4_0\(12),
      O => \last_din[0]_i_7_n_0\
    );
\last_din[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => transf_cnt(3),
      I1 => transf_cnt(4),
      I2 => transf_cnt(2),
      I3 => transf_cnt(1),
      I4 => \state[6]_i_14_n_0\,
      O => \last_din[0]_i_8_n_0\
    );
\last_din[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \last_din[1]_i_2_n_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(6),
      I3 => \DAT_dat_reg_reg_n_0_[1]\,
      O => last_din(1)
    );
\last_din[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFE200FFFFFFFF"
    )
        port map (
      I0 => \last_din[1]_i_3_n_0\,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \last_din[1]_i_4_n_0\,
      I3 => \last_din[3]_i_7_n_0\,
      I4 => \last_din[1]_i_5_n_0\,
      I5 => bus_4bit_reg,
      O => \last_din[1]_i_2_n_0\
    );
\last_din[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \last_din[3]_i_4_0\(17),
      I1 => \last_din[3]_i_4_0\(21),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \last_din[3]_i_4_0\(25),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => \last_din[3]_i_4_0\(29),
      O => \last_din[1]_i_3_n_0\
    );
\last_din[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \last_din[3]_i_4_0\(1),
      I1 => \last_din[3]_i_4_0\(5),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \last_din[3]_i_4_0\(9),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => \last_din[3]_i_4_0\(13),
      O => \last_din[1]_i_4_n_0\
    );
\last_din[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \last_din[3]_i_4_0\(5),
      I1 => \last_din[3]_i_4_0\(13),
      I2 => \byte_alignment_reg_reg_n_0_[1]\,
      I3 => \last_din[3]_i_4_0\(21),
      I4 => \byte_alignment_reg_reg_n_0_[0]\,
      I5 => \last_din[3]_i_4_0\(29),
      O => \last_din[1]_i_5_n_0\
    );
\last_din[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0B0B0"
    )
        port map (
      I0 => \last_din[2]_i_2_n_0\,
      I1 => bus_4bit_reg,
      I2 => \state__0\(1),
      I3 => \state__0\(6),
      I4 => \DAT_dat_reg_reg_n_0_[2]\,
      O => last_din(2)
    );
\last_din[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \last_din[2]_i_3_n_0\,
      I1 => \^transf_cnt_reg[1]_0\,
      I2 => transf_cnt(0),
      I3 => \last_din[2]_i_4_n_0\,
      I4 => \data_index_reg_n_0_[2]\,
      I5 => \last_din[2]_i_5_n_0\,
      O => \last_din[2]_i_2_n_0\
    );
\last_din[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000AACCAACC"
    )
        port map (
      I0 => \last_din[3]_i_4_0\(22),
      I1 => \last_din[3]_i_4_0\(30),
      I2 => \last_din[3]_i_4_0\(6),
      I3 => \byte_alignment_reg_reg_n_0_[0]\,
      I4 => \last_din[3]_i_4_0\(14),
      I5 => \byte_alignment_reg_reg_n_0_[1]\,
      O => \last_din[2]_i_3_n_0\
    );
\last_din[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \last_din[3]_i_4_0\(2),
      I1 => \last_din[3]_i_4_0\(6),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \last_din[3]_i_4_0\(10),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => \last_din[3]_i_4_0\(14),
      O => \last_din[2]_i_4_n_0\
    );
\last_din[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \last_din[3]_i_4_0\(18),
      I1 => \last_din[3]_i_4_0\(22),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \last_din[3]_i_4_0\(26),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => \last_din[3]_i_4_0\(30),
      O => \last_din[2]_i_5_n_0\
    );
\last_din[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0220AAAA"
    )
        port map (
      I0 => \last_din[3]_i_3_n_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(6),
      I3 => \^q\(1),
      I4 => \data_index[4]_i_5_n_0\,
      O => \last_din[3]_i_1_n_0\
    );
\last_din[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \last_din[3]_i_4_n_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(6),
      I3 => \DAT_dat_reg_reg_n_0_[3]\,
      O => last_din(3)
    );
\last_din[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state__0\(4),
      I2 => \^q\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(3),
      O => \last_din[3]_i_3_n_0\
    );
\last_din[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2FFFFFF"
    )
        port map (
      I0 => \last_din[3]_i_5_n_0\,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \last_din[3]_i_6_n_0\,
      I3 => \last_din[3]_i_7_n_0\,
      I4 => bus_4bit_reg,
      I5 => \last_din[3]_i_8_n_0\,
      O => \last_din[3]_i_4_n_0\
    );
\last_din[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \last_din[3]_i_4_0\(19),
      I1 => \last_din[3]_i_4_0\(23),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \last_din[3]_i_4_0\(27),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => \last_din[3]_i_4_0\(31),
      O => \last_din[3]_i_5_n_0\
    );
\last_din[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \last_din[3]_i_4_0\(3),
      I1 => \last_din[3]_i_4_0\(7),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \last_din[3]_i_4_0\(11),
      I4 => \data_index_reg_n_0_[0]\,
      I5 => \last_din[3]_i_4_0\(15),
      O => \last_din[3]_i_6_n_0\
    );
\last_din[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => crc_ok_i_10_n_0,
      I1 => transf_cnt(1),
      I2 => transf_cnt(0),
      I3 => transf_cnt(3),
      I4 => transf_cnt(2),
      I5 => \last_din[3]_i_9_n_0\,
      O => \last_din[3]_i_7_n_0\
    );
\last_din[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \last_din[3]_i_4_0\(7),
      I1 => \last_din[3]_i_4_0\(15),
      I2 => \byte_alignment_reg_reg_n_0_[1]\,
      I3 => \last_din[3]_i_4_0\(23),
      I4 => \byte_alignment_reg_reg_n_0_[0]\,
      I5 => \last_din[3]_i_4_0\(31),
      O => \last_din[3]_i_8_n_0\
    );
\last_din[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => transf_cnt(5),
      I1 => transf_cnt(4),
      I2 => transf_cnt(7),
      I3 => transf_cnt(6),
      O => \last_din[3]_i_9_n_0\
    );
\last_din_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \last_din[3]_i_1_n_0\,
      D => last_din(0),
      Q => \last_din_reg_n_0_[0]\,
      R => reset05_out
    );
\last_din_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_din[0]_i_17_n_0\,
      I1 => \last_din[0]_i_18_n_0\,
      O => \last_din_reg[0]_i_10_n_0\,
      S => \last_din[0]_i_14_n_0\
    );
\last_din_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_din[0]_i_21_n_0\,
      I1 => \last_din[0]_i_22_n_0\,
      O => \last_din_reg[0]_i_19_n_0\,
      S => \last_din[0]_i_14_n_0\
    );
\last_din_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_din[0]_i_6_n_0\,
      I1 => \last_din[0]_i_7_n_0\,
      O => \last_din_reg[0]_i_2_n_0\,
      S => \data_index_reg_n_0_[2]\
    );
\last_din_reg[0]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_din[0]_i_23_n_0\,
      I1 => \last_din[0]_i_24_n_0\,
      O => \last_din_reg[0]_i_20_n_0\,
      S => \last_din[0]_i_14_n_0\
    );
\last_din_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_din[0]_i_15_n_0\,
      I1 => \last_din[0]_i_16_n_0\,
      O => \last_din_reg[0]_i_9_n_0\,
      S => \last_din[0]_i_14_n_0\
    );
\last_din_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \last_din[3]_i_1_n_0\,
      D => last_din(1),
      Q => p_0_in,
      R => reset05_out
    );
\last_din_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \last_din[3]_i_1_n_0\,
      D => last_din(2),
      Q => p_0_in1_in,
      R => reset05_out
    );
\last_din_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \last_din[3]_i_1_n_0\,
      D => last_din(3),
      Q => p_0_in4_in,
      R => reset05_out
    );
\m_axi_awaddr[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_busy\,
      I1 => \fifo_empty__12\,
      O => \state_reg[2]_0\
    );
rd_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles__0\(14),
      I1 => transf_cnt(14),
      I2 => \data_cycles__0\(15),
      I3 => transf_cnt(15),
      O => rd_i_10_n_0
    );
rd_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles__0\(13),
      I1 => transf_cnt(13),
      I2 => \data_cycles__0\(12),
      I3 => transf_cnt(12),
      O => rd_i_11_n_0
    );
rd_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles__0\(11),
      I1 => transf_cnt(11),
      I2 => \data_cycles__0\(10),
      I3 => transf_cnt(10),
      O => rd_i_12_n_0
    );
rd_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles__0\(8),
      I1 => transf_cnt(8),
      I2 => \data_cycles__0\(9),
      I3 => transf_cnt(9),
      O => rd_i_13_n_0
    );
rd_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => we_reg_i_6_n_1,
      O => rd2(31)
    );
rd_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => we_reg_i_6_n_1,
      O => rd_i_16_n_0
    );
rd_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => we_reg_i_6_n_1,
      O => rd_i_17_n_0
    );
rd_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => we_reg_i_6_n_1,
      O => rd_i_18_n_0
    );
rd_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(7),
      I1 => \data_cycles__0\(7),
      I2 => \data_cycles__0\(6),
      I3 => transf_cnt(6),
      O => rd_i_19_n_0
    );
rd_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880808008000000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \data_out[4]_i_2_n_0\,
      I2 => bus_4bit_reg,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_index_reg_n_0_[3]\,
      I5 => rd1,
      O => \state_reg[1]_2\
    );
rd_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => transf_cnt(4),
      I1 => \data_cycles__0\(4),
      I2 => transf_cnt(5),
      I3 => \data_cycles__0\(5),
      O => rd_i_20_n_0
    );
rd_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(3),
      I1 => \data_cycles__0\(3),
      I2 => \data_cycles__0\(2),
      I3 => transf_cnt(2),
      O => rd_i_21_n_0
    );
rd_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => transf_cnt(1),
      I2 => \data_cycles__0\(1),
      O => rd_i_22_n_0
    );
rd_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles__0\(7),
      I1 => transf_cnt(7),
      I2 => \data_cycles__0\(6),
      I3 => transf_cnt(6),
      O => rd_i_23_n_0
    );
rd_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles__0\(4),
      I1 => transf_cnt(4),
      I2 => \data_cycles__0\(5),
      I3 => transf_cnt(5),
      O => rd_i_24_n_0
    );
rd_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles__0\(2),
      I1 => transf_cnt(2),
      I2 => \data_cycles__0\(3),
      I3 => transf_cnt(3),
      O => rd_i_25_n_0
    );
rd_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => \data_cycles__0\(1),
      I2 => transf_cnt(1),
      O => rd_i_26_n_0
    );
rd_i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => we_reg_i_6_n_1,
      O => rd_i_28_n_0
    );
rd_i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => we_reg_i_6_n_1,
      O => rd_i_29_n_0
    );
rd_i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => we_reg_i_6_n_1,
      O => rd_i_30_n_0
    );
rd_i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => we_reg_i_6_n_1,
      O => rd_i_31_n_0
    );
rd_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(15),
      I1 => rd2(15),
      I2 => rd2(14),
      I3 => transf_cnt(14),
      O => rd_i_33_n_0
    );
rd_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(13),
      I1 => rd2(13),
      I2 => rd2(12),
      I3 => transf_cnt(12),
      O => rd_i_34_n_0
    );
rd_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(11),
      I1 => rd2(11),
      I2 => rd2(10),
      I3 => transf_cnt(10),
      O => rd_i_35_n_0
    );
rd_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(9),
      I1 => rd2(9),
      I2 => rd2(8),
      I3 => transf_cnt(8),
      O => rd_i_36_n_0
    );
rd_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd2(15),
      I1 => transf_cnt(15),
      I2 => rd2(14),
      I3 => transf_cnt(14),
      O => rd_i_37_n_0
    );
rd_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd2(13),
      I1 => transf_cnt(13),
      I2 => rd2(12),
      I3 => transf_cnt(12),
      O => rd_i_38_n_0
    );
rd_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd2(11),
      I1 => transf_cnt(11),
      I2 => rd2(10),
      I3 => transf_cnt(10),
      O => rd_i_39_n_0
    );
rd_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd2(9),
      I1 => transf_cnt(9),
      I2 => rd2(8),
      I3 => transf_cnt(8),
      O => rd_i_40_n_0
    );
rd_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(7),
      I1 => rd2(7),
      I2 => rd2(6),
      I3 => transf_cnt(6),
      O => rd_i_41_n_0
    );
rd_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(5),
      I1 => rd2(5),
      I2 => rd2(4),
      I3 => transf_cnt(4),
      O => rd_i_42_n_0
    );
rd_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(3),
      I1 => rd2(3),
      I2 => rd2(2),
      I3 => transf_cnt(2),
      O => rd_i_43_n_0
    );
rd_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => transf_cnt(1),
      I2 => \data_cycles__0\(1),
      O => rd_i_44_n_0
    );
rd_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd2(7),
      I1 => transf_cnt(7),
      I2 => rd2(6),
      I3 => transf_cnt(6),
      O => rd_i_45_n_0
    );
rd_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd2(5),
      I1 => transf_cnt(5),
      I2 => rd2(4),
      I3 => transf_cnt(4),
      O => rd_i_46_n_0
    );
rd_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd2(3),
      I1 => transf_cnt(3),
      I2 => rd2(2),
      I3 => transf_cnt(2),
      O => rd_i_47_n_0
    );
rd_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \data_cycles__0\(1),
      I1 => transf_cnt(1),
      I2 => transf_cnt(0),
      O => rd_i_48_n_0
    );
rd_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(15),
      I1 => \data_cycles__0\(15),
      I2 => \data_cycles__0\(14),
      I3 => transf_cnt(14),
      O => rd_i_6_n_0
    );
rd_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(13),
      I1 => \data_cycles__0\(13),
      I2 => \data_cycles__0\(12),
      I3 => transf_cnt(12),
      O => rd_i_7_n_0
    );
rd_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(11),
      I1 => \data_cycles__0\(11),
      I2 => \data_cycles__0\(10),
      I3 => transf_cnt(10),
      O => rd_i_8_n_0
    );
rd_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(9),
      I1 => \data_cycles__0\(9),
      I2 => \data_cycles__0\(8),
      I3 => transf_cnt(8),
      O => rd_i_9_n_0
    );
rd_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => rd_reg_0,
      Q => \^tx_fifo_re\,
      R => reset05_out
    );
rd_reg_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => rd_reg_i_27_n_0,
      CO(3) => rd_reg_i_14_n_0,
      CO(2) => rd_reg_i_14_n_1,
      CO(1) => rd_reg_i_14_n_2,
      CO(0) => rd_reg_i_14_n_3,
      CYINIT => '0',
      DI(3) => rd_i_28_n_0,
      DI(2) => rd_i_29_n_0,
      DI(1) => rd_i_30_n_0,
      DI(0) => rd_i_31_n_0,
      O(3 downto 0) => NLW_rd_reg_i_14_O_UNCONNECTED(3 downto 0),
      S(3) => we_reg_i_6_n_1,
      S(2) => we_reg_i_6_n_1,
      S(1) => we_reg_i_6_n_1,
      S(0) => we_reg_i_6_n_1
    );
rd_reg_i_27: unisim.vcomponents.CARRY4
     port map (
      CI => rd_reg_i_32_n_0,
      CO(3) => rd_reg_i_27_n_0,
      CO(2) => rd_reg_i_27_n_1,
      CO(1) => rd_reg_i_27_n_2,
      CO(0) => rd_reg_i_27_n_3,
      CYINIT => '0',
      DI(3) => rd_i_33_n_0,
      DI(2) => rd_i_34_n_0,
      DI(1) => rd_i_35_n_0,
      DI(0) => rd_i_36_n_0,
      O(3 downto 0) => NLW_rd_reg_i_27_O_UNCONNECTED(3 downto 0),
      S(3) => rd_i_37_n_0,
      S(2) => rd_i_38_n_0,
      S(1) => rd_i_39_n_0,
      S(0) => rd_i_40_n_0
    );
rd_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => rd_reg_i_5_n_0,
      CO(3) => \^co\(0),
      CO(2) => rd_reg_i_3_n_1,
      CO(1) => rd_reg_i_3_n_2,
      CO(0) => rd_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => rd_i_6_n_0,
      DI(2) => rd_i_7_n_0,
      DI(1) => rd_i_8_n_0,
      DI(0) => rd_i_9_n_0,
      O(3 downto 0) => NLW_rd_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => rd_i_10_n_0,
      S(2) => rd_i_11_n_0,
      S(1) => rd_i_12_n_0,
      S(0) => rd_i_13_n_0
    );
rd_reg_i_32: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rd_reg_i_32_n_0,
      CO(2) => rd_reg_i_32_n_1,
      CO(1) => rd_reg_i_32_n_2,
      CO(0) => rd_reg_i_32_n_3,
      CYINIT => '1',
      DI(3) => rd_i_41_n_0,
      DI(2) => rd_i_42_n_0,
      DI(1) => rd_i_43_n_0,
      DI(0) => rd_i_44_n_0,
      O(3 downto 0) => NLW_rd_reg_i_32_O_UNCONNECTED(3 downto 0),
      S(3) => rd_i_45_n_0,
      S(2) => rd_i_46_n_0,
      S(1) => rd_i_47_n_0,
      S(0) => rd_i_48_n_0
    );
rd_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => rd_reg_i_14_n_0,
      CO(3) => rd1,
      CO(2) => rd_reg_i_4_n_1,
      CO(1) => rd_reg_i_4_n_2,
      CO(0) => rd_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => rd2(31),
      DI(2) => rd_i_16_n_0,
      DI(1) => rd_i_17_n_0,
      DI(0) => rd_i_18_n_0,
      O(3 downto 0) => NLW_rd_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => we_reg_i_6_n_1,
      S(2) => we_reg_i_6_n_1,
      S(1) => we_reg_i_6_n_1,
      S(0) => we_reg_i_6_n_1
    );
rd_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rd_reg_i_5_n_0,
      CO(2) => rd_reg_i_5_n_1,
      CO(1) => rd_reg_i_5_n_2,
      CO(0) => rd_reg_i_5_n_3,
      CYINIT => '1',
      DI(3) => rd_i_19_n_0,
      DI(2) => rd_i_20_n_0,
      DI(1) => rd_i_21_n_0,
      DI(0) => rd_i_22_n_0,
      O(3 downto 0) => NLW_rd_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => rd_i_23_n_0,
      S(2) => rd_i_24_n_0,
      S(1) => rd_i_25_n_0,
      S(0) => rd_i_26_n_0
    );
sd_dat_reg_t_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555551555555555"
    )
        port map (
      I0 => \^sd_dat_oe\,
      I1 => sd_dat_reg_t_reg,
      I2 => cmd_start_tx,
      I3 => sd_dat_reg_t_reg_0(0),
      I4 => sd_dat_reg_t_reg_0(1),
      I5 => sd_dat_reg_t_reg_1,
      O => dat_oe_reg_0
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9C9C9C9F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \^q\(0),
      I2 => \state[0]_i_2__0_n_0\,
      I3 => \state[0]_i_3_n_0\,
      I4 => \state[0]_i_4_n_0\,
      O => \p_0_in__0\(0)
    );
\state[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \state__0\(2),
      I2 => \state__0\(6),
      I3 => \^q\(1),
      I4 => \state__0\(4),
      O => \state[0]_i_2__0_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000315"
    )
        port map (
      I0 => \state[5]_i_2__0_n_0\,
      I1 => \state__0\(6),
      I2 => \state__0\(4),
      I3 => \^q\(1),
      I4 => \state__0\(3),
      I5 => \state[0]_i_5_n_0\,
      O => \state[0]_i_3_n_0\
    );
\state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000111"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \^q\(1),
      I2 => \state__0\(2),
      I3 => \state__0\(3),
      I4 => \state__0\(1),
      I5 => \state__0\(6),
      O => \state[0]_i_4_n_0\
    );
\state[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      O => \state[0]_i_5_n_0\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000001100A0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state[5]_i_2__0_n_0\,
      I2 => \state_reg[1]_3\,
      I3 => \^q\(1),
      I4 => \state__0\(4),
      I5 => \state[1]_i_3_n_0\,
      O => \p_0_in__0\(1)
    );
\state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \state__0\(2),
      I2 => \state__0\(6),
      I3 => \state__0\(1),
      O => \state[1]_i_3_n_0\
    );
\state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \state[2]_i_2__0_n_0\,
      I1 => \state__0\(4),
      I2 => \^q\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(3),
      O => \p_0_in__0\(2)
    );
\state[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \^q\(1),
      I2 => \state__0\(1),
      O => \state[2]_i_2__0_n_0\
    );
\state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \state[3]_i_2__0_n_0\,
      I2 => \state__0\(1),
      I3 => \^q\(0),
      I4 => \state__0\(3),
      I5 => \state__0\(2),
      O => \p_0_in__0\(3)
    );
\state[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \state__0\(4),
      O => \state[3]_i_2__0_n_0\
    );
\state[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010100"
    )
        port map (
      I0 => m_axi_bready,
      I1 => m_axi_cyc,
      I2 => \^data_busy\,
      I3 => \fifo_empty__12\,
      I4 => en_tx_fifo,
      O => \^int_status1__2\
    );
\state[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \state[4]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \state__0\(6),
      I3 => \state__0\(3),
      I4 => \state__0\(1),
      I5 => \state__0\(2),
      O => \p_0_in__0\(4)
    );
\state[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \^q\(0),
      O => \state[4]_i_2_n_0\
    );
\state[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10F0101010F010F0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \state[5]_i_2__0_n_0\,
      I2 => \state[5]_i_3_n_0\,
      I3 => \state__0\(6),
      I4 => d_read,
      I5 => d_write,
      O => \p_0_in__0\(5)
    );
\state[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFFF"
    )
        port map (
      I0 => \state[5]_i_4_n_0\,
      I1 => \state[5]_i_5_n_0\,
      I2 => \state[5]_i_6_n_0\,
      I3 => \state[5]_i_7_n_0\,
      I4 => \^data_crc_ok\,
      O => \state[5]_i_2__0_n_0\
    );
\state[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \^q\(0),
      I2 => \state[3]_i_2__0_n_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(2),
      I5 => \state__0\(3),
      O => \state[5]_i_3_n_0\
    );
\state[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[2]\,
      I1 => \blkcnt_reg_reg_n_0_[0]\,
      I2 => \blkcnt_reg_reg_n_0_[3]\,
      I3 => \blkcnt_reg_reg_n_0_[1]\,
      O => \state[5]_i_4_n_0\
    );
\state[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[7]\,
      I1 => \blkcnt_reg_reg_n_0_[6]\,
      I2 => \blkcnt_reg_reg_n_0_[5]\,
      I3 => \blkcnt_reg_reg_n_0_[4]\,
      O => \state[5]_i_5_n_0\
    );
\state[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[10]\,
      I1 => \blkcnt_reg_reg_n_0_[9]\,
      I2 => \blkcnt_reg_reg_n_0_[11]\,
      I3 => \blkcnt_reg_reg_n_0_[8]\,
      O => \state[5]_i_6_n_0\
    );
\state[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[13]\,
      I1 => \blkcnt_reg_reg_n_0_[12]\,
      I2 => \blkcnt_reg_reg_n_0_[14]\,
      I3 => \blkcnt_reg_reg_n_0_[15]\,
      O => \state[5]_i_7_n_0\
    );
\state[6]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD55FD"
    )
        port map (
      I0 => crc_rst_i_7_n_0,
      I1 => \state__0\(2),
      I2 => \^q\(1),
      I3 => \^dat_dat_reg_reg[0]_0\(0),
      I4 => \state__0\(4),
      O => \state[6]_i_10_n_0\
    );
\state[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state__0\(6),
      I1 => state15_in,
      I2 => state122_in,
      O => \state[6]_i_11_n_0\
    );
\state[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => transf_cnt(9),
      I1 => transf_cnt(11),
      I2 => transf_cnt(10),
      I3 => \state[6]_i_23_n_0\,
      O => \state[6]_i_13_n_0\
    );
\state[6]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => transf_cnt(8),
      I1 => transf_cnt(7),
      I2 => transf_cnt(6),
      I3 => transf_cnt(5),
      O => \state[6]_i_14_n_0\
    );
\state[6]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => state20_in(16),
      I1 => state20_in(15),
      I2 => transf_cnt(15),
      O => \state[6]_i_18_n_0\
    );
\state[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state20_in(14),
      I1 => transf_cnt(14),
      I2 => transf_cnt(13),
      I3 => state20_in(13),
      I4 => transf_cnt(12),
      I5 => state20_in(12),
      O => \state[6]_i_19_n_0\
    );
\state[6]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg[6]_i_21_n_2\,
      O => \state[6]_i_22_n_0\
    );
\state[6]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => transf_cnt(14),
      I1 => transf_cnt(13),
      I2 => transf_cnt(15),
      I3 => transf_cnt(12),
      O => \state[6]_i_23_n_0\
    );
\state[6]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state2(16),
      O => \state[6]_i_26_n_0\
    );
\state[6]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => state21_in(16),
      I1 => state21_in(15),
      I2 => transf_cnt(15),
      O => \state[6]_i_28_n_0\
    );
\state[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state21_in(14),
      I1 => transf_cnt(14),
      I2 => transf_cnt(12),
      I3 => state21_in(12),
      I4 => transf_cnt(13),
      I5 => state21_in(13),
      O => \state[6]_i_29_n_0\
    );
\state[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A8AA"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state[6]_i_4_n_0\,
      I2 => \state[6]_i_5_n_0\,
      I3 => \^transf_cnt_reg[1]_0\,
      I4 => \state[6]_i_7_n_0\,
      I5 => state1,
      O => \state[6]_i_2__0_n_0\
    );
\state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(3),
      I3 => \state__0\(4),
      I4 => \state[6]_i_9_n_0\,
      I5 => \^q\(1),
      O => \p_0_in__0\(6)
    );
\state[6]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state20_in(11),
      I1 => transf_cnt(11),
      I2 => transf_cnt(9),
      I3 => state20_in(9),
      I4 => transf_cnt(10),
      I5 => state20_in(10),
      O => \state[6]_i_30_n_0\
    );
\state[6]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state20_in(8),
      I1 => transf_cnt(8),
      I2 => transf_cnt(7),
      I3 => state20_in(7),
      I4 => transf_cnt(6),
      I5 => state20_in(6),
      O => \state[6]_i_31_n_0\
    );
\state[6]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => transf_cnt(4),
      I1 => state20_in(4),
      I2 => transf_cnt(3),
      I3 => state20_in(3),
      I4 => state20_in(5),
      I5 => transf_cnt(5),
      O => \state[6]_i_32_n_0\
    );
\state[6]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28000028"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => transf_cnt(1),
      I2 => \data_cycles__0\(1),
      I3 => state20_in(2),
      I4 => transf_cnt(2),
      O => \state[6]_i_33_n_0\
    );
\state[6]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(15),
      I1 => \state_reg[6]_i_21_n_7\,
      I2 => \state_reg[6]_i_45_n_4\,
      I3 => transf_cnt(14),
      O => \state[6]_i_37_n_0\
    );
\state[6]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(13),
      I1 => \state_reg[6]_i_45_n_5\,
      I2 => \state_reg[6]_i_45_n_6\,
      I3 => transf_cnt(12),
      O => \state[6]_i_38_n_0\
    );
\state[6]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(11),
      I1 => \state_reg[6]_i_45_n_7\,
      I2 => \state_reg[6]_i_72_n_4\,
      I3 => transf_cnt(10),
      O => \state[6]_i_39_n_0\
    );
\state[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \drt_bit_reg_n_0_[1]\,
      I2 => \drt_bit_reg_n_0_[0]\,
      I3 => \drt_bit_reg_n_0_[2]\,
      I4 => \drt_bit_reg_n_0_[3]\,
      O => \state[6]_i_4_n_0\
    );
\state[6]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(9),
      I1 => \state_reg[6]_i_72_n_5\,
      I2 => \state_reg[6]_i_72_n_6\,
      I3 => transf_cnt(8),
      O => \state[6]_i_40_n_0\
    );
\state[6]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \state_reg[6]_i_21_n_7\,
      I1 => transf_cnt(15),
      I2 => \state_reg[6]_i_45_n_4\,
      I3 => transf_cnt(14),
      O => \state[6]_i_41_n_0\
    );
\state[6]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \state_reg[6]_i_45_n_5\,
      I1 => transf_cnt(13),
      I2 => \state_reg[6]_i_45_n_6\,
      I3 => transf_cnt(12),
      O => \state[6]_i_42_n_0\
    );
\state[6]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \state_reg[6]_i_45_n_7\,
      I1 => transf_cnt(11),
      I2 => \state_reg[6]_i_72_n_4\,
      I3 => transf_cnt(10),
      O => \state[6]_i_43_n_0\
    );
\state[6]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \state_reg[6]_i_72_n_5\,
      I1 => transf_cnt(9),
      I2 => \state_reg[6]_i_72_n_6\,
      I3 => transf_cnt(8),
      O => \state[6]_i_44_n_0\
    );
\state[6]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(15),
      I1 => state2(15),
      I2 => state2(14),
      I3 => transf_cnt(14),
      O => \state[6]_i_47_n_0\
    );
\state[6]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(13),
      I1 => state2(13),
      I2 => state2(12),
      I3 => transf_cnt(12),
      O => \state[6]_i_48_n_0\
    );
\state[6]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(11),
      I1 => state2(11),
      I2 => state2(10),
      I3 => transf_cnt(10),
      O => \state[6]_i_49_n_0\
    );
\state[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAABEAAFFFFBEAA"
    )
        port map (
      I0 => \state[6]_i_10_n_0\,
      I1 => d_write,
      I2 => d_read,
      I3 => \^q\(0),
      I4 => \state[6]_i_11_n_0\,
      I5 => state118_in,
      O => \state[6]_i_5_n_0\
    );
\state[6]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(9),
      I1 => state2(9),
      I2 => state2(8),
      I3 => transf_cnt(8),
      O => \state[6]_i_50_n_0\
    );
\state[6]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => state2(15),
      I1 => transf_cnt(15),
      I2 => state2(14),
      I3 => transf_cnt(14),
      O => \state[6]_i_51_n_0\
    );
\state[6]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => state2(13),
      I1 => transf_cnt(13),
      I2 => state2(12),
      I3 => transf_cnt(12),
      O => \state[6]_i_52_n_0\
    );
\state[6]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => state2(11),
      I1 => transf_cnt(11),
      I2 => state2(10),
      I3 => transf_cnt(10),
      O => \state[6]_i_53_n_0\
    );
\state[6]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => state2(9),
      I1 => transf_cnt(9),
      I2 => state2(8),
      I3 => transf_cnt(8),
      O => \state[6]_i_54_n_0\
    );
\state[6]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state21_in(11),
      I1 => transf_cnt(11),
      I2 => transf_cnt(10),
      I3 => state21_in(10),
      I4 => transf_cnt(9),
      I5 => state21_in(9),
      O => \state[6]_i_56_n_0\
    );
\state[6]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => state21_in(8),
      I1 => transf_cnt(8),
      I2 => transf_cnt(6),
      I3 => state21_in(6),
      I4 => transf_cnt(7),
      I5 => state21_in(7),
      O => \state[6]_i_57_n_0\
    );
\state[6]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => transf_cnt(5),
      I1 => state21_in(5),
      I2 => transf_cnt(3),
      I3 => state21_in(3),
      I4 => state21_in(4),
      I5 => transf_cnt(4),
      O => \state[6]_i_58_n_0\
    );
\state[6]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => transf_cnt(2),
      I1 => state21_in(2),
      I2 => transf_cnt(0),
      I3 => state21_in(1),
      I4 => transf_cnt(1),
      O => \state[6]_i_59_n_0\
    );
\state[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \state[6]_i_13_n_0\,
      I1 => \state[6]_i_14_n_0\,
      I2 => transf_cnt(1),
      I3 => transf_cnt(2),
      I4 => transf_cnt(4),
      I5 => transf_cnt(3),
      O => \^transf_cnt_reg[1]_0\
    );
\state[6]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(7),
      I1 => \state_reg[6]_i_72_n_7\,
      I2 => \state_reg[6]_i_86_n_4\,
      I3 => transf_cnt(6),
      O => \state[6]_i_64_n_0\
    );
\state[6]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(5),
      I1 => \state_reg[6]_i_86_n_5\,
      I2 => \state_reg[6]_i_86_n_6\,
      I3 => transf_cnt(4),
      O => \state[6]_i_65_n_0\
    );
\state[6]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(3),
      I1 => \state_reg[6]_i_86_n_7\,
      I2 => \data_cycles__0\(2),
      I3 => transf_cnt(2),
      O => \state[6]_i_66_n_0\
    );
\state[6]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_cycles__0\(1),
      I1 => transf_cnt(1),
      O => \state[6]_i_67_n_0\
    );
\state[6]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \state_reg[6]_i_72_n_7\,
      I1 => transf_cnt(7),
      I2 => \state_reg[6]_i_86_n_4\,
      I3 => transf_cnt(6),
      O => \state[6]_i_68_n_0\
    );
\state[6]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \state_reg[6]_i_86_n_5\,
      I1 => transf_cnt(5),
      I2 => \state_reg[6]_i_86_n_6\,
      I3 => transf_cnt(4),
      O => \state[6]_i_69_n_0\
    );
\state[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state_reg[6]_i_15_n_3\,
      I2 => \state_reg[6]_i_16_n_2\,
      I3 => \^co\(0),
      O => \state[6]_i_7_n_0\
    );
\state[6]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \state_reg[6]_i_86_n_7\,
      I1 => transf_cnt(3),
      I2 => \data_cycles__0\(2),
      I3 => transf_cnt(2),
      O => \state[6]_i_70_n_0\
    );
\state[6]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => \data_cycles__0\(1),
      I2 => transf_cnt(1),
      O => \state[6]_i_71_n_0\
    );
\state[6]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(7),
      I1 => state2(7),
      I2 => state2(6),
      I3 => transf_cnt(6),
      O => \state[6]_i_73_n_0\
    );
\state[6]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"444D"
    )
        port map (
      I0 => transf_cnt(5),
      I1 => state2(5),
      I2 => transf_cnt(4),
      I3 => \data_cycles__0\(4),
      O => \state[6]_i_74_n_0\
    );
\state[6]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => transf_cnt(3),
      I1 => \data_cycles__0\(3),
      I2 => \data_cycles__0\(2),
      I3 => transf_cnt(2),
      O => \state[6]_i_75_n_0\
    );
\state[6]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => transf_cnt(1),
      I2 => \data_cycles__0\(1),
      O => \state[6]_i_76_n_0\
    );
\state[6]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => state2(7),
      I1 => transf_cnt(7),
      I2 => state2(6),
      I3 => transf_cnt(6),
      O => \state[6]_i_77_n_0\
    );
\state[6]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \data_cycles__0\(4),
      I1 => transf_cnt(4),
      I2 => state2(5),
      I3 => transf_cnt(5),
      O => \state[6]_i_78_n_0\
    );
\state[6]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_cycles__0\(2),
      I1 => transf_cnt(2),
      I2 => \data_cycles__0\(3),
      I3 => transf_cnt(3),
      O => \state[6]_i_79_n_0\
    );
\state[6]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => \data_cycles__0\(1),
      I2 => transf_cnt(1),
      O => \state[6]_i_80_n_0\
    );
\state[6]_i_85\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(4),
      O => \state[6]_i_85_n_0\
    );
\state[6]_i_87\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(4),
      O => \state[6]_i_87_n_0\
    );
\state[6]_i_88\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(1),
      O => \state[6]_i_88_n_0\
    );
\state[6]_i_89\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(4),
      O => \state[6]_i_89_n_0\
    );
\state[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(6),
      I1 => \^q\(0),
      O => \state[6]_i_9_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \state[6]_i_2__0_n_0\,
      D => \p_0_in__0\(0),
      Q => \^q\(0),
      S => \state_reg[0]_0\(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[6]_i_2__0_n_0\,
      D => \p_0_in__0\(1),
      Q => \state__0\(1),
      R => \state_reg[0]_0\(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[6]_i_2__0_n_0\,
      D => \p_0_in__0\(2),
      Q => \state__0\(2),
      R => \state_reg[0]_0\(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[6]_i_2__0_n_0\,
      D => \p_0_in__0\(3),
      Q => \state__0\(3),
      R => \state_reg[0]_0\(0)
    );
\state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[6]_i_2__0_n_0\,
      D => \p_0_in__0\(4),
      Q => \state__0\(4),
      R => \state_reg[0]_0\(0)
    );
\state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[6]_i_2__0_n_0\,
      D => \p_0_in__0\(5),
      Q => \^q\(1),
      R => \state_reg[0]_0\(0)
    );
\state_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \state[6]_i_2__0_n_0\,
      D => \p_0_in__0\(6),
      Q => \state__0\(6),
      R => \state_reg[0]_0\(0)
    );
\state_reg[6]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_20_n_0\,
      CO(3 downto 1) => \NLW_state_reg[6]_i_12_CO_UNCONNECTED\(3 downto 1),
      CO(0) => state118_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \state_reg[6]_i_21_n_2\,
      O(3 downto 0) => \NLW_state_reg[6]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \state[6]_i_22_n_0\
    );
\state_reg[6]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_24_n_0\,
      CO(3 downto 1) => \NLW_state_reg[6]_i_15_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \state_reg[6]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => state2(16),
      O(3 downto 0) => \NLW_state_reg[6]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \state[6]_i_26_n_0\
    );
\state_reg[6]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_27_n_0\,
      CO(3 downto 2) => \NLW_state_reg[6]_i_16_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state_reg[6]_i_16_n_2\,
      CO(0) => \state_reg[6]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_reg[6]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \state[6]_i_28_n_0\,
      S(0) => \state[6]_i_29_n_0\
    );
\state_reg[6]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[6]_i_17_n_0\,
      CO(2) => \state_reg[6]_i_17_n_1\,
      CO(1) => \state_reg[6]_i_17_n_2\,
      CO(0) => \state_reg[6]_i_17_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_reg[6]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[6]_i_30_n_0\,
      S(2) => \state[6]_i_31_n_0\,
      S(1) => \state[6]_i_32_n_0\,
      S(0) => \state[6]_i_33_n_0\
    );
\state_reg[6]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_36_n_0\,
      CO(3) => \state_reg[6]_i_20_n_0\,
      CO(2) => \state_reg[6]_i_20_n_1\,
      CO(1) => \state_reg[6]_i_20_n_2\,
      CO(0) => \state_reg[6]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \state[6]_i_37_n_0\,
      DI(2) => \state[6]_i_38_n_0\,
      DI(1) => \state[6]_i_39_n_0\,
      DI(0) => \state[6]_i_40_n_0\,
      O(3 downto 0) => \NLW_state_reg[6]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[6]_i_41_n_0\,
      S(2) => \state[6]_i_42_n_0\,
      S(1) => \state[6]_i_43_n_0\,
      S(0) => \state[6]_i_44_n_0\
    );
\state_reg[6]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_45_n_0\,
      CO(3 downto 2) => \NLW_state_reg[6]_i_21_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state_reg[6]_i_21_n_2\,
      CO(0) => \NLW_state_reg[6]_i_21_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_state_reg[6]_i_21_O_UNCONNECTED\(3 downto 1),
      O(0) => \state_reg[6]_i_21_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \data_cycles__0\(15)
    );
\state_reg[6]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_46_n_0\,
      CO(3) => \state_reg[6]_i_24_n_0\,
      CO(2) => \state_reg[6]_i_24_n_1\,
      CO(1) => \state_reg[6]_i_24_n_2\,
      CO(0) => \state_reg[6]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \state[6]_i_47_n_0\,
      DI(2) => \state[6]_i_48_n_0\,
      DI(1) => \state[6]_i_49_n_0\,
      DI(0) => \state[6]_i_50_n_0\,
      O(3 downto 0) => \NLW_state_reg[6]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[6]_i_51_n_0\,
      S(2) => \state[6]_i_52_n_0\,
      S(1) => \state[6]_i_53_n_0\,
      S(0) => \state[6]_i_54_n_0\
    );
\state_reg[6]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_55_n_0\,
      CO(3) => state2(16),
      CO(2) => \NLW_state_reg[6]_i_25_CO_UNCONNECTED\(2),
      CO(1) => \state_reg[6]_i_25_n_2\,
      CO(0) => \state_reg[6]_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_state_reg[6]_i_25_O_UNCONNECTED\(3),
      O(2 downto 0) => state2(15 downto 13),
      S(3) => '1',
      S(2 downto 0) => \data_cycles__0\(15 downto 13)
    );
\state_reg[6]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[6]_i_27_n_0\,
      CO(2) => \state_reg[6]_i_27_n_1\,
      CO(1) => \state_reg[6]_i_27_n_2\,
      CO(0) => \state_reg[6]_i_27_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_reg[6]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[6]_i_56_n_0\,
      S(2) => \state[6]_i_57_n_0\,
      S(1) => \state[6]_i_58_n_0\,
      S(0) => \state[6]_i_59_n_0\
    );
\state_reg[6]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_35_n_0\,
      CO(3) => \NLW_state_reg[6]_i_34_CO_UNCONNECTED\(3),
      CO(2) => state20_in(16),
      CO(1) => \NLW_state_reg[6]_i_34_CO_UNCONNECTED\(1),
      CO(0) => \state_reg[6]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_state_reg[6]_i_34_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => state20_in(15 downto 14),
      S(3 downto 2) => B"01",
      S(1 downto 0) => \data_cycles__0\(15 downto 14)
    );
\state_reg[6]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_62_n_0\,
      CO(3) => \state_reg[6]_i_35_n_0\,
      CO(2) => \state_reg[6]_i_35_n_1\,
      CO(1) => \state_reg[6]_i_35_n_2\,
      CO(0) => \state_reg[6]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => state20_in(13 downto 10),
      S(3 downto 0) => \data_cycles__0\(13 downto 10)
    );
\state_reg[6]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[6]_i_36_n_0\,
      CO(2) => \state_reg[6]_i_36_n_1\,
      CO(1) => \state_reg[6]_i_36_n_2\,
      CO(0) => \state_reg[6]_i_36_n_3\,
      CYINIT => '1',
      DI(3) => \state[6]_i_64_n_0\,
      DI(2) => \state[6]_i_65_n_0\,
      DI(1) => \state[6]_i_66_n_0\,
      DI(0) => \state[6]_i_67_n_0\,
      O(3 downto 0) => \NLW_state_reg[6]_i_36_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[6]_i_68_n_0\,
      S(2) => \state[6]_i_69_n_0\,
      S(1) => \state[6]_i_70_n_0\,
      S(0) => \state[6]_i_71_n_0\
    );
\state_reg[6]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_72_n_0\,
      CO(3) => \state_reg[6]_i_45_n_0\,
      CO(2) => \state_reg[6]_i_45_n_1\,
      CO(1) => \state_reg[6]_i_45_n_2\,
      CO(0) => \state_reg[6]_i_45_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state_reg[6]_i_45_n_4\,
      O(2) => \state_reg[6]_i_45_n_5\,
      O(1) => \state_reg[6]_i_45_n_6\,
      O(0) => \state_reg[6]_i_45_n_7\,
      S(3 downto 0) => \data_cycles__0\(14 downto 11)
    );
\state_reg[6]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[6]_i_46_n_0\,
      CO(2) => \state_reg[6]_i_46_n_1\,
      CO(1) => \state_reg[6]_i_46_n_2\,
      CO(0) => \state_reg[6]_i_46_n_3\,
      CYINIT => '1',
      DI(3) => \state[6]_i_73_n_0\,
      DI(2) => \state[6]_i_74_n_0\,
      DI(1) => \state[6]_i_75_n_0\,
      DI(0) => \state[6]_i_76_n_0\,
      O(3 downto 0) => \NLW_state_reg[6]_i_46_O_UNCONNECTED\(3 downto 0),
      S(3) => \state[6]_i_77_n_0\,
      S(2) => \state[6]_i_78_n_0\,
      S(1) => \state[6]_i_79_n_0\,
      S(0) => \state[6]_i_80_n_0\
    );
\state_reg[6]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_81_n_0\,
      CO(3) => \state_reg[6]_i_55_n_0\,
      CO(2) => \state_reg[6]_i_55_n_1\,
      CO(1) => \state_reg[6]_i_55_n_2\,
      CO(0) => \state_reg[6]_i_55_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => state2(12 downto 9),
      S(3 downto 0) => \data_cycles__0\(12 downto 9)
    );
\state_reg[6]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_61_n_0\,
      CO(3 downto 1) => \NLW_state_reg[6]_i_60_CO_UNCONNECTED\(3 downto 1),
      CO(0) => state21_in(16),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_reg[6]_i_60_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\state_reg[6]_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_82_n_0\,
      CO(3) => \state_reg[6]_i_61_n_0\,
      CO(2) => \state_reg[6]_i_61_n_1\,
      CO(1) => \state_reg[6]_i_61_n_2\,
      CO(0) => \state_reg[6]_i_61_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => state21_in(15 downto 12),
      S(3 downto 0) => \data_cycles__0\(15 downto 12)
    );
\state_reg[6]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_63_n_0\,
      CO(3) => \state_reg[6]_i_62_n_0\,
      CO(2) => \state_reg[6]_i_62_n_1\,
      CO(1) => \state_reg[6]_i_62_n_2\,
      CO(0) => \state_reg[6]_i_62_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => state20_in(9 downto 6),
      S(3 downto 0) => \data_cycles__0\(9 downto 6)
    );
\state_reg[6]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[6]_i_63_n_0\,
      CO(2) => \state_reg[6]_i_63_n_1\,
      CO(1) => \state_reg[6]_i_63_n_2\,
      CO(0) => \state_reg[6]_i_63_n_3\,
      CYINIT => \data_cycles__0\(1),
      DI(3) => '0',
      DI(2) => \data_cycles__0\(4),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => state20_in(5 downto 2),
      S(3) => \data_cycles__0\(5),
      S(2) => \state[6]_i_85_n_0\,
      S(1 downto 0) => \data_cycles__0\(3 downto 2)
    );
\state_reg[6]_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_86_n_0\,
      CO(3) => \state_reg[6]_i_72_n_0\,
      CO(2) => \state_reg[6]_i_72_n_1\,
      CO(1) => \state_reg[6]_i_72_n_2\,
      CO(0) => \state_reg[6]_i_72_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state_reg[6]_i_72_n_4\,
      O(2) => \state_reg[6]_i_72_n_5\,
      O(1) => \state_reg[6]_i_72_n_6\,
      O(0) => \state_reg[6]_i_72_n_7\,
      S(3 downto 0) => \data_cycles__0\(10 downto 7)
    );
\state_reg[6]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_17_n_0\,
      CO(3 downto 2) => \NLW_state_reg[6]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => state1,
      CO(0) => \state_reg[6]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_reg[6]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \state[6]_i_18_n_0\,
      S(0) => \state[6]_i_19_n_0\
    );
\state_reg[6]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[6]_i_81_n_0\,
      CO(2) => \state_reg[6]_i_81_n_1\,
      CO(1) => \state_reg[6]_i_81_n_2\,
      CO(0) => \state_reg[6]_i_81_n_3\,
      CYINIT => \data_cycles__0\(4),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => state2(8 downto 5),
      S(3 downto 0) => \data_cycles__0\(8 downto 5)
    );
\state_reg[6]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_83_n_0\,
      CO(3) => \state_reg[6]_i_82_n_0\,
      CO(2) => \state_reg[6]_i_82_n_1\,
      CO(1) => \state_reg[6]_i_82_n_2\,
      CO(0) => \state_reg[6]_i_82_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => state21_in(11 downto 8),
      S(3 downto 0) => \data_cycles__0\(11 downto 8)
    );
\state_reg[6]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \state_reg[6]_i_84_n_0\,
      CO(3) => \state_reg[6]_i_83_n_0\,
      CO(2) => \state_reg[6]_i_83_n_1\,
      CO(1) => \state_reg[6]_i_83_n_2\,
      CO(0) => \state_reg[6]_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_cycles__0\(4),
      O(3 downto 0) => state21_in(7 downto 4),
      S(3 downto 1) => \data_cycles__0\(7 downto 5),
      S(0) => \state[6]_i_87_n_0\
    );
\state_reg[6]_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[6]_i_84_n_0\,
      CO(2) => \state_reg[6]_i_84_n_1\,
      CO(1) => \state_reg[6]_i_84_n_2\,
      CO(0) => \state_reg[6]_i_84_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_cycles__0\(1),
      DI(0) => '0',
      O(3 downto 1) => state21_in(3 downto 1),
      O(0) => \NLW_state_reg[6]_i_84_O_UNCONNECTED\(0),
      S(3 downto 2) => \data_cycles__0\(3 downto 2),
      S(1) => \state[6]_i_88_n_0\,
      S(0) => '0'
    );
\state_reg[6]_i_86\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state_reg[6]_i_86_n_0\,
      CO(2) => \state_reg[6]_i_86_n_1\,
      CO(1) => \state_reg[6]_i_86_n_2\,
      CO(0) => \state_reg[6]_i_86_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_cycles__0\(4),
      DI(0) => '0',
      O(3) => \state_reg[6]_i_86_n_4\,
      O(2) => \state_reg[6]_i_86_n_5\,
      O(1) => \state_reg[6]_i_86_n_6\,
      O(0) => \state_reg[6]_i_86_n_7\,
      S(3 downto 2) => \data_cycles__0\(6 downto 5),
      S(1) => \state[6]_i_89_n_0\,
      S(0) => \data_cycles__0\(3)
    );
\transf_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \state__0\(4),
      O => \transf_cnt[0]_i_1_n_0\
    );
\transf_cnt[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in20(10),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \state__0\(4),
      O => \transf_cnt__0\(10)
    );
\transf_cnt[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in20(11),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \state__0\(4),
      O => \transf_cnt__0\(11)
    );
\transf_cnt[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in20(12),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \state__0\(4),
      O => \transf_cnt__0\(12)
    );
\transf_cnt[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in20(13),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \state__0\(4),
      O => \transf_cnt__0\(13)
    );
\transf_cnt[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in20(14),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \state__0\(4),
      O => \transf_cnt__0\(14)
    );
\transf_cnt[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080808088"
    )
        port map (
      I0 => clock_posedge,
      I1 => \transf_cnt[15]_i_3_n_0\,
      I2 => \transf_cnt[15]_i_4_n_0\,
      I3 => \^q\(0),
      I4 => \state__0\(1),
      I5 => \transf_cnt[15]_i_5_n_0\,
      O => \transf_cnt[15]_i_1_n_0\
    );
\transf_cnt[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in20(15),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \state__0\(4),
      O => \transf_cnt__0\(15)
    );
\transf_cnt[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(3),
      O => \transf_cnt[15]_i_3_n_0\
    );
\transf_cnt[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010004"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \^q\(0),
      I2 => \state__0\(6),
      I3 => \^q\(1),
      I4 => \state__0\(1),
      O => \transf_cnt[15]_i_4_n_0\
    );
\transf_cnt[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBE8EB"
    )
        port map (
      I0 => \state__0\(4),
      I1 => \^q\(1),
      I2 => \state__0\(6),
      I3 => \^dat_dat_reg_reg[0]_0\(0),
      I4 => \transf_cnt[15]_i_7_n_0\,
      O => \transf_cnt[15]_i_5_n_0\
    );
\transf_cnt[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state[5]_i_2__0_n_0\,
      I1 => \state__0\(4),
      O => \transf_cnt[15]_i_7_n_0\
    );
\transf_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in20(1),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \state__0\(4),
      O => \transf_cnt__0\(1)
    );
\transf_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in20(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \state__0\(4),
      O => \transf_cnt__0\(2)
    );
\transf_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in20(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \state__0\(4),
      O => \transf_cnt__0\(3)
    );
\transf_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in20(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \state__0\(4),
      O => \transf_cnt__0\(4)
    );
\transf_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in20(5),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \state__0\(4),
      O => \transf_cnt__0\(5)
    );
\transf_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in20(6),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \state__0\(4),
      O => \transf_cnt__0\(6)
    );
\transf_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in20(7),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \state__0\(4),
      O => \transf_cnt__0\(7)
    );
\transf_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in20(8),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \state__0\(4),
      O => \transf_cnt__0\(8)
    );
\transf_cnt[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => in20(9),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \state__0\(4),
      O => \transf_cnt__0\(9)
    );
\transf_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt[0]_i_1_n_0\,
      Q => transf_cnt(0),
      R => reset05_out
    );
\transf_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(10),
      Q => transf_cnt(10),
      R => reset05_out
    );
\transf_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(11),
      Q => transf_cnt(11),
      R => reset05_out
    );
\transf_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(12),
      Q => transf_cnt(12),
      R => reset05_out
    );
\transf_cnt_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \transf_cnt_reg[8]_i_2_n_0\,
      CO(3) => \transf_cnt_reg[12]_i_2_n_0\,
      CO(2) => \transf_cnt_reg[12]_i_2_n_1\,
      CO(1) => \transf_cnt_reg[12]_i_2_n_2\,
      CO(0) => \transf_cnt_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in20(12 downto 9),
      S(3 downto 0) => transf_cnt(12 downto 9)
    );
\transf_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(13),
      Q => transf_cnt(13),
      R => reset05_out
    );
\transf_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(14),
      Q => transf_cnt(14),
      R => reset05_out
    );
\transf_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(15),
      Q => transf_cnt(15),
      R => reset05_out
    );
\transf_cnt_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \transf_cnt_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_transf_cnt_reg[15]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \transf_cnt_reg[15]_i_6_n_2\,
      CO(0) => \transf_cnt_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_transf_cnt_reg[15]_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => in20(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => transf_cnt(15 downto 13)
    );
\transf_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(1),
      Q => transf_cnt(1),
      R => reset05_out
    );
\transf_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(2),
      Q => transf_cnt(2),
      R => reset05_out
    );
\transf_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(3),
      Q => transf_cnt(3),
      R => reset05_out
    );
\transf_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(4),
      Q => transf_cnt(4),
      R => reset05_out
    );
\transf_cnt_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \transf_cnt_reg[4]_i_2_n_0\,
      CO(2) => \transf_cnt_reg[4]_i_2_n_1\,
      CO(1) => \transf_cnt_reg[4]_i_2_n_2\,
      CO(0) => \transf_cnt_reg[4]_i_2_n_3\,
      CYINIT => transf_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in20(4 downto 1),
      S(3 downto 0) => transf_cnt(4 downto 1)
    );
\transf_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(5),
      Q => transf_cnt(5),
      R => reset05_out
    );
\transf_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(6),
      Q => transf_cnt(6),
      R => reset05_out
    );
\transf_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(7),
      Q => transf_cnt(7),
      R => reset05_out
    );
\transf_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(8),
      Q => transf_cnt(8),
      R => reset05_out
    );
\transf_cnt_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \transf_cnt_reg[4]_i_2_n_0\,
      CO(3) => \transf_cnt_reg[8]_i_2_n_0\,
      CO(2) => \transf_cnt_reg[8]_i_2_n_1\,
      CO(1) => \transf_cnt_reg[8]_i_2_n_2\,
      CO(0) => \transf_cnt_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in20(8 downto 5),
      S(3 downto 0) => transf_cnt(8 downto 5)
    );
\transf_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \transf_cnt[15]_i_1_n_0\,
      D => \transf_cnt__0\(9),
      Q => transf_cnt(9),
      R => reset05_out
    );
we_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => we_reg_i_6_n_1,
      I1 => rd2(15),
      I2 => transf_cnt(15),
      O => we_i_10_n_0
    );
we_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => transf_cnt(12),
      I1 => rd2(12),
      I2 => transf_cnt(13),
      I3 => rd2(13),
      I4 => rd2(14),
      I5 => transf_cnt(14),
      O => we_i_11_n_0
    );
we_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(15),
      O => we_i_13_n_0
    );
we_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(14),
      O => we_i_14_n_0
    );
we_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \data_cycles__0\(15),
      I1 => transf_cnt(15),
      O => we_i_16_n_0
    );
we_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \data_cycles__0\(14),
      I1 => transf_cnt(14),
      I2 => transf_cnt(12),
      I3 => \data_cycles__0\(12),
      I4 => transf_cnt(13),
      I5 => \data_cycles__0\(13),
      O => we_i_17_n_0
    );
we_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => transf_cnt(10),
      I1 => rd2(10),
      I2 => transf_cnt(11),
      I3 => rd2(11),
      I4 => rd2(9),
      I5 => transf_cnt(9),
      O => we_i_18_n_0
    );
we_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => transf_cnt(6),
      I1 => rd2(6),
      I2 => transf_cnt(7),
      I3 => rd2(7),
      I4 => rd2(8),
      I5 => transf_cnt(8),
      O => we_i_19_n_0
    );
we_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => transf_cnt(4),
      I1 => rd2(4),
      I2 => transf_cnt(5),
      I3 => rd2(5),
      I4 => rd2(3),
      I5 => transf_cnt(3),
      O => we_i_20_n_0
    );
we_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28000028"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => transf_cnt(1),
      I2 => \data_cycles__0\(1),
      I3 => rd2(2),
      I4 => transf_cnt(2),
      O => we_i_21_n_0
    );
we_i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(13),
      O => we_i_23_n_0
    );
we_i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(12),
      O => we_i_24_n_0
    );
we_i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(11),
      O => we_i_25_n_0
    );
we_i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(10),
      O => we_i_26_n_0
    );
we_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => transf_cnt(10),
      I1 => \data_cycles__0\(10),
      I2 => transf_cnt(11),
      I3 => \data_cycles__0\(11),
      I4 => \data_cycles__0\(9),
      I5 => transf_cnt(9),
      O => we_i_27_n_0
    );
we_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \data_cycles__0\(8),
      I1 => transf_cnt(8),
      I2 => transf_cnt(6),
      I3 => \data_cycles__0\(6),
      I4 => transf_cnt(7),
      I5 => \data_cycles__0\(7),
      O => we_i_28_n_0
    );
we_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => transf_cnt(5),
      I1 => \data_cycles__0\(5),
      I2 => transf_cnt(4),
      I3 => \data_cycles__0\(4),
      I4 => \data_cycles__0\(3),
      I5 => transf_cnt(3),
      O => we_i_29_n_0
    );
we_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \state[5]_i_7_n_0\,
      I1 => \blkcnt_reg_reg_n_0_[10]\,
      I2 => \blkcnt_reg_reg_n_0_[9]\,
      I3 => \blkcnt_reg_reg_n_0_[11]\,
      I4 => \blkcnt_reg_reg_n_0_[8]\,
      I5 => we_i_7_n_0,
      O => \blkcnt_reg_reg[10]_0\
    );
we_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => transf_cnt(0),
      I1 => transf_cnt(2),
      I2 => \data_cycles__0\(2),
      I3 => transf_cnt(1),
      I4 => \data_cycles__0\(1),
      O => we_i_30_n_0
    );
we_i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(9),
      O => we_i_32_n_0
    );
we_i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(8),
      O => we_i_33_n_0
    );
we_i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(7),
      O => we_i_34_n_0
    );
we_i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(6),
      O => we_i_35_n_0
    );
we_i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(5),
      O => we_i_36_n_0
    );
we_i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(4),
      O => we_i_37_n_0
    );
we_i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(3),
      O => we_i_38_n_0
    );
we_i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_cycles__0\(2),
      O => we_i_39_n_0
    );
we_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A002A002A000A00"
    )
        port map (
      I0 => \state[5]_i_3_n_0\,
      I1 => \^q\(0),
      I2 => \state__0\(6),
      I3 => clock_posedge,
      I4 => state15_in,
      I5 => state122_in,
      O => we8_out
    );
we_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \blkcnt_reg_reg_n_0_[1]\,
      I1 => \blkcnt_reg_reg_n_0_[3]\,
      I2 => \blkcnt_reg_reg_n_0_[0]\,
      I3 => \blkcnt_reg_reg_n_0_[2]\,
      I4 => \state[5]_i_5_n_0\,
      O => we_i_7_n_0
    );
we_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => we_reg_0,
      Q => \^rx_fifo_we\,
      R => reset05_out
    );
we_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => we_reg_i_22_n_0,
      CO(3) => we_reg_i_12_n_0,
      CO(2) => we_reg_i_12_n_1,
      CO(1) => we_reg_i_12_n_2,
      CO(0) => we_reg_i_12_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \data_cycles__0\(13 downto 10),
      O(3 downto 0) => rd2(13 downto 10),
      S(3) => we_i_23_n_0,
      S(2) => we_i_24_n_0,
      S(1) => we_i_25_n_0,
      S(0) => we_i_26_n_0
    );
we_reg_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => we_reg_i_15_n_0,
      CO(2) => we_reg_i_15_n_1,
      CO(1) => we_reg_i_15_n_2,
      CO(0) => we_reg_i_15_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_we_reg_i_15_O_UNCONNECTED(3 downto 0),
      S(3) => we_i_27_n_0,
      S(2) => we_i_28_n_0,
      S(1) => we_i_29_n_0,
      S(0) => we_i_30_n_0
    );
we_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => we_reg_i_5_n_0,
      CO(3) => NLW_we_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => \data_cycles_reg[15]_0\(0),
      CO(1) => we_reg_i_2_n_2,
      CO(0) => we_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_we_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => we_reg_i_6_n_1,
      S(1) => we_reg_i_6_n_1,
      S(0) => we_reg_i_6_n_1
    );
we_reg_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => we_reg_i_31_n_0,
      CO(3) => we_reg_i_22_n_0,
      CO(2) => we_reg_i_22_n_1,
      CO(1) => we_reg_i_22_n_2,
      CO(0) => we_reg_i_22_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \data_cycles__0\(9 downto 6),
      O(3 downto 0) => rd2(9 downto 6),
      S(3) => we_i_32_n_0,
      S(2) => we_i_33_n_0,
      S(1) => we_i_34_n_0,
      S(0) => we_i_35_n_0
    );
we_reg_i_31: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => we_reg_i_31_n_0,
      CO(2) => we_reg_i_31_n_1,
      CO(1) => we_reg_i_31_n_2,
      CO(0) => we_reg_i_31_n_3,
      CYINIT => \data_cycles__0\(1),
      DI(3 downto 0) => \data_cycles__0\(5 downto 2),
      O(3 downto 0) => rd2(5 downto 2),
      S(3) => we_i_36_n_0,
      S(2) => we_i_37_n_0,
      S(1) => we_i_38_n_0,
      S(0) => we_i_39_n_0
    );
we_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => we_reg_i_9_n_0,
      CO(3) => we_reg_i_5_n_0,
      CO(2) => we_reg_i_5_n_1,
      CO(1) => we_reg_i_5_n_2,
      CO(0) => we_reg_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_we_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => we_reg_i_6_n_1,
      S(2) => we_reg_i_6_n_1,
      S(1) => we_i_10_n_0,
      S(0) => we_i_11_n_0
    );
we_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => we_reg_i_12_n_0,
      CO(3) => NLW_we_reg_i_6_CO_UNCONNECTED(3),
      CO(2) => we_reg_i_6_n_1,
      CO(1) => NLW_we_reg_i_6_CO_UNCONNECTED(1),
      CO(0) => we_reg_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \data_cycles__0\(15 downto 14),
      O(3 downto 2) => NLW_we_reg_i_6_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => rd2(15 downto 14),
      S(3 downto 2) => B"01",
      S(1) => we_i_13_n_0,
      S(0) => we_i_14_n_0
    );
we_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => we_reg_i_15_n_0,
      CO(3 downto 2) => NLW_we_reg_i_8_CO_UNCONNECTED(3 downto 2),
      CO(1) => state122_in,
      CO(0) => we_reg_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_we_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => we_i_16_n_0,
      S(0) => we_i_17_n_0
    );
we_reg_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => we_reg_i_9_n_0,
      CO(2) => we_reg_i_9_n_1,
      CO(1) => we_reg_i_9_n_2,
      CO(0) => we_reg_i_9_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_we_reg_i_9_O_UNCONNECTED(3 downto 0),
      S(3) => we_i_18_n_0,
      S(2) => we_i_19_n_0,
      S(1) => we_i_20_n_0,
      S(0) => we_i_21_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_SD_0_sdc_controller is
  port (
    s_axi_bvalid_reg_0 : out STD_LOGIC;
    fifo_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awvalid_reg_0 : out STD_LOGIC;
    m_axi_awlen : out STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sdio_clk : out STD_LOGIC;
    sdio_reset_reg_0 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_wvalid_reg_0 : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_wlast_reg_0 : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_rvalid_reg_0 : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    sdio_cmd : inout STD_LOGIC;
    sdio_dat : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    clock : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    sdio_cd : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    async_resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of riscv_SD_0_sdc_controller : entity is "sdc_controller";
end riscv_SD_0_sdc_controller;

architecture STRUCTURE of riscv_SD_0_sdc_controller is
  signal argument_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \argument_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \argument_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \argument_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \argument_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \argument_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \block_count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \block_count_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \block_count_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \block_size_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \block_size_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \clock_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \clock_cnt[7]_i_10_n_0\ : STD_LOGIC;
  signal \clock_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \clock_cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal \clock_cnt[7]_i_9_n_0\ : STD_LOGIC;
  signal clock_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal clock_data_in_i_2_n_0 : STD_LOGIC;
  signal clock_data_in_i_3_n_0 : STD_LOGIC;
  signal clock_data_in_reg_n_0 : STD_LOGIC;
  signal clock_divider_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \clock_divider_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal clock_posedge : STD_LOGIC;
  signal clock_posedge1_carry_i_1_n_0 : STD_LOGIC;
  signal clock_posedge1_carry_i_2_n_0 : STD_LOGIC;
  signal clock_posedge1_carry_i_3_n_0 : STD_LOGIC;
  signal clock_posedge1_carry_i_4_n_0 : STD_LOGIC;
  signal clock_posedge1_carry_i_5_n_0 : STD_LOGIC;
  signal clock_posedge1_carry_i_6_n_0 : STD_LOGIC;
  signal clock_posedge1_carry_i_7_n_0 : STD_LOGIC;
  signal clock_posedge1_carry_i_8_n_0 : STD_LOGIC;
  signal clock_posedge1_carry_n_0 : STD_LOGIC;
  signal clock_posedge1_carry_n_1 : STD_LOGIC;
  signal clock_posedge1_carry_n_2 : STD_LOGIC;
  signal clock_posedge1_carry_n_3 : STD_LOGIC;
  signal clock_state_reg_n_0 : STD_LOGIC;
  signal cmd : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal cmd_crc_ok : STD_LOGIC;
  signal cmd_finish : STD_LOGIC;
  signal cmd_index_ok : STD_LOGIC;
  signal \cmd_int_enable_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_int_enable_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_int_enable_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_int_enable_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \cmd_int_enable_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \cmd_int_enable_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \cmd_int_enable_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \cmd_int_enable_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal cmd_int_rst_i_1_n_0 : STD_LOGIC;
  signal cmd_int_rst_i_2_n_0 : STD_LOGIC;
  signal cmd_int_rst_i_3_n_0 : STD_LOGIC;
  signal cmd_int_rst_reg_n_0 : STD_LOGIC;
  signal cmd_int_status_reg : STD_LOGIC_VECTOR ( 2 to 2 );
  signal cmd_o0_out : STD_LOGIC;
  signal cmd_o_i_1_n_0 : STD_LOGIC;
  signal cmd_response : STD_LOGIC_VECTOR ( 119 downto 0 );
  signal cmd_serial_host0_n_137 : STD_LOGIC;
  signal cmd_serial_host0_n_140 : STD_LOGIC;
  signal cmd_serial_host0_n_141 : STD_LOGIC;
  signal cmd_serial_host0_n_142 : STD_LOGIC;
  signal cmd_serial_host0_n_143 : STD_LOGIC;
  signal cmd_serial_host0_n_144 : STD_LOGIC;
  signal cmd_serial_host0_n_145 : STD_LOGIC;
  signal cmd_serial_host0_n_146 : STD_LOGIC;
  signal cmd_serial_host0_n_148 : STD_LOGIC;
  signal cmd_serial_host0_n_150 : STD_LOGIC;
  signal cmd_serial_host0_n_151 : STD_LOGIC;
  signal cmd_serial_host0_n_152 : STD_LOGIC;
  signal cmd_serial_host0_n_153 : STD_LOGIC;
  signal cmd_serial_host0_n_155 : STD_LOGIC;
  signal cmd_serial_host0_n_156 : STD_LOGIC;
  signal cmd_serial_host0_n_16 : STD_LOGIC;
  signal cmd_serial_host0_n_2 : STD_LOGIC;
  signal cmd_serial_host0_n_3 : STD_LOGIC;
  signal cmd_serial_host0_n_6 : STD_LOGIC;
  signal cmd_serial_host0_n_7 : STD_LOGIC;
  signal cmd_serial_host0_n_9 : STD_LOGIC;
  signal cmd_setting : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cmd_start_i_1_n_0 : STD_LOGIC;
  signal cmd_start_reg_n_0 : STD_LOGIC;
  signal cmd_start_tx : STD_LOGIC;
  signal cmd_timeout_reg : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \cmd_timeout_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_timeout_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_timeout_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \command_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \command_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \command_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal controller_setting_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \controller_setting_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \controller_setting_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \controller_setting_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \controller_setting_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal crc_bit : STD_LOGIC;
  signal crc_bit_i_1_n_0 : STD_LOGIC;
  signal crc_en_i_1_n_0 : STD_LOGIC;
  signal crc_enable : STD_LOGIC;
  signal crc_enable13_in : STD_LOGIC;
  signal crc_enable15_in : STD_LOGIC;
  signal crc_enable_i_1_n_0 : STD_LOGIC;
  signal crc_match_i_1_n_0 : STD_LOGIC;
  signal \crc_ok_i_1__0_n_0\ : STD_LOGIC;
  signal crc_rst : STD_LOGIC;
  signal \crc_rst_i_1__0_n_0\ : STD_LOGIC;
  signal crc_rst_i_1_n_0 : STD_LOGIC;
  signal ctrl_rst : STD_LOGIC;
  signal ctrl_rst_i_1_n_0 : STD_LOGIC;
  signal d_read : STD_LOGIC;
  signal d_write : STD_LOGIC;
  signal d_write1 : STD_LOGIC;
  signal dat_oe_i_1_n_0 : STD_LOGIC;
  signal data_busy : STD_LOGIC;
  signal data_crc_ok : STD_LOGIC;
  signal data_cycles10_in : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal \data_cycles[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_cycles_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_cycles_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \data_cycles_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \data_cycles_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \data_cycles_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_cycles_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \data_cycles_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \data_cycles_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \data_cycles_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_cycles_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \data_cycles_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \data_cycles_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \data_int_enable_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_int_enable_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_int_enable_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_int_enable_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_int_enable_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_int_enable_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_int_enable_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal data_int_rst15_out : STD_LOGIC;
  signal data_int_rst_i_1_n_0 : STD_LOGIC;
  signal data_int_rst_reg_n_0 : STD_LOGIC;
  signal data_int_status : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal data_prepare_tx : STD_LOGIC;
  signal data_prepare_tx_i_3_n_0 : STD_LOGIC;
  signal data_start_rx_i_1_n_0 : STD_LOGIC;
  signal data_start_rx_reg_n_0 : STD_LOGIC;
  signal data_start_tx_reg_n_0 : STD_LOGIC;
  signal data_timeout_reg : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \data_timeout_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_timeout_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal dma_addr_reg : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \dma_addr_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \dma_addr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal en_tx_fifo : STD_LOGIC;
  signal fifo_data_len : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal fifo_din : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^fifo_dout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal fifo_dout1 : STD_LOGIC;
  signal \fifo_dout[7]_i_10_n_0\ : STD_LOGIC;
  signal \fifo_dout[7]_i_7_n_0\ : STD_LOGIC;
  signal \fifo_dout[7]_i_9_n_0\ : STD_LOGIC;
  signal fifo_dout_5 : STD_LOGIC;
  signal \fifo_empty__12\ : STD_LOGIC;
  signal fifo_free_len : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \fifo_full__12\ : STD_LOGIC;
  signal fifo_inp_nxt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal fifo_inp_pos0 : STD_LOGIC;
  signal fifo_inp_pos_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal fifo_mem_reg_0_63_0_2_i_10_n_0 : STD_LOGIC;
  signal fifo_mem_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal fifo_mem_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal fifo_mem_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal fifo_mem_reg_0_63_12_14_n_0 : STD_LOGIC;
  signal fifo_mem_reg_0_63_12_14_n_1 : STD_LOGIC;
  signal fifo_mem_reg_0_63_12_14_n_2 : STD_LOGIC;
  signal fifo_mem_reg_0_63_15_17_n_0 : STD_LOGIC;
  signal fifo_mem_reg_0_63_15_17_n_1 : STD_LOGIC;
  signal fifo_mem_reg_0_63_15_17_n_2 : STD_LOGIC;
  signal fifo_mem_reg_0_63_18_20_n_0 : STD_LOGIC;
  signal fifo_mem_reg_0_63_18_20_n_1 : STD_LOGIC;
  signal fifo_mem_reg_0_63_18_20_n_2 : STD_LOGIC;
  signal fifo_mem_reg_0_63_21_23_n_0 : STD_LOGIC;
  signal fifo_mem_reg_0_63_21_23_n_1 : STD_LOGIC;
  signal fifo_mem_reg_0_63_21_23_n_2 : STD_LOGIC;
  signal fifo_mem_reg_0_63_24_26_n_0 : STD_LOGIC;
  signal fifo_mem_reg_0_63_24_26_n_1 : STD_LOGIC;
  signal fifo_mem_reg_0_63_24_26_n_2 : STD_LOGIC;
  signal fifo_mem_reg_0_63_27_29_n_0 : STD_LOGIC;
  signal fifo_mem_reg_0_63_27_29_n_1 : STD_LOGIC;
  signal fifo_mem_reg_0_63_27_29_n_2 : STD_LOGIC;
  signal fifo_mem_reg_0_63_30_30_n_0 : STD_LOGIC;
  signal fifo_mem_reg_0_63_31_31_n_0 : STD_LOGIC;
  signal fifo_mem_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal fifo_mem_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal fifo_mem_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal fifo_mem_reg_0_63_6_8_n_0 : STD_LOGIC;
  signal fifo_mem_reg_0_63_6_8_n_1 : STD_LOGIC;
  signal fifo_mem_reg_0_63_6_8_n_2 : STD_LOGIC;
  signal fifo_mem_reg_0_63_9_11_n_0 : STD_LOGIC;
  signal fifo_mem_reg_0_63_9_11_n_1 : STD_LOGIC;
  signal fifo_mem_reg_0_63_9_11_n_2 : STD_LOGIC;
  signal fifo_mem_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal fifo_mem_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal fifo_mem_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal fifo_mem_reg_64_127_12_14_n_0 : STD_LOGIC;
  signal fifo_mem_reg_64_127_12_14_n_1 : STD_LOGIC;
  signal fifo_mem_reg_64_127_12_14_n_2 : STD_LOGIC;
  signal fifo_mem_reg_64_127_15_17_n_0 : STD_LOGIC;
  signal fifo_mem_reg_64_127_15_17_n_1 : STD_LOGIC;
  signal fifo_mem_reg_64_127_15_17_n_2 : STD_LOGIC;
  signal fifo_mem_reg_64_127_18_20_n_0 : STD_LOGIC;
  signal fifo_mem_reg_64_127_18_20_n_1 : STD_LOGIC;
  signal fifo_mem_reg_64_127_18_20_n_2 : STD_LOGIC;
  signal fifo_mem_reg_64_127_21_23_n_0 : STD_LOGIC;
  signal fifo_mem_reg_64_127_21_23_n_1 : STD_LOGIC;
  signal fifo_mem_reg_64_127_21_23_n_2 : STD_LOGIC;
  signal fifo_mem_reg_64_127_24_26_n_0 : STD_LOGIC;
  signal fifo_mem_reg_64_127_24_26_n_1 : STD_LOGIC;
  signal fifo_mem_reg_64_127_24_26_n_2 : STD_LOGIC;
  signal fifo_mem_reg_64_127_27_29_n_0 : STD_LOGIC;
  signal fifo_mem_reg_64_127_27_29_n_1 : STD_LOGIC;
  signal fifo_mem_reg_64_127_27_29_n_2 : STD_LOGIC;
  signal fifo_mem_reg_64_127_30_30_n_0 : STD_LOGIC;
  signal fifo_mem_reg_64_127_31_31_n_0 : STD_LOGIC;
  signal fifo_mem_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal fifo_mem_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal fifo_mem_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal fifo_mem_reg_64_127_6_8_n_0 : STD_LOGIC;
  signal fifo_mem_reg_64_127_6_8_n_1 : STD_LOGIC;
  signal fifo_mem_reg_64_127_6_8_n_2 : STD_LOGIC;
  signal fifo_mem_reg_64_127_9_11_n_0 : STD_LOGIC;
  signal fifo_mem_reg_64_127_9_11_n_1 : STD_LOGIC;
  signal fifo_mem_reg_64_127_9_11_n_2 : STD_LOGIC;
  signal fifo_out_nxt : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal fifo_out_pos0 : STD_LOGIC;
  signal \fifo_out_pos[6]_i_4_n_0\ : STD_LOGIC;
  signal fifo_out_pos_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal finish_i_1_n_0 : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \int_status1__2\ : STD_LOGIC;
  signal interrupt_INST_0_i_7_n_0 : STD_LOGIC;
  signal \m_axi_arlen[3]_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[3]_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[3]_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[3]_i_6_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_arlen[6]_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_arlen_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_arlen_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \m_axi_arlen_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \m_axi_arlen_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \m_axi_arlen_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \m_axi_arlen_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \m_axi_arlen_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \m_axi_arlen_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \m_axi_arlen_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \m_axi_arlen_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \m_axi_arlen_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \m_axi_arlen_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \m_axi_arlen_reg[6]_i_2_n_7\ : STD_LOGIC;
  signal \^m_axi_arvalid\ : STD_LOGIC;
  signal \m_axi_awaddr[31]_i_10_n_0\ : STD_LOGIC;
  signal \m_axi_awaddr[31]_i_11_n_0\ : STD_LOGIC;
  signal \m_axi_awaddr[31]_i_12_n_0\ : STD_LOGIC;
  signal \m_axi_awaddr[31]_i_13_n_0\ : STD_LOGIC;
  signal \m_axi_awaddr[31]_i_14_n_0\ : STD_LOGIC;
  signal \m_axi_awaddr[31]_i_15_n_0\ : STD_LOGIC;
  signal \m_axi_awaddr[31]_i_16_n_0\ : STD_LOGIC;
  signal \m_axi_awaddr[31]_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_awaddr_reg[31]_i_8_n_2\ : STD_LOGIC;
  signal \m_axi_awaddr_reg[31]_i_8_n_3\ : STD_LOGIC;
  signal \m_axi_awaddr_reg[31]_i_9_n_0\ : STD_LOGIC;
  signal \m_axi_awaddr_reg[31]_i_9_n_1\ : STD_LOGIC;
  signal \m_axi_awaddr_reg[31]_i_9_n_2\ : STD_LOGIC;
  signal \m_axi_awaddr_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \^m_axi_awlen\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \m_axi_awlen[3]_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[3]_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[3]_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[3]_i_6_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_awlen[6]_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_awlen_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_awlen_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \m_axi_awlen_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \m_axi_awlen_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \m_axi_awlen_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \m_axi_awlen_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \m_axi_awlen_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \m_axi_awlen_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \m_axi_awlen_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \m_axi_awlen_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \m_axi_awlen_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \m_axi_awlen_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \m_axi_awlen_reg[6]_i_2_n_7\ : STD_LOGIC;
  signal \^m_axi_awvalid_reg_0\ : STD_LOGIC;
  signal \^m_axi_bready\ : STD_LOGIC;
  signal m_axi_bresp_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \m_axi_bresp_cnt3__0\ : STD_LOGIC;
  signal \m_axi_bresp_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_bresp_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_bresp_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal m_axi_cyc : STD_LOGIC;
  signal \m_axi_wcnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_wcnt[7]_i_4_n_0\ : STD_LOGIC;
  signal m_axi_wcnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \m_axi_wlast0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \m_axi_wlast0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \m_axi_wlast0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal m_axi_wlast1 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal m_axi_wlast_i_2_n_0 : STD_LOGIC;
  signal m_axi_wlast_i_3_n_0 : STD_LOGIC;
  signal m_axi_wlast_i_4_n_0 : STD_LOGIC;
  signal m_axi_wlast_i_5_n_0 : STD_LOGIC;
  signal \^m_axi_wlast_reg_0\ : STD_LOGIC;
  signal m_axi_write : STD_LOGIC;
  signal m_axi_wvalid_i_2_n_0 : STD_LOGIC;
  signal \^m_axi_wvalid_reg_0\ : STD_LOGIC;
  signal m_bus_adr_o0 : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal \m_bus_adr_o_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[10]_i_2_n_1\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[14]_i_2_n_1\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[14]_i_2_n_2\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[18]_i_2_n_1\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[18]_i_2_n_2\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[18]_i_2_n_3\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[22]_i_2_n_1\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[22]_i_2_n_2\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[26]_i_2_n_1\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[26]_i_2_n_2\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[30]_i_2_n_1\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[30]_i_2_n_2\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \m_bus_adr_o_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[10]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[11]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[12]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[13]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[14]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[15]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[16]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[17]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[18]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[19]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[20]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[21]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[22]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[23]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[24]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[25]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[26]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[27]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[28]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[29]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[30]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[31]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_bus_adr_o_reg_n_0_[9]\ : STD_LOGIC;
  signal m_bus_error : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in_4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_65_in : STD_LOGIC;
  signal rd12_out : STD_LOGIC;
  signal rd_i_1_n_0 : STD_LOGIC;
  signal rd_req0 : STD_LOGIC;
  signal rd_req_i_1_n_0 : STD_LOGIC;
  signal rd_req_reg_n_0 : STD_LOGIC;
  signal \read_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \read_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \read_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \read_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \read_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \read_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \read_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \read_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal reset0 : STD_LOGIC;
  signal reset05_out : STD_LOGIC;
  signal reset_sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of reset_sync : signal is "true";
  signal \response_01__0\ : STD_LOGIC;
  signal response_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rx_burst_len : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \rx_burst_len1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \rx_burst_len1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \rx_burst_len1_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \rx_burst_len1_carry__0_n_3\ : STD_LOGIC;
  signal rx_burst_len1_carry_i_10_n_0 : STD_LOGIC;
  signal rx_burst_len1_carry_i_10_n_1 : STD_LOGIC;
  signal rx_burst_len1_carry_i_10_n_2 : STD_LOGIC;
  signal rx_burst_len1_carry_i_10_n_3 : STD_LOGIC;
  signal rx_burst_len1_carry_i_11_n_0 : STD_LOGIC;
  signal rx_burst_len1_carry_i_12_n_0 : STD_LOGIC;
  signal rx_burst_len1_carry_i_13_n_0 : STD_LOGIC;
  signal rx_burst_len1_carry_i_14_n_0 : STD_LOGIC;
  signal rx_burst_len1_carry_i_15_n_0 : STD_LOGIC;
  signal rx_burst_len1_carry_i_16_n_0 : STD_LOGIC;
  signal rx_burst_len1_carry_i_17_n_0 : STD_LOGIC;
  signal rx_burst_len1_carry_i_1_n_0 : STD_LOGIC;
  signal rx_burst_len1_carry_i_2_n_0 : STD_LOGIC;
  signal rx_burst_len1_carry_i_3_n_0 : STD_LOGIC;
  signal rx_burst_len1_carry_i_4_n_0 : STD_LOGIC;
  signal rx_burst_len1_carry_i_5_n_0 : STD_LOGIC;
  signal rx_burst_len1_carry_i_6_n_0 : STD_LOGIC;
  signal rx_burst_len1_carry_i_7_n_0 : STD_LOGIC;
  signal rx_burst_len1_carry_i_8_n_0 : STD_LOGIC;
  signal rx_burst_len1_carry_i_9_n_0 : STD_LOGIC;
  signal rx_burst_len1_carry_i_9_n_1 : STD_LOGIC;
  signal rx_burst_len1_carry_i_9_n_2 : STD_LOGIC;
  signal rx_burst_len1_carry_i_9_n_3 : STD_LOGIC;
  signal rx_burst_len1_carry_n_0 : STD_LOGIC;
  signal rx_burst_len1_carry_n_1 : STD_LOGIC;
  signal rx_burst_len1_carry_n_2 : STD_LOGIC;
  signal rx_burst_len1_carry_n_3 : STD_LOGIC;
  signal rx_burst_len2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rx_fifo_we : STD_LOGIC;
  signal s_axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid_reg_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_7_n_0\ : STD_LOGIC;
  signal s_axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_rvalid_reg_0\ : STD_LOGIC;
  signal sd_cmd_i : STD_LOGIC;
  signal sd_cmd_master0_n_10 : STD_LOGIC;
  signal sd_cmd_master0_n_11 : STD_LOGIC;
  signal sd_cmd_master0_n_12 : STD_LOGIC;
  signal sd_cmd_master0_n_13 : STD_LOGIC;
  signal sd_cmd_master0_n_14 : STD_LOGIC;
  signal sd_cmd_master0_n_15 : STD_LOGIC;
  signal sd_cmd_master0_n_16 : STD_LOGIC;
  signal sd_cmd_master0_n_17 : STD_LOGIC;
  signal sd_cmd_master0_n_18 : STD_LOGIC;
  signal sd_cmd_master0_n_19 : STD_LOGIC;
  signal sd_cmd_master0_n_20 : STD_LOGIC;
  signal sd_cmd_master0_n_21 : STD_LOGIC;
  signal sd_cmd_master0_n_22 : STD_LOGIC;
  signal sd_cmd_master0_n_23 : STD_LOGIC;
  signal sd_cmd_master0_n_24 : STD_LOGIC;
  signal sd_cmd_master0_n_25 : STD_LOGIC;
  signal sd_cmd_master0_n_26 : STD_LOGIC;
  signal sd_cmd_master0_n_27 : STD_LOGIC;
  signal sd_cmd_master0_n_28 : STD_LOGIC;
  signal sd_cmd_master0_n_29 : STD_LOGIC;
  signal sd_cmd_master0_n_30 : STD_LOGIC;
  signal sd_cmd_master0_n_31 : STD_LOGIC;
  signal sd_cmd_master0_n_32 : STD_LOGIC;
  signal sd_cmd_master0_n_33 : STD_LOGIC;
  signal sd_cmd_master0_n_34 : STD_LOGIC;
  signal sd_cmd_master0_n_35 : STD_LOGIC;
  signal sd_cmd_master0_n_36 : STD_LOGIC;
  signal sd_cmd_master0_n_37 : STD_LOGIC;
  signal sd_cmd_master0_n_38 : STD_LOGIC;
  signal sd_cmd_master0_n_39 : STD_LOGIC;
  signal sd_cmd_master0_n_4 : STD_LOGIC;
  signal sd_cmd_master0_n_40 : STD_LOGIC;
  signal sd_cmd_master0_n_41 : STD_LOGIC;
  signal sd_cmd_master0_n_5 : STD_LOGIC;
  signal sd_cmd_master0_n_9 : STD_LOGIC;
  signal sd_cmd_o : STD_LOGIC;
  signal sd_cmd_oe : STD_LOGIC;
  signal sd_cmd_reg_o : STD_LOGIC;
  signal sd_cmd_reg_t : STD_LOGIC;
  signal sd_dat_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sd_dat_o : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sd_dat_oe : STD_LOGIC;
  signal sd_dat_reg_o : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sd_dat_reg_t : STD_LOGIC;
  signal sd_dat_reg_t_i_2_n_0 : STD_LOGIC;
  signal sd_dat_reg_t_i_3_n_0 : STD_LOGIC;
  signal sd_dat_reg_t_i_4_n_0 : STD_LOGIC;
  signal sd_data_master0_n_10 : STD_LOGIC;
  signal sd_data_master0_n_11 : STD_LOGIC;
  signal sd_data_master0_n_12 : STD_LOGIC;
  signal sd_data_master0_n_2 : STD_LOGIC;
  signal sd_data_master0_n_20 : STD_LOGIC;
  signal sd_data_master0_n_21 : STD_LOGIC;
  signal sd_data_master0_n_22 : STD_LOGIC;
  signal sd_data_master0_n_23 : STD_LOGIC;
  signal sd_data_master0_n_24 : STD_LOGIC;
  signal sd_data_master0_n_25 : STD_LOGIC;
  signal sd_data_master0_n_26 : STD_LOGIC;
  signal sd_data_master0_n_27 : STD_LOGIC;
  signal sd_data_master0_n_28 : STD_LOGIC;
  signal sd_data_master0_n_33 : STD_LOGIC;
  signal sd_data_master0_n_36 : STD_LOGIC;
  signal sd_data_master0_n_37 : STD_LOGIC;
  signal sd_data_master0_n_39 : STD_LOGIC;
  signal sd_data_master0_n_40 : STD_LOGIC;
  signal sd_data_master0_n_41 : STD_LOGIC;
  signal sd_data_master0_n_42 : STD_LOGIC;
  signal sd_data_master0_n_43 : STD_LOGIC;
  signal sd_data_master0_n_44 : STD_LOGIC;
  signal sd_data_master0_n_45 : STD_LOGIC;
  signal sd_data_master0_n_46 : STD_LOGIC;
  signal sd_data_master0_n_47 : STD_LOGIC;
  signal sd_data_master0_n_48 : STD_LOGIC;
  signal sd_data_master0_n_49 : STD_LOGIC;
  signal sd_data_master0_n_50 : STD_LOGIC;
  signal sd_data_master0_n_51 : STD_LOGIC;
  signal sd_data_master0_n_52 : STD_LOGIC;
  signal sd_data_master0_n_53 : STD_LOGIC;
  signal sd_data_master0_n_54 : STD_LOGIC;
  signal sd_data_master0_n_55 : STD_LOGIC;
  signal sd_data_master0_n_56 : STD_LOGIC;
  signal sd_data_master0_n_57 : STD_LOGIC;
  signal sd_data_master0_n_58 : STD_LOGIC;
  signal sd_data_master0_n_59 : STD_LOGIC;
  signal sd_data_master0_n_6 : STD_LOGIC;
  signal sd_data_master0_n_60 : STD_LOGIC;
  signal sd_data_master0_n_61 : STD_LOGIC;
  signal sd_data_master0_n_62 : STD_LOGIC;
  signal sd_data_master0_n_63 : STD_LOGIC;
  signal sd_data_master0_n_64 : STD_LOGIC;
  signal sd_data_master0_n_65 : STD_LOGIC;
  signal sd_data_master0_n_66 : STD_LOGIC;
  signal sd_data_master0_n_67 : STD_LOGIC;
  signal sd_data_master0_n_68 : STD_LOGIC;
  signal sd_data_master0_n_69 : STD_LOGIC;
  signal sd_data_master0_n_7 : STD_LOGIC;
  signal sd_data_master0_n_71 : STD_LOGIC;
  signal sd_data_master0_n_72 : STD_LOGIC;
  signal sd_data_master0_n_73 : STD_LOGIC;
  signal sd_data_master0_n_74 : STD_LOGIC;
  signal sd_data_master0_n_75 : STD_LOGIC;
  signal sd_data_serial_host0_n_0 : STD_LOGIC;
  signal sd_data_serial_host0_n_10 : STD_LOGIC;
  signal sd_data_serial_host0_n_101 : STD_LOGIC;
  signal sd_data_serial_host0_n_105 : STD_LOGIC;
  signal sd_data_serial_host0_n_13 : STD_LOGIC;
  signal sd_data_serial_host0_n_15 : STD_LOGIC;
  signal sd_data_serial_host0_n_16 : STD_LOGIC;
  signal sd_data_serial_host0_n_17 : STD_LOGIC;
  signal sd_data_serial_host0_n_18 : STD_LOGIC;
  signal sd_data_serial_host0_n_19 : STD_LOGIC;
  signal sd_data_serial_host0_n_20 : STD_LOGIC;
  signal sd_data_serial_host0_n_21 : STD_LOGIC;
  signal sd_data_serial_host0_n_22 : STD_LOGIC;
  signal sd_data_serial_host0_n_24 : STD_LOGIC;
  signal sd_data_serial_host0_n_25 : STD_LOGIC;
  signal sd_data_serial_host0_n_26 : STD_LOGIC;
  signal sd_data_serial_host0_n_27 : STD_LOGIC;
  signal sd_data_serial_host0_n_28 : STD_LOGIC;
  signal sd_data_serial_host0_n_29 : STD_LOGIC;
  signal sd_data_serial_host0_n_30 : STD_LOGIC;
  signal sd_data_serial_host0_n_31 : STD_LOGIC;
  signal sd_data_serial_host0_n_32 : STD_LOGIC;
  signal sd_data_serial_host0_n_34 : STD_LOGIC;
  signal sd_data_serial_host0_n_35 : STD_LOGIC;
  signal sd_data_serial_host0_n_36 : STD_LOGIC;
  signal sd_data_serial_host0_n_37 : STD_LOGIC;
  signal sd_data_serial_host0_n_38 : STD_LOGIC;
  signal sd_data_serial_host0_n_39 : STD_LOGIC;
  signal sd_data_serial_host0_n_40 : STD_LOGIC;
  signal sd_data_serial_host0_n_41 : STD_LOGIC;
  signal sd_data_serial_host0_n_42 : STD_LOGIC;
  signal sd_data_serial_host0_n_43 : STD_LOGIC;
  signal sd_data_serial_host0_n_44 : STD_LOGIC;
  signal sd_data_serial_host0_n_45 : STD_LOGIC;
  signal sd_data_serial_host0_n_46 : STD_LOGIC;
  signal sd_data_serial_host0_n_47 : STD_LOGIC;
  signal sd_data_serial_host0_n_48 : STD_LOGIC;
  signal sd_data_serial_host0_n_49 : STD_LOGIC;
  signal sd_data_serial_host0_n_5 : STD_LOGIC;
  signal sd_data_serial_host0_n_50 : STD_LOGIC;
  signal sd_data_serial_host0_n_51 : STD_LOGIC;
  signal sd_data_serial_host0_n_52 : STD_LOGIC;
  signal sd_data_serial_host0_n_53 : STD_LOGIC;
  signal sd_data_serial_host0_n_54 : STD_LOGIC;
  signal sd_data_serial_host0_n_55 : STD_LOGIC;
  signal sd_data_serial_host0_n_56 : STD_LOGIC;
  signal sd_data_serial_host0_n_57 : STD_LOGIC;
  signal sd_data_serial_host0_n_58 : STD_LOGIC;
  signal sd_data_serial_host0_n_59 : STD_LOGIC;
  signal sd_data_serial_host0_n_60 : STD_LOGIC;
  signal sd_data_serial_host0_n_61 : STD_LOGIC;
  signal sd_data_serial_host0_n_62 : STD_LOGIC;
  signal sd_data_serial_host0_n_63 : STD_LOGIC;
  signal sd_data_serial_host0_n_64 : STD_LOGIC;
  signal sd_data_serial_host0_n_65 : STD_LOGIC;
  signal sd_data_serial_host0_n_8 : STD_LOGIC;
  signal sd_data_serial_host0_n_9 : STD_LOGIC;
  signal sd_data_serial_host0_n_99 : STD_LOGIC;
  signal \sd_detect_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \sd_detect_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sd_detect_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[16]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[17]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[18]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[19]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[20]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[21]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[22]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[23]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[24]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \sd_detect_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal sd_insert_ie_i_1_n_0 : STD_LOGIC;
  signal sd_insert_ie_i_2_n_0 : STD_LOGIC;
  signal sd_insert_ie_i_3_n_0 : STD_LOGIC;
  signal sd_insert_ie_reg_n_0 : STD_LOGIC;
  signal sd_insert_int : STD_LOGIC;
  signal sd_remove_ie : STD_LOGIC;
  signal sd_remove_ie_i_1_n_0 : STD_LOGIC;
  signal sdio_clk0 : STD_LOGIC;
  signal sdio_reset_i_1_n_0 : STD_LOGIC;
  signal \^sdio_reset_reg_0\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \software_reset_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \software_reset_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \software_reset_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \software_reset_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \software_reset_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \state__0_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tx_burst_len : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \tx_burst_len1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tx_burst_len1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tx_burst_len1_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \tx_burst_len1_carry__0_n_3\ : STD_LOGIC;
  signal tx_burst_len1_carry_i_10_n_0 : STD_LOGIC;
  signal tx_burst_len1_carry_i_10_n_1 : STD_LOGIC;
  signal tx_burst_len1_carry_i_10_n_2 : STD_LOGIC;
  signal tx_burst_len1_carry_i_10_n_3 : STD_LOGIC;
  signal tx_burst_len1_carry_i_11_n_0 : STD_LOGIC;
  signal tx_burst_len1_carry_i_12_n_0 : STD_LOGIC;
  signal tx_burst_len1_carry_i_13_n_0 : STD_LOGIC;
  signal tx_burst_len1_carry_i_14_n_0 : STD_LOGIC;
  signal tx_burst_len1_carry_i_15_n_0 : STD_LOGIC;
  signal tx_burst_len1_carry_i_16_n_0 : STD_LOGIC;
  signal tx_burst_len1_carry_i_17_n_0 : STD_LOGIC;
  signal tx_burst_len1_carry_i_1_n_0 : STD_LOGIC;
  signal tx_burst_len1_carry_i_2_n_0 : STD_LOGIC;
  signal tx_burst_len1_carry_i_3_n_0 : STD_LOGIC;
  signal tx_burst_len1_carry_i_4_n_0 : STD_LOGIC;
  signal tx_burst_len1_carry_i_5_n_0 : STD_LOGIC;
  signal tx_burst_len1_carry_i_6_n_0 : STD_LOGIC;
  signal tx_burst_len1_carry_i_7_n_0 : STD_LOGIC;
  signal tx_burst_len1_carry_i_8_n_0 : STD_LOGIC;
  signal tx_burst_len1_carry_i_9_n_0 : STD_LOGIC;
  signal tx_burst_len1_carry_i_9_n_1 : STD_LOGIC;
  signal tx_burst_len1_carry_i_9_n_2 : STD_LOGIC;
  signal tx_burst_len1_carry_i_9_n_3 : STD_LOGIC;
  signal tx_burst_len1_carry_n_0 : STD_LOGIC;
  signal tx_burst_len1_carry_n_1 : STD_LOGIC;
  signal tx_burst_len1_carry_n_2 : STD_LOGIC;
  signal tx_burst_len1_carry_n_3 : STD_LOGIC;
  signal tx_burst_len2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tx_fifo_re : STD_LOGIC;
  signal we230_in : STD_LOGIC;
  signal we8_out : STD_LOGIC;
  signal we_i_1_n_0 : STD_LOGIC;
  signal wr_req : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_req0 : STD_LOGIC;
  signal wr_req058_out : STD_LOGIC;
  signal \wr_req[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_req[1]_i_1_n_0\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \write_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[24]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[25]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[26]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[27]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[28]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[29]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[30]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[31]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \write_data_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_clock_posedge1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_cycles_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_cycles_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_cycles_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_mem_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_0_63_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_0_63_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_0_63_30_30_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_0_63_31_31_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_64_127_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_64_127_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_64_127_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_64_127_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_64_127_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_64_127_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_64_127_30_30_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_64_127_31_31_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_mem_reg_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal \NLW_m_axi_arlen_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_m_axi_arlen_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axi_awaddr_reg[31]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_m_axi_awaddr_reg[31]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axi_awlen_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_m_axi_awlen_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axi_wlast0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axi_wlast0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_bus_adr_o_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_bus_adr_o_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_rx_burst_len1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_burst_len1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rx_burst_len1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rx_burst_len1_carry__0_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rx_burst_len1_carry__0_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sd_detect_cnt_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sd_detect_cnt_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tx_burst_len1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tx_burst_len1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tx_burst_len1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tx_burst_len1_carry__0_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tx_burst_len1_carry__0_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of IOBUF_cmd : label is "PRIMITIVE";
  attribute BOX_TYPE of IOBUF_dat0 : label is "PRIMITIVE";
  attribute BOX_TYPE of IOBUF_dat1 : label is "PRIMITIVE";
  attribute BOX_TYPE of IOBUF_dat2 : label is "PRIMITIVE";
  attribute BOX_TYPE of IOBUF_dat3 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \argument_reg[31]_i_4\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \block_count_reg[15]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \clock_cnt[1]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \clock_cnt[2]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \clock_cnt[3]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \clock_cnt[4]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \clock_cnt[6]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \clock_cnt[7]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of clock_data_in_i_3 : label is "soft_lutpair239";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of clock_posedge1_carry : label is 11;
  attribute SOFT_HLUTNM of \cmd_int_enable_reg[4]_i_2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \cmd_int_enable_reg[4]_i_3\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of cmd_int_rst_i_3 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \cmd_timeout_reg[24]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \cmd_timeout_reg[24]_i_3\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \command_reg[13]_i_2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \controller_setting_reg[0]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \controller_setting_reg[1]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of ctrl_rst_i_1 : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of data_int_rst_i_1 : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of data_prepare_tx_i_3 : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \data_timeout_reg[27]_i_2\ : label is "soft_lutpair252";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of \fifo_dout_reg[0]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[10]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[11]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[12]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[13]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[14]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[15]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[16]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[17]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[18]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[19]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[1]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[20]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[21]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[22]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[23]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[24]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[25]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[26]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[27]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[28]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[29]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[2]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[30]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[31]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[3]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[4]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[5]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[6]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[7]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[8]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of \fifo_dout_reg[9]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute SOFT_HLUTNM of \fifo_inp_pos[1]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \fifo_inp_pos[2]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \fifo_inp_pos[3]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \fifo_inp_pos[4]_i_1\ : label is "soft_lutpair222";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of fifo_mem_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of fifo_mem_reg_0_63_0_2 : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of fifo_mem_reg_0_63_0_2 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of fifo_mem_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of fifo_mem_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of fifo_mem_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of fifo_mem_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of fifo_mem_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of fifo_mem_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of fifo_mem_reg_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of fifo_mem_reg_0_63_12_14 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_0_63_12_14 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_0_63_12_14 : label is 0;
  attribute ram_addr_end of fifo_mem_reg_0_63_12_14 : label is 63;
  attribute ram_offset of fifo_mem_reg_0_63_12_14 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_0_63_12_14 : label is 12;
  attribute ram_slice_end of fifo_mem_reg_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of fifo_mem_reg_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of fifo_mem_reg_0_63_15_17 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_0_63_15_17 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_0_63_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_0_63_15_17 : label is 0;
  attribute ram_addr_end of fifo_mem_reg_0_63_15_17 : label is 63;
  attribute ram_offset of fifo_mem_reg_0_63_15_17 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_0_63_15_17 : label is 15;
  attribute ram_slice_end of fifo_mem_reg_0_63_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of fifo_mem_reg_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of fifo_mem_reg_0_63_18_20 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_0_63_18_20 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_0_63_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_0_63_18_20 : label is 0;
  attribute ram_addr_end of fifo_mem_reg_0_63_18_20 : label is 63;
  attribute ram_offset of fifo_mem_reg_0_63_18_20 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_0_63_18_20 : label is 18;
  attribute ram_slice_end of fifo_mem_reg_0_63_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of fifo_mem_reg_0_63_21_23 : label is "";
  attribute RTL_RAM_BITS of fifo_mem_reg_0_63_21_23 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_0_63_21_23 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_0_63_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_0_63_21_23 : label is 0;
  attribute ram_addr_end of fifo_mem_reg_0_63_21_23 : label is 63;
  attribute ram_offset of fifo_mem_reg_0_63_21_23 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_0_63_21_23 : label is 21;
  attribute ram_slice_end of fifo_mem_reg_0_63_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of fifo_mem_reg_0_63_24_26 : label is "";
  attribute RTL_RAM_BITS of fifo_mem_reg_0_63_24_26 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_0_63_24_26 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_0_63_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_0_63_24_26 : label is 0;
  attribute ram_addr_end of fifo_mem_reg_0_63_24_26 : label is 63;
  attribute ram_offset of fifo_mem_reg_0_63_24_26 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_0_63_24_26 : label is 24;
  attribute ram_slice_end of fifo_mem_reg_0_63_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of fifo_mem_reg_0_63_27_29 : label is "";
  attribute RTL_RAM_BITS of fifo_mem_reg_0_63_27_29 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_0_63_27_29 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_0_63_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_0_63_27_29 : label is 0;
  attribute ram_addr_end of fifo_mem_reg_0_63_27_29 : label is 63;
  attribute ram_offset of fifo_mem_reg_0_63_27_29 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_0_63_27_29 : label is 27;
  attribute ram_slice_end of fifo_mem_reg_0_63_27_29 : label is 29;
  attribute RTL_RAM_BITS of fifo_mem_reg_0_63_30_30 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_0_63_30_30 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_0_63_30_30 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_0_63_30_30 : label is 0;
  attribute ram_addr_end of fifo_mem_reg_0_63_30_30 : label is 63;
  attribute ram_offset of fifo_mem_reg_0_63_30_30 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_0_63_30_30 : label is 30;
  attribute ram_slice_end of fifo_mem_reg_0_63_30_30 : label is 30;
  attribute RTL_RAM_BITS of fifo_mem_reg_0_63_31_31 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_0_63_31_31 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_0_63_31_31 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_0_63_31_31 : label is 0;
  attribute ram_addr_end of fifo_mem_reg_0_63_31_31 : label is 63;
  attribute ram_offset of fifo_mem_reg_0_63_31_31 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_0_63_31_31 : label is 31;
  attribute ram_slice_end of fifo_mem_reg_0_63_31_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of fifo_mem_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of fifo_mem_reg_0_63_3_5 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_0_63_3_5 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of fifo_mem_reg_0_63_3_5 : label is 63;
  attribute ram_offset of fifo_mem_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of fifo_mem_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of fifo_mem_reg_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of fifo_mem_reg_0_63_6_8 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_0_63_6_8 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of fifo_mem_reg_0_63_6_8 : label is 63;
  attribute ram_offset of fifo_mem_reg_0_63_6_8 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of fifo_mem_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of fifo_mem_reg_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of fifo_mem_reg_0_63_9_11 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_0_63_9_11 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of fifo_mem_reg_0_63_9_11 : label is 63;
  attribute ram_offset of fifo_mem_reg_0_63_9_11 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of fifo_mem_reg_0_63_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of fifo_mem_reg_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of fifo_mem_reg_64_127_0_2 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_64_127_0_2 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of fifo_mem_reg_64_127_0_2 : label is 127;
  attribute ram_offset of fifo_mem_reg_64_127_0_2 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of fifo_mem_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of fifo_mem_reg_64_127_12_14 : label is "";
  attribute RTL_RAM_BITS of fifo_mem_reg_64_127_12_14 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_64_127_12_14 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_64_127_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_64_127_12_14 : label is 64;
  attribute ram_addr_end of fifo_mem_reg_64_127_12_14 : label is 127;
  attribute ram_offset of fifo_mem_reg_64_127_12_14 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_64_127_12_14 : label is 12;
  attribute ram_slice_end of fifo_mem_reg_64_127_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of fifo_mem_reg_64_127_15_17 : label is "";
  attribute RTL_RAM_BITS of fifo_mem_reg_64_127_15_17 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_64_127_15_17 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_64_127_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_64_127_15_17 : label is 64;
  attribute ram_addr_end of fifo_mem_reg_64_127_15_17 : label is 127;
  attribute ram_offset of fifo_mem_reg_64_127_15_17 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_64_127_15_17 : label is 15;
  attribute ram_slice_end of fifo_mem_reg_64_127_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of fifo_mem_reg_64_127_18_20 : label is "";
  attribute RTL_RAM_BITS of fifo_mem_reg_64_127_18_20 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_64_127_18_20 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_64_127_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_64_127_18_20 : label is 64;
  attribute ram_addr_end of fifo_mem_reg_64_127_18_20 : label is 127;
  attribute ram_offset of fifo_mem_reg_64_127_18_20 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_64_127_18_20 : label is 18;
  attribute ram_slice_end of fifo_mem_reg_64_127_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of fifo_mem_reg_64_127_21_23 : label is "";
  attribute RTL_RAM_BITS of fifo_mem_reg_64_127_21_23 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_64_127_21_23 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_64_127_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_64_127_21_23 : label is 64;
  attribute ram_addr_end of fifo_mem_reg_64_127_21_23 : label is 127;
  attribute ram_offset of fifo_mem_reg_64_127_21_23 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_64_127_21_23 : label is 21;
  attribute ram_slice_end of fifo_mem_reg_64_127_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of fifo_mem_reg_64_127_24_26 : label is "";
  attribute RTL_RAM_BITS of fifo_mem_reg_64_127_24_26 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_64_127_24_26 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_64_127_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_64_127_24_26 : label is 64;
  attribute ram_addr_end of fifo_mem_reg_64_127_24_26 : label is 127;
  attribute ram_offset of fifo_mem_reg_64_127_24_26 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_64_127_24_26 : label is 24;
  attribute ram_slice_end of fifo_mem_reg_64_127_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of fifo_mem_reg_64_127_27_29 : label is "";
  attribute RTL_RAM_BITS of fifo_mem_reg_64_127_27_29 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_64_127_27_29 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_64_127_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_64_127_27_29 : label is 64;
  attribute ram_addr_end of fifo_mem_reg_64_127_27_29 : label is 127;
  attribute ram_offset of fifo_mem_reg_64_127_27_29 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_64_127_27_29 : label is 27;
  attribute ram_slice_end of fifo_mem_reg_64_127_27_29 : label is 29;
  attribute RTL_RAM_BITS of fifo_mem_reg_64_127_30_30 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_64_127_30_30 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_64_127_30_30 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_64_127_30_30 : label is 64;
  attribute ram_addr_end of fifo_mem_reg_64_127_30_30 : label is 127;
  attribute ram_offset of fifo_mem_reg_64_127_30_30 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_64_127_30_30 : label is 30;
  attribute ram_slice_end of fifo_mem_reg_64_127_30_30 : label is 30;
  attribute RTL_RAM_BITS of fifo_mem_reg_64_127_31_31 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_64_127_31_31 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_64_127_31_31 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_64_127_31_31 : label is 64;
  attribute ram_addr_end of fifo_mem_reg_64_127_31_31 : label is 127;
  attribute ram_offset of fifo_mem_reg_64_127_31_31 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_64_127_31_31 : label is 31;
  attribute ram_slice_end of fifo_mem_reg_64_127_31_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of fifo_mem_reg_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of fifo_mem_reg_64_127_3_5 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_64_127_3_5 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of fifo_mem_reg_64_127_3_5 : label is 127;
  attribute ram_offset of fifo_mem_reg_64_127_3_5 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of fifo_mem_reg_64_127_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of fifo_mem_reg_64_127_6_8 : label is "";
  attribute RTL_RAM_BITS of fifo_mem_reg_64_127_6_8 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_64_127_6_8 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_64_127_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_64_127_6_8 : label is 64;
  attribute ram_addr_end of fifo_mem_reg_64_127_6_8 : label is 127;
  attribute ram_offset of fifo_mem_reg_64_127_6_8 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_64_127_6_8 : label is 6;
  attribute ram_slice_end of fifo_mem_reg_64_127_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of fifo_mem_reg_64_127_9_11 : label is "";
  attribute RTL_RAM_BITS of fifo_mem_reg_64_127_9_11 : label is 4096;
  attribute RTL_RAM_NAME of fifo_mem_reg_64_127_9_11 : label is "inst/fifo_mem";
  attribute RTL_RAM_TYPE of fifo_mem_reg_64_127_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of fifo_mem_reg_64_127_9_11 : label is 64;
  attribute ram_addr_end of fifo_mem_reg_64_127_9_11 : label is 127;
  attribute ram_offset of fifo_mem_reg_64_127_9_11 : label is 0;
  attribute ram_slice_begin of fifo_mem_reg_64_127_9_11 : label is 9;
  attribute ram_slice_end of fifo_mem_reg_64_127_9_11 : label is 11;
  attribute SOFT_HLUTNM of interrupt_INST_0_i_7 : label is "soft_lutpair231";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[10]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[11]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[12]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[13]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[14]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[15]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[16]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[17]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[18]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[19]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[20]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[21]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[22]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[23]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[24]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[25]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[26]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[27]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[28]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[29]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[2]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[30]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[31]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[3]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[4]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[5]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[6]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[7]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[8]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of \m_axi_araddr_reg[9]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute SOFT_HLUTNM of \m_axi_arlen[0]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \m_axi_arlen[1]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \m_axi_arlen[2]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \m_axi_arlen[3]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \m_axi_arlen[4]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \m_axi_arlen[5]_i_1\ : label is "soft_lutpair246";
  attribute X_INTERFACE_INFO of \m_axi_arlen_reg[0]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of \m_axi_arlen_reg[1]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of \m_axi_arlen_reg[2]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of \m_axi_arlen_reg[3]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \m_axi_arlen_reg[3]_i_2\ : label is 35;
  attribute X_INTERFACE_INFO of \m_axi_arlen_reg[4]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of \m_axi_arlen_reg[5]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of \m_axi_arlen_reg[6]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute ADDER_THRESHOLD of \m_axi_arlen_reg[6]_i_2\ : label is 35;
  attribute X_INTERFACE_INFO of m_axi_arvalid_reg : label is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[10]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[10]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[11]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[11]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[12]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[12]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[13]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[13]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[14]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[14]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[15]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[15]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[16]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[16]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[17]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[17]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[18]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[18]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[19]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[19]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[20]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[20]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[21]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[21]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[22]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[22]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[23]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[23]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[24]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[24]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[25]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[25]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[26]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[26]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[27]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[27]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[28]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[28]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[29]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[29]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[2]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[2]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[30]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[30]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[31]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[31]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute ADDER_THRESHOLD of \m_axi_awaddr_reg[31]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \m_axi_awaddr_reg[31]_i_9\ : label is 35;
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[3]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[3]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[4]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[4]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[5]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[5]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[6]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[6]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[7]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[7]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[8]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[8]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of \m_axi_awaddr_reg[9]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of \m_axi_awaddr_reg[9]\ : label is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32";
  attribute SOFT_HLUTNM of \m_axi_awlen[0]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \m_axi_awlen[1]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \m_axi_awlen[2]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \m_axi_awlen[3]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \m_axi_awlen[4]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \m_axi_awlen[5]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \m_axi_awlen[6]_i_1\ : label is "soft_lutpair247";
  attribute X_INTERFACE_INFO of \m_axi_awlen_reg[0]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of \m_axi_awlen_reg[1]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of \m_axi_awlen_reg[2]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of \m_axi_awlen_reg[3]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute ADDER_THRESHOLD of \m_axi_awlen_reg[3]_i_2\ : label is 35;
  attribute X_INTERFACE_INFO of \m_axi_awlen_reg[4]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of \m_axi_awlen_reg[5]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of \m_axi_awlen_reg[6]\ : label is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute ADDER_THRESHOLD of \m_axi_awlen_reg[6]_i_2\ : label is 35;
  attribute X_INTERFACE_INFO of m_axi_awvalid_reg : label is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute SOFT_HLUTNM of \m_axi_wcnt[1]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \m_axi_wcnt[2]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \m_axi_wcnt[3]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \m_axi_wcnt[4]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \m_axi_wcnt[6]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \m_axi_wcnt[7]_i_3\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of m_axi_wlast_i_3 : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of m_axi_wlast_i_4 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of m_axi_wlast_i_5 : label is "soft_lutpair225";
  attribute X_INTERFACE_INFO of m_axi_wlast_reg : label is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute X_INTERFACE_INFO of m_axi_wvalid_reg : label is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute ADDER_THRESHOLD of \m_bus_adr_o_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \m_bus_adr_o_reg[14]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \m_bus_adr_o_reg[18]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \m_bus_adr_o_reg[22]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \m_bus_adr_o_reg[26]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \m_bus_adr_o_reg[30]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \m_bus_adr_o_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \m_bus_adr_o_reg[6]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of m_bus_error_i_3 : label is "soft_lutpair231";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \reset_sync_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \reset_sync_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \reset_sync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \reset_sync_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \reset_sync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \reset_sync_reg[2]\ : label is "yes";
  attribute COMPARATOR_THRESHOLD of rx_burst_len1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \rx_burst_len1_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \rx_burst_len1_carry__0_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of rx_burst_len1_carry_i_10 : label is 35;
  attribute ADDER_THRESHOLD of rx_burst_len1_carry_i_9 : label is 35;
  attribute SOFT_HLUTNM of s_axi_awready_INST_0 : label is "soft_lutpair256";
  attribute X_INTERFACE_INFO of s_axi_bvalid_reg : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
  attribute SOFT_HLUTNM of \s_axi_rdata[0]_i_7\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \s_axi_rdata[11]_i_11\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \s_axi_rdata[11]_i_5\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \s_axi_rdata[11]_i_6\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \s_axi_rdata[11]_i_7\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \s_axi_rdata[11]_i_8\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \s_axi_rdata[12]_i_6\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \s_axi_rdata[13]_i_6\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \s_axi_rdata[15]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \s_axi_rdata[15]_i_3\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \s_axi_rdata[1]_i_7\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \s_axi_rdata[27]_i_6\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \s_axi_rdata[2]_i_5\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \s_axi_rdata[31]_i_11\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \s_axi_rdata[31]_i_7\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \s_axi_rdata[31]_i_8\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \s_axi_rdata[31]_i_9\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \s_axi_rdata[3]_i_6\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \s_axi_rdata[7]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \s_axi_rdata[7]_i_3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \s_axi_rdata[7]_i_8\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \s_axi_rdata[9]_i_7\ : label is "soft_lutpair236";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[0]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[10]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[11]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[12]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[13]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[14]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[15]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[16]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[17]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[18]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[19]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[1]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[20]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[21]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[22]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[23]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[24]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[25]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[26]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[27]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[28]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[29]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[2]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[30]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[31]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[3]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[4]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[5]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[6]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[7]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[8]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of \s_axi_rdata_reg[9]\ : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of s_axi_rvalid_reg : label is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
  attribute SOFT_HLUTNM of s_axi_wready_INST_0 : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of sd_dat_reg_t_i_2 : label is "soft_lutpair228";
  attribute ADDER_THRESHOLD of \sd_detect_cnt_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \sd_detect_cnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sd_detect_cnt_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sd_detect_cnt_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sd_detect_cnt_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sd_detect_cnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sd_detect_cnt_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of sd_insert_ie_i_1 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of sd_remove_ie_i_1 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of sdio_clk_i_1 : label is "soft_lutpair239";
  attribute X_INTERFACE_INFO of sdio_clk_reg : label is "xilinx.com:signal:clock:1.0 sdio_clk CLK";
  attribute X_INTERFACE_PARAMETER of sdio_clk_reg : label is "FREQ_HZ 50000000";
  attribute X_INTERFACE_INFO of sdio_reset_reg : label is "xilinx.com:signal:reset:1.0 sdio_reset RST";
  attribute X_INTERFACE_PARAMETER of sdio_reset_reg : label is "POLARITY ACTIVE_HIGH";
  attribute SOFT_HLUTNM of \software_reset_reg[0]_i_2\ : label is "soft_lutpair240";
  attribute COMPARATOR_THRESHOLD of tx_burst_len1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tx_burst_len1_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \tx_burst_len1_carry__0_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of tx_burst_len1_carry_i_10 : label is 35;
  attribute ADDER_THRESHOLD of tx_burst_len1_carry_i_9 : label is 35;
begin
  fifo_dout(31 downto 0) <= \^fifo_dout\(31 downto 0);
  m_axi_arvalid <= \^m_axi_arvalid\;
  m_axi_awlen(6 downto 0) <= \^m_axi_awlen\(6 downto 0);
  m_axi_awvalid_reg_0 <= \^m_axi_awvalid_reg_0\;
  m_axi_bready <= \^m_axi_bready\;
  m_axi_wlast_reg_0 <= \^m_axi_wlast_reg_0\;
  m_axi_wvalid_reg_0 <= \^m_axi_wvalid_reg_0\;
  s_axi_bvalid_reg_0 <= \^s_axi_bvalid_reg_0\;
  s_axi_rvalid_reg_0 <= \^s_axi_rvalid_reg_0\;
  sdio_reset_reg_0 <= \^sdio_reset_reg_0\;
IOBUF_cmd: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sd_cmd_reg_o,
      IO => sdio_cmd,
      O => sd_cmd_i,
      T => sd_cmd_reg_t
    );
IOBUF_dat0: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sd_dat_reg_o(0),
      IO => sdio_dat(0),
      O => sd_dat_i(0),
      T => sd_dat_reg_t
    );
IOBUF_dat1: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sd_dat_reg_o(1),
      IO => sdio_dat(1),
      O => sd_dat_i(1),
      T => sd_dat_reg_t
    );
IOBUF_dat2: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sd_dat_reg_o(2),
      IO => sdio_dat(2),
      O => sd_dat_i(2),
      T => sd_dat_reg_t
    );
IOBUF_dat3: unisim.vcomponents.IOBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sd_dat_reg_o(3),
      IO => sdio_dat(3),
      O => sd_dat_i(3),
      T => sd_dat_reg_t
    );
\argument_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \argument_reg[31]_i_2_n_0\,
      I1 => \argument_reg[31]_i_3_n_0\,
      I2 => \^s_axi_bvalid_reg_0\,
      I3 => wr_req(1),
      I4 => wr_req(0),
      O => \argument_reg[31]_i_1_n_0\
    );
\argument_reg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \argument_reg[31]_i_4_n_0\,
      I1 => \write_addr_reg_n_0_[0]\,
      I2 => \write_addr_reg_n_0_[1]\,
      I3 => \write_addr_reg_n_0_[2]\,
      I4 => \write_addr_reg_n_0_[3]\,
      I5 => \write_addr_reg_n_0_[4]\,
      O => \argument_reg[31]_i_2_n_0\
    );
\argument_reg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101000100000000"
    )
        port map (
      I0 => \write_addr_reg_n_0_[15]\,
      I1 => \write_addr_reg_n_0_[7]\,
      I2 => \write_addr_reg_n_0_[10]\,
      I3 => \write_addr_reg_n_0_[8]\,
      I4 => \write_addr_reg_n_0_[9]\,
      I5 => \argument_reg[31]_i_5_n_0\,
      O => \argument_reg[31]_i_3_n_0\
    );
\argument_reg[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \write_addr_reg_n_0_[5]\,
      I1 => \write_addr_reg_n_0_[6]\,
      O => \argument_reg[31]_i_4_n_0\
    );
\argument_reg[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \write_addr_reg_n_0_[14]\,
      I1 => \write_addr_reg_n_0_[12]\,
      I2 => \write_addr_reg_n_0_[11]\,
      I3 => \write_addr_reg_n_0_[13]\,
      I4 => \write_addr_reg_n_0_[9]\,
      I5 => \write_addr_reg_n_0_[10]\,
      O => \argument_reg[31]_i_5_n_0\
    );
\argument_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[0]\,
      Q => argument_reg(0),
      R => reset_sync(2)
    );
\argument_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[10]\,
      Q => argument_reg(10),
      R => reset_sync(2)
    );
\argument_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[11]\,
      Q => argument_reg(11),
      R => reset_sync(2)
    );
\argument_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[12]\,
      Q => argument_reg(12),
      R => reset_sync(2)
    );
\argument_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[13]\,
      Q => argument_reg(13),
      R => reset_sync(2)
    );
\argument_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[14]\,
      Q => argument_reg(14),
      R => reset_sync(2)
    );
\argument_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[15]\,
      Q => argument_reg(15),
      R => reset_sync(2)
    );
\argument_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[16]\,
      Q => argument_reg(16),
      R => reset_sync(2)
    );
\argument_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[17]\,
      Q => argument_reg(17),
      R => reset_sync(2)
    );
\argument_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[18]\,
      Q => argument_reg(18),
      R => reset_sync(2)
    );
\argument_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[19]\,
      Q => argument_reg(19),
      R => reset_sync(2)
    );
\argument_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[1]\,
      Q => argument_reg(1),
      R => reset_sync(2)
    );
\argument_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[20]\,
      Q => argument_reg(20),
      R => reset_sync(2)
    );
\argument_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[21]\,
      Q => argument_reg(21),
      R => reset_sync(2)
    );
\argument_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[22]\,
      Q => argument_reg(22),
      R => reset_sync(2)
    );
\argument_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[23]\,
      Q => argument_reg(23),
      R => reset_sync(2)
    );
\argument_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[24]\,
      Q => argument_reg(24),
      R => reset_sync(2)
    );
\argument_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[25]\,
      Q => argument_reg(25),
      R => reset_sync(2)
    );
\argument_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[26]\,
      Q => argument_reg(26),
      R => reset_sync(2)
    );
\argument_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[27]\,
      Q => argument_reg(27),
      R => reset_sync(2)
    );
\argument_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[28]\,
      Q => argument_reg(28),
      R => reset_sync(2)
    );
\argument_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[29]\,
      Q => argument_reg(29),
      R => reset_sync(2)
    );
\argument_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[2]\,
      Q => argument_reg(2),
      R => reset_sync(2)
    );
\argument_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[30]\,
      Q => argument_reg(30),
      R => reset_sync(2)
    );
\argument_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[31]\,
      Q => argument_reg(31),
      R => reset_sync(2)
    );
\argument_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[3]\,
      Q => argument_reg(3),
      R => reset_sync(2)
    );
\argument_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[4]\,
      Q => argument_reg(4),
      R => reset_sync(2)
    );
\argument_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[5]\,
      Q => argument_reg(5),
      R => reset_sync(2)
    );
\argument_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[6]\,
      Q => argument_reg(6),
      R => reset_sync(2)
    );
\argument_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[7]\,
      Q => argument_reg(7),
      R => reset_sync(2)
    );
\argument_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[8]\,
      Q => argument_reg(8),
      R => reset_sync(2)
    );
\argument_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \argument_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[9]\,
      Q => argument_reg(9),
      R => reset_sync(2)
    );
\block_count_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \block_count_reg[15]_i_2_n_0\,
      I1 => \write_addr_reg_n_0_[2]\,
      I2 => \write_addr_reg_n_0_[6]\,
      I3 => \write_addr_reg_n_0_[0]\,
      I4 => \write_addr_reg_n_0_[4]\,
      I5 => \cmd_timeout_reg[24]_i_3_n_0\,
      O => \block_count_reg[15]_i_1_n_0\
    );
\block_count_reg[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \write_addr_reg_n_0_[1]\,
      I1 => \write_addr_reg_n_0_[5]\,
      I2 => \write_addr_reg_n_0_[3]\,
      O => \block_count_reg[15]_i_2_n_0\
    );
\block_count_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => \write_data_reg_n_0_[0]\,
      Q => \block_count_reg_reg_n_0_[0]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => \write_data_reg_n_0_[10]\,
      Q => \block_count_reg_reg_n_0_[10]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => \write_data_reg_n_0_[11]\,
      Q => \block_count_reg_reg_n_0_[11]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => \write_data_reg_n_0_[12]\,
      Q => \block_count_reg_reg_n_0_[12]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => \write_data_reg_n_0_[13]\,
      Q => \block_count_reg_reg_n_0_[13]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => \write_data_reg_n_0_[14]\,
      Q => \block_count_reg_reg_n_0_[14]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => \write_data_reg_n_0_[15]\,
      Q => \block_count_reg_reg_n_0_[15]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => \write_data_reg_n_0_[1]\,
      Q => \block_count_reg_reg_n_0_[1]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => \write_data_reg_n_0_[2]\,
      Q => \block_count_reg_reg_n_0_[2]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => \write_data_reg_n_0_[3]\,
      Q => \block_count_reg_reg_n_0_[3]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => \write_data_reg_n_0_[4]\,
      Q => \block_count_reg_reg_n_0_[4]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => \write_data_reg_n_0_[5]\,
      Q => \block_count_reg_reg_n_0_[5]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => \write_data_reg_n_0_[6]\,
      Q => \block_count_reg_reg_n_0_[6]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => \write_data_reg_n_0_[7]\,
      Q => \block_count_reg_reg_n_0_[7]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => \write_data_reg_n_0_[8]\,
      Q => \block_count_reg_reg_n_0_[8]\,
      R => reset_sync(2)
    );
\block_count_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_count_reg[15]_i_1_n_0\,
      D => \write_data_reg_n_0_[9]\,
      Q => \block_count_reg_reg_n_0_[9]\,
      R => reset_sync(2)
    );
\block_size_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \write_addr_reg_n_0_[2]\,
      I1 => \write_addr_reg_n_0_[0]\,
      I2 => \write_addr_reg_n_0_[5]\,
      I3 => \write_addr_reg_n_0_[6]\,
      I4 => \write_addr_reg_n_0_[1]\,
      I5 => \command_reg[13]_i_2_n_0\,
      O => \block_size_reg[11]_i_1_n_0\
    );
\block_size_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => \write_data_reg_n_0_[0]\,
      Q => \block_size_reg_reg_n_0_[0]\,
      S => reset_sync(2)
    );
\block_size_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => \write_data_reg_n_0_[10]\,
      Q => \block_size_reg_reg_n_0_[10]\,
      R => reset_sync(2)
    );
\block_size_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => \write_data_reg_n_0_[11]\,
      Q => \block_size_reg_reg_n_0_[11]\,
      R => reset_sync(2)
    );
\block_size_reg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => \write_data_reg_n_0_[1]\,
      Q => \block_size_reg_reg_n_0_[1]\,
      S => reset_sync(2)
    );
\block_size_reg_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => \write_data_reg_n_0_[2]\,
      Q => \block_size_reg_reg_n_0_[2]\,
      S => reset_sync(2)
    );
\block_size_reg_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => \write_data_reg_n_0_[3]\,
      Q => \block_size_reg_reg_n_0_[3]\,
      S => reset_sync(2)
    );
\block_size_reg_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => \write_data_reg_n_0_[4]\,
      Q => \block_size_reg_reg_n_0_[4]\,
      S => reset_sync(2)
    );
\block_size_reg_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => \write_data_reg_n_0_[5]\,
      Q => \block_size_reg_reg_n_0_[5]\,
      S => reset_sync(2)
    );
\block_size_reg_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => \write_data_reg_n_0_[6]\,
      Q => \block_size_reg_reg_n_0_[6]\,
      S => reset_sync(2)
    );
\block_size_reg_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => \write_data_reg_n_0_[7]\,
      Q => \block_size_reg_reg_n_0_[7]\,
      S => reset_sync(2)
    );
\block_size_reg_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => \write_data_reg_n_0_[8]\,
      Q => \block_size_reg_reg_n_0_[8]\,
      S => reset_sync(2)
    );
\block_size_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \block_size_reg[11]_i_1_n_0\,
      D => \write_data_reg_n_0_[9]\,
      Q => \block_size_reg_reg_n_0_[9]\,
      R => reset_sync(2)
    );
\clock_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_cnt_reg(0),
      O => \clock_cnt[0]_i_1_n_0\
    );
\clock_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clock_cnt_reg(0),
      I1 => clock_cnt_reg(1),
      O => \p_0_in__0\(1)
    );
\clock_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => clock_cnt_reg(0),
      I1 => clock_cnt_reg(1),
      I2 => clock_cnt_reg(2),
      O => \p_0_in__0\(2)
    );
\clock_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => clock_cnt_reg(1),
      I1 => clock_cnt_reg(0),
      I2 => clock_cnt_reg(2),
      I3 => clock_cnt_reg(3),
      O => \p_0_in__0\(3)
    );
\clock_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => clock_cnt_reg(2),
      I1 => clock_cnt_reg(0),
      I2 => clock_cnt_reg(1),
      I3 => clock_cnt_reg(3),
      I4 => clock_cnt_reg(4),
      O => \p_0_in__0\(4)
    );
\clock_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => clock_cnt_reg(3),
      I1 => clock_cnt_reg(1),
      I2 => clock_cnt_reg(0),
      I3 => clock_cnt_reg(2),
      I4 => clock_cnt_reg(4),
      I5 => clock_cnt_reg(5),
      O => \p_0_in__0\(5)
    );
\clock_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clock_cnt[7]_i_4_n_0\,
      I1 => clock_cnt_reg(6),
      O => \p_0_in__0\(6)
    );
\clock_cnt[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => clock_cnt_reg(2),
      I1 => clock_cnt_reg(3),
      I2 => clock_cnt_reg(4),
      I3 => clock_cnt_reg(6),
      I4 => clock_cnt_reg(5),
      O => \clock_cnt[7]_i_10_n_0\
    );
\clock_cnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \clock_cnt[7]_i_4_n_0\,
      I1 => clock_cnt_reg(6),
      I2 => clock_cnt_reg(7),
      O => \p_0_in__0\(7)
    );
\clock_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => clock_cnt_reg(5),
      I1 => clock_cnt_reg(3),
      I2 => clock_cnt_reg(1),
      I3 => clock_cnt_reg(0),
      I4 => clock_cnt_reg(2),
      I5 => clock_cnt_reg(4),
      O => \clock_cnt[7]_i_4_n_0\
    );
\clock_cnt[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => fifo_data_len(2),
      I1 => fifo_data_len(1),
      I2 => fifo_data_len(4),
      I3 => fifo_data_len(3),
      I4 => fifo_data_len(0),
      O => \clock_cnt[7]_i_5_n_0\
    );
\clock_cnt[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => fifo_free_len(2),
      I1 => fifo_free_len(1),
      I2 => fifo_free_len(4),
      I3 => fifo_free_len(3),
      I4 => fifo_free_len(0),
      O => \clock_cnt[7]_i_9_n_0\
    );
\clock_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \clock_cnt[0]_i_1_n_0\,
      Q => clock_cnt_reg(0),
      R => sd_data_master0_n_26
    );
\clock_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => clock_cnt_reg(1),
      R => sd_data_master0_n_26
    );
\clock_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => clock_cnt_reg(2),
      R => sd_data_master0_n_26
    );
\clock_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => clock_cnt_reg(3),
      R => sd_data_master0_n_26
    );
\clock_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => clock_cnt_reg(4),
      R => sd_data_master0_n_26
    );
\clock_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => clock_cnt_reg(5),
      R => sd_data_master0_n_26
    );
\clock_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => clock_cnt_reg(6),
      R => sd_data_master0_n_26
    );
\clock_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => clock_cnt_reg(7),
      R => sd_data_master0_n_26
    );
clock_data_in_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => clock_state_reg_n_0,
      I1 => clock_divider_reg(5),
      I2 => clock_divider_reg(3),
      I3 => clock_divider_reg(4),
      I4 => clock_data_in_i_3_n_0,
      O => clock_data_in_i_2_n_0
    );
clock_data_in_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => clock_divider_reg(1),
      I1 => clock_divider_reg(0),
      I2 => clock_divider_reg(2),
      I3 => clock_state_reg_n_0,
      O => clock_data_in_i_3_n_0
    );
clock_data_in_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sd_data_master0_n_74,
      Q => clock_data_in_reg_n_0,
      R => '0'
    );
\clock_divider_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \write_addr_reg_n_0_[1]\,
      I1 => \write_addr_reg_n_0_[6]\,
      I2 => \write_addr_reg_n_0_[0]\,
      I3 => \write_addr_reg_n_0_[2]\,
      I4 => \write_addr_reg_n_0_[5]\,
      I5 => \command_reg[13]_i_2_n_0\,
      O => \clock_divider_reg[7]_i_1_n_0\
    );
\clock_divider_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \clock_divider_reg[7]_i_1_n_0\,
      D => \write_data_reg_n_0_[0]\,
      Q => clock_divider_reg(0),
      R => reset_sync(2)
    );
\clock_divider_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \clock_divider_reg[7]_i_1_n_0\,
      D => \write_data_reg_n_0_[1]\,
      Q => clock_divider_reg(1),
      R => reset_sync(2)
    );
\clock_divider_reg_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => \clock_divider_reg[7]_i_1_n_0\,
      D => \write_data_reg_n_0_[2]\,
      Q => clock_divider_reg(2),
      S => reset_sync(2)
    );
\clock_divider_reg_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => \clock_divider_reg[7]_i_1_n_0\,
      D => \write_data_reg_n_0_[3]\,
      Q => clock_divider_reg(3),
      S => reset_sync(2)
    );
\clock_divider_reg_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => \clock_divider_reg[7]_i_1_n_0\,
      D => \write_data_reg_n_0_[4]\,
      Q => clock_divider_reg(4),
      S => reset_sync(2)
    );
\clock_divider_reg_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => \clock_divider_reg[7]_i_1_n_0\,
      D => \write_data_reg_n_0_[5]\,
      Q => clock_divider_reg(5),
      S => reset_sync(2)
    );
\clock_divider_reg_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock,
      CE => \clock_divider_reg[7]_i_1_n_0\,
      D => \write_data_reg_n_0_[6]\,
      Q => clock_divider_reg(6),
      S => reset_sync(2)
    );
\clock_divider_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => \clock_divider_reg[7]_i_1_n_0\,
      D => \write_data_reg_n_0_[7]\,
      Q => clock_divider_reg(7),
      R => reset_sync(2)
    );
clock_posedge1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => clock_posedge1_carry_n_0,
      CO(2) => clock_posedge1_carry_n_1,
      CO(1) => clock_posedge1_carry_n_2,
      CO(0) => clock_posedge1_carry_n_3,
      CYINIT => '0',
      DI(3) => clock_posedge1_carry_i_1_n_0,
      DI(2) => clock_posedge1_carry_i_2_n_0,
      DI(1) => clock_posedge1_carry_i_3_n_0,
      DI(0) => clock_posedge1_carry_i_4_n_0,
      O(3 downto 0) => NLW_clock_posedge1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => clock_posedge1_carry_i_5_n_0,
      S(2) => clock_posedge1_carry_i_6_n_0,
      S(1) => clock_posedge1_carry_i_7_n_0,
      S(0) => clock_posedge1_carry_i_8_n_0
    );
clock_posedge1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => clock_divider_reg(6),
      I1 => clock_cnt_reg(6),
      I2 => clock_cnt_reg(7),
      I3 => clock_divider_reg(7),
      O => clock_posedge1_carry_i_1_n_0
    );
clock_posedge1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => clock_divider_reg(4),
      I1 => clock_cnt_reg(4),
      I2 => clock_cnt_reg(5),
      I3 => clock_divider_reg(5),
      O => clock_posedge1_carry_i_2_n_0
    );
clock_posedge1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => clock_divider_reg(2),
      I1 => clock_cnt_reg(2),
      I2 => clock_cnt_reg(3),
      I3 => clock_divider_reg(3),
      O => clock_posedge1_carry_i_3_n_0
    );
clock_posedge1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => clock_divider_reg(0),
      I1 => clock_cnt_reg(0),
      I2 => clock_cnt_reg(1),
      I3 => clock_divider_reg(1),
      O => clock_posedge1_carry_i_4_n_0
    );
clock_posedge1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clock_cnt_reg(7),
      I1 => clock_divider_reg(7),
      I2 => clock_divider_reg(6),
      I3 => clock_cnt_reg(6),
      O => clock_posedge1_carry_i_5_n_0
    );
clock_posedge1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clock_cnt_reg(5),
      I1 => clock_divider_reg(5),
      I2 => clock_divider_reg(4),
      I3 => clock_cnt_reg(4),
      O => clock_posedge1_carry_i_6_n_0
    );
clock_posedge1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clock_cnt_reg(3),
      I1 => clock_divider_reg(3),
      I2 => clock_divider_reg(2),
      I3 => clock_cnt_reg(2),
      O => clock_posedge1_carry_i_7_n_0
    );
clock_posedge1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clock_cnt_reg(1),
      I1 => clock_divider_reg(1),
      I2 => clock_divider_reg(0),
      I3 => clock_cnt_reg(0),
      O => clock_posedge1_carry_i_8_n_0
    );
clock_posedge_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sd_data_master0_n_75,
      Q => clock_posedge,
      R => '0'
    );
clock_state_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sd_data_master0_n_6,
      Q => clock_state_reg_n_0,
      R => reset_sync(2)
    );
\cmd_int_enable_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \write_addr_reg_n_0_[4]\,
      I1 => \write_addr_reg_n_0_[3]\,
      I2 => \write_addr_reg_n_0_[2]\,
      I3 => \cmd_int_enable_reg[4]_i_2_n_0\,
      I4 => \cmd_int_enable_reg[4]_i_3_n_0\,
      I5 => \cmd_timeout_reg[24]_i_3_n_0\,
      O => \cmd_int_enable_reg[4]_i_1_n_0\
    );
\cmd_int_enable_reg[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \write_addr_reg_n_0_[0]\,
      I1 => \write_addr_reg_n_0_[1]\,
      O => \cmd_int_enable_reg[4]_i_2_n_0\
    );
\cmd_int_enable_reg[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \write_addr_reg_n_0_[5]\,
      I1 => \write_addr_reg_n_0_[6]\,
      O => \cmd_int_enable_reg[4]_i_3_n_0\
    );
\cmd_int_enable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_int_enable_reg[4]_i_1_n_0\,
      D => \write_data_reg_n_0_[0]\,
      Q => \cmd_int_enable_reg_reg_n_0_[0]\,
      R => reset_sync(2)
    );
\cmd_int_enable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_int_enable_reg[4]_i_1_n_0\,
      D => \write_data_reg_n_0_[1]\,
      Q => \cmd_int_enable_reg_reg_n_0_[1]\,
      R => reset_sync(2)
    );
\cmd_int_enable_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_int_enable_reg[4]_i_1_n_0\,
      D => \write_data_reg_n_0_[2]\,
      Q => \cmd_int_enable_reg_reg_n_0_[2]\,
      R => reset_sync(2)
    );
\cmd_int_enable_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_int_enable_reg[4]_i_1_n_0\,
      D => \write_data_reg_n_0_[3]\,
      Q => \cmd_int_enable_reg_reg_n_0_[3]\,
      R => reset_sync(2)
    );
\cmd_int_enable_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_int_enable_reg[4]_i_1_n_0\,
      D => \write_data_reg_n_0_[4]\,
      Q => \cmd_int_enable_reg_reg_n_0_[4]\,
      R => reset_sync(2)
    );
cmd_int_rst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0808"
    )
        port map (
      I0 => cmd_int_rst_i_2_n_0,
      I1 => \argument_reg[31]_i_3_n_0\,
      I2 => \software_reset_reg[0]_i_2_n_0\,
      I3 => clock_posedge,
      I4 => cmd_int_rst_reg_n_0,
      O => cmd_int_rst_i_1_n_0
    );
cmd_int_rst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => cmd_int_rst_i_3_n_0,
      I1 => \write_addr_reg_n_0_[1]\,
      I2 => \write_addr_reg_n_0_[6]\,
      I3 => \write_addr_reg_n_0_[3]\,
      I4 => \write_addr_reg_n_0_[4]\,
      I5 => \write_addr_reg_n_0_[5]\,
      O => cmd_int_rst_i_2_n_0
    );
cmd_int_rst_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \write_addr_reg_n_0_[2]\,
      I1 => \write_addr_reg_n_0_[0]\,
      O => cmd_int_rst_i_3_n_0
    );
cmd_int_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => cmd_int_rst_i_1_n_0,
      Q => cmd_int_rst_reg_n_0,
      R => reset_sync(2)
    );
cmd_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => \state__0\(0),
      I1 => cmd_serial_host0_n_151,
      I2 => crc_enable13_in,
      I3 => cmd_serial_host0_n_150,
      I4 => cmd_o0_out,
      I5 => sd_cmd_o,
      O => cmd_o_i_1_n_0
    );
cmd_serial_host0: entity work.riscv_SD_0_sd_cmd_serial_host
     port map (
      AR(0) => cmd_serial_host0_n_2,
      CO(0) => crc_enable15_in,
      \CRC_reg[5]\ => cmd_serial_host0_n_156,
      Q(1) => \command_reg_reg_n_0_[4]\,
      Q(0) => \command_reg_reg_n_0_[3]\,
      clock => clock,
      clock_data_in => clock_data_in_reg_n_0,
      clock_posedge => clock_posedge,
      clock_posedge_reg => cmd_serial_host0_n_145,
      \cmd_buff_reg[38]_0\(38 downto 0) => cmd(38 downto 0),
      cmd_crc_ok => cmd_crc_ok,
      cmd_finish => cmd_finish,
      cmd_index_ok => cmd_index_ok,
      cmd_o0_out => cmd_o0_out,
      cmd_o_reg_0 => cmd_o_i_1_n_0,
      cmd_setting(1 downto 0) => cmd_setting(1 downto 0),
      cmd_start_tx => cmd_start_tx,
      \counter_reg[0]_0\ => cmd_serial_host0_n_151,
      \counter_reg[29]_0\(0) => cmd_serial_host0_n_144,
      \counter_reg[31]_0\(0) => crc_enable13_in,
      \counter_reg[3]_0\ => cmd_serial_host0_n_150,
      crc_bit => crc_bit,
      crc_bit_reg_0 => cmd_serial_host0_n_6,
      crc_bit_reg_1 => crc_bit_i_1_n_0,
      crc_enable => crc_enable,
      crc_enable_reg_0 => cmd_serial_host0_n_7,
      crc_enable_reg_1 => crc_enable_i_1_n_0,
      crc_match_reg_0 => cmd_serial_host0_n_3,
      crc_match_reg_1 => crc_match_i_1_n_0,
      crc_ok_reg_0 => cmd_serial_host0_n_9,
      crc_rst_reg_0 => crc_rst_i_1_n_0,
      finish_reg_0 => finish_i_1_n_0,
      reset0 => reset0,
      \response_01__0\ => \response_01__0\,
      \response_reg[119]_0\(119 downto 0) => cmd_response(119 downto 0),
      sd_cmd_i => sd_cmd_i,
      sd_cmd_o => sd_cmd_o,
      sd_cmd_oe => sd_cmd_oe,
      \state_reg[1]_0\ => cmd_serial_host0_n_140,
      \state_reg[1]_1\ => cmd_serial_host0_n_148,
      \state_reg[2]_0\ => cmd_serial_host0_n_143,
      \state_reg[2]_1\ => cmd_serial_host0_n_146,
      \state_reg[3]_0\ => cmd_serial_host0_n_142,
      \state_reg[4]_0\ => cmd_serial_host0_n_137,
      \state_reg[4]_1\ => cmd_serial_host0_n_153,
      \state_reg[4]_2\ => cmd_serial_host0_n_155,
      \state_reg[5]_0\ => cmd_serial_host0_n_16,
      \state_reg[5]_1\ => cmd_serial_host0_n_141,
      \state_reg[5]_2\ => cmd_serial_host0_n_152,
      \state_reg[7]_0\(5 downto 4) => \state__0\(7 downto 6),
      \state_reg[7]_0\(3 downto 0) => \state__0\(3 downto 0)
    );
cmd_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \argument_reg[31]_i_1_n_0\,
      I1 => \argument_reg[31]_i_2_n_0\,
      I2 => \cmd_timeout_reg[24]_i_3_n_0\,
      I3 => clock_posedge,
      I4 => cmd_start_reg_n_0,
      O => cmd_start_i_1_n_0
    );
cmd_start_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => cmd_start_i_1_n_0,
      Q => cmd_start_reg_n_0,
      R => reset_sync(2)
    );
\cmd_timeout_reg[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \cmd_timeout_reg[24]_i_2_n_0\,
      I1 => \write_addr_reg_n_0_[6]\,
      I2 => \write_addr_reg_n_0_[5]\,
      I3 => \write_addr_reg_n_0_[0]\,
      I4 => \cmd_timeout_reg[24]_i_3_n_0\,
      O => \cmd_timeout_reg[24]_i_1_n_0\
    );
\cmd_timeout_reg[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \write_addr_reg_n_0_[1]\,
      I1 => \write_addr_reg_n_0_[2]\,
      I2 => \write_addr_reg_n_0_[3]\,
      I3 => \write_addr_reg_n_0_[4]\,
      O => \cmd_timeout_reg[24]_i_2_n_0\
    );
\cmd_timeout_reg[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \argument_reg[31]_i_3_n_0\,
      I1 => \^s_axi_bvalid_reg_0\,
      I2 => wr_req(1),
      I3 => wr_req(0),
      O => \cmd_timeout_reg[24]_i_3_n_0\
    );
\cmd_timeout_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[0]\,
      Q => cmd_timeout_reg(0),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[10]\,
      Q => cmd_timeout_reg(10),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[11]\,
      Q => cmd_timeout_reg(11),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[12]\,
      Q => cmd_timeout_reg(12),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[13]\,
      Q => cmd_timeout_reg(13),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[14]\,
      Q => cmd_timeout_reg(14),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[15]\,
      Q => cmd_timeout_reg(15),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[16]\,
      Q => cmd_timeout_reg(16),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[17]\,
      Q => cmd_timeout_reg(17),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[18]\,
      Q => cmd_timeout_reg(18),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[19]\,
      Q => cmd_timeout_reg(19),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[1]\,
      Q => cmd_timeout_reg(1),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[20]\,
      Q => cmd_timeout_reg(20),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[21]\,
      Q => cmd_timeout_reg(21),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[22]\,
      Q => cmd_timeout_reg(22),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[23]\,
      Q => cmd_timeout_reg(23),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[24]\,
      Q => cmd_timeout_reg(24),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[2]\,
      Q => cmd_timeout_reg(2),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[3]\,
      Q => cmd_timeout_reg(3),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[4]\,
      Q => cmd_timeout_reg(4),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[5]\,
      Q => cmd_timeout_reg(5),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[6]\,
      Q => cmd_timeout_reg(6),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[7]\,
      Q => cmd_timeout_reg(7),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[8]\,
      Q => cmd_timeout_reg(8),
      R => reset_sync(2)
    );
\cmd_timeout_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \cmd_timeout_reg[24]_i_1_n_0\,
      D => \write_data_reg_n_0_[9]\,
      Q => cmd_timeout_reg(9),
      R => reset_sync(2)
    );
\command_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \write_addr_reg_n_0_[5]\,
      I1 => \write_addr_reg_n_0_[6]\,
      I2 => \write_addr_reg_n_0_[1]\,
      I3 => \write_addr_reg_n_0_[0]\,
      I4 => \write_addr_reg_n_0_[2]\,
      I5 => \command_reg[13]_i_2_n_0\,
      O => \command_reg[13]_i_1_n_0\
    );
\command_reg[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \cmd_timeout_reg[24]_i_3_n_0\,
      I1 => \write_addr_reg_n_0_[3]\,
      I2 => \write_addr_reg_n_0_[4]\,
      O => \command_reg[13]_i_2_n_0\
    );
\command_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => \write_data_reg_n_0_[0]\,
      Q => \command_reg_reg_n_0_[0]\,
      R => reset_sync(2)
    );
\command_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => \write_data_reg_n_0_[10]\,
      Q => \command_reg_reg_n_0_[10]\,
      R => reset_sync(2)
    );
\command_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => \write_data_reg_n_0_[11]\,
      Q => \command_reg_reg_n_0_[11]\,
      R => reset_sync(2)
    );
\command_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => \write_data_reg_n_0_[12]\,
      Q => \command_reg_reg_n_0_[12]\,
      R => reset_sync(2)
    );
\command_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => \write_data_reg_n_0_[13]\,
      Q => \command_reg_reg_n_0_[13]\,
      R => reset_sync(2)
    );
\command_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => \write_data_reg_n_0_[1]\,
      Q => \command_reg_reg_n_0_[1]\,
      R => reset_sync(2)
    );
\command_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => \write_data_reg_n_0_[2]\,
      Q => \command_reg_reg_n_0_[2]\,
      R => reset_sync(2)
    );
\command_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => \write_data_reg_n_0_[3]\,
      Q => \command_reg_reg_n_0_[3]\,
      R => reset_sync(2)
    );
\command_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => \write_data_reg_n_0_[4]\,
      Q => \command_reg_reg_n_0_[4]\,
      R => reset_sync(2)
    );
\command_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => \write_data_reg_n_0_[5]\,
      Q => p_0_in_4(0),
      R => reset_sync(2)
    );
\command_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => \write_data_reg_n_0_[6]\,
      Q => p_0_in_4(1),
      R => reset_sync(2)
    );
\command_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => \write_data_reg_n_0_[7]\,
      Q => \command_reg_reg_n_0_[7]\,
      R => reset_sync(2)
    );
\command_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => \write_data_reg_n_0_[8]\,
      Q => \command_reg_reg_n_0_[8]\,
      R => reset_sync(2)
    );
\command_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \command_reg[13]_i_1_n_0\,
      D => \write_data_reg_n_0_[9]\,
      Q => \command_reg_reg_n_0_[9]\,
      R => reset_sync(2)
    );
\controller_setting_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_data_reg_n_0_[0]\,
      I1 => \controller_setting_reg[1]_i_2_n_0\,
      I2 => \controller_setting_reg_reg_n_0_[0]\,
      O => \controller_setting_reg[0]_i_1_n_0\
    );
\controller_setting_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_data_reg_n_0_[1]\,
      I1 => \controller_setting_reg[1]_i_2_n_0\,
      I2 => controller_setting_reg(1),
      O => \controller_setting_reg[1]_i_1_n_0\
    );
\controller_setting_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \data_timeout_reg[27]_i_2_n_0\,
      I1 => \write_addr_reg_n_0_[4]\,
      I2 => \write_addr_reg_n_0_[2]\,
      I3 => \write_addr_reg_n_0_[0]\,
      I4 => \write_addr_reg_n_0_[1]\,
      I5 => \cmd_timeout_reg[24]_i_3_n_0\,
      O => \controller_setting_reg[1]_i_2_n_0\
    );
\controller_setting_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \controller_setting_reg[0]_i_1_n_0\,
      Q => \controller_setting_reg_reg_n_0_[0]\,
      R => reset_sync(2)
    );
\controller_setting_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \controller_setting_reg[1]_i_1_n_0\,
      Q => controller_setting_reg(1),
      R => reset_sync(2)
    );
crc_bit_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => crc_bit,
      I1 => cmd_serial_host0_n_148,
      I2 => cmd_serial_host0_n_155,
      I3 => cmd_serial_host0_n_145,
      I4 => cmd_serial_host0_n_152,
      I5 => cmd_serial_host0_n_6,
      O => crc_bit_i_1_n_0
    );
crc_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F774044"
    )
        port map (
      I0 => sd_data_serial_host0_n_15,
      I1 => sd_data_serial_host0_n_18,
      I2 => sd_data_serial_host0_n_16,
      I3 => sd_data_serial_host0_n_21,
      I4 => sd_data_serial_host0_n_5,
      O => crc_en_i_1_n_0
    );
crc_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFFFFF88800000"
    )
        port map (
      I0 => crc_enable,
      I1 => cmd_serial_host0_n_145,
      I2 => cmd_serial_host0_n_140,
      I3 => cmd_serial_host0_n_143,
      I4 => cmd_serial_host0_n_142,
      I5 => cmd_serial_host0_n_7,
      O => crc_enable_i_1_n_0
    );
crc_match_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => cmd_serial_host0_n_156,
      I1 => crc_enable15_in,
      I2 => cmd_serial_host0_n_16,
      I3 => cmd_serial_host0_n_146,
      I4 => cmd_serial_host0_n_144,
      I5 => cmd_serial_host0_n_3,
      O => crc_match_i_1_n_0
    );
\crc_ok_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAB00A8"
    )
        port map (
      I0 => sd_data_serial_host0_n_27,
      I1 => sd_data_serial_host0_n_28,
      I2 => sd_data_serial_host0_n_29,
      I3 => sd_data_serial_host0_n_13,
      I4 => data_crc_ok,
      O => \crc_ok_i_1__0_n_0\
    );
crc_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFFFFF02000000"
    )
        port map (
      I0 => cmd_serial_host0_n_153,
      I1 => \state__0\(2),
      I2 => \state__0\(3),
      I3 => cmd_serial_host0_n_145,
      I4 => cmd_serial_host0_n_141,
      I5 => cmd_serial_host0_n_2,
      O => crc_rst_i_1_n_0
    );
\crc_rst_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAB0000AAA8"
    )
        port map (
      I0 => crc_rst,
      I1 => sd_data_serial_host0_n_10,
      I2 => sd_data_serial_host0_n_25,
      I3 => sd_data_serial_host0_n_22,
      I4 => sd_data_serial_host0_n_32,
      I5 => sd_data_serial_host0_n_0,
      O => \crc_rst_i_1__0_n_0\
    );
ctrl_rst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \software_reset_reg_reg_n_0_[0]\,
      I1 => clock_posedge,
      I2 => ctrl_rst,
      O => ctrl_rst_i_1_n_0
    );
ctrl_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => ctrl_rst_i_1_n_0,
      Q => ctrl_rst,
      R => reset_sync(2)
    );
dat_oe_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF090000FF00"
    )
        port map (
      I0 => \state__0_0\(0),
      I1 => \state__0_0\(5),
      I2 => sd_data_serial_host0_n_26,
      I3 => sd_data_serial_host0_n_10,
      I4 => sd_data_serial_host0_n_20,
      I5 => sd_dat_oe,
      O => dat_oe_i_1_n_0
    );
\data_cycles[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \block_size_reg_reg_n_0_[0]\,
      O => \data_cycles[3]_i_3_n_0\
    );
\data_cycles_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_cycles_reg[7]_i_2_n_0\,
      CO(3) => \data_cycles_reg[11]_i_2_n_0\,
      CO(2) => \data_cycles_reg[11]_i_2_n_1\,
      CO(1) => \data_cycles_reg[11]_i_2_n_2\,
      CO(0) => \data_cycles_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data_cycles10_in(11 downto 8),
      S(3) => \block_size_reg_reg_n_0_[10]\,
      S(2) => \block_size_reg_reg_n_0_[9]\,
      S(1) => \block_size_reg_reg_n_0_[8]\,
      S(0) => \block_size_reg_reg_n_0_[7]\
    );
\data_cycles_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_cycles_reg[11]_i_2_n_0\,
      CO(3 downto 2) => \NLW_data_cycles_reg[13]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => data_cycles10_in(13),
      CO(0) => \NLW_data_cycles_reg[13]_i_2_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_data_cycles_reg[13]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => data_cycles10_in(12),
      S(3 downto 1) => B"001",
      S(0) => \block_size_reg_reg_n_0_[11]\
    );
\data_cycles_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_cycles_reg[3]_i_2_n_0\,
      CO(2) => \data_cycles_reg[3]_i_2_n_1\,
      CO(1) => \data_cycles_reg[3]_i_2_n_2\,
      CO(0) => \data_cycles_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \block_size_reg_reg_n_0_[0]\,
      DI(0) => '0',
      O(3 downto 1) => data_cycles10_in(3 downto 1),
      O(0) => \NLW_data_cycles_reg[3]_i_2_O_UNCONNECTED\(0),
      S(3) => \block_size_reg_reg_n_0_[2]\,
      S(2) => \block_size_reg_reg_n_0_[1]\,
      S(1) => \data_cycles[3]_i_3_n_0\,
      S(0) => '0'
    );
\data_cycles_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_cycles_reg[3]_i_2_n_0\,
      CO(3) => \data_cycles_reg[7]_i_2_n_0\,
      CO(2) => \data_cycles_reg[7]_i_2_n_1\,
      CO(1) => \data_cycles_reg[7]_i_2_n_2\,
      CO(0) => \data_cycles_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data_cycles10_in(7 downto 4),
      S(3) => \block_size_reg_reg_n_0_[6]\,
      S(2) => \block_size_reg_reg_n_0_[5]\,
      S(1) => \block_size_reg_reg_n_0_[4]\,
      S(0) => \block_size_reg_reg_n_0_[3]\
    );
\data_int_enable_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \cmd_timeout_reg[24]_i_2_n_0\,
      I1 => \write_addr_reg_n_0_[5]\,
      I2 => \write_addr_reg_n_0_[6]\,
      I3 => \write_addr_reg_n_0_[0]\,
      I4 => \cmd_timeout_reg[24]_i_3_n_0\,
      O => \data_int_enable_reg[5]_i_1_n_0\
    );
\data_int_enable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_int_enable_reg[5]_i_1_n_0\,
      D => \write_data_reg_n_0_[0]\,
      Q => \data_int_enable_reg_reg_n_0_[0]\,
      R => reset_sync(2)
    );
\data_int_enable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_int_enable_reg[5]_i_1_n_0\,
      D => \write_data_reg_n_0_[1]\,
      Q => \data_int_enable_reg_reg_n_0_[1]\,
      R => reset_sync(2)
    );
\data_int_enable_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_int_enable_reg[5]_i_1_n_0\,
      D => \write_data_reg_n_0_[2]\,
      Q => \data_int_enable_reg_reg_n_0_[2]\,
      R => reset_sync(2)
    );
\data_int_enable_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_int_enable_reg[5]_i_1_n_0\,
      D => \write_data_reg_n_0_[3]\,
      Q => \data_int_enable_reg_reg_n_0_[3]\,
      R => reset_sync(2)
    );
\data_int_enable_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_int_enable_reg[5]_i_1_n_0\,
      D => \write_data_reg_n_0_[4]\,
      Q => \data_int_enable_reg_reg_n_0_[4]\,
      R => reset_sync(2)
    );
\data_int_enable_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_int_enable_reg[5]_i_1_n_0\,
      D => \write_data_reg_n_0_[5]\,
      Q => \data_int_enable_reg_reg_n_0_[5]\,
      R => reset_sync(2)
    );
data_int_rst_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_int_rst15_out,
      I1 => clock_posedge,
      I2 => data_int_rst_reg_n_0,
      O => data_int_rst_i_1_n_0
    );
data_int_rst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \cmd_timeout_reg[24]_i_3_n_0\,
      I1 => \write_addr_reg_n_0_[4]\,
      I2 => \write_addr_reg_n_0_[3]\,
      I3 => \write_addr_reg_n_0_[1]\,
      I4 => cmd_int_rst_i_3_n_0,
      I5 => \cmd_int_enable_reg[4]_i_3_n_0\,
      O => data_int_rst15_out
    );
data_int_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => data_int_rst_i_1_n_0,
      Q => data_int_rst_reg_n_0,
      R => reset_sync(2)
    );
data_prepare_tx_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in_4(0),
      I1 => p_0_in_4(1),
      O => data_prepare_tx_i_3_n_0
    );
data_prepare_tx_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sd_cmd_master0_n_4,
      Q => data_prepare_tx,
      R => '0'
    );
data_start_rx_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => p_0_in_4(1),
      I1 => cmd_start_reg_n_0,
      I2 => p_0_in_4(0),
      I3 => clock_posedge,
      I4 => data_start_rx_reg_n_0,
      O => data_start_rx_i_1_n_0
    );
data_start_rx_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => data_start_rx_i_1_n_0,
      Q => data_start_rx_reg_n_0,
      R => reset05_out
    );
data_start_tx_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sd_cmd_master0_n_5,
      Q => data_start_tx_reg_n_0,
      R => '0'
    );
\data_timeout_reg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \data_timeout_reg[27]_i_2_n_0\,
      I1 => \write_addr_reg_n_0_[2]\,
      I2 => \write_addr_reg_n_0_[4]\,
      I3 => \write_addr_reg_n_0_[0]\,
      I4 => \write_addr_reg_n_0_[1]\,
      I5 => \cmd_timeout_reg[24]_i_3_n_0\,
      O => \data_timeout_reg[27]_i_1_n_0\
    );
\data_timeout_reg[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \write_addr_reg_n_0_[6]\,
      I1 => \write_addr_reg_n_0_[5]\,
      I2 => \write_addr_reg_n_0_[3]\,
      O => \data_timeout_reg[27]_i_2_n_0\
    );
\data_timeout_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[0]\,
      Q => data_timeout_reg(0),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[10]\,
      Q => data_timeout_reg(10),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[11]\,
      Q => data_timeout_reg(11),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[12]\,
      Q => data_timeout_reg(12),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[13]\,
      Q => data_timeout_reg(13),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[14]\,
      Q => data_timeout_reg(14),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[15]\,
      Q => data_timeout_reg(15),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[16]\,
      Q => data_timeout_reg(16),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[17]\,
      Q => data_timeout_reg(17),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[18]\,
      Q => data_timeout_reg(18),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[19]\,
      Q => data_timeout_reg(19),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[1]\,
      Q => data_timeout_reg(1),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[20]\,
      Q => data_timeout_reg(20),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[21]\,
      Q => data_timeout_reg(21),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[22]\,
      Q => data_timeout_reg(22),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[23]\,
      Q => data_timeout_reg(23),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[24]\,
      Q => data_timeout_reg(24),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[25]\,
      Q => data_timeout_reg(25),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[26]\,
      Q => data_timeout_reg(26),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[27]\,
      Q => data_timeout_reg(27),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[2]\,
      Q => data_timeout_reg(2),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[3]\,
      Q => data_timeout_reg(3),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[4]\,
      Q => data_timeout_reg(4),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[5]\,
      Q => data_timeout_reg(5),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[6]\,
      Q => data_timeout_reg(6),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[7]\,
      Q => data_timeout_reg(7),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[8]\,
      Q => data_timeout_reg(8),
      R => reset_sync(2)
    );
\data_timeout_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \data_timeout_reg[27]_i_1_n_0\,
      D => \write_data_reg_n_0_[9]\,
      Q => data_timeout_reg(9),
      R => reset_sync(2)
    );
\dma_addr_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \write_addr_reg_n_0_[1]\,
      I1 => \write_addr_reg_n_0_[0]\,
      I2 => \write_addr_reg_n_0_[6]\,
      I3 => \write_addr_reg_n_0_[5]\,
      I4 => \write_addr_reg_n_0_[2]\,
      I5 => \command_reg[13]_i_2_n_0\,
      O => \dma_addr_reg[31]_i_1_n_0\
    );
\dma_addr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[0]\,
      Q => \dma_addr_reg_reg_n_0_[0]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[10]\,
      Q => dma_addr_reg(10),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[11]\,
      Q => dma_addr_reg(11),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[12]\,
      Q => dma_addr_reg(12),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[13]\,
      Q => dma_addr_reg(13),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[14]\,
      Q => dma_addr_reg(14),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[15]\,
      Q => dma_addr_reg(15),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[16]\,
      Q => dma_addr_reg(16),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[17]\,
      Q => dma_addr_reg(17),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[18]\,
      Q => dma_addr_reg(18),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[19]\,
      Q => dma_addr_reg(19),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[1]\,
      Q => \dma_addr_reg_reg_n_0_[1]\,
      R => reset_sync(2)
    );
\dma_addr_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[20]\,
      Q => dma_addr_reg(20),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[21]\,
      Q => dma_addr_reg(21),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[22]\,
      Q => dma_addr_reg(22),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[23]\,
      Q => dma_addr_reg(23),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[24]\,
      Q => dma_addr_reg(24),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[25]\,
      Q => dma_addr_reg(25),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[26]\,
      Q => dma_addr_reg(26),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[27]\,
      Q => dma_addr_reg(27),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[28]\,
      Q => dma_addr_reg(28),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[29]\,
      Q => dma_addr_reg(29),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[2]\,
      Q => dma_addr_reg(2),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[30]\,
      Q => dma_addr_reg(30),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[31]\,
      Q => dma_addr_reg(31),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[3]\,
      Q => dma_addr_reg(3),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[4]\,
      Q => dma_addr_reg(4),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[5]\,
      Q => dma_addr_reg(5),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[6]\,
      Q => dma_addr_reg(6),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[7]\,
      Q => dma_addr_reg(7),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[8]\,
      Q => dma_addr_reg(8),
      R => reset_sync(2)
    );
\dma_addr_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \dma_addr_reg[31]_i_1_n_0\,
      D => \write_data_reg_n_0_[9]\,
      Q => dma_addr_reg(9),
      R => reset_sync(2)
    );
\fifo_dout[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0180402010080402"
    )
        port map (
      I0 => fifo_inp_pos_reg(0),
      I1 => fifo_inp_pos_reg(1),
      I2 => fifo_inp_pos_reg(2),
      I3 => fifo_out_pos_reg(0),
      I4 => fifo_out_pos_reg(1),
      I5 => fifo_out_pos_reg(2),
      O => \fifo_dout[7]_i_10_n_0\
    );
\fifo_dout[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => fifo_out_nxt(5),
      I1 => fifo_inp_pos_reg(5),
      I2 => \fifo_dout[7]_i_9_n_0\,
      I3 => fifo_out_nxt(6),
      I4 => fifo_inp_pos_reg(6),
      O => \fifo_dout[7]_i_7_n_0\
    );
\fifo_dout[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => fifo_inp_pos_reg(3),
      I1 => fifo_out_nxt(3),
      I2 => \fifo_dout[7]_i_10_n_0\,
      I3 => fifo_out_nxt(4),
      I4 => fifo_inp_pos_reg(4),
      O => \fifo_dout[7]_i_9_n_0\
    );
\fifo_dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_65,
      Q => \^fifo_dout\(0),
      R => '0'
    );
\fifo_dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_55,
      Q => \^fifo_dout\(10),
      R => '0'
    );
\fifo_dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_54,
      Q => \^fifo_dout\(11),
      R => '0'
    );
\fifo_dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_53,
      Q => \^fifo_dout\(12),
      R => '0'
    );
\fifo_dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_52,
      Q => \^fifo_dout\(13),
      R => '0'
    );
\fifo_dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_51,
      Q => \^fifo_dout\(14),
      R => '0'
    );
\fifo_dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_50,
      Q => \^fifo_dout\(15),
      R => '0'
    );
\fifo_dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_49,
      Q => \^fifo_dout\(16),
      R => '0'
    );
\fifo_dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_48,
      Q => \^fifo_dout\(17),
      R => '0'
    );
\fifo_dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_47,
      Q => \^fifo_dout\(18),
      R => '0'
    );
\fifo_dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_46,
      Q => \^fifo_dout\(19),
      R => '0'
    );
\fifo_dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_64,
      Q => \^fifo_dout\(1),
      R => '0'
    );
\fifo_dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_45,
      Q => \^fifo_dout\(20),
      R => '0'
    );
\fifo_dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_44,
      Q => \^fifo_dout\(21),
      R => '0'
    );
\fifo_dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_43,
      Q => \^fifo_dout\(22),
      R => '0'
    );
\fifo_dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_42,
      Q => \^fifo_dout\(23),
      R => '0'
    );
\fifo_dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_41,
      Q => \^fifo_dout\(24),
      R => '0'
    );
\fifo_dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_40,
      Q => \^fifo_dout\(25),
      R => '0'
    );
\fifo_dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_39,
      Q => \^fifo_dout\(26),
      R => '0'
    );
\fifo_dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_38,
      Q => \^fifo_dout\(27),
      R => '0'
    );
\fifo_dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_37,
      Q => \^fifo_dout\(28),
      R => '0'
    );
\fifo_dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_36,
      Q => \^fifo_dout\(29),
      R => '0'
    );
\fifo_dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_63,
      Q => \^fifo_dout\(2),
      R => '0'
    );
\fifo_dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_35,
      Q => \^fifo_dout\(30),
      R => '0'
    );
\fifo_dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_34,
      Q => \^fifo_dout\(31),
      R => '0'
    );
\fifo_dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_62,
      Q => \^fifo_dout\(3),
      R => '0'
    );
\fifo_dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_61,
      Q => \^fifo_dout\(4),
      R => '0'
    );
\fifo_dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_60,
      Q => \^fifo_dout\(5),
      R => '0'
    );
\fifo_dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_59,
      Q => \^fifo_dout\(6),
      R => '0'
    );
\fifo_dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_58,
      Q => \^fifo_dout\(7),
      R => '0'
    );
\fifo_dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_57,
      Q => \^fifo_dout\(8),
      R => '0'
    );
\fifo_dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_dout_5,
      D => sd_data_serial_host0_n_56,
      Q => \^fifo_dout\(9),
      R => '0'
    );
\fifo_inp_pos[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_inp_pos_reg(0),
      O => fifo_inp_nxt(0)
    );
\fifo_inp_pos[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fifo_inp_pos_reg(0),
      I1 => fifo_inp_pos_reg(1),
      O => fifo_inp_nxt(1)
    );
\fifo_inp_pos[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => fifo_inp_pos_reg(0),
      I1 => fifo_inp_pos_reg(1),
      I2 => fifo_inp_pos_reg(2),
      O => fifo_inp_nxt(2)
    );
\fifo_inp_pos[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => fifo_inp_pos_reg(1),
      I1 => fifo_inp_pos_reg(0),
      I2 => fifo_inp_pos_reg(2),
      I3 => fifo_inp_pos_reg(3),
      O => fifo_inp_nxt(3)
    );
\fifo_inp_pos[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => fifo_inp_pos_reg(2),
      I1 => fifo_inp_pos_reg(0),
      I2 => fifo_inp_pos_reg(1),
      I3 => fifo_inp_pos_reg(3),
      I4 => fifo_inp_pos_reg(4),
      O => fifo_inp_nxt(4)
    );
\fifo_inp_pos[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sd_data_master0_n_36,
      I1 => fifo_inp_pos_reg(5),
      I2 => fifo_inp_pos_reg(6),
      O => fifo_inp_nxt(6)
    );
\fifo_inp_pos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_inp_pos0,
      D => fifo_inp_nxt(0),
      Q => fifo_inp_pos_reg(0),
      R => sd_data_master0_n_27
    );
\fifo_inp_pos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_inp_pos0,
      D => fifo_inp_nxt(1),
      Q => fifo_inp_pos_reg(1),
      R => sd_data_master0_n_27
    );
\fifo_inp_pos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_inp_pos0,
      D => fifo_inp_nxt(2),
      Q => fifo_inp_pos_reg(2),
      R => sd_data_master0_n_27
    );
\fifo_inp_pos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_inp_pos0,
      D => fifo_inp_nxt(3),
      Q => fifo_inp_pos_reg(3),
      R => sd_data_master0_n_27
    );
\fifo_inp_pos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_inp_pos0,
      D => fifo_inp_nxt(4),
      Q => fifo_inp_pos_reg(4),
      R => sd_data_master0_n_27
    );
\fifo_inp_pos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_inp_pos0,
      D => fifo_inp_nxt(5),
      Q => fifo_inp_pos_reg(5),
      R => sd_data_master0_n_27
    );
\fifo_inp_pos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_inp_pos0,
      D => fifo_inp_nxt(6),
      Q => fifo_inp_pos_reg(6),
      R => sd_data_master0_n_27
    );
fifo_mem_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRA(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRB(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRB(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRC(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRC(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRD(5 downto 0) => fifo_inp_pos_reg(5 downto 0),
      DIA => fifo_din(0),
      DIB => fifo_din(1),
      DIC => fifo_din(2),
      DID => '0',
      DOA => fifo_mem_reg_0_63_0_2_n_0,
      DOB => fifo_mem_reg_0_63_0_2_n_1,
      DOC => fifo_mem_reg_0_63_0_2_n_2,
      DOD => NLW_fifo_mem_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_7
    );
fifo_mem_reg_0_63_0_2_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_out_pos_reg(0),
      O => fifo_mem_reg_0_63_0_2_i_10_n_0
    );
fifo_mem_reg_0_63_0_2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => fifo_out_pos_reg(3),
      I1 => fifo_out_pos_reg(1),
      I2 => fifo_out_pos_reg(0),
      I3 => fifo_out_pos_reg(2),
      I4 => fifo_out_pos_reg(4),
      I5 => fifo_out_pos_reg(5),
      O => fifo_out_nxt(5)
    );
fifo_mem_reg_0_63_0_2_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => fifo_out_pos_reg(2),
      I1 => fifo_out_pos_reg(0),
      I2 => fifo_out_pos_reg(1),
      I3 => fifo_out_pos_reg(3),
      I4 => fifo_out_pos_reg(4),
      O => fifo_out_nxt(4)
    );
fifo_mem_reg_0_63_0_2_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => fifo_out_pos_reg(1),
      I1 => fifo_out_pos_reg(0),
      I2 => fifo_out_pos_reg(2),
      I3 => fifo_out_pos_reg(3),
      O => fifo_out_nxt(3)
    );
fifo_mem_reg_0_63_0_2_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => fifo_out_pos_reg(0),
      I1 => fifo_out_pos_reg(1),
      I2 => fifo_out_pos_reg(2),
      O => fifo_out_nxt(2)
    );
fifo_mem_reg_0_63_0_2_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fifo_out_pos_reg(0),
      I1 => fifo_out_pos_reg(1),
      O => fifo_out_nxt(1)
    );
fifo_mem_reg_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRA(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRB(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRB(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRC(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRC(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRD(5 downto 0) => fifo_inp_pos_reg(5 downto 0),
      DIA => fifo_din(12),
      DIB => fifo_din(13),
      DIC => fifo_din(14),
      DID => '0',
      DOA => fifo_mem_reg_0_63_12_14_n_0,
      DOB => fifo_mem_reg_0_63_12_14_n_1,
      DOC => fifo_mem_reg_0_63_12_14_n_2,
      DOD => NLW_fifo_mem_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_7
    );
fifo_mem_reg_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRA(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRB(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRB(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRC(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRC(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRD(5 downto 0) => fifo_inp_pos_reg(5 downto 0),
      DIA => fifo_din(15),
      DIB => fifo_din(16),
      DIC => fifo_din(17),
      DID => '0',
      DOA => fifo_mem_reg_0_63_15_17_n_0,
      DOB => fifo_mem_reg_0_63_15_17_n_1,
      DOC => fifo_mem_reg_0_63_15_17_n_2,
      DOD => NLW_fifo_mem_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_7
    );
fifo_mem_reg_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRA(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRB(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRB(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRC(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRC(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRD(5 downto 0) => fifo_inp_pos_reg(5 downto 0),
      DIA => fifo_din(18),
      DIB => fifo_din(19),
      DIC => fifo_din(20),
      DID => '0',
      DOA => fifo_mem_reg_0_63_18_20_n_0,
      DOB => fifo_mem_reg_0_63_18_20_n_1,
      DOC => fifo_mem_reg_0_63_18_20_n_2,
      DOD => NLW_fifo_mem_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_7
    );
fifo_mem_reg_0_63_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRA(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRB(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRB(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRC(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRC(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRD(5 downto 0) => fifo_inp_pos_reg(5 downto 0),
      DIA => fifo_din(21),
      DIB => fifo_din(22),
      DIC => fifo_din(23),
      DID => '0',
      DOA => fifo_mem_reg_0_63_21_23_n_0,
      DOB => fifo_mem_reg_0_63_21_23_n_1,
      DOC => fifo_mem_reg_0_63_21_23_n_2,
      DOD => NLW_fifo_mem_reg_0_63_21_23_DOD_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_7
    );
fifo_mem_reg_0_63_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRA(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRB(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRB(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRC(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRC(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRD(5 downto 0) => fifo_inp_pos_reg(5 downto 0),
      DIA => fifo_din(24),
      DIB => fifo_din(25),
      DIC => fifo_din(26),
      DID => '0',
      DOA => fifo_mem_reg_0_63_24_26_n_0,
      DOB => fifo_mem_reg_0_63_24_26_n_1,
      DOC => fifo_mem_reg_0_63_24_26_n_2,
      DOD => NLW_fifo_mem_reg_0_63_24_26_DOD_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_7
    );
fifo_mem_reg_0_63_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRA(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRB(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRB(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRC(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRC(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRD(5 downto 0) => fifo_inp_pos_reg(5 downto 0),
      DIA => fifo_din(27),
      DIB => fifo_din(28),
      DIC => fifo_din(29),
      DID => '0',
      DOA => fifo_mem_reg_0_63_27_29_n_0,
      DOB => fifo_mem_reg_0_63_27_29_n_1,
      DOC => fifo_mem_reg_0_63_27_29_n_2,
      DOD => NLW_fifo_mem_reg_0_63_27_29_DOD_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_7
    );
fifo_mem_reg_0_63_30_30: unisim.vcomponents.RAM64X1D
     port map (
      A0 => fifo_inp_pos_reg(0),
      A1 => fifo_inp_pos_reg(1),
      A2 => fifo_inp_pos_reg(2),
      A3 => fifo_inp_pos_reg(3),
      A4 => fifo_inp_pos_reg(4),
      A5 => fifo_inp_pos_reg(5),
      D => fifo_din(30),
      DPO => fifo_mem_reg_0_63_30_30_n_0,
      DPRA0 => fifo_mem_reg_0_63_0_2_i_10_n_0,
      DPRA1 => fifo_out_nxt(1),
      DPRA2 => fifo_out_nxt(2),
      DPRA3 => fifo_out_nxt(3),
      DPRA4 => fifo_out_nxt(4),
      DPRA5 => fifo_out_nxt(5),
      SPO => NLW_fifo_mem_reg_0_63_30_30_SPO_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_7
    );
fifo_mem_reg_0_63_31_31: unisim.vcomponents.RAM64X1D
     port map (
      A0 => fifo_inp_pos_reg(0),
      A1 => fifo_inp_pos_reg(1),
      A2 => fifo_inp_pos_reg(2),
      A3 => fifo_inp_pos_reg(3),
      A4 => fifo_inp_pos_reg(4),
      A5 => fifo_inp_pos_reg(5),
      D => fifo_din(31),
      DPO => fifo_mem_reg_0_63_31_31_n_0,
      DPRA0 => fifo_mem_reg_0_63_0_2_i_10_n_0,
      DPRA1 => fifo_out_nxt(1),
      DPRA2 => fifo_out_nxt(2),
      DPRA3 => fifo_out_nxt(3),
      DPRA4 => fifo_out_nxt(4),
      DPRA5 => fifo_out_nxt(5),
      SPO => NLW_fifo_mem_reg_0_63_31_31_SPO_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_7
    );
fifo_mem_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRA(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRB(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRB(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRC(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRC(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRD(5 downto 0) => fifo_inp_pos_reg(5 downto 0),
      DIA => fifo_din(3),
      DIB => fifo_din(4),
      DIC => fifo_din(5),
      DID => '0',
      DOA => fifo_mem_reg_0_63_3_5_n_0,
      DOB => fifo_mem_reg_0_63_3_5_n_1,
      DOC => fifo_mem_reg_0_63_3_5_n_2,
      DOD => NLW_fifo_mem_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_7
    );
fifo_mem_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRA(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRB(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRB(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRC(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRC(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRD(5 downto 0) => fifo_inp_pos_reg(5 downto 0),
      DIA => fifo_din(6),
      DIB => fifo_din(7),
      DIC => fifo_din(8),
      DID => '0',
      DOA => fifo_mem_reg_0_63_6_8_n_0,
      DOB => fifo_mem_reg_0_63_6_8_n_1,
      DOC => fifo_mem_reg_0_63_6_8_n_2,
      DOD => NLW_fifo_mem_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_7
    );
fifo_mem_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRA(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRB(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRB(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRC(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRC(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRD(5 downto 0) => fifo_inp_pos_reg(5 downto 0),
      DIA => fifo_din(9),
      DIB => fifo_din(10),
      DIC => fifo_din(11),
      DID => '0',
      DOA => fifo_mem_reg_0_63_9_11_n_0,
      DOB => fifo_mem_reg_0_63_9_11_n_1,
      DOC => fifo_mem_reg_0_63_9_11_n_2,
      DOD => NLW_fifo_mem_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_7
    );
fifo_mem_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRA(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRB(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRB(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRC(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRC(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRD(5 downto 0) => fifo_inp_pos_reg(5 downto 0),
      DIA => fifo_din(0),
      DIB => fifo_din(1),
      DIC => fifo_din(2),
      DID => '0',
      DOA => fifo_mem_reg_64_127_0_2_n_0,
      DOB => fifo_mem_reg_64_127_0_2_n_1,
      DOC => fifo_mem_reg_64_127_0_2_n_2,
      DOD => NLW_fifo_mem_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_12
    );
fifo_mem_reg_64_127_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRA(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRB(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRB(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRC(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRC(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRD(5 downto 0) => fifo_inp_pos_reg(5 downto 0),
      DIA => fifo_din(12),
      DIB => fifo_din(13),
      DIC => fifo_din(14),
      DID => '0',
      DOA => fifo_mem_reg_64_127_12_14_n_0,
      DOB => fifo_mem_reg_64_127_12_14_n_1,
      DOC => fifo_mem_reg_64_127_12_14_n_2,
      DOD => NLW_fifo_mem_reg_64_127_12_14_DOD_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_12
    );
fifo_mem_reg_64_127_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRA(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRB(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRB(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRC(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRC(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRD(5 downto 0) => fifo_inp_pos_reg(5 downto 0),
      DIA => fifo_din(15),
      DIB => fifo_din(16),
      DIC => fifo_din(17),
      DID => '0',
      DOA => fifo_mem_reg_64_127_15_17_n_0,
      DOB => fifo_mem_reg_64_127_15_17_n_1,
      DOC => fifo_mem_reg_64_127_15_17_n_2,
      DOD => NLW_fifo_mem_reg_64_127_15_17_DOD_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_12
    );
fifo_mem_reg_64_127_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRA(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRB(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRB(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRC(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRC(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRD(5 downto 0) => fifo_inp_pos_reg(5 downto 0),
      DIA => fifo_din(18),
      DIB => fifo_din(19),
      DIC => fifo_din(20),
      DID => '0',
      DOA => fifo_mem_reg_64_127_18_20_n_0,
      DOB => fifo_mem_reg_64_127_18_20_n_1,
      DOC => fifo_mem_reg_64_127_18_20_n_2,
      DOD => NLW_fifo_mem_reg_64_127_18_20_DOD_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_12
    );
fifo_mem_reg_64_127_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRA(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRB(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRB(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRC(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRC(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRD(5 downto 0) => fifo_inp_pos_reg(5 downto 0),
      DIA => fifo_din(21),
      DIB => fifo_din(22),
      DIC => fifo_din(23),
      DID => '0',
      DOA => fifo_mem_reg_64_127_21_23_n_0,
      DOB => fifo_mem_reg_64_127_21_23_n_1,
      DOC => fifo_mem_reg_64_127_21_23_n_2,
      DOD => NLW_fifo_mem_reg_64_127_21_23_DOD_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_12
    );
fifo_mem_reg_64_127_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRA(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRB(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRB(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRC(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRC(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRD(5 downto 0) => fifo_inp_pos_reg(5 downto 0),
      DIA => fifo_din(24),
      DIB => fifo_din(25),
      DIC => fifo_din(26),
      DID => '0',
      DOA => fifo_mem_reg_64_127_24_26_n_0,
      DOB => fifo_mem_reg_64_127_24_26_n_1,
      DOC => fifo_mem_reg_64_127_24_26_n_2,
      DOD => NLW_fifo_mem_reg_64_127_24_26_DOD_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_12
    );
fifo_mem_reg_64_127_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRA(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRB(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRB(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRC(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRC(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRD(5 downto 0) => fifo_inp_pos_reg(5 downto 0),
      DIA => fifo_din(27),
      DIB => fifo_din(28),
      DIC => fifo_din(29),
      DID => '0',
      DOA => fifo_mem_reg_64_127_27_29_n_0,
      DOB => fifo_mem_reg_64_127_27_29_n_1,
      DOC => fifo_mem_reg_64_127_27_29_n_2,
      DOD => NLW_fifo_mem_reg_64_127_27_29_DOD_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_12
    );
fifo_mem_reg_64_127_30_30: unisim.vcomponents.RAM64X1D
     port map (
      A0 => fifo_inp_pos_reg(0),
      A1 => fifo_inp_pos_reg(1),
      A2 => fifo_inp_pos_reg(2),
      A3 => fifo_inp_pos_reg(3),
      A4 => fifo_inp_pos_reg(4),
      A5 => fifo_inp_pos_reg(5),
      D => fifo_din(30),
      DPO => fifo_mem_reg_64_127_30_30_n_0,
      DPRA0 => fifo_mem_reg_0_63_0_2_i_10_n_0,
      DPRA1 => fifo_out_nxt(1),
      DPRA2 => fifo_out_nxt(2),
      DPRA3 => fifo_out_nxt(3),
      DPRA4 => fifo_out_nxt(4),
      DPRA5 => fifo_out_nxt(5),
      SPO => NLW_fifo_mem_reg_64_127_30_30_SPO_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_12
    );
fifo_mem_reg_64_127_31_31: unisim.vcomponents.RAM64X1D
     port map (
      A0 => fifo_inp_pos_reg(0),
      A1 => fifo_inp_pos_reg(1),
      A2 => fifo_inp_pos_reg(2),
      A3 => fifo_inp_pos_reg(3),
      A4 => fifo_inp_pos_reg(4),
      A5 => fifo_inp_pos_reg(5),
      D => fifo_din(31),
      DPO => fifo_mem_reg_64_127_31_31_n_0,
      DPRA0 => fifo_mem_reg_0_63_0_2_i_10_n_0,
      DPRA1 => fifo_out_nxt(1),
      DPRA2 => fifo_out_nxt(2),
      DPRA3 => fifo_out_nxt(3),
      DPRA4 => fifo_out_nxt(4),
      DPRA5 => fifo_out_nxt(5),
      SPO => NLW_fifo_mem_reg_64_127_31_31_SPO_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_12
    );
fifo_mem_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRA(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRB(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRB(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRC(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRC(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRD(5 downto 0) => fifo_inp_pos_reg(5 downto 0),
      DIA => fifo_din(3),
      DIB => fifo_din(4),
      DIC => fifo_din(5),
      DID => '0',
      DOA => fifo_mem_reg_64_127_3_5_n_0,
      DOB => fifo_mem_reg_64_127_3_5_n_1,
      DOC => fifo_mem_reg_64_127_3_5_n_2,
      DOD => NLW_fifo_mem_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_12
    );
fifo_mem_reg_64_127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRA(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRB(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRB(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRC(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRC(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRD(5 downto 0) => fifo_inp_pos_reg(5 downto 0),
      DIA => fifo_din(6),
      DIB => fifo_din(7),
      DIC => fifo_din(8),
      DID => '0',
      DOA => fifo_mem_reg_64_127_6_8_n_0,
      DOB => fifo_mem_reg_64_127_6_8_n_1,
      DOC => fifo_mem_reg_64_127_6_8_n_2,
      DOD => NLW_fifo_mem_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_12
    );
fifo_mem_reg_64_127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRA(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRB(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRB(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRC(5 downto 1) => fifo_out_nxt(5 downto 1),
      ADDRC(0) => fifo_mem_reg_0_63_0_2_i_10_n_0,
      ADDRD(5 downto 0) => fifo_inp_pos_reg(5 downto 0),
      DIA => fifo_din(9),
      DIB => fifo_din(10),
      DIC => fifo_din(11),
      DID => '0',
      DOA => fifo_mem_reg_64_127_9_11_n_0,
      DOB => fifo_mem_reg_64_127_9_11_n_1,
      DOC => fifo_mem_reg_64_127_9_11_n_2,
      DOD => NLW_fifo_mem_reg_64_127_9_11_DOD_UNCONNECTED,
      WCLK => clock,
      WE => sd_data_master0_n_12
    );
\fifo_out_pos[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \fifo_out_pos[6]_i_4_n_0\,
      I1 => fifo_out_pos_reg(5),
      I2 => fifo_out_pos_reg(6),
      O => fifo_out_nxt(6)
    );
\fifo_out_pos[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fifo_out_pos_reg(4),
      I1 => fifo_out_pos_reg(2),
      I2 => fifo_out_pos_reg(0),
      I3 => fifo_out_pos_reg(1),
      I4 => fifo_out_pos_reg(3),
      O => \fifo_out_pos[6]_i_4_n_0\
    );
\fifo_out_pos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_out_pos0,
      D => fifo_mem_reg_0_63_0_2_i_10_n_0,
      Q => fifo_out_pos_reg(0),
      R => sd_data_master0_n_27
    );
\fifo_out_pos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_out_pos0,
      D => fifo_out_nxt(1),
      Q => fifo_out_pos_reg(1),
      R => sd_data_master0_n_27
    );
\fifo_out_pos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_out_pos0,
      D => fifo_out_nxt(2),
      Q => fifo_out_pos_reg(2),
      R => sd_data_master0_n_27
    );
\fifo_out_pos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_out_pos0,
      D => fifo_out_nxt(3),
      Q => fifo_out_pos_reg(3),
      R => sd_data_master0_n_27
    );
\fifo_out_pos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_out_pos0,
      D => fifo_out_nxt(4),
      Q => fifo_out_pos_reg(4),
      R => sd_data_master0_n_27
    );
\fifo_out_pos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_out_pos0,
      D => fifo_out_nxt(5),
      Q => fifo_out_pos_reg(5),
      R => sd_data_master0_n_27
    );
\fifo_out_pos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => fifo_out_pos0,
      D => fifo_out_nxt(6),
      Q => fifo_out_pos_reg(6),
      R => sd_data_master0_n_27
    );
finish_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF02200000"
    )
        port map (
      I0 => clock_posedge,
      I1 => \state__0\(1),
      I2 => \state__0\(6),
      I3 => \state__0\(7),
      I4 => cmd_serial_host0_n_137,
      I5 => cmd_finish,
      O => finish_i_1_n_0
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0221"
    )
        port map (
      I0 => \^m_axi_awlen\(6),
      I1 => m_axi_wcnt_reg(7),
      I2 => m_axi_wcnt_reg(6),
      I3 => \m_axi_wcnt[7]_i_4_n_0\,
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => m_axi_wlast1(3),
      I1 => \^m_axi_awlen\(3),
      I2 => m_axi_wlast1(4),
      I3 => \^m_axi_awlen\(4),
      I4 => m_axi_wlast1(5),
      I5 => \^m_axi_awlen\(5),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0842100010000842"
    )
        port map (
      I0 => \^m_axi_awlen\(0),
      I1 => \^m_axi_awlen\(1),
      I2 => m_axi_wcnt_reg(0),
      I3 => m_axi_wcnt_reg(1),
      I4 => m_axi_wcnt_reg(2),
      I5 => \^m_axi_awlen\(2),
      O => \i__carry_i_3__0_n_0\
    );
interrupt_INST_0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => m_axi_bresp_cnt(1),
      I1 => m_axi_bresp_cnt(0),
      O => interrupt_INST_0_i_7_n_0
    );
\m_axi_araddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[10]\,
      Q => m_axi_araddr(8),
      R => '0'
    );
\m_axi_araddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[11]\,
      Q => m_axi_araddr(9),
      R => '0'
    );
\m_axi_araddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[12]\,
      Q => m_axi_araddr(10),
      R => '0'
    );
\m_axi_araddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[13]\,
      Q => m_axi_araddr(11),
      R => '0'
    );
\m_axi_araddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[14]\,
      Q => m_axi_araddr(12),
      R => '0'
    );
\m_axi_araddr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[15]\,
      Q => m_axi_araddr(13),
      R => '0'
    );
\m_axi_araddr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[16]\,
      Q => m_axi_araddr(14),
      R => '0'
    );
\m_axi_araddr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[17]\,
      Q => m_axi_araddr(15),
      R => '0'
    );
\m_axi_araddr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[18]\,
      Q => m_axi_araddr(16),
      R => '0'
    );
\m_axi_araddr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[19]\,
      Q => m_axi_araddr(17),
      R => '0'
    );
\m_axi_araddr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[20]\,
      Q => m_axi_araddr(18),
      R => '0'
    );
\m_axi_araddr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[21]\,
      Q => m_axi_araddr(19),
      R => '0'
    );
\m_axi_araddr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[22]\,
      Q => m_axi_araddr(20),
      R => '0'
    );
\m_axi_araddr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[23]\,
      Q => m_axi_araddr(21),
      R => '0'
    );
\m_axi_araddr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[24]\,
      Q => m_axi_araddr(22),
      R => '0'
    );
\m_axi_araddr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[25]\,
      Q => m_axi_araddr(23),
      R => '0'
    );
\m_axi_araddr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[26]\,
      Q => m_axi_araddr(24),
      R => '0'
    );
\m_axi_araddr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[27]\,
      Q => m_axi_araddr(25),
      R => '0'
    );
\m_axi_araddr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[28]\,
      Q => m_axi_araddr(26),
      R => '0'
    );
\m_axi_araddr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[29]\,
      Q => m_axi_araddr(27),
      R => '0'
    );
\m_axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[2]\,
      Q => m_axi_araddr(0),
      R => '0'
    );
\m_axi_araddr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[30]\,
      Q => m_axi_araddr(28),
      R => '0'
    );
\m_axi_araddr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[31]\,
      Q => m_axi_araddr(29),
      R => '0'
    );
\m_axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[3]\,
      Q => m_axi_araddr(1),
      R => '0'
    );
\m_axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[4]\,
      Q => m_axi_araddr(2),
      R => '0'
    );
\m_axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[5]\,
      Q => m_axi_araddr(3),
      R => '0'
    );
\m_axi_araddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[6]\,
      Q => m_axi_araddr(4),
      R => '0'
    );
\m_axi_araddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[7]\,
      Q => m_axi_araddr(5),
      R => '0'
    );
\m_axi_araddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[8]\,
      Q => m_axi_araddr(6),
      R => '0'
    );
\m_axi_araddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => \m_bus_adr_o_reg_n_0_[9]\,
      Q => m_axi_araddr(7),
      R => '0'
    );
\m_axi_arlen[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \m_axi_arlen_reg[3]_i_2_n_7\,
      I1 => \tx_burst_len1_carry__0_n_3\,
      I2 => \m_bus_adr_o_reg_n_0_[2]\,
      O => tx_burst_len(0)
    );
\m_axi_arlen[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \m_axi_arlen_reg[3]_i_2_n_6\,
      I1 => \tx_burst_len1_carry__0_n_3\,
      I2 => \m_bus_adr_o_reg_n_0_[3]\,
      O => tx_burst_len(1)
    );
\m_axi_arlen[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \m_axi_arlen_reg[3]_i_2_n_5\,
      I1 => \tx_burst_len1_carry__0_n_3\,
      I2 => \m_bus_adr_o_reg_n_0_[4]\,
      O => tx_burst_len(2)
    );
\m_axi_arlen[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \m_axi_arlen_reg[3]_i_2_n_4\,
      I1 => \tx_burst_len1_carry__0_n_3\,
      I2 => \m_bus_adr_o_reg_n_0_[5]\,
      O => tx_burst_len(3)
    );
\m_axi_arlen[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999999"
    )
        port map (
      I0 => fifo_out_pos_reg(3),
      I1 => fifo_inp_pos_reg(3),
      I2 => fifo_inp_pos_reg(2),
      I3 => fifo_inp_pos_reg(0),
      I4 => fifo_inp_pos_reg(1),
      O => \m_axi_arlen[3]_i_3_n_0\
    );
\m_axi_arlen[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => fifo_out_pos_reg(2),
      I1 => fifo_inp_pos_reg(2),
      I2 => fifo_inp_pos_reg(1),
      I3 => fifo_inp_pos_reg(0),
      O => \m_axi_arlen[3]_i_4_n_0\
    );
\m_axi_arlen[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fifo_out_pos_reg(1),
      I1 => fifo_inp_pos_reg(1),
      I2 => fifo_inp_pos_reg(0),
      O => \m_axi_arlen[3]_i_5_n_0\
    );
\m_axi_arlen[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fifo_out_pos_reg(0),
      I1 => fifo_inp_pos_reg(0),
      O => \m_axi_arlen[3]_i_6_n_0\
    );
\m_axi_arlen[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \m_axi_arlen_reg[6]_i_2_n_7\,
      I1 => \tx_burst_len1_carry__0_n_3\,
      I2 => \m_bus_adr_o_reg_n_0_[6]\,
      O => tx_burst_len(4)
    );
\m_axi_arlen[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \m_axi_arlen_reg[6]_i_2_n_6\,
      I1 => \tx_burst_len1_carry__0_n_3\,
      I2 => \m_bus_adr_o_reg_n_0_[7]\,
      O => tx_burst_len(5)
    );
\m_axi_arlen[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \m_axi_arlen_reg[6]_i_2_n_5\,
      I1 => \tx_burst_len1_carry__0_n_3\,
      I2 => \m_bus_adr_o_reg_n_0_[8]\,
      O => tx_burst_len(6)
    );
\m_axi_arlen[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => fifo_out_pos_reg(6),
      I1 => fifo_inp_pos_reg(6),
      I2 => fifo_inp_pos_reg(5),
      I3 => sd_data_master0_n_36,
      O => \m_axi_arlen[6]_i_3_n_0\
    );
\m_axi_arlen[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fifo_out_pos_reg(5),
      I1 => fifo_inp_nxt(5),
      O => \m_axi_arlen[6]_i_4_n_0\
    );
\m_axi_arlen[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999999999999"
    )
        port map (
      I0 => fifo_out_pos_reg(4),
      I1 => fifo_inp_pos_reg(4),
      I2 => fifo_inp_pos_reg(3),
      I3 => fifo_inp_pos_reg(1),
      I4 => fifo_inp_pos_reg(0),
      I5 => fifo_inp_pos_reg(2),
      O => \m_axi_arlen[6]_i_5_n_0\
    );
\m_axi_arlen_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => tx_burst_len(0),
      Q => m_axi_arlen(0),
      R => '0'
    );
\m_axi_arlen_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => tx_burst_len(1),
      Q => m_axi_arlen(1),
      R => '0'
    );
\m_axi_arlen_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => tx_burst_len(2),
      Q => m_axi_arlen(2),
      R => '0'
    );
\m_axi_arlen_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => tx_burst_len(3),
      Q => m_axi_arlen(3),
      R => '0'
    );
\m_axi_arlen_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axi_arlen_reg[3]_i_2_n_0\,
      CO(2) => \m_axi_arlen_reg[3]_i_2_n_1\,
      CO(1) => \m_axi_arlen_reg[3]_i_2_n_2\,
      CO(0) => \m_axi_arlen_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_out_pos_reg(3 downto 0),
      O(3) => \m_axi_arlen_reg[3]_i_2_n_4\,
      O(2) => \m_axi_arlen_reg[3]_i_2_n_5\,
      O(1) => \m_axi_arlen_reg[3]_i_2_n_6\,
      O(0) => \m_axi_arlen_reg[3]_i_2_n_7\,
      S(3) => \m_axi_arlen[3]_i_3_n_0\,
      S(2) => \m_axi_arlen[3]_i_4_n_0\,
      S(1) => \m_axi_arlen[3]_i_5_n_0\,
      S(0) => \m_axi_arlen[3]_i_6_n_0\
    );
\m_axi_arlen_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => tx_burst_len(4),
      Q => m_axi_arlen(4),
      R => '0'
    );
\m_axi_arlen_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => tx_burst_len(5),
      Q => m_axi_arlen(5),
      R => '0'
    );
\m_axi_arlen_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_21,
      D => tx_burst_len(6),
      Q => m_axi_arlen(6),
      R => '0'
    );
\m_axi_arlen_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axi_arlen_reg[3]_i_2_n_0\,
      CO(3 downto 2) => \NLW_m_axi_arlen_reg[6]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axi_arlen_reg[6]_i_2_n_2\,
      CO(0) => \m_axi_arlen_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => fifo_out_pos_reg(5 downto 4),
      O(3) => \NLW_m_axi_arlen_reg[6]_i_2_O_UNCONNECTED\(3),
      O(2) => \m_axi_arlen_reg[6]_i_2_n_5\,
      O(1) => \m_axi_arlen_reg[6]_i_2_n_6\,
      O(0) => \m_axi_arlen_reg[6]_i_2_n_7\,
      S(3) => '0',
      S(2) => \m_axi_arlen[6]_i_3_n_0\,
      S(1) => \m_axi_arlen[6]_i_4_n_0\,
      S(0) => \m_axi_arlen[6]_i_5_n_0\
    );
m_axi_arvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sd_data_master0_n_25,
      Q => \^m_axi_arvalid\,
      R => '0'
    );
\m_axi_awaddr[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => fifo_out_pos_reg(6),
      I1 => fifo_inp_pos_reg(6),
      I2 => fifo_inp_pos_reg(5),
      I3 => sd_data_master0_n_36,
      O => \m_axi_awaddr[31]_i_10_n_0\
    );
\m_axi_awaddr[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fifo_out_pos_reg(5),
      I1 => fifo_inp_nxt(5),
      O => \m_axi_awaddr[31]_i_11_n_0\
    );
\m_axi_awaddr[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999999999999"
    )
        port map (
      I0 => fifo_out_pos_reg(4),
      I1 => fifo_inp_pos_reg(4),
      I2 => fifo_inp_pos_reg(3),
      I3 => fifo_inp_pos_reg(1),
      I4 => fifo_inp_pos_reg(0),
      I5 => fifo_inp_pos_reg(2),
      O => \m_axi_awaddr[31]_i_12_n_0\
    );
\m_axi_awaddr[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999999"
    )
        port map (
      I0 => fifo_out_pos_reg(3),
      I1 => fifo_inp_pos_reg(3),
      I2 => fifo_inp_pos_reg(2),
      I3 => fifo_inp_pos_reg(0),
      I4 => fifo_inp_pos_reg(1),
      O => \m_axi_awaddr[31]_i_13_n_0\
    );
\m_axi_awaddr[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => fifo_out_pos_reg(2),
      I1 => fifo_inp_pos_reg(2),
      I2 => fifo_inp_pos_reg(1),
      I3 => fifo_inp_pos_reg(0),
      O => \m_axi_awaddr[31]_i_14_n_0\
    );
\m_axi_awaddr[31]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fifo_out_pos_reg(1),
      I1 => fifo_inp_pos_reg(1),
      I2 => fifo_inp_pos_reg(0),
      O => \m_axi_awaddr[31]_i_15_n_0\
    );
\m_axi_awaddr[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => fifo_out_pos_reg(0),
      I1 => fifo_inp_pos_reg(0),
      O => \m_axi_awaddr[31]_i_16_n_0\
    );
\m_axi_awaddr[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA80000"
    )
        port map (
      I0 => fifo_data_len(3),
      I1 => fifo_data_len(2),
      I2 => fifo_data_len(1),
      I3 => fifo_data_len(4),
      I4 => fifo_data_len(5),
      I5 => fifo_data_len(6),
      O => \m_axi_awaddr[31]_i_5_n_0\
    );
\m_axi_awaddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[10]\,
      Q => m_axi_awaddr(8),
      R => '0'
    );
\m_axi_awaddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[11]\,
      Q => m_axi_awaddr(9),
      R => '0'
    );
\m_axi_awaddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[12]\,
      Q => m_axi_awaddr(10),
      R => '0'
    );
\m_axi_awaddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[13]\,
      Q => m_axi_awaddr(11),
      R => '0'
    );
\m_axi_awaddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[14]\,
      Q => m_axi_awaddr(12),
      R => '0'
    );
\m_axi_awaddr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[15]\,
      Q => m_axi_awaddr(13),
      R => '0'
    );
\m_axi_awaddr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[16]\,
      Q => m_axi_awaddr(14),
      R => '0'
    );
\m_axi_awaddr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[17]\,
      Q => m_axi_awaddr(15),
      R => '0'
    );
\m_axi_awaddr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[18]\,
      Q => m_axi_awaddr(16),
      R => '0'
    );
\m_axi_awaddr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[19]\,
      Q => m_axi_awaddr(17),
      R => '0'
    );
\m_axi_awaddr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[20]\,
      Q => m_axi_awaddr(18),
      R => '0'
    );
\m_axi_awaddr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[21]\,
      Q => m_axi_awaddr(19),
      R => '0'
    );
\m_axi_awaddr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[22]\,
      Q => m_axi_awaddr(20),
      R => '0'
    );
\m_axi_awaddr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[23]\,
      Q => m_axi_awaddr(21),
      R => '0'
    );
\m_axi_awaddr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[24]\,
      Q => m_axi_awaddr(22),
      R => '0'
    );
\m_axi_awaddr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[25]\,
      Q => m_axi_awaddr(23),
      R => '0'
    );
\m_axi_awaddr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[26]\,
      Q => m_axi_awaddr(24),
      R => '0'
    );
\m_axi_awaddr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[27]\,
      Q => m_axi_awaddr(25),
      R => '0'
    );
\m_axi_awaddr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[28]\,
      Q => m_axi_awaddr(26),
      R => '0'
    );
\m_axi_awaddr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[29]\,
      Q => m_axi_awaddr(27),
      R => '0'
    );
\m_axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[2]\,
      Q => m_axi_awaddr(0),
      R => '0'
    );
\m_axi_awaddr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[30]\,
      Q => m_axi_awaddr(28),
      R => '0'
    );
\m_axi_awaddr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[31]\,
      Q => m_axi_awaddr(29),
      R => '0'
    );
\m_axi_awaddr_reg[31]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axi_awaddr_reg[31]_i_9_n_0\,
      CO(3 downto 2) => \NLW_m_axi_awaddr_reg[31]_i_8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axi_awaddr_reg[31]_i_8_n_2\,
      CO(0) => \m_axi_awaddr_reg[31]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => fifo_out_pos_reg(5 downto 4),
      O(3) => \NLW_m_axi_awaddr_reg[31]_i_8_O_UNCONNECTED\(3),
      O(2 downto 0) => fifo_free_len(6 downto 4),
      S(3) => '0',
      S(2) => \m_axi_awaddr[31]_i_10_n_0\,
      S(1) => \m_axi_awaddr[31]_i_11_n_0\,
      S(0) => \m_axi_awaddr[31]_i_12_n_0\
    );
\m_axi_awaddr_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axi_awaddr_reg[31]_i_9_n_0\,
      CO(2) => \m_axi_awaddr_reg[31]_i_9_n_1\,
      CO(1) => \m_axi_awaddr_reg[31]_i_9_n_2\,
      CO(0) => \m_axi_awaddr_reg[31]_i_9_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => fifo_out_pos_reg(3 downto 0),
      O(3 downto 0) => fifo_free_len(3 downto 0),
      S(3) => \m_axi_awaddr[31]_i_13_n_0\,
      S(2) => \m_axi_awaddr[31]_i_14_n_0\,
      S(1) => \m_axi_awaddr[31]_i_15_n_0\,
      S(0) => \m_axi_awaddr[31]_i_16_n_0\
    );
\m_axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[3]\,
      Q => m_axi_awaddr(1),
      R => '0'
    );
\m_axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[4]\,
      Q => m_axi_awaddr(2),
      R => '0'
    );
\m_axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[5]\,
      Q => m_axi_awaddr(3),
      R => '0'
    );
\m_axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[6]\,
      Q => m_axi_awaddr(4),
      R => '0'
    );
\m_axi_awaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[7]\,
      Q => m_axi_awaddr(5),
      R => '0'
    );
\m_axi_awaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[8]\,
      Q => m_axi_awaddr(6),
      R => '0'
    );
\m_axi_awaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => \m_bus_adr_o_reg_n_0_[9]\,
      Q => m_axi_awaddr(7),
      R => '0'
    );
\m_axi_awlen[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \m_axi_awlen_reg[3]_i_2_n_7\,
      I1 => \rx_burst_len1_carry__0_n_3\,
      I2 => \m_bus_adr_o_reg_n_0_[2]\,
      O => rx_burst_len(0)
    );
\m_axi_awlen[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \m_axi_awlen_reg[3]_i_2_n_6\,
      I1 => \rx_burst_len1_carry__0_n_3\,
      I2 => \m_bus_adr_o_reg_n_0_[3]\,
      O => rx_burst_len(1)
    );
\m_axi_awlen[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \m_axi_awlen_reg[3]_i_2_n_5\,
      I1 => \rx_burst_len1_carry__0_n_3\,
      I2 => \m_bus_adr_o_reg_n_0_[4]\,
      O => rx_burst_len(2)
    );
\m_axi_awlen[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \m_axi_awlen_reg[3]_i_2_n_4\,
      I1 => \rx_burst_len1_carry__0_n_3\,
      I2 => \m_bus_adr_o_reg_n_0_[5]\,
      O => rx_burst_len(3)
    );
\m_axi_awlen[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fifo_inp_pos_reg(3),
      I1 => fifo_out_pos_reg(3),
      O => \m_axi_awlen[3]_i_3_n_0\
    );
\m_axi_awlen[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fifo_inp_pos_reg(2),
      I1 => fifo_out_pos_reg(2),
      O => \m_axi_awlen[3]_i_4_n_0\
    );
\m_axi_awlen[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fifo_inp_pos_reg(1),
      I1 => fifo_out_pos_reg(1),
      O => \m_axi_awlen[3]_i_5_n_0\
    );
\m_axi_awlen[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fifo_inp_pos_reg(0),
      I1 => fifo_out_pos_reg(0),
      O => \m_axi_awlen[3]_i_6_n_0\
    );
\m_axi_awlen[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \m_axi_awlen_reg[6]_i_2_n_7\,
      I1 => \rx_burst_len1_carry__0_n_3\,
      I2 => \m_bus_adr_o_reg_n_0_[6]\,
      O => rx_burst_len(4)
    );
\m_axi_awlen[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \m_axi_awlen_reg[6]_i_2_n_6\,
      I1 => \rx_burst_len1_carry__0_n_3\,
      I2 => \m_bus_adr_o_reg_n_0_[7]\,
      O => rx_burst_len(5)
    );
\m_axi_awlen[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \m_axi_awlen_reg[6]_i_2_n_5\,
      I1 => \rx_burst_len1_carry__0_n_3\,
      I2 => \m_bus_adr_o_reg_n_0_[8]\,
      O => rx_burst_len(6)
    );
\m_axi_awlen[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fifo_out_pos_reg(6),
      I1 => fifo_inp_pos_reg(6),
      O => \m_axi_awlen[6]_i_3_n_0\
    );
\m_axi_awlen[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fifo_inp_pos_reg(5),
      I1 => fifo_out_pos_reg(5),
      O => \m_axi_awlen[6]_i_4_n_0\
    );
\m_axi_awlen[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fifo_inp_pos_reg(4),
      I1 => fifo_out_pos_reg(4),
      O => \m_axi_awlen[6]_i_5_n_0\
    );
\m_axi_awlen_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => rx_burst_len(0),
      Q => \^m_axi_awlen\(0),
      R => '0'
    );
\m_axi_awlen_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => rx_burst_len(1),
      Q => \^m_axi_awlen\(1),
      R => '0'
    );
\m_axi_awlen_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => rx_burst_len(2),
      Q => \^m_axi_awlen\(2),
      R => '0'
    );
\m_axi_awlen_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => rx_burst_len(3),
      Q => \^m_axi_awlen\(3),
      R => '0'
    );
\m_axi_awlen_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axi_awlen_reg[3]_i_2_n_0\,
      CO(2) => \m_axi_awlen_reg[3]_i_2_n_1\,
      CO(1) => \m_axi_awlen_reg[3]_i_2_n_2\,
      CO(0) => \m_axi_awlen_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_inp_pos_reg(3 downto 0),
      O(3) => \m_axi_awlen_reg[3]_i_2_n_4\,
      O(2) => \m_axi_awlen_reg[3]_i_2_n_5\,
      O(1) => \m_axi_awlen_reg[3]_i_2_n_6\,
      O(0) => \m_axi_awlen_reg[3]_i_2_n_7\,
      S(3) => \m_axi_awlen[3]_i_3_n_0\,
      S(2) => \m_axi_awlen[3]_i_4_n_0\,
      S(1) => \m_axi_awlen[3]_i_5_n_0\,
      S(0) => \m_axi_awlen[3]_i_6_n_0\
    );
\m_axi_awlen_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => rx_burst_len(4),
      Q => \^m_axi_awlen\(4),
      R => '0'
    );
\m_axi_awlen_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => rx_burst_len(5),
      Q => \^m_axi_awlen\(5),
      R => '0'
    );
\m_axi_awlen_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_20,
      D => rx_burst_len(6),
      Q => \^m_axi_awlen\(6),
      R => '0'
    );
\m_axi_awlen_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axi_awlen_reg[3]_i_2_n_0\,
      CO(3 downto 2) => \NLW_m_axi_awlen_reg[6]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axi_awlen_reg[6]_i_2_n_2\,
      CO(0) => \m_axi_awlen_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => fifo_inp_pos_reg(5 downto 4),
      O(3) => \NLW_m_axi_awlen_reg[6]_i_2_O_UNCONNECTED\(3),
      O(2) => \m_axi_awlen_reg[6]_i_2_n_5\,
      O(1) => \m_axi_awlen_reg[6]_i_2_n_6\,
      O(0) => \m_axi_awlen_reg[6]_i_2_n_7\,
      S(3) => '0',
      S(2) => \m_axi_awlen[6]_i_3_n_0\,
      S(1) => \m_axi_awlen[6]_i_4_n_0\,
      S(0) => \m_axi_awlen[6]_i_5_n_0\
    );
m_axi_awvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sd_data_master0_n_23,
      Q => \^m_axi_awvalid_reg_0\,
      R => '0'
    );
\m_axi_bresp_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8787878778787888"
    )
        port map (
      I0 => \^m_axi_awvalid_reg_0\,
      I1 => m_axi_awready,
      I2 => m_axi_bvalid,
      I3 => m_axi_bresp_cnt(1),
      I4 => m_axi_bresp_cnt(2),
      I5 => m_axi_bresp_cnt(0),
      O => \m_axi_bresp_cnt[0]_i_1_n_0\
    );
\m_axi_bresp_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3CC2CCC2CCC2CC"
    )
        port map (
      I0 => m_axi_bresp_cnt(2),
      I1 => m_axi_bresp_cnt(1),
      I2 => m_axi_bresp_cnt(0),
      I3 => m_axi_bvalid,
      I4 => m_axi_awready,
      I5 => \^m_axi_awvalid_reg_0\,
      O => \m_axi_bresp_cnt[1]_i_1_n_0\
    );
\m_axi_bresp_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AA8AAA8AAA8AA"
    )
        port map (
      I0 => m_axi_bresp_cnt(2),
      I1 => m_axi_bresp_cnt(1),
      I2 => m_axi_bresp_cnt(0),
      I3 => m_axi_bvalid,
      I4 => m_axi_awready,
      I5 => \^m_axi_awvalid_reg_0\,
      O => \m_axi_bresp_cnt[2]_i_1_n_0\
    );
\m_axi_bresp_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \m_axi_bresp_cnt[0]_i_1_n_0\,
      Q => m_axi_bresp_cnt(0),
      R => reset05_out
    );
\m_axi_bresp_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \m_axi_bresp_cnt[1]_i_1_n_0\,
      Q => m_axi_bresp_cnt(1),
      R => reset05_out
    );
\m_axi_bresp_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \m_axi_bresp_cnt[2]_i_1_n_0\,
      Q => m_axi_bresp_cnt(2),
      R => reset05_out
    );
m_axi_cyc_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sd_data_master0_n_73,
      Q => m_axi_cyc,
      R => reset05_out
    );
\m_axi_wcnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_axi_wcnt_reg(0),
      O => p_0_in(0)
    );
\m_axi_wcnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => m_axi_wcnt_reg(0),
      I1 => m_axi_wcnt_reg(1),
      O => p_0_in(1)
    );
\m_axi_wcnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_axi_wcnt_reg(0),
      I1 => m_axi_wcnt_reg(1),
      I2 => m_axi_wcnt_reg(2),
      O => p_0_in(2)
    );
\m_axi_wcnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => m_axi_wcnt_reg(1),
      I1 => m_axi_wcnt_reg(0),
      I2 => m_axi_wcnt_reg(2),
      I3 => m_axi_wcnt_reg(3),
      O => m_axi_wlast1(3)
    );
\m_axi_wcnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => m_axi_wcnt_reg(2),
      I1 => m_axi_wcnt_reg(0),
      I2 => m_axi_wcnt_reg(1),
      I3 => m_axi_wcnt_reg(3),
      I4 => m_axi_wcnt_reg(4),
      O => m_axi_wlast1(4)
    );
\m_axi_wcnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => m_axi_wcnt_reg(3),
      I1 => m_axi_wcnt_reg(1),
      I2 => m_axi_wcnt_reg(0),
      I3 => m_axi_wcnt_reg(2),
      I4 => m_axi_wcnt_reg(4),
      I5 => m_axi_wcnt_reg(5),
      O => m_axi_wlast1(5)
    );
\m_axi_wcnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_axi_wcnt[7]_i_4_n_0\,
      I1 => m_axi_wcnt_reg(6),
      O => m_axi_wlast1(6)
    );
\m_axi_wcnt[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^m_axi_wlast_reg_0\,
      I1 => reset05_out,
      I2 => m_axi_cyc,
      I3 => \^m_axi_wvalid_reg_0\,
      I4 => m_axi_wready,
      O => \m_axi_wcnt[7]_i_2_n_0\
    );
\m_axi_wcnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \m_axi_wcnt[7]_i_4_n_0\,
      I1 => m_axi_wcnt_reg(6),
      I2 => m_axi_wcnt_reg(7),
      O => m_axi_wlast1(7)
    );
\m_axi_wcnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => m_axi_wcnt_reg(5),
      I1 => m_axi_wcnt_reg(3),
      I2 => m_axi_wcnt_reg(1),
      I3 => m_axi_wcnt_reg(0),
      I4 => m_axi_wcnt_reg(2),
      I5 => m_axi_wcnt_reg(4),
      O => \m_axi_wcnt[7]_i_4_n_0\
    );
\m_axi_wcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \m_axi_wcnt[7]_i_2_n_0\,
      D => p_0_in(0),
      Q => m_axi_wcnt_reg(0),
      R => sd_data_master0_n_22
    );
\m_axi_wcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \m_axi_wcnt[7]_i_2_n_0\,
      D => p_0_in(1),
      Q => m_axi_wcnt_reg(1),
      R => sd_data_master0_n_22
    );
\m_axi_wcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \m_axi_wcnt[7]_i_2_n_0\,
      D => p_0_in(2),
      Q => m_axi_wcnt_reg(2),
      R => sd_data_master0_n_22
    );
\m_axi_wcnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \m_axi_wcnt[7]_i_2_n_0\,
      D => m_axi_wlast1(3),
      Q => m_axi_wcnt_reg(3),
      R => sd_data_master0_n_22
    );
\m_axi_wcnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \m_axi_wcnt[7]_i_2_n_0\,
      D => m_axi_wlast1(4),
      Q => m_axi_wcnt_reg(4),
      R => sd_data_master0_n_22
    );
\m_axi_wcnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \m_axi_wcnt[7]_i_2_n_0\,
      D => m_axi_wlast1(5),
      Q => m_axi_wcnt_reg(5),
      R => sd_data_master0_n_22
    );
\m_axi_wcnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \m_axi_wcnt[7]_i_2_n_0\,
      D => m_axi_wlast1(6),
      Q => m_axi_wcnt_reg(6),
      R => sd_data_master0_n_22
    );
\m_axi_wcnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \m_axi_wcnt[7]_i_2_n_0\,
      D => m_axi_wlast1(7),
      Q => m_axi_wcnt_reg(7),
      R => sd_data_master0_n_22
    );
\m_axi_wlast0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_m_axi_wlast0_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \m_axi_wlast0_inferred__0/i__carry_n_1\,
      CO(1) => \m_axi_wlast0_inferred__0/i__carry_n_2\,
      CO(0) => \m_axi_wlast0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_m_axi_wlast0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry_i_1__0_n_0\,
      S(1) => \i__carry_i_2__0_n_0\,
      S(0) => \i__carry_i_3__0_n_0\
    );
m_axi_wlast_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAC0AA00AA00"
    )
        port map (
      I0 => \m_axi_wlast0_inferred__0/i__carry_n_1\,
      I1 => m_axi_wlast_i_3_n_0,
      I2 => m_axi_wlast_i_4_n_0,
      I3 => m_axi_cyc,
      I4 => rx_burst_len(6),
      I5 => m_axi_wlast_i_5_n_0,
      O => m_axi_wlast_i_2_n_0
    );
m_axi_wlast_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A033A0"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[4]\,
      I1 => \m_axi_awlen_reg[3]_i_2_n_5\,
      I2 => \m_bus_adr_o_reg_n_0_[5]\,
      I3 => \rx_burst_len1_carry__0_n_3\,
      I4 => \m_axi_awlen_reg[3]_i_2_n_4\,
      O => m_axi_wlast_i_3_n_0
    );
m_axi_wlast_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A033A0"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[2]\,
      I1 => \m_axi_awlen_reg[3]_i_2_n_7\,
      I2 => \m_bus_adr_o_reg_n_0_[3]\,
      I3 => \rx_burst_len1_carry__0_n_3\,
      I4 => \m_axi_awlen_reg[3]_i_2_n_6\,
      O => m_axi_wlast_i_4_n_0
    );
m_axi_wlast_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A033A0"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[7]\,
      I1 => \m_axi_awlen_reg[6]_i_2_n_6\,
      I2 => \m_bus_adr_o_reg_n_0_[6]\,
      I3 => \rx_burst_len1_carry__0_n_3\,
      I4 => \m_axi_awlen_reg[6]_i_2_n_7\,
      O => m_axi_wlast_i_5_n_0
    );
m_axi_wlast_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sd_data_master0_n_72,
      Q => \^m_axi_wlast_reg_0\,
      R => '0'
    );
m_axi_wvalid_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => m_axi_cyc,
      I1 => \^m_axi_wvalid_reg_0\,
      I2 => m_axi_wready,
      I3 => \^m_axi_wlast_reg_0\,
      O => m_axi_wvalid_i_2_n_0
    );
m_axi_wvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sd_data_master0_n_24,
      Q => \^m_axi_wvalid_reg_0\,
      R => '0'
    );
\m_bus_adr_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_60,
      Q => \m_bus_adr_o_reg_n_0_[10]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_bus_adr_o_reg[6]_i_2_n_0\,
      CO(3) => \m_bus_adr_o_reg[10]_i_2_n_0\,
      CO(2) => \m_bus_adr_o_reg[10]_i_2_n_1\,
      CO(1) => \m_bus_adr_o_reg[10]_i_2_n_2\,
      CO(0) => \m_bus_adr_o_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => m_bus_adr_o0(8 downto 5),
      S(3) => \m_bus_adr_o_reg_n_0_[10]\,
      S(2) => \m_bus_adr_o_reg_n_0_[9]\,
      S(1) => \m_bus_adr_o_reg_n_0_[8]\,
      S(0) => \m_bus_adr_o_reg_n_0_[7]\
    );
\m_bus_adr_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_59,
      Q => \m_bus_adr_o_reg_n_0_[11]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_58,
      Q => \m_bus_adr_o_reg_n_0_[12]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_57,
      Q => \m_bus_adr_o_reg_n_0_[13]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_56,
      Q => \m_bus_adr_o_reg_n_0_[14]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_bus_adr_o_reg[10]_i_2_n_0\,
      CO(3) => \m_bus_adr_o_reg[14]_i_2_n_0\,
      CO(2) => \m_bus_adr_o_reg[14]_i_2_n_1\,
      CO(1) => \m_bus_adr_o_reg[14]_i_2_n_2\,
      CO(0) => \m_bus_adr_o_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => m_bus_adr_o0(12 downto 9),
      S(3) => \m_bus_adr_o_reg_n_0_[14]\,
      S(2) => \m_bus_adr_o_reg_n_0_[13]\,
      S(1) => \m_bus_adr_o_reg_n_0_[12]\,
      S(0) => \m_bus_adr_o_reg_n_0_[11]\
    );
\m_bus_adr_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_55,
      Q => \m_bus_adr_o_reg_n_0_[15]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_54,
      Q => \m_bus_adr_o_reg_n_0_[16]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_53,
      Q => \m_bus_adr_o_reg_n_0_[17]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_52,
      Q => \m_bus_adr_o_reg_n_0_[18]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[18]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_bus_adr_o_reg[14]_i_2_n_0\,
      CO(3) => \m_bus_adr_o_reg[18]_i_2_n_0\,
      CO(2) => \m_bus_adr_o_reg[18]_i_2_n_1\,
      CO(1) => \m_bus_adr_o_reg[18]_i_2_n_2\,
      CO(0) => \m_bus_adr_o_reg[18]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => m_bus_adr_o0(16 downto 13),
      S(3) => \m_bus_adr_o_reg_n_0_[18]\,
      S(2) => \m_bus_adr_o_reg_n_0_[17]\,
      S(1) => \m_bus_adr_o_reg_n_0_[16]\,
      S(0) => \m_bus_adr_o_reg_n_0_[15]\
    );
\m_bus_adr_o_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_51,
      Q => \m_bus_adr_o_reg_n_0_[19]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_50,
      Q => \m_bus_adr_o_reg_n_0_[20]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_49,
      Q => \m_bus_adr_o_reg_n_0_[21]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_48,
      Q => \m_bus_adr_o_reg_n_0_[22]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_bus_adr_o_reg[18]_i_2_n_0\,
      CO(3) => \m_bus_adr_o_reg[22]_i_2_n_0\,
      CO(2) => \m_bus_adr_o_reg[22]_i_2_n_1\,
      CO(1) => \m_bus_adr_o_reg[22]_i_2_n_2\,
      CO(0) => \m_bus_adr_o_reg[22]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => m_bus_adr_o0(20 downto 17),
      S(3) => \m_bus_adr_o_reg_n_0_[22]\,
      S(2) => \m_bus_adr_o_reg_n_0_[21]\,
      S(1) => \m_bus_adr_o_reg_n_0_[20]\,
      S(0) => \m_bus_adr_o_reg_n_0_[19]\
    );
\m_bus_adr_o_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_47,
      Q => \m_bus_adr_o_reg_n_0_[23]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_46,
      Q => \m_bus_adr_o_reg_n_0_[24]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_45,
      Q => \m_bus_adr_o_reg_n_0_[25]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_44,
      Q => \m_bus_adr_o_reg_n_0_[26]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_bus_adr_o_reg[22]_i_2_n_0\,
      CO(3) => \m_bus_adr_o_reg[26]_i_2_n_0\,
      CO(2) => \m_bus_adr_o_reg[26]_i_2_n_1\,
      CO(1) => \m_bus_adr_o_reg[26]_i_2_n_2\,
      CO(0) => \m_bus_adr_o_reg[26]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => m_bus_adr_o0(24 downto 21),
      S(3) => \m_bus_adr_o_reg_n_0_[26]\,
      S(2) => \m_bus_adr_o_reg_n_0_[25]\,
      S(1) => \m_bus_adr_o_reg_n_0_[24]\,
      S(0) => \m_bus_adr_o_reg_n_0_[23]\
    );
\m_bus_adr_o_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_43,
      Q => \m_bus_adr_o_reg_n_0_[27]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_42,
      Q => \m_bus_adr_o_reg_n_0_[28]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_41,
      Q => \m_bus_adr_o_reg_n_0_[29]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_68,
      Q => \m_bus_adr_o_reg_n_0_[2]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_40,
      Q => \m_bus_adr_o_reg_n_0_[30]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_bus_adr_o_reg[26]_i_2_n_0\,
      CO(3) => \m_bus_adr_o_reg[30]_i_2_n_0\,
      CO(2) => \m_bus_adr_o_reg[30]_i_2_n_1\,
      CO(1) => \m_bus_adr_o_reg[30]_i_2_n_2\,
      CO(0) => \m_bus_adr_o_reg[30]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => m_bus_adr_o0(28 downto 25),
      S(3) => \m_bus_adr_o_reg_n_0_[30]\,
      S(2) => \m_bus_adr_o_reg_n_0_[29]\,
      S(1) => \m_bus_adr_o_reg_n_0_[28]\,
      S(0) => \m_bus_adr_o_reg_n_0_[27]\
    );
\m_bus_adr_o_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_39,
      Q => \m_bus_adr_o_reg_n_0_[31]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_bus_adr_o_reg[30]_i_2_n_0\,
      CO(3 downto 0) => \NLW_m_bus_adr_o_reg[31]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_m_bus_adr_o_reg[31]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => m_bus_adr_o0(29),
      S(3 downto 1) => B"000",
      S(0) => \m_bus_adr_o_reg_n_0_[31]\
    );
\m_bus_adr_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_67,
      Q => \m_bus_adr_o_reg_n_0_[3]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_66,
      Q => \m_bus_adr_o_reg_n_0_[4]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_65,
      Q => \m_bus_adr_o_reg_n_0_[5]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_64,
      Q => \m_bus_adr_o_reg_n_0_[6]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_bus_adr_o_reg[6]_i_2_n_0\,
      CO(2) => \m_bus_adr_o_reg[6]_i_2_n_1\,
      CO(1) => \m_bus_adr_o_reg[6]_i_2_n_2\,
      CO(0) => \m_bus_adr_o_reg[6]_i_2_n_3\,
      CYINIT => \m_bus_adr_o_reg_n_0_[2]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => m_bus_adr_o0(4 downto 1),
      S(3) => \m_bus_adr_o_reg_n_0_[6]\,
      S(2) => \m_bus_adr_o_reg_n_0_[5]\,
      S(1) => \m_bus_adr_o_reg_n_0_[4]\,
      S(0) => \m_bus_adr_o_reg_n_0_[3]\
    );
\m_bus_adr_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_63,
      Q => \m_bus_adr_o_reg_n_0_[7]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_62,
      Q => \m_bus_adr_o_reg_n_0_[8]\,
      R => reset05_out
    );
\m_bus_adr_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => sd_data_master0_n_69,
      D => sd_data_master0_n_61,
      Q => \m_bus_adr_o_reg_n_0_[9]\,
      R => reset05_out
    );
m_bus_error_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => m_axi_bresp_cnt(2),
      I1 => m_axi_bresp_cnt(1),
      I2 => m_axi_bresp_cnt(0),
      I3 => m_axi_bvalid,
      O => \m_axi_bresp_cnt3__0\
    );
m_bus_error_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sd_data_master0_n_28,
      Q => m_bus_error,
      R => '0'
    );
rd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => sd_data_serial_host0_n_31,
      I1 => sd_data_serial_host0_n_9,
      I2 => sd_data_serial_host0_n_8,
      I3 => rd12_out,
      I4 => tx_fifo_re,
      O => rd_i_1_n_0
    );
rd_req_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3002"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => reset_sync(2),
      I2 => rd_req_reg_n_0,
      I3 => \^s_axi_rvalid_reg_0\,
      O => rd_req_i_1_n_0
    );
rd_req_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => rd_req_i_1_n_0,
      Q => rd_req_reg_n_0,
      R => '0'
    );
\read_addr[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^s_axi_rvalid_reg_0\,
      I1 => rd_req_reg_n_0,
      I2 => s_axi_arvalid,
      O => rd_req0
    );
\read_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(0),
      Q => \read_addr_reg_n_0_[0]\,
      R => reset_sync(2)
    );
\read_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(10),
      Q => sel0(2),
      R => reset_sync(2)
    );
\read_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(11),
      Q => sel0(3),
      R => reset_sync(2)
    );
\read_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(12),
      Q => sel0(4),
      R => reset_sync(2)
    );
\read_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(13),
      Q => sel0(5),
      R => reset_sync(2)
    );
\read_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(14),
      Q => sel0(6),
      R => reset_sync(2)
    );
\read_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(15),
      Q => sel0(7),
      R => reset_sync(2)
    );
\read_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(1),
      Q => \read_addr_reg_n_0_[1]\,
      R => reset_sync(2)
    );
\read_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(2),
      Q => \read_addr_reg_n_0_[2]\,
      R => reset_sync(2)
    );
\read_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(3),
      Q => \read_addr_reg_n_0_[3]\,
      R => reset_sync(2)
    );
\read_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(4),
      Q => \read_addr_reg_n_0_[4]\,
      R => reset_sync(2)
    );
\read_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(5),
      Q => \read_addr_reg_n_0_[5]\,
      R => reset_sync(2)
    );
\read_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(6),
      Q => \read_addr_reg_n_0_[6]\,
      R => reset_sync(2)
    );
\read_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(7),
      Q => \read_addr_reg_n_0_[7]\,
      R => reset_sync(2)
    );
\read_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(8),
      Q => sel0(0),
      R => reset_sync(2)
    );
\read_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => rd_req0,
      D => s_axi_araddr(9),
      Q => sel0(1),
      R => reset_sync(2)
    );
\reset_sync[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => async_resetn,
      O => p_1_out(0)
    );
\reset_sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => p_1_out(0),
      Q => reset_sync(0),
      R => '0'
    );
\reset_sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => reset_sync(0),
      Q => reset_sync(1),
      R => '0'
    );
\reset_sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => reset_sync(1),
      Q => reset_sync(2),
      R => '0'
    );
rx_burst_len1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rx_burst_len1_carry_n_0,
      CO(2) => rx_burst_len1_carry_n_1,
      CO(1) => rx_burst_len1_carry_n_2,
      CO(0) => rx_burst_len1_carry_n_3,
      CYINIT => '1',
      DI(3) => rx_burst_len1_carry_i_1_n_0,
      DI(2) => rx_burst_len1_carry_i_2_n_0,
      DI(1) => rx_burst_len1_carry_i_3_n_0,
      DI(0) => rx_burst_len1_carry_i_4_n_0,
      O(3 downto 0) => NLW_rx_burst_len1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => rx_burst_len1_carry_i_5_n_0,
      S(2) => rx_burst_len1_carry_i_6_n_0,
      S(1) => rx_burst_len1_carry_i_7_n_0,
      S(0) => rx_burst_len1_carry_i_8_n_0
    );
\rx_burst_len1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rx_burst_len1_carry_n_0,
      CO(3 downto 1) => \NLW_rx_burst_len1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \rx_burst_len1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \rx_burst_len1_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_rx_burst_len1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \rx_burst_len1_carry__0_i_2_n_0\
    );
\rx_burst_len1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rx_burst_len2(8),
      I1 => \m_bus_adr_o_reg_n_0_[10]\,
      I2 => \m_bus_adr_o_reg_n_0_[11]\,
      I3 => rx_burst_len2(9),
      O => \rx_burst_len1_carry__0_i_1_n_0\
    );
\rx_burst_len1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[11]\,
      I1 => rx_burst_len2(9),
      I2 => \m_bus_adr_o_reg_n_0_[10]\,
      I3 => rx_burst_len2(8),
      O => \rx_burst_len1_carry__0_i_2_n_0\
    );
\rx_burst_len1_carry__0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => rx_burst_len1_carry_i_9_n_0,
      CO(3 downto 1) => \NLW_rx_burst_len1_carry__0_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \rx_burst_len1_carry__0_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_rx_burst_len1_carry__0_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => rx_burst_len2(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \m_bus_adr_o_reg_n_0_[11]\,
      S(0) => \m_bus_adr_o_reg_n_0_[10]\
    );
rx_burst_len1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rx_burst_len2(6),
      I1 => \m_bus_adr_o_reg_n_0_[8]\,
      I2 => \m_bus_adr_o_reg_n_0_[9]\,
      I3 => rx_burst_len2(7),
      O => rx_burst_len1_carry_i_1_n_0
    );
rx_burst_len1_carry_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rx_burst_len1_carry_i_10_n_0,
      CO(2) => rx_burst_len1_carry_i_10_n_1,
      CO(1) => rx_burst_len1_carry_i_10_n_2,
      CO(0) => rx_burst_len1_carry_i_10_n_3,
      CYINIT => '0',
      DI(3) => \m_bus_adr_o_reg_n_0_[5]\,
      DI(2) => \m_bus_adr_o_reg_n_0_[4]\,
      DI(1) => \m_bus_adr_o_reg_n_0_[3]\,
      DI(0) => \m_bus_adr_o_reg_n_0_[2]\,
      O(3 downto 0) => rx_burst_len2(3 downto 0),
      S(3) => rx_burst_len1_carry_i_14_n_0,
      S(2) => rx_burst_len1_carry_i_15_n_0,
      S(1) => rx_burst_len1_carry_i_16_n_0,
      S(0) => rx_burst_len1_carry_i_17_n_0
    );
rx_burst_len1_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[8]\,
      I1 => fifo_data_len(6),
      O => rx_burst_len1_carry_i_11_n_0
    );
rx_burst_len1_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[7]\,
      I1 => fifo_data_len(5),
      O => rx_burst_len1_carry_i_12_n_0
    );
rx_burst_len1_carry_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[6]\,
      I1 => fifo_data_len(4),
      O => rx_burst_len1_carry_i_13_n_0
    );
rx_burst_len1_carry_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[5]\,
      I1 => fifo_data_len(3),
      O => rx_burst_len1_carry_i_14_n_0
    );
rx_burst_len1_carry_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[4]\,
      I1 => fifo_data_len(2),
      O => rx_burst_len1_carry_i_15_n_0
    );
rx_burst_len1_carry_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[3]\,
      I1 => fifo_data_len(1),
      O => rx_burst_len1_carry_i_16_n_0
    );
rx_burst_len1_carry_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[2]\,
      I1 => fifo_data_len(0),
      O => rx_burst_len1_carry_i_17_n_0
    );
rx_burst_len1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rx_burst_len2(4),
      I1 => \m_bus_adr_o_reg_n_0_[6]\,
      I2 => \m_bus_adr_o_reg_n_0_[7]\,
      I3 => rx_burst_len2(5),
      O => rx_burst_len1_carry_i_2_n_0
    );
rx_burst_len1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rx_burst_len2(2),
      I1 => \m_bus_adr_o_reg_n_0_[4]\,
      I2 => \m_bus_adr_o_reg_n_0_[5]\,
      I3 => rx_burst_len2(3),
      O => rx_burst_len1_carry_i_3_n_0
    );
rx_burst_len1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => rx_burst_len2(0),
      I1 => \m_bus_adr_o_reg_n_0_[2]\,
      I2 => \m_bus_adr_o_reg_n_0_[3]\,
      I3 => rx_burst_len2(1),
      O => rx_burst_len1_carry_i_4_n_0
    );
rx_burst_len1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[9]\,
      I1 => rx_burst_len2(7),
      I2 => \m_bus_adr_o_reg_n_0_[8]\,
      I3 => rx_burst_len2(6),
      O => rx_burst_len1_carry_i_5_n_0
    );
rx_burst_len1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[7]\,
      I1 => rx_burst_len2(5),
      I2 => \m_bus_adr_o_reg_n_0_[6]\,
      I3 => rx_burst_len2(4),
      O => rx_burst_len1_carry_i_6_n_0
    );
rx_burst_len1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[5]\,
      I1 => rx_burst_len2(3),
      I2 => \m_bus_adr_o_reg_n_0_[4]\,
      I3 => rx_burst_len2(2),
      O => rx_burst_len1_carry_i_7_n_0
    );
rx_burst_len1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[3]\,
      I1 => rx_burst_len2(1),
      I2 => \m_bus_adr_o_reg_n_0_[2]\,
      I3 => rx_burst_len2(0),
      O => rx_burst_len1_carry_i_8_n_0
    );
rx_burst_len1_carry_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => rx_burst_len1_carry_i_10_n_0,
      CO(3) => rx_burst_len1_carry_i_9_n_0,
      CO(2) => rx_burst_len1_carry_i_9_n_1,
      CO(1) => rx_burst_len1_carry_i_9_n_2,
      CO(0) => rx_burst_len1_carry_i_9_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \m_bus_adr_o_reg_n_0_[8]\,
      DI(1) => \m_bus_adr_o_reg_n_0_[7]\,
      DI(0) => \m_bus_adr_o_reg_n_0_[6]\,
      O(3 downto 0) => rx_burst_len2(7 downto 4),
      S(3) => \m_bus_adr_o_reg_n_0_[9]\,
      S(2) => rx_burst_len1_carry_i_11_n_0,
      S(1) => rx_burst_len1_carry_i_12_n_0,
      S(0) => rx_burst_len1_carry_i_13_n_0
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_req_reg_n_0,
      I1 => \^s_axi_rvalid_reg_0\,
      O => s_axi_arready
    );
s_axi_awready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_req(0),
      I1 => \^s_axi_bvalid_reg_0\,
      O => s_axi_awready
    );
s_axi_bvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00405540"
    )
        port map (
      I0 => reset_sync(2),
      I1 => wr_req(0),
      I2 => wr_req(1),
      I3 => \^s_axi_bvalid_reg_0\,
      I4 => s_axi_bready,
      O => s_axi_bvalid_i_1_n_0
    );
s_axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => s_axi_bvalid_i_1_n_0,
      Q => \^s_axi_bvalid_reg_0\,
      R => '0'
    );
\s_axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBAAAAAAABAAAA"
    )
        port map (
      I0 => \s_axi_rdata[0]_i_6_n_0\,
      I1 => \read_addr_reg_n_0_[2]\,
      I2 => \read_addr_reg_n_0_[5]\,
      I3 => \read_addr_reg_n_0_[4]\,
      I4 => \s_axi_rdata[0]_i_7_n_0\,
      I5 => \dma_addr_reg_reg_n_0_[0]\,
      O => \s_axi_rdata[0]_i_2_n_0\
    );
\s_axi_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203000002000000"
    )
        port map (
      I0 => sd_insert_ie_reg_n_0,
      I1 => \read_addr_reg_n_0_[5]\,
      I2 => \read_addr_reg_n_0_[4]\,
      I3 => \read_addr_reg_n_0_[3]\,
      I4 => \read_addr_reg_n_0_[2]\,
      I5 => \block_size_reg_reg_n_0_[0]\,
      O => \s_axi_rdata[0]_i_6_n_0\
    );
\s_axi_rdata[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FCA"
    )
        port map (
      I0 => \data_int_enable_reg_reg_n_0_[0]\,
      I1 => \block_count_reg_reg_n_0_[0]\,
      I2 => \read_addr_reg_n_0_[3]\,
      I3 => \read_addr_reg_n_0_[5]\,
      O => \s_axi_rdata[0]_i_7_n_0\
    );
\s_axi_rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D591C480"
    )
        port map (
      I0 => \read_addr_reg_n_0_[6]\,
      I1 => \read_addr_reg_n_0_[5]\,
      I2 => dma_addr_reg(10),
      I3 => cmd_timeout_reg(10),
      I4 => argument_reg(10),
      I5 => \s_axi_rdata[11]_i_11_n_0\,
      O => \s_axi_rdata[10]_i_4_n_0\
    );
\s_axi_rdata[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \read_addr_reg_n_0_[4]\,
      I1 => \read_addr_reg_n_0_[3]\,
      O => \s_axi_rdata[11]_i_11_n_0\
    );
\s_axi_rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D591C480"
    )
        port map (
      I0 => \read_addr_reg_n_0_[6]\,
      I1 => \read_addr_reg_n_0_[5]\,
      I2 => dma_addr_reg(11),
      I3 => cmd_timeout_reg(11),
      I4 => argument_reg(11),
      I5 => \s_axi_rdata[11]_i_11_n_0\,
      O => \s_axi_rdata[11]_i_4_n_0\
    );
\s_axi_rdata[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \read_addr_reg_n_0_[3]\,
      I1 => \read_addr_reg_n_0_[4]\,
      I2 => \read_addr_reg_n_0_[6]\,
      I3 => \read_addr_reg_n_0_[5]\,
      O => \s_axi_rdata[11]_i_5_n_0\
    );
\s_axi_rdata[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \read_addr_reg_n_0_[7]\,
      I1 => \read_addr_reg_n_0_[1]\,
      I2 => \read_addr_reg_n_0_[0]\,
      I3 => \read_addr_reg_n_0_[2]\,
      O => \s_axi_rdata[11]_i_6_n_0\
    );
\s_axi_rdata[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \read_addr_reg_n_0_[7]\,
      I1 => \read_addr_reg_n_0_[1]\,
      I2 => \read_addr_reg_n_0_[0]\,
      I3 => \read_addr_reg_n_0_[2]\,
      O => \s_axi_rdata[11]_i_7_n_0\
    );
\s_axi_rdata[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_addr_reg_n_0_[6]\,
      I1 => \read_addr_reg_n_0_[4]\,
      O => \s_axi_rdata[11]_i_8_n_0\
    );
\s_axi_rdata[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => argument_reg(12),
      I1 => cmd_timeout_reg(12),
      I2 => dma_addr_reg(12),
      I3 => \read_addr_reg_n_0_[5]\,
      I4 => \read_addr_reg_n_0_[6]\,
      O => \s_axi_rdata[12]_i_6_n_0\
    );
\s_axi_rdata[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => argument_reg(13),
      I1 => cmd_timeout_reg(13),
      I2 => dma_addr_reg(13),
      I3 => \read_addr_reg_n_0_[5]\,
      I4 => \read_addr_reg_n_0_[6]\,
      O => \s_axi_rdata[13]_i_6_n_0\
    );
\s_axi_rdata[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => argument_reg(14),
      I1 => cmd_timeout_reg(14),
      I2 => dma_addr_reg(14),
      I3 => \read_addr_reg_n_0_[5]\,
      I4 => \read_addr_reg_n_0_[6]\,
      O => \s_axi_rdata[14]_i_6_n_0\
    );
\s_axi_rdata[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \read_addr_reg_n_0_[4]\,
      I1 => \read_addr_reg_n_0_[3]\,
      O => \s_axi_rdata[15]_i_2_n_0\
    );
\s_axi_rdata[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_addr_reg_n_0_[5]\,
      I1 => \read_addr_reg_n_0_[6]\,
      O => \s_axi_rdata[15]_i_3_n_0\
    );
\s_axi_rdata[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => argument_reg(15),
      I1 => cmd_timeout_reg(15),
      I2 => dma_addr_reg(15),
      I3 => \read_addr_reg_n_0_[5]\,
      I4 => \read_addr_reg_n_0_[6]\,
      O => \s_axi_rdata[15]_i_8_n_0\
    );
\s_axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBAAAAAAABAAAA"
    )
        port map (
      I0 => \s_axi_rdata[1]_i_6_n_0\,
      I1 => \read_addr_reg_n_0_[2]\,
      I2 => \read_addr_reg_n_0_[5]\,
      I3 => \read_addr_reg_n_0_[4]\,
      I4 => \s_axi_rdata[1]_i_7_n_0\,
      I5 => \dma_addr_reg_reg_n_0_[1]\,
      O => \s_axi_rdata[1]_i_2_n_0\
    );
\s_axi_rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203000002000000"
    )
        port map (
      I0 => sd_insert_int,
      I1 => \read_addr_reg_n_0_[5]\,
      I2 => \read_addr_reg_n_0_[4]\,
      I3 => \read_addr_reg_n_0_[3]\,
      I4 => \read_addr_reg_n_0_[2]\,
      I5 => \block_size_reg_reg_n_0_[1]\,
      O => \s_axi_rdata[1]_i_6_n_0\
    );
\s_axi_rdata[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FCA"
    )
        port map (
      I0 => \data_int_enable_reg_reg_n_0_[1]\,
      I1 => \block_count_reg_reg_n_0_[1]\,
      I2 => \read_addr_reg_n_0_[3]\,
      I3 => \read_addr_reg_n_0_[5]\,
      O => \s_axi_rdata[1]_i_7_n_0\
    );
\s_axi_rdata[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \read_addr_reg_n_0_[0]\,
      I1 => \read_addr_reg_n_0_[1]\,
      I2 => \read_addr_reg_n_0_[7]\,
      O => \s_axi_rdata[27]_i_2_n_0\
    );
\s_axi_rdata[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \read_addr_reg_n_0_[4]\,
      I1 => \read_addr_reg_n_0_[5]\,
      O => \s_axi_rdata[27]_i_6_n_0\
    );
\s_axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBAAAAAAABAAAA"
    )
        port map (
      I0 => \s_axi_rdata[2]_i_4_n_0\,
      I1 => \read_addr_reg_n_0_[2]\,
      I2 => \read_addr_reg_n_0_[5]\,
      I3 => \read_addr_reg_n_0_[4]\,
      I4 => \s_axi_rdata[2]_i_5_n_0\,
      I5 => dma_addr_reg(2),
      O => \s_axi_rdata[2]_i_2_n_0\
    );
\s_axi_rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203000002000000"
    )
        port map (
      I0 => sd_remove_ie,
      I1 => \read_addr_reg_n_0_[5]\,
      I2 => \read_addr_reg_n_0_[4]\,
      I3 => \read_addr_reg_n_0_[3]\,
      I4 => \read_addr_reg_n_0_[2]\,
      I5 => \block_size_reg_reg_n_0_[2]\,
      O => \s_axi_rdata[2]_i_4_n_0\
    );
\s_axi_rdata[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FCA"
    )
        port map (
      I0 => \data_int_enable_reg_reg_n_0_[2]\,
      I1 => \block_count_reg_reg_n_0_[2]\,
      I2 => \read_addr_reg_n_0_[3]\,
      I3 => \read_addr_reg_n_0_[5]\,
      O => \s_axi_rdata[2]_i_5_n_0\
    );
\s_axi_rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4440"
    )
        port map (
      I0 => \^s_axi_rvalid_reg_0\,
      I1 => rd_req_reg_n_0,
      I2 => \s_axi_rdata[31]_i_4_n_0\,
      I3 => \s_axi_rdata[31]_i_5_n_0\,
      I4 => reset_sync(2),
      O => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \read_addr_reg_n_0_[2]\,
      I1 => \read_addr_reg_n_0_[4]\,
      O => \s_axi_rdata[31]_i_11_n_0\
    );
\s_axi_rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_req_reg_n_0,
      I1 => \^s_axi_rvalid_reg_0\,
      O => \s_axi_rdata[31]_i_2_n_0\
    );
\s_axi_rdata[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(3),
      O => \s_axi_rdata[31]_i_4_n_0\
    );
\s_axi_rdata[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(5),
      I2 => sel0(7),
      I3 => sel0(6),
      O => \s_axi_rdata[31]_i_5_n_0\
    );
\s_axi_rdata[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \read_addr_reg_n_0_[6]\,
      I1 => \read_addr_reg_n_0_[5]\,
      I2 => \read_addr_reg_n_0_[3]\,
      I3 => \read_addr_reg_n_0_[4]\,
      O => \s_axi_rdata[31]_i_7_n_0\
    );
\s_axi_rdata[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \read_addr_reg_n_0_[6]\,
      I1 => \read_addr_reg_n_0_[5]\,
      I2 => \read_addr_reg_n_0_[4]\,
      O => \s_axi_rdata[31]_i_8_n_0\
    );
\s_axi_rdata[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => \read_addr_reg_n_0_[6]\,
      I1 => \read_addr_reg_n_0_[5]\,
      I2 => \read_addr_reg_n_0_[4]\,
      I3 => \read_addr_reg_n_0_[3]\,
      O => \s_axi_rdata[31]_i_9_n_0\
    );
\s_axi_rdata[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \read_addr_reg_n_0_[5]\,
      I1 => \read_addr_reg_n_0_[6]\,
      O => \s_axi_rdata[3]_i_6_n_0\
    );
\s_axi_rdata[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \command_reg_reg_n_0_[3]\,
      I1 => clock_divider_reg(3),
      I2 => \block_size_reg_reg_n_0_[3]\,
      I3 => \read_addr_reg_n_0_[6]\,
      I4 => \read_addr_reg_n_0_[5]\,
      O => \s_axi_rdata[3]_i_7_n_0\
    );
\s_axi_rdata[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \data_int_enable_reg_reg_n_0_[3]\,
      I1 => dma_addr_reg(3),
      I2 => \read_addr_reg_n_0_[6]\,
      I3 => \read_addr_reg_n_0_[5]\,
      I4 => argument_reg(3),
      I5 => cmd_timeout_reg(3),
      O => \s_axi_rdata[3]_i_8_n_0\
    );
\s_axi_rdata[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \command_reg_reg_n_0_[4]\,
      I1 => clock_divider_reg(4),
      I2 => \block_size_reg_reg_n_0_[4]\,
      I3 => \read_addr_reg_n_0_[6]\,
      I4 => \read_addr_reg_n_0_[5]\,
      O => \s_axi_rdata[4]_i_5_n_0\
    );
\s_axi_rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \data_int_enable_reg_reg_n_0_[4]\,
      I1 => dma_addr_reg(4),
      I2 => \read_addr_reg_n_0_[6]\,
      I3 => \read_addr_reg_n_0_[5]\,
      I4 => argument_reg(4),
      I5 => cmd_timeout_reg(4),
      O => \s_axi_rdata[4]_i_6_n_0\
    );
\s_axi_rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004F00400"
    )
        port map (
      I0 => \read_addr_reg_n_0_[3]\,
      I1 => \block_size_reg_reg_n_0_[5]\,
      I2 => \read_addr_reg_n_0_[5]\,
      I3 => \read_addr_reg_n_0_[6]\,
      I4 => clock_divider_reg(5),
      I5 => \read_addr_reg_n_0_[4]\,
      O => \s_axi_rdata[5]_i_4_n_0\
    );
\s_axi_rdata[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \data_int_enable_reg_reg_n_0_[5]\,
      I1 => dma_addr_reg(5),
      I2 => \read_addr_reg_n_0_[6]\,
      I3 => \read_addr_reg_n_0_[5]\,
      I4 => argument_reg(5),
      I5 => cmd_timeout_reg(5),
      O => \s_axi_rdata[5]_i_8_n_0\
    );
\s_axi_rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D591C480"
    )
        port map (
      I0 => \read_addr_reg_n_0_[6]\,
      I1 => \read_addr_reg_n_0_[5]\,
      I2 => dma_addr_reg(6),
      I3 => cmd_timeout_reg(6),
      I4 => argument_reg(6),
      I5 => \s_axi_rdata[11]_i_11_n_0\,
      O => \s_axi_rdata[6]_i_5_n_0\
    );
\s_axi_rdata[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \read_addr_reg_n_0_[6]\,
      I1 => \read_addr_reg_n_0_[4]\,
      O => \s_axi_rdata[7]_i_2_n_0\
    );
\s_axi_rdata[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \read_addr_reg_n_0_[5]\,
      I1 => \read_addr_reg_n_0_[3]\,
      O => \s_axi_rdata[7]_i_3_n_0\
    );
\s_axi_rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D591C480"
    )
        port map (
      I0 => \read_addr_reg_n_0_[6]\,
      I1 => \read_addr_reg_n_0_[5]\,
      I2 => dma_addr_reg(7),
      I3 => cmd_timeout_reg(7),
      I4 => argument_reg(7),
      I5 => \s_axi_rdata[11]_i_11_n_0\,
      O => \s_axi_rdata[7]_i_7_n_0\
    );
\s_axi_rdata[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \read_addr_reg_n_0_[4]\,
      I1 => \read_addr_reg_n_0_[6]\,
      I2 => \read_addr_reg_n_0_[2]\,
      O => \s_axi_rdata[7]_i_8_n_0\
    );
\s_axi_rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D591C480"
    )
        port map (
      I0 => \read_addr_reg_n_0_[6]\,
      I1 => \read_addr_reg_n_0_[5]\,
      I2 => dma_addr_reg(8),
      I3 => cmd_timeout_reg(8),
      I4 => argument_reg(8),
      I5 => \s_axi_rdata[11]_i_11_n_0\,
      O => \s_axi_rdata[8]_i_5_n_0\
    );
\s_axi_rdata[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \read_addr_reg_n_0_[2]\,
      I1 => \read_addr_reg_n_0_[3]\,
      O => \s_axi_rdata[9]_i_2_n_0\
    );
\s_axi_rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D591C480"
    )
        port map (
      I0 => \read_addr_reg_n_0_[6]\,
      I1 => \read_addr_reg_n_0_[5]\,
      I2 => dma_addr_reg(9),
      I3 => cmd_timeout_reg(9),
      I4 => argument_reg(9),
      I5 => \s_axi_rdata[11]_i_11_n_0\,
      O => \s_axi_rdata[9]_i_6_n_0\
    );
\s_axi_rdata[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \read_addr_reg_n_0_[3]\,
      I1 => \read_addr_reg_n_0_[2]\,
      I2 => \read_addr_reg_n_0_[5]\,
      O => \s_axi_rdata[9]_i_7_n_0\
    );
\s_axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_40,
      Q => s_axi_rdata(0),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_30,
      Q => s_axi_rdata(10),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_29,
      Q => s_axi_rdata(11),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_28,
      Q => s_axi_rdata(12),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_27,
      Q => s_axi_rdata(13),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_26,
      Q => s_axi_rdata(14),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_25,
      Q => s_axi_rdata(15),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_24,
      Q => s_axi_rdata(16),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_23,
      Q => s_axi_rdata(17),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_22,
      Q => s_axi_rdata(18),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_21,
      Q => s_axi_rdata(19),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_39,
      Q => s_axi_rdata(1),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_20,
      Q => s_axi_rdata(20),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_19,
      Q => s_axi_rdata(21),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_18,
      Q => s_axi_rdata(22),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_17,
      Q => s_axi_rdata(23),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_16,
      Q => s_axi_rdata(24),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_15,
      Q => s_axi_rdata(25),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_14,
      Q => s_axi_rdata(26),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_13,
      Q => s_axi_rdata(27),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_12,
      Q => s_axi_rdata(28),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_11,
      Q => s_axi_rdata(29),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_38,
      Q => s_axi_rdata(2),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_10,
      Q => s_axi_rdata(30),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_9,
      Q => s_axi_rdata(31),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_37,
      Q => s_axi_rdata(3),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_36,
      Q => s_axi_rdata(4),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_35,
      Q => s_axi_rdata(5),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_34,
      Q => s_axi_rdata(6),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_33,
      Q => s_axi_rdata(7),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_32,
      Q => s_axi_rdata(8),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => sd_cmd_master0_n_31,
      Q => s_axi_rdata(9),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
s_axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => reset_sync(2),
      I1 => rd_req_reg_n_0,
      I2 => \^s_axi_rvalid_reg_0\,
      I3 => s_axi_rready,
      O => s_axi_rvalid_i_1_n_0
    );
s_axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => s_axi_rvalid_i_1_n_0,
      Q => \^s_axi_rvalid_reg_0\,
      R => '0'
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_req(1),
      I1 => \^s_axi_bvalid_reg_0\,
      O => s_axi_wready
    );
sd_cmd_master0: entity work.riscv_SD_0_sd_cmd_master
     port map (
      D(31) => sd_cmd_master0_n_9,
      D(30) => sd_cmd_master0_n_10,
      D(29) => sd_cmd_master0_n_11,
      D(28) => sd_cmd_master0_n_12,
      D(27) => sd_cmd_master0_n_13,
      D(26) => sd_cmd_master0_n_14,
      D(25) => sd_cmd_master0_n_15,
      D(24) => sd_cmd_master0_n_16,
      D(23) => sd_cmd_master0_n_17,
      D(22) => sd_cmd_master0_n_18,
      D(21) => sd_cmd_master0_n_19,
      D(20) => sd_cmd_master0_n_20,
      D(19) => sd_cmd_master0_n_21,
      D(18) => sd_cmd_master0_n_22,
      D(17) => sd_cmd_master0_n_23,
      D(16) => sd_cmd_master0_n_24,
      D(15) => sd_cmd_master0_n_25,
      D(14) => sd_cmd_master0_n_26,
      D(13) => sd_cmd_master0_n_27,
      D(12) => sd_cmd_master0_n_28,
      D(11) => sd_cmd_master0_n_29,
      D(10) => sd_cmd_master0_n_30,
      D(9) => sd_cmd_master0_n_31,
      D(8) => sd_cmd_master0_n_32,
      D(7) => sd_cmd_master0_n_33,
      D(6) => sd_cmd_master0_n_34,
      D(5) => sd_cmd_master0_n_35,
      D(4) => sd_cmd_master0_n_36,
      D(3) => sd_cmd_master0_n_37,
      D(2) => sd_cmd_master0_n_38,
      D(1) => sd_cmd_master0_n_39,
      D(0) => sd_cmd_master0_n_40,
      Q(13) => \command_reg_reg_n_0_[13]\,
      Q(12) => \command_reg_reg_n_0_[12]\,
      Q(11) => \command_reg_reg_n_0_[11]\,
      Q(10) => \command_reg_reg_n_0_[10]\,
      Q(9) => \command_reg_reg_n_0_[9]\,
      Q(8) => \command_reg_reg_n_0_[8]\,
      Q(7) => \command_reg_reg_n_0_[7]\,
      Q(6 downto 5) => p_0_in_4(1 downto 0),
      Q(4) => \command_reg_reg_n_0_[4]\,
      Q(3) => \command_reg_reg_n_0_[3]\,
      Q(2) => \command_reg_reg_n_0_[2]\,
      Q(1) => \command_reg_reg_n_0_[1]\,
      Q(0) => \command_reg_reg_n_0_[0]\,
      clock => clock,
      clock_posedge => clock_posedge,
      clock_posedge_reg => sd_cmd_master0_n_4,
      cmd_crc_ok => cmd_crc_ok,
      cmd_finish => cmd_finish,
      cmd_index_ok => cmd_index_ok,
      \cmd_reg[31]_0\(31 downto 0) => argument_reg(31 downto 0),
      \cmd_reg[38]_0\(38 downto 0) => cmd(38 downto 0),
      cmd_setting(1 downto 0) => cmd_setting(1 downto 0),
      cmd_start_tx => cmd_start_tx,
      ctrl_rst => ctrl_rst,
      data_int_status(2 downto 0) => data_int_status(5 downto 3),
      data_prepare_tx => data_prepare_tx,
      data_prepare_tx_reg => data_prepare_tx_i_3_n_0,
      data_start_tx_reg => sd_cmd_master0_n_5,
      data_start_tx_reg_0 => data_start_tx_reg_n_0,
      \int_status_reg_reg[0]_0\ => cmd_int_rst_reg_n_0,
      \int_status_reg_reg[1]_0\ => cmd_serial_host0_n_9,
      interrupt => sd_insert_ie_reg_n_0,
      interrupt_0(4) => \cmd_int_enable_reg_reg_n_0_[4]\,
      interrupt_0(3) => \cmd_int_enable_reg_reg_n_0_[3]\,
      interrupt_0(2) => \cmd_int_enable_reg_reg_n_0_[2]\,
      interrupt_0(1) => \cmd_int_enable_reg_reg_n_0_[1]\,
      interrupt_0(0) => \cmd_int_enable_reg_reg_n_0_[0]\,
      \out\(0) => reset_sync(2),
      reset0 => reset0,
      reset05_out => reset05_out,
      \response_01__0\ => \response_01__0\,
      \response_0_reg[31]_0\(119 downto 0) => cmd_response(119 downto 0),
      \response_1_reg[1]_0\(1 downto 0) => response_1(1 downto 0),
      \s_axi_rdata[11]_i_2_0\(5) => \block_size_reg_reg_n_0_[11]\,
      \s_axi_rdata[11]_i_2_0\(4) => \block_size_reg_reg_n_0_[10]\,
      \s_axi_rdata[11]_i_2_0\(3) => \block_size_reg_reg_n_0_[9]\,
      \s_axi_rdata[11]_i_2_0\(2) => \block_size_reg_reg_n_0_[8]\,
      \s_axi_rdata[11]_i_2_0\(1) => \block_size_reg_reg_n_0_[7]\,
      \s_axi_rdata[11]_i_2_0\(0) => \block_size_reg_reg_n_0_[6]\,
      \s_axi_rdata[12]_i_3_0\ => \s_axi_rdata[12]_i_6_n_0\,
      \s_axi_rdata[13]_i_3_0\ => \s_axi_rdata[13]_i_6_n_0\,
      \s_axi_rdata[14]_i_3_0\ => \s_axi_rdata[14]_i_6_n_0\,
      \s_axi_rdata[15]_i_4_0\(12) => \block_count_reg_reg_n_0_[15]\,
      \s_axi_rdata[15]_i_4_0\(11) => \block_count_reg_reg_n_0_[14]\,
      \s_axi_rdata[15]_i_4_0\(10) => \block_count_reg_reg_n_0_[13]\,
      \s_axi_rdata[15]_i_4_0\(9) => \block_count_reg_reg_n_0_[12]\,
      \s_axi_rdata[15]_i_4_0\(8) => \block_count_reg_reg_n_0_[11]\,
      \s_axi_rdata[15]_i_4_0\(7) => \block_count_reg_reg_n_0_[10]\,
      \s_axi_rdata[15]_i_4_0\(6) => \block_count_reg_reg_n_0_[9]\,
      \s_axi_rdata[15]_i_4_0\(5) => \block_count_reg_reg_n_0_[8]\,
      \s_axi_rdata[15]_i_4_0\(4) => \block_count_reg_reg_n_0_[7]\,
      \s_axi_rdata[15]_i_4_0\(3) => \block_count_reg_reg_n_0_[6]\,
      \s_axi_rdata[15]_i_4_0\(2) => \block_count_reg_reg_n_0_[5]\,
      \s_axi_rdata[15]_i_4_0\(1) => \block_count_reg_reg_n_0_[4]\,
      \s_axi_rdata[15]_i_4_0\(0) => \block_count_reg_reg_n_0_[3]\,
      \s_axi_rdata[15]_i_5_0\ => \s_axi_rdata[15]_i_8_n_0\,
      \s_axi_rdata[2]_i_3_0\ => data_int_rst_reg_n_0,
      \s_axi_rdata[5]_i_3_0\ => \s_axi_rdata[5]_i_8_n_0\,
      \s_axi_rdata[7]_i_4_0\ => \s_axi_rdata[7]_i_8_n_0\,
      \s_axi_rdata[7]_i_4_1\(2 downto 1) => clock_divider_reg(7 downto 6),
      \s_axi_rdata[7]_i_4_1\(0) => clock_divider_reg(2),
      \s_axi_rdata[9]_i_3_0\ => \s_axi_rdata[9]_i_7_n_0\,
      \s_axi_rdata_reg[0]\ => \s_axi_rdata[0]_i_2_n_0\,
      \s_axi_rdata_reg[0]_0\ => sd_data_master0_n_37,
      \s_axi_rdata_reg[10]\ => \s_axi_rdata[10]_i_4_n_0\,
      \s_axi_rdata_reg[10]_0\ => \s_axi_rdata[11]_i_7_n_0\,
      \s_axi_rdata_reg[10]_1\ => \s_axi_rdata[11]_i_8_n_0\,
      \s_axi_rdata_reg[11]\ => \s_axi_rdata[11]_i_4_n_0\,
      \s_axi_rdata_reg[11]_0\ => \s_axi_rdata[11]_i_5_n_0\,
      \s_axi_rdata_reg[11]_1\ => \s_axi_rdata[11]_i_6_n_0\,
      \s_axi_rdata_reg[15]\ => \s_axi_rdata[15]_i_3_n_0\,
      \s_axi_rdata_reg[15]_0\ => \s_axi_rdata[15]_i_2_n_0\,
      \s_axi_rdata_reg[1]\ => \s_axi_rdata[1]_i_2_n_0\,
      \s_axi_rdata_reg[1]_0\ => sd_data_master0_n_71,
      \s_axi_rdata_reg[25]\ => \s_axi_rdata[27]_i_6_n_0\,
      \s_axi_rdata_reg[27]\(27 downto 0) => data_timeout_reg(27 downto 0),
      \s_axi_rdata_reg[28]\ => \s_axi_rdata[31]_i_7_n_0\,
      \s_axi_rdata_reg[28]_0\ => \s_axi_rdata[31]_i_8_n_0\,
      \s_axi_rdata_reg[28]_1\ => \s_axi_rdata[31]_i_9_n_0\,
      \s_axi_rdata_reg[28]_2\ => \s_axi_rdata[31]_i_11_n_0\,
      \s_axi_rdata_reg[2]\(7) => \read_addr_reg_n_0_[7]\,
      \s_axi_rdata_reg[2]\(6) => \read_addr_reg_n_0_[6]\,
      \s_axi_rdata_reg[2]\(5) => \read_addr_reg_n_0_[5]\,
      \s_axi_rdata_reg[2]\(4) => \read_addr_reg_n_0_[4]\,
      \s_axi_rdata_reg[2]\(3) => \read_addr_reg_n_0_[3]\,
      \s_axi_rdata_reg[2]\(2) => \read_addr_reg_n_0_[2]\,
      \s_axi_rdata_reg[2]\(1) => \read_addr_reg_n_0_[1]\,
      \s_axi_rdata_reg[2]\(0) => \read_addr_reg_n_0_[0]\,
      \s_axi_rdata_reg[2]_0\ => \s_axi_rdata[2]_i_2_n_0\,
      \s_axi_rdata_reg[2]_1\ => sd_data_master0_n_33,
      \s_axi_rdata_reg[31]\(15 downto 0) => dma_addr_reg(31 downto 16),
      \s_axi_rdata_reg[3]\ => \s_axi_rdata[27]_i_2_n_0\,
      \s_axi_rdata_reg[3]_0\ => \s_axi_rdata[3]_i_6_n_0\,
      \s_axi_rdata_reg[3]_1\ => \s_axi_rdata[3]_i_7_n_0\,
      \s_axi_rdata_reg[3]_2\ => \s_axi_rdata[3]_i_8_n_0\,
      \s_axi_rdata_reg[4]\ => \s_axi_rdata[4]_i_5_n_0\,
      \s_axi_rdata_reg[4]_0\ => \s_axi_rdata[4]_i_6_n_0\,
      \s_axi_rdata_reg[5]\ => \s_axi_rdata[5]_i_4_n_0\,
      \s_axi_rdata_reg[6]\ => \s_axi_rdata[6]_i_5_n_0\,
      \s_axi_rdata_reg[7]\ => \s_axi_rdata[7]_i_2_n_0\,
      \s_axi_rdata_reg[7]_0\ => \s_axi_rdata[7]_i_3_n_0\,
      \s_axi_rdata_reg[7]_1\ => \s_axi_rdata[7]_i_7_n_0\,
      \s_axi_rdata_reg[8]\ => \s_axi_rdata[8]_i_5_n_0\,
      \s_axi_rdata_reg[9]\ => \s_axi_rdata[9]_i_2_n_0\,
      \s_axi_rdata_reg[9]_0\ => \s_axi_rdata[9]_i_6_n_0\,
      sd_insert_ie_reg => sd_cmd_master0_n_41,
      sd_insert_int => sd_insert_int,
      sd_remove_ie => sd_remove_ie,
      start_xfr_reg_0 => cmd_start_reg_n_0,
      \state[2]_i_3_0\(0) => sd_data_serial_host0_n_17,
      \state_reg[2]_0\(0) => cmd_int_status_reg(2),
      watchdog_enable_reg_0(24 downto 0) => cmd_timeout_reg(24 downto 0)
    );
sd_cmd_reg_o_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => '1',
      D => sd_cmd_o,
      Q => sd_cmd_reg_o,
      R => \^sdio_reset_reg_0\
    );
sd_cmd_reg_t_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => '1',
      D => sd_cmd_oe,
      Q => sd_cmd_reg_t,
      R => \^sdio_reset_reg_0\
    );
\sd_dat_reg_o_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => '1',
      D => sd_dat_o(0),
      Q => sd_dat_reg_o(0),
      R => \^sdio_reset_reg_0\
    );
\sd_dat_reg_o_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => '1',
      D => sd_dat_o(1),
      Q => sd_dat_reg_o(1),
      R => \^sdio_reset_reg_0\
    );
\sd_dat_reg_o_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => '1',
      D => sd_dat_o(2),
      Q => sd_dat_reg_o(2),
      R => \^sdio_reset_reg_0\
    );
\sd_dat_reg_o_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => '1',
      D => sd_dat_o(3),
      Q => sd_dat_reg_o(3),
      R => \^sdio_reset_reg_0\
    );
sd_dat_reg_t_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => p_0_in_4(0),
      I1 => p_0_in_4(1),
      I2 => \command_reg_reg_n_0_[12]\,
      I3 => \command_reg_reg_n_0_[13]\,
      I4 => sd_dat_reg_t_i_4_n_0,
      O => sd_dat_reg_t_i_2_n_0
    );
sd_dat_reg_t_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \command_reg_reg_n_0_[7]\,
      I1 => \command_reg_reg_n_0_[4]\,
      I2 => \command_reg_reg_n_0_[3]\,
      I3 => \command_reg_reg_n_0_[2]\,
      O => sd_dat_reg_t_i_3_n_0
    );
sd_dat_reg_t_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \command_reg_reg_n_0_[11]\,
      I1 => \command_reg_reg_n_0_[10]\,
      I2 => \command_reg_reg_n_0_[9]\,
      I3 => \command_reg_reg_n_0_[8]\,
      O => sd_dat_reg_t_i_4_n_0
    );
sd_dat_reg_t_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clock,
      CE => '1',
      D => sd_data_serial_host0_n_105,
      Q => sd_dat_reg_t,
      R => \^sdio_reset_reg_0\
    );
sd_data_master0: entity work.riscv_SD_0_sd_data_master
     port map (
      CO(0) => d_write1,
      D(29) => sd_data_master0_n_39,
      D(28) => sd_data_master0_n_40,
      D(27) => sd_data_master0_n_41,
      D(26) => sd_data_master0_n_42,
      D(25) => sd_data_master0_n_43,
      D(24) => sd_data_master0_n_44,
      D(23) => sd_data_master0_n_45,
      D(22) => sd_data_master0_n_46,
      D(21) => sd_data_master0_n_47,
      D(20) => sd_data_master0_n_48,
      D(19) => sd_data_master0_n_49,
      D(18) => sd_data_master0_n_50,
      D(17) => sd_data_master0_n_51,
      D(16) => sd_data_master0_n_52,
      D(15) => sd_data_master0_n_53,
      D(14) => sd_data_master0_n_54,
      D(13) => sd_data_master0_n_55,
      D(12) => sd_data_master0_n_56,
      D(11) => sd_data_master0_n_57,
      D(10) => sd_data_master0_n_58,
      D(9) => sd_data_master0_n_59,
      D(8) => sd_data_master0_n_60,
      D(7) => sd_data_master0_n_61,
      D(6) => sd_data_master0_n_62,
      D(5) => sd_data_master0_n_63,
      D(4) => sd_data_master0_n_64,
      D(3) => sd_data_master0_n_65,
      D(2) => sd_data_master0_n_66,
      D(1) => sd_data_master0_n_67,
      D(0) => sd_data_master0_n_68,
      E(0) => sd_data_master0_n_20,
      Q(6 downto 0) => fifo_inp_pos_reg(6 downto 0),
      SR(0) => sd_data_master0_n_10,
      clock => clock,
      \clock_cnt_reg[0]\(0) => clock_posedge1_carry_n_0,
      \clock_cnt_reg[0]_0\ => \clock_cnt[7]_i_5_n_0\,
      \clock_cnt_reg[0]_1\ => \clock_cnt[7]_i_9_n_0\,
      clock_data_in_reg(3 downto 2) => clock_divider_reg(7 downto 6),
      clock_data_in_reg(1 downto 0) => clock_divider_reg(1 downto 0),
      clock_data_in_reg_0 => clock_data_in_i_2_n_0,
      \clock_divider_reg_reg[0]\ => sd_data_master0_n_37,
      \clock_divider_reg_reg[1]\ => sd_data_master0_n_71,
      \clock_divider_reg_reg[7]\ => sd_data_master0_n_74,
      clock_posedge => clock_posedge,
      clock_state_reg => sd_data_master0_n_6,
      clock_state_reg_0 => sd_data_master0_n_75,
      clock_state_reg_1 => clock_state_reg_n_0,
      cmd_start_reg => sd_data_master0_n_28,
      controller_setting_reg(0) => controller_setting_reg(1),
      d_read => d_read,
      d_write => d_write,
      d_write_reg_0 => sd_data_master0_n_11,
      data_busy => data_busy,
      data_crc_ok => data_crc_ok,
      en_rx_fifo_reg_0 => sd_data_master0_n_7,
      en_rx_fifo_reg_1 => sd_data_master0_n_12,
      en_rx_fifo_reg_2(0) => sd_data_master0_n_21,
      en_rx_fifo_reg_3 => sd_data_master0_n_23,
      en_rx_fifo_reg_4 => sd_data_master0_n_25,
      en_rx_fifo_reg_5(0) => sd_data_master0_n_27,
      en_rx_fifo_reg_6 => sd_data_master0_n_72,
      en_tx_fifo => en_tx_fifo,
      fifo_data_len(6 downto 0) => fifo_data_len(6 downto 0),
      fifo_dout1 => fifo_dout1,
      \fifo_dout_reg[0]\(6 downto 0) => fifo_out_pos_reg(6 downto 0),
      \fifo_dout_reg[0]_0\ => \fifo_dout[7]_i_7_n_0\,
      \fifo_empty__12\ => \fifo_empty__12\,
      fifo_free_len(5 downto 0) => fifo_free_len(6 downto 1),
      \fifo_full__12\ => \fifo_full__12\,
      fifo_inp_nxt(0) => fifo_inp_nxt(5),
      fifo_inp_pos0 => fifo_inp_pos0,
      \fifo_inp_pos_reg[4]\ => sd_data_master0_n_36,
      \int_status1__2\ => \int_status1__2\,
      \int_status_reg[0]_0\ => data_int_rst_reg_n_0,
      \int_status_reg[1]_0\ => sd_data_serial_host0_n_99,
      \int_status_reg[2]_0\ => sd_data_master0_n_33,
      \int_status_reg[5]_0\(2 downto 0) => data_int_status(5 downto 3),
      interrupt => interrupt,
      interrupt_0 => sd_cmd_master0_n_41,
      interrupt_1(5) => \data_int_enable_reg_reg_n_0_[5]\,
      interrupt_1(4) => \data_int_enable_reg_reg_n_0_[4]\,
      interrupt_1(3) => \data_int_enable_reg_reg_n_0_[3]\,
      interrupt_1(2) => \data_int_enable_reg_reg_n_0_[2]\,
      interrupt_1(1) => \data_int_enable_reg_reg_n_0_[1]\,
      interrupt_1(0) => \data_int_enable_reg_reg_n_0_[0]\,
      interrupt_2 => interrupt_INST_0_i_7_n_0,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => \^m_axi_arvalid\,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid_reg => \^m_axi_awvalid_reg_0\,
      m_axi_bready => \^m_axi_bready\,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bresp_cnt(2 downto 0) => m_axi_bresp_cnt(2 downto 0),
      \m_axi_bresp_cnt3__0\ => \m_axi_bresp_cnt3__0\,
      m_axi_cyc => m_axi_cyc,
      m_axi_cyc_reg(0) => sd_data_master0_n_22,
      m_axi_cyc_reg_0 => sd_data_serial_host0_n_101,
      m_axi_cyc_reg_1 => \m_axi_awaddr[31]_i_5_n_0\,
      m_axi_rlast => m_axi_rlast,
      m_axi_rlast_0 => sd_data_master0_n_73,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_rvalid_0(0) => sd_data_master0_n_69,
      m_axi_wlast_reg => m_axi_wlast_i_2_n_0,
      m_axi_wlast_reg_0(0) => \m_axi_wcnt[7]_i_2_n_0\,
      m_axi_wlast_reg_1 => \^m_axi_wlast_reg_0\,
      m_axi_wready => m_axi_wready,
      m_axi_write => m_axi_write,
      m_axi_wvalid_reg => sd_data_master0_n_24,
      m_axi_wvalid_reg_0 => m_axi_wvalid_i_2_n_0,
      m_bus_adr_o0(28 downto 0) => m_bus_adr_o0(29 downto 1),
      \m_bus_adr_o_reg[2]\ => \^m_axi_wvalid_reg_0\,
      \m_bus_adr_o_reg[2]_0\(0) => \m_bus_adr_o_reg_n_0_[2]\,
      \m_bus_adr_o_reg[31]\(29 downto 0) => dma_addr_reg(31 downto 2),
      m_bus_error => m_bus_error,
      m_bus_error_reg => cmd_start_reg_n_0,
      \out\(0) => reset_sync(2),
      p_65_in => p_65_in,
      reset05_out => reset05_out,
      \reset_sync_reg[2]\(0) => sd_data_master0_n_26,
      rx_fifo_we => rx_fifo_we,
      \s_axi_rdata[0]_i_5_0\ => \controller_setting_reg_reg_n_0_[0]\,
      \s_axi_rdata[1]_i_5_0\(1 downto 0) => response_1(1 downto 0),
      \s_axi_rdata[2]_i_3\(0) => cmd_int_status_reg(2),
      \s_axi_rdata_reg[0]\(3) => \read_addr_reg_n_0_[5]\,
      \s_axi_rdata_reg[0]\(2) => \read_addr_reg_n_0_[4]\,
      \s_axi_rdata_reg[0]\(1) => \read_addr_reg_n_0_[3]\,
      \s_axi_rdata_reg[0]\(0) => \read_addr_reg_n_0_[2]\,
      \s_axi_rdata_reg[0]_0\ => \s_axi_rdata[11]_i_11_n_0\,
      \s_axi_rdata_reg[1]\(1) => \command_reg_reg_n_0_[1]\,
      \s_axi_rdata_reg[1]\(0) => \command_reg_reg_n_0_[0]\,
      \state_reg[0]_0\ => data_start_rx_reg_n_0,
      \state_reg[1]_0\ => data_start_tx_reg_n_0,
      watchdog_enable_reg_0 => sd_data_master0_n_2,
      watchdog_enable_reg_1(27 downto 0) => data_timeout_reg(27 downto 0)
    );
sd_data_serial_host0: entity work.riscv_SD_0_sd_data_serial_host
     port map (
      CO(0) => sd_data_serial_host0_n_9,
      D(31) => sd_data_serial_host0_n_34,
      D(30) => sd_data_serial_host0_n_35,
      D(29) => sd_data_serial_host0_n_36,
      D(28) => sd_data_serial_host0_n_37,
      D(27) => sd_data_serial_host0_n_38,
      D(26) => sd_data_serial_host0_n_39,
      D(25) => sd_data_serial_host0_n_40,
      D(24) => sd_data_serial_host0_n_41,
      D(23) => sd_data_serial_host0_n_42,
      D(22) => sd_data_serial_host0_n_43,
      D(21) => sd_data_serial_host0_n_44,
      D(20) => sd_data_serial_host0_n_45,
      D(19) => sd_data_serial_host0_n_46,
      D(18) => sd_data_serial_host0_n_47,
      D(17) => sd_data_serial_host0_n_48,
      D(16) => sd_data_serial_host0_n_49,
      D(15) => sd_data_serial_host0_n_50,
      D(14) => sd_data_serial_host0_n_51,
      D(13) => sd_data_serial_host0_n_52,
      D(12) => sd_data_serial_host0_n_53,
      D(11) => sd_data_serial_host0_n_54,
      D(10) => sd_data_serial_host0_n_55,
      D(9) => sd_data_serial_host0_n_56,
      D(8) => sd_data_serial_host0_n_57,
      D(7) => sd_data_serial_host0_n_58,
      D(6) => sd_data_serial_host0_n_59,
      D(5) => sd_data_serial_host0_n_60,
      D(4) => sd_data_serial_host0_n_61,
      D(3) => sd_data_serial_host0_n_62,
      D(2) => sd_data_serial_host0_n_63,
      D(1) => sd_data_serial_host0_n_64,
      D(0) => sd_data_serial_host0_n_65,
      \DAT_dat_reg_reg[0]_0\(0) => sd_data_serial_host0_n_17,
      \DAT_dat_reg_reg[0]_1\ => sd_data_serial_host0_n_22,
      \DAT_dat_reg_reg[0]_2\ => sd_data_serial_host0_n_25,
      \DAT_dat_reg_reg[0]_3\(0) => clock_data_in_reg_n_0,
      \DAT_dat_reg_reg[3]_0\(3 downto 0) => sd_dat_i(3 downto 0),
      E(0) => fifo_dout_5,
      Q(1) => \state__0_0\(5),
      Q(0) => \state__0_0\(0),
      SR(0) => sd_data_serial_host0_n_0,
      \blkcnt_reg_reg[10]_0\ => sd_data_serial_host0_n_24,
      \blkcnt_reg_reg[15]_0\(15) => \block_count_reg_reg_n_0_[15]\,
      \blkcnt_reg_reg[15]_0\(14) => \block_count_reg_reg_n_0_[14]\,
      \blkcnt_reg_reg[15]_0\(13) => \block_count_reg_reg_n_0_[13]\,
      \blkcnt_reg_reg[15]_0\(12) => \block_count_reg_reg_n_0_[12]\,
      \blkcnt_reg_reg[15]_0\(11) => \block_count_reg_reg_n_0_[11]\,
      \blkcnt_reg_reg[15]_0\(10) => \block_count_reg_reg_n_0_[10]\,
      \blkcnt_reg_reg[15]_0\(9) => \block_count_reg_reg_n_0_[9]\,
      \blkcnt_reg_reg[15]_0\(8) => \block_count_reg_reg_n_0_[8]\,
      \blkcnt_reg_reg[15]_0\(7) => \block_count_reg_reg_n_0_[7]\,
      \blkcnt_reg_reg[15]_0\(6) => \block_count_reg_reg_n_0_[6]\,
      \blkcnt_reg_reg[15]_0\(5) => \block_count_reg_reg_n_0_[5]\,
      \blkcnt_reg_reg[15]_0\(4) => \block_count_reg_reg_n_0_[4]\,
      \blkcnt_reg_reg[15]_0\(3) => \block_count_reg_reg_n_0_[3]\,
      \blkcnt_reg_reg[15]_0\(2) => \block_count_reg_reg_n_0_[2]\,
      \blkcnt_reg_reg[15]_0\(1) => \block_count_reg_reg_n_0_[1]\,
      \blkcnt_reg_reg[15]_0\(0) => \block_count_reg_reg_n_0_[0]\,
      bus_4bit_reg_reg_0 => sd_data_serial_host0_n_29,
      bus_4bit_reg_reg_1 => \controller_setting_reg_reg_n_0_[0]\,
      \byte_alignment_reg_reg[1]_0\(1) => \dma_addr_reg_reg_n_0_[1]\,
      \byte_alignment_reg_reg[1]_0\(0) => \dma_addr_reg_reg_n_0_[0]\,
      clock => clock,
      \clock_cnt[7]_i_3\(0) => clock_cnt_reg(7),
      \clock_cnt[7]_i_3_0\ => \clock_cnt[7]_i_10_n_0\,
      clock_posedge => clock_posedge,
      clock_posedge_reg => sd_data_serial_host0_n_32,
      clock_posedge_reg_0(0) => fifo_inp_pos0,
      cmd_start_tx => cmd_start_tx,
      crc_en_reg_0 => sd_data_serial_host0_n_5,
      crc_en_reg_1 => crc_en_i_1_n_0,
      crc_ok_reg_0 => sd_data_serial_host0_n_99,
      crc_ok_reg_1 => \crc_ok_i_1__0_n_0\,
      crc_rst => crc_rst,
      crc_rst_reg_0 => \crc_rst_i_1__0_n_0\,
      d_read => d_read,
      d_write => d_write,
      \dat_o_reg[3]_0\(3 downto 0) => sd_dat_o(3 downto 0),
      dat_oe_reg_0 => sd_data_serial_host0_n_105,
      dat_oe_reg_1 => dat_oe_i_1_n_0,
      data_busy => data_busy,
      data_crc_ok => data_crc_ok,
      data_cycles10_in(12 downto 0) => data_cycles10_in(13 downto 1),
      \data_cycles_reg[15]_0\(0) => we230_in,
      \data_cycles_reg[15]_1\(11) => \block_size_reg_reg_n_0_[11]\,
      \data_cycles_reg[15]_1\(10) => \block_size_reg_reg_n_0_[10]\,
      \data_cycles_reg[15]_1\(9) => \block_size_reg_reg_n_0_[9]\,
      \data_cycles_reg[15]_1\(8) => \block_size_reg_reg_n_0_[8]\,
      \data_cycles_reg[15]_1\(7) => \block_size_reg_reg_n_0_[7]\,
      \data_cycles_reg[15]_1\(6) => \block_size_reg_reg_n_0_[6]\,
      \data_cycles_reg[15]_1\(5) => \block_size_reg_reg_n_0_[5]\,
      \data_cycles_reg[15]_1\(4) => \block_size_reg_reg_n_0_[4]\,
      \data_cycles_reg[15]_1\(3) => \block_size_reg_reg_n_0_[3]\,
      \data_cycles_reg[15]_1\(2) => \block_size_reg_reg_n_0_[2]\,
      \data_cycles_reg[15]_1\(1) => \block_size_reg_reg_n_0_[1]\,
      \data_cycles_reg[15]_1\(0) => \block_size_reg_reg_n_0_[0]\,
      \data_index_reg[4]_0\ => sd_data_serial_host0_n_30,
      \drt_reg_reg[0]_0\ => sd_data_serial_host0_n_27,
      en_tx_fifo => en_tx_fifo,
      fifo_din(31 downto 0) => fifo_din(31 downto 0),
      fifo_dout1 => fifo_dout1,
      \fifo_dout_reg[0]\ => fifo_mem_reg_64_127_0_2_n_0,
      \fifo_dout_reg[0]_0\ => fifo_mem_reg_0_63_0_2_n_0,
      \fifo_dout_reg[10]\ => fifo_mem_reg_64_127_9_11_n_1,
      \fifo_dout_reg[10]_0\ => fifo_mem_reg_0_63_9_11_n_1,
      \fifo_dout_reg[11]\ => fifo_mem_reg_64_127_9_11_n_2,
      \fifo_dout_reg[11]_0\ => fifo_mem_reg_0_63_9_11_n_2,
      \fifo_dout_reg[12]\ => fifo_mem_reg_64_127_12_14_n_0,
      \fifo_dout_reg[12]_0\ => fifo_mem_reg_0_63_12_14_n_0,
      \fifo_dout_reg[13]\ => fifo_mem_reg_64_127_12_14_n_1,
      \fifo_dout_reg[13]_0\ => fifo_mem_reg_0_63_12_14_n_1,
      \fifo_dout_reg[14]\ => fifo_mem_reg_64_127_12_14_n_2,
      \fifo_dout_reg[14]_0\ => fifo_mem_reg_0_63_12_14_n_2,
      \fifo_dout_reg[15]\ => fifo_mem_reg_64_127_15_17_n_0,
      \fifo_dout_reg[15]_0\ => fifo_mem_reg_0_63_15_17_n_0,
      \fifo_dout_reg[16]\ => fifo_mem_reg_64_127_15_17_n_1,
      \fifo_dout_reg[16]_0\ => fifo_mem_reg_0_63_15_17_n_1,
      \fifo_dout_reg[17]\ => fifo_mem_reg_64_127_15_17_n_2,
      \fifo_dout_reg[17]_0\ => fifo_mem_reg_0_63_15_17_n_2,
      \fifo_dout_reg[18]\ => fifo_mem_reg_64_127_18_20_n_0,
      \fifo_dout_reg[18]_0\ => fifo_mem_reg_0_63_18_20_n_0,
      \fifo_dout_reg[19]\ => fifo_mem_reg_64_127_18_20_n_1,
      \fifo_dout_reg[19]_0\ => fifo_mem_reg_0_63_18_20_n_1,
      \fifo_dout_reg[1]\ => fifo_mem_reg_64_127_0_2_n_1,
      \fifo_dout_reg[1]_0\ => fifo_mem_reg_0_63_0_2_n_1,
      \fifo_dout_reg[20]\ => fifo_mem_reg_64_127_18_20_n_2,
      \fifo_dout_reg[20]_0\ => fifo_mem_reg_0_63_18_20_n_2,
      \fifo_dout_reg[21]\ => fifo_mem_reg_64_127_21_23_n_0,
      \fifo_dout_reg[21]_0\ => fifo_mem_reg_0_63_21_23_n_0,
      \fifo_dout_reg[22]\ => fifo_mem_reg_64_127_21_23_n_1,
      \fifo_dout_reg[22]_0\ => fifo_mem_reg_0_63_21_23_n_1,
      \fifo_dout_reg[23]\ => fifo_mem_reg_64_127_21_23_n_2,
      \fifo_dout_reg[23]_0\ => fifo_mem_reg_0_63_21_23_n_2,
      \fifo_dout_reg[24]\ => fifo_mem_reg_64_127_24_26_n_0,
      \fifo_dout_reg[24]_0\ => fifo_mem_reg_0_63_24_26_n_0,
      \fifo_dout_reg[25]\ => fifo_mem_reg_64_127_24_26_n_1,
      \fifo_dout_reg[25]_0\ => fifo_mem_reg_0_63_24_26_n_1,
      \fifo_dout_reg[26]\ => fifo_mem_reg_64_127_24_26_n_2,
      \fifo_dout_reg[26]_0\ => fifo_mem_reg_0_63_24_26_n_2,
      \fifo_dout_reg[27]\ => fifo_mem_reg_64_127_27_29_n_0,
      \fifo_dout_reg[27]_0\ => fifo_mem_reg_0_63_27_29_n_0,
      \fifo_dout_reg[28]\ => fifo_mem_reg_64_127_27_29_n_1,
      \fifo_dout_reg[28]_0\ => fifo_mem_reg_0_63_27_29_n_1,
      \fifo_dout_reg[29]\ => fifo_mem_reg_64_127_27_29_n_2,
      \fifo_dout_reg[29]_0\ => fifo_mem_reg_0_63_27_29_n_2,
      \fifo_dout_reg[2]\ => fifo_mem_reg_64_127_0_2_n_2,
      \fifo_dout_reg[2]_0\ => fifo_mem_reg_0_63_0_2_n_2,
      \fifo_dout_reg[30]\ => fifo_mem_reg_64_127_30_30_n_0,
      \fifo_dout_reg[30]_0\ => fifo_mem_reg_0_63_30_30_n_0,
      \fifo_dout_reg[31]\ => fifo_mem_reg_64_127_31_31_n_0,
      \fifo_dout_reg[31]_0\ => fifo_mem_reg_0_63_31_31_n_0,
      \fifo_dout_reg[3]\ => fifo_mem_reg_64_127_3_5_n_0,
      \fifo_dout_reg[3]_0\ => fifo_mem_reg_0_63_3_5_n_0,
      \fifo_dout_reg[4]\ => fifo_mem_reg_64_127_3_5_n_1,
      \fifo_dout_reg[4]_0\ => fifo_mem_reg_0_63_3_5_n_1,
      \fifo_dout_reg[5]\ => fifo_mem_reg_64_127_3_5_n_2,
      \fifo_dout_reg[5]_0\ => fifo_mem_reg_0_63_3_5_n_2,
      \fifo_dout_reg[6]\ => fifo_mem_reg_64_127_6_8_n_0,
      \fifo_dout_reg[6]_0\ => fifo_mem_reg_0_63_6_8_n_0,
      \fifo_dout_reg[7]\ => fifo_mem_reg_64_127_6_8_n_1,
      \fifo_dout_reg[7]_0\ => fifo_mem_reg_0_63_6_8_n_1,
      \fifo_dout_reg[8]\ => fifo_mem_reg_64_127_6_8_n_2,
      \fifo_dout_reg[8]_0\ => fifo_mem_reg_0_63_6_8_n_2,
      \fifo_dout_reg[9]\ => fifo_mem_reg_64_127_9_11_n_0,
      \fifo_dout_reg[9]_0\ => fifo_mem_reg_0_63_9_11_n_0,
      \fifo_empty__12\ => \fifo_empty__12\,
      \fifo_full__12\ => \fifo_full__12\,
      fifo_out_nxt(0) => fifo_out_nxt(6),
      fifo_out_pos0 => fifo_out_pos0,
      \fifo_out_pos_reg[6]\ => \^m_axi_wvalid_reg_0\,
      \int_status1__2\ => \int_status1__2\,
      \int_status_reg[1]\(0) => d_write1,
      \int_status_reg[1]_0\ => sd_data_master0_n_2,
      \last_din[3]_i_4_0\(31 downto 0) => \^fifo_dout\(31 downto 0),
      m_axi_bready => \^m_axi_bready\,
      m_axi_cyc => m_axi_cyc,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wready => m_axi_wready,
      m_axi_write => m_axi_write,
      p_65_in => p_65_in,
      rd12_out => rd12_out,
      rd_reg_0 => rd_i_1_n_0,
      reset05_out => reset05_out,
      rx_fifo_we => rx_fifo_we,
      sd_dat_oe => sd_dat_oe,
      sd_dat_reg_t_reg => sd_dat_reg_t_i_2_n_0,
      sd_dat_reg_t_reg_0(1) => \command_reg_reg_n_0_[1]\,
      sd_dat_reg_t_reg_0(0) => \command_reg_reg_n_0_[0]\,
      sd_dat_reg_t_reg_1 => sd_dat_reg_t_i_3_n_0,
      \state_reg[0]_0\(0) => sd_data_master0_n_10,
      \state_reg[1]_0\ => sd_data_serial_host0_n_16,
      \state_reg[1]_1\ => sd_data_serial_host0_n_26,
      \state_reg[1]_2\ => sd_data_serial_host0_n_31,
      \state_reg[1]_3\ => sd_data_master0_n_11,
      \state_reg[2]_0\ => sd_data_serial_host0_n_101,
      \state_reg[3]_0\ => sd_data_serial_host0_n_13,
      \state_reg[4]_0\ => sd_data_serial_host0_n_20,
      \state_reg[5]_0\ => sd_data_serial_host0_n_15,
      \state_reg[6]_0\ => sd_data_serial_host0_n_18,
      \state_reg[6]_1\ => sd_data_serial_host0_n_19,
      \state_reg[6]_2\ => sd_data_serial_host0_n_28,
      \transf_cnt_reg[0]_0\ => sd_data_serial_host0_n_10,
      \transf_cnt_reg[0]_1\ => sd_data_serial_host0_n_21,
      \transf_cnt_reg[1]_0\ => sd_data_serial_host0_n_8,
      tx_fifo_re => tx_fifo_re,
      we8_out => we8_out,
      we_reg_0 => we_i_1_n_0
    );
\sd_detect_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sd_insert_int,
      O => \sd_detect_cnt[0]_i_1_n_0\
    );
\sd_detect_cnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sd_detect_cnt_reg_n_0_[0]\,
      O => \sd_detect_cnt[0]_i_3_n_0\
    );
\sd_detect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[0]_i_2_n_7\,
      Q => \sd_detect_cnt_reg_n_0_[0]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sd_detect_cnt_reg[0]_i_2_n_0\,
      CO(2) => \sd_detect_cnt_reg[0]_i_2_n_1\,
      CO(1) => \sd_detect_cnt_reg[0]_i_2_n_2\,
      CO(0) => \sd_detect_cnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \sd_detect_cnt_reg[0]_i_2_n_4\,
      O(2) => \sd_detect_cnt_reg[0]_i_2_n_5\,
      O(1) => \sd_detect_cnt_reg[0]_i_2_n_6\,
      O(0) => \sd_detect_cnt_reg[0]_i_2_n_7\,
      S(3) => \sd_detect_cnt_reg_n_0_[3]\,
      S(2) => \sd_detect_cnt_reg_n_0_[2]\,
      S(1) => \sd_detect_cnt_reg_n_0_[1]\,
      S(0) => \sd_detect_cnt[0]_i_3_n_0\
    );
\sd_detect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[8]_i_1_n_5\,
      Q => \sd_detect_cnt_reg_n_0_[10]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[8]_i_1_n_4\,
      Q => \sd_detect_cnt_reg_n_0_[11]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[12]_i_1_n_7\,
      Q => \sd_detect_cnt_reg_n_0_[12]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sd_detect_cnt_reg[8]_i_1_n_0\,
      CO(3) => \sd_detect_cnt_reg[12]_i_1_n_0\,
      CO(2) => \sd_detect_cnt_reg[12]_i_1_n_1\,
      CO(1) => \sd_detect_cnt_reg[12]_i_1_n_2\,
      CO(0) => \sd_detect_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sd_detect_cnt_reg[12]_i_1_n_4\,
      O(2) => \sd_detect_cnt_reg[12]_i_1_n_5\,
      O(1) => \sd_detect_cnt_reg[12]_i_1_n_6\,
      O(0) => \sd_detect_cnt_reg[12]_i_1_n_7\,
      S(3) => \sd_detect_cnt_reg_n_0_[15]\,
      S(2) => \sd_detect_cnt_reg_n_0_[14]\,
      S(1) => \sd_detect_cnt_reg_n_0_[13]\,
      S(0) => \sd_detect_cnt_reg_n_0_[12]\
    );
\sd_detect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[12]_i_1_n_6\,
      Q => \sd_detect_cnt_reg_n_0_[13]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[12]_i_1_n_5\,
      Q => \sd_detect_cnt_reg_n_0_[14]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[12]_i_1_n_4\,
      Q => \sd_detect_cnt_reg_n_0_[15]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[16]_i_1_n_7\,
      Q => \sd_detect_cnt_reg_n_0_[16]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sd_detect_cnt_reg[12]_i_1_n_0\,
      CO(3) => \sd_detect_cnt_reg[16]_i_1_n_0\,
      CO(2) => \sd_detect_cnt_reg[16]_i_1_n_1\,
      CO(1) => \sd_detect_cnt_reg[16]_i_1_n_2\,
      CO(0) => \sd_detect_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sd_detect_cnt_reg[16]_i_1_n_4\,
      O(2) => \sd_detect_cnt_reg[16]_i_1_n_5\,
      O(1) => \sd_detect_cnt_reg[16]_i_1_n_6\,
      O(0) => \sd_detect_cnt_reg[16]_i_1_n_7\,
      S(3) => \sd_detect_cnt_reg_n_0_[19]\,
      S(2) => \sd_detect_cnt_reg_n_0_[18]\,
      S(1) => \sd_detect_cnt_reg_n_0_[17]\,
      S(0) => \sd_detect_cnt_reg_n_0_[16]\
    );
\sd_detect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[16]_i_1_n_6\,
      Q => \sd_detect_cnt_reg_n_0_[17]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[16]_i_1_n_5\,
      Q => \sd_detect_cnt_reg_n_0_[18]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[16]_i_1_n_4\,
      Q => \sd_detect_cnt_reg_n_0_[19]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[0]_i_2_n_6\,
      Q => \sd_detect_cnt_reg_n_0_[1]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[20]_i_1_n_7\,
      Q => \sd_detect_cnt_reg_n_0_[20]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sd_detect_cnt_reg[16]_i_1_n_0\,
      CO(3) => \sd_detect_cnt_reg[20]_i_1_n_0\,
      CO(2) => \sd_detect_cnt_reg[20]_i_1_n_1\,
      CO(1) => \sd_detect_cnt_reg[20]_i_1_n_2\,
      CO(0) => \sd_detect_cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sd_detect_cnt_reg[20]_i_1_n_4\,
      O(2) => \sd_detect_cnt_reg[20]_i_1_n_5\,
      O(1) => \sd_detect_cnt_reg[20]_i_1_n_6\,
      O(0) => \sd_detect_cnt_reg[20]_i_1_n_7\,
      S(3) => \sd_detect_cnt_reg_n_0_[23]\,
      S(2) => \sd_detect_cnt_reg_n_0_[22]\,
      S(1) => \sd_detect_cnt_reg_n_0_[21]\,
      S(0) => \sd_detect_cnt_reg_n_0_[20]\
    );
\sd_detect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[20]_i_1_n_6\,
      Q => \sd_detect_cnt_reg_n_0_[21]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[20]_i_1_n_5\,
      Q => \sd_detect_cnt_reg_n_0_[22]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[20]_i_1_n_4\,
      Q => \sd_detect_cnt_reg_n_0_[23]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[24]_i_1_n_7\,
      Q => \sd_detect_cnt_reg_n_0_[24]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sd_detect_cnt_reg[20]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sd_detect_cnt_reg[24]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sd_detect_cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_sd_detect_cnt_reg[24]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \sd_detect_cnt_reg[24]_i_1_n_6\,
      O(0) => \sd_detect_cnt_reg[24]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => sd_insert_int,
      S(0) => \sd_detect_cnt_reg_n_0_[24]\
    );
\sd_detect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[24]_i_1_n_6\,
      Q => sd_insert_int,
      R => sdio_cd
    );
\sd_detect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[0]_i_2_n_5\,
      Q => \sd_detect_cnt_reg_n_0_[2]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[0]_i_2_n_4\,
      Q => \sd_detect_cnt_reg_n_0_[3]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[4]_i_1_n_7\,
      Q => \sd_detect_cnt_reg_n_0_[4]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sd_detect_cnt_reg[0]_i_2_n_0\,
      CO(3) => \sd_detect_cnt_reg[4]_i_1_n_0\,
      CO(2) => \sd_detect_cnt_reg[4]_i_1_n_1\,
      CO(1) => \sd_detect_cnt_reg[4]_i_1_n_2\,
      CO(0) => \sd_detect_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sd_detect_cnt_reg[4]_i_1_n_4\,
      O(2) => \sd_detect_cnt_reg[4]_i_1_n_5\,
      O(1) => \sd_detect_cnt_reg[4]_i_1_n_6\,
      O(0) => \sd_detect_cnt_reg[4]_i_1_n_7\,
      S(3) => \sd_detect_cnt_reg_n_0_[7]\,
      S(2) => \sd_detect_cnt_reg_n_0_[6]\,
      S(1) => \sd_detect_cnt_reg_n_0_[5]\,
      S(0) => \sd_detect_cnt_reg_n_0_[4]\
    );
\sd_detect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[4]_i_1_n_6\,
      Q => \sd_detect_cnt_reg_n_0_[5]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[4]_i_1_n_5\,
      Q => \sd_detect_cnt_reg_n_0_[6]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[4]_i_1_n_4\,
      Q => \sd_detect_cnt_reg_n_0_[7]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[8]_i_1_n_7\,
      Q => \sd_detect_cnt_reg_n_0_[8]\,
      R => sdio_cd
    );
\sd_detect_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sd_detect_cnt_reg[4]_i_1_n_0\,
      CO(3) => \sd_detect_cnt_reg[8]_i_1_n_0\,
      CO(2) => \sd_detect_cnt_reg[8]_i_1_n_1\,
      CO(1) => \sd_detect_cnt_reg[8]_i_1_n_2\,
      CO(0) => \sd_detect_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sd_detect_cnt_reg[8]_i_1_n_4\,
      O(2) => \sd_detect_cnt_reg[8]_i_1_n_5\,
      O(1) => \sd_detect_cnt_reg[8]_i_1_n_6\,
      O(0) => \sd_detect_cnt_reg[8]_i_1_n_7\,
      S(3) => \sd_detect_cnt_reg_n_0_[11]\,
      S(2) => \sd_detect_cnt_reg_n_0_[10]\,
      S(1) => \sd_detect_cnt_reg_n_0_[9]\,
      S(0) => \sd_detect_cnt_reg_n_0_[8]\
    );
\sd_detect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \sd_detect_cnt[0]_i_1_n_0\,
      D => \sd_detect_cnt_reg[8]_i_1_n_6\,
      Q => \sd_detect_cnt_reg_n_0_[9]\,
      R => sdio_cd
    );
sd_insert_ie_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_data_reg_n_0_[0]\,
      I1 => sd_insert_ie_i_2_n_0,
      I2 => sd_insert_ie_reg_n_0,
      O => sd_insert_ie_i_1_n_0
    );
sd_insert_ie_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \software_reset_reg[0]_i_2_n_0\,
      I1 => sd_insert_ie_i_3_n_0,
      I2 => \write_addr_reg_n_0_[2]\,
      I3 => \write_addr_reg_n_0_[6]\,
      I4 => \block_count_reg[15]_i_2_n_0\,
      I5 => \argument_reg[31]_i_3_n_0\,
      O => sd_insert_ie_i_2_n_0
    );
sd_insert_ie_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \write_addr_reg_n_0_[4]\,
      I1 => \write_addr_reg_n_0_[0]\,
      O => sd_insert_ie_i_3_n_0
    );
sd_insert_ie_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sd_insert_ie_i_1_n_0,
      Q => sd_insert_ie_reg_n_0,
      R => reset_sync(2)
    );
sd_remove_ie_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \write_data_reg_n_0_[2]\,
      I1 => sd_insert_ie_i_2_n_0,
      I2 => sd_remove_ie,
      O => sd_remove_ie_i_1_n_0
    );
sd_remove_ie_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sd_remove_ie_i_1_n_0,
      Q => sd_remove_ie,
      R => reset_sync(2)
    );
sdio_clk_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sdio_reset_reg_0\,
      I1 => clock_state_reg_n_0,
      O => sdio_clk0
    );
sdio_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sdio_clk0,
      Q => sdio_clk,
      R => '0'
    );
sdio_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => controller_setting_reg(1),
      I1 => clock_posedge,
      I2 => \^sdio_reset_reg_0\,
      O => sdio_reset_i_1_n_0
    );
sdio_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sdio_reset_i_1_n_0,
      Q => \^sdio_reset_reg_0\,
      R => reset_sync(2)
    );
\software_reset_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => \write_data_reg_n_0_[0]\,
      I1 => \software_reset_reg[0]_i_2_n_0\,
      I2 => \software_reset_reg[0]_i_3_n_0\,
      I3 => \argument_reg[31]_i_3_n_0\,
      I4 => \software_reset_reg_reg_n_0_[0]\,
      O => \software_reset_reg[0]_i_1_n_0\
    );
\software_reset_reg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => wr_req(0),
      I1 => wr_req(1),
      I2 => \^s_axi_bvalid_reg_0\,
      O => \software_reset_reg[0]_i_2_n_0\
    );
\software_reset_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \software_reset_reg[0]_i_4_n_0\,
      I1 => \write_addr_reg_n_0_[4]\,
      I2 => \write_addr_reg_n_0_[0]\,
      I3 => \write_addr_reg_n_0_[2]\,
      I4 => \write_addr_reg_n_0_[3]\,
      I5 => \write_addr_reg_n_0_[5]\,
      O => \software_reset_reg[0]_i_3_n_0\
    );
\software_reset_reg[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \write_addr_reg_n_0_[1]\,
      I1 => \write_addr_reg_n_0_[6]\,
      O => \software_reset_reg[0]_i_4_n_0\
    );
\software_reset_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \software_reset_reg[0]_i_1_n_0\,
      Q => \software_reset_reg_reg_n_0_[0]\,
      R => reset_sync(2)
    );
tx_burst_len1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tx_burst_len1_carry_n_0,
      CO(2) => tx_burst_len1_carry_n_1,
      CO(1) => tx_burst_len1_carry_n_2,
      CO(0) => tx_burst_len1_carry_n_3,
      CYINIT => '1',
      DI(3) => tx_burst_len1_carry_i_1_n_0,
      DI(2) => tx_burst_len1_carry_i_2_n_0,
      DI(1) => tx_burst_len1_carry_i_3_n_0,
      DI(0) => tx_burst_len1_carry_i_4_n_0,
      O(3 downto 0) => NLW_tx_burst_len1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tx_burst_len1_carry_i_5_n_0,
      S(2) => tx_burst_len1_carry_i_6_n_0,
      S(1) => tx_burst_len1_carry_i_7_n_0,
      S(0) => tx_burst_len1_carry_i_8_n_0
    );
\tx_burst_len1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tx_burst_len1_carry_n_0,
      CO(3 downto 1) => \NLW_tx_burst_len1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tx_burst_len1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tx_burst_len1_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_tx_burst_len1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \tx_burst_len1_carry__0_i_2_n_0\
    );
\tx_burst_len1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_burst_len2(8),
      I1 => \m_bus_adr_o_reg_n_0_[10]\,
      I2 => \m_bus_adr_o_reg_n_0_[11]\,
      I3 => tx_burst_len2(9),
      O => \tx_burst_len1_carry__0_i_1_n_0\
    );
\tx_burst_len1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[11]\,
      I1 => tx_burst_len2(9),
      I2 => tx_burst_len2(8),
      I3 => \m_bus_adr_o_reg_n_0_[10]\,
      O => \tx_burst_len1_carry__0_i_2_n_0\
    );
\tx_burst_len1_carry__0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => tx_burst_len1_carry_i_9_n_0,
      CO(3 downto 1) => \NLW_tx_burst_len1_carry__0_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tx_burst_len1_carry__0_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tx_burst_len1_carry__0_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tx_burst_len2(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \m_bus_adr_o_reg_n_0_[11]\,
      S(0) => \m_bus_adr_o_reg_n_0_[10]\
    );
tx_burst_len1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_burst_len2(6),
      I1 => \m_bus_adr_o_reg_n_0_[8]\,
      I2 => \m_bus_adr_o_reg_n_0_[9]\,
      I3 => tx_burst_len2(7),
      O => tx_burst_len1_carry_i_1_n_0
    );
tx_burst_len1_carry_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tx_burst_len1_carry_i_10_n_0,
      CO(2) => tx_burst_len1_carry_i_10_n_1,
      CO(1) => tx_burst_len1_carry_i_10_n_2,
      CO(0) => tx_burst_len1_carry_i_10_n_3,
      CYINIT => '0',
      DI(3) => \m_bus_adr_o_reg_n_0_[5]\,
      DI(2) => \m_bus_adr_o_reg_n_0_[4]\,
      DI(1) => \m_bus_adr_o_reg_n_0_[3]\,
      DI(0) => \m_bus_adr_o_reg_n_0_[2]\,
      O(3 downto 0) => tx_burst_len2(3 downto 0),
      S(3) => tx_burst_len1_carry_i_14_n_0,
      S(2) => tx_burst_len1_carry_i_15_n_0,
      S(1) => tx_burst_len1_carry_i_16_n_0,
      S(0) => tx_burst_len1_carry_i_17_n_0
    );
tx_burst_len1_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[8]\,
      I1 => fifo_free_len(6),
      O => tx_burst_len1_carry_i_11_n_0
    );
tx_burst_len1_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[7]\,
      I1 => fifo_free_len(5),
      O => tx_burst_len1_carry_i_12_n_0
    );
tx_burst_len1_carry_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[6]\,
      I1 => fifo_free_len(4),
      O => tx_burst_len1_carry_i_13_n_0
    );
tx_burst_len1_carry_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[5]\,
      I1 => fifo_free_len(3),
      O => tx_burst_len1_carry_i_14_n_0
    );
tx_burst_len1_carry_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[4]\,
      I1 => fifo_free_len(2),
      O => tx_burst_len1_carry_i_15_n_0
    );
tx_burst_len1_carry_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[3]\,
      I1 => fifo_free_len(1),
      O => tx_burst_len1_carry_i_16_n_0
    );
tx_burst_len1_carry_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[2]\,
      I1 => fifo_free_len(0),
      O => tx_burst_len1_carry_i_17_n_0
    );
tx_burst_len1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_burst_len2(4),
      I1 => \m_bus_adr_o_reg_n_0_[6]\,
      I2 => \m_bus_adr_o_reg_n_0_[7]\,
      I3 => tx_burst_len2(5),
      O => tx_burst_len1_carry_i_2_n_0
    );
tx_burst_len1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_burst_len2(2),
      I1 => \m_bus_adr_o_reg_n_0_[4]\,
      I2 => \m_bus_adr_o_reg_n_0_[5]\,
      I3 => tx_burst_len2(3),
      O => tx_burst_len1_carry_i_3_n_0
    );
tx_burst_len1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tx_burst_len2(0),
      I1 => \m_bus_adr_o_reg_n_0_[2]\,
      I2 => \m_bus_adr_o_reg_n_0_[3]\,
      I3 => tx_burst_len2(1),
      O => tx_burst_len1_carry_i_4_n_0
    );
tx_burst_len1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[9]\,
      I1 => tx_burst_len2(7),
      I2 => tx_burst_len2(6),
      I3 => \m_bus_adr_o_reg_n_0_[8]\,
      O => tx_burst_len1_carry_i_5_n_0
    );
tx_burst_len1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[7]\,
      I1 => tx_burst_len2(5),
      I2 => tx_burst_len2(4),
      I3 => \m_bus_adr_o_reg_n_0_[6]\,
      O => tx_burst_len1_carry_i_6_n_0
    );
tx_burst_len1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[5]\,
      I1 => tx_burst_len2(3),
      I2 => tx_burst_len2(2),
      I3 => \m_bus_adr_o_reg_n_0_[4]\,
      O => tx_burst_len1_carry_i_7_n_0
    );
tx_burst_len1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \m_bus_adr_o_reg_n_0_[3]\,
      I1 => tx_burst_len2(1),
      I2 => tx_burst_len2(0),
      I3 => \m_bus_adr_o_reg_n_0_[2]\,
      O => tx_burst_len1_carry_i_8_n_0
    );
tx_burst_len1_carry_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => tx_burst_len1_carry_i_10_n_0,
      CO(3) => tx_burst_len1_carry_i_9_n_0,
      CO(2) => tx_burst_len1_carry_i_9_n_1,
      CO(1) => tx_burst_len1_carry_i_9_n_2,
      CO(0) => tx_burst_len1_carry_i_9_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \m_bus_adr_o_reg_n_0_[8]\,
      DI(1) => \m_bus_adr_o_reg_n_0_[7]\,
      DI(0) => \m_bus_adr_o_reg_n_0_[6]\,
      O(3 downto 0) => tx_burst_len2(7 downto 4),
      S(3) => \m_bus_adr_o_reg_n_0_[9]\,
      S(2) => tx_burst_len1_carry_i_11_n_0,
      S(1) => tx_burst_len1_carry_i_12_n_0,
      S(0) => tx_burst_len1_carry_i_13_n_0
    );
we_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888FFFFA8880000"
    )
        port map (
      I0 => sd_data_serial_host0_n_19,
      I1 => sd_data_serial_host0_n_30,
      I2 => we230_in,
      I3 => sd_data_serial_host0_n_24,
      I4 => we8_out,
      I5 => rx_fifo_we,
      O => we_i_1_n_0
    );
\wr_req[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30301310"
    )
        port map (
      I0 => wr_req(1),
      I1 => reset_sync(2),
      I2 => wr_req(0),
      I3 => s_axi_awvalid,
      I4 => \^s_axi_bvalid_reg_0\,
      O => \wr_req[0]_i_1_n_0\
    );
\wr_req[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33001130"
    )
        port map (
      I0 => wr_req(0),
      I1 => reset_sync(2),
      I2 => s_axi_wvalid,
      I3 => wr_req(1),
      I4 => \^s_axi_bvalid_reg_0\,
      O => \wr_req[1]_i_1_n_0\
    );
\wr_req_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \wr_req[0]_i_1_n_0\,
      Q => wr_req(0),
      R => '0'
    );
\wr_req_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \wr_req[1]_i_1_n_0\,
      Q => wr_req(1),
      R => '0'
    );
\write_addr[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^s_axi_bvalid_reg_0\,
      I1 => s_axi_awvalid,
      I2 => wr_req(0),
      O => wr_req0
    );
\write_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(0),
      Q => \write_addr_reg_n_0_[0]\,
      R => reset_sync(2)
    );
\write_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(10),
      Q => \write_addr_reg_n_0_[10]\,
      R => reset_sync(2)
    );
\write_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(11),
      Q => \write_addr_reg_n_0_[11]\,
      R => reset_sync(2)
    );
\write_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(12),
      Q => \write_addr_reg_n_0_[12]\,
      R => reset_sync(2)
    );
\write_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(13),
      Q => \write_addr_reg_n_0_[13]\,
      R => reset_sync(2)
    );
\write_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(14),
      Q => \write_addr_reg_n_0_[14]\,
      R => reset_sync(2)
    );
\write_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(15),
      Q => \write_addr_reg_n_0_[15]\,
      R => reset_sync(2)
    );
\write_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(1),
      Q => \write_addr_reg_n_0_[1]\,
      R => reset_sync(2)
    );
\write_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(2),
      Q => \write_addr_reg_n_0_[2]\,
      R => reset_sync(2)
    );
\write_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(3),
      Q => \write_addr_reg_n_0_[3]\,
      R => reset_sync(2)
    );
\write_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(4),
      Q => \write_addr_reg_n_0_[4]\,
      R => reset_sync(2)
    );
\write_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(5),
      Q => \write_addr_reg_n_0_[5]\,
      R => reset_sync(2)
    );
\write_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(6),
      Q => \write_addr_reg_n_0_[6]\,
      R => reset_sync(2)
    );
\write_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(7),
      Q => \write_addr_reg_n_0_[7]\,
      R => reset_sync(2)
    );
\write_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(8),
      Q => \write_addr_reg_n_0_[8]\,
      R => reset_sync(2)
    );
\write_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req0,
      D => s_axi_awaddr(9),
      Q => \write_addr_reg_n_0_[9]\,
      R => reset_sync(2)
    );
\write_data[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^s_axi_bvalid_reg_0\,
      I1 => wr_req(1),
      I2 => s_axi_wvalid,
      O => wr_req058_out
    );
\write_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(0),
      Q => \write_data_reg_n_0_[0]\,
      R => reset_sync(2)
    );
\write_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(10),
      Q => \write_data_reg_n_0_[10]\,
      R => reset_sync(2)
    );
\write_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(11),
      Q => \write_data_reg_n_0_[11]\,
      R => reset_sync(2)
    );
\write_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(12),
      Q => \write_data_reg_n_0_[12]\,
      R => reset_sync(2)
    );
\write_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(13),
      Q => \write_data_reg_n_0_[13]\,
      R => reset_sync(2)
    );
\write_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(14),
      Q => \write_data_reg_n_0_[14]\,
      R => reset_sync(2)
    );
\write_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(15),
      Q => \write_data_reg_n_0_[15]\,
      R => reset_sync(2)
    );
\write_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(16),
      Q => \write_data_reg_n_0_[16]\,
      R => reset_sync(2)
    );
\write_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(17),
      Q => \write_data_reg_n_0_[17]\,
      R => reset_sync(2)
    );
\write_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(18),
      Q => \write_data_reg_n_0_[18]\,
      R => reset_sync(2)
    );
\write_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(19),
      Q => \write_data_reg_n_0_[19]\,
      R => reset_sync(2)
    );
\write_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(1),
      Q => \write_data_reg_n_0_[1]\,
      R => reset_sync(2)
    );
\write_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(20),
      Q => \write_data_reg_n_0_[20]\,
      R => reset_sync(2)
    );
\write_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(21),
      Q => \write_data_reg_n_0_[21]\,
      R => reset_sync(2)
    );
\write_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(22),
      Q => \write_data_reg_n_0_[22]\,
      R => reset_sync(2)
    );
\write_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(23),
      Q => \write_data_reg_n_0_[23]\,
      R => reset_sync(2)
    );
\write_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(24),
      Q => \write_data_reg_n_0_[24]\,
      R => reset_sync(2)
    );
\write_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(25),
      Q => \write_data_reg_n_0_[25]\,
      R => reset_sync(2)
    );
\write_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(26),
      Q => \write_data_reg_n_0_[26]\,
      R => reset_sync(2)
    );
\write_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(27),
      Q => \write_data_reg_n_0_[27]\,
      R => reset_sync(2)
    );
\write_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(28),
      Q => \write_data_reg_n_0_[28]\,
      R => reset_sync(2)
    );
\write_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(29),
      Q => \write_data_reg_n_0_[29]\,
      R => reset_sync(2)
    );
\write_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(2),
      Q => \write_data_reg_n_0_[2]\,
      R => reset_sync(2)
    );
\write_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(30),
      Q => \write_data_reg_n_0_[30]\,
      R => reset_sync(2)
    );
\write_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(31),
      Q => \write_data_reg_n_0_[31]\,
      R => reset_sync(2)
    );
\write_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(3),
      Q => \write_data_reg_n_0_[3]\,
      R => reset_sync(2)
    );
\write_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(4),
      Q => \write_data_reg_n_0_[4]\,
      R => reset_sync(2)
    );
\write_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(5),
      Q => \write_data_reg_n_0_[5]\,
      R => reset_sync(2)
    );
\write_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(6),
      Q => \write_data_reg_n_0_[6]\,
      R => reset_sync(2)
    );
\write_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(7),
      Q => \write_data_reg_n_0_[7]\,
      R => reset_sync(2)
    );
\write_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(8),
      Q => \write_data_reg_n_0_[8]\,
      R => reset_sync(2)
    );
\write_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => wr_req058_out,
      D => s_axi_wdata(9),
      Q => \write_data_reg_n_0_[9]\,
      R => reset_sync(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity riscv_SD_0 is
  port (
    async_resetn : in STD_LOGIC;
    clock : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    sdio_cmd : inout STD_LOGIC;
    sdio_dat : inout STD_LOGIC_VECTOR ( 3 downto 0 );
    sdio_clk : out STD_LOGIC;
    sdio_reset : out STD_LOGIC;
    sdio_cd : in STD_LOGIC;
    interrupt : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of riscv_SD_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of riscv_SD_0 : entity is "riscv_SD_0,sdc_controller,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of riscv_SD_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of riscv_SD_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of riscv_SD_0 : entity is "sdc_controller,Vivado 2020.2";
end riscv_SD_0;

architecture STRUCTURE of riscv_SD_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_arlen\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^m_axi_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_awlen\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of async_resetn : signal is "xilinx.com:signal:reset:1.0 async_resetn RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of async_resetn : signal is "XIL_INTERFACENAME async_resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of clock : signal is "xilinx.com:signal:clock:1.0 clock CLK";
  attribute X_INTERFACE_PARAMETER of clock : signal is "XIL_INTERFACENAME clock, ASSOCIATED_BUSIF M_AXI:S_AXI_LITE, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN riscv_clk_wiz_0_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_rready : signal is "XIL_INTERFACENAME M_AXI, ID_WIDTH 0, PROTOCOL AXI4, DATA_WIDTH 32, FREQ_HZ 100000000, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN riscv_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME S_AXI_LITE, ID_WIDTH 0, PROTOCOL AXI4LITE, DATA_WIDTH 32, FREQ_HZ 100000000, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN riscv_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID";
  attribute X_INTERFACE_INFO of sdio_clk : signal is "xilinx.com:signal:clock:1.0 sdio_clk CLK";
  attribute X_INTERFACE_PARAMETER of sdio_clk : signal is "XIL_INTERFACENAME sdio_clk, ASSOCIATED_RESET sdio_reset, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN riscv_SD_0_sdio_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of sdio_reset : signal is "xilinx.com:signal:reset:1.0 sdio_reset RST";
  attribute X_INTERFACE_PARAMETER of sdio_reset : signal is "XIL_INTERFACENAME sdio_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR";
  attribute X_INTERFACE_PARAMETER of s_axi_awaddr : signal is "CLK_DOMAIN clock, ID_WIDTH 0, PROTOCOL AXI4LITE, DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA";
begin
  m_axi_araddr(31 downto 2) <= \^m_axi_araddr\(31 downto 2);
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6 downto 0) <= \^m_axi_arlen\(6 downto 0);
  m_axi_awaddr(31 downto 2) <= \^m_axi_awaddr\(31 downto 2);
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6 downto 0) <= \^m_axi_awlen\(6 downto 0);
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.riscv_SD_0_sdc_controller
     port map (
      async_resetn => async_resetn,
      clock => clock,
      fifo_dout(31 downto 24) => m_axi_wdata(7 downto 0),
      fifo_dout(23 downto 16) => m_axi_wdata(15 downto 8),
      fifo_dout(15 downto 8) => m_axi_wdata(23 downto 16),
      fifo_dout(7 downto 0) => m_axi_wdata(31 downto 24),
      interrupt => interrupt,
      m_axi_araddr(29 downto 0) => \^m_axi_araddr\(31 downto 2),
      m_axi_arlen(6 downto 0) => \^m_axi_arlen\(6 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(29 downto 0) => \^m_axi_awaddr\(31 downto 2),
      m_axi_awlen(6 downto 0) => \^m_axi_awlen\(6 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid_reg_0 => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wlast_reg_0 => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid_reg_0 => m_axi_wvalid,
      s_axi_araddr(15 downto 0) => s_axi_araddr(15 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(15 downto 0) => s_axi_awaddr(15 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_reg_0 => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_reg_0 => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      sdio_cd => sdio_cd,
      sdio_clk => sdio_clk,
      sdio_cmd => sdio_cmd,
      sdio_dat(3 downto 0) => sdio_dat(3 downto 0),
      sdio_reset_reg_0 => sdio_reset
    );
end STRUCTURE;
