{"vcs1":{"timestamp_begin":1682280348.337970744, "rt":1.65, "ut":0.25, "st":0.13}}
{"vcselab":{"timestamp_begin":1682280350.051783685, "rt":1.36, "ut":0.22, "st":0.24}}
{"link":{"timestamp_begin":1682280351.633676772, "rt":2.08, "ut":0.08, "st":1.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682280348.046734864}
{"VCS_COMP_START_TIME": 1682280348.046734864}
{"VCS_COMP_END_TIME": 1682280354.463551174}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340788}}
{"stitch_vcselab": {"peak_mem": 238988}}
