Metric,Value
design__instance__count,21807
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,3775
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,130
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.004255537874996662
power__switching__total,0.006859798915684223
power__leakage__total,1.8405702917334565e-07
power__total,0.01111552119255066
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.225059
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.225059
timing__hold__ws__corner:nom_tt_025C_1v80,1.870885
timing__setup__ws__corner:nom_tt_025C_1v80,2.289541
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count,26039
design__max_fanout_violation__count,1170
design__max_cap_violation__count,1942
clock__skew__worst_hold,0.422453
clock__skew__worst_setup,0.422453
timing__hold__ws,0.888188
timing__setup__ws,-0.118285
timing__hold__tns,0.0
timing__setup__tns,-4.182666
timing__hold__wns,0.0
timing__setup__wns,-0.118285
timing__hold_vio__count,0
timing__hold_r2r_vio__count,0
timing__setup_vio__count,64
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 434.24 446.08
design__core__bbox,2.76 2.72 431.48 443.36
dffram__suggested__core_width,428.72
dffram__suggested__core_height,440.64
dffram__logic__density,0.763513
design__io,46
design__die__area,193706
design__core__area,188911
design__instance__area,161220
design__instance__count__stdcell,21807
design__instance__area__stdcell,161220
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.853415
design__instance__utilization__stdcell,0.853415
antenna__violating__nets,52
antenna__violating__pins,63
route__antenna_violations__count,52
route__net,8423
route__net__special,2
route__drc_errors__iter:1,8758
route__wirelength__iter:1,348135
route__drc_errors__iter:2,5947
route__wirelength__iter:2,347575
route__drc_errors__iter:3,5715
route__wirelength__iter:3,347366
route__drc_errors__iter:4,96
route__wirelength__iter:4,346689
route__drc_errors__iter:5,2
route__wirelength__iter:5,346659
route__drc_errors__iter:6,1
route__wirelength__iter:6,346658
route__drc_errors__iter:7,1
route__wirelength__iter:7,346658
route__drc_errors__iter:8,1
route__wirelength__iter:8,346658
route__drc_errors__iter:9,1
route__wirelength__iter:9,346658
route__drc_errors__iter:10,1
route__wirelength__iter:10,346658
route__drc_errors__iter:11,1
route__wirelength__iter:11,346660
route__drc_errors__iter:12,1
route__wirelength__iter:12,346658
route__drc_errors__iter:13,1
route__wirelength__iter:13,346658
route__drc_errors__iter:14,1
route__wirelength__iter:14,346658
route__drc_errors__iter:15,1
route__wirelength__iter:15,346658
route__drc_errors__iter:16,1
route__wirelength__iter:16,346658
route__drc_errors__iter:17,1
route__wirelength__iter:17,346658
route__drc_errors__iter:18,1
route__wirelength__iter:18,346651
route__drc_errors__iter:19,1
route__wirelength__iter:19,346654
route__drc_errors__iter:20,1
route__wirelength__iter:20,346651
route__drc_errors__iter:21,1
route__wirelength__iter:21,346651
route__drc_errors__iter:22,1
route__wirelength__iter:22,346651
route__drc_errors__iter:23,1
route__wirelength__iter:23,346651
route__drc_errors__iter:24,1
route__wirelength__iter:24,346651
route__drc_errors__iter:25,1
route__wirelength__iter:25,346651
route__drc_errors__iter:26,1
route__wirelength__iter:26,346652
route__drc_errors__iter:27,0
route__wirelength__iter:27,346654
route__drc_errors,0
route__wirelength,346654
route__vias,61353
route__vias__singlecut,61353
route__vias__multicut,0
design__disconnected_pins__count,0
route__wirelength__max,1268.24
timing__unannotated_nets__count__corner:nom_tt_025C_1v80,33
timing__unannotated_nets_filtered__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,5086
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,130
design__max_cap_violation__count__corner:nom_ss_100C_1v60,698
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.422453
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.422453
timing__hold__ws__corner:nom_ss_100C_1v60,0.929797
timing__setup__ws__corner:nom_ss_100C_1v60,0.078393
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__unannotated_nets__count__corner:nom_ss_100C_1v60,33
timing__unannotated_nets_filtered__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,130
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.172616
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.172616
timing__hold__ws__corner:nom_ff_n40C_1v95,2.272282
timing__setup__ws__corner:nom_ff_n40C_1v95,3.177054
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_nets__count__corner:nom_ff_n40C_1v95,33
timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,3029
design__max_fanout_violation__count__corner:min_tt_025C_1v80,130
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.221422
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.221422
timing__hold__ws__corner:min_tt_025C_1v80,1.937
timing__setup__ws__corner:min_tt_025C_1v80,2.402465
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_nets__count__corner:min_tt_025C_1v80,33
timing__unannotated_nets_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,5042
design__max_fanout_violation__count__corner:min_ss_100C_1v60,130
design__max_cap_violation__count__corner:min_ss_100C_1v60,17
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.416388
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.416388
timing__hold__ws__corner:min_ss_100C_1v60,1.047587
timing__setup__ws__corner:min_ss_100C_1v60,0.304106
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_nets__count__corner:min_ss_100C_1v60,33
timing__unannotated_nets_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,130
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.167338
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.167338
timing__hold__ws__corner:min_ff_n40C_1v95,2.314797
timing__setup__ws__corner:min_ff_n40C_1v95,3.251796
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_nets__count__corner:min_ff_n40C_1v95,33
timing__unannotated_nets_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,3966
design__max_fanout_violation__count__corner:max_tt_025C_1v80,130
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.222302
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.222302
timing__hold__ws__corner:max_tt_025C_1v80,1.848299
timing__setup__ws__corner:max_tt_025C_1v80,2.192835
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_nets__count__corner:max_tt_025C_1v80,33
timing__unannotated_nets_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,5122
design__max_fanout_violation__count__corner:max_ss_100C_1v60,130
design__max_cap_violation__count__corner:max_ss_100C_1v60,1227
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.419197
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.419197
timing__hold__ws__corner:max_ss_100C_1v60,0.888188
timing__setup__ws__corner:max_ss_100C_1v60,-0.118285
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-4.182666
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-0.118285
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,64
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_nets__count__corner:max_ss_100C_1v60,33
timing__unannotated_nets_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,19
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,130
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.172575
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.172575
timing__hold__ws__corner:max_ff_n40C_1v95,2.257179
timing__setup__ws__corner:max_ff_n40C_1v95,3.111773
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_nets__count__corner:max_ff_n40C_1v95,33
timing__unannotated_nets_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_nets__count,33
timing__unannotated_nets_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79847
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,0.000207234
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00153042
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0002069999999999999899975844375177302936208434402942657470703125
ir__drop__worst,0.00152999999999999989307164494078961070044897496700286865234375
design__xor_difference__count,0
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_differences__count,0
design__lvs_property_fails__count,0
design__lvs_errors__count,0
design__lvs_unmatched_devices__count,0
design__lvs_unmatched_nets__count,0
design__lvs_unmatched_pins__count,0
