Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:30:35 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_max.rpt
| Design       : sv_chip2_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tm3_clk_v0 rise@10.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        9.317ns  (logic 8.398ns (90.138%)  route 0.919ns (9.862%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.296 - 10.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, unplaced)     0.434     1.461    h_fltr_1_left/your_instance_name_f1/tm3_clk_v0_IBUF_BUFG
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     4.087 r  h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.137    h_fltr_1_left/your_instance_name_f1/n_106_dout1/your_instance_name_f1/dout1
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     5.201 r  h_fltr_1_left/your_instance_name_f1/dout0/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.201    h_fltr_1_left/your_instance_name_f1/n_106_dout0/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      0.938     6.139 r  h_fltr_1_left/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/P[23]
                         net (fo=1, unplaced)         0.434     6.574    h_fltr_1_left/your_instance_name_f1/n_82_dout0__0/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/A[5]
                         DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      1.416     7.990 r  h_fltr_1_left/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     7.990    h_fltr_1_left/your_instance_name_f1/n_106_dout0__1/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      0.938     8.928 r  h_fltr_1_left/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/P[25]
                         net (fo=1, unplaced)         0.434     9.362    h_fltr_1_left/your_instance_name_f1/n_80_dout0__2/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/A[7]
                         DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[0])
                                                      1.416    10.778 r  h_fltr_1_left/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/PCOUT[0]
                         net (fo=1, unplaced)         0.000    10.778    h_fltr_1_left/your_instance_name_f1/n_153_dout0__3/your_instance_name_f1/dout0
                         DSP48E1                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  tm3_clk_v0
                         net (fo=0)                   0.000    10.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399    10.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072    10.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, unplaced)     0.413    11.296    h_fltr_1_left/your_instance_name_f1/tm3_clk_v0_IBUF_BUFG
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.143    11.439    
                         clock uncertainty           -0.035    11.404    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.868    10.536    h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tm3_clk_v0 rise@10.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        9.317ns  (logic 8.398ns (90.138%)  route 0.919ns (9.862%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.296 - 10.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, unplaced)     0.434     1.461    h_fltr_1_left/your_instance_name_f1/tm3_clk_v0_IBUF_BUFG
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     4.087 r  h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.137    h_fltr_1_left/your_instance_name_f1/n_106_dout1/your_instance_name_f1/dout1
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     5.201 r  h_fltr_1_left/your_instance_name_f1/dout0/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.201    h_fltr_1_left/your_instance_name_f1/n_106_dout0/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      0.938     6.139 r  h_fltr_1_left/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/P[23]
                         net (fo=1, unplaced)         0.434     6.574    h_fltr_1_left/your_instance_name_f1/n_82_dout0__0/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/A[5]
                         DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      1.416     7.990 r  h_fltr_1_left/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     7.990    h_fltr_1_left/your_instance_name_f1/n_106_dout0__1/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      0.938     8.928 r  h_fltr_1_left/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/P[25]
                         net (fo=1, unplaced)         0.434     9.362    h_fltr_1_left/your_instance_name_f1/n_80_dout0__2/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/A[7]
                         DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[10])
                                                      1.416    10.778 r  h_fltr_1_left/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/PCOUT[10]
                         net (fo=1, unplaced)         0.000    10.778    h_fltr_1_left/your_instance_name_f1/n_143_dout0__3/your_instance_name_f1/dout0
                         DSP48E1                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  tm3_clk_v0
                         net (fo=0)                   0.000    10.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399    10.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072    10.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, unplaced)     0.413    11.296    h_fltr_1_left/your_instance_name_f1/tm3_clk_v0_IBUF_BUFG
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.143    11.439    
                         clock uncertainty           -0.035    11.404    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -0.868    10.536    h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tm3_clk_v0 rise@10.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        9.317ns  (logic 8.398ns (90.138%)  route 0.919ns (9.862%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.296 - 10.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, unplaced)     0.434     1.461    h_fltr_1_left/your_instance_name_f1/tm3_clk_v0_IBUF_BUFG
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     4.087 r  h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.137    h_fltr_1_left/your_instance_name_f1/n_106_dout1/your_instance_name_f1/dout1
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     5.201 r  h_fltr_1_left/your_instance_name_f1/dout0/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.201    h_fltr_1_left/your_instance_name_f1/n_106_dout0/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      0.938     6.139 r  h_fltr_1_left/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/P[23]
                         net (fo=1, unplaced)         0.434     6.574    h_fltr_1_left/your_instance_name_f1/n_82_dout0__0/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/A[5]
                         DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      1.416     7.990 r  h_fltr_1_left/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     7.990    h_fltr_1_left/your_instance_name_f1/n_106_dout0__1/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      0.938     8.928 r  h_fltr_1_left/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/P[25]
                         net (fo=1, unplaced)         0.434     9.362    h_fltr_1_left/your_instance_name_f1/n_80_dout0__2/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/A[7]
                         DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[11])
                                                      1.416    10.778 r  h_fltr_1_left/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/PCOUT[11]
                         net (fo=1, unplaced)         0.000    10.778    h_fltr_1_left/your_instance_name_f1/n_142_dout0__3/your_instance_name_f1/dout0
                         DSP48E1                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  tm3_clk_v0
                         net (fo=0)                   0.000    10.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399    10.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072    10.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, unplaced)     0.413    11.296    h_fltr_1_left/your_instance_name_f1/tm3_clk_v0_IBUF_BUFG
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.143    11.439    
                         clock uncertainty           -0.035    11.404    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -0.868    10.536    h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tm3_clk_v0 rise@10.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        9.317ns  (logic 8.398ns (90.138%)  route 0.919ns (9.862%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.296 - 10.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, unplaced)     0.434     1.461    h_fltr_1_left/your_instance_name_f1/tm3_clk_v0_IBUF_BUFG
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     4.087 r  h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.137    h_fltr_1_left/your_instance_name_f1/n_106_dout1/your_instance_name_f1/dout1
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     5.201 r  h_fltr_1_left/your_instance_name_f1/dout0/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.201    h_fltr_1_left/your_instance_name_f1/n_106_dout0/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      0.938     6.139 r  h_fltr_1_left/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/P[23]
                         net (fo=1, unplaced)         0.434     6.574    h_fltr_1_left/your_instance_name_f1/n_82_dout0__0/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/A[5]
                         DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      1.416     7.990 r  h_fltr_1_left/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     7.990    h_fltr_1_left/your_instance_name_f1/n_106_dout0__1/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      0.938     8.928 r  h_fltr_1_left/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/P[25]
                         net (fo=1, unplaced)         0.434     9.362    h_fltr_1_left/your_instance_name_f1/n_80_dout0__2/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/A[7]
                         DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[12])
                                                      1.416    10.778 r  h_fltr_1_left/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/PCOUT[12]
                         net (fo=1, unplaced)         0.000    10.778    h_fltr_1_left/your_instance_name_f1/n_141_dout0__3/your_instance_name_f1/dout0
                         DSP48E1                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  tm3_clk_v0
                         net (fo=0)                   0.000    10.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399    10.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072    10.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, unplaced)     0.413    11.296    h_fltr_1_left/your_instance_name_f1/tm3_clk_v0_IBUF_BUFG
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.143    11.439    
                         clock uncertainty           -0.035    11.404    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -0.868    10.536    h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tm3_clk_v0 rise@10.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        9.317ns  (logic 8.398ns (90.138%)  route 0.919ns (9.862%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.296 - 10.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, unplaced)     0.434     1.461    h_fltr_1_left/your_instance_name_f1/tm3_clk_v0_IBUF_BUFG
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     4.087 r  h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.137    h_fltr_1_left/your_instance_name_f1/n_106_dout1/your_instance_name_f1/dout1
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     5.201 r  h_fltr_1_left/your_instance_name_f1/dout0/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.201    h_fltr_1_left/your_instance_name_f1/n_106_dout0/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      0.938     6.139 r  h_fltr_1_left/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/P[23]
                         net (fo=1, unplaced)         0.434     6.574    h_fltr_1_left/your_instance_name_f1/n_82_dout0__0/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/A[5]
                         DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      1.416     7.990 r  h_fltr_1_left/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     7.990    h_fltr_1_left/your_instance_name_f1/n_106_dout0__1/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      0.938     8.928 r  h_fltr_1_left/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/P[25]
                         net (fo=1, unplaced)         0.434     9.362    h_fltr_1_left/your_instance_name_f1/n_80_dout0__2/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/A[7]
                         DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[13])
                                                      1.416    10.778 r  h_fltr_1_left/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/PCOUT[13]
                         net (fo=1, unplaced)         0.000    10.778    h_fltr_1_left/your_instance_name_f1/n_140_dout0__3/your_instance_name_f1/dout0
                         DSP48E1                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  tm3_clk_v0
                         net (fo=0)                   0.000    10.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399    10.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072    10.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, unplaced)     0.413    11.296    h_fltr_1_left/your_instance_name_f1/tm3_clk_v0_IBUF_BUFG
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.143    11.439    
                         clock uncertainty           -0.035    11.404    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -0.868    10.536    h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tm3_clk_v0 rise@10.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        9.317ns  (logic 8.398ns (90.138%)  route 0.919ns (9.862%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.296 - 10.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, unplaced)     0.434     1.461    h_fltr_1_left/your_instance_name_f1/tm3_clk_v0_IBUF_BUFG
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     4.087 r  h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.137    h_fltr_1_left/your_instance_name_f1/n_106_dout1/your_instance_name_f1/dout1
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     5.201 r  h_fltr_1_left/your_instance_name_f1/dout0/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.201    h_fltr_1_left/your_instance_name_f1/n_106_dout0/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      0.938     6.139 r  h_fltr_1_left/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/P[23]
                         net (fo=1, unplaced)         0.434     6.574    h_fltr_1_left/your_instance_name_f1/n_82_dout0__0/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/A[5]
                         DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      1.416     7.990 r  h_fltr_1_left/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     7.990    h_fltr_1_left/your_instance_name_f1/n_106_dout0__1/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      0.938     8.928 r  h_fltr_1_left/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/P[25]
                         net (fo=1, unplaced)         0.434     9.362    h_fltr_1_left/your_instance_name_f1/n_80_dout0__2/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/A[7]
                         DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[14])
                                                      1.416    10.778 r  h_fltr_1_left/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/PCOUT[14]
                         net (fo=1, unplaced)         0.000    10.778    h_fltr_1_left/your_instance_name_f1/n_139_dout0__3/your_instance_name_f1/dout0
                         DSP48E1                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  tm3_clk_v0
                         net (fo=0)                   0.000    10.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399    10.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072    10.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, unplaced)     0.413    11.296    h_fltr_1_left/your_instance_name_f1/tm3_clk_v0_IBUF_BUFG
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.143    11.439    
                         clock uncertainty           -0.035    11.404    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -0.868    10.536    h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tm3_clk_v0 rise@10.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        9.317ns  (logic 8.398ns (90.138%)  route 0.919ns (9.862%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.296 - 10.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, unplaced)     0.434     1.461    h_fltr_1_left/your_instance_name_f1/tm3_clk_v0_IBUF_BUFG
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     4.087 r  h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.137    h_fltr_1_left/your_instance_name_f1/n_106_dout1/your_instance_name_f1/dout1
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     5.201 r  h_fltr_1_left/your_instance_name_f1/dout0/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.201    h_fltr_1_left/your_instance_name_f1/n_106_dout0/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      0.938     6.139 r  h_fltr_1_left/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/P[23]
                         net (fo=1, unplaced)         0.434     6.574    h_fltr_1_left/your_instance_name_f1/n_82_dout0__0/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/A[5]
                         DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      1.416     7.990 r  h_fltr_1_left/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     7.990    h_fltr_1_left/your_instance_name_f1/n_106_dout0__1/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      0.938     8.928 r  h_fltr_1_left/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/P[25]
                         net (fo=1, unplaced)         0.434     9.362    h_fltr_1_left/your_instance_name_f1/n_80_dout0__2/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/A[7]
                         DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[15])
                                                      1.416    10.778 r  h_fltr_1_left/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/PCOUT[15]
                         net (fo=1, unplaced)         0.000    10.778    h_fltr_1_left/your_instance_name_f1/n_138_dout0__3/your_instance_name_f1/dout0
                         DSP48E1                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  tm3_clk_v0
                         net (fo=0)                   0.000    10.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399    10.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072    10.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, unplaced)     0.413    11.296    h_fltr_1_left/your_instance_name_f1/tm3_clk_v0_IBUF_BUFG
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.143    11.439    
                         clock uncertainty           -0.035    11.404    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -0.868    10.536    h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tm3_clk_v0 rise@10.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        9.317ns  (logic 8.398ns (90.138%)  route 0.919ns (9.862%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.296 - 10.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, unplaced)     0.434     1.461    h_fltr_1_left/your_instance_name_f1/tm3_clk_v0_IBUF_BUFG
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     4.087 r  h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.137    h_fltr_1_left/your_instance_name_f1/n_106_dout1/your_instance_name_f1/dout1
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     5.201 r  h_fltr_1_left/your_instance_name_f1/dout0/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.201    h_fltr_1_left/your_instance_name_f1/n_106_dout0/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      0.938     6.139 r  h_fltr_1_left/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/P[23]
                         net (fo=1, unplaced)         0.434     6.574    h_fltr_1_left/your_instance_name_f1/n_82_dout0__0/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/A[5]
                         DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      1.416     7.990 r  h_fltr_1_left/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     7.990    h_fltr_1_left/your_instance_name_f1/n_106_dout0__1/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      0.938     8.928 r  h_fltr_1_left/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/P[25]
                         net (fo=1, unplaced)         0.434     9.362    h_fltr_1_left/your_instance_name_f1/n_80_dout0__2/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/A[7]
                         DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[16])
                                                      1.416    10.778 r  h_fltr_1_left/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/PCOUT[16]
                         net (fo=1, unplaced)         0.000    10.778    h_fltr_1_left/your_instance_name_f1/n_137_dout0__3/your_instance_name_f1/dout0
                         DSP48E1                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  tm3_clk_v0
                         net (fo=0)                   0.000    10.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399    10.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072    10.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, unplaced)     0.413    11.296    h_fltr_1_left/your_instance_name_f1/tm3_clk_v0_IBUF_BUFG
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.143    11.439    
                         clock uncertainty           -0.035    11.404    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -0.868    10.536    h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tm3_clk_v0 rise@10.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        9.317ns  (logic 8.398ns (90.138%)  route 0.919ns (9.862%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.296 - 10.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, unplaced)     0.434     1.461    h_fltr_1_left/your_instance_name_f1/tm3_clk_v0_IBUF_BUFG
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     4.087 r  h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.137    h_fltr_1_left/your_instance_name_f1/n_106_dout1/your_instance_name_f1/dout1
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     5.201 r  h_fltr_1_left/your_instance_name_f1/dout0/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.201    h_fltr_1_left/your_instance_name_f1/n_106_dout0/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      0.938     6.139 r  h_fltr_1_left/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/P[23]
                         net (fo=1, unplaced)         0.434     6.574    h_fltr_1_left/your_instance_name_f1/n_82_dout0__0/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/A[5]
                         DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      1.416     7.990 r  h_fltr_1_left/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     7.990    h_fltr_1_left/your_instance_name_f1/n_106_dout0__1/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      0.938     8.928 r  h_fltr_1_left/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/P[25]
                         net (fo=1, unplaced)         0.434     9.362    h_fltr_1_left/your_instance_name_f1/n_80_dout0__2/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/A[7]
                         DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[17])
                                                      1.416    10.778 r  h_fltr_1_left/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/PCOUT[17]
                         net (fo=1, unplaced)         0.000    10.778    h_fltr_1_left/your_instance_name_f1/n_136_dout0__3/your_instance_name_f1/dout0
                         DSP48E1                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  tm3_clk_v0
                         net (fo=0)                   0.000    10.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399    10.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072    10.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, unplaced)     0.413    11.296    h_fltr_1_left/your_instance_name_f1/tm3_clk_v0_IBUF_BUFG
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.143    11.439    
                         clock uncertainty           -0.035    11.404    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -0.868    10.536    h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tm3_clk_v0 rise@10.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        9.317ns  (logic 8.398ns (90.138%)  route 0.919ns (9.862%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 11.296 - 10.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, unplaced)     0.434     1.461    h_fltr_1_left/your_instance_name_f1/tm3_clk_v0_IBUF_BUFG
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.626     4.087 r  h_fltr_1_left/your_instance_name_f1/dout1/your_instance_name_f1/dout1/PCOUT[47]
                         net (fo=1, unplaced)         0.050     4.137    h_fltr_1_left/your_instance_name_f1/n_106_dout1/your_instance_name_f1/dout1
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.064     5.201 r  h_fltr_1_left/your_instance_name_f1/dout0/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.201    h_fltr_1_left/your_instance_name_f1/n_106_dout0/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      0.938     6.139 r  h_fltr_1_left/your_instance_name_f1/dout0__0/your_instance_name_f1/dout0/P[23]
                         net (fo=1, unplaced)         0.434     6.574    h_fltr_1_left/your_instance_name_f1/n_82_dout0__0/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/A[5]
                         DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      1.416     7.990 r  h_fltr_1_left/your_instance_name_f1/dout0__1/your_instance_name_f1/dout0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     7.990    h_fltr_1_left/your_instance_name_f1/n_106_dout0__1/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      0.938     8.928 r  h_fltr_1_left/your_instance_name_f1/dout0__2/your_instance_name_f1/dout0/P[25]
                         net (fo=1, unplaced)         0.434     9.362    h_fltr_1_left/your_instance_name_f1/n_80_dout0__2/your_instance_name_f1/dout0
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/A[7]
                         DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[18])
                                                      1.416    10.778 r  h_fltr_1_left/your_instance_name_f1/dout0__3/your_instance_name_f1/dout0/PCOUT[18]
                         net (fo=1, unplaced)         0.000    10.778    h_fltr_1_left/your_instance_name_f1/n_135_dout0__3/your_instance_name_f1/dout0
                         DSP48E1                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  tm3_clk_v0
                         net (fo=0)                   0.000    10.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399    10.399 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.812    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072    10.884 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=12948, unplaced)     0.413    11.296    h_fltr_1_left/your_instance_name_f1/tm3_clk_v0_IBUF_BUFG
                                                                      r  h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg/CLK
                         clock pessimism              0.143    11.439    
                         clock uncertainty           -0.035    11.404    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -0.868    10.536    h_fltr_1_left/your_instance_name_f1/dout_reg/your_instance_name_f1/dout_reg
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                 -0.242    




