/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Device Tree constants for NXP SJA1110 ACU SLIR interrupt controller
 */

#ifndef _DT_BINDINGS_NXP_SJA1110_ACU_SLIR_H
#define _DT_BINDINGS_NXP_SJA1110_ACU_SLIR_H

#define SJA1110_IRQ_SIU			31
#define SJA1110_IRQ_SMPU		30
#define SJA1110_IRQ_PMU			25
#define SJA1110_IRQ_CGU			24
#define SJA1110_IRQ_GPIO		19
#define SJA1110_IRQ_INFRA_ERR		18
#define SJA1110_IRQ_IPC1		17
#define SJA1110_IRQ_IPC0		16
#define SJA1110_IRQ_CBTX		14
#define SJA1110_IRQ_SGMII4		13
#define SJA1110_IRQ_SGMII3		12
#define SJA1110_IRQ_SGMII2		11
#define SJA1110_IRQ_SGMII1		10
#define SJA1110_IRQ_CBT1_COMBINED	9
#define SJA1110_IRQ_CBT1_PHY6		8
#define SJA1110_IRQ_CBT1_PHY5		7
#define SJA1110_IRQ_CBT1_PHY4		6
#define SJA1110_IRQ_CBT1_PHY3		5
#define SJA1110_IRQ_CBT1_PHY2		4
#define SJA1110_IRQ_CBT1_PHY1		3
#define SJA1110_IRQ_CBT1_PHYS		2
#define SJA1110_IRQ_TTESWITCH1		1
#define SJA1110_IRQ_TTESWITCH0		0

#endif
