PLLX_MISC2_DEFAULT_VALUE	,	V_94
PLLDSS_BASE_IDDQ	,	V_51
PLLRE_MISC0_LOCK_ENABLE	,	V_78
PLLX_MISC3_IDDQ	,	V_97
tegra210_pllre_set_defaults	,	F_18
PLLDSS_MISC1_CFG_EN_SDM	,	V_58
PLLU_HW_PWRDN_CFG0_CLK_SWITCH_SWCTL	,	V_179
PLLP_MISC0_LOCK_ENABLE	,	V_117
PLL_EXPO_PDIV_MAX	,	V_170
PLLCX_MISC0_DEFAULT_VALUE	,	V_10
ARRAY_SIZE	,	F_55
plldp	,	V_66
PLLX_MISC1_WRITE_MASK	,	V_93
tegra_pll_get_fixed_mdiv	,	F_23
"emc_mux"	,	L_31
tegra210_pllu_set_defaults	,	F_32
TEGRA210_CAR_BANK_COUNT	,	V_293
UTMIP_PLL_CFG2_STABLE_COUNT	,	F_56
__clk_get_name	,	F_38
UTMIP_PLL_CFG1_FORCE_PLLU_POWERDOWN	,	V_191
UTMIP_PLL_CFG2_FORCE_PD_SAMP_D_POWERDOWN	,	V_199
TEGRA210_CLK_PLL_U_60M	,	V_254
pllcx	,	V_23
pr_err	,	F_24
tegra_cpu_car_ops	,	V_303
init_table	,	V_285
plld	,	V_35
PLLMB_MISC1_IDDQ	,	V_110
PLLRE_BASE_DEFAULT_MASK	,	V_74
PLL_SDM_COEFF	,	V_165
"pll_c4_out2"	,	L_63
plla	,	V_26
PLLA_MISC0_LOCK_OVERRIDE	,	V_31
tegra210_plld_set_defaults	,	F_13
PLLP_MISC1_WRITE_MASK	,	V_123
tegra_clk_register_pllxc_tegra210	,	F_69
PLLX_MISC2_DYNRAMP_STEPB_MASK	,	V_105
boot_val	,	V_7
UTMIPLL_HW_PWRDN_CFG0_IDDQ_OVERRIDE	,	V_184
tegra210_cpu_clk_sctx	,	V_282
tegra_clk_pll_freq_table	,	V_139
"pll_d"	,	L_57
"cml1"	,	L_35
PLLX_MISC2_NDIV_NEW_SHIFT	,	V_144
plld2	,	V_61
cf	,	V_152
"pll_c4_out3"	,	L_65
cfg	,	V_140
xtal_freq_count	,	V_190
"ioremap tegra210 CAR failed\n"	,	L_71
PLLX_MISC1_DEFAULT_VALUE	,	V_92
PLLP_MISC1_DEFAULT_VALUE	,	V_120
i	,	V_135
fls	,	F_52
m	,	V_147
"pll_c4_out3_div"	,	L_64
tegra210_clock_init	,	F_91
n	,	V_145
pmc_match	,	V_292
p	,	V_148
s	,	V_164
TEGRA210_CLK_PLL_MB	,	V_240
UTMIP_PLL_CFG2_FORCE_PD_SAMP_B_POWERUP	,	V_195
PLLP_MISC0_DEFAULT_VALUE	,	V_115
"pll_d2_out0"	,	L_68
of_iomap	,	F_92
UTMIP_PLL_CFG2_FORCE_PD_SAMP_B_POWERDOWN	,	V_198
"cml0"	,	L_33
"pll_e"	,	L_34
TEGRA210_CLK_PLL_M_OUT1	,	V_241
"pllre boot base 0x%x : expected 0x%x\n"	,	L_16
pllc4	,	V_71
pllcx_check_defaults	,	F_4
tegra210_plldp_set_defaults	,	F_16
misc3_val	,	V_50
PLLU_MISC0_DEFAULT_VALUE	,	V_126
pll_m_params	,	V_237
pll_e_params	,	V_264
"pll_d_dsi_out"	,	L_27
pll_mb_params	,	V_239
reg	,	V_134
clk_register_clkdev	,	F_66
plldss	,	V_46
rem	,	V_162
"boot misc%d 0x%x: expected 0x%x\n"	,	L_1
PLLA_BASE_IDDQ	,	V_28
tegra210_pllx_set_defaults	,	F_27
tegra_clk_register_pll_out	,	F_73
"pll_c"	,	L_36
TEGRA210_CLK_PLL_C_UD	,	V_231
TEGRA210_CLK_CLK_MAX	,	V_286
pll_re_lock	,	V_260
PLLU_BASE	,	V_181
pllu	,	V_133
readl_relaxed	,	F_2
pllp	,	V_124
tegra_super_clk_gen5_init	,	F_102
clk_register_mux	,	F_64
"pll_re_vco"	,	L_58
PLLU_MISC0_LOCK_ENABLE	,	V_128
pllx	,	V_103
tegra_clk_register_pllss_tegra210	,	F_83
PLLC4_MISC0_DEFAULT_VALUE	,	V_72
hw_control	,	V_125
tegra210_cpu_clock_suspend	,	F_87
PLLDSS_MISC2_CTRL1_WRITE_MASK	,	V_56
UTMIPLL_HW_PWRDN_CFG0	,	V_183
tegra_clk_pll	,	V_22
"Can't map pmc registers\n"	,	L_73
pll_d_lock	,	V_209
rate	,	V_151
clk_register_gate	,	F_62
UTMIPLL_HW_PWRDN_CFG0_SEQ_ENABLE	,	V_204
"PLL_C"	,	L_4
tegra_register_devclks	,	F_104
tegra210_pllx_dyn_ramp	,	F_34
periph_clk_enb_refcnt	,	V_211
PLLU_MISC1_DEFAULT_VALUE	,	V_130
TEGRA210_CLK_PLL_M	,	V_238
sdin_data_to_din	,	F_47
PLLP_MISC1_HSIO_EN	,	V_121
PLLP_MISC1_XUSB_EN	,	V_122
BIT	,	F_100
TEGRA210_CLK_PLL_U_480M	,	V_253
TEGRA210_CLK_PLL_E	,	V_265
TEGRA210_CLK_PLL_D	,	V_257
"pll_dp"	,	L_66
"PLL_P already enabled. Postponing set full defaults\n"	,	L_21
TEGRA210_CLK_PLL_C	,	V_226
"pll_mb"	,	L_45
PLLD_MISC0_WRITE_MASK	,	V_44
PLLD2_MISC3_CTRL2_DEFAULT_VALUE	,	V_65
PLLDSS_BASE_LOCK_OVERRIDE	,	V_59
PLLD_MISC0	,	V_208
SPARE_REG0	,	V_294
PLLCX_MISC1_DEFAULT_VALUE	,	V_14
tegra_clk_register_plle_tegra210	,	F_82
TEGRA210_CLK_PLL_U	,	V_247
PLLD_MISC0_EN_SDM	,	V_43
pr_debug	,	F_37
"plldss boot enabled with IDDQ set\n"	,	L_11
"pll_c_out1_div"	,	L_38
tegra210_plld2_set_defaults	,	F_15
PLLDSS_MISC3_CTRL2_WRITE_MASK	,	V_57
XUSB_PLL_CFG0	,	V_202
TEGRA210_CLK_PLL_D2	,	V_277
hw	,	V_82
" (comparison mask = 0x%x)\n"	,	L_2
ssc_ctrl_reg	,	V_163
PLLX_MISC2_DYNRAMP_STEPA_SHIFT	,	V_106
"%s: dynamic ramp to m = %u n = %u p = %u, Fout = %lu kHz\n"	,	L_23
"pll_d_out0"	,	L_28
PLLCX_MISC2_DEFAULT_VALUE	,	V_17
PLLA_MISC2_EN_DYNRAMP	,	V_34
"xusb_ss_src"	,	L_26
clk	,	V_86
"PLL_A1"	,	L_7
PLLC_OUT	,	V_227
tegra_pmc_clk_init	,	F_99
params	,	V_3
TEGRA210_CLK_PLL_C2	,	V_233
TEGRA210_CLK_PLL_C3	,	V_235
PLLDP_MISC0_DEFAULT_VALUE	,	V_67
TEGRA210_CLK_PLL_C4	,	V_267
PLLCX_MISC3_WRITE_MASK	,	V_20
tegra_clk_register_pllre	,	F_79
PLLD_MISC0_DEFAULT_VALUE	,	V_38
ext_misc_reg	,	V_8
"PLL_C4"	,	L_14
TEGRA210_CLK_CML0	,	V_220
TEGRA210_CLK_CML1	,	V_221
PLLU_OUTA	,	V_250
tegra210_pllmb_set_defaults	,	F_28
CLK_SOURCE_EMC	,	V_215
tegra_clk_register_pll	,	F_81
_pllc_set_defaults	,	F_8
ndiv_new_mask	,	V_141
IS_ERR_VALUE	,	F_42
CLK_SOURCE_CSITE	,	V_284
PLLDSS_MISC1_CFG_WRITE_MASK	,	V_55
step_b	,	V_84
step_a	,	V_83
"xusb_ss_div2"	,	L_25
"PLL_C3"	,	L_6
to_clk_pll	,	F_40
active_delay_count	,	V_187
pll_u_lock	,	V_245
_pllc2_set_defaults	,	F_9
"%s: Unexpected oscillator freq %lu\n"	,	L_24
TEGRA210_CLK_PLL_DP	,	V_275
clk_writel	,	F_101
tegra_osc_clk_init	,	F_96
CLK_SET_RATE_PARENT	,	V_229
TEGRA210_CLK_PLL_P_OUT2	,	V_279
PLLD_MISC0_DSI_CLKENABLE	,	V_40
"pll_u_out2_div"	,	L_52
tegra210_clks	,	V_222
"pll_c4_out0"	,	L_61
enable_delay_count	,	V_189
clk_register_divider_table	,	F_80
tegra_clk_register_mc	,	F_65
"PLL_C2"	,	L_5
PLLMB_MISC1_DEFAULT_VALUE	,	V_109
of_find_matching_node	,	F_93
TEGRA210_CLK_PLL_RE_OUT	,	V_263
UTMIPLL_HW_PWRDN_CFG0_USE_LOCKDET	,	V_200
PLLMB_MISC1_LOCK_OVERRIDE	,	V_112
"PLL_A boot enabled with IDDQ set\n"	,	L_8
u32	,	T_3
pll_expo_p_to_pdiv	,	F_51
pll_re_vco_params	,	V_259
CLK_M_DIVISOR_MASK	,	V_296
TEGRA210_CLK_PLL_RE_VCO	,	V_261
clk_m_div	,	V_291
plldss_defaults	,	F_14
UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERDOWN	,	V_192
"pll_c4_out1"	,	L_62
UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERDOWN	,	V_197
pll_c4_vco_params	,	V_266
PLLX_MISC2_DYNRAMP_STEPB_SHIFT	,	V_107
tegra210_wait_cpu_in_reset	,	F_84
tegra_clk_register_pllmb	,	F_76
cpu	,	V_280
lock_delay	,	V_136
"Failed to find pmc node\n"	,	L_72
UTMIP_PLL_CFG2_ACTIVE_DLY_COUNT	,	F_57
_plla1_set_defaults	,	F_11
"pll_u_vco"	,	L_48
TEGRA210_CLK_PLL_C4_OUT2	,	V_271
TEGRA210_CLK_PLL_C4_OUT1	,	V_270
TEGRA210_CLK_PLL_C4_OUT0	,	V_269
np	,	V_288
"PLL_D2"	,	L_12
tegra210_pll_init	,	F_68
TEGRA210_CLK_PLL_C4_OUT3	,	V_273
PLLD2_MISC0_DEFAULT_VALUE	,	V_62
tegra_clk_register_divider	,	F_72
devclks	,	V_302
TEGRA_PLL_VCO_OUT	,	V_156
pllmb	,	V_108
default_val	,	V_5
"pll_c_out1"	,	L_39
pll_d2_params	,	V_276
divn_shift	,	V_143
PLLU_BASE_CLKENABLE_USB	,	V_182
divn_mask_shifted	,	F_36
TEGRA210_CLK_PLL_U_OUT	,	V_249
TEGRA210_CLK_PLL_U_OUT2	,	V_252
PLLRE_MISC0_DEFAULT_VALUE	,	V_76
TEGRA210_CLK_PLL_U_OUT1	,	V_251
PLLC4_OUT	,	V_272
writel	,	F_78
PLLD_MISC1_WRITE_MASK	,	V_37
tegra210_wait_for_mask	,	F_33
tegra_pll_p_div_to_hw	,	F_43
PLLP_MISC0_LOCK_OVERRIDE	,	V_118
PLLU_HW_PWRDN_CFG0	,	V_174
pll	,	V_88
u64	,	T_4
PLLX_MISC3_WRITE_MASK	,	V_98
"mc"	,	L_32
_pll_misc_chk_default	,	F_1
UTMIP_PLL_CFG1_ENABLE_DLY_COUNT	,	F_58
IS_ERR	,	F_71
TEGRA210_CLK_PLL_D_DSI_OUT	,	V_210
PLLMB_MISC1_LOCK_ENABLE	,	V_111
DIV_ROUND_UP	,	F_41
pmc	,	V_224
tegra_clk_register_pllc_tegra210	,	F_74
writel_relaxed	,	F_6
"pll_u_out"	,	L_49
emc_lock	,	V_216
pdiv	,	V_150
pr_warn	,	F_3
PLLCX_MISC0_WRITE_MASK	,	V_13
"%s: Unexpected reference rate %lu\n"	,	L_18
"PLL_DP"	,	L_13
pll_name	,	V_45
tegra210_pllc4_set_defaults	,	F_17
div_nmp	,	V_142
UTMIP_PLL_CFG1	,	V_188
UTMIP_PLL_CFG2	,	V_185
CLK_SET_RATE_GATE	,	V_236
do_div	,	F_44
"pll_re_out"	,	L_59
PLLU_MISC0_IDDQ	,	V_127
node	,	V_289
PLLU_MISC0_WRITE_MASK	,	V_129
"osc"	,	L_44
PLLP_MISC0_WRITE_MASK	,	V_119
tegra_audio_clk_init	,	F_98
PLLRE_MISC0_WRITE_MASK	,	V_80
CLK_M_DIVISOR_SHIFT	,	V_295
tegra210_cpu_car_ops	,	V_304
PLLRE_MISC0_LOCK_OVERRIDE	,	V_79
TEGRA210_CLK_PLL_D2_OUT0	,	V_278
PLLD_BASE	,	V_299
sdm_data	,	V_160
device_node	,	V_287
tegra_fixed_clk_init	,	F_97
pll_dp_params	,	V_274
PLLRE_MISC0_IDDQ	,	V_77
min	,	F_49
pll_u_vco_params	,	V_243
BUG	,	F_25
"pll_m_out1"	,	L_46
PLLC4_BASE	,	V_268
clk_csite_src	,	V_283
clk_hw	,	V_81
vco_max	,	V_159
u8	,	T_2
tegra210_input_freq	,	V_297
mux_pllmcp_clkm	,	V_214
TEGRA210_CLK_PLL_D_OUT0	,	V_258
PLLDSS_MISC0_WRITE_MASK	,	V_52
IS_ERR_OR_NULL	,	F_20
"PLL_MB already enabled. Postponing set full defaults\n"	,	L_20
tegra_clk_pll_params	,	V_2
PLLP_MISC0_IDDQ	,	V_116
"PLL_D already enabled. Postponing set full defaults\n"	,	L_10
clk_readl	,	F_95
round_p_to_pdiv	,	V_158
pllre	,	V_73
PLLD2_MISC2_CTRL1_DEFAULT_VALUE	,	V_64
"PLL_RE already enabled. Postponing set full defaults\n"	,	L_15
__iomem	,	T_1
pll_c3_params	,	V_234
misc0_val	,	V_47
pll_c2_params	,	V_232
input_rate	,	V_85
pll_c_params	,	V_225
pll_p_params	,	V_223
misc_num	,	V_4
PLLDP_MISC2_CTRL1_DEFAULT_VALUE	,	V_69
PLLD_MISC1_DEFAULT_VALUE	,	V_36
tegra210_clock_apply_init_table	,	F_89
pll_x_params	,	V_301
tegra210_disable_cpu_clock	,	F_86
tegra_clk_register_periph_gate	,	F_63
PLLMB_MISC1_WRITE_MASK	,	V_113
tegra_init_from_table	,	F_90
PLLRE_BASE_DEFAULT_VALUE	,	V_75
vco_min	,	V_157
PLLD_MISC0_IDDQ	,	V_39
PLLU_BASE_OVERRIDE	,	V_244
ETIMEDOUT	,	V_138
tegra210_pllcx_set_defaults	,	F_5
PLLX_MISC0_WRITE_MASK	,	V_90
PLLCX_MISC0_RESET	,	V_11
XUSB_PLL_CFG0_UTMIPLL_LOCK_DLY	,	V_203
tegra_clk_init	,	F_94
divn_mask	,	F_35
name	,	V_21
sdm_ctrl_reg	,	V_161
PLLDSS_MISC0_LOCK_ENABLE	,	V_53
defaults_set	,	V_9
PLLCX_MISC3_DEFAULT_VALUE	,	V_19
"pll_u_out2"	,	L_53
TEGRA210_CLK_PLL_U_48M	,	V_255
pll_qlin_pdiv_to_hw	,	V_169
TEGRA210_CLK_XUSB_SS_DIV2	,	V_207
pll_e_lock	,	V_219
"pll_u_60M"	,	L_55
PLLA_MISC0_WRITE_MASK	,	V_32
PLLCX_MISC2_WRITE_MASK	,	V_18
PLLA_MISC0_LOCK_ENABLE	,	V_30
UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERUP	,	V_194
"%s already enabled. Postponing set full defaults\n"	,	L_3
pllx_check_defaults	,	F_26
"pll_p"	,	L_70
PLLDSS_MISC1_CFG_EN_SSC	,	V_60
"pll_c4_vco"	,	L_60
CLK_RST_CONTROLLER_CPU_CMPLX_STATUS	,	V_281
mask	,	V_6
PLLA_MISC0_DEFAULT_VALUE	,	V_29
clk_hw_get_rate	,	F_21
_pllc3_set_defaults	,	F_10
PLLX_MISC4_WRITE_MASK	,	V_100
PLLU_HW_PWRDN_CFG0_USE_SWITCH_DETECT	,	V_176
tegra210_cpu_clock_resume	,	F_88
clk_base	,	V_12
PLLX_MISC2_DYNRAMP_DONE	,	V_146
UTMIP_PLL_CFG2_FORCE_PD_SAMP_D_POWERUP	,	V_196
base	,	V_1
tegra210_plla_set_defaults	,	F_12
PLLD_MISC0_LOCK_OVERRIDE	,	V_42
stable_count	,	V_186
pdiv_tohw	,	V_149
PLLDP_MISC3_CTRL2_DEFAULT_VALUE	,	V_70
tegra210_utmi_param_configure	,	F_54
PLLD_MISC0_LOCK_ENABLE	,	V_41
clk_hw_get_parent	,	F_22
misc1_val	,	V_48
val	,	V_27
UTMIP_PLL_CFG1_XTAL_FREQ_COUNT	,	F_59
"PLL_X already enabled. Postponing set full defaults\n"	,	L_19
"pll_c_ud"	,	L_40
PLLA_MISC2_DEFAULT_VALUE	,	V_33
PLLX_MISC4_DEFAULT_VALUE	,	V_99
__func__	,	V_87
pll_ref_freq	,	V_246
PLLX_MISC2_EN_DYNRAMP	,	V_95
tegra210_clk_adjust_vco_min	,	F_48
osc_frequency	,	V_173
ssc_ctrl_en_mask	,	V_54
tegra_add_of_provider	,	F_103
UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERUP	,	V_193
PLLX_MISC0_DEFAULT_VALUE	,	V_89
flags	,	V_155
pllp_check_defaults	,	F_29
PLLU_MISC1_LOCK_OVERRIDE	,	V_131
PLL_LOCKDET_DELAY	,	V_137
enabled	,	V_114
base_reg	,	V_24
TEGRA210_CLK_MC	,	V_217
tegra210_pllp_set_defaults	,	F_30
tegra210_clk_pll_set_gain	,	F_46
pllx_get_dyn_steps	,	F_19
clk_register_fixed_factor	,	F_61
"pll_u_out1"	,	L_51
tegra210_periph_clk_init	,	F_60
tegra210_pll_fixed_mdiv_cfg	,	F_39
tegra210_audio_plls	,	V_298
pll_vco_post_div_table	,	V_248
PLL_ENABLE	,	V_25
pll_qlin_p_to_pdiv	,	F_50
"pll_d2"	,	L_67
EINVAL	,	V_154
"pll_m"	,	L_43
TEGRA210_CLK_PLL_M_UD	,	V_242
UTMIPLL_HW_PWRDN_CFG0_CLK_ENABLE_SWCTL	,	V_201
"pll_ref"	,	L_37
tegra_clk_apply_init_table	,	V_300
__init	,	T_5
udelay	,	F_7
PLLRE_BASE	,	V_262
PLLX_MISC0_LOCK_ENABLE	,	V_91
pllu_check_defaults	,	F_31
"dsia"	,	L_29
output_rate	,	V_166
"pll_p_out2"	,	L_69
"(comparison mask = 0x%x)\n"	,	L_17
PLLU_MISC1_WRITE_MASK	,	V_132
pmc_base	,	V_205
"pll_u_out1_div"	,	L_50
"PLL_A already enabled. Postponing set full defaults\n"	,	L_9
utmi_parameters	,	V_171
pll_d_params	,	V_256
"pll_u_48M"	,	L_56
PLLX_MISC3_DEFAULT_VALUE	,	V_96
TEGRA210_CLK_DSIB	,	V_213
PLLCX_MISC1_WRITE_MASK	,	V_16
PLLU_HW_PWRDN_CFG0_USE_LOCKDET	,	V_177
"pll_c2"	,	L_41
"pll_m_ud"	,	L_47
sdin_din_to_data	,	F_45
TEGRA210_CLK_DSIA	,	V_212
tegra_clk_register_pllm	,	F_75
ffs	,	F_53
PLLDP_MISC1_CFG_DEFAULT_VALUE	,	V_68
PLLE_AUX	,	V_218
clks	,	V_206
p_rate	,	V_153
TEGRA210_CLK_PLL_C_OUT1	,	V_230
"pll_c3"	,	L_42
PLLU_HW_PWRDN_CFG0_CLK_ENABLE_SWCTL	,	V_178
osc_freq	,	V_172
PLLX_MISC5_DEFAULT_VALUE	,	V_101
parent_rate	,	V_167
PLL_QLIN_PDIV_MAX	,	V_168
PLLX_MISC2_DYNRAMP_STEPA_MASK	,	V_104
"PLL_U already enabled. Postponing set full defaults\n"	,	L_22
TEGRA_DIVIDER_ROUND_UP	,	V_228
PLLX_MISC5_WRITE_MASK	,	V_102
value	,	V_290
misc2_val	,	V_49
"dsib"	,	L_30
readl	,	F_77
PLLU_HW_PWRDN_CFG0_IDDQ_PD_INCLUDE	,	V_175
WARN_ON	,	F_70
tegra_periph_clk_init	,	F_67
PLLD2_MISC1_CFG_DEFAULT_VALUE	,	V_63
"pll_u_480M"	,	L_54
PLLCX_MISC1_IDDQ	,	V_15
PLLU_HW_PWRDN_CFG0_SEQ_ENABLE	,	V_180
cpu_relax	,	F_85
