verilog xil_defaultlib --include "../../../../fpga4fun_pong_vivado.gen/sources_1/bd/clk_108mhz/ipshared/6dcf" \
"../../../bd/clk_108mhz/ip/clk_108mhz_clk_wiz_0_0/clk_108mhz_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/clk_108mhz/ip/clk_108mhz_clk_wiz_0_0/clk_108mhz_clk_wiz_0_0.v" \
"../../../bd/clk_108mhz/sim/clk_108mhz.v" \

verilog xil_defaultlib "glbl.v"

nosort
