module Final(
	input clk,
	input [31:0] degree_angle,
	output done,
	output [31:0] result,
	output wire start, startLoop, Y_signal, X_signal, angle_signal, t1_signal, t2_signal, verify_angleGreaterA, angleGreaterA, doneLoop
);
	
	Tan t0(clk, start, startLoop, Y_signal, X_signal, angle_signal, t1_signal, t2_signal, verify_angleGreaterA, degree_angle, angleGreaterA, doneLoop, done, result);
	Controller c0(clk, angleGreaterA, doneLoop, done, start, startLoop, Y_signal, X_signal, angle_signal, t1_signal, t2_signal, verify_angleGreaterA);
endmodule