\hypertarget{struct_s_c_b___type}{}\section{S\+C\+B\+\_\+\+Type Struct Reference}
\label{struct_s_c_b___type}\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}


Structure type to access the System Control Block (S\+CB).  




{\ttfamily \#include $<$core\+\_\+cm4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a30abfea43143a424074f682bd61eace0}{C\+P\+U\+ID}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a8fec9e122b923822e7f951cd48cf1d47}{I\+C\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_aaf388a921a016cae590cfcf1e43b1cdf}{V\+T\+OR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_aaec159b48828355cb770049b8b2e8d91}{A\+I\+R\+CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a64a95891ad3e904dd5548112539c1c98}{S\+CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a5e1322e27c40bf91d172f9673f205c97}{C\+CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{struct_s_c_b___type_a17dc9f83c53cbf7fa249e79a2d2a43f8}{S\+HP} \mbox{[}12\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a04d136e5436e5fa2fb2aaa78a5f86b19}{S\+H\+C\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ae6b1e9cde3f94195206c016214cf3936}{C\+F\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a87aadbc5e1ffb76d755cf13f4721ae71}{H\+F\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a415598d9009bb3ffe9f35e03e5a386fe}{D\+F\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a88820a178974aa7b7927155cee5c47ed}{M\+M\+F\+AR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ad49f99b1c83dcab356579af171bfa475}{B\+F\+AR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ab9176079ea223dd8902589da91af63a2}{A\+F\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a00a6649cfac6bbadee51d6ba4c73001d}{P\+FR} \mbox{[}2\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a1b9a71780ae327f1f337a2176b777618}{D\+FR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a5c0e2e1c7195d4dc09a5ca077c596318}{A\+DR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_ab0dc71239f7d5ffe2e78e683b9530064}{M\+M\+FR} \mbox{[}4\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_s_c_b___type_a130a0c6b3da7f29507a1888afbdce7ee}{I\+S\+AR} \mbox{[}5\mbox{]}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_a92bdd34d0bb3e2d14a3ce60040036510}\label{struct_s_c_b___type_a92bdd34d0bb3e2d14a3ce60040036510}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}5\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_c_b___type_acccaf5688449c8253e9952ddc2161528}{C\+P\+A\+CR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the System Control Block (S\+CB). 

Definition at line 335 of file core\+\_\+cm4.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_s_c_b___type_a5c0e2e1c7195d4dc09a5ca077c596318}\label{struct_s_c_b___type_a5c0e2e1c7195d4dc09a5ca077c596318}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+DR@{A\+DR}}
\index{A\+DR@{A\+DR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{A\+DR}{ADR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t A\+DR}

Offset\+: 0x04C (R/ ) Auxiliary Feature Register 

Definition at line 353 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_ab9176079ea223dd8902589da91af63a2}\label{struct_s_c_b___type_ab9176079ea223dd8902589da91af63a2}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+F\+SR@{A\+F\+SR}}
\index{A\+F\+SR@{A\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{A\+F\+SR}{AFSR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t A\+F\+SR}

Offset\+: 0x03C (R/W) Auxiliary Fault Status Register 

Definition at line 350 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_aaec159b48828355cb770049b8b2e8d91}\label{struct_s_c_b___type_aaec159b48828355cb770049b8b2e8d91}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+I\+R\+CR@{A\+I\+R\+CR}}
\index{A\+I\+R\+CR@{A\+I\+R\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{A\+I\+R\+CR}{AIRCR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t A\+I\+R\+CR}

Offset\+: 0x00C (R/W) Application Interrupt and Reset Control Register 

Definition at line 340 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_ad49f99b1c83dcab356579af171bfa475}\label{struct_s_c_b___type_ad49f99b1c83dcab356579af171bfa475}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!B\+F\+AR@{B\+F\+AR}}
\index{B\+F\+AR@{B\+F\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{B\+F\+AR}{BFAR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+F\+AR}

Offset\+: 0x038 (R/W) Bus\+Fault Address Register 

Definition at line 349 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a5e1322e27c40bf91d172f9673f205c97}\label{struct_s_c_b___type_a5e1322e27c40bf91d172f9673f205c97}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+CR}{CCR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+CR}

Offset\+: 0x014 (R/W) Configuration Control Register 

Definition at line 342 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_ae6b1e9cde3f94195206c016214cf3936}\label{struct_s_c_b___type_ae6b1e9cde3f94195206c016214cf3936}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+F\+SR@{C\+F\+SR}}
\index{C\+F\+SR@{C\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+F\+SR}{CFSR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+F\+SR}

Offset\+: 0x028 (R/W) Configurable Fault Status Register 

Definition at line 345 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_acccaf5688449c8253e9952ddc2161528}\label{struct_s_c_b___type_acccaf5688449c8253e9952ddc2161528}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+P\+A\+CR@{C\+P\+A\+CR}}
\index{C\+P\+A\+CR@{C\+P\+A\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+P\+A\+CR}{CPACR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+P\+A\+CR}

Offset\+: 0x088 (R/W) Coprocessor Access Control Register 

Definition at line 357 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a30abfea43143a424074f682bd61eace0}\label{struct_s_c_b___type_a30abfea43143a424074f682bd61eace0}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+P\+U\+ID@{C\+P\+U\+ID}}
\index{C\+P\+U\+ID@{C\+P\+U\+ID}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+P\+U\+ID}{CPUID}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t C\+P\+U\+ID}

Offset\+: 0x000 (R/ ) C\+P\+U\+ID Base Register 

Definition at line 337 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a1b9a71780ae327f1f337a2176b777618}\label{struct_s_c_b___type_a1b9a71780ae327f1f337a2176b777618}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+FR@{D\+FR}}
\index{D\+FR@{D\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+FR}{DFR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t D\+FR}

Offset\+: 0x048 (R/ ) Debug Feature Register 

Definition at line 352 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a415598d9009bb3ffe9f35e03e5a386fe}\label{struct_s_c_b___type_a415598d9009bb3ffe9f35e03e5a386fe}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+F\+SR@{D\+F\+SR}}
\index{D\+F\+SR@{D\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+F\+SR}{DFSR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t D\+F\+SR}

Offset\+: 0x030 (R/W) Debug Fault Status Register 

Definition at line 347 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a87aadbc5e1ffb76d755cf13f4721ae71}\label{struct_s_c_b___type_a87aadbc5e1ffb76d755cf13f4721ae71}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!H\+F\+SR@{H\+F\+SR}}
\index{H\+F\+SR@{H\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{H\+F\+SR}{HFSR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t H\+F\+SR}

Offset\+: 0x02C (R/W) Hard\+Fault Status Register 

Definition at line 346 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a8fec9e122b923822e7f951cd48cf1d47}\label{struct_s_c_b___type_a8fec9e122b923822e7f951cd48cf1d47}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+C\+SR@{I\+C\+SR}}
\index{I\+C\+SR@{I\+C\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+C\+SR}{ICSR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+C\+SR}

Offset\+: 0x004 (R/W) Interrupt Control and State Register 

Definition at line 338 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a130a0c6b3da7f29507a1888afbdce7ee}\label{struct_s_c_b___type_a130a0c6b3da7f29507a1888afbdce7ee}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+S\+AR@{I\+S\+AR}}
\index{I\+S\+AR@{I\+S\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+S\+AR}{ISAR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t I\+S\+AR\mbox{[}5\mbox{]}}

Offset\+: 0x060 (R/ ) Instruction Set Attributes Register 

Definition at line 355 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a88820a178974aa7b7927155cee5c47ed}\label{struct_s_c_b___type_a88820a178974aa7b7927155cee5c47ed}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+M\+F\+AR@{M\+M\+F\+AR}}
\index{M\+M\+F\+AR@{M\+M\+F\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{M\+M\+F\+AR}{MMFAR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t M\+M\+F\+AR}

Offset\+: 0x034 (R/W) Mem\+Manage Fault Address Register 

Definition at line 348 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_ab0dc71239f7d5ffe2e78e683b9530064}\label{struct_s_c_b___type_ab0dc71239f7d5ffe2e78e683b9530064}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+M\+FR@{M\+M\+FR}}
\index{M\+M\+FR@{M\+M\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{M\+M\+FR}{MMFR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t M\+M\+FR\mbox{[}4\mbox{]}}

Offset\+: 0x050 (R/ ) Memory Model Feature Register 

Definition at line 354 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a00a6649cfac6bbadee51d6ba4c73001d}\label{struct_s_c_b___type_a00a6649cfac6bbadee51d6ba4c73001d}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!P\+FR@{P\+FR}}
\index{P\+FR@{P\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{P\+FR}{PFR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t P\+FR\mbox{[}2\mbox{]}}

Offset\+: 0x040 (R/ ) Processor Feature Register 

Definition at line 351 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a64a95891ad3e904dd5548112539c1c98}\label{struct_s_c_b___type_a64a95891ad3e904dd5548112539c1c98}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+CR@{S\+CR}}
\index{S\+CR@{S\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+CR}{SCR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t S\+CR}

Offset\+: 0x010 (R/W) System Control Register 

Definition at line 341 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a04d136e5436e5fa2fb2aaa78a5f86b19}\label{struct_s_c_b___type_a04d136e5436e5fa2fb2aaa78a5f86b19}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+H\+C\+SR@{S\+H\+C\+SR}}
\index{S\+H\+C\+SR@{S\+H\+C\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+H\+C\+SR}{SHCSR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t S\+H\+C\+SR}

Offset\+: 0x024 (R/W) System Handler Control and State Register 

Definition at line 344 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a17dc9f83c53cbf7fa249e79a2d2a43f8}\label{struct_s_c_b___type_a17dc9f83c53cbf7fa249e79a2d2a43f8}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+HP@{S\+HP}}
\index{S\+HP@{S\+HP}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+HP}{SHP}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t S\+HP\mbox{[}12\mbox{]}}

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) 

Definition at line 343 of file core\+\_\+cm4.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_aaf388a921a016cae590cfcf1e43b1cdf}\label{struct_s_c_b___type_aaf388a921a016cae590cfcf1e43b1cdf}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!V\+T\+OR@{V\+T\+OR}}
\index{V\+T\+OR@{V\+T\+OR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{V\+T\+OR}{VTOR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t V\+T\+OR}

Offset\+: 0x008 (R/W) Vector Table Offset Register 

Definition at line 339 of file core\+\_\+cm4.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis/\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\end{DoxyCompactItemize}
