("aska_top16_tb:/\taska_top16_tb ASKA_TOP config_analog_extracted" (("cfgopen" (nil hierarchy "/{ASKA_TOP aska_top16_tb config_analog_extracted}:a"))) nil)("DIG_stimulus:/\tDIG_stimulus ASKA_DIG2 verilogams" (("open" (nil hierarchy "/{ASKA_DIG2 DIG_stimulus verilogams }:a"))) nil)("aska_top16_tb:/\taska_top16_tb ASKA_TOP adexl" (("open" (nil hierarchy "/{ASKA_TOP aska_top16_tb adexl }:a"))) nil)("aska_top16_tb:/\taska_top16_tb ASKA_TOP config_schem_an_schem_dig" (("cfgopen" (nil hierarchy "/{ASKA_TOP aska_top16_tb config_schem_an_schem_dig}:a"))) nil)("aska_top_16ele_v2_TOP:/\taska_top_16ele_v2_TOP ASKA_16ELE_TOP_FINAL_BK schematic" (("open" (nil hierarchy "/{ASKA_16ELE_TOP_FINAL_BK aska_top_16ele_v2_TOP schematic }:r"))) (((-8.16875 -3.6375) (9.05625 2.625)) "r" "Schematics XL" 28))("aska_top_16ele_v2_TOP:/\taska_top_16ele_v2_TOP ASKA_16ELE_TOP_FINAL_BK layout" (("open" (nil hierarchy "/{ASKA_16ELE_TOP_FINAL_BK aska_top_16ele_v2_TOP layout }:r"))) (((-2584.231 -197.579) (5543.953 3630.473)) "r" "VLS-GXL" 27))("aska_top_16ele_v2_TOP:/\taska_top_16ele_v2_TOP ASKA_16ELE_TOP_FINAL schematic" (("open" (nil hierarchy "/{ASKA_16ELE_TOP_FINAL aska_top_16ele_v2_TOP schematic }:r"))) (((-8.15 -3.625) (9.05 2.625)) "r" "Schematics XL" 21))("aska_top_16ele_v2_TOP:/\taska_top_16ele_v2_TOP ASKA_16ELE_TOP_FINAL layout" (("open" (nil hierarchy "/{ASKA_16ELE_TOP_FINAL aska_top_16ele_v2_TOP layout }:r"))) (((-2584.231 779.299) (4520.335 3630.473)) "r" "VLS-GXL" 19))("aska_top16_tb:/\taska_top16_tb ASKA_TOP config_verilog_an_gate_dig" (("cfgopen" (nil hierarchy "/{ASKA_TOP aska_top16_tb config_verilog_an_gate_dig}:a"))) nil)("DIG_stimulus:/\tDIG_stimulus ASKA_DIG2 verilogams_ele" (("open" (nil hierarchy "/{ASKA_DIG2 DIG_stimulus verilogams_ele }:a"))) nil)