(set-info :smt-lib-version 2.6)
(set-logic QF_NRA)
(set-info :source |
Generated by: Ali K. Uncu, Matthew England, and James H. Davenport
Generated on: 2022-01-06

Generator: SUMCracker-ProveInequality function by Manuel Kauers ("https://www3.risc.jku.at/research/combinat/software/ergosum/RISC/SumCracker.html")
Translated to SMT-Lib by Maple SMTLIB package.

Application: CAD calls of SUMCracker-ProveInequality to prove Example 4 in
M. Kauers and V. Pillwein, When can we detect that a P-finite sequence is positive?
ISSAC '10: Proceedings of the 2010 International Symposium on Symbolic and Algebraic ComputationJuly 2010 Pages 195â€“201
(https://doi.org/10.1145/1837934.1837974)

All denominators in the original CAD call got cleared by introducing disjunctions with sign conditions:
a/b == c/d --> a d==b c && b<>0 && d<>0
a/b >= c  --> a >=b c && b >0  or ( a <= b c && b < 0)
|)
(set-info :license "https://creativecommons.org/licenses/by/4.0/")
(set-info :status sat)
(set-info :category "industrial")

(declare-fun V1 () Real)
(declare-fun V2 () Real)
(declare-fun V3 () Real)
(assert (and (<= 0 V1) (<= 0 V2) (<= 1 V3) (<= 0 V3) (<= 0 (+ 1 V3)) (<= 0 (+ 2 V3)) (<= 0 (+ 3 V3)) (<= 0 (+ 4 V3)) (<= 0 (+ 5 V3)) (<= 0 (+ 6 V3)) (<= 0 (+ 7 V3)) (or (and (< 0 (* (* (+ 3 V3) (+ 3 V3)) 2)) (<= 0 (+ (* (* V1 (+ (* V3 V3) (* V3 5) 4)) (- 1)) (* V2 (+ (* (* V3 V3) 3) (* V3 17) 22))))) (and (< (* (* (+ 3 V3) (+ 3 V3)) 2) 0) (<= (+ (* (* V1 (+ (* V3 V3) (* V3 5) 4)) (- 1)) (* V2 (+ (* (* V3 V3) 3) (* V3 17) 22))) 0))) (or (and (< 0 (* (* (+ 3 V3) (+ 4 V3)) 4)) (<= 0 (+ (* (* V1 (+ (* (* V3 V3) 3) (* V3 17) 14)) (- 1)) (* V2 (+ (* (* V3 V3) 7) (* V3 45) 62))))) (and (< (* (* (+ 3 V3) (+ 4 V3)) 4) 0) (<= (+ (* (* V1 (+ (* (* V3 V3) 3) (* V3 17) 14)) (- 1)) (* V2 (+ (* (* V3 V3) 7) (* V3 45) 62))) 0))) (or (and (< 0 (* (* (+ 3 V3) (+ 5 V3)) 8)) (<= 0 (+ (* (* V1 (+ (* (* V3 V3) 7) (* V3 45) 38)) (- 1)) (* V2 (+ (* (* V3 V3) 15) (* V3 109) 158))))) (and (< (* (* (+ 3 V3) (+ 5 V3)) 8) 0) (<= (+ (* (* V1 (+ (* (* V3 V3) 7) (* V3 45) 38)) (- 1)) (* V2 (+ (* (* V3 V3) 15) (* V3 109) 158))) 0))) (or (and (< 0 (* (* (+ 3 V3) (+ 6 V3)) 16)) (<= 0 (+ (* (* V1 (+ (* (* V3 V3) 15) (* V3 109) 94)) (- 1)) (* V2 (+ (* (* V3 V3) 31) (* V3 253) 382))))) (and (< (* (* (+ 3 V3) (+ 6 V3)) 16) 0) (<= (+ (* (* V1 (+ (* (* V3 V3) 15) (* V3 109) 94)) (- 1)) (* V2 (+ (* (* V3 V3) 31) (* V3 253) 382))) 0))) (or (and (< 0 (* (* (+ 3 V3) (+ 7 V3)) 32)) (<= 0 (- (* (* V2 (+ (* (* V3 V3) 21) (* V3 191) 298)) 3) (* V1 (+ (* (* V3 V3) 31) (* V3 253) 222))))) (and (< (* (* (+ 3 V3) (+ 7 V3)) 32) 0) (<= (- (* (* V2 (+ (* (* V3 V3) 21) (* V3 191) 298)) 3) (* V1 (+ (* (* V3 V3) 31) (* V3 253) 222))) 0))) (or (and (< 0 (* (* (+ 3 V3) (+ 8 V3)) 64)) (<= 0 (+ (* (* V1 (+ (* (* V3 V3) 21) (* V3 191) 170)) (- 3)) (* V2 (+ (* (* V3 V3) 127) (* V3 1277) 2046))))) (and (< (* (* (+ 3 V3) (+ 8 V3)) 64) 0) (<= (+ (* (* V1 (+ (* (* V3 V3) 21) (* V3 191) 170)) (- 3)) (* V2 (+ (* (* V3 V3) 127) (* V3 1277) 2046))) 0))) (or (and (< 0 (* (* (+ 3 V3) (+ 9 V3)) 128)) (< (+ (* (* V1 (+ (* (* V3 V3) 127) (* V3 1277) 1150)) (- 1)) (* V2 (+ (* (* V3 V3) 255) (* V3 2813) 4606))) 0)) (and (< (* (* (+ 3 V3) (+ 9 V3)) 128) 0) (< 0 (+ (* (* V1 (+ (* (* V3 V3) 127) (* V3 1277) 1150)) (- 1)) (* V2 (+ (* (* V3 V3) 255) (* V3 2813) 4606))))))))
(check-sat)
(exit)
























