# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../fast_inverse_square_root.srcs/sources_1/new/fisr_rtl.sv" \
"../../../../fast_inverse_square_root.srcs/sources_1/new/float_to_fixed.sv" \
"../../../../fast_inverse_square_root.srcs/sim_1/new/fisr_rtl_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
