# Tritone â€” A Balanced Ternary CMOS Processor
**A 27â€‘trit balancedâ€‘ternary CPU, custom ternary standardâ€‘cell library (GTâ€‘LOGIC), toolchain, and ASIC tapeout flow.**

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](LICENSE)
[![HDL: SystemVerilog](https://img.shields.io/badge/HDL-SystemVerilog-blue.svg)]()
[![EDA: OpenROAD/OpenLane](https://img.shields.io/badge/EDA-OpenROAD%20%2F%20OpenLane-6f42c1.svg)]()
[![SPICE: ngspice](https://img.shields.io/badge/SPICE-ngspice-2ea44f.svg)]()
[![Status: Tapeout-ready on SKY130](https://img.shields.io/badge/Status-Tapeout--ready%20%40%20SKY130-orange.svg)]()

> â€œPerhaps the prettiest number system of all is the balanced ternary notation.â€  
> â€” Donald Knuth, *The Art of Computer Programming*

---

## âœ¨ Highlights

- **Balanced ternary** digits **{âˆ’1, 0, +1}**, with **27 trits â‰ˆ 42.8 effective bits** of information.
- **4â€‘stage inâ€‘order pipeline** (IF/ID/EX/WB) with hazard detection + forwarding.
- **GTâ€‘LOGIC ternary cells** validated at transistor level (SPICE) and used in higherâ€‘level compositions.
- **ASIC status:** **300 MHz @ SKY130 (1.8V, 25Â°C typical) â€” signoff clean** (DRC/LVS/Antenna/Fanout/Slew/Cap).  
- **Research PPA (7nm ASAP7/OpenROAD, reported):** **39 ÂµmÂ² active cell area**, **1.626 ns** critical path (**615 MHz**), ~**0.967 mW** dynamic power.

---

## ğŸ“š Table of Contents

- [Why balanced ternary?](#-why-balanced-ternary)
- [Results](#-results)
  - [SKY130 ASIC results (tapeout-ready)](#sky130-asic-results-tapeout-ready)
  - [Reported 7nm results (ASAP7 + OpenROAD)](#reported-7nm-results-asap7--openroad)
  - [Tritone vs Ibex (context)](#tritone-vs-ibex-context)
- [Architecture overview](#-architecture-overview)
- [How Tritone represents a trit (â€œVirtual Binaryâ€)](#-how-tritone-represents-a-trit-virtual-binary)
- [Repo layout](#-repo-layout)
- [Quick start](#-quick-start)
- [Instruction set (BTISA)](#-instruction-set-btisa)
- [Verification](#-verification)
- [ASIC/tapeout notes (Caravel)](#-asictapeout-notes-caravel)
- [Cite](#-cite)
- [License](#-license)

---

## ğŸ§  Why balanced ternary?

A ternary wire carries **logâ‚‚(3) â‰ˆ 1.585 bits** of information. For a fixed payload, ternary can reduce global wire count:
- 32 â€œbinary bitsâ€ can be carried with **ceil(32 / 1.585) = 21 ternary wires**, a **~37% reduction** in wire count.

Balanced ternary is also naturally *signed*: the MS trit acts like a sign with symmetry around zero, making operations like negation and comparison elegant.

---

## ğŸ“Š Results

### SKY130 ASIC results (tapeout-ready)

**Current status: 300 MHz @ SKY130 â€” PASS (no signoff violations).**  
Power numbers are from signoff reports (`signoff/*_sta.power.rpt`) at **typical corner @ 25Â°C, 1.8V** and scale roughly with frequency (dynamic power dominates).

#### Summary table

| Run | Freq | Critical Path | Setup Slack | Power | Area | Status |
|---|---:|---:|---:|---:|---:|:---:|
| tritone_v4 (baseline) | 50 MHz | 0.32 ns | 16.68 ns | 85.7 ÂµW | 0.64 mmÂ² | PASS |
| tritone_v5_area | 50 MHz | 1.20 ns | 14.55 ns | 194 ÂµW | 0.16 mmÂ² | PASS |
| tritone_v5_power | 50 MHz | 1.19 ns | 14.56 ns | 182 ÂµW | 0.16 mmÂ² | PASS |
| tritone_v5_100mhz | 100 MHz | 1.21 ns | 6.54 ns | 361 ÂµW | 0.16 mmÂ² | PASS |
| tritone_v6_200mhz | 200 MHz | 1.27 ns | 2.48 ns | 636 ÂµW | 0.16 mmÂ² | PASS |
| **tritone_v6_300mhz** | **300 MHz** | **1.32 ns** | **1.09 ns** | **966 ÂµW** | **0.16 mmÂ²** | **PASS** |

#### Charts

> GitHub supports Mermaid diagrams. If your renderer doesnâ€™t, these will appear as code blocks.

```mermaid
xychart-beta
  title "SKY130: Power vs Optimization Run"
  x-axis ["v4","v5_area","v5_power","v5_100","v6_200","v6_300"]
  y-axis "Power (ÂµW)" 0 --> 1000
  line [85.7,194,182,361,636,966]
```

```mermaid
xychart-beta
  title "SKY130: Setup Slack vs Optimization Run"
  x-axis ["v4","v5_area","v5_power","v5_100","v6_200","v6_300"]
  y-axis "Setup Slack (ns)" 0 --> 18
  line [16.68,14.55,14.56,6.54,2.48,1.09]
```

```mermaid
xychart-beta
  title "SKY130: Area (mmÂ²) by Run"
  x-axis ["v4","v5_area","v5_power","v5_100","v6_200","v6_300"]
  y-axis "Area (mmÂ²)" 0 --> 0.7
  bar [0.64,0.16,0.16,0.16,0.16,0.16]
```

#### Key achievements (SKY130)

- **6Ã— frequency improvement**: 50 MHz â†’ 300 MHz  
- **75% area reduction**: 0.64 mmÂ² â†’ 0.16 mmÂ²  
- **Zero violations** at 300 MHz (DRC/LVS/Antenna/Fanout/Slew/Cap)  
- **~33% timing margin** remaining: critical path 1.32 ns vs 3.33 ns period  
- **Theoretical max ~500 MHz** based on 1.32 ns critical path (rough estimate)

---

### Reported 7nm results (ASAP7 + OpenROAD)

These numbers are **research results reported in the accompanying writeâ€‘up** using **ASAP7 (predictive 7nm)** and the **OpenROAD** flow (Yosys â†’ RePlAce â†’ TritonRoute â†’ OpenSTA).

| Metric | Reported value |
|---|---:|
| Total active cell area | **39 ÂµmÂ²** |
| Core utilization | ~31% (core footprint ~124 ÂµmÂ² incl. whitespace/fillers) |
| Instance count | ~471 standard cells |
| Critical path | **1.626 ns** |
| Fmax | **615 MHz** |
| Power (typical) | ~0.967 mW dynamic, ~0.37 ÂµW leakage |
| Routing note | Signals routed as **binary pairs** (virtualâ€‘binary); reported wirelength ~0.7 mm is conservative |

Routing caveat: in this methodology, ternary nets are routed as *two binary wires*; a â€œtrue ternary routerâ€ could reduce wirelength by roughly **~37%** by merging those pairs.

---

### Tritone vs Ibex (context)

The writeâ€‘up contextualizes Tritone against **Ibex** (open-source 32â€‘bit RISCâ€‘V) in the same ASAP7 node:

- **Area**: Tritone 39 ÂµmÂ² vs Ibex ~300â€“450 ÂµmÂ² â†’ **~7.7Ã— to 11.5Ã— smaller**.
- **Bitâ€‘equivalent density (conservative)**: about **11Ã—** higher bits/ÂµmÂ² (â‰ˆ42.8/39 vs 32/300).
- **â€œ60Ã—â€ claim clarification**: commonly interpreted as **stateâ€‘capacity scaling** on fixedâ€‘width interconnect (e.g., a 10â€‘wire bus: **3Â¹â° / 2Â¹â° â‰ˆ 57.6 â‰ˆ 60**).

```mermaid
xychart-beta
  title "ASAP7 (reported): Active Area Comparison"
  x-axis ["Tritone (27-trit)","Ibex (32-bit, est. low)","Ibex (32-bit, est. high)"]
  y-axis "Active Area (ÂµmÂ²)" 0 --> 500
  bar [39,300,450]
```

---

## ğŸ—ï¸ Architecture overview

```mermaid
flowchart LR
  IMEM[IMEM\n243 Ã— 9 trit] --> IF[IF]
  IF --> ID[ID]
  ID --> EX[EX]
  EX --> WB[WB]
  WB --> RF[Register File\n9 regs Ã— 27 trit]
  RF --> ID
  EX --> DMEM[DMEM\n729 Ã— 27 trit]
  DMEM --> WB
  ID --> HZ[Hazard + Forwarding]
  HZ --> EX
```

- **Word size:** 27 trits  
- **GPRs:** 9 registers (R0â€“R8), **R0 = 0**  
- **Pipeline:** 4 stages with forwarding + loadâ€‘use stall  
- **Critical path (typical):** 27â€‘trit rippleâ€‘carry adder chain (BTFA cascade)

---

## ğŸ” How Tritone represents a trit (â€œVirtual Binaryâ€)

To stay compatible with mainstream Boolean EDA, each trit is represented using **two bits** in RTL/synthesis:

| Trit | Encoded bits | Typical physical target |
|---:|:---:|---:|
| âˆ’1 | `00` | ~0 V |
| 0  | `01` | ~VDD/2 (e.g., ~0.9 V at 1.8 V VDD) |
| +1 | `10` | ~VDD (e.g., ~1.8 V) |
| illegal / unused | `11` | â€” |

---

## ğŸ—‚ï¸ Repo layout

> Your tree may differ slightly by branch. Adjust paths below to match your repo.

```
tritone/
â”œâ”€â”€ hdl/                # SystemVerilog RTL + testbenches
â”œâ”€â”€ tools/              # Assembler + utilities
â”œâ”€â”€ spice/              # SPICE cell sims (GT-LOGIC validation)
â”œâ”€â”€ asic/               # Liberty, timing/PNR collateral
â”œâ”€â”€ fpga/               # FPGA wrappers/constraints (optional)
â”œâ”€â”€ tests/              # Unit + integration tests
â””â”€â”€ docs/               # ISA + cell specs + paper artifacts
```

---

## ğŸš€ Quick start

### Prereqs
- Python 3.8+
- Icarus Verilog (or Verilator)
- pytest
- ngspice (for cell simulations)

### Simulate the CPU (example)
```bash
cd hdl
iverilog -g2012 -o tb_cpu.vvp   rtl/**/*.sv tb/tb_ternary_cpu.sv
vvp tb_cpu.vvp
```

### Assemble a BTISA program
```bash
cd tools
python btisa_assembler.py programs/demo.btasm -o output.mem
```

### Run tests
```bash
pytest -q
```

---

## ğŸ§¾ Instruction set (BTISA)

The assembler supports all core instructions plus common pseudoâ€‘instructions (e.g., `LDI`, `MOV`, `JMP`, `RET`, `BEQZ`, `BNEZ`).

A representative grouping:

- Arithmetic: `ADD`, `SUB` (via `ADD` + negate), `MUL` *(iterative/experimental)*
- Logic: `MIN`, `MAX`, `XOR`, `INV`, `PTI`, `NTI`
- Memory: `LD`, `ST`, `LDT`, `STT`
- Control: `JMP`, `JAL`, `BEQ`, `BNE`, `BLT`

> See `docs/specs/btisa_*.md` for the canonical ISA reference.

---

## âœ… Verification

- Unit tests for ternary arithmetic/logic primitives
- Assembler tests
- Integration tests running short BTISA programs on the CPU testbench

---

## ğŸ§© ASIC/tapeout notes (Caravel)

<details>
<summary><b>SKY130 â†’ Caravel macro integration (click to expand)</b></summary>

This project includes a Caravel wrapper + macro hardening config for integration.

**Files**
- `src/tritone_caravel_wrapper.sv` â€” wrapper mapping to Caravel IO
- `config.caravel.json` â€” macro hardening configuration

**Example harden command**
```powershell
docker run --rm -v "<design_dir>:/openlane/designs/ternary_cpu_system"   -e PDK_ROOT=<pdk_root> -e PDK=sky130A   ghcr.io/the-openroad-project/openlane:<tag>   ./flow.tcl -design /openlane/designs/ternary_cpu_system   -tag tritone_caravel_macro -config_file /openlane/designs/ternary_cpu_system/config.caravel.json   -ignore_mismatches
```

Then:
- copy GDS/LEF into the Caravel user project
- add `tritone_caravel_wrapper.sv` under `verilog/rtl/`
- run `make precheck`

</details>

---

## ğŸ“ Cite

If you use Tritone in academic work, cite the accompanying paper (update fields as needed):

```bibtex
@article{tritone2025,
  title   = {Tritone: A Balanced Ternary CMOS Processor Architecture for the Post-Moore Era},
  author  = {Your Name and Co-Authors},
  journal = {IEEE Transactions on [Journal Name]},
  year    = {2025},
  note    = {Under Review}
}
```

---

## ğŸ“„ License
MIT License â€” see `LICENSE`.
