import risc_pkg::*;

module top #(
    parameter RESET_PC = 32'h0000
) (
    input logic clk,
    input logic reset_n
);

  // +-----------------------------------------------------------+
  // |               Instruction Memory Interface                |
  // +-----------------------------------------------------------+

  logic [31:0] imem_data, imem_addr;
  logic imem_req;

  // +-----------------------------------------------------------+
  // |                   Data Memory Interface                   |
  // +-----------------------------------------------------------+

  logic dmem_req, dmem_wr_en, dmem_zero_extend;
  mem_size_t dmem_size;
  logic [31:0] dmem_wr_data;
  logic [31:0] dmem_addr;
  logic [31:0] dmem_rd_data;

  // +-----------------------------------------------------------+
  // |                   Core Datapath Signals                   |
  // +-----------------------------------------------------------+

  logic [31:0] pc, next_pc, next_seq_pc;
  logic pc_sel, reset_seen;


  logic [31:0] alu_a, alu_b, alu_res;
  alu_op_t alu_op;

  logic [31:0] immediate;
  logic [31:0] dmem_rd_data;

  logic rf_wr_en;
  logic [4:0] rs1_addr, rs2_addr, rd_addr;
  logic [31:0] rs1_data, rs2_data, wr_data;
  logic op1_sel, op2_sel;
  wb_srt_t rf_wr_data_sel;

  logic j_type, u_type, b_type, s_type, i_type, r_type;
  logic [31:0] instruction;
  logic [2:0] funct3;
  logic [6:0] funct7;
  logic [6:0] opcode;

  logic branch_taken;

  // +-----------------------------------------------------------+
  // |                    Reset and PC Logic                     |
  // +-----------------------------------------------------------+

  always_ff @(posedge clk, negedge reset_n) begin
    if (!reset_n) begin
      reset_seen <= 1'b0;
    end else begin
      reset_seen <= 1'b1;
    end
  end

  assign next_seq_pc = pc + 32'd4;

  assign next_pc = (branch_taken | pc_sel) ? {alu_res[31:1], 1'b0} : next_seq_pc;

  always_ff @(posedge clk, negedge reset_n) begin
    if (!reset_n) begin
      pc <= RESET_PC;
    end else if (reset_seen) pc <= next_pc;
  end

  // +-----------------------------------------------------------+
  // |                    Instruction Memory                     |
  // +-----------------------------------------------------------+
  instruction_memory u_instruction_memory (
      .imem_req (imem_req),
      .imem_addr(imem_addr),
      .imem_data(imem_data)
  );

  // +-----------------------------------------------------------+
  // |                           Fetch                           |
  // +-----------------------------------------------------------+
  fetch u_fetch (
      .clk        (clk),
      .reset_n    (reset_n),
      .pc         (pc),
      .imem_req   (imem_req),
      .imem_addr  (imem_addr),
      .imem_data  (imem_data),
      .instruction(instruction),
  );

  // +-----------------------------------------------------------+
  // |                          Decode                           |
  // +-----------------------------------------------------------+

  decode u_decode (
      .instruction(instruction),
      .opcode     (opcode),
      .funct7     (funct7),
      .funct3     (funct3),
      .j_type     (j_type),
      .u_type     (u_type),
      .s_type     (s_type),
      .b_type     (b_type),
      .i_type     (i_type),
      .r_type     (r_type),
      .rs1_addr   (rs1_addr),
      .rs2_addr   (rs2_addr),
      .rd_addr    (rd_addr),
      .immediate  (immediate)
  );

  // +-----------------------------------------------------------+
  // |                       Register File                       |
  // +-----------------------------------------------------------+
  always_comb begin
    case (rf_wr_data_sel)
      WB_SRC_ALU: wr_data = alu_res;
      WB_SRC_MEM: wr_data = dmem_rd_data;
      WB_SRC_IMM: wr_data = immediate;
      WB_SRC_PC:  wr_data = next_seq_pc;
    endcase
  end

  register_file register_file (
      .rs1_addr(rs1_addr),
      .rs2_addr(rs2_addr),
      .rd_addr (rd_addr),
      .wr_data (wr_data),
      .rs1_data(rs1_data),
      .rs2_data(rs2_data),
      .clk     (clk),
      .reset_n (reset_n),
      .rf_wr_en(rf_wr_en)

  );

  // +-----------------------------------------------------------+
  // |                       Control Unit                        |
  // +-----------------------------------------------------------+

  control u_control (

      // Instruction type flags
      .r_type(r_type),
      .i_type(i_type),
      .s_type(s_type),
      .b_type(b_type),
      .u_type(u_type),
      .j_type(j_type),

      // Instruction fields
      .funct3(funct3),
      .funct7(funct7),
      .opcode(opcode),

      // Outputs
      .pc_sel          (pc_sel),
      .op1_sel         (op1_sel),
      .op2_sel         (op2_sel),
      .alu_op          (alu_op),
      .rf_wr_data_sel  (rf_wr_data_sel),
      .dmem_req        (dmem_req),
      .dmem_size       (dmem_size),
      .dmem_wr_en      (dmem_wr_en),
      .dmem_zero_extend(dmem_zero_extend),
      .rf_wr_en        (rf_wr_en)
  );

  // +-----------------------------------------------------------+
  // |                      Branch Control                       |
  // +-----------------------------------------------------------+
  branch_control u_branch_control (
      .opr_a       (rs1_data),
      .opr_b       (rs2_data),
      .is_b_type   (b_type),
      .funct3      (funct3),
      .branch_taken(branch_taken)
  );

  // +-----------------------------------------------------------+
  // |                            ALU                            |
  // +-----------------------------------------------------------+

  assign alu_a = op1_sel ? pc : rs1_data;
  assign alu_b = op2_sel ? immediate : rs2_data;

  alu u_alu (
      .alu_a   (alu_a),
      .alu_b   (alu_b),
      .alu_op_t(alu_op),
      .alu_res (alu_res)
  );

  // +-----------------------------------------------------------+
  // |                        Data Memory                        |
  // +-----------------------------------------------------------+

  assign dmem_addr = alu_res;
  assign dmem_wr_data = rs2_data;

  data_memory u_data_memory (
      .clk             (clk),
      .dmem_req        (dmem_req),
      .dmem_wr_en      (dmem_wr_en),
      .dmem_data_size  (dmem_size),
      .dmem_addr       (dmem_addr),
      .dmem_wr_data    (dmem_wr_data),
      .dmem_zero_extend(dmem_zero_extend),
      .dmem_rd_data    (dmem_rd_data)
  );



endmodule
