## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2014.4
## Copyright (C) 2014 Xilinx Inc. All rights reserved.
## 
## ==============================================================


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
[Tue Oct 13 10:19:05 2015] Launched synth_1...
Run output will be captured here: /home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/project.runs/synth_1/runme.log
[Tue Oct 13 10:19:05 2015] Waiting for synth_1 to finish...

*** Running vivado
    with args -log PID_Controller.vds -m64 -mode batch -messageDb vivado.pb -source PID_Controller.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source PID_Controller.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z010clg400-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/project.cache/wt [current_project]
# set_property parent.project_path /home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/project.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# read_vhdl -library xil_defaultlib /home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/PID_Controller.vhd
# read_xdc /home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/PID_Controller.xdc
# set_property used_in_implementation false [get_files /home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/PID_Controller.xdc]
# catch { write_hwdef -file PID_Controller.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top PID_Controller -part xc7z010clg400-1 -no_iobuf -mode out_of_context
Command: synth_design -top PID_Controller -part xc7z010clg400-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 882.898 ; gain = 144.773 ; free physical = 115686 ; free virtual = 123359
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PID_Controller' [/home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/PID_Controller.vhd:35]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [/home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/PID_Controller.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'PID_Controller' (1#1) [/home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/PID_Controller.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 919.258 ; gain = 181.133 ; free physical = 115639 ; free virtual = 123312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 919.258 ; gain = 181.133 ; free physical = 115663 ; free virtual = 123336
---------------------------------------------------------------------------------
Loading clock regions from /project/linuxlab/xilinx/xilinx/Vivado/Vivado/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /project/linuxlab/xilinx/xilinx/Vivado/Vivado/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /project/linuxlab/xilinx/xilinx/Vivado/Vivado/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /project/linuxlab/xilinx/xilinx/Vivado/Vivado/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /project/linuxlab/xilinx/xilinx/Vivado/Vivado/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /project/linuxlab/xilinx/xilinx/Vivado/Vivado/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/PID_Controller.xdc]
Finished Parsing XDC File [/home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/PID_Controller.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1210.484 ; gain = 0.000 ; free physical = 115808 ; free virtual = 123480
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1210.547 ; gain = 472.422 ; free physical = 115702 ; free virtual = 123375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1210.547 ; gain = 472.422 ; free physical = 115702 ; free virtual = 123374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1210.547 ; gain = 472.422 ; free physical = 115691 ; free virtual = 123363
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'prev_yd_V_reg[24:0]' into 'p_Val2_10_reg_409_reg[24:0]' [/home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/PID_Controller.vhd:175]
WARNING: [Synth 8-3936] Found unconnected internal register 'OP2_V_reg_392_reg' and it is trimmed from '50' to '25' bits. [/home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/PID_Controller.vhd:160]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1210.547 ; gain = 472.422 ; free physical = 115672 ; free virtual = 123345
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 3     
	   4 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 19    
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PID_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 3     
	   4 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 19    
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1210.547 ; gain = 472.422 ; free physical = 115664 ; free virtual = 123337
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP grp_fu_134_p2, operation Mode is: A*B.
DSP Report: operator grp_fu_134_p2 is absorbed into DSP grp_fu_134_p2.
DSP Report: operator grp_fu_134_p2 is absorbed into DSP grp_fu_134_p2.
DSP Report: Generating DSP grp_fu_134_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_fu_134_p2 is absorbed into DSP grp_fu_134_p2.
DSP Report: operator grp_fu_134_p2 is absorbed into DSP grp_fu_134_p2.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1210.547 ; gain = 472.422 ; free physical = 115620 ; free virtual = 123293
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1210.547 ; gain = 472.422 ; free physical = 115620 ; free virtual = 123293

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
 Sort Area is null grp_fu_134_p2_0 : 0 0 : 3406 4606 : Used 1 time 0
 Sort Area is null grp_fu_134_p2_0 : 0 1 : 1200 4606 : Used 1 time 0
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+---------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PID_Controller | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|PID_Controller | (PCIN>>17)+A*B | No           | 23     | 8      | 23     | 25     | 23     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
+---------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows DSPs generated at current stage. Some DSP generation could be reversed due to later optimizations. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1210.609 ; gain = 472.484 ; free physical = 115609 ; free virtual = 123282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1210.609 ; gain = 472.484 ; free physical = 115609 ; free virtual = 123282
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1210.609 ; gain = 472.484 ; free physical = 115609 ; free virtual = 123282

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1210.609 ; gain = 472.484 ; free physical = 115608 ; free virtual = 123281
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1230.484 ; gain = 492.359 ; free physical = 115241 ; free virtual = 122914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1239.484 ; gain = 501.359 ; free physical = 115222 ; free virtual = 122895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1254.500 ; gain = 516.375 ; free physical = 115177 ; free virtual = 122850
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1254.500 ; gain = 516.375 ; free physical = 115192 ; free virtual = 122865
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1254.500 ; gain = 516.375 ; free physical = 115183 ; free virtual = 122856
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1254.500 ; gain = 516.375 ; free physical = 115180 ; free virtual = 122853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    52|
|2     |DSP48E1 |     2|
|3     |LUT2    |    69|
|4     |LUT3    |   104|
|5     |LUT4    |   194|
|6     |LUT5    |   186|
|7     |LUT6    |    35|
|8     |FDRE    |   255|
|9     |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   898|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1254.500 ; gain = 516.375 ; free physical = 115179 ; free virtual = 122852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1254.500 ; gain = 131.250 ; free physical = 115179 ; free virtual = 122852
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1254.500 ; gain = 516.375 ; free physical = 115176 ; free virtual = 122849
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1254.562 ; gain = 423.664 ; free physical = 115178 ; free virtual = 122851
# write_checkpoint -noxdef PID_Controller.dcp
# catch { report_utilization -file PID_Controller_utilization_synth.rpt -pb PID_Controller_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1254.562 ; gain = 0.000 ; free physical = 115179 ; free virtual = 122852
INFO: [Common 17-206] Exiting Vivado at Tue Oct 13 10:19:42 2015...
[Tue Oct 13 10:19:43 2015] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:37 . Memory (MB): peak = 844.852 ; gain = 8.000 ; free physical = 115712 ; free virtual = 123385
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /project/linuxlab/xilinx/xilinx/Vivado/Vivado/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /project/linuxlab/xilinx/xilinx/Vivado/Vivado/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /project/linuxlab/xilinx/xilinx/Vivado/Vivado/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /project/linuxlab/xilinx/xilinx/Vivado/Vivado/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /project/linuxlab/xilinx/xilinx/Vivado/Vivado/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /project/linuxlab/xilinx/xilinx/Vivado/Vivado/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/PID_Controller.xdc]
Finished Parsing XDC File [/home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/PID_Controller.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1072.711 ; gain = 0.000 ; free physical = 115396 ; free virtual = 123069
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1442.254 ; gain = 369.543 ; free physical = 114795 ; free virtual = 122468
[Tue Oct 13 10:19:57 2015] Launched impl_1...
Run output will be captured here: /home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/project.runs/impl_1/runme.log
[Tue Oct 13 10:19:57 2015] Waiting for impl_1 to finish...

*** Running vivado
    with args -log PID_Controller.vdi -applog -m64 -messageDb vivado.pb -mode batch -source PID_Controller.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source PID_Controller.tcl -notrace
Command: open_checkpoint /home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/project.runs/impl_1/PID_Controller.dcp
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /project/linuxlab/xilinx/xilinx/Vivado/Vivado/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /project/linuxlab/xilinx/xilinx/Vivado/Vivado/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /project/linuxlab/xilinx/xilinx/Vivado/Vivado/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /project/linuxlab/xilinx/xilinx/Vivado/Vivado/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /project/linuxlab/xilinx/xilinx/Vivado/Vivado/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /project/linuxlab/xilinx/xilinx/Vivado/Vivado/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/project.runs/impl_1/.Xil/Vivado-27220-linuxlab009.seas.wustl.edu/dcp/PID_Controller.xdc]
Finished Parsing XDC File [/home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/project.runs/impl_1/.Xil/Vivado-27220-linuxlab009.seas.wustl.edu/dcp/PID_Controller.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1071353
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1070.785 ; gain = 253.945 ; free physical = 114038 ; free virtual = 121712
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1081.812 ; gain = 10.902 ; free physical = 114022 ; free virtual = 121696
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d588b204

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1441.328 ; gain = 0.000 ; free physical = 114407 ; free virtual = 122082

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: d588b204

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1441.328 ; gain = 0.000 ; free physical = 114405 ; free virtual = 122080

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 172 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 9abb2d53

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1441.328 ; gain = 0.000 ; free physical = 114405 ; free virtual = 122081
Ending Logic Optimization Task | Checksum: 9abb2d53

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1441.328 ; gain = 0.000 ; free physical = 114405 ; free virtual = 122080
Implement Debug Cores | Checksum: d588b204
Logic Optimization | Checksum: d588b204

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: 9abb2d53

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1441.328 ; gain = 0.000 ; free physical = 114417 ; free virtual = 122093
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1441.328 ; gain = 370.543 ; free physical = 114415 ; free virtual = 122091
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/project.runs/impl_1/PID_Controller_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 62f8a5b1

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1467.867 ; gain = 0.000 ; free physical = 115153 ; free virtual = 122828

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1467.867 ; gain = 0.000 ; free physical = 115153 ; free virtual = 122828
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1467.867 ; gain = 0.000 ; free physical = 115155 ; free virtual = 122829

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1467.867 ; gain = 0.000 ; free physical = 115159 ; free virtual = 122833

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1483.773 ; gain = 15.906 ; free physical = 115180 ; free virtual = 122855

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1483.773 ; gain = 15.906 ; free physical = 115178 ; free virtual = 122853

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1483.773 ; gain = 15.906 ; free physical = 115177 ; free virtual = 122852
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: af1be88e

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1483.773 ; gain = 15.906 ; free physical = 115177 ; free virtual = 122851

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: b1284497

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1483.773 ; gain = 15.906 ; free physical = 115158 ; free virtual = 122832
Phase 2.1.2.1 Place Init Design | Checksum: 1a97e921c

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1483.773 ; gain = 15.906 ; free physical = 115156 ; free virtual = 122831
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1a97e921c

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1483.773 ; gain = 15.906 ; free physical = 115156 ; free virtual = 122831

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1a97e921c

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1483.773 ; gain = 15.906 ; free physical = 115156 ; free virtual = 122830
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1a97e921c

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1483.773 ; gain = 15.906 ; free physical = 115156 ; free virtual = 122830
Phase 2.1 Placer Initialization Core | Checksum: 1a97e921c

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1483.773 ; gain = 15.906 ; free physical = 115156 ; free virtual = 122830
Phase 2 Placer Initialization | Checksum: 1a97e921c

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1483.773 ; gain = 15.906 ; free physical = 115156 ; free virtual = 122830

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1527689af

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1505.816 ; gain = 37.949 ; free physical = 115164 ; free virtual = 122839

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1527689af

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1505.816 ; gain = 37.949 ; free physical = 115161 ; free virtual = 122836

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 224b73ba3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115148 ; free virtual = 122823

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1e2c12780

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115162 ; free virtual = 122837

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1e2c12780

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115161 ; free virtual = 122836

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1d24d86a5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115163 ; free virtual = 122838

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1b3d61482

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115160 ; free virtual = 122835

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 217ea9253

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115148 ; free virtual = 122822
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 217ea9253

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115148 ; free virtual = 122822

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 217ea9253

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115147 ; free virtual = 122822

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 217ea9253

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115147 ; free virtual = 122821
Phase 4.6 Small Shape Detail Placement | Checksum: 217ea9253

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115146 ; free virtual = 122821

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 217ea9253

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115159 ; free virtual = 122833
Phase 4 Detail Placement | Checksum: 217ea9253

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115158 ; free virtual = 122833

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1ba3bc8e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115151 ; free virtual = 122826

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1ba3bc8e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115149 ; free virtual = 122824

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.245. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1a22d8db7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115161 ; free virtual = 122836
Phase 5.2.2 Post Placement Optimization | Checksum: 1a22d8db7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115161 ; free virtual = 122835
Phase 5.2 Post Commit Optimization | Checksum: 1a22d8db7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115160 ; free virtual = 122835

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1a22d8db7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115159 ; free virtual = 122834

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1a22d8db7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115157 ; free virtual = 122832

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1a22d8db7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115154 ; free virtual = 122828
Phase 5.5 Placer Reporting | Checksum: 1a22d8db7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115152 ; free virtual = 122827

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1599863d7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115151 ; free virtual = 122825
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1599863d7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115150 ; free virtual = 122824
Ending Placer Task | Checksum: e61a2d5a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.824 ; gain = 45.957 ; free physical = 115147 ; free virtual = 122822
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1513.824 ; gain = 0.000 ; free physical = 115144 ; free virtual = 122820
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1513.887 ; gain = 0.000 ; free physical = 115148 ; free virtual = 122823
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1513.887 ; gain = 0.000 ; free physical = 115142 ; free virtual = 122817
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1513.887 ; gain = 0.000 ; free physical = 115143 ; free virtual = 122818
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1514.824 ; gain = 0.000 ; free physical = 115145 ; free virtual = 122822
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "coeff_5_V[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_5_V[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_5_V[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_5_V[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_5_V[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_5_V[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_5_V[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_5_V[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ce" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ce". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "InitN" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "InitN". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_3_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_3_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_2_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_2_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_0_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_0_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "coeff_1_V[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "coeff_1_V[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: cbeb1afc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1585.824 ; gain = 68.000 ; free physical = 115071 ; free virtual = 122746

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cbeb1afc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1585.828 ; gain = 68.004 ; free physical = 115070 ; free virtual = 122745

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: cbeb1afc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1613.824 ; gain = 96.000 ; free physical = 115047 ; free virtual = 122722
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 10bae200f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1616.824 ; gain = 99.000 ; free physical = 115046 ; free virtual = 122722
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.33   | TNS=0      | WHS=-0.08  | THS=-2.35  |

Phase 2 Router Initialization | Checksum: 1135099a6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1616.824 ; gain = 99.000 ; free physical = 115041 ; free virtual = 122717

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12a7ccf32

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1616.824 ; gain = 99.000 ; free physical = 115053 ; free virtual = 122729

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 202b079b9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1616.824 ; gain = 99.000 ; free physical = 115045 ; free virtual = 122720
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.6    | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c7b42977

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1616.824 ; gain = 99.000 ; free physical = 115044 ; free virtual = 122720

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1f2df48a6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1616.824 ; gain = 99.000 ; free physical = 115046 ; free virtual = 122722
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.6    | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16f31d406

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1616.824 ; gain = 99.000 ; free physical = 115045 ; free virtual = 122721
Phase 4 Rip-up And Reroute | Checksum: 16f31d406

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1616.824 ; gain = 99.000 ; free physical = 115045 ; free virtual = 122721

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 2136d5990

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1616.824 ; gain = 99.000 ; free physical = 115042 ; free virtual = 122718
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.72   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 2136d5990

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1616.824 ; gain = 99.000 ; free physical = 115042 ; free virtual = 122717

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 2136d5990

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1616.824 ; gain = 99.000 ; free physical = 115042 ; free virtual = 122717

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 22f46c40d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1616.824 ; gain = 99.000 ; free physical = 115066 ; free virtual = 122742
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.72   | TNS=0      | WHS=0.168  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 2262f03fb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1616.824 ; gain = 99.000 ; free physical = 115067 ; free virtual = 122742

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.192849 %
  Global Horizontal Routing Utilization  = 0.276425 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1979012b5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1616.824 ; gain = 99.000 ; free physical = 115047 ; free virtual = 122723

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1979012b5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1616.824 ; gain = 99.000 ; free physical = 115044 ; free virtual = 122719

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 11f9bfead

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1616.824 ; gain = 99.000 ; free physical = 115055 ; free virtual = 122730

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.72   | TNS=0      | WHS=0.168  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 11f9bfead

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1616.824 ; gain = 99.000 ; free physical = 115069 ; free virtual = 122745
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1616.824 ; gain = 99.000 ; free physical = 115041 ; free virtual = 122717
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1616.824 ; gain = 101.938 ; free physical = 115041 ; free virtual = 122717
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1616.824 ; gain = 0.000 ; free physical = 115040 ; free virtual = 122717
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/project.runs/impl_1/PID_Controller_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Oct 13 10:20:40 2015...
[Tue Oct 13 10:20:40 2015] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:43 . Memory (MB): peak = 1455.262 ; gain = 7.938 ; free physical = 115698 ; free virtual = 123374
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/.Xil/Vivado-23937-linuxlab009.seas.wustl.edu/dcp/PID_Controller.xdc]
Finished Parsing XDC File [/home/warehouse/lbremer/ese566/workload_PID/hls/fixp/hls_fixedp_pid_prj/solution_fixedp/impl/vhdl/.Xil/Vivado-23937-linuxlab009.seas.wustl.edu/dcp/PID_Controller.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1537.262 ; gain = 4.000 ; free physical = 115785 ; free virtual = 123464
Restored from archive | CPU: 0.080000 secs | Memory: 0.824265 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1537.262 ; gain = 4.000 ; free physical = 115785 ; free virtual = 123464
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1592.301 ; gain = 1.000 ; free physical = 115770 ; free virtual = 123446


Implementation tool: Xilinx Vivado v.2014.4
Device target:       xc7z010clg400-1
Report date:         Tue Oct 13 10:20:42 CDT 2015

#=== Resource usage ===
SLICE:          129
LUT:            400
FF:             256
DSP:              2
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    20.000
CP achieved:    16.279
Timing met
INFO: [Common 17-206] Exiting Vivado at Tue Oct 13 10:20:42 2015...
