library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_arith.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity counter is
    Port ( clk,reset : in  STD_LOGIC;
           count : out  STD_LOGIC_VECTOR (3 downto 0));
end counter;
architecture Behavioral of counter is
signal count_t: STD_LOGIC_VECTOR (3 downto 0);
begin
process (clk,reset)
begin
if(reset='1')then
count_t<="0000";
elsif(clk'event and clk='1')then
count_t<=count_t+"0001";
end if;
 count<=count_t;
end process ;
end Behavioral;
