# Reading D:/modelsim/modelsim_ase/tcl/vsim/pref.tcl
# do SingleCycle_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/modelsim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code {D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/registerFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:02 on Dec 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code" D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/registerFile.v 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 10:29:02 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code {D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:02 on Dec 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code" D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 10:29:02 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code {D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/programCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:02 on Dec 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code" D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/programCounter.v 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 10:29:02 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code {D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:02 on Dec 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code" D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 10:29:02 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code {D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/DataMemory_IP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:02 on Dec 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code" D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/DataMemory_IP.v 
# -- Compiling module DataMemory_IP
# 
# Top level modules:
# 	DataMemory_IP
# End time: 10:29:02 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code {D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:02 on Dec 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code" D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v 
# -- Compiling module SingleCycle_sim
# 
# Top level modules:
# 	SingleCycle_sim
# End time: 10:29:02 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code {D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/dm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:02 on Dec 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code" D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/dm.v 
# -- Compiling module DM
# 
# Top level modules:
# 	DM
# End time: 10:29:02 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code {D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/controlUnit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:02 on Dec 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code" D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/controlUnit.v 
# -- Compiling module controlUnit
# 
# Top level modules:
# 	controlUnit
# End time: 10:29:03 on Dec 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code {D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:03 on Dec 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code" D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v 
# -- Compiling module SC_CPU
# 
# Top level modules:
# 	SC_CPU
# End time: 10:29:03 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code {D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/branchcontroller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:03 on Dec 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code" D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/branchcontroller.v 
# -- Compiling module BranchController
# 
# Top level modules:
# 	BranchController
# End time: 10:29:03 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code {D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/im.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:03 on Dec 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code" D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/im.v 
# -- Compiling module IM
# 
# Top level modules:
# 	IM
# End time: 10:29:03 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/GitHub\ Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code {D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:03 on Dec 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code" D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v 
# -- Compiling module SingleCycle_sim
# 
# Top level modules:
# 	SingleCycle_sim
# End time: 10:29:03 on Dec 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  SingleCycle_sim
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" SingleCycle_sim 
# Start time: 10:29:03 on Dec 15,2024
# Loading work.SingleCycle_sim
# Loading work.SC_CPU
# Loading work.BranchController
# Loading work.programCounter
# Loading work.IM
# Loading work.controlUnit
# Loading work.mux2x1
# Loading work.registerFile
# Loading work.ALU
# Loading work.DM
# Loading work.DataMemory_IP
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Number of cycles consumed:       9076
# ** Note: $finish    : D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v(54)
#    Time: 200005 ns  Iteration: 0  Instance: /SingleCycle_sim
# 1
# Break in Module SingleCycle_sim at D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v line 54
# End time: 10:30:32 on Dec 15,2024, Elapsed time: 0:01:29
# Errors: 0, Warnings: 0
