 
****************************************
Report : qor
Design : s15850
Version: L-2016.03-SP5-1
Date   : Fri Mar  1 17:42:00 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:              20.00
  Critical Path Length:          2.24
  Critical Path Slack:           3.76
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1666
  Buf/Inv Cell Count:             220
  Buf Cell Count:                  76
  Inv Cell Count:                 144
  CT Buf/Inv Cell Count:           73
  Combinational Cell Count:      1224
  Sequential Cell Count:          442
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2882.247132
  Noncombinational Area:  2920.622944
  Buf/Inv Area:            372.066826
  Total Buffer Area:           189.08
  Total Inverter Area:         182.98
  Macro/Black Box Area:      0.000000
  Net Area:               1016.298566
  Net XLength        :       19448.28
  Net YLength        :       19335.76
  -----------------------------------
  Cell Area:              5802.870076
  Design Area:            6819.168642
  Net Length        :        38784.04


  Design Rules
  -----------------------------------
  Total Number of Nets:          1888
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                1.09
  -----------------------------------------
  Overall Compile Time:                1.20
  Overall Compile Wall Clock Time:     1.63

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
