|03:24:38|I|@@@ Initializing the Hardware @@@
|03:24:38|I|Bootstrapping TCP Server...
|03:24:38|I|Trying to connect to the Power Supply Server...
|03:24:38|I|Operation completed


********************************************************************************
                                   HW SUMMARY
********************************************************************************
|----BeBoard --> Id: 0, BoardType: RD53, EventType: VR
|       |----Board Id:      cmsinnertracker.crate0.slot0
|       |----URI:           chtcp-2.0://localhost:10203?target=192.168.1.80:50001
|       |----Address Table: file:///home/RD53A/workspace/collin/PH2_ACF_special/Ph2_ACF/settings/address_tables/CMSIT_address_table.xml
|	|	|----user.ctrl_regs.fast_cmd_reg_2.trigger_source: 2
|	|	|----user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0
|	|	|----user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 128
|	|	|----user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 40
|	|	|----user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 128
|	|	|----user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 128
|	|	|----user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 128
|	|	|----user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0
|	|	|----user.ctrl_regs.reset_reg.ext_clk_en: 0
|	|	|----user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 10
|	|	|----user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 1000
|       |----Hybrid --> Id: 0, Enable: 1
|	|	|----RD53B --> Id: 15, Lane: 0, File: /home/RD53A/workspace/collin/Ph2_ACF_GUI_DICT_Submodule/XMLgenerator/CMSIT_RD53B.txt, RxGroup: 6, RxChannel: 0, TxGroup: 3, TxChannel: 0, Comment: RD53B 50x50
|	|	|	|----Lanes configuration --> primary: 1 - output lanes: 0001 - single channel inputs: 0000 - dual channel input: 0000
|	|	|----FrontEndType: RD53B
|	|	|	|----DAC_PREAMP_L_LIN: 0x12C (300)
|	|	|	|----DAC_PREAMP_R_LIN: 0x12C (300)
|	|	|	|----DAC_PREAMP_TL_LIN: 0x12C (300)
|	|	|	|----DAC_PREAMP_TR_LIN: 0x12C (300)
|	|	|	|----DAC_PREAMP_T_LIN: 0x12C (300)
|	|	|	|----DAC_PREAMP_M_LIN: 0x12C (300)
|	|	|	|----DAC_FC_LIN: 0x14 (20)
|	|	|	|----DAC_KRUM_CURR_LIN: 0x46 (70)
|	|	|	|----DAC_REF_KRUM_LIN: 0x168 (360)
|	|	|	|----DAC_COMP_LIN: 0x6E (110)
|	|	|	|----DAC_COMP_TA_LIN: 0x6E (110)
|	|	|	|----DAC_GDAC_L_LIN: 0x1C2 (450)
|	|	|	|----DAC_GDAC_R_LIN: 0x1C2 (450)
|	|	|	|----DAC_GDAC_M_LIN: 0x1C2 (450)
|	|	|	|----DAC_LDAC_LIN: 0x8C (140)
|	|	|	|----VCAL_HIGH: 0x7D0 (2000)
|	|	|	|----VCAL_MED: 0x64 (100)
|	|	|	|----GP_LVDS_ROUTE_0: 0x5D7 (1495)
|	|	|	|----GP_LVDS_ROUTE_1: 0x5D7 (1495)
|	|	|	|----TriggerConfig: 0x88 (136)
|	|	|	|----CLK_DATA_DELAY: 0x0 (0)
|	|	|	|----CAL_EDGE_FINE_DELAY: 0x0 (0)
|	|	|	|----ANALOG_INJ_MODE: 0x0 (0)
|	|	|	|----SEL_CAL_RANGE: 0x0 (0)
|	|	|	|----VOLTAGE_TRIM_DIG: 0x8 (8)
|	|	|	|----VOLTAGE_TRIM_ANA: 0x8 (8)
|	|	|	|----CML_CONFIG_SER_EN_TAP: 0x0 (0)
|	|	|	|----CML_CONFIG_SER_INV_TAP: 0x0 (0)
|	|	|	|----DAC_CML_BIAS_0: 0x1F4 (500)
|	|	|	|----DAC_CML_BIAS_1: 0x0 (0)
|	|	|	|----DAC_CML_BIAS_2: 0x0 (0)
|	|	|	|----MON_ADC_TRIM: 0x5 (5)
|	|	|	|----ToT6to4Mapping: 0x0 (0)
|	|	|	|----ToTDualEdgeCount: 0x0 (0)
|	|	|	|----RESISTORI2V: 0x1388 (5000)
|	|	|	|----ADC_OFFSET_VOLT: 0x3F (63)
|	|	|	|----ADC_MAXIMUM_VOLT: 0x347 (839)
|	|	|	|----TEMPSENS_IDEAL_FACTOR: 0x4C9 (1225)
|	|	|	|----VREF_ADC: 0x320 (800)
|	|	|----Global RD53 Settings:
|	|	|	|----EN_CORE_COL_0: 0xFFFF (65535)
|	|	|	|----EN_CORE_COL_1: 0xFFFF (65535)
|	|	|	|----EN_CORE_COL_2: 0xFFFF (65535)
|	|	|	|----EN_CORE_COL_3: 0x3F (63)
|	|	|	|----EN_CORE_COL_CAL_0: 0xFFFF (65535)
|	|	|	|----EN_CORE_COL_CAL_1: 0xFFFF (65535)
|	|	|	|----EN_CORE_COL_CAL_2: 0xFFFF (65535)
|	|	|	|----EN_CORE_COL_CAL_3: 0x3F (63)
|	|	|	|----HITOR_MASK_0: 0xFFFF (65535)
|	|	|	|----HITOR_MASK_1: 0xFFFF (65535)
|	|	|	|----HITOR_MASK_2: 0xFFFF (65535)
|	|	|	|----HITOR_MASK_3: 0x3F (63)
|	|	|	|----PrecisionToTEnable_0: 0x0 (0)
|	|	|	|----PrecisionToTEnable_1: 0x0 (0)
|	|	|	|----PrecisionToTEnable_2: 0x0 (0)
|	|	|	|----PrecisionToTEnable_3: 0x0 (0)
|	|	|	|----EnHitsRemoval_0: 0x0 (0)
|	|	|	|----EnHitsRemoval_1: 0x0 (0)
|	|	|	|----EnHitsRemoval_2: 0x0 (0)
|	|	|	|----EnHitsRemoval_3: 0x0 (0)
|	|	|	|----EnIsolatedHitRemoval_0: 0x0 (0)
|	|	|	|----EnIsolatedHitRemoval_1: 0x0 (0)
|	|	|	|----EnIsolatedHitRemoval_2: 0x0 (0)
|	|	|	|----EnIsolatedHitRemoval_3: 0x0 (0)
|	|	|	|----HIT_SAMPLE_MODE: 0x1 (1)
|	|	|	|----EN_SEU_COUNT: 0x0 (0)
|	|	|	|----CDR_CONFIG_SEL_PD: 0x0 (0)
|	|	|	|----LOCKLOSS_CNT: 0x0 (0)
|	|	|	|----BITFLIP_WNG_CNT: 0x0 (0)
|	|	|	|----BITFLIP_ERR_CNT: 0x0 (0)
|	|	|	|----CMDERR_CNT: 0x0 (0)
|	|	|	|----SKIPPED_TRIGGER_CNT: 0x0 (0)
|	|	|	|----HITOR_0_CNT: 0x0 (0)
|	|	|	|----HITOR_1_CNT: 0x0 (0)
|	|	|	|----HITOR_2_CNT: 0x0 (0)
|	|	|	|----HITOR_3_CNT: 0x0 (0)
|	|	|	|----READTRIG_CNT: 0x0 (0)
|	|	|	|----RDWRFIFOERROR_CNT: 0x0 (0)
|	|	|	|----PIXELSEU_CNT: 0x0 (0)
|	|	|	|----GLOBALCONFIGSEU_CNT: 0x0 (0)
********************************************************************************
                                END OF HW SUMMARY
********************************************************************************

Setting -- nEvents:100
Setting -- nEvtsBurst:100
Setting -- nTRIGxEvent:10
Setting -- INJtype:1
Setting -- ResetMask:0
Setting -- ResetTDAC:-1
Setting -- DoDataIntegrity:0
Setting -- ROWstart:0
Setting -- ROWstop:335
Setting -- COLstart:0
Setting -- COLstop:431
Setting -- LatencyStart:0
Setting -- LatencyStop:511
Setting -- VCalHstart:100
Setting -- VCalHstop:1100
Setting -- VCalHnsteps:50
Setting -- VCalMED:100
Setting -- TargetCharge:10000
Setting -- KrumCurrStart:0
Setting -- KrumCurrStop:210
Setting -- TDACGainStart:140
Setting -- TDACGainStop:140
Setting -- TDACGainNSteps:0
Setting -- DoNSteps:0
Setting -- ThrStart:400
Setting -- ThrStop:450
Setting -- TargetThr:2000
Setting -- TargetOcc:1E-06
Setting -- OccPerPixel:2E-05
Setting -- MaxMaskedPixels:1
Setting -- UnstuckPixels:0
Setting -- VDDDTrimTarget:1.2
Setting -- VDDATrimTarget:1.2
Setting -- VDDDTrimTolerance:0.02
Setting -- VDDATrimTolerance:0.02
Setting -- TAP0Start:0
Setting -- TAP0Stop:1023
Setting -- TAP1Start:0
Setting -- TAP1Stop:511
Setting -- InvTAP1:1
Setting -- TAP2Start:0
Setting -- TAP2Stop:511
Setting -- InvTAP2:0
Setting -- chain2Test:0
Setting -- byTime:1
Setting -- framesORtime:10
Setting -- TargetBER:1E-05
Setting -- RegNameDAC1:user.ctrl_regs.fast_cmd_reg_5.delay_after_inject_pulse
Setting -- StartValueDAC1:28
Setting -- StopValueDAC1:50
Setting -- StepDAC1:1
Setting -- RegNameDAC2:VCAL_HIGH
Setting -- StartValueDAC2:300
Setting -- StopValueDAC2:1000
Setting -- StepDAC2:20
Setting -- DoOnlyNGroups:0
Setting -- DisplayHisto:0
Setting -- UpdateChipCfg:1
Setting -- DisableChannelsAtExit:1
Setting -- DataOutputDir:
Setting -- SaveBinaryData:0
Setting -- nHITxCol:1
Setting -- InjLatency:32
Setting -- nClkDelays:1300

|03:24:38|I|@@@ Configuring HW parsed from xml file @@@
|03:24:38|I|	--> Found an Inner Tracker Readout-board
|03:24:38|I|	--> SW commit number : 8a90542aeba3a0328975f776ff0a514024df8238
|03:24:38|I|	--> FW version : 4.6 -- Date (yy/mm/dd) : 23/3/14 -- Time (hour:minute:sec) : 6:42:43
|03:24:38|I|	--> Link type : electrical -- Optical speed : 10 Gbit/s -- Frontend type : RD53B
|03:24:38|I|	--> L12 FMC type : 1 -- L08 FMC type : 1 (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)
|03:24:38|I|Initializing DIO5:
|03:24:38|I|	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x0 (0)
|03:24:38|I|	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x2 (2)
|03:24:38|I|	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x0 (0)
|03:24:38|I|	--> Done
|03:24:38|I|Reading clock generator (CDCE62005) configuration
|03:24:38|I|	--> SPI register content: 0xEB020320
|03:24:38|I|	--> SPI register content: 0xEB020321
|03:24:38|I|	--> SPI register content: 0xEB840302
|03:24:38|I|	--> SPI register content: 0xEB840303
|03:24:38|I|	--> SPI register content: 0xEB140334
|03:24:38|I|	--> SPI register content: 0x10000E75
|03:24:38|I|	--> SPI register content: 0x030E02E6
|03:24:38|I|	--> SPI register content: 0xBD800DF7
|03:24:38|I|	--> SPI register content: 0x20009D78
|03:24:38|W|Optical link tx slow control status: not ready
|03:24:38|W|Optical link rx slow control status: not ready
|03:24:38|I|Aurora speed set to: 1.28 Gbit/s
|03:24:38|I|Input clock frequency (could be either internal or external, should be ~40 MHz): 40.079 MHz
|03:24:38|I|GTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): 160.314 MHz
|03:24:38|I|=== Configuring FSM fast command block ===
|03:24:38|I|Internal trigger frequency (if enabled): 7450 Hz
|03:24:38|I|Checking firmware status:
|03:24:38|I|	--> Clock generator is locked
|03:24:38|I|	--> I2C initialized
|03:24:38|I|Fast command block trigger source: 2 (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)
|03:24:38|I|Fast command block trigger state: 0 (0=Idle, 2=Running)
|03:24:38|I|Fast command block check if configuraiton registers have been set: configured
|03:24:38|I|Fast command block error code (0=No error): 0
|03:24:38|I|Trigger counter: 0
|03:24:38|I|Hybrid type: 4 (1=Single chip, 2=Double chip, 4=Quad chip)
|03:24:38|I|Number of hybrids which can be potentially readout: 5
|03:24:38|I|================== Done ==================
|03:24:38|I|Initializing board's registers:
|03:24:38|I|	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x80 (128)
|03:24:38|I|	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x28 (40)
|03:24:38|I|	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x80 (128)
|03:24:38|I|	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x80 (128)
|03:24:38|I|	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x80 (128)
|03:24:38|I|	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x0 (0)
|03:24:38|I|	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x0 (0)
|03:24:38|I|	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0xA (10)
|03:24:38|I|	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x3E8 (1000)
|03:24:38|I|	--> Done
|03:24:38|I|Checking status of the optical links:
|03:24:38|I|	--> Optical link n. active LpGBT chip tx:  0 i.e.: 00000000000000000000
|03:24:38|I|	--> Optical link n. active LpGBT chip rx:  0 i.e.: 00000000000000000000
|03:24:38|I|	--> Optical link n. active LpGBT chip mgt: 0 i.e.: 00000000000000000000
|03:24:38|I|=== Configuring frontend chip communication ===
|03:24:38|I|Down-link phase initialization...
|03:24:38|I|	--> Done
|03:24:38|I|Initializing chip communication of hybrid: 0
|03:24:38|I|Initializing communicationng to/from RD53: 15
|03:24:38|I|Configuring up-link lanes and monitoring...
|03:24:38|I|	--> Done
|03:24:38|I|==================== Done =====================
|03:24:38|I|Checking status communication RD53 --> FW
|03:24:38|I|	--> Total number of required data lanes: 1 i.e. 00000000000000000001
|03:24:38|I|	--> Total number of active data lanes:   0 i.e. 00000000000000000000
|03:24:38|I|	--> Some data lanes are enabled but inactive -- > retry 
|03:24:38|I|	--> Total number of active data lanes:   0 i.e. 00000000000000000000
|03:24:38|I|	--> Some data lanes are enabled but inactive -- > retry 
|03:24:38|I|	--> Total number of active data lanes:   0 i.e. 00000000000000000000
|03:24:38|I|	--> Some data lanes are enabled but inactive -- > retry 
|03:24:38|I|	--> Total number of active data lanes:   0 i.e. 00000000000000000000
|03:24:38|I|	--> Some data lanes are enabled but inactive -- > retry 
|03:24:38|I|	--> Total number of active data lanes:   0 i.e. 00000000000000000000
|03:24:38|I|	--> Some data lanes are enabled but inactive -- > retry 
|03:24:39|I|	--> Total number of active data lanes:   0 i.e. 00000000000000000000
|03:24:39|I|	--> Some data lanes are enabled but inactive -- > retry 
|03:24:39|I|	--> Total number of active data lanes:   0 i.e. 00000000000000000000
|03:24:39|I|	--> Some data lanes are enabled but inactive -- > retry 
|03:24:39|I|	--> Total number of active data lanes:   0 i.e. 00000000000000000000
|03:24:39|I|	--> Some data lanes are enabled but inactive -- > retry 
|03:24:39|I|	--> Total number of active data lanes:   0 i.e. 00000000000000000000
|03:24:39|I|	--> Some data lanes are enabled but inactive -- > retry 
|03:24:39|I|	--> Total number of active data lanes:   0 i.e. 00000000000000000000
|03:24:39|I|	--> Some data lanes are enabled but inactive -- > retry 
|03:24:39|E|	--> Error, not all data lanes are active, reached maximum number of attempts (10) 
|03:24:39|W|===== Aborting: [RD53FWInterface::CheckChipCommunication] Some data lanes are enabled but inactive =====
|03:24:39|I|===== Configuring frontend chip registers =====
|03:24:39|I|Configuring chip of hybrid: 0
|03:24:41|E|Configuring RD53: 15 (fused ID Empty register (EfusesReadData0) readback FIFO after 20 attempts
|03:24:43|E|Empty register (EfusesReadData1) readback FIFO after 20 attempts
|03:24:43|I|0)
|03:24:46|E|Empty register (PIX_DEFAULT_CONFIG) readback FIFO after 20 attempts
|03:24:46|E|Error when reading back what was written into RD53 reg. PIX_DEFAULT_CONFIG: wrote = 40162, read = 0
|03:24:48|E|Empty register (PIX_DEFAULT_CONFIG_B) readback FIFO after 20 attempts
|03:24:48|E|Error when reading back what was written into RD53 reg. PIX_DEFAULT_CONFIG_B: wrote = 25373, read = 0
|03:24:50|E|Empty register (CLK_DATA_DELAY) readback FIFO after 20 attempts
|03:24:52|E|Empty register (ToTConfig) readback FIFO after 20 attempts
|03:24:54|E|Empty register (MEAS_CAP) readback FIFO after 20 attempts
|03:24:57|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:24:57|E|Error when reading back what was written into RD53 reg. EN_SEU_COUNT: wrote = 10, read = 0
|03:24:59|E|Empty register (CDR_CONFIG) readback FIFO after 20 attempts
|03:25:01|E|Empty register (MON_ADC) readback FIFO after 20 attempts
|03:25:01|E|Error when reading back what was written into RD53 reg. MON_ADC_TRIM: wrote = 5, read = 0
|03:25:03|E|Empty register (VOLTAGE_TRIM) readback FIFO after 20 attempts
|03:25:03|E|Error when reading back what was written into RD53 reg. VOLTAGE_TRIM_ANA: wrote = 136, read = 0
|03:25:05|E|Empty register (CalibrationConfig) readback FIFO after 20 attempts
|03:25:07|E|Empty register (CalibrationConfig) readback FIFO after 20 attempts
|03:25:10|E|Empty register (VCAL_HIGH) readback FIFO after 20 attempts
|03:25:10|E|Error when reading back what was written into RD53 reg. VCAL_HIGH: wrote = 2000, read = 0
|03:25:12|E|Empty register (DAC_KRUM_CURR_LIN) readback FIFO after 20 attempts
|03:25:12|E|Error when reading back what was written into RD53 reg. DAC_KRUM_CURR_LIN: wrote = 70, read = 0
|03:25:14|E|Empty register (EnIsolatedHitRemoval_0) readback FIFO after 20 attempts
|03:25:16|E|Empty register (EN_CORE_COL_CAL_3) readback FIFO after 20 attempts
|03:25:16|E|Error when reading back what was written into RD53 reg. EN_CORE_COL_CAL_3: wrote = 63, read = 0
|03:25:18|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:25:18|E|Error when reading back what was written into RD53 reg. HIT_SAMPLE_MODE: wrote = 10, read = 0
|03:25:20|E|Empty register (EnIsolatedHitRemoval_1) readback FIFO after 20 attempts
|03:25:23|E|Empty register (DAC_PREAMP_R_LIN) readback FIFO after 20 attempts
|03:25:23|E|Error when reading back what was written into RD53 reg. DAC_PREAMP_R_LIN: wrote = 300, read = 0
|03:25:25|E|Empty register (PrecisionToTEnable_0) readback FIFO after 20 attempts
|03:25:27|E|Empty register (DAC_GDAC_R_LIN) readback FIFO after 20 attempts
|03:25:27|E|Error when reading back what was written into RD53 reg. DAC_GDAC_R_LIN: wrote = 450, read = 0
|03:25:29|E|Empty register (PrecisionToTEnable_3) readback FIFO after 20 attempts
|03:25:31|E|Empty register (DAC_COMP_LIN) readback FIFO after 20 attempts
|03:25:31|E|Error when reading back what was written into RD53 reg. DAC_COMP_LIN: wrote = 110, read = 0
|03:25:33|E|Empty register (DAC_FC_LIN) readback FIFO after 20 attempts
|03:25:33|E|Error when reading back what was written into RD53 reg. DAC_FC_LIN: wrote = 20, read = 0
|03:25:35|E|Empty register (DAC_PREAMP_T_LIN) readback FIFO after 20 attempts
|03:25:35|E|Error when reading back what was written into RD53 reg. DAC_PREAMP_T_LIN: wrote = 300, read = 0
|03:25:38|E|Empty register (EN_CORE_COL_CAL_2) readback FIFO after 20 attempts
|03:25:38|E|Error when reading back what was written into RD53 reg. EN_CORE_COL_CAL_2: wrote = 65535, read = 0
|03:25:40|E|Empty register (PrecisionToTEnable_1) readback FIFO after 20 attempts
|03:25:42|E|Empty register (EN_CORE_COL_CAL_0) readback FIFO after 20 attempts
|03:25:42|E|Error when reading back what was written into RD53 reg. EN_CORE_COL_CAL_0: wrote = 65535, read = 0
|03:25:44|E|Empty register (EnHitsRemoval_2) readback FIFO after 20 attempts
|03:25:46|E|Empty register (VOLTAGE_TRIM) readback FIFO after 20 attempts
|03:25:46|E|Error when reading back what was written into RD53 reg. VOLTAGE_TRIM_DIG: wrote = 136, read = 0
|03:25:48|E|Empty register (EnHitsRemoval_0) readback FIFO after 20 attempts
|03:25:51|E|Empty register (EN_CORE_COL_1) readback FIFO after 20 attempts
|03:25:51|E|Error when reading back what was written into RD53 reg. EN_CORE_COL_1: wrote = 65535, read = 0
|03:25:53|E|Empty register (EnHitsRemoval_1) readback FIFO after 20 attempts
|03:25:55|E|Empty register (EnIsolatedHitRemoval_3) readback FIFO after 20 attempts
|03:25:57|E|Empty register (EnHitsRemoval_3) readback FIFO after 20 attempts
|03:25:59|E|Empty register (DAC_REF_KRUM_LIN) readback FIFO after 20 attempts
|03:25:59|E|Error when reading back what was written into RD53 reg. DAC_REF_KRUM_LIN: wrote = 360, read = 0
|03:26:01|E|Empty register (DAC_COMP_TA_LIN) readback FIFO after 20 attempts
|03:26:01|E|Error when reading back what was written into RD53 reg. DAC_COMP_TA_LIN: wrote = 110, read = 0
|03:26:04|E|Empty register (EnIsolatedHitRemoval_2) readback FIFO after 20 attempts
|03:26:06|E|Empty register (DAC_GDAC_L_LIN) readback FIFO after 20 attempts
|03:26:06|E|Error when reading back what was written into RD53 reg. DAC_GDAC_L_LIN: wrote = 450, read = 0
|03:26:08|E|Empty register (DAC_LDAC_LIN) readback FIFO after 20 attempts
|03:26:08|E|Error when reading back what was written into RD53 reg. DAC_LDAC_LIN: wrote = 140, read = 0
|03:26:10|E|Empty register (DAC_PREAMP_TR_LIN) readback FIFO after 20 attempts
|03:26:10|E|Error when reading back what was written into RD53 reg. DAC_PREAMP_TR_LIN: wrote = 300, read = 0
|03:26:12|E|Empty register (ToTConfig) readback FIFO after 20 attempts
|03:26:14|E|Empty register (EN_CORE_COL_3) readback FIFO after 20 attempts
|03:26:14|E|Error when reading back what was written into RD53 reg. EN_CORE_COL_3: wrote = 63, read = 0
|03:26:17|E|Empty register (EN_CORE_COL_CAL_1) readback FIFO after 20 attempts
|03:26:17|E|Error when reading back what was written into RD53 reg. EN_CORE_COL_CAL_1: wrote = 65535, read = 0
|03:26:19|E|Empty register (HITOR_3_CNT) readback FIFO after 20 attempts
|03:26:21|E|Empty register (PIXELSEU_CNT) readback FIFO after 20 attempts
|03:26:23|E|Empty register (DAC_PREAMP_TL_LIN) readback FIFO after 20 attempts
|03:26:23|E|Error when reading back what was written into RD53 reg. DAC_PREAMP_TL_LIN: wrote = 300, read = 0
|03:26:25|E|Empty register (EN_CORE_COL_2) readback FIFO after 20 attempts
|03:26:25|E|Error when reading back what was written into RD53 reg. EN_CORE_COL_2: wrote = 65535, read = 0
|03:26:27|E|Empty register (GP_LVDS_ROUTE_1) readback FIFO after 20 attempts
|03:26:27|E|Error when reading back what was written into RD53 reg. GP_LVDS_ROUTE_1: wrote = 1495, read = 0
|03:26:29|E|Empty register (GP_LVDS_ROUTE_0) readback FIFO after 20 attempts
|03:26:29|E|Error when reading back what was written into RD53 reg. GP_LVDS_ROUTE_0: wrote = 1495, read = 0
|03:26:32|E|Empty register (HITOR_2_CNT) readback FIFO after 20 attempts
|03:26:34|E|Empty register (PrecisionToTEnable_2) readback FIFO after 20 attempts
|03:26:36|E|Empty register (DAC_GDAC_M_LIN) readback FIFO after 20 attempts
|03:26:36|E|Error when reading back what was written into RD53 reg. DAC_GDAC_M_LIN: wrote = 450, read = 0
|03:26:38|E|Empty register (BITFLIP_WNG_CNT) readback FIFO after 20 attempts
|03:26:40|E|Empty register (HITOR_MASK_3) readback FIFO after 20 attempts
|03:26:40|E|Error when reading back what was written into RD53 reg. HITOR_MASK_3: wrote = 63, read = 0
|03:26:42|E|Empty register (TriggerConfig) readback FIFO after 20 attempts
|03:26:42|E|Error when reading back what was written into RD53 reg. TriggerConfig: wrote = 136, read = 0
|03:26:45|E|Empty register (GLOBALCONFIGSEU_CNT) readback FIFO after 20 attempts
|03:26:47|E|Empty register (HITOR_MASK_2) readback FIFO after 20 attempts
|03:26:47|E|Error when reading back what was written into RD53 reg. HITOR_MASK_2: wrote = 65535, read = 0
|03:26:49|E|Empty register (HITOR_MASK_1) readback FIFO after 20 attempts
|03:26:49|E|Error when reading back what was written into RD53 reg. HITOR_MASK_1: wrote = 65535, read = 0
|03:26:51|E|Empty register (HITOR_MASK_0) readback FIFO after 20 attempts
|03:26:51|E|Error when reading back what was written into RD53 reg. HITOR_MASK_0: wrote = 65535, read = 0
|03:26:53|E|Empty register (EN_CORE_COL_0) readback FIFO after 20 attempts
|03:26:53|E|Error when reading back what was written into RD53 reg. EN_CORE_COL_0: wrote = 65535, read = 0
|03:26:55|E|Empty register (READTRIG_CNT) readback FIFO after 20 attempts
|03:26:58|E|Empty register (BITFLIP_ERR_CNT) readback FIFO after 20 attempts
|03:27:00|E|Empty register (CMDERR_CNT) readback FIFO after 20 attempts
|03:27:02|E|Empty register (DAC_PREAMP_L_LIN) readback FIFO after 20 attempts
|03:27:02|E|Error when reading back what was written into RD53 reg. DAC_PREAMP_L_LIN: wrote = 300, read = 0
|03:27:04|E|Empty register (HITOR_1_CNT) readback FIFO after 20 attempts
|03:27:06|E|Empty register (HITOR_0_CNT) readback FIFO after 20 attempts
|03:27:08|E|Empty register (SKIPPED_TRIGGER_CNT) readback FIFO after 20 attempts
|03:27:10|E|Empty register (RDWRFIFOERROR_CNT) readback FIFO after 20 attempts
|03:27:13|E|Empty register (DAC_PREAMP_M_LIN) readback FIFO after 20 attempts
|03:27:13|E|Error when reading back what was written into RD53 reg. DAC_PREAMP_M_LIN: wrote = 300, read = 0
|03:27:15|E|Empty register (LOCKLOSS_CNT) readback FIFO after 20 attempts
|03:27:17|E|Empty register (VCAL_MED) readback FIFO after 20 attempts
|03:27:17|E|Error when reading back what was written into RD53 reg. VCAL_MED: wrote = 100, read = 0
|03:27:19|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:27:19|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:27:19|I|Number of masked pixels: 145152
|03:27:19|I|==================== Done =====================
|03:27:19|I|Using 4 threads for data decoding during running time
|03:27:19|I|@@@ Hardware initialization done @@@

|03:27:19|I|@@@ Performing Noise scan @@@
|03:27:19|I|[PixelAlive::localConfigure] Starting run: 3
|03:27:21|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:27:21|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:27:21|E|No data collected --> retry        
|03:27:21|E|No data collected --> retry        
|03:27:21|E|No data collected --> retry        
|03:27:21|E|No data collected --> retry        
|03:27:21|E|No data collected --> retry        
|03:27:21|E|No data collected --> retry        
|03:27:22|E|No data collected --> retry        
|03:27:22|E|No data collected --> retry        
|03:27:22|E|No data collected --> retry        
|03:27:22|E|No data collected --> retry        
|03:27:22|E|	--> Reached maximum number of attempts (10) without success
|03:27:22|I|---------------------------
|03:27:22|I|****** Reading  data ******
|03:27:22|I|n. 32-bit words :         0
|03:27:22|I|>>>> Progress :   0.3% <<<<
|03:27:22|I|---------------------------
|03:27:24|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:27:24|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:27:24|E|No data collected --> retry        
|03:27:24|E|No data collected --> retry        
|03:27:24|E|No data collected --> retry        
|03:27:24|E|No data collected --> retry        
|03:27:24|E|No data collected --> retry        
|03:27:24|E|No data collected --> retry        
|03:27:24|E|No data collected --> retry        
|03:27:24|E|No data collected --> retry        
|03:27:24|E|No data collected --> retry        
|03:27:24|E|No data collected --> retry        
|03:27:24|E|	--> Reached maximum number of attempts (10) without success
|03:27:24|I|---------------------------
|03:27:24|I|****** Reading  data ******
|03:27:24|I|n. 32-bit words :         0
|03:27:24|I|>>>> Progress :   0.6% <<<<
|03:27:24|I|---------------------------
|03:27:26|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:27:26|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:27:26|E|No data collected --> retry        
|03:27:26|E|No data collected --> retry        
|03:27:26|E|No data collected --> retry        
|03:27:26|E|No data collected --> retry        
|03:27:26|E|No data collected --> retry        
|03:27:26|E|No data collected --> retry        
|03:27:26|E|No data collected --> retry        
|03:27:26|E|No data collected --> retry        
|03:27:26|E|No data collected --> retry        
|03:27:26|E|No data collected --> retry        
|03:27:26|E|	--> Reached maximum number of attempts (10) without success
|03:27:26|I|---------------------------
|03:27:26|I|****** Reading  data ******
|03:27:26|I|n. 32-bit words :         0
|03:27:26|I|>>>> Progress :   0.9% <<<<
|03:27:26|I|---------------------------
|03:27:28|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:27:28|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:27:28|E|No data collected --> retry        
|03:27:28|E|No data collected --> retry        
|03:27:28|E|No data collected --> retry        
|03:27:28|E|No data collected --> retry        
|03:27:28|E|No data collected --> retry        
|03:27:28|E|No data collected --> retry        
|03:27:28|E|No data collected --> retry        
|03:27:28|E|No data collected --> retry        
|03:27:28|E|No data collected --> retry        
|03:27:28|E|No data collected --> retry        
|03:27:28|E|	--> Reached maximum number of attempts (10) without success
|03:27:28|I|---------------------------
|03:27:28|I|****** Reading  data ******
|03:27:28|I|n. 32-bit words :         0
|03:27:28|I|>>>> Progress :   1.2% <<<<
|03:27:28|I|---------------------------
|03:27:31|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:27:31|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:27:31|E|No data collected --> retry        
|03:27:31|E|No data collected --> retry        
|03:27:31|E|No data collected --> retry        
|03:27:31|E|No data collected --> retry        
|03:27:31|E|No data collected --> retry        
|03:27:31|E|No data collected --> retry        
|03:27:31|E|No data collected --> retry        
|03:27:31|E|No data collected --> retry        
|03:27:31|E|No data collected --> retry        
|03:27:31|E|No data collected --> retry        
|03:27:31|E|	--> Reached maximum number of attempts (10) without success
|03:27:31|I|---------------------------
|03:27:31|I|****** Reading  data ******
|03:27:31|I|n. 32-bit words :         0
|03:27:31|I|>>>> Progress :   1.5% <<<<
|03:27:31|I|---------------------------
|03:27:33|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:27:33|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:27:33|E|No data collected --> retry        
|03:27:33|E|No data collected --> retry        
|03:27:33|E|No data collected --> retry        
|03:27:33|E|No data collected --> retry        
|03:27:33|E|No data collected --> retry        
|03:27:33|E|No data collected --> retry        
|03:27:33|E|No data collected --> retry        
|03:27:33|E|No data collected --> retry        
|03:27:33|E|No data collected --> retry        
|03:27:33|E|No data collected --> retry        
|03:27:33|E|	--> Reached maximum number of attempts (10) without success
|03:27:33|I|---------------------------
|03:27:33|I|****** Reading  data ******
|03:27:33|I|n. 32-bit words :         0
|03:27:33|I|>>>> Progress :   1.8% <<<<
|03:27:33|I|---------------------------
|03:27:35|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:27:35|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:27:35|E|No data collected --> retry        
|03:27:35|E|No data collected --> retry        
|03:27:35|E|No data collected --> retry        
|03:27:35|E|No data collected --> retry        
|03:27:35|E|No data collected --> retry        
|03:27:35|E|No data collected --> retry        
|03:27:35|E|No data collected --> retry        
|03:27:35|E|No data collected --> retry        
|03:27:35|E|No data collected --> retry        
|03:27:35|E|No data collected --> retry        
|03:27:35|E|	--> Reached maximum number of attempts (10) without success
|03:27:35|I|---------------------------
|03:27:35|I|****** Reading  data ******
|03:27:35|I|n. 32-bit words :         0
|03:27:35|I|>>>> Progress :   2.1% <<<<
|03:27:35|I|---------------------------
|03:27:38|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:27:38|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:27:38|E|No data collected --> retry        
|03:27:38|E|No data collected --> retry        
|03:27:38|E|No data collected --> retry        
|03:27:38|E|No data collected --> retry        
|03:27:38|E|No data collected --> retry        
|03:27:38|E|No data collected --> retry        
|03:27:38|E|No data collected --> retry        
|03:27:38|E|No data collected --> retry        
|03:27:38|E|No data collected --> retry        
|03:27:38|E|No data collected --> retry        
|03:27:38|E|	--> Reached maximum number of attempts (10) without success
|03:27:38|I|---------------------------
|03:27:38|I|****** Reading  data ******
|03:27:38|I|n. 32-bit words :         0
|03:27:38|I|>>>> Progress :   2.4% <<<<
|03:27:38|I|---------------------------
|03:27:40|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:27:40|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:27:40|E|No data collected --> retry        
|03:27:40|E|No data collected --> retry        
|03:27:40|E|No data collected --> retry        
|03:27:40|E|No data collected --> retry        
|03:27:40|E|No data collected --> retry        
|03:27:40|E|No data collected --> retry        
|03:27:40|E|No data collected --> retry        
|03:27:40|E|No data collected --> retry        
|03:27:40|E|No data collected --> retry        
|03:27:40|E|No data collected --> retry        
|03:27:40|E|	--> Reached maximum number of attempts (10) without success
|03:27:40|I|---------------------------
|03:27:40|I|****** Reading  data ******
|03:27:40|I|n. 32-bit words :         0
|03:27:40|I|>>>> Progress :   2.7% <<<<
|03:27:40|I|---------------------------
|03:27:42|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:27:42|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:27:42|E|No data collected --> retry        
|03:27:42|E|No data collected --> retry        
|03:27:42|E|No data collected --> retry        
|03:27:42|E|No data collected --> retry        
|03:27:42|E|No data collected --> retry        
|03:27:42|E|No data collected --> retry        
|03:27:42|E|No data collected --> retry        
|03:27:42|E|No data collected --> retry        
|03:27:42|E|No data collected --> retry        
|03:27:42|E|No data collected --> retry        
|03:27:42|E|	--> Reached maximum number of attempts (10) without success
|03:27:42|I|---------------------------
|03:27:42|I|****** Reading  data ******
|03:27:42|I|n. 32-bit words :         0
|03:27:42|I|>>>> Progress :   3.0% <<<<
|03:27:42|I|---------------------------
|03:27:44|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:27:44|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:27:44|E|No data collected --> retry        
|03:27:45|E|No data collected --> retry        
|03:27:45|E|No data collected --> retry        
|03:27:45|E|No data collected --> retry        
|03:27:45|E|No data collected --> retry        
|03:27:45|E|No data collected --> retry        
|03:27:45|E|No data collected --> retry        
|03:27:45|E|No data collected --> retry        
|03:27:45|E|No data collected --> retry        
|03:27:45|E|No data collected --> retry        
|03:27:45|E|	--> Reached maximum number of attempts (10) without success
|03:27:45|I|---------------------------
|03:27:45|I|****** Reading  data ******
|03:27:45|I|n. 32-bit words :         0
|03:27:45|I|>>>> Progress :   3.3% <<<<
|03:27:45|I|---------------------------
|03:27:47|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:27:47|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:27:47|E|No data collected --> retry        
|03:27:47|E|No data collected --> retry        
|03:27:47|E|No data collected --> retry        
|03:27:47|E|No data collected --> retry        
|03:27:47|E|No data collected --> retry        
|03:27:47|E|No data collected --> retry        
|03:27:47|E|No data collected --> retry        
|03:27:47|E|No data collected --> retry        
|03:27:47|E|No data collected --> retry        
|03:27:47|E|No data collected --> retry        
|03:27:47|E|	--> Reached maximum number of attempts (10) without success
|03:27:47|I|---------------------------
|03:27:47|I|****** Reading  data ******
|03:27:47|I|n. 32-bit words :         0
|03:27:47|I|>>>> Progress :   3.6% <<<<
|03:27:47|I|---------------------------
|03:27:49|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:27:49|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:27:49|E|No data collected --> retry        
|03:27:49|E|No data collected --> retry        
|03:27:49|E|No data collected --> retry        
|03:27:49|E|No data collected --> retry        
|03:27:49|E|No data collected --> retry        
|03:27:49|E|No data collected --> retry        
|03:27:49|E|No data collected --> retry        
|03:27:49|E|No data collected --> retry        
|03:27:49|E|No data collected --> retry        
|03:27:49|E|No data collected --> retry        
|03:27:49|E|	--> Reached maximum number of attempts (10) without success
|03:27:49|I|---------------------------
|03:27:49|I|****** Reading  data ******
|03:27:49|I|n. 32-bit words :         0
|03:27:49|I|>>>> Progress :   3.9% <<<<
|03:27:49|I|---------------------------
|03:27:51|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:27:51|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:27:51|E|No data collected --> retry        
|03:27:51|E|No data collected --> retry        
|03:27:51|E|No data collected --> retry        
|03:27:51|E|No data collected --> retry        
|03:27:51|E|No data collected --> retry        
|03:27:51|E|No data collected --> retry        
|03:27:52|E|No data collected --> retry        
|03:27:52|E|No data collected --> retry        
|03:27:52|E|No data collected --> retry        
|03:27:52|E|No data collected --> retry        
|03:27:52|E|	--> Reached maximum number of attempts (10) without success
|03:27:52|I|---------------------------
|03:27:52|I|****** Reading  data ******
|03:27:52|I|n. 32-bit words :         0
|03:27:52|I|>>>> Progress :   4.2% <<<<
|03:27:52|I|---------------------------
|03:27:54|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:27:54|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:27:54|E|No data collected --> retry        
|03:27:54|E|No data collected --> retry        
|03:27:54|E|No data collected --> retry        
|03:27:54|E|No data collected --> retry        
|03:27:54|E|No data collected --> retry        
|03:27:54|E|No data collected --> retry        
|03:27:54|E|No data collected --> retry        
|03:27:54|E|No data collected --> retry        
|03:27:54|E|No data collected --> retry        
|03:27:54|E|No data collected --> retry        
|03:27:54|E|	--> Reached maximum number of attempts (10) without success
|03:27:54|I|---------------------------
|03:27:54|I|****** Reading  data ******
|03:27:54|I|n. 32-bit words :         0
|03:27:54|I|>>>> Progress :   4.5% <<<<
|03:27:54|I|---------------------------
|03:27:56|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:27:56|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:27:56|E|No data collected --> retry        
|03:27:56|E|No data collected --> retry        
|03:27:56|E|No data collected --> retry        
|03:27:56|E|No data collected --> retry        
|03:27:56|E|No data collected --> retry        
|03:27:56|E|No data collected --> retry        
|03:27:56|E|No data collected --> retry        
|03:27:56|E|No data collected --> retry        
|03:27:56|E|No data collected --> retry        
|03:27:56|E|No data collected --> retry        
|03:27:56|E|	--> Reached maximum number of attempts (10) without success
|03:27:56|I|---------------------------
|03:27:56|I|****** Reading  data ******
|03:27:56|I|n. 32-bit words :         0
|03:27:56|I|>>>> Progress :   4.8% <<<<
|03:27:56|I|---------------------------
|03:27:58|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:27:58|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:27:58|E|No data collected --> retry        
|03:27:58|E|No data collected --> retry        
|03:27:58|E|No data collected --> retry        
|03:27:58|E|No data collected --> retry        
|03:27:58|E|No data collected --> retry        
|03:27:58|E|No data collected --> retry        
|03:27:58|E|No data collected --> retry        
|03:27:58|E|No data collected --> retry        
|03:27:58|E|No data collected --> retry        
|03:27:58|E|No data collected --> retry        
|03:27:58|E|	--> Reached maximum number of attempts (10) without success
|03:27:58|I|---------------------------
|03:27:58|I|****** Reading  data ******
|03:27:58|I|n. 32-bit words :         0
|03:27:58|I|>>>> Progress :   5.1% <<<<
|03:27:58|I|---------------------------
|03:28:01|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:01|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:01|E|No data collected --> retry        
|03:28:01|E|No data collected --> retry        
|03:28:01|E|No data collected --> retry        
|03:28:01|E|No data collected --> retry        
|03:28:01|E|No data collected --> retry        
|03:28:01|E|No data collected --> retry        
|03:28:01|E|No data collected --> retry        
|03:28:01|E|No data collected --> retry        
|03:28:01|E|No data collected --> retry        
|03:28:01|E|No data collected --> retry        
|03:28:01|E|	--> Reached maximum number of attempts (10) without success
|03:28:01|I|---------------------------
|03:28:01|I|****** Reading  data ******
|03:28:01|I|n. 32-bit words :         0
|03:28:01|I|>>>> Progress :   5.4% <<<<
|03:28:01|I|---------------------------
|03:28:03|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:03|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:03|E|No data collected --> retry        
|03:28:03|E|No data collected --> retry        
|03:28:03|E|No data collected --> retry        
|03:28:03|E|No data collected --> retry        
|03:28:03|E|No data collected --> retry        
|03:28:03|E|No data collected --> retry        
|03:28:03|E|No data collected --> retry        
|03:28:03|E|No data collected --> retry        
|03:28:03|E|No data collected --> retry        
|03:28:03|E|No data collected --> retry        
|03:28:03|E|	--> Reached maximum number of attempts (10) without success
|03:28:03|I|---------------------------
|03:28:03|I|****** Reading  data ******
|03:28:03|I|n. 32-bit words :         0
|03:28:03|I|>>>> Progress :   5.7% <<<<
|03:28:03|I|---------------------------
|03:28:05|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:05|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:05|E|No data collected --> retry        
|03:28:05|E|No data collected --> retry        
|03:28:05|E|No data collected --> retry        
|03:28:05|E|No data collected --> retry        
|03:28:05|E|No data collected --> retry        
|03:28:05|E|No data collected --> retry        
|03:28:05|E|No data collected --> retry        
|03:28:05|E|No data collected --> retry        
|03:28:05|E|No data collected --> retry        
|03:28:05|E|No data collected --> retry        
|03:28:05|E|	--> Reached maximum number of attempts (10) without success
|03:28:05|I|---------------------------
|03:28:05|I|****** Reading  data ******
|03:28:05|I|n. 32-bit words :         0
|03:28:05|I|>>>> Progress :   6.0% <<<<
|03:28:05|I|---------------------------
|03:28:07|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:07|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:08|E|No data collected --> retry        
|03:28:08|E|No data collected --> retry        
|03:28:08|E|No data collected --> retry        
|03:28:08|E|No data collected --> retry        
|03:28:08|E|No data collected --> retry        
|03:28:08|E|No data collected --> retry        
|03:28:08|E|No data collected --> retry        
|03:28:08|E|No data collected --> retry        
|03:28:08|E|No data collected --> retry        
|03:28:08|E|No data collected --> retry        
|03:28:08|E|	--> Reached maximum number of attempts (10) without success
|03:28:08|I|---------------------------
|03:28:08|I|****** Reading  data ******
|03:28:08|I|n. 32-bit words :         0
|03:28:08|I|>>>> Progress :   6.2% <<<<
|03:28:08|I|---------------------------
|03:28:10|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:10|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:10|E|No data collected --> retry        
|03:28:10|E|No data collected --> retry        
|03:28:10|E|No data collected --> retry        
|03:28:10|E|No data collected --> retry        
|03:28:10|E|No data collected --> retry        
|03:28:10|E|No data collected --> retry        
|03:28:10|E|No data collected --> retry        
|03:28:10|E|No data collected --> retry        
|03:28:10|E|No data collected --> retry        
|03:28:10|E|No data collected --> retry        
|03:28:10|E|	--> Reached maximum number of attempts (10) without success
|03:28:10|I|---------------------------
|03:28:10|I|****** Reading  data ******
|03:28:10|I|n. 32-bit words :         0
|03:28:10|I|>>>> Progress :   6.5% <<<<
|03:28:10|I|---------------------------
|03:28:12|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:12|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:12|E|No data collected --> retry        
|03:28:12|E|No data collected --> retry        
|03:28:12|E|No data collected --> retry        
|03:28:12|E|No data collected --> retry        
|03:28:12|E|No data collected --> retry        
|03:28:12|E|No data collected --> retry        
|03:28:12|E|No data collected --> retry        
|03:28:12|E|No data collected --> retry        
|03:28:12|E|No data collected --> retry        
|03:28:12|E|No data collected --> retry        
|03:28:12|E|	--> Reached maximum number of attempts (10) without success
|03:28:12|I|---------------------------
|03:28:12|I|****** Reading  data ******
|03:28:12|I|n. 32-bit words :         0
|03:28:12|I|>>>> Progress :   6.8% <<<<
|03:28:12|I|---------------------------
|03:28:14|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:14|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:14|E|No data collected --> retry        
|03:28:14|E|No data collected --> retry        
|03:28:14|E|No data collected --> retry        
|03:28:14|E|No data collected --> retry        
|03:28:14|E|No data collected --> retry        
|03:28:15|E|No data collected --> retry        
|03:28:15|E|No data collected --> retry        
|03:28:15|E|No data collected --> retry        
|03:28:15|E|No data collected --> retry        
|03:28:15|E|No data collected --> retry        
|03:28:15|E|	--> Reached maximum number of attempts (10) without success
|03:28:15|I|---------------------------
|03:28:15|I|****** Reading  data ******
|03:28:15|I|n. 32-bit words :         0
|03:28:15|I|>>>> Progress :   7.1% <<<<
|03:28:15|I|---------------------------
|03:28:17|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:17|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:17|E|No data collected --> retry        
|03:28:17|E|No data collected --> retry        
|03:28:17|E|No data collected --> retry        
|03:28:17|E|No data collected --> retry        
|03:28:17|E|No data collected --> retry        
|03:28:17|E|No data collected --> retry        
|03:28:17|E|No data collected --> retry        
|03:28:17|E|No data collected --> retry        
|03:28:17|E|No data collected --> retry        
|03:28:17|E|No data collected --> retry        
|03:28:17|E|	--> Reached maximum number of attempts (10) without success
|03:28:17|I|---------------------------
|03:28:17|I|****** Reading  data ******
|03:28:17|I|n. 32-bit words :         0
|03:28:17|I|>>>> Progress :   7.4% <<<<
|03:28:17|I|---------------------------
|03:28:19|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:19|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:19|E|No data collected --> retry        
|03:28:19|E|No data collected --> retry        
|03:28:19|E|No data collected --> retry        
|03:28:19|E|No data collected --> retry        
|03:28:19|E|No data collected --> retry        
|03:28:19|E|No data collected --> retry        
|03:28:19|E|No data collected --> retry        
|03:28:19|E|No data collected --> retry        
|03:28:19|E|No data collected --> retry        
|03:28:19|E|No data collected --> retry        
|03:28:19|E|	--> Reached maximum number of attempts (10) without success
|03:28:19|I|---------------------------
|03:28:19|I|****** Reading  data ******
|03:28:19|I|n. 32-bit words :         0
|03:28:19|I|>>>> Progress :   7.7% <<<<
|03:28:19|I|---------------------------
|03:28:21|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:21|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:21|E|No data collected --> retry        
|03:28:21|E|No data collected --> retry        
|03:28:21|E|No data collected --> retry        
|03:28:21|E|No data collected --> retry        
|03:28:21|E|No data collected --> retry        
|03:28:21|E|No data collected --> retry        
|03:28:21|E|No data collected --> retry        
|03:28:21|E|No data collected --> retry        
|03:28:21|E|No data collected --> retry        
|03:28:21|E|No data collected --> retry        
|03:28:21|E|	--> Reached maximum number of attempts (10) without success
|03:28:21|I|---------------------------
|03:28:21|I|****** Reading  data ******
|03:28:21|I|n. 32-bit words :         0
|03:28:21|I|>>>> Progress :   8.0% <<<<
|03:28:21|I|---------------------------
|03:28:24|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:24|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:24|E|No data collected --> retry        
|03:28:24|E|No data collected --> retry        
|03:28:24|E|No data collected --> retry        
|03:28:24|E|No data collected --> retry        
|03:28:24|E|No data collected --> retry        
|03:28:24|E|No data collected --> retry        
|03:28:24|E|No data collected --> retry        
|03:28:24|E|No data collected --> retry        
|03:28:24|E|No data collected --> retry        
|03:28:24|E|No data collected --> retry        
|03:28:24|E|	--> Reached maximum number of attempts (10) without success
|03:28:24|I|---------------------------
|03:28:24|I|****** Reading  data ******
|03:28:24|I|n. 32-bit words :         0
|03:28:24|I|>>>> Progress :   8.3% <<<<
|03:28:24|I|---------------------------
|03:28:26|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:26|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:26|E|No data collected --> retry        
|03:28:26|E|No data collected --> retry        
|03:28:26|E|No data collected --> retry        
|03:28:26|E|No data collected --> retry        
|03:28:26|E|No data collected --> retry        
|03:28:26|E|No data collected --> retry        
|03:28:26|E|No data collected --> retry        
|03:28:26|E|No data collected --> retry        
|03:28:26|E|No data collected --> retry        
|03:28:26|E|No data collected --> retry        
|03:28:26|E|	--> Reached maximum number of attempts (10) without success
|03:28:26|I|---------------------------
|03:28:26|I|****** Reading  data ******
|03:28:26|I|n. 32-bit words :         0
|03:28:26|I|>>>> Progress :   8.6% <<<<
|03:28:26|I|---------------------------
|03:28:28|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:28|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:28|E|No data collected --> retry        
|03:28:28|E|No data collected --> retry        
|03:28:28|E|No data collected --> retry        
|03:28:28|E|No data collected --> retry        
|03:28:28|E|No data collected --> retry        
|03:28:28|E|No data collected --> retry        
|03:28:28|E|No data collected --> retry        
|03:28:28|E|No data collected --> retry        
|03:28:28|E|No data collected --> retry        
|03:28:28|E|No data collected --> retry        
|03:28:28|E|	--> Reached maximum number of attempts (10) without success
|03:28:28|I|---------------------------
|03:28:28|I|****** Reading  data ******
|03:28:28|I|n. 32-bit words :         0
|03:28:28|I|>>>> Progress :   8.9% <<<<
|03:28:28|I|---------------------------
|03:28:31|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:31|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:31|E|No data collected --> retry        
|03:28:31|E|No data collected --> retry        
|03:28:31|E|No data collected --> retry        
|03:28:31|E|No data collected --> retry        
|03:28:31|E|No data collected --> retry        
|03:28:31|E|No data collected --> retry        
|03:28:31|E|No data collected --> retry        
|03:28:31|E|No data collected --> retry        
|03:28:31|E|No data collected --> retry        
|03:28:31|E|No data collected --> retry        
|03:28:31|E|	--> Reached maximum number of attempts (10) without success
|03:28:31|I|---------------------------
|03:28:31|I|****** Reading  data ******
|03:28:31|I|n. 32-bit words :         0
|03:28:31|I|>>>> Progress :   9.2% <<<<
|03:28:31|I|---------------------------
|03:28:33|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:33|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:33|E|No data collected --> retry        
|03:28:33|E|No data collected --> retry        
|03:28:33|E|No data collected --> retry        
|03:28:33|E|No data collected --> retry        
|03:28:33|E|No data collected --> retry        
|03:28:33|E|No data collected --> retry        
|03:28:33|E|No data collected --> retry        
|03:28:33|E|No data collected --> retry        
|03:28:33|E|No data collected --> retry        
|03:28:33|E|No data collected --> retry        
|03:28:33|E|	--> Reached maximum number of attempts (10) without success
|03:28:33|I|---------------------------
|03:28:33|I|****** Reading  data ******
|03:28:33|I|n. 32-bit words :         0
|03:28:33|I|>>>> Progress :   9.5% <<<<
|03:28:33|I|---------------------------
|03:28:35|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:35|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:35|E|No data collected --> retry        
|03:28:35|E|No data collected --> retry        
|03:28:35|E|No data collected --> retry        
|03:28:35|E|No data collected --> retry        
|03:28:35|E|No data collected --> retry        
|03:28:35|E|No data collected --> retry        
|03:28:35|E|No data collected --> retry        
|03:28:35|E|No data collected --> retry        
|03:28:35|E|No data collected --> retry        
|03:28:35|E|No data collected --> retry        
|03:28:35|E|	--> Reached maximum number of attempts (10) without success
|03:28:35|I|---------------------------
|03:28:35|I|****** Reading  data ******
|03:28:35|I|n. 32-bit words :         0
|03:28:35|I|>>>> Progress :   9.8% <<<<
|03:28:35|I|---------------------------
|03:28:37|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:37|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:37|E|No data collected --> retry        
|03:28:37|E|No data collected --> retry        
|03:28:37|E|No data collected --> retry        
|03:28:37|E|No data collected --> retry        
|03:28:37|E|No data collected --> retry        
|03:28:38|E|No data collected --> retry        
|03:28:38|E|No data collected --> retry        
|03:28:38|E|No data collected --> retry        
|03:28:38|E|No data collected --> retry        
|03:28:38|E|No data collected --> retry        
|03:28:38|E|	--> Reached maximum number of attempts (10) without success
|03:28:38|I|---------------------------
|03:28:38|I|****** Reading  data ******
|03:28:38|I|n. 32-bit words :         0
|03:28:38|I|>>>> Progress :  10.1% <<<<
|03:28:38|I|---------------------------
|03:28:40|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:40|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:40|E|No data collected --> retry        
|03:28:40|E|No data collected --> retry        
|03:28:40|E|No data collected --> retry        
|03:28:40|E|No data collected --> retry        
|03:28:40|E|No data collected --> retry        
|03:28:40|E|No data collected --> retry        
|03:28:40|E|No data collected --> retry        
|03:28:40|E|No data collected --> retry        
|03:28:40|E|No data collected --> retry        
|03:28:40|E|No data collected --> retry        
|03:28:40|E|	--> Reached maximum number of attempts (10) without success
|03:28:40|I|---------------------------
|03:28:40|I|****** Reading  data ******
|03:28:40|I|n. 32-bit words :         0
|03:28:40|I|>>>> Progress :  10.4% <<<<
|03:28:40|I|---------------------------
|03:28:42|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:42|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:42|E|No data collected --> retry        
|03:28:42|E|No data collected --> retry        
|03:28:42|E|No data collected --> retry        
|03:28:42|E|No data collected --> retry        
|03:28:42|E|No data collected --> retry        
|03:28:42|E|No data collected --> retry        
|03:28:42|E|No data collected --> retry        
|03:28:42|E|No data collected --> retry        
|03:28:42|E|No data collected --> retry        
|03:28:42|E|No data collected --> retry        
|03:28:42|E|	--> Reached maximum number of attempts (10) without success
|03:28:42|I|---------------------------
|03:28:42|I|****** Reading  data ******
|03:28:42|I|n. 32-bit words :         0
|03:28:42|I|>>>> Progress :  10.7% <<<<
|03:28:42|I|---------------------------
|03:28:44|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:44|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:44|E|No data collected --> retry        
|03:28:44|E|No data collected --> retry        
|03:28:44|E|No data collected --> retry        
|03:28:44|E|No data collected --> retry        
|03:28:44|E|No data collected --> retry        
|03:28:44|E|No data collected --> retry        
|03:28:44|E|No data collected --> retry        
|03:28:44|E|No data collected --> retry        
|03:28:44|E|No data collected --> retry        
|03:28:44|E|No data collected --> retry        
|03:28:44|E|	--> Reached maximum number of attempts (10) without success
|03:28:44|I|---------------------------
|03:28:44|I|****** Reading  data ******
|03:28:44|I|n. 32-bit words :         0
|03:28:44|I|>>>> Progress :  11.0% <<<<
|03:28:44|I|---------------------------
|03:28:47|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:47|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:47|E|No data collected --> retry        
|03:28:47|E|No data collected --> retry        
|03:28:47|E|No data collected --> retry        
|03:28:47|E|No data collected --> retry        
|03:28:47|E|No data collected --> retry        
|03:28:47|E|No data collected --> retry        
|03:28:47|E|No data collected --> retry        
|03:28:47|E|No data collected --> retry        
|03:28:47|E|No data collected --> retry        
|03:28:47|E|No data collected --> retry        
|03:28:47|E|	--> Reached maximum number of attempts (10) without success
|03:28:47|I|---------------------------
|03:28:47|I|****** Reading  data ******
|03:28:47|I|n. 32-bit words :         0
|03:28:47|I|>>>> Progress :  11.3% <<<<
|03:28:47|I|---------------------------
|03:28:49|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:49|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:49|E|No data collected --> retry        
|03:28:49|E|No data collected --> retry        
|03:28:49|E|No data collected --> retry        
|03:28:49|E|No data collected --> retry        
|03:28:49|E|No data collected --> retry        
|03:28:49|E|No data collected --> retry        
|03:28:49|E|No data collected --> retry        
|03:28:49|E|No data collected --> retry        
|03:28:49|E|No data collected --> retry        
|03:28:49|E|No data collected --> retry        
|03:28:49|E|	--> Reached maximum number of attempts (10) without success
|03:28:49|I|---------------------------
|03:28:49|I|****** Reading  data ******
|03:28:49|I|n. 32-bit words :         0
|03:28:49|I|>>>> Progress :  11.6% <<<<
|03:28:49|I|---------------------------
|03:28:51|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:51|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:51|E|No data collected --> retry        
|03:28:51|E|No data collected --> retry        
|03:28:51|E|No data collected --> retry        
|03:28:51|E|No data collected --> retry        
|03:28:51|E|No data collected --> retry        
|03:28:51|E|No data collected --> retry        
|03:28:51|E|No data collected --> retry        
|03:28:51|E|No data collected --> retry        
|03:28:51|E|No data collected --> retry        
|03:28:51|E|No data collected --> retry        
|03:28:51|E|	--> Reached maximum number of attempts (10) without success
|03:28:51|I|---------------------------
|03:28:51|I|****** Reading  data ******
|03:28:51|I|n. 32-bit words :         0
|03:28:51|I|>>>> Progress :  11.9% <<<<
|03:28:51|I|---------------------------
|03:28:54|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:54|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:54|E|No data collected --> retry        
|03:28:54|E|No data collected --> retry        
|03:28:54|E|No data collected --> retry        
|03:28:54|E|No data collected --> retry        
|03:28:54|E|No data collected --> retry        
|03:28:54|E|No data collected --> retry        
|03:28:54|E|No data collected --> retry        
|03:28:54|E|No data collected --> retry        
|03:28:54|E|No data collected --> retry        
|03:28:54|E|No data collected --> retry        
|03:28:54|E|	--> Reached maximum number of attempts (10) without success
|03:28:54|I|---------------------------
|03:28:54|I|****** Reading  data ******
|03:28:54|I|n. 32-bit words :         0
|03:28:54|I|>>>> Progress :  12.2% <<<<
|03:28:54|I|---------------------------
|03:28:56|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:56|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:56|E|No data collected --> retry        
|03:28:56|E|No data collected --> retry        
|03:28:56|E|No data collected --> retry        
|03:28:56|E|No data collected --> retry        
|03:28:56|E|No data collected --> retry        
|03:28:56|E|No data collected --> retry        
|03:28:56|E|No data collected --> retry        
|03:28:56|E|No data collected --> retry        
|03:28:56|E|No data collected --> retry        
|03:28:56|E|No data collected --> retry        
|03:28:56|E|	--> Reached maximum number of attempts (10) without success
|03:28:56|I|---------------------------
|03:28:56|I|****** Reading  data ******
|03:28:56|I|n. 32-bit words :         0
|03:28:56|I|>>>> Progress :  12.5% <<<<
|03:28:56|I|---------------------------
|03:28:58|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:28:58|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:28:58|E|No data collected --> retry        
|03:28:58|E|No data collected --> retry        
|03:28:58|E|No data collected --> retry        
|03:28:58|E|No data collected --> retry        
|03:28:58|E|No data collected --> retry        
|03:28:58|E|No data collected --> retry        
|03:28:58|E|No data collected --> retry        
|03:28:58|E|No data collected --> retry        
|03:28:58|E|No data collected --> retry        
|03:28:58|E|No data collected --> retry        
|03:28:58|E|	--> Reached maximum number of attempts (10) without success
|03:28:58|I|---------------------------
|03:28:58|I|****** Reading  data ******
|03:28:58|I|n. 32-bit words :         0
|03:28:58|I|>>>> Progress :  12.8% <<<<
|03:28:58|I|---------------------------
|03:29:00|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:00|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:00|E|No data collected --> retry        
|03:29:00|E|No data collected --> retry        
|03:29:00|E|No data collected --> retry        
|03:29:00|E|No data collected --> retry        
|03:29:01|E|No data collected --> retry        
|03:29:01|E|No data collected --> retry        
|03:29:01|E|No data collected --> retry        
|03:29:01|E|No data collected --> retry        
|03:29:01|E|No data collected --> retry        
|03:29:01|E|No data collected --> retry        
|03:29:01|E|	--> Reached maximum number of attempts (10) without success
|03:29:01|I|---------------------------
|03:29:01|I|****** Reading  data ******
|03:29:01|I|n. 32-bit words :         0
|03:29:01|I|>>>> Progress :  13.1% <<<<
|03:29:01|I|---------------------------
|03:29:03|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:03|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:03|E|No data collected --> retry        
|03:29:03|E|No data collected --> retry        
|03:29:03|E|No data collected --> retry        
|03:29:03|E|No data collected --> retry        
|03:29:03|E|No data collected --> retry        
|03:29:03|E|No data collected --> retry        
|03:29:03|E|No data collected --> retry        
|03:29:03|E|No data collected --> retry        
|03:29:03|E|No data collected --> retry        
|03:29:03|E|No data collected --> retry        
|03:29:03|E|	--> Reached maximum number of attempts (10) without success
|03:29:03|I|---------------------------
|03:29:03|I|****** Reading  data ******
|03:29:03|I|n. 32-bit words :         0
|03:29:03|I|>>>> Progress :  13.4% <<<<
|03:29:03|I|---------------------------
|03:29:05|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:05|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:05|E|No data collected --> retry        
|03:29:05|E|No data collected --> retry        
|03:29:05|E|No data collected --> retry        
|03:29:05|E|No data collected --> retry        
|03:29:05|E|No data collected --> retry        
|03:29:05|E|No data collected --> retry        
|03:29:05|E|No data collected --> retry        
|03:29:05|E|No data collected --> retry        
|03:29:05|E|No data collected --> retry        
|03:29:05|E|No data collected --> retry        
|03:29:05|E|	--> Reached maximum number of attempts (10) without success
|03:29:05|I|---------------------------
|03:29:05|I|****** Reading  data ******
|03:29:05|I|n. 32-bit words :         0
|03:29:05|I|>>>> Progress :  13.7% <<<<
|03:29:05|I|---------------------------
|03:29:07|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:07|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:07|E|No data collected --> retry        
|03:29:07|E|No data collected --> retry        
|03:29:07|E|No data collected --> retry        
|03:29:07|E|No data collected --> retry        
|03:29:07|E|No data collected --> retry        
|03:29:07|E|No data collected --> retry        
|03:29:07|E|No data collected --> retry        
|03:29:07|E|No data collected --> retry        
|03:29:07|E|No data collected --> retry        
|03:29:07|E|No data collected --> retry        
|03:29:07|E|	--> Reached maximum number of attempts (10) without success
|03:29:07|I|---------------------------
|03:29:07|I|****** Reading  data ******
|03:29:07|I|n. 32-bit words :         0
|03:29:07|I|>>>> Progress :  14.0% <<<<
|03:29:07|I|---------------------------
|03:29:10|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:10|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:10|E|No data collected --> retry        
|03:29:10|E|No data collected --> retry        
|03:29:10|E|No data collected --> retry        
|03:29:10|E|No data collected --> retry        
|03:29:10|E|No data collected --> retry        
|03:29:10|E|No data collected --> retry        
|03:29:10|E|No data collected --> retry        
|03:29:10|E|No data collected --> retry        
|03:29:10|E|No data collected --> retry        
|03:29:10|E|No data collected --> retry        
|03:29:10|E|	--> Reached maximum number of attempts (10) without success
|03:29:10|I|---------------------------
|03:29:10|I|****** Reading  data ******
|03:29:10|I|n. 32-bit words :         0
|03:29:10|I|>>>> Progress :  14.3% <<<<
|03:29:10|I|---------------------------
|03:29:12|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:12|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:12|E|No data collected --> retry        
|03:29:12|E|No data collected --> retry        
|03:29:12|E|No data collected --> retry        
|03:29:12|E|No data collected --> retry        
|03:29:12|E|No data collected --> retry        
|03:29:12|E|No data collected --> retry        
|03:29:12|E|No data collected --> retry        
|03:29:12|E|No data collected --> retry        
|03:29:12|E|No data collected --> retry        
|03:29:12|E|No data collected --> retry        
|03:29:12|E|	--> Reached maximum number of attempts (10) without success
|03:29:12|I|---------------------------
|03:29:12|I|****** Reading  data ******
|03:29:12|I|n. 32-bit words :         0
|03:29:12|I|>>>> Progress :  14.6% <<<<
|03:29:12|I|---------------------------
|03:29:14|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:14|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:14|E|No data collected --> retry        
|03:29:14|E|No data collected --> retry        
|03:29:14|E|No data collected --> retry        
|03:29:14|E|No data collected --> retry        
|03:29:14|E|No data collected --> retry        
|03:29:14|E|No data collected --> retry        
|03:29:14|E|No data collected --> retry        
|03:29:14|E|No data collected --> retry        
|03:29:14|E|No data collected --> retry        
|03:29:14|E|No data collected --> retry        
|03:29:14|E|	--> Reached maximum number of attempts (10) without success
|03:29:14|I|---------------------------
|03:29:14|I|****** Reading  data ******
|03:29:14|I|n. 32-bit words :         0
|03:29:14|I|>>>> Progress :  14.9% <<<<
|03:29:14|I|---------------------------
|03:29:17|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:17|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:17|E|No data collected --> retry        
|03:29:17|E|No data collected --> retry        
|03:29:17|E|No data collected --> retry        
|03:29:17|E|No data collected --> retry        
|03:29:17|E|No data collected --> retry        
|03:29:17|E|No data collected --> retry        
|03:29:17|E|No data collected --> retry        
|03:29:17|E|No data collected --> retry        
|03:29:17|E|No data collected --> retry        
|03:29:17|E|No data collected --> retry        
|03:29:17|E|	--> Reached maximum number of attempts (10) without success
|03:29:17|I|---------------------------
|03:29:17|I|****** Reading  data ******
|03:29:17|I|n. 32-bit words :         0
|03:29:17|I|>>>> Progress :  15.2% <<<<
|03:29:17|I|---------------------------
|03:29:19|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:19|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:19|E|No data collected --> retry        
|03:29:19|E|No data collected --> retry        
|03:29:19|E|No data collected --> retry        
|03:29:19|E|No data collected --> retry        
|03:29:19|E|No data collected --> retry        
|03:29:19|E|No data collected --> retry        
|03:29:19|E|No data collected --> retry        
|03:29:19|E|No data collected --> retry        
|03:29:19|E|No data collected --> retry        
|03:29:19|E|No data collected --> retry        
|03:29:19|E|	--> Reached maximum number of attempts (10) without success
|03:29:19|I|---------------------------
|03:29:19|I|****** Reading  data ******
|03:29:19|I|n. 32-bit words :         0
|03:29:19|I|>>>> Progress :  15.5% <<<<
|03:29:19|I|---------------------------
|03:29:21|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:21|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:21|E|No data collected --> retry        
|03:29:21|E|No data collected --> retry        
|03:29:21|E|No data collected --> retry        
|03:29:21|E|No data collected --> retry        
|03:29:21|E|No data collected --> retry        
|03:29:21|E|No data collected --> retry        
|03:29:21|E|No data collected --> retry        
|03:29:21|E|No data collected --> retry        
|03:29:21|E|No data collected --> retry        
|03:29:21|E|No data collected --> retry        
|03:29:21|E|	--> Reached maximum number of attempts (10) without success
|03:29:21|I|---------------------------
|03:29:21|I|****** Reading  data ******
|03:29:21|I|n. 32-bit words :         0
|03:29:21|I|>>>> Progress :  15.8% <<<<
|03:29:21|I|---------------------------
|03:29:23|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:23|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:23|E|No data collected --> retry        
|03:29:23|E|No data collected --> retry        
|03:29:23|E|No data collected --> retry        
|03:29:23|E|No data collected --> retry        
|03:29:24|E|No data collected --> retry        
|03:29:24|E|No data collected --> retry        
|03:29:24|E|No data collected --> retry        
|03:29:24|E|No data collected --> retry        
|03:29:24|E|No data collected --> retry        
|03:29:24|E|No data collected --> retry        
|03:29:24|E|	--> Reached maximum number of attempts (10) without success
|03:29:24|I|---------------------------
|03:29:24|I|****** Reading  data ******
|03:29:24|I|n. 32-bit words :         0
|03:29:24|I|>>>> Progress :  16.1% <<<<
|03:29:24|I|---------------------------
|03:29:26|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:26|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:26|E|No data collected --> retry        
|03:29:26|E|No data collected --> retry        
|03:29:26|E|No data collected --> retry        
|03:29:26|E|No data collected --> retry        
|03:29:26|E|No data collected --> retry        
|03:29:26|E|No data collected --> retry        
|03:29:26|E|No data collected --> retry        
|03:29:26|E|No data collected --> retry        
|03:29:26|E|No data collected --> retry        
|03:29:26|E|No data collected --> retry        
|03:29:26|E|	--> Reached maximum number of attempts (10) without success
|03:29:26|I|---------------------------
|03:29:26|I|****** Reading  data ******
|03:29:26|I|n. 32-bit words :         0
|03:29:26|I|>>>> Progress :  16.4% <<<<
|03:29:26|I|---------------------------
|03:29:28|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:28|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:28|E|No data collected --> retry        
|03:29:28|E|No data collected --> retry        
|03:29:28|E|No data collected --> retry        
|03:29:28|E|No data collected --> retry        
|03:29:28|E|No data collected --> retry        
|03:29:28|E|No data collected --> retry        
|03:29:28|E|No data collected --> retry        
|03:29:28|E|No data collected --> retry        
|03:29:28|E|No data collected --> retry        
|03:29:28|E|No data collected --> retry        
|03:29:28|E|	--> Reached maximum number of attempts (10) without success
|03:29:28|I|---------------------------
|03:29:28|I|****** Reading  data ******
|03:29:28|I|n. 32-bit words :         0
|03:29:28|I|>>>> Progress :  16.7% <<<<
|03:29:28|I|---------------------------
|03:29:30|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:30|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:30|E|No data collected --> retry        
|03:29:30|E|No data collected --> retry        
|03:29:30|E|No data collected --> retry        
|03:29:30|E|No data collected --> retry        
|03:29:30|E|No data collected --> retry        
|03:29:30|E|No data collected --> retry        
|03:29:30|E|No data collected --> retry        
|03:29:30|E|No data collected --> retry        
|03:29:30|E|No data collected --> retry        
|03:29:30|E|No data collected --> retry        
|03:29:30|E|	--> Reached maximum number of attempts (10) without success
|03:29:30|I|---------------------------
|03:29:30|I|****** Reading  data ******
|03:29:30|I|n. 32-bit words :         0
|03:29:30|I|>>>> Progress :  17.0% <<<<
|03:29:30|I|---------------------------
|03:29:33|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:33|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:33|E|No data collected --> retry        
|03:29:33|E|No data collected --> retry        
|03:29:33|E|No data collected --> retry        
|03:29:33|E|No data collected --> retry        
|03:29:33|E|No data collected --> retry        
|03:29:33|E|No data collected --> retry        
|03:29:33|E|No data collected --> retry        
|03:29:33|E|No data collected --> retry        
|03:29:33|E|No data collected --> retry        
|03:29:33|E|No data collected --> retry        
|03:29:33|E|	--> Reached maximum number of attempts (10) without success
|03:29:33|I|---------------------------
|03:29:33|I|****** Reading  data ******
|03:29:33|I|n. 32-bit words :         0
|03:29:33|I|>>>> Progress :  17.3% <<<<
|03:29:33|I|---------------------------
|03:29:35|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:35|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:35|E|No data collected --> retry        
|03:29:35|E|No data collected --> retry        
|03:29:35|E|No data collected --> retry        
|03:29:35|E|No data collected --> retry        
|03:29:35|E|No data collected --> retry        
|03:29:35|E|No data collected --> retry        
|03:29:35|E|No data collected --> retry        
|03:29:35|E|No data collected --> retry        
|03:29:35|E|No data collected --> retry        
|03:29:35|E|No data collected --> retry        
|03:29:35|E|	--> Reached maximum number of attempts (10) without success
|03:29:35|I|---------------------------
|03:29:35|I|****** Reading  data ******
|03:29:35|I|n. 32-bit words :         0
|03:29:35|I|>>>> Progress :  17.6% <<<<
|03:29:35|I|---------------------------
|03:29:37|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:37|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:37|E|No data collected --> retry        
|03:29:37|E|No data collected --> retry        
|03:29:37|E|No data collected --> retry        
|03:29:37|E|No data collected --> retry        
|03:29:37|E|No data collected --> retry        
|03:29:37|E|No data collected --> retry        
|03:29:37|E|No data collected --> retry        
|03:29:37|E|No data collected --> retry        
|03:29:37|E|No data collected --> retry        
|03:29:37|E|No data collected --> retry        
|03:29:37|E|	--> Reached maximum number of attempts (10) without success
|03:29:37|I|---------------------------
|03:29:37|I|****** Reading  data ******
|03:29:37|I|n. 32-bit words :         0
|03:29:37|I|>>>> Progress :  17.9% <<<<
|03:29:37|I|---------------------------
|03:29:40|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:40|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:40|E|No data collected --> retry        
|03:29:40|E|No data collected --> retry        
|03:29:40|E|No data collected --> retry        
|03:29:40|E|No data collected --> retry        
|03:29:40|E|No data collected --> retry        
|03:29:40|E|No data collected --> retry        
|03:29:40|E|No data collected --> retry        
|03:29:40|E|No data collected --> retry        
|03:29:40|E|No data collected --> retry        
|03:29:40|E|No data collected --> retry        
|03:29:40|E|	--> Reached maximum number of attempts (10) without success
|03:29:40|I|---------------------------
|03:29:40|I|****** Reading  data ******
|03:29:40|I|n. 32-bit words :         0
|03:29:40|I|>>>> Progress :  18.2% <<<<
|03:29:40|I|---------------------------
|03:29:42|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:42|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:42|E|No data collected --> retry        
|03:29:42|E|No data collected --> retry        
|03:29:42|E|No data collected --> retry        
|03:29:42|E|No data collected --> retry        
|03:29:42|E|No data collected --> retry        
|03:29:42|E|No data collected --> retry        
|03:29:42|E|No data collected --> retry        
|03:29:42|E|No data collected --> retry        
|03:29:42|E|No data collected --> retry        
|03:29:42|E|No data collected --> retry        
|03:29:42|E|	--> Reached maximum number of attempts (10) without success
|03:29:42|I|---------------------------
|03:29:42|I|****** Reading  data ******
|03:29:42|I|n. 32-bit words :         0
|03:29:42|I|>>>> Progress :  18.5% <<<<
|03:29:42|I|---------------------------
|03:29:44|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:44|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:44|E|No data collected --> retry        
|03:29:44|E|No data collected --> retry        
|03:29:44|E|No data collected --> retry        
|03:29:44|E|No data collected --> retry        
|03:29:44|E|No data collected --> retry        
|03:29:44|E|No data collected --> retry        
|03:29:44|E|No data collected --> retry        
|03:29:44|E|No data collected --> retry        
|03:29:44|E|No data collected --> retry        
|03:29:44|E|No data collected --> retry        
|03:29:44|E|	--> Reached maximum number of attempts (10) without success
|03:29:44|I|---------------------------
|03:29:44|I|****** Reading  data ******
|03:29:44|I|n. 32-bit words :         0
|03:29:44|I|>>>> Progress :  18.8% <<<<
|03:29:44|I|---------------------------
|03:29:46|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:46|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:46|E|No data collected --> retry        
|03:29:46|E|No data collected --> retry        
|03:29:46|E|No data collected --> retry        
|03:29:46|E|No data collected --> retry        
|03:29:47|E|No data collected --> retry        
|03:29:47|E|No data collected --> retry        
|03:29:47|E|No data collected --> retry        
|03:29:47|E|No data collected --> retry        
|03:29:47|E|No data collected --> retry        
|03:29:47|E|No data collected --> retry        
|03:29:47|E|	--> Reached maximum number of attempts (10) without success
|03:29:47|I|---------------------------
|03:29:47|I|****** Reading  data ******
|03:29:47|I|n. 32-bit words :         0
|03:29:47|I|>>>> Progress :  19.0% <<<<
|03:29:47|I|---------------------------
|03:29:49|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:49|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:49|E|No data collected --> retry        
|03:29:49|E|No data collected --> retry        
|03:29:49|E|No data collected --> retry        
|03:29:49|E|No data collected --> retry        
|03:29:49|E|No data collected --> retry        
|03:29:49|E|No data collected --> retry        
|03:29:49|E|No data collected --> retry        
|03:29:49|E|No data collected --> retry        
|03:29:49|E|No data collected --> retry        
|03:29:49|E|No data collected --> retry        
|03:29:49|E|	--> Reached maximum number of attempts (10) without success
|03:29:49|I|---------------------------
|03:29:49|I|****** Reading  data ******
|03:29:49|I|n. 32-bit words :         0
|03:29:49|I|>>>> Progress :  19.3% <<<<
|03:29:49|I|---------------------------
|03:29:51|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:51|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:51|E|No data collected --> retry        
|03:29:51|E|No data collected --> retry        
|03:29:51|E|No data collected --> retry        
|03:29:51|E|No data collected --> retry        
|03:29:51|E|No data collected --> retry        
|03:29:51|E|No data collected --> retry        
|03:29:51|E|No data collected --> retry        
|03:29:51|E|No data collected --> retry        
|03:29:51|E|No data collected --> retry        
|03:29:51|E|No data collected --> retry        
|03:29:51|E|	--> Reached maximum number of attempts (10) without success
|03:29:51|I|---------------------------
|03:29:51|I|****** Reading  data ******
|03:29:51|I|n. 32-bit words :         0
|03:29:51|I|>>>> Progress :  19.6% <<<<
|03:29:51|I|---------------------------
|03:29:53|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:53|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:53|E|No data collected --> retry        
|03:29:53|E|No data collected --> retry        
|03:29:53|E|No data collected --> retry        
|03:29:53|E|No data collected --> retry        
|03:29:53|E|No data collected --> retry        
|03:29:53|E|No data collected --> retry        
|03:29:53|E|No data collected --> retry        
|03:29:53|E|No data collected --> retry        
|03:29:53|E|No data collected --> retry        
|03:29:53|E|No data collected --> retry        
|03:29:53|E|	--> Reached maximum number of attempts (10) without success
|03:29:53|I|---------------------------
|03:29:53|I|****** Reading  data ******
|03:29:53|I|n. 32-bit words :         0
|03:29:53|I|>>>> Progress :  19.9% <<<<
|03:29:53|I|---------------------------
|03:29:56|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:56|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:56|E|No data collected --> retry        
|03:29:56|E|No data collected --> retry        
|03:29:56|E|No data collected --> retry        
|03:29:56|E|No data collected --> retry        
|03:29:56|E|No data collected --> retry        
|03:29:56|E|No data collected --> retry        
|03:29:56|E|No data collected --> retry        
|03:29:56|E|No data collected --> retry        
|03:29:56|E|No data collected --> retry        
|03:29:56|E|No data collected --> retry        
|03:29:56|E|	--> Reached maximum number of attempts (10) without success
|03:29:56|I|---------------------------
|03:29:56|I|****** Reading  data ******
|03:29:56|I|n. 32-bit words :         0
|03:29:56|I|>>>> Progress :  20.2% <<<<
|03:29:56|I|---------------------------
|03:29:58|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:29:58|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:29:58|E|No data collected --> retry        
|03:29:58|E|No data collected --> retry        
|03:29:58|E|No data collected --> retry        
|03:29:58|E|No data collected --> retry        
|03:29:58|E|No data collected --> retry        
|03:29:58|E|No data collected --> retry        
|03:29:58|E|No data collected --> retry        
|03:29:58|E|No data collected --> retry        
|03:29:58|E|No data collected --> retry        
|03:29:58|E|No data collected --> retry        
|03:29:58|E|	--> Reached maximum number of attempts (10) without success
|03:29:58|I|---------------------------
|03:29:58|I|****** Reading  data ******
|03:29:58|I|n. 32-bit words :         0
|03:29:58|I|>>>> Progress :  20.5% <<<<
|03:29:58|I|---------------------------
|03:30:00|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:00|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:00|E|No data collected --> retry        
|03:30:00|E|No data collected --> retry        
|03:30:00|E|No data collected --> retry        
|03:30:00|E|No data collected --> retry        
|03:30:00|E|No data collected --> retry        
|03:30:00|E|No data collected --> retry        
|03:30:00|E|No data collected --> retry        
|03:30:00|E|No data collected --> retry        
|03:30:00|E|No data collected --> retry        
|03:30:00|E|No data collected --> retry        
|03:30:00|E|	--> Reached maximum number of attempts (10) without success
|03:30:00|I|---------------------------
|03:30:00|I|****** Reading  data ******
|03:30:00|I|n. 32-bit words :         0
|03:30:00|I|>>>> Progress :  20.8% <<<<
|03:30:00|I|---------------------------
|03:30:03|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:03|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:03|E|No data collected --> retry        
|03:30:03|E|No data collected --> retry        
|03:30:03|E|No data collected --> retry        
|03:30:03|E|No data collected --> retry        
|03:30:03|E|No data collected --> retry        
|03:30:03|E|No data collected --> retry        
|03:30:03|E|No data collected --> retry        
|03:30:03|E|No data collected --> retry        
|03:30:03|E|No data collected --> retry        
|03:30:03|E|No data collected --> retry        
|03:30:03|E|	--> Reached maximum number of attempts (10) without success
|03:30:03|I|---------------------------
|03:30:03|I|****** Reading  data ******
|03:30:03|I|n. 32-bit words :         0
|03:30:03|I|>>>> Progress :  21.1% <<<<
|03:30:03|I|---------------------------
|03:30:05|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:05|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:05|E|No data collected --> retry        
|03:30:05|E|No data collected --> retry        
|03:30:05|E|No data collected --> retry        
|03:30:05|E|No data collected --> retry        
|03:30:05|E|No data collected --> retry        
|03:30:05|E|No data collected --> retry        
|03:30:05|E|No data collected --> retry        
|03:30:05|E|No data collected --> retry        
|03:30:05|E|No data collected --> retry        
|03:30:05|E|No data collected --> retry        
|03:30:05|E|	--> Reached maximum number of attempts (10) without success
|03:30:05|I|---------------------------
|03:30:05|I|****** Reading  data ******
|03:30:05|I|n. 32-bit words :         0
|03:30:05|I|>>>> Progress :  21.4% <<<<
|03:30:05|I|---------------------------
|03:30:07|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:07|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:07|E|No data collected --> retry        
|03:30:07|E|No data collected --> retry        
|03:30:07|E|No data collected --> retry        
|03:30:07|E|No data collected --> retry        
|03:30:07|E|No data collected --> retry        
|03:30:07|E|No data collected --> retry        
|03:30:07|E|No data collected --> retry        
|03:30:07|E|No data collected --> retry        
|03:30:07|E|No data collected --> retry        
|03:30:07|E|No data collected --> retry        
|03:30:07|E|	--> Reached maximum number of attempts (10) without success
|03:30:07|I|---------------------------
|03:30:07|I|****** Reading  data ******
|03:30:07|I|n. 32-bit words :         0
|03:30:07|I|>>>> Progress :  21.7% <<<<
|03:30:07|I|---------------------------
|03:30:09|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:09|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:10|E|No data collected --> retry        
|03:30:10|E|No data collected --> retry        
|03:30:10|E|No data collected --> retry        
|03:30:10|E|No data collected --> retry        
|03:30:10|E|No data collected --> retry        
|03:30:10|E|No data collected --> retry        
|03:30:10|E|No data collected --> retry        
|03:30:10|E|No data collected --> retry        
|03:30:10|E|No data collected --> retry        
|03:30:10|E|No data collected --> retry        
|03:30:10|E|	--> Reached maximum number of attempts (10) without success
|03:30:10|I|---------------------------
|03:30:10|I|****** Reading  data ******
|03:30:10|I|n. 32-bit words :         0
|03:30:10|I|>>>> Progress :  22.0% <<<<
|03:30:10|I|---------------------------
|03:30:12|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:12|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:12|E|No data collected --> retry        
|03:30:12|E|No data collected --> retry        
|03:30:12|E|No data collected --> retry        
|03:30:12|E|No data collected --> retry        
|03:30:12|E|No data collected --> retry        
|03:30:12|E|No data collected --> retry        
|03:30:12|E|No data collected --> retry        
|03:30:12|E|No data collected --> retry        
|03:30:12|E|No data collected --> retry        
|03:30:12|E|No data collected --> retry        
|03:30:12|E|	--> Reached maximum number of attempts (10) without success
|03:30:12|I|---------------------------
|03:30:12|I|****** Reading  data ******
|03:30:12|I|n. 32-bit words :         0
|03:30:12|I|>>>> Progress :  22.3% <<<<
|03:30:12|I|---------------------------
|03:30:14|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:14|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:14|E|No data collected --> retry        
|03:30:14|E|No data collected --> retry        
|03:30:14|E|No data collected --> retry        
|03:30:14|E|No data collected --> retry        
|03:30:14|E|No data collected --> retry        
|03:30:14|E|No data collected --> retry        
|03:30:14|E|No data collected --> retry        
|03:30:14|E|No data collected --> retry        
|03:30:14|E|No data collected --> retry        
|03:30:14|E|No data collected --> retry        
|03:30:14|E|	--> Reached maximum number of attempts (10) without success
|03:30:14|I|---------------------------
|03:30:14|I|****** Reading  data ******
|03:30:14|I|n. 32-bit words :         0
|03:30:14|I|>>>> Progress :  22.6% <<<<
|03:30:14|I|---------------------------
|03:30:16|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:16|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:16|E|No data collected --> retry        
|03:30:16|E|No data collected --> retry        
|03:30:16|E|No data collected --> retry        
|03:30:16|E|No data collected --> retry        
|03:30:16|E|No data collected --> retry        
|03:30:17|E|No data collected --> retry        
|03:30:17|E|No data collected --> retry        
|03:30:17|E|No data collected --> retry        
|03:30:17|E|No data collected --> retry        
|03:30:17|E|No data collected --> retry        
|03:30:17|E|	--> Reached maximum number of attempts (10) without success
|03:30:17|I|---------------------------
|03:30:17|I|****** Reading  data ******
|03:30:17|I|n. 32-bit words :         0
|03:30:17|I|>>>> Progress :  22.9% <<<<
|03:30:17|I|---------------------------
|03:30:19|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:19|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:19|E|No data collected --> retry        
|03:30:19|E|No data collected --> retry        
|03:30:19|E|No data collected --> retry        
|03:30:19|E|No data collected --> retry        
|03:30:19|E|No data collected --> retry        
|03:30:19|E|No data collected --> retry        
|03:30:19|E|No data collected --> retry        
|03:30:19|E|No data collected --> retry        
|03:30:19|E|No data collected --> retry        
|03:30:19|E|No data collected --> retry        
|03:30:19|E|	--> Reached maximum number of attempts (10) without success
|03:30:19|I|---------------------------
|03:30:19|I|****** Reading  data ******
|03:30:19|I|n. 32-bit words :         0
|03:30:19|I|>>>> Progress :  23.2% <<<<
|03:30:19|I|---------------------------
|03:30:21|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:21|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:21|E|No data collected --> retry        
|03:30:21|E|No data collected --> retry        
|03:30:21|E|No data collected --> retry        
|03:30:21|E|No data collected --> retry        
|03:30:21|E|No data collected --> retry        
|03:30:21|E|No data collected --> retry        
|03:30:21|E|No data collected --> retry        
|03:30:21|E|No data collected --> retry        
|03:30:21|E|No data collected --> retry        
|03:30:21|E|No data collected --> retry        
|03:30:21|E|	--> Reached maximum number of attempts (10) without success
|03:30:21|I|---------------------------
|03:30:21|I|****** Reading  data ******
|03:30:21|I|n. 32-bit words :         0
|03:30:21|I|>>>> Progress :  23.5% <<<<
|03:30:21|I|---------------------------
|03:30:23|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:23|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:23|E|No data collected --> retry        
|03:30:23|E|No data collected --> retry        
|03:30:23|E|No data collected --> retry        
|03:30:23|E|No data collected --> retry        
|03:30:23|E|No data collected --> retry        
|03:30:23|E|No data collected --> retry        
|03:30:23|E|No data collected --> retry        
|03:30:23|E|No data collected --> retry        
|03:30:23|E|No data collected --> retry        
|03:30:23|E|No data collected --> retry        
|03:30:23|E|	--> Reached maximum number of attempts (10) without success
|03:30:23|I|---------------------------
|03:30:23|I|****** Reading  data ******
|03:30:23|I|n. 32-bit words :         0
|03:30:23|I|>>>> Progress :  23.8% <<<<
|03:30:23|I|---------------------------
|03:30:26|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:26|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:26|E|No data collected --> retry        
|03:30:26|E|No data collected --> retry        
|03:30:26|E|No data collected --> retry        
|03:30:26|E|No data collected --> retry        
|03:30:26|E|No data collected --> retry        
|03:30:26|E|No data collected --> retry        
|03:30:26|E|No data collected --> retry        
|03:30:26|E|No data collected --> retry        
|03:30:26|E|No data collected --> retry        
|03:30:26|E|No data collected --> retry        
|03:30:26|E|	--> Reached maximum number of attempts (10) without success
|03:30:26|I|---------------------------
|03:30:26|I|****** Reading  data ******
|03:30:26|I|n. 32-bit words :         0
|03:30:26|I|>>>> Progress :  24.1% <<<<
|03:30:26|I|---------------------------
|03:30:28|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:28|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:28|E|No data collected --> retry        
|03:30:28|E|No data collected --> retry        
|03:30:28|E|No data collected --> retry        
|03:30:28|E|No data collected --> retry        
|03:30:28|E|No data collected --> retry        
|03:30:28|E|No data collected --> retry        
|03:30:28|E|No data collected --> retry        
|03:30:28|E|No data collected --> retry        
|03:30:28|E|No data collected --> retry        
|03:30:28|E|No data collected --> retry        
|03:30:28|E|	--> Reached maximum number of attempts (10) without success
|03:30:28|I|---------------------------
|03:30:28|I|****** Reading  data ******
|03:30:28|I|n. 32-bit words :         0
|03:30:28|I|>>>> Progress :  24.4% <<<<
|03:30:28|I|---------------------------
|03:30:30|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:30|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:30|E|No data collected --> retry        
|03:30:30|E|No data collected --> retry        
|03:30:30|E|No data collected --> retry        
|03:30:30|E|No data collected --> retry        
|03:30:30|E|No data collected --> retry        
|03:30:30|E|No data collected --> retry        
|03:30:30|E|No data collected --> retry        
|03:30:30|E|No data collected --> retry        
|03:30:30|E|No data collected --> retry        
|03:30:30|E|No data collected --> retry        
|03:30:30|E|	--> Reached maximum number of attempts (10) without success
|03:30:30|I|---------------------------
|03:30:30|I|****** Reading  data ******
|03:30:30|I|n. 32-bit words :         0
|03:30:30|I|>>>> Progress :  24.7% <<<<
|03:30:30|I|---------------------------
|03:30:33|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:33|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:33|E|No data collected --> retry        
|03:30:33|E|No data collected --> retry        
|03:30:33|E|No data collected --> retry        
|03:30:33|E|No data collected --> retry        
|03:30:33|E|No data collected --> retry        
|03:30:33|E|No data collected --> retry        
|03:30:33|E|No data collected --> retry        
|03:30:33|E|No data collected --> retry        
|03:30:33|E|No data collected --> retry        
|03:30:33|E|No data collected --> retry        
|03:30:33|E|	--> Reached maximum number of attempts (10) without success
|03:30:33|I|---------------------------
|03:30:33|I|****** Reading  data ******
|03:30:33|I|n. 32-bit words :         0
|03:30:33|I|>>>> Progress :  25.0% <<<<
|03:30:33|I|---------------------------
|03:30:35|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:35|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:35|E|No data collected --> retry        
|03:30:35|E|No data collected --> retry        
|03:30:35|E|No data collected --> retry        
|03:30:35|E|No data collected --> retry        
|03:30:35|E|No data collected --> retry        
|03:30:35|E|No data collected --> retry        
|03:30:35|E|No data collected --> retry        
|03:30:35|E|No data collected --> retry        
|03:30:35|E|No data collected --> retry        
|03:30:35|E|No data collected --> retry        
|03:30:35|E|	--> Reached maximum number of attempts (10) without success
|03:30:35|I|---------------------------
|03:30:35|I|****** Reading  data ******
|03:30:35|I|n. 32-bit words :         0
|03:30:35|I|>>>> Progress :  25.3% <<<<
|03:30:35|I|---------------------------
|03:30:37|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:37|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:37|E|No data collected --> retry        
|03:30:37|E|No data collected --> retry        
|03:30:37|E|No data collected --> retry        
|03:30:37|E|No data collected --> retry        
|03:30:37|E|No data collected --> retry        
|03:30:37|E|No data collected --> retry        
|03:30:37|E|No data collected --> retry        
|03:30:37|E|No data collected --> retry        
|03:30:37|E|No data collected --> retry        
|03:30:37|E|No data collected --> retry        
|03:30:37|E|	--> Reached maximum number of attempts (10) without success
|03:30:37|I|---------------------------
|03:30:37|I|****** Reading  data ******
|03:30:37|I|n. 32-bit words :         0
|03:30:37|I|>>>> Progress :  25.6% <<<<
|03:30:37|I|---------------------------
|03:30:39|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:39|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:39|E|No data collected --> retry        
|03:30:39|E|No data collected --> retry        
|03:30:40|E|No data collected --> retry        
|03:30:40|E|No data collected --> retry        
|03:30:40|E|No data collected --> retry        
|03:30:40|E|No data collected --> retry        
|03:30:40|E|No data collected --> retry        
|03:30:40|E|No data collected --> retry        
|03:30:40|E|No data collected --> retry        
|03:30:40|E|No data collected --> retry        
|03:30:40|E|	--> Reached maximum number of attempts (10) without success
|03:30:40|I|---------------------------
|03:30:40|I|****** Reading  data ******
|03:30:40|I|n. 32-bit words :         0
|03:30:40|I|>>>> Progress :  25.9% <<<<
|03:30:40|I|---------------------------
|03:30:42|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:42|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:42|E|No data collected --> retry        
|03:30:42|E|No data collected --> retry        
|03:30:42|E|No data collected --> retry        
|03:30:42|E|No data collected --> retry        
|03:30:42|E|No data collected --> retry        
|03:30:42|E|No data collected --> retry        
|03:30:42|E|No data collected --> retry        
|03:30:42|E|No data collected --> retry        
|03:30:42|E|No data collected --> retry        
|03:30:42|E|No data collected --> retry        
|03:30:42|E|	--> Reached maximum number of attempts (10) without success
|03:30:42|I|---------------------------
|03:30:42|I|****** Reading  data ******
|03:30:42|I|n. 32-bit words :         0
|03:30:42|I|>>>> Progress :  26.2% <<<<
|03:30:42|I|---------------------------
|03:30:44|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:44|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:44|E|No data collected --> retry        
|03:30:44|E|No data collected --> retry        
|03:30:44|E|No data collected --> retry        
|03:30:44|E|No data collected --> retry        
|03:30:44|E|No data collected --> retry        
|03:30:44|E|No data collected --> retry        
|03:30:44|E|No data collected --> retry        
|03:30:44|E|No data collected --> retry        
|03:30:44|E|No data collected --> retry        
|03:30:44|E|No data collected --> retry        
|03:30:44|E|	--> Reached maximum number of attempts (10) without success
|03:30:44|I|---------------------------
|03:30:44|I|****** Reading  data ******
|03:30:44|I|n. 32-bit words :         0
|03:30:44|I|>>>> Progress :  26.5% <<<<
|03:30:44|I|---------------------------
|03:30:46|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:46|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:46|E|No data collected --> retry        
|03:30:46|E|No data collected --> retry        
|03:30:46|E|No data collected --> retry        
|03:30:46|E|No data collected --> retry        
|03:30:46|E|No data collected --> retry        
|03:30:46|E|No data collected --> retry        
|03:30:47|E|No data collected --> retry        
|03:30:47|E|No data collected --> retry        
|03:30:47|E|No data collected --> retry        
|03:30:47|E|No data collected --> retry        
|03:30:47|E|	--> Reached maximum number of attempts (10) without success
|03:30:47|I|---------------------------
|03:30:47|I|****** Reading  data ******
|03:30:47|I|n. 32-bit words :         0
|03:30:47|I|>>>> Progress :  26.8% <<<<
|03:30:47|I|---------------------------
|03:30:49|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:49|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:49|E|No data collected --> retry        
|03:30:49|E|No data collected --> retry        
|03:30:49|E|No data collected --> retry        
|03:30:49|E|No data collected --> retry        
|03:30:49|E|No data collected --> retry        
|03:30:49|E|No data collected --> retry        
|03:30:49|E|No data collected --> retry        
|03:30:49|E|No data collected --> retry        
|03:30:49|E|No data collected --> retry        
|03:30:49|E|No data collected --> retry        
|03:30:49|E|	--> Reached maximum number of attempts (10) without success
|03:30:49|I|---------------------------
|03:30:49|I|****** Reading  data ******
|03:30:49|I|n. 32-bit words :         0
|03:30:49|I|>>>> Progress :  27.1% <<<<
|03:30:49|I|---------------------------
|03:30:51|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:51|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:51|E|No data collected --> retry        
|03:30:51|E|No data collected --> retry        
|03:30:51|E|No data collected --> retry        
|03:30:51|E|No data collected --> retry        
|03:30:51|E|No data collected --> retry        
|03:30:51|E|No data collected --> retry        
|03:30:51|E|No data collected --> retry        
|03:30:51|E|No data collected --> retry        
|03:30:51|E|No data collected --> retry        
|03:30:51|E|No data collected --> retry        
|03:30:51|E|	--> Reached maximum number of attempts (10) without success
|03:30:51|I|---------------------------
|03:30:51|I|****** Reading  data ******
|03:30:51|I|n. 32-bit words :         0
|03:30:51|I|>>>> Progress :  27.4% <<<<
|03:30:51|I|---------------------------
|03:30:53|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:53|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:53|E|No data collected --> retry        
|03:30:53|E|No data collected --> retry        
|03:30:53|E|No data collected --> retry        
|03:30:53|E|No data collected --> retry        
|03:30:53|E|No data collected --> retry        
|03:30:53|E|No data collected --> retry        
|03:30:53|E|No data collected --> retry        
|03:30:53|E|No data collected --> retry        
|03:30:53|E|No data collected --> retry        
|03:30:53|E|No data collected --> retry        
|03:30:53|E|	--> Reached maximum number of attempts (10) without success
|03:30:53|I|---------------------------
|03:30:53|I|****** Reading  data ******
|03:30:53|I|n. 32-bit words :         0
|03:30:53|I|>>>> Progress :  27.7% <<<<
|03:30:53|I|---------------------------
|03:30:56|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:56|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:56|E|No data collected --> retry        
|03:30:56|E|No data collected --> retry        
|03:30:56|E|No data collected --> retry        
|03:30:56|E|No data collected --> retry        
|03:30:56|E|No data collected --> retry        
|03:30:56|E|No data collected --> retry        
|03:30:56|E|No data collected --> retry        
|03:30:56|E|No data collected --> retry        
|03:30:56|E|No data collected --> retry        
|03:30:56|E|No data collected --> retry        
|03:30:56|E|	--> Reached maximum number of attempts (10) without success
|03:30:56|I|---------------------------
|03:30:56|I|****** Reading  data ******
|03:30:56|I|n. 32-bit words :         0
|03:30:56|I|>>>> Progress :  28.0% <<<<
|03:30:56|I|---------------------------
|03:30:58|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:30:58|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:30:58|E|No data collected --> retry        
|03:30:58|E|No data collected --> retry        
|03:30:58|E|No data collected --> retry        
|03:30:58|E|No data collected --> retry        
|03:30:58|E|No data collected --> retry        
|03:30:58|E|No data collected --> retry        
|03:30:58|E|No data collected --> retry        
|03:30:58|E|No data collected --> retry        
|03:30:58|E|No data collected --> retry        
|03:30:58|E|No data collected --> retry        
|03:30:58|E|	--> Reached maximum number of attempts (10) without success
|03:30:58|I|---------------------------
|03:30:58|I|****** Reading  data ******
|03:30:58|I|n. 32-bit words :         0
|03:30:58|I|>>>> Progress :  28.3% <<<<
|03:30:58|I|---------------------------
|03:31:00|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:00|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:00|E|No data collected --> retry        
|03:31:00|E|No data collected --> retry        
|03:31:00|E|No data collected --> retry        
|03:31:00|E|No data collected --> retry        
|03:31:00|E|No data collected --> retry        
|03:31:00|E|No data collected --> retry        
|03:31:00|E|No data collected --> retry        
|03:31:00|E|No data collected --> retry        
|03:31:00|E|No data collected --> retry        
|03:31:00|E|No data collected --> retry        
|03:31:00|E|	--> Reached maximum number of attempts (10) without success
|03:31:00|I|---------------------------
|03:31:00|I|****** Reading  data ******
|03:31:00|I|n. 32-bit words :         0
|03:31:00|I|>>>> Progress :  28.6% <<<<
|03:31:00|I|---------------------------
|03:31:03|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:03|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:03|E|No data collected --> retry        
|03:31:03|E|No data collected --> retry        
|03:31:03|E|No data collected --> retry        
|03:31:03|E|No data collected --> retry        
|03:31:03|E|No data collected --> retry        
|03:31:03|E|No data collected --> retry        
|03:31:03|E|No data collected --> retry        
|03:31:03|E|No data collected --> retry        
|03:31:03|E|No data collected --> retry        
|03:31:03|E|No data collected --> retry        
|03:31:03|E|	--> Reached maximum number of attempts (10) without success
|03:31:03|I|---------------------------
|03:31:03|I|****** Reading  data ******
|03:31:03|I|n. 32-bit words :         0
|03:31:03|I|>>>> Progress :  28.9% <<<<
|03:31:03|I|---------------------------
|03:31:05|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:05|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:05|E|No data collected --> retry        
|03:31:05|E|No data collected --> retry        
|03:31:05|E|No data collected --> retry        
|03:31:05|E|No data collected --> retry        
|03:31:05|E|No data collected --> retry        
|03:31:05|E|No data collected --> retry        
|03:31:05|E|No data collected --> retry        
|03:31:05|E|No data collected --> retry        
|03:31:05|E|No data collected --> retry        
|03:31:05|E|No data collected --> retry        
|03:31:05|E|	--> Reached maximum number of attempts (10) without success
|03:31:05|I|---------------------------
|03:31:05|I|****** Reading  data ******
|03:31:05|I|n. 32-bit words :         0
|03:31:05|I|>>>> Progress :  29.2% <<<<
|03:31:05|I|---------------------------
|03:31:07|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:07|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:07|E|No data collected --> retry        
|03:31:07|E|No data collected --> retry        
|03:31:07|E|No data collected --> retry        
|03:31:07|E|No data collected --> retry        
|03:31:07|E|No data collected --> retry        
|03:31:07|E|No data collected --> retry        
|03:31:07|E|No data collected --> retry        
|03:31:07|E|No data collected --> retry        
|03:31:07|E|No data collected --> retry        
|03:31:07|E|No data collected --> retry        
|03:31:07|E|	--> Reached maximum number of attempts (10) without success
|03:31:07|I|---------------------------
|03:31:07|I|****** Reading  data ******
|03:31:07|I|n. 32-bit words :         0
|03:31:07|I|>>>> Progress :  29.5% <<<<
|03:31:07|I|---------------------------
|03:31:09|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:09|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:09|E|No data collected --> retry        
|03:31:09|E|No data collected --> retry        
|03:31:10|E|No data collected --> retry        
|03:31:10|E|No data collected --> retry        
|03:31:10|E|No data collected --> retry        
|03:31:10|E|No data collected --> retry        
|03:31:10|E|No data collected --> retry        
|03:31:10|E|No data collected --> retry        
|03:31:10|E|No data collected --> retry        
|03:31:10|E|No data collected --> retry        
|03:31:10|E|	--> Reached maximum number of attempts (10) without success
|03:31:10|I|---------------------------
|03:31:10|I|****** Reading  data ******
|03:31:10|I|n. 32-bit words :         0
|03:31:10|I|>>>> Progress :  29.8% <<<<
|03:31:10|I|---------------------------
|03:31:12|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:12|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:12|E|No data collected --> retry        
|03:31:12|E|No data collected --> retry        
|03:31:12|E|No data collected --> retry        
|03:31:12|E|No data collected --> retry        
|03:31:12|E|No data collected --> retry        
|03:31:12|E|No data collected --> retry        
|03:31:12|E|No data collected --> retry        
|03:31:12|E|No data collected --> retry        
|03:31:12|E|No data collected --> retry        
|03:31:12|E|No data collected --> retry        
|03:31:12|E|	--> Reached maximum number of attempts (10) without success
|03:31:12|I|---------------------------
|03:31:12|I|****** Reading  data ******
|03:31:12|I|n. 32-bit words :         0
|03:31:12|I|>>>> Progress :  30.1% <<<<
|03:31:12|I|---------------------------
|03:31:14|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:14|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:14|E|No data collected --> retry        
|03:31:14|E|No data collected --> retry        
|03:31:14|E|No data collected --> retry        
|03:31:14|E|No data collected --> retry        
|03:31:14|E|No data collected --> retry        
|03:31:14|E|No data collected --> retry        
|03:31:14|E|No data collected --> retry        
|03:31:14|E|No data collected --> retry        
|03:31:14|E|No data collected --> retry        
|03:31:14|E|No data collected --> retry        
|03:31:14|E|	--> Reached maximum number of attempts (10) without success
|03:31:14|I|---------------------------
|03:31:14|I|****** Reading  data ******
|03:31:14|I|n. 32-bit words :         0
|03:31:14|I|>>>> Progress :  30.4% <<<<
|03:31:14|I|---------------------------
|03:31:16|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:16|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:16|E|No data collected --> retry        
|03:31:16|E|No data collected --> retry        
|03:31:16|E|No data collected --> retry        
|03:31:16|E|No data collected --> retry        
|03:31:16|E|No data collected --> retry        
|03:31:16|E|No data collected --> retry        
|03:31:16|E|No data collected --> retry        
|03:31:16|E|No data collected --> retry        
|03:31:16|E|No data collected --> retry        
|03:31:17|E|No data collected --> retry        
|03:31:17|E|	--> Reached maximum number of attempts (10) without success
|03:31:17|I|---------------------------
|03:31:17|I|****** Reading  data ******
|03:31:17|I|n. 32-bit words :         0
|03:31:17|I|>>>> Progress :  30.7% <<<<
|03:31:17|I|---------------------------
|03:31:19|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:19|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:19|E|No data collected --> retry        
|03:31:19|E|No data collected --> retry        
|03:31:19|E|No data collected --> retry        
|03:31:19|E|No data collected --> retry        
|03:31:19|E|No data collected --> retry        
|03:31:19|E|No data collected --> retry        
|03:31:19|E|No data collected --> retry        
|03:31:19|E|No data collected --> retry        
|03:31:19|E|No data collected --> retry        
|03:31:19|E|No data collected --> retry        
|03:31:19|E|	--> Reached maximum number of attempts (10) without success
|03:31:19|I|---------------------------
|03:31:19|I|****** Reading  data ******
|03:31:19|I|n. 32-bit words :         0
|03:31:19|I|>>>> Progress :  31.0% <<<<
|03:31:19|I|---------------------------
|03:31:21|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:21|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:21|E|No data collected --> retry        
|03:31:21|E|No data collected --> retry        
|03:31:21|E|No data collected --> retry        
|03:31:21|E|No data collected --> retry        
|03:31:21|E|No data collected --> retry        
|03:31:21|E|No data collected --> retry        
|03:31:21|E|No data collected --> retry        
|03:31:21|E|No data collected --> retry        
|03:31:21|E|No data collected --> retry        
|03:31:21|E|No data collected --> retry        
|03:31:21|E|	--> Reached maximum number of attempts (10) without success
|03:31:21|I|---------------------------
|03:31:21|I|****** Reading  data ******
|03:31:21|I|n. 32-bit words :         0
|03:31:21|I|>>>> Progress :  31.2% <<<<
|03:31:21|I|---------------------------
|03:31:23|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:23|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:23|E|No data collected --> retry        
|03:31:23|E|No data collected --> retry        
|03:31:23|E|No data collected --> retry        
|03:31:23|E|No data collected --> retry        
|03:31:23|E|No data collected --> retry        
|03:31:23|E|No data collected --> retry        
|03:31:23|E|No data collected --> retry        
|03:31:23|E|No data collected --> retry        
|03:31:23|E|No data collected --> retry        
|03:31:23|E|No data collected --> retry        
|03:31:23|E|	--> Reached maximum number of attempts (10) without success
|03:31:23|I|---------------------------
|03:31:23|I|****** Reading  data ******
|03:31:23|I|n. 32-bit words :         0
|03:31:23|I|>>>> Progress :  31.5% <<<<
|03:31:23|I|---------------------------
|03:31:26|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:26|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:26|E|No data collected --> retry        
|03:31:26|E|No data collected --> retry        
|03:31:26|E|No data collected --> retry        
|03:31:26|E|No data collected --> retry        
|03:31:26|E|No data collected --> retry        
|03:31:26|E|No data collected --> retry        
|03:31:26|E|No data collected --> retry        
|03:31:26|E|No data collected --> retry        
|03:31:26|E|No data collected --> retry        
|03:31:26|E|No data collected --> retry        
|03:31:26|E|	--> Reached maximum number of attempts (10) without success
|03:31:26|I|---------------------------
|03:31:26|I|****** Reading  data ******
|03:31:26|I|n. 32-bit words :         0
|03:31:26|I|>>>> Progress :  31.8% <<<<
|03:31:26|I|---------------------------
|03:31:28|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:28|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:28|E|No data collected --> retry        
|03:31:28|E|No data collected --> retry        
|03:31:28|E|No data collected --> retry        
|03:31:28|E|No data collected --> retry        
|03:31:28|E|No data collected --> retry        
|03:31:28|E|No data collected --> retry        
|03:31:28|E|No data collected --> retry        
|03:31:28|E|No data collected --> retry        
|03:31:28|E|No data collected --> retry        
|03:31:28|E|No data collected --> retry        
|03:31:28|E|	--> Reached maximum number of attempts (10) without success
|03:31:28|I|---------------------------
|03:31:28|I|****** Reading  data ******
|03:31:28|I|n. 32-bit words :         0
|03:31:28|I|>>>> Progress :  32.1% <<<<
|03:31:28|I|---------------------------
|03:31:30|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:30|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:30|E|No data collected --> retry        
|03:31:30|E|No data collected --> retry        
|03:31:30|E|No data collected --> retry        
|03:31:30|E|No data collected --> retry        
|03:31:30|E|No data collected --> retry        
|03:31:30|E|No data collected --> retry        
|03:31:30|E|No data collected --> retry        
|03:31:30|E|No data collected --> retry        
|03:31:30|E|No data collected --> retry        
|03:31:30|E|No data collected --> retry        
|03:31:30|E|	--> Reached maximum number of attempts (10) without success
|03:31:30|I|---------------------------
|03:31:30|I|****** Reading  data ******
|03:31:30|I|n. 32-bit words :         0
|03:31:30|I|>>>> Progress :  32.4% <<<<
|03:31:30|I|---------------------------
|03:31:32|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:32|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:33|E|No data collected --> retry        
|03:31:33|E|No data collected --> retry        
|03:31:33|E|No data collected --> retry        
|03:31:33|E|No data collected --> retry        
|03:31:33|E|No data collected --> retry        
|03:31:33|E|No data collected --> retry        
|03:31:33|E|No data collected --> retry        
|03:31:33|E|No data collected --> retry        
|03:31:33|E|No data collected --> retry        
|03:31:33|E|No data collected --> retry        
|03:31:33|E|	--> Reached maximum number of attempts (10) without success
|03:31:33|I|---------------------------
|03:31:33|I|****** Reading  data ******
|03:31:33|I|n. 32-bit words :         0
|03:31:33|I|>>>> Progress :  32.7% <<<<
|03:31:33|I|---------------------------
|03:31:35|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:35|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:35|E|No data collected --> retry        
|03:31:35|E|No data collected --> retry        
|03:31:35|E|No data collected --> retry        
|03:31:35|E|No data collected --> retry        
|03:31:35|E|No data collected --> retry        
|03:31:35|E|No data collected --> retry        
|03:31:35|E|No data collected --> retry        
|03:31:35|E|No data collected --> retry        
|03:31:35|E|No data collected --> retry        
|03:31:35|E|No data collected --> retry        
|03:31:35|E|	--> Reached maximum number of attempts (10) without success
|03:31:35|I|---------------------------
|03:31:35|I|****** Reading  data ******
|03:31:35|I|n. 32-bit words :         0
|03:31:35|I|>>>> Progress :  33.0% <<<<
|03:31:35|I|---------------------------
|03:31:37|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:37|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:37|E|No data collected --> retry        
|03:31:37|E|No data collected --> retry        
|03:31:37|E|No data collected --> retry        
|03:31:37|E|No data collected --> retry        
|03:31:37|E|No data collected --> retry        
|03:31:37|E|No data collected --> retry        
|03:31:37|E|No data collected --> retry        
|03:31:37|E|No data collected --> retry        
|03:31:37|E|No data collected --> retry        
|03:31:37|E|No data collected --> retry        
|03:31:37|E|	--> Reached maximum number of attempts (10) without success
|03:31:37|I|---------------------------
|03:31:37|I|****** Reading  data ******
|03:31:37|I|n. 32-bit words :         0
|03:31:37|I|>>>> Progress :  33.3% <<<<
|03:31:37|I|---------------------------
|03:31:39|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:39|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:39|E|No data collected --> retry        
|03:31:39|E|No data collected --> retry        
|03:31:39|E|No data collected --> retry        
|03:31:39|E|No data collected --> retry        
|03:31:39|E|No data collected --> retry        
|03:31:39|E|No data collected --> retry        
|03:31:39|E|No data collected --> retry        
|03:31:39|E|No data collected --> retry        
|03:31:39|E|No data collected --> retry        
|03:31:40|E|No data collected --> retry        
|03:31:40|E|	--> Reached maximum number of attempts (10) without success
|03:31:40|I|---------------------------
|03:31:40|I|****** Reading  data ******
|03:31:40|I|n. 32-bit words :         0
|03:31:40|I|>>>> Progress :  33.6% <<<<
|03:31:40|I|---------------------------
|03:31:42|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:42|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:42|E|No data collected --> retry        
|03:31:42|E|No data collected --> retry        
|03:31:42|E|No data collected --> retry        
|03:31:42|E|No data collected --> retry        
|03:31:42|E|No data collected --> retry        
|03:31:42|E|No data collected --> retry        
|03:31:42|E|No data collected --> retry        
|03:31:42|E|No data collected --> retry        
|03:31:42|E|No data collected --> retry        
|03:31:42|E|No data collected --> retry        
|03:31:42|E|	--> Reached maximum number of attempts (10) without success
|03:31:42|I|---------------------------
|03:31:42|I|****** Reading  data ******
|03:31:42|I|n. 32-bit words :         0
|03:31:42|I|>>>> Progress :  33.9% <<<<
|03:31:42|I|---------------------------
|03:31:44|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:44|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:44|E|No data collected --> retry        
|03:31:44|E|No data collected --> retry        
|03:31:44|E|No data collected --> retry        
|03:31:44|E|No data collected --> retry        
|03:31:44|E|No data collected --> retry        
|03:31:44|E|No data collected --> retry        
|03:31:44|E|No data collected --> retry        
|03:31:44|E|No data collected --> retry        
|03:31:44|E|No data collected --> retry        
|03:31:44|E|No data collected --> retry        
|03:31:44|E|	--> Reached maximum number of attempts (10) without success
|03:31:44|I|---------------------------
|03:31:44|I|****** Reading  data ******
|03:31:44|I|n. 32-bit words :         0
|03:31:44|I|>>>> Progress :  34.2% <<<<
|03:31:44|I|---------------------------
|03:31:46|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:46|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:46|E|No data collected --> retry        
|03:31:46|E|No data collected --> retry        
|03:31:46|E|No data collected --> retry        
|03:31:46|E|No data collected --> retry        
|03:31:46|E|No data collected --> retry        
|03:31:46|E|No data collected --> retry        
|03:31:46|E|No data collected --> retry        
|03:31:46|E|No data collected --> retry        
|03:31:46|E|No data collected --> retry        
|03:31:46|E|No data collected --> retry        
|03:31:46|E|	--> Reached maximum number of attempts (10) without success
|03:31:46|I|---------------------------
|03:31:46|I|****** Reading  data ******
|03:31:46|I|n. 32-bit words :         0
|03:31:46|I|>>>> Progress :  34.5% <<<<
|03:31:46|I|---------------------------
|03:31:49|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:49|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:49|E|No data collected --> retry        
|03:31:49|E|No data collected --> retry        
|03:31:49|E|No data collected --> retry        
|03:31:49|E|No data collected --> retry        
|03:31:49|E|No data collected --> retry        
|03:31:49|E|No data collected --> retry        
|03:31:49|E|No data collected --> retry        
|03:31:49|E|No data collected --> retry        
|03:31:49|E|No data collected --> retry        
|03:31:49|E|No data collected --> retry        
|03:31:49|E|	--> Reached maximum number of attempts (10) without success
|03:31:49|I|---------------------------
|03:31:49|I|****** Reading  data ******
|03:31:49|I|n. 32-bit words :         0
|03:31:49|I|>>>> Progress :  34.8% <<<<
|03:31:49|I|---------------------------
|03:31:51|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:51|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:51|E|No data collected --> retry        
|03:31:51|E|No data collected --> retry        
|03:31:51|E|No data collected --> retry        
|03:31:51|E|No data collected --> retry        
|03:31:51|E|No data collected --> retry        
|03:31:51|E|No data collected --> retry        
|03:31:51|E|No data collected --> retry        
|03:31:51|E|No data collected --> retry        
|03:31:51|E|No data collected --> retry        
|03:31:51|E|No data collected --> retry        
|03:31:51|E|	--> Reached maximum number of attempts (10) without success
|03:31:51|I|---------------------------
|03:31:51|I|****** Reading  data ******
|03:31:51|I|n. 32-bit words :         0
|03:31:51|I|>>>> Progress :  35.1% <<<<
|03:31:51|I|---------------------------
|03:31:53|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:53|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:53|E|No data collected --> retry        
|03:31:53|E|No data collected --> retry        
|03:31:53|E|No data collected --> retry        
|03:31:53|E|No data collected --> retry        
|03:31:53|E|No data collected --> retry        
|03:31:53|E|No data collected --> retry        
|03:31:53|E|No data collected --> retry        
|03:31:53|E|No data collected --> retry        
|03:31:53|E|No data collected --> retry        
|03:31:53|E|No data collected --> retry        
|03:31:53|E|	--> Reached maximum number of attempts (10) without success
|03:31:53|I|---------------------------
|03:31:53|I|****** Reading  data ******
|03:31:53|I|n. 32-bit words :         0
|03:31:53|I|>>>> Progress :  35.4% <<<<
|03:31:53|I|---------------------------
|03:31:55|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:55|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:56|E|No data collected --> retry        
|03:31:56|E|No data collected --> retry        
|03:31:56|E|No data collected --> retry        
|03:31:56|E|No data collected --> retry        
|03:31:56|E|No data collected --> retry        
|03:31:56|E|No data collected --> retry        
|03:31:56|E|No data collected --> retry        
|03:31:56|E|No data collected --> retry        
|03:31:56|E|No data collected --> retry        
|03:31:56|E|No data collected --> retry        
|03:31:56|E|	--> Reached maximum number of attempts (10) without success
|03:31:56|I|---------------------------
|03:31:56|I|****** Reading  data ******
|03:31:56|I|n. 32-bit words :         0
|03:31:56|I|>>>> Progress :  35.7% <<<<
|03:31:56|I|---------------------------
|03:31:58|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:31:58|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:31:58|E|No data collected --> retry        
|03:31:58|E|No data collected --> retry        
|03:31:58|E|No data collected --> retry        
|03:31:58|E|No data collected --> retry        
|03:31:58|E|No data collected --> retry        
|03:31:58|E|No data collected --> retry        
|03:31:58|E|No data collected --> retry        
|03:31:58|E|No data collected --> retry        
|03:31:58|E|No data collected --> retry        
|03:31:58|E|No data collected --> retry        
|03:31:58|E|	--> Reached maximum number of attempts (10) without success
|03:31:58|I|---------------------------
|03:31:58|I|****** Reading  data ******
|03:31:58|I|n. 32-bit words :         0
|03:31:58|I|>>>> Progress :  36.0% <<<<
|03:31:58|I|---------------------------
|03:32:00|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:00|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:00|E|No data collected --> retry        
|03:32:00|E|No data collected --> retry        
|03:32:00|E|No data collected --> retry        
|03:32:00|E|No data collected --> retry        
|03:32:00|E|No data collected --> retry        
|03:32:00|E|No data collected --> retry        
|03:32:00|E|No data collected --> retry        
|03:32:00|E|No data collected --> retry        
|03:32:00|E|No data collected --> retry        
|03:32:00|E|No data collected --> retry        
|03:32:00|E|	--> Reached maximum number of attempts (10) without success
|03:32:00|I|---------------------------
|03:32:00|I|****** Reading  data ******
|03:32:00|I|n. 32-bit words :         0
|03:32:00|I|>>>> Progress :  36.3% <<<<
|03:32:00|I|---------------------------
|03:32:02|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:02|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:02|E|No data collected --> retry        
|03:32:02|E|No data collected --> retry        
|03:32:02|E|No data collected --> retry        
|03:32:02|E|No data collected --> retry        
|03:32:02|E|No data collected --> retry        
|03:32:03|E|No data collected --> retry        
|03:32:03|E|No data collected --> retry        
|03:32:03|E|No data collected --> retry        
|03:32:03|E|No data collected --> retry        
|03:32:03|E|No data collected --> retry        
|03:32:03|E|	--> Reached maximum number of attempts (10) without success
|03:32:03|I|---------------------------
|03:32:03|I|****** Reading  data ******
|03:32:03|I|n. 32-bit words :         0
|03:32:03|I|>>>> Progress :  36.6% <<<<
|03:32:03|I|---------------------------
|03:32:05|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:05|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:05|E|No data collected --> retry        
|03:32:05|E|No data collected --> retry        
|03:32:05|E|No data collected --> retry        
|03:32:05|E|No data collected --> retry        
|03:32:05|E|No data collected --> retry        
|03:32:05|E|No data collected --> retry        
|03:32:05|E|No data collected --> retry        
|03:32:05|E|No data collected --> retry        
|03:32:05|E|No data collected --> retry        
|03:32:05|E|No data collected --> retry        
|03:32:05|E|	--> Reached maximum number of attempts (10) without success
|03:32:05|I|---------------------------
|03:32:05|I|****** Reading  data ******
|03:32:05|I|n. 32-bit words :         0
|03:32:05|I|>>>> Progress :  36.9% <<<<
|03:32:05|I|---------------------------
|03:32:07|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:07|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:07|E|No data collected --> retry        
|03:32:07|E|No data collected --> retry        
|03:32:07|E|No data collected --> retry        
|03:32:07|E|No data collected --> retry        
|03:32:07|E|No data collected --> retry        
|03:32:07|E|No data collected --> retry        
|03:32:07|E|No data collected --> retry        
|03:32:07|E|No data collected --> retry        
|03:32:07|E|No data collected --> retry        
|03:32:07|E|No data collected --> retry        
|03:32:07|E|	--> Reached maximum number of attempts (10) without success
|03:32:07|I|---------------------------
|03:32:07|I|****** Reading  data ******
|03:32:07|I|n. 32-bit words :         0
|03:32:07|I|>>>> Progress :  37.2% <<<<
|03:32:07|I|---------------------------
|03:32:09|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:09|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:09|E|No data collected --> retry        
|03:32:09|E|No data collected --> retry        
|03:32:09|E|No data collected --> retry        
|03:32:09|E|No data collected --> retry        
|03:32:09|E|No data collected --> retry        
|03:32:09|E|No data collected --> retry        
|03:32:09|E|No data collected --> retry        
|03:32:09|E|No data collected --> retry        
|03:32:09|E|No data collected --> retry        
|03:32:09|E|No data collected --> retry        
|03:32:09|E|	--> Reached maximum number of attempts (10) without success
|03:32:09|I|---------------------------
|03:32:09|I|****** Reading  data ******
|03:32:09|I|n. 32-bit words :         0
|03:32:09|I|>>>> Progress :  37.5% <<<<
|03:32:09|I|---------------------------
|03:32:12|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:12|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:12|E|No data collected --> retry        
|03:32:12|E|No data collected --> retry        
|03:32:12|E|No data collected --> retry        
|03:32:12|E|No data collected --> retry        
|03:32:12|E|No data collected --> retry        
|03:32:12|E|No data collected --> retry        
|03:32:12|E|No data collected --> retry        
|03:32:12|E|No data collected --> retry        
|03:32:12|E|No data collected --> retry        
|03:32:12|E|No data collected --> retry        
|03:32:12|E|	--> Reached maximum number of attempts (10) without success
|03:32:12|I|---------------------------
|03:32:12|I|****** Reading  data ******
|03:32:12|I|n. 32-bit words :         0
|03:32:12|I|>>>> Progress :  37.8% <<<<
|03:32:12|I|---------------------------
|03:32:14|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:14|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:14|E|No data collected --> retry        
|03:32:14|E|No data collected --> retry        
|03:32:14|E|No data collected --> retry        
|03:32:14|E|No data collected --> retry        
|03:32:14|E|No data collected --> retry        
|03:32:14|E|No data collected --> retry        
|03:32:14|E|No data collected --> retry        
|03:32:14|E|No data collected --> retry        
|03:32:14|E|No data collected --> retry        
|03:32:14|E|No data collected --> retry        
|03:32:14|E|	--> Reached maximum number of attempts (10) without success
|03:32:14|I|---------------------------
|03:32:14|I|****** Reading  data ******
|03:32:14|I|n. 32-bit words :         0
|03:32:14|I|>>>> Progress :  38.1% <<<<
|03:32:14|I|---------------------------
|03:32:16|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:16|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:16|E|No data collected --> retry        
|03:32:16|E|No data collected --> retry        
|03:32:16|E|No data collected --> retry        
|03:32:16|E|No data collected --> retry        
|03:32:16|E|No data collected --> retry        
|03:32:16|E|No data collected --> retry        
|03:32:16|E|No data collected --> retry        
|03:32:16|E|No data collected --> retry        
|03:32:16|E|No data collected --> retry        
|03:32:16|E|No data collected --> retry        
|03:32:16|E|	--> Reached maximum number of attempts (10) without success
|03:32:16|I|---------------------------
|03:32:16|I|****** Reading  data ******
|03:32:16|I|n. 32-bit words :         0
|03:32:16|I|>>>> Progress :  38.4% <<<<
|03:32:16|I|---------------------------
|03:32:19|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:19|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:19|E|No data collected --> retry        
|03:32:19|E|No data collected --> retry        
|03:32:19|E|No data collected --> retry        
|03:32:19|E|No data collected --> retry        
|03:32:19|E|No data collected --> retry        
|03:32:19|E|No data collected --> retry        
|03:32:19|E|No data collected --> retry        
|03:32:19|E|No data collected --> retry        
|03:32:19|E|No data collected --> retry        
|03:32:19|E|No data collected --> retry        
|03:32:19|E|	--> Reached maximum number of attempts (10) without success
|03:32:19|I|---------------------------
|03:32:19|I|****** Reading  data ******
|03:32:19|I|n. 32-bit words :         0
|03:32:19|I|>>>> Progress :  38.7% <<<<
|03:32:19|I|---------------------------
|03:32:21|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:21|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:21|E|No data collected --> retry        
|03:32:21|E|No data collected --> retry        
|03:32:21|E|No data collected --> retry        
|03:32:21|E|No data collected --> retry        
|03:32:21|E|No data collected --> retry        
|03:32:21|E|No data collected --> retry        
|03:32:21|E|No data collected --> retry        
|03:32:21|E|No data collected --> retry        
|03:32:21|E|No data collected --> retry        
|03:32:21|E|No data collected --> retry        
|03:32:21|E|	--> Reached maximum number of attempts (10) without success
|03:32:21|I|---------------------------
|03:32:21|I|****** Reading  data ******
|03:32:21|I|n. 32-bit words :         0
|03:32:21|I|>>>> Progress :  39.0% <<<<
|03:32:21|I|---------------------------
|03:32:23|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:23|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:23|E|No data collected --> retry        
|03:32:23|E|No data collected --> retry        
|03:32:23|E|No data collected --> retry        
|03:32:23|E|No data collected --> retry        
|03:32:23|E|No data collected --> retry        
|03:32:23|E|No data collected --> retry        
|03:32:23|E|No data collected --> retry        
|03:32:23|E|No data collected --> retry        
|03:32:23|E|No data collected --> retry        
|03:32:23|E|No data collected --> retry        
|03:32:23|E|	--> Reached maximum number of attempts (10) without success
|03:32:23|I|---------------------------
|03:32:23|I|****** Reading  data ******
|03:32:23|I|n. 32-bit words :         0
|03:32:23|I|>>>> Progress :  39.3% <<<<
|03:32:23|I|---------------------------
|03:32:25|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:25|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:25|E|No data collected --> retry        
|03:32:26|E|No data collected --> retry        
|03:32:26|E|No data collected --> retry        
|03:32:26|E|No data collected --> retry        
|03:32:26|E|No data collected --> retry        
|03:32:26|E|No data collected --> retry        
|03:32:26|E|No data collected --> retry        
|03:32:26|E|No data collected --> retry        
|03:32:26|E|No data collected --> retry        
|03:32:26|E|No data collected --> retry        
|03:32:26|E|	--> Reached maximum number of attempts (10) without success
|03:32:26|I|---------------------------
|03:32:26|I|****** Reading  data ******
|03:32:26|I|n. 32-bit words :         0
|03:32:26|I|>>>> Progress :  39.6% <<<<
|03:32:26|I|---------------------------
|03:32:28|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:28|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:28|E|No data collected --> retry        
|03:32:28|E|No data collected --> retry        
|03:32:28|E|No data collected --> retry        
|03:32:28|E|No data collected --> retry        
|03:32:28|E|No data collected --> retry        
|03:32:28|E|No data collected --> retry        
|03:32:28|E|No data collected --> retry        
|03:32:28|E|No data collected --> retry        
|03:32:28|E|No data collected --> retry        
|03:32:28|E|No data collected --> retry        
|03:32:28|E|	--> Reached maximum number of attempts (10) without success
|03:32:28|I|---------------------------
|03:32:28|I|****** Reading  data ******
|03:32:28|I|n. 32-bit words :         0
|03:32:28|I|>>>> Progress :  39.9% <<<<
|03:32:28|I|---------------------------
|03:32:30|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:30|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:30|E|No data collected --> retry        
|03:32:30|E|No data collected --> retry        
|03:32:30|E|No data collected --> retry        
|03:32:30|E|No data collected --> retry        
|03:32:30|E|No data collected --> retry        
|03:32:30|E|No data collected --> retry        
|03:32:30|E|No data collected --> retry        
|03:32:30|E|No data collected --> retry        
|03:32:30|E|No data collected --> retry        
|03:32:30|E|No data collected --> retry        
|03:32:30|E|	--> Reached maximum number of attempts (10) without success
|03:32:30|I|---------------------------
|03:32:30|I|****** Reading  data ******
|03:32:30|I|n. 32-bit words :         0
|03:32:30|I|>>>> Progress :  40.2% <<<<
|03:32:30|I|---------------------------
|03:32:32|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:32|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:32|E|No data collected --> retry        
|03:32:32|E|No data collected --> retry        
|03:32:32|E|No data collected --> retry        
|03:32:32|E|No data collected --> retry        
|03:32:32|E|No data collected --> retry        
|03:32:32|E|No data collected --> retry        
|03:32:32|E|No data collected --> retry        
|03:32:33|E|No data collected --> retry        
|03:32:33|E|No data collected --> retry        
|03:32:33|E|No data collected --> retry        
|03:32:33|E|	--> Reached maximum number of attempts (10) without success
|03:32:33|I|---------------------------
|03:32:33|I|****** Reading  data ******
|03:32:33|I|n. 32-bit words :         0
|03:32:33|I|>>>> Progress :  40.5% <<<<
|03:32:33|I|---------------------------
|03:32:35|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:35|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:35|E|No data collected --> retry        
|03:32:35|E|No data collected --> retry        
|03:32:35|E|No data collected --> retry        
|03:32:35|E|No data collected --> retry        
|03:32:35|E|No data collected --> retry        
|03:32:35|E|No data collected --> retry        
|03:32:35|E|No data collected --> retry        
|03:32:35|E|No data collected --> retry        
|03:32:35|E|No data collected --> retry        
|03:32:35|E|No data collected --> retry        
|03:32:35|E|	--> Reached maximum number of attempts (10) without success
|03:32:35|I|---------------------------
|03:32:35|I|****** Reading  data ******
|03:32:35|I|n. 32-bit words :         0
|03:32:35|I|>>>> Progress :  40.8% <<<<
|03:32:35|I|---------------------------
|03:32:37|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:37|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:37|E|No data collected --> retry        
|03:32:37|E|No data collected --> retry        
|03:32:37|E|No data collected --> retry        
|03:32:37|E|No data collected --> retry        
|03:32:37|E|No data collected --> retry        
|03:32:37|E|No data collected --> retry        
|03:32:37|E|No data collected --> retry        
|03:32:37|E|No data collected --> retry        
|03:32:37|E|No data collected --> retry        
|03:32:37|E|No data collected --> retry        
|03:32:37|E|	--> Reached maximum number of attempts (10) without success
|03:32:37|I|---------------------------
|03:32:37|I|****** Reading  data ******
|03:32:37|I|n. 32-bit words :         0
|03:32:37|I|>>>> Progress :  41.1% <<<<
|03:32:37|I|---------------------------
|03:32:39|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:39|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:39|E|No data collected --> retry        
|03:32:39|E|No data collected --> retry        
|03:32:39|E|No data collected --> retry        
|03:32:39|E|No data collected --> retry        
|03:32:39|E|No data collected --> retry        
|03:32:39|E|No data collected --> retry        
|03:32:39|E|No data collected --> retry        
|03:32:39|E|No data collected --> retry        
|03:32:39|E|No data collected --> retry        
|03:32:39|E|No data collected --> retry        
|03:32:39|E|	--> Reached maximum number of attempts (10) without success
|03:32:39|I|---------------------------
|03:32:39|I|****** Reading  data ******
|03:32:39|I|n. 32-bit words :         0
|03:32:39|I|>>>> Progress :  41.4% <<<<
|03:32:39|I|---------------------------
|03:32:42|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:42|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:42|E|No data collected --> retry        
|03:32:42|E|No data collected --> retry        
|03:32:42|E|No data collected --> retry        
|03:32:42|E|No data collected --> retry        
|03:32:42|E|No data collected --> retry        
|03:32:42|E|No data collected --> retry        
|03:32:42|E|No data collected --> retry        
|03:32:42|E|No data collected --> retry        
|03:32:42|E|No data collected --> retry        
|03:32:42|E|No data collected --> retry        
|03:32:42|E|	--> Reached maximum number of attempts (10) without success
|03:32:42|I|---------------------------
|03:32:42|I|****** Reading  data ******
|03:32:42|I|n. 32-bit words :         0
|03:32:42|I|>>>> Progress :  41.7% <<<<
|03:32:42|I|---------------------------
|03:32:44|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:44|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:44|E|No data collected --> retry        
|03:32:44|E|No data collected --> retry        
|03:32:44|E|No data collected --> retry        
|03:32:44|E|No data collected --> retry        
|03:32:44|E|No data collected --> retry        
|03:32:44|E|No data collected --> retry        
|03:32:44|E|No data collected --> retry        
|03:32:44|E|No data collected --> retry        
|03:32:44|E|No data collected --> retry        
|03:32:44|E|No data collected --> retry        
|03:32:44|E|	--> Reached maximum number of attempts (10) without success
|03:32:44|I|---------------------------
|03:32:44|I|****** Reading  data ******
|03:32:44|I|n. 32-bit words :         0
|03:32:44|I|>>>> Progress :  42.0% <<<<
|03:32:44|I|---------------------------
|03:32:46|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:46|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:46|E|No data collected --> retry        
|03:32:46|E|No data collected --> retry        
|03:32:46|E|No data collected --> retry        
|03:32:46|E|No data collected --> retry        
|03:32:46|E|No data collected --> retry        
|03:32:46|E|No data collected --> retry        
|03:32:46|E|No data collected --> retry        
|03:32:46|E|No data collected --> retry        
|03:32:46|E|No data collected --> retry        
|03:32:46|E|No data collected --> retry        
|03:32:46|E|	--> Reached maximum number of attempts (10) without success
|03:32:46|I|---------------------------
|03:32:46|I|****** Reading  data ******
|03:32:46|I|n. 32-bit words :         0
|03:32:46|I|>>>> Progress :  42.3% <<<<
|03:32:46|I|---------------------------
|03:32:49|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:49|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:49|E|No data collected --> retry        
|03:32:49|E|No data collected --> retry        
|03:32:49|E|No data collected --> retry        
|03:32:49|E|No data collected --> retry        
|03:32:49|E|No data collected --> retry        
|03:32:49|E|No data collected --> retry        
|03:32:49|E|No data collected --> retry        
|03:32:49|E|No data collected --> retry        
|03:32:49|E|No data collected --> retry        
|03:32:49|E|No data collected --> retry        
|03:32:49|E|	--> Reached maximum number of attempts (10) without success
|03:32:49|I|---------------------------
|03:32:49|I|****** Reading  data ******
|03:32:49|I|n. 32-bit words :         0
|03:32:49|I|>>>> Progress :  42.6% <<<<
|03:32:49|I|---------------------------
|03:32:51|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:51|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:51|E|No data collected --> retry        
|03:32:51|E|No data collected --> retry        
|03:32:51|E|No data collected --> retry        
|03:32:51|E|No data collected --> retry        
|03:32:51|E|No data collected --> retry        
|03:32:51|E|No data collected --> retry        
|03:32:51|E|No data collected --> retry        
|03:32:51|E|No data collected --> retry        
|03:32:51|E|No data collected --> retry        
|03:32:51|E|No data collected --> retry        
|03:32:51|E|	--> Reached maximum number of attempts (10) without success
|03:32:51|I|---------------------------
|03:32:51|I|****** Reading  data ******
|03:32:51|I|n. 32-bit words :         0
|03:32:51|I|>>>> Progress :  42.9% <<<<
|03:32:51|I|---------------------------
|03:32:53|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:53|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:53|E|No data collected --> retry        
|03:32:53|E|No data collected --> retry        
|03:32:53|E|No data collected --> retry        
|03:32:53|E|No data collected --> retry        
|03:32:53|E|No data collected --> retry        
|03:32:53|E|No data collected --> retry        
|03:32:53|E|No data collected --> retry        
|03:32:53|E|No data collected --> retry        
|03:32:53|E|No data collected --> retry        
|03:32:53|E|No data collected --> retry        
|03:32:53|E|	--> Reached maximum number of attempts (10) without success
|03:32:53|I|---------------------------
|03:32:53|I|****** Reading  data ******
|03:32:53|I|n. 32-bit words :         0
|03:32:53|I|>>>> Progress :  43.2% <<<<
|03:32:53|I|---------------------------
|03:32:55|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:55|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:55|E|No data collected --> retry        
|03:32:55|E|No data collected --> retry        
|03:32:55|E|No data collected --> retry        
|03:32:56|E|No data collected --> retry        
|03:32:56|E|No data collected --> retry        
|03:32:56|E|No data collected --> retry        
|03:32:56|E|No data collected --> retry        
|03:32:56|E|No data collected --> retry        
|03:32:56|E|No data collected --> retry        
|03:32:56|E|No data collected --> retry        
|03:32:56|E|	--> Reached maximum number of attempts (10) without success
|03:32:56|I|---------------------------
|03:32:56|I|****** Reading  data ******
|03:32:56|I|n. 32-bit words :         0
|03:32:56|I|>>>> Progress :  43.5% <<<<
|03:32:56|I|---------------------------
|03:32:58|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:32:58|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:32:58|E|No data collected --> retry        
|03:32:58|E|No data collected --> retry        
|03:32:58|E|No data collected --> retry        
|03:32:58|E|No data collected --> retry        
|03:32:58|E|No data collected --> retry        
|03:32:58|E|No data collected --> retry        
|03:32:58|E|No data collected --> retry        
|03:32:58|E|No data collected --> retry        
|03:32:58|E|No data collected --> retry        
|03:32:58|E|No data collected --> retry        
|03:32:58|E|	--> Reached maximum number of attempts (10) without success
|03:32:58|I|---------------------------
|03:32:58|I|****** Reading  data ******
|03:32:58|I|n. 32-bit words :         0
|03:32:58|I|>>>> Progress :  43.8% <<<<
|03:32:58|I|---------------------------
|03:33:00|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:00|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:00|E|No data collected --> retry        
|03:33:00|E|No data collected --> retry        
|03:33:00|E|No data collected --> retry        
|03:33:00|E|No data collected --> retry        
|03:33:00|E|No data collected --> retry        
|03:33:00|E|No data collected --> retry        
|03:33:00|E|No data collected --> retry        
|03:33:00|E|No data collected --> retry        
|03:33:00|E|No data collected --> retry        
|03:33:00|E|No data collected --> retry        
|03:33:00|E|	--> Reached maximum number of attempts (10) without success
|03:33:00|I|---------------------------
|03:33:00|I|****** Reading  data ******
|03:33:00|I|n. 32-bit words :         0
|03:33:00|I|>>>> Progress :  44.0% <<<<
|03:33:00|I|---------------------------
|03:33:02|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:02|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:02|E|No data collected --> retry        
|03:33:02|E|No data collected --> retry        
|03:33:02|E|No data collected --> retry        
|03:33:02|E|No data collected --> retry        
|03:33:02|E|No data collected --> retry        
|03:33:02|E|No data collected --> retry        
|03:33:02|E|No data collected --> retry        
|03:33:02|E|No data collected --> retry        
|03:33:02|E|No data collected --> retry        
|03:33:02|E|No data collected --> retry        
|03:33:02|E|	--> Reached maximum number of attempts (10) without success
|03:33:02|I|---------------------------
|03:33:02|I|****** Reading  data ******
|03:33:02|I|n. 32-bit words :         0
|03:33:02|I|>>>> Progress :  44.3% <<<<
|03:33:02|I|---------------------------
|03:33:05|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:05|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:05|E|No data collected --> retry        
|03:33:05|E|No data collected --> retry        
|03:33:05|E|No data collected --> retry        
|03:33:05|E|No data collected --> retry        
|03:33:05|E|No data collected --> retry        
|03:33:05|E|No data collected --> retry        
|03:33:05|E|No data collected --> retry        
|03:33:05|E|No data collected --> retry        
|03:33:05|E|No data collected --> retry        
|03:33:05|E|No data collected --> retry        
|03:33:05|E|	--> Reached maximum number of attempts (10) without success
|03:33:05|I|---------------------------
|03:33:05|I|****** Reading  data ******
|03:33:05|I|n. 32-bit words :         0
|03:33:05|I|>>>> Progress :  44.6% <<<<
|03:33:05|I|---------------------------
|03:33:07|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:07|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:07|E|No data collected --> retry        
|03:33:07|E|No data collected --> retry        
|03:33:07|E|No data collected --> retry        
|03:33:07|E|No data collected --> retry        
|03:33:07|E|No data collected --> retry        
|03:33:07|E|No data collected --> retry        
|03:33:07|E|No data collected --> retry        
|03:33:07|E|No data collected --> retry        
|03:33:07|E|No data collected --> retry        
|03:33:07|E|No data collected --> retry        
|03:33:07|E|	--> Reached maximum number of attempts (10) without success
|03:33:07|I|---------------------------
|03:33:07|I|****** Reading  data ******
|03:33:07|I|n. 32-bit words :         0
|03:33:07|I|>>>> Progress :  44.9% <<<<
|03:33:07|I|---------------------------
|03:33:09|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:09|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:09|E|No data collected --> retry        
|03:33:09|E|No data collected --> retry        
|03:33:09|E|No data collected --> retry        
|03:33:09|E|No data collected --> retry        
|03:33:09|E|No data collected --> retry        
|03:33:09|E|No data collected --> retry        
|03:33:09|E|No data collected --> retry        
|03:33:09|E|No data collected --> retry        
|03:33:09|E|No data collected --> retry        
|03:33:09|E|No data collected --> retry        
|03:33:09|E|	--> Reached maximum number of attempts (10) without success
|03:33:09|I|---------------------------
|03:33:09|I|****** Reading  data ******
|03:33:09|I|n. 32-bit words :         0
|03:33:09|I|>>>> Progress :  45.2% <<<<
|03:33:09|I|---------------------------
|03:33:12|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:12|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:12|E|No data collected --> retry        
|03:33:12|E|No data collected --> retry        
|03:33:12|E|No data collected --> retry        
|03:33:12|E|No data collected --> retry        
|03:33:12|E|No data collected --> retry        
|03:33:12|E|No data collected --> retry        
|03:33:12|E|No data collected --> retry        
|03:33:12|E|No data collected --> retry        
|03:33:12|E|No data collected --> retry        
|03:33:12|E|No data collected --> retry        
|03:33:12|E|	--> Reached maximum number of attempts (10) without success
|03:33:12|I|---------------------------
|03:33:12|I|****** Reading  data ******
|03:33:12|I|n. 32-bit words :         0
|03:33:12|I|>>>> Progress :  45.5% <<<<
|03:33:12|I|---------------------------
|03:33:14|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:14|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:14|E|No data collected --> retry        
|03:33:14|E|No data collected --> retry        
|03:33:14|E|No data collected --> retry        
|03:33:14|E|No data collected --> retry        
|03:33:14|E|No data collected --> retry        
|03:33:14|E|No data collected --> retry        
|03:33:14|E|No data collected --> retry        
|03:33:14|E|No data collected --> retry        
|03:33:14|E|No data collected --> retry        
|03:33:14|E|No data collected --> retry        
|03:33:14|E|	--> Reached maximum number of attempts (10) without success
|03:33:14|I|---------------------------
|03:33:14|I|****** Reading  data ******
|03:33:14|I|n. 32-bit words :         0
|03:33:14|I|>>>> Progress :  45.8% <<<<
|03:33:14|I|---------------------------
|03:33:16|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:16|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:16|E|No data collected --> retry        
|03:33:16|E|No data collected --> retry        
|03:33:16|E|No data collected --> retry        
|03:33:16|E|No data collected --> retry        
|03:33:16|E|No data collected --> retry        
|03:33:16|E|No data collected --> retry        
|03:33:16|E|No data collected --> retry        
|03:33:16|E|No data collected --> retry        
|03:33:16|E|No data collected --> retry        
|03:33:16|E|No data collected --> retry        
|03:33:16|E|	--> Reached maximum number of attempts (10) without success
|03:33:16|I|---------------------------
|03:33:16|I|****** Reading  data ******
|03:33:16|I|n. 32-bit words :         0
|03:33:16|I|>>>> Progress :  46.1% <<<<
|03:33:16|I|---------------------------
|03:33:18|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:18|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:18|E|No data collected --> retry        
|03:33:19|E|No data collected --> retry        
|03:33:19|E|No data collected --> retry        
|03:33:19|E|No data collected --> retry        
|03:33:19|E|No data collected --> retry        
|03:33:19|E|No data collected --> retry        
|03:33:19|E|No data collected --> retry        
|03:33:19|E|No data collected --> retry        
|03:33:19|E|No data collected --> retry        
|03:33:19|E|No data collected --> retry        
|03:33:19|E|	--> Reached maximum number of attempts (10) without success
|03:33:19|I|---------------------------
|03:33:19|I|****** Reading  data ******
|03:33:19|I|n. 32-bit words :         0
|03:33:19|I|>>>> Progress :  46.4% <<<<
|03:33:19|I|---------------------------
|03:33:21|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:21|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:21|E|No data collected --> retry        
|03:33:21|E|No data collected --> retry        
|03:33:21|E|No data collected --> retry        
|03:33:21|E|No data collected --> retry        
|03:33:21|E|No data collected --> retry        
|03:33:21|E|No data collected --> retry        
|03:33:21|E|No data collected --> retry        
|03:33:21|E|No data collected --> retry        
|03:33:21|E|No data collected --> retry        
|03:33:21|E|No data collected --> retry        
|03:33:21|E|	--> Reached maximum number of attempts (10) without success
|03:33:21|I|---------------------------
|03:33:21|I|****** Reading  data ******
|03:33:21|I|n. 32-bit words :         0
|03:33:21|I|>>>> Progress :  46.7% <<<<
|03:33:21|I|---------------------------
|03:33:23|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:23|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:23|E|No data collected --> retry        
|03:33:23|E|No data collected --> retry        
|03:33:23|E|No data collected --> retry        
|03:33:23|E|No data collected --> retry        
|03:33:23|E|No data collected --> retry        
|03:33:23|E|No data collected --> retry        
|03:33:23|E|No data collected --> retry        
|03:33:23|E|No data collected --> retry        
|03:33:23|E|No data collected --> retry        
|03:33:23|E|No data collected --> retry        
|03:33:23|E|	--> Reached maximum number of attempts (10) without success
|03:33:23|I|---------------------------
|03:33:23|I|****** Reading  data ******
|03:33:23|I|n. 32-bit words :         0
|03:33:23|I|>>>> Progress :  47.0% <<<<
|03:33:23|I|---------------------------
|03:33:25|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:25|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:25|E|No data collected --> retry        
|03:33:25|E|No data collected --> retry        
|03:33:25|E|No data collected --> retry        
|03:33:25|E|No data collected --> retry        
|03:33:25|E|No data collected --> retry        
|03:33:25|E|No data collected --> retry        
|03:33:25|E|No data collected --> retry        
|03:33:26|E|No data collected --> retry        
|03:33:26|E|No data collected --> retry        
|03:33:26|E|No data collected --> retry        
|03:33:26|E|	--> Reached maximum number of attempts (10) without success
|03:33:26|I|---------------------------
|03:33:26|I|****** Reading  data ******
|03:33:26|I|n. 32-bit words :         0
|03:33:26|I|>>>> Progress :  47.3% <<<<
|03:33:26|I|---------------------------
|03:33:28|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:28|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:28|E|No data collected --> retry        
|03:33:28|E|No data collected --> retry        
|03:33:28|E|No data collected --> retry        
|03:33:28|E|No data collected --> retry        
|03:33:28|E|No data collected --> retry        
|03:33:28|E|No data collected --> retry        
|03:33:28|E|No data collected --> retry        
|03:33:28|E|No data collected --> retry        
|03:33:28|E|No data collected --> retry        
|03:33:28|E|No data collected --> retry        
|03:33:28|E|	--> Reached maximum number of attempts (10) without success
|03:33:28|I|---------------------------
|03:33:28|I|****** Reading  data ******
|03:33:28|I|n. 32-bit words :         0
|03:33:28|I|>>>> Progress :  47.6% <<<<
|03:33:28|I|---------------------------
|03:33:30|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:30|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:30|E|No data collected --> retry        
|03:33:30|E|No data collected --> retry        
|03:33:30|E|No data collected --> retry        
|03:33:30|E|No data collected --> retry        
|03:33:30|E|No data collected --> retry        
|03:33:30|E|No data collected --> retry        
|03:33:30|E|No data collected --> retry        
|03:33:30|E|No data collected --> retry        
|03:33:30|E|No data collected --> retry        
|03:33:30|E|No data collected --> retry        
|03:33:30|E|	--> Reached maximum number of attempts (10) without success
|03:33:30|I|---------------------------
|03:33:30|I|****** Reading  data ******
|03:33:30|I|n. 32-bit words :         0
|03:33:30|I|>>>> Progress :  47.9% <<<<
|03:33:30|I|---------------------------
|03:33:32|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:32|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:32|E|No data collected --> retry        
|03:33:32|E|No data collected --> retry        
|03:33:32|E|No data collected --> retry        
|03:33:32|E|No data collected --> retry        
|03:33:32|E|No data collected --> retry        
|03:33:32|E|No data collected --> retry        
|03:33:32|E|No data collected --> retry        
|03:33:32|E|No data collected --> retry        
|03:33:32|E|No data collected --> retry        
|03:33:32|E|No data collected --> retry        
|03:33:32|E|	--> Reached maximum number of attempts (10) without success
|03:33:32|I|---------------------------
|03:33:32|I|****** Reading  data ******
|03:33:32|I|n. 32-bit words :         0
|03:33:32|I|>>>> Progress :  48.2% <<<<
|03:33:32|I|---------------------------
|03:33:35|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:35|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:35|E|No data collected --> retry        
|03:33:35|E|No data collected --> retry        
|03:33:35|E|No data collected --> retry        
|03:33:35|E|No data collected --> retry        
|03:33:35|E|No data collected --> retry        
|03:33:35|E|No data collected --> retry        
|03:33:35|E|No data collected --> retry        
|03:33:35|E|No data collected --> retry        
|03:33:35|E|No data collected --> retry        
|03:33:35|E|No data collected --> retry        
|03:33:35|E|	--> Reached maximum number of attempts (10) without success
|03:33:35|I|---------------------------
|03:33:35|I|****** Reading  data ******
|03:33:35|I|n. 32-bit words :         0
|03:33:35|I|>>>> Progress :  48.5% <<<<
|03:33:35|I|---------------------------
|03:33:37|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:37|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:37|E|No data collected --> retry        
|03:33:37|E|No data collected --> retry        
|03:33:37|E|No data collected --> retry        
|03:33:37|E|No data collected --> retry        
|03:33:37|E|No data collected --> retry        
|03:33:37|E|No data collected --> retry        
|03:33:37|E|No data collected --> retry        
|03:33:37|E|No data collected --> retry        
|03:33:37|E|No data collected --> retry        
|03:33:37|E|No data collected --> retry        
|03:33:37|E|	--> Reached maximum number of attempts (10) without success
|03:33:37|I|---------------------------
|03:33:37|I|****** Reading  data ******
|03:33:37|I|n. 32-bit words :         0
|03:33:37|I|>>>> Progress :  48.8% <<<<
|03:33:37|I|---------------------------
|03:33:39|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:39|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:39|E|No data collected --> retry        
|03:33:39|E|No data collected --> retry        
|03:33:39|E|No data collected --> retry        
|03:33:39|E|No data collected --> retry        
|03:33:39|E|No data collected --> retry        
|03:33:39|E|No data collected --> retry        
|03:33:39|E|No data collected --> retry        
|03:33:39|E|No data collected --> retry        
|03:33:39|E|No data collected --> retry        
|03:33:39|E|No data collected --> retry        
|03:33:39|E|	--> Reached maximum number of attempts (10) without success
|03:33:39|I|---------------------------
|03:33:39|I|****** Reading  data ******
|03:33:39|I|n. 32-bit words :         0
|03:33:39|I|>>>> Progress :  49.1% <<<<
|03:33:39|I|---------------------------
|03:33:41|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:41|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:42|E|No data collected --> retry        
|03:33:42|E|No data collected --> retry        
|03:33:42|E|No data collected --> retry        
|03:33:42|E|No data collected --> retry        
|03:33:42|E|No data collected --> retry        
|03:33:42|E|No data collected --> retry        
|03:33:42|E|No data collected --> retry        
|03:33:42|E|No data collected --> retry        
|03:33:42|E|No data collected --> retry        
|03:33:42|E|No data collected --> retry        
|03:33:42|E|	--> Reached maximum number of attempts (10) without success
|03:33:42|I|---------------------------
|03:33:42|I|****** Reading  data ******
|03:33:42|I|n. 32-bit words :         0
|03:33:42|I|>>>> Progress :  49.4% <<<<
|03:33:42|I|---------------------------
|03:33:44|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:44|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:44|E|No data collected --> retry        
|03:33:44|E|No data collected --> retry        
|03:33:44|E|No data collected --> retry        
|03:33:44|E|No data collected --> retry        
|03:33:44|E|No data collected --> retry        
|03:33:44|E|No data collected --> retry        
|03:33:44|E|No data collected --> retry        
|03:33:44|E|No data collected --> retry        
|03:33:44|E|No data collected --> retry        
|03:33:44|E|No data collected --> retry        
|03:33:44|E|	--> Reached maximum number of attempts (10) without success
|03:33:44|I|---------------------------
|03:33:44|I|****** Reading  data ******
|03:33:44|I|n. 32-bit words :         0
|03:33:44|I|>>>> Progress :  49.7% <<<<
|03:33:44|I|---------------------------
|03:33:46|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:46|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:46|E|No data collected --> retry        
|03:33:46|E|No data collected --> retry        
|03:33:46|E|No data collected --> retry        
|03:33:46|E|No data collected --> retry        
|03:33:46|E|No data collected --> retry        
|03:33:46|E|No data collected --> retry        
|03:33:46|E|No data collected --> retry        
|03:33:46|E|No data collected --> retry        
|03:33:46|E|No data collected --> retry        
|03:33:46|E|No data collected --> retry        
|03:33:46|E|	--> Reached maximum number of attempts (10) without success
|03:33:46|I|---------------------------
|03:33:46|I|****** Reading  data ******
|03:33:46|I|n. 32-bit words :         0
|03:33:46|I|>>>> Progress :  50.0% <<<<
|03:33:46|I|---------------------------
|03:33:48|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:48|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:48|E|No data collected --> retry        
|03:33:48|E|No data collected --> retry        
|03:33:48|E|No data collected --> retry        
|03:33:48|E|No data collected --> retry        
|03:33:48|E|No data collected --> retry        
|03:33:48|E|No data collected --> retry        
|03:33:49|E|No data collected --> retry        
|03:33:49|E|No data collected --> retry        
|03:33:49|E|No data collected --> retry        
|03:33:49|E|No data collected --> retry        
|03:33:49|E|	--> Reached maximum number of attempts (10) without success
|03:33:49|I|---------------------------
|03:33:49|I|****** Reading  data ******
|03:33:49|I|n. 32-bit words :         0
|03:33:49|I|>>>> Progress :  50.3% <<<<
|03:33:49|I|---------------------------
|03:33:51|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:51|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:51|E|No data collected --> retry        
|03:33:51|E|No data collected --> retry        
|03:33:51|E|No data collected --> retry        
|03:33:51|E|No data collected --> retry        
|03:33:51|E|No data collected --> retry        
|03:33:51|E|No data collected --> retry        
|03:33:51|E|No data collected --> retry        
|03:33:51|E|No data collected --> retry        
|03:33:51|E|No data collected --> retry        
|03:33:51|E|No data collected --> retry        
|03:33:51|E|	--> Reached maximum number of attempts (10) without success
|03:33:51|I|---------------------------
|03:33:51|I|****** Reading  data ******
|03:33:51|I|n. 32-bit words :         0
|03:33:51|I|>>>> Progress :  50.6% <<<<
|03:33:51|I|---------------------------
|03:33:53|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:53|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:53|E|No data collected --> retry        
|03:33:53|E|No data collected --> retry        
|03:33:53|E|No data collected --> retry        
|03:33:53|E|No data collected --> retry        
|03:33:53|E|No data collected --> retry        
|03:33:53|E|No data collected --> retry        
|03:33:53|E|No data collected --> retry        
|03:33:53|E|No data collected --> retry        
|03:33:53|E|No data collected --> retry        
|03:33:53|E|No data collected --> retry        
|03:33:53|E|	--> Reached maximum number of attempts (10) without success
|03:33:53|I|---------------------------
|03:33:53|I|****** Reading  data ******
|03:33:53|I|n. 32-bit words :         0
|03:33:53|I|>>>> Progress :  50.9% <<<<
|03:33:53|I|---------------------------
|03:33:55|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:55|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:55|E|No data collected --> retry        
|03:33:55|E|No data collected --> retry        
|03:33:55|E|No data collected --> retry        
|03:33:55|E|No data collected --> retry        
|03:33:55|E|No data collected --> retry        
|03:33:55|E|No data collected --> retry        
|03:33:55|E|No data collected --> retry        
|03:33:55|E|No data collected --> retry        
|03:33:55|E|No data collected --> retry        
|03:33:55|E|No data collected --> retry        
|03:33:55|E|	--> Reached maximum number of attempts (10) without success
|03:33:55|I|---------------------------
|03:33:55|I|****** Reading  data ******
|03:33:55|I|n. 32-bit words :         0
|03:33:55|I|>>>> Progress :  51.2% <<<<
|03:33:55|I|---------------------------
|03:33:58|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:33:58|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:33:58|E|No data collected --> retry        
|03:33:58|E|No data collected --> retry        
|03:33:58|E|No data collected --> retry        
|03:33:58|E|No data collected --> retry        
|03:33:58|E|No data collected --> retry        
|03:33:58|E|No data collected --> retry        
|03:33:58|E|No data collected --> retry        
|03:33:58|E|No data collected --> retry        
|03:33:58|E|No data collected --> retry        
|03:33:58|E|No data collected --> retry        
|03:33:58|E|	--> Reached maximum number of attempts (10) without success
|03:33:58|I|---------------------------
|03:33:58|I|****** Reading  data ******
|03:33:58|I|n. 32-bit words :         0
|03:33:58|I|>>>> Progress :  51.5% <<<<
|03:33:58|I|---------------------------
|03:34:00|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:00|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:00|E|No data collected --> retry        
|03:34:00|E|No data collected --> retry        
|03:34:00|E|No data collected --> retry        
|03:34:00|E|No data collected --> retry        
|03:34:00|E|No data collected --> retry        
|03:34:00|E|No data collected --> retry        
|03:34:00|E|No data collected --> retry        
|03:34:00|E|No data collected --> retry        
|03:34:00|E|No data collected --> retry        
|03:34:00|E|No data collected --> retry        
|03:34:00|E|	--> Reached maximum number of attempts (10) without success
|03:34:00|I|---------------------------
|03:34:00|I|****** Reading  data ******
|03:34:00|I|n. 32-bit words :         0
|03:34:00|I|>>>> Progress :  51.8% <<<<
|03:34:00|I|---------------------------
|03:34:02|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:02|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:02|E|No data collected --> retry        
|03:34:02|E|No data collected --> retry        
|03:34:02|E|No data collected --> retry        
|03:34:02|E|No data collected --> retry        
|03:34:02|E|No data collected --> retry        
|03:34:02|E|No data collected --> retry        
|03:34:02|E|No data collected --> retry        
|03:34:02|E|No data collected --> retry        
|03:34:02|E|No data collected --> retry        
|03:34:02|E|No data collected --> retry        
|03:34:02|E|	--> Reached maximum number of attempts (10) without success
|03:34:02|I|---------------------------
|03:34:02|I|****** Reading  data ******
|03:34:02|I|n. 32-bit words :         0
|03:34:02|I|>>>> Progress :  52.1% <<<<
|03:34:02|I|---------------------------
|03:34:05|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:05|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:05|E|No data collected --> retry        
|03:34:05|E|No data collected --> retry        
|03:34:05|E|No data collected --> retry        
|03:34:05|E|No data collected --> retry        
|03:34:05|E|No data collected --> retry        
|03:34:05|E|No data collected --> retry        
|03:34:05|E|No data collected --> retry        
|03:34:05|E|No data collected --> retry        
|03:34:05|E|No data collected --> retry        
|03:34:05|E|No data collected --> retry        
|03:34:05|E|	--> Reached maximum number of attempts (10) without success
|03:34:05|I|---------------------------
|03:34:05|I|****** Reading  data ******
|03:34:05|I|n. 32-bit words :         0
|03:34:05|I|>>>> Progress :  52.4% <<<<
|03:34:05|I|---------------------------
|03:34:07|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:07|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:07|E|No data collected --> retry        
|03:34:07|E|No data collected --> retry        
|03:34:07|E|No data collected --> retry        
|03:34:07|E|No data collected --> retry        
|03:34:07|E|No data collected --> retry        
|03:34:07|E|No data collected --> retry        
|03:34:07|E|No data collected --> retry        
|03:34:07|E|No data collected --> retry        
|03:34:07|E|No data collected --> retry        
|03:34:07|E|No data collected --> retry        
|03:34:07|E|	--> Reached maximum number of attempts (10) without success
|03:34:07|I|---------------------------
|03:34:07|I|****** Reading  data ******
|03:34:07|I|n. 32-bit words :         0
|03:34:07|I|>>>> Progress :  52.7% <<<<
|03:34:07|I|---------------------------
|03:34:09|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:09|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:09|E|No data collected --> retry        
|03:34:09|E|No data collected --> retry        
|03:34:09|E|No data collected --> retry        
|03:34:09|E|No data collected --> retry        
|03:34:09|E|No data collected --> retry        
|03:34:09|E|No data collected --> retry        
|03:34:09|E|No data collected --> retry        
|03:34:09|E|No data collected --> retry        
|03:34:09|E|No data collected --> retry        
|03:34:09|E|No data collected --> retry        
|03:34:09|E|	--> Reached maximum number of attempts (10) without success
|03:34:09|I|---------------------------
|03:34:09|I|****** Reading  data ******
|03:34:09|I|n. 32-bit words :         0
|03:34:09|I|>>>> Progress :  53.0% <<<<
|03:34:09|I|---------------------------
|03:34:11|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:11|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:11|E|No data collected --> retry        
|03:34:11|E|No data collected --> retry        
|03:34:11|E|No data collected --> retry        
|03:34:12|E|No data collected --> retry        
|03:34:12|E|No data collected --> retry        
|03:34:12|E|No data collected --> retry        
|03:34:12|E|No data collected --> retry        
|03:34:12|E|No data collected --> retry        
|03:34:12|E|No data collected --> retry        
|03:34:12|E|No data collected --> retry        
|03:34:12|E|	--> Reached maximum number of attempts (10) without success
|03:34:12|I|---------------------------
|03:34:12|I|****** Reading  data ******
|03:34:12|I|n. 32-bit words :         0
|03:34:12|I|>>>> Progress :  53.3% <<<<
|03:34:12|I|---------------------------
|03:34:14|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:14|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:14|E|No data collected --> retry        
|03:34:14|E|No data collected --> retry        
|03:34:14|E|No data collected --> retry        
|03:34:14|E|No data collected --> retry        
|03:34:14|E|No data collected --> retry        
|03:34:14|E|No data collected --> retry        
|03:34:14|E|No data collected --> retry        
|03:34:14|E|No data collected --> retry        
|03:34:14|E|No data collected --> retry        
|03:34:14|E|No data collected --> retry        
|03:34:14|E|	--> Reached maximum number of attempts (10) without success
|03:34:14|I|---------------------------
|03:34:14|I|****** Reading  data ******
|03:34:14|I|n. 32-bit words :         0
|03:34:14|I|>>>> Progress :  53.6% <<<<
|03:34:14|I|---------------------------
|03:34:16|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:16|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:16|E|No data collected --> retry        
|03:34:16|E|No data collected --> retry        
|03:34:16|E|No data collected --> retry        
|03:34:16|E|No data collected --> retry        
|03:34:16|E|No data collected --> retry        
|03:34:16|E|No data collected --> retry        
|03:34:16|E|No data collected --> retry        
|03:34:16|E|No data collected --> retry        
|03:34:16|E|No data collected --> retry        
|03:34:16|E|No data collected --> retry        
|03:34:16|E|	--> Reached maximum number of attempts (10) without success
|03:34:16|I|---------------------------
|03:34:16|I|****** Reading  data ******
|03:34:16|I|n. 32-bit words :         0
|03:34:16|I|>>>> Progress :  53.9% <<<<
|03:34:16|I|---------------------------
|03:34:18|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:18|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:18|E|No data collected --> retry        
|03:34:18|E|No data collected --> retry        
|03:34:18|E|No data collected --> retry        
|03:34:18|E|No data collected --> retry        
|03:34:18|E|No data collected --> retry        
|03:34:18|E|No data collected --> retry        
|03:34:18|E|No data collected --> retry        
|03:34:18|E|No data collected --> retry        
|03:34:18|E|No data collected --> retry        
|03:34:19|E|No data collected --> retry        
|03:34:19|E|	--> Reached maximum number of attempts (10) without success
|03:34:19|I|---------------------------
|03:34:19|I|****** Reading  data ******
|03:34:19|I|n. 32-bit words :         0
|03:34:19|I|>>>> Progress :  54.2% <<<<
|03:34:19|I|---------------------------
|03:34:21|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:21|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:21|E|No data collected --> retry        
|03:34:21|E|No data collected --> retry        
|03:34:21|E|No data collected --> retry        
|03:34:21|E|No data collected --> retry        
|03:34:21|E|No data collected --> retry        
|03:34:21|E|No data collected --> retry        
|03:34:21|E|No data collected --> retry        
|03:34:21|E|No data collected --> retry        
|03:34:21|E|No data collected --> retry        
|03:34:21|E|No data collected --> retry        
|03:34:21|E|	--> Reached maximum number of attempts (10) without success
|03:34:21|I|---------------------------
|03:34:21|I|****** Reading  data ******
|03:34:21|I|n. 32-bit words :         0
|03:34:21|I|>>>> Progress :  54.5% <<<<
|03:34:21|I|---------------------------
|03:34:23|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:23|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:23|E|No data collected --> retry        
|03:34:23|E|No data collected --> retry        
|03:34:23|E|No data collected --> retry        
|03:34:23|E|No data collected --> retry        
|03:34:23|E|No data collected --> retry        
|03:34:23|E|No data collected --> retry        
|03:34:23|E|No data collected --> retry        
|03:34:23|E|No data collected --> retry        
|03:34:23|E|No data collected --> retry        
|03:34:23|E|No data collected --> retry        
|03:34:23|E|	--> Reached maximum number of attempts (10) without success
|03:34:23|I|---------------------------
|03:34:23|I|****** Reading  data ******
|03:34:23|I|n. 32-bit words :         0
|03:34:23|I|>>>> Progress :  54.8% <<<<
|03:34:23|I|---------------------------
|03:34:25|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:25|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:25|E|No data collected --> retry        
|03:34:25|E|No data collected --> retry        
|03:34:25|E|No data collected --> retry        
|03:34:25|E|No data collected --> retry        
|03:34:25|E|No data collected --> retry        
|03:34:25|E|No data collected --> retry        
|03:34:25|E|No data collected --> retry        
|03:34:25|E|No data collected --> retry        
|03:34:25|E|No data collected --> retry        
|03:34:25|E|No data collected --> retry        
|03:34:25|E|	--> Reached maximum number of attempts (10) without success
|03:34:25|I|---------------------------
|03:34:25|I|****** Reading  data ******
|03:34:25|I|n. 32-bit words :         0
|03:34:25|I|>>>> Progress :  55.1% <<<<
|03:34:25|I|---------------------------
|03:34:28|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:28|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:28|E|No data collected --> retry        
|03:34:28|E|No data collected --> retry        
|03:34:28|E|No data collected --> retry        
|03:34:28|E|No data collected --> retry        
|03:34:28|E|No data collected --> retry        
|03:34:28|E|No data collected --> retry        
|03:34:28|E|No data collected --> retry        
|03:34:28|E|No data collected --> retry        
|03:34:28|E|No data collected --> retry        
|03:34:28|E|No data collected --> retry        
|03:34:28|E|	--> Reached maximum number of attempts (10) without success
|03:34:28|I|---------------------------
|03:34:28|I|****** Reading  data ******
|03:34:28|I|n. 32-bit words :         0
|03:34:28|I|>>>> Progress :  55.4% <<<<
|03:34:28|I|---------------------------
|03:34:30|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:30|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:30|E|No data collected --> retry        
|03:34:30|E|No data collected --> retry        
|03:34:30|E|No data collected --> retry        
|03:34:30|E|No data collected --> retry        
|03:34:30|E|No data collected --> retry        
|03:34:30|E|No data collected --> retry        
|03:34:30|E|No data collected --> retry        
|03:34:30|E|No data collected --> retry        
|03:34:30|E|No data collected --> retry        
|03:34:30|E|No data collected --> retry        
|03:34:30|E|	--> Reached maximum number of attempts (10) without success
|03:34:30|I|---------------------------
|03:34:30|I|****** Reading  data ******
|03:34:30|I|n. 32-bit words :         0
|03:34:30|I|>>>> Progress :  55.7% <<<<
|03:34:30|I|---------------------------
|03:34:32|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:32|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:32|E|No data collected --> retry        
|03:34:32|E|No data collected --> retry        
|03:34:32|E|No data collected --> retry        
|03:34:32|E|No data collected --> retry        
|03:34:32|E|No data collected --> retry        
|03:34:32|E|No data collected --> retry        
|03:34:32|E|No data collected --> retry        
|03:34:32|E|No data collected --> retry        
|03:34:32|E|No data collected --> retry        
|03:34:32|E|No data collected --> retry        
|03:34:32|E|	--> Reached maximum number of attempts (10) without success
|03:34:32|I|---------------------------
|03:34:32|I|****** Reading  data ******
|03:34:32|I|n. 32-bit words :         0
|03:34:32|I|>>>> Progress :  56.0% <<<<
|03:34:32|I|---------------------------
|03:34:34|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:34|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:35|E|No data collected --> retry        
|03:34:35|E|No data collected --> retry        
|03:34:35|E|No data collected --> retry        
|03:34:35|E|No data collected --> retry        
|03:34:35|E|No data collected --> retry        
|03:34:35|E|No data collected --> retry        
|03:34:35|E|No data collected --> retry        
|03:34:35|E|No data collected --> retry        
|03:34:35|E|No data collected --> retry        
|03:34:35|E|No data collected --> retry        
|03:34:35|E|	--> Reached maximum number of attempts (10) without success
|03:34:35|I|---------------------------
|03:34:35|I|****** Reading  data ******
|03:34:35|I|n. 32-bit words :         0
|03:34:35|I|>>>> Progress :  56.2% <<<<
|03:34:35|I|---------------------------
|03:34:37|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:37|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:37|E|No data collected --> retry        
|03:34:37|E|No data collected --> retry        
|03:34:37|E|No data collected --> retry        
|03:34:37|E|No data collected --> retry        
|03:34:37|E|No data collected --> retry        
|03:34:37|E|No data collected --> retry        
|03:34:37|E|No data collected --> retry        
|03:34:37|E|No data collected --> retry        
|03:34:37|E|No data collected --> retry        
|03:34:37|E|No data collected --> retry        
|03:34:37|E|	--> Reached maximum number of attempts (10) without success
|03:34:37|I|---------------------------
|03:34:37|I|****** Reading  data ******
|03:34:37|I|n. 32-bit words :         0
|03:34:37|I|>>>> Progress :  56.5% <<<<
|03:34:37|I|---------------------------
|03:34:39|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:39|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:39|E|No data collected --> retry        
|03:34:39|E|No data collected --> retry        
|03:34:39|E|No data collected --> retry        
|03:34:39|E|No data collected --> retry        
|03:34:39|E|No data collected --> retry        
|03:34:39|E|No data collected --> retry        
|03:34:39|E|No data collected --> retry        
|03:34:39|E|No data collected --> retry        
|03:34:39|E|No data collected --> retry        
|03:34:39|E|No data collected --> retry        
|03:34:39|E|	--> Reached maximum number of attempts (10) without success
|03:34:39|I|---------------------------
|03:34:39|I|****** Reading  data ******
|03:34:39|I|n. 32-bit words :         0
|03:34:39|I|>>>> Progress :  56.8% <<<<
|03:34:39|I|---------------------------
|03:34:41|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:41|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:41|E|No data collected --> retry        
|03:34:41|E|No data collected --> retry        
|03:34:41|E|No data collected --> retry        
|03:34:41|E|No data collected --> retry        
|03:34:41|E|No data collected --> retry        
|03:34:42|E|No data collected --> retry        
|03:34:42|E|No data collected --> retry        
|03:34:42|E|No data collected --> retry        
|03:34:42|E|No data collected --> retry        
|03:34:42|E|No data collected --> retry        
|03:34:42|E|	--> Reached maximum number of attempts (10) without success
|03:34:42|I|---------------------------
|03:34:42|I|****** Reading  data ******
|03:34:42|I|n. 32-bit words :         0
|03:34:42|I|>>>> Progress :  57.1% <<<<
|03:34:42|I|---------------------------
|03:34:44|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:44|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:44|E|No data collected --> retry        
|03:34:44|E|No data collected --> retry        
|03:34:44|E|No data collected --> retry        
|03:34:44|E|No data collected --> retry        
|03:34:44|E|No data collected --> retry        
|03:34:44|E|No data collected --> retry        
|03:34:44|E|No data collected --> retry        
|03:34:44|E|No data collected --> retry        
|03:34:44|E|No data collected --> retry        
|03:34:44|E|No data collected --> retry        
|03:34:44|E|	--> Reached maximum number of attempts (10) without success
|03:34:44|I|---------------------------
|03:34:44|I|****** Reading  data ******
|03:34:44|I|n. 32-bit words :         0
|03:34:44|I|>>>> Progress :  57.4% <<<<
|03:34:44|I|---------------------------
|03:34:46|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:46|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:46|E|No data collected --> retry        
|03:34:46|E|No data collected --> retry        
|03:34:46|E|No data collected --> retry        
|03:34:46|E|No data collected --> retry        
|03:34:46|E|No data collected --> retry        
|03:34:46|E|No data collected --> retry        
|03:34:46|E|No data collected --> retry        
|03:34:46|E|No data collected --> retry        
|03:34:46|E|No data collected --> retry        
|03:34:46|E|No data collected --> retry        
|03:34:46|E|	--> Reached maximum number of attempts (10) without success
|03:34:46|I|---------------------------
|03:34:46|I|****** Reading  data ******
|03:34:46|I|n. 32-bit words :         0
|03:34:46|I|>>>> Progress :  57.7% <<<<
|03:34:46|I|---------------------------
|03:34:48|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:48|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:48|E|No data collected --> retry        
|03:34:48|E|No data collected --> retry        
|03:34:48|E|No data collected --> retry        
|03:34:48|E|No data collected --> retry        
|03:34:48|E|No data collected --> retry        
|03:34:48|E|No data collected --> retry        
|03:34:48|E|No data collected --> retry        
|03:34:48|E|No data collected --> retry        
|03:34:48|E|No data collected --> retry        
|03:34:48|E|No data collected --> retry        
|03:34:48|E|	--> Reached maximum number of attempts (10) without success
|03:34:48|I|---------------------------
|03:34:48|I|****** Reading  data ******
|03:34:48|I|n. 32-bit words :         0
|03:34:48|I|>>>> Progress :  58.0% <<<<
|03:34:48|I|---------------------------
|03:34:51|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:51|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:51|E|No data collected --> retry        
|03:34:51|E|No data collected --> retry        
|03:34:51|E|No data collected --> retry        
|03:34:51|E|No data collected --> retry        
|03:34:51|E|No data collected --> retry        
|03:34:51|E|No data collected --> retry        
|03:34:51|E|No data collected --> retry        
|03:34:51|E|No data collected --> retry        
|03:34:51|E|No data collected --> retry        
|03:34:51|E|No data collected --> retry        
|03:34:51|E|	--> Reached maximum number of attempts (10) without success
|03:34:51|I|---------------------------
|03:34:51|I|****** Reading  data ******
|03:34:51|I|n. 32-bit words :         0
|03:34:51|I|>>>> Progress :  58.3% <<<<
|03:34:51|I|---------------------------
|03:34:53|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:53|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:53|E|No data collected --> retry        
|03:34:53|E|No data collected --> retry        
|03:34:53|E|No data collected --> retry        
|03:34:53|E|No data collected --> retry        
|03:34:53|E|No data collected --> retry        
|03:34:53|E|No data collected --> retry        
|03:34:53|E|No data collected --> retry        
|03:34:53|E|No data collected --> retry        
|03:34:53|E|No data collected --> retry        
|03:34:53|E|No data collected --> retry        
|03:34:53|E|	--> Reached maximum number of attempts (10) without success
|03:34:53|I|---------------------------
|03:34:53|I|****** Reading  data ******
|03:34:53|I|n. 32-bit words :         0
|03:34:53|I|>>>> Progress :  58.6% <<<<
|03:34:53|I|---------------------------
|03:34:55|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:55|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:55|E|No data collected --> retry        
|03:34:55|E|No data collected --> retry        
|03:34:55|E|No data collected --> retry        
|03:34:55|E|No data collected --> retry        
|03:34:55|E|No data collected --> retry        
|03:34:55|E|No data collected --> retry        
|03:34:55|E|No data collected --> retry        
|03:34:55|E|No data collected --> retry        
|03:34:55|E|No data collected --> retry        
|03:34:55|E|No data collected --> retry        
|03:34:55|E|	--> Reached maximum number of attempts (10) without success
|03:34:55|I|---------------------------
|03:34:55|I|****** Reading  data ******
|03:34:55|I|n. 32-bit words :         0
|03:34:55|I|>>>> Progress :  58.9% <<<<
|03:34:55|I|---------------------------
|03:34:57|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:34:57|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:34:57|E|No data collected --> retry        
|03:34:57|E|No data collected --> retry        
|03:34:58|E|No data collected --> retry        
|03:34:58|E|No data collected --> retry        
|03:34:58|E|No data collected --> retry        
|03:34:58|E|No data collected --> retry        
|03:34:58|E|No data collected --> retry        
|03:34:58|E|No data collected --> retry        
|03:34:58|E|No data collected --> retry        
|03:34:58|E|No data collected --> retry        
|03:34:58|E|	--> Reached maximum number of attempts (10) without success
|03:34:58|I|---------------------------
|03:34:58|I|****** Reading  data ******
|03:34:58|I|n. 32-bit words :         0
|03:34:58|I|>>>> Progress :  59.2% <<<<
|03:34:58|I|---------------------------
|03:35:00|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:00|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:00|E|No data collected --> retry        
|03:35:00|E|No data collected --> retry        
|03:35:00|E|No data collected --> retry        
|03:35:00|E|No data collected --> retry        
|03:35:00|E|No data collected --> retry        
|03:35:00|E|No data collected --> retry        
|03:35:00|E|No data collected --> retry        
|03:35:00|E|No data collected --> retry        
|03:35:00|E|No data collected --> retry        
|03:35:00|E|No data collected --> retry        
|03:35:00|E|	--> Reached maximum number of attempts (10) without success
|03:35:00|I|---------------------------
|03:35:00|I|****** Reading  data ******
|03:35:00|I|n. 32-bit words :         0
|03:35:00|I|>>>> Progress :  59.5% <<<<
|03:35:00|I|---------------------------
|03:35:02|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:02|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:02|E|No data collected --> retry        
|03:35:02|E|No data collected --> retry        
|03:35:02|E|No data collected --> retry        
|03:35:02|E|No data collected --> retry        
|03:35:02|E|No data collected --> retry        
|03:35:02|E|No data collected --> retry        
|03:35:02|E|No data collected --> retry        
|03:35:02|E|No data collected --> retry        
|03:35:02|E|No data collected --> retry        
|03:35:02|E|No data collected --> retry        
|03:35:02|E|	--> Reached maximum number of attempts (10) without success
|03:35:02|I|---------------------------
|03:35:02|I|****** Reading  data ******
|03:35:02|I|n. 32-bit words :         0
|03:35:02|I|>>>> Progress :  59.8% <<<<
|03:35:02|I|---------------------------
|03:35:04|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:04|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:04|E|No data collected --> retry        
|03:35:04|E|No data collected --> retry        
|03:35:04|E|No data collected --> retry        
|03:35:04|E|No data collected --> retry        
|03:35:05|E|No data collected --> retry        
|03:35:05|E|No data collected --> retry        
|03:35:05|E|No data collected --> retry        
|03:35:05|E|No data collected --> retry        
|03:35:05|E|No data collected --> retry        
|03:35:05|E|No data collected --> retry        
|03:35:05|E|	--> Reached maximum number of attempts (10) without success
|03:35:05|I|---------------------------
|03:35:05|I|****** Reading  data ******
|03:35:05|I|n. 32-bit words :         0
|03:35:05|I|>>>> Progress :  60.1% <<<<
|03:35:05|I|---------------------------
|03:35:07|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:07|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:07|E|No data collected --> retry        
|03:35:07|E|No data collected --> retry        
|03:35:07|E|No data collected --> retry        
|03:35:07|E|No data collected --> retry        
|03:35:07|E|No data collected --> retry        
|03:35:07|E|No data collected --> retry        
|03:35:07|E|No data collected --> retry        
|03:35:07|E|No data collected --> retry        
|03:35:07|E|No data collected --> retry        
|03:35:07|E|No data collected --> retry        
|03:35:07|E|	--> Reached maximum number of attempts (10) without success
|03:35:07|I|---------------------------
|03:35:07|I|****** Reading  data ******
|03:35:07|I|n. 32-bit words :         0
|03:35:07|I|>>>> Progress :  60.4% <<<<
|03:35:07|I|---------------------------
|03:35:09|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:09|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:09|E|No data collected --> retry        
|03:35:09|E|No data collected --> retry        
|03:35:09|E|No data collected --> retry        
|03:35:09|E|No data collected --> retry        
|03:35:09|E|No data collected --> retry        
|03:35:09|E|No data collected --> retry        
|03:35:09|E|No data collected --> retry        
|03:35:09|E|No data collected --> retry        
|03:35:09|E|No data collected --> retry        
|03:35:09|E|No data collected --> retry        
|03:35:09|E|	--> Reached maximum number of attempts (10) without success
|03:35:09|I|---------------------------
|03:35:09|I|****** Reading  data ******
|03:35:09|I|n. 32-bit words :         0
|03:35:09|I|>>>> Progress :  60.7% <<<<
|03:35:09|I|---------------------------
|03:35:11|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:11|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:11|E|No data collected --> retry        
|03:35:11|E|No data collected --> retry        
|03:35:11|E|No data collected --> retry        
|03:35:11|E|No data collected --> retry        
|03:35:11|E|No data collected --> retry        
|03:35:11|E|No data collected --> retry        
|03:35:11|E|No data collected --> retry        
|03:35:11|E|No data collected --> retry        
|03:35:12|E|No data collected --> retry        
|03:35:12|E|No data collected --> retry        
|03:35:12|E|	--> Reached maximum number of attempts (10) without success
|03:35:12|I|---------------------------
|03:35:12|I|****** Reading  data ******
|03:35:12|I|n. 32-bit words :         0
|03:35:12|I|>>>> Progress :  61.0% <<<<
|03:35:12|I|---------------------------
|03:35:14|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:14|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:14|E|No data collected --> retry        
|03:35:14|E|No data collected --> retry        
|03:35:14|E|No data collected --> retry        
|03:35:14|E|No data collected --> retry        
|03:35:14|E|No data collected --> retry        
|03:35:14|E|No data collected --> retry        
|03:35:14|E|No data collected --> retry        
|03:35:14|E|No data collected --> retry        
|03:35:14|E|No data collected --> retry        
|03:35:14|E|No data collected --> retry        
|03:35:14|E|	--> Reached maximum number of attempts (10) without success
|03:35:14|I|---------------------------
|03:35:14|I|****** Reading  data ******
|03:35:14|I|n. 32-bit words :         0
|03:35:14|I|>>>> Progress :  61.3% <<<<
|03:35:14|I|---------------------------
|03:35:16|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:16|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:16|E|No data collected --> retry        
|03:35:16|E|No data collected --> retry        
|03:35:16|E|No data collected --> retry        
|03:35:16|E|No data collected --> retry        
|03:35:16|E|No data collected --> retry        
|03:35:16|E|No data collected --> retry        
|03:35:16|E|No data collected --> retry        
|03:35:16|E|No data collected --> retry        
|03:35:16|E|No data collected --> retry        
|03:35:16|E|No data collected --> retry        
|03:35:16|E|	--> Reached maximum number of attempts (10) without success
|03:35:16|I|---------------------------
|03:35:16|I|****** Reading  data ******
|03:35:16|I|n. 32-bit words :         0
|03:35:16|I|>>>> Progress :  61.6% <<<<
|03:35:16|I|---------------------------
|03:35:18|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:18|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:18|E|No data collected --> retry        
|03:35:18|E|No data collected --> retry        
|03:35:18|E|No data collected --> retry        
|03:35:18|E|No data collected --> retry        
|03:35:18|E|No data collected --> retry        
|03:35:18|E|No data collected --> retry        
|03:35:18|E|No data collected --> retry        
|03:35:18|E|No data collected --> retry        
|03:35:18|E|No data collected --> retry        
|03:35:18|E|No data collected --> retry        
|03:35:18|E|	--> Reached maximum number of attempts (10) without success
|03:35:18|I|---------------------------
|03:35:18|I|****** Reading  data ******
|03:35:18|I|n. 32-bit words :         0
|03:35:18|I|>>>> Progress :  61.9% <<<<
|03:35:18|I|---------------------------
|03:35:21|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:21|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:21|E|No data collected --> retry        
|03:35:21|E|No data collected --> retry        
|03:35:21|E|No data collected --> retry        
|03:35:21|E|No data collected --> retry        
|03:35:21|E|No data collected --> retry        
|03:35:21|E|No data collected --> retry        
|03:35:21|E|No data collected --> retry        
|03:35:21|E|No data collected --> retry        
|03:35:21|E|No data collected --> retry        
|03:35:21|E|No data collected --> retry        
|03:35:21|E|	--> Reached maximum number of attempts (10) without success
|03:35:21|I|---------------------------
|03:35:21|I|****** Reading  data ******
|03:35:21|I|n. 32-bit words :         0
|03:35:21|I|>>>> Progress :  62.2% <<<<
|03:35:21|I|---------------------------
|03:35:23|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:23|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:23|E|No data collected --> retry        
|03:35:23|E|No data collected --> retry        
|03:35:23|E|No data collected --> retry        
|03:35:23|E|No data collected --> retry        
|03:35:23|E|No data collected --> retry        
|03:35:23|E|No data collected --> retry        
|03:35:23|E|No data collected --> retry        
|03:35:23|E|No data collected --> retry        
|03:35:23|E|No data collected --> retry        
|03:35:23|E|No data collected --> retry        
|03:35:23|E|	--> Reached maximum number of attempts (10) without success
|03:35:23|I|---------------------------
|03:35:23|I|****** Reading  data ******
|03:35:23|I|n. 32-bit words :         0
|03:35:23|I|>>>> Progress :  62.5% <<<<
|03:35:23|I|---------------------------
|03:35:25|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:25|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:25|E|No data collected --> retry        
|03:35:25|E|No data collected --> retry        
|03:35:25|E|No data collected --> retry        
|03:35:25|E|No data collected --> retry        
|03:35:25|E|No data collected --> retry        
|03:35:25|E|No data collected --> retry        
|03:35:25|E|No data collected --> retry        
|03:35:25|E|No data collected --> retry        
|03:35:25|E|No data collected --> retry        
|03:35:25|E|No data collected --> retry        
|03:35:25|E|	--> Reached maximum number of attempts (10) without success
|03:35:25|I|---------------------------
|03:35:25|I|****** Reading  data ******
|03:35:25|I|n. 32-bit words :         0
|03:35:25|I|>>>> Progress :  62.8% <<<<
|03:35:25|I|---------------------------
|03:35:27|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:27|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:28|E|No data collected --> retry        
|03:35:28|E|No data collected --> retry        
|03:35:28|E|No data collected --> retry        
|03:35:28|E|No data collected --> retry        
|03:35:28|E|No data collected --> retry        
|03:35:28|E|No data collected --> retry        
|03:35:28|E|No data collected --> retry        
|03:35:28|E|No data collected --> retry        
|03:35:28|E|No data collected --> retry        
|03:35:28|E|No data collected --> retry        
|03:35:28|E|	--> Reached maximum number of attempts (10) without success
|03:35:28|I|---------------------------
|03:35:28|I|****** Reading  data ******
|03:35:28|I|n. 32-bit words :         0
|03:35:28|I|>>>> Progress :  63.1% <<<<
|03:35:28|I|---------------------------
|03:35:30|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:30|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:30|E|No data collected --> retry        
|03:35:30|E|No data collected --> retry        
|03:35:30|E|No data collected --> retry        
|03:35:30|E|No data collected --> retry        
|03:35:30|E|No data collected --> retry        
|03:35:30|E|No data collected --> retry        
|03:35:30|E|No data collected --> retry        
|03:35:30|E|No data collected --> retry        
|03:35:30|E|No data collected --> retry        
|03:35:30|E|No data collected --> retry        
|03:35:30|E|	--> Reached maximum number of attempts (10) without success
|03:35:30|I|---------------------------
|03:35:30|I|****** Reading  data ******
|03:35:30|I|n. 32-bit words :         0
|03:35:30|I|>>>> Progress :  63.4% <<<<
|03:35:30|I|---------------------------
|03:35:32|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:32|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:32|E|No data collected --> retry        
|03:35:32|E|No data collected --> retry        
|03:35:32|E|No data collected --> retry        
|03:35:32|E|No data collected --> retry        
|03:35:32|E|No data collected --> retry        
|03:35:32|E|No data collected --> retry        
|03:35:32|E|No data collected --> retry        
|03:35:32|E|No data collected --> retry        
|03:35:32|E|No data collected --> retry        
|03:35:32|E|No data collected --> retry        
|03:35:32|E|	--> Reached maximum number of attempts (10) without success
|03:35:32|I|---------------------------
|03:35:32|I|****** Reading  data ******
|03:35:32|I|n. 32-bit words :         0
|03:35:32|I|>>>> Progress :  63.7% <<<<
|03:35:32|I|---------------------------
|03:35:34|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:34|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:34|E|No data collected --> retry        
|03:35:34|E|No data collected --> retry        
|03:35:34|E|No data collected --> retry        
|03:35:34|E|No data collected --> retry        
|03:35:34|E|No data collected --> retry        
|03:35:35|E|No data collected --> retry        
|03:35:35|E|No data collected --> retry        
|03:35:35|E|No data collected --> retry        
|03:35:35|E|No data collected --> retry        
|03:35:35|E|No data collected --> retry        
|03:35:35|E|	--> Reached maximum number of attempts (10) without success
|03:35:35|I|---------------------------
|03:35:35|I|****** Reading  data ******
|03:35:35|I|n. 32-bit words :         0
|03:35:35|I|>>>> Progress :  64.0% <<<<
|03:35:35|I|---------------------------
|03:35:37|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:37|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:37|E|No data collected --> retry        
|03:35:37|E|No data collected --> retry        
|03:35:37|E|No data collected --> retry        
|03:35:37|E|No data collected --> retry        
|03:35:37|E|No data collected --> retry        
|03:35:37|E|No data collected --> retry        
|03:35:37|E|No data collected --> retry        
|03:35:37|E|No data collected --> retry        
|03:35:37|E|No data collected --> retry        
|03:35:37|E|No data collected --> retry        
|03:35:37|E|	--> Reached maximum number of attempts (10) without success
|03:35:37|I|---------------------------
|03:35:37|I|****** Reading  data ******
|03:35:37|I|n. 32-bit words :         0
|03:35:37|I|>>>> Progress :  64.3% <<<<
|03:35:37|I|---------------------------
|03:35:39|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:39|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:39|E|No data collected --> retry        
|03:35:39|E|No data collected --> retry        
|03:35:39|E|No data collected --> retry        
|03:35:39|E|No data collected --> retry        
|03:35:39|E|No data collected --> retry        
|03:35:39|E|No data collected --> retry        
|03:35:39|E|No data collected --> retry        
|03:35:39|E|No data collected --> retry        
|03:35:39|E|No data collected --> retry        
|03:35:39|E|No data collected --> retry        
|03:35:39|E|	--> Reached maximum number of attempts (10) without success
|03:35:39|I|---------------------------
|03:35:39|I|****** Reading  data ******
|03:35:39|I|n. 32-bit words :         0
|03:35:39|I|>>>> Progress :  64.6% <<<<
|03:35:39|I|---------------------------
|03:35:41|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:41|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:41|E|No data collected --> retry        
|03:35:41|E|No data collected --> retry        
|03:35:41|E|No data collected --> retry        
|03:35:41|E|No data collected --> retry        
|03:35:41|E|No data collected --> retry        
|03:35:41|E|No data collected --> retry        
|03:35:41|E|No data collected --> retry        
|03:35:41|E|No data collected --> retry        
|03:35:41|E|No data collected --> retry        
|03:35:41|E|No data collected --> retry        
|03:35:41|E|	--> Reached maximum number of attempts (10) without success
|03:35:41|I|---------------------------
|03:35:41|I|****** Reading  data ******
|03:35:41|I|n. 32-bit words :         0
|03:35:41|I|>>>> Progress :  64.9% <<<<
|03:35:41|I|---------------------------
|03:35:44|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:44|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:44|E|No data collected --> retry        
|03:35:44|E|No data collected --> retry        
|03:35:44|E|No data collected --> retry        
|03:35:44|E|No data collected --> retry        
|03:35:44|E|No data collected --> retry        
|03:35:44|E|No data collected --> retry        
|03:35:44|E|No data collected --> retry        
|03:35:44|E|No data collected --> retry        
|03:35:44|E|No data collected --> retry        
|03:35:44|E|No data collected --> retry        
|03:35:44|E|	--> Reached maximum number of attempts (10) without success
|03:35:44|I|---------------------------
|03:35:44|I|****** Reading  data ******
|03:35:44|I|n. 32-bit words :         0
|03:35:44|I|>>>> Progress :  65.2% <<<<
|03:35:44|I|---------------------------
|03:35:46|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:46|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:46|E|No data collected --> retry        
|03:35:46|E|No data collected --> retry        
|03:35:46|E|No data collected --> retry        
|03:35:46|E|No data collected --> retry        
|03:35:46|E|No data collected --> retry        
|03:35:46|E|No data collected --> retry        
|03:35:46|E|No data collected --> retry        
|03:35:46|E|No data collected --> retry        
|03:35:46|E|No data collected --> retry        
|03:35:46|E|No data collected --> retry        
|03:35:46|E|	--> Reached maximum number of attempts (10) without success
|03:35:46|I|---------------------------
|03:35:46|I|****** Reading  data ******
|03:35:46|I|n. 32-bit words :         0
|03:35:46|I|>>>> Progress :  65.5% <<<<
|03:35:46|I|---------------------------
|03:35:48|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:48|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:48|E|No data collected --> retry        
|03:35:48|E|No data collected --> retry        
|03:35:48|E|No data collected --> retry        
|03:35:48|E|No data collected --> retry        
|03:35:48|E|No data collected --> retry        
|03:35:48|E|No data collected --> retry        
|03:35:48|E|No data collected --> retry        
|03:35:48|E|No data collected --> retry        
|03:35:48|E|No data collected --> retry        
|03:35:48|E|No data collected --> retry        
|03:35:48|E|	--> Reached maximum number of attempts (10) without success
|03:35:48|I|---------------------------
|03:35:48|I|****** Reading  data ******
|03:35:48|I|n. 32-bit words :         0
|03:35:48|I|>>>> Progress :  65.8% <<<<
|03:35:48|I|---------------------------
|03:35:51|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:51|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:51|E|No data collected --> retry        
|03:35:51|E|No data collected --> retry        
|03:35:51|E|No data collected --> retry        
|03:35:51|E|No data collected --> retry        
|03:35:51|E|No data collected --> retry        
|03:35:51|E|No data collected --> retry        
|03:35:51|E|No data collected --> retry        
|03:35:51|E|No data collected --> retry        
|03:35:51|E|No data collected --> retry        
|03:35:51|E|No data collected --> retry        
|03:35:51|E|	--> Reached maximum number of attempts (10) without success
|03:35:51|I|---------------------------
|03:35:51|I|****** Reading  data ******
|03:35:51|I|n. 32-bit words :         0
|03:35:51|I|>>>> Progress :  66.1% <<<<
|03:35:51|I|---------------------------
|03:35:53|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:53|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:53|E|No data collected --> retry        
|03:35:53|E|No data collected --> retry        
|03:35:53|E|No data collected --> retry        
|03:35:53|E|No data collected --> retry        
|03:35:53|E|No data collected --> retry        
|03:35:53|E|No data collected --> retry        
|03:35:53|E|No data collected --> retry        
|03:35:53|E|No data collected --> retry        
|03:35:53|E|No data collected --> retry        
|03:35:53|E|No data collected --> retry        
|03:35:53|E|	--> Reached maximum number of attempts (10) without success
|03:35:53|I|---------------------------
|03:35:53|I|****** Reading  data ******
|03:35:53|I|n. 32-bit words :         0
|03:35:53|I|>>>> Progress :  66.4% <<<<
|03:35:53|I|---------------------------
|03:35:55|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:55|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:55|E|No data collected --> retry        
|03:35:55|E|No data collected --> retry        
|03:35:55|E|No data collected --> retry        
|03:35:55|E|No data collected --> retry        
|03:35:55|E|No data collected --> retry        
|03:35:55|E|No data collected --> retry        
|03:35:55|E|No data collected --> retry        
|03:35:55|E|No data collected --> retry        
|03:35:55|E|No data collected --> retry        
|03:35:55|E|No data collected --> retry        
|03:35:55|E|	--> Reached maximum number of attempts (10) without success
|03:35:55|I|---------------------------
|03:35:55|I|****** Reading  data ******
|03:35:55|I|n. 32-bit words :         0
|03:35:55|I|>>>> Progress :  66.7% <<<<
|03:35:55|I|---------------------------
|03:35:57|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:35:57|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:35:57|E|No data collected --> retry        
|03:35:57|E|No data collected --> retry        
|03:35:57|E|No data collected --> retry        
|03:35:57|E|No data collected --> retry        
|03:35:58|E|No data collected --> retry        
|03:35:58|E|No data collected --> retry        
|03:35:58|E|No data collected --> retry        
|03:35:58|E|No data collected --> retry        
|03:35:58|E|No data collected --> retry        
|03:35:58|E|No data collected --> retry        
|03:35:58|E|	--> Reached maximum number of attempts (10) without success
|03:35:58|I|---------------------------
|03:35:58|I|****** Reading  data ******
|03:35:58|I|n. 32-bit words :         0
|03:35:58|I|>>>> Progress :  67.0% <<<<
|03:35:58|I|---------------------------
|03:36:00|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:00|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:00|E|No data collected --> retry        
|03:36:00|E|No data collected --> retry        
|03:36:00|E|No data collected --> retry        
|03:36:00|E|No data collected --> retry        
|03:36:00|E|No data collected --> retry        
|03:36:00|E|No data collected --> retry        
|03:36:00|E|No data collected --> retry        
|03:36:00|E|No data collected --> retry        
|03:36:00|E|No data collected --> retry        
|03:36:00|E|No data collected --> retry        
|03:36:00|E|	--> Reached maximum number of attempts (10) without success
|03:36:00|I|---------------------------
|03:36:00|I|****** Reading  data ******
|03:36:00|I|n. 32-bit words :         0
|03:36:00|I|>>>> Progress :  67.3% <<<<
|03:36:00|I|---------------------------
|03:36:02|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:02|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:02|E|No data collected --> retry        
|03:36:02|E|No data collected --> retry        
|03:36:02|E|No data collected --> retry        
|03:36:02|E|No data collected --> retry        
|03:36:02|E|No data collected --> retry        
|03:36:02|E|No data collected --> retry        
|03:36:02|E|No data collected --> retry        
|03:36:02|E|No data collected --> retry        
|03:36:02|E|No data collected --> retry        
|03:36:02|E|No data collected --> retry        
|03:36:02|E|	--> Reached maximum number of attempts (10) without success
|03:36:02|I|---------------------------
|03:36:02|I|****** Reading  data ******
|03:36:02|I|n. 32-bit words :         0
|03:36:02|I|>>>> Progress :  67.6% <<<<
|03:36:02|I|---------------------------
|03:36:04|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:04|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:04|E|No data collected --> retry        
|03:36:04|E|No data collected --> retry        
|03:36:04|E|No data collected --> retry        
|03:36:04|E|No data collected --> retry        
|03:36:04|E|No data collected --> retry        
|03:36:04|E|No data collected --> retry        
|03:36:04|E|No data collected --> retry        
|03:36:04|E|No data collected --> retry        
|03:36:04|E|No data collected --> retry        
|03:36:05|E|No data collected --> retry        
|03:36:05|E|	--> Reached maximum number of attempts (10) without success
|03:36:05|I|---------------------------
|03:36:05|I|****** Reading  data ******
|03:36:05|I|n. 32-bit words :         0
|03:36:05|I|>>>> Progress :  67.9% <<<<
|03:36:05|I|---------------------------
|03:36:07|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:07|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:07|E|No data collected --> retry        
|03:36:07|E|No data collected --> retry        
|03:36:07|E|No data collected --> retry        
|03:36:07|E|No data collected --> retry        
|03:36:07|E|No data collected --> retry        
|03:36:07|E|No data collected --> retry        
|03:36:07|E|No data collected --> retry        
|03:36:07|E|No data collected --> retry        
|03:36:07|E|No data collected --> retry        
|03:36:07|E|No data collected --> retry        
|03:36:07|E|	--> Reached maximum number of attempts (10) without success
|03:36:07|I|---------------------------
|03:36:07|I|****** Reading  data ******
|03:36:07|I|n. 32-bit words :         0
|03:36:07|I|>>>> Progress :  68.2% <<<<
|03:36:07|I|---------------------------
|03:36:09|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:09|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:09|E|No data collected --> retry        
|03:36:09|E|No data collected --> retry        
|03:36:09|E|No data collected --> retry        
|03:36:09|E|No data collected --> retry        
|03:36:09|E|No data collected --> retry        
|03:36:09|E|No data collected --> retry        
|03:36:09|E|No data collected --> retry        
|03:36:09|E|No data collected --> retry        
|03:36:09|E|No data collected --> retry        
|03:36:09|E|No data collected --> retry        
|03:36:09|E|	--> Reached maximum number of attempts (10) without success
|03:36:09|I|---------------------------
|03:36:09|I|****** Reading  data ******
|03:36:09|I|n. 32-bit words :         0
|03:36:09|I|>>>> Progress :  68.5% <<<<
|03:36:09|I|---------------------------
|03:36:11|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:11|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:11|E|No data collected --> retry        
|03:36:11|E|No data collected --> retry        
|03:36:11|E|No data collected --> retry        
|03:36:11|E|No data collected --> retry        
|03:36:11|E|No data collected --> retry        
|03:36:11|E|No data collected --> retry        
|03:36:11|E|No data collected --> retry        
|03:36:11|E|No data collected --> retry        
|03:36:11|E|No data collected --> retry        
|03:36:11|E|No data collected --> retry        
|03:36:11|E|	--> Reached maximum number of attempts (10) without success
|03:36:11|I|---------------------------
|03:36:11|I|****** Reading  data ******
|03:36:11|I|n. 32-bit words :         0
|03:36:11|I|>>>> Progress :  68.8% <<<<
|03:36:11|I|---------------------------
|03:36:14|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:14|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:14|E|No data collected --> retry        
|03:36:14|E|No data collected --> retry        
|03:36:14|E|No data collected --> retry        
|03:36:14|E|No data collected --> retry        
|03:36:14|E|No data collected --> retry        
|03:36:14|E|No data collected --> retry        
|03:36:14|E|No data collected --> retry        
|03:36:14|E|No data collected --> retry        
|03:36:14|E|No data collected --> retry        
|03:36:14|E|No data collected --> retry        
|03:36:14|E|	--> Reached maximum number of attempts (10) without success
|03:36:14|I|---------------------------
|03:36:14|I|****** Reading  data ******
|03:36:14|I|n. 32-bit words :         0
|03:36:14|I|>>>> Progress :  69.0% <<<<
|03:36:14|I|---------------------------
|03:36:16|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:16|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:16|E|No data collected --> retry        
|03:36:16|E|No data collected --> retry        
|03:36:16|E|No data collected --> retry        
|03:36:16|E|No data collected --> retry        
|03:36:16|E|No data collected --> retry        
|03:36:16|E|No data collected --> retry        
|03:36:16|E|No data collected --> retry        
|03:36:16|E|No data collected --> retry        
|03:36:16|E|No data collected --> retry        
|03:36:16|E|No data collected --> retry        
|03:36:16|E|	--> Reached maximum number of attempts (10) without success
|03:36:16|I|---------------------------
|03:36:16|I|****** Reading  data ******
|03:36:16|I|n. 32-bit words :         0
|03:36:16|I|>>>> Progress :  69.3% <<<<
|03:36:16|I|---------------------------
|03:36:18|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:18|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:18|E|No data collected --> retry        
|03:36:18|E|No data collected --> retry        
|03:36:18|E|No data collected --> retry        
|03:36:18|E|No data collected --> retry        
|03:36:18|E|No data collected --> retry        
|03:36:18|E|No data collected --> retry        
|03:36:18|E|No data collected --> retry        
|03:36:18|E|No data collected --> retry        
|03:36:18|E|No data collected --> retry        
|03:36:18|E|No data collected --> retry        
|03:36:18|E|	--> Reached maximum number of attempts (10) without success
|03:36:18|I|---------------------------
|03:36:18|I|****** Reading  data ******
|03:36:18|I|n. 32-bit words :         0
|03:36:18|I|>>>> Progress :  69.6% <<<<
|03:36:18|I|---------------------------
|03:36:20|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:20|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:21|E|No data collected --> retry        
|03:36:21|E|No data collected --> retry        
|03:36:21|E|No data collected --> retry        
|03:36:21|E|No data collected --> retry        
|03:36:21|E|No data collected --> retry        
|03:36:21|E|No data collected --> retry        
|03:36:21|E|No data collected --> retry        
|03:36:21|E|No data collected --> retry        
|03:36:21|E|No data collected --> retry        
|03:36:21|E|No data collected --> retry        
|03:36:21|E|	--> Reached maximum number of attempts (10) without success
|03:36:21|I|---------------------------
|03:36:21|I|****** Reading  data ******
|03:36:21|I|n. 32-bit words :         0
|03:36:21|I|>>>> Progress :  69.9% <<<<
|03:36:21|I|---------------------------
|03:36:23|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:23|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:23|E|No data collected --> retry        
|03:36:23|E|No data collected --> retry        
|03:36:23|E|No data collected --> retry        
|03:36:23|E|No data collected --> retry        
|03:36:23|E|No data collected --> retry        
|03:36:23|E|No data collected --> retry        
|03:36:23|E|No data collected --> retry        
|03:36:23|E|No data collected --> retry        
|03:36:23|E|No data collected --> retry        
|03:36:23|E|No data collected --> retry        
|03:36:23|E|	--> Reached maximum number of attempts (10) without success
|03:36:23|I|---------------------------
|03:36:23|I|****** Reading  data ******
|03:36:23|I|n. 32-bit words :         0
|03:36:23|I|>>>> Progress :  70.2% <<<<
|03:36:23|I|---------------------------
|03:36:25|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:25|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:25|E|No data collected --> retry        
|03:36:25|E|No data collected --> retry        
|03:36:25|E|No data collected --> retry        
|03:36:25|E|No data collected --> retry        
|03:36:25|E|No data collected --> retry        
|03:36:25|E|No data collected --> retry        
|03:36:25|E|No data collected --> retry        
|03:36:25|E|No data collected --> retry        
|03:36:25|E|No data collected --> retry        
|03:36:25|E|No data collected --> retry        
|03:36:25|E|	--> Reached maximum number of attempts (10) without success
|03:36:25|I|---------------------------
|03:36:25|I|****** Reading  data ******
|03:36:25|I|n. 32-bit words :         0
|03:36:25|I|>>>> Progress :  70.5% <<<<
|03:36:25|I|---------------------------
|03:36:27|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:27|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:27|E|No data collected --> retry        
|03:36:27|E|No data collected --> retry        
|03:36:27|E|No data collected --> retry        
|03:36:27|E|No data collected --> retry        
|03:36:28|E|No data collected --> retry        
|03:36:28|E|No data collected --> retry        
|03:36:28|E|No data collected --> retry        
|03:36:28|E|No data collected --> retry        
|03:36:28|E|No data collected --> retry        
|03:36:28|E|No data collected --> retry        
|03:36:28|E|	--> Reached maximum number of attempts (10) without success
|03:36:28|I|---------------------------
|03:36:28|I|****** Reading  data ******
|03:36:28|I|n. 32-bit words :         0
|03:36:28|I|>>>> Progress :  70.8% <<<<
|03:36:28|I|---------------------------
|03:36:30|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:30|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:30|E|No data collected --> retry        
|03:36:30|E|No data collected --> retry        
|03:36:30|E|No data collected --> retry        
|03:36:30|E|No data collected --> retry        
|03:36:30|E|No data collected --> retry        
|03:36:30|E|No data collected --> retry        
|03:36:30|E|No data collected --> retry        
|03:36:30|E|No data collected --> retry        
|03:36:30|E|No data collected --> retry        
|03:36:30|E|No data collected --> retry        
|03:36:30|E|	--> Reached maximum number of attempts (10) without success
|03:36:30|I|---------------------------
|03:36:30|I|****** Reading  data ******
|03:36:30|I|n. 32-bit words :         0
|03:36:30|I|>>>> Progress :  71.1% <<<<
|03:36:30|I|---------------------------
|03:36:32|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:32|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:32|E|No data collected --> retry        
|03:36:32|E|No data collected --> retry        
|03:36:32|E|No data collected --> retry        
|03:36:32|E|No data collected --> retry        
|03:36:32|E|No data collected --> retry        
|03:36:32|E|No data collected --> retry        
|03:36:32|E|No data collected --> retry        
|03:36:32|E|No data collected --> retry        
|03:36:32|E|No data collected --> retry        
|03:36:32|E|No data collected --> retry        
|03:36:32|E|	--> Reached maximum number of attempts (10) without success
|03:36:32|I|---------------------------
|03:36:32|I|****** Reading  data ******
|03:36:32|I|n. 32-bit words :         0
|03:36:32|I|>>>> Progress :  71.4% <<<<
|03:36:32|I|---------------------------
|03:36:34|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:34|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:34|E|No data collected --> retry        
|03:36:34|E|No data collected --> retry        
|03:36:34|E|No data collected --> retry        
|03:36:34|E|No data collected --> retry        
|03:36:34|E|No data collected --> retry        
|03:36:34|E|No data collected --> retry        
|03:36:34|E|No data collected --> retry        
|03:36:34|E|No data collected --> retry        
|03:36:34|E|No data collected --> retry        
|03:36:34|E|No data collected --> retry        
|03:36:34|E|	--> Reached maximum number of attempts (10) without success
|03:36:34|I|---------------------------
|03:36:34|I|****** Reading  data ******
|03:36:34|I|n. 32-bit words :         0
|03:36:34|I|>>>> Progress :  71.7% <<<<
|03:36:34|I|---------------------------
|03:36:37|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:37|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:37|E|No data collected --> retry        
|03:36:37|E|No data collected --> retry        
|03:36:37|E|No data collected --> retry        
|03:36:37|E|No data collected --> retry        
|03:36:37|E|No data collected --> retry        
|03:36:37|E|No data collected --> retry        
|03:36:37|E|No data collected --> retry        
|03:36:37|E|No data collected --> retry        
|03:36:37|E|No data collected --> retry        
|03:36:37|E|No data collected --> retry        
|03:36:37|E|	--> Reached maximum number of attempts (10) without success
|03:36:37|I|---------------------------
|03:36:37|I|****** Reading  data ******
|03:36:37|I|n. 32-bit words :         0
|03:36:37|I|>>>> Progress :  72.0% <<<<
|03:36:37|I|---------------------------
|03:36:39|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:39|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:39|E|No data collected --> retry        
|03:36:39|E|No data collected --> retry        
|03:36:39|E|No data collected --> retry        
|03:36:39|E|No data collected --> retry        
|03:36:39|E|No data collected --> retry        
|03:36:39|E|No data collected --> retry        
|03:36:39|E|No data collected --> retry        
|03:36:39|E|No data collected --> retry        
|03:36:39|E|No data collected --> retry        
|03:36:39|E|No data collected --> retry        
|03:36:39|E|	--> Reached maximum number of attempts (10) without success
|03:36:39|I|---------------------------
|03:36:39|I|****** Reading  data ******
|03:36:39|I|n. 32-bit words :         0
|03:36:39|I|>>>> Progress :  72.3% <<<<
|03:36:39|I|---------------------------
|03:36:41|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:41|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:41|E|No data collected --> retry        
|03:36:41|E|No data collected --> retry        
|03:36:41|E|No data collected --> retry        
|03:36:41|E|No data collected --> retry        
|03:36:41|E|No data collected --> retry        
|03:36:41|E|No data collected --> retry        
|03:36:41|E|No data collected --> retry        
|03:36:41|E|No data collected --> retry        
|03:36:41|E|No data collected --> retry        
|03:36:41|E|No data collected --> retry        
|03:36:41|E|	--> Reached maximum number of attempts (10) without success
|03:36:41|I|---------------------------
|03:36:41|I|****** Reading  data ******
|03:36:41|I|n. 32-bit words :         0
|03:36:41|I|>>>> Progress :  72.6% <<<<
|03:36:41|I|---------------------------
|03:36:44|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:44|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:44|E|No data collected --> retry        
|03:36:44|E|No data collected --> retry        
|03:36:44|E|No data collected --> retry        
|03:36:44|E|No data collected --> retry        
|03:36:44|E|No data collected --> retry        
|03:36:44|E|No data collected --> retry        
|03:36:44|E|No data collected --> retry        
|03:36:44|E|No data collected --> retry        
|03:36:44|E|No data collected --> retry        
|03:36:44|E|No data collected --> retry        
|03:36:44|E|	--> Reached maximum number of attempts (10) without success
|03:36:44|I|---------------------------
|03:36:44|I|****** Reading  data ******
|03:36:44|I|n. 32-bit words :         0
|03:36:44|I|>>>> Progress :  72.9% <<<<
|03:36:44|I|---------------------------
|03:36:46|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:46|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:46|E|No data collected --> retry        
|03:36:46|E|No data collected --> retry        
|03:36:46|E|No data collected --> retry        
|03:36:46|E|No data collected --> retry        
|03:36:46|E|No data collected --> retry        
|03:36:46|E|No data collected --> retry        
|03:36:46|E|No data collected --> retry        
|03:36:46|E|No data collected --> retry        
|03:36:46|E|No data collected --> retry        
|03:36:46|E|No data collected --> retry        
|03:36:46|E|	--> Reached maximum number of attempts (10) without success
|03:36:46|I|---------------------------
|03:36:46|I|****** Reading  data ******
|03:36:46|I|n. 32-bit words :         0
|03:36:46|I|>>>> Progress :  73.2% <<<<
|03:36:46|I|---------------------------
|03:36:48|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:48|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:48|E|No data collected --> retry        
|03:36:48|E|No data collected --> retry        
|03:36:48|E|No data collected --> retry        
|03:36:48|E|No data collected --> retry        
|03:36:48|E|No data collected --> retry        
|03:36:48|E|No data collected --> retry        
|03:36:48|E|No data collected --> retry        
|03:36:48|E|No data collected --> retry        
|03:36:48|E|No data collected --> retry        
|03:36:48|E|No data collected --> retry        
|03:36:48|E|	--> Reached maximum number of attempts (10) without success
|03:36:48|I|---------------------------
|03:36:48|I|****** Reading  data ******
|03:36:48|I|n. 32-bit words :         0
|03:36:48|I|>>>> Progress :  73.5% <<<<
|03:36:48|I|---------------------------
|03:36:50|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:50|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:50|E|No data collected --> retry        
|03:36:50|E|No data collected --> retry        
|03:36:51|E|No data collected --> retry        
|03:36:51|E|No data collected --> retry        
|03:36:51|E|No data collected --> retry        
|03:36:51|E|No data collected --> retry        
|03:36:51|E|No data collected --> retry        
|03:36:51|E|No data collected --> retry        
|03:36:51|E|No data collected --> retry        
|03:36:51|E|No data collected --> retry        
|03:36:51|E|	--> Reached maximum number of attempts (10) without success
|03:36:51|I|---------------------------
|03:36:51|I|****** Reading  data ******
|03:36:51|I|n. 32-bit words :         0
|03:36:51|I|>>>> Progress :  73.8% <<<<
|03:36:51|I|---------------------------
|03:36:53|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:53|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:53|E|No data collected --> retry        
|03:36:53|E|No data collected --> retry        
|03:36:53|E|No data collected --> retry        
|03:36:53|E|No data collected --> retry        
|03:36:53|E|No data collected --> retry        
|03:36:53|E|No data collected --> retry        
|03:36:53|E|No data collected --> retry        
|03:36:53|E|No data collected --> retry        
|03:36:53|E|No data collected --> retry        
|03:36:53|E|No data collected --> retry        
|03:36:53|E|	--> Reached maximum number of attempts (10) without success
|03:36:53|I|---------------------------
|03:36:53|I|****** Reading  data ******
|03:36:53|I|n. 32-bit words :         0
|03:36:53|I|>>>> Progress :  74.1% <<<<
|03:36:53|I|---------------------------
|03:36:55|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:55|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:55|E|No data collected --> retry        
|03:36:55|E|No data collected --> retry        
|03:36:55|E|No data collected --> retry        
|03:36:55|E|No data collected --> retry        
|03:36:55|E|No data collected --> retry        
|03:36:55|E|No data collected --> retry        
|03:36:55|E|No data collected --> retry        
|03:36:55|E|No data collected --> retry        
|03:36:55|E|No data collected --> retry        
|03:36:55|E|No data collected --> retry        
|03:36:55|E|	--> Reached maximum number of attempts (10) without success
|03:36:55|I|---------------------------
|03:36:55|I|****** Reading  data ******
|03:36:55|I|n. 32-bit words :         0
|03:36:55|I|>>>> Progress :  74.4% <<<<
|03:36:55|I|---------------------------
|03:36:57|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:36:57|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:36:57|E|No data collected --> retry        
|03:36:57|E|No data collected --> retry        
|03:36:57|E|No data collected --> retry        
|03:36:57|E|No data collected --> retry        
|03:36:57|E|No data collected --> retry        
|03:36:57|E|No data collected --> retry        
|03:36:57|E|No data collected --> retry        
|03:36:58|E|No data collected --> retry        
|03:36:58|E|No data collected --> retry        
|03:36:58|E|No data collected --> retry        
|03:36:58|E|	--> Reached maximum number of attempts (10) without success
|03:36:58|I|---------------------------
|03:36:58|I|****** Reading  data ******
|03:36:58|I|n. 32-bit words :         0
|03:36:58|I|>>>> Progress :  74.7% <<<<
|03:36:58|I|---------------------------
|03:37:00|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:00|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:00|E|No data collected --> retry        
|03:37:00|E|No data collected --> retry        
|03:37:00|E|No data collected --> retry        
|03:37:00|E|No data collected --> retry        
|03:37:00|E|No data collected --> retry        
|03:37:00|E|No data collected --> retry        
|03:37:00|E|No data collected --> retry        
|03:37:00|E|No data collected --> retry        
|03:37:00|E|No data collected --> retry        
|03:37:00|E|No data collected --> retry        
|03:37:00|E|	--> Reached maximum number of attempts (10) without success
|03:37:00|I|---------------------------
|03:37:00|I|****** Reading  data ******
|03:37:00|I|n. 32-bit words :         0
|03:37:00|I|>>>> Progress :  75.0% <<<<
|03:37:00|I|---------------------------
|03:37:02|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:02|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:02|E|No data collected --> retry        
|03:37:02|E|No data collected --> retry        
|03:37:02|E|No data collected --> retry        
|03:37:02|E|No data collected --> retry        
|03:37:02|E|No data collected --> retry        
|03:37:02|E|No data collected --> retry        
|03:37:02|E|No data collected --> retry        
|03:37:02|E|No data collected --> retry        
|03:37:02|E|No data collected --> retry        
|03:37:02|E|No data collected --> retry        
|03:37:02|E|	--> Reached maximum number of attempts (10) without success
|03:37:02|I|---------------------------
|03:37:02|I|****** Reading  data ******
|03:37:02|I|n. 32-bit words :         0
|03:37:02|I|>>>> Progress :  75.3% <<<<
|03:37:02|I|---------------------------
|03:37:04|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:04|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:04|E|No data collected --> retry        
|03:37:04|E|No data collected --> retry        
|03:37:04|E|No data collected --> retry        
|03:37:04|E|No data collected --> retry        
|03:37:04|E|No data collected --> retry        
|03:37:04|E|No data collected --> retry        
|03:37:04|E|No data collected --> retry        
|03:37:04|E|No data collected --> retry        
|03:37:04|E|No data collected --> retry        
|03:37:04|E|No data collected --> retry        
|03:37:04|E|	--> Reached maximum number of attempts (10) without success
|03:37:04|I|---------------------------
|03:37:04|I|****** Reading  data ******
|03:37:04|I|n. 32-bit words :         0
|03:37:04|I|>>>> Progress :  75.6% <<<<
|03:37:04|I|---------------------------
|03:37:07|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:07|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:07|E|No data collected --> retry        
|03:37:07|E|No data collected --> retry        
|03:37:07|E|No data collected --> retry        
|03:37:07|E|No data collected --> retry        
|03:37:07|E|No data collected --> retry        
|03:37:07|E|No data collected --> retry        
|03:37:07|E|No data collected --> retry        
|03:37:07|E|No data collected --> retry        
|03:37:07|E|No data collected --> retry        
|03:37:07|E|No data collected --> retry        
|03:37:07|E|	--> Reached maximum number of attempts (10) without success
|03:37:07|I|---------------------------
|03:37:07|I|****** Reading  data ******
|03:37:07|I|n. 32-bit words :         0
|03:37:07|I|>>>> Progress :  75.9% <<<<
|03:37:07|I|---------------------------
|03:37:09|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:09|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:09|E|No data collected --> retry        
|03:37:09|E|No data collected --> retry        
|03:37:09|E|No data collected --> retry        
|03:37:09|E|No data collected --> retry        
|03:37:09|E|No data collected --> retry        
|03:37:09|E|No data collected --> retry        
|03:37:09|E|No data collected --> retry        
|03:37:09|E|No data collected --> retry        
|03:37:09|E|No data collected --> retry        
|03:37:09|E|No data collected --> retry        
|03:37:09|E|	--> Reached maximum number of attempts (10) without success
|03:37:09|I|---------------------------
|03:37:09|I|****** Reading  data ******
|03:37:09|I|n. 32-bit words :         0
|03:37:09|I|>>>> Progress :  76.2% <<<<
|03:37:09|I|---------------------------
|03:37:11|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:11|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:11|E|No data collected --> retry        
|03:37:11|E|No data collected --> retry        
|03:37:11|E|No data collected --> retry        
|03:37:11|E|No data collected --> retry        
|03:37:11|E|No data collected --> retry        
|03:37:11|E|No data collected --> retry        
|03:37:11|E|No data collected --> retry        
|03:37:11|E|No data collected --> retry        
|03:37:11|E|No data collected --> retry        
|03:37:11|E|No data collected --> retry        
|03:37:11|E|	--> Reached maximum number of attempts (10) without success
|03:37:11|I|---------------------------
|03:37:11|I|****** Reading  data ******
|03:37:11|I|n. 32-bit words :         0
|03:37:11|I|>>>> Progress :  76.5% <<<<
|03:37:11|I|---------------------------
|03:37:14|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:14|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:14|E|No data collected --> retry        
|03:37:14|E|No data collected --> retry        
|03:37:14|E|No data collected --> retry        
|03:37:14|E|No data collected --> retry        
|03:37:14|E|No data collected --> retry        
|03:37:14|E|No data collected --> retry        
|03:37:14|E|No data collected --> retry        
|03:37:14|E|No data collected --> retry        
|03:37:14|E|No data collected --> retry        
|03:37:14|E|No data collected --> retry        
|03:37:14|E|	--> Reached maximum number of attempts (10) without success
|03:37:14|I|---------------------------
|03:37:14|I|****** Reading  data ******
|03:37:14|I|n. 32-bit words :         0
|03:37:14|I|>>>> Progress :  76.8% <<<<
|03:37:14|I|---------------------------
|03:37:16|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:16|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:16|E|No data collected --> retry        
|03:37:16|E|No data collected --> retry        
|03:37:16|E|No data collected --> retry        
|03:37:16|E|No data collected --> retry        
|03:37:16|E|No data collected --> retry        
|03:37:16|E|No data collected --> retry        
|03:37:16|E|No data collected --> retry        
|03:37:16|E|No data collected --> retry        
|03:37:16|E|No data collected --> retry        
|03:37:16|E|No data collected --> retry        
|03:37:16|E|	--> Reached maximum number of attempts (10) without success
|03:37:16|I|---------------------------
|03:37:16|I|****** Reading  data ******
|03:37:16|I|n. 32-bit words :         0
|03:37:16|I|>>>> Progress :  77.1% <<<<
|03:37:16|I|---------------------------
|03:37:18|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:18|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:18|E|No data collected --> retry        
|03:37:18|E|No data collected --> retry        
|03:37:18|E|No data collected --> retry        
|03:37:18|E|No data collected --> retry        
|03:37:18|E|No data collected --> retry        
|03:37:18|E|No data collected --> retry        
|03:37:18|E|No data collected --> retry        
|03:37:18|E|No data collected --> retry        
|03:37:18|E|No data collected --> retry        
|03:37:18|E|No data collected --> retry        
|03:37:18|E|	--> Reached maximum number of attempts (10) without success
|03:37:18|I|---------------------------
|03:37:18|I|****** Reading  data ******
|03:37:18|I|n. 32-bit words :         0
|03:37:18|I|>>>> Progress :  77.4% <<<<
|03:37:18|I|---------------------------
|03:37:20|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:20|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:20|E|No data collected --> retry        
|03:37:20|E|No data collected --> retry        
|03:37:20|E|No data collected --> retry        
|03:37:21|E|No data collected --> retry        
|03:37:21|E|No data collected --> retry        
|03:37:21|E|No data collected --> retry        
|03:37:21|E|No data collected --> retry        
|03:37:21|E|No data collected --> retry        
|03:37:21|E|No data collected --> retry        
|03:37:21|E|No data collected --> retry        
|03:37:21|E|	--> Reached maximum number of attempts (10) without success
|03:37:21|I|---------------------------
|03:37:21|I|****** Reading  data ******
|03:37:21|I|n. 32-bit words :         0
|03:37:21|I|>>>> Progress :  77.7% <<<<
|03:37:21|I|---------------------------
|03:37:23|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:23|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:23|E|No data collected --> retry        
|03:37:23|E|No data collected --> retry        
|03:37:23|E|No data collected --> retry        
|03:37:23|E|No data collected --> retry        
|03:37:23|E|No data collected --> retry        
|03:37:23|E|No data collected --> retry        
|03:37:23|E|No data collected --> retry        
|03:37:23|E|No data collected --> retry        
|03:37:23|E|No data collected --> retry        
|03:37:23|E|No data collected --> retry        
|03:37:23|E|	--> Reached maximum number of attempts (10) without success
|03:37:23|I|---------------------------
|03:37:23|I|****** Reading  data ******
|03:37:23|I|n. 32-bit words :         0
|03:37:23|I|>>>> Progress :  78.0% <<<<
|03:37:23|I|---------------------------
|03:37:25|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:25|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:25|E|No data collected --> retry        
|03:37:25|E|No data collected --> retry        
|03:37:25|E|No data collected --> retry        
|03:37:25|E|No data collected --> retry        
|03:37:25|E|No data collected --> retry        
|03:37:25|E|No data collected --> retry        
|03:37:25|E|No data collected --> retry        
|03:37:25|E|No data collected --> retry        
|03:37:25|E|No data collected --> retry        
|03:37:25|E|No data collected --> retry        
|03:37:25|E|	--> Reached maximum number of attempts (10) without success
|03:37:25|I|---------------------------
|03:37:25|I|****** Reading  data ******
|03:37:25|I|n. 32-bit words :         0
|03:37:25|I|>>>> Progress :  78.3% <<<<
|03:37:25|I|---------------------------
|03:37:27|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:27|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:27|E|No data collected --> retry        
|03:37:27|E|No data collected --> retry        
|03:37:27|E|No data collected --> retry        
|03:37:27|E|No data collected --> retry        
|03:37:27|E|No data collected --> retry        
|03:37:27|E|No data collected --> retry        
|03:37:27|E|No data collected --> retry        
|03:37:27|E|No data collected --> retry        
|03:37:28|E|No data collected --> retry        
|03:37:28|E|No data collected --> retry        
|03:37:28|E|	--> Reached maximum number of attempts (10) without success
|03:37:28|I|---------------------------
|03:37:28|I|****** Reading  data ******
|03:37:28|I|n. 32-bit words :         0
|03:37:28|I|>>>> Progress :  78.6% <<<<
|03:37:28|I|---------------------------
|03:37:30|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:30|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:30|E|No data collected --> retry        
|03:37:30|E|No data collected --> retry        
|03:37:30|E|No data collected --> retry        
|03:37:30|E|No data collected --> retry        
|03:37:30|E|No data collected --> retry        
|03:37:30|E|No data collected --> retry        
|03:37:30|E|No data collected --> retry        
|03:37:30|E|No data collected --> retry        
|03:37:30|E|No data collected --> retry        
|03:37:30|E|No data collected --> retry        
|03:37:30|E|	--> Reached maximum number of attempts (10) without success
|03:37:30|I|---------------------------
|03:37:30|I|****** Reading  data ******
|03:37:30|I|n. 32-bit words :         0
|03:37:30|I|>>>> Progress :  78.9% <<<<
|03:37:30|I|---------------------------
|03:37:32|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:32|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:32|E|No data collected --> retry        
|03:37:32|E|No data collected --> retry        
|03:37:32|E|No data collected --> retry        
|03:37:32|E|No data collected --> retry        
|03:37:32|E|No data collected --> retry        
|03:37:32|E|No data collected --> retry        
|03:37:32|E|No data collected --> retry        
|03:37:32|E|No data collected --> retry        
|03:37:32|E|No data collected --> retry        
|03:37:32|E|No data collected --> retry        
|03:37:32|E|	--> Reached maximum number of attempts (10) without success
|03:37:32|I|---------------------------
|03:37:32|I|****** Reading  data ******
|03:37:32|I|n. 32-bit words :         0
|03:37:32|I|>>>> Progress :  79.2% <<<<
|03:37:32|I|---------------------------
|03:37:34|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:34|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:34|E|No data collected --> retry        
|03:37:34|E|No data collected --> retry        
|03:37:34|E|No data collected --> retry        
|03:37:34|E|No data collected --> retry        
|03:37:34|E|No data collected --> retry        
|03:37:34|E|No data collected --> retry        
|03:37:34|E|No data collected --> retry        
|03:37:34|E|No data collected --> retry        
|03:37:34|E|No data collected --> retry        
|03:37:34|E|No data collected --> retry        
|03:37:34|E|	--> Reached maximum number of attempts (10) without success
|03:37:34|I|---------------------------
|03:37:34|I|****** Reading  data ******
|03:37:34|I|n. 32-bit words :         0
|03:37:34|I|>>>> Progress :  79.5% <<<<
|03:37:34|I|---------------------------
|03:37:37|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:37|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:37|E|No data collected --> retry        
|03:37:37|E|No data collected --> retry        
|03:37:37|E|No data collected --> retry        
|03:37:37|E|No data collected --> retry        
|03:37:37|E|No data collected --> retry        
|03:37:37|E|No data collected --> retry        
|03:37:37|E|No data collected --> retry        
|03:37:37|E|No data collected --> retry        
|03:37:37|E|No data collected --> retry        
|03:37:37|E|No data collected --> retry        
|03:37:37|E|	--> Reached maximum number of attempts (10) without success
|03:37:37|I|---------------------------
|03:37:37|I|****** Reading  data ******
|03:37:37|I|n. 32-bit words :         0
|03:37:37|I|>>>> Progress :  79.8% <<<<
|03:37:37|I|---------------------------
|03:37:39|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:39|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:39|E|No data collected --> retry        
|03:37:39|E|No data collected --> retry        
|03:37:39|E|No data collected --> retry        
|03:37:39|E|No data collected --> retry        
|03:37:39|E|No data collected --> retry        
|03:37:39|E|No data collected --> retry        
|03:37:39|E|No data collected --> retry        
|03:37:39|E|No data collected --> retry        
|03:37:39|E|No data collected --> retry        
|03:37:39|E|No data collected --> retry        
|03:37:39|E|	--> Reached maximum number of attempts (10) without success
|03:37:39|I|---------------------------
|03:37:39|I|****** Reading  data ******
|03:37:39|I|n. 32-bit words :         0
|03:37:39|I|>>>> Progress :  80.1% <<<<
|03:37:39|I|---------------------------
|03:37:41|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:41|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:41|E|No data collected --> retry        
|03:37:41|E|No data collected --> retry        
|03:37:41|E|No data collected --> retry        
|03:37:41|E|No data collected --> retry        
|03:37:41|E|No data collected --> retry        
|03:37:41|E|No data collected --> retry        
|03:37:41|E|No data collected --> retry        
|03:37:41|E|No data collected --> retry        
|03:37:41|E|No data collected --> retry        
|03:37:41|E|No data collected --> retry        
|03:37:41|E|	--> Reached maximum number of attempts (10) without success
|03:37:41|I|---------------------------
|03:37:41|I|****** Reading  data ******
|03:37:41|I|n. 32-bit words :         0
|03:37:41|I|>>>> Progress :  80.4% <<<<
|03:37:41|I|---------------------------
|03:37:43|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:43|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:43|E|No data collected --> retry        
|03:37:44|E|No data collected --> retry        
|03:37:44|E|No data collected --> retry        
|03:37:44|E|No data collected --> retry        
|03:37:44|E|No data collected --> retry        
|03:37:44|E|No data collected --> retry        
|03:37:44|E|No data collected --> retry        
|03:37:44|E|No data collected --> retry        
|03:37:44|E|No data collected --> retry        
|03:37:44|E|No data collected --> retry        
|03:37:44|E|	--> Reached maximum number of attempts (10) without success
|03:37:44|I|---------------------------
|03:37:44|I|****** Reading  data ******
|03:37:44|I|n. 32-bit words :         0
|03:37:44|I|>>>> Progress :  80.7% <<<<
|03:37:44|I|---------------------------
|03:37:46|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:46|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:46|E|No data collected --> retry        
|03:37:46|E|No data collected --> retry        
|03:37:46|E|No data collected --> retry        
|03:37:46|E|No data collected --> retry        
|03:37:46|E|No data collected --> retry        
|03:37:46|E|No data collected --> retry        
|03:37:46|E|No data collected --> retry        
|03:37:46|E|No data collected --> retry        
|03:37:46|E|No data collected --> retry        
|03:37:46|E|No data collected --> retry        
|03:37:46|E|	--> Reached maximum number of attempts (10) without success
|03:37:46|I|---------------------------
|03:37:46|I|****** Reading  data ******
|03:37:46|I|n. 32-bit words :         0
|03:37:46|I|>>>> Progress :  81.0% <<<<
|03:37:46|I|---------------------------
|03:37:48|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:48|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:48|E|No data collected --> retry        
|03:37:48|E|No data collected --> retry        
|03:37:48|E|No data collected --> retry        
|03:37:48|E|No data collected --> retry        
|03:37:48|E|No data collected --> retry        
|03:37:48|E|No data collected --> retry        
|03:37:48|E|No data collected --> retry        
|03:37:48|E|No data collected --> retry        
|03:37:48|E|No data collected --> retry        
|03:37:48|E|No data collected --> retry        
|03:37:48|E|	--> Reached maximum number of attempts (10) without success
|03:37:48|I|---------------------------
|03:37:48|I|****** Reading  data ******
|03:37:48|I|n. 32-bit words :         0
|03:37:48|I|>>>> Progress :  81.2% <<<<
|03:37:48|I|---------------------------
|03:37:50|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:50|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:50|E|No data collected --> retry        
|03:37:50|E|No data collected --> retry        
|03:37:50|E|No data collected --> retry        
|03:37:50|E|No data collected --> retry        
|03:37:50|E|No data collected --> retry        
|03:37:50|E|No data collected --> retry        
|03:37:50|E|No data collected --> retry        
|03:37:51|E|No data collected --> retry        
|03:37:51|E|No data collected --> retry        
|03:37:51|E|No data collected --> retry        
|03:37:51|E|	--> Reached maximum number of attempts (10) without success
|03:37:51|I|---------------------------
|03:37:51|I|****** Reading  data ******
|03:37:51|I|n. 32-bit words :         0
|03:37:51|I|>>>> Progress :  81.5% <<<<
|03:37:51|I|---------------------------
|03:37:53|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:53|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:53|E|No data collected --> retry        
|03:37:53|E|No data collected --> retry        
|03:37:53|E|No data collected --> retry        
|03:37:53|E|No data collected --> retry        
|03:37:53|E|No data collected --> retry        
|03:37:53|E|No data collected --> retry        
|03:37:53|E|No data collected --> retry        
|03:37:53|E|No data collected --> retry        
|03:37:53|E|No data collected --> retry        
|03:37:53|E|No data collected --> retry        
|03:37:53|E|	--> Reached maximum number of attempts (10) without success
|03:37:53|I|---------------------------
|03:37:53|I|****** Reading  data ******
|03:37:53|I|n. 32-bit words :         0
|03:37:53|I|>>>> Progress :  81.8% <<<<
|03:37:53|I|---------------------------
|03:37:55|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:55|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:55|E|No data collected --> retry        
|03:37:55|E|No data collected --> retry        
|03:37:55|E|No data collected --> retry        
|03:37:55|E|No data collected --> retry        
|03:37:55|E|No data collected --> retry        
|03:37:55|E|No data collected --> retry        
|03:37:55|E|No data collected --> retry        
|03:37:55|E|No data collected --> retry        
|03:37:55|E|No data collected --> retry        
|03:37:55|E|No data collected --> retry        
|03:37:55|E|	--> Reached maximum number of attempts (10) without success
|03:37:55|I|---------------------------
|03:37:55|I|****** Reading  data ******
|03:37:55|I|n. 32-bit words :         0
|03:37:55|I|>>>> Progress :  82.1% <<<<
|03:37:55|I|---------------------------
|03:37:57|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:37:57|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:37:57|E|No data collected --> retry        
|03:37:57|E|No data collected --> retry        
|03:37:57|E|No data collected --> retry        
|03:37:57|E|No data collected --> retry        
|03:37:57|E|No data collected --> retry        
|03:37:57|E|No data collected --> retry        
|03:37:57|E|No data collected --> retry        
|03:37:57|E|No data collected --> retry        
|03:37:57|E|No data collected --> retry        
|03:37:57|E|No data collected --> retry        
|03:37:57|E|	--> Reached maximum number of attempts (10) without success
|03:37:57|I|---------------------------
|03:37:57|I|****** Reading  data ******
|03:37:57|I|n. 32-bit words :         0
|03:37:57|I|>>>> Progress :  82.4% <<<<
|03:37:57|I|---------------------------
|03:38:00|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:00|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:00|E|No data collected --> retry        
|03:38:00|E|No data collected --> retry        
|03:38:00|E|No data collected --> retry        
|03:38:00|E|No data collected --> retry        
|03:38:00|E|No data collected --> retry        
|03:38:00|E|No data collected --> retry        
|03:38:00|E|No data collected --> retry        
|03:38:00|E|No data collected --> retry        
|03:38:00|E|No data collected --> retry        
|03:38:00|E|No data collected --> retry        
|03:38:00|E|	--> Reached maximum number of attempts (10) without success
|03:38:00|I|---------------------------
|03:38:00|I|****** Reading  data ******
|03:38:00|I|n. 32-bit words :         0
|03:38:00|I|>>>> Progress :  82.7% <<<<
|03:38:00|I|---------------------------
|03:38:02|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:02|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:02|E|No data collected --> retry        
|03:38:02|E|No data collected --> retry        
|03:38:02|E|No data collected --> retry        
|03:38:02|E|No data collected --> retry        
|03:38:02|E|No data collected --> retry        
|03:38:02|E|No data collected --> retry        
|03:38:02|E|No data collected --> retry        
|03:38:02|E|No data collected --> retry        
|03:38:02|E|No data collected --> retry        
|03:38:02|E|No data collected --> retry        
|03:38:02|E|	--> Reached maximum number of attempts (10) without success
|03:38:02|I|---------------------------
|03:38:02|I|****** Reading  data ******
|03:38:02|I|n. 32-bit words :         0
|03:38:02|I|>>>> Progress :  83.0% <<<<
|03:38:02|I|---------------------------
|03:38:04|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:04|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:04|E|No data collected --> retry        
|03:38:04|E|No data collected --> retry        
|03:38:04|E|No data collected --> retry        
|03:38:04|E|No data collected --> retry        
|03:38:04|E|No data collected --> retry        
|03:38:04|E|No data collected --> retry        
|03:38:04|E|No data collected --> retry        
|03:38:04|E|No data collected --> retry        
|03:38:04|E|No data collected --> retry        
|03:38:04|E|No data collected --> retry        
|03:38:04|E|	--> Reached maximum number of attempts (10) without success
|03:38:04|I|---------------------------
|03:38:04|I|****** Reading  data ******
|03:38:04|I|n. 32-bit words :         0
|03:38:04|I|>>>> Progress :  83.3% <<<<
|03:38:04|I|---------------------------
|03:38:07|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:07|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:07|E|No data collected --> retry        
|03:38:07|E|No data collected --> retry        
|03:38:07|E|No data collected --> retry        
|03:38:07|E|No data collected --> retry        
|03:38:07|E|No data collected --> retry        
|03:38:07|E|No data collected --> retry        
|03:38:07|E|No data collected --> retry        
|03:38:07|E|No data collected --> retry        
|03:38:07|E|No data collected --> retry        
|03:38:07|E|No data collected --> retry        
|03:38:07|E|	--> Reached maximum number of attempts (10) without success
|03:38:07|I|---------------------------
|03:38:07|I|****** Reading  data ******
|03:38:07|I|n. 32-bit words :         0
|03:38:07|I|>>>> Progress :  83.6% <<<<
|03:38:07|I|---------------------------
|03:38:09|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:09|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:09|E|No data collected --> retry        
|03:38:09|E|No data collected --> retry        
|03:38:09|E|No data collected --> retry        
|03:38:09|E|No data collected --> retry        
|03:38:09|E|No data collected --> retry        
|03:38:09|E|No data collected --> retry        
|03:38:09|E|No data collected --> retry        
|03:38:09|E|No data collected --> retry        
|03:38:09|E|No data collected --> retry        
|03:38:09|E|No data collected --> retry        
|03:38:09|E|	--> Reached maximum number of attempts (10) without success
|03:38:09|I|---------------------------
|03:38:09|I|****** Reading  data ******
|03:38:09|I|n. 32-bit words :         0
|03:38:09|I|>>>> Progress :  83.9% <<<<
|03:38:09|I|---------------------------
|03:38:11|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:11|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:11|E|No data collected --> retry        
|03:38:11|E|No data collected --> retry        
|03:38:11|E|No data collected --> retry        
|03:38:11|E|No data collected --> retry        
|03:38:11|E|No data collected --> retry        
|03:38:11|E|No data collected --> retry        
|03:38:11|E|No data collected --> retry        
|03:38:11|E|No data collected --> retry        
|03:38:11|E|No data collected --> retry        
|03:38:11|E|No data collected --> retry        
|03:38:11|E|	--> Reached maximum number of attempts (10) without success
|03:38:11|I|---------------------------
|03:38:11|I|****** Reading  data ******
|03:38:11|I|n. 32-bit words :         0
|03:38:11|I|>>>> Progress :  84.2% <<<<
|03:38:11|I|---------------------------
|03:38:13|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:13|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:14|E|No data collected --> retry        
|03:38:14|E|No data collected --> retry        
|03:38:14|E|No data collected --> retry        
|03:38:14|E|No data collected --> retry        
|03:38:14|E|No data collected --> retry        
|03:38:14|E|No data collected --> retry        
|03:38:14|E|No data collected --> retry        
|03:38:14|E|No data collected --> retry        
|03:38:14|E|No data collected --> retry        
|03:38:14|E|No data collected --> retry        
|03:38:14|E|	--> Reached maximum number of attempts (10) without success
|03:38:14|I|---------------------------
|03:38:14|I|****** Reading  data ******
|03:38:14|I|n. 32-bit words :         0
|03:38:14|I|>>>> Progress :  84.5% <<<<
|03:38:14|I|---------------------------
|03:38:16|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:16|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:16|E|No data collected --> retry        
|03:38:16|E|No data collected --> retry        
|03:38:16|E|No data collected --> retry        
|03:38:16|E|No data collected --> retry        
|03:38:16|E|No data collected --> retry        
|03:38:16|E|No data collected --> retry        
|03:38:16|E|No data collected --> retry        
|03:38:16|E|No data collected --> retry        
|03:38:16|E|No data collected --> retry        
|03:38:16|E|No data collected --> retry        
|03:38:16|E|	--> Reached maximum number of attempts (10) without success
|03:38:16|I|---------------------------
|03:38:16|I|****** Reading  data ******
|03:38:16|I|n. 32-bit words :         0
|03:38:16|I|>>>> Progress :  84.8% <<<<
|03:38:16|I|---------------------------
|03:38:18|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:18|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:18|E|No data collected --> retry        
|03:38:18|E|No data collected --> retry        
|03:38:18|E|No data collected --> retry        
|03:38:18|E|No data collected --> retry        
|03:38:18|E|No data collected --> retry        
|03:38:18|E|No data collected --> retry        
|03:38:18|E|No data collected --> retry        
|03:38:18|E|No data collected --> retry        
|03:38:18|E|No data collected --> retry        
|03:38:18|E|No data collected --> retry        
|03:38:18|E|	--> Reached maximum number of attempts (10) without success
|03:38:18|I|---------------------------
|03:38:18|I|****** Reading  data ******
|03:38:18|I|n. 32-bit words :         0
|03:38:18|I|>>>> Progress :  85.1% <<<<
|03:38:18|I|---------------------------
|03:38:20|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:20|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:20|E|No data collected --> retry        
|03:38:20|E|No data collected --> retry        
|03:38:20|E|No data collected --> retry        
|03:38:20|E|No data collected --> retry        
|03:38:20|E|No data collected --> retry        
|03:38:20|E|No data collected --> retry        
|03:38:20|E|No data collected --> retry        
|03:38:21|E|No data collected --> retry        
|03:38:21|E|No data collected --> retry        
|03:38:21|E|No data collected --> retry        
|03:38:21|E|	--> Reached maximum number of attempts (10) without success
|03:38:21|I|---------------------------
|03:38:21|I|****** Reading  data ******
|03:38:21|I|n. 32-bit words :         0
|03:38:21|I|>>>> Progress :  85.4% <<<<
|03:38:21|I|---------------------------
|03:38:23|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:23|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:23|E|No data collected --> retry        
|03:38:23|E|No data collected --> retry        
|03:38:23|E|No data collected --> retry        
|03:38:23|E|No data collected --> retry        
|03:38:23|E|No data collected --> retry        
|03:38:23|E|No data collected --> retry        
|03:38:23|E|No data collected --> retry        
|03:38:23|E|No data collected --> retry        
|03:38:23|E|No data collected --> retry        
|03:38:23|E|No data collected --> retry        
|03:38:23|E|	--> Reached maximum number of attempts (10) without success
|03:38:23|I|---------------------------
|03:38:23|I|****** Reading  data ******
|03:38:23|I|n. 32-bit words :         0
|03:38:23|I|>>>> Progress :  85.7% <<<<
|03:38:23|I|---------------------------
|03:38:25|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:25|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:25|E|No data collected --> retry        
|03:38:25|E|No data collected --> retry        
|03:38:25|E|No data collected --> retry        
|03:38:25|E|No data collected --> retry        
|03:38:25|E|No data collected --> retry        
|03:38:25|E|No data collected --> retry        
|03:38:25|E|No data collected --> retry        
|03:38:25|E|No data collected --> retry        
|03:38:25|E|No data collected --> retry        
|03:38:25|E|No data collected --> retry        
|03:38:25|E|	--> Reached maximum number of attempts (10) without success
|03:38:25|I|---------------------------
|03:38:25|I|****** Reading  data ******
|03:38:25|I|n. 32-bit words :         0
|03:38:25|I|>>>> Progress :  86.0% <<<<
|03:38:25|I|---------------------------
|03:38:27|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:27|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:27|E|No data collected --> retry        
|03:38:27|E|No data collected --> retry        
|03:38:27|E|No data collected --> retry        
|03:38:27|E|No data collected --> retry        
|03:38:27|E|No data collected --> retry        
|03:38:27|E|No data collected --> retry        
|03:38:27|E|No data collected --> retry        
|03:38:27|E|No data collected --> retry        
|03:38:27|E|No data collected --> retry        
|03:38:27|E|No data collected --> retry        
|03:38:27|E|	--> Reached maximum number of attempts (10) without success
|03:38:27|I|---------------------------
|03:38:27|I|****** Reading  data ******
|03:38:27|I|n. 32-bit words :         0
|03:38:27|I|>>>> Progress :  86.3% <<<<
|03:38:27|I|---------------------------
|03:38:30|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:30|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:30|E|No data collected --> retry        
|03:38:30|E|No data collected --> retry        
|03:38:30|E|No data collected --> retry        
|03:38:30|E|No data collected --> retry        
|03:38:30|E|No data collected --> retry        
|03:38:30|E|No data collected --> retry        
|03:38:30|E|No data collected --> retry        
|03:38:30|E|No data collected --> retry        
|03:38:30|E|No data collected --> retry        
|03:38:30|E|No data collected --> retry        
|03:38:30|E|	--> Reached maximum number of attempts (10) without success
|03:38:30|I|---------------------------
|03:38:30|I|****** Reading  data ******
|03:38:30|I|n. 32-bit words :         0
|03:38:30|I|>>>> Progress :  86.6% <<<<
|03:38:30|I|---------------------------
|03:38:32|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:32|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:32|E|No data collected --> retry        
|03:38:32|E|No data collected --> retry        
|03:38:32|E|No data collected --> retry        
|03:38:32|E|No data collected --> retry        
|03:38:32|E|No data collected --> retry        
|03:38:32|E|No data collected --> retry        
|03:38:32|E|No data collected --> retry        
|03:38:32|E|No data collected --> retry        
|03:38:32|E|No data collected --> retry        
|03:38:32|E|No data collected --> retry        
|03:38:32|E|	--> Reached maximum number of attempts (10) without success
|03:38:32|I|---------------------------
|03:38:32|I|****** Reading  data ******
|03:38:32|I|n. 32-bit words :         0
|03:38:32|I|>>>> Progress :  86.9% <<<<
|03:38:32|I|---------------------------
|03:38:34|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:34|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:34|E|No data collected --> retry        
|03:38:34|E|No data collected --> retry        
|03:38:34|E|No data collected --> retry        
|03:38:34|E|No data collected --> retry        
|03:38:34|E|No data collected --> retry        
|03:38:34|E|No data collected --> retry        
|03:38:34|E|No data collected --> retry        
|03:38:34|E|No data collected --> retry        
|03:38:34|E|No data collected --> retry        
|03:38:34|E|No data collected --> retry        
|03:38:34|E|	--> Reached maximum number of attempts (10) without success
|03:38:34|I|---------------------------
|03:38:34|I|****** Reading  data ******
|03:38:34|I|n. 32-bit words :         0
|03:38:34|I|>>>> Progress :  87.2% <<<<
|03:38:34|I|---------------------------
|03:38:37|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:37|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:37|E|No data collected --> retry        
|03:38:37|E|No data collected --> retry        
|03:38:37|E|No data collected --> retry        
|03:38:37|E|No data collected --> retry        
|03:38:37|E|No data collected --> retry        
|03:38:37|E|No data collected --> retry        
|03:38:37|E|No data collected --> retry        
|03:38:37|E|No data collected --> retry        
|03:38:37|E|No data collected --> retry        
|03:38:37|E|No data collected --> retry        
|03:38:37|E|	--> Reached maximum number of attempts (10) without success
|03:38:37|I|---------------------------
|03:38:37|I|****** Reading  data ******
|03:38:37|I|n. 32-bit words :         0
|03:38:37|I|>>>> Progress :  87.5% <<<<
|03:38:37|I|---------------------------
|03:38:39|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:39|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:39|E|No data collected --> retry        
|03:38:39|E|No data collected --> retry        
|03:38:39|E|No data collected --> retry        
|03:38:39|E|No data collected --> retry        
|03:38:39|E|No data collected --> retry        
|03:38:39|E|No data collected --> retry        
|03:38:39|E|No data collected --> retry        
|03:38:39|E|No data collected --> retry        
|03:38:39|E|No data collected --> retry        
|03:38:39|E|No data collected --> retry        
|03:38:39|E|	--> Reached maximum number of attempts (10) without success
|03:38:39|I|---------------------------
|03:38:39|I|****** Reading  data ******
|03:38:39|I|n. 32-bit words :         0
|03:38:39|I|>>>> Progress :  87.8% <<<<
|03:38:39|I|---------------------------
|03:38:41|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:41|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:41|E|No data collected --> retry        
|03:38:41|E|No data collected --> retry        
|03:38:41|E|No data collected --> retry        
|03:38:41|E|No data collected --> retry        
|03:38:41|E|No data collected --> retry        
|03:38:41|E|No data collected --> retry        
|03:38:41|E|No data collected --> retry        
|03:38:41|E|No data collected --> retry        
|03:38:41|E|No data collected --> retry        
|03:38:41|E|No data collected --> retry        
|03:38:41|E|	--> Reached maximum number of attempts (10) without success
|03:38:41|I|---------------------------
|03:38:41|I|****** Reading  data ******
|03:38:41|I|n. 32-bit words :         0
|03:38:41|I|>>>> Progress :  88.1% <<<<
|03:38:41|I|---------------------------
|03:38:43|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:43|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:43|E|No data collected --> retry        
|03:38:43|E|No data collected --> retry        
|03:38:44|E|No data collected --> retry        
|03:38:44|E|No data collected --> retry        
|03:38:44|E|No data collected --> retry        
|03:38:44|E|No data collected --> retry        
|03:38:44|E|No data collected --> retry        
|03:38:44|E|No data collected --> retry        
|03:38:44|E|No data collected --> retry        
|03:38:44|E|No data collected --> retry        
|03:38:44|E|	--> Reached maximum number of attempts (10) without success
|03:38:44|I|---------------------------
|03:38:44|I|****** Reading  data ******
|03:38:44|I|n. 32-bit words :         0
|03:38:44|I|>>>> Progress :  88.4% <<<<
|03:38:44|I|---------------------------
|03:38:46|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:46|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:46|E|No data collected --> retry        
|03:38:46|E|No data collected --> retry        
|03:38:46|E|No data collected --> retry        
|03:38:46|E|No data collected --> retry        
|03:38:46|E|No data collected --> retry        
|03:38:46|E|No data collected --> retry        
|03:38:46|E|No data collected --> retry        
|03:38:46|E|No data collected --> retry        
|03:38:46|E|No data collected --> retry        
|03:38:46|E|No data collected --> retry        
|03:38:46|E|	--> Reached maximum number of attempts (10) without success
|03:38:46|I|---------------------------
|03:38:46|I|****** Reading  data ******
|03:38:46|I|n. 32-bit words :         0
|03:38:46|I|>>>> Progress :  88.7% <<<<
|03:38:46|I|---------------------------
|03:38:48|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:48|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:48|E|No data collected --> retry        
|03:38:48|E|No data collected --> retry        
|03:38:48|E|No data collected --> retry        
|03:38:48|E|No data collected --> retry        
|03:38:48|E|No data collected --> retry        
|03:38:48|E|No data collected --> retry        
|03:38:48|E|No data collected --> retry        
|03:38:48|E|No data collected --> retry        
|03:38:48|E|No data collected --> retry        
|03:38:48|E|No data collected --> retry        
|03:38:48|E|	--> Reached maximum number of attempts (10) without success
|03:38:48|I|---------------------------
|03:38:48|I|****** Reading  data ******
|03:38:48|I|n. 32-bit words :         0
|03:38:48|I|>>>> Progress :  89.0% <<<<
|03:38:48|I|---------------------------
|03:38:50|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:50|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:50|E|No data collected --> retry        
|03:38:50|E|No data collected --> retry        
|03:38:50|E|No data collected --> retry        
|03:38:50|E|No data collected --> retry        
|03:38:50|E|No data collected --> retry        
|03:38:50|E|No data collected --> retry        
|03:38:50|E|No data collected --> retry        
|03:38:50|E|No data collected --> retry        
|03:38:51|E|No data collected --> retry        
|03:38:51|E|No data collected --> retry        
|03:38:51|E|	--> Reached maximum number of attempts (10) without success
|03:38:51|I|---------------------------
|03:38:51|I|****** Reading  data ******
|03:38:51|I|n. 32-bit words :         0
|03:38:51|I|>>>> Progress :  89.3% <<<<
|03:38:51|I|---------------------------
|03:38:53|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:53|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:53|E|No data collected --> retry        
|03:38:53|E|No data collected --> retry        
|03:38:53|E|No data collected --> retry        
|03:38:53|E|No data collected --> retry        
|03:38:53|E|No data collected --> retry        
|03:38:53|E|No data collected --> retry        
|03:38:53|E|No data collected --> retry        
|03:38:53|E|No data collected --> retry        
|03:38:53|E|No data collected --> retry        
|03:38:53|E|No data collected --> retry        
|03:38:53|E|	--> Reached maximum number of attempts (10) without success
|03:38:53|I|---------------------------
|03:38:53|I|****** Reading  data ******
|03:38:53|I|n. 32-bit words :         0
|03:38:53|I|>>>> Progress :  89.6% <<<<
|03:38:53|I|---------------------------
|03:38:55|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:55|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:55|E|No data collected --> retry        
|03:38:55|E|No data collected --> retry        
|03:38:55|E|No data collected --> retry        
|03:38:55|E|No data collected --> retry        
|03:38:55|E|No data collected --> retry        
|03:38:55|E|No data collected --> retry        
|03:38:55|E|No data collected --> retry        
|03:38:55|E|No data collected --> retry        
|03:38:55|E|No data collected --> retry        
|03:38:55|E|No data collected --> retry        
|03:38:55|E|	--> Reached maximum number of attempts (10) without success
|03:38:55|I|---------------------------
|03:38:55|I|****** Reading  data ******
|03:38:55|I|n. 32-bit words :         0
|03:38:55|I|>>>> Progress :  89.9% <<<<
|03:38:55|I|---------------------------
|03:38:57|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:38:57|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:38:57|E|No data collected --> retry        
|03:38:57|E|No data collected --> retry        
|03:38:57|E|No data collected --> retry        
|03:38:57|E|No data collected --> retry        
|03:38:57|E|No data collected --> retry        
|03:38:57|E|No data collected --> retry        
|03:38:57|E|No data collected --> retry        
|03:38:57|E|No data collected --> retry        
|03:38:57|E|No data collected --> retry        
|03:38:57|E|No data collected --> retry        
|03:38:57|E|	--> Reached maximum number of attempts (10) without success
|03:38:57|I|---------------------------
|03:38:57|I|****** Reading  data ******
|03:38:57|I|n. 32-bit words :         0
|03:38:57|I|>>>> Progress :  90.2% <<<<
|03:38:57|I|---------------------------
|03:39:00|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:00|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:00|E|No data collected --> retry        
|03:39:00|E|No data collected --> retry        
|03:39:00|E|No data collected --> retry        
|03:39:00|E|No data collected --> retry        
|03:39:00|E|No data collected --> retry        
|03:39:00|E|No data collected --> retry        
|03:39:00|E|No data collected --> retry        
|03:39:00|E|No data collected --> retry        
|03:39:00|E|No data collected --> retry        
|03:39:00|E|No data collected --> retry        
|03:39:00|E|	--> Reached maximum number of attempts (10) without success
|03:39:00|I|---------------------------
|03:39:00|I|****** Reading  data ******
|03:39:00|I|n. 32-bit words :         0
|03:39:00|I|>>>> Progress :  90.5% <<<<
|03:39:00|I|---------------------------
|03:39:02|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:02|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:02|E|No data collected --> retry        
|03:39:02|E|No data collected --> retry        
|03:39:02|E|No data collected --> retry        
|03:39:02|E|No data collected --> retry        
|03:39:02|E|No data collected --> retry        
|03:39:02|E|No data collected --> retry        
|03:39:02|E|No data collected --> retry        
|03:39:02|E|No data collected --> retry        
|03:39:02|E|No data collected --> retry        
|03:39:02|E|No data collected --> retry        
|03:39:02|E|	--> Reached maximum number of attempts (10) without success
|03:39:02|I|---------------------------
|03:39:02|I|****** Reading  data ******
|03:39:02|I|n. 32-bit words :         0
|03:39:02|I|>>>> Progress :  90.8% <<<<
|03:39:02|I|---------------------------
|03:39:04|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:04|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:04|E|No data collected --> retry        
|03:39:04|E|No data collected --> retry        
|03:39:04|E|No data collected --> retry        
|03:39:04|E|No data collected --> retry        
|03:39:04|E|No data collected --> retry        
|03:39:04|E|No data collected --> retry        
|03:39:04|E|No data collected --> retry        
|03:39:04|E|No data collected --> retry        
|03:39:04|E|No data collected --> retry        
|03:39:04|E|No data collected --> retry        
|03:39:04|E|	--> Reached maximum number of attempts (10) without success
|03:39:04|I|---------------------------
|03:39:04|I|****** Reading  data ******
|03:39:04|I|n. 32-bit words :         0
|03:39:04|I|>>>> Progress :  91.1% <<<<
|03:39:04|I|---------------------------
|03:39:06|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:06|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:07|E|No data collected --> retry        
|03:39:07|E|No data collected --> retry        
|03:39:07|E|No data collected --> retry        
|03:39:07|E|No data collected --> retry        
|03:39:07|E|No data collected --> retry        
|03:39:07|E|No data collected --> retry        
|03:39:07|E|No data collected --> retry        
|03:39:07|E|No data collected --> retry        
|03:39:07|E|No data collected --> retry        
|03:39:07|E|No data collected --> retry        
|03:39:07|E|	--> Reached maximum number of attempts (10) without success
|03:39:07|I|---------------------------
|03:39:07|I|****** Reading  data ******
|03:39:07|I|n. 32-bit words :         0
|03:39:07|I|>>>> Progress :  91.4% <<<<
|03:39:07|I|---------------------------
|03:39:09|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:09|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:09|E|No data collected --> retry        
|03:39:09|E|No data collected --> retry        
|03:39:09|E|No data collected --> retry        
|03:39:09|E|No data collected --> retry        
|03:39:09|E|No data collected --> retry        
|03:39:09|E|No data collected --> retry        
|03:39:09|E|No data collected --> retry        
|03:39:09|E|No data collected --> retry        
|03:39:09|E|No data collected --> retry        
|03:39:09|E|No data collected --> retry        
|03:39:09|E|	--> Reached maximum number of attempts (10) without success
|03:39:09|I|---------------------------
|03:39:09|I|****** Reading  data ******
|03:39:09|I|n. 32-bit words :         0
|03:39:09|I|>>>> Progress :  91.7% <<<<
|03:39:09|I|---------------------------
|03:39:11|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:11|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:11|E|No data collected --> retry        
|03:39:11|E|No data collected --> retry        
|03:39:11|E|No data collected --> retry        
|03:39:11|E|No data collected --> retry        
|03:39:11|E|No data collected --> retry        
|03:39:11|E|No data collected --> retry        
|03:39:11|E|No data collected --> retry        
|03:39:11|E|No data collected --> retry        
|03:39:11|E|No data collected --> retry        
|03:39:11|E|No data collected --> retry        
|03:39:11|E|	--> Reached maximum number of attempts (10) without success
|03:39:11|I|---------------------------
|03:39:11|I|****** Reading  data ******
|03:39:11|I|n. 32-bit words :         0
|03:39:11|I|>>>> Progress :  92.0% <<<<
|03:39:11|I|---------------------------
|03:39:13|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:13|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:13|E|No data collected --> retry        
|03:39:13|E|No data collected --> retry        
|03:39:13|E|No data collected --> retry        
|03:39:13|E|No data collected --> retry        
|03:39:13|E|No data collected --> retry        
|03:39:13|E|No data collected --> retry        
|03:39:14|E|No data collected --> retry        
|03:39:14|E|No data collected --> retry        
|03:39:14|E|No data collected --> retry        
|03:39:14|E|No data collected --> retry        
|03:39:14|E|	--> Reached maximum number of attempts (10) without success
|03:39:14|I|---------------------------
|03:39:14|I|****** Reading  data ******
|03:39:14|I|n. 32-bit words :         0
|03:39:14|I|>>>> Progress :  92.3% <<<<
|03:39:14|I|---------------------------
|03:39:16|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:16|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:16|E|No data collected --> retry        
|03:39:16|E|No data collected --> retry        
|03:39:16|E|No data collected --> retry        
|03:39:16|E|No data collected --> retry        
|03:39:16|E|No data collected --> retry        
|03:39:16|E|No data collected --> retry        
|03:39:16|E|No data collected --> retry        
|03:39:16|E|No data collected --> retry        
|03:39:16|E|No data collected --> retry        
|03:39:16|E|No data collected --> retry        
|03:39:16|E|	--> Reached maximum number of attempts (10) without success
|03:39:16|I|---------------------------
|03:39:16|I|****** Reading  data ******
|03:39:16|I|n. 32-bit words :         0
|03:39:16|I|>>>> Progress :  92.6% <<<<
|03:39:16|I|---------------------------
|03:39:18|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:18|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:18|E|No data collected --> retry        
|03:39:18|E|No data collected --> retry        
|03:39:18|E|No data collected --> retry        
|03:39:18|E|No data collected --> retry        
|03:39:18|E|No data collected --> retry        
|03:39:18|E|No data collected --> retry        
|03:39:18|E|No data collected --> retry        
|03:39:18|E|No data collected --> retry        
|03:39:18|E|No data collected --> retry        
|03:39:18|E|No data collected --> retry        
|03:39:18|E|	--> Reached maximum number of attempts (10) without success
|03:39:18|I|---------------------------
|03:39:18|I|****** Reading  data ******
|03:39:18|I|n. 32-bit words :         0
|03:39:18|I|>>>> Progress :  92.9% <<<<
|03:39:18|I|---------------------------
|03:39:20|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:20|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:20|E|No data collected --> retry        
|03:39:20|E|No data collected --> retry        
|03:39:20|E|No data collected --> retry        
|03:39:20|E|No data collected --> retry        
|03:39:20|E|No data collected --> retry        
|03:39:20|E|No data collected --> retry        
|03:39:20|E|No data collected --> retry        
|03:39:20|E|No data collected --> retry        
|03:39:20|E|No data collected --> retry        
|03:39:20|E|No data collected --> retry        
|03:39:20|E|	--> Reached maximum number of attempts (10) without success
|03:39:20|I|---------------------------
|03:39:20|I|****** Reading  data ******
|03:39:20|I|n. 32-bit words :         0
|03:39:20|I|>>>> Progress :  93.2% <<<<
|03:39:20|I|---------------------------
|03:39:23|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:23|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:23|E|No data collected --> retry        
|03:39:23|E|No data collected --> retry        
|03:39:23|E|No data collected --> retry        
|03:39:23|E|No data collected --> retry        
|03:39:23|E|No data collected --> retry        
|03:39:23|E|No data collected --> retry        
|03:39:23|E|No data collected --> retry        
|03:39:23|E|No data collected --> retry        
|03:39:23|E|No data collected --> retry        
|03:39:23|E|No data collected --> retry        
|03:39:23|E|	--> Reached maximum number of attempts (10) without success
|03:39:23|I|---------------------------
|03:39:23|I|****** Reading  data ******
|03:39:23|I|n. 32-bit words :         0
|03:39:23|I|>>>> Progress :  93.5% <<<<
|03:39:23|I|---------------------------
|03:39:25|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:25|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:25|E|No data collected --> retry        
|03:39:25|E|No data collected --> retry        
|03:39:25|E|No data collected --> retry        
|03:39:25|E|No data collected --> retry        
|03:39:25|E|No data collected --> retry        
|03:39:25|E|No data collected --> retry        
|03:39:25|E|No data collected --> retry        
|03:39:25|E|No data collected --> retry        
|03:39:25|E|No data collected --> retry        
|03:39:25|E|No data collected --> retry        
|03:39:25|E|	--> Reached maximum number of attempts (10) without success
|03:39:25|I|---------------------------
|03:39:25|I|****** Reading  data ******
|03:39:25|I|n. 32-bit words :         0
|03:39:25|I|>>>> Progress :  93.8% <<<<
|03:39:25|I|---------------------------
|03:39:27|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:27|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:27|E|No data collected --> retry        
|03:39:27|E|No data collected --> retry        
|03:39:27|E|No data collected --> retry        
|03:39:27|E|No data collected --> retry        
|03:39:27|E|No data collected --> retry        
|03:39:27|E|No data collected --> retry        
|03:39:27|E|No data collected --> retry        
|03:39:27|E|No data collected --> retry        
|03:39:27|E|No data collected --> retry        
|03:39:27|E|No data collected --> retry        
|03:39:27|E|	--> Reached maximum number of attempts (10) without success
|03:39:27|I|---------------------------
|03:39:27|I|****** Reading  data ******
|03:39:27|I|n. 32-bit words :         0
|03:39:27|I|>>>> Progress :  94.0% <<<<
|03:39:27|I|---------------------------
|03:39:30|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:30|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:30|E|No data collected --> retry        
|03:39:30|E|No data collected --> retry        
|03:39:30|E|No data collected --> retry        
|03:39:30|E|No data collected --> retry        
|03:39:30|E|No data collected --> retry        
|03:39:30|E|No data collected --> retry        
|03:39:30|E|No data collected --> retry        
|03:39:30|E|No data collected --> retry        
|03:39:30|E|No data collected --> retry        
|03:39:30|E|No data collected --> retry        
|03:39:30|E|	--> Reached maximum number of attempts (10) without success
|03:39:30|I|---------------------------
|03:39:30|I|****** Reading  data ******
|03:39:30|I|n. 32-bit words :         0
|03:39:30|I|>>>> Progress :  94.3% <<<<
|03:39:30|I|---------------------------
|03:39:32|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:32|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:32|E|No data collected --> retry        
|03:39:32|E|No data collected --> retry        
|03:39:32|E|No data collected --> retry        
|03:39:32|E|No data collected --> retry        
|03:39:32|E|No data collected --> retry        
|03:39:32|E|No data collected --> retry        
|03:39:32|E|No data collected --> retry        
|03:39:32|E|No data collected --> retry        
|03:39:32|E|No data collected --> retry        
|03:39:32|E|No data collected --> retry        
|03:39:32|E|	--> Reached maximum number of attempts (10) without success
|03:39:32|I|---------------------------
|03:39:32|I|****** Reading  data ******
|03:39:32|I|n. 32-bit words :         0
|03:39:32|I|>>>> Progress :  94.6% <<<<
|03:39:32|I|---------------------------
|03:39:34|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:34|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:34|E|No data collected --> retry        
|03:39:34|E|No data collected --> retry        
|03:39:34|E|No data collected --> retry        
|03:39:34|E|No data collected --> retry        
|03:39:34|E|No data collected --> retry        
|03:39:34|E|No data collected --> retry        
|03:39:34|E|No data collected --> retry        
|03:39:34|E|No data collected --> retry        
|03:39:34|E|No data collected --> retry        
|03:39:34|E|No data collected --> retry        
|03:39:34|E|	--> Reached maximum number of attempts (10) without success
|03:39:34|I|---------------------------
|03:39:34|I|****** Reading  data ******
|03:39:34|I|n. 32-bit words :         0
|03:39:34|I|>>>> Progress :  94.9% <<<<
|03:39:34|I|---------------------------
|03:39:36|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:36|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:36|E|No data collected --> retry        
|03:39:37|E|No data collected --> retry        
|03:39:37|E|No data collected --> retry        
|03:39:37|E|No data collected --> retry        
|03:39:37|E|No data collected --> retry        
|03:39:37|E|No data collected --> retry        
|03:39:37|E|No data collected --> retry        
|03:39:37|E|No data collected --> retry        
|03:39:37|E|No data collected --> retry        
|03:39:37|E|No data collected --> retry        
|03:39:37|E|	--> Reached maximum number of attempts (10) without success
|03:39:37|I|---------------------------
|03:39:37|I|****** Reading  data ******
|03:39:37|I|n. 32-bit words :         0
|03:39:37|I|>>>> Progress :  95.2% <<<<
|03:39:37|I|---------------------------
|03:39:39|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:39|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:39|E|No data collected --> retry        
|03:39:39|E|No data collected --> retry        
|03:39:39|E|No data collected --> retry        
|03:39:39|E|No data collected --> retry        
|03:39:39|E|No data collected --> retry        
|03:39:39|E|No data collected --> retry        
|03:39:39|E|No data collected --> retry        
|03:39:39|E|No data collected --> retry        
|03:39:39|E|No data collected --> retry        
|03:39:39|E|No data collected --> retry        
|03:39:39|E|	--> Reached maximum number of attempts (10) without success
|03:39:39|I|---------------------------
|03:39:39|I|****** Reading  data ******
|03:39:39|I|n. 32-bit words :         0
|03:39:39|I|>>>> Progress :  95.5% <<<<
|03:39:39|I|---------------------------
|03:39:41|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:41|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:41|E|No data collected --> retry        
|03:39:41|E|No data collected --> retry        
|03:39:41|E|No data collected --> retry        
|03:39:41|E|No data collected --> retry        
|03:39:41|E|No data collected --> retry        
|03:39:41|E|No data collected --> retry        
|03:39:41|E|No data collected --> retry        
|03:39:41|E|No data collected --> retry        
|03:39:41|E|No data collected --> retry        
|03:39:41|E|No data collected --> retry        
|03:39:41|E|	--> Reached maximum number of attempts (10) without success
|03:39:41|I|---------------------------
|03:39:41|I|****** Reading  data ******
|03:39:41|I|n. 32-bit words :         0
|03:39:41|I|>>>> Progress :  95.8% <<<<
|03:39:41|I|---------------------------
|03:39:43|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:43|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:43|E|No data collected --> retry        
|03:39:43|E|No data collected --> retry        
|03:39:43|E|No data collected --> retry        
|03:39:43|E|No data collected --> retry        
|03:39:43|E|No data collected --> retry        
|03:39:43|E|No data collected --> retry        
|03:39:43|E|No data collected --> retry        
|03:39:44|E|No data collected --> retry        
|03:39:44|E|No data collected --> retry        
|03:39:44|E|No data collected --> retry        
|03:39:44|E|	--> Reached maximum number of attempts (10) without success
|03:39:44|I|---------------------------
|03:39:44|I|****** Reading  data ******
|03:39:44|I|n. 32-bit words :         0
|03:39:44|I|>>>> Progress :  96.1% <<<<
|03:39:44|I|---------------------------
|03:39:46|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:46|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:46|E|No data collected --> retry        
|03:39:46|E|No data collected --> retry        
|03:39:46|E|No data collected --> retry        
|03:39:46|E|No data collected --> retry        
|03:39:46|E|No data collected --> retry        
|03:39:46|E|No data collected --> retry        
|03:39:46|E|No data collected --> retry        
|03:39:46|E|No data collected --> retry        
|03:39:46|E|No data collected --> retry        
|03:39:46|E|No data collected --> retry        
|03:39:46|E|	--> Reached maximum number of attempts (10) without success
|03:39:46|I|---------------------------
|03:39:46|I|****** Reading  data ******
|03:39:46|I|n. 32-bit words :         0
|03:39:46|I|>>>> Progress :  96.4% <<<<
|03:39:46|I|---------------------------
|03:39:48|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:48|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:48|E|No data collected --> retry        
|03:39:48|E|No data collected --> retry        
|03:39:48|E|No data collected --> retry        
|03:39:48|E|No data collected --> retry        
|03:39:48|E|No data collected --> retry        
|03:39:48|E|No data collected --> retry        
|03:39:48|E|No data collected --> retry        
|03:39:48|E|No data collected --> retry        
|03:39:48|E|No data collected --> retry        
|03:39:48|E|No data collected --> retry        
|03:39:48|E|	--> Reached maximum number of attempts (10) without success
|03:39:48|I|---------------------------
|03:39:48|I|****** Reading  data ******
|03:39:48|I|n. 32-bit words :         0
|03:39:48|I|>>>> Progress :  96.7% <<<<
|03:39:48|I|---------------------------
|03:39:50|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:50|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:50|E|No data collected --> retry        
|03:39:50|E|No data collected --> retry        
|03:39:50|E|No data collected --> retry        
|03:39:50|E|No data collected --> retry        
|03:39:50|E|No data collected --> retry        
|03:39:50|E|No data collected --> retry        
|03:39:50|E|No data collected --> retry        
|03:39:50|E|No data collected --> retry        
|03:39:50|E|No data collected --> retry        
|03:39:50|E|No data collected --> retry        
|03:39:50|E|	--> Reached maximum number of attempts (10) without success
|03:39:50|I|---------------------------
|03:39:50|I|****** Reading  data ******
|03:39:50|I|n. 32-bit words :         0
|03:39:50|I|>>>> Progress :  97.0% <<<<
|03:39:50|I|---------------------------
|03:39:53|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:53|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:53|E|No data collected --> retry        
|03:39:53|E|No data collected --> retry        
|03:39:53|E|No data collected --> retry        
|03:39:53|E|No data collected --> retry        
|03:39:53|E|No data collected --> retry        
|03:39:53|E|No data collected --> retry        
|03:39:53|E|No data collected --> retry        
|03:39:53|E|No data collected --> retry        
|03:39:53|E|No data collected --> retry        
|03:39:53|E|No data collected --> retry        
|03:39:53|E|	--> Reached maximum number of attempts (10) without success
|03:39:53|I|---------------------------
|03:39:53|I|****** Reading  data ******
|03:39:53|I|n. 32-bit words :         0
|03:39:53|I|>>>> Progress :  97.3% <<<<
|03:39:53|I|---------------------------
|03:39:55|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:55|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:55|E|No data collected --> retry        
|03:39:55|E|No data collected --> retry        
|03:39:55|E|No data collected --> retry        
|03:39:55|E|No data collected --> retry        
|03:39:55|E|No data collected --> retry        
|03:39:55|E|No data collected --> retry        
|03:39:55|E|No data collected --> retry        
|03:39:55|E|No data collected --> retry        
|03:39:55|E|No data collected --> retry        
|03:39:55|E|No data collected --> retry        
|03:39:55|E|	--> Reached maximum number of attempts (10) without success
|03:39:55|I|---------------------------
|03:39:55|I|****** Reading  data ******
|03:39:55|I|n. 32-bit words :         0
|03:39:55|I|>>>> Progress :  97.6% <<<<
|03:39:55|I|---------------------------
|03:39:57|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:39:57|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:39:57|E|No data collected --> retry        
|03:39:57|E|No data collected --> retry        
|03:39:57|E|No data collected --> retry        
|03:39:57|E|No data collected --> retry        
|03:39:57|E|No data collected --> retry        
|03:39:57|E|No data collected --> retry        
|03:39:57|E|No data collected --> retry        
|03:39:57|E|No data collected --> retry        
|03:39:57|E|No data collected --> retry        
|03:39:57|E|No data collected --> retry        
|03:39:57|E|	--> Reached maximum number of attempts (10) without success
|03:39:57|I|---------------------------
|03:39:57|I|****** Reading  data ******
|03:39:57|I|n. 32-bit words :         0
|03:39:57|I|>>>> Progress :  97.9% <<<<
|03:39:57|I|---------------------------
|03:40:00|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:40:00|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:40:00|E|No data collected --> retry        
|03:40:00|E|No data collected --> retry        
|03:40:00|E|No data collected --> retry        
|03:40:00|E|No data collected --> retry        
|03:40:00|E|No data collected --> retry        
|03:40:00|E|No data collected --> retry        
|03:40:00|E|No data collected --> retry        
|03:40:00|E|No data collected --> retry        
|03:40:00|E|No data collected --> retry        
|03:40:00|E|No data collected --> retry        
|03:40:00|E|	--> Reached maximum number of attempts (10) without success
|03:40:00|I|---------------------------
|03:40:00|I|****** Reading  data ******
|03:40:00|I|n. 32-bit words :         0
|03:40:00|I|>>>> Progress :  98.2% <<<<
|03:40:00|I|---------------------------
|03:40:02|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:40:02|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:40:02|E|No data collected --> retry        
|03:40:02|E|No data collected --> retry        
|03:40:02|E|No data collected --> retry        
|03:40:02|E|No data collected --> retry        
|03:40:02|E|No data collected --> retry        
|03:40:02|E|No data collected --> retry        
|03:40:02|E|No data collected --> retry        
|03:40:02|E|No data collected --> retry        
|03:40:02|E|No data collected --> retry        
|03:40:02|E|No data collected --> retry        
|03:40:02|E|	--> Reached maximum number of attempts (10) without success
|03:40:02|I|---------------------------
|03:40:02|I|****** Reading  data ******
|03:40:02|I|n. 32-bit words :         0
|03:40:02|I|>>>> Progress :  98.5% <<<<
|03:40:02|I|---------------------------
|03:40:04|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:40:04|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:40:04|E|No data collected --> retry        
|03:40:04|E|No data collected --> retry        
|03:40:04|E|No data collected --> retry        
|03:40:04|E|No data collected --> retry        
|03:40:04|E|No data collected --> retry        
|03:40:04|E|No data collected --> retry        
|03:40:04|E|No data collected --> retry        
|03:40:04|E|No data collected --> retry        
|03:40:04|E|No data collected --> retry        
|03:40:04|E|No data collected --> retry        
|03:40:04|E|	--> Reached maximum number of attempts (10) without success
|03:40:04|I|---------------------------
|03:40:04|I|****** Reading  data ******
|03:40:04|I|n. 32-bit words :         0
|03:40:04|I|>>>> Progress :  98.8% <<<<
|03:40:04|I|---------------------------
|03:40:06|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:40:06|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:40:06|E|No data collected --> retry        
|03:40:06|E|No data collected --> retry        
|03:40:06|E|No data collected --> retry        
|03:40:06|E|No data collected --> retry        
|03:40:07|E|No data collected --> retry        
|03:40:07|E|No data collected --> retry        
|03:40:07|E|No data collected --> retry        
|03:40:07|E|No data collected --> retry        
|03:40:07|E|No data collected --> retry        
|03:40:07|E|No data collected --> retry        
|03:40:07|E|	--> Reached maximum number of attempts (10) without success
|03:40:07|I|---------------------------
|03:40:07|I|****** Reading  data ******
|03:40:07|I|n. 32-bit words :         0
|03:40:07|I|>>>> Progress :  99.1% <<<<
|03:40:07|I|---------------------------
|03:40:09|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:40:09|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:40:09|E|No data collected --> retry        
|03:40:09|E|No data collected --> retry        
|03:40:09|E|No data collected --> retry        
|03:40:09|E|No data collected --> retry        
|03:40:09|E|No data collected --> retry        
|03:40:09|E|No data collected --> retry        
|03:40:09|E|No data collected --> retry        
|03:40:09|E|No data collected --> retry        
|03:40:09|E|No data collected --> retry        
|03:40:09|E|No data collected --> retry        
|03:40:09|E|	--> Reached maximum number of attempts (10) without success
|03:40:09|I|---------------------------
|03:40:09|I|****** Reading  data ******
|03:40:09|I|n. 32-bit words :         0
|03:40:09|I|>>>> Progress :  99.4% <<<<
|03:40:09|I|---------------------------
|03:40:11|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:40:11|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:40:11|E|No data collected --> retry        
|03:40:11|E|No data collected --> retry        
|03:40:11|E|No data collected --> retry        
|03:40:11|E|No data collected --> retry        
|03:40:11|E|No data collected --> retry        
|03:40:11|E|No data collected --> retry        
|03:40:11|E|No data collected --> retry        
|03:40:11|E|No data collected --> retry        
|03:40:11|E|No data collected --> retry        
|03:40:11|E|No data collected --> retry        
|03:40:11|E|	--> Reached maximum number of attempts (10) without success
|03:40:11|I|---------------------------
|03:40:11|I|****** Reading  data ******
|03:40:11|I|n. 32-bit words :         0
|03:40:11|I|>>>> Progress :  99.7% <<<<
|03:40:11|I|---------------------------
|03:40:13|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:40:13|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:40:13|E|No data collected --> retry        
|03:40:13|E|No data collected --> retry        
|03:40:13|E|No data collected --> retry        
|03:40:13|E|No data collected --> retry        
|03:40:13|E|No data collected --> retry        
|03:40:13|E|No data collected --> retry        
|03:40:13|E|No data collected --> retry        
|03:40:13|E|No data collected --> retry        
|03:40:13|E|No data collected --> retry        
|03:40:13|E|No data collected --> retry        
|03:40:13|E|	--> Reached maximum number of attempts (10) without success
|03:40:13|I|---------------------------
|03:40:13|I|****** Reading  data ******
|03:40:13|I|n. 32-bit words :         0
|03:40:13|I|>>>> Progress : 100.0% <<<<
|03:40:13|I|---------------------------
|03:40:16|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:40:16|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:40:16|I|Readout chip error report for [board/opticalGroup/hybrid/chip = 0/0/0/15]
|03:40:18|E|LOCKLOSS_CNT        = Empty register (LOCKLOSS_CNT) readback FIFO after 20 attempts
|03:40:18|I|0        
|03:40:20|E|BITFLIP_WNG_CNT     = Empty register (BITFLIP_WNG_CNT) readback FIFO after 20 attempts
|03:40:20|I|0        
|03:40:22|E|BITFLIP_ERR_CNT     = Empty register (BITFLIP_ERR_CNT) readback FIFO after 20 attempts
|03:40:22|I|0        
|03:40:24|E|CMDERR_CNT          = Empty register (CMDERR_CNT) readback FIFO after 20 attempts
|03:40:24|I|0        
|03:40:26|E|SKIPPED_TRIGGER_CNT = Empty register (SKIPPED_TRIGGER_CNT) readback FIFO after 20 attempts
|03:40:26|I|0        
|03:40:29|E|HITOR_0_CNT         = Empty register (HITOR_0_CNT) readback FIFO after 20 attempts
|03:40:29|I|0        
|03:40:31|E|HITOR_1_CNT         = Empty register (HITOR_0_CNT) readback FIFO after 20 attempts
|03:40:31|I|0        
|03:40:33|E|HITOR_2_CNT         = Empty register (HITOR_0_CNT) readback FIFO after 20 attempts
|03:40:33|I|0        
|03:40:35|E|HITOR_3_CNT         = Empty register (HITOR_0_CNT) readback FIFO after 20 attempts
|03:40:35|I|0        
|03:40:37|E|BCID_CNT            = Empty register (BCID_CNT) readback FIFO after 20 attempts
|03:40:37|I|0        
|03:40:39|E|TRIG_CNT            = Empty register (TRIG_CNT) readback FIFO after 20 attempts
|03:40:39|I|0        
|03:40:41|E|READTRIG_CNT        = Empty register (READTRIG_CNT) readback FIFO after 20 attempts
|03:40:41|I|0        
|03:40:44|E|RDWRFIFOERROR_CNT   = Empty register (RDWRFIFOERROR_CNT) readback FIFO after 20 attempts
|03:40:44|I|0        
|03:40:46|E|PIXELSEU_CNT        = Empty register (PIXELSEU_CNT) readback FIFO after 20 attempts
|03:40:46|I|0        
|03:40:48|E|GLOBALCONFIGSEU_CNT = Empty register (GLOBALCONFIGSEU_CNT) readback FIFO after 20 attempts
|03:40:48|I|0        
|03:40:48|I|Average occupancy for [board/opticalGroup/hybrid/chip = 0/0/0/15] is 0.000000
|03:40:48|I|	--> Number of potentially masked pixels in this iteration: 0
|03:40:48|I|	--> Total number of potentially masked pixels: 145152
|03:40:48|I|	--> Current calibration saved the configuration file for [board/opticalGroup/hybrid/chip = 0/0/0/15] /home/RD53A/workspace/collin/Ph2_ACF_GUI_DICT_Submodule/XMLgenerator/Run000003_CMSIT_RD53B.txt
|03:40:48|I|	--> PixelAlive saving histograms...
|03:40:48|I|Closing result file: Results/Run000003_NoiseScan.root
|03:40:50|E|Empty register (PIX_MODE) readback FIFO after 20 attempts
|03:40:50|E|Error when reading back what was written into RD53 reg. PIX_MODE: wrote = 10, read = 0
|03:40:50|I|>>> Destroying interfaces <<<
|03:40:50|I|Trying to shutdown Calibration DQM Server...
|03:40:50|I|Operation completed
|03:40:50|I|Trying to shutdown Monitor DQM Server...
|03:40:50|I|Operation completed
|03:40:50|I|>>> Interfaces  destroyed <<<
|03:40:50|I|@@@ End of CMSIT miniDAQ @@@
