module dl(q,p,s,clk);
	output reg q,p;
	input s,clk;
		always @ (clk)
		if ({s==1})
		q=s;
		p=~q;
	
	endmodule
	
	module dl_tb;ur
	  wire q,p;
	  reg clk,s;
	  dl i_dl(q,p,s,clk);
	  initial
	  begin
	  $monitor("At time %0t -  clk=%b , s=%b , p=%b,q=%b ",$time,q,p,s,clk);
	    s='b0;
	    clk='b0;
	    end
	    always #5 clk=~clk;
	    always #10 s=~s;
	    initial #500 $finish;
	    endmodule