m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/chakr/OneDrive/Desktop/CSD Project/Processor_MultiCycle
vadd_sub
!s110 1698299150
!i10b 1
!s100 P[^^PKHNVPS62nRSmRACz0
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
ICG`eV4EFL`e^?K`ESI4kY0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/semester/7th sem/davinci/Processor_MultiCycle
Z3 w1693639150
8D:/semester/7th sem/davinci/Processor_MultiCycle/add_sub.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/add_sub.v
!i122 343
L0 1 31
Z4 OV;L;2020.1;71
r1
!s85 0
31
!s108 1698299150.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/add_sub.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/add_sub.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vALU_Decoder
!s110 1698299151
!i10b 1
!s100 j0Z9QdV2:m4hmkzI?LNkg3
R0
IoOnGJE9HzG@:Lg`zUNE[m2
R1
R2
w1695452192
8D:/semester/7th sem/davinci/Processor_MultiCycle/ALU_Decoder.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/ALU_Decoder.v
!i122 344
L0 1 35
R4
r1
!s85 0
31
!s108 1698299151.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/ALU_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/ALU_Decoder.v|
!i113 1
R5
R6
n@a@l@u_@decoder
vALU_RISCv
!s110 1698303696
!i10b 1
!s100 W`<A;7cl9Qlz`[89b=1192
R0
I=HICa2f5gVILU_fKCOOC<2
R1
R2
w1698303689
8D:/semester/7th sem/davinci/Processor_MultiCycle/ALU_RISCv.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/ALU_RISCv.v
!i122 401
L0 1 32
R4
r1
!s85 0
31
!s108 1698303696.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/ALU_RISCv.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/ALU_RISCv.v|
!i113 1
R5
R6
n@a@l@u_@r@i@s@cv
vAND_1bit_2inp
Z7 !s110 1698299157
!i10b 1
!s100 WIl8GC]O`<I^O]g2K9Em31
R0
Iz;Mf<:DoD_CNReM3b62XB1
R1
R2
R3
Z8 8D:/semester/7th sem/davinci/Processor_MultiCycle/Gates.v
Z9 FD:/semester/7th sem/davinci/Processor_MultiCycle/Gates.v
!i122 354
L0 19 5
R4
r1
!s85 0
31
Z10 !s108 1698299157.000000
Z11 !s107 D:/semester/7th sem/davinci/Processor_MultiCycle/Gates.v|
Z12 !s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/Gates.v|
!i113 1
R5
R6
n@a@n@d_1bit_2inp
vAND_1bit_3inp
R7
!i10b 1
!s100 l:>Tn8PFXo_K_e?@V<KFn1
R0
IT>93<W@7VdkXND]lKlYXN3
R1
R2
R3
R8
R9
!i122 354
L0 13 5
R4
r1
!s85 0
31
R10
R11
R12
!i113 1
R5
R6
n@a@n@d_1bit_3inp
vbitwiseAND
!s110 1698299152
!i10b 1
!s100 TH2kcQ;WU[^=554nE3Aif2
R0
I27GjXmM^b8:;Fn6X4LX273
R1
R2
R3
8D:/semester/7th sem/davinci/Processor_MultiCycle/bitwiseAND.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/bitwiseAND.v
!i122 346
Z13 L0 1 19
R4
r1
!s85 0
31
!s108 1698299152.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/bitwiseAND.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/bitwiseAND.v|
!i113 1
R5
R6
nbitwise@a@n@d
vcontrol_unit
Z14 !s110 1698299153
!i10b 1
!s100 iTmmPlAco5haKj3VL@F`M0
R0
IOICL5zCjCXEbe>[_]ldf`2
R1
R2
Z15 w1698257985
8D:/semester/7th sem/davinci/Processor_MultiCycle/control_unit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/control_unit.v
!i122 347
Z16 L0 1 72
R4
r1
!s85 0
31
Z17 !s108 1698299153.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/control_unit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/control_unit.v|
!i113 1
R5
R6
vdecoder_14x16384
!s110 1698299154
!i10b 1
!s100 TmT<EEPz^mRR0lo3=oYBf2
R0
IzThSD8f[3alG_:TL?SVKj3
R1
R2
Z18 w1695398609
8D:/semester/7th sem/davinci/Processor_MultiCycle/decoder_14x16384.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/decoder_14x16384.v
!i122 349
L0 23 11
R4
r1
!s85 0
31
Z19 !s108 1698299154.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/decoder_14x16384.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/decoder_14x16384.v|
!i113 1
R5
R6
vdecoder_5x32
R14
!i10b 1
!s100 3jl_Rl3cBlPiEmeU>U55R3
R0
I7Zn[P6SJIfAcCj3O7n=T01
R1
R2
Z20 w1697779754
8D:/semester/7th sem/davinci/Processor_MultiCycle/decoder_5x32.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/decoder_5x32.v
!i122 348
L0 1 10
R4
r1
!s85 0
31
R17
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/decoder_5x32.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/decoder_5x32.v|
!i113 1
R5
R6
vDFlipFlop
Z21 !s110 1698299155
!i10b 1
!s100 <7Yc1D_6VIdiG3cTHR<<M3
R0
I1>KB7^3:0?13Z?JiL1mA82
R1
R2
w1695403362
8D:/semester/7th sem/davinci/Processor_MultiCycle/DFlipFlop.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/DFlipFlop.v
!i122 350
L0 3 12
R4
r1
!s85 0
31
R19
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/DFlipFlop.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/DFlipFlop.v|
!i113 1
R5
R6
n@d@flip@flop
vDisplayDriver
R21
!i10b 1
!s100 nPja`IF;ETl`D5TPc^IFM2
R0
IZI`RdM??^<OjZT]_4HANZ1
R1
R2
w1697945427
8D:/semester/7th sem/davinci/Processor_MultiCycle/DisplayDriver.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/DisplayDriver.v
!i122 351
L0 22 194
R4
r1
!s85 0
31
!s108 1698299155.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/DisplayDriver.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/DisplayDriver.v|
!i113 1
R5
R6
n@display@driver
vExtender
Z22 !s110 1698299156
!i10b 1
!s100 dzA4][>PIfzPWm7YIDK8a0
R0
IU>Q02ZN_C:Na;1_Q>?7fn0
R1
R2
R15
8D:/semester/7th sem/davinci/Processor_MultiCycle/Extender.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/Extender.v
!i122 352
Z23 L0 1 15
R4
r1
!s85 0
31
Z24 !s108 1698299156.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/Extender.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/Extender.v|
!i113 1
R5
R6
n@extender
vfull_adder
!s110 1697785289
!i10b 1
!s100 3Z6gSK=UaY[92P9P^mee<1
R0
IN7n2_28EJ27;MWICOdT7j3
R1
R2
w1697785274
Z25 8D:/semester/7th sem/davinci/Processor_MultiCycle/fulladder.v
Z26 FD:/semester/7th sem/davinci/Processor_MultiCycle/fulladder.v
!i122 111
Z27 L0 1 4
R4
r1
!s85 0
31
!s108 1697785289.000000
Z28 !s107 D:/semester/7th sem/davinci/Processor_MultiCycle/fulladder.v|
Z29 !s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/fulladder.v|
!i113 1
R5
R6
vfulladder
R22
!i10b 1
!s100 8idW@Khk:dW5jdk7`_H_o3
R0
IC<I=b2mOk=?`5=]zI::^=2
R1
R2
w1697785318
R25
R26
!i122 353
R27
R4
r1
!s85 0
31
R24
R28
R29
!i113 1
R5
R6
vInstr_Decoder
R7
!i10b 1
!s100 8UkB8M>m6JgHzXUkd7Q9g0
R0
IWdd[T[[L4mBllT[:5;d^i3
R1
R2
R15
8D:/semester/7th sem/davinci/Processor_MultiCycle/Instr_Decoder.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/Instr_Decoder.v
!i122 355
L0 1 16
R4
r1
!s85 0
31
R10
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/Instr_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/Instr_Decoder.v|
!i113 1
R5
R6
n@instr_@decoder
vkeyboard_driver
!s110 1698299158
!i10b 1
!s100 b<XQ[4fK2S9d8437?LMzO1
R0
IfZz]`3_4C5@7nbLBOKbLJ1
R1
R2
Z30 w1697780543
8D:/semester/7th sem/davinci/Processor_MultiCycle/keyboard_driver.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/keyboard_driver.v
!i122 356
L0 23 41
R4
r1
!s85 0
31
!s108 1698299158.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/keyboard_driver.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/keyboard_driver.v|
!i113 1
R5
R6
vMain_Decoder
!s110 1698299159
!i10b 1
!s100 zMOiIL9N:4lQdkSeZP:EN2
R0
I_9S:VFOHIoa3BJLSih0jM3
R1
R2
R15
8D:/semester/7th sem/davinci/Processor_MultiCycle/Main_Decoder.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/Main_Decoder.v
!i122 358
L0 1 181
R4
r1
!s85 0
31
!s108 1698299159.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/Main_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/Main_Decoder.v|
!i113 1
R5
R6
n@main_@decoder
vMemory
!s110 1698305499
!i10b 1
!s100 FZ6EhhZHA2=mjgBd4Td1K2
R0
I65>]NVi6E?h>Pzc:cd_Z]0
R1
R2
w1698304735
8D:/semester/7th sem/davinci/Processor_MultiCycle/Memory.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/Memory.v
!i122 403
L0 2 122
R4
r1
!s85 0
31
!s108 1698305498.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/Memory.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/Memory.v|
!i113 1
R5
R6
n@memory
vMUX16384x1
Z31 !s110 1698299163
!i10b 1
!s100 0NBajG7nXJHPD=I0Ez]Q50
R0
I1>B_[g_PXi[<l2okKNlf@1
R1
R2
R18
8D:/semester/7th sem/davinci/Processor_MultiCycle/MUX16384x1.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/MUX16384x1.v
!i122 365
R23
R4
r1
!s85 0
31
!s108 1698299163.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/MUX16384x1.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/MUX16384x1.v|
!i113 1
R5
R6
n@m@u@x16384x1
vMUX2x1_1bit
!s110 1698299160
!i10b 1
!s100 ]8cmfhP:aI0e5Zz?@gJRN2
R0
I5bMMBXUADDzdcVBQz>[az0
R1
R2
R18
8D:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_1bit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_1bit.v
!i122 360
Z32 L0 1 7
R4
r1
!s85 0
31
!s108 1698299160.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_1bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_1bit.v|
!i113 1
R5
R6
n@m@u@x2x1_1bit
vMUX2x1_32bit
Z33 !s110 1698299161
!i10b 1
!s100 Am`PiQVh1kWRRITI[WzXT1
R0
IZSnO=o0mj833=1OCnHhOY0
R1
R2
R18
8D:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_32bit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_32bit.v
!i122 361
R32
R4
r1
!s85 0
31
Z34 !s108 1698299161.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_32bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_32bit.v|
!i113 1
R5
R6
n@m@u@x2x1_32bit
vMUX32x1
R31
!i10b 1
!s100 j5O7fIXQR4XQkTZ3W1Fk63
R0
IK`CfHQC`N09LSoLN>P:j`2
R1
R2
R20
8D:/semester/7th sem/davinci/Processor_MultiCycle/MUX32x1.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/MUX32x1.v
!i122 364
L0 1 43
R4
r1
!s85 0
31
Z35 !s108 1698299162.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/MUX32x1.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/MUX32x1.v|
!i113 1
R5
R6
n@m@u@x32x1
vMUX4x1_32bit
R33
!i10b 1
!s100 EH<54Uo>zT:bbLA28aTN43
R0
I:AeU;deUeVaSm1aS8M`ni0
R1
R2
w1695399414
8D:/semester/7th sem/davinci/Processor_MultiCycle/MUX4x1_32bit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/MUX4x1_32bit.v
!i122 362
Z36 L0 1 18
R4
r1
!s85 0
31
R34
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/MUX4x1_32bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/MUX4x1_32bit.v|
!i113 1
R5
R6
n@m@u@x4x1_32bit
vMUX8x1_32bit
!s110 1698299162
!i10b 1
!s100 a;<WRz[59VBF>=]6e[iG81
R0
I1iP2j8U:]i:hT;c^nBMmj3
R1
R2
R18
8D:/semester/7th sem/davinci/Processor_MultiCycle/MUX8x1.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/MUX8x1.v
!i122 363
L0 1 22
R4
r1
!s85 0
31
R35
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/MUX8x1.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/MUX8x1.v|
!i113 1
R5
R6
n@m@u@x8x1_32bit
vNOT_32bit
!s110 1698299164
!i10b 1
!s100 YQ]fW?zP49XPcz3C>AkHj3
R0
I@0<hOJZgzETDDELDHAJD21
R1
R2
R3
8D:/semester/7th sem/davinci/Processor_MultiCycle/NOT_32bit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/NOT_32bit.v
!i122 366
Z37 L0 1 8
R4
r1
!s85 0
31
!s108 1698299164.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/NOT_32bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/NOT_32bit.v|
!i113 1
R5
R6
n@n@o@t_32bit
vprocessor
!s110 1698299165
!i10b 1
!s100 LPO]bDc9k=DhXn_TGL1?P0
R0
I0RcMYRjoE]Vkg_43ndSbL0
R1
R2
w1698257986
8D:/semester/7th sem/davinci/Processor_MultiCycle/processor.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/processor.v
!i122 367
L0 1 113
R4
r1
!s85 0
31
!s108 1698299165.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/processor.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/processor.v|
!i113 1
R5
R6
vps2_rx
!s110 1698299166
!i10b 1
!s100 BEicQgF6oH3NUm5^mmAjo0
R0
Ig7SSbYRVB5e4E6K]<TgTd0
R1
R2
R30
8D:/semester/7th sem/davinci/Processor_MultiCycle/ps2_rx.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/ps2_rx.v
!i122 368
L0 23 36
R4
r1
!s85 0
31
!s108 1698299166.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/ps2_rx.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/ps2_rx.v|
!i113 1
R5
R6
vRAM
!s110 1698299167
!i10b 1
!s100 8[Z9h24iNod;LXZj9IeeN1
R0
IWOl]zIKJ2>?_@Ue5=P:RX0
R1
R2
R15
8D:/semester/7th sem/davinci/Processor_MultiCycle/RAM.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/RAM.v
!i122 369
L0 2 57
R4
r1
!s85 0
31
!s108 1698299167.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/RAM.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/RAM.v|
!i113 1
R5
R6
n@r@a@m
vreg_file
!s110 1698299168
!i10b 1
!s100 O6XhRk2ABSc8eme?d:6?[1
R0
IC6H5SI]6;?Kid1f:A?RMi1
R1
R2
w1698240927
8D:/semester/7th sem/davinci/Processor_MultiCycle/reg_file.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/reg_file.v
!i122 370
L0 1 34
R4
r1
!s85 0
31
Z38 !s108 1698299168.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/reg_file.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/reg_file.v|
!i113 1
R5
R6
vregister_1bit
!s110 1698299169
!i10b 1
!s100 V7=NA4;7]o6[Wa^7:oaiz3
R0
I4NzYd2O`fGb7VK@TAjnbm0
R1
R2
w1695403612
8D:/semester/7th sem/davinci/Processor_MultiCycle/register_1bit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/register_1bit.v
!i122 371
L0 1 12
R4
r1
!s85 0
31
R38
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/register_1bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/register_1bit.v|
!i113 1
R5
R6
vregister_32bit
!s110 1698299175
!i10b 1
!s100 5]U:fOL`hRKBEQN_3:NQ@3
R0
IlAF=W_nP?]gEP9;^4bFLj2
R1
R2
R18
8D:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit.v
!i122 374
R13
R4
r1
!s85 0
31
!s108 1698299174.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit.v|
!i113 1
R5
R6
vregister_32bit_tb
!s110 1698299176
!i10b 1
!s100 5kA2O=?VY7>=QQQ6lIO?32
R0
I4mC@nAXlU`>]FK<4^F1?K2
R1
R2
R3
8D:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit_tb.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit_tb.v
!i122 375
R36
R4
r1
!s85 0
31
!s108 1698299176.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit_tb.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit_tb.v|
!i113 1
R5
R6
vregister_4bit
!s110 1698299171
!i10b 1
!s100 ?W6YN3U`flGKc4PXI<5ZE1
R0
I^[JO_RiOCaDUIJe]LAl893
R1
R2
w1695404322
8D:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit.v
!i122 372
L0 1 20
R4
r1
!s85 0
31
!s108 1698299171.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit.v|
!i113 1
R5
R6
vregister_4bit_tb
!s110 1698299173
!i10b 1
!s100 mV:h1?NSnLo`>]j0iG0b93
R0
ITjP`;;DCI9Nkl<K@7:8cg2
R1
R2
R3
8D:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit_tb.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit_tb.v
!i122 373
R36
R4
r1
!s85 0
31
!s108 1698299173.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit_tb.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit_tb.v|
!i113 1
R5
R6
vROM
!s110 1698316861
!i10b 1
!s100 M3B;DT97PMf6Cb3<8J0gj1
R0
I<mJ23j16Id6diK4bUzLcQ3
R1
R2
w1698316852
8D:/semester/7th sem/davinci/Processor_MultiCycle/ROM.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/ROM.v
!i122 420
L0 1 279
R4
r1
!s85 0
31
!s108 1698316861.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/ROM.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/ROM.v|
!i113 1
R5
R6
n@r@o@m
vscanToAscii
!s110 1698299178
!i10b 1
!s100 E?8ncPc?Cjgo=T[6j]XI10
R0
IcCO6jeGDBVJFITKVgdLe@3
R1
R2
R30
8D:/semester/7th sem/davinci/Processor_MultiCycle/scanToAscii.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/scanToAscii.v
!i122 377
L0 23 126
R4
r1
!s85 0
31
!s108 1698299178.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/scanToAscii.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/scanToAscii.v|
!i113 1
R5
R6
nscan@to@ascii
vScreen_Memory
Z39 !s110 1698299179
!i10b 1
!s100 `Vio2@h^1JP=NiOknHWLG2
R0
IKAH``7jFc3;@GoNgcC>FN3
R1
R2
w1697779493
8D:/semester/7th sem/davinci/Processor_MultiCycle/Screen_Memory.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/Screen_Memory.v
!i122 378
Z40 L0 1 42
R4
r1
!s85 0
31
Z41 !s108 1698299179.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/Screen_Memory.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/Screen_Memory.v|
!i113 1
R5
R6
n@screen_@memory
vTB_add_sub
R39
!i10b 1
!s100 LaHH:NZn3lWG[Z<;_X0aY3
R0
I8jW9BMQ_WFWB6mB9MN=LC0
R1
R2
Z42 w1695875924
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_add_sub.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_add_sub.v
!i122 379
L0 1 40
R4
r1
!s85 0
31
R41
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_add_sub.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_add_sub.v|
!i113 1
R5
R6
n@t@b_add_sub
vTB_ALU_Decoder
!s110 1698299180
!i10b 1
!s100 JmS>F4l?<5k5eTYF0M<e72
R0
Ig9`06;M902D>4?mUNcJ1T0
R1
R2
w1695452704
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_Decoder.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_Decoder.v
!i122 380
Z43 L0 1 100
R4
r1
!s85 0
31
Z44 !s108 1698299180.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_Decoder.v|
!i113 1
R5
R6
n@t@b_@a@l@u_@decoder
vTB_ALU_RISCv
Z45 !s110 1698299181
!i10b 1
!s100 dgE4:XTf`49bMinQebmP53
R0
IU:5`B9?oD2Xz2ccIm9cdb2
R1
R2
R3
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_RISCv.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_RISCv.v
!i122 381
R43
R4
r1
!s85 0
31
R44
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_RISCv.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_RISCv.v|
!i113 1
R5
R6
n@t@b_@a@l@u_@r@i@s@cv
vTB_bitwiseAND
R45
!i10b 1
!s100 bT^8EiGVX<U4ZO^^KXGTX0
R0
IJcRMPUVg06I4G_CA6:TAK1
R1
R2
R42
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_bitwiseAND.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_bitwiseAND.v
!i122 382
L0 1 33
R4
r1
!s85 0
31
!s108 1698299181.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_bitwiseAND.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_bitwiseAND.v|
!i113 1
R5
R6
n@t@b_bitwise@a@n@d
vTB_Control_Unit
Z46 !s110 1698299182
!i10b 1
!s100 e>W7KA:^XUZFMk:cR<I:=2
R0
Ic1384>9^BFIhdjh^bR[dj1
R1
R2
R20
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Control_Unit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_Control_Unit.v
!i122 383
R16
R4
r1
!s85 0
31
Z47 !s108 1698299182.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Control_Unit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Control_Unit.v|
!i113 1
R5
R6
n@t@b_@control_@unit
vTB_DFlipFlop
R46
!i10b 1
!s100 <3kZFOCJdTfF@`h<I1=i]2
R0
If3Pl[?;fZOLA>_n`=l9>12
R1
R2
w1695403344
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_DFlipFlop.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_DFlipFlop.v
!i122 384
L0 1 23
R4
r1
!s85 0
31
R47
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_DFlipFlop.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_DFlipFlop.v|
!i113 1
R5
R6
n@t@b_@d@flip@flop
vTB_Extender
!s110 1698299183
!i10b 1
!s100 ]kW5<lM[fUgYU^XE[XA6g2
R0
IU9VJ2JDFL8JdECMabUF4a0
R1
R2
R18
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Extender.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_Extender.v
!i122 385
L0 1 45
R4
r1
!s85 0
31
Z48 !s108 1698299183.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Extender.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Extender.v|
!i113 1
R5
R6
n@t@b_@extender
vTB_Instr_Decoder
Z49 !s110 1698299184
!i10b 1
!s100 hn6zK@DCgodm6k8U_3?UH2
R0
I5V9eSEl>LSU43:6hO0J@N3
R1
R2
w1695451345
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Instr_Decoder.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_Instr_Decoder.v
!i122 386
R40
R4
r1
!s85 0
31
R48
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Instr_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Instr_Decoder.v|
!i113 1
R5
R6
n@t@b_@instr_@decoder
vTB_Main_Decoder
R49
!i10b 1
!s100 G7h]P9T1Q4Pn``UbBin??0
R0
I2BWSZQ7RB<bmCO]gH`d;K0
R1
R2
R42
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Main_Decoder.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_Main_Decoder.v
!i122 387
L0 1 65
R4
r1
!s85 0
31
!s108 1698299184.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Main_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Main_Decoder.v|
!i113 1
R5
R6
n@t@b_@main_@decoder
vTB_Memory
!s110 1698299185
!i10b 1
!s100 oEzYU5FHo5ikDSF=UZEaE1
R0
I;[kXCfZ2EC@P=U8;hG^1X1
R1
R2
R15
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Memory.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_Memory.v
!i122 388
L0 2 92
R4
r1
!s85 0
31
!s108 1698299185.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Memory.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Memory.v|
!i113 1
R5
R6
n@t@b_@memory
vTB_Processor
!s110 1698309097
!i10b 1
!s100 9n0U6fdz]_Gn`4<>LSShX1
R0
IT0JA[4;zfFG^bOU6X:gZL3
R1
R2
w1698309086
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Processor.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_Processor.v
!i122 414
L0 2 38
R4
r1
!s85 0
31
!s108 1698309097.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Processor.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Processor.v|
!i113 1
R5
R6
n@t@b_@processor
vTB_reg_file
!s110 1698299186
!i10b 1
!s100 3hi?_E<KT6R>`hH>O;><G0
R0
IOeYi39ah?k3:PV8l5<ZVM2
R1
R2
R20
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_reg_file.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_reg_file.v
!i122 390
L0 1 69
R4
r1
!s85 0
31
Z50 !s108 1698299186.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_reg_file.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_reg_file.v|
!i113 1
R5
R6
n@t@b_reg_file
vTMDS_encoder
Z51 !s110 1698299187
!i10b 1
!s100 Ve0>PDR9oY`?BnMMz[Y=C2
R0
I^1^AKP6dX;GPDMbXHGX1T2
R1
R2
w1697945456
8D:/semester/7th sem/davinci/Processor_MultiCycle/TMDS_encoder.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TMDS_encoder.v
!i122 391
L0 22 24
R4
r1
!s85 0
31
R50
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TMDS_encoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TMDS_encoder.v|
!i113 1
R5
R6
n@t@m@d@s_encoder
vXNOR_1bit_3inp
R7
!i10b 1
!s100 YPLkGUgSdLn`_H3F9nB?T0
R0
I68W<Q>4VmAa?2<`U9acWM2
R1
R2
R3
R8
R9
!i122 354
L0 7 5
R4
r1
!s85 0
31
R10
R11
R12
!i113 1
R5
R6
n@x@n@o@r_1bit_3inp
vXOR_1bit_2inp
R7
!i10b 1
!s100 NV6``F6zDBFf:hiAPVk3l1
R0
IHIk4JYkRm<?7eBU]CAXgZ1
R1
R2
R3
R8
R9
!i122 354
L0 1 5
R4
r1
!s85 0
31
R10
R11
R12
!i113 1
R5
R6
n@x@o@r_1bit_2inp
vzero_extender
R51
!i10b 1
!s100 A4cUh?[n4nA^DfS9WzZV;1
R0
IocnLnCAkcS8YmIPSKUZfc1
R1
R2
R3
8D:/semester/7th sem/davinci/Processor_MultiCycle/zero_extender.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/zero_extender.v
!i122 392
R37
R4
r1
!s85 0
31
!s108 1698299187.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/zero_extender.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/zero_extender.v|
!i113 1
R5
R6
