Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Oct 13 09:13:49 2019
| Host         : lei-home-6700k running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'mem_s2_buffer'

1. Summary
----------

SUCCESS in the conversion of mem_s2_buffer (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Oct 13 09:13:33 2019
| Host         : lei-home-6700k running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_bool'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of fifo_bool (xilinx.com:ip:fifo_generator:13.2 (Rev. 3)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'fifo_bool'. These changes may impact your design.


-Upgrade has removed port 'rd_rst_busy'

-Upgrade has removed port 'wr_rst_busy'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 24 12:41:21 2019
| Host         : lei-home-6700k running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_InstructionHCBWt'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of fifo_InstructionHCBWt (xilinx.com:ip:fifo_generator:13.2 (Rev. 3)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'fifo_InstructionHCBWt'. These changes may impact your design.


-Upgrade has removed port 'rd_rst_busy'

-Upgrade has removed port 'wr_rst_busy'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 24 12:30:37 2019
| Host         : lei-home-6700k running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_InstructionHCB'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of fifo_InstructionHCB (xilinx.com:ip:fifo_generator:13.2 (Rev. 3)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'fifo_InstructionHCB'. These changes may impact your design.


-Upgrade has removed port 'rd_rst_busy'

-Upgrade has removed port 'wr_rst_busy'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 24 12:26:27 2019
| Host         : lei-home-6700k running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_resdata'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of fifo_resdata (xilinx.com:ip:fifo_generator:13.2 (Rev. 3)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'fifo_resdata'. These changes may impact your design.


-Upgrade has removed port 'rd_rst_busy'

-Upgrade has removed port 'srst'

-Upgrade has removed port 'wr_rst_busy'

-Upgrade has added port 'rst'


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'Reset_Type' from 'Asynchronous_Reset' to 'Synchronous_Reset' has been ignored for IP 'fifo_resdata'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:fifo_generator:13.2 -user_name fifo_resdata
set_property -dict "\
  CONFIG.ADDRESS_WIDTH {32} \
  CONFIG.ARUSER_Width {0} \
  CONFIG.AWUSER_Width {0} \
  CONFIG.Add_NGC_Constraint_AXI {false} \
  CONFIG.Almost_Empty_Flag {false} \
  CONFIG.Almost_Full_Flag {false} \
  CONFIG.BUSER_Width {0} \
  CONFIG.C_SELECT_XPM {0} \
  CONFIG.Clock_Enable_Type {Slave_Interface_Clock_Enable} \
  CONFIG.Clock_Type_AXI {Common_Clock} \
  CONFIG.Component_Name {fifo_resdata} \
  CONFIG.DATA_WIDTH {64} \
  CONFIG.Data_Count {false} \
  CONFIG.Data_Count_Width {10} \
  CONFIG.Disable_Timing_Violations {false} \
  CONFIG.Disable_Timing_Violations_AXI {false} \
  CONFIG.Dout_Reset_Value {0} \
  CONFIG.Empty_Threshold_Assert_Value {4} \
  CONFIG.Empty_Threshold_Assert_Value_axis {1022} \
  CONFIG.Empty_Threshold_Assert_Value_rach {1022} \
  CONFIG.Empty_Threshold_Assert_Value_rdch {1022} \
  CONFIG.Empty_Threshold_Assert_Value_wach {1022} \
  CONFIG.Empty_Threshold_Assert_Value_wdch {1022} \
  CONFIG.Empty_Threshold_Assert_Value_wrch {1022} \
  CONFIG.Empty_Threshold_Negate_Value {5} \
  CONFIG.Enable_Common_Overflow {false} \
  CONFIG.Enable_Common_Underflow {false} \
  CONFIG.Enable_Data_Counts_axis {false} \
  CONFIG.Enable_Data_Counts_rach {false} \
  CONFIG.Enable_Data_Counts_rdch {false} \
  CONFIG.Enable_Data_Counts_wach {false} \
  CONFIG.Enable_Data_Counts_wdch {false} \
  CONFIG.Enable_Data_Counts_wrch {false} \
  CONFIG.Enable_ECC {false} \
  CONFIG.Enable_ECC_Type {Hard_ECC} \
  CONFIG.Enable_ECC_axis {false} \
  CONFIG.Enable_ECC_rach {false} \
  CONFIG.Enable_ECC_rdch {false} \
  CONFIG.Enable_ECC_wach {false} \
  CONFIG.Enable_ECC_wdch {false} \
  CONFIG.Enable_ECC_wrch {false} \
  CONFIG.Enable_Reset_Synchronization {true} \
  CONFIG.Enable_Safety_Circuit {false} \
  CONFIG.Enable_TLAST {false} \
  CONFIG.Enable_TREADY {true} \
  CONFIG.FIFO_Application_Type_axis {Data_FIFO} \
  CONFIG.FIFO_Application_Type_rach {Data_FIFO} \
  CONFIG.FIFO_Application_Type_rdch {Data_FIFO} \
  CONFIG.FIFO_Application_Type_wach {Data_FIFO} \
  CONFIG.FIFO_Application_Type_wdch {Data_FIFO} \
  CONFIG.FIFO_Application_Type_wrch {Data_FIFO} \
  CONFIG.FIFO_Implementation_axis {Common_Clock_Block_RAM} \
  CONFIG.FIFO_Implementation_rach {Common_Clock_Block_RAM} \
  CONFIG.FIFO_Implementation_rdch {Common_Clock_Block_RAM} \
  CONFIG.FIFO_Implementation_wach {Common_Clock_Block_RAM} \
  CONFIG.FIFO_Implementation_wdch {Common_Clock_Block_RAM} \
  CONFIG.FIFO_Implementation_wrch {Common_Clock_Block_RAM} \
  CONFIG.Fifo_Implementation {Common_Clock_Builtin_FIFO} \
  CONFIG.Full_Flags_Reset_Value {0} \
  CONFIG.Full_Threshold_Assert_Value {1020} \
  CONFIG.Full_Threshold_Assert_Value_axis {1023} \
  CONFIG.Full_Threshold_Assert_Value_rach {1023} \
  CONFIG.Full_Threshold_Assert_Value_rdch {1023} \
  CONFIG.Full_Threshold_Assert_Value_wach {1023} \
  CONFIG.Full_Threshold_Assert_Value_wdch {1023} \
  CONFIG.Full_Threshold_Assert_Value_wrch {1023} \
  CONFIG.Full_Threshold_Negate_Value {1019} \
  CONFIG.HAS_ACLKEN {false} \
  CONFIG.HAS_TKEEP {false} \
  CONFIG.HAS_TSTRB {false} \
  CONFIG.ID_WIDTH {0} \
  CONFIG.INTERFACE_TYPE {Native} \
  CONFIG.Inject_Dbit_Error {false} \
  CONFIG.Inject_Dbit_Error_axis {false} \
  CONFIG.Inject_Dbit_Error_rach {false} \
  CONFIG.Inject_Dbit_Error_rdch {false} \
  CONFIG.Inject_Dbit_Error_wach {false} \
  CONFIG.Inject_Dbit_Error_wdch {false} \
  CONFIG.Inject_Dbit_Error_wrch {false} \
  CONFIG.Inject_Sbit_Error {false} \
  CONFIG.Inject_Sbit_Error_axis {false} \
  CONFIG.Inject_Sbit_Error_rach {false} \
  CONFIG.Inject_Sbit_Error_rdch {false} \
  CONFIG.Inject_Sbit_Error_wach {false} \
  CONFIG.Inject_Sbit_Error_wdch {false} \
  CONFIG.Inject_Sbit_Error_wrch {false} \
  CONFIG.Input_Data_Width {84} \
  CONFIG.Input_Depth {1024} \
  CONFIG.Input_Depth_axis {1024} \
  CONFIG.Input_Depth_rach {16} \
  CONFIG.Input_Depth_rdch {1024} \
  CONFIG.Input_Depth_wach {16} \
  CONFIG.Input_Depth_wdch {1024} \
  CONFIG.Input_Depth_wrch {16} \
  CONFIG.Master_interface_Clock_enable_memory_mapped {false} \
  CONFIG.Output_Data_Width {84} \
  CONFIG.Output_Depth {1024} \
  CONFIG.Output_Register_Type {Embedded_Reg} \
  CONFIG.Overflow_Flag {false} \
  CONFIG.Overflow_Flag_AXI {false} \
  CONFIG.Overflow_Sense {Active_High} \
  CONFIG.Overflow_Sense_AXI {Active_High} \
  CONFIG.PROTOCOL {AXI4} \
  CONFIG.Performance_Options {First_Word_Fall_Through} \
  CONFIG.Programmable_Empty_Type {No_Programmable_Empty_Threshold} \
  CONFIG.Programmable_Empty_Type_axis {No_Programmable_Empty_Threshold} \
  CONFIG.Programmable_Empty_Type_rach {No_Programmable_Empty_Threshold} \
  CONFIG.Programmable_Empty_Type_rdch {No_Programmable_Empty_Threshold} \
  CONFIG.Programmable_Empty_Type_wach {No_Programmable_Empty_Threshold} \
  CONFIG.Programmable_Empty_Type_wdch {No_Programmable_Empty_Threshold} \
  CONFIG.Programmable_Empty_Type_wrch {No_Programmable_Empty_Threshold} \
  CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} \
  CONFIG.Programmable_Full_Type_axis {No_Programmable_Full_Threshold} \
  CONFIG.Programmable_Full_Type_rach {No_Programmable_Full_Threshold} \
  CONFIG.Programmable_Full_Type_rdch {No_Programmable_Full_Threshold} \
  CONFIG.Programmable_Full_Type_wach {No_Programmable_Full_Threshold} \
  CONFIG.Programmable_Full_Type_wdch {No_Programmable_Full_Threshold} \
  CONFIG.Programmable_Full_Type_wrch {No_Programmable_Full_Threshold} \
  CONFIG.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.RUSER_Width {0} \
  CONFIG.Read_Clock_Frequency {1} \
  CONFIG.Read_Data_Count {false} \
  CONFIG.Read_Data_Count_Width {10} \
  CONFIG.Register_Slice_Mode_axis {Fully_Registered} \
  CONFIG.Register_Slice_Mode_rach {Fully_Registered} \
  CONFIG.Register_Slice_Mode_rdch {Fully_Registered} \
  CONFIG.Register_Slice_Mode_wach {Fully_Registered} \
  CONFIG.Register_Slice_Mode_wdch {Fully_Registered} \
  CONFIG.Register_Slice_Mode_wrch {Fully_Registered} \
  CONFIG.Reset_Pin {true} \
  CONFIG.Reset_Type {Synchronous_Reset} \
  CONFIG.Slave_interface_Clock_enable_memory_mapped {false} \
  CONFIG.TDATA_NUM_BYTES {1} \
  CONFIG.TDEST_WIDTH {0} \
  CONFIG.TID_WIDTH {0} \
  CONFIG.TKEEP_WIDTH {1} \
  CONFIG.TSTRB_WIDTH {1} \
  CONFIG.TUSER_WIDTH {4} \
  CONFIG.Underflow_Flag {false} \
  CONFIG.Underflow_Flag_AXI {false} \
  CONFIG.Underflow_Sense {Active_High} \
  CONFIG.Underflow_Sense_AXI {Active_High} \
  CONFIG.Use_Dout_Reset {true} \
  CONFIG.Use_Embedded_Registers {true} \
  CONFIG.Use_Embedded_Registers_axis {false} \
  CONFIG.Use_Extra_Logic {false} \
  CONFIG.Valid_Flag {false} \
  CONFIG.Valid_Sense {Active_High} \
  CONFIG.WUSER_Width {0} \
  CONFIG.Write_Acknowledge_Flag {false} \
  CONFIG.Write_Acknowledge_Sense {Active_High} \
  CONFIG.Write_Clock_Frequency {1} \
  CONFIG.Write_Data_Count {false} \
  CONFIG.Write_Data_Count_Width {10} \
  CONFIG.asymmetric_port_width {false} \
  CONFIG.axis_type {FIFO} \
  CONFIG.core_clk.ASSOCIATED_BUSIF {} \
  CONFIG.core_clk.ASSOCIATED_RESET {} \
  CONFIG.core_clk.CLK_DOMAIN {} \
  CONFIG.core_clk.FREQ_HZ {100000000} \
  CONFIG.core_clk.INSERT_VIP {0} \
  CONFIG.core_clk.PHASE {0.000} \
  CONFIG.dynamic_power_saving {false} \
  CONFIG.ecc_pipeline_reg {false} \
  CONFIG.enable_low_latency {false} \
  CONFIG.enable_read_pointer_increment_by2 {false} \
  CONFIG.rach_type {FIFO} \
  CONFIG.rdch_type {FIFO} \
  CONFIG.synchronization_stages {2} \
  CONFIG.synchronization_stages_axi {2} \
  CONFIG.use_dout_register {false} \
  CONFIG.wach_type {FIFO} \
  CONFIG.wdch_type {FIFO} \
  CONFIG.wrch_type {FIFO} " [get_ips fifo_resdata]







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 24 12:21:13 2019
| Host         : lei-home-6700k running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_weights'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of fifo_weights (xilinx.com:ip:fifo_generator:13.2 (Rev. 3)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'fifo_weights'. These changes may impact your design.


-Upgrade has removed port 'rd_rst_busy'

-Upgrade has removed port 'srst'

-Upgrade has removed port 'wr_rst_busy'

-Upgrade has added port 'rst'


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'Reset_Type' from 'Asynchronous_Reset' to 'Synchronous_Reset' has been ignored for IP 'fifo_weights'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:fifo_generator:13.2 -user_name fifo_weights
set_property -dict "\
  CONFIG.ADDRESS_WIDTH {32} \
  CONFIG.ARUSER_Width {0} \
  CONFIG.AWUSER_Width {0} \
  CONFIG.Add_NGC_Constraint_AXI {false} \
  CONFIG.Almost_Empty_Flag {false} \
  CONFIG.Almost_Full_Flag {false} \
  CONFIG.BUSER_Width {0} \
  CONFIG.C_SELECT_XPM {0} \
  CONFIG.Clock_Enable_Type {Slave_Interface_Clock_Enable} \
  CONFIG.Clock_Type_AXI {Common_Clock} \
  CONFIG.Component_Name {fifo_weights} \
  CONFIG.DATA_WIDTH {64} \
  CONFIG.Data_Count {false} \
  CONFIG.Data_Count_Width {11} \
  CONFIG.Disable_Timing_Violations {false} \
  CONFIG.Disable_Timing_Violations_AXI {false} \
  CONFIG.Dout_Reset_Value {0} \
  CONFIG.Empty_Threshold_Assert_Value {2} \
  CONFIG.Empty_Threshold_Assert_Value_axis {1022} \
  CONFIG.Empty_Threshold_Assert_Value_rach {1022} \
  CONFIG.Empty_Threshold_Assert_Value_rdch {1022} \
  CONFIG.Empty_Threshold_Assert_Value_wach {1022} \
  CONFIG.Empty_Threshold_Assert_Value_wdch {1022} \
  CONFIG.Empty_Threshold_Assert_Value_wrch {1022} \
  CONFIG.Empty_Threshold_Negate_Value {3} \
  CONFIG.Enable_Common_Overflow {false} \
  CONFIG.Enable_Common_Underflow {false} \
  CONFIG.Enable_Data_Counts_axis {false} \
  CONFIG.Enable_Data_Counts_rach {false} \
  CONFIG.Enable_Data_Counts_rdch {false} \
  CONFIG.Enable_Data_Counts_wach {false} \
  CONFIG.Enable_Data_Counts_wdch {false} \
  CONFIG.Enable_Data_Counts_wrch {false} \
  CONFIG.Enable_ECC {false} \
  CONFIG.Enable_ECC_Type {Hard_ECC} \
  CONFIG.Enable_ECC_axis {false} \
  CONFIG.Enable_ECC_rach {false} \
  CONFIG.Enable_ECC_rdch {false} \
  CONFIG.Enable_ECC_wach {false} \
  CONFIG.Enable_ECC_wdch {false} \
  CONFIG.Enable_ECC_wrch {false} \
  CONFIG.Enable_Reset_Synchronization {true} \
  CONFIG.Enable_Safety_Circuit {false} \
  CONFIG.Enable_TLAST {false} \
  CONFIG.Enable_TREADY {true} \
  CONFIG.FIFO_Application_Type_axis {Data_FIFO} \
  CONFIG.FIFO_Application_Type_rach {Data_FIFO} \
  CONFIG.FIFO_Application_Type_rdch {Data_FIFO} \
  CONFIG.FIFO_Application_Type_wach {Data_FIFO} \
  CONFIG.FIFO_Application_Type_wdch {Data_FIFO} \
  CONFIG.FIFO_Application_Type_wrch {Data_FIFO} \
  CONFIG.FIFO_Implementation_axis {Common_Clock_Block_RAM} \
  CONFIG.FIFO_Implementation_rach {Common_Clock_Block_RAM} \
  CONFIG.FIFO_Implementation_rdch {Common_Clock_Block_RAM} \
  CONFIG.FIFO_Implementation_wach {Common_Clock_Block_RAM} \
  CONFIG.FIFO_Implementation_wdch {Common_Clock_Block_RAM} \
  CONFIG.FIFO_Implementation_wrch {Common_Clock_Block_RAM} \
  CONFIG.Fifo_Implementation {Common_Clock_Builtin_FIFO} \
  CONFIG.Full_Flags_Reset_Value {0} \
  CONFIG.Full_Threshold_Assert_Value {2044} \
  CONFIG.Full_Threshold_Assert_Value_axis {1023} \
  CONFIG.Full_Threshold_Assert_Value_rach {1023} \
  CONFIG.Full_Threshold_Assert_Value_rdch {1023} \
  CONFIG.Full_Threshold_Assert_Value_wach {1023} \
  CONFIG.Full_Threshold_Assert_Value_wdch {1023} \
  CONFIG.Full_Threshold_Assert_Value_wrch {1023} \
  CONFIG.Full_Threshold_Negate_Value {2043} \
  CONFIG.HAS_ACLKEN {false} \
  CONFIG.HAS_TKEEP {false} \
  CONFIG.HAS_TSTRB {false} \
  CONFIG.ID_WIDTH {0} \
  CONFIG.INTERFACE_TYPE {Native} \
  CONFIG.Inject_Dbit_Error {false} \
  CONFIG.Inject_Dbit_Error_axis {false} \
  CONFIG.Inject_Dbit_Error_rach {false} \
  CONFIG.Inject_Dbit_Error_rdch {false} \
  CONFIG.Inject_Dbit_Error_wach {false} \
  CONFIG.Inject_Dbit_Error_wdch {false} \
  CONFIG.Inject_Dbit_Error_wrch {false} \
  CONFIG.Inject_Sbit_Error {false} \
  CONFIG.Inject_Sbit_Error_axis {false} \
  CONFIG.Inject_Sbit_Error_rach {false} \
  CONFIG.Inject_Sbit_Error_rdch {false} \
  CONFIG.Inject_Sbit_Error_wach {false} \
  CONFIG.Inject_Sbit_Error_wdch {false} \
  CONFIG.Inject_Sbit_Error_wrch {false} \
  CONFIG.Input_Data_Width {240} \
  CONFIG.Input_Depth {2048} \
  CONFIG.Input_Depth_axis {1024} \
  CONFIG.Input_Depth_rach {16} \
  CONFIG.Input_Depth_rdch {1024} \
  CONFIG.Input_Depth_wach {16} \
  CONFIG.Input_Depth_wdch {1024} \
  CONFIG.Input_Depth_wrch {16} \
  CONFIG.Master_interface_Clock_enable_memory_mapped {false} \
  CONFIG.Output_Data_Width {240} \
  CONFIG.Output_Depth {2048} \
  CONFIG.Output_Register_Type {Embedded_Reg} \
  CONFIG.Overflow_Flag {false} \
  CONFIG.Overflow_Flag_AXI {false} \
  CONFIG.Overflow_Sense {Active_High} \
  CONFIG.Overflow_Sense_AXI {Active_High} \
  CONFIG.PROTOCOL {AXI4} \
  CONFIG.Performance_Options {Standard_FIFO} \
  CONFIG.Programmable_Empty_Type {No_Programmable_Empty_Threshold} \
  CONFIG.Programmable_Empty_Type_axis {No_Programmable_Empty_Threshold} \
  CONFIG.Programmable_Empty_Type_rach {No_Programmable_Empty_Threshold} \
  CONFIG.Programmable_Empty_Type_rdch {No_Programmable_Empty_Threshold} \
  CONFIG.Programmable_Empty_Type_wach {No_Programmable_Empty_Threshold} \
  CONFIG.Programmable_Empty_Type_wdch {No_Programmable_Empty_Threshold} \
  CONFIG.Programmable_Empty_Type_wrch {No_Programmable_Empty_Threshold} \
  CONFIG.Programmable_Full_Type {Single_Programmable_Full_Threshold_Constant} \
  CONFIG.Programmable_Full_Type_axis {No_Programmable_Full_Threshold} \
  CONFIG.Programmable_Full_Type_rach {No_Programmable_Full_Threshold} \
  CONFIG.Programmable_Full_Type_rdch {No_Programmable_Full_Threshold} \
  CONFIG.Programmable_Full_Type_wach {No_Programmable_Full_Threshold} \
  CONFIG.Programmable_Full_Type_wdch {No_Programmable_Full_Threshold} \
  CONFIG.Programmable_Full_Type_wrch {No_Programmable_Full_Threshold} \
  CONFIG.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.RUSER_Width {0} \
  CONFIG.Read_Clock_Frequency {1} \
  CONFIG.Read_Data_Count {false} \
  CONFIG.Read_Data_Count_Width {11} \
  CONFIG.Register_Slice_Mode_axis {Fully_Registered} \
  CONFIG.Register_Slice_Mode_rach {Fully_Registered} \
  CONFIG.Register_Slice_Mode_rdch {Fully_Registered} \
  CONFIG.Register_Slice_Mode_wach {Fully_Registered} \
  CONFIG.Register_Slice_Mode_wdch {Fully_Registered} \
  CONFIG.Register_Slice_Mode_wrch {Fully_Registered} \
  CONFIG.Reset_Pin {true} \
  CONFIG.Reset_Type {Synchronous_Reset} \
  CONFIG.Slave_interface_Clock_enable_memory_mapped {false} \
  CONFIG.TDATA_NUM_BYTES {1} \
  CONFIG.TDEST_WIDTH {0} \
  CONFIG.TID_WIDTH {0} \
  CONFIG.TKEEP_WIDTH {1} \
  CONFIG.TSTRB_WIDTH {1} \
  CONFIG.TUSER_WIDTH {4} \
  CONFIG.Underflow_Flag {false} \
  CONFIG.Underflow_Flag_AXI {false} \
  CONFIG.Underflow_Sense {Active_High} \
  CONFIG.Underflow_Sense_AXI {Active_High} \
  CONFIG.Use_Dout_Reset {true} \
  CONFIG.Use_Embedded_Registers {true} \
  CONFIG.Use_Embedded_Registers_axis {false} \
  CONFIG.Use_Extra_Logic {false} \
  CONFIG.Valid_Flag {false} \
  CONFIG.Valid_Sense {Active_High} \
  CONFIG.WUSER_Width {0} \
  CONFIG.Write_Acknowledge_Flag {false} \
  CONFIG.Write_Acknowledge_Sense {Active_High} \
  CONFIG.Write_Clock_Frequency {1} \
  CONFIG.Write_Data_Count {false} \
  CONFIG.Write_Data_Count_Width {11} \
  CONFIG.asymmetric_port_width {false} \
  CONFIG.axis_type {FIFO} \
  CONFIG.core_clk.ASSOCIATED_BUSIF {} \
  CONFIG.core_clk.ASSOCIATED_RESET {} \
  CONFIG.core_clk.CLK_DOMAIN {} \
  CONFIG.core_clk.FREQ_HZ {100000000} \
  CONFIG.core_clk.INSERT_VIP {0} \
  CONFIG.core_clk.PHASE {0.000} \
  CONFIG.dynamic_power_saving {false} \
  CONFIG.ecc_pipeline_reg {false} \
  CONFIG.enable_low_latency {false} \
  CONFIG.enable_read_pointer_increment_by2 {false} \
  CONFIG.rach_type {FIFO} \
  CONFIG.rdch_type {FIFO} \
  CONFIG.synchronization_stages {2} \
  CONFIG.synchronization_stages_axi {2} \
  CONFIG.use_dout_register {false} \
  CONFIG.wach_type {FIFO} \
  CONFIG.wdch_type {FIFO} \
  CONFIG.wrch_type {FIFO} " [get_ips fifo_weights]







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 24 12:15:22 2019
| Host         : lei-home-6700k running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_assemble_buffer'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of fifo_assemble_buffer (xilinx.com:ip:fifo_generator:13.2 (Rev. 3)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'fifo_assemble_buffer'. These changes may impact your design.


-Upgrade has removed port 'rd_rst_busy'

-Upgrade has removed port 'wr_rst_busy'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 24 11:59:55 2019
| Host         : lei-home-6700k running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'inputs_mem'

1. Summary
----------

SUCCESS in the conversion of inputs_mem (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 2)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Apr 20 01:37:13 2019
| Host         : lei-home-6700k running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_bmweights'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of fifo_bmweights (xilinx.com:ip:fifo_generator:13.2 (Rev. 3)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'fifo_bmweights'. These changes may impact your design.


-Upgrade has removed port 'rd_rst_busy'

-Upgrade has removed port 'wr_rst_busy'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 19 12:07:45 2019
| Host         : lei-home-6700k running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z100ffg900-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'dmem_32_16'

1. Summary
----------

SUCCESS in the conversion of dmem_32_16 (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 12)) to Vivado generation flows.

