set ::env(PROJECT_NAME) wb_dma
set ::env(DESIGN_TOP) wb_dma_top
set ::env(DESIGN_DIR) ./interface/wb_dma/rtl/raw_rtl
set ::env(TOP_VERILOG) ./interface/wb_dma/rtl/raw_rtl/wb_dma_top.v
